{
  "creator": "Yosys 0.26+1 (git sha1 b1a011138, aarch64-apple-darwin20.2-clang 10.0.0-4ubuntu1 -fPIC -Os)",
  "modules": {
    "ALU": {
      "attributes": {
        "abc9_box": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:623.1-706.10"
      },
      "parameter_default_values": {
        "ALU_MODE": "00000000000000000000000000000000"
      },
      "ports": {
        "SUM": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "COUT": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "I3": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "CIN": {
          "direction": "input",
          "bits": [ 7 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CIN": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:628.24-628.27"
          }
        },
        "COUT": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:630.25-630.29"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:625.7-625.9"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:626.7-626.9"
          }
        },
        "I3": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:627.7-627.9"
          }
        },
        "SUM": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:629.8-629.11"
          }
        }
      }
    },
    "DFF": {
      "attributes": {
        "abc9_flop": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:170.1-181.10"
      },
      "parameter_default_values": {
        "INIT": "0"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLK": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:170.33-170.36"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:170.38-170.39"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:170.24-170.25"
          }
        }
      }
    },
    "DFFC": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:318.1-334.10"
      },
      "parameter_default_values": {
        "INIT": "0"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CLEAR": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLEAR": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:318.42-318.47"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:318.37-318.40"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:318.34-318.35"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:318.25-318.26"
          }
        }
      }
    },
    "DFFCE": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:337.1-354.10"
      },
      "parameter_default_values": {
        "INIT": "0"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "CLEAR": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:337.43-337.45"
          }
        },
        "CLEAR": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:337.47-337.52"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:337.38-337.41"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:337.35-337.36"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:337.26-337.27"
          }
        }
      }
    },
    "DFFE": {
      "attributes": {
        "abc9_flop": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:184.1-198.10"
      },
      "parameter_default_values": {
        "INIT": "0"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:184.42-184.44"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:184.37-184.40"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:184.34-184.35"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:184.25-184.26"
          }
        }
      }
    },
    "DFFN": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:357.1-368.10"
      },
      "parameter_default_values": {
        "INIT": "0"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLK": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:357.34-357.37"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:357.39-357.40"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:357.25-357.26"
          }
        }
      }
    },
    "DFFNC": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:505.1-521.10"
      },
      "parameter_default_values": {
        "INIT": "0"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CLEAR": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLEAR": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:505.43-505.48"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:505.38-505.41"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:505.35-505.36"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:505.26-505.27"
          }
        }
      }
    },
    "DFFNCE": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:524.1-541.10"
      },
      "parameter_default_values": {
        "INIT": "0"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "CLEAR": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:524.44-524.46"
          }
        },
        "CLEAR": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:524.48-524.53"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:524.39-524.42"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:524.36-524.37"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:524.27-524.28"
          }
        }
      }
    },
    "DFFNE": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:371.1-385.10"
      },
      "parameter_default_values": {
        "INIT": "0"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:371.43-371.45"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:371.38-371.41"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:371.35-371.36"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:371.26-371.27"
          }
        }
      }
    },
    "DFFNP": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:466.1-482.10"
      },
      "parameter_default_values": {
        "INIT": "1"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "PRESET": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:466.38-466.41"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:466.35-466.36"
          }
        },
        "PRESET": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:466.43-466.49"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:466.26-466.27"
          }
        }
      }
    },
    "DFFNPE": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:485.1-502.10"
      },
      "parameter_default_values": {
        "INIT": "1"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "PRESET": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:485.44-485.46"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:485.39-485.42"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:485.36-485.37"
          }
        },
        "PRESET": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:485.48-485.54"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:485.27-485.28"
          }
        }
      }
    },
    "DFFNR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:427.1-443.10"
      },
      "parameter_default_values": {
        "INIT": "0"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "RESET": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:427.38-427.41"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:427.35-427.36"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:427.26-427.27"
          }
        },
        "RESET": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:427.43-427.48"
          }
        }
      }
    },
    "DFFNRE": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:446.1-463.10"
      },
      "parameter_default_values": {
        "INIT": "0"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "RESET": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:446.44-446.46"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:446.39-446.42"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:446.36-446.37"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:446.27-446.28"
          }
        },
        "RESET": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:446.48-446.53"
          }
        }
      }
    },
    "DFFNS": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:388.1-404.10"
      },
      "parameter_default_values": {
        "INIT": "1"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SET": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:388.38-388.41"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:388.35-388.36"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:388.26-388.27"
          }
        },
        "SET": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:388.43-388.46"
          }
        }
      }
    },
    "DFFNSE": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:407.1-424.10"
      },
      "parameter_default_values": {
        "INIT": "1"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "SET": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:407.44-407.46"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:407.39-407.42"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:407.36-407.37"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:407.27-407.28"
          }
        },
        "SET": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:407.48-407.51"
          }
        }
      }
    },
    "DFFP": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:279.1-295.10"
      },
      "parameter_default_values": {
        "INIT": "1"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "PRESET": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:279.37-279.40"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:279.34-279.35"
          }
        },
        "PRESET": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:279.42-279.48"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:279.25-279.26"
          }
        }
      }
    },
    "DFFPE": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:298.1-315.10"
      },
      "parameter_default_values": {
        "INIT": "1"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "PRESET": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:298.43-298.45"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:298.38-298.41"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:298.35-298.36"
          }
        },
        "PRESET": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:298.47-298.53"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:298.26-298.27"
          }
        }
      }
    },
    "DFFR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:240.1-256.10"
      },
      "parameter_default_values": {
        "INIT": "0"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "RESET": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:240.37-240.40"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:240.34-240.35"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:240.25-240.26"
          }
        },
        "RESET": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:240.42-240.47"
          }
        }
      }
    },
    "DFFRE": {
      "attributes": {
        "abc9_flop": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:259.1-276.10"
      },
      "parameter_default_values": {
        "INIT": "0"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "RESET": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:259.43-259.45"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:259.38-259.41"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:259.35-259.36"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:259.26-259.27"
          }
        },
        "RESET": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:259.47-259.52"
          }
        }
      }
    },
    "DFFS": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:201.1-217.10"
      },
      "parameter_default_values": {
        "INIT": "1"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SET": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:201.37-201.40"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:201.34-201.35"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:201.25-201.26"
          }
        },
        "SET": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:201.42-201.45"
          }
        }
      }
    },
    "DFFSE": {
      "attributes": {
        "abc9_box": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:220.1-237.10"
      },
      "parameter_default_values": {
        "INIT": "1"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "SET": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:220.43-220.45"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:220.38-220.41"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:220.35-220.36"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:220.26-220.27"
          }
        },
        "SET": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:220.47-220.50"
          }
        }
      }
    },
    "DP": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1333.1-1418.10"
      },
      "parameter_default_values": {
        "BIT_WIDTH_0": "00000000000000000000000000010000",
        "BIT_WIDTH_1": "00000000000000000000000000010000",
        "BLK_SEL": "000",
        "INIT_RAM_00": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_01": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_02": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_03": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_04": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_05": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_06": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_07": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_08": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_09": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_10": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_11": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_12": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_13": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_14": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_15": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_16": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_17": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_18": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_19": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_20": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_21": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_22": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_23": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_24": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_25": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_26": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_27": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_28": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_29": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_30": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_31": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_32": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_33": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_34": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_35": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_36": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_37": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_38": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_39": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "READ_MODE0": "0",
        "READ_MODE1": "0",
        "RESET_MODE": "SYNC",
        "WRITE_MODE0": "00",
        "WRITE_MODE1": "00"
      },
      "ports": {
        "DOA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "DOB": {
          "direction": "output",
          "bits": [ 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ]
        },
        "DIA": {
          "direction": "input",
          "bits": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49 ]
        },
        "DIB": {
          "direction": "input",
          "bits": [ 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ]
        },
        "BLKSEL": {
          "direction": "input",
          "bits": [ 66, 67, 68 ]
        },
        "ADA": {
          "direction": "input",
          "bits": [ 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82 ]
        },
        "ADB": {
          "direction": "input",
          "bits": [ 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96 ]
        },
        "WREA": {
          "direction": "input",
          "bits": [ 97 ]
        },
        "WREB": {
          "direction": "input",
          "bits": [ 98 ]
        },
        "CLKA": {
          "direction": "input",
          "bits": [ 99 ]
        },
        "CLKB": {
          "direction": "input",
          "bits": [ 100 ]
        },
        "CEA": {
          "direction": "input",
          "bits": [ 101 ]
        },
        "CEB": {
          "direction": "input",
          "bits": [ 102 ]
        },
        "OCEA": {
          "direction": "input",
          "bits": [ 103 ]
        },
        "OCEB": {
          "direction": "input",
          "bits": [ 104 ]
        },
        "RESETA": {
          "direction": "input",
          "bits": [ 105 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 106 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "ADA": {
          "hide_name": 0,
          "bits": [ 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1411.14-1411.17"
          }
        },
        "ADB": {
          "hide_name": 0,
          "bits": [ 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1411.19-1411.22"
          }
        },
        "BLKSEL": {
          "hide_name": 0,
          "bits": [ 66, 67, 68 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1410.13-1410.19"
          }
        },
        "CEA": {
          "hide_name": 0,
          "bits": [ 101 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1414.7-1414.10"
          }
        },
        "CEB": {
          "hide_name": 0,
          "bits": [ 102 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1414.12-1414.15"
          }
        },
        "CLKA": {
          "hide_name": 0,
          "bits": [ 99 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1413.7-1413.11"
          }
        },
        "CLKB": {
          "hide_name": 0,
          "bits": [ 100 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1413.13-1413.17"
          }
        },
        "DIA": {
          "hide_name": 0,
          "bits": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1409.14-1409.17"
          }
        },
        "DIB": {
          "hide_name": 0,
          "bits": [ 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1409.19-1409.22"
          }
        },
        "DOA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1408.15-1408.18"
          }
        },
        "DOB": {
          "hide_name": 0,
          "bits": [ 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1408.20-1408.23"
          }
        },
        "OCEA": {
          "hide_name": 0,
          "bits": [ 103 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1415.7-1415.11"
          }
        },
        "OCEB": {
          "hide_name": 0,
          "bits": [ 104 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1415.13-1415.17"
          }
        },
        "RESETA": {
          "hide_name": 0,
          "bits": [ 105 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1416.7-1416.13"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 106 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1416.15-1416.21"
          }
        },
        "WREA": {
          "hide_name": 0,
          "bits": [ 97 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1412.7-1412.11"
          }
        },
        "WREB": {
          "hide_name": 0,
          "bits": [ 98 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1412.13-1412.17"
          }
        }
      }
    },
    "DPX9": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1421.1-1506.10"
      },
      "parameter_default_values": {
        "BIT_WIDTH_0": "00000000000000000000000000010010",
        "BIT_WIDTH_1": "00000000000000000000000000010010",
        "BLK_SEL": "000",
        "INIT_RAM_00": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_01": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_02": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_03": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_04": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_05": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_06": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_07": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_08": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_09": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_10": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_11": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_12": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_13": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_14": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_15": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_16": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_17": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_18": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_19": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_20": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_21": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_22": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_23": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_24": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_25": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_26": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_27": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_28": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_29": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_30": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_31": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_32": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_33": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_34": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_35": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_36": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_37": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_38": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_39": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "READ_MODE0": "0",
        "READ_MODE1": "0",
        "RESET_MODE": "SYNC",
        "WRITE_MODE0": "00",
        "WRITE_MODE1": "00"
      },
      "ports": {
        "DOA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ]
        },
        "DOB": {
          "direction": "output",
          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37 ]
        },
        "DIA": {
          "direction": "input",
          "bits": [ 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55 ]
        },
        "DIB": {
          "direction": "input",
          "bits": [ 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73 ]
        },
        "BLKSEL": {
          "direction": "input",
          "bits": [ 74, 75, 76 ]
        },
        "ADA": {
          "direction": "input",
          "bits": [ 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90 ]
        },
        "ADB": {
          "direction": "input",
          "bits": [ 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104 ]
        },
        "WREA": {
          "direction": "input",
          "bits": [ 105 ]
        },
        "WREB": {
          "direction": "input",
          "bits": [ 106 ]
        },
        "CLKA": {
          "direction": "input",
          "bits": [ 107 ]
        },
        "CLKB": {
          "direction": "input",
          "bits": [ 108 ]
        },
        "CEA": {
          "direction": "input",
          "bits": [ 109 ]
        },
        "CEB": {
          "direction": "input",
          "bits": [ 110 ]
        },
        "OCEA": {
          "direction": "input",
          "bits": [ 111 ]
        },
        "OCEB": {
          "direction": "input",
          "bits": [ 112 ]
        },
        "RESETA": {
          "direction": "input",
          "bits": [ 113 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 114 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "ADA": {
          "hide_name": 0,
          "bits": [ 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1499.14-1499.17"
          }
        },
        "ADB": {
          "hide_name": 0,
          "bits": [ 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1499.19-1499.22"
          }
        },
        "BLKSEL": {
          "hide_name": 0,
          "bits": [ 74, 75, 76 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1498.13-1498.19"
          }
        },
        "CEA": {
          "hide_name": 0,
          "bits": [ 109 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1502.7-1502.10"
          }
        },
        "CEB": {
          "hide_name": 0,
          "bits": [ 110 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1502.12-1502.15"
          }
        },
        "CLKA": {
          "hide_name": 0,
          "bits": [ 107 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1501.7-1501.11"
          }
        },
        "CLKB": {
          "hide_name": 0,
          "bits": [ 108 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1501.13-1501.17"
          }
        },
        "DIA": {
          "hide_name": 0,
          "bits": [ 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1497.14-1497.17"
          }
        },
        "DIB": {
          "hide_name": 0,
          "bits": [ 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1497.19-1497.22"
          }
        },
        "DOA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1496.15-1496.18"
          }
        },
        "DOB": {
          "hide_name": 0,
          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1496.20-1496.23"
          }
        },
        "OCEA": {
          "hide_name": 0,
          "bits": [ 111 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1503.7-1503.11"
          }
        },
        "OCEB": {
          "hide_name": 0,
          "bits": [ 112 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1503.13-1503.17"
          }
        },
        "RESETA": {
          "hide_name": 0,
          "bits": [ 113 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1504.7-1504.13"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 114 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1504.15-1504.21"
          }
        },
        "WREA": {
          "hide_name": 0,
          "bits": [ 105 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1500.7-1500.11"
          }
        },
        "WREB": {
          "hide_name": 0,
          "bits": [ 106 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1500.13-1500.17"
          }
        }
      }
    },
    "GND": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:549.1-551.10"
      },
      "ports": {
        "G": {
          "direction": "output",
          "bits": [ 2 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "G": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:549.19-549.20"
          }
        }
      }
    },
    "GSR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:618.1-620.10"
      },
      "ports": {
        "GSRI": {
          "direction": "input",
          "bits": [ 2 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "GSRI": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:618.19-618.23"
          }
        }
      }
    },
    "IBUF": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:553.1-560.10"
      },
      "ports": {
        "O": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I": {
          "direction": "input",
          "bits": [ 3 ]
        }
      },
      "cells": {
        "$specify$207": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000000000000",
            "T_FALL_MIN": "00000000000000000000000000000000",
            "T_FALL_TYP": "00000000000000000000000000000000",
            "T_RISE_MAX": "00000000000000000000000000000000",
            "T_RISE_MIN": "00000000000000000000000000000000",
            "T_RISE_TYP": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:556.3-556.16"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        }
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:553.29-553.30"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:553.20-553.21"
          }
        }
      }
    },
    "IOBUF": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:577.1-583.10"
      },
      "ports": {
        "O": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "IO": {
          "direction": "inout",
          "bits": [ 3 ]
        },
        "I": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "OEN": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:578.9-578.10"
          }
        },
        "IO": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:580.9-580.11"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:579.10-579.11"
          }
        },
        "OEN": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:578.11-578.14"
          }
        }
      }
    },
    "LUT1": {
      "attributes": {
        "abc9_lut": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:2.1-8.10"
      },
      "parameter_default_values": {
        "INIT": "00"
      },
      "ports": {
        "F": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        }
      },
      "cells": {
        "$specify$90": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001110000110",
            "T_FALL_MIN": "00000000000000000000001110000110",
            "T_FALL_TYP": "00000000000000000000001110000110",
            "T_RISE_MAX": "00000000000000000000001000101011",
            "T_RISE_MIN": "00000000000000000000001000101011",
            "T_RISE_TYP": "00000000000000000000001000101011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:5.3-5.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        }
      },
      "netnames": {
        "F": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:2.20-2.21"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:2.29-2.31"
          }
        }
      }
    },
    "LUT2": {
      "attributes": {
        "abc9_lut": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:11.1-19.10"
      },
      "parameter_default_values": {
        "INIT": "0000"
      },
      "ports": {
        "F": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        }
      },
      "cells": {
        "$specify$91": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000010010100000",
            "T_FALL_MIN": "00000000000000000000010010100000",
            "T_FALL_TYP": "00000000000000000000010010100000",
            "T_RISE_MAX": "00000000000000000000001101100011",
            "T_RISE_MIN": "00000000000000000000001101100011",
            "T_RISE_TYP": "00000000000000000000001101100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:14.3-14.27"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$92": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001110000110",
            "T_FALL_MIN": "00000000000000000000001110000110",
            "T_FALL_TYP": "00000000000000000000001110000110",
            "T_RISE_MAX": "00000000000000000000001000101011",
            "T_RISE_MIN": "00000000000000000000001000101011",
            "T_RISE_TYP": "00000000000000000000001000101011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:15.3-15.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        }
      },
      "netnames": {
        "F": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:11.20-11.21"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:11.29-11.31"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:11.33-11.35"
          }
        }
      }
    },
    "LUT3": {
      "attributes": {
        "abc9_lut": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:22.1-32.10"
      },
      "parameter_default_values": {
        "INIT": "00000000"
      },
      "ports": {
        "F": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "I2": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
        "$specify$93": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000010111001110",
            "T_FALL_MIN": "00000000000000000000010111001110",
            "T_FALL_TYP": "00000000000000000000010111001110",
            "T_RISE_MAX": "00000000000000000000010000011110",
            "T_RISE_MIN": "00000000000000000000010000011110",
            "T_RISE_TYP": "00000000000000000000010000011110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:25.3-25.28"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$94": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000010010100000",
            "T_FALL_MIN": "00000000000000000000010010100000",
            "T_FALL_TYP": "00000000000000000000010010100000",
            "T_RISE_MAX": "00000000000000000000001101100011",
            "T_RISE_MIN": "00000000000000000000001101100011",
            "T_RISE_TYP": "00000000000000000000001101100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:26.3-26.27"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$95": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001110000110",
            "T_FALL_MIN": "00000000000000000000001110000110",
            "T_FALL_TYP": "00000000000000000000001110000110",
            "T_RISE_MAX": "00000000000000000000001000101011",
            "T_RISE_MIN": "00000000000000000000001000101011",
            "T_RISE_TYP": "00000000000000000000001000101011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:27.3-27.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        }
      },
      "netnames": {
        "F": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:22.20-22.21"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:22.29-22.31"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:22.33-22.35"
          }
        },
        "I2": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:22.37-22.39"
          }
        }
      }
    },
    "LUT4": {
      "attributes": {
        "abc9_lut": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:35.1-47.10"
      },
      "parameter_default_values": {
        "INIT": "0000000000000000"
      },
      "ports": {
        "F": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "I2": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "I3": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
        "$specify$96": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000010111001110",
            "T_FALL_MIN": "00000000000000000000010111001110",
            "T_FALL_TYP": "00000000000000000000010111001110",
            "T_RISE_MAX": "00000000000000000000010000011110",
            "T_RISE_MIN": "00000000000000000000010000011110",
            "T_RISE_TYP": "00000000000000000000010000011110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:38.3-38.28"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$97": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000011000101111",
            "T_FALL_MIN": "00000000000000000000011000101111",
            "T_FALL_TYP": "00000000000000000000011000101111",
            "T_RISE_MAX": "00000000000000000000010000011101",
            "T_RISE_MIN": "00000000000000000000010000011101",
            "T_RISE_TYP": "00000000000000000000010000011101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:39.3-39.28"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$98": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000010010100000",
            "T_FALL_MIN": "00000000000000000000010010100000",
            "T_FALL_TYP": "00000000000000000000010010100000",
            "T_RISE_MAX": "00000000000000000000001101100011",
            "T_RISE_MIN": "00000000000000000000001101100011",
            "T_RISE_TYP": "00000000000000000000001101100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:40.3-40.27"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        },
        "$specify$99": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001110000110",
            "T_FALL_MIN": "00000000000000000000001110000110",
            "T_FALL_TYP": "00000000000000000000001110000110",
            "T_RISE_MAX": "00000000000000000000001000101011",
            "T_RISE_MIN": "00000000000000000000001000101011",
            "T_RISE_TYP": "00000000000000000000001000101011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:41.3-41.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 6 ]
          }
        }
      },
      "netnames": {
        "F": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:35.20-35.21"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:35.29-35.31"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:35.33-35.35"
          }
        },
        "I2": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:35.37-35.39"
          }
        },
        "I3": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:35.41-35.43"
          }
        }
      }
    },
    "MUX2": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:99.1-111.10"
      },
      "ports": {
        "O": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S0": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
        "$specify$126": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000010100000",
            "T_FALL_MIN": "00000000000000000000000010100000",
            "T_FALL_TYP": "00000000000000000000000010100000",
            "T_RISE_MAX": "00000000000000000000000010001101",
            "T_RISE_MIN": "00000000000000000000000010001101",
            "T_RISE_TYP": "00000000000000000000000010001101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:105.3-105.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$127": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000010100000",
            "T_FALL_MIN": "00000000000000000000000010100000",
            "T_FALL_TYP": "00000000000000000000000010100000",
            "T_RISE_MAX": "00000000000000000000000010001101",
            "T_RISE_MIN": "00000000000000000000000010001101",
            "T_RISE_TYP": "00000000000000000000000010001101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:106.3-106.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$128": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001010101000",
            "T_FALL_MIN": "00000000000000000000001010101000",
            "T_FALL_TYP": "00000000000000000000001010101000",
            "T_RISE_MAX": "00000000000000000000000111100110",
            "T_RISE_MIN": "00000000000000000000000111100110",
            "T_RISE_TYP": "00000000000000000000000111100110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:107.3-107.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        }
      },
      "netnames": {
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:100.9-100.11"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:100.12-100.14"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:102.10-102.11"
          }
        },
        "S0": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:101.9-101.11"
          }
        }
      }
    },
    "MUX2_LUT5": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:113.1-125.10"
      },
      "ports": {
        "O": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S0": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
        "$specify$129": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000010100000",
            "T_FALL_MIN": "00000000000000000000000010100000",
            "T_FALL_TYP": "00000000000000000000000010100000",
            "T_RISE_MAX": "00000000000000000000000010001101",
            "T_RISE_MIN": "00000000000000000000000010001101",
            "T_RISE_TYP": "00000000000000000000000010001101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:119.3-119.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$130": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000010100000",
            "T_FALL_MIN": "00000000000000000000000010100000",
            "T_FALL_TYP": "00000000000000000000000010100000",
            "T_RISE_MAX": "00000000000000000000000010001101",
            "T_RISE_MIN": "00000000000000000000000010001101",
            "T_RISE_TYP": "00000000000000000000000010001101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:120.3-120.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$131": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001010101000",
            "T_FALL_MIN": "00000000000000000000001010101000",
            "T_FALL_TYP": "00000000000000000000001010101000",
            "T_RISE_MAX": "00000000000000000000000111100110",
            "T_RISE_MIN": "00000000000000000000000111100110",
            "T_RISE_TYP": "00000000000000000000000111100110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:121.3-121.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        }
      },
      "netnames": {
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:114.9-114.11"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:114.12-114.14"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:116.10-116.11"
          }
        },
        "S0": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:115.9-115.11"
          }
        }
      }
    },
    "MUX2_LUT6": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:127.1-139.10"
      },
      "ports": {
        "O": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S0": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
        "$specify$132": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000011111111",
            "T_FALL_MIN": "00000000000000000000000011111111",
            "T_FALL_TYP": "00000000000000000000000011111111",
            "T_RISE_MAX": "00000000000000000000000010001000",
            "T_RISE_MIN": "00000000000000000000000010001000",
            "T_RISE_TYP": "00000000000000000000000010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:133.3-133.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$133": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000011111111",
            "T_FALL_MIN": "00000000000000000000000011111111",
            "T_FALL_TYP": "00000000000000000000000011111111",
            "T_RISE_MAX": "00000000000000000000000010001000",
            "T_RISE_MIN": "00000000000000000000000010001000",
            "T_RISE_TYP": "00000000000000000000000010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:134.3-134.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$134": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001011010011",
            "T_FALL_MIN": "00000000000000000000001011010011",
            "T_FALL_TYP": "00000000000000000000001011010011",
            "T_RISE_MAX": "00000000000000000000000111011110",
            "T_RISE_MIN": "00000000000000000000000111011110",
            "T_RISE_TYP": "00000000000000000000000111011110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:135.3-135.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        }
      },
      "netnames": {
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:128.9-128.11"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:128.12-128.14"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:130.10-130.11"
          }
        },
        "S0": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:129.9-129.11"
          }
        }
      }
    },
    "MUX2_LUT7": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:141.1-153.10"
      },
      "ports": {
        "O": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S0": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
        "$specify$135": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000011111111",
            "T_FALL_MIN": "00000000000000000000000011111111",
            "T_FALL_TYP": "00000000000000000000000011111111",
            "T_RISE_MAX": "00000000000000000000000010001000",
            "T_RISE_MIN": "00000000000000000000000010001000",
            "T_RISE_TYP": "00000000000000000000000010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:147.3-147.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$136": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000011111111",
            "T_FALL_MIN": "00000000000000000000000011111111",
            "T_FALL_TYP": "00000000000000000000000011111111",
            "T_RISE_MAX": "00000000000000000000000010001000",
            "T_RISE_MIN": "00000000000000000000000010001000",
            "T_RISE_TYP": "00000000000000000000000010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:148.3-148.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$137": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001011010011",
            "T_FALL_MIN": "00000000000000000000001011010011",
            "T_FALL_TYP": "00000000000000000000001011010011",
            "T_RISE_MAX": "00000000000000000000000111011110",
            "T_RISE_MIN": "00000000000000000000000111011110",
            "T_RISE_TYP": "00000000000000000000000111011110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:149.3-149.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        }
      },
      "netnames": {
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:142.9-142.11"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:142.12-142.14"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:144.10-144.11"
          }
        },
        "S0": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:143.9-143.11"
          }
        }
      }
    },
    "MUX2_LUT8": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:155.1-167.10"
      },
      "ports": {
        "O": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S0": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
        "$specify$138": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000011111111",
            "T_FALL_MIN": "00000000000000000000000011111111",
            "T_FALL_TYP": "00000000000000000000000011111111",
            "T_RISE_MAX": "00000000000000000000000010001000",
            "T_RISE_MIN": "00000000000000000000000010001000",
            "T_RISE_TYP": "00000000000000000000000010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:161.3-161.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$139": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000011111111",
            "T_FALL_MIN": "00000000000000000000000011111111",
            "T_FALL_TYP": "00000000000000000000000011111111",
            "T_RISE_MAX": "00000000000000000000000010001000",
            "T_RISE_MIN": "00000000000000000000000010001000",
            "T_RISE_TYP": "00000000000000000000000010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:162.3-162.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$140": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001011010011",
            "T_FALL_MIN": "00000000000000000000001011010011",
            "T_FALL_TYP": "00000000000000000000001011010011",
            "T_RISE_MAX": "00000000000000000000000111011110",
            "T_RISE_MIN": "00000000000000000000000111011110",
            "T_RISE_TYP": "00000000000000000000000111011110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:163.3-163.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        }
      },
      "netnames": {
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:156.9-156.11"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:156.12-156.14"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:158.10-158.11"
          }
        },
        "S0": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:157.9-157.11"
          }
        }
      }
    },
    "OBUF": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:562.1-569.10"
      },
      "ports": {
        "O": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I": {
          "direction": "input",
          "bits": [ 3 ]
        }
      },
      "cells": {
        "$specify$208": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000000000000",
            "T_FALL_MIN": "00000000000000000000000000000000",
            "T_FALL_TYP": "00000000000000000000000000000000",
            "T_RISE_MAX": "00000000000000000000000000000000",
            "T_RISE_MIN": "00000000000000000000000000000000",
            "T_RISE_TYP": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:565.3-565.16"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        }
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:562.29-562.30"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:562.20-562.21"
          }
        }
      }
    },
    "ODDR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:594.1-603.10"
      },
      "parameter_default_values": {
        "INIT": "00000000000000000000000000000000",
        "TXCLK_POL": "00000000000000000000000000000000"
      },
      "ports": {
        "D0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "TX": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "Q0": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "Q1": {
          "direction": "output",
          "bits": [ 7 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:598.8-598.11"
          }
        },
        "D0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:595.8-595.10"
          }
        },
        "D1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:596.8-596.10"
          }
        },
        "Q0": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:599.9-599.11"
          }
        },
        "Q1": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:600.9-600.11"
          }
        },
        "TX": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:597.8-597.10"
          }
        }
      }
    },
    "ODDRC": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:606.1-616.10"
      },
      "parameter_default_values": {
        "INIT": "00000000000000000000000000000000",
        "TXCLK_POL": "00000000000000000000000000000000"
      },
      "ports": {
        "D0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLEAR": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "TX": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "Q0": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "Q1": {
          "direction": "output",
          "bits": [ 8 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLEAR": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:609.8-609.13"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:611.8-611.11"
          }
        },
        "D0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:607.8-607.10"
          }
        },
        "D1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:608.8-608.10"
          }
        },
        "Q0": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:612.9-612.11"
          }
        },
        "Q1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:613.9-613.11"
          }
        },
        "TX": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:610.8-610.10"
          }
        }
      }
    },
    "OSC": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1603.1-1608.10"
      },
      "parameter_default_values": {
        "DEVICE": "GW1N-4",
        "FREQ_DIV": "00000000000000000000000001100100"
      },
      "ports": {
        "OSCOUT": {
          "direction": "output",
          "bits": [ 2 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "OSCOUT": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1604.8-1604.14"
          }
        }
      }
    },
    "OSCF": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1620.1-1627.10"
      },
      "parameter_default_values": {
        "FREQ_DIV": "00000000000000000000000001100100"
      },
      "ports": {
        "OSCOUT": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "OSCOUT30M": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "OSCEN": {
          "direction": "input",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "OSCEN": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1621.7-1621.12"
          }
        },
        "OSCOUT": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1623.8-1623.14"
          }
        },
        "OSCOUT30M": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1624.8-1624.17"
          }
        }
      }
    },
    "OSCH": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1630.1-1634.10"
      },
      "parameter_default_values": {
        "FREQ_DIV": "00000000000000000000000001100000"
      },
      "ports": {
        "OSCOUT": {
          "direction": "output",
          "bits": [ 2 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "OSCOUT": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1631.8-1631.14"
          }
        }
      }
    },
    "OSCZ": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1611.1-1617.10"
      },
      "parameter_default_values": {
        "FREQ_DIV": "00000000000000000000000001100100"
      },
      "ports": {
        "OSCOUT": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "OSCEN": {
          "direction": "input",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "OSCEN": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1612.7-1612.12"
          }
        },
        "OSCOUT": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1614.8-1614.14"
          }
        }
      }
    },
    "PLLVR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1556.1-1600.10"
      },
      "parameter_default_values": {
        "CLKFB_SEL": "internal",
        "CLKOUTD3_SRC": "CLKOUT",
        "CLKOUTD_BYPASS": "false",
        "CLKOUTD_SRC": "CLKOUT",
        "CLKOUTP_BYPASS": "false",
        "CLKOUTP_DLY_STEP": "00000000000000000000000000000000",
        "CLKOUTP_FT_DIR": "1",
        "CLKOUT_BYPASS": "false",
        "CLKOUT_DLY_STEP": "00000000000000000000000000000000",
        "CLKOUT_FT_DIR": "1",
        "DEVICE": "GW1NS-4",
        "DUTYDA_SEL": "1000 ",
        "DYN_DA_EN": "false",
        "DYN_FBDIV_SEL": "false",
        "DYN_IDIV_SEL": "false",
        "DYN_ODIV_SEL": "false",
        "DYN_SDIV_SEL": "00000000000000000000000000000010",
        "FBDIV_SEL": "00000000000000000000000000000000",
        "FCLKIN": "100.0",
        "IDIV_SEL": "00000000000000000000000000000000",
        "ODIV_SEL": "00000000000000000000000000001000",
        "PSDA_SEL": "0000 "
      },
      "ports": {
        "CLKOUT": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "CLKOUTP": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "CLKOUTD": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "CLKOUTD3": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "CLKIN": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "CLKFB": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "FBDSEL": {
          "direction": "input",
          "bits": [ 9, 10, 11, 12, 13, 14 ]
        },
        "IDSEL": {
          "direction": "input",
          "bits": [ 15, 16, 17, 18, 19, 20 ]
        },
        "ODSEL": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26 ]
        },
        "DUTYDA": {
          "direction": "input",
          "bits": [ 27, 28, 29, 30 ]
        },
        "PSDA": {
          "direction": "input",
          "bits": [ 31, 32, 33, 34 ]
        },
        "FDLY": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38 ]
        },
        "RESET": {
          "direction": "input",
          "bits": [ 39 ]
        },
        "RESET_P": {
          "direction": "input",
          "bits": [ 40 ]
        },
        "VREN": {
          "direction": "input",
          "bits": [ 41 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLKFB": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1558.7-1558.12"
          }
        },
        "CLKIN": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1557.7-1557.12"
          }
        },
        "CLKOUT": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1568.8-1568.14"
          }
        },
        "CLKOUTD": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1571.8-1571.15"
          }
        },
        "CLKOUTD3": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1572.8-1572.16"
          }
        },
        "CLKOUTP": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1570.8-1570.15"
          }
        },
        "DUTYDA": {
          "hide_name": 0,
          "bits": [ 27, 28, 29, 30 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1565.13-1565.19"
          }
        },
        "FBDSEL": {
          "hide_name": 0,
          "bits": [ 9, 10, 11, 12, 13, 14 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1561.13-1561.19"
          }
        },
        "FDLY": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1564.18-1564.22"
          }
        },
        "IDSEL": {
          "hide_name": 0,
          "bits": [ 15, 16, 17, 18, 19, 20 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1562.13-1562.18"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1569.8-1569.12"
          }
        },
        "ODSEL": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1563.13-1563.18"
          }
        },
        "PSDA": {
          "hide_name": 0,
          "bits": [ 31, 32, 33, 34 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1564.13-1564.17"
          }
        },
        "RESET": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1559.7-1559.12"
          }
        },
        "RESET_P": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1560.7-1560.14"
          }
        },
        "VREN": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1566.7-1566.11"
          }
        }
      }
    },
    "RAM16S1": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:709.1-741.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000"
      },
      "ports": {
        "DO": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "DI": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "AD": {
          "direction": "input",
          "bits": [ 4, 5, 6, 7 ]
        },
        "WRE": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 9 ]
        }
      },
      "cells": {
        "$specify$217": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "1",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000100",
            "T_FALL_MAX": "00000000000000000000000110010101",
            "T_FALL_MIN": "00000000000000000000000110010101",
            "T_FALL_TYP": "00000000000000000000000110010101",
            "T_RISE_MAX": "00000000000000000000000100001110",
            "T_RISE_MIN": "00000000000000000000000100001110",
            "T_RISE_TYP": "00000000000000000000000100001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:720.2-720.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 4, 5, 6, 7 ]
          }
        },
        "$specify$218": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:721.2-721.30"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 9 ],
            "DST_EN": [ "1" ],
            "SRC": [ 3 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$219": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:722.2-722.31"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 9 ],
            "DST_EN": [ "1" ],
            "SRC": [ 8 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$220": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000100",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:723.2-723.30"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 9 ],
            "DST_EN": [ "1" ],
            "SRC": [ 4, 5, 6, 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$221": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000110101",
            "T_FALL_MIN": "00000000000000000000001000110101",
            "T_FALL_TYP": "00000000000000000000001000110101",
            "T_RISE_MAX": "00000000000000000000000111011010",
            "T_RISE_MIN": "00000000000000000000000111011010",
            "T_RISE_TYP": "00000000000000000000000111011010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:724.2-724.44"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x" ],
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 9 ]
          }
        }
      },
      "netnames": {
        "AD": {
          "hide_name": 0,
          "bits": [ 4, 5, 6, 7 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:713.13-713.15"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:716.7-716.10"
          }
        },
        "DI": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:714.7-714.9"
          }
        },
        "DO": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:715.8-715.10"
          }
        },
        "WRE": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:717.7-717.10"
          }
        }
      }
    },
    "RAM16S2": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:744.1-780.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000",
        "INIT_1": "0000000000000000"
      },
      "ports": {
        "DO": {
          "direction": "output",
          "bits": [ 2, 3 ]
        },
        "DI": {
          "direction": "input",
          "bits": [ 4, 5 ]
        },
        "AD": {
          "direction": "input",
          "bits": [ 6, 7, 8, 9 ]
        },
        "WRE": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 11 ]
        }
      },
      "cells": {
        "$specify$222": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000010",
            "FULL": "1",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000100",
            "T_FALL_MAX": "00000000000000000000000110010101",
            "T_FALL_MIN": "00000000000000000000000110010101",
            "T_FALL_TYP": "00000000000000000000000110010101",
            "T_RISE_MAX": "00000000000000000000000100001110",
            "T_RISE_MIN": "00000000000000000000000100001110",
            "T_RISE_TYP": "00000000000000000000000100001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:756.2-756.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2, 3 ],
            "EN": [ "1" ],
            "SRC": [ 6, 7, 8, 9 ]
          }
        },
        "$specify$223": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000010",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:757.2-757.30"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 11 ],
            "DST_EN": [ "1" ],
            "SRC": [ 4, 5 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$224": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:758.2-758.31"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 11 ],
            "DST_EN": [ "1" ],
            "SRC": [ 10 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$225": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000100",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:759.2-759.30"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 11 ],
            "DST_EN": [ "1" ],
            "SRC": [ 6, 7, 8, 9 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$226": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000010",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000110101",
            "T_FALL_MIN": "00000000000000000000001000110101",
            "T_FALL_TYP": "00000000000000000000001000110101",
            "T_RISE_MAX": "00000000000000000000000111011010",
            "T_RISE_MIN": "00000000000000000000000111011010",
            "T_RISE_TYP": "00000000000000000000000111011010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:760.2-760.44"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x" ],
            "DST": [ 2, 3 ],
            "EN": [ "1" ],
            "SRC": [ 11 ]
          }
        }
      },
      "netnames": {
        "AD": {
          "hide_name": 0,
          "bits": [ 6, 7, 8, 9 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:749.13-749.15"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:752.7-752.10"
          }
        },
        "DI": {
          "hide_name": 0,
          "bits": [ 4, 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:750.13-750.15"
          }
        },
        "DO": {
          "hide_name": 0,
          "bits": [ 2, 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:751.14-751.16"
          }
        },
        "WRE": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:753.7-753.10"
          }
        }
      }
    },
    "RAM16S4": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:783.1-827.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000",
        "INIT_1": "0000000000000000",
        "INIT_2": "0000000000000000",
        "INIT_3": "0000000000000000"
      },
      "ports": {
        "DO": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5 ]
        },
        "DI": {
          "direction": "input",
          "bits": [ 6, 7, 8, 9 ]
        },
        "AD": {
          "direction": "input",
          "bits": [ 10, 11, 12, 13 ]
        },
        "WRE": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 15 ]
        }
      },
      "cells": {
        "$specify$227": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000100",
            "FULL": "1",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000100",
            "T_FALL_MAX": "00000000000000000000000110010101",
            "T_FALL_MIN": "00000000000000000000000110010101",
            "T_FALL_TYP": "00000000000000000000000110010101",
            "T_RISE_MAX": "00000000000000000000000100001110",
            "T_RISE_MIN": "00000000000000000000000100001110",
            "T_RISE_TYP": "00000000000000000000000100001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:797.2-797.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2, 3, 4, 5 ],
            "EN": [ "1" ],
            "SRC": [ 10, 11, 12, 13 ]
          }
        },
        "$specify$228": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000100",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:798.2-798.30"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 15 ],
            "DST_EN": [ "1" ],
            "SRC": [ 6, 7, 8, 9 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$229": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:799.2-799.31"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 15 ],
            "DST_EN": [ "1" ],
            "SRC": [ 14 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$230": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000100",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:800.2-800.30"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 15 ],
            "DST_EN": [ "1" ],
            "SRC": [ 10, 11, 12, 13 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$231": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000100",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000110101",
            "T_FALL_MIN": "00000000000000000000001000110101",
            "T_FALL_TYP": "00000000000000000000001000110101",
            "T_RISE_MAX": "00000000000000000000000111011010",
            "T_RISE_MIN": "00000000000000000000000111011010",
            "T_RISE_TYP": "00000000000000000000000111011010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:801.2-801.44"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x", "x", "x" ],
            "DST": [ 2, 3, 4, 5 ],
            "EN": [ "1" ],
            "SRC": [ 15 ]
          }
        }
      },
      "netnames": {
        "AD": {
          "hide_name": 0,
          "bits": [ 10, 11, 12, 13 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:790.13-790.15"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:793.7-793.10"
          }
        },
        "DI": {
          "hide_name": 0,
          "bits": [ 6, 7, 8, 9 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:791.13-791.15"
          }
        },
        "DO": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:792.14-792.16"
          }
        },
        "WRE": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:794.7-794.10"
          }
        }
      }
    },
    "RAM16SDP1": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:830.1-863.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000"
      },
      "ports": {
        "DO": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "DI": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "WAD": {
          "direction": "input",
          "bits": [ 4, 5, 6, 7 ]
        },
        "RAD": {
          "direction": "input",
          "bits": [ 8, 9, 10, 11 ]
        },
        "WRE": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 13 ]
        }
      },
      "cells": {
        "$specify$232": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "1",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000100",
            "T_FALL_MAX": "00000000000000000000000110010101",
            "T_FALL_MIN": "00000000000000000000000110010101",
            "T_FALL_TYP": "00000000000000000000000110010101",
            "T_RISE_MAX": "00000000000000000000000100001110",
            "T_RISE_MIN": "00000000000000000000000100001110",
            "T_RISE_TYP": "00000000000000000000000100001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:842.2-842.27"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 8, 9, 10, 11 ]
          }
        },
        "$specify$233": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:843.2-843.30"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 13 ],
            "DST_EN": [ "1" ],
            "SRC": [ 3 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$234": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:844.2-844.31"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 13 ],
            "DST_EN": [ "1" ],
            "SRC": [ 12 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$235": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000100",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:845.2-845.31"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 13 ],
            "DST_EN": [ "1" ],
            "SRC": [ 4, 5, 6, 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$236": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000110101",
            "T_FALL_MIN": "00000000000000000000001000110101",
            "T_FALL_TYP": "00000000000000000000001000110101",
            "T_RISE_MAX": "00000000000000000000000111011010",
            "T_RISE_MIN": "00000000000000000000000111011010",
            "T_RISE_TYP": "00000000000000000000000111011010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:846.2-846.44"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x" ],
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 13 ]
          }
        }
      },
      "netnames": {
        "CLK": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:838.7-838.10"
          }
        },
        "DI": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:836.7-836.9"
          }
        },
        "DO": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:837.8-837.10"
          }
        },
        "RAD": {
          "hide_name": 0,
          "bits": [ 8, 9, 10, 11 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:835.13-835.16"
          }
        },
        "WAD": {
          "hide_name": 0,
          "bits": [ 4, 5, 6, 7 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:834.13-834.16"
          }
        },
        "WRE": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:839.7-839.10"
          }
        }
      }
    },
    "RAM16SDP2": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:866.1-903.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000",
        "INIT_1": "0000000000000000"
      },
      "ports": {
        "DO": {
          "direction": "output",
          "bits": [ 2, 3 ]
        },
        "DI": {
          "direction": "input",
          "bits": [ 4, 5 ]
        },
        "WAD": {
          "direction": "input",
          "bits": [ 6, 7, 8, 9 ]
        },
        "RAD": {
          "direction": "input",
          "bits": [ 10, 11, 12, 13 ]
        },
        "WRE": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 15 ]
        }
      },
      "cells": {
        "$specify$237": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000010",
            "FULL": "1",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000100",
            "T_FALL_MAX": "00000000000000000000000110010101",
            "T_FALL_MIN": "00000000000000000000000110010101",
            "T_FALL_TYP": "00000000000000000000000110010101",
            "T_RISE_MAX": "00000000000000000000000100001110",
            "T_RISE_MIN": "00000000000000000000000100001110",
            "T_RISE_TYP": "00000000000000000000000100001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:879.2-879.27"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2, 3 ],
            "EN": [ "1" ],
            "SRC": [ 10, 11, 12, 13 ]
          }
        },
        "$specify$238": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000010",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:880.2-880.30"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 15 ],
            "DST_EN": [ "1" ],
            "SRC": [ 4, 5 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$239": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:881.2-881.31"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 15 ],
            "DST_EN": [ "1" ],
            "SRC": [ 14 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$240": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000100",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.2-882.31"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 15 ],
            "DST_EN": [ "1" ],
            "SRC": [ 6, 7, 8, 9 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$241": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000010",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000110101",
            "T_FALL_MIN": "00000000000000000000001000110101",
            "T_FALL_TYP": "00000000000000000000001000110101",
            "T_RISE_MAX": "00000000000000000000000111011010",
            "T_RISE_MIN": "00000000000000000000000111011010",
            "T_RISE_TYP": "00000000000000000000000111011010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:883.2-883.44"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x" ],
            "DST": [ 2, 3 ],
            "EN": [ "1" ],
            "SRC": [ 15 ]
          }
        }
      },
      "netnames": {
        "CLK": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:875.7-875.10"
          }
        },
        "DI": {
          "hide_name": 0,
          "bits": [ 4, 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:873.13-873.15"
          }
        },
        "DO": {
          "hide_name": 0,
          "bits": [ 2, 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:874.14-874.16"
          }
        },
        "RAD": {
          "hide_name": 0,
          "bits": [ 10, 11, 12, 13 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:872.13-872.16"
          }
        },
        "WAD": {
          "hide_name": 0,
          "bits": [ 6, 7, 8, 9 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:871.13-871.16"
          }
        },
        "WRE": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:876.7-876.10"
          }
        }
      }
    },
    "RAM16SDP4": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:906.1-951.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000",
        "INIT_1": "0000000000000000",
        "INIT_2": "0000000000000000",
        "INIT_3": "0000000000000000"
      },
      "ports": {
        "DO": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5 ]
        },
        "DI": {
          "direction": "input",
          "bits": [ 6, 7, 8, 9 ]
        },
        "WAD": {
          "direction": "input",
          "bits": [ 10, 11, 12, 13 ]
        },
        "RAD": {
          "direction": "input",
          "bits": [ 14, 15, 16, 17 ]
        },
        "WRE": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 19 ]
        }
      },
      "cells": {
        "$specify$242": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000100",
            "FULL": "1",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000100",
            "T_FALL_MAX": "00000000000000000000000110010101",
            "T_FALL_MIN": "00000000000000000000000110010101",
            "T_FALL_TYP": "00000000000000000000000110010101",
            "T_RISE_MAX": "00000000000000000000000100001110",
            "T_RISE_MIN": "00000000000000000000000100001110",
            "T_RISE_TYP": "00000000000000000000000100001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:921.2-921.27"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2, 3, 4, 5 ],
            "EN": [ "1" ],
            "SRC": [ 14, 15, 16, 17 ]
          }
        },
        "$specify$243": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000100",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:922.2-922.30"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 19 ],
            "DST_EN": [ "1" ],
            "SRC": [ 6, 7, 8, 9 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$244": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:923.2-923.31"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 19 ],
            "DST_EN": [ "1" ],
            "SRC": [ 18 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$245": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000100",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:924.2-924.31"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 19 ],
            "DST_EN": [ "1" ],
            "SRC": [ 10, 11, 12, 13 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$246": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000100",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000110101",
            "T_FALL_MIN": "00000000000000000000001000110101",
            "T_FALL_TYP": "00000000000000000000001000110101",
            "T_RISE_MAX": "00000000000000000000000111011010",
            "T_RISE_MIN": "00000000000000000000000111011010",
            "T_RISE_TYP": "00000000000000000000000111011010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:925.2-925.44"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x", "x", "x" ],
            "DST": [ 2, 3, 4, 5 ],
            "EN": [ "1" ],
            "SRC": [ 19 ]
          }
        }
      },
      "netnames": {
        "CLK": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:917.7-917.10"
          }
        },
        "DI": {
          "hide_name": 0,
          "bits": [ 6, 7, 8, 9 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:915.13-915.15"
          }
        },
        "DO": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:916.14-916.16"
          }
        },
        "RAD": {
          "hide_name": 0,
          "bits": [ 14, 15, 16, 17 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:914.13-914.16"
          }
        },
        "WAD": {
          "hide_name": 0,
          "bits": [ 10, 11, 12, 13 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:913.13-913.16"
          }
        },
        "WRE": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:918.7-918.10"
          }
        }
      }
    },
    "SDP": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1130.1-1228.10"
      },
      "parameter_default_values": {
        "BIT_WIDTH_0": "00000000000000000000000000100000",
        "BIT_WIDTH_1": "00000000000000000000000000100000",
        "BLK_SEL": "000",
        "INIT_RAM_00": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_01": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_02": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_03": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_04": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_05": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_06": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_07": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_08": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_09": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_10": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_11": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_12": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_13": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_14": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_15": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_16": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_17": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_18": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_19": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_20": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_21": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_22": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_23": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_24": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_25": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_26": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_27": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_28": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_29": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_30": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_31": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_32": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_33": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_34": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_35": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_36": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_37": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_38": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_39": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "READ_MODE": "0",
        "RESET_MODE": "SYNC"
      },
      "ports": {
        "DO": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ]
        },
        "DI": {
          "direction": "input",
          "bits": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ]
        },
        "BLKSEL": {
          "direction": "input",
          "bits": [ 66, 67, 68 ]
        },
        "ADA": {
          "direction": "input",
          "bits": [ 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82 ]
        },
        "ADB": {
          "direction": "input",
          "bits": [ 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96 ]
        },
        "WREA": {
          "direction": "input",
          "bits": [ 97 ]
        },
        "WREB": {
          "direction": "input",
          "bits": [ 98 ]
        },
        "CLKA": {
          "direction": "input",
          "bits": [ 99 ]
        },
        "CLKB": {
          "direction": "input",
          "bits": [ 100 ]
        },
        "CEA": {
          "direction": "input",
          "bits": [ 101 ]
        },
        "CEB": {
          "direction": "input",
          "bits": [ 102 ]
        },
        "OCE": {
          "direction": "input",
          "bits": [ 103 ]
        },
        "RESETA": {
          "direction": "input",
          "bits": [ 104 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 105 ]
        }
      },
      "cells": {
        "$specify$247": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000100000",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000111101101",
            "T_FALL_MIN": "00000000000000000000000111101101",
            "T_FALL_TYP": "00000000000000000000000111101101",
            "T_RISE_MAX": "00000000000000000000000110100011",
            "T_RISE_MIN": "00000000000000000000000110100011",
            "T_RISE_TYP": "00000000000000000000000110100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1213.2-1213.43"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ],
            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ],
            "EN": [ "1" ],
            "SRC": [ 100 ]
          }
        },
        "$specify$248": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1214.2-1214.35"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 99 ],
            "DST_EN": [ "1" ],
            "SRC": [ 104 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$249": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1215.2-1215.35"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 100 ],
            "DST_EN": [ "1" ],
            "SRC": [ 105 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$250": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1216.2-1216.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 100 ],
            "DST_EN": [ "1" ],
            "SRC": [ 103 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$251": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1217.2-1217.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 99 ],
            "DST_EN": [ "1" ],
            "SRC": [ 101 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$252": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1218.2-1218.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 100 ],
            "DST_EN": [ "1" ],
            "SRC": [ 102 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$253": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1219.2-1219.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 100 ],
            "DST_EN": [ "1" ],
            "SRC": [ 103 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$254": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1220.2-1220.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 99 ],
            "DST_EN": [ "1" ],
            "SRC": [ 97 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$255": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1221.2-1221.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 100 ],
            "DST_EN": [ "1" ],
            "SRC": [ 98 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$256": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000100000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1222.2-1222.31"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 99 ],
            "DST_EN": [ "1" ],
            "SRC": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$257": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001110",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1223.2-1223.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 99 ],
            "DST_EN": [ "1" ],
            "SRC": [ 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$258": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001110",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1224.2-1224.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 100 ],
            "DST_EN": [ "1" ],
            "SRC": [ 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$259": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1225.2-1225.35"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 99 ],
            "DST_EN": [ "1" ],
            "SRC": [ 66, 67, 68 ],
            "SRC_EN": [ "1" ]
          }
        }
      },
      "netnames": {
        "ADA": {
          "hide_name": 0,
          "bits": [ 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1205.14-1205.17"
          }
        },
        "ADB": {
          "hide_name": 0,
          "bits": [ 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1205.19-1205.22"
          }
        },
        "BLKSEL": {
          "hide_name": 0,
          "bits": [ 66, 67, 68 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1204.13-1204.19"
          }
        },
        "CEA": {
          "hide_name": 0,
          "bits": [ 101 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1208.7-1208.10"
          }
        },
        "CEB": {
          "hide_name": 0,
          "bits": [ 102 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1208.12-1208.15"
          }
        },
        "CLKA": {
          "hide_name": 0,
          "bits": [ 99 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1207.7-1207.11"
          }
        },
        "CLKB": {
          "hide_name": 0,
          "bits": [ 100 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1207.13-1207.17"
          }
        },
        "DI": {
          "hide_name": 0,
          "bits": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1203.14-1203.16"
          }
        },
        "DO": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1202.15-1202.17"
          }
        },
        "OCE": {
          "hide_name": 0,
          "bits": [ 103 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1209.7-1209.10"
          }
        },
        "RESETA": {
          "hide_name": 0,
          "bits": [ 104 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1210.7-1210.13"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 105 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1210.15-1210.21"
          }
        },
        "WREA": {
          "hide_name": 0,
          "bits": [ 97 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1206.7-1206.11"
          }
        },
        "WREB": {
          "hide_name": 0,
          "bits": [ 98 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1206.13-1206.17"
          }
        }
      }
    },
    "SDPX9": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1231.1-1329.10"
      },
      "parameter_default_values": {
        "BIT_WIDTH_0": "00000000000000000000000000100100",
        "BIT_WIDTH_1": "00000000000000000000000000100100",
        "BLK_SEL": "000",
        "INIT_RAM_00": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_01": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_02": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_03": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_04": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_05": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_06": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_07": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_08": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_09": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_10": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_11": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_12": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_13": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_14": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_15": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_16": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_17": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_18": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_19": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_20": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_21": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_22": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_23": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_24": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_25": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_26": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_27": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_28": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_29": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_30": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_31": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_32": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_33": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_34": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_35": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_36": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_37": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_38": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_39": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "READ_MODE": "0",
        "RESET_MODE": "SYNC"
      },
      "ports": {
        "DO": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37 ]
        },
        "DI": {
          "direction": "input",
          "bits": [ 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73 ]
        },
        "BLKSEL": {
          "direction": "input",
          "bits": [ 74, 75, 76 ]
        },
        "ADA": {
          "direction": "input",
          "bits": [ 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90 ]
        },
        "ADB": {
          "direction": "input",
          "bits": [ 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104 ]
        },
        "WREA": {
          "direction": "input",
          "bits": [ 105 ]
        },
        "WREB": {
          "direction": "input",
          "bits": [ 106 ]
        },
        "CLKA": {
          "direction": "input",
          "bits": [ 107 ]
        },
        "CLKB": {
          "direction": "input",
          "bits": [ 108 ]
        },
        "CEA": {
          "direction": "input",
          "bits": [ 109 ]
        },
        "CEB": {
          "direction": "input",
          "bits": [ 110 ]
        },
        "OCE": {
          "direction": "input",
          "bits": [ 111 ]
        },
        "RESETA": {
          "direction": "input",
          "bits": [ 112 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 113 ]
        }
      },
      "cells": {
        "$specify$260": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000100100",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000111101101",
            "T_FALL_MIN": "00000000000000000000000111101101",
            "T_FALL_TYP": "00000000000000000000000111101101",
            "T_RISE_MAX": "00000000000000000000000110100011",
            "T_RISE_MIN": "00000000000000000000000110100011",
            "T_RISE_TYP": "00000000000000000000000110100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1314.2-1314.43"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73 ],
            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37 ],
            "EN": [ "1" ],
            "SRC": [ 108 ]
          }
        },
        "$specify$261": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1315.2-1315.35"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 107 ],
            "DST_EN": [ "1" ],
            "SRC": [ 112 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$262": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1316.2-1316.35"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 108 ],
            "DST_EN": [ "1" ],
            "SRC": [ 113 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$263": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1317.2-1317.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 108 ],
            "DST_EN": [ "1" ],
            "SRC": [ 111 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$264": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1318.2-1318.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 107 ],
            "DST_EN": [ "1" ],
            "SRC": [ 109 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$265": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1319.2-1319.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 108 ],
            "DST_EN": [ "1" ],
            "SRC": [ 110 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$266": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1320.2-1320.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 108 ],
            "DST_EN": [ "1" ],
            "SRC": [ 111 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$267": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1321.2-1321.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 107 ],
            "DST_EN": [ "1" ],
            "SRC": [ 105 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$268": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1322.2-1322.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 108 ],
            "DST_EN": [ "1" ],
            "SRC": [ 106 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$269": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000100100",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1323.2-1323.31"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 107 ],
            "DST_EN": [ "1" ],
            "SRC": [ 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$270": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001110",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1324.2-1324.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 107 ],
            "DST_EN": [ "1" ],
            "SRC": [ 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$271": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001110",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1325.2-1325.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 108 ],
            "DST_EN": [ "1" ],
            "SRC": [ 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$272": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1326.2-1326.35"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 107 ],
            "DST_EN": [ "1" ],
            "SRC": [ 74, 75, 76 ],
            "SRC_EN": [ "1" ]
          }
        }
      },
      "netnames": {
        "ADA": {
          "hide_name": 0,
          "bits": [ 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1306.14-1306.17"
          }
        },
        "ADB": {
          "hide_name": 0,
          "bits": [ 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1306.19-1306.22"
          }
        },
        "BLKSEL": {
          "hide_name": 0,
          "bits": [ 74, 75, 76 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1305.13-1305.19"
          }
        },
        "CEA": {
          "hide_name": 0,
          "bits": [ 109 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1309.7-1309.10"
          }
        },
        "CEB": {
          "hide_name": 0,
          "bits": [ 110 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1309.12-1309.15"
          }
        },
        "CLKA": {
          "hide_name": 0,
          "bits": [ 107 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1308.7-1308.11"
          }
        },
        "CLKB": {
          "hide_name": 0,
          "bits": [ 108 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1308.13-1308.17"
          }
        },
        "DI": {
          "hide_name": 0,
          "bits": [ 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1304.14-1304.16"
          }
        },
        "DO": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1303.15-1303.17"
          }
        },
        "OCE": {
          "hide_name": 0,
          "bits": [ 111 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1310.7-1310.10"
          }
        },
        "RESETA": {
          "hide_name": 0,
          "bits": [ 112 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1311.7-1311.13"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 113 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1311.15-1311.21"
          }
        },
        "WREA": {
          "hide_name": 0,
          "bits": [ 105 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1307.7-1307.11"
          }
        },
        "WREB": {
          "hide_name": 0,
          "bits": [ 106 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1307.13-1307.17"
          }
        }
      }
    },
    "SP": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:955.1-1039.10"
      },
      "parameter_default_values": {
        "BIT_WIDTH": "00000000000000000000000000100000",
        "BLK_SEL": "000",
        "INIT_RAM_00": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_01": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_02": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_03": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_04": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_05": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_06": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_07": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_08": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_09": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_10": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_11": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_12": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_13": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_14": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_15": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_16": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_17": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_18": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_19": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_20": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_21": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_22": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_23": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_24": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_25": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_26": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_27": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_28": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_29": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_30": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_31": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_32": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_33": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_34": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_35": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_36": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_37": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_38": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_39": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "READ_MODE": "0",
        "RESET_MODE": "SYNC",
        "WRITE_MODE": "00"
      },
      "ports": {
        "DO": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ]
        },
        "DI": {
          "direction": "input",
          "bits": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ]
        },
        "BLKSEL": {
          "direction": "input",
          "bits": [ 66, 67, 68 ]
        },
        "AD": {
          "direction": "input",
          "bits": [ 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82 ]
        },
        "WRE": {
          "direction": "input",
          "bits": [ 83 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 84 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 85 ]
        },
        "OCE": {
          "direction": "input",
          "bits": [ 86 ]
        },
        "RESET": {
          "direction": "input",
          "bits": [ 87 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "AD": {
          "hide_name": 0,
          "bits": [ 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1032.14-1032.16"
          }
        },
        "BLKSEL": {
          "hide_name": 0,
          "bits": [ 66, 67, 68 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1031.13-1031.19"
          }
        },
        "CE": {
          "hide_name": 0,
          "bits": [ 85 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1035.7-1035.9"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 84 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1034.7-1034.10"
          }
        },
        "DI": {
          "hide_name": 0,
          "bits": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1030.14-1030.16"
          }
        },
        "DO": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1029.15-1029.17"
          }
        },
        "OCE": {
          "hide_name": 0,
          "bits": [ 86 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1036.7-1036.10"
          }
        },
        "RESET": {
          "hide_name": 0,
          "bits": [ 87 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1037.7-1037.12"
          }
        },
        "WRE": {
          "hide_name": 0,
          "bits": [ 83 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1033.7-1033.10"
          }
        }
      }
    },
    "SPX9": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1042.1-1126.10"
      },
      "parameter_default_values": {
        "BIT_WIDTH": "00000000000000000000000000100100",
        "BLK_SEL": "000",
        "INIT_RAM_00": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_01": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_02": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_03": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_04": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_05": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_06": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_07": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_08": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_09": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_10": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_11": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_12": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_13": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_14": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_15": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_16": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_17": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_18": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_19": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_20": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_21": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_22": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_23": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_24": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_25": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_26": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_27": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_28": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_29": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_30": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_31": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_32": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_33": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_34": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_35": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_36": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_37": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_38": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_39": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "READ_MODE": "0",
        "RESET_MODE": "SYNC",
        "WRITE_MODE": "00"
      },
      "ports": {
        "DO": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37 ]
        },
        "DI": {
          "direction": "input",
          "bits": [ 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73 ]
        },
        "BLKSEL": {
          "direction": "input",
          "bits": [ 74, 75, 76 ]
        },
        "AD": {
          "direction": "input",
          "bits": [ 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90 ]
        },
        "WRE": {
          "direction": "input",
          "bits": [ 91 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 92 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 93 ]
        },
        "OCE": {
          "direction": "input",
          "bits": [ 94 ]
        },
        "RESET": {
          "direction": "input",
          "bits": [ 95 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "AD": {
          "hide_name": 0,
          "bits": [ 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1119.14-1119.16"
          }
        },
        "BLKSEL": {
          "hide_name": 0,
          "bits": [ 74, 75, 76 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1118.13-1118.19"
          }
        },
        "CE": {
          "hide_name": 0,
          "bits": [ 93 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1122.7-1122.9"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 92 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1121.7-1121.10"
          }
        },
        "DI": {
          "hide_name": 0,
          "bits": [ 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1117.14-1117.16"
          }
        },
        "DO": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1116.15-1116.17"
          }
        },
        "OCE": {
          "hide_name": 0,
          "bits": [ 94 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1123.7-1123.10"
          }
        },
        "RESET": {
          "hide_name": 0,
          "bits": [ 95 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1124.7-1124.12"
          }
        },
        "WRE": {
          "hide_name": 0,
          "bits": [ 91 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1120.7-1120.10"
          }
        }
      }
    },
    "TBUF": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:571.1-575.10"
      },
      "ports": {
        "O": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "OEN": {
          "direction": "input",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:572.9-572.10"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:573.10-573.11"
          }
        },
        "OEN": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:572.12-572.15"
          }
        }
      }
    },
    "TLVDS_OBUF": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:585.1-591.10"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "OB": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:586.9-586.10"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:587.10-587.11"
          }
        },
        "OB": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:588.10-588.12"
          }
        }
      }
    },
    "VCC": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:545.1-547.10"
      },
      "ports": {
        "V": {
          "direction": "output",
          "bits": [ 2 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "V": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:545.19-545.20"
          }
        }
      }
    },
    "__APICULA_LUT5": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_lut": "00000000000000000000000000000010",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:50.1-58.10"
      },
      "ports": {
        "F": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "I2": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "I3": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "M0": {
          "direction": "input",
          "bits": [ 7 ]
        }
      },
      "cells": {
        "$specify$100": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000011001100110",
            "T_FALL_MIN": "00000000000000000000011001100110",
            "T_FALL_TYP": "00000000000000000000011001100110",
            "T_RISE_MAX": "00000000000000000000010010100011",
            "T_RISE_MIN": "00000000000000000000010010100011",
            "T_RISE_TYP": "00000000000000000000010010100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:52.3-52.28"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$101": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000011001100110",
            "T_FALL_MIN": "00000000000000000000011001100110",
            "T_FALL_TYP": "00000000000000000000011001100110",
            "T_RISE_MAX": "00000000000000000000010010100000",
            "T_RISE_MIN": "00000000000000000000010010100000",
            "T_RISE_TYP": "00000000000000000000010010100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:53.3-53.28"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$102": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000010101011011",
            "T_FALL_MIN": "00000000000000000000010101011011",
            "T_FALL_TYP": "00000000000000000000010101011011",
            "T_RISE_MAX": "00000000000000000000001111100011",
            "T_RISE_MIN": "00000000000000000000001111100011",
            "T_RISE_TYP": "00000000000000000000001111100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:54.3-54.27"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        },
        "$specify$103": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000010001011100",
            "T_FALL_MIN": "00000000000000000000010001011100",
            "T_FALL_TYP": "00000000000000000000010001011100",
            "T_RISE_MAX": "00000000000000000000001100101000",
            "T_RISE_MIN": "00000000000000000000001100101000",
            "T_RISE_TYP": "00000000000000000000001100101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:55.3-55.27"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 6 ]
          }
        },
        "$specify$104": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001010101000",
            "T_FALL_MIN": "00000000000000000000001010101000",
            "T_FALL_TYP": "00000000000000000000001010101000",
            "T_RISE_MAX": "00000000000000000000000111100110",
            "T_RISE_MIN": "00000000000000000000000111100110",
            "T_RISE_TYP": "00000000000000000000000111100110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:56.3-56.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 7 ]
          }
        }
      },
      "netnames": {
        "F": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:50.30-50.31"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:50.39-50.41"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:50.43-50.45"
          }
        },
        "I2": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:50.47-50.49"
          }
        },
        "I3": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:50.51-50.53"
          }
        },
        "M0": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:50.55-50.57"
          }
        }
      }
    },
    "__APICULA_LUT6": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_lut": "00000000000000000000000000000100",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:61.1-70.10"
      },
      "ports": {
        "F": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "I2": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "I3": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "M0": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "M1": {
          "direction": "input",
          "bits": [ 8 ]
        }
      },
      "cells": {
        "$specify$105": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000011101100101",
            "T_FALL_MIN": "00000000000000000000011101100101",
            "T_FALL_TYP": "00000000000000000000011101100101",
            "T_RISE_MAX": "00000000000000000000010100101011",
            "T_RISE_MIN": "00000000000000000000010100101011",
            "T_RISE_TYP": "00000000000000000000010100101011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:63.3-63.40"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$106": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000011101100101",
            "T_FALL_MIN": "00000000000000000000011101100101",
            "T_FALL_TYP": "00000000000000000000011101100101",
            "T_RISE_MAX": "00000000000000000000010100101000",
            "T_RISE_MIN": "00000000000000000000010100101000",
            "T_RISE_TYP": "00000000000000000000010100101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:64.3-64.40"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$107": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000011001011010",
            "T_FALL_MIN": "00000000000000000000011001011010",
            "T_FALL_TYP": "00000000000000000000011001011010",
            "T_RISE_MAX": "00000000000000000000010001101011",
            "T_RISE_MIN": "00000000000000000000010001101011",
            "T_RISE_TYP": "00000000000000000000010001101011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:65.3-65.39"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        },
        "$specify$108": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000010101011011",
            "T_FALL_MIN": "00000000000000000000010101011011",
            "T_FALL_TYP": "00000000000000000000010101011011",
            "T_RISE_MAX": "00000000000000000000001110110000",
            "T_RISE_MIN": "00000000000000000000001110110000",
            "T_RISE_TYP": "00000000000000000000001110110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:66.3-66.39"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 6 ]
          }
        },
        "$specify$109": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001110100111",
            "T_FALL_MIN": "00000000000000000000001110100111",
            "T_FALL_TYP": "00000000000000000000001110100111",
            "T_RISE_MAX": "00000000000000000000001001101110",
            "T_RISE_MIN": "00000000000000000000001001101110",
            "T_RISE_TYP": "00000000000000000000001001101110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:67.3-67.38"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 7 ]
          }
        },
        "$specify$110": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001011010011",
            "T_FALL_MIN": "00000000000000000000001011010011",
            "T_FALL_TYP": "00000000000000000000001011010011",
            "T_RISE_MAX": "00000000000000000000000111011110",
            "T_RISE_MIN": "00000000000000000000000111011110",
            "T_RISE_TYP": "00000000000000000000000111011110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:68.3-68.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 8 ]
          }
        }
      },
      "netnames": {
        "F": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:61.30-61.31"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:61.39-61.41"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:61.43-61.45"
          }
        },
        "I2": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:61.47-61.49"
          }
        },
        "I3": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:61.51-61.53"
          }
        },
        "M0": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:61.55-61.57"
          }
        },
        "M1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:61.59-61.61"
          }
        }
      }
    },
    "__APICULA_LUT7": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_lut": "00000000000000000000000000001000",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:73.1-83.10"
      },
      "ports": {
        "F": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "I2": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "I3": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "M0": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "M1": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "M2": {
          "direction": "input",
          "bits": [ 9 ]
        }
      },
      "cells": {
        "$specify$111": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100001100100",
            "T_FALL_MIN": "00000000000000000000100001100100",
            "T_FALL_TYP": "00000000000000000000100001100100",
            "T_RISE_MAX": "00000000000000000000010110110011",
            "T_RISE_MIN": "00000000000000000000010110110011",
            "T_RISE_TYP": "00000000000000000000010110110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:75.3-75.52"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$112": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100001100100",
            "T_FALL_MIN": "00000000000000000000100001100100",
            "T_FALL_TYP": "00000000000000000000100001100100",
            "T_RISE_MAX": "00000000000000000000010110110000",
            "T_RISE_MIN": "00000000000000000000010110110000",
            "T_RISE_TYP": "00000000000000000000010110110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:76.3-76.52"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$113": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000011101011001",
            "T_FALL_MIN": "00000000000000000000011101011001",
            "T_FALL_TYP": "00000000000000000000011101011001",
            "T_RISE_MAX": "00000000000000000000010011110011",
            "T_RISE_MIN": "00000000000000000000010011110011",
            "T_RISE_TYP": "00000000000000000000010011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:77.3-77.51"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        },
        "$specify$114": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000011001011010",
            "T_FALL_MIN": "00000000000000000000011001011010",
            "T_FALL_TYP": "00000000000000000000011001011010",
            "T_RISE_MAX": "00000000000000000000010000111000",
            "T_RISE_MIN": "00000000000000000000010000111000",
            "T_RISE_TYP": "00000000000000000000010000111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:78.3-78.51"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 6 ]
          }
        },
        "$specify$115": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000010010100110",
            "T_FALL_MIN": "00000000000000000000010010100110",
            "T_FALL_TYP": "00000000000000000000010010100110",
            "T_RISE_MAX": "00000000000000000000001011110110",
            "T_RISE_MIN": "00000000000000000000001011110110",
            "T_RISE_TYP": "00000000000000000000001011110110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:79.3-79.50"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 7 ]
          }
        },
        "$specify$116": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001111010010",
            "T_FALL_MIN": "00000000000000000000001111010010",
            "T_FALL_TYP": "00000000000000000000001111010010",
            "T_RISE_MAX": "00000000000000000000001001100110",
            "T_RISE_MIN": "00000000000000000000001001100110",
            "T_RISE_TYP": "00000000000000000000001001100110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:80.3-80.38"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 8 ]
          }
        },
        "$specify$117": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001011010011",
            "T_FALL_MIN": "00000000000000000000001011010011",
            "T_FALL_TYP": "00000000000000000000001011010011",
            "T_RISE_MAX": "00000000000000000000000111011110",
            "T_RISE_MIN": "00000000000000000000000111011110",
            "T_RISE_TYP": "00000000000000000000000111011110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:81.3-81.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 9 ]
          }
        }
      },
      "netnames": {
        "F": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:73.30-73.31"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:73.39-73.41"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:73.43-73.45"
          }
        },
        "I2": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:73.47-73.49"
          }
        },
        "I3": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:73.51-73.53"
          }
        },
        "M0": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:73.55-73.57"
          }
        },
        "M1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:73.59-73.61"
          }
        },
        "M2": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:73.63-73.65"
          }
        }
      }
    },
    "__APICULA_LUT8": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_lut": "00000000000000000000000000010000",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:86.1-97.11"
      },
      "ports": {
        "F": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "I2": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "I3": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "M0": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "M1": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "M2": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "M3": {
          "direction": "input",
          "bits": [ 10 ]
        }
      },
      "cells": {
        "$specify$118": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100101100011",
            "T_FALL_MIN": "00000000000000000000100101100011",
            "T_FALL_TYP": "00000000000000000000100101100011",
            "T_RISE_MAX": "00000000000000000000011000111011",
            "T_RISE_MIN": "00000000000000000000011000111011",
            "T_RISE_TYP": "00000000000000000000011000111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:88.3-88.64"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$119": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100101100011",
            "T_FALL_MIN": "00000000000000000000100101100011",
            "T_FALL_TYP": "00000000000000000000100101100011",
            "T_RISE_MAX": "00000000000000000000011000111000",
            "T_RISE_MIN": "00000000000000000000011000111000",
            "T_RISE_TYP": "00000000000000000000011000111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:89.3-89.64"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$120": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100001011000",
            "T_FALL_MIN": "00000000000000000000100001011000",
            "T_FALL_TYP": "00000000000000000000100001011000",
            "T_RISE_MAX": "00000000000000000000010101111011",
            "T_RISE_MIN": "00000000000000000000010101111011",
            "T_RISE_TYP": "00000000000000000000010101111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:90.3-90.63"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        },
        "$specify$121": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000011101011001",
            "T_FALL_MIN": "00000000000000000000011101011001",
            "T_FALL_TYP": "00000000000000000000011101011001",
            "T_RISE_MAX": "00000000000000000000010011000000",
            "T_RISE_MIN": "00000000000000000000010011000000",
            "T_RISE_TYP": "00000000000000000000010011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:91.3-91.63"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 6 ]
          }
        },
        "$specify$122": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000010110100101",
            "T_FALL_MIN": "00000000000000000000010110100101",
            "T_FALL_TYP": "00000000000000000000010110100101",
            "T_RISE_MAX": "00000000000000000000001101111110",
            "T_RISE_MIN": "00000000000000000000001101111110",
            "T_RISE_TYP": "00000000000000000000001101111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:92.3-92.62"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 7 ]
          }
        },
        "$specify$123": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000010011010001",
            "T_FALL_MIN": "00000000000000000000010011010001",
            "T_FALL_TYP": "00000000000000000000010011010001",
            "T_RISE_MAX": "00000000000000000000001011101110",
            "T_RISE_MIN": "00000000000000000000001011101110",
            "T_RISE_TYP": "00000000000000000000001011101110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:93.3-93.50"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 8 ]
          }
        },
        "$specify$124": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001111010010",
            "T_FALL_MIN": "00000000000000000000001111010010",
            "T_FALL_TYP": "00000000000000000000001111010010",
            "T_RISE_MAX": "00000000000000000000001001100110",
            "T_RISE_MIN": "00000000000000000000001001100110",
            "T_RISE_TYP": "00000000000000000000001001100110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:94.3-94.38"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 9 ]
          }
        },
        "$specify$125": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001011010011",
            "T_FALL_MIN": "00000000000000000000001011010011",
            "T_FALL_TYP": "00000000000000000000001011010011",
            "T_RISE_MAX": "00000000000000000000000111011110",
            "T_RISE_MIN": "00000000000000000000000111011110",
            "T_RISE_TYP": "00000000000000000000000111011110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:95.3-95.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 10 ]
          }
        }
      },
      "netnames": {
        "F": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:86.30-86.31"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:86.39-86.41"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:86.43-86.45"
          }
        },
        "I2": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:86.47-86.49"
          }
        },
        "I3": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:86.51-86.53"
          }
        },
        "M0": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:86.55-86.57"
          }
        },
        "M1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:86.59-86.61"
          }
        },
        "M2": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:86.63-86.65"
          }
        },
        "M3": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:86.67-86.69"
          }
        }
      }
    },
    "rPLL": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1510.1-1553.10"
      },
      "parameter_default_values": {
        "CLKFB_SEL": "internal",
        "CLKOUTD3_SRC": "CLKOUT",
        "CLKOUTD_BYPASS": "false",
        "CLKOUTD_SRC": "CLKOUT",
        "CLKOUTP_BYPASS": "false",
        "CLKOUTP_DLY_STEP": "00000000000000000000000000000000",
        "CLKOUTP_FT_DIR": "1",
        "CLKOUT_BYPASS": "false",
        "CLKOUT_DLY_STEP": "00000000000000000000000000000000",
        "CLKOUT_FT_DIR": "1",
        "DEVICE": "GW1N-1",
        "DUTYDA_SEL": "1000 ",
        "DYN_DA_EN": "false",
        "DYN_FBDIV_SEL": "false",
        "DYN_IDIV_SEL": "false",
        "DYN_ODIV_SEL": "false",
        "DYN_SDIV_SEL": "00000000000000000000000000000010",
        "FBDIV_SEL": "00000000000000000000000000000000",
        "FCLKIN": "100.0",
        "IDIV_SEL": "00000000000000000000000000000000",
        "ODIV_SEL": "00000000000000000000000000001000",
        "PSDA_SEL": "0000 "
      },
      "ports": {
        "CLKOUT": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "CLKOUTP": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "CLKOUTD": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "CLKOUTD3": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "CLKIN": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "CLKFB": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "FBDSEL": {
          "direction": "input",
          "bits": [ 9, 10, 11, 12, 13, 14 ]
        },
        "IDSEL": {
          "direction": "input",
          "bits": [ 15, 16, 17, 18, 19, 20 ]
        },
        "ODSEL": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26 ]
        },
        "DUTYDA": {
          "direction": "input",
          "bits": [ 27, 28, 29, 30 ]
        },
        "PSDA": {
          "direction": "input",
          "bits": [ 31, 32, 33, 34 ]
        },
        "FDLY": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38 ]
        },
        "RESET": {
          "direction": "input",
          "bits": [ 39 ]
        },
        "RESET_P": {
          "direction": "input",
          "bits": [ 40 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLKFB": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1512.7-1512.12"
          }
        },
        "CLKIN": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1511.7-1511.12"
          }
        },
        "CLKOUT": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1521.8-1521.14"
          }
        },
        "CLKOUTD": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1524.8-1524.15"
          }
        },
        "CLKOUTD3": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1525.8-1525.16"
          }
        },
        "CLKOUTP": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1523.8-1523.15"
          }
        },
        "DUTYDA": {
          "hide_name": 0,
          "bits": [ 27, 28, 29, 30 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1519.13-1519.19"
          }
        },
        "FBDSEL": {
          "hide_name": 0,
          "bits": [ 9, 10, 11, 12, 13, 14 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1515.13-1515.19"
          }
        },
        "FDLY": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1518.18-1518.22"
          }
        },
        "IDSEL": {
          "hide_name": 0,
          "bits": [ 15, 16, 17, 18, 19, 20 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1516.13-1516.18"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1522.8-1522.12"
          }
        },
        "ODSEL": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1517.13-1517.18"
          }
        },
        "PSDA": {
          "hide_name": 0,
          "bits": [ 31, 32, 33, 34 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1518.13-1518.17"
          }
        },
        "RESET": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1513.7-1513.12"
          }
        },
        "RESET_P": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1514.7-1514.14"
          }
        }
      }
    },
    "top": {
      "attributes": {
        "top": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:3.1-193.10"
      },
      "parameter_default_values": {
        "DELAY_FRAMES": "00000000000000000000000011101010"
      },
      "ports": {
        "clk": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "uart_rx": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "uart_tx": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "led": {
          "direction": "output",
          "bits": [ 5, 6, 7, 8, 9, 10 ]
        },
        "btn1": {
          "direction": "input",
          "bits": [ 11 ]
        }
      },
      "cells": {
        "btn1_IBUF_I": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
          },
          "attributes": {
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I": "input",
            "O": "output"
          },
          "connections": {
            "I": [ 11 ],
            "O": [ 12 ]
          }
        },
        "btn1_IBUF_I_O_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 13 ],
            "I0": [ 14 ],
            "I1": [ 15 ],
            "I2": [ 16 ]
          }
        },
        "byteReady_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:31.1-72.4|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 17 ],
            "CLK": [ 18 ],
            "D": [ 19 ],
            "Q": [ 20 ]
          }
        },
        "byteReady_DFFE_Q_CE_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 17 ],
            "I0": [ 19 ],
            "I1": [ 21 ],
            "I2": [ 22 ]
          }
        },
        "byteReady_DFFE_Q_CE_LUT3_F_I2_LUT4_I2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 23 ],
            "I0": [ 24 ],
            "I1": [ 25 ],
            "I2": [ 22 ],
            "I3": [ 26 ]
          }
        },
        "byteReady_DFFE_Q_CE_LUT3_F_I2_LUT4_I2_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 27 ],
            "I0": [ 24 ],
            "I1": [ 25 ],
            "I2": [ 22 ],
            "I3": [ 28 ]
          }
        },
        "byteReady_DFFE_Q_CE_LUT3_F_I2_LUT4_I2_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 29 ],
            "I0": [ 24 ],
            "I1": [ 25 ],
            "I2": [ 22 ],
            "I3": [ 30 ]
          }
        },
        "byteReady_DFFE_Q_CE_LUT3_F_I2_LUT4_I2_3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 31 ],
            "I0": [ 24 ],
            "I1": [ 25 ],
            "I2": [ 22 ],
            "I3": [ 32 ]
          }
        },
        "byteReady_DFFE_Q_CE_LUT3_F_I2_LUT4_I2_4": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 33 ],
            "I0": [ 24 ],
            "I1": [ 25 ],
            "I2": [ 22 ],
            "I3": [ 34 ]
          }
        },
        "byteReady_DFFE_Q_CE_LUT3_F_I2_LUT4_I2_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 35 ],
            "I0": [ 36 ],
            "I1": [ 24 ],
            "I2": [ 37 ]
          }
        },
        "byteReady_DFFE_Q_CE_LUT3_F_I2_LUT4_I2_F_LUT3_F_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 38 ],
            "I0": [ 36 ],
            "I1": [ 24 ],
            "I2": [ 39 ]
          }
        },
        "byteReady_DFFE_Q_CE_LUT3_F_I2_LUT4_I2_F_LUT3_F_2": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 40 ],
            "I0": [ 36 ],
            "I1": [ 24 ],
            "I2": [ 41 ]
          }
        },
        "byteReady_DFFE_Q_CE_LUT3_F_I2_LUT4_I2_F_LUT3_F_3": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 42 ],
            "I0": [ 36 ],
            "I1": [ 24 ],
            "I2": [ 43 ]
          }
        },
        "byteReady_DFFE_Q_CE_LUT3_F_I2_LUT4_I2_F_LUT3_F_4": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 44 ],
            "I0": [ 36 ],
            "I1": [ 24 ],
            "I2": [ 45 ]
          }
        },
        "byteReady_DFFE_Q_CE_LUT3_F_I2_LUT4_I2_F_LUT3_F_5": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 46 ],
            "I0": [ 36 ],
            "I1": [ 24 ],
            "I2": [ 47 ]
          }
        },
        "byteReady_DFFE_Q_CE_LUT3_F_I2_LUT4_I2_F_LUT3_F_6": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 48 ],
            "I0": [ 36 ],
            "I1": [ 24 ],
            "I2": [ 49 ]
          }
        },
        "byteReady_DFFE_Q_CE_LUT3_F_I2_LUT4_I2_F_LUT3_F_7": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11110010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 50 ],
            "I0": [ 36 ],
            "I1": [ 24 ],
            "I2": [ 51 ]
          }
        },
        "byteReady_DFFE_Q_CE_LUT3_F_I2_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 52 ],
            "I1": [ 53 ],
            "O": [ 22 ],
            "S0": [ 19 ]
          }
        },
        "byteReady_DFFE_Q_CE_LUT3_F_I2_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 52 ],
            "I0": [ 54 ]
          }
        },
        "byteReady_DFFE_Q_CE_LUT3_F_I2_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 53 ],
            "I0": [ 55 ],
            "I1": [ 56 ],
            "I2": [ 57 ],
            "I3": [ 58 ]
          }
        },
        "byteReady_DFFE_Q_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 55 ],
            "I0": [ 34 ],
            "I1": [ 32 ]
          }
        },
        "byteReady_DFFE_Q_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 58 ],
            "I0": [ 49 ],
            "I1": [ 47 ],
            "I2": [ 45 ],
            "I3": [ 43 ]
          }
        },
        "byteReady_DFFE_Q_D_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 57 ],
            "I0": [ 41 ],
            "I1": [ 39 ],
            "I2": [ 37 ],
            "I3": [ 59 ]
          }
        },
        "byteReady_DFFE_Q_D_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 56 ],
            "I0": [ 51 ],
            "I1": [ 28 ],
            "I2": [ 26 ],
            "I3": [ 30 ]
          }
        },
        "byteReady_MUX2_LUT5_S0": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 60 ],
            "I1": [ 61 ],
            "O": [ 62 ],
            "S0": [ 20 ]
          }
        },
        "byteReady_MUX2_LUT5_S0_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 60 ],
            "I0": [ 54 ]
          }
        },
        "byteReady_MUX2_LUT5_S0_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 61 ],
            "I0": [ 63 ],
            "I1": [ 64 ],
            "I2": [ 65 ],
            "I3": [ 66 ]
          }
        },
        "clk_IBUF_I": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
          },
          "attributes": {
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I": "input",
            "O": "output"
          },
          "connections": {
            "I": [ 2 ],
            "O": [ 18 ]
          }
        },
        "dataIn_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:31.1-72.4|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 67 ],
            "CLK": [ 18 ],
            "D": [ 68 ],
            "Q": [ 69 ]
          }
        },
        "dataIn_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:31.1-72.4|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 67 ],
            "CLK": [ 18 ],
            "D": [ 69 ],
            "Q": [ 70 ]
          }
        },
        "dataIn_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:31.1-72.4|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 67 ],
            "CLK": [ 18 ],
            "D": [ 70 ],
            "Q": [ 71 ]
          }
        },
        "dataIn_DFFE_Q_3": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:31.1-72.4|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 67 ],
            "CLK": [ 18 ],
            "D": [ 71 ],
            "Q": [ 72 ]
          }
        },
        "dataIn_DFFE_Q_4": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:31.1-72.4|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 67 ],
            "CLK": [ 18 ],
            "D": [ 72 ],
            "Q": [ 73 ]
          }
        },
        "dataIn_DFFE_Q_5": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:31.1-72.4|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 67 ],
            "CLK": [ 18 ],
            "D": [ 73 ],
            "Q": [ 74 ]
          }
        },
        "dataIn_DFFE_Q_6": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:31.1-72.4|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 67 ],
            "CLK": [ 18 ],
            "D": [ 74 ],
            "Q": [ 75 ]
          }
        },
        "dataIn_DFFE_Q_7": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:31.1-72.4|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 67 ],
            "CLK": [ 18 ],
            "D": [ 75 ],
            "Q": [ 76 ]
          }
        },
        "dataIn_DFFE_Q_CE_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 67 ],
            "I0": [ 77 ],
            "I1": [ 78 ],
            "I2": [ 79 ]
          }
        },
        "dataOut_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 80 ],
            "CLK": [ 18 ],
            "D": [ 81 ],
            "Q": [ 82 ]
          }
        },
        "dataOut_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 80 ],
            "CLK": [ 18 ],
            "D": [ 83 ],
            "Q": [ 84 ]
          }
        },
        "dataOut_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 80 ],
            "CLK": [ 18 ],
            "D": [ 85 ],
            "Q": [ 86 ]
          }
        },
        "dataOut_DFFE_Q_3": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 80 ],
            "CLK": [ 18 ],
            "D": [ 87 ],
            "Q": [ 88 ]
          }
        },
        "dataOut_DFFE_Q_4": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 80 ],
            "CLK": [ 18 ],
            "D": [ 89 ],
            "Q": [ 90 ]
          }
        },
        "dataOut_DFFE_Q_5": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 80 ],
            "CLK": [ 18 ],
            "D": [ 91 ],
            "Q": [ 92 ]
          }
        },
        "dataOut_DFFE_Q_6": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 80 ],
            "CLK": [ 18 ],
            "D": [ 93 ],
            "Q": [ 94 ]
          }
        },
        "dataOut_DFFE_Q_CE_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 80 ],
            "I0": [ 14 ],
            "I1": [ 95 ],
            "I2": [ 96 ],
            "I3": [ 97 ]
          }
        },
        "dataOut_DFFE_Q_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011110111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 81 ],
            "I0": [ 98 ],
            "I1": [ 99 ],
            "I2": [ 100 ],
            "I3": [ 101 ]
          }
        },
        "dataOut_DFFE_Q_D_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110111111111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 83 ],
            "I0": [ 99 ],
            "I1": [ 101 ],
            "I2": [ 98 ],
            "I3": [ 100 ]
          }
        },
        "dataOut_DFFE_Q_D_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 85 ],
            "I0": [ 98 ],
            "I1": [ 101 ],
            "I2": [ 99 ],
            "I3": [ 100 ]
          }
        },
        "dataOut_DFFE_Q_D_LUT4_F_3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011110000000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 87 ],
            "I0": [ 98 ],
            "I1": [ 100 ],
            "I2": [ 99 ],
            "I3": [ 101 ]
          }
        },
        "dataOut_DFFE_Q_D_LUT4_F_4": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011110111110010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 89 ],
            "I0": [ 98 ],
            "I1": [ 99 ],
            "I2": [ 100 ],
            "I3": [ 101 ]
          }
        },
        "dataOut_DFFE_Q_D_LUT4_F_5": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000110110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 91 ],
            "I0": [ 100 ],
            "I1": [ 101 ],
            "I2": [ 98 ],
            "I3": [ 99 ]
          }
        },
        "dataOut_DFFE_Q_D_LUT4_F_6": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000101100000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 93 ],
            "I0": [ 100 ],
            "I1": [ 101 ],
            "I2": [ 99 ],
            "I3": [ 98 ]
          }
        },
        "dataOut_GND_G": {
          "hide_name": 0,
          "type": "GND",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "G": "output"
          },
          "connections": {
            "G": [ 54 ]
          }
        },
        "led_OBUF_O": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
          },
          "attributes": {
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I": "input",
            "O": "output"
          },
          "connections": {
            "I": [ 102 ],
            "O": [ 10 ]
          }
        },
        "led_OBUF_O_1": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
          },
          "attributes": {
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I": "input",
            "O": "output"
          },
          "connections": {
            "I": [ 103 ],
            "O": [ 9 ]
          }
        },
        "led_OBUF_O_2": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
          },
          "attributes": {
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I": "input",
            "O": "output"
          },
          "connections": {
            "I": [ 104 ],
            "O": [ 8 ]
          }
        },
        "led_OBUF_O_3": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
          },
          "attributes": {
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I": "input",
            "O": "output"
          },
          "connections": {
            "I": [ 105 ],
            "O": [ 7 ]
          }
        },
        "led_OBUF_O_4": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
          },
          "attributes": {
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I": "input",
            "O": "output"
          },
          "connections": {
            "I": [ 106 ],
            "O": [ 6 ]
          }
        },
        "led_OBUF_O_5": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
          },
          "attributes": {
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I": "input",
            "O": "output"
          },
          "connections": {
            "I": [ 107 ],
            "O": [ 5 ]
          }
        },
        "led_OBUF_O_I_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:90.1-101.4|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 18 ],
            "D": [ 108 ],
            "Q": [ 102 ]
          }
        },
        "led_OBUF_O_I_DFF_Q_1": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:90.1-101.4|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 18 ],
            "D": [ 109 ],
            "Q": [ 103 ]
          }
        },
        "led_OBUF_O_I_DFF_Q_2": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:90.1-101.4|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 18 ],
            "D": [ 110 ],
            "Q": [ 104 ]
          }
        },
        "led_OBUF_O_I_DFF_Q_3": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:90.1-101.4|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 18 ],
            "D": [ 111 ],
            "Q": [ 105 ]
          }
        },
        "led_OBUF_O_I_DFF_Q_4": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:90.1-101.4|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 18 ],
            "D": [ 112 ],
            "Q": [ 106 ]
          }
        },
        "led_OBUF_O_I_DFF_Q_5": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:90.1-101.4|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 18 ],
            "D": [ 112 ],
            "Q": [ 107 ]
          }
        },
        "led_OBUF_O_I_DFF_Q_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 108 ],
            "I0": [ 113 ],
            "I1": [ 109 ]
          }
        },
        "led_OBUF_O_I_DFF_Q_D_LUT2_F_1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 109 ],
            "I0": [ 114 ],
            "I1": [ 115 ]
          }
        },
        "led_OBUF_O_I_DFF_Q_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 110 ],
            "I0": [ 115 ],
            "I1": [ 113 ],
            "I2": [ 114 ]
          }
        },
        "led_OBUF_O_I_DFF_Q_D_LUT3_F_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00111010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 111 ],
            "I0": [ 115 ],
            "I1": [ 114 ],
            "I2": [ 113 ]
          }
        },
        "led_OBUF_O_I_DFF_Q_D_LUT3_F_2": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 112 ],
            "I0": [ 115 ],
            "I1": [ 113 ],
            "I2": [ 114 ]
          }
        },
        "led_counter_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:75.1-87.4|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 62 ],
            "CLK": [ 18 ],
            "D": [ 116 ],
            "Q": [ 113 ]
          }
        },
        "led_counter_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:75.1-87.4|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 62 ],
            "CLK": [ 18 ],
            "D": [ 117 ],
            "Q": [ 114 ]
          }
        },
        "led_counter_DFFE_Q_1_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 117 ],
            "I0": [ 118 ],
            "I1": [ 119 ],
            "I2": [ 63 ]
          }
        },
        "led_counter_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:75.1-87.4|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 62 ],
            "CLK": [ 18 ],
            "D": [ 120 ],
            "Q": [ 115 ]
          }
        },
        "led_counter_DFFE_Q_2_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 120 ],
            "I0": [ 121 ],
            "I1": [ 122 ],
            "I2": [ 63 ]
          }
        },
        "led_counter_DFFE_Q_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 116 ],
            "I0": [ 123 ],
            "I1": [ 124 ],
            "I2": [ 63 ]
          }
        },
        "led_counter_DFFE_Q_D_LUT3_F_I0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:83.32-83.47|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 125 ],
            "COUT": [ 126 ],
            "I0": [ 113 ],
            "I1": [ 54 ],
            "I3": [ 54 ],
            "SUM": [ 123 ]
          }
        },
        "led_counter_DFFE_Q_D_LUT3_F_I0_ALU_SUM_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:83.32-83.47|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 127 ],
            "COUT": [ 125 ],
            "I0": [ 114 ],
            "I1": [ 54 ],
            "I3": [ 54 ],
            "SUM": [ 118 ]
          }
        },
        "led_counter_DFFE_Q_D_LUT3_F_I0_ALU_SUM_2": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:83.32-83.47|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 128 ],
            "COUT": [ 127 ],
            "I0": [ 115 ],
            "I1": [ 128 ],
            "I3": [ 54 ],
            "SUM": [ 121 ]
          }
        },
        "led_counter_DFFE_Q_D_LUT3_F_I1_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:79.32-79.47|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 129 ],
            "COUT": [ 130 ],
            "I0": [ 54 ],
            "I1": [ 113 ],
            "I3": [ 128 ],
            "SUM": [ 124 ]
          }
        },
        "led_counter_DFFE_Q_D_LUT3_F_I1_ALU_SUM_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:79.32-79.47|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 131 ],
            "COUT": [ 129 ],
            "I0": [ 54 ],
            "I1": [ 114 ],
            "I3": [ 128 ],
            "SUM": [ 119 ]
          }
        },
        "led_counter_DFFE_Q_D_LUT3_F_I1_ALU_SUM_2": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:79.32-79.47|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 54 ],
            "COUT": [ 131 ],
            "I0": [ 128 ],
            "I1": [ 115 ],
            "I3": [ 128 ],
            "SUM": [ 122 ]
          }
        },
        "led_counter_DFFE_Q_D_LUT3_F_I2_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:82.17-82.32|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 132 ],
            "COUT": [ 64 ],
            "I0": [ 54 ],
            "I1": [ 113 ],
            "I3": [ 54 ],
            "SUM": [ 133 ]
          }
        },
        "led_counter_DFFE_Q_D_LUT3_F_I2_ALU_COUT_SUM_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:82.17-82.32|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 134 ],
            "COUT": [ 132 ],
            "I0": [ 54 ],
            "I1": [ 114 ],
            "I3": [ 54 ],
            "SUM": [ 135 ]
          }
        },
        "led_counter_DFFE_Q_D_LUT3_F_I2_ALU_COUT_SUM_ALU_SUM_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:82.17-82.32|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 128 ],
            "COUT": [ 134 ],
            "I0": [ 54 ],
            "I1": [ 115 ],
            "I3": [ 54 ],
            "SUM": [ 136 ]
          }
        },
        "led_counter_DFFE_Q_D_LUT3_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 65 ],
            "I0": [ 113 ],
            "I1": [ 109 ],
            "I2": [ 137 ]
          }
        },
        "led_counter_DFFE_Q_D_LUT3_F_I2_LUT3_F_I2_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:78.17-78.32|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 138 ],
            "COUT": [ 137 ],
            "I0": [ 128 ],
            "I1": [ 113 ],
            "I3": [ 54 ],
            "SUM": [ 139 ]
          }
        },
        "led_counter_DFFE_Q_D_LUT3_F_I2_LUT3_F_I2_ALU_COUT_SUM_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:78.17-78.32|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 140 ],
            "COUT": [ 138 ],
            "I0": [ 128 ],
            "I1": [ 114 ],
            "I3": [ 54 ],
            "SUM": [ 141 ]
          }
        },
        "led_counter_DFFE_Q_D_LUT3_F_I2_LUT3_F_I2_ALU_COUT_SUM_ALU_SUM_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:78.17-78.32|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 128 ],
            "COUT": [ 140 ],
            "I0": [ 54 ],
            "I1": [ 115 ],
            "I3": [ 54 ],
            "SUM": [ 142 ]
          }
        },
        "led_counter_DFFE_Q_D_LUT3_F_I2_LUT3_F_I2_ALU_COUT_SUM_ALU_SUM_COUT_ALU_I3": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:46.30-46.43|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 143 ],
            "COUT": [ 144 ],
            "I0": [ 54 ],
            "I1": [ 54 ],
            "I3": [ 128 ],
            "SUM": [ 59 ]
          }
        },
        "led_counter_DFFE_Q_D_LUT3_F_I2_LUT3_F_I2_ALU_COUT_SUM_ALU_SUM_COUT_VCC_V": {
          "hide_name": 0,
          "type": "VCC",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "V": "output"
          },
          "connections": {
            "V": [ 128 ]
          }
        },
        "led_counter_DFFE_Q_D_LUT3_F_I2_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 145 ],
            "I1": [ 146 ],
            "O": [ 66 ],
            "S0": [ 73 ]
          }
        },
        "led_counter_DFFE_Q_D_LUT3_F_I2_MUX2_LUT5_O_1": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 147 ],
            "I1": [ 148 ],
            "O": [ 63 ],
            "S0": [ 73 ]
          }
        },
        "led_counter_DFFE_Q_D_LUT3_F_I2_MUX2_LUT5_O_1_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 147 ],
            "I0": [ 54 ]
          }
        },
        "led_counter_DFFE_Q_D_LUT3_F_I2_MUX2_LUT5_O_1_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 148 ],
            "I0": [ 74 ],
            "I1": [ 75 ],
            "I2": [ 76 ],
            "I3": [ 149 ]
          }
        },
        "led_counter_DFFE_Q_D_LUT3_F_I2_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 145 ],
            "I0": [ 54 ]
          }
        },
        "led_counter_DFFE_Q_D_LUT3_F_I2_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 146 ],
            "I0": [ 75 ],
            "I1": [ 149 ],
            "I2": [ 76 ],
            "I3": [ 74 ]
          }
        },
        "led_counter_DFFE_Q_D_LUT3_F_I2_MUX2_LUT5_O_I1_LUT4_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 149 ],
            "I0": [ 72 ],
            "I1": [ 70 ],
            "I2": [ 69 ],
            "I3": [ 71 ]
          }
        },
        "rxBitNumber_DFFRE_Q": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:31.1-72.4|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 150 ],
            "CLK": [ 18 ],
            "D": [ 151 ],
            "Q": [ 152 ],
            "RESET": [ 21 ]
          }
        },
        "rxBitNumber_DFFRE_Q_1": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:31.1-72.4|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 150 ],
            "CLK": [ 18 ],
            "D": [ 153 ],
            "Q": [ 154 ],
            "RESET": [ 21 ]
          }
        },
        "rxBitNumber_DFFRE_Q_2": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:31.1-72.4|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 150 ],
            "CLK": [ 18 ],
            "D": [ 155 ],
            "Q": [ 156 ],
            "RESET": [ 21 ]
          }
        },
        "rxBitNumber_DFFRE_Q_CE_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 150 ],
            "I0": [ 21 ],
            "I1": [ 67 ]
          }
        },
        "rxBitNumber_DFFRE_Q_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:57.28-57.43|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 157 ],
            "COUT": [ 158 ],
            "I0": [ 54 ],
            "I1": [ 152 ],
            "I3": [ 128 ],
            "SUM": [ 151 ]
          }
        },
        "rxBitNumber_DFFRE_Q_D_ALU_SUM_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:57.28-57.43|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 159 ],
            "COUT": [ 157 ],
            "I0": [ 54 ],
            "I1": [ 154 ],
            "I3": [ 128 ],
            "SUM": [ 153 ]
          }
        },
        "rxBitNumber_DFFRE_Q_D_ALU_SUM_2": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:57.28-57.43|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 54 ],
            "COUT": [ 159 ],
            "I0": [ 128 ],
            "I1": [ 156 ],
            "I3": [ 128 ],
            "SUM": [ 155 ]
          }
        },
        "rxCounter_ALU_I1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:46.30-46.43|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 160 ],
            "COUT": [ 161 ],
            "I0": [ 54 ],
            "I1": [ 162 ],
            "I3": [ 128 ],
            "SUM": [ 43 ]
          }
        },
        "rxCounter_ALU_I1_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:46.30-46.43|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 163 ],
            "COUT": [ 160 ],
            "I0": [ 54 ],
            "I1": [ 164 ],
            "I3": [ 128 ],
            "SUM": [ 45 ]
          }
        },
        "rxCounter_ALU_I1_10": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:46.30-46.43|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 165 ],
            "COUT": [ 166 ],
            "I0": [ 54 ],
            "I1": [ 167 ],
            "I3": [ 128 ],
            "SUM": [ 39 ]
          }
        },
        "rxCounter_ALU_I1_11": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:46.30-46.43|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 161 ],
            "COUT": [ 165 ],
            "I0": [ 54 ],
            "I1": [ 168 ],
            "I3": [ 128 ],
            "SUM": [ 41 ]
          }
        },
        "rxCounter_ALU_I1_12": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:46.30-46.43|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 54 ],
            "COUT": [ 169 ],
            "I0": [ 128 ],
            "I1": [ 170 ],
            "I3": [ 128 ],
            "SUM": [ 51 ]
          }
        },
        "rxCounter_ALU_I1_2": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:46.30-46.43|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 171 ],
            "COUT": [ 163 ],
            "I0": [ 54 ],
            "I1": [ 172 ],
            "I3": [ 128 ],
            "SUM": [ 26 ]
          }
        },
        "rxCounter_ALU_I1_3": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:46.30-46.43|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 173 ],
            "COUT": [ 171 ],
            "I0": [ 54 ],
            "I1": [ 174 ],
            "I3": [ 128 ],
            "SUM": [ 28 ]
          }
        },
        "rxCounter_ALU_I1_4": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:46.30-46.43|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 175 ],
            "COUT": [ 173 ],
            "I0": [ 54 ],
            "I1": [ 176 ],
            "I3": [ 128 ],
            "SUM": [ 30 ]
          }
        },
        "rxCounter_ALU_I1_5": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:46.30-46.43|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 177 ],
            "COUT": [ 175 ],
            "I0": [ 54 ],
            "I1": [ 178 ],
            "I3": [ 128 ],
            "SUM": [ 47 ]
          }
        },
        "rxCounter_ALU_I1_6": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:46.30-46.43|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 179 ],
            "COUT": [ 177 ],
            "I0": [ 54 ],
            "I1": [ 180 ],
            "I3": [ 128 ],
            "SUM": [ 32 ]
          }
        },
        "rxCounter_ALU_I1_7": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:46.30-46.43|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 181 ],
            "COUT": [ 179 ],
            "I0": [ 54 ],
            "I1": [ 182 ],
            "I3": [ 128 ],
            "SUM": [ 49 ]
          }
        },
        "rxCounter_ALU_I1_8": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:46.30-46.43|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 169 ],
            "COUT": [ 181 ],
            "I0": [ 54 ],
            "I1": [ 183 ],
            "I3": [ 128 ],
            "SUM": [ 34 ]
          }
        },
        "rxCounter_ALU_I1_9": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:46.30-46.43|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 166 ],
            "COUT": [ 143 ],
            "I0": [ 54 ],
            "I1": [ 184 ],
            "I3": [ 128 ],
            "SUM": [ 37 ]
          }
        },
        "rxCounter_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:31.1-72.4|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 185 ],
            "CLK": [ 18 ],
            "D": [ 35 ],
            "Q": [ 184 ]
          }
        },
        "rxCounter_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:31.1-72.4|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 185 ],
            "CLK": [ 18 ],
            "D": [ 38 ],
            "Q": [ 167 ]
          }
        },
        "rxCounter_DFFE_Q_10": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:31.1-72.4|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 185 ],
            "CLK": [ 18 ],
            "D": [ 48 ],
            "Q": [ 182 ]
          }
        },
        "rxCounter_DFFE_Q_11": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:31.1-72.4|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 185 ],
            "CLK": [ 18 ],
            "D": [ 33 ],
            "Q": [ 183 ]
          }
        },
        "rxCounter_DFFE_Q_12": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:31.1-72.4|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 185 ],
            "CLK": [ 18 ],
            "D": [ 50 ],
            "Q": [ 170 ]
          }
        },
        "rxCounter_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:31.1-72.4|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 185 ],
            "CLK": [ 18 ],
            "D": [ 40 ],
            "Q": [ 168 ]
          }
        },
        "rxCounter_DFFE_Q_3": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:31.1-72.4|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 185 ],
            "CLK": [ 18 ],
            "D": [ 42 ],
            "Q": [ 162 ]
          }
        },
        "rxCounter_DFFE_Q_4": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:31.1-72.4|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 185 ],
            "CLK": [ 18 ],
            "D": [ 44 ],
            "Q": [ 164 ]
          }
        },
        "rxCounter_DFFE_Q_5": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:31.1-72.4|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 185 ],
            "CLK": [ 18 ],
            "D": [ 23 ],
            "Q": [ 172 ]
          }
        },
        "rxCounter_DFFE_Q_6": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:31.1-72.4|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 185 ],
            "CLK": [ 18 ],
            "D": [ 27 ],
            "Q": [ 174 ]
          }
        },
        "rxCounter_DFFE_Q_7": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:31.1-72.4|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 185 ],
            "CLK": [ 18 ],
            "D": [ 29 ],
            "Q": [ 176 ]
          }
        },
        "rxCounter_DFFE_Q_8": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:31.1-72.4|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 185 ],
            "CLK": [ 18 ],
            "D": [ 46 ],
            "Q": [ 178 ]
          }
        },
        "rxCounter_DFFE_Q_9": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:31.1-72.4|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 185 ],
            "CLK": [ 18 ],
            "D": [ 31 ],
            "Q": [ 180 ]
          }
        },
        "rxState_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:31.1-72.4|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 186 ],
            "CLK": [ 18 ],
            "D": [ 187 ],
            "Q": [ 77 ]
          }
        },
        "rxState_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:31.1-72.4|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 186 ],
            "CLK": [ 18 ],
            "D": [ 188 ],
            "Q": [ 78 ]
          }
        },
        "rxState_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:31.1-72.4|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 186 ],
            "CLK": [ 18 ],
            "D": [ 189 ],
            "Q": [ 79 ]
          }
        },
        "rxState_DFFE_Q_CE_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 186 ],
            "I0": [ 36 ],
            "I1": [ 190 ],
            "I2": [ 24 ],
            "I3": [ 185 ]
          }
        },
        "rxState_DFFE_Q_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 188 ],
            "I0": [ 191 ],
            "I1": [ 25 ],
            "I2": [ 192 ]
          }
        },
        "rxState_DFFE_Q_D_LUT3_F_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00001101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 189 ],
            "I0": [ 79 ],
            "I1": [ 78 ],
            "I2": [ 192 ]
          }
        },
        "rxState_DFFE_Q_D_LUT3_F_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 193 ],
            "I0": [ 182 ],
            "I1": [ 178 ]
          }
        },
        "rxState_DFFE_Q_D_LUT3_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 194 ],
            "I0": [ 168 ],
            "I1": [ 167 ],
            "I2": [ 184 ]
          }
        },
        "rxState_DFFE_Q_D_LUT3_F_I0_LUT3_F_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 191 ],
            "I0": [ 77 ],
            "I1": [ 78 ],
            "I2": [ 79 ]
          }
        },
        "rxState_DFFE_Q_D_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 195 ],
            "I0": [ 180 ],
            "I1": [ 172 ],
            "I2": [ 164 ],
            "I3": [ 162 ]
          }
        },
        "rxState_DFFE_Q_D_LUT3_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 196 ],
            "I0": [ 183 ],
            "I1": [ 174 ],
            "I2": [ 170 ],
            "I3": [ 176 ]
          }
        },
        "rxState_DFFE_Q_D_LUT3_F_I0_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 197 ],
            "I0": [ 193 ],
            "I1": [ 196 ],
            "I2": [ 194 ],
            "I3": [ 195 ]
          }
        },
        "rxState_DFFE_Q_D_LUT3_F_I0_MUX2_LUT5_S0": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 198 ],
            "I1": [ 197 ],
            "O": [ 24 ],
            "S0": [ 191 ]
          }
        },
        "rxState_DFFE_Q_D_LUT3_F_I0_MUX2_LUT5_S0_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 198 ],
            "I0": [ 54 ]
          }
        },
        "rxState_DFFE_Q_D_LUT3_F_I1_LUT2_I1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 36 ],
            "I0": [ 19 ],
            "I1": [ 25 ]
          }
        },
        "rxState_DFFE_Q_D_LUT3_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 25 ],
            "I0": [ 77 ],
            "I1": [ 79 ],
            "I2": [ 78 ]
          }
        },
        "rxState_DFFE_Q_D_LUT3_F_I2_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 199 ],
            "I1": [ 200 ],
            "O": [ 192 ],
            "S0": [ 79 ]
          }
        },
        "rxState_DFFE_Q_D_LUT3_F_I2_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 199 ],
            "I0": [ 54 ]
          }
        },
        "rxState_DFFE_Q_D_LUT3_F_I2_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000001111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 200 ],
            "I0": [ 152 ],
            "I1": [ 154 ],
            "I2": [ 156 ],
            "I3": [ 77 ]
          }
        },
        "rxState_DFFE_Q_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 187 ],
            "I0": [ 67 ],
            "I1": [ 156 ],
            "I2": [ 154 ],
            "I3": [ 152 ]
          }
        },
        "rxState_LUT3_I0": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 19 ],
            "I0": [ 78 ],
            "I1": [ 77 ],
            "I2": [ 79 ]
          }
        },
        "txBitNumber_DFFRE_Q": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:136.1-192.4|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 201 ],
            "CLK": [ 18 ],
            "D": [ 202 ],
            "Q": [ 203 ],
            "RESET": [ 204 ]
          }
        },
        "txBitNumber_DFFRE_Q_1": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:136.1-192.4|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 201 ],
            "CLK": [ 18 ],
            "D": [ 205 ],
            "Q": [ 206 ],
            "RESET": [ 207 ]
          }
        },
        "txBitNumber_DFFRE_Q_1_RESET_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 207 ],
            "I0": [ 14 ],
            "I1": [ 95 ],
            "I2": [ 96 ],
            "I3": [ 97 ]
          }
        },
        "txBitNumber_DFFRE_Q_2": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:136.1-192.4|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 201 ],
            "CLK": [ 18 ],
            "D": [ 208 ],
            "Q": [ 209 ],
            "RESET": [ 210 ]
          }
        },
        "txBitNumber_DFFRE_Q_2_RESET_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 210 ],
            "I0": [ 14 ],
            "I1": [ 95 ],
            "I2": [ 96 ],
            "I3": [ 97 ]
          }
        },
        "txBitNumber_DFFRE_Q_CE_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 201 ],
            "I0": [ 97 ],
            "I1": [ 95 ],
            "I2": [ 96 ]
          }
        },
        "txBitNumber_DFFRE_Q_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:165.36-165.51|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 211 ],
            "COUT": [ 212 ],
            "I0": [ 54 ],
            "I1": [ 203 ],
            "I3": [ 128 ],
            "SUM": [ 202 ]
          }
        },
        "txBitNumber_DFFRE_Q_D_ALU_SUM_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:165.36-165.51|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 213 ],
            "COUT": [ 211 ],
            "I0": [ 54 ],
            "I1": [ 206 ],
            "I3": [ 128 ],
            "SUM": [ 205 ]
          }
        },
        "txBitNumber_DFFRE_Q_D_ALU_SUM_2": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:165.36-165.51|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 54 ],
            "COUT": [ 213 ],
            "I0": [ 128 ],
            "I1": [ 209 ],
            "I3": [ 128 ],
            "SUM": [ 208 ]
          }
        },
        "txBitNumber_DFFRE_Q_RESET_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 204 ],
            "I0": [ 14 ],
            "I1": [ 95 ],
            "I2": [ 96 ],
            "I3": [ 97 ]
          }
        },
        "txByteCounter_DFFRE_Q": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:136.1-192.4|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 214 ],
            "CLK": [ 18 ],
            "D": [ 215 ],
            "Q": [ 99 ],
            "RESET": [ 216 ]
          }
        },
        "txByteCounter_DFFRE_Q_1": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:136.1-192.4|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 214 ],
            "CLK": [ 18 ],
            "D": [ 217 ],
            "Q": [ 98 ],
            "RESET": [ 216 ]
          }
        },
        "txByteCounter_DFFRE_Q_2": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:136.1-192.4|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 214 ],
            "CLK": [ 18 ],
            "D": [ 218 ],
            "Q": [ 100 ],
            "RESET": [ 216 ]
          }
        },
        "txByteCounter_DFFRE_Q_3": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:136.1-192.4|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 214 ],
            "CLK": [ 18 ],
            "D": [ 219 ],
            "Q": [ 101 ],
            "RESET": [ 216 ]
          }
        },
        "txByteCounter_DFFRE_Q_CE_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011110100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 214 ],
            "I0": [ 220 ],
            "I1": [ 221 ],
            "I2": [ 216 ],
            "I3": [ 222 ]
          }
        },
        "txByteCounter_DFFRE_Q_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:177.38-177.55|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 223 ],
            "COUT": [ 224 ],
            "I0": [ 54 ],
            "I1": [ 99 ],
            "I3": [ 128 ],
            "SUM": [ 215 ]
          }
        },
        "txByteCounter_DFFRE_Q_D_ALU_SUM_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:177.38-177.55|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 225 ],
            "COUT": [ 223 ],
            "I0": [ 54 ],
            "I1": [ 98 ],
            "I3": [ 128 ],
            "SUM": [ 217 ]
          }
        },
        "txByteCounter_DFFRE_Q_D_ALU_SUM_2": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:177.38-177.55|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 226 ],
            "COUT": [ 225 ],
            "I0": [ 54 ],
            "I1": [ 100 ],
            "I3": [ 128 ],
            "SUM": [ 218 ]
          }
        },
        "txByteCounter_DFFRE_Q_D_ALU_SUM_3": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:177.38-177.55|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 54 ],
            "COUT": [ 226 ],
            "I0": [ 128 ],
            "I1": [ 101 ],
            "I3": [ 128 ],
            "SUM": [ 219 ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 216 ],
            "I0": [ 16 ],
            "I1": [ 12 ],
            "I2": [ 227 ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 227 ],
            "I0": [ 14 ],
            "I1": [ 15 ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 228 ],
            "I1": [ 229 ],
            "O": [ 230 ],
            "S0": [ 227 ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_1": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 231 ],
            "I1": [ 232 ],
            "O": [ 233 ],
            "S0": [ 227 ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 234 ],
            "I1": [ 235 ],
            "O": [ 231 ],
            "S0": [ 236 ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 237 ],
            "I1": [ 238 ],
            "O": [ 234 ],
            "S0": [ 239 ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 237 ],
            "I0": [ 54 ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 238 ],
            "I0": [ 54 ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 240 ],
            "I1": [ 241 ],
            "O": [ 235 ],
            "S0": [ 239 ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 240 ],
            "I0": [ 54 ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 241 ],
            "I0": [ 242 ],
            "I1": [ 243 ],
            "I2": [ 244 ],
            "I3": [ 245 ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 246 ],
            "I1": [ 247 ],
            "O": [ 232 ],
            "S0": [ 236 ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 248 ],
            "I1": [ 249 ],
            "O": [ 246 ],
            "S0": [ 239 ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 248 ],
            "I0": [ 54 ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 249 ],
            "I0": [ 54 ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 250 ],
            "I1": [ 251 ],
            "O": [ 247 ],
            "S0": [ 239 ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 250 ],
            "I0": [ 54 ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 251 ],
            "I0": [ 54 ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 252 ],
            "I1": [ 253 ],
            "O": [ 228 ],
            "S0": [ 236 ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 254 ],
            "I1": [ 255 ],
            "O": [ 252 ],
            "S0": [ 239 ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 254 ],
            "I0": [ 54 ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 255 ],
            "I0": [ 54 ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 256 ],
            "I1": [ 257 ],
            "O": [ 253 ],
            "S0": [ 239 ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 256 ],
            "I0": [ 54 ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 257 ],
            "I0": [ 54 ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 258 ],
            "I1": [ 259 ],
            "O": [ 229 ],
            "S0": [ 236 ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 260 ],
            "I1": [ 261 ],
            "O": [ 258 ],
            "S0": [ 239 ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 260 ],
            "I0": [ 54 ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 261 ],
            "I0": [ 54 ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 262 ],
            "I1": [ 263 ],
            "O": [ 259 ],
            "S0": [ 239 ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 262 ],
            "I0": [ 54 ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 263 ],
            "I0": [ 54 ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:172.14-172.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 233 ],
            "I1": [ 230 ],
            "O": [ 264 ],
            "S0": [ 16 ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 265 ],
            "I0": [ 264 ],
            "I1": [ 266 ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 267 ],
            "I0": [ 264 ],
            "I1": [ 268 ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_2": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 269 ],
            "I0": [ 264 ],
            "I1": [ 270 ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_3": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 271 ],
            "I0": [ 264 ],
            "I1": [ 272 ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_4": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 273 ],
            "I0": [ 264 ],
            "I1": [ 274 ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 275 ],
            "I0": [ 13 ],
            "I1": [ 276 ],
            "I2": [ 277 ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_F_LUT3_F_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 278 ],
            "I0": [ 13 ],
            "I1": [ 276 ],
            "I2": [ 279 ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_F_LUT3_F_10": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 280 ],
            "I0": [ 13 ],
            "I1": [ 276 ],
            "I2": [ 281 ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_F_LUT3_F_11": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 282 ],
            "I0": [ 13 ],
            "I1": [ 276 ],
            "I2": [ 283 ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_F_LUT3_F_12": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 284 ],
            "I0": [ 13 ],
            "I1": [ 276 ],
            "I2": [ 285 ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_F_LUT3_F_13": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 286 ],
            "I0": [ 13 ],
            "I1": [ 276 ],
            "I2": [ 287 ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_F_LUT3_F_14": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 288 ],
            "I0": [ 13 ],
            "I1": [ 276 ],
            "I2": [ 289 ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_F_LUT3_F_15": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 290 ],
            "I0": [ 13 ],
            "I1": [ 276 ],
            "I2": [ 291 ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_F_LUT3_F_16": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 292 ],
            "I0": [ 13 ],
            "I1": [ 276 ],
            "I2": [ 293 ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_F_LUT3_F_17": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 294 ],
            "I0": [ 13 ],
            "I1": [ 276 ],
            "I2": [ 295 ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_F_LUT3_F_18": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 296 ],
            "I0": [ 13 ],
            "I1": [ 276 ],
            "I2": [ 297 ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_F_LUT3_F_19": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 298 ],
            "I0": [ 13 ],
            "I1": [ 276 ],
            "I2": [ 299 ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_F_LUT3_F_2": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 300 ],
            "I0": [ 13 ],
            "I1": [ 276 ],
            "I2": [ 301 ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_F_LUT3_F_3": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 302 ],
            "I0": [ 13 ],
            "I1": [ 276 ],
            "I2": [ 303 ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_F_LUT3_F_4": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 304 ],
            "I0": [ 13 ],
            "I1": [ 276 ],
            "I2": [ 305 ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_F_LUT3_F_5": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 306 ],
            "I0": [ 13 ],
            "I1": [ 276 ],
            "I2": [ 307 ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_F_LUT3_F_6": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 308 ],
            "I0": [ 13 ],
            "I1": [ 276 ],
            "I2": [ 309 ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_F_LUT3_F_7": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 310 ],
            "I0": [ 13 ],
            "I1": [ 276 ],
            "I2": [ 311 ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_F_LUT3_F_8": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 312 ],
            "I0": [ 13 ],
            "I1": [ 276 ],
            "I2": [ 313 ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_F_LUT3_F_9": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 314 ],
            "I0": [ 13 ],
            "I1": [ 276 ],
            "I2": [ 315 ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:150.18-150.31|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 316 ],
            "COUT": [ 317 ],
            "I0": [ 54 ],
            "I1": [ 318 ],
            "I3": [ 128 ],
            "SUM": [ 266 ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_ALU_SUM_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:150.18-150.31|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 319 ],
            "COUT": [ 316 ],
            "I0": [ 54 ],
            "I1": [ 320 ],
            "I3": [ 128 ],
            "SUM": [ 268 ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_ALU_SUM_2": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:150.18-150.31|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 321 ],
            "COUT": [ 319 ],
            "I0": [ 54 ],
            "I1": [ 322 ],
            "I3": [ 128 ],
            "SUM": [ 270 ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_ALU_SUM_3": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:150.18-150.31|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 323 ],
            "COUT": [ 324 ],
            "I0": [ 54 ],
            "I1": [ 325 ],
            "I3": [ 128 ],
            "SUM": [ 272 ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_ALU_SUM_4": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:150.18-150.31|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 326 ],
            "COUT": [ 327 ],
            "I0": [ 54 ],
            "I1": [ 328 ],
            "I3": [ 128 ],
            "SUM": [ 274 ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_ALU_SUM_5": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:150.18-150.31|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 54 ],
            "COUT": [ 326 ],
            "I0": [ 128 ],
            "I1": [ 329 ],
            "I3": [ 128 ],
            "SUM": [ 299 ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:150.18-150.31|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 330 ],
            "COUT": [ 331 ],
            "I0": [ 54 ],
            "I1": [ 332 ],
            "I3": [ 128 ],
            "SUM": [ 291 ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:150.18-150.31|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 317 ],
            "COUT": [ 330 ],
            "I0": [ 54 ],
            "I1": [ 333 ],
            "I3": [ 128 ],
            "SUM": [ 293 ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_10": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:150.18-150.31|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 334 ],
            "COUT": [ 335 ],
            "I0": [ 54 ],
            "I1": [ 336 ],
            "I3": [ 128 ],
            "SUM": [ 309 ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_11": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:150.18-150.31|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 337 ],
            "COUT": [ 334 ],
            "I0": [ 54 ],
            "I1": [ 338 ],
            "I3": [ 128 ],
            "SUM": [ 311 ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_12": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:150.18-150.31|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 339 ],
            "COUT": [ 337 ],
            "I0": [ 54 ],
            "I1": [ 340 ],
            "I3": [ 128 ],
            "SUM": [ 313 ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_13": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:150.18-150.31|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 341 ],
            "COUT": [ 339 ],
            "I0": [ 54 ],
            "I1": [ 342 ],
            "I3": [ 128 ],
            "SUM": [ 315 ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_14": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:150.18-150.31|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 343 ],
            "COUT": [ 341 ],
            "I0": [ 54 ],
            "I1": [ 344 ],
            "I3": [ 128 ],
            "SUM": [ 281 ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_15": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:150.18-150.31|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 345 ],
            "COUT": [ 343 ],
            "I0": [ 54 ],
            "I1": [ 346 ],
            "I3": [ 128 ],
            "SUM": [ 283 ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_16": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:150.18-150.31|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 347 ],
            "COUT": [ 345 ],
            "I0": [ 54 ],
            "I1": [ 348 ],
            "I3": [ 128 ],
            "SUM": [ 285 ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_17": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:150.18-150.31|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 349 ],
            "COUT": [ 347 ],
            "I0": [ 54 ],
            "I1": [ 350 ],
            "I3": [ 128 ],
            "SUM": [ 287 ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_18": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:150.18-150.31|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 331 ],
            "COUT": [ 349 ],
            "I0": [ 54 ],
            "I1": [ 351 ],
            "I3": [ 128 ],
            "SUM": [ 289 ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_2": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:150.18-150.31|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 324 ],
            "COUT": [ 321 ],
            "I0": [ 54 ],
            "I1": [ 352 ],
            "I3": [ 128 ],
            "SUM": [ 295 ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_3": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:150.18-150.31|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 327 ],
            "COUT": [ 323 ],
            "I0": [ 54 ],
            "I1": [ 353 ],
            "I3": [ 128 ],
            "SUM": [ 297 ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_4": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:150.18-150.31|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 354 ],
            "COUT": [ 355 ],
            "I0": [ 54 ],
            "I1": [ 356 ],
            "I3": [ 128 ],
            "SUM": [ 277 ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_5": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:150.18-150.31|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 357 ],
            "COUT": [ 354 ],
            "I0": [ 54 ],
            "I1": [ 358 ],
            "I3": [ 128 ],
            "SUM": [ 279 ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_6": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:150.18-150.31|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 359 ],
            "COUT": [ 357 ],
            "I0": [ 54 ],
            "I1": [ 360 ],
            "I3": [ 128 ],
            "SUM": [ 301 ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_7": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:150.18-150.31|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 361 ],
            "COUT": [ 359 ],
            "I0": [ 54 ],
            "I1": [ 362 ],
            "I3": [ 128 ],
            "SUM": [ 303 ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_8": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:150.18-150.31|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 363 ],
            "COUT": [ 361 ],
            "I0": [ 54 ],
            "I1": [ 364 ],
            "I3": [ 128 ],
            "SUM": [ 305 ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_9": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:150.18-150.31|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 335 ],
            "COUT": [ 363 ],
            "I0": [ 54 ],
            "I1": [ 365 ],
            "I3": [ 128 ],
            "SUM": [ 307 ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_SUM_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:150.18-150.31|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 355 ],
            "COUT": [ 366 ],
            "I0": [ 54 ],
            "I1": [ 54 ],
            "I3": [ 128 ],
            "SUM": [ 367 ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 368 ],
            "I0": [ 299 ],
            "I1": [ 274 ],
            "I2": [ 272 ],
            "I3": [ 268 ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_MUX2_LUT5_S0": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 369 ],
            "I1": [ 368 ],
            "O": [ 370 ],
            "S0": [ 266 ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_MUX2_LUT5_S0_1": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 371 ],
            "I1": [ 372 ],
            "O": [ 373 ],
            "S0": [ 266 ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_MUX2_LUT5_S0_1_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 371 ],
            "I0": [ 54 ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_MUX2_LUT5_S0_1_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 372 ],
            "I0": [ 54 ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_MUX2_LUT5_S0_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 369 ],
            "I0": [ 54 ]
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_MUX2_LUT6_S0": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 373 ],
            "I1": [ 370 ],
            "O": [ 245 ],
            "S0": [ 270 ]
          }
        },
        "txCounter_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:136.1-192.4|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 374 ],
            "CLK": [ 18 ],
            "D": [ 275 ],
            "Q": [ 356 ]
          }
        },
        "txCounter_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:136.1-192.4|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 374 ],
            "CLK": [ 18 ],
            "D": [ 278 ],
            "Q": [ 358 ]
          }
        },
        "txCounter_DFFE_Q_10": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:136.1-192.4|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 374 ],
            "CLK": [ 18 ],
            "D": [ 280 ],
            "Q": [ 344 ]
          }
        },
        "txCounter_DFFE_Q_11": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:136.1-192.4|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 374 ],
            "CLK": [ 18 ],
            "D": [ 282 ],
            "Q": [ 346 ]
          }
        },
        "txCounter_DFFE_Q_12": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:136.1-192.4|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 374 ],
            "CLK": [ 18 ],
            "D": [ 284 ],
            "Q": [ 348 ]
          }
        },
        "txCounter_DFFE_Q_13": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:136.1-192.4|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 374 ],
            "CLK": [ 18 ],
            "D": [ 286 ],
            "Q": [ 350 ]
          }
        },
        "txCounter_DFFE_Q_14": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:136.1-192.4|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 374 ],
            "CLK": [ 18 ],
            "D": [ 288 ],
            "Q": [ 351 ]
          }
        },
        "txCounter_DFFE_Q_15": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:136.1-192.4|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 374 ],
            "CLK": [ 18 ],
            "D": [ 290 ],
            "Q": [ 332 ]
          }
        },
        "txCounter_DFFE_Q_16": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:136.1-192.4|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 374 ],
            "CLK": [ 18 ],
            "D": [ 292 ],
            "Q": [ 333 ]
          }
        },
        "txCounter_DFFE_Q_17": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:136.1-192.4|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 374 ],
            "CLK": [ 18 ],
            "D": [ 265 ],
            "Q": [ 318 ]
          }
        },
        "txCounter_DFFE_Q_18": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:136.1-192.4|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 374 ],
            "CLK": [ 18 ],
            "D": [ 267 ],
            "Q": [ 320 ]
          }
        },
        "txCounter_DFFE_Q_19": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:136.1-192.4|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 374 ],
            "CLK": [ 18 ],
            "D": [ 269 ],
            "Q": [ 322 ]
          }
        },
        "txCounter_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:136.1-192.4|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 374 ],
            "CLK": [ 18 ],
            "D": [ 300 ],
            "Q": [ 360 ]
          }
        },
        "txCounter_DFFE_Q_20": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:136.1-192.4|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 374 ],
            "CLK": [ 18 ],
            "D": [ 294 ],
            "Q": [ 352 ]
          }
        },
        "txCounter_DFFE_Q_21": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:136.1-192.4|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 374 ],
            "CLK": [ 18 ],
            "D": [ 271 ],
            "Q": [ 325 ]
          }
        },
        "txCounter_DFFE_Q_22": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:136.1-192.4|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 374 ],
            "CLK": [ 18 ],
            "D": [ 296 ],
            "Q": [ 353 ]
          }
        },
        "txCounter_DFFE_Q_23": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:136.1-192.4|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 374 ],
            "CLK": [ 18 ],
            "D": [ 273 ],
            "Q": [ 328 ]
          }
        },
        "txCounter_DFFE_Q_24": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:136.1-192.4|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 374 ],
            "CLK": [ 18 ],
            "D": [ 298 ],
            "Q": [ 329 ]
          }
        },
        "txCounter_DFFE_Q_3": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:136.1-192.4|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 374 ],
            "CLK": [ 18 ],
            "D": [ 302 ],
            "Q": [ 362 ]
          }
        },
        "txCounter_DFFE_Q_4": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:136.1-192.4|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 374 ],
            "CLK": [ 18 ],
            "D": [ 304 ],
            "Q": [ 364 ]
          }
        },
        "txCounter_DFFE_Q_5": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:136.1-192.4|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 374 ],
            "CLK": [ 18 ],
            "D": [ 306 ],
            "Q": [ 365 ]
          }
        },
        "txCounter_DFFE_Q_6": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:136.1-192.4|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 374 ],
            "CLK": [ 18 ],
            "D": [ 308 ],
            "Q": [ 336 ]
          }
        },
        "txCounter_DFFE_Q_7": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:136.1-192.4|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 374 ],
            "CLK": [ 18 ],
            "D": [ 310 ],
            "Q": [ 338 ]
          }
        },
        "txCounter_DFFE_Q_8": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:136.1-192.4|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 374 ],
            "CLK": [ 18 ],
            "D": [ 312 ],
            "Q": [ 340 ]
          }
        },
        "txCounter_DFFE_Q_9": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:136.1-192.4|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 374 ],
            "CLK": [ 18 ],
            "D": [ 314 ],
            "Q": [ 342 ]
          }
        },
        "txPinRegister_DFFSE_Q": {
          "hide_name": 0,
          "type": "DFFSE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:136.1-192.4|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:67.8-67.66"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "SET": "input"
          },
          "connections": {
            "CE": [ 375 ],
            "CLK": [ 18 ],
            "D": [ 376 ],
            "Q": [ 377 ],
            "SET": [ 54 ]
          }
        },
        "txPinRegister_DFFSE_Q_CE_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 375 ],
            "I0": [ 216 ],
            "I1": [ 16 ]
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 376 ],
            "I0": [ 378 ],
            "I1": [ 379 ],
            "I2": [ 14 ],
            "I3": [ 380 ]
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 378 ],
            "I0": [ 381 ],
            "I1": [ 203 ],
            "I2": [ 382 ]
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I0_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 382 ],
            "I0": [ 90 ],
            "I1": [ 88 ],
            "I2": [ 209 ],
            "I3": [ 206 ]
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I0_LUT3_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 381 ],
            "I0": [ 94 ],
            "I1": [ 92 ],
            "I2": [ 206 ],
            "I3": [ 209 ]
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 383 ],
            "I1": [ 384 ],
            "O": [ 379 ],
            "S0": [ 203 ]
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 383 ],
            "I0": [ 54 ]
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1101110100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 384 ],
            "I0": [ 82 ],
            "I1": [ 209 ],
            "I2": [ 385 ],
            "I3": [ 206 ]
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I1_LUT4_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 385 ],
            "I0": [ 86 ],
            "I1": [ 84 ],
            "I2": [ 209 ]
          }
        },
        "txState_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:136.1-192.4|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 386 ],
            "CLK": [ 18 ],
            "D": [ 387 ],
            "Q": [ 16 ]
          }
        },
        "txState_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:136.1-192.4|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 386 ],
            "CLK": [ 18 ],
            "D": [ 380 ],
            "Q": [ 14 ]
          }
        },
        "txState_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:136.1-192.4|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 386 ],
            "CLK": [ 18 ],
            "D": [ 388 ],
            "Q": [ 15 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 389 ],
            "I1": [ 390 ],
            "O": [ 386 ],
            "S0": [ 391 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 389 ],
            "I0": [ 222 ],
            "I1": [ 392 ],
            "I2": [ 393 ],
            "I3": [ 394 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 390 ],
            "I0": [ 54 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_LUT3_I1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10110001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 374 ],
            "I0": [ 13 ],
            "I1": [ 391 ],
            "I2": [ 392 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111110000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 391 ],
            "I0": [ 12 ],
            "I1": [ 14 ],
            "I2": [ 15 ],
            "I3": [ 16 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 395 ],
            "I1": [ 396 ],
            "O": [ 392 ],
            "S0": [ 16 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT7_O_1": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 397 ],
            "I1": [ 398 ],
            "O": [ 222 ],
            "S0": [ 221 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT7_O_1_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 399 ],
            "I1": [ 400 ],
            "O": [ 397 ],
            "S0": [ 242 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 401 ],
            "I1": [ 402 ],
            "O": [ 399 ],
            "S0": [ 236 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 401 ],
            "I0": [ 54 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 402 ],
            "I0": [ 54 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 403 ],
            "I1": [ 404 ],
            "O": [ 400 ],
            "S0": [ 236 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 403 ],
            "I0": [ 54 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 404 ],
            "I0": [ 54 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT7_O_1_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 405 ],
            "I1": [ 406 ],
            "O": [ 398 ],
            "S0": [ 242 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 407 ],
            "I1": [ 408 ],
            "O": [ 405 ],
            "S0": [ 236 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 407 ],
            "I0": [ 54 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 408 ],
            "I0": [ 54 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 409 ],
            "I1": [ 410 ],
            "O": [ 406 ],
            "S0": [ 236 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 409 ],
            "I0": [ 54 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 410 ],
            "I0": [ 243 ],
            "I1": [ 244 ],
            "I2": [ 245 ],
            "I3": [ 239 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 411 ],
            "I1": [ 412 ],
            "O": [ 395 ],
            "S0": [ 413 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 414 ],
            "I1": [ 415 ],
            "O": [ 411 ],
            "S0": [ 416 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 414 ],
            "I0": [ 54 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 415 ],
            "I0": [ 54 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 417 ],
            "I1": [ 418 ],
            "O": [ 412 ],
            "S0": [ 416 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 417 ],
            "I0": [ 54 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 418 ],
            "I0": [ 54 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 419 ],
            "I1": [ 420 ],
            "O": [ 396 ],
            "S0": [ 413 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 421 ],
            "I1": [ 422 ],
            "O": [ 419 ],
            "S0": [ 416 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 421 ],
            "I0": [ 54 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 422 ],
            "I0": [ 54 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 423 ],
            "I1": [ 424 ],
            "O": [ 420 ],
            "S0": [ 416 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 423 ],
            "I0": [ 54 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 424 ],
            "I0": [ 425 ],
            "I1": [ 426 ],
            "I2": [ 427 ],
            "I3": [ 428 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:172.14-172.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 429 ],
            "I1": [ 430 ],
            "O": [ 394 ],
            "S0": [ 276 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_1": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:172.14-172.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 431 ],
            "I1": [ 432 ],
            "O": [ 393 ],
            "S0": [ 413 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 433 ],
            "I1": [ 434 ],
            "O": [ 431 ],
            "S0": [ 13 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 435 ],
            "I1": [ 436 ],
            "O": [ 433 ],
            "S0": [ 416 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 437 ],
            "I1": [ 438 ],
            "O": [ 435 ],
            "S0": [ 428 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 437 ],
            "I0": [ 54 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 438 ],
            "I0": [ 54 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 439 ],
            "I1": [ 440 ],
            "O": [ 436 ],
            "S0": [ 428 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 439 ],
            "I0": [ 54 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 440 ],
            "I0": [ 54 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 441 ],
            "I1": [ 442 ],
            "O": [ 434 ],
            "S0": [ 416 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 443 ],
            "I1": [ 444 ],
            "O": [ 441 ],
            "S0": [ 428 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 443 ],
            "I0": [ 54 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 444 ],
            "I0": [ 54 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 445 ],
            "I1": [ 446 ],
            "O": [ 442 ],
            "S0": [ 428 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 445 ],
            "I0": [ 54 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 446 ],
            "I0": [ 54 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 447 ],
            "I1": [ 448 ],
            "O": [ 432 ],
            "S0": [ 13 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 449 ],
            "I1": [ 450 ],
            "O": [ 447 ],
            "S0": [ 416 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 451 ],
            "I1": [ 452 ],
            "O": [ 449 ],
            "S0": [ 428 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 451 ],
            "I0": [ 54 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 452 ],
            "I0": [ 54 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 453 ],
            "I1": [ 454 ],
            "O": [ 450 ],
            "S0": [ 428 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 453 ],
            "I0": [ 54 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 454 ],
            "I0": [ 54 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 455 ],
            "I1": [ 456 ],
            "O": [ 448 ],
            "S0": [ 416 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 457 ],
            "I1": [ 458 ],
            "O": [ 455 ],
            "S0": [ 428 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 457 ],
            "I0": [ 54 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 458 ],
            "I0": [ 54 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 459 ],
            "I1": [ 460 ],
            "O": [ 456 ],
            "S0": [ 428 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 459 ],
            "I0": [ 54 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 460 ],
            "I0": [ 12 ],
            "I1": [ 425 ],
            "I2": [ 426 ],
            "I3": [ 427 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_S0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 413 ],
            "I0": [ 360 ],
            "I1": [ 358 ],
            "I2": [ 356 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_S0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 416 ],
            "I0": [ 320 ],
            "I1": [ 318 ],
            "I2": [ 333 ],
            "I3": [ 332 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_S0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 428 ],
            "I0": [ 351 ],
            "I1": [ 350 ],
            "I2": [ 348 ],
            "I3": [ 346 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_S0_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 426 ],
            "I0": [ 344 ],
            "I1": [ 342 ],
            "I2": [ 340 ],
            "I3": [ 338 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_S0_LUT4_F_3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 425 ],
            "I0": [ 336 ],
            "I1": [ 365 ],
            "I2": [ 364 ],
            "I3": [ 362 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_S0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 461 ],
            "I1": [ 462 ],
            "O": [ 427 ],
            "S0": [ 322 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 463 ],
            "I1": [ 464 ],
            "O": [ 461 ],
            "S0": [ 352 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 463 ],
            "I0": [ 54 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 464 ],
            "I0": [ 54 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 465 ],
            "I1": [ 466 ],
            "O": [ 462 ],
            "S0": [ 352 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 465 ],
            "I0": [ 54 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 466 ],
            "I0": [ 328 ],
            "I1": [ 329 ],
            "I2": [ 353 ],
            "I3": [ 325 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 467 ],
            "I1": [ 468 ],
            "O": [ 429 ],
            "S0": [ 469 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 470 ],
            "I1": [ 471 ],
            "O": [ 467 ],
            "S0": [ 243 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 472 ],
            "I1": [ 473 ],
            "O": [ 470 ],
            "S0": [ 242 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 472 ],
            "I0": [ 54 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 473 ],
            "I0": [ 54 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 474 ],
            "I1": [ 475 ],
            "O": [ 471 ],
            "S0": [ 242 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 474 ],
            "I0": [ 54 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 475 ],
            "I0": [ 54 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 476 ],
            "I1": [ 477 ],
            "O": [ 468 ],
            "S0": [ 243 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 478 ],
            "I1": [ 479 ],
            "O": [ 476 ],
            "S0": [ 242 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 478 ],
            "I0": [ 54 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 479 ],
            "I0": [ 54 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 480 ],
            "I1": [ 481 ],
            "O": [ 477 ],
            "S0": [ 242 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 480 ],
            "I0": [ 54 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 481 ],
            "I0": [ 54 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 482 ],
            "I1": [ 483 ],
            "O": [ 430 ],
            "S0": [ 469 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 484 ],
            "I1": [ 485 ],
            "O": [ 482 ],
            "S0": [ 243 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 486 ],
            "I1": [ 487 ],
            "O": [ 484 ],
            "S0": [ 242 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 486 ],
            "I0": [ 54 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 487 ],
            "I0": [ 54 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 488 ],
            "I1": [ 489 ],
            "O": [ 485 ],
            "S0": [ 242 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 488 ],
            "I0": [ 54 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 489 ],
            "I0": [ 244 ],
            "I1": [ 245 ],
            "I2": [ 239 ],
            "I3": [ 236 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 490 ],
            "I1": [ 491 ],
            "O": [ 483 ],
            "S0": [ 243 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 492 ],
            "I1": [ 493 ],
            "O": [ 490 ],
            "S0": [ 242 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 492 ],
            "I0": [ 54 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 493 ],
            "I0": [ 54 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 494 ],
            "I1": [ 495 ],
            "O": [ 491 ],
            "S0": [ 242 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 494 ],
            "I0": [ 54 ]
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 495 ],
            "I0": [ 54 ]
          }
        },
        "txState_DFFE_Q_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 387 ],
            "I0": [ 221 ],
            "I1": [ 220 ]
          }
        },
        "txState_DFFE_Q_D_LUT2_F_1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 380 ],
            "I0": [ 469 ],
            "I1": [ 276 ]
          }
        },
        "txState_DFFE_Q_D_LUT2_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 496 ],
            "I0": [ 209 ],
            "I1": [ 206 ],
            "I2": [ 203 ]
          }
        },
        "txState_DFFE_Q_D_LUT2_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 220 ],
            "I0": [ 98 ],
            "I1": [ 99 ],
            "I2": [ 100 ],
            "I3": [ 101 ]
          }
        },
        "txState_DFFE_Q_D_LUT2_F_I1_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 96 ],
            "I0": [ 496 ],
            "I1": [ 16 ],
            "I2": [ 15 ],
            "I3": [ 14 ]
          }
        },
        "txState_DFFE_Q_D_LUT2_F_I1_LUT4_I0_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 95 ],
            "I0": [ 245 ],
            "I1": [ 239 ],
            "I2": [ 236 ]
          }
        },
        "txState_DFFE_Q_D_LUT2_F_I1_LUT4_I0_F_LUT3_F_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 97 ],
            "I0": [ 242 ],
            "I1": [ 243 ],
            "I2": [ 244 ]
          }
        },
        "txState_DFFE_Q_D_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 497 ],
            "I1": [ 498 ],
            "O": [ 388 ],
            "S0": [ 15 ]
          }
        },
        "txState_DFFE_Q_D_MUX2_LUT5_O_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 497 ],
            "I0": [ 496 ],
            "I1": [ 14 ],
            "I2": [ 16 ]
          }
        },
        "txState_DFFE_Q_D_MUX2_LUT5_O_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11110100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 498 ],
            "I0": [ 220 ],
            "I1": [ 14 ],
            "I2": [ 16 ]
          }
        },
        "txState_LUT2_I0": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 469 ],
            "I0": [ 14 ],
            "I1": [ 15 ]
          }
        },
        "txState_LUT3_I0": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 276 ],
            "I0": [ 15 ],
            "I1": [ 14 ],
            "I2": [ 16 ]
          }
        },
        "txState_LUT3_I0_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 221 ],
            "I0": [ 16 ],
            "I1": [ 14 ],
            "I2": [ 15 ]
          }
        },
        "txState_LUT3_I0_1_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 236 ],
            "I0": [ 297 ],
            "I1": [ 295 ],
            "I2": [ 293 ],
            "I3": [ 291 ]
          }
        },
        "txState_LUT3_I0_1_F_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 239 ],
            "I0": [ 289 ],
            "I1": [ 287 ],
            "I2": [ 285 ],
            "I3": [ 283 ]
          }
        },
        "txState_LUT3_I0_1_F_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 244 ],
            "I0": [ 281 ],
            "I1": [ 315 ],
            "I2": [ 313 ],
            "I3": [ 311 ]
          }
        },
        "txState_LUT3_I0_1_F_LUT4_F_3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 243 ],
            "I0": [ 309 ],
            "I1": [ 307 ],
            "I2": [ 305 ],
            "I3": [ 303 ]
          }
        },
        "txState_LUT3_I0_1_F_LUT4_F_4": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 242 ],
            "I0": [ 301 ],
            "I1": [ 279 ],
            "I2": [ 277 ],
            "I3": [ 367 ]
          }
        },
        "uart_rx_IBUF_I": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
          },
          "attributes": {
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I": "input",
            "O": "output"
          },
          "connections": {
            "I": [ 3 ],
            "O": [ 68 ]
          }
        },
        "uart_rx_IBUF_I_O_LUT4_I1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111110101011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 185 ],
            "I0": [ 79 ],
            "I1": [ 68 ],
            "I2": [ 77 ],
            "I3": [ 78 ]
          }
        },
        "uart_rx_IBUF_I_O_LUT4_I1_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 21 ],
            "I0": [ 77 ],
            "I1": [ 68 ],
            "I2": [ 78 ],
            "I3": [ 79 ]
          }
        },
        "uart_rx_IBUF_I_O_LUT4_I1_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 190 ],
            "I0": [ 55 ],
            "I1": [ 56 ],
            "I2": [ 57 ],
            "I3": [ 58 ]
          }
        },
        "uart_tx_OBUF_O": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
          },
          "attributes": {
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I": "input",
            "O": "output"
          },
          "connections": {
            "I": [ 377 ],
            "O": [ 4 ]
          }
        }
      },
      "netnames": {
        "btn1": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:12.11-12.15"
          }
        },
        "btn1_IBUF_I_O": {
          "hide_name": 0,
          "bits": [ 12, 425, 426, 427, 428, 416, 13, 413 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "byteReady": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:21.5-21.14"
          }
        },
        "byteReady_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
          }
        },
        "byteReady_DFFE_Q_CE_LUT3_F_I2": {
          "hide_name": 0,
          "bits": [ 24, 25, 22, 26 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "byteReady_DFFE_Q_CE_LUT3_F_I2_LUT4_I2_F": {
          "hide_name": 0,
          "bits": [ 50, 33, 48, 31, 46, 29, 27, 23, 44, 42, 40, 38, 35 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:0.0-0.0|/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:32.5-71.12|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/techmap.v:575.21-575.22"
          }
        },
        "byteReady_DFFE_Q_CE_LUT3_F_I2_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 52 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "byteReady_DFFE_Q_CE_LUT3_F_I2_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 53 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "byteReady_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 55, 56, 57, 58, 19 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "byteReady_DFFE_Q_D_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 51, 34, 49, 32, 47, 30, 28, 26, 45, 43, 41, 39, 37, 59 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:46.30-46.43|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29"
          }
        },
        "byteReady_MUX2_LUT5_S0_I0": {
          "hide_name": 0,
          "bits": [ 60 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "byteReady_MUX2_LUT5_S0_I1": {
          "hide_name": 0,
          "bits": [ 61 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:8.11-8.14"
          }
        },
        "clk_IBUF_I_O": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
          }
        },
        "dataIn": {
          "hide_name": 0,
          "bits": [ 76, 75, 74, 73, 72, 71, 70, 69 ],
          "attributes": {
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:19.11-19.17"
          }
        },
        "dataIn_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 67, 156, 154, 152 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "dataOut": {
          "hide_name": 0,
          "bits": [ 94, 92, 90, 88, 86, 84, 82, 54 ],
          "attributes": {
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:105.11-105.18"
          }
        },
        "dataOut_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 80 ],
          "attributes": {
          }
        },
        "dataOut_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 93, 91, 89, 87, 85, 83, 81 ],
          "attributes": {
          }
        },
        "led": {
          "hide_name": 0,
          "bits": [ 5, 6, 7, 8, 9, 10 ],
          "attributes": {
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:11.22-11.25"
          }
        },
        "led_OBUF_O_I": {
          "hide_name": 0,
          "bits": [ 107, 106, 105, 104, 103, 102 ],
          "attributes": {
          }
        },
        "led_OBUF_O_I_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 112, 112, 111, 110, 109, 108 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:0.0-0.0|/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:91.5-100.12|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/techmap.v:575.21-575.22"
          }
        },
        "led_counter": {
          "hide_name": 0,
          "bits": [ 115, 114, 113 ],
          "attributes": {
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:29.11-29.22"
          }
        },
        "led_counter_DFFE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 117 ],
          "attributes": {
          }
        },
        "led_counter_DFFE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 120 ],
          "attributes": {
          }
        },
        "led_counter_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 62 ],
          "attributes": {
          }
        },
        "led_counter_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 116 ],
          "attributes": {
          }
        },
        "led_counter_DFFE_Q_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 121, 118, 123 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:83.32-83.47|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29"
          }
        },
        "led_counter_DFFE_Q_D_LUT3_F_I0_ALU_SUM_2_COUT": {
          "hide_name": 0,
          "bits": [ 128, 127, 125 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:83.32-83.47|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:52.24-52.25"
          }
        },
        "led_counter_DFFE_Q_D_LUT3_F_I0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 127, 125, 126 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:83.32-83.47|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "unused_bits": "2"
          }
        },
        "led_counter_DFFE_Q_D_LUT3_F_I1": {
          "hide_name": 0,
          "bits": [ 122, 119, 124 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:79.32-79.47|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29"
          }
        },
        "led_counter_DFFE_Q_D_LUT3_F_I1_ALU_SUM_2_COUT": {
          "hide_name": 0,
          "bits": [ 54, 131, 129 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:79.32-79.47|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:52.24-52.25"
          }
        },
        "led_counter_DFFE_Q_D_LUT3_F_I1_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 131, 129, 130 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:79.32-79.47|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "unused_bits": "2"
          }
        },
        "led_counter_DFFE_Q_D_LUT3_F_I2": {
          "hide_name": 0,
          "bits": [ 63, 64, 65, 66, 20 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "led_counter_DFFE_Q_D_LUT3_F_I2_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 136, 135, 133 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:82.17-82.32|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "unused_bits": "0 1 2"
          }
        },
        "led_counter_DFFE_Q_D_LUT3_F_I2_ALU_COUT_SUM_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 128, 134, 132 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:82.17-82.32|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:52.24-52.25"
          }
        },
        "led_counter_DFFE_Q_D_LUT3_F_I2_LUT3_F_I2": {
          "hide_name": 0,
          "bits": [ 140, 138, 137 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:78.17-78.32|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:38.25-38.27"
          }
        },
        "led_counter_DFFE_Q_D_LUT3_F_I2_LUT3_F_I2_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 142, 141, 139 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:78.17-78.32|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "unused_bits": "0 1 2"
          }
        },
        "led_counter_DFFE_Q_D_LUT3_F_I2_LUT3_F_I2_ALU_COUT_SUM_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 128, 140, 138 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:78.17-78.32|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:52.24-52.25"
          }
        },
        "led_counter_DFFE_Q_D_LUT3_F_I2_LUT3_F_I2_ALU_COUT_SUM_ALU_SUM_COUT_ALU_I3_COUT": {
          "hide_name": 0,
          "bits": [ 169, 181, 179, 177, 175, 173, 171, 163, 160, 161, 165, 166, 143, 144 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:46.30-46.43|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "unused_bits": "13"
          }
        },
        "led_counter_DFFE_Q_D_LUT3_F_I2_MUX2_LUT5_O_1_I0": {
          "hide_name": 0,
          "bits": [ 147 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "led_counter_DFFE_Q_D_LUT3_F_I2_MUX2_LUT5_O_1_I1": {
          "hide_name": 0,
          "bits": [ 148 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "led_counter_DFFE_Q_D_LUT3_F_I2_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 145 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "led_counter_DFFE_Q_D_LUT3_F_I2_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 146 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "led_counter_DFFE_Q_D_LUT3_F_I2_MUX2_LUT5_O_I1_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 74, 75, 76, 149, 73 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "rxBitNumber": {
          "hide_name": 0,
          "bits": [ 156, 154, 152 ],
          "attributes": {
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:20.11-20.22"
          }
        },
        "rxBitNumber_DFFRE_Q_CE": {
          "hide_name": 0,
          "bits": [ 150 ],
          "attributes": {
          }
        },
        "rxBitNumber_DFFRE_Q_D": {
          "hide_name": 0,
          "bits": [ 155, 153, 151 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:57.28-57.43|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29"
          }
        },
        "rxBitNumber_DFFRE_Q_D_ALU_SUM_2_COUT": {
          "hide_name": 0,
          "bits": [ 54, 159, 157 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:57.28-57.43|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:52.24-52.25"
          }
        },
        "rxBitNumber_DFFRE_Q_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 159, 157, 158 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:57.28-57.43|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "unused_bits": "2"
          }
        },
        "rxCounter": {
          "hide_name": 0,
          "bits": [ 170, 183, 182, 180, 178, 176, 174, 172, 164, 162, 168, 167, 184 ],
          "attributes": {
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:18.12-18.21"
          }
        },
        "rxCounter_ALU_I1_COUT": {
          "hide_name": 0,
          "bits": [ 54, 169, 181, 179, 177, 175, 173, 171, 163, 160, 161, 165, 166, 143 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:46.30-46.43|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:52.24-52.25"
          }
        },
        "rxState": {
          "hide_name": 0,
          "bits": [ 79, 78, 77, 54 ],
          "attributes": {
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:17.11-17.18"
          }
        },
        "rxState_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 186 ],
          "attributes": {
          }
        },
        "rxState_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 189, 188, 187 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:0.0-0.0|/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:32.5-71.12|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/techmap.v:575.21-575.22"
          }
        },
        "rxState_DFFE_Q_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 193, 196, 194, 195, 191 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "rxState_DFFE_Q_D_LUT3_F_I0_LUT4_I0_F": {
          "hide_name": 0,
          "bits": [ 197 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "rxState_DFFE_Q_D_LUT3_F_I0_MUX2_LUT5_S0_I0": {
          "hide_name": 0,
          "bits": [ 198 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rxState_DFFE_Q_D_LUT3_F_I1": {
          "hide_name": 0,
          "bits": [ 19, 25 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "rxState_DFFE_Q_D_LUT3_F_I1_LUT2_I1_F": {
          "hide_name": 0,
          "bits": [ 36, 24, 37 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "rxState_DFFE_Q_D_LUT3_F_I2": {
          "hide_name": 0,
          "bits": [ 79, 78, 192 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "rxState_DFFE_Q_D_LUT3_F_I2_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 199 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "rxState_DFFE_Q_D_LUT3_F_I2_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 200 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "txBitNumber": {
          "hide_name": 0,
          "bits": [ 209, 206, 203 ],
          "attributes": {
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:107.11-107.22"
          }
        },
        "txBitNumber_DFFRE_Q_1_RESET": {
          "hide_name": 0,
          "bits": [ 207 ],
          "attributes": {
          }
        },
        "txBitNumber_DFFRE_Q_2_RESET": {
          "hide_name": 0,
          "bits": [ 210 ],
          "attributes": {
          }
        },
        "txBitNumber_DFFRE_Q_CE": {
          "hide_name": 0,
          "bits": [ 201 ],
          "attributes": {
          }
        },
        "txBitNumber_DFFRE_Q_D": {
          "hide_name": 0,
          "bits": [ 208, 205, 202 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:165.36-165.51|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29"
          }
        },
        "txBitNumber_DFFRE_Q_D_ALU_SUM_2_COUT": {
          "hide_name": 0,
          "bits": [ 54, 213, 211 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:165.36-165.51|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:52.24-52.25"
          }
        },
        "txBitNumber_DFFRE_Q_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 213, 211, 212 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:165.36-165.51|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "unused_bits": "2"
          }
        },
        "txBitNumber_DFFRE_Q_RESET": {
          "hide_name": 0,
          "bits": [ 204 ],
          "attributes": {
          }
        },
        "txByteCounter": {
          "hide_name": 0,
          "bits": [ 101, 100, 98, 99 ],
          "attributes": {
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:108.11-108.24"
          }
        },
        "txByteCounter_DFFRE_Q_CE": {
          "hide_name": 0,
          "bits": [ 214 ],
          "attributes": {
          }
        },
        "txByteCounter_DFFRE_Q_D": {
          "hide_name": 0,
          "bits": [ 219, 218, 217, 215 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:177.38-177.55|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29"
          }
        },
        "txByteCounter_DFFRE_Q_D_ALU_SUM_3_COUT": {
          "hide_name": 0,
          "bits": [ 54, 226, 225, 223 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:177.38-177.55|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:52.24-52.25"
          }
        },
        "txByteCounter_DFFRE_Q_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 226, 225, 223, 224 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:177.38-177.55|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "unused_bits": "3"
          }
        },
        "txByteCounter_DFFRE_Q_RESET": {
          "hide_name": 0,
          "bits": [ 220, 221, 216, 222 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2": {
          "hide_name": 0,
          "bits": [ 242, 243, 244, 245, 239, 236, 227, 16 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_1_I0": {
          "hide_name": 0,
          "bits": [ 231 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 234 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 237 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 238 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 235 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 240 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 241 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_1_I1": {
          "hide_name": 0,
          "bits": [ 232 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 246 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 248 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 249 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 247 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 250 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 251 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_1_O": {
          "hide_name": 0,
          "bits": [ 233 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_I0": {
          "hide_name": 0,
          "bits": [ 228 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 252 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 254 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 255 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 253 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 256 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 257 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_I1": {
          "hide_name": 0,
          "bits": [ 229 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 258 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 260 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 261 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 259 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 262 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 263 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O": {
          "hide_name": 0,
          "bits": [ 230 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O": {
          "hide_name": 0,
          "bits": [ 264, 266 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_F": {
          "hide_name": 0,
          "bits": [ 298, 273, 296, 271, 294, 269, 267, 265, 292, 290, 288, 286, 284, 282, 280, 314, 312, 310, 308, 306, 304, 302, 300, 278, 275 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:0.0-0.0|/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:137.5-191.12|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/techmap.v:575.21-575.22"
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1": {
          "hide_name": 0,
          "bits": [ 299, 274, 272, 268, 266, 270 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 54, 326, 327, 323, 324, 321, 319, 316, 317, 330, 331, 349, 347, 345, 343, 341, 339, 337, 334, 335, 363, 361, 359, 357, 354, 355 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:150.18-150.31|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:52.24-52.25"
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 299, 274, 297, 272, 295, 270, 268, 266, 293, 291, 289, 287, 285, 283, 281, 315, 313, 311, 309, 307, 305, 303, 301, 279, 277, 367 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:150.18-150.31|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29"
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_SUM_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 326, 327, 323, 324, 321, 319, 316, 317, 330, 331, 349, 347, 345, 343, 341, 339, 337, 334, 335, 363, 361, 359, 357, 354, 355, 366 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:150.18-150.31|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "unused_bits": "25"
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_LUT4_I0_F": {
          "hide_name": 0,
          "bits": [ 368 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_MUX2_LUT5_S0_1_I0": {
          "hide_name": 0,
          "bits": [ 371 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_MUX2_LUT5_S0_1_I1": {
          "hide_name": 0,
          "bits": [ 372 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_MUX2_LUT5_S0_1_O": {
          "hide_name": 0,
          "bits": [ 373 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_MUX2_LUT5_S0_I0": {
          "hide_name": 0,
          "bits": [ 369 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "txByteCounter_DFFRE_Q_RESET_LUT3_F_I2_MUX2_LUT7_S0_O_MUX2_LUT8_I1_O_LUT2_I0_I1_MUX2_LUT5_S0_O": {
          "hide_name": 0,
          "bits": [ 370 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "txCounter": {
          "hide_name": 0,
          "bits": [ 329, 328, 353, 325, 352, 322, 320, 318, 333, 332, 351, 350, 348, 346, 344, 342, 340, 338, 336, 365, 364, 362, 360, 358, 356 ],
          "attributes": {
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:104.12-104.21"
          }
        },
        "txCounter_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 374 ],
          "attributes": {
          }
        },
        "txPinRegister": {
          "hide_name": 0,
          "bits": [ 377 ],
          "attributes": {
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:106.5-106.18"
          }
        },
        "txPinRegister_DFFSE_Q_CE": {
          "hide_name": 0,
          "bits": [ 375 ],
          "attributes": {
          }
        },
        "txPinRegister_DFFSE_Q_D": {
          "hide_name": 0,
          "bits": [ 376 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:0.0-0.0|/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:137.5-191.12|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/techmap.v:575.21-575.22"
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 378, 379, 14, 380 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I0_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 381, 203, 382 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 383 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 384 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "txPinRegister_DFFSE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I1_LUT4_F_I2": {
          "hide_name": 0,
          "bits": [ 82, 209, 385, 206, 203 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "txState": {
          "hide_name": 0,
          "bits": [ 15, 14, 16, 54 ],
          "attributes": {
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:103.11-103.18"
          }
        },
        "txState_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 386 ],
          "attributes": {
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 389 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 390 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0": {
          "hide_name": 0,
          "bits": [ 222, 392, 393, 394, 391 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT7_O_1_I0": {
          "hide_name": 0,
          "bits": [ 397 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 399 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 401 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 402 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 400 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 403 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 404 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT7_O_1_I1": {
          "hide_name": 0,
          "bits": [ 398 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 405 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 407 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 408 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 406 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 409 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 410 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 395 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 411 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 414 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 415 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 412 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 417 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 418 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 396 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 419 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 421 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 422 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 420 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 423 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 424 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_I0": {
          "hide_name": 0,
          "bits": [ 431 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 433 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 435 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 437 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 438 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 436 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 439 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 440 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 434 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 441 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 443 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 444 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 442 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 445 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 446 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_I1": {
          "hide_name": 0,
          "bits": [ 432 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 447 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 449 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 451 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 452 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 450 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 453 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 454 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 448 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 455 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 457 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 458 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 456 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 459 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 460 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_S0": {
          "hide_name": 0,
          "bits": [ 425, 426, 427, 428, 416, 413, 16 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_S0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 461 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 463 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 464 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_S0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 462 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 465 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_1_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 466 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0": {
          "hide_name": 0,
          "bits": [ 429 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 467 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 470 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 472 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 473 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 471 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 474 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 475 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 468 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 476 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 478 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 479 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 477 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 480 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 481 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1": {
          "hide_name": 0,
          "bits": [ 430 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 482 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 484 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 486 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 487 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 485 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 488 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 489 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 483 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 490 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 492 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 493 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 491 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 494 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "txState_DFFE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 495 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "txState_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 388, 380, 387 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:0.0-0.0|/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:137.5-191.12|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/techmap.v:575.21-575.22"
          }
        },
        "txState_DFFE_Q_D_LUT2_F_1_I0": {
          "hide_name": 0,
          "bits": [ 244, 245, 239, 236, 242, 243, 469, 276 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "txState_DFFE_Q_D_LUT2_F_I1": {
          "hide_name": 0,
          "bits": [ 496, 220, 14, 16, 15 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "txState_DFFE_Q_D_LUT2_F_I1_LUT4_I0_F": {
          "hide_name": 0,
          "bits": [ 14, 95, 96, 97 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "txState_DFFE_Q_D_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 497 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "txState_DFFE_Q_D_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 498 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "txState_LUT3_I0_1_F": {
          "hide_name": 0,
          "bits": [ 243, 244, 245, 239, 236, 242, 221 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "uart_rx": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:9.11-9.18"
          }
        },
        "uart_rx_IBUF_I_O": {
          "hide_name": 0,
          "bits": [ 77, 68, 78, 79 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "uart_rx_IBUF_I_O_LUT4_I1_1_F": {
          "hide_name": 0,
          "bits": [ 21, 67 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "uart_rx_IBUF_I_O_LUT4_I1_F": {
          "hide_name": 0,
          "bits": [ 36, 190, 24, 185 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "uart_tx": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/Documents1/FPGA/Verilog/uart.v:10.12-10.19"
          }
        }
      }
    }
  }
}
