;redcode
;assert 1
	SPL 0, <-2
	CMP -7, <-420
	MOV 0, <-20
	MOV -7, <-20
	DJN -1, @-20
	JMP @112, #200
	SUB @0, 3
	SUB @0, 3
	SUB #0, 0
	SUB @127, 106
	SUB @0, 3
	SUB <0, @2
	SUB @0, 3
	SUB @21, <481
	ADD 210, 30
	ADD 210, 30
	SUB @21, <481
	SUB @127, 100
	ADD 210, 30
	ADD 210, 30
	SUB @120, @106
	JMP @102, #200
	MOV -7, <-20
	DJN -1, @-20
	MOV -10, <-20
	SUB <0, @2
	SUB @0, 3
	SPL 0, <-2
	ADD 3, @20
	MOV -7, <-20
	JMN <127, 100
	JMN <127, 100
	ADD 0, 220
	SUB <0, @2
	SUB <0, @2
	SUB @0, 3
	DJN 0, 0
	JMN 0, -2
	JMN 210, 30
	CMP -7, <-420
	CMP @120, @106
	SUB <0, @2
	SUB @121, 203
	ADD 10, 30
	ADD 10, 30
	DJN -1, @-20
	MOV -7, <-20
	MOV -7, <-20
	MOV -7, <-20
	CMP -7, <-420
	ADD 210, 30
	DJN -1, @-20
	SUB <0, @2
