<stg><name>dma_master_test_Pipeline_2</name>


<trans_list>

<trans id="65" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="68" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %phi_urem = alloca i32 1

]]></Node>
<StgValue><ssdm name="phi_urem"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="20" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %phi_mul = alloca i32 1

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %loop_index3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="loop_index3"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
newFuncRoot:3 %sext_ln31_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln31

]]></Node>
<StgValue><ssdm name="sext_ln31_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="64" op_0_bw="62">
<![CDATA[
newFuncRoot:4 %sext_ln31_cast = sext i62 %sext_ln31_read

]]></Node>
<StgValue><ssdm name="sext_ln31_cast"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 514, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:6 %store_ln0 = store i10 0, i10 %loop_index3

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="20" op_1_bw="20">
<![CDATA[
newFuncRoot:7 %store_ln0 = store i20 0, i20 %phi_mul

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:8 %store_ln0 = store i10 0, i10 %phi_urem

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:9 %br_ln0 = br void %load-store-loop2

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
load-store-loop2:1 %loop_index3_load = load i10 %loop_index3

]]></Node>
<StgValue><ssdm name="loop_index3_load"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
load-store-loop2:5 %exitcond296 = icmp_eq  i10 %loop_index3_load, i10 514

]]></Node>
<StgValue><ssdm name="exitcond296"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
load-store-loop2:7 %empty = add i10 %loop_index3_load, i10 1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
load-store-loop2:8 %br_ln0 = br i1 %exitcond296, void %load-store-loop2.split, void %memcpy-split1.exitStub

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond296" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
.exit:3 %store_ln0 = store i10 %empty, i10 %loop_index3

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
load-store-loop2:0 %phi_urem_load = load i10 %phi_urem

]]></Node>
<StgValue><ssdm name="phi_urem_load"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
load-store-loop2:2 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
load-store-loop2:3 %gmem_addr = getelementptr i32 %gmem, i64 %sext_ln31_cast

]]></Node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
load-store-loop2:4 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
load-store-loop2:6 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 514, i64 514, i64 514

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond296" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
load-store-loop2.split:1 %gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i64 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond296" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="3" op_0_bw="10">
<![CDATA[
load-store-loop2.split:11 %empty_30 = trunc i10 %phi_urem_load

]]></Node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond296" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
load-store-loop2.split:12 %switch_ln0 = switch i3 %empty_30, void %.case.4, i3 0, void %.case.0, i3 1, void %.case.1, i3 2, void %.case.2, i3 3, void %.case.3

]]></Node>
<StgValue><ssdm name="switch_ln0"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond296" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.exit:0 %next_urem = add i10 %phi_urem_load, i10 1

]]></Node>
<StgValue><ssdm name="next_urem"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond296" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.exit:1 %empty_28 = icmp_ult  i10 %next_urem, i10 5

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond296" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.exit:2 %idx_urem = select i1 %empty_28, i10 %next_urem, i10 0

]]></Node>
<StgValue><ssdm name="idx_urem"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond296" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
.exit:5 %store_ln0 = store i10 %idx_urem, i10 %phi_urem

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond296" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0">
<![CDATA[
memcpy-split1.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="20" op_0_bw="20" op_1_bw="0">
<![CDATA[
load-store-loop2.split:0 %phi_mul_load = load i20 %phi_mul

]]></Node>
<StgValue><ssdm name="phi_mul_load"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32">
<![CDATA[
load-store-loop2.split:2 %empty_29 = bitcast i32 %gmem_addr_read

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
load-store-loop2.split:3 %next_mul = add i20 %phi_mul_load, i20 1639

]]></Node>
<StgValue><ssdm name="next_mul"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="7" op_0_bw="7" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
load-store-loop2.split:4 %tmp = partselect i7 @_ssdm_op_PartSelect.i7.i20.i32.i32, i20 %phi_mul_load, i32 13, i32 19

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="7">
<![CDATA[
load-store-loop2.split:5 %p_cast50 = zext i7 %tmp

]]></Node>
<StgValue><ssdm name="p_cast50"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop2.split:6 %buff_addr = getelementptr i32 %buff, i64 0, i64 %p_cast50

]]></Node>
<StgValue><ssdm name="buff_addr"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop2.split:7 %buff_1_addr = getelementptr i32 %buff_1, i64 0, i64 %p_cast50

]]></Node>
<StgValue><ssdm name="buff_1_addr"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop2.split:8 %buff_2_addr = getelementptr i32 %buff_2, i64 0, i64 %p_cast50

]]></Node>
<StgValue><ssdm name="buff_2_addr"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop2.split:9 %buff_3_addr = getelementptr i32 %buff_3, i64 0, i64 %p_cast50

]]></Node>
<StgValue><ssdm name="buff_3_addr"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop2.split:10 %buff_4_addr = getelementptr i32 %buff_4, i64 0, i64 %p_cast50

]]></Node>
<StgValue><ssdm name="buff_4_addr"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.case.3:0 %store_ln31 = store i32 %empty_29, i7 %buff_3_addr

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_30" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0">
<![CDATA[
.case.3:1 %br_ln0 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.case.2:0 %store_ln31 = store i32 %empty_29, i7 %buff_2_addr

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_30" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0">
<![CDATA[
.case.2:1 %br_ln0 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.case.1:0 %store_ln31 = store i32 %empty_29, i7 %buff_1_addr

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0">
<![CDATA[
.case.1:1 %br_ln0 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.case.0:0 %store_ln31 = store i32 %empty_29, i7 %buff_addr

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0">
<![CDATA[
.case.0:1 %br_ln0 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_30" val="!0"/>
<literal name="empty_30" val="!1"/>
<literal name="empty_30" val="!2"/>
<literal name="empty_30" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.case.4:0 %store_ln31 = store i32 %empty_29, i7 %buff_4_addr

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_30" val="!0"/>
<literal name="empty_30" val="!1"/>
<literal name="empty_30" val="!2"/>
<literal name="empty_30" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0">
<![CDATA[
.case.4:1 %br_ln0 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="20" op_1_bw="20" op_2_bw="0" op_3_bw="0">
<![CDATA[
.exit:4 %store_ln0 = store i20 %next_mul, i20 %phi_mul

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0">
<![CDATA[
.exit:6 %br_ln0 = br void %load-store-loop2

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="69" name="gmem" dir="0" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem"/></StgValue>
</port>
<port id="70" name="sext_ln31" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="sext_ln31"/></StgValue>
</port>
<port id="71" name="buff" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="buff"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="72" name="buff_1" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="buff_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="73" name="buff_2" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="buff_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="74" name="buff_3" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="buff_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="75" name="buff_4" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="buff_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="77" from="StgValue_76" to="phi_urem" fromId="76" toId="6">
</dataflow>
<dataflow id="78" from="StgValue_76" to="phi_mul" fromId="76" toId="7">
</dataflow>
<dataflow id="79" from="StgValue_76" to="loop_index3" fromId="76" toId="8">
</dataflow>
<dataflow id="81" from="_ssdm_op_Read.ap_auto.i62" to="sext_ln31_read" fromId="80" toId="9">
</dataflow>
<dataflow id="82" from="sext_ln31" to="sext_ln31_read" fromId="70" toId="9">
</dataflow>
<dataflow id="83" from="sext_ln31_read" to="sext_ln31_cast" fromId="9" toId="10">
</dataflow>
<dataflow id="85" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="84" toId="11">
</dataflow>
<dataflow id="86" from="gmem" to="specinterface_ln0" fromId="69" toId="11">
</dataflow>
<dataflow id="88" from="empty" to="specinterface_ln0" fromId="87" toId="11">
</dataflow>
<dataflow id="90" from="StgValue_89" to="specinterface_ln0" fromId="89" toId="11">
</dataflow>
<dataflow id="91" from="StgValue_89" to="specinterface_ln0" fromId="89" toId="11">
</dataflow>
<dataflow id="93" from="empty_0" to="specinterface_ln0" fromId="92" toId="11">
</dataflow>
<dataflow id="94" from="StgValue_89" to="specinterface_ln0" fromId="89" toId="11">
</dataflow>
<dataflow id="96" from="StgValue_95" to="specinterface_ln0" fromId="95" toId="11">
</dataflow>
<dataflow id="98" from="empty_1" to="specinterface_ln0" fromId="97" toId="11">
</dataflow>
<dataflow id="100" from="empty_2" to="specinterface_ln0" fromId="99" toId="11">
</dataflow>
<dataflow id="101" from="empty_0" to="specinterface_ln0" fromId="92" toId="11">
</dataflow>
<dataflow id="103" from="StgValue_102" to="specinterface_ln0" fromId="102" toId="11">
</dataflow>
<dataflow id="104" from="StgValue_102" to="specinterface_ln0" fromId="102" toId="11">
</dataflow>
<dataflow id="105" from="StgValue_102" to="specinterface_ln0" fromId="102" toId="11">
</dataflow>
<dataflow id="106" from="StgValue_102" to="specinterface_ln0" fromId="102" toId="11">
</dataflow>
<dataflow id="107" from="empty_0" to="specinterface_ln0" fromId="92" toId="11">
</dataflow>
<dataflow id="108" from="empty_0" to="specinterface_ln0" fromId="92" toId="11">
</dataflow>
<dataflow id="110" from="StgValue_109" to="specinterface_ln0" fromId="109" toId="11">
</dataflow>
<dataflow id="111" from="StgValue_89" to="specinterface_ln0" fromId="89" toId="11">
</dataflow>
<dataflow id="113" from="StgValue_112" to="store_ln0" fromId="112" toId="12">
</dataflow>
<dataflow id="114" from="loop_index3" to="store_ln0" fromId="8" toId="12">
</dataflow>
<dataflow id="116" from="StgValue_115" to="store_ln0" fromId="115" toId="13">
</dataflow>
<dataflow id="117" from="phi_mul" to="store_ln0" fromId="7" toId="13">
</dataflow>
<dataflow id="118" from="StgValue_112" to="store_ln0" fromId="112" toId="14">
</dataflow>
<dataflow id="119" from="phi_urem" to="store_ln0" fromId="6" toId="14">
</dataflow>
<dataflow id="120" from="loop_index3" to="loop_index3_load" fromId="8" toId="16">
</dataflow>
<dataflow id="121" from="loop_index3_load" to="exitcond296" fromId="16" toId="17">
</dataflow>
<dataflow id="123" from="StgValue_122" to="exitcond296" fromId="122" toId="17">
</dataflow>
<dataflow id="124" from="loop_index3_load" to="empty" fromId="16" toId="18">
</dataflow>
<dataflow id="126" from="StgValue_125" to="empty" fromId="125" toId="18">
</dataflow>
<dataflow id="127" from="exitcond296" to="br_ln0" fromId="17" toId="19">
</dataflow>
<dataflow id="128" from="empty" to="store_ln0" fromId="18" toId="20">
</dataflow>
<dataflow id="129" from="loop_index3" to="store_ln0" fromId="8" toId="20">
</dataflow>
<dataflow id="130" from="phi_urem" to="phi_urem_load" fromId="6" toId="21">
</dataflow>
<dataflow id="132" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="131" toId="22">
</dataflow>
<dataflow id="133" from="gmem" to="specbitsmap_ln0" fromId="69" toId="22">
</dataflow>
<dataflow id="134" from="gmem" to="gmem_addr" fromId="69" toId="23">
</dataflow>
<dataflow id="135" from="sext_ln31_cast" to="gmem_addr" fromId="10" toId="23">
</dataflow>
<dataflow id="137" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="136" toId="24">
</dataflow>
<dataflow id="138" from="StgValue_109" to="specpipeline_ln0" fromId="109" toId="24">
</dataflow>
<dataflow id="139" from="StgValue_89" to="specpipeline_ln0" fromId="89" toId="24">
</dataflow>
<dataflow id="140" from="StgValue_76" to="specpipeline_ln0" fromId="76" toId="24">
</dataflow>
<dataflow id="141" from="StgValue_89" to="specpipeline_ln0" fromId="89" toId="24">
</dataflow>
<dataflow id="143" from="p_str" to="specpipeline_ln0" fromId="142" toId="24">
</dataflow>
<dataflow id="145" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="144" toId="25">
</dataflow>
<dataflow id="147" from="StgValue_146" to="speclooptripcount_ln0" fromId="146" toId="25">
</dataflow>
<dataflow id="148" from="StgValue_146" to="speclooptripcount_ln0" fromId="146" toId="25">
</dataflow>
<dataflow id="149" from="StgValue_146" to="speclooptripcount_ln0" fromId="146" toId="25">
</dataflow>
<dataflow id="151" from="_ssdm_op_Read.m_axi.p1i32" to="gmem_addr_read" fromId="150" toId="26">
</dataflow>
<dataflow id="152" from="gmem_addr" to="gmem_addr_read" fromId="23" toId="26">
</dataflow>
<dataflow id="153" from="phi_urem_load" to="empty_30" fromId="21" toId="27">
</dataflow>
<dataflow id="154" from="empty_30" to="switch_ln0" fromId="27" toId="28">
</dataflow>
<dataflow id="156" from="StgValue_155" to="switch_ln0" fromId="155" toId="28">
</dataflow>
<dataflow id="158" from="StgValue_157" to="switch_ln0" fromId="157" toId="28">
</dataflow>
<dataflow id="160" from="StgValue_159" to="switch_ln0" fromId="159" toId="28">
</dataflow>
<dataflow id="162" from="StgValue_161" to="switch_ln0" fromId="161" toId="28">
</dataflow>
<dataflow id="163" from="phi_urem_load" to="next_urem" fromId="21" toId="29">
</dataflow>
<dataflow id="164" from="StgValue_125" to="next_urem" fromId="125" toId="29">
</dataflow>
<dataflow id="165" from="next_urem" to="empty_28" fromId="29" toId="30">
</dataflow>
<dataflow id="167" from="StgValue_166" to="empty_28" fromId="166" toId="30">
</dataflow>
<dataflow id="168" from="empty_28" to="idx_urem" fromId="30" toId="31">
</dataflow>
<dataflow id="169" from="next_urem" to="idx_urem" fromId="29" toId="31">
</dataflow>
<dataflow id="170" from="StgValue_112" to="idx_urem" fromId="112" toId="31">
</dataflow>
<dataflow id="171" from="idx_urem" to="store_ln0" fromId="31" toId="32">
</dataflow>
<dataflow id="172" from="phi_urem" to="store_ln0" fromId="6" toId="32">
</dataflow>
<dataflow id="173" from="phi_mul" to="phi_mul_load" fromId="7" toId="33">
</dataflow>
<dataflow id="174" from="gmem_addr_read" to="empty_29" fromId="26" toId="34">
</dataflow>
<dataflow id="175" from="phi_mul_load" to="next_mul" fromId="33" toId="35">
</dataflow>
<dataflow id="177" from="StgValue_176" to="next_mul" fromId="176" toId="35">
</dataflow>
<dataflow id="179" from="_ssdm_op_PartSelect.i7.i20.i32.i32" to="tmp" fromId="178" toId="36">
</dataflow>
<dataflow id="180" from="phi_mul_load" to="tmp" fromId="33" toId="36">
</dataflow>
<dataflow id="182" from="StgValue_181" to="tmp" fromId="181" toId="36">
</dataflow>
<dataflow id="184" from="StgValue_183" to="tmp" fromId="183" toId="36">
</dataflow>
<dataflow id="185" from="tmp" to="p_cast50" fromId="36" toId="37">
</dataflow>
<dataflow id="186" from="buff" to="buff_addr" fromId="71" toId="38">
</dataflow>
<dataflow id="188" from="StgValue_187" to="buff_addr" fromId="187" toId="38">
</dataflow>
<dataflow id="189" from="p_cast50" to="buff_addr" fromId="37" toId="38">
</dataflow>
<dataflow id="190" from="buff_1" to="buff_1_addr" fromId="72" toId="39">
</dataflow>
<dataflow id="191" from="StgValue_187" to="buff_1_addr" fromId="187" toId="39">
</dataflow>
<dataflow id="192" from="p_cast50" to="buff_1_addr" fromId="37" toId="39">
</dataflow>
<dataflow id="193" from="buff_2" to="buff_2_addr" fromId="73" toId="40">
</dataflow>
<dataflow id="194" from="StgValue_187" to="buff_2_addr" fromId="187" toId="40">
</dataflow>
<dataflow id="195" from="p_cast50" to="buff_2_addr" fromId="37" toId="40">
</dataflow>
<dataflow id="196" from="buff_3" to="buff_3_addr" fromId="74" toId="41">
</dataflow>
<dataflow id="197" from="StgValue_187" to="buff_3_addr" fromId="187" toId="41">
</dataflow>
<dataflow id="198" from="p_cast50" to="buff_3_addr" fromId="37" toId="41">
</dataflow>
<dataflow id="199" from="buff_4" to="buff_4_addr" fromId="75" toId="42">
</dataflow>
<dataflow id="200" from="StgValue_187" to="buff_4_addr" fromId="187" toId="42">
</dataflow>
<dataflow id="201" from="p_cast50" to="buff_4_addr" fromId="37" toId="42">
</dataflow>
<dataflow id="202" from="empty_29" to="store_ln31" fromId="34" toId="43">
</dataflow>
<dataflow id="203" from="buff_3_addr" to="store_ln31" fromId="41" toId="43">
</dataflow>
<dataflow id="204" from="empty_29" to="store_ln31" fromId="34" toId="45">
</dataflow>
<dataflow id="205" from="buff_2_addr" to="store_ln31" fromId="40" toId="45">
</dataflow>
<dataflow id="206" from="empty_29" to="store_ln31" fromId="34" toId="47">
</dataflow>
<dataflow id="207" from="buff_1_addr" to="store_ln31" fromId="39" toId="47">
</dataflow>
<dataflow id="208" from="empty_29" to="store_ln31" fromId="34" toId="49">
</dataflow>
<dataflow id="209" from="buff_addr" to="store_ln31" fromId="38" toId="49">
</dataflow>
<dataflow id="210" from="empty_29" to="store_ln31" fromId="34" toId="51">
</dataflow>
<dataflow id="211" from="buff_4_addr" to="store_ln31" fromId="42" toId="51">
</dataflow>
<dataflow id="212" from="next_mul" to="store_ln0" fromId="35" toId="53">
</dataflow>
<dataflow id="213" from="phi_mul" to="store_ln0" fromId="7" toId="53">
</dataflow>
<dataflow id="214" from="exitcond296" to="StgValue_2" fromId="17" toId="2">
</dataflow>
<dataflow id="215" from="exitcond296" to="StgValue_3" fromId="17" toId="3">
</dataflow>
<dataflow id="216" from="empty_30" to="StgValue_4" fromId="27" toId="4">
</dataflow>
</dataflows>


</stg>
