!<alc> v1 25
0    4    0 AND_GATE layout 4_BIT_ALU
