/* File autogenerated with svd2groov_multi */
#pragma once

#include <groov/groov.hpp>

#include <stm32/common/access.hpp>

namespace stm32::registers {

// GFXMMU peripheral register templates
// Total unique registers: 11

// gfxmmu_cr_v1: CR (version 1)
// Used by: GFXMMU.CR@stm32l4r5, GFXMMU.CR@stm32l4r7, GFXMMU.CR@stm32l4r9, GFXMMU.CR@stm32l4s5, GFXMMU.CR@stm32l4s7, ... +1 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using gfxmmu_cr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved1", std::uint32_t, 31, 7, access::ro>,
             groov::field<"bm192", bool, 6, 6>,
             groov::field<"reserved0", bool, 5, 5, access::ro>,
             groov::field<"ameie", bool, 4, 4>,
             groov::field<"b3oie", bool, 3, 3>,
             groov::field<"b2oie", bool, 2, 2>,
             groov::field<"b1oie", bool, 1, 1>,
             groov::field<"b0oie", bool, 0, 0>>;

// gfxmmu_fcr_v1: FCR (version 1)
// Used by: GFXMMU.FCR@stm32l4r5, GFXMMU.FCR@stm32l4r7, GFXMMU.FCR@stm32l4r9, GFXMMU.FCR@stm32l4s5, GFXMMU.FCR@stm32l4s7, ... +1 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using gfxmmu_fcr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::wo,
             groov::field<"reserved0", std::uint32_t, 31, 5, access::ro>,
             groov::field<"camef", bool, 4, 4>,
             groov::field<"cb3of", bool, 3, 3>,
             groov::field<"cb2of", bool, 2, 2>,
             groov::field<"cb1of", bool, 1, 1>,
             groov::field<"cb0of", bool, 0, 0>>;

// gfxmmu_gfxmmu_b3cr_v1: GFXMMU_B3CR (version 1)
// Used by: GFXMMU.GFXMMU_B3CR@stm32u59x, SEC_GFXMMU.GFXMMU_B3CR@stm32u59x
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using gfxmmu_gfxmmu_b3cr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"pbba", std::uint16_t, 31, 23>,
             groov::field<"pbo", std::uint32_t, 22, 4>,
             groov::field<"reserved0", std::uint8_t, 3, 0, access::ro>>;

// gfxmmu_gfxmmu_ccr_v1: GFXMMU_CCR (version 1)
// Used by: GFXMMU.GFXMMU_CCR@stm32u59x, SEC_GFXMMU.GFXMMU_CCR@stm32u59x
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using gfxmmu_gfxmmu_ccr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved0", std::uint32_t, 31, 2, access::ro>,
             groov::field<"fi", bool, 1, 1>,
             groov::field<"ff", bool, 0, 0>>;

// gfxmmu_gfxmmu_cr_v1: GFXMMU_CR (version 1)
// Used by: GFXMMU.GFXMMU_CR@stm32u59x, SEC_GFXMMU.GFXMMU_CR@stm32u59x
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using gfxmmu_gfxmmu_cr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved2", std::uint16_t, 31, 18, access::ro>,
             groov::field<"ob", bool, 17, 17>,
             groov::field<"oc", bool, 16, 16>,
             groov::field<"reserved1", std::uint8_t, 15, 13, access::ro>,
             groov::field<"pd", bool, 12, 12>,
             groov::field<"fc", bool, 11, 11>,
             groov::field<"clb", std::uint8_t, 10, 9>,
             groov::field<"cl", bool, 8, 8>,
             groov::field<"ce", bool, 7, 7>,
             groov::field<"bm192", bool, 6, 6>,
             groov::field<"reserved0", bool, 5, 5, access::ro>,
             groov::field<"ameie", bool, 4, 4>,
             groov::field<"b3oie", bool, 3, 3>,
             groov::field<"b2oie", bool, 2, 2>,
             groov::field<"b1oie", bool, 1, 1>,
             groov::field<"b0oie", bool, 0, 0>>;

// gfxmmu_gfxmmu_dvr_v1: GFXMMU_DVR (version 1)
// Used by: GFXMMU.GFXMMU_DVR@stm32u59x, SEC_GFXMMU.GFXMMU_DVR@stm32u59x
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using gfxmmu_gfxmmu_dvr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"dv", std::uint32_t, 31, 0>>;

// gfxmmu_gfxmmu_fcr_v1: GFXMMU_FCR (version 1)
// Used by: GFXMMU.GFXMMU_FCR@stm32u59x, SEC_GFXMMU.GFXMMU_FCR@stm32u59x
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using gfxmmu_gfxmmu_fcr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved0", std::uint32_t, 31, 5, access::ro>,
             groov::field<"camef", bool, 4, 4>,
             groov::field<"cb3of", bool, 3, 3>,
             groov::field<"cb2of", bool, 2, 2>,
             groov::field<"cb1of", bool, 1, 1>,
             groov::field<"cb0of", bool, 0, 0>>;

// gfxmmu_gfxmmu_lut1023h_v1: GFXMMU_LUT1023H (version 1)
// Used by: GFXMMU.GFXMMU_LUT1023H@stm32u59x, SEC_GFXMMU.GFXMMU_LUT1023H@stm32u59x
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using gfxmmu_gfxmmu_lut1023h_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved1", std::uint16_t, 31, 22, access::ro>,
             groov::field<"lo", std::uint32_t, 21, 4>,
             groov::field<"reserved0", std::uint8_t, 3, 0, access::ro>>;

// gfxmmu_gfxmmu_lut1023l_v1: GFXMMU_LUT1023L (version 1)
// Used by: GFXMMU.GFXMMU_LUT1023L@stm32u59x, SEC_GFXMMU.GFXMMU_LUT1023L@stm32u59x
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using gfxmmu_gfxmmu_lut1023l_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved1", std::uint8_t, 31, 24, access::ro>,
             groov::field<"lvb", std::uint8_t, 23, 16>,
             groov::field<"fvb", std::uint8_t, 15, 8>,
             groov::field<"reserved0", std::uint8_t, 7, 1, access::ro>,
             groov::field<"en", bool, 0, 0>>;

// gfxmmu_gfxmmu_sr_v1: GFXMMU_SR (version 1)
// Used by: GFXMMU.GFXMMU_SR@stm32u59x, SEC_GFXMMU.GFXMMU_SR@stm32u59x
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using gfxmmu_gfxmmu_sr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::rw,
             groov::field<"reserved0", std::uint32_t, 31, 5, access::ro>,
             groov::field<"amef", bool, 4, 4, access::ro>,
             groov::field<"b3of", bool, 3, 3, access::ro>,
             groov::field<"b2of", bool, 2, 2, access::ro>,
             groov::field<"b1of", bool, 1, 1, access::ro>,
             groov::field<"b0of", bool, 0, 0, access::ro>>;

// gfxmmu_sr_v1: SR (version 1)
// Used by: GFXMMU.SR@stm32l4r5, GFXMMU.SR@stm32l4r7, GFXMMU.SR@stm32l4r9, GFXMMU.SR@stm32l4s5, GFXMMU.SR@stm32l4s7, ... +1 more
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using gfxmmu_sr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             access::ro,
             groov::field<"reserved0", std::uint32_t, 31, 5>,
             groov::field<"amef", bool, 4, 4>,
             groov::field<"b3of", bool, 3, 3>,
             groov::field<"b2of", bool, 2, 2>,
             groov::field<"b1of", bool, 1, 1>,
             groov::field<"b0of", bool, 0, 0>>;

} // namespace stm32::registers
