# Reading C:/altera/11.1/modelsim_ase/tcl/vsim/pref.tcl 
# do full_adder_32_bits_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying c:\altera\11.1\modelsim_ase\win32aloem/../modelsim.ini
# 
# vcom -93 -work work {C:/Users/ALUNOS/Desktop/TP_LSD-master/Codigo/ci_combinacional/multiplier/full_adder_32_bits/full_adder/full_adder.vhd}
# Model Technology ModelSim ALTERA vcom 10.0c Compiler 2011.09 Sep 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity full_adder
# -- Compiling architecture RTL of full_adder
# vcom -93 -work work {C:/Users/ALUNOS/Desktop/TP_LSD-master/Codigo/ci_combinacional/multiplier/full_adder_32_bits/full_adder_32_bits.vhd}
# Model Technology ModelSim ALTERA vcom 10.0c Compiler 2011.09 Sep 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity full_adder_32_bits
# -- Compiling architecture RTL of full_adder_32_bits
# 
#  
do full_adder_32_bits_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying c:\altera\11.1\modelsim_ase\win32aloem/../modelsim.ini
# 
# vcom -93 -work work {C:/Users/ALUNOS/Desktop/TP_LSD-master/Codigo/ci_combinacional/multiplier/full_adder_32_bits/full_adder/full_adder.vhd}
# Model Technology ModelSim ALTERA vcom 10.0c Compiler 2011.09 Sep 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity full_adder
# -- Compiling architecture RTL of full_adder
# vcom -93 -work work {C:/Users/ALUNOS/Desktop/TP_LSD-master/Codigo/ci_combinacional/multiplier/full_adder_32_bits/full_adder_32_bits.vhd}
# Model Technology ModelSim ALTERA vcom 10.0c Compiler 2011.09 Sep 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity full_adder_32_bits
# -- Compiling architecture RTL of full_adder_32_bits
# 
# vcom -93 -work work {C:/Users/ALUNOS/Desktop/TP_LSD-master/Codigo/ci_combinacional/multiplier/full_adder_32_bits/tb_full_adder_32_bits.vhd}
# Model Technology ModelSim ALTERA vcom 10.0c Compiler 2011.09 Sep 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_full_adder_32_bits
# -- Compiling architecture teste of tb_full_adder_32_bits
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneiv_hssi -L cycloneiv_pcie_hip -L cycloneiv -L rtl_work -L work -voptargs="+acc"  tb_full_adder_32_bits
# vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneiv_hssi -L cycloneiv_pcie_hip -L cycloneiv -L rtl_work -L work -voptargs=\"+acc\" -t 1ps tb_full_adder_32_bits 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_full_adder_32_bits(teste)
# Loading work.full_adder_32_bits(rtl)
# Loading work.full_adder(rtl)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 100 sec
do full_adder_32_bits_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying c:\altera\11.1\modelsim_ase\win32aloem/../modelsim.ini
# 
# vcom -93 -work work {C:/Users/ALUNOS/Desktop/TP_LSD-master/Codigo/ci_combinacional/multiplier/full_adder_32_bits/full_adder/full_adder.vhd}
# Model Technology ModelSim ALTERA vcom 10.0c Compiler 2011.09 Sep 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity full_adder
# -- Compiling architecture RTL of full_adder
# vcom -93 -work work {C:/Users/ALUNOS/Desktop/TP_LSD-master/Codigo/ci_combinacional/multiplier/full_adder_32_bits/full_adder_32_bits.vhd}
# Model Technology ModelSim ALTERA vcom 10.0c Compiler 2011.09 Sep 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity full_adder_32_bits
# -- Compiling architecture RTL of full_adder_32_bits
# 
# vcom -93 -work work {C:/Users/ALUNOS/Desktop/TP_LSD-master/Codigo/ci_combinacional/multiplier/full_adder_32_bits/tb_full_adder_32_bits.vhd}
# Model Technology ModelSim ALTERA vcom 10.0c Compiler 2011.09 Sep 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_full_adder_32_bits
# -- Compiling architecture teste of tb_full_adder_32_bits
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneiv_hssi -L cycloneiv_pcie_hip -L cycloneiv -L rtl_work -L work -voptargs="+acc"  tb_full_adder_32_bits
# vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneiv_hssi -L cycloneiv_pcie_hip -L cycloneiv -L rtl_work -L work -voptargs=\"+acc\" -t 1ps tb_full_adder_32_bits 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_full_adder_32_bits(teste)
# Loading work.full_adder_32_bits(rtl)
# Loading work.full_adder(rtl)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 100 sec
do full_adder_32_bits_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying c:\altera\11.1\modelsim_ase\win32aloem/../modelsim.ini
# 
# vcom -93 -work work {C:/Users/ALUNOS/Desktop/TP_LSD-master/Codigo/ci_combinacional/multiplier/full_adder_32_bits/full_adder/full_adder.vhd}
# Model Technology ModelSim ALTERA vcom 10.0c Compiler 2011.09 Sep 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity full_adder
# -- Compiling architecture RTL of full_adder
# vcom -93 -work work {C:/Users/ALUNOS/Desktop/TP_LSD-master/Codigo/ci_combinacional/multiplier/full_adder_32_bits/full_adder_32_bits.vhd}
# Model Technology ModelSim ALTERA vcom 10.0c Compiler 2011.09 Sep 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity full_adder_32_bits
# -- Compiling architecture RTL of full_adder_32_bits
# 
# vcom -93 -work work {C:/Users/ALUNOS/Desktop/TP_LSD-master/Codigo/ci_combinacional/multiplier/full_adder_32_bits/tb_full_adder_32_bits.vhd}
# Model Technology ModelSim ALTERA vcom 10.0c Compiler 2011.09 Sep 21 2011
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_full_adder_32_bits
# -- Compiling architecture teste of tb_full_adder_32_bits
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneiv_hssi -L cycloneiv_pcie_hip -L cycloneiv -L rtl_work -L work -voptargs="+acc"  tb_full_adder_32_bits
# vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneiv_hssi -L cycloneiv_pcie_hip -L cycloneiv -L rtl_work -L work -voptargs=\"+acc\" -t 1ps tb_full_adder_32_bits 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_full_adder_32_bits(teste)
# Loading work.full_adder_32_bits(rtl)
# Loading work.full_adder(rtl)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 100 sec
# Break key hit 
# Simulation stop requested.
