+====================+===================+============================================================+
| Launch Setup Clock | Launch Hold Clock | Pin                                                        |
+====================+===================+============================================================+
| clk_fpga_0         | clk_fpga_0        | main_design_i/noip_ctrl_0/U0/mosi_reg/D                    |
| clk_fpga_0         | clk_fpga_0        | main_design_i/noip_ctrl_0/U0/ss_n_reg[1]/D                 |
| clk_fpga_0         | clk_fpga_0        | main_design_i/noip_ctrl_0/U0/ss_n_reg[0]/D                 |
| clk_fpga_0         | clk_fpga_0        | main_design_i/noip_ctrl_0/U0/rising_spi_process.mode_reg/D |
| clk_fpga_0         | clk_fpga_0        | main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState_reg[4]/CE |
| clk_fpga_0         | clk_fpga_0        | main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState_reg[3]/CE |
| clk_fpga_0         | clk_fpga_0        | main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState_reg[2]/CE |
| clk_fpga_0         | clk_fpga_0        | main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState_reg[1]/CE |
| clk_fpga_0         | clk_fpga_0        | main_design_i/noip_ctrl_0/U0/FSM_onehot_SPIState_reg[0]/CE |
| clk_fpga_0         | clk_fpga_0        | main_design_i/noip_ctrl_0/U0/spi_data_reg[6]/D             |
| clk_fpga_0         | clk_fpga_0        | main_design_i/noip_ctrl_0/U0/spi_data_reg[14]/D            |
| clk_fpga_0         | clk_fpga_0        | main_design_i/noip_ctrl_0/U0/spi_data_reg[3]/D             |
| clk_fpga_0         | clk_fpga_0        | main_design_i/noip_ctrl_0/U0/spi_data_reg[7]/D             |
| clk_fpga_0         | clk_fpga_0        | main_design_i/noip_ctrl_0/U0/spi_data_reg[15]/D            |
| clk_fpga_0         | clk_fpga_0        | main_design_i/noip_ctrl_0/U0/spi_data_reg[4]/D             |
| clk_fpga_0         | clk_fpga_0        | main_design_i/noip_ctrl_0/U0/spi_data_reg[2]/D             |
| clk_fpga_0         | clk_fpga_0        | main_design_i/noip_ctrl_0/U0/spi_data_reg[10]/D            |
| clk_fpga_0         | clk_fpga_0        | main_design_i/noip_ctrl_0/U0/spi_data_reg[12]/D            |
| clk_fpga_0         | clk_fpga_0        | main_design_i/noip_ctrl_0/U0/spi_data_reg[5]/D             |
| clk_fpga_0         | clk_fpga_0        | main_design_i/noip_ctrl_0/U0/spi_data_reg[11]/D            |
| clk_fpga_0         | clk_fpga_0        | main_design_i/noip_ctrl_0/U0/spi_data_reg[8]/D             |
| clk_fpga_0         | clk_fpga_0        | main_design_i/noip_ctrl_0/U0/spi_data_reg[13]/D            |
| clk_fpga_0         | clk_fpga_0        | main_design_i/noip_ctrl_0/U0/spi_data_reg[1]/D             |
| clk_fpga_0         | clk_fpga_0        | main_design_i/noip_ctrl_0/U0/spi_data_reg[9]/D             |
| clk_fpga_0         | clk_fpga_0        | main_design_i/noip_ctrl_0/U0/spi_data_reg[0]/D             |
+--------------------+-------------------+------------------------------------------------------------+
