// Seed: 2123945685
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  input wire id_11;
  input wire id_10;
  output wire id_9;
  input wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  final begin
    #1 begin
      $display(id_3);
    end
    if (!id_5 > id_1) assert (id_11 ==? id_2);
  end
  assign id_5 = 1;
  assign id_5 = id_1 == id_10;
  logic [7:0] id_12;
  wire id_13;
  assign id_12[1] = id_1;
  wire id_14;
  wire id_15;
endmodule
module module_1 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  assign id_2 = 1;
  wire id_3;
  wire id_4;
  module_0(
      id_3, id_3, id_4, id_3, id_3, id_4, id_3, id_4, id_3, id_3, id_4
  );
endmodule
