$date
	Sun Oct 23 02:34:55 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#392944
b10011 !
1"
#392946
b10011 &
b10011 %
1$
#392947
0"
#392950
b111010 &
b111010 %
#392954
b11101 &
b11101 %
#392958
b1011000 &
b1011000 %
#392962
b101100 &
b101100 %
#392966
b10110 &
b10110 %
#392970
b1011 &
b1011 %
#392974
b100010 &
b100010 %
#392978
b10001 &
b10001 %
#392982
b110100 &
b110100 %
#392986
b11010 &
b11010 %
#392990
b1101 &
b1101 %
#392994
b101000 &
b101000 %
#392998
b10100 &
b10100 %
#393002
b1010 &
b1010 %
#393006
b101 &
b101 %
#393010
b10000 &
b10000 %
#393014
b1000 &
b1000 %
#393018
b100 &
b100 %
#393022
b10 &
b10 %
#393026
b1 &
b1 %
1#
#393030
b0 &
0#
b0 %
0$
#1399558
b101 &
b101 %
1$
b101 !
1"
#1399559
0"
#1399562
b10000 &
b10000 %
#1399566
b1000 &
b1000 %
#1399570
b100 &
b100 %
#1399574
b10 &
b10 %
#1399578
b1 &
b1 %
1#
#1399582
b0 &
0#
b0 %
0$
#2357808
b1000 !
1"
#2357810
b1000 &
b1000 %
1$
#2357811
0"
#2357814
b100 &
b100 %
#2357818
b10 &
b10 %
#2357822
b1 &
1#
b1 %
#2357826
b0 &
b0 %
0#
0$
#4500012
