# 1 "arch/arm64/boot/dts/arm/juno-r2.dts"
# 1 "<built-in>"
# 1 "<command-line>"
# 1 "arch/arm64/boot/dts/arm/juno-r2.dts"
# 9 "arch/arm64/boot/dts/arm/juno-r2.dts"
/dts-v1/;

# 1 "./arch/arm64/boot/dts/include/dt-bindings/interrupt-controller/arm-gic.h" 1







# 1 "./arch/arm64/boot/dts/include/dt-bindings/interrupt-controller/irq.h" 1
# 9 "./arch/arm64/boot/dts/include/dt-bindings/interrupt-controller/arm-gic.h" 2
# 12 "arch/arm64/boot/dts/arm/juno-r2.dts" 2

/ {
 model = "ARM Juno development board (r2)";
 compatible = "arm,juno-r1", "arm,juno", "arm,vexpress";
 interrupt-parent = <&gic>;
 #address-cells = <2>;
 #size-cells = <2>;

 aliases {
  serial0 = &soc_uart0;
 };

 chosen {
  stdout-path = "serial0:115200n8";
 };

 psci {
  compatible = "arm,psci-0.2";
  method = "smc";
 };

 cpus {
  #address-cells = <2>;
  #size-cells = <0>;

  cpu-map {
   cluster0 {
    core0 {
     cpu = <&A72_0>;
    };
    core1 {
     cpu = <&A72_1>;
    };
   };

   cluster1 {
    core0 {
     cpu = <&A53_0>;
    };
    core1 {
     cpu = <&A53_1>;
    };
    core2 {
     cpu = <&A53_2>;
    };
    core3 {
     cpu = <&A53_3>;
    };
   };
  };

  idle-states {
   entry-method = "arm,psci";

   CPU_SLEEP_0: cpu-sleep-0 {
    compatible = "arm,idle-state";
    arm,psci-suspend-param = <0x0010000>;
    local-timer-stop;
    entry-latency-us = <300>;
    exit-latency-us = <1200>;
    min-residency-us = <2000>;
   };

   CLUSTER_SLEEP_0: cluster-sleep-0 {
    compatible = "arm,idle-state";
    arm,psci-suspend-param = <0x1010000>;
    local-timer-stop;
    entry-latency-us = <300>;
    exit-latency-us = <1200>;
    min-residency-us = <2500>;
   };
  };

  A72_0: cpu@0 {
   compatible = "arm,cortex-a72","arm,armv8";
   reg = <0x0 0x0>;
   device_type = "cpu";
   enable-method = "psci";
   next-level-cache = <&A72_L2>;
   clocks = <&scpi_dvfs 0>;
   cpu-idle-states = <&CPU_SLEEP_0 &CLUSTER_SLEEP_0>;
  };

  A72_1: cpu@1 {
   compatible = "arm,cortex-a72","arm,armv8";
   reg = <0x0 0x1>;
   device_type = "cpu";
   enable-method = "psci";
   next-level-cache = <&A72_L2>;
   clocks = <&scpi_dvfs 0>;
   cpu-idle-states = <&CPU_SLEEP_0 &CLUSTER_SLEEP_0>;
  };

  A53_0: cpu@100 {
   compatible = "arm,cortex-a53","arm,armv8";
   reg = <0x0 0x100>;
   device_type = "cpu";
   enable-method = "psci";
   next-level-cache = <&A53_L2>;
   clocks = <&scpi_dvfs 1>;
   cpu-idle-states = <&CPU_SLEEP_0 &CLUSTER_SLEEP_0>;
  };

  A53_1: cpu@101 {
   compatible = "arm,cortex-a53","arm,armv8";
   reg = <0x0 0x101>;
   device_type = "cpu";
   enable-method = "psci";
   next-level-cache = <&A53_L2>;
   clocks = <&scpi_dvfs 1>;
   cpu-idle-states = <&CPU_SLEEP_0 &CLUSTER_SLEEP_0>;
  };

  A53_2: cpu@102 {
   compatible = "arm,cortex-a53","arm,armv8";
   reg = <0x0 0x102>;
   device_type = "cpu";
   enable-method = "psci";
   next-level-cache = <&A53_L2>;
   clocks = <&scpi_dvfs 1>;
   cpu-idle-states = <&CPU_SLEEP_0 &CLUSTER_SLEEP_0>;
  };

  A53_3: cpu@103 {
   compatible = "arm,cortex-a53","arm,armv8";
   reg = <0x0 0x103>;
   device_type = "cpu";
   enable-method = "psci";
   next-level-cache = <&A53_L2>;
   clocks = <&scpi_dvfs 1>;
   cpu-idle-states = <&CPU_SLEEP_0 &CLUSTER_SLEEP_0>;
  };

  A72_L2: l2-cache0 {
   compatible = "cache";
  };

  A53_L2: l2-cache1 {
   compatible = "cache";
  };
 };

 pmu_a72 {
  compatible = "arm,cortex-a72-pmu";
  interrupts = <0 02 4>,
        <0 06 4>;
  interrupt-affinity = <&A72_0>,
         <&A72_1>;
 };

 pmu_a53 {
  compatible = "arm,cortex-a53-pmu";
  interrupts = <0 18 4>,
        <0 22 4>,
        <0 26 4>,
        <0 30 4>;
  interrupt-affinity = <&A53_0>,
         <&A53_1>,
         <&A53_2>,
         <&A53_3>;
 };

# 1 "arch/arm64/boot/dts/arm/juno-base.dtsi" 1




 memtimer: timer@2a810000 {
  compatible = "arm,armv7-timer-mem";
  reg = <0x0 0x2a810000 0x0 0x10000>;
  clock-frequency = <50000000>;
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;
  status = "disabled";
  frame@2a830000 {
   frame-number = <1>;
   interrupts = <0 60 4>;
   reg = <0x0 0x2a830000 0x0 0x10000>;
  };
 };

 mailbox: mhu@2b1f0000 {
  compatible = "arm,mhu", "arm,primecell";
  reg = <0x0 0x2b1f0000 0x0 0x1000>;
  interrupts = <0 36 4>,
        <0 35 4>;
  interrupt-names = "mhu_lpri_rx",
      "mhu_hpri_rx";
  #mbox-cells = <1>;
  clocks = <&soc_refclk100mhz>;
  clock-names = "apb_pclk";
 };

 gic: interrupt-controller@2c010000 {
  compatible = "arm,gic-400", "arm,cortex-a15-gic";
  reg = <0x0 0x2c010000 0 0x1000>,
        <0x0 0x2c02f000 0 0x2000>,
        <0x0 0x2c04f000 0 0x2000>,
        <0x0 0x2c06f000 0 0x2000>;
  #address-cells = <2>;
  #interrupt-cells = <3>;
  #size-cells = <2>;
  interrupt-controller;
  interrupts = <1 9 ((((1 << (6)) - 1) << 8) | 4)>;
  ranges = <0 0 0 0x2c1c0000 0 0x40000>;
  v2m_0: v2m@0 {
   compatible = "arm,gic-v2m-frame";
   msi-controller;
   reg = <0 0 0 0x1000>;
  };
 };

 timer {
  compatible = "arm,armv8-timer";
  interrupts = <1 13 ((((1 << (6)) - 1) << 8) | 8)>,
        <1 14 ((((1 << (6)) - 1) << 8) | 8)>,
        <1 11 ((((1 << (6)) - 1) << 8) | 8)>,
        <1 10 ((((1 << (6)) - 1) << 8) | 8)>;
 };

 sram: sram@2e000000 {
  compatible = "arm,juno-sram-ns", "mmio-sram";
  reg = <0x0 0x2e000000 0x0 0x8000>;

  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0 0x0 0x2e000000 0x8000>;

  cpu_scp_lpri: scp-shmem@0 {
   compatible = "arm,juno-scp-shmem";
   reg = <0x0 0x200>;
  };

  cpu_scp_hpri: scp-shmem@200 {
   compatible = "arm,juno-scp-shmem";
   reg = <0x200 0x200>;
  };
 };

 scpi {
  compatible = "arm,scpi";
  mboxes = <&mailbox 1>;
  shmem = <&cpu_scp_hpri>;

  clocks {
   compatible = "arm,scpi-clocks";

   scpi_dvfs: scpi_clocks@0 {
    compatible = "arm,scpi-dvfs-clocks";
    #clock-cells = <1>;
    clock-indices = <0>, <1>, <2>;
    clock-output-names = "atlclk", "aplclk","gpuclk";
   };
   scpi_clk: scpi_clocks@3 {
    compatible = "arm,scpi-variable-clocks";
    #clock-cells = <1>;
    clock-indices = <3>, <4>;
    clock-output-names = "pxlclk0", "pxlclk1";
   };
  };

  scpi_sensors0: sensors {
   compatible = "arm,scpi-sensors";
   #thermal-sensor-cells = <1>;
  };
 };

 /include/ "juno-clocks.dtsi"

 dma@7ff00000 {
  compatible = "arm,pl330", "arm,primecell";
  reg = <0x0 0x7ff00000 0 0x1000>;
  #dma-cells = <1>;
  #dma-channels = <8>;
  #dma-requests = <32>;
  interrupts = <0 88 4>,
        <0 89 4>,
        <0 90 4>,
        <0 91 4>,
        <0 92 4>,
        <0 108 4>,
        <0 109 4>,
        <0 110 4>,
        <0 111 4>;
  clocks = <&soc_faxiclk>;
  clock-names = "apb_pclk";
 };

 soc_uart0: uart@7ff80000 {
  compatible = "arm,pl011", "arm,primecell";
  reg = <0x0 0x7ff80000 0x0 0x1000>;
  interrupts = <0 83 4>;
  clocks = <&soc_uartclk>, <&soc_refclk100mhz>;
  clock-names = "uartclk", "apb_pclk";
 };

 i2c@7ffa0000 {
  compatible = "snps,designware-i2c";
  reg = <0x0 0x7ffa0000 0x0 0x1000>;
  #address-cells = <1>;
  #size-cells = <0>;
  interrupts = <0 104 4>;
  clock-frequency = <400000>;
  i2c-sda-hold-time-ns = <500>;
  clocks = <&soc_smc50mhz>;

  dvi0: dvi-transmitter@70 {
   compatible = "nxp,tda998x";
   reg = <0x70>;
  };

  dvi1: dvi-transmitter@71 {
   compatible = "nxp,tda998x";
   reg = <0x71>;
  };
 };

 ohci@7ffb0000 {
  compatible = "generic-ohci";
  reg = <0x0 0x7ffb0000 0x0 0x10000>;
  interrupts = <0 116 4>;
  clocks = <&soc_usb48mhz>;
 };

 ehci@7ffc0000 {
  compatible = "generic-ehci";
  reg = <0x0 0x7ffc0000 0x0 0x10000>;
  interrupts = <0 117 4>;
  clocks = <&soc_usb48mhz>;
 };

 memory-controller@7ffd0000 {
  compatible = "arm,pl354", "arm,primecell";
  reg = <0 0x7ffd0000 0 0x1000>;
  interrupts = <0 86 4>,
        <0 87 4>;
  clocks = <&soc_smc50mhz>;
  clock-names = "apb_pclk";
 };

 memory@80000000 {
  device_type = "memory";

  reg = <0x00000000 0x80000000 0x0 0x7f000000>,
        <0x00000008 0x80000000 0x1 0x80000000>;
 };

 reserved-memory {
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;


  optee@0xfee00000 {
   reg = <0x00000000 0xfee00000 0 0x00200000>;
  };
 };


 smb {
  compatible = "simple-bus";
  #address-cells = <2>;
  #size-cells = <1>;
  ranges = <0 0 0 0x08000000 0x04000000>,
    <1 0 0 0x14000000 0x04000000>,
    <2 0 0 0x18000000 0x04000000>,
    <3 0 0 0x1c000000 0x04000000>,
    <4 0 0 0x0c000000 0x04000000>,
    <5 0 0 0x10000000 0x04000000>;

  #interrupt-cells = <1>;
  interrupt-map-mask = <0 0 15>;
  interrupt-map = <0 0 0 &gic 0 0 0 68 4>,
    <0 0 1 &gic 0 0 0 69 4>,
    <0 0 2 &gic 0 0 0 70 4>,
    <0 0 3 &gic 0 0 0 160 4>,
    <0 0 4 &gic 0 0 0 161 4>,
    <0 0 5 &gic 0 0 0 162 4>,
    <0 0 6 &gic 0 0 0 163 4>,
    <0 0 7 &gic 0 0 0 164 4>,
    <0 0 8 &gic 0 0 0 165 4>,
    <0 0 9 &gic 0 0 0 166 4>,
    <0 0 10 &gic 0 0 0 167 4>,
    <0 0 11 &gic 0 0 0 168 4>,
    <0 0 12 &gic 0 0 0 169 4>;

  /include/ "juno-motherboard.dtsi"
 };

 firmware {
  optee {
   compatible = "linaro,optee-tz";
   method = "smc";
  };
 };
# 175 "arch/arm64/boot/dts/arm/juno-r2.dts" 2

 pcie-controller@40000000 {
  compatible = "arm,juno-r1-pcie", "plda,xpressrich3-axi", "pci-host-ecam-generic";
  device_type = "pci";
  reg = <0 0x40000000 0 0x10000000>;
  bus-range = <0 255>;
  linux,pci-domain = <0>;
  #address-cells = <3>;
  #size-cells = <2>;
  dma-coherent;
  ranges = <0x01000000 0x00 0x5f800000 0x00 0x5f800000 0x0 0x00800000>,
    <0x02000000 0x00 0x50000000 0x00 0x50000000 0x0 0x08000000>,
    <0x42000000 0x40 0x00000000 0x40 0x00000000 0x1 0x00000000>;
  #interrupt-cells = <1>;
  interrupt-map-mask = <0 0 0 7>;
  interrupt-map = <0 0 0 1 &gic 0 0 0 136 4>,
    <0 0 0 2 &gic 0 0 0 137 4>,
    <0 0 0 3 &gic 0 0 0 138 4>,
    <0 0 0 4 &gic 0 0 0 139 4>;
  msi-parent = <&v2m_0>;
 };
};

&memtimer {
 status = "okay";
};
