================================================================
== Design Size Report
================================================================

* Total Instructions per Compilation Phase
+---------------+-----------------------------+--------------+----------------------------------------------------------------------------------------+
| Phase         | Step                        | Instructions | Description                                                                            |
+---------------+-----------------------------+--------------+----------------------------------------------------------------------------------------+
| Compile/Link  |                             | 636          | After all functions are compiled and linked into a single design                       |
|               |                             |              |                                                                                        |
| Unroll/Inline |                             |              | After user unroll and inline pragmas are applied                                       |
|               | (1) unroll                  | 290          | user unroll pragmas are applied                                                        |
|               | (2) simplification          | 261          | simplification of applied user unroll pragmas                                          |
|               | (3) inline                  | 196          | user inline pragmas are applied                                                        |
|               | (4) simplification          | 196          | simplification of applied user inline pragmas                                          |
|               |                             |              |                                                                                        |
| Array/Struct  |                             |              | After user array partition and struct aggregate/disaggregate pragmas are applied       |
|               | (1) array partition         | 186          | user array partition pragmas are applied                                               |
|               | (2) simplification          | 186          | simplification of applied user array partition & struct aggregate/disaggregate pragmas |
|               | (3) aggregate/disaggregate  | 186          | user struct aggregate/disaggregate pragmas are applied                                 |
|               | (4) array reshape           | 186          | apply array reshape pragmas                                                            |
|               | (5) access patterns         | 186          | array access pattern optmizations                                                      |
|               |                             |              |                                                                                        |
| Performance   |                             |              | After transformations are applied to meet performance pragma targets                   |
|               | (1) loop simplification     | 186          | loop and instruction simplification                                                    |
|               | (2) parallelization         | 186          | loops are unrolled or pipelined to meet performance targets                            |
|               | (3) array partition         | 186          | arrays are partitioned to meet performance targets                                     |
|               | (4) simplification          | 186          | simplification of design after performance transformations                             |
|               |                             |              |                                                                                        |
| HW Transforms |                             |              | After hardware transfomations                                                          |
|               | (1) lowering                | 220          | initial conversion to HW specific instructions                                         |
|               | (2) optimizations           | 332          | high level synthesis optimizations                                                     |
+---------------+-----------------------------+--------------+----------------------------------------------------------------------------------------+

* Instructions per Function for each Compilation Phase
+-------------------------+--------------+--------------+---------------+--------------+-------------+---------------+
| Function                | Location     | Compile/Link | Unroll/Inline | Array/Struct | Performance | HW Transforms |
+-------------------------+--------------+--------------+---------------+--------------+-------------+---------------+
| + ALU_sys_HDL           | core.cpp:191 | 636          | 196           | 186          | 186         | 332           |
|  + operation            | core.cpp:104 |  53          |  17           |  17          |  17         |  32           |
|     load_op             | core.cpp:78  |  24          |               |              |             |               |
|     store_op            | core.cpp:91  |  26          |               |              |             |               |
|  + data_exe_wb          | core.cpp:175 | 183          |  49           |  49          |  49         |  94           |
|     load_data_a         | core.cpp:54  |  24          |               |              |             |               |
|     load_data_b         | core.cpp:65  |  24          |               |              |             |               |
|     execute             | core.cpp:124 | 104          |               |              |             |               |
|     write_back          | core.cpp:164 |  26          |               |              |             |               |
|  + op_data_exe_wb       | core.cpp:183 | 237          |  65           |  65          |  65         | 125           |
|   + load_data_and_op    | core.cpp:113 |  76          |               |              |             |               |
|      load_op            | core.cpp:78  |  24          |               |              |             |               |
|      load_data_a        | core.cpp:54  |  24          |               |              |             |               |
|      load_data_b        | core.cpp:65  |  24          |               |              |             |               |
|     store_op            | core.cpp:91  |  26          |               |              |             |               |
|     execute             | core.cpp:124 | 104          |               |              |             |               |
|     write_back          | core.cpp:164 |  26          |               |              |             |               |
|  + reset                | core.cpp:43  |  90          |  23           |  23          |  23         |  36           |
|     reset_FIFO_a        | core.cpp:8   |  24          |               |              |             |               |
|     reset_FIFO_b        | core.cpp:17  |  24          |               |              |             |               |
|     reset_ALU_operation | core.cpp:26  |  24          |               |              |             |               |
|     clear_RAM_op        | core.cpp:35  |  13          |               |              |             |               |
+-------------------------+--------------+--------------+---------------+--------------+-------------+---------------+

* Design Size Message Settings
+---------------------------------------------+--------+------------------------------------------------------------------+
| Message Setting                             | Value  | Description                                                      |
+---------------------------------------------+--------+------------------------------------------------------------------+
| config_compile -design_size_maximum_warning | 100000 | Show a warning when total design instructions exceeds this value |
+---------------------------------------------+--------+------------------------------------------------------------------+


