
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack 5.00

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.31 source latency a_reg[2]$_DFFE_PN0P_/CLK ^
  -0.31 target latency product[14]$_DFFE_PN0N_/CLK ^
   0.00 CRPR
--------------
   0.01 setup skew


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: a_reg[0]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.05    0.24    1.00    1.20 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net36 (net)
                  0.24    0.00    1.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_16)
    35    0.53    0.20    0.17    1.37 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_16)
                                         net1 (net)
                  0.33    0.09    1.47 ^ a_reg[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.47   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.15    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.05    0.02    0.02 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.26    0.11    0.15    0.17 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.11    0.01    0.18 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    11    0.09    0.06    0.13    0.31 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_1__leaf_clk (net)
                  0.06    0.00    0.31 ^ a_reg[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00    0.31   clock reconvergence pessimism
                          0.27    0.58   library removal time
                                  0.58   data required time
-----------------------------------------------------------------------------
                                  0.58   data required time
                                 -1.47   data arrival time
-----------------------------------------------------------------------------
                                  0.89   slack (MET)


Startpoint: multiplicand[1] (input port clocked by core_clock)
Endpoint: a_reg[1]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    0.01    0.00    0.00    0.20 v multiplicand[1] (in)
                                         multiplicand[1] (net)
                  0.00    0.00    0.20 v input2/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
     1    0.07    0.13    0.15    0.35 v input2/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         net3 (net)
                  0.13    0.01    0.36 v _517_/I0 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.07    0.21    0.57 v _517_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _001_ (net)
                  0.07    0.00    0.57 v a_reg[1]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  0.57   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.15    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.05    0.02    0.02 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.26    0.11    0.15    0.17 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.11    0.01    0.18 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    11    0.09    0.06    0.13    0.31 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_1__leaf_clk (net)
                  0.06    0.00    0.31 ^ a_reg[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.00    0.31   clock reconvergence pessimism
                          0.05    0.36   library hold time
                                  0.36   data required time
-----------------------------------------------------------------------------
                                  0.36   data required time
                                 -0.57   data arrival time
-----------------------------------------------------------------------------
                                  0.21   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: a_reg[6]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.05    0.24    1.00    1.20 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net36 (net)
                  0.24    0.00    1.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_16)
    35    0.53    0.20    0.17    1.37 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_16)
                                         net1 (net)
                  0.35    0.11    1.48 ^ a_reg[6]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  1.48   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.15    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.05    0.02   10.02 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.26    0.11    0.15   10.17 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.11    0.00   10.17 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     7    0.09    0.06    0.13   10.31 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_2__leaf_clk (net)
                  0.06    0.00   10.31 ^ a_reg[6]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.00   10.31   clock reconvergence pessimism
                          0.05   10.36   library recovery time
                                 10.36   data required time
-----------------------------------------------------------------------------
                                 10.36   data required time
                                 -1.48   data arrival time
-----------------------------------------------------------------------------
                                  8.88   slack (MET)


Startpoint: b_reg[1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: product[15]$_DFFE_PN0N_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.15    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.05    0.02    0.02 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.26    0.11    0.15    0.17 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.11    0.01    0.18 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    12    0.09    0.06    0.13    0.31 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_0__leaf_clk (net)
                  0.06    0.00    0.31 ^ b_reg[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
    10    0.13    0.27    0.64    0.96 ^ b_reg[1]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                         b_reg[1] (net)
                  0.27    0.00    0.96 ^ _493_/A2 (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
     1    0.01    0.07    0.27    1.23 v _493_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
                                         _035_ (net)
                  0.07    0.00    1.23 v _494_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     2    0.02    0.07    0.16    1.39 v _494_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _321_ (net)
                  0.07    0.00    1.39 v _672_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     1    0.02    0.15    0.35    1.74 ^ _672_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _332_ (net)
                  0.15    0.00    1.74 ^ _509_/I (gf180mcu_fd_sc_mcu9t5v0__inv_2)
     4    0.06    0.15    0.12    1.86 v _509_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_2)
                                         _212_ (net)
                  0.15    0.00    1.87 v _651_/B (gf180mcu_fd_sc_mcu9t5v0__addf_4)
     4    0.06    0.19    0.84    2.71 ^ _651_/S (gf180mcu_fd_sc_mcu9t5v0__addf_4)
                                         _267_ (net)
                  0.19    0.00    2.71 ^ _656_/A (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.01    0.16    0.44    3.15 v _656_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _284_ (net)
                  0.16    0.00    3.15 v _657_/CI (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.02    0.16    0.53    3.67 ^ _657_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _287_ (net)
                  0.16    0.00    3.68 ^ _485_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.09    0.08    3.75 v _485_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _362_ (net)
                  0.09    0.00    3.75 v _683_/A (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     5    0.07    0.28    0.44    4.20 ^ _683_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _365_ (net)
                  0.28    0.00    4.20 ^ _566_/A3 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     2    0.02    0.12    0.22    4.42 ^ _566_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _067_ (net)
                  0.12    0.00    4.42 ^ _582_/A2 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     1    0.02    0.10    0.20    4.62 ^ _582_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _082_ (net)
                  0.10    0.00    4.62 ^ _587_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.01    0.13    0.07    4.69 v _587_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _087_ (net)
                  0.13    0.00    4.69 v _588_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     1    0.01    0.06    0.32    5.01 ^ _588_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _088_ (net)
                  0.06    0.00    5.01 ^ _589_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.06    0.16    5.17 ^ _589_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _023_ (net)
                  0.06    0.00    5.17 ^ product[15]$_DFFE_PN0N_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  5.17   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.15    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.05    0.02   10.02 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.26    0.11    0.15   10.17 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.11    0.00   10.17 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     7    0.09    0.06    0.13   10.31 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_2__leaf_clk (net)
                  0.06    0.00   10.31 ^ product[15]$_DFFE_PN0N_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.00   10.31   clock reconvergence pessimism
                         -0.13   10.17   library setup time
                                 10.17   data required time
-----------------------------------------------------------------------------
                                 10.17   data required time
                                 -5.17   data arrival time
-----------------------------------------------------------------------------
                                  5.00   slack (MET)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: a_reg[6]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.05    0.24    1.00    1.20 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net36 (net)
                  0.24    0.00    1.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_16)
    35    0.53    0.20    0.17    1.37 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_16)
                                         net1 (net)
                  0.35    0.11    1.48 ^ a_reg[6]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  1.48   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.15    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.05    0.02   10.02 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.26    0.11    0.15   10.17 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.11    0.00   10.17 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     7    0.09    0.06    0.13   10.31 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_2__leaf_clk (net)
                  0.06    0.00   10.31 ^ a_reg[6]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.00   10.31   clock reconvergence pessimism
                          0.05   10.36   library recovery time
                                 10.36   data required time
-----------------------------------------------------------------------------
                                 10.36   data required time
                                 -1.48   data arrival time
-----------------------------------------------------------------------------
                                  8.88   slack (MET)


Startpoint: b_reg[1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: product[15]$_DFFE_PN0N_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.15    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.05    0.02    0.02 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.26    0.11    0.15    0.17 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.11    0.01    0.18 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    12    0.09    0.06    0.13    0.31 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_0__leaf_clk (net)
                  0.06    0.00    0.31 ^ b_reg[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
    10    0.13    0.27    0.64    0.96 ^ b_reg[1]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                         b_reg[1] (net)
                  0.27    0.00    0.96 ^ _493_/A2 (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
     1    0.01    0.07    0.27    1.23 v _493_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
                                         _035_ (net)
                  0.07    0.00    1.23 v _494_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     2    0.02    0.07    0.16    1.39 v _494_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _321_ (net)
                  0.07    0.00    1.39 v _672_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     1    0.02    0.15    0.35    1.74 ^ _672_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _332_ (net)
                  0.15    0.00    1.74 ^ _509_/I (gf180mcu_fd_sc_mcu9t5v0__inv_2)
     4    0.06    0.15    0.12    1.86 v _509_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_2)
                                         _212_ (net)
                  0.15    0.00    1.87 v _651_/B (gf180mcu_fd_sc_mcu9t5v0__addf_4)
     4    0.06    0.19    0.84    2.71 ^ _651_/S (gf180mcu_fd_sc_mcu9t5v0__addf_4)
                                         _267_ (net)
                  0.19    0.00    2.71 ^ _656_/A (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.01    0.16    0.44    3.15 v _656_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _284_ (net)
                  0.16    0.00    3.15 v _657_/CI (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.02    0.16    0.53    3.67 ^ _657_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _287_ (net)
                  0.16    0.00    3.68 ^ _485_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.09    0.08    3.75 v _485_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _362_ (net)
                  0.09    0.00    3.75 v _683_/A (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     5    0.07    0.28    0.44    4.20 ^ _683_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _365_ (net)
                  0.28    0.00    4.20 ^ _566_/A3 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     2    0.02    0.12    0.22    4.42 ^ _566_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _067_ (net)
                  0.12    0.00    4.42 ^ _582_/A2 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     1    0.02    0.10    0.20    4.62 ^ _582_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _082_ (net)
                  0.10    0.00    4.62 ^ _587_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.01    0.13    0.07    4.69 v _587_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _087_ (net)
                  0.13    0.00    4.69 v _588_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     1    0.01    0.06    0.32    5.01 ^ _588_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _088_ (net)
                  0.06    0.00    5.01 ^ _589_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.06    0.16    5.17 ^ _589_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _023_ (net)
                  0.06    0.00    5.17 ^ product[15]$_DFFE_PN0N_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  5.17   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.15    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.05    0.02   10.02 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.26    0.11    0.15   10.17 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.11    0.00   10.17 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     7    0.09    0.06    0.13   10.31 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_2__leaf_clk (net)
                  0.06    0.00   10.31 ^ product[15]$_DFFE_PN0N_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.00   10.31   clock reconvergence pessimism
                         -0.13   10.17   library setup time
                                 10.17   data required time
-----------------------------------------------------------------------------
                                 10.17   data required time
                                 -5.17   data arrival time
-----------------------------------------------------------------------------
                                  5.00   slack (MET)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
2.4125728607177734

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.8616

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
0.21566806733608246

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
0.22310000658035278

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9667

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: b_reg[1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: product[15]$_DFFE_PN0N_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.17    0.17 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.14    0.31 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.31 ^ b_reg[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
   0.64    0.96 ^ b_reg[1]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
   0.27    1.23 v _493_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
   0.16    1.39 v _494_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
   0.35    1.74 ^ _672_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
   0.12    1.86 v _509_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_2)
   0.84    2.71 ^ _651_/S (gf180mcu_fd_sc_mcu9t5v0__addf_4)
   0.44    3.15 v _656_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
   0.53    3.67 ^ _657_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
   0.08    3.75 v _485_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.44    4.20 ^ _683_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
   0.22    4.42 ^ _566_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
   0.20    4.62 ^ _582_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
   0.07    4.69 v _587_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
   0.32    5.01 ^ _588_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
   0.16    5.17 ^ _589_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.00    5.17 ^ product[15]$_DFFE_PN0N_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
           5.17   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock source latency
   0.00   10.00 ^ clk (in)
   0.17   10.17 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.14   10.31 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00   10.31 ^ product[15]$_DFFE_PN0N_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
   0.00   10.31   clock reconvergence pessimism
  -0.13   10.17   library setup time
          10.17   data required time
---------------------------------------------------------
          10.17   data required time
          -5.17   data arrival time
---------------------------------------------------------
           5.00   slack (MET)



==========================================================================
finish report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: state[1]$_DFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: done$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.17    0.17 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.14    0.31 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.31 ^ state[1]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.43    0.73 v state[1]$_DFF_PN0_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.11    0.84 ^ _532_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
   0.05    0.89 v _533_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.00    0.89 v done$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
           0.89   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.17    0.17 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.14    0.31 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.31 ^ done$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
   0.00    0.31   clock reconvergence pessimism
   0.05    0.36   library hold time
           0.36   data required time
---------------------------------------------------------
           0.36   data required time
          -0.89   data arrival time
---------------------------------------------------------
           0.53   slack (MET)



==========================================================================
finish critical path target clock latency max path
--------------------------------------------------------------------------
0.3088

==========================================================================
finish critical path target clock latency min path
--------------------------------------------------------------------------
0.3108

==========================================================================
finish critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
5.1705

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
5.0022

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
96.744996

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             8.66e-03   3.52e-03   2.28e-08   1.22e-02   8.6%
Combinational          7.83e-02   4.51e-02   7.73e-08   1.23e-01  87.4%
Clock                  3.72e-03   1.81e-03   1.48e-06   5.54e-03   3.9%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  9.07e-02   5.04e-02   1.58e-06   1.41e-01 100.0%
                          64.3%      35.7%       0.0%
