report_timing -group REGOUT -delay_type max -path_type full_clock -max_paths 100 -transition_time -nets -attributes -nosplit 
 
****************************************
Report : timing
        -path full_clock
        -delay max
        -nets
        -group REGOUT
        -max_paths 100
        -transition_time
Design : bp_softcore
Version: O-2018.06-SP4
Date   : Wed Mar 11 16:01:26 2020
****************************************

 * Some/all delay information is back-annotated.

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TYPICAL   Library: saed90nm_typ
Wire Load Model Mode: Inactive.

  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_/Q (DFFX1)     0.03     0.18     0.18 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[73] (net)     1     0.00     0.18 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[73] (bsg_shift_reg_width_p81_stages_p2_0)     0.00     0.18 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[73] (net)                0.00       0.18 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[73] (bp_be_pipe_mem_02_0)     0.00     0.18 f
  core/be/be_calculator/csr_cmd_o[73] (net)                         0.00       0.18 f
  core/be/be_calculator/csr_cmd_o[73] (bp_be_calculator_top_02_0)     0.00     0.18 f
  core/be/csr_cmd[73] (net)                                         0.00       0.18 f
  core/be/be_mem/csr_cmd_i[73] (bp_be_mem_top_02_0)                 0.00       0.18 f
  core/be/be_mem/csr_cmd_i[73] (net)                                0.00       0.18 f
  core/be/be_mem/U23/Z (NBUFFX8)                          0.05      0.08 *     0.26 f
  core/be/be_mem/n75 (net)                     16                   0.00       0.26 f
  core/be/be_mem/csr/csr_cmd_i[73] (bp_be_csr_02_0)                 0.00       0.26 f
  core/be/be_mem/csr/csr_cmd_i[73] (net)                            0.00       0.26 f
  core/be/be_mem/csr/U21/ZN (INVX1)                       0.13      0.07 *     0.33 r
  core/be/be_mem/csr/n2520 (net)               12                   0.00       0.33 r
  core/be/be_mem/csr/U50/QN (NOR2X1)                      0.08      0.07 *     0.39 f
  core/be/be_mem/csr/n195 (net)                 3                   0.00       0.39 f
  core/be/be_mem/csr/U90/QN (NAND2X1)                     0.06      0.03 *     0.43 r
  core/be/be_mem/csr/n38 (net)                  1                   0.00       0.43 r
  core/be/be_mem/csr/U91/QN (NOR2X1)                      0.07      0.05 *     0.48 f
  core/be/be_mem/csr/n53 (net)                  3                   0.00       0.48 f
  core/be/be_mem/csr/U113/QN (NAND2X1)                    0.08      0.05 *     0.53 r
  core/be/be_mem/csr/n1120 (net)                3                   0.00       0.53 r
  core/be/be_mem/csr/U116/QN (NOR2X1)                     0.37      0.22 *     0.74 f
  core/be/be_mem/csr/n55 (net)                 32                   0.00       0.74 f
  core/be/be_mem/csr/U125/Z (NBUFFX2)                     0.07      0.11 *     0.85 f
  core/be/be_mem/csr/n2544 (net)               10                   0.00       0.85 f
  core/be/be_mem/csr/U1199/QN (NOR2X2)                    0.05      0.03 *     0.88 r
  core/be/be_mem/csr/n920 (net)                 1                   0.00       0.88 r
  core/be/be_mem/csr/U1200/QN (NAND2X1)                   0.07      0.05 *     0.92 f
  core/be/be_mem/csr/n1218 (net)                3                   0.00       0.92 f
  core/be/be_mem/csr/U1201/QN (NOR2X2)                    0.07      0.04 *     0.96 r
  core/be/be_mem/csr/n923 (net)                 1                   0.00       0.96 r
  core/be/be_mem/csr/U1206/QN (NAND2X2)                   0.07      0.04 *     1.00 f
  core/be/be_mem/csr/n1332 (net)                4                   0.00       1.00 f
  core/be/be_mem/csr/U1690/ZN (INVX1)                     0.03      0.02 *     1.02 r
  core/be/be_mem/csr/n1275 (net)                1                   0.00       1.02 r
  core/be/be_mem/csr/U1693/QN (NAND4X0)                   0.10      0.05 *     1.07 f
  core/be/be_mem/csr/n1278 (net)                1                   0.00       1.07 f
  core/be/be_mem/csr/U1694/QN (NAND3X0)                   0.07      0.05 *     1.11 r
  core/be/be_mem/csr/n1280 (net)                1                   0.00       1.11 r
  core/be/be_mem/csr/U1695/QN (NAND2X1)                   0.05      0.04 *     1.15 f
  core/be/be_mem/csr/n1285 (net)                1                   0.00       1.15 f
  core/be/be_mem/csr/U1698/QN (NAND2X1)                   0.05      0.03 *     1.18 r
  core/be/be_mem/csr/n1287 (net)                1                   0.00       1.18 r
  core/be/be_mem/csr/U1699/QN (NAND2X1)                   0.04      0.03 *     1.21 f
  core/be/be_mem/csr/n1295 (net)                1                   0.00       1.21 f
  core/be/be_mem/csr/U1705/QN (AOI21X1)                   0.03      0.10 *     1.31 r
  core/be/be_mem/csr/illegal_instr_o (net)      1                   0.00       1.31 r
  core/be/be_mem/csr/illegal_instr_o (bp_be_csr_02_0)               0.00       1.31 r
  core/be/be_mem/csr_illegal_instr_lo (net)                         0.00       1.31 r
  core/be/be_mem/U13/QN (NAND2X1)                         0.05      0.04 *     1.34 f
  core/be/be_mem/n8 (net)                       1                   0.00       1.34 f
  core/be/be_mem/U18/QN (NAND2X2)                         0.07      0.04 *     1.38 r
  core/be/be_mem/exception_ecode_dec_li_illegal_instr_ (net)     5     0.00     1.38 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (bp_be_csr_02_0)      0.00       1.38 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (net)                 0.00       1.38 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (bsg_priority_encode_width_p16_lo_to_hi_p1_3)     0.00     1.38 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (net)                0.00       1.38 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)     0.00     1.38 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (net)              0.00       1.38 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)     0.00     1.38 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (net)     0.00     1.38 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/Q (OR2X1)     0.05     0.07 *     1.45 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[2] (net)     3     0.00     1.45 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)     0.05     0.07 *     1.52 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[3] (net)     3     0.00     1.52 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/Q (OR2X1)     0.04     0.07 *     1.59 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[5] (net)     3     0.00     1.59 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)     0.04     0.07 *     1.65 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[7] (net)     2     0.00     1.65 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/Q (OR2X1)     0.05     0.07 *     1.72 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[8] (net)     3     0.00     1.72 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)     0.04     0.07 *     1.79 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[9] (net)     3     0.00     1.79 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)     0.04     0.07 *     1.86 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[11] (net)     2     0.00     1.86 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/Q (OR2X1)     0.05     0.07 *     1.93 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[12] (net)     3     0.00     1.93 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)     0.05     0.07 *     2.00 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (net)     3     0.00     2.00 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U17/Q (OR2X1)     0.03     0.06 *     2.06 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[15] (net)     1     0.00     2.06 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[15] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)     0.00     2.06 r
  core/be/be_mem/csr/mcause_exception_enc/a/scan_lo[15] (net)       0.00       2.06 r
  core/be/be_mem/csr/mcause_exception_enc/a/U18/Q (AND2X1)     0.03     0.05 *     2.11 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[15] (net)     1       0.00       2.11 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[15] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)     0.00     2.11 r
  core/be/be_mem/csr/mcause_exception_enc/enc_lo[15] (net)          0.00       2.11 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[15] (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)     0.00     2.11 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[15] (net)             0.00       2.11 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[7] (bsg_encode_one_hot_width_p8_11)     0.00     2.11 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[7] (net)     0.00     2.11 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[3] (bsg_encode_one_hot_width_p4_42)     0.00     2.11 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[3] (net)     0.00     2.11 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[1] (bsg_encode_one_hot_width_p2_82)     0.00     2.11 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[1] (net)     0.00     2.11 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/i[0] (bsg_encode_one_hot_width_p1_158)     0.00     2.11 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/i[0] (net)     0.00     2.11 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/U3/Z (NBUFFX2)     0.03     0.05 *     2.16 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/v_o (net)     2     0.00     2.16 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p1_158)     0.00     2.16 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/addr_o[0] (net)     0.00     2.16 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/Q (OR2X1)     0.04     0.05 *     2.22 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (net)     2     0.00     2.22 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p2_82)     0.00     2.22 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/addr_o[1] (net)     0.00     2.22 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)     0.04     0.06 *     2.28 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (net)     2     0.00     2.28 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p4_42)     0.00     2.28 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/addr_o[2] (net)     0.00     2.28 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X2)     0.05     0.07 *     2.35 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (net)     5     0.00     2.35 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (bsg_encode_one_hot_width_p8_11)     0.00     2.35 r
  core/be/be_mem/csr/mcause_exception_enc/b/addr_o[3] (net)         0.00       2.35 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)     0.03     0.05 *     2.40 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (net)     1         0.00       2.40 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)     0.00     2.40 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (net)                 0.00       2.40 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (bsg_priority_encode_width_p16_lo_to_hi_p1_3)     0.00     2.40 r
  core/be/be_mem/csr/exception_ecode_v_li (net)                     0.00       2.40 r
  core/be/be_mem/csr/U1249/QN (NAND3X0)                   0.10      0.06 *     2.45 f
  core/be/be_mem/csr/n1115 (net)                4                   0.00       2.45 f
  core/be/be_mem/csr/U1250/ZN (INVX1)                     0.07      0.04 *     2.50 r
  core/be/be_mem/csr/trap_pkt_o[4] (net)        3                   0.00       2.50 r
  core/be/be_mem/csr/U1251/QN (NOR2X1)                    0.07      0.05 *     2.55 f
  core/be/be_mem/csr/n1202 (net)                3                   0.00       2.55 f
  core/be/be_mem/csr/U1268/Q (AND2X2)                     0.31      0.23 *     2.78 f
  core/be/be_mem/csr/trap_pkt_o[2] (net)       40                   0.00       2.78 f
  core/be/be_mem/csr/trap_pkt_o[2] (bp_be_csr_02_0)                 0.00       2.78 f
  core/be/be_mem/trap_pkt_o[2] (net)                                0.00       2.78 f
  core/be/be_mem/trap_pkt_o[2] (bp_be_mem_top_02_0)                 0.00       2.78 f
  core/be/trap_pkt[2] (net)                                         0.00       2.78 f
  core/be/be_checker/trap_pkt_i[2] (bp_be_checker_top_02_0)         0.00       2.78 f
  core/be/be_checker/trap_pkt_i[2] (net)                            0.00       2.78 f
  core/be/be_checker/director/trap_pkt_i[2] (bp_be_director_02_0)     0.00     2.78 f
  core/be/be_checker/director/trap_pkt_i[2] (net)                   0.00       2.78 f
  core/be/be_checker/director/U11/Q (OR3X1)               0.07      0.11 *     2.89 f
  core/be/be_checker/director/n_3_net_ (net)     3                  0.00       2.89 f
  core/be/be_checker/director/U161/QN (NAND2X1)           0.08      0.04 *     2.93 r
  core/be/be_checker/director/n302 (net)        2                   0.00       2.93 r
  core/be/be_checker/director/U193/Z (NBUFFX2)            0.05      0.08 *     3.01 r
  core/be/be_checker/director/n335 (net)        4                   0.00       3.01 r
  core/be/be_checker/director/U410/QN (NAND4X1)           0.14      0.15 *     3.16 f
  core/be/be_checker/director/flush_o (net)     7                   0.00       3.16 f
  core/be/be_checker/director/flush_o (bp_be_director_02_0)         0.00       3.16 f
  core/be/be_checker/flush_o (net)                                  0.00       3.16 f
  core/be/be_checker/flush_o (bp_be_checker_top_02_0)               0.00       3.16 f
  core/be/flush (net)                                               0.00       3.16 f
  core/be/be_calculator/flush_i (bp_be_calculator_top_02_0)         0.00       3.16 f
  core/be/be_calculator/flush_i (net)                               0.00       3.16 f
  core/be/be_calculator/U21/Q (OR2X2)                     0.06      0.10 *     3.25 f
  core/be/be_calculator/exc_stage_n_1__poison_v_ (net)     5        0.00       3.25 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (bp_be_pipe_mem_02_0)     0.00     3.25 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (net)                   0.00       3.25 f
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X2)         0.17      0.09 *     3.34 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (net)     3            0.00       3.34 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (bp_be_pipe_mem_02_0)     0.00     3.34 r
  core/be/be_calculator/mmu_cmd_v_o (net)                           0.00       3.34 r
  core/be/be_calculator/mmu_cmd_v_o (bp_be_calculator_top_02_0)     0.00       3.34 r
  core/be/mmu_cmd_v (net)                                           0.00       3.34 r
  core/be/be_mem/mmu_cmd_v_i (bp_be_mem_top_02_0)                   0.00       3.34 r
  core/be/be_mem/mmu_cmd_v_i (net)                                  0.00       3.34 r
  core/be/be_mem/U270/Q (MUX21X2)                         0.16      0.18 *     3.53 r
  core/be/be_mem/dcache_pkt_v (net)             2                   0.00       3.53 r
  core/be/be_mem/dcache/v_i (bp_be_dcache_02_0_0)                   0.00       3.53 r
  core/be/be_mem/dcache/v_i (net)                                   0.00       3.53 r
  core/be/be_mem/dcache/U137/QN (NAND3X2)                 0.10      0.18 *     3.71 f
  core/be/be_mem/dcache/n664 (net)              9                   0.00       3.71 f
  core/be/be_mem/dcache/U138/QN (NOR2X2)                  0.20      0.10 *     3.81 r
  core/be/be_mem/dcache/n734 (net)             10                   0.00       3.81 r
  core/be/be_mem/dcache/U1189/QN (NOR2X1)                 0.39      0.25 *     4.06 f
  core/be/be_mem/dcache/n733 (net)             13                   0.00       4.06 f
  core/be/be_mem/dcache/U1190/ZN (INVX1)                  0.10      0.04 *     4.10 r
  core/be/be_mem/dcache/n649 (net)              1                   0.00       4.10 r
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                 0.17      0.10 *     4.20 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3            0.00       4.20 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)     0.00     4.20 f
  core/be/be_mem/data_mem_pkt_ready_o (net)                         0.00       4.20 f
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)          0.00       4.20 f
  core/be/data_mem_pkt_ready_o (net)                                0.00       4.20 f
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                     0.00       4.20 f
  core/data_mem_pkt_ready_o[1] (net)                                0.00       4.20 f
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)               0.00       4.20 f
  data_mem_pkt_ready_lo[1] (net)                                    0.00       4.20 f
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                     0.00       4.20 f
  uce_1__uce/data_mem_pkt_ready_i (net)                             0.00       4.20 f
  uce_1__uce/U51/QN (NAND2X1)                             0.09      0.06 *     4.25 r
  uce_1__uce/n19 (net)                          2                   0.00       4.25 r
  uce_1__uce/U52/ZN (INVX1)                               0.07      0.05 *     4.30 f
  uce_1__uce/n36 (net)                          4                   0.00       4.30 f
  uce_1__uce/U53/Q (OA221X1)                              0.06      0.10 *     4.40 f
  uce_1__uce/cache_req_complete_o (net)         2                   0.00       4.40 f
  uce_1__uce/U72/ZN (INVX1)                               0.06      0.04 *     4.44 r
  uce_1__uce/n106 (net)                         2                   0.00       4.44 r
  uce_1__uce/U720/QN (NAND3X0)                            0.16      0.09 *     4.52 f
  uce_1__uce/mem_resp_yumi_o (net)              3                   0.00       4.52 f
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                          0.00       4.52 f
  mem_resp_yumi_lo[1] (net)                                         0.00       4.52 f
  U3127/Q (OA221X1)                                       0.10      0.14 *     4.67 f
  mem_resp_yumi_o (net)                         1                   0.00       4.67 f
  mem_resp_yumi_o (out)                                   0.10      0.00 *     4.67 f
  data arrival time                                                            4.67

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  output external delay                                            -0.10       5.90
  data required time                                                           5.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.90
  data arrival time                                                           -4.67
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  1.23


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_/CLK (DFFX1)     0.00     0.00 #     0.00 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_/Q (DFFX1)     0.03     0.18     0.18 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[73] (net)     1     0.00     0.18 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[73] (bsg_shift_reg_width_p81_stages_p2_0)     0.00     0.18 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[73] (net)                0.00       0.18 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[73] (bp_be_pipe_mem_02_0)     0.00     0.18 f
  core/be/be_calculator/csr_cmd_o[73] (net)                         0.00       0.18 f
  core/be/be_calculator/csr_cmd_o[73] (bp_be_calculator_top_02_0)     0.00     0.18 f
  core/be/csr_cmd[73] (net)                                         0.00       0.18 f
  core/be/be_mem/csr_cmd_i[73] (bp_be_mem_top_02_0)                 0.00       0.18 f
  core/be/be_mem/csr_cmd_i[73] (net)                                0.00       0.18 f
  core/be/be_mem/U23/Z (NBUFFX8)                          0.05      0.08 *     0.26 f
  core/be/be_mem/n75 (net)                     16                   0.00       0.26 f
  core/be/be_mem/csr/csr_cmd_i[73] (bp_be_csr_02_0)                 0.00       0.26 f
  core/be/be_mem/csr/csr_cmd_i[73] (net)                            0.00       0.26 f
  core/be/be_mem/csr/U21/ZN (INVX1)                       0.13      0.07 *     0.33 r
  core/be/be_mem/csr/n2520 (net)               12                   0.00       0.33 r
  core/be/be_mem/csr/U50/QN (NOR2X1)                      0.08      0.07 *     0.39 f
  core/be/be_mem/csr/n195 (net)                 3                   0.00       0.39 f
  core/be/be_mem/csr/U90/QN (NAND2X1)                     0.06      0.03 *     0.43 r
  core/be/be_mem/csr/n38 (net)                  1                   0.00       0.43 r
  core/be/be_mem/csr/U91/QN (NOR2X1)                      0.07      0.05 *     0.48 f
  core/be/be_mem/csr/n53 (net)                  3                   0.00       0.48 f
  core/be/be_mem/csr/U113/QN (NAND2X1)                    0.08      0.05 *     0.53 r
  core/be/be_mem/csr/n1120 (net)                3                   0.00       0.53 r
  core/be/be_mem/csr/U116/QN (NOR2X1)                     0.37      0.22 *     0.74 f
  core/be/be_mem/csr/n55 (net)                 32                   0.00       0.74 f
  core/be/be_mem/csr/U125/Z (NBUFFX2)                     0.07      0.11 *     0.85 f
  core/be/be_mem/csr/n2544 (net)               10                   0.00       0.85 f
  core/be/be_mem/csr/U1199/QN (NOR2X2)                    0.05      0.03 *     0.88 r
  core/be/be_mem/csr/n920 (net)                 1                   0.00       0.88 r
  core/be/be_mem/csr/U1200/QN (NAND2X1)                   0.07      0.05 *     0.92 f
  core/be/be_mem/csr/n1218 (net)                3                   0.00       0.92 f
  core/be/be_mem/csr/U1201/QN (NOR2X2)                    0.07      0.04 *     0.96 r
  core/be/be_mem/csr/n923 (net)                 1                   0.00       0.96 r
  core/be/be_mem/csr/U1206/QN (NAND2X2)                   0.07      0.04 *     1.00 f
  core/be/be_mem/csr/n1332 (net)                4                   0.00       1.00 f
  core/be/be_mem/csr/U1690/ZN (INVX1)                     0.03      0.02 *     1.02 r
  core/be/be_mem/csr/n1275 (net)                1                   0.00       1.02 r
  core/be/be_mem/csr/U1693/QN (NAND4X0)                   0.10      0.05 *     1.07 f
  core/be/be_mem/csr/n1278 (net)                1                   0.00       1.07 f
  core/be/be_mem/csr/U1694/QN (NAND3X0)                   0.07      0.05 *     1.11 r
  core/be/be_mem/csr/n1280 (net)                1                   0.00       1.11 r
  core/be/be_mem/csr/U1695/QN (NAND2X1)                   0.05      0.04 *     1.15 f
  core/be/be_mem/csr/n1285 (net)                1                   0.00       1.15 f
  core/be/be_mem/csr/U1698/QN (NAND2X1)                   0.05      0.03 *     1.18 r
  core/be/be_mem/csr/n1287 (net)                1                   0.00       1.18 r
  core/be/be_mem/csr/U1699/QN (NAND2X1)                   0.04      0.03 *     1.21 f
  core/be/be_mem/csr/n1295 (net)                1                   0.00       1.21 f
  core/be/be_mem/csr/U1705/QN (AOI21X1)                   0.03      0.10 *     1.31 r
  core/be/be_mem/csr/illegal_instr_o (net)      1                   0.00       1.31 r
  core/be/be_mem/csr/illegal_instr_o (bp_be_csr_02_0)               0.00       1.31 r
  core/be/be_mem/csr_illegal_instr_lo (net)                         0.00       1.31 r
  core/be/be_mem/U13/QN (NAND2X1)                         0.05      0.04 *     1.34 f
  core/be/be_mem/n8 (net)                       1                   0.00       1.34 f
  core/be/be_mem/U18/QN (NAND2X2)                         0.07      0.04 *     1.38 r
  core/be/be_mem/exception_ecode_dec_li_illegal_instr_ (net)     5     0.00     1.38 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (bp_be_csr_02_0)      0.00       1.38 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (net)                 0.00       1.38 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (bsg_priority_encode_width_p16_lo_to_hi_p1_3)     0.00     1.38 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (net)                0.00       1.38 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)     0.00     1.38 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (net)              0.00       1.38 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)     0.00     1.38 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (net)     0.00     1.38 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/Q (OR2X1)     0.05     0.07 *     1.45 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[2] (net)     3     0.00     1.45 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)     0.05     0.07 *     1.52 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[3] (net)     3     0.00     1.52 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/Q (OR2X1)     0.04     0.07 *     1.59 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[5] (net)     3     0.00     1.59 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)     0.04     0.07 *     1.65 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[7] (net)     2     0.00     1.65 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/Q (OR2X1)     0.05     0.07 *     1.72 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[8] (net)     3     0.00     1.72 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)     0.04     0.07 *     1.79 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[9] (net)     3     0.00     1.79 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)     0.04     0.07 *     1.86 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[11] (net)     2     0.00     1.86 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/Q (OR2X1)     0.05     0.07 *     1.93 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[12] (net)     3     0.00     1.93 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)     0.05     0.07 *     2.00 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (net)     3     0.00     2.00 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U17/Q (OR2X1)     0.03     0.06 *     2.06 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[15] (net)     1     0.00     2.06 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[15] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)     0.00     2.06 r
  core/be/be_mem/csr/mcause_exception_enc/a/scan_lo[15] (net)       0.00       2.06 r
  core/be/be_mem/csr/mcause_exception_enc/a/U18/Q (AND2X1)     0.03     0.05 *     2.11 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[15] (net)     1       0.00       2.11 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[15] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)     0.00     2.11 r
  core/be/be_mem/csr/mcause_exception_enc/enc_lo[15] (net)          0.00       2.11 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[15] (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)     0.00     2.11 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[15] (net)             0.00       2.11 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[7] (bsg_encode_one_hot_width_p8_11)     0.00     2.11 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[7] (net)     0.00     2.11 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[3] (bsg_encode_one_hot_width_p4_42)     0.00     2.11 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[3] (net)     0.00     2.11 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[1] (bsg_encode_one_hot_width_p2_82)     0.00     2.11 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[1] (net)     0.00     2.11 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/i[0] (bsg_encode_one_hot_width_p1_158)     0.00     2.11 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/i[0] (net)     0.00     2.11 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/U3/Z (NBUFFX2)     0.03     0.05 *     2.16 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/v_o (net)     2     0.00     2.16 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p1_158)     0.00     2.16 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/addr_o[0] (net)     0.00     2.16 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/Q (OR2X1)     0.04     0.05 *     2.22 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (net)     2     0.00     2.22 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p2_82)     0.00     2.22 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/addr_o[1] (net)     0.00     2.22 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)     0.04     0.06 *     2.28 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (net)     2     0.00     2.28 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p4_42)     0.00     2.28 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/addr_o[2] (net)     0.00     2.28 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X2)     0.05     0.07 *     2.35 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (net)     5     0.00     2.35 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (bsg_encode_one_hot_width_p8_11)     0.00     2.35 r
  core/be/be_mem/csr/mcause_exception_enc/b/addr_o[3] (net)         0.00       2.35 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)     0.03     0.05 *     2.40 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (net)     1         0.00       2.40 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)     0.00     2.40 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (net)                 0.00       2.40 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (bsg_priority_encode_width_p16_lo_to_hi_p1_3)     0.00     2.40 r
  core/be/be_mem/csr/exception_ecode_v_li (net)                     0.00       2.40 r
  core/be/be_mem/csr/U1249/QN (NAND3X0)                   0.10      0.06 *     2.45 f
  core/be/be_mem/csr/n1115 (net)                4                   0.00       2.45 f
  core/be/be_mem/csr/U1250/ZN (INVX1)                     0.07      0.04 *     2.50 r
  core/be/be_mem/csr/trap_pkt_o[4] (net)        3                   0.00       2.50 r
  core/be/be_mem/csr/U1251/QN (NOR2X1)                    0.07      0.05 *     2.55 f
  core/be/be_mem/csr/n1202 (net)                3                   0.00       2.55 f
  core/be/be_mem/csr/U1268/Q (AND2X2)                     0.31      0.23 *     2.78 f
  core/be/be_mem/csr/trap_pkt_o[2] (net)       40                   0.00       2.78 f
  core/be/be_mem/csr/trap_pkt_o[2] (bp_be_csr_02_0)                 0.00       2.78 f
  core/be/be_mem/trap_pkt_o[2] (net)                                0.00       2.78 f
  core/be/be_mem/trap_pkt_o[2] (bp_be_mem_top_02_0)                 0.00       2.78 f
  core/be/trap_pkt[2] (net)                                         0.00       2.78 f
  core/be/be_checker/trap_pkt_i[2] (bp_be_checker_top_02_0)         0.00       2.78 f
  core/be/be_checker/trap_pkt_i[2] (net)                            0.00       2.78 f
  core/be/be_checker/director/trap_pkt_i[2] (bp_be_director_02_0)     0.00     2.78 f
  core/be/be_checker/director/trap_pkt_i[2] (net)                   0.00       2.78 f
  core/be/be_checker/director/U11/Q (OR3X1)               0.07      0.11 *     2.89 f
  core/be/be_checker/director/n_3_net_ (net)     3                  0.00       2.89 f
  core/be/be_checker/director/U161/QN (NAND2X1)           0.08      0.04 *     2.93 r
  core/be/be_checker/director/n302 (net)        2                   0.00       2.93 r
  core/be/be_checker/director/U193/Z (NBUFFX2)            0.05      0.08 *     3.01 r
  core/be/be_checker/director/n335 (net)        4                   0.00       3.01 r
  core/be/be_checker/director/U410/QN (NAND4X1)           0.14      0.15 *     3.16 f
  core/be/be_checker/director/flush_o (net)     7                   0.00       3.16 f
  core/be/be_checker/director/flush_o (bp_be_director_02_0)         0.00       3.16 f
  core/be/be_checker/flush_o (net)                                  0.00       3.16 f
  core/be/be_checker/flush_o (bp_be_checker_top_02_0)               0.00       3.16 f
  core/be/flush (net)                                               0.00       3.16 f
  core/be/be_calculator/flush_i (bp_be_calculator_top_02_0)         0.00       3.16 f
  core/be/be_calculator/flush_i (net)                               0.00       3.16 f
  core/be/be_calculator/U21/Q (OR2X2)                     0.06      0.10 *     3.25 f
  core/be/be_calculator/exc_stage_n_1__poison_v_ (net)     5        0.00       3.25 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (bp_be_pipe_mem_02_0)     0.00     3.25 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (net)                   0.00       3.25 f
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X2)         0.17      0.09 *     3.34 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (net)     3            0.00       3.34 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (bp_be_pipe_mem_02_0)     0.00     3.34 r
  core/be/be_calculator/mmu_cmd_v_o (net)                           0.00       3.34 r
  core/be/be_calculator/mmu_cmd_v_o (bp_be_calculator_top_02_0)     0.00       3.34 r
  core/be/mmu_cmd_v (net)                                           0.00       3.34 r
  core/be/be_mem/mmu_cmd_v_i (bp_be_mem_top_02_0)                   0.00       3.34 r
  core/be/be_mem/mmu_cmd_v_i (net)                                  0.00       3.34 r
  core/be/be_mem/U270/Q (MUX21X2)                         0.16      0.18 *     3.53 r
  core/be/be_mem/dcache_pkt_v (net)             2                   0.00       3.53 r
  core/be/be_mem/dcache/v_i (bp_be_dcache_02_0_0)                   0.00       3.53 r
  core/be/be_mem/dcache/v_i (net)                                   0.00       3.53 r
  core/be/be_mem/dcache/U137/QN (NAND3X2)                 0.10      0.18 *     3.71 f
  core/be/be_mem/dcache/n664 (net)              9                   0.00       3.71 f
  core/be/be_mem/dcache/U138/QN (NOR2X2)                  0.20      0.10 *     3.81 r
  core/be/be_mem/dcache/n734 (net)             10                   0.00       3.81 r
  core/be/be_mem/dcache/U1189/QN (NOR2X1)                 0.39      0.25 *     4.06 f
  core/be/be_mem/dcache/n733 (net)             13                   0.00       4.06 f
  core/be/be_mem/dcache/U1190/ZN (INVX1)                  0.10      0.04 *     4.10 r
  core/be/be_mem/dcache/n649 (net)              1                   0.00       4.10 r
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                 0.17      0.10 *     4.20 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3            0.00       4.20 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)     0.00     4.20 f
  core/be/be_mem/data_mem_pkt_ready_o (net)                         0.00       4.20 f
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)          0.00       4.20 f
  core/be/data_mem_pkt_ready_o (net)                                0.00       4.20 f
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                     0.00       4.20 f
  core/data_mem_pkt_ready_o[1] (net)                                0.00       4.20 f
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)               0.00       4.20 f
  data_mem_pkt_ready_lo[1] (net)                                    0.00       4.20 f
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                     0.00       4.20 f
  uce_1__uce/data_mem_pkt_ready_i (net)                             0.00       4.20 f
  uce_1__uce/U51/QN (NAND2X1)                             0.09      0.06 *     4.25 r
  uce_1__uce/n19 (net)                          2                   0.00       4.25 r
  uce_1__uce/U52/ZN (INVX1)                               0.07      0.05 *     4.30 f
  uce_1__uce/n36 (net)                          4                   0.00       4.30 f
  uce_1__uce/U53/Q (OA221X1)                              0.06      0.10 *     4.40 f
  uce_1__uce/cache_req_complete_o (net)         2                   0.00       4.40 f
  uce_1__uce/U72/ZN (INVX1)                               0.06      0.04 *     4.44 r
  uce_1__uce/n106 (net)                         2                   0.00       4.44 r
  uce_1__uce/U720/QN (NAND3X0)                            0.16      0.09 *     4.52 f
  uce_1__uce/mem_resp_yumi_o (net)              3                   0.00       4.52 f
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                          0.00       4.52 f
  mem_resp_yumi_lo[1] (net)                                         0.00       4.52 f
  U3128/Q (AO22X1)                                        0.09      0.13 *     4.66 f
  io_resp_yumi_o (net)                          1                   0.00       4.66 f
  io_resp_yumi_o (out)                                    0.09      0.00 *     4.66 f
  data arrival time                                                            4.66

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  output external delay                                            -0.10       5.90
  data required time                                                           5.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.90
  data arrival time                                                           -4.66
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  1.24


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_v_o (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)     0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)       0.61      0.43       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    50                   0.00       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)     0.00     0.43 r
  fifo_1__mem_fifo/v_o (net)                                        0.00       0.43 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                  0.00       0.43 r
  fifo_v_lo[1] (net)                                                0.00       0.43 r
  U1755/Z (NBUFFX2)                                       0.25      0.24 *     0.66 r
  n441 (net)                                   31                   0.00       0.66 r
  U1810/Q (MUX21X1)                                       0.17      0.17 *     0.84 r
  io_cmd_o[27] (net)                            5                   0.00       0.84 r
  U1989/QN (NOR4X0)                                       0.12      0.09 *     0.92 f
  n37 (net)                                     1                   0.00       0.92 f
  U1991/QN (NAND4X0)                                      0.08      0.06 *     0.98 r
  n39 (net)                                     1                   0.00       0.98 r
  U1992/QN (NOR3X0)                                       0.11      0.08 *     1.06 f
  n238 (net)                                    2                   0.00       1.06 f
  U1995/QN (NAND2X0)                                      0.10      0.06 *     1.12 r
  n236 (net)                                    2                   0.00       1.12 r
  U3122/QN (NOR2X0)                                       0.12      0.09 *     1.20 f
  io_cmd_v_o (net)                              1                   0.00       1.20 f
  io_cmd_v_o (out)                                        0.12      0.00 *     1.20 f
  data arrival time                                                            1.20

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  output external delay                                            -0.10       5.90
  data required time                                                           5.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.90
  data arrival time                                                           -1.20
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  4.70


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_v_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)     0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)       0.61      0.43       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    50                   0.00       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)     0.00     0.43 r
  fifo_1__mem_fifo/v_o (net)                                        0.00       0.43 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                  0.00       0.43 r
  fifo_v_lo[1] (net)                                                0.00       0.43 r
  U1755/Z (NBUFFX2)                                       0.25      0.24 *     0.66 r
  n441 (net)                                   31                   0.00       0.66 r
  U1810/Q (MUX21X1)                                       0.17      0.17 *     0.84 r
  io_cmd_o[27] (net)                            5                   0.00       0.84 r
  U1989/QN (NOR4X0)                                       0.12      0.09 *     0.92 f
  n37 (net)                                     1                   0.00       0.92 f
  U1991/QN (NAND4X0)                                      0.08      0.06 *     0.98 r
  n39 (net)                                     1                   0.00       0.98 r
  U1992/QN (NOR3X0)                                       0.11      0.08 *     1.06 f
  n238 (net)                                    2                   0.00       1.06 f
  U3123/QN (NOR2X0)                                       0.15      0.08 *     1.14 r
  mem_cmd_v_o (net)                             1                   0.00       1.14 r
  mem_cmd_v_o (out)                                       0.15      0.00 *     1.14 r
  data arrival time                                                            1.14

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  output external delay                                            -0.10       5.90
  data required time                                                           5.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.90
  data arrival time                                                           -1.14
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  4.76


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[27]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)     0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)       0.61      0.43       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    50                   0.00       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)     0.00     0.43 r
  fifo_1__mem_fifo/v_o (net)                                        0.00       0.43 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                  0.00       0.43 r
  fifo_v_lo[1] (net)                                                0.00       0.43 r
  U1755/Z (NBUFFX2)                                       0.25      0.24 *     0.66 r
  n441 (net)                                   31                   0.00       0.66 r
  U1810/Q (MUX21X1)                                       0.17      0.17 *     0.84 r
  io_cmd_o[27] (net)                            5                   0.00       0.84 r
  U1811/Z (NBUFFX2)                                       0.04      0.09 *     0.93 r
  mem_cmd_o[27] (net)                           1                   0.00       0.93 r
  mem_cmd_o[27] (out)                                     0.04      0.00 *     0.93 r
  data arrival time                                                            0.93

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  output external delay                                            -0.10       5.90
  data required time                                                           5.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.90
  data arrival time                                                           -0.93
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  4.97


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[25]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)     0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)       0.61      0.43       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    50                   0.00       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)     0.00     0.43 r
  fifo_1__mem_fifo/v_o (net)                                        0.00       0.43 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                  0.00       0.43 r
  fifo_v_lo[1] (net)                                                0.00       0.43 r
  U1755/Z (NBUFFX2)                                       0.25      0.24 *     0.66 r
  n441 (net)                                   31                   0.00       0.66 r
  U1806/Q (MUX21X1)                                       0.16      0.17 *     0.84 r
  io_cmd_o[25] (net)                            6                   0.00       0.84 r
  U1807/Z (NBUFFX2)                                       0.04      0.09 *     0.92 r
  mem_cmd_o[25] (net)                           1                   0.00       0.92 r
  mem_cmd_o[25] (out)                                     0.04      0.00 *     0.92 r
  data arrival time                                                            0.92

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  output external delay                                            -0.10       5.90
  data required time                                                           5.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.90
  data arrival time                                                           -0.92
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  4.98


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[18]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)     0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)       0.61      0.43       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    50                   0.00       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)     0.00     0.43 r
  fifo_1__mem_fifo/v_o (net)                                        0.00       0.43 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                  0.00       0.43 r
  fifo_v_lo[1] (net)                                                0.00       0.43 r
  U1755/Z (NBUFFX2)                                       0.25      0.24 *     0.66 r
  n441 (net)                                   31                   0.00       0.66 r
  U1792/Q (MUX21X1)                                       0.16      0.17 *     0.83 r
  io_cmd_o[18] (net)                            4                   0.00       0.83 r
  U1793/Z (NBUFFX2)                                       0.05      0.09 *     0.92 r
  mem_cmd_o[18] (net)                           1                   0.00       0.92 r
  mem_cmd_o[18] (out)                                     0.05      0.00 *     0.92 r
  data arrival time                                                            0.92

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  output external delay                                            -0.10       5.90
  data required time                                                           5.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.90
  data arrival time                                                           -0.92
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  4.98


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[30]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)     0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)       0.61      0.43       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    50                   0.00       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)     0.00     0.43 r
  fifo_1__mem_fifo/v_o (net)                                        0.00       0.43 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                  0.00       0.43 r
  fifo_v_lo[1] (net)                                                0.00       0.43 r
  U1755/Z (NBUFFX2)                                       0.25      0.24 *     0.66 r
  n441 (net)                                   31                   0.00       0.66 r
  U1816/Q (MUX21X1)                                       0.16      0.17 *     0.83 r
  io_cmd_o[30] (net)                            4                   0.00       0.83 r
  U1817/Z (NBUFFX2)                                       0.05      0.09 *     0.92 r
  mem_cmd_o[30] (net)                           1                   0.00       0.92 r
  mem_cmd_o[30] (out)                                     0.05      0.00 *     0.92 r
  data arrival time                                                            0.92

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  output external delay                                            -0.10       5.90
  data required time                                                           5.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.90
  data arrival time                                                           -0.92
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  4.98


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[7]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)     0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)       0.61      0.43       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    50                   0.00       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)     0.00     0.43 r
  fifo_1__mem_fifo/v_o (net)                                        0.00       0.43 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                  0.00       0.43 r
  fifo_v_lo[1] (net)                                                0.00       0.43 r
  U1755/Z (NBUFFX2)                                       0.25      0.24 *     0.66 r
  n441 (net)                                   31                   0.00       0.66 r
  U1770/Q (MUX21X1)                                       0.15      0.16 *     0.83 r
  io_cmd_o[7] (net)                             4                   0.00       0.83 r
  U1771/Z (NBUFFX2)                                       0.06      0.09 *     0.92 r
  mem_cmd_o[7] (net)                            1                   0.00       0.92 r
  mem_cmd_o[7] (out)                                      0.06      0.00 *     0.92 r
  data arrival time                                                            0.92

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  output external delay                                            -0.10       5.90
  data required time                                                           5.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.90
  data arrival time                                                           -0.92
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  4.98


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[6]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)     0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)       0.61      0.43       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    50                   0.00       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)     0.00     0.43 r
  fifo_1__mem_fifo/v_o (net)                                        0.00       0.43 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                  0.00       0.43 r
  fifo_v_lo[1] (net)                                                0.00       0.43 r
  U1755/Z (NBUFFX2)                                       0.25      0.24 *     0.66 r
  n441 (net)                                   31                   0.00       0.66 r
  U1768/Q (MUX21X1)                                       0.15      0.16 *     0.83 r
  io_cmd_o[6] (net)                             4                   0.00       0.83 r
  U1769/Z (NBUFFX2)                                       0.06      0.09 *     0.92 r
  mem_cmd_o[6] (net)                            1                   0.00       0.92 r
  mem_cmd_o[6] (out)                                      0.06      0.00 *     0.92 r
  data arrival time                                                            0.92

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  output external delay                                            -0.10       5.90
  data required time                                                           5.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.90
  data arrival time                                                           -0.92
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  4.98


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[26]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)     0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)       0.61      0.43       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    50                   0.00       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)     0.00     0.43 r
  fifo_1__mem_fifo/v_o (net)                                        0.00       0.43 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                  0.00       0.43 r
  fifo_v_lo[1] (net)                                                0.00       0.43 r
  U1755/Z (NBUFFX2)                                       0.25      0.24 *     0.66 r
  n441 (net)                                   31                   0.00       0.66 r
  U1808/Q (MUX21X1)                                       0.16      0.17 *     0.83 r
  io_cmd_o[26] (net)                            5                   0.00       0.83 r
  U1809/Z (NBUFFX2)                                       0.04      0.09 *     0.92 r
  mem_cmd_o[26] (net)                           1                   0.00       0.92 r
  mem_cmd_o[26] (out)                                     0.04      0.00 *     0.92 r
  data arrival time                                                            0.92

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  output external delay                                            -0.10       5.90
  data required time                                                           5.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.90
  data arrival time                                                           -0.92
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  4.98


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[12]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)     0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)       0.61      0.43       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    50                   0.00       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)     0.00     0.43 r
  fifo_1__mem_fifo/v_o (net)                                        0.00       0.43 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                  0.00       0.43 r
  fifo_v_lo[1] (net)                                                0.00       0.43 r
  U1755/Z (NBUFFX2)                                       0.25      0.24 *     0.66 r
  n441 (net)                                   31                   0.00       0.66 r
  U1780/Q (MUX21X1)                                       0.14      0.16 *     0.83 r
  io_cmd_o[12] (net)                            4                   0.00       0.83 r
  U1781/Z (NBUFFX2)                                       0.06      0.09 *     0.92 r
  mem_cmd_o[12] (net)                           1                   0.00       0.92 r
  mem_cmd_o[12] (out)                                     0.06      0.00 *     0.92 r
  data arrival time                                                            0.92

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  output external delay                                            -0.10       5.90
  data required time                                                           5.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.90
  data arrival time                                                           -0.92
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  4.98


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[35]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)     0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)       0.61      0.43       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    50                   0.00       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)     0.00     0.43 r
  fifo_1__mem_fifo/v_o (net)                                        0.00       0.43 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                  0.00       0.43 r
  fifo_v_lo[1] (net)                                                0.00       0.43 r
  U1755/Z (NBUFFX2)                                       0.25      0.24 *     0.66 r
  n441 (net)                                   31                   0.00       0.66 r
  U1826/Q (MUX21X1)                                       0.15      0.17 *     0.83 r
  io_cmd_o[35] (net)                            5                   0.00       0.83 r
  U1827/Z (NBUFFX2)                                       0.04      0.08 *     0.91 r
  mem_cmd_o[35] (net)                           1                   0.00       0.91 r
  mem_cmd_o[35] (out)                                     0.04      0.00 *     0.91 r
  data arrival time                                                            0.91

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  output external delay                                            -0.10       5.90
  data required time                                                           5.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.90
  data arrival time                                                           -0.91
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  4.99


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[28]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)     0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)       0.61      0.43       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    50                   0.00       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)     0.00     0.43 r
  fifo_1__mem_fifo/v_o (net)                                        0.00       0.43 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                  0.00       0.43 r
  fifo_v_lo[1] (net)                                                0.00       0.43 r
  U1755/Z (NBUFFX2)                                       0.25      0.24 *     0.66 r
  n441 (net)                                   31                   0.00       0.66 r
  U1812/Q (MUX21X1)                                       0.14      0.16 *     0.83 r
  io_cmd_o[28] (net)                            4                   0.00       0.83 r
  U1813/Z (NBUFFX2)                                       0.05      0.09 *     0.91 r
  mem_cmd_o[28] (net)                           1                   0.00       0.91 r
  mem_cmd_o[28] (out)                                     0.05      0.00 *     0.91 r
  data arrival time                                                            0.91

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  output external delay                                            -0.10       5.90
  data required time                                                           5.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.90
  data arrival time                                                           -0.91
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  4.99


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[29]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)     0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)       0.61      0.43       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    50                   0.00       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)     0.00     0.43 r
  fifo_1__mem_fifo/v_o (net)                                        0.00       0.43 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                  0.00       0.43 r
  fifo_v_lo[1] (net)                                                0.00       0.43 r
  U1755/Z (NBUFFX2)                                       0.25      0.24 *     0.66 r
  n441 (net)                                   31                   0.00       0.66 r
  U1814/Q (MUX21X1)                                       0.14      0.16 *     0.83 r
  io_cmd_o[29] (net)                            4                   0.00       0.83 r
  U1815/Z (NBUFFX2)                                       0.04      0.08 *     0.91 r
  mem_cmd_o[29] (net)                           1                   0.00       0.91 r
  mem_cmd_o[29] (out)                                     0.04      0.00 *     0.91 r
  data arrival time                                                            0.91

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  output external delay                                            -0.10       5.90
  data required time                                                           5.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.90
  data arrival time                                                           -0.91
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  4.99


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[8]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)     0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)       0.61      0.43       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    50                   0.00       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)     0.00     0.43 r
  fifo_1__mem_fifo/v_o (net)                                        0.00       0.43 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                  0.00       0.43 r
  fifo_v_lo[1] (net)                                                0.00       0.43 r
  U1755/Z (NBUFFX2)                                       0.25      0.24 *     0.66 r
  n441 (net)                                   31                   0.00       0.66 r
  U1772/Q (MUX21X1)                                       0.15      0.16 *     0.83 r
  io_cmd_o[8] (net)                             4                   0.00       0.83 r
  U1773/Z (NBUFFX2)                                       0.04      0.08 *     0.91 r
  mem_cmd_o[8] (net)                            1                   0.00       0.91 r
  mem_cmd_o[8] (out)                                      0.04      0.00 *     0.91 r
  data arrival time                                                            0.91

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  output external delay                                            -0.10       5.90
  data required time                                                           5.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.90
  data arrival time                                                           -0.91
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  4.99


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[20]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)     0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)       0.61      0.43       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    50                   0.00       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)     0.00     0.43 r
  fifo_1__mem_fifo/v_o (net)                                        0.00       0.43 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                  0.00       0.43 r
  fifo_v_lo[1] (net)                                                0.00       0.43 r
  U1755/Z (NBUFFX2)                                       0.25      0.24 *     0.66 r
  n441 (net)                                   31                   0.00       0.66 r
  U1796/Q (MUX21X1)                                       0.14      0.16 *     0.83 r
  io_cmd_o[20] (net)                            4                   0.00       0.83 r
  U1797/Z (NBUFFX2)                                       0.04      0.08 *     0.91 r
  mem_cmd_o[20] (net)                           1                   0.00       0.91 r
  mem_cmd_o[20] (out)                                     0.04      0.00 *     0.91 r
  data arrival time                                                            0.91

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  output external delay                                            -0.10       5.90
  data required time                                                           5.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.90
  data arrival time                                                           -0.91
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  4.99


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[36]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)     0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)       0.61      0.43       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    50                   0.00       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)     0.00     0.43 r
  fifo_1__mem_fifo/v_o (net)                                        0.00       0.43 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                  0.00       0.43 r
  fifo_v_lo[1] (net)                                                0.00       0.43 r
  U1755/Z (NBUFFX2)                                       0.25      0.24 *     0.66 r
  n441 (net)                                   31                   0.00       0.66 r
  U1828/Q (MUX21X1)                                       0.14      0.16 *     0.83 r
  io_cmd_o[36] (net)                            5                   0.00       0.83 r
  U1829/Z (NBUFFX2)                                       0.04      0.08 *     0.91 r
  mem_cmd_o[36] (net)                           1                   0.00       0.91 r
  mem_cmd_o[36] (out)                                     0.04      0.00 *     0.91 r
  data arrival time                                                            0.91

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  output external delay                                            -0.10       5.90
  data required time                                                           5.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.90
  data arrival time                                                           -0.91
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  4.99


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[23]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)     0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)       0.61      0.43       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    50                   0.00       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)     0.00     0.43 r
  fifo_1__mem_fifo/v_o (net)                                        0.00       0.43 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                  0.00       0.43 r
  fifo_v_lo[1] (net)                                                0.00       0.43 r
  U1755/Z (NBUFFX2)                                       0.25      0.24 *     0.66 r
  n441 (net)                                   31                   0.00       0.66 r
  U1802/Q (MUX21X1)                                       0.14      0.16 *     0.82 r
  io_cmd_o[23] (net)                            4                   0.00       0.82 r
  U1803/Z (NBUFFX2)                                       0.04      0.08 *     0.90 r
  mem_cmd_o[23] (net)                           1                   0.00       0.90 r
  mem_cmd_o[23] (out)                                     0.04      0.00 *     0.90 r
  data arrival time                                                            0.90

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  output external delay                                            -0.10       5.90
  data required time                                                           5.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.90
  data arrival time                                                           -0.90
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  5.00


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[21]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)     0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)       0.61      0.43       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    50                   0.00       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)     0.00     0.43 r
  fifo_1__mem_fifo/v_o (net)                                        0.00       0.43 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                  0.00       0.43 r
  fifo_v_lo[1] (net)                                                0.00       0.43 r
  U1755/Z (NBUFFX2)                                       0.25      0.24 *     0.66 r
  n441 (net)                                   31                   0.00       0.66 r
  U1798/Q (MUX21X1)                                       0.13      0.16 *     0.82 r
  io_cmd_o[21] (net)                            4                   0.00       0.82 r
  U1799/Z (NBUFFX2)                                       0.04      0.08 *     0.90 r
  mem_cmd_o[21] (net)                           1                   0.00       0.90 r
  mem_cmd_o[21] (out)                                     0.04      0.00 *     0.90 r
  data arrival time                                                            0.90

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  output external delay                                            -0.10       5.90
  data required time                                                           5.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.90
  data arrival time                                                           -0.90
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  5.00


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[24]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)     0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)       0.61      0.43       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    50                   0.00       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)     0.00     0.43 r
  fifo_1__mem_fifo/v_o (net)                                        0.00       0.43 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                  0.00       0.43 r
  fifo_v_lo[1] (net)                                                0.00       0.43 r
  U1755/Z (NBUFFX2)                                       0.25      0.24 *     0.66 r
  n441 (net)                                   31                   0.00       0.66 r
  U1804/Q (MUX21X1)                                       0.13      0.15 *     0.82 r
  io_cmd_o[24] (net)                            5                   0.00       0.82 r
  U1805/Z (NBUFFX2)                                       0.04      0.08 *     0.90 r
  mem_cmd_o[24] (net)                           1                   0.00       0.90 r
  mem_cmd_o[24] (out)                                     0.04      0.00 *     0.90 r
  data arrival time                                                            0.90

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  output external delay                                            -0.10       5.90
  data required time                                                           5.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.90
  data arrival time                                                           -0.90
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  5.00


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[19]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)     0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)       0.61      0.43       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    50                   0.00       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)     0.00     0.43 r
  fifo_1__mem_fifo/v_o (net)                                        0.00       0.43 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                  0.00       0.43 r
  fifo_v_lo[1] (net)                                                0.00       0.43 r
  U1755/Z (NBUFFX2)                                       0.25      0.24 *     0.66 r
  n441 (net)                                   31                   0.00       0.66 r
  U1794/Q (MUX21X1)                                       0.13      0.15 *     0.82 r
  io_cmd_o[19] (net)                            4                   0.00       0.82 r
  U1795/Z (NBUFFX2)                                       0.04      0.08 *     0.89 r
  mem_cmd_o[19] (net)                           1                   0.00       0.89 r
  mem_cmd_o[19] (out)                                     0.04      0.00 *     0.89 r
  data arrival time                                                            0.89

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  output external delay                                            -0.10       5.90
  data required time                                                           5.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.90
  data arrival time                                                           -0.89
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  5.01


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[16]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)     0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)       0.61      0.43       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    50                   0.00       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)     0.00     0.43 r
  fifo_1__mem_fifo/v_o (net)                                        0.00       0.43 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                  0.00       0.43 r
  fifo_v_lo[1] (net)                                                0.00       0.43 r
  U1755/Z (NBUFFX2)                                       0.25      0.24 *     0.66 r
  n441 (net)                                   31                   0.00       0.66 r
  U1788/Q (MUX21X1)                                       0.12      0.15 *     0.81 r
  io_cmd_o[16] (net)                            4                   0.00       0.81 r
  U1789/Z (NBUFFX2)                                       0.05      0.08 *     0.89 r
  mem_cmd_o[16] (net)                           1                   0.00       0.89 r
  mem_cmd_o[16] (out)                                     0.05      0.00 *     0.89 r
  data arrival time                                                            0.89

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  output external delay                                            -0.10       5.90
  data required time                                                           5.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.90
  data arrival time                                                           -0.89
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  5.01


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[10]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)     0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)       0.61      0.43       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    50                   0.00       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)     0.00     0.43 r
  fifo_1__mem_fifo/v_o (net)                                        0.00       0.43 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                  0.00       0.43 r
  fifo_v_lo[1] (net)                                                0.00       0.43 r
  U1755/Z (NBUFFX2)                                       0.25      0.24 *     0.66 r
  n441 (net)                                   31                   0.00       0.66 r
  U1776/Q (MUX21X1)                                       0.13      0.16 *     0.82 r
  io_cmd_o[10] (net)                            4                   0.00       0.82 r
  U1777/Z (NBUFFX2)                                       0.03      0.07 *     0.89 r
  mem_cmd_o[10] (net)                           1                   0.00       0.89 r
  mem_cmd_o[10] (out)                                     0.03      0.00 *     0.89 r
  data arrival time                                                            0.89

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  output external delay                                            -0.10       5.90
  data required time                                                           5.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.90
  data arrival time                                                           -0.89
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  5.01


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[15]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)     0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)       0.61      0.43       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    50                   0.00       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)     0.00     0.43 r
  fifo_1__mem_fifo/v_o (net)                                        0.00       0.43 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                  0.00       0.43 r
  fifo_v_lo[1] (net)                                                0.00       0.43 r
  U1755/Z (NBUFFX2)                                       0.25      0.24 *     0.66 r
  n441 (net)                                   31                   0.00       0.66 r
  U1786/Q (MUX21X1)                                       0.12      0.15 *     0.81 r
  io_cmd_o[15] (net)                            4                   0.00       0.81 r
  U1787/Z (NBUFFX2)                                       0.04      0.08 *     0.89 r
  mem_cmd_o[15] (net)                           1                   0.00       0.89 r
  mem_cmd_o[15] (out)                                     0.04      0.00 *     0.89 r
  data arrival time                                                            0.89

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  output external delay                                            -0.10       5.90
  data required time                                                           5.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.90
  data arrival time                                                           -0.89
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  5.01


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[9]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)     0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)       0.61      0.43       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    50                   0.00       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)     0.00     0.43 r
  fifo_1__mem_fifo/v_o (net)                                        0.00       0.43 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                  0.00       0.43 r
  fifo_v_lo[1] (net)                                                0.00       0.43 r
  U1755/Z (NBUFFX2)                                       0.25      0.24 *     0.66 r
  n441 (net)                                   31                   0.00       0.66 r
  U1774/Q (MUX21X1)                                       0.13      0.16 *     0.82 r
  io_cmd_o[9] (net)                             4                   0.00       0.82 r
  U1775/Z (NBUFFX2)                                       0.03      0.07 *     0.89 r
  mem_cmd_o[9] (net)                            1                   0.00       0.89 r
  mem_cmd_o[9] (out)                                      0.03      0.00 *     0.89 r
  data arrival time                                                            0.89

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  output external delay                                            -0.10       5.90
  data required time                                                           5.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.90
  data arrival time                                                           -0.89
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  5.01


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[31]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)     0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)       0.61      0.43       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    50                   0.00       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)     0.00     0.43 r
  fifo_1__mem_fifo/v_o (net)                                        0.00       0.43 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                  0.00       0.43 r
  fifo_v_lo[1] (net)                                                0.00       0.43 r
  U1755/Z (NBUFFX2)                                       0.25      0.24 *     0.66 r
  n441 (net)                                   31                   0.00       0.66 r
  U1818/Q (MUX21X1)                                       0.13      0.15 *     0.82 r
  io_cmd_o[31] (net)                            4                   0.00       0.82 r
  U1819/Z (NBUFFX2)                                       0.03      0.07 *     0.89 r
  mem_cmd_o[31] (net)                           1                   0.00       0.89 r
  mem_cmd_o[31] (out)                                     0.03      0.00 *     0.89 r
  data arrival time                                                            0.89

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  output external delay                                            -0.10       5.90
  data required time                                                           5.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.90
  data arrival time                                                           -0.89
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  5.01


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[11]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)     0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)       0.61      0.43       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    50                   0.00       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)     0.00     0.43 r
  fifo_1__mem_fifo/v_o (net)                                        0.00       0.43 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                  0.00       0.43 r
  fifo_v_lo[1] (net)                                                0.00       0.43 r
  U1755/Z (NBUFFX2)                                       0.25      0.24 *     0.66 r
  n441 (net)                                   31                   0.00       0.66 r
  U1778/Q (MUX21X1)                                       0.13      0.16 *     0.82 r
  io_cmd_o[11] (net)                            4                   0.00       0.82 r
  U1779/Z (NBUFFX2)                                       0.03      0.07 *     0.89 r
  mem_cmd_o[11] (net)                           1                   0.00       0.89 r
  mem_cmd_o[11] (out)                                     0.03      0.00 *     0.89 r
  data arrival time                                                            0.89

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  output external delay                                            -0.10       5.90
  data required time                                                           5.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.90
  data arrival time                                                           -0.89
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  5.01


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[22]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)     0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)       0.61      0.43       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    50                   0.00       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)     0.00     0.43 r
  fifo_1__mem_fifo/v_o (net)                                        0.00       0.43 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                  0.00       0.43 r
  fifo_v_lo[1] (net)                                                0.00       0.43 r
  U1755/Z (NBUFFX2)                                       0.25      0.24 *     0.66 r
  n441 (net)                                   31                   0.00       0.66 r
  U1800/Q (MUX21X1)                                       0.13      0.15 *     0.82 r
  io_cmd_o[22] (net)                            4                   0.00       0.82 r
  U1801/Z (NBUFFX2)                                       0.03      0.07 *     0.89 r
  mem_cmd_o[22] (net)                           1                   0.00       0.89 r
  mem_cmd_o[22] (out)                                     0.03      0.00 *     0.89 r
  data arrival time                                                            0.89

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  output external delay                                            -0.10       5.90
  data required time                                                           5.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.90
  data arrival time                                                           -0.89
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  5.01


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[14]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)     0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)       0.61      0.43       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    50                   0.00       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)     0.00     0.43 r
  fifo_1__mem_fifo/v_o (net)                                        0.00       0.43 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                  0.00       0.43 r
  fifo_v_lo[1] (net)                                                0.00       0.43 r
  U1755/Z (NBUFFX2)                                       0.25      0.24 *     0.66 r
  n441 (net)                                   31                   0.00       0.66 r
  U1784/Q (MUX21X1)                                       0.12      0.15 *     0.81 r
  io_cmd_o[14] (net)                            4                   0.00       0.81 r
  U1785/Z (NBUFFX2)                                       0.03      0.07 *     0.89 r
  mem_cmd_o[14] (net)                           1                   0.00       0.89 r
  mem_cmd_o[14] (out)                                     0.03      0.00 *     0.89 r
  data arrival time                                                            0.89

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  output external delay                                            -0.10       5.90
  data required time                                                           5.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.90
  data arrival time                                                           -0.89
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  5.01


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[34]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)     0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)       0.61      0.43       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    50                   0.00       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)     0.00     0.43 r
  fifo_1__mem_fifo/v_o (net)                                        0.00       0.43 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                  0.00       0.43 r
  fifo_v_lo[1] (net)                                                0.00       0.43 r
  U1755/Z (NBUFFX2)                                       0.25      0.24 *     0.66 r
  n441 (net)                                   31                   0.00       0.66 r
  U1824/Q (MUX21X1)                                       0.12      0.15 *     0.81 r
  io_cmd_o[34] (net)                            4                   0.00       0.81 r
  U1825/Z (NBUFFX2)                                       0.03      0.07 *     0.89 r
  mem_cmd_o[34] (net)                           1                   0.00       0.89 r
  mem_cmd_o[34] (out)                                     0.03      0.00 *     0.89 r
  data arrival time                                                            0.89

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  output external delay                                            -0.10       5.90
  data required time                                                           5.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.90
  data arrival time                                                           -0.89
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  5.01


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[33]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)     0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)       0.61      0.43       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    50                   0.00       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)     0.00     0.43 r
  fifo_1__mem_fifo/v_o (net)                                        0.00       0.43 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                  0.00       0.43 r
  fifo_v_lo[1] (net)                                                0.00       0.43 r
  U1755/Z (NBUFFX2)                                       0.25      0.24 *     0.66 r
  n441 (net)                                   31                   0.00       0.66 r
  U1822/Q (MUX21X1)                                       0.12      0.15 *     0.81 r
  io_cmd_o[33] (net)                            4                   0.00       0.81 r
  U1823/Z (NBUFFX2)                                       0.03      0.07 *     0.88 r
  mem_cmd_o[33] (net)                           1                   0.00       0.88 r
  mem_cmd_o[33] (out)                                     0.03      0.00 *     0.88 r
  data arrival time                                                            0.88

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  output external delay                                            -0.10       5.90
  data required time                                                           5.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.90
  data arrival time                                                           -0.88
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  5.02


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[32]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)     0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)       0.61      0.43       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    50                   0.00       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)     0.00     0.43 r
  fifo_1__mem_fifo/v_o (net)                                        0.00       0.43 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                  0.00       0.43 r
  fifo_v_lo[1] (net)                                                0.00       0.43 r
  U1755/Z (NBUFFX2)                                       0.25      0.24 *     0.66 r
  n441 (net)                                   31                   0.00       0.66 r
  U1820/Q (MUX21X1)                                       0.11      0.15 *     0.81 r
  io_cmd_o[32] (net)                            4                   0.00       0.81 r
  U1821/Z (NBUFFX2)                                       0.03      0.07 *     0.88 r
  mem_cmd_o[32] (net)                           1                   0.00       0.88 r
  mem_cmd_o[32] (out)                                     0.03      0.00 *     0.88 r
  data arrival time                                                            0.88

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  output external delay                                            -0.10       5.90
  data required time                                                           5.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.90
  data arrival time                                                           -0.88
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  5.02


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[13]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)     0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)       0.61      0.43       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    50                   0.00       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)     0.00     0.43 r
  fifo_1__mem_fifo/v_o (net)                                        0.00       0.43 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                  0.00       0.43 r
  fifo_v_lo[1] (net)                                                0.00       0.43 r
  U1755/Z (NBUFFX2)                                       0.25      0.24 *     0.66 r
  n441 (net)                                   31                   0.00       0.66 r
  U1782/Q (MUX21X1)                                       0.11      0.15 *     0.81 r
  io_cmd_o[13] (net)                            4                   0.00       0.81 r
  U1783/Z (NBUFFX2)                                       0.03      0.07 *     0.88 r
  mem_cmd_o[13] (net)                           1                   0.00       0.88 r
  mem_cmd_o[13] (out)                                     0.03      0.00 *     0.88 r
  data arrival time                                                            0.88

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  output external delay                                            -0.10       5.90
  data required time                                                           5.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.90
  data arrival time                                                           -0.88
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  5.02


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[17]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)     0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)       0.61      0.43       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    50                   0.00       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)     0.00     0.43 r
  fifo_1__mem_fifo/v_o (net)                                        0.00       0.43 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                  0.00       0.43 r
  fifo_v_lo[1] (net)                                                0.00       0.43 r
  U1755/Z (NBUFFX2)                                       0.25      0.24 *     0.66 r
  n441 (net)                                   31                   0.00       0.66 r
  U1790/Q (MUX21X1)                                       0.11      0.15 *     0.81 r
  io_cmd_o[17] (net)                            4                   0.00       0.81 r
  U1791/Z (NBUFFX2)                                       0.03      0.07 *     0.88 r
  mem_cmd_o[17] (net)                           1                   0.00       0.88 r
  mem_cmd_o[17] (out)                                     0.03      0.00 *     0.88 r
  data arrival time                                                            0.88

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  output external delay                                            -0.10       5.90
  data required time                                                           5.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.90
  data arrival time                                                           -0.88
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  5.02


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[43]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)     0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)       0.61      0.43       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    50                   0.00       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)     0.00     0.43 r
  fifo_1__mem_fifo/v_o (net)                                        0.00       0.43 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                  0.00       0.43 r
  fifo_v_lo[1] (net)                                                0.00       0.43 r
  U2001/Z (NBUFFX2)                                       0.15      0.20 *     0.62 r
  n444 (net)                                   23                   0.00       0.62 r
  U1842/Q (MUX21X1)                                       0.19      0.17 *     0.79 r
  io_cmd_o[43] (net)                            5                   0.00       0.79 r
  U1843/Z (NBUFFX2)                                       0.03      0.08 *     0.87 r
  mem_cmd_o[43] (net)                           1                   0.00       0.87 r
  mem_cmd_o[43] (out)                                     0.03      0.00 *     0.87 r
  data arrival time                                                            0.87

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  output external delay                                            -0.10       5.90
  data required time                                                           5.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.90
  data arrival time                                                           -0.87
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  5.03


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[42]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)     0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)       0.61      0.43       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    50                   0.00       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)     0.00     0.43 r
  fifo_1__mem_fifo/v_o (net)                                        0.00       0.43 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                  0.00       0.43 r
  fifo_v_lo[1] (net)                                                0.00       0.43 r
  U2001/Z (NBUFFX2)                                       0.15      0.20 *     0.62 r
  n444 (net)                                   23                   0.00       0.62 r
  U1840/Q (MUX21X1)                                       0.19      0.17 *     0.79 r
  io_cmd_o[42] (net)                            5                   0.00       0.79 r
  U1841/Z (NBUFFX2)                                       0.03      0.08 *     0.87 r
  mem_cmd_o[42] (net)                           1                   0.00       0.87 r
  mem_cmd_o[42] (out)                                     0.03      0.00 *     0.87 r
  data arrival time                                                            0.87

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  output external delay                                            -0.10       5.90
  data required time                                                           5.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.90
  data arrival time                                                           -0.87
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  5.03


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[40]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)     0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)       0.61      0.43       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    50                   0.00       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)     0.00     0.43 r
  fifo_1__mem_fifo/v_o (net)                                        0.00       0.43 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                  0.00       0.43 r
  fifo_v_lo[1] (net)                                                0.00       0.43 r
  U2001/Z (NBUFFX2)                                       0.15      0.20 *     0.62 r
  n444 (net)                                   23                   0.00       0.62 r
  U1836/Q (MUX21X1)                                       0.19      0.17 *     0.79 r
  io_cmd_o[40] (net)                            5                   0.00       0.79 r
  U1837/Z (NBUFFX2)                                       0.03      0.08 *     0.87 r
  mem_cmd_o[40] (net)                           1                   0.00       0.87 r
  mem_cmd_o[40] (out)                                     0.03      0.00 *     0.87 r
  data arrival time                                                            0.87

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  output external delay                                            -0.10       5.90
  data required time                                                           5.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.90
  data arrival time                                                           -0.87
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  5.03


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[41]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)     0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)       0.61      0.43       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    50                   0.00       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)     0.00     0.43 r
  fifo_1__mem_fifo/v_o (net)                                        0.00       0.43 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                  0.00       0.43 r
  fifo_v_lo[1] (net)                                                0.00       0.43 r
  U2001/Z (NBUFFX2)                                       0.15      0.20 *     0.62 r
  n444 (net)                                   23                   0.00       0.62 r
  U1838/Q (MUX21X1)                                       0.19      0.17 *     0.79 r
  io_cmd_o[41] (net)                            5                   0.00       0.79 r
  U1839/Z (NBUFFX2)                                       0.03      0.08 *     0.87 r
  mem_cmd_o[41] (net)                           1                   0.00       0.87 r
  mem_cmd_o[41] (out)                                     0.03      0.00 *     0.87 r
  data arrival time                                                            0.87

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  output external delay                                            -0.10       5.90
  data required time                                                           5.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.90
  data arrival time                                                           -0.87
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  5.03


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[45]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)     0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)       0.61      0.43       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    50                   0.00       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)     0.00     0.43 r
  fifo_1__mem_fifo/v_o (net)                                        0.00       0.43 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                  0.00       0.43 r
  fifo_v_lo[1] (net)                                                0.00       0.43 r
  U2008/Z (NBUFFX2)                                       0.15      0.19 *     0.62 r
  n445 (net)                                   16                   0.00       0.62 r
  U1846/Q (MUX21X1)                                       0.16      0.15 *     0.77 r
  io_cmd_o[45] (net)                            4                   0.00       0.77 r
  U1847/Z (NBUFFX2)                                       0.06      0.09 *     0.87 r
  mem_cmd_o[45] (net)                           1                   0.00       0.87 r
  mem_cmd_o[45] (out)                                     0.06      0.00 *     0.87 r
  data arrival time                                                            0.87

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  output external delay                                            -0.10       5.90
  data required time                                                           5.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.90
  data arrival time                                                           -0.87
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  5.03


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[37]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)     0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)       0.61      0.43       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    50                   0.00       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)     0.00     0.43 r
  fifo_1__mem_fifo/v_o (net)                                        0.00       0.43 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                  0.00       0.43 r
  fifo_v_lo[1] (net)                                                0.00       0.43 r
  U2008/Z (NBUFFX2)                                       0.15      0.19 *     0.62 r
  n445 (net)                                   16                   0.00       0.62 r
  U1830/Q (MUX21X1)                                       0.19      0.17 *     0.78 r
  io_cmd_o[37] (net)                            5                   0.00       0.78 r
  U1831/Z (NBUFFX2)                                       0.03      0.08 *     0.87 r
  mem_cmd_o[37] (net)                           1                   0.00       0.87 r
  mem_cmd_o[37] (out)                                     0.03      0.00 *     0.87 r
  data arrival time                                                            0.87

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  output external delay                                            -0.10       5.90
  data required time                                                           5.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.90
  data arrival time                                                           -0.87
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  5.03


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[38]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)     0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)       0.61      0.43       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    50                   0.00       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)     0.00     0.43 r
  fifo_1__mem_fifo/v_o (net)                                        0.00       0.43 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                  0.00       0.43 r
  fifo_v_lo[1] (net)                                                0.00       0.43 r
  U2001/Z (NBUFFX2)                                       0.15      0.20 *     0.62 r
  n444 (net)                                   23                   0.00       0.62 r
  U1832/Q (MUX21X1)                                       0.18      0.16 *     0.79 r
  io_cmd_o[38] (net)                            5                   0.00       0.79 r
  U1833/Z (NBUFFX2)                                       0.03      0.08 *     0.87 r
  mem_cmd_o[38] (net)                           1                   0.00       0.87 r
  mem_cmd_o[38] (out)                                     0.03      0.00 *     0.87 r
  data arrival time                                                            0.87

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  output external delay                                            -0.10       5.90
  data required time                                                           5.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.90
  data arrival time                                                           -0.87
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  5.03


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[39]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)     0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)       0.61      0.43       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    50                   0.00       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)     0.00     0.43 r
  fifo_1__mem_fifo/v_o (net)                                        0.00       0.43 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                  0.00       0.43 r
  fifo_v_lo[1] (net)                                                0.00       0.43 r
  U2008/Z (NBUFFX2)                                       0.15      0.19 *     0.62 r
  n445 (net)                                   16                   0.00       0.62 r
  U1834/Q (MUX21X1)                                       0.18      0.17 *     0.78 r
  io_cmd_o[39] (net)                            5                   0.00       0.78 r
  U1835/Z (NBUFFX2)                                       0.03      0.08 *     0.86 r
  mem_cmd_o[39] (net)                           1                   0.00       0.86 r
  mem_cmd_o[39] (out)                                     0.03      0.00 *     0.86 r
  data arrival time                                                            0.86

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  output external delay                                            -0.10       5.90
  data required time                                                           5.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.90
  data arrival time                                                           -0.86
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  5.04


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[52]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)     0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)       0.61      0.43       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    50                   0.00       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)     0.00     0.43 r
  fifo_1__mem_fifo/v_o (net)                                        0.00       0.43 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                  0.00       0.43 r
  fifo_v_lo[1] (net)                                                0.00       0.43 r
  U2008/Z (NBUFFX2)                                       0.15      0.19 *     0.62 r
  n445 (net)                                   16                   0.00       0.62 r
  U1852/Q (MUX21X1)                                       0.15      0.15 *     0.77 r
  io_cmd_o[52] (net)                            4                   0.00       0.77 r
  U1853/Z (NBUFFX2)                                       0.06      0.09 *     0.86 r
  mem_cmd_o[52] (net)                           1                   0.00       0.86 r
  mem_cmd_o[52] (out)                                     0.06      0.00 *     0.86 r
  data arrival time                                                            0.86

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  output external delay                                            -0.10       5.90
  data required time                                                           5.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.90
  data arrival time                                                           -0.86
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  5.04


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[4]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)     0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)       0.61      0.43       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    50                   0.00       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)     0.00     0.43 r
  fifo_1__mem_fifo/v_o (net)                                        0.00       0.43 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                  0.00       0.43 r
  fifo_v_lo[1] (net)                                                0.00       0.43 r
  U2008/Z (NBUFFX2)                                       0.15      0.19 *     0.62 r
  n445 (net)                                   16                   0.00       0.62 r
  U1764/Q (MUX21X1)                                       0.15      0.15 *     0.77 r
  io_cmd_o[4] (net)                             4                   0.00       0.77 r
  U1765/Z (NBUFFX2)                                       0.06      0.09 *     0.86 r
  mem_cmd_o[4] (net)                            1                   0.00       0.86 r
  mem_cmd_o[4] (out)                                      0.06      0.00 *     0.86 r
  data arrival time                                                            0.86

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  output external delay                                            -0.10       5.90
  data required time                                                           5.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.90
  data arrival time                                                           -0.86
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  5.04


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[112]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)     0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)       0.61      0.43       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    50                   0.00       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)     0.00     0.43 r
  fifo_1__mem_fifo/v_o (net)                                        0.00       0.43 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                  0.00       0.43 r
  fifo_v_lo[1] (net)                                                0.00       0.43 r
  U2001/Z (NBUFFX2)                                       0.15      0.20 *     0.62 r
  n444 (net)                                   23                   0.00       0.62 r
  U1967/Q (AND2X1)                                        0.17      0.14 *     0.77 r
  io_cmd_o[112] (net)                           4                   0.00       0.77 r
  U1968/Z (NBUFFX2)                                       0.04      0.09 *     0.85 r
  mem_cmd_o[112] (net)                          1                   0.00       0.85 r
  mem_cmd_o[112] (out)                                    0.04      0.00 *     0.85 r
  data arrival time                                                            0.85

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  output external delay                                            -0.10       5.90
  data required time                                                           5.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.90
  data arrival time                                                           -0.85
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  5.05


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[119]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)     0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)       0.61      0.43       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    50                   0.00       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)     0.00     0.43 r
  fifo_1__mem_fifo/v_o (net)                                        0.00       0.43 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                  0.00       0.43 r
  fifo_v_lo[1] (net)                                                0.00       0.43 r
  U2001/Z (NBUFFX2)                                       0.15      0.20 *     0.62 r
  n444 (net)                                   23                   0.00       0.62 r
  U1981/Q (AND2X1)                                        0.15      0.14 *     0.76 r
  io_cmd_o[119] (net)                           4                   0.00       0.76 r
  U1982/Z (NBUFFX2)                                       0.06      0.09 *     0.85 r
  mem_cmd_o[119] (net)                          1                   0.00       0.85 r
  mem_cmd_o[119] (out)                                    0.06      0.00 *     0.85 r
  data arrival time                                                            0.85

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  output external delay                                            -0.10       5.90
  data required time                                                           5.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.90
  data arrival time                                                           -0.85
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  5.05


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[5]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)     0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)       0.61      0.43       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    50                   0.00       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)     0.00     0.43 r
  fifo_1__mem_fifo/v_o (net)                                        0.00       0.43 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                  0.00       0.43 r
  fifo_v_lo[1] (net)                                                0.00       0.43 r
  U2008/Z (NBUFFX2)                                       0.15      0.19 *     0.62 r
  n445 (net)                                   16                   0.00       0.62 r
  U1766/Q (MUX21X1)                                       0.14      0.14 *     0.76 r
  io_cmd_o[5] (net)                             4                   0.00       0.76 r
  U1767/Z (NBUFFX2)                                       0.05      0.09 *     0.85 r
  mem_cmd_o[5] (net)                            1                   0.00       0.85 r
  mem_cmd_o[5] (out)                                      0.05      0.00 *     0.85 r
  data arrival time                                                            0.85

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  output external delay                                            -0.10       5.90
  data required time                                                           5.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.90
  data arrival time                                                           -0.85
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  5.05


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[114]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)     0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)       0.61      0.43       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    50                   0.00       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)     0.00     0.43 r
  fifo_1__mem_fifo/v_o (net)                                        0.00       0.43 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                  0.00       0.43 r
  fifo_v_lo[1] (net)                                                0.00       0.43 r
  U2001/Z (NBUFFX2)                                       0.15      0.20 *     0.62 r
  n444 (net)                                   23                   0.00       0.62 r
  U1971/Q (AND2X1)                                        0.16      0.14 *     0.76 r
  io_cmd_o[114] (net)                           4                   0.00       0.76 r
  U1972/Z (NBUFFX2)                                       0.04      0.09 *     0.85 r
  mem_cmd_o[114] (net)                          1                   0.00       0.85 r
  mem_cmd_o[114] (out)                                    0.04      0.00 *     0.85 r
  data arrival time                                                            0.85

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  output external delay                                            -0.10       5.90
  data required time                                                           5.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.90
  data arrival time                                                           -0.85
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  5.05


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[117]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)     0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)       0.61      0.43       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    50                   0.00       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)     0.00     0.43 r
  fifo_1__mem_fifo/v_o (net)                                        0.00       0.43 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                  0.00       0.43 r
  fifo_v_lo[1] (net)                                                0.00       0.43 r
  U2001/Z (NBUFFX2)                                       0.15      0.20 *     0.62 r
  n444 (net)                                   23                   0.00       0.62 r
  U1977/Q (AND2X1)                                        0.16      0.14 *     0.76 r
  io_cmd_o[117] (net)                           4                   0.00       0.76 r
  U1978/Z (NBUFFX2)                                       0.04      0.09 *     0.85 r
  mem_cmd_o[117] (net)                          1                   0.00       0.85 r
  mem_cmd_o[117] (out)                                    0.04      0.00 *     0.85 r
  data arrival time                                                            0.85

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  output external delay                                            -0.10       5.90
  data required time                                                           5.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.90
  data arrival time                                                           -0.85
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  5.05


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[1]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)     0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)       0.61      0.43       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    50                   0.00       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)     0.00     0.43 r
  fifo_1__mem_fifo/v_o (net)                                        0.00       0.43 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                  0.00       0.43 r
  fifo_v_lo[1] (net)                                                0.00       0.43 r
  U2008/Z (NBUFFX2)                                       0.15      0.19 *     0.62 r
  n445 (net)                                   16                   0.00       0.62 r
  U1760/Q (MUX21X1)                                       0.14      0.14 *     0.76 r
  io_cmd_o[1] (net)                             4                   0.00       0.76 r
  U1761/Z (NBUFFX2)                                       0.05      0.09 *     0.85 r
  mem_cmd_o[1] (net)                            1                   0.00       0.85 r
  mem_cmd_o[1] (out)                                      0.05      0.00 *     0.85 r
  data arrival time                                                            0.85

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  output external delay                                            -0.10       5.90
  data required time                                                           5.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.90
  data arrival time                                                           -0.85
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  5.05


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[118]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)     0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)       0.61      0.43       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    50                   0.00       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)     0.00     0.43 r
  fifo_1__mem_fifo/v_o (net)                                        0.00       0.43 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                  0.00       0.43 r
  fifo_v_lo[1] (net)                                                0.00       0.43 r
  U2001/Z (NBUFFX2)                                       0.15      0.20 *     0.62 r
  n444 (net)                                   23                   0.00       0.62 r
  U1979/Q (AND2X1)                                        0.16      0.14 *     0.76 r
  io_cmd_o[118] (net)                           4                   0.00       0.76 r
  U1980/Z (NBUFFX2)                                       0.04      0.09 *     0.85 r
  mem_cmd_o[118] (net)                          1                   0.00       0.85 r
  mem_cmd_o[118] (out)                                    0.04      0.00 *     0.85 r
  data arrival time                                                            0.85

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  output external delay                                            -0.10       5.90
  data required time                                                           5.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.90
  data arrival time                                                           -0.85
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  5.05


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[44]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)     0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)       0.61      0.43       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    50                   0.00       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)     0.00     0.43 r
  fifo_1__mem_fifo/v_o (net)                                        0.00       0.43 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                  0.00       0.43 r
  fifo_v_lo[1] (net)                                                0.00       0.43 r
  U2008/Z (NBUFFX2)                                       0.15      0.19 *     0.62 r
  n445 (net)                                   16                   0.00       0.62 r
  U1844/Q (MUX21X1)                                       0.16      0.16 *     0.77 r
  io_cmd_o[44] (net)                            4                   0.00       0.77 r
  U1845/Z (NBUFFX2)                                       0.03      0.08 *     0.85 r
  mem_cmd_o[44] (net)                           1                   0.00       0.85 r
  mem_cmd_o[44] (out)                                     0.03      0.00 *     0.85 r
  data arrival time                                                            0.85

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  output external delay                                            -0.10       5.90
  data required time                                                           5.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.90
  data arrival time                                                           -0.85
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  5.05


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[113]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)     0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)       0.61      0.43       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    50                   0.00       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)     0.00     0.43 r
  fifo_1__mem_fifo/v_o (net)                                        0.00       0.43 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                  0.00       0.43 r
  fifo_v_lo[1] (net)                                                0.00       0.43 r
  U2001/Z (NBUFFX2)                                       0.15      0.20 *     0.62 r
  n444 (net)                                   23                   0.00       0.62 r
  U1969/Q (AND2X1)                                        0.16      0.14 *     0.76 r
  io_cmd_o[113] (net)                           4                   0.00       0.76 r
  U1970/Z (NBUFFX2)                                       0.04      0.08 *     0.85 r
  mem_cmd_o[113] (net)                          1                   0.00       0.85 r
  mem_cmd_o[113] (out)                                    0.04      0.00 *     0.85 r
  data arrival time                                                            0.85

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  output external delay                                            -0.10       5.90
  data required time                                                           5.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.90
  data arrival time                                                           -0.85
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  5.05


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[115]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)     0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)       0.61      0.43       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    50                   0.00       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)     0.00     0.43 r
  fifo_1__mem_fifo/v_o (net)                                        0.00       0.43 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                  0.00       0.43 r
  fifo_v_lo[1] (net)                                                0.00       0.43 r
  U2001/Z (NBUFFX2)                                       0.15      0.20 *     0.62 r
  n444 (net)                                   23                   0.00       0.62 r
  U1973/Q (AND2X1)                                        0.16      0.14 *     0.76 r
  io_cmd_o[115] (net)                           4                   0.00       0.76 r
  U1974/Z (NBUFFX2)                                       0.04      0.08 *     0.85 r
  mem_cmd_o[115] (net)                          1                   0.00       0.85 r
  mem_cmd_o[115] (out)                                    0.04      0.00 *     0.85 r
  data arrival time                                                            0.85

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  output external delay                                            -0.10       5.90
  data required time                                                           5.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.90
  data arrival time                                                           -0.85
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  5.05


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[110]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)     0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)       0.61      0.43       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    50                   0.00       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)     0.00     0.43 r
  fifo_1__mem_fifo/v_o (net)                                        0.00       0.43 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                  0.00       0.43 r
  fifo_v_lo[1] (net)                                                0.00       0.43 r
  U2001/Z (NBUFFX2)                                       0.15      0.20 *     0.62 r
  n444 (net)                                   23                   0.00       0.62 r
  U1963/Q (AND2X1)                                        0.16      0.14 *     0.76 r
  io_cmd_o[110] (net)                           4                   0.00       0.76 r
  U1964/Z (NBUFFX2)                                       0.04      0.08 *     0.85 r
  mem_cmd_o[110] (net)                          1                   0.00       0.85 r
  mem_cmd_o[110] (out)                                    0.04      0.00 *     0.85 r
  data arrival time                                                            0.85

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  output external delay                                            -0.10       5.90
  data required time                                                           5.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.90
  data arrival time                                                           -0.85
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  5.05


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[53]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)     0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)       0.61      0.43       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    50                   0.00       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)     0.00     0.43 r
  fifo_1__mem_fifo/v_o (net)                                        0.00       0.43 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                  0.00       0.43 r
  fifo_v_lo[1] (net)                                                0.00       0.43 r
  U2008/Z (NBUFFX2)                                       0.15      0.19 *     0.62 r
  n445 (net)                                   16                   0.00       0.62 r
  U1854/Q (MUX21X1)                                       0.14      0.15 *     0.76 r
  io_cmd_o[53] (net)                            4                   0.00       0.76 r
  U1855/Z (NBUFFX2)                                       0.04      0.08 *     0.85 r
  mem_cmd_o[53] (net)                           1                   0.00       0.85 r
  mem_cmd_o[53] (out)                                     0.04      0.00 *     0.85 r
  data arrival time                                                            0.85

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  output external delay                                            -0.10       5.90
  data required time                                                           5.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.90
  data arrival time                                                           -0.85
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  5.05


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[46]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)     0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)       0.61      0.43       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    50                   0.00       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)     0.00     0.43 r
  fifo_1__mem_fifo/v_o (net)                                        0.00       0.43 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                  0.00       0.43 r
  fifo_v_lo[1] (net)                                                0.00       0.43 r
  U2008/Z (NBUFFX2)                                       0.15      0.19 *     0.62 r
  n445 (net)                                   16                   0.00       0.62 r
  U1848/Q (MUX21X1)                                       0.16      0.15 *     0.77 r
  io_cmd_o[46] (net)                            4                   0.00       0.77 r
  U1849/Z (NBUFFX2)                                       0.03      0.08 *     0.85 r
  mem_cmd_o[46] (net)                           1                   0.00       0.85 r
  mem_cmd_o[46] (out)                                     0.03      0.00 *     0.85 r
  data arrival time                                                            0.85

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  output external delay                                            -0.10       5.90
  data required time                                                           5.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.90
  data arrival time                                                           -0.85
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  5.05


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[109]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)     0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)       0.61      0.43       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    50                   0.00       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)     0.00     0.43 r
  fifo_1__mem_fifo/v_o (net)                                        0.00       0.43 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                  0.00       0.43 r
  fifo_v_lo[1] (net)                                                0.00       0.43 r
  U2001/Z (NBUFFX2)                                       0.15      0.20 *     0.62 r
  n444 (net)                                   23                   0.00       0.62 r
  U1961/Q (AND2X1)                                        0.16      0.14 *     0.76 r
  io_cmd_o[109] (net)                           4                   0.00       0.76 r
  U1962/Z (NBUFFX2)                                       0.04      0.08 *     0.85 r
  mem_cmd_o[109] (net)                          1                   0.00       0.85 r
  mem_cmd_o[109] (out)                                    0.04      0.00 *     0.85 r
  data arrival time                                                            0.85

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  output external delay                                            -0.10       5.90
  data required time                                                           5.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.90
  data arrival time                                                           -0.85
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  5.05


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[111]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)     0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)       0.61      0.43       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    50                   0.00       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)     0.00     0.43 r
  fifo_1__mem_fifo/v_o (net)                                        0.00       0.43 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                  0.00       0.43 r
  fifo_v_lo[1] (net)                                                0.00       0.43 r
  U2001/Z (NBUFFX2)                                       0.15      0.20 *     0.62 r
  n444 (net)                                   23                   0.00       0.62 r
  U1965/Q (AND2X1)                                        0.16      0.14 *     0.76 r
  io_cmd_o[111] (net)                           4                   0.00       0.76 r
  U1966/Z (NBUFFX2)                                       0.04      0.08 *     0.84 r
  mem_cmd_o[111] (net)                          1                   0.00       0.84 r
  mem_cmd_o[111] (out)                                    0.04      0.00 *     0.84 r
  data arrival time                                                            0.84

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  output external delay                                            -0.10       5.90
  data required time                                                           5.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.90
  data arrival time                                                           -0.84
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  5.06


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[27]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)     0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)       0.61      0.43       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    50                   0.00       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)     0.00     0.43 r
  fifo_1__mem_fifo/v_o (net)                                        0.00       0.43 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                  0.00       0.43 r
  fifo_v_lo[1] (net)                                                0.00       0.43 r
  U1755/Z (NBUFFX2)                                       0.25      0.24 *     0.66 r
  n441 (net)                                   31                   0.00       0.66 r
  U1810/Q (MUX21X1)                                       0.17      0.17 *     0.84 r
  io_cmd_o[27] (net)                            5                   0.00       0.84 r
  io_cmd_o[27] (out)                                      0.17      0.00 *     0.84 r
  data arrival time                                                            0.84

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  output external delay                                            -0.10       5.90
  data required time                                                           5.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.90
  data arrival time                                                           -0.84
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  5.06


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[51]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)     0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)       0.61      0.43       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    50                   0.00       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)     0.00     0.43 r
  fifo_1__mem_fifo/v_o (net)                                        0.00       0.43 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                  0.00       0.43 r
  fifo_v_lo[1] (net)                                                0.00       0.43 r
  U2008/Z (NBUFFX2)                                       0.15      0.19 *     0.62 r
  n445 (net)                                   16                   0.00       0.62 r
  U1850/Q (MUX21X1)                                       0.15      0.15 *     0.77 r
  io_cmd_o[51] (net)                            4                   0.00       0.77 r
  U1851/Z (NBUFFX2)                                       0.03      0.07 *     0.84 r
  mem_cmd_o[51] (net)                           1                   0.00       0.84 r
  mem_cmd_o[51] (out)                                     0.03      0.00 *     0.84 r
  data arrival time                                                            0.84

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  output external delay                                            -0.10       5.90
  data required time                                                           5.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.90
  data arrival time                                                           -0.84
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  5.06


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[108]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)     0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)       0.61      0.43       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    50                   0.00       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)     0.00     0.43 r
  fifo_1__mem_fifo/v_o (net)                                        0.00       0.43 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                  0.00       0.43 r
  fifo_v_lo[1] (net)                                                0.00       0.43 r
  U2001/Z (NBUFFX2)                                       0.15      0.20 *     0.62 r
  n444 (net)                                   23                   0.00       0.62 r
  U1959/Q (AND2X1)                                        0.15      0.14 *     0.76 r
  io_cmd_o[108] (net)                           4                   0.00       0.76 r
  U1960/Z (NBUFFX2)                                       0.04      0.08 *     0.84 r
  mem_cmd_o[108] (net)                          1                   0.00       0.84 r
  mem_cmd_o[108] (out)                                    0.04      0.00 *     0.84 r
  data arrival time                                                            0.84

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  output external delay                                            -0.10       5.90
  data required time                                                           5.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.90
  data arrival time                                                           -0.84
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  5.06


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[25]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)     0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)       0.61      0.43       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    50                   0.00       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)     0.00     0.43 r
  fifo_1__mem_fifo/v_o (net)                                        0.00       0.43 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                  0.00       0.43 r
  fifo_v_lo[1] (net)                                                0.00       0.43 r
  U1755/Z (NBUFFX2)                                       0.25      0.24 *     0.66 r
  n441 (net)                                   31                   0.00       0.66 r
  U1806/Q (MUX21X1)                                       0.16      0.17 *     0.84 r
  io_cmd_o[25] (net)                            6                   0.00       0.84 r
  io_cmd_o[25] (out)                                      0.16      0.00 *     0.84 r
  data arrival time                                                            0.84

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  output external delay                                            -0.10       5.90
  data required time                                                           5.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.90
  data arrival time                                                           -0.84
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  5.06


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[121]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)     0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)       0.61      0.43       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    50                   0.00       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)     0.00     0.43 r
  fifo_1__mem_fifo/v_o (net)                                        0.00       0.43 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                  0.00       0.43 r
  fifo_v_lo[1] (net)                                                0.00       0.43 r
  U2001/Z (NBUFFX2)                                       0.15      0.20 *     0.62 r
  n444 (net)                                   23                   0.00       0.62 r
  U1985/Q (AND2X1)                                        0.15      0.14 *     0.76 r
  io_cmd_o[121] (net)                           4                   0.00       0.76 r
  U1986/Z (NBUFFX2)                                       0.04      0.08 *     0.84 r
  mem_cmd_o[121] (net)                          1                   0.00       0.84 r
  mem_cmd_o[121] (out)                                    0.04      0.00 *     0.84 r
  data arrival time                                                            0.84

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  output external delay                                            -0.10       5.90
  data required time                                                           5.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.90
  data arrival time                                                           -0.84
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  5.06


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[106]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)     0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)       0.61      0.43       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    50                   0.00       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)     0.00     0.43 r
  fifo_1__mem_fifo/v_o (net)                                        0.00       0.43 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                  0.00       0.43 r
  fifo_v_lo[1] (net)                                                0.00       0.43 r
  U2001/Z (NBUFFX2)                                       0.15      0.20 *     0.62 r
  n444 (net)                                   23                   0.00       0.62 r
  U1955/Q (AND2X1)                                        0.15      0.14 *     0.76 r
  io_cmd_o[106] (net)                           4                   0.00       0.76 r
  U1956/Z (NBUFFX2)                                       0.04      0.08 *     0.84 r
  mem_cmd_o[106] (net)                          1                   0.00       0.84 r
  mem_cmd_o[106] (out)                                    0.04      0.00 *     0.84 r
  data arrival time                                                            0.84

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  output external delay                                            -0.10       5.90
  data required time                                                           5.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.90
  data arrival time                                                           -0.84
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  5.06


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[105]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)     0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)       0.61      0.43       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    50                   0.00       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)     0.00     0.43 r
  fifo_1__mem_fifo/v_o (net)                                        0.00       0.43 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                  0.00       0.43 r
  fifo_v_lo[1] (net)                                                0.00       0.43 r
  U2001/Z (NBUFFX2)                                       0.15      0.20 *     0.62 r
  n444 (net)                                   23                   0.00       0.62 r
  U1953/Q (AND2X1)                                        0.15      0.13 *     0.76 r
  io_cmd_o[105] (net)                           4                   0.00       0.76 r
  U1954/Z (NBUFFX2)                                       0.04      0.08 *     0.84 r
  mem_cmd_o[105] (net)                          1                   0.00       0.84 r
  mem_cmd_o[105] (out)                                    0.04      0.00 *     0.84 r
  data arrival time                                                            0.84

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  output external delay                                            -0.10       5.90
  data required time                                                           5.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.90
  data arrival time                                                           -0.84
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  5.06


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[116]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)     0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)       0.61      0.43       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    50                   0.00       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)     0.00     0.43 r
  fifo_1__mem_fifo/v_o (net)                                        0.00       0.43 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                  0.00       0.43 r
  fifo_v_lo[1] (net)                                                0.00       0.43 r
  U2001/Z (NBUFFX2)                                       0.15      0.20 *     0.62 r
  n444 (net)                                   23                   0.00       0.62 r
  U1975/Q (AND2X1)                                        0.15      0.14 *     0.76 r
  io_cmd_o[116] (net)                           4                   0.00       0.76 r
  U1976/Z (NBUFFX2)                                       0.03      0.08 *     0.84 r
  mem_cmd_o[116] (net)                          1                   0.00       0.84 r
  mem_cmd_o[116] (out)                                    0.03      0.00 *     0.84 r
  data arrival time                                                            0.84

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  output external delay                                            -0.10       5.90
  data required time                                                           5.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.90
  data arrival time                                                           -0.84
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  5.06


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[107]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)     0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)       0.61      0.43       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    50                   0.00       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)     0.00     0.43 r
  fifo_1__mem_fifo/v_o (net)                                        0.00       0.43 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                  0.00       0.43 r
  fifo_v_lo[1] (net)                                                0.00       0.43 r
  U2001/Z (NBUFFX2)                                       0.15      0.20 *     0.62 r
  n444 (net)                                   23                   0.00       0.62 r
  U1957/Q (AND2X1)                                        0.15      0.14 *     0.76 r
  io_cmd_o[107] (net)                           4                   0.00       0.76 r
  U1958/Z (NBUFFX2)                                       0.03      0.08 *     0.84 r
  mem_cmd_o[107] (net)                          1                   0.00       0.84 r
  mem_cmd_o[107] (out)                                    0.03      0.00 *     0.84 r
  data arrival time                                                            0.84

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  output external delay                                            -0.10       5.90
  data required time                                                           5.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.90
  data arrival time                                                           -0.84
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  5.06


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[54]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)     0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)       0.61      0.43       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    50                   0.00       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)     0.00     0.43 r
  fifo_1__mem_fifo/v_o (net)                                        0.00       0.43 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                  0.00       0.43 r
  fifo_v_lo[1] (net)                                                0.00       0.43 r
  U2008/Z (NBUFFX2)                                       0.15      0.19 *     0.62 r
  n445 (net)                                   16                   0.00       0.62 r
  U1856/Q (AND2X1)                                        0.13      0.13 *     0.75 r
  io_cmd_o[54] (net)                            4                   0.00       0.75 r
  U1857/Z (NBUFFX2)                                       0.05      0.09 *     0.84 r
  mem_cmd_o[54] (net)                           1                   0.00       0.84 r
  mem_cmd_o[54] (out)                                     0.05      0.00 *     0.84 r
  data arrival time                                                            0.84

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  output external delay                                            -0.10       5.90
  data required time                                                           5.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.90
  data arrival time                                                           -0.84
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  5.06


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[120]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)     0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)       0.61      0.43       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    50                   0.00       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)     0.00     0.43 r
  fifo_1__mem_fifo/v_o (net)                                        0.00       0.43 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                  0.00       0.43 r
  fifo_v_lo[1] (net)                                                0.00       0.43 r
  U2001/Z (NBUFFX2)                                       0.15      0.20 *     0.62 r
  n444 (net)                                   23                   0.00       0.62 r
  U1983/Q (AND2X1)                                        0.15      0.14 *     0.76 r
  io_cmd_o[120] (net)                           4                   0.00       0.76 r
  U1984/Z (NBUFFX2)                                       0.03      0.08 *     0.84 r
  mem_cmd_o[120] (net)                          1                   0.00       0.84 r
  mem_cmd_o[120] (out)                                    0.03      0.00 *     0.84 r
  data arrival time                                                            0.84

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  output external delay                                            -0.10       5.90
  data required time                                                           5.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.90
  data arrival time                                                           -0.84
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  5.06


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[26]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)     0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)       0.61      0.43       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    50                   0.00       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)     0.00     0.43 r
  fifo_1__mem_fifo/v_o (net)                                        0.00       0.43 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                  0.00       0.43 r
  fifo_v_lo[1] (net)                                                0.00       0.43 r
  U1755/Z (NBUFFX2)                                       0.25      0.24 *     0.66 r
  n441 (net)                                   31                   0.00       0.66 r
  U1808/Q (MUX21X1)                                       0.16      0.17 *     0.83 r
  io_cmd_o[26] (net)                            5                   0.00       0.83 r
  io_cmd_o[26] (out)                                      0.16      0.00 *     0.84 r
  data arrival time                                                            0.84

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  output external delay                                            -0.10       5.90
  data required time                                                           5.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.90
  data arrival time                                                           -0.84
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  5.06


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[18]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)     0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)       0.61      0.43       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    50                   0.00       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)     0.00     0.43 r
  fifo_1__mem_fifo/v_o (net)                                        0.00       0.43 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                  0.00       0.43 r
  fifo_v_lo[1] (net)                                                0.00       0.43 r
  U1755/Z (NBUFFX2)                                       0.25      0.24 *     0.66 r
  n441 (net)                                   31                   0.00       0.66 r
  U1792/Q (MUX21X1)                                       0.16      0.17 *     0.83 r
  io_cmd_o[18] (net)                            4                   0.00       0.83 r
  io_cmd_o[18] (out)                                      0.16      0.00 *     0.83 r
  data arrival time                                                            0.83

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  output external delay                                            -0.10       5.90
  data required time                                                           5.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.90
  data arrival time                                                           -0.83
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  5.07


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[30]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)     0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)       0.61      0.43       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    50                   0.00       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)     0.00     0.43 r
  fifo_1__mem_fifo/v_o (net)                                        0.00       0.43 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                  0.00       0.43 r
  fifo_v_lo[1] (net)                                                0.00       0.43 r
  U1755/Z (NBUFFX2)                                       0.25      0.24 *     0.66 r
  n441 (net)                                   31                   0.00       0.66 r
  U1816/Q (MUX21X1)                                       0.16      0.17 *     0.83 r
  io_cmd_o[30] (net)                            4                   0.00       0.83 r
  io_cmd_o[30] (out)                                      0.16      0.00 *     0.83 r
  data arrival time                                                            0.83

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  output external delay                                            -0.10       5.90
  data required time                                                           5.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.90
  data arrival time                                                           -0.83
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  5.07


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[2]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)     0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)       0.61      0.43       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    50                   0.00       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)     0.00     0.43 r
  fifo_1__mem_fifo/v_o (net)                                        0.00       0.43 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                  0.00       0.43 r
  fifo_v_lo[1] (net)                                                0.00       0.43 r
  U2008/Z (NBUFFX2)                                       0.15      0.19 *     0.62 r
  n445 (net)                                   16                   0.00       0.62 r
  U1762/Q (MUX21X1)                                       0.14      0.14 *     0.76 r
  io_cmd_o[2] (net)                             4                   0.00       0.76 r
  U1763/Z (NBUFFX2)                                       0.03      0.07 *     0.83 r
  mem_cmd_o[2] (net)                            1                   0.00       0.83 r
  mem_cmd_o[2] (out)                                      0.03      0.00 *     0.83 r
  data arrival time                                                            0.83

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  output external delay                                            -0.10       5.90
  data required time                                                           5.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.90
  data arrival time                                                           -0.83
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  5.07


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[35]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)     0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)       0.61      0.43       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    50                   0.00       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)     0.00     0.43 r
  fifo_1__mem_fifo/v_o (net)                                        0.00       0.43 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                  0.00       0.43 r
  fifo_v_lo[1] (net)                                                0.00       0.43 r
  U1755/Z (NBUFFX2)                                       0.25      0.24 *     0.66 r
  n441 (net)                                   31                   0.00       0.66 r
  U1826/Q (MUX21X1)                                       0.15      0.17 *     0.83 r
  io_cmd_o[35] (net)                            5                   0.00       0.83 r
  io_cmd_o[35] (out)                                      0.15      0.00 *     0.83 r
  data arrival time                                                            0.83

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  output external delay                                            -0.10       5.90
  data required time                                                           5.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.90
  data arrival time                                                           -0.83
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  5.07


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[8]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)     0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)       0.61      0.43       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    50                   0.00       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)     0.00     0.43 r
  fifo_1__mem_fifo/v_o (net)                                        0.00       0.43 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                  0.00       0.43 r
  fifo_v_lo[1] (net)                                                0.00       0.43 r
  U1755/Z (NBUFFX2)                                       0.25      0.24 *     0.66 r
  n441 (net)                                   31                   0.00       0.66 r
  U1772/Q (MUX21X1)                                       0.15      0.16 *     0.83 r
  io_cmd_o[8] (net)                             4                   0.00       0.83 r
  io_cmd_o[8] (out)                                       0.15      0.00 *     0.83 r
  data arrival time                                                            0.83

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  output external delay                                            -0.10       5.90
  data required time                                                           5.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.90
  data arrival time                                                           -0.83
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  5.07


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[7]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)     0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)       0.61      0.43       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    50                   0.00       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)     0.00     0.43 r
  fifo_1__mem_fifo/v_o (net)                                        0.00       0.43 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                  0.00       0.43 r
  fifo_v_lo[1] (net)                                                0.00       0.43 r
  U1755/Z (NBUFFX2)                                       0.25      0.24 *     0.66 r
  n441 (net)                                   31                   0.00       0.66 r
  U1770/Q (MUX21X1)                                       0.15      0.16 *     0.83 r
  io_cmd_o[7] (net)                             4                   0.00       0.83 r
  io_cmd_o[7] (out)                                       0.15      0.00 *     0.83 r
  data arrival time                                                            0.83

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  output external delay                                            -0.10       5.90
  data required time                                                           5.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.90
  data arrival time                                                           -0.83
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  5.07


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[6]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)     0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)       0.61      0.43       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    50                   0.00       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)     0.00     0.43 r
  fifo_1__mem_fifo/v_o (net)                                        0.00       0.43 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                  0.00       0.43 r
  fifo_v_lo[1] (net)                                                0.00       0.43 r
  U1755/Z (NBUFFX2)                                       0.25      0.24 *     0.66 r
  n441 (net)                                   31                   0.00       0.66 r
  U1768/Q (MUX21X1)                                       0.15      0.16 *     0.83 r
  io_cmd_o[6] (net)                             4                   0.00       0.83 r
  io_cmd_o[6] (out)                                       0.15      0.00 *     0.83 r
  data arrival time                                                            0.83

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  output external delay                                            -0.10       5.90
  data required time                                                           5.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.90
  data arrival time                                                           -0.83
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  5.07


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[104]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)     0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)       0.61      0.43       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    50                   0.00       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)     0.00     0.43 r
  fifo_1__mem_fifo/v_o (net)                                        0.00       0.43 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                  0.00       0.43 r
  fifo_v_lo[1] (net)                                                0.00       0.43 r
  U2001/Z (NBUFFX2)                                       0.15      0.20 *     0.62 r
  n444 (net)                                   23                   0.00       0.62 r
  U1951/Q (AND2X1)                                        0.14      0.13 *     0.75 r
  io_cmd_o[104] (net)                           4                   0.00       0.75 r
  U1952/Z (NBUFFX2)                                       0.03      0.07 *     0.83 r
  mem_cmd_o[104] (net)                          1                   0.00       0.83 r
  mem_cmd_o[104] (out)                                    0.03      0.00 *     0.83 r
  data arrival time                                                            0.83

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  output external delay                                            -0.10       5.90
  data required time                                                           5.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.90
  data arrival time                                                           -0.83
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  5.07


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[28]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)     0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)       0.61      0.43       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    50                   0.00       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)     0.00     0.43 r
  fifo_1__mem_fifo/v_o (net)                                        0.00       0.43 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                  0.00       0.43 r
  fifo_v_lo[1] (net)                                                0.00       0.43 r
  U1755/Z (NBUFFX2)                                       0.25      0.24 *     0.66 r
  n441 (net)                                   31                   0.00       0.66 r
  U1812/Q (MUX21X1)                                       0.14      0.16 *     0.83 r
  io_cmd_o[28] (net)                            4                   0.00       0.83 r
  io_cmd_o[28] (out)                                      0.14      0.00 *     0.83 r
  data arrival time                                                            0.83

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  output external delay                                            -0.10       5.90
  data required time                                                           5.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.90
  data arrival time                                                           -0.83
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  5.07


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[20]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)     0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)       0.61      0.43       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    50                   0.00       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)     0.00     0.43 r
  fifo_1__mem_fifo/v_o (net)                                        0.00       0.43 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                  0.00       0.43 r
  fifo_v_lo[1] (net)                                                0.00       0.43 r
  U1755/Z (NBUFFX2)                                       0.25      0.24 *     0.66 r
  n441 (net)                                   31                   0.00       0.66 r
  U1796/Q (MUX21X1)                                       0.14      0.16 *     0.83 r
  io_cmd_o[20] (net)                            4                   0.00       0.83 r
  io_cmd_o[20] (out)                                      0.14      0.00 *     0.83 r
  data arrival time                                                            0.83

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  output external delay                                            -0.10       5.90
  data required time                                                           5.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.90
  data arrival time                                                           -0.83
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  5.07


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[12]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)     0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)       0.61      0.43       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    50                   0.00       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)     0.00     0.43 r
  fifo_1__mem_fifo/v_o (net)                                        0.00       0.43 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                  0.00       0.43 r
  fifo_v_lo[1] (net)                                                0.00       0.43 r
  U1755/Z (NBUFFX2)                                       0.25      0.24 *     0.66 r
  n441 (net)                                   31                   0.00       0.66 r
  U1780/Q (MUX21X1)                                       0.14      0.16 *     0.83 r
  io_cmd_o[12] (net)                            4                   0.00       0.83 r
  io_cmd_o[12] (out)                                      0.14      0.00 *     0.83 r
  data arrival time                                                            0.83

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  output external delay                                            -0.10       5.90
  data required time                                                           5.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.90
  data arrival time                                                           -0.83
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  5.07


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[36]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)     0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)       0.61      0.43       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    50                   0.00       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)     0.00     0.43 r
  fifo_1__mem_fifo/v_o (net)                                        0.00       0.43 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                  0.00       0.43 r
  fifo_v_lo[1] (net)                                                0.00       0.43 r
  U1755/Z (NBUFFX2)                                       0.25      0.24 *     0.66 r
  n441 (net)                                   31                   0.00       0.66 r
  U1828/Q (MUX21X1)                                       0.14      0.16 *     0.83 r
  io_cmd_o[36] (net)                            5                   0.00       0.83 r
  io_cmd_o[36] (out)                                      0.14      0.00 *     0.83 r
  data arrival time                                                            0.83

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  output external delay                                            -0.10       5.90
  data required time                                                           5.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.90
  data arrival time                                                           -0.83
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  5.07


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[29]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)     0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)       0.61      0.43       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    50                   0.00       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)     0.00     0.43 r
  fifo_1__mem_fifo/v_o (net)                                        0.00       0.43 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                  0.00       0.43 r
  fifo_v_lo[1] (net)                                                0.00       0.43 r
  U1755/Z (NBUFFX2)                                       0.25      0.24 *     0.66 r
  n441 (net)                                   31                   0.00       0.66 r
  U1814/Q (MUX21X1)                                       0.14      0.16 *     0.83 r
  io_cmd_o[29] (net)                            4                   0.00       0.83 r
  io_cmd_o[29] (out)                                      0.14      0.00 *     0.83 r
  data arrival time                                                            0.83

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  output external delay                                            -0.10       5.90
  data required time                                                           5.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.90
  data arrival time                                                           -0.83
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  5.07


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[23]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)     0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)       0.61      0.43       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    50                   0.00       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)     0.00     0.43 r
  fifo_1__mem_fifo/v_o (net)                                        0.00       0.43 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                  0.00       0.43 r
  fifo_v_lo[1] (net)                                                0.00       0.43 r
  U1755/Z (NBUFFX2)                                       0.25      0.24 *     0.66 r
  n441 (net)                                   31                   0.00       0.66 r
  U1802/Q (MUX21X1)                                       0.14      0.16 *     0.82 r
  io_cmd_o[23] (net)                            4                   0.00       0.82 r
  io_cmd_o[23] (out)                                      0.14      0.00 *     0.83 r
  data arrival time                                                            0.83

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  output external delay                                            -0.10       5.90
  data required time                                                           5.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.90
  data arrival time                                                           -0.83
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  5.07


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[10]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)     0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)       0.61      0.43       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    50                   0.00       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)     0.00     0.43 r
  fifo_1__mem_fifo/v_o (net)                                        0.00       0.43 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                  0.00       0.43 r
  fifo_v_lo[1] (net)                                                0.00       0.43 r
  U1755/Z (NBUFFX2)                                       0.25      0.24 *     0.66 r
  n441 (net)                                   31                   0.00       0.66 r
  U1776/Q (MUX21X1)                                       0.13      0.16 *     0.82 r
  io_cmd_o[10] (net)                            4                   0.00       0.82 r
  io_cmd_o[10] (out)                                      0.13      0.00 *     0.82 r
  data arrival time                                                            0.82

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  output external delay                                            -0.10       5.90
  data required time                                                           5.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.90
  data arrival time                                                           -0.82
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  5.08


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[9]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)     0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)       0.61      0.43       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    50                   0.00       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)     0.00     0.43 r
  fifo_1__mem_fifo/v_o (net)                                        0.00       0.43 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                  0.00       0.43 r
  fifo_v_lo[1] (net)                                                0.00       0.43 r
  U1755/Z (NBUFFX2)                                       0.25      0.24 *     0.66 r
  n441 (net)                                   31                   0.00       0.66 r
  U1774/Q (MUX21X1)                                       0.13      0.16 *     0.82 r
  io_cmd_o[9] (net)                             4                   0.00       0.82 r
  io_cmd_o[9] (out)                                       0.13      0.00 *     0.82 r
  data arrival time                                                            0.82

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  output external delay                                            -0.10       5.90
  data required time                                                           5.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.90
  data arrival time                                                           -0.82
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  5.08


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[21]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)     0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)       0.61      0.43       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    50                   0.00       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)     0.00     0.43 r
  fifo_1__mem_fifo/v_o (net)                                        0.00       0.43 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                  0.00       0.43 r
  fifo_v_lo[1] (net)                                                0.00       0.43 r
  U1755/Z (NBUFFX2)                                       0.25      0.24 *     0.66 r
  n441 (net)                                   31                   0.00       0.66 r
  U1798/Q (MUX21X1)                                       0.13      0.16 *     0.82 r
  io_cmd_o[21] (net)                            4                   0.00       0.82 r
  io_cmd_o[21] (out)                                      0.13      0.00 *     0.82 r
  data arrival time                                                            0.82

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  output external delay                                            -0.10       5.90
  data required time                                                           5.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.90
  data arrival time                                                           -0.82
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  5.08


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[11]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)     0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)       0.61      0.43       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    50                   0.00       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)     0.00     0.43 r
  fifo_1__mem_fifo/v_o (net)                                        0.00       0.43 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                  0.00       0.43 r
  fifo_v_lo[1] (net)                                                0.00       0.43 r
  U1755/Z (NBUFFX2)                                       0.25      0.24 *     0.66 r
  n441 (net)                                   31                   0.00       0.66 r
  U1778/Q (MUX21X1)                                       0.13      0.16 *     0.82 r
  io_cmd_o[11] (net)                            4                   0.00       0.82 r
  io_cmd_o[11] (out)                                      0.13      0.00 *     0.82 r
  data arrival time                                                            0.82

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  output external delay                                            -0.10       5.90
  data required time                                                           5.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.90
  data arrival time                                                           -0.82
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  5.08


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[0]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)     0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)       0.61      0.43       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    50                   0.00       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)     0.00     0.43 r
  fifo_1__mem_fifo/v_o (net)                                        0.00       0.43 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                  0.00       0.43 r
  fifo_v_lo[1] (net)                                                0.00       0.43 r
  U2008/Z (NBUFFX2)                                       0.15      0.19 *     0.62 r
  n445 (net)                                   16                   0.00       0.62 r
  U5079/Q (AND2X1)                                        0.14      0.13 *     0.75 r
  io_cmd_o[0] (net)                             4                   0.00       0.75 r
  U1758/Z (NBUFFX2)                                       0.03      0.07 *     0.82 r
  mem_cmd_o[0] (net)                            1                   0.00       0.82 r
  mem_cmd_o[0] (out)                                      0.03      0.00 *     0.82 r
  data arrival time                                                            0.82

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  output external delay                                            -0.10       5.90
  data required time                                                           5.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.90
  data arrival time                                                           -0.82
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  5.08


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[24]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)     0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)       0.61      0.43       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    50                   0.00       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)     0.00     0.43 r
  fifo_1__mem_fifo/v_o (net)                                        0.00       0.43 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                  0.00       0.43 r
  fifo_v_lo[1] (net)                                                0.00       0.43 r
  U1755/Z (NBUFFX2)                                       0.25      0.24 *     0.66 r
  n441 (net)                                   31                   0.00       0.66 r
  U1804/Q (MUX21X1)                                       0.13      0.15 *     0.82 r
  io_cmd_o[24] (net)                            5                   0.00       0.82 r
  io_cmd_o[24] (out)                                      0.13      0.00 *     0.82 r
  data arrival time                                                            0.82

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  output external delay                                            -0.10       5.90
  data required time                                                           5.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.90
  data arrival time                                                           -0.82
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  5.08


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[22]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)     0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)       0.61      0.43       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    50                   0.00       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)     0.00     0.43 r
  fifo_1__mem_fifo/v_o (net)                                        0.00       0.43 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                  0.00       0.43 r
  fifo_v_lo[1] (net)                                                0.00       0.43 r
  U1755/Z (NBUFFX2)                                       0.25      0.24 *     0.66 r
  n441 (net)                                   31                   0.00       0.66 r
  U1800/Q (MUX21X1)                                       0.13      0.15 *     0.82 r
  io_cmd_o[22] (net)                            4                   0.00       0.82 r
  io_cmd_o[22] (out)                                      0.13      0.00 *     0.82 r
  data arrival time                                                            0.82

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  output external delay                                            -0.10       5.90
  data required time                                                           5.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.90
  data arrival time                                                           -0.82
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  5.08


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[31]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)     0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)       0.61      0.43       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    50                   0.00       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)     0.00     0.43 r
  fifo_1__mem_fifo/v_o (net)                                        0.00       0.43 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                  0.00       0.43 r
  fifo_v_lo[1] (net)                                                0.00       0.43 r
  U1755/Z (NBUFFX2)                                       0.25      0.24 *     0.66 r
  n441 (net)                                   31                   0.00       0.66 r
  U1818/Q (MUX21X1)                                       0.13      0.15 *     0.82 r
  io_cmd_o[31] (net)                            4                   0.00       0.82 r
  io_cmd_o[31] (out)                                      0.13      0.00 *     0.82 r
  data arrival time                                                            0.82

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  output external delay                                            -0.10       5.90
  data required time                                                           5.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.90
  data arrival time                                                           -0.82
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  5.08


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[19]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)     0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)       0.61      0.43       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    50                   0.00       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)     0.00     0.43 r
  fifo_1__mem_fifo/v_o (net)                                        0.00       0.43 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                  0.00       0.43 r
  fifo_v_lo[1] (net)                                                0.00       0.43 r
  U1755/Z (NBUFFX2)                                       0.25      0.24 *     0.66 r
  n441 (net)                                   31                   0.00       0.66 r
  U1794/Q (MUX21X1)                                       0.13      0.15 *     0.82 r
  io_cmd_o[19] (net)                            4                   0.00       0.82 r
  io_cmd_o[19] (out)                                      0.13      0.00 *     0.82 r
  data arrival time                                                            0.82

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  output external delay                                            -0.10       5.90
  data required time                                                           5.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.90
  data arrival time                                                           -0.82
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  5.08


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[14]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)     0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)       0.61      0.43       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    50                   0.00       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)     0.00     0.43 r
  fifo_1__mem_fifo/v_o (net)                                        0.00       0.43 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                  0.00       0.43 r
  fifo_v_lo[1] (net)                                                0.00       0.43 r
  U1755/Z (NBUFFX2)                                       0.25      0.24 *     0.66 r
  n441 (net)                                   31                   0.00       0.66 r
  U1784/Q (MUX21X1)                                       0.12      0.15 *     0.81 r
  io_cmd_o[14] (net)                            4                   0.00       0.81 r
  io_cmd_o[14] (out)                                      0.12      0.00 *     0.82 r
  data arrival time                                                            0.82

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  output external delay                                            -0.10       5.90
  data required time                                                           5.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.90
  data arrival time                                                           -0.82
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  5.08


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[34]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)     0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)       0.61      0.43       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    50                   0.00       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)     0.00     0.43 r
  fifo_1__mem_fifo/v_o (net)                                        0.00       0.43 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                  0.00       0.43 r
  fifo_v_lo[1] (net)                                                0.00       0.43 r
  U1755/Z (NBUFFX2)                                       0.25      0.24 *     0.66 r
  n441 (net)                                   31                   0.00       0.66 r
  U1824/Q (MUX21X1)                                       0.12      0.15 *     0.81 r
  io_cmd_o[34] (net)                            4                   0.00       0.81 r
  io_cmd_o[34] (out)                                      0.12      0.00 *     0.82 r
  data arrival time                                                            0.82

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  output external delay                                            -0.10       5.90
  data required time                                                           5.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.90
  data arrival time                                                           -0.82
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  5.08


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[15]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)     0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)       0.61      0.43       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    50                   0.00       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)     0.00     0.43 r
  fifo_1__mem_fifo/v_o (net)                                        0.00       0.43 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                  0.00       0.43 r
  fifo_v_lo[1] (net)                                                0.00       0.43 r
  U1755/Z (NBUFFX2)                                       0.25      0.24 *     0.66 r
  n441 (net)                                   31                   0.00       0.66 r
  U1786/Q (MUX21X1)                                       0.12      0.15 *     0.81 r
  io_cmd_o[15] (net)                            4                   0.00       0.81 r
  io_cmd_o[15] (out)                                      0.12      0.00 *     0.81 r
  data arrival time                                                            0.81

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  output external delay                                            -0.10       5.90
  data required time                                                           5.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.90
  data arrival time                                                           -0.81
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  5.09


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[33]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)     0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)       0.61      0.43       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    50                   0.00       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)     0.00     0.43 r
  fifo_1__mem_fifo/v_o (net)                                        0.00       0.43 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                  0.00       0.43 r
  fifo_v_lo[1] (net)                                                0.00       0.43 r
  U1755/Z (NBUFFX2)                                       0.25      0.24 *     0.66 r
  n441 (net)                                   31                   0.00       0.66 r
  U1822/Q (MUX21X1)                                       0.12      0.15 *     0.81 r
  io_cmd_o[33] (net)                            4                   0.00       0.81 r
  io_cmd_o[33] (out)                                      0.12      0.00 *     0.81 r
  data arrival time                                                            0.81

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  output external delay                                            -0.10       5.90
  data required time                                                           5.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.90
  data arrival time                                                           -0.81
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  5.09


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[16]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)     0.00      0.00 #     0.00 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)       0.61      0.43       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    50                   0.00       0.43 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)     0.00     0.43 r
  fifo_1__mem_fifo/v_o (net)                                        0.00       0.43 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                  0.00       0.43 r
  fifo_v_lo[1] (net)                                                0.00       0.43 r
  U1755/Z (NBUFFX2)                                       0.25      0.24 *     0.66 r
  n441 (net)                                   31                   0.00       0.66 r
  U1788/Q (MUX21X1)                                       0.12      0.15 *     0.81 r
  io_cmd_o[16] (net)                            4                   0.00       0.81 r
  io_cmd_o[16] (out)                                      0.12      0.00 *     0.81 r
  data arrival time                                                            0.81

  clock core_clk (rise edge)                                        7.00       7.00
  clock network delay (ideal)                                       0.00       7.00
  clock uncertainty                                                -1.00       6.00
  output external delay                                            -0.10       5.90
  data required time                                                           5.90
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           5.90
  data arrival time                                                           -0.81
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  5.09




