{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1590204670957 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1590204670966 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 23 00:31:10 2020 " "Processing started: Sat May 23 00:31:10 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1590204670966 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590204670966 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ev20QUARTUS -c ev20QUARTUS " "Command: quartus_map --read_settings_files=on --write_settings_files=off ev20QUARTUS -c ev20QUARTUS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590204670966 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1590204672182 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1590204672182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mir.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mir.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MIR " "Found entity 1: MIR" {  } { { "MIR.bdf" "" { Schematic "C:/Users/HP/Documents/ITBA/Cuarto Año/Segundo cuatrimestre/Electronica V/Tps/Tp2/Electro_V/MicroEV20/MIR.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590204688942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590204688942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uc2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file uc2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 UC2 " "Found entity 1: UC2" {  } { { "UC2.bdf" "" { Schematic "C:/Users/HP/Documents/ITBA/Cuarto Año/Segundo cuatrimestre/Electronica V/Tps/Tp2/Electro_V/MicroEV20/UC2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590204688951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590204688951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uc1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file uc1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 UC1 " "Found entity 1: UC1" {  } { { "UC1.bdf" "" { Schematic "C:/Users/HP/Documents/ITBA/Cuarto Año/Segundo cuatrimestre/Electronica V/Tps/Tp2/Electro_V/MicroEV20/UC1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590204688959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590204688959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ev20main.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ev20main.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ev20main " "Found entity 1: ev20main" {  } { { "ev20main.bdf" "" { Schematic "C:/Users/HP/Documents/ITBA/Cuarto Año/Segundo cuatrimestre/Electronica V/Tps/Tp2/Electro_V/MicroEV20/ev20main.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590204688967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590204688967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ev20jumpcontrol.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ev20jumpcontrol.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ev20jumpControl " "Found entity 1: ev20jumpControl" {  } { { "ev20jumpControl.bdf" "" { Schematic "C:/Users/HP/Documents/ITBA/Cuarto Año/Segundo cuatrimestre/Electronica V/Tps/Tp2/Electro_V/MicroEV20/ev20jumpControl.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590204688976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590204688976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "alu.v" "" { Text "C:/Users/HP/Documents/ITBA/Cuarto Año/Segundo cuatrimestre/Electronica V/Tps/Tp2/Electro_V/MicroEV20/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590204688990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590204688990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "shifter.v" "" { Text "C:/Users/HP/Documents/ITBA/Cuarto Año/Segundo cuatrimestre/Electronica V/Tps/Tp2/Electro_V/MicroEV20/shifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590204689003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590204689003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ev20b3busa.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ev20b3busa.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ev20B3BUSA " "Found entity 1: ev20B3BUSA" {  } { { "ev20B3BUSA.bdf" "" { Schematic "C:/Users/HP/Documents/ITBA/Cuarto Año/Segundo cuatrimestre/Electronica V/Tps/Tp2/Electro_V/MicroEV20/ev20B3BUSA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590204689012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590204689012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ev20b3busb.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ev20b3busb.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ev20B3BUSB " "Found entity 1: ev20B3BUSB" {  } { { "ev20B3BUSB.bdf" "" { Schematic "C:/Users/HP/Documents/ITBA/Cuarto Año/Segundo cuatrimestre/Electronica V/Tps/Tp2/Electro_V/MicroEV20/ev20B3BUSB.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590204689020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590204689020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ev20bloque3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ev20bloque3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ev20BLOQUE3 " "Found entity 1: ev20BLOQUE3" {  } { { "ev20BLOQUE3.bdf" "" { Schematic "C:/Users/HP/Documents/ITBA/Cuarto Año/Segundo cuatrimestre/Electronica V/Tps/Tp2/Electro_V/MicroEV20/ev20BLOQUE3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590204689029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590204689029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ev20registerbank.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ev20registerbank.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ev20registerBank " "Found entity 1: ev20registerBank" {  } { { "ev20registerBank.bdf" "" { Schematic "C:/Users/HP/Documents/ITBA/Cuarto Año/Segundo cuatrimestre/Electronica V/Tps/Tp2/Electro_V/MicroEV20/ev20registerBank.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590204689038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590204689038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetchunit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fetchunit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 fetchUnit " "Found entity 1: fetchUnit" {  } { { "fetchUnit.bdf" "" { Schematic "C:/Users/HP/Documents/ITBA/Cuarto Año/Segundo cuatrimestre/Electronica V/Tps/Tp2/Electro_V/MicroEV20/fetchUnit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590204689050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590204689050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "operandsunit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file operandsunit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 operandsUnit " "Found entity 1: operandsUnit" {  } { { "operandsUnit.bdf" "" { Schematic "C:/Users/HP/Documents/ITBA/Cuarto Año/Segundo cuatrimestre/Electronica V/Tps/Tp2/Electro_V/MicroEV20/operandsUnit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590204689059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590204689059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aluunit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file aluunit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALUUnit " "Found entity 1: ALUUnit" {  } { { "ALUUnit.bdf" "" { Schematic "C:/Users/HP/Documents/ITBA/Cuarto Año/Segundo cuatrimestre/Electronica V/Tps/Tp2/Electro_V/MicroEV20/ALUUnit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590204689069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590204689069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "carryblock.v 1 1 " "Found 1 design units, including 1 entities, in source file carryblock.v" { { "Info" "ISGN_ENTITY_NAME" "1 carryBlock " "Found entity 1: carryBlock" {  } { { "carryBlock.v" "" { Text "C:/Users/HP/Documents/ITBA/Cuarto Año/Segundo cuatrimestre/Electronica V/Tps/Tp2/Electro_V/MicroEV20/carryBlock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590204689082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590204689082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcregister.v 1 1 " "Found 1 design units, including 1 entities, in source file pcregister.v" { { "Info" "ISGN_ENTITY_NAME" "1 PCRegister " "Found entity 1: PCRegister" {  } { { "PCRegister.v" "" { Text "C:/Users/HP/Documents/ITBA/Cuarto Año/Segundo cuatrimestre/Electronica V/Tps/Tp2/Electro_V/MicroEV20/PCRegister.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590204689095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590204689095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mirunit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mirunit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MIRUnit " "Found entity 1: MIRUnit" {  } { { "MIRUnit.bdf" "" { Schematic "C:/Users/HP/Documents/ITBA/Cuarto Año/Segundo cuatrimestre/Electronica V/Tps/Tp2/Electro_V/MicroEV20/MIRUnit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590204689104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590204689104 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIRUnit " "Elaborating entity \"MIRUnit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1590204689352 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "ALUC3\[3..0\] ALUC " "Bus \"ALUC3\[3..0\]\" found using same base name as \"ALUC\", which might lead to a name conflict." {  } { { "MIRUnit.bdf" "" { Schematic "C:/Users/HP/Documents/ITBA/Cuarto Año/Segundo cuatrimestre/Electronica V/Tps/Tp2/Electro_V/MicroEV20/MIRUnit.bdf" { { 232 1208 1272 249 "ALUC3\[3..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1590204689355 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "ALUC3\[3..0\] ALUC " "Bus \"ALUC3\[3..0\]\" found using same base name as \"ALUC\", which might lead to a name conflict." {  } { { "MIRUnit.bdf" "" { Schematic "C:/Users/HP/Documents/ITBA/Cuarto Año/Segundo cuatrimestre/Electronica V/Tps/Tp2/Electro_V/MicroEV20/MIRUnit.bdf" { { 224 1752 1840 241 "ALUC3\[3..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1590204689355 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "UC1 inst " "Block or symbol \"UC1\" of instance \"inst\" overlaps another block or symbol" {  } { { "MIRUnit.bdf" "" { Schematic "C:/Users/HP/Documents/ITBA/Cuarto Año/Segundo cuatrimestre/Electronica V/Tps/Tp2/Electro_V/MicroEV20/MIRUnit.bdf" { { 184 1496 1656 312 "inst" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1590204689357 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "ALUC " "Converted elements in bus name \"ALUC\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "ALUC\[3..0\] ALUC3..0 " "Converted element name(s) from \"ALUC\[3..0\]\" to \"ALUC3..0\"" {  } { { "MIRUnit.bdf" "" { Schematic "C:/Users/HP/Documents/ITBA/Cuarto Año/Segundo cuatrimestre/Electronica V/Tps/Tp2/Electro_V/MicroEV20/MIRUnit.bdf" { { 376 2112 2288 392 "ALUC\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1590204689357 ""}  } { { "MIRUnit.bdf" "" { Schematic "C:/Users/HP/Documents/ITBA/Cuarto Año/Segundo cuatrimestre/Electronica V/Tps/Tp2/Electro_V/MicroEV20/MIRUnit.bdf" { { 376 2112 2288 392 "ALUC\[3..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1590204689357 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "ALUC3 " "Converted elements in bus name \"ALUC3\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "ALUC3\[3..0\] ALUC33..0 " "Converted element name(s) from \"ALUC3\[3..0\]\" to \"ALUC33..0\"" {  } { { "MIRUnit.bdf" "" { Schematic "C:/Users/HP/Documents/ITBA/Cuarto Año/Segundo cuatrimestre/Electronica V/Tps/Tp2/Electro_V/MicroEV20/MIRUnit.bdf" { { 232 1208 1272 249 "ALUC3\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1590204689357 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "ALUC3\[3..0\] ALUC33..0 " "Converted element name(s) from \"ALUC3\[3..0\]\" to \"ALUC33..0\"" {  } { { "MIRUnit.bdf" "" { Schematic "C:/Users/HP/Documents/ITBA/Cuarto Año/Segundo cuatrimestre/Electronica V/Tps/Tp2/Electro_V/MicroEV20/MIRUnit.bdf" { { 224 1752 1840 241 "ALUC3\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1590204689357 ""}  } { { "MIRUnit.bdf" "" { Schematic "C:/Users/HP/Documents/ITBA/Cuarto Año/Segundo cuatrimestre/Electronica V/Tps/Tp2/Electro_V/MicroEV20/MIRUnit.bdf" { { 232 1208 1272 249 "ALUC3\[3..0\]" "" } { 224 1752 1840 241 "ALUC3\[3..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1590204689357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UC2 UC2:inst-uc2 " "Elaborating entity \"UC2\" for hierarchy \"UC2:inst-uc2\"" {  } { { "MIRUnit.bdf" "inst-uc2" { Schematic "C:/Users/HP/Documents/ITBA/Cuarto Año/Segundo cuatrimestre/Electronica V/Tps/Tp2/Electro_V/MicroEV20/MIRUnit.bdf" { { -120 1536 1664 72 "inst-uc2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590204689397 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "B2 " "Pin \"B2\" not connected" {  } { { "UC2.bdf" "" { Schematic "C:/Users/HP/Documents/ITBA/Cuarto Año/Segundo cuatrimestre/Electronica V/Tps/Tp2/Electro_V/MicroEV20/UC2.bdf" { { 64 96 264 80 "B2\[5..0\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1590204689526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COMPARE UC2:inst-uc2\|LPM_COMPARE:inst5 " "Elaborating entity \"LPM_COMPARE\" for hierarchy \"UC2:inst-uc2\|LPM_COMPARE:inst5\"" {  } { { "UC2.bdf" "inst5" { Schematic "C:/Users/HP/Documents/ITBA/Cuarto Año/Segundo cuatrimestre/Electronica V/Tps/Tp2/Electro_V/MicroEV20/UC2.bdf" { { -376 496 624 -248 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590204689605 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "UC2:inst-uc2\|LPM_COMPARE:inst5 " "Elaborated megafunction instantiation \"UC2:inst-uc2\|LPM_COMPARE:inst5\"" {  } { { "UC2.bdf" "" { Schematic "C:/Users/HP/Documents/ITBA/Cuarto Año/Segundo cuatrimestre/Electronica V/Tps/Tp2/Electro_V/MicroEV20/UC2.bdf" { { -376 496 624 -248 "inst5" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590204689607 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UC2:inst-uc2\|LPM_COMPARE:inst5 " "Instantiated megafunction \"UC2:inst-uc2\|LPM_COMPARE:inst5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 5 " "Parameter \"LPM_WIDTH\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590204689607 ""}  } { { "UC2.bdf" "" { Schematic "C:/Users/HP/Documents/ITBA/Cuarto Año/Segundo cuatrimestre/Electronica V/Tps/Tp2/Electro_V/MicroEV20/UC2.bdf" { { -376 496 624 -248 "inst5" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1590204689607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_3pd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_3pd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_3pd " "Found entity 1: cmpr_3pd" {  } { { "db/cmpr_3pd.tdf" "" { Text "C:/Users/HP/Documents/ITBA/Cuarto Año/Segundo cuatrimestre/Electronica V/Tps/Tp2/Electro_V/MicroEV20/db/cmpr_3pd.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590204689684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590204689684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_3pd UC2:inst-uc2\|LPM_COMPARE:inst5\|cmpr_3pd:auto_generated " "Elaborating entity \"cmpr_3pd\" for hierarchy \"UC2:inst-uc2\|LPM_COMPARE:inst5\|cmpr_3pd:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590204689687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UC1 UC1:inst " "Elaborating entity \"UC1\" for hierarchy \"UC1:inst\"" {  } { { "MIRUnit.bdf" "inst" { Schematic "C:/Users/HP/Documents/ITBA/Cuarto Año/Segundo cuatrimestre/Electronica V/Tps/Tp2/Electro_V/MicroEV20/MIRUnit.bdf" { { 184 1496 1656 312 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590204689746 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "GND inst14 " "Block or symbol \"GND\" of instance \"inst14\" overlaps another block or symbol" {  } { { "UC1.bdf" "" { Schematic "C:/Users/HP/Documents/ITBA/Cuarto Año/Segundo cuatrimestre/Electronica V/Tps/Tp2/Electro_V/MicroEV20/UC1.bdf" { { 296 312 344 328 "inst14" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1590204689749 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "GND inst16 " "Block or symbol \"GND\" of instance \"inst16\" overlaps another block or symbol" {  } { { "UC1.bdf" "" { Schematic "C:/Users/HP/Documents/ITBA/Cuarto Año/Segundo cuatrimestre/Electronica V/Tps/Tp2/Electro_V/MicroEV20/UC1.bdf" { { 344 304 336 376 "inst16" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1590204689749 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "BUSMUX inst2 " "Block or symbol \"BUSMUX\" of instance \"inst2\" overlaps another block or symbol" {  } { { "UC1.bdf" "" { Schematic "C:/Users/HP/Documents/ITBA/Cuarto Año/Segundo cuatrimestre/Electronica V/Tps/Tp2/Electro_V/MicroEV20/UC1.bdf" { { 96 0 112 184 "inst2" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1590204689749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_FF UC1:inst\|LPM_FF:inst1 " "Elaborating entity \"LPM_FF\" for hierarchy \"UC1:inst\|LPM_FF:inst1\"" {  } { { "UC1.bdf" "inst1" { Schematic "C:/Users/HP/Documents/ITBA/Cuarto Año/Segundo cuatrimestre/Electronica V/Tps/Tp2/Electro_V/MicroEV20/UC1.bdf" { { 40 688 864 184 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590204689813 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "UC1:inst\|LPM_FF:inst1 " "Elaborated megafunction instantiation \"UC1:inst\|LPM_FF:inst1\"" {  } { { "UC1.bdf" "" { Schematic "C:/Users/HP/Documents/ITBA/Cuarto Año/Segundo cuatrimestre/Electronica V/Tps/Tp2/Electro_V/MicroEV20/UC1.bdf" { { 40 688 864 184 "inst1" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590204689815 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UC1:inst\|LPM_FF:inst1 " "Instantiated megafunction \"UC1:inst\|LPM_FF:inst1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 6 " "Parameter \"LPM_WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590204689816 ""}  } { { "UC1.bdf" "" { Schematic "C:/Users/HP/Documents/ITBA/Cuarto Año/Segundo cuatrimestre/Electronica V/Tps/Tp2/Electro_V/MicroEV20/UC1.bdf" { { 40 688 864 184 "inst1" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1590204689816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_FF UC1:inst\|LPM_FF:inst " "Elaborating entity \"LPM_FF\" for hierarchy \"UC1:inst\|LPM_FF:inst\"" {  } { { "UC1.bdf" "inst" { Schematic "C:/Users/HP/Documents/ITBA/Cuarto Año/Segundo cuatrimestre/Electronica V/Tps/Tp2/Electro_V/MicroEV20/UC1.bdf" { { 80 376 552 224 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590204689834 ""}
{ "Warning" "WTDFX_ASSERTION" "Ignored LPM_AVALUE parameter because the aset port is not used " "Assertion warning: Ignored LPM_AVALUE parameter because the aset port is not used" {  } { { "lpm_ff.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_ff.tdf" 91 2 0 } } { "UC1.bdf" "" { Schematic "C:/Users/HP/Documents/ITBA/Cuarto Año/Segundo cuatrimestre/Electronica V/Tps/Tp2/Electro_V/MicroEV20/UC1.bdf" { { 80 376 552 224 "inst" "" } } } } { "MIRUnit.bdf" "" { Schematic "C:/Users/HP/Documents/ITBA/Cuarto Año/Segundo cuatrimestre/Electronica V/Tps/Tp2/Electro_V/MicroEV20/MIRUnit.bdf" { { 184 1496 1656 312 "inst" "" } } } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590204689836 ""}
{ "Warning" "WTDFX_ASSERTION" "Ignored LPM_SVALUE parameter because the sset port is not used " "Assertion warning: Ignored LPM_SVALUE parameter because the sset port is not used" {  } { { "lpm_ff.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_ff.tdf" 96 2 0 } } { "UC1.bdf" "" { Schematic "C:/Users/HP/Documents/ITBA/Cuarto Año/Segundo cuatrimestre/Electronica V/Tps/Tp2/Electro_V/MicroEV20/UC1.bdf" { { 80 376 552 224 "inst" "" } } } } { "MIRUnit.bdf" "" { Schematic "C:/Users/HP/Documents/ITBA/Cuarto Año/Segundo cuatrimestre/Electronica V/Tps/Tp2/Electro_V/MicroEV20/MIRUnit.bdf" { { 184 1496 1656 312 "inst" "" } } } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590204689839 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "ac " "Variable or input pin \"ac\" is defined but never used." {  } { { "lpm_ff.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_ff.tdf" 71 4 0 } } { "UC1.bdf" "" { Schematic "C:/Users/HP/Documents/ITBA/Cuarto Año/Segundo cuatrimestre/Electronica V/Tps/Tp2/Electro_V/MicroEV20/UC1.bdf" { { 80 376 552 224 "inst" "" } } } } { "MIRUnit.bdf" "" { Schematic "C:/Users/HP/Documents/ITBA/Cuarto Año/Segundo cuatrimestre/Electronica V/Tps/Tp2/Electro_V/MicroEV20/MIRUnit.bdf" { { 184 1496 1656 312 "inst" "" } } } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1590204689839 "|MIRUnit|UC1:inst|LPM_FF:inst"}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "sc " "Variable or input pin \"sc\" is defined but never used." {  } { { "lpm_ff.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_ff.tdf" 74 4 0 } } { "UC1.bdf" "" { Schematic "C:/Users/HP/Documents/ITBA/Cuarto Año/Segundo cuatrimestre/Electronica V/Tps/Tp2/Electro_V/MicroEV20/UC1.bdf" { { 80 376 552 224 "inst" "" } } } } { "MIRUnit.bdf" "" { Schematic "C:/Users/HP/Documents/ITBA/Cuarto Año/Segundo cuatrimestre/Electronica V/Tps/Tp2/Electro_V/MicroEV20/MIRUnit.bdf" { { 184 1496 1656 312 "inst" "" } } } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1590204689839 "|MIRUnit|UC1:inst|LPM_FF:inst"}
{ "Info" "ISGN_ELABORATION_HEADER" "UC1:inst\|LPM_FF:inst " "Elaborated megafunction instantiation \"UC1:inst\|LPM_FF:inst\"" {  } { { "UC1.bdf" "" { Schematic "C:/Users/HP/Documents/ITBA/Cuarto Año/Segundo cuatrimestre/Electronica V/Tps/Tp2/Electro_V/MicroEV20/UC1.bdf" { { 80 376 552 224 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590204689839 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UC1:inst\|LPM_FF:inst " "Instantiated megafunction \"UC1:inst\|LPM_FF:inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_AVALUE 35 " "Parameter \"LPM_AVALUE\" = \"35\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590204689839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SVALUE 35 " "Parameter \"LPM_SVALUE\" = \"35\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590204689839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 6 " "Parameter \"LPM_WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590204689839 ""}  } { { "UC1.bdf" "" { Schematic "C:/Users/HP/Documents/ITBA/Cuarto Año/Segundo cuatrimestre/Electronica V/Tps/Tp2/Electro_V/MicroEV20/UC1.bdf" { { 80 376 552 224 "inst" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1590204689839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX UC1:inst\|BUSMUX:inst2 " "Elaborating entity \"BUSMUX\" for hierarchy \"UC1:inst\|BUSMUX:inst2\"" {  } { { "UC1.bdf" "inst2" { Schematic "C:/Users/HP/Documents/ITBA/Cuarto Año/Segundo cuatrimestre/Electronica V/Tps/Tp2/Electro_V/MicroEV20/UC1.bdf" { { 96 0 112 184 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590204689900 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "UC1:inst\|BUSMUX:inst2 " "Elaborated megafunction instantiation \"UC1:inst\|BUSMUX:inst2\"" {  } { { "UC1.bdf" "" { Schematic "C:/Users/HP/Documents/ITBA/Cuarto Año/Segundo cuatrimestre/Electronica V/Tps/Tp2/Electro_V/MicroEV20/UC1.bdf" { { 96 0 112 184 "inst2" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590204689902 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UC1:inst\|BUSMUX:inst2 " "Instantiated megafunction \"UC1:inst\|BUSMUX:inst2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 6 " "Parameter \"WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590204689902 ""}  } { { "UC1.bdf" "" { Schematic "C:/Users/HP/Documents/ITBA/Cuarto Año/Segundo cuatrimestre/Electronica V/Tps/Tp2/Electro_V/MicroEV20/UC1.bdf" { { 96 0 112 184 "inst2" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1590204689902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux UC1:inst\|BUSMUX:inst2\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"UC1:inst\|BUSMUX:inst2\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590204689990 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "UC1:inst\|BUSMUX:inst2\|lpm_mux:\$00000 UC1:inst\|BUSMUX:inst2 " "Elaborated megafunction instantiation \"UC1:inst\|BUSMUX:inst2\|lpm_mux:\$00000\", which is child of megafunction instantiation \"UC1:inst\|BUSMUX:inst2\"" {  } { { "busmux.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } } { "UC1.bdf" "" { Schematic "C:/Users/HP/Documents/ITBA/Cuarto Año/Segundo cuatrimestre/Electronica V/Tps/Tp2/Electro_V/MicroEV20/UC1.bdf" { { 96 0 112 184 "inst2" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590204689994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_crc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_crc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_crc " "Found entity 1: mux_crc" {  } { { "db/mux_crc.tdf" "" { Text "C:/Users/HP/Documents/ITBA/Cuarto Año/Segundo cuatrimestre/Electronica V/Tps/Tp2/Electro_V/MicroEV20/db/mux_crc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590204690080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590204690080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_crc UC1:inst\|BUSMUX:inst2\|lpm_mux:\$00000\|mux_crc:auto_generated " "Elaborating entity \"mux_crc\" for hierarchy \"UC1:inst\|BUSMUX:inst2\|lpm_mux:\$00000\|mux_crc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590204690085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_FF UC1:inst\|LPM_FF:inst22 " "Elaborating entity \"LPM_FF\" for hierarchy \"UC1:inst\|LPM_FF:inst22\"" {  } { { "UC1.bdf" "inst22" { Schematic "C:/Users/HP/Documents/ITBA/Cuarto Año/Segundo cuatrimestre/Electronica V/Tps/Tp2/Electro_V/MicroEV20/UC1.bdf" { { 296 704 880 440 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590204690113 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "UC1:inst\|LPM_FF:inst22 " "Elaborated megafunction instantiation \"UC1:inst\|LPM_FF:inst22\"" {  } { { "UC1.bdf" "" { Schematic "C:/Users/HP/Documents/ITBA/Cuarto Año/Segundo cuatrimestre/Electronica V/Tps/Tp2/Electro_V/MicroEV20/UC1.bdf" { { 296 704 880 440 "inst22" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590204690115 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UC1:inst\|LPM_FF:inst22 " "Instantiated megafunction \"UC1:inst\|LPM_FF:inst22\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 7 " "Parameter \"LPM_WIDTH\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590204690115 ""}  } { { "UC1.bdf" "" { Schematic "C:/Users/HP/Documents/ITBA/Cuarto Año/Segundo cuatrimestre/Electronica V/Tps/Tp2/Electro_V/MicroEV20/UC1.bdf" { { 296 704 880 440 "inst22" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1590204690115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_FF UC1:inst\|LPM_FF:inst3 " "Elaborating entity \"LPM_FF\" for hierarchy \"UC1:inst\|LPM_FF:inst3\"" {  } { { "UC1.bdf" "inst3" { Schematic "C:/Users/HP/Documents/ITBA/Cuarto Año/Segundo cuatrimestre/Electronica V/Tps/Tp2/Electro_V/MicroEV20/UC1.bdf" { { 304 376 552 448 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590204690130 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "UC1:inst\|LPM_FF:inst3 " "Elaborated megafunction instantiation \"UC1:inst\|LPM_FF:inst3\"" {  } { { "UC1.bdf" "" { Schematic "C:/Users/HP/Documents/ITBA/Cuarto Año/Segundo cuatrimestre/Electronica V/Tps/Tp2/Electro_V/MicroEV20/UC1.bdf" { { 304 376 552 448 "inst3" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590204690132 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UC1:inst\|LPM_FF:inst3 " "Instantiated megafunction \"UC1:inst\|LPM_FF:inst3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 7 " "Parameter \"LPM_WIDTH\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590204690132 ""}  } { { "UC1.bdf" "" { Schematic "C:/Users/HP/Documents/ITBA/Cuarto Año/Segundo cuatrimestre/Electronica V/Tps/Tp2/Electro_V/MicroEV20/UC1.bdf" { { 304 376 552 448 "inst3" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1590204690132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MIR MIR:MIR3 " "Elaborating entity \"MIR\" for hierarchy \"MIR:MIR3\"" {  } { { "MIRUnit.bdf" "MIR3" { Schematic "C:/Users/HP/Documents/ITBA/Cuarto Año/Segundo cuatrimestre/Electronica V/Tps/Tp2/Electro_V/MicroEV20/MIRUnit.bdf" { { 120 1008 1208 344 "MIR3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590204690142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_FF MIR:MIR3\|LPM_FF:Ezu6 " "Elaborating entity \"LPM_FF\" for hierarchy \"MIR:MIR3\|LPM_FF:Ezu6\"" {  } { { "MIR.bdf" "Ezu6" { Schematic "C:/Users/HP/Documents/ITBA/Cuarto Año/Segundo cuatrimestre/Electronica V/Tps/Tp2/Electro_V/MicroEV20/MIR.bdf" { { 8 1672 1848 152 "Ezu6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590204690152 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MIR:MIR3\|LPM_FF:Ezu6 " "Elaborated megafunction instantiation \"MIR:MIR3\|LPM_FF:Ezu6\"" {  } { { "MIR.bdf" "" { Schematic "C:/Users/HP/Documents/ITBA/Cuarto Año/Segundo cuatrimestre/Electronica V/Tps/Tp2/Electro_V/MicroEV20/MIR.bdf" { { 8 1672 1848 152 "Ezu6" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590204690153 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MIR:MIR3\|LPM_FF:Ezu6 " "Instantiated megafunction \"MIR:MIR3\|LPM_FF:Ezu6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590204690153 ""}  } { { "MIR.bdf" "" { Schematic "C:/Users/HP/Documents/ITBA/Cuarto Año/Segundo cuatrimestre/Electronica V/Tps/Tp2/Electro_V/MicroEV20/MIR.bdf" { { 8 1672 1848 152 "Ezu6" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1590204690153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_FF MIR:MIR3\|LPM_FF:inst8 " "Elaborating entity \"LPM_FF\" for hierarchy \"MIR:MIR3\|LPM_FF:inst8\"" {  } { { "MIR.bdf" "inst8" { Schematic "C:/Users/HP/Documents/ITBA/Cuarto Año/Segundo cuatrimestre/Electronica V/Tps/Tp2/Electro_V/MicroEV20/MIR.bdf" { { 576 736 912 720 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590204690217 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MIR:MIR3\|LPM_FF:inst8 " "Elaborated megafunction instantiation \"MIR:MIR3\|LPM_FF:inst8\"" {  } { { "MIR.bdf" "" { Schematic "C:/Users/HP/Documents/ITBA/Cuarto Año/Segundo cuatrimestre/Electronica V/Tps/Tp2/Electro_V/MicroEV20/MIR.bdf" { { 576 736 912 720 "inst8" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590204690219 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MIR:MIR3\|LPM_FF:inst8 " "Instantiated megafunction \"MIR:MIR3\|LPM_FF:inst8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590204690219 ""}  } { { "MIR.bdf" "" { Schematic "C:/Users/HP/Documents/ITBA/Cuarto Año/Segundo cuatrimestre/Electronica V/Tps/Tp2/Electro_V/MicroEV20/MIR.bdf" { { 576 736 912 720 "inst8" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1590204690219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_FF MIR:MIR3\|LPM_FF:inst1 " "Elaborating entity \"LPM_FF\" for hierarchy \"MIR:MIR3\|LPM_FF:inst1\"" {  } { { "MIR.bdf" "inst1" { Schematic "C:/Users/HP/Documents/ITBA/Cuarto Año/Segundo cuatrimestre/Electronica V/Tps/Tp2/Electro_V/MicroEV20/MIR.bdf" { { 16 768 944 160 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590204690246 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MIR:MIR3\|LPM_FF:inst1 " "Elaborated megafunction instantiation \"MIR:MIR3\|LPM_FF:inst1\"" {  } { { "MIR.bdf" "" { Schematic "C:/Users/HP/Documents/ITBA/Cuarto Año/Segundo cuatrimestre/Electronica V/Tps/Tp2/Electro_V/MicroEV20/MIR.bdf" { { 16 768 944 160 "inst1" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590204690249 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MIR:MIR3\|LPM_FF:inst1 " "Instantiated megafunction \"MIR:MIR3\|LPM_FF:inst1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 5 " "Parameter \"LPM_WIDTH\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590204690249 ""}  } { { "MIR.bdf" "" { Schematic "C:/Users/HP/Documents/ITBA/Cuarto Año/Segundo cuatrimestre/Electronica V/Tps/Tp2/Electro_V/MicroEV20/MIR.bdf" { { 16 768 944 160 "inst1" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1590204690249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_FF MIR:MIR3\|LPM_FF:inst10 " "Elaborating entity \"LPM_FF\" for hierarchy \"MIR:MIR3\|LPM_FF:inst10\"" {  } { { "MIR.bdf" "inst10" { Schematic "C:/Users/HP/Documents/ITBA/Cuarto Año/Segundo cuatrimestre/Electronica V/Tps/Tp2/Electro_V/MicroEV20/MIR.bdf" { { 768 744 920 912 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590204690317 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MIR:MIR3\|LPM_FF:inst10 " "Elaborated megafunction instantiation \"MIR:MIR3\|LPM_FF:inst10\"" {  } { { "MIR.bdf" "" { Schematic "C:/Users/HP/Documents/ITBA/Cuarto Año/Segundo cuatrimestre/Electronica V/Tps/Tp2/Electro_V/MicroEV20/MIR.bdf" { { 768 744 920 912 "inst10" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590204690319 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MIR:MIR3\|LPM_FF:inst10 " "Instantiated megafunction \"MIR:MIR3\|LPM_FF:inst10\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 2 " "Parameter \"LPM_WIDTH\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590204690319 ""}  } { { "MIR.bdf" "" { Schematic "C:/Users/HP/Documents/ITBA/Cuarto Año/Segundo cuatrimestre/Electronica V/Tps/Tp2/Electro_V/MicroEV20/MIR.bdf" { { 768 744 920 912 "inst10" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1590204690319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX BUSMUX:inst7 " "Elaborating entity \"BUSMUX\" for hierarchy \"BUSMUX:inst7\"" {  } { { "MIRUnit.bdf" "inst7" { Schematic "C:/Users/HP/Documents/ITBA/Cuarto Año/Segundo cuatrimestre/Electronica V/Tps/Tp2/Electro_V/MicroEV20/MIRUnit.bdf" { { 184 616 728 272 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590204690365 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BUSMUX:inst7 " "Elaborated megafunction instantiation \"BUSMUX:inst7\"" {  } { { "MIRUnit.bdf" "" { Schematic "C:/Users/HP/Documents/ITBA/Cuarto Año/Segundo cuatrimestre/Electronica V/Tps/Tp2/Electro_V/MicroEV20/MIRUnit.bdf" { { 184 616 728 272 "inst7" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590204690366 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BUSMUX:inst7 " "Instantiated megafunction \"BUSMUX:inst7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 6 " "Parameter \"WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590204690366 ""}  } { { "MIRUnit.bdf" "" { Schematic "C:/Users/HP/Documents/ITBA/Cuarto Año/Segundo cuatrimestre/Electronica V/Tps/Tp2/Electro_V/MicroEV20/MIRUnit.bdf" { { 184 616 728 272 "inst7" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1590204690366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_FF LPM_FF:inst6 " "Elaborating entity \"LPM_FF\" for hierarchy \"LPM_FF:inst6\"" {  } { { "MIRUnit.bdf" "inst6" { Schematic "C:/Users/HP/Documents/ITBA/Cuarto Año/Segundo cuatrimestre/Electronica V/Tps/Tp2/Electro_V/MicroEV20/MIRUnit.bdf" { { 392 848 1024 536 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590204690772 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_FF:inst6 " "Elaborated megafunction instantiation \"LPM_FF:inst6\"" {  } { { "MIRUnit.bdf" "" { Schematic "C:/Users/HP/Documents/ITBA/Cuarto Año/Segundo cuatrimestre/Electronica V/Tps/Tp2/Electro_V/MicroEV20/MIRUnit.bdf" { { 392 848 1024 536 "inst6" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590204690774 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_FF:inst6 " "Instantiated megafunction \"LPM_FF:inst6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 10 " "Parameter \"LPM_WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590204690774 ""}  } { { "MIRUnit.bdf" "" { Schematic "C:/Users/HP/Documents/ITBA/Cuarto Año/Segundo cuatrimestre/Electronica V/Tps/Tp2/Electro_V/MicroEV20/MIRUnit.bdf" { { 392 848 1024 536 "inst6" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1590204690774 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1590204694665 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1590204697536 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590204697536 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MI\[11\] " "No output dependent on input pin \"MI\[11\]\"" {  } { { "MIRUnit.bdf" "" { Schematic "C:/Users/HP/Documents/ITBA/Cuarto Año/Segundo cuatrimestre/Electronica V/Tps/Tp2/Electro_V/MicroEV20/MIRUnit.bdf" { { 184 216 384 200 "MI" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1590204699319 "|MIRUnit|MI[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MI\[10\] " "No output dependent on input pin \"MI\[10\]\"" {  } { { "MIRUnit.bdf" "" { Schematic "C:/Users/HP/Documents/ITBA/Cuarto Año/Segundo cuatrimestre/Electronica V/Tps/Tp2/Electro_V/MicroEV20/MIRUnit.bdf" { { 184 216 384 200 "MI" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1590204699319 "|MIRUnit|MI[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MI\[9\] " "No output dependent on input pin \"MI\[9\]\"" {  } { { "MIRUnit.bdf" "" { Schematic "C:/Users/HP/Documents/ITBA/Cuarto Año/Segundo cuatrimestre/Electronica V/Tps/Tp2/Electro_V/MicroEV20/MIRUnit.bdf" { { 184 216 384 200 "MI" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1590204699319 "|MIRUnit|MI[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MI\[4\] " "No output dependent on input pin \"MI\[4\]\"" {  } { { "MIRUnit.bdf" "" { Schematic "C:/Users/HP/Documents/ITBA/Cuarto Año/Segundo cuatrimestre/Electronica V/Tps/Tp2/Electro_V/MicroEV20/MIRUnit.bdf" { { 184 216 384 200 "MI" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1590204699319 "|MIRUnit|MI[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MI\[3\] " "No output dependent on input pin \"MI\[3\]\"" {  } { { "MIRUnit.bdf" "" { Schematic "C:/Users/HP/Documents/ITBA/Cuarto Año/Segundo cuatrimestre/Electronica V/Tps/Tp2/Electro_V/MicroEV20/MIRUnit.bdf" { { 184 216 384 200 "MI" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1590204699319 "|MIRUnit|MI[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MI\[2\] " "No output dependent on input pin \"MI\[2\]\"" {  } { { "MIRUnit.bdf" "" { Schematic "C:/Users/HP/Documents/ITBA/Cuarto Año/Segundo cuatrimestre/Electronica V/Tps/Tp2/Electro_V/MicroEV20/MIRUnit.bdf" { { 184 216 384 200 "MI" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1590204699319 "|MIRUnit|MI[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MI\[1\] " "No output dependent on input pin \"MI\[1\]\"" {  } { { "MIRUnit.bdf" "" { Schematic "C:/Users/HP/Documents/ITBA/Cuarto Año/Segundo cuatrimestre/Electronica V/Tps/Tp2/Electro_V/MicroEV20/MIRUnit.bdf" { { 184 216 384 200 "MI" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1590204699319 "|MIRUnit|MI[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MI\[0\] " "No output dependent on input pin \"MI\[0\]\"" {  } { { "MIRUnit.bdf" "" { Schematic "C:/Users/HP/Documents/ITBA/Cuarto Año/Segundo cuatrimestre/Electronica V/Tps/Tp2/Electro_V/MicroEV20/MIRUnit.bdf" { { 184 216 384 200 "MI" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1590204699319 "|MIRUnit|MI[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1590204699319 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "246 " "Implemented 246 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "59 " "Implemented 59 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1590204699322 ""} { "Info" "ICUT_CUT_TM_OPINS" "37 " "Implemented 37 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1590204699322 ""} { "Info" "ICUT_CUT_TM_LCELLS" "150 " "Implemented 150 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1590204699322 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1590204699322 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 26 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4749 " "Peak virtual memory: 4749 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1590204699470 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 23 00:31:39 2020 " "Processing ended: Sat May 23 00:31:39 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1590204699470 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1590204699470 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1590204699470 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1590204699470 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1590204703521 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1590204703530 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 23 00:31:40 2020 " "Processing started: Sat May 23 00:31:40 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1590204703530 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1590204703530 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ev20QUARTUS -c ev20QUARTUS " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ev20QUARTUS -c ev20QUARTUS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1590204703530 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1590204707829 ""}
{ "Info" "0" "" "Project  = ev20QUARTUS" {  } {  } 0 0 "Project  = ev20QUARTUS" 0 0 "Fitter" 0 0 1590204707896 ""}
{ "Info" "0" "" "Revision = ev20QUARTUS" {  } {  } 0 0 "Revision = ev20QUARTUS" 0 0 "Fitter" 0 0 1590204707906 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1590204708099 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1590204708100 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ev20QUARTUS EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"ev20QUARTUS\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1590204708256 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1590204708456 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1590204708456 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1590204709754 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1590204710040 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1590204713117 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1590204713117 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1590204713117 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1590204713117 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/ITBA/Cuarto Año/Segundo cuatrimestre/Electronica V/Tps/Tp2/Electro_V/MicroEV20/" { { 0 { 0 ""} 0 498 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1590204713369 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/ITBA/Cuarto Año/Segundo cuatrimestre/Electronica V/Tps/Tp2/Electro_V/MicroEV20/" { { 0 { 0 ""} 0 500 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1590204713369 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/ITBA/Cuarto Año/Segundo cuatrimestre/Electronica V/Tps/Tp2/Electro_V/MicroEV20/" { { 0 { 0 ""} 0 502 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1590204713369 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/ITBA/Cuarto Año/Segundo cuatrimestre/Electronica V/Tps/Tp2/Electro_V/MicroEV20/" { { 0 { 0 ""} 0 504 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1590204713369 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/ITBA/Cuarto Año/Segundo cuatrimestre/Electronica V/Tps/Tp2/Electro_V/MicroEV20/" { { 0 { 0 ""} 0 506 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1590204713369 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1590204713369 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1590204713528 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "96 96 " "No exact pin location assignment(s) for 96 pins of 96 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1590204714612 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ev20QUARTUS.sdc " "Synopsys Design Constraints File file not found: 'ev20QUARTUS.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1590204716351 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1590204716363 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1590204716367 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1590204716368 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1590204716368 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "HOLD-CK2~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node HOLD-CK2~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1590204716522 ""}  } { { "MIRUnit.bdf" "" { Schematic "C:/Users/HP/Documents/ITBA/Cuarto Año/Segundo cuatrimestre/Electronica V/Tps/Tp2/Electro_V/MicroEV20/MIRUnit.bdf" { { 176 744 912 192 "HOLD-CK2" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/ITBA/Cuarto Año/Segundo cuatrimestre/Electronica V/Tps/Tp2/Electro_V/MicroEV20/" { { 0 { 0 ""} 0 453 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1590204716522 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CK3~input (placed in PIN M2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CK3~input (placed in PIN M2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1590204716522 ""}  } { { "MIRUnit.bdf" "" { Schematic "C:/Users/HP/Documents/ITBA/Cuarto Año/Segundo cuatrimestre/Electronica V/Tps/Tp2/Electro_V/MicroEV20/MIRUnit.bdf" { { 328 208 376 344 "CK3" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/ITBA/Cuarto Año/Segundo cuatrimestre/Electronica V/Tps/Tp2/Electro_V/MicroEV20/" { { 0 { 0 ""} 0 451 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1590204716522 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CK4~input (placed in PIN M1 (CLK3, DIFFCLK_1n)) " "Automatically promoted node CK4~input (placed in PIN M1 (CLK3, DIFFCLK_1n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1590204716522 ""}  } { { "MIRUnit.bdf" "" { Schematic "C:/Users/HP/Documents/ITBA/Cuarto Año/Segundo cuatrimestre/Electronica V/Tps/Tp2/Electro_V/MicroEV20/MIRUnit.bdf" { { 352 208 376 368 "CK4" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/HP/Documents/ITBA/Cuarto Año/Segundo cuatrimestre/Electronica V/Tps/Tp2/Electro_V/MicroEV20/" { { 0 { 0 ""} 0 452 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1590204716522 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1590204717253 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1590204717254 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1590204717254 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1590204717257 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1590204717260 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1590204717263 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1590204717263 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1590204717264 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1590204717318 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1590204717319 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1590204717319 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "93 unused 2.5V 56 37 0 " "Number of I/O pins in group: 93 (unused VREF, 2.5V VCCIO, 56 input, 37 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1590204717339 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1590204717339 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1590204717339 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 9 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1590204717340 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 14 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1590204717340 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 25 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1590204717340 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 20 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1590204717340 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 18 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1590204717340 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 12 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1590204717340 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 24 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1590204717340 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 24 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1590204717340 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1590204717340 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1590204717340 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1590204717470 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1590204717692 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1590204719213 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1590204719417 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1590204719606 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1590204723559 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1590204723559 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1590204724337 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X10_Y23 X20_Y34 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X10_Y23 to location X20_Y34" {  } { { "loc" "" { Generic "C:/Users/HP/Documents/ITBA/Cuarto Año/Segundo cuatrimestre/Electronica V/Tps/Tp2/Electro_V/MicroEV20/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X10_Y23 to location X20_Y34"} { { 12 { 0 ""} 10 23 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1590204725550 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1590204725550 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1590204726647 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1590204726647 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1590204726651 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.27 " "Total time spent on timing analysis during the Fitter is 0.27 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1590204726976 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1590204727045 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1590204727545 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1590204727545 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1590204727755 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1590204728501 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/HP/Documents/ITBA/Cuarto Año/Segundo cuatrimestre/Electronica V/Tps/Tp2/Electro_V/MicroEV20/output_files/ev20QUARTUS.fit.smsg " "Generated suppressed messages file C:/Users/HP/Documents/ITBA/Cuarto Año/Segundo cuatrimestre/Electronica V/Tps/Tp2/Electro_V/MicroEV20/output_files/ev20QUARTUS.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1590204729460 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5262 " "Peak virtual memory: 5262 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1590204731391 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 23 00:32:11 2020 " "Processing ended: Sat May 23 00:32:11 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1590204731391 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1590204731391 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1590204731391 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1590204731391 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1590204735643 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1590204735652 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 23 00:32:15 2020 " "Processing started: Sat May 23 00:32:15 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1590204735652 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1590204735652 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ev20QUARTUS -c ev20QUARTUS " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ev20QUARTUS -c ev20QUARTUS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1590204735652 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1590204737878 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1590204739707 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1590204739830 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4679 " "Peak virtual memory: 4679 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1590204740790 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 23 00:32:20 2020 " "Processing ended: Sat May 23 00:32:20 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1590204740790 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1590204740790 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1590204740790 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1590204740790 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1590204741642 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1590204743561 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1590204743571 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 23 00:32:22 2020 " "Processing started: Sat May 23 00:32:22 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1590204743571 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1590204743571 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ev20QUARTUS -c ev20QUARTUS " "Command: quartus_sta ev20QUARTUS -c ev20QUARTUS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1590204743571 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1590204744676 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1590204745618 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1590204745618 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1590204745685 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1590204745685 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ev20QUARTUS.sdc " "Synopsys Design Constraints File file not found: 'ev20QUARTUS.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1590204746007 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1590204746007 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CK3 CK3 " "create_clock -period 1.000 -name CK3 CK3" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1590204746008 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name HOLD-CK2 HOLD-CK2 " "create_clock -period 1.000 -name HOLD-CK2 HOLD-CK2" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1590204746008 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CK4 CK4 " "create_clock -period 1.000 -name CK4 CK4" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1590204746008 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1590204746008 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1590204746010 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1590204746011 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1590204746058 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1590204746409 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1590204746902 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1590204746902 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.778 " "Worst-case setup slack is -0.778" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590204746913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590204746913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.778             -15.428 CK3  " "   -0.778             -15.428 CK3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590204746913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.678              -6.427 CK4  " "   -0.678              -6.427 CK4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590204746913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.254              -4.586 HOLD-CK2  " "   -0.254              -4.586 HOLD-CK2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590204746913 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1590204746913 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.638 " "Worst-case hold slack is 0.638" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590204746926 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590204746926 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.638               0.000 CK3  " "    0.638               0.000 CK3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590204746926 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.689               0.000 HOLD-CK2  " "    0.689               0.000 HOLD-CK2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590204746926 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.691               0.000 CK4  " "    0.691               0.000 CK4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590204746926 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1590204746926 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1590204746995 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1590204747056 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590204747102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590204747102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -79.000 HOLD-CK2  " "   -3.000             -79.000 HOLD-CK2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590204747102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -47.000 CK3  " "   -3.000             -47.000 CK3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590204747102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -19.000 CK4  " "   -3.000             -19.000 CK4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590204747102 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1590204747102 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 60 synchronizer chains. " "Report Metastability: Found 60 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1590204747497 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1590204747497 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1590204747884 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1590204747991 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1590204748697 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1590204748758 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1590204748807 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1590204748807 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.651 " "Worst-case setup slack is -0.651" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590204748869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590204748869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.651             -11.251 CK3  " "   -0.651             -11.251 CK3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590204748869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.532              -4.827 CK4  " "   -0.532              -4.827 CK4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590204748869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.172              -2.164 HOLD-CK2  " "   -0.172              -2.164 HOLD-CK2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590204748869 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1590204748869 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.639 " "Worst-case hold slack is 0.639" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590204748886 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590204748886 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.639               0.000 CK3  " "    0.639               0.000 CK3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590204748886 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.678               0.000 HOLD-CK2  " "    0.678               0.000 HOLD-CK2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590204748886 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.683               0.000 CK4  " "    0.683               0.000 CK4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590204748886 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1590204748886 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1590204748898 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1590204748913 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590204748956 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590204748956 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -79.000 HOLD-CK2  " "   -3.000             -79.000 HOLD-CK2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590204748956 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -47.000 CK3  " "   -3.000             -47.000 CK3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590204748956 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -19.000 CK4  " "   -3.000             -19.000 CK4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590204748956 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1590204748956 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 60 synchronizer chains. " "Report Metastability: Found 60 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1590204749127 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1590204749127 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1590204749183 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1590204749303 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1590204749305 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1590204749305 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.483 " "Worst-case setup slack is -0.483" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590204749353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590204749353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.483              -5.943 CK3  " "   -0.483              -5.943 CK3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590204749353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.481              -3.645 CK4  " "   -0.481              -3.645 CK4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590204749353 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.371               0.000 HOLD-CK2  " "    0.371               0.000 HOLD-CK2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590204749353 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1590204749353 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.230 " "Worst-case hold slack is 0.230" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590204749390 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590204749390 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.230               0.000 CK3  " "    0.230               0.000 CK3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590204749390 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.281               0.000 HOLD-CK2  " "    0.281               0.000 HOLD-CK2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590204749390 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.283               0.000 CK4  " "    0.283               0.000 CK4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590204749390 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1590204749390 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1590204749401 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1590204749414 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590204749448 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590204749448 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -84.918 HOLD-CK2  " "   -3.000             -84.918 HOLD-CK2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590204749448 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -50.890 CK3  " "   -3.000             -50.890 CK3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590204749448 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -20.243 CK4  " "   -3.000             -20.243 CK4 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1590204749448 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1590204749448 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 60 synchronizer chains. " "Report Metastability: Found 60 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1590204749563 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1590204749563 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1590204750674 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1590204750675 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4760 " "Peak virtual memory: 4760 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1590204750982 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 23 00:32:30 2020 " "Processing ended: Sat May 23 00:32:30 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1590204750982 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1590204750982 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1590204750982 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1590204750982 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 37 s " "Quartus Prime Full Compilation was successful. 0 errors, 37 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1590204751759 ""}
