<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Test imported from ivtest
rc: 1 (means success: 0)
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/ivtest/ivltests/pr2865563.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr2865563.v</a>
defines: 
time_elapsed: 1.308s
ram usage: 41728 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpej1he5d4/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/pr2865563.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr2865563.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/pr2865563.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/pr2865563.v:1</a>: No timescale set for &#34;foo&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/pr2865563.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/pr2865563.v:1</a>: Compile module &#34;work@foo&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/ivtest/ivltests/pr2865563.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/pr2865563.v:1</a>: Top level module &#34;work@foo&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5
+ cat /tmpfs/tmp/tmpej1he5d4/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_foo
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpej1he5d4/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 410a291f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594060930077/work=/usr/local/src/conda/uhdm-integration-0.0_0090_g40649a7 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpej1he5d4/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@foo)
 |vpiName:work@foo
 |uhdmallPackages:
 \_package: builtin, parent:work@foo
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin.builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin.builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin.builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin.builtin::system
 |uhdmallModules:
 \_module: work@foo, file:<a href="../../../../third_party/tests/ivtest/ivltests/pr2865563.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr2865563.v</a>, line:1, parent:work@foo
   |vpiDefName:work@foo
   |vpiFullName:work@foo
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_delay_control: , line:21
       |#1
       |vpiStmt:
       \_if_else: , line:21
         |vpiCondition:
         \_operation: , line:21
           |vpiOpType:14
           |vpiOperand:
           \_ref_obj: (rst), line:21
             |vpiName:rst
             |vpiFullName:work@foo.rst
           |vpiOperand:
           \_ref_obj: (rst2), line:21
             |vpiName:rst2
             |vpiFullName:work@foo.rst2
         |vpiStmt:
         \_sys_func_call: ($display), line:21
           |vpiName:$display
           |vpiArgument:
           \_constant: , line:21
             |vpiConstType:6
             |vpiDecompile:&#34;PASSED&#34;
             |vpiSize:8
             |STRING:&#34;PASSED&#34;
         |vpiElseStmt:
         \_sys_func_call: ($display), line:22
           |vpiName:$display
           |vpiArgument:
           \_constant: , line:22
             |vpiConstType:6
             |vpiDecompile:&#34;FAILED&#34;
             |vpiSize:8
             |STRING:&#34;FAILED&#34;
   |vpiContAssign:
   \_cont_assign: , line:17
     |vpiRhs:
     \_operation: , line:17
       |vpiOpType:12
       |vpiOperand:
       \_operation: , line:17
         |vpiOpType:33
         |vpiOperand:
         \_constant: , line:17
           |vpiConstType:3
           |vpiDecompile:1&#39;d1
           |BIN:1&#39;d1
         |vpiOperand:
         \_operation: , line:17
           |vpiOpType:34
           |vpiOperand:
           \_operation: , line:17
             |vpiOpType:11
             |vpiOperand:
             \_ref_obj: (CP_SUM_BIT_WIDTH), line:17
               |vpiName:CP_SUM_BIT_WIDTH
             |vpiOperand:
             \_constant: , line:17
               |vpiConstType:7
               |vpiDecompile:1
               |vpiSize:32
               |INT:1
           |vpiOperand:
           \_constant: , line:17
             |vpiConstType:3
             |vpiDecompile:1&#39;d0
             |BIN:1&#39;d0
       |vpiOperand:
       \_ref_obj: (CLOCK_FREQUENCY), line:17
         |vpiName:CLOCK_FREQUENCY
         |vpiFullName:work@foo.CLOCK_FREQUENCY
     |vpiLhs:
     \_ref_obj: (rst), line:17
       |vpiName:rst
       |vpiFullName:work@foo.rst
       |vpiActual:
       \_logic_net: (rst), line:15
         |vpiName:rst
         |vpiFullName:work@foo.rst
         |vpiNetType:1
   |vpiContAssign:
   \_cont_assign: , line:18
     |vpiRhs:
     \_operation: , line:18
       |vpiOpType:12
       |vpiOperand:
       \_operation: , line:18
         |vpiOpType:43
         |vpiOperand:
         \_constant: , line:18
           |vpiConstType:3
           |vpiDecompile:52&#39;d2
           |BIN:52&#39;d2
         |vpiOperand:
         \_operation: , line:18
           |vpiOpType:11
           |vpiOperand:
           \_ref_obj: (CP_SUM_BIT_WIDTH), line:18
             |vpiName:CP_SUM_BIT_WIDTH
             |vpiFullName:work@foo.CP_SUM_BIT_WIDTH
           |vpiOperand:
           \_constant: , line:18
             |vpiConstType:7
             |vpiDecompile:1
             |vpiSize:32
             |INT:1
       |vpiOperand:
       \_ref_obj: (CLOCK_FREQUENCY), line:18
         |vpiName:CLOCK_FREQUENCY
         |vpiFullName:work@foo.CLOCK_FREQUENCY
     |vpiLhs:
     \_ref_obj: (rst2), line:18
       |vpiName:rst2
       |vpiFullName:work@foo.rst2
       |vpiActual:
       \_logic_net: (rst2), line:15
         |vpiName:rst2
         |vpiFullName:work@foo.rst2
         |vpiNetType:1
   |vpiNet:
   \_logic_net: (rst), line:15
   |vpiNet:
   \_logic_net: (rst2), line:15
   |vpiParamAssign:
   \_param_assign: , line:3
     |vpiRhs:
     \_constant: , line:3
       |vpiConstType:2
       |vpiDecompile:90e6
       |REAL:90.000000
     |vpiLhs:
     \_parameter: (CLOCK_FREQUENCY), line:3
       |vpiName:CLOCK_FREQUENCY
   |vpiParamAssign:
   \_param_assign: , line:7
     |vpiRhs:
     \_constant: , line:7
       |vpiConstType:7
       |vpiDecompile:26
       |vpiSize:32
       |INT:26
     |vpiLhs:
     \_parameter: (CLOCK_PERIOD_BIT_WIDTH), line:7
       |vpiName:CLOCK_PERIOD_BIT_WIDTH
   |vpiParamAssign:
   \_param_assign: , line:10
     |vpiRhs:
     \_constant: , line:10
       |vpiDecompile:52
       |INT:52
     |vpiLhs:
     \_parameter: (CP_SUM_BIT_WIDTH), line:10
       |vpiName:CP_SUM_BIT_WIDTH
   |vpiParameter:
   \_parameter: (CLOCK_FREQUENCY), line:3
   |vpiParameter:
   \_parameter: (CLOCK_PERIOD_BIT_WIDTH), line:7
   |vpiParameter:
   \_parameter: (CP_SUM_BIT_WIDTH), line:10
 |uhdmtopModules:
 \_module: work@foo (work@foo), file:<a href="../../../../third_party/tests/ivtest/ivltests/pr2865563.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr2865563.v</a>, line:1
   |vpiDefName:work@foo
   |vpiName:work@foo
   |vpiNet:
   \_logic_net: (rst), line:15, parent:work@foo
     |vpiName:rst
     |vpiFullName:work@foo.rst
     |vpiNetType:1
     |vpiRange:
     \_range: , line:15
       |vpiLeftRange:
       \_constant: , line:15
         |vpiConstType:7
         |vpiDecompile:25
         |vpiSize:32
         |INT:25
       |vpiRightRange:
       \_constant: , line:15
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiNet:
   \_logic_net: (rst2), line:15, parent:work@foo
     |vpiName:rst2
     |vpiFullName:work@foo.rst2
     |vpiNetType:1
     |vpiRange:
     \_range: , line:15
       |vpiLeftRange:
       \_constant: , line:15
         |vpiConstType:7
         |vpiDecompile:25
         |vpiSize:32
         |INT:25
       |vpiRightRange:
       \_constant: , line:15
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiParameter:
   \_parameter: (CLOCK_FREQUENCY), line:3
     |vpiName:CLOCK_FREQUENCY
     |REAL:90000000.000000
   |vpiParameter:
   \_parameter: (CLOCK_PERIOD_BIT_WIDTH), line:7
     |vpiName:CLOCK_PERIOD_BIT_WIDTH
     |INT:26
   |vpiParameter:
   \_parameter: (CP_SUM_BIT_WIDTH), line:10
     |vpiName:CP_SUM_BIT_WIDTH
     |INT:52
Object: \work_foo of type 3000
Object: \work_foo of type 32
Object: \CLOCK_FREQUENCY of type 41
ERROR: Encountered unhandled parameter format: 7

</pre>
</body>