# End time: 17:29:41 on Sep 07,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -modelsimini /home/sam-admin/Desktop/iith/Module-2/sampractrice/asdfgh/vunit_out/modelsim/modelsim.ini -wlf /home/sam-admin/Desktop/iith/Module-2/sampractrice/asdfgh/vunit_out/test_output/tb_lib.tb_adder.Test_0_+_1_7ca23307a382717c32029d1af3bcdbbd8589fc38/modelsim/vsim.wlf -quiet -t ps -onfinish stop tb_lib.tb_adder -L vunit_lib -L design_lib -L tb_lib -g/tb_adder/runner_cfg="active python runner : true,enabled_test_cases : Test 0 + 1,output path : /home/sam-admin/Desktop/iith/Module-2/sampractrice/asdfgh/vunit_out/test_output/tb_lib.tb_adder.Test_0_+_1_7ca23307a382717c32029d1af3bcdbbd8589fc38/,tb path : /home/sam-admin/Desktop/iith/Module-2/sampractrice/asdfgh/testbench/,use_color : true" 
# Start time: 17:29:41 on Sep 07,2023
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# Running test case setup code
# Testing 0 + 1: 0 + 1 = 1 with carry 0 at time                   10
# Break in Function vunit_pkg/test_runner::cleanup at /home/sam-admin/anaconda3/lib/python3.11/site-packages/vunit/verilog/vunit_pkg.sv line 138
# Stopped at /home/sam-admin/anaconda3/lib/python3.11/site-packages/vunit/verilog/vunit_pkg.sv line 138
