#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x11437c0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1143950 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x11362d0 .functor NOT 1, L_0x11927c0, C4<0>, C4<0>, C4<0>;
L_0x11925a0 .functor XOR 2, L_0x1192440, L_0x1192500, C4<00>, C4<00>;
L_0x11926b0 .functor XOR 2, L_0x11925a0, L_0x1192610, C4<00>, C4<00>;
v0x118dc30_0 .net *"_ivl_10", 1 0, L_0x1192610;  1 drivers
v0x118dd30_0 .net *"_ivl_12", 1 0, L_0x11926b0;  1 drivers
v0x118de10_0 .net *"_ivl_2", 1 0, L_0x1190ff0;  1 drivers
v0x118ded0_0 .net *"_ivl_4", 1 0, L_0x1192440;  1 drivers
v0x118dfb0_0 .net *"_ivl_6", 1 0, L_0x1192500;  1 drivers
v0x118e0e0_0 .net *"_ivl_8", 1 0, L_0x11925a0;  1 drivers
v0x118e1c0_0 .net "a", 0 0, v0x118aac0_0;  1 drivers
v0x118e260_0 .net "b", 0 0, v0x118ab60_0;  1 drivers
v0x118e300_0 .net "c", 0 0, v0x118ac00_0;  1 drivers
v0x118e3a0_0 .var "clk", 0 0;
v0x118e440_0 .net "d", 0 0, v0x118ad40_0;  1 drivers
v0x118e4e0_0 .net "out_pos_dut", 0 0, L_0x11921a0;  1 drivers
v0x118e580_0 .net "out_pos_ref", 0 0, L_0x118fab0;  1 drivers
v0x118e620_0 .net "out_sop_dut", 0 0, L_0x1190a10;  1 drivers
v0x118e6c0_0 .net "out_sop_ref", 0 0, L_0x1165270;  1 drivers
v0x118e760_0 .var/2u "stats1", 223 0;
v0x118e800_0 .var/2u "strobe", 0 0;
v0x118e8a0_0 .net "tb_match", 0 0, L_0x11927c0;  1 drivers
v0x118e970_0 .net "tb_mismatch", 0 0, L_0x11362d0;  1 drivers
v0x118ea10_0 .net "wavedrom_enable", 0 0, v0x118b010_0;  1 drivers
v0x118eae0_0 .net "wavedrom_title", 511 0, v0x118b0b0_0;  1 drivers
L_0x1190ff0 .concat [ 1 1 0 0], L_0x118fab0, L_0x1165270;
L_0x1192440 .concat [ 1 1 0 0], L_0x118fab0, L_0x1165270;
L_0x1192500 .concat [ 1 1 0 0], L_0x11921a0, L_0x1190a10;
L_0x1192610 .concat [ 1 1 0 0], L_0x118fab0, L_0x1165270;
L_0x11927c0 .cmp/eeq 2, L_0x1190ff0, L_0x11926b0;
S_0x1143ae0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1143950;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x11366b0 .functor AND 1, v0x118ac00_0, v0x118ad40_0, C4<1>, C4<1>;
L_0x1136a90 .functor NOT 1, v0x118aac0_0, C4<0>, C4<0>, C4<0>;
L_0x1136e70 .functor NOT 1, v0x118ab60_0, C4<0>, C4<0>, C4<0>;
L_0x11370f0 .functor AND 1, L_0x1136a90, L_0x1136e70, C4<1>, C4<1>;
L_0x114e460 .functor AND 1, L_0x11370f0, v0x118ac00_0, C4<1>, C4<1>;
L_0x1165270 .functor OR 1, L_0x11366b0, L_0x114e460, C4<0>, C4<0>;
L_0x118ef30 .functor NOT 1, v0x118ab60_0, C4<0>, C4<0>, C4<0>;
L_0x118efa0 .functor OR 1, L_0x118ef30, v0x118ad40_0, C4<0>, C4<0>;
L_0x118f0b0 .functor AND 1, v0x118ac00_0, L_0x118efa0, C4<1>, C4<1>;
L_0x118f170 .functor NOT 1, v0x118aac0_0, C4<0>, C4<0>, C4<0>;
L_0x118f240 .functor OR 1, L_0x118f170, v0x118ab60_0, C4<0>, C4<0>;
L_0x118f2b0 .functor AND 1, L_0x118f0b0, L_0x118f240, C4<1>, C4<1>;
L_0x118f430 .functor NOT 1, v0x118ab60_0, C4<0>, C4<0>, C4<0>;
L_0x118f4a0 .functor OR 1, L_0x118f430, v0x118ad40_0, C4<0>, C4<0>;
L_0x118f3c0 .functor AND 1, v0x118ac00_0, L_0x118f4a0, C4<1>, C4<1>;
L_0x118f630 .functor NOT 1, v0x118aac0_0, C4<0>, C4<0>, C4<0>;
L_0x118f730 .functor OR 1, L_0x118f630, v0x118ad40_0, C4<0>, C4<0>;
L_0x118f7f0 .functor AND 1, L_0x118f3c0, L_0x118f730, C4<1>, C4<1>;
L_0x118f9a0 .functor XNOR 1, L_0x118f2b0, L_0x118f7f0, C4<0>, C4<0>;
v0x1135c00_0 .net *"_ivl_0", 0 0, L_0x11366b0;  1 drivers
v0x1136000_0 .net *"_ivl_12", 0 0, L_0x118ef30;  1 drivers
v0x11363e0_0 .net *"_ivl_14", 0 0, L_0x118efa0;  1 drivers
v0x11367c0_0 .net *"_ivl_16", 0 0, L_0x118f0b0;  1 drivers
v0x1136ba0_0 .net *"_ivl_18", 0 0, L_0x118f170;  1 drivers
v0x1136f80_0 .net *"_ivl_2", 0 0, L_0x1136a90;  1 drivers
v0x1137200_0 .net *"_ivl_20", 0 0, L_0x118f240;  1 drivers
v0x1189030_0 .net *"_ivl_24", 0 0, L_0x118f430;  1 drivers
v0x1189110_0 .net *"_ivl_26", 0 0, L_0x118f4a0;  1 drivers
v0x11891f0_0 .net *"_ivl_28", 0 0, L_0x118f3c0;  1 drivers
v0x11892d0_0 .net *"_ivl_30", 0 0, L_0x118f630;  1 drivers
v0x11893b0_0 .net *"_ivl_32", 0 0, L_0x118f730;  1 drivers
v0x1189490_0 .net *"_ivl_36", 0 0, L_0x118f9a0;  1 drivers
L_0x7f9b6e211018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1189550_0 .net *"_ivl_38", 0 0, L_0x7f9b6e211018;  1 drivers
v0x1189630_0 .net *"_ivl_4", 0 0, L_0x1136e70;  1 drivers
v0x1189710_0 .net *"_ivl_6", 0 0, L_0x11370f0;  1 drivers
v0x11897f0_0 .net *"_ivl_8", 0 0, L_0x114e460;  1 drivers
v0x11898d0_0 .net "a", 0 0, v0x118aac0_0;  alias, 1 drivers
v0x1189990_0 .net "b", 0 0, v0x118ab60_0;  alias, 1 drivers
v0x1189a50_0 .net "c", 0 0, v0x118ac00_0;  alias, 1 drivers
v0x1189b10_0 .net "d", 0 0, v0x118ad40_0;  alias, 1 drivers
v0x1189bd0_0 .net "out_pos", 0 0, L_0x118fab0;  alias, 1 drivers
v0x1189c90_0 .net "out_sop", 0 0, L_0x1165270;  alias, 1 drivers
v0x1189d50_0 .net "pos0", 0 0, L_0x118f2b0;  1 drivers
v0x1189e10_0 .net "pos1", 0 0, L_0x118f7f0;  1 drivers
L_0x118fab0 .functor MUXZ 1, L_0x7f9b6e211018, L_0x118f2b0, L_0x118f9a0, C4<>;
S_0x1189f90 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1143950;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x118aac0_0 .var "a", 0 0;
v0x118ab60_0 .var "b", 0 0;
v0x118ac00_0 .var "c", 0 0;
v0x118aca0_0 .net "clk", 0 0, v0x118e3a0_0;  1 drivers
v0x118ad40_0 .var "d", 0 0;
v0x118ae30_0 .var/2u "fail", 0 0;
v0x118aed0_0 .var/2u "fail1", 0 0;
v0x118af70_0 .net "tb_match", 0 0, L_0x11927c0;  alias, 1 drivers
v0x118b010_0 .var "wavedrom_enable", 0 0;
v0x118b0b0_0 .var "wavedrom_title", 511 0;
E_0x1142130/0 .event negedge, v0x118aca0_0;
E_0x1142130/1 .event posedge, v0x118aca0_0;
E_0x1142130 .event/or E_0x1142130/0, E_0x1142130/1;
S_0x118a2c0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1189f90;
 .timescale -12 -12;
v0x118a500_0 .var/2s "i", 31 0;
E_0x1141fd0 .event posedge, v0x118aca0_0;
S_0x118a600 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1189f90;
 .timescale -12 -12;
v0x118a800_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x118a8e0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1189f90;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x118b290 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1143950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x118fc60 .functor NOT 1, v0x118ab60_0, C4<0>, C4<0>, C4<0>;
L_0x118fe00 .functor AND 1, v0x118aac0_0, L_0x118fc60, C4<1>, C4<1>;
L_0x118fee0 .functor NOT 1, v0x118ac00_0, C4<0>, C4<0>, C4<0>;
L_0x1190060 .functor AND 1, L_0x118fe00, L_0x118fee0, C4<1>, C4<1>;
L_0x11901a0 .functor NOT 1, v0x118ad40_0, C4<0>, C4<0>, C4<0>;
L_0x1190320 .functor AND 1, L_0x1190060, L_0x11901a0, C4<1>, C4<1>;
L_0x1190470 .functor NOT 1, v0x118ab60_0, C4<0>, C4<0>, C4<0>;
L_0x11904e0 .functor AND 1, v0x118aac0_0, L_0x1190470, C4<1>, C4<1>;
L_0x1190700 .functor AND 1, L_0x11904e0, v0x118ac00_0, C4<1>, C4<1>;
L_0x11907c0 .functor AND 1, L_0x1190700, v0x118ad40_0, C4<1>, C4<1>;
L_0x11908e0 .functor OR 1, L_0x1190320, L_0x11907c0, C4<0>, C4<0>;
L_0x11909a0 .functor AND 1, v0x118aac0_0, v0x118ab60_0, C4<1>, C4<1>;
L_0x1190a80 .functor AND 1, L_0x11909a0, v0x118ac00_0, C4<1>, C4<1>;
L_0x1190b40 .functor AND 1, L_0x1190a80, v0x118ad40_0, C4<1>, C4<1>;
L_0x1190a10 .functor OR 1, L_0x11908e0, L_0x1190b40, C4<0>, C4<0>;
L_0x1190d70 .functor NOT 1, v0x118aac0_0, C4<0>, C4<0>, C4<0>;
L_0x1190e70 .functor OR 1, L_0x1190d70, v0x118ab60_0, C4<0>, C4<0>;
L_0x1190f30 .functor OR 1, L_0x1190e70, v0x118ac00_0, C4<0>, C4<0>;
L_0x1191090 .functor OR 1, L_0x1190f30, v0x118ad40_0, C4<0>, C4<0>;
L_0x1191150 .functor NOT 1, v0x118aac0_0, C4<0>, C4<0>, C4<0>;
L_0x1191270 .functor NOT 1, v0x118ab60_0, C4<0>, C4<0>, C4<0>;
L_0x11912e0 .functor OR 1, L_0x1191150, L_0x1191270, C4<0>, C4<0>;
L_0x11914b0 .functor OR 1, L_0x11912e0, v0x118ac00_0, C4<0>, C4<0>;
L_0x1191570 .functor NOT 1, v0x118ad40_0, C4<0>, C4<0>, C4<0>;
L_0x11916b0 .functor OR 1, L_0x11914b0, L_0x1191570, C4<0>, C4<0>;
L_0x11917c0 .functor AND 1, L_0x1191090, L_0x11916b0, C4<1>, C4<1>;
L_0x11919b0 .functor NOT 1, v0x118aac0_0, C4<0>, C4<0>, C4<0>;
L_0x1191a20 .functor NOT 1, v0x118ab60_0, C4<0>, C4<0>, C4<0>;
L_0x1191b80 .functor OR 1, L_0x11919b0, L_0x1191a20, C4<0>, C4<0>;
L_0x1191c90 .functor NOT 1, v0x118ac00_0, C4<0>, C4<0>, C4<0>;
L_0x1191e00 .functor OR 1, L_0x1191b80, L_0x1191c90, C4<0>, C4<0>;
L_0x1191f10 .functor NOT 1, v0x118ad40_0, C4<0>, C4<0>, C4<0>;
L_0x1192090 .functor OR 1, L_0x1191e00, L_0x1191f10, C4<0>, C4<0>;
L_0x11921a0 .functor AND 1, L_0x11917c0, L_0x1192090, C4<1>, C4<1>;
v0x118b450_0 .net *"_ivl_0", 0 0, L_0x118fc60;  1 drivers
v0x118b530_0 .net *"_ivl_10", 0 0, L_0x1190320;  1 drivers
v0x118b610_0 .net *"_ivl_12", 0 0, L_0x1190470;  1 drivers
v0x118b700_0 .net *"_ivl_14", 0 0, L_0x11904e0;  1 drivers
v0x118b7e0_0 .net *"_ivl_16", 0 0, L_0x1190700;  1 drivers
v0x118b910_0 .net *"_ivl_18", 0 0, L_0x11907c0;  1 drivers
v0x118b9f0_0 .net *"_ivl_2", 0 0, L_0x118fe00;  1 drivers
v0x118bad0_0 .net *"_ivl_20", 0 0, L_0x11908e0;  1 drivers
v0x118bbb0_0 .net *"_ivl_22", 0 0, L_0x11909a0;  1 drivers
v0x118bd20_0 .net *"_ivl_24", 0 0, L_0x1190a80;  1 drivers
v0x118be00_0 .net *"_ivl_26", 0 0, L_0x1190b40;  1 drivers
v0x118bee0_0 .net *"_ivl_30", 0 0, L_0x1190d70;  1 drivers
v0x118bfc0_0 .net *"_ivl_32", 0 0, L_0x1190e70;  1 drivers
v0x118c0a0_0 .net *"_ivl_34", 0 0, L_0x1190f30;  1 drivers
v0x118c180_0 .net *"_ivl_36", 0 0, L_0x1191090;  1 drivers
v0x118c260_0 .net *"_ivl_38", 0 0, L_0x1191150;  1 drivers
v0x118c340_0 .net *"_ivl_4", 0 0, L_0x118fee0;  1 drivers
v0x118c530_0 .net *"_ivl_40", 0 0, L_0x1191270;  1 drivers
v0x118c610_0 .net *"_ivl_42", 0 0, L_0x11912e0;  1 drivers
v0x118c6f0_0 .net *"_ivl_44", 0 0, L_0x11914b0;  1 drivers
v0x118c7d0_0 .net *"_ivl_46", 0 0, L_0x1191570;  1 drivers
v0x118c8b0_0 .net *"_ivl_48", 0 0, L_0x11916b0;  1 drivers
v0x118c990_0 .net *"_ivl_50", 0 0, L_0x11917c0;  1 drivers
v0x118ca70_0 .net *"_ivl_52", 0 0, L_0x11919b0;  1 drivers
v0x118cb50_0 .net *"_ivl_54", 0 0, L_0x1191a20;  1 drivers
v0x118cc30_0 .net *"_ivl_56", 0 0, L_0x1191b80;  1 drivers
v0x118cd10_0 .net *"_ivl_58", 0 0, L_0x1191c90;  1 drivers
v0x118cdf0_0 .net *"_ivl_6", 0 0, L_0x1190060;  1 drivers
v0x118ced0_0 .net *"_ivl_60", 0 0, L_0x1191e00;  1 drivers
v0x118cfb0_0 .net *"_ivl_62", 0 0, L_0x1191f10;  1 drivers
v0x118d090_0 .net *"_ivl_64", 0 0, L_0x1192090;  1 drivers
v0x118d170_0 .net *"_ivl_8", 0 0, L_0x11901a0;  1 drivers
v0x118d250_0 .net "a", 0 0, v0x118aac0_0;  alias, 1 drivers
v0x118d500_0 .net "b", 0 0, v0x118ab60_0;  alias, 1 drivers
v0x118d5f0_0 .net "c", 0 0, v0x118ac00_0;  alias, 1 drivers
v0x118d6e0_0 .net "d", 0 0, v0x118ad40_0;  alias, 1 drivers
v0x118d7d0_0 .net "out_pos", 0 0, L_0x11921a0;  alias, 1 drivers
v0x118d890_0 .net "out_sop", 0 0, L_0x1190a10;  alias, 1 drivers
S_0x118da10 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1143950;
 .timescale -12 -12;
E_0x112b9f0 .event anyedge, v0x118e800_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x118e800_0;
    %nor/r;
    %assign/vec4 v0x118e800_0, 0;
    %wait E_0x112b9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1189f90;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x118ae30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x118aed0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1189f90;
T_4 ;
    %wait E_0x1142130;
    %load/vec4 v0x118af70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x118ae30_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1189f90;
T_5 ;
    %wait E_0x1141fd0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x118ad40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x118ac00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x118ab60_0, 0;
    %assign/vec4 v0x118aac0_0, 0;
    %wait E_0x1141fd0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x118ad40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x118ac00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x118ab60_0, 0;
    %assign/vec4 v0x118aac0_0, 0;
    %wait E_0x1141fd0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x118ad40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x118ac00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x118ab60_0, 0;
    %assign/vec4 v0x118aac0_0, 0;
    %wait E_0x1141fd0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x118ad40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x118ac00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x118ab60_0, 0;
    %assign/vec4 v0x118aac0_0, 0;
    %wait E_0x1141fd0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x118ad40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x118ac00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x118ab60_0, 0;
    %assign/vec4 v0x118aac0_0, 0;
    %wait E_0x1141fd0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x118ad40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x118ac00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x118ab60_0, 0;
    %assign/vec4 v0x118aac0_0, 0;
    %wait E_0x1141fd0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x118ad40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x118ac00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x118ab60_0, 0;
    %assign/vec4 v0x118aac0_0, 0;
    %wait E_0x1141fd0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x118ad40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x118ac00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x118ab60_0, 0;
    %assign/vec4 v0x118aac0_0, 0;
    %wait E_0x1141fd0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x118ad40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x118ac00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x118ab60_0, 0;
    %assign/vec4 v0x118aac0_0, 0;
    %wait E_0x1141fd0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x118ad40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x118ac00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x118ab60_0, 0;
    %assign/vec4 v0x118aac0_0, 0;
    %wait E_0x1141fd0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x118ad40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x118ac00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x118ab60_0, 0;
    %assign/vec4 v0x118aac0_0, 0;
    %wait E_0x1141fd0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x118ad40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x118ac00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x118ab60_0, 0;
    %assign/vec4 v0x118aac0_0, 0;
    %wait E_0x1141fd0;
    %load/vec4 v0x118ae30_0;
    %store/vec4 v0x118aed0_0, 0, 1;
    %fork t_1, S_0x118a2c0;
    %jmp t_0;
    .scope S_0x118a2c0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x118a500_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x118a500_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1141fd0;
    %load/vec4 v0x118a500_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x118ad40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x118ac00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x118ab60_0, 0;
    %assign/vec4 v0x118aac0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x118a500_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x118a500_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1189f90;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1142130;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x118ad40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x118ac00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x118ab60_0, 0;
    %assign/vec4 v0x118aac0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x118ae30_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x118aed0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1143950;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x118e3a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x118e800_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1143950;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x118e3a0_0;
    %inv;
    %store/vec4 v0x118e3a0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1143950;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x118aca0_0, v0x118e970_0, v0x118e1c0_0, v0x118e260_0, v0x118e300_0, v0x118e440_0, v0x118e6c0_0, v0x118e620_0, v0x118e580_0, v0x118e4e0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1143950;
T_9 ;
    %load/vec4 v0x118e760_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x118e760_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x118e760_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x118e760_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x118e760_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x118e760_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x118e760_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x118e760_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x118e760_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x118e760_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1143950;
T_10 ;
    %wait E_0x1142130;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x118e760_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x118e760_0, 4, 32;
    %load/vec4 v0x118e8a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x118e760_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x118e760_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x118e760_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x118e760_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x118e6c0_0;
    %load/vec4 v0x118e6c0_0;
    %load/vec4 v0x118e620_0;
    %xor;
    %load/vec4 v0x118e6c0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x118e760_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x118e760_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x118e760_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x118e760_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x118e580_0;
    %load/vec4 v0x118e580_0;
    %load/vec4 v0x118e4e0_0;
    %xor;
    %load/vec4 v0x118e580_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x118e760_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x118e760_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x118e760_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x118e760_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can5_depth5/human/ece241_2013_q2/iter0/response4/top_module.sv";
