
asm_4k_vip_dec21140.S,237
#define ASMINCLUDE53,1849
#define DEC21140_RINT_MASK 109,3723
#define DEC21140_TINT_MASK 110,3775
#define DEC21140_ERRORS 111,3837
#define DEC21140_PA_CSR5_OFS	116,3937
	lw	s2,PA_IDB_OFS(139,4488
#define CSR8_CSR5_OFFSET 177,5523
