<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="fpga_top_LOGIC_TOP_0_0_synth_1" LaunchDir="/home/hpark/equus/FPGA_TOP/FPGA_TOP.runs/fpga_top_LOGIC_TOP_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="fpga_top_proc_sys_reset_0_0_synth_1" LaunchDir="/home/hpark/equus/FPGA_TOP/FPGA_TOP.runs/fpga_top_proc_sys_reset_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="fpga_top_processing_system7_0_0_synth_1" LaunchDir="/home/hpark/equus/FPGA_TOP/FPGA_TOP.runs/fpga_top_processing_system7_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="/home/hpark/equus/FPGA_TOP/FPGA_TOP.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="fpga_top_LOGIC_TOP_0_0_synth_1"/>
		<Parent Id="fpga_top_proc_sys_reset_0_0_synth_1"/>
		<Parent Id="fpga_top_processing_system7_0_0_synth_1"/>
	</Run>
	<Run Id="impl_1" LaunchDir="/home/hpark/equus/FPGA_TOP/FPGA_TOP.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
		<Parent Id="synth_1"/>
		<Parent Id="fpga_top_LOGIC_TOP_0_0_synth_1"/>
		<Parent Id="fpga_top_proc_sys_reset_0_0_synth_1"/>
		<Parent Id="fpga_top_processing_system7_0_0_synth_1"/>
	</Run>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
		<Parameter Name="runs.enableClusterConf" Val="true" Type="bool"/>
	</Parameters>
</Runs>

