<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <title>DBGDTR_EL0</title>
    <link href="insn.css" rel="stylesheet" type="text/css"/>
  </head>
  <body><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="register-section">DBGDTR_EL0, Debug Data Transfer Register, half-duplex</h1><p>The DBGDTR_EL0 characteristics are:</p><h2>Purpose</h2>
        <p>Transfers 64 bits of data between the PE and an external debugger. Can transfer both ways using only a single register.</p>
      <h2>Configuration</h2><p>AArch64 System register DBGDTR_EL0 bits [63:32] are architecturally mapped to AArch32 System register <a href="AArch32-dbgdtrrxint.html">DBGDTRRXint[31:0]</a> when written.</p><p>AArch64 System register DBGDTR_EL0 bits [63:32] are architecturally mapped to External register <a href="ext-dbgdtrrx_el0.html">DBGDTRRX_EL0[31:0]</a> when written.</p><p>AArch64 System register DBGDTR_EL0 bits [63:32] are architecturally mapped to AArch64 System register <a href="AArch64-dbgdtrrx_el0.html">DBGDTRRX_EL0[31:0]</a> when written.</p><p>AArch64 System register DBGDTR_EL0 bits [31:0] are architecturally mapped to AArch32 System register <a href="AArch32-dbgdtrtxint.html">DBGDTRTXint[31:0]</a> when written.</p><p>AArch64 System register DBGDTR_EL0 bits [31:0] are architecturally mapped to External register <a href="ext-dbgdtrtx_el0.html">DBGDTRTX_EL0[31:0]</a> when written.</p><p>AArch64 System register DBGDTR_EL0 bits [31:0] are architecturally mapped to AArch64 System register <a href="AArch64-dbgdtrtx_el0.html">DBGDTRTX_EL0[31:0]</a> when written.</p><p>AArch64 System register DBGDTR_EL0 bits [63:32] are architecturally mapped to AArch32 System register <a href="AArch32-dbgdtrtxint.html">DBGDTRTXint[31:0]</a> when read.</p><p>AArch64 System register DBGDTR_EL0 bits [63:32] are architecturally mapped to External register <a href="ext-dbgdtrtx_el0.html">DBGDTRTX_EL0[31:0]</a> when read.</p><p>AArch64 System register DBGDTR_EL0 bits [63:32] are architecturally mapped to AArch64 System register <a href="AArch64-dbgdtrtx_el0.html">DBGDTRTX_EL0[31:0]</a> when read.</p><p>AArch64 System register DBGDTR_EL0 bits [31:0] are architecturally mapped to AArch32 System register <a href="AArch32-dbgdtrrxint.html">DBGDTRRXint[31:0]</a> when read.</p><p>AArch64 System register DBGDTR_EL0 bits [31:0] are architecturally mapped to External register <a href="ext-dbgdtrrx_el0.html">DBGDTRRX_EL0[31:0]</a> when read.</p><p>AArch64 System register DBGDTR_EL0 bits [31:0] are architecturally mapped to AArch64 System register <a href="AArch64-dbgdtrrx_el0.html">DBGDTRRX_EL0[31:0]</a> when read.</p><h2>Attributes</h2>
        <p>DBGDTR_EL0 is a 64-bit register.</p>
      <h2>Field descriptions</h2><table class="regdiagram"><thead><tr><td>63</td><td>62</td><td>61</td><td>60</td><td>59</td><td>58</td><td>57</td><td>56</td><td>55</td><td>54</td><td>53</td><td>52</td><td>51</td><td>50</td><td>49</td><td>48</td><td>47</td><td>46</td><td>45</td><td>44</td><td>43</td><td>42</td><td>41</td><td>40</td><td>39</td><td>38</td><td>37</td><td>36</td><td>35</td><td>34</td><td>33</td><td>32</td></tr></thead><tfoot><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></tfoot><tbody><tr class="firstrow"><td class="lr" colspan="32"><a href="#fieldset_0-63_32">HighWord</a></td></tr><tr class="firstrow"><td class="lr" colspan="32"><a href="#fieldset_0-31_0">LowWord</a></td></tr></tbody></table><h4 id="fieldset_0-63_32">HighWord, bits [63:32]</h4><div class="field"><p>Writes to this register set DTRRX to the value in this field and do not change RXfull.</p>
<p>Reads of this register:</p>
<ul>
<li>
<p>If RXfull is set to 1, return the last value written to DTRTX.</p>

</li><li>
<p>If RXfull is set to 0, return an <span class="arm-defined-word">UNKNOWN</span> value.</p>

</li></ul>
<p>After the read, RXfull is cleared to 0.</p></div><h4 id="fieldset_0-31_0">LowWord, bits [31:0]</h4><div class="field"><p>Writes to this register set DTRTX to the value in this field and set TXfull to 1.</p>
<p>Reads of this register:</p>
<ul>
<li>
<p>If RXfull is set to 1, return the last value written to DTRRX.</p>

</li><li>
<p>If RXfull is set to 0, return an <span class="arm-defined-word">UNKNOWN</span> value.</p>

</li></ul>
<p>After the read, RXfull is cleared to 0.</p></div><div class="access_mechanisms"><h2>Accessing DBGDTR_EL0</h2><p>Accesses to this register use the following encodings in the System register encoding space:</p><h4 class="assembler">MRS &lt;Xt&gt;, DBGDTR_EL0</h4><table class="access_instructions"><tr><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>0b10</td><td>0b011</td><td>0b0000</td><td>0b0100</td><td>0b000</td></tr></table><p class="pseudocode">
if Halted() then
    X[t, 64] = DBGDTR_EL0;
elsif PSTATE.EL == EL0 then
    if MDSCR_EL1.TDCC == '1' then
        if EL2Enabled() &amp;&amp; HCR_EL2.TGE == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            AArch64.SystemAccessTrap(EL1, 0x18);
    elsif EL2Enabled() &amp;&amp; MDCR_EL2.TDCC == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() &amp;&amp; (HCR_EL2.TGE == '1' || MDCR_EL2.&lt;TDE,TDA&gt; != '00') then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif HaveEL(EL3) &amp;&amp; MDCR_EL3.TDCC == '1' then
        AArch64.SystemAccessTrap(EL3, 0x18);
    elsif HaveEL(EL3) &amp;&amp; MDCR_EL3.TDA == '1' then
        AArch64.SystemAccessTrap(EL3, 0x18);
    else
        X[t, 64] = DBGDTR_EL0;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() &amp;&amp; MDCR_EL2.TDCC == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() &amp;&amp; MDCR_EL2.&lt;TDE,TDA&gt; != '00' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif HaveEL(EL3) &amp;&amp; MDCR_EL3.TDCC == '1' then
        AArch64.SystemAccessTrap(EL3, 0x18);
    elsif HaveEL(EL3) &amp;&amp; MDCR_EL3.TDA == '1' then
        AArch64.SystemAccessTrap(EL3, 0x18);
    else
        X[t, 64] = DBGDTR_EL0;
elsif PSTATE.EL == EL2 then
    if HaveEL(EL3) &amp;&amp; MDCR_EL3.TDCC == '1' then
        AArch64.SystemAccessTrap(EL3, 0x18);
    elsif HaveEL(EL3) &amp;&amp; MDCR_EL3.TDA == '1' then
        AArch64.SystemAccessTrap(EL3, 0x18);
    else
        X[t, 64] = DBGDTR_EL0;
elsif PSTATE.EL == EL3 then
    X[t, 64] = DBGDTR_EL0;
                </p><h4 class="assembler">MSR DBGDTR_EL0, &lt;Xt&gt;</h4><table class="access_instructions"><tr><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>0b10</td><td>0b011</td><td>0b0000</td><td>0b0100</td><td>0b000</td></tr></table><p class="pseudocode">
if Halted() then
    DBGDTR_EL0 = X[t, 64];
elsif PSTATE.EL == EL0 then
    if MDSCR_EL1.TDCC == '1' then
        if EL2Enabled() &amp;&amp; HCR_EL2.TGE == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            AArch64.SystemAccessTrap(EL1, 0x18);
    elsif EL2Enabled() &amp;&amp; MDCR_EL2.TDCC == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() &amp;&amp; (HCR_EL2.TGE == '1' || MDCR_EL2.&lt;TDE,TDA&gt; != '00') then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif HaveEL(EL3) &amp;&amp; MDCR_EL3.TDCC == '1' then
        AArch64.SystemAccessTrap(EL3, 0x18);
    elsif HaveEL(EL3) &amp;&amp; MDCR_EL3.TDA == '1' then
        AArch64.SystemAccessTrap(EL3, 0x18);
    else
        DBGDTR_EL0 = X[t, 64];
elsif PSTATE.EL == EL1 then
    if EL2Enabled() &amp;&amp; MDCR_EL2.TDCC == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() &amp;&amp; MDCR_EL2.&lt;TDE,TDA&gt; != '00' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif HaveEL(EL3) &amp;&amp; MDCR_EL3.TDCC == '1' then
        AArch64.SystemAccessTrap(EL3, 0x18);
    elsif HaveEL(EL3) &amp;&amp; MDCR_EL3.TDA == '1' then
        AArch64.SystemAccessTrap(EL3, 0x18);
    else
        DBGDTR_EL0 = X[t, 64];
elsif PSTATE.EL == EL2 then
    if HaveEL(EL3) &amp;&amp; MDCR_EL3.TDCC == '1' then
        AArch64.SystemAccessTrap(EL3, 0x18);
    elsif HaveEL(EL3) &amp;&amp; MDCR_EL3.TDA == '1' then
        AArch64.SystemAccessTrap(EL3, 0x18);
    else
        DBGDTR_EL0 = X[t, 64];
elsif PSTATE.EL == EL3 then
    DBGDTR_EL0 = X[t, 64];
                </p></div><hr class="bottom_line"/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">30/03/2023 19:06; 997dd0cf3258cacf72aa7cf7a885f19a4758c3af</p><p class="copyconf">Copyright Â© 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p></body>
</html>
