
*** Running vivado
    with args -log XADCdemo.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source XADCdemo.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source XADCdemo.tcl -notrace
Command: synth_design -top XADCdemo -part xc7a35tcpg236-1
Starting synth_design
WARNING: [Vivado_Tcl 4-393] The 'Synthesis' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
C:/Users/Jampack/OneDrive - Habib University/DLD Project/FinalProject2/test.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xci

INFO: [IP_Flow 19-2162] IP 'xadc_wiz_0' is locked:
* IP definition 'XADC Wizard (3.0)' for IP 'xadc_wiz_0' (customized with software release 2015.1) has a newer minor version in the IP Catalog.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 14688
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1027.840 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'XADCdemo' [C:/Users/Jampack/OneDrive - Habib University/DLD Project/FinalProject2/test.srcs/sources_1/imports/hdl/XADCdemo.v:4]
INFO: [Synth 8-6157] synthesizing module 'xadc_wiz_0' [C:/Users/Jampack/OneDrive - Habib University/DLD Project/FinalProject2/test.runs/synth_1/.Xil/Vivado-3516-TuringMachine/realtime/xadc_wiz_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'xadc_wiz_0' (1#1) [C:/Users/Jampack/OneDrive - Habib University/DLD Project/FinalProject2/test.runs/synth_1/.Xil/Vivado-3516-TuringMachine/realtime/xadc_wiz_0_stub.v:6]
WARNING: [Synth 8-7071] port 'eos_out' of module 'xadc_wiz_0' is unconnected for instance 'XLXI_7' [C:/Users/Jampack/OneDrive - Habib University/DLD Project/FinalProject2/test.srcs/sources_1/imports/hdl/XADCdemo.v:51]
WARNING: [Synth 8-7023] instance 'XLXI_7' of module 'xadc_wiz_0' has 22 connections declared, but only 21 given [C:/Users/Jampack/OneDrive - Habib University/DLD Project/FinalProject2/test.srcs/sources_1/imports/hdl/XADCdemo.v:51]
INFO: [Synth 8-6157] synthesizing module 'DigitToSeg' [C:/Users/Jampack/OneDrive - Habib University/DLD Project/FinalProject2/test.srcs/sources_1/imports/hdl/DigitToSeg.v:23]
INFO: [Synth 8-6157] synthesizing module 'sevensegdecoder' [C:/Users/Jampack/OneDrive - Habib University/DLD Project/FinalProject2/test.srcs/sources_1/imports/hdl/sevensegdecoder.v:21]
INFO: [Synth 8-226] default block is never used [C:/Users/Jampack/OneDrive - Habib University/DLD Project/FinalProject2/test.srcs/sources_1/imports/hdl/sevensegdecoder.v:28]
INFO: [Synth 8-6155] done synthesizing module 'sevensegdecoder' (2#1) [C:/Users/Jampack/OneDrive - Habib University/DLD Project/FinalProject2/test.srcs/sources_1/imports/hdl/sevensegdecoder.v:21]
INFO: [Synth 8-6157] synthesizing module 'mux4_4bus' [C:/Users/Jampack/OneDrive - Habib University/DLD Project/FinalProject2/test.srcs/sources_1/imports/hdl/mux4_4bus.v:21]
INFO: [Synth 8-6155] done synthesizing module 'mux4_4bus' (3#1) [C:/Users/Jampack/OneDrive - Habib University/DLD Project/FinalProject2/test.srcs/sources_1/imports/hdl/mux4_4bus.v:21]
INFO: [Synth 8-6157] synthesizing module 'segClkDevider' [C:/Users/Jampack/OneDrive - Habib University/DLD Project/FinalProject2/test.srcs/sources_1/imports/hdl/segClkDevider.v:21]
	Parameter constantNumber bound to: 10000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'segClkDevider' (4#1) [C:/Users/Jampack/OneDrive - Habib University/DLD Project/FinalProject2/test.srcs/sources_1/imports/hdl/segClkDevider.v:21]
INFO: [Synth 8-6157] synthesizing module 'counter3bit' [C:/Users/Jampack/OneDrive - Habib University/DLD Project/FinalProject2/test.srcs/sources_1/imports/hdl/counter3bit.v:1]
INFO: [Synth 8-6155] done synthesizing module 'counter3bit' (5#1) [C:/Users/Jampack/OneDrive - Habib University/DLD Project/FinalProject2/test.srcs/sources_1/imports/hdl/counter3bit.v:1]
INFO: [Synth 8-6157] synthesizing module 'decoder_3_8' [C:/Users/Jampack/OneDrive - Habib University/DLD Project/FinalProject2/test.srcs/sources_1/imports/hdl/decoder3_8.v:21]
INFO: [Synth 8-6155] done synthesizing module 'decoder_3_8' (6#1) [C:/Users/Jampack/OneDrive - Habib University/DLD Project/FinalProject2/test.srcs/sources_1/imports/hdl/decoder3_8.v:21]
INFO: [Synth 8-6155] done synthesizing module 'DigitToSeg' (7#1) [C:/Users/Jampack/OneDrive - Habib University/DLD Project/FinalProject2/test.srcs/sources_1/imports/hdl/DigitToSeg.v:23]
INFO: [Synth 8-6157] synthesizing module 'Top' [C:/Users/Jampack/OneDrive - Habib University/DLD Project/FinalProject2/test.srcs/sources_1/new/Top.v:3]
INFO: [Synth 8-3876] $readmem data file 'zero_pal.mem' is read successfully [C:/Users/Jampack/OneDrive - Habib University/DLD Project/FinalProject2/test.srcs/sources_1/new/Top.v:232]
INFO: [Synth 8-3876] $readmem data file 'one_pal.mem' is read successfully [C:/Users/Jampack/OneDrive - Habib University/DLD Project/FinalProject2/test.srcs/sources_1/new/Top.v:237]
INFO: [Synth 8-3876] $readmem data file 'two_pal.mem' is read successfully [C:/Users/Jampack/OneDrive - Habib University/DLD Project/FinalProject2/test.srcs/sources_1/new/Top.v:242]
INFO: [Synth 8-3876] $readmem data file 'three_pal.mem' is read successfully [C:/Users/Jampack/OneDrive - Habib University/DLD Project/FinalProject2/test.srcs/sources_1/new/Top.v:247]
INFO: [Synth 8-3876] $readmem data file 'four_pal.mem' is read successfully [C:/Users/Jampack/OneDrive - Habib University/DLD Project/FinalProject2/test.srcs/sources_1/new/Top.v:252]
INFO: [Synth 8-3876] $readmem data file 'five_pal.mem' is read successfully [C:/Users/Jampack/OneDrive - Habib University/DLD Project/FinalProject2/test.srcs/sources_1/new/Top.v:257]
INFO: [Synth 8-3876] $readmem data file 'six_pal.mem' is read successfully [C:/Users/Jampack/OneDrive - Habib University/DLD Project/FinalProject2/test.srcs/sources_1/new/Top.v:262]
INFO: [Synth 8-3876] $readmem data file 'seven_pal.mem' is read successfully [C:/Users/Jampack/OneDrive - Habib University/DLD Project/FinalProject2/test.srcs/sources_1/new/Top.v:267]
INFO: [Synth 8-3876] $readmem data file 'eight_pal.mem' is read successfully [C:/Users/Jampack/OneDrive - Habib University/DLD Project/FinalProject2/test.srcs/sources_1/new/Top.v:272]
INFO: [Synth 8-3876] $readmem data file 'nine_pal.mem' is read successfully [C:/Users/Jampack/OneDrive - Habib University/DLD Project/FinalProject2/test.srcs/sources_1/new/Top.v:277]
INFO: [Synth 8-3876] $readmem data file 'Heart_pal.mem' is read successfully [C:/Users/Jampack/OneDrive - Habib University/DLD Project/FinalProject2/test.srcs/sources_1/new/Top.v:282]
INFO: [Synth 8-3876] $readmem data file 'bullet_blackbg_PAL.mem' is read successfully [C:/Users/Jampack/OneDrive - Habib University/DLD Project/FinalProject2/test.srcs/sources_1/new/Top.v:287]
INFO: [Synth 8-3876] $readmem data file 'GameOver_pal.mem' is read successfully [C:/Users/Jampack/OneDrive - Habib University/DLD Project/FinalProject2/test.srcs/sources_1/new/Top.v:292]
INFO: [Synth 8-3876] $readmem data file 'Rocket_v2_Pal.mem' is read successfully [C:/Users/Jampack/OneDrive - Habib University/DLD Project/FinalProject2/test.srcs/sources_1/new/Top.v:297]
INFO: [Synth 8-3876] $readmem data file 'StartScreen_Pal.mem' is read successfully [C:/Users/Jampack/OneDrive - Habib University/DLD Project/FinalProject2/test.srcs/sources_1/new/Top.v:302]
INFO: [Synth 8-3876] $readmem data file 'planet01_pal.mem' is read successfully [C:/Users/Jampack/OneDrive - Habib University/DLD Project/FinalProject2/test.srcs/sources_1/new/Top.v:307]
INFO: [Synth 8-3876] $readmem data file 'planet02_pal.mem' is read successfully [C:/Users/Jampack/OneDrive - Habib University/DLD Project/FinalProject2/test.srcs/sources_1/new/Top.v:312]
INFO: [Synth 8-3876] $readmem data file 'star_pal.mem' is read successfully [C:/Users/Jampack/OneDrive - Habib University/DLD Project/FinalProject2/test.srcs/sources_1/new/Top.v:317]
INFO: [Synth 8-6157] synthesizing module 'vga640x480' [C:/Users/Jampack/OneDrive - Habib University/DLD Project/FinalProject2/test.srcs/sources_1/new/vga640x480.v:3]
	Parameter HSYNCSTART bound to: 16 - type: integer 
	Parameter HSYNCEND bound to: 112 - type: integer 
	Parameter HACTIVESTART bound to: 160 - type: integer 
	Parameter HACTIVEEND bound to: 800 - type: integer 
	Parameter VSYNCSTART bound to: 10 - type: integer 
	Parameter VSYNCEND bound to: 12 - type: integer 
	Parameter VACTIVESTART bound to: 45 - type: integer 
	Parameter VACTIVEEND bound to: 525 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vga640x480' (8#1) [C:/Users/Jampack/OneDrive - Habib University/DLD Project/FinalProject2/test.srcs/sources_1/new/vga640x480.v:3]
INFO: [Synth 8-6157] synthesizing module 'StartSprite' [C:/Users/Jampack/OneDrive - Habib University/DLD Project/FinalProject2/test.srcs/sources_1/new/StartSprite.v:3]
	Parameter startWidth bound to: 640 - type: integer 
	Parameter startHeight bound to: 480 - type: integer 
	Parameter realstartWidth bound to: 300 - type: integer 
	Parameter realstartHeight bound to: 161 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'StartScreenRom' [C:/Users/Jampack/OneDrive - Habib University/DLD Project/FinalProject2/test.srcs/sources_1/new/StartScreenRom.v:3]
INFO: [Synth 8-3876] $readmem data file 'Alien1.mem' is read successfully [C:/Users/Jampack/OneDrive - Habib University/DLD Project/FinalProject2/test.srcs/sources_1/new/StartScreenRom.v:11]
INFO: [Synth 8-6155] done synthesizing module 'StartScreenRom' (9#1) [C:/Users/Jampack/OneDrive - Habib University/DLD Project/FinalProject2/test.srcs/sources_1/new/StartScreenRom.v:3]
INFO: [Synth 8-6157] synthesizing module 'RealStartScreenRom' [C:/Users/Jampack/OneDrive - Habib University/DLD Project/FinalProject2/test.srcs/sources_1/new/RealStartScreenRom.v:3]
INFO: [Synth 8-3876] $readmem data file 'StartScreen.mem' is read successfully [C:/Users/Jampack/OneDrive - Habib University/DLD Project/FinalProject2/test.srcs/sources_1/new/RealStartScreenRom.v:11]
INFO: [Synth 8-6155] done synthesizing module 'RealStartScreenRom' (10#1) [C:/Users/Jampack/OneDrive - Habib University/DLD Project/FinalProject2/test.srcs/sources_1/new/RealStartScreenRom.v:3]
INFO: [Synth 8-6155] done synthesizing module 'StartSprite' (11#1) [C:/Users/Jampack/OneDrive - Habib University/DLD Project/FinalProject2/test.srcs/sources_1/new/StartSprite.v:3]
INFO: [Synth 8-6157] synthesizing module 'RocketSprite' [C:/Users/Jampack/OneDrive - Habib University/DLD Project/FinalProject2/test.srcs/sources_1/new/RocketSprite.v:3]
	Parameter RocketWidth bound to: 35 - type: integer 
	Parameter RocketHeight bound to: 29 - type: integer 
	Parameter Planet1Width bound to: 130 - type: integer 
	Parameter Planet1Height bound to: 114 - type: integer 
	Parameter Planet2Width bound to: 130 - type: integer 
	Parameter Planet2Height bound to: 132 - type: integer 
	Parameter StarWidth bound to: 50 - type: integer 
	Parameter StarHeight bound to: 47 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'RocketRom' [C:/Users/Jampack/OneDrive - Habib University/DLD Project/FinalProject2/test.srcs/sources_1/new/RocketRom.v:3]
INFO: [Synth 8-3876] $readmem data file 'Rocket_v2.mem' is read successfully [C:/Users/Jampack/OneDrive - Habib University/DLD Project/FinalProject2/test.srcs/sources_1/new/RocketRom.v:11]
INFO: [Synth 8-6155] done synthesizing module 'RocketRom' (12#1) [C:/Users/Jampack/OneDrive - Habib University/DLD Project/FinalProject2/test.srcs/sources_1/new/RocketRom.v:3]
INFO: [Synth 8-6157] synthesizing module 'PlanetROM1' [C:/Users/Jampack/OneDrive - Habib University/DLD Project/FinalProject2/test.srcs/sources_1/new/PlanetROM1.v:3]
INFO: [Synth 8-3876] $readmem data file 'planet01.mem' is read successfully [C:/Users/Jampack/OneDrive - Habib University/DLD Project/FinalProject2/test.srcs/sources_1/new/PlanetROM1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'PlanetROM1' (13#1) [C:/Users/Jampack/OneDrive - Habib University/DLD Project/FinalProject2/test.srcs/sources_1/new/PlanetROM1.v:3]
INFO: [Synth 8-6157] synthesizing module 'PlanetROM2' [C:/Users/Jampack/OneDrive - Habib University/DLD Project/FinalProject2/test.srcs/sources_1/new/PlanetROM2.v:3]
INFO: [Synth 8-3876] $readmem data file 'planet02.mem' is read successfully [C:/Users/Jampack/OneDrive - Habib University/DLD Project/FinalProject2/test.srcs/sources_1/new/PlanetROM2.v:11]
INFO: [Synth 8-6155] done synthesizing module 'PlanetROM2' (14#1) [C:/Users/Jampack/OneDrive - Habib University/DLD Project/FinalProject2/test.srcs/sources_1/new/PlanetROM2.v:3]
INFO: [Synth 8-6157] synthesizing module 'StarRom' [C:/Users/Jampack/OneDrive - Habib University/DLD Project/FinalProject2/test.srcs/sources_1/new/StarRom.v:3]
INFO: [Synth 8-3876] $readmem data file 'star.mem' is read successfully [C:/Users/Jampack/OneDrive - Habib University/DLD Project/FinalProject2/test.srcs/sources_1/new/StarRom.v:11]
INFO: [Synth 8-6155] done synthesizing module 'StarRom' (15#1) [C:/Users/Jampack/OneDrive - Habib University/DLD Project/FinalProject2/test.srcs/sources_1/new/StarRom.v:3]
INFO: [Synth 8-6155] done synthesizing module 'RocketSprite' (16#1) [C:/Users/Jampack/OneDrive - Habib University/DLD Project/FinalProject2/test.srcs/sources_1/new/RocketSprite.v:3]
INFO: [Synth 8-6157] synthesizing module 'bulletSprite' [C:/Users/Jampack/OneDrive - Habib University/DLD Project/FinalProject2/test.srcs/sources_1/imports/new/bulletSprite.v:4]
	Parameter BulletWidth bound to: 10 - type: integer 
	Parameter BulletHeight bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'bulletROM' [C:/Users/Jampack/OneDrive - Habib University/DLD Project/FinalProject2/test.srcs/sources_1/imports/new/bulletROM.v:3]
INFO: [Synth 8-3876] $readmem data file 'bullet_blackbg.mem' is read successfully [C:/Users/Jampack/OneDrive - Habib University/DLD Project/FinalProject2/test.srcs/sources_1/imports/new/bulletROM.v:12]
INFO: [Synth 8-6155] done synthesizing module 'bulletROM' (17#1) [C:/Users/Jampack/OneDrive - Habib University/DLD Project/FinalProject2/test.srcs/sources_1/imports/new/bulletROM.v:3]
INFO: [Synth 8-6155] done synthesizing module 'bulletSprite' (18#1) [C:/Users/Jampack/OneDrive - Habib University/DLD Project/FinalProject2/test.srcs/sources_1/imports/new/bulletSprite.v:4]
INFO: [Synth 8-6157] synthesizing module 'AlienSprites_2' [C:/Users/Jampack/OneDrive - Habib University/DLD Project/FinalProject2/test.srcs/sources_1/new/AlienSprites_2.v:4]
	Parameter A1Width bound to: 31 - type: integer 
	Parameter A1Height bound to: 26 - type: integer 
	Parameter A2Width bound to: 31 - type: integer 
	Parameter A2Height bound to: 21 - type: integer 
	Parameter A3Width bound to: 31 - type: integer 
	Parameter A3Height bound to: 27 - type: integer 
	Parameter LiveWidth bound to: 20 - type: integer 
	Parameter LiveHeight bound to: 20 - type: integer 
	Parameter ScoreWidth bound to: 20 - type: integer 
	Parameter ScoreHeight bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Alien1Rom' [C:/Users/Jampack/OneDrive - Habib University/DLD Project/FinalProject2/test.srcs/sources_1/new/Alien1Rom.v:9]
INFO: [Synth 8-3876] $readmem data file 'Alien1.mem' is read successfully [C:/Users/Jampack/OneDrive - Habib University/DLD Project/FinalProject2/test.srcs/sources_1/new/Alien1Rom.v:18]
INFO: [Synth 8-6155] done synthesizing module 'Alien1Rom' (19#1) [C:/Users/Jampack/OneDrive - Habib University/DLD Project/FinalProject2/test.srcs/sources_1/new/Alien1Rom.v:9]
INFO: [Synth 8-6157] synthesizing module 'Alien2Rom' [C:/Users/Jampack/OneDrive - Habib University/DLD Project/FinalProject2/test.srcs/sources_1/new/Alien2Rom.v:9]
INFO: [Synth 8-3876] $readmem data file 'Alien2.mem' is read successfully [C:/Users/Jampack/OneDrive - Habib University/DLD Project/FinalProject2/test.srcs/sources_1/new/Alien2Rom.v:18]
INFO: [Synth 8-6155] done synthesizing module 'Alien2Rom' (20#1) [C:/Users/Jampack/OneDrive - Habib University/DLD Project/FinalProject2/test.srcs/sources_1/new/Alien2Rom.v:9]
INFO: [Synth 8-6157] synthesizing module 'Alien3Rom' [C:/Users/Jampack/OneDrive - Habib University/DLD Project/FinalProject2/test.srcs/sources_1/new/Alien3Rom.v:9]
INFO: [Synth 8-3876] $readmem data file 'Alien3.mem' is read successfully [C:/Users/Jampack/OneDrive - Habib University/DLD Project/FinalProject2/test.srcs/sources_1/new/Alien3Rom.v:18]
INFO: [Synth 8-6155] done synthesizing module 'Alien3Rom' (21#1) [C:/Users/Jampack/OneDrive - Habib University/DLD Project/FinalProject2/test.srcs/sources_1/new/Alien3Rom.v:9]
INFO: [Synth 8-6157] synthesizing module 'LiveRom' [C:/Users/Jampack/OneDrive - Habib University/DLD Project/FinalProject2/test.srcs/sources_1/new/LiveRom.v:3]
INFO: [Synth 8-3876] $readmem data file 'Heart.mem' is read successfully [C:/Users/Jampack/OneDrive - Habib University/DLD Project/FinalProject2/test.srcs/sources_1/new/LiveRom.v:11]
INFO: [Synth 8-6155] done synthesizing module 'LiveRom' (22#1) [C:/Users/Jampack/OneDrive - Habib University/DLD Project/FinalProject2/test.srcs/sources_1/new/LiveRom.v:3]
INFO: [Synth 8-6157] synthesizing module 'ZeroRom' [C:/Users/Jampack/OneDrive - Habib University/DLD Project/FinalProject2/test.srcs/sources_1/new/ZeroRom.v:3]
INFO: [Synth 8-3876] $readmem data file 'zero.mem' is read successfully [C:/Users/Jampack/OneDrive - Habib University/DLD Project/FinalProject2/test.srcs/sources_1/new/ZeroRom.v:11]
INFO: [Synth 8-6155] done synthesizing module 'ZeroRom' (23#1) [C:/Users/Jampack/OneDrive - Habib University/DLD Project/FinalProject2/test.srcs/sources_1/new/ZeroRom.v:3]
INFO: [Synth 8-6157] synthesizing module 'OneRom' [C:/Users/Jampack/OneDrive - Habib University/DLD Project/FinalProject2/test.srcs/sources_1/new/OneRom.v:3]
INFO: [Synth 8-3876] $readmem data file 'one.mem' is read successfully [C:/Users/Jampack/OneDrive - Habib University/DLD Project/FinalProject2/test.srcs/sources_1/new/OneRom.v:11]
INFO: [Synth 8-6155] done synthesizing module 'OneRom' (24#1) [C:/Users/Jampack/OneDrive - Habib University/DLD Project/FinalProject2/test.srcs/sources_1/new/OneRom.v:3]
INFO: [Synth 8-6157] synthesizing module 'TwoRom' [C:/Users/Jampack/OneDrive - Habib University/DLD Project/FinalProject2/test.srcs/sources_1/new/TwoRom.v:3]
INFO: [Synth 8-3876] $readmem data file 'two.mem' is read successfully [C:/Users/Jampack/OneDrive - Habib University/DLD Project/FinalProject2/test.srcs/sources_1/new/TwoRom.v:11]
INFO: [Synth 8-6155] done synthesizing module 'TwoRom' (25#1) [C:/Users/Jampack/OneDrive - Habib University/DLD Project/FinalProject2/test.srcs/sources_1/new/TwoRom.v:3]
INFO: [Synth 8-6157] synthesizing module 'ThreeRom' [C:/Users/Jampack/OneDrive - Habib University/DLD Project/FinalProject2/test.srcs/sources_1/new/ThreeRom.v:3]
INFO: [Synth 8-3876] $readmem data file 'three.mem' is read successfully [C:/Users/Jampack/OneDrive - Habib University/DLD Project/FinalProject2/test.srcs/sources_1/new/ThreeRom.v:11]
INFO: [Synth 8-6155] done synthesizing module 'ThreeRom' (26#1) [C:/Users/Jampack/OneDrive - Habib University/DLD Project/FinalProject2/test.srcs/sources_1/new/ThreeRom.v:3]
INFO: [Synth 8-6157] synthesizing module 'FourRom' [C:/Users/Jampack/OneDrive - Habib University/DLD Project/FinalProject2/test.srcs/sources_1/new/FourRom.v:3]
INFO: [Synth 8-3876] $readmem data file 'four.mem' is read successfully [C:/Users/Jampack/OneDrive - Habib University/DLD Project/FinalProject2/test.srcs/sources_1/new/FourRom.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FourRom' (27#1) [C:/Users/Jampack/OneDrive - Habib University/DLD Project/FinalProject2/test.srcs/sources_1/new/FourRom.v:3]
INFO: [Synth 8-6157] synthesizing module 'FiveRom' [C:/Users/Jampack/OneDrive - Habib University/DLD Project/FinalProject2/test.srcs/sources_1/new/FiveRom.v:3]
INFO: [Synth 8-3876] $readmem data file 'five.mem' is read successfully [C:/Users/Jampack/OneDrive - Habib University/DLD Project/FinalProject2/test.srcs/sources_1/new/FiveRom.v:11]
INFO: [Synth 8-6155] done synthesizing module 'FiveRom' (28#1) [C:/Users/Jampack/OneDrive - Habib University/DLD Project/FinalProject2/test.srcs/sources_1/new/FiveRom.v:3]
INFO: [Synth 8-6157] synthesizing module 'SixRom' [C:/Users/Jampack/OneDrive - Habib University/DLD Project/FinalProject2/test.srcs/sources_1/new/SixRom.v:3]
INFO: [Synth 8-3876] $readmem data file 'six.mem' is read successfully [C:/Users/Jampack/OneDrive - Habib University/DLD Project/FinalProject2/test.srcs/sources_1/new/SixRom.v:11]
INFO: [Synth 8-6155] done synthesizing module 'SixRom' (29#1) [C:/Users/Jampack/OneDrive - Habib University/DLD Project/FinalProject2/test.srcs/sources_1/new/SixRom.v:3]
INFO: [Synth 8-6157] synthesizing module 'SevenRom' [C:/Users/Jampack/OneDrive - Habib University/DLD Project/FinalProject2/test.srcs/sources_1/new/SevenRom.v:3]
INFO: [Synth 8-3876] $readmem data file 'seven.mem' is read successfully [C:/Users/Jampack/OneDrive - Habib University/DLD Project/FinalProject2/test.srcs/sources_1/new/SevenRom.v:11]
INFO: [Synth 8-6155] done synthesizing module 'SevenRom' (30#1) [C:/Users/Jampack/OneDrive - Habib University/DLD Project/FinalProject2/test.srcs/sources_1/new/SevenRom.v:3]
INFO: [Synth 8-6157] synthesizing module 'EightRom' [C:/Users/Jampack/OneDrive - Habib University/DLD Project/FinalProject2/test.srcs/sources_1/new/EightRom.v:3]
INFO: [Synth 8-3876] $readmem data file 'eight.mem' is read successfully [C:/Users/Jampack/OneDrive - Habib University/DLD Project/FinalProject2/test.srcs/sources_1/new/EightRom.v:11]
INFO: [Synth 8-6155] done synthesizing module 'EightRom' (31#1) [C:/Users/Jampack/OneDrive - Habib University/DLD Project/FinalProject2/test.srcs/sources_1/new/EightRom.v:3]
INFO: [Synth 8-6157] synthesizing module 'NineRom' [C:/Users/Jampack/OneDrive - Habib University/DLD Project/FinalProject2/test.srcs/sources_1/new/NineRom.v:3]
INFO: [Synth 8-3876] $readmem data file 'nine.mem' is read successfully [C:/Users/Jampack/OneDrive - Habib University/DLD Project/FinalProject2/test.srcs/sources_1/new/NineRom.v:11]
INFO: [Synth 8-6155] done synthesizing module 'NineRom' (32#1) [C:/Users/Jampack/OneDrive - Habib University/DLD Project/FinalProject2/test.srcs/sources_1/new/NineRom.v:3]
INFO: [Synth 8-6155] done synthesizing module 'AlienSprites_2' (33#1) [C:/Users/Jampack/OneDrive - Habib University/DLD Project/FinalProject2/test.srcs/sources_1/new/AlienSprites_2.v:4]
INFO: [Synth 8-6157] synthesizing module 'EndSprite' [C:/Users/Jampack/OneDrive - Habib University/DLD Project/FinalProject2/test.srcs/sources_1/new/EndSprite.v:3]
	Parameter startWidth bound to: 640 - type: integer 
	Parameter startHeight bound to: 480 - type: integer 
	Parameter realendWidth bound to: 300 - type: integer 
	Parameter realendHeight bound to: 265 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'RealEndScreenRom' [C:/Users/Jampack/OneDrive - Habib University/DLD Project/FinalProject2/test.srcs/sources_1/new/RealEndScreenRom.v:3]
INFO: [Synth 8-3876] $readmem data file 'GameOver.mem' is read successfully [C:/Users/Jampack/OneDrive - Habib University/DLD Project/FinalProject2/test.srcs/sources_1/new/RealEndScreenRom.v:11]
INFO: [Synth 8-6155] done synthesizing module 'RealEndScreenRom' (34#1) [C:/Users/Jampack/OneDrive - Habib University/DLD Project/FinalProject2/test.srcs/sources_1/new/RealEndScreenRom.v:3]
INFO: [Synth 8-6155] done synthesizing module 'EndSprite' (35#1) [C:/Users/Jampack/OneDrive - Habib University/DLD Project/FinalProject2/test.srcs/sources_1/new/EndSprite.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Top' (36#1) [C:/Users/Jampack/OneDrive - Habib University/DLD Project/FinalProject2/test.srcs/sources_1/new/Top.v:3]
INFO: [Synth 8-6155] done synthesizing module 'XADCdemo' (37#1) [C:/Users/Jampack/OneDrive - Habib University/DLD Project/FinalProject2/test.srcs/sources_1/imports/hdl/XADCdemo.v:4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1157.555 ; gain = 129.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1157.555 ; gain = 129.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1157.555 ; gain = 129.715
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.059 . Memory (MB): peak = 1157.555 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Jampack/OneDrive - Habib University/DLD Project/FinalProject2/test.srcs/constrs_1/imports/constraints/Basys3_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'bulletreset'. [C:/Users/Jampack/OneDrive - Habib University/DLD Project/FinalProject2/test.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:321]
WARNING: [Vivado 12-584] No ports matched 'bulletreset'. [C:/Users/Jampack/OneDrive - Habib University/DLD Project/FinalProject2/test.srcs/constrs_1/imports/constraints/Basys3_Master.xdc:323]
Finished Parsing XDC File [C:/Users/Jampack/OneDrive - Habib University/DLD Project/FinalProject2/test.srcs/constrs_1/imports/constraints/Basys3_Master.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/Jampack/OneDrive - Habib University/DLD Project/FinalProject2/test.srcs/constrs_1/imports/constraints/Basys3_Master.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/XADCdemo_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Jampack/OneDrive - Habib University/DLD Project/FinalProject2/test.srcs/constrs_1/imports/constraints/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/XADCdemo_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/XADCdemo_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Jampack/OneDrive - Habib University/DLD Project/FinalProject2/test.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Jampack/OneDrive - Habib University/DLD Project/FinalProject2/test.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1215.887 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 1215.887 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1215.887 ; gain = 188.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1215.887 ; gain = 188.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for XLXI_7. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1215.887 ; gain = 188.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:29 ; elapsed = 00:00:37 . Memory (MB): peak = 1305.473 ; gain = 277.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   33 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 15    
	   2 Input   17 Bit       Adders := 1     
	   3 Input   12 Bit       Adders := 11    
	   3 Input   11 Bit       Adders := 3     
	   2 Input   10 Bit       Adders := 31    
	   2 Input    9 Bit       Adders := 44    
	   2 Input    8 Bit       Adders := 3     
	   2 Input    3 Bit       Adders := 2     
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               10 Bit    Registers := 25    
	                9 Bit    Registers := 46    
	                8 Bit    Registers := 4     
	                7 Bit    Registers := 49    
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 12    
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 8     
	                1 Bit    Registers := 65    
+---ROMs : 
	                    ROMs := 59    
+---Muxes : 
	   2 Input   33 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 46    
	   4 Input   10 Bit        Muxes := 4     
	   2 Input    9 Bit        Muxes := 2     
	   9 Input    8 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 2     
	   7 Input    8 Bit        Muxes := 12    
	  13 Input    8 Bit        Muxes := 3     
	   2 Input    7 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 14    
	   7 Input    2 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 97    
	   9 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP dig35, operation Mode is: (A:0x3d090)*B.
DSP Report: operator dig35 is absorbed into DSP dig35.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:15 ; elapsed = 00:01:40 . Memory (MB): peak = 1522.734 ; gain = 494.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+---------------+-----------------------------+---------------+----------------+
|Module Name    | RTL Object                  | Depth x Width | Implemented As | 
+---------------+-----------------------------+---------------+----------------+
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 32x7          | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 32x7          | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 32x7          | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 32x7          | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 128x8         | LUT            | 
|Top            | p_0_out                     | 128x8         | LUT            | 
|Top            | p_0_out                     | 32x7          | LUT            | 
|Top            | p_0_out                     | 32x7          | LUT            | 
|Top            | p_0_out                     | 32x7          | LUT            | 
|Top            | p_0_out                     | 32x7          | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 32x7          | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 32x7          | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 32x7          | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 32x7          | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 128x8         | LUT            | 
|Top            | p_0_out                     | 128x8         | LUT            | 
|Top            | p_0_out                     | 32x7          | LUT            | 
|Top            | p_0_out                     | 32x7          | LUT            | 
|Top            | p_0_out                     | 32x7          | LUT            | 
|Top            | p_0_out                     | 32x7          | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 32x7          | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 32x7          | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 32x7          | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 32x7          | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 128x8         | LUT            | 
|Top            | p_0_out                     | 128x8         | LUT            | 
|Top            | p_0_out                     | 32x7          | LUT            | 
|Top            | p_0_out                     | 32x7          | LUT            | 
|Top            | p_0_out                     | 32x7          | LUT            | 
|Top            | p_0_out                     | 32x7          | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 32x7          | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 32x7          | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 32x7          | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 128x8         | LUT            | 
|Top            | p_0_out                     | 128x8         | LUT            | 
|Top            | p_0_out                     | 32x7          | LUT            | 
|Top            | p_0_out                     | 32x7          | LUT            | 
|Top            | p_0_out                     | 32x7          | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 32x7          | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 32x7          | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 32x7          | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 128x8         | LUT            | 
|Top            | p_0_out                     | 128x8         | LUT            | 
|Top            | p_0_out                     | 32x7          | LUT            | 
|Top            | p_0_out                     | 32x7          | LUT            | 
|Top            | p_0_out                     | 32x7          | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 32x7          | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 32x7          | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 128x8         | LUT            | 
|Top            | p_0_out                     | 128x8         | LUT            | 
|Top            | p_0_out                     | 32x7          | LUT            | 
|Top            | p_0_out                     | 32x7          | LUT            | 
|Top            | p_0_out                     | 32x7          | LUT            | 
|Top            | p_0_out                     | 32x7          | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|Top            | p_0_out                     | 256x8         | LUT            | 
|RocketSprite   | RocketVRom/o_data_reg       | 1024x7        | Block RAM      | 
|bulletSprite   | BulletVRom/o_data_reg       | 256x6         | Block RAM      | 
|bulletSprite   | BulletV2Rom/o_data_reg      | 256x6         | Block RAM      | 
|AlienSprites_2 | Alien1VRom/o_A1data_reg     | 1024x7        | Block RAM      | 
|AlienSprites_2 | Alien2VRom/o_A2data_reg     | 1024x7        | Block RAM      | 
|AlienSprites_2 | Alien3VRom/o_A3data_reg     | 1024x7        | Block RAM      | 
|AlienSprites_2 | Alien4VRom/o_A1data_reg     | 1024x7        | Block RAM      | 
|AlienSprites_2 | Live1VRom/o_livedata_reg    | 512x2         | Block RAM      | 
|AlienSprites_2 | Live2VRom/o_livedata_reg    | 512x2         | Block RAM      | 
|AlienSprites_2 | Live3VRom/o_livedata_reg    | 512x2         | Block RAM      | 
|AlienSprites_2 | ZeroS1Rom/o_numberdata_reg  | 512x4         | Block RAM      | 
|AlienSprites_2 | OneS1Rom/o_numberdata_reg   | 512x7         | Block RAM      | 
|AlienSprites_2 | TwoS1Rom/o_numberdata_reg   | 512x7         | Block RAM      | 
|AlienSprites_2 | ThreeS1Rom/o_numberdata_reg | 512x7         | Block RAM      | 
|AlienSprites_2 | FourS1Rom/o_numberdata_reg  | 512x7         | Block RAM      | 
|AlienSprites_2 | FiveS1Rom/o_numberdata_reg  | 512x7         | Block RAM      | 
|AlienSprites_2 | SixS1Rom/o_numberdata_reg   | 512x7         | Block RAM      | 
|AlienSprites_2 | SevenS1Rom/o_numberdata_reg | 512x7         | Block RAM      | 
+---------------+-----------------------------+---------------+----------------+


DSP: Preliminary Mapping	Report (see note below)
+------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping   | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|XADCdemo    | (A:0x3d090)*B | 18     | 12     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:26 ; elapsed = 00:01:53 . Memory (MB): peak = 1522.734 ; gain = 494.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:27 ; elapsed = 00:01:55 . Memory (MB): peak = 1522.734 ; gain = 494.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance nolabel_line225/StartDisplay/RealStartVRom/o_realstartdata_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance nolabel_line225/StartDisplay/RealStartVRom/o_realstartdata_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance nolabel_line225/StartDisplay/RealStartVRom/o_realstartdata_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance nolabel_line225/StartDisplay/RealStartVRom/o_realstartdata_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance nolabel_line225/StartDisplay/RealStartVRom/o_realstartdata_reg_1_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance nolabel_line225/StartDisplay/RealStartVRom/o_realstartdata_reg_1_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance nolabel_line225/StartDisplay/RealStartVRom/o_realstartdata_reg_1_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance nolabel_line225/RocketDisplay/Planet1VRom/o_p1data_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance nolabel_line225/RocketDisplay/Planet1VRom/o_p1data_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance nolabel_line225/RocketDisplay/Planet2VRom/o_p2data_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance nolabel_line225/RocketDisplay/Planet2VRom/o_p2data_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance nolabel_line225/RocketDisplay/Planet2VRom/o_p2data_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance nolabel_line225/RocketDisplay/Planet2VRom/o_p2data_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance nolabel_line225/RocketDisplay/Planet2VRom/o_p2data_reg_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance nolabel_line225/RocketDisplay/Planet2VRom/o_p2data_reg_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance nolabel_line225/RocketDisplay/Planet2VRom/o_p2data_reg_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance nolabel_line225/RocketDisplay/StarV1Rom/o_sdata_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance nolabel_line225/RocketDisplay/StarV1Rom/o_sdata_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance nolabel_line225/RocketDisplay/StarV3Rom/o_sdata_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance nolabel_line225/RocketDisplay/StarV3Rom/o_sdata_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance nolabel_line225/RocketDisplay/RocketVRom/o_data_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance nolabel_line225/Bullet/BulletVRom/o_data_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance nolabel_line225/Bullet/BulletVRom/o_data_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance nolabel_line225/ADisplay/EightS1Rom/o_numberdata_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance nolabel_line225/ADisplay/EightS1Rom/o_numberdata_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance nolabel_line225/ADisplay/NineS1Rom/o_numberdata_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance nolabel_line225/ADisplay/NineS1Rom/o_numberdata_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance nolabel_line225/ADisplay/ZeroS2Rom/o_numberdata_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance nolabel_line225/ADisplay/ZeroS2Rom/o_numberdata_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance nolabel_line225/ADisplay/OneS2Rom/o_numberdata_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance nolabel_line225/ADisplay/OneS2Rom/o_numberdata_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance nolabel_line225/ADisplay/TwoS2Rom/o_numberdata_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance nolabel_line225/ADisplay/TwoS2Rom/o_numberdata_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance nolabel_line225/ADisplay/ThreeS2Rom/o_numberdata_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance nolabel_line225/ADisplay/ThreeS2Rom/o_numberdata_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance nolabel_line225/ADisplay/FourS2Rom/o_numberdata_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance nolabel_line225/ADisplay/FourS2Rom/o_numberdata_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance nolabel_line225/ADisplay/FiveS2Rom/o_numberdata_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance nolabel_line225/ADisplay/FiveS2Rom/o_numberdata_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance nolabel_line225/ADisplay/SixS2Rom/o_numberdata_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance nolabel_line225/ADisplay/SixS2Rom/o_numberdata_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance nolabel_line225/ADisplay/SevenS2Rom/o_numberdata_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance nolabel_line225/ADisplay/SevenS2Rom/o_numberdata_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance nolabel_line225/ADisplay/EightHS1Rom/o_numberdata_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance nolabel_line225/ADisplay/EightHS1Rom/o_numberdata_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance nolabel_line225/ADisplay/NineHS1Rom/o_numberdata_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance nolabel_line225/ADisplay/ZeroHS2Rom/o_numberdata_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance nolabel_line225/ADisplay/ZeroHS2Rom/o_numberdata_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance nolabel_line225/ADisplay/OneHS2Rom/o_numberdata_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance nolabel_line225/ADisplay/OneHS2Rom/o_numberdata_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance nolabel_line225/ADisplay/TwoHS2Rom/o_numberdata_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance nolabel_line225/ADisplay/TwoHS2Rom/o_numberdata_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance nolabel_line225/ADisplay/ThreeHS2Rom/o_numberdata_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance nolabel_line225/ADisplay/ThreeHS2Rom/o_numberdata_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance nolabel_line225/ADisplay/FourHS2Rom/o_numberdata_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance nolabel_line225/ADisplay/FourHS2Rom/o_numberdata_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance nolabel_line225/ADisplay/FiveHS2Rom/o_numberdata_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance nolabel_line225/ADisplay/FiveHS2Rom/o_numberdata_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance nolabel_line225/ADisplay/SixHS2Rom/o_numberdata_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance nolabel_line225/ADisplay/SixHS2Rom/o_numberdata_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance nolabel_line225/ADisplay/SevenHS2Rom/o_numberdata_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance nolabel_line225/ADisplay/SevenHS2Rom/o_numberdata_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance nolabel_line225/ADisplay/Alien1VRom/o_A1data_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance nolabel_line225/ADisplay/Alien1VRom/o_A1data_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance nolabel_line225/ADisplay/Alien2VRom/o_A2data_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance nolabel_line225/ADisplay/Alien3VRom/o_A3data_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance nolabel_line225/ADisplay/Live1VRom/o_livedata_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance nolabel_line225/ADisplay/Live1VRom/o_livedata_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance nolabel_line225/ADisplay/Live3VRom/o_livedata_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance nolabel_line225/EndDisplay/RealEndVRom/o_realenddata_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance nolabel_line225/EndDisplay/RealEndVRom/o_realenddata_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance nolabel_line225/EndDisplay/RealEndVRom/o_realenddata_reg_3_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance nolabel_line225/EndDisplay/RealEndVRom/o_realenddata_reg_3_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:33 ; elapsed = 00:02:01 . Memory (MB): peak = 1652.664 ; gain = 624.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module XLXI_7 has unconnected pin di_in[15]
CRITICAL WARNING: [Synth 8-4442] BlackBox module XLXI_7 has unconnected pin di_in[14]
CRITICAL WARNING: [Synth 8-4442] BlackBox module XLXI_7 has unconnected pin di_in[13]
CRITICAL WARNING: [Synth 8-4442] BlackBox module XLXI_7 has unconnected pin di_in[12]
CRITICAL WARNING: [Synth 8-4442] BlackBox module XLXI_7 has unconnected pin di_in[11]
CRITICAL WARNING: [Synth 8-4442] BlackBox module XLXI_7 has unconnected pin di_in[10]
CRITICAL WARNING: [Synth 8-4442] BlackBox module XLXI_7 has unconnected pin di_in[9]
CRITICAL WARNING: [Synth 8-4442] BlackBox module XLXI_7 has unconnected pin di_in[8]
CRITICAL WARNING: [Synth 8-4442] BlackBox module XLXI_7 has unconnected pin di_in[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module XLXI_7 has unconnected pin di_in[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module XLXI_7 has unconnected pin di_in[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module XLXI_7 has unconnected pin di_in[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module XLXI_7 has unconnected pin di_in[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module XLXI_7 has unconnected pin di_in[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module XLXI_7 has unconnected pin di_in[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module XLXI_7 has unconnected pin di_in[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module XLXI_7 has unconnected pin dwe_in
CRITICAL WARNING: [Synth 8-4442] BlackBox module XLXI_7 has unconnected pin vp_in
CRITICAL WARNING: [Synth 8-4442] BlackBox module XLXI_7 has unconnected pin vn_in
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:35 ; elapsed = 00:02:04 . Memory (MB): peak = 1652.664 ; gain = 624.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:35 ; elapsed = 00:02:04 . Memory (MB): peak = 1652.664 ; gain = 624.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:36 ; elapsed = 00:02:05 . Memory (MB): peak = 1652.664 ; gain = 624.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:36 ; elapsed = 00:02:05 . Memory (MB): peak = 1652.664 ; gain = 624.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:36 ; elapsed = 00:02:05 . Memory (MB): peak = 1652.664 ; gain = 624.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:36 ; elapsed = 00:02:05 . Memory (MB): peak = 1652.664 ; gain = 624.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |xadc_wiz_0    |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |xadc_wiz |     1|
|2     |BUFG     |     2|
|3     |CARRY4   |   267|
|4     |DSP48E1  |     1|
|5     |LUT1     |   122|
|6     |LUT2     |   696|
|7     |LUT3     |   425|
|8     |LUT4     |   516|
|9     |LUT5     |   677|
|10    |LUT6     |  2922|
|11    |MUXF7    |   247|
|12    |MUXF8    |    42|
|13    |RAMB18E1 |    28|
|30    |RAMB36E1 |    32|
|56    |FDRE     |   938|
|57    |FDSE     |    69|
|58    |IBUF     |    11|
|59    |OBUF     |    42|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:36 ; elapsed = 00:02:05 . Memory (MB): peak = 1652.664 ; gain = 624.824
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 19 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:25 ; elapsed = 00:02:02 . Memory (MB): peak = 1652.664 ; gain = 566.492
Synthesis Optimization Complete : Time (s): cpu = 00:01:36 ; elapsed = 00:02:05 . Memory (MB): peak = 1652.664 ; gain = 624.824
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.105 . Memory (MB): peak = 1652.664 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 617 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1652.664 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
204 Infos, 6 Warnings, 19 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:41 ; elapsed = 00:02:15 . Memory (MB): peak = 1652.664 ; gain = 624.824
INFO: [Common 17-1381] The checkpoint 'C:/Users/Jampack/OneDrive - Habib University/DLD Project/FinalProject2/test.runs/synth_1/XADCdemo.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file XADCdemo_utilization_synth.rpt -pb XADCdemo_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri May 12 09:31:39 2023...
