

================================================================
== Vitis HLS Report for 'lstm_function_Pipeline_VITIS_LOOP_69_3'
================================================================
* Date:           Fri Mar 28 16:04:50 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        new_hls_component
* Solution:       hls (Vivado IP Flow Target)
* Product family: kintex7
* Target device:  xc7k160t-fbg676-2L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.532 ns|     1.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      202|      202|  2.020 us|  2.020 us|  201|  201|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_69_3  |      200|      200|         2|          1|          1|   200|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.09>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [lstm_new.cpp:69]   --->   Operation 5 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.83ns)   --->   "%store_ln69 = store i8 0, i8 %j" [lstm_new.cpp:69]   --->   Operation 6 'store' 'store_ln69' <Predicate = true> <Delay = 0.83>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc29"   --->   Operation 7 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%j_2 = load i8 %j" [lstm_new.cpp:69]   --->   Operation 8 'load' 'j_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.35ns)   --->   "%icmp_ln69 = icmp_eq  i8 %j_2, i8 200" [lstm_new.cpp:69]   --->   Operation 9 'icmp' 'icmp_ln69' <Predicate = true> <Delay = 1.35> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 200, i64 200, i64 200"   --->   Operation 10 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.35ns)   --->   "%add_ln69 = add i8 %j_2, i8 1" [lstm_new.cpp:69]   --->   Operation 11 'add' 'add_ln69' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln69 = br i1 %icmp_ln69, void %for.inc29.split, void %VITIS_LOOP_10_2.lr.ph.i.loopexit.exitStub" [lstm_new.cpp:69]   --->   Operation 12 'br' 'br_ln69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln69 = zext i8 %j_2" [lstm_new.cpp:69]   --->   Operation 13 'zext' 'zext_ln69' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%lstm_weights_2_txt_0_addr = getelementptr i15 %lstm_weights_2_txt_0, i64 0, i64 %zext_ln69" [lstm_new.cpp:70]   --->   Operation 14 'getelementptr' 'lstm_weights_2_txt_0_addr' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_1 : Operation 15 [2/2] (2.26ns)   --->   "%lstm_weights_2_txt_0_load = load i8 %lstm_weights_2_txt_0_addr" [lstm_new.cpp:70]   --->   Operation 15 'load' 'lstm_weights_2_txt_0_load' <Predicate = (!icmp_ln69)> <Delay = 2.26> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 200> <ROM>
ST_1 : Operation 16 [1/1] (0.83ns)   --->   "%store_ln69 = store i8 %add_ln69, i8 %j" [lstm_new.cpp:69]   --->   Operation 16 'store' 'store_ln69' <Predicate = (!icmp_ln69)> <Delay = 0.83>
ST_1 : Operation 24 [1/1] (0.83ns)   --->   "%ret_ln0 = ret"   --->   Operation 24 'ret' 'ret_ln0' <Predicate = (icmp_ln69)> <Delay = 0.83>

State 2 <SV = 1> <Delay = 4.53>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%specpipeline_ln69 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [lstm_new.cpp:69]   --->   Operation 17 'specpipeline' 'specpipeline_ln69' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specloopname_ln69 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [lstm_new.cpp:69]   --->   Operation 18 'specloopname' 'specloopname_ln69' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%matrix_row_addr = getelementptr i16 %matrix_row, i64 0, i64 %zext_ln69" [lstm_new.cpp:70]   --->   Operation 19 'getelementptr' 'matrix_row_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/2] ( I:2.26ns O:2.26ns )   --->   "%lstm_weights_2_txt_0_load = load i8 %lstm_weights_2_txt_0_addr" [lstm_new.cpp:70]   --->   Operation 20 'load' 'lstm_weights_2_txt_0_load' <Predicate = true> <Delay = 2.26> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 200> <ROM>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%sext_ln70 = sext i15 %lstm_weights_2_txt_0_load" [lstm_new.cpp:70]   --->   Operation 21 'sext' 'sext_ln70' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] ( I:2.26ns O:2.26ns )   --->   "%store_ln70 = store i16 %sext_ln70, i8 %matrix_row_addr" [lstm_new.cpp:70]   --->   Operation 22 'store' 'store_ln70' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln69 = br void %for.inc29" [lstm_new.cpp:69]   --->   Operation 23 'br' 'br_ln69' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 1.000ns.

 <State 1>: 3.099ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln69', lstm_new.cpp:69) of constant 0 on local variable 'j', lstm_new.cpp:69 [4]  (0.833 ns)
	'load' operation 8 bit ('j', lstm_new.cpp:69) on local variable 'j', lstm_new.cpp:69 [7]  (0.000 ns)
	'getelementptr' operation 8 bit ('lstm_weights_2_txt_0_addr', lstm_new.cpp:70) [16]  (0.000 ns)
	'load' operation 15 bit ('lstm_weights_2_txt_0_load', lstm_new.cpp:70) on array 'lstm_weights_2_txt_0' [18]  (2.266 ns)

 <State 2>: 4.532ns
The critical path consists of the following:
	'load' operation 15 bit ('lstm_weights_2_txt_0_load', lstm_new.cpp:70) on array 'lstm_weights_2_txt_0' [18]  (2.266 ns)
	'store' operation 0 bit ('store_ln70', lstm_new.cpp:70) of variable 'sext_ln70', lstm_new.cpp:70 on array 'matrix_row' [20]  (2.266 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
