{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.79986,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.79999,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.000139318,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 9.84129e-05,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 9.14994e-06,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 9.84129e-05,
	"finish__design__instance__count__class:buffer": 1,
	"finish__design__instance__area__class:buffer": 11.2608,
	"finish__design__instance__count__class:clock_buffer": 3,
	"finish__design__instance__area__class:clock_buffer": 22.5216,
	"finish__design__instance__count__class:timing_repair_buffer": 4,
	"finish__design__instance__area__class:timing_repair_buffer": 22.5216,
	"finish__design__instance__count__class:sequential_cell": 8,
	"finish__design__instance__area__class:sequential_cell": 200.192,
	"finish__design__instance__count__class:multi_input_combinational_cell": 8,
	"finish__design__instance__area__class:multi_input_combinational_cell": 90.0864,
	"finish__design__instance__count": 24,
	"finish__design__instance__area": 346.582,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 4.09066,
	"finish__clock__skew__setup": 0.00607608,
	"finish__clock__skew__hold": 0.00607608,
	"finish__timing__drv__max_slew_limit": 0.878264,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.978022,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.000123456,
	"finish__power__switching__total": 3.74258e-05,
	"finish__power__leakage__total": 1.56376e-10,
	"finish__power__total": 0.000160882,
	"finish__design__io": 5,
	"finish__design__die__area": 3549.78,
	"finish__design__core__area": 3102.98,
	"finish__design__instance__count": 68,
	"finish__design__instance__area": 401.635,
	"finish__design__instance__count__stdcell": 68,
	"finish__design__instance__area__stdcell": 401.635,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.129435,
	"finish__design__instance__utilization__stdcell": 0.129435,
	"finish__design__rows": 20,
	"finish__design__rows:unithd": 20,
	"finish__design__sites": 2480,
	"finish__design__sites:unithd": 2480,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}