// Seed: 2023698055
module module_0;
  wire [-1 : -1] id_1;
  wire id_2;
  ;
  wire id_3;
  assign module_1.id_15 = 0;
  logic id_4, id_5;
  assign id_2 = id_2 + 1 ? id_2 : 1;
endmodule
module module_1 (
    input tri1 id_0,
    input wor id_1,
    output tri0 id_2
    , id_21,
    input tri0 id_3,
    output wand id_4,
    input tri1 id_5,
    input wand id_6,
    input tri id_7,
    input wire id_8
    , id_22,
    input uwire id_9,
    input wand id_10,
    input tri0 id_11,
    input tri0 id_12,
    output tri0 id_13,
    input supply0 id_14,
    input wor id_15,
    input wand id_16,
    input tri0 id_17,
    output wand id_18,
    output tri id_19
);
  assign #id_23 id_18 = 1 ? 1 : -1;
  assign id_19 = -1 ? 1'b0 : id_6;
  nor primCall (
      id_13, id_14, id_15, id_16, id_17, id_21, id_22, id_23, id_3, id_5, id_6, id_7, id_8, id_9
  );
  module_0 modCall_1 ();
endmodule
