Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: cgra2x2.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "cgra2x2.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "cgra2x2"
Output Format                      : NGC
Target Device                      : xc7z020-1-clg400

---- Source Options
Top Module Name                    : cgra2x2
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\minibench\scgra-v1\cgra2x2-1k\src\MulAdd.v" into library work
Parsing module <MulAdd>.
Analyzing Verilog file "D:\minibench\scgra-v1\cgra2x2-1k\ipcore_dir\TDP_Data_Mem.v" into library work
Parsing module <TDP_Data_Mem>.
Analyzing Verilog file "D:\minibench\scgra-v1\cgra2x2-1k\ipcore_dir\SP_Inst_Mem.v" into library work
Parsing module <SP_Inst_Mem>.
Analyzing Verilog file "D:\minibench\scgra-v1\cgra2x2-1k\src\Inst_Mem.v" into library work
Parsing module <Inst_Mem>.
Analyzing Verilog file "D:\minibench\scgra-v1\cgra2x2-1k\src\Data_Mem.v" into library work
Parsing module <Data_Mem>.
Analyzing Verilog file "D:\minibench\scgra-v1\cgra2x2-1k\src\ALU.v" into library work
Parsing module <ALU>.
Analyzing Verilog file "D:\minibench\scgra-v1\cgra2x2-1k\src\PEIO.v" into library work
Parsing module <PEIO>.
Analyzing Verilog file "D:\minibench\scgra-v1\cgra2x2-1k\src\PE.v" into library work
Parsing module <PE>.
Analyzing Verilog file "D:\minibench\scgra-v1\cgra2x2-1k\ipcore_dir\Addr_Buffer1.v" into library work
Parsing module <Addr_Buffer1>.
Analyzing Verilog file "D:\minibench\scgra-v1\cgra2x2-1k\ipcore_dir\Addr_Buffer0.v" into library work
Parsing module <Addr_Buffer0>.
Analyzing Verilog file "D:\minibench\scgra-v1\cgra2x2-1k\src\Torus2x2.v" into library work
Parsing module <Torus2x2>.
Analyzing Verilog file "D:\minibench\scgra-v1\cgra2x2-1k\src\BramIF.v" into library work
Parsing module <BramIF>.
Analyzing Verilog file "D:\minibench\scgra-v1\cgra2x2-1k\src\cgra2x2.v" into library work
Parsing module <cgra2x2>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <cgra2x2>.

Elaborating module <Torus2x2(DWIDTH=32,SYS_DWIDTH=32)>.

Elaborating module <PEIO>.

Elaborating module <ALU(DWIDTH=32)>.

Elaborating module <MulAdd>.

Elaborating module <Data_Mem>.

Elaborating module <TDP_Data_Mem>.
WARNING:HDLCompiler:1499 - "D:\minibench\scgra-v1\cgra2x2-1k\ipcore_dir\TDP_Data_Mem.v" Line 39: Empty module <TDP_Data_Mem> remains a black box.

Elaborating module <Inst_Mem>.

Elaborating module <SP_Inst_Mem>.
WARNING:HDLCompiler:1499 - "D:\minibench\scgra-v1\cgra2x2-1k\ipcore_dir\SP_Inst_Mem.v" Line 39: Empty module <SP_Inst_Mem> remains a black box.

Elaborating module <PE>.

Elaborating module <BramIF(SYS_DWIDTH=32,BYTE_LEN=4)>.
WARNING:HDLCompiler:413 - "D:\minibench\scgra-v1\cgra2x2-1k\src\BramIF.v" Line 181: Result of 13-bit expression is truncated to fit in 12-bit target.

Elaborating module <Addr_Buffer0>.
WARNING:HDLCompiler:1499 - "D:\minibench\scgra-v1\cgra2x2-1k\ipcore_dir\Addr_Buffer0.v" Line 39: Empty module <Addr_Buffer0> remains a black box.

Elaborating module <Addr_Buffer1>.
WARNING:HDLCompiler:1499 - "D:\minibench\scgra-v1\cgra2x2-1k\ipcore_dir\Addr_Buffer1.v" Line 39: Empty module <Addr_Buffer1> remains a black box.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <cgra2x2>.
    Related source file is "D:\minibench\scgra-v1\cgra2x2-1k\src\cgra2x2.v".
        SYS_DWIDTH = 32
        BYTE_LEN = 4
        DWIDTH = 32
    Summary:
	no macro.
Unit <cgra2x2> synthesized.

Synthesizing Unit <Torus2x2>.
    Related source file is "D:\minibench\scgra-v1\cgra2x2-1k\src\Torus2x2.v".
        DWIDTH = 32
        SYS_DWIDTH = 32
    Summary:
	no macro.
Unit <Torus2x2> synthesized.

Synthesizing Unit <PEIO>.
    Related source file is "D:\minibench\scgra-v1\cgra2x2-1k\src\PEIO.v".
        DWIDTH = 32
        AWIDTH = 8
        INST_DWIDTH = 72
        INST_AWIDTH = 10
    Found 32-bit register for signal <PE_In1_Reg0>.
    Found 32-bit register for signal <PE_In2_Reg0>.
    Found 32-bit register for signal <PE_In3_Reg0>.
    Found 32-bit register for signal <Data_In_Reg>.
    Found 32-bit register for signal <Load_Data_Reg>.
    Found 32-bit register for signal <Data_In_Reg1>.
    Found 32-bit register for signal <Bypass_Data_Reg>.
    Found 32-bit register for signal <ALU_Out_Reg>.
    Found 32-bit register for signal <Data_Mem_Out0_Reg0>.
    Found 32-bit register for signal <Data_Mem_Out1_Reg0>.
    Found 32-bit register for signal <Data_Mem_Out2_Reg0>.
    Found 32-bit register for signal <Data_Mem_Out3_Reg0>.
    Found 32-bit register for signal <Data_Mem_Out4_Reg0>.
    Found 32-bit register for signal <Data_Mem_Out5_Reg0>.
    Found 32-bit register for signal <PE_Out0>.
    Found 32-bit register for signal <PE_Out1>.
    Found 32-bit register for signal <PE_Out2>.
    Found 32-bit register for signal <PE_Out3>.
    Found 32-bit register for signal <PE_Store>.
    Found 32-bit register for signal <PE_In0_Reg0>.
    Found 72-bit register for signal <Inst_Mem_Out_Reg0>.
    Found 69-bit register for signal <Inst_Mem_Out_Reg1<68:0>>.
    Found 32-bit 4-to-1 multiplexer for signal <Data_In_Wire> created at line 68.
    Found 32-bit 4-to-1 multiplexer for signal <Bypass_Data_Wire> created at line 74.
    Found 32-bit 4-to-1 multiplexer for signal <PE_Out0_Wire> created at line 118.
    Found 32-bit 4-to-1 multiplexer for signal <PE_Out1_Wire> created at line 119.
    Found 32-bit 4-to-1 multiplexer for signal <PE_Out2_Wire> created at line 120.
    Found 32-bit 4-to-1 multiplexer for signal <PE_Out3_Wire> created at line 121.
    Found 32-bit 4-to-1 multiplexer for signal <PE_Store_Wire> created at line 122.
    Summary:
	inferred 781 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
Unit <PEIO> synthesized.

Synthesizing Unit <ALU>.
    Related source file is "D:\minibench\scgra-v1\cgra2x2-1k\src\ALU.v".
        DWIDTH = 32
    Found 1-bit register for signal <ADDSUB_2st_Sel_Reg>.
    Found 1-bit register for signal <Is_LSFADD_Reg>.
    Found 1-bit register for signal <Is_ANDAND_Reg>.
    Found 1-bit register for signal <Is_MULADDSUB_Reg1>.
    Found 1-bit register for signal <Is_MULADDSUB_Reg2>.
    Found 32-bit register for signal <ALU_In1_Reg0>.
    Found 32-bit register for signal <ALU_In2_Reg0>.
    Found 32-bit register for signal <ALU_In2_Reg1>.
    Found 32-bit register for signal <ADDSUB_Result>.
    Found 32-bit register for signal <AND_Result>.
    Found 32-bit register for signal <ABS_Result>.
    Found 32-bit register for signal <GT_Result>.
    Found 32-bit register for signal <LET_Result>.
    Found 32-bit register for signal <PHI_Result>.
    Found 32-bit register for signal <RSF_Result>.
    Found 32-bit register for signal <LSF_Result>.
    Found 32-bit register for signal <Custom_Result>.
    Found 32-bit register for signal <ALU_In0_Reg0>.
    Found 4-bit register for signal <Opcode_Reg0>.
    Found 4-bit register for signal <Single_Cycle_OP_Sel_Reg>.
    Found 3-bit register for signal <Custom_Out_Sel_Reg>.
    Found 32-bit subtractor for signal <ALU_In0_Reg0[31]_ALU_In1_Reg0[31]_sub_23_OUT> created at line 165.
    Found 32-bit subtractor for signal <ALU_In0_Reg0[31]_unary_minus_26_OUT> created at line 167.
    Found 32-bit subtractor for signal <ADDSUB_2st_OP0[31]_ALU_In2_Reg1[31]_sub_69_OUT> created at line 233.
    Found 32-bit adder for signal <ALU_In0_Reg0[31]_ALU_In1_Reg0[31]_add_21_OUT> created at line 165.
    Found 32-bit adder for signal <ADDSUB_2st_OP0[31]_ALU_In2_Reg1[31]_add_67_OUT> created at line 233.
    Found 32-bit comparator greater for signal <ALU_In1_Reg0[31]_ALU_In0_Reg0[31]_LessThan_28_o> created at line 168
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 432 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   5 Multiplexer(s).
Unit <ALU> synthesized.

Synthesizing Unit <MulAdd>.
    Related source file is "D:\minibench\scgra-v1\cgra2x2-1k\src\MulAdd.v".
        DWIDTH1 = 32
        DWIDTH2 = 32
        DWIDTH = 32
    Found 32-bit register for signal <b_reg0>.
    Found 32-bit register for signal <c_reg0>.
    Found 1-bit register for signal <subtract_reg>.
    Found 32-bit register for signal <c_reg1>.
    Found 32-bit register for signal <mul_result>.
    Found 32-bit register for signal <p>.
    Found 32-bit register for signal <a_reg0>.
    Found 32-bit subtractor for signal <mul_result[31]_c_reg1[31]_sub_26_OUT> created at line 113.
    Found 32-bit adder for signal <mul_result[31]_c_reg1[31]_add_26_OUT> created at line 113.
    Found 32x32-bit multiplier for signal <n0032> created at line 104.
    Summary:
	inferred   1 Multiplier(s).
	inferred   1 Adder/Subtractor(s).
	inferred 193 D-type flip-flop(s).
Unit <MulAdd> synthesized.

Synthesizing Unit <Data_Mem>.
    Related source file is "D:\minibench\scgra-v1\cgra2x2-1k\src\Data_Mem.v".
        DWIDTH = 32
        AWIDTH = 8
    Summary:
	no macro.
Unit <Data_Mem> synthesized.

Synthesizing Unit <Inst_Mem>.
    Related source file is "D:\minibench\scgra-v1\cgra2x2-1k\src\Inst_Mem.v".
        INST_DWIDTH = 72
        INST_AWIDTH = 10
    Found 10-bit register for signal <Inst_Mem_Addr>.
    Found 10-bit adder for signal <Inst_Mem_Addr[9]_GND_10_o_add_1_OUT> created at line 44.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  10 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <Inst_Mem> synthesized.

Synthesizing Unit <PE>.
    Related source file is "D:\minibench\scgra-v1\cgra2x2-1k\src\PE.v".
        DWIDTH = 32
        AWIDTH = 8
        INST_DWIDTH = 72
        INST_AWIDTH = 10
    Found 32-bit register for signal <PE_In1_Reg0>.
    Found 32-bit register for signal <PE_In2_Reg0>.
    Found 32-bit register for signal <PE_In3_Reg0>.
    Found 32-bit register for signal <Data_In_Reg>.
    Found 32-bit register for signal <Bypass_Data_Reg>.
    Found 32-bit register for signal <ALU_Out_Reg>.
    Found 32-bit register for signal <Data_Mem_Out0_Reg0>.
    Found 32-bit register for signal <Data_Mem_Out1_Reg0>.
    Found 32-bit register for signal <Data_Mem_Out2_Reg0>.
    Found 32-bit register for signal <Data_Mem_Out3_Reg0>.
    Found 32-bit register for signal <Data_Mem_Out4_Reg0>.
    Found 32-bit register for signal <Data_Mem_Out5_Reg0>.
    Found 32-bit register for signal <PE_Out0>.
    Found 32-bit register for signal <PE_Out1>.
    Found 32-bit register for signal <PE_Out2>.
    Found 32-bit register for signal <PE_Out3>.
    Found 32-bit register for signal <PE_In0_Reg0>.
    Found 72-bit register for signal <Inst_Mem_Out_Reg0>.
    Found 66-bit register for signal <Inst_Mem_Out_Reg1>.
    Found 32-bit 4-to-1 multiplexer for signal <Data_In_Wire> created at line 64.
    Found 32-bit 4-to-1 multiplexer for signal <Bypass_Data_Wire> created at line 67.
    Found 32-bit 4-to-1 multiplexer for signal <PE_Out0_Wire> created at line 111.
    Found 32-bit 4-to-1 multiplexer for signal <PE_Out1_Wire> created at line 112.
    Found 32-bit 4-to-1 multiplexer for signal <PE_Out2_Wire> created at line 113.
    Found 32-bit 4-to-1 multiplexer for signal <PE_Out3_Wire> created at line 114.
    Summary:
	inferred 682 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
Unit <PE> synthesized.

Synthesizing Unit <BramIF>.
    Related source file is "D:\minibench\scgra-v1\cgra2x2-1k\src\BramIF.v".
        SYS_DWIDTH = 32
        BYTE_LEN = 4
        DBUF_AWIDTH = 11
        ABUF_DWIDTH = 16
        ABUF_AWIDTH = 12
    Found 1-bit register for signal <Computation_Start_Reg1>.
    Found 1-bit register for signal <Computation_Start_Reg2>.
    Found 1-bit register for signal <Computation_Start_Reg3>.
    Found 1-bit register for signal <Computation_Done_Reg1>.
    Found 1-bit register for signal <Computation_Done_Reg2>.
    Found 1-bit register for signal <Computation_Done_Reg3>.
    Found 1-bit register for signal <PE_Array_Busy>.
    Found 1-bit register for signal <Computation_Done_Reg0>.
    Found 1-bit register for signal <Computation_Start_Reg0>.
    Found 3-bit register for signal <PE_Array_Status>.
    Found 12-bit register for signal <CGRA_Cnt>.
    Found 12-bit register for signal <CGRA_Cnt_Reg0>.
    Found 12-bit register for signal <CGRA_Cnt_Reg1>.
    Found 12-bit adder for signal <CGRA_Cnt[11]_GND_13_o_add_13_OUT> created at line 181.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  48 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <BramIF> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 4
 32x32-bit multiplier                                  : 4
# Adders/Subtractors                                   : 21
 10-bit adder                                          : 4
 12-bit adder                                          : 1
 32-bit addsub                                         : 12
 32-bit subtractor                                     : 4
# Registers                                            : 211
 1-bit register                                        : 33
 10-bit register                                       : 4
 12-bit register                                       : 3
 3-bit register                                        : 5
 32-bit register                                       : 150
 4-bit register                                        : 8
 66-bit register                                       : 2
 69-bit register                                       : 2
 72-bit register                                       : 4
# Comparators                                          : 4
 32-bit comparator greater                             : 4
# Multiplexers                                         : 53
 10-bit 2-to-1 multiplexer                             : 4
 12-bit 2-to-1 multiplexer                             : 1
 32-bit 2-to-1 multiplexer                             : 22
 32-bit 4-to-1 multiplexer                             : 26

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/Addr_Buffer0.ngc>.
Reading core <ipcore_dir/Addr_Buffer1.ngc>.
Reading core <ipcore_dir/TDP_Data_Mem.ngc>.
Reading core <ipcore_dir/SP_Inst_Mem.ngc>.
Loading core <Addr_Buffer0> for timing and area information for instance <Addr_Buffer0>.
Loading core <Addr_Buffer1> for timing and area information for instance <Addr_Buffer1>.
Loading core <TDP_Data_Mem> for timing and area information for instance <Mem0>.
Loading core <TDP_Data_Mem> for timing and area information for instance <Mem1>.
Loading core <TDP_Data_Mem> for timing and area information for instance <Mem2>.
Loading core <SP_Inst_Mem> for timing and area information for instance <Inst_Rom>.
INFO:Xst:2261 - The FF/Latch <LET_Result_1> in Unit <ALU> is equivalent to the following 61 FFs/Latches, which will be removed : <LET_Result_2> <LET_Result_3> <LET_Result_4> <LET_Result_5> <LET_Result_6> <LET_Result_7> <LET_Result_8> <LET_Result_9> <LET_Result_10> <LET_Result_11> <LET_Result_12> <LET_Result_13> <LET_Result_14> <LET_Result_15> <LET_Result_16> <LET_Result_17> <LET_Result_18> <LET_Result_19> <LET_Result_20> <LET_Result_21> <LET_Result_22> <LET_Result_23> <LET_Result_24> <LET_Result_25> <LET_Result_26> <LET_Result_27> <LET_Result_28> <LET_Result_29> <LET_Result_30> <LET_Result_31> <GT_Result_1> <GT_Result_2> <GT_Result_3> <GT_Result_4> <GT_Result_5> <GT_Result_6> <GT_Result_7> <GT_Result_8> <GT_Result_9> <GT_Result_10> <GT_Result_11> <GT_Result_12> <GT_Result_13> <GT_Result_14> <GT_Result_15> <GT_Result_16> <GT_Result_17> <GT_Result_18> <GT_Result_19> <GT_Result_20> <GT_Result_21> <GT_Result_22> <GT_Result_23> <GT_Result_24> <GT_Result_25> <GT_Result_26> <GT_Result_27> <GT_Result_28>
   <GT_Result_29> <GT_Result_30> <GT_Result_31> 
INFO:Xst:2261 - The FF/Latch <LET_Result_1> in Unit <ALU> is equivalent to the following 61 FFs/Latches, which will be removed : <LET_Result_2> <LET_Result_3> <LET_Result_4> <LET_Result_5> <LET_Result_6> <LET_Result_7> <LET_Result_8> <LET_Result_9> <LET_Result_10> <LET_Result_11> <LET_Result_12> <LET_Result_13> <LET_Result_14> <LET_Result_15> <LET_Result_16> <LET_Result_17> <LET_Result_18> <LET_Result_19> <LET_Result_20> <LET_Result_21> <LET_Result_22> <LET_Result_23> <LET_Result_24> <LET_Result_25> <LET_Result_26> <LET_Result_27> <LET_Result_28> <LET_Result_29> <LET_Result_30> <LET_Result_31> <GT_Result_1> <GT_Result_2> <GT_Result_3> <GT_Result_4> <GT_Result_5> <GT_Result_6> <GT_Result_7> <GT_Result_8> <GT_Result_9> <GT_Result_10> <GT_Result_11> <GT_Result_12> <GT_Result_13> <GT_Result_14> <GT_Result_15> <GT_Result_16> <GT_Result_17> <GT_Result_18> <GT_Result_19> <GT_Result_20> <GT_Result_21> <GT_Result_22> <GT_Result_23> <GT_Result_24> <GT_Result_25> <GT_Result_26> <GT_Result_27> <GT_Result_28>
   <GT_Result_29> <GT_Result_30> <GT_Result_31> 
INFO:Xst:2261 - The FF/Latch <LET_Result_1> in Unit <ALU> is equivalent to the following 61 FFs/Latches, which will be removed : <LET_Result_2> <LET_Result_3> <LET_Result_4> <LET_Result_5> <LET_Result_6> <LET_Result_7> <LET_Result_8> <LET_Result_9> <LET_Result_10> <LET_Result_11> <LET_Result_12> <LET_Result_13> <LET_Result_14> <LET_Result_15> <LET_Result_16> <LET_Result_17> <LET_Result_18> <LET_Result_19> <LET_Result_20> <LET_Result_21> <LET_Result_22> <LET_Result_23> <LET_Result_24> <LET_Result_25> <LET_Result_26> <LET_Result_27> <LET_Result_28> <LET_Result_29> <LET_Result_30> <LET_Result_31> <GT_Result_1> <GT_Result_2> <GT_Result_3> <GT_Result_4> <GT_Result_5> <GT_Result_6> <GT_Result_7> <GT_Result_8> <GT_Result_9> <GT_Result_10> <GT_Result_11> <GT_Result_12> <GT_Result_13> <GT_Result_14> <GT_Result_15> <GT_Result_16> <GT_Result_17> <GT_Result_18> <GT_Result_19> <GT_Result_20> <GT_Result_21> <GT_Result_22> <GT_Result_23> <GT_Result_24> <GT_Result_25> <GT_Result_26> <GT_Result_27> <GT_Result_28>
   <GT_Result_29> <GT_Result_30> <GT_Result_31> 
INFO:Xst:2261 - The FF/Latch <LET_Result_1> in Unit <ALU> is equivalent to the following 61 FFs/Latches, which will be removed : <LET_Result_2> <LET_Result_3> <LET_Result_4> <LET_Result_5> <LET_Result_6> <LET_Result_7> <LET_Result_8> <LET_Result_9> <LET_Result_10> <LET_Result_11> <LET_Result_12> <LET_Result_13> <LET_Result_14> <LET_Result_15> <LET_Result_16> <LET_Result_17> <LET_Result_18> <LET_Result_19> <LET_Result_20> <LET_Result_21> <LET_Result_22> <LET_Result_23> <LET_Result_24> <LET_Result_25> <LET_Result_26> <LET_Result_27> <LET_Result_28> <LET_Result_29> <LET_Result_30> <LET_Result_31> <GT_Result_1> <GT_Result_2> <GT_Result_3> <GT_Result_4> <GT_Result_5> <GT_Result_6> <GT_Result_7> <GT_Result_8> <GT_Result_9> <GT_Result_10> <GT_Result_11> <GT_Result_12> <GT_Result_13> <GT_Result_14> <GT_Result_15> <GT_Result_16> <GT_Result_17> <GT_Result_18> <GT_Result_19> <GT_Result_20> <GT_Result_21> <GT_Result_22> <GT_Result_23> <GT_Result_24> <GT_Result_25> <GT_Result_26> <GT_Result_27> <GT_Result_28>
   <GT_Result_29> <GT_Result_30> <GT_Result_31> 
WARNING:Xst:1710 - FF/Latch <LET_Result_1> (without init value) has a constant value of 0 in block <ALU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <LET_Result_1> (without init value) has a constant value of 0 in block <ALU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <LET_Result_1> (without init value) has a constant value of 0 in block <ALU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <LET_Result_1> (without init value) has a constant value of 0 in block <ALU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <Inst_Mem_Out_Reg0_69> of sequential type is unconnected in block <PE00>.
WARNING:Xst:2677 - Node <Inst_Mem_Out_Reg0_70> of sequential type is unconnected in block <PE00>.
WARNING:Xst:2677 - Node <Inst_Mem_Out_Reg0_71> of sequential type is unconnected in block <PE00>.
WARNING:Xst:2677 - Node <Inst_Mem_Out_Reg0_69> of sequential type is unconnected in block <PE01>.
WARNING:Xst:2677 - Node <Inst_Mem_Out_Reg0_70> of sequential type is unconnected in block <PE01>.
WARNING:Xst:2677 - Node <Inst_Mem_Out_Reg0_71> of sequential type is unconnected in block <PE01>.
WARNING:Xst:2677 - Node <Inst_Mem_Out_Reg0_8> of sequential type is unconnected in block <PE10>.
WARNING:Xst:2677 - Node <Inst_Mem_Out_Reg0_9> of sequential type is unconnected in block <PE10>.
WARNING:Xst:2677 - Node <Inst_Mem_Out_Reg0_68> of sequential type is unconnected in block <PE10>.
WARNING:Xst:2677 - Node <Inst_Mem_Out_Reg0_69> of sequential type is unconnected in block <PE10>.
WARNING:Xst:2677 - Node <Inst_Mem_Out_Reg0_70> of sequential type is unconnected in block <PE10>.
WARNING:Xst:2677 - Node <Inst_Mem_Out_Reg0_71> of sequential type is unconnected in block <PE10>.
WARNING:Xst:2677 - Node <Inst_Mem_Out_Reg0_8> of sequential type is unconnected in block <PE11>.
WARNING:Xst:2677 - Node <Inst_Mem_Out_Reg0_9> of sequential type is unconnected in block <PE11>.
WARNING:Xst:2677 - Node <Inst_Mem_Out_Reg0_68> of sequential type is unconnected in block <PE11>.
WARNING:Xst:2677 - Node <Inst_Mem_Out_Reg0_69> of sequential type is unconnected in block <PE11>.
WARNING:Xst:2677 - Node <Inst_Mem_Out_Reg0_70> of sequential type is unconnected in block <PE11>.
WARNING:Xst:2677 - Node <Inst_Mem_Out_Reg0_71> of sequential type is unconnected in block <PE11>.
WARNING:Xst:2404 -  FFs/Latches <GT_Result<31:1>> (without init value) have a constant value of 0 in block <ALU>.
WARNING:Xst:2404 -  FFs/Latches <LET_Result<31:1>> (without init value) have a constant value of 0 in block <ALU>.

Synthesizing (advanced) Unit <BramIF>.
The following registers are absorbed into counter <CGRA_Cnt>: 1 register on signal <CGRA_Cnt>.
Unit <BramIF> synthesized (advanced).

Synthesizing (advanced) Unit <Inst_Mem>.
The following registers are absorbed into counter <Inst_Mem_Addr>: 1 register on signal <Inst_Mem_Addr>.
Unit <Inst_Mem> synthesized (advanced).

Synthesizing (advanced) Unit <MulAdd>.
	Found pipelined multiplier on signal <n0032>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_n0032 by adding 4 register level(s).
Unit <MulAdd> synthesized (advanced).
WARNING:Xst:2677 - Node <Inst_Mem_Out_Reg0_69> of sequential type is unconnected in block <PEIO>.
WARNING:Xst:2677 - Node <Inst_Mem_Out_Reg0_70> of sequential type is unconnected in block <PEIO>.
WARNING:Xst:2677 - Node <Inst_Mem_Out_Reg0_71> of sequential type is unconnected in block <PEIO>.
WARNING:Xst:2677 - Node <Inst_Mem_Out_Reg0_8> of sequential type is unconnected in block <PE>.
WARNING:Xst:2677 - Node <Inst_Mem_Out_Reg0_9> of sequential type is unconnected in block <PE>.
WARNING:Xst:2677 - Node <Inst_Mem_Out_Reg0_68> of sequential type is unconnected in block <PE>.
WARNING:Xst:2677 - Node <Inst_Mem_Out_Reg0_69> of sequential type is unconnected in block <PE>.
WARNING:Xst:2677 - Node <Inst_Mem_Out_Reg0_70> of sequential type is unconnected in block <PE>.
WARNING:Xst:2677 - Node <Inst_Mem_Out_Reg0_71> of sequential type is unconnected in block <PE>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 4
 32x32-bit registered multiplier                       : 4
# Adders/Subtractors                                   : 16
 32-bit addsub                                         : 12
 32-bit subtractor                                     : 4
# Counters                                             : 5
 10-bit up counter                                     : 4
 12-bit up counter                                     : 1
# Registers                                            : 5068
 Flip-Flops                                            : 5068
# Comparators                                          : 4
 32-bit comparator greater                             : 4
# Multiplexers                                         : 420
 1-bit 2-to-1 multiplexer                              : 128
 1-bit 4-to-1 multiplexer                              : 256
 32-bit 2-to-1 multiplexer                             : 18
 32-bit 4-to-1 multiplexer                             : 18

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <Mmult_n00323> of sequential type is unconnected in block <MulAdd>.

Optimizing unit <cgra2x2> ...

Optimizing unit <BramIF> ...

Optimizing unit <PEIO> ...

Optimizing unit <MulAdd> ...

Optimizing unit <PE> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block cgra2x2, actual ratio is 14.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 4932
 Flip-Flops                                            : 4932

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : cgra2x2.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 4246
#      GND                         : 19
#      INV                         : 133
#      LUT2                        : 176
#      LUT3                        : 884
#      LUT4                        : 239
#      LUT5                        : 340
#      LUT6                        : 1269
#      MUXCY                       : 603
#      VCC                         : 19
#      XORCY                       : 564
# FlipFlops/Latches                : 5252
#      FDC                         : 4464
#      FDCE                        : 12
#      FDR                         : 456
#      FDRE                        : 320
# RAMS                             : 24
#      RAMB36E1                    : 24
# Clock Buffers                    : 3
#      BUFG                        : 2
#      BUFGP                       : 1
# IO Buffers                       : 210
#      IBUF                        : 67
#      OBUF                        : 143
# DSPs                             : 12
#      DSP48E1                     : 12

Device utilization summary:
---------------------------

Selected Device : 7z020clg400-1 


Slice Logic Utilization: 
 Number of Slice Registers:            5252  out of  106400     4%  
 Number of Slice LUTs:                 3041  out of  53200     5%  
    Number used as Logic:              3041  out of  53200     5%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   6130
   Number with an unused Flip Flop:     878  out of   6130    14%  
   Number with an unused LUT:          3089  out of   6130    50%  
   Number of fully used LUT-FF pairs:  2163  out of   6130    35%  
   Number of unique control sets:        10

IO Utilization: 
 Number of IOs:                         211
 Number of bonded IOBs:                 211  out of    125   168% (*) 

Specific Feature Utilization:
 Number of Block RAM/FIFO:               24  out of    140    17%  
    Number using Block RAM only:         24
 Number of BUFG/BUFGCTRLs:                3  out of     32     9%  
 Number of DSP48E1s:                     12  out of    220     5%  

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
Clk                                | IBUF+BUFG              | 5285  |
LowClk                             | BUFGP                  | 3     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                               | Buffer(FF name)                                                                                                                                                         | Load  |
-----------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
BramIF/Addr_Buffer0/N1(BramIF/Addr_Buffer0/XST_GND:G)                        | NONE(BramIF/Addr_Buffer0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)               | 4     |
BramIF/Addr_Buffer1/N1(BramIF/Addr_Buffer1/XST_GND:G)                        | NONE(BramIF/Addr_Buffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)               | 4     |
Torus2x2/PE00/Inst_Mem/Inst_Rom/N1(Torus2x2/PE00/Inst_Mem/Inst_Rom/XST_GND:G)| NONE(Torus2x2/PE00/Inst_Mem/Inst_Rom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram) | 4     |
Torus2x2/PE01/Inst_Mem/Inst_Rom/N1(Torus2x2/PE01/Inst_Mem/Inst_Rom/XST_GND:G)| NONE(Torus2x2/PE01/Inst_Mem/Inst_Rom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram) | 4     |
Torus2x2/PE10/Inst_Mem/Inst_Rom/N1(Torus2x2/PE10/Inst_Mem/Inst_Rom/XST_GND:G)| NONE(Torus2x2/PE10/Inst_Mem/Inst_Rom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram) | 4     |
Torus2x2/PE11/Inst_Mem/Inst_Rom/N1(Torus2x2/PE11/Inst_Mem/Inst_Rom/XST_GND:G)| NONE(Torus2x2/PE11/Inst_Mem/Inst_Rom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram) | 4     |
Torus2x2/PE00/Data_Mem/Mem0/N1(Torus2x2/PE00/Data_Mem/Mem0/XST_GND:G)        | NONE(Torus2x2/PE00/Data_Mem/Mem0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram)| 2     |
Torus2x2/PE00/Data_Mem/Mem1/N1(Torus2x2/PE00/Data_Mem/Mem1/XST_GND:G)        | NONE(Torus2x2/PE00/Data_Mem/Mem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram)| 2     |
Torus2x2/PE00/Data_Mem/Mem2/N1(Torus2x2/PE00/Data_Mem/Mem2/XST_GND:G)        | NONE(Torus2x2/PE00/Data_Mem/Mem2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram)| 2     |
Torus2x2/PE01/Data_Mem/Mem0/N1(Torus2x2/PE01/Data_Mem/Mem0/XST_GND:G)        | NONE(Torus2x2/PE01/Data_Mem/Mem0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram)| 2     |
Torus2x2/PE01/Data_Mem/Mem1/N1(Torus2x2/PE01/Data_Mem/Mem1/XST_GND:G)        | NONE(Torus2x2/PE01/Data_Mem/Mem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram)| 2     |
Torus2x2/PE01/Data_Mem/Mem2/N1(Torus2x2/PE01/Data_Mem/Mem2/XST_GND:G)        | NONE(Torus2x2/PE01/Data_Mem/Mem2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram)| 2     |
Torus2x2/PE10/Data_Mem/Mem0/N1(Torus2x2/PE10/Data_Mem/Mem0/XST_GND:G)        | NONE(Torus2x2/PE10/Data_Mem/Mem0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram)| 2     |
Torus2x2/PE10/Data_Mem/Mem1/N1(Torus2x2/PE10/Data_Mem/Mem1/XST_GND:G)        | NONE(Torus2x2/PE10/Data_Mem/Mem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram)| 2     |
Torus2x2/PE10/Data_Mem/Mem2/N1(Torus2x2/PE10/Data_Mem/Mem2/XST_GND:G)        | NONE(Torus2x2/PE10/Data_Mem/Mem2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram)| 2     |
Torus2x2/PE11/Data_Mem/Mem0/N1(Torus2x2/PE11/Data_Mem/Mem0/XST_GND:G)        | NONE(Torus2x2/PE11/Data_Mem/Mem0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram)| 2     |
Torus2x2/PE11/Data_Mem/Mem1/N1(Torus2x2/PE11/Data_Mem/Mem1/XST_GND:G)        | NONE(Torus2x2/PE11/Data_Mem/Mem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram)| 2     |
Torus2x2/PE11/Data_Mem/Mem2/N1(Torus2x2/PE11/Data_Mem/Mem2/XST_GND:G)        | NONE(Torus2x2/PE11/Data_Mem/Mem2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram)| 2     |
-----------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 7.319ns (Maximum Frequency: 136.631MHz)
   Minimum input arrival time before clock: 1.559ns
   Maximum output required time after clock: 0.701ns
   Maximum combinational path delay: 1.016ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk'
  Clock period: 7.319ns (frequency: 136.631MHz)
  Total number of paths / destination ports: 83498 / 5416
-------------------------------------------------------------------------
Delay:               7.319ns (Levels of Logic = 1)
  Source:            Torus2x2/PE00/ALU/MulAdd/Mmult_n0032 (DSP)
  Destination:       Torus2x2/PE00/ALU/MulAdd/Mmult_n00322 (DSP)
  Source Clock:      Clk rising
  Destination Clock: Clk rising

  Data Path: Torus2x2/PE00/ALU/MulAdd/Mmult_n0032 to Torus2x2/PE00/ALU/MulAdd/Mmult_n00322
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     DSP48E1:CLK->PCOUT47    1   4.206   0.000  Torus2x2/PE00/ALU/MulAdd/Mmult_n0032 (Torus2x2/PE00/ALU/MulAdd/Mmult_n0032_PCOUT_to_Mmult_n00321_PCIN_47)
     DSP48E1:PCIN47->PCOUT47    1   1.713   0.000  Torus2x2/PE00/ALU/MulAdd/Mmult_n00321 (Torus2x2/PE00/ALU/MulAdd/Mmult_n00321_PCOUT_to_Mmult_n00322_PCIN_47)
     DSP48E1:PCIN47            1.400          Torus2x2/PE00/ALU/MulAdd/Mmult_n00322
    ----------------------------------------
    Total                      7.319ns (7.319ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'LowClk'
  Clock period: 0.692ns (frequency: 1445.087MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               0.692ns (Levels of Logic = 0)
  Source:            BramIF/Computation_Done_Reg2 (FF)
  Destination:       BramIF/Computation_Done_Reg3 (FF)
  Source Clock:      LowClk rising
  Destination Clock: LowClk rising

  Data Path: BramIF/Computation_Done_Reg2 to BramIF/Computation_Done_Reg3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.282   0.399  BramIF/Computation_Done_Reg2 (BramIF/Computation_Done_Reg2)
     FDC:D                     0.011          BramIF/Computation_Done_Reg3
    ----------------------------------------
    Total                      0.692ns (0.293ns logic, 0.399ns route)
                                       (42.3% logic, 57.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clk'
  Total number of paths / destination ports: 89 / 89
-------------------------------------------------------------------------
Offset:              1.559ns (Levels of Logic = 2)
  Source:            Resetn (PAD)
  Destination:       Torus2x2/PE00/ALU/MulAdd/Mmult_n00322 (DSP)
  Destination Clock: Clk rising

  Data Path: Resetn to Torus2x2/PE00/ALU/MulAdd/Mmult_n00322
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.000   0.399  Resetn_IBUF (Resetn_IBUF)
     INV:I->O             26   0.067   0.550  BramIF/Port0_Rst1_INV_0 (Port0_Rst_OBUF)
     DSP48E1:RSTB              0.543          Torus2x2/PE00/ALU/MulAdd/Mmult_n00322
    ----------------------------------------
    Total                      1.559ns (0.610ns logic, 0.949ns route)
                                       (39.1% logic, 60.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clk'
  Total number of paths / destination ports: 96 / 96
-------------------------------------------------------------------------
Offset:              0.701ns (Levels of Logic = 2)
  Source:            BramIF/Addr_Buffer0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/douta_i_14 (FF)
  Destination:       Port0_Wen<3> (PAD)
  Source Clock:      Clk rising

  Data Path: BramIF/Addr_Buffer0/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/douta_i_14 to Port0_Wen<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             4   0.282   0.419  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/douta_i_14 (douta<14>)
     end scope: 'BramIF/Addr_Buffer0:douta<14>'
     OBUF:I->O                 0.000          Port0_Wen_3_OBUF (Port0_Wen<3>)
    ----------------------------------------
    Total                      0.701ns (0.282ns logic, 0.419ns route)
                                       (40.2% logic, 59.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'LowClk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.681ns (Levels of Logic = 1)
  Source:            BramIF/Computation_Done_Reg3 (FF)
  Destination:       Computation_Done (PAD)
  Source Clock:      LowClk rising

  Data Path: BramIF/Computation_Done_Reg3 to Computation_Done
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.282   0.399  BramIF/Computation_Done_Reg3 (BramIF/Computation_Done_Reg3)
     OBUF:I->O                 0.000          Computation_Done_OBUF (Computation_Done)
    ----------------------------------------
    Total                      0.681ns (0.282ns logic, 0.399ns route)
                                       (41.4% logic, 58.6% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Delay:               1.016ns (Levels of Logic = 3)
  Source:            Resetn (PAD)
  Destination:       Port0_Rst (PAD)

  Data Path: Resetn to Port0_Rst
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.000   0.399  Resetn_IBUF (Resetn_IBUF)
     INV:I->O             26   0.067   0.550  BramIF/Port0_Rst1_INV_0 (Port0_Rst_OBUF)
     OBUF:I->O                 0.000          Port0_Rst_OBUF (Port0_Rst)
    ----------------------------------------
    Total                      1.016ns (0.067ns logic, 0.949ns route)
                                       (6.6% logic, 93.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |    7.319|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock LowClk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |    0.698|         |         |         |
LowClk         |    0.692|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 29.00 secs
Total CPU time to Xst completion: 29.74 secs
 
--> 

Total memory usage is 479364 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   40 (   0 filtered)
Number of infos    :    5 (   0 filtered)

