===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 4.1410 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.4774 (  9.2%)    0.4774 ( 11.5%)  FIR Parser
    2.1127 ( 40.6%)    1.6899 ( 40.8%)  'firrtl.circuit' Pipeline
    1.1429 ( 22.0%)    1.1429 ( 27.6%)    LowerFIRRTLTypes
    0.8830 ( 17.0%)    0.4602 ( 11.1%)    'firrtl.module' Pipeline
    0.1657 (  3.2%)    0.0883 (  2.1%)      CSE
    0.0038 (  0.1%)    0.0022 (  0.1%)        (A) DominanceInfo
    0.6456 ( 12.4%)    0.3380 (  8.2%)      SimpleCanonicalizer
    0.0716 (  1.4%)    0.0448 (  1.1%)      CheckWidths
    0.2897 (  5.6%)    0.2897 (  7.0%)  LowerFIRRTLToHW
    0.1198 (  2.3%)    0.1198 (  2.9%)  HWMemSimImpl
    1.2431 ( 23.9%)    0.6435 ( 15.5%)  'hw.module' Pipeline
    0.0948 (  1.8%)    0.0612 (  1.5%)    HWCleanup
    0.2579 (  5.0%)    0.1393 (  3.4%)    CSE
    0.0126 (  0.2%)    0.0086 (  0.2%)      (A) DominanceInfo
    0.8904 ( 17.1%)    0.4473 ( 10.8%)    SimpleCanonicalizer
    0.1744 (  3.4%)    0.1744 (  4.2%)  HWLegalizeNames
    0.1022 (  2.0%)    0.0615 (  1.5%)  'hw.module' Pipeline
    0.1022 (  2.0%)    0.0614 (  1.5%)    PrettifyVerilog
    0.3772 (  7.2%)    0.3772 (  9.1%)  Output
    0.0012 (  0.0%)    0.0012 (  0.0%)  Rest
    5.2042 (100.0%)    4.1410 (100.0%)  Total

{
  totalTime: 4.154,
  maxMemory: 104411136
}
