cell 1 BUFX2:_10_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _2_ layer 1 -80 -70
pin name Y signal g layer 1 85 0
cell 2 BUFX2:_11_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _3_ layer 1 -80 -70
pin name Y signal h layer 1 85 0
cell 3 BUFX2:_12_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _4_ layer 1 -80 -70
pin name Y signal p layer 1 85 0
cell 4 INVX1:_5_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal y layer 1 -40 -270
pin name Y signal _0_ layer 1 40 0
cell 5 INVX1:_6_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal x layer 1 -40 -270
pin name Y signal _1_ layer 1 40 0
cell 6 NOR2X1:_7_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _0_ layer 1 -80 -270
pin name B signal _1_ layer 1 80 -30
pin name Y signal _2_ layer 1 0 -150
cell 7 NAND2X1:_8_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _0_ layer 1 -80 -170
pin name B signal _1_ layer 1 80 70
pin name Y signal _4_ layer 1 50 -340
cell 8 XOR2X1:_9_
left -280 right 280 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -160 -500
   equiv name twfeed1 layer 1 -160 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed2 layer 1 -80 500
pin name twfeed3 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed3 layer 1 0 500
pin name twfeed4 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed4 layer 1 80 500
pin name twfeed5 signal TW_PASS_THRU layer 1 160 -500
   equiv name twfeed5 layer 1 160 500
pin name twfeed6 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed6 layer 1 240 500
pin name A signal y layer 1 -205 -145
pin name B signal x layer 1 220 -150
pin name Y signal _3_ layer 1 0 -350
pad 1 name twpin_g
corners 4 -40 -100 -40 100 40 100 40 -100
pin name g signal g layer 1 0 0

pad 2 name twpin_h
corners 4 -40 -100 -40 100 40 100 40 -100
pin name h signal h layer 1 0 0

pad 3 name twpin_p
corners 4 -40 -100 -40 100 40 100 40 -100
pin name p signal p layer 1 0 0

pad 4 name twpin_x
corners 4 -40 -100 -40 100 40 100 40 -100
pin name x signal x layer 1 0 0

pad 5 name twpin_y
corners 4 -40 -100 -40 100 40 100 40 -100
pin name y signal y layer 1 0 0

