# JPEG Hardware Encoder Documentation

> **Complete Reference Manual for SystemVerilog JPEG Encoder IP**  
> © 2025 [Maktab-e-Digital Systems Lahore](https://github.com/meds-ee-uet)  
> Licensed under the Apache 2.0 License

---

## Welcome

Welcome to the comprehensive documentation for the **JPEG Hardware Encoder** project. This multi-page manual provides everything you need to understand, integrate, simulate, and contribute to this SystemVerilog-based JPEG compression IP core.

---

##  Documentation Pages

This documentation is organized into specialized sections. Click on any page below to navigate:

###  - [Home](home.md)
###  - [Installation/User Guide](installation.md)
###  - [API Reference / Theory ](theory.md)
###  - [Developer Guide](developer-guide.md)
### - [Contributing](contributing.md)

---
## Licensing

Licensed under the **Apache License 2.0**  
Copyright © 2025  
**[Maktab-e-Digital Systems Lahore](https://github.com/meds-ee-uet)**

