// Seed: 2123495041
module module_0 (
    input tri1 id_0
    , id_22,
    output tri1 id_1,
    input wor id_2,
    output supply1 id_3,
    input wire id_4,
    input wire id_5,
    input tri1 id_6,
    output wire id_7,
    output wor id_8,
    input uwire id_9,
    input tri1 id_10,
    input supply1 id_11,
    input wor id_12,
    input wor id_13,
    input supply0 id_14,
    output tri id_15,
    input tri0 id_16,
    output tri0 id_17,
    output uwire id_18,
    input tri0 id_19,
    input supply1 id_20
);
  assign id_1 = id_4;
endmodule
module module_1 (
    input wor id_0,
    output wor id_1,
    input uwire id_2,
    input tri id_3,
    output wand id_4,
    input wire id_5,
    input wor id_6,
    input supply0 id_7,
    output uwire id_8,
    input uwire id_9,
    input uwire id_10,
    input supply0 id_11,
    input tri id_12,
    output tri id_13,
    input supply1 id_14,
    output wire id_15,
    output wire id_16,
    input tri1 id_17,
    output uwire id_18,
    input supply1 id_19,
    input wand id_20,
    input supply1 id_21,
    output supply0 id_22,
    output supply1 id_23,
    output tri id_24,
    input wor id_25,
    output tri1 id_26,
    input tri id_27,
    input wand id_28,
    output supply1 id_29,
    input wand id_30,
    input wire id_31,
    input wand id_32,
    output tri id_33
);
  module_0(
      id_32,
      id_16,
      id_28,
      id_15,
      id_14,
      id_3,
      id_31,
      id_23,
      id_24,
      id_17,
      id_11,
      id_30,
      id_20,
      id_0,
      id_10,
      id_33,
      id_19,
      id_18,
      id_8,
      id_12,
      id_7
  );
endmodule
