// Seed: 4144978027
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  always @(*);
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  id_4 :
  assert property (@(posedge id_2) id_2)
  else begin : LABEL_0
    id_4 <= 1;
  end
  supply0 id_5 = -1;
  module_0 modCall_1 (
      id_5,
      id_3,
      id_5,
      id_5,
      id_5,
      id_2,
      id_2
  );
  parameter [1 : -1 'o0] id_6 = -1;
  assign id_3 = id_4;
endmodule
