/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [3:0] _00_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [2:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [5:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [11:0] celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [6:0] celloutsig_0_3z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [6:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [4:0] celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire [13:0] celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire [5:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  reg [9:0] _01_;
  always_ff @(posedge clkin_data[32], negedge celloutsig_1_19z[0])
    if (!celloutsig_1_19z[0]) _01_ <= 10'h000;
    else _01_ <= celloutsig_0_22z[9:0];
  assign out_data[9:0] = _01_;
  always_ff @(negedge clkin_data[32], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _00_ <= 4'h0;
    else _00_ <= celloutsig_0_3z[4:1];
  assign celloutsig_1_18z = celloutsig_1_12z[4:1] == { celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_10z, celloutsig_1_0z };
  assign celloutsig_0_6z = in_data[68:61] == { celloutsig_0_3z[5:3], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_0z };
  assign celloutsig_0_14z = { celloutsig_0_9z[6:3], celloutsig_0_0z, celloutsig_0_13z } == { celloutsig_0_11z, celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_12z };
  assign celloutsig_1_3z = in_data[149:147] && in_data[116:114];
  assign celloutsig_1_5z = { in_data[139:129], celloutsig_1_4z, celloutsig_1_1z } && { in_data[140:134], celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_1_7z = { in_data[123:120], celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_2z } && { celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_8z = { celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_7z } && in_data[126:104];
  assign celloutsig_1_9z = { celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_5z } && { in_data[155:147], celloutsig_1_5z, celloutsig_1_3z };
  assign celloutsig_0_31z = { in_data[39:33], _00_ } && { celloutsig_0_19z[5:2], celloutsig_0_11z, celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_24z, celloutsig_0_2z };
  assign celloutsig_0_32z = { celloutsig_0_19z[3:0], celloutsig_0_31z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_24z, celloutsig_0_12z } && { celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_10z };
  assign celloutsig_0_0z = in_data[92:86] || in_data[46:40];
  assign celloutsig_1_2z = { in_data[111:108], celloutsig_1_0z } || in_data[110:106];
  assign celloutsig_1_4z = in_data[152:150] || { in_data[169], celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_1_10z = in_data[187:179] || { in_data[125:123], celloutsig_1_3z, celloutsig_1_9z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_8z, celloutsig_1_1z };
  assign celloutsig_1_14z = { in_data[110:97], celloutsig_1_10z } || in_data[191:177];
  assign celloutsig_0_5z = in_data[76:71] || { _00_, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_1_6z = celloutsig_1_2z & ~(in_data[104]);
  assign celloutsig_0_12z = celloutsig_0_5z & ~(celloutsig_0_8z);
  assign celloutsig_0_3z = { in_data[8:3], celloutsig_0_2z } % { 1'h1, in_data[85:83], celloutsig_0_0z, celloutsig_0_2z, in_data[0] };
  assign celloutsig_1_12z = { celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_3z } % { 1'h1, celloutsig_1_9z, celloutsig_1_3z, celloutsig_1_9z, celloutsig_1_4z };
  assign celloutsig_1_15z = { celloutsig_1_10z, celloutsig_1_11z, celloutsig_1_8z, celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_10z, celloutsig_1_14z, celloutsig_1_6z, celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_9z, celloutsig_1_2z } % { 1'h1, in_data[140:132], celloutsig_1_9z, celloutsig_1_11z, celloutsig_1_4z, celloutsig_1_5z };
  assign celloutsig_0_11z = { celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_0z } % { 1'h1, in_data[44:43] };
  assign celloutsig_0_19z = celloutsig_0_9z[6:1] % { 1'h1, celloutsig_0_9z[4:2], celloutsig_0_14z, celloutsig_0_8z };
  assign celloutsig_1_1z = | { in_data[152:151], celloutsig_1_0z };
  assign celloutsig_1_11z = | { in_data[166:151], celloutsig_1_5z };
  assign celloutsig_0_10z = | { celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_5z };
  assign celloutsig_0_15z = | { celloutsig_0_12z, celloutsig_0_8z, _00_ };
  assign celloutsig_1_0z = ~^ in_data[152:149];
  assign celloutsig_0_8z = ~^ { in_data[57], _00_, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_13z = ~^ { in_data[60:53], celloutsig_0_12z, celloutsig_0_3z };
  assign celloutsig_0_18z = ~^ { celloutsig_0_1z, _00_, celloutsig_0_8z, celloutsig_0_12z, celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_12z, celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_15z, celloutsig_0_10z, celloutsig_0_14z };
  assign celloutsig_0_20z = ^ { celloutsig_0_19z[2:0], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_13z, celloutsig_0_1z, celloutsig_0_12z, celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_17z };
  assign celloutsig_0_24z = ^ { celloutsig_0_22z[11:1], celloutsig_0_6z };
  assign celloutsig_0_9z = { celloutsig_0_3z[6:2], celloutsig_0_0z, celloutsig_0_1z } <<< { celloutsig_0_3z[3], celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_5z };
  assign celloutsig_1_19z = { celloutsig_1_12z, celloutsig_1_9z } - { celloutsig_1_15z[13:12], celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_6z };
  assign celloutsig_0_22z = { celloutsig_0_19z[5:1], celloutsig_0_9z } ~^ { celloutsig_0_10z, celloutsig_0_17z, celloutsig_0_20z, celloutsig_0_7z, celloutsig_0_18z, celloutsig_0_3z };
  assign celloutsig_0_7z = ~((celloutsig_0_3z[2] & celloutsig_0_3z[0]) | celloutsig_0_2z);
  assign celloutsig_0_17z = ~((celloutsig_0_11z[1] & celloutsig_0_5z) | celloutsig_0_9z[1]);
  assign celloutsig_0_2z = ~((in_data[26] & celloutsig_0_1z) | celloutsig_0_0z);
  assign celloutsig_0_1z = ~((celloutsig_0_0z & in_data[74]) | (celloutsig_0_0z & celloutsig_0_0z));
  assign { out_data[128], out_data[101:96], out_data[32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_32z };
endmodule
