<stg><name>A_IO_L2_in_boundary_x0</name>


<trans_list>

<trans id="821" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="822" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
<literal name="and_ln854" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="865" from="2" to="41">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
<literal name="and_ln854" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="909" from="2" to="78">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="933" from="3" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1797" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="934" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1797" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="917" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="918" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="919" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="920" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="921" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="922" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="923" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="924" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="925" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="926" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="927" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="928" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="929" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="930" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="931" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="932" from="19" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="842" from="20" to="40">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln854" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="843" from="20" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln854" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="954" from="21" to="40">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1801" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="955" from="21" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1801" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="936" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="937" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="938" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="939" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="940" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="941" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="942" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="943" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="944" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="945" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="946" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="947" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="948" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="949" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="950" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="951" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="952" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="953" from="39" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="908" from="40" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="973" from="41" to="58">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1796" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="974" from="41" to="42">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1796" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="957" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="958" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="959" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="960" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="961" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="962" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="963" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="964" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="965" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="966" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="967" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="968" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="969" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="970" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="971" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="972" from="57" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="885" from="58" to="40">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln854" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="886" from="58" to="59">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln854" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="994" from="59" to="40">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1800" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="995" from="59" to="60">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1800" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="976" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="977" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="978" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="979" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="980" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="981" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="982" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="983" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="984" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="985" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="986" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="987" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="988" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="989" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="990" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="991" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="992" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="993" from="77" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1000" from="78" to="82">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1792" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1001" from="78" to="79">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1792" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="997" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="998" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="999" from="81" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:0 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_A_PE_3_0_x052, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:1 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_A_IO_L2_in_3_x08, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_A_PE_3_0_x052, void @empty_7, i32 0, i32 0, void @empty_49, i32 0, i32 0, void @empty_49, void @empty_49, void @empty_49, i32 0, i32 0, i32 0, i32 0, void @empty_49, void @empty_49

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_A_IO_L2_in_3_x08, void @empty_7, i32 0, i32 0, void @empty_49, i32 0, i32 0, void @empty_49, void @empty_49, void @empty_49, i32 0, i32 0, i32 0, i32 0, void @empty_49, void @empty_49

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="512" op_0_bw="64">
<![CDATA[
:4 %local_A_ping_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_A_ping_V"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="512" op_0_bw="64">
<![CDATA[
:5 %local_A_pong_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_A_pong_V"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:6 %specmemcore_ln842 = specmemcore void @_ssdm_op_SpecMemCore, i512 %local_A_ping_V, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln842"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:7 %specmemcore_ln843 = specmemcore void @_ssdm_op_SpecMemCore, i512 %local_A_pong_V, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln843"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0">
<![CDATA[
:8 %br_ln853 = br void

]]></Node>
<StgValue><ssdm name="br_ln853"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
:0 %indvar_flatten117 = phi i12 0, void, i12 %add_ln890_416, void %.loopexit1110

]]></Node>
<StgValue><ssdm name="indvar_flatten117"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
:1 %indvar_flatten103 = phi i11 0, void, i11 %select_ln890_640, void %.loopexit1110

]]></Node>
<StgValue><ssdm name="indvar_flatten103"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:2 %intra_trans_en = phi i1 0, void, i1 1, void %.loopexit1110

]]></Node>
<StgValue><ssdm name="intra_trans_en"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:3 %arb_34 = phi i1 0, void, i1 %arb, void %.loopexit1110

]]></Node>
<StgValue><ssdm name="arb_34"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:4 %c2_V = phi i8 0, void, i8 %c2_V_128, void %.loopexit1110

]]></Node>
<StgValue><ssdm name="c2_V"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:5 %add_ln890_416 = add i12 %indvar_flatten117, i12 1

]]></Node>
<StgValue><ssdm name="add_ln890_416"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:6 %icmp_ln890 = icmp_eq  i12 %indvar_flatten117, i12 3072

]]></Node>
<StgValue><ssdm name="icmp_ln890"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7 %br_ln890 = br i1 %icmp_ln890, void %.split62, void %.preheader177.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln890"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split62:0 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_boundary_x0_loop_1_A_IO_L2_in_boundary_x0_loop_2_A_IO_L2_in_boundary_x0_loop_3_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split62:1 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3072, i64 3072, i64 3072

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split62:2 %icmp_ln890582 = icmp_eq  i11 %indvar_flatten103, i11 768

]]></Node>
<StgValue><ssdm name="icmp_ln890582"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split62:3 %or_ln853 = or i1 %icmp_ln890582, i1 %intra_trans_en

]]></Node>
<StgValue><ssdm name="or_ln853"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split62:4 %xor_ln853 = xor i1 %icmp_ln890582, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln853"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split62:5 %and_ln853 = and i1 %arb_34, i1 %xor_ln853

]]></Node>
<StgValue><ssdm name="and_ln853"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split62:6 %icmp_ln855 = icmp_eq  i8 %c2_V, i8 128

]]></Node>
<StgValue><ssdm name="icmp_ln855"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split62:7 %and_ln853_1 = and i1 %icmp_ln855, i1 %xor_ln853

]]></Node>
<StgValue><ssdm name="and_ln853_1"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split62:8 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_boundary_x0_loop_2_A_IO_L2_in_boundary_x0_loop_3_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split62:9 %or_ln854 = or i1 %and_ln853_1, i1 %or_ln853

]]></Node>
<StgValue><ssdm name="or_ln854"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split62:10 %xor_ln854 = xor i1 %icmp_ln855, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln854"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split62:11 %or_ln854_1 = or i1 %icmp_ln890582, i1 %xor_ln854

]]></Node>
<StgValue><ssdm name="or_ln854_1"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split62:12 %and_ln854 = and i1 %and_ln853, i1 %or_ln854_1

]]></Node>
<StgValue><ssdm name="and_ln854"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split62:13 %specloopname_ln855 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1657

]]></Node>
<StgValue><ssdm name="specloopname_ln855"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split62:14 %br_ln859 = br i1 %and_ln854, void %.preheader8.preheader.preheader, void %.preheader5.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln859"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
<literal name="and_ln854" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0">
<![CDATA[
.preheader8.preheader.preheader:0 %br_ln865 = br void %.preheader8.preheader

]]></Node>
<StgValue><ssdm name="br_ln865"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
<literal name="and_ln854" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="0" op_0_bw="0">
<![CDATA[
.preheader5.preheader.preheader:0 %br_ln916 = br void %.preheader5.preheader

]]></Node>
<StgValue><ssdm name="br_ln916"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="0" op_0_bw="0">
<![CDATA[
.preheader177.preheader.preheader:0 %br_ln975 = br void %.preheader177.preheader

]]></Node>
<StgValue><ssdm name="br_ln975"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="118" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader8.preheader:0 %indvar_flatten = phi i6 %add_ln890_410, void %.preheader8, i6 0, void %.preheader8.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader8.preheader:1 %c4_V_104 = phi i5 %select_ln890_629, void %.preheader8, i5 0, void %.preheader8.preheader.preheader

]]></Node>
<StgValue><ssdm name="c4_V_104"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader8.preheader:2 %c5_V_144 = phi i2 %add_ln691_1728, void %.preheader8, i2 0, void %.preheader8.preheader.preheader

]]></Node>
<StgValue><ssdm name="c5_V_144"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader8.preheader:3 %add_ln890_410 = add i6 %indvar_flatten, i6 1

]]></Node>
<StgValue><ssdm name="add_ln890_410"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader8.preheader:4 %icmp_ln890_1797 = icmp_eq  i6 %indvar_flatten, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln890_1797"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader8.preheader:5 %br_ln890 = br i1 %icmp_ln890_1797, void %.preheader8, void %.loopexit1108

]]></Node>
<StgValue><ssdm name="br_ln890"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1797" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader8:0 %add_ln691_1727 = add i5 %c4_V_104, i5 1

]]></Node>
<StgValue><ssdm name="add_ln691_1727"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1797" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader8:3 %icmp_ln890_1799 = icmp_eq  i2 %c5_V_144, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln890_1799"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1797" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader8:4 %select_ln890_628 = select i1 %icmp_ln890_1799, i2 0, i2 %c5_V_144

]]></Node>
<StgValue><ssdm name="select_ln890_628"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1797" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader8:5 %select_ln890_629 = select i1 %icmp_ln890_1799, i5 %add_ln691_1727, i5 %c4_V_104

]]></Node>
<StgValue><ssdm name="select_ln890_629"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="128" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.preheader8:6 %tmp_39 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %select_ln890_629, i1 0

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="7" op_0_bw="6">
<![CDATA[
.preheader8:7 %zext_ln890_129 = zext i6 %tmp_39

]]></Node>
<StgValue><ssdm name="zext_ln890_129"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="7" op_0_bw="2">
<![CDATA[
.preheader8:8 %zext_ln875 = zext i2 %select_ln890_628

]]></Node>
<StgValue><ssdm name="zext_ln875"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader8:9 %add_ln875 = add i7 %zext_ln890_129, i7 %zext_ln875

]]></Node>
<StgValue><ssdm name="add_ln875"/></StgValue>
</operation>

<operation id="132" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="5" op_0_bw="7">
<![CDATA[
.preheader8:10 %trunc_ln875 = trunc i7 %add_ln875

]]></Node>
<StgValue><ssdm name="trunc_ln875"/></StgValue>
</operation>

<operation id="133" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="11" op_0_bw="11" op_1_bw="7" op_2_bw="4">
<![CDATA[
.preheader8:11 %tmp_681 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %add_ln875, i4 0

]]></Node>
<StgValue><ssdm name="tmp_681"/></StgValue>
</operation>

<operation id="134" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="11">
<![CDATA[
.preheader8:12 %zext_ln875_1 = zext i11 %tmp_681

]]></Node>
<StgValue><ssdm name="zext_ln875_1"/></StgValue>
</operation>

<operation id="135" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="9" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8:14 %local_A_pong_V_addr = getelementptr i512 %local_A_pong_V, i64 0, i64 %zext_ln875_1

]]></Node>
<StgValue><ssdm name="local_A_pong_V_addr"/></StgValue>
</operation>

<operation id="136" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.preheader8:62 %fifo_A_A_IO_L2_in_3_x08_read_16 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x08

]]></Node>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_3_x08_read_16"/></StgValue>
</operation>

<operation id="137" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="512" op_1_bw="9">
<![CDATA[
.preheader8:63 %store_ln875 = store i512 %fifo_A_A_IO_L2_in_3_x08_read_16, i9 %local_A_pong_V_addr

]]></Node>
<StgValue><ssdm name="store_ln875"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="138" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
.preheader8:13 %tmp_722_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %trunc_ln875, i4 0

]]></Node>
<StgValue><ssdm name="tmp_722_cast"/></StgValue>
</operation>

<operation id="139" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader8:15 %or_ln875 = or i9 %tmp_722_cast, i9 1

]]></Node>
<StgValue><ssdm name="or_ln875"/></StgValue>
</operation>

<operation id="140" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="9">
<![CDATA[
.preheader8:16 %zext_ln875_2 = zext i9 %or_ln875

]]></Node>
<StgValue><ssdm name="zext_ln875_2"/></StgValue>
</operation>

<operation id="141" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="9" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8:17 %local_A_pong_V_addr_1 = getelementptr i512 %local_A_pong_V, i64 0, i64 %zext_ln875_2

]]></Node>
<StgValue><ssdm name="local_A_pong_V_addr_1"/></StgValue>
</operation>

<operation id="142" st_id="5" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0">
<![CDATA[
.preheader8:64 %fifo_A_A_IO_L2_in_3_x08_read_17 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x08

]]></Node>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_3_x08_read_17"/></StgValue>
</operation>

<operation id="143" st_id="5" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="512" op_1_bw="9">
<![CDATA[
.preheader8:65 %store_ln875 = store i512 %fifo_A_A_IO_L2_in_3_x08_read_17, i9 %local_A_pong_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln875"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="144" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader8:18 %or_ln875_1 = or i9 %tmp_722_cast, i9 2

]]></Node>
<StgValue><ssdm name="or_ln875_1"/></StgValue>
</operation>

<operation id="145" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="9">
<![CDATA[
.preheader8:19 %zext_ln875_3 = zext i9 %or_ln875_1

]]></Node>
<StgValue><ssdm name="zext_ln875_3"/></StgValue>
</operation>

<operation id="146" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="9" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8:20 %local_A_pong_V_addr_2 = getelementptr i512 %local_A_pong_V, i64 0, i64 %zext_ln875_3

]]></Node>
<StgValue><ssdm name="local_A_pong_V_addr_2"/></StgValue>
</operation>

<operation id="147" st_id="6" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0">
<![CDATA[
.preheader8:66 %fifo_A_A_IO_L2_in_3_x08_read_18 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x08

]]></Node>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_3_x08_read_18"/></StgValue>
</operation>

<operation id="148" st_id="6" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="512" op_1_bw="9">
<![CDATA[
.preheader8:67 %store_ln875 = store i512 %fifo_A_A_IO_L2_in_3_x08_read_18, i9 %local_A_pong_V_addr_2

]]></Node>
<StgValue><ssdm name="store_ln875"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="149" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader8:21 %or_ln875_2 = or i9 %tmp_722_cast, i9 3

]]></Node>
<StgValue><ssdm name="or_ln875_2"/></StgValue>
</operation>

<operation id="150" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="9">
<![CDATA[
.preheader8:22 %zext_ln875_4 = zext i9 %or_ln875_2

]]></Node>
<StgValue><ssdm name="zext_ln875_4"/></StgValue>
</operation>

<operation id="151" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="9" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8:23 %local_A_pong_V_addr_3 = getelementptr i512 %local_A_pong_V, i64 0, i64 %zext_ln875_4

]]></Node>
<StgValue><ssdm name="local_A_pong_V_addr_3"/></StgValue>
</operation>

<operation id="152" st_id="7" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0">
<![CDATA[
.preheader8:68 %fifo_A_A_IO_L2_in_3_x08_read_19 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x08

]]></Node>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_3_x08_read_19"/></StgValue>
</operation>

<operation id="153" st_id="7" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="512" op_1_bw="9">
<![CDATA[
.preheader8:69 %store_ln875 = store i512 %fifo_A_A_IO_L2_in_3_x08_read_19, i9 %local_A_pong_V_addr_3

]]></Node>
<StgValue><ssdm name="store_ln875"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="154" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader8:24 %or_ln875_3 = or i9 %tmp_722_cast, i9 4

]]></Node>
<StgValue><ssdm name="or_ln875_3"/></StgValue>
</operation>

<operation id="155" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="9">
<![CDATA[
.preheader8:25 %zext_ln875_5 = zext i9 %or_ln875_3

]]></Node>
<StgValue><ssdm name="zext_ln875_5"/></StgValue>
</operation>

<operation id="156" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="9" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8:26 %local_A_pong_V_addr_4 = getelementptr i512 %local_A_pong_V, i64 0, i64 %zext_ln875_5

]]></Node>
<StgValue><ssdm name="local_A_pong_V_addr_4"/></StgValue>
</operation>

<operation id="157" st_id="8" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0">
<![CDATA[
.preheader8:70 %fifo_A_A_IO_L2_in_3_x08_read_20 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x08

]]></Node>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_3_x08_read_20"/></StgValue>
</operation>

<operation id="158" st_id="8" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="512" op_1_bw="9">
<![CDATA[
.preheader8:71 %store_ln875 = store i512 %fifo_A_A_IO_L2_in_3_x08_read_20, i9 %local_A_pong_V_addr_4

]]></Node>
<StgValue><ssdm name="store_ln875"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="159" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader8:27 %or_ln875_4 = or i9 %tmp_722_cast, i9 5

]]></Node>
<StgValue><ssdm name="or_ln875_4"/></StgValue>
</operation>

<operation id="160" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="9">
<![CDATA[
.preheader8:28 %zext_ln875_6 = zext i9 %or_ln875_4

]]></Node>
<StgValue><ssdm name="zext_ln875_6"/></StgValue>
</operation>

<operation id="161" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="9" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8:29 %local_A_pong_V_addr_5 = getelementptr i512 %local_A_pong_V, i64 0, i64 %zext_ln875_6

]]></Node>
<StgValue><ssdm name="local_A_pong_V_addr_5"/></StgValue>
</operation>

<operation id="162" st_id="9" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0">
<![CDATA[
.preheader8:72 %fifo_A_A_IO_L2_in_3_x08_read_21 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x08

]]></Node>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_3_x08_read_21"/></StgValue>
</operation>

<operation id="163" st_id="9" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="512" op_1_bw="9">
<![CDATA[
.preheader8:73 %store_ln875 = store i512 %fifo_A_A_IO_L2_in_3_x08_read_21, i9 %local_A_pong_V_addr_5

]]></Node>
<StgValue><ssdm name="store_ln875"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="164" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader8:30 %or_ln875_5 = or i9 %tmp_722_cast, i9 6

]]></Node>
<StgValue><ssdm name="or_ln875_5"/></StgValue>
</operation>

<operation id="165" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="9">
<![CDATA[
.preheader8:31 %zext_ln875_7 = zext i9 %or_ln875_5

]]></Node>
<StgValue><ssdm name="zext_ln875_7"/></StgValue>
</operation>

<operation id="166" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="9" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8:32 %local_A_pong_V_addr_6 = getelementptr i512 %local_A_pong_V, i64 0, i64 %zext_ln875_7

]]></Node>
<StgValue><ssdm name="local_A_pong_V_addr_6"/></StgValue>
</operation>

<operation id="167" st_id="10" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0">
<![CDATA[
.preheader8:74 %fifo_A_A_IO_L2_in_3_x08_read_22 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x08

]]></Node>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_3_x08_read_22"/></StgValue>
</operation>

<operation id="168" st_id="10" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="512" op_1_bw="9">
<![CDATA[
.preheader8:75 %store_ln875 = store i512 %fifo_A_A_IO_L2_in_3_x08_read_22, i9 %local_A_pong_V_addr_6

]]></Node>
<StgValue><ssdm name="store_ln875"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="169" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader8:33 %or_ln875_6 = or i9 %tmp_722_cast, i9 7

]]></Node>
<StgValue><ssdm name="or_ln875_6"/></StgValue>
</operation>

<operation id="170" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="9">
<![CDATA[
.preheader8:34 %zext_ln875_8 = zext i9 %or_ln875_6

]]></Node>
<StgValue><ssdm name="zext_ln875_8"/></StgValue>
</operation>

<operation id="171" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="9" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8:35 %local_A_pong_V_addr_7 = getelementptr i512 %local_A_pong_V, i64 0, i64 %zext_ln875_8

]]></Node>
<StgValue><ssdm name="local_A_pong_V_addr_7"/></StgValue>
</operation>

<operation id="172" st_id="11" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0">
<![CDATA[
.preheader8:76 %fifo_A_A_IO_L2_in_3_x08_read_23 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x08

]]></Node>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_3_x08_read_23"/></StgValue>
</operation>

<operation id="173" st_id="11" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="512" op_1_bw="9">
<![CDATA[
.preheader8:77 %store_ln875 = store i512 %fifo_A_A_IO_L2_in_3_x08_read_23, i9 %local_A_pong_V_addr_7

]]></Node>
<StgValue><ssdm name="store_ln875"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="174" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader8:36 %or_ln875_7 = or i9 %tmp_722_cast, i9 8

]]></Node>
<StgValue><ssdm name="or_ln875_7"/></StgValue>
</operation>

<operation id="175" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="9">
<![CDATA[
.preheader8:37 %zext_ln875_9 = zext i9 %or_ln875_7

]]></Node>
<StgValue><ssdm name="zext_ln875_9"/></StgValue>
</operation>

<operation id="176" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="9" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8:38 %local_A_pong_V_addr_8 = getelementptr i512 %local_A_pong_V, i64 0, i64 %zext_ln875_9

]]></Node>
<StgValue><ssdm name="local_A_pong_V_addr_8"/></StgValue>
</operation>

<operation id="177" st_id="12" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0">
<![CDATA[
.preheader8:78 %fifo_A_A_IO_L2_in_3_x08_read_24 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x08

]]></Node>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_3_x08_read_24"/></StgValue>
</operation>

<operation id="178" st_id="12" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="512" op_1_bw="9">
<![CDATA[
.preheader8:79 %store_ln875 = store i512 %fifo_A_A_IO_L2_in_3_x08_read_24, i9 %local_A_pong_V_addr_8

]]></Node>
<StgValue><ssdm name="store_ln875"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="179" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader8:39 %or_ln875_8 = or i9 %tmp_722_cast, i9 9

]]></Node>
<StgValue><ssdm name="or_ln875_8"/></StgValue>
</operation>

<operation id="180" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="9">
<![CDATA[
.preheader8:40 %zext_ln875_10 = zext i9 %or_ln875_8

]]></Node>
<StgValue><ssdm name="zext_ln875_10"/></StgValue>
</operation>

<operation id="181" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="9" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8:41 %local_A_pong_V_addr_9 = getelementptr i512 %local_A_pong_V, i64 0, i64 %zext_ln875_10

]]></Node>
<StgValue><ssdm name="local_A_pong_V_addr_9"/></StgValue>
</operation>

<operation id="182" st_id="13" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0">
<![CDATA[
.preheader8:80 %fifo_A_A_IO_L2_in_3_x08_read_25 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x08

]]></Node>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_3_x08_read_25"/></StgValue>
</operation>

<operation id="183" st_id="13" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="512" op_1_bw="9">
<![CDATA[
.preheader8:81 %store_ln875 = store i512 %fifo_A_A_IO_L2_in_3_x08_read_25, i9 %local_A_pong_V_addr_9

]]></Node>
<StgValue><ssdm name="store_ln875"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="184" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader8:42 %or_ln875_9 = or i9 %tmp_722_cast, i9 10

]]></Node>
<StgValue><ssdm name="or_ln875_9"/></StgValue>
</operation>

<operation id="185" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="9">
<![CDATA[
.preheader8:43 %zext_ln875_11 = zext i9 %or_ln875_9

]]></Node>
<StgValue><ssdm name="zext_ln875_11"/></StgValue>
</operation>

<operation id="186" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="9" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8:44 %local_A_pong_V_addr_10 = getelementptr i512 %local_A_pong_V, i64 0, i64 %zext_ln875_11

]]></Node>
<StgValue><ssdm name="local_A_pong_V_addr_10"/></StgValue>
</operation>

<operation id="187" st_id="14" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0">
<![CDATA[
.preheader8:82 %fifo_A_A_IO_L2_in_3_x08_read_26 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x08

]]></Node>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_3_x08_read_26"/></StgValue>
</operation>

<operation id="188" st_id="14" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="512" op_1_bw="9">
<![CDATA[
.preheader8:83 %store_ln875 = store i512 %fifo_A_A_IO_L2_in_3_x08_read_26, i9 %local_A_pong_V_addr_10

]]></Node>
<StgValue><ssdm name="store_ln875"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="189" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader8:45 %or_ln875_10 = or i9 %tmp_722_cast, i9 11

]]></Node>
<StgValue><ssdm name="or_ln875_10"/></StgValue>
</operation>

<operation id="190" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="9">
<![CDATA[
.preheader8:46 %zext_ln875_12 = zext i9 %or_ln875_10

]]></Node>
<StgValue><ssdm name="zext_ln875_12"/></StgValue>
</operation>

<operation id="191" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="9" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8:47 %local_A_pong_V_addr_11 = getelementptr i512 %local_A_pong_V, i64 0, i64 %zext_ln875_12

]]></Node>
<StgValue><ssdm name="local_A_pong_V_addr_11"/></StgValue>
</operation>

<operation id="192" st_id="15" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0">
<![CDATA[
.preheader8:84 %fifo_A_A_IO_L2_in_3_x08_read_27 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x08

]]></Node>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_3_x08_read_27"/></StgValue>
</operation>

<operation id="193" st_id="15" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="512" op_1_bw="9">
<![CDATA[
.preheader8:85 %store_ln875 = store i512 %fifo_A_A_IO_L2_in_3_x08_read_27, i9 %local_A_pong_V_addr_11

]]></Node>
<StgValue><ssdm name="store_ln875"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="194" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader8:48 %or_ln875_11 = or i9 %tmp_722_cast, i9 12

]]></Node>
<StgValue><ssdm name="or_ln875_11"/></StgValue>
</operation>

<operation id="195" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="9">
<![CDATA[
.preheader8:49 %zext_ln875_13 = zext i9 %or_ln875_11

]]></Node>
<StgValue><ssdm name="zext_ln875_13"/></StgValue>
</operation>

<operation id="196" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="9" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8:50 %local_A_pong_V_addr_12 = getelementptr i512 %local_A_pong_V, i64 0, i64 %zext_ln875_13

]]></Node>
<StgValue><ssdm name="local_A_pong_V_addr_12"/></StgValue>
</operation>

<operation id="197" st_id="16" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0">
<![CDATA[
.preheader8:86 %fifo_A_A_IO_L2_in_3_x08_read_28 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x08

]]></Node>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_3_x08_read_28"/></StgValue>
</operation>

<operation id="198" st_id="16" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="512" op_1_bw="9">
<![CDATA[
.preheader8:87 %store_ln875 = store i512 %fifo_A_A_IO_L2_in_3_x08_read_28, i9 %local_A_pong_V_addr_12

]]></Node>
<StgValue><ssdm name="store_ln875"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="199" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader8:51 %or_ln875_12 = or i9 %tmp_722_cast, i9 13

]]></Node>
<StgValue><ssdm name="or_ln875_12"/></StgValue>
</operation>

<operation id="200" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="9">
<![CDATA[
.preheader8:52 %zext_ln875_14 = zext i9 %or_ln875_12

]]></Node>
<StgValue><ssdm name="zext_ln875_14"/></StgValue>
</operation>

<operation id="201" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="9" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8:53 %local_A_pong_V_addr_13 = getelementptr i512 %local_A_pong_V, i64 0, i64 %zext_ln875_14

]]></Node>
<StgValue><ssdm name="local_A_pong_V_addr_13"/></StgValue>
</operation>

<operation id="202" st_id="17" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0">
<![CDATA[
.preheader8:88 %fifo_A_A_IO_L2_in_3_x08_read_29 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x08

]]></Node>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_3_x08_read_29"/></StgValue>
</operation>

<operation id="203" st_id="17" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="512" op_1_bw="9">
<![CDATA[
.preheader8:89 %store_ln875 = store i512 %fifo_A_A_IO_L2_in_3_x08_read_29, i9 %local_A_pong_V_addr_13

]]></Node>
<StgValue><ssdm name="store_ln875"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="204" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader8:54 %or_ln875_13 = or i9 %tmp_722_cast, i9 14

]]></Node>
<StgValue><ssdm name="or_ln875_13"/></StgValue>
</operation>

<operation id="205" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="9">
<![CDATA[
.preheader8:55 %zext_ln875_15 = zext i9 %or_ln875_13

]]></Node>
<StgValue><ssdm name="zext_ln875_15"/></StgValue>
</operation>

<operation id="206" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="9" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8:56 %local_A_pong_V_addr_14 = getelementptr i512 %local_A_pong_V, i64 0, i64 %zext_ln875_15

]]></Node>
<StgValue><ssdm name="local_A_pong_V_addr_14"/></StgValue>
</operation>

<operation id="207" st_id="18" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0">
<![CDATA[
.preheader8:90 %fifo_A_A_IO_L2_in_3_x08_read_30 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x08

]]></Node>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_3_x08_read_30"/></StgValue>
</operation>

<operation id="208" st_id="18" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="512" op_1_bw="9">
<![CDATA[
.preheader8:91 %store_ln875 = store i512 %fifo_A_A_IO_L2_in_3_x08_read_30, i9 %local_A_pong_V_addr_14

]]></Node>
<StgValue><ssdm name="store_ln875"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="209" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader8:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_boundary_x0_loop_5_A_IO_L2_in_boundary_x0_loop_6_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="210" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader8:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="211" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader8:57 %or_ln875_14 = or i9 %tmp_722_cast, i9 15

]]></Node>
<StgValue><ssdm name="or_ln875_14"/></StgValue>
</operation>

<operation id="212" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="9">
<![CDATA[
.preheader8:58 %zext_ln875_16 = zext i9 %or_ln875_14

]]></Node>
<StgValue><ssdm name="zext_ln875_16"/></StgValue>
</operation>

<operation id="213" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="9" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader8:59 %local_A_pong_V_addr_15 = getelementptr i512 %local_A_pong_V, i64 0, i64 %zext_ln875_16

]]></Node>
<StgValue><ssdm name="local_A_pong_V_addr_15"/></StgValue>
</operation>

<operation id="214" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader8:60 %specpipeline_ln866 = specpipeline void @_ssdm_op_SpecPipeline, i32 17, i32 0, i32 0, i32 0, void @empty_49

]]></Node>
<StgValue><ssdm name="specpipeline_ln866"/></StgValue>
</operation>

<operation id="215" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader8:61 %specloopname_ln866 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1166

]]></Node>
<StgValue><ssdm name="specloopname_ln866"/></StgValue>
</operation>

<operation id="216" st_id="19" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0">
<![CDATA[
.preheader8:92 %fifo_A_A_IO_L2_in_3_x08_read_31 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x08

]]></Node>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_3_x08_read_31"/></StgValue>
</operation>

<operation id="217" st_id="19" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="512" op_1_bw="9">
<![CDATA[
.preheader8:93 %store_ln875 = store i512 %fifo_A_A_IO_L2_in_3_x08_read_31, i9 %local_A_pong_V_addr_15

]]></Node>
<StgValue><ssdm name="store_ln875"/></StgValue>
</operation>

<operation id="218" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader8:94 %add_ln691_1728 = add i2 %select_ln890_628, i2 1

]]></Node>
<StgValue><ssdm name="add_ln691_1728"/></StgValue>
</operation>

<operation id="219" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0">
<![CDATA[
.preheader8:95 %br_ln0 = br void %.preheader8.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="220" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit1108:0 %br_ln885 = br i1 %or_ln854, void %.loopexit1110, void %.preheader6.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln885"/></StgValue>
</operation>

<operation id="221" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln854" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0">
<![CDATA[
.preheader6.preheader.preheader:0 %br_ln886 = br void %.preheader6.preheader

]]></Node>
<StgValue><ssdm name="br_ln886"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="222" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
.preheader6.preheader:0 %indvar_flatten43 = phi i10 %add_ln890_414, void %.preheader6, i10 0, void %.preheader6.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten43"/></StgValue>
</operation>

<operation id="223" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader6.preheader:1 %c5_V_146 = phi i2 %select_ln890_636, void %.preheader6, i2 0, void %.preheader6.preheader.preheader

]]></Node>
<StgValue><ssdm name="c5_V_146"/></StgValue>
</operation>

<operation id="224" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
.preheader6.preheader:2 %indvar_flatten23 = phi i10 %select_ln890_639, void %.preheader6, i10 0, void %.preheader6.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten23"/></StgValue>
</operation>

<operation id="225" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader6.preheader:3 %c6_V_180 = phi i6 %select_ln890_638, void %.preheader6, i6 0, void %.preheader6.preheader.preheader

]]></Node>
<StgValue><ssdm name="c6_V_180"/></StgValue>
</operation>

<operation id="226" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader6.preheader:4 %c7_V_97 = phi i4 %select_ln691_33, void %.preheader6, i4 0, void %.preheader6.preheader.preheader

]]></Node>
<StgValue><ssdm name="c7_V_97"/></StgValue>
</operation>

<operation id="227" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader6.preheader:5 %add_ln890_414 = add i10 %indvar_flatten43, i10 1

]]></Node>
<StgValue><ssdm name="add_ln890_414"/></StgValue>
</operation>

<operation id="228" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="4" op_0_bw="4" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader6.preheader:6 %div_i_i4 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %c6_V_180, i32 1, i32 4

]]></Node>
<StgValue><ssdm name="div_i_i4"/></StgValue>
</operation>

<operation id="229" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="6">
<![CDATA[
.preheader6.preheader:7 %empty = trunc i6 %c6_V_180

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="230" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader6.preheader:8 %icmp_ln890_1801 = icmp_eq  i10 %indvar_flatten43, i10 512

]]></Node>
<StgValue><ssdm name="icmp_ln890_1801"/></StgValue>
</operation>

<operation id="231" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader6.preheader:9 %br_ln890 = br i1 %icmp_ln890_1801, void %.preheader6, void %.loopexit1110.loopexit736

]]></Node>
<StgValue><ssdm name="br_ln890"/></StgValue>
</operation>

<operation id="232" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1801" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader6:0 %add_ln691_1732 = add i2 %c5_V_146, i2 1

]]></Node>
<StgValue><ssdm name="add_ln691_1732"/></StgValue>
</operation>

<operation id="233" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1801" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader6:3 %icmp_ln890_1804 = icmp_eq  i10 %indvar_flatten23, i10 256

]]></Node>
<StgValue><ssdm name="icmp_ln890_1804"/></StgValue>
</operation>

<operation id="234" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1801" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader6:4 %select_ln890_635 = select i1 %icmp_ln890_1804, i6 0, i6 %c6_V_180

]]></Node>
<StgValue><ssdm name="select_ln890_635"/></StgValue>
</operation>

<operation id="235" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1801" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader6:5 %select_ln890_636 = select i1 %icmp_ln890_1804, i2 %add_ln691_1732, i2 %c5_V_146

]]></Node>
<StgValue><ssdm name="select_ln890_636"/></StgValue>
</operation>

<operation id="236" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1801" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader6:17 %select_ln890_637 = select i1 %icmp_ln890_1804, i4 0, i4 %div_i_i4

]]></Node>
<StgValue><ssdm name="select_ln890_637"/></StgValue>
</operation>

<operation id="237" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1801" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader6:18 %xor_ln890_6 = xor i1 %icmp_ln890_1804, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln890_6"/></StgValue>
</operation>

<operation id="238" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1801" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader6:19 %and_ln890_15 = and i1 %empty, i1 %xor_ln890_6

]]></Node>
<StgValue><ssdm name="and_ln890_15"/></StgValue>
</operation>

<operation id="239" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1801" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader6:20 %icmp_ln890_1805 = icmp_eq  i4 %c7_V_97, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln890_1805"/></StgValue>
</operation>

<operation id="240" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1801" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader6:21 %and_ln890_16 = and i1 %icmp_ln890_1805, i1 %xor_ln890_6

]]></Node>
<StgValue><ssdm name="and_ln890_16"/></StgValue>
</operation>

<operation id="241" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1801" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader6:22 %add_ln691_1733 = add i6 %select_ln890_635, i6 1

]]></Node>
<StgValue><ssdm name="add_ln691_1733"/></StgValue>
</operation>

<operation id="242" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1801" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="4" op_0_bw="4" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader6:24 %div_i_i579_mid1 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %add_ln691_1733, i32 1, i32 4

]]></Node>
<StgValue><ssdm name="div_i_i579_mid1"/></StgValue>
</operation>

<operation id="243" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1801" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader6:25 %select_ln887 = select i1 %and_ln890_16, i4 %div_i_i579_mid1, i4 %select_ln890_637

]]></Node>
<StgValue><ssdm name="select_ln887"/></StgValue>
</operation>

<operation id="244" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1801" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="6">
<![CDATA[
.preheader6:96 %empty_2522 = trunc i6 %add_ln691_1733

]]></Node>
<StgValue><ssdm name="empty_2522"/></StgValue>
</operation>

<operation id="245" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1801" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader6:97 %select_ln887_1 = select i1 %and_ln890_16, i1 %empty_2522, i1 %and_ln890_15

]]></Node>
<StgValue><ssdm name="select_ln887_1"/></StgValue>
</operation>

<operation id="246" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1801" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader6:98 %select_ln890_638 = select i1 %and_ln890_16, i6 %add_ln691_1733, i6 %select_ln890_635

]]></Node>
<StgValue><ssdm name="select_ln890_638"/></StgValue>
</operation>

<operation id="247" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1801" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader6:181 %add_ln691_1734 = add i4 %c7_V_97, i4 1

]]></Node>
<StgValue><ssdm name="add_ln691_1734"/></StgValue>
</operation>

<operation id="248" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1801" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader6:182 %or_ln691_1 = or i1 %and_ln890_16, i1 %icmp_ln890_1804

]]></Node>
<StgValue><ssdm name="or_ln691_1"/></StgValue>
</operation>

<operation id="249" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1801" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader6:183 %select_ln691_33 = select i1 %or_ln691_1, i4 1, i4 %add_ln691_1734

]]></Node>
<StgValue><ssdm name="select_ln691_33"/></StgValue>
</operation>

<operation id="250" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1801" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader6:184 %add_ln890_413 = add i10 %indvar_flatten23, i10 1

]]></Node>
<StgValue><ssdm name="add_ln890_413"/></StgValue>
</operation>

<operation id="251" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1801" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader6:185 %select_ln890_639 = select i1 %icmp_ln890_1804, i10 1, i10 %add_ln890_413

]]></Node>
<StgValue><ssdm name="select_ln890_639"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="252" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="6" op_0_bw="6" op_1_bw="2" op_2_bw="4">
<![CDATA[
.preheader6:6 %tmp_42 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 %select_ln890_636, i4 0

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="253" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="7" op_0_bw="6">
<![CDATA[
.preheader6:9 %zext_ln897_2 = zext i6 %tmp_42

]]></Node>
<StgValue><ssdm name="zext_ln897_2"/></StgValue>
</operation>

<operation id="254" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader6:10 %add_ln897 = add i7 %zext_ln897_2, i7 32

]]></Node>
<StgValue><ssdm name="add_ln897"/></StgValue>
</operation>

<operation id="255" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="2" op_3_bw="4">
<![CDATA[
.preheader6:26 %tmp_43 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i2.i4, i58 0, i2 %select_ln890_636, i4 %select_ln887

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="256" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="9" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader6:28 %local_A_ping_V_addr_19 = getelementptr i512 %local_A_ping_V, i64 0, i64 %tmp_43

]]></Node>
<StgValue><ssdm name="local_A_ping_V_addr_19"/></StgValue>
</operation>

<operation id="257" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="4" op_0_bw="7">
<![CDATA[
.preheader6:29 %trunc_ln897 = trunc i7 %add_ln897

]]></Node>
<StgValue><ssdm name="trunc_ln897"/></StgValue>
</operation>

<operation id="258" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader6:30 %or_ln897 = or i4 %trunc_ln897, i4 %select_ln887

]]></Node>
<StgValue><ssdm name="or_ln897"/></StgValue>
</operation>

<operation id="259" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="3" op_0_bw="3" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader6:31 %tmp_689 = partselect i3 @_ssdm_op_PartSelect.i3.i7.i32.i32, i7 %add_ln897, i32 4, i32 6

]]></Node>
<StgValue><ssdm name="tmp_689"/></StgValue>
</operation>

<operation id="260" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="7" op_0_bw="7" op_1_bw="3" op_2_bw="4">
<![CDATA[
.preheader6:32 %or_ln897_1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %tmp_689, i4 %or_ln897

]]></Node>
<StgValue><ssdm name="or_ln897_1"/></StgValue>
</operation>

<operation id="261" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="7">
<![CDATA[
.preheader6:33 %zext_ln897_3 = zext i7 %or_ln897_1

]]></Node>
<StgValue><ssdm name="zext_ln897_3"/></StgValue>
</operation>

<operation id="262" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="9" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader6:34 %local_A_ping_V_addr_20 = getelementptr i512 %local_A_ping_V, i64 0, i64 %zext_ln897_3

]]></Node>
<StgValue><ssdm name="local_A_ping_V_addr_20"/></StgValue>
</operation>

<operation id="263" st_id="22" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="512" op_0_bw="9">
<![CDATA[
.preheader6:101 %local_A_ping_V_load = load i9 %local_A_ping_V_addr_19

]]></Node>
<StgValue><ssdm name="local_A_ping_V_load"/></StgValue>
</operation>

<operation id="264" st_id="22" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="512" op_0_bw="9">
<![CDATA[
.preheader6:106 %local_A_ping_V_load_1 = load i9 %local_A_ping_V_addr_20

]]></Node>
<StgValue><ssdm name="local_A_ping_V_load_1"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="265" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="8" op_0_bw="6">
<![CDATA[
.preheader6:8 %zext_ln897_1 = zext i6 %tmp_42

]]></Node>
<StgValue><ssdm name="zext_ln897_1"/></StgValue>
</operation>

<operation id="266" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader6:11 %add_ln897_1 = add i8 %zext_ln897_1, i8 96

]]></Node>
<StgValue><ssdm name="add_ln897_1"/></StgValue>
</operation>

<operation id="267" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="2" op_3_bw="4">
<![CDATA[
.preheader6:27 %tmp_730_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i3.i2.i4, i3 0, i2 %select_ln890_636, i4 %select_ln887

]]></Node>
<StgValue><ssdm name="tmp_730_cast"/></StgValue>
</operation>

<operation id="268" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader6:35 %or_ln897_2 = or i9 %tmp_730_cast, i9 64

]]></Node>
<StgValue><ssdm name="or_ln897_2"/></StgValue>
</operation>

<operation id="269" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="64" op_0_bw="9">
<![CDATA[
.preheader6:36 %zext_ln897_4 = zext i9 %or_ln897_2

]]></Node>
<StgValue><ssdm name="zext_ln897_4"/></StgValue>
</operation>

<operation id="270" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="9" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader6:37 %local_A_ping_V_addr_21 = getelementptr i512 %local_A_ping_V, i64 0, i64 %zext_ln897_4

]]></Node>
<StgValue><ssdm name="local_A_ping_V_addr_21"/></StgValue>
</operation>

<operation id="271" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="4" op_0_bw="8">
<![CDATA[
.preheader6:38 %trunc_ln897_1 = trunc i8 %add_ln897_1

]]></Node>
<StgValue><ssdm name="trunc_ln897_1"/></StgValue>
</operation>

<operation id="272" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader6:39 %or_ln897_13 = or i4 %trunc_ln897_1, i4 %select_ln887

]]></Node>
<StgValue><ssdm name="or_ln897_13"/></StgValue>
</operation>

<operation id="273" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="4" op_0_bw="4" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader6:40 %tmp_690 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %add_ln897_1, i32 4, i32 7

]]></Node>
<StgValue><ssdm name="tmp_690"/></StgValue>
</operation>

<operation id="274" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader6:41 %or_ln897_3 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %tmp_690, i4 %or_ln897_13

]]></Node>
<StgValue><ssdm name="or_ln897_3"/></StgValue>
</operation>

<operation id="275" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="64" op_0_bw="8">
<![CDATA[
.preheader6:42 %zext_ln897_5 = zext i8 %or_ln897_3

]]></Node>
<StgValue><ssdm name="zext_ln897_5"/></StgValue>
</operation>

<operation id="276" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="9" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader6:43 %local_A_ping_V_addr_22 = getelementptr i512 %local_A_ping_V, i64 0, i64 %zext_ln897_5

]]></Node>
<StgValue><ssdm name="local_A_ping_V_addr_22"/></StgValue>
</operation>

<operation id="277" st_id="23" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="512" op_0_bw="9">
<![CDATA[
.preheader6:101 %local_A_ping_V_load = load i9 %local_A_ping_V_addr_19

]]></Node>
<StgValue><ssdm name="local_A_ping_V_load"/></StgValue>
</operation>

<operation id="278" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln887_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="256" op_0_bw="512">
<![CDATA[
.preheader6:102 %data_split_V_0_115 = trunc i512 %local_A_ping_V_load

]]></Node>
<StgValue><ssdm name="data_split_V_0_115"/></StgValue>
</operation>

<operation id="279" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln887_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="256" op_0_bw="256" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader6:103 %data_split_V_1_156 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %local_A_ping_V_load, i32 256, i32 511

]]></Node>
<StgValue><ssdm name="data_split_V_1_156"/></StgValue>
</operation>

<operation id="280" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
.preheader6:104 %select_ln903 = select i1 %select_ln887_1, i256 %data_split_V_1_156, i256 %data_split_V_0_115

]]></Node>
<StgValue><ssdm name="select_ln903"/></StgValue>
</operation>

<operation id="281" st_id="23" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="512" op_0_bw="9">
<![CDATA[
.preheader6:106 %local_A_ping_V_load_1 = load i9 %local_A_ping_V_addr_20

]]></Node>
<StgValue><ssdm name="local_A_ping_V_load_1"/></StgValue>
</operation>

<operation id="282" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln887_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="256" op_0_bw="512">
<![CDATA[
.preheader6:107 %data_split_V_0_116 = trunc i512 %local_A_ping_V_load_1

]]></Node>
<StgValue><ssdm name="data_split_V_0_116"/></StgValue>
</operation>

<operation id="283" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln887_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="256" op_0_bw="256" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader6:108 %data_split_V_1_157 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %local_A_ping_V_load_1, i32 256, i32 511

]]></Node>
<StgValue><ssdm name="data_split_V_1_157"/></StgValue>
</operation>

<operation id="284" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
.preheader6:109 %select_ln903_1 = select i1 %select_ln887_1, i256 %data_split_V_1_157, i256 %data_split_V_0_116

]]></Node>
<StgValue><ssdm name="select_ln903_1"/></StgValue>
</operation>

<operation id="285" st_id="23" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="512" op_0_bw="9">
<![CDATA[
.preheader6:111 %local_A_ping_V_load_2 = load i9 %local_A_ping_V_addr_21

]]></Node>
<StgValue><ssdm name="local_A_ping_V_load_2"/></StgValue>
</operation>

<operation id="286" st_id="23" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="512" op_0_bw="9">
<![CDATA[
.preheader6:116 %local_A_ping_V_load_3 = load i9 %local_A_ping_V_addr_22

]]></Node>
<StgValue><ssdm name="local_A_ping_V_load_3"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="287" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader6:12 %add_ln897_2 = add i8 %zext_ln897_1, i8 160

]]></Node>
<StgValue><ssdm name="add_ln897_2"/></StgValue>
</operation>

<operation id="288" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader6:44 %or_ln897_4 = or i9 %tmp_730_cast, i9 128

]]></Node>
<StgValue><ssdm name="or_ln897_4"/></StgValue>
</operation>

<operation id="289" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="64" op_0_bw="9">
<![CDATA[
.preheader6:45 %zext_ln897_6 = zext i9 %or_ln897_4

]]></Node>
<StgValue><ssdm name="zext_ln897_6"/></StgValue>
</operation>

<operation id="290" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="9" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader6:46 %local_A_ping_V_addr_23 = getelementptr i512 %local_A_ping_V, i64 0, i64 %zext_ln897_6

]]></Node>
<StgValue><ssdm name="local_A_ping_V_addr_23"/></StgValue>
</operation>

<operation id="291" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="4" op_0_bw="8">
<![CDATA[
.preheader6:47 %trunc_ln897_2 = trunc i8 %add_ln897_2

]]></Node>
<StgValue><ssdm name="trunc_ln897_2"/></StgValue>
</operation>

<operation id="292" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader6:48 %or_ln897_16 = or i4 %trunc_ln897_2, i4 %select_ln887

]]></Node>
<StgValue><ssdm name="or_ln897_16"/></StgValue>
</operation>

<operation id="293" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="4" op_0_bw="4" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader6:49 %tmp_691 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %add_ln897_2, i32 4, i32 7

]]></Node>
<StgValue><ssdm name="tmp_691"/></StgValue>
</operation>

<operation id="294" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader6:50 %or_ln897_5 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %tmp_691, i4 %or_ln897_16

]]></Node>
<StgValue><ssdm name="or_ln897_5"/></StgValue>
</operation>

<operation id="295" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="64" op_0_bw="8">
<![CDATA[
.preheader6:51 %zext_ln897_7 = zext i8 %or_ln897_5

]]></Node>
<StgValue><ssdm name="zext_ln897_7"/></StgValue>
</operation>

<operation id="296" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="9" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader6:52 %local_A_ping_V_addr_24 = getelementptr i512 %local_A_ping_V, i64 0, i64 %zext_ln897_7

]]></Node>
<StgValue><ssdm name="local_A_ping_V_addr_24"/></StgValue>
</operation>

<operation id="297" st_id="24" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256">
<![CDATA[
.preheader6:105 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_3_0_x052, i256 %select_ln903

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="298" st_id="24" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="512" op_0_bw="9">
<![CDATA[
.preheader6:111 %local_A_ping_V_load_2 = load i9 %local_A_ping_V_addr_21

]]></Node>
<StgValue><ssdm name="local_A_ping_V_load_2"/></StgValue>
</operation>

<operation id="299" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln887_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="256" op_0_bw="512">
<![CDATA[
.preheader6:112 %data_split_V_0_117 = trunc i512 %local_A_ping_V_load_2

]]></Node>
<StgValue><ssdm name="data_split_V_0_117"/></StgValue>
</operation>

<operation id="300" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln887_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="256" op_0_bw="256" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader6:113 %data_split_V_1_158 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %local_A_ping_V_load_2, i32 256, i32 511

]]></Node>
<StgValue><ssdm name="data_split_V_1_158"/></StgValue>
</operation>

<operation id="301" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
.preheader6:114 %select_ln903_2 = select i1 %select_ln887_1, i256 %data_split_V_1_158, i256 %data_split_V_0_117

]]></Node>
<StgValue><ssdm name="select_ln903_2"/></StgValue>
</operation>

<operation id="302" st_id="24" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="512" op_0_bw="9">
<![CDATA[
.preheader6:116 %local_A_ping_V_load_3 = load i9 %local_A_ping_V_addr_22

]]></Node>
<StgValue><ssdm name="local_A_ping_V_load_3"/></StgValue>
</operation>

<operation id="303" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln887_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="256" op_0_bw="512">
<![CDATA[
.preheader6:117 %data_split_V_0_118 = trunc i512 %local_A_ping_V_load_3

]]></Node>
<StgValue><ssdm name="data_split_V_0_118"/></StgValue>
</operation>

<operation id="304" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln887_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="256" op_0_bw="256" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader6:118 %data_split_V_1_159 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %local_A_ping_V_load_3, i32 256, i32 511

]]></Node>
<StgValue><ssdm name="data_split_V_1_159"/></StgValue>
</operation>

<operation id="305" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
.preheader6:119 %select_ln903_3 = select i1 %select_ln887_1, i256 %data_split_V_1_159, i256 %data_split_V_0_118

]]></Node>
<StgValue><ssdm name="select_ln903_3"/></StgValue>
</operation>

<operation id="306" st_id="24" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="512" op_0_bw="9">
<![CDATA[
.preheader6:121 %local_A_ping_V_load_4 = load i9 %local_A_ping_V_addr_23

]]></Node>
<StgValue><ssdm name="local_A_ping_V_load_4"/></StgValue>
</operation>

<operation id="307" st_id="24" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="512" op_0_bw="9">
<![CDATA[
.preheader6:126 %local_A_ping_V_load_5 = load i9 %local_A_ping_V_addr_24

]]></Node>
<StgValue><ssdm name="local_A_ping_V_load_5"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="308" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="9" op_0_bw="6">
<![CDATA[
.preheader6:7 %zext_ln897 = zext i6 %tmp_42

]]></Node>
<StgValue><ssdm name="zext_ln897"/></StgValue>
</operation>

<operation id="309" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader6:13 %add_ln897_3 = add i9 %zext_ln897, i9 224

]]></Node>
<StgValue><ssdm name="add_ln897_3"/></StgValue>
</operation>

<operation id="310" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader6:16 %xor_ln897 = xor i6 %tmp_42, i6 32

]]></Node>
<StgValue><ssdm name="xor_ln897"/></StgValue>
</operation>

<operation id="311" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader6:53 %or_ln897_6 = or i9 %tmp_730_cast, i9 192

]]></Node>
<StgValue><ssdm name="or_ln897_6"/></StgValue>
</operation>

<operation id="312" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="64" op_0_bw="9">
<![CDATA[
.preheader6:54 %zext_ln897_8 = zext i9 %or_ln897_6

]]></Node>
<StgValue><ssdm name="zext_ln897_8"/></StgValue>
</operation>

<operation id="313" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="9" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader6:55 %local_A_ping_V_addr_25 = getelementptr i512 %local_A_ping_V, i64 0, i64 %zext_ln897_8

]]></Node>
<StgValue><ssdm name="local_A_ping_V_addr_25"/></StgValue>
</operation>

<operation id="314" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="4" op_0_bw="9">
<![CDATA[
.preheader6:56 %trunc_ln897_3 = trunc i9 %add_ln897_3

]]></Node>
<StgValue><ssdm name="trunc_ln897_3"/></StgValue>
</operation>

<operation id="315" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader6:57 %or_ln897_17 = or i4 %trunc_ln897_3, i4 %select_ln887

]]></Node>
<StgValue><ssdm name="or_ln897_17"/></StgValue>
</operation>

<operation id="316" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="5" op_0_bw="5" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader6:58 %tmp_692 = partselect i5 @_ssdm_op_PartSelect.i5.i9.i32.i32, i9 %add_ln897_3, i32 4, i32 8

]]></Node>
<StgValue><ssdm name="tmp_692"/></StgValue>
</operation>

<operation id="317" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
.preheader6:59 %or_ln897_7 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %tmp_692, i4 %or_ln897_17

]]></Node>
<StgValue><ssdm name="or_ln897_7"/></StgValue>
</operation>

<operation id="318" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="64" op_0_bw="9">
<![CDATA[
.preheader6:60 %zext_ln897_9 = zext i9 %or_ln897_7

]]></Node>
<StgValue><ssdm name="zext_ln897_9"/></StgValue>
</operation>

<operation id="319" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="9" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader6:61 %local_A_ping_V_addr_26 = getelementptr i512 %local_A_ping_V, i64 0, i64 %zext_ln897_9

]]></Node>
<StgValue><ssdm name="local_A_ping_V_addr_26"/></StgValue>
</operation>

<operation id="320" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="4" op_0_bw="6">
<![CDATA[
.preheader6:89 %trunc_ln897_6 = trunc i6 %xor_ln897

]]></Node>
<StgValue><ssdm name="trunc_ln897_6"/></StgValue>
</operation>

<operation id="321" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader6:90 %or_ln897_20 = or i4 %trunc_ln897_6, i4 %select_ln887

]]></Node>
<StgValue><ssdm name="or_ln897_20"/></StgValue>
</operation>

<operation id="322" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="2" op_0_bw="2" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader6:91 %tmp_695 = partselect i2 @_ssdm_op_PartSelect.i2.i6.i32.i32, i6 %xor_ln897, i32 4, i32 5

]]></Node>
<StgValue><ssdm name="tmp_695"/></StgValue>
</operation>

<operation id="323" st_id="25" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader6:110 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_3_0_x052, i256 %select_ln903_1

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="324" st_id="25" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="512" op_0_bw="9">
<![CDATA[
.preheader6:121 %local_A_ping_V_load_4 = load i9 %local_A_ping_V_addr_23

]]></Node>
<StgValue><ssdm name="local_A_ping_V_load_4"/></StgValue>
</operation>

<operation id="325" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln887_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="256" op_0_bw="512">
<![CDATA[
.preheader6:122 %data_split_V_0_119 = trunc i512 %local_A_ping_V_load_4

]]></Node>
<StgValue><ssdm name="data_split_V_0_119"/></StgValue>
</operation>

<operation id="326" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln887_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="256" op_0_bw="256" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader6:123 %data_split_V_1_160 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %local_A_ping_V_load_4, i32 256, i32 511

]]></Node>
<StgValue><ssdm name="data_split_V_1_160"/></StgValue>
</operation>

<operation id="327" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
.preheader6:124 %select_ln903_4 = select i1 %select_ln887_1, i256 %data_split_V_1_160, i256 %data_split_V_0_119

]]></Node>
<StgValue><ssdm name="select_ln903_4"/></StgValue>
</operation>

<operation id="328" st_id="25" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="512" op_0_bw="9">
<![CDATA[
.preheader6:126 %local_A_ping_V_load_5 = load i9 %local_A_ping_V_addr_24

]]></Node>
<StgValue><ssdm name="local_A_ping_V_load_5"/></StgValue>
</operation>

<operation id="329" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln887_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="256" op_0_bw="512">
<![CDATA[
.preheader6:127 %data_split_V_0_120 = trunc i512 %local_A_ping_V_load_5

]]></Node>
<StgValue><ssdm name="data_split_V_0_120"/></StgValue>
</operation>

<operation id="330" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln887_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="256" op_0_bw="256" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader6:128 %data_split_V_1_161 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %local_A_ping_V_load_5, i32 256, i32 511

]]></Node>
<StgValue><ssdm name="data_split_V_1_161"/></StgValue>
</operation>

<operation id="331" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
.preheader6:129 %select_ln903_5 = select i1 %select_ln887_1, i256 %data_split_V_1_161, i256 %data_split_V_0_120

]]></Node>
<StgValue><ssdm name="select_ln903_5"/></StgValue>
</operation>

<operation id="332" st_id="25" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="512" op_0_bw="9">
<![CDATA[
.preheader6:131 %local_A_ping_V_load_6 = load i9 %local_A_ping_V_addr_25

]]></Node>
<StgValue><ssdm name="local_A_ping_V_load_6"/></StgValue>
</operation>

<operation id="333" st_id="25" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="512" op_0_bw="9">
<![CDATA[
.preheader6:136 %local_A_ping_V_load_7 = load i9 %local_A_ping_V_addr_26

]]></Node>
<StgValue><ssdm name="local_A_ping_V_load_7"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="334" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader6:14 %add_ln897_4 = add i9 %zext_ln897, i9 288

]]></Node>
<StgValue><ssdm name="add_ln897_4"/></StgValue>
</operation>

<operation id="335" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader6:15 %add_ln897_5 = add i9 %zext_ln897, i9 352

]]></Node>
<StgValue><ssdm name="add_ln897_5"/></StgValue>
</operation>

<operation id="336" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader6:62 %or_ln897_8 = or i9 %tmp_730_cast, i9 256

]]></Node>
<StgValue><ssdm name="or_ln897_8"/></StgValue>
</operation>

<operation id="337" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="64" op_0_bw="9">
<![CDATA[
.preheader6:63 %zext_ln897_10 = zext i9 %or_ln897_8

]]></Node>
<StgValue><ssdm name="zext_ln897_10"/></StgValue>
</operation>

<operation id="338" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="9" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader6:64 %local_A_ping_V_addr_27 = getelementptr i512 %local_A_ping_V, i64 0, i64 %zext_ln897_10

]]></Node>
<StgValue><ssdm name="local_A_ping_V_addr_27"/></StgValue>
</operation>

<operation id="339" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="4" op_0_bw="9">
<![CDATA[
.preheader6:65 %trunc_ln897_4 = trunc i9 %add_ln897_4

]]></Node>
<StgValue><ssdm name="trunc_ln897_4"/></StgValue>
</operation>

<operation id="340" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader6:66 %or_ln897_18 = or i4 %trunc_ln897_4, i4 %select_ln887

]]></Node>
<StgValue><ssdm name="or_ln897_18"/></StgValue>
</operation>

<operation id="341" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="5" op_0_bw="5" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader6:67 %tmp_693 = partselect i5 @_ssdm_op_PartSelect.i5.i9.i32.i32, i9 %add_ln897_4, i32 4, i32 8

]]></Node>
<StgValue><ssdm name="tmp_693"/></StgValue>
</operation>

<operation id="342" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
.preheader6:68 %or_ln897_9 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %tmp_693, i4 %or_ln897_18

]]></Node>
<StgValue><ssdm name="or_ln897_9"/></StgValue>
</operation>

<operation id="343" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="9">
<![CDATA[
.preheader6:69 %zext_ln897_11 = zext i9 %or_ln897_9

]]></Node>
<StgValue><ssdm name="zext_ln897_11"/></StgValue>
</operation>

<operation id="344" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="9" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader6:70 %local_A_ping_V_addr_28 = getelementptr i512 %local_A_ping_V, i64 0, i64 %zext_ln897_11

]]></Node>
<StgValue><ssdm name="local_A_ping_V_addr_28"/></StgValue>
</operation>

<operation id="345" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="4" op_0_bw="9">
<![CDATA[
.preheader6:74 %trunc_ln897_5 = trunc i9 %add_ln897_5

]]></Node>
<StgValue><ssdm name="trunc_ln897_5"/></StgValue>
</operation>

<operation id="346" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader6:75 %or_ln897_19 = or i4 %trunc_ln897_5, i4 %select_ln887

]]></Node>
<StgValue><ssdm name="or_ln897_19"/></StgValue>
</operation>

<operation id="347" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="5" op_0_bw="5" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader6:76 %tmp_694 = partselect i5 @_ssdm_op_PartSelect.i5.i9.i32.i32, i9 %add_ln897_5, i32 4, i32 8

]]></Node>
<StgValue><ssdm name="tmp_694"/></StgValue>
</operation>

<operation id="348" st_id="26" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader6:115 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_3_0_x052, i256 %select_ln903_2

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="349" st_id="26" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="512" op_0_bw="9">
<![CDATA[
.preheader6:131 %local_A_ping_V_load_6 = load i9 %local_A_ping_V_addr_25

]]></Node>
<StgValue><ssdm name="local_A_ping_V_load_6"/></StgValue>
</operation>

<operation id="350" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln887_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="256" op_0_bw="512">
<![CDATA[
.preheader6:132 %data_split_V_0_121 = trunc i512 %local_A_ping_V_load_6

]]></Node>
<StgValue><ssdm name="data_split_V_0_121"/></StgValue>
</operation>

<operation id="351" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln887_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="256" op_0_bw="256" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader6:133 %data_split_V_1_162 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %local_A_ping_V_load_6, i32 256, i32 511

]]></Node>
<StgValue><ssdm name="data_split_V_1_162"/></StgValue>
</operation>

<operation id="352" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
.preheader6:134 %select_ln903_6 = select i1 %select_ln887_1, i256 %data_split_V_1_162, i256 %data_split_V_0_121

]]></Node>
<StgValue><ssdm name="select_ln903_6"/></StgValue>
</operation>

<operation id="353" st_id="26" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="512" op_0_bw="9">
<![CDATA[
.preheader6:136 %local_A_ping_V_load_7 = load i9 %local_A_ping_V_addr_26

]]></Node>
<StgValue><ssdm name="local_A_ping_V_load_7"/></StgValue>
</operation>

<operation id="354" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln887_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="256" op_0_bw="512">
<![CDATA[
.preheader6:137 %data_split_V_0_122 = trunc i512 %local_A_ping_V_load_7

]]></Node>
<StgValue><ssdm name="data_split_V_0_122"/></StgValue>
</operation>

<operation id="355" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln887_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="256" op_0_bw="256" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader6:138 %data_split_V_1_163 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %local_A_ping_V_load_7, i32 256, i32 511

]]></Node>
<StgValue><ssdm name="data_split_V_1_163"/></StgValue>
</operation>

<operation id="356" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
.preheader6:139 %select_ln903_7 = select i1 %select_ln887_1, i256 %data_split_V_1_163, i256 %data_split_V_0_122

]]></Node>
<StgValue><ssdm name="select_ln903_7"/></StgValue>
</operation>

<operation id="357" st_id="26" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="512" op_0_bw="9">
<![CDATA[
.preheader6:141 %local_A_ping_V_load_8 = load i9 %local_A_ping_V_addr_27

]]></Node>
<StgValue><ssdm name="local_A_ping_V_load_8"/></StgValue>
</operation>

<operation id="358" st_id="26" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="512" op_0_bw="9">
<![CDATA[
.preheader6:146 %local_A_ping_V_load_9 = load i9 %local_A_ping_V_addr_28

]]></Node>
<StgValue><ssdm name="local_A_ping_V_load_9"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="359" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader6:71 %or_ln897_10 = or i9 %tmp_730_cast, i9 320

]]></Node>
<StgValue><ssdm name="or_ln897_10"/></StgValue>
</operation>

<operation id="360" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="64" op_0_bw="9">
<![CDATA[
.preheader6:72 %zext_ln897_12 = zext i9 %or_ln897_10

]]></Node>
<StgValue><ssdm name="zext_ln897_12"/></StgValue>
</operation>

<operation id="361" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="9" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader6:73 %local_A_ping_V_addr_29 = getelementptr i512 %local_A_ping_V, i64 0, i64 %zext_ln897_12

]]></Node>
<StgValue><ssdm name="local_A_ping_V_addr_29"/></StgValue>
</operation>

<operation id="362" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
.preheader6:77 %or_ln897_s = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %tmp_694, i4 %or_ln897_19

]]></Node>
<StgValue><ssdm name="or_ln897_s"/></StgValue>
</operation>

<operation id="363" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="64" op_0_bw="9">
<![CDATA[
.preheader6:78 %zext_ln897_13 = zext i9 %or_ln897_s

]]></Node>
<StgValue><ssdm name="zext_ln897_13"/></StgValue>
</operation>

<operation id="364" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="9" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader6:79 %local_A_ping_V_addr_30 = getelementptr i512 %local_A_ping_V, i64 0, i64 %zext_ln897_13

]]></Node>
<StgValue><ssdm name="local_A_ping_V_addr_30"/></StgValue>
</operation>

<operation id="365" st_id="27" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader6:120 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_3_0_x052, i256 %select_ln903_3

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="366" st_id="27" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="512" op_0_bw="9">
<![CDATA[
.preheader6:141 %local_A_ping_V_load_8 = load i9 %local_A_ping_V_addr_27

]]></Node>
<StgValue><ssdm name="local_A_ping_V_load_8"/></StgValue>
</operation>

<operation id="367" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln887_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="256" op_0_bw="512">
<![CDATA[
.preheader6:142 %data_split_V_0_123 = trunc i512 %local_A_ping_V_load_8

]]></Node>
<StgValue><ssdm name="data_split_V_0_123"/></StgValue>
</operation>

<operation id="368" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln887_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="256" op_0_bw="256" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader6:143 %data_split_V_1_164 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %local_A_ping_V_load_8, i32 256, i32 511

]]></Node>
<StgValue><ssdm name="data_split_V_1_164"/></StgValue>
</operation>

<operation id="369" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
.preheader6:144 %select_ln903_8 = select i1 %select_ln887_1, i256 %data_split_V_1_164, i256 %data_split_V_0_123

]]></Node>
<StgValue><ssdm name="select_ln903_8"/></StgValue>
</operation>

<operation id="370" st_id="27" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="512" op_0_bw="9">
<![CDATA[
.preheader6:146 %local_A_ping_V_load_9 = load i9 %local_A_ping_V_addr_28

]]></Node>
<StgValue><ssdm name="local_A_ping_V_load_9"/></StgValue>
</operation>

<operation id="371" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln887_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="256" op_0_bw="512">
<![CDATA[
.preheader6:147 %data_split_V_0_124 = trunc i512 %local_A_ping_V_load_9

]]></Node>
<StgValue><ssdm name="data_split_V_0_124"/></StgValue>
</operation>

<operation id="372" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln887_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="256" op_0_bw="256" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader6:148 %data_split_V_1_165 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %local_A_ping_V_load_9, i32 256, i32 511

]]></Node>
<StgValue><ssdm name="data_split_V_1_165"/></StgValue>
</operation>

<operation id="373" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
.preheader6:149 %select_ln903_9 = select i1 %select_ln887_1, i256 %data_split_V_1_165, i256 %data_split_V_0_124

]]></Node>
<StgValue><ssdm name="select_ln903_9"/></StgValue>
</operation>

<operation id="374" st_id="27" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="512" op_0_bw="9">
<![CDATA[
.preheader6:151 %local_A_ping_V_load_10 = load i9 %local_A_ping_V_addr_29

]]></Node>
<StgValue><ssdm name="local_A_ping_V_load_10"/></StgValue>
</operation>

<operation id="375" st_id="27" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="512" op_0_bw="9">
<![CDATA[
.preheader6:156 %local_A_ping_V_load_11 = load i9 %local_A_ping_V_addr_30

]]></Node>
<StgValue><ssdm name="local_A_ping_V_load_11"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="376" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader6:80 %or_ln897_12 = or i9 %tmp_730_cast, i9 384

]]></Node>
<StgValue><ssdm name="or_ln897_12"/></StgValue>
</operation>

<operation id="377" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="64" op_0_bw="9">
<![CDATA[
.preheader6:81 %zext_ln897_14 = zext i9 %or_ln897_12

]]></Node>
<StgValue><ssdm name="zext_ln897_14"/></StgValue>
</operation>

<operation id="378" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="9" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader6:82 %local_A_ping_V_addr_31 = getelementptr i512 %local_A_ping_V, i64 0, i64 %zext_ln897_14

]]></Node>
<StgValue><ssdm name="local_A_ping_V_addr_31"/></StgValue>
</operation>

<operation id="379" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="9" op_0_bw="8">
<![CDATA[
.preheader6:83 %sext_ln897 = sext i8 %or_ln897_5

]]></Node>
<StgValue><ssdm name="sext_ln897"/></StgValue>
</operation>

<operation id="380" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="64" op_0_bw="9">
<![CDATA[
.preheader6:84 %zext_ln897_15 = zext i9 %sext_ln897

]]></Node>
<StgValue><ssdm name="zext_ln897_15"/></StgValue>
</operation>

<operation id="381" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="9" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader6:85 %local_A_ping_V_addr_32 = getelementptr i512 %local_A_ping_V, i64 0, i64 %zext_ln897_15

]]></Node>
<StgValue><ssdm name="local_A_ping_V_addr_32"/></StgValue>
</operation>

<operation id="382" st_id="28" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader6:125 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_3_0_x052, i256 %select_ln903_4

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="383" st_id="28" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="512" op_0_bw="9">
<![CDATA[
.preheader6:151 %local_A_ping_V_load_10 = load i9 %local_A_ping_V_addr_29

]]></Node>
<StgValue><ssdm name="local_A_ping_V_load_10"/></StgValue>
</operation>

<operation id="384" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln887_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="256" op_0_bw="512">
<![CDATA[
.preheader6:152 %data_split_V_0_125 = trunc i512 %local_A_ping_V_load_10

]]></Node>
<StgValue><ssdm name="data_split_V_0_125"/></StgValue>
</operation>

<operation id="385" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln887_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="256" op_0_bw="256" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader6:153 %data_split_V_1_166 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %local_A_ping_V_load_10, i32 256, i32 511

]]></Node>
<StgValue><ssdm name="data_split_V_1_166"/></StgValue>
</operation>

<operation id="386" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
.preheader6:154 %select_ln903_10 = select i1 %select_ln887_1, i256 %data_split_V_1_166, i256 %data_split_V_0_125

]]></Node>
<StgValue><ssdm name="select_ln903_10"/></StgValue>
</operation>

<operation id="387" st_id="28" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="512" op_0_bw="9">
<![CDATA[
.preheader6:156 %local_A_ping_V_load_11 = load i9 %local_A_ping_V_addr_30

]]></Node>
<StgValue><ssdm name="local_A_ping_V_load_11"/></StgValue>
</operation>

<operation id="388" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln887_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="256" op_0_bw="512">
<![CDATA[
.preheader6:157 %data_split_V_0_126 = trunc i512 %local_A_ping_V_load_11

]]></Node>
<StgValue><ssdm name="data_split_V_0_126"/></StgValue>
</operation>

<operation id="389" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln887_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="256" op_0_bw="256" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader6:158 %data_split_V_1_167 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %local_A_ping_V_load_11, i32 256, i32 511

]]></Node>
<StgValue><ssdm name="data_split_V_1_167"/></StgValue>
</operation>

<operation id="390" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
.preheader6:159 %select_ln903_11 = select i1 %select_ln887_1, i256 %data_split_V_1_167, i256 %data_split_V_0_126

]]></Node>
<StgValue><ssdm name="select_ln903_11"/></StgValue>
</operation>

<operation id="391" st_id="28" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="512" op_0_bw="9">
<![CDATA[
.preheader6:161 %local_A_ping_V_load_12 = load i9 %local_A_ping_V_addr_31

]]></Node>
<StgValue><ssdm name="local_A_ping_V_load_12"/></StgValue>
</operation>

<operation id="392" st_id="28" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="512" op_0_bw="9">
<![CDATA[
.preheader6:166 %local_A_ping_V_load_13 = load i9 %local_A_ping_V_addr_32

]]></Node>
<StgValue><ssdm name="local_A_ping_V_load_13"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="393" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader6:86 %or_ln897_14 = or i9 %tmp_730_cast, i9 448

]]></Node>
<StgValue><ssdm name="or_ln897_14"/></StgValue>
</operation>

<operation id="394" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="64" op_0_bw="9">
<![CDATA[
.preheader6:87 %zext_ln897_16 = zext i9 %or_ln897_14

]]></Node>
<StgValue><ssdm name="zext_ln897_16"/></StgValue>
</operation>

<operation id="395" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="9" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader6:88 %local_A_ping_V_addr_33 = getelementptr i512 %local_A_ping_V, i64 0, i64 %zext_ln897_16

]]></Node>
<StgValue><ssdm name="local_A_ping_V_addr_33"/></StgValue>
</operation>

<operation id="396" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="6" op_0_bw="6" op_1_bw="2" op_2_bw="4">
<![CDATA[
.preheader6:92 %or_ln897_11 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 %tmp_695, i4 %or_ln897_20

]]></Node>
<StgValue><ssdm name="or_ln897_11"/></StgValue>
</operation>

<operation id="397" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="9" op_0_bw="6">
<![CDATA[
.preheader6:93 %sext_ln897_1 = sext i6 %or_ln897_11

]]></Node>
<StgValue><ssdm name="sext_ln897_1"/></StgValue>
</operation>

<operation id="398" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="64" op_0_bw="9">
<![CDATA[
.preheader6:94 %zext_ln897_17 = zext i9 %sext_ln897_1

]]></Node>
<StgValue><ssdm name="zext_ln897_17"/></StgValue>
</operation>

<operation id="399" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="9" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader6:95 %local_A_ping_V_addr_34 = getelementptr i512 %local_A_ping_V, i64 0, i64 %zext_ln897_17

]]></Node>
<StgValue><ssdm name="local_A_ping_V_addr_34"/></StgValue>
</operation>

<operation id="400" st_id="29" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader6:130 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_3_0_x052, i256 %select_ln903_5

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="401" st_id="29" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="512" op_0_bw="9">
<![CDATA[
.preheader6:161 %local_A_ping_V_load_12 = load i9 %local_A_ping_V_addr_31

]]></Node>
<StgValue><ssdm name="local_A_ping_V_load_12"/></StgValue>
</operation>

<operation id="402" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln887_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="256" op_0_bw="512">
<![CDATA[
.preheader6:162 %data_split_V_0_127 = trunc i512 %local_A_ping_V_load_12

]]></Node>
<StgValue><ssdm name="data_split_V_0_127"/></StgValue>
</operation>

<operation id="403" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln887_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="256" op_0_bw="256" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader6:163 %data_split_V_1_168 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %local_A_ping_V_load_12, i32 256, i32 511

]]></Node>
<StgValue><ssdm name="data_split_V_1_168"/></StgValue>
</operation>

<operation id="404" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
.preheader6:164 %select_ln903_12 = select i1 %select_ln887_1, i256 %data_split_V_1_168, i256 %data_split_V_0_127

]]></Node>
<StgValue><ssdm name="select_ln903_12"/></StgValue>
</operation>

<operation id="405" st_id="29" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="512" op_0_bw="9">
<![CDATA[
.preheader6:166 %local_A_ping_V_load_13 = load i9 %local_A_ping_V_addr_32

]]></Node>
<StgValue><ssdm name="local_A_ping_V_load_13"/></StgValue>
</operation>

<operation id="406" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln887_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="256" op_0_bw="512">
<![CDATA[
.preheader6:167 %data_split_V_0_128 = trunc i512 %local_A_ping_V_load_13

]]></Node>
<StgValue><ssdm name="data_split_V_0_128"/></StgValue>
</operation>

<operation id="407" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln887_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="256" op_0_bw="256" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader6:168 %data_split_V_1_169 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %local_A_ping_V_load_13, i32 256, i32 511

]]></Node>
<StgValue><ssdm name="data_split_V_1_169"/></StgValue>
</operation>

<operation id="408" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
.preheader6:169 %select_ln903_13 = select i1 %select_ln887_1, i256 %data_split_V_1_169, i256 %data_split_V_0_128

]]></Node>
<StgValue><ssdm name="select_ln903_13"/></StgValue>
</operation>

<operation id="409" st_id="29" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="512" op_0_bw="9">
<![CDATA[
.preheader6:171 %local_A_ping_V_load_14 = load i9 %local_A_ping_V_addr_33

]]></Node>
<StgValue><ssdm name="local_A_ping_V_load_14"/></StgValue>
</operation>

<operation id="410" st_id="29" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="512" op_0_bw="9">
<![CDATA[
.preheader6:176 %local_A_ping_V_load_15 = load i9 %local_A_ping_V_addr_34

]]></Node>
<StgValue><ssdm name="local_A_ping_V_load_15"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="411" st_id="30" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader6:135 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_3_0_x052, i256 %select_ln903_6

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="412" st_id="30" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="512" op_0_bw="9">
<![CDATA[
.preheader6:171 %local_A_ping_V_load_14 = load i9 %local_A_ping_V_addr_33

]]></Node>
<StgValue><ssdm name="local_A_ping_V_load_14"/></StgValue>
</operation>

<operation id="413" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln887_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="256" op_0_bw="512">
<![CDATA[
.preheader6:172 %data_split_V_0_129 = trunc i512 %local_A_ping_V_load_14

]]></Node>
<StgValue><ssdm name="data_split_V_0_129"/></StgValue>
</operation>

<operation id="414" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln887_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="256" op_0_bw="256" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader6:173 %data_split_V_1_170 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %local_A_ping_V_load_14, i32 256, i32 511

]]></Node>
<StgValue><ssdm name="data_split_V_1_170"/></StgValue>
</operation>

<operation id="415" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
.preheader6:174 %select_ln903_14 = select i1 %select_ln887_1, i256 %data_split_V_1_170, i256 %data_split_V_0_129

]]></Node>
<StgValue><ssdm name="select_ln903_14"/></StgValue>
</operation>

<operation id="416" st_id="30" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="512" op_0_bw="9">
<![CDATA[
.preheader6:176 %local_A_ping_V_load_15 = load i9 %local_A_ping_V_addr_34

]]></Node>
<StgValue><ssdm name="local_A_ping_V_load_15"/></StgValue>
</operation>

<operation id="417" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln887_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="256" op_0_bw="512">
<![CDATA[
.preheader6:177 %data_split_V_0_130 = trunc i512 %local_A_ping_V_load_15

]]></Node>
<StgValue><ssdm name="data_split_V_0_130"/></StgValue>
</operation>

<operation id="418" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln887_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="256" op_0_bw="256" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader6:178 %data_split_V_1_171 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %local_A_ping_V_load_15, i32 256, i32 511

]]></Node>
<StgValue><ssdm name="data_split_V_1_171"/></StgValue>
</operation>

<operation id="419" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
.preheader6:179 %select_ln903_15 = select i1 %select_ln887_1, i256 %data_split_V_1_171, i256 %data_split_V_0_130

]]></Node>
<StgValue><ssdm name="select_ln903_15"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="420" st_id="31" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader6:140 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_3_0_x052, i256 %select_ln903_7

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="421" st_id="32" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader6:145 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_3_0_x052, i256 %select_ln903_8

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="422" st_id="33" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader6:150 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_3_0_x052, i256 %select_ln903_9

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="423" st_id="34" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader6:155 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_3_0_x052, i256 %select_ln903_10

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="424" st_id="35" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader6:160 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_3_0_x052, i256 %select_ln903_11

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="425" st_id="36" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader6:165 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_3_0_x052, i256 %select_ln903_12

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="426" st_id="37" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader6:170 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_3_0_x052, i256 %select_ln903_13

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="427" st_id="38" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader6:175 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_3_0_x052, i256 %select_ln903_14

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="428" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader6:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_boundary_x0_loop_8_A_IO_L2_in_boundary_x0_loop_9_A_IO_L2_in_boundary_x0_loop_10_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="429" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader6:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 512, i64 512, i64 512

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="430" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader6:23 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_boundary_x0_loop_9_A_IO_L2_in_boundary_x0_loop_10_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="431" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader6:99 %specpipeline_ln889 = specpipeline void @_ssdm_op_SpecPipeline, i32 19, i32 0, i32 0, i32 0, void @empty_49

]]></Node>
<StgValue><ssdm name="specpipeline_ln889"/></StgValue>
</operation>

<operation id="432" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader6:100 %specloopname_ln889 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1192

]]></Node>
<StgValue><ssdm name="specloopname_ln889"/></StgValue>
</operation>

<operation id="433" st_id="39" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader6:180 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_3_0_x052, i256 %select_ln903_15

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="434" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="0">
<![CDATA[
.preheader6:186 %br_ln0 = br void %.preheader6.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="435" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln854" val="0"/>
<literal name="or_ln854" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="0" op_0_bw="0">
<![CDATA[
.loopexit1110.loopexit736:0 %br_ln0 = br void %.loopexit1110

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="436" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln854" val="1"/>
<literal name="or_ln854" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="0" op_0_bw="0">
<![CDATA[
.loopexit1110.loopexit:0 %br_ln0 = br void %.loopexit1110

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="437" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.loopexit1110:0 %arb = xor i1 %and_ln854, i1 1

]]></Node>
<StgValue><ssdm name="arb"/></StgValue>
</operation>

<operation id="438" st_id="40" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit1110:1 %add_ln691_1735 = add i8 %c2_V, i8 1

]]></Node>
<StgValue><ssdm name="add_ln691_1735"/></StgValue>
</operation>

<operation id="439" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.loopexit1110:2 %or_ln691_2 = or i1 %and_ln853_1, i1 %icmp_ln890582

]]></Node>
<StgValue><ssdm name="or_ln691_2"/></StgValue>
</operation>

<operation id="440" st_id="40" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.loopexit1110:3 %c2_V_128 = select i1 %or_ln691_2, i8 1, i8 %add_ln691_1735

]]></Node>
<StgValue><ssdm name="c2_V_128"/></StgValue>
</operation>

<operation id="441" st_id="40" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890582" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.loopexit1110:4 %add_ln890_415 = add i11 %indvar_flatten103, i11 1

]]></Node>
<StgValue><ssdm name="add_ln890_415"/></StgValue>
</operation>

<operation id="442" st_id="40" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
.loopexit1110:5 %select_ln890_640 = select i1 %icmp_ln890582, i11 1, i11 %add_ln890_415

]]></Node>
<StgValue><ssdm name="select_ln890_640"/></StgValue>
</operation>

<operation id="443" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="0" op_0_bw="0">
<![CDATA[
.loopexit1110:6 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="444" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader5.preheader:0 %indvar_flatten51 = phi i6 %add_ln890_409, void %.preheader5, i6 0, void %.preheader5.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten51"/></StgValue>
</operation>

<operation id="445" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader5.preheader:1 %c4_V = phi i5 %select_ln890_627, void %.preheader5, i5 0, void %.preheader5.preheader.preheader

]]></Node>
<StgValue><ssdm name="c4_V"/></StgValue>
</operation>

<operation id="446" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader5.preheader:2 %c5_V_143 = phi i2 %add_ln691_1726, void %.preheader5, i2 0, void %.preheader5.preheader.preheader

]]></Node>
<StgValue><ssdm name="c5_V_143"/></StgValue>
</operation>

<operation id="447" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader5.preheader:3 %add_ln890_409 = add i6 %indvar_flatten51, i6 1

]]></Node>
<StgValue><ssdm name="add_ln890_409"/></StgValue>
</operation>

<operation id="448" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader5.preheader:4 %icmp_ln890_1796 = icmp_eq  i6 %indvar_flatten51, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln890_1796"/></StgValue>
</operation>

<operation id="449" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader5.preheader:5 %br_ln890 = br i1 %icmp_ln890_1796, void %.preheader5, void %.loopexit1109

]]></Node>
<StgValue><ssdm name="br_ln890"/></StgValue>
</operation>

<operation id="450" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1796" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader5:0 %add_ln691_1725 = add i5 %c4_V, i5 1

]]></Node>
<StgValue><ssdm name="add_ln691_1725"/></StgValue>
</operation>

<operation id="451" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1796" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader5:3 %icmp_ln890_1798 = icmp_eq  i2 %c5_V_143, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln890_1798"/></StgValue>
</operation>

<operation id="452" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1796" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader5:4 %select_ln890_626 = select i1 %icmp_ln890_1798, i2 0, i2 %c5_V_143

]]></Node>
<StgValue><ssdm name="select_ln890_626"/></StgValue>
</operation>

<operation id="453" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1796" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader5:5 %select_ln890_627 = select i1 %icmp_ln890_1798, i5 %add_ln691_1725, i5 %c4_V

]]></Node>
<StgValue><ssdm name="select_ln890_627"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="454" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.preheader5:6 %tmp_s = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %select_ln890_627, i1 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="455" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="7" op_0_bw="6">
<![CDATA[
.preheader5:7 %zext_ln890 = zext i6 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln890"/></StgValue>
</operation>

<operation id="456" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="7" op_0_bw="2">
<![CDATA[
.preheader5:8 %zext_ln926 = zext i2 %select_ln890_626

]]></Node>
<StgValue><ssdm name="zext_ln926"/></StgValue>
</operation>

<operation id="457" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader5:9 %add_ln926 = add i7 %zext_ln890, i7 %zext_ln926

]]></Node>
<StgValue><ssdm name="add_ln926"/></StgValue>
</operation>

<operation id="458" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="5" op_0_bw="7">
<![CDATA[
.preheader5:10 %trunc_ln926 = trunc i7 %add_ln926

]]></Node>
<StgValue><ssdm name="trunc_ln926"/></StgValue>
</operation>

<operation id="459" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="11" op_0_bw="11" op_1_bw="7" op_2_bw="4">
<![CDATA[
.preheader5:11 %tmp = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %add_ln926, i4 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="460" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="64" op_0_bw="11">
<![CDATA[
.preheader5:12 %zext_ln926_1 = zext i11 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln926_1"/></StgValue>
</operation>

<operation id="461" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="9" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5:14 %local_A_ping_V_addr_3 = getelementptr i512 %local_A_ping_V, i64 0, i64 %zext_ln926_1

]]></Node>
<StgValue><ssdm name="local_A_ping_V_addr_3"/></StgValue>
</operation>

<operation id="462" st_id="42" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.preheader5:62 %fifo_A_A_IO_L2_in_3_x08_read = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x08

]]></Node>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_3_x08_read"/></StgValue>
</operation>

<operation id="463" st_id="42" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="0" op_0_bw="512" op_1_bw="9">
<![CDATA[
.preheader5:63 %store_ln926 = store i512 %fifo_A_A_IO_L2_in_3_x08_read, i9 %local_A_ping_V_addr_3

]]></Node>
<StgValue><ssdm name="store_ln926"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="464" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
.preheader5:13 %tmp_719_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %trunc_ln926, i4 0

]]></Node>
<StgValue><ssdm name="tmp_719_cast"/></StgValue>
</operation>

<operation id="465" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader5:15 %or_ln926 = or i9 %tmp_719_cast, i9 1

]]></Node>
<StgValue><ssdm name="or_ln926"/></StgValue>
</operation>

<operation id="466" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="64" op_0_bw="9">
<![CDATA[
.preheader5:16 %zext_ln926_2 = zext i9 %or_ln926

]]></Node>
<StgValue><ssdm name="zext_ln926_2"/></StgValue>
</operation>

<operation id="467" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="9" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5:17 %local_A_ping_V_addr_4 = getelementptr i512 %local_A_ping_V, i64 0, i64 %zext_ln926_2

]]></Node>
<StgValue><ssdm name="local_A_ping_V_addr_4"/></StgValue>
</operation>

<operation id="468" st_id="43" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0">
<![CDATA[
.preheader5:64 %fifo_A_A_IO_L2_in_3_x08_read_1 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x08

]]></Node>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_3_x08_read_1"/></StgValue>
</operation>

<operation id="469" st_id="43" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="512" op_1_bw="9">
<![CDATA[
.preheader5:65 %store_ln926 = store i512 %fifo_A_A_IO_L2_in_3_x08_read_1, i9 %local_A_ping_V_addr_4

]]></Node>
<StgValue><ssdm name="store_ln926"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="470" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader5:18 %or_ln926_1 = or i9 %tmp_719_cast, i9 2

]]></Node>
<StgValue><ssdm name="or_ln926_1"/></StgValue>
</operation>

<operation id="471" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="64" op_0_bw="9">
<![CDATA[
.preheader5:19 %zext_ln926_3 = zext i9 %or_ln926_1

]]></Node>
<StgValue><ssdm name="zext_ln926_3"/></StgValue>
</operation>

<operation id="472" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="9" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5:20 %local_A_ping_V_addr_5 = getelementptr i512 %local_A_ping_V, i64 0, i64 %zext_ln926_3

]]></Node>
<StgValue><ssdm name="local_A_ping_V_addr_5"/></StgValue>
</operation>

<operation id="473" st_id="44" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0">
<![CDATA[
.preheader5:66 %fifo_A_A_IO_L2_in_3_x08_read_2 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x08

]]></Node>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_3_x08_read_2"/></StgValue>
</operation>

<operation id="474" st_id="44" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="0" op_0_bw="512" op_1_bw="9">
<![CDATA[
.preheader5:67 %store_ln926 = store i512 %fifo_A_A_IO_L2_in_3_x08_read_2, i9 %local_A_ping_V_addr_5

]]></Node>
<StgValue><ssdm name="store_ln926"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="475" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader5:21 %or_ln926_2 = or i9 %tmp_719_cast, i9 3

]]></Node>
<StgValue><ssdm name="or_ln926_2"/></StgValue>
</operation>

<operation id="476" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="64" op_0_bw="9">
<![CDATA[
.preheader5:22 %zext_ln926_4 = zext i9 %or_ln926_2

]]></Node>
<StgValue><ssdm name="zext_ln926_4"/></StgValue>
</operation>

<operation id="477" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="9" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5:23 %local_A_ping_V_addr_6 = getelementptr i512 %local_A_ping_V, i64 0, i64 %zext_ln926_4

]]></Node>
<StgValue><ssdm name="local_A_ping_V_addr_6"/></StgValue>
</operation>

<operation id="478" st_id="45" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0">
<![CDATA[
.preheader5:68 %fifo_A_A_IO_L2_in_3_x08_read_3 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x08

]]></Node>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_3_x08_read_3"/></StgValue>
</operation>

<operation id="479" st_id="45" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="0" op_0_bw="512" op_1_bw="9">
<![CDATA[
.preheader5:69 %store_ln926 = store i512 %fifo_A_A_IO_L2_in_3_x08_read_3, i9 %local_A_ping_V_addr_6

]]></Node>
<StgValue><ssdm name="store_ln926"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="480" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader5:24 %or_ln926_3 = or i9 %tmp_719_cast, i9 4

]]></Node>
<StgValue><ssdm name="or_ln926_3"/></StgValue>
</operation>

<operation id="481" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="64" op_0_bw="9">
<![CDATA[
.preheader5:25 %zext_ln926_5 = zext i9 %or_ln926_3

]]></Node>
<StgValue><ssdm name="zext_ln926_5"/></StgValue>
</operation>

<operation id="482" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="9" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5:26 %local_A_ping_V_addr_7 = getelementptr i512 %local_A_ping_V, i64 0, i64 %zext_ln926_5

]]></Node>
<StgValue><ssdm name="local_A_ping_V_addr_7"/></StgValue>
</operation>

<operation id="483" st_id="46" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0">
<![CDATA[
.preheader5:70 %fifo_A_A_IO_L2_in_3_x08_read_4 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x08

]]></Node>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_3_x08_read_4"/></StgValue>
</operation>

<operation id="484" st_id="46" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="0" op_0_bw="512" op_1_bw="9">
<![CDATA[
.preheader5:71 %store_ln926 = store i512 %fifo_A_A_IO_L2_in_3_x08_read_4, i9 %local_A_ping_V_addr_7

]]></Node>
<StgValue><ssdm name="store_ln926"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="485" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader5:27 %or_ln926_4 = or i9 %tmp_719_cast, i9 5

]]></Node>
<StgValue><ssdm name="or_ln926_4"/></StgValue>
</operation>

<operation id="486" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="64" op_0_bw="9">
<![CDATA[
.preheader5:28 %zext_ln926_6 = zext i9 %or_ln926_4

]]></Node>
<StgValue><ssdm name="zext_ln926_6"/></StgValue>
</operation>

<operation id="487" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="9" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5:29 %local_A_ping_V_addr_8 = getelementptr i512 %local_A_ping_V, i64 0, i64 %zext_ln926_6

]]></Node>
<StgValue><ssdm name="local_A_ping_V_addr_8"/></StgValue>
</operation>

<operation id="488" st_id="47" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0">
<![CDATA[
.preheader5:72 %fifo_A_A_IO_L2_in_3_x08_read_5 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x08

]]></Node>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_3_x08_read_5"/></StgValue>
</operation>

<operation id="489" st_id="47" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="0" op_0_bw="512" op_1_bw="9">
<![CDATA[
.preheader5:73 %store_ln926 = store i512 %fifo_A_A_IO_L2_in_3_x08_read_5, i9 %local_A_ping_V_addr_8

]]></Node>
<StgValue><ssdm name="store_ln926"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="490" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader5:30 %or_ln926_5 = or i9 %tmp_719_cast, i9 6

]]></Node>
<StgValue><ssdm name="or_ln926_5"/></StgValue>
</operation>

<operation id="491" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="64" op_0_bw="9">
<![CDATA[
.preheader5:31 %zext_ln926_7 = zext i9 %or_ln926_5

]]></Node>
<StgValue><ssdm name="zext_ln926_7"/></StgValue>
</operation>

<operation id="492" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="9" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5:32 %local_A_ping_V_addr_9 = getelementptr i512 %local_A_ping_V, i64 0, i64 %zext_ln926_7

]]></Node>
<StgValue><ssdm name="local_A_ping_V_addr_9"/></StgValue>
</operation>

<operation id="493" st_id="48" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0">
<![CDATA[
.preheader5:74 %fifo_A_A_IO_L2_in_3_x08_read_6 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x08

]]></Node>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_3_x08_read_6"/></StgValue>
</operation>

<operation id="494" st_id="48" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="0" op_0_bw="512" op_1_bw="9">
<![CDATA[
.preheader5:75 %store_ln926 = store i512 %fifo_A_A_IO_L2_in_3_x08_read_6, i9 %local_A_ping_V_addr_9

]]></Node>
<StgValue><ssdm name="store_ln926"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="495" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader5:33 %or_ln926_6 = or i9 %tmp_719_cast, i9 7

]]></Node>
<StgValue><ssdm name="or_ln926_6"/></StgValue>
</operation>

<operation id="496" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="64" op_0_bw="9">
<![CDATA[
.preheader5:34 %zext_ln926_8 = zext i9 %or_ln926_6

]]></Node>
<StgValue><ssdm name="zext_ln926_8"/></StgValue>
</operation>

<operation id="497" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="9" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5:35 %local_A_ping_V_addr_10 = getelementptr i512 %local_A_ping_V, i64 0, i64 %zext_ln926_8

]]></Node>
<StgValue><ssdm name="local_A_ping_V_addr_10"/></StgValue>
</operation>

<operation id="498" st_id="49" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0">
<![CDATA[
.preheader5:76 %fifo_A_A_IO_L2_in_3_x08_read_7 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x08

]]></Node>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_3_x08_read_7"/></StgValue>
</operation>

<operation id="499" st_id="49" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="512" op_1_bw="9">
<![CDATA[
.preheader5:77 %store_ln926 = store i512 %fifo_A_A_IO_L2_in_3_x08_read_7, i9 %local_A_ping_V_addr_10

]]></Node>
<StgValue><ssdm name="store_ln926"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="500" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader5:36 %or_ln926_7 = or i9 %tmp_719_cast, i9 8

]]></Node>
<StgValue><ssdm name="or_ln926_7"/></StgValue>
</operation>

<operation id="501" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="64" op_0_bw="9">
<![CDATA[
.preheader5:37 %zext_ln926_9 = zext i9 %or_ln926_7

]]></Node>
<StgValue><ssdm name="zext_ln926_9"/></StgValue>
</operation>

<operation id="502" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="9" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5:38 %local_A_ping_V_addr_11 = getelementptr i512 %local_A_ping_V, i64 0, i64 %zext_ln926_9

]]></Node>
<StgValue><ssdm name="local_A_ping_V_addr_11"/></StgValue>
</operation>

<operation id="503" st_id="50" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0">
<![CDATA[
.preheader5:78 %fifo_A_A_IO_L2_in_3_x08_read_8 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x08

]]></Node>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_3_x08_read_8"/></StgValue>
</operation>

<operation id="504" st_id="50" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="0" op_0_bw="512" op_1_bw="9">
<![CDATA[
.preheader5:79 %store_ln926 = store i512 %fifo_A_A_IO_L2_in_3_x08_read_8, i9 %local_A_ping_V_addr_11

]]></Node>
<StgValue><ssdm name="store_ln926"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="505" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader5:39 %or_ln926_8 = or i9 %tmp_719_cast, i9 9

]]></Node>
<StgValue><ssdm name="or_ln926_8"/></StgValue>
</operation>

<operation id="506" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="64" op_0_bw="9">
<![CDATA[
.preheader5:40 %zext_ln926_10 = zext i9 %or_ln926_8

]]></Node>
<StgValue><ssdm name="zext_ln926_10"/></StgValue>
</operation>

<operation id="507" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="9" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5:41 %local_A_ping_V_addr_12 = getelementptr i512 %local_A_ping_V, i64 0, i64 %zext_ln926_10

]]></Node>
<StgValue><ssdm name="local_A_ping_V_addr_12"/></StgValue>
</operation>

<operation id="508" st_id="51" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0">
<![CDATA[
.preheader5:80 %fifo_A_A_IO_L2_in_3_x08_read_9 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x08

]]></Node>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_3_x08_read_9"/></StgValue>
</operation>

<operation id="509" st_id="51" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="0" op_0_bw="512" op_1_bw="9">
<![CDATA[
.preheader5:81 %store_ln926 = store i512 %fifo_A_A_IO_L2_in_3_x08_read_9, i9 %local_A_ping_V_addr_12

]]></Node>
<StgValue><ssdm name="store_ln926"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="510" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader5:42 %or_ln926_9 = or i9 %tmp_719_cast, i9 10

]]></Node>
<StgValue><ssdm name="or_ln926_9"/></StgValue>
</operation>

<operation id="511" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="64" op_0_bw="9">
<![CDATA[
.preheader5:43 %zext_ln926_11 = zext i9 %or_ln926_9

]]></Node>
<StgValue><ssdm name="zext_ln926_11"/></StgValue>
</operation>

<operation id="512" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="9" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5:44 %local_A_ping_V_addr_13 = getelementptr i512 %local_A_ping_V, i64 0, i64 %zext_ln926_11

]]></Node>
<StgValue><ssdm name="local_A_ping_V_addr_13"/></StgValue>
</operation>

<operation id="513" st_id="52" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0">
<![CDATA[
.preheader5:82 %fifo_A_A_IO_L2_in_3_x08_read_10 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x08

]]></Node>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_3_x08_read_10"/></StgValue>
</operation>

<operation id="514" st_id="52" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="0" op_0_bw="512" op_1_bw="9">
<![CDATA[
.preheader5:83 %store_ln926 = store i512 %fifo_A_A_IO_L2_in_3_x08_read_10, i9 %local_A_ping_V_addr_13

]]></Node>
<StgValue><ssdm name="store_ln926"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="515" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader5:45 %or_ln926_10 = or i9 %tmp_719_cast, i9 11

]]></Node>
<StgValue><ssdm name="or_ln926_10"/></StgValue>
</operation>

<operation id="516" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="64" op_0_bw="9">
<![CDATA[
.preheader5:46 %zext_ln926_12 = zext i9 %or_ln926_10

]]></Node>
<StgValue><ssdm name="zext_ln926_12"/></StgValue>
</operation>

<operation id="517" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="9" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5:47 %local_A_ping_V_addr_14 = getelementptr i512 %local_A_ping_V, i64 0, i64 %zext_ln926_12

]]></Node>
<StgValue><ssdm name="local_A_ping_V_addr_14"/></StgValue>
</operation>

<operation id="518" st_id="53" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0">
<![CDATA[
.preheader5:84 %fifo_A_A_IO_L2_in_3_x08_read_11 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x08

]]></Node>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_3_x08_read_11"/></StgValue>
</operation>

<operation id="519" st_id="53" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="0" op_0_bw="512" op_1_bw="9">
<![CDATA[
.preheader5:85 %store_ln926 = store i512 %fifo_A_A_IO_L2_in_3_x08_read_11, i9 %local_A_ping_V_addr_14

]]></Node>
<StgValue><ssdm name="store_ln926"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="520" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader5:48 %or_ln926_11 = or i9 %tmp_719_cast, i9 12

]]></Node>
<StgValue><ssdm name="or_ln926_11"/></StgValue>
</operation>

<operation id="521" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="64" op_0_bw="9">
<![CDATA[
.preheader5:49 %zext_ln926_13 = zext i9 %or_ln926_11

]]></Node>
<StgValue><ssdm name="zext_ln926_13"/></StgValue>
</operation>

<operation id="522" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="9" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5:50 %local_A_ping_V_addr_15 = getelementptr i512 %local_A_ping_V, i64 0, i64 %zext_ln926_13

]]></Node>
<StgValue><ssdm name="local_A_ping_V_addr_15"/></StgValue>
</operation>

<operation id="523" st_id="54" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0">
<![CDATA[
.preheader5:86 %fifo_A_A_IO_L2_in_3_x08_read_12 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x08

]]></Node>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_3_x08_read_12"/></StgValue>
</operation>

<operation id="524" st_id="54" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="0" op_0_bw="512" op_1_bw="9">
<![CDATA[
.preheader5:87 %store_ln926 = store i512 %fifo_A_A_IO_L2_in_3_x08_read_12, i9 %local_A_ping_V_addr_15

]]></Node>
<StgValue><ssdm name="store_ln926"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="525" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader5:51 %or_ln926_12 = or i9 %tmp_719_cast, i9 13

]]></Node>
<StgValue><ssdm name="or_ln926_12"/></StgValue>
</operation>

<operation id="526" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="64" op_0_bw="9">
<![CDATA[
.preheader5:52 %zext_ln926_14 = zext i9 %or_ln926_12

]]></Node>
<StgValue><ssdm name="zext_ln926_14"/></StgValue>
</operation>

<operation id="527" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="9" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5:53 %local_A_ping_V_addr_16 = getelementptr i512 %local_A_ping_V, i64 0, i64 %zext_ln926_14

]]></Node>
<StgValue><ssdm name="local_A_ping_V_addr_16"/></StgValue>
</operation>

<operation id="528" st_id="55" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0">
<![CDATA[
.preheader5:88 %fifo_A_A_IO_L2_in_3_x08_read_13 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x08

]]></Node>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_3_x08_read_13"/></StgValue>
</operation>

<operation id="529" st_id="55" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="0" op_0_bw="512" op_1_bw="9">
<![CDATA[
.preheader5:89 %store_ln926 = store i512 %fifo_A_A_IO_L2_in_3_x08_read_13, i9 %local_A_ping_V_addr_16

]]></Node>
<StgValue><ssdm name="store_ln926"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="530" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader5:54 %or_ln926_13 = or i9 %tmp_719_cast, i9 14

]]></Node>
<StgValue><ssdm name="or_ln926_13"/></StgValue>
</operation>

<operation id="531" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="64" op_0_bw="9">
<![CDATA[
.preheader5:55 %zext_ln926_15 = zext i9 %or_ln926_13

]]></Node>
<StgValue><ssdm name="zext_ln926_15"/></StgValue>
</operation>

<operation id="532" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="9" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5:56 %local_A_ping_V_addr_17 = getelementptr i512 %local_A_ping_V, i64 0, i64 %zext_ln926_15

]]></Node>
<StgValue><ssdm name="local_A_ping_V_addr_17"/></StgValue>
</operation>

<operation id="533" st_id="56" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0">
<![CDATA[
.preheader5:90 %fifo_A_A_IO_L2_in_3_x08_read_14 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x08

]]></Node>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_3_x08_read_14"/></StgValue>
</operation>

<operation id="534" st_id="56" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="0" op_0_bw="512" op_1_bw="9">
<![CDATA[
.preheader5:91 %store_ln926 = store i512 %fifo_A_A_IO_L2_in_3_x08_read_14, i9 %local_A_ping_V_addr_17

]]></Node>
<StgValue><ssdm name="store_ln926"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="535" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader5:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_boundary_x0_loop_14_A_IO_L2_in_boundary_x0_loop_15_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="536" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader5:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="537" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader5:57 %or_ln926_14 = or i9 %tmp_719_cast, i9 15

]]></Node>
<StgValue><ssdm name="or_ln926_14"/></StgValue>
</operation>

<operation id="538" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="64" op_0_bw="9">
<![CDATA[
.preheader5:58 %zext_ln926_16 = zext i9 %or_ln926_14

]]></Node>
<StgValue><ssdm name="zext_ln926_16"/></StgValue>
</operation>

<operation id="539" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="9" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5:59 %local_A_ping_V_addr_18 = getelementptr i512 %local_A_ping_V, i64 0, i64 %zext_ln926_16

]]></Node>
<StgValue><ssdm name="local_A_ping_V_addr_18"/></StgValue>
</operation>

<operation id="540" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader5:60 %specpipeline_ln917 = specpipeline void @_ssdm_op_SpecPipeline, i32 17, i32 0, i32 0, i32 0, void @empty_49

]]></Node>
<StgValue><ssdm name="specpipeline_ln917"/></StgValue>
</operation>

<operation id="541" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader5:61 %specloopname_ln917 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1638

]]></Node>
<StgValue><ssdm name="specloopname_ln917"/></StgValue>
</operation>

<operation id="542" st_id="57" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="0">
<![CDATA[
.preheader5:92 %fifo_A_A_IO_L2_in_3_x08_read_15 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_3_x08

]]></Node>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_3_x08_read_15"/></StgValue>
</operation>

<operation id="543" st_id="57" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="0" op_0_bw="512" op_1_bw="9">
<![CDATA[
.preheader5:93 %store_ln926 = store i512 %fifo_A_A_IO_L2_in_3_x08_read_15, i9 %local_A_ping_V_addr_18

]]></Node>
<StgValue><ssdm name="store_ln926"/></StgValue>
</operation>

<operation id="544" st_id="57" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader5:94 %add_ln691_1726 = add i2 %select_ln890_626, i2 1

]]></Node>
<StgValue><ssdm name="add_ln691_1726"/></StgValue>
</operation>

<operation id="545" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="0" op_0_bw="0">
<![CDATA[
.preheader5:95 %br_ln0 = br void %.preheader5.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="546" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit1109:0 %br_ln936 = br i1 %or_ln854, void %.loopexit1110, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln936"/></StgValue>
</operation>

<operation id="547" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln854" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.preheader:0 %br_ln937 = br void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln937"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="548" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
.preheader.preheader:0 %indvar_flatten95 = phi i10 %add_ln890_412, void %.preheader, i10 0, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten95"/></StgValue>
</operation>

<operation id="549" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader.preheader:1 %c5_V_145 = phi i2 %select_ln890_631, void %.preheader, i2 0, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="c5_V_145"/></StgValue>
</operation>

<operation id="550" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
.preheader.preheader:2 %indvar_flatten75 = phi i10 %select_ln890_634, void %.preheader, i10 0, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten75"/></StgValue>
</operation>

<operation id="551" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader.preheader:3 %c6_V_179 = phi i6 %select_ln890_633, void %.preheader, i6 0, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="c6_V_179"/></StgValue>
</operation>

<operation id="552" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader.preheader:4 %c7_V = phi i4 %select_ln691, void %.preheader, i4 0, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="c7_V"/></StgValue>
</operation>

<operation id="553" st_id="59" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:5 %add_ln890_412 = add i10 %indvar_flatten95, i10 1

]]></Node>
<StgValue><ssdm name="add_ln890_412"/></StgValue>
</operation>

<operation id="554" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="4" op_0_bw="4" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:6 %div_i_i3 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %c6_V_179, i32 1, i32 4

]]></Node>
<StgValue><ssdm name="div_i_i3"/></StgValue>
</operation>

<operation id="555" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="1" op_0_bw="6">
<![CDATA[
.preheader.preheader:7 %empty_2523 = trunc i6 %c6_V_179

]]></Node>
<StgValue><ssdm name="empty_2523"/></StgValue>
</operation>

<operation id="556" st_id="59" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:8 %icmp_ln890_1800 = icmp_eq  i10 %indvar_flatten95, i10 512

]]></Node>
<StgValue><ssdm name="icmp_ln890_1800"/></StgValue>
</operation>

<operation id="557" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.preheader:9 %br_ln890 = br i1 %icmp_ln890_1800, void %.preheader, void %.loopexit1110.loopexit

]]></Node>
<StgValue><ssdm name="br_ln890"/></StgValue>
</operation>

<operation id="558" st_id="59" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1800" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader:0 %add_ln691_1729 = add i2 %c5_V_145, i2 1

]]></Node>
<StgValue><ssdm name="add_ln691_1729"/></StgValue>
</operation>

<operation id="559" st_id="59" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1800" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader:3 %icmp_ln890_1802 = icmp_eq  i10 %indvar_flatten75, i10 256

]]></Node>
<StgValue><ssdm name="icmp_ln890_1802"/></StgValue>
</operation>

<operation id="560" st_id="59" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1800" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader:4 %select_ln890_630 = select i1 %icmp_ln890_1802, i6 0, i6 %c6_V_179

]]></Node>
<StgValue><ssdm name="select_ln890_630"/></StgValue>
</operation>

<operation id="561" st_id="59" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1800" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader:5 %select_ln890_631 = select i1 %icmp_ln890_1802, i2 %add_ln691_1729, i2 %c5_V_145

]]></Node>
<StgValue><ssdm name="select_ln890_631"/></StgValue>
</operation>

<operation id="562" st_id="59" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1800" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader:17 %select_ln890_632 = select i1 %icmp_ln890_1802, i4 0, i4 %div_i_i3

]]></Node>
<StgValue><ssdm name="select_ln890_632"/></StgValue>
</operation>

<operation id="563" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1800" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:18 %xor_ln890_5 = xor i1 %icmp_ln890_1802, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln890_5"/></StgValue>
</operation>

<operation id="564" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1800" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:19 %and_ln890_13 = and i1 %empty_2523, i1 %xor_ln890_5

]]></Node>
<StgValue><ssdm name="and_ln890_13"/></StgValue>
</operation>

<operation id="565" st_id="59" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1800" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:20 %icmp_ln890_1803 = icmp_eq  i4 %c7_V, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln890_1803"/></StgValue>
</operation>

<operation id="566" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1800" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:21 %and_ln890_14 = and i1 %icmp_ln890_1803, i1 %xor_ln890_5

]]></Node>
<StgValue><ssdm name="and_ln890_14"/></StgValue>
</operation>

<operation id="567" st_id="59" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1800" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader:22 %add_ln691_1730 = add i6 %select_ln890_630, i6 1

]]></Node>
<StgValue><ssdm name="add_ln691_1730"/></StgValue>
</operation>

<operation id="568" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1800" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="4" op_0_bw="4" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:24 %div_i_i367_mid1 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %add_ln691_1730, i32 1, i32 4

]]></Node>
<StgValue><ssdm name="div_i_i367_mid1"/></StgValue>
</operation>

<operation id="569" st_id="59" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1800" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader:25 %select_ln938 = select i1 %and_ln890_14, i4 %div_i_i367_mid1, i4 %select_ln890_632

]]></Node>
<StgValue><ssdm name="select_ln938"/></StgValue>
</operation>

<operation id="570" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1800" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="1" op_0_bw="6">
<![CDATA[
.preheader:96 %empty_2524 = trunc i6 %add_ln691_1730

]]></Node>
<StgValue><ssdm name="empty_2524"/></StgValue>
</operation>

<operation id="571" st_id="59" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1800" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader:97 %select_ln938_1 = select i1 %and_ln890_14, i1 %empty_2524, i1 %and_ln890_13

]]></Node>
<StgValue><ssdm name="select_ln938_1"/></StgValue>
</operation>

<operation id="572" st_id="59" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1800" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader:98 %select_ln890_633 = select i1 %and_ln890_14, i6 %add_ln691_1730, i6 %select_ln890_630

]]></Node>
<StgValue><ssdm name="select_ln890_633"/></StgValue>
</operation>

<operation id="573" st_id="59" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1800" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:181 %add_ln691_1731 = add i4 %c7_V, i4 1

]]></Node>
<StgValue><ssdm name="add_ln691_1731"/></StgValue>
</operation>

<operation id="574" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1800" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:182 %or_ln691 = or i1 %and_ln890_14, i1 %icmp_ln890_1802

]]></Node>
<StgValue><ssdm name="or_ln691"/></StgValue>
</operation>

<operation id="575" st_id="59" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1800" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader:183 %select_ln691 = select i1 %or_ln691, i4 1, i4 %add_ln691_1731

]]></Node>
<StgValue><ssdm name="select_ln691"/></StgValue>
</operation>

<operation id="576" st_id="59" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1800" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader:184 %add_ln890_411 = add i10 %indvar_flatten75, i10 1

]]></Node>
<StgValue><ssdm name="add_ln890_411"/></StgValue>
</operation>

<operation id="577" st_id="59" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1800" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader:185 %select_ln890_634 = select i1 %icmp_ln890_1802, i10 1, i10 %add_ln890_411

]]></Node>
<StgValue><ssdm name="select_ln890_634"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="578" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="6" op_0_bw="6" op_1_bw="2" op_2_bw="4">
<![CDATA[
.preheader:6 %tmp_40 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 %select_ln890_631, i4 0

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="579" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="7" op_0_bw="6">
<![CDATA[
.preheader:9 %zext_ln948_2 = zext i6 %tmp_40

]]></Node>
<StgValue><ssdm name="zext_ln948_2"/></StgValue>
</operation>

<operation id="580" st_id="60" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader:10 %add_ln948 = add i7 %zext_ln948_2, i7 32

]]></Node>
<StgValue><ssdm name="add_ln948"/></StgValue>
</operation>

<operation id="581" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="64" op_0_bw="64" op_1_bw="58" op_2_bw="2" op_3_bw="4">
<![CDATA[
.preheader:26 %tmp_41 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i2.i4, i58 0, i2 %select_ln890_631, i4 %select_ln938

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="582" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="9" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:28 %local_A_pong_V_addr_16 = getelementptr i512 %local_A_pong_V, i64 0, i64 %tmp_41

]]></Node>
<StgValue><ssdm name="local_A_pong_V_addr_16"/></StgValue>
</operation>

<operation id="583" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="4" op_0_bw="7">
<![CDATA[
.preheader:29 %trunc_ln948 = trunc i7 %add_ln948

]]></Node>
<StgValue><ssdm name="trunc_ln948"/></StgValue>
</operation>

<operation id="584" st_id="60" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:30 %or_ln948 = or i4 %trunc_ln948, i4 %select_ln938

]]></Node>
<StgValue><ssdm name="or_ln948"/></StgValue>
</operation>

<operation id="585" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="3" op_0_bw="3" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:31 %tmp_682 = partselect i3 @_ssdm_op_PartSelect.i3.i7.i32.i32, i7 %add_ln948, i32 4, i32 6

]]></Node>
<StgValue><ssdm name="tmp_682"/></StgValue>
</operation>

<operation id="586" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="7" op_0_bw="7" op_1_bw="3" op_2_bw="4">
<![CDATA[
.preheader:32 %or_ln948_1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %tmp_682, i4 %or_ln948

]]></Node>
<StgValue><ssdm name="or_ln948_1"/></StgValue>
</operation>

<operation id="587" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="64" op_0_bw="7">
<![CDATA[
.preheader:33 %zext_ln948_3 = zext i7 %or_ln948_1

]]></Node>
<StgValue><ssdm name="zext_ln948_3"/></StgValue>
</operation>

<operation id="588" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="9" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:34 %local_A_pong_V_addr_17 = getelementptr i512 %local_A_pong_V, i64 0, i64 %zext_ln948_3

]]></Node>
<StgValue><ssdm name="local_A_pong_V_addr_17"/></StgValue>
</operation>

<operation id="589" st_id="60" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="512" op_0_bw="9">
<![CDATA[
.preheader:101 %local_A_pong_V_load = load i9 %local_A_pong_V_addr_16

]]></Node>
<StgValue><ssdm name="local_A_pong_V_load"/></StgValue>
</operation>

<operation id="590" st_id="60" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="512" op_0_bw="9">
<![CDATA[
.preheader:106 %local_A_pong_V_load_1 = load i9 %local_A_pong_V_addr_17

]]></Node>
<StgValue><ssdm name="local_A_pong_V_load_1"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="591" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="8" op_0_bw="6">
<![CDATA[
.preheader:8 %zext_ln948_1 = zext i6 %tmp_40

]]></Node>
<StgValue><ssdm name="zext_ln948_1"/></StgValue>
</operation>

<operation id="592" st_id="61" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader:11 %add_ln948_1 = add i8 %zext_ln948_1, i8 96

]]></Node>
<StgValue><ssdm name="add_ln948_1"/></StgValue>
</operation>

<operation id="593" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="2" op_3_bw="4">
<![CDATA[
.preheader:27 %tmp_726_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i3.i2.i4, i3 0, i2 %select_ln890_631, i4 %select_ln938

]]></Node>
<StgValue><ssdm name="tmp_726_cast"/></StgValue>
</operation>

<operation id="594" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader:35 %or_ln948_2 = or i9 %tmp_726_cast, i9 64

]]></Node>
<StgValue><ssdm name="or_ln948_2"/></StgValue>
</operation>

<operation id="595" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="64" op_0_bw="9">
<![CDATA[
.preheader:36 %zext_ln948_4 = zext i9 %or_ln948_2

]]></Node>
<StgValue><ssdm name="zext_ln948_4"/></StgValue>
</operation>

<operation id="596" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="9" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:37 %local_A_pong_V_addr_18 = getelementptr i512 %local_A_pong_V, i64 0, i64 %zext_ln948_4

]]></Node>
<StgValue><ssdm name="local_A_pong_V_addr_18"/></StgValue>
</operation>

<operation id="597" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="4" op_0_bw="8">
<![CDATA[
.preheader:38 %trunc_ln948_1 = trunc i8 %add_ln948_1

]]></Node>
<StgValue><ssdm name="trunc_ln948_1"/></StgValue>
</operation>

<operation id="598" st_id="61" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:39 %or_ln948_13 = or i4 %trunc_ln948_1, i4 %select_ln938

]]></Node>
<StgValue><ssdm name="or_ln948_13"/></StgValue>
</operation>

<operation id="599" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="4" op_0_bw="4" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:40 %tmp_683 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %add_ln948_1, i32 4, i32 7

]]></Node>
<StgValue><ssdm name="tmp_683"/></StgValue>
</operation>

<operation id="600" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader:41 %or_ln948_3 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %tmp_683, i4 %or_ln948_13

]]></Node>
<StgValue><ssdm name="or_ln948_3"/></StgValue>
</operation>

<operation id="601" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="64" op_0_bw="8">
<![CDATA[
.preheader:42 %zext_ln948_5 = zext i8 %or_ln948_3

]]></Node>
<StgValue><ssdm name="zext_ln948_5"/></StgValue>
</operation>

<operation id="602" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="9" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:43 %local_A_pong_V_addr_19 = getelementptr i512 %local_A_pong_V, i64 0, i64 %zext_ln948_5

]]></Node>
<StgValue><ssdm name="local_A_pong_V_addr_19"/></StgValue>
</operation>

<operation id="603" st_id="61" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="512" op_0_bw="9">
<![CDATA[
.preheader:101 %local_A_pong_V_load = load i9 %local_A_pong_V_addr_16

]]></Node>
<StgValue><ssdm name="local_A_pong_V_load"/></StgValue>
</operation>

<operation id="604" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln938_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="256" op_0_bw="512">
<![CDATA[
.preheader:102 %data_split_V_0_99 = trunc i512 %local_A_pong_V_load

]]></Node>
<StgValue><ssdm name="data_split_V_0_99"/></StgValue>
</operation>

<operation id="605" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln938_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="256" op_0_bw="256" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:103 %data_split_V_1_140 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %local_A_pong_V_load, i32 256, i32 511

]]></Node>
<StgValue><ssdm name="data_split_V_1_140"/></StgValue>
</operation>

<operation id="606" st_id="61" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
.preheader:104 %select_ln954 = select i1 %select_ln938_1, i256 %data_split_V_1_140, i256 %data_split_V_0_99

]]></Node>
<StgValue><ssdm name="select_ln954"/></StgValue>
</operation>

<operation id="607" st_id="61" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="512" op_0_bw="9">
<![CDATA[
.preheader:106 %local_A_pong_V_load_1 = load i9 %local_A_pong_V_addr_17

]]></Node>
<StgValue><ssdm name="local_A_pong_V_load_1"/></StgValue>
</operation>

<operation id="608" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln938_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="256" op_0_bw="512">
<![CDATA[
.preheader:107 %data_split_V_0_100 = trunc i512 %local_A_pong_V_load_1

]]></Node>
<StgValue><ssdm name="data_split_V_0_100"/></StgValue>
</operation>

<operation id="609" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln938_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="256" op_0_bw="256" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:108 %data_split_V_1_141 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %local_A_pong_V_load_1, i32 256, i32 511

]]></Node>
<StgValue><ssdm name="data_split_V_1_141"/></StgValue>
</operation>

<operation id="610" st_id="61" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
.preheader:109 %select_ln954_1 = select i1 %select_ln938_1, i256 %data_split_V_1_141, i256 %data_split_V_0_100

]]></Node>
<StgValue><ssdm name="select_ln954_1"/></StgValue>
</operation>

<operation id="611" st_id="61" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="512" op_0_bw="9">
<![CDATA[
.preheader:111 %local_A_pong_V_load_2 = load i9 %local_A_pong_V_addr_18

]]></Node>
<StgValue><ssdm name="local_A_pong_V_load_2"/></StgValue>
</operation>

<operation id="612" st_id="61" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="512" op_0_bw="9">
<![CDATA[
.preheader:116 %local_A_pong_V_load_3 = load i9 %local_A_pong_V_addr_19

]]></Node>
<StgValue><ssdm name="local_A_pong_V_load_3"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="613" st_id="62" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader:12 %add_ln948_2 = add i8 %zext_ln948_1, i8 160

]]></Node>
<StgValue><ssdm name="add_ln948_2"/></StgValue>
</operation>

<operation id="614" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader:44 %or_ln948_4 = or i9 %tmp_726_cast, i9 128

]]></Node>
<StgValue><ssdm name="or_ln948_4"/></StgValue>
</operation>

<operation id="615" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="64" op_0_bw="9">
<![CDATA[
.preheader:45 %zext_ln948_6 = zext i9 %or_ln948_4

]]></Node>
<StgValue><ssdm name="zext_ln948_6"/></StgValue>
</operation>

<operation id="616" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="9" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:46 %local_A_pong_V_addr_20 = getelementptr i512 %local_A_pong_V, i64 0, i64 %zext_ln948_6

]]></Node>
<StgValue><ssdm name="local_A_pong_V_addr_20"/></StgValue>
</operation>

<operation id="617" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="4" op_0_bw="8">
<![CDATA[
.preheader:47 %trunc_ln948_2 = trunc i8 %add_ln948_2

]]></Node>
<StgValue><ssdm name="trunc_ln948_2"/></StgValue>
</operation>

<operation id="618" st_id="62" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:48 %or_ln948_16 = or i4 %trunc_ln948_2, i4 %select_ln938

]]></Node>
<StgValue><ssdm name="or_ln948_16"/></StgValue>
</operation>

<operation id="619" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="4" op_0_bw="4" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:49 %tmp_684 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %add_ln948_2, i32 4, i32 7

]]></Node>
<StgValue><ssdm name="tmp_684"/></StgValue>
</operation>

<operation id="620" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader:50 %or_ln948_5 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %tmp_684, i4 %or_ln948_16

]]></Node>
<StgValue><ssdm name="or_ln948_5"/></StgValue>
</operation>

<operation id="621" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="64" op_0_bw="8">
<![CDATA[
.preheader:51 %zext_ln948_7 = zext i8 %or_ln948_5

]]></Node>
<StgValue><ssdm name="zext_ln948_7"/></StgValue>
</operation>

<operation id="622" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="9" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:52 %local_A_pong_V_addr_21 = getelementptr i512 %local_A_pong_V, i64 0, i64 %zext_ln948_7

]]></Node>
<StgValue><ssdm name="local_A_pong_V_addr_21"/></StgValue>
</operation>

<operation id="623" st_id="62" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256">
<![CDATA[
.preheader:105 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_3_0_x052, i256 %select_ln954

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="624" st_id="62" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="512" op_0_bw="9">
<![CDATA[
.preheader:111 %local_A_pong_V_load_2 = load i9 %local_A_pong_V_addr_18

]]></Node>
<StgValue><ssdm name="local_A_pong_V_load_2"/></StgValue>
</operation>

<operation id="625" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln938_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="256" op_0_bw="512">
<![CDATA[
.preheader:112 %data_split_V_0_101 = trunc i512 %local_A_pong_V_load_2

]]></Node>
<StgValue><ssdm name="data_split_V_0_101"/></StgValue>
</operation>

<operation id="626" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln938_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="256" op_0_bw="256" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:113 %data_split_V_1_142 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %local_A_pong_V_load_2, i32 256, i32 511

]]></Node>
<StgValue><ssdm name="data_split_V_1_142"/></StgValue>
</operation>

<operation id="627" st_id="62" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
.preheader:114 %select_ln954_2 = select i1 %select_ln938_1, i256 %data_split_V_1_142, i256 %data_split_V_0_101

]]></Node>
<StgValue><ssdm name="select_ln954_2"/></StgValue>
</operation>

<operation id="628" st_id="62" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="512" op_0_bw="9">
<![CDATA[
.preheader:116 %local_A_pong_V_load_3 = load i9 %local_A_pong_V_addr_19

]]></Node>
<StgValue><ssdm name="local_A_pong_V_load_3"/></StgValue>
</operation>

<operation id="629" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln938_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="256" op_0_bw="512">
<![CDATA[
.preheader:117 %data_split_V_0_102 = trunc i512 %local_A_pong_V_load_3

]]></Node>
<StgValue><ssdm name="data_split_V_0_102"/></StgValue>
</operation>

<operation id="630" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln938_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="256" op_0_bw="256" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:118 %data_split_V_1_143 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %local_A_pong_V_load_3, i32 256, i32 511

]]></Node>
<StgValue><ssdm name="data_split_V_1_143"/></StgValue>
</operation>

<operation id="631" st_id="62" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
.preheader:119 %select_ln954_3 = select i1 %select_ln938_1, i256 %data_split_V_1_143, i256 %data_split_V_0_102

]]></Node>
<StgValue><ssdm name="select_ln954_3"/></StgValue>
</operation>

<operation id="632" st_id="62" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="512" op_0_bw="9">
<![CDATA[
.preheader:121 %local_A_pong_V_load_4 = load i9 %local_A_pong_V_addr_20

]]></Node>
<StgValue><ssdm name="local_A_pong_V_load_4"/></StgValue>
</operation>

<operation id="633" st_id="62" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="512" op_0_bw="9">
<![CDATA[
.preheader:126 %local_A_pong_V_load_5 = load i9 %local_A_pong_V_addr_21

]]></Node>
<StgValue><ssdm name="local_A_pong_V_load_5"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="634" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="9" op_0_bw="6">
<![CDATA[
.preheader:7 %zext_ln948 = zext i6 %tmp_40

]]></Node>
<StgValue><ssdm name="zext_ln948"/></StgValue>
</operation>

<operation id="635" st_id="63" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader:13 %add_ln948_3 = add i9 %zext_ln948, i9 224

]]></Node>
<StgValue><ssdm name="add_ln948_3"/></StgValue>
</operation>

<operation id="636" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader:53 %or_ln948_6 = or i9 %tmp_726_cast, i9 192

]]></Node>
<StgValue><ssdm name="or_ln948_6"/></StgValue>
</operation>

<operation id="637" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="64" op_0_bw="9">
<![CDATA[
.preheader:54 %zext_ln948_8 = zext i9 %or_ln948_6

]]></Node>
<StgValue><ssdm name="zext_ln948_8"/></StgValue>
</operation>

<operation id="638" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="9" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:55 %local_A_pong_V_addr_22 = getelementptr i512 %local_A_pong_V, i64 0, i64 %zext_ln948_8

]]></Node>
<StgValue><ssdm name="local_A_pong_V_addr_22"/></StgValue>
</operation>

<operation id="639" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="4" op_0_bw="9">
<![CDATA[
.preheader:56 %trunc_ln948_3 = trunc i9 %add_ln948_3

]]></Node>
<StgValue><ssdm name="trunc_ln948_3"/></StgValue>
</operation>

<operation id="640" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:57 %or_ln948_17 = or i4 %trunc_ln948_3, i4 %select_ln938

]]></Node>
<StgValue><ssdm name="or_ln948_17"/></StgValue>
</operation>

<operation id="641" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="5" op_0_bw="5" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:58 %tmp_685 = partselect i5 @_ssdm_op_PartSelect.i5.i9.i32.i32, i9 %add_ln948_3, i32 4, i32 8

]]></Node>
<StgValue><ssdm name="tmp_685"/></StgValue>
</operation>

<operation id="642" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
.preheader:59 %or_ln948_7 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %tmp_685, i4 %or_ln948_17

]]></Node>
<StgValue><ssdm name="or_ln948_7"/></StgValue>
</operation>

<operation id="643" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="64" op_0_bw="9">
<![CDATA[
.preheader:60 %zext_ln948_9 = zext i9 %or_ln948_7

]]></Node>
<StgValue><ssdm name="zext_ln948_9"/></StgValue>
</operation>

<operation id="644" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="9" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:61 %local_A_pong_V_addr_23 = getelementptr i512 %local_A_pong_V, i64 0, i64 %zext_ln948_9

]]></Node>
<StgValue><ssdm name="local_A_pong_V_addr_23"/></StgValue>
</operation>

<operation id="645" st_id="63" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader:110 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_3_0_x052, i256 %select_ln954_1

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="646" st_id="63" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="512" op_0_bw="9">
<![CDATA[
.preheader:121 %local_A_pong_V_load_4 = load i9 %local_A_pong_V_addr_20

]]></Node>
<StgValue><ssdm name="local_A_pong_V_load_4"/></StgValue>
</operation>

<operation id="647" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln938_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="256" op_0_bw="512">
<![CDATA[
.preheader:122 %data_split_V_0_103 = trunc i512 %local_A_pong_V_load_4

]]></Node>
<StgValue><ssdm name="data_split_V_0_103"/></StgValue>
</operation>

<operation id="648" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln938_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="256" op_0_bw="256" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:123 %data_split_V_1_144 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %local_A_pong_V_load_4, i32 256, i32 511

]]></Node>
<StgValue><ssdm name="data_split_V_1_144"/></StgValue>
</operation>

<operation id="649" st_id="63" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
.preheader:124 %select_ln954_4 = select i1 %select_ln938_1, i256 %data_split_V_1_144, i256 %data_split_V_0_103

]]></Node>
<StgValue><ssdm name="select_ln954_4"/></StgValue>
</operation>

<operation id="650" st_id="63" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="512" op_0_bw="9">
<![CDATA[
.preheader:126 %local_A_pong_V_load_5 = load i9 %local_A_pong_V_addr_21

]]></Node>
<StgValue><ssdm name="local_A_pong_V_load_5"/></StgValue>
</operation>

<operation id="651" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln938_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="256" op_0_bw="512">
<![CDATA[
.preheader:127 %data_split_V_0_104 = trunc i512 %local_A_pong_V_load_5

]]></Node>
<StgValue><ssdm name="data_split_V_0_104"/></StgValue>
</operation>

<operation id="652" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln938_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="256" op_0_bw="256" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:128 %data_split_V_1_145 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %local_A_pong_V_load_5, i32 256, i32 511

]]></Node>
<StgValue><ssdm name="data_split_V_1_145"/></StgValue>
</operation>

<operation id="653" st_id="63" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
.preheader:129 %select_ln954_5 = select i1 %select_ln938_1, i256 %data_split_V_1_145, i256 %data_split_V_0_104

]]></Node>
<StgValue><ssdm name="select_ln954_5"/></StgValue>
</operation>

<operation id="654" st_id="63" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="512" op_0_bw="9">
<![CDATA[
.preheader:131 %local_A_pong_V_load_6 = load i9 %local_A_pong_V_addr_22

]]></Node>
<StgValue><ssdm name="local_A_pong_V_load_6"/></StgValue>
</operation>

<operation id="655" st_id="63" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="512" op_0_bw="9">
<![CDATA[
.preheader:136 %local_A_pong_V_load_7 = load i9 %local_A_pong_V_addr_23

]]></Node>
<StgValue><ssdm name="local_A_pong_V_load_7"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="656" st_id="64" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader:14 %add_ln948_4 = add i9 %zext_ln948, i9 288

]]></Node>
<StgValue><ssdm name="add_ln948_4"/></StgValue>
</operation>

<operation id="657" st_id="64" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader:15 %add_ln948_5 = add i9 %zext_ln948, i9 352

]]></Node>
<StgValue><ssdm name="add_ln948_5"/></StgValue>
</operation>

<operation id="658" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader:16 %xor_ln948 = xor i6 %tmp_40, i6 32

]]></Node>
<StgValue><ssdm name="xor_ln948"/></StgValue>
</operation>

<operation id="659" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader:62 %or_ln948_8 = or i9 %tmp_726_cast, i9 256

]]></Node>
<StgValue><ssdm name="or_ln948_8"/></StgValue>
</operation>

<operation id="660" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="64" op_0_bw="9">
<![CDATA[
.preheader:63 %zext_ln948_10 = zext i9 %or_ln948_8

]]></Node>
<StgValue><ssdm name="zext_ln948_10"/></StgValue>
</operation>

<operation id="661" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="9" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:64 %local_A_pong_V_addr_24 = getelementptr i512 %local_A_pong_V, i64 0, i64 %zext_ln948_10

]]></Node>
<StgValue><ssdm name="local_A_pong_V_addr_24"/></StgValue>
</operation>

<operation id="662" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="4" op_0_bw="9">
<![CDATA[
.preheader:65 %trunc_ln948_4 = trunc i9 %add_ln948_4

]]></Node>
<StgValue><ssdm name="trunc_ln948_4"/></StgValue>
</operation>

<operation id="663" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:66 %or_ln948_18 = or i4 %trunc_ln948_4, i4 %select_ln938

]]></Node>
<StgValue><ssdm name="or_ln948_18"/></StgValue>
</operation>

<operation id="664" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="5" op_0_bw="5" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:67 %tmp_686 = partselect i5 @_ssdm_op_PartSelect.i5.i9.i32.i32, i9 %add_ln948_4, i32 4, i32 8

]]></Node>
<StgValue><ssdm name="tmp_686"/></StgValue>
</operation>

<operation id="665" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
.preheader:68 %or_ln948_9 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %tmp_686, i4 %or_ln948_18

]]></Node>
<StgValue><ssdm name="or_ln948_9"/></StgValue>
</operation>

<operation id="666" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="64" op_0_bw="9">
<![CDATA[
.preheader:69 %zext_ln948_11 = zext i9 %or_ln948_9

]]></Node>
<StgValue><ssdm name="zext_ln948_11"/></StgValue>
</operation>

<operation id="667" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="9" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:70 %local_A_pong_V_addr_25 = getelementptr i512 %local_A_pong_V, i64 0, i64 %zext_ln948_11

]]></Node>
<StgValue><ssdm name="local_A_pong_V_addr_25"/></StgValue>
</operation>

<operation id="668" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="4" op_0_bw="9">
<![CDATA[
.preheader:74 %trunc_ln948_5 = trunc i9 %add_ln948_5

]]></Node>
<StgValue><ssdm name="trunc_ln948_5"/></StgValue>
</operation>

<operation id="669" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:75 %or_ln948_19 = or i4 %trunc_ln948_5, i4 %select_ln938

]]></Node>
<StgValue><ssdm name="or_ln948_19"/></StgValue>
</operation>

<operation id="670" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="5" op_0_bw="5" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:76 %tmp_687 = partselect i5 @_ssdm_op_PartSelect.i5.i9.i32.i32, i9 %add_ln948_5, i32 4, i32 8

]]></Node>
<StgValue><ssdm name="tmp_687"/></StgValue>
</operation>

<operation id="671" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="4" op_0_bw="6">
<![CDATA[
.preheader:89 %trunc_ln948_6 = trunc i6 %xor_ln948

]]></Node>
<StgValue><ssdm name="trunc_ln948_6"/></StgValue>
</operation>

<operation id="672" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:90 %or_ln948_20 = or i4 %trunc_ln948_6, i4 %select_ln938

]]></Node>
<StgValue><ssdm name="or_ln948_20"/></StgValue>
</operation>

<operation id="673" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="2" op_0_bw="2" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:91 %tmp_688 = partselect i2 @_ssdm_op_PartSelect.i2.i6.i32.i32, i6 %xor_ln948, i32 4, i32 5

]]></Node>
<StgValue><ssdm name="tmp_688"/></StgValue>
</operation>

<operation id="674" st_id="64" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader:115 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_3_0_x052, i256 %select_ln954_2

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="675" st_id="64" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="512" op_0_bw="9">
<![CDATA[
.preheader:131 %local_A_pong_V_load_6 = load i9 %local_A_pong_V_addr_22

]]></Node>
<StgValue><ssdm name="local_A_pong_V_load_6"/></StgValue>
</operation>

<operation id="676" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln938_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="256" op_0_bw="512">
<![CDATA[
.preheader:132 %data_split_V_0_105 = trunc i512 %local_A_pong_V_load_6

]]></Node>
<StgValue><ssdm name="data_split_V_0_105"/></StgValue>
</operation>

<operation id="677" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln938_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="256" op_0_bw="256" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:133 %data_split_V_1_146 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %local_A_pong_V_load_6, i32 256, i32 511

]]></Node>
<StgValue><ssdm name="data_split_V_1_146"/></StgValue>
</operation>

<operation id="678" st_id="64" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
.preheader:134 %select_ln954_6 = select i1 %select_ln938_1, i256 %data_split_V_1_146, i256 %data_split_V_0_105

]]></Node>
<StgValue><ssdm name="select_ln954_6"/></StgValue>
</operation>

<operation id="679" st_id="64" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="512" op_0_bw="9">
<![CDATA[
.preheader:136 %local_A_pong_V_load_7 = load i9 %local_A_pong_V_addr_23

]]></Node>
<StgValue><ssdm name="local_A_pong_V_load_7"/></StgValue>
</operation>

<operation id="680" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln938_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="256" op_0_bw="512">
<![CDATA[
.preheader:137 %data_split_V_0_106 = trunc i512 %local_A_pong_V_load_7

]]></Node>
<StgValue><ssdm name="data_split_V_0_106"/></StgValue>
</operation>

<operation id="681" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln938_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="256" op_0_bw="256" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:138 %data_split_V_1_147 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %local_A_pong_V_load_7, i32 256, i32 511

]]></Node>
<StgValue><ssdm name="data_split_V_1_147"/></StgValue>
</operation>

<operation id="682" st_id="64" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
.preheader:139 %select_ln954_7 = select i1 %select_ln938_1, i256 %data_split_V_1_147, i256 %data_split_V_0_106

]]></Node>
<StgValue><ssdm name="select_ln954_7"/></StgValue>
</operation>

<operation id="683" st_id="64" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="512" op_0_bw="9">
<![CDATA[
.preheader:141 %local_A_pong_V_load_8 = load i9 %local_A_pong_V_addr_24

]]></Node>
<StgValue><ssdm name="local_A_pong_V_load_8"/></StgValue>
</operation>

<operation id="684" st_id="64" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="512" op_0_bw="9">
<![CDATA[
.preheader:146 %local_A_pong_V_load_9 = load i9 %local_A_pong_V_addr_25

]]></Node>
<StgValue><ssdm name="local_A_pong_V_load_9"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="685" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader:71 %or_ln948_10 = or i9 %tmp_726_cast, i9 320

]]></Node>
<StgValue><ssdm name="or_ln948_10"/></StgValue>
</operation>

<operation id="686" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="64" op_0_bw="9">
<![CDATA[
.preheader:72 %zext_ln948_12 = zext i9 %or_ln948_10

]]></Node>
<StgValue><ssdm name="zext_ln948_12"/></StgValue>
</operation>

<operation id="687" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="9" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:73 %local_A_pong_V_addr_26 = getelementptr i512 %local_A_pong_V, i64 0, i64 %zext_ln948_12

]]></Node>
<StgValue><ssdm name="local_A_pong_V_addr_26"/></StgValue>
</operation>

<operation id="688" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
.preheader:77 %or_ln948_s = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %tmp_687, i4 %or_ln948_19

]]></Node>
<StgValue><ssdm name="or_ln948_s"/></StgValue>
</operation>

<operation id="689" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="64" op_0_bw="9">
<![CDATA[
.preheader:78 %zext_ln948_13 = zext i9 %or_ln948_s

]]></Node>
<StgValue><ssdm name="zext_ln948_13"/></StgValue>
</operation>

<operation id="690" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="9" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:79 %local_A_pong_V_addr_27 = getelementptr i512 %local_A_pong_V, i64 0, i64 %zext_ln948_13

]]></Node>
<StgValue><ssdm name="local_A_pong_V_addr_27"/></StgValue>
</operation>

<operation id="691" st_id="65" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader:120 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_3_0_x052, i256 %select_ln954_3

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="692" st_id="65" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="512" op_0_bw="9">
<![CDATA[
.preheader:141 %local_A_pong_V_load_8 = load i9 %local_A_pong_V_addr_24

]]></Node>
<StgValue><ssdm name="local_A_pong_V_load_8"/></StgValue>
</operation>

<operation id="693" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln938_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="256" op_0_bw="512">
<![CDATA[
.preheader:142 %data_split_V_0_107 = trunc i512 %local_A_pong_V_load_8

]]></Node>
<StgValue><ssdm name="data_split_V_0_107"/></StgValue>
</operation>

<operation id="694" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln938_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="256" op_0_bw="256" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:143 %data_split_V_1_148 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %local_A_pong_V_load_8, i32 256, i32 511

]]></Node>
<StgValue><ssdm name="data_split_V_1_148"/></StgValue>
</operation>

<operation id="695" st_id="65" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
.preheader:144 %select_ln954_8 = select i1 %select_ln938_1, i256 %data_split_V_1_148, i256 %data_split_V_0_107

]]></Node>
<StgValue><ssdm name="select_ln954_8"/></StgValue>
</operation>

<operation id="696" st_id="65" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="512" op_0_bw="9">
<![CDATA[
.preheader:146 %local_A_pong_V_load_9 = load i9 %local_A_pong_V_addr_25

]]></Node>
<StgValue><ssdm name="local_A_pong_V_load_9"/></StgValue>
</operation>

<operation id="697" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln938_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="256" op_0_bw="512">
<![CDATA[
.preheader:147 %data_split_V_0_108 = trunc i512 %local_A_pong_V_load_9

]]></Node>
<StgValue><ssdm name="data_split_V_0_108"/></StgValue>
</operation>

<operation id="698" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln938_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="256" op_0_bw="256" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:148 %data_split_V_1_149 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %local_A_pong_V_load_9, i32 256, i32 511

]]></Node>
<StgValue><ssdm name="data_split_V_1_149"/></StgValue>
</operation>

<operation id="699" st_id="65" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
.preheader:149 %select_ln954_9 = select i1 %select_ln938_1, i256 %data_split_V_1_149, i256 %data_split_V_0_108

]]></Node>
<StgValue><ssdm name="select_ln954_9"/></StgValue>
</operation>

<operation id="700" st_id="65" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="512" op_0_bw="9">
<![CDATA[
.preheader:151 %local_A_pong_V_load_10 = load i9 %local_A_pong_V_addr_26

]]></Node>
<StgValue><ssdm name="local_A_pong_V_load_10"/></StgValue>
</operation>

<operation id="701" st_id="65" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="512" op_0_bw="9">
<![CDATA[
.preheader:156 %local_A_pong_V_load_11 = load i9 %local_A_pong_V_addr_27

]]></Node>
<StgValue><ssdm name="local_A_pong_V_load_11"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="702" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader:80 %or_ln948_12 = or i9 %tmp_726_cast, i9 384

]]></Node>
<StgValue><ssdm name="or_ln948_12"/></StgValue>
</operation>

<operation id="703" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="64" op_0_bw="9">
<![CDATA[
.preheader:81 %zext_ln948_14 = zext i9 %or_ln948_12

]]></Node>
<StgValue><ssdm name="zext_ln948_14"/></StgValue>
</operation>

<operation id="704" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="9" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:82 %local_A_pong_V_addr_28 = getelementptr i512 %local_A_pong_V, i64 0, i64 %zext_ln948_14

]]></Node>
<StgValue><ssdm name="local_A_pong_V_addr_28"/></StgValue>
</operation>

<operation id="705" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="9" op_0_bw="8">
<![CDATA[
.preheader:83 %sext_ln948 = sext i8 %or_ln948_5

]]></Node>
<StgValue><ssdm name="sext_ln948"/></StgValue>
</operation>

<operation id="706" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="64" op_0_bw="9">
<![CDATA[
.preheader:84 %zext_ln948_15 = zext i9 %sext_ln948

]]></Node>
<StgValue><ssdm name="zext_ln948_15"/></StgValue>
</operation>

<operation id="707" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="9" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:85 %local_A_pong_V_addr_29 = getelementptr i512 %local_A_pong_V, i64 0, i64 %zext_ln948_15

]]></Node>
<StgValue><ssdm name="local_A_pong_V_addr_29"/></StgValue>
</operation>

<operation id="708" st_id="66" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader:125 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_3_0_x052, i256 %select_ln954_4

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="709" st_id="66" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="512" op_0_bw="9">
<![CDATA[
.preheader:151 %local_A_pong_V_load_10 = load i9 %local_A_pong_V_addr_26

]]></Node>
<StgValue><ssdm name="local_A_pong_V_load_10"/></StgValue>
</operation>

<operation id="710" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln938_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="256" op_0_bw="512">
<![CDATA[
.preheader:152 %data_split_V_0_109 = trunc i512 %local_A_pong_V_load_10

]]></Node>
<StgValue><ssdm name="data_split_V_0_109"/></StgValue>
</operation>

<operation id="711" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln938_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="256" op_0_bw="256" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:153 %data_split_V_1_150 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %local_A_pong_V_load_10, i32 256, i32 511

]]></Node>
<StgValue><ssdm name="data_split_V_1_150"/></StgValue>
</operation>

<operation id="712" st_id="66" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
.preheader:154 %select_ln954_10 = select i1 %select_ln938_1, i256 %data_split_V_1_150, i256 %data_split_V_0_109

]]></Node>
<StgValue><ssdm name="select_ln954_10"/></StgValue>
</operation>

<operation id="713" st_id="66" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="512" op_0_bw="9">
<![CDATA[
.preheader:156 %local_A_pong_V_load_11 = load i9 %local_A_pong_V_addr_27

]]></Node>
<StgValue><ssdm name="local_A_pong_V_load_11"/></StgValue>
</operation>

<operation id="714" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln938_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="256" op_0_bw="512">
<![CDATA[
.preheader:157 %data_split_V_0_110 = trunc i512 %local_A_pong_V_load_11

]]></Node>
<StgValue><ssdm name="data_split_V_0_110"/></StgValue>
</operation>

<operation id="715" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln938_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="256" op_0_bw="256" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:158 %data_split_V_1_151 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %local_A_pong_V_load_11, i32 256, i32 511

]]></Node>
<StgValue><ssdm name="data_split_V_1_151"/></StgValue>
</operation>

<operation id="716" st_id="66" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
.preheader:159 %select_ln954_11 = select i1 %select_ln938_1, i256 %data_split_V_1_151, i256 %data_split_V_0_110

]]></Node>
<StgValue><ssdm name="select_ln954_11"/></StgValue>
</operation>

<operation id="717" st_id="66" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="512" op_0_bw="9">
<![CDATA[
.preheader:161 %local_A_pong_V_load_12 = load i9 %local_A_pong_V_addr_28

]]></Node>
<StgValue><ssdm name="local_A_pong_V_load_12"/></StgValue>
</operation>

<operation id="718" st_id="66" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="512" op_0_bw="9">
<![CDATA[
.preheader:166 %local_A_pong_V_load_13 = load i9 %local_A_pong_V_addr_29

]]></Node>
<StgValue><ssdm name="local_A_pong_V_load_13"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="719" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader:86 %or_ln948_14 = or i9 %tmp_726_cast, i9 448

]]></Node>
<StgValue><ssdm name="or_ln948_14"/></StgValue>
</operation>

<operation id="720" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="64" op_0_bw="9">
<![CDATA[
.preheader:87 %zext_ln948_16 = zext i9 %or_ln948_14

]]></Node>
<StgValue><ssdm name="zext_ln948_16"/></StgValue>
</operation>

<operation id="721" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="9" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:88 %local_A_pong_V_addr_30 = getelementptr i512 %local_A_pong_V, i64 0, i64 %zext_ln948_16

]]></Node>
<StgValue><ssdm name="local_A_pong_V_addr_30"/></StgValue>
</operation>

<operation id="722" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="6" op_0_bw="6" op_1_bw="2" op_2_bw="4">
<![CDATA[
.preheader:92 %or_ln948_11 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 %tmp_688, i4 %or_ln948_20

]]></Node>
<StgValue><ssdm name="or_ln948_11"/></StgValue>
</operation>

<operation id="723" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="9" op_0_bw="6">
<![CDATA[
.preheader:93 %sext_ln948_1 = sext i6 %or_ln948_11

]]></Node>
<StgValue><ssdm name="sext_ln948_1"/></StgValue>
</operation>

<operation id="724" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="64" op_0_bw="9">
<![CDATA[
.preheader:94 %zext_ln948_17 = zext i9 %sext_ln948_1

]]></Node>
<StgValue><ssdm name="zext_ln948_17"/></StgValue>
</operation>

<operation id="725" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="9" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:95 %local_A_pong_V_addr_31 = getelementptr i512 %local_A_pong_V, i64 0, i64 %zext_ln948_17

]]></Node>
<StgValue><ssdm name="local_A_pong_V_addr_31"/></StgValue>
</operation>

<operation id="726" st_id="67" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader:130 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_3_0_x052, i256 %select_ln954_5

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="727" st_id="67" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="512" op_0_bw="9">
<![CDATA[
.preheader:161 %local_A_pong_V_load_12 = load i9 %local_A_pong_V_addr_28

]]></Node>
<StgValue><ssdm name="local_A_pong_V_load_12"/></StgValue>
</operation>

<operation id="728" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln938_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="256" op_0_bw="512">
<![CDATA[
.preheader:162 %data_split_V_0_111 = trunc i512 %local_A_pong_V_load_12

]]></Node>
<StgValue><ssdm name="data_split_V_0_111"/></StgValue>
</operation>

<operation id="729" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln938_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="256" op_0_bw="256" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:163 %data_split_V_1_152 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %local_A_pong_V_load_12, i32 256, i32 511

]]></Node>
<StgValue><ssdm name="data_split_V_1_152"/></StgValue>
</operation>

<operation id="730" st_id="67" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
.preheader:164 %select_ln954_12 = select i1 %select_ln938_1, i256 %data_split_V_1_152, i256 %data_split_V_0_111

]]></Node>
<StgValue><ssdm name="select_ln954_12"/></StgValue>
</operation>

<operation id="731" st_id="67" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="512" op_0_bw="9">
<![CDATA[
.preheader:166 %local_A_pong_V_load_13 = load i9 %local_A_pong_V_addr_29

]]></Node>
<StgValue><ssdm name="local_A_pong_V_load_13"/></StgValue>
</operation>

<operation id="732" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln938_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="256" op_0_bw="512">
<![CDATA[
.preheader:167 %data_split_V_0_112 = trunc i512 %local_A_pong_V_load_13

]]></Node>
<StgValue><ssdm name="data_split_V_0_112"/></StgValue>
</operation>

<operation id="733" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln938_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="256" op_0_bw="256" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:168 %data_split_V_1_153 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %local_A_pong_V_load_13, i32 256, i32 511

]]></Node>
<StgValue><ssdm name="data_split_V_1_153"/></StgValue>
</operation>

<operation id="734" st_id="67" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
.preheader:169 %select_ln954_13 = select i1 %select_ln938_1, i256 %data_split_V_1_153, i256 %data_split_V_0_112

]]></Node>
<StgValue><ssdm name="select_ln954_13"/></StgValue>
</operation>

<operation id="735" st_id="67" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="512" op_0_bw="9">
<![CDATA[
.preheader:171 %local_A_pong_V_load_14 = load i9 %local_A_pong_V_addr_30

]]></Node>
<StgValue><ssdm name="local_A_pong_V_load_14"/></StgValue>
</operation>

<operation id="736" st_id="67" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="512" op_0_bw="9">
<![CDATA[
.preheader:176 %local_A_pong_V_load_15 = load i9 %local_A_pong_V_addr_31

]]></Node>
<StgValue><ssdm name="local_A_pong_V_load_15"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="737" st_id="68" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader:135 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_3_0_x052, i256 %select_ln954_6

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="738" st_id="68" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="512" op_0_bw="9">
<![CDATA[
.preheader:171 %local_A_pong_V_load_14 = load i9 %local_A_pong_V_addr_30

]]></Node>
<StgValue><ssdm name="local_A_pong_V_load_14"/></StgValue>
</operation>

<operation id="739" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln938_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="256" op_0_bw="512">
<![CDATA[
.preheader:172 %data_split_V_0_113 = trunc i512 %local_A_pong_V_load_14

]]></Node>
<StgValue><ssdm name="data_split_V_0_113"/></StgValue>
</operation>

<operation id="740" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln938_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="256" op_0_bw="256" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:173 %data_split_V_1_154 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %local_A_pong_V_load_14, i32 256, i32 511

]]></Node>
<StgValue><ssdm name="data_split_V_1_154"/></StgValue>
</operation>

<operation id="741" st_id="68" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
.preheader:174 %select_ln954_14 = select i1 %select_ln938_1, i256 %data_split_V_1_154, i256 %data_split_V_0_113

]]></Node>
<StgValue><ssdm name="select_ln954_14"/></StgValue>
</operation>

<operation id="742" st_id="68" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="512" op_0_bw="9">
<![CDATA[
.preheader:176 %local_A_pong_V_load_15 = load i9 %local_A_pong_V_addr_31

]]></Node>
<StgValue><ssdm name="local_A_pong_V_load_15"/></StgValue>
</operation>

<operation id="743" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln938_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="256" op_0_bw="512">
<![CDATA[
.preheader:177 %data_split_V_0_114 = trunc i512 %local_A_pong_V_load_15

]]></Node>
<StgValue><ssdm name="data_split_V_0_114"/></StgValue>
</operation>

<operation id="744" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln938_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="256" op_0_bw="256" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:178 %data_split_V_1_155 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %local_A_pong_V_load_15, i32 256, i32 511

]]></Node>
<StgValue><ssdm name="data_split_V_1_155"/></StgValue>
</operation>

<operation id="745" st_id="68" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
.preheader:179 %select_ln954_15 = select i1 %select_ln938_1, i256 %data_split_V_1_155, i256 %data_split_V_0_114

]]></Node>
<StgValue><ssdm name="select_ln954_15"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="746" st_id="69" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader:140 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_3_0_x052, i256 %select_ln954_7

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="747" st_id="70" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader:145 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_3_0_x052, i256 %select_ln954_8

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="748" st_id="71" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader:150 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_3_0_x052, i256 %select_ln954_9

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="749" st_id="72" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader:155 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_3_0_x052, i256 %select_ln954_10

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="750" st_id="73" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader:160 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_3_0_x052, i256 %select_ln954_11

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="751" st_id="74" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader:165 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_3_0_x052, i256 %select_ln954_12

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="752" st_id="75" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader:170 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_3_0_x052, i256 %select_ln954_13

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="753" st_id="76" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader:175 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_3_0_x052, i256 %select_ln954_14

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="754" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_boundary_x0_loop_17_A_IO_L2_in_boundary_x0_loop_18_A_IO_L2_in_boundary_x0_loop_19_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="755" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 512, i64 512, i64 512

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="756" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader:23 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_boundary_x0_loop_18_A_IO_L2_in_boundary_x0_loop_19_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="757" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader:99 %specpipeline_ln940 = specpipeline void @_ssdm_op_SpecPipeline, i32 19, i32 0, i32 0, i32 0, void @empty_49

]]></Node>
<StgValue><ssdm name="specpipeline_ln940"/></StgValue>
</operation>

<operation id="758" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader:100 %specloopname_ln940 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1636

]]></Node>
<StgValue><ssdm name="specloopname_ln940"/></StgValue>
</operation>

<operation id="759" st_id="77" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="0">
<![CDATA[
.preheader:180 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_3_0_x052, i256 %select_ln954_15

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="760" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="0" op_0_bw="0">
<![CDATA[
.preheader:186 %br_ln0 = br void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="761" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
.preheader177.preheader:0 %indvar_flatten165 = phi i14 %add_ln890_408, void %.preheader177, i14 0, void %.preheader177.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten165"/></StgValue>
</operation>

<operation id="762" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader177.preheader:1 %c5_V = phi i2 %select_ln890_621, void %.preheader177, i2 0, void %.preheader177.preheader.preheader

]]></Node>
<StgValue><ssdm name="c5_V"/></StgValue>
</operation>

<operation id="763" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
.preheader177.preheader:2 %indvar_flatten137 = phi i14 %select_ln890_625, void %.preheader177, i14 0, void %.preheader177.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten137"/></StgValue>
</operation>

<operation id="764" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader177.preheader:3 %c6_V = phi i6 %select_ln890_623, void %.preheader177, i6 0, void %.preheader177.preheader.preheader

]]></Node>
<StgValue><ssdm name="c6_V"/></StgValue>
</operation>

<operation id="765" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
.preheader177.preheader:4 %indvar_flatten125 = phi i9 %select_ln890_624, void %.preheader177, i9 0, void %.preheader177.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten125"/></StgValue>
</operation>

<operation id="766" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader177.preheader:5 %c8_V = phi i5 %add_ln691_1724, void %.preheader177, i5 0, void %.preheader177.preheader.preheader

]]></Node>
<StgValue><ssdm name="c8_V"/></StgValue>
</operation>

<operation id="767" st_id="78" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader177.preheader:6 %add_ln890_408 = add i14 %indvar_flatten165, i14 1

]]></Node>
<StgValue><ssdm name="add_ln890_408"/></StgValue>
</operation>

<operation id="768" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="4" op_0_bw="4" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader177.preheader:7 %div_i_i = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %c6_V, i32 1, i32 4

]]></Node>
<StgValue><ssdm name="div_i_i"/></StgValue>
</operation>

<operation id="769" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="1" op_0_bw="6">
<![CDATA[
.preheader177.preheader:8 %empty_2525 = trunc i6 %c6_V

]]></Node>
<StgValue><ssdm name="empty_2525"/></StgValue>
</operation>

<operation id="770" st_id="78" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader177.preheader:9 %icmp_ln890_1792 = icmp_eq  i14 %indvar_flatten165, i14 8192

]]></Node>
<StgValue><ssdm name="icmp_ln890_1792"/></StgValue>
</operation>

<operation id="771" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader177.preheader:10 %br_ln890 = br i1 %icmp_ln890_1792, void %.preheader177, void %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln890"/></StgValue>
</operation>

<operation id="772" st_id="78" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1792" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader177:0 %add_ln691 = add i2 %c5_V, i2 1

]]></Node>
<StgValue><ssdm name="add_ln691"/></StgValue>
</operation>

<operation id="773" st_id="78" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1792" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader177:3 %icmp_ln890_1793 = icmp_eq  i14 %indvar_flatten137, i14 4096

]]></Node>
<StgValue><ssdm name="icmp_ln890_1793"/></StgValue>
</operation>

<operation id="774" st_id="78" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1792" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader177:4 %select_ln890 = select i1 %icmp_ln890_1793, i6 0, i6 %c6_V

]]></Node>
<StgValue><ssdm name="select_ln890"/></StgValue>
</operation>

<operation id="775" st_id="78" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1792" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader177:5 %select_ln890_621 = select i1 %icmp_ln890_1793, i2 %add_ln691, i2 %c5_V

]]></Node>
<StgValue><ssdm name="select_ln890_621"/></StgValue>
</operation>

<operation id="776" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1792" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader177:8 %xor_ln890 = xor i1 %icmp_ln890_1793, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln890"/></StgValue>
</operation>

<operation id="777" st_id="78" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1792" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader177:10 %icmp_ln890_1794 = icmp_eq  i5 %c8_V, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln890_1794"/></StgValue>
</operation>

<operation id="778" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1792" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader177:11 %and_ln890_11 = and i1 %icmp_ln890_1794, i1 %xor_ln890

]]></Node>
<StgValue><ssdm name="and_ln890_11"/></StgValue>
</operation>

<operation id="779" st_id="78" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1792" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader177:12 %icmp_ln890_1795 = icmp_eq  i9 %indvar_flatten125, i9 128

]]></Node>
<StgValue><ssdm name="icmp_ln890_1795"/></StgValue>
</operation>

<operation id="780" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1792" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader177:13 %and_ln890_12 = and i1 %icmp_ln890_1795, i1 %xor_ln890

]]></Node>
<StgValue><ssdm name="and_ln890_12"/></StgValue>
</operation>

<operation id="781" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1792" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader177:20 %xor_ln976 = xor i1 %icmp_ln890_1795, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln976"/></StgValue>
</operation>

<operation id="782" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1792" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader177:21 %or_ln976 = or i1 %icmp_ln890_1793, i1 %xor_ln976

]]></Node>
<StgValue><ssdm name="or_ln976"/></StgValue>
</operation>

<operation id="783" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1792" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader177:22 %and_ln976 = and i1 %and_ln890_11, i1 %or_ln976

]]></Node>
<StgValue><ssdm name="and_ln976"/></StgValue>
</operation>

<operation id="784" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1792" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader177:25 %or_ln978 = or i1 %and_ln976, i1 %and_ln890_12

]]></Node>
<StgValue><ssdm name="or_ln978"/></StgValue>
</operation>

<operation id="785" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1792" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader177:26 %or_ln978_1 = or i1 %or_ln978, i1 %icmp_ln890_1793

]]></Node>
<StgValue><ssdm name="or_ln978_1"/></StgValue>
</operation>

<operation id="786" st_id="78" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1792" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader177:27 %select_ln978 = select i1 %or_ln978_1, i5 0, i5 %c8_V

]]></Node>
<StgValue><ssdm name="select_ln978"/></StgValue>
</operation>

<operation id="787" st_id="78" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1792" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader177:41 %add_ln890 = add i9 %indvar_flatten125, i9 1

]]></Node>
<StgValue><ssdm name="add_ln890"/></StgValue>
</operation>

<operation id="788" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1792" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader177:42 %or_ln890 = or i1 %and_ln890_12, i1 %icmp_ln890_1793

]]></Node>
<StgValue><ssdm name="or_ln890"/></StgValue>
</operation>

<operation id="789" st_id="78" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1792" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.preheader177:43 %select_ln890_624 = select i1 %or_ln890, i9 1, i9 %add_ln890

]]></Node>
<StgValue><ssdm name="select_ln890_624"/></StgValue>
</operation>

<operation id="790" st_id="78" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1792" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader177:44 %add_ln890_407 = add i14 %indvar_flatten137, i14 1

]]></Node>
<StgValue><ssdm name="add_ln890_407"/></StgValue>
</operation>

<operation id="791" st_id="78" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1792" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
.preheader177:45 %select_ln890_625 = select i1 %icmp_ln890_1793, i14 1, i14 %add_ln890_407

]]></Node>
<StgValue><ssdm name="select_ln890_625"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="792" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="5" op_0_bw="2">
<![CDATA[
.preheader177:6 %zext_ln986 = zext i2 %select_ln890_621

]]></Node>
<StgValue><ssdm name="zext_ln986"/></StgValue>
</operation>

<operation id="793" st_id="79" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln890_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader177:7 %select_ln890_622 = select i1 %icmp_ln890_1793, i4 0, i4 %div_i_i

]]></Node>
<StgValue><ssdm name="select_ln890_622"/></StgValue>
</operation>

<operation id="794" st_id="79" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader177:14 %add_ln691_1723 = add i6 %select_ln890, i6 1

]]></Node>
<StgValue><ssdm name="add_ln691_1723"/></StgValue>
</operation>

<operation id="795" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln890_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="4" op_0_bw="4" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader177:16 %div_i_i203_mid1 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %add_ln691_1723, i32 1, i32 4

]]></Node>
<StgValue><ssdm name="div_i_i203_mid1"/></StgValue>
</operation>

<operation id="796" st_id="79" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader177:17 %select_ln976 = select i1 %and_ln890_12, i4 %div_i_i203_mid1, i4 %select_ln890_622

]]></Node>
<StgValue><ssdm name="select_ln976"/></StgValue>
</operation>

<operation id="797" st_id="79" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader177:23 %select_ln890_623 = select i1 %and_ln890_12, i6 %add_ln691_1723, i6 %select_ln890

]]></Node>
<StgValue><ssdm name="select_ln890_623"/></StgValue>
</operation>

<operation id="798" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader177:28 %shl_ln986 = shl i5 %select_ln978, i5 1

]]></Node>
<StgValue><ssdm name="shl_ln986"/></StgValue>
</operation>

<operation id="799" st_id="79" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader177:29 %add_ln986 = add i5 %shl_ln986, i5 %zext_ln986

]]></Node>
<StgValue><ssdm name="add_ln986"/></StgValue>
</operation>

<operation id="800" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
.preheader177:30 %or_ln = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %add_ln986, i4 %select_ln976

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="801" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="64" op_0_bw="9">
<![CDATA[
.preheader177:31 %zext_ln986_1 = zext i9 %or_ln

]]></Node>
<StgValue><ssdm name="zext_ln986_1"/></StgValue>
</operation>

<operation id="802" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="9" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader177:32 %local_A_ping_V_addr = getelementptr i512 %local_A_ping_V, i64 0, i64 %zext_ln986_1

]]></Node>
<StgValue><ssdm name="local_A_ping_V_addr"/></StgValue>
</operation>

<operation id="803" st_id="79" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="512" op_0_bw="9">
<![CDATA[
.preheader177:35 %in_data_V = load i9 %local_A_ping_V_addr

]]></Node>
<StgValue><ssdm name="in_data_V"/></StgValue>
</operation>

<operation id="804" st_id="79" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader177:40 %add_ln691_1724 = add i5 %select_ln978, i5 1

]]></Node>
<StgValue><ssdm name="add_ln691_1724"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="805" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln890_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader177:9 %and_ln890 = and i1 %empty_2525, i1 %xor_ln890

]]></Node>
<StgValue><ssdm name="and_ln890"/></StgValue>
</operation>

<operation id="806" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln890_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="1" op_0_bw="6">
<![CDATA[
.preheader177:18 %empty_2526 = trunc i6 %add_ln691_1723

]]></Node>
<StgValue><ssdm name="empty_2526"/></StgValue>
</operation>

<operation id="807" st_id="80" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader177:19 %select_ln976_1 = select i1 %and_ln890_12, i1 %empty_2526, i1 %and_ln890

]]></Node>
<StgValue><ssdm name="select_ln976_1"/></StgValue>
</operation>

<operation id="808" st_id="80" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="512" op_0_bw="9">
<![CDATA[
.preheader177:35 %in_data_V = load i9 %local_A_ping_V_addr

]]></Node>
<StgValue><ssdm name="in_data_V"/></StgValue>
</operation>

<operation id="809" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="256" op_0_bw="512">
<![CDATA[
.preheader177:36 %data_split_V_0 = trunc i512 %in_data_V

]]></Node>
<StgValue><ssdm name="data_split_V_0"/></StgValue>
</operation>

<operation id="810" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="256" op_0_bw="256" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader177:37 %data_split_V_1 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %in_data_V, i32 256, i32 511

]]></Node>
<StgValue><ssdm name="data_split_V_1"/></StgValue>
</operation>

<operation id="811" st_id="80" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
.preheader177:38 %select_ln992 = select i1 %select_ln976_1, i256 %data_split_V_1, i256 %data_split_V_0

]]></Node>
<StgValue><ssdm name="select_ln992"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="812" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader177:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_boundary_x0_loop_22_A_IO_L2_in_boundary_x0_loop_24_A_IO_L2_in_boundary_x0_loop_25_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="813" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader177:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8192, i64 8192, i64 8192

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="814" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader177:15 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_boundary_x0_loop_23_A_IO_L2_in_boundary_x0_loop_24_A_IO_L2_in_boundary_x0_loop_25_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="815" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader177:24 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_boundary_x0_loop_24_A_IO_L2_in_boundary_x0_loop_25_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="816" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader177:33 %specpipeline_ln980 = specpipeline void @_ssdm_op_SpecPipeline, i32 4, i32 0, i32 0, i32 0, void @empty_49

]]></Node>
<StgValue><ssdm name="specpipeline_ln980"/></StgValue>
</operation>

<operation id="817" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader177:34 %specloopname_ln980 = specloopname void @_ssdm_op_SpecLoopName, void @empty_314

]]></Node>
<StgValue><ssdm name="specloopname_ln980"/></StgValue>
</operation>

<operation id="818" st_id="81" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256">
<![CDATA[
.preheader177:39 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_3_0_x052, i256 %select_ln992

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="819" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="0" op_0_bw="0">
<![CDATA[
.preheader177:46 %br_ln0 = br void %.preheader177.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="820" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="0">
<![CDATA[
.loopexit:0 %ret_ln1031 = ret

]]></Node>
<StgValue><ssdm name="ret_ln1031"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
