#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Oct  7 14:38:55 2024
# Process ID: 9424
# Current directory: C:/github/amba_bus/soc_AMBA_BUS
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent24992 C:\github\amba_bus\soc_AMBA_BUS\soc_AMBA_BUS.xpr
# Log file: C:/github/amba_bus/soc_AMBA_BUS/vivado.log
# Journal file: C:/github/amba_bus/soc_AMBA_BUS\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/micro_blaze_AMBA_BUS/micro_blaze_AMBA_BUS.bd}
ipx::edit_ip_in_project -upgrade true -name myip_potato_axi_v1_0_project -directory C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.tmp/myip_potato_axi_v1_0_project c:/github/amba_bus/ip_repo/myip_potato_axi_1.0/component.xml
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files c:/github/amba_bus/ip_repo/myip_potato_axi_1.0/src/amba_axi_project.sv] -no_script -reset -force -quiet
remove_files  c:/github/amba_bus/ip_repo/myip_potato_axi_1.0/src/amba_axi_project.sv
export_ip_user_files -of_objects  [get_files c:/github/amba_bus/ip_repo/myip_potato_axi_1.0/src/top_axi_potato.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files c:/github/amba_bus/ip_repo/myip_potato_axi_1.0/hdl/myip_potato_axi_v1_0.v] -no_script -reset -force -quiet
remove_files  {c:/github/amba_bus/ip_repo/myip_potato_axi_1.0/src/top_axi_potato.v c:/github/amba_bus/ip_repo/myip_potato_axi_1.0/hdl/myip_potato_axi_v1_0.v}
add_files -norecurse -copy_to c:/github/amba_bus/ip_repo/myip_potato_axi_1.0/src {C:/github/amba_bus/amba_axi_project.sv C:/github/amba_bus/top_axi_potato.v}
add_files -norecurse {C:/github/amba_bus/amba_axi_project.sv C:/github/amba_bus/top_axi_potato.v}
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top myip_potato_axi_v1_0_S00_AXI [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
close_project
create_peripheral xilinx.com user myip_test_axi_1 1.0 -dir C:/github/amba_bus/soc_AMBA_BUS/../ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core xilinx.com:user:myip_test_axi_1:1.0]
set_property VALUE 8 [ipx::get_bus_parameters WIZ_NUM_REG -of_objects [ipx::get_bus_interfaces S00_AXI -of_objects [ipx::find_open_core xilinx.com:user:myip_test_axi_1:1.0]]]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design -force [ipx::find_open_core xilinx.com:user:myip_test_axi_1:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:myip_test_axi_1:1.0]
set_property  ip_repo_paths  {C:/github/amba_bus/soc_AMBA_BUS/../ip_repo/myip_test_axi_1_1.0 C:/github/amba_bus/ip_repo/myip_potato_axi_1.0 C:/github/amba_bus/ip_repo/myip_axi_interface_1.0} [current_project]
update_ip_catalog -rebuild
ipx::edit_ip_in_project -upgrade true -name edit_myip_test_axi_1_v1_0 -directory C:/github/amba_bus/soc_AMBA_BUS/../ip_repo c:/github/amba_bus/ip_repo/myip_test_axi_1_1.0/component.xml
update_compile_order -fileset sources_1
add_files -norecurse -copy_to c:/github/amba_bus/ip_repo/myip_test_axi_1_1.0/src {C:/github/amba_bus/amba_axi_project.sv C:/github/amba_bus/top_axi_potato.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/github/amba_bus/ip_repo/myip_test_axi_1_1.0
delete_bd_objs [get_bd_intf_nets microblaze_0_axi_periph_M02_AXI] [get_bd_nets myip_potato_axi_0_led] [get_bd_cells myip_potato_axi_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:myip_test_axi_1:1.0 myip_test_axi_1_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_0/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_0/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/myip_test_axi_1_0/S00_AXI} ddr_seg {Auto} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins myip_test_axi_1_0/S00_AXI]
regenerate_bd_layout
connect_bd_net [get_bd_ports led] [get_bd_pins myip_test_axi_1_0/led]
set_property location {1669 268} [get_bd_ports led]
regenerate_bd_layout
validate_bd_design
make_wrapper -files [get_files C:/github/amba_bus/soc_AMBA_BUS/soc_AMBA_BUS.srcs/sources_1/bd/micro_blaze_AMBA_BUS/micro_blaze_AMBA_BUS.bd] -top
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
write_hw_platform -fixed -force  -file C:/github/amba_bus/soc_AMBA_BUS/micro_blaze_AMBA_BUS_wrapper.xsa
write_hw_platform -fixed -force  -include_bit -file C:/github/amba_bus/soc_AMBA_BUS/micro_blaze_AMBA_BUS_wrapper.xsa
launch_simulation
source tb_AXI_Memory.tcl
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse C:/github/amba_bus/axi_simulation.sv
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_axi_simulation [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
launch_simulation
close_sim
launch_simulation
