#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Jul 20 10:58:26 2022
# Process ID: 1588
# Current directory: C:/Users/Aggelos/Desktop/vivado/CHI-DMA
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4332 C:\Users\Aggelos\Desktop\vivado\CHI-DMA\CHI-DMA.xpr
# Log file: C:/Users/Aggelos/Desktop/vivado/CHI-DMA/vivado.log
# Journal file: C:/Users/Aggelos/Desktop/vivado/CHI-DMA\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Aggelos/Desktop/vivado/CHI-DMA/CHI-DMA.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/VivadoInstallation/vivadoInst/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 884.418 ; gain = 224.379
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
[Wed Jul 20 11:43:59 2022] Launched synth_1...
Run output will be captured here: C:/Users/Aggelos/Desktop/vivado/CHI-DMA/CHI-DMA.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Aggelos/Desktop/vivado/CHI-DMA/CHI-DMA.runs/synth_1

launch_runs synth_1 -jobs 4
[Wed Jul 20 11:47:53 2022] Launched synth_1...
Run output will be captured here: C:/Users/Aggelos/Desktop/vivado/CHI-DMA/CHI-DMA.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Aggelos/Desktop/vivado/CHI-DMA/CHI-DMA.runs/synth_1

launch_runs synth_1 -jobs 4
[Wed Jul 20 12:01:30 2022] Launched synth_1...
Run output will be captured here: C:/Users/Aggelos/Desktop/vivado/CHI-DMA/CHI-DMA.runs/synth_1/runme.log
set_property top TestScheduler [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Aggelos/Desktop/vivado/CHI-DMA/CHI-DMA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TestScheduler' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Aggelos/Desktop/vivado/CHI-DMA/CHI-DMA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestScheduler_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Aggelos/Desktop/vivado/CHI-DMA/CHI-DMA.srcs/sources_1/new/FIFO_Addr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_Addr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Aggelos/Desktop/vivado/CHI-DMA/CHI-DMA.srcs/sources_1/new/FIFO_Data.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_Data
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Aggelos/Desktop/vivado/CHI-DMA/CHI-DMA.srcs/sources_1/new/Scheduler.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Scheduler
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Aggelos/Desktop/vivado/CHI-DMA/CHI-DMA.srcs/sim_1/new/TestScheduler.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestScheduler
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1163.168 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Aggelos/Desktop/vivado/CHI-DMA/CHI-DMA.sim/sim_1/behav/xsim'
"xelab -wto c7a29f15992b426cb919dc086fd6b26c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestScheduler_behav xil_defaultlib.TestScheduler xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: F:/VivadoInstallation/vivadoInst/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c7a29f15992b426cb919dc086fd6b26c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestScheduler_behav xil_defaultlib.TestScheduler xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_FIFO_Addr_sv
Compiling module xil_defaultlib.FIFO_Addr
Compiling module xil_defaultlib.FIFO_Data
Compiling module xil_defaultlib.Scheduler
Compiling module xil_defaultlib.TestScheduler
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestScheduler_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 1163.168 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '15' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Aggelos/Desktop/vivado/CHI-DMA/CHI-DMA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestScheduler_behav -key {Behavioral:sim_1:Functional:TestScheduler} -tclbatch {TestScheduler.tcl} -view {C:/Users/Aggelos/Desktop/vivado/CHI-DMA/TestRegSpace_behav.wcfg} -view {C:/Users/Aggelos/Desktop/vivado/CHI-DMA/TestScheduler_behav.wcfg} -view {C:/Users/Aggelos/Desktop/vivado/CHI-DMA/TestRegSpaceAndSched_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/Aggelos/Desktop/vivado/CHI-DMA/TestRegSpace_behav.wcfg
WARNING: Simulation object /TestRegSpace/Clk was not found in the design.
WARNING: Simulation object /TestRegSpace/RST was not found in the design.
WARNING: Simulation object /TestRegSpace/WE was not found in the design.
WARNING: Simulation object /TestRegSpace/Next was not found in the design.
WARNING: Simulation object /TestRegSpace/UUT/state was not found in the design.
WARNING: Simulation object /TestRegSpace/SrcAddrIn was not found in the design.
WARNING: Simulation object /TestRegSpace/DstAddrIn was not found in the design.
WARNING: Simulation object /TestRegSpace/BytesToSendIn was not found in the design.
WARNING: Simulation object /TestRegSpace/SentBytesIn was not found in the design.
WARNING: Simulation object /TestRegSpace/WE_SB was not found in the design.
WARNING: Simulation object /TestRegSpace/finish was not found in the design.
WARNING: Simulation object /TestRegSpace/SrcAddrOut was not found in the design.
WARNING: Simulation object /TestRegSpace/DstAddrOut was not found in the design.
WARNING: Simulation object /TestRegSpace/BytesToSendOut was not found in the design.
WARNING: Simulation object /TestRegSpace/SentBytesOut was not found in the design.
WARNING: Simulation object /TestRegSpace/FULL was not found in the design.
WARNING: Simulation object /TestRegSpace/period was not found in the design.
WARNING: Simulation object /TestRegSpace/UUT/\descnum[0].myDisc /SrcAddrOut was not found in the design.
WARNING: Simulation object /TestRegSpace/UUT/\descnum[0].myDisc /BytesToSendOut was not found in the design.
WARNING: Simulation object /TestRegSpace/UUT/\descnum[0].myDisc /SentBytesOut was not found in the design.
WARNING: Simulation object /TestRegSpace/UUT/\descnum[1].myDisc /SrcAddrOut was not found in the design.
WARNING: Simulation object /TestRegSpace/UUT/\descnum[1].myDisc /BytesToSendOut was not found in the design.
WARNING: Simulation object /TestRegSpace/UUT/\descnum[1].myDisc /SentBytesOut was not found in the design.
WARNING: Simulation object /TestRegSpace/UUT/\descnum[2].myDisc /SrcAddrOut was not found in the design.
WARNING: Simulation object /TestRegSpace/UUT/\descnum[3].myDisc /SrcAddrOut was not found in the design.
WARNING: Simulation object /TestRegSpace/UUT/\descnum[4].myDisc /SrcAddrOut was not found in the design.
WARNING: Simulation object /TestRegSpace/UUT/\descnum[6].myDisc /SrcAddrOut was not found in the design.
WARNING: Simulation object /TestRegSpace/UUT/\descnum[7].myDisc /SrcAddrOut was not found in the design.
WARNING: Simulation object /TestRegSpace/UUT/EveryBTS_or was not found in the design.
WARNING: Simulation object /TestRegSpace/UUT/finishSignal was not found in the design.
WARNING: Simulation object /TestRegSpace/UUT/\descnum[0].myDisc /finish was not found in the design.
WARNING: Simulation object /TestRegSpace/UUT/\descnum[0].myDisc /WE_SB was not found in the design.
WARNING: Simulation object /TestRegSpace/UUT/WE_SB_Signal was not found in the design.
WARNING: Simulation object /TestRegSpace/UUT/BytesToSendSignal was not found in the design.
open_wave_config C:/Users/Aggelos/Desktop/vivado/CHI-DMA/TestScheduler_behav.wcfg
open_wave_config: Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 1163.168 ; gain = 0.000
open_wave_config C:/Users/Aggelos/Desktop/vivado/CHI-DMA/TestRegSpaceAndSched_behav.wcfg
WARNING: Simulation object /TestRegSpaceAndSched/Clk was not found in the design.
WARNING: Simulation object /TestRegSpaceAndSched/RST was not found in the design.
WARNING: Simulation object /TestRegSpaceAndSched/WE was not found in the design.
WARNING: Simulation object /TestRegSpaceAndSched/SrcAddrIn was not found in the design.
WARNING: Simulation object /TestRegSpaceAndSched/DstAddrIn was not found in the design.
WARNING: Simulation object /TestRegSpaceAndSched/BytesToSendIn was not found in the design.
WARNING: Simulation object /TestRegSpaceAndSched/ReadData was not found in the design.
WARNING: Simulation object /TestRegSpaceAndSched/DoneRead was not found in the design.
WARNING: Simulation object /TestRegSpaceAndSched/DoneWrite was not found in the design.
WARNING: Simulation object /TestRegSpaceAndSched/SrcAddrOut was not found in the design.
WARNING: Simulation object /TestRegSpaceAndSched/DstAddrOut was not found in the design.
WARNING: Simulation object /TestRegSpaceAndSched/BytesToReadOut was not found in the design.
WARNING: Simulation object /TestRegSpaceAndSched/BytesToWriteOut was not found in the design.
WARNING: Simulation object /TestRegSpaceAndSched/WriteData was not found in the design.
WARNING: Simulation object /TestRegSpaceAndSched/FULL was not found in the design.
WARNING: Simulation object /TestRegSpaceAndSched/StartRead was not found in the design.
WARNING: Simulation object /TestRegSpaceAndSched/StartWrite was not found in the design.
WARNING: Simulation object /TestRegSpaceAndSched/UUT/finish was not found in the design.
WARNING: Simulation object /TestRegSpaceAndSched/UUT/Next was not found in the design.
WARNING: Simulation object /TestRegSpaceAndSched/UUT/SigBytesToSend was not found in the design.
WARNING: Simulation object /TestRegSpaceAndSched/UUT/SigSrcAddr was not found in the design.
WARNING: Simulation object /TestRegSpaceAndSched/period was not found in the design.
WARNING: Simulation object /TestRegSpaceAndSched/UUT/mySched/SentBytesIn was not found in the design.
WARNING: Simulation object /TestRegSpaceAndSched/UUT/mySched/SentBytesOut was not found in the design.
WARNING: Simulation object /TestRegSpaceAndSched/UUT/mySched/counter was not found in the design.
WARNING: Simulation object /TestRegSpaceAndSched/UUT/myRegSpace/SentBytesIn was not found in the design.
WARNING: Simulation object /TestRegSpaceAndSched/UUT/myRegSpace/SentBytesOut was not found in the design.
WARNING: Simulation object /TestRegSpaceAndSched/UUT/mySched/SrcAddrFIFO/MyQueue was not found in the design.
WARNING: Simulation object /TestRegSpaceAndSched/UUT/mySched/DstAddrFIFO/MyQueue was not found in the design.
WARNING: Simulation object /TestRegSpaceAndSched/UUT/myRegSpace/\descnum[0].myDisc /BytesToSendOut was not found in the design.
WARNING: Simulation object /TestRegSpaceAndSched/UUT/myRegSpace/\descnum[0].myDisc /SentBytesOut was not found in the design.
source TestScheduler.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 681 ns : File "C:/Users/Aggelos/Desktop/vivado/CHI-DMA/CHI-DMA.srcs/sim_1/new/TestScheduler.sv" Line 92
xsim: Time (s): cpu = 00:00:49 ; elapsed = 00:00:24 . Memory (MB): peak = 1163.168 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestScheduler_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:54 ; elapsed = 00:00:49 . Memory (MB): peak = 1163.168 ; gain = 0.000
update_compile_order -fileset sim_1
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Aggelos/Desktop/vivado/CHI-DMA/CHI-DMA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TestScheduler' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Aggelos/Desktop/vivado/CHI-DMA/CHI-DMA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestScheduler_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Aggelos/Desktop/vivado/CHI-DMA/CHI-DMA.srcs/sources_1/new/FIFO_Addr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_Addr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Aggelos/Desktop/vivado/CHI-DMA/CHI-DMA.srcs/sources_1/new/FIFO_Data.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_Data
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Aggelos/Desktop/vivado/CHI-DMA/CHI-DMA.srcs/sources_1/new/Scheduler.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Scheduler
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Aggelos/Desktop/vivado/CHI-DMA/CHI-DMA.srcs/sim_1/new/TestScheduler.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestScheduler
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1163.168 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1163.168 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Aggelos/Desktop/vivado/CHI-DMA/CHI-DMA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Aggelos/Desktop/vivado/CHI-DMA/CHI-DMA.sim/sim_1/behav/xsim'
"xelab -wto c7a29f15992b426cb919dc086fd6b26c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestScheduler_behav xil_defaultlib.TestScheduler xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: F:/VivadoInstallation/vivadoInst/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c7a29f15992b426cb919dc086fd6b26c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestScheduler_behav xil_defaultlib.TestScheduler xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_FIFO_Addr_sv
Compiling module xil_defaultlib.FIFO_Addr
Compiling module xil_defaultlib.FIFO_Data
Compiling module xil_defaultlib.Scheduler
Compiling module xil_defaultlib.TestScheduler
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestScheduler_behav
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 1163.168 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 1163.168 ; gain = 0.000
Vivado Simulator 2019.2
Time resolution is 1 ps
$stop called at time : 681 ns : File "C:/Users/Aggelos/Desktop/vivado/CHI-DMA/CHI-DMA.srcs/sim_1/new/TestScheduler.sv" Line 94
relaunch_xsim_kernel: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1163.168 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:13 ; elapsed = 00:00:33 . Memory (MB): peak = 1163.168 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Aggelos/Desktop/vivado/CHI-DMA/CHI-DMA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TestScheduler' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Aggelos/Desktop/vivado/CHI-DMA/CHI-DMA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestScheduler_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Aggelos/Desktop/vivado/CHI-DMA/CHI-DMA.srcs/sources_1/new/FIFO_Addr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_Addr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Aggelos/Desktop/vivado/CHI-DMA/CHI-DMA.srcs/sources_1/new/FIFO_Data.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_Data
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Aggelos/Desktop/vivado/CHI-DMA/CHI-DMA.srcs/sources_1/new/Scheduler.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Scheduler
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Aggelos/Desktop/vivado/CHI-DMA/CHI-DMA.srcs/sim_1/new/TestScheduler.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestScheduler
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1163.168 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Aggelos/Desktop/vivado/CHI-DMA/CHI-DMA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Aggelos/Desktop/vivado/CHI-DMA/CHI-DMA.sim/sim_1/behav/xsim'
"xelab -wto c7a29f15992b426cb919dc086fd6b26c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestScheduler_behav xil_defaultlib.TestScheduler xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: F:/VivadoInstallation/vivadoInst/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c7a29f15992b426cb919dc086fd6b26c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestScheduler_behav xil_defaultlib.TestScheduler xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_FIFO_Addr_sv
Compiling module xil_defaultlib.FIFO_Addr
Compiling module xil_defaultlib.FIFO_Data
Compiling module xil_defaultlib.Scheduler
Compiling module xil_defaultlib.TestScheduler
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestScheduler_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1163.168 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1163.168 ; gain = 0.000
Vivado Simulator 2019.2
Time resolution is 1 ps
$stop called at time : 681 ns : File "C:/Users/Aggelos/Desktop/vivado/CHI-DMA/CHI-DMA.srcs/sim_1/new/TestScheduler.sv" Line 95
relaunch_xsim_kernel: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1163.168 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:23 . Memory (MB): peak = 1163.168 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Aggelos/Desktop/vivado/CHI-DMA/CHI-DMA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TestScheduler' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Aggelos/Desktop/vivado/CHI-DMA/CHI-DMA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestScheduler_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Aggelos/Desktop/vivado/CHI-DMA/CHI-DMA.srcs/sources_1/new/FIFO_Addr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_Addr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Aggelos/Desktop/vivado/CHI-DMA/CHI-DMA.srcs/sources_1/new/FIFO_Data.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_Data
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Aggelos/Desktop/vivado/CHI-DMA/CHI-DMA.srcs/sources_1/new/Scheduler.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Scheduler
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Aggelos/Desktop/vivado/CHI-DMA/CHI-DMA.srcs/sim_1/new/TestScheduler.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestScheduler
ERROR: [VRFC 10-40] timing control in always_comb/always_latch/always_ff is not allowed [C:/Users/Aggelos/Desktop/vivado/CHI-DMA/CHI-DMA.srcs/sim_1/new/TestScheduler.sv:108]
ERROR: [VRFC 10-40] timing control in always_comb/always_latch/always_ff is not allowed [C:/Users/Aggelos/Desktop/vivado/CHI-DMA/CHI-DMA.srcs/sim_1/new/TestScheduler.sv:110]
ERROR: [VRFC 10-40] timing control in always_comb/always_latch/always_ff is not allowed [C:/Users/Aggelos/Desktop/vivado/CHI-DMA/CHI-DMA.srcs/sim_1/new/TestScheduler.sv:112]
ERROR: [VRFC 10-2865] module 'TestScheduler' ignored due to previous errors [C:/Users/Aggelos/Desktop/vivado/CHI-DMA/CHI-DMA.srcs/sim_1/new/TestScheduler.sv:24]
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1163.168 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Aggelos/Desktop/vivado/CHI-DMA/CHI-DMA.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Aggelos/Desktop/vivado/CHI-DMA/CHI-DMA.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1163.168 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Aggelos/Desktop/vivado/CHI-DMA/CHI-DMA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TestScheduler' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Aggelos/Desktop/vivado/CHI-DMA/CHI-DMA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestScheduler_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Aggelos/Desktop/vivado/CHI-DMA/CHI-DMA.srcs/sources_1/new/FIFO_Addr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_Addr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Aggelos/Desktop/vivado/CHI-DMA/CHI-DMA.srcs/sources_1/new/FIFO_Data.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_Data
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Aggelos/Desktop/vivado/CHI-DMA/CHI-DMA.srcs/sources_1/new/Scheduler.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Scheduler
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Aggelos/Desktop/vivado/CHI-DMA/CHI-DMA.srcs/sim_1/new/TestScheduler.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestScheduler
ERROR: [VRFC 10-4982] syntax error near ';' [C:/Users/Aggelos/Desktop/vivado/CHI-DMA/CHI-DMA.srcs/sim_1/new/TestScheduler.sv:100]
ERROR: [VRFC 10-2865] module 'TestScheduler' ignored due to previous errors [C:/Users/Aggelos/Desktop/vivado/CHI-DMA/CHI-DMA.srcs/sim_1/new/TestScheduler.sv:24]
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1163.168 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Aggelos/Desktop/vivado/CHI-DMA/CHI-DMA.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Aggelos/Desktop/vivado/CHI-DMA/CHI-DMA.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1163.168 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Aggelos/Desktop/vivado/CHI-DMA/CHI-DMA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TestScheduler' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Aggelos/Desktop/vivado/CHI-DMA/CHI-DMA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestScheduler_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Aggelos/Desktop/vivado/CHI-DMA/CHI-DMA.srcs/sources_1/new/FIFO_Addr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_Addr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Aggelos/Desktop/vivado/CHI-DMA/CHI-DMA.srcs/sources_1/new/FIFO_Data.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_Data
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Aggelos/Desktop/vivado/CHI-DMA/CHI-DMA.srcs/sources_1/new/Scheduler.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Scheduler
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Aggelos/Desktop/vivado/CHI-DMA/CHI-DMA.srcs/sim_1/new/TestScheduler.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestScheduler
ERROR: [VRFC 10-4982] syntax error near ';' [C:/Users/Aggelos/Desktop/vivado/CHI-DMA/CHI-DMA.srcs/sim_1/new/TestScheduler.sv:100]
ERROR: [VRFC 10-2865] module 'TestScheduler' ignored due to previous errors [C:/Users/Aggelos/Desktop/vivado/CHI-DMA/CHI-DMA.srcs/sim_1/new/TestScheduler.sv:24]
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Aggelos/Desktop/vivado/CHI-DMA/CHI-DMA.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Aggelos/Desktop/vivado/CHI-DMA/CHI-DMA.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1163.168 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Aggelos/Desktop/vivado/CHI-DMA/CHI-DMA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TestScheduler' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Aggelos/Desktop/vivado/CHI-DMA/CHI-DMA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestScheduler_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Aggelos/Desktop/vivado/CHI-DMA/CHI-DMA.srcs/sources_1/new/FIFO_Addr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_Addr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Aggelos/Desktop/vivado/CHI-DMA/CHI-DMA.srcs/sources_1/new/FIFO_Data.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_Data
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Aggelos/Desktop/vivado/CHI-DMA/CHI-DMA.srcs/sources_1/new/Scheduler.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Scheduler
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Aggelos/Desktop/vivado/CHI-DMA/CHI-DMA.srcs/sim_1/new/TestScheduler.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestScheduler
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Aggelos/Desktop/vivado/CHI-DMA/CHI-DMA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Aggelos/Desktop/vivado/CHI-DMA/CHI-DMA.sim/sim_1/behav/xsim'
"xelab -wto c7a29f15992b426cb919dc086fd6b26c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestScheduler_behav xil_defaultlib.TestScheduler xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: F:/VivadoInstallation/vivadoInst/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c7a29f15992b426cb919dc086fd6b26c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestScheduler_behav xil_defaultlib.TestScheduler xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3818] variable 'SentBytesIn' is driven by invalid combination of procedural drivers [C:/Users/Aggelos/Desktop/vivado/CHI-DMA/CHI-DMA.srcs/sim_1/new/TestScheduler.sv:30]
WARNING: [VRFC 10-2921] 'SentBytesIn' driven by this always_comb block should not be driven by any other process [C:/Users/Aggelos/Desktop/vivado/CHI-DMA/CHI-DMA.srcs/sim_1/new/TestScheduler.sv:118]
ERROR: [VRFC 10-3818] variable 'SigSBI' is driven by invalid combination of procedural drivers [C:/Users/Aggelos/Desktop/vivado/CHI-DMA/CHI-DMA.srcs/sim_1/new/TestScheduler.sv:48]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1163.168 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Aggelos/Desktop/vivado/CHI-DMA/CHI-DMA.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Aggelos/Desktop/vivado/CHI-DMA/CHI-DMA.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1163.168 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Aggelos/Desktop/vivado/CHI-DMA/CHI-DMA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TestScheduler' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Aggelos/Desktop/vivado/CHI-DMA/CHI-DMA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestScheduler_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Aggelos/Desktop/vivado/CHI-DMA/CHI-DMA.srcs/sources_1/new/FIFO_Addr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_Addr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Aggelos/Desktop/vivado/CHI-DMA/CHI-DMA.srcs/sources_1/new/FIFO_Data.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_Data
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Aggelos/Desktop/vivado/CHI-DMA/CHI-DMA.srcs/sources_1/new/Scheduler.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Scheduler
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Aggelos/Desktop/vivado/CHI-DMA/CHI-DMA.srcs/sim_1/new/TestScheduler.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestScheduler
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1163.168 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1163.168 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Aggelos/Desktop/vivado/CHI-DMA/CHI-DMA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Aggelos/Desktop/vivado/CHI-DMA/CHI-DMA.sim/sim_1/behav/xsim'
"xelab -wto c7a29f15992b426cb919dc086fd6b26c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestScheduler_behav xil_defaultlib.TestScheduler xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: F:/VivadoInstallation/vivadoInst/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c7a29f15992b426cb919dc086fd6b26c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestScheduler_behav xil_defaultlib.TestScheduler xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_FIFO_Addr_sv
Compiling module xil_defaultlib.FIFO_Addr
Compiling module xil_defaultlib.FIFO_Data
Compiling module xil_defaultlib.Scheduler
Compiling module xil_defaultlib.TestScheduler
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestScheduler_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1163.168 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1163.168 ; gain = 0.000
Vivado Simulator 2019.2
Time resolution is 1 ps
$stop called at time : 681 ns : File "C:/Users/Aggelos/Desktop/vivado/CHI-DMA/CHI-DMA.srcs/sim_1/new/TestScheduler.sv" Line 95
relaunch_xsim_kernel: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1163.168 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:26 . Memory (MB): peak = 1163.168 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Aggelos/Desktop/vivado/CHI-DMA/CHI-DMA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TestScheduler' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Aggelos/Desktop/vivado/CHI-DMA/CHI-DMA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestScheduler_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Aggelos/Desktop/vivado/CHI-DMA/CHI-DMA.srcs/sources_1/new/FIFO_Addr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_Addr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Aggelos/Desktop/vivado/CHI-DMA/CHI-DMA.srcs/sources_1/new/FIFO_Data.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_Data
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Aggelos/Desktop/vivado/CHI-DMA/CHI-DMA.srcs/sources_1/new/Scheduler.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Scheduler
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Aggelos/Desktop/vivado/CHI-DMA/CHI-DMA.srcs/sim_1/new/TestScheduler.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestScheduler
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1163.168 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1163.168 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Aggelos/Desktop/vivado/CHI-DMA/CHI-DMA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Aggelos/Desktop/vivado/CHI-DMA/CHI-DMA.sim/sim_1/behav/xsim'
"xelab -wto c7a29f15992b426cb919dc086fd6b26c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestScheduler_behav xil_defaultlib.TestScheduler xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: F:/VivadoInstallation/vivadoInst/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c7a29f15992b426cb919dc086fd6b26c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestScheduler_behav xil_defaultlib.TestScheduler xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_FIFO_Addr_sv
Compiling module xil_defaultlib.FIFO_Addr
Compiling module xil_defaultlib.FIFO_Data
Compiling module xil_defaultlib.Scheduler
Compiling module xil_defaultlib.TestScheduler
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestScheduler_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1163.168 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1163.168 ; gain = 0.000
Vivado Simulator 2019.2
Time resolution is 1 ps
$stop called at time : 681 ns : File "C:/Users/Aggelos/Desktop/vivado/CHI-DMA/CHI-DMA.srcs/sim_1/new/TestScheduler.sv" Line 95
relaunch_xsim_kernel: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1163.168 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:33 . Memory (MB): peak = 1163.168 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Aggelos/Desktop/vivado/CHI-DMA/CHI-DMA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TestScheduler' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Aggelos/Desktop/vivado/CHI-DMA/CHI-DMA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TestScheduler_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Aggelos/Desktop/vivado/CHI-DMA/CHI-DMA.srcs/sources_1/new/FIFO_Addr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_Addr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Aggelos/Desktop/vivado/CHI-DMA/CHI-DMA.srcs/sources_1/new/FIFO_Data.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_Data
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Aggelos/Desktop/vivado/CHI-DMA/CHI-DMA.srcs/sources_1/new/Scheduler.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Scheduler
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Aggelos/Desktop/vivado/CHI-DMA/CHI-DMA.srcs/sim_1/new/TestScheduler.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestScheduler
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Aggelos/Desktop/vivado/CHI-DMA/CHI-DMA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Aggelos/Desktop/vivado/CHI-DMA/CHI-DMA.sim/sim_1/behav/xsim'
"xelab -wto c7a29f15992b426cb919dc086fd6b26c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestScheduler_behav xil_defaultlib.TestScheduler xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: F:/VivadoInstallation/vivadoInst/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c7a29f15992b426cb919dc086fd6b26c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestScheduler_behav xil_defaultlib.TestScheduler xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_FIFO_Addr_sv
Compiling module xil_defaultlib.FIFO_Addr
Compiling module xil_defaultlib.FIFO_Data
Compiling module xil_defaultlib.Scheduler
Compiling module xil_defaultlib.TestScheduler
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestScheduler_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
$stop called at time : 681 ns : File "C:/Users/Aggelos/Desktop/vivado/CHI-DMA/CHI-DMA.srcs/sim_1/new/TestScheduler.sv" Line 95
relaunch_xsim_kernel: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1163.168 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:20 . Memory (MB): peak = 1163.168 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1163.168 ; gain = 0.000
