
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


ECHO is off.
ECHO is off.

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source top.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 426.738 ; gain = 165.449
Command: read_checkpoint -auto_incremental -incremental C:/faks/DN/DN_project_synthesizer/DN_project_synthesizer.srcs/utils_1/imports/synth_1/top.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/faks/DN/DN_project_synthesizer/DN_project_synthesizer.srcs/utils_1/imports/synth_1/top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top top -part xc7a50tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a50t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a50t'
INFO: [Device 21-403] Loading part xc7a50tcsg324-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 5476
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1245.902 ; gain = 413.457
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/faks/DN/DN_project_synthesizer/DN_project_synthesizer.srcs/sources_1/new/top.vhd:44]
INFO: [Synth 8-638] synthesizing module 'signal_generator' [C:/faks/DN/DN_project_synthesizer/DN_project_synthesizer.srcs/sources_1/new/signal_generator.vhd:47]
	Parameter freq_num bound to: 48 - type: integer 
INFO: [Synth 8-638] synthesizing module 'prescaler' [C:/faks/DN/DN_project_synthesizer/DN_project_synthesizer.srcs/sources_1/new/prescaler.vhd:18]
	Parameter max_count bound to: 12207 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'prescaler' (0#1) [C:/faks/DN/DN_project_synthesizer/DN_project_synthesizer.srcs/sources_1/new/prescaler.vhd:18]
INFO: [Synth 8-638] synthesizing module 'counter' [C:/faks/DN/DN_project_synthesizer/DN_project_synthesizer.srcs/sources_1/new/counter.vhd:20]
	Parameter width bound to: 25 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter' (0#1) [C:/faks/DN/DN_project_synthesizer/DN_project_synthesizer.srcs/sources_1/new/counter.vhd:20]
INFO: [Synth 8-638] synthesizing module 'sine_generator' [C:/faks/DN/DN_project_synthesizer/DN_project_synthesizer.srcs/sources_1/new/sine_generator.vhd:46]
	Parameter signal_width bound to: 8 - type: integer 
	Parameter time_counter_width bound to: 25 - type: integer 
INFO: [Synth 8-638] synthesizing module 'sine_ROM' [C:/faks/DN/DN_project_synthesizer/DN_project_synthesizer.srcs/sources_1/new/sine_ROM.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'sine_ROM' (0#1) [C:/faks/DN/DN_project_synthesizer/DN_project_synthesizer.srcs/sources_1/new/sine_ROM.vhd:41]
INFO: [Synth 8-638] synthesizing module 'freq_rom' [C:/faks/DN/DN_project_synthesizer/DN_project_synthesizer.srcs/sources_1/new/freq_rom.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'freq_rom' (0#1) [C:/faks/DN/DN_project_synthesizer/DN_project_synthesizer.srcs/sources_1/new/freq_rom.vhd:41]
INFO: [Synth 8-638] synthesizing module 'amp_ROM' [C:/faks/DN/DN_project_synthesizer/DN_project_synthesizer.srcs/sources_1/new/amp_ROM.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'amp_ROM' (0#1) [C:/faks/DN/DN_project_synthesizer/DN_project_synthesizer.srcs/sources_1/new/amp_ROM.vhd:41]
WARNING: [Synth 8-614] signal 'freq_out' is read in the process but is not in the sensitivity list [C:/faks/DN/DN_project_synthesizer/DN_project_synthesizer.srcs/sources_1/new/sine_generator.vhd:80]
WARNING: [Synth 8-614] signal 'time_counter' is read in the process but is not in the sensitivity list [C:/faks/DN/DN_project_synthesizer/DN_project_synthesizer.srcs/sources_1/new/sine_generator.vhd:80]
WARNING: [Synth 8-614] signal 'sine_addr' is read in the process but is not in the sensitivity list [C:/faks/DN/DN_project_synthesizer/DN_project_synthesizer.srcs/sources_1/new/sine_generator.vhd:80]
WARNING: [Synth 8-614] signal 'sine_out' is read in the process but is not in the sensitivity list [C:/faks/DN/DN_project_synthesizer/DN_project_synthesizer.srcs/sources_1/new/sine_generator.vhd:80]
WARNING: [Synth 8-614] signal 'amp_out' is read in the process but is not in the sensitivity list [C:/faks/DN/DN_project_synthesizer/DN_project_synthesizer.srcs/sources_1/new/sine_generator.vhd:80]
WARNING: [Synth 8-614] signal 'signal_val' is read in the process but is not in the sensitivity list [C:/faks/DN/DN_project_synthesizer/DN_project_synthesizer.srcs/sources_1/new/sine_generator.vhd:80]
INFO: [Synth 8-256] done synthesizing module 'sine_generator' (0#1) [C:/faks/DN/DN_project_synthesizer/DN_project_synthesizer.srcs/sources_1/new/sine_generator.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'signal_generator' (0#1) [C:/faks/DN/DN_project_synthesizer/DN_project_synthesizer.srcs/sources_1/new/signal_generator.vhd:47]
INFO: [Synth 8-638] synthesizing module 'PWM_generator' [C:/faks/DN/DN_project_synthesizer/DN_project_synthesizer.srcs/sources_1/new/PWM_generator.vhd:47]
	Parameter pwm_bits bound to: 8 - type: integer 
	Parameter clk_cnt_len bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'PWM_generator' (0#1) [C:/faks/DN/DN_project_synthesizer/DN_project_synthesizer.srcs/sources_1/new/PWM_generator.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'top' (0#1) [C:/faks/DN/DN_project_synthesizer/DN_project_synthesizer.srcs/sources_1/new/top.vhd:44]
WARNING: [Synth 8-6014] Unused sequential element clk_cnt_reg was removed.  [C:/faks/DN/DN_project_synthesizer/DN_project_synthesizer.srcs/sources_1/new/PWM_generator.vhd:58]
WARNING: [Synth 8-3917] design top has port AUD_SD driven by constant 1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1357.012 ; gain = 524.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1357.012 ; gain = 524.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1357.012 ; gain = 524.566
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1357.012 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/faks/DN/DN_project_synthesizer/DN_project_synthesizer.srcs/constrs_1/new/sintetizator.xdc]
Finished Parsing XDC File [C:/faks/DN/DN_project_synthesizer/DN_project_synthesizer.srcs/constrs_1/new/sintetizator.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/faks/DN/DN_project_synthesizer/DN_project_synthesizer.srcs/constrs_1/new/sintetizator.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1463.629 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1463.629 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1463.629 ; gain = 631.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a50tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1463.629 ; gain = 631.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1463.629 ; gain = 631.184
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'signal_val_reg' and it is trimmed from '18' to '9' bits. [C:/faks/DN/DN_project_synthesizer/DN_project_synthesizer.srcs/sources_1/new/sine_generator.vhd:86]
WARNING: [Synth 8-3936] Found unconnected internal register 'sine_addr_reg' and it is trimmed from '31' to '13' bits. [C:/faks/DN/DN_project_synthesizer/DN_project_synthesizer.srcs/sources_1/new/sine_generator.vhd:84]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'signal_generator'
WARNING: [Synth 8-327] inferring latch for variable 'sine_signal_reg' [C:/faks/DN/DN_project_synthesizer/DN_project_synthesizer.srcs/sources_1/new/sine_generator.vhd:87]
WARNING: [Synth 8-327] inferring latch for variable 'signal_val_reg' [C:/faks/DN/DN_project_synthesizer/DN_project_synthesizer.srcs/sources_1/new/sine_generator.vhd:86]
WARNING: [Synth 8-327] inferring latch for variable 'freq_in_reg' [C:/faks/DN/DN_project_synthesizer/DN_project_synthesizer.srcs/sources_1/new/sine_generator.vhd:70]
WARNING: [Synth 8-327] inferring latch for variable 'sine_in_reg' [C:/faks/DN/DN_project_synthesizer/DN_project_synthesizer.srcs/sources_1/new/sine_generator.vhd:64]
WARNING: [Synth 8-327] inferring latch for variable 'sine_addr_reg' [C:/faks/DN/DN_project_synthesizer/DN_project_synthesizer.srcs/sources_1/new/sine_generator.vhd:84]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                st_reset |                           000001 |                              000
                 st_idle |                           000010 |                              001
            st_wait_freq |                           000100 |                              011
        st_iterate_freqs |                           001000 |                              010
           st_wait_final |                           010000 |                              100
               st_output |                           100000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'signal_generator'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1463.629 ; gain = 631.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   31 Bit       Adders := 2     
	   2 Input   15 Bit       Adders := 3     
	   3 Input   15 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	               15 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input   31 Bit        Muxes := 2     
	   2 Input   18 Bit        Muxes := 1     
	   6 Input   15 Bit        Muxes := 1     
	   2 Input   15 Bit        Muxes := 4     
	   6 Input    6 Bit        Muxes := 3     
	   2 Input    6 Bit        Muxes := 1     
	   6 Input    5 Bit        Muxes := 1     
	   6 Input    3 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 6     
	   6 Input    1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP sine_addr2, operation Mode is: A*B.
DSP Report: operator sine_addr2 is absorbed into DSP sine_addr2.
DSP Report: operator sine_addr2 is absorbed into DSP sine_addr2.
WARNING: [Synth 8-3917] design top has port AUD_SD driven by constant 1
WARNING: [Synth 8-7129] Port time_counter[24] in module sine_generator is either unconnected or has no load
WARNING: [Synth 8-7129] Port time_counter[23] in module sine_generator is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:37 . Memory (MB): peak = 1463.629 ; gain = 631.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+---------------+-------------+---------------+----------------+
|Module Name    | RTL Object  | Depth x Width | Implemented As | 
+---------------+-------------+---------------+----------------+
|sine_ROM       | ROM[0]      | 8192x8        | LUT            | 
|freq_rom       | ROM[0]      | 64x21         | LUT            | 
|amp_ROM        | ROM[0]      | 64x8          | LUT            | 
|sine_generator | sine/ROM[0] | 8192x8        | LUT            | 
|sine_generator | freq/ROM[0] | 64x21         | LUT            | 
+---------------+-------------+---------------+----------------+


DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+---------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name    | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|sine_generator | A*B         | 22     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+---------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:47 ; elapsed = 00:00:47 . Memory (MB): peak = 1463.629 ; gain = 631.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 1463.629 ; gain = 631.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:48 ; elapsed = 00:00:48 . Memory (MB): peak = 1463.629 ; gain = 631.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:54 ; elapsed = 00:00:54 . Memory (MB): peak = 1463.629 ; gain = 631.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:54 ; elapsed = 00:00:54 . Memory (MB): peak = 1463.629 ; gain = 631.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:54 ; elapsed = 00:00:54 . Memory (MB): peak = 1463.629 ; gain = 631.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:54 ; elapsed = 00:00:54 . Memory (MB): peak = 1463.629 ; gain = 631.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:54 ; elapsed = 00:00:54 . Memory (MB): peak = 1463.629 ; gain = 631.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:54 ; elapsed = 00:00:54 . Memory (MB): peak = 1463.629 ; gain = 631.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+---------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name    | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|sine_generator | A*B         | 21     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+---------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     2|
|2     |CARRY4  |    99|
|3     |DSP48E1 |     1|
|4     |LUT1    |    46|
|5     |LUT2    |   133|
|6     |LUT3    |   149|
|7     |LUT4    |    90|
|8     |LUT5    |   143|
|9     |LUT6    |   367|
|10    |MUXF7   |    46|
|11    |MUXF8   |     2|
|12    |FDCE    |    13|
|13    |FDPE    |     1|
|14    |FDRE    |    90|
|15    |LD      |    52|
|16    |IBUF    |    18|
|17    |OBUF    |     1|
|18    |OBUFT   |     1|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:54 ; elapsed = 00:00:54 . Memory (MB): peak = 1463.629 ; gain = 631.184
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 11 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:43 ; elapsed = 00:00:52 . Memory (MB): peak = 1463.629 ; gain = 524.566
Synthesis Optimization Complete : Time (s): cpu = 00:00:54 ; elapsed = 00:00:54 . Memory (MB): peak = 1463.629 ; gain = 631.184
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1463.629 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 200 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1463.629 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 52 instances were transformed.
  LD => LDCE: 52 instances

Synth Design complete | Checksum: 578d0fb6
INFO: [Common 17-83] Releasing license: Synthesis
41 Infos, 19 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:58 ; elapsed = 00:01:00 . Memory (MB): peak = 1463.629 ; gain = 1012.008
INFO: [Common 17-1381] The checkpoint 'C:/faks/DN/DN_project_synthesizer/DN_project_synthesizer.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Dec 27 21:39:46 2023...
