{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1574844955161 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "full_adder EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"full_adder\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1574844955335 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1574844955477 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1574844955479 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1574844955479 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1574844955728 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1574844956577 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1574844956577 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1574844956577 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1574844956577 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1574844956577 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1574844956577 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1574844956577 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1574844956577 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1574844956577 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1574844956577 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/workSpace/lab6_24/" { { 0 { 0 ""} 0 189 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1574844956614 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/workSpace/lab6_24/" { { 0 { 0 ""} 0 191 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1574844956614 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/workSpace/lab6_24/" { { 0 { 0 ""} 0 193 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1574844956614 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/workSpace/lab6_24/" { { 0 { 0 ""} 0 195 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1574844956614 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/workSpace/lab6_24/" { { 0 { 0 ""} 0 197 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1574844956614 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1574844956614 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1574844956620 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "28 28 " "No exact pin location assignment(s) for 28 pins of 28 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cout " "Pin cout not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { cout } } } { "part4_add.v" "" { Text "D:/altera/workSpace/lab6_24/part4_add.v" 51 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/workSpace/lab6_24/" { { 0 { 0 ""} 0 33 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1574844959385 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "overflow " "Pin overflow not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { overflow } } } { "part4_add.v" "" { Text "D:/altera/workSpace/lab6_24/part4_add.v" 52 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { overflow } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/workSpace/lab6_24/" { { 0 { 0 ""} 0 34 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1574844959385 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[0\] " "Pin result\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { result[0] } } } { "part4_add.v" "" { Text "D:/altera/workSpace/lab6_24/part4_add.v" 53 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { result[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/workSpace/lab6_24/" { { 0 { 0 ""} 0 24 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1574844959385 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[1\] " "Pin result\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { result[1] } } } { "part4_add.v" "" { Text "D:/altera/workSpace/lab6_24/part4_add.v" 53 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { result[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/workSpace/lab6_24/" { { 0 { 0 ""} 0 25 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1574844959385 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[2\] " "Pin result\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { result[2] } } } { "part4_add.v" "" { Text "D:/altera/workSpace/lab6_24/part4_add.v" 53 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { result[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/workSpace/lab6_24/" { { 0 { 0 ""} 0 26 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1574844959385 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[3\] " "Pin result\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { result[3] } } } { "part4_add.v" "" { Text "D:/altera/workSpace/lab6_24/part4_add.v" 53 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { result[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/workSpace/lab6_24/" { { 0 { 0 ""} 0 27 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1574844959385 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[4\] " "Pin result\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { result[4] } } } { "part4_add.v" "" { Text "D:/altera/workSpace/lab6_24/part4_add.v" 53 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { result[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/workSpace/lab6_24/" { { 0 { 0 ""} 0 28 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1574844959385 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[5\] " "Pin result\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { result[5] } } } { "part4_add.v" "" { Text "D:/altera/workSpace/lab6_24/part4_add.v" 53 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { result[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/workSpace/lab6_24/" { { 0 { 0 ""} 0 29 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1574844959385 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[6\] " "Pin result\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { result[6] } } } { "part4_add.v" "" { Text "D:/altera/workSpace/lab6_24/part4_add.v" 53 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { result[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/workSpace/lab6_24/" { { 0 { 0 ""} 0 30 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1574844959385 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[7\] " "Pin result\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { result[7] } } } { "part4_add.v" "" { Text "D:/altera/workSpace/lab6_24/part4_add.v" 53 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { result[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/workSpace/lab6_24/" { { 0 { 0 ""} 0 31 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1574844959385 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cin " "Pin cin not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { cin } } } { "part4_add.v" "" { Text "D:/altera/workSpace/lab6_24/part4_add.v" 54 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cin } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/workSpace/lab6_24/" { { 0 { 0 ""} 0 35 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1574844959385 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "add_sub " "Pin add_sub not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { add_sub } } } { "part4_add.v" "" { Text "D:/altera/workSpace/lab6_24/part4_add.v" 48 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { add_sub } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/workSpace/lab6_24/" { { 0 { 0 ""} 0 32 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1574844959385 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "datab\[7\] " "Pin datab\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { datab[7] } } } { "part4_add.v" "" { Text "D:/altera/workSpace/lab6_24/part4_add.v" 50 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { datab[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/workSpace/lab6_24/" { { 0 { 0 ""} 0 23 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1574844959385 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataa\[7\] " "Pin dataa\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { dataa[7] } } } { "part4_add.v" "" { Text "D:/altera/workSpace/lab6_24/part4_add.v" 49 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataa[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/workSpace/lab6_24/" { { 0 { 0 ""} 0 15 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1574844959385 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "datab\[6\] " "Pin datab\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { datab[6] } } } { "part4_add.v" "" { Text "D:/altera/workSpace/lab6_24/part4_add.v" 50 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { datab[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/workSpace/lab6_24/" { { 0 { 0 ""} 0 22 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1574844959385 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataa\[6\] " "Pin dataa\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { dataa[6] } } } { "part4_add.v" "" { Text "D:/altera/workSpace/lab6_24/part4_add.v" 49 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataa[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/workSpace/lab6_24/" { { 0 { 0 ""} 0 14 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1574844959385 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "datab\[5\] " "Pin datab\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { datab[5] } } } { "part4_add.v" "" { Text "D:/altera/workSpace/lab6_24/part4_add.v" 50 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { datab[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/workSpace/lab6_24/" { { 0 { 0 ""} 0 21 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1574844959385 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataa\[5\] " "Pin dataa\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { dataa[5] } } } { "part4_add.v" "" { Text "D:/altera/workSpace/lab6_24/part4_add.v" 49 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataa[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/workSpace/lab6_24/" { { 0 { 0 ""} 0 13 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1574844959385 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "datab\[4\] " "Pin datab\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { datab[4] } } } { "part4_add.v" "" { Text "D:/altera/workSpace/lab6_24/part4_add.v" 50 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { datab[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/workSpace/lab6_24/" { { 0 { 0 ""} 0 20 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1574844959385 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataa\[4\] " "Pin dataa\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { dataa[4] } } } { "part4_add.v" "" { Text "D:/altera/workSpace/lab6_24/part4_add.v" 49 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataa[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/workSpace/lab6_24/" { { 0 { 0 ""} 0 12 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1574844959385 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "datab\[3\] " "Pin datab\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { datab[3] } } } { "part4_add.v" "" { Text "D:/altera/workSpace/lab6_24/part4_add.v" 50 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { datab[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/workSpace/lab6_24/" { { 0 { 0 ""} 0 19 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1574844959385 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataa\[3\] " "Pin dataa\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { dataa[3] } } } { "part4_add.v" "" { Text "D:/altera/workSpace/lab6_24/part4_add.v" 49 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataa[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/workSpace/lab6_24/" { { 0 { 0 ""} 0 11 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1574844959385 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "datab\[2\] " "Pin datab\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { datab[2] } } } { "part4_add.v" "" { Text "D:/altera/workSpace/lab6_24/part4_add.v" 50 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { datab[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/workSpace/lab6_24/" { { 0 { 0 ""} 0 18 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1574844959385 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataa\[2\] " "Pin dataa\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { dataa[2] } } } { "part4_add.v" "" { Text "D:/altera/workSpace/lab6_24/part4_add.v" 49 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataa[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/workSpace/lab6_24/" { { 0 { 0 ""} 0 10 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1574844959385 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "datab\[1\] " "Pin datab\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { datab[1] } } } { "part4_add.v" "" { Text "D:/altera/workSpace/lab6_24/part4_add.v" 50 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { datab[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/workSpace/lab6_24/" { { 0 { 0 ""} 0 17 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1574844959385 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataa\[1\] " "Pin dataa\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { dataa[1] } } } { "part4_add.v" "" { Text "D:/altera/workSpace/lab6_24/part4_add.v" 49 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataa[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/workSpace/lab6_24/" { { 0 { 0 ""} 0 9 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1574844959385 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "datab\[0\] " "Pin datab\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { datab[0] } } } { "part4_add.v" "" { Text "D:/altera/workSpace/lab6_24/part4_add.v" 50 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { datab[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/workSpace/lab6_24/" { { 0 { 0 ""} 0 16 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1574844959385 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dataa\[0\] " "Pin dataa\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin64/pin_planner.ppl" { dataa[0] } } } { "part4_add.v" "" { Text "D:/altera/workSpace/lab6_24/part4_add.v" 49 0 0 } } { "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dataa[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/workSpace/lab6_24/" { { 0 { 0 ""} 0 8 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1574844959385 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1574844959385 ""}
{ "Info" "ISTA_SDC_FOUND" "full_adder.sdc " "Reading SDC File: 'full_adder.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1574844961173 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "full_adder.sdc 41 KEY\[1\] port " "Ignored filter at full_adder.sdc(41): KEY\[1\] could not be matched with a port" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 41 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574844961180 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock full_adder.sdc 41 Argument <targets> is an empty collection " "Ignored create_clock at full_adder.sdc(41): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{KEY\[1\]\} -period 20.000 -waveform \{ 0.000 10.000 \} \[get_ports \{KEY\[1\]\}\] " "create_clock -name \{KEY\[1\]\} -period 20.000 -waveform \{ 0.000 10.000 \} \[get_ports \{KEY\[1\]\}\]" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1574844961186 ""}  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574844961186 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "full_adder.sdc 60 KEY\[1\] clock " "Ignored filter at full_adder.sdc(60): KEY\[1\] could not be matched with a clock" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574844961194 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty full_adder.sdc 60 Argument -rise_from with value \[get_clocks \{KEY\[1\]\}\] contains zero elements " "Ignored set_clock_uncertainty at full_adder.sdc(60): Argument -rise_from with value \[get_clocks \{KEY\[1\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{KEY\[1\]\}\] -rise_to \[get_clocks \{KEY\[1\]\}\] -setup 1.000   " "set_clock_uncertainty -rise_from \[get_clocks \{KEY\[1\]\}\] -rise_to \[get_clocks \{KEY\[1\]\}\] -setup 1.000  " {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1574844961200 ""}  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574844961200 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty full_adder.sdc 60 Argument -rise_to with value \[get_clocks \{KEY\[1\]\}\] contains zero elements " "Ignored set_clock_uncertainty at full_adder.sdc(60): Argument -rise_to with value \[get_clocks \{KEY\[1\]\}\] contains zero elements" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574844961200 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty full_adder.sdc 61 Argument -rise_from with value \[get_clocks \{KEY\[1\]\}\] contains zero elements " "Ignored set_clock_uncertainty at full_adder.sdc(61): Argument -rise_from with value \[get_clocks \{KEY\[1\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{KEY\[1\]\}\] -fall_to \[get_clocks \{KEY\[1\]\}\] -setup 1.000   " "set_clock_uncertainty -rise_from \[get_clocks \{KEY\[1\]\}\] -fall_to \[get_clocks \{KEY\[1\]\}\] -setup 1.000  " {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1574844961201 ""}  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574844961201 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty full_adder.sdc 61 Argument -fall_to with value \[get_clocks \{KEY\[1\]\}\] contains zero elements " "Ignored set_clock_uncertainty at full_adder.sdc(61): Argument -fall_to with value \[get_clocks \{KEY\[1\]\}\] contains zero elements" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574844961202 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty full_adder.sdc 62 Argument -fall_from with value \[get_clocks \{KEY\[1\]\}\] contains zero elements " "Ignored set_clock_uncertainty at full_adder.sdc(62): Argument -fall_from with value \[get_clocks \{KEY\[1\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{KEY\[1\]\}\] -rise_to \[get_clocks \{KEY\[1\]\}\] -setup 1.000   " "set_clock_uncertainty -fall_from \[get_clocks \{KEY\[1\]\}\] -rise_to \[get_clocks \{KEY\[1\]\}\] -setup 1.000  " {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1574844961203 ""}  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574844961203 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty full_adder.sdc 62 Argument -rise_to with value \[get_clocks \{KEY\[1\]\}\] contains zero elements " "Ignored set_clock_uncertainty at full_adder.sdc(62): Argument -rise_to with value \[get_clocks \{KEY\[1\]\}\] contains zero elements" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574844961203 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty full_adder.sdc 63 Argument -fall_from with value \[get_clocks \{KEY\[1\]\}\] contains zero elements " "Ignored set_clock_uncertainty at full_adder.sdc(63): Argument -fall_from with value \[get_clocks \{KEY\[1\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{KEY\[1\]\}\] -fall_to \[get_clocks \{KEY\[1\]\}\] -setup 1.000   " "set_clock_uncertainty -fall_from \[get_clocks \{KEY\[1\]\}\] -fall_to \[get_clocks \{KEY\[1\]\}\] -setup 1.000  " {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1574844961210 ""}  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574844961210 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty full_adder.sdc 63 Argument -fall_to with value \[get_clocks \{KEY\[1\]\}\] contains zero elements " "Ignored set_clock_uncertainty at full_adder.sdc(63): Argument -fall_to with value \[get_clocks \{KEY\[1\]\}\] contains zero elements" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574844961214 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "full_adder.sdc 70 SW\[0\] port " "Ignored filter at full_adder.sdc(70): SW\[0\] could not be matched with a port" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 70 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574844961220 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay full_adder.sdc 70 Argument <targets> is an empty collection " "Ignored set_input_delay at full_adder.sdc(70): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{SW\[0\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{SW\[0\]\}\]" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1574844961224 ""}  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574844961224 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay full_adder.sdc 70 Argument -clock is an empty collection " "Ignored set_input_delay at full_adder.sdc(70): Argument -clock is an empty collection" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574844961228 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "full_adder.sdc 71 SW\[1\] port " "Ignored filter at full_adder.sdc(71): SW\[1\] could not be matched with a port" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 71 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574844961232 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay full_adder.sdc 71 Argument <targets> is an empty collection " "Ignored set_input_delay at full_adder.sdc(71): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{SW\[1\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{SW\[1\]\}\]" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1574844961240 ""}  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574844961240 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay full_adder.sdc 71 Argument -clock is an empty collection " "Ignored set_input_delay at full_adder.sdc(71): Argument -clock is an empty collection" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574844961243 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "full_adder.sdc 72 SW\[2\] port " "Ignored filter at full_adder.sdc(72): SW\[2\] could not be matched with a port" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 72 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574844961253 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay full_adder.sdc 72 Argument <targets> is an empty collection " "Ignored set_input_delay at full_adder.sdc(72): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{SW\[2\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{SW\[2\]\}\]" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1574844961257 ""}  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574844961257 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay full_adder.sdc 72 Argument -clock is an empty collection " "Ignored set_input_delay at full_adder.sdc(72): Argument -clock is an empty collection" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574844961258 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "full_adder.sdc 73 SW\[3\] port " "Ignored filter at full_adder.sdc(73): SW\[3\] could not be matched with a port" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 73 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574844961264 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay full_adder.sdc 73 Argument <targets> is an empty collection " "Ignored set_input_delay at full_adder.sdc(73): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{SW\[3\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{SW\[3\]\}\]" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1574844961268 ""}  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574844961268 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay full_adder.sdc 73 Argument -clock is an empty collection " "Ignored set_input_delay at full_adder.sdc(73): Argument -clock is an empty collection" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574844961269 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "full_adder.sdc 74 SW\[4\] port " "Ignored filter at full_adder.sdc(74): SW\[4\] could not be matched with a port" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 74 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574844961271 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay full_adder.sdc 74 Argument <targets> is an empty collection " "Ignored set_input_delay at full_adder.sdc(74): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{SW\[4\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{SW\[4\]\}\]" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1574844961272 ""}  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574844961272 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay full_adder.sdc 74 Argument -clock is an empty collection " "Ignored set_input_delay at full_adder.sdc(74): Argument -clock is an empty collection" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574844961274 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "full_adder.sdc 75 SW\[5\] port " "Ignored filter at full_adder.sdc(75): SW\[5\] could not be matched with a port" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 75 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574844961276 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay full_adder.sdc 75 Argument <targets> is an empty collection " "Ignored set_input_delay at full_adder.sdc(75): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{SW\[5\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{SW\[5\]\}\]" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1574844961278 ""}  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574844961278 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay full_adder.sdc 75 Argument -clock is an empty collection " "Ignored set_input_delay at full_adder.sdc(75): Argument -clock is an empty collection" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574844961280 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "full_adder.sdc 76 SW\[6\] port " "Ignored filter at full_adder.sdc(76): SW\[6\] could not be matched with a port" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 76 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574844961282 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay full_adder.sdc 76 Argument <targets> is an empty collection " "Ignored set_input_delay at full_adder.sdc(76): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{SW\[6\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{SW\[6\]\}\]" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1574844961284 ""}  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574844961284 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay full_adder.sdc 76 Argument -clock is an empty collection " "Ignored set_input_delay at full_adder.sdc(76): Argument -clock is an empty collection" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574844961285 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "full_adder.sdc 77 SW\[7\] port " "Ignored filter at full_adder.sdc(77): SW\[7\] could not be matched with a port" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 77 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574844961287 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay full_adder.sdc 77 Argument <targets> is an empty collection " "Ignored set_input_delay at full_adder.sdc(77): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{SW\[7\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{SW\[7\]\}\]" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1574844961289 ""}  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574844961289 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay full_adder.sdc 77 Argument -clock is an empty collection " "Ignored set_input_delay at full_adder.sdc(77): Argument -clock is an empty collection" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574844961291 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "full_adder.sdc 78 SW\[8\] port " "Ignored filter at full_adder.sdc(78): SW\[8\] could not be matched with a port" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 78 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574844961292 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay full_adder.sdc 78 Argument <targets> is an empty collection " "Ignored set_input_delay at full_adder.sdc(78): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{SW\[8\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{SW\[8\]\}\]" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1574844961292 ""}  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574844961292 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay full_adder.sdc 78 Argument -clock is an empty collection " "Ignored set_input_delay at full_adder.sdc(78): Argument -clock is an empty collection" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574844961292 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "full_adder.sdc 79 SW\[9\] port " "Ignored filter at full_adder.sdc(79): SW\[9\] could not be matched with a port" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 79 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574844961293 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay full_adder.sdc 79 Argument <targets> is an empty collection " "Ignored set_input_delay at full_adder.sdc(79): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{SW\[9\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{SW\[9\]\}\]" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1574844961293 ""}  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574844961293 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay full_adder.sdc 79 Argument -clock is an empty collection " "Ignored set_input_delay at full_adder.sdc(79): Argument -clock is an empty collection" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574844961293 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "full_adder.sdc 80 SW\[10\] port " "Ignored filter at full_adder.sdc(80): SW\[10\] could not be matched with a port" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574844961294 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay full_adder.sdc 80 Argument <targets> is an empty collection " "Ignored set_input_delay at full_adder.sdc(80): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{SW\[10\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{SW\[10\]\}\]" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1574844961295 ""}  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574844961295 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay full_adder.sdc 80 Argument -clock is an empty collection " "Ignored set_input_delay at full_adder.sdc(80): Argument -clock is an empty collection" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574844961295 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "full_adder.sdc 81 SW\[11\] port " "Ignored filter at full_adder.sdc(81): SW\[11\] could not be matched with a port" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 81 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574844961296 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay full_adder.sdc 81 Argument <targets> is an empty collection " "Ignored set_input_delay at full_adder.sdc(81): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{SW\[11\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{SW\[11\]\}\]" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1574844961297 ""}  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574844961297 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay full_adder.sdc 81 Argument -clock is an empty collection " "Ignored set_input_delay at full_adder.sdc(81): Argument -clock is an empty collection" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574844961297 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "full_adder.sdc 82 SW\[12\] port " "Ignored filter at full_adder.sdc(82): SW\[12\] could not be matched with a port" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574844961298 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay full_adder.sdc 82 Argument <targets> is an empty collection " "Ignored set_input_delay at full_adder.sdc(82): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{SW\[12\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{SW\[12\]\}\]" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1574844961299 ""}  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574844961299 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay full_adder.sdc 82 Argument -clock is an empty collection " "Ignored set_input_delay at full_adder.sdc(82): Argument -clock is an empty collection" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574844961300 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "full_adder.sdc 83 SW\[13\] port " "Ignored filter at full_adder.sdc(83): SW\[13\] could not be matched with a port" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 83 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574844961300 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay full_adder.sdc 83 Argument <targets> is an empty collection " "Ignored set_input_delay at full_adder.sdc(83): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{SW\[13\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{SW\[13\]\}\]" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1574844961301 ""}  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574844961301 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay full_adder.sdc 83 Argument -clock is an empty collection " "Ignored set_input_delay at full_adder.sdc(83): Argument -clock is an empty collection" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574844961301 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "full_adder.sdc 84 SW\[14\] port " "Ignored filter at full_adder.sdc(84): SW\[14\] could not be matched with a port" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 84 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574844961302 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay full_adder.sdc 84 Argument <targets> is an empty collection " "Ignored set_input_delay at full_adder.sdc(84): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{SW\[14\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{SW\[14\]\}\]" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1574844961303 ""}  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574844961303 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay full_adder.sdc 84 Argument -clock is an empty collection " "Ignored set_input_delay at full_adder.sdc(84): Argument -clock is an empty collection" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574844961304 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "full_adder.sdc 85 SW\[15\] port " "Ignored filter at full_adder.sdc(85): SW\[15\] could not be matched with a port" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 85 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574844961304 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay full_adder.sdc 85 Argument <targets> is an empty collection " "Ignored set_input_delay at full_adder.sdc(85): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{SW\[15\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{SW\[15\]\}\]" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1574844961304 ""}  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574844961304 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay full_adder.sdc 85 Argument -clock is an empty collection " "Ignored set_input_delay at full_adder.sdc(85): Argument -clock is an empty collection" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574844961304 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "full_adder.sdc 86 SW\[16\] port " "Ignored filter at full_adder.sdc(86): SW\[16\] could not be matched with a port" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 86 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574844961305 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay full_adder.sdc 86 Argument <targets> is an empty collection " "Ignored set_input_delay at full_adder.sdc(86): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{SW\[16\]\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{SW\[16\]\}\]" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1574844961305 ""}  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574844961305 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay full_adder.sdc 86 Argument -clock is an empty collection " "Ignored set_input_delay at full_adder.sdc(86): Argument -clock is an empty collection" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574844961305 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "full_adder.sdc 93 HEX0\[0\] port " "Ignored filter at full_adder.sdc(93): HEX0\[0\] could not be matched with a port" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 93 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574844961305 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 93 Argument <targets> is an empty collection " "Ignored set_output_delay at full_adder.sdc(93): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{HEX0\[0\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{HEX0\[0\]\}\]" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1574844961306 ""}  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574844961306 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 93 Argument -clock is an empty collection " "Ignored set_output_delay at full_adder.sdc(93): Argument -clock is an empty collection" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574844961339 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "full_adder.sdc 94 HEX0\[1\] port " "Ignored filter at full_adder.sdc(94): HEX0\[1\] could not be matched with a port" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 94 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574844961341 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 94 Argument <targets> is an empty collection " "Ignored set_output_delay at full_adder.sdc(94): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{HEX0\[1\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{HEX0\[1\]\}\]" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1574844961342 ""}  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574844961342 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 94 Argument -clock is an empty collection " "Ignored set_output_delay at full_adder.sdc(94): Argument -clock is an empty collection" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574844961343 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "full_adder.sdc 95 HEX0\[2\] port " "Ignored filter at full_adder.sdc(95): HEX0\[2\] could not be matched with a port" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 95 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574844961345 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 95 Argument <targets> is an empty collection " "Ignored set_output_delay at full_adder.sdc(95): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{HEX0\[2\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{HEX0\[2\]\}\]" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 95 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1574844961346 ""}  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574844961346 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 95 Argument -clock is an empty collection " "Ignored set_output_delay at full_adder.sdc(95): Argument -clock is an empty collection" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574844961347 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "full_adder.sdc 96 HEX0\[3\] port " "Ignored filter at full_adder.sdc(96): HEX0\[3\] could not be matched with a port" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 96 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574844961349 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 96 Argument <targets> is an empty collection " "Ignored set_output_delay at full_adder.sdc(96): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{HEX0\[3\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{HEX0\[3\]\}\]" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 96 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1574844961350 ""}  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 96 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574844961350 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 96 Argument -clock is an empty collection " "Ignored set_output_delay at full_adder.sdc(96): Argument -clock is an empty collection" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 96 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574844961351 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "full_adder.sdc 97 HEX0\[4\] port " "Ignored filter at full_adder.sdc(97): HEX0\[4\] could not be matched with a port" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 97 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574844961353 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 97 Argument <targets> is an empty collection " "Ignored set_output_delay at full_adder.sdc(97): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{HEX0\[4\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{HEX0\[4\]\}\]" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 97 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1574844961354 ""}  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 97 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574844961354 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 97 Argument -clock is an empty collection " "Ignored set_output_delay at full_adder.sdc(97): Argument -clock is an empty collection" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 97 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574844961354 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "full_adder.sdc 98 HEX0\[5\] port " "Ignored filter at full_adder.sdc(98): HEX0\[5\] could not be matched with a port" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 98 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574844961355 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 98 Argument <targets> is an empty collection " "Ignored set_output_delay at full_adder.sdc(98): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{HEX0\[5\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{HEX0\[5\]\}\]" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 98 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1574844961355 ""}  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 98 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574844961355 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 98 Argument -clock is an empty collection " "Ignored set_output_delay at full_adder.sdc(98): Argument -clock is an empty collection" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 98 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574844961356 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "full_adder.sdc 99 HEX0\[6\] port " "Ignored filter at full_adder.sdc(99): HEX0\[6\] could not be matched with a port" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 99 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574844961357 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 99 Argument <targets> is an empty collection " "Ignored set_output_delay at full_adder.sdc(99): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{HEX0\[6\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{HEX0\[6\]\}\]" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 99 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1574844961357 ""}  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 99 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574844961357 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 99 Argument -clock is an empty collection " "Ignored set_output_delay at full_adder.sdc(99): Argument -clock is an empty collection" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 99 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574844961358 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "full_adder.sdc 100 HEX1\[0\] port " "Ignored filter at full_adder.sdc(100): HEX1\[0\] could not be matched with a port" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 100 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574844961358 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 100 Argument <targets> is an empty collection " "Ignored set_output_delay at full_adder.sdc(100): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{HEX1\[0\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{HEX1\[0\]\}\]" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 100 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1574844961358 ""}  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 100 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574844961358 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 100 Argument -clock is an empty collection " "Ignored set_output_delay at full_adder.sdc(100): Argument -clock is an empty collection" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 100 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574844961359 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "full_adder.sdc 101 HEX1\[1\] port " "Ignored filter at full_adder.sdc(101): HEX1\[1\] could not be matched with a port" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 101 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574844961359 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 101 Argument <targets> is an empty collection " "Ignored set_output_delay at full_adder.sdc(101): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{HEX1\[1\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{HEX1\[1\]\}\]" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 101 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1574844961360 ""}  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 101 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574844961360 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 101 Argument -clock is an empty collection " "Ignored set_output_delay at full_adder.sdc(101): Argument -clock is an empty collection" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 101 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574844961360 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "full_adder.sdc 102 HEX1\[2\] port " "Ignored filter at full_adder.sdc(102): HEX1\[2\] could not be matched with a port" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 102 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574844961361 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 102 Argument <targets> is an empty collection " "Ignored set_output_delay at full_adder.sdc(102): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{HEX1\[2\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{HEX1\[2\]\}\]" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 102 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1574844961361 ""}  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 102 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574844961361 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 102 Argument -clock is an empty collection " "Ignored set_output_delay at full_adder.sdc(102): Argument -clock is an empty collection" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 102 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574844961362 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "full_adder.sdc 103 HEX1\[3\] port " "Ignored filter at full_adder.sdc(103): HEX1\[3\] could not be matched with a port" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 103 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574844961362 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 103 Argument <targets> is an empty collection " "Ignored set_output_delay at full_adder.sdc(103): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{HEX1\[3\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{HEX1\[3\]\}\]" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 103 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1574844961362 ""}  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 103 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574844961362 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 103 Argument -clock is an empty collection " "Ignored set_output_delay at full_adder.sdc(103): Argument -clock is an empty collection" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 103 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574844961363 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "full_adder.sdc 104 HEX1\[4\] port " "Ignored filter at full_adder.sdc(104): HEX1\[4\] could not be matched with a port" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 104 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574844961363 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 104 Argument <targets> is an empty collection " "Ignored set_output_delay at full_adder.sdc(104): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{HEX1\[4\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{HEX1\[4\]\}\]" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 104 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1574844961364 ""}  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 104 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574844961364 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 104 Argument -clock is an empty collection " "Ignored set_output_delay at full_adder.sdc(104): Argument -clock is an empty collection" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 104 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574844961364 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "full_adder.sdc 105 HEX1\[5\] port " "Ignored filter at full_adder.sdc(105): HEX1\[5\] could not be matched with a port" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 105 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574844961364 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 105 Argument <targets> is an empty collection " "Ignored set_output_delay at full_adder.sdc(105): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{HEX1\[5\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{HEX1\[5\]\}\]" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 105 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1574844961365 ""}  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 105 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574844961365 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 105 Argument -clock is an empty collection " "Ignored set_output_delay at full_adder.sdc(105): Argument -clock is an empty collection" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 105 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574844961365 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "full_adder.sdc 106 HEX1\[6\] port " "Ignored filter at full_adder.sdc(106): HEX1\[6\] could not be matched with a port" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 106 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574844961366 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 106 Argument <targets> is an empty collection " "Ignored set_output_delay at full_adder.sdc(106): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{HEX1\[6\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{HEX1\[6\]\}\]" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 106 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1574844961366 ""}  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 106 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574844961366 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 106 Argument -clock is an empty collection " "Ignored set_output_delay at full_adder.sdc(106): Argument -clock is an empty collection" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 106 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574844961367 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "full_adder.sdc 107 HEX4\[0\] port " "Ignored filter at full_adder.sdc(107): HEX4\[0\] could not be matched with a port" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 107 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574844961367 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 107 Argument <targets> is an empty collection " "Ignored set_output_delay at full_adder.sdc(107): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{HEX4\[0\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{HEX4\[0\]\}\]" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 107 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1574844961368 ""}  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 107 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574844961368 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 107 Argument -clock is an empty collection " "Ignored set_output_delay at full_adder.sdc(107): Argument -clock is an empty collection" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 107 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574844961368 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "full_adder.sdc 108 HEX4\[1\] port " "Ignored filter at full_adder.sdc(108): HEX4\[1\] could not be matched with a port" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 108 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574844961368 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 108 Argument <targets> is an empty collection " "Ignored set_output_delay at full_adder.sdc(108): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{HEX4\[1\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{HEX4\[1\]\}\]" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 108 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1574844961369 ""}  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 108 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574844961369 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 108 Argument -clock is an empty collection " "Ignored set_output_delay at full_adder.sdc(108): Argument -clock is an empty collection" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 108 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574844961369 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "full_adder.sdc 109 HEX4\[2\] port " "Ignored filter at full_adder.sdc(109): HEX4\[2\] could not be matched with a port" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 109 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574844961370 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 109 Argument <targets> is an empty collection " "Ignored set_output_delay at full_adder.sdc(109): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{HEX4\[2\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{HEX4\[2\]\}\]" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 109 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1574844961370 ""}  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 109 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574844961370 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 109 Argument -clock is an empty collection " "Ignored set_output_delay at full_adder.sdc(109): Argument -clock is an empty collection" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 109 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574844961370 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "full_adder.sdc 110 HEX4\[3\] port " "Ignored filter at full_adder.sdc(110): HEX4\[3\] could not be matched with a port" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 110 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574844961371 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 110 Argument <targets> is an empty collection " "Ignored set_output_delay at full_adder.sdc(110): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{HEX4\[3\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{HEX4\[3\]\}\]" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 110 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1574844961371 ""}  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 110 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574844961371 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 110 Argument -clock is an empty collection " "Ignored set_output_delay at full_adder.sdc(110): Argument -clock is an empty collection" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 110 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574844961372 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "full_adder.sdc 111 HEX4\[4\] port " "Ignored filter at full_adder.sdc(111): HEX4\[4\] could not be matched with a port" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 111 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574844961372 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 111 Argument <targets> is an empty collection " "Ignored set_output_delay at full_adder.sdc(111): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{HEX4\[4\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{HEX4\[4\]\}\]" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 111 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1574844961373 ""}  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 111 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574844961373 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 111 Argument -clock is an empty collection " "Ignored set_output_delay at full_adder.sdc(111): Argument -clock is an empty collection" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 111 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574844961373 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "full_adder.sdc 112 HEX4\[5\] port " "Ignored filter at full_adder.sdc(112): HEX4\[5\] could not be matched with a port" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 112 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574844961374 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 112 Argument <targets> is an empty collection " "Ignored set_output_delay at full_adder.sdc(112): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{HEX4\[5\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{HEX4\[5\]\}\]" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 112 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1574844961374 ""}  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 112 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574844961374 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 112 Argument -clock is an empty collection " "Ignored set_output_delay at full_adder.sdc(112): Argument -clock is an empty collection" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 112 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574844961375 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "full_adder.sdc 113 HEX4\[6\] port " "Ignored filter at full_adder.sdc(113): HEX4\[6\] could not be matched with a port" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 113 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574844961375 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 113 Argument <targets> is an empty collection " "Ignored set_output_delay at full_adder.sdc(113): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{HEX4\[6\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{HEX4\[6\]\}\]" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 113 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1574844961375 ""}  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 113 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574844961375 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 113 Argument -clock is an empty collection " "Ignored set_output_delay at full_adder.sdc(113): Argument -clock is an empty collection" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 113 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574844961376 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "full_adder.sdc 114 HEX5\[0\] port " "Ignored filter at full_adder.sdc(114): HEX5\[0\] could not be matched with a port" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 114 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574844961376 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 114 Argument <targets> is an empty collection " "Ignored set_output_delay at full_adder.sdc(114): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{HEX5\[0\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{HEX5\[0\]\}\]" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 114 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1574844961377 ""}  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 114 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574844961377 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 114 Argument -clock is an empty collection " "Ignored set_output_delay at full_adder.sdc(114): Argument -clock is an empty collection" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 114 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574844961377 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "full_adder.sdc 115 HEX5\[1\] port " "Ignored filter at full_adder.sdc(115): HEX5\[1\] could not be matched with a port" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 115 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574844961378 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 115 Argument <targets> is an empty collection " "Ignored set_output_delay at full_adder.sdc(115): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{HEX5\[1\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{HEX5\[1\]\}\]" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 115 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1574844961378 ""}  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 115 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574844961378 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 115 Argument -clock is an empty collection " "Ignored set_output_delay at full_adder.sdc(115): Argument -clock is an empty collection" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 115 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574844961379 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "full_adder.sdc 116 HEX5\[2\] port " "Ignored filter at full_adder.sdc(116): HEX5\[2\] could not be matched with a port" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 116 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574844961379 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 116 Argument <targets> is an empty collection " "Ignored set_output_delay at full_adder.sdc(116): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{HEX5\[2\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{HEX5\[2\]\}\]" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 116 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1574844961380 ""}  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 116 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574844961380 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 116 Argument -clock is an empty collection " "Ignored set_output_delay at full_adder.sdc(116): Argument -clock is an empty collection" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 116 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574844961380 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "full_adder.sdc 117 HEX5\[3\] port " "Ignored filter at full_adder.sdc(117): HEX5\[3\] could not be matched with a port" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 117 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574844961380 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 117 Argument <targets> is an empty collection " "Ignored set_output_delay at full_adder.sdc(117): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{HEX5\[3\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{HEX5\[3\]\}\]" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 117 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1574844961381 ""}  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574844961381 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 117 Argument -clock is an empty collection " "Ignored set_output_delay at full_adder.sdc(117): Argument -clock is an empty collection" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574844961381 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "full_adder.sdc 118 HEX5\[4\] port " "Ignored filter at full_adder.sdc(118): HEX5\[4\] could not be matched with a port" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 118 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574844961382 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 118 Argument <targets> is an empty collection " "Ignored set_output_delay at full_adder.sdc(118): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{HEX5\[4\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{HEX5\[4\]\}\]" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 118 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1574844961382 ""}  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 118 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574844961382 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 118 Argument -clock is an empty collection " "Ignored set_output_delay at full_adder.sdc(118): Argument -clock is an empty collection" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 118 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574844961383 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "full_adder.sdc 119 HEX5\[5\] port " "Ignored filter at full_adder.sdc(119): HEX5\[5\] could not be matched with a port" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 119 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574844961384 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 119 Argument <targets> is an empty collection " "Ignored set_output_delay at full_adder.sdc(119): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{HEX5\[5\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{HEX5\[5\]\}\]" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 119 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1574844961385 ""}  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 119 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574844961385 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 119 Argument -clock is an empty collection " "Ignored set_output_delay at full_adder.sdc(119): Argument -clock is an empty collection" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 119 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574844961385 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "full_adder.sdc 120 HEX5\[6\] port " "Ignored filter at full_adder.sdc(120): HEX5\[6\] could not be matched with a port" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 120 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574844961386 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 120 Argument <targets> is an empty collection " "Ignored set_output_delay at full_adder.sdc(120): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{HEX5\[6\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{HEX5\[6\]\}\]" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 120 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1574844961386 ""}  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 120 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574844961386 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 120 Argument -clock is an empty collection " "Ignored set_output_delay at full_adder.sdc(120): Argument -clock is an empty collection" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 120 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574844961387 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "full_adder.sdc 121 HEX6\[0\] port " "Ignored filter at full_adder.sdc(121): HEX6\[0\] could not be matched with a port" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 121 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574844961387 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 121 Argument <targets> is an empty collection " "Ignored set_output_delay at full_adder.sdc(121): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{HEX6\[0\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{HEX6\[0\]\}\]" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 121 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1574844961387 ""}  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 121 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574844961387 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 121 Argument -clock is an empty collection " "Ignored set_output_delay at full_adder.sdc(121): Argument -clock is an empty collection" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 121 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574844961388 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "full_adder.sdc 122 HEX6\[1\] port " "Ignored filter at full_adder.sdc(122): HEX6\[1\] could not be matched with a port" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 122 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574844961388 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 122 Argument <targets> is an empty collection " "Ignored set_output_delay at full_adder.sdc(122): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{HEX6\[1\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{HEX6\[1\]\}\]" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 122 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1574844961389 ""}  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 122 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574844961389 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 122 Argument -clock is an empty collection " "Ignored set_output_delay at full_adder.sdc(122): Argument -clock is an empty collection" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 122 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574844961389 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "full_adder.sdc 123 HEX6\[2\] port " "Ignored filter at full_adder.sdc(123): HEX6\[2\] could not be matched with a port" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 123 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574844961389 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 123 Argument <targets> is an empty collection " "Ignored set_output_delay at full_adder.sdc(123): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{HEX6\[2\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{HEX6\[2\]\}\]" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 123 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1574844961390 ""}  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 123 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574844961390 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 123 Argument -clock is an empty collection " "Ignored set_output_delay at full_adder.sdc(123): Argument -clock is an empty collection" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 123 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574844961390 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "full_adder.sdc 124 HEX6\[3\] port " "Ignored filter at full_adder.sdc(124): HEX6\[3\] could not be matched with a port" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 124 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574844961391 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 124 Argument <targets> is an empty collection " "Ignored set_output_delay at full_adder.sdc(124): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{HEX6\[3\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{HEX6\[3\]\}\]" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 124 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1574844961392 ""}  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 124 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574844961392 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 124 Argument -clock is an empty collection " "Ignored set_output_delay at full_adder.sdc(124): Argument -clock is an empty collection" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 124 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574844961392 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "full_adder.sdc 125 HEX6\[4\] port " "Ignored filter at full_adder.sdc(125): HEX6\[4\] could not be matched with a port" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 125 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574844961393 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 125 Argument <targets> is an empty collection " "Ignored set_output_delay at full_adder.sdc(125): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{HEX6\[4\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{HEX6\[4\]\}\]" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 125 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1574844961393 ""}  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 125 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574844961393 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 125 Argument -clock is an empty collection " "Ignored set_output_delay at full_adder.sdc(125): Argument -clock is an empty collection" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 125 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574844961393 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "full_adder.sdc 126 HEX6\[5\] port " "Ignored filter at full_adder.sdc(126): HEX6\[5\] could not be matched with a port" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 126 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574844961394 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 126 Argument <targets> is an empty collection " "Ignored set_output_delay at full_adder.sdc(126): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{HEX6\[5\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{HEX6\[5\]\}\]" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 126 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1574844961394 ""}  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 126 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574844961394 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 126 Argument -clock is an empty collection " "Ignored set_output_delay at full_adder.sdc(126): Argument -clock is an empty collection" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 126 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574844961395 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "full_adder.sdc 127 HEX6\[6\] port " "Ignored filter at full_adder.sdc(127): HEX6\[6\] could not be matched with a port" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 127 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574844961395 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 127 Argument <targets> is an empty collection " "Ignored set_output_delay at full_adder.sdc(127): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{HEX6\[6\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{HEX6\[6\]\}\]" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 127 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1574844961395 ""}  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 127 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574844961395 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 127 Argument -clock is an empty collection " "Ignored set_output_delay at full_adder.sdc(127): Argument -clock is an empty collection" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 127 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574844961396 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "full_adder.sdc 128 HEX7\[0\] port " "Ignored filter at full_adder.sdc(128): HEX7\[0\] could not be matched with a port" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 128 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574844961396 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 128 Argument <targets> is an empty collection " "Ignored set_output_delay at full_adder.sdc(128): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{HEX7\[0\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{HEX7\[0\]\}\]" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 128 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1574844961397 ""}  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 128 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574844961397 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 128 Argument -clock is an empty collection " "Ignored set_output_delay at full_adder.sdc(128): Argument -clock is an empty collection" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 128 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574844961397 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "full_adder.sdc 129 HEX7\[1\] port " "Ignored filter at full_adder.sdc(129): HEX7\[1\] could not be matched with a port" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 129 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574844961398 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 129 Argument <targets> is an empty collection " "Ignored set_output_delay at full_adder.sdc(129): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{HEX7\[1\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{HEX7\[1\]\}\]" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 129 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1574844961398 ""}  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 129 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574844961398 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 129 Argument -clock is an empty collection " "Ignored set_output_delay at full_adder.sdc(129): Argument -clock is an empty collection" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 129 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574844961398 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "full_adder.sdc 130 HEX7\[2\] port " "Ignored filter at full_adder.sdc(130): HEX7\[2\] could not be matched with a port" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 130 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574844961399 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 130 Argument <targets> is an empty collection " "Ignored set_output_delay at full_adder.sdc(130): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{HEX7\[2\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{HEX7\[2\]\}\]" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 130 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1574844961400 ""}  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 130 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574844961400 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 130 Argument -clock is an empty collection " "Ignored set_output_delay at full_adder.sdc(130): Argument -clock is an empty collection" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 130 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574844961400 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "full_adder.sdc 131 HEX7\[3\] port " "Ignored filter at full_adder.sdc(131): HEX7\[3\] could not be matched with a port" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 131 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574844961401 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 131 Argument <targets> is an empty collection " "Ignored set_output_delay at full_adder.sdc(131): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{HEX7\[3\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{HEX7\[3\]\}\]" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 131 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1574844961401 ""}  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 131 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574844961401 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 131 Argument -clock is an empty collection " "Ignored set_output_delay at full_adder.sdc(131): Argument -clock is an empty collection" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 131 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574844961403 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "full_adder.sdc 132 HEX7\[4\] port " "Ignored filter at full_adder.sdc(132): HEX7\[4\] could not be matched with a port" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 132 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574844961404 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 132 Argument <targets> is an empty collection " "Ignored set_output_delay at full_adder.sdc(132): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{HEX7\[4\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{HEX7\[4\]\}\]" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 132 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1574844961405 ""}  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 132 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574844961405 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 132 Argument -clock is an empty collection " "Ignored set_output_delay at full_adder.sdc(132): Argument -clock is an empty collection" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 132 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574844961405 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "full_adder.sdc 133 HEX7\[5\] port " "Ignored filter at full_adder.sdc(133): HEX7\[5\] could not be matched with a port" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 133 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574844961407 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 133 Argument <targets> is an empty collection " "Ignored set_output_delay at full_adder.sdc(133): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{HEX7\[5\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{HEX7\[5\]\}\]" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 133 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1574844961409 ""}  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 133 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574844961409 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 133 Argument -clock is an empty collection " "Ignored set_output_delay at full_adder.sdc(133): Argument -clock is an empty collection" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 133 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574844961410 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "full_adder.sdc 134 HEX7\[6\] port " "Ignored filter at full_adder.sdc(134): HEX7\[6\] could not be matched with a port" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 134 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574844961411 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 134 Argument <targets> is an empty collection " "Ignored set_output_delay at full_adder.sdc(134): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{HEX7\[6\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{HEX7\[6\]\}\]" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 134 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1574844961412 ""}  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 134 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574844961412 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 134 Argument -clock is an empty collection " "Ignored set_output_delay at full_adder.sdc(134): Argument -clock is an empty collection" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 134 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574844961413 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "full_adder.sdc 135 LEDG\[8\] port " "Ignored filter at full_adder.sdc(135): LEDG\[8\] could not be matched with a port" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 135 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574844961414 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 135 Argument <targets> is an empty collection " "Ignored set_output_delay at full_adder.sdc(135): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{LEDG\[8\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{LEDG\[8\]\}\]" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 135 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1574844961415 ""}  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 135 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574844961415 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 135 Argument -clock is an empty collection " "Ignored set_output_delay at full_adder.sdc(135): Argument -clock is an empty collection" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 135 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574844961416 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "full_adder.sdc 136 LEDR\[0\] port " "Ignored filter at full_adder.sdc(136): LEDR\[0\] could not be matched with a port" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 136 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574844961417 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 136 Argument <targets> is an empty collection " "Ignored set_output_delay at full_adder.sdc(136): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{LEDR\[0\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{LEDR\[0\]\}\]" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 136 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1574844961418 ""}  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 136 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574844961418 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 136 Argument -clock is an empty collection " "Ignored set_output_delay at full_adder.sdc(136): Argument -clock is an empty collection" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 136 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574844961418 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "full_adder.sdc 137 LEDR\[1\] port " "Ignored filter at full_adder.sdc(137): LEDR\[1\] could not be matched with a port" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 137 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574844961419 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 137 Argument <targets> is an empty collection " "Ignored set_output_delay at full_adder.sdc(137): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{LEDR\[1\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{LEDR\[1\]\}\]" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 137 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1574844961420 ""}  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 137 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574844961420 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 137 Argument -clock is an empty collection " "Ignored set_output_delay at full_adder.sdc(137): Argument -clock is an empty collection" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 137 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574844961420 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "full_adder.sdc 138 LEDR\[2\] port " "Ignored filter at full_adder.sdc(138): LEDR\[2\] could not be matched with a port" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 138 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574844961421 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 138 Argument <targets> is an empty collection " "Ignored set_output_delay at full_adder.sdc(138): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{LEDR\[2\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{LEDR\[2\]\}\]" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 138 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1574844961422 ""}  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 138 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574844961422 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 138 Argument -clock is an empty collection " "Ignored set_output_delay at full_adder.sdc(138): Argument -clock is an empty collection" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 138 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574844961422 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "full_adder.sdc 139 LEDR\[3\] port " "Ignored filter at full_adder.sdc(139): LEDR\[3\] could not be matched with a port" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 139 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574844961423 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 139 Argument <targets> is an empty collection " "Ignored set_output_delay at full_adder.sdc(139): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{LEDR\[3\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{LEDR\[3\]\}\]" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 139 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1574844961423 ""}  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 139 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574844961423 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 139 Argument -clock is an empty collection " "Ignored set_output_delay at full_adder.sdc(139): Argument -clock is an empty collection" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 139 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574844961423 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "full_adder.sdc 140 LEDR\[4\] port " "Ignored filter at full_adder.sdc(140): LEDR\[4\] could not be matched with a port" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 140 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574844961424 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 140 Argument <targets> is an empty collection " "Ignored set_output_delay at full_adder.sdc(140): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{LEDR\[4\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{LEDR\[4\]\}\]" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 140 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1574844961424 ""}  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 140 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574844961424 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 140 Argument -clock is an empty collection " "Ignored set_output_delay at full_adder.sdc(140): Argument -clock is an empty collection" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 140 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574844961425 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "full_adder.sdc 141 LEDR\[5\] port " "Ignored filter at full_adder.sdc(141): LEDR\[5\] could not be matched with a port" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 141 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574844961425 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 141 Argument <targets> is an empty collection " "Ignored set_output_delay at full_adder.sdc(141): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{LEDR\[5\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{LEDR\[5\]\}\]" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 141 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1574844961426 ""}  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 141 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574844961426 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 141 Argument -clock is an empty collection " "Ignored set_output_delay at full_adder.sdc(141): Argument -clock is an empty collection" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 141 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574844961426 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "full_adder.sdc 142 LEDR\[6\] port " "Ignored filter at full_adder.sdc(142): LEDR\[6\] could not be matched with a port" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 142 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574844961426 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 142 Argument <targets> is an empty collection " "Ignored set_output_delay at full_adder.sdc(142): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{LEDR\[6\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{LEDR\[6\]\}\]" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 142 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1574844961427 ""}  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 142 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574844961427 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 142 Argument -clock is an empty collection " "Ignored set_output_delay at full_adder.sdc(142): Argument -clock is an empty collection" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 142 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574844961427 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "full_adder.sdc 143 LEDR\[7\] port " "Ignored filter at full_adder.sdc(143): LEDR\[7\] could not be matched with a port" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 143 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574844961428 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 143 Argument <targets> is an empty collection " "Ignored set_output_delay at full_adder.sdc(143): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{LEDR\[7\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{KEY\[1\]\}\]  8.000 \[get_ports \{LEDR\[7\]\}\]" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 143 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1574844961428 ""}  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 143 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574844961428 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay full_adder.sdc 143 Argument -clock is an empty collection " "Ignored set_output_delay at full_adder.sdc(143): Argument -clock is an empty collection" {  } { { "D:/altera/workSpace/lab6_24/full_adder.sdc" "" { Text "D:/altera/workSpace/lab6_24/full_adder.sdc" 143 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574844961428 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1574844961475 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1574844961475 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1574844961476 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1574844961477 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1574844961477 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1574844961484 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1574844961516 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1574844961518 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1574844961519 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1574844961520 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1574844961522 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1574844961536 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1574844961537 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1574844961537 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1574844961538 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1574844961538 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1574844961538 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "28 unused 2.5V 18 10 0 " "Number of I/O pins in group: 28 (unused VREF, 2.5V VCCIO, 18 input, 10 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1574844961545 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1574844961545 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1574844961545 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 52 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1574844961549 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 63 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1574844961549 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1574844961549 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1574844961549 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1574844961549 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1574844961549 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1574844961549 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1574844961549 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1574844961549 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1574844961549 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[0\] " "Node \"HEX0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1574844961600 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[1\] " "Node \"HEX0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1574844961600 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[2\] " "Node \"HEX0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1574844961600 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[3\] " "Node \"HEX0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1574844961600 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[4\] " "Node \"HEX0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1574844961600 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[5\] " "Node \"HEX0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1574844961600 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[6\] " "Node \"HEX0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1574844961600 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[0\] " "Node \"HEX1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1574844961600 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[1\] " "Node \"HEX1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1574844961600 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[2\] " "Node \"HEX1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1574844961600 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[3\] " "Node \"HEX1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1574844961600 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[4\] " "Node \"HEX1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1574844961600 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[5\] " "Node \"HEX1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1574844961600 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[6\] " "Node \"HEX1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1574844961600 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[0\] " "Node \"HEX4\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1574844961600 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[1\] " "Node \"HEX4\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1574844961600 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[2\] " "Node \"HEX4\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1574844961600 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[3\] " "Node \"HEX4\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1574844961600 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[4\] " "Node \"HEX4\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1574844961600 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[5\] " "Node \"HEX4\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1574844961600 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[6\] " "Node \"HEX4\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1574844961600 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[0\] " "Node \"HEX5\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1574844961600 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[1\] " "Node \"HEX5\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1574844961600 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[2\] " "Node \"HEX5\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1574844961600 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[3\] " "Node \"HEX5\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1574844961600 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[4\] " "Node \"HEX5\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1574844961600 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[5\] " "Node \"HEX5\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1574844961600 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[6\] " "Node \"HEX5\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1574844961600 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[0\] " "Node \"HEX6\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1574844961600 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[1\] " "Node \"HEX6\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1574844961600 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[2\] " "Node \"HEX6\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1574844961600 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[3\] " "Node \"HEX6\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1574844961600 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[4\] " "Node \"HEX6\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1574844961600 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[5\] " "Node \"HEX6\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1574844961600 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[6\] " "Node \"HEX6\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1574844961600 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[0\] " "Node \"HEX7\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1574844961600 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[1\] " "Node \"HEX7\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1574844961600 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[2\] " "Node \"HEX7\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1574844961600 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[3\] " "Node \"HEX7\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1574844961600 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[4\] " "Node \"HEX7\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1574844961600 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[5\] " "Node \"HEX7\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1574844961600 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[6\] " "Node \"HEX7\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1574844961600 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[0\] " "Node \"KEY\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1574844961600 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[1\] " "Node \"KEY\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1574844961600 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[8\] " "Node \"LEDG\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1574844961600 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[0\] " "Node \"LEDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1574844961600 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[1\] " "Node \"LEDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1574844961600 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[2\] " "Node \"LEDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1574844961600 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[3\] " "Node \"LEDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1574844961600 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[4\] " "Node \"LEDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1574844961600 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[5\] " "Node \"LEDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1574844961600 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[6\] " "Node \"LEDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1574844961600 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[7\] " "Node \"LEDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1574844961600 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[0\] " "Node \"SW\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1574844961600 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[10\] " "Node \"SW\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1574844961600 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[11\] " "Node \"SW\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1574844961600 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[12\] " "Node \"SW\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1574844961600 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[13\] " "Node \"SW\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1574844961600 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[14\] " "Node \"SW\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1574844961600 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[15\] " "Node \"SW\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1574844961600 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[16\] " "Node \"SW\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1574844961600 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[1\] " "Node \"SW\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1574844961600 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[2\] " "Node \"SW\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1574844961600 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[3\] " "Node \"SW\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1574844961600 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[4\] " "Node \"SW\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1574844961600 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[5\] " "Node \"SW\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1574844961600 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[6\] " "Node \"SW\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1574844961600 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[7\] " "Node \"SW\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1574844961600 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[8\] " "Node \"SW\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1574844961600 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[9\] " "Node \"SW\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1574844961600 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1574844961600 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1574844961604 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1574844969578 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1574844970058 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1574844970136 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1574844972107 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1574844972108 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1574844972707 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y24 X10_Y36 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y24 to location X10_Y36" {  } { { "loc" "" { Generic "D:/altera/workSpace/lab6_24/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y24 to location X10_Y36"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y24 to location X10_Y36"} 0 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1574844978465 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1574844978465 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1574844979174 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1574844979175 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1574844979175 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1574844979175 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.19 " "Total time spent on timing analysis during the Fitter is 0.19 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1574844979233 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1574844979411 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1574844980143 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1574844980245 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1574844981168 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1574844981851 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1574844983860 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/altera/workSpace/lab6_24/output_files/full_adder.fit.smsg " "Generated suppressed messages file D:/altera/workSpace/lab6_24/output_files/full_adder.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1574844984603 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 290 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 290 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5373 " "Peak virtual memory: 5373 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1574844986341 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 27 16:56:26 2019 " "Processing ended: Wed Nov 27 16:56:26 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1574844986341 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:33 " "Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1574844986341 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1574844986341 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1574844986341 ""}
