---
title: "Featured Projects"
---

### ğŸ› ï¸ EDA & Optimization
#### **Intelligent Power/Ground Routing System** (Current Work)
* **Challenge**: å‚³çµ± EDA å·¥å…·åœ¨è™•ç†æ¥µç«¯è£½ç¨‹ä¸‹çš„é›»æºç¶²è·¯åˆæˆæ™‚ï¼Œå¸¸é¢è‡¨ç¹ç·šæ“å¡èˆ‡ IR Drop å•é¡Œã€‚
* **Solution**: é–‹ç™¼åŸºæ–¼ Python/C++ çš„è‡ªå‹•åŒ–è·¯ç”±å¼•æ“ï¼Œä¸¦å¯¦é©—æ€§å¼•å…¥ **Reinforcement Learning** é€²è¡Œè·¯å¾‘è¦åŠƒæ±ºç­–ã€‚
* **Tech**: C++, Python, Graph Theory, Voronoi/Delaunay.

### ğŸ¤– AI & LLM
#### **Gemma-Based Voice Assistant (Personal Project)**
* **Goal**: æ‰“é€ ä¸€å€‹é›¢ç·šã€é«˜éš±ç§çš„å®¶åº­èªéŸ³åŠ©ç†ã€‚
* **Architecture**: 
    * **Edge**: Raspberry Pi è² è²¬èªéŸ³æ¡é›† (VAD) èˆ‡å–šé†’è©åµæ¸¬ã€‚
    * **Server**: Desktop (RTX 4070 Ti) é‹è¡Œ Fine-tuned Gemma-7B/270M æ¨¡å‹è™•ç†æŒ‡ä»¤ã€‚
    * **Backend**: Django è™•ç†æ¥­å‹™é‚è¼¯èˆ‡è¨­å‚™æ§åˆ¶ã€‚
* **Status**: *In Development (Training Phase)*

### âš¡ Hardware & FPGA
#### **FPGA Object Detection Accelerator** (Master's Thesis)
* **Overview**: é‡å°é‚Šç·£è£ç½®è³‡æºå—é™å•é¡Œï¼Œè¨­è¨ˆè»Ÿç¡¬é«”å”åŒåŠ é€Ÿå™¨ã€‚
* **Key Result**: ä½¿ç”¨ Vitis HLS å„ªåŒ–å·ç©é‹ç®—å–®å…ƒï¼ŒæˆåŠŸåœ¨ PYNQ-Z2 ä¸Šå¯¦ç¾å³æ™‚ç‰©ä»¶åµæ¸¬ã€‚
* **Tech**: Xilinx Vitis AI, PYNQ, C++, PyTorch.