// Seed: 2667804787
module module_0 (
    output supply0 id_0,
    output supply1 id_1,
    output wand id_2,
    input supply1 id_3,
    output tri id_4
);
  assign id_1 = 1;
  assign module_2.id_2 = 0;
endmodule
module module_1 (
    output tri id_0,
    input wand id_1,
    input supply1 id_2,
    input tri1 id_3
);
  assign id_0 = 1;
  wire id_5;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_3,
      id_0
  );
  wire id_6, id_7, id_8;
  wire id_9;
  id_10 :
  assert property (@(negedge id_2) id_10)
  else;
  wire id_11;
endmodule
module module_2 (
    inout tri0 id_0,
    input wor id_1,
    output supply0 id_2,
    input wire id_3,
    output wor id_4,
    output supply0 id_5,
    input supply1 id_6,
    output tri id_7,
    output wire id_8,
    input supply0 id_9,
    output tri1 id_10,
    input wand id_11,
    output supply1 id_12
);
  wire id_14;
  assign id_10 = id_11;
  wire id_15;
  wire id_16;
  module_0 modCall_1 (
      id_5,
      id_10,
      id_2,
      id_3,
      id_5
  );
  assign id_5 = 1'b0;
  tri1 id_17 = 1'b0;
  tri0 id_18 = id_11;
  wire id_19;
endmodule
