Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Nov 27 10:52:25 2024
| Host         : lp-borko running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_VGA_pacman_timing_summary_routed.rpt -pb top_VGA_pacman_timing_summary_routed.pb -rpx top_VGA_pacman_timing_summary_routed.rpx -warn_on_violation
| Design       : top_VGA_pacman
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: RGB/rom_pix_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: RGB/rom_pix_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: RGB/rom_pix_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: RGB/rom_pix_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SPRITE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SPRITE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[10] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SPRITE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[11] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SPRITE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SPRITE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SPRITE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SPRITE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[8] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SPRITE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[9] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SPRITE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SPRITE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[10] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SPRITE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[11] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SPRITE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SPRITE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SPRITE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SPRITE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[8] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SPRITE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[9] (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: SYNC/hcs_reg[0]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: SYNC/hcs_reg[1]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: SYNC/hcs_reg[2]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: SYNC/hcs_reg[3]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: SYNC/hcs_reg[4]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: SYNC/hcs_reg[5]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: SYNC/hcs_reg[6]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: SYNC/hcs_reg[7]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: SYNC/hcs_reg[8]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: SYNC/hcs_reg[9]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: SYNC/vcs_reg[0]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: SYNC/vcs_reg[1]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: SYNC/vcs_reg[2]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: SYNC/vcs_reg[3]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: SYNC/vcs_reg[4]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: SYNC/vcs_reg[5]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: SYNC/vcs_reg[6]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: SYNC/vcs_reg[7]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: SYNC/vcs_reg[8]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: SYNC/vcs_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 15 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     36.684        0.000                      0                   31        0.220        0.000                      0                   31        3.000        0.000                       0                    29  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
CLK1/inst/clk_in1     {0.000 5.000}      10.000          100.000         
  clk_out1_clk_25MHz  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_25MHz  {0.000 5.000}      10.000          100.000         
sys_clk_pin           {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK1/inst/clk_in1                                                                                                                                                       3.000        0.000                       0                     1  
  clk_out1_clk_25MHz       36.684        0.000                      0                   31        0.220        0.000                      0                   31       19.500        0.000                       0                    23  
  clkfbout_clk_25MHz                                                                                                                                                    7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                             7.424        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK1/inst/clk_in1
  To Clock:  CLK1/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK1/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK1/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  CLK1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  CLK1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  CLK1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  CLK1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  CLK1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  CLK1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_25MHz
  To Clock:  clk_out1_clk_25MHz

Setup :            0  Failing Endpoints,  Worst Slack       36.684ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.220ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.684ns  (required time - arrival time)
  Source:                 SYNC/vcs_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SYNC/vcs_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25MHz rise@40.000ns - clk_out1_clk_25MHz rise@0.000ns)
  Data Path Delay:        3.223ns  (logic 0.936ns (29.040%)  route 2.287ns (70.960%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.866ns = ( 37.134 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.336ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    CLK1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    CLK1/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  CLK1/inst/clkout1_buf/O
                         net (fo=21, routed)          1.634    -2.336    SYNC/CLK
    SLICE_X4Y42          FDCE                                         r  SYNC/vcs_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y42          FDCE (Prop_fdce_C_Q)         0.456    -1.880 r  SYNC/vcs_reg[8]/Q
                         net (fo=12, routed)          1.288    -0.592    SYNC/vcs_reg[9]_2[8]
    SLICE_X4Y43          LUT5 (Prop_lut5_I1_O)        0.153    -0.439 r  SYNC/vsync_OBUF_inst_i_2/O
                         net (fo=4, routed)           0.999     0.560    SYNC/vsync_OBUF_inst_i_2_n_0
    SLICE_X4Y44          LUT6 (Prop_lut6_I1_O)        0.327     0.887 r  SYNC/vcs[3]_i_1/O
                         net (fo=1, routed)           0.000     0.887    SYNC/p_0_in[3]
    SLICE_X4Y44          FDCE                                         r  SYNC/vcs_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25MHz rise edge)
                                                     40.000    40.000 r  
    W5                   IBUF                         0.000    40.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    CLK1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    33.944 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.526    CLK1/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.617 r  CLK1/inst/clkout1_buf/O
                         net (fo=21, routed)          1.517    37.134    SYNC/CLK
    SLICE_X4Y44          FDCE                                         r  SYNC/vcs_reg[3]/C
                         clock pessimism              0.506    37.640    
                         clock uncertainty           -0.098    37.543    
    SLICE_X4Y44          FDCE (Setup_fdce_C_D)        0.029    37.572    SYNC/vcs_reg[3]
  -------------------------------------------------------------------
                         required time                         37.572    
                         arrival time                          -0.887    
  -------------------------------------------------------------------
                         slack                                 36.684    

Slack (MET) :             36.728ns  (required time - arrival time)
  Source:                 SYNC/hcs_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SYNC/vsenable_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25MHz rise@40.000ns - clk_out1_clk_25MHz rise@0.000ns)
  Data Path Delay:        3.234ns  (logic 0.828ns (25.601%)  route 2.406ns (74.399%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.867ns = ( 37.133 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.403ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    CLK1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    CLK1/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  CLK1/inst/clkout1_buf/O
                         net (fo=21, routed)          1.567    -2.403    SYNC/CLK
    SLICE_X9Y40          FDCE                                         r  SYNC/hcs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          FDCE (Prop_fdce_C_Q)         0.456    -1.947 r  SYNC/hcs_reg[0]/Q
                         net (fo=11, routed)          1.327    -0.620    SYNC/Q[0]
    SLICE_X8Y41          LUT5 (Prop_lut5_I2_O)        0.124    -0.496 f  SYNC/hcs[9]_i_2/O
                         net (fo=6, routed)           0.448    -0.049    SYNC/hcs[9]_i_2_n_0
    SLICE_X9Y42          LUT6 (Prop_lut6_I0_O)        0.124     0.075 r  SYNC/vsenable_i_2/O
                         net (fo=1, routed)           0.632     0.707    SYNC/load
    SLICE_X5Y42          LUT3 (Prop_lut3_I2_O)        0.124     0.831 r  SYNC/vsenable_i_1/O
                         net (fo=1, routed)           0.000     0.831    SYNC/vsenable_i_1_n_0
    SLICE_X5Y42          FDRE                                         r  SYNC/vsenable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25MHz rise edge)
                                                     40.000    40.000 r  
    W5                   IBUF                         0.000    40.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    CLK1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    33.944 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.526    CLK1/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.617 r  CLK1/inst/clkout1_buf/O
                         net (fo=21, routed)          1.516    37.133    SYNC/CLK
    SLICE_X5Y42          FDRE                                         r  SYNC/vsenable_reg/C
                         clock pessimism              0.493    37.626    
                         clock uncertainty           -0.098    37.529    
    SLICE_X5Y42          FDRE (Setup_fdre_C_D)        0.031    37.560    SYNC/vsenable_reg
  -------------------------------------------------------------------
                         required time                         37.560    
                         arrival time                          -0.831    
  -------------------------------------------------------------------
                         slack                                 36.728    

Slack (MET) :             36.805ns  (required time - arrival time)
  Source:                 SYNC/vcs_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SYNC/vcs_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25MHz rise@40.000ns - clk_out1_clk_25MHz rise@0.000ns)
  Data Path Delay:        3.129ns  (logic 1.060ns (33.879%)  route 2.069ns (66.121%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.867ns = ( 37.133 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.336ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    CLK1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    CLK1/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  CLK1/inst/clkout1_buf/O
                         net (fo=21, routed)          1.634    -2.336    SYNC/CLK
    SLICE_X4Y42          FDCE                                         r  SYNC/vcs_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y42          FDCE (Prop_fdce_C_Q)         0.456    -1.880 r  SYNC/vcs_reg[8]/Q
                         net (fo=12, routed)          1.288    -0.592    SYNC/vcs_reg[9]_2[8]
    SLICE_X4Y43          LUT5 (Prop_lut5_I1_O)        0.153    -0.439 r  SYNC/vsync_OBUF_inst_i_2/O
                         net (fo=4, routed)           0.622     0.183    SYNC/vsync_OBUF_inst_i_2_n_0
    SLICE_X4Y42          LUT6 (Prop_lut6_I0_O)        0.327     0.510 r  SYNC/vcs[9]_i_2/O
                         net (fo=1, routed)           0.159     0.669    SYNC/vcs[9]_i_2_n_0
    SLICE_X4Y42          LUT3 (Prop_lut3_I0_O)        0.124     0.793 r  SYNC/vcs[9]_i_1/O
                         net (fo=1, routed)           0.000     0.793    SYNC/p_0_in[9]
    SLICE_X4Y42          FDCE                                         r  SYNC/vcs_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25MHz rise edge)
                                                     40.000    40.000 r  
    W5                   IBUF                         0.000    40.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    CLK1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    33.944 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.526    CLK1/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.617 r  CLK1/inst/clkout1_buf/O
                         net (fo=21, routed)          1.516    37.133    SYNC/CLK
    SLICE_X4Y42          FDCE                                         r  SYNC/vcs_reg[9]/C
                         clock pessimism              0.531    37.664    
                         clock uncertainty           -0.098    37.567    
    SLICE_X4Y42          FDCE (Setup_fdce_C_D)        0.031    37.598    SYNC/vcs_reg[9]
  -------------------------------------------------------------------
                         required time                         37.598    
                         arrival time                          -0.793    
  -------------------------------------------------------------------
                         slack                                 36.805    

Slack (MET) :             37.059ns  (required time - arrival time)
  Source:                 SYNC/hcs_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SYNC/hcs_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25MHz rise@40.000ns - clk_out1_clk_25MHz rise@0.000ns)
  Data Path Delay:        2.582ns  (logic 0.609ns (23.583%)  route 1.973ns (76.417%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.934ns = ( 37.066 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.403ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    CLK1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    CLK1/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  CLK1/inst/clkout1_buf/O
                         net (fo=21, routed)          1.567    -2.403    SYNC/CLK
    SLICE_X9Y40          FDCE                                         r  SYNC/hcs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          FDCE (Prop_fdce_C_Q)         0.456    -1.947 r  SYNC/hcs_reg[0]/Q
                         net (fo=11, routed)          1.327    -0.620    SYNC/Q[0]
    SLICE_X8Y41          LUT5 (Prop_lut5_I3_O)        0.153    -0.467 r  SYNC/hcs[4]_i_1/O
                         net (fo=1, routed)           0.647     0.180    SYNC/hcs[4]_i_1_n_0
    SLICE_X8Y41          FDCE                                         r  SYNC/hcs_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25MHz rise edge)
                                                     40.000    40.000 r  
    W5                   IBUF                         0.000    40.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    CLK1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    33.944 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.526    CLK1/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.617 r  CLK1/inst/clkout1_buf/O
                         net (fo=21, routed)          1.449    37.066    SYNC/CLK
    SLICE_X8Y41          FDCE                                         r  SYNC/hcs_reg[4]/C
                         clock pessimism              0.507    37.573    
                         clock uncertainty           -0.098    37.476    
    SLICE_X8Y41          FDCE (Setup_fdce_C_D)       -0.237    37.239    SYNC/hcs_reg[4]
  -------------------------------------------------------------------
                         required time                         37.239    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                 37.059    

Slack (MET) :             37.201ns  (required time - arrival time)
  Source:                 SYNC/vcs_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SYNC/vcs_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25MHz rise@40.000ns - clk_out1_clk_25MHz rise@0.000ns)
  Data Path Delay:        2.689ns  (logic 0.704ns (26.176%)  route 1.985ns (73.824%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.866ns = ( 37.134 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.332ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    CLK1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    CLK1/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  CLK1/inst/clkout1_buf/O
                         net (fo=21, routed)          1.638    -2.332    SYNC/CLK
    SLICE_X3Y43          FDCE                                         r  SYNC/vcs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDCE (Prop_fdce_C_Q)         0.456    -1.876 r  SYNC/vcs_reg[1]/Q
                         net (fo=14, routed)          1.016    -0.860    SYNC/vcs_reg[9]_2[1]
    SLICE_X5Y42          LUT4 (Prop_lut4_I3_O)        0.124    -0.736 r  SYNC/vcs[8]_i_2/O
                         net (fo=5, routed)           0.970     0.234    SYNC/vcs[8]_i_2_n_0
    SLICE_X4Y43          LUT4 (Prop_lut4_I1_O)        0.124     0.358 r  SYNC/vcs[6]_i_1/O
                         net (fo=1, routed)           0.000     0.358    SYNC/vcs[6]_i_1_n_0
    SLICE_X4Y43          FDCE                                         r  SYNC/vcs_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25MHz rise edge)
                                                     40.000    40.000 r  
    W5                   IBUF                         0.000    40.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    CLK1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    33.944 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.526    CLK1/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.617 r  CLK1/inst/clkout1_buf/O
                         net (fo=21, routed)          1.517    37.134    SYNC/CLK
    SLICE_X4Y43          FDCE                                         r  SYNC/vcs_reg[6]/C
                         clock pessimism              0.493    37.627    
                         clock uncertainty           -0.098    37.530    
    SLICE_X4Y43          FDCE (Setup_fdce_C_D)        0.029    37.559    SYNC/vcs_reg[6]
  -------------------------------------------------------------------
                         required time                         37.559    
                         arrival time                          -0.358    
  -------------------------------------------------------------------
                         slack                                 37.201    

Slack (MET) :             37.219ns  (required time - arrival time)
  Source:                 SYNC/vcs_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SYNC/vcs_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25MHz rise@40.000ns - clk_out1_clk_25MHz rise@0.000ns)
  Data Path Delay:        2.717ns  (logic 0.732ns (26.937%)  route 1.985ns (73.063%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.866ns = ( 37.134 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.332ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    CLK1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    CLK1/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  CLK1/inst/clkout1_buf/O
                         net (fo=21, routed)          1.638    -2.332    SYNC/CLK
    SLICE_X3Y43          FDCE                                         r  SYNC/vcs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDCE (Prop_fdce_C_Q)         0.456    -1.876 r  SYNC/vcs_reg[1]/Q
                         net (fo=14, routed)          1.016    -0.860    SYNC/vcs_reg[9]_2[1]
    SLICE_X5Y42          LUT4 (Prop_lut4_I3_O)        0.124    -0.736 r  SYNC/vcs[8]_i_2/O
                         net (fo=5, routed)           0.970     0.234    SYNC/vcs[8]_i_2_n_0
    SLICE_X4Y43          LUT5 (Prop_lut5_I3_O)        0.152     0.386 r  SYNC/vcs[7]_i_1/O
                         net (fo=1, routed)           0.000     0.386    SYNC/p_0_in[7]
    SLICE_X4Y43          FDCE                                         r  SYNC/vcs_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25MHz rise edge)
                                                     40.000    40.000 r  
    W5                   IBUF                         0.000    40.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    CLK1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    33.944 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.526    CLK1/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.617 r  CLK1/inst/clkout1_buf/O
                         net (fo=21, routed)          1.517    37.134    SYNC/CLK
    SLICE_X4Y43          FDCE                                         r  SYNC/vcs_reg[7]/C
                         clock pessimism              0.493    37.627    
                         clock uncertainty           -0.098    37.530    
    SLICE_X4Y43          FDCE (Setup_fdce_C_D)        0.075    37.605    SYNC/vcs_reg[7]
  -------------------------------------------------------------------
                         required time                         37.605    
                         arrival time                          -0.386    
  -------------------------------------------------------------------
                         slack                                 37.219    

Slack (MET) :             37.356ns  (required time - arrival time)
  Source:                 SYNC/vcs_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SYNC/vcs_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25MHz rise@40.000ns - clk_out1_clk_25MHz rise@0.000ns)
  Data Path Delay:        2.200ns  (logic 0.608ns (27.630%)  route 1.592ns (72.370%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.866ns = ( 37.134 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.332ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    CLK1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    CLK1/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  CLK1/inst/clkout1_buf/O
                         net (fo=21, routed)          1.638    -2.332    SYNC/CLK
    SLICE_X3Y43          FDCE                                         r  SYNC/vcs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDCE (Prop_fdce_C_Q)         0.456    -1.876 r  SYNC/vcs_reg[1]/Q
                         net (fo=14, routed)          1.016    -0.860    SYNC/vcs_reg[9]_2[1]
    SLICE_X5Y42          LUT5 (Prop_lut5_I1_O)        0.152    -0.708 r  SYNC/vcs[4]_i_1/O
                         net (fo=1, routed)           0.577    -0.131    SYNC/p_0_in[4]
    SLICE_X5Y43          FDCE                                         r  SYNC/vcs_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25MHz rise edge)
                                                     40.000    40.000 r  
    W5                   IBUF                         0.000    40.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    CLK1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    33.944 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.526    CLK1/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.617 r  CLK1/inst/clkout1_buf/O
                         net (fo=21, routed)          1.517    37.134    SYNC/CLK
    SLICE_X5Y43          FDCE                                         r  SYNC/vcs_reg[4]/C
                         clock pessimism              0.493    37.627    
                         clock uncertainty           -0.098    37.530    
    SLICE_X5Y43          FDCE (Setup_fdce_C_D)       -0.305    37.225    SYNC/vcs_reg[4]
  -------------------------------------------------------------------
                         required time                         37.225    
                         arrival time                           0.131    
  -------------------------------------------------------------------
                         slack                                 37.356    

Slack (MET) :             37.371ns  (required time - arrival time)
  Source:                 SYNC/vcs_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SYNC/vcs_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25MHz rise@40.000ns - clk_out1_clk_25MHz rise@0.000ns)
  Data Path Delay:        2.538ns  (logic 0.936ns (36.874%)  route 1.602ns (63.126%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.866ns = ( 37.134 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.336ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    CLK1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    CLK1/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  CLK1/inst/clkout1_buf/O
                         net (fo=21, routed)          1.634    -2.336    SYNC/CLK
    SLICE_X4Y42          FDCE                                         r  SYNC/vcs_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y42          FDCE (Prop_fdce_C_Q)         0.456    -1.880 r  SYNC/vcs_reg[8]/Q
                         net (fo=12, routed)          1.288    -0.592    SYNC/vcs_reg[9]_2[8]
    SLICE_X4Y43          LUT5 (Prop_lut5_I1_O)        0.153    -0.439 r  SYNC/vsync_OBUF_inst_i_2/O
                         net (fo=4, routed)           0.314    -0.125    SYNC/vsync_OBUF_inst_i_2_n_0
    SLICE_X4Y43          LUT6 (Prop_lut6_I4_O)        0.327     0.202 r  SYNC/vcs[0]_i_1/O
                         net (fo=1, routed)           0.000     0.202    SYNC/p_0_in[0]
    SLICE_X4Y43          FDCE                                         r  SYNC/vcs_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25MHz rise edge)
                                                     40.000    40.000 r  
    W5                   IBUF                         0.000    40.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    CLK1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    33.944 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.526    CLK1/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.617 r  CLK1/inst/clkout1_buf/O
                         net (fo=21, routed)          1.517    37.134    SYNC/CLK
    SLICE_X4Y43          FDCE                                         r  SYNC/vcs_reg[0]/C
                         clock pessimism              0.506    37.640    
                         clock uncertainty           -0.098    37.543    
    SLICE_X4Y43          FDCE (Setup_fdce_C_D)        0.031    37.574    SYNC/vcs_reg[0]
  -------------------------------------------------------------------
                         required time                         37.574    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                 37.371    

Slack (MET) :             37.426ns  (required time - arrival time)
  Source:                 SYNC/hcs_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SYNC/hcs_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25MHz rise@40.000ns - clk_out1_clk_25MHz rise@0.000ns)
  Data Path Delay:        2.531ns  (logic 0.704ns (27.814%)  route 1.827ns (72.186%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.934ns = ( 37.066 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.403ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    CLK1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    CLK1/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  CLK1/inst/clkout1_buf/O
                         net (fo=21, routed)          1.567    -2.403    SYNC/CLK
    SLICE_X9Y40          FDCE                                         r  SYNC/hcs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          FDCE (Prop_fdce_C_Q)         0.456    -1.947 f  SYNC/hcs_reg[0]/Q
                         net (fo=11, routed)          1.327    -0.620    SYNC/Q[0]
    SLICE_X8Y41          LUT5 (Prop_lut5_I2_O)        0.124    -0.496 r  SYNC/hcs[9]_i_2/O
                         net (fo=6, routed)           0.501     0.004    SYNC/hcs[9]_i_2_n_0
    SLICE_X8Y41          LUT6 (Prop_lut6_I5_O)        0.124     0.128 r  SYNC/hcs[5]_i_1/O
                         net (fo=1, routed)           0.000     0.128    SYNC/p_0_in__0[5]
    SLICE_X8Y41          FDCE                                         r  SYNC/hcs_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25MHz rise edge)
                                                     40.000    40.000 r  
    W5                   IBUF                         0.000    40.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    CLK1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    33.944 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.526    CLK1/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.617 r  CLK1/inst/clkout1_buf/O
                         net (fo=21, routed)          1.449    37.066    SYNC/CLK
    SLICE_X8Y41          FDCE                                         r  SYNC/hcs_reg[5]/C
                         clock pessimism              0.507    37.573    
                         clock uncertainty           -0.098    37.476    
    SLICE_X8Y41          FDCE (Setup_fdce_C_D)        0.079    37.555    SYNC/hcs_reg[5]
  -------------------------------------------------------------------
                         required time                         37.555    
                         arrival time                          -0.128    
  -------------------------------------------------------------------
                         slack                                 37.426    

Slack (MET) :             37.433ns  (required time - arrival time)
  Source:                 SYNC/hcs_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SYNC/hcs_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25MHz rise@40.000ns - clk_out1_clk_25MHz rise@0.000ns)
  Data Path Delay:        2.474ns  (logic 0.704ns (28.454%)  route 1.770ns (71.546%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.934ns = ( 37.066 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.403ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    CLK1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    CLK1/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  CLK1/inst/clkout1_buf/O
                         net (fo=21, routed)          1.567    -2.403    SYNC/CLK
    SLICE_X9Y40          FDCE                                         r  SYNC/hcs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          FDCE (Prop_fdce_C_Q)         0.456    -1.947 f  SYNC/hcs_reg[0]/Q
                         net (fo=11, routed)          1.327    -0.620    SYNC/Q[0]
    SLICE_X8Y41          LUT5 (Prop_lut5_I2_O)        0.124    -0.496 r  SYNC/hcs[9]_i_2/O
                         net (fo=6, routed)           0.444    -0.053    SYNC/hcs[9]_i_2_n_0
    SLICE_X9Y42          LUT6 (Prop_lut6_I4_O)        0.124     0.071 r  SYNC/hcs[8]_i_1/O
                         net (fo=1, routed)           0.000     0.071    SYNC/hcs[8]_i_1_n_0
    SLICE_X9Y42          FDCE                                         r  SYNC/hcs_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25MHz rise edge)
                                                     40.000    40.000 r  
    W5                   IBUF                         0.000    40.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    CLK1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    33.944 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    35.526    CLK1/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.617 r  CLK1/inst/clkout1_buf/O
                         net (fo=21, routed)          1.449    37.066    SYNC/CLK
    SLICE_X9Y42          FDCE                                         r  SYNC/hcs_reg[8]/C
                         clock pessimism              0.507    37.573    
                         clock uncertainty           -0.098    37.476    
    SLICE_X9Y42          FDCE (Setup_fdce_C_D)        0.029    37.505    SYNC/hcs_reg[8]
  -------------------------------------------------------------------
                         required time                         37.505    
                         arrival time                          -0.071    
  -------------------------------------------------------------------
                         slack                                 37.433    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 SYNC/hcs_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SYNC/hcs_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25MHz rise@0.000ns - clk_out1_clk_25MHz rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.189ns (51.695%)  route 0.177ns (48.305%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.270ns
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    CLK1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    CLK1/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  CLK1/inst/clkout1_buf/O
                         net (fo=21, routed)          0.565    -0.843    SYNC/CLK
    SLICE_X9Y40          FDCE                                         r  SYNC/hcs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          FDCE (Prop_fdce_C_Q)         0.141    -0.702 r  SYNC/hcs_reg[0]/Q
                         net (fo=11, routed)          0.177    -0.525    SYNC/Q[0]
    SLICE_X8Y39          LUT4 (Prop_lut4_I2_O)        0.048    -0.477 r  SYNC/hcs[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.477    SYNC/hcs[3]_i_1_n_0
    SLICE_X8Y39          FDCE                                         r  SYNC/hcs_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    CLK1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    CLK1/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  CLK1/inst/clkout1_buf/O
                         net (fo=21, routed)          0.834    -1.270    SYNC/CLK
    SLICE_X8Y39          FDCE                                         r  SYNC/hcs_reg[3]/C
                         clock pessimism              0.442    -0.828    
    SLICE_X8Y39          FDCE (Hold_fdce_C_D)         0.131    -0.697    SYNC/hcs_reg[3]
  -------------------------------------------------------------------
                         required time                          0.697    
                         arrival time                          -0.477    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 SYNC/hcs_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SYNC/hcs_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25MHz rise@0.000ns - clk_out1_clk_25MHz rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.186ns (51.295%)  route 0.177ns (48.705%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.270ns
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    CLK1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    CLK1/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  CLK1/inst/clkout1_buf/O
                         net (fo=21, routed)          0.565    -0.843    SYNC/CLK
    SLICE_X9Y40          FDCE                                         r  SYNC/hcs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          FDCE (Prop_fdce_C_Q)         0.141    -0.702 r  SYNC/hcs_reg[0]/Q
                         net (fo=11, routed)          0.177    -0.525    SYNC/Q[0]
    SLICE_X8Y39          LUT3 (Prop_lut3_I2_O)        0.045    -0.480 r  SYNC/hcs[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.480    SYNC/hcs[2]_i_1_n_0
    SLICE_X8Y39          FDCE                                         r  SYNC/hcs_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    CLK1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    CLK1/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  CLK1/inst/clkout1_buf/O
                         net (fo=21, routed)          0.834    -1.270    SYNC/CLK
    SLICE_X8Y39          FDCE                                         r  SYNC/hcs_reg[2]/C
                         clock pessimism              0.442    -0.828    
    SLICE_X8Y39          FDCE (Hold_fdce_C_D)         0.120    -0.708    SYNC/hcs_reg[2]
  -------------------------------------------------------------------
                         required time                          0.708    
                         arrival time                          -0.480    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 SYNC/vcs_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SYNC/vcs_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25MHz rise@0.000ns - clk_out1_clk_25MHz rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.533%)  route 0.190ns (50.467%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.238ns
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    -0.462ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    CLK1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    CLK1/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  CLK1/inst/clkout1_buf/O
                         net (fo=21, routed)          0.593    -0.815    SYNC/CLK
    SLICE_X4Y43          FDCE                                         r  SYNC/vcs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.141    -0.674 r  SYNC/vcs_reg[0]/Q
                         net (fo=13, routed)          0.190    -0.484    SYNC/vcs_reg[9]_2[0]
    SLICE_X3Y43          LUT6 (Prop_lut6_I3_O)        0.045    -0.439 r  SYNC/vcs[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.439    SYNC/p_0_in[5]
    SLICE_X3Y43          FDCE                                         r  SYNC/vcs_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    CLK1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    CLK1/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  CLK1/inst/clkout1_buf/O
                         net (fo=21, routed)          0.866    -1.238    SYNC/CLK
    SLICE_X3Y43          FDCE                                         r  SYNC/vcs_reg[5]/C
                         clock pessimism              0.462    -0.776    
    SLICE_X3Y43          FDCE (Hold_fdce_C_D)         0.092    -0.684    SYNC/vcs_reg[5]
  -------------------------------------------------------------------
                         required time                          0.684    
                         arrival time                          -0.439    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 SYNC/vcs_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SYNC/vcs_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25MHz rise@0.000ns - clk_out1_clk_25MHz rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.842%)  route 0.166ns (47.158%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.241ns
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    CLK1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    CLK1/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  CLK1/inst/clkout1_buf/O
                         net (fo=21, routed)          0.593    -0.815    SYNC/CLK
    SLICE_X5Y43          FDCE                                         r  SYNC/vcs_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y43          FDCE (Prop_fdce_C_Q)         0.141    -0.674 r  SYNC/vcs_reg[4]/Q
                         net (fo=17, routed)          0.166    -0.508    SYNC/vcs_reg[9]_2[4]
    SLICE_X4Y42          LUT6 (Prop_lut6_I2_O)        0.045    -0.463 r  SYNC/vcs[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.463    SYNC/p_0_in[8]
    SLICE_X4Y42          FDCE                                         r  SYNC/vcs_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    CLK1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    CLK1/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  CLK1/inst/clkout1_buf/O
                         net (fo=21, routed)          0.863    -1.241    SYNC/CLK
    SLICE_X4Y42          FDCE                                         r  SYNC/vcs_reg[8]/C
                         clock pessimism              0.441    -0.800    
    SLICE_X4Y42          FDCE (Hold_fdce_C_D)         0.091    -0.709    SYNC/vcs_reg[8]
  -------------------------------------------------------------------
                         required time                          0.709    
                         arrival time                          -0.463    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 SYNC/hcs_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SYNC/hcs_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25MHz rise@0.000ns - clk_out1_clk_25MHz rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.186ns (48.101%)  route 0.201ns (51.899%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.269ns
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    CLK1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    CLK1/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  CLK1/inst/clkout1_buf/O
                         net (fo=21, routed)          0.565    -0.843    SYNC/CLK
    SLICE_X9Y42          FDCE                                         r  SYNC/hcs_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDCE (Prop_fdce_C_Q)         0.141    -0.702 r  SYNC/hcs_reg[8]/Q
                         net (fo=15, routed)          0.201    -0.501    SYNC/Q[8]
    SLICE_X8Y41          LUT6 (Prop_lut6_I4_O)        0.045    -0.456 r  SYNC/hcs[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.456    SYNC/hcs[9]_i_1_n_0
    SLICE_X8Y41          FDCE                                         r  SYNC/hcs_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    CLK1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    CLK1/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  CLK1/inst/clkout1_buf/O
                         net (fo=21, routed)          0.835    -1.269    SYNC/CLK
    SLICE_X8Y41          FDCE                                         r  SYNC/hcs_reg[9]/C
                         clock pessimism              0.442    -0.827    
    SLICE_X8Y41          FDCE (Hold_fdce_C_D)         0.121    -0.706    SYNC/hcs_reg[9]
  -------------------------------------------------------------------
                         required time                          0.706    
                         arrival time                          -0.456    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 SYNC/hcs_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SYNC/hcs_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25MHz rise@0.000ns - clk_out1_clk_25MHz rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.639%)  route 0.174ns (45.361%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.269ns
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    CLK1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    CLK1/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  CLK1/inst/clkout1_buf/O
                         net (fo=21, routed)          0.565    -0.843    SYNC/CLK
    SLICE_X8Y41          FDCE                                         r  SYNC/hcs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y41          FDCE (Prop_fdce_C_Q)         0.164    -0.679 r  SYNC/hcs_reg[5]/Q
                         net (fo=20, routed)          0.174    -0.505    SYNC/Q[5]
    SLICE_X8Y41          LUT6 (Prop_lut6_I1_O)        0.045    -0.460 r  SYNC/hcs[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.460    SYNC/p_0_in__0[5]
    SLICE_X8Y41          FDCE                                         r  SYNC/hcs_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    CLK1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    CLK1/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  CLK1/inst/clkout1_buf/O
                         net (fo=21, routed)          0.835    -1.269    SYNC/CLK
    SLICE_X8Y41          FDCE                                         r  SYNC/hcs_reg[5]/C
                         clock pessimism              0.426    -0.843    
    SLICE_X8Y41          FDCE (Hold_fdce_C_D)         0.121    -0.722    SYNC/hcs_reg[5]
  -------------------------------------------------------------------
                         required time                          0.722    
                         arrival time                          -0.460    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 SYNC/vcs_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SYNC/vcs_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25MHz rise@0.000ns - clk_out1_clk_25MHz rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.186ns (49.706%)  route 0.188ns (50.294%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.240ns
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    CLK1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    CLK1/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  CLK1/inst/clkout1_buf/O
                         net (fo=21, routed)          0.593    -0.815    SYNC/CLK
    SLICE_X4Y43          FDCE                                         r  SYNC/vcs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y43          FDCE (Prop_fdce_C_Q)         0.141    -0.674 r  SYNC/vcs_reg[0]/Q
                         net (fo=13, routed)          0.188    -0.486    SYNC/vcs_reg[9]_2[0]
    SLICE_X4Y44          LUT6 (Prop_lut6_I3_O)        0.045    -0.441 r  SYNC/vcs[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.441    SYNC/p_0_in[3]
    SLICE_X4Y44          FDCE                                         r  SYNC/vcs_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    CLK1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    CLK1/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  CLK1/inst/clkout1_buf/O
                         net (fo=21, routed)          0.864    -1.240    SYNC/CLK
    SLICE_X4Y44          FDCE                                         r  SYNC/vcs_reg[3]/C
                         clock pessimism              0.441    -0.799    
    SLICE_X4Y44          FDCE (Hold_fdce_C_D)         0.091    -0.708    SYNC/vcs_reg[3]
  -------------------------------------------------------------------
                         required time                          0.708    
                         arrival time                          -0.441    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 SYNC/vsenable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SYNC/vcs_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25MHz rise@0.000ns - clk_out1_clk_25MHz rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.661%)  route 0.104ns (42.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.241ns
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    -0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    CLK1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    CLK1/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  CLK1/inst/clkout1_buf/O
                         net (fo=21, routed)          0.592    -0.816    SYNC/CLK
    SLICE_X5Y42          FDRE                                         r  SYNC/vsenable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDRE (Prop_fdre_C_Q)         0.141    -0.675 r  SYNC/vsenable_reg/Q
                         net (fo=11, routed)          0.104    -0.571    SYNC/vsenable
    SLICE_X4Y42          FDCE                                         r  SYNC/vcs_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    CLK1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    CLK1/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  CLK1/inst/clkout1_buf/O
                         net (fo=21, routed)          0.863    -1.241    SYNC/CLK
    SLICE_X4Y42          FDCE                                         r  SYNC/vcs_reg[8]/C
                         clock pessimism              0.438    -0.803    
    SLICE_X4Y42          FDCE (Hold_fdce_C_CE)       -0.039    -0.842    SYNC/vcs_reg[8]
  -------------------------------------------------------------------
                         required time                          0.842    
                         arrival time                          -0.571    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 SYNC/vsenable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SYNC/vcs_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25MHz rise@0.000ns - clk_out1_clk_25MHz rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.661%)  route 0.104ns (42.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.241ns
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    -0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    CLK1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    CLK1/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  CLK1/inst/clkout1_buf/O
                         net (fo=21, routed)          0.592    -0.816    SYNC/CLK
    SLICE_X5Y42          FDRE                                         r  SYNC/vsenable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDRE (Prop_fdre_C_Q)         0.141    -0.675 r  SYNC/vsenable_reg/Q
                         net (fo=11, routed)          0.104    -0.571    SYNC/vsenable
    SLICE_X4Y42          FDCE                                         r  SYNC/vcs_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    CLK1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    CLK1/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  CLK1/inst/clkout1_buf/O
                         net (fo=21, routed)          0.863    -1.241    SYNC/CLK
    SLICE_X4Y42          FDCE                                         r  SYNC/vcs_reg[9]/C
                         clock pessimism              0.438    -0.803    
    SLICE_X4Y42          FDCE (Hold_fdce_C_CE)       -0.039    -0.842    SYNC/vcs_reg[9]
  -------------------------------------------------------------------
                         required time                          0.842    
                         arrival time                          -0.571    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 SYNC/hcs_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SYNC/hcs_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25MHz rise@0.000ns - clk_out1_clk_25MHz rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.207ns (51.043%)  route 0.199ns (48.957%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.269ns
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    CLK1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    CLK1/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  CLK1/inst/clkout1_buf/O
                         net (fo=21, routed)          0.565    -0.843    SYNC/CLK
    SLICE_X8Y41          FDCE                                         r  SYNC/hcs_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y41          FDCE (Prop_fdce_C_Q)         0.164    -0.679 r  SYNC/hcs_reg[6]/Q
                         net (fo=17, routed)          0.199    -0.480    SYNC/Q[6]
    SLICE_X8Y41          LUT4 (Prop_lut4_I1_O)        0.043    -0.437 r  SYNC/hcs[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.437    SYNC/hcs[7]_i_1_n_0
    SLICE_X8Y41          FDCE                                         r  SYNC/hcs_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_100MHz_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    CLK1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  CLK1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    CLK1/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  CLK1/inst/clkout1_buf/O
                         net (fo=21, routed)          0.835    -1.269    SYNC/CLK
    SLICE_X8Y41          FDCE                                         r  SYNC/hcs_reg[7]/C
                         clock pessimism              0.426    -0.843    
    SLICE_X8Y41          FDCE (Hold_fdce_C_D)         0.131    -0.712    SYNC/hcs_reg[7]
  -------------------------------------------------------------------
                         required time                          0.712    
                         arrival time                          -0.437    
  -------------------------------------------------------------------
                         slack                                  0.275    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_25MHz
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { CLK1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    CLK1/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  CLK1/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X9Y40      SYNC/hcs_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X9Y40      SYNC/hcs_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X8Y39      SYNC/hcs_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X8Y39      SYNC/hcs_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X8Y41      SYNC/hcs_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X8Y41      SYNC/hcs_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X8Y41      SYNC/hcs_reg[6]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X4Y43      SYNC/vcs_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  CLK1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X8Y39      SYNC/hcs_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X8Y39      SYNC/hcs_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X8Y41      SYNC/hcs_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X8Y41      SYNC/hcs_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X8Y41      SYNC/hcs_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X4Y43      SYNC/vcs_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X3Y43      SYNC/vcs_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X3Y43      SYNC/vcs_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X4Y44      SYNC/vcs_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X5Y43      SYNC/vcs_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X9Y40      SYNC/hcs_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X9Y40      SYNC/hcs_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X9Y40      SYNC/hcs_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X9Y40      SYNC/hcs_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X8Y39      SYNC/hcs_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X8Y39      SYNC/hcs_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X8Y39      SYNC/hcs_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X8Y39      SYNC/hcs_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X8Y41      SYNC/hcs_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X8Y41      SYNC/hcs_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_25MHz
  To Clock:  clkfbout_clk_25MHz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_25MHz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    CLK1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  CLK1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  CLK1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  CLK1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  CLK1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.424ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100MHz }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y16  SPRITE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period  n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y16  SPRITE/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK



