#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Nov 14 16:43:19 2025
# Process ID: 23969
# Current directory: /home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.runs/design_1_model_nexys_pruned_5_0_0_synth_1
# Command line: vivado -log design_1_model_nexys_pruned_5_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_model_nexys_pruned_5_0_0.tcl
# Log file: /home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.runs/design_1_model_nexys_pruned_5_0_0_synth_1/design_1_model_nexys_pruned_5_0_0.vds
# Journal file: /home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.runs/design_1_model_nexys_pruned_5_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_model_nexys_pruned_5_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/IP_NEXYS/ip_2'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.2/data/ip'.
Command: synth_design -top design_1_model_nexys_pruned_5_0_0 -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 24063 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1859.766 ; gain = 201.625 ; free physical = 1322 ; free virtual = 17321
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_model_nexys_pruned_5_0_0' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ip/design_1_model_nexys_pruned_5_0_0/synth/design_1_model_nexys_pruned_5_0_0.vhd:75]
INFO: [Synth 8-3491] module 'model_nexys_pruned_5_hls4ml_prj_5' declared at '/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/model_nexys_pruned_5_hls4ml_prj_5.vhd:12' bound to instance 'U0' of component 'model_nexys_pruned_5_hls4ml_prj_5' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ip/design_1_model_nexys_pruned_5_0_0/synth/design_1_model_nexys_pruned_5_0_0.vhd:123]
INFO: [Synth 8-638] synthesizing module 'model_nexys_pruned_5_hls4ml_prj_5' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/model_nexys_pruned_5_hls4ml_prj_5.vhd:31]
	Parameter DataWidth bound to: 14 - type: integer 
	Parameter AddressRange bound to: 200 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'model_nexys_pruned_5_hls4ml_prj_5_layer2_out_V' declared at '/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/model_nexys_pruned_5_hls4ml_prj_5_layer2_out_V.vhd:9' bound to instance 'layer2_out_V_U' of component 'model_nexys_pruned_5_hls4ml_prj_5_layer2_out_V' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/model_nexys_pruned_5_hls4ml_prj_5.vhd:3220]
INFO: [Synth 8-638] synthesizing module 'model_nexys_pruned_5_hls4ml_prj_5_layer2_out_V' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/model_nexys_pruned_5_hls4ml_prj_5_layer2_out_V.vhd:53]
	Parameter DataWidth bound to: 14 - type: integer 
	Parameter AddressRange bound to: 200 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
	Parameter BufferCount bound to: 2 - type: integer 
	Parameter MemLatency bound to: 1 - type: integer 
	Parameter IndexWidth bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'model_nexys_pruned_5_hls4ml_prj_5_layer2_out_V_memcore' declared at '/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/model_nexys_pruned_5_hls4ml_prj_5_layer2_out_V_memcore.vhd:102' bound to instance 'model_nexys_pruned_5_hls4ml_prj_5_layer2_out_V_memcore_U' of component 'model_nexys_pruned_5_hls4ml_prj_5_layer2_out_V_memcore' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/model_nexys_pruned_5_hls4ml_prj_5_layer2_out_V.vhd:102]
INFO: [Synth 8-638] synthesizing module 'model_nexys_pruned_5_hls4ml_prj_5_layer2_out_V_memcore' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/model_nexys_pruned_5_hls4ml_prj_5_layer2_out_V_memcore.vhd:122]
	Parameter DataWidth bound to: 14 - type: integer 
	Parameter AddressRange bound to: 200 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'model_nexys_pruned_5_hls4ml_prj_5_layer2_out_V_memcore_ram' declared at '/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/model_nexys_pruned_5_hls4ml_prj_5_layer2_out_V_memcore.vhd:10' bound to instance 'model_nexys_pruned_5_hls4ml_prj_5_layer2_out_V_memcore_ram_U' of component 'model_nexys_pruned_5_hls4ml_prj_5_layer2_out_V_memcore_ram' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/model_nexys_pruned_5_hls4ml_prj_5_layer2_out_V_memcore.vhd:141]
INFO: [Synth 8-638] synthesizing module 'model_nexys_pruned_5_hls4ml_prj_5_layer2_out_V_memcore_ram' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/model_nexys_pruned_5_hls4ml_prj_5_layer2_out_V_memcore.vhd:33]
	Parameter MEM_TYPE bound to: block - type: string 
	Parameter DWIDTH bound to: 14 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 200 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'model_nexys_pruned_5_hls4ml_prj_5_layer2_out_V_memcore_ram' (1#1) [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/model_nexys_pruned_5_hls4ml_prj_5_layer2_out_V_memcore.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'model_nexys_pruned_5_hls4ml_prj_5_layer2_out_V_memcore' (2#1) [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/model_nexys_pruned_5_hls4ml_prj_5_layer2_out_V_memcore.vhd:122]
INFO: [Synth 8-3491] module 'model_nexys_pruned_5_hls4ml_prj_5_layer2_out_V_memcore' declared at '/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/model_nexys_pruned_5_hls4ml_prj_5_layer2_out_V_memcore.vhd:102' bound to instance 'model_nexys_pruned_5_hls4ml_prj_5_layer2_out_V_memcore_U' of component 'model_nexys_pruned_5_hls4ml_prj_5_layer2_out_V_memcore' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/model_nexys_pruned_5_hls4ml_prj_5_layer2_out_V.vhd:102]
INFO: [Synth 8-256] done synthesizing module 'model_nexys_pruned_5_hls4ml_prj_5_layer2_out_V' (3#1) [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/model_nexys_pruned_5_hls4ml_prj_5_layer2_out_V.vhd:53]
	Parameter DataWidth bound to: 13 - type: integer 
	Parameter AddressRange bound to: 200 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'model_nexys_pruned_5_hls4ml_prj_5_layer4_out_V' declared at '/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/model_nexys_pruned_5_hls4ml_prj_5_layer4_out_V.vhd:9' bound to instance 'layer4_out_V_U' of component 'model_nexys_pruned_5_hls4ml_prj_5_layer4_out_V' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/model_nexys_pruned_5_hls4ml_prj_5.vhd:3255]
INFO: [Synth 8-638] synthesizing module 'model_nexys_pruned_5_hls4ml_prj_5_layer4_out_V' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/model_nexys_pruned_5_hls4ml_prj_5_layer4_out_V.vhd:51]
	Parameter DataWidth bound to: 13 - type: integer 
	Parameter AddressRange bound to: 200 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
	Parameter BufferCount bound to: 2 - type: integer 
	Parameter MemLatency bound to: 1 - type: integer 
	Parameter IndexWidth bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'model_nexys_pruned_5_hls4ml_prj_5_layer4_out_V_memcore' declared at '/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/model_nexys_pruned_5_hls4ml_prj_5_layer4_out_V_memcore.vhd:88' bound to instance 'model_nexys_pruned_5_hls4ml_prj_5_layer4_out_V_memcore_U' of component 'model_nexys_pruned_5_hls4ml_prj_5_layer4_out_V_memcore' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/model_nexys_pruned_5_hls4ml_prj_5_layer4_out_V.vhd:98]
INFO: [Synth 8-638] synthesizing module 'model_nexys_pruned_5_hls4ml_prj_5_layer4_out_V_memcore' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/model_nexys_pruned_5_hls4ml_prj_5_layer4_out_V_memcore.vhd:107]
	Parameter DataWidth bound to: 13 - type: integer 
	Parameter AddressRange bound to: 200 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'model_nexys_pruned_5_hls4ml_prj_5_layer4_out_V_memcore_ram' declared at '/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/model_nexys_pruned_5_hls4ml_prj_5_layer4_out_V_memcore.vhd:10' bound to instance 'model_nexys_pruned_5_hls4ml_prj_5_layer4_out_V_memcore_ram_U' of component 'model_nexys_pruned_5_hls4ml_prj_5_layer4_out_V_memcore_ram' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/model_nexys_pruned_5_hls4ml_prj_5_layer4_out_V_memcore.vhd:125]
INFO: [Synth 8-638] synthesizing module 'model_nexys_pruned_5_hls4ml_prj_5_layer4_out_V_memcore_ram' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/model_nexys_pruned_5_hls4ml_prj_5_layer4_out_V_memcore.vhd:32]
	Parameter MEM_TYPE bound to: block - type: string 
	Parameter DWIDTH bound to: 13 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 200 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'model_nexys_pruned_5_hls4ml_prj_5_layer4_out_V_memcore_ram' (4#1) [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/model_nexys_pruned_5_hls4ml_prj_5_layer4_out_V_memcore.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'model_nexys_pruned_5_hls4ml_prj_5_layer4_out_V_memcore' (5#1) [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/model_nexys_pruned_5_hls4ml_prj_5_layer4_out_V_memcore.vhd:107]
INFO: [Synth 8-3491] module 'model_nexys_pruned_5_hls4ml_prj_5_layer4_out_V_memcore' declared at '/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/model_nexys_pruned_5_hls4ml_prj_5_layer4_out_V_memcore.vhd:88' bound to instance 'model_nexys_pruned_5_hls4ml_prj_5_layer4_out_V_memcore_U' of component 'model_nexys_pruned_5_hls4ml_prj_5_layer4_out_V_memcore' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/model_nexys_pruned_5_hls4ml_prj_5_layer4_out_V.vhd:98]
INFO: [Synth 8-256] done synthesizing module 'model_nexys_pruned_5_hls4ml_prj_5_layer4_out_V' (6#1) [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/model_nexys_pruned_5_hls4ml_prj_5_layer4_out_V.vhd:51]
INFO: [Synth 8-3491] module 'model_nexys_pruned_5_hls4ml_prj_5_entry3' declared at '/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/model_nexys_pruned_5_hls4ml_prj_5_entry3.vhd:12' bound to instance 'model_nexys_pruned_5_hls4ml_prj_5_entry3_U0' of component 'model_nexys_pruned_5_hls4ml_prj_5_entry3' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/model_nexys_pruned_5_hls4ml_prj_5.vhd:3288]
INFO: [Synth 8-638] synthesizing module 'model_nexys_pruned_5_hls4ml_prj_5_entry3' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/model_nexys_pruned_5_hls4ml_prj_5_entry3.vhd:32]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/model_nexys_pruned_5_hls4ml_prj_5_entry3.vhd:42]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/model_nexys_pruned_5_hls4ml_prj_5_entry3.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'model_nexys_pruned_5_hls4ml_prj_5_entry3' (7#1) [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/model_nexys_pruned_5_hls4ml_prj_5_entry3.vhd:32]
INFO: [Synth 8-3491] module 'model_nexys_pruned_5_hls4ml_prj_5_entry95' declared at '/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/model_nexys_pruned_5_hls4ml_prj_5_entry95.vhd:12' bound to instance 'model_nexys_pruned_5_hls4ml_prj_5_entry95_U0' of component 'model_nexys_pruned_5_hls4ml_prj_5_entry95' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/model_nexys_pruned_5_hls4ml_prj_5.vhd:3306]
INFO: [Synth 8-638] synthesizing module 'model_nexys_pruned_5_hls4ml_prj_5_entry95' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/model_nexys_pruned_5_hls4ml_prj_5_entry95.vhd:33]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/model_nexys_pruned_5_hls4ml_prj_5_entry95.vhd:43]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/model_nexys_pruned_5_hls4ml_prj_5_entry95.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'model_nexys_pruned_5_hls4ml_prj_5_entry95' (8#1) [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/model_nexys_pruned_5_hls4ml_prj_5_entry95.vhd:33]
INFO: [Synth 8-3491] module 'Block_proc' declared at '/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/Block_proc.vhd:12' bound to instance 'Block_proc_U0' of component 'Block_proc' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/model_nexys_pruned_5_hls4ml_prj_5.vhd:3325]
INFO: [Synth 8-638] synthesizing module 'Block_proc' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/Block_proc.vhd:28]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/Block_proc.vhd:38]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/Block_proc.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'Block_proc' (9#1) [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/Block_proc.vhd:28]
INFO: [Synth 8-3491] module 'dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_s' declared at '/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_s.vhd:12' bound to instance 'dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_U0' of component 'dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_s' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/model_nexys_pruned_5_hls4ml_prj_5.vhd:3339]
INFO: [Synth 8-638] synthesizing module 'dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_s' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_s.vhd:35]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_s.vhd:786]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_s.vhd:789]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_s.vhd:792]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_s.vhd:804]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_s.vhd:808]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_s.vhd:1638]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_s.vhd:1645]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_s.vhd:1653]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_s.vhd:1877]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_s.vhd:2281]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_s.vhd:2284]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_s.vhd:2287]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_s.vhd:2290]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_s.vhd:2293]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_s.vhd:2296]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_s.vhd:2299]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_s.vhd:2302]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_s.vhd:2305]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_s.vhd:2308]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_s.vhd:2311]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_s.vhd:2314]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_s.vhd:2317]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_s.vhd:2320]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_s.vhd:2323]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_s.vhd:2326]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_s.vhd:2329]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_s.vhd:2332]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_s.vhd:2335]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_s.vhd:2338]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_s.vhd:2341]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_s.vhd:2344]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_s.vhd:2347]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_s.vhd:2350]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_s.vhd:2353]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_s.vhd:2356]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_s.vhd:2359]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_s.vhd:2362]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_s.vhd:2365]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_s.vhd:2368]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_s.vhd:2371]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_s.vhd:2374]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_s.vhd:2377]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_s.vhd:2380]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_s.vhd:2383]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_s.vhd:2386]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_s.vhd:2389]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_s.vhd:2392]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_s.vhd:2395]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_s.vhd:2398]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_s.vhd:2401]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_s.vhd:2404]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_s.vhd:2407]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_s.vhd:2410]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_s.vhd:2413]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_s.vhd:2416]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_s.vhd:2419]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_s.vhd:2422]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_s.vhd:2425]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_s.vhd:2428]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_s.vhd:2431]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_s.vhd:2434]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_s.vhd:2437]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_s.vhd:2440]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_s.vhd:2443]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_s.vhd:2446]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_s.vhd:2449]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_s.vhd:2452]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_s.vhd:2455]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_s.vhd:2458]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_s.vhd:2461]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_s.vhd:2464]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_s.vhd:2467]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_s.vhd:2470]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_s.vhd:2473]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_s.vhd:2476]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_s.vhd:2479]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_s.vhd:2482]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_s.vhd:2485]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_s.vhd:2488]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_s.vhd:2491]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_s.vhd:2494]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_s.vhd:2497]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_s.vhd:2500]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_s.vhd:2503]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_s.vhd:2506]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_s.vhd:2509]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_s.vhd:2512]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_s.vhd:2515]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_s.vhd:2518]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_s.vhd:2521]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_s.vhd:2524]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_s.vhd:2527]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_s.vhd:2530]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_s.vhd:2533]
INFO: [Common 17-14] Message 'Synth 8-5534' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 400 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_s_outbkb' declared at '/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_s_outbkb.vhd:110' bound to instance 'outidx3_U' of component 'dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_s_outbkb' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_s.vhd:3334]
INFO: [Synth 8-638] synthesizing module 'dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_s_outbkb' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_s_outbkb.vhd:123]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 400 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_s_outbkb_rom' declared at '/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_s_outbkb.vhd:9' bound to instance 'dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_s_outbkb_rom_U' of component 'dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_s_outbkb_rom' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_s_outbkb.vhd:135]
INFO: [Synth 8-638] synthesizing module 'dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_s_outbkb_rom' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_s_outbkb.vhd:24]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 400 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_s_outbkb_rom' (10#1) [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_s_outbkb.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_s_outbkb' (11#1) [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_s_outbkb.vhd:123]
	Parameter DataWidth bound to: 11 - type: integer 
	Parameter AddressRange bound to: 400 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_s_w2_V' declared at '/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_s_w2_V.vhd:134' bound to instance 'w2_V_U' of component 'dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_s_w2_V' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_s.vhd:3346]
INFO: [Synth 8-638] synthesizing module 'dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_s_w2_V' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_s_w2_V.vhd:147]
	Parameter DataWidth bound to: 11 - type: integer 
	Parameter AddressRange bound to: 400 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_s_w2_V_rom' declared at '/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_s_w2_V.vhd:9' bound to instance 'dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_s_w2_V_rom_U' of component 'dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_s_w2_V_rom' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_s_w2_V.vhd:159]
INFO: [Synth 8-638] synthesizing module 'dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_s_w2_V_rom' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_s_w2_V.vhd:24]
	Parameter DWIDTH bound to: 11 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 400 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_s_w2_V_rom' (12#1) [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_s_w2_V.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_s_w2_V' (13#1) [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_s_w2_V.vhd:147]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 14 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter din2_WIDTH bound to: 14 - type: integer 
	Parameter din3_WIDTH bound to: 14 - type: integer 
	Parameter din4_WIDTH bound to: 14 - type: integer 
	Parameter din5_WIDTH bound to: 14 - type: integer 
	Parameter din6_WIDTH bound to: 14 - type: integer 
	Parameter din7_WIDTH bound to: 14 - type: integer 
	Parameter din8_WIDTH bound to: 14 - type: integer 
	Parameter din9_WIDTH bound to: 14 - type: integer 
	Parameter din10_WIDTH bound to: 14 - type: integer 
	Parameter din11_WIDTH bound to: 14 - type: integer 
	Parameter din12_WIDTH bound to: 14 - type: integer 
	Parameter din13_WIDTH bound to: 14 - type: integer 
	Parameter din14_WIDTH bound to: 14 - type: integer 
	Parameter din15_WIDTH bound to: 14 - type: integer 
	Parameter din16_WIDTH bound to: 14 - type: integer 
	Parameter din17_WIDTH bound to: 14 - type: integer 
	Parameter din18_WIDTH bound to: 14 - type: integer 
	Parameter din19_WIDTH bound to: 14 - type: integer 
	Parameter din20_WIDTH bound to: 14 - type: integer 
	Parameter din21_WIDTH bound to: 14 - type: integer 
	Parameter din22_WIDTH bound to: 14 - type: integer 
	Parameter din23_WIDTH bound to: 14 - type: integer 
	Parameter din24_WIDTH bound to: 14 - type: integer 
	Parameter din25_WIDTH bound to: 14 - type: integer 
	Parameter din26_WIDTH bound to: 14 - type: integer 
	Parameter din27_WIDTH bound to: 14 - type: integer 
	Parameter din28_WIDTH bound to: 14 - type: integer 
	Parameter din29_WIDTH bound to: 14 - type: integer 
	Parameter din30_WIDTH bound to: 14 - type: integer 
	Parameter din31_WIDTH bound to: 14 - type: integer 
	Parameter din32_WIDTH bound to: 14 - type: integer 
	Parameter din33_WIDTH bound to: 14 - type: integer 
	Parameter din34_WIDTH bound to: 14 - type: integer 
	Parameter din35_WIDTH bound to: 14 - type: integer 
	Parameter din36_WIDTH bound to: 14 - type: integer 
	Parameter din37_WIDTH bound to: 14 - type: integer 
	Parameter din38_WIDTH bound to: 14 - type: integer 
	Parameter din39_WIDTH bound to: 14 - type: integer 
	Parameter din40_WIDTH bound to: 14 - type: integer 
	Parameter din41_WIDTH bound to: 14 - type: integer 
	Parameter din42_WIDTH bound to: 14 - type: integer 
	Parameter din43_WIDTH bound to: 14 - type: integer 
	Parameter din44_WIDTH bound to: 14 - type: integer 
	Parameter din45_WIDTH bound to: 14 - type: integer 
	Parameter din46_WIDTH bound to: 14 - type: integer 
	Parameter din47_WIDTH bound to: 14 - type: integer 
	Parameter din48_WIDTH bound to: 14 - type: integer 
	Parameter din49_WIDTH bound to: 14 - type: integer 
	Parameter din50_WIDTH bound to: 14 - type: integer 
	Parameter din51_WIDTH bound to: 14 - type: integer 
	Parameter din52_WIDTH bound to: 14 - type: integer 
	Parameter din53_WIDTH bound to: 14 - type: integer 
	Parameter din54_WIDTH bound to: 14 - type: integer 
	Parameter din55_WIDTH bound to: 14 - type: integer 
	Parameter din56_WIDTH bound to: 14 - type: integer 
	Parameter din57_WIDTH bound to: 14 - type: integer 
	Parameter din58_WIDTH bound to: 14 - type: integer 
	Parameter din59_WIDTH bound to: 14 - type: integer 
	Parameter din60_WIDTH bound to: 14 - type: integer 
	Parameter din61_WIDTH bound to: 14 - type: integer 
	Parameter din62_WIDTH bound to: 14 - type: integer 
	Parameter din63_WIDTH bound to: 14 - type: integer 
	Parameter din64_WIDTH bound to: 14 - type: integer 
	Parameter din65_WIDTH bound to: 14 - type: integer 
	Parameter din66_WIDTH bound to: 14 - type: integer 
	Parameter din67_WIDTH bound to: 14 - type: integer 
	Parameter din68_WIDTH bound to: 14 - type: integer 
	Parameter din69_WIDTH bound to: 14 - type: integer 
	Parameter din70_WIDTH bound to: 14 - type: integer 
	Parameter din71_WIDTH bound to: 14 - type: integer 
	Parameter din72_WIDTH bound to: 14 - type: integer 
	Parameter din73_WIDTH bound to: 14 - type: integer 
	Parameter din74_WIDTH bound to: 14 - type: integer 
	Parameter din75_WIDTH bound to: 14 - type: integer 
	Parameter din76_WIDTH bound to: 14 - type: integer 
	Parameter din77_WIDTH bound to: 14 - type: integer 
	Parameter din78_WIDTH bound to: 14 - type: integer 
	Parameter din79_WIDTH bound to: 14 - type: integer 
	Parameter din80_WIDTH bound to: 14 - type: integer 
	Parameter din81_WIDTH bound to: 14 - type: integer 
	Parameter din82_WIDTH bound to: 14 - type: integer 
	Parameter din83_WIDTH bound to: 14 - type: integer 
	Parameter din84_WIDTH bound to: 14 - type: integer 
	Parameter din85_WIDTH bound to: 14 - type: integer 
	Parameter din86_WIDTH bound to: 14 - type: integer 
	Parameter din87_WIDTH bound to: 14 - type: integer 
	Parameter din88_WIDTH bound to: 14 - type: integer 
	Parameter din89_WIDTH bound to: 14 - type: integer 
	Parameter din90_WIDTH bound to: 14 - type: integer 
	Parameter din91_WIDTH bound to: 14 - type: integer 
	Parameter din92_WIDTH bound to: 14 - type: integer 
	Parameter din93_WIDTH bound to: 14 - type: integer 
	Parameter din94_WIDTH bound to: 14 - type: integer 
	Parameter din95_WIDTH bound to: 14 - type: integer 
	Parameter din96_WIDTH bound to: 14 - type: integer 
	Parameter din97_WIDTH bound to: 14 - type: integer 
	Parameter din98_WIDTH bound to: 14 - type: integer 
	Parameter din99_WIDTH bound to: 14 - type: integer 
	Parameter din100_WIDTH bound to: 14 - type: integer 
	Parameter din101_WIDTH bound to: 14 - type: integer 
	Parameter din102_WIDTH bound to: 14 - type: integer 
	Parameter din103_WIDTH bound to: 14 - type: integer 
	Parameter din104_WIDTH bound to: 14 - type: integer 
	Parameter din105_WIDTH bound to: 14 - type: integer 
	Parameter din106_WIDTH bound to: 14 - type: integer 
	Parameter din107_WIDTH bound to: 14 - type: integer 
	Parameter din108_WIDTH bound to: 14 - type: integer 
	Parameter din109_WIDTH bound to: 14 - type: integer 
	Parameter din110_WIDTH bound to: 14 - type: integer 
	Parameter din111_WIDTH bound to: 14 - type: integer 
	Parameter din112_WIDTH bound to: 14 - type: integer 
	Parameter din113_WIDTH bound to: 14 - type: integer 
	Parameter din114_WIDTH bound to: 14 - type: integer 
	Parameter din115_WIDTH bound to: 14 - type: integer 
	Parameter din116_WIDTH bound to: 14 - type: integer 
	Parameter din117_WIDTH bound to: 14 - type: integer 
	Parameter din118_WIDTH bound to: 14 - type: integer 
	Parameter din119_WIDTH bound to: 14 - type: integer 
	Parameter din120_WIDTH bound to: 14 - type: integer 
	Parameter din121_WIDTH bound to: 14 - type: integer 
	Parameter din122_WIDTH bound to: 14 - type: integer 
	Parameter din123_WIDTH bound to: 14 - type: integer 
	Parameter din124_WIDTH bound to: 14 - type: integer 
	Parameter din125_WIDTH bound to: 14 - type: integer 
	Parameter din126_WIDTH bound to: 14 - type: integer 
	Parameter din127_WIDTH bound to: 14 - type: integer 
	Parameter din128_WIDTH bound to: 14 - type: integer 
	Parameter din129_WIDTH bound to: 14 - type: integer 
	Parameter din130_WIDTH bound to: 14 - type: integer 
	Parameter din131_WIDTH bound to: 14 - type: integer 
	Parameter din132_WIDTH bound to: 14 - type: integer 
	Parameter din133_WIDTH bound to: 14 - type: integer 
	Parameter din134_WIDTH bound to: 14 - type: integer 
	Parameter din135_WIDTH bound to: 14 - type: integer 
	Parameter din136_WIDTH bound to: 14 - type: integer 
	Parameter din137_WIDTH bound to: 14 - type: integer 
	Parameter din138_WIDTH bound to: 14 - type: integer 
	Parameter din139_WIDTH bound to: 14 - type: integer 
	Parameter din140_WIDTH bound to: 14 - type: integer 
	Parameter din141_WIDTH bound to: 14 - type: integer 
	Parameter din142_WIDTH bound to: 14 - type: integer 
	Parameter din143_WIDTH bound to: 14 - type: integer 
	Parameter din144_WIDTH bound to: 14 - type: integer 
	Parameter din145_WIDTH bound to: 14 - type: integer 
	Parameter din146_WIDTH bound to: 14 - type: integer 
	Parameter din147_WIDTH bound to: 14 - type: integer 
	Parameter din148_WIDTH bound to: 14 - type: integer 
	Parameter din149_WIDTH bound to: 14 - type: integer 
	Parameter din150_WIDTH bound to: 14 - type: integer 
	Parameter din151_WIDTH bound to: 14 - type: integer 
	Parameter din152_WIDTH bound to: 14 - type: integer 
	Parameter din153_WIDTH bound to: 14 - type: integer 
	Parameter din154_WIDTH bound to: 14 - type: integer 
	Parameter din155_WIDTH bound to: 14 - type: integer 
	Parameter din156_WIDTH bound to: 14 - type: integer 
	Parameter din157_WIDTH bound to: 14 - type: integer 
	Parameter din158_WIDTH bound to: 14 - type: integer 
	Parameter din159_WIDTH bound to: 14 - type: integer 
	Parameter din160_WIDTH bound to: 14 - type: integer 
	Parameter din161_WIDTH bound to: 14 - type: integer 
	Parameter din162_WIDTH bound to: 14 - type: integer 
	Parameter din163_WIDTH bound to: 14 - type: integer 
	Parameter din164_WIDTH bound to: 14 - type: integer 
	Parameter din165_WIDTH bound to: 14 - type: integer 
	Parameter din166_WIDTH bound to: 14 - type: integer 
	Parameter din167_WIDTH bound to: 14 - type: integer 
	Parameter din168_WIDTH bound to: 14 - type: integer 
	Parameter din169_WIDTH bound to: 14 - type: integer 
	Parameter din170_WIDTH bound to: 14 - type: integer 
	Parameter din171_WIDTH bound to: 14 - type: integer 
	Parameter din172_WIDTH bound to: 14 - type: integer 
	Parameter din173_WIDTH bound to: 14 - type: integer 
	Parameter din174_WIDTH bound to: 14 - type: integer 
	Parameter din175_WIDTH bound to: 14 - type: integer 
	Parameter din176_WIDTH bound to: 14 - type: integer 
	Parameter din177_WIDTH bound to: 14 - type: integer 
	Parameter din178_WIDTH bound to: 14 - type: integer 
	Parameter din179_WIDTH bound to: 14 - type: integer 
	Parameter din180_WIDTH bound to: 14 - type: integer 
	Parameter din181_WIDTH bound to: 14 - type: integer 
	Parameter din182_WIDTH bound to: 14 - type: integer 
	Parameter din183_WIDTH bound to: 14 - type: integer 
	Parameter din184_WIDTH bound to: 14 - type: integer 
	Parameter din185_WIDTH bound to: 14 - type: integer 
	Parameter din186_WIDTH bound to: 14 - type: integer 
	Parameter din187_WIDTH bound to: 14 - type: integer 
	Parameter din188_WIDTH bound to: 14 - type: integer 
	Parameter din189_WIDTH bound to: 14 - type: integer 
	Parameter din190_WIDTH bound to: 14 - type: integer 
	Parameter din191_WIDTH bound to: 14 - type: integer 
	Parameter din192_WIDTH bound to: 14 - type: integer 
	Parameter din193_WIDTH bound to: 14 - type: integer 
	Parameter din194_WIDTH bound to: 14 - type: integer 
	Parameter din195_WIDTH bound to: 14 - type: integer 
	Parameter din196_WIDTH bound to: 14 - type: integer 
	Parameter din197_WIDTH bound to: 14 - type: integer 
	Parameter din198_WIDTH bound to: 14 - type: integer 
	Parameter din199_WIDTH bound to: 14 - type: integer 
	Parameter din200_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-3491] module 'model_nexys_pruned_5_hls4ml_prj_5_mux_2008_14_1_1' declared at '/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/model_nexys_pruned_5_hls4ml_prj_5_mux_2008_14_1_1.vhd:10' bound to instance 'model_nexys_pruned_5_hls4ml_prj_5_mux_2008_14_1_1_U7' of component 'model_nexys_pruned_5_hls4ml_prj_5_mux_2008_14_1_1' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_s.vhd:3358]
INFO: [Synth 8-638] synthesizing module 'model_nexys_pruned_5_hls4ml_prj_5_mux_2008_14_1_1' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/model_nexys_pruned_5_hls4ml_prj_5_mux_2008_14_1_1.vhd:421]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 14 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter din2_WIDTH bound to: 14 - type: integer 
	Parameter din3_WIDTH bound to: 14 - type: integer 
	Parameter din4_WIDTH bound to: 14 - type: integer 
	Parameter din5_WIDTH bound to: 14 - type: integer 
	Parameter din6_WIDTH bound to: 14 - type: integer 
	Parameter din7_WIDTH bound to: 14 - type: integer 
	Parameter din8_WIDTH bound to: 14 - type: integer 
	Parameter din9_WIDTH bound to: 14 - type: integer 
	Parameter din10_WIDTH bound to: 14 - type: integer 
	Parameter din11_WIDTH bound to: 14 - type: integer 
	Parameter din12_WIDTH bound to: 14 - type: integer 
	Parameter din13_WIDTH bound to: 14 - type: integer 
	Parameter din14_WIDTH bound to: 14 - type: integer 
	Parameter din15_WIDTH bound to: 14 - type: integer 
	Parameter din16_WIDTH bound to: 14 - type: integer 
	Parameter din17_WIDTH bound to: 14 - type: integer 
	Parameter din18_WIDTH bound to: 14 - type: integer 
	Parameter din19_WIDTH bound to: 14 - type: integer 
	Parameter din20_WIDTH bound to: 14 - type: integer 
	Parameter din21_WIDTH bound to: 14 - type: integer 
	Parameter din22_WIDTH bound to: 14 - type: integer 
	Parameter din23_WIDTH bound to: 14 - type: integer 
	Parameter din24_WIDTH bound to: 14 - type: integer 
	Parameter din25_WIDTH bound to: 14 - type: integer 
	Parameter din26_WIDTH bound to: 14 - type: integer 
	Parameter din27_WIDTH bound to: 14 - type: integer 
	Parameter din28_WIDTH bound to: 14 - type: integer 
	Parameter din29_WIDTH bound to: 14 - type: integer 
	Parameter din30_WIDTH bound to: 14 - type: integer 
	Parameter din31_WIDTH bound to: 14 - type: integer 
	Parameter din32_WIDTH bound to: 14 - type: integer 
	Parameter din33_WIDTH bound to: 14 - type: integer 
	Parameter din34_WIDTH bound to: 14 - type: integer 
	Parameter din35_WIDTH bound to: 14 - type: integer 
	Parameter din36_WIDTH bound to: 14 - type: integer 
	Parameter din37_WIDTH bound to: 14 - type: integer 
	Parameter din38_WIDTH bound to: 14 - type: integer 
	Parameter din39_WIDTH bound to: 14 - type: integer 
	Parameter din40_WIDTH bound to: 14 - type: integer 
	Parameter din41_WIDTH bound to: 14 - type: integer 
	Parameter din42_WIDTH bound to: 14 - type: integer 
	Parameter din43_WIDTH bound to: 14 - type: integer 
	Parameter din44_WIDTH bound to: 14 - type: integer 
	Parameter din45_WIDTH bound to: 14 - type: integer 
	Parameter din46_WIDTH bound to: 14 - type: integer 
	Parameter din47_WIDTH bound to: 14 - type: integer 
	Parameter din48_WIDTH bound to: 14 - type: integer 
	Parameter din49_WIDTH bound to: 14 - type: integer 
	Parameter din50_WIDTH bound to: 14 - type: integer 
	Parameter din51_WIDTH bound to: 14 - type: integer 
	Parameter din52_WIDTH bound to: 14 - type: integer 
	Parameter din53_WIDTH bound to: 14 - type: integer 
	Parameter din54_WIDTH bound to: 14 - type: integer 
	Parameter din55_WIDTH bound to: 14 - type: integer 
	Parameter din56_WIDTH bound to: 14 - type: integer 
	Parameter din57_WIDTH bound to: 14 - type: integer 
	Parameter din58_WIDTH bound to: 14 - type: integer 
	Parameter din59_WIDTH bound to: 14 - type: integer 
	Parameter din60_WIDTH bound to: 14 - type: integer 
	Parameter din61_WIDTH bound to: 14 - type: integer 
	Parameter din62_WIDTH bound to: 14 - type: integer 
	Parameter din63_WIDTH bound to: 14 - type: integer 
	Parameter din64_WIDTH bound to: 14 - type: integer 
	Parameter din65_WIDTH bound to: 14 - type: integer 
	Parameter din66_WIDTH bound to: 14 - type: integer 
	Parameter din67_WIDTH bound to: 14 - type: integer 
	Parameter din68_WIDTH bound to: 14 - type: integer 
	Parameter din69_WIDTH bound to: 14 - type: integer 
	Parameter din70_WIDTH bound to: 14 - type: integer 
	Parameter din71_WIDTH bound to: 14 - type: integer 
	Parameter din72_WIDTH bound to: 14 - type: integer 
	Parameter din73_WIDTH bound to: 14 - type: integer 
	Parameter din74_WIDTH bound to: 14 - type: integer 
	Parameter din75_WIDTH bound to: 14 - type: integer 
	Parameter din76_WIDTH bound to: 14 - type: integer 
	Parameter din77_WIDTH bound to: 14 - type: integer 
	Parameter din78_WIDTH bound to: 14 - type: integer 
	Parameter din79_WIDTH bound to: 14 - type: integer 
	Parameter din80_WIDTH bound to: 14 - type: integer 
	Parameter din81_WIDTH bound to: 14 - type: integer 
	Parameter din82_WIDTH bound to: 14 - type: integer 
	Parameter din83_WIDTH bound to: 14 - type: integer 
	Parameter din84_WIDTH bound to: 14 - type: integer 
	Parameter din85_WIDTH bound to: 14 - type: integer 
	Parameter din86_WIDTH bound to: 14 - type: integer 
	Parameter din87_WIDTH bound to: 14 - type: integer 
	Parameter din88_WIDTH bound to: 14 - type: integer 
	Parameter din89_WIDTH bound to: 14 - type: integer 
	Parameter din90_WIDTH bound to: 14 - type: integer 
	Parameter din91_WIDTH bound to: 14 - type: integer 
	Parameter din92_WIDTH bound to: 14 - type: integer 
	Parameter din93_WIDTH bound to: 14 - type: integer 
	Parameter din94_WIDTH bound to: 14 - type: integer 
	Parameter din95_WIDTH bound to: 14 - type: integer 
	Parameter din96_WIDTH bound to: 14 - type: integer 
	Parameter din97_WIDTH bound to: 14 - type: integer 
	Parameter din98_WIDTH bound to: 14 - type: integer 
	Parameter din99_WIDTH bound to: 14 - type: integer 
	Parameter din100_WIDTH bound to: 14 - type: integer 
	Parameter din101_WIDTH bound to: 14 - type: integer 
	Parameter din102_WIDTH bound to: 14 - type: integer 
	Parameter din103_WIDTH bound to: 14 - type: integer 
	Parameter din104_WIDTH bound to: 14 - type: integer 
	Parameter din105_WIDTH bound to: 14 - type: integer 
	Parameter din106_WIDTH bound to: 14 - type: integer 
	Parameter din107_WIDTH bound to: 14 - type: integer 
	Parameter din108_WIDTH bound to: 14 - type: integer 
	Parameter din109_WIDTH bound to: 14 - type: integer 
	Parameter din110_WIDTH bound to: 14 - type: integer 
	Parameter din111_WIDTH bound to: 14 - type: integer 
	Parameter din112_WIDTH bound to: 14 - type: integer 
	Parameter din113_WIDTH bound to: 14 - type: integer 
	Parameter din114_WIDTH bound to: 14 - type: integer 
	Parameter din115_WIDTH bound to: 14 - type: integer 
	Parameter din116_WIDTH bound to: 14 - type: integer 
	Parameter din117_WIDTH bound to: 14 - type: integer 
	Parameter din118_WIDTH bound to: 14 - type: integer 
	Parameter din119_WIDTH bound to: 14 - type: integer 
	Parameter din120_WIDTH bound to: 14 - type: integer 
	Parameter din121_WIDTH bound to: 14 - type: integer 
	Parameter din122_WIDTH bound to: 14 - type: integer 
	Parameter din123_WIDTH bound to: 14 - type: integer 
	Parameter din124_WIDTH bound to: 14 - type: integer 
	Parameter din125_WIDTH bound to: 14 - type: integer 
	Parameter din126_WIDTH bound to: 14 - type: integer 
	Parameter din127_WIDTH bound to: 14 - type: integer 
	Parameter din128_WIDTH bound to: 14 - type: integer 
	Parameter din129_WIDTH bound to: 14 - type: integer 
	Parameter din130_WIDTH bound to: 14 - type: integer 
	Parameter din131_WIDTH bound to: 14 - type: integer 
	Parameter din132_WIDTH bound to: 14 - type: integer 
	Parameter din133_WIDTH bound to: 14 - type: integer 
	Parameter din134_WIDTH bound to: 14 - type: integer 
	Parameter din135_WIDTH bound to: 14 - type: integer 
	Parameter din136_WIDTH bound to: 14 - type: integer 
	Parameter din137_WIDTH bound to: 14 - type: integer 
	Parameter din138_WIDTH bound to: 14 - type: integer 
	Parameter din139_WIDTH bound to: 14 - type: integer 
	Parameter din140_WIDTH bound to: 14 - type: integer 
	Parameter din141_WIDTH bound to: 14 - type: integer 
	Parameter din142_WIDTH bound to: 14 - type: integer 
	Parameter din143_WIDTH bound to: 14 - type: integer 
	Parameter din144_WIDTH bound to: 14 - type: integer 
	Parameter din145_WIDTH bound to: 14 - type: integer 
	Parameter din146_WIDTH bound to: 14 - type: integer 
	Parameter din147_WIDTH bound to: 14 - type: integer 
	Parameter din148_WIDTH bound to: 14 - type: integer 
	Parameter din149_WIDTH bound to: 14 - type: integer 
	Parameter din150_WIDTH bound to: 14 - type: integer 
	Parameter din151_WIDTH bound to: 14 - type: integer 
	Parameter din152_WIDTH bound to: 14 - type: integer 
	Parameter din153_WIDTH bound to: 14 - type: integer 
	Parameter din154_WIDTH bound to: 14 - type: integer 
	Parameter din155_WIDTH bound to: 14 - type: integer 
	Parameter din156_WIDTH bound to: 14 - type: integer 
	Parameter din157_WIDTH bound to: 14 - type: integer 
	Parameter din158_WIDTH bound to: 14 - type: integer 
	Parameter din159_WIDTH bound to: 14 - type: integer 
	Parameter din160_WIDTH bound to: 14 - type: integer 
	Parameter din161_WIDTH bound to: 14 - type: integer 
	Parameter din162_WIDTH bound to: 14 - type: integer 
	Parameter din163_WIDTH bound to: 14 - type: integer 
	Parameter din164_WIDTH bound to: 14 - type: integer 
	Parameter din165_WIDTH bound to: 14 - type: integer 
	Parameter din166_WIDTH bound to: 14 - type: integer 
	Parameter din167_WIDTH bound to: 14 - type: integer 
	Parameter din168_WIDTH bound to: 14 - type: integer 
	Parameter din169_WIDTH bound to: 14 - type: integer 
	Parameter din170_WIDTH bound to: 14 - type: integer 
	Parameter din171_WIDTH bound to: 14 - type: integer 
	Parameter din172_WIDTH bound to: 14 - type: integer 
	Parameter din173_WIDTH bound to: 14 - type: integer 
	Parameter din174_WIDTH bound to: 14 - type: integer 
	Parameter din175_WIDTH bound to: 14 - type: integer 
	Parameter din176_WIDTH bound to: 14 - type: integer 
	Parameter din177_WIDTH bound to: 14 - type: integer 
	Parameter din178_WIDTH bound to: 14 - type: integer 
	Parameter din179_WIDTH bound to: 14 - type: integer 
	Parameter din180_WIDTH bound to: 14 - type: integer 
	Parameter din181_WIDTH bound to: 14 - type: integer 
	Parameter din182_WIDTH bound to: 14 - type: integer 
	Parameter din183_WIDTH bound to: 14 - type: integer 
	Parameter din184_WIDTH bound to: 14 - type: integer 
	Parameter din185_WIDTH bound to: 14 - type: integer 
	Parameter din186_WIDTH bound to: 14 - type: integer 
	Parameter din187_WIDTH bound to: 14 - type: integer 
	Parameter din188_WIDTH bound to: 14 - type: integer 
	Parameter din189_WIDTH bound to: 14 - type: integer 
	Parameter din190_WIDTH bound to: 14 - type: integer 
	Parameter din191_WIDTH bound to: 14 - type: integer 
	Parameter din192_WIDTH bound to: 14 - type: integer 
	Parameter din193_WIDTH bound to: 14 - type: integer 
	Parameter din194_WIDTH bound to: 14 - type: integer 
	Parameter din195_WIDTH bound to: 14 - type: integer 
	Parameter din196_WIDTH bound to: 14 - type: integer 
	Parameter din197_WIDTH bound to: 14 - type: integer 
	Parameter din198_WIDTH bound to: 14 - type: integer 
	Parameter din199_WIDTH bound to: 14 - type: integer 
	Parameter din200_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'model_nexys_pruned_5_hls4ml_prj_5_mux_2008_14_1_1' (14#1) [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/model_nexys_pruned_5_hls4ml_prj_5_mux_2008_14_1_1.vhd:421]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'model_nexys_pruned_5_hls4ml_prj_5_mul_mul_11s_16s_24_3_1' declared at '/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/model_nexys_pruned_5_hls4ml_prj_5_mul_mul_11s_16s_24_3_1.vhd:49' bound to instance 'model_nexys_pruned_5_hls4ml_prj_5_mul_mul_11s_16s_24_3_1_U8' of component 'model_nexys_pruned_5_hls4ml_prj_5_mul_mul_11s_16s_24_3_1' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_s.vhd:3768]
INFO: [Synth 8-638] synthesizing module 'model_nexys_pruned_5_hls4ml_prj_5_mul_mul_11s_16s_24_3_1' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/model_nexys_pruned_5_hls4ml_prj_5_mul_mul_11s_16s_24_3_1.vhd:65]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'model_nexys_pruned_5_hls4ml_prj_5_mul_mul_11s_16s_24_3_1_DSP48_0' declared at '/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/model_nexys_pruned_5_hls4ml_prj_5_mul_mul_11s_16s_24_3_1.vhd:6' bound to instance 'model_nexys_pruned_5_hls4ml_prj_5_mul_mul_11s_16s_24_3_1_DSP48_0_U' of component 'model_nexys_pruned_5_hls4ml_prj_5_mul_mul_11s_16s_24_3_1_DSP48_0' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/model_nexys_pruned_5_hls4ml_prj_5_mul_mul_11s_16s_24_3_1.vhd:79]
INFO: [Synth 8-638] synthesizing module 'model_nexys_pruned_5_hls4ml_prj_5_mul_mul_11s_16s_24_3_1_DSP48_0' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/model_nexys_pruned_5_hls4ml_prj_5_mul_mul_11s_16s_24_3_1.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'model_nexys_pruned_5_hls4ml_prj_5_mul_mul_11s_16s_24_3_1_DSP48_0' (15#1) [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/model_nexys_pruned_5_hls4ml_prj_5_mul_mul_11s_16s_24_3_1.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'model_nexys_pruned_5_hls4ml_prj_5_mul_mul_11s_16s_24_3_1' (16#1) [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/model_nexys_pruned_5_hls4ml_prj_5_mul_mul_11s_16s_24_3_1.vhd:65]
INFO: [Synth 8-256] done synthesizing module 'dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_s' (17#1) [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_s.vhd:35]
INFO: [Synth 8-3491] module 'relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config4_s' declared at '/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config4_s.vhd:12' bound to instance 'relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config4_U0' of component 'relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config4_s' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/model_nexys_pruned_5_hls4ml_prj_5.vhd:3360]
INFO: [Synth 8-638] synthesizing module 'relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config4_s' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config4_s.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config4_s' (18#1) [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config4_s.vhd:38]
INFO: [Synth 8-3491] module 'dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_s' declared at '/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_s.vhd:12' bound to instance 'dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_U0' of component 'dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_s' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/model_nexys_pruned_5_hls4ml_prj_5.vhd:3384]
INFO: [Synth 8-638] synthesizing module 'dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_s' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_s.vhd:127]
	Parameter DataWidth bound to: 3 - type: integer 
	Parameter AddressRange bound to: 1000 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_s_outcud' declared at '/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_s_outcud.vhd:61' bound to instance 'outidx2_U' of component 'dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_s_outcud' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_s.vhd:1274]
INFO: [Synth 8-638] synthesizing module 'dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_s_outcud' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_s_outcud.vhd:74]
	Parameter DataWidth bound to: 3 - type: integer 
	Parameter AddressRange bound to: 1000 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_s_outcud_rom' declared at '/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_s_outcud.vhd:9' bound to instance 'dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_s_outcud_rom_U' of component 'dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_s_outcud_rom' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_s_outcud.vhd:86]
INFO: [Synth 8-638] synthesizing module 'dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_s_outcud_rom' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_s_outcud.vhd:24]
	Parameter DWIDTH bound to: 3 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 1000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_s_outcud_rom' (19#1) [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_s_outcud.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_s_outcud' (20#1) [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_s_outcud.vhd:74]
	Parameter DataWidth bound to: 274 - type: integer 
	Parameter AddressRange bound to: 1000 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_s_w5_V' declared at '/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_s_w5_V.vhd:1060' bound to instance 'w5_V_U' of component 'dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_s_w5_V' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_s.vhd:1286]
INFO: [Synth 8-638] synthesizing module 'dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_s_w5_V' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_s_w5_V.vhd:1073]
	Parameter DataWidth bound to: 274 - type: integer 
	Parameter AddressRange bound to: 1000 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_s_w5_V_rom' declared at '/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_s_w5_V.vhd:9' bound to instance 'dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_s_w5_V_rom_U' of component 'dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_s_w5_V_rom' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_s_w5_V.vhd:1085]
INFO: [Synth 8-638] synthesizing module 'dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_s_w5_V_rom' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_s_w5_V.vhd:24]
	Parameter DWIDTH bound to: 274 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 1000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_s_w5_V_rom' (21#1) [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_s_w5_V.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_s_w5_V' (22#1) [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_s_w5_V.vhd:1073]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 14 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter din2_WIDTH bound to: 14 - type: integer 
	Parameter din3_WIDTH bound to: 14 - type: integer 
	Parameter din4_WIDTH bound to: 14 - type: integer 
	Parameter din5_WIDTH bound to: 14 - type: integer 
	Parameter din6_WIDTH bound to: 14 - type: integer 
	Parameter din7_WIDTH bound to: 14 - type: integer 
	Parameter din8_WIDTH bound to: 14 - type: integer 
	Parameter din9_WIDTH bound to: 14 - type: integer 
	Parameter din10_WIDTH bound to: 14 - type: integer 
	Parameter din11_WIDTH bound to: 14 - type: integer 
	Parameter din12_WIDTH bound to: 14 - type: integer 
	Parameter din13_WIDTH bound to: 14 - type: integer 
	Parameter din14_WIDTH bound to: 14 - type: integer 
	Parameter din15_WIDTH bound to: 14 - type: integer 
	Parameter din16_WIDTH bound to: 14 - type: integer 
	Parameter din17_WIDTH bound to: 14 - type: integer 
	Parameter din18_WIDTH bound to: 14 - type: integer 
	Parameter din19_WIDTH bound to: 14 - type: integer 
	Parameter din20_WIDTH bound to: 14 - type: integer 
	Parameter din21_WIDTH bound to: 14 - type: integer 
	Parameter din22_WIDTH bound to: 14 - type: integer 
	Parameter din23_WIDTH bound to: 14 - type: integer 
	Parameter din24_WIDTH bound to: 14 - type: integer 
	Parameter din25_WIDTH bound to: 14 - type: integer 
	Parameter din26_WIDTH bound to: 14 - type: integer 
	Parameter din27_WIDTH bound to: 14 - type: integer 
	Parameter din28_WIDTH bound to: 14 - type: integer 
	Parameter din29_WIDTH bound to: 14 - type: integer 
	Parameter din30_WIDTH bound to: 14 - type: integer 
	Parameter din31_WIDTH bound to: 14 - type: integer 
	Parameter din32_WIDTH bound to: 14 - type: integer 
	Parameter din33_WIDTH bound to: 14 - type: integer 
	Parameter din34_WIDTH bound to: 14 - type: integer 
	Parameter din35_WIDTH bound to: 14 - type: integer 
	Parameter din36_WIDTH bound to: 14 - type: integer 
	Parameter din37_WIDTH bound to: 14 - type: integer 
	Parameter din38_WIDTH bound to: 14 - type: integer 
	Parameter din39_WIDTH bound to: 14 - type: integer 
	Parameter din40_WIDTH bound to: 14 - type: integer 
	Parameter din41_WIDTH bound to: 14 - type: integer 
	Parameter din42_WIDTH bound to: 14 - type: integer 
	Parameter din43_WIDTH bound to: 14 - type: integer 
	Parameter din44_WIDTH bound to: 14 - type: integer 
	Parameter din45_WIDTH bound to: 14 - type: integer 
	Parameter din46_WIDTH bound to: 14 - type: integer 
	Parameter din47_WIDTH bound to: 14 - type: integer 
	Parameter din48_WIDTH bound to: 14 - type: integer 
	Parameter din49_WIDTH bound to: 14 - type: integer 
	Parameter din50_WIDTH bound to: 14 - type: integer 
	Parameter din51_WIDTH bound to: 14 - type: integer 
	Parameter din52_WIDTH bound to: 14 - type: integer 
	Parameter din53_WIDTH bound to: 14 - type: integer 
	Parameter din54_WIDTH bound to: 14 - type: integer 
	Parameter din55_WIDTH bound to: 14 - type: integer 
	Parameter din56_WIDTH bound to: 14 - type: integer 
	Parameter din57_WIDTH bound to: 14 - type: integer 
	Parameter din58_WIDTH bound to: 14 - type: integer 
	Parameter din59_WIDTH bound to: 14 - type: integer 
	Parameter din60_WIDTH bound to: 14 - type: integer 
	Parameter din61_WIDTH bound to: 14 - type: integer 
	Parameter din62_WIDTH bound to: 14 - type: integer 
	Parameter din63_WIDTH bound to: 14 - type: integer 
	Parameter din64_WIDTH bound to: 14 - type: integer 
	Parameter din65_WIDTH bound to: 14 - type: integer 
	Parameter din66_WIDTH bound to: 14 - type: integer 
	Parameter din67_WIDTH bound to: 14 - type: integer 
	Parameter din68_WIDTH bound to: 14 - type: integer 
	Parameter din69_WIDTH bound to: 14 - type: integer 
	Parameter din70_WIDTH bound to: 14 - type: integer 
	Parameter din71_WIDTH bound to: 14 - type: integer 
	Parameter din72_WIDTH bound to: 14 - type: integer 
	Parameter din73_WIDTH bound to: 14 - type: integer 
	Parameter din74_WIDTH bound to: 14 - type: integer 
	Parameter din75_WIDTH bound to: 14 - type: integer 
	Parameter din76_WIDTH bound to: 14 - type: integer 
	Parameter din77_WIDTH bound to: 14 - type: integer 
	Parameter din78_WIDTH bound to: 14 - type: integer 
	Parameter din79_WIDTH bound to: 14 - type: integer 
	Parameter din80_WIDTH bound to: 14 - type: integer 
	Parameter din81_WIDTH bound to: 14 - type: integer 
	Parameter din82_WIDTH bound to: 14 - type: integer 
	Parameter din83_WIDTH bound to: 14 - type: integer 
	Parameter din84_WIDTH bound to: 14 - type: integer 
	Parameter din85_WIDTH bound to: 14 - type: integer 
	Parameter din86_WIDTH bound to: 14 - type: integer 
	Parameter din87_WIDTH bound to: 14 - type: integer 
	Parameter din88_WIDTH bound to: 14 - type: integer 
	Parameter din89_WIDTH bound to: 14 - type: integer 
	Parameter din90_WIDTH bound to: 14 - type: integer 
	Parameter din91_WIDTH bound to: 14 - type: integer 
	Parameter din92_WIDTH bound to: 14 - type: integer 
	Parameter din93_WIDTH bound to: 14 - type: integer 
	Parameter din94_WIDTH bound to: 14 - type: integer 
	Parameter din95_WIDTH bound to: 14 - type: integer 
	Parameter din96_WIDTH bound to: 14 - type: integer 
	Parameter din97_WIDTH bound to: 14 - type: integer 
	Parameter din98_WIDTH bound to: 14 - type: integer 
	Parameter din99_WIDTH bound to: 14 - type: integer 
	Parameter din100_WIDTH bound to: 14 - type: integer 
	Parameter din101_WIDTH bound to: 14 - type: integer 
	Parameter din102_WIDTH bound to: 14 - type: integer 
	Parameter din103_WIDTH bound to: 14 - type: integer 
	Parameter din104_WIDTH bound to: 14 - type: integer 
	Parameter din105_WIDTH bound to: 14 - type: integer 
	Parameter din106_WIDTH bound to: 14 - type: integer 
	Parameter din107_WIDTH bound to: 14 - type: integer 
	Parameter din108_WIDTH bound to: 14 - type: integer 
	Parameter din109_WIDTH bound to: 14 - type: integer 
	Parameter din110_WIDTH bound to: 14 - type: integer 
	Parameter din111_WIDTH bound to: 14 - type: integer 
	Parameter din112_WIDTH bound to: 14 - type: integer 
	Parameter din113_WIDTH bound to: 14 - type: integer 
	Parameter din114_WIDTH bound to: 14 - type: integer 
	Parameter din115_WIDTH bound to: 14 - type: integer 
	Parameter din116_WIDTH bound to: 14 - type: integer 
	Parameter din117_WIDTH bound to: 14 - type: integer 
	Parameter din118_WIDTH bound to: 14 - type: integer 
	Parameter din119_WIDTH bound to: 14 - type: integer 
	Parameter din120_WIDTH bound to: 14 - type: integer 
	Parameter din121_WIDTH bound to: 14 - type: integer 
	Parameter din122_WIDTH bound to: 14 - type: integer 
	Parameter din123_WIDTH bound to: 14 - type: integer 
	Parameter din124_WIDTH bound to: 14 - type: integer 
	Parameter din125_WIDTH bound to: 14 - type: integer 
	Parameter din126_WIDTH bound to: 14 - type: integer 
	Parameter din127_WIDTH bound to: 14 - type: integer 
	Parameter din128_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-3491] module 'model_nexys_pruned_5_hls4ml_prj_5_mux_1287_14_1_1' declared at '/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/model_nexys_pruned_5_hls4ml_prj_5_mux_1287_14_1_1.vhd:10' bound to instance 'model_nexys_pruned_5_hls4ml_prj_5_mux_1287_14_1_1_U17' of component 'model_nexys_pruned_5_hls4ml_prj_5_mux_1287_14_1_1' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_s.vhd:1298]
INFO: [Synth 8-638] synthesizing module 'model_nexys_pruned_5_hls4ml_prj_5_mux_1287_14_1_1' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/model_nexys_pruned_5_hls4ml_prj_5_mux_1287_14_1_1.vhd:277]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 14 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter din2_WIDTH bound to: 14 - type: integer 
	Parameter din3_WIDTH bound to: 14 - type: integer 
	Parameter din4_WIDTH bound to: 14 - type: integer 
	Parameter din5_WIDTH bound to: 14 - type: integer 
	Parameter din6_WIDTH bound to: 14 - type: integer 
	Parameter din7_WIDTH bound to: 14 - type: integer 
	Parameter din8_WIDTH bound to: 14 - type: integer 
	Parameter din9_WIDTH bound to: 14 - type: integer 
	Parameter din10_WIDTH bound to: 14 - type: integer 
	Parameter din11_WIDTH bound to: 14 - type: integer 
	Parameter din12_WIDTH bound to: 14 - type: integer 
	Parameter din13_WIDTH bound to: 14 - type: integer 
	Parameter din14_WIDTH bound to: 14 - type: integer 
	Parameter din15_WIDTH bound to: 14 - type: integer 
	Parameter din16_WIDTH bound to: 14 - type: integer 
	Parameter din17_WIDTH bound to: 14 - type: integer 
	Parameter din18_WIDTH bound to: 14 - type: integer 
	Parameter din19_WIDTH bound to: 14 - type: integer 
	Parameter din20_WIDTH bound to: 14 - type: integer 
	Parameter din21_WIDTH bound to: 14 - type: integer 
	Parameter din22_WIDTH bound to: 14 - type: integer 
	Parameter din23_WIDTH bound to: 14 - type: integer 
	Parameter din24_WIDTH bound to: 14 - type: integer 
	Parameter din25_WIDTH bound to: 14 - type: integer 
	Parameter din26_WIDTH bound to: 14 - type: integer 
	Parameter din27_WIDTH bound to: 14 - type: integer 
	Parameter din28_WIDTH bound to: 14 - type: integer 
	Parameter din29_WIDTH bound to: 14 - type: integer 
	Parameter din30_WIDTH bound to: 14 - type: integer 
	Parameter din31_WIDTH bound to: 14 - type: integer 
	Parameter din32_WIDTH bound to: 14 - type: integer 
	Parameter din33_WIDTH bound to: 14 - type: integer 
	Parameter din34_WIDTH bound to: 14 - type: integer 
	Parameter din35_WIDTH bound to: 14 - type: integer 
	Parameter din36_WIDTH bound to: 14 - type: integer 
	Parameter din37_WIDTH bound to: 14 - type: integer 
	Parameter din38_WIDTH bound to: 14 - type: integer 
	Parameter din39_WIDTH bound to: 14 - type: integer 
	Parameter din40_WIDTH bound to: 14 - type: integer 
	Parameter din41_WIDTH bound to: 14 - type: integer 
	Parameter din42_WIDTH bound to: 14 - type: integer 
	Parameter din43_WIDTH bound to: 14 - type: integer 
	Parameter din44_WIDTH bound to: 14 - type: integer 
	Parameter din45_WIDTH bound to: 14 - type: integer 
	Parameter din46_WIDTH bound to: 14 - type: integer 
	Parameter din47_WIDTH bound to: 14 - type: integer 
	Parameter din48_WIDTH bound to: 14 - type: integer 
	Parameter din49_WIDTH bound to: 14 - type: integer 
	Parameter din50_WIDTH bound to: 14 - type: integer 
	Parameter din51_WIDTH bound to: 14 - type: integer 
	Parameter din52_WIDTH bound to: 14 - type: integer 
	Parameter din53_WIDTH bound to: 14 - type: integer 
	Parameter din54_WIDTH bound to: 14 - type: integer 
	Parameter din55_WIDTH bound to: 14 - type: integer 
	Parameter din56_WIDTH bound to: 14 - type: integer 
	Parameter din57_WIDTH bound to: 14 - type: integer 
	Parameter din58_WIDTH bound to: 14 - type: integer 
	Parameter din59_WIDTH bound to: 14 - type: integer 
	Parameter din60_WIDTH bound to: 14 - type: integer 
	Parameter din61_WIDTH bound to: 14 - type: integer 
	Parameter din62_WIDTH bound to: 14 - type: integer 
	Parameter din63_WIDTH bound to: 14 - type: integer 
	Parameter din64_WIDTH bound to: 14 - type: integer 
	Parameter din65_WIDTH bound to: 14 - type: integer 
	Parameter din66_WIDTH bound to: 14 - type: integer 
	Parameter din67_WIDTH bound to: 14 - type: integer 
	Parameter din68_WIDTH bound to: 14 - type: integer 
	Parameter din69_WIDTH bound to: 14 - type: integer 
	Parameter din70_WIDTH bound to: 14 - type: integer 
	Parameter din71_WIDTH bound to: 14 - type: integer 
	Parameter din72_WIDTH bound to: 14 - type: integer 
	Parameter din73_WIDTH bound to: 14 - type: integer 
	Parameter din74_WIDTH bound to: 14 - type: integer 
	Parameter din75_WIDTH bound to: 14 - type: integer 
	Parameter din76_WIDTH bound to: 14 - type: integer 
	Parameter din77_WIDTH bound to: 14 - type: integer 
	Parameter din78_WIDTH bound to: 14 - type: integer 
	Parameter din79_WIDTH bound to: 14 - type: integer 
	Parameter din80_WIDTH bound to: 14 - type: integer 
	Parameter din81_WIDTH bound to: 14 - type: integer 
	Parameter din82_WIDTH bound to: 14 - type: integer 
	Parameter din83_WIDTH bound to: 14 - type: integer 
	Parameter din84_WIDTH bound to: 14 - type: integer 
	Parameter din85_WIDTH bound to: 14 - type: integer 
	Parameter din86_WIDTH bound to: 14 - type: integer 
	Parameter din87_WIDTH bound to: 14 - type: integer 
	Parameter din88_WIDTH bound to: 14 - type: integer 
	Parameter din89_WIDTH bound to: 14 - type: integer 
	Parameter din90_WIDTH bound to: 14 - type: integer 
	Parameter din91_WIDTH bound to: 14 - type: integer 
	Parameter din92_WIDTH bound to: 14 - type: integer 
	Parameter din93_WIDTH bound to: 14 - type: integer 
	Parameter din94_WIDTH bound to: 14 - type: integer 
	Parameter din95_WIDTH bound to: 14 - type: integer 
	Parameter din96_WIDTH bound to: 14 - type: integer 
	Parameter din97_WIDTH bound to: 14 - type: integer 
	Parameter din98_WIDTH bound to: 14 - type: integer 
	Parameter din99_WIDTH bound to: 14 - type: integer 
	Parameter din100_WIDTH bound to: 14 - type: integer 
	Parameter din101_WIDTH bound to: 14 - type: integer 
	Parameter din102_WIDTH bound to: 14 - type: integer 
	Parameter din103_WIDTH bound to: 14 - type: integer 
	Parameter din104_WIDTH bound to: 14 - type: integer 
	Parameter din105_WIDTH bound to: 14 - type: integer 
	Parameter din106_WIDTH bound to: 14 - type: integer 
	Parameter din107_WIDTH bound to: 14 - type: integer 
	Parameter din108_WIDTH bound to: 14 - type: integer 
	Parameter din109_WIDTH bound to: 14 - type: integer 
	Parameter din110_WIDTH bound to: 14 - type: integer 
	Parameter din111_WIDTH bound to: 14 - type: integer 
	Parameter din112_WIDTH bound to: 14 - type: integer 
	Parameter din113_WIDTH bound to: 14 - type: integer 
	Parameter din114_WIDTH bound to: 14 - type: integer 
	Parameter din115_WIDTH bound to: 14 - type: integer 
	Parameter din116_WIDTH bound to: 14 - type: integer 
	Parameter din117_WIDTH bound to: 14 - type: integer 
	Parameter din118_WIDTH bound to: 14 - type: integer 
	Parameter din119_WIDTH bound to: 14 - type: integer 
	Parameter din120_WIDTH bound to: 14 - type: integer 
	Parameter din121_WIDTH bound to: 14 - type: integer 
	Parameter din122_WIDTH bound to: 14 - type: integer 
	Parameter din123_WIDTH bound to: 14 - type: integer 
	Parameter din124_WIDTH bound to: 14 - type: integer 
	Parameter din125_WIDTH bound to: 14 - type: integer 
	Parameter din126_WIDTH bound to: 14 - type: integer 
	Parameter din127_WIDTH bound to: 14 - type: integer 
	Parameter din128_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'model_nexys_pruned_5_hls4ml_prj_5_mux_1287_14_1_1' (23#1) [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/model_nexys_pruned_5_hls4ml_prj_5_mux_1287_14_1_1.vhd:277]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 14 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter din2_WIDTH bound to: 14 - type: integer 
	Parameter din3_WIDTH bound to: 14 - type: integer 
	Parameter din4_WIDTH bound to: 14 - type: integer 
	Parameter din5_WIDTH bound to: 14 - type: integer 
	Parameter din6_WIDTH bound to: 14 - type: integer 
	Parameter din7_WIDTH bound to: 14 - type: integer 
	Parameter din8_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-3491] module 'model_nexys_pruned_5_hls4ml_prj_5_mux_83_14_1_1' declared at '/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/model_nexys_pruned_5_hls4ml_prj_5_mux_83_14_1_1.vhd:10' bound to instance 'model_nexys_pruned_5_hls4ml_prj_5_mux_83_14_1_1_U18' of component 'model_nexys_pruned_5_hls4ml_prj_5_mux_83_14_1_1' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_s.vhd:1564]
INFO: [Synth 8-638] synthesizing module 'model_nexys_pruned_5_hls4ml_prj_5_mux_83_14_1_1' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/model_nexys_pruned_5_hls4ml_prj_5_mux_83_14_1_1.vhd:37]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 14 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter din2_WIDTH bound to: 14 - type: integer 
	Parameter din3_WIDTH bound to: 14 - type: integer 
	Parameter din4_WIDTH bound to: 14 - type: integer 
	Parameter din5_WIDTH bound to: 14 - type: integer 
	Parameter din6_WIDTH bound to: 14 - type: integer 
	Parameter din7_WIDTH bound to: 14 - type: integer 
	Parameter din8_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'model_nexys_pruned_5_hls4ml_prj_5_mux_83_14_1_1' (24#1) [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/model_nexys_pruned_5_hls4ml_prj_5_mux_83_14_1_1.vhd:37]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 14 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter din2_WIDTH bound to: 14 - type: integer 
	Parameter din3_WIDTH bound to: 14 - type: integer 
	Parameter din4_WIDTH bound to: 14 - type: integer 
	Parameter din5_WIDTH bound to: 14 - type: integer 
	Parameter din6_WIDTH bound to: 14 - type: integer 
	Parameter din7_WIDTH bound to: 14 - type: integer 
	Parameter din8_WIDTH bound to: 14 - type: integer 
	Parameter din9_WIDTH bound to: 14 - type: integer 
	Parameter din10_WIDTH bound to: 14 - type: integer 
	Parameter din11_WIDTH bound to: 14 - type: integer 
	Parameter din12_WIDTH bound to: 14 - type: integer 
	Parameter din13_WIDTH bound to: 14 - type: integer 
	Parameter din14_WIDTH bound to: 14 - type: integer 
	Parameter din15_WIDTH bound to: 14 - type: integer 
	Parameter din16_WIDTH bound to: 14 - type: integer 
	Parameter din17_WIDTH bound to: 14 - type: integer 
	Parameter din18_WIDTH bound to: 14 - type: integer 
	Parameter din19_WIDTH bound to: 14 - type: integer 
	Parameter din20_WIDTH bound to: 14 - type: integer 
	Parameter din21_WIDTH bound to: 14 - type: integer 
	Parameter din22_WIDTH bound to: 14 - type: integer 
	Parameter din23_WIDTH bound to: 14 - type: integer 
	Parameter din24_WIDTH bound to: 14 - type: integer 
	Parameter din25_WIDTH bound to: 14 - type: integer 
	Parameter din26_WIDTH bound to: 14 - type: integer 
	Parameter din27_WIDTH bound to: 14 - type: integer 
	Parameter din28_WIDTH bound to: 14 - type: integer 
	Parameter din29_WIDTH bound to: 14 - type: integer 
	Parameter din30_WIDTH bound to: 14 - type: integer 
	Parameter din31_WIDTH bound to: 14 - type: integer 
	Parameter din32_WIDTH bound to: 14 - type: integer 
	Parameter din33_WIDTH bound to: 14 - type: integer 
	Parameter din34_WIDTH bound to: 14 - type: integer 
	Parameter din35_WIDTH bound to: 14 - type: integer 
	Parameter din36_WIDTH bound to: 14 - type: integer 
	Parameter din37_WIDTH bound to: 14 - type: integer 
	Parameter din38_WIDTH bound to: 14 - type: integer 
	Parameter din39_WIDTH bound to: 14 - type: integer 
	Parameter din40_WIDTH bound to: 14 - type: integer 
	Parameter din41_WIDTH bound to: 14 - type: integer 
	Parameter din42_WIDTH bound to: 14 - type: integer 
	Parameter din43_WIDTH bound to: 14 - type: integer 
	Parameter din44_WIDTH bound to: 14 - type: integer 
	Parameter din45_WIDTH bound to: 14 - type: integer 
	Parameter din46_WIDTH bound to: 14 - type: integer 
	Parameter din47_WIDTH bound to: 14 - type: integer 
	Parameter din48_WIDTH bound to: 14 - type: integer 
	Parameter din49_WIDTH bound to: 14 - type: integer 
	Parameter din50_WIDTH bound to: 14 - type: integer 
	Parameter din51_WIDTH bound to: 14 - type: integer 
	Parameter din52_WIDTH bound to: 14 - type: integer 
	Parameter din53_WIDTH bound to: 14 - type: integer 
	Parameter din54_WIDTH bound to: 14 - type: integer 
	Parameter din55_WIDTH bound to: 14 - type: integer 
	Parameter din56_WIDTH bound to: 14 - type: integer 
	Parameter din57_WIDTH bound to: 14 - type: integer 
	Parameter din58_WIDTH bound to: 14 - type: integer 
	Parameter din59_WIDTH bound to: 14 - type: integer 
	Parameter din60_WIDTH bound to: 14 - type: integer 
	Parameter din61_WIDTH bound to: 14 - type: integer 
	Parameter din62_WIDTH bound to: 14 - type: integer 
	Parameter din63_WIDTH bound to: 14 - type: integer 
	Parameter din64_WIDTH bound to: 14 - type: integer 
	Parameter din65_WIDTH bound to: 14 - type: integer 
	Parameter din66_WIDTH bound to: 14 - type: integer 
	Parameter din67_WIDTH bound to: 14 - type: integer 
	Parameter din68_WIDTH bound to: 14 - type: integer 
	Parameter din69_WIDTH bound to: 14 - type: integer 
	Parameter din70_WIDTH bound to: 14 - type: integer 
	Parameter din71_WIDTH bound to: 14 - type: integer 
	Parameter din72_WIDTH bound to: 14 - type: integer 
	Parameter din73_WIDTH bound to: 14 - type: integer 
	Parameter din74_WIDTH bound to: 14 - type: integer 
	Parameter din75_WIDTH bound to: 14 - type: integer 
	Parameter din76_WIDTH bound to: 14 - type: integer 
	Parameter din77_WIDTH bound to: 14 - type: integer 
	Parameter din78_WIDTH bound to: 14 - type: integer 
	Parameter din79_WIDTH bound to: 14 - type: integer 
	Parameter din80_WIDTH bound to: 14 - type: integer 
	Parameter din81_WIDTH bound to: 14 - type: integer 
	Parameter din82_WIDTH bound to: 14 - type: integer 
	Parameter din83_WIDTH bound to: 14 - type: integer 
	Parameter din84_WIDTH bound to: 14 - type: integer 
	Parameter din85_WIDTH bound to: 14 - type: integer 
	Parameter din86_WIDTH bound to: 14 - type: integer 
	Parameter din87_WIDTH bound to: 14 - type: integer 
	Parameter din88_WIDTH bound to: 14 - type: integer 
	Parameter din89_WIDTH bound to: 14 - type: integer 
	Parameter din90_WIDTH bound to: 14 - type: integer 
	Parameter din91_WIDTH bound to: 14 - type: integer 
	Parameter din92_WIDTH bound to: 14 - type: integer 
	Parameter din93_WIDTH bound to: 14 - type: integer 
	Parameter din94_WIDTH bound to: 14 - type: integer 
	Parameter din95_WIDTH bound to: 14 - type: integer 
	Parameter din96_WIDTH bound to: 14 - type: integer 
	Parameter din97_WIDTH bound to: 14 - type: integer 
	Parameter din98_WIDTH bound to: 14 - type: integer 
	Parameter din99_WIDTH bound to: 14 - type: integer 
	Parameter din100_WIDTH bound to: 14 - type: integer 
	Parameter din101_WIDTH bound to: 14 - type: integer 
	Parameter din102_WIDTH bound to: 14 - type: integer 
	Parameter din103_WIDTH bound to: 14 - type: integer 
	Parameter din104_WIDTH bound to: 14 - type: integer 
	Parameter din105_WIDTH bound to: 14 - type: integer 
	Parameter din106_WIDTH bound to: 14 - type: integer 
	Parameter din107_WIDTH bound to: 14 - type: integer 
	Parameter din108_WIDTH bound to: 14 - type: integer 
	Parameter din109_WIDTH bound to: 14 - type: integer 
	Parameter din110_WIDTH bound to: 14 - type: integer 
	Parameter din111_WIDTH bound to: 14 - type: integer 
	Parameter din112_WIDTH bound to: 14 - type: integer 
	Parameter din113_WIDTH bound to: 14 - type: integer 
	Parameter din114_WIDTH bound to: 14 - type: integer 
	Parameter din115_WIDTH bound to: 14 - type: integer 
	Parameter din116_WIDTH bound to: 14 - type: integer 
	Parameter din117_WIDTH bound to: 14 - type: integer 
	Parameter din118_WIDTH bound to: 14 - type: integer 
	Parameter din119_WIDTH bound to: 14 - type: integer 
	Parameter din120_WIDTH bound to: 14 - type: integer 
	Parameter din121_WIDTH bound to: 14 - type: integer 
	Parameter din122_WIDTH bound to: 14 - type: integer 
	Parameter din123_WIDTH bound to: 14 - type: integer 
	Parameter din124_WIDTH bound to: 14 - type: integer 
	Parameter din125_WIDTH bound to: 14 - type: integer 
	Parameter din126_WIDTH bound to: 14 - type: integer 
	Parameter din127_WIDTH bound to: 14 - type: integer 
	Parameter din128_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-3491] module 'model_nexys_pruned_5_hls4ml_prj_5_mux_1287_14_1_1' declared at '/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/model_nexys_pruned_5_hls4ml_prj_5_mux_1287_14_1_1.vhd:10' bound to instance 'model_nexys_pruned_5_hls4ml_prj_5_mux_1287_14_1_1_U19' of component 'model_nexys_pruned_5_hls4ml_prj_5_mux_1287_14_1_1' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_s.vhd:1590]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 14 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter din2_WIDTH bound to: 14 - type: integer 
	Parameter din3_WIDTH bound to: 14 - type: integer 
	Parameter din4_WIDTH bound to: 14 - type: integer 
	Parameter din5_WIDTH bound to: 14 - type: integer 
	Parameter din6_WIDTH bound to: 14 - type: integer 
	Parameter din7_WIDTH bound to: 14 - type: integer 
	Parameter din8_WIDTH bound to: 14 - type: integer 
	Parameter din9_WIDTH bound to: 14 - type: integer 
	Parameter din10_WIDTH bound to: 14 - type: integer 
	Parameter din11_WIDTH bound to: 14 - type: integer 
	Parameter din12_WIDTH bound to: 14 - type: integer 
	Parameter din13_WIDTH bound to: 14 - type: integer 
	Parameter din14_WIDTH bound to: 14 - type: integer 
	Parameter din15_WIDTH bound to: 14 - type: integer 
	Parameter din16_WIDTH bound to: 14 - type: integer 
	Parameter din17_WIDTH bound to: 14 - type: integer 
	Parameter din18_WIDTH bound to: 14 - type: integer 
	Parameter din19_WIDTH bound to: 14 - type: integer 
	Parameter din20_WIDTH bound to: 14 - type: integer 
	Parameter din21_WIDTH bound to: 14 - type: integer 
	Parameter din22_WIDTH bound to: 14 - type: integer 
	Parameter din23_WIDTH bound to: 14 - type: integer 
	Parameter din24_WIDTH bound to: 14 - type: integer 
	Parameter din25_WIDTH bound to: 14 - type: integer 
	Parameter din26_WIDTH bound to: 14 - type: integer 
	Parameter din27_WIDTH bound to: 14 - type: integer 
	Parameter din28_WIDTH bound to: 14 - type: integer 
	Parameter din29_WIDTH bound to: 14 - type: integer 
	Parameter din30_WIDTH bound to: 14 - type: integer 
	Parameter din31_WIDTH bound to: 14 - type: integer 
	Parameter din32_WIDTH bound to: 14 - type: integer 
	Parameter din33_WIDTH bound to: 14 - type: integer 
	Parameter din34_WIDTH bound to: 14 - type: integer 
	Parameter din35_WIDTH bound to: 14 - type: integer 
	Parameter din36_WIDTH bound to: 14 - type: integer 
	Parameter din37_WIDTH bound to: 14 - type: integer 
	Parameter din38_WIDTH bound to: 14 - type: integer 
	Parameter din39_WIDTH bound to: 14 - type: integer 
	Parameter din40_WIDTH bound to: 14 - type: integer 
	Parameter din41_WIDTH bound to: 14 - type: integer 
	Parameter din42_WIDTH bound to: 14 - type: integer 
	Parameter din43_WIDTH bound to: 14 - type: integer 
	Parameter din44_WIDTH bound to: 14 - type: integer 
	Parameter din45_WIDTH bound to: 14 - type: integer 
	Parameter din46_WIDTH bound to: 14 - type: integer 
	Parameter din47_WIDTH bound to: 14 - type: integer 
	Parameter din48_WIDTH bound to: 14 - type: integer 
	Parameter din49_WIDTH bound to: 14 - type: integer 
	Parameter din50_WIDTH bound to: 14 - type: integer 
	Parameter din51_WIDTH bound to: 14 - type: integer 
	Parameter din52_WIDTH bound to: 14 - type: integer 
	Parameter din53_WIDTH bound to: 14 - type: integer 
	Parameter din54_WIDTH bound to: 14 - type: integer 
	Parameter din55_WIDTH bound to: 14 - type: integer 
	Parameter din56_WIDTH bound to: 14 - type: integer 
	Parameter din57_WIDTH bound to: 14 - type: integer 
	Parameter din58_WIDTH bound to: 14 - type: integer 
	Parameter din59_WIDTH bound to: 14 - type: integer 
	Parameter din60_WIDTH bound to: 14 - type: integer 
	Parameter din61_WIDTH bound to: 14 - type: integer 
	Parameter din62_WIDTH bound to: 14 - type: integer 
	Parameter din63_WIDTH bound to: 14 - type: integer 
	Parameter din64_WIDTH bound to: 14 - type: integer 
	Parameter din65_WIDTH bound to: 14 - type: integer 
	Parameter din66_WIDTH bound to: 14 - type: integer 
	Parameter din67_WIDTH bound to: 14 - type: integer 
	Parameter din68_WIDTH bound to: 14 - type: integer 
	Parameter din69_WIDTH bound to: 14 - type: integer 
	Parameter din70_WIDTH bound to: 14 - type: integer 
	Parameter din71_WIDTH bound to: 14 - type: integer 
	Parameter din72_WIDTH bound to: 14 - type: integer 
	Parameter din73_WIDTH bound to: 14 - type: integer 
	Parameter din74_WIDTH bound to: 14 - type: integer 
	Parameter din75_WIDTH bound to: 14 - type: integer 
	Parameter din76_WIDTH bound to: 14 - type: integer 
	Parameter din77_WIDTH bound to: 14 - type: integer 
	Parameter din78_WIDTH bound to: 14 - type: integer 
	Parameter din79_WIDTH bound to: 14 - type: integer 
	Parameter din80_WIDTH bound to: 14 - type: integer 
	Parameter din81_WIDTH bound to: 14 - type: integer 
	Parameter din82_WIDTH bound to: 14 - type: integer 
	Parameter din83_WIDTH bound to: 14 - type: integer 
	Parameter din84_WIDTH bound to: 14 - type: integer 
	Parameter din85_WIDTH bound to: 14 - type: integer 
	Parameter din86_WIDTH bound to: 14 - type: integer 
	Parameter din87_WIDTH bound to: 14 - type: integer 
	Parameter din88_WIDTH bound to: 14 - type: integer 
	Parameter din89_WIDTH bound to: 14 - type: integer 
	Parameter din90_WIDTH bound to: 14 - type: integer 
	Parameter din91_WIDTH bound to: 14 - type: integer 
	Parameter din92_WIDTH bound to: 14 - type: integer 
	Parameter din93_WIDTH bound to: 14 - type: integer 
	Parameter din94_WIDTH bound to: 14 - type: integer 
	Parameter din95_WIDTH bound to: 14 - type: integer 
	Parameter din96_WIDTH bound to: 14 - type: integer 
	Parameter din97_WIDTH bound to: 14 - type: integer 
	Parameter din98_WIDTH bound to: 14 - type: integer 
	Parameter din99_WIDTH bound to: 14 - type: integer 
	Parameter din100_WIDTH bound to: 14 - type: integer 
	Parameter din101_WIDTH bound to: 14 - type: integer 
	Parameter din102_WIDTH bound to: 14 - type: integer 
	Parameter din103_WIDTH bound to: 14 - type: integer 
	Parameter din104_WIDTH bound to: 14 - type: integer 
	Parameter din105_WIDTH bound to: 14 - type: integer 
	Parameter din106_WIDTH bound to: 14 - type: integer 
	Parameter din107_WIDTH bound to: 14 - type: integer 
	Parameter din108_WIDTH bound to: 14 - type: integer 
	Parameter din109_WIDTH bound to: 14 - type: integer 
	Parameter din110_WIDTH bound to: 14 - type: integer 
	Parameter din111_WIDTH bound to: 14 - type: integer 
	Parameter din112_WIDTH bound to: 14 - type: integer 
	Parameter din113_WIDTH bound to: 14 - type: integer 
	Parameter din114_WIDTH bound to: 14 - type: integer 
	Parameter din115_WIDTH bound to: 14 - type: integer 
	Parameter din116_WIDTH bound to: 14 - type: integer 
	Parameter din117_WIDTH bound to: 14 - type: integer 
	Parameter din118_WIDTH bound to: 14 - type: integer 
	Parameter din119_WIDTH bound to: 14 - type: integer 
	Parameter din120_WIDTH bound to: 14 - type: integer 
	Parameter din121_WIDTH bound to: 14 - type: integer 
	Parameter din122_WIDTH bound to: 14 - type: integer 
	Parameter din123_WIDTH bound to: 14 - type: integer 
	Parameter din124_WIDTH bound to: 14 - type: integer 
	Parameter din125_WIDTH bound to: 14 - type: integer 
	Parameter din126_WIDTH bound to: 14 - type: integer 
	Parameter din127_WIDTH bound to: 14 - type: integer 
	Parameter din128_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-3491] module 'model_nexys_pruned_5_hls4ml_prj_5_mux_1287_14_1_1' declared at '/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/model_nexys_pruned_5_hls4ml_prj_5_mux_1287_14_1_1.vhd:10' bound to instance 'model_nexys_pruned_5_hls4ml_prj_5_mux_1287_14_1_1_U20' of component 'model_nexys_pruned_5_hls4ml_prj_5_mux_1287_14_1_1' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_s.vhd:1856]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 14 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter din2_WIDTH bound to: 14 - type: integer 
	Parameter din3_WIDTH bound to: 14 - type: integer 
	Parameter din4_WIDTH bound to: 14 - type: integer 
	Parameter din5_WIDTH bound to: 14 - type: integer 
	Parameter din6_WIDTH bound to: 14 - type: integer 
	Parameter din7_WIDTH bound to: 14 - type: integer 
	Parameter din8_WIDTH bound to: 14 - type: integer 
	Parameter din9_WIDTH bound to: 14 - type: integer 
	Parameter din10_WIDTH bound to: 14 - type: integer 
	Parameter din11_WIDTH bound to: 14 - type: integer 
	Parameter din12_WIDTH bound to: 14 - type: integer 
	Parameter din13_WIDTH bound to: 14 - type: integer 
	Parameter din14_WIDTH bound to: 14 - type: integer 
	Parameter din15_WIDTH bound to: 14 - type: integer 
	Parameter din16_WIDTH bound to: 14 - type: integer 
	Parameter din17_WIDTH bound to: 14 - type: integer 
	Parameter din18_WIDTH bound to: 14 - type: integer 
	Parameter din19_WIDTH bound to: 14 - type: integer 
	Parameter din20_WIDTH bound to: 14 - type: integer 
	Parameter din21_WIDTH bound to: 14 - type: integer 
	Parameter din22_WIDTH bound to: 14 - type: integer 
	Parameter din23_WIDTH bound to: 14 - type: integer 
	Parameter din24_WIDTH bound to: 14 - type: integer 
	Parameter din25_WIDTH bound to: 14 - type: integer 
	Parameter din26_WIDTH bound to: 14 - type: integer 
	Parameter din27_WIDTH bound to: 14 - type: integer 
	Parameter din28_WIDTH bound to: 14 - type: integer 
	Parameter din29_WIDTH bound to: 14 - type: integer 
	Parameter din30_WIDTH bound to: 14 - type: integer 
	Parameter din31_WIDTH bound to: 14 - type: integer 
	Parameter din32_WIDTH bound to: 14 - type: integer 
	Parameter din33_WIDTH bound to: 14 - type: integer 
	Parameter din34_WIDTH bound to: 14 - type: integer 
	Parameter din35_WIDTH bound to: 14 - type: integer 
	Parameter din36_WIDTH bound to: 14 - type: integer 
	Parameter din37_WIDTH bound to: 14 - type: integer 
	Parameter din38_WIDTH bound to: 14 - type: integer 
	Parameter din39_WIDTH bound to: 14 - type: integer 
	Parameter din40_WIDTH bound to: 14 - type: integer 
	Parameter din41_WIDTH bound to: 14 - type: integer 
	Parameter din42_WIDTH bound to: 14 - type: integer 
	Parameter din43_WIDTH bound to: 14 - type: integer 
	Parameter din44_WIDTH bound to: 14 - type: integer 
	Parameter din45_WIDTH bound to: 14 - type: integer 
	Parameter din46_WIDTH bound to: 14 - type: integer 
	Parameter din47_WIDTH bound to: 14 - type: integer 
	Parameter din48_WIDTH bound to: 14 - type: integer 
	Parameter din49_WIDTH bound to: 14 - type: integer 
	Parameter din50_WIDTH bound to: 14 - type: integer 
	Parameter din51_WIDTH bound to: 14 - type: integer 
	Parameter din52_WIDTH bound to: 14 - type: integer 
	Parameter din53_WIDTH bound to: 14 - type: integer 
	Parameter din54_WIDTH bound to: 14 - type: integer 
	Parameter din55_WIDTH bound to: 14 - type: integer 
	Parameter din56_WIDTH bound to: 14 - type: integer 
	Parameter din57_WIDTH bound to: 14 - type: integer 
	Parameter din58_WIDTH bound to: 14 - type: integer 
	Parameter din59_WIDTH bound to: 14 - type: integer 
	Parameter din60_WIDTH bound to: 14 - type: integer 
	Parameter din61_WIDTH bound to: 14 - type: integer 
	Parameter din62_WIDTH bound to: 14 - type: integer 
	Parameter din63_WIDTH bound to: 14 - type: integer 
	Parameter din64_WIDTH bound to: 14 - type: integer 
	Parameter din65_WIDTH bound to: 14 - type: integer 
	Parameter din66_WIDTH bound to: 14 - type: integer 
	Parameter din67_WIDTH bound to: 14 - type: integer 
	Parameter din68_WIDTH bound to: 14 - type: integer 
	Parameter din69_WIDTH bound to: 14 - type: integer 
	Parameter din70_WIDTH bound to: 14 - type: integer 
	Parameter din71_WIDTH bound to: 14 - type: integer 
	Parameter din72_WIDTH bound to: 14 - type: integer 
	Parameter din73_WIDTH bound to: 14 - type: integer 
	Parameter din74_WIDTH bound to: 14 - type: integer 
	Parameter din75_WIDTH bound to: 14 - type: integer 
	Parameter din76_WIDTH bound to: 14 - type: integer 
	Parameter din77_WIDTH bound to: 14 - type: integer 
	Parameter din78_WIDTH bound to: 14 - type: integer 
	Parameter din79_WIDTH bound to: 14 - type: integer 
	Parameter din80_WIDTH bound to: 14 - type: integer 
	Parameter din81_WIDTH bound to: 14 - type: integer 
	Parameter din82_WIDTH bound to: 14 - type: integer 
	Parameter din83_WIDTH bound to: 14 - type: integer 
	Parameter din84_WIDTH bound to: 14 - type: integer 
	Parameter din85_WIDTH bound to: 14 - type: integer 
	Parameter din86_WIDTH bound to: 14 - type: integer 
	Parameter din87_WIDTH bound to: 14 - type: integer 
	Parameter din88_WIDTH bound to: 14 - type: integer 
	Parameter din89_WIDTH bound to: 14 - type: integer 
	Parameter din90_WIDTH bound to: 14 - type: integer 
	Parameter din91_WIDTH bound to: 14 - type: integer 
	Parameter din92_WIDTH bound to: 14 - type: integer 
	Parameter din93_WIDTH bound to: 14 - type: integer 
	Parameter din94_WIDTH bound to: 14 - type: integer 
	Parameter din95_WIDTH bound to: 14 - type: integer 
	Parameter din96_WIDTH bound to: 14 - type: integer 
	Parameter din97_WIDTH bound to: 14 - type: integer 
	Parameter din98_WIDTH bound to: 14 - type: integer 
	Parameter din99_WIDTH bound to: 14 - type: integer 
	Parameter din100_WIDTH bound to: 14 - type: integer 
	Parameter din101_WIDTH bound to: 14 - type: integer 
	Parameter din102_WIDTH bound to: 14 - type: integer 
	Parameter din103_WIDTH bound to: 14 - type: integer 
	Parameter din104_WIDTH bound to: 14 - type: integer 
	Parameter din105_WIDTH bound to: 14 - type: integer 
	Parameter din106_WIDTH bound to: 14 - type: integer 
	Parameter din107_WIDTH bound to: 14 - type: integer 
	Parameter din108_WIDTH bound to: 14 - type: integer 
	Parameter din109_WIDTH bound to: 14 - type: integer 
	Parameter din110_WIDTH bound to: 14 - type: integer 
	Parameter din111_WIDTH bound to: 14 - type: integer 
	Parameter din112_WIDTH bound to: 14 - type: integer 
	Parameter din113_WIDTH bound to: 14 - type: integer 
	Parameter din114_WIDTH bound to: 14 - type: integer 
	Parameter din115_WIDTH bound to: 14 - type: integer 
	Parameter din116_WIDTH bound to: 14 - type: integer 
	Parameter din117_WIDTH bound to: 14 - type: integer 
	Parameter din118_WIDTH bound to: 14 - type: integer 
	Parameter din119_WIDTH bound to: 14 - type: integer 
	Parameter din120_WIDTH bound to: 14 - type: integer 
	Parameter din121_WIDTH bound to: 14 - type: integer 
	Parameter din122_WIDTH bound to: 14 - type: integer 
	Parameter din123_WIDTH bound to: 14 - type: integer 
	Parameter din124_WIDTH bound to: 14 - type: integer 
	Parameter din125_WIDTH bound to: 14 - type: integer 
	Parameter din126_WIDTH bound to: 14 - type: integer 
	Parameter din127_WIDTH bound to: 14 - type: integer 
	Parameter din128_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-3491] module 'model_nexys_pruned_5_hls4ml_prj_5_mux_1287_14_1_1' declared at '/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/model_nexys_pruned_5_hls4ml_prj_5_mux_1287_14_1_1.vhd:10' bound to instance 'model_nexys_pruned_5_hls4ml_prj_5_mux_1287_14_1_1_U21' of component 'model_nexys_pruned_5_hls4ml_prj_5_mux_1287_14_1_1' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_s.vhd:2122]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 14 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter din2_WIDTH bound to: 14 - type: integer 
	Parameter din3_WIDTH bound to: 14 - type: integer 
	Parameter din4_WIDTH bound to: 14 - type: integer 
	Parameter din5_WIDTH bound to: 14 - type: integer 
	Parameter din6_WIDTH bound to: 14 - type: integer 
	Parameter din7_WIDTH bound to: 14 - type: integer 
	Parameter din8_WIDTH bound to: 14 - type: integer 
	Parameter din9_WIDTH bound to: 14 - type: integer 
	Parameter din10_WIDTH bound to: 14 - type: integer 
	Parameter din11_WIDTH bound to: 14 - type: integer 
	Parameter din12_WIDTH bound to: 14 - type: integer 
	Parameter din13_WIDTH bound to: 14 - type: integer 
	Parameter din14_WIDTH bound to: 14 - type: integer 
	Parameter din15_WIDTH bound to: 14 - type: integer 
	Parameter din16_WIDTH bound to: 14 - type: integer 
	Parameter din17_WIDTH bound to: 14 - type: integer 
	Parameter din18_WIDTH bound to: 14 - type: integer 
	Parameter din19_WIDTH bound to: 14 - type: integer 
	Parameter din20_WIDTH bound to: 14 - type: integer 
	Parameter din21_WIDTH bound to: 14 - type: integer 
	Parameter din22_WIDTH bound to: 14 - type: integer 
	Parameter din23_WIDTH bound to: 14 - type: integer 
	Parameter din24_WIDTH bound to: 14 - type: integer 
	Parameter din25_WIDTH bound to: 14 - type: integer 
	Parameter din26_WIDTH bound to: 14 - type: integer 
	Parameter din27_WIDTH bound to: 14 - type: integer 
	Parameter din28_WIDTH bound to: 14 - type: integer 
	Parameter din29_WIDTH bound to: 14 - type: integer 
	Parameter din30_WIDTH bound to: 14 - type: integer 
	Parameter din31_WIDTH bound to: 14 - type: integer 
	Parameter din32_WIDTH bound to: 14 - type: integer 
	Parameter din33_WIDTH bound to: 14 - type: integer 
	Parameter din34_WIDTH bound to: 14 - type: integer 
	Parameter din35_WIDTH bound to: 14 - type: integer 
	Parameter din36_WIDTH bound to: 14 - type: integer 
	Parameter din37_WIDTH bound to: 14 - type: integer 
	Parameter din38_WIDTH bound to: 14 - type: integer 
	Parameter din39_WIDTH bound to: 14 - type: integer 
	Parameter din40_WIDTH bound to: 14 - type: integer 
	Parameter din41_WIDTH bound to: 14 - type: integer 
	Parameter din42_WIDTH bound to: 14 - type: integer 
	Parameter din43_WIDTH bound to: 14 - type: integer 
	Parameter din44_WIDTH bound to: 14 - type: integer 
	Parameter din45_WIDTH bound to: 14 - type: integer 
	Parameter din46_WIDTH bound to: 14 - type: integer 
	Parameter din47_WIDTH bound to: 14 - type: integer 
	Parameter din48_WIDTH bound to: 14 - type: integer 
	Parameter din49_WIDTH bound to: 14 - type: integer 
	Parameter din50_WIDTH bound to: 14 - type: integer 
	Parameter din51_WIDTH bound to: 14 - type: integer 
	Parameter din52_WIDTH bound to: 14 - type: integer 
	Parameter din53_WIDTH bound to: 14 - type: integer 
	Parameter din54_WIDTH bound to: 14 - type: integer 
	Parameter din55_WIDTH bound to: 14 - type: integer 
	Parameter din56_WIDTH bound to: 14 - type: integer 
	Parameter din57_WIDTH bound to: 14 - type: integer 
	Parameter din58_WIDTH bound to: 14 - type: integer 
	Parameter din59_WIDTH bound to: 14 - type: integer 
	Parameter din60_WIDTH bound to: 14 - type: integer 
	Parameter din61_WIDTH bound to: 14 - type: integer 
	Parameter din62_WIDTH bound to: 14 - type: integer 
	Parameter din63_WIDTH bound to: 14 - type: integer 
	Parameter din64_WIDTH bound to: 14 - type: integer 
	Parameter din65_WIDTH bound to: 14 - type: integer 
	Parameter din66_WIDTH bound to: 14 - type: integer 
	Parameter din67_WIDTH bound to: 14 - type: integer 
	Parameter din68_WIDTH bound to: 14 - type: integer 
	Parameter din69_WIDTH bound to: 14 - type: integer 
	Parameter din70_WIDTH bound to: 14 - type: integer 
	Parameter din71_WIDTH bound to: 14 - type: integer 
	Parameter din72_WIDTH bound to: 14 - type: integer 
	Parameter din73_WIDTH bound to: 14 - type: integer 
	Parameter din74_WIDTH bound to: 14 - type: integer 
	Parameter din75_WIDTH bound to: 14 - type: integer 
	Parameter din76_WIDTH bound to: 14 - type: integer 
	Parameter din77_WIDTH bound to: 14 - type: integer 
	Parameter din78_WIDTH bound to: 14 - type: integer 
	Parameter din79_WIDTH bound to: 14 - type: integer 
	Parameter din80_WIDTH bound to: 14 - type: integer 
	Parameter din81_WIDTH bound to: 14 - type: integer 
	Parameter din82_WIDTH bound to: 14 - type: integer 
	Parameter din83_WIDTH bound to: 14 - type: integer 
	Parameter din84_WIDTH bound to: 14 - type: integer 
	Parameter din85_WIDTH bound to: 14 - type: integer 
	Parameter din86_WIDTH bound to: 14 - type: integer 
	Parameter din87_WIDTH bound to: 14 - type: integer 
	Parameter din88_WIDTH bound to: 14 - type: integer 
	Parameter din89_WIDTH bound to: 14 - type: integer 
	Parameter din90_WIDTH bound to: 14 - type: integer 
	Parameter din91_WIDTH bound to: 14 - type: integer 
	Parameter din92_WIDTH bound to: 14 - type: integer 
	Parameter din93_WIDTH bound to: 14 - type: integer 
	Parameter din94_WIDTH bound to: 14 - type: integer 
	Parameter din95_WIDTH bound to: 14 - type: integer 
	Parameter din96_WIDTH bound to: 14 - type: integer 
	Parameter din97_WIDTH bound to: 14 - type: integer 
	Parameter din98_WIDTH bound to: 14 - type: integer 
	Parameter din99_WIDTH bound to: 14 - type: integer 
	Parameter din100_WIDTH bound to: 14 - type: integer 
	Parameter din101_WIDTH bound to: 14 - type: integer 
	Parameter din102_WIDTH bound to: 14 - type: integer 
	Parameter din103_WIDTH bound to: 14 - type: integer 
	Parameter din104_WIDTH bound to: 14 - type: integer 
	Parameter din105_WIDTH bound to: 14 - type: integer 
	Parameter din106_WIDTH bound to: 14 - type: integer 
	Parameter din107_WIDTH bound to: 14 - type: integer 
	Parameter din108_WIDTH bound to: 14 - type: integer 
	Parameter din109_WIDTH bound to: 14 - type: integer 
	Parameter din110_WIDTH bound to: 14 - type: integer 
	Parameter din111_WIDTH bound to: 14 - type: integer 
	Parameter din112_WIDTH bound to: 14 - type: integer 
	Parameter din113_WIDTH bound to: 14 - type: integer 
	Parameter din114_WIDTH bound to: 14 - type: integer 
	Parameter din115_WIDTH bound to: 14 - type: integer 
	Parameter din116_WIDTH bound to: 14 - type: integer 
	Parameter din117_WIDTH bound to: 14 - type: integer 
	Parameter din118_WIDTH bound to: 14 - type: integer 
	Parameter din119_WIDTH bound to: 14 - type: integer 
	Parameter din120_WIDTH bound to: 14 - type: integer 
	Parameter din121_WIDTH bound to: 14 - type: integer 
	Parameter din122_WIDTH bound to: 14 - type: integer 
	Parameter din123_WIDTH bound to: 14 - type: integer 
	Parameter din124_WIDTH bound to: 14 - type: integer 
	Parameter din125_WIDTH bound to: 14 - type: integer 
	Parameter din126_WIDTH bound to: 14 - type: integer 
	Parameter din127_WIDTH bound to: 14 - type: integer 
	Parameter din128_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-3491] module 'model_nexys_pruned_5_hls4ml_prj_5_mux_1287_14_1_1' declared at '/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/model_nexys_pruned_5_hls4ml_prj_5_mux_1287_14_1_1.vhd:10' bound to instance 'model_nexys_pruned_5_hls4ml_prj_5_mux_1287_14_1_1_U22' of component 'model_nexys_pruned_5_hls4ml_prj_5_mux_1287_14_1_1' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_s.vhd:2388]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 14 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter din2_WIDTH bound to: 14 - type: integer 
	Parameter din3_WIDTH bound to: 14 - type: integer 
	Parameter din4_WIDTH bound to: 14 - type: integer 
	Parameter din5_WIDTH bound to: 14 - type: integer 
	Parameter din6_WIDTH bound to: 14 - type: integer 
	Parameter din7_WIDTH bound to: 14 - type: integer 
	Parameter din8_WIDTH bound to: 14 - type: integer 
	Parameter din9_WIDTH bound to: 14 - type: integer 
	Parameter din10_WIDTH bound to: 14 - type: integer 
	Parameter din11_WIDTH bound to: 14 - type: integer 
	Parameter din12_WIDTH bound to: 14 - type: integer 
	Parameter din13_WIDTH bound to: 14 - type: integer 
	Parameter din14_WIDTH bound to: 14 - type: integer 
	Parameter din15_WIDTH bound to: 14 - type: integer 
	Parameter din16_WIDTH bound to: 14 - type: integer 
	Parameter din17_WIDTH bound to: 14 - type: integer 
	Parameter din18_WIDTH bound to: 14 - type: integer 
	Parameter din19_WIDTH bound to: 14 - type: integer 
	Parameter din20_WIDTH bound to: 14 - type: integer 
	Parameter din21_WIDTH bound to: 14 - type: integer 
	Parameter din22_WIDTH bound to: 14 - type: integer 
	Parameter din23_WIDTH bound to: 14 - type: integer 
	Parameter din24_WIDTH bound to: 14 - type: integer 
	Parameter din25_WIDTH bound to: 14 - type: integer 
	Parameter din26_WIDTH bound to: 14 - type: integer 
	Parameter din27_WIDTH bound to: 14 - type: integer 
	Parameter din28_WIDTH bound to: 14 - type: integer 
	Parameter din29_WIDTH bound to: 14 - type: integer 
	Parameter din30_WIDTH bound to: 14 - type: integer 
	Parameter din31_WIDTH bound to: 14 - type: integer 
	Parameter din32_WIDTH bound to: 14 - type: integer 
	Parameter din33_WIDTH bound to: 14 - type: integer 
	Parameter din34_WIDTH bound to: 14 - type: integer 
	Parameter din35_WIDTH bound to: 14 - type: integer 
	Parameter din36_WIDTH bound to: 14 - type: integer 
	Parameter din37_WIDTH bound to: 14 - type: integer 
	Parameter din38_WIDTH bound to: 14 - type: integer 
	Parameter din39_WIDTH bound to: 14 - type: integer 
	Parameter din40_WIDTH bound to: 14 - type: integer 
	Parameter din41_WIDTH bound to: 14 - type: integer 
	Parameter din42_WIDTH bound to: 14 - type: integer 
	Parameter din43_WIDTH bound to: 14 - type: integer 
	Parameter din44_WIDTH bound to: 14 - type: integer 
	Parameter din45_WIDTH bound to: 14 - type: integer 
	Parameter din46_WIDTH bound to: 14 - type: integer 
	Parameter din47_WIDTH bound to: 14 - type: integer 
	Parameter din48_WIDTH bound to: 14 - type: integer 
	Parameter din49_WIDTH bound to: 14 - type: integer 
	Parameter din50_WIDTH bound to: 14 - type: integer 
	Parameter din51_WIDTH bound to: 14 - type: integer 
	Parameter din52_WIDTH bound to: 14 - type: integer 
	Parameter din53_WIDTH bound to: 14 - type: integer 
	Parameter din54_WIDTH bound to: 14 - type: integer 
	Parameter din55_WIDTH bound to: 14 - type: integer 
	Parameter din56_WIDTH bound to: 14 - type: integer 
	Parameter din57_WIDTH bound to: 14 - type: integer 
	Parameter din58_WIDTH bound to: 14 - type: integer 
	Parameter din59_WIDTH bound to: 14 - type: integer 
	Parameter din60_WIDTH bound to: 14 - type: integer 
	Parameter din61_WIDTH bound to: 14 - type: integer 
	Parameter din62_WIDTH bound to: 14 - type: integer 
	Parameter din63_WIDTH bound to: 14 - type: integer 
	Parameter din64_WIDTH bound to: 14 - type: integer 
	Parameter din65_WIDTH bound to: 14 - type: integer 
	Parameter din66_WIDTH bound to: 14 - type: integer 
	Parameter din67_WIDTH bound to: 14 - type: integer 
	Parameter din68_WIDTH bound to: 14 - type: integer 
	Parameter din69_WIDTH bound to: 14 - type: integer 
	Parameter din70_WIDTH bound to: 14 - type: integer 
	Parameter din71_WIDTH bound to: 14 - type: integer 
	Parameter din72_WIDTH bound to: 14 - type: integer 
	Parameter din73_WIDTH bound to: 14 - type: integer 
	Parameter din74_WIDTH bound to: 14 - type: integer 
	Parameter din75_WIDTH bound to: 14 - type: integer 
	Parameter din76_WIDTH bound to: 14 - type: integer 
	Parameter din77_WIDTH bound to: 14 - type: integer 
	Parameter din78_WIDTH bound to: 14 - type: integer 
	Parameter din79_WIDTH bound to: 14 - type: integer 
	Parameter din80_WIDTH bound to: 14 - type: integer 
	Parameter din81_WIDTH bound to: 14 - type: integer 
	Parameter din82_WIDTH bound to: 14 - type: integer 
	Parameter din83_WIDTH bound to: 14 - type: integer 
	Parameter din84_WIDTH bound to: 14 - type: integer 
	Parameter din85_WIDTH bound to: 14 - type: integer 
	Parameter din86_WIDTH bound to: 14 - type: integer 
	Parameter din87_WIDTH bound to: 14 - type: integer 
	Parameter din88_WIDTH bound to: 14 - type: integer 
	Parameter din89_WIDTH bound to: 14 - type: integer 
	Parameter din90_WIDTH bound to: 14 - type: integer 
	Parameter din91_WIDTH bound to: 14 - type: integer 
	Parameter din92_WIDTH bound to: 14 - type: integer 
	Parameter din93_WIDTH bound to: 14 - type: integer 
	Parameter din94_WIDTH bound to: 14 - type: integer 
	Parameter din95_WIDTH bound to: 14 - type: integer 
	Parameter din96_WIDTH bound to: 14 - type: integer 
	Parameter din97_WIDTH bound to: 14 - type: integer 
	Parameter din98_WIDTH bound to: 14 - type: integer 
	Parameter din99_WIDTH bound to: 14 - type: integer 
	Parameter din100_WIDTH bound to: 14 - type: integer 
	Parameter din101_WIDTH bound to: 14 - type: integer 
	Parameter din102_WIDTH bound to: 14 - type: integer 
	Parameter din103_WIDTH bound to: 14 - type: integer 
	Parameter din104_WIDTH bound to: 14 - type: integer 
	Parameter din105_WIDTH bound to: 14 - type: integer 
	Parameter din106_WIDTH bound to: 14 - type: integer 
	Parameter din107_WIDTH bound to: 14 - type: integer 
	Parameter din108_WIDTH bound to: 14 - type: integer 
	Parameter din109_WIDTH bound to: 14 - type: integer 
	Parameter din110_WIDTH bound to: 14 - type: integer 
	Parameter din111_WIDTH bound to: 14 - type: integer 
	Parameter din112_WIDTH bound to: 14 - type: integer 
	Parameter din113_WIDTH bound to: 14 - type: integer 
	Parameter din114_WIDTH bound to: 14 - type: integer 
	Parameter din115_WIDTH bound to: 14 - type: integer 
	Parameter din116_WIDTH bound to: 14 - type: integer 
	Parameter din117_WIDTH bound to: 14 - type: integer 
	Parameter din118_WIDTH bound to: 14 - type: integer 
	Parameter din119_WIDTH bound to: 14 - type: integer 
	Parameter din120_WIDTH bound to: 14 - type: integer 
	Parameter din121_WIDTH bound to: 14 - type: integer 
	Parameter din122_WIDTH bound to: 14 - type: integer 
	Parameter din123_WIDTH bound to: 14 - type: integer 
	Parameter din124_WIDTH bound to: 14 - type: integer 
	Parameter din125_WIDTH bound to: 14 - type: integer 
	Parameter din126_WIDTH bound to: 14 - type: integer 
	Parameter din127_WIDTH bound to: 14 - type: integer 
	Parameter din128_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-3491] module 'model_nexys_pruned_5_hls4ml_prj_5_mux_1287_14_1_1' declared at '/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/model_nexys_pruned_5_hls4ml_prj_5_mux_1287_14_1_1.vhd:10' bound to instance 'model_nexys_pruned_5_hls4ml_prj_5_mux_1287_14_1_1_U23' of component 'model_nexys_pruned_5_hls4ml_prj_5_mux_1287_14_1_1' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_s.vhd:2654]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 14 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter din2_WIDTH bound to: 14 - type: integer 
	Parameter din3_WIDTH bound to: 14 - type: integer 
	Parameter din4_WIDTH bound to: 14 - type: integer 
	Parameter din5_WIDTH bound to: 14 - type: integer 
	Parameter din6_WIDTH bound to: 14 - type: integer 
	Parameter din7_WIDTH bound to: 14 - type: integer 
	Parameter din8_WIDTH bound to: 14 - type: integer 
	Parameter din9_WIDTH bound to: 14 - type: integer 
	Parameter din10_WIDTH bound to: 14 - type: integer 
	Parameter din11_WIDTH bound to: 14 - type: integer 
	Parameter din12_WIDTH bound to: 14 - type: integer 
	Parameter din13_WIDTH bound to: 14 - type: integer 
	Parameter din14_WIDTH bound to: 14 - type: integer 
	Parameter din15_WIDTH bound to: 14 - type: integer 
	Parameter din16_WIDTH bound to: 14 - type: integer 
	Parameter din17_WIDTH bound to: 14 - type: integer 
	Parameter din18_WIDTH bound to: 14 - type: integer 
	Parameter din19_WIDTH bound to: 14 - type: integer 
	Parameter din20_WIDTH bound to: 14 - type: integer 
	Parameter din21_WIDTH bound to: 14 - type: integer 
	Parameter din22_WIDTH bound to: 14 - type: integer 
	Parameter din23_WIDTH bound to: 14 - type: integer 
	Parameter din24_WIDTH bound to: 14 - type: integer 
	Parameter din25_WIDTH bound to: 14 - type: integer 
	Parameter din26_WIDTH bound to: 14 - type: integer 
	Parameter din27_WIDTH bound to: 14 - type: integer 
	Parameter din28_WIDTH bound to: 14 - type: integer 
	Parameter din29_WIDTH bound to: 14 - type: integer 
	Parameter din30_WIDTH bound to: 14 - type: integer 
	Parameter din31_WIDTH bound to: 14 - type: integer 
	Parameter din32_WIDTH bound to: 14 - type: integer 
	Parameter din33_WIDTH bound to: 14 - type: integer 
	Parameter din34_WIDTH bound to: 14 - type: integer 
	Parameter din35_WIDTH bound to: 14 - type: integer 
	Parameter din36_WIDTH bound to: 14 - type: integer 
	Parameter din37_WIDTH bound to: 14 - type: integer 
	Parameter din38_WIDTH bound to: 14 - type: integer 
	Parameter din39_WIDTH bound to: 14 - type: integer 
	Parameter din40_WIDTH bound to: 14 - type: integer 
	Parameter din41_WIDTH bound to: 14 - type: integer 
	Parameter din42_WIDTH bound to: 14 - type: integer 
	Parameter din43_WIDTH bound to: 14 - type: integer 
	Parameter din44_WIDTH bound to: 14 - type: integer 
	Parameter din45_WIDTH bound to: 14 - type: integer 
	Parameter din46_WIDTH bound to: 14 - type: integer 
	Parameter din47_WIDTH bound to: 14 - type: integer 
	Parameter din48_WIDTH bound to: 14 - type: integer 
	Parameter din49_WIDTH bound to: 14 - type: integer 
	Parameter din50_WIDTH bound to: 14 - type: integer 
	Parameter din51_WIDTH bound to: 14 - type: integer 
	Parameter din52_WIDTH bound to: 14 - type: integer 
	Parameter din53_WIDTH bound to: 14 - type: integer 
	Parameter din54_WIDTH bound to: 14 - type: integer 
	Parameter din55_WIDTH bound to: 14 - type: integer 
	Parameter din56_WIDTH bound to: 14 - type: integer 
	Parameter din57_WIDTH bound to: 14 - type: integer 
	Parameter din58_WIDTH bound to: 14 - type: integer 
	Parameter din59_WIDTH bound to: 14 - type: integer 
	Parameter din60_WIDTH bound to: 14 - type: integer 
	Parameter din61_WIDTH bound to: 14 - type: integer 
	Parameter din62_WIDTH bound to: 14 - type: integer 
	Parameter din63_WIDTH bound to: 14 - type: integer 
	Parameter din64_WIDTH bound to: 14 - type: integer 
	Parameter din65_WIDTH bound to: 14 - type: integer 
	Parameter din66_WIDTH bound to: 14 - type: integer 
	Parameter din67_WIDTH bound to: 14 - type: integer 
	Parameter din68_WIDTH bound to: 14 - type: integer 
	Parameter din69_WIDTH bound to: 14 - type: integer 
	Parameter din70_WIDTH bound to: 14 - type: integer 
	Parameter din71_WIDTH bound to: 14 - type: integer 
	Parameter din72_WIDTH bound to: 14 - type: integer 
	Parameter din73_WIDTH bound to: 14 - type: integer 
	Parameter din74_WIDTH bound to: 14 - type: integer 
	Parameter din75_WIDTH bound to: 14 - type: integer 
	Parameter din76_WIDTH bound to: 14 - type: integer 
	Parameter din77_WIDTH bound to: 14 - type: integer 
	Parameter din78_WIDTH bound to: 14 - type: integer 
	Parameter din79_WIDTH bound to: 14 - type: integer 
	Parameter din80_WIDTH bound to: 14 - type: integer 
	Parameter din81_WIDTH bound to: 14 - type: integer 
	Parameter din82_WIDTH bound to: 14 - type: integer 
	Parameter din83_WIDTH bound to: 14 - type: integer 
	Parameter din84_WIDTH bound to: 14 - type: integer 
	Parameter din85_WIDTH bound to: 14 - type: integer 
	Parameter din86_WIDTH bound to: 14 - type: integer 
	Parameter din87_WIDTH bound to: 14 - type: integer 
	Parameter din88_WIDTH bound to: 14 - type: integer 
	Parameter din89_WIDTH bound to: 14 - type: integer 
	Parameter din90_WIDTH bound to: 14 - type: integer 
	Parameter din91_WIDTH bound to: 14 - type: integer 
	Parameter din92_WIDTH bound to: 14 - type: integer 
	Parameter din93_WIDTH bound to: 14 - type: integer 
	Parameter din94_WIDTH bound to: 14 - type: integer 
	Parameter din95_WIDTH bound to: 14 - type: integer 
	Parameter din96_WIDTH bound to: 14 - type: integer 
	Parameter din97_WIDTH bound to: 14 - type: integer 
	Parameter din98_WIDTH bound to: 14 - type: integer 
	Parameter din99_WIDTH bound to: 14 - type: integer 
	Parameter din100_WIDTH bound to: 14 - type: integer 
	Parameter din101_WIDTH bound to: 14 - type: integer 
	Parameter din102_WIDTH bound to: 14 - type: integer 
	Parameter din103_WIDTH bound to: 14 - type: integer 
	Parameter din104_WIDTH bound to: 14 - type: integer 
	Parameter din105_WIDTH bound to: 14 - type: integer 
	Parameter din106_WIDTH bound to: 14 - type: integer 
	Parameter din107_WIDTH bound to: 14 - type: integer 
	Parameter din108_WIDTH bound to: 14 - type: integer 
	Parameter din109_WIDTH bound to: 14 - type: integer 
	Parameter din110_WIDTH bound to: 14 - type: integer 
	Parameter din111_WIDTH bound to: 14 - type: integer 
	Parameter din112_WIDTH bound to: 14 - type: integer 
	Parameter din113_WIDTH bound to: 14 - type: integer 
	Parameter din114_WIDTH bound to: 14 - type: integer 
	Parameter din115_WIDTH bound to: 14 - type: integer 
	Parameter din116_WIDTH bound to: 14 - type: integer 
	Parameter din117_WIDTH bound to: 14 - type: integer 
	Parameter din118_WIDTH bound to: 14 - type: integer 
	Parameter din119_WIDTH bound to: 14 - type: integer 
	Parameter din120_WIDTH bound to: 14 - type: integer 
	Parameter din121_WIDTH bound to: 14 - type: integer 
	Parameter din122_WIDTH bound to: 14 - type: integer 
	Parameter din123_WIDTH bound to: 14 - type: integer 
	Parameter din124_WIDTH bound to: 14 - type: integer 
	Parameter din125_WIDTH bound to: 14 - type: integer 
	Parameter din126_WIDTH bound to: 14 - type: integer 
	Parameter din127_WIDTH bound to: 14 - type: integer 
	Parameter din128_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-3491] module 'model_nexys_pruned_5_hls4ml_prj_5_mux_1287_14_1_1' declared at '/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/model_nexys_pruned_5_hls4ml_prj_5_mux_1287_14_1_1.vhd:10' bound to instance 'model_nexys_pruned_5_hls4ml_prj_5_mux_1287_14_1_1_U24' of component 'model_nexys_pruned_5_hls4ml_prj_5_mux_1287_14_1_1' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_s.vhd:2920]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 14 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter din2_WIDTH bound to: 14 - type: integer 
	Parameter din3_WIDTH bound to: 14 - type: integer 
	Parameter din4_WIDTH bound to: 14 - type: integer 
	Parameter din5_WIDTH bound to: 14 - type: integer 
	Parameter din6_WIDTH bound to: 14 - type: integer 
	Parameter din7_WIDTH bound to: 14 - type: integer 
	Parameter din8_WIDTH bound to: 14 - type: integer 
	Parameter din9_WIDTH bound to: 14 - type: integer 
	Parameter din10_WIDTH bound to: 14 - type: integer 
	Parameter din11_WIDTH bound to: 14 - type: integer 
	Parameter din12_WIDTH bound to: 14 - type: integer 
	Parameter din13_WIDTH bound to: 14 - type: integer 
	Parameter din14_WIDTH bound to: 14 - type: integer 
	Parameter din15_WIDTH bound to: 14 - type: integer 
	Parameter din16_WIDTH bound to: 14 - type: integer 
	Parameter din17_WIDTH bound to: 14 - type: integer 
	Parameter din18_WIDTH bound to: 14 - type: integer 
	Parameter din19_WIDTH bound to: 14 - type: integer 
	Parameter din20_WIDTH bound to: 14 - type: integer 
	Parameter din21_WIDTH bound to: 14 - type: integer 
	Parameter din22_WIDTH bound to: 14 - type: integer 
	Parameter din23_WIDTH bound to: 14 - type: integer 
	Parameter din24_WIDTH bound to: 14 - type: integer 
	Parameter din25_WIDTH bound to: 14 - type: integer 
	Parameter din26_WIDTH bound to: 14 - type: integer 
	Parameter din27_WIDTH bound to: 14 - type: integer 
	Parameter din28_WIDTH bound to: 14 - type: integer 
	Parameter din29_WIDTH bound to: 14 - type: integer 
	Parameter din30_WIDTH bound to: 14 - type: integer 
	Parameter din31_WIDTH bound to: 14 - type: integer 
	Parameter din32_WIDTH bound to: 14 - type: integer 
	Parameter din33_WIDTH bound to: 14 - type: integer 
	Parameter din34_WIDTH bound to: 14 - type: integer 
	Parameter din35_WIDTH bound to: 14 - type: integer 
	Parameter din36_WIDTH bound to: 14 - type: integer 
	Parameter din37_WIDTH bound to: 14 - type: integer 
	Parameter din38_WIDTH bound to: 14 - type: integer 
	Parameter din39_WIDTH bound to: 14 - type: integer 
	Parameter din40_WIDTH bound to: 14 - type: integer 
	Parameter din41_WIDTH bound to: 14 - type: integer 
	Parameter din42_WIDTH bound to: 14 - type: integer 
	Parameter din43_WIDTH bound to: 14 - type: integer 
	Parameter din44_WIDTH bound to: 14 - type: integer 
	Parameter din45_WIDTH bound to: 14 - type: integer 
	Parameter din46_WIDTH bound to: 14 - type: integer 
	Parameter din47_WIDTH bound to: 14 - type: integer 
	Parameter din48_WIDTH bound to: 14 - type: integer 
	Parameter din49_WIDTH bound to: 14 - type: integer 
	Parameter din50_WIDTH bound to: 14 - type: integer 
	Parameter din51_WIDTH bound to: 14 - type: integer 
	Parameter din52_WIDTH bound to: 14 - type: integer 
	Parameter din53_WIDTH bound to: 14 - type: integer 
	Parameter din54_WIDTH bound to: 14 - type: integer 
	Parameter din55_WIDTH bound to: 14 - type: integer 
	Parameter din56_WIDTH bound to: 14 - type: integer 
	Parameter din57_WIDTH bound to: 14 - type: integer 
	Parameter din58_WIDTH bound to: 14 - type: integer 
	Parameter din59_WIDTH bound to: 14 - type: integer 
	Parameter din60_WIDTH bound to: 14 - type: integer 
	Parameter din61_WIDTH bound to: 14 - type: integer 
	Parameter din62_WIDTH bound to: 14 - type: integer 
	Parameter din63_WIDTH bound to: 14 - type: integer 
	Parameter din64_WIDTH bound to: 14 - type: integer 
	Parameter din65_WIDTH bound to: 14 - type: integer 
	Parameter din66_WIDTH bound to: 14 - type: integer 
	Parameter din67_WIDTH bound to: 14 - type: integer 
	Parameter din68_WIDTH bound to: 14 - type: integer 
	Parameter din69_WIDTH bound to: 14 - type: integer 
	Parameter din70_WIDTH bound to: 14 - type: integer 
	Parameter din71_WIDTH bound to: 14 - type: integer 
	Parameter din72_WIDTH bound to: 14 - type: integer 
	Parameter din73_WIDTH bound to: 14 - type: integer 
	Parameter din74_WIDTH bound to: 14 - type: integer 
	Parameter din75_WIDTH bound to: 14 - type: integer 
	Parameter din76_WIDTH bound to: 14 - type: integer 
	Parameter din77_WIDTH bound to: 14 - type: integer 
	Parameter din78_WIDTH bound to: 14 - type: integer 
	Parameter din79_WIDTH bound to: 14 - type: integer 
	Parameter din80_WIDTH bound to: 14 - type: integer 
	Parameter din81_WIDTH bound to: 14 - type: integer 
	Parameter din82_WIDTH bound to: 14 - type: integer 
	Parameter din83_WIDTH bound to: 14 - type: integer 
	Parameter din84_WIDTH bound to: 14 - type: integer 
	Parameter din85_WIDTH bound to: 14 - type: integer 
	Parameter din86_WIDTH bound to: 14 - type: integer 
	Parameter din87_WIDTH bound to: 14 - type: integer 
	Parameter din88_WIDTH bound to: 14 - type: integer 
	Parameter din89_WIDTH bound to: 14 - type: integer 
	Parameter din90_WIDTH bound to: 14 - type: integer 
	Parameter din91_WIDTH bound to: 14 - type: integer 
	Parameter din92_WIDTH bound to: 14 - type: integer 
	Parameter din93_WIDTH bound to: 14 - type: integer 
	Parameter din94_WIDTH bound to: 14 - type: integer 
	Parameter din95_WIDTH bound to: 14 - type: integer 
	Parameter din96_WIDTH bound to: 14 - type: integer 
	Parameter din97_WIDTH bound to: 14 - type: integer 
	Parameter din98_WIDTH bound to: 14 - type: integer 
	Parameter din99_WIDTH bound to: 14 - type: integer 
	Parameter din100_WIDTH bound to: 14 - type: integer 
	Parameter din101_WIDTH bound to: 14 - type: integer 
	Parameter din102_WIDTH bound to: 14 - type: integer 
	Parameter din103_WIDTH bound to: 14 - type: integer 
	Parameter din104_WIDTH bound to: 14 - type: integer 
	Parameter din105_WIDTH bound to: 14 - type: integer 
	Parameter din106_WIDTH bound to: 14 - type: integer 
	Parameter din107_WIDTH bound to: 14 - type: integer 
	Parameter din108_WIDTH bound to: 14 - type: integer 
	Parameter din109_WIDTH bound to: 14 - type: integer 
	Parameter din110_WIDTH bound to: 14 - type: integer 
	Parameter din111_WIDTH bound to: 14 - type: integer 
	Parameter din112_WIDTH bound to: 14 - type: integer 
	Parameter din113_WIDTH bound to: 14 - type: integer 
	Parameter din114_WIDTH bound to: 14 - type: integer 
	Parameter din115_WIDTH bound to: 14 - type: integer 
	Parameter din116_WIDTH bound to: 14 - type: integer 
	Parameter din117_WIDTH bound to: 14 - type: integer 
	Parameter din118_WIDTH bound to: 14 - type: integer 
	Parameter din119_WIDTH bound to: 14 - type: integer 
	Parameter din120_WIDTH bound to: 14 - type: integer 
	Parameter din121_WIDTH bound to: 14 - type: integer 
	Parameter din122_WIDTH bound to: 14 - type: integer 
	Parameter din123_WIDTH bound to: 14 - type: integer 
	Parameter din124_WIDTH bound to: 14 - type: integer 
	Parameter din125_WIDTH bound to: 14 - type: integer 
	Parameter din126_WIDTH bound to: 14 - type: integer 
	Parameter din127_WIDTH bound to: 14 - type: integer 
	Parameter din128_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-3491] module 'model_nexys_pruned_5_hls4ml_prj_5_mux_1287_14_1_1' declared at '/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/model_nexys_pruned_5_hls4ml_prj_5_mux_1287_14_1_1.vhd:10' bound to instance 'model_nexys_pruned_5_hls4ml_prj_5_mux_1287_14_1_1_U25' of component 'model_nexys_pruned_5_hls4ml_prj_5_mux_1287_14_1_1' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_s.vhd:3186]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 14 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter din2_WIDTH bound to: 14 - type: integer 
	Parameter din3_WIDTH bound to: 14 - type: integer 
	Parameter din4_WIDTH bound to: 14 - type: integer 
	Parameter din5_WIDTH bound to: 14 - type: integer 
	Parameter din6_WIDTH bound to: 14 - type: integer 
	Parameter din7_WIDTH bound to: 14 - type: integer 
	Parameter din8_WIDTH bound to: 14 - type: integer 
	Parameter din9_WIDTH bound to: 14 - type: integer 
	Parameter din10_WIDTH bound to: 14 - type: integer 
	Parameter din11_WIDTH bound to: 14 - type: integer 
	Parameter din12_WIDTH bound to: 14 - type: integer 
	Parameter din13_WIDTH bound to: 14 - type: integer 
	Parameter din14_WIDTH bound to: 14 - type: integer 
	Parameter din15_WIDTH bound to: 14 - type: integer 
	Parameter din16_WIDTH bound to: 14 - type: integer 
	Parameter din17_WIDTH bound to: 14 - type: integer 
	Parameter din18_WIDTH bound to: 14 - type: integer 
	Parameter din19_WIDTH bound to: 14 - type: integer 
	Parameter din20_WIDTH bound to: 14 - type: integer 
	Parameter din21_WIDTH bound to: 14 - type: integer 
	Parameter din22_WIDTH bound to: 14 - type: integer 
	Parameter din23_WIDTH bound to: 14 - type: integer 
	Parameter din24_WIDTH bound to: 14 - type: integer 
	Parameter din25_WIDTH bound to: 14 - type: integer 
	Parameter din26_WIDTH bound to: 14 - type: integer 
	Parameter din27_WIDTH bound to: 14 - type: integer 
	Parameter din28_WIDTH bound to: 14 - type: integer 
	Parameter din29_WIDTH bound to: 14 - type: integer 
	Parameter din30_WIDTH bound to: 14 - type: integer 
	Parameter din31_WIDTH bound to: 14 - type: integer 
	Parameter din32_WIDTH bound to: 14 - type: integer 
	Parameter din33_WIDTH bound to: 14 - type: integer 
	Parameter din34_WIDTH bound to: 14 - type: integer 
	Parameter din35_WIDTH bound to: 14 - type: integer 
	Parameter din36_WIDTH bound to: 14 - type: integer 
	Parameter din37_WIDTH bound to: 14 - type: integer 
	Parameter din38_WIDTH bound to: 14 - type: integer 
	Parameter din39_WIDTH bound to: 14 - type: integer 
	Parameter din40_WIDTH bound to: 14 - type: integer 
	Parameter din41_WIDTH bound to: 14 - type: integer 
	Parameter din42_WIDTH bound to: 14 - type: integer 
	Parameter din43_WIDTH bound to: 14 - type: integer 
	Parameter din44_WIDTH bound to: 14 - type: integer 
	Parameter din45_WIDTH bound to: 14 - type: integer 
	Parameter din46_WIDTH bound to: 14 - type: integer 
	Parameter din47_WIDTH bound to: 14 - type: integer 
	Parameter din48_WIDTH bound to: 14 - type: integer 
	Parameter din49_WIDTH bound to: 14 - type: integer 
	Parameter din50_WIDTH bound to: 14 - type: integer 
	Parameter din51_WIDTH bound to: 14 - type: integer 
	Parameter din52_WIDTH bound to: 14 - type: integer 
	Parameter din53_WIDTH bound to: 14 - type: integer 
	Parameter din54_WIDTH bound to: 14 - type: integer 
	Parameter din55_WIDTH bound to: 14 - type: integer 
	Parameter din56_WIDTH bound to: 14 - type: integer 
	Parameter din57_WIDTH bound to: 14 - type: integer 
	Parameter din58_WIDTH bound to: 14 - type: integer 
	Parameter din59_WIDTH bound to: 14 - type: integer 
	Parameter din60_WIDTH bound to: 14 - type: integer 
	Parameter din61_WIDTH bound to: 14 - type: integer 
	Parameter din62_WIDTH bound to: 14 - type: integer 
	Parameter din63_WIDTH bound to: 14 - type: integer 
	Parameter din64_WIDTH bound to: 14 - type: integer 
	Parameter din65_WIDTH bound to: 14 - type: integer 
	Parameter din66_WIDTH bound to: 14 - type: integer 
	Parameter din67_WIDTH bound to: 14 - type: integer 
	Parameter din68_WIDTH bound to: 14 - type: integer 
	Parameter din69_WIDTH bound to: 14 - type: integer 
	Parameter din70_WIDTH bound to: 14 - type: integer 
	Parameter din71_WIDTH bound to: 14 - type: integer 
	Parameter din72_WIDTH bound to: 14 - type: integer 
	Parameter din73_WIDTH bound to: 14 - type: integer 
	Parameter din74_WIDTH bound to: 14 - type: integer 
	Parameter din75_WIDTH bound to: 14 - type: integer 
	Parameter din76_WIDTH bound to: 14 - type: integer 
	Parameter din77_WIDTH bound to: 14 - type: integer 
	Parameter din78_WIDTH bound to: 14 - type: integer 
	Parameter din79_WIDTH bound to: 14 - type: integer 
	Parameter din80_WIDTH bound to: 14 - type: integer 
	Parameter din81_WIDTH bound to: 14 - type: integer 
	Parameter din82_WIDTH bound to: 14 - type: integer 
	Parameter din83_WIDTH bound to: 14 - type: integer 
	Parameter din84_WIDTH bound to: 14 - type: integer 
	Parameter din85_WIDTH bound to: 14 - type: integer 
	Parameter din86_WIDTH bound to: 14 - type: integer 
	Parameter din87_WIDTH bound to: 14 - type: integer 
	Parameter din88_WIDTH bound to: 14 - type: integer 
	Parameter din89_WIDTH bound to: 14 - type: integer 
	Parameter din90_WIDTH bound to: 14 - type: integer 
	Parameter din91_WIDTH bound to: 14 - type: integer 
	Parameter din92_WIDTH bound to: 14 - type: integer 
	Parameter din93_WIDTH bound to: 14 - type: integer 
	Parameter din94_WIDTH bound to: 14 - type: integer 
	Parameter din95_WIDTH bound to: 14 - type: integer 
	Parameter din96_WIDTH bound to: 14 - type: integer 
	Parameter din97_WIDTH bound to: 14 - type: integer 
	Parameter din98_WIDTH bound to: 14 - type: integer 
	Parameter din99_WIDTH bound to: 14 - type: integer 
	Parameter din100_WIDTH bound to: 14 - type: integer 
	Parameter din101_WIDTH bound to: 14 - type: integer 
	Parameter din102_WIDTH bound to: 14 - type: integer 
	Parameter din103_WIDTH bound to: 14 - type: integer 
	Parameter din104_WIDTH bound to: 14 - type: integer 
	Parameter din105_WIDTH bound to: 14 - type: integer 
	Parameter din106_WIDTH bound to: 14 - type: integer 
	Parameter din107_WIDTH bound to: 14 - type: integer 
	Parameter din108_WIDTH bound to: 14 - type: integer 
	Parameter din109_WIDTH bound to: 14 - type: integer 
	Parameter din110_WIDTH bound to: 14 - type: integer 
	Parameter din111_WIDTH bound to: 14 - type: integer 
	Parameter din112_WIDTH bound to: 14 - type: integer 
	Parameter din113_WIDTH bound to: 14 - type: integer 
	Parameter din114_WIDTH bound to: 14 - type: integer 
	Parameter din115_WIDTH bound to: 14 - type: integer 
	Parameter din116_WIDTH bound to: 14 - type: integer 
	Parameter din117_WIDTH bound to: 14 - type: integer 
	Parameter din118_WIDTH bound to: 14 - type: integer 
	Parameter din119_WIDTH bound to: 14 - type: integer 
	Parameter din120_WIDTH bound to: 14 - type: integer 
	Parameter din121_WIDTH bound to: 14 - type: integer 
	Parameter din122_WIDTH bound to: 14 - type: integer 
	Parameter din123_WIDTH bound to: 14 - type: integer 
	Parameter din124_WIDTH bound to: 14 - type: integer 
	Parameter din125_WIDTH bound to: 14 - type: integer 
	Parameter din126_WIDTH bound to: 14 - type: integer 
	Parameter din127_WIDTH bound to: 14 - type: integer 
	Parameter din128_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-3491] module 'model_nexys_pruned_5_hls4ml_prj_5_mux_1287_14_1_1' declared at '/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/model_nexys_pruned_5_hls4ml_prj_5_mux_1287_14_1_1.vhd:10' bound to instance 'model_nexys_pruned_5_hls4ml_prj_5_mux_1287_14_1_1_U26' of component 'model_nexys_pruned_5_hls4ml_prj_5_mux_1287_14_1_1' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_s.vhd:3452]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 14 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter din2_WIDTH bound to: 14 - type: integer 
	Parameter din3_WIDTH bound to: 14 - type: integer 
	Parameter din4_WIDTH bound to: 14 - type: integer 
	Parameter din5_WIDTH bound to: 14 - type: integer 
	Parameter din6_WIDTH bound to: 14 - type: integer 
	Parameter din7_WIDTH bound to: 14 - type: integer 
	Parameter din8_WIDTH bound to: 14 - type: integer 
	Parameter din9_WIDTH bound to: 14 - type: integer 
	Parameter din10_WIDTH bound to: 14 - type: integer 
	Parameter din11_WIDTH bound to: 14 - type: integer 
	Parameter din12_WIDTH bound to: 14 - type: integer 
	Parameter din13_WIDTH bound to: 14 - type: integer 
	Parameter din14_WIDTH bound to: 14 - type: integer 
	Parameter din15_WIDTH bound to: 14 - type: integer 
	Parameter din16_WIDTH bound to: 14 - type: integer 
	Parameter din17_WIDTH bound to: 14 - type: integer 
	Parameter din18_WIDTH bound to: 14 - type: integer 
	Parameter din19_WIDTH bound to: 14 - type: integer 
	Parameter din20_WIDTH bound to: 14 - type: integer 
	Parameter din21_WIDTH bound to: 14 - type: integer 
	Parameter din22_WIDTH bound to: 14 - type: integer 
	Parameter din23_WIDTH bound to: 14 - type: integer 
	Parameter din24_WIDTH bound to: 14 - type: integer 
	Parameter din25_WIDTH bound to: 14 - type: integer 
	Parameter din26_WIDTH bound to: 14 - type: integer 
	Parameter din27_WIDTH bound to: 14 - type: integer 
	Parameter din28_WIDTH bound to: 14 - type: integer 
	Parameter din29_WIDTH bound to: 14 - type: integer 
	Parameter din30_WIDTH bound to: 14 - type: integer 
	Parameter din31_WIDTH bound to: 14 - type: integer 
	Parameter din32_WIDTH bound to: 14 - type: integer 
	Parameter din33_WIDTH bound to: 14 - type: integer 
	Parameter din34_WIDTH bound to: 14 - type: integer 
	Parameter din35_WIDTH bound to: 14 - type: integer 
	Parameter din36_WIDTH bound to: 14 - type: integer 
	Parameter din37_WIDTH bound to: 14 - type: integer 
	Parameter din38_WIDTH bound to: 14 - type: integer 
	Parameter din39_WIDTH bound to: 14 - type: integer 
	Parameter din40_WIDTH bound to: 14 - type: integer 
	Parameter din41_WIDTH bound to: 14 - type: integer 
	Parameter din42_WIDTH bound to: 14 - type: integer 
	Parameter din43_WIDTH bound to: 14 - type: integer 
	Parameter din44_WIDTH bound to: 14 - type: integer 
	Parameter din45_WIDTH bound to: 14 - type: integer 
	Parameter din46_WIDTH bound to: 14 - type: integer 
	Parameter din47_WIDTH bound to: 14 - type: integer 
	Parameter din48_WIDTH bound to: 14 - type: integer 
	Parameter din49_WIDTH bound to: 14 - type: integer 
	Parameter din50_WIDTH bound to: 14 - type: integer 
	Parameter din51_WIDTH bound to: 14 - type: integer 
	Parameter din52_WIDTH bound to: 14 - type: integer 
	Parameter din53_WIDTH bound to: 14 - type: integer 
	Parameter din54_WIDTH bound to: 14 - type: integer 
	Parameter din55_WIDTH bound to: 14 - type: integer 
	Parameter din56_WIDTH bound to: 14 - type: integer 
	Parameter din57_WIDTH bound to: 14 - type: integer 
	Parameter din58_WIDTH bound to: 14 - type: integer 
	Parameter din59_WIDTH bound to: 14 - type: integer 
	Parameter din60_WIDTH bound to: 14 - type: integer 
	Parameter din61_WIDTH bound to: 14 - type: integer 
	Parameter din62_WIDTH bound to: 14 - type: integer 
	Parameter din63_WIDTH bound to: 14 - type: integer 
	Parameter din64_WIDTH bound to: 14 - type: integer 
	Parameter din65_WIDTH bound to: 14 - type: integer 
	Parameter din66_WIDTH bound to: 14 - type: integer 
	Parameter din67_WIDTH bound to: 14 - type: integer 
	Parameter din68_WIDTH bound to: 14 - type: integer 
	Parameter din69_WIDTH bound to: 14 - type: integer 
	Parameter din70_WIDTH bound to: 14 - type: integer 
	Parameter din71_WIDTH bound to: 14 - type: integer 
	Parameter din72_WIDTH bound to: 14 - type: integer 
	Parameter din73_WIDTH bound to: 14 - type: integer 
	Parameter din74_WIDTH bound to: 14 - type: integer 
	Parameter din75_WIDTH bound to: 14 - type: integer 
	Parameter din76_WIDTH bound to: 14 - type: integer 
	Parameter din77_WIDTH bound to: 14 - type: integer 
	Parameter din78_WIDTH bound to: 14 - type: integer 
	Parameter din79_WIDTH bound to: 14 - type: integer 
	Parameter din80_WIDTH bound to: 14 - type: integer 
	Parameter din81_WIDTH bound to: 14 - type: integer 
	Parameter din82_WIDTH bound to: 14 - type: integer 
	Parameter din83_WIDTH bound to: 14 - type: integer 
	Parameter din84_WIDTH bound to: 14 - type: integer 
	Parameter din85_WIDTH bound to: 14 - type: integer 
	Parameter din86_WIDTH bound to: 14 - type: integer 
	Parameter din87_WIDTH bound to: 14 - type: integer 
	Parameter din88_WIDTH bound to: 14 - type: integer 
	Parameter din89_WIDTH bound to: 14 - type: integer 
	Parameter din90_WIDTH bound to: 14 - type: integer 
	Parameter din91_WIDTH bound to: 14 - type: integer 
	Parameter din92_WIDTH bound to: 14 - type: integer 
	Parameter din93_WIDTH bound to: 14 - type: integer 
	Parameter din94_WIDTH bound to: 14 - type: integer 
	Parameter din95_WIDTH bound to: 14 - type: integer 
	Parameter din96_WIDTH bound to: 14 - type: integer 
	Parameter din97_WIDTH bound to: 14 - type: integer 
	Parameter din98_WIDTH bound to: 14 - type: integer 
	Parameter din99_WIDTH bound to: 14 - type: integer 
	Parameter din100_WIDTH bound to: 14 - type: integer 
	Parameter din101_WIDTH bound to: 14 - type: integer 
	Parameter din102_WIDTH bound to: 14 - type: integer 
	Parameter din103_WIDTH bound to: 14 - type: integer 
	Parameter din104_WIDTH bound to: 14 - type: integer 
	Parameter din105_WIDTH bound to: 14 - type: integer 
	Parameter din106_WIDTH bound to: 14 - type: integer 
	Parameter din107_WIDTH bound to: 14 - type: integer 
	Parameter din108_WIDTH bound to: 14 - type: integer 
	Parameter din109_WIDTH bound to: 14 - type: integer 
	Parameter din110_WIDTH bound to: 14 - type: integer 
	Parameter din111_WIDTH bound to: 14 - type: integer 
	Parameter din112_WIDTH bound to: 14 - type: integer 
	Parameter din113_WIDTH bound to: 14 - type: integer 
	Parameter din114_WIDTH bound to: 14 - type: integer 
	Parameter din115_WIDTH bound to: 14 - type: integer 
	Parameter din116_WIDTH bound to: 14 - type: integer 
	Parameter din117_WIDTH bound to: 14 - type: integer 
	Parameter din118_WIDTH bound to: 14 - type: integer 
	Parameter din119_WIDTH bound to: 14 - type: integer 
	Parameter din120_WIDTH bound to: 14 - type: integer 
	Parameter din121_WIDTH bound to: 14 - type: integer 
	Parameter din122_WIDTH bound to: 14 - type: integer 
	Parameter din123_WIDTH bound to: 14 - type: integer 
	Parameter din124_WIDTH bound to: 14 - type: integer 
	Parameter din125_WIDTH bound to: 14 - type: integer 
	Parameter din126_WIDTH bound to: 14 - type: integer 
	Parameter din127_WIDTH bound to: 14 - type: integer 
	Parameter din128_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-3491] module 'model_nexys_pruned_5_hls4ml_prj_5_mux_1287_14_1_1' declared at '/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/model_nexys_pruned_5_hls4ml_prj_5_mux_1287_14_1_1.vhd:10' bound to instance 'model_nexys_pruned_5_hls4ml_prj_5_mux_1287_14_1_1_U27' of component 'model_nexys_pruned_5_hls4ml_prj_5_mux_1287_14_1_1' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_s.vhd:3718]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 14 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter din2_WIDTH bound to: 14 - type: integer 
	Parameter din3_WIDTH bound to: 14 - type: integer 
	Parameter din4_WIDTH bound to: 14 - type: integer 
	Parameter din5_WIDTH bound to: 14 - type: integer 
	Parameter din6_WIDTH bound to: 14 - type: integer 
	Parameter din7_WIDTH bound to: 14 - type: integer 
	Parameter din8_WIDTH bound to: 14 - type: integer 
	Parameter din9_WIDTH bound to: 14 - type: integer 
	Parameter din10_WIDTH bound to: 14 - type: integer 
	Parameter din11_WIDTH bound to: 14 - type: integer 
	Parameter din12_WIDTH bound to: 14 - type: integer 
	Parameter din13_WIDTH bound to: 14 - type: integer 
	Parameter din14_WIDTH bound to: 14 - type: integer 
	Parameter din15_WIDTH bound to: 14 - type: integer 
	Parameter din16_WIDTH bound to: 14 - type: integer 
	Parameter din17_WIDTH bound to: 14 - type: integer 
	Parameter din18_WIDTH bound to: 14 - type: integer 
	Parameter din19_WIDTH bound to: 14 - type: integer 
	Parameter din20_WIDTH bound to: 14 - type: integer 
	Parameter din21_WIDTH bound to: 14 - type: integer 
	Parameter din22_WIDTH bound to: 14 - type: integer 
	Parameter din23_WIDTH bound to: 14 - type: integer 
	Parameter din24_WIDTH bound to: 14 - type: integer 
	Parameter din25_WIDTH bound to: 14 - type: integer 
	Parameter din26_WIDTH bound to: 14 - type: integer 
	Parameter din27_WIDTH bound to: 14 - type: integer 
	Parameter din28_WIDTH bound to: 14 - type: integer 
	Parameter din29_WIDTH bound to: 14 - type: integer 
	Parameter din30_WIDTH bound to: 14 - type: integer 
	Parameter din31_WIDTH bound to: 14 - type: integer 
	Parameter din32_WIDTH bound to: 14 - type: integer 
	Parameter din33_WIDTH bound to: 14 - type: integer 
	Parameter din34_WIDTH bound to: 14 - type: integer 
	Parameter din35_WIDTH bound to: 14 - type: integer 
	Parameter din36_WIDTH bound to: 14 - type: integer 
	Parameter din37_WIDTH bound to: 14 - type: integer 
	Parameter din38_WIDTH bound to: 14 - type: integer 
	Parameter din39_WIDTH bound to: 14 - type: integer 
	Parameter din40_WIDTH bound to: 14 - type: integer 
	Parameter din41_WIDTH bound to: 14 - type: integer 
	Parameter din42_WIDTH bound to: 14 - type: integer 
	Parameter din43_WIDTH bound to: 14 - type: integer 
	Parameter din44_WIDTH bound to: 14 - type: integer 
	Parameter din45_WIDTH bound to: 14 - type: integer 
	Parameter din46_WIDTH bound to: 14 - type: integer 
	Parameter din47_WIDTH bound to: 14 - type: integer 
	Parameter din48_WIDTH bound to: 14 - type: integer 
	Parameter din49_WIDTH bound to: 14 - type: integer 
	Parameter din50_WIDTH bound to: 14 - type: integer 
	Parameter din51_WIDTH bound to: 14 - type: integer 
	Parameter din52_WIDTH bound to: 14 - type: integer 
	Parameter din53_WIDTH bound to: 14 - type: integer 
	Parameter din54_WIDTH bound to: 14 - type: integer 
	Parameter din55_WIDTH bound to: 14 - type: integer 
	Parameter din56_WIDTH bound to: 14 - type: integer 
	Parameter din57_WIDTH bound to: 14 - type: integer 
	Parameter din58_WIDTH bound to: 14 - type: integer 
	Parameter din59_WIDTH bound to: 14 - type: integer 
	Parameter din60_WIDTH bound to: 14 - type: integer 
	Parameter din61_WIDTH bound to: 14 - type: integer 
	Parameter din62_WIDTH bound to: 14 - type: integer 
	Parameter din63_WIDTH bound to: 14 - type: integer 
	Parameter din64_WIDTH bound to: 14 - type: integer 
	Parameter din65_WIDTH bound to: 14 - type: integer 
	Parameter din66_WIDTH bound to: 14 - type: integer 
	Parameter din67_WIDTH bound to: 14 - type: integer 
	Parameter din68_WIDTH bound to: 14 - type: integer 
	Parameter din69_WIDTH bound to: 14 - type: integer 
	Parameter din70_WIDTH bound to: 14 - type: integer 
	Parameter din71_WIDTH bound to: 14 - type: integer 
	Parameter din72_WIDTH bound to: 14 - type: integer 
	Parameter din73_WIDTH bound to: 14 - type: integer 
	Parameter din74_WIDTH bound to: 14 - type: integer 
	Parameter din75_WIDTH bound to: 14 - type: integer 
	Parameter din76_WIDTH bound to: 14 - type: integer 
	Parameter din77_WIDTH bound to: 14 - type: integer 
	Parameter din78_WIDTH bound to: 14 - type: integer 
	Parameter din79_WIDTH bound to: 14 - type: integer 
	Parameter din80_WIDTH bound to: 14 - type: integer 
	Parameter din81_WIDTH bound to: 14 - type: integer 
	Parameter din82_WIDTH bound to: 14 - type: integer 
	Parameter din83_WIDTH bound to: 14 - type: integer 
	Parameter din84_WIDTH bound to: 14 - type: integer 
	Parameter din85_WIDTH bound to: 14 - type: integer 
	Parameter din86_WIDTH bound to: 14 - type: integer 
	Parameter din87_WIDTH bound to: 14 - type: integer 
	Parameter din88_WIDTH bound to: 14 - type: integer 
	Parameter din89_WIDTH bound to: 14 - type: integer 
	Parameter din90_WIDTH bound to: 14 - type: integer 
	Parameter din91_WIDTH bound to: 14 - type: integer 
	Parameter din92_WIDTH bound to: 14 - type: integer 
	Parameter din93_WIDTH bound to: 14 - type: integer 
	Parameter din94_WIDTH bound to: 14 - type: integer 
	Parameter din95_WIDTH bound to: 14 - type: integer 
	Parameter din96_WIDTH bound to: 14 - type: integer 
	Parameter din97_WIDTH bound to: 14 - type: integer 
	Parameter din98_WIDTH bound to: 14 - type: integer 
	Parameter din99_WIDTH bound to: 14 - type: integer 
	Parameter din100_WIDTH bound to: 14 - type: integer 
	Parameter din101_WIDTH bound to: 14 - type: integer 
	Parameter din102_WIDTH bound to: 14 - type: integer 
	Parameter din103_WIDTH bound to: 14 - type: integer 
	Parameter din104_WIDTH bound to: 14 - type: integer 
	Parameter din105_WIDTH bound to: 14 - type: integer 
	Parameter din106_WIDTH bound to: 14 - type: integer 
	Parameter din107_WIDTH bound to: 14 - type: integer 
	Parameter din108_WIDTH bound to: 14 - type: integer 
	Parameter din109_WIDTH bound to: 14 - type: integer 
	Parameter din110_WIDTH bound to: 14 - type: integer 
	Parameter din111_WIDTH bound to: 14 - type: integer 
	Parameter din112_WIDTH bound to: 14 - type: integer 
	Parameter din113_WIDTH bound to: 14 - type: integer 
	Parameter din114_WIDTH bound to: 14 - type: integer 
	Parameter din115_WIDTH bound to: 14 - type: integer 
	Parameter din116_WIDTH bound to: 14 - type: integer 
	Parameter din117_WIDTH bound to: 14 - type: integer 
	Parameter din118_WIDTH bound to: 14 - type: integer 
	Parameter din119_WIDTH bound to: 14 - type: integer 
	Parameter din120_WIDTH bound to: 14 - type: integer 
	Parameter din121_WIDTH bound to: 14 - type: integer 
	Parameter din122_WIDTH bound to: 14 - type: integer 
	Parameter din123_WIDTH bound to: 14 - type: integer 
	Parameter din124_WIDTH bound to: 14 - type: integer 
	Parameter din125_WIDTH bound to: 14 - type: integer 
	Parameter din126_WIDTH bound to: 14 - type: integer 
	Parameter din127_WIDTH bound to: 14 - type: integer 
	Parameter din128_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-3491] module 'model_nexys_pruned_5_hls4ml_prj_5_mux_1287_14_1_1' declared at '/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/model_nexys_pruned_5_hls4ml_prj_5_mux_1287_14_1_1.vhd:10' bound to instance 'model_nexys_pruned_5_hls4ml_prj_5_mux_1287_14_1_1_U28' of component 'model_nexys_pruned_5_hls4ml_prj_5_mux_1287_14_1_1' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_s.vhd:3984]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 14 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter din2_WIDTH bound to: 14 - type: integer 
	Parameter din3_WIDTH bound to: 14 - type: integer 
	Parameter din4_WIDTH bound to: 14 - type: integer 
	Parameter din5_WIDTH bound to: 14 - type: integer 
	Parameter din6_WIDTH bound to: 14 - type: integer 
	Parameter din7_WIDTH bound to: 14 - type: integer 
	Parameter din8_WIDTH bound to: 14 - type: integer 
	Parameter din9_WIDTH bound to: 14 - type: integer 
	Parameter din10_WIDTH bound to: 14 - type: integer 
	Parameter din11_WIDTH bound to: 14 - type: integer 
	Parameter din12_WIDTH bound to: 14 - type: integer 
	Parameter din13_WIDTH bound to: 14 - type: integer 
	Parameter din14_WIDTH bound to: 14 - type: integer 
	Parameter din15_WIDTH bound to: 14 - type: integer 
	Parameter din16_WIDTH bound to: 14 - type: integer 
	Parameter din17_WIDTH bound to: 14 - type: integer 
	Parameter din18_WIDTH bound to: 14 - type: integer 
	Parameter din19_WIDTH bound to: 14 - type: integer 
	Parameter din20_WIDTH bound to: 14 - type: integer 
	Parameter din21_WIDTH bound to: 14 - type: integer 
	Parameter din22_WIDTH bound to: 14 - type: integer 
	Parameter din23_WIDTH bound to: 14 - type: integer 
	Parameter din24_WIDTH bound to: 14 - type: integer 
	Parameter din25_WIDTH bound to: 14 - type: integer 
	Parameter din26_WIDTH bound to: 14 - type: integer 
	Parameter din27_WIDTH bound to: 14 - type: integer 
	Parameter din28_WIDTH bound to: 14 - type: integer 
	Parameter din29_WIDTH bound to: 14 - type: integer 
	Parameter din30_WIDTH bound to: 14 - type: integer 
	Parameter din31_WIDTH bound to: 14 - type: integer 
	Parameter din32_WIDTH bound to: 14 - type: integer 
	Parameter din33_WIDTH bound to: 14 - type: integer 
	Parameter din34_WIDTH bound to: 14 - type: integer 
	Parameter din35_WIDTH bound to: 14 - type: integer 
	Parameter din36_WIDTH bound to: 14 - type: integer 
	Parameter din37_WIDTH bound to: 14 - type: integer 
	Parameter din38_WIDTH bound to: 14 - type: integer 
	Parameter din39_WIDTH bound to: 14 - type: integer 
	Parameter din40_WIDTH bound to: 14 - type: integer 
	Parameter din41_WIDTH bound to: 14 - type: integer 
	Parameter din42_WIDTH bound to: 14 - type: integer 
	Parameter din43_WIDTH bound to: 14 - type: integer 
	Parameter din44_WIDTH bound to: 14 - type: integer 
	Parameter din45_WIDTH bound to: 14 - type: integer 
	Parameter din46_WIDTH bound to: 14 - type: integer 
	Parameter din47_WIDTH bound to: 14 - type: integer 
	Parameter din48_WIDTH bound to: 14 - type: integer 
	Parameter din49_WIDTH bound to: 14 - type: integer 
	Parameter din50_WIDTH bound to: 14 - type: integer 
	Parameter din51_WIDTH bound to: 14 - type: integer 
	Parameter din52_WIDTH bound to: 14 - type: integer 
	Parameter din53_WIDTH bound to: 14 - type: integer 
	Parameter din54_WIDTH bound to: 14 - type: integer 
	Parameter din55_WIDTH bound to: 14 - type: integer 
	Parameter din56_WIDTH bound to: 14 - type: integer 
	Parameter din57_WIDTH bound to: 14 - type: integer 
	Parameter din58_WIDTH bound to: 14 - type: integer 
	Parameter din59_WIDTH bound to: 14 - type: integer 
	Parameter din60_WIDTH bound to: 14 - type: integer 
	Parameter din61_WIDTH bound to: 14 - type: integer 
	Parameter din62_WIDTH bound to: 14 - type: integer 
	Parameter din63_WIDTH bound to: 14 - type: integer 
	Parameter din64_WIDTH bound to: 14 - type: integer 
	Parameter din65_WIDTH bound to: 14 - type: integer 
	Parameter din66_WIDTH bound to: 14 - type: integer 
	Parameter din67_WIDTH bound to: 14 - type: integer 
	Parameter din68_WIDTH bound to: 14 - type: integer 
	Parameter din69_WIDTH bound to: 14 - type: integer 
	Parameter din70_WIDTH bound to: 14 - type: integer 
	Parameter din71_WIDTH bound to: 14 - type: integer 
	Parameter din72_WIDTH bound to: 14 - type: integer 
	Parameter din73_WIDTH bound to: 14 - type: integer 
	Parameter din74_WIDTH bound to: 14 - type: integer 
	Parameter din75_WIDTH bound to: 14 - type: integer 
	Parameter din76_WIDTH bound to: 14 - type: integer 
	Parameter din77_WIDTH bound to: 14 - type: integer 
	Parameter din78_WIDTH bound to: 14 - type: integer 
	Parameter din79_WIDTH bound to: 14 - type: integer 
	Parameter din80_WIDTH bound to: 14 - type: integer 
	Parameter din81_WIDTH bound to: 14 - type: integer 
	Parameter din82_WIDTH bound to: 14 - type: integer 
	Parameter din83_WIDTH bound to: 14 - type: integer 
	Parameter din84_WIDTH bound to: 14 - type: integer 
	Parameter din85_WIDTH bound to: 14 - type: integer 
	Parameter din86_WIDTH bound to: 14 - type: integer 
	Parameter din87_WIDTH bound to: 14 - type: integer 
	Parameter din88_WIDTH bound to: 14 - type: integer 
	Parameter din89_WIDTH bound to: 14 - type: integer 
	Parameter din90_WIDTH bound to: 14 - type: integer 
	Parameter din91_WIDTH bound to: 14 - type: integer 
	Parameter din92_WIDTH bound to: 14 - type: integer 
	Parameter din93_WIDTH bound to: 14 - type: integer 
	Parameter din94_WIDTH bound to: 14 - type: integer 
	Parameter din95_WIDTH bound to: 14 - type: integer 
	Parameter din96_WIDTH bound to: 14 - type: integer 
	Parameter din97_WIDTH bound to: 14 - type: integer 
	Parameter din98_WIDTH bound to: 14 - type: integer 
	Parameter din99_WIDTH bound to: 14 - type: integer 
	Parameter din100_WIDTH bound to: 14 - type: integer 
	Parameter din101_WIDTH bound to: 14 - type: integer 
	Parameter din102_WIDTH bound to: 14 - type: integer 
	Parameter din103_WIDTH bound to: 14 - type: integer 
	Parameter din104_WIDTH bound to: 14 - type: integer 
	Parameter din105_WIDTH bound to: 14 - type: integer 
	Parameter din106_WIDTH bound to: 14 - type: integer 
	Parameter din107_WIDTH bound to: 14 - type: integer 
	Parameter din108_WIDTH bound to: 14 - type: integer 
	Parameter din109_WIDTH bound to: 14 - type: integer 
	Parameter din110_WIDTH bound to: 14 - type: integer 
	Parameter din111_WIDTH bound to: 14 - type: integer 
	Parameter din112_WIDTH bound to: 14 - type: integer 
	Parameter din113_WIDTH bound to: 14 - type: integer 
	Parameter din114_WIDTH bound to: 14 - type: integer 
	Parameter din115_WIDTH bound to: 14 - type: integer 
	Parameter din116_WIDTH bound to: 14 - type: integer 
	Parameter din117_WIDTH bound to: 14 - type: integer 
	Parameter din118_WIDTH bound to: 14 - type: integer 
	Parameter din119_WIDTH bound to: 14 - type: integer 
	Parameter din120_WIDTH bound to: 14 - type: integer 
	Parameter din121_WIDTH bound to: 14 - type: integer 
	Parameter din122_WIDTH bound to: 14 - type: integer 
	Parameter din123_WIDTH bound to: 14 - type: integer 
	Parameter din124_WIDTH bound to: 14 - type: integer 
	Parameter din125_WIDTH bound to: 14 - type: integer 
	Parameter din126_WIDTH bound to: 14 - type: integer 
	Parameter din127_WIDTH bound to: 14 - type: integer 
	Parameter din128_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-3491] module 'model_nexys_pruned_5_hls4ml_prj_5_mux_1287_14_1_1' declared at '/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/model_nexys_pruned_5_hls4ml_prj_5_mux_1287_14_1_1.vhd:10' bound to instance 'model_nexys_pruned_5_hls4ml_prj_5_mux_1287_14_1_1_U29' of component 'model_nexys_pruned_5_hls4ml_prj_5_mux_1287_14_1_1' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_s.vhd:4250]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 14 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter din2_WIDTH bound to: 14 - type: integer 
	Parameter din3_WIDTH bound to: 14 - type: integer 
	Parameter din4_WIDTH bound to: 14 - type: integer 
	Parameter din5_WIDTH bound to: 14 - type: integer 
	Parameter din6_WIDTH bound to: 14 - type: integer 
	Parameter din7_WIDTH bound to: 14 - type: integer 
	Parameter din8_WIDTH bound to: 14 - type: integer 
	Parameter din9_WIDTH bound to: 14 - type: integer 
	Parameter din10_WIDTH bound to: 14 - type: integer 
	Parameter din11_WIDTH bound to: 14 - type: integer 
	Parameter din12_WIDTH bound to: 14 - type: integer 
	Parameter din13_WIDTH bound to: 14 - type: integer 
	Parameter din14_WIDTH bound to: 14 - type: integer 
	Parameter din15_WIDTH bound to: 14 - type: integer 
	Parameter din16_WIDTH bound to: 14 - type: integer 
	Parameter din17_WIDTH bound to: 14 - type: integer 
	Parameter din18_WIDTH bound to: 14 - type: integer 
	Parameter din19_WIDTH bound to: 14 - type: integer 
	Parameter din20_WIDTH bound to: 14 - type: integer 
	Parameter din21_WIDTH bound to: 14 - type: integer 
	Parameter din22_WIDTH bound to: 14 - type: integer 
	Parameter din23_WIDTH bound to: 14 - type: integer 
	Parameter din24_WIDTH bound to: 14 - type: integer 
	Parameter din25_WIDTH bound to: 14 - type: integer 
	Parameter din26_WIDTH bound to: 14 - type: integer 
	Parameter din27_WIDTH bound to: 14 - type: integer 
	Parameter din28_WIDTH bound to: 14 - type: integer 
	Parameter din29_WIDTH bound to: 14 - type: integer 
	Parameter din30_WIDTH bound to: 14 - type: integer 
	Parameter din31_WIDTH bound to: 14 - type: integer 
	Parameter din32_WIDTH bound to: 14 - type: integer 
	Parameter din33_WIDTH bound to: 14 - type: integer 
	Parameter din34_WIDTH bound to: 14 - type: integer 
	Parameter din35_WIDTH bound to: 14 - type: integer 
	Parameter din36_WIDTH bound to: 14 - type: integer 
	Parameter din37_WIDTH bound to: 14 - type: integer 
	Parameter din38_WIDTH bound to: 14 - type: integer 
	Parameter din39_WIDTH bound to: 14 - type: integer 
	Parameter din40_WIDTH bound to: 14 - type: integer 
	Parameter din41_WIDTH bound to: 14 - type: integer 
	Parameter din42_WIDTH bound to: 14 - type: integer 
	Parameter din43_WIDTH bound to: 14 - type: integer 
	Parameter din44_WIDTH bound to: 14 - type: integer 
	Parameter din45_WIDTH bound to: 14 - type: integer 
	Parameter din46_WIDTH bound to: 14 - type: integer 
	Parameter din47_WIDTH bound to: 14 - type: integer 
	Parameter din48_WIDTH bound to: 14 - type: integer 
	Parameter din49_WIDTH bound to: 14 - type: integer 
	Parameter din50_WIDTH bound to: 14 - type: integer 
	Parameter din51_WIDTH bound to: 14 - type: integer 
	Parameter din52_WIDTH bound to: 14 - type: integer 
	Parameter din53_WIDTH bound to: 14 - type: integer 
	Parameter din54_WIDTH bound to: 14 - type: integer 
	Parameter din55_WIDTH bound to: 14 - type: integer 
	Parameter din56_WIDTH bound to: 14 - type: integer 
	Parameter din57_WIDTH bound to: 14 - type: integer 
	Parameter din58_WIDTH bound to: 14 - type: integer 
	Parameter din59_WIDTH bound to: 14 - type: integer 
	Parameter din60_WIDTH bound to: 14 - type: integer 
	Parameter din61_WIDTH bound to: 14 - type: integer 
	Parameter din62_WIDTH bound to: 14 - type: integer 
	Parameter din63_WIDTH bound to: 14 - type: integer 
	Parameter din64_WIDTH bound to: 14 - type: integer 
	Parameter din65_WIDTH bound to: 14 - type: integer 
	Parameter din66_WIDTH bound to: 14 - type: integer 
	Parameter din67_WIDTH bound to: 14 - type: integer 
	Parameter din68_WIDTH bound to: 14 - type: integer 
	Parameter din69_WIDTH bound to: 14 - type: integer 
	Parameter din70_WIDTH bound to: 14 - type: integer 
	Parameter din71_WIDTH bound to: 14 - type: integer 
	Parameter din72_WIDTH bound to: 14 - type: integer 
	Parameter din73_WIDTH bound to: 14 - type: integer 
	Parameter din74_WIDTH bound to: 14 - type: integer 
	Parameter din75_WIDTH bound to: 14 - type: integer 
	Parameter din76_WIDTH bound to: 14 - type: integer 
	Parameter din77_WIDTH bound to: 14 - type: integer 
	Parameter din78_WIDTH bound to: 14 - type: integer 
	Parameter din79_WIDTH bound to: 14 - type: integer 
	Parameter din80_WIDTH bound to: 14 - type: integer 
	Parameter din81_WIDTH bound to: 14 - type: integer 
	Parameter din82_WIDTH bound to: 14 - type: integer 
	Parameter din83_WIDTH bound to: 14 - type: integer 
	Parameter din84_WIDTH bound to: 14 - type: integer 
	Parameter din85_WIDTH bound to: 14 - type: integer 
	Parameter din86_WIDTH bound to: 14 - type: integer 
	Parameter din87_WIDTH bound to: 14 - type: integer 
	Parameter din88_WIDTH bound to: 14 - type: integer 
	Parameter din89_WIDTH bound to: 14 - type: integer 
	Parameter din90_WIDTH bound to: 14 - type: integer 
	Parameter din91_WIDTH bound to: 14 - type: integer 
	Parameter din92_WIDTH bound to: 14 - type: integer 
	Parameter din93_WIDTH bound to: 14 - type: integer 
	Parameter din94_WIDTH bound to: 14 - type: integer 
	Parameter din95_WIDTH bound to: 14 - type: integer 
	Parameter din96_WIDTH bound to: 14 - type: integer 
	Parameter din97_WIDTH bound to: 14 - type: integer 
	Parameter din98_WIDTH bound to: 14 - type: integer 
	Parameter din99_WIDTH bound to: 14 - type: integer 
	Parameter din100_WIDTH bound to: 14 - type: integer 
	Parameter din101_WIDTH bound to: 14 - type: integer 
	Parameter din102_WIDTH bound to: 14 - type: integer 
	Parameter din103_WIDTH bound to: 14 - type: integer 
	Parameter din104_WIDTH bound to: 14 - type: integer 
	Parameter din105_WIDTH bound to: 14 - type: integer 
	Parameter din106_WIDTH bound to: 14 - type: integer 
	Parameter din107_WIDTH bound to: 14 - type: integer 
	Parameter din108_WIDTH bound to: 14 - type: integer 
	Parameter din109_WIDTH bound to: 14 - type: integer 
	Parameter din110_WIDTH bound to: 14 - type: integer 
	Parameter din111_WIDTH bound to: 14 - type: integer 
	Parameter din112_WIDTH bound to: 14 - type: integer 
	Parameter din113_WIDTH bound to: 14 - type: integer 
	Parameter din114_WIDTH bound to: 14 - type: integer 
	Parameter din115_WIDTH bound to: 14 - type: integer 
	Parameter din116_WIDTH bound to: 14 - type: integer 
	Parameter din117_WIDTH bound to: 14 - type: integer 
	Parameter din118_WIDTH bound to: 14 - type: integer 
	Parameter din119_WIDTH bound to: 14 - type: integer 
	Parameter din120_WIDTH bound to: 14 - type: integer 
	Parameter din121_WIDTH bound to: 14 - type: integer 
	Parameter din122_WIDTH bound to: 14 - type: integer 
	Parameter din123_WIDTH bound to: 14 - type: integer 
	Parameter din124_WIDTH bound to: 14 - type: integer 
	Parameter din125_WIDTH bound to: 14 - type: integer 
	Parameter din126_WIDTH bound to: 14 - type: integer 
	Parameter din127_WIDTH bound to: 14 - type: integer 
	Parameter din128_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-3491] module 'model_nexys_pruned_5_hls4ml_prj_5_mux_1287_14_1_1' declared at '/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/model_nexys_pruned_5_hls4ml_prj_5_mux_1287_14_1_1.vhd:10' bound to instance 'model_nexys_pruned_5_hls4ml_prj_5_mux_1287_14_1_1_U30' of component 'model_nexys_pruned_5_hls4ml_prj_5_mux_1287_14_1_1' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_s.vhd:4516]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 14 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter din2_WIDTH bound to: 14 - type: integer 
	Parameter din3_WIDTH bound to: 14 - type: integer 
	Parameter din4_WIDTH bound to: 14 - type: integer 
	Parameter din5_WIDTH bound to: 14 - type: integer 
	Parameter din6_WIDTH bound to: 14 - type: integer 
	Parameter din7_WIDTH bound to: 14 - type: integer 
	Parameter din8_WIDTH bound to: 14 - type: integer 
	Parameter din9_WIDTH bound to: 14 - type: integer 
	Parameter din10_WIDTH bound to: 14 - type: integer 
	Parameter din11_WIDTH bound to: 14 - type: integer 
	Parameter din12_WIDTH bound to: 14 - type: integer 
	Parameter din13_WIDTH bound to: 14 - type: integer 
	Parameter din14_WIDTH bound to: 14 - type: integer 
	Parameter din15_WIDTH bound to: 14 - type: integer 
	Parameter din16_WIDTH bound to: 14 - type: integer 
	Parameter din17_WIDTH bound to: 14 - type: integer 
	Parameter din18_WIDTH bound to: 14 - type: integer 
	Parameter din19_WIDTH bound to: 14 - type: integer 
	Parameter din20_WIDTH bound to: 14 - type: integer 
	Parameter din21_WIDTH bound to: 14 - type: integer 
	Parameter din22_WIDTH bound to: 14 - type: integer 
	Parameter din23_WIDTH bound to: 14 - type: integer 
	Parameter din24_WIDTH bound to: 14 - type: integer 
	Parameter din25_WIDTH bound to: 14 - type: integer 
	Parameter din26_WIDTH bound to: 14 - type: integer 
	Parameter din27_WIDTH bound to: 14 - type: integer 
	Parameter din28_WIDTH bound to: 14 - type: integer 
	Parameter din29_WIDTH bound to: 14 - type: integer 
	Parameter din30_WIDTH bound to: 14 - type: integer 
	Parameter din31_WIDTH bound to: 14 - type: integer 
	Parameter din32_WIDTH bound to: 14 - type: integer 
	Parameter din33_WIDTH bound to: 14 - type: integer 
	Parameter din34_WIDTH bound to: 14 - type: integer 
	Parameter din35_WIDTH bound to: 14 - type: integer 
	Parameter din36_WIDTH bound to: 14 - type: integer 
	Parameter din37_WIDTH bound to: 14 - type: integer 
	Parameter din38_WIDTH bound to: 14 - type: integer 
	Parameter din39_WIDTH bound to: 14 - type: integer 
	Parameter din40_WIDTH bound to: 14 - type: integer 
	Parameter din41_WIDTH bound to: 14 - type: integer 
	Parameter din42_WIDTH bound to: 14 - type: integer 
	Parameter din43_WIDTH bound to: 14 - type: integer 
	Parameter din44_WIDTH bound to: 14 - type: integer 
	Parameter din45_WIDTH bound to: 14 - type: integer 
	Parameter din46_WIDTH bound to: 14 - type: integer 
	Parameter din47_WIDTH bound to: 14 - type: integer 
	Parameter din48_WIDTH bound to: 14 - type: integer 
	Parameter din49_WIDTH bound to: 14 - type: integer 
	Parameter din50_WIDTH bound to: 14 - type: integer 
	Parameter din51_WIDTH bound to: 14 - type: integer 
	Parameter din52_WIDTH bound to: 14 - type: integer 
	Parameter din53_WIDTH bound to: 14 - type: integer 
	Parameter din54_WIDTH bound to: 14 - type: integer 
	Parameter din55_WIDTH bound to: 14 - type: integer 
	Parameter din56_WIDTH bound to: 14 - type: integer 
	Parameter din57_WIDTH bound to: 14 - type: integer 
	Parameter din58_WIDTH bound to: 14 - type: integer 
	Parameter din59_WIDTH bound to: 14 - type: integer 
	Parameter din60_WIDTH bound to: 14 - type: integer 
	Parameter din61_WIDTH bound to: 14 - type: integer 
	Parameter din62_WIDTH bound to: 14 - type: integer 
	Parameter din63_WIDTH bound to: 14 - type: integer 
	Parameter din64_WIDTH bound to: 14 - type: integer 
	Parameter din65_WIDTH bound to: 14 - type: integer 
	Parameter din66_WIDTH bound to: 14 - type: integer 
	Parameter din67_WIDTH bound to: 14 - type: integer 
	Parameter din68_WIDTH bound to: 14 - type: integer 
	Parameter din69_WIDTH bound to: 14 - type: integer 
	Parameter din70_WIDTH bound to: 14 - type: integer 
	Parameter din71_WIDTH bound to: 14 - type: integer 
	Parameter din72_WIDTH bound to: 14 - type: integer 
	Parameter din73_WIDTH bound to: 14 - type: integer 
	Parameter din74_WIDTH bound to: 14 - type: integer 
	Parameter din75_WIDTH bound to: 14 - type: integer 
	Parameter din76_WIDTH bound to: 14 - type: integer 
	Parameter din77_WIDTH bound to: 14 - type: integer 
	Parameter din78_WIDTH bound to: 14 - type: integer 
	Parameter din79_WIDTH bound to: 14 - type: integer 
	Parameter din80_WIDTH bound to: 14 - type: integer 
	Parameter din81_WIDTH bound to: 14 - type: integer 
	Parameter din82_WIDTH bound to: 14 - type: integer 
	Parameter din83_WIDTH bound to: 14 - type: integer 
	Parameter din84_WIDTH bound to: 14 - type: integer 
	Parameter din85_WIDTH bound to: 14 - type: integer 
	Parameter din86_WIDTH bound to: 14 - type: integer 
	Parameter din87_WIDTH bound to: 14 - type: integer 
	Parameter din88_WIDTH bound to: 14 - type: integer 
	Parameter din89_WIDTH bound to: 14 - type: integer 
	Parameter din90_WIDTH bound to: 14 - type: integer 
	Parameter din91_WIDTH bound to: 14 - type: integer 
	Parameter din92_WIDTH bound to: 14 - type: integer 
	Parameter din93_WIDTH bound to: 14 - type: integer 
	Parameter din94_WIDTH bound to: 14 - type: integer 
	Parameter din95_WIDTH bound to: 14 - type: integer 
	Parameter din96_WIDTH bound to: 14 - type: integer 
	Parameter din97_WIDTH bound to: 14 - type: integer 
	Parameter din98_WIDTH bound to: 14 - type: integer 
	Parameter din99_WIDTH bound to: 14 - type: integer 
	Parameter din100_WIDTH bound to: 14 - type: integer 
	Parameter din101_WIDTH bound to: 14 - type: integer 
	Parameter din102_WIDTH bound to: 14 - type: integer 
	Parameter din103_WIDTH bound to: 14 - type: integer 
	Parameter din104_WIDTH bound to: 14 - type: integer 
	Parameter din105_WIDTH bound to: 14 - type: integer 
	Parameter din106_WIDTH bound to: 14 - type: integer 
	Parameter din107_WIDTH bound to: 14 - type: integer 
	Parameter din108_WIDTH bound to: 14 - type: integer 
	Parameter din109_WIDTH bound to: 14 - type: integer 
	Parameter din110_WIDTH bound to: 14 - type: integer 
	Parameter din111_WIDTH bound to: 14 - type: integer 
	Parameter din112_WIDTH bound to: 14 - type: integer 
	Parameter din113_WIDTH bound to: 14 - type: integer 
	Parameter din114_WIDTH bound to: 14 - type: integer 
	Parameter din115_WIDTH bound to: 14 - type: integer 
	Parameter din116_WIDTH bound to: 14 - type: integer 
	Parameter din117_WIDTH bound to: 14 - type: integer 
	Parameter din118_WIDTH bound to: 14 - type: integer 
	Parameter din119_WIDTH bound to: 14 - type: integer 
	Parameter din120_WIDTH bound to: 14 - type: integer 
	Parameter din121_WIDTH bound to: 14 - type: integer 
	Parameter din122_WIDTH bound to: 14 - type: integer 
	Parameter din123_WIDTH bound to: 14 - type: integer 
	Parameter din124_WIDTH bound to: 14 - type: integer 
	Parameter din125_WIDTH bound to: 14 - type: integer 
	Parameter din126_WIDTH bound to: 14 - type: integer 
	Parameter din127_WIDTH bound to: 14 - type: integer 
	Parameter din128_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-3491] module 'model_nexys_pruned_5_hls4ml_prj_5_mux_1287_14_1_1' declared at '/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/model_nexys_pruned_5_hls4ml_prj_5_mux_1287_14_1_1.vhd:10' bound to instance 'model_nexys_pruned_5_hls4ml_prj_5_mux_1287_14_1_1_U31' of component 'model_nexys_pruned_5_hls4ml_prj_5_mux_1287_14_1_1' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_s.vhd:4782]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 14 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter din2_WIDTH bound to: 14 - type: integer 
	Parameter din3_WIDTH bound to: 14 - type: integer 
	Parameter din4_WIDTH bound to: 14 - type: integer 
	Parameter din5_WIDTH bound to: 14 - type: integer 
	Parameter din6_WIDTH bound to: 14 - type: integer 
	Parameter din7_WIDTH bound to: 14 - type: integer 
	Parameter din8_WIDTH bound to: 14 - type: integer 
	Parameter din9_WIDTH bound to: 14 - type: integer 
	Parameter din10_WIDTH bound to: 14 - type: integer 
	Parameter din11_WIDTH bound to: 14 - type: integer 
	Parameter din12_WIDTH bound to: 14 - type: integer 
	Parameter din13_WIDTH bound to: 14 - type: integer 
	Parameter din14_WIDTH bound to: 14 - type: integer 
	Parameter din15_WIDTH bound to: 14 - type: integer 
	Parameter din16_WIDTH bound to: 14 - type: integer 
	Parameter din17_WIDTH bound to: 14 - type: integer 
	Parameter din18_WIDTH bound to: 14 - type: integer 
	Parameter din19_WIDTH bound to: 14 - type: integer 
	Parameter din20_WIDTH bound to: 14 - type: integer 
	Parameter din21_WIDTH bound to: 14 - type: integer 
	Parameter din22_WIDTH bound to: 14 - type: integer 
	Parameter din23_WIDTH bound to: 14 - type: integer 
	Parameter din24_WIDTH bound to: 14 - type: integer 
	Parameter din25_WIDTH bound to: 14 - type: integer 
	Parameter din26_WIDTH bound to: 14 - type: integer 
	Parameter din27_WIDTH bound to: 14 - type: integer 
	Parameter din28_WIDTH bound to: 14 - type: integer 
	Parameter din29_WIDTH bound to: 14 - type: integer 
	Parameter din30_WIDTH bound to: 14 - type: integer 
	Parameter din31_WIDTH bound to: 14 - type: integer 
	Parameter din32_WIDTH bound to: 14 - type: integer 
	Parameter din33_WIDTH bound to: 14 - type: integer 
	Parameter din34_WIDTH bound to: 14 - type: integer 
	Parameter din35_WIDTH bound to: 14 - type: integer 
	Parameter din36_WIDTH bound to: 14 - type: integer 
	Parameter din37_WIDTH bound to: 14 - type: integer 
	Parameter din38_WIDTH bound to: 14 - type: integer 
	Parameter din39_WIDTH bound to: 14 - type: integer 
	Parameter din40_WIDTH bound to: 14 - type: integer 
	Parameter din41_WIDTH bound to: 14 - type: integer 
	Parameter din42_WIDTH bound to: 14 - type: integer 
	Parameter din43_WIDTH bound to: 14 - type: integer 
	Parameter din44_WIDTH bound to: 14 - type: integer 
	Parameter din45_WIDTH bound to: 14 - type: integer 
	Parameter din46_WIDTH bound to: 14 - type: integer 
	Parameter din47_WIDTH bound to: 14 - type: integer 
	Parameter din48_WIDTH bound to: 14 - type: integer 
	Parameter din49_WIDTH bound to: 14 - type: integer 
	Parameter din50_WIDTH bound to: 14 - type: integer 
	Parameter din51_WIDTH bound to: 14 - type: integer 
	Parameter din52_WIDTH bound to: 14 - type: integer 
	Parameter din53_WIDTH bound to: 14 - type: integer 
	Parameter din54_WIDTH bound to: 14 - type: integer 
	Parameter din55_WIDTH bound to: 14 - type: integer 
	Parameter din56_WIDTH bound to: 14 - type: integer 
	Parameter din57_WIDTH bound to: 14 - type: integer 
	Parameter din58_WIDTH bound to: 14 - type: integer 
	Parameter din59_WIDTH bound to: 14 - type: integer 
	Parameter din60_WIDTH bound to: 14 - type: integer 
	Parameter din61_WIDTH bound to: 14 - type: integer 
	Parameter din62_WIDTH bound to: 14 - type: integer 
	Parameter din63_WIDTH bound to: 14 - type: integer 
	Parameter din64_WIDTH bound to: 14 - type: integer 
	Parameter din65_WIDTH bound to: 14 - type: integer 
	Parameter din66_WIDTH bound to: 14 - type: integer 
	Parameter din67_WIDTH bound to: 14 - type: integer 
	Parameter din68_WIDTH bound to: 14 - type: integer 
	Parameter din69_WIDTH bound to: 14 - type: integer 
	Parameter din70_WIDTH bound to: 14 - type: integer 
	Parameter din71_WIDTH bound to: 14 - type: integer 
	Parameter din72_WIDTH bound to: 14 - type: integer 
	Parameter din73_WIDTH bound to: 14 - type: integer 
	Parameter din74_WIDTH bound to: 14 - type: integer 
	Parameter din75_WIDTH bound to: 14 - type: integer 
	Parameter din76_WIDTH bound to: 14 - type: integer 
	Parameter din77_WIDTH bound to: 14 - type: integer 
	Parameter din78_WIDTH bound to: 14 - type: integer 
	Parameter din79_WIDTH bound to: 14 - type: integer 
	Parameter din80_WIDTH bound to: 14 - type: integer 
	Parameter din81_WIDTH bound to: 14 - type: integer 
	Parameter din82_WIDTH bound to: 14 - type: integer 
	Parameter din83_WIDTH bound to: 14 - type: integer 
	Parameter din84_WIDTH bound to: 14 - type: integer 
	Parameter din85_WIDTH bound to: 14 - type: integer 
	Parameter din86_WIDTH bound to: 14 - type: integer 
	Parameter din87_WIDTH bound to: 14 - type: integer 
	Parameter din88_WIDTH bound to: 14 - type: integer 
	Parameter din89_WIDTH bound to: 14 - type: integer 
	Parameter din90_WIDTH bound to: 14 - type: integer 
	Parameter din91_WIDTH bound to: 14 - type: integer 
	Parameter din92_WIDTH bound to: 14 - type: integer 
	Parameter din93_WIDTH bound to: 14 - type: integer 
	Parameter din94_WIDTH bound to: 14 - type: integer 
	Parameter din95_WIDTH bound to: 14 - type: integer 
	Parameter din96_WIDTH bound to: 14 - type: integer 
	Parameter din97_WIDTH bound to: 14 - type: integer 
	Parameter din98_WIDTH bound to: 14 - type: integer 
	Parameter din99_WIDTH bound to: 14 - type: integer 
	Parameter din100_WIDTH bound to: 14 - type: integer 
	Parameter din101_WIDTH bound to: 14 - type: integer 
	Parameter din102_WIDTH bound to: 14 - type: integer 
	Parameter din103_WIDTH bound to: 14 - type: integer 
	Parameter din104_WIDTH bound to: 14 - type: integer 
	Parameter din105_WIDTH bound to: 14 - type: integer 
	Parameter din106_WIDTH bound to: 14 - type: integer 
	Parameter din107_WIDTH bound to: 14 - type: integer 
	Parameter din108_WIDTH bound to: 14 - type: integer 
	Parameter din109_WIDTH bound to: 14 - type: integer 
	Parameter din110_WIDTH bound to: 14 - type: integer 
	Parameter din111_WIDTH bound to: 14 - type: integer 
	Parameter din112_WIDTH bound to: 14 - type: integer 
	Parameter din113_WIDTH bound to: 14 - type: integer 
	Parameter din114_WIDTH bound to: 14 - type: integer 
	Parameter din115_WIDTH bound to: 14 - type: integer 
	Parameter din116_WIDTH bound to: 14 - type: integer 
	Parameter din117_WIDTH bound to: 14 - type: integer 
	Parameter din118_WIDTH bound to: 14 - type: integer 
	Parameter din119_WIDTH bound to: 14 - type: integer 
	Parameter din120_WIDTH bound to: 14 - type: integer 
	Parameter din121_WIDTH bound to: 14 - type: integer 
	Parameter din122_WIDTH bound to: 14 - type: integer 
	Parameter din123_WIDTH bound to: 14 - type: integer 
	Parameter din124_WIDTH bound to: 14 - type: integer 
	Parameter din125_WIDTH bound to: 14 - type: integer 
	Parameter din126_WIDTH bound to: 14 - type: integer 
	Parameter din127_WIDTH bound to: 14 - type: integer 
	Parameter din128_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-3491] module 'model_nexys_pruned_5_hls4ml_prj_5_mux_1287_14_1_1' declared at '/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/model_nexys_pruned_5_hls4ml_prj_5_mux_1287_14_1_1.vhd:10' bound to instance 'model_nexys_pruned_5_hls4ml_prj_5_mux_1287_14_1_1_U32' of component 'model_nexys_pruned_5_hls4ml_prj_5_mux_1287_14_1_1' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_s.vhd:5048]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 14 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter din2_WIDTH bound to: 14 - type: integer 
	Parameter din3_WIDTH bound to: 14 - type: integer 
	Parameter din4_WIDTH bound to: 14 - type: integer 
	Parameter din5_WIDTH bound to: 14 - type: integer 
	Parameter din6_WIDTH bound to: 14 - type: integer 
	Parameter din7_WIDTH bound to: 14 - type: integer 
	Parameter din8_WIDTH bound to: 14 - type: integer 
	Parameter din9_WIDTH bound to: 14 - type: integer 
	Parameter din10_WIDTH bound to: 14 - type: integer 
	Parameter din11_WIDTH bound to: 14 - type: integer 
	Parameter din12_WIDTH bound to: 14 - type: integer 
	Parameter din13_WIDTH bound to: 14 - type: integer 
	Parameter din14_WIDTH bound to: 14 - type: integer 
	Parameter din15_WIDTH bound to: 14 - type: integer 
	Parameter din16_WIDTH bound to: 14 - type: integer 
	Parameter din17_WIDTH bound to: 14 - type: integer 
	Parameter din18_WIDTH bound to: 14 - type: integer 
	Parameter din19_WIDTH bound to: 14 - type: integer 
	Parameter din20_WIDTH bound to: 14 - type: integer 
	Parameter din21_WIDTH bound to: 14 - type: integer 
	Parameter din22_WIDTH bound to: 14 - type: integer 
	Parameter din23_WIDTH bound to: 14 - type: integer 
	Parameter din24_WIDTH bound to: 14 - type: integer 
	Parameter din25_WIDTH bound to: 14 - type: integer 
	Parameter din26_WIDTH bound to: 14 - type: integer 
	Parameter din27_WIDTH bound to: 14 - type: integer 
	Parameter din28_WIDTH bound to: 14 - type: integer 
	Parameter din29_WIDTH bound to: 14 - type: integer 
	Parameter din30_WIDTH bound to: 14 - type: integer 
	Parameter din31_WIDTH bound to: 14 - type: integer 
	Parameter din32_WIDTH bound to: 14 - type: integer 
	Parameter din33_WIDTH bound to: 14 - type: integer 
	Parameter din34_WIDTH bound to: 14 - type: integer 
	Parameter din35_WIDTH bound to: 14 - type: integer 
	Parameter din36_WIDTH bound to: 14 - type: integer 
	Parameter din37_WIDTH bound to: 14 - type: integer 
	Parameter din38_WIDTH bound to: 14 - type: integer 
	Parameter din39_WIDTH bound to: 14 - type: integer 
	Parameter din40_WIDTH bound to: 14 - type: integer 
	Parameter din41_WIDTH bound to: 14 - type: integer 
	Parameter din42_WIDTH bound to: 14 - type: integer 
	Parameter din43_WIDTH bound to: 14 - type: integer 
	Parameter din44_WIDTH bound to: 14 - type: integer 
	Parameter din45_WIDTH bound to: 14 - type: integer 
	Parameter din46_WIDTH bound to: 14 - type: integer 
	Parameter din47_WIDTH bound to: 14 - type: integer 
	Parameter din48_WIDTH bound to: 14 - type: integer 
	Parameter din49_WIDTH bound to: 14 - type: integer 
	Parameter din50_WIDTH bound to: 14 - type: integer 
	Parameter din51_WIDTH bound to: 14 - type: integer 
	Parameter din52_WIDTH bound to: 14 - type: integer 
	Parameter din53_WIDTH bound to: 14 - type: integer 
	Parameter din54_WIDTH bound to: 14 - type: integer 
	Parameter din55_WIDTH bound to: 14 - type: integer 
	Parameter din56_WIDTH bound to: 14 - type: integer 
	Parameter din57_WIDTH bound to: 14 - type: integer 
	Parameter din58_WIDTH bound to: 14 - type: integer 
	Parameter din59_WIDTH bound to: 14 - type: integer 
	Parameter din60_WIDTH bound to: 14 - type: integer 
	Parameter din61_WIDTH bound to: 14 - type: integer 
	Parameter din62_WIDTH bound to: 14 - type: integer 
	Parameter din63_WIDTH bound to: 14 - type: integer 
	Parameter din64_WIDTH bound to: 14 - type: integer 
	Parameter din65_WIDTH bound to: 14 - type: integer 
	Parameter din66_WIDTH bound to: 14 - type: integer 
	Parameter din67_WIDTH bound to: 14 - type: integer 
	Parameter din68_WIDTH bound to: 14 - type: integer 
	Parameter din69_WIDTH bound to: 14 - type: integer 
	Parameter din70_WIDTH bound to: 14 - type: integer 
	Parameter din71_WIDTH bound to: 14 - type: integer 
	Parameter din72_WIDTH bound to: 14 - type: integer 
	Parameter din73_WIDTH bound to: 14 - type: integer 
	Parameter din74_WIDTH bound to: 14 - type: integer 
	Parameter din75_WIDTH bound to: 14 - type: integer 
	Parameter din76_WIDTH bound to: 14 - type: integer 
	Parameter din77_WIDTH bound to: 14 - type: integer 
	Parameter din78_WIDTH bound to: 14 - type: integer 
	Parameter din79_WIDTH bound to: 14 - type: integer 
	Parameter din80_WIDTH bound to: 14 - type: integer 
	Parameter din81_WIDTH bound to: 14 - type: integer 
	Parameter din82_WIDTH bound to: 14 - type: integer 
	Parameter din83_WIDTH bound to: 14 - type: integer 
	Parameter din84_WIDTH bound to: 14 - type: integer 
	Parameter din85_WIDTH bound to: 14 - type: integer 
	Parameter din86_WIDTH bound to: 14 - type: integer 
	Parameter din87_WIDTH bound to: 14 - type: integer 
	Parameter din88_WIDTH bound to: 14 - type: integer 
	Parameter din89_WIDTH bound to: 14 - type: integer 
	Parameter din90_WIDTH bound to: 14 - type: integer 
	Parameter din91_WIDTH bound to: 14 - type: integer 
	Parameter din92_WIDTH bound to: 14 - type: integer 
	Parameter din93_WIDTH bound to: 14 - type: integer 
	Parameter din94_WIDTH bound to: 14 - type: integer 
	Parameter din95_WIDTH bound to: 14 - type: integer 
	Parameter din96_WIDTH bound to: 14 - type: integer 
	Parameter din97_WIDTH bound to: 14 - type: integer 
	Parameter din98_WIDTH bound to: 14 - type: integer 
	Parameter din99_WIDTH bound to: 14 - type: integer 
	Parameter din100_WIDTH bound to: 14 - type: integer 
	Parameter din101_WIDTH bound to: 14 - type: integer 
	Parameter din102_WIDTH bound to: 14 - type: integer 
	Parameter din103_WIDTH bound to: 14 - type: integer 
	Parameter din104_WIDTH bound to: 14 - type: integer 
	Parameter din105_WIDTH bound to: 14 - type: integer 
	Parameter din106_WIDTH bound to: 14 - type: integer 
	Parameter din107_WIDTH bound to: 14 - type: integer 
	Parameter din108_WIDTH bound to: 14 - type: integer 
	Parameter din109_WIDTH bound to: 14 - type: integer 
	Parameter din110_WIDTH bound to: 14 - type: integer 
	Parameter din111_WIDTH bound to: 14 - type: integer 
	Parameter din112_WIDTH bound to: 14 - type: integer 
	Parameter din113_WIDTH bound to: 14 - type: integer 
	Parameter din114_WIDTH bound to: 14 - type: integer 
	Parameter din115_WIDTH bound to: 14 - type: integer 
	Parameter din116_WIDTH bound to: 14 - type: integer 
	Parameter din117_WIDTH bound to: 14 - type: integer 
	Parameter din118_WIDTH bound to: 14 - type: integer 
	Parameter din119_WIDTH bound to: 14 - type: integer 
	Parameter din120_WIDTH bound to: 14 - type: integer 
	Parameter din121_WIDTH bound to: 14 - type: integer 
	Parameter din122_WIDTH bound to: 14 - type: integer 
	Parameter din123_WIDTH bound to: 14 - type: integer 
	Parameter din124_WIDTH bound to: 14 - type: integer 
	Parameter din125_WIDTH bound to: 14 - type: integer 
	Parameter din126_WIDTH bound to: 14 - type: integer 
	Parameter din127_WIDTH bound to: 14 - type: integer 
	Parameter din128_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-3491] module 'model_nexys_pruned_5_hls4ml_prj_5_mux_1287_14_1_1' declared at '/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/model_nexys_pruned_5_hls4ml_prj_5_mux_1287_14_1_1.vhd:10' bound to instance 'model_nexys_pruned_5_hls4ml_prj_5_mux_1287_14_1_1_U33' of component 'model_nexys_pruned_5_hls4ml_prj_5_mux_1287_14_1_1' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_s.vhd:5314]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 14 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter din2_WIDTH bound to: 14 - type: integer 
	Parameter din3_WIDTH bound to: 14 - type: integer 
	Parameter din4_WIDTH bound to: 14 - type: integer 
	Parameter din5_WIDTH bound to: 14 - type: integer 
	Parameter din6_WIDTH bound to: 14 - type: integer 
	Parameter din7_WIDTH bound to: 14 - type: integer 
	Parameter din8_WIDTH bound to: 14 - type: integer 
	Parameter din9_WIDTH bound to: 14 - type: integer 
	Parameter din10_WIDTH bound to: 14 - type: integer 
	Parameter din11_WIDTH bound to: 14 - type: integer 
	Parameter din12_WIDTH bound to: 14 - type: integer 
	Parameter din13_WIDTH bound to: 14 - type: integer 
	Parameter din14_WIDTH bound to: 14 - type: integer 
	Parameter din15_WIDTH bound to: 14 - type: integer 
	Parameter din16_WIDTH bound to: 14 - type: integer 
	Parameter din17_WIDTH bound to: 14 - type: integer 
	Parameter din18_WIDTH bound to: 14 - type: integer 
	Parameter din19_WIDTH bound to: 14 - type: integer 
	Parameter din20_WIDTH bound to: 14 - type: integer 
	Parameter din21_WIDTH bound to: 14 - type: integer 
	Parameter din22_WIDTH bound to: 14 - type: integer 
	Parameter din23_WIDTH bound to: 14 - type: integer 
	Parameter din24_WIDTH bound to: 14 - type: integer 
	Parameter din25_WIDTH bound to: 14 - type: integer 
	Parameter din26_WIDTH bound to: 14 - type: integer 
	Parameter din27_WIDTH bound to: 14 - type: integer 
	Parameter din28_WIDTH bound to: 14 - type: integer 
	Parameter din29_WIDTH bound to: 14 - type: integer 
	Parameter din30_WIDTH bound to: 14 - type: integer 
	Parameter din31_WIDTH bound to: 14 - type: integer 
	Parameter din32_WIDTH bound to: 14 - type: integer 
	Parameter din33_WIDTH bound to: 14 - type: integer 
	Parameter din34_WIDTH bound to: 14 - type: integer 
	Parameter din35_WIDTH bound to: 14 - type: integer 
	Parameter din36_WIDTH bound to: 14 - type: integer 
	Parameter din37_WIDTH bound to: 14 - type: integer 
	Parameter din38_WIDTH bound to: 14 - type: integer 
	Parameter din39_WIDTH bound to: 14 - type: integer 
	Parameter din40_WIDTH bound to: 14 - type: integer 
	Parameter din41_WIDTH bound to: 14 - type: integer 
	Parameter din42_WIDTH bound to: 14 - type: integer 
	Parameter din43_WIDTH bound to: 14 - type: integer 
	Parameter din44_WIDTH bound to: 14 - type: integer 
	Parameter din45_WIDTH bound to: 14 - type: integer 
	Parameter din46_WIDTH bound to: 14 - type: integer 
	Parameter din47_WIDTH bound to: 14 - type: integer 
	Parameter din48_WIDTH bound to: 14 - type: integer 
	Parameter din49_WIDTH bound to: 14 - type: integer 
	Parameter din50_WIDTH bound to: 14 - type: integer 
	Parameter din51_WIDTH bound to: 14 - type: integer 
	Parameter din52_WIDTH bound to: 14 - type: integer 
	Parameter din53_WIDTH bound to: 14 - type: integer 
	Parameter din54_WIDTH bound to: 14 - type: integer 
	Parameter din55_WIDTH bound to: 14 - type: integer 
	Parameter din56_WIDTH bound to: 14 - type: integer 
	Parameter din57_WIDTH bound to: 14 - type: integer 
	Parameter din58_WIDTH bound to: 14 - type: integer 
	Parameter din59_WIDTH bound to: 14 - type: integer 
	Parameter din60_WIDTH bound to: 14 - type: integer 
	Parameter din61_WIDTH bound to: 14 - type: integer 
	Parameter din62_WIDTH bound to: 14 - type: integer 
	Parameter din63_WIDTH bound to: 14 - type: integer 
	Parameter din64_WIDTH bound to: 14 - type: integer 
	Parameter din65_WIDTH bound to: 14 - type: integer 
	Parameter din66_WIDTH bound to: 14 - type: integer 
	Parameter din67_WIDTH bound to: 14 - type: integer 
	Parameter din68_WIDTH bound to: 14 - type: integer 
	Parameter din69_WIDTH bound to: 14 - type: integer 
	Parameter din70_WIDTH bound to: 14 - type: integer 
	Parameter din71_WIDTH bound to: 14 - type: integer 
	Parameter din72_WIDTH bound to: 14 - type: integer 
	Parameter din73_WIDTH bound to: 14 - type: integer 
	Parameter din74_WIDTH bound to: 14 - type: integer 
	Parameter din75_WIDTH bound to: 14 - type: integer 
	Parameter din76_WIDTH bound to: 14 - type: integer 
	Parameter din77_WIDTH bound to: 14 - type: integer 
	Parameter din78_WIDTH bound to: 14 - type: integer 
	Parameter din79_WIDTH bound to: 14 - type: integer 
	Parameter din80_WIDTH bound to: 14 - type: integer 
	Parameter din81_WIDTH bound to: 14 - type: integer 
	Parameter din82_WIDTH bound to: 14 - type: integer 
	Parameter din83_WIDTH bound to: 14 - type: integer 
	Parameter din84_WIDTH bound to: 14 - type: integer 
	Parameter din85_WIDTH bound to: 14 - type: integer 
	Parameter din86_WIDTH bound to: 14 - type: integer 
	Parameter din87_WIDTH bound to: 14 - type: integer 
	Parameter din88_WIDTH bound to: 14 - type: integer 
	Parameter din89_WIDTH bound to: 14 - type: integer 
	Parameter din90_WIDTH bound to: 14 - type: integer 
	Parameter din91_WIDTH bound to: 14 - type: integer 
	Parameter din92_WIDTH bound to: 14 - type: integer 
	Parameter din93_WIDTH bound to: 14 - type: integer 
	Parameter din94_WIDTH bound to: 14 - type: integer 
	Parameter din95_WIDTH bound to: 14 - type: integer 
	Parameter din96_WIDTH bound to: 14 - type: integer 
	Parameter din97_WIDTH bound to: 14 - type: integer 
	Parameter din98_WIDTH bound to: 14 - type: integer 
	Parameter din99_WIDTH bound to: 14 - type: integer 
	Parameter din100_WIDTH bound to: 14 - type: integer 
	Parameter din101_WIDTH bound to: 14 - type: integer 
	Parameter din102_WIDTH bound to: 14 - type: integer 
	Parameter din103_WIDTH bound to: 14 - type: integer 
	Parameter din104_WIDTH bound to: 14 - type: integer 
	Parameter din105_WIDTH bound to: 14 - type: integer 
	Parameter din106_WIDTH bound to: 14 - type: integer 
	Parameter din107_WIDTH bound to: 14 - type: integer 
	Parameter din108_WIDTH bound to: 14 - type: integer 
	Parameter din109_WIDTH bound to: 14 - type: integer 
	Parameter din110_WIDTH bound to: 14 - type: integer 
	Parameter din111_WIDTH bound to: 14 - type: integer 
	Parameter din112_WIDTH bound to: 14 - type: integer 
	Parameter din113_WIDTH bound to: 14 - type: integer 
	Parameter din114_WIDTH bound to: 14 - type: integer 
	Parameter din115_WIDTH bound to: 14 - type: integer 
	Parameter din116_WIDTH bound to: 14 - type: integer 
	Parameter din117_WIDTH bound to: 14 - type: integer 
	Parameter din118_WIDTH bound to: 14 - type: integer 
	Parameter din119_WIDTH bound to: 14 - type: integer 
	Parameter din120_WIDTH bound to: 14 - type: integer 
	Parameter din121_WIDTH bound to: 14 - type: integer 
	Parameter din122_WIDTH bound to: 14 - type: integer 
	Parameter din123_WIDTH bound to: 14 - type: integer 
	Parameter din124_WIDTH bound to: 14 - type: integer 
	Parameter din125_WIDTH bound to: 14 - type: integer 
	Parameter din126_WIDTH bound to: 14 - type: integer 
	Parameter din127_WIDTH bound to: 14 - type: integer 
	Parameter din128_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-3491] module 'model_nexys_pruned_5_hls4ml_prj_5_mux_1287_14_1_1' declared at '/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/model_nexys_pruned_5_hls4ml_prj_5_mux_1287_14_1_1.vhd:10' bound to instance 'model_nexys_pruned_5_hls4ml_prj_5_mux_1287_14_1_1_U34' of component 'model_nexys_pruned_5_hls4ml_prj_5_mux_1287_14_1_1' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_s.vhd:5580]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 14 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter din2_WIDTH bound to: 14 - type: integer 
	Parameter din3_WIDTH bound to: 14 - type: integer 
	Parameter din4_WIDTH bound to: 14 - type: integer 
	Parameter din5_WIDTH bound to: 14 - type: integer 
	Parameter din6_WIDTH bound to: 14 - type: integer 
	Parameter din7_WIDTH bound to: 14 - type: integer 
	Parameter din8_WIDTH bound to: 14 - type: integer 
	Parameter din9_WIDTH bound to: 14 - type: integer 
	Parameter din10_WIDTH bound to: 14 - type: integer 
	Parameter din11_WIDTH bound to: 14 - type: integer 
	Parameter din12_WIDTH bound to: 14 - type: integer 
	Parameter din13_WIDTH bound to: 14 - type: integer 
	Parameter din14_WIDTH bound to: 14 - type: integer 
	Parameter din15_WIDTH bound to: 14 - type: integer 
	Parameter din16_WIDTH bound to: 14 - type: integer 
	Parameter din17_WIDTH bound to: 14 - type: integer 
	Parameter din18_WIDTH bound to: 14 - type: integer 
	Parameter din19_WIDTH bound to: 14 - type: integer 
	Parameter din20_WIDTH bound to: 14 - type: integer 
	Parameter din21_WIDTH bound to: 14 - type: integer 
	Parameter din22_WIDTH bound to: 14 - type: integer 
	Parameter din23_WIDTH bound to: 14 - type: integer 
	Parameter din24_WIDTH bound to: 14 - type: integer 
	Parameter din25_WIDTH bound to: 14 - type: integer 
	Parameter din26_WIDTH bound to: 14 - type: integer 
	Parameter din27_WIDTH bound to: 14 - type: integer 
	Parameter din28_WIDTH bound to: 14 - type: integer 
	Parameter din29_WIDTH bound to: 14 - type: integer 
	Parameter din30_WIDTH bound to: 14 - type: integer 
	Parameter din31_WIDTH bound to: 14 - type: integer 
	Parameter din32_WIDTH bound to: 14 - type: integer 
	Parameter din33_WIDTH bound to: 14 - type: integer 
	Parameter din34_WIDTH bound to: 14 - type: integer 
	Parameter din35_WIDTH bound to: 14 - type: integer 
	Parameter din36_WIDTH bound to: 14 - type: integer 
	Parameter din37_WIDTH bound to: 14 - type: integer 
	Parameter din38_WIDTH bound to: 14 - type: integer 
	Parameter din39_WIDTH bound to: 14 - type: integer 
	Parameter din40_WIDTH bound to: 14 - type: integer 
	Parameter din41_WIDTH bound to: 14 - type: integer 
	Parameter din42_WIDTH bound to: 14 - type: integer 
	Parameter din43_WIDTH bound to: 14 - type: integer 
	Parameter din44_WIDTH bound to: 14 - type: integer 
	Parameter din45_WIDTH bound to: 14 - type: integer 
	Parameter din46_WIDTH bound to: 14 - type: integer 
	Parameter din47_WIDTH bound to: 14 - type: integer 
	Parameter din48_WIDTH bound to: 14 - type: integer 
	Parameter din49_WIDTH bound to: 14 - type: integer 
	Parameter din50_WIDTH bound to: 14 - type: integer 
	Parameter din51_WIDTH bound to: 14 - type: integer 
	Parameter din52_WIDTH bound to: 14 - type: integer 
	Parameter din53_WIDTH bound to: 14 - type: integer 
	Parameter din54_WIDTH bound to: 14 - type: integer 
	Parameter din55_WIDTH bound to: 14 - type: integer 
	Parameter din56_WIDTH bound to: 14 - type: integer 
	Parameter din57_WIDTH bound to: 14 - type: integer 
	Parameter din58_WIDTH bound to: 14 - type: integer 
	Parameter din59_WIDTH bound to: 14 - type: integer 
	Parameter din60_WIDTH bound to: 14 - type: integer 
	Parameter din61_WIDTH bound to: 14 - type: integer 
	Parameter din62_WIDTH bound to: 14 - type: integer 
	Parameter din63_WIDTH bound to: 14 - type: integer 
	Parameter din64_WIDTH bound to: 14 - type: integer 
	Parameter din65_WIDTH bound to: 14 - type: integer 
	Parameter din66_WIDTH bound to: 14 - type: integer 
	Parameter din67_WIDTH bound to: 14 - type: integer 
	Parameter din68_WIDTH bound to: 14 - type: integer 
	Parameter din69_WIDTH bound to: 14 - type: integer 
	Parameter din70_WIDTH bound to: 14 - type: integer 
	Parameter din71_WIDTH bound to: 14 - type: integer 
	Parameter din72_WIDTH bound to: 14 - type: integer 
	Parameter din73_WIDTH bound to: 14 - type: integer 
	Parameter din74_WIDTH bound to: 14 - type: integer 
	Parameter din75_WIDTH bound to: 14 - type: integer 
	Parameter din76_WIDTH bound to: 14 - type: integer 
	Parameter din77_WIDTH bound to: 14 - type: integer 
	Parameter din78_WIDTH bound to: 14 - type: integer 
	Parameter din79_WIDTH bound to: 14 - type: integer 
	Parameter din80_WIDTH bound to: 14 - type: integer 
	Parameter din81_WIDTH bound to: 14 - type: integer 
	Parameter din82_WIDTH bound to: 14 - type: integer 
	Parameter din83_WIDTH bound to: 14 - type: integer 
	Parameter din84_WIDTH bound to: 14 - type: integer 
	Parameter din85_WIDTH bound to: 14 - type: integer 
	Parameter din86_WIDTH bound to: 14 - type: integer 
	Parameter din87_WIDTH bound to: 14 - type: integer 
	Parameter din88_WIDTH bound to: 14 - type: integer 
	Parameter din89_WIDTH bound to: 14 - type: integer 
	Parameter din90_WIDTH bound to: 14 - type: integer 
	Parameter din91_WIDTH bound to: 14 - type: integer 
	Parameter din92_WIDTH bound to: 14 - type: integer 
	Parameter din93_WIDTH bound to: 14 - type: integer 
	Parameter din94_WIDTH bound to: 14 - type: integer 
	Parameter din95_WIDTH bound to: 14 - type: integer 
	Parameter din96_WIDTH bound to: 14 - type: integer 
	Parameter din97_WIDTH bound to: 14 - type: integer 
	Parameter din98_WIDTH bound to: 14 - type: integer 
	Parameter din99_WIDTH bound to: 14 - type: integer 
	Parameter din100_WIDTH bound to: 14 - type: integer 
	Parameter din101_WIDTH bound to: 14 - type: integer 
	Parameter din102_WIDTH bound to: 14 - type: integer 
	Parameter din103_WIDTH bound to: 14 - type: integer 
	Parameter din104_WIDTH bound to: 14 - type: integer 
	Parameter din105_WIDTH bound to: 14 - type: integer 
	Parameter din106_WIDTH bound to: 14 - type: integer 
	Parameter din107_WIDTH bound to: 14 - type: integer 
	Parameter din108_WIDTH bound to: 14 - type: integer 
	Parameter din109_WIDTH bound to: 14 - type: integer 
	Parameter din110_WIDTH bound to: 14 - type: integer 
	Parameter din111_WIDTH bound to: 14 - type: integer 
	Parameter din112_WIDTH bound to: 14 - type: integer 
	Parameter din113_WIDTH bound to: 14 - type: integer 
	Parameter din114_WIDTH bound to: 14 - type: integer 
	Parameter din115_WIDTH bound to: 14 - type: integer 
	Parameter din116_WIDTH bound to: 14 - type: integer 
	Parameter din117_WIDTH bound to: 14 - type: integer 
	Parameter din118_WIDTH bound to: 14 - type: integer 
	Parameter din119_WIDTH bound to: 14 - type: integer 
	Parameter din120_WIDTH bound to: 14 - type: integer 
	Parameter din121_WIDTH bound to: 14 - type: integer 
	Parameter din122_WIDTH bound to: 14 - type: integer 
	Parameter din123_WIDTH bound to: 14 - type: integer 
	Parameter din124_WIDTH bound to: 14 - type: integer 
	Parameter din125_WIDTH bound to: 14 - type: integer 
	Parameter din126_WIDTH bound to: 14 - type: integer 
	Parameter din127_WIDTH bound to: 14 - type: integer 
	Parameter din128_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-3491] module 'model_nexys_pruned_5_hls4ml_prj_5_mux_1287_14_1_1' declared at '/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/model_nexys_pruned_5_hls4ml_prj_5_mux_1287_14_1_1.vhd:10' bound to instance 'model_nexys_pruned_5_hls4ml_prj_5_mux_1287_14_1_1_U35' of component 'model_nexys_pruned_5_hls4ml_prj_5_mux_1287_14_1_1' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_s.vhd:5846]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 14 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter din2_WIDTH bound to: 14 - type: integer 
	Parameter din3_WIDTH bound to: 14 - type: integer 
	Parameter din4_WIDTH bound to: 14 - type: integer 
	Parameter din5_WIDTH bound to: 14 - type: integer 
	Parameter din6_WIDTH bound to: 14 - type: integer 
	Parameter din7_WIDTH bound to: 14 - type: integer 
	Parameter din8_WIDTH bound to: 14 - type: integer 
	Parameter din9_WIDTH bound to: 14 - type: integer 
	Parameter din10_WIDTH bound to: 14 - type: integer 
	Parameter din11_WIDTH bound to: 14 - type: integer 
	Parameter din12_WIDTH bound to: 14 - type: integer 
	Parameter din13_WIDTH bound to: 14 - type: integer 
	Parameter din14_WIDTH bound to: 14 - type: integer 
	Parameter din15_WIDTH bound to: 14 - type: integer 
	Parameter din16_WIDTH bound to: 14 - type: integer 
	Parameter din17_WIDTH bound to: 14 - type: integer 
	Parameter din18_WIDTH bound to: 14 - type: integer 
	Parameter din19_WIDTH bound to: 14 - type: integer 
	Parameter din20_WIDTH bound to: 14 - type: integer 
	Parameter din21_WIDTH bound to: 14 - type: integer 
	Parameter din22_WIDTH bound to: 14 - type: integer 
	Parameter din23_WIDTH bound to: 14 - type: integer 
	Parameter din24_WIDTH bound to: 14 - type: integer 
	Parameter din25_WIDTH bound to: 14 - type: integer 
	Parameter din26_WIDTH bound to: 14 - type: integer 
	Parameter din27_WIDTH bound to: 14 - type: integer 
	Parameter din28_WIDTH bound to: 14 - type: integer 
	Parameter din29_WIDTH bound to: 14 - type: integer 
	Parameter din30_WIDTH bound to: 14 - type: integer 
	Parameter din31_WIDTH bound to: 14 - type: integer 
	Parameter din32_WIDTH bound to: 14 - type: integer 
	Parameter din33_WIDTH bound to: 14 - type: integer 
	Parameter din34_WIDTH bound to: 14 - type: integer 
	Parameter din35_WIDTH bound to: 14 - type: integer 
	Parameter din36_WIDTH bound to: 14 - type: integer 
	Parameter din37_WIDTH bound to: 14 - type: integer 
	Parameter din38_WIDTH bound to: 14 - type: integer 
	Parameter din39_WIDTH bound to: 14 - type: integer 
	Parameter din40_WIDTH bound to: 14 - type: integer 
	Parameter din41_WIDTH bound to: 14 - type: integer 
	Parameter din42_WIDTH bound to: 14 - type: integer 
	Parameter din43_WIDTH bound to: 14 - type: integer 
	Parameter din44_WIDTH bound to: 14 - type: integer 
	Parameter din45_WIDTH bound to: 14 - type: integer 
	Parameter din46_WIDTH bound to: 14 - type: integer 
	Parameter din47_WIDTH bound to: 14 - type: integer 
	Parameter din48_WIDTH bound to: 14 - type: integer 
	Parameter din49_WIDTH bound to: 14 - type: integer 
	Parameter din50_WIDTH bound to: 14 - type: integer 
	Parameter din51_WIDTH bound to: 14 - type: integer 
	Parameter din52_WIDTH bound to: 14 - type: integer 
	Parameter din53_WIDTH bound to: 14 - type: integer 
	Parameter din54_WIDTH bound to: 14 - type: integer 
	Parameter din55_WIDTH bound to: 14 - type: integer 
	Parameter din56_WIDTH bound to: 14 - type: integer 
	Parameter din57_WIDTH bound to: 14 - type: integer 
	Parameter din58_WIDTH bound to: 14 - type: integer 
	Parameter din59_WIDTH bound to: 14 - type: integer 
	Parameter din60_WIDTH bound to: 14 - type: integer 
	Parameter din61_WIDTH bound to: 14 - type: integer 
	Parameter din62_WIDTH bound to: 14 - type: integer 
	Parameter din63_WIDTH bound to: 14 - type: integer 
	Parameter din64_WIDTH bound to: 14 - type: integer 
	Parameter din65_WIDTH bound to: 14 - type: integer 
	Parameter din66_WIDTH bound to: 14 - type: integer 
	Parameter din67_WIDTH bound to: 14 - type: integer 
	Parameter din68_WIDTH bound to: 14 - type: integer 
	Parameter din69_WIDTH bound to: 14 - type: integer 
	Parameter din70_WIDTH bound to: 14 - type: integer 
	Parameter din71_WIDTH bound to: 14 - type: integer 
	Parameter din72_WIDTH bound to: 14 - type: integer 
	Parameter din73_WIDTH bound to: 14 - type: integer 
	Parameter din74_WIDTH bound to: 14 - type: integer 
	Parameter din75_WIDTH bound to: 14 - type: integer 
	Parameter din76_WIDTH bound to: 14 - type: integer 
	Parameter din77_WIDTH bound to: 14 - type: integer 
	Parameter din78_WIDTH bound to: 14 - type: integer 
	Parameter din79_WIDTH bound to: 14 - type: integer 
	Parameter din80_WIDTH bound to: 14 - type: integer 
	Parameter din81_WIDTH bound to: 14 - type: integer 
	Parameter din82_WIDTH bound to: 14 - type: integer 
	Parameter din83_WIDTH bound to: 14 - type: integer 
	Parameter din84_WIDTH bound to: 14 - type: integer 
	Parameter din85_WIDTH bound to: 14 - type: integer 
	Parameter din86_WIDTH bound to: 14 - type: integer 
	Parameter din87_WIDTH bound to: 14 - type: integer 
	Parameter din88_WIDTH bound to: 14 - type: integer 
	Parameter din89_WIDTH bound to: 14 - type: integer 
	Parameter din90_WIDTH bound to: 14 - type: integer 
	Parameter din91_WIDTH bound to: 14 - type: integer 
	Parameter din92_WIDTH bound to: 14 - type: integer 
	Parameter din93_WIDTH bound to: 14 - type: integer 
	Parameter din94_WIDTH bound to: 14 - type: integer 
	Parameter din95_WIDTH bound to: 14 - type: integer 
	Parameter din96_WIDTH bound to: 14 - type: integer 
	Parameter din97_WIDTH bound to: 14 - type: integer 
	Parameter din98_WIDTH bound to: 14 - type: integer 
	Parameter din99_WIDTH bound to: 14 - type: integer 
	Parameter din100_WIDTH bound to: 14 - type: integer 
	Parameter din101_WIDTH bound to: 14 - type: integer 
	Parameter din102_WIDTH bound to: 14 - type: integer 
	Parameter din103_WIDTH bound to: 14 - type: integer 
	Parameter din104_WIDTH bound to: 14 - type: integer 
	Parameter din105_WIDTH bound to: 14 - type: integer 
	Parameter din106_WIDTH bound to: 14 - type: integer 
	Parameter din107_WIDTH bound to: 14 - type: integer 
	Parameter din108_WIDTH bound to: 14 - type: integer 
	Parameter din109_WIDTH bound to: 14 - type: integer 
	Parameter din110_WIDTH bound to: 14 - type: integer 
	Parameter din111_WIDTH bound to: 14 - type: integer 
	Parameter din112_WIDTH bound to: 14 - type: integer 
	Parameter din113_WIDTH bound to: 14 - type: integer 
	Parameter din114_WIDTH bound to: 14 - type: integer 
	Parameter din115_WIDTH bound to: 14 - type: integer 
	Parameter din116_WIDTH bound to: 14 - type: integer 
	Parameter din117_WIDTH bound to: 14 - type: integer 
	Parameter din118_WIDTH bound to: 14 - type: integer 
	Parameter din119_WIDTH bound to: 14 - type: integer 
	Parameter din120_WIDTH bound to: 14 - type: integer 
	Parameter din121_WIDTH bound to: 14 - type: integer 
	Parameter din122_WIDTH bound to: 14 - type: integer 
	Parameter din123_WIDTH bound to: 14 - type: integer 
	Parameter din124_WIDTH bound to: 14 - type: integer 
	Parameter din125_WIDTH bound to: 14 - type: integer 
	Parameter din126_WIDTH bound to: 14 - type: integer 
	Parameter din127_WIDTH bound to: 14 - type: integer 
	Parameter din128_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-3491] module 'model_nexys_pruned_5_hls4ml_prj_5_mux_1287_14_1_1' declared at '/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/model_nexys_pruned_5_hls4ml_prj_5_mux_1287_14_1_1.vhd:10' bound to instance 'model_nexys_pruned_5_hls4ml_prj_5_mux_1287_14_1_1_U36' of component 'model_nexys_pruned_5_hls4ml_prj_5_mux_1287_14_1_1' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_s.vhd:6112]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 13 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 23 - type: integer 
INFO: [Synth 8-3491] module 'model_nexys_pruned_5_hls4ml_prj_5_mul_mul_13ns_14s_23_3_1' declared at '/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/model_nexys_pruned_5_hls4ml_prj_5_mul_mul_13ns_14s_23_3_1.vhd:49' bound to instance 'model_nexys_pruned_5_hls4ml_prj_5_mul_mul_13ns_14s_23_3_1_U37' of component 'model_nexys_pruned_5_hls4ml_prj_5_mul_mul_13ns_14s_23_3_1' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_s.vhd:6378]
INFO: [Synth 8-638] synthesizing module 'model_nexys_pruned_5_hls4ml_prj_5_mul_mul_13ns_14s_23_3_1' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/model_nexys_pruned_5_hls4ml_prj_5_mul_mul_13ns_14s_23_3_1.vhd:65]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 13 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 23 - type: integer 
INFO: [Synth 8-3491] module 'model_nexys_pruned_5_hls4ml_prj_5_mul_mul_13ns_14s_23_3_1_DSP48_1' declared at '/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/model_nexys_pruned_5_hls4ml_prj_5_mul_mul_13ns_14s_23_3_1.vhd:6' bound to instance 'model_nexys_pruned_5_hls4ml_prj_5_mul_mul_13ns_14s_23_3_1_DSP48_1_U' of component 'model_nexys_pruned_5_hls4ml_prj_5_mul_mul_13ns_14s_23_3_1_DSP48_1' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/model_nexys_pruned_5_hls4ml_prj_5_mul_mul_13ns_14s_23_3_1.vhd:79]
INFO: [Synth 8-638] synthesizing module 'model_nexys_pruned_5_hls4ml_prj_5_mul_mul_13ns_14s_23_3_1_DSP48_1' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/model_nexys_pruned_5_hls4ml_prj_5_mul_mul_13ns_14s_23_3_1.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'model_nexys_pruned_5_hls4ml_prj_5_mul_mul_13ns_14s_23_3_1_DSP48_1' (25#1) [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/model_nexys_pruned_5_hls4ml_prj_5_mul_mul_13ns_14s_23_3_1.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'model_nexys_pruned_5_hls4ml_prj_5_mul_mul_13ns_14s_23_3_1' (26#1) [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/model_nexys_pruned_5_hls4ml_prj_5_mul_mul_13ns_14s_23_3_1.vhd:65]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 14 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 23 - type: integer 
INFO: [Synth 8-3491] module 'model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1' declared at '/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1.vhd:49' bound to instance 'model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1_U38' of component 'model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_s.vhd:6393]
INFO: [Synth 8-638] synthesizing module 'model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1.vhd:65]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 14 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 23 - type: integer 
INFO: [Synth 8-3491] module 'model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1_DSP48_2' declared at '/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1.vhd:6' bound to instance 'model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1_DSP48_2_U' of component 'model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1_DSP48_2' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1.vhd:79]
INFO: [Synth 8-638] synthesizing module 'model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1_DSP48_2' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1_DSP48_2' (27#1) [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1' (28#1) [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1.vhd:65]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 14 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 23 - type: integer 
INFO: [Synth 8-3491] module 'model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1' declared at '/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1.vhd:49' bound to instance 'model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1_U39' of component 'model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_s.vhd:6408]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 14 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 23 - type: integer 
INFO: [Synth 8-3491] module 'model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1' declared at '/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1.vhd:49' bound to instance 'model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1_U40' of component 'model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_s.vhd:6423]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 14 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 23 - type: integer 
INFO: [Synth 8-3491] module 'model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1' declared at '/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1.vhd:49' bound to instance 'model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1_U41' of component 'model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_s.vhd:6438]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 14 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 23 - type: integer 
INFO: [Synth 8-3491] module 'model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1' declared at '/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1.vhd:49' bound to instance 'model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1_U42' of component 'model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_s.vhd:6453]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 14 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 23 - type: integer 
INFO: [Synth 8-3491] module 'model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1' declared at '/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1.vhd:49' bound to instance 'model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1_U43' of component 'model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_s.vhd:6468]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 14 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 23 - type: integer 
INFO: [Synth 8-3491] module 'model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1' declared at '/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1.vhd:49' bound to instance 'model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1_U44' of component 'model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_s.vhd:6483]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 14 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 23 - type: integer 
INFO: [Synth 8-3491] module 'model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1' declared at '/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1.vhd:49' bound to instance 'model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1_U45' of component 'model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_s.vhd:6498]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 14 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 23 - type: integer 
INFO: [Synth 8-3491] module 'model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1' declared at '/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1.vhd:49' bound to instance 'model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1_U46' of component 'model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_s.vhd:6513]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 14 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 23 - type: integer 
INFO: [Synth 8-3491] module 'model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1' declared at '/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1.vhd:49' bound to instance 'model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1_U47' of component 'model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_s.vhd:6528]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 14 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 23 - type: integer 
INFO: [Synth 8-3491] module 'model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1' declared at '/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1.vhd:49' bound to instance 'model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1_U48' of component 'model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_s.vhd:6543]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 14 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 23 - type: integer 
INFO: [Synth 8-3491] module 'model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1' declared at '/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1.vhd:49' bound to instance 'model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1_U49' of component 'model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_s.vhd:6558]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 14 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 23 - type: integer 
INFO: [Synth 8-3491] module 'model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1' declared at '/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1.vhd:49' bound to instance 'model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1_U50' of component 'model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_s.vhd:6573]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 14 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 23 - type: integer 
INFO: [Synth 8-3491] module 'model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1' declared at '/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1.vhd:49' bound to instance 'model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1_U51' of component 'model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_s.vhd:6588]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 14 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 23 - type: integer 
INFO: [Synth 8-3491] module 'model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1' declared at '/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1.vhd:49' bound to instance 'model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1_U52' of component 'model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_s.vhd:6603]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 14 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 23 - type: integer 
INFO: [Synth 8-3491] module 'model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1' declared at '/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1.vhd:49' bound to instance 'model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1_U53' of component 'model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_s.vhd:6618]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 14 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 23 - type: integer 
INFO: [Synth 8-3491] module 'model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1' declared at '/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1.vhd:49' bound to instance 'model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1_U54' of component 'model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_s.vhd:6633]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 14 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 23 - type: integer 
INFO: [Synth 8-3491] module 'model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1' declared at '/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1.vhd:49' bound to instance 'model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1_U55' of component 'model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_s.vhd:6648]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 13 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'model_nexys_pruned_5_hls4ml_prj_5_mul_mul_13ns_8s_21_3_1' declared at '/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/model_nexys_pruned_5_hls4ml_prj_5_mul_mul_13ns_8s_21_3_1.vhd:49' bound to instance 'model_nexys_pruned_5_hls4ml_prj_5_mul_mul_13ns_8s_21_3_1_U56' of component 'model_nexys_pruned_5_hls4ml_prj_5_mul_mul_13ns_8s_21_3_1' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_s.vhd:6663]
INFO: [Synth 8-638] synthesizing module 'model_nexys_pruned_5_hls4ml_prj_5_mul_mul_13ns_8s_21_3_1' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/model_nexys_pruned_5_hls4ml_prj_5_mul_mul_13ns_8s_21_3_1.vhd:65]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 13 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'model_nexys_pruned_5_hls4ml_prj_5_mul_mul_13ns_8s_21_3_1_DSP48_3' declared at '/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/model_nexys_pruned_5_hls4ml_prj_5_mul_mul_13ns_8s_21_3_1.vhd:6' bound to instance 'model_nexys_pruned_5_hls4ml_prj_5_mul_mul_13ns_8s_21_3_1_DSP48_3_U' of component 'model_nexys_pruned_5_hls4ml_prj_5_mul_mul_13ns_8s_21_3_1_DSP48_3' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/model_nexys_pruned_5_hls4ml_prj_5_mul_mul_13ns_8s_21_3_1.vhd:79]
INFO: [Synth 8-638] synthesizing module 'model_nexys_pruned_5_hls4ml_prj_5_mul_mul_13ns_8s_21_3_1_DSP48_3' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/model_nexys_pruned_5_hls4ml_prj_5_mul_mul_13ns_8s_21_3_1.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'model_nexys_pruned_5_hls4ml_prj_5_mul_mul_13ns_8s_21_3_1_DSP48_3' (29#1) [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/model_nexys_pruned_5_hls4ml_prj_5_mul_mul_13ns_8s_21_3_1.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'model_nexys_pruned_5_hls4ml_prj_5_mul_mul_13ns_8s_21_3_1' (30#1) [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/model_nexys_pruned_5_hls4ml_prj_5_mul_mul_13ns_8s_21_3_1.vhd:65]
INFO: [Synth 8-256] done synthesizing module 'dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_s' (31#1) [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_s.vhd:127]
INFO: [Synth 8-3491] module 'relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config7_s' declared at '/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config7_s.vhd:12' bound to instance 'relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config7_U0' of component 'relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config7_s' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/model_nexys_pruned_5_hls4ml_prj_5.vhd:3497]
INFO: [Synth 8-638] synthesizing module 'relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config7_s' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config7_s.vhd:224]
INFO: [Synth 8-256] done synthesizing module 'relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config7_s' (32#1) [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config7_s.vhd:224]
INFO: [Synth 8-3491] module 'dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_s' declared at '/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_s.vhd:12' bound to instance 'dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0' of component 'dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_s' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/model_nexys_pruned_5_hls4ml_prj_5.vhd:3707]
INFO: [Synth 8-638] synthesizing module 'dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_s' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_s.vhd:174]
	Parameter DataWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 1000 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_s_outdEe' declared at '/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_s_outdEe.vhd:62' bound to instance 'outidx_U' of component 'dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_s_outdEe' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_s.vhd:1423]
INFO: [Synth 8-638] synthesizing module 'dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_s_outdEe' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_s_outdEe.vhd:75]
	Parameter DataWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 1000 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_s_outdEe_rom' declared at '/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_s_outdEe.vhd:9' bound to instance 'dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_s_outdEe_rom_U' of component 'dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_s_outdEe_rom' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_s_outdEe.vhd:87]
INFO: [Synth 8-638] synthesizing module 'dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_s_outdEe_rom' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_s_outdEe.vhd:24]
	Parameter DWIDTH bound to: 4 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 1000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_s_outdEe_rom' (33#1) [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_s_outdEe.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_s_outdEe' (34#1) [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_s_outdEe.vhd:75]
	Parameter DataWidth bound to: 65 - type: integer 
	Parameter AddressRange bound to: 1000 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_s_w8_V' declared at '/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_s_w8_V.vhd:1048' bound to instance 'w8_V_U' of component 'dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_s_w8_V' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_s.vhd:1435]
INFO: [Synth 8-638] synthesizing module 'dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_s_w8_V' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_s_w8_V.vhd:1061]
	Parameter DataWidth bound to: 65 - type: integer 
	Parameter AddressRange bound to: 1000 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_s_w8_V_rom' declared at '/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_s_w8_V.vhd:9' bound to instance 'dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_s_w8_V_rom_U' of component 'dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_s_w8_V_rom' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_s_w8_V.vhd:1073]
INFO: [Synth 8-638] synthesizing module 'dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_s_w8_V_rom' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_s_w8_V.vhd:24]
	Parameter DWIDTH bound to: 65 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 1000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_s_w8_V_rom' (35#1) [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_s_w8_V.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_s_w8_V' (36#1) [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_s_w8_V.vhd:1061]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 14 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter din2_WIDTH bound to: 14 - type: integer 
	Parameter din3_WIDTH bound to: 14 - type: integer 
	Parameter din4_WIDTH bound to: 14 - type: integer 
	Parameter din5_WIDTH bound to: 14 - type: integer 
	Parameter din6_WIDTH bound to: 14 - type: integer 
	Parameter din7_WIDTH bound to: 14 - type: integer 
	Parameter din8_WIDTH bound to: 14 - type: integer 
	Parameter din9_WIDTH bound to: 14 - type: integer 
	Parameter din10_WIDTH bound to: 14 - type: integer 
	Parameter din11_WIDTH bound to: 14 - type: integer 
	Parameter din12_WIDTH bound to: 14 - type: integer 
	Parameter din13_WIDTH bound to: 14 - type: integer 
	Parameter din14_WIDTH bound to: 14 - type: integer 
	Parameter din15_WIDTH bound to: 14 - type: integer 
	Parameter din16_WIDTH bound to: 14 - type: integer 
	Parameter din17_WIDTH bound to: 14 - type: integer 
	Parameter din18_WIDTH bound to: 14 - type: integer 
	Parameter din19_WIDTH bound to: 14 - type: integer 
	Parameter din20_WIDTH bound to: 14 - type: integer 
	Parameter din21_WIDTH bound to: 14 - type: integer 
	Parameter din22_WIDTH bound to: 14 - type: integer 
	Parameter din23_WIDTH bound to: 14 - type: integer 
	Parameter din24_WIDTH bound to: 14 - type: integer 
	Parameter din25_WIDTH bound to: 14 - type: integer 
	Parameter din26_WIDTH bound to: 14 - type: integer 
	Parameter din27_WIDTH bound to: 14 - type: integer 
	Parameter din28_WIDTH bound to: 14 - type: integer 
	Parameter din29_WIDTH bound to: 14 - type: integer 
	Parameter din30_WIDTH bound to: 14 - type: integer 
	Parameter din31_WIDTH bound to: 14 - type: integer 
	Parameter din32_WIDTH bound to: 14 - type: integer 
	Parameter din33_WIDTH bound to: 14 - type: integer 
	Parameter din34_WIDTH bound to: 14 - type: integer 
	Parameter din35_WIDTH bound to: 14 - type: integer 
	Parameter din36_WIDTH bound to: 14 - type: integer 
	Parameter din37_WIDTH bound to: 14 - type: integer 
	Parameter din38_WIDTH bound to: 14 - type: integer 
	Parameter din39_WIDTH bound to: 14 - type: integer 
	Parameter din40_WIDTH bound to: 14 - type: integer 
	Parameter din41_WIDTH bound to: 14 - type: integer 
	Parameter din42_WIDTH bound to: 14 - type: integer 
	Parameter din43_WIDTH bound to: 14 - type: integer 
	Parameter din44_WIDTH bound to: 14 - type: integer 
	Parameter din45_WIDTH bound to: 14 - type: integer 
	Parameter din46_WIDTH bound to: 14 - type: integer 
	Parameter din47_WIDTH bound to: 14 - type: integer 
	Parameter din48_WIDTH bound to: 14 - type: integer 
	Parameter din49_WIDTH bound to: 14 - type: integer 
	Parameter din50_WIDTH bound to: 14 - type: integer 
	Parameter din51_WIDTH bound to: 14 - type: integer 
	Parameter din52_WIDTH bound to: 14 - type: integer 
	Parameter din53_WIDTH bound to: 14 - type: integer 
	Parameter din54_WIDTH bound to: 14 - type: integer 
	Parameter din55_WIDTH bound to: 14 - type: integer 
	Parameter din56_WIDTH bound to: 14 - type: integer 
	Parameter din57_WIDTH bound to: 14 - type: integer 
	Parameter din58_WIDTH bound to: 14 - type: integer 
	Parameter din59_WIDTH bound to: 14 - type: integer 
	Parameter din60_WIDTH bound to: 14 - type: integer 
	Parameter din61_WIDTH bound to: 14 - type: integer 
	Parameter din62_WIDTH bound to: 14 - type: integer 
	Parameter din63_WIDTH bound to: 14 - type: integer 
	Parameter din64_WIDTH bound to: 14 - type: integer 
	Parameter din65_WIDTH bound to: 14 - type: integer 
	Parameter din66_WIDTH bound to: 14 - type: integer 
	Parameter din67_WIDTH bound to: 14 - type: integer 
	Parameter din68_WIDTH bound to: 14 - type: integer 
	Parameter din69_WIDTH bound to: 14 - type: integer 
	Parameter din70_WIDTH bound to: 14 - type: integer 
	Parameter din71_WIDTH bound to: 14 - type: integer 
	Parameter din72_WIDTH bound to: 14 - type: integer 
	Parameter din73_WIDTH bound to: 14 - type: integer 
	Parameter din74_WIDTH bound to: 14 - type: integer 
	Parameter din75_WIDTH bound to: 14 - type: integer 
	Parameter din76_WIDTH bound to: 14 - type: integer 
	Parameter din77_WIDTH bound to: 14 - type: integer 
	Parameter din78_WIDTH bound to: 14 - type: integer 
	Parameter din79_WIDTH bound to: 14 - type: integer 
	Parameter din80_WIDTH bound to: 14 - type: integer 
	Parameter din81_WIDTH bound to: 14 - type: integer 
	Parameter din82_WIDTH bound to: 14 - type: integer 
	Parameter din83_WIDTH bound to: 14 - type: integer 
	Parameter din84_WIDTH bound to: 14 - type: integer 
	Parameter din85_WIDTH bound to: 14 - type: integer 
	Parameter din86_WIDTH bound to: 14 - type: integer 
	Parameter din87_WIDTH bound to: 14 - type: integer 
	Parameter din88_WIDTH bound to: 14 - type: integer 
	Parameter din89_WIDTH bound to: 14 - type: integer 
	Parameter din90_WIDTH bound to: 14 - type: integer 
	Parameter din91_WIDTH bound to: 14 - type: integer 
	Parameter din92_WIDTH bound to: 14 - type: integer 
	Parameter din93_WIDTH bound to: 14 - type: integer 
	Parameter din94_WIDTH bound to: 14 - type: integer 
	Parameter din95_WIDTH bound to: 14 - type: integer 
	Parameter din96_WIDTH bound to: 14 - type: integer 
	Parameter din97_WIDTH bound to: 14 - type: integer 
	Parameter din98_WIDTH bound to: 14 - type: integer 
	Parameter din99_WIDTH bound to: 14 - type: integer 
	Parameter din100_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-3491] module 'model_nexys_pruned_5_hls4ml_prj_5_mux_1007_14_1_1' declared at '/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/model_nexys_pruned_5_hls4ml_prj_5_mux_1007_14_1_1.vhd:10' bound to instance 'model_nexys_pruned_5_hls4ml_prj_5_mux_1007_14_1_1_U165' of component 'model_nexys_pruned_5_hls4ml_prj_5_mux_1007_14_1_1' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_s.vhd:1447]
INFO: [Synth 8-638] synthesizing module 'model_nexys_pruned_5_hls4ml_prj_5_mux_1007_14_1_1' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/model_nexys_pruned_5_hls4ml_prj_5_mux_1007_14_1_1.vhd:221]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 14 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter din2_WIDTH bound to: 14 - type: integer 
	Parameter din3_WIDTH bound to: 14 - type: integer 
	Parameter din4_WIDTH bound to: 14 - type: integer 
	Parameter din5_WIDTH bound to: 14 - type: integer 
	Parameter din6_WIDTH bound to: 14 - type: integer 
	Parameter din7_WIDTH bound to: 14 - type: integer 
	Parameter din8_WIDTH bound to: 14 - type: integer 
	Parameter din9_WIDTH bound to: 14 - type: integer 
	Parameter din10_WIDTH bound to: 14 - type: integer 
	Parameter din11_WIDTH bound to: 14 - type: integer 
	Parameter din12_WIDTH bound to: 14 - type: integer 
	Parameter din13_WIDTH bound to: 14 - type: integer 
	Parameter din14_WIDTH bound to: 14 - type: integer 
	Parameter din15_WIDTH bound to: 14 - type: integer 
	Parameter din16_WIDTH bound to: 14 - type: integer 
	Parameter din17_WIDTH bound to: 14 - type: integer 
	Parameter din18_WIDTH bound to: 14 - type: integer 
	Parameter din19_WIDTH bound to: 14 - type: integer 
	Parameter din20_WIDTH bound to: 14 - type: integer 
	Parameter din21_WIDTH bound to: 14 - type: integer 
	Parameter din22_WIDTH bound to: 14 - type: integer 
	Parameter din23_WIDTH bound to: 14 - type: integer 
	Parameter din24_WIDTH bound to: 14 - type: integer 
	Parameter din25_WIDTH bound to: 14 - type: integer 
	Parameter din26_WIDTH bound to: 14 - type: integer 
	Parameter din27_WIDTH bound to: 14 - type: integer 
	Parameter din28_WIDTH bound to: 14 - type: integer 
	Parameter din29_WIDTH bound to: 14 - type: integer 
	Parameter din30_WIDTH bound to: 14 - type: integer 
	Parameter din31_WIDTH bound to: 14 - type: integer 
	Parameter din32_WIDTH bound to: 14 - type: integer 
	Parameter din33_WIDTH bound to: 14 - type: integer 
	Parameter din34_WIDTH bound to: 14 - type: integer 
	Parameter din35_WIDTH bound to: 14 - type: integer 
	Parameter din36_WIDTH bound to: 14 - type: integer 
	Parameter din37_WIDTH bound to: 14 - type: integer 
	Parameter din38_WIDTH bound to: 14 - type: integer 
	Parameter din39_WIDTH bound to: 14 - type: integer 
	Parameter din40_WIDTH bound to: 14 - type: integer 
	Parameter din41_WIDTH bound to: 14 - type: integer 
	Parameter din42_WIDTH bound to: 14 - type: integer 
	Parameter din43_WIDTH bound to: 14 - type: integer 
	Parameter din44_WIDTH bound to: 14 - type: integer 
	Parameter din45_WIDTH bound to: 14 - type: integer 
	Parameter din46_WIDTH bound to: 14 - type: integer 
	Parameter din47_WIDTH bound to: 14 - type: integer 
	Parameter din48_WIDTH bound to: 14 - type: integer 
	Parameter din49_WIDTH bound to: 14 - type: integer 
	Parameter din50_WIDTH bound to: 14 - type: integer 
	Parameter din51_WIDTH bound to: 14 - type: integer 
	Parameter din52_WIDTH bound to: 14 - type: integer 
	Parameter din53_WIDTH bound to: 14 - type: integer 
	Parameter din54_WIDTH bound to: 14 - type: integer 
	Parameter din55_WIDTH bound to: 14 - type: integer 
	Parameter din56_WIDTH bound to: 14 - type: integer 
	Parameter din57_WIDTH bound to: 14 - type: integer 
	Parameter din58_WIDTH bound to: 14 - type: integer 
	Parameter din59_WIDTH bound to: 14 - type: integer 
	Parameter din60_WIDTH bound to: 14 - type: integer 
	Parameter din61_WIDTH bound to: 14 - type: integer 
	Parameter din62_WIDTH bound to: 14 - type: integer 
	Parameter din63_WIDTH bound to: 14 - type: integer 
	Parameter din64_WIDTH bound to: 14 - type: integer 
	Parameter din65_WIDTH bound to: 14 - type: integer 
	Parameter din66_WIDTH bound to: 14 - type: integer 
	Parameter din67_WIDTH bound to: 14 - type: integer 
	Parameter din68_WIDTH bound to: 14 - type: integer 
	Parameter din69_WIDTH bound to: 14 - type: integer 
	Parameter din70_WIDTH bound to: 14 - type: integer 
	Parameter din71_WIDTH bound to: 14 - type: integer 
	Parameter din72_WIDTH bound to: 14 - type: integer 
	Parameter din73_WIDTH bound to: 14 - type: integer 
	Parameter din74_WIDTH bound to: 14 - type: integer 
	Parameter din75_WIDTH bound to: 14 - type: integer 
	Parameter din76_WIDTH bound to: 14 - type: integer 
	Parameter din77_WIDTH bound to: 14 - type: integer 
	Parameter din78_WIDTH bound to: 14 - type: integer 
	Parameter din79_WIDTH bound to: 14 - type: integer 
	Parameter din80_WIDTH bound to: 14 - type: integer 
	Parameter din81_WIDTH bound to: 14 - type: integer 
	Parameter din82_WIDTH bound to: 14 - type: integer 
	Parameter din83_WIDTH bound to: 14 - type: integer 
	Parameter din84_WIDTH bound to: 14 - type: integer 
	Parameter din85_WIDTH bound to: 14 - type: integer 
	Parameter din86_WIDTH bound to: 14 - type: integer 
	Parameter din87_WIDTH bound to: 14 - type: integer 
	Parameter din88_WIDTH bound to: 14 - type: integer 
	Parameter din89_WIDTH bound to: 14 - type: integer 
	Parameter din90_WIDTH bound to: 14 - type: integer 
	Parameter din91_WIDTH bound to: 14 - type: integer 
	Parameter din92_WIDTH bound to: 14 - type: integer 
	Parameter din93_WIDTH bound to: 14 - type: integer 
	Parameter din94_WIDTH bound to: 14 - type: integer 
	Parameter din95_WIDTH bound to: 14 - type: integer 
	Parameter din96_WIDTH bound to: 14 - type: integer 
	Parameter din97_WIDTH bound to: 14 - type: integer 
	Parameter din98_WIDTH bound to: 14 - type: integer 
	Parameter din99_WIDTH bound to: 14 - type: integer 
	Parameter din100_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'model_nexys_pruned_5_hls4ml_prj_5_mux_1007_14_1_1' (37#1) [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/model_nexys_pruned_5_hls4ml_prj_5_mux_1007_14_1_1.vhd:221]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 14 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter din2_WIDTH bound to: 14 - type: integer 
	Parameter din3_WIDTH bound to: 14 - type: integer 
	Parameter din4_WIDTH bound to: 14 - type: integer 
	Parameter din5_WIDTH bound to: 14 - type: integer 
	Parameter din6_WIDTH bound to: 14 - type: integer 
	Parameter din7_WIDTH bound to: 14 - type: integer 
	Parameter din8_WIDTH bound to: 14 - type: integer 
	Parameter din9_WIDTH bound to: 14 - type: integer 
	Parameter din10_WIDTH bound to: 14 - type: integer 
	Parameter din11_WIDTH bound to: 14 - type: integer 
	Parameter din12_WIDTH bound to: 14 - type: integer 
	Parameter din13_WIDTH bound to: 14 - type: integer 
	Parameter din14_WIDTH bound to: 14 - type: integer 
	Parameter din15_WIDTH bound to: 14 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-3491] module 'model_nexys_pruned_5_hls4ml_prj_5_mux_164_14_1_1' declared at '/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/model_nexys_pruned_5_hls4ml_prj_5_mux_164_14_1_1.vhd:10' bound to instance 'model_nexys_pruned_5_hls4ml_prj_5_mux_164_14_1_1_U166' of component 'model_nexys_pruned_5_hls4ml_prj_5_mux_164_14_1_1' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_s.vhd:1657]
INFO: [Synth 8-638] synthesizing module 'model_nexys_pruned_5_hls4ml_prj_5_mux_164_14_1_1' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/model_nexys_pruned_5_hls4ml_prj_5_mux_164_14_1_1.vhd:53]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 14 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter din2_WIDTH bound to: 14 - type: integer 
	Parameter din3_WIDTH bound to: 14 - type: integer 
	Parameter din4_WIDTH bound to: 14 - type: integer 
	Parameter din5_WIDTH bound to: 14 - type: integer 
	Parameter din6_WIDTH bound to: 14 - type: integer 
	Parameter din7_WIDTH bound to: 14 - type: integer 
	Parameter din8_WIDTH bound to: 14 - type: integer 
	Parameter din9_WIDTH bound to: 14 - type: integer 
	Parameter din10_WIDTH bound to: 14 - type: integer 
	Parameter din11_WIDTH bound to: 14 - type: integer 
	Parameter din12_WIDTH bound to: 14 - type: integer 
	Parameter din13_WIDTH bound to: 14 - type: integer 
	Parameter din14_WIDTH bound to: 14 - type: integer 
	Parameter din15_WIDTH bound to: 14 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'model_nexys_pruned_5_hls4ml_prj_5_mux_164_14_1_1' (38#1) [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/model_nexys_pruned_5_hls4ml_prj_5_mux_164_14_1_1.vhd:53]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 14 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter din2_WIDTH bound to: 14 - type: integer 
	Parameter din3_WIDTH bound to: 14 - type: integer 
	Parameter din4_WIDTH bound to: 14 - type: integer 
	Parameter din5_WIDTH bound to: 14 - type: integer 
	Parameter din6_WIDTH bound to: 14 - type: integer 
	Parameter din7_WIDTH bound to: 14 - type: integer 
	Parameter din8_WIDTH bound to: 14 - type: integer 
	Parameter din9_WIDTH bound to: 14 - type: integer 
	Parameter din10_WIDTH bound to: 14 - type: integer 
	Parameter din11_WIDTH bound to: 14 - type: integer 
	Parameter din12_WIDTH bound to: 14 - type: integer 
	Parameter din13_WIDTH bound to: 14 - type: integer 
	Parameter din14_WIDTH bound to: 14 - type: integer 
	Parameter din15_WIDTH bound to: 14 - type: integer 
	Parameter din16_WIDTH bound to: 14 - type: integer 
	Parameter din17_WIDTH bound to: 14 - type: integer 
	Parameter din18_WIDTH bound to: 14 - type: integer 
	Parameter din19_WIDTH bound to: 14 - type: integer 
	Parameter din20_WIDTH bound to: 14 - type: integer 
	Parameter din21_WIDTH bound to: 14 - type: integer 
	Parameter din22_WIDTH bound to: 14 - type: integer 
	Parameter din23_WIDTH bound to: 14 - type: integer 
	Parameter din24_WIDTH bound to: 14 - type: integer 
	Parameter din25_WIDTH bound to: 14 - type: integer 
	Parameter din26_WIDTH bound to: 14 - type: integer 
	Parameter din27_WIDTH bound to: 14 - type: integer 
	Parameter din28_WIDTH bound to: 14 - type: integer 
	Parameter din29_WIDTH bound to: 14 - type: integer 
	Parameter din30_WIDTH bound to: 14 - type: integer 
	Parameter din31_WIDTH bound to: 14 - type: integer 
	Parameter din32_WIDTH bound to: 14 - type: integer 
	Parameter din33_WIDTH bound to: 14 - type: integer 
	Parameter din34_WIDTH bound to: 14 - type: integer 
	Parameter din35_WIDTH bound to: 14 - type: integer 
	Parameter din36_WIDTH bound to: 14 - type: integer 
	Parameter din37_WIDTH bound to: 14 - type: integer 
	Parameter din38_WIDTH bound to: 14 - type: integer 
	Parameter din39_WIDTH bound to: 14 - type: integer 
	Parameter din40_WIDTH bound to: 14 - type: integer 
	Parameter din41_WIDTH bound to: 14 - type: integer 
	Parameter din42_WIDTH bound to: 14 - type: integer 
	Parameter din43_WIDTH bound to: 14 - type: integer 
	Parameter din44_WIDTH bound to: 14 - type: integer 
	Parameter din45_WIDTH bound to: 14 - type: integer 
	Parameter din46_WIDTH bound to: 14 - type: integer 
	Parameter din47_WIDTH bound to: 14 - type: integer 
	Parameter din48_WIDTH bound to: 14 - type: integer 
	Parameter din49_WIDTH bound to: 14 - type: integer 
	Parameter din50_WIDTH bound to: 14 - type: integer 
	Parameter din51_WIDTH bound to: 14 - type: integer 
	Parameter din52_WIDTH bound to: 14 - type: integer 
	Parameter din53_WIDTH bound to: 14 - type: integer 
	Parameter din54_WIDTH bound to: 14 - type: integer 
	Parameter din55_WIDTH bound to: 14 - type: integer 
	Parameter din56_WIDTH bound to: 14 - type: integer 
	Parameter din57_WIDTH bound to: 14 - type: integer 
	Parameter din58_WIDTH bound to: 14 - type: integer 
	Parameter din59_WIDTH bound to: 14 - type: integer 
	Parameter din60_WIDTH bound to: 14 - type: integer 
	Parameter din61_WIDTH bound to: 14 - type: integer 
	Parameter din62_WIDTH bound to: 14 - type: integer 
	Parameter din63_WIDTH bound to: 14 - type: integer 
	Parameter din64_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-3491] module 'model_nexys_pruned_5_hls4ml_prj_5_mux_646_14_1_1' declared at '/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/model_nexys_pruned_5_hls4ml_prj_5_mux_646_14_1_1.vhd:10' bound to instance 'model_nexys_pruned_5_hls4ml_prj_5_mux_646_14_1_1_U167' of component 'model_nexys_pruned_5_hls4ml_prj_5_mux_646_14_1_1' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_s.vhd:1699]
INFO: [Synth 8-638] synthesizing module 'model_nexys_pruned_5_hls4ml_prj_5_mux_646_14_1_1' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/model_nexys_pruned_5_hls4ml_prj_5_mux_646_14_1_1.vhd:149]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 14 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter din2_WIDTH bound to: 14 - type: integer 
	Parameter din3_WIDTH bound to: 14 - type: integer 
	Parameter din4_WIDTH bound to: 14 - type: integer 
	Parameter din5_WIDTH bound to: 14 - type: integer 
	Parameter din6_WIDTH bound to: 14 - type: integer 
	Parameter din7_WIDTH bound to: 14 - type: integer 
	Parameter din8_WIDTH bound to: 14 - type: integer 
	Parameter din9_WIDTH bound to: 14 - type: integer 
	Parameter din10_WIDTH bound to: 14 - type: integer 
	Parameter din11_WIDTH bound to: 14 - type: integer 
	Parameter din12_WIDTH bound to: 14 - type: integer 
	Parameter din13_WIDTH bound to: 14 - type: integer 
	Parameter din14_WIDTH bound to: 14 - type: integer 
	Parameter din15_WIDTH bound to: 14 - type: integer 
	Parameter din16_WIDTH bound to: 14 - type: integer 
	Parameter din17_WIDTH bound to: 14 - type: integer 
	Parameter din18_WIDTH bound to: 14 - type: integer 
	Parameter din19_WIDTH bound to: 14 - type: integer 
	Parameter din20_WIDTH bound to: 14 - type: integer 
	Parameter din21_WIDTH bound to: 14 - type: integer 
	Parameter din22_WIDTH bound to: 14 - type: integer 
	Parameter din23_WIDTH bound to: 14 - type: integer 
	Parameter din24_WIDTH bound to: 14 - type: integer 
	Parameter din25_WIDTH bound to: 14 - type: integer 
	Parameter din26_WIDTH bound to: 14 - type: integer 
	Parameter din27_WIDTH bound to: 14 - type: integer 
	Parameter din28_WIDTH bound to: 14 - type: integer 
	Parameter din29_WIDTH bound to: 14 - type: integer 
	Parameter din30_WIDTH bound to: 14 - type: integer 
	Parameter din31_WIDTH bound to: 14 - type: integer 
	Parameter din32_WIDTH bound to: 14 - type: integer 
	Parameter din33_WIDTH bound to: 14 - type: integer 
	Parameter din34_WIDTH bound to: 14 - type: integer 
	Parameter din35_WIDTH bound to: 14 - type: integer 
	Parameter din36_WIDTH bound to: 14 - type: integer 
	Parameter din37_WIDTH bound to: 14 - type: integer 
	Parameter din38_WIDTH bound to: 14 - type: integer 
	Parameter din39_WIDTH bound to: 14 - type: integer 
	Parameter din40_WIDTH bound to: 14 - type: integer 
	Parameter din41_WIDTH bound to: 14 - type: integer 
	Parameter din42_WIDTH bound to: 14 - type: integer 
	Parameter din43_WIDTH bound to: 14 - type: integer 
	Parameter din44_WIDTH bound to: 14 - type: integer 
	Parameter din45_WIDTH bound to: 14 - type: integer 
	Parameter din46_WIDTH bound to: 14 - type: integer 
	Parameter din47_WIDTH bound to: 14 - type: integer 
	Parameter din48_WIDTH bound to: 14 - type: integer 
	Parameter din49_WIDTH bound to: 14 - type: integer 
	Parameter din50_WIDTH bound to: 14 - type: integer 
	Parameter din51_WIDTH bound to: 14 - type: integer 
	Parameter din52_WIDTH bound to: 14 - type: integer 
	Parameter din53_WIDTH bound to: 14 - type: integer 
	Parameter din54_WIDTH bound to: 14 - type: integer 
	Parameter din55_WIDTH bound to: 14 - type: integer 
	Parameter din56_WIDTH bound to: 14 - type: integer 
	Parameter din57_WIDTH bound to: 14 - type: integer 
	Parameter din58_WIDTH bound to: 14 - type: integer 
	Parameter din59_WIDTH bound to: 14 - type: integer 
	Parameter din60_WIDTH bound to: 14 - type: integer 
	Parameter din61_WIDTH bound to: 14 - type: integer 
	Parameter din62_WIDTH bound to: 14 - type: integer 
	Parameter din63_WIDTH bound to: 14 - type: integer 
	Parameter din64_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'model_nexys_pruned_5_hls4ml_prj_5_mux_646_14_1_1' (39#1) [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/model_nexys_pruned_5_hls4ml_prj_5_mux_646_14_1_1.vhd:149]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 14 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter din2_WIDTH bound to: 14 - type: integer 
	Parameter din3_WIDTH bound to: 14 - type: integer 
	Parameter din4_WIDTH bound to: 14 - type: integer 
	Parameter din5_WIDTH bound to: 14 - type: integer 
	Parameter din6_WIDTH bound to: 14 - type: integer 
	Parameter din7_WIDTH bound to: 14 - type: integer 
	Parameter din8_WIDTH bound to: 14 - type: integer 
	Parameter din9_WIDTH bound to: 14 - type: integer 
	Parameter din10_WIDTH bound to: 14 - type: integer 
	Parameter din11_WIDTH bound to: 14 - type: integer 
	Parameter din12_WIDTH bound to: 14 - type: integer 
	Parameter din13_WIDTH bound to: 14 - type: integer 
	Parameter din14_WIDTH bound to: 14 - type: integer 
	Parameter din15_WIDTH bound to: 14 - type: integer 
	Parameter din16_WIDTH bound to: 14 - type: integer 
	Parameter din17_WIDTH bound to: 14 - type: integer 
	Parameter din18_WIDTH bound to: 14 - type: integer 
	Parameter din19_WIDTH bound to: 14 - type: integer 
	Parameter din20_WIDTH bound to: 14 - type: integer 
	Parameter din21_WIDTH bound to: 14 - type: integer 
	Parameter din22_WIDTH bound to: 14 - type: integer 
	Parameter din23_WIDTH bound to: 14 - type: integer 
	Parameter din24_WIDTH bound to: 14 - type: integer 
	Parameter din25_WIDTH bound to: 14 - type: integer 
	Parameter din26_WIDTH bound to: 14 - type: integer 
	Parameter din27_WIDTH bound to: 14 - type: integer 
	Parameter din28_WIDTH bound to: 14 - type: integer 
	Parameter din29_WIDTH bound to: 14 - type: integer 
	Parameter din30_WIDTH bound to: 14 - type: integer 
	Parameter din31_WIDTH bound to: 14 - type: integer 
	Parameter din32_WIDTH bound to: 14 - type: integer 
	Parameter din33_WIDTH bound to: 14 - type: integer 
	Parameter din34_WIDTH bound to: 14 - type: integer 
	Parameter din35_WIDTH bound to: 14 - type: integer 
	Parameter din36_WIDTH bound to: 14 - type: integer 
	Parameter din37_WIDTH bound to: 14 - type: integer 
	Parameter din38_WIDTH bound to: 14 - type: integer 
	Parameter din39_WIDTH bound to: 14 - type: integer 
	Parameter din40_WIDTH bound to: 14 - type: integer 
	Parameter din41_WIDTH bound to: 14 - type: integer 
	Parameter din42_WIDTH bound to: 14 - type: integer 
	Parameter din43_WIDTH bound to: 14 - type: integer 
	Parameter din44_WIDTH bound to: 14 - type: integer 
	Parameter din45_WIDTH bound to: 14 - type: integer 
	Parameter din46_WIDTH bound to: 14 - type: integer 
	Parameter din47_WIDTH bound to: 14 - type: integer 
	Parameter din48_WIDTH bound to: 14 - type: integer 
	Parameter din49_WIDTH bound to: 14 - type: integer 
	Parameter din50_WIDTH bound to: 14 - type: integer 
	Parameter din51_WIDTH bound to: 14 - type: integer 
	Parameter din52_WIDTH bound to: 14 - type: integer 
	Parameter din53_WIDTH bound to: 14 - type: integer 
	Parameter din54_WIDTH bound to: 14 - type: integer 
	Parameter din55_WIDTH bound to: 14 - type: integer 
	Parameter din56_WIDTH bound to: 14 - type: integer 
	Parameter din57_WIDTH bound to: 14 - type: integer 
	Parameter din58_WIDTH bound to: 14 - type: integer 
	Parameter din59_WIDTH bound to: 14 - type: integer 
	Parameter din60_WIDTH bound to: 14 - type: integer 
	Parameter din61_WIDTH bound to: 14 - type: integer 
	Parameter din62_WIDTH bound to: 14 - type: integer 
	Parameter din63_WIDTH bound to: 14 - type: integer 
	Parameter din64_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-3491] module 'model_nexys_pruned_5_hls4ml_prj_5_mux_646_14_1_1' declared at '/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/model_nexys_pruned_5_hls4ml_prj_5_mux_646_14_1_1.vhd:10' bound to instance 'model_nexys_pruned_5_hls4ml_prj_5_mux_646_14_1_1_U168' of component 'model_nexys_pruned_5_hls4ml_prj_5_mux_646_14_1_1' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_s.vhd:1837]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 14 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter din2_WIDTH bound to: 14 - type: integer 
	Parameter din3_WIDTH bound to: 14 - type: integer 
	Parameter din4_WIDTH bound to: 14 - type: integer 
	Parameter din5_WIDTH bound to: 14 - type: integer 
	Parameter din6_WIDTH bound to: 14 - type: integer 
	Parameter din7_WIDTH bound to: 14 - type: integer 
	Parameter din8_WIDTH bound to: 14 - type: integer 
	Parameter din9_WIDTH bound to: 14 - type: integer 
	Parameter din10_WIDTH bound to: 14 - type: integer 
	Parameter din11_WIDTH bound to: 14 - type: integer 
	Parameter din12_WIDTH bound to: 14 - type: integer 
	Parameter din13_WIDTH bound to: 14 - type: integer 
	Parameter din14_WIDTH bound to: 14 - type: integer 
	Parameter din15_WIDTH bound to: 14 - type: integer 
	Parameter din16_WIDTH bound to: 14 - type: integer 
	Parameter din17_WIDTH bound to: 14 - type: integer 
	Parameter din18_WIDTH bound to: 14 - type: integer 
	Parameter din19_WIDTH bound to: 14 - type: integer 
	Parameter din20_WIDTH bound to: 14 - type: integer 
	Parameter din21_WIDTH bound to: 14 - type: integer 
	Parameter din22_WIDTH bound to: 14 - type: integer 
	Parameter din23_WIDTH bound to: 14 - type: integer 
	Parameter din24_WIDTH bound to: 14 - type: integer 
	Parameter din25_WIDTH bound to: 14 - type: integer 
	Parameter din26_WIDTH bound to: 14 - type: integer 
	Parameter din27_WIDTH bound to: 14 - type: integer 
	Parameter din28_WIDTH bound to: 14 - type: integer 
	Parameter din29_WIDTH bound to: 14 - type: integer 
	Parameter din30_WIDTH bound to: 14 - type: integer 
	Parameter din31_WIDTH bound to: 14 - type: integer 
	Parameter din32_WIDTH bound to: 14 - type: integer 
	Parameter din33_WIDTH bound to: 14 - type: integer 
	Parameter din34_WIDTH bound to: 14 - type: integer 
	Parameter din35_WIDTH bound to: 14 - type: integer 
	Parameter din36_WIDTH bound to: 14 - type: integer 
	Parameter din37_WIDTH bound to: 14 - type: integer 
	Parameter din38_WIDTH bound to: 14 - type: integer 
	Parameter din39_WIDTH bound to: 14 - type: integer 
	Parameter din40_WIDTH bound to: 14 - type: integer 
	Parameter din41_WIDTH bound to: 14 - type: integer 
	Parameter din42_WIDTH bound to: 14 - type: integer 
	Parameter din43_WIDTH bound to: 14 - type: integer 
	Parameter din44_WIDTH bound to: 14 - type: integer 
	Parameter din45_WIDTH bound to: 14 - type: integer 
	Parameter din46_WIDTH bound to: 14 - type: integer 
	Parameter din47_WIDTH bound to: 14 - type: integer 
	Parameter din48_WIDTH bound to: 14 - type: integer 
	Parameter din49_WIDTH bound to: 14 - type: integer 
	Parameter din50_WIDTH bound to: 14 - type: integer 
	Parameter din51_WIDTH bound to: 14 - type: integer 
	Parameter din52_WIDTH bound to: 14 - type: integer 
	Parameter din53_WIDTH bound to: 14 - type: integer 
	Parameter din54_WIDTH bound to: 14 - type: integer 
	Parameter din55_WIDTH bound to: 14 - type: integer 
	Parameter din56_WIDTH bound to: 14 - type: integer 
	Parameter din57_WIDTH bound to: 14 - type: integer 
	Parameter din58_WIDTH bound to: 14 - type: integer 
	Parameter din59_WIDTH bound to: 14 - type: integer 
	Parameter din60_WIDTH bound to: 14 - type: integer 
	Parameter din61_WIDTH bound to: 14 - type: integer 
	Parameter din62_WIDTH bound to: 14 - type: integer 
	Parameter din63_WIDTH bound to: 14 - type: integer 
	Parameter din64_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-3491] module 'model_nexys_pruned_5_hls4ml_prj_5_mux_646_14_1_1' declared at '/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/model_nexys_pruned_5_hls4ml_prj_5_mux_646_14_1_1.vhd:10' bound to instance 'model_nexys_pruned_5_hls4ml_prj_5_mux_646_14_1_1_U169' of component 'model_nexys_pruned_5_hls4ml_prj_5_mux_646_14_1_1' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_s.vhd:1975]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 14 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter din2_WIDTH bound to: 14 - type: integer 
	Parameter din3_WIDTH bound to: 14 - type: integer 
	Parameter din4_WIDTH bound to: 14 - type: integer 
	Parameter din5_WIDTH bound to: 14 - type: integer 
	Parameter din6_WIDTH bound to: 14 - type: integer 
	Parameter din7_WIDTH bound to: 14 - type: integer 
	Parameter din8_WIDTH bound to: 14 - type: integer 
	Parameter din9_WIDTH bound to: 14 - type: integer 
	Parameter din10_WIDTH bound to: 14 - type: integer 
	Parameter din11_WIDTH bound to: 14 - type: integer 
	Parameter din12_WIDTH bound to: 14 - type: integer 
	Parameter din13_WIDTH bound to: 14 - type: integer 
	Parameter din14_WIDTH bound to: 14 - type: integer 
	Parameter din15_WIDTH bound to: 14 - type: integer 
	Parameter din16_WIDTH bound to: 14 - type: integer 
	Parameter din17_WIDTH bound to: 14 - type: integer 
	Parameter din18_WIDTH bound to: 14 - type: integer 
	Parameter din19_WIDTH bound to: 14 - type: integer 
	Parameter din20_WIDTH bound to: 14 - type: integer 
	Parameter din21_WIDTH bound to: 14 - type: integer 
	Parameter din22_WIDTH bound to: 14 - type: integer 
	Parameter din23_WIDTH bound to: 14 - type: integer 
	Parameter din24_WIDTH bound to: 14 - type: integer 
	Parameter din25_WIDTH bound to: 14 - type: integer 
	Parameter din26_WIDTH bound to: 14 - type: integer 
	Parameter din27_WIDTH bound to: 14 - type: integer 
	Parameter din28_WIDTH bound to: 14 - type: integer 
	Parameter din29_WIDTH bound to: 14 - type: integer 
	Parameter din30_WIDTH bound to: 14 - type: integer 
	Parameter din31_WIDTH bound to: 14 - type: integer 
	Parameter din32_WIDTH bound to: 14 - type: integer 
	Parameter din33_WIDTH bound to: 14 - type: integer 
	Parameter din34_WIDTH bound to: 14 - type: integer 
	Parameter din35_WIDTH bound to: 14 - type: integer 
	Parameter din36_WIDTH bound to: 14 - type: integer 
	Parameter din37_WIDTH bound to: 14 - type: integer 
	Parameter din38_WIDTH bound to: 14 - type: integer 
	Parameter din39_WIDTH bound to: 14 - type: integer 
	Parameter din40_WIDTH bound to: 14 - type: integer 
	Parameter din41_WIDTH bound to: 14 - type: integer 
	Parameter din42_WIDTH bound to: 14 - type: integer 
	Parameter din43_WIDTH bound to: 14 - type: integer 
	Parameter din44_WIDTH bound to: 14 - type: integer 
	Parameter din45_WIDTH bound to: 14 - type: integer 
	Parameter din46_WIDTH bound to: 14 - type: integer 
	Parameter din47_WIDTH bound to: 14 - type: integer 
	Parameter din48_WIDTH bound to: 14 - type: integer 
	Parameter din49_WIDTH bound to: 14 - type: integer 
	Parameter din50_WIDTH bound to: 14 - type: integer 
	Parameter din51_WIDTH bound to: 14 - type: integer 
	Parameter din52_WIDTH bound to: 14 - type: integer 
	Parameter din53_WIDTH bound to: 14 - type: integer 
	Parameter din54_WIDTH bound to: 14 - type: integer 
	Parameter din55_WIDTH bound to: 14 - type: integer 
	Parameter din56_WIDTH bound to: 14 - type: integer 
	Parameter din57_WIDTH bound to: 14 - type: integer 
	Parameter din58_WIDTH bound to: 14 - type: integer 
	Parameter din59_WIDTH bound to: 14 - type: integer 
	Parameter din60_WIDTH bound to: 14 - type: integer 
	Parameter din61_WIDTH bound to: 14 - type: integer 
	Parameter din62_WIDTH bound to: 14 - type: integer 
	Parameter din63_WIDTH bound to: 14 - type: integer 
	Parameter din64_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-3491] module 'model_nexys_pruned_5_hls4ml_prj_5_mux_646_14_1_1' declared at '/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/model_nexys_pruned_5_hls4ml_prj_5_mux_646_14_1_1.vhd:10' bound to instance 'model_nexys_pruned_5_hls4ml_prj_5_mux_646_14_1_1_U170' of component 'model_nexys_pruned_5_hls4ml_prj_5_mux_646_14_1_1' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_s.vhd:2113]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 14 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 23 - type: integer 
INFO: [Synth 8-3491] module 'model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_14s_23_3_1' declared at '/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_14s_23_3_1.vhd:49' bound to instance 'model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_14s_23_3_1_U171' of component 'model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_14s_23_3_1' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_s.vhd:2251]
INFO: [Synth 8-638] synthesizing module 'model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_14s_23_3_1' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_14s_23_3_1.vhd:65]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 14 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 23 - type: integer 
INFO: [Synth 8-3491] module 'model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_14s_23_3_1_DSP48_4' declared at '/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_14s_23_3_1.vhd:6' bound to instance 'model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_14s_23_3_1_DSP48_4_U' of component 'model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_14s_23_3_1_DSP48_4' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_14s_23_3_1.vhd:79]
INFO: [Synth 8-638] synthesizing module 'model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_14s_23_3_1_DSP48_4' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_14s_23_3_1.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_14s_23_3_1_DSP48_4' (40#1) [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_14s_23_3_1.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_14s_23_3_1' (41#1) [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_14s_23_3_1.vhd:65]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 14 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 23 - type: integer 
INFO: [Synth 8-3491] module 'model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_14s_23_3_1' declared at '/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_14s_23_3_1.vhd:49' bound to instance 'model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_14s_23_3_1_U172' of component 'model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_14s_23_3_1' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_s.vhd:2266]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 14 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 23 - type: integer 
INFO: [Synth 8-3491] module 'model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_14s_23_3_1' declared at '/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_14s_23_3_1.vhd:49' bound to instance 'model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_14s_23_3_1_U173' of component 'model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_14s_23_3_1' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_s.vhd:2281]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 14 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 23 - type: integer 
INFO: [Synth 8-3491] module 'model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_14s_23_3_1' declared at '/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_14s_23_3_1.vhd:49' bound to instance 'model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_14s_23_3_1_U174' of component 'model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_14s_23_3_1' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_s.vhd:2296]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 14 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 23 - type: integer 
INFO: [Synth 8-3491] module 'model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_9s_23_3_1' declared at '/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_9s_23_3_1.vhd:49' bound to instance 'model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_9s_23_3_1_U175' of component 'model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_9s_23_3_1' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_s.vhd:2311]
INFO: [Synth 8-638] synthesizing module 'model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_9s_23_3_1' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_9s_23_3_1.vhd:65]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 14 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 23 - type: integer 
INFO: [Synth 8-3491] module 'model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_9s_23_3_1_DSP48_5' declared at '/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_9s_23_3_1.vhd:6' bound to instance 'model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_9s_23_3_1_DSP48_5_U' of component 'model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_9s_23_3_1_DSP48_5' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_9s_23_3_1.vhd:79]
INFO: [Synth 8-638] synthesizing module 'model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_9s_23_3_1_DSP48_5' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_9s_23_3_1.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_9s_23_3_1_DSP48_5' (42#1) [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_9s_23_3_1.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_9s_23_3_1' (43#1) [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_9s_23_3_1.vhd:65]
INFO: [Synth 8-256] done synthesizing module 'dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_s' (44#1) [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_s.vhd:174]
INFO: [Synth 8-3491] module 'relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config10_s' declared at '/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config10_s.vhd:12' bound to instance 'relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config10_U0' of component 'relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config10_s' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/model_nexys_pruned_5_hls4ml_prj_5.vhd:3867]
INFO: [Synth 8-638] synthesizing module 'relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config10_s' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config10_s.vhd:124]
INFO: [Synth 8-256] done synthesizing module 'relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config10_s' (45#1) [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config10_s.vhd:124]
INFO: [Synth 8-3491] module 'dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config11_s' declared at '/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config11_s.vhd:12' bound to instance 'dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config11_U0' of component 'dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config11_s' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/model_nexys_pruned_5_hls4ml_prj_5.vhd:3977]
INFO: [Synth 8-638] synthesizing module 'dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config11_s' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config11_s.vhd:75]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 50 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config11_s_w1eOg' declared at '/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config11_s_w1eOg.vhd:72' bound to instance 'w11_V_U' of component 'dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config11_s_w1eOg' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config11_s.vhd:497]
INFO: [Synth 8-638] synthesizing module 'dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config11_s_w1eOg' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config11_s_w1eOg.vhd:85]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 50 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config11_s_w1eOg_rom' declared at '/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config11_s_w1eOg.vhd:9' bound to instance 'dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config11_s_w1eOg_rom_U' of component 'dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config11_s_w1eOg_rom' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config11_s_w1eOg.vhd:97]
INFO: [Synth 8-638] synthesizing module 'dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config11_s_w1eOg_rom' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config11_s_w1eOg.vhd:24]
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 50 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config11_s_w1eOg_rom' (46#1) [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config11_s_w1eOg.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config11_s_w1eOg' (47#1) [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config11_s_w1eOg.vhd:85]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 14 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter din2_WIDTH bound to: 14 - type: integer 
	Parameter din3_WIDTH bound to: 14 - type: integer 
	Parameter din4_WIDTH bound to: 14 - type: integer 
	Parameter din5_WIDTH bound to: 14 - type: integer 
	Parameter din6_WIDTH bound to: 14 - type: integer 
	Parameter din7_WIDTH bound to: 14 - type: integer 
	Parameter din8_WIDTH bound to: 14 - type: integer 
	Parameter din9_WIDTH bound to: 14 - type: integer 
	Parameter din10_WIDTH bound to: 14 - type: integer 
	Parameter din11_WIDTH bound to: 14 - type: integer 
	Parameter din12_WIDTH bound to: 14 - type: integer 
	Parameter din13_WIDTH bound to: 14 - type: integer 
	Parameter din14_WIDTH bound to: 14 - type: integer 
	Parameter din15_WIDTH bound to: 14 - type: integer 
	Parameter din16_WIDTH bound to: 14 - type: integer 
	Parameter din17_WIDTH bound to: 14 - type: integer 
	Parameter din18_WIDTH bound to: 14 - type: integer 
	Parameter din19_WIDTH bound to: 14 - type: integer 
	Parameter din20_WIDTH bound to: 14 - type: integer 
	Parameter din21_WIDTH bound to: 14 - type: integer 
	Parameter din22_WIDTH bound to: 14 - type: integer 
	Parameter din23_WIDTH bound to: 14 - type: integer 
	Parameter din24_WIDTH bound to: 14 - type: integer 
	Parameter din25_WIDTH bound to: 14 - type: integer 
	Parameter din26_WIDTH bound to: 14 - type: integer 
	Parameter din27_WIDTH bound to: 14 - type: integer 
	Parameter din28_WIDTH bound to: 14 - type: integer 
	Parameter din29_WIDTH bound to: 14 - type: integer 
	Parameter din30_WIDTH bound to: 14 - type: integer 
	Parameter din31_WIDTH bound to: 14 - type: integer 
	Parameter din32_WIDTH bound to: 14 - type: integer 
	Parameter din33_WIDTH bound to: 14 - type: integer 
	Parameter din34_WIDTH bound to: 14 - type: integer 
	Parameter din35_WIDTH bound to: 14 - type: integer 
	Parameter din36_WIDTH bound to: 14 - type: integer 
	Parameter din37_WIDTH bound to: 14 - type: integer 
	Parameter din38_WIDTH bound to: 14 - type: integer 
	Parameter din39_WIDTH bound to: 14 - type: integer 
	Parameter din40_WIDTH bound to: 14 - type: integer 
	Parameter din41_WIDTH bound to: 14 - type: integer 
	Parameter din42_WIDTH bound to: 14 - type: integer 
	Parameter din43_WIDTH bound to: 14 - type: integer 
	Parameter din44_WIDTH bound to: 14 - type: integer 
	Parameter din45_WIDTH bound to: 14 - type: integer 
	Parameter din46_WIDTH bound to: 14 - type: integer 
	Parameter din47_WIDTH bound to: 14 - type: integer 
	Parameter din48_WIDTH bound to: 14 - type: integer 
	Parameter din49_WIDTH bound to: 14 - type: integer 
	Parameter din50_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-3491] module 'model_nexys_pruned_5_hls4ml_prj_5_mux_506_14_1_1' declared at '/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/model_nexys_pruned_5_hls4ml_prj_5_mux_506_14_1_1.vhd:10' bound to instance 'model_nexys_pruned_5_hls4ml_prj_5_mux_506_14_1_1_U333' of component 'model_nexys_pruned_5_hls4ml_prj_5_mux_506_14_1_1' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config11_s.vhd:509]
INFO: [Synth 8-638] synthesizing module 'model_nexys_pruned_5_hls4ml_prj_5_mux_506_14_1_1' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/model_nexys_pruned_5_hls4ml_prj_5_mux_506_14_1_1.vhd:121]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 14 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter din2_WIDTH bound to: 14 - type: integer 
	Parameter din3_WIDTH bound to: 14 - type: integer 
	Parameter din4_WIDTH bound to: 14 - type: integer 
	Parameter din5_WIDTH bound to: 14 - type: integer 
	Parameter din6_WIDTH bound to: 14 - type: integer 
	Parameter din7_WIDTH bound to: 14 - type: integer 
	Parameter din8_WIDTH bound to: 14 - type: integer 
	Parameter din9_WIDTH bound to: 14 - type: integer 
	Parameter din10_WIDTH bound to: 14 - type: integer 
	Parameter din11_WIDTH bound to: 14 - type: integer 
	Parameter din12_WIDTH bound to: 14 - type: integer 
	Parameter din13_WIDTH bound to: 14 - type: integer 
	Parameter din14_WIDTH bound to: 14 - type: integer 
	Parameter din15_WIDTH bound to: 14 - type: integer 
	Parameter din16_WIDTH bound to: 14 - type: integer 
	Parameter din17_WIDTH bound to: 14 - type: integer 
	Parameter din18_WIDTH bound to: 14 - type: integer 
	Parameter din19_WIDTH bound to: 14 - type: integer 
	Parameter din20_WIDTH bound to: 14 - type: integer 
	Parameter din21_WIDTH bound to: 14 - type: integer 
	Parameter din22_WIDTH bound to: 14 - type: integer 
	Parameter din23_WIDTH bound to: 14 - type: integer 
	Parameter din24_WIDTH bound to: 14 - type: integer 
	Parameter din25_WIDTH bound to: 14 - type: integer 
	Parameter din26_WIDTH bound to: 14 - type: integer 
	Parameter din27_WIDTH bound to: 14 - type: integer 
	Parameter din28_WIDTH bound to: 14 - type: integer 
	Parameter din29_WIDTH bound to: 14 - type: integer 
	Parameter din30_WIDTH bound to: 14 - type: integer 
	Parameter din31_WIDTH bound to: 14 - type: integer 
	Parameter din32_WIDTH bound to: 14 - type: integer 
	Parameter din33_WIDTH bound to: 14 - type: integer 
	Parameter din34_WIDTH bound to: 14 - type: integer 
	Parameter din35_WIDTH bound to: 14 - type: integer 
	Parameter din36_WIDTH bound to: 14 - type: integer 
	Parameter din37_WIDTH bound to: 14 - type: integer 
	Parameter din38_WIDTH bound to: 14 - type: integer 
	Parameter din39_WIDTH bound to: 14 - type: integer 
	Parameter din40_WIDTH bound to: 14 - type: integer 
	Parameter din41_WIDTH bound to: 14 - type: integer 
	Parameter din42_WIDTH bound to: 14 - type: integer 
	Parameter din43_WIDTH bound to: 14 - type: integer 
	Parameter din44_WIDTH bound to: 14 - type: integer 
	Parameter din45_WIDTH bound to: 14 - type: integer 
	Parameter din46_WIDTH bound to: 14 - type: integer 
	Parameter din47_WIDTH bound to: 14 - type: integer 
	Parameter din48_WIDTH bound to: 14 - type: integer 
	Parameter din49_WIDTH bound to: 14 - type: integer 
	Parameter din50_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'model_nexys_pruned_5_hls4ml_prj_5_mux_506_14_1_1' (48#1) [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/model_nexys_pruned_5_hls4ml_prj_5_mux_506_14_1_1.vhd:121]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 14 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 23 - type: integer 
INFO: [Synth 8-3491] module 'model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_9s_23_3_1' declared at '/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_9s_23_3_1.vhd:49' bound to instance 'model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_9s_23_3_1_U334' of component 'model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_9s_23_3_1' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config11_s.vhd:619]
INFO: [Synth 8-256] done synthesizing module 'dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config11_s' (49#1) [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config11_s.vhd:75]
INFO: [Synth 8-3491] module 'sigmoid_ap_fixed_ap_fixed_sigmoid_config13_s' declared at '/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/sigmoid_ap_fixed_ap_fixed_sigmoid_config13_s.vhd:12' bound to instance 'sigmoid_ap_fixed_ap_fixed_sigmoid_config13_U0' of component 'sigmoid_ap_fixed_ap_fixed_sigmoid_config13_s' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/model_nexys_pruned_5_hls4ml_prj_5.vhd:4038]
INFO: [Synth 8-638] synthesizing module 'sigmoid_ap_fixed_ap_fixed_sigmoid_config13_s' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/sigmoid_ap_fixed_ap_fixed_sigmoid_config13_s.vhd:27]
	Parameter DataWidth bound to: 10 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'sigmoid_ap_fixed_ap_fixed_sigmoid_config13_s_sigmoid_table1' declared at '/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/sigmoid_ap_fixed_ap_fixed_sigmoid_config13_s_sigmoid_table1.vhd:179' bound to instance 'sigmoid_table1_U' of component 'sigmoid_ap_fixed_ap_fixed_sigmoid_config13_s_sigmoid_table1' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/sigmoid_ap_fixed_ap_fixed_sigmoid_config13_s.vhd:116]
INFO: [Synth 8-638] synthesizing module 'sigmoid_ap_fixed_ap_fixed_sigmoid_config13_s_sigmoid_table1' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/sigmoid_ap_fixed_ap_fixed_sigmoid_config13_s_sigmoid_table1.vhd:192]
	Parameter DataWidth bound to: 10 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'sigmoid_ap_fixed_ap_fixed_sigmoid_config13_s_sigmoid_table1_rom' declared at '/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/sigmoid_ap_fixed_ap_fixed_sigmoid_config13_s_sigmoid_table1.vhd:9' bound to instance 'sigmoid_ap_fixed_ap_fixed_sigmoid_config13_s_sigmoid_table1_rom_U' of component 'sigmoid_ap_fixed_ap_fixed_sigmoid_config13_s_sigmoid_table1_rom' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/sigmoid_ap_fixed_ap_fixed_sigmoid_config13_s_sigmoid_table1.vhd:204]
INFO: [Synth 8-638] synthesizing module 'sigmoid_ap_fixed_ap_fixed_sigmoid_config13_s_sigmoid_table1_rom' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/sigmoid_ap_fixed_ap_fixed_sigmoid_config13_s_sigmoid_table1.vhd:24]
	Parameter DWIDTH bound to: 10 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 1024 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sigmoid_ap_fixed_ap_fixed_sigmoid_config13_s_sigmoid_table1_rom' (50#1) [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/sigmoid_ap_fixed_ap_fixed_sigmoid_config13_s_sigmoid_table1.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'sigmoid_ap_fixed_ap_fixed_sigmoid_config13_s_sigmoid_table1' (51#1) [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/sigmoid_ap_fixed_ap_fixed_sigmoid_config13_s_sigmoid_table1.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'sigmoid_ap_fixed_ap_fixed_sigmoid_config13_s' (52#1) [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/sigmoid_ap_fixed_ap_fixed_sigmoid_config13_s.vhd:27]
INFO: [Synth 8-3491] module 'fifo_w32_d2_A' declared at '/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/fifo_w32_d2_A.vhd:47' bound to instance 'input_1_V_c1_U' of component 'fifo_w32_d2_A' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/model_nexys_pruned_5_hls4ml_prj_5.vhd:4051]
INFO: [Synth 8-638] synthesizing module 'fifo_w32_d2_A' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/fifo_w32_d2_A.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'fifo_w32_d2_A_shiftReg' declared at '/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/fifo_w32_d2_A.vhd:10' bound to instance 'U_fifo_w32_d2_A_shiftReg' of component 'fifo_w32_d2_A_shiftReg' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/fifo_w32_d2_A.vhd:124]
INFO: [Synth 8-638] synthesizing module 'fifo_w32_d2_A_shiftReg' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/fifo_w32_d2_A.vhd:23]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w32_d2_A_shiftReg' (53#1) [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/fifo_w32_d2_A.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'fifo_w32_d2_A' (54#1) [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/fifo_w32_d2_A.vhd:66]
INFO: [Synth 8-3491] module 'fifo_w32_d2_A' declared at '/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/fifo_w32_d2_A.vhd:47' bound to instance 'input_1_V_c_U' of component 'fifo_w32_d2_A' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/model_nexys_pruned_5_hls4ml_prj_5.vhd:4064]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'fifo_w14_d2_A' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/fifo_w14_d2_A.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 14 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 14 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_w14_d2_A_shiftReg' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/fifo_w14_d2_A.vhd:23]
	Parameter DATA_WIDTH bound to: 14 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w14_d2_A_shiftReg' (55#1) [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/fifo_w14_d2_A.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'fifo_w14_d2_A' (56#1) [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/fifo_w14_d2_A.vhd:66]
INFO: [Synth 8-638] synthesizing module 'start_for_model_nexys_pruned_5_hls4ml_prj_5_entry95_U0' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/start_for_model_nexys_pruned_5_hls4ml_prj_5_entry95_U0.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_model_nexys_pruned_5_hls4ml_prj_5_entry95_U0_shiftReg' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/start_for_model_nexys_pruned_5_hls4ml_prj_5_entry95_U0.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_model_nexys_pruned_5_hls4ml_prj_5_entry95_U0_shiftReg' (57#1) [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/start_for_model_nexys_pruned_5_hls4ml_prj_5_entry95_U0.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'start_for_model_nexys_pruned_5_hls4ml_prj_5_entry95_U0' (58#1) [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/start_for_model_nexys_pruned_5_hls4ml_prj_5_entry95_U0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'start_for_dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_confYi' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/start_for_dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_confYi.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_confYi_shiftReg' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/start_for_dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_confYi.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_confYi_shiftReg' (59#1) [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/start_for_dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_confYi.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'start_for_dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_confYi' (60#1) [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/start_for_dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_confYi.vhd:66]
WARNING: [Synth 8-6014] Unused sequential element Block_proc_U0_ap_ready_count_reg was removed.  [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/model_nexys_pruned_5_hls4ml_prj_5.vhd:12856]
WARNING: [Synth 8-6014] Unused sequential element model_nexys_pruned_5_hls4ml_prj_5_entry3_U0_ap_ready_count_reg was removed.  [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/model_nexys_pruned_5_hls4ml_prj_5.vhd:12867]
INFO: [Synth 8-256] done synthesizing module 'model_nexys_pruned_5_hls4ml_prj_5' (61#1) [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/model_nexys_pruned_5_hls4ml_prj_5.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'design_1_model_nexys_pruned_5_0_0' (62#1) [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ip/design_1_model_nexys_pruned_5_0_0/synth/design_1_model_nexys_pruned_5_0_0.vhd:75]
WARNING: [Synth 8-3331] design sigmoid_ap_fixed_ap_fixed_sigmoid_config13_s_sigmoid_table1 has unconnected port reset
WARNING: [Synth 8-3331] design model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_9s_23_3_1_DSP48_5 has unconnected port rst
WARNING: [Synth 8-3331] design dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config11_s_w1eOg has unconnected port reset
WARNING: [Synth 8-3331] design model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_14s_23_3_1_DSP48_4 has unconnected port rst
WARNING: [Synth 8-3331] design dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_s_w8_V has unconnected port reset
WARNING: [Synth 8-3331] design dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_s_outdEe has unconnected port reset
WARNING: [Synth 8-3331] design model_nexys_pruned_5_hls4ml_prj_5_mul_mul_13ns_8s_21_3_1_DSP48_3 has unconnected port rst
WARNING: [Synth 8-3331] design model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1_DSP48_2 has unconnected port rst
WARNING: [Synth 8-3331] design model_nexys_pruned_5_hls4ml_prj_5_mul_mul_13ns_14s_23_3_1_DSP48_1 has unconnected port rst
WARNING: [Synth 8-3331] design dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_s_w5_V has unconnected port reset
WARNING: [Synth 8-3331] design dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_s_outcud has unconnected port reset
WARNING: [Synth 8-3331] design model_nexys_pruned_5_hls4ml_prj_5_mul_mul_11s_16s_24_3_1_DSP48_0 has unconnected port rst
WARNING: [Synth 8-3331] design dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_s_w2_V has unconnected port reset
WARNING: [Synth 8-3331] design dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_s_outbkb has unconnected port reset
WARNING: [Synth 8-3331] design model_nexys_pruned_5_hls4ml_prj_5_layer4_out_V_memcore has unconnected port reset
WARNING: [Synth 8-3331] design model_nexys_pruned_5_hls4ml_prj_5_layer2_out_V_memcore has unconnected port reset
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:08:40 ; elapsed = 00:08:59 . Memory (MB): peak = 2613.039 ; gain = 954.898 ; free physical = 858 ; free virtual = 16887
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:08:56 ; elapsed = 00:09:16 . Memory (MB): peak = 2613.039 ; gain = 954.898 ; free physical = 859 ; free virtual = 16888
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:08:56 ; elapsed = 00:09:16 . Memory (MB): peak = 2613.039 ; gain = 954.898 ; free physical = 859 ; free virtual = 16888
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2613.039 ; gain = 0.000 ; free physical = 966 ; free virtual = 16991
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ip/design_1_model_nexys_pruned_5_0_0/constraints/model_nexys_pruned_5_hls4ml_prj_5_ooc.xdc] for cell 'U0'
WARNING: [Vivado 12-584] No ports matched 'clk'. [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ip/design_1_model_nexys_pruned_5_0_0/constraints/model_nexys_pruned_5_hls4ml_prj_5_ooc.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ip/design_1_model_nexys_pruned_5_0_0/constraints/model_nexys_pruned_5_hls4ml_prj_5_ooc.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk'. [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ip/design_1_model_nexys_pruned_5_0_0/constraints/model_nexys_pruned_5_hls4ml_prj_5_ooc.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ip/design_1_model_nexys_pruned_5_0_0/constraints/model_nexys_pruned_5_hls4ml_prj_5_ooc.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk'. [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ip/design_1_model_nexys_pruned_5_0_0/constraints/model_nexys_pruned_5_hls4ml_prj_5_ooc.xdc:10]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports clk]'. [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ip/design_1_model_nexys_pruned_5_0_0/constraints/model_nexys_pruned_5_hls4ml_prj_5_ooc.xdc:10]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'raz'. [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ip/design_1_model_nexys_pruned_5_0_0/constraints/model_nexys_pruned_5_hls4ml_prj_5_ooc.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ip/design_1_model_nexys_pruned_5_0_0/constraints/model_nexys_pruned_5_hls4ml_prj_5_ooc.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'raz'. [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ip/design_1_model_nexys_pruned_5_0_0/constraints/model_nexys_pruned_5_hls4ml_prj_5_ooc.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ip/design_1_model_nexys_pruned_5_0_0/constraints/model_nexys_pruned_5_hls4ml_prj_5_ooc.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LEDS[0]'. [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ip/design_1_model_nexys_pruned_5_0_0/constraints/model_nexys_pruned_5_hls4ml_prj_5_ooc.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ip/design_1_model_nexys_pruned_5_0_0/constraints/model_nexys_pruned_5_hls4ml_prj_5_ooc.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LEDS[0]'. [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ip/design_1_model_nexys_pruned_5_0_0/constraints/model_nexys_pruned_5_hls4ml_prj_5_ooc.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ip/design_1_model_nexys_pruned_5_0_0/constraints/model_nexys_pruned_5_hls4ml_prj_5_ooc.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LEDS[1]'. [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ip/design_1_model_nexys_pruned_5_0_0/constraints/model_nexys_pruned_5_hls4ml_prj_5_ooc.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ip/design_1_model_nexys_pruned_5_0_0/constraints/model_nexys_pruned_5_hls4ml_prj_5_ooc.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LEDS[1]'. [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ip/design_1_model_nexys_pruned_5_0_0/constraints/model_nexys_pruned_5_hls4ml_prj_5_ooc.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ip/design_1_model_nexys_pruned_5_0_0/constraints/model_nexys_pruned_5_hls4ml_prj_5_ooc.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnc'. [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ip/design_1_model_nexys_pruned_5_0_0/constraints/model_nexys_pruned_5_hls4ml_prj_5_ooc.xdc:194]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ip/design_1_model_nexys_pruned_5_0_0/constraints/model_nexys_pruned_5_hls4ml_prj_5_ooc.xdc:194]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnc'. [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ip/design_1_model_nexys_pruned_5_0_0/constraints/model_nexys_pruned_5_hls4ml_prj_5_ooc.xdc:195]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ip/design_1_model_nexys_pruned_5_0_0/constraints/model_nexys_pruned_5_hls4ml_prj_5_ooc.xdc:195]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnl'. [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ip/design_1_model_nexys_pruned_5_0_0/constraints/model_nexys_pruned_5_hls4ml_prj_5_ooc.xdc:200]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ip/design_1_model_nexys_pruned_5_0_0/constraints/model_nexys_pruned_5_hls4ml_prj_5_ooc.xdc:200]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnl'. [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ip/design_1_model_nexys_pruned_5_0_0/constraints/model_nexys_pruned_5_hls4ml_prj_5_ooc.xdc:201]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ip/design_1_model_nexys_pruned_5_0_0/constraints/model_nexys_pruned_5_hls4ml_prj_5_ooc.xdc:201]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnr'. [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ip/design_1_model_nexys_pruned_5_0_0/constraints/model_nexys_pruned_5_hls4ml_prj_5_ooc.xdc:203]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ip/design_1_model_nexys_pruned_5_0_0/constraints/model_nexys_pruned_5_hls4ml_prj_5_ooc.xdc:203]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnr'. [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ip/design_1_model_nexys_pruned_5_0_0/constraints/model_nexys_pruned_5_hls4ml_prj_5_ooc.xdc:204]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ip/design_1_model_nexys_pruned_5_0_0/constraints/model_nexys_pruned_5_hls4ml_prj_5_ooc.xdc:204]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ip/design_1_model_nexys_pruned_5_0_0/constraints/model_nexys_pruned_5_hls4ml_prj_5_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.runs/design_1_model_nexys_pruned_5_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.runs/design_1_model_nexys_pruned_5_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2645.055 ; gain = 0.000 ; free physical = 1132 ; free virtual = 17161
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2678.867 ; gain = 33.812 ; free physical = 915 ; free virtual = 16955
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:09:41 ; elapsed = 00:10:01 . Memory (MB): peak = 2678.867 ; gain = 1020.727 ; free physical = 1153 ; free virtual = 17189
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:09:41 ; elapsed = 00:10:01 . Memory (MB): peak = 2682.785 ; gain = 1024.645 ; free physical = 1150 ; free virtual = 17187
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  /home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.runs/design_1_model_nexys_pruned_5_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:09:41 ; elapsed = 00:10:01 . Memory (MB): peak = 2682.785 ; gain = 1024.645 ; free physical = 1150 ; free virtual = 17186
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "mem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_s.vhd:18634]
WARNING: [Synth 8-3936] Found unconnected internal register 'lshr_ln160_reg_252187_reg' and it is trimmed from '32' to '16' bits. [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_s.vhd:13132]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "mem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter1_acc_V_56_1_reg_2925_reg[13:0]' into 'ap_phi_reg_pp0_iter1_acc_V_55_1_reg_2946_reg[13:0]' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_s.vhd:9459]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter1_acc_V_57_1_reg_2904_reg[13:0]' into 'ap_phi_reg_pp0_iter1_acc_V_55_1_reg_2946_reg[13:0]' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_s.vhd:9460]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter1_acc_V_58_1_reg_2883_reg[13:0]' into 'ap_phi_reg_pp0_iter1_acc_V_55_1_reg_2946_reg[13:0]' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_s.vhd:9461]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter1_acc_V_59_1_reg_2862_reg[13:0]' into 'ap_phi_reg_pp0_iter1_acc_V_55_1_reg_2946_reg[13:0]' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_s.vhd:9462]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter2_acc_V_56_1_reg_2925_reg[13:0]' into 'ap_phi_reg_pp0_iter2_acc_V_55_1_reg_2946_reg[13:0]' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_s.vhd:9473]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter2_acc_V_57_1_reg_2904_reg[13:0]' into 'ap_phi_reg_pp0_iter2_acc_V_55_1_reg_2946_reg[13:0]' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_s.vhd:9474]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter2_acc_V_58_1_reg_2883_reg[13:0]' into 'ap_phi_reg_pp0_iter2_acc_V_55_1_reg_2946_reg[13:0]' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_s.vhd:9475]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter2_acc_V_59_1_reg_2862_reg[13:0]' into 'ap_phi_reg_pp0_iter2_acc_V_55_1_reg_2946_reg[13:0]' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_s.vhd:9476]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter3_acc_V_56_1_reg_2925_reg[13:0]' into 'ap_phi_reg_pp0_iter3_acc_V_55_1_reg_2946_reg[13:0]' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_s.vhd:9485]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter3_acc_V_57_1_reg_2904_reg[13:0]' into 'ap_phi_reg_pp0_iter3_acc_V_55_1_reg_2946_reg[13:0]' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_s.vhd:9486]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter3_acc_V_58_1_reg_2883_reg[13:0]' into 'ap_phi_reg_pp0_iter3_acc_V_55_1_reg_2946_reg[13:0]' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_s.vhd:9487]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter3_acc_V_59_1_reg_2862_reg[13:0]' into 'ap_phi_reg_pp0_iter3_acc_V_55_1_reg_2946_reg[13:0]' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_s.vhd:9488]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter4_acc_V_56_1_reg_2925_reg[13:0]' into 'ap_phi_reg_pp0_iter4_acc_V_55_1_reg_2946_reg[13:0]' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_s.vhd:9497]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter4_acc_V_57_1_reg_2904_reg[13:0]' into 'ap_phi_reg_pp0_iter4_acc_V_55_1_reg_2946_reg[13:0]' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_s.vhd:9498]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter4_acc_V_58_1_reg_2883_reg[13:0]' into 'ap_phi_reg_pp0_iter4_acc_V_55_1_reg_2946_reg[13:0]' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_s.vhd:9499]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter4_acc_V_59_1_reg_2862_reg[13:0]' into 'ap_phi_reg_pp0_iter4_acc_V_55_1_reg_2946_reg[13:0]' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_s.vhd:9500]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter5_acc_V_56_1_reg_2925_reg[13:0]' into 'ap_phi_reg_pp0_iter5_acc_V_55_1_reg_2946_reg[13:0]' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_s.vhd:8233]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter5_acc_V_57_1_reg_2904_reg[13:0]' into 'ap_phi_reg_pp0_iter5_acc_V_55_1_reg_2946_reg[13:0]' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_s.vhd:8246]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter5_acc_V_58_1_reg_2883_reg[13:0]' into 'ap_phi_reg_pp0_iter5_acc_V_55_1_reg_2946_reg[13:0]' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_s.vhd:8259]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter5_acc_V_59_1_reg_2862_reg[13:0]' into 'ap_phi_reg_pp0_iter5_acc_V_55_1_reg_2946_reg[13:0]' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_s.vhd:8272]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "mem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "mem". This will be implemented in logic
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-3971] The signal "model_nexys_pruned_5_hls4ml_prj_5_layer2_out_V_memcore_ram:/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "model_nexys_pruned_5_hls4ml_prj_5_layer4_out_V_memcore_ram:/ram_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:10:25 ; elapsed = 00:11:13 . Memory (MB): peak = 2682.785 ; gain = 1024.645 ; free physical = 208 ; free virtual = 14359
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------------------------------------------------------------+------------+----------+
|      |RTL Partition                                                             |Replication |Instances |
+------+--------------------------------------------------------------------------+------------+----------+
|1     |dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_s__GB0                |           1|     25103|
|2     |dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_s__GB1                |           1|     12552|
|3     |dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_s__GB2                |           1|     10989|
|4     |dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_s__GB3                |           1|     14310|
|5     |dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_s__GB4                |           1|     16366|
|6     |pla__1_dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_s_w5_V_rom__GD |           1|    273727|
|7     |reg__1646_dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_s_w5_V_rom  |           1|       274|
|8     |dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_s__GCB0               |           1|     35838|
|9     |dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_s__GCB1               |           1|     12558|
|10    |pla__2_dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_s_w8_V_rom__GD |           1|     64777|
|11    |reg__2027_dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_s_w8_V_rom  |           1|        65|
|12    |dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_s__GC0                |           1|     16517|
|13    |model_nexys_pruned_5_hls4ml_prj_5__GCB0                                   |           1|     26423|
|14    |model_nexys_pruned_5_hls4ml_prj_5__GCB1                                   |           1|     16642|
|15    |model_nexys_pruned_5_hls4ml_prj_5__GCB2                                   |           1|     26509|
+------+--------------------------------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     14 Bit       Adders := 27    
	   2 Input     12 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 307   
+---XORs : 
	   2 Input      1 Bit         XORs := 605   
+---Registers : 
	              274 Bit    Registers := 1     
	               65 Bit    Registers := 1     
	               32 Bit    Registers := 13    
	               24 Bit    Registers := 1     
	               23 Bit    Registers := 25    
	               21 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               14 Bit    Registers := 2621  
	               13 Bit    Registers := 403   
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 4     
	               10 Bit    Registers := 6     
	                9 Bit    Registers := 7     
	                8 Bit    Registers := 4     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 6     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 6     
	                2 Bit    Registers := 310   
	                1 Bit    Registers := 994   
+---RAMs : 
	               2K Bit         RAMs := 4     
+---ROMs : 
	                              ROMs := 4     
+---Muxes : 
	1001 Input    274 Bit        Muxes := 1     
	 102 Input    101 Bit        Muxes := 2     
	1001 Input     65 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 13    
	   2 Input     14 Bit        Muxes := 4930  
	   2 Input     13 Bit        Muxes := 6     
	 401 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 9     
	 100 Input      8 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 6     
	   6 Input      2 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1202  
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module model_nexys_pruned_5_hls4ml_prj_5_mux_2008_14_1_1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     14 Bit        Muxes := 199   
Module model_nexys_pruned_5_hls4ml_prj_5_mul_mul_11s_16s_24_3_1_DSP48_0 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_s_w2_V_rom 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
+---Muxes : 
	 401 Input     11 Bit        Muxes := 1     
Module dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_s_outbkb_rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               14 Bit    Registers := 1198  
	               11 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 4     
	                1 Bit    Registers := 5     
+---Muxes : 
	 102 Input    101 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 6     
	   2 Input     14 Bit        Muxes := 599   
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	 100 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 207   
Module dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_s_w5_V_rom 
Detailed RTL Component Info : 
+---Registers : 
	              274 Bit    Registers := 1     
+---Muxes : 
	1001 Input    274 Bit        Muxes := 1     
Module dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_s_outcud_rom 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module model_nexys_pruned_5_hls4ml_prj_5_mux_1287_14_1_1__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     14 Bit        Muxes := 127   
Module model_nexys_pruned_5_hls4ml_prj_5_mux_83_14_1_1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     14 Bit        Muxes := 7     
Module model_nexys_pruned_5_hls4ml_prj_5_mux_1287_14_1_1__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     14 Bit        Muxes := 127   
Module model_nexys_pruned_5_hls4ml_prj_5_mux_1287_14_1_1__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     14 Bit        Muxes := 127   
Module model_nexys_pruned_5_hls4ml_prj_5_mux_1287_14_1_1__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     14 Bit        Muxes := 127   
Module model_nexys_pruned_5_hls4ml_prj_5_mux_1287_14_1_1__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     14 Bit        Muxes := 127   
Module model_nexys_pruned_5_hls4ml_prj_5_mux_1287_14_1_1__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     14 Bit        Muxes := 127   
Module model_nexys_pruned_5_hls4ml_prj_5_mux_1287_14_1_1__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     14 Bit        Muxes := 127   
Module model_nexys_pruned_5_hls4ml_prj_5_mux_1287_14_1_1__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     14 Bit        Muxes := 127   
Module model_nexys_pruned_5_hls4ml_prj_5_mux_1287_14_1_1__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     14 Bit        Muxes := 127   
Module model_nexys_pruned_5_hls4ml_prj_5_mux_1287_14_1_1__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     14 Bit        Muxes := 127   
Module model_nexys_pruned_5_hls4ml_prj_5_mux_1287_14_1_1__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     14 Bit        Muxes := 127   
Module model_nexys_pruned_5_hls4ml_prj_5_mux_1287_14_1_1__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     14 Bit        Muxes := 127   
Module model_nexys_pruned_5_hls4ml_prj_5_mux_1287_14_1_1__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     14 Bit        Muxes := 127   
Module model_nexys_pruned_5_hls4ml_prj_5_mux_1287_14_1_1__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     14 Bit        Muxes := 127   
Module model_nexys_pruned_5_hls4ml_prj_5_mul_mul_13ns_14s_23_3_1_DSP48_1 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
Module model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1_DSP48_2__1 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
Module model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1_DSP48_2__2 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
Module model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1_DSP48_2__3 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
Module model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1_DSP48_2__4 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
Module model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1_DSP48_2__5 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
Module model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1_DSP48_2__6 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
Module model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1_DSP48_2__7 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
Module model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1_DSP48_2__8 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
Module model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1_DSP48_2__9 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
Module model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1_DSP48_2__10 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
Module model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1_DSP48_2__11 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
Module model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1_DSP48_2__12 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
Module model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1_DSP48_2__13 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
Module model_nexys_pruned_5_hls4ml_prj_5_mul_mul_13ns_8s_21_3_1_DSP48_3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1_DSP48_2__14 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
Module model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1_DSP48_2__15 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
Module model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1_DSP48_2__16 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
Module model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1_DSP48_2__17 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
Module model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1_DSP48_2 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
Module model_nexys_pruned_5_hls4ml_prj_5_mux_1287_14_1_1__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     14 Bit        Muxes := 127   
Module model_nexys_pruned_5_hls4ml_prj_5_mux_1287_14_1_1__16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     14 Bit        Muxes := 127   
Module model_nexys_pruned_5_hls4ml_prj_5_mux_1287_14_1_1__17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     14 Bit        Muxes := 127   
Module model_nexys_pruned_5_hls4ml_prj_5_mux_1287_14_1_1__18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     14 Bit        Muxes := 127   
Module model_nexys_pruned_5_hls4ml_prj_5_mux_1287_14_1_1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     14 Bit        Muxes := 127   
Module dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 20    
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               23 Bit    Registers := 19    
	               21 Bit    Registers := 1     
	               14 Bit    Registers := 230   
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 456   
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
Module dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_s_w8_V_rom 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
+---Muxes : 
	1001 Input     65 Bit        Muxes := 1     
Module dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_s_outdEe_rom 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module model_nexys_pruned_5_hls4ml_prj_5_mux_1007_14_1_1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     14 Bit        Muxes := 99    
Module model_nexys_pruned_5_hls4ml_prj_5_mux_164_14_1_1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     14 Bit        Muxes := 15    
Module model_nexys_pruned_5_hls4ml_prj_5_mux_646_14_1_1__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     14 Bit        Muxes := 63    
Module model_nexys_pruned_5_hls4ml_prj_5_mux_646_14_1_1__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     14 Bit        Muxes := 63    
Module model_nexys_pruned_5_hls4ml_prj_5_mux_646_14_1_1__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     14 Bit        Muxes := 63    
Module model_nexys_pruned_5_hls4ml_prj_5_mux_646_14_1_1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     14 Bit        Muxes := 63    
Module model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_14s_23_3_1_DSP48_4__1 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
Module model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_14s_23_3_1_DSP48_4__2 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
Module model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_14s_23_3_1_DSP48_4__3 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
Module model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_14s_23_3_1_DSP48_4 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
Module model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_9s_23_3_1_DSP48_5__1 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 5     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               23 Bit    Registers := 5     
	               14 Bit    Registers := 310   
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     14 Bit        Muxes := 331   
	   2 Input     10 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module model_nexys_pruned_5_hls4ml_prj_5_entry3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module model_nexys_pruned_5_hls4ml_prj_5_entry95 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config7_s 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 100   
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 100   
	   2 Input      1 Bit        Muxes := 2     
Module fifo_w32_d2_A_shiftReg__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module fifo_w32_d2_A__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__1 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__2 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__3 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__4 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__5 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__6 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__7 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__8 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__9 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__10 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__11 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__12 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__13 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__14 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__15 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__16 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__17 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__18 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__19 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__20 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__21 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__22 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__23 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__24 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__25 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__26 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__27 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__28 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__29 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__30 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__31 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__32 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__33 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__34 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__35 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__36 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__37 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__38 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__39 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__40 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__41 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__42 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__43 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__44 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__45 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__46 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__47 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__48 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__48 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__49 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__49 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__50 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__50 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__51 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__51 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__52 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__52 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__53 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__53 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__54 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__54 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__55 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__55 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__56 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__56 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__57 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__57 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__58 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__58 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__59 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__59 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__60 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__61 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__61 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__62 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__62 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__63 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__63 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__64 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__64 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__65 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__65 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__66 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__66 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__67 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__67 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__68 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__68 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__69 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__69 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__70 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__70 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__71 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__71 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__72 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__72 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__73 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__73 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__74 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__74 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__75 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__75 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__76 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__76 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__77 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__77 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__78 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__78 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__79 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__79 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__80 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__80 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__81 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__81 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__82 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__82 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__83 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__83 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__84 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__84 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__85 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__85 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__86 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__86 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__87 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__87 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__88 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__88 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__89 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__89 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__90 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__90 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__91 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__91 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__92 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__92 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__93 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__93 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__94 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__94 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__95 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__95 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__96 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__96 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__97 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__97 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__98 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__98 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__99 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__99 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__100 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__100 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__101 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__101 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__102 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__102 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__103 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__103 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__104 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__104 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__105 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__105 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__106 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__106 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__107 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__107 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__108 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__108 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__109 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__109 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__110 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__110 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__111 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__111 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__112 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__112 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__113 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__113 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__114 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__114 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__115 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__115 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__116 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__116 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__117 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__117 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__118 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__118 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__119 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__119 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__120 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__120 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__121 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__121 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__122 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__122 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__123 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__123 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__124 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__124 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__125 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__125 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__126 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__126 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__127 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__127 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__128 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__128 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__129 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__129 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__130 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__130 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__131 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__131 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__132 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__132 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__133 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__133 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__134 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__134 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__135 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__135 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__136 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__136 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__137 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__137 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__138 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__138 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__139 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__139 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__140 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__140 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__141 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__141 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__142 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__142 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__143 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__143 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__144 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__144 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__145 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__145 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__146 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__146 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__147 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__147 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__148 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__148 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__149 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__149 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__150 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__150 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__151 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__151 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__152 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__152 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__153 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__153 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__154 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__154 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__155 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__155 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__156 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__156 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__157 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__157 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__158 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__158 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__159 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__159 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__160 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__160 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__161 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__161 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__162 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__162 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__163 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__163 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__164 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__164 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__165 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__165 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__166 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__166 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__167 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__167 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__168 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__168 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__169 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__169 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__170 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__170 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__171 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__171 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__172 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__172 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__173 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__173 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__174 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__174 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__175 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__175 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__176 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__176 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__177 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__177 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__178 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__178 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__179 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__179 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__180 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__180 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__181 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__181 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__182 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__182 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__183 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__183 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__184 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__184 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__185 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__185 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__186 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__186 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__187 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__187 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__188 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__188 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__189 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__189 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__190 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__190 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__191 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__191 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__192 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__192 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__193 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__193 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__194 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__194 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__195 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__195 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__196 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__196 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__197 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__197 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__198 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__198 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__199 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__199 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__200 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__200 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module start_for_model_nexys_pruned_5_hls4ml_prj_5_entry95_U0_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_model_nexys_pruned_5_hls4ml_prj_5_entry95_U0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module start_for_dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_confYi_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_confYi 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__201 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__201 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__202 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__202 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__203 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__203 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__204 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__204 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__205 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__205 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__206 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__206 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__207 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__207 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__208 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__208 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__209 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__209 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__210 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__210 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__211 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__211 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__212 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__212 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__213 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__213 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__214 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__214 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__215 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__215 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__216 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__216 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__217 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__217 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__218 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__218 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__219 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__219 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__220 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__220 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__221 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__221 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__222 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__222 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__223 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__223 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__224 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__224 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__225 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__225 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__226 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__226 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__227 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__227 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__228 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__228 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__229 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__229 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__230 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__230 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__231 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__231 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__232 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__232 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__233 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__233 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__234 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__234 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__235 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__235 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__236 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__236 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__237 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__237 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__238 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__238 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__239 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__239 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__240 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__240 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__241 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__241 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__242 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__242 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__243 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__243 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__244 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__244 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__245 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__245 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__246 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__246 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__247 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__247 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__248 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__248 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__249 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__249 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__250 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__250 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__251 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__251 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__252 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__252 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__253 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__253 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__254 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__254 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__255 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__255 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__256 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__256 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__257 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__257 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__258 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__258 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__259 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__259 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__260 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__260 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__261 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__261 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__262 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__262 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__263 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__263 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__264 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__264 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__265 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__265 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__266 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__266 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__267 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__267 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__268 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__268 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__269 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__269 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__270 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__270 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__271 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__271 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__272 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__272 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__273 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__273 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__274 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__274 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__275 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__275 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__276 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__276 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__277 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__277 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__278 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__278 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__279 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__279 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__280 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__280 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__281 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__281 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__282 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__282 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__283 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__283 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__284 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__284 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__285 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__285 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__286 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__286 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__287 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__287 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__288 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__288 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__289 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__289 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__290 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__290 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__291 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__291 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__292 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__292 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__293 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__293 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__294 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__294 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__295 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__295 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__296 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__296 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__297 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__297 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__298 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__298 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__299 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__299 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg__300 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A__300 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w14_d2_A_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module fifo_w14_d2_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w32_d2_A_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module fifo_w32_d2_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module sigmoid_ap_fixed_ap_fixed_sigmoid_config13_s_sigmoid_table1_rom 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module sigmoid_ap_fixed_ap_fixed_sigmoid_config13_s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config11_s_w1eOg_rom 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module model_nexys_pruned_5_hls4ml_prj_5_mux_506_14_1_1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     14 Bit        Muxes := 49    
Module model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_9s_23_3_1_DSP48_5 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config11_s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               23 Bit    Registers := 1     
	               14 Bit    Registers := 102   
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     14 Bit        Muxes := 51    
	   2 Input      6 Bit        Muxes := 2     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config10_s 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 50    
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 50    
	   2 Input      1 Bit        Muxes := 2     
Module Block_proc 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config4_s 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
	               13 Bit    Registers := 400   
	                1 Bit    Registers := 3     
+---Muxes : 
	 102 Input    101 Bit        Muxes := 1     
	 100 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
Module model_nexys_pruned_5_hls4ml_prj_5_layer4_out_V_memcore_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module model_nexys_pruned_5_hls4ml_prj_5_layer4_out_V_memcore_ram 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module model_nexys_pruned_5_hls4ml_prj_5_layer4_out_V 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module model_nexys_pruned_5_hls4ml_prj_5_layer2_out_V_memcore_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module model_nexys_pruned_5_hls4ml_prj_5_layer2_out_V_memcore_ram 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module model_nexys_pruned_5_hls4ml_prj_5_layer2_out_V 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 8     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module model_nexys_pruned_5_hls4ml_prj_5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 605   
+---Registers : 
	                1 Bit    Registers := 302   
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP r_V_reg_252207_reg, operation Mode is: (A2*B'')'.
DSP Report: register w2_V_load_reg_252192_reg is absorbed into DSP r_V_reg_252207_reg.
DSP Report: register model_nexys_pruned_5_hls4ml_prj_5_mul_mul_11s_16s_24_3_1_U8/model_nexys_pruned_5_hls4ml_prj_5_mul_mul_11s_16s_24_3_1_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_reg_252207_reg.
DSP Report: register model_nexys_pruned_5_hls4ml_prj_5_mul_mul_11s_16s_24_3_1_U8/model_nexys_pruned_5_hls4ml_prj_5_mul_mul_11s_16s_24_3_1_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_reg_252207_reg.
DSP Report: register r_V_reg_252207_reg is absorbed into DSP r_V_reg_252207_reg.
DSP Report: register model_nexys_pruned_5_hls4ml_prj_5_mul_mul_11s_16s_24_3_1_U8/model_nexys_pruned_5_hls4ml_prj_5_mul_mul_11s_16s_24_3_1_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_reg_252207_reg.
DSP Report: operator model_nexys_pruned_5_hls4ml_prj_5_mul_mul_11s_16s_24_3_1_U8/model_nexys_pruned_5_hls4ml_prj_5_mul_mul_11s_16s_24_3_1_DSP48_0_U/p_cvt is absorbed into DSP r_V_reg_252207_reg.
WARNING: [Synth 8-3331] design dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_s_w2_V has unconnected port reset
INFO: [Synth 8-3886] merging instance 'sub_ln160_1_reg_252158_reg[5]' (FDE) to 'trunc_ln160_reg_252152_reg[5]'
INFO: [Synth 8-3886] merging instance 'tmp_4_reg_252145_reg[5]' (FDE) to 'trunc_ln160_reg_252152_reg[5]'
INFO: [Synth 8-3886] merging instance 'trunc_ln160_reg_252152_reg[4]' (FDE) to 'tmp_4_reg_252145_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\icmp_ln160_reg_252138_reg[0] )
INFO: [Synth 8-3886] merging instance 'sub_ln160_3_reg_252182_reg[3]' (FDE) to 'sub_ln160_3_reg_252182_reg[1]'
INFO: [Synth 8-3886] merging instance 'sub_ln160_3_reg_252182_reg[2]' (FDE) to 'sub_ln160_3_reg_252182_reg[1]'
INFO: [Synth 8-3886] merging instance 'w2_V_U/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_s_w2_V_rom_U/q0_reg[7]' (FDE) to 'w2_V_U/dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_s_w2_V_rom_U/q0_reg[8]'
INFO: [Synth 8-3886] merging instance 'sub_ln160_3_reg_252182_reg[5]' (FDE) to 'sub_ln160_3_reg_252182_reg[1]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\sub_ln160_3_reg_252182_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sub_ln160_3_reg_252182_reg[1] )
DSP Report: Generating DSP mul_ln1118_23_reg_10562_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_18_reg_10334_reg is absorbed into DSP mul_ln1118_23_reg_10562_reg.
DSP Report: register model_nexys_pruned_5_hls4ml_prj_5_mul_mul_13ns_8s_21_3_1_U56/model_nexys_pruned_5_hls4ml_prj_5_mul_mul_13ns_8s_21_3_1_DSP48_3_U/b_reg_reg is absorbed into DSP mul_ln1118_23_reg_10562_reg.
DSP Report: register mul_ln1118_23_reg_10562_reg is absorbed into DSP mul_ln1118_23_reg_10562_reg.
DSP Report: register mul_ln1118_23_reg_10562_reg is absorbed into DSP mul_ln1118_23_reg_10562_reg.
DSP Report: register mul_ln1118_23_reg_10562_reg is absorbed into DSP mul_ln1118_23_reg_10562_reg.
DSP Report: register model_nexys_pruned_5_hls4ml_prj_5_mul_mul_13ns_8s_21_3_1_U56/model_nexys_pruned_5_hls4ml_prj_5_mul_mul_13ns_8s_21_3_1_DSP48_3_U/p_reg_reg is absorbed into DSP mul_ln1118_23_reg_10562_reg.
DSP Report: operator model_nexys_pruned_5_hls4ml_prj_5_mul_mul_13ns_8s_21_3_1_U56/model_nexys_pruned_5_hls4ml_prj_5_mul_mul_13ns_8s_21_3_1_DSP48_3_U/p_cvt is absorbed into DSP mul_ln1118_23_reg_10562_reg.
DSP Report: Generating DSP mul_ln1118_21_reg_10552_reg, operation Mode is: (A2*B'')'.
DSP Report: register mul_ln1118_21_reg_10552_reg is absorbed into DSP mul_ln1118_21_reg_10552_reg.
DSP Report: register mul_ln1118_21_reg_10552_reg is absorbed into DSP mul_ln1118_21_reg_10552_reg.
DSP Report: register model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1_U54/model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1_DSP48_2_U/a_reg_reg is absorbed into DSP mul_ln1118_21_reg_10552_reg.
DSP Report: register mul_ln1118_21_reg_10552_reg is absorbed into DSP mul_ln1118_21_reg_10552_reg.
DSP Report: register model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1_U54/model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1_DSP48_2_U/p_reg_reg is absorbed into DSP mul_ln1118_21_reg_10552_reg.
DSP Report: operator model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1_U54/model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1_DSP48_2_U/p_cvt is absorbed into DSP mul_ln1118_21_reg_10552_reg.
DSP Report: Generating DSP mul_ln1118_20_reg_10547_reg, operation Mode is: (A2*B'')'.
DSP Report: register mul_ln1118_20_reg_10547_reg is absorbed into DSP mul_ln1118_20_reg_10547_reg.
DSP Report: register mul_ln1118_20_reg_10547_reg is absorbed into DSP mul_ln1118_20_reg_10547_reg.
DSP Report: register model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1_U53/model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1_DSP48_2_U/a_reg_reg is absorbed into DSP mul_ln1118_20_reg_10547_reg.
DSP Report: register mul_ln1118_20_reg_10547_reg is absorbed into DSP mul_ln1118_20_reg_10547_reg.
DSP Report: register model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1_U53/model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1_DSP48_2_U/p_reg_reg is absorbed into DSP mul_ln1118_20_reg_10547_reg.
DSP Report: operator model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1_U53/model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1_DSP48_2_U/p_cvt is absorbed into DSP mul_ln1118_20_reg_10547_reg.
DSP Report: Generating DSP mul_ln1118_18_reg_10537_reg, operation Mode is: (A2*B'')'.
DSP Report: register mul_ln1118_18_reg_10537_reg is absorbed into DSP mul_ln1118_18_reg_10537_reg.
DSP Report: register mul_ln1118_18_reg_10537_reg is absorbed into DSP mul_ln1118_18_reg_10537_reg.
DSP Report: register model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1_U51/model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1_DSP48_2_U/a_reg_reg is absorbed into DSP mul_ln1118_18_reg_10537_reg.
DSP Report: register mul_ln1118_18_reg_10537_reg is absorbed into DSP mul_ln1118_18_reg_10537_reg.
DSP Report: register model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1_U51/model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1_DSP48_2_U/p_reg_reg is absorbed into DSP mul_ln1118_18_reg_10537_reg.
DSP Report: operator model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1_U51/model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1_DSP48_2_U/p_cvt is absorbed into DSP mul_ln1118_18_reg_10537_reg.
DSP Report: Generating DSP mul_ln1118_16_reg_10527_reg, operation Mode is: (A2*B'')'.
DSP Report: register mul_ln1118_16_reg_10527_reg is absorbed into DSP mul_ln1118_16_reg_10527_reg.
DSP Report: register mul_ln1118_16_reg_10527_reg is absorbed into DSP mul_ln1118_16_reg_10527_reg.
DSP Report: register model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1_U49/model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1_DSP48_2_U/a_reg_reg is absorbed into DSP mul_ln1118_16_reg_10527_reg.
DSP Report: register mul_ln1118_16_reg_10527_reg is absorbed into DSP mul_ln1118_16_reg_10527_reg.
DSP Report: register model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1_U49/model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1_DSP48_2_U/p_reg_reg is absorbed into DSP mul_ln1118_16_reg_10527_reg.
DSP Report: operator model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1_U49/model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1_DSP48_2_U/p_cvt is absorbed into DSP mul_ln1118_16_reg_10527_reg.
DSP Report: Generating DSP mul_ln1118_15_reg_10522_reg, operation Mode is: (A2*B'')'.
DSP Report: register mul_ln1118_15_reg_10522_reg is absorbed into DSP mul_ln1118_15_reg_10522_reg.
DSP Report: register mul_ln1118_15_reg_10522_reg is absorbed into DSP mul_ln1118_15_reg_10522_reg.
DSP Report: register model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1_U48/model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1_DSP48_2_U/a_reg_reg is absorbed into DSP mul_ln1118_15_reg_10522_reg.
DSP Report: register mul_ln1118_15_reg_10522_reg is absorbed into DSP mul_ln1118_15_reg_10522_reg.
DSP Report: register model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1_U48/model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1_DSP48_2_U/p_reg_reg is absorbed into DSP mul_ln1118_15_reg_10522_reg.
DSP Report: operator model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1_U48/model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1_DSP48_2_U/p_cvt is absorbed into DSP mul_ln1118_15_reg_10522_reg.
DSP Report: Generating DSP mul_ln1118_14_reg_10517_reg, operation Mode is: (A2*B'')'.
DSP Report: register mul_ln1118_14_reg_10517_reg is absorbed into DSP mul_ln1118_14_reg_10517_reg.
DSP Report: register mul_ln1118_14_reg_10517_reg is absorbed into DSP mul_ln1118_14_reg_10517_reg.
DSP Report: register model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1_U47/model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1_DSP48_2_U/a_reg_reg is absorbed into DSP mul_ln1118_14_reg_10517_reg.
DSP Report: register mul_ln1118_14_reg_10517_reg is absorbed into DSP mul_ln1118_14_reg_10517_reg.
DSP Report: register model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1_U47/model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1_DSP48_2_U/p_reg_reg is absorbed into DSP mul_ln1118_14_reg_10517_reg.
DSP Report: operator model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1_U47/model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1_DSP48_2_U/p_cvt is absorbed into DSP mul_ln1118_14_reg_10517_reg.
DSP Report: Generating DSP mul_ln1118_13_reg_10512_reg, operation Mode is: (A2*B'')'.
DSP Report: register mul_ln1118_13_reg_10512_reg is absorbed into DSP mul_ln1118_13_reg_10512_reg.
DSP Report: register mul_ln1118_13_reg_10512_reg is absorbed into DSP mul_ln1118_13_reg_10512_reg.
DSP Report: register model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1_U46/model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1_DSP48_2_U/a_reg_reg is absorbed into DSP mul_ln1118_13_reg_10512_reg.
DSP Report: register mul_ln1118_13_reg_10512_reg is absorbed into DSP mul_ln1118_13_reg_10512_reg.
DSP Report: register model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1_U46/model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1_DSP48_2_U/p_reg_reg is absorbed into DSP mul_ln1118_13_reg_10512_reg.
DSP Report: operator model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1_U46/model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1_DSP48_2_U/p_cvt is absorbed into DSP mul_ln1118_13_reg_10512_reg.
DSP Report: Generating DSP mul_ln1118_reg_10467_reg, operation Mode is: (A''*B2)'.
DSP Report: register model_nexys_pruned_5_hls4ml_prj_5_mul_mul_13ns_14s_23_3_1_U37/model_nexys_pruned_5_hls4ml_prj_5_mul_mul_13ns_14s_23_3_1_DSP48_1_U/b_reg_reg is absorbed into DSP mul_ln1118_reg_10467_reg.
DSP Report: register mul_ln1118_reg_10467_reg is absorbed into DSP mul_ln1118_reg_10467_reg.
DSP Report: register mul_ln1118_reg_10467_reg is absorbed into DSP mul_ln1118_reg_10467_reg.
DSP Report: register mul_ln1118_reg_10467_reg is absorbed into DSP mul_ln1118_reg_10467_reg.
DSP Report: register model_nexys_pruned_5_hls4ml_prj_5_mul_mul_13ns_14s_23_3_1_U37/model_nexys_pruned_5_hls4ml_prj_5_mul_mul_13ns_14s_23_3_1_DSP48_1_U/p_reg_reg is absorbed into DSP mul_ln1118_reg_10467_reg.
DSP Report: operator model_nexys_pruned_5_hls4ml_prj_5_mul_mul_13ns_14s_23_3_1_U37/model_nexys_pruned_5_hls4ml_prj_5_mul_mul_13ns_14s_23_3_1_DSP48_1_U/p_cvt is absorbed into DSP mul_ln1118_reg_10467_reg.
DSP Report: Generating DSP mul_ln1118_12_reg_10507_reg, operation Mode is: (A2*B'')'.
DSP Report: register mul_ln1118_12_reg_10507_reg is absorbed into DSP mul_ln1118_12_reg_10507_reg.
DSP Report: register mul_ln1118_12_reg_10507_reg is absorbed into DSP mul_ln1118_12_reg_10507_reg.
DSP Report: register model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1_U45/model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1_DSP48_2_U/a_reg_reg is absorbed into DSP mul_ln1118_12_reg_10507_reg.
DSP Report: register mul_ln1118_12_reg_10507_reg is absorbed into DSP mul_ln1118_12_reg_10507_reg.
DSP Report: register model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1_U45/model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1_DSP48_2_U/p_reg_reg is absorbed into DSP mul_ln1118_12_reg_10507_reg.
DSP Report: operator model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1_U45/model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1_DSP48_2_U/p_cvt is absorbed into DSP mul_ln1118_12_reg_10507_reg.
DSP Report: Generating DSP mul_ln1118_11_reg_10502_reg, operation Mode is: (A2*B'')'.
DSP Report: register mul_ln1118_11_reg_10502_reg is absorbed into DSP mul_ln1118_11_reg_10502_reg.
DSP Report: register mul_ln1118_11_reg_10502_reg is absorbed into DSP mul_ln1118_11_reg_10502_reg.
DSP Report: register model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1_U44/model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1_DSP48_2_U/a_reg_reg is absorbed into DSP mul_ln1118_11_reg_10502_reg.
DSP Report: register mul_ln1118_11_reg_10502_reg is absorbed into DSP mul_ln1118_11_reg_10502_reg.
DSP Report: register model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1_U44/model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1_DSP48_2_U/p_reg_reg is absorbed into DSP mul_ln1118_11_reg_10502_reg.
DSP Report: operator model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1_U44/model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1_DSP48_2_U/p_cvt is absorbed into DSP mul_ln1118_11_reg_10502_reg.
DSP Report: Generating DSP mul_ln1118_10_reg_10497_reg, operation Mode is: (A2*B'')'.
DSP Report: register mul_ln1118_10_reg_10497_reg is absorbed into DSP mul_ln1118_10_reg_10497_reg.
DSP Report: register mul_ln1118_10_reg_10497_reg is absorbed into DSP mul_ln1118_10_reg_10497_reg.
DSP Report: register model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1_U43/model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1_DSP48_2_U/a_reg_reg is absorbed into DSP mul_ln1118_10_reg_10497_reg.
DSP Report: register mul_ln1118_10_reg_10497_reg is absorbed into DSP mul_ln1118_10_reg_10497_reg.
DSP Report: register model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1_U43/model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1_DSP48_2_U/p_reg_reg is absorbed into DSP mul_ln1118_10_reg_10497_reg.
DSP Report: operator model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1_U43/model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1_DSP48_2_U/p_cvt is absorbed into DSP mul_ln1118_10_reg_10497_reg.
DSP Report: Generating DSP mul_ln1118_9_reg_10492_reg, operation Mode is: (A2*B'')'.
DSP Report: register mul_ln1118_9_reg_10492_reg is absorbed into DSP mul_ln1118_9_reg_10492_reg.
DSP Report: register mul_ln1118_9_reg_10492_reg is absorbed into DSP mul_ln1118_9_reg_10492_reg.
DSP Report: register model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1_U42/model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1_DSP48_2_U/a_reg_reg is absorbed into DSP mul_ln1118_9_reg_10492_reg.
DSP Report: register mul_ln1118_9_reg_10492_reg is absorbed into DSP mul_ln1118_9_reg_10492_reg.
DSP Report: register model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1_U42/model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1_DSP48_2_U/p_reg_reg is absorbed into DSP mul_ln1118_9_reg_10492_reg.
DSP Report: operator model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1_U42/model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1_DSP48_2_U/p_cvt is absorbed into DSP mul_ln1118_9_reg_10492_reg.
DSP Report: Generating DSP mul_ln1118_8_reg_10487_reg, operation Mode is: (A2*B'')'.
DSP Report: register mul_ln1118_8_reg_10487_reg is absorbed into DSP mul_ln1118_8_reg_10487_reg.
DSP Report: register mul_ln1118_8_reg_10487_reg is absorbed into DSP mul_ln1118_8_reg_10487_reg.
DSP Report: register model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1_U41/model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1_DSP48_2_U/a_reg_reg is absorbed into DSP mul_ln1118_8_reg_10487_reg.
DSP Report: register mul_ln1118_8_reg_10487_reg is absorbed into DSP mul_ln1118_8_reg_10487_reg.
DSP Report: register model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1_U41/model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1_DSP48_2_U/p_reg_reg is absorbed into DSP mul_ln1118_8_reg_10487_reg.
DSP Report: operator model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1_U41/model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1_DSP48_2_U/p_cvt is absorbed into DSP mul_ln1118_8_reg_10487_reg.
DSP Report: Generating DSP mul_ln1118_7_reg_10482_reg, operation Mode is: (A2*B'')'.
DSP Report: register mul_ln1118_7_reg_10482_reg is absorbed into DSP mul_ln1118_7_reg_10482_reg.
DSP Report: register mul_ln1118_7_reg_10482_reg is absorbed into DSP mul_ln1118_7_reg_10482_reg.
DSP Report: register model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1_U40/model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1_DSP48_2_U/a_reg_reg is absorbed into DSP mul_ln1118_7_reg_10482_reg.
DSP Report: register mul_ln1118_7_reg_10482_reg is absorbed into DSP mul_ln1118_7_reg_10482_reg.
DSP Report: register model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1_U40/model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1_DSP48_2_U/p_reg_reg is absorbed into DSP mul_ln1118_7_reg_10482_reg.
DSP Report: operator model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1_U40/model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1_DSP48_2_U/p_cvt is absorbed into DSP mul_ln1118_7_reg_10482_reg.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter2_acc_V_55_1_reg_2946_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter2_acc_V_55_1_reg_2946_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter2_acc_V_55_1_reg_2946_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter2_acc_V_55_1_reg_2946_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter2_acc_V_55_1_reg_2946_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter2_acc_V_55_1_reg_2946_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter2_acc_V_55_1_reg_2946_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter2_acc_V_55_1_reg_2946_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter2_acc_V_55_1_reg_2946_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter2_acc_V_55_1_reg_2946_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter2_acc_V_55_1_reg_2946_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter2_acc_V_55_1_reg_2946_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter2_acc_V_55_1_reg_2946_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter2_acc_V_55_1_reg_2946_reg[13] )
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter3_acc_V_55_1_reg_2946_reg[0]' (FDE) to 'ap_phi_reg_pp0_iter3_acc_V_55_1_reg_2946_reg[1]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter3_acc_V_55_1_reg_2946_reg[1]' (FDE) to 'ap_phi_reg_pp0_iter3_acc_V_55_1_reg_2946_reg[2]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter3_acc_V_55_1_reg_2946_reg[2]' (FDE) to 'ap_phi_reg_pp0_iter3_acc_V_55_1_reg_2946_reg[3]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter3_acc_V_55_1_reg_2946_reg[3]' (FDE) to 'ap_phi_reg_pp0_iter3_acc_V_55_1_reg_2946_reg[4]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter3_acc_V_55_1_reg_2946_reg[4]' (FDE) to 'ap_phi_reg_pp0_iter3_acc_V_55_1_reg_2946_reg[5]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter3_acc_V_55_1_reg_2946_reg[5]' (FDE) to 'ap_phi_reg_pp0_iter3_acc_V_55_1_reg_2946_reg[6]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter3_acc_V_55_1_reg_2946_reg[6]' (FDE) to 'ap_phi_reg_pp0_iter3_acc_V_55_1_reg_2946_reg[7]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter3_acc_V_55_1_reg_2946_reg[7]' (FDE) to 'ap_phi_reg_pp0_iter3_acc_V_55_1_reg_2946_reg[8]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter3_acc_V_55_1_reg_2946_reg[8]' (FDE) to 'ap_phi_reg_pp0_iter3_acc_V_55_1_reg_2946_reg[9]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter3_acc_V_55_1_reg_2946_reg[9]' (FDE) to 'ap_phi_reg_pp0_iter3_acc_V_55_1_reg_2946_reg[10]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter3_acc_V_55_1_reg_2946_reg[10]' (FDE) to 'ap_phi_reg_pp0_iter3_acc_V_55_1_reg_2946_reg[11]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter3_acc_V_55_1_reg_2946_reg[11]' (FDE) to 'ap_phi_reg_pp0_iter3_acc_V_55_1_reg_2946_reg[12]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter3_acc_V_55_1_reg_2946_reg[12]' (FDE) to 'ap_phi_reg_pp0_iter3_acc_V_55_1_reg_2946_reg[13]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter4_acc_V_55_1_reg_2946_reg[0]' (FDE) to 'ap_phi_reg_pp0_iter4_acc_V_55_1_reg_2946_reg[1]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter4_acc_V_55_1_reg_2946_reg[1]' (FDE) to 'ap_phi_reg_pp0_iter4_acc_V_55_1_reg_2946_reg[2]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter4_acc_V_55_1_reg_2946_reg[2]' (FDE) to 'ap_phi_reg_pp0_iter4_acc_V_55_1_reg_2946_reg[3]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter4_acc_V_55_1_reg_2946_reg[3]' (FDE) to 'ap_phi_reg_pp0_iter4_acc_V_55_1_reg_2946_reg[4]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter4_acc_V_55_1_reg_2946_reg[4]' (FDE) to 'ap_phi_reg_pp0_iter4_acc_V_55_1_reg_2946_reg[5]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter4_acc_V_55_1_reg_2946_reg[5]' (FDE) to 'ap_phi_reg_pp0_iter4_acc_V_55_1_reg_2946_reg[6]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter4_acc_V_55_1_reg_2946_reg[6]' (FDE) to 'ap_phi_reg_pp0_iter4_acc_V_55_1_reg_2946_reg[7]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter4_acc_V_55_1_reg_2946_reg[7]' (FDE) to 'ap_phi_reg_pp0_iter4_acc_V_55_1_reg_2946_reg[8]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter4_acc_V_55_1_reg_2946_reg[8]' (FDE) to 'ap_phi_reg_pp0_iter4_acc_V_55_1_reg_2946_reg[9]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter4_acc_V_55_1_reg_2946_reg[9]' (FDE) to 'ap_phi_reg_pp0_iter4_acc_V_55_1_reg_2946_reg[10]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter4_acc_V_55_1_reg_2946_reg[10]' (FDE) to 'ap_phi_reg_pp0_iter4_acc_V_55_1_reg_2946_reg[11]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter4_acc_V_55_1_reg_2946_reg[11]' (FDE) to 'ap_phi_reg_pp0_iter4_acc_V_55_1_reg_2946_reg[12]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter4_acc_V_55_1_reg_2946_reg[12]' (FDE) to 'ap_phi_reg_pp0_iter4_acc_V_55_1_reg_2946_reg[13]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter5_acc_V_55_1_reg_2946_reg[0]' (FDE) to 'ap_phi_reg_pp0_iter5_acc_V_55_1_reg_2946_reg[1]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter5_acc_V_55_1_reg_2946_reg[1]' (FDE) to 'ap_phi_reg_pp0_iter5_acc_V_55_1_reg_2946_reg[2]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter5_acc_V_55_1_reg_2946_reg[2]' (FDE) to 'ap_phi_reg_pp0_iter5_acc_V_55_1_reg_2946_reg[3]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter5_acc_V_55_1_reg_2946_reg[3]' (FDE) to 'ap_phi_reg_pp0_iter5_acc_V_55_1_reg_2946_reg[4]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter5_acc_V_55_1_reg_2946_reg[4]' (FDE) to 'ap_phi_reg_pp0_iter5_acc_V_55_1_reg_2946_reg[5]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter5_acc_V_55_1_reg_2946_reg[5]' (FDE) to 'ap_phi_reg_pp0_iter5_acc_V_55_1_reg_2946_reg[6]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter5_acc_V_55_1_reg_2946_reg[6]' (FDE) to 'ap_phi_reg_pp0_iter5_acc_V_55_1_reg_2946_reg[7]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter5_acc_V_55_1_reg_2946_reg[7]' (FDE) to 'ap_phi_reg_pp0_iter5_acc_V_55_1_reg_2946_reg[8]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter5_acc_V_55_1_reg_2946_reg[8]' (FDE) to 'ap_phi_reg_pp0_iter5_acc_V_55_1_reg_2946_reg[9]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter5_acc_V_55_1_reg_2946_reg[9]' (FDE) to 'ap_phi_reg_pp0_iter5_acc_V_55_1_reg_2946_reg[10]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter5_acc_V_55_1_reg_2946_reg[10]' (FDE) to 'ap_phi_reg_pp0_iter5_acc_V_55_1_reg_2946_reg[11]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter5_acc_V_55_1_reg_2946_reg[11]' (FDE) to 'ap_phi_reg_pp0_iter5_acc_V_55_1_reg_2946_reg[12]'
INFO: [Synth 8-3886] merging instance 'ap_phi_reg_pp0_iter5_acc_V_55_1_reg_2946_reg[12]' (FDE) to 'ap_phi_reg_pp0_iter5_acc_V_55_1_reg_2946_reg[13]'
INFO: [Synth 8-3886] merging instance 'zext_ln1265_reg_10572_reg[0]' (FDE) to 'out_index_reg_10227_pp0_iter5_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'zext_ln1265_reg_10572_reg[1]' (FDE) to 'out_index_reg_10227_pp0_iter5_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'zext_ln1265_reg_10572_reg[2]' (FDE) to 'out_index_reg_10227_pp0_iter5_reg_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter3_acc_V_55_1_reg_2946_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter4_acc_V_55_1_reg_2946_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_phi_reg_pp0_iter5_acc_V_55_1_reg_2946_reg[13] )
DSP Report: Generating DSP mul_ln1118_19_reg_10542_reg, operation Mode is: (A''*B2)'.
DSP Report: register mul_ln1118_19_reg_10542_reg is absorbed into DSP mul_ln1118_19_reg_10542_reg.
DSP Report: register tmp_14_reg_10314_reg is absorbed into DSP mul_ln1118_19_reg_10542_reg.
DSP Report: register model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1_U52/model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1_DSP48_2_U/a_reg_reg is absorbed into DSP mul_ln1118_19_reg_10542_reg.
DSP Report: register mul_ln1118_19_reg_10542_reg is absorbed into DSP mul_ln1118_19_reg_10542_reg.
DSP Report: register model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1_U52/model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1_DSP48_2_U/p_reg_reg is absorbed into DSP mul_ln1118_19_reg_10542_reg.
DSP Report: operator model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1_U52/model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1_DSP48_2_U/p_cvt is absorbed into DSP mul_ln1118_19_reg_10542_reg.
DSP Report: Generating DSP mul_ln1118_17_reg_10532_reg, operation Mode is: (A''*B2)'.
DSP Report: register mul_ln1118_17_reg_10532_reg is absorbed into DSP mul_ln1118_17_reg_10532_reg.
DSP Report: register tmp_12_reg_10304_reg is absorbed into DSP mul_ln1118_17_reg_10532_reg.
DSP Report: register model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1_U50/model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1_DSP48_2_U/a_reg_reg is absorbed into DSP mul_ln1118_17_reg_10532_reg.
DSP Report: register mul_ln1118_17_reg_10532_reg is absorbed into DSP mul_ln1118_17_reg_10532_reg.
DSP Report: register model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1_U50/model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1_DSP48_2_U/p_reg_reg is absorbed into DSP mul_ln1118_17_reg_10532_reg.
DSP Report: operator model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1_U50/model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1_DSP48_2_U/p_cvt is absorbed into DSP mul_ln1118_17_reg_10532_reg.
DSP Report: Generating DSP mul_ln1118_6_reg_10477_reg, operation Mode is: (A''*B2)'.
DSP Report: register mul_ln1118_6_reg_10477_reg is absorbed into DSP mul_ln1118_6_reg_10477_reg.
DSP Report: register tmp_2_reg_10249_reg is absorbed into DSP mul_ln1118_6_reg_10477_reg.
DSP Report: register model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1_U39/model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1_DSP48_2_U/a_reg_reg is absorbed into DSP mul_ln1118_6_reg_10477_reg.
DSP Report: register mul_ln1118_6_reg_10477_reg is absorbed into DSP mul_ln1118_6_reg_10477_reg.
DSP Report: register model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1_U39/model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1_DSP48_2_U/p_reg_reg is absorbed into DSP mul_ln1118_6_reg_10477_reg.
DSP Report: operator model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1_U39/model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1_DSP48_2_U/p_cvt is absorbed into DSP mul_ln1118_6_reg_10477_reg.
DSP Report: Generating DSP mul_ln1118_22_reg_10557_reg, operation Mode is: (A''*B2)'.
DSP Report: register mul_ln1118_22_reg_10557_reg is absorbed into DSP mul_ln1118_22_reg_10557_reg.
DSP Report: register tmp_17_reg_10329_reg is absorbed into DSP mul_ln1118_22_reg_10557_reg.
DSP Report: register model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1_U55/model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1_DSP48_2_U/a_reg_reg is absorbed into DSP mul_ln1118_22_reg_10557_reg.
DSP Report: register mul_ln1118_22_reg_10557_reg is absorbed into DSP mul_ln1118_22_reg_10557_reg.
DSP Report: register model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1_U55/model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1_DSP48_2_U/p_reg_reg is absorbed into DSP mul_ln1118_22_reg_10557_reg.
DSP Report: operator model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1_U55/model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1_DSP48_2_U/p_cvt is absorbed into DSP mul_ln1118_22_reg_10557_reg.
DSP Report: Generating DSP mul_ln1118_5_reg_10472_reg, operation Mode is: (A''*B2)'.
DSP Report: register mul_ln1118_5_reg_10472_reg is absorbed into DSP mul_ln1118_5_reg_10472_reg.
DSP Report: register tmp_1_reg_10244_reg is absorbed into DSP mul_ln1118_5_reg_10472_reg.
DSP Report: register model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1_U38/model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1_DSP48_2_U/a_reg_reg is absorbed into DSP mul_ln1118_5_reg_10472_reg.
DSP Report: register mul_ln1118_5_reg_10472_reg is absorbed into DSP mul_ln1118_5_reg_10472_reg.
DSP Report: register model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1_U38/model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1_DSP48_2_U/p_reg_reg is absorbed into DSP mul_ln1118_5_reg_10472_reg.
DSP Report: operator model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1_U38/model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_13ns_23_3_1_DSP48_2_U/p_cvt is absorbed into DSP mul_ln1118_5_reg_10472_reg.
INFO: [Synth 8-4471] merging register 'model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_14s_23_3_1_U172/model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_14s_23_3_1_DSP48_4_U/a_reg_reg[13:0]' into 'model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_14s_23_3_1_U171/model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_14s_23_3_1_DSP48_4_U/b_reg_reg[13:0]' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_14s_23_3_1.vhd:35]
INFO: [Synth 8-4471] merging register 'model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_14s_23_3_1_U173/model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_14s_23_3_1_DSP48_4_U/a_reg_reg[13:0]' into 'model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_14s_23_3_1_U171/model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_14s_23_3_1_DSP48_4_U/b_reg_reg[13:0]' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_14s_23_3_1.vhd:35]
INFO: [Synth 8-4471] merging register 'model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_14s_23_3_1_U174/model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_14s_23_3_1_DSP48_4_U/a_reg_reg[13:0]' into 'model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_14s_23_3_1_U171/model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_14s_23_3_1_DSP48_4_U/b_reg_reg[13:0]' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_14s_23_3_1.vhd:35]
INFO: [Synth 8-4471] merging register 'model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_9s_23_3_1_U175/model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_9s_23_3_1_DSP48_5_U/a_reg_reg[13:0]' into 'model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_14s_23_3_1_U171/model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_14s_23_3_1_DSP48_4_U/b_reg_reg[13:0]' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_9s_23_3_1.vhd:35]
DSP Report: Generating DSP mul_ln1118_reg_7656_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1_reg_7587_reg is absorbed into DSP mul_ln1118_reg_7656_reg.
DSP Report: register model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_14s_23_3_1_U171/model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_14s_23_3_1_DSP48_4_U/b_reg_reg is absorbed into DSP mul_ln1118_reg_7656_reg.
DSP Report: register trunc_ln160_1_reg_7592_reg is absorbed into DSP mul_ln1118_reg_7656_reg.
DSP Report: register model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_14s_23_3_1_U171/model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_14s_23_3_1_DSP48_4_U/a_reg_reg is absorbed into DSP mul_ln1118_reg_7656_reg.
DSP Report: register mul_ln1118_reg_7656_reg is absorbed into DSP mul_ln1118_reg_7656_reg.
DSP Report: register model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_14s_23_3_1_U171/model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_14s_23_3_1_DSP48_4_U/p_reg_reg is absorbed into DSP mul_ln1118_reg_7656_reg.
DSP Report: operator model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_14s_23_3_1_U171/model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_14s_23_3_1_DSP48_4_U/p_cvt is absorbed into DSP mul_ln1118_reg_7656_reg.
DSP Report: Generating DSP mul_ln1118_1_reg_7661_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1_reg_7587_reg is absorbed into DSP mul_ln1118_1_reg_7661_reg.
DSP Report: register model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_14s_23_3_1_U171/model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_14s_23_3_1_DSP48_4_U/b_reg_reg is absorbed into DSP mul_ln1118_1_reg_7661_reg.
DSP Report: register tmp_7_reg_7597_reg is absorbed into DSP mul_ln1118_1_reg_7661_reg.
DSP Report: register model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_14s_23_3_1_U172/model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_14s_23_3_1_DSP48_4_U/b_reg_reg is absorbed into DSP mul_ln1118_1_reg_7661_reg.
DSP Report: register mul_ln1118_1_reg_7661_reg is absorbed into DSP mul_ln1118_1_reg_7661_reg.
DSP Report: register model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_14s_23_3_1_U172/model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_14s_23_3_1_DSP48_4_U/p_reg_reg is absorbed into DSP mul_ln1118_1_reg_7661_reg.
DSP Report: operator model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_14s_23_3_1_U172/model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_14s_23_3_1_DSP48_4_U/p_cvt is absorbed into DSP mul_ln1118_1_reg_7661_reg.
DSP Report: Generating DSP mul_ln1118_2_reg_7666_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1_reg_7587_reg is absorbed into DSP mul_ln1118_2_reg_7666_reg.
DSP Report: register model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_14s_23_3_1_U171/model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_14s_23_3_1_DSP48_4_U/b_reg_reg is absorbed into DSP mul_ln1118_2_reg_7666_reg.
DSP Report: register tmp_8_reg_7602_reg is absorbed into DSP mul_ln1118_2_reg_7666_reg.
DSP Report: register model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_14s_23_3_1_U173/model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_14s_23_3_1_DSP48_4_U/b_reg_reg is absorbed into DSP mul_ln1118_2_reg_7666_reg.
DSP Report: register mul_ln1118_2_reg_7666_reg is absorbed into DSP mul_ln1118_2_reg_7666_reg.
DSP Report: register model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_14s_23_3_1_U173/model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_14s_23_3_1_DSP48_4_U/p_reg_reg is absorbed into DSP mul_ln1118_2_reg_7666_reg.
DSP Report: operator model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_14s_23_3_1_U173/model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_14s_23_3_1_DSP48_4_U/p_cvt is absorbed into DSP mul_ln1118_2_reg_7666_reg.
DSP Report: Generating DSP mul_ln1118_3_reg_7671_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1_reg_7587_reg is absorbed into DSP mul_ln1118_3_reg_7671_reg.
DSP Report: register model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_14s_23_3_1_U171/model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_14s_23_3_1_DSP48_4_U/b_reg_reg is absorbed into DSP mul_ln1118_3_reg_7671_reg.
DSP Report: register tmp_9_reg_7607_reg is absorbed into DSP mul_ln1118_3_reg_7671_reg.
DSP Report: register model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_14s_23_3_1_U174/model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_14s_23_3_1_DSP48_4_U/b_reg_reg is absorbed into DSP mul_ln1118_3_reg_7671_reg.
DSP Report: register mul_ln1118_3_reg_7671_reg is absorbed into DSP mul_ln1118_3_reg_7671_reg.
DSP Report: register model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_14s_23_3_1_U174/model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_14s_23_3_1_DSP48_4_U/p_reg_reg is absorbed into DSP mul_ln1118_3_reg_7671_reg.
DSP Report: operator model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_14s_23_3_1_U174/model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_14s_23_3_1_DSP48_4_U/p_cvt is absorbed into DSP mul_ln1118_3_reg_7671_reg.
DSP Report: Generating DSP mul_ln1118_4_reg_7676_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_1_reg_7587_reg is absorbed into DSP mul_ln1118_4_reg_7676_reg.
DSP Report: register model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_14s_23_3_1_U171/model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_14s_23_3_1_DSP48_4_U/b_reg_reg is absorbed into DSP mul_ln1118_4_reg_7676_reg.
DSP Report: register tmp_2_reg_7612_reg is absorbed into DSP mul_ln1118_4_reg_7676_reg.
DSP Report: register model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_9s_23_3_1_U175/model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_9s_23_3_1_DSP48_5_U/b_reg_reg is absorbed into DSP mul_ln1118_4_reg_7676_reg.
DSP Report: register mul_ln1118_4_reg_7676_reg is absorbed into DSP mul_ln1118_4_reg_7676_reg.
DSP Report: register model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_9s_23_3_1_U175/model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_9s_23_3_1_DSP48_5_U/p_reg_reg is absorbed into DSP mul_ln1118_4_reg_7676_reg.
DSP Report: operator model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_9s_23_3_1_U175/model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_9s_23_3_1_DSP48_5_U/p_cvt is absorbed into DSP mul_ln1118_4_reg_7676_reg.
INFO: [Synth 8-4471] merging register 'model_nexys_pruned_5_hls4ml_prj_5_entry95_U0/ap_CS_fsm_reg[0:0]' into 'model_nexys_pruned_5_hls4ml_prj_5_entry3_U0/ap_CS_fsm_reg[0:0]' [/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.srcs/sources_1/bd/design_1/ipshared/dd27/hdl/vhdl/model_nexys_pruned_5_hls4ml_prj_5_entry95.vhd:64]
INFO: [Synth 8-3333] propagating constant 1 across sequential element (relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config7_U0/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\model_nexys_pruned_5_hls4ml_prj_5_entry3_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer7_out_99_V_U/\U_fifo_w14_d2_A_shiftReg/SRL_SIG_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer7_out_98_V_U/\U_fifo_w14_d2_A_shiftReg/SRL_SIG_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer7_out_97_V_U/\U_fifo_w14_d2_A_shiftReg/SRL_SIG_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer7_out_96_V_U/\U_fifo_w14_d2_A_shiftReg/SRL_SIG_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer7_out_95_V_U/\U_fifo_w14_d2_A_shiftReg/SRL_SIG_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer7_out_94_V_U/\U_fifo_w14_d2_A_shiftReg/SRL_SIG_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer7_out_93_V_U/\U_fifo_w14_d2_A_shiftReg/SRL_SIG_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer7_out_92_V_U/\U_fifo_w14_d2_A_shiftReg/SRL_SIG_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer7_out_91_V_U/\U_fifo_w14_d2_A_shiftReg/SRL_SIG_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer7_out_90_V_U/\U_fifo_w14_d2_A_shiftReg/SRL_SIG_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer7_out_89_V_U/\U_fifo_w14_d2_A_shiftReg/SRL_SIG_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer7_out_88_V_U/\U_fifo_w14_d2_A_shiftReg/SRL_SIG_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer7_out_87_V_U/\U_fifo_w14_d2_A_shiftReg/SRL_SIG_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer7_out_86_V_U/\U_fifo_w14_d2_A_shiftReg/SRL_SIG_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer7_out_85_V_U/\U_fifo_w14_d2_A_shiftReg/SRL_SIG_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer7_out_84_V_U/\U_fifo_w14_d2_A_shiftReg/SRL_SIG_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer7_out_83_V_U/\U_fifo_w14_d2_A_shiftReg/SRL_SIG_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer7_out_82_V_U/\U_fifo_w14_d2_A_shiftReg/SRL_SIG_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer7_out_81_V_U/\U_fifo_w14_d2_A_shiftReg/SRL_SIG_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer7_out_80_V_U/\U_fifo_w14_d2_A_shiftReg/SRL_SIG_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer7_out_79_V_U/\U_fifo_w14_d2_A_shiftReg/SRL_SIG_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer7_out_78_V_U/\U_fifo_w14_d2_A_shiftReg/SRL_SIG_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer7_out_77_V_U/\U_fifo_w14_d2_A_shiftReg/SRL_SIG_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer7_out_76_V_U/\U_fifo_w14_d2_A_shiftReg/SRL_SIG_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer7_out_75_V_U/\U_fifo_w14_d2_A_shiftReg/SRL_SIG_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer7_out_74_V_U/\U_fifo_w14_d2_A_shiftReg/SRL_SIG_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer7_out_73_V_U/\U_fifo_w14_d2_A_shiftReg/SRL_SIG_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer7_out_72_V_U/\U_fifo_w14_d2_A_shiftReg/SRL_SIG_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer7_out_71_V_U/\U_fifo_w14_d2_A_shiftReg/SRL_SIG_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer7_out_70_V_U/\U_fifo_w14_d2_A_shiftReg/SRL_SIG_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer7_out_69_V_U/\U_fifo_w14_d2_A_shiftReg/SRL_SIG_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer7_out_68_V_U/\U_fifo_w14_d2_A_shiftReg/SRL_SIG_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer7_out_67_V_U/\U_fifo_w14_d2_A_shiftReg/SRL_SIG_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer7_out_66_V_U/\U_fifo_w14_d2_A_shiftReg/SRL_SIG_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer7_out_65_V_U/\U_fifo_w14_d2_A_shiftReg/SRL_SIG_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer7_out_64_V_U/\U_fifo_w14_d2_A_shiftReg/SRL_SIG_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer7_out_63_V_U/\U_fifo_w14_d2_A_shiftReg/SRL_SIG_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer7_out_62_V_U/\U_fifo_w14_d2_A_shiftReg/SRL_SIG_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer7_out_61_V_U/\U_fifo_w14_d2_A_shiftReg/SRL_SIG_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer7_out_60_V_U/\U_fifo_w14_d2_A_shiftReg/SRL_SIG_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer7_out_59_V_U/\U_fifo_w14_d2_A_shiftReg/SRL_SIG_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer7_out_58_V_U/\U_fifo_w14_d2_A_shiftReg/SRL_SIG_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer7_out_57_V_U/\U_fifo_w14_d2_A_shiftReg/SRL_SIG_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer7_out_56_V_U/\U_fifo_w14_d2_A_shiftReg/SRL_SIG_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer7_out_55_V_U/\U_fifo_w14_d2_A_shiftReg/SRL_SIG_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer7_out_54_V_U/\U_fifo_w14_d2_A_shiftReg/SRL_SIG_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer7_out_53_V_U/\U_fifo_w14_d2_A_shiftReg/SRL_SIG_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer7_out_52_V_U/\U_fifo_w14_d2_A_shiftReg/SRL_SIG_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer7_out_51_V_U/\U_fifo_w14_d2_A_shiftReg/SRL_SIG_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer7_out_50_V_U/\U_fifo_w14_d2_A_shiftReg/SRL_SIG_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer7_out_49_V_U/\U_fifo_w14_d2_A_shiftReg/SRL_SIG_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer7_out_48_V_U/\U_fifo_w14_d2_A_shiftReg/SRL_SIG_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer7_out_47_V_U/\U_fifo_w14_d2_A_shiftReg/SRL_SIG_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer7_out_46_V_U/\U_fifo_w14_d2_A_shiftReg/SRL_SIG_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer7_out_45_V_U/\U_fifo_w14_d2_A_shiftReg/SRL_SIG_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer7_out_44_V_U/\U_fifo_w14_d2_A_shiftReg/SRL_SIG_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer7_out_43_V_U/\U_fifo_w14_d2_A_shiftReg/SRL_SIG_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer7_out_42_V_U/\U_fifo_w14_d2_A_shiftReg/SRL_SIG_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer7_out_41_V_U/\U_fifo_w14_d2_A_shiftReg/SRL_SIG_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer7_out_40_V_U/\U_fifo_w14_d2_A_shiftReg/SRL_SIG_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer7_out_39_V_U/\U_fifo_w14_d2_A_shiftReg/SRL_SIG_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer7_out_38_V_U/\U_fifo_w14_d2_A_shiftReg/SRL_SIG_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer7_out_37_V_U/\U_fifo_w14_d2_A_shiftReg/SRL_SIG_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer7_out_36_V_U/\U_fifo_w14_d2_A_shiftReg/SRL_SIG_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer7_out_35_V_U/\U_fifo_w14_d2_A_shiftReg/SRL_SIG_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer7_out_34_V_U/\U_fifo_w14_d2_A_shiftReg/SRL_SIG_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer7_out_33_V_U/\U_fifo_w14_d2_A_shiftReg/SRL_SIG_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer7_out_32_V_U/\U_fifo_w14_d2_A_shiftReg/SRL_SIG_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer7_out_31_V_U/\U_fifo_w14_d2_A_shiftReg/SRL_SIG_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer7_out_30_V_U/\U_fifo_w14_d2_A_shiftReg/SRL_SIG_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer7_out_29_V_U/\U_fifo_w14_d2_A_shiftReg/SRL_SIG_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer7_out_28_V_U/\U_fifo_w14_d2_A_shiftReg/SRL_SIG_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer7_out_27_V_U/\U_fifo_w14_d2_A_shiftReg/SRL_SIG_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer7_out_26_V_U/\U_fifo_w14_d2_A_shiftReg/SRL_SIG_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer7_out_25_V_U/\U_fifo_w14_d2_A_shiftReg/SRL_SIG_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer7_out_24_V_U/\U_fifo_w14_d2_A_shiftReg/SRL_SIG_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer7_out_23_V_U/\U_fifo_w14_d2_A_shiftReg/SRL_SIG_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (layer7_out_22_V_U/\U_fifo_w14_d2_A_shiftReg/SRL_SIG_reg[0][13] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'layer7_out_99_V_U/U_fifo_w14_d2_A_shiftReg/SRL_SIG_reg[0][13]' (FDE) to 'layer7_out_99_V_U/U_fifo_w14_d2_A_shiftReg/SRL_SIG_reg[1][13]'
INFO: [Synth 8-3886] merging instance 'layer7_out_98_V_U/U_fifo_w14_d2_A_shiftReg/SRL_SIG_reg[0][13]' (FDE) to 'layer7_out_98_V_U/U_fifo_w14_d2_A_shiftReg/SRL_SIG_reg[1][13]'
INFO: [Synth 8-3886] merging instance 'layer7_out_97_V_U/U_fifo_w14_d2_A_shiftReg/SRL_SIG_reg[0][13]' (FDE) to 'layer7_out_97_V_U/U_fifo_w14_d2_A_shiftReg/SRL_SIG_reg[1][13]'
INFO: [Synth 8-3886] merging instance 'layer7_out_96_V_U/U_fifo_w14_d2_A_shiftReg/SRL_SIG_reg[0][13]' (FDE) to 'layer7_out_96_V_U/U_fifo_w14_d2_A_shiftReg/SRL_SIG_reg[1][13]'
INFO: [Synth 8-3886] merging instance 'layer7_out_95_V_U/U_fifo_w14_d2_A_shiftReg/SRL_SIG_reg[0][13]' (FDE) to 'layer7_out_95_V_U/U_fifo_w14_d2_A_shiftReg/SRL_SIG_reg[1][13]'
INFO: [Synth 8-3886] merging instance 'layer7_out_94_V_U/U_fifo_w14_d2_A_shiftReg/SRL_SIG_reg[0][13]' (FDE) to 'layer7_out_94_V_U/U_fifo_w14_d2_A_shiftReg/SRL_SIG_reg[1][13]'
INFO: [Synth 8-3886] merging instance 'layer7_out_93_V_U/U_fifo_w14_d2_A_shiftReg/SRL_SIG_reg[0][13]' (FDE) to 'layer7_out_93_V_U/U_fifo_w14_d2_A_shiftReg/SRL_SIG_reg[1][13]'
INFO: [Synth 8-3886] merging instance 'layer7_out_92_V_U/U_fifo_w14_d2_A_shiftReg/SRL_SIG_reg[0][13]' (FDE) to 'layer7_out_92_V_U/U_fifo_w14_d2_A_shiftReg/SRL_SIG_reg[1][13]'
INFO: [Synth 8-3886] merging instance 'layer7_out_91_V_U/U_fifo_w14_d2_A_shiftReg/SRL_SIG_reg[0][13]' (FDE) to 'layer7_out_91_V_U/U_fifo_w14_d2_A_shiftReg/SRL_SIG_reg[1][13]'
INFO: [Synth 8-3886] merging instance 'layer7_out_90_V_U/U_fifo_w14_d2_A_shiftReg/SRL_SIG_reg[0][13]' (FDE) to 'layer7_out_90_V_U/U_fifo_w14_d2_A_shiftReg/SRL_SIG_reg[1][13]'
INFO: [Synth 8-3886] merging instance 'layer7_out_89_V_U/U_fifo_w14_d2_A_shiftReg/SRL_SIG_reg[0][13]' (FDE) to 'layer7_out_89_V_U/U_fifo_w14_d2_A_shiftReg/SRL_SIG_reg[1][13]'
INFO: [Synth 8-3886] merging instance 'layer7_out_88_V_U/U_fifo_w14_d2_A_shiftReg/SRL_SIG_reg[0][13]' (FDE) to 'layer7_out_88_V_U/U_fifo_w14_d2_A_shiftReg/SRL_SIG_reg[1][13]'
INFO: [Synth 8-3886] merging instance 'layer7_out_87_V_U/U_fifo_w14_d2_A_shiftReg/SRL_SIG_reg[0][13]' (FDE) to 'layer7_out_87_V_U/U_fifo_w14_d2_A_shiftReg/SRL_SIG_reg[1][13]'
INFO: [Synth 8-3886] merging instance 'layer7_out_86_V_U/U_fifo_w14_d2_A_shiftReg/SRL_SIG_reg[0][13]' (FDE) to 'layer7_out_86_V_U/U_fifo_w14_d2_A_shiftReg/SRL_SIG_reg[1][13]'
INFO: [Synth 8-3886] merging instance 'layer7_out_85_V_U/U_fifo_w14_d2_A_shiftReg/SRL_SIG_reg[0][13]' (FDE) to 'layer7_out_85_V_U/U_fifo_w14_d2_A_shiftReg/SRL_SIG_reg[1][13]'
INFO: [Synth 8-3886] merging instance 'layer7_out_84_V_U/U_fifo_w14_d2_A_shiftReg/SRL_SIG_reg[0][13]' (FDE) to 'layer7_out_84_V_U/U_fifo_w14_d2_A_shiftReg/SRL_SIG_reg[1][13]'
INFO: [Synth 8-3886] merging instance 'layer7_out_83_V_U/U_fifo_w14_d2_A_shiftReg/SRL_SIG_reg[0][13]' (FDE) to 'layer7_out_83_V_U/U_fifo_w14_d2_A_shiftReg/SRL_SIG_reg[1][13]'
INFO: [Synth 8-3886] merging instance 'layer7_out_82_V_U/U_fifo_w14_d2_A_shiftReg/SRL_SIG_reg[0][13]' (FDE) to 'layer7_out_82_V_U/U_fifo_w14_d2_A_shiftReg/SRL_SIG_reg[1][13]'
INFO: [Synth 8-3886] merging instance 'layer7_out_81_V_U/U_fifo_w14_d2_A_shiftReg/SRL_SIG_reg[0][13]' (FDE) to 'layer7_out_81_V_U/U_fifo_w14_d2_A_shiftReg/SRL_SIG_reg[1][13]'
INFO: [Synth 8-3886] merging instance 'layer7_out_80_V_U/U_fifo_w14_d2_A_shiftReg/SRL_SIG_reg[0][13]' (FDE) to 'layer7_out_80_V_U/U_fifo_w14_d2_A_shiftReg/SRL_SIG_reg[1][13]'
INFO: [Synth 8-3886] merging instance 'layer7_out_79_V_U/U_fifo_w14_d2_A_shiftReg/SRL_SIG_reg[0][13]' (FDE) to 'layer7_out_79_V_U/U_fifo_w14_d2_A_shiftReg/SRL_SIG_reg[1][13]'
INFO: [Synth 8-3886] merging instance 'layer7_out_78_V_U/U_fifo_w14_d2_A_shiftReg/SRL_SIG_reg[0][13]' (FDE) to 'layer7_out_78_V_U/U_fifo_w14_d2_A_shiftReg/SRL_SIG_reg[1][13]'
INFO: [Synth 8-3886] merging instance 'layer7_out_77_V_U/U_fifo_w14_d2_A_shiftReg/SRL_SIG_reg[0][13]' (FDE) to 'layer7_out_77_V_U/U_fifo_w14_d2_A_shiftReg/SRL_SIG_reg[1][13]'
INFO: [Synth 8-3886] merging instance 'layer7_out_76_V_U/U_fifo_w14_d2_A_shiftReg/SRL_SIG_reg[0][13]' (FDE) to 'layer7_out_76_V_U/U_fifo_w14_d2_A_shiftReg/SRL_SIG_reg[1][13]'
INFO: [Synth 8-3886] merging instance 'layer7_out_75_V_U/U_fifo_w14_d2_A_shiftReg/SRL_SIG_reg[0][13]' (FDE) to 'layer7_out_75_V_U/U_fifo_w14_d2_A_shiftReg/SRL_SIG_reg[1][13]'
INFO: [Synth 8-3886] merging instance 'layer7_out_74_V_U/U_fifo_w14_d2_A_shiftReg/SRL_SIG_reg[0][13]' (FDE) to 'layer7_out_74_V_U/U_fifo_w14_d2_A_shiftReg/SRL_SIG_reg[1][13]'
INFO: [Synth 8-3886] merging instance 'layer7_out_73_V_U/U_fifo_w14_d2_A_shiftReg/SRL_SIG_reg[0][13]' (FDE) to 'layer7_out_73_V_U/U_fifo_w14_d2_A_shiftReg/SRL_SIG_reg[1][13]'
INFO: [Synth 8-3886] merging instance 'layer7_out_72_V_U/U_fifo_w14_d2_A_shiftReg/SRL_SIG_reg[0][13]' (FDE) to 'layer7_out_72_V_U/U_fifo_w14_d2_A_shiftReg/SRL_SIG_reg[1][13]'
INFO: [Synth 8-3886] merging instance 'layer7_out_71_V_U/U_fifo_w14_d2_A_shiftReg/SRL_SIG_reg[0][13]' (FDE) to 'layer7_out_71_V_U/U_fifo_w14_d2_A_shiftReg/SRL_SIG_reg[1][13]'
INFO: [Synth 8-3886] merging instance 'layer7_out_70_V_U/U_fifo_w14_d2_A_shiftReg/SRL_SIG_reg[0][13]' (FDE) to 'layer7_out_70_V_U/U_fifo_w14_d2_A_shiftReg/SRL_SIG_reg[1][13]'
INFO: [Synth 8-3886] merging instance 'layer7_out_69_V_U/U_fifo_w14_d2_A_shiftReg/SRL_SIG_reg[0][13]' (FDE) to 'layer7_out_69_V_U/U_fifo_w14_d2_A_shiftReg/SRL_SIG_reg[1][13]'
INFO: [Synth 8-3886] merging instance 'layer7_out_68_V_U/U_fifo_w14_d2_A_shiftReg/SRL_SIG_reg[0][13]' (FDE) to 'layer7_out_68_V_U/U_fifo_w14_d2_A_shiftReg/SRL_SIG_reg[1][13]'
INFO: [Synth 8-3886] merging instance 'layer7_out_67_V_U/U_fifo_w14_d2_A_shiftReg/SRL_SIG_reg[0][13]' (FDE) to 'layer7_out_67_V_U/U_fifo_w14_d2_A_shiftReg/SRL_SIG_reg[1][13]'
INFO: [Synth 8-3886] merging instance 'layer7_out_66_V_U/U_fifo_w14_d2_A_shiftReg/SRL_SIG_reg[0][13]' (FDE) to 'layer7_out_66_V_U/U_fifo_w14_d2_A_shiftReg/SRL_SIG_reg[1][13]'
INFO: [Synth 8-3886] merging instance 'layer7_out_65_V_U/U_fifo_w14_d2_A_shiftReg/SRL_SIG_reg[0][13]' (FDE) to 'layer7_out_65_V_U/U_fifo_w14_d2_A_shiftReg/SRL_SIG_reg[1][13]'
INFO: [Synth 8-3886] merging instance 'layer7_out_64_V_U/U_fifo_w14_d2_A_shiftReg/SRL_SIG_reg[0][13]' (FDE) to 'layer7_out_64_V_U/U_fifo_w14_d2_A_shiftReg/SRL_SIG_reg[1][13]'
INFO: [Synth 8-3886] merging instance 'layer7_out_63_V_U/U_fifo_w14_d2_A_shiftReg/SRL_SIG_reg[0][13]' (FDE) to 'layer7_out_63_V_U/U_fifo_w14_d2_A_shiftReg/SRL_SIG_reg[1][13]'
INFO: [Synth 8-3886] merging instance 'layer7_out_62_V_U/U_fifo_w14_d2_A_shiftReg/SRL_SIG_reg[0][13]' (FDE) to 'layer7_out_62_V_U/U_fifo_w14_d2_A_shiftReg/SRL_SIG_reg[1][13]'
INFO: [Synth 8-3886] merging instance 'layer7_out_61_V_U/U_fifo_w14_d2_A_shiftReg/SRL_SIG_reg[0][13]' (FDE) to 'layer7_out_61_V_U/U_fifo_w14_d2_A_shiftReg/SRL_SIG_reg[1][13]'
INFO: [Synth 8-3886] merging instance 'layer7_out_60_V_U/U_fifo_w14_d2_A_shiftReg/SRL_SIG_reg[0][13]' (FDE) to 'layer7_out_60_V_U/U_fifo_w14_d2_A_shiftReg/SRL_SIG_reg[1][13]'
INFO: [Synth 8-3886] merging instance 'layer7_out_59_V_U/U_fifo_w14_d2_A_shiftReg/SRL_SIG_reg[0][13]' (FDE) to 'layer7_out_59_V_U/U_fifo_w14_d2_A_shiftReg/SRL_SIG_reg[1][13]'
INFO: [Synth 8-3886] merging instance 'layer7_out_58_V_U/U_fifo_w14_d2_A_shiftReg/SRL_SIG_reg[0][13]' (FDE) to 'layer7_out_58_V_U/U_fifo_w14_d2_A_shiftReg/SRL_SIG_reg[1][13]'
INFO: [Synth 8-3886] merging instance 'layer7_out_57_V_U/U_fifo_w14_d2_A_shiftReg/SRL_SIG_reg[0][13]' (FDE) to 'layer7_out_57_V_U/U_fifo_w14_d2_A_shiftReg/SRL_SIG_reg[1][13]'
INFO: [Synth 8-3886] merging instance 'layer7_out_56_V_U/U_fifo_w14_d2_A_shiftReg/SRL_SIG_reg[0][13]' (FDE) to 'layer7_out_56_V_U/U_fifo_w14_d2_A_shiftReg/SRL_SIG_reg[1][13]'
INFO: [Synth 8-3886] merging instance 'layer7_out_55_V_U/U_fifo_w14_d2_A_shiftReg/SRL_SIG_reg[0][13]' (FDE) to 'layer7_out_55_V_U/U_fifo_w14_d2_A_shiftReg/SRL_SIG_reg[1][13]'
INFO: [Synth 8-3886] merging instance 'layer7_out_54_V_U/U_fifo_w14_d2_A_shiftReg/SRL_SIG_reg[0][13]' (FDE) to 'layer7_out_54_V_U/U_fifo_w14_d2_A_shiftReg/SRL_SIG_reg[1][13]'
INFO: [Synth 8-3886] merging instance 'layer7_out_53_V_U/U_fifo_w14_d2_A_shiftReg/SRL_SIG_reg[0][13]' (FDE) to 'layer7_out_53_V_U/U_fifo_w14_d2_A_shiftReg/SRL_SIG_reg[1][13]'
INFO: [Synth 8-3886] merging instance 'layer7_out_52_V_U/U_fifo_w14_d2_A_shiftReg/SRL_SIG_reg[0][13]' (FDE) to 'layer7_out_52_V_U/U_fifo_w14_d2_A_shiftReg/SRL_SIG_reg[1][13]'
INFO: [Synth 8-3886] merging instance 'layer7_out_51_V_U/U_fifo_w14_d2_A_shiftReg/SRL_SIG_reg[0][13]' (FDE) to 'layer7_out_51_V_U/U_fifo_w14_d2_A_shiftReg/SRL_SIG_reg[1][13]'
INFO: [Synth 8-3886] merging instance 'layer7_out_50_V_U/U_fifo_w14_d2_A_shiftReg/SRL_SIG_reg[0][13]' (FDE) to 'layer7_out_50_V_U/U_fifo_w14_d2_A_shiftReg/SRL_SIG_reg[1][13]'
INFO: [Synth 8-3886] merging instance 'layer7_out_49_V_U/U_fifo_w14_d2_A_shiftReg/SRL_SIG_reg[0][13]' (FDE) to 'layer7_out_49_V_U/U_fifo_w14_d2_A_shiftReg/SRL_SIG_reg[1][13]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP r_V_reg_2044_reg, operation Mode is: (A''*B'')'.
DSP Report: register w11_V_load_reg_2029_reg is absorbed into DSP r_V_reg_2044_reg.
DSP Report: register model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_9s_23_3_1_U334/model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_9s_23_3_1_DSP48_5_U/b_reg_reg is absorbed into DSP r_V_reg_2044_reg.
DSP Report: register tmp_s_reg_2024_reg is absorbed into DSP r_V_reg_2044_reg.
DSP Report: register model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_9s_23_3_1_U334/model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_9s_23_3_1_DSP48_5_U/a_reg_reg is absorbed into DSP r_V_reg_2044_reg.
DSP Report: register r_V_reg_2044_reg is absorbed into DSP r_V_reg_2044_reg.
DSP Report: register model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_9s_23_3_1_U334/model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_9s_23_3_1_DSP48_5_U/p_reg_reg is absorbed into DSP r_V_reg_2044_reg.
DSP Report: operator model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_9s_23_3_1_U334/model_nexys_pruned_5_hls4ml_prj_5_mul_mul_14s_9s_23_3_1_DSP48_5_U/p_cvt is absorbed into DSP r_V_reg_2044_reg.
WARNING: [Synth 8-3917] design model_nexys_pruned_5_hls4ml_prj_5__GCB1 has port const_size_in_1[15] driven by constant 0
WARNING: [Synth 8-3917] design model_nexys_pruned_5_hls4ml_prj_5__GCB1 has port const_size_in_1[14] driven by constant 0
WARNING: [Synth 8-3917] design model_nexys_pruned_5_hls4ml_prj_5__GCB1 has port const_size_in_1[13] driven by constant 0
WARNING: [Synth 8-3917] design model_nexys_pruned_5_hls4ml_prj_5__GCB1 has port const_size_in_1[12] driven by constant 0
WARNING: [Synth 8-3917] design model_nexys_pruned_5_hls4ml_prj_5__GCB1 has port const_size_in_1[11] driven by constant 0
WARNING: [Synth 8-3917] design model_nexys_pruned_5_hls4ml_prj_5__GCB1 has port const_size_in_1[10] driven by constant 0
WARNING: [Synth 8-3917] design model_nexys_pruned_5_hls4ml_prj_5__GCB1 has port const_size_in_1[9] driven by constant 0
WARNING: [Synth 8-3917] design model_nexys_pruned_5_hls4ml_prj_5__GCB1 has port const_size_in_1[8] driven by constant 0
WARNING: [Synth 8-3917] design model_nexys_pruned_5_hls4ml_prj_5__GCB1 has port const_size_in_1[7] driven by constant 0
WARNING: [Synth 8-3917] design model_nexys_pruned_5_hls4ml_prj_5__GCB1 has port const_size_in_1[6] driven by constant 0
WARNING: [Synth 8-3917] design model_nexys_pruned_5_hls4ml_prj_5__GCB1 has port const_size_in_1[5] driven by constant 0
WARNING: [Synth 8-3917] design model_nexys_pruned_5_hls4ml_prj_5__GCB1 has port const_size_in_1[4] driven by constant 0
WARNING: [Synth 8-3917] design model_nexys_pruned_5_hls4ml_prj_5__GCB1 has port const_size_in_1[3] driven by constant 0
WARNING: [Synth 8-3917] design model_nexys_pruned_5_hls4ml_prj_5__GCB1 has port const_size_in_1[2] driven by constant 0
WARNING: [Synth 8-3917] design model_nexys_pruned_5_hls4ml_prj_5__GCB1 has port const_size_in_1[1] driven by constant 1
WARNING: [Synth 8-3917] design model_nexys_pruned_5_hls4ml_prj_5__GCB1 has port const_size_in_1[0] driven by constant 0
WARNING: [Synth 8-3917] design model_nexys_pruned_5_hls4ml_prj_5__GCB1 has port const_size_out_1[15] driven by constant 0
WARNING: [Synth 8-3917] design model_nexys_pruned_5_hls4ml_prj_5__GCB1 has port const_size_out_1[14] driven by constant 0
WARNING: [Synth 8-3917] design model_nexys_pruned_5_hls4ml_prj_5__GCB1 has port const_size_out_1[13] driven by constant 0
WARNING: [Synth 8-3917] design model_nexys_pruned_5_hls4ml_prj_5__GCB1 has port const_size_out_1[12] driven by constant 0
WARNING: [Synth 8-3917] design model_nexys_pruned_5_hls4ml_prj_5__GCB1 has port const_size_out_1[11] driven by constant 0
WARNING: [Synth 8-3917] design model_nexys_pruned_5_hls4ml_prj_5__GCB1 has port const_size_out_1[10] driven by constant 0
WARNING: [Synth 8-3917] design model_nexys_pruned_5_hls4ml_prj_5__GCB1 has port const_size_out_1[9] driven by constant 0
WARNING: [Synth 8-3917] design model_nexys_pruned_5_hls4ml_prj_5__GCB1 has port const_size_out_1[8] driven by constant 0
WARNING: [Synth 8-3917] design model_nexys_pruned_5_hls4ml_prj_5__GCB1 has port const_size_out_1[7] driven by constant 0
WARNING: [Synth 8-3917] design model_nexys_pruned_5_hls4ml_prj_5__GCB1 has port const_size_out_1[6] driven by constant 0
WARNING: [Synth 8-3917] design model_nexys_pruned_5_hls4ml_prj_5__GCB1 has port const_size_out_1[5] driven by constant 0
WARNING: [Synth 8-3917] design model_nexys_pruned_5_hls4ml_prj_5__GCB1 has port const_size_out_1[4] driven by constant 0
WARNING: [Synth 8-3917] design model_nexys_pruned_5_hls4ml_prj_5__GCB1 has port const_size_out_1[3] driven by constant 0
WARNING: [Synth 8-3917] design model_nexys_pruned_5_hls4ml_prj_5__GCB1 has port const_size_out_1[2] driven by constant 0
WARNING: [Synth 8-3917] design model_nexys_pruned_5_hls4ml_prj_5__GCB1 has port const_size_out_1[1] driven by constant 0
WARNING: [Synth 8-3917] design model_nexys_pruned_5_hls4ml_prj_5__GCB1 has port const_size_out_1[0] driven by constant 1
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3971] The signal "model_nexys_pruned_5_hls4ml_prj_5__GCB2/layer4_out_V_U/gen_buffer[0].model_nexys_pruned_5_hls4ml_prj_5_layer4_out_V_memcore_U/model_nexys_pruned_5_hls4ml_prj_5_layer4_out_V_memcore_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "model_nexys_pruned_5_hls4ml_prj_5__GCB2/layer4_out_V_U/gen_buffer[1].model_nexys_pruned_5_hls4ml_prj_5_layer4_out_V_memcore_U/model_nexys_pruned_5_hls4ml_prj_5_layer4_out_V_memcore_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "model_nexys_pruned_5_hls4ml_prj_5__GCB2/layer2_out_V_U/gen_buffer[0].model_nexys_pruned_5_hls4ml_prj_5_layer2_out_V_memcore_U/model_nexys_pruned_5_hls4ml_prj_5_layer2_out_V_memcore_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "model_nexys_pruned_5_hls4ml_prj_5__GCB2/layer2_out_V_U/gen_buffer[1].model_nexys_pruned_5_hls4ml_prj_5_layer2_out_V_memcore_U/model_nexys_pruned_5_hls4ml_prj_5_layer2_out_V_memcore_ram_U/ram_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:11:52 ; elapsed = 00:13:36 . Memory (MB): peak = 2682.789 ; gain = 1024.648 ; free physical = 791 ; free virtual = 14949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-----------------------------------------------------------------+------------+---------------+----------------+
|Module Name                                                      | RTL Object | Depth x Width | Implemented As | 
+-----------------------------------------------------------------+------------+---------------+----------------+
|dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config11_s_w1eOg_rom | p_0_out    | 64x9          | LUT            | 
+-----------------------------------------------------------------+------------+---------------+----------------+


Block RAM: Preliminary Mapping	Report (see note below)
+----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                             | RTL Object                                                                                                                                                 | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|model_nexys_pruned_5_hls4ml_prj_5__GCB2 | layer4_out_V_U/gen_buffer[0].model_nexys_pruned_5_hls4ml_prj_5_layer4_out_V_memcore_U/model_nexys_pruned_5_hls4ml_prj_5_layer4_out_V_memcore_ram_U/ram_reg | 256 x 13(NO_CHANGE)    | W |   | 256 x 13(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|model_nexys_pruned_5_hls4ml_prj_5__GCB2 | layer4_out_V_U/gen_buffer[1].model_nexys_pruned_5_hls4ml_prj_5_layer4_out_V_memcore_U/model_nexys_pruned_5_hls4ml_prj_5_layer4_out_V_memcore_ram_U/ram_reg | 256 x 13(NO_CHANGE)    | W |   | 256 x 13(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|model_nexys_pruned_5_hls4ml_prj_5__GCB2 | layer2_out_V_U/gen_buffer[0].model_nexys_pruned_5_hls4ml_prj_5_layer2_out_V_memcore_U/model_nexys_pruned_5_hls4ml_prj_5_layer2_out_V_memcore_ram_U/ram_reg | 256 x 14(READ_FIRST)   | W | R | 256 x 14(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|model_nexys_pruned_5_hls4ml_prj_5__GCB2 | layer2_out_V_U/gen_buffer[1].model_nexys_pruned_5_hls4ml_prj_5_layer2_out_V_memcore_U/model_nexys_pruned_5_hls4ml_prj_5_layer2_out_V_memcore_ram_U/ram_reg | 256 x 14(READ_FIRST)   | W | R | 256 x 14(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
+----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping	Report (see note below)
+------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                       | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_s__GB4        | (A2*B'')'   | 16     | 11     | -      | -      | 27     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_s__GCB0       | (A''*B'')'  | 14     | 8      | -      | -      | 22     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_s__GCB0       | (A2*B'')'   | 14     | 14     | -      | -      | 28     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_s__GCB0       | (A2*B'')'   | 14     | 14     | -      | -      | 28     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_s__GCB0       | (A2*B'')'   | 14     | 14     | -      | -      | 28     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_s__GCB0       | (A2*B'')'   | 14     | 14     | -      | -      | 28     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_s__GCB0       | (A2*B'')'   | 14     | 14     | -      | -      | 28     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_s__GCB0       | (A2*B'')'   | 14     | 14     | -      | -      | 28     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_s__GCB0       | (A2*B'')'   | 14     | 14     | -      | -      | 28     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|model_nexys_pruned_5_hls4ml_prj_5_mul_mul_13ns_14s_23_3_1_DSP48_1 | (A''*B2)'   | 14     | 14     | -      | -      | 28     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_s__GCB0       | (A2*B'')'   | 14     | 14     | -      | -      | 28     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_s__GCB0       | (A2*B'')'   | 14     | 14     | -      | -      | 28     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_s__GCB0       | (A2*B'')'   | 14     | 14     | -      | -      | 28     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_s__GCB0       | (A2*B'')'   | 14     | 14     | -      | -      | 28     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_s__GCB0       | (A2*B'')'   | 14     | 14     | -      | -      | 28     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_s__GCB0       | (A2*B'')'   | 14     | 14     | -      | -      | 28     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_s__GCB1       | (A''*B2)'   | 14     | 14     | -      | -      | 28     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_s__GCB1       | (A''*B2)'   | 14     | 14     | -      | -      | 28     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_s__GCB1       | (A''*B2)'   | 14     | 14     | -      | -      | 28     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_s__GCB1       | (A''*B2)'   | 14     | 14     | -      | -      | 28     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_s__GCB1       | (A''*B2)'   | 14     | 14     | -      | -      | 28     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_s__GC0        | (A''*B'')'  | 14     | 14     | -      | -      | 28     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_s__GC0        | (A''*B'')'  | 14     | 14     | -      | -      | 28     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_s__GC0        | (A''*B'')'  | 14     | 14     | -      | -      | 28     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_s__GC0        | (A''*B'')'  | 14     | 14     | -      | -      | 28     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_s__GC0        | (A''*B'')'  | 14     | 9      | -      | -      | 23     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config11_s            | (A''*B'')'  | 14     | 9      | -      | -      | 23     | 2    | 2    | -    | -    | -     | 1    | 1    | 
+------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------------------------------------------------------------+------------+----------+
|      |RTL Partition                                                             |Replication |Instances |
+------+--------------------------------------------------------------------------+------------+----------+
|1     |dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_s__GB0                |           1|     22147|
|2     |dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_s__GB1                |           1|      2284|
|3     |dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_s__GB2                |           1|     11260|
|4     |dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_s__GB3                |           1|     19576|
|5     |dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_s__GB4                |           1|     10792|
|6     |pla__1_dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_s_w5_V_rom__GD |           1|     12375|
|7     |reg__1646_dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_s_w5_V_rom  |           1|       274|
|8     |dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_s__GCB0               |           1|      7642|
|9     |dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_s__GCB1               |           1|      2470|
|10    |pla__2_dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_s_w8_V_rom__GD |           1|      3825|
|11    |reg__2027_dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_s_w8_V_rom  |           1|        65|
|12    |dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_s__GC0                |           1|     10883|
|13    |model_nexys_pruned_5_hls4ml_prj_5__GCB0                                   |           1|     30761|
|14    |model_nexys_pruned_5_hls4ml_prj_5__GCB1                                   |           1|     19959|
|15    |model_nexys_pruned_5_hls4ml_prj_5__GCB2                                   |           1|     13347|
+------+--------------------------------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:12:14 ; elapsed = 00:14:00 . Memory (MB): peak = 2682.789 ; gain = 1024.648 ; free physical = 481 ; free virtual = 14824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:12:36 ; elapsed = 00:14:27 . Memory (MB): peak = 2682.789 ; gain = 1024.648 ; free physical = 323 ; free virtual = 13534
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                             | RTL Object                                                                                                                                                 | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|model_nexys_pruned_5_hls4ml_prj_5__GCB2 | layer4_out_V_U/gen_buffer[0].model_nexys_pruned_5_hls4ml_prj_5_layer4_out_V_memcore_U/model_nexys_pruned_5_hls4ml_prj_5_layer4_out_V_memcore_ram_U/ram_reg | 256 x 13(NO_CHANGE)    | W |   | 256 x 13(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|model_nexys_pruned_5_hls4ml_prj_5__GCB2 | layer4_out_V_U/gen_buffer[1].model_nexys_pruned_5_hls4ml_prj_5_layer4_out_V_memcore_U/model_nexys_pruned_5_hls4ml_prj_5_layer4_out_V_memcore_ram_U/ram_reg | 256 x 13(NO_CHANGE)    | W |   | 256 x 13(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|model_nexys_pruned_5_hls4ml_prj_5__GCB2 | layer2_out_V_U/gen_buffer[0].model_nexys_pruned_5_hls4ml_prj_5_layer2_out_V_memcore_U/model_nexys_pruned_5_hls4ml_prj_5_layer2_out_V_memcore_ram_U/ram_reg | 256 x 14(READ_FIRST)   | W | R | 256 x 14(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|model_nexys_pruned_5_hls4ml_prj_5__GCB2 | layer2_out_V_U/gen_buffer[1].model_nexys_pruned_5_hls4ml_prj_5_layer2_out_V_memcore_U/model_nexys_pruned_5_hls4ml_prj_5_layer2_out_V_memcore_ram_U/ram_reg | 256 x 14(READ_FIRST)   | W | R | 256 x 14(READ_FIRST)   | W | R | Port A and B     | 1      | 0      | 
+----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------------------------------------------------------------+------------+----------+
|      |RTL Partition                                                             |Replication |Instances |
+------+--------------------------------------------------------------------------+------------+----------+
|1     |dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_s__GB0                |           1|     22146|
|2     |dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_s__GB1                |           1|      2283|
|3     |dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_s__GB2                |           1|     11257|
|4     |dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_s__GB3                |           1|     19576|
|5     |dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_s__GB4                |           1|     10792|
|6     |pla__1_dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_s_w5_V_rom__GD |           1|     12375|
|7     |reg__1646_dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_s_w5_V_rom  |           1|       184|
|8     |dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_s__GCB0               |           1|      7642|
|9     |dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_s__GCB1               |           1|      2405|
|10    |pla__2_dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_s_w8_V_rom__GD |           1|      3825|
|11    |reg__2027_dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_s_w8_V_rom  |           1|        49|
|12    |dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_s__GC0                |           1|     10883|
|13    |model_nexys_pruned_5_hls4ml_prj_5__GCB0                                   |           1|     30761|
|14    |model_nexys_pruned_5_hls4ml_prj_5__GCB1                                   |           1|     19959|
|15    |model_nexys_pruned_5_hls4ml_prj_5__GCB2                                   |           1|     13307|
+------+--------------------------------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7053] The timing for the instance U0/i_1/sigmoid_ap_fixed_ap_fixed_sigmoid_config13_U0/sigmoid_table1_U/sigmoid_ap_fixed_ap_fixed_sigmoid_config13_s_sigmoid_table1_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance U0/i_2/layer4_out_V_U/gen_buffer[0].model_nexys_pruned_5_hls4ml_prj_5_layer4_out_V_memcore_U/model_nexys_pruned_5_hls4ml_prj_5_layer4_out_V_memcore_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance U0/i_2/layer4_out_V_U/gen_buffer[1].model_nexys_pruned_5_hls4ml_prj_5_layer4_out_V_memcore_U/model_nexys_pruned_5_hls4ml_prj_5_layer4_out_V_memcore_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance U0/i_2/layer2_out_V_U/gen_buffer[0].model_nexys_pruned_5_hls4ml_prj_5_layer2_out_V_memcore_U/model_nexys_pruned_5_hls4ml_prj_5_layer2_out_V_memcore_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance U0/i_2/layer2_out_V_U/gen_buffer[0].model_nexys_pruned_5_hls4ml_prj_5_layer2_out_V_memcore_U/model_nexys_pruned_5_hls4ml_prj_5_layer2_out_V_memcore_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance U0/i_2/layer2_out_V_U/gen_buffer[1].model_nexys_pruned_5_hls4ml_prj_5_layer2_out_V_memcore_U/model_nexys_pruned_5_hls4ml_prj_5_layer2_out_V_memcore_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance U0/i_2/layer2_out_V_U/gen_buffer[1].model_nexys_pruned_5_hls4ml_prj_5_layer2_out_V_memcore_U/model_nexys_pruned_5_hls4ml_prj_5_layer2_out_V_memcore_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:12:56 ; elapsed = 00:15:27 . Memory (MB): peak = 2690.793 ; gain = 1032.652 ; free physical = 2496 ; free virtual = 13822
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------------------------------------------------------------+------------+----------+
|      |RTL Partition                                                             |Replication |Instances |
+------+--------------------------------------------------------------------------+------------+----------+
|1     |dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_s__GB0                |           1|     13602|
|2     |dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_s__GB1                |           1|      1531|
|3     |dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_s__GB2                |           1|      5638|
|4     |dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_s__GB3                |           1|      8203|
|5     |dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_s__GB4                |           1|      6938|
|6     |pla__1_dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_s_w5_V_rom__GD |           1|      6534|
|7     |reg__1646_dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_s_w5_V_rom  |           1|       184|
|8     |dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_s__GCB0               |           1|      5637|
|9     |dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_s__GCB1               |           1|      1870|
|10    |pla__2_dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_s_w8_V_rom__GD |           1|      1142|
|11    |reg__2027_dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_s_w8_V_rom  |           1|        49|
|12    |dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_s__GC0                |           1|      8210|
|13    |model_nexys_pruned_5_hls4ml_prj_5__GCB0                                   |           1|     15501|
|14    |model_nexys_pruned_5_hls4ml_prj_5__GCB1                                   |           1|      9755|
|15    |model_nexys_pruned_5_hls4ml_prj_5__GCB2                                   |           1|      7648|
+------+--------------------------------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-7053] The timing for the instance U0/sigmoid_ap_fixed_ap_fixed_sigmoid_config13_U0/sigmoid_table1_U/sigmoid_ap_fixed_ap_fixed_sigmoid_config13_s_sigmoid_table1_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance U0/layer4_out_V_U/gen_buffer[0].model_nexys_pruned_5_hls4ml_prj_5_layer4_out_V_memcore_U/model_nexys_pruned_5_hls4ml_prj_5_layer4_out_V_memcore_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance U0/layer4_out_V_U/gen_buffer[1].model_nexys_pruned_5_hls4ml_prj_5_layer4_out_V_memcore_U/model_nexys_pruned_5_hls4ml_prj_5_layer4_out_V_memcore_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance U0/layer2_out_V_U/gen_buffer[0].model_nexys_pruned_5_hls4ml_prj_5_layer2_out_V_memcore_U/model_nexys_pruned_5_hls4ml_prj_5_layer2_out_V_memcore_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance U0/layer2_out_V_U/gen_buffer[0].model_nexys_pruned_5_hls4ml_prj_5_layer2_out_V_memcore_U/model_nexys_pruned_5_hls4ml_prj_5_layer2_out_V_memcore_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance U0/layer2_out_V_U/gen_buffer[1].model_nexys_pruned_5_hls4ml_prj_5_layer2_out_V_memcore_U/model_nexys_pruned_5_hls4ml_prj_5_layer2_out_V_memcore_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance U0/layer2_out_V_U/gen_buffer[1].model_nexys_pruned_5_hls4ml_prj_5_layer2_out_V_memcore_U/model_nexys_pruned_5_hls4ml_prj_5_layer2_out_V_memcore_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-6064] Net \dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_U0/outidx2_address0 [4] is driving 1 big block pins (URAM, BRAM and DSP loads). Created 1 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:13:33 ; elapsed = 00:16:06 . Memory (MB): peak = 2690.793 ; gain = 1032.652 ; free physical = 2387 ; free virtual = 13804
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:13:34 ; elapsed = 00:16:07 . Memory (MB): peak = 2690.793 ; gain = 1032.652 ; free physical = 2388 ; free virtual = 13806
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:13:48 ; elapsed = 00:16:21 . Memory (MB): peak = 2690.793 ; gain = 1032.652 ; free physical = 2360 ; free virtual = 13789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:13:48 ; elapsed = 00:16:22 . Memory (MB): peak = 2690.793 ; gain = 1032.652 ; free physical = 2362 ; free virtual = 13791
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:13:56 ; elapsed = 00:16:30 . Memory (MB): peak = 2690.793 ; gain = 1032.652 ; free physical = 2358 ; free virtual = 13792
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:13:56 ; elapsed = 00:16:31 . Memory (MB): peak = 2690.793 ; gain = 1032.652 ; free physical = 2358 ; free virtual = 13792
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+----------------------------------+--------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name                       | RTL Name                                                                                         | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+----------------------------------+--------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|model_nexys_pruned_5_hls4ml_prj_5 | dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_U0/icmp_ln151_reg_10223_pp0_iter5_reg_reg[0] | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|model_nexys_pruned_5_hls4ml_prj_5 | dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0/icmp_ln151_reg_7577_pp0_iter5_reg_reg[0]  | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|model_nexys_pruned_5_hls4ml_prj_5 | dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config11_U0/icmp_ln64_reg_2020_pp0_iter4_reg_reg[0]  | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+----------------------------------+--------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |  2074|
|2     |DSP48E1    |     1|
|3     |DSP48E1_1  |    26|
|4     |LUT1       |    10|
|5     |LUT2       |  6013|
|6     |LUT3       |  2721|
|7     |LUT4       |  9404|
|8     |LUT5       |  8284|
|9     |LUT6       | 18310|
|10    |MUXF7      |  1938|
|11    |MUXF8      |   298|
|12    |RAMB18E1_3 |     1|
|13    |RAMB18E1_4 |     2|
|14    |RAMB18E1_5 |     2|
|15    |RAMB18E1_6 |     1|
|16    |RAMB18E1_7 |     1|
|17    |RAMB18E1_8 |     1|
|18    |SRL16E     |     3|
|19    |FDRE       | 39636|
|20    |FDSE       |  3686|
+------+-----------+------+

Report Instance Areas: 
+------+-------------------------------------------------------------------------------+-----------------------------------------------------------------+------+
|      |Instance                                                                       |Module                                                           |Cells |
+------+-------------------------------------------------------------------------------+-----------------------------------------------------------------+------+
|1     |top                                                                            |                                                                 | 92412|
|2     |  U0                                                                           |model_nexys_pruned_5_hls4ml_prj_5                                | 92412|
|3     |    input_1_V_c_U                                                              |fifo_w32_d2_A_0                                                  |   106|
|4     |      U_fifo_w32_d2_A_shiftReg                                                 |fifo_w32_d2_A_shiftReg                                           |    97|
|5     |    Block_proc_U0                                                              |Block_proc                                                       |     2|
|6     |    dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config11_U0                    |dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config11_s           |  1785|
|7     |      w11_V_U                                                                  |dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config11_s_w1eOg     |    25|
|8     |        dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config11_s_w1eOg_rom_U     |dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config11_s_w1eOg_rom |    25|
|9     |    dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_U0                     |dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_s            | 35894|
|10    |      outidx3_U                                                                |dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_s_outbkb     | 15229|
|11    |        dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_s_outbkb_rom_U     |dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_s_outbkb_rom | 15229|
|12    |      w2_V_U                                                                   |dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_s_w2_V       |   150|
|13    |        dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_s_w2_V_rom_U       |dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config2_s_w2_V_rom   |   150|
|14    |    dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_U0                     |dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_s            | 14377|
|15    |      model_nexys_pruned_5_hls4ml_prj_5_mux_1287_14_1_1_U17                    |model_nexys_pruned_5_hls4ml_prj_5_mux_1287_14_1_1                |    27|
|16    |      model_nexys_pruned_5_hls4ml_prj_5_mux_1287_14_1_1_U19                    |model_nexys_pruned_5_hls4ml_prj_5_mux_1287_14_1_1_609            |    27|
|17    |      model_nexys_pruned_5_hls4ml_prj_5_mux_1287_14_1_1_U20                    |model_nexys_pruned_5_hls4ml_prj_5_mux_1287_14_1_1_610            |    27|
|18    |      model_nexys_pruned_5_hls4ml_prj_5_mux_1287_14_1_1_U21                    |model_nexys_pruned_5_hls4ml_prj_5_mux_1287_14_1_1_611            |    27|
|19    |      model_nexys_pruned_5_hls4ml_prj_5_mux_1287_14_1_1_U22                    |model_nexys_pruned_5_hls4ml_prj_5_mux_1287_14_1_1_612            |    27|
|20    |      model_nexys_pruned_5_hls4ml_prj_5_mux_1287_14_1_1_U23                    |model_nexys_pruned_5_hls4ml_prj_5_mux_1287_14_1_1_613            |    27|
|21    |      model_nexys_pruned_5_hls4ml_prj_5_mux_1287_14_1_1_U24                    |model_nexys_pruned_5_hls4ml_prj_5_mux_1287_14_1_1_614            |    27|
|22    |      model_nexys_pruned_5_hls4ml_prj_5_mux_1287_14_1_1_U25                    |model_nexys_pruned_5_hls4ml_prj_5_mux_1287_14_1_1_615            |    27|
|23    |      model_nexys_pruned_5_hls4ml_prj_5_mux_1287_14_1_1_U26                    |model_nexys_pruned_5_hls4ml_prj_5_mux_1287_14_1_1_616            |    27|
|24    |      model_nexys_pruned_5_hls4ml_prj_5_mux_1287_14_1_1_U27                    |model_nexys_pruned_5_hls4ml_prj_5_mux_1287_14_1_1_617            |    27|
|25    |      model_nexys_pruned_5_hls4ml_prj_5_mux_1287_14_1_1_U28                    |model_nexys_pruned_5_hls4ml_prj_5_mux_1287_14_1_1_618            |    27|
|26    |      model_nexys_pruned_5_hls4ml_prj_5_mux_1287_14_1_1_U29                    |model_nexys_pruned_5_hls4ml_prj_5_mux_1287_14_1_1_619            |    27|
|27    |      model_nexys_pruned_5_hls4ml_prj_5_mux_1287_14_1_1_U30                    |model_nexys_pruned_5_hls4ml_prj_5_mux_1287_14_1_1_620            |    27|
|28    |      model_nexys_pruned_5_hls4ml_prj_5_mux_1287_14_1_1_U31                    |model_nexys_pruned_5_hls4ml_prj_5_mux_1287_14_1_1_621            |    27|
|29    |      model_nexys_pruned_5_hls4ml_prj_5_mux_1287_14_1_1_U32                    |model_nexys_pruned_5_hls4ml_prj_5_mux_1287_14_1_1_622            |    27|
|30    |      model_nexys_pruned_5_hls4ml_prj_5_mux_1287_14_1_1_U33                    |model_nexys_pruned_5_hls4ml_prj_5_mux_1287_14_1_1_623            |    27|
|31    |      model_nexys_pruned_5_hls4ml_prj_5_mux_1287_14_1_1_U34                    |model_nexys_pruned_5_hls4ml_prj_5_mux_1287_14_1_1_624            |    27|
|32    |      model_nexys_pruned_5_hls4ml_prj_5_mux_1287_14_1_1_U35                    |model_nexys_pruned_5_hls4ml_prj_5_mux_1287_14_1_1_625            |    27|
|33    |      model_nexys_pruned_5_hls4ml_prj_5_mux_1287_14_1_1_U36                    |model_nexys_pruned_5_hls4ml_prj_5_mux_1287_14_1_1_626            |    25|
|34    |      model_nexys_pruned_5_hls4ml_prj_5_mux_83_14_1_1_U18                      |model_nexys_pruned_5_hls4ml_prj_5_mux_83_14_1_1                  |    27|
|35    |      outidx2_U                                                                |dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_s_outcud     |     3|
|36    |        dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_s_outcud_rom_U     |dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_s_outcud_rom |     3|
|37    |      w5_V_U                                                                   |dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_s_w5_V       |  6801|
|38    |        dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_s_w5_V_rom_U       |dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config5_s_w5_V_rom   |  6801|
|39    |    dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_U0                     |dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_s            |  9652|
|40    |      model_nexys_pruned_5_hls4ml_prj_5_mux_164_14_1_1_U166                    |model_nexys_pruned_5_hls4ml_prj_5_mux_164_14_1_1                 |    42|
|41    |      model_nexys_pruned_5_hls4ml_prj_5_mux_646_14_1_1_U167                    |model_nexys_pruned_5_hls4ml_prj_5_mux_646_14_1_1                 |    55|
|42    |      model_nexys_pruned_5_hls4ml_prj_5_mux_646_14_1_1_U168                    |model_nexys_pruned_5_hls4ml_prj_5_mux_646_14_1_1_606             |    55|
|43    |      model_nexys_pruned_5_hls4ml_prj_5_mux_646_14_1_1_U169                    |model_nexys_pruned_5_hls4ml_prj_5_mux_646_14_1_1_607             |    55|
|44    |      model_nexys_pruned_5_hls4ml_prj_5_mux_646_14_1_1_U170                    |model_nexys_pruned_5_hls4ml_prj_5_mux_646_14_1_1_608             |    55|
|45    |      outidx_U                                                                 |dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_s_outdEe     |     2|
|46    |        dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_s_outdEe_rom_U     |dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_s_outdEe_rom |     2|
|47    |      w8_V_U                                                                   |dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_s_w8_V       |  1225|
|48    |        dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_s_w8_V_rom_U       |dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_config8_s_w8_V_rom   |  1225|
|49    |    input_1_V_c1_U                                                             |fifo_w32_d2_A                                                    |   108|
|50    |      U_fifo_w32_d2_A_shiftReg                                                 |fifo_w32_d2_A_shiftReg_605                                       |    96|
|51    |    layer10_out_0_V_U                                                          |fifo_w14_d2_A                                                    |    49|
|52    |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_604                                       |    39|
|53    |    layer10_out_10_V_U                                                         |fifo_w14_d2_A_1                                                  |    50|
|54    |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_603                                       |    39|
|55    |    layer10_out_11_V_U                                                         |fifo_w14_d2_A_2                                                  |    50|
|56    |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_602                                       |    39|
|57    |    layer10_out_12_V_U                                                         |fifo_w14_d2_A_3                                                  |    49|
|58    |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_601                                       |    39|
|59    |    layer10_out_13_V_U                                                         |fifo_w14_d2_A_4                                                  |    50|
|60    |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_600                                       |    39|
|61    |    layer10_out_14_V_U                                                         |fifo_w14_d2_A_5                                                  |    50|
|62    |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_599                                       |    39|
|63    |    layer10_out_15_V_U                                                         |fifo_w14_d2_A_6                                                  |    51|
|64    |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_598                                       |    39|
|65    |    layer10_out_16_V_U                                                         |fifo_w14_d2_A_7                                                  |    49|
|66    |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_597                                       |    39|
|67    |    layer10_out_17_V_U                                                         |fifo_w14_d2_A_8                                                  |    50|
|68    |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_596                                       |    39|
|69    |    layer10_out_18_V_U                                                         |fifo_w14_d2_A_9                                                  |    49|
|70    |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_595                                       |    39|
|71    |    layer10_out_19_V_U                                                         |fifo_w14_d2_A_10                                                 |    49|
|72    |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_594                                       |    39|
|73    |    layer10_out_1_V_U                                                          |fifo_w14_d2_A_11                                                 |    50|
|74    |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_593                                       |    39|
|75    |    layer10_out_20_V_U                                                         |fifo_w14_d2_A_12                                                 |    50|
|76    |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_592                                       |    39|
|77    |    layer10_out_21_V_U                                                         |fifo_w14_d2_A_13                                                 |    51|
|78    |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_591                                       |    39|
|79    |    layer10_out_22_V_U                                                         |fifo_w14_d2_A_14                                                 |    49|
|80    |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_590                                       |    39|
|81    |    layer10_out_23_V_U                                                         |fifo_w14_d2_A_15                                                 |    49|
|82    |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_589                                       |    39|
|83    |    layer10_out_24_V_U                                                         |fifo_w14_d2_A_16                                                 |    49|
|84    |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_588                                       |    39|
|85    |    layer10_out_25_V_U                                                         |fifo_w14_d2_A_17                                                 |    50|
|86    |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_587                                       |    39|
|87    |    layer10_out_26_V_U                                                         |fifo_w14_d2_A_18                                                 |    50|
|88    |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_586                                       |    39|
|89    |    layer10_out_27_V_U                                                         |fifo_w14_d2_A_19                                                 |    51|
|90    |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_585                                       |    39|
|91    |    layer10_out_28_V_U                                                         |fifo_w14_d2_A_20                                                 |    50|
|92    |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_584                                       |    39|
|93    |    layer10_out_29_V_U                                                         |fifo_w14_d2_A_21                                                 |    50|
|94    |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_583                                       |    39|
|95    |    layer10_out_2_V_U                                                          |fifo_w14_d2_A_22                                                 |    49|
|96    |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_582                                       |    39|
|97    |    layer10_out_30_V_U                                                         |fifo_w14_d2_A_23                                                 |    50|
|98    |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_581                                       |    39|
|99    |    layer10_out_31_V_U                                                         |fifo_w14_d2_A_24                                                 |    50|
|100   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_580                                       |    39|
|101   |    layer10_out_32_V_U                                                         |fifo_w14_d2_A_25                                                 |    50|
|102   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_579                                       |    39|
|103   |    layer10_out_33_V_U                                                         |fifo_w14_d2_A_26                                                 |    51|
|104   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_578                                       |    39|
|105   |    layer10_out_34_V_U                                                         |fifo_w14_d2_A_27                                                 |    50|
|106   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_577                                       |    39|
|107   |    layer10_out_35_V_U                                                         |fifo_w14_d2_A_28                                                 |    49|
|108   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_576                                       |    39|
|109   |    layer10_out_36_V_U                                                         |fifo_w14_d2_A_29                                                 |    50|
|110   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_575                                       |    39|
|111   |    layer10_out_37_V_U                                                         |fifo_w14_d2_A_30                                                 |    49|
|112   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_574                                       |    39|
|113   |    layer10_out_38_V_U                                                         |fifo_w14_d2_A_31                                                 |    49|
|114   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_573                                       |    39|
|115   |    layer10_out_39_V_U                                                         |fifo_w14_d2_A_32                                                 |    51|
|116   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_572                                       |    39|
|117   |    layer10_out_3_V_U                                                          |fifo_w14_d2_A_33                                                 |    50|
|118   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_571                                       |    39|
|119   |    layer10_out_40_V_U                                                         |fifo_w14_d2_A_34                                                 |    50|
|120   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_570                                       |    39|
|121   |    layer10_out_41_V_U                                                         |fifo_w14_d2_A_35                                                 |    50|
|122   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_569                                       |    39|
|123   |    layer10_out_42_V_U                                                         |fifo_w14_d2_A_36                                                 |    50|
|124   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_568                                       |    39|
|125   |    layer10_out_43_V_U                                                         |fifo_w14_d2_A_37                                                 |    50|
|126   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_567                                       |    39|
|127   |    layer10_out_44_V_U                                                         |fifo_w14_d2_A_38                                                 |    50|
|128   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_566                                       |    39|
|129   |    layer10_out_45_V_U                                                         |fifo_w14_d2_A_39                                                 |    51|
|130   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_565                                       |    39|
|131   |    layer10_out_46_V_U                                                         |fifo_w14_d2_A_40                                                 |    49|
|132   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_564                                       |    39|
|133   |    layer10_out_47_V_U                                                         |fifo_w14_d2_A_41                                                 |    49|
|134   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_563                                       |    39|
|135   |    layer10_out_48_V_U                                                         |fifo_w14_d2_A_42                                                 |    50|
|136   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_562                                       |    39|
|137   |    layer10_out_49_V_U                                                         |fifo_w14_d2_A_43                                                 |    50|
|138   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_561                                       |    39|
|139   |    layer10_out_4_V_U                                                          |fifo_w14_d2_A_44                                                 |    49|
|140   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_560                                       |    39|
|141   |    layer10_out_5_V_U                                                          |fifo_w14_d2_A_45                                                 |    50|
|142   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_559                                       |    39|
|143   |    layer10_out_6_V_U                                                          |fifo_w14_d2_A_46                                                 |    49|
|144   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_558                                       |    39|
|145   |    layer10_out_7_V_U                                                          |fifo_w14_d2_A_47                                                 |    49|
|146   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_557                                       |    39|
|147   |    layer10_out_8_V_U                                                          |fifo_w14_d2_A_48                                                 |    49|
|148   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_556                                       |    39|
|149   |    layer10_out_9_V_U                                                          |fifo_w14_d2_A_49                                                 |    50|
|150   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_555                                       |    39|
|151   |    layer11_out_0_V_U                                                          |fifo_w14_d2_A_50                                                 |    67|
|152   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_554                                       |    58|
|153   |    layer2_out_V_U                                                             |model_nexys_pruned_5_hls4ml_prj_5_layer2_out_V                   |   102|
|154   |      \gen_buffer[0].model_nexys_pruned_5_hls4ml_prj_5_layer2_out_V_memcore_U  |model_nexys_pruned_5_hls4ml_prj_5_layer2_out_V_memcore           |     2|
|155   |        model_nexys_pruned_5_hls4ml_prj_5_layer2_out_V_memcore_ram_U           |model_nexys_pruned_5_hls4ml_prj_5_layer2_out_V_memcore_ram_553   |     2|
|156   |      \gen_buffer[1].model_nexys_pruned_5_hls4ml_prj_5_layer2_out_V_memcore_U  |model_nexys_pruned_5_hls4ml_prj_5_layer2_out_V_memcore_552       |    31|
|157   |        model_nexys_pruned_5_hls4ml_prj_5_layer2_out_V_memcore_ram_U           |model_nexys_pruned_5_hls4ml_prj_5_layer2_out_V_memcore_ram       |    31|
|158   |    layer4_out_V_U                                                             |model_nexys_pruned_5_hls4ml_prj_5_layer4_out_V                   |    64|
|159   |      \gen_buffer[0].model_nexys_pruned_5_hls4ml_prj_5_layer4_out_V_memcore_U  |model_nexys_pruned_5_hls4ml_prj_5_layer4_out_V_memcore           |     3|
|160   |        model_nexys_pruned_5_hls4ml_prj_5_layer4_out_V_memcore_ram_U           |model_nexys_pruned_5_hls4ml_prj_5_layer4_out_V_memcore_ram_551   |     3|
|161   |      \gen_buffer[1].model_nexys_pruned_5_hls4ml_prj_5_layer4_out_V_memcore_U  |model_nexys_pruned_5_hls4ml_prj_5_layer4_out_V_memcore_550       |     9|
|162   |        model_nexys_pruned_5_hls4ml_prj_5_layer4_out_V_memcore_ram_U           |model_nexys_pruned_5_hls4ml_prj_5_layer4_out_V_memcore_ram       |     9|
|163   |    layer5_out_0_V_U                                                           |fifo_w14_d2_A_51                                                 |    83|
|164   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_549                                       |    72|
|165   |    layer5_out_10_V_U                                                          |fifo_w14_d2_A_52                                                 |    84|
|166   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_548                                       |    73|
|167   |    layer5_out_11_V_U                                                          |fifo_w14_d2_A_53                                                 |    83|
|168   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_547                                       |    72|
|169   |    layer5_out_12_V_U                                                          |fifo_w14_d2_A_54                                                 |    83|
|170   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_546                                       |    72|
|171   |    layer5_out_13_V_U                                                          |fifo_w14_d2_A_55                                                 |    84|
|172   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_545                                       |    73|
|173   |    layer5_out_14_V_U                                                          |fifo_w14_d2_A_56                                                 |    82|
|174   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_544                                       |    72|
|175   |    layer5_out_15_V_U                                                          |fifo_w14_d2_A_57                                                 |    83|
|176   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_543                                       |    72|
|177   |    layer5_out_16_V_U                                                          |fifo_w14_d2_A_58                                                 |    82|
|178   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_542                                       |    72|
|179   |    layer5_out_17_V_U                                                          |fifo_w14_d2_A_59                                                 |    82|
|180   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_541                                       |    72|
|181   |    layer5_out_18_V_U                                                          |fifo_w14_d2_A_60                                                 |    84|
|182   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_540                                       |    73|
|183   |    layer5_out_19_V_U                                                          |fifo_w14_d2_A_61                                                 |    85|
|184   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_539                                       |    74|
|185   |    layer5_out_1_V_U                                                           |fifo_w14_d2_A_62                                                 |    82|
|186   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_538                                       |    72|
|187   |    layer5_out_20_V_U                                                          |fifo_w14_d2_A_63                                                 |    84|
|188   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_537                                       |    73|
|189   |    layer5_out_21_V_U                                                          |fifo_w14_d2_A_64                                                 |    83|
|190   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_536                                       |    72|
|191   |    layer5_out_22_V_U                                                          |fifo_w14_d2_A_65                                                 |    82|
|192   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_535                                       |    72|
|193   |    layer5_out_23_V_U                                                          |fifo_w14_d2_A_66                                                 |    82|
|194   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_534                                       |    72|
|195   |    layer5_out_24_V_U                                                          |fifo_w14_d2_A_67                                                 |    84|
|196   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_533                                       |    73|
|197   |    layer5_out_25_V_U                                                          |fifo_w14_d2_A_68                                                 |    86|
|198   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_532                                       |    72|
|199   |    layer5_out_26_V_U                                                          |fifo_w14_d2_A_69                                                 |    85|
|200   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_531                                       |    72|
|201   |    layer5_out_27_V_U                                                          |fifo_w14_d2_A_70                                                 |    82|
|202   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_530                                       |    72|
|203   |    layer5_out_28_V_U                                                          |fifo_w14_d2_A_71                                                 |    83|
|204   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_529                                       |    73|
|205   |    layer5_out_29_V_U                                                          |fifo_w14_d2_A_72                                                 |    82|
|206   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_528                                       |    72|
|207   |    layer5_out_2_V_U                                                           |fifo_w14_d2_A_73                                                 |    83|
|208   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_527                                       |    73|
|209   |    layer5_out_30_V_U                                                          |fifo_w14_d2_A_74                                                 |    85|
|210   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_526                                       |    72|
|211   |    layer5_out_31_V_U                                                          |fifo_w14_d2_A_75                                                 |    84|
|212   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_525                                       |    73|
|213   |    layer5_out_32_V_U                                                          |fifo_w14_d2_A_76                                                 |    82|
|214   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_524                                       |    72|
|215   |    layer5_out_33_V_U                                                          |fifo_w14_d2_A_77                                                 |    82|
|216   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_523                                       |    72|
|217   |    layer5_out_34_V_U                                                          |fifo_w14_d2_A_78                                                 |    82|
|218   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_522                                       |    72|
|219   |    layer5_out_35_V_U                                                          |fifo_w14_d2_A_79                                                 |    82|
|220   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_521                                       |    72|
|221   |    layer5_out_36_V_U                                                          |fifo_w14_d2_A_80                                                 |    82|
|222   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_520                                       |    72|
|223   |    layer5_out_37_V_U                                                          |fifo_w14_d2_A_81                                                 |    83|
|224   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_519                                       |    72|
|225   |    layer5_out_38_V_U                                                          |fifo_w14_d2_A_82                                                 |    83|
|226   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_518                                       |    72|
|227   |    layer5_out_39_V_U                                                          |fifo_w14_d2_A_83                                                 |    83|
|228   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_517                                       |    72|
|229   |    layer5_out_3_V_U                                                           |fifo_w14_d2_A_84                                                 |    83|
|230   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_516                                       |    72|
|231   |    layer5_out_40_V_U                                                          |fifo_w14_d2_A_85                                                 |    85|
|232   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_515                                       |    74|
|233   |    layer5_out_41_V_U                                                          |fifo_w14_d2_A_86                                                 |    82|
|234   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_514                                       |    72|
|235   |    layer5_out_42_V_U                                                          |fifo_w14_d2_A_87                                                 |    82|
|236   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_513                                       |    72|
|237   |    layer5_out_43_V_U                                                          |fifo_w14_d2_A_88                                                 |    85|
|238   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_512                                       |    75|
|239   |    layer5_out_44_V_U                                                          |fifo_w14_d2_A_89                                                 |    83|
|240   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_511                                       |    73|
|241   |    layer5_out_45_V_U                                                          |fifo_w14_d2_A_90                                                 |    82|
|242   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_510                                       |    72|
|243   |    layer5_out_46_V_U                                                          |fifo_w14_d2_A_91                                                 |    83|
|244   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_509                                       |    72|
|245   |    layer5_out_47_V_U                                                          |fifo_w14_d2_A_92                                                 |    83|
|246   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_508                                       |    72|
|247   |    layer5_out_48_V_U                                                          |fifo_w14_d2_A_93                                                 |    84|
|248   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_507                                       |    73|
|249   |    layer5_out_49_V_U                                                          |fifo_w14_d2_A_94                                                 |    83|
|250   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_506                                       |    72|
|251   |    layer5_out_4_V_U                                                           |fifo_w14_d2_A_95                                                 |    83|
|252   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_505                                       |    72|
|253   |    layer5_out_50_V_U                                                          |fifo_w14_d2_A_96                                                 |    82|
|254   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_504                                       |    72|
|255   |    layer5_out_51_V_U                                                          |fifo_w14_d2_A_97                                                 |    83|
|256   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_503                                       |    72|
|257   |    layer5_out_52_V_U                                                          |fifo_w14_d2_A_98                                                 |    83|
|258   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_502                                       |    72|
|259   |    layer5_out_53_V_U                                                          |fifo_w14_d2_A_99                                                 |    82|
|260   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_501                                       |    72|
|261   |    layer5_out_54_V_U                                                          |fifo_w14_d2_A_100                                                |    84|
|262   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_500                                       |    73|
|263   |    layer5_out_55_V_U                                                          |fifo_w14_d2_A_101                                                |    84|
|264   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_499                                       |    72|
|265   |    layer5_out_56_V_U                                                          |fifo_w14_d2_A_102                                                |    82|
|266   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_498                                       |    72|
|267   |    layer5_out_57_V_U                                                          |fifo_w14_d2_A_103                                                |    82|
|268   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_497                                       |    72|
|269   |    layer5_out_58_V_U                                                          |fifo_w14_d2_A_104                                                |    83|
|270   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_496                                       |    72|
|271   |    layer5_out_59_V_U                                                          |fifo_w14_d2_A_105                                                |    83|
|272   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_495                                       |    72|
|273   |    layer5_out_5_V_U                                                           |fifo_w14_d2_A_106                                                |    82|
|274   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_494                                       |    72|
|275   |    layer5_out_60_V_U                                                          |fifo_w14_d2_A_107                                                |    83|
|276   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_493                                       |    73|
|277   |    layer5_out_61_V_U                                                          |fifo_w14_d2_A_108                                                |    82|
|278   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_492                                       |    72|
|279   |    layer5_out_62_V_U                                                          |fifo_w14_d2_A_109                                                |    84|
|280   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_491                                       |    74|
|281   |    layer5_out_63_V_U                                                          |fifo_w14_d2_A_110                                                |    82|
|282   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_490                                       |    72|
|283   |    layer5_out_64_V_U                                                          |fifo_w14_d2_A_111                                                |    86|
|284   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_489                                       |    74|
|285   |    layer5_out_65_V_U                                                          |fifo_w14_d2_A_112                                                |    82|
|286   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_488                                       |    72|
|287   |    layer5_out_66_V_U                                                          |fifo_w14_d2_A_113                                                |    83|
|288   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_487                                       |    72|
|289   |    layer5_out_67_V_U                                                          |fifo_w14_d2_A_114                                                |    82|
|290   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_486                                       |    72|
|291   |    layer5_out_68_V_U                                                          |fifo_w14_d2_A_115                                                |    82|
|292   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_485                                       |    72|
|293   |    layer5_out_69_V_U                                                          |fifo_w14_d2_A_116                                                |    83|
|294   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_484                                       |    72|
|295   |    layer5_out_6_V_U                                                           |fifo_w14_d2_A_117                                                |    83|
|296   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_483                                       |    73|
|297   |    layer5_out_70_V_U                                                          |fifo_w14_d2_A_118                                                |    84|
|298   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_482                                       |    73|
|299   |    layer5_out_71_V_U                                                          |fifo_w14_d2_A_119                                                |    84|
|300   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_481                                       |    72|
|301   |    layer5_out_72_V_U                                                          |fifo_w14_d2_A_120                                                |    83|
|302   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_480                                       |    72|
|303   |    layer5_out_73_V_U                                                          |fifo_w14_d2_A_121                                                |    82|
|304   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_479                                       |    72|
|305   |    layer5_out_74_V_U                                                          |fifo_w14_d2_A_122                                                |    84|
|306   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_478                                       |    73|
|307   |    layer5_out_75_V_U                                                          |fifo_w14_d2_A_123                                                |    82|
|308   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_477                                       |    72|
|309   |    layer5_out_76_V_U                                                          |fifo_w14_d2_A_124                                                |    83|
|310   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_476                                       |    72|
|311   |    layer5_out_77_V_U                                                          |fifo_w14_d2_A_125                                                |    82|
|312   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_475                                       |    72|
|313   |    layer5_out_78_V_U                                                          |fifo_w14_d2_A_126                                                |    83|
|314   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_474                                       |    72|
|315   |    layer5_out_79_V_U                                                          |fifo_w14_d2_A_127                                                |    82|
|316   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_473                                       |    72|
|317   |    layer5_out_7_V_U                                                           |fifo_w14_d2_A_128                                                |    86|
|318   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_472                                       |    72|
|319   |    layer5_out_80_V_U                                                          |fifo_w14_d2_A_129                                                |    84|
|320   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_471                                       |    72|
|321   |    layer5_out_81_V_U                                                          |fifo_w14_d2_A_130                                                |    83|
|322   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_470                                       |    73|
|323   |    layer5_out_82_V_U                                                          |fifo_w14_d2_A_131                                                |    83|
|324   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_469                                       |    72|
|325   |    layer5_out_83_V_U                                                          |fifo_w14_d2_A_132                                                |    82|
|326   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_468                                       |    72|
|327   |    layer5_out_84_V_U                                                          |fifo_w14_d2_A_133                                                |    83|
|328   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_467                                       |    72|
|329   |    layer5_out_85_V_U                                                          |fifo_w14_d2_A_134                                                |    83|
|330   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_466                                       |    72|
|331   |    layer5_out_86_V_U                                                          |fifo_w14_d2_A_135                                                |    84|
|332   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_465                                       |    73|
|333   |    layer5_out_87_V_U                                                          |fifo_w14_d2_A_136                                                |    83|
|334   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_464                                       |    72|
|335   |    layer5_out_88_V_U                                                          |fifo_w14_d2_A_137                                                |    83|
|336   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_463                                       |    72|
|337   |    layer5_out_89_V_U                                                          |fifo_w14_d2_A_138                                                |    83|
|338   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_462                                       |    73|
|339   |    layer5_out_8_V_U                                                           |fifo_w14_d2_A_139                                                |    83|
|340   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_461                                       |    73|
|341   |    layer5_out_90_V_U                                                          |fifo_w14_d2_A_140                                                |    83|
|342   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_460                                       |    72|
|343   |    layer5_out_91_V_U                                                          |fifo_w14_d2_A_141                                                |    84|
|344   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_459                                       |    72|
|345   |    layer5_out_92_V_U                                                          |fifo_w14_d2_A_142                                                |    83|
|346   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_458                                       |    73|
|347   |    layer5_out_93_V_U                                                          |fifo_w14_d2_A_143                                                |    82|
|348   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_457                                       |    72|
|349   |    layer5_out_94_V_U                                                          |fifo_w14_d2_A_144                                                |    83|
|350   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_456                                       |    72|
|351   |    layer5_out_95_V_U                                                          |fifo_w14_d2_A_145                                                |    82|
|352   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_455                                       |    72|
|353   |    layer5_out_96_V_U                                                          |fifo_w14_d2_A_146                                                |    83|
|354   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_454                                       |    72|
|355   |    layer5_out_97_V_U                                                          |fifo_w14_d2_A_147                                                |    83|
|356   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_453                                       |    72|
|357   |    layer5_out_98_V_U                                                          |fifo_w14_d2_A_148                                                |    83|
|358   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_452                                       |    72|
|359   |    layer5_out_99_V_U                                                          |fifo_w14_d2_A_149                                                |    83|
|360   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_451                                       |    72|
|361   |    layer5_out_9_V_U                                                           |fifo_w14_d2_A_150                                                |    84|
|362   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_450                                       |    72|
|363   |    layer7_out_0_V_U                                                           |fifo_w14_d2_A_151                                                |    51|
|364   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_449                                       |    40|
|365   |    layer7_out_10_V_U                                                          |fifo_w14_d2_A_152                                                |    51|
|366   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_448                                       |    40|
|367   |    layer7_out_11_V_U                                                          |fifo_w14_d2_A_153                                                |    51|
|368   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_447                                       |    40|
|369   |    layer7_out_12_V_U                                                          |fifo_w14_d2_A_154                                                |    53|
|370   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_446                                       |    40|
|371   |    layer7_out_13_V_U                                                          |fifo_w14_d2_A_155                                                |    51|
|372   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_445                                       |    40|
|373   |    layer7_out_14_V_U                                                          |fifo_w14_d2_A_156                                                |    50|
|374   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_444                                       |    40|
|375   |    layer7_out_15_V_U                                                          |fifo_w14_d2_A_157                                                |    52|
|376   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_443                                       |    40|
|377   |    layer7_out_16_V_U                                                          |fifo_w14_d2_A_158                                                |    51|
|378   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_442                                       |    40|
|379   |    layer7_out_17_V_U                                                          |fifo_w14_d2_A_159                                                |    55|
|380   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_441                                       |    40|
|381   |    layer7_out_18_V_U                                                          |fifo_w14_d2_A_160                                                |    50|
|382   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_440                                       |    40|
|383   |    layer7_out_19_V_U                                                          |fifo_w14_d2_A_161                                                |    51|
|384   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_439                                       |    40|
|385   |    layer7_out_1_V_U                                                           |fifo_w14_d2_A_162                                                |    50|
|386   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_438                                       |    40|
|387   |    layer7_out_20_V_U                                                          |fifo_w14_d2_A_163                                                |    51|
|388   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_437                                       |    40|
|389   |    layer7_out_21_V_U                                                          |fifo_w14_d2_A_164                                                |    51|
|390   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_436                                       |    40|
|391   |    layer7_out_22_V_U                                                          |fifo_w14_d2_A_165                                                |    50|
|392   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_435                                       |    40|
|393   |    layer7_out_23_V_U                                                          |fifo_w14_d2_A_166                                                |    50|
|394   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_434                                       |    40|
|395   |    layer7_out_24_V_U                                                          |fifo_w14_d2_A_167                                                |    51|
|396   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_433                                       |    40|
|397   |    layer7_out_25_V_U                                                          |fifo_w14_d2_A_168                                                |    53|
|398   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_432                                       |    40|
|399   |    layer7_out_26_V_U                                                          |fifo_w14_d2_A_169                                                |    51|
|400   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_431                                       |    40|
|401   |    layer7_out_27_V_U                                                          |fifo_w14_d2_A_170                                                |    50|
|402   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_430                                       |    40|
|403   |    layer7_out_28_V_U                                                          |fifo_w14_d2_A_171                                                |    50|
|404   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_429                                       |    40|
|405   |    layer7_out_29_V_U                                                          |fifo_w14_d2_A_172                                                |    50|
|406   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_428                                       |    40|
|407   |    layer7_out_2_V_U                                                           |fifo_w14_d2_A_173                                                |    50|
|408   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_427                                       |    40|
|409   |    layer7_out_30_V_U                                                          |fifo_w14_d2_A_174                                                |    50|
|410   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_426                                       |    40|
|411   |    layer7_out_31_V_U                                                          |fifo_w14_d2_A_175                                                |    52|
|412   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_425                                       |    40|
|413   |    layer7_out_32_V_U                                                          |fifo_w14_d2_A_176                                                |    50|
|414   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_424                                       |    40|
|415   |    layer7_out_33_V_U                                                          |fifo_w14_d2_A_177                                                |    51|
|416   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_423                                       |    40|
|417   |    layer7_out_34_V_U                                                          |fifo_w14_d2_A_178                                                |    51|
|418   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_422                                       |    40|
|419   |    layer7_out_35_V_U                                                          |fifo_w14_d2_A_179                                                |    50|
|420   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_421                                       |    40|
|421   |    layer7_out_36_V_U                                                          |fifo_w14_d2_A_180                                                |    50|
|422   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_420                                       |    40|
|423   |    layer7_out_37_V_U                                                          |fifo_w14_d2_A_181                                                |    51|
|424   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_419                                       |    40|
|425   |    layer7_out_38_V_U                                                          |fifo_w14_d2_A_182                                                |    52|
|426   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_418                                       |    40|
|427   |    layer7_out_39_V_U                                                          |fifo_w14_d2_A_183                                                |    51|
|428   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_417                                       |    40|
|429   |    layer7_out_3_V_U                                                           |fifo_w14_d2_A_184                                                |    50|
|430   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_416                                       |    40|
|431   |    layer7_out_40_V_U                                                          |fifo_w14_d2_A_185                                                |    53|
|432   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_415                                       |    40|
|433   |    layer7_out_41_V_U                                                          |fifo_w14_d2_A_186                                                |    51|
|434   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_414                                       |    40|
|435   |    layer7_out_42_V_U                                                          |fifo_w14_d2_A_187                                                |    54|
|436   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_413                                       |    40|
|437   |    layer7_out_43_V_U                                                          |fifo_w14_d2_A_188                                                |    50|
|438   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_412                                       |    40|
|439   |    layer7_out_44_V_U                                                          |fifo_w14_d2_A_189                                                |    51|
|440   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_411                                       |    40|
|441   |    layer7_out_45_V_U                                                          |fifo_w14_d2_A_190                                                |    51|
|442   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_410                                       |    40|
|443   |    layer7_out_46_V_U                                                          |fifo_w14_d2_A_191                                                |    52|
|444   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_409                                       |    40|
|445   |    layer7_out_47_V_U                                                          |fifo_w14_d2_A_192                                                |    52|
|446   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_408                                       |    40|
|447   |    layer7_out_48_V_U                                                          |fifo_w14_d2_A_193                                                |    51|
|448   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_407                                       |    40|
|449   |    layer7_out_49_V_U                                                          |fifo_w14_d2_A_194                                                |    51|
|450   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_406                                       |    40|
|451   |    layer7_out_4_V_U                                                           |fifo_w14_d2_A_195                                                |    50|
|452   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_405                                       |    40|
|453   |    layer7_out_50_V_U                                                          |fifo_w14_d2_A_196                                                |    51|
|454   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_404                                       |    40|
|455   |    layer7_out_51_V_U                                                          |fifo_w14_d2_A_197                                                |    54|
|456   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_403                                       |    40|
|457   |    layer7_out_52_V_U                                                          |fifo_w14_d2_A_198                                                |    50|
|458   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_402                                       |    40|
|459   |    layer7_out_53_V_U                                                          |fifo_w14_d2_A_199                                                |    51|
|460   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_401                                       |    40|
|461   |    layer7_out_54_V_U                                                          |fifo_w14_d2_A_200                                                |    52|
|462   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_400                                       |    40|
|463   |    layer7_out_55_V_U                                                          |fifo_w14_d2_A_201                                                |    52|
|464   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_399                                       |    40|
|465   |    layer7_out_56_V_U                                                          |fifo_w14_d2_A_202                                                |    50|
|466   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_398                                       |    40|
|467   |    layer7_out_57_V_U                                                          |fifo_w14_d2_A_203                                                |    50|
|468   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_397                                       |    40|
|469   |    layer7_out_58_V_U                                                          |fifo_w14_d2_A_204                                                |    51|
|470   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_396                                       |    40|
|471   |    layer7_out_59_V_U                                                          |fifo_w14_d2_A_205                                                |    51|
|472   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_395                                       |    40|
|473   |    layer7_out_5_V_U                                                           |fifo_w14_d2_A_206                                                |    52|
|474   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_394                                       |    40|
|475   |    layer7_out_60_V_U                                                          |fifo_w14_d2_A_207                                                |    52|
|476   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_393                                       |    40|
|477   |    layer7_out_61_V_U                                                          |fifo_w14_d2_A_208                                                |    50|
|478   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_392                                       |    40|
|479   |    layer7_out_62_V_U                                                          |fifo_w14_d2_A_209                                                |    51|
|480   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_391                                       |    40|
|481   |    layer7_out_63_V_U                                                          |fifo_w14_d2_A_210                                                |    50|
|482   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_390                                       |    40|
|483   |    layer7_out_64_V_U                                                          |fifo_w14_d2_A_211                                                |    50|
|484   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_389                                       |    40|
|485   |    layer7_out_65_V_U                                                          |fifo_w14_d2_A_212                                                |    51|
|486   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_388                                       |    40|
|487   |    layer7_out_66_V_U                                                          |fifo_w14_d2_A_213                                                |    51|
|488   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_387                                       |    40|
|489   |    layer7_out_67_V_U                                                          |fifo_w14_d2_A_214                                                |    51|
|490   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_386                                       |    40|
|491   |    layer7_out_68_V_U                                                          |fifo_w14_d2_A_215                                                |    51|
|492   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_385                                       |    40|
|493   |    layer7_out_69_V_U                                                          |fifo_w14_d2_A_216                                                |    50|
|494   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_384                                       |    40|
|495   |    layer7_out_6_V_U                                                           |fifo_w14_d2_A_217                                                |    51|
|496   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_383                                       |    40|
|497   |    layer7_out_70_V_U                                                          |fifo_w14_d2_A_218                                                |    52|
|498   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_382                                       |    40|
|499   |    layer7_out_71_V_U                                                          |fifo_w14_d2_A_219                                                |    54|
|500   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_381                                       |    40|
|501   |    layer7_out_72_V_U                                                          |fifo_w14_d2_A_220                                                |    51|
|502   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_380                                       |    40|
|503   |    layer7_out_73_V_U                                                          |fifo_w14_d2_A_221                                                |    51|
|504   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_379                                       |    40|
|505   |    layer7_out_74_V_U                                                          |fifo_w14_d2_A_222                                                |    51|
|506   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_378                                       |    40|
|507   |    layer7_out_75_V_U                                                          |fifo_w14_d2_A_223                                                |    51|
|508   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_377                                       |    40|
|509   |    layer7_out_76_V_U                                                          |fifo_w14_d2_A_224                                                |    52|
|510   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_376                                       |    40|
|511   |    layer7_out_77_V_U                                                          |fifo_w14_d2_A_225                                                |    50|
|512   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_375                                       |    40|
|513   |    layer7_out_78_V_U                                                          |fifo_w14_d2_A_226                                                |    51|
|514   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_374                                       |    40|
|515   |    layer7_out_79_V_U                                                          |fifo_w14_d2_A_227                                                |    50|
|516   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_373                                       |    40|
|517   |    layer7_out_7_V_U                                                           |fifo_w14_d2_A_228                                                |    52|
|518   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_372                                       |    40|
|519   |    layer7_out_80_V_U                                                          |fifo_w14_d2_A_229                                                |    52|
|520   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_371                                       |    40|
|521   |    layer7_out_81_V_U                                                          |fifo_w14_d2_A_230                                                |    50|
|522   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_370                                       |    40|
|523   |    layer7_out_82_V_U                                                          |fifo_w14_d2_A_231                                                |    51|
|524   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_369                                       |    40|
|525   |    layer7_out_83_V_U                                                          |fifo_w14_d2_A_232                                                |    50|
|526   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_368                                       |    40|
|527   |    layer7_out_84_V_U                                                          |fifo_w14_d2_A_233                                                |    51|
|528   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_367                                       |    40|
|529   |    layer7_out_85_V_U                                                          |fifo_w14_d2_A_234                                                |    52|
|530   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_366                                       |    40|
|531   |    layer7_out_86_V_U                                                          |fifo_w14_d2_A_235                                                |    51|
|532   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_365                                       |    40|
|533   |    layer7_out_87_V_U                                                          |fifo_w14_d2_A_236                                                |    50|
|534   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_364                                       |    40|
|535   |    layer7_out_88_V_U                                                          |fifo_w14_d2_A_237                                                |    51|
|536   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_363                                       |    40|
|537   |    layer7_out_89_V_U                                                          |fifo_w14_d2_A_238                                                |    51|
|538   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_362                                       |    40|
|539   |    layer7_out_8_V_U                                                           |fifo_w14_d2_A_239                                                |    51|
|540   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_361                                       |    40|
|541   |    layer7_out_90_V_U                                                          |fifo_w14_d2_A_240                                                |    52|
|542   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_360                                       |    40|
|543   |    layer7_out_91_V_U                                                          |fifo_w14_d2_A_241                                                |    51|
|544   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_359                                       |    40|
|545   |    layer7_out_92_V_U                                                          |fifo_w14_d2_A_242                                                |    52|
|546   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_358                                       |    40|
|547   |    layer7_out_93_V_U                                                          |fifo_w14_d2_A_243                                                |    50|
|548   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_357                                       |    40|
|549   |    layer7_out_94_V_U                                                          |fifo_w14_d2_A_244                                                |    50|
|550   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_356                                       |    40|
|551   |    layer7_out_95_V_U                                                          |fifo_w14_d2_A_245                                                |    51|
|552   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_355                                       |    40|
|553   |    layer7_out_96_V_U                                                          |fifo_w14_d2_A_246                                                |    51|
|554   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_354                                       |    40|
|555   |    layer7_out_97_V_U                                                          |fifo_w14_d2_A_247                                                |    51|
|556   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_353                                       |    40|
|557   |    layer7_out_98_V_U                                                          |fifo_w14_d2_A_248                                                |    51|
|558   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_352                                       |    40|
|559   |    layer7_out_99_V_U                                                          |fifo_w14_d2_A_249                                                |    51|
|560   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_351                                       |    40|
|561   |    layer7_out_9_V_U                                                           |fifo_w14_d2_A_250                                                |    51|
|562   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_350                                       |    40|
|563   |    layer8_out_0_V_U                                                           |fifo_w14_d2_A_251                                                |    82|
|564   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_349                                       |    72|
|565   |    layer8_out_10_V_U                                                          |fifo_w14_d2_A_252                                                |    82|
|566   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_348                                       |    72|
|567   |    layer8_out_11_V_U                                                          |fifo_w14_d2_A_253                                                |    82|
|568   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_347                                       |    72|
|569   |    layer8_out_12_V_U                                                          |fifo_w14_d2_A_254                                                |    84|
|570   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_346                                       |    72|
|571   |    layer8_out_13_V_U                                                          |fifo_w14_d2_A_255                                                |    82|
|572   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_345                                       |    72|
|573   |    layer8_out_14_V_U                                                          |fifo_w14_d2_A_256                                                |    83|
|574   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_344                                       |    72|
|575   |    layer8_out_15_V_U                                                          |fifo_w14_d2_A_257                                                |    85|
|576   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_343                                       |    72|
|577   |    layer8_out_16_V_U                                                          |fifo_w14_d2_A_258                                                |    83|
|578   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_342                                       |    72|
|579   |    layer8_out_17_V_U                                                          |fifo_w14_d2_A_259                                                |    83|
|580   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_341                                       |    72|
|581   |    layer8_out_18_V_U                                                          |fifo_w14_d2_A_260                                                |    83|
|582   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_340                                       |    72|
|583   |    layer8_out_19_V_U                                                          |fifo_w14_d2_A_261                                                |    82|
|584   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_339                                       |    72|
|585   |    layer8_out_1_V_U                                                           |fifo_w14_d2_A_262                                                |    83|
|586   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_338                                       |    72|
|587   |    layer8_out_20_V_U                                                          |fifo_w14_d2_A_263                                                |    83|
|588   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_337                                       |    72|
|589   |    layer8_out_21_V_U                                                          |fifo_w14_d2_A_264                                                |    83|
|590   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_336                                       |    72|
|591   |    layer8_out_22_V_U                                                          |fifo_w14_d2_A_265                                                |    82|
|592   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_335                                       |    72|
|593   |    layer8_out_23_V_U                                                          |fifo_w14_d2_A_266                                                |    83|
|594   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_334                                       |    72|
|595   |    layer8_out_24_V_U                                                          |fifo_w14_d2_A_267                                                |    83|
|596   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_333                                       |    72|
|597   |    layer8_out_25_V_U                                                          |fifo_w14_d2_A_268                                                |    83|
|598   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_332                                       |    72|
|599   |    layer8_out_26_V_U                                                          |fifo_w14_d2_A_269                                                |    82|
|600   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_331                                       |    72|
|601   |    layer8_out_27_V_U                                                          |fifo_w14_d2_A_270                                                |    85|
|602   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_330                                       |    72|
|603   |    layer8_out_28_V_U                                                          |fifo_w14_d2_A_271                                                |    83|
|604   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_329                                       |    72|
|605   |    layer8_out_29_V_U                                                          |fifo_w14_d2_A_272                                                |    84|
|606   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_328                                       |    72|
|607   |    layer8_out_2_V_U                                                           |fifo_w14_d2_A_273                                                |    82|
|608   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_327                                       |    72|
|609   |    layer8_out_30_V_U                                                          |fifo_w14_d2_A_274                                                |    84|
|610   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_326                                       |    72|
|611   |    layer8_out_31_V_U                                                          |fifo_w14_d2_A_275                                                |    82|
|612   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_325                                       |    72|
|613   |    layer8_out_32_V_U                                                          |fifo_w14_d2_A_276                                                |    82|
|614   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_324                                       |    72|
|615   |    layer8_out_33_V_U                                                          |fifo_w14_d2_A_277                                                |    83|
|616   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_323                                       |    72|
|617   |    layer8_out_34_V_U                                                          |fifo_w14_d2_A_278                                                |    83|
|618   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_322                                       |    72|
|619   |    layer8_out_35_V_U                                                          |fifo_w14_d2_A_279                                                |    82|
|620   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_321                                       |    72|
|621   |    layer8_out_36_V_U                                                          |fifo_w14_d2_A_280                                                |    83|
|622   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_320                                       |    72|
|623   |    layer8_out_37_V_U                                                          |fifo_w14_d2_A_281                                                |    83|
|624   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_319                                       |    72|
|625   |    layer8_out_38_V_U                                                          |fifo_w14_d2_A_282                                                |    83|
|626   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_318                                       |    72|
|627   |    layer8_out_39_V_U                                                          |fifo_w14_d2_A_283                                                |    83|
|628   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_317                                       |    72|
|629   |    layer8_out_3_V_U                                                           |fifo_w14_d2_A_284                                                |    83|
|630   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_316                                       |    72|
|631   |    layer8_out_40_V_U                                                          |fifo_w14_d2_A_285                                                |    83|
|632   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_315                                       |    72|
|633   |    layer8_out_41_V_U                                                          |fifo_w14_d2_A_286                                                |    84|
|634   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_314                                       |    72|
|635   |    layer8_out_42_V_U                                                          |fifo_w14_d2_A_287                                                |    83|
|636   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_313                                       |    72|
|637   |    layer8_out_43_V_U                                                          |fifo_w14_d2_A_288                                                |    83|
|638   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_312                                       |    72|
|639   |    layer8_out_44_V_U                                                          |fifo_w14_d2_A_289                                                |    83|
|640   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_311                                       |    72|
|641   |    layer8_out_45_V_U                                                          |fifo_w14_d2_A_290                                                |    85|
|642   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_310                                       |    72|
|643   |    layer8_out_46_V_U                                                          |fifo_w14_d2_A_291                                                |    82|
|644   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_309                                       |    72|
|645   |    layer8_out_47_V_U                                                          |fifo_w14_d2_A_292                                                |    83|
|646   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_308                                       |    72|
|647   |    layer8_out_48_V_U                                                          |fifo_w14_d2_A_293                                                |    82|
|648   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_307                                       |    72|
|649   |    layer8_out_49_V_U                                                          |fifo_w14_d2_A_294                                                |    83|
|650   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_306                                       |    72|
|651   |    layer8_out_4_V_U                                                           |fifo_w14_d2_A_295                                                |    83|
|652   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_305                                       |    72|
|653   |    layer8_out_5_V_U                                                           |fifo_w14_d2_A_296                                                |    83|
|654   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_304                                       |    72|
|655   |    layer8_out_6_V_U                                                           |fifo_w14_d2_A_297                                                |    82|
|656   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_303                                       |    72|
|657   |    layer8_out_7_V_U                                                           |fifo_w14_d2_A_298                                                |    83|
|658   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_302                                       |    72|
|659   |    layer8_out_8_V_U                                                           |fifo_w14_d2_A_299                                                |    83|
|660   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg_301                                       |    72|
|661   |    layer8_out_9_V_U                                                           |fifo_w14_d2_A_300                                                |    84|
|662   |      U_fifo_w14_d2_A_shiftReg                                                 |fifo_w14_d2_A_shiftReg                                           |    72|
|663   |    model_nexys_pruned_5_hls4ml_prj_5_entry3_U0                                |model_nexys_pruned_5_hls4ml_prj_5_entry3                         |     2|
|664   |    model_nexys_pruned_5_hls4ml_prj_5_entry95_U0                               |model_nexys_pruned_5_hls4ml_prj_5_entry95                        |     4|
|665   |    relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config10_U0                         |relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config10_s                |   838|
|666   |    relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config4_U0                          |relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config4_s                 |  7470|
|667   |    relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config7_U0                          |relu_ap_fixed_ap_fixed_14_5_5_3_0_relu_config7_s                 |  1519|
|668   |    sigmoid_ap_fixed_ap_fixed_sigmoid_config13_U0                              |sigmoid_ap_fixed_ap_fixed_sigmoid_config13_s                     |    50|
|669   |      sigmoid_table1_U                                                         |sigmoid_ap_fixed_ap_fixed_sigmoid_config13_s_sigmoid_table1      |     2|
|670   |        sigmoid_ap_fixed_ap_fixed_sigmoid_config13_s_sigmoid_table1_rom_U      |sigmoid_ap_fixed_ap_fixed_sigmoid_config13_s_sigmoid_table1_rom  |     2|
|671   |    start_for_dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_confYi_U             |start_for_dense_resource_ap_fixed_ap_fixed_14_5_5_3_0_confYi     |    11|
|672   |    start_for_model_nexys_pruned_5_hls4ml_prj_5_entry95_U0_U                   |start_for_model_nexys_pruned_5_hls4ml_prj_5_entry95_U0           |    16|
+------+-------------------------------------------------------------------------------+-----------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:13:56 ; elapsed = 00:16:31 . Memory (MB): peak = 2690.793 ; gain = 1032.652 ; free physical = 2357 ; free virtual = 13792
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 34 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:13:26 ; elapsed = 00:16:08 . Memory (MB): peak = 2690.793 ; gain = 966.824 ; free physical = 5790 ; free virtual = 17616
Synthesis Optimization Complete : Time (s): cpu = 00:14:00 ; elapsed = 00:16:40 . Memory (MB): peak = 2690.793 ; gain = 1032.652 ; free physical = 5809 ; free virtual = 17625
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2690.793 ; gain = 0.000 ; free physical = 5758 ; free virtual = 17579
INFO: [Netlist 29-17] Analyzing 4345 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2702.879 ; gain = 0.000 ; free physical = 5679 ; free virtual = 17517
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
606 Infos, 67 Warnings, 15 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:14:34 ; elapsed = 00:17:31 . Memory (MB): peak = 2702.879 ; gain = 1271.320 ; free physical = 5840 ; free virtual = 17686
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2702.879 ; gain = 0.000 ; free physical = 5840 ; free virtual = 17686
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.runs/design_1_model_nexys_pruned_5_0_0_synth_1/design_1_model_nexys_pruned_5_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 2726.891 ; gain = 24.012 ; free physical = 5851 ; free virtual = 17716
write_verilog: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2726.891 ; gain = 0.000 ; free physical = 5830 ; free virtual = 17725
write_vhdl: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2726.891 ; gain = 0.000 ; free physical = 5796 ; free virtual = 17727
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_model_nexys_pruned_5_0_0, cache-ID = a67e7fbff34e5c4b
INFO: [Coretcl 2-1174] Renamed 671 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2726.891 ; gain = 0.000 ; free physical = 5784 ; free virtual = 17728
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/se01/micha_maraninchi/kadionikk-master/TP_IA_embarque/mon_ia_2/mon_ia_2.runs/design_1_model_nexys_pruned_5_0_0_synth_1/design_1_model_nexys_pruned_5_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2726.891 ; gain = 0.000 ; free physical = 5765 ; free virtual = 17710
INFO: [runtcl-4] Executing : report_utilization -file design_1_model_nexys_pruned_5_0_0_utilization_synth.rpt -pb design_1_model_nexys_pruned_5_0_0_utilization_synth.pb
write_verilog: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2726.891 ; gain = 0.000 ; free physical = 5653 ; free virtual = 17646
write_vhdl: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2726.891 ; gain = 0.000 ; free physical = 5673 ; free virtual = 17706
INFO: [Common 17-206] Exiting Vivado at Fri Nov 14 17:02:19 2025...
