#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: $auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch clocked by clk)
Endpoint  : $sdffce~115^Q~0.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$simplemap.cc:240:simplemap_eqne$7042[1].clk[0] (.latch)                                 0.042     0.042
$auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch) [clock-to-output]                 0.124     0.166
$auto$rtlil.cc:2598:NotGate$12924.in[0] (.names)                                              0.120     0.286
$auto$rtlil.cc:2598:NotGate$12924.out[0] (.names)                                             0.235     0.521
$auto$simplemap.cc:246:simplemap_eqne$7056.in[1] (.names)                                     0.100     0.621
$auto$simplemap.cc:246:simplemap_eqne$7056.out[0] (.names)                                    0.235     0.856
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].in[0] (.names)                              0.100     0.956
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].out[0] (.names)                             0.235     1.191
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].in[1] (.names)                        0.335     1.526
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].out[0] (.names)                       0.235     1.761
$auto$simplemap.cc:117:simplemap_reduce$11435.in[0] (.names)                                  0.100     1.861
$auto$simplemap.cc:117:simplemap_reduce$11435.out[0] (.names)                                 0.235     2.096
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].in[0] (.names)                            0.100     2.196
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].out[0] (.names)                           0.235     2.431
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].in[1] (.names)                              0.100     2.531
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].out[0] (.names)                             0.235     2.766
$not~461^Y~0.in[0] (.names)                                                                   0.100     2.866
$not~461^Y~0.out[0] (.names)                                                                  0.235     3.101
$mux~675^Y~0.in[1] (.names)                                                                   0.100     3.201
$mux~675^Y~0.out[0] (.names)                                                                  0.235     3.436
$add~1^ADD~14-1[0].b[0] (adder)                                                               0.671     4.107
$add~1^ADD~14-1[0].sumout[0] (adder)                                                          0.300     4.407
$add~0^ADD~13-1[0].a[0] (adder)                                                               0.525     4.932
$add~0^ADD~13-1[0].cout[0] (adder)                                                            0.300     5.232
$add~0^ADD~13-2[0].cin[0] (adder)                                                             0.000     5.232
$add~0^ADD~13-2[0].sumout[0] (adder)                                                          0.300     5.532
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].in[0] (.names)                              0.472     6.004
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].out[0] (.names)                             0.235     6.239
$reduce_bool~449^Y~0.in[1] (.names)                                                           0.329     6.568
$reduce_bool~449^Y~0.out[0] (.names)                                                          0.235     6.803
$logic_and~328^Y~0.in[1] (.names)                                                             0.100     6.903
$logic_and~328^Y~0.out[0] (.names)                                                            0.235     7.138
$logic_or~414^Y~0.in[0] (.names)                                                              0.100     7.238
$logic_or~414^Y~0.out[0] (.names)                                                             0.235     7.473
$logic_not~383^Y~0.in[0] (.names)                                                             0.100     7.573
$logic_not~383^Y~0.out[0] (.names)                                                            0.235     7.808
$logic_and~315^Y~0.in[1] (.names)                                                             0.470     8.279
$logic_and~315^Y~0.out[0] (.names)                                                            0.235     8.514
$mux~521^Y~0.in[0] (.names)                                                                   0.100     8.614
$mux~521^Y~0.out[0] (.names)                                                                  0.235     8.849
$mux~522^Y~0.in[0] (.names)                                                                   0.100     8.949
$mux~522^Y~0.out[0] (.names)                                                                  0.235     9.184
$mux~523^Y~0.in[1] (.names)                                                                   0.100     9.284
$mux~523^Y~0.out[0] (.names)                                                                  0.235     9.519
$or~519^Y~0.in[0] (.names)                                                                    0.332     9.851
$or~519^Y~0.out[0] (.names)                                                                   0.235    10.086
$mux~520^Y~0.in[1] (.names)                                                                   0.100    10.186
$mux~520^Y~0.out[0] (.names)                                                                  0.235    10.421
$logic_or~421^Y~0.in[0] (.names)                                                              0.100    10.521
$logic_or~421^Y~0.out[0] (.names)                                                             0.235    10.756
$logic_or~419^Y~0.in[0] (.names)                                                              0.612    11.368
$logic_or~419^Y~0.out[0] (.names)                                                             0.235    11.603
$logic_or~420^Y~0.in[1] (.names)                                                              0.100    11.703
$logic_or~420^Y~0.out[0] (.names)                                                             0.235    11.938
$logic_not~388^Y~0.in[0] (.names)                                                             0.100    12.038
$logic_not~388^Y~0.out[0] (.names)                                                            0.235    12.273
$logic_and~359^Y~0.in[1] (.names)                                                             0.100    12.373
$logic_and~359^Y~0.out[0] (.names)                                                            0.235    12.608
$logic_and~360^Y~0.in[0] (.names)                                                             0.100    12.708
$logic_and~360^Y~0.out[0] (.names)                                                            0.235    12.943
$logic_and~318^Y~0.in[1] (.names)                                                             0.100    13.043
$logic_and~318^Y~0.out[0] (.names)                                                            0.235    13.278
$or~533^Y~0.in[1] (.names)                                                                    0.100    13.378
$or~533^Y~0.out[0] (.names)                                                                   0.235    13.613
$logic_or~423^Y~0.in[1] (.names)                                                              0.100    13.713
$logic_or~423^Y~0.out[0] (.names)                                                             0.235    13.948
$logic_or~424^Y~0.in[0] (.names)                                                              0.618    14.566
$logic_or~424^Y~0.out[0] (.names)                                                             0.235    14.801
$logic_and~369^Y~0.in[1] (.names)                                                             0.100    14.901
$logic_and~369^Y~0.out[0] (.names)                                                            0.235    15.136
$reduce_bool~131^Y~0.in[1] (.names)                                                           0.100    15.236
$reduce_bool~131^Y~0.out[0] (.names)                                                          0.235    15.471
$auto$rtlil.cc:2607:MuxGate$14688.in[2] (.names)                                              0.753    16.225
$auto$rtlil.cc:2607:MuxGate$14688.out[0] (.names)                                             0.235    16.460
$sdffce~115^Q~0.D[0] (.latch)                                                                 0.000    16.460
data arrival time                                                                                      16.460

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$sdffce~115^Q~0.clk[0] (.latch)                                                               0.042     0.042
clock uncertainty                                                                             0.000     0.042
cell setup time                                                                              -0.066    -0.024
data required time                                                                                     -0.024
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -0.024
data arrival time                                                                                     -16.460
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -16.483


#Path 2
Startpoint: $auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch clocked by clk)
Endpoint  : $dffe~116^Q~0.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$simplemap.cc:240:simplemap_eqne$7042[1].clk[0] (.latch)                                 0.042     0.042
$auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch) [clock-to-output]                 0.124     0.166
$auto$rtlil.cc:2598:NotGate$12924.in[0] (.names)                                              0.120     0.286
$auto$rtlil.cc:2598:NotGate$12924.out[0] (.names)                                             0.235     0.521
$auto$simplemap.cc:246:simplemap_eqne$7056.in[1] (.names)                                     0.100     0.621
$auto$simplemap.cc:246:simplemap_eqne$7056.out[0] (.names)                                    0.235     0.856
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].in[0] (.names)                              0.100     0.956
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].out[0] (.names)                             0.235     1.191
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].in[1] (.names)                        0.335     1.526
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].out[0] (.names)                       0.235     1.761
$auto$simplemap.cc:117:simplemap_reduce$11435.in[0] (.names)                                  0.100     1.861
$auto$simplemap.cc:117:simplemap_reduce$11435.out[0] (.names)                                 0.235     2.096
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].in[0] (.names)                            0.100     2.196
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].out[0] (.names)                           0.235     2.431
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].in[1] (.names)                              0.100     2.531
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].out[0] (.names)                             0.235     2.766
$not~461^Y~0.in[0] (.names)                                                                   0.100     2.866
$not~461^Y~0.out[0] (.names)                                                                  0.235     3.101
$mux~675^Y~0.in[1] (.names)                                                                   0.100     3.201
$mux~675^Y~0.out[0] (.names)                                                                  0.235     3.436
$add~1^ADD~14-1[0].b[0] (adder)                                                               0.671     4.107
$add~1^ADD~14-1[0].sumout[0] (adder)                                                          0.300     4.407
$add~0^ADD~13-1[0].a[0] (adder)                                                               0.525     4.932
$add~0^ADD~13-1[0].cout[0] (adder)                                                            0.300     5.232
$add~0^ADD~13-2[0].cin[0] (adder)                                                             0.000     5.232
$add~0^ADD~13-2[0].sumout[0] (adder)                                                          0.300     5.532
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].in[0] (.names)                              0.472     6.004
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].out[0] (.names)                             0.235     6.239
$reduce_bool~449^Y~0.in[1] (.names)                                                           0.329     6.568
$reduce_bool~449^Y~0.out[0] (.names)                                                          0.235     6.803
$logic_and~328^Y~0.in[1] (.names)                                                             0.100     6.903
$logic_and~328^Y~0.out[0] (.names)                                                            0.235     7.138
$logic_or~414^Y~0.in[0] (.names)                                                              0.100     7.238
$logic_or~414^Y~0.out[0] (.names)                                                             0.235     7.473
$logic_not~383^Y~0.in[0] (.names)                                                             0.100     7.573
$logic_not~383^Y~0.out[0] (.names)                                                            0.235     7.808
$logic_and~315^Y~0.in[1] (.names)                                                             0.470     8.279
$logic_and~315^Y~0.out[0] (.names)                                                            0.235     8.514
$mux~521^Y~0.in[0] (.names)                                                                   0.100     8.614
$mux~521^Y~0.out[0] (.names)                                                                  0.235     8.849
$mux~522^Y~0.in[0] (.names)                                                                   0.100     8.949
$mux~522^Y~0.out[0] (.names)                                                                  0.235     9.184
$mux~523^Y~0.in[1] (.names)                                                                   0.100     9.284
$mux~523^Y~0.out[0] (.names)                                                                  0.235     9.519
$or~519^Y~0.in[0] (.names)                                                                    0.332     9.851
$or~519^Y~0.out[0] (.names)                                                                   0.235    10.086
$mux~520^Y~0.in[1] (.names)                                                                   0.100    10.186
$mux~520^Y~0.out[0] (.names)                                                                  0.235    10.421
$logic_or~421^Y~0.in[0] (.names)                                                              0.100    10.521
$logic_or~421^Y~0.out[0] (.names)                                                             0.235    10.756
$logic_or~419^Y~0.in[0] (.names)                                                              0.612    11.368
$logic_or~419^Y~0.out[0] (.names)                                                             0.235    11.603
$logic_or~420^Y~0.in[1] (.names)                                                              0.100    11.703
$logic_or~420^Y~0.out[0] (.names)                                                             0.235    11.938
$logic_not~388^Y~0.in[0] (.names)                                                             0.100    12.038
$logic_not~388^Y~0.out[0] (.names)                                                            0.235    12.273
$logic_and~359^Y~0.in[1] (.names)                                                             0.100    12.373
$logic_and~359^Y~0.out[0] (.names)                                                            0.235    12.608
$logic_and~360^Y~0.in[0] (.names)                                                             0.100    12.708
$logic_and~360^Y~0.out[0] (.names)                                                            0.235    12.943
$logic_and~318^Y~0.in[1] (.names)                                                             0.100    13.043
$logic_and~318^Y~0.out[0] (.names)                                                            0.235    13.278
$or~533^Y~0.in[1] (.names)                                                                    0.100    13.378
$or~533^Y~0.out[0] (.names)                                                                   0.235    13.613
$logic_or~423^Y~0.in[1] (.names)                                                              0.100    13.713
$logic_or~423^Y~0.out[0] (.names)                                                             0.235    13.948
$logic_or~424^Y~0.in[0] (.names)                                                              0.618    14.566
$logic_or~424^Y~0.out[0] (.names)                                                             0.235    14.801
$logic_and~369^Y~0.in[1] (.names)                                                             0.100    14.901
$logic_and~369^Y~0.out[0] (.names)                                                            0.235    15.136
$reduce_bool~131^Y~0.in[1] (.names)                                                           0.100    15.236
$reduce_bool~131^Y~0.out[0] (.names)                                                          0.235    15.471
$auto$rtlil.cc:2607:MuxGate$14490.in[2] (.names)                                              0.610    16.081
$auto$rtlil.cc:2607:MuxGate$14490.out[0] (.names)                                             0.235    16.316
$dffe~116^Q~0.D[0] (.latch)                                                                   0.000    16.316
data arrival time                                                                                      16.316

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$dffe~116^Q~0.clk[0] (.latch)                                                                 0.042     0.042
clock uncertainty                                                                             0.000     0.042
cell setup time                                                                              -0.066    -0.024
data required time                                                                                     -0.024
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -0.024
data arrival time                                                                                     -16.316
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -16.340


#Path 3
Startpoint: $auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch clocked by clk)
Endpoint  : $sdffce~115^Q~1.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$simplemap.cc:240:simplemap_eqne$7042[1].clk[0] (.latch)                                 0.042     0.042
$auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch) [clock-to-output]                 0.124     0.166
$auto$rtlil.cc:2598:NotGate$12924.in[0] (.names)                                              0.120     0.286
$auto$rtlil.cc:2598:NotGate$12924.out[0] (.names)                                             0.235     0.521
$auto$simplemap.cc:246:simplemap_eqne$7056.in[1] (.names)                                     0.100     0.621
$auto$simplemap.cc:246:simplemap_eqne$7056.out[0] (.names)                                    0.235     0.856
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].in[0] (.names)                              0.100     0.956
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].out[0] (.names)                             0.235     1.191
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].in[1] (.names)                        0.335     1.526
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].out[0] (.names)                       0.235     1.761
$auto$simplemap.cc:117:simplemap_reduce$11435.in[0] (.names)                                  0.100     1.861
$auto$simplemap.cc:117:simplemap_reduce$11435.out[0] (.names)                                 0.235     2.096
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].in[0] (.names)                            0.100     2.196
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].out[0] (.names)                           0.235     2.431
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].in[1] (.names)                              0.100     2.531
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].out[0] (.names)                             0.235     2.766
$not~461^Y~0.in[0] (.names)                                                                   0.100     2.866
$not~461^Y~0.out[0] (.names)                                                                  0.235     3.101
$mux~675^Y~0.in[1] (.names)                                                                   0.100     3.201
$mux~675^Y~0.out[0] (.names)                                                                  0.235     3.436
$add~1^ADD~14-1[0].b[0] (adder)                                                               0.671     4.107
$add~1^ADD~14-1[0].sumout[0] (adder)                                                          0.300     4.407
$add~0^ADD~13-1[0].a[0] (adder)                                                               0.525     4.932
$add~0^ADD~13-1[0].cout[0] (adder)                                                            0.300     5.232
$add~0^ADD~13-2[0].cin[0] (adder)                                                             0.000     5.232
$add~0^ADD~13-2[0].sumout[0] (adder)                                                          0.300     5.532
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].in[0] (.names)                              0.472     6.004
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].out[0] (.names)                             0.235     6.239
$reduce_bool~449^Y~0.in[1] (.names)                                                           0.329     6.568
$reduce_bool~449^Y~0.out[0] (.names)                                                          0.235     6.803
$logic_and~328^Y~0.in[1] (.names)                                                             0.100     6.903
$logic_and~328^Y~0.out[0] (.names)                                                            0.235     7.138
$logic_or~414^Y~0.in[0] (.names)                                                              0.100     7.238
$logic_or~414^Y~0.out[0] (.names)                                                             0.235     7.473
$logic_not~383^Y~0.in[0] (.names)                                                             0.100     7.573
$logic_not~383^Y~0.out[0] (.names)                                                            0.235     7.808
$logic_and~315^Y~0.in[1] (.names)                                                             0.470     8.279
$logic_and~315^Y~0.out[0] (.names)                                                            0.235     8.514
$mux~521^Y~0.in[0] (.names)                                                                   0.100     8.614
$mux~521^Y~0.out[0] (.names)                                                                  0.235     8.849
$mux~522^Y~0.in[0] (.names)                                                                   0.100     8.949
$mux~522^Y~0.out[0] (.names)                                                                  0.235     9.184
$mux~523^Y~0.in[1] (.names)                                                                   0.100     9.284
$mux~523^Y~0.out[0] (.names)                                                                  0.235     9.519
$or~519^Y~0.in[0] (.names)                                                                    0.332     9.851
$or~519^Y~0.out[0] (.names)                                                                   0.235    10.086
$mux~520^Y~0.in[1] (.names)                                                                   0.100    10.186
$mux~520^Y~0.out[0] (.names)                                                                  0.235    10.421
$logic_or~421^Y~0.in[0] (.names)                                                              0.100    10.521
$logic_or~421^Y~0.out[0] (.names)                                                             0.235    10.756
$logic_or~419^Y~0.in[0] (.names)                                                              0.612    11.368
$logic_or~419^Y~0.out[0] (.names)                                                             0.235    11.603
$logic_or~420^Y~0.in[1] (.names)                                                              0.100    11.703
$logic_or~420^Y~0.out[0] (.names)                                                             0.235    11.938
$logic_not~388^Y~0.in[0] (.names)                                                             0.100    12.038
$logic_not~388^Y~0.out[0] (.names)                                                            0.235    12.273
$logic_and~359^Y~0.in[1] (.names)                                                             0.100    12.373
$logic_and~359^Y~0.out[0] (.names)                                                            0.235    12.608
$logic_and~360^Y~0.in[0] (.names)                                                             0.100    12.708
$logic_and~360^Y~0.out[0] (.names)                                                            0.235    12.943
$logic_and~318^Y~0.in[1] (.names)                                                             0.100    13.043
$logic_and~318^Y~0.out[0] (.names)                                                            0.235    13.278
$or~533^Y~0.in[1] (.names)                                                                    0.100    13.378
$or~533^Y~0.out[0] (.names)                                                                   0.235    13.613
$logic_or~423^Y~0.in[1] (.names)                                                              0.100    13.713
$logic_or~423^Y~0.out[0] (.names)                                                             0.235    13.948
$logic_or~424^Y~0.in[0] (.names)                                                              0.618    14.566
$logic_or~424^Y~0.out[0] (.names)                                                             0.235    14.801
$logic_and~369^Y~0.in[1] (.names)                                                             0.100    14.901
$logic_and~369^Y~0.out[0] (.names)                                                            0.235    15.136
$reduce_bool~131^Y~0.in[1] (.names)                                                           0.100    15.236
$reduce_bool~131^Y~0.out[0] (.names)                                                          0.235    15.471
$auto$rtlil.cc:2607:MuxGate$14692.in[2] (.names)                                              0.610    16.081
$auto$rtlil.cc:2607:MuxGate$14692.out[0] (.names)                                             0.235    16.316
$sdffce~115^Q~1.D[0] (.latch)                                                                 0.000    16.316
data arrival time                                                                                      16.316

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$sdffce~115^Q~1.clk[0] (.latch)                                                               0.042     0.042
clock uncertainty                                                                             0.000     0.042
cell setup time                                                                              -0.066    -0.024
data required time                                                                                     -0.024
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -0.024
data arrival time                                                                                     -16.316
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -16.340


#Path 4
Startpoint: $auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch clocked by clk)
Endpoint  : $dffe~116^Q~3.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$simplemap.cc:240:simplemap_eqne$7042[1].clk[0] (.latch)                                 0.042     0.042
$auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch) [clock-to-output]                 0.124     0.166
$auto$rtlil.cc:2598:NotGate$12924.in[0] (.names)                                              0.120     0.286
$auto$rtlil.cc:2598:NotGate$12924.out[0] (.names)                                             0.235     0.521
$auto$simplemap.cc:246:simplemap_eqne$7056.in[1] (.names)                                     0.100     0.621
$auto$simplemap.cc:246:simplemap_eqne$7056.out[0] (.names)                                    0.235     0.856
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].in[0] (.names)                              0.100     0.956
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].out[0] (.names)                             0.235     1.191
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].in[1] (.names)                        0.335     1.526
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].out[0] (.names)                       0.235     1.761
$auto$simplemap.cc:117:simplemap_reduce$11435.in[0] (.names)                                  0.100     1.861
$auto$simplemap.cc:117:simplemap_reduce$11435.out[0] (.names)                                 0.235     2.096
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].in[0] (.names)                            0.100     2.196
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].out[0] (.names)                           0.235     2.431
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].in[1] (.names)                              0.100     2.531
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].out[0] (.names)                             0.235     2.766
$not~461^Y~0.in[0] (.names)                                                                   0.100     2.866
$not~461^Y~0.out[0] (.names)                                                                  0.235     3.101
$mux~675^Y~0.in[1] (.names)                                                                   0.100     3.201
$mux~675^Y~0.out[0] (.names)                                                                  0.235     3.436
$add~1^ADD~14-1[0].b[0] (adder)                                                               0.671     4.107
$add~1^ADD~14-1[0].sumout[0] (adder)                                                          0.300     4.407
$add~0^ADD~13-1[0].a[0] (adder)                                                               0.525     4.932
$add~0^ADD~13-1[0].cout[0] (adder)                                                            0.300     5.232
$add~0^ADD~13-2[0].cin[0] (adder)                                                             0.000     5.232
$add~0^ADD~13-2[0].sumout[0] (adder)                                                          0.300     5.532
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].in[0] (.names)                              0.472     6.004
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].out[0] (.names)                             0.235     6.239
$reduce_bool~449^Y~0.in[1] (.names)                                                           0.329     6.568
$reduce_bool~449^Y~0.out[0] (.names)                                                          0.235     6.803
$logic_and~328^Y~0.in[1] (.names)                                                             0.100     6.903
$logic_and~328^Y~0.out[0] (.names)                                                            0.235     7.138
$logic_or~414^Y~0.in[0] (.names)                                                              0.100     7.238
$logic_or~414^Y~0.out[0] (.names)                                                             0.235     7.473
$logic_not~383^Y~0.in[0] (.names)                                                             0.100     7.573
$logic_not~383^Y~0.out[0] (.names)                                                            0.235     7.808
$logic_and~315^Y~0.in[1] (.names)                                                             0.470     8.279
$logic_and~315^Y~0.out[0] (.names)                                                            0.235     8.514
$mux~521^Y~0.in[0] (.names)                                                                   0.100     8.614
$mux~521^Y~0.out[0] (.names)                                                                  0.235     8.849
$mux~522^Y~0.in[0] (.names)                                                                   0.100     8.949
$mux~522^Y~0.out[0] (.names)                                                                  0.235     9.184
$mux~523^Y~0.in[1] (.names)                                                                   0.100     9.284
$mux~523^Y~0.out[0] (.names)                                                                  0.235     9.519
$or~519^Y~0.in[0] (.names)                                                                    0.332     9.851
$or~519^Y~0.out[0] (.names)                                                                   0.235    10.086
$mux~520^Y~0.in[1] (.names)                                                                   0.100    10.186
$mux~520^Y~0.out[0] (.names)                                                                  0.235    10.421
$logic_or~421^Y~0.in[0] (.names)                                                              0.100    10.521
$logic_or~421^Y~0.out[0] (.names)                                                             0.235    10.756
$logic_or~419^Y~0.in[0] (.names)                                                              0.612    11.368
$logic_or~419^Y~0.out[0] (.names)                                                             0.235    11.603
$logic_or~420^Y~0.in[1] (.names)                                                              0.100    11.703
$logic_or~420^Y~0.out[0] (.names)                                                             0.235    11.938
$logic_not~388^Y~0.in[0] (.names)                                                             0.100    12.038
$logic_not~388^Y~0.out[0] (.names)                                                            0.235    12.273
$logic_and~359^Y~0.in[1] (.names)                                                             0.100    12.373
$logic_and~359^Y~0.out[0] (.names)                                                            0.235    12.608
$logic_and~360^Y~0.in[0] (.names)                                                             0.100    12.708
$logic_and~360^Y~0.out[0] (.names)                                                            0.235    12.943
$logic_and~318^Y~0.in[1] (.names)                                                             0.100    13.043
$logic_and~318^Y~0.out[0] (.names)                                                            0.235    13.278
$or~533^Y~0.in[1] (.names)                                                                    0.100    13.378
$or~533^Y~0.out[0] (.names)                                                                   0.235    13.613
$logic_or~423^Y~0.in[1] (.names)                                                              0.100    13.713
$logic_or~423^Y~0.out[0] (.names)                                                             0.235    13.948
$logic_or~424^Y~0.in[0] (.names)                                                              0.618    14.566
$logic_or~424^Y~0.out[0] (.names)                                                             0.235    14.801
$logic_and~369^Y~0.in[1] (.names)                                                             0.100    14.901
$logic_and~369^Y~0.out[0] (.names)                                                            0.235    15.136
$reduce_bool~131^Y~0.in[1] (.names)                                                           0.100    15.236
$reduce_bool~131^Y~0.out[0] (.names)                                                          0.235    15.471
$auto$rtlil.cc:2607:MuxGate$14496.in[2] (.names)                                              0.477    15.948
$auto$rtlil.cc:2607:MuxGate$14496.out[0] (.names)                                             0.235    16.183
$dffe~116^Q~3.D[0] (.latch)                                                                   0.000    16.183
data arrival time                                                                                      16.183

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$dffe~116^Q~3.clk[0] (.latch)                                                                 0.042     0.042
clock uncertainty                                                                             0.000     0.042
cell setup time                                                                              -0.066    -0.024
data required time                                                                                     -0.024
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -0.024
data arrival time                                                                                     -16.183
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -16.207


#Path 5
Startpoint: $auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch clocked by clk)
Endpoint  : $dffe~116^Q~12.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$simplemap.cc:240:simplemap_eqne$7042[1].clk[0] (.latch)                                 0.042     0.042
$auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch) [clock-to-output]                 0.124     0.166
$auto$rtlil.cc:2598:NotGate$12924.in[0] (.names)                                              0.120     0.286
$auto$rtlil.cc:2598:NotGate$12924.out[0] (.names)                                             0.235     0.521
$auto$simplemap.cc:246:simplemap_eqne$7056.in[1] (.names)                                     0.100     0.621
$auto$simplemap.cc:246:simplemap_eqne$7056.out[0] (.names)                                    0.235     0.856
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].in[0] (.names)                              0.100     0.956
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].out[0] (.names)                             0.235     1.191
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].in[1] (.names)                        0.335     1.526
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].out[0] (.names)                       0.235     1.761
$auto$simplemap.cc:117:simplemap_reduce$11435.in[0] (.names)                                  0.100     1.861
$auto$simplemap.cc:117:simplemap_reduce$11435.out[0] (.names)                                 0.235     2.096
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].in[0] (.names)                            0.100     2.196
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].out[0] (.names)                           0.235     2.431
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].in[1] (.names)                              0.100     2.531
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].out[0] (.names)                             0.235     2.766
$not~461^Y~0.in[0] (.names)                                                                   0.100     2.866
$not~461^Y~0.out[0] (.names)                                                                  0.235     3.101
$mux~675^Y~0.in[1] (.names)                                                                   0.100     3.201
$mux~675^Y~0.out[0] (.names)                                                                  0.235     3.436
$add~1^ADD~14-1[0].b[0] (adder)                                                               0.671     4.107
$add~1^ADD~14-1[0].sumout[0] (adder)                                                          0.300     4.407
$add~0^ADD~13-1[0].a[0] (adder)                                                               0.525     4.932
$add~0^ADD~13-1[0].cout[0] (adder)                                                            0.300     5.232
$add~0^ADD~13-2[0].cin[0] (adder)                                                             0.000     5.232
$add~0^ADD~13-2[0].sumout[0] (adder)                                                          0.300     5.532
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].in[0] (.names)                              0.472     6.004
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].out[0] (.names)                             0.235     6.239
$reduce_bool~449^Y~0.in[1] (.names)                                                           0.329     6.568
$reduce_bool~449^Y~0.out[0] (.names)                                                          0.235     6.803
$logic_and~328^Y~0.in[1] (.names)                                                             0.100     6.903
$logic_and~328^Y~0.out[0] (.names)                                                            0.235     7.138
$logic_or~414^Y~0.in[0] (.names)                                                              0.100     7.238
$logic_or~414^Y~0.out[0] (.names)                                                             0.235     7.473
$logic_not~383^Y~0.in[0] (.names)                                                             0.100     7.573
$logic_not~383^Y~0.out[0] (.names)                                                            0.235     7.808
$logic_and~315^Y~0.in[1] (.names)                                                             0.470     8.279
$logic_and~315^Y~0.out[0] (.names)                                                            0.235     8.514
$mux~521^Y~0.in[0] (.names)                                                                   0.100     8.614
$mux~521^Y~0.out[0] (.names)                                                                  0.235     8.849
$mux~522^Y~0.in[0] (.names)                                                                   0.100     8.949
$mux~522^Y~0.out[0] (.names)                                                                  0.235     9.184
$mux~523^Y~0.in[1] (.names)                                                                   0.100     9.284
$mux~523^Y~0.out[0] (.names)                                                                  0.235     9.519
$or~519^Y~0.in[0] (.names)                                                                    0.332     9.851
$or~519^Y~0.out[0] (.names)                                                                   0.235    10.086
$mux~520^Y~0.in[1] (.names)                                                                   0.100    10.186
$mux~520^Y~0.out[0] (.names)                                                                  0.235    10.421
$logic_or~421^Y~0.in[0] (.names)                                                              0.100    10.521
$logic_or~421^Y~0.out[0] (.names)                                                             0.235    10.756
$logic_or~419^Y~0.in[0] (.names)                                                              0.612    11.368
$logic_or~419^Y~0.out[0] (.names)                                                             0.235    11.603
$logic_or~420^Y~0.in[1] (.names)                                                              0.100    11.703
$logic_or~420^Y~0.out[0] (.names)                                                             0.235    11.938
$logic_not~388^Y~0.in[0] (.names)                                                             0.100    12.038
$logic_not~388^Y~0.out[0] (.names)                                                            0.235    12.273
$logic_and~359^Y~0.in[1] (.names)                                                             0.100    12.373
$logic_and~359^Y~0.out[0] (.names)                                                            0.235    12.608
$logic_and~360^Y~0.in[0] (.names)                                                             0.100    12.708
$logic_and~360^Y~0.out[0] (.names)                                                            0.235    12.943
$logic_and~318^Y~0.in[1] (.names)                                                             0.100    13.043
$logic_and~318^Y~0.out[0] (.names)                                                            0.235    13.278
$or~533^Y~0.in[1] (.names)                                                                    0.100    13.378
$or~533^Y~0.out[0] (.names)                                                                   0.235    13.613
$logic_or~423^Y~0.in[1] (.names)                                                              0.100    13.713
$logic_or~423^Y~0.out[0] (.names)                                                             0.235    13.948
$logic_or~424^Y~0.in[0] (.names)                                                              0.618    14.566
$logic_or~424^Y~0.out[0] (.names)                                                             0.235    14.801
$logic_and~369^Y~0.in[1] (.names)                                                             0.100    14.901
$logic_and~369^Y~0.out[0] (.names)                                                            0.235    15.136
$reduce_bool~131^Y~0.in[1] (.names)                                                           0.100    15.236
$reduce_bool~131^Y~0.out[0] (.names)                                                          0.235    15.471
$auto$rtlil.cc:2607:MuxGate$14514.in[2] (.names)                                              0.473    15.945
$auto$rtlil.cc:2607:MuxGate$14514.out[0] (.names)                                             0.235    16.180
$dffe~116^Q~12.D[0] (.latch)                                                                  0.000    16.180
data arrival time                                                                                      16.180

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$dffe~116^Q~12.clk[0] (.latch)                                                                0.042     0.042
clock uncertainty                                                                             0.000     0.042
cell setup time                                                                              -0.066    -0.024
data required time                                                                                     -0.024
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -0.024
data arrival time                                                                                     -16.180
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -16.203


#Path 6
Startpoint: $auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch clocked by clk)
Endpoint  : $dffe~116^Q~25.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$simplemap.cc:240:simplemap_eqne$7042[1].clk[0] (.latch)                                 0.042     0.042
$auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch) [clock-to-output]                 0.124     0.166
$auto$rtlil.cc:2598:NotGate$12924.in[0] (.names)                                              0.120     0.286
$auto$rtlil.cc:2598:NotGate$12924.out[0] (.names)                                             0.235     0.521
$auto$simplemap.cc:246:simplemap_eqne$7056.in[1] (.names)                                     0.100     0.621
$auto$simplemap.cc:246:simplemap_eqne$7056.out[0] (.names)                                    0.235     0.856
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].in[0] (.names)                              0.100     0.956
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].out[0] (.names)                             0.235     1.191
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].in[1] (.names)                        0.335     1.526
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].out[0] (.names)                       0.235     1.761
$auto$simplemap.cc:117:simplemap_reduce$11435.in[0] (.names)                                  0.100     1.861
$auto$simplemap.cc:117:simplemap_reduce$11435.out[0] (.names)                                 0.235     2.096
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].in[0] (.names)                            0.100     2.196
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].out[0] (.names)                           0.235     2.431
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].in[1] (.names)                              0.100     2.531
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].out[0] (.names)                             0.235     2.766
$not~461^Y~0.in[0] (.names)                                                                   0.100     2.866
$not~461^Y~0.out[0] (.names)                                                                  0.235     3.101
$mux~675^Y~0.in[1] (.names)                                                                   0.100     3.201
$mux~675^Y~0.out[0] (.names)                                                                  0.235     3.436
$add~1^ADD~14-1[0].b[0] (adder)                                                               0.671     4.107
$add~1^ADD~14-1[0].sumout[0] (adder)                                                          0.300     4.407
$add~0^ADD~13-1[0].a[0] (adder)                                                               0.525     4.932
$add~0^ADD~13-1[0].cout[0] (adder)                                                            0.300     5.232
$add~0^ADD~13-2[0].cin[0] (adder)                                                             0.000     5.232
$add~0^ADD~13-2[0].sumout[0] (adder)                                                          0.300     5.532
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].in[0] (.names)                              0.472     6.004
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].out[0] (.names)                             0.235     6.239
$reduce_bool~449^Y~0.in[1] (.names)                                                           0.329     6.568
$reduce_bool~449^Y~0.out[0] (.names)                                                          0.235     6.803
$logic_and~328^Y~0.in[1] (.names)                                                             0.100     6.903
$logic_and~328^Y~0.out[0] (.names)                                                            0.235     7.138
$logic_or~414^Y~0.in[0] (.names)                                                              0.100     7.238
$logic_or~414^Y~0.out[0] (.names)                                                             0.235     7.473
$logic_not~383^Y~0.in[0] (.names)                                                             0.100     7.573
$logic_not~383^Y~0.out[0] (.names)                                                            0.235     7.808
$logic_and~315^Y~0.in[1] (.names)                                                             0.470     8.279
$logic_and~315^Y~0.out[0] (.names)                                                            0.235     8.514
$mux~521^Y~0.in[0] (.names)                                                                   0.100     8.614
$mux~521^Y~0.out[0] (.names)                                                                  0.235     8.849
$mux~522^Y~0.in[0] (.names)                                                                   0.100     8.949
$mux~522^Y~0.out[0] (.names)                                                                  0.235     9.184
$mux~523^Y~0.in[1] (.names)                                                                   0.100     9.284
$mux~523^Y~0.out[0] (.names)                                                                  0.235     9.519
$or~519^Y~0.in[0] (.names)                                                                    0.332     9.851
$or~519^Y~0.out[0] (.names)                                                                   0.235    10.086
$mux~520^Y~0.in[1] (.names)                                                                   0.100    10.186
$mux~520^Y~0.out[0] (.names)                                                                  0.235    10.421
$logic_or~421^Y~0.in[0] (.names)                                                              0.100    10.521
$logic_or~421^Y~0.out[0] (.names)                                                             0.235    10.756
$logic_or~419^Y~0.in[0] (.names)                                                              0.612    11.368
$logic_or~419^Y~0.out[0] (.names)                                                             0.235    11.603
$logic_or~420^Y~0.in[1] (.names)                                                              0.100    11.703
$logic_or~420^Y~0.out[0] (.names)                                                             0.235    11.938
$logic_not~388^Y~0.in[0] (.names)                                                             0.100    12.038
$logic_not~388^Y~0.out[0] (.names)                                                            0.235    12.273
$logic_and~359^Y~0.in[1] (.names)                                                             0.100    12.373
$logic_and~359^Y~0.out[0] (.names)                                                            0.235    12.608
$logic_and~360^Y~0.in[0] (.names)                                                             0.100    12.708
$logic_and~360^Y~0.out[0] (.names)                                                            0.235    12.943
$logic_and~318^Y~0.in[1] (.names)                                                             0.100    13.043
$logic_and~318^Y~0.out[0] (.names)                                                            0.235    13.278
$or~533^Y~0.in[1] (.names)                                                                    0.100    13.378
$or~533^Y~0.out[0] (.names)                                                                   0.235    13.613
$logic_or~423^Y~0.in[1] (.names)                                                              0.100    13.713
$logic_or~423^Y~0.out[0] (.names)                                                             0.235    13.948
$logic_or~424^Y~0.in[0] (.names)                                                              0.618    14.566
$logic_or~424^Y~0.out[0] (.names)                                                             0.235    14.801
$logic_and~369^Y~0.in[1] (.names)                                                             0.100    14.901
$logic_and~369^Y~0.out[0] (.names)                                                            0.235    15.136
$reduce_bool~131^Y~0.in[1] (.names)                                                           0.100    15.236
$reduce_bool~131^Y~0.out[0] (.names)                                                          0.235    15.471
$auto$rtlil.cc:2607:MuxGate$14540.in[2] (.names)                                              0.471    15.943
$auto$rtlil.cc:2607:MuxGate$14540.out[0] (.names)                                             0.235    16.178
$dffe~116^Q~25.D[0] (.latch)                                                                  0.000    16.178
data arrival time                                                                                      16.178

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$dffe~116^Q~25.clk[0] (.latch)                                                                0.042     0.042
clock uncertainty                                                                             0.000     0.042
cell setup time                                                                              -0.066    -0.024
data required time                                                                                     -0.024
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -0.024
data arrival time                                                                                     -16.178
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -16.201


#Path 7
Startpoint: $auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch clocked by clk)
Endpoint  : $dffe~116^Q~15.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$simplemap.cc:240:simplemap_eqne$7042[1].clk[0] (.latch)                                 0.042     0.042
$auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch) [clock-to-output]                 0.124     0.166
$auto$rtlil.cc:2598:NotGate$12924.in[0] (.names)                                              0.120     0.286
$auto$rtlil.cc:2598:NotGate$12924.out[0] (.names)                                             0.235     0.521
$auto$simplemap.cc:246:simplemap_eqne$7056.in[1] (.names)                                     0.100     0.621
$auto$simplemap.cc:246:simplemap_eqne$7056.out[0] (.names)                                    0.235     0.856
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].in[0] (.names)                              0.100     0.956
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].out[0] (.names)                             0.235     1.191
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].in[1] (.names)                        0.335     1.526
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].out[0] (.names)                       0.235     1.761
$auto$simplemap.cc:117:simplemap_reduce$11435.in[0] (.names)                                  0.100     1.861
$auto$simplemap.cc:117:simplemap_reduce$11435.out[0] (.names)                                 0.235     2.096
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].in[0] (.names)                            0.100     2.196
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].out[0] (.names)                           0.235     2.431
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].in[1] (.names)                              0.100     2.531
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].out[0] (.names)                             0.235     2.766
$not~461^Y~0.in[0] (.names)                                                                   0.100     2.866
$not~461^Y~0.out[0] (.names)                                                                  0.235     3.101
$mux~675^Y~0.in[1] (.names)                                                                   0.100     3.201
$mux~675^Y~0.out[0] (.names)                                                                  0.235     3.436
$add~1^ADD~14-1[0].b[0] (adder)                                                               0.671     4.107
$add~1^ADD~14-1[0].sumout[0] (adder)                                                          0.300     4.407
$add~0^ADD~13-1[0].a[0] (adder)                                                               0.525     4.932
$add~0^ADD~13-1[0].cout[0] (adder)                                                            0.300     5.232
$add~0^ADD~13-2[0].cin[0] (adder)                                                             0.000     5.232
$add~0^ADD~13-2[0].sumout[0] (adder)                                                          0.300     5.532
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].in[0] (.names)                              0.472     6.004
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].out[0] (.names)                             0.235     6.239
$reduce_bool~449^Y~0.in[1] (.names)                                                           0.329     6.568
$reduce_bool~449^Y~0.out[0] (.names)                                                          0.235     6.803
$logic_and~328^Y~0.in[1] (.names)                                                             0.100     6.903
$logic_and~328^Y~0.out[0] (.names)                                                            0.235     7.138
$logic_or~414^Y~0.in[0] (.names)                                                              0.100     7.238
$logic_or~414^Y~0.out[0] (.names)                                                             0.235     7.473
$logic_not~383^Y~0.in[0] (.names)                                                             0.100     7.573
$logic_not~383^Y~0.out[0] (.names)                                                            0.235     7.808
$logic_and~315^Y~0.in[1] (.names)                                                             0.470     8.279
$logic_and~315^Y~0.out[0] (.names)                                                            0.235     8.514
$mux~521^Y~0.in[0] (.names)                                                                   0.100     8.614
$mux~521^Y~0.out[0] (.names)                                                                  0.235     8.849
$mux~522^Y~0.in[0] (.names)                                                                   0.100     8.949
$mux~522^Y~0.out[0] (.names)                                                                  0.235     9.184
$mux~523^Y~0.in[1] (.names)                                                                   0.100     9.284
$mux~523^Y~0.out[0] (.names)                                                                  0.235     9.519
$or~519^Y~0.in[0] (.names)                                                                    0.332     9.851
$or~519^Y~0.out[0] (.names)                                                                   0.235    10.086
$mux~520^Y~0.in[1] (.names)                                                                   0.100    10.186
$mux~520^Y~0.out[0] (.names)                                                                  0.235    10.421
$logic_or~421^Y~0.in[0] (.names)                                                              0.100    10.521
$logic_or~421^Y~0.out[0] (.names)                                                             0.235    10.756
$logic_or~419^Y~0.in[0] (.names)                                                              0.612    11.368
$logic_or~419^Y~0.out[0] (.names)                                                             0.235    11.603
$logic_or~420^Y~0.in[1] (.names)                                                              0.100    11.703
$logic_or~420^Y~0.out[0] (.names)                                                             0.235    11.938
$logic_not~388^Y~0.in[0] (.names)                                                             0.100    12.038
$logic_not~388^Y~0.out[0] (.names)                                                            0.235    12.273
$logic_and~359^Y~0.in[1] (.names)                                                             0.100    12.373
$logic_and~359^Y~0.out[0] (.names)                                                            0.235    12.608
$logic_and~360^Y~0.in[0] (.names)                                                             0.100    12.708
$logic_and~360^Y~0.out[0] (.names)                                                            0.235    12.943
$logic_and~318^Y~0.in[1] (.names)                                                             0.100    13.043
$logic_and~318^Y~0.out[0] (.names)                                                            0.235    13.278
$or~533^Y~0.in[1] (.names)                                                                    0.100    13.378
$or~533^Y~0.out[0] (.names)                                                                   0.235    13.613
$logic_or~423^Y~0.in[1] (.names)                                                              0.100    13.713
$logic_or~423^Y~0.out[0] (.names)                                                             0.235    13.948
$logic_or~424^Y~0.in[0] (.names)                                                              0.618    14.566
$logic_or~424^Y~0.out[0] (.names)                                                             0.235    14.801
$logic_and~369^Y~0.in[1] (.names)                                                             0.100    14.901
$logic_and~369^Y~0.out[0] (.names)                                                            0.235    15.136
$reduce_bool~131^Y~0.in[1] (.names)                                                           0.100    15.236
$reduce_bool~131^Y~0.out[0] (.names)                                                          0.235    15.471
$auto$rtlil.cc:2607:MuxGate$14520.in[2] (.names)                                              0.471    15.943
$auto$rtlil.cc:2607:MuxGate$14520.out[0] (.names)                                             0.235    16.178
$dffe~116^Q~15.D[0] (.latch)                                                                  0.000    16.178
data arrival time                                                                                      16.178

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$dffe~116^Q~15.clk[0] (.latch)                                                                0.042     0.042
clock uncertainty                                                                             0.000     0.042
cell setup time                                                                              -0.066    -0.024
data required time                                                                                     -0.024
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -0.024
data arrival time                                                                                     -16.178
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -16.201


#Path 8
Startpoint: $auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch clocked by clk)
Endpoint  : $dffe~116^Q~2.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$simplemap.cc:240:simplemap_eqne$7042[1].clk[0] (.latch)                                 0.042     0.042
$auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch) [clock-to-output]                 0.124     0.166
$auto$rtlil.cc:2598:NotGate$12924.in[0] (.names)                                              0.120     0.286
$auto$rtlil.cc:2598:NotGate$12924.out[0] (.names)                                             0.235     0.521
$auto$simplemap.cc:246:simplemap_eqne$7056.in[1] (.names)                                     0.100     0.621
$auto$simplemap.cc:246:simplemap_eqne$7056.out[0] (.names)                                    0.235     0.856
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].in[0] (.names)                              0.100     0.956
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].out[0] (.names)                             0.235     1.191
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].in[1] (.names)                        0.335     1.526
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].out[0] (.names)                       0.235     1.761
$auto$simplemap.cc:117:simplemap_reduce$11435.in[0] (.names)                                  0.100     1.861
$auto$simplemap.cc:117:simplemap_reduce$11435.out[0] (.names)                                 0.235     2.096
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].in[0] (.names)                            0.100     2.196
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].out[0] (.names)                           0.235     2.431
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].in[1] (.names)                              0.100     2.531
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].out[0] (.names)                             0.235     2.766
$not~461^Y~0.in[0] (.names)                                                                   0.100     2.866
$not~461^Y~0.out[0] (.names)                                                                  0.235     3.101
$mux~675^Y~0.in[1] (.names)                                                                   0.100     3.201
$mux~675^Y~0.out[0] (.names)                                                                  0.235     3.436
$add~1^ADD~14-1[0].b[0] (adder)                                                               0.671     4.107
$add~1^ADD~14-1[0].sumout[0] (adder)                                                          0.300     4.407
$add~0^ADD~13-1[0].a[0] (adder)                                                               0.525     4.932
$add~0^ADD~13-1[0].cout[0] (adder)                                                            0.300     5.232
$add~0^ADD~13-2[0].cin[0] (adder)                                                             0.000     5.232
$add~0^ADD~13-2[0].sumout[0] (adder)                                                          0.300     5.532
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].in[0] (.names)                              0.472     6.004
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].out[0] (.names)                             0.235     6.239
$reduce_bool~449^Y~0.in[1] (.names)                                                           0.329     6.568
$reduce_bool~449^Y~0.out[0] (.names)                                                          0.235     6.803
$logic_and~328^Y~0.in[1] (.names)                                                             0.100     6.903
$logic_and~328^Y~0.out[0] (.names)                                                            0.235     7.138
$logic_or~414^Y~0.in[0] (.names)                                                              0.100     7.238
$logic_or~414^Y~0.out[0] (.names)                                                             0.235     7.473
$logic_not~383^Y~0.in[0] (.names)                                                             0.100     7.573
$logic_not~383^Y~0.out[0] (.names)                                                            0.235     7.808
$logic_and~315^Y~0.in[1] (.names)                                                             0.470     8.279
$logic_and~315^Y~0.out[0] (.names)                                                            0.235     8.514
$mux~521^Y~0.in[0] (.names)                                                                   0.100     8.614
$mux~521^Y~0.out[0] (.names)                                                                  0.235     8.849
$mux~522^Y~0.in[0] (.names)                                                                   0.100     8.949
$mux~522^Y~0.out[0] (.names)                                                                  0.235     9.184
$mux~523^Y~0.in[1] (.names)                                                                   0.100     9.284
$mux~523^Y~0.out[0] (.names)                                                                  0.235     9.519
$or~519^Y~0.in[0] (.names)                                                                    0.332     9.851
$or~519^Y~0.out[0] (.names)                                                                   0.235    10.086
$mux~520^Y~0.in[1] (.names)                                                                   0.100    10.186
$mux~520^Y~0.out[0] (.names)                                                                  0.235    10.421
$logic_or~421^Y~0.in[0] (.names)                                                              0.100    10.521
$logic_or~421^Y~0.out[0] (.names)                                                             0.235    10.756
$logic_or~419^Y~0.in[0] (.names)                                                              0.612    11.368
$logic_or~419^Y~0.out[0] (.names)                                                             0.235    11.603
$logic_or~420^Y~0.in[1] (.names)                                                              0.100    11.703
$logic_or~420^Y~0.out[0] (.names)                                                             0.235    11.938
$logic_not~388^Y~0.in[0] (.names)                                                             0.100    12.038
$logic_not~388^Y~0.out[0] (.names)                                                            0.235    12.273
$logic_and~359^Y~0.in[1] (.names)                                                             0.100    12.373
$logic_and~359^Y~0.out[0] (.names)                                                            0.235    12.608
$logic_and~360^Y~0.in[0] (.names)                                                             0.100    12.708
$logic_and~360^Y~0.out[0] (.names)                                                            0.235    12.943
$logic_and~318^Y~0.in[1] (.names)                                                             0.100    13.043
$logic_and~318^Y~0.out[0] (.names)                                                            0.235    13.278
$or~533^Y~0.in[1] (.names)                                                                    0.100    13.378
$or~533^Y~0.out[0] (.names)                                                                   0.235    13.613
$logic_or~423^Y~0.in[1] (.names)                                                              0.100    13.713
$logic_or~423^Y~0.out[0] (.names)                                                             0.235    13.948
$logic_or~424^Y~0.in[0] (.names)                                                              0.618    14.566
$logic_or~424^Y~0.out[0] (.names)                                                             0.235    14.801
$logic_and~369^Y~0.in[1] (.names)                                                             0.100    14.901
$logic_and~369^Y~0.out[0] (.names)                                                            0.235    15.136
$reduce_bool~131^Y~0.in[1] (.names)                                                           0.100    15.236
$reduce_bool~131^Y~0.out[0] (.names)                                                          0.235    15.471
$auto$rtlil.cc:2607:MuxGate$14494.in[2] (.names)                                              0.468    15.939
$auto$rtlil.cc:2607:MuxGate$14494.out[0] (.names)                                             0.235    16.174
$dffe~116^Q~2.D[0] (.latch)                                                                   0.000    16.174
data arrival time                                                                                      16.174

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$dffe~116^Q~2.clk[0] (.latch)                                                                 0.042     0.042
clock uncertainty                                                                             0.000     0.042
cell setup time                                                                              -0.066    -0.024
data required time                                                                                     -0.024
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -0.024
data arrival time                                                                                     -16.174
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -16.198


#Path 9
Startpoint: $auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch clocked by clk)
Endpoint  : $dffe~116^Q~13.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$simplemap.cc:240:simplemap_eqne$7042[1].clk[0] (.latch)                                 0.042     0.042
$auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch) [clock-to-output]                 0.124     0.166
$auto$rtlil.cc:2598:NotGate$12924.in[0] (.names)                                              0.120     0.286
$auto$rtlil.cc:2598:NotGate$12924.out[0] (.names)                                             0.235     0.521
$auto$simplemap.cc:246:simplemap_eqne$7056.in[1] (.names)                                     0.100     0.621
$auto$simplemap.cc:246:simplemap_eqne$7056.out[0] (.names)                                    0.235     0.856
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].in[0] (.names)                              0.100     0.956
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].out[0] (.names)                             0.235     1.191
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].in[1] (.names)                        0.335     1.526
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].out[0] (.names)                       0.235     1.761
$auto$simplemap.cc:117:simplemap_reduce$11435.in[0] (.names)                                  0.100     1.861
$auto$simplemap.cc:117:simplemap_reduce$11435.out[0] (.names)                                 0.235     2.096
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].in[0] (.names)                            0.100     2.196
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].out[0] (.names)                           0.235     2.431
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].in[1] (.names)                              0.100     2.531
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].out[0] (.names)                             0.235     2.766
$not~461^Y~0.in[0] (.names)                                                                   0.100     2.866
$not~461^Y~0.out[0] (.names)                                                                  0.235     3.101
$mux~675^Y~0.in[1] (.names)                                                                   0.100     3.201
$mux~675^Y~0.out[0] (.names)                                                                  0.235     3.436
$add~1^ADD~14-1[0].b[0] (adder)                                                               0.671     4.107
$add~1^ADD~14-1[0].sumout[0] (adder)                                                          0.300     4.407
$add~0^ADD~13-1[0].a[0] (adder)                                                               0.525     4.932
$add~0^ADD~13-1[0].cout[0] (adder)                                                            0.300     5.232
$add~0^ADD~13-2[0].cin[0] (adder)                                                             0.000     5.232
$add~0^ADD~13-2[0].sumout[0] (adder)                                                          0.300     5.532
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].in[0] (.names)                              0.472     6.004
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].out[0] (.names)                             0.235     6.239
$reduce_bool~449^Y~0.in[1] (.names)                                                           0.329     6.568
$reduce_bool~449^Y~0.out[0] (.names)                                                          0.235     6.803
$logic_and~328^Y~0.in[1] (.names)                                                             0.100     6.903
$logic_and~328^Y~0.out[0] (.names)                                                            0.235     7.138
$logic_or~414^Y~0.in[0] (.names)                                                              0.100     7.238
$logic_or~414^Y~0.out[0] (.names)                                                             0.235     7.473
$logic_not~383^Y~0.in[0] (.names)                                                             0.100     7.573
$logic_not~383^Y~0.out[0] (.names)                                                            0.235     7.808
$logic_and~315^Y~0.in[1] (.names)                                                             0.470     8.279
$logic_and~315^Y~0.out[0] (.names)                                                            0.235     8.514
$mux~521^Y~0.in[0] (.names)                                                                   0.100     8.614
$mux~521^Y~0.out[0] (.names)                                                                  0.235     8.849
$mux~522^Y~0.in[0] (.names)                                                                   0.100     8.949
$mux~522^Y~0.out[0] (.names)                                                                  0.235     9.184
$mux~523^Y~0.in[1] (.names)                                                                   0.100     9.284
$mux~523^Y~0.out[0] (.names)                                                                  0.235     9.519
$or~519^Y~0.in[0] (.names)                                                                    0.332     9.851
$or~519^Y~0.out[0] (.names)                                                                   0.235    10.086
$mux~520^Y~0.in[1] (.names)                                                                   0.100    10.186
$mux~520^Y~0.out[0] (.names)                                                                  0.235    10.421
$logic_or~421^Y~0.in[0] (.names)                                                              0.100    10.521
$logic_or~421^Y~0.out[0] (.names)                                                             0.235    10.756
$logic_or~419^Y~0.in[0] (.names)                                                              0.612    11.368
$logic_or~419^Y~0.out[0] (.names)                                                             0.235    11.603
$logic_or~420^Y~0.in[1] (.names)                                                              0.100    11.703
$logic_or~420^Y~0.out[0] (.names)                                                             0.235    11.938
$logic_not~388^Y~0.in[0] (.names)                                                             0.100    12.038
$logic_not~388^Y~0.out[0] (.names)                                                            0.235    12.273
$logic_and~359^Y~0.in[1] (.names)                                                             0.100    12.373
$logic_and~359^Y~0.out[0] (.names)                                                            0.235    12.608
$logic_and~360^Y~0.in[0] (.names)                                                             0.100    12.708
$logic_and~360^Y~0.out[0] (.names)                                                            0.235    12.943
$logic_and~318^Y~0.in[1] (.names)                                                             0.100    13.043
$logic_and~318^Y~0.out[0] (.names)                                                            0.235    13.278
$or~533^Y~0.in[1] (.names)                                                                    0.100    13.378
$or~533^Y~0.out[0] (.names)                                                                   0.235    13.613
$logic_or~423^Y~0.in[1] (.names)                                                              0.100    13.713
$logic_or~423^Y~0.out[0] (.names)                                                             0.235    13.948
$logic_or~424^Y~0.in[0] (.names)                                                              0.618    14.566
$logic_or~424^Y~0.out[0] (.names)                                                             0.235    14.801
$logic_and~369^Y~0.in[1] (.names)                                                             0.100    14.901
$logic_and~369^Y~0.out[0] (.names)                                                            0.235    15.136
$reduce_bool~131^Y~0.in[1] (.names)                                                           0.100    15.236
$reduce_bool~131^Y~0.out[0] (.names)                                                          0.235    15.471
$auto$rtlil.cc:2607:MuxGate$14516.in[2] (.names)                                              0.467    15.938
$auto$rtlil.cc:2607:MuxGate$14516.out[0] (.names)                                             0.235    16.173
$dffe~116^Q~13.D[0] (.latch)                                                                  0.000    16.173
data arrival time                                                                                      16.173

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$dffe~116^Q~13.clk[0] (.latch)                                                                0.042     0.042
clock uncertainty                                                                             0.000     0.042
cell setup time                                                                              -0.066    -0.024
data required time                                                                                     -0.024
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -0.024
data arrival time                                                                                     -16.173
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -16.197


#Path 10
Startpoint: $auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch clocked by clk)
Endpoint  : $dffe~116^Q~14.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$simplemap.cc:240:simplemap_eqne$7042[1].clk[0] (.latch)                                 0.042     0.042
$auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch) [clock-to-output]                 0.124     0.166
$auto$rtlil.cc:2598:NotGate$12924.in[0] (.names)                                              0.120     0.286
$auto$rtlil.cc:2598:NotGate$12924.out[0] (.names)                                             0.235     0.521
$auto$simplemap.cc:246:simplemap_eqne$7056.in[1] (.names)                                     0.100     0.621
$auto$simplemap.cc:246:simplemap_eqne$7056.out[0] (.names)                                    0.235     0.856
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].in[0] (.names)                              0.100     0.956
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].out[0] (.names)                             0.235     1.191
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].in[1] (.names)                        0.335     1.526
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].out[0] (.names)                       0.235     1.761
$auto$simplemap.cc:117:simplemap_reduce$11435.in[0] (.names)                                  0.100     1.861
$auto$simplemap.cc:117:simplemap_reduce$11435.out[0] (.names)                                 0.235     2.096
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].in[0] (.names)                            0.100     2.196
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].out[0] (.names)                           0.235     2.431
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].in[1] (.names)                              0.100     2.531
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].out[0] (.names)                             0.235     2.766
$not~461^Y~0.in[0] (.names)                                                                   0.100     2.866
$not~461^Y~0.out[0] (.names)                                                                  0.235     3.101
$mux~675^Y~0.in[1] (.names)                                                                   0.100     3.201
$mux~675^Y~0.out[0] (.names)                                                                  0.235     3.436
$add~1^ADD~14-1[0].b[0] (adder)                                                               0.671     4.107
$add~1^ADD~14-1[0].sumout[0] (adder)                                                          0.300     4.407
$add~0^ADD~13-1[0].a[0] (adder)                                                               0.525     4.932
$add~0^ADD~13-1[0].cout[0] (adder)                                                            0.300     5.232
$add~0^ADD~13-2[0].cin[0] (adder)                                                             0.000     5.232
$add~0^ADD~13-2[0].sumout[0] (adder)                                                          0.300     5.532
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].in[0] (.names)                              0.472     6.004
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].out[0] (.names)                             0.235     6.239
$reduce_bool~449^Y~0.in[1] (.names)                                                           0.329     6.568
$reduce_bool~449^Y~0.out[0] (.names)                                                          0.235     6.803
$logic_and~328^Y~0.in[1] (.names)                                                             0.100     6.903
$logic_and~328^Y~0.out[0] (.names)                                                            0.235     7.138
$logic_or~414^Y~0.in[0] (.names)                                                              0.100     7.238
$logic_or~414^Y~0.out[0] (.names)                                                             0.235     7.473
$logic_not~383^Y~0.in[0] (.names)                                                             0.100     7.573
$logic_not~383^Y~0.out[0] (.names)                                                            0.235     7.808
$logic_and~315^Y~0.in[1] (.names)                                                             0.470     8.279
$logic_and~315^Y~0.out[0] (.names)                                                            0.235     8.514
$mux~521^Y~0.in[0] (.names)                                                                   0.100     8.614
$mux~521^Y~0.out[0] (.names)                                                                  0.235     8.849
$mux~522^Y~0.in[0] (.names)                                                                   0.100     8.949
$mux~522^Y~0.out[0] (.names)                                                                  0.235     9.184
$mux~523^Y~0.in[1] (.names)                                                                   0.100     9.284
$mux~523^Y~0.out[0] (.names)                                                                  0.235     9.519
$or~519^Y~0.in[0] (.names)                                                                    0.332     9.851
$or~519^Y~0.out[0] (.names)                                                                   0.235    10.086
$mux~520^Y~0.in[1] (.names)                                                                   0.100    10.186
$mux~520^Y~0.out[0] (.names)                                                                  0.235    10.421
$logic_or~421^Y~0.in[0] (.names)                                                              0.100    10.521
$logic_or~421^Y~0.out[0] (.names)                                                             0.235    10.756
$logic_or~419^Y~0.in[0] (.names)                                                              0.612    11.368
$logic_or~419^Y~0.out[0] (.names)                                                             0.235    11.603
$logic_or~420^Y~0.in[1] (.names)                                                              0.100    11.703
$logic_or~420^Y~0.out[0] (.names)                                                             0.235    11.938
$logic_not~388^Y~0.in[0] (.names)                                                             0.100    12.038
$logic_not~388^Y~0.out[0] (.names)                                                            0.235    12.273
$logic_and~359^Y~0.in[1] (.names)                                                             0.100    12.373
$logic_and~359^Y~0.out[0] (.names)                                                            0.235    12.608
$logic_and~360^Y~0.in[0] (.names)                                                             0.100    12.708
$logic_and~360^Y~0.out[0] (.names)                                                            0.235    12.943
$logic_and~318^Y~0.in[1] (.names)                                                             0.100    13.043
$logic_and~318^Y~0.out[0] (.names)                                                            0.235    13.278
$or~533^Y~0.in[1] (.names)                                                                    0.100    13.378
$or~533^Y~0.out[0] (.names)                                                                   0.235    13.613
$logic_or~423^Y~0.in[1] (.names)                                                              0.100    13.713
$logic_or~423^Y~0.out[0] (.names)                                                             0.235    13.948
$logic_or~424^Y~0.in[0] (.names)                                                              0.618    14.566
$logic_or~424^Y~0.out[0] (.names)                                                             0.235    14.801
$logic_and~369^Y~0.in[1] (.names)                                                             0.100    14.901
$logic_and~369^Y~0.out[0] (.names)                                                            0.235    15.136
$reduce_bool~131^Y~0.in[1] (.names)                                                           0.100    15.236
$reduce_bool~131^Y~0.out[0] (.names)                                                          0.235    15.471
$auto$rtlil.cc:2607:MuxGate$14518.in[2] (.names)                                              0.454    15.925
$auto$rtlil.cc:2607:MuxGate$14518.out[0] (.names)                                             0.235    16.160
$dffe~116^Q~14.D[0] (.latch)                                                                  0.000    16.160
data arrival time                                                                                      16.160

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$dffe~116^Q~14.clk[0] (.latch)                                                                0.042     0.042
clock uncertainty                                                                             0.000     0.042
cell setup time                                                                              -0.066    -0.024
data required time                                                                                     -0.024
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -0.024
data arrival time                                                                                     -16.160
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -16.184


#Path 11
Startpoint: $auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch clocked by clk)
Endpoint  : $dffe~116^Q~16.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$simplemap.cc:240:simplemap_eqne$7042[1].clk[0] (.latch)                                 0.042     0.042
$auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch) [clock-to-output]                 0.124     0.166
$auto$rtlil.cc:2598:NotGate$12924.in[0] (.names)                                              0.120     0.286
$auto$rtlil.cc:2598:NotGate$12924.out[0] (.names)                                             0.235     0.521
$auto$simplemap.cc:246:simplemap_eqne$7056.in[1] (.names)                                     0.100     0.621
$auto$simplemap.cc:246:simplemap_eqne$7056.out[0] (.names)                                    0.235     0.856
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].in[0] (.names)                              0.100     0.956
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].out[0] (.names)                             0.235     1.191
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].in[1] (.names)                        0.335     1.526
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].out[0] (.names)                       0.235     1.761
$auto$simplemap.cc:117:simplemap_reduce$11435.in[0] (.names)                                  0.100     1.861
$auto$simplemap.cc:117:simplemap_reduce$11435.out[0] (.names)                                 0.235     2.096
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].in[0] (.names)                            0.100     2.196
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].out[0] (.names)                           0.235     2.431
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].in[1] (.names)                              0.100     2.531
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].out[0] (.names)                             0.235     2.766
$not~461^Y~0.in[0] (.names)                                                                   0.100     2.866
$not~461^Y~0.out[0] (.names)                                                                  0.235     3.101
$mux~675^Y~0.in[1] (.names)                                                                   0.100     3.201
$mux~675^Y~0.out[0] (.names)                                                                  0.235     3.436
$add~1^ADD~14-1[0].b[0] (adder)                                                               0.671     4.107
$add~1^ADD~14-1[0].sumout[0] (adder)                                                          0.300     4.407
$add~0^ADD~13-1[0].a[0] (adder)                                                               0.525     4.932
$add~0^ADD~13-1[0].cout[0] (adder)                                                            0.300     5.232
$add~0^ADD~13-2[0].cin[0] (adder)                                                             0.000     5.232
$add~0^ADD~13-2[0].sumout[0] (adder)                                                          0.300     5.532
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].in[0] (.names)                              0.472     6.004
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].out[0] (.names)                             0.235     6.239
$reduce_bool~449^Y~0.in[1] (.names)                                                           0.329     6.568
$reduce_bool~449^Y~0.out[0] (.names)                                                          0.235     6.803
$logic_and~328^Y~0.in[1] (.names)                                                             0.100     6.903
$logic_and~328^Y~0.out[0] (.names)                                                            0.235     7.138
$logic_or~414^Y~0.in[0] (.names)                                                              0.100     7.238
$logic_or~414^Y~0.out[0] (.names)                                                             0.235     7.473
$logic_not~383^Y~0.in[0] (.names)                                                             0.100     7.573
$logic_not~383^Y~0.out[0] (.names)                                                            0.235     7.808
$logic_and~315^Y~0.in[1] (.names)                                                             0.470     8.279
$logic_and~315^Y~0.out[0] (.names)                                                            0.235     8.514
$mux~521^Y~0.in[0] (.names)                                                                   0.100     8.614
$mux~521^Y~0.out[0] (.names)                                                                  0.235     8.849
$mux~522^Y~0.in[0] (.names)                                                                   0.100     8.949
$mux~522^Y~0.out[0] (.names)                                                                  0.235     9.184
$mux~523^Y~0.in[1] (.names)                                                                   0.100     9.284
$mux~523^Y~0.out[0] (.names)                                                                  0.235     9.519
$or~519^Y~0.in[0] (.names)                                                                    0.332     9.851
$or~519^Y~0.out[0] (.names)                                                                   0.235    10.086
$mux~520^Y~0.in[1] (.names)                                                                   0.100    10.186
$mux~520^Y~0.out[0] (.names)                                                                  0.235    10.421
$logic_or~421^Y~0.in[0] (.names)                                                              0.100    10.521
$logic_or~421^Y~0.out[0] (.names)                                                             0.235    10.756
$logic_or~419^Y~0.in[0] (.names)                                                              0.612    11.368
$logic_or~419^Y~0.out[0] (.names)                                                             0.235    11.603
$logic_or~420^Y~0.in[1] (.names)                                                              0.100    11.703
$logic_or~420^Y~0.out[0] (.names)                                                             0.235    11.938
$logic_not~388^Y~0.in[0] (.names)                                                             0.100    12.038
$logic_not~388^Y~0.out[0] (.names)                                                            0.235    12.273
$logic_and~359^Y~0.in[1] (.names)                                                             0.100    12.373
$logic_and~359^Y~0.out[0] (.names)                                                            0.235    12.608
$logic_and~360^Y~0.in[0] (.names)                                                             0.100    12.708
$logic_and~360^Y~0.out[0] (.names)                                                            0.235    12.943
$logic_and~318^Y~0.in[1] (.names)                                                             0.100    13.043
$logic_and~318^Y~0.out[0] (.names)                                                            0.235    13.278
$or~533^Y~0.in[1] (.names)                                                                    0.100    13.378
$or~533^Y~0.out[0] (.names)                                                                   0.235    13.613
$logic_or~423^Y~0.in[1] (.names)                                                              0.100    13.713
$logic_or~423^Y~0.out[0] (.names)                                                             0.235    13.948
$logic_or~424^Y~0.in[0] (.names)                                                              0.618    14.566
$logic_or~424^Y~0.out[0] (.names)                                                             0.235    14.801
$logic_and~369^Y~0.in[1] (.names)                                                             0.100    14.901
$logic_and~369^Y~0.out[0] (.names)                                                            0.235    15.136
$reduce_bool~131^Y~0.in[1] (.names)                                                           0.100    15.236
$reduce_bool~131^Y~0.out[0] (.names)                                                          0.235    15.471
$auto$rtlil.cc:2607:MuxGate$14522.in[2] (.names)                                              0.454    15.925
$auto$rtlil.cc:2607:MuxGate$14522.out[0] (.names)                                             0.235    16.160
$dffe~116^Q~16.D[0] (.latch)                                                                  0.000    16.160
data arrival time                                                                                      16.160

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$dffe~116^Q~16.clk[0] (.latch)                                                                0.042     0.042
clock uncertainty                                                                             0.000     0.042
cell setup time                                                                              -0.066    -0.024
data required time                                                                                     -0.024
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -0.024
data arrival time                                                                                     -16.160
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -16.184


#Path 12
Startpoint: $auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch clocked by clk)
Endpoint  : $dffe~116^Q~17.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$simplemap.cc:240:simplemap_eqne$7042[1].clk[0] (.latch)                                 0.042     0.042
$auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch) [clock-to-output]                 0.124     0.166
$auto$rtlil.cc:2598:NotGate$12924.in[0] (.names)                                              0.120     0.286
$auto$rtlil.cc:2598:NotGate$12924.out[0] (.names)                                             0.235     0.521
$auto$simplemap.cc:246:simplemap_eqne$7056.in[1] (.names)                                     0.100     0.621
$auto$simplemap.cc:246:simplemap_eqne$7056.out[0] (.names)                                    0.235     0.856
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].in[0] (.names)                              0.100     0.956
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].out[0] (.names)                             0.235     1.191
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].in[1] (.names)                        0.335     1.526
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].out[0] (.names)                       0.235     1.761
$auto$simplemap.cc:117:simplemap_reduce$11435.in[0] (.names)                                  0.100     1.861
$auto$simplemap.cc:117:simplemap_reduce$11435.out[0] (.names)                                 0.235     2.096
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].in[0] (.names)                            0.100     2.196
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].out[0] (.names)                           0.235     2.431
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].in[1] (.names)                              0.100     2.531
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].out[0] (.names)                             0.235     2.766
$not~461^Y~0.in[0] (.names)                                                                   0.100     2.866
$not~461^Y~0.out[0] (.names)                                                                  0.235     3.101
$mux~675^Y~0.in[1] (.names)                                                                   0.100     3.201
$mux~675^Y~0.out[0] (.names)                                                                  0.235     3.436
$add~1^ADD~14-1[0].b[0] (adder)                                                               0.671     4.107
$add~1^ADD~14-1[0].sumout[0] (adder)                                                          0.300     4.407
$add~0^ADD~13-1[0].a[0] (adder)                                                               0.525     4.932
$add~0^ADD~13-1[0].cout[0] (adder)                                                            0.300     5.232
$add~0^ADD~13-2[0].cin[0] (adder)                                                             0.000     5.232
$add~0^ADD~13-2[0].sumout[0] (adder)                                                          0.300     5.532
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].in[0] (.names)                              0.472     6.004
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].out[0] (.names)                             0.235     6.239
$reduce_bool~449^Y~0.in[1] (.names)                                                           0.329     6.568
$reduce_bool~449^Y~0.out[0] (.names)                                                          0.235     6.803
$logic_and~328^Y~0.in[1] (.names)                                                             0.100     6.903
$logic_and~328^Y~0.out[0] (.names)                                                            0.235     7.138
$logic_or~414^Y~0.in[0] (.names)                                                              0.100     7.238
$logic_or~414^Y~0.out[0] (.names)                                                             0.235     7.473
$logic_not~383^Y~0.in[0] (.names)                                                             0.100     7.573
$logic_not~383^Y~0.out[0] (.names)                                                            0.235     7.808
$logic_and~315^Y~0.in[1] (.names)                                                             0.470     8.279
$logic_and~315^Y~0.out[0] (.names)                                                            0.235     8.514
$mux~521^Y~0.in[0] (.names)                                                                   0.100     8.614
$mux~521^Y~0.out[0] (.names)                                                                  0.235     8.849
$mux~522^Y~0.in[0] (.names)                                                                   0.100     8.949
$mux~522^Y~0.out[0] (.names)                                                                  0.235     9.184
$mux~523^Y~0.in[1] (.names)                                                                   0.100     9.284
$mux~523^Y~0.out[0] (.names)                                                                  0.235     9.519
$or~519^Y~0.in[0] (.names)                                                                    0.332     9.851
$or~519^Y~0.out[0] (.names)                                                                   0.235    10.086
$mux~520^Y~0.in[1] (.names)                                                                   0.100    10.186
$mux~520^Y~0.out[0] (.names)                                                                  0.235    10.421
$logic_or~421^Y~0.in[0] (.names)                                                              0.100    10.521
$logic_or~421^Y~0.out[0] (.names)                                                             0.235    10.756
$logic_or~419^Y~0.in[0] (.names)                                                              0.612    11.368
$logic_or~419^Y~0.out[0] (.names)                                                             0.235    11.603
$logic_or~420^Y~0.in[1] (.names)                                                              0.100    11.703
$logic_or~420^Y~0.out[0] (.names)                                                             0.235    11.938
$logic_not~388^Y~0.in[0] (.names)                                                             0.100    12.038
$logic_not~388^Y~0.out[0] (.names)                                                            0.235    12.273
$logic_and~359^Y~0.in[1] (.names)                                                             0.100    12.373
$logic_and~359^Y~0.out[0] (.names)                                                            0.235    12.608
$logic_and~360^Y~0.in[0] (.names)                                                             0.100    12.708
$logic_and~360^Y~0.out[0] (.names)                                                            0.235    12.943
$logic_and~318^Y~0.in[1] (.names)                                                             0.100    13.043
$logic_and~318^Y~0.out[0] (.names)                                                            0.235    13.278
$or~533^Y~0.in[1] (.names)                                                                    0.100    13.378
$or~533^Y~0.out[0] (.names)                                                                   0.235    13.613
$logic_or~423^Y~0.in[1] (.names)                                                              0.100    13.713
$logic_or~423^Y~0.out[0] (.names)                                                             0.235    13.948
$logic_or~424^Y~0.in[0] (.names)                                                              0.618    14.566
$logic_or~424^Y~0.out[0] (.names)                                                             0.235    14.801
$logic_and~369^Y~0.in[1] (.names)                                                             0.100    14.901
$logic_and~369^Y~0.out[0] (.names)                                                            0.235    15.136
$reduce_bool~131^Y~0.in[1] (.names)                                                           0.100    15.236
$reduce_bool~131^Y~0.out[0] (.names)                                                          0.235    15.471
$auto$rtlil.cc:2607:MuxGate$14524.in[2] (.names)                                              0.454    15.925
$auto$rtlil.cc:2607:MuxGate$14524.out[0] (.names)                                             0.235    16.160
$dffe~116^Q~17.D[0] (.latch)                                                                  0.000    16.160
data arrival time                                                                                      16.160

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$dffe~116^Q~17.clk[0] (.latch)                                                                0.042     0.042
clock uncertainty                                                                             0.000     0.042
cell setup time                                                                              -0.066    -0.024
data required time                                                                                     -0.024
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -0.024
data arrival time                                                                                     -16.160
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -16.184


#Path 13
Startpoint: $auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch clocked by clk)
Endpoint  : $dffe~116^Q~10.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$simplemap.cc:240:simplemap_eqne$7042[1].clk[0] (.latch)                                 0.042     0.042
$auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch) [clock-to-output]                 0.124     0.166
$auto$rtlil.cc:2598:NotGate$12924.in[0] (.names)                                              0.120     0.286
$auto$rtlil.cc:2598:NotGate$12924.out[0] (.names)                                             0.235     0.521
$auto$simplemap.cc:246:simplemap_eqne$7056.in[1] (.names)                                     0.100     0.621
$auto$simplemap.cc:246:simplemap_eqne$7056.out[0] (.names)                                    0.235     0.856
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].in[0] (.names)                              0.100     0.956
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].out[0] (.names)                             0.235     1.191
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].in[1] (.names)                        0.335     1.526
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].out[0] (.names)                       0.235     1.761
$auto$simplemap.cc:117:simplemap_reduce$11435.in[0] (.names)                                  0.100     1.861
$auto$simplemap.cc:117:simplemap_reduce$11435.out[0] (.names)                                 0.235     2.096
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].in[0] (.names)                            0.100     2.196
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].out[0] (.names)                           0.235     2.431
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].in[1] (.names)                              0.100     2.531
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].out[0] (.names)                             0.235     2.766
$not~461^Y~0.in[0] (.names)                                                                   0.100     2.866
$not~461^Y~0.out[0] (.names)                                                                  0.235     3.101
$mux~675^Y~0.in[1] (.names)                                                                   0.100     3.201
$mux~675^Y~0.out[0] (.names)                                                                  0.235     3.436
$add~1^ADD~14-1[0].b[0] (adder)                                                               0.671     4.107
$add~1^ADD~14-1[0].sumout[0] (adder)                                                          0.300     4.407
$add~0^ADD~13-1[0].a[0] (adder)                                                               0.525     4.932
$add~0^ADD~13-1[0].cout[0] (adder)                                                            0.300     5.232
$add~0^ADD~13-2[0].cin[0] (adder)                                                             0.000     5.232
$add~0^ADD~13-2[0].sumout[0] (adder)                                                          0.300     5.532
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].in[0] (.names)                              0.472     6.004
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].out[0] (.names)                             0.235     6.239
$reduce_bool~449^Y~0.in[1] (.names)                                                           0.329     6.568
$reduce_bool~449^Y~0.out[0] (.names)                                                          0.235     6.803
$logic_and~328^Y~0.in[1] (.names)                                                             0.100     6.903
$logic_and~328^Y~0.out[0] (.names)                                                            0.235     7.138
$logic_or~414^Y~0.in[0] (.names)                                                              0.100     7.238
$logic_or~414^Y~0.out[0] (.names)                                                             0.235     7.473
$logic_not~383^Y~0.in[0] (.names)                                                             0.100     7.573
$logic_not~383^Y~0.out[0] (.names)                                                            0.235     7.808
$logic_and~315^Y~0.in[1] (.names)                                                             0.470     8.279
$logic_and~315^Y~0.out[0] (.names)                                                            0.235     8.514
$mux~521^Y~0.in[0] (.names)                                                                   0.100     8.614
$mux~521^Y~0.out[0] (.names)                                                                  0.235     8.849
$mux~522^Y~0.in[0] (.names)                                                                   0.100     8.949
$mux~522^Y~0.out[0] (.names)                                                                  0.235     9.184
$mux~523^Y~0.in[1] (.names)                                                                   0.100     9.284
$mux~523^Y~0.out[0] (.names)                                                                  0.235     9.519
$or~519^Y~0.in[0] (.names)                                                                    0.332     9.851
$or~519^Y~0.out[0] (.names)                                                                   0.235    10.086
$mux~520^Y~0.in[1] (.names)                                                                   0.100    10.186
$mux~520^Y~0.out[0] (.names)                                                                  0.235    10.421
$logic_or~421^Y~0.in[0] (.names)                                                              0.100    10.521
$logic_or~421^Y~0.out[0] (.names)                                                             0.235    10.756
$logic_or~419^Y~0.in[0] (.names)                                                              0.612    11.368
$logic_or~419^Y~0.out[0] (.names)                                                             0.235    11.603
$logic_or~420^Y~0.in[1] (.names)                                                              0.100    11.703
$logic_or~420^Y~0.out[0] (.names)                                                             0.235    11.938
$logic_not~388^Y~0.in[0] (.names)                                                             0.100    12.038
$logic_not~388^Y~0.out[0] (.names)                                                            0.235    12.273
$logic_and~359^Y~0.in[1] (.names)                                                             0.100    12.373
$logic_and~359^Y~0.out[0] (.names)                                                            0.235    12.608
$logic_and~360^Y~0.in[0] (.names)                                                             0.100    12.708
$logic_and~360^Y~0.out[0] (.names)                                                            0.235    12.943
$logic_and~318^Y~0.in[1] (.names)                                                             0.100    13.043
$logic_and~318^Y~0.out[0] (.names)                                                            0.235    13.278
$or~533^Y~0.in[1] (.names)                                                                    0.100    13.378
$or~533^Y~0.out[0] (.names)                                                                   0.235    13.613
$logic_or~423^Y~0.in[1] (.names)                                                              0.100    13.713
$logic_or~423^Y~0.out[0] (.names)                                                             0.235    13.948
$logic_or~424^Y~0.in[0] (.names)                                                              0.618    14.566
$logic_or~424^Y~0.out[0] (.names)                                                             0.235    14.801
$logic_and~369^Y~0.in[1] (.names)                                                             0.100    14.901
$logic_and~369^Y~0.out[0] (.names)                                                            0.235    15.136
$reduce_bool~131^Y~0.in[1] (.names)                                                           0.100    15.236
$reduce_bool~131^Y~0.out[0] (.names)                                                          0.235    15.471
$auto$rtlil.cc:2607:MuxGate$14510.in[2] (.names)                                              0.454    15.925
$auto$rtlil.cc:2607:MuxGate$14510.out[0] (.names)                                             0.235    16.160
$dffe~116^Q~10.D[0] (.latch)                                                                  0.000    16.160
data arrival time                                                                                      16.160

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$dffe~116^Q~10.clk[0] (.latch)                                                                0.042     0.042
clock uncertainty                                                                             0.000     0.042
cell setup time                                                                              -0.066    -0.024
data required time                                                                                     -0.024
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -0.024
data arrival time                                                                                     -16.160
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -16.184


#Path 14
Startpoint: $auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch clocked by clk)
Endpoint  : $dffe~116^Q~9.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$simplemap.cc:240:simplemap_eqne$7042[1].clk[0] (.latch)                                 0.042     0.042
$auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch) [clock-to-output]                 0.124     0.166
$auto$rtlil.cc:2598:NotGate$12924.in[0] (.names)                                              0.120     0.286
$auto$rtlil.cc:2598:NotGate$12924.out[0] (.names)                                             0.235     0.521
$auto$simplemap.cc:246:simplemap_eqne$7056.in[1] (.names)                                     0.100     0.621
$auto$simplemap.cc:246:simplemap_eqne$7056.out[0] (.names)                                    0.235     0.856
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].in[0] (.names)                              0.100     0.956
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].out[0] (.names)                             0.235     1.191
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].in[1] (.names)                        0.335     1.526
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].out[0] (.names)                       0.235     1.761
$auto$simplemap.cc:117:simplemap_reduce$11435.in[0] (.names)                                  0.100     1.861
$auto$simplemap.cc:117:simplemap_reduce$11435.out[0] (.names)                                 0.235     2.096
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].in[0] (.names)                            0.100     2.196
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].out[0] (.names)                           0.235     2.431
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].in[1] (.names)                              0.100     2.531
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].out[0] (.names)                             0.235     2.766
$not~461^Y~0.in[0] (.names)                                                                   0.100     2.866
$not~461^Y~0.out[0] (.names)                                                                  0.235     3.101
$mux~675^Y~0.in[1] (.names)                                                                   0.100     3.201
$mux~675^Y~0.out[0] (.names)                                                                  0.235     3.436
$add~1^ADD~14-1[0].b[0] (adder)                                                               0.671     4.107
$add~1^ADD~14-1[0].sumout[0] (adder)                                                          0.300     4.407
$add~0^ADD~13-1[0].a[0] (adder)                                                               0.525     4.932
$add~0^ADD~13-1[0].cout[0] (adder)                                                            0.300     5.232
$add~0^ADD~13-2[0].cin[0] (adder)                                                             0.000     5.232
$add~0^ADD~13-2[0].sumout[0] (adder)                                                          0.300     5.532
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].in[0] (.names)                              0.472     6.004
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].out[0] (.names)                             0.235     6.239
$reduce_bool~449^Y~0.in[1] (.names)                                                           0.329     6.568
$reduce_bool~449^Y~0.out[0] (.names)                                                          0.235     6.803
$logic_and~328^Y~0.in[1] (.names)                                                             0.100     6.903
$logic_and~328^Y~0.out[0] (.names)                                                            0.235     7.138
$logic_or~414^Y~0.in[0] (.names)                                                              0.100     7.238
$logic_or~414^Y~0.out[0] (.names)                                                             0.235     7.473
$logic_not~383^Y~0.in[0] (.names)                                                             0.100     7.573
$logic_not~383^Y~0.out[0] (.names)                                                            0.235     7.808
$logic_and~315^Y~0.in[1] (.names)                                                             0.470     8.279
$logic_and~315^Y~0.out[0] (.names)                                                            0.235     8.514
$mux~521^Y~0.in[0] (.names)                                                                   0.100     8.614
$mux~521^Y~0.out[0] (.names)                                                                  0.235     8.849
$mux~522^Y~0.in[0] (.names)                                                                   0.100     8.949
$mux~522^Y~0.out[0] (.names)                                                                  0.235     9.184
$mux~523^Y~0.in[1] (.names)                                                                   0.100     9.284
$mux~523^Y~0.out[0] (.names)                                                                  0.235     9.519
$or~519^Y~0.in[0] (.names)                                                                    0.332     9.851
$or~519^Y~0.out[0] (.names)                                                                   0.235    10.086
$mux~520^Y~0.in[1] (.names)                                                                   0.100    10.186
$mux~520^Y~0.out[0] (.names)                                                                  0.235    10.421
$logic_or~421^Y~0.in[0] (.names)                                                              0.100    10.521
$logic_or~421^Y~0.out[0] (.names)                                                             0.235    10.756
$logic_or~419^Y~0.in[0] (.names)                                                              0.612    11.368
$logic_or~419^Y~0.out[0] (.names)                                                             0.235    11.603
$logic_or~420^Y~0.in[1] (.names)                                                              0.100    11.703
$logic_or~420^Y~0.out[0] (.names)                                                             0.235    11.938
$logic_not~388^Y~0.in[0] (.names)                                                             0.100    12.038
$logic_not~388^Y~0.out[0] (.names)                                                            0.235    12.273
$logic_and~359^Y~0.in[1] (.names)                                                             0.100    12.373
$logic_and~359^Y~0.out[0] (.names)                                                            0.235    12.608
$logic_and~360^Y~0.in[0] (.names)                                                             0.100    12.708
$logic_and~360^Y~0.out[0] (.names)                                                            0.235    12.943
$logic_and~318^Y~0.in[1] (.names)                                                             0.100    13.043
$logic_and~318^Y~0.out[0] (.names)                                                            0.235    13.278
$or~533^Y~0.in[1] (.names)                                                                    0.100    13.378
$or~533^Y~0.out[0] (.names)                                                                   0.235    13.613
$logic_or~423^Y~0.in[1] (.names)                                                              0.100    13.713
$logic_or~423^Y~0.out[0] (.names)                                                             0.235    13.948
$logic_or~424^Y~0.in[0] (.names)                                                              0.618    14.566
$logic_or~424^Y~0.out[0] (.names)                                                             0.235    14.801
$logic_and~369^Y~0.in[1] (.names)                                                             0.100    14.901
$logic_and~369^Y~0.out[0] (.names)                                                            0.235    15.136
$reduce_bool~131^Y~0.in[1] (.names)                                                           0.100    15.236
$reduce_bool~131^Y~0.out[0] (.names)                                                          0.235    15.471
$auto$rtlil.cc:2607:MuxGate$14508.in[2] (.names)                                              0.454    15.925
$auto$rtlil.cc:2607:MuxGate$14508.out[0] (.names)                                             0.235    16.160
$dffe~116^Q~9.D[0] (.latch)                                                                   0.000    16.160
data arrival time                                                                                      16.160

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$dffe~116^Q~9.clk[0] (.latch)                                                                 0.042     0.042
clock uncertainty                                                                             0.000     0.042
cell setup time                                                                              -0.066    -0.024
data required time                                                                                     -0.024
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -0.024
data arrival time                                                                                     -16.160
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -16.184


#Path 15
Startpoint: $auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch clocked by clk)
Endpoint  : $dffe~116^Q~23.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$simplemap.cc:240:simplemap_eqne$7042[1].clk[0] (.latch)                                 0.042     0.042
$auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch) [clock-to-output]                 0.124     0.166
$auto$rtlil.cc:2598:NotGate$12924.in[0] (.names)                                              0.120     0.286
$auto$rtlil.cc:2598:NotGate$12924.out[0] (.names)                                             0.235     0.521
$auto$simplemap.cc:246:simplemap_eqne$7056.in[1] (.names)                                     0.100     0.621
$auto$simplemap.cc:246:simplemap_eqne$7056.out[0] (.names)                                    0.235     0.856
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].in[0] (.names)                              0.100     0.956
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].out[0] (.names)                             0.235     1.191
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].in[1] (.names)                        0.335     1.526
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].out[0] (.names)                       0.235     1.761
$auto$simplemap.cc:117:simplemap_reduce$11435.in[0] (.names)                                  0.100     1.861
$auto$simplemap.cc:117:simplemap_reduce$11435.out[0] (.names)                                 0.235     2.096
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].in[0] (.names)                            0.100     2.196
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].out[0] (.names)                           0.235     2.431
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].in[1] (.names)                              0.100     2.531
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].out[0] (.names)                             0.235     2.766
$not~461^Y~0.in[0] (.names)                                                                   0.100     2.866
$not~461^Y~0.out[0] (.names)                                                                  0.235     3.101
$mux~675^Y~0.in[1] (.names)                                                                   0.100     3.201
$mux~675^Y~0.out[0] (.names)                                                                  0.235     3.436
$add~1^ADD~14-1[0].b[0] (adder)                                                               0.671     4.107
$add~1^ADD~14-1[0].sumout[0] (adder)                                                          0.300     4.407
$add~0^ADD~13-1[0].a[0] (adder)                                                               0.525     4.932
$add~0^ADD~13-1[0].cout[0] (adder)                                                            0.300     5.232
$add~0^ADD~13-2[0].cin[0] (adder)                                                             0.000     5.232
$add~0^ADD~13-2[0].sumout[0] (adder)                                                          0.300     5.532
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].in[0] (.names)                              0.472     6.004
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].out[0] (.names)                             0.235     6.239
$reduce_bool~449^Y~0.in[1] (.names)                                                           0.329     6.568
$reduce_bool~449^Y~0.out[0] (.names)                                                          0.235     6.803
$logic_and~328^Y~0.in[1] (.names)                                                             0.100     6.903
$logic_and~328^Y~0.out[0] (.names)                                                            0.235     7.138
$logic_or~414^Y~0.in[0] (.names)                                                              0.100     7.238
$logic_or~414^Y~0.out[0] (.names)                                                             0.235     7.473
$logic_not~383^Y~0.in[0] (.names)                                                             0.100     7.573
$logic_not~383^Y~0.out[0] (.names)                                                            0.235     7.808
$logic_and~315^Y~0.in[1] (.names)                                                             0.470     8.279
$logic_and~315^Y~0.out[0] (.names)                                                            0.235     8.514
$mux~521^Y~0.in[0] (.names)                                                                   0.100     8.614
$mux~521^Y~0.out[0] (.names)                                                                  0.235     8.849
$mux~522^Y~0.in[0] (.names)                                                                   0.100     8.949
$mux~522^Y~0.out[0] (.names)                                                                  0.235     9.184
$mux~523^Y~0.in[1] (.names)                                                                   0.100     9.284
$mux~523^Y~0.out[0] (.names)                                                                  0.235     9.519
$or~519^Y~0.in[0] (.names)                                                                    0.332     9.851
$or~519^Y~0.out[0] (.names)                                                                   0.235    10.086
$mux~520^Y~0.in[1] (.names)                                                                   0.100    10.186
$mux~520^Y~0.out[0] (.names)                                                                  0.235    10.421
$logic_or~421^Y~0.in[0] (.names)                                                              0.100    10.521
$logic_or~421^Y~0.out[0] (.names)                                                             0.235    10.756
$logic_or~419^Y~0.in[0] (.names)                                                              0.612    11.368
$logic_or~419^Y~0.out[0] (.names)                                                             0.235    11.603
$logic_or~420^Y~0.in[1] (.names)                                                              0.100    11.703
$logic_or~420^Y~0.out[0] (.names)                                                             0.235    11.938
$logic_not~388^Y~0.in[0] (.names)                                                             0.100    12.038
$logic_not~388^Y~0.out[0] (.names)                                                            0.235    12.273
$logic_and~359^Y~0.in[1] (.names)                                                             0.100    12.373
$logic_and~359^Y~0.out[0] (.names)                                                            0.235    12.608
$logic_and~360^Y~0.in[0] (.names)                                                             0.100    12.708
$logic_and~360^Y~0.out[0] (.names)                                                            0.235    12.943
$logic_and~318^Y~0.in[1] (.names)                                                             0.100    13.043
$logic_and~318^Y~0.out[0] (.names)                                                            0.235    13.278
$or~533^Y~0.in[1] (.names)                                                                    0.100    13.378
$or~533^Y~0.out[0] (.names)                                                                   0.235    13.613
$logic_or~423^Y~0.in[1] (.names)                                                              0.100    13.713
$logic_or~423^Y~0.out[0] (.names)                                                             0.235    13.948
$logic_or~424^Y~0.in[0] (.names)                                                              0.618    14.566
$logic_or~424^Y~0.out[0] (.names)                                                             0.235    14.801
$logic_and~369^Y~0.in[1] (.names)                                                             0.100    14.901
$logic_and~369^Y~0.out[0] (.names)                                                            0.235    15.136
$reduce_bool~131^Y~0.in[1] (.names)                                                           0.100    15.236
$reduce_bool~131^Y~0.out[0] (.names)                                                          0.235    15.471
$auto$rtlil.cc:2607:MuxGate$14536.in[2] (.names)                                              0.454    15.925
$auto$rtlil.cc:2607:MuxGate$14536.out[0] (.names)                                             0.235    16.160
$dffe~116^Q~23.D[0] (.latch)                                                                  0.000    16.160
data arrival time                                                                                      16.160

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$dffe~116^Q~23.clk[0] (.latch)                                                                0.042     0.042
clock uncertainty                                                                             0.000     0.042
cell setup time                                                                              -0.066    -0.024
data required time                                                                                     -0.024
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -0.024
data arrival time                                                                                     -16.160
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -16.184


#Path 16
Startpoint: $auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch clocked by clk)
Endpoint  : $dffe~116^Q~8.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$simplemap.cc:240:simplemap_eqne$7042[1].clk[0] (.latch)                                 0.042     0.042
$auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch) [clock-to-output]                 0.124     0.166
$auto$rtlil.cc:2598:NotGate$12924.in[0] (.names)                                              0.120     0.286
$auto$rtlil.cc:2598:NotGate$12924.out[0] (.names)                                             0.235     0.521
$auto$simplemap.cc:246:simplemap_eqne$7056.in[1] (.names)                                     0.100     0.621
$auto$simplemap.cc:246:simplemap_eqne$7056.out[0] (.names)                                    0.235     0.856
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].in[0] (.names)                              0.100     0.956
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].out[0] (.names)                             0.235     1.191
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].in[1] (.names)                        0.335     1.526
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].out[0] (.names)                       0.235     1.761
$auto$simplemap.cc:117:simplemap_reduce$11435.in[0] (.names)                                  0.100     1.861
$auto$simplemap.cc:117:simplemap_reduce$11435.out[0] (.names)                                 0.235     2.096
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].in[0] (.names)                            0.100     2.196
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].out[0] (.names)                           0.235     2.431
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].in[1] (.names)                              0.100     2.531
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].out[0] (.names)                             0.235     2.766
$not~461^Y~0.in[0] (.names)                                                                   0.100     2.866
$not~461^Y~0.out[0] (.names)                                                                  0.235     3.101
$mux~675^Y~0.in[1] (.names)                                                                   0.100     3.201
$mux~675^Y~0.out[0] (.names)                                                                  0.235     3.436
$add~1^ADD~14-1[0].b[0] (adder)                                                               0.671     4.107
$add~1^ADD~14-1[0].sumout[0] (adder)                                                          0.300     4.407
$add~0^ADD~13-1[0].a[0] (adder)                                                               0.525     4.932
$add~0^ADD~13-1[0].cout[0] (adder)                                                            0.300     5.232
$add~0^ADD~13-2[0].cin[0] (adder)                                                             0.000     5.232
$add~0^ADD~13-2[0].sumout[0] (adder)                                                          0.300     5.532
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].in[0] (.names)                              0.472     6.004
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].out[0] (.names)                             0.235     6.239
$reduce_bool~449^Y~0.in[1] (.names)                                                           0.329     6.568
$reduce_bool~449^Y~0.out[0] (.names)                                                          0.235     6.803
$logic_and~328^Y~0.in[1] (.names)                                                             0.100     6.903
$logic_and~328^Y~0.out[0] (.names)                                                            0.235     7.138
$logic_or~414^Y~0.in[0] (.names)                                                              0.100     7.238
$logic_or~414^Y~0.out[0] (.names)                                                             0.235     7.473
$logic_not~383^Y~0.in[0] (.names)                                                             0.100     7.573
$logic_not~383^Y~0.out[0] (.names)                                                            0.235     7.808
$logic_and~315^Y~0.in[1] (.names)                                                             0.470     8.279
$logic_and~315^Y~0.out[0] (.names)                                                            0.235     8.514
$mux~521^Y~0.in[0] (.names)                                                                   0.100     8.614
$mux~521^Y~0.out[0] (.names)                                                                  0.235     8.849
$mux~522^Y~0.in[0] (.names)                                                                   0.100     8.949
$mux~522^Y~0.out[0] (.names)                                                                  0.235     9.184
$mux~523^Y~0.in[1] (.names)                                                                   0.100     9.284
$mux~523^Y~0.out[0] (.names)                                                                  0.235     9.519
$or~519^Y~0.in[0] (.names)                                                                    0.332     9.851
$or~519^Y~0.out[0] (.names)                                                                   0.235    10.086
$mux~520^Y~0.in[1] (.names)                                                                   0.100    10.186
$mux~520^Y~0.out[0] (.names)                                                                  0.235    10.421
$logic_or~421^Y~0.in[0] (.names)                                                              0.100    10.521
$logic_or~421^Y~0.out[0] (.names)                                                             0.235    10.756
$logic_or~419^Y~0.in[0] (.names)                                                              0.612    11.368
$logic_or~419^Y~0.out[0] (.names)                                                             0.235    11.603
$logic_or~420^Y~0.in[1] (.names)                                                              0.100    11.703
$logic_or~420^Y~0.out[0] (.names)                                                             0.235    11.938
$logic_not~388^Y~0.in[0] (.names)                                                             0.100    12.038
$logic_not~388^Y~0.out[0] (.names)                                                            0.235    12.273
$logic_and~359^Y~0.in[1] (.names)                                                             0.100    12.373
$logic_and~359^Y~0.out[0] (.names)                                                            0.235    12.608
$logic_and~360^Y~0.in[0] (.names)                                                             0.100    12.708
$logic_and~360^Y~0.out[0] (.names)                                                            0.235    12.943
$logic_and~318^Y~0.in[1] (.names)                                                             0.100    13.043
$logic_and~318^Y~0.out[0] (.names)                                                            0.235    13.278
$or~533^Y~0.in[1] (.names)                                                                    0.100    13.378
$or~533^Y~0.out[0] (.names)                                                                   0.235    13.613
$logic_or~423^Y~0.in[1] (.names)                                                              0.100    13.713
$logic_or~423^Y~0.out[0] (.names)                                                             0.235    13.948
$logic_or~424^Y~0.in[0] (.names)                                                              0.618    14.566
$logic_or~424^Y~0.out[0] (.names)                                                             0.235    14.801
$logic_and~369^Y~0.in[1] (.names)                                                             0.100    14.901
$logic_and~369^Y~0.out[0] (.names)                                                            0.235    15.136
$reduce_bool~131^Y~0.in[1] (.names)                                                           0.100    15.236
$reduce_bool~131^Y~0.out[0] (.names)                                                          0.235    15.471
$auto$rtlil.cc:2607:MuxGate$14506.in[2] (.names)                                              0.453    15.924
$auto$rtlil.cc:2607:MuxGate$14506.out[0] (.names)                                             0.235    16.159
$dffe~116^Q~8.D[0] (.latch)                                                                   0.000    16.159
data arrival time                                                                                      16.159

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$dffe~116^Q~8.clk[0] (.latch)                                                                 0.042     0.042
clock uncertainty                                                                             0.000     0.042
cell setup time                                                                              -0.066    -0.024
data required time                                                                                     -0.024
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -0.024
data arrival time                                                                                     -16.159
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -16.183


#Path 17
Startpoint: $auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch clocked by clk)
Endpoint  : $dffe~116^Q~6.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$simplemap.cc:240:simplemap_eqne$7042[1].clk[0] (.latch)                                 0.042     0.042
$auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch) [clock-to-output]                 0.124     0.166
$auto$rtlil.cc:2598:NotGate$12924.in[0] (.names)                                              0.120     0.286
$auto$rtlil.cc:2598:NotGate$12924.out[0] (.names)                                             0.235     0.521
$auto$simplemap.cc:246:simplemap_eqne$7056.in[1] (.names)                                     0.100     0.621
$auto$simplemap.cc:246:simplemap_eqne$7056.out[0] (.names)                                    0.235     0.856
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].in[0] (.names)                              0.100     0.956
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].out[0] (.names)                             0.235     1.191
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].in[1] (.names)                        0.335     1.526
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].out[0] (.names)                       0.235     1.761
$auto$simplemap.cc:117:simplemap_reduce$11435.in[0] (.names)                                  0.100     1.861
$auto$simplemap.cc:117:simplemap_reduce$11435.out[0] (.names)                                 0.235     2.096
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].in[0] (.names)                            0.100     2.196
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].out[0] (.names)                           0.235     2.431
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].in[1] (.names)                              0.100     2.531
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].out[0] (.names)                             0.235     2.766
$not~461^Y~0.in[0] (.names)                                                                   0.100     2.866
$not~461^Y~0.out[0] (.names)                                                                  0.235     3.101
$mux~675^Y~0.in[1] (.names)                                                                   0.100     3.201
$mux~675^Y~0.out[0] (.names)                                                                  0.235     3.436
$add~1^ADD~14-1[0].b[0] (adder)                                                               0.671     4.107
$add~1^ADD~14-1[0].sumout[0] (adder)                                                          0.300     4.407
$add~0^ADD~13-1[0].a[0] (adder)                                                               0.525     4.932
$add~0^ADD~13-1[0].cout[0] (adder)                                                            0.300     5.232
$add~0^ADD~13-2[0].cin[0] (adder)                                                             0.000     5.232
$add~0^ADD~13-2[0].sumout[0] (adder)                                                          0.300     5.532
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].in[0] (.names)                              0.472     6.004
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].out[0] (.names)                             0.235     6.239
$reduce_bool~449^Y~0.in[1] (.names)                                                           0.329     6.568
$reduce_bool~449^Y~0.out[0] (.names)                                                          0.235     6.803
$logic_and~328^Y~0.in[1] (.names)                                                             0.100     6.903
$logic_and~328^Y~0.out[0] (.names)                                                            0.235     7.138
$logic_or~414^Y~0.in[0] (.names)                                                              0.100     7.238
$logic_or~414^Y~0.out[0] (.names)                                                             0.235     7.473
$logic_not~383^Y~0.in[0] (.names)                                                             0.100     7.573
$logic_not~383^Y~0.out[0] (.names)                                                            0.235     7.808
$logic_and~315^Y~0.in[1] (.names)                                                             0.470     8.279
$logic_and~315^Y~0.out[0] (.names)                                                            0.235     8.514
$mux~521^Y~0.in[0] (.names)                                                                   0.100     8.614
$mux~521^Y~0.out[0] (.names)                                                                  0.235     8.849
$mux~522^Y~0.in[0] (.names)                                                                   0.100     8.949
$mux~522^Y~0.out[0] (.names)                                                                  0.235     9.184
$mux~523^Y~0.in[1] (.names)                                                                   0.100     9.284
$mux~523^Y~0.out[0] (.names)                                                                  0.235     9.519
$or~519^Y~0.in[0] (.names)                                                                    0.332     9.851
$or~519^Y~0.out[0] (.names)                                                                   0.235    10.086
$mux~520^Y~0.in[1] (.names)                                                                   0.100    10.186
$mux~520^Y~0.out[0] (.names)                                                                  0.235    10.421
$logic_or~421^Y~0.in[0] (.names)                                                              0.100    10.521
$logic_or~421^Y~0.out[0] (.names)                                                             0.235    10.756
$logic_or~419^Y~0.in[0] (.names)                                                              0.612    11.368
$logic_or~419^Y~0.out[0] (.names)                                                             0.235    11.603
$logic_or~420^Y~0.in[1] (.names)                                                              0.100    11.703
$logic_or~420^Y~0.out[0] (.names)                                                             0.235    11.938
$logic_not~388^Y~0.in[0] (.names)                                                             0.100    12.038
$logic_not~388^Y~0.out[0] (.names)                                                            0.235    12.273
$logic_and~359^Y~0.in[1] (.names)                                                             0.100    12.373
$logic_and~359^Y~0.out[0] (.names)                                                            0.235    12.608
$logic_and~360^Y~0.in[0] (.names)                                                             0.100    12.708
$logic_and~360^Y~0.out[0] (.names)                                                            0.235    12.943
$logic_and~318^Y~0.in[1] (.names)                                                             0.100    13.043
$logic_and~318^Y~0.out[0] (.names)                                                            0.235    13.278
$or~533^Y~0.in[1] (.names)                                                                    0.100    13.378
$or~533^Y~0.out[0] (.names)                                                                   0.235    13.613
$logic_or~423^Y~0.in[1] (.names)                                                              0.100    13.713
$logic_or~423^Y~0.out[0] (.names)                                                             0.235    13.948
$logic_or~424^Y~0.in[0] (.names)                                                              0.618    14.566
$logic_or~424^Y~0.out[0] (.names)                                                             0.235    14.801
$logic_and~369^Y~0.in[1] (.names)                                                             0.100    14.901
$logic_and~369^Y~0.out[0] (.names)                                                            0.235    15.136
$reduce_bool~131^Y~0.in[1] (.names)                                                           0.100    15.236
$reduce_bool~131^Y~0.out[0] (.names)                                                          0.235    15.471
$auto$rtlil.cc:2607:MuxGate$14502.in[2] (.names)                                              0.453    15.924
$auto$rtlil.cc:2607:MuxGate$14502.out[0] (.names)                                             0.235    16.159
$dffe~116^Q~6.D[0] (.latch)                                                                   0.000    16.159
data arrival time                                                                                      16.159

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$dffe~116^Q~6.clk[0] (.latch)                                                                 0.042     0.042
clock uncertainty                                                                             0.000     0.042
cell setup time                                                                              -0.066    -0.024
data required time                                                                                     -0.024
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -0.024
data arrival time                                                                                     -16.159
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -16.183


#Path 18
Startpoint: $auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch clocked by clk)
Endpoint  : $dffe~116^Q~22.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$simplemap.cc:240:simplemap_eqne$7042[1].clk[0] (.latch)                                 0.042     0.042
$auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch) [clock-to-output]                 0.124     0.166
$auto$rtlil.cc:2598:NotGate$12924.in[0] (.names)                                              0.120     0.286
$auto$rtlil.cc:2598:NotGate$12924.out[0] (.names)                                             0.235     0.521
$auto$simplemap.cc:246:simplemap_eqne$7056.in[1] (.names)                                     0.100     0.621
$auto$simplemap.cc:246:simplemap_eqne$7056.out[0] (.names)                                    0.235     0.856
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].in[0] (.names)                              0.100     0.956
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].out[0] (.names)                             0.235     1.191
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].in[1] (.names)                        0.335     1.526
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].out[0] (.names)                       0.235     1.761
$auto$simplemap.cc:117:simplemap_reduce$11435.in[0] (.names)                                  0.100     1.861
$auto$simplemap.cc:117:simplemap_reduce$11435.out[0] (.names)                                 0.235     2.096
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].in[0] (.names)                            0.100     2.196
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].out[0] (.names)                           0.235     2.431
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].in[1] (.names)                              0.100     2.531
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].out[0] (.names)                             0.235     2.766
$not~461^Y~0.in[0] (.names)                                                                   0.100     2.866
$not~461^Y~0.out[0] (.names)                                                                  0.235     3.101
$mux~675^Y~0.in[1] (.names)                                                                   0.100     3.201
$mux~675^Y~0.out[0] (.names)                                                                  0.235     3.436
$add~1^ADD~14-1[0].b[0] (adder)                                                               0.671     4.107
$add~1^ADD~14-1[0].sumout[0] (adder)                                                          0.300     4.407
$add~0^ADD~13-1[0].a[0] (adder)                                                               0.525     4.932
$add~0^ADD~13-1[0].cout[0] (adder)                                                            0.300     5.232
$add~0^ADD~13-2[0].cin[0] (adder)                                                             0.000     5.232
$add~0^ADD~13-2[0].sumout[0] (adder)                                                          0.300     5.532
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].in[0] (.names)                              0.472     6.004
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].out[0] (.names)                             0.235     6.239
$reduce_bool~449^Y~0.in[1] (.names)                                                           0.329     6.568
$reduce_bool~449^Y~0.out[0] (.names)                                                          0.235     6.803
$logic_and~328^Y~0.in[1] (.names)                                                             0.100     6.903
$logic_and~328^Y~0.out[0] (.names)                                                            0.235     7.138
$logic_or~414^Y~0.in[0] (.names)                                                              0.100     7.238
$logic_or~414^Y~0.out[0] (.names)                                                             0.235     7.473
$logic_not~383^Y~0.in[0] (.names)                                                             0.100     7.573
$logic_not~383^Y~0.out[0] (.names)                                                            0.235     7.808
$logic_and~315^Y~0.in[1] (.names)                                                             0.470     8.279
$logic_and~315^Y~0.out[0] (.names)                                                            0.235     8.514
$mux~521^Y~0.in[0] (.names)                                                                   0.100     8.614
$mux~521^Y~0.out[0] (.names)                                                                  0.235     8.849
$mux~522^Y~0.in[0] (.names)                                                                   0.100     8.949
$mux~522^Y~0.out[0] (.names)                                                                  0.235     9.184
$mux~523^Y~0.in[1] (.names)                                                                   0.100     9.284
$mux~523^Y~0.out[0] (.names)                                                                  0.235     9.519
$or~519^Y~0.in[0] (.names)                                                                    0.332     9.851
$or~519^Y~0.out[0] (.names)                                                                   0.235    10.086
$mux~520^Y~0.in[1] (.names)                                                                   0.100    10.186
$mux~520^Y~0.out[0] (.names)                                                                  0.235    10.421
$logic_or~421^Y~0.in[0] (.names)                                                              0.100    10.521
$logic_or~421^Y~0.out[0] (.names)                                                             0.235    10.756
$logic_or~419^Y~0.in[0] (.names)                                                              0.612    11.368
$logic_or~419^Y~0.out[0] (.names)                                                             0.235    11.603
$logic_or~420^Y~0.in[1] (.names)                                                              0.100    11.703
$logic_or~420^Y~0.out[0] (.names)                                                             0.235    11.938
$logic_not~388^Y~0.in[0] (.names)                                                             0.100    12.038
$logic_not~388^Y~0.out[0] (.names)                                                            0.235    12.273
$logic_and~359^Y~0.in[1] (.names)                                                             0.100    12.373
$logic_and~359^Y~0.out[0] (.names)                                                            0.235    12.608
$logic_and~360^Y~0.in[0] (.names)                                                             0.100    12.708
$logic_and~360^Y~0.out[0] (.names)                                                            0.235    12.943
$logic_and~318^Y~0.in[1] (.names)                                                             0.100    13.043
$logic_and~318^Y~0.out[0] (.names)                                                            0.235    13.278
$or~533^Y~0.in[1] (.names)                                                                    0.100    13.378
$or~533^Y~0.out[0] (.names)                                                                   0.235    13.613
$logic_or~423^Y~0.in[1] (.names)                                                              0.100    13.713
$logic_or~423^Y~0.out[0] (.names)                                                             0.235    13.948
$logic_or~424^Y~0.in[0] (.names)                                                              0.618    14.566
$logic_or~424^Y~0.out[0] (.names)                                                             0.235    14.801
$logic_and~369^Y~0.in[1] (.names)                                                             0.100    14.901
$logic_and~369^Y~0.out[0] (.names)                                                            0.235    15.136
$reduce_bool~131^Y~0.in[1] (.names)                                                           0.100    15.236
$reduce_bool~131^Y~0.out[0] (.names)                                                          0.235    15.471
$auto$rtlil.cc:2607:MuxGate$14534.in[2] (.names)                                              0.453    15.924
$auto$rtlil.cc:2607:MuxGate$14534.out[0] (.names)                                             0.235    16.159
$dffe~116^Q~22.D[0] (.latch)                                                                  0.000    16.159
data arrival time                                                                                      16.159

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$dffe~116^Q~22.clk[0] (.latch)                                                                0.042     0.042
clock uncertainty                                                                             0.000     0.042
cell setup time                                                                              -0.066    -0.024
data required time                                                                                     -0.024
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -0.024
data arrival time                                                                                     -16.159
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -16.183


#Path 19
Startpoint: $auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch clocked by clk)
Endpoint  : $dffe~116^Q~4.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$simplemap.cc:240:simplemap_eqne$7042[1].clk[0] (.latch)                                 0.042     0.042
$auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch) [clock-to-output]                 0.124     0.166
$auto$rtlil.cc:2598:NotGate$12924.in[0] (.names)                                              0.120     0.286
$auto$rtlil.cc:2598:NotGate$12924.out[0] (.names)                                             0.235     0.521
$auto$simplemap.cc:246:simplemap_eqne$7056.in[1] (.names)                                     0.100     0.621
$auto$simplemap.cc:246:simplemap_eqne$7056.out[0] (.names)                                    0.235     0.856
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].in[0] (.names)                              0.100     0.956
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].out[0] (.names)                             0.235     1.191
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].in[1] (.names)                        0.335     1.526
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].out[0] (.names)                       0.235     1.761
$auto$simplemap.cc:117:simplemap_reduce$11435.in[0] (.names)                                  0.100     1.861
$auto$simplemap.cc:117:simplemap_reduce$11435.out[0] (.names)                                 0.235     2.096
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].in[0] (.names)                            0.100     2.196
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].out[0] (.names)                           0.235     2.431
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].in[1] (.names)                              0.100     2.531
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].out[0] (.names)                             0.235     2.766
$not~461^Y~0.in[0] (.names)                                                                   0.100     2.866
$not~461^Y~0.out[0] (.names)                                                                  0.235     3.101
$mux~675^Y~0.in[1] (.names)                                                                   0.100     3.201
$mux~675^Y~0.out[0] (.names)                                                                  0.235     3.436
$add~1^ADD~14-1[0].b[0] (adder)                                                               0.671     4.107
$add~1^ADD~14-1[0].sumout[0] (adder)                                                          0.300     4.407
$add~0^ADD~13-1[0].a[0] (adder)                                                               0.525     4.932
$add~0^ADD~13-1[0].cout[0] (adder)                                                            0.300     5.232
$add~0^ADD~13-2[0].cin[0] (adder)                                                             0.000     5.232
$add~0^ADD~13-2[0].sumout[0] (adder)                                                          0.300     5.532
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].in[0] (.names)                              0.472     6.004
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].out[0] (.names)                             0.235     6.239
$reduce_bool~449^Y~0.in[1] (.names)                                                           0.329     6.568
$reduce_bool~449^Y~0.out[0] (.names)                                                          0.235     6.803
$logic_and~328^Y~0.in[1] (.names)                                                             0.100     6.903
$logic_and~328^Y~0.out[0] (.names)                                                            0.235     7.138
$logic_or~414^Y~0.in[0] (.names)                                                              0.100     7.238
$logic_or~414^Y~0.out[0] (.names)                                                             0.235     7.473
$logic_not~383^Y~0.in[0] (.names)                                                             0.100     7.573
$logic_not~383^Y~0.out[0] (.names)                                                            0.235     7.808
$logic_and~315^Y~0.in[1] (.names)                                                             0.470     8.279
$logic_and~315^Y~0.out[0] (.names)                                                            0.235     8.514
$mux~521^Y~0.in[0] (.names)                                                                   0.100     8.614
$mux~521^Y~0.out[0] (.names)                                                                  0.235     8.849
$mux~522^Y~0.in[0] (.names)                                                                   0.100     8.949
$mux~522^Y~0.out[0] (.names)                                                                  0.235     9.184
$mux~523^Y~0.in[1] (.names)                                                                   0.100     9.284
$mux~523^Y~0.out[0] (.names)                                                                  0.235     9.519
$or~519^Y~0.in[0] (.names)                                                                    0.332     9.851
$or~519^Y~0.out[0] (.names)                                                                   0.235    10.086
$mux~520^Y~0.in[1] (.names)                                                                   0.100    10.186
$mux~520^Y~0.out[0] (.names)                                                                  0.235    10.421
$logic_or~421^Y~0.in[0] (.names)                                                              0.100    10.521
$logic_or~421^Y~0.out[0] (.names)                                                             0.235    10.756
$logic_or~419^Y~0.in[0] (.names)                                                              0.612    11.368
$logic_or~419^Y~0.out[0] (.names)                                                             0.235    11.603
$logic_or~420^Y~0.in[1] (.names)                                                              0.100    11.703
$logic_or~420^Y~0.out[0] (.names)                                                             0.235    11.938
$logic_not~388^Y~0.in[0] (.names)                                                             0.100    12.038
$logic_not~388^Y~0.out[0] (.names)                                                            0.235    12.273
$logic_and~359^Y~0.in[1] (.names)                                                             0.100    12.373
$logic_and~359^Y~0.out[0] (.names)                                                            0.235    12.608
$logic_and~360^Y~0.in[0] (.names)                                                             0.100    12.708
$logic_and~360^Y~0.out[0] (.names)                                                            0.235    12.943
$logic_and~318^Y~0.in[1] (.names)                                                             0.100    13.043
$logic_and~318^Y~0.out[0] (.names)                                                            0.235    13.278
$or~533^Y~0.in[1] (.names)                                                                    0.100    13.378
$or~533^Y~0.out[0] (.names)                                                                   0.235    13.613
$logic_or~423^Y~0.in[1] (.names)                                                              0.100    13.713
$logic_or~423^Y~0.out[0] (.names)                                                             0.235    13.948
$logic_or~424^Y~0.in[0] (.names)                                                              0.618    14.566
$logic_or~424^Y~0.out[0] (.names)                                                             0.235    14.801
$logic_and~369^Y~0.in[1] (.names)                                                             0.100    14.901
$logic_and~369^Y~0.out[0] (.names)                                                            0.235    15.136
$reduce_bool~131^Y~0.in[1] (.names)                                                           0.100    15.236
$reduce_bool~131^Y~0.out[0] (.names)                                                          0.235    15.471
$auto$rtlil.cc:2607:MuxGate$14498.in[2] (.names)                                              0.453    15.924
$auto$rtlil.cc:2607:MuxGate$14498.out[0] (.names)                                             0.235    16.159
$dffe~116^Q~4.D[0] (.latch)                                                                   0.000    16.159
data arrival time                                                                                      16.159

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$dffe~116^Q~4.clk[0] (.latch)                                                                 0.042     0.042
clock uncertainty                                                                             0.000     0.042
cell setup time                                                                              -0.066    -0.024
data required time                                                                                     -0.024
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -0.024
data arrival time                                                                                     -16.159
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -16.183


#Path 20
Startpoint: $auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch clocked by clk)
Endpoint  : $dffe~116^Q~21.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$simplemap.cc:240:simplemap_eqne$7042[1].clk[0] (.latch)                                 0.042     0.042
$auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch) [clock-to-output]                 0.124     0.166
$auto$rtlil.cc:2598:NotGate$12924.in[0] (.names)                                              0.120     0.286
$auto$rtlil.cc:2598:NotGate$12924.out[0] (.names)                                             0.235     0.521
$auto$simplemap.cc:246:simplemap_eqne$7056.in[1] (.names)                                     0.100     0.621
$auto$simplemap.cc:246:simplemap_eqne$7056.out[0] (.names)                                    0.235     0.856
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].in[0] (.names)                              0.100     0.956
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].out[0] (.names)                             0.235     1.191
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].in[1] (.names)                        0.335     1.526
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].out[0] (.names)                       0.235     1.761
$auto$simplemap.cc:117:simplemap_reduce$11435.in[0] (.names)                                  0.100     1.861
$auto$simplemap.cc:117:simplemap_reduce$11435.out[0] (.names)                                 0.235     2.096
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].in[0] (.names)                            0.100     2.196
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].out[0] (.names)                           0.235     2.431
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].in[1] (.names)                              0.100     2.531
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].out[0] (.names)                             0.235     2.766
$not~461^Y~0.in[0] (.names)                                                                   0.100     2.866
$not~461^Y~0.out[0] (.names)                                                                  0.235     3.101
$mux~675^Y~0.in[1] (.names)                                                                   0.100     3.201
$mux~675^Y~0.out[0] (.names)                                                                  0.235     3.436
$add~1^ADD~14-1[0].b[0] (adder)                                                               0.671     4.107
$add~1^ADD~14-1[0].sumout[0] (adder)                                                          0.300     4.407
$add~0^ADD~13-1[0].a[0] (adder)                                                               0.525     4.932
$add~0^ADD~13-1[0].cout[0] (adder)                                                            0.300     5.232
$add~0^ADD~13-2[0].cin[0] (adder)                                                             0.000     5.232
$add~0^ADD~13-2[0].sumout[0] (adder)                                                          0.300     5.532
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].in[0] (.names)                              0.472     6.004
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].out[0] (.names)                             0.235     6.239
$reduce_bool~449^Y~0.in[1] (.names)                                                           0.329     6.568
$reduce_bool~449^Y~0.out[0] (.names)                                                          0.235     6.803
$logic_and~328^Y~0.in[1] (.names)                                                             0.100     6.903
$logic_and~328^Y~0.out[0] (.names)                                                            0.235     7.138
$logic_or~414^Y~0.in[0] (.names)                                                              0.100     7.238
$logic_or~414^Y~0.out[0] (.names)                                                             0.235     7.473
$logic_not~383^Y~0.in[0] (.names)                                                             0.100     7.573
$logic_not~383^Y~0.out[0] (.names)                                                            0.235     7.808
$logic_and~315^Y~0.in[1] (.names)                                                             0.470     8.279
$logic_and~315^Y~0.out[0] (.names)                                                            0.235     8.514
$mux~521^Y~0.in[0] (.names)                                                                   0.100     8.614
$mux~521^Y~0.out[0] (.names)                                                                  0.235     8.849
$mux~522^Y~0.in[0] (.names)                                                                   0.100     8.949
$mux~522^Y~0.out[0] (.names)                                                                  0.235     9.184
$mux~523^Y~0.in[1] (.names)                                                                   0.100     9.284
$mux~523^Y~0.out[0] (.names)                                                                  0.235     9.519
$or~519^Y~0.in[0] (.names)                                                                    0.332     9.851
$or~519^Y~0.out[0] (.names)                                                                   0.235    10.086
$mux~520^Y~0.in[1] (.names)                                                                   0.100    10.186
$mux~520^Y~0.out[0] (.names)                                                                  0.235    10.421
$logic_or~421^Y~0.in[0] (.names)                                                              0.100    10.521
$logic_or~421^Y~0.out[0] (.names)                                                             0.235    10.756
$logic_or~419^Y~0.in[0] (.names)                                                              0.612    11.368
$logic_or~419^Y~0.out[0] (.names)                                                             0.235    11.603
$logic_or~420^Y~0.in[1] (.names)                                                              0.100    11.703
$logic_or~420^Y~0.out[0] (.names)                                                             0.235    11.938
$logic_not~388^Y~0.in[0] (.names)                                                             0.100    12.038
$logic_not~388^Y~0.out[0] (.names)                                                            0.235    12.273
$logic_and~359^Y~0.in[1] (.names)                                                             0.100    12.373
$logic_and~359^Y~0.out[0] (.names)                                                            0.235    12.608
$logic_and~360^Y~0.in[0] (.names)                                                             0.100    12.708
$logic_and~360^Y~0.out[0] (.names)                                                            0.235    12.943
$logic_and~318^Y~0.in[1] (.names)                                                             0.100    13.043
$logic_and~318^Y~0.out[0] (.names)                                                            0.235    13.278
$or~533^Y~0.in[1] (.names)                                                                    0.100    13.378
$or~533^Y~0.out[0] (.names)                                                                   0.235    13.613
$logic_or~423^Y~0.in[1] (.names)                                                              0.100    13.713
$logic_or~423^Y~0.out[0] (.names)                                                             0.235    13.948
$logic_or~424^Y~0.in[0] (.names)                                                              0.618    14.566
$logic_or~424^Y~0.out[0] (.names)                                                             0.235    14.801
$logic_and~369^Y~0.in[1] (.names)                                                             0.100    14.901
$logic_and~369^Y~0.out[0] (.names)                                                            0.235    15.136
$reduce_bool~131^Y~0.in[1] (.names)                                                           0.100    15.236
$reduce_bool~131^Y~0.out[0] (.names)                                                          0.235    15.471
$auto$rtlil.cc:2607:MuxGate$14532.in[2] (.names)                                              0.453    15.924
$auto$rtlil.cc:2607:MuxGate$14532.out[0] (.names)                                             0.235    16.159
$dffe~116^Q~21.D[0] (.latch)                                                                  0.000    16.159
data arrival time                                                                                      16.159

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$dffe~116^Q~21.clk[0] (.latch)                                                                0.042     0.042
clock uncertainty                                                                             0.000     0.042
cell setup time                                                                              -0.066    -0.024
data required time                                                                                     -0.024
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -0.024
data arrival time                                                                                     -16.159
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -16.183


#Path 21
Startpoint: $auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch clocked by clk)
Endpoint  : $dffe~116^Q~11.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$simplemap.cc:240:simplemap_eqne$7042[1].clk[0] (.latch)                                 0.042     0.042
$auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch) [clock-to-output]                 0.124     0.166
$auto$rtlil.cc:2598:NotGate$12924.in[0] (.names)                                              0.120     0.286
$auto$rtlil.cc:2598:NotGate$12924.out[0] (.names)                                             0.235     0.521
$auto$simplemap.cc:246:simplemap_eqne$7056.in[1] (.names)                                     0.100     0.621
$auto$simplemap.cc:246:simplemap_eqne$7056.out[0] (.names)                                    0.235     0.856
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].in[0] (.names)                              0.100     0.956
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].out[0] (.names)                             0.235     1.191
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].in[1] (.names)                        0.335     1.526
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].out[0] (.names)                       0.235     1.761
$auto$simplemap.cc:117:simplemap_reduce$11435.in[0] (.names)                                  0.100     1.861
$auto$simplemap.cc:117:simplemap_reduce$11435.out[0] (.names)                                 0.235     2.096
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].in[0] (.names)                            0.100     2.196
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].out[0] (.names)                           0.235     2.431
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].in[1] (.names)                              0.100     2.531
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].out[0] (.names)                             0.235     2.766
$not~461^Y~0.in[0] (.names)                                                                   0.100     2.866
$not~461^Y~0.out[0] (.names)                                                                  0.235     3.101
$mux~675^Y~0.in[1] (.names)                                                                   0.100     3.201
$mux~675^Y~0.out[0] (.names)                                                                  0.235     3.436
$add~1^ADD~14-1[0].b[0] (adder)                                                               0.671     4.107
$add~1^ADD~14-1[0].sumout[0] (adder)                                                          0.300     4.407
$add~0^ADD~13-1[0].a[0] (adder)                                                               0.525     4.932
$add~0^ADD~13-1[0].cout[0] (adder)                                                            0.300     5.232
$add~0^ADD~13-2[0].cin[0] (adder)                                                             0.000     5.232
$add~0^ADD~13-2[0].sumout[0] (adder)                                                          0.300     5.532
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].in[0] (.names)                              0.472     6.004
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].out[0] (.names)                             0.235     6.239
$reduce_bool~449^Y~0.in[1] (.names)                                                           0.329     6.568
$reduce_bool~449^Y~0.out[0] (.names)                                                          0.235     6.803
$logic_and~328^Y~0.in[1] (.names)                                                             0.100     6.903
$logic_and~328^Y~0.out[0] (.names)                                                            0.235     7.138
$logic_or~414^Y~0.in[0] (.names)                                                              0.100     7.238
$logic_or~414^Y~0.out[0] (.names)                                                             0.235     7.473
$logic_not~383^Y~0.in[0] (.names)                                                             0.100     7.573
$logic_not~383^Y~0.out[0] (.names)                                                            0.235     7.808
$logic_and~315^Y~0.in[1] (.names)                                                             0.470     8.279
$logic_and~315^Y~0.out[0] (.names)                                                            0.235     8.514
$mux~521^Y~0.in[0] (.names)                                                                   0.100     8.614
$mux~521^Y~0.out[0] (.names)                                                                  0.235     8.849
$mux~522^Y~0.in[0] (.names)                                                                   0.100     8.949
$mux~522^Y~0.out[0] (.names)                                                                  0.235     9.184
$mux~523^Y~0.in[1] (.names)                                                                   0.100     9.284
$mux~523^Y~0.out[0] (.names)                                                                  0.235     9.519
$or~519^Y~0.in[0] (.names)                                                                    0.332     9.851
$or~519^Y~0.out[0] (.names)                                                                   0.235    10.086
$mux~520^Y~0.in[1] (.names)                                                                   0.100    10.186
$mux~520^Y~0.out[0] (.names)                                                                  0.235    10.421
$logic_or~421^Y~0.in[0] (.names)                                                              0.100    10.521
$logic_or~421^Y~0.out[0] (.names)                                                             0.235    10.756
$logic_or~419^Y~0.in[0] (.names)                                                              0.612    11.368
$logic_or~419^Y~0.out[0] (.names)                                                             0.235    11.603
$logic_or~420^Y~0.in[1] (.names)                                                              0.100    11.703
$logic_or~420^Y~0.out[0] (.names)                                                             0.235    11.938
$logic_not~388^Y~0.in[0] (.names)                                                             0.100    12.038
$logic_not~388^Y~0.out[0] (.names)                                                            0.235    12.273
$logic_and~359^Y~0.in[1] (.names)                                                             0.100    12.373
$logic_and~359^Y~0.out[0] (.names)                                                            0.235    12.608
$logic_and~360^Y~0.in[0] (.names)                                                             0.100    12.708
$logic_and~360^Y~0.out[0] (.names)                                                            0.235    12.943
$logic_and~318^Y~0.in[1] (.names)                                                             0.100    13.043
$logic_and~318^Y~0.out[0] (.names)                                                            0.235    13.278
$or~533^Y~0.in[1] (.names)                                                                    0.100    13.378
$or~533^Y~0.out[0] (.names)                                                                   0.235    13.613
$logic_or~423^Y~0.in[1] (.names)                                                              0.100    13.713
$logic_or~423^Y~0.out[0] (.names)                                                             0.235    13.948
$logic_or~424^Y~0.in[0] (.names)                                                              0.618    14.566
$logic_or~424^Y~0.out[0] (.names)                                                             0.235    14.801
$logic_and~369^Y~0.in[1] (.names)                                                             0.100    14.901
$logic_and~369^Y~0.out[0] (.names)                                                            0.235    15.136
$reduce_bool~131^Y~0.in[1] (.names)                                                           0.100    15.236
$reduce_bool~131^Y~0.out[0] (.names)                                                          0.235    15.471
$auto$rtlil.cc:2607:MuxGate$14512.in[2] (.names)                                              0.337    15.808
$auto$rtlil.cc:2607:MuxGate$14512.out[0] (.names)                                             0.235    16.043
$dffe~116^Q~11.D[0] (.latch)                                                                  0.000    16.043
data arrival time                                                                                      16.043

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$dffe~116^Q~11.clk[0] (.latch)                                                                0.042     0.042
clock uncertainty                                                                             0.000     0.042
cell setup time                                                                              -0.066    -0.024
data required time                                                                                     -0.024
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -0.024
data arrival time                                                                                     -16.043
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -16.067


#Path 22
Startpoint: $auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch clocked by clk)
Endpoint  : $dffe~116^Q~29.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$simplemap.cc:240:simplemap_eqne$7042[1].clk[0] (.latch)                                 0.042     0.042
$auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch) [clock-to-output]                 0.124     0.166
$auto$rtlil.cc:2598:NotGate$12924.in[0] (.names)                                              0.120     0.286
$auto$rtlil.cc:2598:NotGate$12924.out[0] (.names)                                             0.235     0.521
$auto$simplemap.cc:246:simplemap_eqne$7056.in[1] (.names)                                     0.100     0.621
$auto$simplemap.cc:246:simplemap_eqne$7056.out[0] (.names)                                    0.235     0.856
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].in[0] (.names)                              0.100     0.956
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].out[0] (.names)                             0.235     1.191
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].in[1] (.names)                        0.335     1.526
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].out[0] (.names)                       0.235     1.761
$auto$simplemap.cc:117:simplemap_reduce$11435.in[0] (.names)                                  0.100     1.861
$auto$simplemap.cc:117:simplemap_reduce$11435.out[0] (.names)                                 0.235     2.096
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].in[0] (.names)                            0.100     2.196
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].out[0] (.names)                           0.235     2.431
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].in[1] (.names)                              0.100     2.531
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].out[0] (.names)                             0.235     2.766
$not~461^Y~0.in[0] (.names)                                                                   0.100     2.866
$not~461^Y~0.out[0] (.names)                                                                  0.235     3.101
$mux~675^Y~0.in[1] (.names)                                                                   0.100     3.201
$mux~675^Y~0.out[0] (.names)                                                                  0.235     3.436
$add~1^ADD~14-1[0].b[0] (adder)                                                               0.671     4.107
$add~1^ADD~14-1[0].sumout[0] (adder)                                                          0.300     4.407
$add~0^ADD~13-1[0].a[0] (adder)                                                               0.525     4.932
$add~0^ADD~13-1[0].cout[0] (adder)                                                            0.300     5.232
$add~0^ADD~13-2[0].cin[0] (adder)                                                             0.000     5.232
$add~0^ADD~13-2[0].sumout[0] (adder)                                                          0.300     5.532
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].in[0] (.names)                              0.472     6.004
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].out[0] (.names)                             0.235     6.239
$reduce_bool~449^Y~0.in[1] (.names)                                                           0.329     6.568
$reduce_bool~449^Y~0.out[0] (.names)                                                          0.235     6.803
$logic_and~328^Y~0.in[1] (.names)                                                             0.100     6.903
$logic_and~328^Y~0.out[0] (.names)                                                            0.235     7.138
$logic_or~414^Y~0.in[0] (.names)                                                              0.100     7.238
$logic_or~414^Y~0.out[0] (.names)                                                             0.235     7.473
$logic_not~383^Y~0.in[0] (.names)                                                             0.100     7.573
$logic_not~383^Y~0.out[0] (.names)                                                            0.235     7.808
$logic_and~315^Y~0.in[1] (.names)                                                             0.470     8.279
$logic_and~315^Y~0.out[0] (.names)                                                            0.235     8.514
$mux~521^Y~0.in[0] (.names)                                                                   0.100     8.614
$mux~521^Y~0.out[0] (.names)                                                                  0.235     8.849
$mux~522^Y~0.in[0] (.names)                                                                   0.100     8.949
$mux~522^Y~0.out[0] (.names)                                                                  0.235     9.184
$mux~523^Y~0.in[1] (.names)                                                                   0.100     9.284
$mux~523^Y~0.out[0] (.names)                                                                  0.235     9.519
$or~519^Y~0.in[0] (.names)                                                                    0.332     9.851
$or~519^Y~0.out[0] (.names)                                                                   0.235    10.086
$mux~520^Y~0.in[1] (.names)                                                                   0.100    10.186
$mux~520^Y~0.out[0] (.names)                                                                  0.235    10.421
$logic_or~421^Y~0.in[0] (.names)                                                              0.100    10.521
$logic_or~421^Y~0.out[0] (.names)                                                             0.235    10.756
$logic_or~419^Y~0.in[0] (.names)                                                              0.612    11.368
$logic_or~419^Y~0.out[0] (.names)                                                             0.235    11.603
$logic_or~420^Y~0.in[1] (.names)                                                              0.100    11.703
$logic_or~420^Y~0.out[0] (.names)                                                             0.235    11.938
$logic_not~388^Y~0.in[0] (.names)                                                             0.100    12.038
$logic_not~388^Y~0.out[0] (.names)                                                            0.235    12.273
$logic_and~359^Y~0.in[1] (.names)                                                             0.100    12.373
$logic_and~359^Y~0.out[0] (.names)                                                            0.235    12.608
$logic_and~360^Y~0.in[0] (.names)                                                             0.100    12.708
$logic_and~360^Y~0.out[0] (.names)                                                            0.235    12.943
$logic_and~318^Y~0.in[1] (.names)                                                             0.100    13.043
$logic_and~318^Y~0.out[0] (.names)                                                            0.235    13.278
$or~533^Y~0.in[1] (.names)                                                                    0.100    13.378
$or~533^Y~0.out[0] (.names)                                                                   0.235    13.613
$logic_or~423^Y~0.in[1] (.names)                                                              0.100    13.713
$logic_or~423^Y~0.out[0] (.names)                                                             0.235    13.948
$logic_or~424^Y~0.in[0] (.names)                                                              0.618    14.566
$logic_or~424^Y~0.out[0] (.names)                                                             0.235    14.801
$logic_and~369^Y~0.in[1] (.names)                                                             0.100    14.901
$logic_and~369^Y~0.out[0] (.names)                                                            0.235    15.136
$reduce_bool~131^Y~0.in[1] (.names)                                                           0.100    15.236
$reduce_bool~131^Y~0.out[0] (.names)                                                          0.235    15.471
$auto$rtlil.cc:2607:MuxGate$14548.in[2] (.names)                                              0.330    15.801
$auto$rtlil.cc:2607:MuxGate$14548.out[0] (.names)                                             0.235    16.036
$dffe~116^Q~29.D[0] (.latch)                                                                  0.000    16.036
data arrival time                                                                                      16.036

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$dffe~116^Q~29.clk[0] (.latch)                                                                0.042     0.042
clock uncertainty                                                                             0.000     0.042
cell setup time                                                                              -0.066    -0.024
data required time                                                                                     -0.024
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -0.024
data arrival time                                                                                     -16.036
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -16.060


#Path 23
Startpoint: $auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch clocked by clk)
Endpoint  : $dffe~116^Q~28.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$simplemap.cc:240:simplemap_eqne$7042[1].clk[0] (.latch)                                 0.042     0.042
$auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch) [clock-to-output]                 0.124     0.166
$auto$rtlil.cc:2598:NotGate$12924.in[0] (.names)                                              0.120     0.286
$auto$rtlil.cc:2598:NotGate$12924.out[0] (.names)                                             0.235     0.521
$auto$simplemap.cc:246:simplemap_eqne$7056.in[1] (.names)                                     0.100     0.621
$auto$simplemap.cc:246:simplemap_eqne$7056.out[0] (.names)                                    0.235     0.856
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].in[0] (.names)                              0.100     0.956
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].out[0] (.names)                             0.235     1.191
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].in[1] (.names)                        0.335     1.526
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].out[0] (.names)                       0.235     1.761
$auto$simplemap.cc:117:simplemap_reduce$11435.in[0] (.names)                                  0.100     1.861
$auto$simplemap.cc:117:simplemap_reduce$11435.out[0] (.names)                                 0.235     2.096
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].in[0] (.names)                            0.100     2.196
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].out[0] (.names)                           0.235     2.431
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].in[1] (.names)                              0.100     2.531
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].out[0] (.names)                             0.235     2.766
$not~461^Y~0.in[0] (.names)                                                                   0.100     2.866
$not~461^Y~0.out[0] (.names)                                                                  0.235     3.101
$mux~675^Y~0.in[1] (.names)                                                                   0.100     3.201
$mux~675^Y~0.out[0] (.names)                                                                  0.235     3.436
$add~1^ADD~14-1[0].b[0] (adder)                                                               0.671     4.107
$add~1^ADD~14-1[0].sumout[0] (adder)                                                          0.300     4.407
$add~0^ADD~13-1[0].a[0] (adder)                                                               0.525     4.932
$add~0^ADD~13-1[0].cout[0] (adder)                                                            0.300     5.232
$add~0^ADD~13-2[0].cin[0] (adder)                                                             0.000     5.232
$add~0^ADD~13-2[0].sumout[0] (adder)                                                          0.300     5.532
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].in[0] (.names)                              0.472     6.004
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].out[0] (.names)                             0.235     6.239
$reduce_bool~449^Y~0.in[1] (.names)                                                           0.329     6.568
$reduce_bool~449^Y~0.out[0] (.names)                                                          0.235     6.803
$logic_and~328^Y~0.in[1] (.names)                                                             0.100     6.903
$logic_and~328^Y~0.out[0] (.names)                                                            0.235     7.138
$logic_or~414^Y~0.in[0] (.names)                                                              0.100     7.238
$logic_or~414^Y~0.out[0] (.names)                                                             0.235     7.473
$logic_not~383^Y~0.in[0] (.names)                                                             0.100     7.573
$logic_not~383^Y~0.out[0] (.names)                                                            0.235     7.808
$logic_and~315^Y~0.in[1] (.names)                                                             0.470     8.279
$logic_and~315^Y~0.out[0] (.names)                                                            0.235     8.514
$mux~521^Y~0.in[0] (.names)                                                                   0.100     8.614
$mux~521^Y~0.out[0] (.names)                                                                  0.235     8.849
$mux~522^Y~0.in[0] (.names)                                                                   0.100     8.949
$mux~522^Y~0.out[0] (.names)                                                                  0.235     9.184
$mux~523^Y~0.in[1] (.names)                                                                   0.100     9.284
$mux~523^Y~0.out[0] (.names)                                                                  0.235     9.519
$or~519^Y~0.in[0] (.names)                                                                    0.332     9.851
$or~519^Y~0.out[0] (.names)                                                                   0.235    10.086
$mux~520^Y~0.in[1] (.names)                                                                   0.100    10.186
$mux~520^Y~0.out[0] (.names)                                                                  0.235    10.421
$logic_or~421^Y~0.in[0] (.names)                                                              0.100    10.521
$logic_or~421^Y~0.out[0] (.names)                                                             0.235    10.756
$logic_or~419^Y~0.in[0] (.names)                                                              0.612    11.368
$logic_or~419^Y~0.out[0] (.names)                                                             0.235    11.603
$logic_or~420^Y~0.in[1] (.names)                                                              0.100    11.703
$logic_or~420^Y~0.out[0] (.names)                                                             0.235    11.938
$logic_not~388^Y~0.in[0] (.names)                                                             0.100    12.038
$logic_not~388^Y~0.out[0] (.names)                                                            0.235    12.273
$logic_and~359^Y~0.in[1] (.names)                                                             0.100    12.373
$logic_and~359^Y~0.out[0] (.names)                                                            0.235    12.608
$logic_and~360^Y~0.in[0] (.names)                                                             0.100    12.708
$logic_and~360^Y~0.out[0] (.names)                                                            0.235    12.943
$logic_and~318^Y~0.in[1] (.names)                                                             0.100    13.043
$logic_and~318^Y~0.out[0] (.names)                                                            0.235    13.278
$or~533^Y~0.in[1] (.names)                                                                    0.100    13.378
$or~533^Y~0.out[0] (.names)                                                                   0.235    13.613
$logic_or~423^Y~0.in[1] (.names)                                                              0.100    13.713
$logic_or~423^Y~0.out[0] (.names)                                                             0.235    13.948
$logic_or~424^Y~0.in[0] (.names)                                                              0.618    14.566
$logic_or~424^Y~0.out[0] (.names)                                                             0.235    14.801
$logic_and~369^Y~0.in[1] (.names)                                                             0.100    14.901
$logic_and~369^Y~0.out[0] (.names)                                                            0.235    15.136
$reduce_bool~131^Y~0.in[1] (.names)                                                           0.100    15.236
$reduce_bool~131^Y~0.out[0] (.names)                                                          0.235    15.471
$auto$rtlil.cc:2607:MuxGate$14546.in[2] (.names)                                              0.330    15.801
$auto$rtlil.cc:2607:MuxGate$14546.out[0] (.names)                                             0.235    16.036
$dffe~116^Q~28.D[0] (.latch)                                                                  0.000    16.036
data arrival time                                                                                      16.036

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$dffe~116^Q~28.clk[0] (.latch)                                                                0.042     0.042
clock uncertainty                                                                             0.000     0.042
cell setup time                                                                              -0.066    -0.024
data required time                                                                                     -0.024
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -0.024
data arrival time                                                                                     -16.036
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -16.060


#Path 24
Startpoint: $auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch clocked by clk)
Endpoint  : $dffe~116^Q~24.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$simplemap.cc:240:simplemap_eqne$7042[1].clk[0] (.latch)                                 0.042     0.042
$auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch) [clock-to-output]                 0.124     0.166
$auto$rtlil.cc:2598:NotGate$12924.in[0] (.names)                                              0.120     0.286
$auto$rtlil.cc:2598:NotGate$12924.out[0] (.names)                                             0.235     0.521
$auto$simplemap.cc:246:simplemap_eqne$7056.in[1] (.names)                                     0.100     0.621
$auto$simplemap.cc:246:simplemap_eqne$7056.out[0] (.names)                                    0.235     0.856
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].in[0] (.names)                              0.100     0.956
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].out[0] (.names)                             0.235     1.191
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].in[1] (.names)                        0.335     1.526
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].out[0] (.names)                       0.235     1.761
$auto$simplemap.cc:117:simplemap_reduce$11435.in[0] (.names)                                  0.100     1.861
$auto$simplemap.cc:117:simplemap_reduce$11435.out[0] (.names)                                 0.235     2.096
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].in[0] (.names)                            0.100     2.196
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].out[0] (.names)                           0.235     2.431
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].in[1] (.names)                              0.100     2.531
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].out[0] (.names)                             0.235     2.766
$not~461^Y~0.in[0] (.names)                                                                   0.100     2.866
$not~461^Y~0.out[0] (.names)                                                                  0.235     3.101
$mux~675^Y~0.in[1] (.names)                                                                   0.100     3.201
$mux~675^Y~0.out[0] (.names)                                                                  0.235     3.436
$add~1^ADD~14-1[0].b[0] (adder)                                                               0.671     4.107
$add~1^ADD~14-1[0].sumout[0] (adder)                                                          0.300     4.407
$add~0^ADD~13-1[0].a[0] (adder)                                                               0.525     4.932
$add~0^ADD~13-1[0].cout[0] (adder)                                                            0.300     5.232
$add~0^ADD~13-2[0].cin[0] (adder)                                                             0.000     5.232
$add~0^ADD~13-2[0].sumout[0] (adder)                                                          0.300     5.532
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].in[0] (.names)                              0.472     6.004
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].out[0] (.names)                             0.235     6.239
$reduce_bool~449^Y~0.in[1] (.names)                                                           0.329     6.568
$reduce_bool~449^Y~0.out[0] (.names)                                                          0.235     6.803
$logic_and~328^Y~0.in[1] (.names)                                                             0.100     6.903
$logic_and~328^Y~0.out[0] (.names)                                                            0.235     7.138
$logic_or~414^Y~0.in[0] (.names)                                                              0.100     7.238
$logic_or~414^Y~0.out[0] (.names)                                                             0.235     7.473
$logic_not~383^Y~0.in[0] (.names)                                                             0.100     7.573
$logic_not~383^Y~0.out[0] (.names)                                                            0.235     7.808
$logic_and~315^Y~0.in[1] (.names)                                                             0.470     8.279
$logic_and~315^Y~0.out[0] (.names)                                                            0.235     8.514
$mux~521^Y~0.in[0] (.names)                                                                   0.100     8.614
$mux~521^Y~0.out[0] (.names)                                                                  0.235     8.849
$mux~522^Y~0.in[0] (.names)                                                                   0.100     8.949
$mux~522^Y~0.out[0] (.names)                                                                  0.235     9.184
$mux~523^Y~0.in[1] (.names)                                                                   0.100     9.284
$mux~523^Y~0.out[0] (.names)                                                                  0.235     9.519
$or~519^Y~0.in[0] (.names)                                                                    0.332     9.851
$or~519^Y~0.out[0] (.names)                                                                   0.235    10.086
$mux~520^Y~0.in[1] (.names)                                                                   0.100    10.186
$mux~520^Y~0.out[0] (.names)                                                                  0.235    10.421
$logic_or~421^Y~0.in[0] (.names)                                                              0.100    10.521
$logic_or~421^Y~0.out[0] (.names)                                                             0.235    10.756
$logic_or~419^Y~0.in[0] (.names)                                                              0.612    11.368
$logic_or~419^Y~0.out[0] (.names)                                                             0.235    11.603
$logic_or~420^Y~0.in[1] (.names)                                                              0.100    11.703
$logic_or~420^Y~0.out[0] (.names)                                                             0.235    11.938
$logic_not~388^Y~0.in[0] (.names)                                                             0.100    12.038
$logic_not~388^Y~0.out[0] (.names)                                                            0.235    12.273
$logic_and~359^Y~0.in[1] (.names)                                                             0.100    12.373
$logic_and~359^Y~0.out[0] (.names)                                                            0.235    12.608
$logic_and~360^Y~0.in[0] (.names)                                                             0.100    12.708
$logic_and~360^Y~0.out[0] (.names)                                                            0.235    12.943
$logic_and~318^Y~0.in[1] (.names)                                                             0.100    13.043
$logic_and~318^Y~0.out[0] (.names)                                                            0.235    13.278
$or~533^Y~0.in[1] (.names)                                                                    0.100    13.378
$or~533^Y~0.out[0] (.names)                                                                   0.235    13.613
$logic_or~423^Y~0.in[1] (.names)                                                              0.100    13.713
$logic_or~423^Y~0.out[0] (.names)                                                             0.235    13.948
$logic_or~424^Y~0.in[0] (.names)                                                              0.618    14.566
$logic_or~424^Y~0.out[0] (.names)                                                             0.235    14.801
$logic_and~369^Y~0.in[1] (.names)                                                             0.100    14.901
$logic_and~369^Y~0.out[0] (.names)                                                            0.235    15.136
$reduce_bool~131^Y~0.in[1] (.names)                                                           0.100    15.236
$reduce_bool~131^Y~0.out[0] (.names)                                                          0.235    15.471
$auto$rtlil.cc:2607:MuxGate$14538.in[2] (.names)                                              0.330    15.801
$auto$rtlil.cc:2607:MuxGate$14538.out[0] (.names)                                             0.235    16.036
$dffe~116^Q~24.D[0] (.latch)                                                                  0.000    16.036
data arrival time                                                                                      16.036

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$dffe~116^Q~24.clk[0] (.latch)                                                                0.042     0.042
clock uncertainty                                                                             0.000     0.042
cell setup time                                                                              -0.066    -0.024
data required time                                                                                     -0.024
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -0.024
data arrival time                                                                                     -16.036
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -16.060


#Path 25
Startpoint: $auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch clocked by clk)
Endpoint  : $dffe~116^Q~5.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$simplemap.cc:240:simplemap_eqne$7042[1].clk[0] (.latch)                                 0.042     0.042
$auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch) [clock-to-output]                 0.124     0.166
$auto$rtlil.cc:2598:NotGate$12924.in[0] (.names)                                              0.120     0.286
$auto$rtlil.cc:2598:NotGate$12924.out[0] (.names)                                             0.235     0.521
$auto$simplemap.cc:246:simplemap_eqne$7056.in[1] (.names)                                     0.100     0.621
$auto$simplemap.cc:246:simplemap_eqne$7056.out[0] (.names)                                    0.235     0.856
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].in[0] (.names)                              0.100     0.956
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].out[0] (.names)                             0.235     1.191
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].in[1] (.names)                        0.335     1.526
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].out[0] (.names)                       0.235     1.761
$auto$simplemap.cc:117:simplemap_reduce$11435.in[0] (.names)                                  0.100     1.861
$auto$simplemap.cc:117:simplemap_reduce$11435.out[0] (.names)                                 0.235     2.096
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].in[0] (.names)                            0.100     2.196
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].out[0] (.names)                           0.235     2.431
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].in[1] (.names)                              0.100     2.531
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].out[0] (.names)                             0.235     2.766
$not~461^Y~0.in[0] (.names)                                                                   0.100     2.866
$not~461^Y~0.out[0] (.names)                                                                  0.235     3.101
$mux~675^Y~0.in[1] (.names)                                                                   0.100     3.201
$mux~675^Y~0.out[0] (.names)                                                                  0.235     3.436
$add~1^ADD~14-1[0].b[0] (adder)                                                               0.671     4.107
$add~1^ADD~14-1[0].sumout[0] (adder)                                                          0.300     4.407
$add~0^ADD~13-1[0].a[0] (adder)                                                               0.525     4.932
$add~0^ADD~13-1[0].cout[0] (adder)                                                            0.300     5.232
$add~0^ADD~13-2[0].cin[0] (adder)                                                             0.000     5.232
$add~0^ADD~13-2[0].sumout[0] (adder)                                                          0.300     5.532
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].in[0] (.names)                              0.472     6.004
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].out[0] (.names)                             0.235     6.239
$reduce_bool~449^Y~0.in[1] (.names)                                                           0.329     6.568
$reduce_bool~449^Y~0.out[0] (.names)                                                          0.235     6.803
$logic_and~328^Y~0.in[1] (.names)                                                             0.100     6.903
$logic_and~328^Y~0.out[0] (.names)                                                            0.235     7.138
$logic_or~414^Y~0.in[0] (.names)                                                              0.100     7.238
$logic_or~414^Y~0.out[0] (.names)                                                             0.235     7.473
$logic_not~383^Y~0.in[0] (.names)                                                             0.100     7.573
$logic_not~383^Y~0.out[0] (.names)                                                            0.235     7.808
$logic_and~315^Y~0.in[1] (.names)                                                             0.470     8.279
$logic_and~315^Y~0.out[0] (.names)                                                            0.235     8.514
$mux~521^Y~0.in[0] (.names)                                                                   0.100     8.614
$mux~521^Y~0.out[0] (.names)                                                                  0.235     8.849
$mux~522^Y~0.in[0] (.names)                                                                   0.100     8.949
$mux~522^Y~0.out[0] (.names)                                                                  0.235     9.184
$mux~523^Y~0.in[1] (.names)                                                                   0.100     9.284
$mux~523^Y~0.out[0] (.names)                                                                  0.235     9.519
$or~519^Y~0.in[0] (.names)                                                                    0.332     9.851
$or~519^Y~0.out[0] (.names)                                                                   0.235    10.086
$mux~520^Y~0.in[1] (.names)                                                                   0.100    10.186
$mux~520^Y~0.out[0] (.names)                                                                  0.235    10.421
$logic_or~421^Y~0.in[0] (.names)                                                              0.100    10.521
$logic_or~421^Y~0.out[0] (.names)                                                             0.235    10.756
$logic_or~419^Y~0.in[0] (.names)                                                              0.612    11.368
$logic_or~419^Y~0.out[0] (.names)                                                             0.235    11.603
$logic_or~420^Y~0.in[1] (.names)                                                              0.100    11.703
$logic_or~420^Y~0.out[0] (.names)                                                             0.235    11.938
$logic_not~388^Y~0.in[0] (.names)                                                             0.100    12.038
$logic_not~388^Y~0.out[0] (.names)                                                            0.235    12.273
$logic_and~359^Y~0.in[1] (.names)                                                             0.100    12.373
$logic_and~359^Y~0.out[0] (.names)                                                            0.235    12.608
$logic_and~360^Y~0.in[0] (.names)                                                             0.100    12.708
$logic_and~360^Y~0.out[0] (.names)                                                            0.235    12.943
$logic_and~318^Y~0.in[1] (.names)                                                             0.100    13.043
$logic_and~318^Y~0.out[0] (.names)                                                            0.235    13.278
$or~533^Y~0.in[1] (.names)                                                                    0.100    13.378
$or~533^Y~0.out[0] (.names)                                                                   0.235    13.613
$logic_or~423^Y~0.in[1] (.names)                                                              0.100    13.713
$logic_or~423^Y~0.out[0] (.names)                                                             0.235    13.948
$logic_or~424^Y~0.in[0] (.names)                                                              0.618    14.566
$logic_or~424^Y~0.out[0] (.names)                                                             0.235    14.801
$logic_and~369^Y~0.in[1] (.names)                                                             0.100    14.901
$logic_and~369^Y~0.out[0] (.names)                                                            0.235    15.136
$reduce_bool~131^Y~0.in[1] (.names)                                                           0.100    15.236
$reduce_bool~131^Y~0.out[0] (.names)                                                          0.235    15.471
$auto$rtlil.cc:2607:MuxGate$14500.in[2] (.names)                                              0.310    15.781
$auto$rtlil.cc:2607:MuxGate$14500.out[0] (.names)                                             0.235    16.016
$dffe~116^Q~5.D[0] (.latch)                                                                   0.000    16.016
data arrival time                                                                                      16.016

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$dffe~116^Q~5.clk[0] (.latch)                                                                 0.042     0.042
clock uncertainty                                                                             0.000     0.042
cell setup time                                                                              -0.066    -0.024
data required time                                                                                     -0.024
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -0.024
data arrival time                                                                                     -16.016
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -16.039


#Path 26
Startpoint: $auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch clocked by clk)
Endpoint  : $dffe~116^Q~26.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$simplemap.cc:240:simplemap_eqne$7042[1].clk[0] (.latch)                                 0.042     0.042
$auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch) [clock-to-output]                 0.124     0.166
$auto$rtlil.cc:2598:NotGate$12924.in[0] (.names)                                              0.120     0.286
$auto$rtlil.cc:2598:NotGate$12924.out[0] (.names)                                             0.235     0.521
$auto$simplemap.cc:246:simplemap_eqne$7056.in[1] (.names)                                     0.100     0.621
$auto$simplemap.cc:246:simplemap_eqne$7056.out[0] (.names)                                    0.235     0.856
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].in[0] (.names)                              0.100     0.956
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].out[0] (.names)                             0.235     1.191
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].in[1] (.names)                        0.335     1.526
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].out[0] (.names)                       0.235     1.761
$auto$simplemap.cc:117:simplemap_reduce$11435.in[0] (.names)                                  0.100     1.861
$auto$simplemap.cc:117:simplemap_reduce$11435.out[0] (.names)                                 0.235     2.096
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].in[0] (.names)                            0.100     2.196
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].out[0] (.names)                           0.235     2.431
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].in[1] (.names)                              0.100     2.531
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].out[0] (.names)                             0.235     2.766
$not~461^Y~0.in[0] (.names)                                                                   0.100     2.866
$not~461^Y~0.out[0] (.names)                                                                  0.235     3.101
$mux~675^Y~0.in[1] (.names)                                                                   0.100     3.201
$mux~675^Y~0.out[0] (.names)                                                                  0.235     3.436
$add~1^ADD~14-1[0].b[0] (adder)                                                               0.671     4.107
$add~1^ADD~14-1[0].sumout[0] (adder)                                                          0.300     4.407
$add~0^ADD~13-1[0].a[0] (adder)                                                               0.525     4.932
$add~0^ADD~13-1[0].cout[0] (adder)                                                            0.300     5.232
$add~0^ADD~13-2[0].cin[0] (adder)                                                             0.000     5.232
$add~0^ADD~13-2[0].sumout[0] (adder)                                                          0.300     5.532
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].in[0] (.names)                              0.472     6.004
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].out[0] (.names)                             0.235     6.239
$reduce_bool~449^Y~0.in[1] (.names)                                                           0.329     6.568
$reduce_bool~449^Y~0.out[0] (.names)                                                          0.235     6.803
$logic_and~328^Y~0.in[1] (.names)                                                             0.100     6.903
$logic_and~328^Y~0.out[0] (.names)                                                            0.235     7.138
$logic_or~414^Y~0.in[0] (.names)                                                              0.100     7.238
$logic_or~414^Y~0.out[0] (.names)                                                             0.235     7.473
$logic_not~383^Y~0.in[0] (.names)                                                             0.100     7.573
$logic_not~383^Y~0.out[0] (.names)                                                            0.235     7.808
$logic_and~315^Y~0.in[1] (.names)                                                             0.470     8.279
$logic_and~315^Y~0.out[0] (.names)                                                            0.235     8.514
$mux~521^Y~0.in[0] (.names)                                                                   0.100     8.614
$mux~521^Y~0.out[0] (.names)                                                                  0.235     8.849
$mux~522^Y~0.in[0] (.names)                                                                   0.100     8.949
$mux~522^Y~0.out[0] (.names)                                                                  0.235     9.184
$mux~523^Y~0.in[1] (.names)                                                                   0.100     9.284
$mux~523^Y~0.out[0] (.names)                                                                  0.235     9.519
$or~519^Y~0.in[0] (.names)                                                                    0.332     9.851
$or~519^Y~0.out[0] (.names)                                                                   0.235    10.086
$mux~520^Y~0.in[1] (.names)                                                                   0.100    10.186
$mux~520^Y~0.out[0] (.names)                                                                  0.235    10.421
$logic_or~421^Y~0.in[0] (.names)                                                              0.100    10.521
$logic_or~421^Y~0.out[0] (.names)                                                             0.235    10.756
$logic_or~419^Y~0.in[0] (.names)                                                              0.612    11.368
$logic_or~419^Y~0.out[0] (.names)                                                             0.235    11.603
$logic_or~420^Y~0.in[1] (.names)                                                              0.100    11.703
$logic_or~420^Y~0.out[0] (.names)                                                             0.235    11.938
$logic_not~388^Y~0.in[0] (.names)                                                             0.100    12.038
$logic_not~388^Y~0.out[0] (.names)                                                            0.235    12.273
$logic_and~359^Y~0.in[1] (.names)                                                             0.100    12.373
$logic_and~359^Y~0.out[0] (.names)                                                            0.235    12.608
$logic_and~360^Y~0.in[0] (.names)                                                             0.100    12.708
$logic_and~360^Y~0.out[0] (.names)                                                            0.235    12.943
$logic_and~318^Y~0.in[1] (.names)                                                             0.100    13.043
$logic_and~318^Y~0.out[0] (.names)                                                            0.235    13.278
$or~533^Y~0.in[1] (.names)                                                                    0.100    13.378
$or~533^Y~0.out[0] (.names)                                                                   0.235    13.613
$logic_or~423^Y~0.in[1] (.names)                                                              0.100    13.713
$logic_or~423^Y~0.out[0] (.names)                                                             0.235    13.948
$logic_or~424^Y~0.in[0] (.names)                                                              0.618    14.566
$logic_or~424^Y~0.out[0] (.names)                                                             0.235    14.801
$logic_and~369^Y~0.in[1] (.names)                                                             0.100    14.901
$logic_and~369^Y~0.out[0] (.names)                                                            0.235    15.136
$reduce_bool~131^Y~0.in[1] (.names)                                                           0.100    15.236
$reduce_bool~131^Y~0.out[0] (.names)                                                          0.235    15.471
$auto$rtlil.cc:2607:MuxGate$14542.in[2] (.names)                                              0.310    15.781
$auto$rtlil.cc:2607:MuxGate$14542.out[0] (.names)                                             0.235    16.016
$dffe~116^Q~26.D[0] (.latch)                                                                  0.000    16.016
data arrival time                                                                                      16.016

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$dffe~116^Q~26.clk[0] (.latch)                                                                0.042     0.042
clock uncertainty                                                                             0.000     0.042
cell setup time                                                                              -0.066    -0.024
data required time                                                                                     -0.024
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -0.024
data arrival time                                                                                     -16.016
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -16.039


#Path 27
Startpoint: $auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch clocked by clk)
Endpoint  : $dffe~116^Q~18.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$simplemap.cc:240:simplemap_eqne$7042[1].clk[0] (.latch)                                 0.042     0.042
$auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch) [clock-to-output]                 0.124     0.166
$auto$rtlil.cc:2598:NotGate$12924.in[0] (.names)                                              0.120     0.286
$auto$rtlil.cc:2598:NotGate$12924.out[0] (.names)                                             0.235     0.521
$auto$simplemap.cc:246:simplemap_eqne$7056.in[1] (.names)                                     0.100     0.621
$auto$simplemap.cc:246:simplemap_eqne$7056.out[0] (.names)                                    0.235     0.856
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].in[0] (.names)                              0.100     0.956
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].out[0] (.names)                             0.235     1.191
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].in[1] (.names)                        0.335     1.526
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].out[0] (.names)                       0.235     1.761
$auto$simplemap.cc:117:simplemap_reduce$11435.in[0] (.names)                                  0.100     1.861
$auto$simplemap.cc:117:simplemap_reduce$11435.out[0] (.names)                                 0.235     2.096
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].in[0] (.names)                            0.100     2.196
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].out[0] (.names)                           0.235     2.431
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].in[1] (.names)                              0.100     2.531
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].out[0] (.names)                             0.235     2.766
$not~461^Y~0.in[0] (.names)                                                                   0.100     2.866
$not~461^Y~0.out[0] (.names)                                                                  0.235     3.101
$mux~675^Y~0.in[1] (.names)                                                                   0.100     3.201
$mux~675^Y~0.out[0] (.names)                                                                  0.235     3.436
$add~1^ADD~14-1[0].b[0] (adder)                                                               0.671     4.107
$add~1^ADD~14-1[0].sumout[0] (adder)                                                          0.300     4.407
$add~0^ADD~13-1[0].a[0] (adder)                                                               0.525     4.932
$add~0^ADD~13-1[0].cout[0] (adder)                                                            0.300     5.232
$add~0^ADD~13-2[0].cin[0] (adder)                                                             0.000     5.232
$add~0^ADD~13-2[0].sumout[0] (adder)                                                          0.300     5.532
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].in[0] (.names)                              0.472     6.004
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].out[0] (.names)                             0.235     6.239
$reduce_bool~449^Y~0.in[1] (.names)                                                           0.329     6.568
$reduce_bool~449^Y~0.out[0] (.names)                                                          0.235     6.803
$logic_and~328^Y~0.in[1] (.names)                                                             0.100     6.903
$logic_and~328^Y~0.out[0] (.names)                                                            0.235     7.138
$logic_or~414^Y~0.in[0] (.names)                                                              0.100     7.238
$logic_or~414^Y~0.out[0] (.names)                                                             0.235     7.473
$logic_not~383^Y~0.in[0] (.names)                                                             0.100     7.573
$logic_not~383^Y~0.out[0] (.names)                                                            0.235     7.808
$logic_and~315^Y~0.in[1] (.names)                                                             0.470     8.279
$logic_and~315^Y~0.out[0] (.names)                                                            0.235     8.514
$mux~521^Y~0.in[0] (.names)                                                                   0.100     8.614
$mux~521^Y~0.out[0] (.names)                                                                  0.235     8.849
$mux~522^Y~0.in[0] (.names)                                                                   0.100     8.949
$mux~522^Y~0.out[0] (.names)                                                                  0.235     9.184
$mux~523^Y~0.in[1] (.names)                                                                   0.100     9.284
$mux~523^Y~0.out[0] (.names)                                                                  0.235     9.519
$or~519^Y~0.in[0] (.names)                                                                    0.332     9.851
$or~519^Y~0.out[0] (.names)                                                                   0.235    10.086
$mux~520^Y~0.in[1] (.names)                                                                   0.100    10.186
$mux~520^Y~0.out[0] (.names)                                                                  0.235    10.421
$logic_or~421^Y~0.in[0] (.names)                                                              0.100    10.521
$logic_or~421^Y~0.out[0] (.names)                                                             0.235    10.756
$logic_or~419^Y~0.in[0] (.names)                                                              0.612    11.368
$logic_or~419^Y~0.out[0] (.names)                                                             0.235    11.603
$logic_or~420^Y~0.in[1] (.names)                                                              0.100    11.703
$logic_or~420^Y~0.out[0] (.names)                                                             0.235    11.938
$logic_not~388^Y~0.in[0] (.names)                                                             0.100    12.038
$logic_not~388^Y~0.out[0] (.names)                                                            0.235    12.273
$logic_and~359^Y~0.in[1] (.names)                                                             0.100    12.373
$logic_and~359^Y~0.out[0] (.names)                                                            0.235    12.608
$logic_and~360^Y~0.in[0] (.names)                                                             0.100    12.708
$logic_and~360^Y~0.out[0] (.names)                                                            0.235    12.943
$logic_and~318^Y~0.in[1] (.names)                                                             0.100    13.043
$logic_and~318^Y~0.out[0] (.names)                                                            0.235    13.278
$or~533^Y~0.in[1] (.names)                                                                    0.100    13.378
$or~533^Y~0.out[0] (.names)                                                                   0.235    13.613
$logic_or~423^Y~0.in[1] (.names)                                                              0.100    13.713
$logic_or~423^Y~0.out[0] (.names)                                                             0.235    13.948
$logic_or~424^Y~0.in[0] (.names)                                                              0.618    14.566
$logic_or~424^Y~0.out[0] (.names)                                                             0.235    14.801
$logic_and~369^Y~0.in[1] (.names)                                                             0.100    14.901
$logic_and~369^Y~0.out[0] (.names)                                                            0.235    15.136
$reduce_bool~131^Y~0.in[1] (.names)                                                           0.100    15.236
$reduce_bool~131^Y~0.out[0] (.names)                                                          0.235    15.471
$auto$rtlil.cc:2607:MuxGate$14526.in[2] (.names)                                              0.310    15.781
$auto$rtlil.cc:2607:MuxGate$14526.out[0] (.names)                                             0.235    16.016
$dffe~116^Q~18.D[0] (.latch)                                                                  0.000    16.016
data arrival time                                                                                      16.016

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$dffe~116^Q~18.clk[0] (.latch)                                                                0.042     0.042
clock uncertainty                                                                             0.000     0.042
cell setup time                                                                              -0.066    -0.024
data required time                                                                                     -0.024
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -0.024
data arrival time                                                                                     -16.016
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -16.039


#Path 28
Startpoint: $auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch clocked by clk)
Endpoint  : $dffe~116^Q~7.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$simplemap.cc:240:simplemap_eqne$7042[1].clk[0] (.latch)                                 0.042     0.042
$auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch) [clock-to-output]                 0.124     0.166
$auto$rtlil.cc:2598:NotGate$12924.in[0] (.names)                                              0.120     0.286
$auto$rtlil.cc:2598:NotGate$12924.out[0] (.names)                                             0.235     0.521
$auto$simplemap.cc:246:simplemap_eqne$7056.in[1] (.names)                                     0.100     0.621
$auto$simplemap.cc:246:simplemap_eqne$7056.out[0] (.names)                                    0.235     0.856
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].in[0] (.names)                              0.100     0.956
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].out[0] (.names)                             0.235     1.191
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].in[1] (.names)                        0.335     1.526
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].out[0] (.names)                       0.235     1.761
$auto$simplemap.cc:117:simplemap_reduce$11435.in[0] (.names)                                  0.100     1.861
$auto$simplemap.cc:117:simplemap_reduce$11435.out[0] (.names)                                 0.235     2.096
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].in[0] (.names)                            0.100     2.196
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].out[0] (.names)                           0.235     2.431
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].in[1] (.names)                              0.100     2.531
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].out[0] (.names)                             0.235     2.766
$not~461^Y~0.in[0] (.names)                                                                   0.100     2.866
$not~461^Y~0.out[0] (.names)                                                                  0.235     3.101
$mux~675^Y~0.in[1] (.names)                                                                   0.100     3.201
$mux~675^Y~0.out[0] (.names)                                                                  0.235     3.436
$add~1^ADD~14-1[0].b[0] (adder)                                                               0.671     4.107
$add~1^ADD~14-1[0].sumout[0] (adder)                                                          0.300     4.407
$add~0^ADD~13-1[0].a[0] (adder)                                                               0.525     4.932
$add~0^ADD~13-1[0].cout[0] (adder)                                                            0.300     5.232
$add~0^ADD~13-2[0].cin[0] (adder)                                                             0.000     5.232
$add~0^ADD~13-2[0].sumout[0] (adder)                                                          0.300     5.532
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].in[0] (.names)                              0.472     6.004
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].out[0] (.names)                             0.235     6.239
$reduce_bool~449^Y~0.in[1] (.names)                                                           0.329     6.568
$reduce_bool~449^Y~0.out[0] (.names)                                                          0.235     6.803
$logic_and~328^Y~0.in[1] (.names)                                                             0.100     6.903
$logic_and~328^Y~0.out[0] (.names)                                                            0.235     7.138
$logic_or~414^Y~0.in[0] (.names)                                                              0.100     7.238
$logic_or~414^Y~0.out[0] (.names)                                                             0.235     7.473
$logic_not~383^Y~0.in[0] (.names)                                                             0.100     7.573
$logic_not~383^Y~0.out[0] (.names)                                                            0.235     7.808
$logic_and~315^Y~0.in[1] (.names)                                                             0.470     8.279
$logic_and~315^Y~0.out[0] (.names)                                                            0.235     8.514
$mux~521^Y~0.in[0] (.names)                                                                   0.100     8.614
$mux~521^Y~0.out[0] (.names)                                                                  0.235     8.849
$mux~522^Y~0.in[0] (.names)                                                                   0.100     8.949
$mux~522^Y~0.out[0] (.names)                                                                  0.235     9.184
$mux~523^Y~0.in[1] (.names)                                                                   0.100     9.284
$mux~523^Y~0.out[0] (.names)                                                                  0.235     9.519
$or~519^Y~0.in[0] (.names)                                                                    0.332     9.851
$or~519^Y~0.out[0] (.names)                                                                   0.235    10.086
$mux~520^Y~0.in[1] (.names)                                                                   0.100    10.186
$mux~520^Y~0.out[0] (.names)                                                                  0.235    10.421
$logic_or~421^Y~0.in[0] (.names)                                                              0.100    10.521
$logic_or~421^Y~0.out[0] (.names)                                                             0.235    10.756
$logic_or~419^Y~0.in[0] (.names)                                                              0.612    11.368
$logic_or~419^Y~0.out[0] (.names)                                                             0.235    11.603
$logic_or~420^Y~0.in[1] (.names)                                                              0.100    11.703
$logic_or~420^Y~0.out[0] (.names)                                                             0.235    11.938
$logic_not~388^Y~0.in[0] (.names)                                                             0.100    12.038
$logic_not~388^Y~0.out[0] (.names)                                                            0.235    12.273
$logic_and~359^Y~0.in[1] (.names)                                                             0.100    12.373
$logic_and~359^Y~0.out[0] (.names)                                                            0.235    12.608
$logic_and~360^Y~0.in[0] (.names)                                                             0.100    12.708
$logic_and~360^Y~0.out[0] (.names)                                                            0.235    12.943
$logic_and~318^Y~0.in[1] (.names)                                                             0.100    13.043
$logic_and~318^Y~0.out[0] (.names)                                                            0.235    13.278
$or~533^Y~0.in[1] (.names)                                                                    0.100    13.378
$or~533^Y~0.out[0] (.names)                                                                   0.235    13.613
$logic_or~423^Y~0.in[1] (.names)                                                              0.100    13.713
$logic_or~423^Y~0.out[0] (.names)                                                             0.235    13.948
$logic_or~424^Y~0.in[0] (.names)                                                              0.618    14.566
$logic_or~424^Y~0.out[0] (.names)                                                             0.235    14.801
$logic_and~369^Y~0.in[1] (.names)                                                             0.100    14.901
$logic_and~369^Y~0.out[0] (.names)                                                            0.235    15.136
$reduce_bool~131^Y~0.in[1] (.names)                                                           0.100    15.236
$reduce_bool~131^Y~0.out[0] (.names)                                                          0.235    15.471
$auto$rtlil.cc:2607:MuxGate$14504.in[2] (.names)                                              0.310    15.781
$auto$rtlil.cc:2607:MuxGate$14504.out[0] (.names)                                             0.235    16.016
$dffe~116^Q~7.D[0] (.latch)                                                                   0.000    16.016
data arrival time                                                                                      16.016

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$dffe~116^Q~7.clk[0] (.latch)                                                                 0.042     0.042
clock uncertainty                                                                             0.000     0.042
cell setup time                                                                              -0.066    -0.024
data required time                                                                                     -0.024
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -0.024
data arrival time                                                                                     -16.016
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -16.039


#Path 29
Startpoint: $auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch clocked by clk)
Endpoint  : $dffe~116^Q~1.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$simplemap.cc:240:simplemap_eqne$7042[1].clk[0] (.latch)                                 0.042     0.042
$auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch) [clock-to-output]                 0.124     0.166
$auto$rtlil.cc:2598:NotGate$12924.in[0] (.names)                                              0.120     0.286
$auto$rtlil.cc:2598:NotGate$12924.out[0] (.names)                                             0.235     0.521
$auto$simplemap.cc:246:simplemap_eqne$7056.in[1] (.names)                                     0.100     0.621
$auto$simplemap.cc:246:simplemap_eqne$7056.out[0] (.names)                                    0.235     0.856
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].in[0] (.names)                              0.100     0.956
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].out[0] (.names)                             0.235     1.191
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].in[1] (.names)                        0.335     1.526
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].out[0] (.names)                       0.235     1.761
$auto$simplemap.cc:117:simplemap_reduce$11435.in[0] (.names)                                  0.100     1.861
$auto$simplemap.cc:117:simplemap_reduce$11435.out[0] (.names)                                 0.235     2.096
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].in[0] (.names)                            0.100     2.196
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].out[0] (.names)                           0.235     2.431
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].in[1] (.names)                              0.100     2.531
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].out[0] (.names)                             0.235     2.766
$not~461^Y~0.in[0] (.names)                                                                   0.100     2.866
$not~461^Y~0.out[0] (.names)                                                                  0.235     3.101
$mux~675^Y~0.in[1] (.names)                                                                   0.100     3.201
$mux~675^Y~0.out[0] (.names)                                                                  0.235     3.436
$add~1^ADD~14-1[0].b[0] (adder)                                                               0.671     4.107
$add~1^ADD~14-1[0].sumout[0] (adder)                                                          0.300     4.407
$add~0^ADD~13-1[0].a[0] (adder)                                                               0.525     4.932
$add~0^ADD~13-1[0].cout[0] (adder)                                                            0.300     5.232
$add~0^ADD~13-2[0].cin[0] (adder)                                                             0.000     5.232
$add~0^ADD~13-2[0].sumout[0] (adder)                                                          0.300     5.532
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].in[0] (.names)                              0.472     6.004
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].out[0] (.names)                             0.235     6.239
$reduce_bool~449^Y~0.in[1] (.names)                                                           0.329     6.568
$reduce_bool~449^Y~0.out[0] (.names)                                                          0.235     6.803
$logic_and~328^Y~0.in[1] (.names)                                                             0.100     6.903
$logic_and~328^Y~0.out[0] (.names)                                                            0.235     7.138
$logic_or~414^Y~0.in[0] (.names)                                                              0.100     7.238
$logic_or~414^Y~0.out[0] (.names)                                                             0.235     7.473
$logic_not~383^Y~0.in[0] (.names)                                                             0.100     7.573
$logic_not~383^Y~0.out[0] (.names)                                                            0.235     7.808
$logic_and~315^Y~0.in[1] (.names)                                                             0.470     8.279
$logic_and~315^Y~0.out[0] (.names)                                                            0.235     8.514
$mux~521^Y~0.in[0] (.names)                                                                   0.100     8.614
$mux~521^Y~0.out[0] (.names)                                                                  0.235     8.849
$mux~522^Y~0.in[0] (.names)                                                                   0.100     8.949
$mux~522^Y~0.out[0] (.names)                                                                  0.235     9.184
$mux~523^Y~0.in[1] (.names)                                                                   0.100     9.284
$mux~523^Y~0.out[0] (.names)                                                                  0.235     9.519
$or~519^Y~0.in[0] (.names)                                                                    0.332     9.851
$or~519^Y~0.out[0] (.names)                                                                   0.235    10.086
$mux~520^Y~0.in[1] (.names)                                                                   0.100    10.186
$mux~520^Y~0.out[0] (.names)                                                                  0.235    10.421
$logic_or~421^Y~0.in[0] (.names)                                                              0.100    10.521
$logic_or~421^Y~0.out[0] (.names)                                                             0.235    10.756
$logic_or~419^Y~0.in[0] (.names)                                                              0.612    11.368
$logic_or~419^Y~0.out[0] (.names)                                                             0.235    11.603
$logic_or~420^Y~0.in[1] (.names)                                                              0.100    11.703
$logic_or~420^Y~0.out[0] (.names)                                                             0.235    11.938
$logic_not~388^Y~0.in[0] (.names)                                                             0.100    12.038
$logic_not~388^Y~0.out[0] (.names)                                                            0.235    12.273
$logic_and~359^Y~0.in[1] (.names)                                                             0.100    12.373
$logic_and~359^Y~0.out[0] (.names)                                                            0.235    12.608
$logic_and~360^Y~0.in[0] (.names)                                                             0.100    12.708
$logic_and~360^Y~0.out[0] (.names)                                                            0.235    12.943
$logic_and~318^Y~0.in[1] (.names)                                                             0.100    13.043
$logic_and~318^Y~0.out[0] (.names)                                                            0.235    13.278
$or~533^Y~0.in[1] (.names)                                                                    0.100    13.378
$or~533^Y~0.out[0] (.names)                                                                   0.235    13.613
$logic_or~423^Y~0.in[1] (.names)                                                              0.100    13.713
$logic_or~423^Y~0.out[0] (.names)                                                             0.235    13.948
$logic_or~424^Y~0.in[0] (.names)                                                              0.618    14.566
$logic_or~424^Y~0.out[0] (.names)                                                             0.235    14.801
$logic_and~369^Y~0.in[1] (.names)                                                             0.100    14.901
$logic_and~369^Y~0.out[0] (.names)                                                            0.235    15.136
$reduce_bool~131^Y~0.in[1] (.names)                                                           0.100    15.236
$reduce_bool~131^Y~0.out[0] (.names)                                                          0.235    15.471
$auto$rtlil.cc:2607:MuxGate$14492.in[2] (.names)                                              0.310    15.781
$auto$rtlil.cc:2607:MuxGate$14492.out[0] (.names)                                             0.235    16.016
$dffe~116^Q~1.D[0] (.latch)                                                                   0.000    16.016
data arrival time                                                                                      16.016

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$dffe~116^Q~1.clk[0] (.latch)                                                                 0.042     0.042
clock uncertainty                                                                             0.000     0.042
cell setup time                                                                              -0.066    -0.024
data required time                                                                                     -0.024
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -0.024
data arrival time                                                                                     -16.016
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -16.039


#Path 30
Startpoint: $auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch clocked by clk)
Endpoint  : $dffe~116^Q~19.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$simplemap.cc:240:simplemap_eqne$7042[1].clk[0] (.latch)                                 0.042     0.042
$auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch) [clock-to-output]                 0.124     0.166
$auto$rtlil.cc:2598:NotGate$12924.in[0] (.names)                                              0.120     0.286
$auto$rtlil.cc:2598:NotGate$12924.out[0] (.names)                                             0.235     0.521
$auto$simplemap.cc:246:simplemap_eqne$7056.in[1] (.names)                                     0.100     0.621
$auto$simplemap.cc:246:simplemap_eqne$7056.out[0] (.names)                                    0.235     0.856
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].in[0] (.names)                              0.100     0.956
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].out[0] (.names)                             0.235     1.191
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].in[1] (.names)                        0.335     1.526
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].out[0] (.names)                       0.235     1.761
$auto$simplemap.cc:117:simplemap_reduce$11435.in[0] (.names)                                  0.100     1.861
$auto$simplemap.cc:117:simplemap_reduce$11435.out[0] (.names)                                 0.235     2.096
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].in[0] (.names)                            0.100     2.196
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].out[0] (.names)                           0.235     2.431
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].in[1] (.names)                              0.100     2.531
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].out[0] (.names)                             0.235     2.766
$not~461^Y~0.in[0] (.names)                                                                   0.100     2.866
$not~461^Y~0.out[0] (.names)                                                                  0.235     3.101
$mux~675^Y~0.in[1] (.names)                                                                   0.100     3.201
$mux~675^Y~0.out[0] (.names)                                                                  0.235     3.436
$add~1^ADD~14-1[0].b[0] (adder)                                                               0.671     4.107
$add~1^ADD~14-1[0].sumout[0] (adder)                                                          0.300     4.407
$add~0^ADD~13-1[0].a[0] (adder)                                                               0.525     4.932
$add~0^ADD~13-1[0].cout[0] (adder)                                                            0.300     5.232
$add~0^ADD~13-2[0].cin[0] (adder)                                                             0.000     5.232
$add~0^ADD~13-2[0].sumout[0] (adder)                                                          0.300     5.532
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].in[0] (.names)                              0.472     6.004
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].out[0] (.names)                             0.235     6.239
$reduce_bool~449^Y~0.in[1] (.names)                                                           0.329     6.568
$reduce_bool~449^Y~0.out[0] (.names)                                                          0.235     6.803
$logic_and~328^Y~0.in[1] (.names)                                                             0.100     6.903
$logic_and~328^Y~0.out[0] (.names)                                                            0.235     7.138
$logic_or~414^Y~0.in[0] (.names)                                                              0.100     7.238
$logic_or~414^Y~0.out[0] (.names)                                                             0.235     7.473
$logic_not~383^Y~0.in[0] (.names)                                                             0.100     7.573
$logic_not~383^Y~0.out[0] (.names)                                                            0.235     7.808
$logic_and~315^Y~0.in[1] (.names)                                                             0.470     8.279
$logic_and~315^Y~0.out[0] (.names)                                                            0.235     8.514
$mux~521^Y~0.in[0] (.names)                                                                   0.100     8.614
$mux~521^Y~0.out[0] (.names)                                                                  0.235     8.849
$mux~522^Y~0.in[0] (.names)                                                                   0.100     8.949
$mux~522^Y~0.out[0] (.names)                                                                  0.235     9.184
$mux~523^Y~0.in[1] (.names)                                                                   0.100     9.284
$mux~523^Y~0.out[0] (.names)                                                                  0.235     9.519
$or~519^Y~0.in[0] (.names)                                                                    0.332     9.851
$or~519^Y~0.out[0] (.names)                                                                   0.235    10.086
$mux~520^Y~0.in[1] (.names)                                                                   0.100    10.186
$mux~520^Y~0.out[0] (.names)                                                                  0.235    10.421
$logic_or~421^Y~0.in[0] (.names)                                                              0.100    10.521
$logic_or~421^Y~0.out[0] (.names)                                                             0.235    10.756
$logic_or~419^Y~0.in[0] (.names)                                                              0.612    11.368
$logic_or~419^Y~0.out[0] (.names)                                                             0.235    11.603
$logic_or~420^Y~0.in[1] (.names)                                                              0.100    11.703
$logic_or~420^Y~0.out[0] (.names)                                                             0.235    11.938
$logic_not~388^Y~0.in[0] (.names)                                                             0.100    12.038
$logic_not~388^Y~0.out[0] (.names)                                                            0.235    12.273
$logic_and~359^Y~0.in[1] (.names)                                                             0.100    12.373
$logic_and~359^Y~0.out[0] (.names)                                                            0.235    12.608
$logic_and~360^Y~0.in[0] (.names)                                                             0.100    12.708
$logic_and~360^Y~0.out[0] (.names)                                                            0.235    12.943
$logic_and~318^Y~0.in[1] (.names)                                                             0.100    13.043
$logic_and~318^Y~0.out[0] (.names)                                                            0.235    13.278
$or~533^Y~0.in[1] (.names)                                                                    0.100    13.378
$or~533^Y~0.out[0] (.names)                                                                   0.235    13.613
$logic_or~423^Y~0.in[1] (.names)                                                              0.100    13.713
$logic_or~423^Y~0.out[0] (.names)                                                             0.235    13.948
$logic_or~424^Y~0.in[0] (.names)                                                              0.618    14.566
$logic_or~424^Y~0.out[0] (.names)                                                             0.235    14.801
$logic_and~369^Y~0.in[1] (.names)                                                             0.100    14.901
$logic_and~369^Y~0.out[0] (.names)                                                            0.235    15.136
$reduce_bool~131^Y~0.in[1] (.names)                                                           0.100    15.236
$reduce_bool~131^Y~0.out[0] (.names)                                                          0.235    15.471
$auto$rtlil.cc:2607:MuxGate$14528.in[2] (.names)                                              0.100    15.571
$auto$rtlil.cc:2607:MuxGate$14528.out[0] (.names)                                             0.235    15.806
$dffe~116^Q~19.D[0] (.latch)                                                                  0.000    15.806
data arrival time                                                                                      15.806

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$dffe~116^Q~19.clk[0] (.latch)                                                                0.042     0.042
clock uncertainty                                                                             0.000     0.042
cell setup time                                                                              -0.066    -0.024
data required time                                                                                     -0.024
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -0.024
data arrival time                                                                                     -15.806
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -15.830


#Path 31
Startpoint: $auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch clocked by clk)
Endpoint  : $dffe~116^Q~27.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$simplemap.cc:240:simplemap_eqne$7042[1].clk[0] (.latch)                                 0.042     0.042
$auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch) [clock-to-output]                 0.124     0.166
$auto$rtlil.cc:2598:NotGate$12924.in[0] (.names)                                              0.120     0.286
$auto$rtlil.cc:2598:NotGate$12924.out[0] (.names)                                             0.235     0.521
$auto$simplemap.cc:246:simplemap_eqne$7056.in[1] (.names)                                     0.100     0.621
$auto$simplemap.cc:246:simplemap_eqne$7056.out[0] (.names)                                    0.235     0.856
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].in[0] (.names)                              0.100     0.956
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].out[0] (.names)                             0.235     1.191
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].in[1] (.names)                        0.335     1.526
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].out[0] (.names)                       0.235     1.761
$auto$simplemap.cc:117:simplemap_reduce$11435.in[0] (.names)                                  0.100     1.861
$auto$simplemap.cc:117:simplemap_reduce$11435.out[0] (.names)                                 0.235     2.096
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].in[0] (.names)                            0.100     2.196
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].out[0] (.names)                           0.235     2.431
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].in[1] (.names)                              0.100     2.531
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].out[0] (.names)                             0.235     2.766
$not~461^Y~0.in[0] (.names)                                                                   0.100     2.866
$not~461^Y~0.out[0] (.names)                                                                  0.235     3.101
$mux~675^Y~0.in[1] (.names)                                                                   0.100     3.201
$mux~675^Y~0.out[0] (.names)                                                                  0.235     3.436
$add~1^ADD~14-1[0].b[0] (adder)                                                               0.671     4.107
$add~1^ADD~14-1[0].sumout[0] (adder)                                                          0.300     4.407
$add~0^ADD~13-1[0].a[0] (adder)                                                               0.525     4.932
$add~0^ADD~13-1[0].cout[0] (adder)                                                            0.300     5.232
$add~0^ADD~13-2[0].cin[0] (adder)                                                             0.000     5.232
$add~0^ADD~13-2[0].sumout[0] (adder)                                                          0.300     5.532
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].in[0] (.names)                              0.472     6.004
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].out[0] (.names)                             0.235     6.239
$reduce_bool~449^Y~0.in[1] (.names)                                                           0.329     6.568
$reduce_bool~449^Y~0.out[0] (.names)                                                          0.235     6.803
$logic_and~328^Y~0.in[1] (.names)                                                             0.100     6.903
$logic_and~328^Y~0.out[0] (.names)                                                            0.235     7.138
$logic_or~414^Y~0.in[0] (.names)                                                              0.100     7.238
$logic_or~414^Y~0.out[0] (.names)                                                             0.235     7.473
$logic_not~383^Y~0.in[0] (.names)                                                             0.100     7.573
$logic_not~383^Y~0.out[0] (.names)                                                            0.235     7.808
$logic_and~315^Y~0.in[1] (.names)                                                             0.470     8.279
$logic_and~315^Y~0.out[0] (.names)                                                            0.235     8.514
$mux~521^Y~0.in[0] (.names)                                                                   0.100     8.614
$mux~521^Y~0.out[0] (.names)                                                                  0.235     8.849
$mux~522^Y~0.in[0] (.names)                                                                   0.100     8.949
$mux~522^Y~0.out[0] (.names)                                                                  0.235     9.184
$mux~523^Y~0.in[1] (.names)                                                                   0.100     9.284
$mux~523^Y~0.out[0] (.names)                                                                  0.235     9.519
$or~519^Y~0.in[0] (.names)                                                                    0.332     9.851
$or~519^Y~0.out[0] (.names)                                                                   0.235    10.086
$mux~520^Y~0.in[1] (.names)                                                                   0.100    10.186
$mux~520^Y~0.out[0] (.names)                                                                  0.235    10.421
$logic_or~421^Y~0.in[0] (.names)                                                              0.100    10.521
$logic_or~421^Y~0.out[0] (.names)                                                             0.235    10.756
$logic_or~419^Y~0.in[0] (.names)                                                              0.612    11.368
$logic_or~419^Y~0.out[0] (.names)                                                             0.235    11.603
$logic_or~420^Y~0.in[1] (.names)                                                              0.100    11.703
$logic_or~420^Y~0.out[0] (.names)                                                             0.235    11.938
$logic_not~388^Y~0.in[0] (.names)                                                             0.100    12.038
$logic_not~388^Y~0.out[0] (.names)                                                            0.235    12.273
$logic_and~359^Y~0.in[1] (.names)                                                             0.100    12.373
$logic_and~359^Y~0.out[0] (.names)                                                            0.235    12.608
$logic_and~360^Y~0.in[0] (.names)                                                             0.100    12.708
$logic_and~360^Y~0.out[0] (.names)                                                            0.235    12.943
$logic_and~318^Y~0.in[1] (.names)                                                             0.100    13.043
$logic_and~318^Y~0.out[0] (.names)                                                            0.235    13.278
$or~533^Y~0.in[1] (.names)                                                                    0.100    13.378
$or~533^Y~0.out[0] (.names)                                                                   0.235    13.613
$logic_or~423^Y~0.in[1] (.names)                                                              0.100    13.713
$logic_or~423^Y~0.out[0] (.names)                                                             0.235    13.948
$logic_or~424^Y~0.in[0] (.names)                                                              0.618    14.566
$logic_or~424^Y~0.out[0] (.names)                                                             0.235    14.801
$logic_and~369^Y~0.in[1] (.names)                                                             0.100    14.901
$logic_and~369^Y~0.out[0] (.names)                                                            0.235    15.136
$reduce_bool~131^Y~0.in[1] (.names)                                                           0.100    15.236
$reduce_bool~131^Y~0.out[0] (.names)                                                          0.235    15.471
$auto$rtlil.cc:2607:MuxGate$14544.in[2] (.names)                                              0.100    15.571
$auto$rtlil.cc:2607:MuxGate$14544.out[0] (.names)                                             0.235    15.806
$dffe~116^Q~27.D[0] (.latch)                                                                  0.000    15.806
data arrival time                                                                                      15.806

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$dffe~116^Q~27.clk[0] (.latch)                                                                0.042     0.042
clock uncertainty                                                                             0.000     0.042
cell setup time                                                                              -0.066    -0.024
data required time                                                                                     -0.024
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -0.024
data arrival time                                                                                     -15.806
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -15.830


#Path 32
Startpoint: $auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch clocked by clk)
Endpoint  : $dffe~116^Q~20.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$simplemap.cc:240:simplemap_eqne$7042[1].clk[0] (.latch)                                 0.042     0.042
$auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch) [clock-to-output]                 0.124     0.166
$auto$rtlil.cc:2598:NotGate$12924.in[0] (.names)                                              0.120     0.286
$auto$rtlil.cc:2598:NotGate$12924.out[0] (.names)                                             0.235     0.521
$auto$simplemap.cc:246:simplemap_eqne$7056.in[1] (.names)                                     0.100     0.621
$auto$simplemap.cc:246:simplemap_eqne$7056.out[0] (.names)                                    0.235     0.856
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].in[0] (.names)                              0.100     0.956
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].out[0] (.names)                             0.235     1.191
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].in[1] (.names)                        0.335     1.526
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].out[0] (.names)                       0.235     1.761
$auto$simplemap.cc:117:simplemap_reduce$11435.in[0] (.names)                                  0.100     1.861
$auto$simplemap.cc:117:simplemap_reduce$11435.out[0] (.names)                                 0.235     2.096
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].in[0] (.names)                            0.100     2.196
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].out[0] (.names)                           0.235     2.431
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].in[1] (.names)                              0.100     2.531
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].out[0] (.names)                             0.235     2.766
$not~461^Y~0.in[0] (.names)                                                                   0.100     2.866
$not~461^Y~0.out[0] (.names)                                                                  0.235     3.101
$mux~675^Y~0.in[1] (.names)                                                                   0.100     3.201
$mux~675^Y~0.out[0] (.names)                                                                  0.235     3.436
$add~1^ADD~14-1[0].b[0] (adder)                                                               0.671     4.107
$add~1^ADD~14-1[0].sumout[0] (adder)                                                          0.300     4.407
$add~0^ADD~13-1[0].a[0] (adder)                                                               0.525     4.932
$add~0^ADD~13-1[0].cout[0] (adder)                                                            0.300     5.232
$add~0^ADD~13-2[0].cin[0] (adder)                                                             0.000     5.232
$add~0^ADD~13-2[0].sumout[0] (adder)                                                          0.300     5.532
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].in[0] (.names)                              0.472     6.004
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].out[0] (.names)                             0.235     6.239
$reduce_bool~449^Y~0.in[1] (.names)                                                           0.329     6.568
$reduce_bool~449^Y~0.out[0] (.names)                                                          0.235     6.803
$logic_and~328^Y~0.in[1] (.names)                                                             0.100     6.903
$logic_and~328^Y~0.out[0] (.names)                                                            0.235     7.138
$logic_or~414^Y~0.in[0] (.names)                                                              0.100     7.238
$logic_or~414^Y~0.out[0] (.names)                                                             0.235     7.473
$logic_not~383^Y~0.in[0] (.names)                                                             0.100     7.573
$logic_not~383^Y~0.out[0] (.names)                                                            0.235     7.808
$logic_and~315^Y~0.in[1] (.names)                                                             0.470     8.279
$logic_and~315^Y~0.out[0] (.names)                                                            0.235     8.514
$mux~521^Y~0.in[0] (.names)                                                                   0.100     8.614
$mux~521^Y~0.out[0] (.names)                                                                  0.235     8.849
$mux~522^Y~0.in[0] (.names)                                                                   0.100     8.949
$mux~522^Y~0.out[0] (.names)                                                                  0.235     9.184
$mux~523^Y~0.in[1] (.names)                                                                   0.100     9.284
$mux~523^Y~0.out[0] (.names)                                                                  0.235     9.519
$or~519^Y~0.in[0] (.names)                                                                    0.332     9.851
$or~519^Y~0.out[0] (.names)                                                                   0.235    10.086
$mux~520^Y~0.in[1] (.names)                                                                   0.100    10.186
$mux~520^Y~0.out[0] (.names)                                                                  0.235    10.421
$logic_or~421^Y~0.in[0] (.names)                                                              0.100    10.521
$logic_or~421^Y~0.out[0] (.names)                                                             0.235    10.756
$logic_or~419^Y~0.in[0] (.names)                                                              0.612    11.368
$logic_or~419^Y~0.out[0] (.names)                                                             0.235    11.603
$logic_or~420^Y~0.in[1] (.names)                                                              0.100    11.703
$logic_or~420^Y~0.out[0] (.names)                                                             0.235    11.938
$logic_not~388^Y~0.in[0] (.names)                                                             0.100    12.038
$logic_not~388^Y~0.out[0] (.names)                                                            0.235    12.273
$logic_and~359^Y~0.in[1] (.names)                                                             0.100    12.373
$logic_and~359^Y~0.out[0] (.names)                                                            0.235    12.608
$logic_and~360^Y~0.in[0] (.names)                                                             0.100    12.708
$logic_and~360^Y~0.out[0] (.names)                                                            0.235    12.943
$logic_and~318^Y~0.in[1] (.names)                                                             0.100    13.043
$logic_and~318^Y~0.out[0] (.names)                                                            0.235    13.278
$or~533^Y~0.in[1] (.names)                                                                    0.100    13.378
$or~533^Y~0.out[0] (.names)                                                                   0.235    13.613
$logic_or~423^Y~0.in[1] (.names)                                                              0.100    13.713
$logic_or~423^Y~0.out[0] (.names)                                                             0.235    13.948
$logic_or~424^Y~0.in[0] (.names)                                                              0.618    14.566
$logic_or~424^Y~0.out[0] (.names)                                                             0.235    14.801
$logic_and~369^Y~0.in[1] (.names)                                                             0.100    14.901
$logic_and~369^Y~0.out[0] (.names)                                                            0.235    15.136
$reduce_bool~131^Y~0.in[1] (.names)                                                           0.100    15.236
$reduce_bool~131^Y~0.out[0] (.names)                                                          0.235    15.471
$auto$rtlil.cc:2607:MuxGate$14530.in[2] (.names)                                              0.100    15.571
$auto$rtlil.cc:2607:MuxGate$14530.out[0] (.names)                                             0.235    15.806
$dffe~116^Q~20.D[0] (.latch)                                                                  0.000    15.806
data arrival time                                                                                      15.806

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$dffe~116^Q~20.clk[0] (.latch)                                                                0.042     0.042
clock uncertainty                                                                             0.000     0.042
cell setup time                                                                              -0.066    -0.024
data required time                                                                                     -0.024
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -0.024
data arrival time                                                                                     -15.806
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -15.830


#Path 33
Startpoint: $auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~104^Q~0.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$simplemap.cc:240:simplemap_eqne$7042[1].clk[0] (.latch)                                 0.042     0.042
$auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch) [clock-to-output]                 0.124     0.166
$auto$rtlil.cc:2598:NotGate$12924.in[0] (.names)                                              0.120     0.286
$auto$rtlil.cc:2598:NotGate$12924.out[0] (.names)                                             0.235     0.521
$auto$simplemap.cc:246:simplemap_eqne$7056.in[1] (.names)                                     0.100     0.621
$auto$simplemap.cc:246:simplemap_eqne$7056.out[0] (.names)                                    0.235     0.856
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].in[0] (.names)                              0.100     0.956
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].out[0] (.names)                             0.235     1.191
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].in[1] (.names)                        0.335     1.526
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].out[0] (.names)                       0.235     1.761
$auto$simplemap.cc:117:simplemap_reduce$11435.in[0] (.names)                                  0.100     1.861
$auto$simplemap.cc:117:simplemap_reduce$11435.out[0] (.names)                                 0.235     2.096
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].in[0] (.names)                            0.100     2.196
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].out[0] (.names)                           0.235     2.431
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].in[1] (.names)                              0.100     2.531
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].out[0] (.names)                             0.235     2.766
$not~461^Y~0.in[0] (.names)                                                                   0.100     2.866
$not~461^Y~0.out[0] (.names)                                                                  0.235     3.101
$mux~675^Y~0.in[1] (.names)                                                                   0.100     3.201
$mux~675^Y~0.out[0] (.names)                                                                  0.235     3.436
$add~1^ADD~14-1[0].b[0] (adder)                                                               0.671     4.107
$add~1^ADD~14-1[0].sumout[0] (adder)                                                          0.300     4.407
$add~0^ADD~13-1[0].a[0] (adder)                                                               0.525     4.932
$add~0^ADD~13-1[0].cout[0] (adder)                                                            0.300     5.232
$add~0^ADD~13-2[0].cin[0] (adder)                                                             0.000     5.232
$add~0^ADD~13-2[0].sumout[0] (adder)                                                          0.300     5.532
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].in[0] (.names)                              0.472     6.004
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].out[0] (.names)                             0.235     6.239
$reduce_bool~449^Y~0.in[1] (.names)                                                           0.329     6.568
$reduce_bool~449^Y~0.out[0] (.names)                                                          0.235     6.803
$logic_and~328^Y~0.in[1] (.names)                                                             0.100     6.903
$logic_and~328^Y~0.out[0] (.names)                                                            0.235     7.138
$logic_or~414^Y~0.in[0] (.names)                                                              0.100     7.238
$logic_or~414^Y~0.out[0] (.names)                                                             0.235     7.473
$logic_not~383^Y~0.in[0] (.names)                                                             0.100     7.573
$logic_not~383^Y~0.out[0] (.names)                                                            0.235     7.808
$logic_and~315^Y~0.in[1] (.names)                                                             0.470     8.279
$logic_and~315^Y~0.out[0] (.names)                                                            0.235     8.514
$mux~521^Y~0.in[0] (.names)                                                                   0.100     8.614
$mux~521^Y~0.out[0] (.names)                                                                  0.235     8.849
$mux~522^Y~0.in[0] (.names)                                                                   0.100     8.949
$mux~522^Y~0.out[0] (.names)                                                                  0.235     9.184
$mux~523^Y~0.in[1] (.names)                                                                   0.100     9.284
$mux~523^Y~0.out[0] (.names)                                                                  0.235     9.519
$or~519^Y~0.in[0] (.names)                                                                    0.332     9.851
$or~519^Y~0.out[0] (.names)                                                                   0.235    10.086
$mux~520^Y~0.in[1] (.names)                                                                   0.100    10.186
$mux~520^Y~0.out[0] (.names)                                                                  0.235    10.421
$logic_or~421^Y~0.in[0] (.names)                                                              0.100    10.521
$logic_or~421^Y~0.out[0] (.names)                                                             0.235    10.756
$logic_or~419^Y~0.in[0] (.names)                                                              0.612    11.368
$logic_or~419^Y~0.out[0] (.names)                                                             0.235    11.603
$logic_or~420^Y~0.in[1] (.names)                                                              0.100    11.703
$logic_or~420^Y~0.out[0] (.names)                                                             0.235    11.938
$logic_not~388^Y~0.in[0] (.names)                                                             0.100    12.038
$logic_not~388^Y~0.out[0] (.names)                                                            0.235    12.273
$logic_and~359^Y~0.in[1] (.names)                                                             0.100    12.373
$logic_and~359^Y~0.out[0] (.names)                                                            0.235    12.608
$logic_and~360^Y~0.in[0] (.names)                                                             0.100    12.708
$logic_and~360^Y~0.out[0] (.names)                                                            0.235    12.943
$logic_and~318^Y~0.in[1] (.names)                                                             0.100    13.043
$logic_and~318^Y~0.out[0] (.names)                                                            0.235    13.278
$or~533^Y~0.in[1] (.names)                                                                    0.100    13.378
$or~533^Y~0.out[0] (.names)                                                                   0.235    13.613
$reduce_or~157^Y~0.in[0] (.names)                                                             0.479    14.092
$reduce_or~157^Y~0.out[0] (.names)                                                            0.235    14.327
$auto$rtlil.cc:2607:MuxGate$13656.in[2] (.names)                                              0.100    14.427
$auto$rtlil.cc:2607:MuxGate$13656.out[0] (.names)                                             0.235    14.662
$sdffe~104^Q~0.D[0] (.latch)                                                                  0.000    14.662
data arrival time                                                                                      14.662

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$sdffe~104^Q~0.clk[0] (.latch)                                                                0.042     0.042
clock uncertainty                                                                             0.000     0.042
cell setup time                                                                              -0.066    -0.024
data required time                                                                                     -0.024
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -0.024
data arrival time                                                                                     -14.662
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -14.686


#Path 34
Startpoint: $auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~103^Q~0.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$simplemap.cc:240:simplemap_eqne$7042[1].clk[0] (.latch)                                 0.042     0.042
$auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch) [clock-to-output]                 0.124     0.166
$auto$rtlil.cc:2598:NotGate$12924.in[0] (.names)                                              0.120     0.286
$auto$rtlil.cc:2598:NotGate$12924.out[0] (.names)                                             0.235     0.521
$auto$simplemap.cc:246:simplemap_eqne$7056.in[1] (.names)                                     0.100     0.621
$auto$simplemap.cc:246:simplemap_eqne$7056.out[0] (.names)                                    0.235     0.856
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].in[0] (.names)                              0.100     0.956
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].out[0] (.names)                             0.235     1.191
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].in[1] (.names)                        0.335     1.526
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].out[0] (.names)                       0.235     1.761
$auto$simplemap.cc:117:simplemap_reduce$11435.in[0] (.names)                                  0.100     1.861
$auto$simplemap.cc:117:simplemap_reduce$11435.out[0] (.names)                                 0.235     2.096
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].in[0] (.names)                            0.100     2.196
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].out[0] (.names)                           0.235     2.431
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].in[1] (.names)                              0.100     2.531
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].out[0] (.names)                             0.235     2.766
$not~461^Y~0.in[0] (.names)                                                                   0.100     2.866
$not~461^Y~0.out[0] (.names)                                                                  0.235     3.101
$mux~675^Y~0.in[1] (.names)                                                                   0.100     3.201
$mux~675^Y~0.out[0] (.names)                                                                  0.235     3.436
$add~1^ADD~14-1[0].b[0] (adder)                                                               0.671     4.107
$add~1^ADD~14-1[0].sumout[0] (adder)                                                          0.300     4.407
$add~0^ADD~13-1[0].a[0] (adder)                                                               0.525     4.932
$add~0^ADD~13-1[0].cout[0] (adder)                                                            0.300     5.232
$add~0^ADD~13-2[0].cin[0] (adder)                                                             0.000     5.232
$add~0^ADD~13-2[0].sumout[0] (adder)                                                          0.300     5.532
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].in[0] (.names)                              0.472     6.004
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].out[0] (.names)                             0.235     6.239
$reduce_bool~449^Y~0.in[1] (.names)                                                           0.329     6.568
$reduce_bool~449^Y~0.out[0] (.names)                                                          0.235     6.803
$logic_and~328^Y~0.in[1] (.names)                                                             0.100     6.903
$logic_and~328^Y~0.out[0] (.names)                                                            0.235     7.138
$logic_or~414^Y~0.in[0] (.names)                                                              0.100     7.238
$logic_or~414^Y~0.out[0] (.names)                                                             0.235     7.473
$logic_not~383^Y~0.in[0] (.names)                                                             0.100     7.573
$logic_not~383^Y~0.out[0] (.names)                                                            0.235     7.808
$logic_and~315^Y~0.in[1] (.names)                                                             0.470     8.279
$logic_and~315^Y~0.out[0] (.names)                                                            0.235     8.514
$mux~521^Y~0.in[0] (.names)                                                                   0.100     8.614
$mux~521^Y~0.out[0] (.names)                                                                  0.235     8.849
$mux~522^Y~0.in[0] (.names)                                                                   0.100     8.949
$mux~522^Y~0.out[0] (.names)                                                                  0.235     9.184
$mux~523^Y~0.in[1] (.names)                                                                   0.100     9.284
$mux~523^Y~0.out[0] (.names)                                                                  0.235     9.519
$or~519^Y~0.in[0] (.names)                                                                    0.332     9.851
$or~519^Y~0.out[0] (.names)                                                                   0.235    10.086
$mux~520^Y~0.in[1] (.names)                                                                   0.100    10.186
$mux~520^Y~0.out[0] (.names)                                                                  0.235    10.421
$logic_or~421^Y~0.in[0] (.names)                                                              0.100    10.521
$logic_or~421^Y~0.out[0] (.names)                                                             0.235    10.756
$logic_or~419^Y~0.in[0] (.names)                                                              0.612    11.368
$logic_or~419^Y~0.out[0] (.names)                                                             0.235    11.603
$logic_or~420^Y~0.in[1] (.names)                                                              0.100    11.703
$logic_or~420^Y~0.out[0] (.names)                                                             0.235    11.938
$logic_not~388^Y~0.in[0] (.names)                                                             0.100    12.038
$logic_not~388^Y~0.out[0] (.names)                                                            0.235    12.273
$logic_and~359^Y~0.in[1] (.names)                                                             0.100    12.373
$logic_and~359^Y~0.out[0] (.names)                                                            0.235    12.608
$logic_and~360^Y~0.in[0] (.names)                                                             0.100    12.708
$logic_and~360^Y~0.out[0] (.names)                                                            0.235    12.943
$logic_and~318^Y~0.in[1] (.names)                                                             0.100    13.043
$logic_and~318^Y~0.out[0] (.names)                                                            0.235    13.278
$or~533^Y~0.in[1] (.names)                                                                    0.100    13.378
$or~533^Y~0.out[0] (.names)                                                                   0.235    13.613
$reduce_or~157^Y~0.in[0] (.names)                                                             0.479    14.092
$reduce_or~157^Y~0.out[0] (.names)                                                            0.235    14.327
$auto$rtlil.cc:2607:MuxGate$13660.in[2] (.names)                                              0.100    14.427
$auto$rtlil.cc:2607:MuxGate$13660.out[0] (.names)                                             0.235    14.662
$sdffe~103^Q~0.D[0] (.latch)                                                                  0.000    14.662
data arrival time                                                                                      14.662

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$sdffe~103^Q~0.clk[0] (.latch)                                                                0.042     0.042
clock uncertainty                                                                             0.000     0.042
cell setup time                                                                              -0.066    -0.024
data required time                                                                                     -0.024
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -0.024
data arrival time                                                                                     -14.662
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -14.686


#Path 35
Startpoint: $auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~102^Q~0.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$simplemap.cc:240:simplemap_eqne$7042[1].clk[0] (.latch)                                 0.042     0.042
$auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch) [clock-to-output]                 0.124     0.166
$auto$rtlil.cc:2598:NotGate$12924.in[0] (.names)                                              0.120     0.286
$auto$rtlil.cc:2598:NotGate$12924.out[0] (.names)                                             0.235     0.521
$auto$simplemap.cc:246:simplemap_eqne$7056.in[1] (.names)                                     0.100     0.621
$auto$simplemap.cc:246:simplemap_eqne$7056.out[0] (.names)                                    0.235     0.856
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].in[0] (.names)                              0.100     0.956
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].out[0] (.names)                             0.235     1.191
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].in[1] (.names)                        0.335     1.526
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].out[0] (.names)                       0.235     1.761
$auto$simplemap.cc:117:simplemap_reduce$11435.in[0] (.names)                                  0.100     1.861
$auto$simplemap.cc:117:simplemap_reduce$11435.out[0] (.names)                                 0.235     2.096
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].in[0] (.names)                            0.100     2.196
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].out[0] (.names)                           0.235     2.431
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].in[1] (.names)                              0.100     2.531
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].out[0] (.names)                             0.235     2.766
$not~461^Y~0.in[0] (.names)                                                                   0.100     2.866
$not~461^Y~0.out[0] (.names)                                                                  0.235     3.101
$mux~675^Y~0.in[1] (.names)                                                                   0.100     3.201
$mux~675^Y~0.out[0] (.names)                                                                  0.235     3.436
$add~1^ADD~14-1[0].b[0] (adder)                                                               0.671     4.107
$add~1^ADD~14-1[0].sumout[0] (adder)                                                          0.300     4.407
$add~0^ADD~13-1[0].a[0] (adder)                                                               0.525     4.932
$add~0^ADD~13-1[0].cout[0] (adder)                                                            0.300     5.232
$add~0^ADD~13-2[0].cin[0] (adder)                                                             0.000     5.232
$add~0^ADD~13-2[0].sumout[0] (adder)                                                          0.300     5.532
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].in[0] (.names)                              0.472     6.004
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].out[0] (.names)                             0.235     6.239
$reduce_bool~449^Y~0.in[1] (.names)                                                           0.329     6.568
$reduce_bool~449^Y~0.out[0] (.names)                                                          0.235     6.803
$logic_and~328^Y~0.in[1] (.names)                                                             0.100     6.903
$logic_and~328^Y~0.out[0] (.names)                                                            0.235     7.138
$logic_or~414^Y~0.in[0] (.names)                                                              0.100     7.238
$logic_or~414^Y~0.out[0] (.names)                                                             0.235     7.473
$logic_not~383^Y~0.in[0] (.names)                                                             0.100     7.573
$logic_not~383^Y~0.out[0] (.names)                                                            0.235     7.808
$logic_and~315^Y~0.in[1] (.names)                                                             0.470     8.279
$logic_and~315^Y~0.out[0] (.names)                                                            0.235     8.514
$mux~521^Y~0.in[0] (.names)                                                                   0.100     8.614
$mux~521^Y~0.out[0] (.names)                                                                  0.235     8.849
$mux~522^Y~0.in[0] (.names)                                                                   0.100     8.949
$mux~522^Y~0.out[0] (.names)                                                                  0.235     9.184
$mux~523^Y~0.in[1] (.names)                                                                   0.100     9.284
$mux~523^Y~0.out[0] (.names)                                                                  0.235     9.519
$or~519^Y~0.in[0] (.names)                                                                    0.332     9.851
$or~519^Y~0.out[0] (.names)                                                                   0.235    10.086
$mux~520^Y~0.in[1] (.names)                                                                   0.100    10.186
$mux~520^Y~0.out[0] (.names)                                                                  0.235    10.421
$logic_or~421^Y~0.in[0] (.names)                                                              0.100    10.521
$logic_or~421^Y~0.out[0] (.names)                                                             0.235    10.756
$logic_or~419^Y~0.in[0] (.names)                                                              0.612    11.368
$logic_or~419^Y~0.out[0] (.names)                                                             0.235    11.603
$logic_or~420^Y~0.in[1] (.names)                                                              0.100    11.703
$logic_or~420^Y~0.out[0] (.names)                                                             0.235    11.938
$logic_not~388^Y~0.in[0] (.names)                                                             0.100    12.038
$logic_not~388^Y~0.out[0] (.names)                                                            0.235    12.273
$logic_and~359^Y~0.in[1] (.names)                                                             0.100    12.373
$logic_and~359^Y~0.out[0] (.names)                                                            0.235    12.608
$logic_and~360^Y~0.in[0] (.names)                                                             0.100    12.708
$logic_and~360^Y~0.out[0] (.names)                                                            0.235    12.943
$logic_and~318^Y~0.in[1] (.names)                                                             0.100    13.043
$logic_and~318^Y~0.out[0] (.names)                                                            0.235    13.278
$or~533^Y~0.in[1] (.names)                                                                    0.100    13.378
$or~533^Y~0.out[0] (.names)                                                                   0.235    13.613
$reduce_or~157^Y~0.in[0] (.names)                                                             0.479    14.092
$reduce_or~157^Y~0.out[0] (.names)                                                            0.235    14.327
$auto$rtlil.cc:2607:MuxGate$13664.in[2] (.names)                                              0.100    14.427
$auto$rtlil.cc:2607:MuxGate$13664.out[0] (.names)                                             0.235    14.662
$sdffe~102^Q~0.D[0] (.latch)                                                                  0.000    14.662
data arrival time                                                                                      14.662

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$sdffe~102^Q~0.clk[0] (.latch)                                                                0.042     0.042
clock uncertainty                                                                             0.000     0.042
cell setup time                                                                              -0.066    -0.024
data required time                                                                                     -0.024
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -0.024
data arrival time                                                                                     -14.662
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -14.686


#Path 36
Startpoint: $auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch clocked by clk)
Endpoint  : $sdff~101^Q~0.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$simplemap.cc:240:simplemap_eqne$7042[1].clk[0] (.latch)                                 0.042     0.042
$auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch) [clock-to-output]                 0.124     0.166
$auto$rtlil.cc:2598:NotGate$12924.in[0] (.names)                                              0.120     0.286
$auto$rtlil.cc:2598:NotGate$12924.out[0] (.names)                                             0.235     0.521
$auto$simplemap.cc:246:simplemap_eqne$7056.in[1] (.names)                                     0.100     0.621
$auto$simplemap.cc:246:simplemap_eqne$7056.out[0] (.names)                                    0.235     0.856
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].in[0] (.names)                              0.100     0.956
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].out[0] (.names)                             0.235     1.191
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].in[1] (.names)                        0.335     1.526
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].out[0] (.names)                       0.235     1.761
$auto$simplemap.cc:117:simplemap_reduce$11435.in[0] (.names)                                  0.100     1.861
$auto$simplemap.cc:117:simplemap_reduce$11435.out[0] (.names)                                 0.235     2.096
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].in[0] (.names)                            0.100     2.196
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].out[0] (.names)                           0.235     2.431
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].in[1] (.names)                              0.100     2.531
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].out[0] (.names)                             0.235     2.766
$not~461^Y~0.in[0] (.names)                                                                   0.100     2.866
$not~461^Y~0.out[0] (.names)                                                                  0.235     3.101
$mux~675^Y~0.in[1] (.names)                                                                   0.100     3.201
$mux~675^Y~0.out[0] (.names)                                                                  0.235     3.436
$add~1^ADD~14-1[0].b[0] (adder)                                                               0.671     4.107
$add~1^ADD~14-1[0].sumout[0] (adder)                                                          0.300     4.407
$add~0^ADD~13-1[0].a[0] (adder)                                                               0.525     4.932
$add~0^ADD~13-1[0].cout[0] (adder)                                                            0.300     5.232
$add~0^ADD~13-2[0].cin[0] (adder)                                                             0.000     5.232
$add~0^ADD~13-2[0].sumout[0] (adder)                                                          0.300     5.532
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].in[0] (.names)                              0.472     6.004
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].out[0] (.names)                             0.235     6.239
$reduce_bool~449^Y~0.in[1] (.names)                                                           0.329     6.568
$reduce_bool~449^Y~0.out[0] (.names)                                                          0.235     6.803
$logic_and~328^Y~0.in[1] (.names)                                                             0.100     6.903
$logic_and~328^Y~0.out[0] (.names)                                                            0.235     7.138
$logic_or~414^Y~0.in[0] (.names)                                                              0.100     7.238
$logic_or~414^Y~0.out[0] (.names)                                                             0.235     7.473
$logic_not~383^Y~0.in[0] (.names)                                                             0.100     7.573
$logic_not~383^Y~0.out[0] (.names)                                                            0.235     7.808
$logic_and~315^Y~0.in[1] (.names)                                                             0.470     8.279
$logic_and~315^Y~0.out[0] (.names)                                                            0.235     8.514
$mux~521^Y~0.in[0] (.names)                                                                   0.100     8.614
$mux~521^Y~0.out[0] (.names)                                                                  0.235     8.849
$mux~522^Y~0.in[0] (.names)                                                                   0.100     8.949
$mux~522^Y~0.out[0] (.names)                                                                  0.235     9.184
$mux~523^Y~0.in[1] (.names)                                                                   0.100     9.284
$mux~523^Y~0.out[0] (.names)                                                                  0.235     9.519
$or~519^Y~0.in[0] (.names)                                                                    0.332     9.851
$or~519^Y~0.out[0] (.names)                                                                   0.235    10.086
$mux~520^Y~0.in[1] (.names)                                                                   0.100    10.186
$mux~520^Y~0.out[0] (.names)                                                                  0.235    10.421
$logic_or~421^Y~0.in[0] (.names)                                                              0.100    10.521
$logic_or~421^Y~0.out[0] (.names)                                                             0.235    10.756
$logic_or~419^Y~0.in[0] (.names)                                                              0.612    11.368
$logic_or~419^Y~0.out[0] (.names)                                                             0.235    11.603
$logic_or~420^Y~0.in[1] (.names)                                                              0.100    11.703
$logic_or~420^Y~0.out[0] (.names)                                                             0.235    11.938
$logic_not~388^Y~0.in[0] (.names)                                                             0.100    12.038
$logic_not~388^Y~0.out[0] (.names)                                                            0.235    12.273
$logic_and~359^Y~0.in[1] (.names)                                                             0.100    12.373
$logic_and~359^Y~0.out[0] (.names)                                                            0.235    12.608
$logic_and~360^Y~0.in[0] (.names)                                                             0.100    12.708
$logic_and~360^Y~0.out[0] (.names)                                                            0.235    12.943
$logic_and~318^Y~0.in[1] (.names)                                                             0.100    13.043
$logic_and~318^Y~0.out[0] (.names)                                                            0.235    13.278
$or~533^Y~0.in[1] (.names)                                                                    0.100    13.378
$or~533^Y~0.out[0] (.names)                                                                   0.235    13.613
$reduce_or~157^Y~0.in[0] (.names)                                                             0.479    14.092
$reduce_or~157^Y~0.out[0] (.names)                                                            0.235    14.327
$auto$rtlil.cc:2607:MuxGate$13666.in[2] (.names)                                              0.100    14.427
$auto$rtlil.cc:2607:MuxGate$13666.out[0] (.names)                                             0.235    14.662
$sdff~101^Q~0.D[0] (.latch)                                                                   0.000    14.662
data arrival time                                                                                      14.662

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$sdff~101^Q~0.clk[0] (.latch)                                                                 0.042     0.042
clock uncertainty                                                                             0.000     0.042
cell setup time                                                                              -0.066    -0.024
data required time                                                                                     -0.024
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -0.024
data arrival time                                                                                     -14.662
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -14.686


#Path 37
Startpoint: $auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~106^Q~0.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$simplemap.cc:240:simplemap_eqne$7042[1].clk[0] (.latch)                                 0.042     0.042
$auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch) [clock-to-output]                 0.124     0.166
$auto$rtlil.cc:2598:NotGate$12924.in[0] (.names)                                              0.120     0.286
$auto$rtlil.cc:2598:NotGate$12924.out[0] (.names)                                             0.235     0.521
$auto$simplemap.cc:246:simplemap_eqne$7056.in[1] (.names)                                     0.100     0.621
$auto$simplemap.cc:246:simplemap_eqne$7056.out[0] (.names)                                    0.235     0.856
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].in[0] (.names)                              0.100     0.956
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].out[0] (.names)                             0.235     1.191
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].in[1] (.names)                        0.335     1.526
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].out[0] (.names)                       0.235     1.761
$auto$simplemap.cc:117:simplemap_reduce$11435.in[0] (.names)                                  0.100     1.861
$auto$simplemap.cc:117:simplemap_reduce$11435.out[0] (.names)                                 0.235     2.096
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].in[0] (.names)                            0.100     2.196
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].out[0] (.names)                           0.235     2.431
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].in[1] (.names)                              0.100     2.531
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].out[0] (.names)                             0.235     2.766
$not~461^Y~0.in[0] (.names)                                                                   0.100     2.866
$not~461^Y~0.out[0] (.names)                                                                  0.235     3.101
$mux~675^Y~0.in[1] (.names)                                                                   0.100     3.201
$mux~675^Y~0.out[0] (.names)                                                                  0.235     3.436
$add~1^ADD~14-1[0].b[0] (adder)                                                               0.671     4.107
$add~1^ADD~14-1[0].sumout[0] (adder)                                                          0.300     4.407
$add~0^ADD~13-1[0].a[0] (adder)                                                               0.525     4.932
$add~0^ADD~13-1[0].cout[0] (adder)                                                            0.300     5.232
$add~0^ADD~13-2[0].cin[0] (adder)                                                             0.000     5.232
$add~0^ADD~13-2[0].sumout[0] (adder)                                                          0.300     5.532
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].in[0] (.names)                              0.472     6.004
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].out[0] (.names)                             0.235     6.239
$reduce_bool~449^Y~0.in[1] (.names)                                                           0.329     6.568
$reduce_bool~449^Y~0.out[0] (.names)                                                          0.235     6.803
$logic_and~328^Y~0.in[1] (.names)                                                             0.100     6.903
$logic_and~328^Y~0.out[0] (.names)                                                            0.235     7.138
$logic_or~414^Y~0.in[0] (.names)                                                              0.100     7.238
$logic_or~414^Y~0.out[0] (.names)                                                             0.235     7.473
$logic_not~383^Y~0.in[0] (.names)                                                             0.100     7.573
$logic_not~383^Y~0.out[0] (.names)                                                            0.235     7.808
$logic_and~315^Y~0.in[1] (.names)                                                             0.470     8.279
$logic_and~315^Y~0.out[0] (.names)                                                            0.235     8.514
$mux~521^Y~0.in[0] (.names)                                                                   0.100     8.614
$mux~521^Y~0.out[0] (.names)                                                                  0.235     8.849
$mux~522^Y~0.in[0] (.names)                                                                   0.100     8.949
$mux~522^Y~0.out[0] (.names)                                                                  0.235     9.184
$mux~523^Y~0.in[1] (.names)                                                                   0.100     9.284
$mux~523^Y~0.out[0] (.names)                                                                  0.235     9.519
$or~519^Y~0.in[0] (.names)                                                                    0.332     9.851
$or~519^Y~0.out[0] (.names)                                                                   0.235    10.086
$mux~520^Y~0.in[1] (.names)                                                                   0.100    10.186
$mux~520^Y~0.out[0] (.names)                                                                  0.235    10.421
$logic_or~421^Y~0.in[0] (.names)                                                              0.100    10.521
$logic_or~421^Y~0.out[0] (.names)                                                             0.235    10.756
$logic_or~419^Y~0.in[0] (.names)                                                              0.612    11.368
$logic_or~419^Y~0.out[0] (.names)                                                             0.235    11.603
$logic_or~420^Y~0.in[1] (.names)                                                              0.100    11.703
$logic_or~420^Y~0.out[0] (.names)                                                             0.235    11.938
$logic_not~388^Y~0.in[0] (.names)                                                             0.100    12.038
$logic_not~388^Y~0.out[0] (.names)                                                            0.235    12.273
$logic_and~359^Y~0.in[1] (.names)                                                             0.100    12.373
$logic_and~359^Y~0.out[0] (.names)                                                            0.235    12.608
$logic_and~360^Y~0.in[0] (.names)                                                             0.100    12.708
$logic_and~360^Y~0.out[0] (.names)                                                            0.235    12.943
$logic_and~318^Y~0.in[1] (.names)                                                             0.100    13.043
$logic_and~318^Y~0.out[0] (.names)                                                            0.235    13.278
$or~533^Y~0.in[1] (.names)                                                                    0.100    13.378
$or~533^Y~0.out[0] (.names)                                                                   0.235    13.613
$reduce_or~157^Y~0.in[0] (.names)                                                             0.479    14.092
$reduce_or~157^Y~0.out[0] (.names)                                                            0.235    14.327
$auto$rtlil.cc:2607:MuxGate$14974.in[2] (.names)                                              0.100    14.427
$auto$rtlil.cc:2607:MuxGate$14974.out[0] (.names)                                             0.235    14.662
$sdffe~106^Q~0.D[0] (.latch)                                                                  0.000    14.662
data arrival time                                                                                      14.662

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$sdffe~106^Q~0.clk[0] (.latch)                                                                0.042     0.042
clock uncertainty                                                                             0.000     0.042
cell setup time                                                                              -0.066    -0.024
data required time                                                                                     -0.024
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -0.024
data arrival time                                                                                     -14.662
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -14.686


#Path 38
Startpoint: $auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~100^Q~0.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$simplemap.cc:240:simplemap_eqne$7042[1].clk[0] (.latch)                                 0.042     0.042
$auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch) [clock-to-output]                 0.124     0.166
$auto$rtlil.cc:2598:NotGate$12924.in[0] (.names)                                              0.120     0.286
$auto$rtlil.cc:2598:NotGate$12924.out[0] (.names)                                             0.235     0.521
$auto$simplemap.cc:246:simplemap_eqne$7056.in[1] (.names)                                     0.100     0.621
$auto$simplemap.cc:246:simplemap_eqne$7056.out[0] (.names)                                    0.235     0.856
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].in[0] (.names)                              0.100     0.956
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].out[0] (.names)                             0.235     1.191
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].in[1] (.names)                        0.335     1.526
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].out[0] (.names)                       0.235     1.761
$auto$simplemap.cc:117:simplemap_reduce$11435.in[0] (.names)                                  0.100     1.861
$auto$simplemap.cc:117:simplemap_reduce$11435.out[0] (.names)                                 0.235     2.096
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].in[0] (.names)                            0.100     2.196
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].out[0] (.names)                           0.235     2.431
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].in[1] (.names)                              0.100     2.531
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].out[0] (.names)                             0.235     2.766
$not~461^Y~0.in[0] (.names)                                                                   0.100     2.866
$not~461^Y~0.out[0] (.names)                                                                  0.235     3.101
$mux~675^Y~0.in[1] (.names)                                                                   0.100     3.201
$mux~675^Y~0.out[0] (.names)                                                                  0.235     3.436
$add~1^ADD~14-1[0].b[0] (adder)                                                               0.671     4.107
$add~1^ADD~14-1[0].sumout[0] (adder)                                                          0.300     4.407
$add~0^ADD~13-1[0].a[0] (adder)                                                               0.525     4.932
$add~0^ADD~13-1[0].cout[0] (adder)                                                            0.300     5.232
$add~0^ADD~13-2[0].cin[0] (adder)                                                             0.000     5.232
$add~0^ADD~13-2[0].sumout[0] (adder)                                                          0.300     5.532
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].in[0] (.names)                              0.472     6.004
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].out[0] (.names)                             0.235     6.239
$reduce_bool~449^Y~0.in[1] (.names)                                                           0.329     6.568
$reduce_bool~449^Y~0.out[0] (.names)                                                          0.235     6.803
$logic_and~328^Y~0.in[1] (.names)                                                             0.100     6.903
$logic_and~328^Y~0.out[0] (.names)                                                            0.235     7.138
$logic_or~414^Y~0.in[0] (.names)                                                              0.100     7.238
$logic_or~414^Y~0.out[0] (.names)                                                             0.235     7.473
$logic_not~383^Y~0.in[0] (.names)                                                             0.100     7.573
$logic_not~383^Y~0.out[0] (.names)                                                            0.235     7.808
$logic_and~315^Y~0.in[1] (.names)                                                             0.470     8.279
$logic_and~315^Y~0.out[0] (.names)                                                            0.235     8.514
$mux~521^Y~0.in[0] (.names)                                                                   0.100     8.614
$mux~521^Y~0.out[0] (.names)                                                                  0.235     8.849
$mux~522^Y~0.in[0] (.names)                                                                   0.100     8.949
$mux~522^Y~0.out[0] (.names)                                                                  0.235     9.184
$mux~523^Y~0.in[1] (.names)                                                                   0.100     9.284
$mux~523^Y~0.out[0] (.names)                                                                  0.235     9.519
$or~519^Y~0.in[0] (.names)                                                                    0.332     9.851
$or~519^Y~0.out[0] (.names)                                                                   0.235    10.086
$mux~520^Y~0.in[1] (.names)                                                                   0.100    10.186
$mux~520^Y~0.out[0] (.names)                                                                  0.235    10.421
$logic_or~421^Y~0.in[0] (.names)                                                              0.100    10.521
$logic_or~421^Y~0.out[0] (.names)                                                             0.235    10.756
$logic_or~419^Y~0.in[0] (.names)                                                              0.612    11.368
$logic_or~419^Y~0.out[0] (.names)                                                             0.235    11.603
$logic_or~420^Y~0.in[1] (.names)                                                              0.100    11.703
$logic_or~420^Y~0.out[0] (.names)                                                             0.235    11.938
$logic_not~388^Y~0.in[0] (.names)                                                             0.100    12.038
$logic_not~388^Y~0.out[0] (.names)                                                            0.235    12.273
$logic_and~359^Y~0.in[1] (.names)                                                             0.100    12.373
$logic_and~359^Y~0.out[0] (.names)                                                            0.235    12.608
$logic_and~360^Y~0.in[0] (.names)                                                             0.100    12.708
$logic_and~360^Y~0.out[0] (.names)                                                            0.235    12.943
$logic_and~318^Y~0.in[1] (.names)                                                             0.100    13.043
$logic_and~318^Y~0.out[0] (.names)                                                            0.235    13.278
$or~533^Y~0.in[1] (.names)                                                                    0.100    13.378
$or~533^Y~0.out[0] (.names)                                                                   0.235    13.613
$reduce_or~157^Y~0.in[0] (.names)                                                             0.479    14.092
$reduce_or~157^Y~0.out[0] (.names)                                                            0.235    14.327
$auto$rtlil.cc:2607:MuxGate$15408.in[2] (.names)                                              0.100    14.427
$auto$rtlil.cc:2607:MuxGate$15408.out[0] (.names)                                             0.235    14.662
$sdffe~100^Q~0.D[0] (.latch)                                                                  0.000    14.662
data arrival time                                                                                      14.662

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$sdffe~100^Q~0.clk[0] (.latch)                                                                0.042     0.042
clock uncertainty                                                                             0.000     0.042
cell setup time                                                                              -0.066    -0.024
data required time                                                                                     -0.024
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -0.024
data arrival time                                                                                     -14.662
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -14.686


#Path 39
Startpoint: $auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~107^Q~0.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$simplemap.cc:240:simplemap_eqne$7042[1].clk[0] (.latch)                                 0.042     0.042
$auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch) [clock-to-output]                 0.124     0.166
$auto$rtlil.cc:2598:NotGate$12924.in[0] (.names)                                              0.120     0.286
$auto$rtlil.cc:2598:NotGate$12924.out[0] (.names)                                             0.235     0.521
$auto$simplemap.cc:246:simplemap_eqne$7056.in[1] (.names)                                     0.100     0.621
$auto$simplemap.cc:246:simplemap_eqne$7056.out[0] (.names)                                    0.235     0.856
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].in[0] (.names)                              0.100     0.956
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].out[0] (.names)                             0.235     1.191
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].in[1] (.names)                        0.335     1.526
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].out[0] (.names)                       0.235     1.761
$auto$simplemap.cc:117:simplemap_reduce$11435.in[0] (.names)                                  0.100     1.861
$auto$simplemap.cc:117:simplemap_reduce$11435.out[0] (.names)                                 0.235     2.096
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].in[0] (.names)                            0.100     2.196
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].out[0] (.names)                           0.235     2.431
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].in[1] (.names)                              0.100     2.531
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].out[0] (.names)                             0.235     2.766
$not~461^Y~0.in[0] (.names)                                                                   0.100     2.866
$not~461^Y~0.out[0] (.names)                                                                  0.235     3.101
$mux~675^Y~0.in[1] (.names)                                                                   0.100     3.201
$mux~675^Y~0.out[0] (.names)                                                                  0.235     3.436
$add~1^ADD~14-1[0].b[0] (adder)                                                               0.671     4.107
$add~1^ADD~14-1[0].sumout[0] (adder)                                                          0.300     4.407
$add~0^ADD~13-1[0].a[0] (adder)                                                               0.525     4.932
$add~0^ADD~13-1[0].cout[0] (adder)                                                            0.300     5.232
$add~0^ADD~13-2[0].cin[0] (adder)                                                             0.000     5.232
$add~0^ADD~13-2[0].sumout[0] (adder)                                                          0.300     5.532
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].in[0] (.names)                              0.472     6.004
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].out[0] (.names)                             0.235     6.239
$reduce_bool~449^Y~0.in[1] (.names)                                                           0.329     6.568
$reduce_bool~449^Y~0.out[0] (.names)                                                          0.235     6.803
$logic_and~328^Y~0.in[1] (.names)                                                             0.100     6.903
$logic_and~328^Y~0.out[0] (.names)                                                            0.235     7.138
$logic_or~414^Y~0.in[0] (.names)                                                              0.100     7.238
$logic_or~414^Y~0.out[0] (.names)                                                             0.235     7.473
$logic_not~383^Y~0.in[0] (.names)                                                             0.100     7.573
$logic_not~383^Y~0.out[0] (.names)                                                            0.235     7.808
$logic_and~315^Y~0.in[1] (.names)                                                             0.470     8.279
$logic_and~315^Y~0.out[0] (.names)                                                            0.235     8.514
$mux~521^Y~0.in[0] (.names)                                                                   0.100     8.614
$mux~521^Y~0.out[0] (.names)                                                                  0.235     8.849
$mux~522^Y~0.in[0] (.names)                                                                   0.100     8.949
$mux~522^Y~0.out[0] (.names)                                                                  0.235     9.184
$mux~523^Y~0.in[1] (.names)                                                                   0.100     9.284
$mux~523^Y~0.out[0] (.names)                                                                  0.235     9.519
$or~519^Y~0.in[0] (.names)                                                                    0.332     9.851
$or~519^Y~0.out[0] (.names)                                                                   0.235    10.086
$mux~520^Y~0.in[1] (.names)                                                                   0.100    10.186
$mux~520^Y~0.out[0] (.names)                                                                  0.235    10.421
$logic_or~421^Y~0.in[0] (.names)                                                              0.100    10.521
$logic_or~421^Y~0.out[0] (.names)                                                             0.235    10.756
$logic_or~419^Y~0.in[0] (.names)                                                              0.612    11.368
$logic_or~419^Y~0.out[0] (.names)                                                             0.235    11.603
$logic_or~420^Y~0.in[1] (.names)                                                              0.100    11.703
$logic_or~420^Y~0.out[0] (.names)                                                             0.235    11.938
$logic_not~388^Y~0.in[0] (.names)                                                             0.100    12.038
$logic_not~388^Y~0.out[0] (.names)                                                            0.235    12.273
$logic_and~359^Y~0.in[1] (.names)                                                             0.100    12.373
$logic_and~359^Y~0.out[0] (.names)                                                            0.235    12.608
$logic_and~360^Y~0.in[0] (.names)                                                             0.100    12.708
$logic_and~360^Y~0.out[0] (.names)                                                            0.235    12.943
$logic_and~318^Y~0.in[1] (.names)                                                             0.100    13.043
$logic_and~318^Y~0.out[0] (.names)                                                            0.235    13.278
$or~533^Y~0.in[1] (.names)                                                                    0.100    13.378
$or~533^Y~0.out[0] (.names)                                                                   0.235    13.613
$reduce_bool~129^Y~0.in[0] (.names)                                                           0.100    13.713
$reduce_bool~129^Y~0.out[0] (.names)                                                          0.235    13.948
$auto$rtlil.cc:2607:MuxGate$14682.in[2] (.names)                                              0.100    14.048
$auto$rtlil.cc:2607:MuxGate$14682.out[0] (.names)                                             0.235    14.283
$auto$rtlil.cc:2607:MuxGate$14684.in[0] (.names)                                              0.100    14.383
$auto$rtlil.cc:2607:MuxGate$14684.out[0] (.names)                                             0.235    14.618
$sdffe~107^Q~0.D[0] (.latch)                                                                  0.000    14.618
data arrival time                                                                                      14.618

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$sdffe~107^Q~0.clk[0] (.latch)                                                                0.042     0.042
clock uncertainty                                                                             0.000     0.042
cell setup time                                                                              -0.066    -0.024
data required time                                                                                     -0.024
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -0.024
data arrival time                                                                                     -14.618
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -14.642


#Path 40
Startpoint: $auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~105^Q~0.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$simplemap.cc:240:simplemap_eqne$7042[1].clk[0] (.latch)                                 0.042     0.042
$auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch) [clock-to-output]                 0.124     0.166
$auto$rtlil.cc:2598:NotGate$12924.in[0] (.names)                                              0.120     0.286
$auto$rtlil.cc:2598:NotGate$12924.out[0] (.names)                                             0.235     0.521
$auto$simplemap.cc:246:simplemap_eqne$7056.in[1] (.names)                                     0.100     0.621
$auto$simplemap.cc:246:simplemap_eqne$7056.out[0] (.names)                                    0.235     0.856
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].in[0] (.names)                              0.100     0.956
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].out[0] (.names)                             0.235     1.191
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].in[1] (.names)                        0.335     1.526
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].out[0] (.names)                       0.235     1.761
$auto$simplemap.cc:117:simplemap_reduce$11435.in[0] (.names)                                  0.100     1.861
$auto$simplemap.cc:117:simplemap_reduce$11435.out[0] (.names)                                 0.235     2.096
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].in[0] (.names)                            0.100     2.196
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].out[0] (.names)                           0.235     2.431
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].in[1] (.names)                              0.100     2.531
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].out[0] (.names)                             0.235     2.766
$not~461^Y~0.in[0] (.names)                                                                   0.100     2.866
$not~461^Y~0.out[0] (.names)                                                                  0.235     3.101
$mux~675^Y~0.in[1] (.names)                                                                   0.100     3.201
$mux~675^Y~0.out[0] (.names)                                                                  0.235     3.436
$add~1^ADD~14-1[0].b[0] (adder)                                                               0.671     4.107
$add~1^ADD~14-1[0].sumout[0] (adder)                                                          0.300     4.407
$add~0^ADD~13-1[0].a[0] (adder)                                                               0.525     4.932
$add~0^ADD~13-1[0].cout[0] (adder)                                                            0.300     5.232
$add~0^ADD~13-2[0].cin[0] (adder)                                                             0.000     5.232
$add~0^ADD~13-2[0].sumout[0] (adder)                                                          0.300     5.532
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].in[0] (.names)                              0.472     6.004
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].out[0] (.names)                             0.235     6.239
$reduce_bool~449^Y~0.in[1] (.names)                                                           0.329     6.568
$reduce_bool~449^Y~0.out[0] (.names)                                                          0.235     6.803
$logic_and~328^Y~0.in[1] (.names)                                                             0.100     6.903
$logic_and~328^Y~0.out[0] (.names)                                                            0.235     7.138
$logic_or~414^Y~0.in[0] (.names)                                                              0.100     7.238
$logic_or~414^Y~0.out[0] (.names)                                                             0.235     7.473
$logic_not~383^Y~0.in[0] (.names)                                                             0.100     7.573
$logic_not~383^Y~0.out[0] (.names)                                                            0.235     7.808
$logic_and~315^Y~0.in[1] (.names)                                                             0.470     8.279
$logic_and~315^Y~0.out[0] (.names)                                                            0.235     8.514
$mux~521^Y~0.in[0] (.names)                                                                   0.100     8.614
$mux~521^Y~0.out[0] (.names)                                                                  0.235     8.849
$mux~522^Y~0.in[0] (.names)                                                                   0.100     8.949
$mux~522^Y~0.out[0] (.names)                                                                  0.235     9.184
$mux~523^Y~0.in[1] (.names)                                                                   0.100     9.284
$mux~523^Y~0.out[0] (.names)                                                                  0.235     9.519
$or~519^Y~0.in[0] (.names)                                                                    0.332     9.851
$or~519^Y~0.out[0] (.names)                                                                   0.235    10.086
$mux~520^Y~0.in[1] (.names)                                                                   0.100    10.186
$mux~520^Y~0.out[0] (.names)                                                                  0.235    10.421
$logic_or~421^Y~0.in[0] (.names)                                                              0.100    10.521
$logic_or~421^Y~0.out[0] (.names)                                                             0.235    10.756
$logic_or~419^Y~0.in[0] (.names)                                                              0.612    11.368
$logic_or~419^Y~0.out[0] (.names)                                                             0.235    11.603
$logic_or~420^Y~0.in[1] (.names)                                                              0.100    11.703
$logic_or~420^Y~0.out[0] (.names)                                                             0.235    11.938
$logic_not~388^Y~0.in[0] (.names)                                                             0.100    12.038
$logic_not~388^Y~0.out[0] (.names)                                                            0.235    12.273
$logic_and~359^Y~0.in[1] (.names)                                                             0.100    12.373
$logic_and~359^Y~0.out[0] (.names)                                                            0.235    12.608
$logic_and~360^Y~0.in[0] (.names)                                                             0.100    12.708
$logic_and~360^Y~0.out[0] (.names)                                                            0.235    12.943
$logic_and~318^Y~0.in[1] (.names)                                                             0.100    13.043
$logic_and~318^Y~0.out[0] (.names)                                                            0.235    13.278
$or~533^Y~0.in[1] (.names)                                                                    0.100    13.378
$or~533^Y~0.out[0] (.names)                                                                   0.235    13.613
$reduce_bool~129^Y~0.in[0] (.names)                                                           0.100    13.713
$reduce_bool~129^Y~0.out[0] (.names)                                                          0.235    13.948
$auto$rtlil.cc:2607:MuxGate$13650.in[2] (.names)                                              0.100    14.048
$auto$rtlil.cc:2607:MuxGate$13650.out[0] (.names)                                             0.235    14.283
$auto$rtlil.cc:2607:MuxGate$13652.in[0] (.names)                                              0.100    14.383
$auto$rtlil.cc:2607:MuxGate$13652.out[0] (.names)                                             0.235    14.618
$sdffe~105^Q~0.D[0] (.latch)                                                                  0.000    14.618
data arrival time                                                                                      14.618

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$sdffe~105^Q~0.clk[0] (.latch)                                                                0.042     0.042
clock uncertainty                                                                             0.000     0.042
cell setup time                                                                              -0.066    -0.024
data required time                                                                                     -0.024
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -0.024
data arrival time                                                                                     -14.618
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -14.642


#Path 41
Startpoint: $auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~108^Q~0.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$simplemap.cc:240:simplemap_eqne$7042[1].clk[0] (.latch)                                 0.042     0.042
$auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch) [clock-to-output]                 0.124     0.166
$auto$rtlil.cc:2598:NotGate$12924.in[0] (.names)                                              0.120     0.286
$auto$rtlil.cc:2598:NotGate$12924.out[0] (.names)                                             0.235     0.521
$auto$simplemap.cc:246:simplemap_eqne$7056.in[1] (.names)                                     0.100     0.621
$auto$simplemap.cc:246:simplemap_eqne$7056.out[0] (.names)                                    0.235     0.856
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].in[0] (.names)                              0.100     0.956
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].out[0] (.names)                             0.235     1.191
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].in[1] (.names)                        0.335     1.526
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].out[0] (.names)                       0.235     1.761
$auto$simplemap.cc:117:simplemap_reduce$11435.in[0] (.names)                                  0.100     1.861
$auto$simplemap.cc:117:simplemap_reduce$11435.out[0] (.names)                                 0.235     2.096
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].in[0] (.names)                            0.100     2.196
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].out[0] (.names)                           0.235     2.431
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].in[1] (.names)                              0.100     2.531
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].out[0] (.names)                             0.235     2.766
$not~461^Y~0.in[0] (.names)                                                                   0.100     2.866
$not~461^Y~0.out[0] (.names)                                                                  0.235     3.101
$mux~675^Y~0.in[1] (.names)                                                                   0.100     3.201
$mux~675^Y~0.out[0] (.names)                                                                  0.235     3.436
$add~1^ADD~14-1[0].b[0] (adder)                                                               0.671     4.107
$add~1^ADD~14-1[0].sumout[0] (adder)                                                          0.300     4.407
$add~0^ADD~13-1[0].a[0] (adder)                                                               0.525     4.932
$add~0^ADD~13-1[0].cout[0] (adder)                                                            0.300     5.232
$add~0^ADD~13-2[0].cin[0] (adder)                                                             0.000     5.232
$add~0^ADD~13-2[0].sumout[0] (adder)                                                          0.300     5.532
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].in[0] (.names)                              0.472     6.004
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].out[0] (.names)                             0.235     6.239
$reduce_bool~449^Y~0.in[1] (.names)                                                           0.329     6.568
$reduce_bool~449^Y~0.out[0] (.names)                                                          0.235     6.803
$logic_and~328^Y~0.in[1] (.names)                                                             0.100     6.903
$logic_and~328^Y~0.out[0] (.names)                                                            0.235     7.138
$logic_or~414^Y~0.in[0] (.names)                                                              0.100     7.238
$logic_or~414^Y~0.out[0] (.names)                                                             0.235     7.473
$logic_not~383^Y~0.in[0] (.names)                                                             0.100     7.573
$logic_not~383^Y~0.out[0] (.names)                                                            0.235     7.808
$logic_and~315^Y~0.in[1] (.names)                                                             0.470     8.279
$logic_and~315^Y~0.out[0] (.names)                                                            0.235     8.514
$mux~521^Y~0.in[0] (.names)                                                                   0.100     8.614
$mux~521^Y~0.out[0] (.names)                                                                  0.235     8.849
$mux~522^Y~0.in[0] (.names)                                                                   0.100     8.949
$mux~522^Y~0.out[0] (.names)                                                                  0.235     9.184
$mux~523^Y~0.in[1] (.names)                                                                   0.100     9.284
$mux~523^Y~0.out[0] (.names)                                                                  0.235     9.519
$or~519^Y~0.in[0] (.names)                                                                    0.332     9.851
$or~519^Y~0.out[0] (.names)                                                                   0.235    10.086
$mux~520^Y~0.in[1] (.names)                                                                   0.100    10.186
$mux~520^Y~0.out[0] (.names)                                                                  0.235    10.421
$logic_or~421^Y~0.in[0] (.names)                                                              0.100    10.521
$logic_or~421^Y~0.out[0] (.names)                                                             0.235    10.756
$logic_or~419^Y~0.in[0] (.names)                                                              0.612    11.368
$logic_or~419^Y~0.out[0] (.names)                                                             0.235    11.603
$logic_or~420^Y~0.in[1] (.names)                                                              0.100    11.703
$logic_or~420^Y~0.out[0] (.names)                                                             0.235    11.938
$logic_not~388^Y~0.in[0] (.names)                                                             0.100    12.038
$logic_not~388^Y~0.out[0] (.names)                                                            0.235    12.273
$logic_and~322^Y~0.in[0] (.names)                                                             0.100    12.373
$logic_and~322^Y~0.out[0] (.names)                                                            0.235    12.608
$logic_and~320^Y~0.in[0] (.names)                                                             0.100    12.708
$logic_and~320^Y~0.out[0] (.names)                                                            0.235    12.943
$logic_and~367^Y~0.in[1] (.names)                                                             0.100    13.043
$logic_and~367^Y~0.out[0] (.names)                                                            0.235    13.278
$reduce_bool~130^Y~0.in[1] (.names)                                                           0.100    13.378
$reduce_bool~130^Y~0.out[0] (.names)                                                          0.235    13.613
$auto$rtlil.cc:2607:MuxGate$13646.in[2] (.names)                                              0.100    13.713
$auto$rtlil.cc:2607:MuxGate$13646.out[0] (.names)                                             0.235    13.948
$auto$rtlil.cc:2607:MuxGate$13648.in[0] (.names)                                              0.335    14.283
$auto$rtlil.cc:2607:MuxGate$13648.out[0] (.names)                                             0.235    14.518
$sdffe~108^Q~0.D[0] (.latch)                                                                  0.000    14.518
data arrival time                                                                                      14.518

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$sdffe~108^Q~0.clk[0] (.latch)                                                                0.042     0.042
clock uncertainty                                                                             0.000     0.042
cell setup time                                                                              -0.066    -0.024
data required time                                                                                     -0.024
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -0.024
data arrival time                                                                                     -14.518
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -14.542


#Path 42
Startpoint: $auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~111^Q~0.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$simplemap.cc:240:simplemap_eqne$7042[1].clk[0] (.latch)                                 0.042     0.042
$auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch) [clock-to-output]                 0.124     0.166
$auto$rtlil.cc:2598:NotGate$12924.in[0] (.names)                                              0.120     0.286
$auto$rtlil.cc:2598:NotGate$12924.out[0] (.names)                                             0.235     0.521
$auto$simplemap.cc:246:simplemap_eqne$7056.in[1] (.names)                                     0.100     0.621
$auto$simplemap.cc:246:simplemap_eqne$7056.out[0] (.names)                                    0.235     0.856
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].in[0] (.names)                              0.100     0.956
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].out[0] (.names)                             0.235     1.191
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].in[1] (.names)                        0.335     1.526
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].out[0] (.names)                       0.235     1.761
$auto$simplemap.cc:117:simplemap_reduce$11435.in[0] (.names)                                  0.100     1.861
$auto$simplemap.cc:117:simplemap_reduce$11435.out[0] (.names)                                 0.235     2.096
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].in[0] (.names)                            0.100     2.196
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].out[0] (.names)                           0.235     2.431
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].in[1] (.names)                              0.100     2.531
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].out[0] (.names)                             0.235     2.766
$not~461^Y~0.in[0] (.names)                                                                   0.100     2.866
$not~461^Y~0.out[0] (.names)                                                                  0.235     3.101
$mux~675^Y~0.in[1] (.names)                                                                   0.100     3.201
$mux~675^Y~0.out[0] (.names)                                                                  0.235     3.436
$add~1^ADD~14-1[0].b[0] (adder)                                                               0.671     4.107
$add~1^ADD~14-1[0].sumout[0] (adder)                                                          0.300     4.407
$add~0^ADD~13-1[0].a[0] (adder)                                                               0.525     4.932
$add~0^ADD~13-1[0].cout[0] (adder)                                                            0.300     5.232
$add~0^ADD~13-2[0].cin[0] (adder)                                                             0.000     5.232
$add~0^ADD~13-2[0].sumout[0] (adder)                                                          0.300     5.532
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].in[0] (.names)                              0.472     6.004
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].out[0] (.names)                             0.235     6.239
$reduce_bool~449^Y~0.in[1] (.names)                                                           0.329     6.568
$reduce_bool~449^Y~0.out[0] (.names)                                                          0.235     6.803
$logic_and~328^Y~0.in[1] (.names)                                                             0.100     6.903
$logic_and~328^Y~0.out[0] (.names)                                                            0.235     7.138
$logic_or~414^Y~0.in[0] (.names)                                                              0.100     7.238
$logic_or~414^Y~0.out[0] (.names)                                                             0.235     7.473
$logic_not~383^Y~0.in[0] (.names)                                                             0.100     7.573
$logic_not~383^Y~0.out[0] (.names)                                                            0.235     7.808
$logic_and~315^Y~0.in[1] (.names)                                                             0.470     8.279
$logic_and~315^Y~0.out[0] (.names)                                                            0.235     8.514
$mux~521^Y~0.in[0] (.names)                                                                   0.100     8.614
$mux~521^Y~0.out[0] (.names)                                                                  0.235     8.849
$mux~522^Y~0.in[0] (.names)                                                                   0.100     8.949
$mux~522^Y~0.out[0] (.names)                                                                  0.235     9.184
$mux~523^Y~0.in[1] (.names)                                                                   0.100     9.284
$mux~523^Y~0.out[0] (.names)                                                                  0.235     9.519
$or~519^Y~0.in[0] (.names)                                                                    0.332     9.851
$or~519^Y~0.out[0] (.names)                                                                   0.235    10.086
$mux~520^Y~0.in[1] (.names)                                                                   0.100    10.186
$mux~520^Y~0.out[0] (.names)                                                                  0.235    10.421
$logic_or~421^Y~0.in[0] (.names)                                                              0.100    10.521
$logic_or~421^Y~0.out[0] (.names)                                                             0.235    10.756
$logic_or~419^Y~0.in[0] (.names)                                                              0.612    11.368
$logic_or~419^Y~0.out[0] (.names)                                                             0.235    11.603
$logic_or~420^Y~0.in[1] (.names)                                                              0.100    11.703
$logic_or~420^Y~0.out[0] (.names)                                                             0.235    11.938
$logic_not~388^Y~0.in[0] (.names)                                                             0.100    12.038
$logic_not~388^Y~0.out[0] (.names)                                                            0.235    12.273
$logic_and~358^Y~0.in[0] (.names)                                                             0.475    12.748
$logic_and~358^Y~0.out[0] (.names)                                                            0.235    12.983
$and~654^Y~0.in[0] (.names)                                                                   0.100    13.083
$and~654^Y~0.out[0] (.names)                                                                  0.235    13.318
$auto$rtlil.cc:2607:MuxGate$13512.in[1] (.names)                                              0.100    13.418
$auto$rtlil.cc:2607:MuxGate$13512.out[0] (.names)                                             0.235    13.653
$auto$rtlil.cc:2607:MuxGate$13514.in[0] (.names)                                              0.466    14.119
$auto$rtlil.cc:2607:MuxGate$13514.out[0] (.names)                                             0.235    14.354
$sdffe~111^Q~0.D[0] (.latch)                                                                  0.000    14.354
data arrival time                                                                                      14.354

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$sdffe~111^Q~0.clk[0] (.latch)                                                                0.042     0.042
clock uncertainty                                                                             0.000     0.042
cell setup time                                                                              -0.066    -0.024
data required time                                                                                     -0.024
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -0.024
data arrival time                                                                                     -14.354
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -14.377


#Path 43
Startpoint: $auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch clocked by clk)
Endpoint  : dual_port_ram^MEM~26-19^out1~0.addr1[1] (dual_port_ram clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$simplemap.cc:240:simplemap_eqne$7042[1].clk[0] (.latch)                                 0.042     0.042
$auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch) [clock-to-output]                 0.124     0.166
$auto$rtlil.cc:2598:NotGate$12924.in[0] (.names)                                              0.120     0.286
$auto$rtlil.cc:2598:NotGate$12924.out[0] (.names)                                             0.235     0.521
$auto$simplemap.cc:246:simplemap_eqne$7056.in[1] (.names)                                     0.100     0.621
$auto$simplemap.cc:246:simplemap_eqne$7056.out[0] (.names)                                    0.235     0.856
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].in[0] (.names)                              0.100     0.956
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].out[0] (.names)                             0.235     1.191
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].in[1] (.names)                        0.335     1.526
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].out[0] (.names)                       0.235     1.761
$auto$simplemap.cc:117:simplemap_reduce$11435.in[0] (.names)                                  0.100     1.861
$auto$simplemap.cc:117:simplemap_reduce$11435.out[0] (.names)                                 0.235     2.096
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].in[0] (.names)                            0.100     2.196
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].out[0] (.names)                           0.235     2.431
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].in[1] (.names)                              0.100     2.531
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].out[0] (.names)                             0.235     2.766
$not~461^Y~0.in[0] (.names)                                                                   0.100     2.866
$not~461^Y~0.out[0] (.names)                                                                  0.235     3.101
$mux~675^Y~0.in[1] (.names)                                                                   0.100     3.201
$mux~675^Y~0.out[0] (.names)                                                                  0.235     3.436
$add~1^ADD~14-1[0].b[0] (adder)                                                               0.671     4.107
$add~1^ADD~14-1[0].sumout[0] (adder)                                                          0.300     4.407
$add~0^ADD~13-1[0].a[0] (adder)                                                               0.525     4.932
$add~0^ADD~13-1[0].cout[0] (adder)                                                            0.300     5.232
$add~0^ADD~13-2[0].cin[0] (adder)                                                             0.000     5.232
$add~0^ADD~13-2[0].sumout[0] (adder)                                                          0.300     5.532
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].in[0] (.names)                              0.472     6.004
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].out[0] (.names)                             0.235     6.239
$reduce_bool~449^Y~0.in[1] (.names)                                                           0.329     6.568
$reduce_bool~449^Y~0.out[0] (.names)                                                          0.235     6.803
$logic_and~328^Y~0.in[1] (.names)                                                             0.100     6.903
$logic_and~328^Y~0.out[0] (.names)                                                            0.235     7.138
$logic_or~414^Y~0.in[0] (.names)                                                              0.100     7.238
$logic_or~414^Y~0.out[0] (.names)                                                             0.235     7.473
$logic_not~383^Y~0.in[0] (.names)                                                             0.100     7.573
$logic_not~383^Y~0.out[0] (.names)                                                            0.235     7.808
$logic_and~315^Y~0.in[1] (.names)                                                             0.470     8.279
$logic_and~315^Y~0.out[0] (.names)                                                            0.235     8.514
$mux~521^Y~0.in[0] (.names)                                                                   0.100     8.614
$mux~521^Y~0.out[0] (.names)                                                                  0.235     8.849
$mux~522^Y~0.in[0] (.names)                                                                   0.100     8.949
$mux~522^Y~0.out[0] (.names)                                                                  0.235     9.184
$mux~523^Y~0.in[1] (.names)                                                                   0.100     9.284
$mux~523^Y~0.out[0] (.names)                                                                  0.235     9.519
$or~519^Y~0.in[0] (.names)                                                                    0.332     9.851
$or~519^Y~0.out[0] (.names)                                                                   0.235    10.086
$mux~520^Y~0.in[1] (.names)                                                                   0.100    10.186
$mux~520^Y~0.out[0] (.names)                                                                  0.235    10.421
$logic_or~421^Y~0.in[0] (.names)                                                              0.100    10.521
$logic_or~421^Y~0.out[0] (.names)                                                             0.235    10.756
$logic_or~419^Y~0.in[0] (.names)                                                              0.612    11.368
$logic_or~419^Y~0.out[0] (.names)                                                             0.235    11.603
$logic_or~420^Y~0.in[1] (.names)                                                              0.100    11.703
$logic_or~420^Y~0.out[0] (.names)                                                             0.235    11.938
$mem_v2~700^ROM~6^npbMUX~25^BLIFf~208.in[2] (.names)                                          0.617    12.555
$mem_v2~700^ROM~6^npbMUX~25^BLIFf~208.out[0] (.names)                                         0.235    12.790
dual_port_ram^MEM~26-19^out1~0.addr1[1] (dual_port_ram)                                       0.656    13.446
data arrival time                                                                                      13.446

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
dual_port_ram^MEM~26-19^out1~0.clk[0] (dual_port_ram)                                         0.042     0.042
clock uncertainty                                                                             0.000     0.042
cell setup time                                                                              -0.509    -0.467
data required time                                                                                     -0.467
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -0.467
data arrival time                                                                                     -13.446
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -13.913


#Path 44
Startpoint: $auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch clocked by clk)
Endpoint  : dual_port_ram^MEM~26-18^out1~0.addr1[1] (dual_port_ram clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$simplemap.cc:240:simplemap_eqne$7042[1].clk[0] (.latch)                                 0.042     0.042
$auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch) [clock-to-output]                 0.124     0.166
$auto$rtlil.cc:2598:NotGate$12924.in[0] (.names)                                              0.120     0.286
$auto$rtlil.cc:2598:NotGate$12924.out[0] (.names)                                             0.235     0.521
$auto$simplemap.cc:246:simplemap_eqne$7056.in[1] (.names)                                     0.100     0.621
$auto$simplemap.cc:246:simplemap_eqne$7056.out[0] (.names)                                    0.235     0.856
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].in[0] (.names)                              0.100     0.956
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].out[0] (.names)                             0.235     1.191
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].in[1] (.names)                        0.335     1.526
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].out[0] (.names)                       0.235     1.761
$auto$simplemap.cc:117:simplemap_reduce$11435.in[0] (.names)                                  0.100     1.861
$auto$simplemap.cc:117:simplemap_reduce$11435.out[0] (.names)                                 0.235     2.096
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].in[0] (.names)                            0.100     2.196
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].out[0] (.names)                           0.235     2.431
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].in[1] (.names)                              0.100     2.531
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].out[0] (.names)                             0.235     2.766
$not~461^Y~0.in[0] (.names)                                                                   0.100     2.866
$not~461^Y~0.out[0] (.names)                                                                  0.235     3.101
$mux~675^Y~0.in[1] (.names)                                                                   0.100     3.201
$mux~675^Y~0.out[0] (.names)                                                                  0.235     3.436
$add~1^ADD~14-1[0].b[0] (adder)                                                               0.671     4.107
$add~1^ADD~14-1[0].sumout[0] (adder)                                                          0.300     4.407
$add~0^ADD~13-1[0].a[0] (adder)                                                               0.525     4.932
$add~0^ADD~13-1[0].cout[0] (adder)                                                            0.300     5.232
$add~0^ADD~13-2[0].cin[0] (adder)                                                             0.000     5.232
$add~0^ADD~13-2[0].sumout[0] (adder)                                                          0.300     5.532
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].in[0] (.names)                              0.472     6.004
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].out[0] (.names)                             0.235     6.239
$reduce_bool~449^Y~0.in[1] (.names)                                                           0.329     6.568
$reduce_bool~449^Y~0.out[0] (.names)                                                          0.235     6.803
$logic_and~328^Y~0.in[1] (.names)                                                             0.100     6.903
$logic_and~328^Y~0.out[0] (.names)                                                            0.235     7.138
$logic_or~414^Y~0.in[0] (.names)                                                              0.100     7.238
$logic_or~414^Y~0.out[0] (.names)                                                             0.235     7.473
$logic_not~383^Y~0.in[0] (.names)                                                             0.100     7.573
$logic_not~383^Y~0.out[0] (.names)                                                            0.235     7.808
$logic_and~315^Y~0.in[1] (.names)                                                             0.470     8.279
$logic_and~315^Y~0.out[0] (.names)                                                            0.235     8.514
$mux~521^Y~0.in[0] (.names)                                                                   0.100     8.614
$mux~521^Y~0.out[0] (.names)                                                                  0.235     8.849
$mux~522^Y~0.in[0] (.names)                                                                   0.100     8.949
$mux~522^Y~0.out[0] (.names)                                                                  0.235     9.184
$mux~523^Y~0.in[1] (.names)                                                                   0.100     9.284
$mux~523^Y~0.out[0] (.names)                                                                  0.235     9.519
$or~519^Y~0.in[0] (.names)                                                                    0.332     9.851
$or~519^Y~0.out[0] (.names)                                                                   0.235    10.086
$mux~520^Y~0.in[1] (.names)                                                                   0.100    10.186
$mux~520^Y~0.out[0] (.names)                                                                  0.235    10.421
$logic_or~421^Y~0.in[0] (.names)                                                              0.100    10.521
$logic_or~421^Y~0.out[0] (.names)                                                             0.235    10.756
$logic_or~419^Y~0.in[0] (.names)                                                              0.612    11.368
$logic_or~419^Y~0.out[0] (.names)                                                             0.235    11.603
$logic_or~420^Y~0.in[1] (.names)                                                              0.100    11.703
$logic_or~420^Y~0.out[0] (.names)                                                             0.235    11.938
$mem_v2~700^ROM~6^npbMUX~25^BLIFf~208.in[2] (.names)                                          0.617    12.555
$mem_v2~700^ROM~6^npbMUX~25^BLIFf~208.out[0] (.names)                                         0.235    12.790
dual_port_ram^MEM~26-18^out1~0.addr1[1] (dual_port_ram)                                       0.656    13.446
data arrival time                                                                                      13.446

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
dual_port_ram^MEM~26-18^out1~0.clk[0] (dual_port_ram)                                         0.042     0.042
clock uncertainty                                                                             0.000     0.042
cell setup time                                                                              -0.509    -0.467
data required time                                                                                     -0.467
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -0.467
data arrival time                                                                                     -13.446
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -13.913


#Path 45
Startpoint: $auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch clocked by clk)
Endpoint  : dual_port_ram^MEM~26-20^out1~0.addr1[1] (dual_port_ram clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$simplemap.cc:240:simplemap_eqne$7042[1].clk[0] (.latch)                                 0.042     0.042
$auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch) [clock-to-output]                 0.124     0.166
$auto$rtlil.cc:2598:NotGate$12924.in[0] (.names)                                              0.120     0.286
$auto$rtlil.cc:2598:NotGate$12924.out[0] (.names)                                             0.235     0.521
$auto$simplemap.cc:246:simplemap_eqne$7056.in[1] (.names)                                     0.100     0.621
$auto$simplemap.cc:246:simplemap_eqne$7056.out[0] (.names)                                    0.235     0.856
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].in[0] (.names)                              0.100     0.956
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].out[0] (.names)                             0.235     1.191
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].in[1] (.names)                        0.335     1.526
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].out[0] (.names)                       0.235     1.761
$auto$simplemap.cc:117:simplemap_reduce$11435.in[0] (.names)                                  0.100     1.861
$auto$simplemap.cc:117:simplemap_reduce$11435.out[0] (.names)                                 0.235     2.096
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].in[0] (.names)                            0.100     2.196
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].out[0] (.names)                           0.235     2.431
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].in[1] (.names)                              0.100     2.531
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].out[0] (.names)                             0.235     2.766
$not~461^Y~0.in[0] (.names)                                                                   0.100     2.866
$not~461^Y~0.out[0] (.names)                                                                  0.235     3.101
$mux~675^Y~0.in[1] (.names)                                                                   0.100     3.201
$mux~675^Y~0.out[0] (.names)                                                                  0.235     3.436
$add~1^ADD~14-1[0].b[0] (adder)                                                               0.671     4.107
$add~1^ADD~14-1[0].sumout[0] (adder)                                                          0.300     4.407
$add~0^ADD~13-1[0].a[0] (adder)                                                               0.525     4.932
$add~0^ADD~13-1[0].cout[0] (adder)                                                            0.300     5.232
$add~0^ADD~13-2[0].cin[0] (adder)                                                             0.000     5.232
$add~0^ADD~13-2[0].sumout[0] (adder)                                                          0.300     5.532
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].in[0] (.names)                              0.472     6.004
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].out[0] (.names)                             0.235     6.239
$reduce_bool~449^Y~0.in[1] (.names)                                                           0.329     6.568
$reduce_bool~449^Y~0.out[0] (.names)                                                          0.235     6.803
$logic_and~328^Y~0.in[1] (.names)                                                             0.100     6.903
$logic_and~328^Y~0.out[0] (.names)                                                            0.235     7.138
$logic_or~414^Y~0.in[0] (.names)                                                              0.100     7.238
$logic_or~414^Y~0.out[0] (.names)                                                             0.235     7.473
$logic_not~383^Y~0.in[0] (.names)                                                             0.100     7.573
$logic_not~383^Y~0.out[0] (.names)                                                            0.235     7.808
$logic_and~315^Y~0.in[1] (.names)                                                             0.470     8.279
$logic_and~315^Y~0.out[0] (.names)                                                            0.235     8.514
$mux~521^Y~0.in[0] (.names)                                                                   0.100     8.614
$mux~521^Y~0.out[0] (.names)                                                                  0.235     8.849
$mux~522^Y~0.in[0] (.names)                                                                   0.100     8.949
$mux~522^Y~0.out[0] (.names)                                                                  0.235     9.184
$mux~523^Y~0.in[1] (.names)                                                                   0.100     9.284
$mux~523^Y~0.out[0] (.names)                                                                  0.235     9.519
$or~519^Y~0.in[0] (.names)                                                                    0.332     9.851
$or~519^Y~0.out[0] (.names)                                                                   0.235    10.086
$mux~520^Y~0.in[1] (.names)                                                                   0.100    10.186
$mux~520^Y~0.out[0] (.names)                                                                  0.235    10.421
$logic_or~421^Y~0.in[0] (.names)                                                              0.100    10.521
$logic_or~421^Y~0.out[0] (.names)                                                             0.235    10.756
$logic_or~419^Y~0.in[0] (.names)                                                              0.612    11.368
$logic_or~419^Y~0.out[0] (.names)                                                             0.235    11.603
$logic_or~420^Y~0.in[1] (.names)                                                              0.100    11.703
$logic_or~420^Y~0.out[0] (.names)                                                             0.235    11.938
$mem_v2~700^ROM~6^npbMUX~25^BLIFf~208.in[2] (.names)                                          0.617    12.555
$mem_v2~700^ROM~6^npbMUX~25^BLIFf~208.out[0] (.names)                                         0.235    12.790
dual_port_ram^MEM~26-20^out1~0.addr1[1] (dual_port_ram)                                       0.656    13.446
data arrival time                                                                                      13.446

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
dual_port_ram^MEM~26-20^out1~0.clk[0] (dual_port_ram)                                         0.042     0.042
clock uncertainty                                                                             0.000     0.042
cell setup time                                                                              -0.509    -0.467
data required time                                                                                     -0.467
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -0.467
data arrival time                                                                                     -13.446
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -13.913


#Path 46
Startpoint: $auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch clocked by clk)
Endpoint  : dual_port_ram^MEM~26-21^out1~0.addr1[1] (dual_port_ram clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$simplemap.cc:240:simplemap_eqne$7042[1].clk[0] (.latch)                                 0.042     0.042
$auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch) [clock-to-output]                 0.124     0.166
$auto$rtlil.cc:2598:NotGate$12924.in[0] (.names)                                              0.120     0.286
$auto$rtlil.cc:2598:NotGate$12924.out[0] (.names)                                             0.235     0.521
$auto$simplemap.cc:246:simplemap_eqne$7056.in[1] (.names)                                     0.100     0.621
$auto$simplemap.cc:246:simplemap_eqne$7056.out[0] (.names)                                    0.235     0.856
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].in[0] (.names)                              0.100     0.956
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].out[0] (.names)                             0.235     1.191
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].in[1] (.names)                        0.335     1.526
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].out[0] (.names)                       0.235     1.761
$auto$simplemap.cc:117:simplemap_reduce$11435.in[0] (.names)                                  0.100     1.861
$auto$simplemap.cc:117:simplemap_reduce$11435.out[0] (.names)                                 0.235     2.096
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].in[0] (.names)                            0.100     2.196
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].out[0] (.names)                           0.235     2.431
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].in[1] (.names)                              0.100     2.531
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].out[0] (.names)                             0.235     2.766
$not~461^Y~0.in[0] (.names)                                                                   0.100     2.866
$not~461^Y~0.out[0] (.names)                                                                  0.235     3.101
$mux~675^Y~0.in[1] (.names)                                                                   0.100     3.201
$mux~675^Y~0.out[0] (.names)                                                                  0.235     3.436
$add~1^ADD~14-1[0].b[0] (adder)                                                               0.671     4.107
$add~1^ADD~14-1[0].sumout[0] (adder)                                                          0.300     4.407
$add~0^ADD~13-1[0].a[0] (adder)                                                               0.525     4.932
$add~0^ADD~13-1[0].cout[0] (adder)                                                            0.300     5.232
$add~0^ADD~13-2[0].cin[0] (adder)                                                             0.000     5.232
$add~0^ADD~13-2[0].sumout[0] (adder)                                                          0.300     5.532
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].in[0] (.names)                              0.472     6.004
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].out[0] (.names)                             0.235     6.239
$reduce_bool~449^Y~0.in[1] (.names)                                                           0.329     6.568
$reduce_bool~449^Y~0.out[0] (.names)                                                          0.235     6.803
$logic_and~328^Y~0.in[1] (.names)                                                             0.100     6.903
$logic_and~328^Y~0.out[0] (.names)                                                            0.235     7.138
$logic_or~414^Y~0.in[0] (.names)                                                              0.100     7.238
$logic_or~414^Y~0.out[0] (.names)                                                             0.235     7.473
$logic_not~383^Y~0.in[0] (.names)                                                             0.100     7.573
$logic_not~383^Y~0.out[0] (.names)                                                            0.235     7.808
$logic_and~315^Y~0.in[1] (.names)                                                             0.470     8.279
$logic_and~315^Y~0.out[0] (.names)                                                            0.235     8.514
$mux~521^Y~0.in[0] (.names)                                                                   0.100     8.614
$mux~521^Y~0.out[0] (.names)                                                                  0.235     8.849
$mux~522^Y~0.in[0] (.names)                                                                   0.100     8.949
$mux~522^Y~0.out[0] (.names)                                                                  0.235     9.184
$mux~523^Y~0.in[1] (.names)                                                                   0.100     9.284
$mux~523^Y~0.out[0] (.names)                                                                  0.235     9.519
$or~519^Y~0.in[0] (.names)                                                                    0.332     9.851
$or~519^Y~0.out[0] (.names)                                                                   0.235    10.086
$mux~520^Y~0.in[1] (.names)                                                                   0.100    10.186
$mux~520^Y~0.out[0] (.names)                                                                  0.235    10.421
$logic_or~421^Y~0.in[0] (.names)                                                              0.100    10.521
$logic_or~421^Y~0.out[0] (.names)                                                             0.235    10.756
$logic_or~419^Y~0.in[0] (.names)                                                              0.612    11.368
$logic_or~419^Y~0.out[0] (.names)                                                             0.235    11.603
$logic_or~420^Y~0.in[1] (.names)                                                              0.100    11.703
$logic_or~420^Y~0.out[0] (.names)                                                             0.235    11.938
$mem_v2~700^ROM~6^npbMUX~25^BLIFf~208.in[2] (.names)                                          0.617    12.555
$mem_v2~700^ROM~6^npbMUX~25^BLIFf~208.out[0] (.names)                                         0.235    12.790
dual_port_ram^MEM~26-21^out1~0.addr1[1] (dual_port_ram)                                       0.656    13.446
data arrival time                                                                                      13.446

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
dual_port_ram^MEM~26-21^out1~0.clk[0] (dual_port_ram)                                         0.042     0.042
clock uncertainty                                                                             0.000     0.042
cell setup time                                                                              -0.509    -0.467
data required time                                                                                     -0.467
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -0.467
data arrival time                                                                                     -13.446
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -13.913


#Path 47
Startpoint: $auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch clocked by clk)
Endpoint  : dual_port_ram^MEM~26-17^out1~0.addr1[1] (dual_port_ram clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$simplemap.cc:240:simplemap_eqne$7042[1].clk[0] (.latch)                                 0.042     0.042
$auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch) [clock-to-output]                 0.124     0.166
$auto$rtlil.cc:2598:NotGate$12924.in[0] (.names)                                              0.120     0.286
$auto$rtlil.cc:2598:NotGate$12924.out[0] (.names)                                             0.235     0.521
$auto$simplemap.cc:246:simplemap_eqne$7056.in[1] (.names)                                     0.100     0.621
$auto$simplemap.cc:246:simplemap_eqne$7056.out[0] (.names)                                    0.235     0.856
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].in[0] (.names)                              0.100     0.956
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].out[0] (.names)                             0.235     1.191
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].in[1] (.names)                        0.335     1.526
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].out[0] (.names)                       0.235     1.761
$auto$simplemap.cc:117:simplemap_reduce$11435.in[0] (.names)                                  0.100     1.861
$auto$simplemap.cc:117:simplemap_reduce$11435.out[0] (.names)                                 0.235     2.096
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].in[0] (.names)                            0.100     2.196
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].out[0] (.names)                           0.235     2.431
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].in[1] (.names)                              0.100     2.531
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].out[0] (.names)                             0.235     2.766
$not~461^Y~0.in[0] (.names)                                                                   0.100     2.866
$not~461^Y~0.out[0] (.names)                                                                  0.235     3.101
$mux~675^Y~0.in[1] (.names)                                                                   0.100     3.201
$mux~675^Y~0.out[0] (.names)                                                                  0.235     3.436
$add~1^ADD~14-1[0].b[0] (adder)                                                               0.671     4.107
$add~1^ADD~14-1[0].sumout[0] (adder)                                                          0.300     4.407
$add~0^ADD~13-1[0].a[0] (adder)                                                               0.525     4.932
$add~0^ADD~13-1[0].cout[0] (adder)                                                            0.300     5.232
$add~0^ADD~13-2[0].cin[0] (adder)                                                             0.000     5.232
$add~0^ADD~13-2[0].sumout[0] (adder)                                                          0.300     5.532
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].in[0] (.names)                              0.472     6.004
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].out[0] (.names)                             0.235     6.239
$reduce_bool~449^Y~0.in[1] (.names)                                                           0.329     6.568
$reduce_bool~449^Y~0.out[0] (.names)                                                          0.235     6.803
$logic_and~328^Y~0.in[1] (.names)                                                             0.100     6.903
$logic_and~328^Y~0.out[0] (.names)                                                            0.235     7.138
$logic_or~414^Y~0.in[0] (.names)                                                              0.100     7.238
$logic_or~414^Y~0.out[0] (.names)                                                             0.235     7.473
$logic_not~383^Y~0.in[0] (.names)                                                             0.100     7.573
$logic_not~383^Y~0.out[0] (.names)                                                            0.235     7.808
$logic_and~315^Y~0.in[1] (.names)                                                             0.470     8.279
$logic_and~315^Y~0.out[0] (.names)                                                            0.235     8.514
$mux~521^Y~0.in[0] (.names)                                                                   0.100     8.614
$mux~521^Y~0.out[0] (.names)                                                                  0.235     8.849
$mux~522^Y~0.in[0] (.names)                                                                   0.100     8.949
$mux~522^Y~0.out[0] (.names)                                                                  0.235     9.184
$mux~523^Y~0.in[1] (.names)                                                                   0.100     9.284
$mux~523^Y~0.out[0] (.names)                                                                  0.235     9.519
$or~519^Y~0.in[0] (.names)                                                                    0.332     9.851
$or~519^Y~0.out[0] (.names)                                                                   0.235    10.086
$mux~520^Y~0.in[1] (.names)                                                                   0.100    10.186
$mux~520^Y~0.out[0] (.names)                                                                  0.235    10.421
$logic_or~421^Y~0.in[0] (.names)                                                              0.100    10.521
$logic_or~421^Y~0.out[0] (.names)                                                             0.235    10.756
$logic_or~419^Y~0.in[0] (.names)                                                              0.612    11.368
$logic_or~419^Y~0.out[0] (.names)                                                             0.235    11.603
$logic_or~420^Y~0.in[1] (.names)                                                              0.100    11.703
$logic_or~420^Y~0.out[0] (.names)                                                             0.235    11.938
$mem_v2~700^ROM~6^npbMUX~25^BLIFf~208.in[2] (.names)                                          0.617    12.555
$mem_v2~700^ROM~6^npbMUX~25^BLIFf~208.out[0] (.names)                                         0.235    12.790
dual_port_ram^MEM~26-17^out1~0.addr1[1] (dual_port_ram)                                       0.656    13.446
data arrival time                                                                                      13.446

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
dual_port_ram^MEM~26-17^out1~0.clk[0] (dual_port_ram)                                         0.042     0.042
clock uncertainty                                                                             0.000     0.042
cell setup time                                                                              -0.509    -0.467
data required time                                                                                     -0.467
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -0.467
data arrival time                                                                                     -13.446
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -13.913


#Path 48
Startpoint: $auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch clocked by clk)
Endpoint  : dual_port_ram^MEM~26-16^out1~0.addr1[1] (dual_port_ram clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$simplemap.cc:240:simplemap_eqne$7042[1].clk[0] (.latch)                                 0.042     0.042
$auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch) [clock-to-output]                 0.124     0.166
$auto$rtlil.cc:2598:NotGate$12924.in[0] (.names)                                              0.120     0.286
$auto$rtlil.cc:2598:NotGate$12924.out[0] (.names)                                             0.235     0.521
$auto$simplemap.cc:246:simplemap_eqne$7056.in[1] (.names)                                     0.100     0.621
$auto$simplemap.cc:246:simplemap_eqne$7056.out[0] (.names)                                    0.235     0.856
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].in[0] (.names)                              0.100     0.956
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].out[0] (.names)                             0.235     1.191
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].in[1] (.names)                        0.335     1.526
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].out[0] (.names)                       0.235     1.761
$auto$simplemap.cc:117:simplemap_reduce$11435.in[0] (.names)                                  0.100     1.861
$auto$simplemap.cc:117:simplemap_reduce$11435.out[0] (.names)                                 0.235     2.096
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].in[0] (.names)                            0.100     2.196
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].out[0] (.names)                           0.235     2.431
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].in[1] (.names)                              0.100     2.531
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].out[0] (.names)                             0.235     2.766
$not~461^Y~0.in[0] (.names)                                                                   0.100     2.866
$not~461^Y~0.out[0] (.names)                                                                  0.235     3.101
$mux~675^Y~0.in[1] (.names)                                                                   0.100     3.201
$mux~675^Y~0.out[0] (.names)                                                                  0.235     3.436
$add~1^ADD~14-1[0].b[0] (adder)                                                               0.671     4.107
$add~1^ADD~14-1[0].sumout[0] (adder)                                                          0.300     4.407
$add~0^ADD~13-1[0].a[0] (adder)                                                               0.525     4.932
$add~0^ADD~13-1[0].cout[0] (adder)                                                            0.300     5.232
$add~0^ADD~13-2[0].cin[0] (adder)                                                             0.000     5.232
$add~0^ADD~13-2[0].sumout[0] (adder)                                                          0.300     5.532
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].in[0] (.names)                              0.472     6.004
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].out[0] (.names)                             0.235     6.239
$reduce_bool~449^Y~0.in[1] (.names)                                                           0.329     6.568
$reduce_bool~449^Y~0.out[0] (.names)                                                          0.235     6.803
$logic_and~328^Y~0.in[1] (.names)                                                             0.100     6.903
$logic_and~328^Y~0.out[0] (.names)                                                            0.235     7.138
$logic_or~414^Y~0.in[0] (.names)                                                              0.100     7.238
$logic_or~414^Y~0.out[0] (.names)                                                             0.235     7.473
$logic_not~383^Y~0.in[0] (.names)                                                             0.100     7.573
$logic_not~383^Y~0.out[0] (.names)                                                            0.235     7.808
$logic_and~315^Y~0.in[1] (.names)                                                             0.470     8.279
$logic_and~315^Y~0.out[0] (.names)                                                            0.235     8.514
$mux~521^Y~0.in[0] (.names)                                                                   0.100     8.614
$mux~521^Y~0.out[0] (.names)                                                                  0.235     8.849
$mux~522^Y~0.in[0] (.names)                                                                   0.100     8.949
$mux~522^Y~0.out[0] (.names)                                                                  0.235     9.184
$mux~523^Y~0.in[1] (.names)                                                                   0.100     9.284
$mux~523^Y~0.out[0] (.names)                                                                  0.235     9.519
$or~519^Y~0.in[0] (.names)                                                                    0.332     9.851
$or~519^Y~0.out[0] (.names)                                                                   0.235    10.086
$mux~520^Y~0.in[1] (.names)                                                                   0.100    10.186
$mux~520^Y~0.out[0] (.names)                                                                  0.235    10.421
$logic_or~421^Y~0.in[0] (.names)                                                              0.100    10.521
$logic_or~421^Y~0.out[0] (.names)                                                             0.235    10.756
$logic_or~419^Y~0.in[0] (.names)                                                              0.612    11.368
$logic_or~419^Y~0.out[0] (.names)                                                             0.235    11.603
$logic_or~420^Y~0.in[1] (.names)                                                              0.100    11.703
$logic_or~420^Y~0.out[0] (.names)                                                             0.235    11.938
$mem_v2~700^ROM~6^npbMUX~25^BLIFf~208.in[2] (.names)                                          0.617    12.555
$mem_v2~700^ROM~6^npbMUX~25^BLIFf~208.out[0] (.names)                                         0.235    12.790
dual_port_ram^MEM~26-16^out1~0.addr1[1] (dual_port_ram)                                       0.656    13.446
data arrival time                                                                                      13.446

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
dual_port_ram^MEM~26-16^out1~0.clk[0] (dual_port_ram)                                         0.042     0.042
clock uncertainty                                                                             0.000     0.042
cell setup time                                                                              -0.509    -0.467
data required time                                                                                     -0.467
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -0.467
data arrival time                                                                                     -13.446
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -13.913


#Path 49
Startpoint: $auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch clocked by clk)
Endpoint  : dual_port_ram^MEM~26-15^out1~0.addr1[1] (dual_port_ram clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$simplemap.cc:240:simplemap_eqne$7042[1].clk[0] (.latch)                                 0.042     0.042
$auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch) [clock-to-output]                 0.124     0.166
$auto$rtlil.cc:2598:NotGate$12924.in[0] (.names)                                              0.120     0.286
$auto$rtlil.cc:2598:NotGate$12924.out[0] (.names)                                             0.235     0.521
$auto$simplemap.cc:246:simplemap_eqne$7056.in[1] (.names)                                     0.100     0.621
$auto$simplemap.cc:246:simplemap_eqne$7056.out[0] (.names)                                    0.235     0.856
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].in[0] (.names)                              0.100     0.956
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].out[0] (.names)                             0.235     1.191
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].in[1] (.names)                        0.335     1.526
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].out[0] (.names)                       0.235     1.761
$auto$simplemap.cc:117:simplemap_reduce$11435.in[0] (.names)                                  0.100     1.861
$auto$simplemap.cc:117:simplemap_reduce$11435.out[0] (.names)                                 0.235     2.096
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].in[0] (.names)                            0.100     2.196
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].out[0] (.names)                           0.235     2.431
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].in[1] (.names)                              0.100     2.531
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].out[0] (.names)                             0.235     2.766
$not~461^Y~0.in[0] (.names)                                                                   0.100     2.866
$not~461^Y~0.out[0] (.names)                                                                  0.235     3.101
$mux~675^Y~0.in[1] (.names)                                                                   0.100     3.201
$mux~675^Y~0.out[0] (.names)                                                                  0.235     3.436
$add~1^ADD~14-1[0].b[0] (adder)                                                               0.671     4.107
$add~1^ADD~14-1[0].sumout[0] (adder)                                                          0.300     4.407
$add~0^ADD~13-1[0].a[0] (adder)                                                               0.525     4.932
$add~0^ADD~13-1[0].cout[0] (adder)                                                            0.300     5.232
$add~0^ADD~13-2[0].cin[0] (adder)                                                             0.000     5.232
$add~0^ADD~13-2[0].sumout[0] (adder)                                                          0.300     5.532
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].in[0] (.names)                              0.472     6.004
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].out[0] (.names)                             0.235     6.239
$reduce_bool~449^Y~0.in[1] (.names)                                                           0.329     6.568
$reduce_bool~449^Y~0.out[0] (.names)                                                          0.235     6.803
$logic_and~328^Y~0.in[1] (.names)                                                             0.100     6.903
$logic_and~328^Y~0.out[0] (.names)                                                            0.235     7.138
$logic_or~414^Y~0.in[0] (.names)                                                              0.100     7.238
$logic_or~414^Y~0.out[0] (.names)                                                             0.235     7.473
$logic_not~383^Y~0.in[0] (.names)                                                             0.100     7.573
$logic_not~383^Y~0.out[0] (.names)                                                            0.235     7.808
$logic_and~315^Y~0.in[1] (.names)                                                             0.470     8.279
$logic_and~315^Y~0.out[0] (.names)                                                            0.235     8.514
$mux~521^Y~0.in[0] (.names)                                                                   0.100     8.614
$mux~521^Y~0.out[0] (.names)                                                                  0.235     8.849
$mux~522^Y~0.in[0] (.names)                                                                   0.100     8.949
$mux~522^Y~0.out[0] (.names)                                                                  0.235     9.184
$mux~523^Y~0.in[1] (.names)                                                                   0.100     9.284
$mux~523^Y~0.out[0] (.names)                                                                  0.235     9.519
$or~519^Y~0.in[0] (.names)                                                                    0.332     9.851
$or~519^Y~0.out[0] (.names)                                                                   0.235    10.086
$mux~520^Y~0.in[1] (.names)                                                                   0.100    10.186
$mux~520^Y~0.out[0] (.names)                                                                  0.235    10.421
$logic_or~421^Y~0.in[0] (.names)                                                              0.100    10.521
$logic_or~421^Y~0.out[0] (.names)                                                             0.235    10.756
$logic_or~419^Y~0.in[0] (.names)                                                              0.612    11.368
$logic_or~419^Y~0.out[0] (.names)                                                             0.235    11.603
$logic_or~420^Y~0.in[1] (.names)                                                              0.100    11.703
$logic_or~420^Y~0.out[0] (.names)                                                             0.235    11.938
$mem_v2~700^ROM~6^npbMUX~25^BLIFf~208.in[2] (.names)                                          0.617    12.555
$mem_v2~700^ROM~6^npbMUX~25^BLIFf~208.out[0] (.names)                                         0.235    12.790
dual_port_ram^MEM~26-15^out1~0.addr1[1] (dual_port_ram)                                       0.656    13.446
data arrival time                                                                                      13.446

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
dual_port_ram^MEM~26-15^out1~0.clk[0] (dual_port_ram)                                         0.042     0.042
clock uncertainty                                                                             0.000     0.042
cell setup time                                                                              -0.509    -0.467
data required time                                                                                     -0.467
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -0.467
data arrival time                                                                                     -13.446
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -13.913


#Path 50
Startpoint: $auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch clocked by clk)
Endpoint  : dual_port_ram^MEM~26-14^out1~0.addr1[1] (dual_port_ram clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$simplemap.cc:240:simplemap_eqne$7042[1].clk[0] (.latch)                                 0.042     0.042
$auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch) [clock-to-output]                 0.124     0.166
$auto$rtlil.cc:2598:NotGate$12924.in[0] (.names)                                              0.120     0.286
$auto$rtlil.cc:2598:NotGate$12924.out[0] (.names)                                             0.235     0.521
$auto$simplemap.cc:246:simplemap_eqne$7056.in[1] (.names)                                     0.100     0.621
$auto$simplemap.cc:246:simplemap_eqne$7056.out[0] (.names)                                    0.235     0.856
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].in[0] (.names)                              0.100     0.956
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].out[0] (.names)                             0.235     1.191
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].in[1] (.names)                        0.335     1.526
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].out[0] (.names)                       0.235     1.761
$auto$simplemap.cc:117:simplemap_reduce$11435.in[0] (.names)                                  0.100     1.861
$auto$simplemap.cc:117:simplemap_reduce$11435.out[0] (.names)                                 0.235     2.096
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].in[0] (.names)                            0.100     2.196
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].out[0] (.names)                           0.235     2.431
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].in[1] (.names)                              0.100     2.531
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].out[0] (.names)                             0.235     2.766
$not~461^Y~0.in[0] (.names)                                                                   0.100     2.866
$not~461^Y~0.out[0] (.names)                                                                  0.235     3.101
$mux~675^Y~0.in[1] (.names)                                                                   0.100     3.201
$mux~675^Y~0.out[0] (.names)                                                                  0.235     3.436
$add~1^ADD~14-1[0].b[0] (adder)                                                               0.671     4.107
$add~1^ADD~14-1[0].sumout[0] (adder)                                                          0.300     4.407
$add~0^ADD~13-1[0].a[0] (adder)                                                               0.525     4.932
$add~0^ADD~13-1[0].cout[0] (adder)                                                            0.300     5.232
$add~0^ADD~13-2[0].cin[0] (adder)                                                             0.000     5.232
$add~0^ADD~13-2[0].sumout[0] (adder)                                                          0.300     5.532
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].in[0] (.names)                              0.472     6.004
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].out[0] (.names)                             0.235     6.239
$reduce_bool~449^Y~0.in[1] (.names)                                                           0.329     6.568
$reduce_bool~449^Y~0.out[0] (.names)                                                          0.235     6.803
$logic_and~328^Y~0.in[1] (.names)                                                             0.100     6.903
$logic_and~328^Y~0.out[0] (.names)                                                            0.235     7.138
$logic_or~414^Y~0.in[0] (.names)                                                              0.100     7.238
$logic_or~414^Y~0.out[0] (.names)                                                             0.235     7.473
$logic_not~383^Y~0.in[0] (.names)                                                             0.100     7.573
$logic_not~383^Y~0.out[0] (.names)                                                            0.235     7.808
$logic_and~315^Y~0.in[1] (.names)                                                             0.470     8.279
$logic_and~315^Y~0.out[0] (.names)                                                            0.235     8.514
$mux~521^Y~0.in[0] (.names)                                                                   0.100     8.614
$mux~521^Y~0.out[0] (.names)                                                                  0.235     8.849
$mux~522^Y~0.in[0] (.names)                                                                   0.100     8.949
$mux~522^Y~0.out[0] (.names)                                                                  0.235     9.184
$mux~523^Y~0.in[1] (.names)                                                                   0.100     9.284
$mux~523^Y~0.out[0] (.names)                                                                  0.235     9.519
$or~519^Y~0.in[0] (.names)                                                                    0.332     9.851
$or~519^Y~0.out[0] (.names)                                                                   0.235    10.086
$mux~520^Y~0.in[1] (.names)                                                                   0.100    10.186
$mux~520^Y~0.out[0] (.names)                                                                  0.235    10.421
$logic_or~421^Y~0.in[0] (.names)                                                              0.100    10.521
$logic_or~421^Y~0.out[0] (.names)                                                             0.235    10.756
$logic_or~419^Y~0.in[0] (.names)                                                              0.612    11.368
$logic_or~419^Y~0.out[0] (.names)                                                             0.235    11.603
$logic_or~420^Y~0.in[1] (.names)                                                              0.100    11.703
$logic_or~420^Y~0.out[0] (.names)                                                             0.235    11.938
$mem_v2~700^ROM~6^npbMUX~25^BLIFf~208.in[2] (.names)                                          0.617    12.555
$mem_v2~700^ROM~6^npbMUX~25^BLIFf~208.out[0] (.names)                                         0.235    12.790
dual_port_ram^MEM~26-14^out1~0.addr1[1] (dual_port_ram)                                       0.656    13.446
data arrival time                                                                                      13.446

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
dual_port_ram^MEM~26-14^out1~0.clk[0] (dual_port_ram)                                         0.042     0.042
clock uncertainty                                                                             0.000     0.042
cell setup time                                                                              -0.509    -0.467
data required time                                                                                     -0.467
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -0.467
data arrival time                                                                                     -13.446
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -13.913


#Path 51
Startpoint: $auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch clocked by clk)
Endpoint  : dual_port_ram^MEM~26-1^out1~0.addr1[1] (dual_port_ram clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$simplemap.cc:240:simplemap_eqne$7042[1].clk[0] (.latch)                                 0.042     0.042
$auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch) [clock-to-output]                 0.124     0.166
$auto$rtlil.cc:2598:NotGate$12924.in[0] (.names)                                              0.120     0.286
$auto$rtlil.cc:2598:NotGate$12924.out[0] (.names)                                             0.235     0.521
$auto$simplemap.cc:246:simplemap_eqne$7056.in[1] (.names)                                     0.100     0.621
$auto$simplemap.cc:246:simplemap_eqne$7056.out[0] (.names)                                    0.235     0.856
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].in[0] (.names)                              0.100     0.956
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].out[0] (.names)                             0.235     1.191
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].in[1] (.names)                        0.335     1.526
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].out[0] (.names)                       0.235     1.761
$auto$simplemap.cc:117:simplemap_reduce$11435.in[0] (.names)                                  0.100     1.861
$auto$simplemap.cc:117:simplemap_reduce$11435.out[0] (.names)                                 0.235     2.096
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].in[0] (.names)                            0.100     2.196
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].out[0] (.names)                           0.235     2.431
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].in[1] (.names)                              0.100     2.531
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].out[0] (.names)                             0.235     2.766
$not~461^Y~0.in[0] (.names)                                                                   0.100     2.866
$not~461^Y~0.out[0] (.names)                                                                  0.235     3.101
$mux~675^Y~0.in[1] (.names)                                                                   0.100     3.201
$mux~675^Y~0.out[0] (.names)                                                                  0.235     3.436
$add~1^ADD~14-1[0].b[0] (adder)                                                               0.671     4.107
$add~1^ADD~14-1[0].sumout[0] (adder)                                                          0.300     4.407
$add~0^ADD~13-1[0].a[0] (adder)                                                               0.525     4.932
$add~0^ADD~13-1[0].cout[0] (adder)                                                            0.300     5.232
$add~0^ADD~13-2[0].cin[0] (adder)                                                             0.000     5.232
$add~0^ADD~13-2[0].sumout[0] (adder)                                                          0.300     5.532
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].in[0] (.names)                              0.472     6.004
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].out[0] (.names)                             0.235     6.239
$reduce_bool~449^Y~0.in[1] (.names)                                                           0.329     6.568
$reduce_bool~449^Y~0.out[0] (.names)                                                          0.235     6.803
$logic_and~328^Y~0.in[1] (.names)                                                             0.100     6.903
$logic_and~328^Y~0.out[0] (.names)                                                            0.235     7.138
$logic_or~414^Y~0.in[0] (.names)                                                              0.100     7.238
$logic_or~414^Y~0.out[0] (.names)                                                             0.235     7.473
$logic_not~383^Y~0.in[0] (.names)                                                             0.100     7.573
$logic_not~383^Y~0.out[0] (.names)                                                            0.235     7.808
$logic_and~315^Y~0.in[1] (.names)                                                             0.470     8.279
$logic_and~315^Y~0.out[0] (.names)                                                            0.235     8.514
$mux~521^Y~0.in[0] (.names)                                                                   0.100     8.614
$mux~521^Y~0.out[0] (.names)                                                                  0.235     8.849
$mux~522^Y~0.in[0] (.names)                                                                   0.100     8.949
$mux~522^Y~0.out[0] (.names)                                                                  0.235     9.184
$mux~523^Y~0.in[1] (.names)                                                                   0.100     9.284
$mux~523^Y~0.out[0] (.names)                                                                  0.235     9.519
$or~519^Y~0.in[0] (.names)                                                                    0.332     9.851
$or~519^Y~0.out[0] (.names)                                                                   0.235    10.086
$mux~520^Y~0.in[1] (.names)                                                                   0.100    10.186
$mux~520^Y~0.out[0] (.names)                                                                  0.235    10.421
$logic_or~421^Y~0.in[0] (.names)                                                              0.100    10.521
$logic_or~421^Y~0.out[0] (.names)                                                             0.235    10.756
$logic_or~419^Y~0.in[0] (.names)                                                              0.612    11.368
$logic_or~419^Y~0.out[0] (.names)                                                             0.235    11.603
$logic_or~420^Y~0.in[1] (.names)                                                              0.100    11.703
$logic_or~420^Y~0.out[0] (.names)                                                             0.235    11.938
$mem_v2~700^ROM~6^npbMUX~25^BLIFf~208.in[2] (.names)                                          0.617    12.555
$mem_v2~700^ROM~6^npbMUX~25^BLIFf~208.out[0] (.names)                                         0.235    12.790
dual_port_ram^MEM~26-1^out1~0.addr1[1] (dual_port_ram)                                        0.656    13.446
data arrival time                                                                                      13.446

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
dual_port_ram^MEM~26-1^out1~0.clk[0] (dual_port_ram)                                          0.042     0.042
clock uncertainty                                                                             0.000     0.042
cell setup time                                                                              -0.509    -0.467
data required time                                                                                     -0.467
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -0.467
data arrival time                                                                                     -13.446
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -13.913


#Path 52
Startpoint: $auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch clocked by clk)
Endpoint  : dual_port_ram^MEM~26-13^out1~0.addr1[1] (dual_port_ram clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$simplemap.cc:240:simplemap_eqne$7042[1].clk[0] (.latch)                                 0.042     0.042
$auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch) [clock-to-output]                 0.124     0.166
$auto$rtlil.cc:2598:NotGate$12924.in[0] (.names)                                              0.120     0.286
$auto$rtlil.cc:2598:NotGate$12924.out[0] (.names)                                             0.235     0.521
$auto$simplemap.cc:246:simplemap_eqne$7056.in[1] (.names)                                     0.100     0.621
$auto$simplemap.cc:246:simplemap_eqne$7056.out[0] (.names)                                    0.235     0.856
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].in[0] (.names)                              0.100     0.956
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].out[0] (.names)                             0.235     1.191
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].in[1] (.names)                        0.335     1.526
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].out[0] (.names)                       0.235     1.761
$auto$simplemap.cc:117:simplemap_reduce$11435.in[0] (.names)                                  0.100     1.861
$auto$simplemap.cc:117:simplemap_reduce$11435.out[0] (.names)                                 0.235     2.096
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].in[0] (.names)                            0.100     2.196
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].out[0] (.names)                           0.235     2.431
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].in[1] (.names)                              0.100     2.531
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].out[0] (.names)                             0.235     2.766
$not~461^Y~0.in[0] (.names)                                                                   0.100     2.866
$not~461^Y~0.out[0] (.names)                                                                  0.235     3.101
$mux~675^Y~0.in[1] (.names)                                                                   0.100     3.201
$mux~675^Y~0.out[0] (.names)                                                                  0.235     3.436
$add~1^ADD~14-1[0].b[0] (adder)                                                               0.671     4.107
$add~1^ADD~14-1[0].sumout[0] (adder)                                                          0.300     4.407
$add~0^ADD~13-1[0].a[0] (adder)                                                               0.525     4.932
$add~0^ADD~13-1[0].cout[0] (adder)                                                            0.300     5.232
$add~0^ADD~13-2[0].cin[0] (adder)                                                             0.000     5.232
$add~0^ADD~13-2[0].sumout[0] (adder)                                                          0.300     5.532
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].in[0] (.names)                              0.472     6.004
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].out[0] (.names)                             0.235     6.239
$reduce_bool~449^Y~0.in[1] (.names)                                                           0.329     6.568
$reduce_bool~449^Y~0.out[0] (.names)                                                          0.235     6.803
$logic_and~328^Y~0.in[1] (.names)                                                             0.100     6.903
$logic_and~328^Y~0.out[0] (.names)                                                            0.235     7.138
$logic_or~414^Y~0.in[0] (.names)                                                              0.100     7.238
$logic_or~414^Y~0.out[0] (.names)                                                             0.235     7.473
$logic_not~383^Y~0.in[0] (.names)                                                             0.100     7.573
$logic_not~383^Y~0.out[0] (.names)                                                            0.235     7.808
$logic_and~315^Y~0.in[1] (.names)                                                             0.470     8.279
$logic_and~315^Y~0.out[0] (.names)                                                            0.235     8.514
$mux~521^Y~0.in[0] (.names)                                                                   0.100     8.614
$mux~521^Y~0.out[0] (.names)                                                                  0.235     8.849
$mux~522^Y~0.in[0] (.names)                                                                   0.100     8.949
$mux~522^Y~0.out[0] (.names)                                                                  0.235     9.184
$mux~523^Y~0.in[1] (.names)                                                                   0.100     9.284
$mux~523^Y~0.out[0] (.names)                                                                  0.235     9.519
$or~519^Y~0.in[0] (.names)                                                                    0.332     9.851
$or~519^Y~0.out[0] (.names)                                                                   0.235    10.086
$mux~520^Y~0.in[1] (.names)                                                                   0.100    10.186
$mux~520^Y~0.out[0] (.names)                                                                  0.235    10.421
$logic_or~421^Y~0.in[0] (.names)                                                              0.100    10.521
$logic_or~421^Y~0.out[0] (.names)                                                             0.235    10.756
$logic_or~419^Y~0.in[0] (.names)                                                              0.612    11.368
$logic_or~419^Y~0.out[0] (.names)                                                             0.235    11.603
$logic_or~420^Y~0.in[1] (.names)                                                              0.100    11.703
$logic_or~420^Y~0.out[0] (.names)                                                             0.235    11.938
$mem_v2~700^ROM~6^npbMUX~25^BLIFf~208.in[2] (.names)                                          0.617    12.555
$mem_v2~700^ROM~6^npbMUX~25^BLIFf~208.out[0] (.names)                                         0.235    12.790
dual_port_ram^MEM~26-13^out1~0.addr1[1] (dual_port_ram)                                       0.656    13.446
data arrival time                                                                                      13.446

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
dual_port_ram^MEM~26-13^out1~0.clk[0] (dual_port_ram)                                         0.042     0.042
clock uncertainty                                                                             0.000     0.042
cell setup time                                                                              -0.509    -0.467
data required time                                                                                     -0.467
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -0.467
data arrival time                                                                                     -13.446
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -13.913


#Path 53
Startpoint: $auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch clocked by clk)
Endpoint  : dual_port_ram^MEM~26-11^out1~0.addr1[1] (dual_port_ram clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$simplemap.cc:240:simplemap_eqne$7042[1].clk[0] (.latch)                                 0.042     0.042
$auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch) [clock-to-output]                 0.124     0.166
$auto$rtlil.cc:2598:NotGate$12924.in[0] (.names)                                              0.120     0.286
$auto$rtlil.cc:2598:NotGate$12924.out[0] (.names)                                             0.235     0.521
$auto$simplemap.cc:246:simplemap_eqne$7056.in[1] (.names)                                     0.100     0.621
$auto$simplemap.cc:246:simplemap_eqne$7056.out[0] (.names)                                    0.235     0.856
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].in[0] (.names)                              0.100     0.956
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].out[0] (.names)                             0.235     1.191
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].in[1] (.names)                        0.335     1.526
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].out[0] (.names)                       0.235     1.761
$auto$simplemap.cc:117:simplemap_reduce$11435.in[0] (.names)                                  0.100     1.861
$auto$simplemap.cc:117:simplemap_reduce$11435.out[0] (.names)                                 0.235     2.096
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].in[0] (.names)                            0.100     2.196
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].out[0] (.names)                           0.235     2.431
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].in[1] (.names)                              0.100     2.531
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].out[0] (.names)                             0.235     2.766
$not~461^Y~0.in[0] (.names)                                                                   0.100     2.866
$not~461^Y~0.out[0] (.names)                                                                  0.235     3.101
$mux~675^Y~0.in[1] (.names)                                                                   0.100     3.201
$mux~675^Y~0.out[0] (.names)                                                                  0.235     3.436
$add~1^ADD~14-1[0].b[0] (adder)                                                               0.671     4.107
$add~1^ADD~14-1[0].sumout[0] (adder)                                                          0.300     4.407
$add~0^ADD~13-1[0].a[0] (adder)                                                               0.525     4.932
$add~0^ADD~13-1[0].cout[0] (adder)                                                            0.300     5.232
$add~0^ADD~13-2[0].cin[0] (adder)                                                             0.000     5.232
$add~0^ADD~13-2[0].sumout[0] (adder)                                                          0.300     5.532
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].in[0] (.names)                              0.472     6.004
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].out[0] (.names)                             0.235     6.239
$reduce_bool~449^Y~0.in[1] (.names)                                                           0.329     6.568
$reduce_bool~449^Y~0.out[0] (.names)                                                          0.235     6.803
$logic_and~328^Y~0.in[1] (.names)                                                             0.100     6.903
$logic_and~328^Y~0.out[0] (.names)                                                            0.235     7.138
$logic_or~414^Y~0.in[0] (.names)                                                              0.100     7.238
$logic_or~414^Y~0.out[0] (.names)                                                             0.235     7.473
$logic_not~383^Y~0.in[0] (.names)                                                             0.100     7.573
$logic_not~383^Y~0.out[0] (.names)                                                            0.235     7.808
$logic_and~315^Y~0.in[1] (.names)                                                             0.470     8.279
$logic_and~315^Y~0.out[0] (.names)                                                            0.235     8.514
$mux~521^Y~0.in[0] (.names)                                                                   0.100     8.614
$mux~521^Y~0.out[0] (.names)                                                                  0.235     8.849
$mux~522^Y~0.in[0] (.names)                                                                   0.100     8.949
$mux~522^Y~0.out[0] (.names)                                                                  0.235     9.184
$mux~523^Y~0.in[1] (.names)                                                                   0.100     9.284
$mux~523^Y~0.out[0] (.names)                                                                  0.235     9.519
$or~519^Y~0.in[0] (.names)                                                                    0.332     9.851
$or~519^Y~0.out[0] (.names)                                                                   0.235    10.086
$mux~520^Y~0.in[1] (.names)                                                                   0.100    10.186
$mux~520^Y~0.out[0] (.names)                                                                  0.235    10.421
$logic_or~421^Y~0.in[0] (.names)                                                              0.100    10.521
$logic_or~421^Y~0.out[0] (.names)                                                             0.235    10.756
$logic_or~419^Y~0.in[0] (.names)                                                              0.612    11.368
$logic_or~419^Y~0.out[0] (.names)                                                             0.235    11.603
$logic_or~420^Y~0.in[1] (.names)                                                              0.100    11.703
$logic_or~420^Y~0.out[0] (.names)                                                             0.235    11.938
$mem_v2~700^ROM~6^npbMUX~25^BLIFf~208.in[2] (.names)                                          0.617    12.555
$mem_v2~700^ROM~6^npbMUX~25^BLIFf~208.out[0] (.names)                                         0.235    12.790
dual_port_ram^MEM~26-11^out1~0.addr1[1] (dual_port_ram)                                       0.656    13.446
data arrival time                                                                                      13.446

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
dual_port_ram^MEM~26-11^out1~0.clk[0] (dual_port_ram)                                         0.042     0.042
clock uncertainty                                                                             0.000     0.042
cell setup time                                                                              -0.509    -0.467
data required time                                                                                     -0.467
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -0.467
data arrival time                                                                                     -13.446
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -13.913


#Path 54
Startpoint: $auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch clocked by clk)
Endpoint  : dual_port_ram^MEM~26-30^out1~0.addr1[1] (dual_port_ram clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$simplemap.cc:240:simplemap_eqne$7042[1].clk[0] (.latch)                                 0.042     0.042
$auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch) [clock-to-output]                 0.124     0.166
$auto$rtlil.cc:2598:NotGate$12924.in[0] (.names)                                              0.120     0.286
$auto$rtlil.cc:2598:NotGate$12924.out[0] (.names)                                             0.235     0.521
$auto$simplemap.cc:246:simplemap_eqne$7056.in[1] (.names)                                     0.100     0.621
$auto$simplemap.cc:246:simplemap_eqne$7056.out[0] (.names)                                    0.235     0.856
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].in[0] (.names)                              0.100     0.956
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].out[0] (.names)                             0.235     1.191
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].in[1] (.names)                        0.335     1.526
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].out[0] (.names)                       0.235     1.761
$auto$simplemap.cc:117:simplemap_reduce$11435.in[0] (.names)                                  0.100     1.861
$auto$simplemap.cc:117:simplemap_reduce$11435.out[0] (.names)                                 0.235     2.096
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].in[0] (.names)                            0.100     2.196
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].out[0] (.names)                           0.235     2.431
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].in[1] (.names)                              0.100     2.531
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].out[0] (.names)                             0.235     2.766
$not~461^Y~0.in[0] (.names)                                                                   0.100     2.866
$not~461^Y~0.out[0] (.names)                                                                  0.235     3.101
$mux~675^Y~0.in[1] (.names)                                                                   0.100     3.201
$mux~675^Y~0.out[0] (.names)                                                                  0.235     3.436
$add~1^ADD~14-1[0].b[0] (adder)                                                               0.671     4.107
$add~1^ADD~14-1[0].sumout[0] (adder)                                                          0.300     4.407
$add~0^ADD~13-1[0].a[0] (adder)                                                               0.525     4.932
$add~0^ADD~13-1[0].cout[0] (adder)                                                            0.300     5.232
$add~0^ADD~13-2[0].cin[0] (adder)                                                             0.000     5.232
$add~0^ADD~13-2[0].sumout[0] (adder)                                                          0.300     5.532
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].in[0] (.names)                              0.472     6.004
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].out[0] (.names)                             0.235     6.239
$reduce_bool~449^Y~0.in[1] (.names)                                                           0.329     6.568
$reduce_bool~449^Y~0.out[0] (.names)                                                          0.235     6.803
$logic_and~328^Y~0.in[1] (.names)                                                             0.100     6.903
$logic_and~328^Y~0.out[0] (.names)                                                            0.235     7.138
$logic_or~414^Y~0.in[0] (.names)                                                              0.100     7.238
$logic_or~414^Y~0.out[0] (.names)                                                             0.235     7.473
$logic_not~383^Y~0.in[0] (.names)                                                             0.100     7.573
$logic_not~383^Y~0.out[0] (.names)                                                            0.235     7.808
$logic_and~315^Y~0.in[1] (.names)                                                             0.470     8.279
$logic_and~315^Y~0.out[0] (.names)                                                            0.235     8.514
$mux~521^Y~0.in[0] (.names)                                                                   0.100     8.614
$mux~521^Y~0.out[0] (.names)                                                                  0.235     8.849
$mux~522^Y~0.in[0] (.names)                                                                   0.100     8.949
$mux~522^Y~0.out[0] (.names)                                                                  0.235     9.184
$mux~523^Y~0.in[1] (.names)                                                                   0.100     9.284
$mux~523^Y~0.out[0] (.names)                                                                  0.235     9.519
$or~519^Y~0.in[0] (.names)                                                                    0.332     9.851
$or~519^Y~0.out[0] (.names)                                                                   0.235    10.086
$mux~520^Y~0.in[1] (.names)                                                                   0.100    10.186
$mux~520^Y~0.out[0] (.names)                                                                  0.235    10.421
$logic_or~421^Y~0.in[0] (.names)                                                              0.100    10.521
$logic_or~421^Y~0.out[0] (.names)                                                             0.235    10.756
$logic_or~419^Y~0.in[0] (.names)                                                              0.612    11.368
$logic_or~419^Y~0.out[0] (.names)                                                             0.235    11.603
$logic_or~420^Y~0.in[1] (.names)                                                              0.100    11.703
$logic_or~420^Y~0.out[0] (.names)                                                             0.235    11.938
$mem_v2~700^ROM~6^npbMUX~25^BLIFf~208.in[2] (.names)                                          0.617    12.555
$mem_v2~700^ROM~6^npbMUX~25^BLIFf~208.out[0] (.names)                                         0.235    12.790
dual_port_ram^MEM~26-30^out1~0.addr1[1] (dual_port_ram)                                       0.656    13.446
data arrival time                                                                                      13.446

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
dual_port_ram^MEM~26-30^out1~0.clk[0] (dual_port_ram)                                         0.042     0.042
clock uncertainty                                                                             0.000     0.042
cell setup time                                                                              -0.509    -0.467
data required time                                                                                     -0.467
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -0.467
data arrival time                                                                                     -13.446
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -13.913


#Path 55
Startpoint: $auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch clocked by clk)
Endpoint  : dual_port_ram^MEM~26-29^out1~0.addr1[1] (dual_port_ram clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$simplemap.cc:240:simplemap_eqne$7042[1].clk[0] (.latch)                                 0.042     0.042
$auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch) [clock-to-output]                 0.124     0.166
$auto$rtlil.cc:2598:NotGate$12924.in[0] (.names)                                              0.120     0.286
$auto$rtlil.cc:2598:NotGate$12924.out[0] (.names)                                             0.235     0.521
$auto$simplemap.cc:246:simplemap_eqne$7056.in[1] (.names)                                     0.100     0.621
$auto$simplemap.cc:246:simplemap_eqne$7056.out[0] (.names)                                    0.235     0.856
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].in[0] (.names)                              0.100     0.956
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].out[0] (.names)                             0.235     1.191
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].in[1] (.names)                        0.335     1.526
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].out[0] (.names)                       0.235     1.761
$auto$simplemap.cc:117:simplemap_reduce$11435.in[0] (.names)                                  0.100     1.861
$auto$simplemap.cc:117:simplemap_reduce$11435.out[0] (.names)                                 0.235     2.096
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].in[0] (.names)                            0.100     2.196
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].out[0] (.names)                           0.235     2.431
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].in[1] (.names)                              0.100     2.531
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].out[0] (.names)                             0.235     2.766
$not~461^Y~0.in[0] (.names)                                                                   0.100     2.866
$not~461^Y~0.out[0] (.names)                                                                  0.235     3.101
$mux~675^Y~0.in[1] (.names)                                                                   0.100     3.201
$mux~675^Y~0.out[0] (.names)                                                                  0.235     3.436
$add~1^ADD~14-1[0].b[0] (adder)                                                               0.671     4.107
$add~1^ADD~14-1[0].sumout[0] (adder)                                                          0.300     4.407
$add~0^ADD~13-1[0].a[0] (adder)                                                               0.525     4.932
$add~0^ADD~13-1[0].cout[0] (adder)                                                            0.300     5.232
$add~0^ADD~13-2[0].cin[0] (adder)                                                             0.000     5.232
$add~0^ADD~13-2[0].sumout[0] (adder)                                                          0.300     5.532
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].in[0] (.names)                              0.472     6.004
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].out[0] (.names)                             0.235     6.239
$reduce_bool~449^Y~0.in[1] (.names)                                                           0.329     6.568
$reduce_bool~449^Y~0.out[0] (.names)                                                          0.235     6.803
$logic_and~328^Y~0.in[1] (.names)                                                             0.100     6.903
$logic_and~328^Y~0.out[0] (.names)                                                            0.235     7.138
$logic_or~414^Y~0.in[0] (.names)                                                              0.100     7.238
$logic_or~414^Y~0.out[0] (.names)                                                             0.235     7.473
$logic_not~383^Y~0.in[0] (.names)                                                             0.100     7.573
$logic_not~383^Y~0.out[0] (.names)                                                            0.235     7.808
$logic_and~315^Y~0.in[1] (.names)                                                             0.470     8.279
$logic_and~315^Y~0.out[0] (.names)                                                            0.235     8.514
$mux~521^Y~0.in[0] (.names)                                                                   0.100     8.614
$mux~521^Y~0.out[0] (.names)                                                                  0.235     8.849
$mux~522^Y~0.in[0] (.names)                                                                   0.100     8.949
$mux~522^Y~0.out[0] (.names)                                                                  0.235     9.184
$mux~523^Y~0.in[1] (.names)                                                                   0.100     9.284
$mux~523^Y~0.out[0] (.names)                                                                  0.235     9.519
$or~519^Y~0.in[0] (.names)                                                                    0.332     9.851
$or~519^Y~0.out[0] (.names)                                                                   0.235    10.086
$mux~520^Y~0.in[1] (.names)                                                                   0.100    10.186
$mux~520^Y~0.out[0] (.names)                                                                  0.235    10.421
$logic_or~421^Y~0.in[0] (.names)                                                              0.100    10.521
$logic_or~421^Y~0.out[0] (.names)                                                             0.235    10.756
$logic_or~419^Y~0.in[0] (.names)                                                              0.612    11.368
$logic_or~419^Y~0.out[0] (.names)                                                             0.235    11.603
$logic_or~420^Y~0.in[1] (.names)                                                              0.100    11.703
$logic_or~420^Y~0.out[0] (.names)                                                             0.235    11.938
$mem_v2~700^ROM~6^npbMUX~25^BLIFf~208.in[2] (.names)                                          0.617    12.555
$mem_v2~700^ROM~6^npbMUX~25^BLIFf~208.out[0] (.names)                                         0.235    12.790
dual_port_ram^MEM~26-29^out1~0.addr1[1] (dual_port_ram)                                       0.656    13.446
data arrival time                                                                                      13.446

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
dual_port_ram^MEM~26-29^out1~0.clk[0] (dual_port_ram)                                         0.042     0.042
clock uncertainty                                                                             0.000     0.042
cell setup time                                                                              -0.509    -0.467
data required time                                                                                     -0.467
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -0.467
data arrival time                                                                                     -13.446
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -13.913


#Path 56
Startpoint: $auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch clocked by clk)
Endpoint  : dual_port_ram^MEM~26-28^out1~0.addr1[1] (dual_port_ram clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$simplemap.cc:240:simplemap_eqne$7042[1].clk[0] (.latch)                                 0.042     0.042
$auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch) [clock-to-output]                 0.124     0.166
$auto$rtlil.cc:2598:NotGate$12924.in[0] (.names)                                              0.120     0.286
$auto$rtlil.cc:2598:NotGate$12924.out[0] (.names)                                             0.235     0.521
$auto$simplemap.cc:246:simplemap_eqne$7056.in[1] (.names)                                     0.100     0.621
$auto$simplemap.cc:246:simplemap_eqne$7056.out[0] (.names)                                    0.235     0.856
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].in[0] (.names)                              0.100     0.956
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].out[0] (.names)                             0.235     1.191
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].in[1] (.names)                        0.335     1.526
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].out[0] (.names)                       0.235     1.761
$auto$simplemap.cc:117:simplemap_reduce$11435.in[0] (.names)                                  0.100     1.861
$auto$simplemap.cc:117:simplemap_reduce$11435.out[0] (.names)                                 0.235     2.096
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].in[0] (.names)                            0.100     2.196
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].out[0] (.names)                           0.235     2.431
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].in[1] (.names)                              0.100     2.531
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].out[0] (.names)                             0.235     2.766
$not~461^Y~0.in[0] (.names)                                                                   0.100     2.866
$not~461^Y~0.out[0] (.names)                                                                  0.235     3.101
$mux~675^Y~0.in[1] (.names)                                                                   0.100     3.201
$mux~675^Y~0.out[0] (.names)                                                                  0.235     3.436
$add~1^ADD~14-1[0].b[0] (adder)                                                               0.671     4.107
$add~1^ADD~14-1[0].sumout[0] (adder)                                                          0.300     4.407
$add~0^ADD~13-1[0].a[0] (adder)                                                               0.525     4.932
$add~0^ADD~13-1[0].cout[0] (adder)                                                            0.300     5.232
$add~0^ADD~13-2[0].cin[0] (adder)                                                             0.000     5.232
$add~0^ADD~13-2[0].sumout[0] (adder)                                                          0.300     5.532
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].in[0] (.names)                              0.472     6.004
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].out[0] (.names)                             0.235     6.239
$reduce_bool~449^Y~0.in[1] (.names)                                                           0.329     6.568
$reduce_bool~449^Y~0.out[0] (.names)                                                          0.235     6.803
$logic_and~328^Y~0.in[1] (.names)                                                             0.100     6.903
$logic_and~328^Y~0.out[0] (.names)                                                            0.235     7.138
$logic_or~414^Y~0.in[0] (.names)                                                              0.100     7.238
$logic_or~414^Y~0.out[0] (.names)                                                             0.235     7.473
$logic_not~383^Y~0.in[0] (.names)                                                             0.100     7.573
$logic_not~383^Y~0.out[0] (.names)                                                            0.235     7.808
$logic_and~315^Y~0.in[1] (.names)                                                             0.470     8.279
$logic_and~315^Y~0.out[0] (.names)                                                            0.235     8.514
$mux~521^Y~0.in[0] (.names)                                                                   0.100     8.614
$mux~521^Y~0.out[0] (.names)                                                                  0.235     8.849
$mux~522^Y~0.in[0] (.names)                                                                   0.100     8.949
$mux~522^Y~0.out[0] (.names)                                                                  0.235     9.184
$mux~523^Y~0.in[1] (.names)                                                                   0.100     9.284
$mux~523^Y~0.out[0] (.names)                                                                  0.235     9.519
$or~519^Y~0.in[0] (.names)                                                                    0.332     9.851
$or~519^Y~0.out[0] (.names)                                                                   0.235    10.086
$mux~520^Y~0.in[1] (.names)                                                                   0.100    10.186
$mux~520^Y~0.out[0] (.names)                                                                  0.235    10.421
$logic_or~421^Y~0.in[0] (.names)                                                              0.100    10.521
$logic_or~421^Y~0.out[0] (.names)                                                             0.235    10.756
$logic_or~419^Y~0.in[0] (.names)                                                              0.612    11.368
$logic_or~419^Y~0.out[0] (.names)                                                             0.235    11.603
$logic_or~420^Y~0.in[1] (.names)                                                              0.100    11.703
$logic_or~420^Y~0.out[0] (.names)                                                             0.235    11.938
$mem_v2~700^ROM~6^npbMUX~25^BLIFf~208.in[2] (.names)                                          0.617    12.555
$mem_v2~700^ROM~6^npbMUX~25^BLIFf~208.out[0] (.names)                                         0.235    12.790
dual_port_ram^MEM~26-28^out1~0.addr1[1] (dual_port_ram)                                       0.656    13.446
data arrival time                                                                                      13.446

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
dual_port_ram^MEM~26-28^out1~0.clk[0] (dual_port_ram)                                         0.042     0.042
clock uncertainty                                                                             0.000     0.042
cell setup time                                                                              -0.509    -0.467
data required time                                                                                     -0.467
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -0.467
data arrival time                                                                                     -13.446
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -13.913


#Path 57
Startpoint: $auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch clocked by clk)
Endpoint  : dual_port_ram^MEM~26-27^out1~0.addr1[1] (dual_port_ram clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$simplemap.cc:240:simplemap_eqne$7042[1].clk[0] (.latch)                                 0.042     0.042
$auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch) [clock-to-output]                 0.124     0.166
$auto$rtlil.cc:2598:NotGate$12924.in[0] (.names)                                              0.120     0.286
$auto$rtlil.cc:2598:NotGate$12924.out[0] (.names)                                             0.235     0.521
$auto$simplemap.cc:246:simplemap_eqne$7056.in[1] (.names)                                     0.100     0.621
$auto$simplemap.cc:246:simplemap_eqne$7056.out[0] (.names)                                    0.235     0.856
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].in[0] (.names)                              0.100     0.956
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].out[0] (.names)                             0.235     1.191
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].in[1] (.names)                        0.335     1.526
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].out[0] (.names)                       0.235     1.761
$auto$simplemap.cc:117:simplemap_reduce$11435.in[0] (.names)                                  0.100     1.861
$auto$simplemap.cc:117:simplemap_reduce$11435.out[0] (.names)                                 0.235     2.096
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].in[0] (.names)                            0.100     2.196
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].out[0] (.names)                           0.235     2.431
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].in[1] (.names)                              0.100     2.531
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].out[0] (.names)                             0.235     2.766
$not~461^Y~0.in[0] (.names)                                                                   0.100     2.866
$not~461^Y~0.out[0] (.names)                                                                  0.235     3.101
$mux~675^Y~0.in[1] (.names)                                                                   0.100     3.201
$mux~675^Y~0.out[0] (.names)                                                                  0.235     3.436
$add~1^ADD~14-1[0].b[0] (adder)                                                               0.671     4.107
$add~1^ADD~14-1[0].sumout[0] (adder)                                                          0.300     4.407
$add~0^ADD~13-1[0].a[0] (adder)                                                               0.525     4.932
$add~0^ADD~13-1[0].cout[0] (adder)                                                            0.300     5.232
$add~0^ADD~13-2[0].cin[0] (adder)                                                             0.000     5.232
$add~0^ADD~13-2[0].sumout[0] (adder)                                                          0.300     5.532
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].in[0] (.names)                              0.472     6.004
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].out[0] (.names)                             0.235     6.239
$reduce_bool~449^Y~0.in[1] (.names)                                                           0.329     6.568
$reduce_bool~449^Y~0.out[0] (.names)                                                          0.235     6.803
$logic_and~328^Y~0.in[1] (.names)                                                             0.100     6.903
$logic_and~328^Y~0.out[0] (.names)                                                            0.235     7.138
$logic_or~414^Y~0.in[0] (.names)                                                              0.100     7.238
$logic_or~414^Y~0.out[0] (.names)                                                             0.235     7.473
$logic_not~383^Y~0.in[0] (.names)                                                             0.100     7.573
$logic_not~383^Y~0.out[0] (.names)                                                            0.235     7.808
$logic_and~315^Y~0.in[1] (.names)                                                             0.470     8.279
$logic_and~315^Y~0.out[0] (.names)                                                            0.235     8.514
$mux~521^Y~0.in[0] (.names)                                                                   0.100     8.614
$mux~521^Y~0.out[0] (.names)                                                                  0.235     8.849
$mux~522^Y~0.in[0] (.names)                                                                   0.100     8.949
$mux~522^Y~0.out[0] (.names)                                                                  0.235     9.184
$mux~523^Y~0.in[1] (.names)                                                                   0.100     9.284
$mux~523^Y~0.out[0] (.names)                                                                  0.235     9.519
$or~519^Y~0.in[0] (.names)                                                                    0.332     9.851
$or~519^Y~0.out[0] (.names)                                                                   0.235    10.086
$mux~520^Y~0.in[1] (.names)                                                                   0.100    10.186
$mux~520^Y~0.out[0] (.names)                                                                  0.235    10.421
$logic_or~421^Y~0.in[0] (.names)                                                              0.100    10.521
$logic_or~421^Y~0.out[0] (.names)                                                             0.235    10.756
$logic_or~419^Y~0.in[0] (.names)                                                              0.612    11.368
$logic_or~419^Y~0.out[0] (.names)                                                             0.235    11.603
$logic_or~420^Y~0.in[1] (.names)                                                              0.100    11.703
$logic_or~420^Y~0.out[0] (.names)                                                             0.235    11.938
$mem_v2~700^ROM~6^npbMUX~25^BLIFf~208.in[2] (.names)                                          0.617    12.555
$mem_v2~700^ROM~6^npbMUX~25^BLIFf~208.out[0] (.names)                                         0.235    12.790
dual_port_ram^MEM~26-27^out1~0.addr1[1] (dual_port_ram)                                       0.656    13.446
data arrival time                                                                                      13.446

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
dual_port_ram^MEM~26-27^out1~0.clk[0] (dual_port_ram)                                         0.042     0.042
clock uncertainty                                                                             0.000     0.042
cell setup time                                                                              -0.509    -0.467
data required time                                                                                     -0.467
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -0.467
data arrival time                                                                                     -13.446
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -13.913


#Path 58
Startpoint: $auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch clocked by clk)
Endpoint  : dual_port_ram^MEM~26-26^out1~0.addr1[1] (dual_port_ram clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$simplemap.cc:240:simplemap_eqne$7042[1].clk[0] (.latch)                                 0.042     0.042
$auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch) [clock-to-output]                 0.124     0.166
$auto$rtlil.cc:2598:NotGate$12924.in[0] (.names)                                              0.120     0.286
$auto$rtlil.cc:2598:NotGate$12924.out[0] (.names)                                             0.235     0.521
$auto$simplemap.cc:246:simplemap_eqne$7056.in[1] (.names)                                     0.100     0.621
$auto$simplemap.cc:246:simplemap_eqne$7056.out[0] (.names)                                    0.235     0.856
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].in[0] (.names)                              0.100     0.956
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].out[0] (.names)                             0.235     1.191
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].in[1] (.names)                        0.335     1.526
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].out[0] (.names)                       0.235     1.761
$auto$simplemap.cc:117:simplemap_reduce$11435.in[0] (.names)                                  0.100     1.861
$auto$simplemap.cc:117:simplemap_reduce$11435.out[0] (.names)                                 0.235     2.096
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].in[0] (.names)                            0.100     2.196
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].out[0] (.names)                           0.235     2.431
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].in[1] (.names)                              0.100     2.531
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].out[0] (.names)                             0.235     2.766
$not~461^Y~0.in[0] (.names)                                                                   0.100     2.866
$not~461^Y~0.out[0] (.names)                                                                  0.235     3.101
$mux~675^Y~0.in[1] (.names)                                                                   0.100     3.201
$mux~675^Y~0.out[0] (.names)                                                                  0.235     3.436
$add~1^ADD~14-1[0].b[0] (adder)                                                               0.671     4.107
$add~1^ADD~14-1[0].sumout[0] (adder)                                                          0.300     4.407
$add~0^ADD~13-1[0].a[0] (adder)                                                               0.525     4.932
$add~0^ADD~13-1[0].cout[0] (adder)                                                            0.300     5.232
$add~0^ADD~13-2[0].cin[0] (adder)                                                             0.000     5.232
$add~0^ADD~13-2[0].sumout[0] (adder)                                                          0.300     5.532
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].in[0] (.names)                              0.472     6.004
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].out[0] (.names)                             0.235     6.239
$reduce_bool~449^Y~0.in[1] (.names)                                                           0.329     6.568
$reduce_bool~449^Y~0.out[0] (.names)                                                          0.235     6.803
$logic_and~328^Y~0.in[1] (.names)                                                             0.100     6.903
$logic_and~328^Y~0.out[0] (.names)                                                            0.235     7.138
$logic_or~414^Y~0.in[0] (.names)                                                              0.100     7.238
$logic_or~414^Y~0.out[0] (.names)                                                             0.235     7.473
$logic_not~383^Y~0.in[0] (.names)                                                             0.100     7.573
$logic_not~383^Y~0.out[0] (.names)                                                            0.235     7.808
$logic_and~315^Y~0.in[1] (.names)                                                             0.470     8.279
$logic_and~315^Y~0.out[0] (.names)                                                            0.235     8.514
$mux~521^Y~0.in[0] (.names)                                                                   0.100     8.614
$mux~521^Y~0.out[0] (.names)                                                                  0.235     8.849
$mux~522^Y~0.in[0] (.names)                                                                   0.100     8.949
$mux~522^Y~0.out[0] (.names)                                                                  0.235     9.184
$mux~523^Y~0.in[1] (.names)                                                                   0.100     9.284
$mux~523^Y~0.out[0] (.names)                                                                  0.235     9.519
$or~519^Y~0.in[0] (.names)                                                                    0.332     9.851
$or~519^Y~0.out[0] (.names)                                                                   0.235    10.086
$mux~520^Y~0.in[1] (.names)                                                                   0.100    10.186
$mux~520^Y~0.out[0] (.names)                                                                  0.235    10.421
$logic_or~421^Y~0.in[0] (.names)                                                              0.100    10.521
$logic_or~421^Y~0.out[0] (.names)                                                             0.235    10.756
$logic_or~419^Y~0.in[0] (.names)                                                              0.612    11.368
$logic_or~419^Y~0.out[0] (.names)                                                             0.235    11.603
$logic_or~420^Y~0.in[1] (.names)                                                              0.100    11.703
$logic_or~420^Y~0.out[0] (.names)                                                             0.235    11.938
$mem_v2~700^ROM~6^npbMUX~25^BLIFf~208.in[2] (.names)                                          0.617    12.555
$mem_v2~700^ROM~6^npbMUX~25^BLIFf~208.out[0] (.names)                                         0.235    12.790
dual_port_ram^MEM~26-26^out1~0.addr1[1] (dual_port_ram)                                       0.656    13.446
data arrival time                                                                                      13.446

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
dual_port_ram^MEM~26-26^out1~0.clk[0] (dual_port_ram)                                         0.042     0.042
clock uncertainty                                                                             0.000     0.042
cell setup time                                                                              -0.509    -0.467
data required time                                                                                     -0.467
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -0.467
data arrival time                                                                                     -13.446
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -13.913


#Path 59
Startpoint: $auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch clocked by clk)
Endpoint  : dual_port_ram^MEM~26-25^out1~0.addr1[1] (dual_port_ram clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$simplemap.cc:240:simplemap_eqne$7042[1].clk[0] (.latch)                                 0.042     0.042
$auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch) [clock-to-output]                 0.124     0.166
$auto$rtlil.cc:2598:NotGate$12924.in[0] (.names)                                              0.120     0.286
$auto$rtlil.cc:2598:NotGate$12924.out[0] (.names)                                             0.235     0.521
$auto$simplemap.cc:246:simplemap_eqne$7056.in[1] (.names)                                     0.100     0.621
$auto$simplemap.cc:246:simplemap_eqne$7056.out[0] (.names)                                    0.235     0.856
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].in[0] (.names)                              0.100     0.956
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].out[0] (.names)                             0.235     1.191
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].in[1] (.names)                        0.335     1.526
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].out[0] (.names)                       0.235     1.761
$auto$simplemap.cc:117:simplemap_reduce$11435.in[0] (.names)                                  0.100     1.861
$auto$simplemap.cc:117:simplemap_reduce$11435.out[0] (.names)                                 0.235     2.096
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].in[0] (.names)                            0.100     2.196
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].out[0] (.names)                           0.235     2.431
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].in[1] (.names)                              0.100     2.531
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].out[0] (.names)                             0.235     2.766
$not~461^Y~0.in[0] (.names)                                                                   0.100     2.866
$not~461^Y~0.out[0] (.names)                                                                  0.235     3.101
$mux~675^Y~0.in[1] (.names)                                                                   0.100     3.201
$mux~675^Y~0.out[0] (.names)                                                                  0.235     3.436
$add~1^ADD~14-1[0].b[0] (adder)                                                               0.671     4.107
$add~1^ADD~14-1[0].sumout[0] (adder)                                                          0.300     4.407
$add~0^ADD~13-1[0].a[0] (adder)                                                               0.525     4.932
$add~0^ADD~13-1[0].cout[0] (adder)                                                            0.300     5.232
$add~0^ADD~13-2[0].cin[0] (adder)                                                             0.000     5.232
$add~0^ADD~13-2[0].sumout[0] (adder)                                                          0.300     5.532
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].in[0] (.names)                              0.472     6.004
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].out[0] (.names)                             0.235     6.239
$reduce_bool~449^Y~0.in[1] (.names)                                                           0.329     6.568
$reduce_bool~449^Y~0.out[0] (.names)                                                          0.235     6.803
$logic_and~328^Y~0.in[1] (.names)                                                             0.100     6.903
$logic_and~328^Y~0.out[0] (.names)                                                            0.235     7.138
$logic_or~414^Y~0.in[0] (.names)                                                              0.100     7.238
$logic_or~414^Y~0.out[0] (.names)                                                             0.235     7.473
$logic_not~383^Y~0.in[0] (.names)                                                             0.100     7.573
$logic_not~383^Y~0.out[0] (.names)                                                            0.235     7.808
$logic_and~315^Y~0.in[1] (.names)                                                             0.470     8.279
$logic_and~315^Y~0.out[0] (.names)                                                            0.235     8.514
$mux~521^Y~0.in[0] (.names)                                                                   0.100     8.614
$mux~521^Y~0.out[0] (.names)                                                                  0.235     8.849
$mux~522^Y~0.in[0] (.names)                                                                   0.100     8.949
$mux~522^Y~0.out[0] (.names)                                                                  0.235     9.184
$mux~523^Y~0.in[1] (.names)                                                                   0.100     9.284
$mux~523^Y~0.out[0] (.names)                                                                  0.235     9.519
$or~519^Y~0.in[0] (.names)                                                                    0.332     9.851
$or~519^Y~0.out[0] (.names)                                                                   0.235    10.086
$mux~520^Y~0.in[1] (.names)                                                                   0.100    10.186
$mux~520^Y~0.out[0] (.names)                                                                  0.235    10.421
$logic_or~421^Y~0.in[0] (.names)                                                              0.100    10.521
$logic_or~421^Y~0.out[0] (.names)                                                             0.235    10.756
$logic_or~419^Y~0.in[0] (.names)                                                              0.612    11.368
$logic_or~419^Y~0.out[0] (.names)                                                             0.235    11.603
$logic_or~420^Y~0.in[1] (.names)                                                              0.100    11.703
$logic_or~420^Y~0.out[0] (.names)                                                             0.235    11.938
$mem_v2~700^ROM~6^npbMUX~25^BLIFf~208.in[2] (.names)                                          0.617    12.555
$mem_v2~700^ROM~6^npbMUX~25^BLIFf~208.out[0] (.names)                                         0.235    12.790
dual_port_ram^MEM~26-25^out1~0.addr1[1] (dual_port_ram)                                       0.656    13.446
data arrival time                                                                                      13.446

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
dual_port_ram^MEM~26-25^out1~0.clk[0] (dual_port_ram)                                         0.042     0.042
clock uncertainty                                                                             0.000     0.042
cell setup time                                                                              -0.509    -0.467
data required time                                                                                     -0.467
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -0.467
data arrival time                                                                                     -13.446
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -13.913


#Path 60
Startpoint: $auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch clocked by clk)
Endpoint  : dual_port_ram^MEM~26-24^out1~0.addr1[1] (dual_port_ram clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$simplemap.cc:240:simplemap_eqne$7042[1].clk[0] (.latch)                                 0.042     0.042
$auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch) [clock-to-output]                 0.124     0.166
$auto$rtlil.cc:2598:NotGate$12924.in[0] (.names)                                              0.120     0.286
$auto$rtlil.cc:2598:NotGate$12924.out[0] (.names)                                             0.235     0.521
$auto$simplemap.cc:246:simplemap_eqne$7056.in[1] (.names)                                     0.100     0.621
$auto$simplemap.cc:246:simplemap_eqne$7056.out[0] (.names)                                    0.235     0.856
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].in[0] (.names)                              0.100     0.956
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].out[0] (.names)                             0.235     1.191
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].in[1] (.names)                        0.335     1.526
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].out[0] (.names)                       0.235     1.761
$auto$simplemap.cc:117:simplemap_reduce$11435.in[0] (.names)                                  0.100     1.861
$auto$simplemap.cc:117:simplemap_reduce$11435.out[0] (.names)                                 0.235     2.096
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].in[0] (.names)                            0.100     2.196
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].out[0] (.names)                           0.235     2.431
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].in[1] (.names)                              0.100     2.531
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].out[0] (.names)                             0.235     2.766
$not~461^Y~0.in[0] (.names)                                                                   0.100     2.866
$not~461^Y~0.out[0] (.names)                                                                  0.235     3.101
$mux~675^Y~0.in[1] (.names)                                                                   0.100     3.201
$mux~675^Y~0.out[0] (.names)                                                                  0.235     3.436
$add~1^ADD~14-1[0].b[0] (adder)                                                               0.671     4.107
$add~1^ADD~14-1[0].sumout[0] (adder)                                                          0.300     4.407
$add~0^ADD~13-1[0].a[0] (adder)                                                               0.525     4.932
$add~0^ADD~13-1[0].cout[0] (adder)                                                            0.300     5.232
$add~0^ADD~13-2[0].cin[0] (adder)                                                             0.000     5.232
$add~0^ADD~13-2[0].sumout[0] (adder)                                                          0.300     5.532
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].in[0] (.names)                              0.472     6.004
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].out[0] (.names)                             0.235     6.239
$reduce_bool~449^Y~0.in[1] (.names)                                                           0.329     6.568
$reduce_bool~449^Y~0.out[0] (.names)                                                          0.235     6.803
$logic_and~328^Y~0.in[1] (.names)                                                             0.100     6.903
$logic_and~328^Y~0.out[0] (.names)                                                            0.235     7.138
$logic_or~414^Y~0.in[0] (.names)                                                              0.100     7.238
$logic_or~414^Y~0.out[0] (.names)                                                             0.235     7.473
$logic_not~383^Y~0.in[0] (.names)                                                             0.100     7.573
$logic_not~383^Y~0.out[0] (.names)                                                            0.235     7.808
$logic_and~315^Y~0.in[1] (.names)                                                             0.470     8.279
$logic_and~315^Y~0.out[0] (.names)                                                            0.235     8.514
$mux~521^Y~0.in[0] (.names)                                                                   0.100     8.614
$mux~521^Y~0.out[0] (.names)                                                                  0.235     8.849
$mux~522^Y~0.in[0] (.names)                                                                   0.100     8.949
$mux~522^Y~0.out[0] (.names)                                                                  0.235     9.184
$mux~523^Y~0.in[1] (.names)                                                                   0.100     9.284
$mux~523^Y~0.out[0] (.names)                                                                  0.235     9.519
$or~519^Y~0.in[0] (.names)                                                                    0.332     9.851
$or~519^Y~0.out[0] (.names)                                                                   0.235    10.086
$mux~520^Y~0.in[1] (.names)                                                                   0.100    10.186
$mux~520^Y~0.out[0] (.names)                                                                  0.235    10.421
$logic_or~421^Y~0.in[0] (.names)                                                              0.100    10.521
$logic_or~421^Y~0.out[0] (.names)                                                             0.235    10.756
$logic_or~419^Y~0.in[0] (.names)                                                              0.612    11.368
$logic_or~419^Y~0.out[0] (.names)                                                             0.235    11.603
$logic_or~420^Y~0.in[1] (.names)                                                              0.100    11.703
$logic_or~420^Y~0.out[0] (.names)                                                             0.235    11.938
$mem_v2~700^ROM~6^npbMUX~25^BLIFf~208.in[2] (.names)                                          0.617    12.555
$mem_v2~700^ROM~6^npbMUX~25^BLIFf~208.out[0] (.names)                                         0.235    12.790
dual_port_ram^MEM~26-24^out1~0.addr1[1] (dual_port_ram)                                       0.656    13.446
data arrival time                                                                                      13.446

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
dual_port_ram^MEM~26-24^out1~0.clk[0] (dual_port_ram)                                         0.042     0.042
clock uncertainty                                                                             0.000     0.042
cell setup time                                                                              -0.509    -0.467
data required time                                                                                     -0.467
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -0.467
data arrival time                                                                                     -13.446
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -13.913


#Path 61
Startpoint: $auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch clocked by clk)
Endpoint  : dual_port_ram^MEM~26-23^out1~0.addr1[1] (dual_port_ram clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$simplemap.cc:240:simplemap_eqne$7042[1].clk[0] (.latch)                                 0.042     0.042
$auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch) [clock-to-output]                 0.124     0.166
$auto$rtlil.cc:2598:NotGate$12924.in[0] (.names)                                              0.120     0.286
$auto$rtlil.cc:2598:NotGate$12924.out[0] (.names)                                             0.235     0.521
$auto$simplemap.cc:246:simplemap_eqne$7056.in[1] (.names)                                     0.100     0.621
$auto$simplemap.cc:246:simplemap_eqne$7056.out[0] (.names)                                    0.235     0.856
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].in[0] (.names)                              0.100     0.956
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].out[0] (.names)                             0.235     1.191
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].in[1] (.names)                        0.335     1.526
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].out[0] (.names)                       0.235     1.761
$auto$simplemap.cc:117:simplemap_reduce$11435.in[0] (.names)                                  0.100     1.861
$auto$simplemap.cc:117:simplemap_reduce$11435.out[0] (.names)                                 0.235     2.096
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].in[0] (.names)                            0.100     2.196
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].out[0] (.names)                           0.235     2.431
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].in[1] (.names)                              0.100     2.531
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].out[0] (.names)                             0.235     2.766
$not~461^Y~0.in[0] (.names)                                                                   0.100     2.866
$not~461^Y~0.out[0] (.names)                                                                  0.235     3.101
$mux~675^Y~0.in[1] (.names)                                                                   0.100     3.201
$mux~675^Y~0.out[0] (.names)                                                                  0.235     3.436
$add~1^ADD~14-1[0].b[0] (adder)                                                               0.671     4.107
$add~1^ADD~14-1[0].sumout[0] (adder)                                                          0.300     4.407
$add~0^ADD~13-1[0].a[0] (adder)                                                               0.525     4.932
$add~0^ADD~13-1[0].cout[0] (adder)                                                            0.300     5.232
$add~0^ADD~13-2[0].cin[0] (adder)                                                             0.000     5.232
$add~0^ADD~13-2[0].sumout[0] (adder)                                                          0.300     5.532
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].in[0] (.names)                              0.472     6.004
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].out[0] (.names)                             0.235     6.239
$reduce_bool~449^Y~0.in[1] (.names)                                                           0.329     6.568
$reduce_bool~449^Y~0.out[0] (.names)                                                          0.235     6.803
$logic_and~328^Y~0.in[1] (.names)                                                             0.100     6.903
$logic_and~328^Y~0.out[0] (.names)                                                            0.235     7.138
$logic_or~414^Y~0.in[0] (.names)                                                              0.100     7.238
$logic_or~414^Y~0.out[0] (.names)                                                             0.235     7.473
$logic_not~383^Y~0.in[0] (.names)                                                             0.100     7.573
$logic_not~383^Y~0.out[0] (.names)                                                            0.235     7.808
$logic_and~315^Y~0.in[1] (.names)                                                             0.470     8.279
$logic_and~315^Y~0.out[0] (.names)                                                            0.235     8.514
$mux~521^Y~0.in[0] (.names)                                                                   0.100     8.614
$mux~521^Y~0.out[0] (.names)                                                                  0.235     8.849
$mux~522^Y~0.in[0] (.names)                                                                   0.100     8.949
$mux~522^Y~0.out[0] (.names)                                                                  0.235     9.184
$mux~523^Y~0.in[1] (.names)                                                                   0.100     9.284
$mux~523^Y~0.out[0] (.names)                                                                  0.235     9.519
$or~519^Y~0.in[0] (.names)                                                                    0.332     9.851
$or~519^Y~0.out[0] (.names)                                                                   0.235    10.086
$mux~520^Y~0.in[1] (.names)                                                                   0.100    10.186
$mux~520^Y~0.out[0] (.names)                                                                  0.235    10.421
$logic_or~421^Y~0.in[0] (.names)                                                              0.100    10.521
$logic_or~421^Y~0.out[0] (.names)                                                             0.235    10.756
$logic_or~419^Y~0.in[0] (.names)                                                              0.612    11.368
$logic_or~419^Y~0.out[0] (.names)                                                             0.235    11.603
$logic_or~420^Y~0.in[1] (.names)                                                              0.100    11.703
$logic_or~420^Y~0.out[0] (.names)                                                             0.235    11.938
$mem_v2~700^ROM~6^npbMUX~25^BLIFf~208.in[2] (.names)                                          0.617    12.555
$mem_v2~700^ROM~6^npbMUX~25^BLIFf~208.out[0] (.names)                                         0.235    12.790
dual_port_ram^MEM~26-23^out1~0.addr1[1] (dual_port_ram)                                       0.656    13.446
data arrival time                                                                                      13.446

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
dual_port_ram^MEM~26-23^out1~0.clk[0] (dual_port_ram)                                         0.042     0.042
clock uncertainty                                                                             0.000     0.042
cell setup time                                                                              -0.509    -0.467
data required time                                                                                     -0.467
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -0.467
data arrival time                                                                                     -13.446
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -13.913


#Path 62
Startpoint: $auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch clocked by clk)
Endpoint  : dual_port_ram^MEM~26-22^out1~0.addr1[1] (dual_port_ram clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$simplemap.cc:240:simplemap_eqne$7042[1].clk[0] (.latch)                                 0.042     0.042
$auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch) [clock-to-output]                 0.124     0.166
$auto$rtlil.cc:2598:NotGate$12924.in[0] (.names)                                              0.120     0.286
$auto$rtlil.cc:2598:NotGate$12924.out[0] (.names)                                             0.235     0.521
$auto$simplemap.cc:246:simplemap_eqne$7056.in[1] (.names)                                     0.100     0.621
$auto$simplemap.cc:246:simplemap_eqne$7056.out[0] (.names)                                    0.235     0.856
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].in[0] (.names)                              0.100     0.956
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].out[0] (.names)                             0.235     1.191
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].in[1] (.names)                        0.335     1.526
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].out[0] (.names)                       0.235     1.761
$auto$simplemap.cc:117:simplemap_reduce$11435.in[0] (.names)                                  0.100     1.861
$auto$simplemap.cc:117:simplemap_reduce$11435.out[0] (.names)                                 0.235     2.096
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].in[0] (.names)                            0.100     2.196
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].out[0] (.names)                           0.235     2.431
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].in[1] (.names)                              0.100     2.531
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].out[0] (.names)                             0.235     2.766
$not~461^Y~0.in[0] (.names)                                                                   0.100     2.866
$not~461^Y~0.out[0] (.names)                                                                  0.235     3.101
$mux~675^Y~0.in[1] (.names)                                                                   0.100     3.201
$mux~675^Y~0.out[0] (.names)                                                                  0.235     3.436
$add~1^ADD~14-1[0].b[0] (adder)                                                               0.671     4.107
$add~1^ADD~14-1[0].sumout[0] (adder)                                                          0.300     4.407
$add~0^ADD~13-1[0].a[0] (adder)                                                               0.525     4.932
$add~0^ADD~13-1[0].cout[0] (adder)                                                            0.300     5.232
$add~0^ADD~13-2[0].cin[0] (adder)                                                             0.000     5.232
$add~0^ADD~13-2[0].sumout[0] (adder)                                                          0.300     5.532
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].in[0] (.names)                              0.472     6.004
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].out[0] (.names)                             0.235     6.239
$reduce_bool~449^Y~0.in[1] (.names)                                                           0.329     6.568
$reduce_bool~449^Y~0.out[0] (.names)                                                          0.235     6.803
$logic_and~328^Y~0.in[1] (.names)                                                             0.100     6.903
$logic_and~328^Y~0.out[0] (.names)                                                            0.235     7.138
$logic_or~414^Y~0.in[0] (.names)                                                              0.100     7.238
$logic_or~414^Y~0.out[0] (.names)                                                             0.235     7.473
$logic_not~383^Y~0.in[0] (.names)                                                             0.100     7.573
$logic_not~383^Y~0.out[0] (.names)                                                            0.235     7.808
$logic_and~315^Y~0.in[1] (.names)                                                             0.470     8.279
$logic_and~315^Y~0.out[0] (.names)                                                            0.235     8.514
$mux~521^Y~0.in[0] (.names)                                                                   0.100     8.614
$mux~521^Y~0.out[0] (.names)                                                                  0.235     8.849
$mux~522^Y~0.in[0] (.names)                                                                   0.100     8.949
$mux~522^Y~0.out[0] (.names)                                                                  0.235     9.184
$mux~523^Y~0.in[1] (.names)                                                                   0.100     9.284
$mux~523^Y~0.out[0] (.names)                                                                  0.235     9.519
$or~519^Y~0.in[0] (.names)                                                                    0.332     9.851
$or~519^Y~0.out[0] (.names)                                                                   0.235    10.086
$mux~520^Y~0.in[1] (.names)                                                                   0.100    10.186
$mux~520^Y~0.out[0] (.names)                                                                  0.235    10.421
$logic_or~421^Y~0.in[0] (.names)                                                              0.100    10.521
$logic_or~421^Y~0.out[0] (.names)                                                             0.235    10.756
$logic_or~419^Y~0.in[0] (.names)                                                              0.612    11.368
$logic_or~419^Y~0.out[0] (.names)                                                             0.235    11.603
$logic_or~420^Y~0.in[1] (.names)                                                              0.100    11.703
$logic_or~420^Y~0.out[0] (.names)                                                             0.235    11.938
$mem_v2~700^ROM~6^npbMUX~25^BLIFf~208.in[2] (.names)                                          0.617    12.555
$mem_v2~700^ROM~6^npbMUX~25^BLIFf~208.out[0] (.names)                                         0.235    12.790
dual_port_ram^MEM~26-22^out1~0.addr1[1] (dual_port_ram)                                       0.656    13.446
data arrival time                                                                                      13.446

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
dual_port_ram^MEM~26-22^out1~0.clk[0] (dual_port_ram)                                         0.042     0.042
clock uncertainty                                                                             0.000     0.042
cell setup time                                                                              -0.509    -0.467
data required time                                                                                     -0.467
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -0.467
data arrival time                                                                                     -13.446
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -13.913


#Path 63
Startpoint: $auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch clocked by clk)
Endpoint  : dual_port_ram^MEM~26-31^out1~0.addr1[1] (dual_port_ram clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$simplemap.cc:240:simplemap_eqne$7042[1].clk[0] (.latch)                                 0.042     0.042
$auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch) [clock-to-output]                 0.124     0.166
$auto$rtlil.cc:2598:NotGate$12924.in[0] (.names)                                              0.120     0.286
$auto$rtlil.cc:2598:NotGate$12924.out[0] (.names)                                             0.235     0.521
$auto$simplemap.cc:246:simplemap_eqne$7056.in[1] (.names)                                     0.100     0.621
$auto$simplemap.cc:246:simplemap_eqne$7056.out[0] (.names)                                    0.235     0.856
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].in[0] (.names)                              0.100     0.956
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].out[0] (.names)                             0.235     1.191
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].in[1] (.names)                        0.335     1.526
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].out[0] (.names)                       0.235     1.761
$auto$simplemap.cc:117:simplemap_reduce$11435.in[0] (.names)                                  0.100     1.861
$auto$simplemap.cc:117:simplemap_reduce$11435.out[0] (.names)                                 0.235     2.096
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].in[0] (.names)                            0.100     2.196
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].out[0] (.names)                           0.235     2.431
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].in[1] (.names)                              0.100     2.531
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].out[0] (.names)                             0.235     2.766
$not~461^Y~0.in[0] (.names)                                                                   0.100     2.866
$not~461^Y~0.out[0] (.names)                                                                  0.235     3.101
$mux~675^Y~0.in[1] (.names)                                                                   0.100     3.201
$mux~675^Y~0.out[0] (.names)                                                                  0.235     3.436
$add~1^ADD~14-1[0].b[0] (adder)                                                               0.671     4.107
$add~1^ADD~14-1[0].sumout[0] (adder)                                                          0.300     4.407
$add~0^ADD~13-1[0].a[0] (adder)                                                               0.525     4.932
$add~0^ADD~13-1[0].cout[0] (adder)                                                            0.300     5.232
$add~0^ADD~13-2[0].cin[0] (adder)                                                             0.000     5.232
$add~0^ADD~13-2[0].sumout[0] (adder)                                                          0.300     5.532
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].in[0] (.names)                              0.472     6.004
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].out[0] (.names)                             0.235     6.239
$reduce_bool~449^Y~0.in[1] (.names)                                                           0.329     6.568
$reduce_bool~449^Y~0.out[0] (.names)                                                          0.235     6.803
$logic_and~328^Y~0.in[1] (.names)                                                             0.100     6.903
$logic_and~328^Y~0.out[0] (.names)                                                            0.235     7.138
$logic_or~414^Y~0.in[0] (.names)                                                              0.100     7.238
$logic_or~414^Y~0.out[0] (.names)                                                             0.235     7.473
$logic_not~383^Y~0.in[0] (.names)                                                             0.100     7.573
$logic_not~383^Y~0.out[0] (.names)                                                            0.235     7.808
$logic_and~315^Y~0.in[1] (.names)                                                             0.470     8.279
$logic_and~315^Y~0.out[0] (.names)                                                            0.235     8.514
$mux~521^Y~0.in[0] (.names)                                                                   0.100     8.614
$mux~521^Y~0.out[0] (.names)                                                                  0.235     8.849
$mux~522^Y~0.in[0] (.names)                                                                   0.100     8.949
$mux~522^Y~0.out[0] (.names)                                                                  0.235     9.184
$mux~523^Y~0.in[1] (.names)                                                                   0.100     9.284
$mux~523^Y~0.out[0] (.names)                                                                  0.235     9.519
$or~519^Y~0.in[0] (.names)                                                                    0.332     9.851
$or~519^Y~0.out[0] (.names)                                                                   0.235    10.086
$mux~520^Y~0.in[1] (.names)                                                                   0.100    10.186
$mux~520^Y~0.out[0] (.names)                                                                  0.235    10.421
$logic_or~421^Y~0.in[0] (.names)                                                              0.100    10.521
$logic_or~421^Y~0.out[0] (.names)                                                             0.235    10.756
$logic_or~419^Y~0.in[0] (.names)                                                              0.612    11.368
$logic_or~419^Y~0.out[0] (.names)                                                             0.235    11.603
$logic_or~420^Y~0.in[1] (.names)                                                              0.100    11.703
$logic_or~420^Y~0.out[0] (.names)                                                             0.235    11.938
$mem_v2~700^ROM~6^npbMUX~25^BLIFf~208.in[2] (.names)                                          0.617    12.555
$mem_v2~700^ROM~6^npbMUX~25^BLIFf~208.out[0] (.names)                                         0.235    12.790
dual_port_ram^MEM~26-31^out1~0.addr1[1] (dual_port_ram)                                       0.656    13.446
data arrival time                                                                                      13.446

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
dual_port_ram^MEM~26-31^out1~0.clk[0] (dual_port_ram)                                         0.042     0.042
clock uncertainty                                                                             0.000     0.042
cell setup time                                                                              -0.509    -0.467
data required time                                                                                     -0.467
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -0.467
data arrival time                                                                                     -13.446
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -13.913


#Path 64
Startpoint: $auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch clocked by clk)
Endpoint  : dual_port_ram^MEM~26-0^out1~0.addr1[1] (dual_port_ram clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$simplemap.cc:240:simplemap_eqne$7042[1].clk[0] (.latch)                                 0.042     0.042
$auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch) [clock-to-output]                 0.124     0.166
$auto$rtlil.cc:2598:NotGate$12924.in[0] (.names)                                              0.120     0.286
$auto$rtlil.cc:2598:NotGate$12924.out[0] (.names)                                             0.235     0.521
$auto$simplemap.cc:246:simplemap_eqne$7056.in[1] (.names)                                     0.100     0.621
$auto$simplemap.cc:246:simplemap_eqne$7056.out[0] (.names)                                    0.235     0.856
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].in[0] (.names)                              0.100     0.956
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].out[0] (.names)                             0.235     1.191
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].in[1] (.names)                        0.335     1.526
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].out[0] (.names)                       0.235     1.761
$auto$simplemap.cc:117:simplemap_reduce$11435.in[0] (.names)                                  0.100     1.861
$auto$simplemap.cc:117:simplemap_reduce$11435.out[0] (.names)                                 0.235     2.096
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].in[0] (.names)                            0.100     2.196
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].out[0] (.names)                           0.235     2.431
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].in[1] (.names)                              0.100     2.531
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].out[0] (.names)                             0.235     2.766
$not~461^Y~0.in[0] (.names)                                                                   0.100     2.866
$not~461^Y~0.out[0] (.names)                                                                  0.235     3.101
$mux~675^Y~0.in[1] (.names)                                                                   0.100     3.201
$mux~675^Y~0.out[0] (.names)                                                                  0.235     3.436
$add~1^ADD~14-1[0].b[0] (adder)                                                               0.671     4.107
$add~1^ADD~14-1[0].sumout[0] (adder)                                                          0.300     4.407
$add~0^ADD~13-1[0].a[0] (adder)                                                               0.525     4.932
$add~0^ADD~13-1[0].cout[0] (adder)                                                            0.300     5.232
$add~0^ADD~13-2[0].cin[0] (adder)                                                             0.000     5.232
$add~0^ADD~13-2[0].sumout[0] (adder)                                                          0.300     5.532
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].in[0] (.names)                              0.472     6.004
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].out[0] (.names)                             0.235     6.239
$reduce_bool~449^Y~0.in[1] (.names)                                                           0.329     6.568
$reduce_bool~449^Y~0.out[0] (.names)                                                          0.235     6.803
$logic_and~328^Y~0.in[1] (.names)                                                             0.100     6.903
$logic_and~328^Y~0.out[0] (.names)                                                            0.235     7.138
$logic_or~414^Y~0.in[0] (.names)                                                              0.100     7.238
$logic_or~414^Y~0.out[0] (.names)                                                             0.235     7.473
$logic_not~383^Y~0.in[0] (.names)                                                             0.100     7.573
$logic_not~383^Y~0.out[0] (.names)                                                            0.235     7.808
$logic_and~315^Y~0.in[1] (.names)                                                             0.470     8.279
$logic_and~315^Y~0.out[0] (.names)                                                            0.235     8.514
$mux~521^Y~0.in[0] (.names)                                                                   0.100     8.614
$mux~521^Y~0.out[0] (.names)                                                                  0.235     8.849
$mux~522^Y~0.in[0] (.names)                                                                   0.100     8.949
$mux~522^Y~0.out[0] (.names)                                                                  0.235     9.184
$mux~523^Y~0.in[1] (.names)                                                                   0.100     9.284
$mux~523^Y~0.out[0] (.names)                                                                  0.235     9.519
$or~519^Y~0.in[0] (.names)                                                                    0.332     9.851
$or~519^Y~0.out[0] (.names)                                                                   0.235    10.086
$mux~520^Y~0.in[1] (.names)                                                                   0.100    10.186
$mux~520^Y~0.out[0] (.names)                                                                  0.235    10.421
$logic_or~421^Y~0.in[0] (.names)                                                              0.100    10.521
$logic_or~421^Y~0.out[0] (.names)                                                             0.235    10.756
$logic_or~419^Y~0.in[0] (.names)                                                              0.612    11.368
$logic_or~419^Y~0.out[0] (.names)                                                             0.235    11.603
$logic_or~420^Y~0.in[1] (.names)                                                              0.100    11.703
$logic_or~420^Y~0.out[0] (.names)                                                             0.235    11.938
$mem_v2~700^ROM~6^npbMUX~25^BLIFf~208.in[2] (.names)                                          0.617    12.555
$mem_v2~700^ROM~6^npbMUX~25^BLIFf~208.out[0] (.names)                                         0.235    12.790
dual_port_ram^MEM~26-0^out1~0.addr1[1] (dual_port_ram)                                        0.656    13.446
data arrival time                                                                                      13.446

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
dual_port_ram^MEM~26-0^out1~0.clk[0] (dual_port_ram)                                          0.042     0.042
clock uncertainty                                                                             0.000     0.042
cell setup time                                                                              -0.509    -0.467
data required time                                                                                     -0.467
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -0.467
data arrival time                                                                                     -13.446
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -13.913


#Path 65
Startpoint: $auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch clocked by clk)
Endpoint  : dual_port_ram^MEM~26-2^out1~0.addr1[1] (dual_port_ram clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$simplemap.cc:240:simplemap_eqne$7042[1].clk[0] (.latch)                                 0.042     0.042
$auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch) [clock-to-output]                 0.124     0.166
$auto$rtlil.cc:2598:NotGate$12924.in[0] (.names)                                              0.120     0.286
$auto$rtlil.cc:2598:NotGate$12924.out[0] (.names)                                             0.235     0.521
$auto$simplemap.cc:246:simplemap_eqne$7056.in[1] (.names)                                     0.100     0.621
$auto$simplemap.cc:246:simplemap_eqne$7056.out[0] (.names)                                    0.235     0.856
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].in[0] (.names)                              0.100     0.956
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].out[0] (.names)                             0.235     1.191
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].in[1] (.names)                        0.335     1.526
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].out[0] (.names)                       0.235     1.761
$auto$simplemap.cc:117:simplemap_reduce$11435.in[0] (.names)                                  0.100     1.861
$auto$simplemap.cc:117:simplemap_reduce$11435.out[0] (.names)                                 0.235     2.096
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].in[0] (.names)                            0.100     2.196
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].out[0] (.names)                           0.235     2.431
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].in[1] (.names)                              0.100     2.531
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].out[0] (.names)                             0.235     2.766
$not~461^Y~0.in[0] (.names)                                                                   0.100     2.866
$not~461^Y~0.out[0] (.names)                                                                  0.235     3.101
$mux~675^Y~0.in[1] (.names)                                                                   0.100     3.201
$mux~675^Y~0.out[0] (.names)                                                                  0.235     3.436
$add~1^ADD~14-1[0].b[0] (adder)                                                               0.671     4.107
$add~1^ADD~14-1[0].sumout[0] (adder)                                                          0.300     4.407
$add~0^ADD~13-1[0].a[0] (adder)                                                               0.525     4.932
$add~0^ADD~13-1[0].cout[0] (adder)                                                            0.300     5.232
$add~0^ADD~13-2[0].cin[0] (adder)                                                             0.000     5.232
$add~0^ADD~13-2[0].sumout[0] (adder)                                                          0.300     5.532
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].in[0] (.names)                              0.472     6.004
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].out[0] (.names)                             0.235     6.239
$reduce_bool~449^Y~0.in[1] (.names)                                                           0.329     6.568
$reduce_bool~449^Y~0.out[0] (.names)                                                          0.235     6.803
$logic_and~328^Y~0.in[1] (.names)                                                             0.100     6.903
$logic_and~328^Y~0.out[0] (.names)                                                            0.235     7.138
$logic_or~414^Y~0.in[0] (.names)                                                              0.100     7.238
$logic_or~414^Y~0.out[0] (.names)                                                             0.235     7.473
$logic_not~383^Y~0.in[0] (.names)                                                             0.100     7.573
$logic_not~383^Y~0.out[0] (.names)                                                            0.235     7.808
$logic_and~315^Y~0.in[1] (.names)                                                             0.470     8.279
$logic_and~315^Y~0.out[0] (.names)                                                            0.235     8.514
$mux~521^Y~0.in[0] (.names)                                                                   0.100     8.614
$mux~521^Y~0.out[0] (.names)                                                                  0.235     8.849
$mux~522^Y~0.in[0] (.names)                                                                   0.100     8.949
$mux~522^Y~0.out[0] (.names)                                                                  0.235     9.184
$mux~523^Y~0.in[1] (.names)                                                                   0.100     9.284
$mux~523^Y~0.out[0] (.names)                                                                  0.235     9.519
$or~519^Y~0.in[0] (.names)                                                                    0.332     9.851
$or~519^Y~0.out[0] (.names)                                                                   0.235    10.086
$mux~520^Y~0.in[1] (.names)                                                                   0.100    10.186
$mux~520^Y~0.out[0] (.names)                                                                  0.235    10.421
$logic_or~421^Y~0.in[0] (.names)                                                              0.100    10.521
$logic_or~421^Y~0.out[0] (.names)                                                             0.235    10.756
$logic_or~419^Y~0.in[0] (.names)                                                              0.612    11.368
$logic_or~419^Y~0.out[0] (.names)                                                             0.235    11.603
$logic_or~420^Y~0.in[1] (.names)                                                              0.100    11.703
$logic_or~420^Y~0.out[0] (.names)                                                             0.235    11.938
$mem_v2~700^ROM~6^npbMUX~25^BLIFf~208.in[2] (.names)                                          0.617    12.555
$mem_v2~700^ROM~6^npbMUX~25^BLIFf~208.out[0] (.names)                                         0.235    12.790
dual_port_ram^MEM~26-2^out1~0.addr1[1] (dual_port_ram)                                        0.656    13.446
data arrival time                                                                                      13.446

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
dual_port_ram^MEM~26-2^out1~0.clk[0] (dual_port_ram)                                          0.042     0.042
clock uncertainty                                                                             0.000     0.042
cell setup time                                                                              -0.509    -0.467
data required time                                                                                     -0.467
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -0.467
data arrival time                                                                                     -13.446
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -13.913


#Path 66
Startpoint: $auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch clocked by clk)
Endpoint  : dual_port_ram^MEM~26-3^out1~0.addr1[1] (dual_port_ram clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$simplemap.cc:240:simplemap_eqne$7042[1].clk[0] (.latch)                                 0.042     0.042
$auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch) [clock-to-output]                 0.124     0.166
$auto$rtlil.cc:2598:NotGate$12924.in[0] (.names)                                              0.120     0.286
$auto$rtlil.cc:2598:NotGate$12924.out[0] (.names)                                             0.235     0.521
$auto$simplemap.cc:246:simplemap_eqne$7056.in[1] (.names)                                     0.100     0.621
$auto$simplemap.cc:246:simplemap_eqne$7056.out[0] (.names)                                    0.235     0.856
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].in[0] (.names)                              0.100     0.956
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].out[0] (.names)                             0.235     1.191
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].in[1] (.names)                        0.335     1.526
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].out[0] (.names)                       0.235     1.761
$auto$simplemap.cc:117:simplemap_reduce$11435.in[0] (.names)                                  0.100     1.861
$auto$simplemap.cc:117:simplemap_reduce$11435.out[0] (.names)                                 0.235     2.096
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].in[0] (.names)                            0.100     2.196
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].out[0] (.names)                           0.235     2.431
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].in[1] (.names)                              0.100     2.531
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].out[0] (.names)                             0.235     2.766
$not~461^Y~0.in[0] (.names)                                                                   0.100     2.866
$not~461^Y~0.out[0] (.names)                                                                  0.235     3.101
$mux~675^Y~0.in[1] (.names)                                                                   0.100     3.201
$mux~675^Y~0.out[0] (.names)                                                                  0.235     3.436
$add~1^ADD~14-1[0].b[0] (adder)                                                               0.671     4.107
$add~1^ADD~14-1[0].sumout[0] (adder)                                                          0.300     4.407
$add~0^ADD~13-1[0].a[0] (adder)                                                               0.525     4.932
$add~0^ADD~13-1[0].cout[0] (adder)                                                            0.300     5.232
$add~0^ADD~13-2[0].cin[0] (adder)                                                             0.000     5.232
$add~0^ADD~13-2[0].sumout[0] (adder)                                                          0.300     5.532
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].in[0] (.names)                              0.472     6.004
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].out[0] (.names)                             0.235     6.239
$reduce_bool~449^Y~0.in[1] (.names)                                                           0.329     6.568
$reduce_bool~449^Y~0.out[0] (.names)                                                          0.235     6.803
$logic_and~328^Y~0.in[1] (.names)                                                             0.100     6.903
$logic_and~328^Y~0.out[0] (.names)                                                            0.235     7.138
$logic_or~414^Y~0.in[0] (.names)                                                              0.100     7.238
$logic_or~414^Y~0.out[0] (.names)                                                             0.235     7.473
$logic_not~383^Y~0.in[0] (.names)                                                             0.100     7.573
$logic_not~383^Y~0.out[0] (.names)                                                            0.235     7.808
$logic_and~315^Y~0.in[1] (.names)                                                             0.470     8.279
$logic_and~315^Y~0.out[0] (.names)                                                            0.235     8.514
$mux~521^Y~0.in[0] (.names)                                                                   0.100     8.614
$mux~521^Y~0.out[0] (.names)                                                                  0.235     8.849
$mux~522^Y~0.in[0] (.names)                                                                   0.100     8.949
$mux~522^Y~0.out[0] (.names)                                                                  0.235     9.184
$mux~523^Y~0.in[1] (.names)                                                                   0.100     9.284
$mux~523^Y~0.out[0] (.names)                                                                  0.235     9.519
$or~519^Y~0.in[0] (.names)                                                                    0.332     9.851
$or~519^Y~0.out[0] (.names)                                                                   0.235    10.086
$mux~520^Y~0.in[1] (.names)                                                                   0.100    10.186
$mux~520^Y~0.out[0] (.names)                                                                  0.235    10.421
$logic_or~421^Y~0.in[0] (.names)                                                              0.100    10.521
$logic_or~421^Y~0.out[0] (.names)                                                             0.235    10.756
$logic_or~419^Y~0.in[0] (.names)                                                              0.612    11.368
$logic_or~419^Y~0.out[0] (.names)                                                             0.235    11.603
$logic_or~420^Y~0.in[1] (.names)                                                              0.100    11.703
$logic_or~420^Y~0.out[0] (.names)                                                             0.235    11.938
$mem_v2~700^ROM~6^npbMUX~25^BLIFf~208.in[2] (.names)                                          0.617    12.555
$mem_v2~700^ROM~6^npbMUX~25^BLIFf~208.out[0] (.names)                                         0.235    12.790
dual_port_ram^MEM~26-3^out1~0.addr1[1] (dual_port_ram)                                        0.656    13.446
data arrival time                                                                                      13.446

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
dual_port_ram^MEM~26-3^out1~0.clk[0] (dual_port_ram)                                          0.042     0.042
clock uncertainty                                                                             0.000     0.042
cell setup time                                                                              -0.509    -0.467
data required time                                                                                     -0.467
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -0.467
data arrival time                                                                                     -13.446
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -13.913


#Path 67
Startpoint: $auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch clocked by clk)
Endpoint  : dual_port_ram^MEM~26-4^out1~0.addr1[1] (dual_port_ram clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$simplemap.cc:240:simplemap_eqne$7042[1].clk[0] (.latch)                                 0.042     0.042
$auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch) [clock-to-output]                 0.124     0.166
$auto$rtlil.cc:2598:NotGate$12924.in[0] (.names)                                              0.120     0.286
$auto$rtlil.cc:2598:NotGate$12924.out[0] (.names)                                             0.235     0.521
$auto$simplemap.cc:246:simplemap_eqne$7056.in[1] (.names)                                     0.100     0.621
$auto$simplemap.cc:246:simplemap_eqne$7056.out[0] (.names)                                    0.235     0.856
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].in[0] (.names)                              0.100     0.956
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].out[0] (.names)                             0.235     1.191
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].in[1] (.names)                        0.335     1.526
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].out[0] (.names)                       0.235     1.761
$auto$simplemap.cc:117:simplemap_reduce$11435.in[0] (.names)                                  0.100     1.861
$auto$simplemap.cc:117:simplemap_reduce$11435.out[0] (.names)                                 0.235     2.096
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].in[0] (.names)                            0.100     2.196
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].out[0] (.names)                           0.235     2.431
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].in[1] (.names)                              0.100     2.531
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].out[0] (.names)                             0.235     2.766
$not~461^Y~0.in[0] (.names)                                                                   0.100     2.866
$not~461^Y~0.out[0] (.names)                                                                  0.235     3.101
$mux~675^Y~0.in[1] (.names)                                                                   0.100     3.201
$mux~675^Y~0.out[0] (.names)                                                                  0.235     3.436
$add~1^ADD~14-1[0].b[0] (adder)                                                               0.671     4.107
$add~1^ADD~14-1[0].sumout[0] (adder)                                                          0.300     4.407
$add~0^ADD~13-1[0].a[0] (adder)                                                               0.525     4.932
$add~0^ADD~13-1[0].cout[0] (adder)                                                            0.300     5.232
$add~0^ADD~13-2[0].cin[0] (adder)                                                             0.000     5.232
$add~0^ADD~13-2[0].sumout[0] (adder)                                                          0.300     5.532
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].in[0] (.names)                              0.472     6.004
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].out[0] (.names)                             0.235     6.239
$reduce_bool~449^Y~0.in[1] (.names)                                                           0.329     6.568
$reduce_bool~449^Y~0.out[0] (.names)                                                          0.235     6.803
$logic_and~328^Y~0.in[1] (.names)                                                             0.100     6.903
$logic_and~328^Y~0.out[0] (.names)                                                            0.235     7.138
$logic_or~414^Y~0.in[0] (.names)                                                              0.100     7.238
$logic_or~414^Y~0.out[0] (.names)                                                             0.235     7.473
$logic_not~383^Y~0.in[0] (.names)                                                             0.100     7.573
$logic_not~383^Y~0.out[0] (.names)                                                            0.235     7.808
$logic_and~315^Y~0.in[1] (.names)                                                             0.470     8.279
$logic_and~315^Y~0.out[0] (.names)                                                            0.235     8.514
$mux~521^Y~0.in[0] (.names)                                                                   0.100     8.614
$mux~521^Y~0.out[0] (.names)                                                                  0.235     8.849
$mux~522^Y~0.in[0] (.names)                                                                   0.100     8.949
$mux~522^Y~0.out[0] (.names)                                                                  0.235     9.184
$mux~523^Y~0.in[1] (.names)                                                                   0.100     9.284
$mux~523^Y~0.out[0] (.names)                                                                  0.235     9.519
$or~519^Y~0.in[0] (.names)                                                                    0.332     9.851
$or~519^Y~0.out[0] (.names)                                                                   0.235    10.086
$mux~520^Y~0.in[1] (.names)                                                                   0.100    10.186
$mux~520^Y~0.out[0] (.names)                                                                  0.235    10.421
$logic_or~421^Y~0.in[0] (.names)                                                              0.100    10.521
$logic_or~421^Y~0.out[0] (.names)                                                             0.235    10.756
$logic_or~419^Y~0.in[0] (.names)                                                              0.612    11.368
$logic_or~419^Y~0.out[0] (.names)                                                             0.235    11.603
$logic_or~420^Y~0.in[1] (.names)                                                              0.100    11.703
$logic_or~420^Y~0.out[0] (.names)                                                             0.235    11.938
$mem_v2~700^ROM~6^npbMUX~25^BLIFf~208.in[2] (.names)                                          0.617    12.555
$mem_v2~700^ROM~6^npbMUX~25^BLIFf~208.out[0] (.names)                                         0.235    12.790
dual_port_ram^MEM~26-4^out1~0.addr1[1] (dual_port_ram)                                        0.656    13.446
data arrival time                                                                                      13.446

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
dual_port_ram^MEM~26-4^out1~0.clk[0] (dual_port_ram)                                          0.042     0.042
clock uncertainty                                                                             0.000     0.042
cell setup time                                                                              -0.509    -0.467
data required time                                                                                     -0.467
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -0.467
data arrival time                                                                                     -13.446
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -13.913


#Path 68
Startpoint: $auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch clocked by clk)
Endpoint  : dual_port_ram^MEM~26-5^out1~0.addr1[1] (dual_port_ram clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$simplemap.cc:240:simplemap_eqne$7042[1].clk[0] (.latch)                                 0.042     0.042
$auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch) [clock-to-output]                 0.124     0.166
$auto$rtlil.cc:2598:NotGate$12924.in[0] (.names)                                              0.120     0.286
$auto$rtlil.cc:2598:NotGate$12924.out[0] (.names)                                             0.235     0.521
$auto$simplemap.cc:246:simplemap_eqne$7056.in[1] (.names)                                     0.100     0.621
$auto$simplemap.cc:246:simplemap_eqne$7056.out[0] (.names)                                    0.235     0.856
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].in[0] (.names)                              0.100     0.956
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].out[0] (.names)                             0.235     1.191
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].in[1] (.names)                        0.335     1.526
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].out[0] (.names)                       0.235     1.761
$auto$simplemap.cc:117:simplemap_reduce$11435.in[0] (.names)                                  0.100     1.861
$auto$simplemap.cc:117:simplemap_reduce$11435.out[0] (.names)                                 0.235     2.096
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].in[0] (.names)                            0.100     2.196
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].out[0] (.names)                           0.235     2.431
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].in[1] (.names)                              0.100     2.531
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].out[0] (.names)                             0.235     2.766
$not~461^Y~0.in[0] (.names)                                                                   0.100     2.866
$not~461^Y~0.out[0] (.names)                                                                  0.235     3.101
$mux~675^Y~0.in[1] (.names)                                                                   0.100     3.201
$mux~675^Y~0.out[0] (.names)                                                                  0.235     3.436
$add~1^ADD~14-1[0].b[0] (adder)                                                               0.671     4.107
$add~1^ADD~14-1[0].sumout[0] (adder)                                                          0.300     4.407
$add~0^ADD~13-1[0].a[0] (adder)                                                               0.525     4.932
$add~0^ADD~13-1[0].cout[0] (adder)                                                            0.300     5.232
$add~0^ADD~13-2[0].cin[0] (adder)                                                             0.000     5.232
$add~0^ADD~13-2[0].sumout[0] (adder)                                                          0.300     5.532
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].in[0] (.names)                              0.472     6.004
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].out[0] (.names)                             0.235     6.239
$reduce_bool~449^Y~0.in[1] (.names)                                                           0.329     6.568
$reduce_bool~449^Y~0.out[0] (.names)                                                          0.235     6.803
$logic_and~328^Y~0.in[1] (.names)                                                             0.100     6.903
$logic_and~328^Y~0.out[0] (.names)                                                            0.235     7.138
$logic_or~414^Y~0.in[0] (.names)                                                              0.100     7.238
$logic_or~414^Y~0.out[0] (.names)                                                             0.235     7.473
$logic_not~383^Y~0.in[0] (.names)                                                             0.100     7.573
$logic_not~383^Y~0.out[0] (.names)                                                            0.235     7.808
$logic_and~315^Y~0.in[1] (.names)                                                             0.470     8.279
$logic_and~315^Y~0.out[0] (.names)                                                            0.235     8.514
$mux~521^Y~0.in[0] (.names)                                                                   0.100     8.614
$mux~521^Y~0.out[0] (.names)                                                                  0.235     8.849
$mux~522^Y~0.in[0] (.names)                                                                   0.100     8.949
$mux~522^Y~0.out[0] (.names)                                                                  0.235     9.184
$mux~523^Y~0.in[1] (.names)                                                                   0.100     9.284
$mux~523^Y~0.out[0] (.names)                                                                  0.235     9.519
$or~519^Y~0.in[0] (.names)                                                                    0.332     9.851
$or~519^Y~0.out[0] (.names)                                                                   0.235    10.086
$mux~520^Y~0.in[1] (.names)                                                                   0.100    10.186
$mux~520^Y~0.out[0] (.names)                                                                  0.235    10.421
$logic_or~421^Y~0.in[0] (.names)                                                              0.100    10.521
$logic_or~421^Y~0.out[0] (.names)                                                             0.235    10.756
$logic_or~419^Y~0.in[0] (.names)                                                              0.612    11.368
$logic_or~419^Y~0.out[0] (.names)                                                             0.235    11.603
$logic_or~420^Y~0.in[1] (.names)                                                              0.100    11.703
$logic_or~420^Y~0.out[0] (.names)                                                             0.235    11.938
$mem_v2~700^ROM~6^npbMUX~25^BLIFf~208.in[2] (.names)                                          0.617    12.555
$mem_v2~700^ROM~6^npbMUX~25^BLIFf~208.out[0] (.names)                                         0.235    12.790
dual_port_ram^MEM~26-5^out1~0.addr1[1] (dual_port_ram)                                        0.656    13.446
data arrival time                                                                                      13.446

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
dual_port_ram^MEM~26-5^out1~0.clk[0] (dual_port_ram)                                          0.042     0.042
clock uncertainty                                                                             0.000     0.042
cell setup time                                                                              -0.509    -0.467
data required time                                                                                     -0.467
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -0.467
data arrival time                                                                                     -13.446
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -13.913


#Path 69
Startpoint: $auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch clocked by clk)
Endpoint  : dual_port_ram^MEM~26-6^out1~0.addr1[1] (dual_port_ram clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$simplemap.cc:240:simplemap_eqne$7042[1].clk[0] (.latch)                                 0.042     0.042
$auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch) [clock-to-output]                 0.124     0.166
$auto$rtlil.cc:2598:NotGate$12924.in[0] (.names)                                              0.120     0.286
$auto$rtlil.cc:2598:NotGate$12924.out[0] (.names)                                             0.235     0.521
$auto$simplemap.cc:246:simplemap_eqne$7056.in[1] (.names)                                     0.100     0.621
$auto$simplemap.cc:246:simplemap_eqne$7056.out[0] (.names)                                    0.235     0.856
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].in[0] (.names)                              0.100     0.956
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].out[0] (.names)                             0.235     1.191
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].in[1] (.names)                        0.335     1.526
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].out[0] (.names)                       0.235     1.761
$auto$simplemap.cc:117:simplemap_reduce$11435.in[0] (.names)                                  0.100     1.861
$auto$simplemap.cc:117:simplemap_reduce$11435.out[0] (.names)                                 0.235     2.096
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].in[0] (.names)                            0.100     2.196
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].out[0] (.names)                           0.235     2.431
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].in[1] (.names)                              0.100     2.531
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].out[0] (.names)                             0.235     2.766
$not~461^Y~0.in[0] (.names)                                                                   0.100     2.866
$not~461^Y~0.out[0] (.names)                                                                  0.235     3.101
$mux~675^Y~0.in[1] (.names)                                                                   0.100     3.201
$mux~675^Y~0.out[0] (.names)                                                                  0.235     3.436
$add~1^ADD~14-1[0].b[0] (adder)                                                               0.671     4.107
$add~1^ADD~14-1[0].sumout[0] (adder)                                                          0.300     4.407
$add~0^ADD~13-1[0].a[0] (adder)                                                               0.525     4.932
$add~0^ADD~13-1[0].cout[0] (adder)                                                            0.300     5.232
$add~0^ADD~13-2[0].cin[0] (adder)                                                             0.000     5.232
$add~0^ADD~13-2[0].sumout[0] (adder)                                                          0.300     5.532
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].in[0] (.names)                              0.472     6.004
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].out[0] (.names)                             0.235     6.239
$reduce_bool~449^Y~0.in[1] (.names)                                                           0.329     6.568
$reduce_bool~449^Y~0.out[0] (.names)                                                          0.235     6.803
$logic_and~328^Y~0.in[1] (.names)                                                             0.100     6.903
$logic_and~328^Y~0.out[0] (.names)                                                            0.235     7.138
$logic_or~414^Y~0.in[0] (.names)                                                              0.100     7.238
$logic_or~414^Y~0.out[0] (.names)                                                             0.235     7.473
$logic_not~383^Y~0.in[0] (.names)                                                             0.100     7.573
$logic_not~383^Y~0.out[0] (.names)                                                            0.235     7.808
$logic_and~315^Y~0.in[1] (.names)                                                             0.470     8.279
$logic_and~315^Y~0.out[0] (.names)                                                            0.235     8.514
$mux~521^Y~0.in[0] (.names)                                                                   0.100     8.614
$mux~521^Y~0.out[0] (.names)                                                                  0.235     8.849
$mux~522^Y~0.in[0] (.names)                                                                   0.100     8.949
$mux~522^Y~0.out[0] (.names)                                                                  0.235     9.184
$mux~523^Y~0.in[1] (.names)                                                                   0.100     9.284
$mux~523^Y~0.out[0] (.names)                                                                  0.235     9.519
$or~519^Y~0.in[0] (.names)                                                                    0.332     9.851
$or~519^Y~0.out[0] (.names)                                                                   0.235    10.086
$mux~520^Y~0.in[1] (.names)                                                                   0.100    10.186
$mux~520^Y~0.out[0] (.names)                                                                  0.235    10.421
$logic_or~421^Y~0.in[0] (.names)                                                              0.100    10.521
$logic_or~421^Y~0.out[0] (.names)                                                             0.235    10.756
$logic_or~419^Y~0.in[0] (.names)                                                              0.612    11.368
$logic_or~419^Y~0.out[0] (.names)                                                             0.235    11.603
$logic_or~420^Y~0.in[1] (.names)                                                              0.100    11.703
$logic_or~420^Y~0.out[0] (.names)                                                             0.235    11.938
$mem_v2~700^ROM~6^npbMUX~25^BLIFf~208.in[2] (.names)                                          0.617    12.555
$mem_v2~700^ROM~6^npbMUX~25^BLIFf~208.out[0] (.names)                                         0.235    12.790
dual_port_ram^MEM~26-6^out1~0.addr1[1] (dual_port_ram)                                        0.656    13.446
data arrival time                                                                                      13.446

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
dual_port_ram^MEM~26-6^out1~0.clk[0] (dual_port_ram)                                          0.042     0.042
clock uncertainty                                                                             0.000     0.042
cell setup time                                                                              -0.509    -0.467
data required time                                                                                     -0.467
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -0.467
data arrival time                                                                                     -13.446
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -13.913


#Path 70
Startpoint: $auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch clocked by clk)
Endpoint  : dual_port_ram^MEM~26-7^out1~0.addr1[1] (dual_port_ram clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$simplemap.cc:240:simplemap_eqne$7042[1].clk[0] (.latch)                                 0.042     0.042
$auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch) [clock-to-output]                 0.124     0.166
$auto$rtlil.cc:2598:NotGate$12924.in[0] (.names)                                              0.120     0.286
$auto$rtlil.cc:2598:NotGate$12924.out[0] (.names)                                             0.235     0.521
$auto$simplemap.cc:246:simplemap_eqne$7056.in[1] (.names)                                     0.100     0.621
$auto$simplemap.cc:246:simplemap_eqne$7056.out[0] (.names)                                    0.235     0.856
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].in[0] (.names)                              0.100     0.956
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].out[0] (.names)                             0.235     1.191
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].in[1] (.names)                        0.335     1.526
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].out[0] (.names)                       0.235     1.761
$auto$simplemap.cc:117:simplemap_reduce$11435.in[0] (.names)                                  0.100     1.861
$auto$simplemap.cc:117:simplemap_reduce$11435.out[0] (.names)                                 0.235     2.096
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].in[0] (.names)                            0.100     2.196
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].out[0] (.names)                           0.235     2.431
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].in[1] (.names)                              0.100     2.531
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].out[0] (.names)                             0.235     2.766
$not~461^Y~0.in[0] (.names)                                                                   0.100     2.866
$not~461^Y~0.out[0] (.names)                                                                  0.235     3.101
$mux~675^Y~0.in[1] (.names)                                                                   0.100     3.201
$mux~675^Y~0.out[0] (.names)                                                                  0.235     3.436
$add~1^ADD~14-1[0].b[0] (adder)                                                               0.671     4.107
$add~1^ADD~14-1[0].sumout[0] (adder)                                                          0.300     4.407
$add~0^ADD~13-1[0].a[0] (adder)                                                               0.525     4.932
$add~0^ADD~13-1[0].cout[0] (adder)                                                            0.300     5.232
$add~0^ADD~13-2[0].cin[0] (adder)                                                             0.000     5.232
$add~0^ADD~13-2[0].sumout[0] (adder)                                                          0.300     5.532
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].in[0] (.names)                              0.472     6.004
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].out[0] (.names)                             0.235     6.239
$reduce_bool~449^Y~0.in[1] (.names)                                                           0.329     6.568
$reduce_bool~449^Y~0.out[0] (.names)                                                          0.235     6.803
$logic_and~328^Y~0.in[1] (.names)                                                             0.100     6.903
$logic_and~328^Y~0.out[0] (.names)                                                            0.235     7.138
$logic_or~414^Y~0.in[0] (.names)                                                              0.100     7.238
$logic_or~414^Y~0.out[0] (.names)                                                             0.235     7.473
$logic_not~383^Y~0.in[0] (.names)                                                             0.100     7.573
$logic_not~383^Y~0.out[0] (.names)                                                            0.235     7.808
$logic_and~315^Y~0.in[1] (.names)                                                             0.470     8.279
$logic_and~315^Y~0.out[0] (.names)                                                            0.235     8.514
$mux~521^Y~0.in[0] (.names)                                                                   0.100     8.614
$mux~521^Y~0.out[0] (.names)                                                                  0.235     8.849
$mux~522^Y~0.in[0] (.names)                                                                   0.100     8.949
$mux~522^Y~0.out[0] (.names)                                                                  0.235     9.184
$mux~523^Y~0.in[1] (.names)                                                                   0.100     9.284
$mux~523^Y~0.out[0] (.names)                                                                  0.235     9.519
$or~519^Y~0.in[0] (.names)                                                                    0.332     9.851
$or~519^Y~0.out[0] (.names)                                                                   0.235    10.086
$mux~520^Y~0.in[1] (.names)                                                                   0.100    10.186
$mux~520^Y~0.out[0] (.names)                                                                  0.235    10.421
$logic_or~421^Y~0.in[0] (.names)                                                              0.100    10.521
$logic_or~421^Y~0.out[0] (.names)                                                             0.235    10.756
$logic_or~419^Y~0.in[0] (.names)                                                              0.612    11.368
$logic_or~419^Y~0.out[0] (.names)                                                             0.235    11.603
$logic_or~420^Y~0.in[1] (.names)                                                              0.100    11.703
$logic_or~420^Y~0.out[0] (.names)                                                             0.235    11.938
$mem_v2~700^ROM~6^npbMUX~25^BLIFf~208.in[2] (.names)                                          0.617    12.555
$mem_v2~700^ROM~6^npbMUX~25^BLIFf~208.out[0] (.names)                                         0.235    12.790
dual_port_ram^MEM~26-7^out1~0.addr1[1] (dual_port_ram)                                        0.656    13.446
data arrival time                                                                                      13.446

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
dual_port_ram^MEM~26-7^out1~0.clk[0] (dual_port_ram)                                          0.042     0.042
clock uncertainty                                                                             0.000     0.042
cell setup time                                                                              -0.509    -0.467
data required time                                                                                     -0.467
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -0.467
data arrival time                                                                                     -13.446
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -13.913


#Path 71
Startpoint: $auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch clocked by clk)
Endpoint  : dual_port_ram^MEM~26-8^out1~0.addr1[1] (dual_port_ram clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$simplemap.cc:240:simplemap_eqne$7042[1].clk[0] (.latch)                                 0.042     0.042
$auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch) [clock-to-output]                 0.124     0.166
$auto$rtlil.cc:2598:NotGate$12924.in[0] (.names)                                              0.120     0.286
$auto$rtlil.cc:2598:NotGate$12924.out[0] (.names)                                             0.235     0.521
$auto$simplemap.cc:246:simplemap_eqne$7056.in[1] (.names)                                     0.100     0.621
$auto$simplemap.cc:246:simplemap_eqne$7056.out[0] (.names)                                    0.235     0.856
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].in[0] (.names)                              0.100     0.956
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].out[0] (.names)                             0.235     1.191
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].in[1] (.names)                        0.335     1.526
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].out[0] (.names)                       0.235     1.761
$auto$simplemap.cc:117:simplemap_reduce$11435.in[0] (.names)                                  0.100     1.861
$auto$simplemap.cc:117:simplemap_reduce$11435.out[0] (.names)                                 0.235     2.096
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].in[0] (.names)                            0.100     2.196
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].out[0] (.names)                           0.235     2.431
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].in[1] (.names)                              0.100     2.531
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].out[0] (.names)                             0.235     2.766
$not~461^Y~0.in[0] (.names)                                                                   0.100     2.866
$not~461^Y~0.out[0] (.names)                                                                  0.235     3.101
$mux~675^Y~0.in[1] (.names)                                                                   0.100     3.201
$mux~675^Y~0.out[0] (.names)                                                                  0.235     3.436
$add~1^ADD~14-1[0].b[0] (adder)                                                               0.671     4.107
$add~1^ADD~14-1[0].sumout[0] (adder)                                                          0.300     4.407
$add~0^ADD~13-1[0].a[0] (adder)                                                               0.525     4.932
$add~0^ADD~13-1[0].cout[0] (adder)                                                            0.300     5.232
$add~0^ADD~13-2[0].cin[0] (adder)                                                             0.000     5.232
$add~0^ADD~13-2[0].sumout[0] (adder)                                                          0.300     5.532
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].in[0] (.names)                              0.472     6.004
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].out[0] (.names)                             0.235     6.239
$reduce_bool~449^Y~0.in[1] (.names)                                                           0.329     6.568
$reduce_bool~449^Y~0.out[0] (.names)                                                          0.235     6.803
$logic_and~328^Y~0.in[1] (.names)                                                             0.100     6.903
$logic_and~328^Y~0.out[0] (.names)                                                            0.235     7.138
$logic_or~414^Y~0.in[0] (.names)                                                              0.100     7.238
$logic_or~414^Y~0.out[0] (.names)                                                             0.235     7.473
$logic_not~383^Y~0.in[0] (.names)                                                             0.100     7.573
$logic_not~383^Y~0.out[0] (.names)                                                            0.235     7.808
$logic_and~315^Y~0.in[1] (.names)                                                             0.470     8.279
$logic_and~315^Y~0.out[0] (.names)                                                            0.235     8.514
$mux~521^Y~0.in[0] (.names)                                                                   0.100     8.614
$mux~521^Y~0.out[0] (.names)                                                                  0.235     8.849
$mux~522^Y~0.in[0] (.names)                                                                   0.100     8.949
$mux~522^Y~0.out[0] (.names)                                                                  0.235     9.184
$mux~523^Y~0.in[1] (.names)                                                                   0.100     9.284
$mux~523^Y~0.out[0] (.names)                                                                  0.235     9.519
$or~519^Y~0.in[0] (.names)                                                                    0.332     9.851
$or~519^Y~0.out[0] (.names)                                                                   0.235    10.086
$mux~520^Y~0.in[1] (.names)                                                                   0.100    10.186
$mux~520^Y~0.out[0] (.names)                                                                  0.235    10.421
$logic_or~421^Y~0.in[0] (.names)                                                              0.100    10.521
$logic_or~421^Y~0.out[0] (.names)                                                             0.235    10.756
$logic_or~419^Y~0.in[0] (.names)                                                              0.612    11.368
$logic_or~419^Y~0.out[0] (.names)                                                             0.235    11.603
$logic_or~420^Y~0.in[1] (.names)                                                              0.100    11.703
$logic_or~420^Y~0.out[0] (.names)                                                             0.235    11.938
$mem_v2~700^ROM~6^npbMUX~25^BLIFf~208.in[2] (.names)                                          0.617    12.555
$mem_v2~700^ROM~6^npbMUX~25^BLIFf~208.out[0] (.names)                                         0.235    12.790
dual_port_ram^MEM~26-8^out1~0.addr1[1] (dual_port_ram)                                        0.656    13.446
data arrival time                                                                                      13.446

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
dual_port_ram^MEM~26-8^out1~0.clk[0] (dual_port_ram)                                          0.042     0.042
clock uncertainty                                                                             0.000     0.042
cell setup time                                                                              -0.509    -0.467
data required time                                                                                     -0.467
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -0.467
data arrival time                                                                                     -13.446
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -13.913


#Path 72
Startpoint: $auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch clocked by clk)
Endpoint  : dual_port_ram^MEM~26-9^out1~0.addr1[1] (dual_port_ram clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$simplemap.cc:240:simplemap_eqne$7042[1].clk[0] (.latch)                                 0.042     0.042
$auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch) [clock-to-output]                 0.124     0.166
$auto$rtlil.cc:2598:NotGate$12924.in[0] (.names)                                              0.120     0.286
$auto$rtlil.cc:2598:NotGate$12924.out[0] (.names)                                             0.235     0.521
$auto$simplemap.cc:246:simplemap_eqne$7056.in[1] (.names)                                     0.100     0.621
$auto$simplemap.cc:246:simplemap_eqne$7056.out[0] (.names)                                    0.235     0.856
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].in[0] (.names)                              0.100     0.956
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].out[0] (.names)                             0.235     1.191
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].in[1] (.names)                        0.335     1.526
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].out[0] (.names)                       0.235     1.761
$auto$simplemap.cc:117:simplemap_reduce$11435.in[0] (.names)                                  0.100     1.861
$auto$simplemap.cc:117:simplemap_reduce$11435.out[0] (.names)                                 0.235     2.096
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].in[0] (.names)                            0.100     2.196
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].out[0] (.names)                           0.235     2.431
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].in[1] (.names)                              0.100     2.531
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].out[0] (.names)                             0.235     2.766
$not~461^Y~0.in[0] (.names)                                                                   0.100     2.866
$not~461^Y~0.out[0] (.names)                                                                  0.235     3.101
$mux~675^Y~0.in[1] (.names)                                                                   0.100     3.201
$mux~675^Y~0.out[0] (.names)                                                                  0.235     3.436
$add~1^ADD~14-1[0].b[0] (adder)                                                               0.671     4.107
$add~1^ADD~14-1[0].sumout[0] (adder)                                                          0.300     4.407
$add~0^ADD~13-1[0].a[0] (adder)                                                               0.525     4.932
$add~0^ADD~13-1[0].cout[0] (adder)                                                            0.300     5.232
$add~0^ADD~13-2[0].cin[0] (adder)                                                             0.000     5.232
$add~0^ADD~13-2[0].sumout[0] (adder)                                                          0.300     5.532
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].in[0] (.names)                              0.472     6.004
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].out[0] (.names)                             0.235     6.239
$reduce_bool~449^Y~0.in[1] (.names)                                                           0.329     6.568
$reduce_bool~449^Y~0.out[0] (.names)                                                          0.235     6.803
$logic_and~328^Y~0.in[1] (.names)                                                             0.100     6.903
$logic_and~328^Y~0.out[0] (.names)                                                            0.235     7.138
$logic_or~414^Y~0.in[0] (.names)                                                              0.100     7.238
$logic_or~414^Y~0.out[0] (.names)                                                             0.235     7.473
$logic_not~383^Y~0.in[0] (.names)                                                             0.100     7.573
$logic_not~383^Y~0.out[0] (.names)                                                            0.235     7.808
$logic_and~315^Y~0.in[1] (.names)                                                             0.470     8.279
$logic_and~315^Y~0.out[0] (.names)                                                            0.235     8.514
$mux~521^Y~0.in[0] (.names)                                                                   0.100     8.614
$mux~521^Y~0.out[0] (.names)                                                                  0.235     8.849
$mux~522^Y~0.in[0] (.names)                                                                   0.100     8.949
$mux~522^Y~0.out[0] (.names)                                                                  0.235     9.184
$mux~523^Y~0.in[1] (.names)                                                                   0.100     9.284
$mux~523^Y~0.out[0] (.names)                                                                  0.235     9.519
$or~519^Y~0.in[0] (.names)                                                                    0.332     9.851
$or~519^Y~0.out[0] (.names)                                                                   0.235    10.086
$mux~520^Y~0.in[1] (.names)                                                                   0.100    10.186
$mux~520^Y~0.out[0] (.names)                                                                  0.235    10.421
$logic_or~421^Y~0.in[0] (.names)                                                              0.100    10.521
$logic_or~421^Y~0.out[0] (.names)                                                             0.235    10.756
$logic_or~419^Y~0.in[0] (.names)                                                              0.612    11.368
$logic_or~419^Y~0.out[0] (.names)                                                             0.235    11.603
$logic_or~420^Y~0.in[1] (.names)                                                              0.100    11.703
$logic_or~420^Y~0.out[0] (.names)                                                             0.235    11.938
$mem_v2~700^ROM~6^npbMUX~25^BLIFf~208.in[2] (.names)                                          0.617    12.555
$mem_v2~700^ROM~6^npbMUX~25^BLIFf~208.out[0] (.names)                                         0.235    12.790
dual_port_ram^MEM~26-9^out1~0.addr1[1] (dual_port_ram)                                        0.656    13.446
data arrival time                                                                                      13.446

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
dual_port_ram^MEM~26-9^out1~0.clk[0] (dual_port_ram)                                          0.042     0.042
clock uncertainty                                                                             0.000     0.042
cell setup time                                                                              -0.509    -0.467
data required time                                                                                     -0.467
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -0.467
data arrival time                                                                                     -13.446
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -13.913


#Path 73
Startpoint: $auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch clocked by clk)
Endpoint  : dual_port_ram^MEM~26-10^out1~0.addr1[1] (dual_port_ram clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$simplemap.cc:240:simplemap_eqne$7042[1].clk[0] (.latch)                                 0.042     0.042
$auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch) [clock-to-output]                 0.124     0.166
$auto$rtlil.cc:2598:NotGate$12924.in[0] (.names)                                              0.120     0.286
$auto$rtlil.cc:2598:NotGate$12924.out[0] (.names)                                             0.235     0.521
$auto$simplemap.cc:246:simplemap_eqne$7056.in[1] (.names)                                     0.100     0.621
$auto$simplemap.cc:246:simplemap_eqne$7056.out[0] (.names)                                    0.235     0.856
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].in[0] (.names)                              0.100     0.956
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].out[0] (.names)                             0.235     1.191
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].in[1] (.names)                        0.335     1.526
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].out[0] (.names)                       0.235     1.761
$auto$simplemap.cc:117:simplemap_reduce$11435.in[0] (.names)                                  0.100     1.861
$auto$simplemap.cc:117:simplemap_reduce$11435.out[0] (.names)                                 0.235     2.096
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].in[0] (.names)                            0.100     2.196
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].out[0] (.names)                           0.235     2.431
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].in[1] (.names)                              0.100     2.531
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].out[0] (.names)                             0.235     2.766
$not~461^Y~0.in[0] (.names)                                                                   0.100     2.866
$not~461^Y~0.out[0] (.names)                                                                  0.235     3.101
$mux~675^Y~0.in[1] (.names)                                                                   0.100     3.201
$mux~675^Y~0.out[0] (.names)                                                                  0.235     3.436
$add~1^ADD~14-1[0].b[0] (adder)                                                               0.671     4.107
$add~1^ADD~14-1[0].sumout[0] (adder)                                                          0.300     4.407
$add~0^ADD~13-1[0].a[0] (adder)                                                               0.525     4.932
$add~0^ADD~13-1[0].cout[0] (adder)                                                            0.300     5.232
$add~0^ADD~13-2[0].cin[0] (adder)                                                             0.000     5.232
$add~0^ADD~13-2[0].sumout[0] (adder)                                                          0.300     5.532
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].in[0] (.names)                              0.472     6.004
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].out[0] (.names)                             0.235     6.239
$reduce_bool~449^Y~0.in[1] (.names)                                                           0.329     6.568
$reduce_bool~449^Y~0.out[0] (.names)                                                          0.235     6.803
$logic_and~328^Y~0.in[1] (.names)                                                             0.100     6.903
$logic_and~328^Y~0.out[0] (.names)                                                            0.235     7.138
$logic_or~414^Y~0.in[0] (.names)                                                              0.100     7.238
$logic_or~414^Y~0.out[0] (.names)                                                             0.235     7.473
$logic_not~383^Y~0.in[0] (.names)                                                             0.100     7.573
$logic_not~383^Y~0.out[0] (.names)                                                            0.235     7.808
$logic_and~315^Y~0.in[1] (.names)                                                             0.470     8.279
$logic_and~315^Y~0.out[0] (.names)                                                            0.235     8.514
$mux~521^Y~0.in[0] (.names)                                                                   0.100     8.614
$mux~521^Y~0.out[0] (.names)                                                                  0.235     8.849
$mux~522^Y~0.in[0] (.names)                                                                   0.100     8.949
$mux~522^Y~0.out[0] (.names)                                                                  0.235     9.184
$mux~523^Y~0.in[1] (.names)                                                                   0.100     9.284
$mux~523^Y~0.out[0] (.names)                                                                  0.235     9.519
$or~519^Y~0.in[0] (.names)                                                                    0.332     9.851
$or~519^Y~0.out[0] (.names)                                                                   0.235    10.086
$mux~520^Y~0.in[1] (.names)                                                                   0.100    10.186
$mux~520^Y~0.out[0] (.names)                                                                  0.235    10.421
$logic_or~421^Y~0.in[0] (.names)                                                              0.100    10.521
$logic_or~421^Y~0.out[0] (.names)                                                             0.235    10.756
$logic_or~419^Y~0.in[0] (.names)                                                              0.612    11.368
$logic_or~419^Y~0.out[0] (.names)                                                             0.235    11.603
$logic_or~420^Y~0.in[1] (.names)                                                              0.100    11.703
$logic_or~420^Y~0.out[0] (.names)                                                             0.235    11.938
$mem_v2~700^ROM~6^npbMUX~25^BLIFf~208.in[2] (.names)                                          0.617    12.555
$mem_v2~700^ROM~6^npbMUX~25^BLIFf~208.out[0] (.names)                                         0.235    12.790
dual_port_ram^MEM~26-10^out1~0.addr1[1] (dual_port_ram)                                       0.656    13.446
data arrival time                                                                                      13.446

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
dual_port_ram^MEM~26-10^out1~0.clk[0] (dual_port_ram)                                         0.042     0.042
clock uncertainty                                                                             0.000     0.042
cell setup time                                                                              -0.509    -0.467
data required time                                                                                     -0.467
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -0.467
data arrival time                                                                                     -13.446
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -13.913


#Path 74
Startpoint: $auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch clocked by clk)
Endpoint  : dual_port_ram^MEM~26-12^out1~0.addr1[1] (dual_port_ram clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$simplemap.cc:240:simplemap_eqne$7042[1].clk[0] (.latch)                                 0.042     0.042
$auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch) [clock-to-output]                 0.124     0.166
$auto$rtlil.cc:2598:NotGate$12924.in[0] (.names)                                              0.120     0.286
$auto$rtlil.cc:2598:NotGate$12924.out[0] (.names)                                             0.235     0.521
$auto$simplemap.cc:246:simplemap_eqne$7056.in[1] (.names)                                     0.100     0.621
$auto$simplemap.cc:246:simplemap_eqne$7056.out[0] (.names)                                    0.235     0.856
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].in[0] (.names)                              0.100     0.956
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].out[0] (.names)                             0.235     1.191
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].in[1] (.names)                        0.335     1.526
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].out[0] (.names)                       0.235     1.761
$auto$simplemap.cc:117:simplemap_reduce$11435.in[0] (.names)                                  0.100     1.861
$auto$simplemap.cc:117:simplemap_reduce$11435.out[0] (.names)                                 0.235     2.096
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].in[0] (.names)                            0.100     2.196
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].out[0] (.names)                           0.235     2.431
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].in[1] (.names)                              0.100     2.531
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].out[0] (.names)                             0.235     2.766
$not~461^Y~0.in[0] (.names)                                                                   0.100     2.866
$not~461^Y~0.out[0] (.names)                                                                  0.235     3.101
$mux~675^Y~0.in[1] (.names)                                                                   0.100     3.201
$mux~675^Y~0.out[0] (.names)                                                                  0.235     3.436
$add~1^ADD~14-1[0].b[0] (adder)                                                               0.671     4.107
$add~1^ADD~14-1[0].sumout[0] (adder)                                                          0.300     4.407
$add~0^ADD~13-1[0].a[0] (adder)                                                               0.525     4.932
$add~0^ADD~13-1[0].cout[0] (adder)                                                            0.300     5.232
$add~0^ADD~13-2[0].cin[0] (adder)                                                             0.000     5.232
$add~0^ADD~13-2[0].sumout[0] (adder)                                                          0.300     5.532
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].in[0] (.names)                              0.472     6.004
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].out[0] (.names)                             0.235     6.239
$reduce_bool~449^Y~0.in[1] (.names)                                                           0.329     6.568
$reduce_bool~449^Y~0.out[0] (.names)                                                          0.235     6.803
$logic_and~328^Y~0.in[1] (.names)                                                             0.100     6.903
$logic_and~328^Y~0.out[0] (.names)                                                            0.235     7.138
$logic_or~414^Y~0.in[0] (.names)                                                              0.100     7.238
$logic_or~414^Y~0.out[0] (.names)                                                             0.235     7.473
$logic_not~383^Y~0.in[0] (.names)                                                             0.100     7.573
$logic_not~383^Y~0.out[0] (.names)                                                            0.235     7.808
$logic_and~315^Y~0.in[1] (.names)                                                             0.470     8.279
$logic_and~315^Y~0.out[0] (.names)                                                            0.235     8.514
$mux~521^Y~0.in[0] (.names)                                                                   0.100     8.614
$mux~521^Y~0.out[0] (.names)                                                                  0.235     8.849
$mux~522^Y~0.in[0] (.names)                                                                   0.100     8.949
$mux~522^Y~0.out[0] (.names)                                                                  0.235     9.184
$mux~523^Y~0.in[1] (.names)                                                                   0.100     9.284
$mux~523^Y~0.out[0] (.names)                                                                  0.235     9.519
$or~519^Y~0.in[0] (.names)                                                                    0.332     9.851
$or~519^Y~0.out[0] (.names)                                                                   0.235    10.086
$mux~520^Y~0.in[1] (.names)                                                                   0.100    10.186
$mux~520^Y~0.out[0] (.names)                                                                  0.235    10.421
$logic_or~421^Y~0.in[0] (.names)                                                              0.100    10.521
$logic_or~421^Y~0.out[0] (.names)                                                             0.235    10.756
$logic_or~419^Y~0.in[0] (.names)                                                              0.612    11.368
$logic_or~419^Y~0.out[0] (.names)                                                             0.235    11.603
$logic_or~420^Y~0.in[1] (.names)                                                              0.100    11.703
$logic_or~420^Y~0.out[0] (.names)                                                             0.235    11.938
$mem_v2~700^ROM~6^npbMUX~25^BLIFf~208.in[2] (.names)                                          0.617    12.555
$mem_v2~700^ROM~6^npbMUX~25^BLIFf~208.out[0] (.names)                                         0.235    12.790
dual_port_ram^MEM~26-12^out1~0.addr1[1] (dual_port_ram)                                       0.656    13.446
data arrival time                                                                                      13.446

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
dual_port_ram^MEM~26-12^out1~0.clk[0] (dual_port_ram)                                         0.042     0.042
clock uncertainty                                                                             0.000     0.042
cell setup time                                                                              -0.509    -0.467
data required time                                                                                     -0.467
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -0.467
data arrival time                                                                                     -13.446
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -13.913


#Path 75
Startpoint: $auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch clocked by clk)
Endpoint  : dual_port_ram^MEM~26-0^out1~0.addr1[2] (dual_port_ram clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$simplemap.cc:240:simplemap_eqne$7042[1].clk[0] (.latch)                                 0.042     0.042
$auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch) [clock-to-output]                 0.124     0.166
$auto$rtlil.cc:2598:NotGate$12924.in[0] (.names)                                              0.120     0.286
$auto$rtlil.cc:2598:NotGate$12924.out[0] (.names)                                             0.235     0.521
$auto$simplemap.cc:246:simplemap_eqne$7056.in[1] (.names)                                     0.100     0.621
$auto$simplemap.cc:246:simplemap_eqne$7056.out[0] (.names)                                    0.235     0.856
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].in[0] (.names)                              0.100     0.956
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].out[0] (.names)                             0.235     1.191
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].in[1] (.names)                        0.335     1.526
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].out[0] (.names)                       0.235     1.761
$auto$simplemap.cc:117:simplemap_reduce$11435.in[0] (.names)                                  0.100     1.861
$auto$simplemap.cc:117:simplemap_reduce$11435.out[0] (.names)                                 0.235     2.096
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].in[0] (.names)                            0.100     2.196
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].out[0] (.names)                           0.235     2.431
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].in[1] (.names)                              0.100     2.531
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].out[0] (.names)                             0.235     2.766
$not~461^Y~0.in[0] (.names)                                                                   0.100     2.866
$not~461^Y~0.out[0] (.names)                                                                  0.235     3.101
$mux~675^Y~0.in[1] (.names)                                                                   0.100     3.201
$mux~675^Y~0.out[0] (.names)                                                                  0.235     3.436
$add~1^ADD~14-1[0].b[0] (adder)                                                               0.671     4.107
$add~1^ADD~14-1[0].sumout[0] (adder)                                                          0.300     4.407
$add~0^ADD~13-1[0].a[0] (adder)                                                               0.525     4.932
$add~0^ADD~13-1[0].cout[0] (adder)                                                            0.300     5.232
$add~0^ADD~13-2[0].cin[0] (adder)                                                             0.000     5.232
$add~0^ADD~13-2[0].sumout[0] (adder)                                                          0.300     5.532
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].in[0] (.names)                              0.472     6.004
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].out[0] (.names)                             0.235     6.239
$reduce_bool~449^Y~0.in[1] (.names)                                                           0.329     6.568
$reduce_bool~449^Y~0.out[0] (.names)                                                          0.235     6.803
$logic_and~328^Y~0.in[1] (.names)                                                             0.100     6.903
$logic_and~328^Y~0.out[0] (.names)                                                            0.235     7.138
$logic_or~414^Y~0.in[0] (.names)                                                              0.100     7.238
$logic_or~414^Y~0.out[0] (.names)                                                             0.235     7.473
$logic_not~383^Y~0.in[0] (.names)                                                             0.100     7.573
$logic_not~383^Y~0.out[0] (.names)                                                            0.235     7.808
$logic_and~315^Y~0.in[1] (.names)                                                             0.470     8.279
$logic_and~315^Y~0.out[0] (.names)                                                            0.235     8.514
$mux~521^Y~0.in[0] (.names)                                                                   0.100     8.614
$mux~521^Y~0.out[0] (.names)                                                                  0.235     8.849
$mux~522^Y~0.in[0] (.names)                                                                   0.100     8.949
$mux~522^Y~0.out[0] (.names)                                                                  0.235     9.184
$mux~523^Y~0.in[1] (.names)                                                                   0.100     9.284
$mux~523^Y~0.out[0] (.names)                                                                  0.235     9.519
$or~519^Y~0.in[0] (.names)                                                                    0.332     9.851
$or~519^Y~0.out[0] (.names)                                                                   0.235    10.086
$mux~520^Y~0.in[1] (.names)                                                                   0.100    10.186
$mux~520^Y~0.out[0] (.names)                                                                  0.235    10.421
$logic_or~421^Y~0.in[0] (.names)                                                              0.100    10.521
$logic_or~421^Y~0.out[0] (.names)                                                             0.235    10.756
$logic_or~419^Y~0.in[0] (.names)                                                              0.612    11.368
$logic_or~419^Y~0.out[0] (.names)                                                             0.235    11.603
$logic_or~420^Y~0.in[1] (.names)                                                              0.100    11.703
$logic_or~420^Y~0.out[0] (.names)                                                             0.235    11.938
$mem_v2~700^ROM~6^npbMUX~25^BLIFf~209.in[2] (.names)                                          0.622    12.561
$mem_v2~700^ROM~6^npbMUX~25^BLIFf~209.out[0] (.names)                                         0.235    12.796
dual_port_ram^MEM~26-0^out1~0.addr1[2] (dual_port_ram)                                        0.610    13.405
data arrival time                                                                                      13.405

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
dual_port_ram^MEM~26-0^out1~0.clk[0] (dual_port_ram)                                          0.042     0.042
clock uncertainty                                                                             0.000     0.042
cell setup time                                                                              -0.509    -0.467
data required time                                                                                     -0.467
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -0.467
data arrival time                                                                                     -13.405
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -13.872


#Path 76
Startpoint: $auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch clocked by clk)
Endpoint  : dual_port_ram^MEM~26-18^out1~0.addr1[2] (dual_port_ram clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$simplemap.cc:240:simplemap_eqne$7042[1].clk[0] (.latch)                                 0.042     0.042
$auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch) [clock-to-output]                 0.124     0.166
$auto$rtlil.cc:2598:NotGate$12924.in[0] (.names)                                              0.120     0.286
$auto$rtlil.cc:2598:NotGate$12924.out[0] (.names)                                             0.235     0.521
$auto$simplemap.cc:246:simplemap_eqne$7056.in[1] (.names)                                     0.100     0.621
$auto$simplemap.cc:246:simplemap_eqne$7056.out[0] (.names)                                    0.235     0.856
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].in[0] (.names)                              0.100     0.956
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].out[0] (.names)                             0.235     1.191
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].in[1] (.names)                        0.335     1.526
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].out[0] (.names)                       0.235     1.761
$auto$simplemap.cc:117:simplemap_reduce$11435.in[0] (.names)                                  0.100     1.861
$auto$simplemap.cc:117:simplemap_reduce$11435.out[0] (.names)                                 0.235     2.096
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].in[0] (.names)                            0.100     2.196
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].out[0] (.names)                           0.235     2.431
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].in[1] (.names)                              0.100     2.531
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].out[0] (.names)                             0.235     2.766
$not~461^Y~0.in[0] (.names)                                                                   0.100     2.866
$not~461^Y~0.out[0] (.names)                                                                  0.235     3.101
$mux~675^Y~0.in[1] (.names)                                                                   0.100     3.201
$mux~675^Y~0.out[0] (.names)                                                                  0.235     3.436
$add~1^ADD~14-1[0].b[0] (adder)                                                               0.671     4.107
$add~1^ADD~14-1[0].sumout[0] (adder)                                                          0.300     4.407
$add~0^ADD~13-1[0].a[0] (adder)                                                               0.525     4.932
$add~0^ADD~13-1[0].cout[0] (adder)                                                            0.300     5.232
$add~0^ADD~13-2[0].cin[0] (adder)                                                             0.000     5.232
$add~0^ADD~13-2[0].sumout[0] (adder)                                                          0.300     5.532
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].in[0] (.names)                              0.472     6.004
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].out[0] (.names)                             0.235     6.239
$reduce_bool~449^Y~0.in[1] (.names)                                                           0.329     6.568
$reduce_bool~449^Y~0.out[0] (.names)                                                          0.235     6.803
$logic_and~328^Y~0.in[1] (.names)                                                             0.100     6.903
$logic_and~328^Y~0.out[0] (.names)                                                            0.235     7.138
$logic_or~414^Y~0.in[0] (.names)                                                              0.100     7.238
$logic_or~414^Y~0.out[0] (.names)                                                             0.235     7.473
$logic_not~383^Y~0.in[0] (.names)                                                             0.100     7.573
$logic_not~383^Y~0.out[0] (.names)                                                            0.235     7.808
$logic_and~315^Y~0.in[1] (.names)                                                             0.470     8.279
$logic_and~315^Y~0.out[0] (.names)                                                            0.235     8.514
$mux~521^Y~0.in[0] (.names)                                                                   0.100     8.614
$mux~521^Y~0.out[0] (.names)                                                                  0.235     8.849
$mux~522^Y~0.in[0] (.names)                                                                   0.100     8.949
$mux~522^Y~0.out[0] (.names)                                                                  0.235     9.184
$mux~523^Y~0.in[1] (.names)                                                                   0.100     9.284
$mux~523^Y~0.out[0] (.names)                                                                  0.235     9.519
$or~519^Y~0.in[0] (.names)                                                                    0.332     9.851
$or~519^Y~0.out[0] (.names)                                                                   0.235    10.086
$mux~520^Y~0.in[1] (.names)                                                                   0.100    10.186
$mux~520^Y~0.out[0] (.names)                                                                  0.235    10.421
$logic_or~421^Y~0.in[0] (.names)                                                              0.100    10.521
$logic_or~421^Y~0.out[0] (.names)                                                             0.235    10.756
$logic_or~419^Y~0.in[0] (.names)                                                              0.612    11.368
$logic_or~419^Y~0.out[0] (.names)                                                             0.235    11.603
$logic_or~420^Y~0.in[1] (.names)                                                              0.100    11.703
$logic_or~420^Y~0.out[0] (.names)                                                             0.235    11.938
$mem_v2~700^ROM~6^npbMUX~25^BLIFf~209.in[2] (.names)                                          0.622    12.561
$mem_v2~700^ROM~6^npbMUX~25^BLIFf~209.out[0] (.names)                                         0.235    12.796
dual_port_ram^MEM~26-18^out1~0.addr1[2] (dual_port_ram)                                       0.610    13.405
data arrival time                                                                                      13.405

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
dual_port_ram^MEM~26-18^out1~0.clk[0] (dual_port_ram)                                         0.042     0.042
clock uncertainty                                                                             0.000     0.042
cell setup time                                                                              -0.509    -0.467
data required time                                                                                     -0.467
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -0.467
data arrival time                                                                                     -13.405
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -13.872


#Path 77
Startpoint: $auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch clocked by clk)
Endpoint  : dual_port_ram^MEM~26-13^out1~0.addr1[2] (dual_port_ram clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$simplemap.cc:240:simplemap_eqne$7042[1].clk[0] (.latch)                                 0.042     0.042
$auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch) [clock-to-output]                 0.124     0.166
$auto$rtlil.cc:2598:NotGate$12924.in[0] (.names)                                              0.120     0.286
$auto$rtlil.cc:2598:NotGate$12924.out[0] (.names)                                             0.235     0.521
$auto$simplemap.cc:246:simplemap_eqne$7056.in[1] (.names)                                     0.100     0.621
$auto$simplemap.cc:246:simplemap_eqne$7056.out[0] (.names)                                    0.235     0.856
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].in[0] (.names)                              0.100     0.956
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].out[0] (.names)                             0.235     1.191
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].in[1] (.names)                        0.335     1.526
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].out[0] (.names)                       0.235     1.761
$auto$simplemap.cc:117:simplemap_reduce$11435.in[0] (.names)                                  0.100     1.861
$auto$simplemap.cc:117:simplemap_reduce$11435.out[0] (.names)                                 0.235     2.096
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].in[0] (.names)                            0.100     2.196
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].out[0] (.names)                           0.235     2.431
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].in[1] (.names)                              0.100     2.531
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].out[0] (.names)                             0.235     2.766
$not~461^Y~0.in[0] (.names)                                                                   0.100     2.866
$not~461^Y~0.out[0] (.names)                                                                  0.235     3.101
$mux~675^Y~0.in[1] (.names)                                                                   0.100     3.201
$mux~675^Y~0.out[0] (.names)                                                                  0.235     3.436
$add~1^ADD~14-1[0].b[0] (adder)                                                               0.671     4.107
$add~1^ADD~14-1[0].sumout[0] (adder)                                                          0.300     4.407
$add~0^ADD~13-1[0].a[0] (adder)                                                               0.525     4.932
$add~0^ADD~13-1[0].cout[0] (adder)                                                            0.300     5.232
$add~0^ADD~13-2[0].cin[0] (adder)                                                             0.000     5.232
$add~0^ADD~13-2[0].sumout[0] (adder)                                                          0.300     5.532
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].in[0] (.names)                              0.472     6.004
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].out[0] (.names)                             0.235     6.239
$reduce_bool~449^Y~0.in[1] (.names)                                                           0.329     6.568
$reduce_bool~449^Y~0.out[0] (.names)                                                          0.235     6.803
$logic_and~328^Y~0.in[1] (.names)                                                             0.100     6.903
$logic_and~328^Y~0.out[0] (.names)                                                            0.235     7.138
$logic_or~414^Y~0.in[0] (.names)                                                              0.100     7.238
$logic_or~414^Y~0.out[0] (.names)                                                             0.235     7.473
$logic_not~383^Y~0.in[0] (.names)                                                             0.100     7.573
$logic_not~383^Y~0.out[0] (.names)                                                            0.235     7.808
$logic_and~315^Y~0.in[1] (.names)                                                             0.470     8.279
$logic_and~315^Y~0.out[0] (.names)                                                            0.235     8.514
$mux~521^Y~0.in[0] (.names)                                                                   0.100     8.614
$mux~521^Y~0.out[0] (.names)                                                                  0.235     8.849
$mux~522^Y~0.in[0] (.names)                                                                   0.100     8.949
$mux~522^Y~0.out[0] (.names)                                                                  0.235     9.184
$mux~523^Y~0.in[1] (.names)                                                                   0.100     9.284
$mux~523^Y~0.out[0] (.names)                                                                  0.235     9.519
$or~519^Y~0.in[0] (.names)                                                                    0.332     9.851
$or~519^Y~0.out[0] (.names)                                                                   0.235    10.086
$mux~520^Y~0.in[1] (.names)                                                                   0.100    10.186
$mux~520^Y~0.out[0] (.names)                                                                  0.235    10.421
$logic_or~421^Y~0.in[0] (.names)                                                              0.100    10.521
$logic_or~421^Y~0.out[0] (.names)                                                             0.235    10.756
$logic_or~419^Y~0.in[0] (.names)                                                              0.612    11.368
$logic_or~419^Y~0.out[0] (.names)                                                             0.235    11.603
$logic_or~420^Y~0.in[1] (.names)                                                              0.100    11.703
$logic_or~420^Y~0.out[0] (.names)                                                             0.235    11.938
$mem_v2~700^ROM~6^npbMUX~25^BLIFf~209.in[2] (.names)                                          0.622    12.561
$mem_v2~700^ROM~6^npbMUX~25^BLIFf~209.out[0] (.names)                                         0.235    12.796
dual_port_ram^MEM~26-13^out1~0.addr1[2] (dual_port_ram)                                       0.610    13.405
data arrival time                                                                                      13.405

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
dual_port_ram^MEM~26-13^out1~0.clk[0] (dual_port_ram)                                         0.042     0.042
clock uncertainty                                                                             0.000     0.042
cell setup time                                                                              -0.509    -0.467
data required time                                                                                     -0.467
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -0.467
data arrival time                                                                                     -13.405
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -13.872


#Path 78
Startpoint: $auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch clocked by clk)
Endpoint  : dual_port_ram^MEM~26-19^out1~0.addr1[2] (dual_port_ram clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$simplemap.cc:240:simplemap_eqne$7042[1].clk[0] (.latch)                                 0.042     0.042
$auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch) [clock-to-output]                 0.124     0.166
$auto$rtlil.cc:2598:NotGate$12924.in[0] (.names)                                              0.120     0.286
$auto$rtlil.cc:2598:NotGate$12924.out[0] (.names)                                             0.235     0.521
$auto$simplemap.cc:246:simplemap_eqne$7056.in[1] (.names)                                     0.100     0.621
$auto$simplemap.cc:246:simplemap_eqne$7056.out[0] (.names)                                    0.235     0.856
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].in[0] (.names)                              0.100     0.956
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].out[0] (.names)                             0.235     1.191
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].in[1] (.names)                        0.335     1.526
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].out[0] (.names)                       0.235     1.761
$auto$simplemap.cc:117:simplemap_reduce$11435.in[0] (.names)                                  0.100     1.861
$auto$simplemap.cc:117:simplemap_reduce$11435.out[0] (.names)                                 0.235     2.096
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].in[0] (.names)                            0.100     2.196
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].out[0] (.names)                           0.235     2.431
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].in[1] (.names)                              0.100     2.531
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].out[0] (.names)                             0.235     2.766
$not~461^Y~0.in[0] (.names)                                                                   0.100     2.866
$not~461^Y~0.out[0] (.names)                                                                  0.235     3.101
$mux~675^Y~0.in[1] (.names)                                                                   0.100     3.201
$mux~675^Y~0.out[0] (.names)                                                                  0.235     3.436
$add~1^ADD~14-1[0].b[0] (adder)                                                               0.671     4.107
$add~1^ADD~14-1[0].sumout[0] (adder)                                                          0.300     4.407
$add~0^ADD~13-1[0].a[0] (adder)                                                               0.525     4.932
$add~0^ADD~13-1[0].cout[0] (adder)                                                            0.300     5.232
$add~0^ADD~13-2[0].cin[0] (adder)                                                             0.000     5.232
$add~0^ADD~13-2[0].sumout[0] (adder)                                                          0.300     5.532
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].in[0] (.names)                              0.472     6.004
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].out[0] (.names)                             0.235     6.239
$reduce_bool~449^Y~0.in[1] (.names)                                                           0.329     6.568
$reduce_bool~449^Y~0.out[0] (.names)                                                          0.235     6.803
$logic_and~328^Y~0.in[1] (.names)                                                             0.100     6.903
$logic_and~328^Y~0.out[0] (.names)                                                            0.235     7.138
$logic_or~414^Y~0.in[0] (.names)                                                              0.100     7.238
$logic_or~414^Y~0.out[0] (.names)                                                             0.235     7.473
$logic_not~383^Y~0.in[0] (.names)                                                             0.100     7.573
$logic_not~383^Y~0.out[0] (.names)                                                            0.235     7.808
$logic_and~315^Y~0.in[1] (.names)                                                             0.470     8.279
$logic_and~315^Y~0.out[0] (.names)                                                            0.235     8.514
$mux~521^Y~0.in[0] (.names)                                                                   0.100     8.614
$mux~521^Y~0.out[0] (.names)                                                                  0.235     8.849
$mux~522^Y~0.in[0] (.names)                                                                   0.100     8.949
$mux~522^Y~0.out[0] (.names)                                                                  0.235     9.184
$mux~523^Y~0.in[1] (.names)                                                                   0.100     9.284
$mux~523^Y~0.out[0] (.names)                                                                  0.235     9.519
$or~519^Y~0.in[0] (.names)                                                                    0.332     9.851
$or~519^Y~0.out[0] (.names)                                                                   0.235    10.086
$mux~520^Y~0.in[1] (.names)                                                                   0.100    10.186
$mux~520^Y~0.out[0] (.names)                                                                  0.235    10.421
$logic_or~421^Y~0.in[0] (.names)                                                              0.100    10.521
$logic_or~421^Y~0.out[0] (.names)                                                             0.235    10.756
$logic_or~419^Y~0.in[0] (.names)                                                              0.612    11.368
$logic_or~419^Y~0.out[0] (.names)                                                             0.235    11.603
$logic_or~420^Y~0.in[1] (.names)                                                              0.100    11.703
$logic_or~420^Y~0.out[0] (.names)                                                             0.235    11.938
$mem_v2~700^ROM~6^npbMUX~25^BLIFf~209.in[2] (.names)                                          0.622    12.561
$mem_v2~700^ROM~6^npbMUX~25^BLIFf~209.out[0] (.names)                                         0.235    12.796
dual_port_ram^MEM~26-19^out1~0.addr1[2] (dual_port_ram)                                       0.610    13.405
data arrival time                                                                                      13.405

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
dual_port_ram^MEM~26-19^out1~0.clk[0] (dual_port_ram)                                         0.042     0.042
clock uncertainty                                                                             0.000     0.042
cell setup time                                                                              -0.509    -0.467
data required time                                                                                     -0.467
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -0.467
data arrival time                                                                                     -13.405
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -13.872


#Path 79
Startpoint: $auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch clocked by clk)
Endpoint  : dual_port_ram^MEM~26-20^out1~0.addr1[2] (dual_port_ram clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$simplemap.cc:240:simplemap_eqne$7042[1].clk[0] (.latch)                                 0.042     0.042
$auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch) [clock-to-output]                 0.124     0.166
$auto$rtlil.cc:2598:NotGate$12924.in[0] (.names)                                              0.120     0.286
$auto$rtlil.cc:2598:NotGate$12924.out[0] (.names)                                             0.235     0.521
$auto$simplemap.cc:246:simplemap_eqne$7056.in[1] (.names)                                     0.100     0.621
$auto$simplemap.cc:246:simplemap_eqne$7056.out[0] (.names)                                    0.235     0.856
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].in[0] (.names)                              0.100     0.956
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].out[0] (.names)                             0.235     1.191
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].in[1] (.names)                        0.335     1.526
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].out[0] (.names)                       0.235     1.761
$auto$simplemap.cc:117:simplemap_reduce$11435.in[0] (.names)                                  0.100     1.861
$auto$simplemap.cc:117:simplemap_reduce$11435.out[0] (.names)                                 0.235     2.096
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].in[0] (.names)                            0.100     2.196
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].out[0] (.names)                           0.235     2.431
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].in[1] (.names)                              0.100     2.531
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].out[0] (.names)                             0.235     2.766
$not~461^Y~0.in[0] (.names)                                                                   0.100     2.866
$not~461^Y~0.out[0] (.names)                                                                  0.235     3.101
$mux~675^Y~0.in[1] (.names)                                                                   0.100     3.201
$mux~675^Y~0.out[0] (.names)                                                                  0.235     3.436
$add~1^ADD~14-1[0].b[0] (adder)                                                               0.671     4.107
$add~1^ADD~14-1[0].sumout[0] (adder)                                                          0.300     4.407
$add~0^ADD~13-1[0].a[0] (adder)                                                               0.525     4.932
$add~0^ADD~13-1[0].cout[0] (adder)                                                            0.300     5.232
$add~0^ADD~13-2[0].cin[0] (adder)                                                             0.000     5.232
$add~0^ADD~13-2[0].sumout[0] (adder)                                                          0.300     5.532
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].in[0] (.names)                              0.472     6.004
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].out[0] (.names)                             0.235     6.239
$reduce_bool~449^Y~0.in[1] (.names)                                                           0.329     6.568
$reduce_bool~449^Y~0.out[0] (.names)                                                          0.235     6.803
$logic_and~328^Y~0.in[1] (.names)                                                             0.100     6.903
$logic_and~328^Y~0.out[0] (.names)                                                            0.235     7.138
$logic_or~414^Y~0.in[0] (.names)                                                              0.100     7.238
$logic_or~414^Y~0.out[0] (.names)                                                             0.235     7.473
$logic_not~383^Y~0.in[0] (.names)                                                             0.100     7.573
$logic_not~383^Y~0.out[0] (.names)                                                            0.235     7.808
$logic_and~315^Y~0.in[1] (.names)                                                             0.470     8.279
$logic_and~315^Y~0.out[0] (.names)                                                            0.235     8.514
$mux~521^Y~0.in[0] (.names)                                                                   0.100     8.614
$mux~521^Y~0.out[0] (.names)                                                                  0.235     8.849
$mux~522^Y~0.in[0] (.names)                                                                   0.100     8.949
$mux~522^Y~0.out[0] (.names)                                                                  0.235     9.184
$mux~523^Y~0.in[1] (.names)                                                                   0.100     9.284
$mux~523^Y~0.out[0] (.names)                                                                  0.235     9.519
$or~519^Y~0.in[0] (.names)                                                                    0.332     9.851
$or~519^Y~0.out[0] (.names)                                                                   0.235    10.086
$mux~520^Y~0.in[1] (.names)                                                                   0.100    10.186
$mux~520^Y~0.out[0] (.names)                                                                  0.235    10.421
$logic_or~421^Y~0.in[0] (.names)                                                              0.100    10.521
$logic_or~421^Y~0.out[0] (.names)                                                             0.235    10.756
$logic_or~419^Y~0.in[0] (.names)                                                              0.612    11.368
$logic_or~419^Y~0.out[0] (.names)                                                             0.235    11.603
$logic_or~420^Y~0.in[1] (.names)                                                              0.100    11.703
$logic_or~420^Y~0.out[0] (.names)                                                             0.235    11.938
$mem_v2~700^ROM~6^npbMUX~25^BLIFf~209.in[2] (.names)                                          0.622    12.561
$mem_v2~700^ROM~6^npbMUX~25^BLIFf~209.out[0] (.names)                                         0.235    12.796
dual_port_ram^MEM~26-20^out1~0.addr1[2] (dual_port_ram)                                       0.610    13.405
data arrival time                                                                                      13.405

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
dual_port_ram^MEM~26-20^out1~0.clk[0] (dual_port_ram)                                         0.042     0.042
clock uncertainty                                                                             0.000     0.042
cell setup time                                                                              -0.509    -0.467
data required time                                                                                     -0.467
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -0.467
data arrival time                                                                                     -13.405
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -13.872


#Path 80
Startpoint: $auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch clocked by clk)
Endpoint  : dual_port_ram^MEM~26-21^out1~0.addr1[2] (dual_port_ram clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$simplemap.cc:240:simplemap_eqne$7042[1].clk[0] (.latch)                                 0.042     0.042
$auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch) [clock-to-output]                 0.124     0.166
$auto$rtlil.cc:2598:NotGate$12924.in[0] (.names)                                              0.120     0.286
$auto$rtlil.cc:2598:NotGate$12924.out[0] (.names)                                             0.235     0.521
$auto$simplemap.cc:246:simplemap_eqne$7056.in[1] (.names)                                     0.100     0.621
$auto$simplemap.cc:246:simplemap_eqne$7056.out[0] (.names)                                    0.235     0.856
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].in[0] (.names)                              0.100     0.956
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].out[0] (.names)                             0.235     1.191
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].in[1] (.names)                        0.335     1.526
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].out[0] (.names)                       0.235     1.761
$auto$simplemap.cc:117:simplemap_reduce$11435.in[0] (.names)                                  0.100     1.861
$auto$simplemap.cc:117:simplemap_reduce$11435.out[0] (.names)                                 0.235     2.096
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].in[0] (.names)                            0.100     2.196
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].out[0] (.names)                           0.235     2.431
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].in[1] (.names)                              0.100     2.531
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].out[0] (.names)                             0.235     2.766
$not~461^Y~0.in[0] (.names)                                                                   0.100     2.866
$not~461^Y~0.out[0] (.names)                                                                  0.235     3.101
$mux~675^Y~0.in[1] (.names)                                                                   0.100     3.201
$mux~675^Y~0.out[0] (.names)                                                                  0.235     3.436
$add~1^ADD~14-1[0].b[0] (adder)                                                               0.671     4.107
$add~1^ADD~14-1[0].sumout[0] (adder)                                                          0.300     4.407
$add~0^ADD~13-1[0].a[0] (adder)                                                               0.525     4.932
$add~0^ADD~13-1[0].cout[0] (adder)                                                            0.300     5.232
$add~0^ADD~13-2[0].cin[0] (adder)                                                             0.000     5.232
$add~0^ADD~13-2[0].sumout[0] (adder)                                                          0.300     5.532
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].in[0] (.names)                              0.472     6.004
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].out[0] (.names)                             0.235     6.239
$reduce_bool~449^Y~0.in[1] (.names)                                                           0.329     6.568
$reduce_bool~449^Y~0.out[0] (.names)                                                          0.235     6.803
$logic_and~328^Y~0.in[1] (.names)                                                             0.100     6.903
$logic_and~328^Y~0.out[0] (.names)                                                            0.235     7.138
$logic_or~414^Y~0.in[0] (.names)                                                              0.100     7.238
$logic_or~414^Y~0.out[0] (.names)                                                             0.235     7.473
$logic_not~383^Y~0.in[0] (.names)                                                             0.100     7.573
$logic_not~383^Y~0.out[0] (.names)                                                            0.235     7.808
$logic_and~315^Y~0.in[1] (.names)                                                             0.470     8.279
$logic_and~315^Y~0.out[0] (.names)                                                            0.235     8.514
$mux~521^Y~0.in[0] (.names)                                                                   0.100     8.614
$mux~521^Y~0.out[0] (.names)                                                                  0.235     8.849
$mux~522^Y~0.in[0] (.names)                                                                   0.100     8.949
$mux~522^Y~0.out[0] (.names)                                                                  0.235     9.184
$mux~523^Y~0.in[1] (.names)                                                                   0.100     9.284
$mux~523^Y~0.out[0] (.names)                                                                  0.235     9.519
$or~519^Y~0.in[0] (.names)                                                                    0.332     9.851
$or~519^Y~0.out[0] (.names)                                                                   0.235    10.086
$mux~520^Y~0.in[1] (.names)                                                                   0.100    10.186
$mux~520^Y~0.out[0] (.names)                                                                  0.235    10.421
$logic_or~421^Y~0.in[0] (.names)                                                              0.100    10.521
$logic_or~421^Y~0.out[0] (.names)                                                             0.235    10.756
$logic_or~419^Y~0.in[0] (.names)                                                              0.612    11.368
$logic_or~419^Y~0.out[0] (.names)                                                             0.235    11.603
$logic_or~420^Y~0.in[1] (.names)                                                              0.100    11.703
$logic_or~420^Y~0.out[0] (.names)                                                             0.235    11.938
$mem_v2~700^ROM~6^npbMUX~25^BLIFf~209.in[2] (.names)                                          0.622    12.561
$mem_v2~700^ROM~6^npbMUX~25^BLIFf~209.out[0] (.names)                                         0.235    12.796
dual_port_ram^MEM~26-21^out1~0.addr1[2] (dual_port_ram)                                       0.610    13.405
data arrival time                                                                                      13.405

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
dual_port_ram^MEM~26-21^out1~0.clk[0] (dual_port_ram)                                         0.042     0.042
clock uncertainty                                                                             0.000     0.042
cell setup time                                                                              -0.509    -0.467
data required time                                                                                     -0.467
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -0.467
data arrival time                                                                                     -13.405
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -13.872


#Path 81
Startpoint: $auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch clocked by clk)
Endpoint  : dual_port_ram^MEM~26-22^out1~0.addr1[2] (dual_port_ram clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$simplemap.cc:240:simplemap_eqne$7042[1].clk[0] (.latch)                                 0.042     0.042
$auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch) [clock-to-output]                 0.124     0.166
$auto$rtlil.cc:2598:NotGate$12924.in[0] (.names)                                              0.120     0.286
$auto$rtlil.cc:2598:NotGate$12924.out[0] (.names)                                             0.235     0.521
$auto$simplemap.cc:246:simplemap_eqne$7056.in[1] (.names)                                     0.100     0.621
$auto$simplemap.cc:246:simplemap_eqne$7056.out[0] (.names)                                    0.235     0.856
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].in[0] (.names)                              0.100     0.956
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].out[0] (.names)                             0.235     1.191
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].in[1] (.names)                        0.335     1.526
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].out[0] (.names)                       0.235     1.761
$auto$simplemap.cc:117:simplemap_reduce$11435.in[0] (.names)                                  0.100     1.861
$auto$simplemap.cc:117:simplemap_reduce$11435.out[0] (.names)                                 0.235     2.096
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].in[0] (.names)                            0.100     2.196
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].out[0] (.names)                           0.235     2.431
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].in[1] (.names)                              0.100     2.531
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].out[0] (.names)                             0.235     2.766
$not~461^Y~0.in[0] (.names)                                                                   0.100     2.866
$not~461^Y~0.out[0] (.names)                                                                  0.235     3.101
$mux~675^Y~0.in[1] (.names)                                                                   0.100     3.201
$mux~675^Y~0.out[0] (.names)                                                                  0.235     3.436
$add~1^ADD~14-1[0].b[0] (adder)                                                               0.671     4.107
$add~1^ADD~14-1[0].sumout[0] (adder)                                                          0.300     4.407
$add~0^ADD~13-1[0].a[0] (adder)                                                               0.525     4.932
$add~0^ADD~13-1[0].cout[0] (adder)                                                            0.300     5.232
$add~0^ADD~13-2[0].cin[0] (adder)                                                             0.000     5.232
$add~0^ADD~13-2[0].sumout[0] (adder)                                                          0.300     5.532
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].in[0] (.names)                              0.472     6.004
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].out[0] (.names)                             0.235     6.239
$reduce_bool~449^Y~0.in[1] (.names)                                                           0.329     6.568
$reduce_bool~449^Y~0.out[0] (.names)                                                          0.235     6.803
$logic_and~328^Y~0.in[1] (.names)                                                             0.100     6.903
$logic_and~328^Y~0.out[0] (.names)                                                            0.235     7.138
$logic_or~414^Y~0.in[0] (.names)                                                              0.100     7.238
$logic_or~414^Y~0.out[0] (.names)                                                             0.235     7.473
$logic_not~383^Y~0.in[0] (.names)                                                             0.100     7.573
$logic_not~383^Y~0.out[0] (.names)                                                            0.235     7.808
$logic_and~315^Y~0.in[1] (.names)                                                             0.470     8.279
$logic_and~315^Y~0.out[0] (.names)                                                            0.235     8.514
$mux~521^Y~0.in[0] (.names)                                                                   0.100     8.614
$mux~521^Y~0.out[0] (.names)                                                                  0.235     8.849
$mux~522^Y~0.in[0] (.names)                                                                   0.100     8.949
$mux~522^Y~0.out[0] (.names)                                                                  0.235     9.184
$mux~523^Y~0.in[1] (.names)                                                                   0.100     9.284
$mux~523^Y~0.out[0] (.names)                                                                  0.235     9.519
$or~519^Y~0.in[0] (.names)                                                                    0.332     9.851
$or~519^Y~0.out[0] (.names)                                                                   0.235    10.086
$mux~520^Y~0.in[1] (.names)                                                                   0.100    10.186
$mux~520^Y~0.out[0] (.names)                                                                  0.235    10.421
$logic_or~421^Y~0.in[0] (.names)                                                              0.100    10.521
$logic_or~421^Y~0.out[0] (.names)                                                             0.235    10.756
$logic_or~419^Y~0.in[0] (.names)                                                              0.612    11.368
$logic_or~419^Y~0.out[0] (.names)                                                             0.235    11.603
$logic_or~420^Y~0.in[1] (.names)                                                              0.100    11.703
$logic_or~420^Y~0.out[0] (.names)                                                             0.235    11.938
$mem_v2~700^ROM~6^npbMUX~25^BLIFf~209.in[2] (.names)                                          0.622    12.561
$mem_v2~700^ROM~6^npbMUX~25^BLIFf~209.out[0] (.names)                                         0.235    12.796
dual_port_ram^MEM~26-22^out1~0.addr1[2] (dual_port_ram)                                       0.610    13.405
data arrival time                                                                                      13.405

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
dual_port_ram^MEM~26-22^out1~0.clk[0] (dual_port_ram)                                         0.042     0.042
clock uncertainty                                                                             0.000     0.042
cell setup time                                                                              -0.509    -0.467
data required time                                                                                     -0.467
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -0.467
data arrival time                                                                                     -13.405
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -13.872


#Path 82
Startpoint: $auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch clocked by clk)
Endpoint  : dual_port_ram^MEM~26-23^out1~0.addr1[2] (dual_port_ram clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$simplemap.cc:240:simplemap_eqne$7042[1].clk[0] (.latch)                                 0.042     0.042
$auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch) [clock-to-output]                 0.124     0.166
$auto$rtlil.cc:2598:NotGate$12924.in[0] (.names)                                              0.120     0.286
$auto$rtlil.cc:2598:NotGate$12924.out[0] (.names)                                             0.235     0.521
$auto$simplemap.cc:246:simplemap_eqne$7056.in[1] (.names)                                     0.100     0.621
$auto$simplemap.cc:246:simplemap_eqne$7056.out[0] (.names)                                    0.235     0.856
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].in[0] (.names)                              0.100     0.956
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].out[0] (.names)                             0.235     1.191
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].in[1] (.names)                        0.335     1.526
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].out[0] (.names)                       0.235     1.761
$auto$simplemap.cc:117:simplemap_reduce$11435.in[0] (.names)                                  0.100     1.861
$auto$simplemap.cc:117:simplemap_reduce$11435.out[0] (.names)                                 0.235     2.096
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].in[0] (.names)                            0.100     2.196
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].out[0] (.names)                           0.235     2.431
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].in[1] (.names)                              0.100     2.531
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].out[0] (.names)                             0.235     2.766
$not~461^Y~0.in[0] (.names)                                                                   0.100     2.866
$not~461^Y~0.out[0] (.names)                                                                  0.235     3.101
$mux~675^Y~0.in[1] (.names)                                                                   0.100     3.201
$mux~675^Y~0.out[0] (.names)                                                                  0.235     3.436
$add~1^ADD~14-1[0].b[0] (adder)                                                               0.671     4.107
$add~1^ADD~14-1[0].sumout[0] (adder)                                                          0.300     4.407
$add~0^ADD~13-1[0].a[0] (adder)                                                               0.525     4.932
$add~0^ADD~13-1[0].cout[0] (adder)                                                            0.300     5.232
$add~0^ADD~13-2[0].cin[0] (adder)                                                             0.000     5.232
$add~0^ADD~13-2[0].sumout[0] (adder)                                                          0.300     5.532
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].in[0] (.names)                              0.472     6.004
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].out[0] (.names)                             0.235     6.239
$reduce_bool~449^Y~0.in[1] (.names)                                                           0.329     6.568
$reduce_bool~449^Y~0.out[0] (.names)                                                          0.235     6.803
$logic_and~328^Y~0.in[1] (.names)                                                             0.100     6.903
$logic_and~328^Y~0.out[0] (.names)                                                            0.235     7.138
$logic_or~414^Y~0.in[0] (.names)                                                              0.100     7.238
$logic_or~414^Y~0.out[0] (.names)                                                             0.235     7.473
$logic_not~383^Y~0.in[0] (.names)                                                             0.100     7.573
$logic_not~383^Y~0.out[0] (.names)                                                            0.235     7.808
$logic_and~315^Y~0.in[1] (.names)                                                             0.470     8.279
$logic_and~315^Y~0.out[0] (.names)                                                            0.235     8.514
$mux~521^Y~0.in[0] (.names)                                                                   0.100     8.614
$mux~521^Y~0.out[0] (.names)                                                                  0.235     8.849
$mux~522^Y~0.in[0] (.names)                                                                   0.100     8.949
$mux~522^Y~0.out[0] (.names)                                                                  0.235     9.184
$mux~523^Y~0.in[1] (.names)                                                                   0.100     9.284
$mux~523^Y~0.out[0] (.names)                                                                  0.235     9.519
$or~519^Y~0.in[0] (.names)                                                                    0.332     9.851
$or~519^Y~0.out[0] (.names)                                                                   0.235    10.086
$mux~520^Y~0.in[1] (.names)                                                                   0.100    10.186
$mux~520^Y~0.out[0] (.names)                                                                  0.235    10.421
$logic_or~421^Y~0.in[0] (.names)                                                              0.100    10.521
$logic_or~421^Y~0.out[0] (.names)                                                             0.235    10.756
$logic_or~419^Y~0.in[0] (.names)                                                              0.612    11.368
$logic_or~419^Y~0.out[0] (.names)                                                             0.235    11.603
$logic_or~420^Y~0.in[1] (.names)                                                              0.100    11.703
$logic_or~420^Y~0.out[0] (.names)                                                             0.235    11.938
$mem_v2~700^ROM~6^npbMUX~25^BLIFf~209.in[2] (.names)                                          0.622    12.561
$mem_v2~700^ROM~6^npbMUX~25^BLIFf~209.out[0] (.names)                                         0.235    12.796
dual_port_ram^MEM~26-23^out1~0.addr1[2] (dual_port_ram)                                       0.610    13.405
data arrival time                                                                                      13.405

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
dual_port_ram^MEM~26-23^out1~0.clk[0] (dual_port_ram)                                         0.042     0.042
clock uncertainty                                                                             0.000     0.042
cell setup time                                                                              -0.509    -0.467
data required time                                                                                     -0.467
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -0.467
data arrival time                                                                                     -13.405
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -13.872


#Path 83
Startpoint: $auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch clocked by clk)
Endpoint  : dual_port_ram^MEM~26-24^out1~0.addr1[2] (dual_port_ram clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$simplemap.cc:240:simplemap_eqne$7042[1].clk[0] (.latch)                                 0.042     0.042
$auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch) [clock-to-output]                 0.124     0.166
$auto$rtlil.cc:2598:NotGate$12924.in[0] (.names)                                              0.120     0.286
$auto$rtlil.cc:2598:NotGate$12924.out[0] (.names)                                             0.235     0.521
$auto$simplemap.cc:246:simplemap_eqne$7056.in[1] (.names)                                     0.100     0.621
$auto$simplemap.cc:246:simplemap_eqne$7056.out[0] (.names)                                    0.235     0.856
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].in[0] (.names)                              0.100     0.956
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].out[0] (.names)                             0.235     1.191
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].in[1] (.names)                        0.335     1.526
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].out[0] (.names)                       0.235     1.761
$auto$simplemap.cc:117:simplemap_reduce$11435.in[0] (.names)                                  0.100     1.861
$auto$simplemap.cc:117:simplemap_reduce$11435.out[0] (.names)                                 0.235     2.096
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].in[0] (.names)                            0.100     2.196
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].out[0] (.names)                           0.235     2.431
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].in[1] (.names)                              0.100     2.531
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].out[0] (.names)                             0.235     2.766
$not~461^Y~0.in[0] (.names)                                                                   0.100     2.866
$not~461^Y~0.out[0] (.names)                                                                  0.235     3.101
$mux~675^Y~0.in[1] (.names)                                                                   0.100     3.201
$mux~675^Y~0.out[0] (.names)                                                                  0.235     3.436
$add~1^ADD~14-1[0].b[0] (adder)                                                               0.671     4.107
$add~1^ADD~14-1[0].sumout[0] (adder)                                                          0.300     4.407
$add~0^ADD~13-1[0].a[0] (adder)                                                               0.525     4.932
$add~0^ADD~13-1[0].cout[0] (adder)                                                            0.300     5.232
$add~0^ADD~13-2[0].cin[0] (adder)                                                             0.000     5.232
$add~0^ADD~13-2[0].sumout[0] (adder)                                                          0.300     5.532
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].in[0] (.names)                              0.472     6.004
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].out[0] (.names)                             0.235     6.239
$reduce_bool~449^Y~0.in[1] (.names)                                                           0.329     6.568
$reduce_bool~449^Y~0.out[0] (.names)                                                          0.235     6.803
$logic_and~328^Y~0.in[1] (.names)                                                             0.100     6.903
$logic_and~328^Y~0.out[0] (.names)                                                            0.235     7.138
$logic_or~414^Y~0.in[0] (.names)                                                              0.100     7.238
$logic_or~414^Y~0.out[0] (.names)                                                             0.235     7.473
$logic_not~383^Y~0.in[0] (.names)                                                             0.100     7.573
$logic_not~383^Y~0.out[0] (.names)                                                            0.235     7.808
$logic_and~315^Y~0.in[1] (.names)                                                             0.470     8.279
$logic_and~315^Y~0.out[0] (.names)                                                            0.235     8.514
$mux~521^Y~0.in[0] (.names)                                                                   0.100     8.614
$mux~521^Y~0.out[0] (.names)                                                                  0.235     8.849
$mux~522^Y~0.in[0] (.names)                                                                   0.100     8.949
$mux~522^Y~0.out[0] (.names)                                                                  0.235     9.184
$mux~523^Y~0.in[1] (.names)                                                                   0.100     9.284
$mux~523^Y~0.out[0] (.names)                                                                  0.235     9.519
$or~519^Y~0.in[0] (.names)                                                                    0.332     9.851
$or~519^Y~0.out[0] (.names)                                                                   0.235    10.086
$mux~520^Y~0.in[1] (.names)                                                                   0.100    10.186
$mux~520^Y~0.out[0] (.names)                                                                  0.235    10.421
$logic_or~421^Y~0.in[0] (.names)                                                              0.100    10.521
$logic_or~421^Y~0.out[0] (.names)                                                             0.235    10.756
$logic_or~419^Y~0.in[0] (.names)                                                              0.612    11.368
$logic_or~419^Y~0.out[0] (.names)                                                             0.235    11.603
$logic_or~420^Y~0.in[1] (.names)                                                              0.100    11.703
$logic_or~420^Y~0.out[0] (.names)                                                             0.235    11.938
$mem_v2~700^ROM~6^npbMUX~25^BLIFf~209.in[2] (.names)                                          0.622    12.561
$mem_v2~700^ROM~6^npbMUX~25^BLIFf~209.out[0] (.names)                                         0.235    12.796
dual_port_ram^MEM~26-24^out1~0.addr1[2] (dual_port_ram)                                       0.610    13.405
data arrival time                                                                                      13.405

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
dual_port_ram^MEM~26-24^out1~0.clk[0] (dual_port_ram)                                         0.042     0.042
clock uncertainty                                                                             0.000     0.042
cell setup time                                                                              -0.509    -0.467
data required time                                                                                     -0.467
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -0.467
data arrival time                                                                                     -13.405
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -13.872


#Path 84
Startpoint: $auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch clocked by clk)
Endpoint  : dual_port_ram^MEM~26-25^out1~0.addr1[2] (dual_port_ram clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$simplemap.cc:240:simplemap_eqne$7042[1].clk[0] (.latch)                                 0.042     0.042
$auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch) [clock-to-output]                 0.124     0.166
$auto$rtlil.cc:2598:NotGate$12924.in[0] (.names)                                              0.120     0.286
$auto$rtlil.cc:2598:NotGate$12924.out[0] (.names)                                             0.235     0.521
$auto$simplemap.cc:246:simplemap_eqne$7056.in[1] (.names)                                     0.100     0.621
$auto$simplemap.cc:246:simplemap_eqne$7056.out[0] (.names)                                    0.235     0.856
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].in[0] (.names)                              0.100     0.956
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].out[0] (.names)                             0.235     1.191
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].in[1] (.names)                        0.335     1.526
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].out[0] (.names)                       0.235     1.761
$auto$simplemap.cc:117:simplemap_reduce$11435.in[0] (.names)                                  0.100     1.861
$auto$simplemap.cc:117:simplemap_reduce$11435.out[0] (.names)                                 0.235     2.096
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].in[0] (.names)                            0.100     2.196
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].out[0] (.names)                           0.235     2.431
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].in[1] (.names)                              0.100     2.531
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].out[0] (.names)                             0.235     2.766
$not~461^Y~0.in[0] (.names)                                                                   0.100     2.866
$not~461^Y~0.out[0] (.names)                                                                  0.235     3.101
$mux~675^Y~0.in[1] (.names)                                                                   0.100     3.201
$mux~675^Y~0.out[0] (.names)                                                                  0.235     3.436
$add~1^ADD~14-1[0].b[0] (adder)                                                               0.671     4.107
$add~1^ADD~14-1[0].sumout[0] (adder)                                                          0.300     4.407
$add~0^ADD~13-1[0].a[0] (adder)                                                               0.525     4.932
$add~0^ADD~13-1[0].cout[0] (adder)                                                            0.300     5.232
$add~0^ADD~13-2[0].cin[0] (adder)                                                             0.000     5.232
$add~0^ADD~13-2[0].sumout[0] (adder)                                                          0.300     5.532
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].in[0] (.names)                              0.472     6.004
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].out[0] (.names)                             0.235     6.239
$reduce_bool~449^Y~0.in[1] (.names)                                                           0.329     6.568
$reduce_bool~449^Y~0.out[0] (.names)                                                          0.235     6.803
$logic_and~328^Y~0.in[1] (.names)                                                             0.100     6.903
$logic_and~328^Y~0.out[0] (.names)                                                            0.235     7.138
$logic_or~414^Y~0.in[0] (.names)                                                              0.100     7.238
$logic_or~414^Y~0.out[0] (.names)                                                             0.235     7.473
$logic_not~383^Y~0.in[0] (.names)                                                             0.100     7.573
$logic_not~383^Y~0.out[0] (.names)                                                            0.235     7.808
$logic_and~315^Y~0.in[1] (.names)                                                             0.470     8.279
$logic_and~315^Y~0.out[0] (.names)                                                            0.235     8.514
$mux~521^Y~0.in[0] (.names)                                                                   0.100     8.614
$mux~521^Y~0.out[0] (.names)                                                                  0.235     8.849
$mux~522^Y~0.in[0] (.names)                                                                   0.100     8.949
$mux~522^Y~0.out[0] (.names)                                                                  0.235     9.184
$mux~523^Y~0.in[1] (.names)                                                                   0.100     9.284
$mux~523^Y~0.out[0] (.names)                                                                  0.235     9.519
$or~519^Y~0.in[0] (.names)                                                                    0.332     9.851
$or~519^Y~0.out[0] (.names)                                                                   0.235    10.086
$mux~520^Y~0.in[1] (.names)                                                                   0.100    10.186
$mux~520^Y~0.out[0] (.names)                                                                  0.235    10.421
$logic_or~421^Y~0.in[0] (.names)                                                              0.100    10.521
$logic_or~421^Y~0.out[0] (.names)                                                             0.235    10.756
$logic_or~419^Y~0.in[0] (.names)                                                              0.612    11.368
$logic_or~419^Y~0.out[0] (.names)                                                             0.235    11.603
$logic_or~420^Y~0.in[1] (.names)                                                              0.100    11.703
$logic_or~420^Y~0.out[0] (.names)                                                             0.235    11.938
$mem_v2~700^ROM~6^npbMUX~25^BLIFf~209.in[2] (.names)                                          0.622    12.561
$mem_v2~700^ROM~6^npbMUX~25^BLIFf~209.out[0] (.names)                                         0.235    12.796
dual_port_ram^MEM~26-25^out1~0.addr1[2] (dual_port_ram)                                       0.610    13.405
data arrival time                                                                                      13.405

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
dual_port_ram^MEM~26-25^out1~0.clk[0] (dual_port_ram)                                         0.042     0.042
clock uncertainty                                                                             0.000     0.042
cell setup time                                                                              -0.509    -0.467
data required time                                                                                     -0.467
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -0.467
data arrival time                                                                                     -13.405
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -13.872


#Path 85
Startpoint: $auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch clocked by clk)
Endpoint  : dual_port_ram^MEM~26-17^out1~0.addr1[2] (dual_port_ram clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$simplemap.cc:240:simplemap_eqne$7042[1].clk[0] (.latch)                                 0.042     0.042
$auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch) [clock-to-output]                 0.124     0.166
$auto$rtlil.cc:2598:NotGate$12924.in[0] (.names)                                              0.120     0.286
$auto$rtlil.cc:2598:NotGate$12924.out[0] (.names)                                             0.235     0.521
$auto$simplemap.cc:246:simplemap_eqne$7056.in[1] (.names)                                     0.100     0.621
$auto$simplemap.cc:246:simplemap_eqne$7056.out[0] (.names)                                    0.235     0.856
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].in[0] (.names)                              0.100     0.956
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].out[0] (.names)                             0.235     1.191
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].in[1] (.names)                        0.335     1.526
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].out[0] (.names)                       0.235     1.761
$auto$simplemap.cc:117:simplemap_reduce$11435.in[0] (.names)                                  0.100     1.861
$auto$simplemap.cc:117:simplemap_reduce$11435.out[0] (.names)                                 0.235     2.096
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].in[0] (.names)                            0.100     2.196
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].out[0] (.names)                           0.235     2.431
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].in[1] (.names)                              0.100     2.531
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].out[0] (.names)                             0.235     2.766
$not~461^Y~0.in[0] (.names)                                                                   0.100     2.866
$not~461^Y~0.out[0] (.names)                                                                  0.235     3.101
$mux~675^Y~0.in[1] (.names)                                                                   0.100     3.201
$mux~675^Y~0.out[0] (.names)                                                                  0.235     3.436
$add~1^ADD~14-1[0].b[0] (adder)                                                               0.671     4.107
$add~1^ADD~14-1[0].sumout[0] (adder)                                                          0.300     4.407
$add~0^ADD~13-1[0].a[0] (adder)                                                               0.525     4.932
$add~0^ADD~13-1[0].cout[0] (adder)                                                            0.300     5.232
$add~0^ADD~13-2[0].cin[0] (adder)                                                             0.000     5.232
$add~0^ADD~13-2[0].sumout[0] (adder)                                                          0.300     5.532
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].in[0] (.names)                              0.472     6.004
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].out[0] (.names)                             0.235     6.239
$reduce_bool~449^Y~0.in[1] (.names)                                                           0.329     6.568
$reduce_bool~449^Y~0.out[0] (.names)                                                          0.235     6.803
$logic_and~328^Y~0.in[1] (.names)                                                             0.100     6.903
$logic_and~328^Y~0.out[0] (.names)                                                            0.235     7.138
$logic_or~414^Y~0.in[0] (.names)                                                              0.100     7.238
$logic_or~414^Y~0.out[0] (.names)                                                             0.235     7.473
$logic_not~383^Y~0.in[0] (.names)                                                             0.100     7.573
$logic_not~383^Y~0.out[0] (.names)                                                            0.235     7.808
$logic_and~315^Y~0.in[1] (.names)                                                             0.470     8.279
$logic_and~315^Y~0.out[0] (.names)                                                            0.235     8.514
$mux~521^Y~0.in[0] (.names)                                                                   0.100     8.614
$mux~521^Y~0.out[0] (.names)                                                                  0.235     8.849
$mux~522^Y~0.in[0] (.names)                                                                   0.100     8.949
$mux~522^Y~0.out[0] (.names)                                                                  0.235     9.184
$mux~523^Y~0.in[1] (.names)                                                                   0.100     9.284
$mux~523^Y~0.out[0] (.names)                                                                  0.235     9.519
$or~519^Y~0.in[0] (.names)                                                                    0.332     9.851
$or~519^Y~0.out[0] (.names)                                                                   0.235    10.086
$mux~520^Y~0.in[1] (.names)                                                                   0.100    10.186
$mux~520^Y~0.out[0] (.names)                                                                  0.235    10.421
$logic_or~421^Y~0.in[0] (.names)                                                              0.100    10.521
$logic_or~421^Y~0.out[0] (.names)                                                             0.235    10.756
$logic_or~419^Y~0.in[0] (.names)                                                              0.612    11.368
$logic_or~419^Y~0.out[0] (.names)                                                             0.235    11.603
$logic_or~420^Y~0.in[1] (.names)                                                              0.100    11.703
$logic_or~420^Y~0.out[0] (.names)                                                             0.235    11.938
$mem_v2~700^ROM~6^npbMUX~25^BLIFf~209.in[2] (.names)                                          0.622    12.561
$mem_v2~700^ROM~6^npbMUX~25^BLIFf~209.out[0] (.names)                                         0.235    12.796
dual_port_ram^MEM~26-17^out1~0.addr1[2] (dual_port_ram)                                       0.610    13.405
data arrival time                                                                                      13.405

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
dual_port_ram^MEM~26-17^out1~0.clk[0] (dual_port_ram)                                         0.042     0.042
clock uncertainty                                                                             0.000     0.042
cell setup time                                                                              -0.509    -0.467
data required time                                                                                     -0.467
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -0.467
data arrival time                                                                                     -13.405
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -13.872


#Path 86
Startpoint: $auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch clocked by clk)
Endpoint  : dual_port_ram^MEM~26-16^out1~0.addr1[2] (dual_port_ram clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$simplemap.cc:240:simplemap_eqne$7042[1].clk[0] (.latch)                                 0.042     0.042
$auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch) [clock-to-output]                 0.124     0.166
$auto$rtlil.cc:2598:NotGate$12924.in[0] (.names)                                              0.120     0.286
$auto$rtlil.cc:2598:NotGate$12924.out[0] (.names)                                             0.235     0.521
$auto$simplemap.cc:246:simplemap_eqne$7056.in[1] (.names)                                     0.100     0.621
$auto$simplemap.cc:246:simplemap_eqne$7056.out[0] (.names)                                    0.235     0.856
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].in[0] (.names)                              0.100     0.956
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].out[0] (.names)                             0.235     1.191
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].in[1] (.names)                        0.335     1.526
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].out[0] (.names)                       0.235     1.761
$auto$simplemap.cc:117:simplemap_reduce$11435.in[0] (.names)                                  0.100     1.861
$auto$simplemap.cc:117:simplemap_reduce$11435.out[0] (.names)                                 0.235     2.096
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].in[0] (.names)                            0.100     2.196
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].out[0] (.names)                           0.235     2.431
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].in[1] (.names)                              0.100     2.531
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].out[0] (.names)                             0.235     2.766
$not~461^Y~0.in[0] (.names)                                                                   0.100     2.866
$not~461^Y~0.out[0] (.names)                                                                  0.235     3.101
$mux~675^Y~0.in[1] (.names)                                                                   0.100     3.201
$mux~675^Y~0.out[0] (.names)                                                                  0.235     3.436
$add~1^ADD~14-1[0].b[0] (adder)                                                               0.671     4.107
$add~1^ADD~14-1[0].sumout[0] (adder)                                                          0.300     4.407
$add~0^ADD~13-1[0].a[0] (adder)                                                               0.525     4.932
$add~0^ADD~13-1[0].cout[0] (adder)                                                            0.300     5.232
$add~0^ADD~13-2[0].cin[0] (adder)                                                             0.000     5.232
$add~0^ADD~13-2[0].sumout[0] (adder)                                                          0.300     5.532
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].in[0] (.names)                              0.472     6.004
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].out[0] (.names)                             0.235     6.239
$reduce_bool~449^Y~0.in[1] (.names)                                                           0.329     6.568
$reduce_bool~449^Y~0.out[0] (.names)                                                          0.235     6.803
$logic_and~328^Y~0.in[1] (.names)                                                             0.100     6.903
$logic_and~328^Y~0.out[0] (.names)                                                            0.235     7.138
$logic_or~414^Y~0.in[0] (.names)                                                              0.100     7.238
$logic_or~414^Y~0.out[0] (.names)                                                             0.235     7.473
$logic_not~383^Y~0.in[0] (.names)                                                             0.100     7.573
$logic_not~383^Y~0.out[0] (.names)                                                            0.235     7.808
$logic_and~315^Y~0.in[1] (.names)                                                             0.470     8.279
$logic_and~315^Y~0.out[0] (.names)                                                            0.235     8.514
$mux~521^Y~0.in[0] (.names)                                                                   0.100     8.614
$mux~521^Y~0.out[0] (.names)                                                                  0.235     8.849
$mux~522^Y~0.in[0] (.names)                                                                   0.100     8.949
$mux~522^Y~0.out[0] (.names)                                                                  0.235     9.184
$mux~523^Y~0.in[1] (.names)                                                                   0.100     9.284
$mux~523^Y~0.out[0] (.names)                                                                  0.235     9.519
$or~519^Y~0.in[0] (.names)                                                                    0.332     9.851
$or~519^Y~0.out[0] (.names)                                                                   0.235    10.086
$mux~520^Y~0.in[1] (.names)                                                                   0.100    10.186
$mux~520^Y~0.out[0] (.names)                                                                  0.235    10.421
$logic_or~421^Y~0.in[0] (.names)                                                              0.100    10.521
$logic_or~421^Y~0.out[0] (.names)                                                             0.235    10.756
$logic_or~419^Y~0.in[0] (.names)                                                              0.612    11.368
$logic_or~419^Y~0.out[0] (.names)                                                             0.235    11.603
$logic_or~420^Y~0.in[1] (.names)                                                              0.100    11.703
$logic_or~420^Y~0.out[0] (.names)                                                             0.235    11.938
$mem_v2~700^ROM~6^npbMUX~25^BLIFf~209.in[2] (.names)                                          0.622    12.561
$mem_v2~700^ROM~6^npbMUX~25^BLIFf~209.out[0] (.names)                                         0.235    12.796
dual_port_ram^MEM~26-16^out1~0.addr1[2] (dual_port_ram)                                       0.610    13.405
data arrival time                                                                                      13.405

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
dual_port_ram^MEM~26-16^out1~0.clk[0] (dual_port_ram)                                         0.042     0.042
clock uncertainty                                                                             0.000     0.042
cell setup time                                                                              -0.509    -0.467
data required time                                                                                     -0.467
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -0.467
data arrival time                                                                                     -13.405
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -13.872


#Path 87
Startpoint: $auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch clocked by clk)
Endpoint  : dual_port_ram^MEM~26-15^out1~0.addr1[2] (dual_port_ram clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$simplemap.cc:240:simplemap_eqne$7042[1].clk[0] (.latch)                                 0.042     0.042
$auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch) [clock-to-output]                 0.124     0.166
$auto$rtlil.cc:2598:NotGate$12924.in[0] (.names)                                              0.120     0.286
$auto$rtlil.cc:2598:NotGate$12924.out[0] (.names)                                             0.235     0.521
$auto$simplemap.cc:246:simplemap_eqne$7056.in[1] (.names)                                     0.100     0.621
$auto$simplemap.cc:246:simplemap_eqne$7056.out[0] (.names)                                    0.235     0.856
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].in[0] (.names)                              0.100     0.956
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].out[0] (.names)                             0.235     1.191
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].in[1] (.names)                        0.335     1.526
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].out[0] (.names)                       0.235     1.761
$auto$simplemap.cc:117:simplemap_reduce$11435.in[0] (.names)                                  0.100     1.861
$auto$simplemap.cc:117:simplemap_reduce$11435.out[0] (.names)                                 0.235     2.096
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].in[0] (.names)                            0.100     2.196
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].out[0] (.names)                           0.235     2.431
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].in[1] (.names)                              0.100     2.531
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].out[0] (.names)                             0.235     2.766
$not~461^Y~0.in[0] (.names)                                                                   0.100     2.866
$not~461^Y~0.out[0] (.names)                                                                  0.235     3.101
$mux~675^Y~0.in[1] (.names)                                                                   0.100     3.201
$mux~675^Y~0.out[0] (.names)                                                                  0.235     3.436
$add~1^ADD~14-1[0].b[0] (adder)                                                               0.671     4.107
$add~1^ADD~14-1[0].sumout[0] (adder)                                                          0.300     4.407
$add~0^ADD~13-1[0].a[0] (adder)                                                               0.525     4.932
$add~0^ADD~13-1[0].cout[0] (adder)                                                            0.300     5.232
$add~0^ADD~13-2[0].cin[0] (adder)                                                             0.000     5.232
$add~0^ADD~13-2[0].sumout[0] (adder)                                                          0.300     5.532
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].in[0] (.names)                              0.472     6.004
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].out[0] (.names)                             0.235     6.239
$reduce_bool~449^Y~0.in[1] (.names)                                                           0.329     6.568
$reduce_bool~449^Y~0.out[0] (.names)                                                          0.235     6.803
$logic_and~328^Y~0.in[1] (.names)                                                             0.100     6.903
$logic_and~328^Y~0.out[0] (.names)                                                            0.235     7.138
$logic_or~414^Y~0.in[0] (.names)                                                              0.100     7.238
$logic_or~414^Y~0.out[0] (.names)                                                             0.235     7.473
$logic_not~383^Y~0.in[0] (.names)                                                             0.100     7.573
$logic_not~383^Y~0.out[0] (.names)                                                            0.235     7.808
$logic_and~315^Y~0.in[1] (.names)                                                             0.470     8.279
$logic_and~315^Y~0.out[0] (.names)                                                            0.235     8.514
$mux~521^Y~0.in[0] (.names)                                                                   0.100     8.614
$mux~521^Y~0.out[0] (.names)                                                                  0.235     8.849
$mux~522^Y~0.in[0] (.names)                                                                   0.100     8.949
$mux~522^Y~0.out[0] (.names)                                                                  0.235     9.184
$mux~523^Y~0.in[1] (.names)                                                                   0.100     9.284
$mux~523^Y~0.out[0] (.names)                                                                  0.235     9.519
$or~519^Y~0.in[0] (.names)                                                                    0.332     9.851
$or~519^Y~0.out[0] (.names)                                                                   0.235    10.086
$mux~520^Y~0.in[1] (.names)                                                                   0.100    10.186
$mux~520^Y~0.out[0] (.names)                                                                  0.235    10.421
$logic_or~421^Y~0.in[0] (.names)                                                              0.100    10.521
$logic_or~421^Y~0.out[0] (.names)                                                             0.235    10.756
$logic_or~419^Y~0.in[0] (.names)                                                              0.612    11.368
$logic_or~419^Y~0.out[0] (.names)                                                             0.235    11.603
$logic_or~420^Y~0.in[1] (.names)                                                              0.100    11.703
$logic_or~420^Y~0.out[0] (.names)                                                             0.235    11.938
$mem_v2~700^ROM~6^npbMUX~25^BLIFf~209.in[2] (.names)                                          0.622    12.561
$mem_v2~700^ROM~6^npbMUX~25^BLIFf~209.out[0] (.names)                                         0.235    12.796
dual_port_ram^MEM~26-15^out1~0.addr1[2] (dual_port_ram)                                       0.610    13.405
data arrival time                                                                                      13.405

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
dual_port_ram^MEM~26-15^out1~0.clk[0] (dual_port_ram)                                         0.042     0.042
clock uncertainty                                                                             0.000     0.042
cell setup time                                                                              -0.509    -0.467
data required time                                                                                     -0.467
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -0.467
data arrival time                                                                                     -13.405
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -13.872


#Path 88
Startpoint: $auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch clocked by clk)
Endpoint  : dual_port_ram^MEM~26-14^out1~0.addr1[2] (dual_port_ram clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$simplemap.cc:240:simplemap_eqne$7042[1].clk[0] (.latch)                                 0.042     0.042
$auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch) [clock-to-output]                 0.124     0.166
$auto$rtlil.cc:2598:NotGate$12924.in[0] (.names)                                              0.120     0.286
$auto$rtlil.cc:2598:NotGate$12924.out[0] (.names)                                             0.235     0.521
$auto$simplemap.cc:246:simplemap_eqne$7056.in[1] (.names)                                     0.100     0.621
$auto$simplemap.cc:246:simplemap_eqne$7056.out[0] (.names)                                    0.235     0.856
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].in[0] (.names)                              0.100     0.956
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].out[0] (.names)                             0.235     1.191
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].in[1] (.names)                        0.335     1.526
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].out[0] (.names)                       0.235     1.761
$auto$simplemap.cc:117:simplemap_reduce$11435.in[0] (.names)                                  0.100     1.861
$auto$simplemap.cc:117:simplemap_reduce$11435.out[0] (.names)                                 0.235     2.096
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].in[0] (.names)                            0.100     2.196
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].out[0] (.names)                           0.235     2.431
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].in[1] (.names)                              0.100     2.531
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].out[0] (.names)                             0.235     2.766
$not~461^Y~0.in[0] (.names)                                                                   0.100     2.866
$not~461^Y~0.out[0] (.names)                                                                  0.235     3.101
$mux~675^Y~0.in[1] (.names)                                                                   0.100     3.201
$mux~675^Y~0.out[0] (.names)                                                                  0.235     3.436
$add~1^ADD~14-1[0].b[0] (adder)                                                               0.671     4.107
$add~1^ADD~14-1[0].sumout[0] (adder)                                                          0.300     4.407
$add~0^ADD~13-1[0].a[0] (adder)                                                               0.525     4.932
$add~0^ADD~13-1[0].cout[0] (adder)                                                            0.300     5.232
$add~0^ADD~13-2[0].cin[0] (adder)                                                             0.000     5.232
$add~0^ADD~13-2[0].sumout[0] (adder)                                                          0.300     5.532
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].in[0] (.names)                              0.472     6.004
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].out[0] (.names)                             0.235     6.239
$reduce_bool~449^Y~0.in[1] (.names)                                                           0.329     6.568
$reduce_bool~449^Y~0.out[0] (.names)                                                          0.235     6.803
$logic_and~328^Y~0.in[1] (.names)                                                             0.100     6.903
$logic_and~328^Y~0.out[0] (.names)                                                            0.235     7.138
$logic_or~414^Y~0.in[0] (.names)                                                              0.100     7.238
$logic_or~414^Y~0.out[0] (.names)                                                             0.235     7.473
$logic_not~383^Y~0.in[0] (.names)                                                             0.100     7.573
$logic_not~383^Y~0.out[0] (.names)                                                            0.235     7.808
$logic_and~315^Y~0.in[1] (.names)                                                             0.470     8.279
$logic_and~315^Y~0.out[0] (.names)                                                            0.235     8.514
$mux~521^Y~0.in[0] (.names)                                                                   0.100     8.614
$mux~521^Y~0.out[0] (.names)                                                                  0.235     8.849
$mux~522^Y~0.in[0] (.names)                                                                   0.100     8.949
$mux~522^Y~0.out[0] (.names)                                                                  0.235     9.184
$mux~523^Y~0.in[1] (.names)                                                                   0.100     9.284
$mux~523^Y~0.out[0] (.names)                                                                  0.235     9.519
$or~519^Y~0.in[0] (.names)                                                                    0.332     9.851
$or~519^Y~0.out[0] (.names)                                                                   0.235    10.086
$mux~520^Y~0.in[1] (.names)                                                                   0.100    10.186
$mux~520^Y~0.out[0] (.names)                                                                  0.235    10.421
$logic_or~421^Y~0.in[0] (.names)                                                              0.100    10.521
$logic_or~421^Y~0.out[0] (.names)                                                             0.235    10.756
$logic_or~419^Y~0.in[0] (.names)                                                              0.612    11.368
$logic_or~419^Y~0.out[0] (.names)                                                             0.235    11.603
$logic_or~420^Y~0.in[1] (.names)                                                              0.100    11.703
$logic_or~420^Y~0.out[0] (.names)                                                             0.235    11.938
$mem_v2~700^ROM~6^npbMUX~25^BLIFf~209.in[2] (.names)                                          0.622    12.561
$mem_v2~700^ROM~6^npbMUX~25^BLIFf~209.out[0] (.names)                                         0.235    12.796
dual_port_ram^MEM~26-14^out1~0.addr1[2] (dual_port_ram)                                       0.610    13.405
data arrival time                                                                                      13.405

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
dual_port_ram^MEM~26-14^out1~0.clk[0] (dual_port_ram)                                         0.042     0.042
clock uncertainty                                                                             0.000     0.042
cell setup time                                                                              -0.509    -0.467
data required time                                                                                     -0.467
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -0.467
data arrival time                                                                                     -13.405
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -13.872


#Path 89
Startpoint: $auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch clocked by clk)
Endpoint  : dual_port_ram^MEM~26-1^out1~0.addr1[2] (dual_port_ram clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$simplemap.cc:240:simplemap_eqne$7042[1].clk[0] (.latch)                                 0.042     0.042
$auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch) [clock-to-output]                 0.124     0.166
$auto$rtlil.cc:2598:NotGate$12924.in[0] (.names)                                              0.120     0.286
$auto$rtlil.cc:2598:NotGate$12924.out[0] (.names)                                             0.235     0.521
$auto$simplemap.cc:246:simplemap_eqne$7056.in[1] (.names)                                     0.100     0.621
$auto$simplemap.cc:246:simplemap_eqne$7056.out[0] (.names)                                    0.235     0.856
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].in[0] (.names)                              0.100     0.956
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].out[0] (.names)                             0.235     1.191
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].in[1] (.names)                        0.335     1.526
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].out[0] (.names)                       0.235     1.761
$auto$simplemap.cc:117:simplemap_reduce$11435.in[0] (.names)                                  0.100     1.861
$auto$simplemap.cc:117:simplemap_reduce$11435.out[0] (.names)                                 0.235     2.096
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].in[0] (.names)                            0.100     2.196
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].out[0] (.names)                           0.235     2.431
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].in[1] (.names)                              0.100     2.531
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].out[0] (.names)                             0.235     2.766
$not~461^Y~0.in[0] (.names)                                                                   0.100     2.866
$not~461^Y~0.out[0] (.names)                                                                  0.235     3.101
$mux~675^Y~0.in[1] (.names)                                                                   0.100     3.201
$mux~675^Y~0.out[0] (.names)                                                                  0.235     3.436
$add~1^ADD~14-1[0].b[0] (adder)                                                               0.671     4.107
$add~1^ADD~14-1[0].sumout[0] (adder)                                                          0.300     4.407
$add~0^ADD~13-1[0].a[0] (adder)                                                               0.525     4.932
$add~0^ADD~13-1[0].cout[0] (adder)                                                            0.300     5.232
$add~0^ADD~13-2[0].cin[0] (adder)                                                             0.000     5.232
$add~0^ADD~13-2[0].sumout[0] (adder)                                                          0.300     5.532
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].in[0] (.names)                              0.472     6.004
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].out[0] (.names)                             0.235     6.239
$reduce_bool~449^Y~0.in[1] (.names)                                                           0.329     6.568
$reduce_bool~449^Y~0.out[0] (.names)                                                          0.235     6.803
$logic_and~328^Y~0.in[1] (.names)                                                             0.100     6.903
$logic_and~328^Y~0.out[0] (.names)                                                            0.235     7.138
$logic_or~414^Y~0.in[0] (.names)                                                              0.100     7.238
$logic_or~414^Y~0.out[0] (.names)                                                             0.235     7.473
$logic_not~383^Y~0.in[0] (.names)                                                             0.100     7.573
$logic_not~383^Y~0.out[0] (.names)                                                            0.235     7.808
$logic_and~315^Y~0.in[1] (.names)                                                             0.470     8.279
$logic_and~315^Y~0.out[0] (.names)                                                            0.235     8.514
$mux~521^Y~0.in[0] (.names)                                                                   0.100     8.614
$mux~521^Y~0.out[0] (.names)                                                                  0.235     8.849
$mux~522^Y~0.in[0] (.names)                                                                   0.100     8.949
$mux~522^Y~0.out[0] (.names)                                                                  0.235     9.184
$mux~523^Y~0.in[1] (.names)                                                                   0.100     9.284
$mux~523^Y~0.out[0] (.names)                                                                  0.235     9.519
$or~519^Y~0.in[0] (.names)                                                                    0.332     9.851
$or~519^Y~0.out[0] (.names)                                                                   0.235    10.086
$mux~520^Y~0.in[1] (.names)                                                                   0.100    10.186
$mux~520^Y~0.out[0] (.names)                                                                  0.235    10.421
$logic_or~421^Y~0.in[0] (.names)                                                              0.100    10.521
$logic_or~421^Y~0.out[0] (.names)                                                             0.235    10.756
$logic_or~419^Y~0.in[0] (.names)                                                              0.612    11.368
$logic_or~419^Y~0.out[0] (.names)                                                             0.235    11.603
$logic_or~420^Y~0.in[1] (.names)                                                              0.100    11.703
$logic_or~420^Y~0.out[0] (.names)                                                             0.235    11.938
$mem_v2~700^ROM~6^npbMUX~25^BLIFf~209.in[2] (.names)                                          0.622    12.561
$mem_v2~700^ROM~6^npbMUX~25^BLIFf~209.out[0] (.names)                                         0.235    12.796
dual_port_ram^MEM~26-1^out1~0.addr1[2] (dual_port_ram)                                        0.610    13.405
data arrival time                                                                                      13.405

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
dual_port_ram^MEM~26-1^out1~0.clk[0] (dual_port_ram)                                          0.042     0.042
clock uncertainty                                                                             0.000     0.042
cell setup time                                                                              -0.509    -0.467
data required time                                                                                     -0.467
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -0.467
data arrival time                                                                                     -13.405
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -13.872


#Path 90
Startpoint: $auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch clocked by clk)
Endpoint  : dual_port_ram^MEM~26-12^out1~0.addr1[2] (dual_port_ram clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$simplemap.cc:240:simplemap_eqne$7042[1].clk[0] (.latch)                                 0.042     0.042
$auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch) [clock-to-output]                 0.124     0.166
$auto$rtlil.cc:2598:NotGate$12924.in[0] (.names)                                              0.120     0.286
$auto$rtlil.cc:2598:NotGate$12924.out[0] (.names)                                             0.235     0.521
$auto$simplemap.cc:246:simplemap_eqne$7056.in[1] (.names)                                     0.100     0.621
$auto$simplemap.cc:246:simplemap_eqne$7056.out[0] (.names)                                    0.235     0.856
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].in[0] (.names)                              0.100     0.956
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].out[0] (.names)                             0.235     1.191
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].in[1] (.names)                        0.335     1.526
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].out[0] (.names)                       0.235     1.761
$auto$simplemap.cc:117:simplemap_reduce$11435.in[0] (.names)                                  0.100     1.861
$auto$simplemap.cc:117:simplemap_reduce$11435.out[0] (.names)                                 0.235     2.096
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].in[0] (.names)                            0.100     2.196
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].out[0] (.names)                           0.235     2.431
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].in[1] (.names)                              0.100     2.531
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].out[0] (.names)                             0.235     2.766
$not~461^Y~0.in[0] (.names)                                                                   0.100     2.866
$not~461^Y~0.out[0] (.names)                                                                  0.235     3.101
$mux~675^Y~0.in[1] (.names)                                                                   0.100     3.201
$mux~675^Y~0.out[0] (.names)                                                                  0.235     3.436
$add~1^ADD~14-1[0].b[0] (adder)                                                               0.671     4.107
$add~1^ADD~14-1[0].sumout[0] (adder)                                                          0.300     4.407
$add~0^ADD~13-1[0].a[0] (adder)                                                               0.525     4.932
$add~0^ADD~13-1[0].cout[0] (adder)                                                            0.300     5.232
$add~0^ADD~13-2[0].cin[0] (adder)                                                             0.000     5.232
$add~0^ADD~13-2[0].sumout[0] (adder)                                                          0.300     5.532
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].in[0] (.names)                              0.472     6.004
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].out[0] (.names)                             0.235     6.239
$reduce_bool~449^Y~0.in[1] (.names)                                                           0.329     6.568
$reduce_bool~449^Y~0.out[0] (.names)                                                          0.235     6.803
$logic_and~328^Y~0.in[1] (.names)                                                             0.100     6.903
$logic_and~328^Y~0.out[0] (.names)                                                            0.235     7.138
$logic_or~414^Y~0.in[0] (.names)                                                              0.100     7.238
$logic_or~414^Y~0.out[0] (.names)                                                             0.235     7.473
$logic_not~383^Y~0.in[0] (.names)                                                             0.100     7.573
$logic_not~383^Y~0.out[0] (.names)                                                            0.235     7.808
$logic_and~315^Y~0.in[1] (.names)                                                             0.470     8.279
$logic_and~315^Y~0.out[0] (.names)                                                            0.235     8.514
$mux~521^Y~0.in[0] (.names)                                                                   0.100     8.614
$mux~521^Y~0.out[0] (.names)                                                                  0.235     8.849
$mux~522^Y~0.in[0] (.names)                                                                   0.100     8.949
$mux~522^Y~0.out[0] (.names)                                                                  0.235     9.184
$mux~523^Y~0.in[1] (.names)                                                                   0.100     9.284
$mux~523^Y~0.out[0] (.names)                                                                  0.235     9.519
$or~519^Y~0.in[0] (.names)                                                                    0.332     9.851
$or~519^Y~0.out[0] (.names)                                                                   0.235    10.086
$mux~520^Y~0.in[1] (.names)                                                                   0.100    10.186
$mux~520^Y~0.out[0] (.names)                                                                  0.235    10.421
$logic_or~421^Y~0.in[0] (.names)                                                              0.100    10.521
$logic_or~421^Y~0.out[0] (.names)                                                             0.235    10.756
$logic_or~419^Y~0.in[0] (.names)                                                              0.612    11.368
$logic_or~419^Y~0.out[0] (.names)                                                             0.235    11.603
$logic_or~420^Y~0.in[1] (.names)                                                              0.100    11.703
$logic_or~420^Y~0.out[0] (.names)                                                             0.235    11.938
$mem_v2~700^ROM~6^npbMUX~25^BLIFf~209.in[2] (.names)                                          0.622    12.561
$mem_v2~700^ROM~6^npbMUX~25^BLIFf~209.out[0] (.names)                                         0.235    12.796
dual_port_ram^MEM~26-12^out1~0.addr1[2] (dual_port_ram)                                       0.610    13.405
data arrival time                                                                                      13.405

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
dual_port_ram^MEM~26-12^out1~0.clk[0] (dual_port_ram)                                         0.042     0.042
clock uncertainty                                                                             0.000     0.042
cell setup time                                                                              -0.509    -0.467
data required time                                                                                     -0.467
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -0.467
data arrival time                                                                                     -13.405
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -13.872


#Path 91
Startpoint: $auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch clocked by clk)
Endpoint  : dual_port_ram^MEM~26-11^out1~0.addr1[2] (dual_port_ram clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$simplemap.cc:240:simplemap_eqne$7042[1].clk[0] (.latch)                                 0.042     0.042
$auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch) [clock-to-output]                 0.124     0.166
$auto$rtlil.cc:2598:NotGate$12924.in[0] (.names)                                              0.120     0.286
$auto$rtlil.cc:2598:NotGate$12924.out[0] (.names)                                             0.235     0.521
$auto$simplemap.cc:246:simplemap_eqne$7056.in[1] (.names)                                     0.100     0.621
$auto$simplemap.cc:246:simplemap_eqne$7056.out[0] (.names)                                    0.235     0.856
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].in[0] (.names)                              0.100     0.956
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].out[0] (.names)                             0.235     1.191
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].in[1] (.names)                        0.335     1.526
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].out[0] (.names)                       0.235     1.761
$auto$simplemap.cc:117:simplemap_reduce$11435.in[0] (.names)                                  0.100     1.861
$auto$simplemap.cc:117:simplemap_reduce$11435.out[0] (.names)                                 0.235     2.096
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].in[0] (.names)                            0.100     2.196
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].out[0] (.names)                           0.235     2.431
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].in[1] (.names)                              0.100     2.531
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].out[0] (.names)                             0.235     2.766
$not~461^Y~0.in[0] (.names)                                                                   0.100     2.866
$not~461^Y~0.out[0] (.names)                                                                  0.235     3.101
$mux~675^Y~0.in[1] (.names)                                                                   0.100     3.201
$mux~675^Y~0.out[0] (.names)                                                                  0.235     3.436
$add~1^ADD~14-1[0].b[0] (adder)                                                               0.671     4.107
$add~1^ADD~14-1[0].sumout[0] (adder)                                                          0.300     4.407
$add~0^ADD~13-1[0].a[0] (adder)                                                               0.525     4.932
$add~0^ADD~13-1[0].cout[0] (adder)                                                            0.300     5.232
$add~0^ADD~13-2[0].cin[0] (adder)                                                             0.000     5.232
$add~0^ADD~13-2[0].sumout[0] (adder)                                                          0.300     5.532
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].in[0] (.names)                              0.472     6.004
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].out[0] (.names)                             0.235     6.239
$reduce_bool~449^Y~0.in[1] (.names)                                                           0.329     6.568
$reduce_bool~449^Y~0.out[0] (.names)                                                          0.235     6.803
$logic_and~328^Y~0.in[1] (.names)                                                             0.100     6.903
$logic_and~328^Y~0.out[0] (.names)                                                            0.235     7.138
$logic_or~414^Y~0.in[0] (.names)                                                              0.100     7.238
$logic_or~414^Y~0.out[0] (.names)                                                             0.235     7.473
$logic_not~383^Y~0.in[0] (.names)                                                             0.100     7.573
$logic_not~383^Y~0.out[0] (.names)                                                            0.235     7.808
$logic_and~315^Y~0.in[1] (.names)                                                             0.470     8.279
$logic_and~315^Y~0.out[0] (.names)                                                            0.235     8.514
$mux~521^Y~0.in[0] (.names)                                                                   0.100     8.614
$mux~521^Y~0.out[0] (.names)                                                                  0.235     8.849
$mux~522^Y~0.in[0] (.names)                                                                   0.100     8.949
$mux~522^Y~0.out[0] (.names)                                                                  0.235     9.184
$mux~523^Y~0.in[1] (.names)                                                                   0.100     9.284
$mux~523^Y~0.out[0] (.names)                                                                  0.235     9.519
$or~519^Y~0.in[0] (.names)                                                                    0.332     9.851
$or~519^Y~0.out[0] (.names)                                                                   0.235    10.086
$mux~520^Y~0.in[1] (.names)                                                                   0.100    10.186
$mux~520^Y~0.out[0] (.names)                                                                  0.235    10.421
$logic_or~421^Y~0.in[0] (.names)                                                              0.100    10.521
$logic_or~421^Y~0.out[0] (.names)                                                             0.235    10.756
$logic_or~419^Y~0.in[0] (.names)                                                              0.612    11.368
$logic_or~419^Y~0.out[0] (.names)                                                             0.235    11.603
$logic_or~420^Y~0.in[1] (.names)                                                              0.100    11.703
$logic_or~420^Y~0.out[0] (.names)                                                             0.235    11.938
$mem_v2~700^ROM~6^npbMUX~25^BLIFf~209.in[2] (.names)                                          0.622    12.561
$mem_v2~700^ROM~6^npbMUX~25^BLIFf~209.out[0] (.names)                                         0.235    12.796
dual_port_ram^MEM~26-11^out1~0.addr1[2] (dual_port_ram)                                       0.610    13.405
data arrival time                                                                                      13.405

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
dual_port_ram^MEM~26-11^out1~0.clk[0] (dual_port_ram)                                         0.042     0.042
clock uncertainty                                                                             0.000     0.042
cell setup time                                                                              -0.509    -0.467
data required time                                                                                     -0.467
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -0.467
data arrival time                                                                                     -13.405
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -13.872


#Path 92
Startpoint: $auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch clocked by clk)
Endpoint  : dual_port_ram^MEM~26-10^out1~0.addr1[2] (dual_port_ram clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$simplemap.cc:240:simplemap_eqne$7042[1].clk[0] (.latch)                                 0.042     0.042
$auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch) [clock-to-output]                 0.124     0.166
$auto$rtlil.cc:2598:NotGate$12924.in[0] (.names)                                              0.120     0.286
$auto$rtlil.cc:2598:NotGate$12924.out[0] (.names)                                             0.235     0.521
$auto$simplemap.cc:246:simplemap_eqne$7056.in[1] (.names)                                     0.100     0.621
$auto$simplemap.cc:246:simplemap_eqne$7056.out[0] (.names)                                    0.235     0.856
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].in[0] (.names)                              0.100     0.956
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].out[0] (.names)                             0.235     1.191
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].in[1] (.names)                        0.335     1.526
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].out[0] (.names)                       0.235     1.761
$auto$simplemap.cc:117:simplemap_reduce$11435.in[0] (.names)                                  0.100     1.861
$auto$simplemap.cc:117:simplemap_reduce$11435.out[0] (.names)                                 0.235     2.096
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].in[0] (.names)                            0.100     2.196
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].out[0] (.names)                           0.235     2.431
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].in[1] (.names)                              0.100     2.531
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].out[0] (.names)                             0.235     2.766
$not~461^Y~0.in[0] (.names)                                                                   0.100     2.866
$not~461^Y~0.out[0] (.names)                                                                  0.235     3.101
$mux~675^Y~0.in[1] (.names)                                                                   0.100     3.201
$mux~675^Y~0.out[0] (.names)                                                                  0.235     3.436
$add~1^ADD~14-1[0].b[0] (adder)                                                               0.671     4.107
$add~1^ADD~14-1[0].sumout[0] (adder)                                                          0.300     4.407
$add~0^ADD~13-1[0].a[0] (adder)                                                               0.525     4.932
$add~0^ADD~13-1[0].cout[0] (adder)                                                            0.300     5.232
$add~0^ADD~13-2[0].cin[0] (adder)                                                             0.000     5.232
$add~0^ADD~13-2[0].sumout[0] (adder)                                                          0.300     5.532
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].in[0] (.names)                              0.472     6.004
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].out[0] (.names)                             0.235     6.239
$reduce_bool~449^Y~0.in[1] (.names)                                                           0.329     6.568
$reduce_bool~449^Y~0.out[0] (.names)                                                          0.235     6.803
$logic_and~328^Y~0.in[1] (.names)                                                             0.100     6.903
$logic_and~328^Y~0.out[0] (.names)                                                            0.235     7.138
$logic_or~414^Y~0.in[0] (.names)                                                              0.100     7.238
$logic_or~414^Y~0.out[0] (.names)                                                             0.235     7.473
$logic_not~383^Y~0.in[0] (.names)                                                             0.100     7.573
$logic_not~383^Y~0.out[0] (.names)                                                            0.235     7.808
$logic_and~315^Y~0.in[1] (.names)                                                             0.470     8.279
$logic_and~315^Y~0.out[0] (.names)                                                            0.235     8.514
$mux~521^Y~0.in[0] (.names)                                                                   0.100     8.614
$mux~521^Y~0.out[0] (.names)                                                                  0.235     8.849
$mux~522^Y~0.in[0] (.names)                                                                   0.100     8.949
$mux~522^Y~0.out[0] (.names)                                                                  0.235     9.184
$mux~523^Y~0.in[1] (.names)                                                                   0.100     9.284
$mux~523^Y~0.out[0] (.names)                                                                  0.235     9.519
$or~519^Y~0.in[0] (.names)                                                                    0.332     9.851
$or~519^Y~0.out[0] (.names)                                                                   0.235    10.086
$mux~520^Y~0.in[1] (.names)                                                                   0.100    10.186
$mux~520^Y~0.out[0] (.names)                                                                  0.235    10.421
$logic_or~421^Y~0.in[0] (.names)                                                              0.100    10.521
$logic_or~421^Y~0.out[0] (.names)                                                             0.235    10.756
$logic_or~419^Y~0.in[0] (.names)                                                              0.612    11.368
$logic_or~419^Y~0.out[0] (.names)                                                             0.235    11.603
$logic_or~420^Y~0.in[1] (.names)                                                              0.100    11.703
$logic_or~420^Y~0.out[0] (.names)                                                             0.235    11.938
$mem_v2~700^ROM~6^npbMUX~25^BLIFf~209.in[2] (.names)                                          0.622    12.561
$mem_v2~700^ROM~6^npbMUX~25^BLIFf~209.out[0] (.names)                                         0.235    12.796
dual_port_ram^MEM~26-10^out1~0.addr1[2] (dual_port_ram)                                       0.610    13.405
data arrival time                                                                                      13.405

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
dual_port_ram^MEM~26-10^out1~0.clk[0] (dual_port_ram)                                         0.042     0.042
clock uncertainty                                                                             0.000     0.042
cell setup time                                                                              -0.509    -0.467
data required time                                                                                     -0.467
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -0.467
data arrival time                                                                                     -13.405
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -13.872


#Path 93
Startpoint: $auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch clocked by clk)
Endpoint  : dual_port_ram^MEM~26-9^out1~0.addr1[2] (dual_port_ram clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$simplemap.cc:240:simplemap_eqne$7042[1].clk[0] (.latch)                                 0.042     0.042
$auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch) [clock-to-output]                 0.124     0.166
$auto$rtlil.cc:2598:NotGate$12924.in[0] (.names)                                              0.120     0.286
$auto$rtlil.cc:2598:NotGate$12924.out[0] (.names)                                             0.235     0.521
$auto$simplemap.cc:246:simplemap_eqne$7056.in[1] (.names)                                     0.100     0.621
$auto$simplemap.cc:246:simplemap_eqne$7056.out[0] (.names)                                    0.235     0.856
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].in[0] (.names)                              0.100     0.956
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].out[0] (.names)                             0.235     1.191
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].in[1] (.names)                        0.335     1.526
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].out[0] (.names)                       0.235     1.761
$auto$simplemap.cc:117:simplemap_reduce$11435.in[0] (.names)                                  0.100     1.861
$auto$simplemap.cc:117:simplemap_reduce$11435.out[0] (.names)                                 0.235     2.096
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].in[0] (.names)                            0.100     2.196
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].out[0] (.names)                           0.235     2.431
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].in[1] (.names)                              0.100     2.531
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].out[0] (.names)                             0.235     2.766
$not~461^Y~0.in[0] (.names)                                                                   0.100     2.866
$not~461^Y~0.out[0] (.names)                                                                  0.235     3.101
$mux~675^Y~0.in[1] (.names)                                                                   0.100     3.201
$mux~675^Y~0.out[0] (.names)                                                                  0.235     3.436
$add~1^ADD~14-1[0].b[0] (adder)                                                               0.671     4.107
$add~1^ADD~14-1[0].sumout[0] (adder)                                                          0.300     4.407
$add~0^ADD~13-1[0].a[0] (adder)                                                               0.525     4.932
$add~0^ADD~13-1[0].cout[0] (adder)                                                            0.300     5.232
$add~0^ADD~13-2[0].cin[0] (adder)                                                             0.000     5.232
$add~0^ADD~13-2[0].sumout[0] (adder)                                                          0.300     5.532
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].in[0] (.names)                              0.472     6.004
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].out[0] (.names)                             0.235     6.239
$reduce_bool~449^Y~0.in[1] (.names)                                                           0.329     6.568
$reduce_bool~449^Y~0.out[0] (.names)                                                          0.235     6.803
$logic_and~328^Y~0.in[1] (.names)                                                             0.100     6.903
$logic_and~328^Y~0.out[0] (.names)                                                            0.235     7.138
$logic_or~414^Y~0.in[0] (.names)                                                              0.100     7.238
$logic_or~414^Y~0.out[0] (.names)                                                             0.235     7.473
$logic_not~383^Y~0.in[0] (.names)                                                             0.100     7.573
$logic_not~383^Y~0.out[0] (.names)                                                            0.235     7.808
$logic_and~315^Y~0.in[1] (.names)                                                             0.470     8.279
$logic_and~315^Y~0.out[0] (.names)                                                            0.235     8.514
$mux~521^Y~0.in[0] (.names)                                                                   0.100     8.614
$mux~521^Y~0.out[0] (.names)                                                                  0.235     8.849
$mux~522^Y~0.in[0] (.names)                                                                   0.100     8.949
$mux~522^Y~0.out[0] (.names)                                                                  0.235     9.184
$mux~523^Y~0.in[1] (.names)                                                                   0.100     9.284
$mux~523^Y~0.out[0] (.names)                                                                  0.235     9.519
$or~519^Y~0.in[0] (.names)                                                                    0.332     9.851
$or~519^Y~0.out[0] (.names)                                                                   0.235    10.086
$mux~520^Y~0.in[1] (.names)                                                                   0.100    10.186
$mux~520^Y~0.out[0] (.names)                                                                  0.235    10.421
$logic_or~421^Y~0.in[0] (.names)                                                              0.100    10.521
$logic_or~421^Y~0.out[0] (.names)                                                             0.235    10.756
$logic_or~419^Y~0.in[0] (.names)                                                              0.612    11.368
$logic_or~419^Y~0.out[0] (.names)                                                             0.235    11.603
$logic_or~420^Y~0.in[1] (.names)                                                              0.100    11.703
$logic_or~420^Y~0.out[0] (.names)                                                             0.235    11.938
$mem_v2~700^ROM~6^npbMUX~25^BLIFf~209.in[2] (.names)                                          0.622    12.561
$mem_v2~700^ROM~6^npbMUX~25^BLIFf~209.out[0] (.names)                                         0.235    12.796
dual_port_ram^MEM~26-9^out1~0.addr1[2] (dual_port_ram)                                        0.610    13.405
data arrival time                                                                                      13.405

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
dual_port_ram^MEM~26-9^out1~0.clk[0] (dual_port_ram)                                          0.042     0.042
clock uncertainty                                                                             0.000     0.042
cell setup time                                                                              -0.509    -0.467
data required time                                                                                     -0.467
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -0.467
data arrival time                                                                                     -13.405
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -13.872


#Path 94
Startpoint: $auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch clocked by clk)
Endpoint  : dual_port_ram^MEM~26-8^out1~0.addr1[2] (dual_port_ram clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$simplemap.cc:240:simplemap_eqne$7042[1].clk[0] (.latch)                                 0.042     0.042
$auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch) [clock-to-output]                 0.124     0.166
$auto$rtlil.cc:2598:NotGate$12924.in[0] (.names)                                              0.120     0.286
$auto$rtlil.cc:2598:NotGate$12924.out[0] (.names)                                             0.235     0.521
$auto$simplemap.cc:246:simplemap_eqne$7056.in[1] (.names)                                     0.100     0.621
$auto$simplemap.cc:246:simplemap_eqne$7056.out[0] (.names)                                    0.235     0.856
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].in[0] (.names)                              0.100     0.956
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].out[0] (.names)                             0.235     1.191
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].in[1] (.names)                        0.335     1.526
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].out[0] (.names)                       0.235     1.761
$auto$simplemap.cc:117:simplemap_reduce$11435.in[0] (.names)                                  0.100     1.861
$auto$simplemap.cc:117:simplemap_reduce$11435.out[0] (.names)                                 0.235     2.096
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].in[0] (.names)                            0.100     2.196
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].out[0] (.names)                           0.235     2.431
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].in[1] (.names)                              0.100     2.531
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].out[0] (.names)                             0.235     2.766
$not~461^Y~0.in[0] (.names)                                                                   0.100     2.866
$not~461^Y~0.out[0] (.names)                                                                  0.235     3.101
$mux~675^Y~0.in[1] (.names)                                                                   0.100     3.201
$mux~675^Y~0.out[0] (.names)                                                                  0.235     3.436
$add~1^ADD~14-1[0].b[0] (adder)                                                               0.671     4.107
$add~1^ADD~14-1[0].sumout[0] (adder)                                                          0.300     4.407
$add~0^ADD~13-1[0].a[0] (adder)                                                               0.525     4.932
$add~0^ADD~13-1[0].cout[0] (adder)                                                            0.300     5.232
$add~0^ADD~13-2[0].cin[0] (adder)                                                             0.000     5.232
$add~0^ADD~13-2[0].sumout[0] (adder)                                                          0.300     5.532
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].in[0] (.names)                              0.472     6.004
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].out[0] (.names)                             0.235     6.239
$reduce_bool~449^Y~0.in[1] (.names)                                                           0.329     6.568
$reduce_bool~449^Y~0.out[0] (.names)                                                          0.235     6.803
$logic_and~328^Y~0.in[1] (.names)                                                             0.100     6.903
$logic_and~328^Y~0.out[0] (.names)                                                            0.235     7.138
$logic_or~414^Y~0.in[0] (.names)                                                              0.100     7.238
$logic_or~414^Y~0.out[0] (.names)                                                             0.235     7.473
$logic_not~383^Y~0.in[0] (.names)                                                             0.100     7.573
$logic_not~383^Y~0.out[0] (.names)                                                            0.235     7.808
$logic_and~315^Y~0.in[1] (.names)                                                             0.470     8.279
$logic_and~315^Y~0.out[0] (.names)                                                            0.235     8.514
$mux~521^Y~0.in[0] (.names)                                                                   0.100     8.614
$mux~521^Y~0.out[0] (.names)                                                                  0.235     8.849
$mux~522^Y~0.in[0] (.names)                                                                   0.100     8.949
$mux~522^Y~0.out[0] (.names)                                                                  0.235     9.184
$mux~523^Y~0.in[1] (.names)                                                                   0.100     9.284
$mux~523^Y~0.out[0] (.names)                                                                  0.235     9.519
$or~519^Y~0.in[0] (.names)                                                                    0.332     9.851
$or~519^Y~0.out[0] (.names)                                                                   0.235    10.086
$mux~520^Y~0.in[1] (.names)                                                                   0.100    10.186
$mux~520^Y~0.out[0] (.names)                                                                  0.235    10.421
$logic_or~421^Y~0.in[0] (.names)                                                              0.100    10.521
$logic_or~421^Y~0.out[0] (.names)                                                             0.235    10.756
$logic_or~419^Y~0.in[0] (.names)                                                              0.612    11.368
$logic_or~419^Y~0.out[0] (.names)                                                             0.235    11.603
$logic_or~420^Y~0.in[1] (.names)                                                              0.100    11.703
$logic_or~420^Y~0.out[0] (.names)                                                             0.235    11.938
$mem_v2~700^ROM~6^npbMUX~25^BLIFf~209.in[2] (.names)                                          0.622    12.561
$mem_v2~700^ROM~6^npbMUX~25^BLIFf~209.out[0] (.names)                                         0.235    12.796
dual_port_ram^MEM~26-8^out1~0.addr1[2] (dual_port_ram)                                        0.610    13.405
data arrival time                                                                                      13.405

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
dual_port_ram^MEM~26-8^out1~0.clk[0] (dual_port_ram)                                          0.042     0.042
clock uncertainty                                                                             0.000     0.042
cell setup time                                                                              -0.509    -0.467
data required time                                                                                     -0.467
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -0.467
data arrival time                                                                                     -13.405
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -13.872


#Path 95
Startpoint: $auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch clocked by clk)
Endpoint  : dual_port_ram^MEM~26-7^out1~0.addr1[2] (dual_port_ram clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$simplemap.cc:240:simplemap_eqne$7042[1].clk[0] (.latch)                                 0.042     0.042
$auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch) [clock-to-output]                 0.124     0.166
$auto$rtlil.cc:2598:NotGate$12924.in[0] (.names)                                              0.120     0.286
$auto$rtlil.cc:2598:NotGate$12924.out[0] (.names)                                             0.235     0.521
$auto$simplemap.cc:246:simplemap_eqne$7056.in[1] (.names)                                     0.100     0.621
$auto$simplemap.cc:246:simplemap_eqne$7056.out[0] (.names)                                    0.235     0.856
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].in[0] (.names)                              0.100     0.956
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].out[0] (.names)                             0.235     1.191
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].in[1] (.names)                        0.335     1.526
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].out[0] (.names)                       0.235     1.761
$auto$simplemap.cc:117:simplemap_reduce$11435.in[0] (.names)                                  0.100     1.861
$auto$simplemap.cc:117:simplemap_reduce$11435.out[0] (.names)                                 0.235     2.096
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].in[0] (.names)                            0.100     2.196
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].out[0] (.names)                           0.235     2.431
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].in[1] (.names)                              0.100     2.531
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].out[0] (.names)                             0.235     2.766
$not~461^Y~0.in[0] (.names)                                                                   0.100     2.866
$not~461^Y~0.out[0] (.names)                                                                  0.235     3.101
$mux~675^Y~0.in[1] (.names)                                                                   0.100     3.201
$mux~675^Y~0.out[0] (.names)                                                                  0.235     3.436
$add~1^ADD~14-1[0].b[0] (adder)                                                               0.671     4.107
$add~1^ADD~14-1[0].sumout[0] (adder)                                                          0.300     4.407
$add~0^ADD~13-1[0].a[0] (adder)                                                               0.525     4.932
$add~0^ADD~13-1[0].cout[0] (adder)                                                            0.300     5.232
$add~0^ADD~13-2[0].cin[0] (adder)                                                             0.000     5.232
$add~0^ADD~13-2[0].sumout[0] (adder)                                                          0.300     5.532
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].in[0] (.names)                              0.472     6.004
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].out[0] (.names)                             0.235     6.239
$reduce_bool~449^Y~0.in[1] (.names)                                                           0.329     6.568
$reduce_bool~449^Y~0.out[0] (.names)                                                          0.235     6.803
$logic_and~328^Y~0.in[1] (.names)                                                             0.100     6.903
$logic_and~328^Y~0.out[0] (.names)                                                            0.235     7.138
$logic_or~414^Y~0.in[0] (.names)                                                              0.100     7.238
$logic_or~414^Y~0.out[0] (.names)                                                             0.235     7.473
$logic_not~383^Y~0.in[0] (.names)                                                             0.100     7.573
$logic_not~383^Y~0.out[0] (.names)                                                            0.235     7.808
$logic_and~315^Y~0.in[1] (.names)                                                             0.470     8.279
$logic_and~315^Y~0.out[0] (.names)                                                            0.235     8.514
$mux~521^Y~0.in[0] (.names)                                                                   0.100     8.614
$mux~521^Y~0.out[0] (.names)                                                                  0.235     8.849
$mux~522^Y~0.in[0] (.names)                                                                   0.100     8.949
$mux~522^Y~0.out[0] (.names)                                                                  0.235     9.184
$mux~523^Y~0.in[1] (.names)                                                                   0.100     9.284
$mux~523^Y~0.out[0] (.names)                                                                  0.235     9.519
$or~519^Y~0.in[0] (.names)                                                                    0.332     9.851
$or~519^Y~0.out[0] (.names)                                                                   0.235    10.086
$mux~520^Y~0.in[1] (.names)                                                                   0.100    10.186
$mux~520^Y~0.out[0] (.names)                                                                  0.235    10.421
$logic_or~421^Y~0.in[0] (.names)                                                              0.100    10.521
$logic_or~421^Y~0.out[0] (.names)                                                             0.235    10.756
$logic_or~419^Y~0.in[0] (.names)                                                              0.612    11.368
$logic_or~419^Y~0.out[0] (.names)                                                             0.235    11.603
$logic_or~420^Y~0.in[1] (.names)                                                              0.100    11.703
$logic_or~420^Y~0.out[0] (.names)                                                             0.235    11.938
$mem_v2~700^ROM~6^npbMUX~25^BLIFf~209.in[2] (.names)                                          0.622    12.561
$mem_v2~700^ROM~6^npbMUX~25^BLIFf~209.out[0] (.names)                                         0.235    12.796
dual_port_ram^MEM~26-7^out1~0.addr1[2] (dual_port_ram)                                        0.610    13.405
data arrival time                                                                                      13.405

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
dual_port_ram^MEM~26-7^out1~0.clk[0] (dual_port_ram)                                          0.042     0.042
clock uncertainty                                                                             0.000     0.042
cell setup time                                                                              -0.509    -0.467
data required time                                                                                     -0.467
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -0.467
data arrival time                                                                                     -13.405
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -13.872


#Path 96
Startpoint: $auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch clocked by clk)
Endpoint  : dual_port_ram^MEM~26-6^out1~0.addr1[2] (dual_port_ram clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$simplemap.cc:240:simplemap_eqne$7042[1].clk[0] (.latch)                                 0.042     0.042
$auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch) [clock-to-output]                 0.124     0.166
$auto$rtlil.cc:2598:NotGate$12924.in[0] (.names)                                              0.120     0.286
$auto$rtlil.cc:2598:NotGate$12924.out[0] (.names)                                             0.235     0.521
$auto$simplemap.cc:246:simplemap_eqne$7056.in[1] (.names)                                     0.100     0.621
$auto$simplemap.cc:246:simplemap_eqne$7056.out[0] (.names)                                    0.235     0.856
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].in[0] (.names)                              0.100     0.956
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].out[0] (.names)                             0.235     1.191
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].in[1] (.names)                        0.335     1.526
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].out[0] (.names)                       0.235     1.761
$auto$simplemap.cc:117:simplemap_reduce$11435.in[0] (.names)                                  0.100     1.861
$auto$simplemap.cc:117:simplemap_reduce$11435.out[0] (.names)                                 0.235     2.096
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].in[0] (.names)                            0.100     2.196
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].out[0] (.names)                           0.235     2.431
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].in[1] (.names)                              0.100     2.531
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].out[0] (.names)                             0.235     2.766
$not~461^Y~0.in[0] (.names)                                                                   0.100     2.866
$not~461^Y~0.out[0] (.names)                                                                  0.235     3.101
$mux~675^Y~0.in[1] (.names)                                                                   0.100     3.201
$mux~675^Y~0.out[0] (.names)                                                                  0.235     3.436
$add~1^ADD~14-1[0].b[0] (adder)                                                               0.671     4.107
$add~1^ADD~14-1[0].sumout[0] (adder)                                                          0.300     4.407
$add~0^ADD~13-1[0].a[0] (adder)                                                               0.525     4.932
$add~0^ADD~13-1[0].cout[0] (adder)                                                            0.300     5.232
$add~0^ADD~13-2[0].cin[0] (adder)                                                             0.000     5.232
$add~0^ADD~13-2[0].sumout[0] (adder)                                                          0.300     5.532
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].in[0] (.names)                              0.472     6.004
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].out[0] (.names)                             0.235     6.239
$reduce_bool~449^Y~0.in[1] (.names)                                                           0.329     6.568
$reduce_bool~449^Y~0.out[0] (.names)                                                          0.235     6.803
$logic_and~328^Y~0.in[1] (.names)                                                             0.100     6.903
$logic_and~328^Y~0.out[0] (.names)                                                            0.235     7.138
$logic_or~414^Y~0.in[0] (.names)                                                              0.100     7.238
$logic_or~414^Y~0.out[0] (.names)                                                             0.235     7.473
$logic_not~383^Y~0.in[0] (.names)                                                             0.100     7.573
$logic_not~383^Y~0.out[0] (.names)                                                            0.235     7.808
$logic_and~315^Y~0.in[1] (.names)                                                             0.470     8.279
$logic_and~315^Y~0.out[0] (.names)                                                            0.235     8.514
$mux~521^Y~0.in[0] (.names)                                                                   0.100     8.614
$mux~521^Y~0.out[0] (.names)                                                                  0.235     8.849
$mux~522^Y~0.in[0] (.names)                                                                   0.100     8.949
$mux~522^Y~0.out[0] (.names)                                                                  0.235     9.184
$mux~523^Y~0.in[1] (.names)                                                                   0.100     9.284
$mux~523^Y~0.out[0] (.names)                                                                  0.235     9.519
$or~519^Y~0.in[0] (.names)                                                                    0.332     9.851
$or~519^Y~0.out[0] (.names)                                                                   0.235    10.086
$mux~520^Y~0.in[1] (.names)                                                                   0.100    10.186
$mux~520^Y~0.out[0] (.names)                                                                  0.235    10.421
$logic_or~421^Y~0.in[0] (.names)                                                              0.100    10.521
$logic_or~421^Y~0.out[0] (.names)                                                             0.235    10.756
$logic_or~419^Y~0.in[0] (.names)                                                              0.612    11.368
$logic_or~419^Y~0.out[0] (.names)                                                             0.235    11.603
$logic_or~420^Y~0.in[1] (.names)                                                              0.100    11.703
$logic_or~420^Y~0.out[0] (.names)                                                             0.235    11.938
$mem_v2~700^ROM~6^npbMUX~25^BLIFf~209.in[2] (.names)                                          0.622    12.561
$mem_v2~700^ROM~6^npbMUX~25^BLIFf~209.out[0] (.names)                                         0.235    12.796
dual_port_ram^MEM~26-6^out1~0.addr1[2] (dual_port_ram)                                        0.610    13.405
data arrival time                                                                                      13.405

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
dual_port_ram^MEM~26-6^out1~0.clk[0] (dual_port_ram)                                          0.042     0.042
clock uncertainty                                                                             0.000     0.042
cell setup time                                                                              -0.509    -0.467
data required time                                                                                     -0.467
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -0.467
data arrival time                                                                                     -13.405
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -13.872


#Path 97
Startpoint: $auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch clocked by clk)
Endpoint  : dual_port_ram^MEM~26-5^out1~0.addr1[2] (dual_port_ram clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$simplemap.cc:240:simplemap_eqne$7042[1].clk[0] (.latch)                                 0.042     0.042
$auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch) [clock-to-output]                 0.124     0.166
$auto$rtlil.cc:2598:NotGate$12924.in[0] (.names)                                              0.120     0.286
$auto$rtlil.cc:2598:NotGate$12924.out[0] (.names)                                             0.235     0.521
$auto$simplemap.cc:246:simplemap_eqne$7056.in[1] (.names)                                     0.100     0.621
$auto$simplemap.cc:246:simplemap_eqne$7056.out[0] (.names)                                    0.235     0.856
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].in[0] (.names)                              0.100     0.956
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].out[0] (.names)                             0.235     1.191
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].in[1] (.names)                        0.335     1.526
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].out[0] (.names)                       0.235     1.761
$auto$simplemap.cc:117:simplemap_reduce$11435.in[0] (.names)                                  0.100     1.861
$auto$simplemap.cc:117:simplemap_reduce$11435.out[0] (.names)                                 0.235     2.096
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].in[0] (.names)                            0.100     2.196
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].out[0] (.names)                           0.235     2.431
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].in[1] (.names)                              0.100     2.531
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].out[0] (.names)                             0.235     2.766
$not~461^Y~0.in[0] (.names)                                                                   0.100     2.866
$not~461^Y~0.out[0] (.names)                                                                  0.235     3.101
$mux~675^Y~0.in[1] (.names)                                                                   0.100     3.201
$mux~675^Y~0.out[0] (.names)                                                                  0.235     3.436
$add~1^ADD~14-1[0].b[0] (adder)                                                               0.671     4.107
$add~1^ADD~14-1[0].sumout[0] (adder)                                                          0.300     4.407
$add~0^ADD~13-1[0].a[0] (adder)                                                               0.525     4.932
$add~0^ADD~13-1[0].cout[0] (adder)                                                            0.300     5.232
$add~0^ADD~13-2[0].cin[0] (adder)                                                             0.000     5.232
$add~0^ADD~13-2[0].sumout[0] (adder)                                                          0.300     5.532
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].in[0] (.names)                              0.472     6.004
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].out[0] (.names)                             0.235     6.239
$reduce_bool~449^Y~0.in[1] (.names)                                                           0.329     6.568
$reduce_bool~449^Y~0.out[0] (.names)                                                          0.235     6.803
$logic_and~328^Y~0.in[1] (.names)                                                             0.100     6.903
$logic_and~328^Y~0.out[0] (.names)                                                            0.235     7.138
$logic_or~414^Y~0.in[0] (.names)                                                              0.100     7.238
$logic_or~414^Y~0.out[0] (.names)                                                             0.235     7.473
$logic_not~383^Y~0.in[0] (.names)                                                             0.100     7.573
$logic_not~383^Y~0.out[0] (.names)                                                            0.235     7.808
$logic_and~315^Y~0.in[1] (.names)                                                             0.470     8.279
$logic_and~315^Y~0.out[0] (.names)                                                            0.235     8.514
$mux~521^Y~0.in[0] (.names)                                                                   0.100     8.614
$mux~521^Y~0.out[0] (.names)                                                                  0.235     8.849
$mux~522^Y~0.in[0] (.names)                                                                   0.100     8.949
$mux~522^Y~0.out[0] (.names)                                                                  0.235     9.184
$mux~523^Y~0.in[1] (.names)                                                                   0.100     9.284
$mux~523^Y~0.out[0] (.names)                                                                  0.235     9.519
$or~519^Y~0.in[0] (.names)                                                                    0.332     9.851
$or~519^Y~0.out[0] (.names)                                                                   0.235    10.086
$mux~520^Y~0.in[1] (.names)                                                                   0.100    10.186
$mux~520^Y~0.out[0] (.names)                                                                  0.235    10.421
$logic_or~421^Y~0.in[0] (.names)                                                              0.100    10.521
$logic_or~421^Y~0.out[0] (.names)                                                             0.235    10.756
$logic_or~419^Y~0.in[0] (.names)                                                              0.612    11.368
$logic_or~419^Y~0.out[0] (.names)                                                             0.235    11.603
$logic_or~420^Y~0.in[1] (.names)                                                              0.100    11.703
$logic_or~420^Y~0.out[0] (.names)                                                             0.235    11.938
$mem_v2~700^ROM~6^npbMUX~25^BLIFf~209.in[2] (.names)                                          0.622    12.561
$mem_v2~700^ROM~6^npbMUX~25^BLIFf~209.out[0] (.names)                                         0.235    12.796
dual_port_ram^MEM~26-5^out1~0.addr1[2] (dual_port_ram)                                        0.610    13.405
data arrival time                                                                                      13.405

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
dual_port_ram^MEM~26-5^out1~0.clk[0] (dual_port_ram)                                          0.042     0.042
clock uncertainty                                                                             0.000     0.042
cell setup time                                                                              -0.509    -0.467
data required time                                                                                     -0.467
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -0.467
data arrival time                                                                                     -13.405
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -13.872


#Path 98
Startpoint: $auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch clocked by clk)
Endpoint  : dual_port_ram^MEM~26-4^out1~0.addr1[2] (dual_port_ram clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$simplemap.cc:240:simplemap_eqne$7042[1].clk[0] (.latch)                                 0.042     0.042
$auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch) [clock-to-output]                 0.124     0.166
$auto$rtlil.cc:2598:NotGate$12924.in[0] (.names)                                              0.120     0.286
$auto$rtlil.cc:2598:NotGate$12924.out[0] (.names)                                             0.235     0.521
$auto$simplemap.cc:246:simplemap_eqne$7056.in[1] (.names)                                     0.100     0.621
$auto$simplemap.cc:246:simplemap_eqne$7056.out[0] (.names)                                    0.235     0.856
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].in[0] (.names)                              0.100     0.956
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].out[0] (.names)                             0.235     1.191
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].in[1] (.names)                        0.335     1.526
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].out[0] (.names)                       0.235     1.761
$auto$simplemap.cc:117:simplemap_reduce$11435.in[0] (.names)                                  0.100     1.861
$auto$simplemap.cc:117:simplemap_reduce$11435.out[0] (.names)                                 0.235     2.096
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].in[0] (.names)                            0.100     2.196
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].out[0] (.names)                           0.235     2.431
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].in[1] (.names)                              0.100     2.531
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].out[0] (.names)                             0.235     2.766
$not~461^Y~0.in[0] (.names)                                                                   0.100     2.866
$not~461^Y~0.out[0] (.names)                                                                  0.235     3.101
$mux~675^Y~0.in[1] (.names)                                                                   0.100     3.201
$mux~675^Y~0.out[0] (.names)                                                                  0.235     3.436
$add~1^ADD~14-1[0].b[0] (adder)                                                               0.671     4.107
$add~1^ADD~14-1[0].sumout[0] (adder)                                                          0.300     4.407
$add~0^ADD~13-1[0].a[0] (adder)                                                               0.525     4.932
$add~0^ADD~13-1[0].cout[0] (adder)                                                            0.300     5.232
$add~0^ADD~13-2[0].cin[0] (adder)                                                             0.000     5.232
$add~0^ADD~13-2[0].sumout[0] (adder)                                                          0.300     5.532
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].in[0] (.names)                              0.472     6.004
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].out[0] (.names)                             0.235     6.239
$reduce_bool~449^Y~0.in[1] (.names)                                                           0.329     6.568
$reduce_bool~449^Y~0.out[0] (.names)                                                          0.235     6.803
$logic_and~328^Y~0.in[1] (.names)                                                             0.100     6.903
$logic_and~328^Y~0.out[0] (.names)                                                            0.235     7.138
$logic_or~414^Y~0.in[0] (.names)                                                              0.100     7.238
$logic_or~414^Y~0.out[0] (.names)                                                             0.235     7.473
$logic_not~383^Y~0.in[0] (.names)                                                             0.100     7.573
$logic_not~383^Y~0.out[0] (.names)                                                            0.235     7.808
$logic_and~315^Y~0.in[1] (.names)                                                             0.470     8.279
$logic_and~315^Y~0.out[0] (.names)                                                            0.235     8.514
$mux~521^Y~0.in[0] (.names)                                                                   0.100     8.614
$mux~521^Y~0.out[0] (.names)                                                                  0.235     8.849
$mux~522^Y~0.in[0] (.names)                                                                   0.100     8.949
$mux~522^Y~0.out[0] (.names)                                                                  0.235     9.184
$mux~523^Y~0.in[1] (.names)                                                                   0.100     9.284
$mux~523^Y~0.out[0] (.names)                                                                  0.235     9.519
$or~519^Y~0.in[0] (.names)                                                                    0.332     9.851
$or~519^Y~0.out[0] (.names)                                                                   0.235    10.086
$mux~520^Y~0.in[1] (.names)                                                                   0.100    10.186
$mux~520^Y~0.out[0] (.names)                                                                  0.235    10.421
$logic_or~421^Y~0.in[0] (.names)                                                              0.100    10.521
$logic_or~421^Y~0.out[0] (.names)                                                             0.235    10.756
$logic_or~419^Y~0.in[0] (.names)                                                              0.612    11.368
$logic_or~419^Y~0.out[0] (.names)                                                             0.235    11.603
$logic_or~420^Y~0.in[1] (.names)                                                              0.100    11.703
$logic_or~420^Y~0.out[0] (.names)                                                             0.235    11.938
$mem_v2~700^ROM~6^npbMUX~25^BLIFf~209.in[2] (.names)                                          0.622    12.561
$mem_v2~700^ROM~6^npbMUX~25^BLIFf~209.out[0] (.names)                                         0.235    12.796
dual_port_ram^MEM~26-4^out1~0.addr1[2] (dual_port_ram)                                        0.610    13.405
data arrival time                                                                                      13.405

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
dual_port_ram^MEM~26-4^out1~0.clk[0] (dual_port_ram)                                          0.042     0.042
clock uncertainty                                                                             0.000     0.042
cell setup time                                                                              -0.509    -0.467
data required time                                                                                     -0.467
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -0.467
data arrival time                                                                                     -13.405
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -13.872


#Path 99
Startpoint: $auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch clocked by clk)
Endpoint  : dual_port_ram^MEM~26-3^out1~0.addr1[2] (dual_port_ram clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$simplemap.cc:240:simplemap_eqne$7042[1].clk[0] (.latch)                                 0.042     0.042
$auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch) [clock-to-output]                 0.124     0.166
$auto$rtlil.cc:2598:NotGate$12924.in[0] (.names)                                              0.120     0.286
$auto$rtlil.cc:2598:NotGate$12924.out[0] (.names)                                             0.235     0.521
$auto$simplemap.cc:246:simplemap_eqne$7056.in[1] (.names)                                     0.100     0.621
$auto$simplemap.cc:246:simplemap_eqne$7056.out[0] (.names)                                    0.235     0.856
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].in[0] (.names)                              0.100     0.956
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].out[0] (.names)                             0.235     1.191
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].in[1] (.names)                        0.335     1.526
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].out[0] (.names)                       0.235     1.761
$auto$simplemap.cc:117:simplemap_reduce$11435.in[0] (.names)                                  0.100     1.861
$auto$simplemap.cc:117:simplemap_reduce$11435.out[0] (.names)                                 0.235     2.096
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].in[0] (.names)                            0.100     2.196
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].out[0] (.names)                           0.235     2.431
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].in[1] (.names)                              0.100     2.531
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].out[0] (.names)                             0.235     2.766
$not~461^Y~0.in[0] (.names)                                                                   0.100     2.866
$not~461^Y~0.out[0] (.names)                                                                  0.235     3.101
$mux~675^Y~0.in[1] (.names)                                                                   0.100     3.201
$mux~675^Y~0.out[0] (.names)                                                                  0.235     3.436
$add~1^ADD~14-1[0].b[0] (adder)                                                               0.671     4.107
$add~1^ADD~14-1[0].sumout[0] (adder)                                                          0.300     4.407
$add~0^ADD~13-1[0].a[0] (adder)                                                               0.525     4.932
$add~0^ADD~13-1[0].cout[0] (adder)                                                            0.300     5.232
$add~0^ADD~13-2[0].cin[0] (adder)                                                             0.000     5.232
$add~0^ADD~13-2[0].sumout[0] (adder)                                                          0.300     5.532
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].in[0] (.names)                              0.472     6.004
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].out[0] (.names)                             0.235     6.239
$reduce_bool~449^Y~0.in[1] (.names)                                                           0.329     6.568
$reduce_bool~449^Y~0.out[0] (.names)                                                          0.235     6.803
$logic_and~328^Y~0.in[1] (.names)                                                             0.100     6.903
$logic_and~328^Y~0.out[0] (.names)                                                            0.235     7.138
$logic_or~414^Y~0.in[0] (.names)                                                              0.100     7.238
$logic_or~414^Y~0.out[0] (.names)                                                             0.235     7.473
$logic_not~383^Y~0.in[0] (.names)                                                             0.100     7.573
$logic_not~383^Y~0.out[0] (.names)                                                            0.235     7.808
$logic_and~315^Y~0.in[1] (.names)                                                             0.470     8.279
$logic_and~315^Y~0.out[0] (.names)                                                            0.235     8.514
$mux~521^Y~0.in[0] (.names)                                                                   0.100     8.614
$mux~521^Y~0.out[0] (.names)                                                                  0.235     8.849
$mux~522^Y~0.in[0] (.names)                                                                   0.100     8.949
$mux~522^Y~0.out[0] (.names)                                                                  0.235     9.184
$mux~523^Y~0.in[1] (.names)                                                                   0.100     9.284
$mux~523^Y~0.out[0] (.names)                                                                  0.235     9.519
$or~519^Y~0.in[0] (.names)                                                                    0.332     9.851
$or~519^Y~0.out[0] (.names)                                                                   0.235    10.086
$mux~520^Y~0.in[1] (.names)                                                                   0.100    10.186
$mux~520^Y~0.out[0] (.names)                                                                  0.235    10.421
$logic_or~421^Y~0.in[0] (.names)                                                              0.100    10.521
$logic_or~421^Y~0.out[0] (.names)                                                             0.235    10.756
$logic_or~419^Y~0.in[0] (.names)                                                              0.612    11.368
$logic_or~419^Y~0.out[0] (.names)                                                             0.235    11.603
$logic_or~420^Y~0.in[1] (.names)                                                              0.100    11.703
$logic_or~420^Y~0.out[0] (.names)                                                             0.235    11.938
$mem_v2~700^ROM~6^npbMUX~25^BLIFf~209.in[2] (.names)                                          0.622    12.561
$mem_v2~700^ROM~6^npbMUX~25^BLIFf~209.out[0] (.names)                                         0.235    12.796
dual_port_ram^MEM~26-3^out1~0.addr1[2] (dual_port_ram)                                        0.610    13.405
data arrival time                                                                                      13.405

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
dual_port_ram^MEM~26-3^out1~0.clk[0] (dual_port_ram)                                          0.042     0.042
clock uncertainty                                                                             0.000     0.042
cell setup time                                                                              -0.509    -0.467
data required time                                                                                     -0.467
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -0.467
data arrival time                                                                                     -13.405
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -13.872


#Path 100
Startpoint: $auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch clocked by clk)
Endpoint  : dual_port_ram^MEM~26-2^out1~0.addr1[2] (dual_port_ram clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
$auto$simplemap.cc:240:simplemap_eqne$7042[1].clk[0] (.latch)                                 0.042     0.042
$auto$simplemap.cc:240:simplemap_eqne$7042[1].Q[0] (.latch) [clock-to-output]                 0.124     0.166
$auto$rtlil.cc:2598:NotGate$12924.in[0] (.names)                                              0.120     0.286
$auto$rtlil.cc:2598:NotGate$12924.out[0] (.names)                                             0.235     0.521
$auto$simplemap.cc:246:simplemap_eqne$7056.in[1] (.names)                                     0.100     0.621
$auto$simplemap.cc:246:simplemap_eqne$7056.out[0] (.names)                                    0.235     0.856
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].in[0] (.names)                              0.100     0.956
$auto$hard_block.cc:122:cell_hard_block$3594.S[0].out[0] (.names)                             0.235     1.191
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].in[1] (.names)                        0.335     1.526
$auto$hard_block.cc:122:cell_hard_block$3594.B_AND_S[0].out[0] (.names)                       0.235     1.761
$auto$simplemap.cc:117:simplemap_reduce$11435.in[0] (.names)                                  0.100     1.861
$auto$simplemap.cc:117:simplemap_reduce$11435.out[0] (.names)                                 0.235     2.096
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].in[0] (.names)                            0.100     2.196
$auto$hard_block.cc:122:cell_hard_block$3594.Y_B[0].out[0] (.names)                           0.235     2.431
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].in[1] (.names)                              0.100     2.531
$auto$hard_block.cc:122:cell_hard_block$3594.Y[0].out[0] (.names)                             0.235     2.766
$not~461^Y~0.in[0] (.names)                                                                   0.100     2.866
$not~461^Y~0.out[0] (.names)                                                                  0.235     3.101
$mux~675^Y~0.in[1] (.names)                                                                   0.100     3.201
$mux~675^Y~0.out[0] (.names)                                                                  0.235     3.436
$add~1^ADD~14-1[0].b[0] (adder)                                                               0.671     4.107
$add~1^ADD~14-1[0].sumout[0] (adder)                                                          0.300     4.407
$add~0^ADD~13-1[0].a[0] (adder)                                                               0.525     4.932
$add~0^ADD~13-1[0].cout[0] (adder)                                                            0.300     5.232
$add~0^ADD~13-2[0].cin[0] (adder)                                                             0.000     5.232
$add~0^ADD~13-2[0].sumout[0] (adder)                                                          0.300     5.532
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].in[0] (.names)                              0.472     6.004
$auto$hard_block.cc:122:cell_hard_block$3504.A[1].out[0] (.names)                             0.235     6.239
$reduce_bool~449^Y~0.in[1] (.names)                                                           0.329     6.568
$reduce_bool~449^Y~0.out[0] (.names)                                                          0.235     6.803
$logic_and~328^Y~0.in[1] (.names)                                                             0.100     6.903
$logic_and~328^Y~0.out[0] (.names)                                                            0.235     7.138
$logic_or~414^Y~0.in[0] (.names)                                                              0.100     7.238
$logic_or~414^Y~0.out[0] (.names)                                                             0.235     7.473
$logic_not~383^Y~0.in[0] (.names)                                                             0.100     7.573
$logic_not~383^Y~0.out[0] (.names)                                                            0.235     7.808
$logic_and~315^Y~0.in[1] (.names)                                                             0.470     8.279
$logic_and~315^Y~0.out[0] (.names)                                                            0.235     8.514
$mux~521^Y~0.in[0] (.names)                                                                   0.100     8.614
$mux~521^Y~0.out[0] (.names)                                                                  0.235     8.849
$mux~522^Y~0.in[0] (.names)                                                                   0.100     8.949
$mux~522^Y~0.out[0] (.names)                                                                  0.235     9.184
$mux~523^Y~0.in[1] (.names)                                                                   0.100     9.284
$mux~523^Y~0.out[0] (.names)                                                                  0.235     9.519
$or~519^Y~0.in[0] (.names)                                                                    0.332     9.851
$or~519^Y~0.out[0] (.names)                                                                   0.235    10.086
$mux~520^Y~0.in[1] (.names)                                                                   0.100    10.186
$mux~520^Y~0.out[0] (.names)                                                                  0.235    10.421
$logic_or~421^Y~0.in[0] (.names)                                                              0.100    10.521
$logic_or~421^Y~0.out[0] (.names)                                                             0.235    10.756
$logic_or~419^Y~0.in[0] (.names)                                                              0.612    11.368
$logic_or~419^Y~0.out[0] (.names)                                                             0.235    11.603
$logic_or~420^Y~0.in[1] (.names)                                                              0.100    11.703
$logic_or~420^Y~0.out[0] (.names)                                                             0.235    11.938
$mem_v2~700^ROM~6^npbMUX~25^BLIFf~209.in[2] (.names)                                          0.622    12.561
$mem_v2~700^ROM~6^npbMUX~25^BLIFf~209.out[0] (.names)                                         0.235    12.796
dual_port_ram^MEM~26-2^out1~0.addr1[2] (dual_port_ram)                                        0.610    13.405
data arrival time                                                                                      13.405

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
dual_port_ram^MEM~26-2^out1~0.clk[0] (dual_port_ram)                                          0.042     0.042
clock uncertainty                                                                             0.000     0.042
cell setup time                                                                              -0.509    -0.467
data required time                                                                                     -0.467
-------------------------------------------------------------------------------------------------------------
data required time                                                                                     -0.467
data arrival time                                                                                     -13.405
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                      -13.872


#End of timing report
