<HTML>
<HEAD>
<TITLE>Synthesis Report</TITLE>
<link href="file:///C:/lscc/radiant/2025.1/data/theme/css/light/report.css" rel="stylesheet" type="text/css" media="screen"/>
<link href="file:///C:/lscc/radiant/2025.1/data/theme/css/print/report.css" rel="stylesheet" type="text/css" media="print"/>
<style type="text/css">
#toc {
  position: fixed;
  right: 2px;
  top: 2px;
  padding: 2px 5px 2px 5px;
  background-color:rgba(210,210,210,0.1);
  border-style: solid;
  border-color: rgba(192,192,192,0.8);
  border-width:1px;
}
#toc_list {
  display: none;
  }
</style>

<script type="text/javascript">
<!--
function showTocList() {
var a = document.getElementById("toc_list");
a.style.display = "block";
}

function hideTocList() {
var a = document.getElementById("toc_list");
if (a)
    a.style.display = "none";
}

//-->
</script>

</HEAD>

<BODY>

<DIV id="content" onclick="hideTocList()"><PRE>
<A name="Syn"></A><B><U><big>Synthesis Report</big></U></B>
synthesis:  version Radiant Software (64-bit) 2025.1.0.39.0

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2025 Lattice Semiconductor Corporation,  All rights reserved.
Tue Dec  2 03:26:29 2025


Command Line:  C:\lscc\radiant\2025.1\ispfpga\bin\nt64\synthesis.exe -f C:/Users/User/Desktop/proj_fft/fft/proj_fft_fft_lattice.synproj -logfile proj_fft_fft_lattice.srp -gui -msgset C:/Users/User/Desktop/proj_fft/promote.xml 

INFO <35002000> - synthesis: Lattice Synthesis Engine launched.

Synthesis options:
The -a option is iCE40UP.
The -t option is SG48.
The -sp option is High-Performance_1.2V.
The -p option is iCE40UP5K.

###################### Device Information ######################
----------------------------------------------------------------
Lattice Family        | iCE40UP
----------------------------------------------------------------
Device                | iCE40UP5K
----------------------------------------------------------------
Package               | SG48
----------------------------------------------------------------
Performance Grade     | High-Performance_1.2V
----------------------------------------------------------------
################################################################

####################### Device Resources #######################
----------------------------------------------------------------
Logic Cells           | 5280
----------------------------------------------------------------
RAM Blocks            | 30
----------------------------------------------------------------
DSP Blocks            | 8
----------------------------------------------------------------
PLLs                  | 1
----------------------------------------------------------------
I/O Pins              | 56
----------------------------------------------------------------
################################################################

Resolving user-selected strategy settings...

INFO <35001797> - synthesis: Use DCC Insertion disabled by default.

###################### Strategy Settings #######################
----------------------------------------------------------------
Optimization Goal     | Area
----------------------------------------------------------------
Top-level Module Name | vgatop
----------------------------------------------------------------
Target Frequency      | 200.000 MHz
----------------------------------------------------------------
Maximum Fanout        | 1000
----------------------------------------------------------------
Timing Path Count     | 3
----------------------------------------------------------------
RAM Read/Write Check  | False
----------------------------------------------------------------
BRAM Utilization      | 100.0%
----------------------------------------------------------------
DSP Usage             | True
----------------------------------------------------------------
DSP Utilization       | 100.0%
----------------------------------------------------------------
FSM Encoding Style    | Auto
----------------------------------------------------------------
Resolve Mixed Drivers | False
----------------------------------------------------------------
Fix Gated Clocks      | True
----------------------------------------------------------------
Mux Style             | Auto
----------------------------------------------------------------
Use Carry Chain       | True
----------------------------------------------------------------
Carry Chain Length    | Infinite
----------------------------------------------------------------
Loop Limit            | 1950
----------------------------------------------------------------
Use I/O Insertion     | True
----------------------------------------------------------------
Use I/O Registers     | True
----------------------------------------------------------------
Resource Sharing      | True
----------------------------------------------------------------
Propagate Constants   | True
----------------------------------------------------------------
Remove Duplicate Reg  | True
----------------------------------------------------------------
Force GSR             | False
----------------------------------------------------------------
ROM Style             | Auto
----------------------------------------------------------------
RAM Style             | Auto
----------------------------------------------------------------
Remove LOC Properties | False
----------------------------------------------------------------
Partition Flow        | False
----------------------------------------------------------------
Use DCC Insertion     | None
----------------------------------------------------------------
################################################################


The -comp option is FALSE.
The -syn option is FALSE.

Output HDL filename: proj_fft_fft.vm
-sdc option: SDC file input is proj_fft_fft_cpe.ldc.
-path C:/Users/User/Desktop/proj_fft (searchpath added)
-path C:/Users/User/Desktop/proj_fft/fft (searchpath added)
-path C:/Users/User/Desktop/proj_fft/ramdp8b (searchpath added)
-path C:/Users/User/Desktop/proj_fft/ramdualpt (searchpath added)
-path C:/Users/User/Desktop/proj_fft/source/fft (searchpath added)
-path C:/lscc/radiant/2025.1/ispfpga/ice40tp/data (searchpath added)
Mixed language design
Verilog design file: C:/lscc/radiant/2025.1/ip/pmi/pmi_iCE40UP.v
Verilog design file: C:/Users/User/Desktop/proj_fft/ramdualpt/rtl/ramdualpt.v
Verilog design file: C:/Users/User/Desktop/proj_fft/ramdp8b/rtl/ramdp8b.v
Verilog design file: C:/Users/User/Desktop/proj_fft/source/fft/fft.sv
Verilog design file: C:/Users/User/Desktop/proj_fft/source/fft/addgen.sv
Verilog design file: C:/Users/User/Desktop/proj_fft/source/fft/addctrl.sv
Verilog design file: C:/Users/User/Desktop/proj_fft/source/fft/bitrev.sv
Verilog design file: C:/Users/User/Desktop/proj_fft/source/fft/butterfly.sv
Verilog design file: C:/Users/User/Desktop/proj_fft/source/fft/cmplxmult.sv
Verilog design file: C:/Users/User/Desktop/proj_fft/source/fft/twiddleLUT.sv
Verilog design file: C:/Users/User/Desktop/proj_fft/source/fft/multiply.sv
Verilog design file: C:/Users/User/Desktop/proj_fft/source/fft/freqLUT.sv
Verilog design file: C:/Users/User/Desktop/proj_fft/source/fft/fftdec.sv
Verilog design file: C:/Users/User/Desktop/proj_fft/source/fft/fftfull.sv
Verilog design file: C:/Users/User/Desktop/proj_fft/source/fft/fft_ctrl.sv
Verilog design file: C:/Users/User/Desktop/proj_fft/source/fft/mux.sv
Verilog design file: C:/Users/User/Desktop/proj_fft/source/fft/seg_display.sv
Verilog design file: C:/Users/User/Desktop/proj_fft/source/fft/afourLUT.sv
Verilog design file: C:/Users/User/Desktop/proj_fft/source/fft/dfiveshLUT.sv
Verilog design file: C:/Users/User/Desktop/proj_fft/source/fft/vgactrl.sv
Verilog design file: C:/Users/User/Desktop/proj_fft/source/fft/vgatop.sv
Verilog design file: C:/Users/User/Desktop/proj_fft/source/fft/pllclk.sv
Verilog design file: C:/Users/User/Desktop/proj_fft/source/fft/treblerom.sv
Verilog design file: C:/Users/User/Desktop/proj_fft/source/fft/musicscore.sv
Verilog design file: C:/Users/User/Desktop/proj_fft/source/fft/sharp_rom.sv
Verilog design file: C:/Users/User/Desktop/proj_fft/source/fft/note_rom.sv
VHDL library: pmi
VHDL design file: C:/lscc/radiant/2025.1/ip/pmi/pmi_iCE40UP.vhd
WARNING <35935050> - synthesis: input port TRIM9 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port TRIM8 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port TRIM7 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port TRIM6 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port TRIM5 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port TRIM4 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port TRIM3 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port TRIM2 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port TRIM1 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port TRIM0 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port I is not connected on this instance. VDB-5050

Compiling design...

Analyzing Verilog file c:/lscc/radiant/2025.1/ip/pmi/pmi_ice40up.v. VERI-1482
INFO <35901328> - synthesis: c:/lscc/radiant/2025.1/ip/pmi/pmi_ice40up.v(1): analyzing included file c:/lscc/radiant/2025.1/ip/pmi/pmi_addsub.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2025.1/ip/pmi/pmi_addsub.v(40): analyzing included file c:/lscc/radiant/2025.1/ip/pmi/../common/adder_subtractor/rtl/lscc_add_sub.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2025.1/ip/pmi/pmi_ice40up.v(2): analyzing included file c:/lscc/radiant/2025.1/ip/pmi/pmi_add.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2025.1/ip/pmi/pmi_add.v(50): analyzing included file c:/lscc/radiant/2025.1/ip/pmi/../common/adder/rtl/lscc_adder.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2025.1/ip/pmi/pmi_ice40up.v(3): analyzing included file c:/lscc/radiant/2025.1/ip/pmi/pmi_complex_mult.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2025.1/ip/pmi/pmi_complex_mult.v(52): analyzing included file c:/lscc/radiant/2025.1/ip/pmi/../common/complex_mult/rtl/lscc_complex_mult.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2025.1/ip/pmi/pmi_ice40up.v(4): analyzing included file c:/lscc/radiant/2025.1/ip/pmi/pmi_counter.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2025.1/ip/pmi/pmi_counter.v(39): analyzing included file c:/lscc/radiant/2025.1/ip/pmi/../common/counter/rtl/lscc_cntr.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2025.1/ip/pmi/pmi_ice40up.v(5): analyzing included file c:/lscc/radiant/2025.1/ip/pmi/pmi_fifo.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2025.1/ip/pmi/pmi_fifo.v(44): analyzing included file c:/lscc/radiant/2025.1/ip/pmi/../common/fifo/rtl/lscc_fifo.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2025.1/ip/pmi/pmi_ice40up.v(6): analyzing included file c:/lscc/radiant/2025.1/ip/pmi/pmi_fifo_dc.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2025.1/ip/pmi/pmi_fifo_dc.v(47): analyzing included file c:/lscc/radiant/2025.1/ip/pmi/../common/fifo_dc/rtl/lscc_fifo_dc.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2025.1/ip/pmi/pmi_ice40up.v(7): analyzing included file c:/lscc/radiant/2025.1/ip/pmi/pmi_mac.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2025.1/ip/pmi/pmi_mac.v(52): analyzing included file c:/lscc/radiant/2025.1/ip/pmi/../common/mult_accumulate/rtl/lscc_mult_accumulate.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2025.1/ip/pmi/pmi_ice40up.v(8): analyzing included file c:/lscc/radiant/2025.1/ip/pmi/pmi_multaddsubsum.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2025.1/ip/pmi/pmi_multaddsubsum.v(53): analyzing included file c:/lscc/radiant/2025.1/ip/pmi/../common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2025.1/ip/pmi/pmi_ice40up.v(9): analyzing included file c:/lscc/radiant/2025.1/ip/pmi/pmi_multaddsub.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2025.1/ip/pmi/pmi_multaddsub.v(52): analyzing included file c:/lscc/radiant/2025.1/ip/pmi/../common/mult_add_sub/rtl/lscc_mult_add_sub.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2025.1/ip/pmi/pmi_ice40up.v(10): analyzing included file c:/lscc/radiant/2025.1/ip/pmi/pmi_mult.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2025.1/ip/pmi/pmi_mult.v(51): analyzing included file c:/lscc/radiant/2025.1/ip/pmi/../common/multiplier/rtl/lscc_multiplier.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2025.1/ip/pmi/pmi_ice40up.v(11): analyzing included file c:/lscc/radiant/2025.1/ip/pmi/pmi_ram_dp.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2025.1/ip/pmi/pmi_ram_dp.v(48): analyzing included file c:/lscc/radiant/2025.1/ip/pmi/../common/ram_dp/rtl/lscc_ram_dp.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2025.1/ip/pmi/pmi_ram_dp.v(49): analyzing included file c:/lscc/radiant/2025.1/ip/pmi/../LFMXO4/ram_dp/rtl/lscc_lfmxo4_ram_dp.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2025.1/ip/pmi/pmi_ice40up.v(12): analyzing included file c:/lscc/radiant/2025.1/ip/pmi/pmi_ram_dq.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2025.1/ip/pmi/pmi_ram_dq.v(45): analyzing included file c:/lscc/radiant/2025.1/ip/pmi/../common/ram_dq/rtl/lscc_ram_dq.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2025.1/ip/pmi/pmi_ram_dq.v(46): analyzing included file c:/lscc/radiant/2025.1/ip/pmi/../LFMXO4/ram_dq/rtl/lscc_lfmxo4_ram_dq.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2025.1/ip/pmi/pmi_ice40up.v(13): analyzing included file c:/lscc/radiant/2025.1/ip/pmi/pmi_rom.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2025.1/ip/pmi/pmi_rom.v(45): analyzing included file c:/lscc/radiant/2025.1/ip/pmi/../common/rom/rtl/lscc_rom.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2025.1/ip/pmi/pmi_ice40up.v(14): analyzing included file c:/lscc/radiant/2025.1/ip/pmi/pmi_sub.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2025.1/ip/pmi/pmi_sub.v(50): analyzing included file c:/lscc/radiant/2025.1/ip/pmi/../common/subtractor/rtl/lscc_subtractor.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2025.1/ip/pmi/pmi_ice40up.v(15): analyzing included file c:/lscc/radiant/2025.1/ip/pmi/pmi_ram_dp_be.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2025.1/ip/pmi/pmi_ram_dp_be.v(49): analyzing included file c:/lscc/radiant/2025.1/ip/pmi/../common/ram_dp/rtl/lscc_ram_dp.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2025.1/ip/pmi/pmi_ram_dp_be.v(50): analyzing included file c:/lscc/radiant/2025.1/ip/pmi/../LFMXO4/ram_dp/rtl/lscc_lfmxo4_ram_dp.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2025.1/ip/pmi/pmi_ice40up.v(16): analyzing included file c:/lscc/radiant/2025.1/ip/pmi/pmi_ram_dq_be.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2025.1/ip/pmi/pmi_ram_dq_be.v(45): analyzing included file c:/lscc/radiant/2025.1/ip/pmi/../common/ram_dq/rtl/lscc_ram_dq.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2025.1/ip/pmi/pmi_ram_dq_be.v(46): analyzing included file c:/lscc/radiant/2025.1/ip/pmi/../LFMXO4/ram_dq/rtl/lscc_lfmxo4_ram_dq.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2025.1/ip/pmi/pmi_ice40up.v(17): analyzing included file c:/lscc/radiant/2025.1/ip/pmi/pmi_dsp.v. VERI-1328
Analyzing Verilog file c:/users/user/desktop/proj_fft/ramdualpt/rtl/ramdualpt.v. VERI-1482
Analyzing Verilog file c:/users/user/desktop/proj_fft/ramdp8b/rtl/ramdp8b.v. VERI-1482
Analyzing Verilog file c:/users/user/desktop/proj_fft/source/fft/fft.sv. VERI-1482
Analyzing Verilog file c:/users/user/desktop/proj_fft/source/fft/addgen.sv. VERI-1482
Analyzing Verilog file c:/users/user/desktop/proj_fft/source/fft/addctrl.sv. VERI-1482
Analyzing Verilog file c:/users/user/desktop/proj_fft/source/fft/bitrev.sv. VERI-1482
Analyzing Verilog file c:/users/user/desktop/proj_fft/source/fft/butterfly.sv. VERI-1482
Analyzing Verilog file c:/users/user/desktop/proj_fft/source/fft/cmplxmult.sv. VERI-1482
Analyzing Verilog file c:/users/user/desktop/proj_fft/source/fft/twiddlelut.sv. VERI-1482
Analyzing Verilog file c:/users/user/desktop/proj_fft/source/fft/multiply.sv. VERI-1482
Analyzing Verilog file c:/users/user/desktop/proj_fft/source/fft/freqlut.sv. VERI-1482
Analyzing Verilog file c:/users/user/desktop/proj_fft/source/fft/fftdec.sv. VERI-1482
Analyzing Verilog file c:/users/user/desktop/proj_fft/source/fft/fftfull.sv. VERI-1482
Analyzing Verilog file c:/users/user/desktop/proj_fft/source/fft/fft_ctrl.sv. VERI-1482
Analyzing Verilog file c:/users/user/desktop/proj_fft/source/fft/mux.sv. VERI-1482
Analyzing Verilog file c:/users/user/desktop/proj_fft/source/fft/seg_display.sv. VERI-1482
Analyzing Verilog file c:/users/user/desktop/proj_fft/source/fft/afourlut.sv. VERI-1482
Analyzing Verilog file c:/users/user/desktop/proj_fft/source/fft/dfiveshlut.sv. VERI-1482
Analyzing Verilog file c:/users/user/desktop/proj_fft/source/fft/vgactrl.sv. VERI-1482
Analyzing Verilog file c:/users/user/desktop/proj_fft/source/fft/vgatop.sv. VERI-1482
Analyzing Verilog file c:/users/user/desktop/proj_fft/source/fft/pllclk.sv. VERI-1482
WARNING <35901818> - synthesis: c:/users/user/desktop/proj_fft/source/fft/pllclk.sv(5): initial value of parameter CLKHF_DIV is omitted. VERI-1818
WARNING <35901818> - synthesis: c:/users/user/desktop/proj_fft/source/fft/pllclk.sv(8): initial value of parameter DIVR is omitted. VERI-1818
WARNING <35901818> - synthesis: c:/users/user/desktop/proj_fft/source/fft/pllclk.sv(9): initial value of parameter DIVF is omitted. VERI-1818
WARNING <35901818> - synthesis: c:/users/user/desktop/proj_fft/source/fft/pllclk.sv(10): initial value of parameter DIVQ is omitted. VERI-1818
Analyzing Verilog file c:/users/user/desktop/proj_fft/source/fft/treblerom.sv. VERI-1482
Analyzing Verilog file c:/users/user/desktop/proj_fft/source/fft/musicscore.sv. VERI-1482
Analyzing Verilog file c:/users/user/desktop/proj_fft/source/fft/sharp_rom.sv. VERI-1482
Analyzing Verilog file c:/users/user/desktop/proj_fft/source/fft/note_rom.sv. VERI-1482
Analyzing VHDL file c:/lscc/radiant/2025.1/ip/pmi/pmi_ice40up.vhd. VHDL-1481
Analyzing VHDL file c:/lscc/radiant/2025.1/ip/pmi/pmi_ice40up.vhd

INFO <35921014> - synthesis: c:/lscc/radiant/2025.1/ip/pmi/pmi_ice40up.vhd(4): analyzing package components. VHDL-1014
INFO <35921504> - synthesis: The default VHDL library search path is now "C:/Users/User/Desktop/proj_fft/fft". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): vgatop
INFO <35901018> - synthesis: c:/users/user/desktop/proj_fft/source/fft/vgatop.sv(3): compiling module vgatop. VERI-1018
INFO <35901018> - synthesis: c:/users/user/desktop/proj_fft/source/fft/pllclk.sv(3): compiling module pllclk(CLKHF_DIV="0b00",DIVR="0",DIVF="16",DIVQ="5"). VERI-1018
INFO <35901018> - synthesis: C:/lscc/radiant/2025.1/ispfpga/../cae_library/synthesis/verilog/iCE40UP.v(756): compiling module HSOSC. VERI-1018
INFO <35901018> - synthesis: C:/lscc/radiant/2025.1/ispfpga/../cae_library/synthesis/verilog/iCE40UP.v(428): compiling module PLL_B(PLLOUT_SELECT_PORTA="GENCLK",PLLOUT_SELECT_PORTB="GENCLK",DIVF="16",DIVQ="5",FILTER_RANGE="1"). VERI-1018
INFO <35901018> - synthesis: c:/users/user/desktop/proj_fft/source/fft/vgactrl.sv(3): compiling module vgactrl. VERI-1018
WARNING <35901209> - synthesis: c:/users/user/desktop/proj_fft/source/fft/vgactrl.sv(57): expression size 32 truncated to fit in target size 10. VERI-1209
WARNING <35901209> - synthesis: c:/users/user/desktop/proj_fft/source/fft/vgactrl.sv(60): expression size 32 truncated to fit in target size 11. VERI-1209
INFO <35901018> - synthesis: c:/users/user/desktop/proj_fft/source/fft/musicscore.sv(2): compiling module musicscore. VERI-1018
WARNING <35901209> - synthesis: c:/users/user/desktop/proj_fft/source/fft/musicscore.sv(113): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING <35901209> - synthesis: c:/users/user/desktop/proj_fft/source/fft/musicscore.sv(114): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING <35901209> - synthesis: c:/users/user/desktop/proj_fft/source/fft/musicscore.sv(115): expression size 32 truncated to fit in target size 14. VERI-1209
INFO <35901018> - synthesis: c:/users/user/desktop/proj_fft/source/fft/treblerom.sv(3): compiling module treblerom. VERI-1018
WARNING <35931002> - synthesis: c:/users/user/desktop/proj_fft/source/fft/treblerom.sv(12): net clef_bitmap does not have a driver. VDB-1002
WARNING <35901209> - synthesis: c:/users/user/desktop/proj_fft/source/fft/musicscore.sv(148): expression size 32 truncated to fit in target size 11. VERI-1209
WARNING <35901209> - synthesis: c:/users/user/desktop/proj_fft/source/fft/musicscore.sv(149): expression size 32 truncated to fit in target size 10. VERI-1209
WARNING <35901209> - synthesis: c:/users/user/desktop/proj_fft/source/fft/musicscore.sv(152): expression size 32 truncated to fit in target size 10. VERI-1209
INFO <35901018> - synthesis: c:/users/user/desktop/proj_fft/source/fft/note_rom.sv(1): compiling module note_rom. VERI-1018
WARNING <35931002> - synthesis: c:/users/user/desktop/proj_fft/source/fft/note_rom.sv(13): net quarter_down_bitmap does not have a driver. VDB-1002
WARNING <35901330> - synthesis: c:/users/user/desktop/proj_fft/source/fft/musicscore.sv(162): actual bit length 10 differs from formal bit length 14 for port addr. VERI-1330

<A name="lse_parameter"></A><B><U><big>Parameter Setting</big></U></B>

[Parameter Setting Section Start]

	[Parameter Settings for Instance(s): pllclk]
	(Module: pllclk)
		CLKHF_DIV                 "0b00"
		DIVR                      "0"
		DIVF                      "16"
		DIVQ                      "5"

	[Parameter Settings for Instance(s): u_hsosc]
	(Module: HSOSC)
		CLKHF_DIV                 "0b00"

	[Parameter Settings for Instance(s): u_pll]
	(Module: PLL_B)
		FEEDBACK_PATH             "SIMPLE"
		DELAY_ADJUSTMENT_MODE_FEEDBACK "FIXED"
		FDA_FEEDBACK              "0"
		DELAY_ADJUSTMENT_MODE_RELATIVE "FIXED"
		FDA_RELATIVE              "0"
		SHIFTREG_DIV_MODE         "0"
		PLLOUT_SELECT_PORTA       "GENCLK"
		PLLOUT_SELECT_PORTB       "GENCLK"
		DIVR                      "0"
		DIVF                      "16"
		DIVQ                      "5"
		FILTER_RANGE              "1"
		EXTERNAL_DIVIDE_FACTOR    "NONE"
		ENABLE_ICEGATE_PORTA      "0"
		ENABLE_ICEGATE_PORTB      "0"
		TEST_MODE                 "0"
		FREQUENCY_PIN_REFERENCECLK "NONE"

[Parameter Setting Section End]
WARNING <35001771> - synthesis: Initial value found on net gnd_2 will be ignored due to unrecognized driver type
WARNING <35931038> - synthesis: c:/users/user/desktop/proj_fft/source/fft/treblerom.sv(12): ram clef_bitmap_original_ramnet has no write-port on it. VDB-1038
WARNING <35931038> - synthesis: c:/users/user/desktop/proj_fft/source/fft/note_rom.sv(13): ram quarter_down_bitmap_original_ramnet has no write-port on it. VDB-1038
CRITICAL <35002028> - synthesis: I/O port's net has no driver and is unused: found_note
######## Missing driver on net found_note. Patching with GND.
CRITICAL <35001747> - synthesis: Bit(s) of register driving \score/note_rom_inst/addr_d1[13:0] stuck at '0': 13, 12, 11, 10
CRITICAL <35001747> - synthesis: Bit(s) of register driving \score/note_rom_inst/addr_d2[13:0] stuck at '0': 13, 12, 11, 10



Mapped 2 multiplier(s)




<A name="lse_area"></A><B><U><big>Area Report</big></U></B>

################### Begin Area Report (vgatop)######################
Number of register bits => 112 of 5280 (2 % )
CCU2 => 62
FD1P3XZ => 112
HSOSC_CORE => 1
IB => 1
LUT4 => 455
MAC16 => 2
OB => 6
PLL_B => 1
################### End Area Report ##################
Number of odd-length carry chains : 9
Number of even-length carry chains : 4


<A name="lse_clock"></A><B><U><big>Clock Report</big></U></B>

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 2
  Net : pllclk/pll_clk_internal, loads : 0
  Net : pllclk/clk_ref, loads : 1
Clock Enable Nets
Number of Clock Enables: 0
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : score/clef_rom/addr_d2[3], loads : 107
  Net : score/clef_rom/addr_d2[2], loads : 101
  Net : score/clef_rom/addr_d2[1], loads : 94
  Net : score/clef_rom/addr_d2[0], loads : 79
  Net : score/clef_rom/addr_d2[4], loads : 76
  Net : score/n6, loads : 62
  Net : score/clef_rom/addr_d2[5], loads : 56
  Net : vga_rgb_0, loads : 36
  Net : score/staff_pixel, loads : 29
  Net : score/n4_adj_179, loads : 28
################### End Clock Report ##################


<A name="lse_constraint"></A><B><U><big>Constraint Report</big></U></B>

################### Begin Constraint Report ######################
Constraint Summary:
  Total number of constraints: 0
  Total number of constraints dropped: 0
###################  End Constraint Report  ######################

Peak Memory Usage: 138 MB

--------------------------------------------------------------
Total CPU Time: 19 secs 
Total REAL Time: 19 secs 
--------------------------------------------------------------
Checksum -- synthesis -- netlist: 116eb3038e1efacfbbb8c86a95cfc3facd188268



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></DIV>

<DIV id="toc" class="radiant"><span onmousemove="showTocList()">Contents</span>
<UL id="toc_list">
<LI><A href=#Syn>Top</A></LI>
<LI><A href=#lse_parameter>Parameter Setting</A></LI>
<LI><A href=#lse_area>Area Report</A></LI>
<LI><A href=#lse_clock>Clock Report</A></LI>
<LI><A href=#lse_constraint>Constraint Report</A></LI>
</UL>
</DIV>

<button id="back_to_top" class="radiant" onclick="scrollToTop()">&lt;</button>
<script type="text/javascript">
<!--
var scrollStep = 0;
function scrollToTop(){
  var funScroll = function() {
    var top = document.body.scrollTop;
    if (top == 0) {
      scrollStep = 0;
      return;
    }
    if (scrollStep == 0)
      scrollStep = top/20 + 1;
    top -= scrollStep;
    if (top < 0)
      top = 0;
    document.body.scrollTop = top;
    requestAnimationFrame(funScroll);
  };
  funScroll();
}

window.addEventListener('scroll', function(e) {
  var backToTop = document.getElementById('back_to_top')
  if (document.body.scrollTop > 0) {
    backToTop.style.display = 'block';
  } else {	backToTop.style.display = 'none'  }});

//-->
</script>

<style type="text/css">
#back_to_top {
  bottom:20px; right:20px;
  width:30px; height:30px;
  font-size: 20px;
  padding: 2px 5px 2px 5px;
  position:fixed;
  background-color:rgba(210,210,210,0.1);
  border-style: solid;
  border-color: rgba(192,192,192,0.8);
  border-width:1px;
  display:none;
  -webkit-transform: rotate(90deg);
  -webkit-transform-origin:50% 50%;
}
#back_to_top:focus {
  outline-width:0px;
}
</style>

</BODY>

