<?xml version="1.0"?>
<ROOT>
	<FUNCTION_INFORMATION>
		<VHDL_LIBRARY NAME="stratix" />
		<HAS_SIM_LIB VALUE="ON" />
	</FUNCTION_INFORMATION>
	<PARAMETERS>
		<PARAMETER NAME="BYPASS_SERIALIZER" TYPE="STRING" VALUE="true|false" DEFAULT_VALUE_INDEX="1" />
		<PARAMETER NAME="CHANNEL_WIDTH" TYPE="INTEGER" />
		<PARAMETER NAME="INVERT_CLOCK" TYPE="STRING" VALUE="true|false" DEFAULT_VALUE_INDEX="1" />
		<PARAMETER NAME="USE_FALLING_CLOCK_EDGE" TYPE="STRING" VALUE="true|false" DEFAULT_VALUE_INDEX="1" />
		<PARAMETER NAME="LPM_HINT" TYPE="STRING" VALUE="UNUSED" />
		<PARAMETER NAME="LPM_TYPE" TYPE="STRING" VALUE="stratix_lvds_transmitter" />
	</PARAMETERS>
	<PORTS>
		<PORT NAME="clk0" TYPE="INPUT" />
		<PORT NAME="datain" TYPE="INPUT" WIDTH="CHANNEL_WIDTH" />
		<PORT NAME="dataout" TYPE="OUTPUT" />
		<PORT NAME="enable0" TYPE="INPUT" />
		<PORT NAME="devclrn" TYPE="INPUT" DEFAULT_VALUE="1" CONTEXT="SIM_ONLY" />
		<PORT NAME="devpor" TYPE="INPUT" DEFAULT_VALUE="1" CONTEXT="SIM_ONLY" />
	</PORTS>
</ROOT>
