// Seed: 2064570871
module module_0 (
    input wand id_0,
    input wor id_1,
    output supply0 id_2,
    input supply1 id_3,
    input tri1 id_4,
    output uwire id_5,
    input wand id_6,
    input tri1 id_7,
    input wand id_8,
    output wor id_9
);
  logic [-1 'h0 : -1] id_11;
  ;
  assign module_1._id_3 = 0;
  wire id_12;
  assign id_11[-1] = id_11 == -1;
endmodule
module module_1 #(
    parameter id_3 = 32'd14
) (
    input supply1 id_0,
    input tri id_1,
    output tri1 id_2,
    input tri _id_3
);
  logic [id_3 : -1] id_5;
  module_0 modCall_1 (
      id_1,
      id_0,
      id_2,
      id_1,
      id_1,
      id_2,
      id_1,
      id_1,
      id_1,
      id_2
  );
endmodule
