INFO:sim:172 - Generating IP...
ERROR:sim - Depth must be a multiple of 16
Resolving generics for 'rom_c'...
Applying external generics to 'rom_c'...
Delivering associated files for 'rom_c'...
Delivering EJava files for 'rom_c'...
Generating implementation netlist for 'rom_c'...
INFO:sim - Pre-processing HDL files for 'rom_c'...
Running synthesis for 'rom_c'
Running ngcbuild...
Writing VHO instantiation template for 'rom_c'...
Writing VHDL behavioral simulation model for 'rom_c'...
WARNING:sim - Overwriting existing file /media/omar/Documentos/Archivos
   v/Cursos/ElbertV2/VGA_controlador/ipcore_dir/tmp/_cg/rom_c/doc/dist_mem_gen_v
   7_2_vinfo.html with file from view xilinx_documentation
Delivered 2 files into directory /media/omar/Documentos/Archivos
v/Cursos/ElbertV2/VGA_controlador/ipcore_dir/tmp/_cg/rom_c
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'rom_c'...
Generating metadata file...
Generating ISE project file for 'rom_c'...
Generating ISE project...
XCO file found: rom_c.xco
XMDF file found: rom_c_xmdf.tcl
Adding /media/omar/Documentos/Archivos
v/Cursos/ElbertV2/VGA_controlador/ipcore_dir/tmp/_cg/rom_c.asy -view all
-origin_type imported
Adding /media/omar/Documentos/Archivos
v/Cursos/ElbertV2/VGA_controlador/ipcore_dir/tmp/_cg/rom_c.ngc -view all
-origin_type created
WARNING: es_GT:es is not supported as a language.  Using usenglish.
Checking file "/media/omar/Documentos/Archivos
v/Cursos/ElbertV2/VGA_controlador/ipcore_dir/tmp/_cg/rom_c.ngc" for project
device match ...
File "/media/omar/Documentos/Archivos
v/Cursos/ElbertV2/VGA_controlador/ipcore_dir/tmp/_cg/rom_c.ngc" device
information matches project device.
Adding /media/omar/Documentos/Archivos
v/Cursos/ElbertV2/VGA_controlador/ipcore_dir/tmp/_cg/rom_c.sym -view all
-origin_type imported
Adding /media/omar/Documentos/Archivos
v/Cursos/ElbertV2/VGA_controlador/ipcore_dir/tmp/_cg/rom_c.vhd -view all
-origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file "/media/omar/Documentos/Archivos
   v/Cursos/ElbertV2/VGA_controlador/ipcore_dir/tmp/_cg/rom_c.vhd" into library
   work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding /media/omar/Documentos/Archivos
v/Cursos/ElbertV2/VGA_controlador/ipcore_dir/tmp/_cg/rom_c.vho -view all
-origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/rom_c"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'rom_c'.
