-- ==============================================================
-- Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- ==============================================================
library ieee; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_unsigned.all;

entity add_fft_gammas_surcU_rom is 
    generic(
             DWIDTH     : integer := 8; 
             AWIDTH     : integer := 8; 
             MEM_SIZE    : integer := 240
    ); 
    port (
          addr0      : in std_logic_vector(AWIDTH-1 downto 0); 
          ce0       : in std_logic; 
          q0         : out std_logic_vector(DWIDTH-1 downto 0);
          clk       : in std_logic
    ); 
end entity; 


architecture rtl of add_fft_gammas_surcU_rom is 

signal addr0_tmp : std_logic_vector(AWIDTH-1 downto 0); 
type mem_array is array (0 to MEM_SIZE-1) of std_logic_vector (DWIDTH-1 downto 0); 
signal mem : mem_array := (
    0 => "00000000", 1 => "00101101", 2 => "00100001", 3 => "00001100", 
    4 => "10101110", 5 => "10000011", 6 => "10001111", 7 => "10100010", 
    8 => "00001011", 9 => "00100110", 10 => "00101010", 11 => "00000111", 
    12 => "10100101", 13 => "10001000", 14 => "10000100", 15 => "10101001", 
    16 => "00000000", 17 => "00001100", 18 => "10110111", 19 => "10111011", 
    20 => "00100110", 21 => "00101010", 22 => "10010001", 23 => "10011101", 
    24 => "01100001", 25 => "01101101", 26 => "11010110", 27 => "11011010", 
    28 => "01000111", 29 => "01001011", 30 => "11110000", 31 => "11111100", 
    32 => "00010110", 33 => "00011010", 34 => "10100001", 35 => "10101101", 
    36 => "00110000", 37 => "00111100", 38 => "10000111", 39 => "10001011", 
    40 => "01110111", 41 => "01111011", 42 => "11000000", 43 => "11001100", 
    44 => "01010001", 45 => "01011101", 46 => "11100110", 47 => "11101010", 
    48 => "00000000", 49 => "10110110", 50 => "10110011", 51 => "00000101", 
    52 => "11101101", 53 => "01011011", 54 => "01011110", 55 => "11101000", 
    56 => "01111000", 57 => "11001110", 58 => "11001011", 59 => "01111101", 
    60 => "10010101", 61 => "00100011", 62 => "00100110", 63 => "10010000", 
    64 => "00011100", 65 => "10101010", 66 => "10101111", 67 => "00011001", 
    68 => "11110001", 69 => "01000111", 70 => "01000010", 71 => "11110100", 
    72 => "01100100", 73 => "11010010", 74 => "11010111", 75 => "01100001", 
    76 => "10001001", 77 => "00111111", 78 => "00111010", 79 => "10001100", 
    80 => "00000110", 81 => "10110000", 82 => "10110101", 83 => "00000011", 
    84 => "11101011", 85 => "01011101", 86 => "01011000", 87 => "11101110", 
    88 => "01111110", 89 => "11001000", 90 => "11001101", 91 => "01111011", 
    92 => "10010011", 93 => "00100101", 94 => "00100000", 95 => "10010110", 
    96 => "00011010", 97 => "10101100", 98 => "10101001", 99 => "00011111", 
    100 => "11110111", 101 => "01000001", 102 => "01000100", 103 => "11110010", 
    104 => "01100010", 105 => "11010100", 106 => "11010001", 107 => "01100111", 
    108 => "10001111", 109 => "00111001", 110 => "00111100", 111 => "10001010", 
    112 => "00000000", 113 => "10000000", 114 => "01000000", 115 => "11000000", 
    116 => "00100000", 117 => "10100000", 118 => "01100000", 119 => "11100000", 
    120 => "00010000", 121 => "10010000", 122 => "01010000", 123 => "11010000", 
    124 => "00110000", 125 => "10110000", 126 => "01110000", 127 => "11110000", 
    128 => "00001000", 129 => "10001000", 130 => "01001000", 131 => "11001000", 
    132 => "00101000", 133 => "10101000", 134 => "01101000", 135 => "11101000", 
    136 => "00011000", 137 => "10011000", 138 => "01011000", 139 => "11011000", 
    140 => "00111000", 141 => "10111000", 142 => "01111000", 143 => "11111000", 
    144 => "00000100", 145 => "10000100", 146 => "01000100", 147 => "11000100", 
    148 => "00100100", 149 => "10100100", 150 => "01100100", 151 => "11100100", 
    152 => "00010100", 153 => "10010100", 154 => "01010100", 155 => "11010100", 
    156 => "00110100", 157 => "10110100", 158 => "01110100", 159 => "11110100", 
    160 => "00001100", 161 => "10001100", 162 => "01001100", 163 => "11001100", 
    164 => "00101100", 165 => "10101100", 166 => "01101100", 167 => "11101100", 
    168 => "00011100", 169 => "10011100", 170 => "01011100", 171 => "11011100", 
    172 => "00111100", 173 => "10111100", 174 => "01111100", 175 => "11111100", 
    176 => "00000010", 177 => "10000010", 178 => "01000010", 179 => "11000010", 
    180 => "00100010", 181 => "10100010", 182 => "01100010", 183 => "11100010", 
    184 => "00010010", 185 => "10010010", 186 => "01010010", 187 => "11010010", 
    188 => "00110010", 189 => "10110010", 190 => "01110010", 191 => "11110010", 
    192 => "00001010", 193 => "10001010", 194 => "01001010", 195 => "11001010", 
    196 => "00101010", 197 => "10101010", 198 => "01101010", 199 => "11101010", 
    200 => "00011010", 201 => "10011010", 202 => "01011010", 203 => "11011010", 
    204 => "00111010", 205 => "10111010", 206 => "01111010", 207 => "11111010", 
    208 => "00000110", 209 => "10000110", 210 => "01000110", 211 => "11000110", 
    212 => "00100110", 213 => "10100110", 214 => "01100110", 215 => "11100110", 
    216 => "00010110", 217 => "10010110", 218 => "01010110", 219 => "11010110", 
    220 => "00110110", 221 => "10110110", 222 => "01110110", 223 => "11110110", 
    224 => "00001110", 225 => "10001110", 226 => "01001110", 227 => "11001110", 
    228 => "00101110", 229 => "10101110", 230 => "01101110", 231 => "11101110", 
    232 => "00011110", 233 => "10011110", 234 => "01011110", 235 => "11011110", 
    236 => "00111110", 237 => "10111110", 238 => "01111110", 239 => "11111110" );

attribute syn_rom_style : string;
attribute syn_rom_style of mem : signal is "select_rom";
attribute ROM_STYLE : string;
attribute ROM_STYLE of mem : signal is "distributed";

begin 


memory_access_guard_0: process (addr0) 
begin
      addr0_tmp <= addr0;
--synthesis translate_off
      if (CONV_INTEGER(addr0) > mem_size-1) then
           addr0_tmp <= (others => '0');
      else 
           addr0_tmp <= addr0;
      end if;
--synthesis translate_on
end process;

p_rom_access: process (clk)  
begin 
    if (clk'event and clk = '1') then
        if (ce0 = '1') then 
            q0 <= mem(CONV_INTEGER(addr0_tmp)); 
        end if;
    end if;
end process;

end rtl;

Library IEEE;
use IEEE.std_logic_1164.all;

entity add_fft_gammas_surcU is
    generic (
        DataWidth : INTEGER := 8;
        AddressRange : INTEGER := 240;
        AddressWidth : INTEGER := 8);
    port (
        reset : IN STD_LOGIC;
        clk : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR(AddressWidth - 1 DOWNTO 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR(DataWidth - 1 DOWNTO 0));
end entity;

architecture arch of add_fft_gammas_surcU is
    component add_fft_gammas_surcU_rom is
        port (
            clk : IN STD_LOGIC;
            addr0 : IN STD_LOGIC_VECTOR;
            ce0 : IN STD_LOGIC;
            q0 : OUT STD_LOGIC_VECTOR);
    end component;



begin
    add_fft_gammas_surcU_rom_U :  component add_fft_gammas_surcU_rom
    port map (
        clk => clk,
        addr0 => address0,
        ce0 => ce0,
        q0 => q0);

end architecture;


