# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1100 3.2e-05 1024 0.23 2090 749568 57.4785 33.6289 1938.66 1046.54 3076.49 3076.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1100 3.2e-05 1024 0.23 2090 749952 57.58 33.7362 2308.43 1048.55 3448.47 3448.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1100 3.2e-05 1024 0.23 2090 750080 57.4127 33.6794 2404.35 1048.2 3543.82 3543.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1100 3.2e-05 1024 0.23 2090 749568 57.2891 33.9616 2237.54 1046.73 3375.69 3375.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1100 3.2e-05 1024 0.23 2090 748800 57.6806 33.8397 2269.16 1047.26 3408.12 3408.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1100 3.2e-05 1024 0.23 2090 747264 57.4201 33.784 2326.5 1046.54 3464.42 3464.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1100 3.2e-05 1024 0.23 2090 748800 57.387 33.8572 2339.54 1045.71 3476.67 3476.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1100 3.2e-05 1024 0.23 2090 749568 57.3047 33.6202 2268.3 1046.78 3406.18 3406.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1100 3.2e-05 1024 0.23 2090 749568 57.37 33.9049 2281.7 1046.72 3419.87 3420.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1100 3.2e-05 1024 0.23 2090 748800 57.5534 33.7203 2445.3 1048.26 3585.01 3585.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1100 3.2e-05 1024 0.23 2090 745472 57.2253 33.5682 2838.47 1044.02 3973.46 3973.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1100 3.2e-05 1024 0.23 2085 749056 57.5919 33.6404 1974.67 1048.06 3114.14 3114.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1100 3.2e-05 1024 0.23 2085 748800 57.8487 33.7048 1998.63 1048.19 3138.54 3138.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1100 3.2e-05 1024 0.23 2085 749568 57.5885 33.6912 1987.17 1047.41 3126.03 3126.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1100 3.2e-05 1024 0.23 2085 748160 57.8074 33.6937 2035.97 1046.63 3174.28 3174.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1100 3.2e-05 1024 0.23 2085 748544 57.5809 33.6089 2001.87 1046.5 3139.73 3139.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1100 3.2e-05 1024 0.23 2085 748800 57.6244 33.7197 2354.97 1047.73 3494.21 3494.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1100 3.2e-05 1024 0.23 2085 748800 57.4836 33.7065 2297.77 1048.12 3437.24 3437.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1100 3.2e-05 1024 0.23 2085 748032 57.32 33.6343 2442.98 1047.29 3581.39 3581.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1100 3.2e-05 1024 0.23 2085 748800 57.5971 33.7298 2432.13 1048.25 3571.87 3572.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1100 3.2e-05 1024 0.23 2085 747264 57.3662 33.637 2439.41 1055.58 3586.18 3586.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1100 3.2e-05 1024 0.23 2085 746880 57.5487 33.6603 2395.46 1046.44 3533.28 3533.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1100 3.2e-05 1024 0.23 2085 747520 57.5116 33.6158 2299.34 1047.6 3438.24 3438.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1100 3.2e-05 1024 0.23 2085 746496 57.5758 33.6096 2680.61 1047.68 3819.66 3819.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1100 3.2e-05 1024 0.23 2085 748800 57.5508 33.7865 2699.13 1048.4 3839.03 3839.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1100 3.2e-05 1024 0.23 2085 745472 57.2358 33.577 2439.42 1044.9 3575.31 3575.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1100 3.2e-05 1024 0.23 2100 749056 57.5853 33.6347 1878.44 1047.33 3017.16 3017.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1100 3.2e-05 1024 0.23 2100 748800 57.7097 33.7784 2112.11 1057.45 3261.23 3261.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1100 3.2e-05 1024 0.23 2100 749568 57.5659 33.6973 1972.54 1047.49 3111.46 3111.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1100 3.2e-05 1024 0.23 2100 748160 57.7002 33.9852 1999.53 1046.69 3138.08 3138.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1100 3.2e-05 1024 0.23 2100 748544 57.4468 33.6764 1938.07 1047.37 3076.74 3076.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1100 3.2e-05 1024 0.23 2100 748800 57.5554 33.7397 2482.57 1048.45 3622.48 3622.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1100 3.2e-05 1024 0.23 2100 748800 57.422 33.7533 1729.82 1047.67 2868.84 2868.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1100 3.2e-05 1024 0.23 2100 748800 57.4614 33.7607 2381.11 1048.1 3520.61 3520.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1100 3.2e-05 1024 0.23 2100 747520 57.4603 33.6469 1667.59 1047.34 2806.2 2806.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1100 3.2e-05 1024 0.23 2100 748032 57.3728 33.6118 2226.62 1046.68 3364.46 3364.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1100 3.2e-05 1024 0.23 2100 746496 57.5925 33.6279 1591.4 1046.69 2729.48 2729.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1100 3.2e-05 1024 0.23 2100 748800 57.5656 33.7261 2336.99 1048.25 3476.7 3476.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1100 3.2e-05 1024 0.23 2100 748800 57.5367 34.0084 1650.17 1048.38 2790.26 2790.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1100 3.2e-05 1024 0.23 2100 747264 57.3247 33.6327 2969.15 1046.44 4106.71 4106.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1100 3.2e-05 1024 0.23 2100 745472 57.0406 33.715 1932.66 1044.04 3067.63 3067.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1100 3.2e-05 1024 0.23 2100 746880 57.5039 33.671 2843.34 1046.54 3981.24 3981.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1100 3.2e-05 1024 0.23 2100 744960 57.5678 33.7368 1920.52 1046.49 3058.49 3058.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1100 3.2e-05 1024 0.23 2100 747520 57.4566 33.6187 2751.77 1047.5 3890.53 3890.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1100 3.2e-05 1024 0.23 2100 745472 57.2243 33.5708 1850.94 1044.91 2986.81 2986.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1100 3.2e-05 1024 0.23 2100 746496 57.5885 33.7169 2395.19 1047.46 3534.11 3534.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1100 3.2e-05 1024 0.23 2100 743424 57.824 33.6207 1688.48 1046.95 2827.05 2827.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1100 3.2e-05 1024 0.23 2100 748800 57.5483 33.7285 2517.65 1048.27 3657.38 3657.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1100 3.2e-05 1024 0.23 2100 748800 57.4416 34.1955 1803.18 1047.83 2942.81 2942.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1100 3.2e-05 1024 0.23 2088 749056 57.5237 33.6839 1845.1 1047.16 2983.65 2983.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1100 3.2e-05 1024 0.23 2088 749440 57.6848 33.708 1954.58 1048.18 3094.33 3094.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1100 3.2e-05 1024 0.23 2088 749568 57.5045 33.6876 1931.47 1047.52 3070.36 3070.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1100 3.2e-05 1024 0.23 2088 748032 57.4478 33.6159 1241.62 1046.54 2379.4 2379.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1100 3.2e-05 1024 0.23 2088 749056 57.5066 33.738 2215.04 1047.34 3353.8 3353.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1100 3.2e-05 1024 0.23 2088 747264 57.3461 33.6425 1405.58 1045.68 2542.43 2542.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1100 3.2e-05 1024 0.23 2088 748544 57.3395 33.6122 2051.56 1047.45 3190.13 3190.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1100 3.2e-05 1024 0.23 2088 747520 57.533 33.6159 1336.73 1046.59 2474.63 2474.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1100 3.2e-05 1024 0.23 2088 748800 57.6094 33.726 2358.59 1048.41 3498.51 3498.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1100 3.2e-05 1024 0.23 2088 748800 57.457 33.7016 1655.38 1047.66 2794.37 2794.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1100 3.2e-05 1024 0.23 2088 748800 57.4899 33.6852 2236.53 1046.98 3374.86 3375.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1100 3.2e-05 1024 0.23 2088 747520 57.5022 33.6445 1602.48 1047.24 2741.05 2741.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1100 3.2e-05 1024 0.23 2088 748032 57.3251 33.6039 2881.62 1047.55 4020.28 4020.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1100 3.2e-05 1024 0.23 2088 746496 57.5862 33.6241 1828.64 1047.65 2967.66 2967.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1100 3.2e-05 1024 0.23 2088 748800 57.5637 33.7425 2822.63 1047.19 3961.3 3961.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1100 3.2e-05 1024 0.23 2088 748800 57.5539 33.7203 1912.89 1047.53 3051.88 3052.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1100 3.2e-05 1024 0.23 2088 747264 57.3667 34.8187 2746.02 1046.22 3884.6 3884.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1100 3.2e-05 1024 0.23 2088 745472 57.0669 33.5729 1824.72 1044.19 2959.73 2959.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1100 3.2e-05 1024 0.23 2088 746880 57.4972 33.6733 2691.14 1046.58 3829.07 3829.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1100 3.2e-05 1024 0.23 2088 744960 57.542 33.8109 1735.32 1045.7 2872.54 2872.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1100 3.2e-05 1024 0.23 2088 747520 57.4136 34.0508 2576.12 1047.79 3715.54 3715.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1100 3.2e-05 1024 0.23 2088 745472 57.2221 33.5658 1725.06 1044.06 2860.07 2860.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1100 3.2e-05 1024 0.23 2100 749056 57.4868 33.6333 2099.12 1047.14 3237.54 3237.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1100 3.2e-05 1024 0.23 2100 748800 57.734 33.7306 1888.79 1048.17 3028.62 3028.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1100 3.2e-05 1024 0.23 2100 748800 57.5735 33.6795 1220.53 1048.1 2360.06 2360.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1100 3.2e-05 1024 0.23 2100 748800 57.6026 33.7101 2009.58 1048.4 3149.46 3149.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1100 3.2e-05 1024 0.23 2100 748032 57.4902 33.7078 1295.1 1046.58 2433.04 2433.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1100 3.2e-05 1024 0.23 2100 748160 57.5926 33.7006 2139.13 1047.67 3278.26 3278.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1100 3.2e-05 1024 0.23 2100 747264 57.3999 33.6417 1359.26 1046.4 2496.87 2497.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1100 3.2e-05 1024 0.23 2100 748544 57.3239 33.6159 2158.83 1046.47 3296.41 3296.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1100 3.2e-05 1024 0.23 2100 747520 57.5057 33.6154 1400.06 1047.61 2538.96 2539.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1100 3.2e-05 1024 0.23 2100 748800 57.6427 33.7265 2369.6 1048.55 3509.7 3509.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1100 3.2e-05 1024 0.23 2100 748800 57.4584 33.6893 1705.5 1048.38 2845.19 2845.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1100 3.2e-05 1024 0.23 2100 748800 57.4409 33.6734 2300.4 1046.99 3438.68 3438.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1100 3.2e-05 1024 0.23 2100 747520 57.4748 33.6518 1619.63 1048.24 2759.16 2759.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1100 3.2e-05 1024 0.23 2100 748032 57.3035 33.6174 2802.14 1047.33 3940.56 3940.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1100 3.2e-05 1024 0.23 2100 746496 57.5797 34.5603 1868.23 1046.52 3007.06 3007.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1100 3.2e-05 1024 0.23 2100 748800 57.5751 33.7352 2796.84 1047.23 3935.55 3935.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1100 3.2e-05 1024 0.23 2100 748800 57.5575 33.7203 1877.2 1047.14 3015.79 3015.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1100 3.2e-05 1024 0.23 2100 747264 57.3218 33.6345 2725.6 1046.29 3863.02 3863.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1100 3.2e-05 1024 0.23 2100 745472 57.06 33.9648 1787.63 1043.22 2922.04 2922.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1100 3.2e-05 1024 0.23 2100 746880 57.4988 33.6732 2643.3 1045.49 3780.13 3780.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1100 3.2e-05 1024 0.23 2100 744960 57.5697 33.6426 1743.68 1045.7 2880.76 2880.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1100 3.2e-05 1024 0.23 2100 747520 57.434 33.6206 2524.07 1046.6 3661.9 3662.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1100 3.2e-05 1024 0.23 2100 745472 57.2346 34.4474 1771.57 1044.71 2908.14 2908.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1100 3.2e-05 1024 0.23 2112 748544 57.4895 33.6466 1848.71 1047.15 2987.17 2987.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1100 3.2e-05 1024 0.23 2112 747520 57.5111 33.648 1188.54 1047.31 2327.16 2327.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1100 3.2e-05 1024 0.23 2112 748800 57.6951 33.7082 1893.19 1048.06 3032.82 3032.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1100 3.2e-05 1024 0.23 2112 748800 57.5846 33.6732 1216.68 1047.23 2355.34 2355.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1100 3.2e-05 1024 0.23 2112 748800 57.4777 33.6965 2046.31 1047.67 3185.33 3185.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1100 3.2e-05 1024 0.23 2112 748032 57.2948 33.6182 1314.07 1047.53 2452.68 2452.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1100 3.2e-05 1024 0.23 2112 748160 57.5872 33.6972 2020.6 1047.67 3159.74 3159.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1100 3.2e-05 1024 0.23 2112 747264 57.403 33.7285 1286.98 1046.55 2424.83 2424.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1100 3.2e-05 1024 0.23 2112 747264 57.49 34.0469 1056.62 1045.6 2193.93 2194.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1100 3.2e-05 1024 0.23 2112 747520 57.4782 33.918 1979.22 1047.29 3118.09 3118.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1100 3.2e-05 1024 0.23 2112 747520 57.443 33.9374 1280.17 1046.54 2418.27 2418.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1100 3.2e-05 1024 0.23 2112 746496 57.5646 33.622 1069.46 1047.59 2208.4 2208.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1100 3.2e-05 1024 0.23 2112 748800 57.5657 33.7276 2928 1047.73 4067.19 4067.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1100 3.2e-05 1024 0.23 2112 748800 57.4283 33.7313 1842.06 1048.67 2982.07 2982.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1100 3.2e-05 1024 0.23 2112 743040 57.5386 34.513 1516.08 1042.96 2651.26 2651.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1100 3.2e-05 1024 0.23 2112 748800 57.4517 33.6766 2707.02 1048.1 3846.42 3846.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1100 3.2e-05 1024 0.23 2112 747520 57.4808 33.6509 1812.81 1047.7 2951.81 2951.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1100 3.2e-05 1024 0.23 2112 744960 57.5421 33.6288 1515.27 1045.74 2652.35 2652.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1100 3.2e-05 1024 0.23 2112 748032 57.3217 34.6213 2580.23 1046.69 3719.03 3719.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1100 3.2e-05 1024 0.23 2112 746496 57.5838 33.6327 1664.74 1046.54 2802.67 2802.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1100 3.2e-05 1024 0.23 2112 746496 57.1733 33.5872 1454.36 1045.43 2590.73 2590.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1100 3.2e-05 1024 0.23 2112 748800 57.598 33.7347 2540.2 1048.28 3679.98 3680.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1100 3.2e-05 1024 0.23 2112 748800 57.5419 33.7177 1758.78 1048.37 2898.59 2898.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1100 3.2e-05 1024 0.23 2112 744000 57.5281 33.6587 1458.87 1043.15 2593.38 2593.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1100 3.2e-05 1024 0.23 2112 747264 57.3163 34.6358 2445.17 1046.57 3583.86 3584.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1100 3.2e-05 1024 0.23 2112 745472 57.0803 33.6445 1703.03 1044.3 2838.22 2838.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1100 3.2e-05 1024 0.23 2112 747264 57.3924 33.7321 1415.17 1045.87 2552.34 2552.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1100 3.2e-05 1024 0.23 2112 746880 57.5259 34.5001 2372.87 1045.59 3510.66 3510.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1100 3.2e-05 1024 0.23 2112 744960 57.5642 33.646 1723.39 1046.62 2861.39 2861.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1100 3.2e-05 1024 0.23 2112 743040 57.5408 33.6407 1420.63 1044.22 2556.21 2556.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1100 3.2e-05 1024 0.23 2112 747520 57.4557 33.6323 2430.62 1046.38 3568.26 3568.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1100 3.2e-05 1024 0.23 2112 745472 57.225 33.59 1646.5 1044.81 2782.3 2782.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1100 3.2e-05 1024 0.23 2112 743424 57.8574 33.79 1470.84 1047.91 2610.57 2610.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1100 3.2e-05 1024 0.23 2120 749056 57.4364 33.6364 1895.5 1048.04 3034.79 3034.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1100 3.2e-05 1024 0.23 2120 748544 57.4221 34.8998 1216.45 1046.44 2355.39 2355.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1100 3.2e-05 1024 0.23 2120 748800 57.6067 33.7101 2119.02 1048.16 3258.67 3258.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1100 3.2e-05 1024 0.23 2120 748800 57.4506 33.6835 1371.11 1047.39 2509.8 2509.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1100 3.2e-05 1024 0.23 2120 746880 57.5259 33.6683 1122.32 1045.58 2259.26 2259.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1100 3.2e-05 1024 0.23 2120 748800 57.5132 33.6853 1986.34 1048.54 3126.25 3126.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1100 3.2e-05 1024 0.23 2120 748032 57.3835 33.7383 1296.92 1046.54 2434.75 2434.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1100 3.2e-05 1024 0.23 2120 748800 57.423 33.7209 1071.25 1048.63 2211.19 2211.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1100 3.2e-05 1024 0.23 2120 748160 57.5213 33.6948 2871.95 1046.83 4010.17 4010.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1100 3.2e-05 1024 0.23 2120 747264 57.3597 34.0187 1793.43 1046.43 2931.42 2931.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1100 3.2e-05 1024 0.23 2120 747264 57.4654 33.6896 1459.29 1046.63 2597.24 2597.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1100 3.2e-05 1024 0.23 2120 748544 57.3086 36.0893 2635.99 1047.4 3776.96 3777.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1100 3.2e-05 1024 0.23 2120 747520 57.4321 33.6597 1621.74 1046.54 2759.55 2759.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1100 3.2e-05 1024 0.23 2120 746496 57.5815 33.6642 1325.54 1047.68 2464.64 2464.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1100 3.2e-05 1024 0.23 2120 748800 57.5423 33.7452 2728.93 1047.71 3868.1 3868.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1100 3.2e-05 1024 0.23 2120 748800 57.4511 33.7531 1770.44 1048.53 2910.35 2910.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1100 3.2e-05 1024 0.23 2120 743040 57.5469 33.6241 1542.16 1043.77 2677.26 2677.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1100 3.2e-05 1024 0.23 2120 746496 57.1692 33.5928 1382.34 1045.52 2518.79 2518.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1100 3.2e-05 1024 0.23 2120 748800 57.4255 33.6749 2545.46 1048.1 3684.84 3684.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1100 3.2e-05 1024 0.23 2120 747520 57.4898 33.6448 1724.09 1048.34 2863.74 2863.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1100 3.2e-05 1024 0.23 2120 744960 57.5619 33.6753 1445.34 1046.72 2583.46 2583.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1100 3.2e-05 1024 0.23 2120 742400 57.5085 33.5756 1384.72 1044.88 2520.86 2521.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1100 3.2e-05 1024 0.23 2120 748032 57.3129 33.6118 2369.84 1046.55 3507.48 3507.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1100 3.2e-05 1024 0.23 2120 746496 57.5853 34.0009 1693.81 1047.41 2832.98 2833.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1100 3.2e-05 1024 0.23 2120 746496 57.1664 33.5876 1402.66 1045.43 2539.02 2539.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1100 3.2e-05 1024 0.23 2120 743424 57.8443 33.6221 1316.36 1048.01 2456 2456.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1100 3.2e-05 1024 0.23 2120 748800 57.5722 34.3859 2486.38 1048.04 3626.56 3626.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1100 3.2e-05 1024 0.23 2120 748800 57.5382 33.7836 1699.03 1048.41 2838.93 2839.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1100 3.2e-05 1024 0.23 2120 744000 57.5326 34.0136 1455.09 1043.31 2590.12 2590.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1100 3.2e-05 1024 0.23 2120 748800 57.4492 33.7029 1349.83 1048.63 2489.79 2489.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1100 3.2e-05 1024 0.23 2112 748032 57.4585 33.8903 2008.37 1046.97 3146.86 3147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1100 3.2e-05 1024 0.23 2112 747520 57.496 33.6175 1305.34 1046.66 2443.28 2443.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1100 3.2e-05 1024 0.23 2112 746496 57.5055 33.6097 1078.51 1047.43 2217.23 2217.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1100 3.2e-05 1024 0.23 2112 748160 57.6281 33.7059 1967.99 1048.2 3107.7 3107.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1100 3.2e-05 1024 0.23 2112 747520 57.6071 34.0685 1286.2 1047.22 2425.26 2425.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1100 3.2e-05 1024 0.23 2112 746880 57.5233 33.6707 1056.01 1045.57 2192.95 2193.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1100 3.2e-05 1024 0.23 2112 748032 57.5516 33.6959 2783.36 1048.71 3923.48 3923.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1100 3.2e-05 1024 0.23 2112 746496 57.5001 33.6908 1732.87 1047.07 2871.31 2871.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1100 3.2e-05 1024 0.23 2112 746496 57.644 34.2188 1402.42 1048.69 2543.14 2543.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1100 3.2e-05 1024 0.23 2112 746496 57.6008 34.1995 1185.05 1046.79 2323.81 2323.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1100 3.2e-05 1024 0.23 2112 747264 57.6525 33.8814 2570.33 1046.72 3708.75 3708.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1100 3.2e-05 1024 0.23 2112 745472 57.5294 33.708 1614.75 1045.68 2751.84 2751.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1100 3.2e-05 1024 0.23 2112 744576 57.7148 33.6671 1322.34 1045.64 2459.53 2459.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1100 3.2e-05 1024 0.23 2112 741888 57.403 33.5679 1186.32 1043.12 2320.58 2320.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1100 3.2e-05 1024 0.23 2112 747520 57.4481 34.1562 2432.77 1046.7 3571.25 3571.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1100 3.2e-05 1024 0.23 2112 747520 57.4385 33.8481 1558.27 1046.35 2696.08 2696.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1100 3.2e-05 1024 0.23 2112 746496 57.584 33.6224 1264.56 1046.6 2402.53 2402.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1100 3.2e-05 1024 0.23 2112 745472 57.2247 33.5691 1115.44 1045 2251.4 2251.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1100 3.2e-05 1024 0.23 2112 747648 57.7335 33.741 2385.06 1048.28 3524.99 3525.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1100 3.2e-05 1024 0.23 2112 746496 57.6247 33.6844 1675.46 1048.44 2815.37 2815.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1100 3.2e-05 1024 0.23 2112 743040 57.5635 33.6275 1412.9 1043.28 2547.55 2547.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1100 3.2e-05 1024 0.23 2112 741888 57.5738 33.672 1408.14 1045.65 2545.21 2545.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1100 3.2e-05 1024 0.23 2112 747520 57.6033 33.6956 2354.09 1048.11 3493.68 3493.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1100 3.2e-05 1024 0.23 2112 747520 57.4784 33.6425 1698.18 1048.17 2837.65 2837.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1100 3.2e-05 1024 0.23 2112 744960 57.5764 33.6404 1406.95 1045.72 2544.05 2544.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1100 3.2e-05 1024 0.23 2112 742400 57.5412 33.8262 1309.76 1044.26 2445.57 2445.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1100 3.2e-05 1024 0.23 2100 747520 57.5057 33.6345 2077.85 1047.18 3216.35 3216.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1100 3.2e-05 1024 0.23 2100 746496 57.5319 33.6135 1347.48 1046.51 2485.31 2485.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1100 3.2e-05 1024 0.23 2100 746496 57.46 33.6172 1108.32 1047.3 2246.87 2247.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1100 3.2e-05 1024 0.23 2100 747520 57.7306 33.7044 1977.32 1047.19 3116.12 3116.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1100 3.2e-05 1024 0.23 2100 747520 57.6465 33.7633 1268.85 1047.94 2408.37 2408.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1100 3.2e-05 1024 0.23 2100 744960 57.7049 33.8977 1057.45 1045.55 2194.77 2194.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1100 3.2e-05 1024 0.23 2100 747520 57.4853 33.6511 910.932 1047.48 2049.72 2049.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1100 3.2e-05 1024 0.23 2100 748032 57.5453 34.1827 2729.13 1048.52 3869.54 3869.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1100 3.2e-05 1024 0.23 2100 746496 57.4733 33.7367 1682.83 1046.58 2820.79 2820.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1100 3.2e-05 1024 0.23 2100 746496 57.6452 33.6921 1373.72 1047.66 2512.9 2513.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1100 3.2e-05 1024 0.23 2100 746496 57.5893 33.6548 1170.43 1046.68 2308.52 2308.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1100 3.2e-05 1024 0.23 2100 747264 57.6497 33.6903 2509.05 1047.56 3648.12 3648.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1100 3.2e-05 1024 0.23 2100 745472 57.5189 33.6466 1583.58 1045.56 2720.47 2720.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1100 3.2e-05 1024 0.23 2100 744576 57.704 33.8776 1291.76 1046.49 2430 2430.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1100 3.2e-05 1024 0.23 2100 741888 57.3647 33.5638 1157.95 1044.18 2293.23 2293.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1100 3.2e-05 1024 0.23 2100 746496 57.5599 33.7227 2428.71 1047.53 3567.68 3567.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1100 3.2e-05 1024 0.23 2100 745472 57.5842 33.7662 1560.62 1046.62 2698.77 2698.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1100 3.2e-05 1024 0.23 2100 746496 57.5836 33.6444 1305.4 1047.46 2444.25 2444.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1100 3.2e-05 1024 0.23 2100 741376 57.6221 33.579 1129.65 1043.96 2264.99 2265.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1100 3.2e-05 1024 0.23 2100 747648 57.7332 33.7224 2500.64 1048.43 3640.71 3640.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1100 3.2e-05 1024 0.23 2100 746496 57.6466 33.6858 1777.95 1048.53 2917.99 2918.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1100 3.2e-05 1024 0.23 2100 743040 57.5505 33.6277 1463.07 1042.92 2597.33 2597.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1100 3.2e-05 1024 0.23 2100 741888 57.5949 33.5872 1389.26 1045.53 2526.14 2526.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1100 3.2e-05 1024 0.23 2100 743040 57.5218 33.6527 1274.98 1043.32 2409.64 2409.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1100 3.2e-05 1024 0.23 2100 747520 57.5714 34.2332 2429.68 1048.16 3569.82 3569.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1100 3.2e-05 1024 0.23 2100 747520 57.4914 33.6404 1678.06 1048.11 2817.48 2817.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1100 3.2e-05 1024 0.23 2100 744960 57.5477 33.6366 1413.22 1046.7 2551.28 2551.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1100 3.2e-05 1024 0.23 2100 742400 57.4925 33.6998 1301.02 1045.1 2437.48 2437.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1100 3.2e-05 1024 0.23 2100 742400 58.0083 33.7309 1242.88 1048.55 2383.34 2383.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1100 3.2e-05 1024 0.23 2100 749056 57.3538 34.0378 1951.63 1046.9 3090.09 3090.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1100 3.2e-05 1024 0.23 2100 748544 57.3011 33.6143 1277.34 1046.4 2414.83 2414.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1100 3.2e-05 1024 0.23 2100 748032 57.3139 33.6197 1041.13 1046.55 2178.78 2178.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1100 3.2e-05 1024 0.23 2100 747520 57.4674 33.6241 898.763 1046.75 2036.77 2036.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1100 3.2e-05 1024 0.23 2100 748800 57.5317 33.7096 2729.35 1047.18 3867.96 3868.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1100 3.2e-05 1024 0.23 2100 748800 57.4676 33.6794 1687.51 1047.23 2826.05 2826.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1100 3.2e-05 1024 0.23 2100 746880 57.5478 33.6693 1373.44 1045.53 2510.36 2510.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1100 3.2e-05 1024 0.23 2100 747520 57.4961 33.8268 1166.53 1047.32 2305.34 2305.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1100 3.2e-05 1024 0.23 2100 749568 57.3545 33.6957 2512.81 1047.28 3651.31 3651.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1100 3.2e-05 1024 0.23 2100 748032 57.3102 33.6133 1572.91 1046.32 2710.33 2710.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1100 3.2e-05 1024 0.23 2100 748800 57.4437 33.7129 1285.77 1047.67 2424.77 2424.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1100 3.2e-05 1024 0.23 2100 746496 57.5494 33.618 1153.03 1046.83 2291.21 2291.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1100 3.2e-05 1024 0.23 2100 744960 57.5674 33.6282 1000.72 1045.54 2137.62 2137.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1100 3.2e-05 1024 0.23 2100 748160 57.5164 33.7234 2378.56 1047.6 3517.57 3517.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1100 3.2e-05 1024 0.23 2100 747264 57.3498 33.6819 1508.74 1045.54 2645.48 2645.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1100 3.2e-05 1024 0.23 2100 747264 57.4805 33.8082 1265.35 1045.61 2402.42 2402.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1100 3.2e-05 1024 0.23 2100 745472 57.0801 33.7572 1109.04 1043.28 2243.33 2243.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1100 3.2e-05 1024 0.23 2100 743680 57.7735 33.9109 978.643 1045.96 2116.45 2116.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1100 3.2e-05 1024 0.23 2100 748544 57.2846 33.6165 2215.49 1047.41 3353.98 3354.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1100 3.2e-05 1024 0.23 2100 747520 57.4689 33.9927 1459.85 1047.51 2599 2599.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1100 3.2e-05 1024 0.23 2100 746496 57.5899 33.622 1211.14 1046.52 2349.05 2349.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1100 3.2e-05 1024 0.23 2100 745472 57.2376 33.5826 1088.74 1043.78 2223.52 2223.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1100 3.2e-05 1024 0.23 2100 742400 57.5156 34.2332 997.905 1044.99 2134.82 2134.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1100 3.2e-05 1024 0.23 2112 748032 57.4633 33.7071 1943.58 1047.18 3082.1 3082.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1100 3.2e-05 1024 0.23 2112 747520 57.4035 33.6053 1246.64 1047.4 2385.22 2385.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1100 3.2e-05 1024 0.23 2112 746496 57.5008 33.6343 1032.75 1046.53 2170.59 2170.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1100 3.2e-05 1024 0.23 2112 747520 57.4274 33.6138 889.933 1047.62 2028.76 2028.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1100 3.2e-05 1024 0.23 2112 748160 57.5771 33.7398 2637.07 1047.03 3775.59 3775.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1100 3.2e-05 1024 0.23 2112 747520 57.6098 33.6855 1616.09 1047.21 2754.77 2754.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1100 3.2e-05 1024 0.23 2112 746880 57.5316 33.6657 1325.56 1045.58 2462.51 2462.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1100 3.2e-05 1024 0.23 2112 747520 57.4782 33.6913 1141 1048.22 2280.55 2280.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1100 3.2e-05 1024 0.23 2112 745600 57.8445 33.7384 1038.86 1047.4 2178.01 2178.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1100 3.2e-05 1024 0.23 2112 748032 57.5491 33.9546 2449.56 1048.54 3589.78 3589.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1100 3.2e-05 1024 0.23 2112 746496 57.4891 33.6106 1529.92 1046.69 2667.88 2668.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1100 3.2e-05 1024 0.23 2112 746496 57.6377 33.6932 1246.16 1047.66 2385.32 2385.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1100 3.2e-05 1024 0.23 2112 746496 57.5733 33.6371 1104.81 1047.69 2243.89 2244.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1100 3.2e-05 1024 0.23 2112 744960 57.5827 33.6354 972.908 1045.71 2110.01 2110.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1100 3.2e-05 1024 0.23 2112 747264 57.6825 33.7615 2277.27 1046.47 3415.36 3415.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1100 3.2e-05 1024 0.23 2112 745472 57.5416 33.6395 1438.18 1046.48 2576.01 2576.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1100 3.2e-05 1024 0.23 2112 744576 57.703 33.6794 1219.94 1045.61 2357.12 2357.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1100 3.2e-05 1024 0.23 2112 741888 57.3814 33.6668 1069.43 1043.08 2203.74 2203.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1100 3.2e-05 1024 0.23 2112 743680 57.8068 33.6712 949.972 1045.82 2087.44 2087.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1100 3.2e-05 1024 0.23 2112 747520 57.431 33.6124 2205.22 1047.51 3343.95 3344.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1100 3.2e-05 1024 0.23 2112 747520 57.4525 33.6568 1435.85 1047.63 2574.76 2574.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1100 3.2e-05 1024 0.23 2112 746496 57.5799 33.62 1187.75 1046.71 2325.83 2325.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1100 3.2e-05 1024 0.23 2112 745472 57.2603 33.5749 1073.35 1043.91 2208.27 2208.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1100 3.2e-05 1024 0.23 2112 742400 57.5485 33.5708 979.244 1044.99 2115.53 2115.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1100 3.2e-05 1024 0.23 2112 743424 57.8437 33.6261 913.689 1047.68 2053.01 2053.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1100 3.2e-05 1024 0.23 2176 746752 57.6774 33.6821 1995.49 1047.35 3134.37 3134.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1100 3.2e-05 1024 0.23 2176 746496 57.5358 33.6498 2273.96 1048.05 3413.37 3413.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1100 3.2e-05 1024 0.23 2176 745472 57.5786 33.6419 1467.14 1046.4 2604.94 2605.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1100 3.2e-05 1024 0.23 2176 744960 57.583 33.61 1190.13 1047.57 2329.06 2329.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1100 3.2e-05 1024 0.23 2176 745472 57.6211 33.8418 1065.9 1047.59 2205.12 2205.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1100 3.2e-05 1024 0.23 2176 744960 57.6644 34.1345 977.372 1047.51 2116.86 2117.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1100 3.2e-05 1024 0.23 2176 743424 57.777 33.6442 900.38 1046.55 2038.52 2038.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1100 3.2e-05 1024 0.23 2176 741888 57.395 33.5688 845.784 1043.46 1980.38 1980.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1100 3.2e-05 1024 0.23 2176 741376 57.6119 33.8944 802.965 1044.92 1939.56 1939.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1100 3.2e-05 1024 0.23 2100 745472 57.0698 34.9061 745.962 1043.33 1881.44 1881.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1100 3.2e-05 1024 0.23 2112 741888 57.3665 35.5067 733.125 1044.07 1870.23 1870.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1100 3.2e-05 1024 0.23 2100 743680 57.747 33.8492 749.614 1046.71 1888.08 1888.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1100 3.2e-05 1024 0.23 2112 743680 57.8029 33.8145 747.763 1046.68 1886.23 1886.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1100 3.2e-05 1024 0.23 2112 747520 57.4629 33.6652 855.6 1056.65 2003.55 2003.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1100 3.2e-05 1024 0.23 2112 737280 57.4912 33.8282 1285.69 1051.13 2428.31 2428.47
