
# About Me ðŸ‘‹
Hi! Iâ€™m Benyamen Safwat, an electronics CHIP design enthusiast passionate about creating efficient, elegant, and high-performance digital and analog systems. Over the years, Iâ€™ve tackled a wide range of projects, from bus interfaces and communication modules to arithmetic accelerators. I enjoy taking a concept from idea to realityâ€”writing RTL code ðŸ’», building testbenches ðŸ§ª, analyzing performance ðŸ“Š, designing analog layouts, and handling full physical implementation from synthesis to GDS. My goal is always to combine technical depth with clean, and functional design.

I also enjoy explaining my work, so many projects include YouTube videos ðŸŽ¥ where I walk you through the concepts and implementation details. This portfolio is my way of sharing both the technical depth and the thought process behind each project.

# Welcome to My Portfolio ðŸš€

 A journey through the projects Iâ€™ve worked on! Each repository contains a collection of projects, and every project tells its own story. Inside each project, youâ€™ll find a README ðŸ“„ that explains the topic in detail, sometimes even with a YouTube video ðŸŽ¥ where I walk you through it.

Beyond the explanations, each project includes all the files that bring it to life: RTL code ðŸ’», testbenches ðŸ§ª, performance reports ðŸ“Š, and more.

Here are some of the projects you can explore:

## Digital VLSI: [Link](https://github.com/BenSafwat/DigitalVLSI/)

- Clock Dividers (1.5, 2, 2.5, 3, 5)[Link](https://github.com/BenSafwat/DigitalVLSI/tree/main/01.ClockDivider)
- something <a href="https://github.com/BenSafwat/DigitalVLSI/tree/main/01.ClockDivider" target="_blank">Link</a>
- Glitch Free Clock MUX[Link](https://github.com/BenSafwat/DigitalVLSI/tree/main/02.ClockMUX)
- SynchronousFIFO [Link](https://github.com/BenSafwat/DigitalVLSI/tree/main/03.FIFO)
- GrayEnocder_Decoder [Link](https://github.com/BenSafwat/DigitalVLSI/tree/main/04.GrayEnocder_Decoder)
- TwoFF_Synchronizer [Link](https://github.com/BenSafwat/DigitalVLSI/tree/main/05.twoFF_Synchronizer)
- Asynchronous FIFO [Link](https://github.com/BenSafwat/DigitalVLSI/tree/main/06.Asyhncronus_FIFO)
- UART Transmitter and Receiver Module [Link](https://github.com/BenSafwat/DigitalVLSI/tree/main/07.UART)
- SPI Master and Slave Modules [Link](https://github.com/BenSafwat/DigitalVLSI/tree/main/09.SPI)
- I2C Master and Slave Modules [Link](https://github.com/BenSafwat/DigitalVLSI/tree/main/08.I2C)
- APB Requester/Completer Bus Modules [Link](https://github.com/BenSafwat/DigitalVLSI/tree/main/11.APB)
- AXI4-Lite Slave Interface [Link](https://github.com/BenSafwat/DigitalVLSI/tree/main/12.AXI)
- AHB Slave & Master Modules [Link](https://github.com/BenSafwat/DigitalVLSI/tree/main/10.AHB)
- Radix-4 Multiplier (Modified Booth Algorithm) [Link](https://github.com/BenSafwat/DigitalVLSI/tree/main/13.Modified_Booth_Multiplier)

>**ðŸ’¡ TIP : **Start by reading the project README file to understand the objectives and highlights, then explore the code and reports for implementation details. Videos can provide a quick walkthrough if you prefer a visual explanation.