// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module conv_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        input_0_address0,
        input_0_ce0,
        input_0_q0,
        input_0_address1,
        input_0_ce1,
        input_0_q1,
        input_1_address0,
        input_1_ce0,
        input_1_q0,
        input_1_address1,
        input_1_ce1,
        input_1_q1,
        input_2_address0,
        input_2_ce0,
        input_2_q0,
        input_2_address1,
        input_2_ce1,
        input_2_q1,
        input_3_address0,
        input_3_ce0,
        input_3_q0,
        input_3_address1,
        input_3_ce1,
        input_3_q1,
        input_4_address0,
        input_4_ce0,
        input_4_q0,
        input_4_address1,
        input_4_ce1,
        input_4_q1,
        conv_out_address0,
        conv_out_ce0,
        conv_out_we0,
        conv_out_d0
);

parameter    ap_ST_fsm_state1 = 4'd1;
parameter    ap_ST_fsm_pp0_stage0 = 4'd2;
parameter    ap_ST_fsm_pp0_stage1 = 4'd4;
parameter    ap_ST_fsm_state56 = 4'd8;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [7:0] input_0_address0;
output   input_0_ce0;
input  [31:0] input_0_q0;
output  [7:0] input_0_address1;
output   input_0_ce1;
input  [31:0] input_0_q1;
output  [7:0] input_1_address0;
output   input_1_ce0;
input  [31:0] input_1_q0;
output  [7:0] input_1_address1;
output   input_1_ce1;
input  [31:0] input_1_q1;
output  [7:0] input_2_address0;
output   input_2_ce0;
input  [31:0] input_2_q0;
output  [7:0] input_2_address1;
output   input_2_ce1;
input  [31:0] input_2_q1;
output  [7:0] input_3_address0;
output   input_3_ce0;
input  [31:0] input_3_q0;
output  [7:0] input_3_address1;
output   input_3_ce1;
input  [31:0] input_3_q1;
output  [7:0] input_4_address0;
output   input_4_ce0;
input  [31:0] input_4_q0;
output  [7:0] input_4_address1;
output   input_4_ce1;
input  [31:0] input_4_q1;
output  [11:0] conv_out_address0;
output   conv_out_ce0;
output   conv_out_we0;
output  [31:0] conv_out_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[7:0] input_0_address0;
reg input_0_ce0;
reg[7:0] input_0_address1;
reg input_0_ce1;
reg[7:0] input_1_address0;
reg input_1_ce0;
reg[7:0] input_1_address1;
reg input_1_ce1;
reg[7:0] input_2_address0;
reg input_2_ce0;
reg[7:0] input_2_address1;
reg input_2_ce1;
reg[7:0] input_3_address0;
reg input_3_ce0;
reg[7:0] input_3_address1;
reg input_3_ce1;
reg[7:0] input_4_address0;
reg input_4_ce0;
reg[7:0] input_4_address1;
reg input_4_ce1;
reg conv_out_ce0;
reg conv_out_we0;

(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [2:0] conv_1_weights_0_1_address0;
reg    conv_1_weights_0_1_ce0;
wire   [31:0] conv_1_weights_0_1_q0;
wire   [2:0] conv_1_weights_0_2_address0;
reg    conv_1_weights_0_2_ce0;
wire   [31:0] conv_1_weights_0_2_q0;
wire   [2:0] conv_1_weights_1_0_address0;
reg    conv_1_weights_1_0_ce0;
wire   [31:0] conv_1_weights_1_0_q0;
wire   [2:0] conv_1_weights_1_1_address0;
reg    conv_1_weights_1_1_ce0;
wire   [31:0] conv_1_weights_1_1_q0;
wire   [2:0] conv_1_weights_1_2_address0;
reg    conv_1_weights_1_2_ce0;
wire   [31:0] conv_1_weights_1_2_q0;
wire   [2:0] conv_1_weights_2_0_address0;
reg    conv_1_weights_2_0_ce0;
wire   [31:0] conv_1_weights_2_0_q0;
wire   [2:0] conv_1_weights_2_1_address0;
reg    conv_1_weights_2_1_ce0;
wire   [31:0] conv_1_weights_2_1_q0;
wire   [2:0] conv_1_weights_2_2_address0;
reg    conv_1_weights_2_2_ce0;
wire   [31:0] conv_1_weights_2_2_q0;
wire   [2:0] conv_1_bias_address0;
reg    conv_1_bias_ce0;
wire   [31:0] conv_1_bias_q0;
wire   [2:0] conv_1_weights_0_0_address0;
reg    conv_1_weights_0_0_ce0;
wire   [31:0] conv_1_weights_0_0_q0;
reg   [11:0] indvar_flatten66_reg_681;
reg   [4:0] r_0_reg_693;
reg   [4:0] r_0_reg_693_pp0_iter1_reg;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state4_pp0_stage0_iter1;
wire    ap_block_state6_pp0_stage0_iter2;
wire    ap_block_state8_pp0_stage0_iter3;
wire    ap_block_state10_pp0_stage0_iter4;
wire    ap_block_state12_pp0_stage0_iter5;
wire    ap_block_state14_pp0_stage0_iter6;
wire    ap_block_state16_pp0_stage0_iter7;
wire    ap_block_state18_pp0_stage0_iter8;
wire    ap_block_state20_pp0_stage0_iter9;
wire    ap_block_state22_pp0_stage0_iter10;
wire    ap_block_state24_pp0_stage0_iter11;
wire    ap_block_state26_pp0_stage0_iter12;
wire    ap_block_state28_pp0_stage0_iter13;
wire    ap_block_state30_pp0_stage0_iter14;
wire    ap_block_state32_pp0_stage0_iter15;
wire    ap_block_state34_pp0_stage0_iter16;
wire    ap_block_state36_pp0_stage0_iter17;
wire    ap_block_state38_pp0_stage0_iter18;
wire    ap_block_state40_pp0_stage0_iter19;
wire    ap_block_state42_pp0_stage0_iter20;
wire    ap_block_state44_pp0_stage0_iter21;
wire    ap_block_state46_pp0_stage0_iter22;
wire    ap_block_state48_pp0_stage0_iter23;
wire    ap_block_state50_pp0_stage0_iter24;
wire    ap_block_state52_pp0_stage0_iter25;
wire    ap_block_state54_pp0_stage0_iter26;
wire    ap_block_pp0_stage0_11001;
reg   [4:0] r_0_reg_693_pp0_iter2_reg;
reg   [4:0] r_0_reg_693_pp0_iter3_reg;
reg   [7:0] indvar_flatten_reg_705;
reg   [4:0] c_0_reg_717;
reg   [2:0] f_0_reg_728;
reg   [31:0] phi_ln23_7_reg_819;
wire    ap_CS_fsm_pp0_stage1;
reg    ap_enable_reg_pp0_iter4;
wire    ap_block_state3_pp0_stage1_iter0;
wire    ap_block_state5_pp0_stage1_iter1;
wire    ap_block_state7_pp0_stage1_iter2;
wire    ap_block_state9_pp0_stage1_iter3;
wire    ap_block_state11_pp0_stage1_iter4;
wire    ap_block_state13_pp0_stage1_iter5;
wire    ap_block_state15_pp0_stage1_iter6;
wire    ap_block_state17_pp0_stage1_iter7;
wire    ap_block_state19_pp0_stage1_iter8;
wire    ap_block_state21_pp0_stage1_iter9;
wire    ap_block_state23_pp0_stage1_iter10;
wire    ap_block_state25_pp0_stage1_iter11;
wire    ap_block_state27_pp0_stage1_iter12;
wire    ap_block_state29_pp0_stage1_iter13;
wire    ap_block_state31_pp0_stage1_iter14;
wire    ap_block_state33_pp0_stage1_iter15;
wire    ap_block_state35_pp0_stage1_iter16;
wire    ap_block_state37_pp0_stage1_iter17;
wire    ap_block_state39_pp0_stage1_iter18;
wire    ap_block_state41_pp0_stage1_iter19;
wire    ap_block_state43_pp0_stage1_iter20;
wire    ap_block_state45_pp0_stage1_iter21;
wire    ap_block_state47_pp0_stage1_iter22;
wire    ap_block_state49_pp0_stage1_iter23;
wire    ap_block_state51_pp0_stage1_iter24;
wire    ap_block_state53_pp0_stage1_iter25;
wire    ap_block_state55_pp0_stage1_iter26;
wire    ap_block_pp0_stage1_11001;
reg   [0:0] icmp_ln8_reg_1686;
reg   [0:0] icmp_ln8_reg_1686_pp0_iter4_reg;
reg   [3:0] trunc_ln30_reg_1731;
reg    ap_enable_reg_pp0_iter5;
wire   [4:0] r_fu_1049_p2;
reg   [4:0] r_reg_1681;
reg   [4:0] r_reg_1681_pp0_iter1_reg;
reg   [4:0] r_reg_1681_pp0_iter2_reg;
reg   [4:0] r_reg_1681_pp0_iter3_reg;
wire   [0:0] icmp_ln8_fu_1055_p2;
reg   [0:0] icmp_ln8_reg_1686_pp0_iter1_reg;
reg   [0:0] icmp_ln8_reg_1686_pp0_iter2_reg;
reg   [0:0] icmp_ln8_reg_1686_pp0_iter3_reg;
reg   [0:0] icmp_ln8_reg_1686_pp0_iter5_reg;
reg   [0:0] icmp_ln8_reg_1686_pp0_iter6_reg;
reg   [0:0] icmp_ln8_reg_1686_pp0_iter7_reg;
reg   [0:0] icmp_ln8_reg_1686_pp0_iter8_reg;
reg   [0:0] icmp_ln8_reg_1686_pp0_iter9_reg;
reg   [0:0] icmp_ln8_reg_1686_pp0_iter10_reg;
reg   [0:0] icmp_ln8_reg_1686_pp0_iter11_reg;
reg   [0:0] icmp_ln8_reg_1686_pp0_iter12_reg;
reg   [0:0] icmp_ln8_reg_1686_pp0_iter13_reg;
reg   [0:0] icmp_ln8_reg_1686_pp0_iter14_reg;
reg   [0:0] icmp_ln8_reg_1686_pp0_iter15_reg;
reg   [0:0] icmp_ln8_reg_1686_pp0_iter16_reg;
reg   [0:0] icmp_ln8_reg_1686_pp0_iter17_reg;
reg   [0:0] icmp_ln8_reg_1686_pp0_iter18_reg;
reg   [0:0] icmp_ln8_reg_1686_pp0_iter19_reg;
reg   [0:0] icmp_ln8_reg_1686_pp0_iter20_reg;
reg   [0:0] icmp_ln8_reg_1686_pp0_iter21_reg;
reg   [0:0] icmp_ln8_reg_1686_pp0_iter22_reg;
reg   [0:0] icmp_ln8_reg_1686_pp0_iter23_reg;
reg   [0:0] icmp_ln8_reg_1686_pp0_iter24_reg;
reg   [0:0] icmp_ln8_reg_1686_pp0_iter25_reg;
reg   [0:0] icmp_ln8_reg_1686_pp0_iter26_reg;
wire   [0:0] icmp_ln11_fu_1061_p2;
reg   [0:0] icmp_ln11_reg_1690;
reg   [0:0] icmp_ln11_reg_1690_pp0_iter1_reg;
reg   [0:0] icmp_ln11_reg_1690_pp0_iter2_reg;
reg   [0:0] icmp_ln11_reg_1690_pp0_iter3_reg;
wire   [4:0] select_ln30_1_fu_1067_p3;
reg   [4:0] select_ln30_1_reg_1703;
reg    ap_enable_reg_pp0_iter0;
reg   [4:0] select_ln30_1_reg_1703_pp0_iter1_reg;
reg   [4:0] select_ln30_1_reg_1703_pp0_iter2_reg;
reg   [4:0] select_ln30_1_reg_1703_pp0_iter3_reg;
reg   [4:0] select_ln30_1_reg_1703_pp0_iter4_reg;
wire   [11:0] add_ln8_fu_1081_p2;
reg   [11:0] add_ln8_reg_1710;
wire   [7:0] select_ln11_fu_1093_p3;
reg   [7:0] select_ln11_reg_1715;
reg   [3:0] tmp_14_reg_1720;
reg   [3:0] tmp_16_reg_1725;
wire   [3:0] trunc_ln30_fu_1225_p1;
wire   [2:0] select_ln30_7_fu_1376_p3;
reg   [2:0] select_ln30_7_reg_1735;
wire   [4:0] select_ln30_8_fu_1384_p3;
reg   [4:0] select_ln30_8_reg_1741;
wire   [8:0] add_ln23_12_fu_1522_p2;
reg   [8:0] add_ln23_12_reg_1897;
wire   [8:0] add_ln23_13_fu_1528_p2;
reg   [8:0] add_ln23_13_reg_1902;
wire   [8:0] add_ln23_14_fu_1534_p2;
reg   [8:0] add_ln23_14_reg_1907;
wire   [63:0] zext_ln23_fu_1540_p1;
reg   [63:0] zext_ln23_reg_1912;
reg   [63:0] zext_ln23_reg_1912_pp0_iter5_reg;
reg   [63:0] zext_ln23_reg_1912_pp0_iter6_reg;
reg   [63:0] zext_ln23_reg_1912_pp0_iter7_reg;
reg   [63:0] zext_ln23_reg_1912_pp0_iter8_reg;
reg   [63:0] zext_ln23_reg_1912_pp0_iter9_reg;
reg   [63:0] zext_ln23_reg_1912_pp0_iter10_reg;
reg   [63:0] zext_ln23_reg_1912_pp0_iter11_reg;
reg   [63:0] zext_ln23_reg_1912_pp0_iter12_reg;
reg   [63:0] zext_ln23_reg_1912_pp0_iter13_reg;
reg   [63:0] zext_ln23_reg_1912_pp0_iter14_reg;
reg   [63:0] zext_ln23_reg_1912_pp0_iter15_reg;
reg   [63:0] zext_ln23_reg_1912_pp0_iter16_reg;
reg   [63:0] zext_ln23_reg_1912_pp0_iter17_reg;
reg   [63:0] zext_ln23_reg_1912_pp0_iter18_reg;
reg   [63:0] zext_ln23_reg_1912_pp0_iter19_reg;
reg   [63:0] zext_ln23_reg_1912_pp0_iter20_reg;
reg   [63:0] zext_ln23_reg_1912_pp0_iter21_reg;
reg   [63:0] zext_ln23_reg_1912_pp0_iter22_reg;
reg   [63:0] zext_ln23_reg_1912_pp0_iter23_reg;
reg   [31:0] conv_1_weights_0_0_l_reg_2021;
reg   [31:0] conv_1_weights_0_1_l_reg_2026;
reg   [31:0] conv_1_weights_1_0_l_reg_2031;
reg   [31:0] conv_1_weights_1_1_l_reg_2036;
reg   [31:0] conv_1_weights_2_0_l_reg_2041;
wire   [2:0] f_fu_1573_p2;
reg   [2:0] f_reg_2046;
reg   [11:0] conv_out_addr_reg_2051;
reg   [11:0] conv_out_addr_reg_2051_pp0_iter6_reg;
reg   [11:0] conv_out_addr_reg_2051_pp0_iter7_reg;
reg   [11:0] conv_out_addr_reg_2051_pp0_iter8_reg;
reg   [11:0] conv_out_addr_reg_2051_pp0_iter9_reg;
reg   [11:0] conv_out_addr_reg_2051_pp0_iter10_reg;
reg   [11:0] conv_out_addr_reg_2051_pp0_iter11_reg;
reg   [11:0] conv_out_addr_reg_2051_pp0_iter12_reg;
reg   [11:0] conv_out_addr_reg_2051_pp0_iter13_reg;
reg   [11:0] conv_out_addr_reg_2051_pp0_iter14_reg;
reg   [11:0] conv_out_addr_reg_2051_pp0_iter15_reg;
reg   [11:0] conv_out_addr_reg_2051_pp0_iter16_reg;
reg   [11:0] conv_out_addr_reg_2051_pp0_iter17_reg;
reg   [11:0] conv_out_addr_reg_2051_pp0_iter18_reg;
reg   [11:0] conv_out_addr_reg_2051_pp0_iter19_reg;
reg   [11:0] conv_out_addr_reg_2051_pp0_iter20_reg;
reg   [11:0] conv_out_addr_reg_2051_pp0_iter21_reg;
reg   [11:0] conv_out_addr_reg_2051_pp0_iter22_reg;
reg   [11:0] conv_out_addr_reg_2051_pp0_iter23_reg;
reg   [11:0] conv_out_addr_reg_2051_pp0_iter24_reg;
reg   [11:0] conv_out_addr_reg_2051_pp0_iter25_reg;
reg   [11:0] conv_out_addr_reg_2051_pp0_iter26_reg;
wire   [31:0] grp_fu_905_p2;
reg   [31:0] tmp_8_reg_2076;
wire   [31:0] grp_fu_910_p2;
reg   [31:0] tmp_0_1_reg_2081;
reg   [31:0] tmp_0_1_reg_2081_pp0_iter6_reg;
reg   [31:0] tmp_0_1_reg_2081_pp0_iter7_reg;
wire   [31:0] grp_fu_915_p2;
reg   [31:0] tmp_1_reg_2091;
reg   [31:0] tmp_1_reg_2091_pp0_iter6_reg;
reg   [31:0] tmp_1_reg_2091_pp0_iter7_reg;
reg   [31:0] tmp_1_reg_2091_pp0_iter8_reg;
reg   [31:0] tmp_1_reg_2091_pp0_iter9_reg;
reg   [31:0] tmp_1_reg_2091_pp0_iter10_reg;
reg   [31:0] tmp_1_reg_2091_pp0_iter11_reg;
wire   [31:0] grp_fu_920_p2;
reg   [31:0] tmp_1_1_reg_2096;
reg   [31:0] tmp_1_1_reg_2096_pp0_iter6_reg;
reg   [31:0] tmp_1_1_reg_2096_pp0_iter7_reg;
reg   [31:0] tmp_1_1_reg_2096_pp0_iter8_reg;
reg   [31:0] tmp_1_1_reg_2096_pp0_iter9_reg;
reg   [31:0] tmp_1_1_reg_2096_pp0_iter10_reg;
reg   [31:0] tmp_1_1_reg_2096_pp0_iter11_reg;
reg   [31:0] tmp_1_1_reg_2096_pp0_iter12_reg;
reg   [31:0] tmp_1_1_reg_2096_pp0_iter13_reg;
wire   [31:0] grp_fu_925_p2;
reg   [31:0] tmp_2_reg_2106;
reg   [31:0] tmp_2_reg_2106_pp0_iter6_reg;
reg   [31:0] tmp_2_reg_2106_pp0_iter7_reg;
reg   [31:0] tmp_2_reg_2106_pp0_iter8_reg;
reg   [31:0] tmp_2_reg_2106_pp0_iter9_reg;
reg   [31:0] tmp_2_reg_2106_pp0_iter10_reg;
reg   [31:0] tmp_2_reg_2106_pp0_iter11_reg;
reg   [31:0] tmp_2_reg_2106_pp0_iter12_reg;
reg   [31:0] tmp_2_reg_2106_pp0_iter13_reg;
reg   [31:0] tmp_2_reg_2106_pp0_iter14_reg;
reg   [31:0] tmp_2_reg_2106_pp0_iter15_reg;
reg   [31:0] tmp_2_reg_2106_pp0_iter16_reg;
reg   [31:0] tmp_2_reg_2106_pp0_iter17_reg;
reg   [31:0] tmp_0_2_reg_2121;
reg    ap_enable_reg_pp0_iter6;
reg   [31:0] tmp_0_2_reg_2121_pp0_iter7_reg;
reg   [31:0] tmp_0_2_reg_2121_pp0_iter8_reg;
reg   [31:0] tmp_0_2_reg_2121_pp0_iter9_reg;
reg   [31:0] tmp_1_2_reg_2126;
reg   [31:0] tmp_1_2_reg_2126_pp0_iter7_reg;
reg   [31:0] tmp_1_2_reg_2126_pp0_iter8_reg;
reg   [31:0] tmp_1_2_reg_2126_pp0_iter9_reg;
reg   [31:0] tmp_1_2_reg_2126_pp0_iter10_reg;
reg   [31:0] tmp_1_2_reg_2126_pp0_iter11_reg;
reg   [31:0] tmp_1_2_reg_2126_pp0_iter12_reg;
reg   [31:0] tmp_1_2_reg_2126_pp0_iter13_reg;
reg   [31:0] tmp_1_2_reg_2126_pp0_iter14_reg;
reg   [31:0] tmp_1_2_reg_2126_pp0_iter15_reg;
reg   [31:0] tmp_1_2_reg_2126_pp0_iter16_reg;
reg   [31:0] tmp_2_1_reg_2131;
reg   [31:0] tmp_2_1_reg_2131_pp0_iter7_reg;
reg   [31:0] tmp_2_1_reg_2131_pp0_iter8_reg;
reg   [31:0] tmp_2_1_reg_2131_pp0_iter9_reg;
reg   [31:0] tmp_2_1_reg_2131_pp0_iter10_reg;
reg   [31:0] tmp_2_1_reg_2131_pp0_iter11_reg;
reg   [31:0] tmp_2_1_reg_2131_pp0_iter12_reg;
reg   [31:0] tmp_2_1_reg_2131_pp0_iter13_reg;
reg   [31:0] tmp_2_1_reg_2131_pp0_iter14_reg;
reg   [31:0] tmp_2_1_reg_2131_pp0_iter15_reg;
reg   [31:0] tmp_2_1_reg_2131_pp0_iter16_reg;
reg   [31:0] tmp_2_1_reg_2131_pp0_iter17_reg;
reg   [31:0] tmp_2_1_reg_2131_pp0_iter18_reg;
reg   [31:0] tmp_2_1_reg_2131_pp0_iter19_reg;
reg   [31:0] tmp_2_1_reg_2131_pp0_iter20_reg;
reg   [31:0] tmp_2_2_reg_2136;
reg   [31:0] tmp_2_2_reg_2136_pp0_iter7_reg;
reg   [31:0] tmp_2_2_reg_2136_pp0_iter8_reg;
reg   [31:0] tmp_2_2_reg_2136_pp0_iter9_reg;
reg   [31:0] tmp_2_2_reg_2136_pp0_iter10_reg;
reg   [31:0] tmp_2_2_reg_2136_pp0_iter11_reg;
reg   [31:0] tmp_2_2_reg_2136_pp0_iter12_reg;
reg   [31:0] tmp_2_2_reg_2136_pp0_iter13_reg;
reg   [31:0] tmp_2_2_reg_2136_pp0_iter14_reg;
reg   [31:0] tmp_2_2_reg_2136_pp0_iter15_reg;
reg   [31:0] tmp_2_2_reg_2136_pp0_iter16_reg;
reg   [31:0] tmp_2_2_reg_2136_pp0_iter17_reg;
reg   [31:0] tmp_2_2_reg_2136_pp0_iter18_reg;
reg   [31:0] tmp_2_2_reg_2136_pp0_iter19_reg;
reg   [31:0] tmp_2_2_reg_2136_pp0_iter20_reg;
reg   [31:0] tmp_2_2_reg_2136_pp0_iter21_reg;
reg   [31:0] tmp_2_2_reg_2136_pp0_iter22_reg;
wire   [31:0] grp_fu_883_p2;
reg   [31:0] w_sum_4_reg_2141;
reg    ap_enable_reg_pp0_iter7;
wire   [31:0] grp_fu_888_p2;
reg   [31:0] w_sum_4_0_1_reg_2146;
reg    ap_enable_reg_pp0_iter9;
wire   [31:0] grp_fu_892_p2;
reg   [31:0] w_sum_4_0_2_reg_2151;
reg    ap_enable_reg_pp0_iter11;
wire   [31:0] grp_fu_896_p2;
reg   [31:0] w_sum_4_1_reg_2156;
reg    ap_enable_reg_pp0_iter13;
wire   [31:0] grp_fu_900_p2;
reg   [31:0] w_sum_4_1_1_reg_2161;
reg    ap_enable_reg_pp0_iter15;
reg   [31:0] w_sum_4_1_2_reg_2166;
reg    ap_enable_reg_pp0_iter18;
reg   [31:0] w_sum_4_2_reg_2171;
reg    ap_enable_reg_pp0_iter20;
reg   [31:0] w_sum_4_2_1_reg_2176;
reg    ap_enable_reg_pp0_iter22;
reg   [31:0] w_sum_4_2_2_reg_2181;
reg    ap_enable_reg_pp0_iter24;
reg   [31:0] w_sum_reg_2196;
reg    ap_enable_reg_pp0_iter26;
wire    ap_block_pp0_stage1_subdone;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_condition_pp0_exit_iter4_state10;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter19;
reg    ap_enable_reg_pp0_iter21;
reg    ap_enable_reg_pp0_iter23;
reg    ap_enable_reg_pp0_iter25;
reg   [11:0] ap_phi_mux_indvar_flatten66_phi_fu_685_p4;
wire    ap_block_pp0_stage0;
reg   [4:0] ap_phi_mux_r_0_phi_fu_697_p4;
reg   [7:0] ap_phi_mux_indvar_flatten_phi_fu_709_p4;
reg   [4:0] ap_phi_mux_c_0_phi_fu_721_p4;
reg   [2:0] ap_phi_mux_f_0_phi_fu_732_p4;
wire   [31:0] ap_phi_reg_pp0_iter0_phi_ln23_reg_739;
reg   [31:0] ap_phi_reg_pp0_iter1_phi_ln23_reg_739;
reg   [31:0] ap_phi_reg_pp0_iter2_phi_ln23_reg_739;
reg   [31:0] ap_phi_reg_pp0_iter3_phi_ln23_reg_739;
reg   [31:0] ap_phi_reg_pp0_iter4_phi_ln23_reg_739;
reg   [31:0] ap_phi_reg_pp0_iter5_phi_ln23_reg_739;
wire   [31:0] ap_phi_reg_pp0_iter0_phi_ln23_1_reg_755;
reg   [31:0] ap_phi_reg_pp0_iter1_phi_ln23_1_reg_755;
reg   [31:0] ap_phi_reg_pp0_iter2_phi_ln23_1_reg_755;
reg   [31:0] ap_phi_reg_pp0_iter3_phi_ln23_1_reg_755;
reg   [31:0] ap_phi_reg_pp0_iter4_phi_ln23_1_reg_755;
reg   [31:0] ap_phi_reg_pp0_iter5_phi_ln23_1_reg_755;
wire   [31:0] ap_phi_reg_pp0_iter0_phi_ln23_3_reg_771;
reg   [31:0] ap_phi_reg_pp0_iter1_phi_ln23_3_reg_771;
reg   [31:0] ap_phi_reg_pp0_iter2_phi_ln23_3_reg_771;
reg   [31:0] ap_phi_reg_pp0_iter3_phi_ln23_3_reg_771;
reg   [31:0] ap_phi_reg_pp0_iter4_phi_ln23_3_reg_771;
reg   [31:0] ap_phi_reg_pp0_iter5_phi_ln23_3_reg_771;
wire   [31:0] ap_phi_reg_pp0_iter0_phi_ln23_4_reg_787;
reg   [31:0] ap_phi_reg_pp0_iter1_phi_ln23_4_reg_787;
reg   [31:0] ap_phi_reg_pp0_iter2_phi_ln23_4_reg_787;
reg   [31:0] ap_phi_reg_pp0_iter3_phi_ln23_4_reg_787;
reg   [31:0] ap_phi_reg_pp0_iter4_phi_ln23_4_reg_787;
reg   [31:0] ap_phi_reg_pp0_iter5_phi_ln23_4_reg_787;
wire   [31:0] ap_phi_reg_pp0_iter0_phi_ln23_6_reg_803;
reg   [31:0] ap_phi_reg_pp0_iter1_phi_ln23_6_reg_803;
reg   [31:0] ap_phi_reg_pp0_iter2_phi_ln23_6_reg_803;
reg   [31:0] ap_phi_reg_pp0_iter3_phi_ln23_6_reg_803;
reg   [31:0] ap_phi_reg_pp0_iter4_phi_ln23_6_reg_803;
reg   [31:0] ap_phi_reg_pp0_iter5_phi_ln23_6_reg_803;
wire   [31:0] ap_phi_reg_pp0_iter0_phi_ln23_7_reg_819;
reg   [31:0] ap_phi_reg_pp0_iter1_phi_ln23_7_reg_819;
reg   [31:0] ap_phi_reg_pp0_iter2_phi_ln23_7_reg_819;
reg   [31:0] ap_phi_reg_pp0_iter3_phi_ln23_7_reg_819;
reg   [31:0] ap_phi_reg_pp0_iter4_phi_ln23_7_reg_819;
reg   [31:0] ap_phi_reg_pp0_iter5_phi_ln23_7_reg_819;
wire   [31:0] ap_phi_reg_pp0_iter0_phi_ln23_2_reg_835;
reg   [31:0] ap_phi_reg_pp0_iter1_phi_ln23_2_reg_835;
reg   [31:0] ap_phi_reg_pp0_iter2_phi_ln23_2_reg_835;
reg   [31:0] ap_phi_reg_pp0_iter3_phi_ln23_2_reg_835;
reg   [31:0] ap_phi_reg_pp0_iter4_phi_ln23_2_reg_835;
reg   [31:0] ap_phi_reg_pp0_iter5_phi_ln23_2_reg_835;
wire   [31:0] ap_phi_reg_pp0_iter0_phi_ln23_5_reg_851;
reg   [31:0] ap_phi_reg_pp0_iter1_phi_ln23_5_reg_851;
reg   [31:0] ap_phi_reg_pp0_iter2_phi_ln23_5_reg_851;
reg   [31:0] ap_phi_reg_pp0_iter3_phi_ln23_5_reg_851;
reg   [31:0] ap_phi_reg_pp0_iter4_phi_ln23_5_reg_851;
reg   [31:0] ap_phi_reg_pp0_iter5_phi_ln23_5_reg_851;
wire   [31:0] ap_phi_reg_pp0_iter0_phi_ln23_8_reg_867;
reg   [31:0] ap_phi_reg_pp0_iter1_phi_ln23_8_reg_867;
reg   [31:0] ap_phi_reg_pp0_iter2_phi_ln23_8_reg_867;
reg   [31:0] ap_phi_reg_pp0_iter3_phi_ln23_8_reg_867;
reg   [31:0] ap_phi_reg_pp0_iter4_phi_ln23_8_reg_867;
reg   [31:0] ap_phi_reg_pp0_iter5_phi_ln23_8_reg_867;
wire  signed [63:0] sext_ln23_4_fu_1402_p1;
wire   [63:0] zext_ln23_7_fu_1417_p1;
wire   [63:0] zext_ln23_8_fu_1432_p1;
wire  signed [63:0] sext_ln23_5_fu_1465_p1;
wire   [63:0] zext_ln23_9_fu_1480_p1;
wire   [63:0] zext_ln23_10_fu_1495_p1;
wire   [63:0] zext_ln23_11_fu_1549_p1;
wire    ap_block_pp0_stage1;
wire   [63:0] zext_ln23_12_fu_1557_p1;
wire   [63:0] zext_ln23_13_fu_1565_p1;
wire   [63:0] zext_ln30_8_fu_1617_p1;
reg   [31:0] grp_fu_883_p0;
reg   [31:0] grp_fu_883_p1;
reg   [31:0] grp_fu_888_p0;
reg   [31:0] grp_fu_888_p1;
reg   [31:0] grp_fu_892_p0;
reg   [31:0] grp_fu_892_p1;
reg   [31:0] grp_fu_896_p0;
reg   [31:0] grp_fu_896_p1;
reg   [31:0] grp_fu_900_p0;
reg   [31:0] grp_fu_900_p1;
reg   [31:0] grp_fu_905_p0;
reg   [31:0] grp_fu_905_p1;
reg   [31:0] grp_fu_910_p0;
reg   [31:0] grp_fu_910_p1;
reg   [31:0] grp_fu_915_p0;
reg   [31:0] grp_fu_915_p1;
reg   [31:0] grp_fu_920_p0;
reg   [31:0] grp_fu_920_p1;
wire   [4:0] grp_fu_1075_p0;
wire   [3:0] grp_fu_1075_p1;
wire   [7:0] add_ln11_fu_1087_p2;
wire   [4:0] add_ln23_fu_1100_p2;
wire   [4:0] mul_ln23_2_fu_1110_p1;
wire   [11:0] mul_ln23_2_fu_1110_p2;
wire   [4:0] select_ln30_4_fu_1126_p3;
wire   [4:0] add_ln30_fu_1133_p2;
wire   [4:0] mul_ln30_1_fu_1143_p1;
wire   [11:0] mul_ln30_1_fu_1143_p2;
wire   [4:0] mul_ln23_fu_1163_p0;
wire   [11:0] mul_ln23_fu_1163_p2;
wire   [3:0] tmp_11_fu_1169_p4;
wire   [4:0] mul_ln23_1_fu_1186_p0;
wire   [11:0] mul_ln23_1_fu_1186_p2;
wire   [3:0] tmp_12_fu_1192_p4;
wire   [3:0] grp_fu_1075_p2;
wire  signed [4:0] sext_ln23_1_fu_1202_p1;
wire  signed [4:0] sext_ln23_fu_1179_p1;
wire   [4:0] select_ln30_2_fu_1229_p3;
wire   [3:0] trunc_ln23_fu_1236_p1;
wire   [6:0] tmp_13_fu_1248_p3;
wire   [8:0] p_shl1_cast_fu_1240_p3;
wire   [8:0] zext_ln23_3_fu_1256_p1;
wire  signed [4:0] sext_ln23_2_fu_1266_p1;
wire   [4:0] select_ln30_3_fu_1269_p3;
wire   [3:0] trunc_ln23_1_fu_1276_p1;
wire   [6:0] tmp_15_fu_1288_p3;
wire   [8:0] p_shl9_cast_fu_1280_p3;
wire   [8:0] zext_ln23_5_fu_1296_p1;
wire   [5:0] tmp_18_fu_1313_p3;
wire  signed [6:0] sext_ln23_3_fu_1320_p1;
wire   [8:0] tmp_17_fu_1306_p3;
wire   [8:0] zext_ln23_6_fu_1324_p1;
wire   [4:0] c_fu_1206_p2;
wire   [4:0] add_ln23_1_fu_1212_p2;
wire   [0:0] icmp_ln14_fu_1353_p2;
wire   [0:0] xor_ln30_fu_1348_p2;
wire   [4:0] select_ln30_fu_1218_p3;
wire   [0:0] and_ln30_fu_1359_p2;
wire   [0:0] or_ln30_fu_1371_p2;
wire   [4:0] add_ln23_3_fu_1365_p2;
wire   [8:0] sub_ln23_2_fu_1328_p2;
wire   [8:0] zext_ln30_3_fu_1392_p1;
wire   [8:0] add_ln23_4_fu_1396_p2;
wire   [8:0] sub_ln23_1_fu_1300_p2;
wire   [8:0] add_ln23_5_fu_1411_p2;
wire   [8:0] sub_ln23_fu_1260_p2;
wire   [8:0] add_ln23_6_fu_1426_p2;
wire   [4:0] add_ln23_7_fu_1441_p2;
wire   [4:0] select_ln30_5_fu_1334_p3;
wire   [4:0] select_ln30_9_fu_1447_p3;
wire   [8:0] zext_ln30_5_fu_1455_p1;
wire   [8:0] add_ln23_8_fu_1459_p2;
wire   [8:0] add_ln23_9_fu_1474_p2;
wire   [8:0] add_ln23_10_fu_1489_p2;
wire   [4:0] add_ln23_11_fu_1504_p2;
wire   [4:0] select_ln30_6_fu_1341_p3;
wire   [4:0] select_ln30_10_fu_1510_p3;
wire   [8:0] zext_ln30_6_fu_1518_p1;
wire   [9:0] grp_fu_1671_p3;
wire   [10:0] tmp_19_fu_1591_p3;
wire   [12:0] p_shl_cast_fu_1584_p3;
wire   [12:0] zext_ln30_4_fu_1598_p1;
wire   [12:0] sub_ln30_fu_1602_p2;
wire   [12:0] zext_ln30_7_fu_1608_p1;
wire   [12:0] add_ln30_2_fu_1611_p2;
wire   [31:0] bitcast_ln29_fu_1622_p1;
wire   [7:0] tmp_fu_1625_p4;
wire   [22:0] trunc_ln29_fu_1635_p1;
wire   [0:0] icmp_ln29_7_fu_1645_p2;
wire   [0:0] icmp_ln29_fu_1639_p2;
wire   [0:0] or_ln29_fu_1651_p2;
wire   [0:0] grp_fu_938_p2;
wire   [0:0] and_ln29_fu_1657_p2;
wire   [5:0] grp_fu_1671_p0;
wire   [4:0] grp_fu_1671_p1;
wire   [4:0] grp_fu_1671_p2;
wire    ap_block_pp0_stage0_00001;
wire    ap_CS_fsm_state56;
reg   [3:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire   [9:0] grp_fu_1671_p10;
wire   [9:0] grp_fu_1671_p20;
wire   [11:0] mul_ln23_1_fu_1186_p00;
wire   [11:0] mul_ln23_2_fu_1110_p10;
wire   [11:0] mul_ln23_fu_1163_p00;
wire   [11:0] mul_ln30_1_fu_1143_p10;
reg    ap_condition_289;
reg    ap_condition_253;
reg    ap_condition_1582;
reg    ap_condition_1588;
reg    ap_condition_1591;
reg    ap_condition_1596;
reg    ap_condition_1603;
reg    ap_condition_1607;
reg    ap_condition_1613;
reg    ap_condition_925;
reg    ap_condition_1618;
reg    ap_condition_1622;
reg    ap_condition_1625;
reg    ap_condition_1629;

// power-on initialization
initial begin
#0 ap_CS_fsm = 4'd1;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter20 = 1'b0;
#0 ap_enable_reg_pp0_iter22 = 1'b0;
#0 ap_enable_reg_pp0_iter24 = 1'b0;
#0 ap_enable_reg_pp0_iter26 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
#0 ap_enable_reg_pp0_iter21 = 1'b0;
#0 ap_enable_reg_pp0_iter23 = 1'b0;
#0 ap_enable_reg_pp0_iter25 = 1'b0;
end

conv_1_conv_1_weibkb #(
    .DataWidth( 32 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
conv_1_weights_0_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_1_weights_0_1_address0),
    .ce0(conv_1_weights_0_1_ce0),
    .q0(conv_1_weights_0_1_q0)
);

conv_1_conv_1_weicud #(
    .DataWidth( 32 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
conv_1_weights_0_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_1_weights_0_2_address0),
    .ce0(conv_1_weights_0_2_ce0),
    .q0(conv_1_weights_0_2_q0)
);

conv_1_conv_1_weidEe #(
    .DataWidth( 32 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
conv_1_weights_1_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_1_weights_1_0_address0),
    .ce0(conv_1_weights_1_0_ce0),
    .q0(conv_1_weights_1_0_q0)
);

conv_1_conv_1_weieOg #(
    .DataWidth( 32 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
conv_1_weights_1_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_1_weights_1_1_address0),
    .ce0(conv_1_weights_1_1_ce0),
    .q0(conv_1_weights_1_1_q0)
);

conv_1_conv_1_weifYi #(
    .DataWidth( 32 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
conv_1_weights_1_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_1_weights_1_2_address0),
    .ce0(conv_1_weights_1_2_ce0),
    .q0(conv_1_weights_1_2_q0)
);

conv_1_conv_1_weig8j #(
    .DataWidth( 32 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
conv_1_weights_2_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_1_weights_2_0_address0),
    .ce0(conv_1_weights_2_0_ce0),
    .q0(conv_1_weights_2_0_q0)
);

conv_1_conv_1_weihbi #(
    .DataWidth( 32 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
conv_1_weights_2_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_1_weights_2_1_address0),
    .ce0(conv_1_weights_2_1_ce0),
    .q0(conv_1_weights_2_1_q0)
);

conv_1_conv_1_weiibs #(
    .DataWidth( 32 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
conv_1_weights_2_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_1_weights_2_2_address0),
    .ce0(conv_1_weights_2_2_ce0),
    .q0(conv_1_weights_2_2_q0)
);

conv_1_conv_1_bias #(
    .DataWidth( 32 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
conv_1_bias_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_1_bias_address0),
    .ce0(conv_1_bias_ce0),
    .q0(conv_1_bias_q0)
);

conv_1_conv_1_weijbC #(
    .DataWidth( 32 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
conv_1_weights_0_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_1_weights_0_0_address0),
    .ce0(conv_1_weights_0_0_ce0),
    .q0(conv_1_weights_0_0_q0)
);

cnn_fadd_32ns_32nkbM #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
cnn_fadd_32ns_32nkbM_U1(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_883_p0),
    .din1(grp_fu_883_p1),
    .ce(1'b1),
    .dout(grp_fu_883_p2)
);

cnn_fadd_32ns_32nkbM #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
cnn_fadd_32ns_32nkbM_U2(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_888_p0),
    .din1(grp_fu_888_p1),
    .ce(1'b1),
    .dout(grp_fu_888_p2)
);

cnn_fadd_32ns_32nkbM #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
cnn_fadd_32ns_32nkbM_U3(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_892_p0),
    .din1(grp_fu_892_p1),
    .ce(1'b1),
    .dout(grp_fu_892_p2)
);

cnn_fadd_32ns_32nkbM #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
cnn_fadd_32ns_32nkbM_U4(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_896_p0),
    .din1(grp_fu_896_p1),
    .ce(1'b1),
    .dout(grp_fu_896_p2)
);

cnn_fadd_32ns_32nkbM #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
cnn_fadd_32ns_32nkbM_U5(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_900_p0),
    .din1(grp_fu_900_p1),
    .ce(1'b1),
    .dout(grp_fu_900_p2)
);

cnn_fmul_32ns_32nlbW #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
cnn_fmul_32ns_32nlbW_U6(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_905_p0),
    .din1(grp_fu_905_p1),
    .ce(1'b1),
    .dout(grp_fu_905_p2)
);

cnn_fmul_32ns_32nlbW #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
cnn_fmul_32ns_32nlbW_U7(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_910_p0),
    .din1(grp_fu_910_p1),
    .ce(1'b1),
    .dout(grp_fu_910_p2)
);

cnn_fmul_32ns_32nlbW #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
cnn_fmul_32ns_32nlbW_U8(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_915_p0),
    .din1(grp_fu_915_p1),
    .ce(1'b1),
    .dout(grp_fu_915_p2)
);

cnn_fmul_32ns_32nlbW #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
cnn_fmul_32ns_32nlbW_U9(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_920_p0),
    .din1(grp_fu_920_p1),
    .ce(1'b1),
    .dout(grp_fu_920_p2)
);

cnn_fmul_32ns_32nlbW #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
cnn_fmul_32ns_32nlbW_U10(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(conv_1_weights_2_0_l_reg_2041),
    .din1(ap_phi_reg_pp0_iter5_phi_ln23_6_reg_803),
    .ce(1'b1),
    .dout(grp_fu_925_p2)
);

cnn_fcmp_32ns_32nmb6 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
cnn_fcmp_32ns_32nmb6_U11(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_900_p2),
    .din1(32'd0),
    .ce(1'b1),
    .opcode(5'd2),
    .dout(grp_fu_938_p2)
);

cnn_urem_5ns_4ns_ncg #(
    .ID( 1 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 4 ))
cnn_urem_5ns_4ns_ncg_U12(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1075_p0),
    .din1(grp_fu_1075_p1),
    .ce(1'b1),
    .dout(grp_fu_1075_p2)
);

cnn_mac_muladd_6nocq #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 5 ),
    .dout_WIDTH( 10 ))
cnn_mac_muladd_6nocq_U13(
    .din0(grp_fu_1671_p0),
    .din1(grp_fu_1671_p1),
    .din2(grp_fu_1671_p2),
    .dout(grp_fu_1671_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (icmp_ln8_reg_1686 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter20 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter21 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter22 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter23 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter24 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter25 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter25 <= ap_enable_reg_pp0_iter24;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter26 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter26 <= ap_enable_reg_pp0_iter25;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter26 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            if ((1'b1 == ap_condition_pp0_exit_iter4_state10)) begin
                ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter3;
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_253)) begin
        if ((1'b1 == ap_condition_289)) begin
            ap_phi_reg_pp0_iter5_phi_ln23_1_reg_755 <= input_4_q1;
        end else if (((trunc_ln30_reg_1731 == 4'd3) & (icmp_ln8_reg_1686_pp0_iter4_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter5_phi_ln23_1_reg_755 <= input_3_q1;
        end else if (((trunc_ln30_reg_1731 == 4'd2) & (icmp_ln8_reg_1686_pp0_iter4_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter5_phi_ln23_1_reg_755 <= input_2_q1;
        end else if (((trunc_ln30_reg_1731 == 4'd1) & (icmp_ln8_reg_1686_pp0_iter4_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter5_phi_ln23_1_reg_755 <= input_1_q1;
        end else if (((trunc_ln30_reg_1731 == 4'd0) & (icmp_ln8_reg_1686_pp0_iter4_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter5_phi_ln23_1_reg_755 <= input_0_q1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter5_phi_ln23_1_reg_755 <= ap_phi_reg_pp0_iter4_phi_ln23_1_reg_755;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~(trunc_ln30_reg_1731 == 4'd0) & ~(trunc_ln30_reg_1731 == 4'd1) & ~(trunc_ln30_reg_1731 == 4'd2) & ~(trunc_ln30_reg_1731 == 4'd3) & (icmp_ln8_reg_1686_pp0_iter4_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter5_phi_ln23_2_reg_835 <= input_4_q0;
    end else if (((trunc_ln30_reg_1731 == 4'd3) & (icmp_ln8_reg_1686_pp0_iter4_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter5_phi_ln23_2_reg_835 <= input_3_q0;
    end else if (((trunc_ln30_reg_1731 == 4'd2) & (icmp_ln8_reg_1686_pp0_iter4_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter5_phi_ln23_2_reg_835 <= input_2_q0;
    end else if (((trunc_ln30_reg_1731 == 4'd1) & (icmp_ln8_reg_1686_pp0_iter4_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter5_phi_ln23_2_reg_835 <= input_1_q0;
    end else if (((trunc_ln30_reg_1731 == 4'd0) & (icmp_ln8_reg_1686_pp0_iter4_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter5_phi_ln23_2_reg_835 <= input_0_q0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_phi_reg_pp0_iter5_phi_ln23_2_reg_835 <= ap_phi_reg_pp0_iter4_phi_ln23_2_reg_835;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_253)) begin
        if ((1'b1 == ap_condition_289)) begin
            ap_phi_reg_pp0_iter5_phi_ln23_3_reg_771 <= input_0_q0;
        end else if (((trunc_ln30_reg_1731 == 4'd3) & (icmp_ln8_reg_1686_pp0_iter4_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter5_phi_ln23_3_reg_771 <= input_4_q0;
        end else if (((trunc_ln30_reg_1731 == 4'd2) & (icmp_ln8_reg_1686_pp0_iter4_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter5_phi_ln23_3_reg_771 <= input_3_q0;
        end else if (((trunc_ln30_reg_1731 == 4'd1) & (icmp_ln8_reg_1686_pp0_iter4_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter5_phi_ln23_3_reg_771 <= input_2_q0;
        end else if (((trunc_ln30_reg_1731 == 4'd0) & (icmp_ln8_reg_1686_pp0_iter4_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter5_phi_ln23_3_reg_771 <= input_1_q0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter5_phi_ln23_3_reg_771 <= ap_phi_reg_pp0_iter4_phi_ln23_3_reg_771;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_253)) begin
        if ((1'b1 == ap_condition_289)) begin
            ap_phi_reg_pp0_iter5_phi_ln23_4_reg_787 <= input_0_q1;
        end else if (((trunc_ln30_reg_1731 == 4'd3) & (icmp_ln8_reg_1686_pp0_iter4_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter5_phi_ln23_4_reg_787 <= input_4_q1;
        end else if (((trunc_ln30_reg_1731 == 4'd2) & (icmp_ln8_reg_1686_pp0_iter4_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter5_phi_ln23_4_reg_787 <= input_3_q1;
        end else if (((trunc_ln30_reg_1731 == 4'd1) & (icmp_ln8_reg_1686_pp0_iter4_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter5_phi_ln23_4_reg_787 <= input_2_q1;
        end else if (((trunc_ln30_reg_1731 == 4'd0) & (icmp_ln8_reg_1686_pp0_iter4_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter5_phi_ln23_4_reg_787 <= input_1_q1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter5_phi_ln23_4_reg_787 <= ap_phi_reg_pp0_iter4_phi_ln23_4_reg_787;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~(trunc_ln30_reg_1731 == 4'd0) & ~(trunc_ln30_reg_1731 == 4'd1) & ~(trunc_ln30_reg_1731 == 4'd2) & ~(trunc_ln30_reg_1731 == 4'd3) & (icmp_ln8_reg_1686_pp0_iter4_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter5_phi_ln23_5_reg_851 <= input_0_q0;
    end else if (((trunc_ln30_reg_1731 == 4'd3) & (icmp_ln8_reg_1686_pp0_iter4_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter5_phi_ln23_5_reg_851 <= input_4_q0;
    end else if (((trunc_ln30_reg_1731 == 4'd2) & (icmp_ln8_reg_1686_pp0_iter4_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter5_phi_ln23_5_reg_851 <= input_3_q0;
    end else if (((trunc_ln30_reg_1731 == 4'd1) & (icmp_ln8_reg_1686_pp0_iter4_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter5_phi_ln23_5_reg_851 <= input_2_q0;
    end else if (((trunc_ln30_reg_1731 == 4'd0) & (icmp_ln8_reg_1686_pp0_iter4_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter5_phi_ln23_5_reg_851 <= input_1_q0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_phi_reg_pp0_iter5_phi_ln23_5_reg_851 <= ap_phi_reg_pp0_iter4_phi_ln23_5_reg_851;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_253)) begin
        if ((1'b1 == ap_condition_289)) begin
            ap_phi_reg_pp0_iter5_phi_ln23_6_reg_803 <= input_1_q0;
        end else if (((trunc_ln30_reg_1731 == 4'd3) & (icmp_ln8_reg_1686_pp0_iter4_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter5_phi_ln23_6_reg_803 <= input_0_q0;
        end else if (((trunc_ln30_reg_1731 == 4'd2) & (icmp_ln8_reg_1686_pp0_iter4_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter5_phi_ln23_6_reg_803 <= input_4_q0;
        end else if (((trunc_ln30_reg_1731 == 4'd1) & (icmp_ln8_reg_1686_pp0_iter4_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter5_phi_ln23_6_reg_803 <= input_3_q0;
        end else if (((trunc_ln30_reg_1731 == 4'd0) & (icmp_ln8_reg_1686_pp0_iter4_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter5_phi_ln23_6_reg_803 <= input_2_q0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter5_phi_ln23_6_reg_803 <= ap_phi_reg_pp0_iter4_phi_ln23_6_reg_803;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_253)) begin
        if ((1'b1 == ap_condition_289)) begin
            ap_phi_reg_pp0_iter5_phi_ln23_7_reg_819 <= input_1_q1;
        end else if (((trunc_ln30_reg_1731 == 4'd3) & (icmp_ln8_reg_1686_pp0_iter4_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter5_phi_ln23_7_reg_819 <= input_0_q1;
        end else if (((trunc_ln30_reg_1731 == 4'd2) & (icmp_ln8_reg_1686_pp0_iter4_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter5_phi_ln23_7_reg_819 <= input_4_q1;
        end else if (((trunc_ln30_reg_1731 == 4'd1) & (icmp_ln8_reg_1686_pp0_iter4_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter5_phi_ln23_7_reg_819 <= input_3_q1;
        end else if (((trunc_ln30_reg_1731 == 4'd0) & (icmp_ln8_reg_1686_pp0_iter4_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter5_phi_ln23_7_reg_819 <= input_2_q1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter5_phi_ln23_7_reg_819 <= ap_phi_reg_pp0_iter4_phi_ln23_7_reg_819;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~(trunc_ln30_reg_1731 == 4'd0) & ~(trunc_ln30_reg_1731 == 4'd1) & ~(trunc_ln30_reg_1731 == 4'd2) & ~(trunc_ln30_reg_1731 == 4'd3) & (icmp_ln8_reg_1686_pp0_iter4_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter5_phi_ln23_8_reg_867 <= input_1_q0;
    end else if (((trunc_ln30_reg_1731 == 4'd3) & (icmp_ln8_reg_1686_pp0_iter4_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter5_phi_ln23_8_reg_867 <= input_0_q0;
    end else if (((trunc_ln30_reg_1731 == 4'd2) & (icmp_ln8_reg_1686_pp0_iter4_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter5_phi_ln23_8_reg_867 <= input_4_q0;
    end else if (((trunc_ln30_reg_1731 == 4'd1) & (icmp_ln8_reg_1686_pp0_iter4_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter5_phi_ln23_8_reg_867 <= input_3_q0;
    end else if (((trunc_ln30_reg_1731 == 4'd0) & (icmp_ln8_reg_1686_pp0_iter4_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter5_phi_ln23_8_reg_867 <= input_2_q0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_phi_reg_pp0_iter5_phi_ln23_8_reg_867 <= ap_phi_reg_pp0_iter4_phi_ln23_8_reg_867;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_253)) begin
        if ((1'b1 == ap_condition_289)) begin
            ap_phi_reg_pp0_iter5_phi_ln23_reg_739 <= input_4_q0;
        end else if (((trunc_ln30_reg_1731 == 4'd3) & (icmp_ln8_reg_1686_pp0_iter4_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter5_phi_ln23_reg_739 <= input_3_q0;
        end else if (((trunc_ln30_reg_1731 == 4'd2) & (icmp_ln8_reg_1686_pp0_iter4_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter5_phi_ln23_reg_739 <= input_2_q0;
        end else if (((trunc_ln30_reg_1731 == 4'd1) & (icmp_ln8_reg_1686_pp0_iter4_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter5_phi_ln23_reg_739 <= input_1_q0;
        end else if (((trunc_ln30_reg_1731 == 4'd0) & (icmp_ln8_reg_1686_pp0_iter4_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter5_phi_ln23_reg_739 <= input_0_q0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter5_phi_ln23_reg_739 <= ap_phi_reg_pp0_iter4_phi_ln23_reg_739;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln8_reg_1686_pp0_iter4_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        c_0_reg_717 <= select_ln30_8_reg_1741;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        c_0_reg_717 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln8_reg_1686_pp0_iter4_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        f_0_reg_728 <= f_reg_2046;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        f_0_reg_728 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln8_reg_1686 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        indvar_flatten66_reg_681 <= add_ln8_reg_1710;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        indvar_flatten66_reg_681 <= 12'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln8_reg_1686 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        indvar_flatten_reg_705 <= select_ln11_reg_1715;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        indvar_flatten_reg_705 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln8_reg_1686 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        r_0_reg_693 <= select_ln30_1_reg_1703;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        r_0_reg_693 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln8_reg_1686_pp0_iter3_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln23_12_reg_1897 <= add_ln23_12_fu_1522_p2;
        add_ln23_13_reg_1902 <= add_ln23_13_fu_1528_p2;
        add_ln23_14_reg_1907 <= add_ln23_14_fu_1534_p2;
        select_ln30_7_reg_1735 <= select_ln30_7_fu_1376_p3;
        trunc_ln30_reg_1731 <= trunc_ln30_fu_1225_p1;
        zext_ln23_reg_1912[2 : 0] <= zext_ln23_fu_1540_p1[2 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add_ln8_reg_1710 <= add_ln8_fu_1081_p2;
        ap_phi_reg_pp0_iter1_phi_ln23_1_reg_755 <= ap_phi_reg_pp0_iter0_phi_ln23_1_reg_755;
        ap_phi_reg_pp0_iter1_phi_ln23_2_reg_835 <= ap_phi_reg_pp0_iter0_phi_ln23_2_reg_835;
        ap_phi_reg_pp0_iter1_phi_ln23_3_reg_771 <= ap_phi_reg_pp0_iter0_phi_ln23_3_reg_771;
        ap_phi_reg_pp0_iter1_phi_ln23_4_reg_787 <= ap_phi_reg_pp0_iter0_phi_ln23_4_reg_787;
        ap_phi_reg_pp0_iter1_phi_ln23_5_reg_851 <= ap_phi_reg_pp0_iter0_phi_ln23_5_reg_851;
        ap_phi_reg_pp0_iter1_phi_ln23_6_reg_803 <= ap_phi_reg_pp0_iter0_phi_ln23_6_reg_803;
        ap_phi_reg_pp0_iter1_phi_ln23_7_reg_819 <= ap_phi_reg_pp0_iter0_phi_ln23_7_reg_819;
        ap_phi_reg_pp0_iter1_phi_ln23_8_reg_867 <= ap_phi_reg_pp0_iter0_phi_ln23_8_reg_867;
        ap_phi_reg_pp0_iter1_phi_ln23_reg_739 <= ap_phi_reg_pp0_iter0_phi_ln23_reg_739;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_phi_reg_pp0_iter2_phi_ln23_1_reg_755 <= ap_phi_reg_pp0_iter1_phi_ln23_1_reg_755;
        ap_phi_reg_pp0_iter2_phi_ln23_2_reg_835 <= ap_phi_reg_pp0_iter1_phi_ln23_2_reg_835;
        ap_phi_reg_pp0_iter2_phi_ln23_3_reg_771 <= ap_phi_reg_pp0_iter1_phi_ln23_3_reg_771;
        ap_phi_reg_pp0_iter2_phi_ln23_4_reg_787 <= ap_phi_reg_pp0_iter1_phi_ln23_4_reg_787;
        ap_phi_reg_pp0_iter2_phi_ln23_5_reg_851 <= ap_phi_reg_pp0_iter1_phi_ln23_5_reg_851;
        ap_phi_reg_pp0_iter2_phi_ln23_6_reg_803 <= ap_phi_reg_pp0_iter1_phi_ln23_6_reg_803;
        ap_phi_reg_pp0_iter2_phi_ln23_7_reg_819 <= ap_phi_reg_pp0_iter1_phi_ln23_7_reg_819;
        ap_phi_reg_pp0_iter2_phi_ln23_8_reg_867 <= ap_phi_reg_pp0_iter1_phi_ln23_8_reg_867;
        ap_phi_reg_pp0_iter2_phi_ln23_reg_739 <= ap_phi_reg_pp0_iter1_phi_ln23_reg_739;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_phi_reg_pp0_iter3_phi_ln23_1_reg_755 <= ap_phi_reg_pp0_iter2_phi_ln23_1_reg_755;
        ap_phi_reg_pp0_iter3_phi_ln23_2_reg_835 <= ap_phi_reg_pp0_iter2_phi_ln23_2_reg_835;
        ap_phi_reg_pp0_iter3_phi_ln23_3_reg_771 <= ap_phi_reg_pp0_iter2_phi_ln23_3_reg_771;
        ap_phi_reg_pp0_iter3_phi_ln23_4_reg_787 <= ap_phi_reg_pp0_iter2_phi_ln23_4_reg_787;
        ap_phi_reg_pp0_iter3_phi_ln23_5_reg_851 <= ap_phi_reg_pp0_iter2_phi_ln23_5_reg_851;
        ap_phi_reg_pp0_iter3_phi_ln23_6_reg_803 <= ap_phi_reg_pp0_iter2_phi_ln23_6_reg_803;
        ap_phi_reg_pp0_iter3_phi_ln23_7_reg_819 <= ap_phi_reg_pp0_iter2_phi_ln23_7_reg_819;
        ap_phi_reg_pp0_iter3_phi_ln23_8_reg_867 <= ap_phi_reg_pp0_iter2_phi_ln23_8_reg_867;
        ap_phi_reg_pp0_iter3_phi_ln23_reg_739 <= ap_phi_reg_pp0_iter2_phi_ln23_reg_739;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_phi_reg_pp0_iter4_phi_ln23_1_reg_755 <= ap_phi_reg_pp0_iter3_phi_ln23_1_reg_755;
        ap_phi_reg_pp0_iter4_phi_ln23_2_reg_835 <= ap_phi_reg_pp0_iter3_phi_ln23_2_reg_835;
        ap_phi_reg_pp0_iter4_phi_ln23_3_reg_771 <= ap_phi_reg_pp0_iter3_phi_ln23_3_reg_771;
        ap_phi_reg_pp0_iter4_phi_ln23_4_reg_787 <= ap_phi_reg_pp0_iter3_phi_ln23_4_reg_787;
        ap_phi_reg_pp0_iter4_phi_ln23_5_reg_851 <= ap_phi_reg_pp0_iter3_phi_ln23_5_reg_851;
        ap_phi_reg_pp0_iter4_phi_ln23_6_reg_803 <= ap_phi_reg_pp0_iter3_phi_ln23_6_reg_803;
        ap_phi_reg_pp0_iter4_phi_ln23_7_reg_819 <= ap_phi_reg_pp0_iter3_phi_ln23_7_reg_819;
        ap_phi_reg_pp0_iter4_phi_ln23_8_reg_867 <= ap_phi_reg_pp0_iter3_phi_ln23_8_reg_867;
        ap_phi_reg_pp0_iter4_phi_ln23_reg_739 <= ap_phi_reg_pp0_iter3_phi_ln23_reg_739;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln8_reg_1686_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        conv_1_weights_0_0_l_reg_2021 <= conv_1_weights_0_0_q0;
        conv_1_weights_0_1_l_reg_2026 <= conv_1_weights_0_1_q0;
        conv_1_weights_1_0_l_reg_2031 <= conv_1_weights_1_0_q0;
        conv_1_weights_1_1_l_reg_2036 <= conv_1_weights_1_1_q0;
        conv_1_weights_2_0_l_reg_2041 <= conv_1_weights_2_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln8_reg_1686_pp0_iter4_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv_out_addr_reg_2051 <= zext_ln30_8_fu_1617_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv_out_addr_reg_2051_pp0_iter10_reg <= conv_out_addr_reg_2051_pp0_iter9_reg;
        conv_out_addr_reg_2051_pp0_iter11_reg <= conv_out_addr_reg_2051_pp0_iter10_reg;
        conv_out_addr_reg_2051_pp0_iter12_reg <= conv_out_addr_reg_2051_pp0_iter11_reg;
        conv_out_addr_reg_2051_pp0_iter13_reg <= conv_out_addr_reg_2051_pp0_iter12_reg;
        conv_out_addr_reg_2051_pp0_iter14_reg <= conv_out_addr_reg_2051_pp0_iter13_reg;
        conv_out_addr_reg_2051_pp0_iter15_reg <= conv_out_addr_reg_2051_pp0_iter14_reg;
        conv_out_addr_reg_2051_pp0_iter16_reg <= conv_out_addr_reg_2051_pp0_iter15_reg;
        conv_out_addr_reg_2051_pp0_iter17_reg <= conv_out_addr_reg_2051_pp0_iter16_reg;
        conv_out_addr_reg_2051_pp0_iter18_reg <= conv_out_addr_reg_2051_pp0_iter17_reg;
        conv_out_addr_reg_2051_pp0_iter19_reg <= conv_out_addr_reg_2051_pp0_iter18_reg;
        conv_out_addr_reg_2051_pp0_iter20_reg <= conv_out_addr_reg_2051_pp0_iter19_reg;
        conv_out_addr_reg_2051_pp0_iter21_reg <= conv_out_addr_reg_2051_pp0_iter20_reg;
        conv_out_addr_reg_2051_pp0_iter22_reg <= conv_out_addr_reg_2051_pp0_iter21_reg;
        conv_out_addr_reg_2051_pp0_iter23_reg <= conv_out_addr_reg_2051_pp0_iter22_reg;
        conv_out_addr_reg_2051_pp0_iter24_reg <= conv_out_addr_reg_2051_pp0_iter23_reg;
        conv_out_addr_reg_2051_pp0_iter25_reg <= conv_out_addr_reg_2051_pp0_iter24_reg;
        conv_out_addr_reg_2051_pp0_iter26_reg <= conv_out_addr_reg_2051_pp0_iter25_reg;
        conv_out_addr_reg_2051_pp0_iter6_reg <= conv_out_addr_reg_2051;
        conv_out_addr_reg_2051_pp0_iter7_reg <= conv_out_addr_reg_2051_pp0_iter6_reg;
        conv_out_addr_reg_2051_pp0_iter8_reg <= conv_out_addr_reg_2051_pp0_iter7_reg;
        conv_out_addr_reg_2051_pp0_iter9_reg <= conv_out_addr_reg_2051_pp0_iter8_reg;
        icmp_ln11_reg_1690_pp0_iter1_reg <= icmp_ln11_reg_1690;
        icmp_ln11_reg_1690_pp0_iter2_reg <= icmp_ln11_reg_1690_pp0_iter1_reg;
        icmp_ln11_reg_1690_pp0_iter3_reg <= icmp_ln11_reg_1690_pp0_iter2_reg;
        icmp_ln8_reg_1686 <= icmp_ln8_fu_1055_p2;
        icmp_ln8_reg_1686_pp0_iter10_reg <= icmp_ln8_reg_1686_pp0_iter9_reg;
        icmp_ln8_reg_1686_pp0_iter11_reg <= icmp_ln8_reg_1686_pp0_iter10_reg;
        icmp_ln8_reg_1686_pp0_iter12_reg <= icmp_ln8_reg_1686_pp0_iter11_reg;
        icmp_ln8_reg_1686_pp0_iter13_reg <= icmp_ln8_reg_1686_pp0_iter12_reg;
        icmp_ln8_reg_1686_pp0_iter14_reg <= icmp_ln8_reg_1686_pp0_iter13_reg;
        icmp_ln8_reg_1686_pp0_iter15_reg <= icmp_ln8_reg_1686_pp0_iter14_reg;
        icmp_ln8_reg_1686_pp0_iter16_reg <= icmp_ln8_reg_1686_pp0_iter15_reg;
        icmp_ln8_reg_1686_pp0_iter17_reg <= icmp_ln8_reg_1686_pp0_iter16_reg;
        icmp_ln8_reg_1686_pp0_iter18_reg <= icmp_ln8_reg_1686_pp0_iter17_reg;
        icmp_ln8_reg_1686_pp0_iter19_reg <= icmp_ln8_reg_1686_pp0_iter18_reg;
        icmp_ln8_reg_1686_pp0_iter1_reg <= icmp_ln8_reg_1686;
        icmp_ln8_reg_1686_pp0_iter20_reg <= icmp_ln8_reg_1686_pp0_iter19_reg;
        icmp_ln8_reg_1686_pp0_iter21_reg <= icmp_ln8_reg_1686_pp0_iter20_reg;
        icmp_ln8_reg_1686_pp0_iter22_reg <= icmp_ln8_reg_1686_pp0_iter21_reg;
        icmp_ln8_reg_1686_pp0_iter23_reg <= icmp_ln8_reg_1686_pp0_iter22_reg;
        icmp_ln8_reg_1686_pp0_iter24_reg <= icmp_ln8_reg_1686_pp0_iter23_reg;
        icmp_ln8_reg_1686_pp0_iter25_reg <= icmp_ln8_reg_1686_pp0_iter24_reg;
        icmp_ln8_reg_1686_pp0_iter26_reg <= icmp_ln8_reg_1686_pp0_iter25_reg;
        icmp_ln8_reg_1686_pp0_iter2_reg <= icmp_ln8_reg_1686_pp0_iter1_reg;
        icmp_ln8_reg_1686_pp0_iter3_reg <= icmp_ln8_reg_1686_pp0_iter2_reg;
        icmp_ln8_reg_1686_pp0_iter4_reg <= icmp_ln8_reg_1686_pp0_iter3_reg;
        icmp_ln8_reg_1686_pp0_iter5_reg <= icmp_ln8_reg_1686_pp0_iter4_reg;
        icmp_ln8_reg_1686_pp0_iter6_reg <= icmp_ln8_reg_1686_pp0_iter5_reg;
        icmp_ln8_reg_1686_pp0_iter7_reg <= icmp_ln8_reg_1686_pp0_iter6_reg;
        icmp_ln8_reg_1686_pp0_iter8_reg <= icmp_ln8_reg_1686_pp0_iter7_reg;
        icmp_ln8_reg_1686_pp0_iter9_reg <= icmp_ln8_reg_1686_pp0_iter8_reg;
        r_0_reg_693_pp0_iter1_reg <= r_0_reg_693;
        r_0_reg_693_pp0_iter2_reg <= r_0_reg_693_pp0_iter1_reg;
        r_0_reg_693_pp0_iter3_reg <= r_0_reg_693_pp0_iter2_reg;
        r_reg_1681 <= r_fu_1049_p2;
        r_reg_1681_pp0_iter1_reg <= r_reg_1681;
        r_reg_1681_pp0_iter2_reg <= r_reg_1681_pp0_iter1_reg;
        r_reg_1681_pp0_iter3_reg <= r_reg_1681_pp0_iter2_reg;
        select_ln30_1_reg_1703_pp0_iter1_reg <= select_ln30_1_reg_1703;
        select_ln30_1_reg_1703_pp0_iter2_reg <= select_ln30_1_reg_1703_pp0_iter1_reg;
        select_ln30_1_reg_1703_pp0_iter3_reg <= select_ln30_1_reg_1703_pp0_iter2_reg;
        select_ln30_1_reg_1703_pp0_iter4_reg <= select_ln30_1_reg_1703_pp0_iter3_reg;
        tmp_0_2_reg_2121_pp0_iter7_reg <= tmp_0_2_reg_2121;
        tmp_0_2_reg_2121_pp0_iter8_reg <= tmp_0_2_reg_2121_pp0_iter7_reg;
        tmp_0_2_reg_2121_pp0_iter9_reg <= tmp_0_2_reg_2121_pp0_iter8_reg;
        tmp_1_2_reg_2126_pp0_iter10_reg <= tmp_1_2_reg_2126_pp0_iter9_reg;
        tmp_1_2_reg_2126_pp0_iter11_reg <= tmp_1_2_reg_2126_pp0_iter10_reg;
        tmp_1_2_reg_2126_pp0_iter12_reg <= tmp_1_2_reg_2126_pp0_iter11_reg;
        tmp_1_2_reg_2126_pp0_iter13_reg <= tmp_1_2_reg_2126_pp0_iter12_reg;
        tmp_1_2_reg_2126_pp0_iter14_reg <= tmp_1_2_reg_2126_pp0_iter13_reg;
        tmp_1_2_reg_2126_pp0_iter15_reg <= tmp_1_2_reg_2126_pp0_iter14_reg;
        tmp_1_2_reg_2126_pp0_iter16_reg <= tmp_1_2_reg_2126_pp0_iter15_reg;
        tmp_1_2_reg_2126_pp0_iter7_reg <= tmp_1_2_reg_2126;
        tmp_1_2_reg_2126_pp0_iter8_reg <= tmp_1_2_reg_2126_pp0_iter7_reg;
        tmp_1_2_reg_2126_pp0_iter9_reg <= tmp_1_2_reg_2126_pp0_iter8_reg;
        tmp_2_1_reg_2131_pp0_iter10_reg <= tmp_2_1_reg_2131_pp0_iter9_reg;
        tmp_2_1_reg_2131_pp0_iter11_reg <= tmp_2_1_reg_2131_pp0_iter10_reg;
        tmp_2_1_reg_2131_pp0_iter12_reg <= tmp_2_1_reg_2131_pp0_iter11_reg;
        tmp_2_1_reg_2131_pp0_iter13_reg <= tmp_2_1_reg_2131_pp0_iter12_reg;
        tmp_2_1_reg_2131_pp0_iter14_reg <= tmp_2_1_reg_2131_pp0_iter13_reg;
        tmp_2_1_reg_2131_pp0_iter15_reg <= tmp_2_1_reg_2131_pp0_iter14_reg;
        tmp_2_1_reg_2131_pp0_iter16_reg <= tmp_2_1_reg_2131_pp0_iter15_reg;
        tmp_2_1_reg_2131_pp0_iter17_reg <= tmp_2_1_reg_2131_pp0_iter16_reg;
        tmp_2_1_reg_2131_pp0_iter18_reg <= tmp_2_1_reg_2131_pp0_iter17_reg;
        tmp_2_1_reg_2131_pp0_iter19_reg <= tmp_2_1_reg_2131_pp0_iter18_reg;
        tmp_2_1_reg_2131_pp0_iter20_reg <= tmp_2_1_reg_2131_pp0_iter19_reg;
        tmp_2_1_reg_2131_pp0_iter7_reg <= tmp_2_1_reg_2131;
        tmp_2_1_reg_2131_pp0_iter8_reg <= tmp_2_1_reg_2131_pp0_iter7_reg;
        tmp_2_1_reg_2131_pp0_iter9_reg <= tmp_2_1_reg_2131_pp0_iter8_reg;
        tmp_2_2_reg_2136_pp0_iter10_reg <= tmp_2_2_reg_2136_pp0_iter9_reg;
        tmp_2_2_reg_2136_pp0_iter11_reg <= tmp_2_2_reg_2136_pp0_iter10_reg;
        tmp_2_2_reg_2136_pp0_iter12_reg <= tmp_2_2_reg_2136_pp0_iter11_reg;
        tmp_2_2_reg_2136_pp0_iter13_reg <= tmp_2_2_reg_2136_pp0_iter12_reg;
        tmp_2_2_reg_2136_pp0_iter14_reg <= tmp_2_2_reg_2136_pp0_iter13_reg;
        tmp_2_2_reg_2136_pp0_iter15_reg <= tmp_2_2_reg_2136_pp0_iter14_reg;
        tmp_2_2_reg_2136_pp0_iter16_reg <= tmp_2_2_reg_2136_pp0_iter15_reg;
        tmp_2_2_reg_2136_pp0_iter17_reg <= tmp_2_2_reg_2136_pp0_iter16_reg;
        tmp_2_2_reg_2136_pp0_iter18_reg <= tmp_2_2_reg_2136_pp0_iter17_reg;
        tmp_2_2_reg_2136_pp0_iter19_reg <= tmp_2_2_reg_2136_pp0_iter18_reg;
        tmp_2_2_reg_2136_pp0_iter20_reg <= tmp_2_2_reg_2136_pp0_iter19_reg;
        tmp_2_2_reg_2136_pp0_iter21_reg <= tmp_2_2_reg_2136_pp0_iter20_reg;
        tmp_2_2_reg_2136_pp0_iter22_reg <= tmp_2_2_reg_2136_pp0_iter21_reg;
        tmp_2_2_reg_2136_pp0_iter7_reg <= tmp_2_2_reg_2136;
        tmp_2_2_reg_2136_pp0_iter8_reg <= tmp_2_2_reg_2136_pp0_iter7_reg;
        tmp_2_2_reg_2136_pp0_iter9_reg <= tmp_2_2_reg_2136_pp0_iter8_reg;
        zext_ln23_reg_1912_pp0_iter10_reg[2 : 0] <= zext_ln23_reg_1912_pp0_iter9_reg[2 : 0];
        zext_ln23_reg_1912_pp0_iter11_reg[2 : 0] <= zext_ln23_reg_1912_pp0_iter10_reg[2 : 0];
        zext_ln23_reg_1912_pp0_iter12_reg[2 : 0] <= zext_ln23_reg_1912_pp0_iter11_reg[2 : 0];
        zext_ln23_reg_1912_pp0_iter13_reg[2 : 0] <= zext_ln23_reg_1912_pp0_iter12_reg[2 : 0];
        zext_ln23_reg_1912_pp0_iter14_reg[2 : 0] <= zext_ln23_reg_1912_pp0_iter13_reg[2 : 0];
        zext_ln23_reg_1912_pp0_iter15_reg[2 : 0] <= zext_ln23_reg_1912_pp0_iter14_reg[2 : 0];
        zext_ln23_reg_1912_pp0_iter16_reg[2 : 0] <= zext_ln23_reg_1912_pp0_iter15_reg[2 : 0];
        zext_ln23_reg_1912_pp0_iter17_reg[2 : 0] <= zext_ln23_reg_1912_pp0_iter16_reg[2 : 0];
        zext_ln23_reg_1912_pp0_iter18_reg[2 : 0] <= zext_ln23_reg_1912_pp0_iter17_reg[2 : 0];
        zext_ln23_reg_1912_pp0_iter19_reg[2 : 0] <= zext_ln23_reg_1912_pp0_iter18_reg[2 : 0];
        zext_ln23_reg_1912_pp0_iter20_reg[2 : 0] <= zext_ln23_reg_1912_pp0_iter19_reg[2 : 0];
        zext_ln23_reg_1912_pp0_iter21_reg[2 : 0] <= zext_ln23_reg_1912_pp0_iter20_reg[2 : 0];
        zext_ln23_reg_1912_pp0_iter22_reg[2 : 0] <= zext_ln23_reg_1912_pp0_iter21_reg[2 : 0];
        zext_ln23_reg_1912_pp0_iter23_reg[2 : 0] <= zext_ln23_reg_1912_pp0_iter22_reg[2 : 0];
        zext_ln23_reg_1912_pp0_iter5_reg[2 : 0] <= zext_ln23_reg_1912[2 : 0];
        zext_ln23_reg_1912_pp0_iter6_reg[2 : 0] <= zext_ln23_reg_1912_pp0_iter5_reg[2 : 0];
        zext_ln23_reg_1912_pp0_iter7_reg[2 : 0] <= zext_ln23_reg_1912_pp0_iter6_reg[2 : 0];
        zext_ln23_reg_1912_pp0_iter8_reg[2 : 0] <= zext_ln23_reg_1912_pp0_iter7_reg[2 : 0];
        zext_ln23_reg_1912_pp0_iter9_reg[2 : 0] <= zext_ln23_reg_1912_pp0_iter8_reg[2 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln8_reg_1686_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        f_reg_2046 <= f_fu_1573_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln8_fu_1055_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln11_reg_1690 <= icmp_ln11_fu_1061_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        phi_ln23_7_reg_819 <= ap_phi_reg_pp0_iter5_phi_ln23_7_reg_819;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln8_reg_1686 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        select_ln11_reg_1715 <= select_ln11_fu_1093_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln8_fu_1055_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        select_ln30_1_reg_1703 <= select_ln30_1_fu_1067_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln8_reg_1686_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        select_ln30_8_reg_1741 <= select_ln30_8_fu_1384_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        tmp_0_1_reg_2081 <= grp_fu_910_p2;
        tmp_1_1_reg_2096 <= grp_fu_920_p2;
        tmp_1_reg_2091 <= grp_fu_915_p2;
        tmp_8_reg_2076 <= grp_fu_905_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        tmp_0_1_reg_2081_pp0_iter6_reg <= tmp_0_1_reg_2081;
        tmp_0_1_reg_2081_pp0_iter7_reg <= tmp_0_1_reg_2081_pp0_iter6_reg;
        tmp_1_1_reg_2096_pp0_iter10_reg <= tmp_1_1_reg_2096_pp0_iter9_reg;
        tmp_1_1_reg_2096_pp0_iter11_reg <= tmp_1_1_reg_2096_pp0_iter10_reg;
        tmp_1_1_reg_2096_pp0_iter12_reg <= tmp_1_1_reg_2096_pp0_iter11_reg;
        tmp_1_1_reg_2096_pp0_iter13_reg <= tmp_1_1_reg_2096_pp0_iter12_reg;
        tmp_1_1_reg_2096_pp0_iter6_reg <= tmp_1_1_reg_2096;
        tmp_1_1_reg_2096_pp0_iter7_reg <= tmp_1_1_reg_2096_pp0_iter6_reg;
        tmp_1_1_reg_2096_pp0_iter8_reg <= tmp_1_1_reg_2096_pp0_iter7_reg;
        tmp_1_1_reg_2096_pp0_iter9_reg <= tmp_1_1_reg_2096_pp0_iter8_reg;
        tmp_1_reg_2091_pp0_iter10_reg <= tmp_1_reg_2091_pp0_iter9_reg;
        tmp_1_reg_2091_pp0_iter11_reg <= tmp_1_reg_2091_pp0_iter10_reg;
        tmp_1_reg_2091_pp0_iter6_reg <= tmp_1_reg_2091;
        tmp_1_reg_2091_pp0_iter7_reg <= tmp_1_reg_2091_pp0_iter6_reg;
        tmp_1_reg_2091_pp0_iter8_reg <= tmp_1_reg_2091_pp0_iter7_reg;
        tmp_1_reg_2091_pp0_iter9_reg <= tmp_1_reg_2091_pp0_iter8_reg;
        tmp_2_reg_2106 <= grp_fu_925_p2;
        tmp_2_reg_2106_pp0_iter10_reg <= tmp_2_reg_2106_pp0_iter9_reg;
        tmp_2_reg_2106_pp0_iter11_reg <= tmp_2_reg_2106_pp0_iter10_reg;
        tmp_2_reg_2106_pp0_iter12_reg <= tmp_2_reg_2106_pp0_iter11_reg;
        tmp_2_reg_2106_pp0_iter13_reg <= tmp_2_reg_2106_pp0_iter12_reg;
        tmp_2_reg_2106_pp0_iter14_reg <= tmp_2_reg_2106_pp0_iter13_reg;
        tmp_2_reg_2106_pp0_iter15_reg <= tmp_2_reg_2106_pp0_iter14_reg;
        tmp_2_reg_2106_pp0_iter16_reg <= tmp_2_reg_2106_pp0_iter15_reg;
        tmp_2_reg_2106_pp0_iter17_reg <= tmp_2_reg_2106_pp0_iter16_reg;
        tmp_2_reg_2106_pp0_iter6_reg <= tmp_2_reg_2106;
        tmp_2_reg_2106_pp0_iter7_reg <= tmp_2_reg_2106_pp0_iter6_reg;
        tmp_2_reg_2106_pp0_iter8_reg <= tmp_2_reg_2106_pp0_iter7_reg;
        tmp_2_reg_2106_pp0_iter9_reg <= tmp_2_reg_2106_pp0_iter8_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_0_2_reg_2121 <= grp_fu_905_p2;
        tmp_1_2_reg_2126 <= grp_fu_910_p2;
        tmp_2_1_reg_2131 <= grp_fu_915_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln11_reg_1690_pp0_iter3_reg == 1'd1) & (icmp_ln8_reg_1686_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        tmp_14_reg_1720 <= {{mul_ln23_2_fu_1110_p2[11:8]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln8_reg_1686_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        tmp_16_reg_1725 <= {{mul_ln30_1_fu_1143_p2[11:8]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln8_reg_1686_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_2_2_reg_2136 <= grp_fu_920_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        w_sum_4_0_1_reg_2146 <= grp_fu_888_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        w_sum_4_0_2_reg_2151 <= grp_fu_892_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter15 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        w_sum_4_1_1_reg_2161 <= grp_fu_900_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        w_sum_4_1_2_reg_2166 <= grp_fu_883_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter13 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        w_sum_4_1_reg_2156 <= grp_fu_896_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        w_sum_4_2_1_reg_2176 <= grp_fu_892_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln8_reg_1686_pp0_iter23_reg == 1'd0) & (ap_enable_reg_pp0_iter24 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        w_sum_4_2_2_reg_2181 <= grp_fu_896_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        w_sum_4_2_reg_2171 <= grp_fu_888_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        w_sum_4_reg_2141 <= grp_fu_883_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln8_reg_1686_pp0_iter25_reg == 1'd0) & (ap_enable_reg_pp0_iter26 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        w_sum_reg_2196 <= grp_fu_900_p2;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_condition_pp0_exit_iter4_state10 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter4_state10 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state56) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b0) & (ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter26 == 1'b0) & (ap_enable_reg_pp0_iter24 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln8_reg_1686_pp0_iter4_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_c_0_phi_fu_721_p4 = select_ln30_8_reg_1741;
    end else begin
        ap_phi_mux_c_0_phi_fu_721_p4 = c_0_reg_717;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln8_reg_1686_pp0_iter4_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_f_0_phi_fu_732_p4 = f_reg_2046;
    end else begin
        ap_phi_mux_f_0_phi_fu_732_p4 = f_0_reg_728;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln8_reg_1686 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_indvar_flatten66_phi_fu_685_p4 = add_ln8_reg_1710;
    end else begin
        ap_phi_mux_indvar_flatten66_phi_fu_685_p4 = indvar_flatten66_reg_681;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln8_reg_1686 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_indvar_flatten_phi_fu_709_p4 = select_ln11_reg_1715;
    end else begin
        ap_phi_mux_indvar_flatten_phi_fu_709_p4 = indvar_flatten_reg_705;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln8_reg_1686 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_r_0_phi_fu_697_p4 = select_ln30_1_reg_1703;
    end else begin
        ap_phi_mux_r_0_phi_fu_697_p4 = r_0_reg_693;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state56)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter24 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv_1_bias_ce0 = 1'b1;
    end else begin
        conv_1_bias_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv_1_weights_0_0_ce0 = 1'b1;
    end else begin
        conv_1_weights_0_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv_1_weights_0_1_ce0 = 1'b1;
    end else begin
        conv_1_weights_0_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv_1_weights_0_2_ce0 = 1'b1;
    end else begin
        conv_1_weights_0_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv_1_weights_1_0_ce0 = 1'b1;
    end else begin
        conv_1_weights_1_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv_1_weights_1_1_ce0 = 1'b1;
    end else begin
        conv_1_weights_1_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv_1_weights_1_2_ce0 = 1'b1;
    end else begin
        conv_1_weights_1_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv_1_weights_2_0_ce0 = 1'b1;
    end else begin
        conv_1_weights_2_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv_1_weights_2_1_ce0 = 1'b1;
    end else begin
        conv_1_weights_2_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv_1_weights_2_2_ce0 = 1'b1;
    end else begin
        conv_1_weights_2_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter26 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        conv_out_ce0 = 1'b1;
    end else begin
        conv_out_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln8_reg_1686_pp0_iter26_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter26 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        conv_out_we0 = 1'b1;
    end else begin
        conv_out_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter16 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_883_p0 = w_sum_4_1_1_reg_2161;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_883_p0 = tmp_8_reg_2076;
    end else begin
        grp_fu_883_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter16 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_883_p1 = tmp_1_2_reg_2126_pp0_iter16_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_883_p1 = 32'd0;
    end else begin
        grp_fu_883_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter18 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_888_p0 = w_sum_4_1_2_reg_2166;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_888_p0 = w_sum_4_reg_2141;
    end else begin
        grp_fu_888_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter18 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_888_p1 = tmp_2_reg_2106_pp0_iter17_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_888_p1 = tmp_0_1_reg_2081_pp0_iter7_reg;
    end else begin
        grp_fu_888_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_892_p0 = w_sum_4_2_reg_2171;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_892_p0 = w_sum_4_0_1_reg_2146;
    end else begin
        grp_fu_892_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter20 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_892_p1 = tmp_2_1_reg_2131_pp0_iter20_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_892_p1 = tmp_0_2_reg_2121_pp0_iter9_reg;
    end else begin
        grp_fu_892_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_896_p0 = w_sum_4_2_1_reg_2176;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_896_p0 = w_sum_4_0_2_reg_2151;
    end else begin
        grp_fu_896_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter22 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_896_p1 = tmp_2_2_reg_2136_pp0_iter22_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_896_p1 = tmp_1_reg_2091_pp0_iter11_reg;
    end else begin
        grp_fu_896_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter24 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_900_p0 = w_sum_4_2_2_reg_2181;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter14 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_900_p0 = w_sum_4_1_reg_2156;
    end else begin
        grp_fu_900_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter24 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_900_p1 = conv_1_bias_q0;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter14 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_900_p1 = tmp_1_1_reg_2096_pp0_iter13_reg;
    end else begin
        grp_fu_900_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter5 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_905_p0 = conv_1_weights_0_2_q0;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_905_p0 = conv_1_weights_0_0_l_reg_2021;
        end else begin
            grp_fu_905_p0 = 'bx;
        end
    end else begin
        grp_fu_905_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter5 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_905_p1 = ap_phi_reg_pp0_iter5_phi_ln23_2_reg_835;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_905_p1 = ap_phi_reg_pp0_iter5_phi_ln23_reg_739;
        end else begin
            grp_fu_905_p1 = 'bx;
        end
    end else begin
        grp_fu_905_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter5 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_910_p0 = conv_1_weights_1_2_q0;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_910_p0 = conv_1_weights_0_1_l_reg_2026;
        end else begin
            grp_fu_910_p0 = 'bx;
        end
    end else begin
        grp_fu_910_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter5 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_910_p1 = ap_phi_reg_pp0_iter5_phi_ln23_5_reg_851;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_910_p1 = ap_phi_reg_pp0_iter5_phi_ln23_1_reg_755;
        end else begin
            grp_fu_910_p1 = 'bx;
        end
    end else begin
        grp_fu_910_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter5 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_915_p0 = conv_1_weights_2_1_q0;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_915_p0 = conv_1_weights_1_0_l_reg_2031;
        end else begin
            grp_fu_915_p0 = 'bx;
        end
    end else begin
        grp_fu_915_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter5 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_915_p1 = phi_ln23_7_reg_819;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_915_p1 = ap_phi_reg_pp0_iter5_phi_ln23_3_reg_771;
        end else begin
            grp_fu_915_p1 = 'bx;
        end
    end else begin
        grp_fu_915_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter5 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_920_p0 = conv_1_weights_2_2_q0;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_920_p0 = conv_1_weights_1_1_l_reg_2036;
        end else begin
            grp_fu_920_p0 = 'bx;
        end
    end else begin
        grp_fu_920_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter5 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_920_p1 = ap_phi_reg_pp0_iter5_phi_ln23_8_reg_867;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_920_p1 = ap_phi_reg_pp0_iter5_phi_ln23_4_reg_787;
        end else begin
            grp_fu_920_p1 = 'bx;
        end
    end else begin
        grp_fu_920_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
        if ((1'b1 == ap_condition_1607)) begin
            input_0_address0 = zext_ln23_11_fu_1549_p1;
        end else if ((1'b1 == ap_condition_1603)) begin
            input_0_address0 = zext_ln23_12_fu_1557_p1;
        end else if ((1'b1 == ap_condition_1596)) begin
            input_0_address0 = zext_ln23_13_fu_1565_p1;
        end else if ((1'b1 == ap_condition_1591)) begin
            input_0_address0 = sext_ln23_4_fu_1402_p1;
        end else if ((1'b1 == ap_condition_1588)) begin
            input_0_address0 = zext_ln23_7_fu_1417_p1;
        end else if ((1'b1 == ap_condition_1582)) begin
            input_0_address0 = zext_ln23_8_fu_1432_p1;
        end else begin
            input_0_address0 = 'bx;
        end
    end else begin
        input_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_925)) begin
        if ((trunc_ln30_fu_1225_p1 == 4'd3)) begin
            input_0_address1 = sext_ln23_5_fu_1465_p1;
        end else if ((1'b1 == ap_condition_1613)) begin
            input_0_address1 = zext_ln23_9_fu_1480_p1;
        end else if ((trunc_ln30_fu_1225_p1 == 4'd0)) begin
            input_0_address1 = zext_ln23_10_fu_1495_p1;
        end else begin
            input_0_address1 = 'bx;
        end
    end else begin
        input_0_address1 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln30_reg_1731 == 4'd0) & ~(trunc_ln30_reg_1731 == 4'd1) & ~(trunc_ln30_reg_1731 == 4'd2) & ~(trunc_ln30_reg_1731 == 4'd3) & (icmp_ln8_reg_1686_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((trunc_ln30_reg_1731 == 4'd0) & (icmp_ln8_reg_1686_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((trunc_ln30_reg_1731 == 4'd3) & (icmp_ln8_reg_1686_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | (~(trunc_ln30_fu_1225_p1 == 4'd0) & ~(trunc_ln30_fu_1225_p1 == 4'd1) & ~(trunc_ln30_fu_1225_p1 == 4'd2) & ~(trunc_ln30_fu_1225_p1 == 4'd3) & (icmp_ln8_reg_1686_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln30_fu_1225_p1 == 4'd0) & (icmp_ln8_reg_1686_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln30_fu_1225_p1 == 4'd3) & (icmp_ln8_reg_1686_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        input_0_ce0 = 1'b1;
    end else begin
        input_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((~(trunc_ln30_fu_1225_p1 == 4'd0) & ~(trunc_ln30_fu_1225_p1 == 4'd1) & ~(trunc_ln30_fu_1225_p1 == 4'd2) & ~(trunc_ln30_fu_1225_p1 == 4'd3) & (icmp_ln8_reg_1686_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln30_fu_1225_p1 == 4'd0) & (icmp_ln8_reg_1686_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln30_fu_1225_p1 == 4'd3) & (icmp_ln8_reg_1686_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        input_0_ce1 = 1'b1;
    end else begin
        input_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
        if ((1'b1 == ap_condition_1603)) begin
            input_1_address0 = zext_ln23_11_fu_1549_p1;
        end else if ((1'b1 == ap_condition_1596)) begin
            input_1_address0 = zext_ln23_12_fu_1557_p1;
        end else if ((1'b1 == ap_condition_1622)) begin
            input_1_address0 = zext_ln23_13_fu_1565_p1;
        end else if ((1'b1 == ap_condition_1588)) begin
            input_1_address0 = sext_ln23_4_fu_1402_p1;
        end else if ((1'b1 == ap_condition_1582)) begin
            input_1_address0 = zext_ln23_7_fu_1417_p1;
        end else if ((1'b1 == ap_condition_1618)) begin
            input_1_address0 = zext_ln23_8_fu_1432_p1;
        end else begin
            input_1_address0 = 'bx;
        end
    end else begin
        input_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_925)) begin
        if ((1'b1 == ap_condition_1613)) begin
            input_1_address1 = sext_ln23_5_fu_1465_p1;
        end else if ((trunc_ln30_fu_1225_p1 == 4'd0)) begin
            input_1_address1 = zext_ln23_9_fu_1480_p1;
        end else if ((trunc_ln30_fu_1225_p1 == 4'd1)) begin
            input_1_address1 = zext_ln23_10_fu_1495_p1;
        end else begin
            input_1_address1 = 'bx;
        end
    end else begin
        input_1_address1 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln30_reg_1731 == 4'd0) & ~(trunc_ln30_reg_1731 == 4'd1) & ~(trunc_ln30_reg_1731 == 4'd2) & ~(trunc_ln30_reg_1731 == 4'd3) & (icmp_ln8_reg_1686_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((trunc_ln30_reg_1731 == 4'd0) & (icmp_ln8_reg_1686_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((trunc_ln30_reg_1731 == 4'd1) & (icmp_ln8_reg_1686_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | (~(trunc_ln30_fu_1225_p1 == 4'd0) & ~(trunc_ln30_fu_1225_p1 == 4'd1) & ~(trunc_ln30_fu_1225_p1 == 4'd2) & ~(trunc_ln30_fu_1225_p1 == 4'd3) & (icmp_ln8_reg_1686_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln30_fu_1225_p1 == 4'd0) & (icmp_ln8_reg_1686_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln30_fu_1225_p1 == 4'd1) & (icmp_ln8_reg_1686_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        input_1_ce0 = 1'b1;
    end else begin
        input_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((~(trunc_ln30_fu_1225_p1 == 4'd0) & ~(trunc_ln30_fu_1225_p1 == 4'd1) & ~(trunc_ln30_fu_1225_p1 == 4'd2) & ~(trunc_ln30_fu_1225_p1 == 4'd3) & (icmp_ln8_reg_1686_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln30_fu_1225_p1 == 4'd0) & (icmp_ln8_reg_1686_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln30_fu_1225_p1 == 4'd1) & (icmp_ln8_reg_1686_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        input_1_ce1 = 1'b1;
    end else begin
        input_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
        if ((1'b1 == ap_condition_1596)) begin
            input_2_address0 = zext_ln23_11_fu_1549_p1;
        end else if ((1'b1 == ap_condition_1622)) begin
            input_2_address0 = zext_ln23_12_fu_1557_p1;
        end else if ((1'b1 == ap_condition_1629)) begin
            input_2_address0 = zext_ln23_13_fu_1565_p1;
        end else if ((1'b1 == ap_condition_1582)) begin
            input_2_address0 = sext_ln23_4_fu_1402_p1;
        end else if ((1'b1 == ap_condition_1618)) begin
            input_2_address0 = zext_ln23_7_fu_1417_p1;
        end else if ((1'b1 == ap_condition_1625)) begin
            input_2_address0 = zext_ln23_8_fu_1432_p1;
        end else begin
            input_2_address0 = 'bx;
        end
    end else begin
        input_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_925)) begin
        if ((trunc_ln30_fu_1225_p1 == 4'd0)) begin
            input_2_address1 = sext_ln23_5_fu_1465_p1;
        end else if ((trunc_ln30_fu_1225_p1 == 4'd1)) begin
            input_2_address1 = zext_ln23_9_fu_1480_p1;
        end else if ((trunc_ln30_fu_1225_p1 == 4'd2)) begin
            input_2_address1 = zext_ln23_10_fu_1495_p1;
        end else begin
            input_2_address1 = 'bx;
        end
    end else begin
        input_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln30_reg_1731 == 4'd0) & (icmp_ln8_reg_1686_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((trunc_ln30_reg_1731 == 4'd1) & (icmp_ln8_reg_1686_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((trunc_ln30_reg_1731 == 4'd2) & (icmp_ln8_reg_1686_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((trunc_ln30_fu_1225_p1 == 4'd0) & (icmp_ln8_reg_1686_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln30_fu_1225_p1 == 4'd1) & (icmp_ln8_reg_1686_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln30_fu_1225_p1 == 4'd2) & (icmp_ln8_reg_1686_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        input_2_ce0 = 1'b1;
    end else begin
        input_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((trunc_ln30_fu_1225_p1 == 4'd0) & (icmp_ln8_reg_1686_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln30_fu_1225_p1 == 4'd1) & (icmp_ln8_reg_1686_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln30_fu_1225_p1 == 4'd2) & (icmp_ln8_reg_1686_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        input_2_ce1 = 1'b1;
    end else begin
        input_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
        if ((1'b1 == ap_condition_1622)) begin
            input_3_address0 = zext_ln23_11_fu_1549_p1;
        end else if ((1'b1 == ap_condition_1629)) begin
            input_3_address0 = zext_ln23_12_fu_1557_p1;
        end else if ((1'b1 == ap_condition_1607)) begin
            input_3_address0 = zext_ln23_13_fu_1565_p1;
        end else if ((1'b1 == ap_condition_1618)) begin
            input_3_address0 = sext_ln23_4_fu_1402_p1;
        end else if ((1'b1 == ap_condition_1625)) begin
            input_3_address0 = zext_ln23_7_fu_1417_p1;
        end else if ((1'b1 == ap_condition_1591)) begin
            input_3_address0 = zext_ln23_8_fu_1432_p1;
        end else begin
            input_3_address0 = 'bx;
        end
    end else begin
        input_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_925)) begin
        if ((trunc_ln30_fu_1225_p1 == 4'd1)) begin
            input_3_address1 = sext_ln23_5_fu_1465_p1;
        end else if ((trunc_ln30_fu_1225_p1 == 4'd2)) begin
            input_3_address1 = zext_ln23_9_fu_1480_p1;
        end else if ((trunc_ln30_fu_1225_p1 == 4'd3)) begin
            input_3_address1 = zext_ln23_10_fu_1495_p1;
        end else begin
            input_3_address1 = 'bx;
        end
    end else begin
        input_3_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln30_reg_1731 == 4'd1) & (icmp_ln8_reg_1686_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((trunc_ln30_reg_1731 == 4'd2) & (icmp_ln8_reg_1686_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((trunc_ln30_reg_1731 == 4'd3) & (icmp_ln8_reg_1686_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((trunc_ln30_fu_1225_p1 == 4'd1) & (icmp_ln8_reg_1686_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln30_fu_1225_p1 == 4'd2) & (icmp_ln8_reg_1686_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln30_fu_1225_p1 == 4'd3) & (icmp_ln8_reg_1686_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        input_3_ce0 = 1'b1;
    end else begin
        input_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((trunc_ln30_fu_1225_p1 == 4'd1) & (icmp_ln8_reg_1686_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln30_fu_1225_p1 == 4'd2) & (icmp_ln8_reg_1686_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln30_fu_1225_p1 == 4'd3) & (icmp_ln8_reg_1686_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        input_3_ce1 = 1'b1;
    end else begin
        input_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter4 == 1'b1)) begin
        if ((1'b1 == ap_condition_1629)) begin
            input_4_address0 = zext_ln23_11_fu_1549_p1;
        end else if ((1'b1 == ap_condition_1607)) begin
            input_4_address0 = zext_ln23_12_fu_1557_p1;
        end else if ((1'b1 == ap_condition_1603)) begin
            input_4_address0 = zext_ln23_13_fu_1565_p1;
        end else if ((1'b1 == ap_condition_1625)) begin
            input_4_address0 = sext_ln23_4_fu_1402_p1;
        end else if ((1'b1 == ap_condition_1591)) begin
            input_4_address0 = zext_ln23_7_fu_1417_p1;
        end else if ((1'b1 == ap_condition_1588)) begin
            input_4_address0 = zext_ln23_8_fu_1432_p1;
        end else begin
            input_4_address0 = 'bx;
        end
    end else begin
        input_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_925)) begin
        if ((trunc_ln30_fu_1225_p1 == 4'd2)) begin
            input_4_address1 = sext_ln23_5_fu_1465_p1;
        end else if ((trunc_ln30_fu_1225_p1 == 4'd3)) begin
            input_4_address1 = zext_ln23_9_fu_1480_p1;
        end else if ((1'b1 == ap_condition_1613)) begin
            input_4_address1 = zext_ln23_10_fu_1495_p1;
        end else begin
            input_4_address1 = 'bx;
        end
    end else begin
        input_4_address1 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln30_reg_1731 == 4'd0) & ~(trunc_ln30_reg_1731 == 4'd1) & ~(trunc_ln30_reg_1731 == 4'd2) & ~(trunc_ln30_reg_1731 == 4'd3) & (icmp_ln8_reg_1686_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((trunc_ln30_reg_1731 == 4'd2) & (icmp_ln8_reg_1686_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((trunc_ln30_reg_1731 == 4'd3) & (icmp_ln8_reg_1686_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | (~(trunc_ln30_fu_1225_p1 == 4'd0) & ~(trunc_ln30_fu_1225_p1 == 4'd1) & ~(trunc_ln30_fu_1225_p1 == 4'd2) & ~(trunc_ln30_fu_1225_p1 == 4'd3) & (icmp_ln8_reg_1686_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln30_fu_1225_p1 == 4'd2) & (icmp_ln8_reg_1686_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln30_fu_1225_p1 == 4'd3) & (icmp_ln8_reg_1686_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        input_4_ce0 = 1'b1;
    end else begin
        input_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((~(trunc_ln30_fu_1225_p1 == 4'd0) & ~(trunc_ln30_fu_1225_p1 == 4'd1) & ~(trunc_ln30_fu_1225_p1 == 4'd2) & ~(trunc_ln30_fu_1225_p1 == 4'd3) & (icmp_ln8_reg_1686_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln30_fu_1225_p1 == 4'd2) & (icmp_ln8_reg_1686_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((trunc_ln30_fu_1225_p1 == 4'd3) & (icmp_ln8_reg_1686_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        input_4_ce1 = 1'b1;
    end else begin
        input_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_state56;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((~((ap_enable_reg_pp0_iter25 == 1'b0) & (1'b0 == ap_block_pp0_stage1_subdone) & (ap_enable_reg_pp0_iter26 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((ap_enable_reg_pp0_iter25 == 1'b0) & (1'b0 == ap_block_pp0_stage1_subdone) & (ap_enable_reg_pp0_iter26 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
                ap_NS_fsm = ap_ST_fsm_state56;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_state56 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln11_fu_1087_p2 = (8'd1 + indvar_flatten_reg_705);

assign add_ln23_10_fu_1489_p2 = (sub_ln23_fu_1260_p2 + zext_ln30_5_fu_1455_p1);

assign add_ln23_11_fu_1504_p2 = (5'd3 + select_ln30_fu_1218_p3);

assign add_ln23_12_fu_1522_p2 = (sub_ln23_2_fu_1328_p2 + zext_ln30_6_fu_1518_p1);

assign add_ln23_13_fu_1528_p2 = (sub_ln23_1_fu_1300_p2 + zext_ln30_6_fu_1518_p1);

assign add_ln23_14_fu_1534_p2 = (sub_ln23_fu_1260_p2 + zext_ln30_6_fu_1518_p1);

assign add_ln23_1_fu_1212_p2 = (ap_phi_mux_c_0_phi_fu_721_p4 + 5'd2);

assign add_ln23_3_fu_1365_p2 = (5'd1 + select_ln30_fu_1218_p3);

assign add_ln23_4_fu_1396_p2 = (sub_ln23_2_fu_1328_p2 + zext_ln30_3_fu_1392_p1);

assign add_ln23_5_fu_1411_p2 = (sub_ln23_1_fu_1300_p2 + zext_ln30_3_fu_1392_p1);

assign add_ln23_6_fu_1426_p2 = (sub_ln23_fu_1260_p2 + zext_ln30_3_fu_1392_p1);

assign add_ln23_7_fu_1441_p2 = (5'd2 + select_ln30_fu_1218_p3);

assign add_ln23_8_fu_1459_p2 = (sub_ln23_2_fu_1328_p2 + zext_ln30_5_fu_1455_p1);

assign add_ln23_9_fu_1474_p2 = (sub_ln23_1_fu_1300_p2 + zext_ln30_5_fu_1455_p1);

assign add_ln23_fu_1100_p2 = (5'd2 + r_0_reg_693_pp0_iter3_reg);

assign add_ln30_2_fu_1611_p2 = (sub_ln30_fu_1602_p2 + zext_ln30_7_fu_1608_p1);

assign add_ln30_fu_1133_p2 = (r_0_reg_693_pp0_iter3_reg + select_ln30_4_fu_1126_p3);

assign add_ln8_fu_1081_p2 = (indvar_flatten66_reg_681 + 12'd1);

assign and_ln29_fu_1657_p2 = (or_ln29_fu_1651_p2 & grp_fu_938_p2);

assign and_ln30_fu_1359_p2 = (xor_ln30_fu_1348_p2 & icmp_ln14_fu_1353_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state56 = ap_CS_fsm[32'd3];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage1_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage1_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage1_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage1_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage1_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage1_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage1_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage1_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage1_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage1_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage1_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage0_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage1_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage0_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage1_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage0_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp0_stage1_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp0_stage0_iter18 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp0_stage1_iter18 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp0_stage0_iter19 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp0_stage1_iter19 = ~(1'b1 == 1'b1);

assign ap_block_state42_pp0_stage0_iter20 = ~(1'b1 == 1'b1);

assign ap_block_state43_pp0_stage1_iter20 = ~(1'b1 == 1'b1);

assign ap_block_state44_pp0_stage0_iter21 = ~(1'b1 == 1'b1);

assign ap_block_state45_pp0_stage1_iter21 = ~(1'b1 == 1'b1);

assign ap_block_state46_pp0_stage0_iter22 = ~(1'b1 == 1'b1);

assign ap_block_state47_pp0_stage1_iter22 = ~(1'b1 == 1'b1);

assign ap_block_state48_pp0_stage0_iter23 = ~(1'b1 == 1'b1);

assign ap_block_state49_pp0_stage1_iter23 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state50_pp0_stage0_iter24 = ~(1'b1 == 1'b1);

assign ap_block_state51_pp0_stage1_iter24 = ~(1'b1 == 1'b1);

assign ap_block_state52_pp0_stage0_iter25 = ~(1'b1 == 1'b1);

assign ap_block_state53_pp0_stage1_iter25 = ~(1'b1 == 1'b1);

assign ap_block_state54_pp0_stage0_iter26 = ~(1'b1 == 1'b1);

assign ap_block_state55_pp0_stage1_iter26 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage1_iter3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_1582 = ((1'b0 == ap_block_pp0_stage0) & (trunc_ln30_fu_1225_p1 == 4'd0) & (icmp_ln8_reg_1686_pp0_iter3_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_1588 = (~(trunc_ln30_fu_1225_p1 == 4'd0) & ~(trunc_ln30_fu_1225_p1 == 4'd1) & ~(trunc_ln30_fu_1225_p1 == 4'd2) & ~(trunc_ln30_fu_1225_p1 == 4'd3) & (1'b0 == ap_block_pp0_stage0) & (icmp_ln8_reg_1686_pp0_iter3_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_1591 = ((1'b0 == ap_block_pp0_stage0) & (trunc_ln30_fu_1225_p1 == 4'd3) & (icmp_ln8_reg_1686_pp0_iter3_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_1596 = ((1'b0 == ap_block_pp0_stage1) & (trunc_ln30_reg_1731 == 4'd0) & (icmp_ln8_reg_1686_pp0_iter4_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_condition_1603 = (~(trunc_ln30_reg_1731 == 4'd0) & ~(trunc_ln30_reg_1731 == 4'd1) & ~(trunc_ln30_reg_1731 == 4'd2) & ~(trunc_ln30_reg_1731 == 4'd3) & (1'b0 == ap_block_pp0_stage1) & (icmp_ln8_reg_1686_pp0_iter4_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_condition_1607 = ((1'b0 == ap_block_pp0_stage1) & (trunc_ln30_reg_1731 == 4'd3) & (icmp_ln8_reg_1686_pp0_iter4_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_condition_1613 = (~(trunc_ln30_fu_1225_p1 == 4'd0) & ~(trunc_ln30_fu_1225_p1 == 4'd1) & ~(trunc_ln30_fu_1225_p1 == 4'd2) & ~(trunc_ln30_fu_1225_p1 == 4'd3));
end

always @ (*) begin
    ap_condition_1618 = ((1'b0 == ap_block_pp0_stage0) & (trunc_ln30_fu_1225_p1 == 4'd1) & (icmp_ln8_reg_1686_pp0_iter3_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_1622 = ((1'b0 == ap_block_pp0_stage1) & (trunc_ln30_reg_1731 == 4'd1) & (icmp_ln8_reg_1686_pp0_iter4_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_condition_1625 = ((1'b0 == ap_block_pp0_stage0) & (trunc_ln30_fu_1225_p1 == 4'd2) & (icmp_ln8_reg_1686_pp0_iter3_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_1629 = ((1'b0 == ap_block_pp0_stage1) & (trunc_ln30_reg_1731 == 4'd2) & (icmp_ln8_reg_1686_pp0_iter4_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_condition_253 = ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1));
end

always @ (*) begin
    ap_condition_289 = (~(trunc_ln30_reg_1731 == 4'd0) & ~(trunc_ln30_reg_1731 == 4'd1) & ~(trunc_ln30_reg_1731 == 4'd2) & ~(trunc_ln30_reg_1731 == 4'd3) & (icmp_ln8_reg_1686_pp0_iter4_reg == 1'd0));
end

always @ (*) begin
    ap_condition_925 = ((1'b0 == ap_block_pp0_stage0) & (icmp_ln8_reg_1686_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_reg_pp0_iter0_phi_ln23_1_reg_755 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln23_2_reg_835 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln23_3_reg_771 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln23_4_reg_787 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln23_5_reg_851 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln23_6_reg_803 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln23_7_reg_819 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln23_8_reg_867 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln23_reg_739 = 'bx;

assign bitcast_ln29_fu_1622_p1 = w_sum_reg_2196;

assign c_fu_1206_p2 = (ap_phi_mux_c_0_phi_fu_721_p4 + 5'd1);

assign conv_1_bias_address0 = zext_ln23_reg_1912_pp0_iter23_reg;

assign conv_1_weights_0_0_address0 = zext_ln23_fu_1540_p1;

assign conv_1_weights_0_1_address0 = zext_ln23_fu_1540_p1;

assign conv_1_weights_0_2_address0 = zext_ln23_reg_1912;

assign conv_1_weights_1_0_address0 = zext_ln23_fu_1540_p1;

assign conv_1_weights_1_1_address0 = zext_ln23_fu_1540_p1;

assign conv_1_weights_1_2_address0 = zext_ln23_reg_1912;

assign conv_1_weights_2_0_address0 = zext_ln23_fu_1540_p1;

assign conv_1_weights_2_1_address0 = zext_ln23_reg_1912;

assign conv_1_weights_2_2_address0 = zext_ln23_reg_1912;

assign conv_out_address0 = conv_out_addr_reg_2051_pp0_iter26_reg;

assign conv_out_d0 = ((and_ln29_fu_1657_p2[0:0] === 1'b1) ? w_sum_reg_2196 : 32'd0);

assign f_fu_1573_p2 = (3'd1 + select_ln30_7_reg_1735);

assign grp_fu_1075_p0 = ((icmp_ln11_fu_1061_p2[0:0] === 1'b1) ? r_fu_1049_p2 : ap_phi_mux_r_0_phi_fu_697_p4);

assign grp_fu_1075_p1 = 5'd5;

assign grp_fu_1671_p0 = 10'd26;

assign grp_fu_1671_p1 = grp_fu_1671_p10;

assign grp_fu_1671_p10 = select_ln30_1_reg_1703_pp0_iter4_reg;

assign grp_fu_1671_p2 = grp_fu_1671_p20;

assign grp_fu_1671_p20 = select_ln30_8_reg_1741;

assign icmp_ln11_fu_1061_p2 = ((ap_phi_mux_indvar_flatten_phi_fu_709_p4 == 8'd156) ? 1'b1 : 1'b0);

assign icmp_ln14_fu_1353_p2 = ((ap_phi_mux_f_0_phi_fu_732_p4 == 3'd6) ? 1'b1 : 1'b0);

assign icmp_ln29_7_fu_1645_p2 = ((trunc_ln29_fu_1635_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln29_fu_1639_p2 = ((tmp_fu_1625_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln8_fu_1055_p2 = ((ap_phi_mux_indvar_flatten66_phi_fu_685_p4 == 12'd4056) ? 1'b1 : 1'b0);

assign mul_ln23_1_fu_1186_p0 = mul_ln23_1_fu_1186_p00;

assign mul_ln23_1_fu_1186_p00 = r_reg_1681_pp0_iter3_reg;

assign mul_ln23_1_fu_1186_p2 = (mul_ln23_1_fu_1186_p0 * $signed('h34));

assign mul_ln23_2_fu_1110_p1 = mul_ln23_2_fu_1110_p10;

assign mul_ln23_2_fu_1110_p10 = add_ln23_fu_1100_p2;

assign mul_ln23_2_fu_1110_p2 = (12'd52 * mul_ln23_2_fu_1110_p1);

assign mul_ln23_fu_1163_p0 = mul_ln23_fu_1163_p00;

assign mul_ln23_fu_1163_p00 = r_0_reg_693_pp0_iter3_reg;

assign mul_ln23_fu_1163_p2 = (mul_ln23_fu_1163_p0 * $signed('h34));

assign mul_ln30_1_fu_1143_p1 = mul_ln30_1_fu_1143_p10;

assign mul_ln30_1_fu_1143_p10 = add_ln30_fu_1133_p2;

assign mul_ln30_1_fu_1143_p2 = (12'd52 * mul_ln30_1_fu_1143_p1);

assign or_ln29_fu_1651_p2 = (icmp_ln29_fu_1639_p2 | icmp_ln29_7_fu_1645_p2);

assign or_ln30_fu_1371_p2 = (icmp_ln11_reg_1690_pp0_iter3_reg | and_ln30_fu_1359_p2);

assign p_shl1_cast_fu_1240_p3 = {{trunc_ln23_fu_1236_p1}, {5'd0}};

assign p_shl9_cast_fu_1280_p3 = {{trunc_ln23_1_fu_1276_p1}, {5'd0}};

assign p_shl_cast_fu_1584_p3 = {{grp_fu_1671_p3}, {3'd0}};

assign r_fu_1049_p2 = (ap_phi_mux_r_0_phi_fu_697_p4 + 5'd1);

assign select_ln11_fu_1093_p3 = ((icmp_ln11_reg_1690[0:0] === 1'b1) ? 8'd1 : add_ln11_fu_1087_p2);

assign select_ln30_10_fu_1510_p3 = ((and_ln30_fu_1359_p2[0:0] === 1'b1) ? add_ln23_11_fu_1504_p2 : select_ln30_6_fu_1341_p3);

assign select_ln30_1_fu_1067_p3 = ((icmp_ln11_fu_1061_p2[0:0] === 1'b1) ? r_fu_1049_p2 : ap_phi_mux_r_0_phi_fu_697_p4);

assign select_ln30_2_fu_1229_p3 = ((icmp_ln11_reg_1690_pp0_iter3_reg[0:0] === 1'b1) ? sext_ln23_1_fu_1202_p1 : sext_ln23_fu_1179_p1);

assign select_ln30_3_fu_1269_p3 = ((icmp_ln11_reg_1690_pp0_iter3_reg[0:0] === 1'b1) ? sext_ln23_2_fu_1266_p1 : sext_ln23_1_fu_1202_p1);

assign select_ln30_4_fu_1126_p3 = ((icmp_ln11_reg_1690_pp0_iter3_reg[0:0] === 1'b1) ? 5'd3 : 5'd2);

assign select_ln30_5_fu_1334_p3 = ((icmp_ln11_reg_1690_pp0_iter3_reg[0:0] === 1'b1) ? 5'd1 : c_fu_1206_p2);

assign select_ln30_6_fu_1341_p3 = ((icmp_ln11_reg_1690_pp0_iter3_reg[0:0] === 1'b1) ? 5'd2 : add_ln23_1_fu_1212_p2);

assign select_ln30_7_fu_1376_p3 = ((or_ln30_fu_1371_p2[0:0] === 1'b1) ? 3'd0 : ap_phi_mux_f_0_phi_fu_732_p4);

assign select_ln30_8_fu_1384_p3 = ((and_ln30_fu_1359_p2[0:0] === 1'b1) ? add_ln23_3_fu_1365_p2 : select_ln30_fu_1218_p3);

assign select_ln30_9_fu_1447_p3 = ((and_ln30_fu_1359_p2[0:0] === 1'b1) ? add_ln23_7_fu_1441_p2 : select_ln30_5_fu_1334_p3);

assign select_ln30_fu_1218_p3 = ((icmp_ln11_reg_1690_pp0_iter3_reg[0:0] === 1'b1) ? 5'd0 : ap_phi_mux_c_0_phi_fu_721_p4);

assign sext_ln23_1_fu_1202_p1 = $signed(tmp_12_fu_1192_p4);

assign sext_ln23_2_fu_1266_p1 = $signed(tmp_14_reg_1720);

assign sext_ln23_3_fu_1320_p1 = $signed(tmp_18_fu_1313_p3);

assign sext_ln23_4_fu_1402_p1 = $signed(add_ln23_4_fu_1396_p2);

assign sext_ln23_5_fu_1465_p1 = $signed(add_ln23_8_fu_1459_p2);

assign sext_ln23_fu_1179_p1 = $signed(tmp_11_fu_1169_p4);

assign sub_ln23_1_fu_1300_p2 = (p_shl9_cast_fu_1280_p3 - zext_ln23_5_fu_1296_p1);

assign sub_ln23_2_fu_1328_p2 = (tmp_17_fu_1306_p3 - zext_ln23_6_fu_1324_p1);

assign sub_ln23_fu_1260_p2 = (p_shl1_cast_fu_1240_p3 - zext_ln23_3_fu_1256_p1);

assign sub_ln30_fu_1602_p2 = (p_shl_cast_fu_1584_p3 - zext_ln30_4_fu_1598_p1);

assign tmp_11_fu_1169_p4 = {{mul_ln23_fu_1163_p2[11:8]}};

assign tmp_12_fu_1192_p4 = {{mul_ln23_1_fu_1186_p2[11:8]}};

assign tmp_13_fu_1248_p3 = {{select_ln30_2_fu_1229_p3}, {2'd0}};

assign tmp_15_fu_1288_p3 = {{select_ln30_3_fu_1269_p3}, {2'd0}};

assign tmp_17_fu_1306_p3 = {{tmp_16_reg_1725}, {5'd0}};

assign tmp_18_fu_1313_p3 = {{tmp_16_reg_1725}, {2'd0}};

assign tmp_19_fu_1591_p3 = {{grp_fu_1671_p3}, {1'd0}};

assign tmp_fu_1625_p4 = {{bitcast_ln29_fu_1622_p1[30:23]}};

assign trunc_ln23_1_fu_1276_p1 = select_ln30_3_fu_1269_p3[3:0];

assign trunc_ln23_fu_1236_p1 = select_ln30_2_fu_1229_p3[3:0];

assign trunc_ln29_fu_1635_p1 = bitcast_ln29_fu_1622_p1[22:0];

assign trunc_ln30_fu_1225_p1 = grp_fu_1075_p2[3:0];

assign xor_ln30_fu_1348_p2 = (icmp_ln11_reg_1690_pp0_iter3_reg ^ 1'd1);

assign zext_ln23_10_fu_1495_p1 = add_ln23_10_fu_1489_p2;

assign zext_ln23_11_fu_1549_p1 = add_ln23_12_reg_1897;

assign zext_ln23_12_fu_1557_p1 = add_ln23_13_reg_1902;

assign zext_ln23_13_fu_1565_p1 = add_ln23_14_reg_1907;

assign zext_ln23_3_fu_1256_p1 = tmp_13_fu_1248_p3;

assign zext_ln23_5_fu_1296_p1 = tmp_15_fu_1288_p3;

assign zext_ln23_6_fu_1324_p1 = $unsigned(sext_ln23_3_fu_1320_p1);

assign zext_ln23_7_fu_1417_p1 = add_ln23_5_fu_1411_p2;

assign zext_ln23_8_fu_1432_p1 = add_ln23_6_fu_1426_p2;

assign zext_ln23_9_fu_1480_p1 = add_ln23_9_fu_1474_p2;

assign zext_ln23_fu_1540_p1 = select_ln30_7_fu_1376_p3;

assign zext_ln30_3_fu_1392_p1 = select_ln30_8_fu_1384_p3;

assign zext_ln30_4_fu_1598_p1 = tmp_19_fu_1591_p3;

assign zext_ln30_5_fu_1455_p1 = select_ln30_9_fu_1447_p3;

assign zext_ln30_6_fu_1518_p1 = select_ln30_10_fu_1510_p3;

assign zext_ln30_7_fu_1608_p1 = select_ln30_7_reg_1735;

assign zext_ln30_8_fu_1617_p1 = add_ln30_2_fu_1611_p2;

always @ (posedge ap_clk) begin
    zext_ln23_reg_1912[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    zext_ln23_reg_1912_pp0_iter5_reg[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    zext_ln23_reg_1912_pp0_iter6_reg[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    zext_ln23_reg_1912_pp0_iter7_reg[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    zext_ln23_reg_1912_pp0_iter8_reg[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    zext_ln23_reg_1912_pp0_iter9_reg[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    zext_ln23_reg_1912_pp0_iter10_reg[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    zext_ln23_reg_1912_pp0_iter11_reg[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    zext_ln23_reg_1912_pp0_iter12_reg[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    zext_ln23_reg_1912_pp0_iter13_reg[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    zext_ln23_reg_1912_pp0_iter14_reg[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    zext_ln23_reg_1912_pp0_iter15_reg[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    zext_ln23_reg_1912_pp0_iter16_reg[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    zext_ln23_reg_1912_pp0_iter17_reg[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    zext_ln23_reg_1912_pp0_iter18_reg[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    zext_ln23_reg_1912_pp0_iter19_reg[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    zext_ln23_reg_1912_pp0_iter20_reg[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    zext_ln23_reg_1912_pp0_iter21_reg[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    zext_ln23_reg_1912_pp0_iter22_reg[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    zext_ln23_reg_1912_pp0_iter23_reg[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
end

endmodule //conv_1
