<h2 id="Ncore3.7FSYS:2024w40:-Highlights:">Highlights: </h2><h3 id="Ncore3.7FSYS:2024w40:-Naveen:">Naveen:</h3><h3 id="Ncore3.7FSYS:2024w40:-Urvish:">Urvish :</h3><ul><li><p>ncore3.7 JIRAs</p><ul><li><p>Verified <a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-15452" rel="nofollow">CONC-15452</a> <a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-15397" rel="nofollow">CONC-15397</a> <a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-15501" rel="nofollow">CONC-15501</a> </p></li><li><p>Opened <a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-15532" rel="nofollow">CONC-15532</a> : [Interface parity check] : In chiaiu DV, implement logic to check on output “*_chk” signals of chiaiu rtl (gen_wrapper)</p></li><li><p>Opened <a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-15540" rel="nofollow">CONC-15540</a> : [Interface parity check], ACE5, ACE5lite-DVM : In ioaiu DV, implement logic to check on output “*_chk” signals of ioaiu rtl (gen_wrapper)</p></li><li><p>Opened <a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-15543" rel="nofollow">CONC-15543</a> : [FSC registers mapping change] : Add automotive configuration with 16 DMIs</p></li><li><p>Opened <a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-15571" rel="nofollow">CONC-15571</a> (HW-Arch): Ncore_system_architecture_3.7 &amp; ConcertoCProtocolArch_3.7 have different views of CMD_REQ.OR policy setting for DMI</p></li><li><p>Opened <a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-15572" rel="nofollow">CONC-15572</a> (ioaiu rtl): ioaiu ACE5Lite &amp; ACE-Lite i/f type : CMD_REQ.TOF value not as per ConcertoCProtocolArch_3.7 spec</p></li><li><p>Opened <a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-15574" rel="nofollow">CONC-15574</a> (HW-Arch): Discrepancy for GPRAR.Order.Policy=Reserved value description in Ncore_system_architecture_3.7</p></li><li><p>Opened <a class="external-link" href="https://arterisip.atlassian.net/browse/CONC-15576" rel="nofollow">CONC-15576</a> : fsys config for IOAIUp verification</p></li></ul></li><li><p>ncore3.7 testplan : Populated testplan for below features <a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/880410689/Ncore+3.7+FSYS+Testplan" data-linked-resource-id="880410689" data-linked-resource-version="57" data-linked-resource-type="page">Ncore 3.7 FSYS Testplan:</a> </p><ul><li><p>AMBA 5 AXI Support Interface Parity Check</p></li><li><p>CHI-B Interface Protection</p></li></ul><ul><li><p>FSC registers mapping change</p></li><li><p>AMBA 5 OWO AXI Support - Continue</p></li></ul></li></ul>