{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1575557221376 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575557221376 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 05 22:47:01 2019 " "Processing started: Thu Dec 05 22:47:01 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575557221376 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575557221376 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ep11 -c ep11 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ep11 -c ep11" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575557221376 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1575557221731 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1575557221731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkgen.v 1 1 " "Found 1 design units, including 1 entities, in source file clkgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 clkgen " "Found entity 1: clkgen" {  } { { "clkgen.v" "" { Text "F:/FPGA Project/ep11/clkgen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575557229463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575557229463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_ctrl " "Found entity 1: vga_ctrl" {  } { { "vga_ctrl.v" "" { Text "F:/FPGA Project/ep11/vga_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575557229463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575557229463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "printchar.v 1 1 " "Found 1 design units, including 1 entities, in source file printchar.v" { { "Info" "ISGN_ENTITY_NAME" "1 printchar " "Found entity 1: printchar" {  } { { "printchar.v" "" { Text "F:/FPGA Project/ep11/printchar.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575557229463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575557229463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_keyboard.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2_keyboard.v" { { "Info" "ISGN_ENTITY_NAME" "1 ps2_keyboard " "Found entity 1: ps2_keyboard" {  } { { "ps2_keyboard.v" "" { Text "F:/FPGA Project/ep11/ps2_keyboard.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575557229463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575557229463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard.v 1 1 " "Found 1 design units, including 1 entities, in source file keyboard.v" { { "Info" "ISGN_ENTITY_NAME" "1 keyboard " "Found entity 1: keyboard" {  } { { "keyboard.v" "" { Text "F:/FPGA Project/ep11/keyboard.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575557229479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575557229479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file my_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_clock " "Found entity 1: my_clock" {  } { { "my_clock.v" "" { Text "F:/FPGA Project/ep11/my_clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575557229479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575557229479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_char.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_char.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_char " "Found entity 1: ROM_char" {  } { { "ROM_char.v" "" { Text "F:/FPGA Project/ep11/ROM_char.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575557229479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575557229479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_low.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_low.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_low " "Found entity 1: ROM_low" {  } { { "ROM_low.v" "" { Text "F:/FPGA Project/ep11/ROM_low.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575557229479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575557229479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_cap.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_cap.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_cap " "Found entity 1: ROM_cap" {  } { { "ROM_cap.v" "" { Text "F:/FPGA Project/ep11/ROM_cap.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575557229479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575557229479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_videomem.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_videomem.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_videomem " "Found entity 1: RAM_videomem" {  } { { "RAM_videomem.v" "" { Text "F:/FPGA Project/ep11/RAM_videomem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575557229479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575557229479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_backspace.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_backspace.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_backspace " "Found entity 1: RAM_backspace" {  } { { "RAM_backspace.v" "" { Text "F:/FPGA Project/ep11/RAM_backspace.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575557229479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575557229479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "write_vmem.v 1 1 " "Found 1 design units, including 1 entities, in source file write_vmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 write_vmem " "Found entity 1: write_vmem" {  } { { "write_vmem.v" "" { Text "F:/FPGA Project/ep11/write_vmem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575557229479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575557229479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "read_vmem.v 1 1 " "Found 1 design units, including 1 entities, in source file read_vmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 read_vmem " "Found entity 1: read_vmem" {  } { { "read_vmem.v" "" { Text "F:/FPGA Project/ep11/read_vmem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575557229479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575557229479 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ep11.v 1 1 " "Using design file ep11.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ep11 " "Found entity 1: ep11" {  } { { "ep11.v" "" { Text "F:/FPGA Project/ep11/ep11.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575557229559 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1575557229559 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ep11 " "Elaborating entity \"ep11\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1575557229559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboard keyboard:my_key " "Elaborating entity \"keyboard\" for hierarchy \"keyboard:my_key\"" {  } { { "ep11.v" "my_key" { Text "F:/FPGA Project/ep11/ep11.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575557229559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_clock keyboard:my_key\|my_clock:mycl " "Elaborating entity \"my_clock\" for hierarchy \"keyboard:my_key\|my_clock:mycl\"" {  } { { "keyboard.v" "mycl" { Text "F:/FPGA Project/ep11/keyboard.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575557229590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_keyboard keyboard:my_key\|ps2_keyboard:keybo " "Elaborating entity \"ps2_keyboard\" for hierarchy \"keyboard:my_key\|ps2_keyboard:keybo\"" {  } { { "keyboard.v" "keybo" { Text "F:/FPGA Project/ep11/keyboard.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575557229590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_backspace keyboard:my_key\|RAM_backspace:bac " "Elaborating entity \"RAM_backspace\" for hierarchy \"keyboard:my_key\|RAM_backspace:bac\"" {  } { { "keyboard.v" "bac" { Text "F:/FPGA Project/ep11/keyboard.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575557229590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write_vmem keyboard:my_key\|write_vmem:wrvm " "Elaborating entity \"write_vmem\" for hierarchy \"keyboard:my_key\|write_vmem:wrvm\"" {  } { { "keyboard.v" "wrvm" { Text "F:/FPGA Project/ep11/keyboard.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575557229590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_low keyboard:my_key\|write_vmem:wrvm\|ROM_low:low " "Elaborating entity \"ROM_low\" for hierarchy \"keyboard:my_key\|write_vmem:wrvm\|ROM_low:low\"" {  } { { "write_vmem.v" "low" { Text "F:/FPGA Project/ep11/write_vmem.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575557229606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram keyboard:my_key\|write_vmem:wrvm\|ROM_low:low\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"keyboard:my_key\|write_vmem:wrvm\|ROM_low:low\|altsyncram:altsyncram_component\"" {  } { { "ROM_low.v" "altsyncram_component" { Text "F:/FPGA Project/ep11/ROM_low.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575557229637 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "keyboard:my_key\|write_vmem:wrvm\|ROM_low:low\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"keyboard:my_key\|write_vmem:wrvm\|ROM_low:low\|altsyncram:altsyncram_component\"" {  } { { "ROM_low.v" "" { Text "F:/FPGA Project/ep11/ROM_low.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575557229637 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "keyboard:my_key\|write_vmem:wrvm\|ROM_low:low\|altsyncram:altsyncram_component " "Instantiated megafunction \"keyboard:my_key\|write_vmem:wrvm\|ROM_low:low\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575557229637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575557229637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575557229637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file code1.mif " "Parameter \"init_file\" = \"code1.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575557229637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575557229637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575557229637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575557229637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575557229637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575557229637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575557229637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575557229637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575557229637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575557229637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575557229637 ""}  } { { "ROM_low.v" "" { Text "F:/FPGA Project/ep11/ROM_low.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575557229637 ""}
{ "Warning" "WTDFX_ASSERTION" "Not using extra address lines in altsyncram megafunction design -- 128 memory words in side A specified but total number of address lines is 8 " "Assertion warning: Not using extra address lines in altsyncram megafunction design -- 128 memory words in side A specified but total number of address lines is 8" {  } { { "db/altsyncram_r8f1.tdf" "" { Text "F:/FPGA Project/ep11/db/altsyncram_r8f1.tdf" 218 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575557229668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r8f1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r8f1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r8f1 " "Found entity 1: altsyncram_r8f1" {  } { { "db/altsyncram_r8f1.tdf" "" { Text "F:/FPGA Project/ep11/db/altsyncram_r8f1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575557229668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575557229668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r8f1 keyboard:my_key\|write_vmem:wrvm\|ROM_low:low\|altsyncram:altsyncram_component\|altsyncram_r8f1:auto_generated " "Elaborating entity \"altsyncram_r8f1\" for hierarchy \"keyboard:my_key\|write_vmem:wrvm\|ROM_low:low\|altsyncram:altsyncram_component\|altsyncram_r8f1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575557229668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_cap keyboard:my_key\|write_vmem:wrvm\|ROM_cap:cap " "Elaborating entity \"ROM_cap\" for hierarchy \"keyboard:my_key\|write_vmem:wrvm\|ROM_cap:cap\"" {  } { { "write_vmem.v" "cap" { Text "F:/FPGA Project/ep11/write_vmem.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575557229684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram keyboard:my_key\|write_vmem:wrvm\|ROM_cap:cap\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"keyboard:my_key\|write_vmem:wrvm\|ROM_cap:cap\|altsyncram:altsyncram_component\"" {  } { { "ROM_cap.v" "altsyncram_component" { Text "F:/FPGA Project/ep11/ROM_cap.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575557229699 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "keyboard:my_key\|write_vmem:wrvm\|ROM_cap:cap\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"keyboard:my_key\|write_vmem:wrvm\|ROM_cap:cap\|altsyncram:altsyncram_component\"" {  } { { "ROM_cap.v" "" { Text "F:/FPGA Project/ep11/ROM_cap.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575557229699 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "keyboard:my_key\|write_vmem:wrvm\|ROM_cap:cap\|altsyncram:altsyncram_component " "Instantiated megafunction \"keyboard:my_key\|write_vmem:wrvm\|ROM_cap:cap\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575557229699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575557229699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575557229699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file code2.mif " "Parameter \"init_file\" = \"code2.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575557229699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575557229699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575557229699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575557229699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575557229699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575557229699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575557229699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575557229699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575557229699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575557229699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575557229699 ""}  } { { "ROM_cap.v" "" { Text "F:/FPGA Project/ep11/ROM_cap.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575557229699 ""}
{ "Warning" "WTDFX_ASSERTION" "Not using extra address lines in altsyncram megafunction design -- 128 memory words in side A specified but total number of address lines is 8 " "Assertion warning: Not using extra address lines in altsyncram megafunction design -- 128 memory words in side A specified but total number of address lines is 8" {  } { { "db/altsyncram_s8f1.tdf" "" { Text "F:/FPGA Project/ep11/db/altsyncram_s8f1.tdf" 218 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575557229731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s8f1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s8f1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s8f1 " "Found entity 1: altsyncram_s8f1" {  } { { "db/altsyncram_s8f1.tdf" "" { Text "F:/FPGA Project/ep11/db/altsyncram_s8f1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575557229731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575557229731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s8f1 keyboard:my_key\|write_vmem:wrvm\|ROM_cap:cap\|altsyncram:altsyncram_component\|altsyncram_s8f1:auto_generated " "Elaborating entity \"altsyncram_s8f1\" for hierarchy \"keyboard:my_key\|write_vmem:wrvm\|ROM_cap:cap\|altsyncram:altsyncram_component\|altsyncram_s8f1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575557229731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_videomem keyboard:my_key\|write_vmem:wrvm\|RAM_videomem:vm " "Elaborating entity \"RAM_videomem\" for hierarchy \"keyboard:my_key\|write_vmem:wrvm\|RAM_videomem:vm\"" {  } { { "write_vmem.v" "vm" { Text "F:/FPGA Project/ep11/write_vmem.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575557229746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram keyboard:my_key\|write_vmem:wrvm\|RAM_videomem:vm\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"keyboard:my_key\|write_vmem:wrvm\|RAM_videomem:vm\|altsyncram:altsyncram_component\"" {  } { { "RAM_videomem.v" "altsyncram_component" { Text "F:/FPGA Project/ep11/RAM_videomem.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575557229746 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "keyboard:my_key\|write_vmem:wrvm\|RAM_videomem:vm\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"keyboard:my_key\|write_vmem:wrvm\|RAM_videomem:vm\|altsyncram:altsyncram_component\"" {  } { { "RAM_videomem.v" "" { Text "F:/FPGA Project/ep11/RAM_videomem.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575557229746 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "keyboard:my_key\|write_vmem:wrvm\|RAM_videomem:vm\|altsyncram:altsyncram_component " "Instantiated megafunction \"keyboard:my_key\|write_vmem:wrvm\|RAM_videomem:vm\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575557229746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575557229746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575557229746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575557229746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575557229746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575557229746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575557229746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2100 " "Parameter \"numwords_a\" = \"2100\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575557229746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 2100 " "Parameter \"numwords_b\" = \"2100\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575557229746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575557229746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575557229746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575557229746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575557229746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575557229746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575557229746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575557229746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575557229746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575557229746 ""}  } { { "RAM_videomem.v" "" { Text "F:/FPGA Project/ep11/RAM_videomem.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575557229746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0rp1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0rp1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0rp1 " "Found entity 1: altsyncram_0rp1" {  } { { "db/altsyncram_0rp1.tdf" "" { Text "F:/FPGA Project/ep11/db/altsyncram_0rp1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575557229779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575557229779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0rp1 keyboard:my_key\|write_vmem:wrvm\|RAM_videomem:vm\|altsyncram:altsyncram_component\|altsyncram_0rp1:auto_generated " "Elaborating entity \"altsyncram_0rp1\" for hierarchy \"keyboard:my_key\|write_vmem:wrvm\|RAM_videomem:vm\|altsyncram:altsyncram_component\|altsyncram_0rp1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575557229779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "printchar printchar:my_char " "Elaborating entity \"printchar\" for hierarchy \"printchar:my_char\"" {  } { { "ep11.v" "my_char" { Text "F:/FPGA Project/ep11/ep11.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575557229794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkgen printchar:my_char\|clkgen:clk_ " "Elaborating entity \"clkgen\" for hierarchy \"printchar:my_char\|clkgen:clk_\"" {  } { { "printchar.v" "clk_" { Text "F:/FPGA Project/ep11/printchar.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575557229794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_ctrl printchar:my_char\|vga_ctrl:ctrl " "Elaborating entity \"vga_ctrl\" for hierarchy \"printchar:my_char\|vga_ctrl:ctrl\"" {  } { { "printchar.v" "ctrl" { Text "F:/FPGA Project/ep11/printchar.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575557229794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "read_vmem printchar:my_char\|read_vmem:rdvm " "Elaborating entity \"read_vmem\" for hierarchy \"printchar:my_char\|read_vmem:rdvm\"" {  } { { "printchar.v" "rdvm" { Text "F:/FPGA Project/ep11/printchar.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575557229794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_char printchar:my_char\|ROM_char:char " "Elaborating entity \"ROM_char\" for hierarchy \"printchar:my_char\|ROM_char:char\"" {  } { { "printchar.v" "char" { Text "F:/FPGA Project/ep11/printchar.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575557229810 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ram.data_a 0 ROM_char.v(9) " "Net \"ram.data_a\" at ROM_char.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "ROM_char.v" "" { Text "F:/FPGA Project/ep11/ROM_char.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1575557229810 "|ep11|printchar:my_char|ROM_char:char"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ram.waddr_a 0 ROM_char.v(9) " "Net \"ram.waddr_a\" at ROM_char.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "ROM_char.v" "" { Text "F:/FPGA Project/ep11/ROM_char.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1575557229810 "|ep11|printchar:my_char|ROM_char:char"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ram.we_a 0 ROM_char.v(9) " "Net \"ram.we_a\" at ROM_char.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "ROM_char.v" "" { Text "F:/FPGA Project/ep11/ROM_char.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1575557229810 "|ep11|printchar:my_char|ROM_char:char"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "keyboard:my_key\|write_vmem:wrvm\|RAM_videomem:vm\|altsyncram:altsyncram_component\|altsyncram_0rp1:auto_generated\|q_b\[0\] " "Synthesized away node \"keyboard:my_key\|write_vmem:wrvm\|RAM_videomem:vm\|altsyncram:altsyncram_component\|altsyncram_0rp1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_0rp1.tdf" "" { Text "F:/FPGA Project/ep11/db/altsyncram_0rp1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "f:/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM_videomem.v" "" { Text "F:/FPGA Project/ep11/RAM_videomem.v" 90 0 0 } } { "write_vmem.v" "" { Text "F:/FPGA Project/ep11/write_vmem.v" 12 0 0 } } { "keyboard.v" "" { Text "F:/FPGA Project/ep11/keyboard.v" 37 0 0 } } { "ep11.v" "" { Text "F:/FPGA Project/ep11/ep11.v" 47 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575557229923 "|ep11|keyboard:my_key|write_vmem:wrvm|RAM_videomem:vm|altsyncram:altsyncram_component|altsyncram_0rp1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "keyboard:my_key\|write_vmem:wrvm\|RAM_videomem:vm\|altsyncram:altsyncram_component\|altsyncram_0rp1:auto_generated\|q_b\[1\] " "Synthesized away node \"keyboard:my_key\|write_vmem:wrvm\|RAM_videomem:vm\|altsyncram:altsyncram_component\|altsyncram_0rp1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_0rp1.tdf" "" { Text "F:/FPGA Project/ep11/db/altsyncram_0rp1.tdf" 71 2 0 } } { "altsyncram.tdf" "" { Text "f:/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM_videomem.v" "" { Text "F:/FPGA Project/ep11/RAM_videomem.v" 90 0 0 } } { "write_vmem.v" "" { Text "F:/FPGA Project/ep11/write_vmem.v" 12 0 0 } } { "keyboard.v" "" { Text "F:/FPGA Project/ep11/keyboard.v" 37 0 0 } } { "ep11.v" "" { Text "F:/FPGA Project/ep11/ep11.v" 47 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575557229923 "|ep11|keyboard:my_key|write_vmem:wrvm|RAM_videomem:vm|altsyncram:altsyncram_component|altsyncram_0rp1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "keyboard:my_key\|write_vmem:wrvm\|RAM_videomem:vm\|altsyncram:altsyncram_component\|altsyncram_0rp1:auto_generated\|q_b\[2\] " "Synthesized away node \"keyboard:my_key\|write_vmem:wrvm\|RAM_videomem:vm\|altsyncram:altsyncram_component\|altsyncram_0rp1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_0rp1.tdf" "" { Text "F:/FPGA Project/ep11/db/altsyncram_0rp1.tdf" 104 2 0 } } { "altsyncram.tdf" "" { Text "f:/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM_videomem.v" "" { Text "F:/FPGA Project/ep11/RAM_videomem.v" 90 0 0 } } { "write_vmem.v" "" { Text "F:/FPGA Project/ep11/write_vmem.v" 12 0 0 } } { "keyboard.v" "" { Text "F:/FPGA Project/ep11/keyboard.v" 37 0 0 } } { "ep11.v" "" { Text "F:/FPGA Project/ep11/ep11.v" 47 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575557229923 "|ep11|keyboard:my_key|write_vmem:wrvm|RAM_videomem:vm|altsyncram:altsyncram_component|altsyncram_0rp1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "keyboard:my_key\|write_vmem:wrvm\|RAM_videomem:vm\|altsyncram:altsyncram_component\|altsyncram_0rp1:auto_generated\|q_b\[3\] " "Synthesized away node \"keyboard:my_key\|write_vmem:wrvm\|RAM_videomem:vm\|altsyncram:altsyncram_component\|altsyncram_0rp1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_0rp1.tdf" "" { Text "F:/FPGA Project/ep11/db/altsyncram_0rp1.tdf" 137 2 0 } } { "altsyncram.tdf" "" { Text "f:/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM_videomem.v" "" { Text "F:/FPGA Project/ep11/RAM_videomem.v" 90 0 0 } } { "write_vmem.v" "" { Text "F:/FPGA Project/ep11/write_vmem.v" 12 0 0 } } { "keyboard.v" "" { Text "F:/FPGA Project/ep11/keyboard.v" 37 0 0 } } { "ep11.v" "" { Text "F:/FPGA Project/ep11/ep11.v" 47 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575557229923 "|ep11|keyboard:my_key|write_vmem:wrvm|RAM_videomem:vm|altsyncram:altsyncram_component|altsyncram_0rp1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "keyboard:my_key\|write_vmem:wrvm\|RAM_videomem:vm\|altsyncram:altsyncram_component\|altsyncram_0rp1:auto_generated\|q_b\[4\] " "Synthesized away node \"keyboard:my_key\|write_vmem:wrvm\|RAM_videomem:vm\|altsyncram:altsyncram_component\|altsyncram_0rp1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_0rp1.tdf" "" { Text "F:/FPGA Project/ep11/db/altsyncram_0rp1.tdf" 170 2 0 } } { "altsyncram.tdf" "" { Text "f:/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM_videomem.v" "" { Text "F:/FPGA Project/ep11/RAM_videomem.v" 90 0 0 } } { "write_vmem.v" "" { Text "F:/FPGA Project/ep11/write_vmem.v" 12 0 0 } } { "keyboard.v" "" { Text "F:/FPGA Project/ep11/keyboard.v" 37 0 0 } } { "ep11.v" "" { Text "F:/FPGA Project/ep11/ep11.v" 47 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575557229923 "|ep11|keyboard:my_key|write_vmem:wrvm|RAM_videomem:vm|altsyncram:altsyncram_component|altsyncram_0rp1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "keyboard:my_key\|write_vmem:wrvm\|RAM_videomem:vm\|altsyncram:altsyncram_component\|altsyncram_0rp1:auto_generated\|q_b\[5\] " "Synthesized away node \"keyboard:my_key\|write_vmem:wrvm\|RAM_videomem:vm\|altsyncram:altsyncram_component\|altsyncram_0rp1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_0rp1.tdf" "" { Text "F:/FPGA Project/ep11/db/altsyncram_0rp1.tdf" 203 2 0 } } { "altsyncram.tdf" "" { Text "f:/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM_videomem.v" "" { Text "F:/FPGA Project/ep11/RAM_videomem.v" 90 0 0 } } { "write_vmem.v" "" { Text "F:/FPGA Project/ep11/write_vmem.v" 12 0 0 } } { "keyboard.v" "" { Text "F:/FPGA Project/ep11/keyboard.v" 37 0 0 } } { "ep11.v" "" { Text "F:/FPGA Project/ep11/ep11.v" 47 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575557229923 "|ep11|keyboard:my_key|write_vmem:wrvm|RAM_videomem:vm|altsyncram:altsyncram_component|altsyncram_0rp1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "keyboard:my_key\|write_vmem:wrvm\|RAM_videomem:vm\|altsyncram:altsyncram_component\|altsyncram_0rp1:auto_generated\|q_b\[6\] " "Synthesized away node \"keyboard:my_key\|write_vmem:wrvm\|RAM_videomem:vm\|altsyncram:altsyncram_component\|altsyncram_0rp1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_0rp1.tdf" "" { Text "F:/FPGA Project/ep11/db/altsyncram_0rp1.tdf" 236 2 0 } } { "altsyncram.tdf" "" { Text "f:/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM_videomem.v" "" { Text "F:/FPGA Project/ep11/RAM_videomem.v" 90 0 0 } } { "write_vmem.v" "" { Text "F:/FPGA Project/ep11/write_vmem.v" 12 0 0 } } { "keyboard.v" "" { Text "F:/FPGA Project/ep11/keyboard.v" 37 0 0 } } { "ep11.v" "" { Text "F:/FPGA Project/ep11/ep11.v" 47 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575557229923 "|ep11|keyboard:my_key|write_vmem:wrvm|RAM_videomem:vm|altsyncram:altsyncram_component|altsyncram_0rp1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "keyboard:my_key\|write_vmem:wrvm\|RAM_videomem:vm\|altsyncram:altsyncram_component\|altsyncram_0rp1:auto_generated\|q_b\[7\] " "Synthesized away node \"keyboard:my_key\|write_vmem:wrvm\|RAM_videomem:vm\|altsyncram:altsyncram_component\|altsyncram_0rp1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_0rp1.tdf" "" { Text "F:/FPGA Project/ep11/db/altsyncram_0rp1.tdf" 269 2 0 } } { "altsyncram.tdf" "" { Text "f:/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RAM_videomem.v" "" { Text "F:/FPGA Project/ep11/RAM_videomem.v" 90 0 0 } } { "write_vmem.v" "" { Text "F:/FPGA Project/ep11/write_vmem.v" 12 0 0 } } { "keyboard.v" "" { Text "F:/FPGA Project/ep11/keyboard.v" 37 0 0 } } { "ep11.v" "" { Text "F:/FPGA Project/ep11/ep11.v" 47 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575557229923 "|ep11|keyboard:my_key|write_vmem:wrvm|RAM_videomem:vm|altsyncram:altsyncram_component|altsyncram_0rp1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "keyboard:my_key\|write_vmem:wrvm\|ROM_cap:cap\|altsyncram:altsyncram_component\|altsyncram_s8f1:auto_generated\|q_a\[0\] " "Synthesized away node \"keyboard:my_key\|write_vmem:wrvm\|ROM_cap:cap\|altsyncram:altsyncram_component\|altsyncram_s8f1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_s8f1.tdf" "" { Text "F:/FPGA Project/ep11/db/altsyncram_s8f1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "f:/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_cap.v" "" { Text "F:/FPGA Project/ep11/ROM_cap.v" 81 0 0 } } { "write_vmem.v" "" { Text "F:/FPGA Project/ep11/write_vmem.v" 11 0 0 } } { "keyboard.v" "" { Text "F:/FPGA Project/ep11/keyboard.v" 37 0 0 } } { "ep11.v" "" { Text "F:/FPGA Project/ep11/ep11.v" 47 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575557229923 "|ep11|keyboard:my_key|write_vmem:wrvm|ROM_cap:cap|altsyncram:altsyncram_component|altsyncram_s8f1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "keyboard:my_key\|write_vmem:wrvm\|ROM_cap:cap\|altsyncram:altsyncram_component\|altsyncram_s8f1:auto_generated\|q_a\[1\] " "Synthesized away node \"keyboard:my_key\|write_vmem:wrvm\|ROM_cap:cap\|altsyncram:altsyncram_component\|altsyncram_s8f1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_s8f1.tdf" "" { Text "F:/FPGA Project/ep11/db/altsyncram_s8f1.tdf" 56 2 0 } } { "altsyncram.tdf" "" { Text "f:/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_cap.v" "" { Text "F:/FPGA Project/ep11/ROM_cap.v" 81 0 0 } } { "write_vmem.v" "" { Text "F:/FPGA Project/ep11/write_vmem.v" 11 0 0 } } { "keyboard.v" "" { Text "F:/FPGA Project/ep11/keyboard.v" 37 0 0 } } { "ep11.v" "" { Text "F:/FPGA Project/ep11/ep11.v" 47 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575557229923 "|ep11|keyboard:my_key|write_vmem:wrvm|ROM_cap:cap|altsyncram:altsyncram_component|altsyncram_s8f1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "keyboard:my_key\|write_vmem:wrvm\|ROM_cap:cap\|altsyncram:altsyncram_component\|altsyncram_s8f1:auto_generated\|q_a\[2\] " "Synthesized away node \"keyboard:my_key\|write_vmem:wrvm\|ROM_cap:cap\|altsyncram:altsyncram_component\|altsyncram_s8f1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_s8f1.tdf" "" { Text "F:/FPGA Project/ep11/db/altsyncram_s8f1.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "f:/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_cap.v" "" { Text "F:/FPGA Project/ep11/ROM_cap.v" 81 0 0 } } { "write_vmem.v" "" { Text "F:/FPGA Project/ep11/write_vmem.v" 11 0 0 } } { "keyboard.v" "" { Text "F:/FPGA Project/ep11/keyboard.v" 37 0 0 } } { "ep11.v" "" { Text "F:/FPGA Project/ep11/ep11.v" 47 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575557229923 "|ep11|keyboard:my_key|write_vmem:wrvm|ROM_cap:cap|altsyncram:altsyncram_component|altsyncram_s8f1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "keyboard:my_key\|write_vmem:wrvm\|ROM_cap:cap\|altsyncram:altsyncram_component\|altsyncram_s8f1:auto_generated\|q_a\[3\] " "Synthesized away node \"keyboard:my_key\|write_vmem:wrvm\|ROM_cap:cap\|altsyncram:altsyncram_component\|altsyncram_s8f1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_s8f1.tdf" "" { Text "F:/FPGA Project/ep11/db/altsyncram_s8f1.tdf" 100 2 0 } } { "altsyncram.tdf" "" { Text "f:/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_cap.v" "" { Text "F:/FPGA Project/ep11/ROM_cap.v" 81 0 0 } } { "write_vmem.v" "" { Text "F:/FPGA Project/ep11/write_vmem.v" 11 0 0 } } { "keyboard.v" "" { Text "F:/FPGA Project/ep11/keyboard.v" 37 0 0 } } { "ep11.v" "" { Text "F:/FPGA Project/ep11/ep11.v" 47 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575557229923 "|ep11|keyboard:my_key|write_vmem:wrvm|ROM_cap:cap|altsyncram:altsyncram_component|altsyncram_s8f1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "keyboard:my_key\|write_vmem:wrvm\|ROM_cap:cap\|altsyncram:altsyncram_component\|altsyncram_s8f1:auto_generated\|q_a\[4\] " "Synthesized away node \"keyboard:my_key\|write_vmem:wrvm\|ROM_cap:cap\|altsyncram:altsyncram_component\|altsyncram_s8f1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_s8f1.tdf" "" { Text "F:/FPGA Project/ep11/db/altsyncram_s8f1.tdf" 122 2 0 } } { "altsyncram.tdf" "" { Text "f:/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_cap.v" "" { Text "F:/FPGA Project/ep11/ROM_cap.v" 81 0 0 } } { "write_vmem.v" "" { Text "F:/FPGA Project/ep11/write_vmem.v" 11 0 0 } } { "keyboard.v" "" { Text "F:/FPGA Project/ep11/keyboard.v" 37 0 0 } } { "ep11.v" "" { Text "F:/FPGA Project/ep11/ep11.v" 47 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575557229923 "|ep11|keyboard:my_key|write_vmem:wrvm|ROM_cap:cap|altsyncram:altsyncram_component|altsyncram_s8f1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "keyboard:my_key\|write_vmem:wrvm\|ROM_cap:cap\|altsyncram:altsyncram_component\|altsyncram_s8f1:auto_generated\|q_a\[5\] " "Synthesized away node \"keyboard:my_key\|write_vmem:wrvm\|ROM_cap:cap\|altsyncram:altsyncram_component\|altsyncram_s8f1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_s8f1.tdf" "" { Text "F:/FPGA Project/ep11/db/altsyncram_s8f1.tdf" 144 2 0 } } { "altsyncram.tdf" "" { Text "f:/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_cap.v" "" { Text "F:/FPGA Project/ep11/ROM_cap.v" 81 0 0 } } { "write_vmem.v" "" { Text "F:/FPGA Project/ep11/write_vmem.v" 11 0 0 } } { "keyboard.v" "" { Text "F:/FPGA Project/ep11/keyboard.v" 37 0 0 } } { "ep11.v" "" { Text "F:/FPGA Project/ep11/ep11.v" 47 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575557229923 "|ep11|keyboard:my_key|write_vmem:wrvm|ROM_cap:cap|altsyncram:altsyncram_component|altsyncram_s8f1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "keyboard:my_key\|write_vmem:wrvm\|ROM_cap:cap\|altsyncram:altsyncram_component\|altsyncram_s8f1:auto_generated\|q_a\[6\] " "Synthesized away node \"keyboard:my_key\|write_vmem:wrvm\|ROM_cap:cap\|altsyncram:altsyncram_component\|altsyncram_s8f1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_s8f1.tdf" "" { Text "F:/FPGA Project/ep11/db/altsyncram_s8f1.tdf" 166 2 0 } } { "altsyncram.tdf" "" { Text "f:/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_cap.v" "" { Text "F:/FPGA Project/ep11/ROM_cap.v" 81 0 0 } } { "write_vmem.v" "" { Text "F:/FPGA Project/ep11/write_vmem.v" 11 0 0 } } { "keyboard.v" "" { Text "F:/FPGA Project/ep11/keyboard.v" 37 0 0 } } { "ep11.v" "" { Text "F:/FPGA Project/ep11/ep11.v" 47 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575557229923 "|ep11|keyboard:my_key|write_vmem:wrvm|ROM_cap:cap|altsyncram:altsyncram_component|altsyncram_s8f1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "keyboard:my_key\|write_vmem:wrvm\|ROM_cap:cap\|altsyncram:altsyncram_component\|altsyncram_s8f1:auto_generated\|q_a\[7\] " "Synthesized away node \"keyboard:my_key\|write_vmem:wrvm\|ROM_cap:cap\|altsyncram:altsyncram_component\|altsyncram_s8f1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_s8f1.tdf" "" { Text "F:/FPGA Project/ep11/db/altsyncram_s8f1.tdf" 188 2 0 } } { "altsyncram.tdf" "" { Text "f:/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_cap.v" "" { Text "F:/FPGA Project/ep11/ROM_cap.v" 81 0 0 } } { "write_vmem.v" "" { Text "F:/FPGA Project/ep11/write_vmem.v" 11 0 0 } } { "keyboard.v" "" { Text "F:/FPGA Project/ep11/keyboard.v" 37 0 0 } } { "ep11.v" "" { Text "F:/FPGA Project/ep11/ep11.v" 47 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575557229923 "|ep11|keyboard:my_key|write_vmem:wrvm|ROM_cap:cap|altsyncram:altsyncram_component|altsyncram_s8f1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "keyboard:my_key\|write_vmem:wrvm\|ROM_low:low\|altsyncram:altsyncram_component\|altsyncram_r8f1:auto_generated\|q_a\[0\] " "Synthesized away node \"keyboard:my_key\|write_vmem:wrvm\|ROM_low:low\|altsyncram:altsyncram_component\|altsyncram_r8f1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_r8f1.tdf" "" { Text "F:/FPGA Project/ep11/db/altsyncram_r8f1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "f:/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_low.v" "" { Text "F:/FPGA Project/ep11/ROM_low.v" 81 0 0 } } { "write_vmem.v" "" { Text "F:/FPGA Project/ep11/write_vmem.v" 10 0 0 } } { "keyboard.v" "" { Text "F:/FPGA Project/ep11/keyboard.v" 37 0 0 } } { "ep11.v" "" { Text "F:/FPGA Project/ep11/ep11.v" 47 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575557229923 "|ep11|keyboard:my_key|write_vmem:wrvm|ROM_low:low|altsyncram:altsyncram_component|altsyncram_r8f1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "keyboard:my_key\|write_vmem:wrvm\|ROM_low:low\|altsyncram:altsyncram_component\|altsyncram_r8f1:auto_generated\|q_a\[1\] " "Synthesized away node \"keyboard:my_key\|write_vmem:wrvm\|ROM_low:low\|altsyncram:altsyncram_component\|altsyncram_r8f1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_r8f1.tdf" "" { Text "F:/FPGA Project/ep11/db/altsyncram_r8f1.tdf" 56 2 0 } } { "altsyncram.tdf" "" { Text "f:/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_low.v" "" { Text "F:/FPGA Project/ep11/ROM_low.v" 81 0 0 } } { "write_vmem.v" "" { Text "F:/FPGA Project/ep11/write_vmem.v" 10 0 0 } } { "keyboard.v" "" { Text "F:/FPGA Project/ep11/keyboard.v" 37 0 0 } } { "ep11.v" "" { Text "F:/FPGA Project/ep11/ep11.v" 47 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575557229923 "|ep11|keyboard:my_key|write_vmem:wrvm|ROM_low:low|altsyncram:altsyncram_component|altsyncram_r8f1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "keyboard:my_key\|write_vmem:wrvm\|ROM_low:low\|altsyncram:altsyncram_component\|altsyncram_r8f1:auto_generated\|q_a\[2\] " "Synthesized away node \"keyboard:my_key\|write_vmem:wrvm\|ROM_low:low\|altsyncram:altsyncram_component\|altsyncram_r8f1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_r8f1.tdf" "" { Text "F:/FPGA Project/ep11/db/altsyncram_r8f1.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "f:/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_low.v" "" { Text "F:/FPGA Project/ep11/ROM_low.v" 81 0 0 } } { "write_vmem.v" "" { Text "F:/FPGA Project/ep11/write_vmem.v" 10 0 0 } } { "keyboard.v" "" { Text "F:/FPGA Project/ep11/keyboard.v" 37 0 0 } } { "ep11.v" "" { Text "F:/FPGA Project/ep11/ep11.v" 47 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575557229923 "|ep11|keyboard:my_key|write_vmem:wrvm|ROM_low:low|altsyncram:altsyncram_component|altsyncram_r8f1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "keyboard:my_key\|write_vmem:wrvm\|ROM_low:low\|altsyncram:altsyncram_component\|altsyncram_r8f1:auto_generated\|q_a\[3\] " "Synthesized away node \"keyboard:my_key\|write_vmem:wrvm\|ROM_low:low\|altsyncram:altsyncram_component\|altsyncram_r8f1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_r8f1.tdf" "" { Text "F:/FPGA Project/ep11/db/altsyncram_r8f1.tdf" 100 2 0 } } { "altsyncram.tdf" "" { Text "f:/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_low.v" "" { Text "F:/FPGA Project/ep11/ROM_low.v" 81 0 0 } } { "write_vmem.v" "" { Text "F:/FPGA Project/ep11/write_vmem.v" 10 0 0 } } { "keyboard.v" "" { Text "F:/FPGA Project/ep11/keyboard.v" 37 0 0 } } { "ep11.v" "" { Text "F:/FPGA Project/ep11/ep11.v" 47 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575557229923 "|ep11|keyboard:my_key|write_vmem:wrvm|ROM_low:low|altsyncram:altsyncram_component|altsyncram_r8f1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "keyboard:my_key\|write_vmem:wrvm\|ROM_low:low\|altsyncram:altsyncram_component\|altsyncram_r8f1:auto_generated\|q_a\[4\] " "Synthesized away node \"keyboard:my_key\|write_vmem:wrvm\|ROM_low:low\|altsyncram:altsyncram_component\|altsyncram_r8f1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_r8f1.tdf" "" { Text "F:/FPGA Project/ep11/db/altsyncram_r8f1.tdf" 122 2 0 } } { "altsyncram.tdf" "" { Text "f:/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_low.v" "" { Text "F:/FPGA Project/ep11/ROM_low.v" 81 0 0 } } { "write_vmem.v" "" { Text "F:/FPGA Project/ep11/write_vmem.v" 10 0 0 } } { "keyboard.v" "" { Text "F:/FPGA Project/ep11/keyboard.v" 37 0 0 } } { "ep11.v" "" { Text "F:/FPGA Project/ep11/ep11.v" 47 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575557229923 "|ep11|keyboard:my_key|write_vmem:wrvm|ROM_low:low|altsyncram:altsyncram_component|altsyncram_r8f1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "keyboard:my_key\|write_vmem:wrvm\|ROM_low:low\|altsyncram:altsyncram_component\|altsyncram_r8f1:auto_generated\|q_a\[5\] " "Synthesized away node \"keyboard:my_key\|write_vmem:wrvm\|ROM_low:low\|altsyncram:altsyncram_component\|altsyncram_r8f1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_r8f1.tdf" "" { Text "F:/FPGA Project/ep11/db/altsyncram_r8f1.tdf" 144 2 0 } } { "altsyncram.tdf" "" { Text "f:/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_low.v" "" { Text "F:/FPGA Project/ep11/ROM_low.v" 81 0 0 } } { "write_vmem.v" "" { Text "F:/FPGA Project/ep11/write_vmem.v" 10 0 0 } } { "keyboard.v" "" { Text "F:/FPGA Project/ep11/keyboard.v" 37 0 0 } } { "ep11.v" "" { Text "F:/FPGA Project/ep11/ep11.v" 47 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575557229923 "|ep11|keyboard:my_key|write_vmem:wrvm|ROM_low:low|altsyncram:altsyncram_component|altsyncram_r8f1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "keyboard:my_key\|write_vmem:wrvm\|ROM_low:low\|altsyncram:altsyncram_component\|altsyncram_r8f1:auto_generated\|q_a\[6\] " "Synthesized away node \"keyboard:my_key\|write_vmem:wrvm\|ROM_low:low\|altsyncram:altsyncram_component\|altsyncram_r8f1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_r8f1.tdf" "" { Text "F:/FPGA Project/ep11/db/altsyncram_r8f1.tdf" 166 2 0 } } { "altsyncram.tdf" "" { Text "f:/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_low.v" "" { Text "F:/FPGA Project/ep11/ROM_low.v" 81 0 0 } } { "write_vmem.v" "" { Text "F:/FPGA Project/ep11/write_vmem.v" 10 0 0 } } { "keyboard.v" "" { Text "F:/FPGA Project/ep11/keyboard.v" 37 0 0 } } { "ep11.v" "" { Text "F:/FPGA Project/ep11/ep11.v" 47 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575557229923 "|ep11|keyboard:my_key|write_vmem:wrvm|ROM_low:low|altsyncram:altsyncram_component|altsyncram_r8f1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "keyboard:my_key\|write_vmem:wrvm\|ROM_low:low\|altsyncram:altsyncram_component\|altsyncram_r8f1:auto_generated\|q_a\[7\] " "Synthesized away node \"keyboard:my_key\|write_vmem:wrvm\|ROM_low:low\|altsyncram:altsyncram_component\|altsyncram_r8f1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_r8f1.tdf" "" { Text "F:/FPGA Project/ep11/db/altsyncram_r8f1.tdf" 188 2 0 } } { "altsyncram.tdf" "" { Text "f:/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ROM_low.v" "" { Text "F:/FPGA Project/ep11/ROM_low.v" 81 0 0 } } { "write_vmem.v" "" { Text "F:/FPGA Project/ep11/write_vmem.v" 10 0 0 } } { "keyboard.v" "" { Text "F:/FPGA Project/ep11/keyboard.v" 37 0 0 } } { "ep11.v" "" { Text "F:/FPGA Project/ep11/ep11.v" 47 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575557229923 "|ep11|keyboard:my_key|write_vmem:wrvm|ROM_low:low|altsyncram:altsyncram_component|altsyncram_r8f1:auto_generated|ram_block1a7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1575557229923 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1575557229923 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "keyboard:my_key\|ps2_keyboard:keybo\|fifo_rtl_0 " "Inferred RAM node \"keyboard:my_key\|ps2_keyboard:keybo\|fifo_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1575557230143 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "printchar:my_char\|ROM_char:char\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"printchar:my_char\|ROM_char:char\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575557230580 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 12 " "Parameter WIDTH_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575557230580 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575557230580 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575557230580 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575557230580 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575557230580 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575557230580 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575557230580 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575557230580 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/ep11.ram0_ROM_char_ab09fc24.hdl.mif " "Parameter INIT_FILE set to db/ep11.ram0_ROM_char_ab09fc24.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575557230580 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1575557230580 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "keyboard:my_key\|ps2_keyboard:keybo\|fifo_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"keyboard:my_key\|ps2_keyboard:keybo\|fifo_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575557230580 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575557230580 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575557230580 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575557230580 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575557230580 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575557230580 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575557230580 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575557230580 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575557230580 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575557230580 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575557230580 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575557230580 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575557230580 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1575557230580 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1575557230580 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1575557230580 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "printchar:my_char\|vga_ctrl:ctrl\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"printchar:my_char\|vga_ctrl:ctrl\|Div0\"" {  } { { "vga_ctrl.v" "Div0" { Text "F:/FPGA Project/ep11/vga_ctrl.v" 67 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1575557230580 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1575557230580 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "printchar:my_char\|ROM_char:char\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"printchar:my_char\|ROM_char:char\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575557230596 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "printchar:my_char\|ROM_char:char\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"printchar:my_char\|ROM_char:char\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575557230596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 12 " "Parameter \"WIDTH_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575557230596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575557230596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575557230596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575557230596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575557230596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575557230596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575557230596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575557230596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/ep11.ram0_ROM_char_ab09fc24.hdl.mif " "Parameter \"INIT_FILE\" = \"db/ep11.ram0_ROM_char_ab09fc24.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575557230596 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575557230596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vvc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vvc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vvc1 " "Found entity 1: altsyncram_vvc1" {  } { { "db/altsyncram_vvc1.tdf" "" { Text "F:/FPGA Project/ep11/db/altsyncram_vvc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575557230627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575557230627 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "keyboard:my_key\|ps2_keyboard:keybo\|altsyncram:fifo_rtl_0 " "Elaborated megafunction instantiation \"keyboard:my_key\|ps2_keyboard:keybo\|altsyncram:fifo_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575557230643 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "keyboard:my_key\|ps2_keyboard:keybo\|altsyncram:fifo_rtl_0 " "Instantiated megafunction \"keyboard:my_key\|ps2_keyboard:keybo\|altsyncram:fifo_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575557230643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575557230643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575557230643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575557230643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575557230643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575557230643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575557230643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575557230643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575557230643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575557230643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575557230643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575557230643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575557230643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575557230643 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575557230643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lsj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lsj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lsj1 " "Found entity 1: altsyncram_lsj1" {  } { { "db/altsyncram_lsj1.tdf" "" { Text "F:/FPGA Project/ep11/db/altsyncram_lsj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575557230676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575557230676 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "printchar:my_char\|vga_ctrl:ctrl\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"printchar:my_char\|vga_ctrl:ctrl\|lpm_divide:Div0\"" {  } { { "vga_ctrl.v" "" { Text "F:/FPGA Project/ep11/vga_ctrl.v" 67 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575557230707 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "printchar:my_char\|vga_ctrl:ctrl\|lpm_divide:Div0 " "Instantiated megafunction \"printchar:my_char\|vga_ctrl:ctrl\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575557230707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575557230707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575557230707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1575557230707 ""}  } { { "vga_ctrl.v" "" { Text "F:/FPGA Project/ep11/vga_ctrl.v" 67 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1575557230707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ebm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ebm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ebm " "Found entity 1: lpm_divide_ebm" {  } { { "db/lpm_divide_ebm.tdf" "" { Text "F:/FPGA Project/ep11/db/lpm_divide_ebm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575557230738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575557230738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_klh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_klh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_klh " "Found entity 1: sign_div_unsign_klh" {  } { { "db/sign_div_unsign_klh.tdf" "" { Text "F:/FPGA Project/ep11/db/sign_div_unsign_klh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575557230738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575557230738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_eve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_eve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_eve " "Found entity 1: alt_u_div_eve" {  } { { "db/alt_u_div_eve.tdf" "" { Text "F:/FPGA Project/ep11/db/alt_u_div_eve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575557230754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575557230754 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1575557230896 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK " "bidirectional pin \"PS2_CLK\" has no driver" {  } { { "ep11.v" "" { Text "F:/FPGA Project/ep11/ep11.v" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575557230913 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT " "bidirectional pin \"PS2_DAT\" has no driver" {  } { { "ep11.v" "" { Text "F:/FPGA Project/ep11/ep11.v" 36 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575557230913 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK2 " "bidirectional pin \"PS2_CLK2\" has no driver" {  } { { "ep11.v" "" { Text "F:/FPGA Project/ep11/ep11.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575557230913 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT2 " "bidirectional pin \"PS2_DAT2\" has no driver" {  } { { "ep11.v" "" { Text "F:/FPGA Project/ep11/ep11.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1575557230913 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1575557230913 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "ep11.v" "" { Text "F:/FPGA Project/ep11/ep11.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575557231494 "|ep11|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "ep11.v" "" { Text "F:/FPGA Project/ep11/ep11.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575557231494 "|ep11|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "ep11.v" "" { Text "F:/FPGA Project/ep11/ep11.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575557231494 "|ep11|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "ep11.v" "" { Text "F:/FPGA Project/ep11/ep11.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575557231494 "|ep11|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "ep11.v" "" { Text "F:/FPGA Project/ep11/ep11.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575557231494 "|ep11|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1575557231494 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1575557231574 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "37 " "37 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1575557232728 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1575557232946 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575557232946 ""}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "printchar:my_char\|read_vmem:rdvm\|RAM_videomem:vm\|altsyncram:altsyncram_component\|altsyncram_0rp1:auto_generated\|ram_block1a0 clk0 GND " "WYSIWYG primitive \"printchar:my_char\|read_vmem:rdvm\|RAM_videomem:vm\|altsyncram:altsyncram_component\|altsyncram_0rp1:auto_generated\|ram_block1a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_0rp1.tdf" "" { Text "F:/FPGA Project/ep11/db/altsyncram_0rp1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "f:/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "RAM_videomem.v" "" { Text "F:/FPGA Project/ep11/RAM_videomem.v" 90 0 0 } } { "read_vmem.v" "" { Text "F:/FPGA Project/ep11/read_vmem.v" 6 0 0 } } { "printchar.v" "" { Text "F:/FPGA Project/ep11/printchar.v" 19 0 0 } } { "ep11.v" "" { Text "F:/FPGA Project/ep11/ep11.v" 49 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1575557233009 "|ep11|printchar:my_char|read_vmem:rdvm|RAM_videomem:vm|altsyncram:altsyncram_component|altsyncram_0rp1:auto_generated|ram_block1a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "printchar:my_char\|read_vmem:rdvm\|RAM_videomem:vm\|altsyncram:altsyncram_component\|altsyncram_0rp1:auto_generated\|ram_block1a1 clk0 GND " "WYSIWYG primitive \"printchar:my_char\|read_vmem:rdvm\|RAM_videomem:vm\|altsyncram:altsyncram_component\|altsyncram_0rp1:auto_generated\|ram_block1a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_0rp1.tdf" "" { Text "F:/FPGA Project/ep11/db/altsyncram_0rp1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "f:/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "RAM_videomem.v" "" { Text "F:/FPGA Project/ep11/RAM_videomem.v" 90 0 0 } } { "read_vmem.v" "" { Text "F:/FPGA Project/ep11/read_vmem.v" 6 0 0 } } { "printchar.v" "" { Text "F:/FPGA Project/ep11/printchar.v" 19 0 0 } } { "ep11.v" "" { Text "F:/FPGA Project/ep11/ep11.v" 49 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1575557233009 "|ep11|printchar:my_char|read_vmem:rdvm|RAM_videomem:vm|altsyncram:altsyncram_component|altsyncram_0rp1:auto_generated|ram_block1a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "printchar:my_char\|read_vmem:rdvm\|RAM_videomem:vm\|altsyncram:altsyncram_component\|altsyncram_0rp1:auto_generated\|ram_block1a2 clk0 GND " "WYSIWYG primitive \"printchar:my_char\|read_vmem:rdvm\|RAM_videomem:vm\|altsyncram:altsyncram_component\|altsyncram_0rp1:auto_generated\|ram_block1a2\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_0rp1.tdf" "" { Text "F:/FPGA Project/ep11/db/altsyncram_0rp1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "f:/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "RAM_videomem.v" "" { Text "F:/FPGA Project/ep11/RAM_videomem.v" 90 0 0 } } { "read_vmem.v" "" { Text "F:/FPGA Project/ep11/read_vmem.v" 6 0 0 } } { "printchar.v" "" { Text "F:/FPGA Project/ep11/printchar.v" 19 0 0 } } { "ep11.v" "" { Text "F:/FPGA Project/ep11/ep11.v" 49 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1575557233009 "|ep11|printchar:my_char|read_vmem:rdvm|RAM_videomem:vm|altsyncram:altsyncram_component|altsyncram_0rp1:auto_generated|ram_block1a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "printchar:my_char\|read_vmem:rdvm\|RAM_videomem:vm\|altsyncram:altsyncram_component\|altsyncram_0rp1:auto_generated\|ram_block1a3 clk0 GND " "WYSIWYG primitive \"printchar:my_char\|read_vmem:rdvm\|RAM_videomem:vm\|altsyncram:altsyncram_component\|altsyncram_0rp1:auto_generated\|ram_block1a3\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_0rp1.tdf" "" { Text "F:/FPGA Project/ep11/db/altsyncram_0rp1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "f:/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "RAM_videomem.v" "" { Text "F:/FPGA Project/ep11/RAM_videomem.v" 90 0 0 } } { "read_vmem.v" "" { Text "F:/FPGA Project/ep11/read_vmem.v" 6 0 0 } } { "printchar.v" "" { Text "F:/FPGA Project/ep11/printchar.v" 19 0 0 } } { "ep11.v" "" { Text "F:/FPGA Project/ep11/ep11.v" 49 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1575557233009 "|ep11|printchar:my_char|read_vmem:rdvm|RAM_videomem:vm|altsyncram:altsyncram_component|altsyncram_0rp1:auto_generated|ram_block1a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "printchar:my_char\|read_vmem:rdvm\|RAM_videomem:vm\|altsyncram:altsyncram_component\|altsyncram_0rp1:auto_generated\|ram_block1a4 clk0 GND " "WYSIWYG primitive \"printchar:my_char\|read_vmem:rdvm\|RAM_videomem:vm\|altsyncram:altsyncram_component\|altsyncram_0rp1:auto_generated\|ram_block1a4\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_0rp1.tdf" "" { Text "F:/FPGA Project/ep11/db/altsyncram_0rp1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "f:/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "RAM_videomem.v" "" { Text "F:/FPGA Project/ep11/RAM_videomem.v" 90 0 0 } } { "read_vmem.v" "" { Text "F:/FPGA Project/ep11/read_vmem.v" 6 0 0 } } { "printchar.v" "" { Text "F:/FPGA Project/ep11/printchar.v" 19 0 0 } } { "ep11.v" "" { Text "F:/FPGA Project/ep11/ep11.v" 49 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1575557233009 "|ep11|printchar:my_char|read_vmem:rdvm|RAM_videomem:vm|altsyncram:altsyncram_component|altsyncram_0rp1:auto_generated|ram_block1a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "printchar:my_char\|read_vmem:rdvm\|RAM_videomem:vm\|altsyncram:altsyncram_component\|altsyncram_0rp1:auto_generated\|ram_block1a5 clk0 GND " "WYSIWYG primitive \"printchar:my_char\|read_vmem:rdvm\|RAM_videomem:vm\|altsyncram:altsyncram_component\|altsyncram_0rp1:auto_generated\|ram_block1a5\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_0rp1.tdf" "" { Text "F:/FPGA Project/ep11/db/altsyncram_0rp1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "f:/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "RAM_videomem.v" "" { Text "F:/FPGA Project/ep11/RAM_videomem.v" 90 0 0 } } { "read_vmem.v" "" { Text "F:/FPGA Project/ep11/read_vmem.v" 6 0 0 } } { "printchar.v" "" { Text "F:/FPGA Project/ep11/printchar.v" 19 0 0 } } { "ep11.v" "" { Text "F:/FPGA Project/ep11/ep11.v" 49 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1575557233009 "|ep11|printchar:my_char|read_vmem:rdvm|RAM_videomem:vm|altsyncram:altsyncram_component|altsyncram_0rp1:auto_generated|ram_block1a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "printchar:my_char\|read_vmem:rdvm\|RAM_videomem:vm\|altsyncram:altsyncram_component\|altsyncram_0rp1:auto_generated\|ram_block1a6 clk0 GND " "WYSIWYG primitive \"printchar:my_char\|read_vmem:rdvm\|RAM_videomem:vm\|altsyncram:altsyncram_component\|altsyncram_0rp1:auto_generated\|ram_block1a6\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_0rp1.tdf" "" { Text "F:/FPGA Project/ep11/db/altsyncram_0rp1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "f:/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "RAM_videomem.v" "" { Text "F:/FPGA Project/ep11/RAM_videomem.v" 90 0 0 } } { "read_vmem.v" "" { Text "F:/FPGA Project/ep11/read_vmem.v" 6 0 0 } } { "printchar.v" "" { Text "F:/FPGA Project/ep11/printchar.v" 19 0 0 } } { "ep11.v" "" { Text "F:/FPGA Project/ep11/ep11.v" 49 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1575557233009 "|ep11|printchar:my_char|read_vmem:rdvm|RAM_videomem:vm|altsyncram:altsyncram_component|altsyncram_0rp1:auto_generated|ram_block1a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "printchar:my_char\|read_vmem:rdvm\|RAM_videomem:vm\|altsyncram:altsyncram_component\|altsyncram_0rp1:auto_generated\|ram_block1a7 clk0 GND " "WYSIWYG primitive \"printchar:my_char\|read_vmem:rdvm\|RAM_videomem:vm\|altsyncram:altsyncram_component\|altsyncram_0rp1:auto_generated\|ram_block1a7\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_0rp1.tdf" "" { Text "F:/FPGA Project/ep11/db/altsyncram_0rp1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "f:/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "RAM_videomem.v" "" { Text "F:/FPGA Project/ep11/RAM_videomem.v" 90 0 0 } } { "read_vmem.v" "" { Text "F:/FPGA Project/ep11/read_vmem.v" 6 0 0 } } { "printchar.v" "" { Text "F:/FPGA Project/ep11/printchar.v" 19 0 0 } } { "ep11.v" "" { Text "F:/FPGA Project/ep11/ep11.v" 49 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1575557233009 "|ep11|printchar:my_char|read_vmem:rdvm|RAM_videomem:vm|altsyncram:altsyncram_component|altsyncram_0rp1:auto_generated|ram_block1a7"}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "17 " "Design contains 17 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "ep11.v" "" { Text "F:/FPGA Project/ep11/ep11.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575557233056 "|ep11|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "ep11.v" "" { Text "F:/FPGA Project/ep11/ep11.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575557233056 "|ep11|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "ep11.v" "" { Text "F:/FPGA Project/ep11/ep11.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575557233056 "|ep11|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "ep11.v" "" { Text "F:/FPGA Project/ep11/ep11.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575557233056 "|ep11|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "ep11.v" "" { Text "F:/FPGA Project/ep11/ep11.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575557233056 "|ep11|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "ep11.v" "" { Text "F:/FPGA Project/ep11/ep11.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575557233056 "|ep11|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "ep11.v" "" { Text "F:/FPGA Project/ep11/ep11.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575557233056 "|ep11|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "ep11.v" "" { Text "F:/FPGA Project/ep11/ep11.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575557233056 "|ep11|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "ep11.v" "" { Text "F:/FPGA Project/ep11/ep11.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575557233056 "|ep11|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "ep11.v" "" { Text "F:/FPGA Project/ep11/ep11.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575557233056 "|ep11|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "ep11.v" "" { Text "F:/FPGA Project/ep11/ep11.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575557233056 "|ep11|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "ep11.v" "" { Text "F:/FPGA Project/ep11/ep11.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575557233056 "|ep11|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "ep11.v" "" { Text "F:/FPGA Project/ep11/ep11.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575557233056 "|ep11|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "ep11.v" "" { Text "F:/FPGA Project/ep11/ep11.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575557233056 "|ep11|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "ep11.v" "" { Text "F:/FPGA Project/ep11/ep11.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575557233056 "|ep11|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "ep11.v" "" { Text "F:/FPGA Project/ep11/ep11.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575557233056 "|ep11|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "ep11.v" "" { Text "F:/FPGA Project/ep11/ep11.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575557233056 "|ep11|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1575557233056 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1022 " "Implemented 1022 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1575557233071 ""} { "Info" "ICUT_CUT_TM_OPINS" "39 " "Implemented 39 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1575557233071 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "4 " "Implemented 4 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1575557233071 ""} { "Info" "ICUT_CUT_TM_LCELLS" "933 " "Implemented 933 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1575557233071 ""} { "Info" "ICUT_CUT_TM_RAMS" "28 " "Implemented 28 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1575557233071 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1575557233071 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 72 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 72 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4877 " "Peak virtual memory: 4877 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575557233118 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 05 22:47:13 2019 " "Processing ended: Thu Dec 05 22:47:13 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575557233118 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575557233118 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575557233118 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1575557233118 ""}
