===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 33.8112 seconds

  ----User Time----  ----Wall Time----  ----Name----
   11.4792 ( 25.1%)   11.4792 ( 34.0%)  FIR Parser
   22.2677 ( 48.6%)   13.3350 ( 39.4%)  'firrtl.circuit' Pipeline
    2.8000 (  6.1%)    1.5604 (  4.6%)    'firrtl.module' Pipeline
    2.5015 (  5.5%)    1.3986 (  4.1%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.2985 (  0.7%)    0.1617 (  0.5%)      LowerCHIRRTL
    0.2692 (  0.6%)    0.2692 (  0.8%)    InferWidths
    1.2458 (  2.7%)    1.2458 (  3.7%)    InferResets
    0.0726 (  0.2%)    0.0726 (  0.2%)      (A) circt::firrtl::InstanceGraph
    1.5755 (  3.4%)    1.5755 (  4.7%)    LowerFIRRTLTypes
    9.8883 ( 21.6%)    5.4889 ( 16.2%)    'firrtl.module' Pipeline
    3.4485 (  7.5%)    1.9076 (  5.6%)      ExpandWhens
    6.4397 ( 14.1%)    3.5813 ( 10.6%)      Canonicalizer
    0.2853 (  0.6%)    0.2853 (  0.8%)    Inliner
    1.0161 (  2.2%)    1.0161 (  3.0%)    IMConstProp
    0.0382 (  0.1%)    0.0382 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    BlackBoxReader
    3.2914 (  7.2%)    1.8834 (  5.6%)    'firrtl.module' Pipeline
    3.2914 (  7.2%)    1.8834 (  5.6%)      Canonicalizer
    1.9276 (  4.2%)    1.9276 (  5.7%)  LowerFIRRTLToHW
    1.1423 (  2.5%)    1.1423 (  3.4%)  HWMemSimImpl
    4.4278 (  9.7%)    2.3111 (  6.8%)  'hw.module' Pipeline
    0.1455 (  0.3%)    0.0733 (  0.2%)    HWCleanup
    1.9138 (  4.2%)    1.0366 (  3.1%)    CSE
    0.0070 (  0.0%)    0.0038 (  0.0%)      (A) DominanceInfo
    2.2949 (  5.0%)    1.1653 (  3.4%)    Canonicalizer
    0.0136 (  0.0%)    0.0073 (  0.0%)    HWLegalizeModules
    1.1176 (  2.4%)    1.1176 (  3.3%)  HWLegalizeNames
    1.6314 (  3.6%)    0.8878 (  2.6%)  'hw.module' Pipeline
    1.6082 (  3.5%)    0.8760 (  2.6%)    PrettifyVerilog
    1.5809 (  3.5%)    1.5809 (  4.7%)  ExportVerilog emission
    0.0046 (  0.0%)    0.0046 (  0.0%)  Rest
   45.7986 (100.0%)   33.8112 (100.0%)  Total

{
  totalTime: 33.853,
  maxMemory: 991383552
}
