#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7fa569c04780 .scope module, "shifter8_tb" "shifter8_tb" 2 9;
 .timescale -9 -9;
v0x7fa569c217b0_0 .var/i "idx", 31 0;
v0x7fa569c21870_0 .var "inP", 7 0;
v0x7fa569c21910_0 .net "outP", 7 0, v0x7fa569c216a0_0;  1 drivers
v0x7fa569c219e0_0 .var/i "seed", 31 0;
v0x7fa569c21a70_0 .var "select", 1 0;
v0x7fa569c21b50_0 .var "temp", 7 0;
S_0x7fa569c048f0 .scope module, "DUT" "shifter8" 2 19, 3 9 0, S_0x7fa569c04780;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 8 "to_bus";
    .port_info 1 /INPUT 8 "from_alu";
    .port_info 2 /INPUT 2 "shift_operation";
v0x7fa569c070d0_0 .net "from_alu", 7 0, v0x7fa569c21870_0;  1 drivers
v0x7fa569c215f0_0 .net "shift_operation", 1 0, v0x7fa569c21a70_0;  1 drivers
v0x7fa569c216a0_0 .var "to_bus", 7 0;
E_0x7fa569c085c0 .event edge, v0x7fa569c215f0_0, v0x7fa569c070d0_0, v0x7fa569c216a0_0;
    .scope S_0x7fa569c048f0;
T_0 ;
    %wait E_0x7fa569c085c0;
    %load/vec4 v0x7fa569c215f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %jmp T_0.4;
T_0.0 ;
    %load/vec4 v0x7fa569c070d0_0;
    %store/vec4 v0x7fa569c216a0_0, 0, 8;
    %jmp T_0.4;
T_0.1 ;
    %load/vec4 v0x7fa569c070d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x7fa569c216a0_0, 0, 8;
    %jmp T_0.4;
T_0.2 ;
    %load/vec4 v0x7fa569c070d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x7fa569c216a0_0, 0, 8;
    %jmp T_0.4;
T_0.3 ;
    %load/vec4 v0x7fa569c070d0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x7fa569c070d0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fa569c216a0_0, 0, 8;
    %jmp T_0.4;
T_0.4 ;
    %pop/vec4 1;
    %vpi_call 3 24 "$write", "\012 *********************************\012" {0 0 0};
    %vpi_call 3 25 "$write", " {shifter8}\012" {0 0 0};
    %vpi_call 3 26 "$write", "     shift_operation = %2b\012", v0x7fa569c215f0_0 {0 0 0};
    %vpi_call 3 27 "$write", "            from_alu =  %4b_%4b\012", &PV<v0x7fa569c070d0_0, 4, 4>, &PV<v0x7fa569c070d0_0, 0, 4> {0 0 0};
    %vpi_call 3 28 "$write", "            to_bus   =  %4b_%4b\012", &PV<v0x7fa569c216a0_0, 4, 4>, &PV<v0x7fa569c216a0_0, 0, 4> {0 0 0};
    %vpi_call 3 29 "$write", " *********************************\012" {0 0 0};
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7fa569c04780;
T_1 ;
    %vpi_call 2 27 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 28 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fa569c04780 {0 0 0};
    %pushi/vec4 999, 0, 32;
    %store/vec4 v0x7fa569c219e0_0, 0, 32;
    %vpi_call 2 31 "$write", "\012 test the 8-bit shifter\012\012" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fa569c217b0_0, 0, 32;
T_1.0 ;
    %load/vec4 v0x7fa569c217b0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_1.1, 5;
    %vpi_func 2 34 "$random" 32, v0x7fa569c219e0_0 {0 0 0};
    %pushi/vec4 2, 0, 32;
    %mod/s;
    %pad/s 1;
    %ix/getv/s 4, v0x7fa569c217b0_0;
    %store/vec4 v0x7fa569c21b50_0, 4, 1;
    %load/vec4 v0x7fa569c217b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fa569c217b0_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fa569c217b0_0, 0, 32;
T_1.2 ;
    %load/vec4 v0x7fa569c217b0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_1.3, 5;
    %load/vec4 v0x7fa569c217b0_0;
    %pad/s 2;
    %store/vec4 v0x7fa569c21a70_0, 0, 2;
    %load/vec4 v0x7fa569c21b50_0;
    %store/vec4 v0x7fa569c21870_0, 0, 8;
    %delay 10, 0;
    %vpi_call 2 43 "$write", " selector:  %2b ,  ", v0x7fa569c21a70_0 {0 0 0};
    %load/vec4 v0x7fa569c21a70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %jmp T_1.8;
T_1.4 ;
    %vpi_call 2 45 "$write", "pass\012" {0 0 0};
    %jmp T_1.8;
T_1.5 ;
    %vpi_call 2 46 "$write", "left shift\012" {0 0 0};
    %jmp T_1.8;
T_1.6 ;
    %vpi_call 2 47 "$write", "right shift\012" {0 0 0};
    %jmp T_1.8;
T_1.7 ;
    %vpi_call 2 48 "$write", "rotate right\012" {0 0 0};
    %jmp T_1.8;
T_1.8 ;
    %pop/vec4 1;
    %vpi_call 2 50 "$write", "                   %4b_%4b  before shifter\012", &PV<v0x7fa569c21870_0, 4, 4>, &PV<v0x7fa569c21870_0, 0, 4> {0 0 0};
    %vpi_call 2 52 "$write", "                   %4b_%4b  after shifter\012\012", &PV<v0x7fa569c21910_0, 4, 4>, &PV<v0x7fa569c21910_0, 0, 4> {0 0 0};
    %load/vec4 v0x7fa569c217b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fa569c217b0_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %delay 10, 0;
    %vpi_call 2 58 "$write", "\012\012\011\011 ~ ~ ~ TEST COMPLETE ~ ~ ~\012\012" {0 0 0};
    %vpi_call 2 59 "$finish" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "shifter8_tb.v";
    "./shifter8.v";
