

================================================================
== Vitis HLS Report for 'cp_insertion_Pipeline_buf_fill'
================================================================
* Date:           Sat Feb 28 13:05:15 2026

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        cp_insertion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  1.652 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  |                    Pipeline                   |
    |   min   |   max   |    min   |    max   |  min |  max |                      Type                     |
    +---------+---------+----------+----------+------+------+-----------------------------------------------+
    |     1026|     1026|  3.417 us|  3.417 us|  1025|  1025|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+------+------+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- buf_fill  |     1024|     1024|         2|          1|          1|  1024|       yes|
        +------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      43|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|      45|    -|
|Register         |        -|     -|      60|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      60|      88|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln56_fu_210_p2                |         +|   0|  0|  18|          11|           1|
    |ap_block_pp0_stage0_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |       and|   0|  0|   2|           1|           1|
    |icmp_ln56_fu_204_p2               |      icmp|   0|  0|  19|          11|          12|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  43|          25|          17|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_2     |   9|          2|   11|         22|
    |i_fu_76                  |   9|          2|   11|         22|
    |in_stream_TDATA_blk_n    |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   25|         50|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_fu_76                  |  11|   0|   11|          0|
    |lshr_ln_reg_268          |   8|   0|    8|          0|
    |p_1_reg_281              |   4|   0|    4|          0|
    |p_s_reg_273              |  32|   0|   32|          0|
    |trunc_ln56_reg_264       |   2|   0|    2|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  60|   0|   60|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |          Source Object         |    C Type    |
+---------------------+-----+-----+------------+--------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  cp_insertion_Pipeline_buf_fill|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  cp_insertion_Pipeline_buf_fill|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  cp_insertion_Pipeline_buf_fill|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  cp_insertion_Pipeline_buf_fill|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  cp_insertion_Pipeline_buf_fill|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  cp_insertion_Pipeline_buf_fill|  return value|
|in_stream_TVALID     |   in|    1|        axis|              in_stream_V_data_V|       pointer|
|in_stream_TDATA      |   in|   32|        axis|              in_stream_V_data_V|       pointer|
|buf_strb_3_address0  |  out|    8|   ap_memory|                      buf_strb_3|         array|
|buf_strb_3_ce0       |  out|    1|   ap_memory|                      buf_strb_3|         array|
|buf_strb_3_we0       |  out|    1|   ap_memory|                      buf_strb_3|         array|
|buf_strb_3_d0        |  out|    4|   ap_memory|                      buf_strb_3|         array|
|buf_strb_2_address0  |  out|    8|   ap_memory|                      buf_strb_2|         array|
|buf_strb_2_ce0       |  out|    1|   ap_memory|                      buf_strb_2|         array|
|buf_strb_2_we0       |  out|    1|   ap_memory|                      buf_strb_2|         array|
|buf_strb_2_d0        |  out|    4|   ap_memory|                      buf_strb_2|         array|
|buf_strb_1_address0  |  out|    8|   ap_memory|                      buf_strb_1|         array|
|buf_strb_1_ce0       |  out|    1|   ap_memory|                      buf_strb_1|         array|
|buf_strb_1_we0       |  out|    1|   ap_memory|                      buf_strb_1|         array|
|buf_strb_1_d0        |  out|    4|   ap_memory|                      buf_strb_1|         array|
|buf_strb_address0    |  out|    8|   ap_memory|                        buf_strb|         array|
|buf_strb_ce0         |  out|    1|   ap_memory|                        buf_strb|         array|
|buf_strb_we0         |  out|    1|   ap_memory|                        buf_strb|         array|
|buf_strb_d0          |  out|    4|   ap_memory|                        buf_strb|         array|
|buf_data_3_address0  |  out|    8|   ap_memory|                      buf_data_3|         array|
|buf_data_3_ce0       |  out|    1|   ap_memory|                      buf_data_3|         array|
|buf_data_3_we0       |  out|    1|   ap_memory|                      buf_data_3|         array|
|buf_data_3_d0        |  out|   32|   ap_memory|                      buf_data_3|         array|
|buf_data_2_address0  |  out|    8|   ap_memory|                      buf_data_2|         array|
|buf_data_2_ce0       |  out|    1|   ap_memory|                      buf_data_2|         array|
|buf_data_2_we0       |  out|    1|   ap_memory|                      buf_data_2|         array|
|buf_data_2_d0        |  out|   32|   ap_memory|                      buf_data_2|         array|
|buf_data_1_address0  |  out|    8|   ap_memory|                      buf_data_1|         array|
|buf_data_1_ce0       |  out|    1|   ap_memory|                      buf_data_1|         array|
|buf_data_1_we0       |  out|    1|   ap_memory|                      buf_data_1|         array|
|buf_data_1_d0        |  out|   32|   ap_memory|                      buf_data_1|         array|
|buf_data_address0    |  out|    8|   ap_memory|                        buf_data|         array|
|buf_data_ce0         |  out|    1|   ap_memory|                        buf_data|         array|
|buf_data_we0         |  out|    1|   ap_memory|                        buf_data|         array|
|buf_data_d0          |  out|   32|   ap_memory|                        buf_data|         array|
|in_stream_TREADY     |  out|    1|        axis|              in_stream_V_last_V|       pointer|
|in_stream_TLAST      |   in|    1|        axis|              in_stream_V_last_V|       pointer|
|in_stream_TKEEP      |   in|    4|        axis|              in_stream_V_keep_V|       pointer|
|in_stream_TSTRB      |   in|    4|        axis|              in_stream_V_strb_V|       pointer|
+---------------------+-----+-----+------------+--------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.65>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [cp_insertion.cpp:56]   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %in_stream_V_data_V, i4 %in_stream_V_keep_V, i4 %in_stream_V_strb_V, i1 0, i1 %in_stream_V_last_V, i1 0, i1 0, void @empty_3"   --->   Operation 6 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %in_stream_V_last_V, i4 %in_stream_V_strb_V, i4 %in_stream_V_keep_V, i32 %in_stream_V_data_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.42ns)   --->   "%store_ln56 = store i11 0, i11 %i" [cp_insertion.cpp:56]   --->   Operation 8 'store' 'store_ln56' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln56 = br void %for.inc" [cp_insertion.cpp:56]   --->   Operation 9 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i_2 = load i11 %i" [cp_insertion.cpp:56]   --->   Operation 10 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.79ns)   --->   "%icmp_ln56 = icmp_eq  i11 %i_2, i11 1024" [cp_insertion.cpp:56]   --->   Operation 11 'icmp' 'icmp_ln56' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.79ns)   --->   "%add_ln56 = add i11 %i_2, i11 1" [cp_insertion.cpp:56]   --->   Operation 12 'add' 'add_ln56' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %icmp_ln56, void %for.inc.split, void %for.inc10.preheader.exitStub" [cp_insertion.cpp:56]   --->   Operation 13 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%trunc_ln56 = trunc i11 %i_2" [cp_insertion.cpp:56]   --->   Operation 14 'trunc' 'trunc_ln56' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %i_2, i32 2, i32 9" [cp_insertion.cpp:59]   --->   Operation 15 'partselect' 'lshr_ln' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.07ns)   --->   "%empty = read i41 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %in_stream_V_data_V, i4 %in_stream_V_keep_V, i4 %in_stream_V_strb_V, i1 %in_stream_V_last_V" [cp_insertion.cpp:59]   --->   Operation 16 'read' 'empty' <Predicate = (!icmp_ln56)> <Delay = 0.07> <CoreInst = "regslice">   --->   Core 148 'regslice' <Latency = 0> <II = 1> <Delay = 0.65> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_s = extractvalue i41 %empty" [cp_insertion.cpp:59]   --->   Operation 17 'extractvalue' 'p_s' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_1 = extractvalue i41 %empty" [cp_insertion.cpp:59]   --->   Operation 18 'extractvalue' 'p_1' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.73ns)   --->   "%switch_ln59 = switch i2 %trunc_ln56, void %arrayidx.2.case.3, i2 0, void %arrayidx.2.case.0, i2 1, void %arrayidx.2.case.1, i2 2, void %arrayidx.2.case.2" [cp_insertion.cpp:59]   --->   Operation 19 'switch' 'switch_ln59' <Predicate = (!icmp_ln56)> <Delay = 0.73>
ST_1 : Operation 20 [1/1] (0.42ns)   --->   "%store_ln56 = store i11 %add_ln56, i11 %i" [cp_insertion.cpp:56]   --->   Operation 20 'store' 'store_ln56' <Predicate = (!icmp_ln56)> <Delay = 0.42>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln56 = br void %for.inc" [cp_insertion.cpp:56]   --->   Operation 21 'br' 'br_ln56' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.42ns)   --->   "%ret_ln0 = ret"   --->   Operation 46 'ret' 'ret_ln0' <Predicate = (icmp_ln56)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.23>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specpipeline_ln58 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [cp_insertion.cpp:58]   --->   Operation 22 'specpipeline' 'specpipeline_ln58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%speclooptripcount_ln59 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024" [cp_insertion.cpp:59]   --->   Operation 23 'speclooptripcount' 'speclooptripcount_ln59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%specloopname_ln56 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [cp_insertion.cpp:56]   --->   Operation 24 'specloopname' 'specloopname_ln56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln59 = zext i8 %lshr_ln" [cp_insertion.cpp:59]   --->   Operation 25 'zext' 'zext_ln59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%buf_data_addr = getelementptr i32 %buf_data, i64 0, i64 %zext_ln59" [cp_insertion.cpp:59]   --->   Operation 26 'getelementptr' 'buf_data_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%buf_data_1_addr = getelementptr i32 %buf_data_1, i64 0, i64 %zext_ln59" [cp_insertion.cpp:59]   --->   Operation 27 'getelementptr' 'buf_data_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%buf_data_2_addr = getelementptr i32 %buf_data_2, i64 0, i64 %zext_ln59" [cp_insertion.cpp:59]   --->   Operation 28 'getelementptr' 'buf_data_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%buf_data_3_addr = getelementptr i32 %buf_data_3, i64 0, i64 %zext_ln59" [cp_insertion.cpp:59]   --->   Operation 29 'getelementptr' 'buf_data_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%buf_strb_addr = getelementptr i4 %buf_strb, i64 0, i64 %zext_ln59" [cp_insertion.cpp:59]   --->   Operation 30 'getelementptr' 'buf_strb_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%buf_strb_1_addr = getelementptr i4 %buf_strb_1, i64 0, i64 %zext_ln59" [cp_insertion.cpp:59]   --->   Operation 31 'getelementptr' 'buf_strb_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%buf_strb_2_addr = getelementptr i4 %buf_strb_2, i64 0, i64 %zext_ln59" [cp_insertion.cpp:59]   --->   Operation 32 'getelementptr' 'buf_strb_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%buf_strb_3_addr = getelementptr i4 %buf_strb_3, i64 0, i64 %zext_ln59" [cp_insertion.cpp:59]   --->   Operation 33 'getelementptr' 'buf_strb_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.23ns)   --->   "%store_ln59 = store i32 %p_s, i8 %buf_data_2_addr" [cp_insertion.cpp:59]   --->   Operation 34 'store' 'store_ln59' <Predicate = (trunc_ln56 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 35 [1/1] (1.23ns)   --->   "%store_ln59 = store i4 %p_1, i8 %buf_strb_2_addr" [cp_insertion.cpp:59]   --->   Operation 35 'store' 'store_ln59' <Predicate = (trunc_ln56 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 256> <RAM>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln59 = br void %arrayidx.2.exit" [cp_insertion.cpp:59]   --->   Operation 36 'br' 'br_ln59' <Predicate = (trunc_ln56 == 2)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (1.23ns)   --->   "%store_ln59 = store i32 %p_s, i8 %buf_data_1_addr" [cp_insertion.cpp:59]   --->   Operation 37 'store' 'store_ln59' <Predicate = (trunc_ln56 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 38 [1/1] (1.23ns)   --->   "%store_ln59 = store i4 %p_1, i8 %buf_strb_1_addr" [cp_insertion.cpp:59]   --->   Operation 38 'store' 'store_ln59' <Predicate = (trunc_ln56 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 256> <RAM>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln59 = br void %arrayidx.2.exit" [cp_insertion.cpp:59]   --->   Operation 39 'br' 'br_ln59' <Predicate = (trunc_ln56 == 1)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (1.23ns)   --->   "%store_ln59 = store i32 %p_s, i8 %buf_data_addr" [cp_insertion.cpp:59]   --->   Operation 40 'store' 'store_ln59' <Predicate = (trunc_ln56 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 41 [1/1] (1.23ns)   --->   "%store_ln59 = store i4 %p_1, i8 %buf_strb_addr" [cp_insertion.cpp:59]   --->   Operation 41 'store' 'store_ln59' <Predicate = (trunc_ln56 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 256> <RAM>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln59 = br void %arrayidx.2.exit" [cp_insertion.cpp:59]   --->   Operation 42 'br' 'br_ln59' <Predicate = (trunc_ln56 == 0)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (1.23ns)   --->   "%store_ln59 = store i32 %p_s, i8 %buf_data_3_addr" [cp_insertion.cpp:59]   --->   Operation 43 'store' 'store_ln59' <Predicate = (trunc_ln56 == 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 44 [1/1] (1.23ns)   --->   "%store_ln59 = store i4 %p_1, i8 %buf_strb_3_addr" [cp_insertion.cpp:59]   --->   Operation 44 'store' 'store_ln59' <Predicate = (trunc_ln56 == 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 256> <RAM>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln59 = br void %arrayidx.2.exit" [cp_insertion.cpp:59]   --->   Operation 45 'br' 'br_ln59' <Predicate = (trunc_ln56 == 3)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ buf_strb_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ buf_strb_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ buf_strb_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ buf_strb]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ buf_data_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ buf_data_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ buf_data_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ buf_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ in_stream_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_stream_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_stream_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_stream_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                       (alloca             ) [ 010]
specaxissidechannel_ln0 (specaxissidechannel) [ 000]
specinterface_ln0       (specinterface      ) [ 000]
store_ln56              (store              ) [ 000]
br_ln56                 (br                 ) [ 000]
i_2                     (load               ) [ 000]
icmp_ln56               (icmp               ) [ 010]
add_ln56                (add                ) [ 000]
br_ln56                 (br                 ) [ 000]
trunc_ln56              (trunc              ) [ 011]
lshr_ln                 (partselect         ) [ 011]
empty                   (read               ) [ 000]
p_s                     (extractvalue       ) [ 011]
p_1                     (extractvalue       ) [ 011]
switch_ln59             (switch             ) [ 000]
store_ln56              (store              ) [ 000]
br_ln56                 (br                 ) [ 000]
specpipeline_ln58       (specpipeline       ) [ 000]
speclooptripcount_ln59  (speclooptripcount  ) [ 000]
specloopname_ln56       (specloopname       ) [ 000]
zext_ln59               (zext               ) [ 000]
buf_data_addr           (getelementptr      ) [ 000]
buf_data_1_addr         (getelementptr      ) [ 000]
buf_data_2_addr         (getelementptr      ) [ 000]
buf_data_3_addr         (getelementptr      ) [ 000]
buf_strb_addr           (getelementptr      ) [ 000]
buf_strb_1_addr         (getelementptr      ) [ 000]
buf_strb_2_addr         (getelementptr      ) [ 000]
buf_strb_3_addr         (getelementptr      ) [ 000]
store_ln59              (store              ) [ 000]
store_ln59              (store              ) [ 000]
br_ln59                 (br                 ) [ 000]
store_ln59              (store              ) [ 000]
store_ln59              (store              ) [ 000]
br_ln59                 (br                 ) [ 000]
store_ln59              (store              ) [ 000]
store_ln59              (store              ) [ 000]
br_ln59                 (br                 ) [ 000]
store_ln59              (store              ) [ 000]
store_ln59              (store              ) [ 000]
br_ln59                 (br                 ) [ 000]
ret_ln0                 (ret                ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="buf_strb_3">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_strb_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="buf_strb_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_strb_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="buf_strb_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_strb_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="buf_strb">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_strb"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="buf_data_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_data_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="buf_data_2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_data_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="buf_data_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_data_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="buf_data">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf_data"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="in_stream_V_data_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="in_stream_V_keep_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="in_stream_V_strb_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="in_stream_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecAXISSideChannel"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1004" name="i_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="empty_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="41" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="0"/>
<pin id="83" dir="0" index="2" bw="4" slack="0"/>
<pin id="84" dir="0" index="3" bw="4" slack="0"/>
<pin id="85" dir="0" index="4" bw="1" slack="0"/>
<pin id="86" dir="1" index="5" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="buf_data_addr_gep_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="0" index="2" bw="8" slack="0"/>
<pin id="96" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_data_addr/2 "/>
</bind>
</comp>

<comp id="99" class="1004" name="buf_data_1_addr_gep_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="32" slack="0"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="0" index="2" bw="8" slack="0"/>
<pin id="103" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_data_1_addr/2 "/>
</bind>
</comp>

<comp id="106" class="1004" name="buf_data_2_addr_gep_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="0" index="2" bw="8" slack="0"/>
<pin id="110" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_data_2_addr/2 "/>
</bind>
</comp>

<comp id="113" class="1004" name="buf_data_3_addr_gep_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="32" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="0" index="2" bw="8" slack="0"/>
<pin id="117" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_data_3_addr/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="buf_strb_addr_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="4" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="8" slack="0"/>
<pin id="124" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_strb_addr/2 "/>
</bind>
</comp>

<comp id="127" class="1004" name="buf_strb_1_addr_gep_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="4" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="0" index="2" bw="8" slack="0"/>
<pin id="131" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_strb_1_addr/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="buf_strb_2_addr_gep_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="4" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="0" index="2" bw="8" slack="0"/>
<pin id="138" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_strb_2_addr/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="buf_strb_3_addr_gep_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="4" slack="0"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="0" index="2" bw="8" slack="0"/>
<pin id="145" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_strb_3_addr/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="store_ln59_access_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="8" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="1"/>
<pin id="151" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="152" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln59/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="store_ln59_access_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="8" slack="0"/>
<pin id="156" dir="0" index="1" bw="4" slack="1"/>
<pin id="157" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="3" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln59/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="store_ln59_access_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="8" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="1"/>
<pin id="163" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="164" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln59/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="store_ln59_access_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="8" slack="0"/>
<pin id="168" dir="0" index="1" bw="4" slack="1"/>
<pin id="169" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="170" dir="1" index="3" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln59/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="store_ln59_access_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="8" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="1"/>
<pin id="175" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="176" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln59/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="store_ln59_access_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="8" slack="0"/>
<pin id="180" dir="0" index="1" bw="4" slack="1"/>
<pin id="181" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="182" dir="1" index="3" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln59/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="store_ln59_access_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="8" slack="0"/>
<pin id="186" dir="0" index="1" bw="32" slack="1"/>
<pin id="187" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="188" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln59/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="store_ln59_access_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="8" slack="0"/>
<pin id="192" dir="0" index="1" bw="4" slack="1"/>
<pin id="193" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="194" dir="1" index="3" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln59/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="store_ln56_store_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="0" index="1" bw="11" slack="0"/>
<pin id="199" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln56/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="i_2_load_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="11" slack="0"/>
<pin id="203" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_2/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="icmp_ln56_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="11" slack="0"/>
<pin id="206" dir="0" index="1" bw="11" slack="0"/>
<pin id="207" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln56/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="add_ln56_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="11" slack="0"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln56/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="trunc_ln56_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="11" slack="0"/>
<pin id="218" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln56/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="lshr_ln_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="8" slack="0"/>
<pin id="222" dir="0" index="1" bw="11" slack="0"/>
<pin id="223" dir="0" index="2" bw="3" slack="0"/>
<pin id="224" dir="0" index="3" bw="5" slack="0"/>
<pin id="225" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="p_s_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="41" slack="0"/>
<pin id="232" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_s/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="p_1_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="41" slack="0"/>
<pin id="236" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_1/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="store_ln56_store_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="11" slack="0"/>
<pin id="240" dir="0" index="1" bw="11" slack="0"/>
<pin id="241" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln56/1 "/>
</bind>
</comp>

<comp id="243" class="1004" name="zext_ln59_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="8" slack="1"/>
<pin id="245" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln59/2 "/>
</bind>
</comp>

<comp id="254" class="1005" name="i_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="11" slack="0"/>
<pin id="256" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="264" class="1005" name="trunc_ln56_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="2" slack="1"/>
<pin id="266" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln56 "/>
</bind>
</comp>

<comp id="268" class="1005" name="lshr_ln_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="8" slack="1"/>
<pin id="270" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln "/>
</bind>
</comp>

<comp id="273" class="1005" name="p_s_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="32" slack="1"/>
<pin id="275" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_s "/>
</bind>
</comp>

<comp id="281" class="1005" name="p_1_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="4" slack="1"/>
<pin id="283" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="79"><net_src comp="24" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="87"><net_src comp="56" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="88"><net_src comp="16" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="89"><net_src comp="18" pin="0"/><net_sink comp="80" pin=2"/></net>

<net id="90"><net_src comp="20" pin="0"/><net_sink comp="80" pin=3"/></net>

<net id="91"><net_src comp="22" pin="0"/><net_sink comp="80" pin=4"/></net>

<net id="97"><net_src comp="14" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="74" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="104"><net_src comp="12" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="105"><net_src comp="74" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="111"><net_src comp="10" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="74" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="118"><net_src comp="8" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="74" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="125"><net_src comp="6" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="74" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="132"><net_src comp="4" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="74" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="139"><net_src comp="2" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="74" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="146"><net_src comp="0" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="74" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="153"><net_src comp="106" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="159"><net_src comp="134" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="165"><net_src comp="99" pin="3"/><net_sink comp="160" pin=0"/></net>

<net id="171"><net_src comp="127" pin="3"/><net_sink comp="166" pin=0"/></net>

<net id="177"><net_src comp="92" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="183"><net_src comp="120" pin="3"/><net_sink comp="178" pin=0"/></net>

<net id="189"><net_src comp="113" pin="3"/><net_sink comp="184" pin=0"/></net>

<net id="195"><net_src comp="141" pin="3"/><net_sink comp="190" pin=0"/></net>

<net id="200"><net_src comp="44" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="208"><net_src comp="201" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="46" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="201" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="48" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="219"><net_src comp="201" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="226"><net_src comp="50" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="227"><net_src comp="201" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="228"><net_src comp="52" pin="0"/><net_sink comp="220" pin=2"/></net>

<net id="229"><net_src comp="54" pin="0"/><net_sink comp="220" pin=3"/></net>

<net id="233"><net_src comp="80" pin="5"/><net_sink comp="230" pin=0"/></net>

<net id="237"><net_src comp="80" pin="5"/><net_sink comp="234" pin=0"/></net>

<net id="242"><net_src comp="210" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="246"><net_src comp="243" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="248"><net_src comp="243" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="249"><net_src comp="243" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="250"><net_src comp="243" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="251"><net_src comp="243" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="252"><net_src comp="243" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="253"><net_src comp="243" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="257"><net_src comp="76" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="258"><net_src comp="254" pin="1"/><net_sink comp="196" pin=1"/></net>

<net id="259"><net_src comp="254" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="260"><net_src comp="254" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="267"><net_src comp="216" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="271"><net_src comp="220" pin="4"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="276"><net_src comp="230" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="277"><net_src comp="273" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="278"><net_src comp="273" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="279"><net_src comp="273" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="280"><net_src comp="273" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="284"><net_src comp="234" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="285"><net_src comp="281" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="286"><net_src comp="281" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="287"><net_src comp="281" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="288"><net_src comp="281" pin="1"/><net_sink comp="190" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: buf_strb_3 | {2 }
	Port: buf_strb_2 | {2 }
	Port: buf_strb_1 | {2 }
	Port: buf_strb | {2 }
	Port: buf_data_3 | {2 }
	Port: buf_data_2 | {2 }
	Port: buf_data_1 | {2 }
	Port: buf_data | {2 }
	Port: in_stream_V_data_V | {}
	Port: in_stream_V_keep_V | {}
	Port: in_stream_V_strb_V | {}
	Port: in_stream_V_last_V | {}
 - Input state : 
	Port: cp_insertion_Pipeline_buf_fill : in_stream_V_data_V | {1 }
	Port: cp_insertion_Pipeline_buf_fill : in_stream_V_keep_V | {1 }
	Port: cp_insertion_Pipeline_buf_fill : in_stream_V_strb_V | {1 }
	Port: cp_insertion_Pipeline_buf_fill : in_stream_V_last_V | {1 }
  - Chain level:
	State 1
		store_ln56 : 1
		i_2 : 1
		icmp_ln56 : 2
		add_ln56 : 2
		br_ln56 : 3
		trunc_ln56 : 2
		lshr_ln : 2
		switch_ln59 : 3
		store_ln56 : 3
	State 2
		buf_data_addr : 1
		buf_data_1_addr : 1
		buf_data_2_addr : 1
		buf_data_3_addr : 1
		buf_strb_addr : 1
		buf_strb_1_addr : 1
		buf_strb_2_addr : 1
		buf_strb_3_addr : 1
		store_ln59 : 2
		store_ln59 : 2
		store_ln59 : 2
		store_ln59 : 2
		store_ln59 : 2
		store_ln59 : 2
		store_ln59 : 2
		store_ln59 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------|---------|---------|
| Operation|  Functional Unit  |    FF   |   LUT   |
|----------|-------------------|---------|---------|
|   icmp   |  icmp_ln56_fu_204 |    0    |    18   |
|----------|-------------------|---------|---------|
|    add   |  add_ln56_fu_210  |    0    |    18   |
|----------|-------------------|---------|---------|
|   read   |  empty_read_fu_80 |    0    |    0    |
|----------|-------------------|---------|---------|
|   trunc  | trunc_ln56_fu_216 |    0    |    0    |
|----------|-------------------|---------|---------|
|partselect|   lshr_ln_fu_220  |    0    |    0    |
|----------|-------------------|---------|---------|
|extractvalue|     p_s_fu_230    |    0    |    0    |
|          |     p_1_fu_234    |    0    |    0    |
|----------|-------------------|---------|---------|
|   zext   |  zext_ln59_fu_243 |    0    |    0    |
|----------|-------------------|---------|---------|
|   Total  |                   |    0    |    36   |
|----------|-------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|     i_reg_254    |   11   |
|  lshr_ln_reg_268 |    8   |
|    p_1_reg_281   |    4   |
|    p_s_reg_273   |   32   |
|trunc_ln56_reg_264|    2   |
+------------------+--------+
|       Total      |   57   |
+------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   36   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   57   |    -   |
+-----------+--------+--------+
|   Total   |   57   |   36   |
+-----------+--------+--------+
