$date
	Wed Jul 16 12:50:48 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module basic_gates_tb $end
$var wire 1 ! xor_s $end
$var wire 1 " xor_d $end
$var wire 1 # xnor_s $end
$var wire 1 $ xnor_d $end
$var wire 1 % or_s $end
$var wire 1 & or_d $end
$var wire 1 ' not_s $end
$var wire 1 ( not_d $end
$var wire 1 ) nor_s $end
$var wire 1 * nor_d $end
$var wire 1 + nand_s $end
$var wire 1 , nand_d $end
$var wire 1 - and_s $end
$var wire 1 . and_d $end
$var reg 1 / a $end
$var reg 1 0 b $end
$scope module dflow $end
$var wire 1 / a $end
$var wire 1 . and_out $end
$var wire 1 0 b $end
$var wire 1 , nand_out $end
$var wire 1 * nor_out $end
$var wire 1 ( not_a $end
$var wire 1 & or_out $end
$var wire 1 $ xnor_out $end
$var wire 1 " xor_out $end
$upscope $end
$scope module struc $end
$var wire 1 / a $end
$var wire 1 - and_out $end
$var wire 1 0 b $end
$var wire 1 + nand_out $end
$var wire 1 ) nor_out $end
$var wire 1 ' not_a $end
$var wire 1 % or_out $end
$var wire 1 # xnor_out $end
$var wire 1 ! xor_out $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
00
0/
0.
0-
1,
1+
1*
1)
1(
1'
0&
0%
1$
1#
0"
0!
$end
#10
0*
0$
1&
1"
1%
0)
1!
0#
10
#20
0(
0'
00
1/
#30
0,
1$
1.
0"
1-
0+
0!
1#
10
#40
