[2025-09-15 17:59:21] START suite=spec trace=456.hmmer-191B
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/spec2k17/456.hmmer-191B.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 2200138 heartbeat IPC: 4.545 cumulative IPC: 4.545 (Simulation time: 00 hr 00 min 35 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 4393814 heartbeat IPC: 4.559 cumulative IPC: 4.552 (Simulation time: 00 hr 01 min 10 sec)
Warmup finished CPU 0 instructions: 20000002 cycles: 4393814 cumulative IPC: 4.552 (Simulation time: 00 hr 01 min 10 sec)
Warmup complete CPU 0 instructions: 20000002 cycles: 4393814 cumulative IPC: 4.552 (Simulation time: 00 hr 01 min 10 sec)
Heartbeat CPU 0 instructions: 30000002 cycles: 7888136 heartbeat IPC: 2.862 cumulative IPC: 2.862 (Simulation time: 00 hr 02 min 01 sec)
Heartbeat CPU 0 instructions: 40000004 cycles: 11312615 heartbeat IPC: 2.92 cumulative IPC: 2.891 (Simulation time: 00 hr 02 min 51 sec)
Heartbeat CPU 0 instructions: 50000005 cycles: 14805402 heartbeat IPC: 2.863 cumulative IPC: 2.881 (Simulation time: 00 hr 03 min 43 sec)
Heartbeat CPU 0 instructions: 60000009 cycles: 18232221 heartbeat IPC: 2.918 cumulative IPC: 2.891 (Simulation time: 00 hr 04 min 34 sec)
Heartbeat CPU 0 instructions: 70000009 cycles: 21676734 heartbeat IPC: 2.903 cumulative IPC: 2.893 (Simulation time: 00 hr 05 min 27 sec)
Heartbeat CPU 0 instructions: 80000011 cycles: 25107215 heartbeat IPC: 2.915 cumulative IPC: 2.897 (Simulation time: 00 hr 06 min 18 sec)
Heartbeat CPU 0 instructions: 90000011 cycles: 28534495 heartbeat IPC: 2.918 cumulative IPC: 2.9 (Simulation time: 00 hr 07 min 09 sec)
Heartbeat CPU 0 instructions: 100000015 cycles: 31994915 heartbeat IPC: 2.89 cumulative IPC: 2.898 (Simulation time: 00 hr 07 min 58 sec)
Heartbeat CPU 0 instructions: 110000017 cycles: 35427793 heartbeat IPC: 2.913 cumulative IPC: 2.9 (Simulation time: 00 hr 08 min 49 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 34460561 cumulative IPC: 2.902 (Simulation time: 00 hr 09 min 39 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 34460561 cumulative IPC: 2.902 (Simulation time: 00 hr 09 min 39 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/spec2k17/456.hmmer-191B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 2.902 instructions: 100000000 cycles: 34460561
CPU 0 Branch Prediction Accuracy: 99.39% MPKI: 0.2718 Average ROB Occupancy at Mispredict: 172.6
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00064
BRANCH_INDIRECT: 0.00063
BRANCH_CONDITIONAL: 0.2686
BRANCH_DIRECT_CALL: 0.00084
BRANCH_INDIRECT_CALL: 0.00013
BRANCH_RETURN: 0.0009


====Backend Stall Breakdown====
ROB_STALL: 9864006
LQ_STALL: 119492
SQ_STALL: 10216


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 673
REPLAY_LOAD: 104.75
NON_REPLAY_LOAD: 4.9262257

== Total ==
ADDR_TRANS: 2692
REPLAY_LOAD: 419
NON_REPLAY_LOAD: 9860895

== Counts ==
ADDR_TRANS: 4
REPLAY_LOAD: 4
NON_REPLAY_LOAD: 2001714

cpu0->cpu0_STLB TOTAL        ACCESS:       7327 HIT:       6923 MISS:        404 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:       7327 HIT:       6923 MISS:        404 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 603.3 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     677984 HIT:     405571 MISS:     272413 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     143320 HIT:     131527 MISS:      11793 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     266695 HIT:       6627 MISS:     260068 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     267418 HIT:     267391 MISS:         27 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:        551 HIT:         26 MISS:        525 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 59.82 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   17357256 HIT:   17356902 MISS:        354 MSHR_MERGE:         35
cpu0->cpu0_L1I LOAD         ACCESS:   17357256 HIT:   17356902 MISS:        354 MSHR_MERGE:         35
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 143 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   32956401 HIT:   30295161 MISS:    2661240 MSHR_MERGE:    2250993
cpu0->cpu0_L1D LOAD         ACCESS:   22168860 HIT:   21965156 MISS:     203704 MSHR_MERGE:      60703
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   10786731 HIT:    8329749 MISS:    2456982 MSHR_MERGE:    2190287
cpu0->cpu0_L1D TRANSLATION  ACCESS:        810 HIT:        256 MISS:        554 MSHR_MERGE:          3
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 52.29 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   14514156 HIT:   14514107 MISS:         49 MSHR_MERGE:         16
cpu0->cpu0_ITLB LOAD         ACCESS:   14514156 HIT:   14514107 MISS:         49 MSHR_MERGE:         16
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 679.9 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   31144133 HIT:   31130679 MISS:      13454 MSHR_MERGE:       6160
cpu0->cpu0_DTLB LOAD         ACCESS:   31144133 HIT:   31130679 MISS:      13454 MSHR_MERGE:       6160
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 35.42 cycles
cpu0->LLC TOTAL        ACCESS:     534166 HIT:     456315 MISS:      77851 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      11793 HIT:       8950 MISS:       2843 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     260068 HIT:     185591 MISS:      74477 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     261780 HIT:     261774 MISS:          6 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:        525 HIT:          0 MISS:        525 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 103.3 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:         13
  ROW_BUFFER_MISS:      77832
  AVG DBUS CONGESTED CYCLE: 3.409
Channel 0 WQ ROW_BUFFER_HIT:       1240
  ROW_BUFFER_MISS:      73905
  FULL:          0
Channel 0 REFRESHES ISSUED:       2871
[2025-09-15 18:09:00] END   suite=spec trace=456.hmmer-191B (rc=0)
