# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 550 3.2e-05 4096 0.011 5100 566272 861.675 298.109 18365.2 8903.88 28430.5 28431.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 550 3.2e-05 4096 0.011 5100 566784 799.546 292.846 21590.7 8808.76 31492.7 31493.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 550 3.2e-05 4096 0.011 5100 567040 795.508 291.909 22467.6 8778.4 32334.2 32334.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 550 3.2e-05 4096 0.011 5100 565248 797.945 292.261 20867.6 8800.28 30758.9 30759.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 550 3.2e-05 4096 0.011 5100 566400 799.221 292.829 21150.5 8798.76 31042.2 31042.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 550 3.2e-05 4096 0.011 5100 564480 798.872 292.987 21513.3 8806.73 31412.7 31413.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 550 3.2e-05 4096 0.011 5100 564480 800.275 293.091 21719.3 8807.19 31620.8 31621.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 550 3.2e-05 4096 0.011 5100 565248 798.325 292.304 21023.1 8825.88 30940.5 30941.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 550 3.2e-05 4096 0.011 5100 565248 798.019 292.376 21261.6 8812.14 31165 31165.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 550 3.2e-05 4096 0.011 5100 566400 799.233 292.818 22770.3 8793.57 32656.8 32657.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 550 3.2e-05 4096 0.011 5100 561152 802.212 293.67 26135.7 8837.19 36069.6 36070.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 550 3.2e-05 4096 0.011 5100 566784 796.38 291.727 18475 8800.55 28364.4 28365.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 550 3.2e-05 4096 0.011 5100 567040 798.345 292.215 18609 8811.34 28511.8 28512.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 550 3.2e-05 4096 0.011 5100 566784 797.904 292.536 18580.6 8789.94 28461.8 28462.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 550 3.2e-05 4096 0.011 5100 566272 800.063 292.603 18882 8858.65 28834.2 28834.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 550 3.2e-05 4096 0.011 5100 566272 796.681 291.614 18888.5 8832.8 28810.5 28811.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 550 3.2e-05 4096 0.011 5100 566784 799.05 292.849 21824.5 8790.26 31707.5 31708.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 550 3.2e-05 4096 0.011 5100 567040 795.39 291.878 21283.6 8776.85 31148.6 31149.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 550 3.2e-05 4096 0.011 5100 565248 797.216 292.221 22563.5 8802.2 32456 32456.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 550 3.2e-05 4096 0.011 5100 566400 798.669 292.874 22487 8877.15 32456.5 32457.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 550 3.2e-05 4096 0.011 5100 564480 798.493 292.956 22587.8 8804.89 32485 32485.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 550 3.2e-05 4096 0.011 5100 564480 800.002 293.074 22324.7 8796.66 32215.2 32215.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 550 3.2e-05 4096 0.011 5100 565248 797.885 292.323 21406.5 8803.05 31300.6 31301.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 550 3.2e-05 4096 0.011 5100 565248 797.336 292.387 24723.6 8803.04 34617.2 34617.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 550 3.2e-05 4096 0.011 5100 566400 799.133 292.821 25121.3 8802.2 35016.3 35017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 550 3.2e-05 4096 0.011 5100 561152 802.248 293.686 22641.8 8848.35 32587 32587.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 550 3.2e-05 4096 0.011 5100 566784 803.098 291.744 17379.7 8845.61 27321 27321.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 550 3.2e-05 4096 0.011 5100 567040 798.104 292.246 19548.3 8784.31 29423.8 29424.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 550 3.2e-05 4096 0.011 5100 566784 797.758 292.528 18156.8 8826.98 28074.9 28075.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 550 3.2e-05 4096 0.011 5100 566272 799.947 292.6 18414.3 8797.33 28305 28305.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 550 3.2e-05 4096 0.011 5100 566272 796.417 291.635 18230.6 8798.02 28117.5 28118.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 550 3.2e-05 4096 0.011 5100 566784 798.791 292.902 22823.1 8807.68 32723.4 32724.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 550 3.2e-05 4096 0.011 5100 566784 796.696 292.627 15808.7 8792.3 25691.2 25691.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 550 3.2e-05 4096 0.011 5100 567040 794.97 291.903 22131.8 8785.25 32004.8 32005.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 550 3.2e-05 4096 0.011 5100 565760 795.987 292.572 15366.4 8834.27 25290.1 25290.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 550 3.2e-05 4096 0.011 5100 565248 797.256 292.249 20706.6 8823.67 30620.6 30621.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 550 3.2e-05 4096 0.011 5100 565248 797.392 292.397 14710 8829.07 24629.7 24630.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 550 3.2e-05 4096 0.011 5100 566400 798.751 292.85 21537.7 8810.3 31440.5 31441.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 550 3.2e-05 4096 0.011 5100 566400 798.911 292.783 15107.5 8801.25 25001.3 25002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 550 3.2e-05 4096 0.011 5100 564480 798.167 292.944 27187.4 8796.36 37075.7 37076.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 550 3.2e-05 4096 0.011 5100 562688 796.23 292.05 17926.7 8791.52 27807.4 27808.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 550 3.2e-05 4096 0.011 5100 564480 799.644 293.1 26157.1 8798.57 36049.3 36050
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 550 3.2e-05 4096 0.011 5100 564480 797.608 292.629 17716.7 8828.31 27636.1 27636.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 550 3.2e-05 4096 0.011 5100 565248 797.529 292.315 25569.3 8801.06 35461 35461.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 550 3.2e-05 4096 0.011 5100 561152 802.212 293.69 17032.6 8899.65 27029 27029.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 550 3.2e-05 4096 0.011 5100 565248 797.647 292.401 22445.1 8804.47 32340.4 32341.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 550 3.2e-05 4096 0.011 5100 565248 797.573 292.591 15579.3 8816.13 25486.4 25487.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 550 3.2e-05 4096 0.011 5100 566400 799.083 292.79 23104.7 8800.43 32997.8 32998.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 550 3.2e-05 4096 0.011 5100 563200 804.673 294.956 16598.7 8867.8 26567 26567.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 550 3.2e-05 4096 0.011 5112 565248 798.739 292.654 17210 8842.1 27144.3 27145.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 550 3.2e-05 4096 0.011 5112 565120 801.887 293.666 18095 8820.61 28012 28012.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 550 3.2e-05 4096 0.011 5112 565248 800.042 293.48 17845.6 8847.23 27787.2 27787.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 550 3.2e-05 4096 0.011 5112 563712 803.588 293.376 11488.8 8870.11 21456.7 21457.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 550 3.2e-05 4096 0.011 5112 564480 801.796 293.676 20649.8 8821.25 30567.4 30568.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 550 3.2e-05 4096 0.011 5112 562688 801.891 293.959 12949.9 8854.16 22900.7 22901.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 550 3.2e-05 4096 0.011 5112 564224 799.578 293.058 19451 8842.73 29387.2 29387.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 550 3.2e-05 4096 0.011 5112 563200 802.695 293.778 12613.9 8928.81 22640 22640.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 550 3.2e-05 4096 0.011 5112 565632 800.512 293.535 21924.2 8820.42 31839.5 31840.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 550 3.2e-05 4096 0.011 5112 564480 801.295 294.216 15315 8848.71 25260 25260.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 550 3.2e-05 4096 0.011 5112 564480 800.461 293.693 20852.5 8840.15 30787.7 30788.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 550 3.2e-05 4096 0.011 5112 563200 803.162 294.406 14809.1 8867.71 24775.3 24776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 550 3.2e-05 4096 0.011 5112 563712 800.194 293.423 26337.1 8852.54 36284.1 36284.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 550 3.2e-05 4096 0.011 5112 562176 804.705 294.563 17077 8871.46 27048.6 27049.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 550 3.2e-05 4096 0.011 5112 564800 802.669 293.924 26101.4 8832.75 36031.6 36032.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 550 3.2e-05 4096 0.011 5112 563200 806.479 295.042 17635.1 8873.19 27610.7 27611.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 550 3.2e-05 4096 0.011 5112 562688 801.688 293.973 25534.8 8838.16 35469.5 35470.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 550 3.2e-05 4096 0.011 5112 559104 805.395 294.657 16717.7 8898.98 26717.6 26718.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 550 3.2e-05 4096 0.011 5112 562560 804.904 294.411 24646.1 8871.56 34617.8 34618.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 550 3.2e-05 4096 0.011 5112 560640 807.719 295.689 15805.3 8891.97 25801.5 25802.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 550 3.2e-05 4096 0.011 5112 563200 802.49 293.795 23591.8 8854.4 33543.4 33544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 550 3.2e-05 4096 0.011 5112 561152 802.26 293.675 16002.1 8840.55 25939.4 25940.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 550 3.2e-05 4096 0.011 5100 566272 796.838 292.031 19385.2 8818.97 29293.9 29294.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 550 3.2e-05 4096 0.011 5100 566400 799.843 292.902 17410.5 8798.02 27302.1 27303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 550 3.2e-05 4096 0.011 5100 565760 798.267 292.695 11205.5 8804.5 21101.9 21102.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 550 3.2e-05 4096 0.011 5100 566784 797.348 292.511 18542.6 8788.66 28422 28422.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 550 3.2e-05 4096 0.011 5100 565248 797.467 292.254 11986.4 8851.24 21928.1 21928.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 550 3.2e-05 4096 0.011 5100 565376 799.532 292.974 19817.9 8799.59 29710.8 29711.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 550 3.2e-05 4096 0.011 5100 564480 797.41 292.717 12483.8 8815.61 22390.4 22391.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 550 3.2e-05 4096 0.011 5100 565248 797.765 292.267 20242.1 8802.71 30135.6 30136.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 550 3.2e-05 4096 0.011 5100 565248 797.891 292.333 13152.3 8803.18 23046.6 23047.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 550 3.2e-05 4096 0.011 5100 566784 798.777 292.869 21991.8 8808.65 31892.9 31893.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 550 3.2e-05 4096 0.011 5100 566784 796.678 292.594 15711.5 8799.4 25601 25601.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 550 3.2e-05 4096 0.011 5100 565760 797.833 292.684 21278.6 8812.28 31182.3 31182.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 550 3.2e-05 4096 0.011 5100 565760 795.969 292.597 14872.9 8808.2 24770.5 24771.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 550 3.2e-05 4096 0.011 5100 565248 796.983 292.221 25718.5 8821.35 35629.9 35630.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 550 3.2e-05 4096 0.011 5100 565248 797.27 292.369 17337.7 8804.36 27232.6 27233.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 550 3.2e-05 4096 0.011 5100 566400 798.45 292.836 25959.5 8791.19 35842.8 35843.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 550 3.2e-05 4096 0.011 5100 566400 798.989 292.835 17389.6 8799.99 27282.3 27283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 550 3.2e-05 4096 0.011 5100 564480 797.18 292.646 24917 8806.72 34814.3 34815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 550 3.2e-05 4096 0.011 5100 562688 796.195 292.06 16248.7 8811.06 26148.8 26149.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 550 3.2e-05 4096 0.011 5100 564480 799.649 293.069 24103.1 8798.38 33995 33995.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 550 3.2e-05 4096 0.011 5100 564480 797.588 292.674 16097.5 8829.26 26017.8 26018.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 550 3.2e-05 4096 0.011 5100 565248 797.563 292.326 23131.8 8800.82 33023.4 33024.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 550 3.2e-05 4096 0.011 5100 561152 801.974 293.633 16421.1 8839.07 26356.6 26357.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 550 3.2e-05 4096 0.011 5120 565248 798.391 292.642 16963.8 8820.7 26876.4 26877.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 550 3.2e-05 4096 0.011 5120 564224 799.985 293.061 10891.3 8823.43 20808.6 20809.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 550 3.2e-05 4096 0.011 5120 565120 801.59 293.674 17364.9 8825.31 27286.3 27287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 550 3.2e-05 4096 0.011 5120 564480 800.746 293.669 11167.1 8851.17 21113.6 21114.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 550 3.2e-05 4096 0.011 5120 565248 799.429 293.534 18792.8 8821.59 28708.2 28708.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 550 3.2e-05 4096 0.011 5120 563712 800.215 293.404 11929.2 8855.84 21879.4 21880.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 550 3.2e-05 4096 0.011 5120 564480 802.102 293.676 18373.3 8839.88 28309.8 28310.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 550 3.2e-05 4096 0.011 5120 562688 802.108 293.968 11766.1 8843.22 21706.2 21707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 550 3.2e-05 4096 0.011 5120 561792 805.972 294.885 9665.03 8855.8 19622.5 19623.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 550 3.2e-05 4096 0.011 5120 564224 799.584 293.045 18296.1 8873.03 28262.7 28263.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 550 3.2e-05 4096 0.011 5120 563200 802.763 293.822 12070.5 8844.78 22012.7 22013.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 550 3.2e-05 4096 0.011 5120 562176 804.712 294.562 9956.2 8878.07 19934.4 19935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 550 3.2e-05 4096 0.011 5120 565632 800.324 293.542 26479.9 8820 36394.6 36395.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 550 3.2e-05 4096 0.011 5120 564480 801.22 294.179 17123.8 8848.6 27068.7 27069.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 550 3.2e-05 4096 0.011 5120 559872 806.213 294.571 13902.6 8847.2 23851.4 23852.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 550 3.2e-05 4096 0.011 5120 564480 800.157 293.649 24844.7 8862.23 34801.5 34802.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 550 3.2e-05 4096 0.011 5120 563200 803.078 294.386 16703.9 8880.66 26682.9 26683.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 550 3.2e-05 4096 0.011 5120 560640 807.702 295.661 14018.3 8890.44 24012.9 24013.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 550 3.2e-05 4096 0.011 5120 563712 800.081 293.398 23396.3 8854.38 33345 33345.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 550 3.2e-05 4096 0.011 5120 562176 804.633 294.536 15227.8 8880.29 25208 25208.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 550 3.2e-05 4096 0.011 5120 562176 800.147 293.286 13156.9 8852.41 23103.6 23104.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 550 3.2e-05 4096 0.011 5120 564800 802.563 293.928 23125.9 8852.14 33075.3 33076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 550 3.2e-05 4096 0.011 5120 563200 806.394 295.039 16262.8 8890.18 26255.3 26256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 550 3.2e-05 4096 0.011 5120 561600 802.923 293.426 13402.5 8813.82 23313.5 23314.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 550 3.2e-05 4096 0.011 5120 562688 801.812 294.03 22600.7 8843.22 32540.6 32541.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 550 3.2e-05 4096 0.011 5120 559104 805.439 294.724 15709.2 8870.11 25680.3 25681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 550 3.2e-05 4096 0.011 5120 559104 812.159 296.409 12862.1 8921.07 22892.6 22893.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 550 3.2e-05 4096 0.011 5120 562560 804.802 294.442 22289.3 8865.6 32255 32255.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 550 3.2e-05 4096 0.011 5120 560640 807.773 295.621 15654.6 8892.45 25651.3 25652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 550 3.2e-05 4096 0.011 5120 558720 809.738 295.687 13124.2 8884.59 23115.1 23115.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 550 3.2e-05 4096 0.011 5120 563200 802.524 293.821 22111.3 8855.27 32063.7 32064.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 550 3.2e-05 4096 0.011 5120 561152 802.153 293.649 14955.1 8846.8 24898.6 24899.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 550 3.2e-05 4096 0.011 5120 559104 813.102 296.813 13662.1 8965.34 23738.1 23738.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 550 3.2e-05 4096 0.011 5120 566272 796.649 291.961 17290.2 8814.49 27194.1 27194.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 550 3.2e-05 4096 0.011 5120 565248 797.952 292.262 11106.8 8808.58 21006.4 21007.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 550 3.2e-05 4096 0.011 5120 566400 798.35 292.648 19781.7 8788.75 29662.2 29662.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 550 3.2e-05 4096 0.011 5120 565760 797.639 292.697 12478.3 8928.95 22498.6 22499.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 550 3.2e-05 4096 0.011 5120 564480 799.582 293.101 10157.2 8818.18 20068.9 20069.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 550 3.2e-05 4096 0.011 5120 566784 806.52 302.526 18134.4 8887.22 28137.2 28166.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 550 3.2e-05 4096 0.011 5120 565248 797.194 292.28 11786.5 8854.09 21730.9 21731.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 550 3.2e-05 4096 0.011 5120 566784 796.038 292.411 9746.74 8834.51 19670.5 19671.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 550 3.2e-05 4096 0.011 5120 566272 797.562 292.444 25609.1 8783.46 35483.4 35484.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 550 3.2e-05 4096 0.011 5120 564480 797.121 292.628 16137.6 8838.54 26066.7 26067.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 550 3.2e-05 4096 0.011 5120 564480 800.122 292.958 13154.2 8808.24 23056.4 23057.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 550 3.2e-05 4096 0.011 5120 565248 797.408 292.276 23717.7 8821.75 33630 33630.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 550 3.2e-05 4096 0.011 5120 565248 796.822 292.265 14832 8822.05 24744 24744.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 550 3.2e-05 4096 0.011 5120 565248 797.291 292.373 12186.3 8805.38 22082.1 22082.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 550 3.2e-05 4096 0.011 5120 566784 798.365 292.743 24631.1 8787.94 34511 34511.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 550 3.2e-05 4096 0.011 5120 566784 795.861 292.416 15943.2 8811.49 25843.8 25844.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 550 3.2e-05 4096 0.011 5120 563328 796.991 292.196 14039 8781.44 23910.4 23911.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 550 3.2e-05 4096 0.011 5120 562176 800.224 293.272 12532.2 8839.78 22466.3 22467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 550 3.2e-05 4096 0.011 5120 565760 797.612 292.708 23018.4 8823.83 32933.3 32934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 550 3.2e-05 4096 0.011 5120 565760 795.986 292.611 15821 8806.41 25716.9 25717.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 550 3.2e-05 4096 0.011 5120 564480 797.662 292.701 13202.5 8807.9 23101.6 23102.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 550 3.2e-05 4096 0.011 5120 563200 797.117 292.37 13183.2 8815.97 23089.5 23090.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 550 3.2e-05 4096 0.011 5120 565248 797.108 292.28 22016 8820.65 31926.8 31927.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 550 3.2e-05 4096 0.011 5120 565248 797.295 292.385 15518.4 8805.7 25414.7 25415.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 550 3.2e-05 4096 0.011 5120 562176 800.301 293.262 12730.6 8831.98 22656.9 22657.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 550 3.2e-05 4096 0.011 5120 565248 797.501 292.59 11952 8817.94 21860.9 21861.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 550 3.2e-05 4096 0.011 5120 566400 798.336 292.876 22597.1 8845.66 32534.8 32535.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 550 3.2e-05 4096 0.011 5120 566400 798.819 292.816 15360.4 8793.3 25246.2 25246.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 550 3.2e-05 4096 0.011 5120 561600 802.69 293.423 13666.9 8821.88 23585.8 23586.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 550 3.2e-05 4096 0.011 5120 563200 803.385 294.261 12188.2 8894.49 22181.2 22181.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 550 3.2e-05 4096 0.011 5136 563712 801.863 293.84 18597.1 8855.61 28549.4 28550.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 550 3.2e-05 4096 0.011 5136 563200 802.56 293.763 11866.5 8875.11 21838.8 21839.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 550 3.2e-05 4096 0.011 5136 562176 803.823 294.427 9803.41 8868 19770.5 19771.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 550 3.2e-05 4096 0.011 5136 563200 806.782 294.963 17999.4 8892.37 27994.4 27995.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 550 3.2e-05 4096 0.011 5136 563200 804.083 294.505 11734.7 8859.42 21693.5 21694.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 550 3.2e-05 4096 0.011 5136 560640 817.79 295.773 9552.27 8918.84 19585.5 19586.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 550 3.2e-05 4096 0.011 5136 563712 803.881 294.582 24800.8 8868.67 34768.8 34769.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 550 3.2e-05 4096 0.011 5136 562176 803.724 294.435 15633 8887.06 25619 25619.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 550 3.2e-05 4096 0.011 5136 562176 807.305 295.701 12661.6 8897.11 22662.5 22663.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 550 3.2e-05 4096 0.011 5136 562176 804.624 294.517 10667.7 8889.63 20657.3 20658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 550 3.2e-05 4096 0.011 5136 562688 806.627 294.864 22883 8859.28 32844.6 32845.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 550 3.2e-05 4096 0.011 5136 560896 806.803 295.232 14500.4 8875.12 24478.4 24479.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 550 3.2e-05 4096 0.011 5136 561792 805.871 294.877 11950.9 8876.85 21929.3 21930
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 550 3.2e-05 4096 0.011 5136 559104 807.834 294.719 10746.6 8892.55 20742.5 20743.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 550 3.2e-05 4096 0.011 5136 563200 802.266 293.735 21879.1 8845.5 31821.5 31822.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 550 3.2e-05 4096 0.011 5136 563200 802.462 293.805 14052.9 8852.5 24002.5 24003.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 550 3.2e-05 4096 0.011 5136 562176 804.803 294.588 11670.7 8904.92 21675.8 21676.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 550 3.2e-05 4096 0.011 5136 561152 802.114 293.73 10289.5 8847.44 20233.6 20234.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 550 3.2e-05 4096 0.011 5136 563328 806.486 295.206 22142.5 8871.67 32116.6 32117.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 550 3.2e-05 4096 0.011 5136 562176 807.405 295.74 15275.2 8925.91 25305 25305.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 550 3.2e-05 4096 0.011 5136 559872 806.301 294.608 12895 8857.27 22854 22854.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 550 3.2e-05 4096 0.011 5136 557568 810.987 296.445 12875.2 8948.34 22931.8 22932.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 550 3.2e-05 4096 0.011 5136 563200 803.936 294.516 21899.6 8880.01 31878.9 31879.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 550 3.2e-05 4096 0.011 5136 563200 803.082 294.41 15592.6 8890.59 25581.5 25582.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 550 3.2e-05 4096 0.011 5136 560640 807.771 295.665 12843.8 8910.88 22858.9 22859.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 550 3.2e-05 4096 0.011 5136 558080 811.061 295.877 11837.4 8914.16 21859.3 21860
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 550 3.2e-05 4096 0.011 5100 565760 796.846 292.29 19483.6 8802.07 29375.7 29376.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 550 3.2e-05 4096 0.011 5100 565248 797.477 292.31 12349.9 8801.68 22242.2 22242.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 550 3.2e-05 4096 0.011 5100 565248 797.028 292.339 10106.7 8802.24 19999.1 19999.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 550 3.2e-05 4096 0.011 5100 565760 799.921 293.312 18076.3 8811.08 27981.4 27982.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 550 3.2e-05 4096 0.011 5100 565760 798.01 292.67 11604.3 8802.63 21498.4 21499.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 550 3.2e-05 4096 0.011 5100 564480 799.559 293.108 9648.03 8796.86 19538.4 19539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 550 3.2e-05 4096 0.011 5100 565760 795.996 292.573 8335.94 8806.47 18231.8 18232.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 550 3.2e-05 4096 0.011 5100 566016 797.618 292.981 24432 8831.37 34354.8 34355.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 550 3.2e-05 4096 0.011 5100 565248 796.901 292.244 15204.3 8842.74 25137.1 25137.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 550 3.2e-05 4096 0.011 5100 564480 801.173 294.194 12427.9 8846.46 22370.6 22371.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 550 3.2e-05 4096 0.011 5100 565248 797.309 292.37 10600.6 8802.89 20494 20494.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 550 3.2e-05 4096 0.011 5100 565376 799.497 292.935 22420.9 8809.26 32323.4 32324.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 550 3.2e-05 4096 0.011 5100 564480 797.266 292.662 14279.6 8798.45 24168.8 24169.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 550 3.2e-05 4096 0.011 5100 564480 800.086 292.967 11704.4 8884.14 21682.4 21683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 550 3.2e-05 4096 0.011 5100 562688 796.1 292.063 10518.7 8798.14 20405.7 20406.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 550 3.2e-05 4096 0.011 5100 565248 797.387 292.277 21878.9 8827.96 31797.4 31798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 550 3.2e-05 4096 0.011 5100 565248 797.495 292.301 14281.3 8823.95 24195.8 24196.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 550 3.2e-05 4096 0.011 5100 565248 797.224 292.361 11913.9 8832.09 21836.4 21837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 550 3.2e-05 4096 0.011 5100 561152 802.161 293.638 10463.3 8840.63 20400.6 20401.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 550 3.2e-05 4096 0.011 5100 565632 800.38 293.548 22957.6 8822.22 32874.6 32875.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 550 3.2e-05 4096 0.011 5100 564480 801.265 294.203 16330 8846.31 26272.6 26273.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 550 3.2e-05 4096 0.011 5100 559872 806.031 294.763 13361.9 8847.22 23310.7 23311.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 550 3.2e-05 4096 0.011 5100 562176 800.352 293.279 12605.8 8859.45 22559.7 22560.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 550 3.2e-05 4096 0.011 5100 558720 809.638 295.671 11517.4 8982.65 21606.2 21606.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 550 3.2e-05 4096 0.011 5100 565760 797.576 292.698 22226.1 8890.42 32207.6 32208.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 550 3.2e-05 4096 0.011 5100 565760 795.906 292.614 15226 8803.97 25119.4 25120
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 550 3.2e-05 4096 0.011 5100 564480 797.699 292.732 13150.8 8809.93 23052 23052.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 550 3.2e-05 4096 0.011 5100 563200 797.108 292.314 11947 8824.68 21862 21862.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 550 3.2e-05 4096 0.011 5100 563200 804.616 294.961 11527.1 8875.29 21502.8 21503.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 550 3.2e-05 4096 0.011 5100 563200 803.479 294.342 17845.5 8858.06 27802.3 27803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 550 3.2e-05 4096 0.011 5100 562176 804.743 294.466 11614.2 8876 21590.3 21590.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 550 3.2e-05 4096 0.011 5100 562176 803.89 294.484 9413.17 8868.24 19380.6 19381.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 550 3.2e-05 4096 0.011 5100 561152 807.447 295.281 8145.17 8918.54 18167.3 18168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 550 3.2e-05 4096 0.011 5100 563200 806.049 295 24322.1 8857.69 34281.7 34282.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 550 3.2e-05 4096 0.011 5100 563200 803.821 294.482 15156.2 8859.33 25114.7 25115.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 550 3.2e-05 4096 0.011 5100 560640 809.268 295.75 12337.9 8880.9 22324.7 22325.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 550 3.2e-05 4096 0.011 5100 563200 803.098 294.414 10509.6 8861.74 20469.7 20470.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 550 3.2e-05 4096 0.011 5100 563712 803.917 294.567 22333.2 8879.1 32311.6 32312.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 550 3.2e-05 4096 0.011 5100 562176 803.934 294.447 14025.8 8902.79 24027.9 24028.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 550 3.2e-05 4096 0.011 5100 562176 807.42 295.687 11557.9 8898.69 21560.5 21561.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 550 3.2e-05 4096 0.011 5100 562176 804.751 294.576 10421.8 8882.1 20404.1 20404.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 550 3.2e-05 4096 0.011 5100 560640 807.688 295.612 9012.26 8883.94 19000.3 19001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 550 3.2e-05 4096 0.011 5100 562688 807.127 295.28 21345.2 8887.45 31335.8 31336.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 550 3.2e-05 4096 0.011 5100 560896 806.285 295.406 13508.1 8875.07 23485.7 23486.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 550 3.2e-05 4096 0.011 5100 561792 805.912 294.88 11411.7 8865.77 21379.1 21379.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 550 3.2e-05 4096 0.011 5100 559104 805.455 294.66 9965.39 8870.27 19936.6 19937.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 550 3.2e-05 4096 0.011 5100 560000 810.729 296.154 8819.82 8899.42 18827 18827.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 550 3.2e-05 4096 0.011 5100 562176 804.569 294.484 19839.1 8868.69 29807.8 29808.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 550 3.2e-05 4096 0.011 5100 561152 807.409 295.269 13428.2 8909.63 23441.3 23442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 550 3.2e-05 4096 0.011 5100 562176 847.901 294.546 11152 9628.77 22073.7 22074.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 550 3.2e-05 4096 0.011 5100 557056 811.64 296.653 10038 8926.91 20074 20074.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 550 3.2e-05 4096 0.011 5100 558080 811.188 295.866 9225.45 8913.2 19246.5 19247.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 550 3.2e-05 4096 0.011 5120 565248 856.212 309.356 17713 9346.79 28271.5 28272.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 550 3.2e-05 4096 0.011 5120 564224 813.18 390.727 11304 8843.97 21352.8 21353.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 550 3.2e-05 4096 0.011 5120 563712 800.139 293.381 9298.27 8839.23 19231.9 19232.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 550 3.2e-05 4096 0.011 5120 563200 802.386 293.791 8045.03 8854.27 17996.3 17996.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 550 3.2e-05 4096 0.011 5120 565120 800.486 293.66 23595 8824.26 33514.3 33514.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 550 3.2e-05 4096 0.011 5120 564480 800.092 293.642 14338.6 8852.52 24285.7 24286.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 550 3.2e-05 4096 0.011 5120 562560 804.651 294.45 11849.7 8839.61 21789.3 21790
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 550 3.2e-05 4096 0.011 5120 563200 803.041 294.387 10184 8867.66 20149.9 20150.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 550 3.2e-05 4096 0.011 5120 563200 806.251 295.028 9321.87 8862.65 19286.6 19287.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 550 3.2e-05 4096 0.011 5120 565248 799.11 293.509 21707.8 8845.07 31646.3 31646.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 550 3.2e-05 4096 0.011 5120 563712 800.19 293.4 13565.6 8833.35 23493.4 23494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 550 3.2e-05 4096 0.011 5120 564480 801.373 294.199 11205.2 8841.51 21143.1 21143.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 550 3.2e-05 4096 0.011 5120 562176 804.667 294.509 9887 8871.98 19859 19859.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 550 3.2e-05 4096 0.011 5120 560640 807.81 295.615 8689 8903.58 18696.8 18697.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 550 3.2e-05 4096 0.011 5120 564480 801.465 293.604 20407.7 8828.29 30331.9 30332.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 550 3.2e-05 4096 0.011 5120 562688 801.58 293.981 12973.1 8863.69 22933.2 22933.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 550 3.2e-05 4096 0.011 5120 561792 805.852 294.921 10951.4 8883.29 20936.3 20936.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 550 3.2e-05 4096 0.011 5120 559104 805.376 294.705 9546.83 8875.38 19523.1 19523.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 550 3.2e-05 4096 0.011 5120 560000 810.609 296.156 8492.22 8925.8 18525.6 18526.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 550 3.2e-05 4096 0.011 5120 564224 799.221 293.029 19826.3 8831.21 29750.5 29751.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 550 3.2e-05 4096 0.011 5120 563200 802.48 293.828 13155.2 8873.66 23126.1 23126.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 550 3.2e-05 4096 0.011 5120 562176 804.651 294.554 10860.1 8897.24 20857.5 20858.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 550 3.2e-05 4096 0.011 5120 561152 802.206 293.671 9838.84 8858.66 19794.2 19794.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 550 3.2e-05 4096 0.011 5120 558080 811.064 295.838 9034.59 8934.39 19076.7 19077.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 550 3.2e-05 4096 0.011 5120 559104 813.095 296.823 8449.94 8969.34 18530 18530.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 550 3.2e-05 4096 0.011 5120 563456 804.697 294.525 18373 8865.62 28338.7 28339.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 550 3.2e-05 4096 0.011 5120 563200 802.364 294.11 19555.1 8903.44 29555.9 29556.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 550 3.2e-05 4096 0.011 5120 562176 805.817 294.751 12663.6 8894.09 22659.1 22659.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 550 3.2e-05 4096 0.011 5120 562176 804.806 294.859 10324.4 8871.07 20296 20296.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 550 3.2e-05 4096 0.011 5120 561152 808.262 295.196 9218.74 8890.16 19213.2 19213.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 550 3.2e-05 4096 0.011 5120 563200 802.518 294.567 8479.04 8889.14 18466.1 18466.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 550 3.2e-05 4096 0.011 5120 562176 804.486 294.397 7821.34 8889.53 17810.6 17811.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 550 3.2e-05 4096 0.011 5120 559104 805.349 294.657 7290.65 8889.16 17280.7 17281.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 550 3.2e-05 4096 0.011 5120 557056 812.692 296.425 6930.99 8946.35 16987.3 16987.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 550 3.2e-05 4096 0.011 5100 559104 805.347 294.71 6728.81 8888.14 16717.9 16718.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 550 3.2e-05 4096 0.011 5120 559104 805.442 294.712 6605.63 8895.4 16602 16602.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 550 3.2e-05 4096 0.011 5100 564480 799.376 292.951 6849.3 8823.9 16766.3 16766.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 550 3.2e-05 4096 0.011 5136 560000 810.771 296.172 6771.06 8907.65 16786.5 16787.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 550 3.2e-05 4096 0.011 5120 563200 803.59 293.873 9304.08 8878.56 19281 19281.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 550 3.2e-05 4096 0.011 5120 552960 816.547 298.685 11635.1 8958.73 21709.9 21710.6
