
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /opt/tools/xilinx/Vivado/2018.3/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/opt/tools/xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'lau' on host 'u0-lau' (Linux_x86_64 version 4.4.0-169-generic) on Wed Feb 05 17:25:49 PST 2020
INFO: [HLS 200-10] On os Ubuntu 16.04.5 LTS
INFO: [HLS 200-10] In directory '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_manual'
INFO: [HLS 200-10] Creating and opening project '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_manual/device'.
INFO: [HLS 200-10] Adding design file 'kernel.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_manual/device/device'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xcvu9p-fsgd2104-3-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.3ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'kernel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:08 ; elapsed = 00:04:01 . Memory (MB): peak = 435.000 ; gain = 0.051 ; free physical = 38531 ; free virtual = 39354
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:08 ; elapsed = 00:04:01 . Memory (MB): peak = 435.000 ; gain = 0.051 ; free physical = 38530 ; free virtual = 39353
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:10 ; elapsed = 00:04:03 . Memory (MB): peak = 435.039 ; gain = 0.090 ; free physical = 38326 ; free virtual = 39155
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_remove__dmemUL' into '__dst_alloc_list_pop__dmemUL' (<stdin>:121) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_bucket_for_request__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:145) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_node_for_index__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:152) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_flip_parent_split__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:153) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_clr_parent_split__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:156) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_index_for_node__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_push__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_remove__dmemi' into '__dst_alloc_list_pop__dmemi' (<stdin>:121) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_bucket_for_request__dmemi' into '__dst_alloc_malloc__dmemi' (<stdin>:145) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_node_for_index__dmemi' into '__dst_alloc_malloc__dmemi' (<stdin>:152) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_flip_parent_split__dmemi' into '__dst_alloc_malloc__dmemi' (<stdin>:153) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_clr_parent_split__dmemi' into '__dst_alloc_malloc__dmemi' (<stdin>:156) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_index_for_node__dmemi' into '__dst_alloc_malloc__dmemi' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_push__dmemi' into '__dst_alloc_malloc__dmemi' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_bucket_for_request__dmemi' into '__dst_alloc_free__dmemi' (<stdin>:169) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_node_for_index__dmemi' into '__dst_alloc_free__dmemi' (<stdin>:170) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_flip_parent_split__dmemi' into '__dst_alloc_free__dmemi' (<stdin>:172) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_test_parent_split__dmemi' into '__dst_alloc_free__dmemi' (<stdin>:173) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_index_for_node__dmemi' into '__dst_alloc_free__dmemi' (<stdin>:174) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_remove__dmemi' into '__dst_alloc_free__dmemi' (<stdin>:174) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_push__dmemi' into '__dst_alloc_free__dmemi' (<stdin>:178) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_bucket_for_request__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:169) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_node_for_index__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:170) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_flip_parent_split__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:172) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_test_parent_split__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:173) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_index_for_node__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:174) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_remove__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:174) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_push__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:178) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:12 ; elapsed = 00:04:05 . Memory (MB): peak = 435.148 ; gain = 0.199 ; free physical = 37919 ; free virtual = 38748
INFO: [XFORM 203-102] Automatically partitioning small array '.str' completely based on array size.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_remove__dmemUL' into '__dst_alloc_list_pop__dmemUL' (<stdin>:121) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_bucket_for_request__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:145) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_node_for_index__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:152) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_flip_parent_split__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:153) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_clr_parent_split__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:156) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_index_for_node__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_push__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_remove__dmemi' into '__dst_alloc_list_pop__dmemi' (<stdin>:121) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_bucket_for_request__dmemi' into '__dst_alloc_malloc__dmemi' (<stdin>:145) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_node_for_index__dmemi' into '__dst_alloc_malloc__dmemi' (<stdin>:152) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_flip_parent_split__dmemi' into '__dst_alloc_malloc__dmemi' (<stdin>:153) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_clr_parent_split__dmemi' into '__dst_alloc_malloc__dmemi' (<stdin>:156) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_index_for_node__dmemi' into '__dst_alloc_malloc__dmemi' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_push__dmemi' into '__dst_alloc_malloc__dmemi' (<stdin>:159) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_bucket_for_request__dmemi' into '__dst_alloc_free__dmemi' (<stdin>:169) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_node_for_index__dmemi' into '__dst_alloc_free__dmemi' (<stdin>:170) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_flip_parent_split__dmemi' into '__dst_alloc_free__dmemi' (<stdin>:172) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_test_parent_split__dmemi' into '__dst_alloc_free__dmemi' (<stdin>:173) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_index_for_node__dmemi' into '__dst_alloc_free__dmemi' (<stdin>:174) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_remove__dmemi' into '__dst_alloc_free__dmemi' (<stdin>:174) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_push__dmemi' into '__dst_alloc_free__dmemi' (<stdin>:178) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_bucket_for_request__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:169) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_node_for_index__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:170) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_flip_parent_split__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:172) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_test_parent_split__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:173) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_index_for_node__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:174) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_remove__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:174) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_push__dmemUL' into '__dst_alloc_free__dmemUL' (<stdin>:178) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_pop__dmemUL' into '__dst_alloc_malloc__dmemUL' (<stdin>:148) automatically.
INFO: [XFORM 203-602] Inlining function '__dst_alloc_list_pop__dmemi' into '__dst_alloc_malloc__dmemi' (<stdin>:148) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:21 ; elapsed = 00:04:15 . Memory (MB): peak = 562.949 ; gain = 128.000 ; free physical = 36147 ; free virtual = 36977
WARNING: [XFORM 203-631] Renaming function '__dst_alloc_malloc__dmemi' to '__dst_alloc_malloc__' (<stdin>:79:10)
WARNING: [XFORM 203-631] Renaming function '__dst_alloc_malloc__dmemUL' to '__dst_alloc_malloc__.1' (<stdin>:79:10)
WARNING: [XFORM 203-631] Renaming function '__dst_alloc_free__dmemi' to '__dst_alloc_free__dm' (<stdin>:76:5)
WARNING: [XFORM 203-631] Renaming function '__dst_alloc_free__dmemUL' to '__dst_alloc_free__dm.1' (<stdin>:76:5)
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem' (<stdin>:240:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem' (<stdin>:254:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'gmem' (<stdin>:261:7). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:33 ; elapsed = 00:04:27 . Memory (MB): peak = 626.949 ; gain = 192.000 ; free physical = 34210 ; free virtual = 35040
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'process_top' ...
WARNING: [SYN 201-103] Legalizing function name '__dst_alloc_malloc__.1' to 'p_dst_alloc_malloc_1'.
WARNING: [SYN 201-103] Legalizing function name '__dst_alloc_malloc__' to 'p_dst_alloc_malloc_s'.
WARNING: [SYN 201-103] Legalizing function name '__dst_alloc_free__dm' to 'p_dst_alloc_free_dm'.
WARNING: [SYN 201-103] Legalizing function name '__dst_alloc_free__dm.1' to 'p_dst_alloc_free_dm_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_dst_alloc_malloc_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 267.93 seconds; current allocated memory: 284.127 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 284.650 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_dst_alloc_malloc_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 285.120 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 285.612 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_dst_alloc_free_dm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 285.994 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 286.397 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_dst_alloc_free_dm_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 286.781 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 287.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MatrixMultiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 287.591 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 287.993 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Strassen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.17 seconds; current allocated memory: 306.135 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 16.89 seconds; current allocated memory: 327.718 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.63 seconds; current allocated memory: 328.864 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.56 seconds; current allocated memory: 330.450 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_dst_alloc_malloc_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_dst_alloc_malloc_1'.
INFO: [HLS 200-111]  Elapsed time: 2.71 seconds; current allocated memory: 331.971 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_dst_alloc_malloc_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_dst_alloc_malloc_s'.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 335.096 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_dst_alloc_free_dm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_dst_alloc_free_dm'.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 338.010 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_dst_alloc_free_dm_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_dst_alloc_free_dm_1'.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 340.518 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MatrixMultiply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MatrixMultiply'.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 343.223 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Strassen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Strassen'.
INFO: [HLS 200-111]  Elapsed time: 4.43 seconds; current allocated memory: 388.678 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/np' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/lp' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/mp' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/mat1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/mat2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/mat3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/fallback' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'process_top' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'g_fallback' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'np', 'lp', 'mp', 'mat1', 'mat2' and 'fallback' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_top'.
INFO: [HLS 200-111]  Elapsed time: 17.14 seconds; current allocated memory: 571.806 MB.
INFO: [RTMG 210-278] Implementing memory 'Strassen_p_rect_packed_var_L5_74_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Strassen_p_rect_packed_var_L5_93_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Strassen_p_rect_packed_var_L5_5_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'process_top_p_dst_alloc_buckets_1_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'process_top_p_dmemUL_link_prev_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'process_top_p_dst_alloc_node_spl_1_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'process_top_p_dmemUL_data_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'process_top_p_dmemi_data_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:37 ; elapsed = 00:05:46 . Memory (MB): peak = 1074.961 ; gain = 640.012 ; free physical = 33092 ; free virtual = 34130
INFO: [SYSC 207-301] Generating SystemC RTL for process_top.
INFO: [VHDL 208-304] Generating VHDL RTL for process_top.
INFO: [VLOG 209-307] Generating Verilog RTL for process_top.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/tools/xilinx/Vivado/2018.3/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Wed Feb  5 17:31:36 2020...
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...

****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_vivado.tcl -notrace
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1370.152 ; gain = 2.016 ; free physical = 32439 ; free virtual = 33604
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_manual/device/device/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/tools/xilinx/Vivado/2018.3/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1370.152 ; gain = 0.000 ; free physical = 32395 ; free virtual = 33447
Wrote  : </home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_manual/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
</hls_inst/s_axi_control/Reg> is being mapped into </s_axi_control> at <0x00000000 [ 4K ]>
</m_axi_gmem/Reg> is being mapped into </hls_inst/Data_m_axi_gmem> at <0x44A00000 [ 64K ]>
WARNING: [BD 41-927] Following properties on pin /hls_inst/ap_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=bd_0_ap_clk_0 
Wrote  : </home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_manual/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
VHDL Output written to : /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_manual/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v
VHDL Output written to : /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_manual/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/sim/bd_0.v
VHDL Output written to : /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_manual/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
Using BD top: bd_0_wrapper
INFO: [BD 41-1662] The design 'bd_0.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_manual/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v
VHDL Output written to : /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_manual/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/sim/bd_0.v
VHDL Output written to : /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_manual/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block hls_inst .
Exporting to file /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_manual/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/hw_handoff/bd_0.hwh
Generated Block Design Tcl file /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_manual/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/hw_handoff/bd_0_bd.tcl
Generated Hardware Definition File /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_manual/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.hwdef
[Wed Feb  5 17:32:09 2020] Launched bd_0_hls_inst_0_synth_1...
Run output will be captured here: /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_manual/device/device/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/runme.log
[Wed Feb  5 17:32:09 2020] Launched synth_1...
Run output will be captured here: /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_manual/device/device/impl/verilog/project.runs/synth_1/runme.log
[Wed Feb  5 17:32:09 2020] Waiting for synth_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_manual/device/device/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/tools/xilinx/Vivado/2018.3/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1374.012 ; gain = 0.000 ; free physical = 53549 ; free virtual = 54807
Command: synth_design -top bd_0_wrapper -part xcvu9p-fsgd2104-3-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvu9p'
INFO: [Common 17-1540] The version limit for your license is '2019.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 326857 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1493.945 ; gain = 78.000 ; free physical = 53310 ; free virtual = 54602
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_wrapper' [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_manual/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'bd_0' [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_manual/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_manual/device/device/impl/verilog/project.runs/synth_1/.Xil/Vivado-326336-u0-lau/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (1#1) [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_manual/device/device/impl/verilog/project.runs/synth_1/.Xil/Vivado-326336-u0-lau/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0' (2#1) [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_manual/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_wrapper' (3#1) [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_manual/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1547.695 ; gain = 131.750 ; free physical = 53323 ; free virtual = 54618
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1547.695 ; gain = 131.750 ; free physical = 53321 ; free virtual = 54616
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1547.695 ; gain = 131.750 ; free physical = 53321 ; free virtual = 54616
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcvu9p-fsgd2104-3-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_manual/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Finished Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_manual/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_manual/device/device/impl/verilog/process_top.xdc]
Finished Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_manual/device/device/impl/verilog/process_top.xdc]
Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_manual/device/device/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_manual/device/device/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2523.766 ; gain = 0.000 ; free physical = 51752 ; free virtual = 53025
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2523.766 ; gain = 0.000 ; free physical = 51751 ; free virtual = 53024
Constraint Validation Runtime : Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2523.766 ; gain = 0.000 ; free physical = 51749 ; free virtual = 53022
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:47 . Memory (MB): peak = 2523.766 ; gain = 1107.820 ; free physical = 51751 ; free virtual = 53024
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcvu9p-fsgd2104-3-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:00:47 . Memory (MB): peak = 2523.766 ; gain = 1107.820 ; free physical = 51751 ; free virtual = 53024
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for bd_0_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bd_0_i/hls_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:47 . Memory (MB): peak = 2523.766 ; gain = 1107.820 ; free physical = 51750 ; free virtual = 53023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:47 . Memory (MB): peak = 2523.766 ; gain = 1107.820 ; free physical = 51746 ; free virtual = 53021
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 6840 (col length:120)
BRAMs: 4320 (col length: RAMB18 360 RAMB36 180)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:48 . Memory (MB): peak = 2523.766 ; gain = 1107.820 ; free physical = 51731 ; free virtual = 53007
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:45 ; elapsed = 00:01:44 . Memory (MB): peak = 2813.266 ; gain = 1397.320 ; free physical = 46448 ; free virtual = 47874
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:45 ; elapsed = 00:01:44 . Memory (MB): peak = 2813.266 ; gain = 1397.320 ; free physical = 46448 ; free virtual = 47874
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:45 ; elapsed = 00:01:44 . Memory (MB): peak = 2822.281 ; gain = 1406.336 ; free physical = 46447 ; free virtual = 47873
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:46 ; elapsed = 00:01:45 . Memory (MB): peak = 2822.281 ; gain = 1406.336 ; free physical = 46426 ; free virtual = 47854
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:46 ; elapsed = 00:01:45 . Memory (MB): peak = 2822.281 ; gain = 1406.336 ; free physical = 46426 ; free virtual = 47854
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:46 ; elapsed = 00:01:45 . Memory (MB): peak = 2822.281 ; gain = 1406.336 ; free physical = 46426 ; free virtual = 47854
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:46 ; elapsed = 00:01:45 . Memory (MB): peak = 2822.281 ; gain = 1406.336 ; free physical = 46426 ; free virtual = 47853
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:46 ; elapsed = 00:01:45 . Memory (MB): peak = 2822.281 ; gain = 1406.336 ; free physical = 46426 ; free virtual = 47853
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:46 ; elapsed = 00:01:45 . Memory (MB): peak = 2822.281 ; gain = 1406.336 ; free physical = 46426 ; free virtual = 47854
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |bd_0_hls_inst_0 |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |bd_0_hls_inst_0 |     1|
+------+----------------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   208|
|2     |  bd_0_i |bd_0   |   208|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:46 ; elapsed = 00:01:45 . Memory (MB): peak = 2822.281 ; gain = 1406.336 ; free physical = 46426 ; free virtual = 47854
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:01:08 . Memory (MB): peak = 2822.281 ; gain = 430.266 ; free physical = 46452 ; free virtual = 47881
Synthesis Optimization Complete : Time (s): cpu = 00:00:46 ; elapsed = 00:01:45 . Memory (MB): peak = 2822.289 ; gain = 1406.336 ; free physical = 46463 ; free virtual = 47891
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2887.195 ; gain = 0.000 ; free physical = 46049 ; free virtual = 47493
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:50 ; elapsed = 00:01:49 . Memory (MB): peak = 2887.195 ; gain = 1513.184 ; free physical = 46076 ; free virtual = 47518
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2887.195 ; gain = 0.000 ; free physical = 46074 ; free virtual = 47516
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_manual/device/device/impl/verilog/project.runs/synth_1/bd_0_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_synth.rpt -pb bd_0_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Feb  5 17:44:07 2020...
[Wed Feb  5 17:44:08 2020] synth_1 finished
wait_on_run: Time (s): cpu = 00:05:55 ; elapsed = 00:11:59 . Memory (MB): peak = 1611.281 ; gain = 0.000 ; free physical = 47739 ; free virtual = 49189
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xcvu9p-fsgd2104-3-e
INFO: [Project 1-454] Reading design checkpoint '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_manual/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0.dcp' for cell 'bd_0_i/hls_inst'
INFO: [Netlist 29-17] Analyzing 1417 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xcvu9p-fsgd2104-3-e
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_manual/device/device/impl/verilog/process_top.xdc]
Finished Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_manual/device/device/impl/verilog/process_top.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2648.020 ; gain = 0.000 ; free physical = 46537 ; free virtual = 47971
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 76 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 12 instances
  RAM16X1S => RAM32X1S (RAMS32): 64 instances

open_run: Time (s): cpu = 00:00:25 ; elapsed = 00:00:44 . Memory (MB): peak = 2648.020 ; gain = 1036.738 ; free physical = 46535 ; free virtual = 47969
Running report: report_utilization -file ./report/process_top_utilization_synth.rpt
Contents of report file './report/process_top_utilization_synth.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Feb  5 17:44:53 2020
| Host         : u0-lau running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_utilization -file ./report/process_top_utilization_synth.rpt
| Design       : bd_0_wrapper
| Device       : xcvu9pfsgd2104-3
| Design State : Synthesized
-------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. BLOCKRAM
3. ARITHMETIC
4. I/O
5. CLOCK
6. ADVANCED
7. CONFIGURATION
8. Primitives
9. Black Boxes
10. Instantiated Netlists
11. SLR Connectivity
12. SLR Connectivity Matrix
13. SLR CLB Logic and Dedicated Block Utilization
14. SLR IO Utilization

1. CLB Logic
------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| CLB LUTs*                  | 21770 |     0 |   1182240 |  1.84 |
|   LUT as Logic             | 21572 |     0 |   1182240 |  1.82 |
|   LUT as Memory            |   198 |     0 |    591840 |  0.03 |
|     LUT as Distributed RAM |    64 |     0 |           |       |
|     LUT as Shift Register  |   134 |     0 |           |       |
| CLB Registers              | 13722 |     0 |   2364480 |  0.58 |
|   Register as Flip Flop    | 13722 |     0 |   2364480 |  0.58 |
|   Register as Latch        |     0 |     0 |   2364480 |  0.00 |
| CARRY8                     |  1140 |     0 |    147780 |  0.77 |
| F7 Muxes                   |   201 |     0 |    591120 |  0.03 |
| F8 Muxes                   |     0 |     0 |    295560 |  0.00 |
| F9 Muxes                   |     0 |     0 |    147780 |  0.00 |
+----------------------------+-------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 68    |          Yes |         Set |            - |
| 13654 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. BLOCKRAM
-----------

+-------------------+-------+-------+-----------+-------+
|     Site Type     |  Used | Fixed | Available | Util% |
+-------------------+-------+-------+-----------+-------+
| Block RAM Tile    | 459.5 |     0 |      2160 | 21.27 |
|   RAMB36/FIFO*    |   458 |     0 |      2160 | 21.20 |
|     RAMB36E2 only |   458 |       |           |       |
|   RAMB18          |     3 |     0 |      4320 |  0.07 |
|     RAMB18E2 only |     3 |       |           |       |
| URAM              |     0 |     0 |       960 |  0.00 |
+-------------------+-------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


3. ARITHMETIC
-------------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |   12 |     0 |      6840 |  0.18 |
|   DSP48E2 only |   12 |       |           |       |
+----------------+------+-------+-----------+-------+


4. I/O
------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| Bonded IOB |    0 |     0 |       676 |  0.00 |
+------------+------+-------+-----------+-------+


5. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    0 |     0 |      1800 |  0.00 |
|   BUFGCE             |    0 |     0 |       720 |  0.00 |
|   BUFGCE_DIV         |    0 |     0 |       120 |  0.00 |
|   BUFG_GT            |    0 |     0 |       720 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |       240 |  0.00 |
| PLL                  |    0 |     0 |        60 |  0.00 |
| MMCM                 |    0 |     0 |        30 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two global buffer resources. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


6. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| CMACE4          |    0 |     0 |         9 |  0.00 |
| GTYE4_CHANNEL   |    0 |     0 |        76 |  0.00 |
| GTYE4_COMMON    |    0 |     0 |        19 |  0.00 |
| ILKNE4          |    0 |     0 |         9 |  0.00 |
| OBUFDS_GTE4     |    0 |     0 |        38 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |        38 |  0.00 |
| PCIE40E4        |    0 |     0 |         6 |  0.00 |
| SYSMONE4        |    0 |     0 |         3 |  0.00 |
+-----------------+------+-------+-----------+-------+


7. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |        12 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         3 |  0.00 |
| EFUSE_USR   |    0 |     0 |         3 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         3 |  0.00 |
| ICAPE3      |    0 |     0 |         6 |  0.00 |
| MASTER_JTAG |    0 |     0 |         3 |  0.00 |
| STARTUPE3   |    0 |     0 |         3 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+----------+-------+---------------------+
| Ref Name |  Used | Functional Category |
+----------+-------+---------------------+
| FDRE     | 13654 |            Register |
| LUT6     |  6877 |                 CLB |
| LUT4     |  4900 |                 CLB |
| LUT2     |  4529 |                 CLB |
| LUT5     |  4485 |                 CLB |
| LUT3     |  4431 |                 CLB |
| CARRY8   |  1140 |                 CLB |
| LUT1     |   645 |                 CLB |
| RAMB36E2 |   458 |           Block Ram |
| MUXF7    |   201 |                 CLB |
| SRL16E   |   134 |                 CLB |
| FDSE     |    68 |            Register |
| RAMS32   |    64 |                 CLB |
| DSP48E2  |    12 |          Arithmetic |
| RAMB18E2 |     3 |           Block Ram |
+----------+-------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+-----------------+------+
|     Ref Name    | Used |
+-----------------+------+
| bd_0_hls_inst_0 |    1 |
+-----------------+------+


11. SLR Connectivity
--------------------

+----------------------------------+------+-------+-----------+-------+
|                                  | Used | Fixed | Available | Util% |
+----------------------------------+------+-------+-----------+-------+
| SLR2 <-> SLR1                    |    0 |       |     17280 |  0.00 |
|   SLR1 -> SLR2                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
|   SLR2 -> SLR1                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
| SLR1 <-> SLR0                    |    0 |       |     17280 |  0.00 |
|   SLR0 -> SLR1                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
|   SLR1 -> SLR0                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
+----------------------------------+------+-------+-----------+-------+
| Total SLLs Used                  |    0 |       |           |       |
+----------------------------------+------+-------+-----------+-------+


12. SLR Connectivity Matrix
---------------------------

+------+------+------+------+
|      | SLR2 | SLR1 | SLR0 |
+------+------+------+------+
| SLR2 |    0 |    0 |    0 |
| SLR1 |    0 |    0 |    0 |
| SLR0 |    0 |    0 |    0 |
+------+------+------+------+


13. SLR CLB Logic and Dedicated Block Utilization
-------------------------------------------------

+----------------------------+------+------+------+--------+--------+--------+
|          Site Type         | SLR0 | SLR1 | SLR2 | SLR0 % | SLR1 % | SLR2 % |
+----------------------------+------+------+------+--------+--------+--------+
| CLB                        |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   CLBL                     |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   CLBM                     |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| CLB LUTs                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   LUT as Logic             |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   LUT as Memory            |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|     LUT as Distributed RAM |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|     LUT as Shift Register  |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| CLB Registers              |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| CARRY8                     |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| F7 Muxes                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| F8 Muxes                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| F9 Muxes                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| Block RAM Tile             |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   RAMB36/FIFO              |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   RAMB18                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| URAM                       |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| DSPs                       |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| PLL                        |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| MMCM                       |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| Unique Control Sets        |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
+----------------------------+------+------+------+--------+--------+--------+
* Note: Available Control Sets based on CLB Registers / 8


14. SLR IO Utilization
----------------------

+-----------+-------------+---------+--------------+----------+--------------+----------+-----+
| SLR Index | Bonded IOBs | (%)IOBs | Bonded IPADs | (%)IPADs | Bonded OPADs | (%)OPADs | GTs |
+-----------+-------------+---------+--------------+----------+--------------+----------+-----+
| SLR2      |           0 |    0.00 |            0 |     0.00 |            0 |     0.00 |   0 |
| SLR1      |           0 |    0.00 |            0 |     0.00 |            0 |     0.00 |   0 |
| SLR0      |           0 |    0.00 |            0 |     0.00 |            0 |     0.00 |   0 |
+-----------+-------------+---------+--------------+----------+--------------+----------+-----+
| Total     |           0 |         |            0 |          |            0 |          |   0 |
+-----------+-------------+---------+--------------+----------+--------------+----------+-----+



Running report: report_timing_summary -file ./report/process_top_timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:01:38 ; elapsed = 00:01:49 . Memory (MB): peak = 4240.891 ; gain = 1592.871 ; free physical = 43540 ; free virtual = 45002
Contents of report file './report/process_top_timing_synth.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date              : Wed Feb  5 17:46:42 2020
| Host              : u0-lau running 64-bit Ubuntu 16.04.5 LTS
| Command           : report_timing_summary -file ./report/process_top_timing_synth.rpt
| Design            : bd_0_wrapper
| Device            : xcvu9p-fsgd2104
| Speed File        : -3  PRODUCTION 1.23 10-29-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 96 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 148 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.862    -1015.409                   3096                42069        0.071        0.000                      0                42069        1.155        0.000                       0                 14532  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 1.650}        3.300           303.030         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk             -0.862    -1015.409                   3096                42069        0.071        0.000                      0                42069        1.155        0.000                       0                 14532  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :         3096  Failing Endpoints,  Worst Slack       -0.862ns,  Total Violation    -1015.409ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.155ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.862ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_15_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_0/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.874ns  (logic 1.258ns (32.473%)  route 2.616ns (67.527%))
  Logic Levels:           12  (LUT3=1 LUT4=1 LUT5=2 LUT6=8)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14586, unset)        0.000     0.000    bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_15_U/Strassen_p_rect_packed_var_L5_5_ram_U/ap_clk
                         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_15_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E2 (Prop_RAMB36E2_CLKARDCLK_DOUTADOUT[1])
                                                      0.816     0.816 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_15_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_bram_0/DOUTADOUT[1]
                         net (fo=97, unplaced)        0.317     1.133    bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_15_U/Strassen_p_rect_packed_var_L5_5_ram_U/D[1]
                         LUT6 (Prop_LUT6_I2_O)        0.090     1.223 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_15_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_mux_sel__62_i_1004/O
                         net (fo=6, unplaced)         0.209     1.432    bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_15_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_mux_sel__62_i_1004_n_9
                         LUT6 (Prop_LUT6_I3_O)        0.032     1.464 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_15_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_mux_sel__62_i_444/O
                         net (fo=4, unplaced)         0.200     1.664    bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_15_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_mux_sel__62_i_444_n_9
                         LUT3 (Prop_LUT3_I1_O)        0.032     1.696 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_15_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_0_i_3787/O
                         net (fo=1, unplaced)         0.187     1.883    bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_15_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_0_i_3787_n_9
                         LUT6 (Prop_LUT6_I4_O)        0.032     1.915 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_15_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_0_i_3141/O
                         net (fo=1, unplaced)         0.187     2.102    bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_60_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_0_i_1145_0
                         LUT5 (Prop_LUT5_I1_O)        0.032     2.134 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_60_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_0_i_2205/O
                         net (fo=1, unplaced)         0.187     2.321    bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_60_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_0_i_2205_n_9
                         LUT6 (Prop_LUT6_I0_O)        0.032     2.353 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_60_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_0_i_1145/O
                         net (fo=1, unplaced)         0.187     2.540    bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_15_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_0_i_193__3_0
                         LUT6 (Prop_LUT6_I4_O)        0.032     2.572 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_15_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_0_i_432__0/O
                         net (fo=1, unplaced)         0.187     2.759    bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_15_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_0_i_432__0_n_9
                         LUT6 (Prop_LUT6_I3_O)        0.032     2.791 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_15_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_0_i_193__3/O
                         net (fo=1, unplaced)         0.187     2.978    bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_67_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_0_i_55__2_3
                         LUT5 (Prop_LUT5_I4_O)        0.032     3.010 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_67_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_0_i_100__3/O
                         net (fo=1, unplaced)         0.149     3.159    bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_67_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_0_i_100__3_n_9
                         LUT4 (Prop_LUT4_I0_O)        0.032     3.191 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_67_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_0_i_55__2/O
                         net (fo=1, unplaced)         0.187     3.378    bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_67_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_0_i_55__2_n_9
                         LUT6 (Prop_LUT6_I2_O)        0.032     3.410 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_67_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_0_i_22__2/O
                         net (fo=5, unplaced)         0.205     3.615    bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_67_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_0_i_22__2_n_9
                         LUT6 (Prop_LUT6_I2_O)        0.032     3.647 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_67_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_0_i_3__4/O
                         net (fo=16, unplaced)        0.227     3.874    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_12_0[14]
                         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_0/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=14586, unset)        0.000     3.300    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ap_clk
                         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_0/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
                         RAMB36E2 (Setup_RAMB36E2_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.253     3.012    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_0
  -------------------------------------------------------------------
                         required time                          3.012    
                         arrival time                          -3.874    
  -------------------------------------------------------------------
                         slack                                 -0.862    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_Strassen_fu_526/grp_p_dst_alloc_free_dm_1_fu_9369/tmp_59_reg_651_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Strassen_fu_526/grp_p_dst_alloc_free_dm_1_fu_9369/tmp_77_i_reg_691_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.117ns  (logic 0.056ns (47.863%)  route 0.061ns (52.137%))
  Logic Levels:           1  (CARRY8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14586, unset)        0.000     0.000    bd_0_i/hls_inst/inst/grp_Strassen_fu_526/grp_p_dst_alloc_free_dm_1_fu_9369/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Strassen_fu_526/grp_p_dst_alloc_free_dm_1_fu_9369/tmp_59_reg_651_reg[18]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     0.038 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_526/grp_p_dst_alloc_free_dm_1_fu_9369/tmp_59_reg_651_reg[18]/Q
                         net (fo=1, unplaced)         0.054     0.092    bd_0_i/hls_inst/inst/grp_Strassen_fu_526/grp_p_dst_alloc_free_dm_1_fu_9369/tmp_59_reg_651[18]
                         CARRY8 (Prop_CARRY8_S[1]_O[1])
                                                      0.018     0.110 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_526/grp_p_dst_alloc_free_dm_1_fu_9369/tmp_77_i_reg_691_reg[24]_i_1/O[1]
                         net (fo=1, unplaced)         0.007     0.117    bd_0_i/hls_inst/inst/grp_Strassen_fu_526/grp_p_dst_alloc_free_dm_1_fu_9369/tmp_77_i_fu_582_p2[18]
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Strassen_fu_526/grp_p_dst_alloc_free_dm_1_fu_9369/tmp_77_i_reg_691_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14586, unset)        0.000     0.000    bd_0_i/hls_inst/inst/grp_Strassen_fu_526/grp_p_dst_alloc_free_dm_1_fu_9369/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Strassen_fu_526/grp_p_dst_alloc_free_dm_1_fu_9369/tmp_77_i_reg_691_reg[18]/C
                         clock pessimism              0.000     0.000    
                         FDRE (Hold_FDRE_C_D)         0.046     0.046    bd_0_i/hls_inst/inst/grp_Strassen_fu_526/grp_p_dst_alloc_free_dm_1_fu_9369/tmp_77_i_reg_691_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.117    
  -------------------------------------------------------------------
                         slack                                  0.071    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 1.650 }
Period(ns):         3.300
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.392         3.300       1.908                bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_31/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.495         1.650       1.155                bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_31/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.495         1.650       1.155                bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_31/CLKARDCLK




Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4240.891 ; gain = 0.000 ; free physical = 43540 ; free virtual = 45002
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4272.906 ; gain = 0.000 ; free physical = 43497 ; free virtual = 44986
[Wed Feb  5 17:46:56 2020] Launched impl_1...
Run output will be captured here: /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_manual/device/device/impl/verilog/project.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 4272.906 ; gain = 32.016 ; free physical = 43478 ; free virtual = 44946
[Wed Feb  5 17:46:56 2020] Waiting for impl_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source bd_0_wrapper.tcl -notrace


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
Command: open_checkpoint /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_manual/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.16 . Memory (MB): peak = 1372.148 ; gain = 0.000 ; free physical = 43209 ; free virtual = 44677
INFO: [Netlist 29-17] Analyzing 1417 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xcvu9p-fsgd2104-3-e
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2725.672 ; gain = 0.000 ; free physical = 41436 ; free virtual = 42901
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 76 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 12 instances
  RAM16X1S => RAM32X1S (RAMS32): 64 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.3 (64-bit) build 2405991
open_checkpoint: Time (s): cpu = 00:00:30 ; elapsed = 00:01:02 . Memory (MB): peak = 2725.672 ; gain = 1353.523 ; free physical = 41436 ; free virtual = 42900
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_manual/device/device/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/tools/xilinx/Vivado/2018.3/data/ip'.
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-1540] The version limit for your license is '2019.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2858.637 ; gain = 83.031 ; free physical = 41523 ; free virtual = 42998

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 17f34e0ea

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2858.637 ; gain = 0.000 ; free physical = 41502 ; free virtual = 42988

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 2197 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: dca32b43

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2912.633 ; gain = 24.012 ; free physical = 41535 ; free virtual = 43038
INFO: [Opt 31-389] Phase Retarget created 1 cells and removed 27 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 14a01017f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2912.633 ; gain = 24.012 ; free physical = 41534 ; free virtual = 43037
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 14a03e09e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2912.633 ; gain = 24.012 ; free physical = 41528 ; free virtual = 43033
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 14a03e09e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2912.633 ; gain = 24.012 ; free physical = 41528 ; free virtual = 43033
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 53de92fb

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2912.633 ; gain = 24.012 ; free physical = 43263 ; free virtual = 44762
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 53de92fb

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2912.633 ; gain = 24.012 ; free physical = 43259 ; free virtual = 44758
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               1  |              27  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2912.633 ; gain = 0.000 ; free physical = 43257 ; free virtual = 44756
Ending Logic Optimization Task | Checksum: 53de92fb

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2912.633 ; gain = 24.012 ; free physical = 43256 ; free virtual = 44755

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.862 | TNS=-1015.409 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 461 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-201] Structural ODC has moved 36 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 36 Total Ports: 922
Ending PowerOpt Patch Enables Task | Checksum: 6fc00266

Time (s): cpu = 00:00:21 ; elapsed = 00:00:07 . Memory (MB): peak = 4808.766 ; gain = 0.000 ; free physical = 40781 ; free virtual = 42262
Ending Power Optimization Task | Checksum: 6fc00266

Time (s): cpu = 00:02:32 ; elapsed = 00:02:03 . Memory (MB): peak = 4808.766 ; gain = 1896.133 ; free physical = 40823 ; free virtual = 42304

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 6fc00266

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4808.766 ; gain = 0.000 ; free physical = 40822 ; free virtual = 42302

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4808.766 ; gain = 0.000 ; free physical = 40821 ; free virtual = 42302
Ending Netlist Obfuscation Task | Checksum: 127b0f6d1

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4808.766 ; gain = 0.000 ; free physical = 40820 ; free virtual = 42301
INFO: [Common 17-83] Releasing license: Implementation
37 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:02:47 ; elapsed = 00:02:18 . Memory (MB): peak = 4808.766 ; gain = 2083.094 ; free physical = 40820 ; free virtual = 42301
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4808.766 ; gain = 0.000 ; free physical = 40820 ; free virtual = 42300
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4808.766 ; gain = 0.000 ; free physical = 40679 ; free virtual = 42189
INFO: [Common 17-1381] The checkpoint '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_manual/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:28 ; elapsed = 00:00:16 . Memory (MB): peak = 4808.766 ; gain = 0.000 ; free physical = 40552 ; free virtual = 42046
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
Command: report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_manual/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 4808.766 ; gain = 0.000 ; free physical = 42147 ; free virtual = 43638
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-1540] The version limit for your license is '2019.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4808.766 ; gain = 0.000 ; free physical = 42058 ; free virtual = 43546
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 4d4b3fe2

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4808.766 ; gain = 0.000 ; free physical = 42059 ; free virtual = 43547
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4808.766 ; gain = 0.000 ; free physical = 42058 ; free virtual = 43546

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 12412ef0

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 4808.766 ; gain = 0.000 ; free physical = 41977 ; free virtual = 43465

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1013dbcf6

Time (s): cpu = 00:00:35 ; elapsed = 00:00:20 . Memory (MB): peak = 4808.766 ; gain = 0.000 ; free physical = 41231 ; free virtual = 42719

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1013dbcf6

Time (s): cpu = 00:00:35 ; elapsed = 00:00:20 . Memory (MB): peak = 4808.766 ; gain = 0.000 ; free physical = 41185 ; free virtual = 42673
Phase 1 Placer Initialization | Checksum: 1013dbcf6

Time (s): cpu = 00:00:35 ; elapsed = 00:00:20 . Memory (MB): peak = 4808.766 ; gain = 0.000 ; free physical = 41362 ; free virtual = 42850

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 32ea493b

Time (s): cpu = 00:02:51 ; elapsed = 00:01:19 . Memory (MB): peak = 4808.766 ; gain = 0.000 ; free physical = 40573 ; free virtual = 42065

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_67_U/Strassen_p_rect_packed_var_L5_5_ram_U/p_dmemUL_data_addr_2_reg_1476_reg[14]_0[4] could not be optimized because driver bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_67_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_6_i_4__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_67_U/Strassen_p_rect_packed_var_L5_5_ram_U/ADDRARDADDR[4] could not be optimized because driver bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_67_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_22_i_4__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_67_U/Strassen_p_rect_packed_var_L5_5_ram_U/p_dmemUL_data_addr_2_reg_1476_reg[14]_1[4] could not be optimized because driver bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_67_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_0_i_6__4 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_1_fu_721/prev_2_reg_682_reg[14]_1[6] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_1_fu_721/ram_reg_0_12_i_5__3 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_67_U/Strassen_p_rect_packed_var_L5_5_ram_U/p_dmemUL_data_address0[4] could not be optimized because driver bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_67_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_16_i_6__3 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_67_U/Strassen_p_rect_packed_var_L5_5_ram_U/p_dmemUL_data_addr_2_reg_1476_reg[14][4] could not be optimized because driver bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_67_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_28_i_4__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_1_fu_721/prev_2_reg_682_reg[14]_2[6] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_1_fu_721/ram_reg_0_20_i_5__3 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_1_fu_721/prev_2_reg_682_reg[14]_1[10] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_1_fu_721/ram_reg_0_12_i_1__4 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_1_fu_721/prev_2_reg_682_reg[14]_0[6] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_1_fu_721/ram_reg_0_8_i_5__3 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_1_fu_721/prev_2_reg_682_reg[14]_1[2] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_1_fu_721/ram_reg_0_12_i_9 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_1_fu_721/prev_2_reg_682_reg[14]_2[10] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_1_fu_721/ram_reg_0_20_i_1__4 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_1_fu_721/prev_2_reg_682_reg[14]_0[10] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_1_fu_721/ram_reg_0_8_i_1__4 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/process_top_gmem_m_axi_U/bus_read/rs_rdata/p_dmemUL_data_addr_1_reg_1416_reg[15] could not be optimized because driver bd_0_i/hls_inst/inst/process_top_gmem_m_axi_U/bus_read/rs_rdata/ram_reg_0_0_i_1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_1_fu_721/prev_2_reg_682_reg[14]_2[2] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_1_fu_721/ram_reg_0_20_i_9 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_1_fu_721/prev_2_reg_682_reg[14]_0[2] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_1_fu_721/ram_reg_0_8_i_9__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/p_dmemUL_data_addr_2_reg_1476_reg[5]_1[2] could not be optimized because driver bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_0_i_15__4 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_1_fu_721/prev_2_reg_682_reg[14]_1[3] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_1_fu_721/ram_reg_0_12_i_8__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/p_dmemUL_data_addr_2_reg_1476_reg[5]_0[5] could not be optimized because driver bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_6_i_10 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/p_dmemUL_data_addr_2_reg_1476_reg[5]_0[2] could not be optimized because driver bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_6_i_13 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ADDRARDADDR[5] could not be optimized because driver bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_22_i_10 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_1_fu_721/prev_2_reg_682_reg[14]_1[4] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_1_fu_721/ram_reg_0_12_i_7__3 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ADDRARDADDR[2] could not be optimized because driver bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_22_i_13 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_67_U/Strassen_p_rect_packed_var_L5_5_ram_U/p_dmemUL_data_addr_2_reg_1476_reg[14]_0[7] could not be optimized because driver bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_67_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_6_i_1__4 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_67_U/Strassen_p_rect_packed_var_L5_5_ram_U/ADDRARDADDR[5] could not be optimized because driver bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_67_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_22_i_3__2 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_1_fu_721/prev_2_reg_682_reg[14]_1[5] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_1_fu_721/ram_reg_0_12_i_6__4 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_67_U/Strassen_p_rect_packed_var_L5_5_ram_U/ADDRARDADDR[6] could not be optimized because driver bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_67_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_22_i_2__4 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/p_dmemUL_data_addr_2_reg_1476_reg[5]_1[1] could not be optimized because driver bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_0_i_16__4 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_1_fu_721/prev_2_reg_682_reg[14]_0[4] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_1_fu_721/ram_reg_0_8_i_7__3 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/p_dmemUL_data_addr_2_reg_1476_reg[5]_0[1] could not be optimized because driver bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_6_i_14 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_67_U/Strassen_p_rect_packed_var_L5_5_ram_U/p_dmemUL_data_addr_2_reg_1476_reg[14]_0[3] could not be optimized because driver bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_67_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_6_i_5__3 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_67_U/Strassen_p_rect_packed_var_L5_5_ram_U/p_dmemUL_data_addr_2_reg_1476_reg[14]_0[6] could not be optimized because driver bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_67_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_6_i_2__4 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_1_16_i_1_n_9 could not be optimized because driver bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_1_16_i_1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_1_0_i_1_n_9 could not be optimized because driver bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_1_0_i_1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/p_dmemUL_data_addr_2_reg_1476_reg[5]_0[0] could not be optimized because driver bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_6_i_15 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_1_fu_721/p_dmemUL_link_next_address0[6] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_1_fu_721/ram_reg_0_0_i_6 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_67_U/Strassen_p_rect_packed_var_L5_5_ram_U/p_dmemUL_data_addr_2_reg_1476_reg[14]_0[5] could not be optimized because driver bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_67_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_6_i_3__2 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_1_fu_721/prev_2_reg_682_reg[14]_2[4] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_1_fu_721/ram_reg_0_20_i_7__2 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/p_dmemUL_data_addr_2_reg_1476_reg[5]_1[0] could not be optimized because driver bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_0_i_17__4 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/process_top_gmem_m_axi_U/bus_read/rs_rdata/p_dmemUL_data_addr_1_reg_1416_reg[15]_0 could not be optimized because driver bd_0_i/hls_inst/inst/process_top_gmem_m_axi_U/bus_read/rs_rdata/ram_reg_0_16_i_1__3 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_67_U/Strassen_p_rect_packed_var_L5_5_ram_U/ADDRARDADDR[7] could not be optimized because driver bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_67_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_22_i_1__4 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ADDRARDADDR[0] could not be optimized because driver bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_22_i_15 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ADDRARDADDR[1] could not be optimized because driver bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_22_i_14 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_60_U/Strassen_p_rect_packed_var_L5_5_ram_U/p_dmemUL_data_addr_2_reg_1476_reg[8]_1[0] could not be optimized because driver bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_60_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_6_i_7__2 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_1_fu_721/prev_2_reg_682_reg[14]_2[5] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_1_fu_721/ram_reg_0_20_i_6__4 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_1_fu_721/prev_2_reg_682_reg[14]_1[8] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_1_fu_721/ram_reg_0_12_i_3__3 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_1_fu_721/prev_2_reg_682_reg[14]_0[5] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_1_fu_721/ram_reg_0_8_i_6__4 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_67_U/Strassen_p_rect_packed_var_L5_5_ram_U/p_dmemUL_data_address0[7] could not be optimized because driver bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_67_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_16_i_3__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/p_dmemUL_data_addr_2_reg_1476_reg[5]_0[4] could not be optimized because driver bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_6_i_11 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_67_U/Strassen_p_rect_packed_var_L5_5_ram_U/ADDRARDADDR[3] could not be optimized because driver bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_67_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_22_i_5__3 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_1_fu_721/prev_2_reg_682_reg[14]_2[3] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_1_fu_721/ram_reg_0_20_i_8__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_60_U/Strassen_p_rect_packed_var_L5_5_ram_U/p_dmemUL_data_addr_2_reg_1476_reg[8][0] could not be optimized because driver bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_60_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_16_i_9 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ADDRARDADDR[4] could not be optimized because driver bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_22_i_11 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_1_fu_721/prev_2_reg_682_reg[14]_0[3] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_1_fu_721/ram_reg_0_8_i_8__1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/p_dmemUL_data_address0[5] could not be optimized because driver bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_16_i_12 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_67_U/Strassen_p_rect_packed_var_L5_5_ram_U/p_dmemUL_data_addr_2_reg_1476_reg[14][7] could not be optimized because driver bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_67_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_28_i_1__4 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_67_U/Strassen_p_rect_packed_var_L5_5_ram_U/p_dmemUL_data_address0[3] could not be optimized because driver bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_67_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_16_i_7__2 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_1_fu_721/p_dmemUL_link_next_address0[2] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_1_fu_721/ram_reg_0_0_i_12 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_60_U/Strassen_p_rect_packed_var_L5_5_ram_U/ADDRARDADDR[0] could not be optimized because driver bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_60_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_22_i_7__3 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/p_dmemUL_data_addr_2_reg_1476_reg[5]_0[3] could not be optimized because driver bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_6_i_12 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_67_U/Strassen_p_rect_packed_var_L5_5_ram_U/p_dmemUL_data_addr_2_reg_1476_reg[14]_1[7] could not be optimized because driver bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_67_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_0_i_3__4 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_67_U/Strassen_p_rect_packed_var_L5_5_ram_U/ADDRARDADDR[0] could not be optimized because driver bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_67_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_22_i_9 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_67_U/Strassen_p_rect_packed_var_L5_5_ram_U/p_dmemUL_data_address0[5] could not be optimized because driver bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_67_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_16_i_5__2 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_1_fu_721/p_dmemUL_link_next_address0[10] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_1_fu_721/ram_reg_0_0_i_2 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_67_U/Strassen_p_rect_packed_var_L5_5_ram_U/p_dmemUL_data_address0[6] could not be optimized because driver bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_67_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_16_i_4__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_67_U/Strassen_p_rect_packed_var_L5_5_ram_U/p_dmemUL_data_addr_2_reg_1476_reg[14]_1[5] could not be optimized because driver bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_67_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_0_i_5__4 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_1_fu_721/prev_2_reg_682_reg[14]_2[8] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_1_fu_721/ram_reg_0_20_i_3__3 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_1_fu_721/p_dmemUL_link_next_address0[4] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_1_fu_721/ram_reg_0_0_i_8 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ADDRARDADDR[3] could not be optimized because driver bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_22_i_12 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_67_U/Strassen_p_rect_packed_var_L5_5_ram_U/p_dmemUL_data_addr_2_reg_1476_reg[14]_0[2] could not be optimized because driver bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_67_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_6_i_6__4 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_67_U/Strassen_p_rect_packed_var_L5_5_ram_U/p_dmemUL_data_addr_2_reg_1476_reg[14]_0[0] could not be optimized because driver bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_67_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_6_i_9 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/p_dmemUL_data_address0[2] could not be optimized because driver bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_16_i_15 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/p_dmemUL_data_address0[3] could not be optimized because driver bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_16_i_14 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_1_fu_721/prev_2_reg_682_reg[14]_0[8] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_1_fu_721/ram_reg_0_8_i_3__3 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_67_U/Strassen_p_rect_packed_var_L5_5_ram_U/p_dmemUL_data_addr_2_reg_1476_reg[14]_0[1] could not be optimized because driver bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_67_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_6_i_8__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/p_dmemUL_data_addr_2_reg_1476_reg[5][5] could not be optimized because driver bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_28_i_10 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/p_dmemUL_data_address0[1] could not be optimized because driver bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_16_i_16 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_60_U/Strassen_p_rect_packed_var_L5_5_ram_U/p_dmemUL_data_addr_2_reg_1476_reg[8]_0[0] could not be optimized because driver bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_60_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_28_i_7__3 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/p_dmemUL_data_addr_2_reg_1476_reg[5]_1[5] could not be optimized because driver bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_0_i_12__4 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_1_fu_721/prev_2_reg_682_reg[14]_2[0] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_1_fu_721/ram_reg_0_20_i_11 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_67_U/Strassen_p_rect_packed_var_L5_5_ram_U/ADDRARDADDR[2] could not be optimized because driver bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_67_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_22_i_6__4 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_1_fu_721/prev_2_reg_682_reg[14]_1[0] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_1_fu_721/ram_reg_0_12_i_11 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_1_fu_721/prev_2_reg_682_reg[14]_0[0] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_1_fu_721/ram_reg_0_8_i_11 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_67_U/Strassen_p_rect_packed_var_L5_5_ram_U/p_dmemUL_data_addr_2_reg_1476_reg[14][3] could not be optimized because driver bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_67_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_28_i_5__3 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/p_dmemUL_data_address0[0] could not be optimized because driver bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_16_i_17 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_67_U/Strassen_p_rect_packed_var_L5_5_ram_U/p_dmemUL_data_addr_2_reg_1476_reg[14]_1[6] could not be optimized because driver bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_67_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_0_i_4__4 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/p_dmemUL_data_address0[4] could not be optimized because driver bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_16_i_13 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/p_dmemUL_data_addr_2_reg_1476_reg[5]_1[3] could not be optimized because driver bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_0_i_14__4 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_67_U/Strassen_p_rect_packed_var_L5_5_ram_U/p_dmemUL_data_addr_2_reg_1476_reg[14][6] could not be optimized because driver bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_67_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_28_i_2__4 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/p_dmemUL_data_addr_2_reg_1476_reg[5][2] could not be optimized because driver bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_28_i_13 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/p_dmemUL_data_addr_2_reg_1476_reg[5]_1[4] could not be optimized because driver bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_0_i_13__4 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_67_U/Strassen_p_rect_packed_var_L5_5_ram_U/p_dmemUL_data_addr_2_reg_1476_reg[14][5] could not be optimized because driver bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_67_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_28_i_3__2 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/p_dst_alloc_buckets_s_U/process_top_p_dst_alloc_buckets_1_ram_U/d0[24] could not be optimized because driver bd_0_i/hls_inst/inst/p_dst_alloc_buckets_s_U/process_top_p_dst_alloc_buckets_1_ram_U/ram_reg_0_24_i_16 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_60_U/Strassen_p_rect_packed_var_L5_5_ram_U/p_dmemUL_data_addr_2_reg_1476_reg[8]_2[0] could not be optimized because driver bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_60_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_0_i_9__4 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/p_dmemUL_data_addr_2_reg_1476_reg[5][3] could not be optimized because driver bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_28_i_12 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_67_U/Strassen_p_rect_packed_var_L5_5_ram_U/p_dmemUL_data_address0[0] could not be optimized because driver bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_67_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_16_i_11 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_67_U/Strassen_p_rect_packed_var_L5_5_ram_U/p_dmemUL_data_addr_2_reg_1476_reg[14]_1[3] could not be optimized because driver bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_67_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_0_i_7__4 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/p_dmemUL_data_addr_2_reg_1476_reg[5][0] could not be optimized because driver bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_28_i_15 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_1_fu_721/p_dmemUL_link_next_address0[3] could not be optimized because driver bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_1_fu_721/ram_reg_0_0_i_9 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_67_U/Strassen_p_rect_packed_var_L5_5_ram_U/ADDRARDADDR[1] could not be optimized because driver bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_67_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_22_i_8__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_67_U/Strassen_p_rect_packed_var_L5_5_ram_U/p_dmemUL_data_addr_2_reg_1476_reg[14]_1[0] could not be optimized because driver bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_67_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_0_i_11__4 could not be replicated
INFO: [Common 17-14] Message 'Physopt 32-117' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4808.766 ; gain = 0.000 ; free physical = 38344 ; free virtual = 39868

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Fanout                        |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           7  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 1420a97e0

Time (s): cpu = 00:04:56 ; elapsed = 00:02:33 . Memory (MB): peak = 4808.766 ; gain = 0.000 ; free physical = 38423 ; free virtual = 39948
Phase 2 Global Placement | Checksum: 10fde4e53

Time (s): cpu = 00:05:10 ; elapsed = 00:02:39 . Memory (MB): peak = 4832.777 ; gain = 24.012 ; free physical = 38328 ; free virtual = 39856

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 10fde4e53

Time (s): cpu = 00:05:11 ; elapsed = 00:02:39 . Memory (MB): peak = 4832.777 ; gain = 24.012 ; free physical = 38317 ; free virtual = 39844

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 15662b926

Time (s): cpu = 00:05:23 ; elapsed = 00:02:44 . Memory (MB): peak = 4896.809 ; gain = 88.043 ; free physical = 38142 ; free virtual = 39669

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 15c294547

Time (s): cpu = 00:05:25 ; elapsed = 00:02:45 . Memory (MB): peak = 4896.809 ; gain = 88.043 ; free physical = 38117 ; free virtual = 39644

Phase 3.4 IO Cut Optimizer
Phase 3.4 IO Cut Optimizer | Checksum: 121f141e1

Time (s): cpu = 00:05:25 ; elapsed = 00:02:46 . Memory (MB): peak = 4896.809 ; gain = 88.043 ; free physical = 38065 ; free virtual = 39594

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: a662d24d

Time (s): cpu = 00:05:39 ; elapsed = 00:02:55 . Memory (MB): peak = 4896.809 ; gain = 88.043 ; free physical = 37965 ; free virtual = 39495

Phase 3.6 Small Shape Clustering
Phase 3.6 Small Shape Clustering | Checksum: fc63896f

Time (s): cpu = 00:05:46 ; elapsed = 00:03:01 . Memory (MB): peak = 4896.809 ; gain = 88.043 ; free physical = 37788 ; free virtual = 39318

Phase 3.7 Flow Legalize Slice Clusters
Phase 3.7 Flow Legalize Slice Clusters | Checksum: b27e28c3

Time (s): cpu = 00:05:48 ; elapsed = 00:03:02 . Memory (MB): peak = 4896.809 ; gain = 88.043 ; free physical = 37786 ; free virtual = 39316

Phase 3.8 Slice Area Swap
Phase 3.8 Slice Area Swap | Checksum: ad9757ed

Time (s): cpu = 00:05:52 ; elapsed = 00:03:05 . Memory (MB): peak = 4896.809 ; gain = 88.043 ; free physical = 37698 ; free virtual = 39228

Phase 3.9 Commit Slice Clusters
Phase 3.9 Commit Slice Clusters | Checksum: a094e27b

Time (s): cpu = 00:06:02 ; elapsed = 00:03:08 . Memory (MB): peak = 4896.809 ; gain = 88.043 ; free physical = 37759 ; free virtual = 39289

Phase 3.10 Re-assign LUT pins
Phase 3.10 Re-assign LUT pins | Checksum: 6f00c2ab

Time (s): cpu = 00:06:06 ; elapsed = 00:03:12 . Memory (MB): peak = 4896.809 ; gain = 88.043 ; free physical = 37221 ; free virtual = 38751

Phase 3.11 Pipeline Register Optimization
Phase 3.11 Pipeline Register Optimization | Checksum: 15f8d465f

Time (s): cpu = 00:06:06 ; elapsed = 00:03:12 . Memory (MB): peak = 4896.809 ; gain = 88.043 ; free physical = 37395 ; free virtual = 38925

Phase 3.12 Fast Optimization
Phase 3.12 Fast Optimization | Checksum: 13a34e5e1

Time (s): cpu = 00:07:14 ; elapsed = 00:03:56 . Memory (MB): peak = 4896.809 ; gain = 88.043 ; free physical = 37373 ; free virtual = 38901
Phase 3 Detail Placement | Checksum: 13a34e5e1

Time (s): cpu = 00:07:14 ; elapsed = 00:03:57 . Memory (MB): peak = 4896.809 ; gain = 88.043 ; free physical = 37366 ; free virtual = 38894

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 18a8c0df4

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 18a8c0df4

Time (s): cpu = 00:07:49 ; elapsed = 00:04:06 . Memory (MB): peak = 4896.809 ; gain = 88.043 ; free physical = 37260 ; free virtual = 38788

Phase 4.1.1.2 BUFG Replication
Phase 4.1.1.2 BUFG Replication | Checksum: 18a8c0df4

Time (s): cpu = 00:07:49 ; elapsed = 00:04:06 . Memory (MB): peak = 4896.809 ; gain = 88.043 ; free physical = 37256 ; free virtual = 38783
INFO: [Place 30-746] Post Placement Timing Summary WNS=-2.435. For the most accurate timing information please run report_timing.

Phase 4.1.1.3 Replication
INFO: [Place 46-19] Post Replication Timing Summary WNS=-2.435. For the most accurate timing information please run report_timing.
Phase 4.1.1.3 Replication | Checksum: 1c2a3cfe6

Time (s): cpu = 00:09:41 ; elapsed = 00:05:59 . Memory (MB): peak = 4896.809 ; gain = 88.043 ; free physical = 36069 ; free virtual = 37596
Phase 4.1.1 Post Placement Optimization | Checksum: 1c2a3cfe6

Time (s): cpu = 00:09:42 ; elapsed = 00:05:59 . Memory (MB): peak = 4896.809 ; gain = 88.043 ; free physical = 36051 ; free virtual = 37578
Phase 4.1 Post Commit Optimization | Checksum: 1c2a3cfe6

Time (s): cpu = 00:09:42 ; elapsed = 00:06:00 . Memory (MB): peak = 4896.809 ; gain = 88.043 ; free physical = 36029 ; free virtual = 37556

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1c2a3cfe6

Time (s): cpu = 00:09:44 ; elapsed = 00:06:00 . Memory (MB): peak = 4896.809 ; gain = 88.043 ; free physical = 36005 ; free virtual = 37532

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1c2a3cfe6

Time (s): cpu = 00:10:15 ; elapsed = 00:06:32 . Memory (MB): peak = 4896.809 ; gain = 88.043 ; free physical = 36113 ; free virtual = 37649

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4896.809 ; gain = 0.000 ; free physical = 36113 ; free virtual = 37649
Phase 4.4 Final Placement Cleanup | Checksum: 1495f678f

Time (s): cpu = 00:10:16 ; elapsed = 00:06:32 . Memory (MB): peak = 4896.809 ; gain = 88.043 ; free physical = 36117 ; free virtual = 37653
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1495f678f

Time (s): cpu = 00:10:16 ; elapsed = 00:06:32 . Memory (MB): peak = 4896.809 ; gain = 88.043 ; free physical = 36086 ; free virtual = 37622
Ending Placer Task | Checksum: 5ff76d02

Time (s): cpu = 00:10:16 ; elapsed = 00:06:33 . Memory (MB): peak = 4896.809 ; gain = 88.043 ; free physical = 36377 ; free virtual = 37913
INFO: [Common 17-83] Releasing license: Implementation
176 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:10:26 ; elapsed = 00:06:40 . Memory (MB): peak = 4896.809 ; gain = 88.043 ; free physical = 36377 ; free virtual = 37913
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4896.809 ; gain = 0.000 ; free physical = 36377 ; free virtual = 37913
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4896.809 ; gain = 0.000 ; free physical = 36363 ; free virtual = 37912
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 4896.809 ; gain = 0.000 ; free physical = 36323 ; free virtual = 37922
INFO: [Common 17-1381] The checkpoint '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_manual/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 4896.809 ; gain = 0.000 ; free physical = 36255 ; free virtual = 37809
INFO: [runtcl-4] Executing : report_io -file bd_0_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.64 . Memory (MB): peak = 4896.809 ; gain = 0.000 ; free physical = 36206 ; free virtual = 37761
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_placed.rpt -pb bd_0_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.33 . Memory (MB): peak = 4896.809 ; gain = 0.000 ; free physical = 36323 ; free virtual = 37878
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-1540] The version limit for your license is '2019.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4896.809 ; gain = 0.000 ; free physical = 36259 ; free virtual = 37818

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.435 | TNS=-12646.477 |
Phase 1 Physical Synthesis Initialization | Checksum: 103360fe9

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 4896.809 ; gain = 0.000 ; free physical = 36156 ; free virtual = 37711
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.435 | TNS=-12646.477 |

Phase 2 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 50 candidate nets for fanout optimization.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_1_fu_721/ap_CS_fsm_reg[36]_3[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_695/WEA[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_695/ap_CS_fsm_reg[10]_5[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_1_9_0. Replicated 2 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_526/grp_MatrixMultiply_fu_9284/ap_CS_fsm_reg[42] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_1_5_0. Replicated 2 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_708/WEA[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_526/grp_MatrixMultiply_fu_9284/ap_CS_fsm_reg[36][0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_1_13_0. Replicated 4 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_1_4_0. Replicated 4 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_526/WEBWE[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_1_0_0. Replicated 4 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_1_8_0. Replicated 4 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_526/grp_MatrixMultiply_fu_9284/WEA[0]. Replicated 4 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/p_dmemi_data_address0[10] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_1_12_0. Replicated 4 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_1_11_0. Replicated 4 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_734/ap_CS_fsm_reg[46]_6[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_1_10_0. Replicated 4 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_526/grp_MatrixMultiply_fu_9284/ap_CS_fsm_reg[42]_0. Replicated 4 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/p_dmemi_data_address0[14]. Replicated 8 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_526/grp_Strassen_fu_526_p_dmemi_data_address1[14]. Replicated 8 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_526/ap_CS_fsm_reg[36]_3[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_1_0_i_3_n_9 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-76] Pass 2. Identified 1 candidate net for fanout optimization.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_526/grp_MatrixMultiply_fu_9284/WEA[0]_repN_1. Replicated 2 times.
INFO: [Physopt 32-76] Pass 3. Identified 2 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_1_15_0. Replicated 2 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_526/grp_MatrixMultiply_fu_9284/ap_CS_fsm_reg[42]. Replicated 4 times.
INFO: [Physopt 32-232] Optimized 16 nets. Created 64 new instances.
INFO: [Physopt 32-775] End 4 Pass. Optimized 16 nets or cells. Created 64 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.435 | TNS=-12419.312 |
Netlist sorting complete. Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.11 . Memory (MB): peak = 4896.809 ; gain = 0.000 ; free physical = 46596 ; free virtual = 48117
Phase 2 Fanout Optimization | Checksum: 131ab72a3

Time (s): cpu = 00:01:49 ; elapsed = 00:01:18 . Memory (MB): peak = 4896.809 ; gain = 0.000 ; free physical = 46596 ; free virtual = 48117

Phase 3 Placement Based Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_1_fu_721/ap_CS_fsm_reg[36]_3[0].  Did not re-place instance bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_1_fu_721/ram_reg_0_0_i_18__2
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/p_dmemUL_link_next_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_1_24_1.  Re-placed instance bd_0_i/hls_inst/inst/p_dmemUL_link_next_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_0_24_i_4__2
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_1_fu_721/p_dmemUL_link_prev_we0.  Did not re-place instance bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_1_fu_721/ram_reg_0_0_i_67__1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemUL_link_next_U/process_top_p_dmemUL_link_prev_ram_U/tmp_i_i_29_fu_355_p2.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemUL_link_next_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_0_0_i_343__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_526/grp_MatrixMultiply_fu_9284/grp_p_dst_alloc_malloc_1_fu_232/ap_CS_fsm_reg[729].  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_526/grp_MatrixMultiply_fu_9284/grp_p_dst_alloc_malloc_1_fu_232/ram_reg_0_0_i_344__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_526/grp_p_dst_alloc_free_dm_1_fu_9369/grp_Strassen_fu_526_p_dmemUL_link_prev_we0.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_526/grp_p_dst_alloc_free_dm_1_fu_9369/ram_reg_0_0_i_171__1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_526/grp_p_dst_alloc_malloc_1_fu_9321/ap_CS_fsm_reg[8]_4.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_526/grp_p_dst_alloc_malloc_1_fu_9321/ram_reg_0_0_i_255__1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemUL_link_next_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_0_0_i_390__0_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemUL_link_next_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_0_0_i_390__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemUL_link_next_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_0_0_i_401_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemUL_link_next_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_0_0_i_401
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_695/WEA[0].  Did not re-place instance bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_695/ram_reg_1_16_i_1__0
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/p_dmemUL_link_prev_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_1_19_0.  Re-placed instance bd_0_i/hls_inst/inst/p_dmemUL_link_prev_U/process_top_p_dmemUL_link_prev_ram_U/request_assign_reg_601[19]_i_1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemUL_link_next_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_1_16_1.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemUL_link_next_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_0_16_i_4__2
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemUL_link_prev_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_1_31_1.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemUL_link_prev_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_0_0_i_218__2
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_526/grp_MatrixMultiply_fu_9284/grp_p_dst_alloc_malloc_1_fu_232/grp_MatrixMultiply_fu_9284_p_dmemUL_link_next_we0.  Re-placed instance bd_0_i/hls_inst/inst/grp_Strassen_fu_526/grp_MatrixMultiply_fu_9284/grp_p_dst_alloc_malloc_1_fu_232/ram_reg_0_0_i_196__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_526/grp_p_dst_alloc_free_dm_1_fu_9369/grp_Strassen_fu_526_p_dmemUL_link_next_we0.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_526/grp_p_dst_alloc_free_dm_1_fu_9369/ram_reg_0_0_i_151__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_695/ram_reg_0_0_i_106__3_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_695/ram_reg_0_0_i_106__3
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemUL_link_next_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_0_0_i_389__0_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemUL_link_next_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_0_0_i_389__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemUL_link_next_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_0_0_i_400__0_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemUL_link_next_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_0_0_i_400__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemUL_link_prev_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_0_0_i_229__1_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemUL_link_prev_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_0_0_i_229__1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemUL_link_prev_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_0_0_i_233__2_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemUL_link_prev_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_0_0_i_233__2
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_695/ap_CS_fsm_reg[10]_1[0].  Did not re-place instance bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_695/ram_reg_1_8_i_1__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemUL_link_next_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_1_18_1.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemUL_link_next_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_0_18_i_4__1
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_526/grp_p_dst_alloc_malloc_1_fu_9321/grp_p_dst_alloc_malloc_1_fu_9321_p_dmemUL_link_next_we0.  Re-placed instance bd_0_i/hls_inst/inst/grp_Strassen_fu_526/grp_p_dst_alloc_malloc_1_fu_9321/ram_reg_0_0_i_195__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemUL_link_next_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_1_8_1.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemUL_link_next_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_0_8_i_16
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemUL_link_next_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_0_0_i_392__0_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemUL_link_next_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_0_0_i_392__0
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/p_dmemUL_link_next_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_0_0_i_403_n_9.  Re-placed instance bd_0_i/hls_inst/inst/p_dmemUL_link_next_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_0_0_i_403
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_695/ap_CS_fsm_reg[10]_5[0].  Did not re-place instance bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_695/ram_reg_0_8_i_13
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/p_dmemUL_link_prev_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_1_17_0.  Re-placed instance bd_0_i/hls_inst/inst/p_dmemUL_link_prev_U/process_top_p_dmemUL_link_prev_ram_U/request_assign_reg_601[17]_i_1
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_67_U/Strassen_p_rect_packed_var_L5_5_ram_U/p_dmemUL_data_addr_2_reg_1476_reg[14]_0[0].  Re-placed instance bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_67_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_6_i_9
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_67_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_0_i_30__1_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_67_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_0_i_30__1
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_15_U/Strassen_p_rect_packed_var_L5_5_ram_U/ap_CS_fsm_reg[263]_6.  Re-placed instance bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_15_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_0_i_346__1
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_67_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_0_i_152__2_n_9.  Re-placed instance bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_67_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_0_i_152__2
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_67_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_0_i_79__2_n_9.  Re-placed instance bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_67_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_0_i_79__2
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_99_U/Strassen_p_rect_packed_var_L5_5_ram_U/ap_CS_fsm_reg[337]_5.  Re-placed instance bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_99_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_0_i_872
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_99_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_0_i_1713_n_9.  Re-placed instance bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_99_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_0_i_1713
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_99_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_0_i_3004_n_9.  Re-placed instance bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_99_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_0_i_3004
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_0_i_2170_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_0_i_2170
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_15_U/Strassen_p_rect_packed_var_L5_5_ram_U/p_dmemUL_data_addr_reg_1341_reg[15].  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_15_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_mux_sel__62_i_5__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/process_top_gmem_m_axi_U/bus_read/rs_rdata/p_dmemUL_data_addr_1_reg_1416_reg[15].  Did not re-place instance bd_0_i/hls_inst/inst/process_top_gmem_m_axi_U/bus_read/rs_rdata/ram_reg_0_0_i_1
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_15_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_mux_sel__62_i_17__0_n_9.  Re-placed instance bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_15_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_mux_sel__62_i_17__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_15_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_mux_sel__62_i_9__0_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_15_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_mux_sel__62_i_9__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_99_U/Strassen_p_rect_packed_var_L5_5_ram_U/ap_CS_fsm_reg[337]_13.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_99_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_mux_sel__62_i_46__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_99_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_mux_sel__62_i_120_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_99_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_mux_sel__62_i_120
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_99_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_mux_sel__62_i_264_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_99_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_mux_sel__62_i_264
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_mux_sel__62_i_285_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_mux_sel__62_i_285
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/p_dmemUL_data_addr_2_reg_1476_reg[5]_1[1].  Re-placed instance bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_0_i_16__4
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/p_dmemUL_link_next_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_1_9_1.  Re-placed instance bd_0_i/hls_inst/inst/p_dmemUL_link_next_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_0_0_i_111__4
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_0_i_35__1_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_0_i_35__1
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_115_U/Strassen_p_rect_packed_var_L5_5_ram_U/ap_CS_fsm_reg[584].  Re-placed instance bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_115_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_0_i_405
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_115_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_0_i_1076_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_115_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_0_i_1076
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_115_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_0_i_2080_n_9.  Re-placed instance bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_115_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_0_i_2080
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ap_CS_fsm_reg[581]_0.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_0_i_3134
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_mux_sel__62_i_1510_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_mux_sel__62_i_1510
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_0_i_176__3_n_9.  Re-placed instance bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_0_i_176__3
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_0_i_90__2_n_9.  Re-placed instance bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_0_i_90__2
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_1_31_0[5].  Re-placed instance bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemUL_link_prev_ram_U/request_assign_reg_601[25]_i_1__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dst_alloc_buckets_s_U/process_top_p_dst_alloc_buckets_1_ram_U/d0[25].  Did not re-place instance bd_0_i/hls_inst/inst/p_dst_alloc_buckets_s_U/process_top_p_dst_alloc_buckets_1_ram_U/ram_reg_0_25_i_1__3
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_526/grp_p_dst_alloc_free_dm_fu_9355/grp_Strassen_fu_526_p_dmemi_link_prev_d0[25].  Re-placed instance bd_0_i/hls_inst/inst/grp_Strassen_fu_526/grp_p_dst_alloc_free_dm_fu_9355/ram_reg_0_25_i_3__1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_526/grp_p_dst_alloc_malloc_s_fu_9342/grp_p_dst_alloc_malloc_s_fu_9342_p_dmemi_link_prev_d0[25].  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_526/grp_p_dst_alloc_malloc_s_fu_9342/ram_reg_0_25_i_7
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemUL_link_next_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_1_14_1.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemUL_link_next_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_0_0_i_70__4
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/p_dmemUL_link_next_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_0_0_i_342_0.  Re-placed instance bd_0_i/hls_inst/inst/p_dmemUL_link_next_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_0_0_i_254__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_526/grp_MatrixMultiply_fu_9284/grp_p_dst_alloc_malloc_s_fu_245/grp_MatrixMultiply_fu_9284_p_dmemi_link_prev_d0[25].  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_526/grp_MatrixMultiply_fu_9284/grp_p_dst_alloc_malloc_s_fu_245/ram_reg_0_25_i_6__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemUL_link_next_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_0_0_i_339_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemUL_link_next_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_0_0_i_339
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/p_dmemUL_link_next_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_0_0_i_385__0_n_9.  Re-placed instance bd_0_i/hls_inst/inst/p_dmemUL_link_next_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_0_0_i_385__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_1_31_0[6].  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemUL_link_prev_ram_U/request_assign_reg_601[27]_i_1__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dst_alloc_buckets_s_U/process_top_p_dst_alloc_buckets_1_ram_U/d0[27].  Did not re-place instance bd_0_i/hls_inst/inst/p_dst_alloc_buckets_s_U/process_top_p_dst_alloc_buckets_1_ram_U/ram_reg_0_27_i_1__3
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_526/grp_p_dst_alloc_free_dm_fu_9355/grp_Strassen_fu_526_p_dmemi_link_prev_d0[27].  Re-placed instance bd_0_i/hls_inst/inst/grp_Strassen_fu_526/grp_p_dst_alloc_free_dm_fu_9355/ram_reg_0_27_i_3__1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_526/grp_p_dst_alloc_malloc_s_fu_9342/grp_p_dst_alloc_malloc_s_fu_9342_p_dmemi_link_prev_d0[27].  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_526/grp_p_dst_alloc_malloc_s_fu_9342/ram_reg_0_27_i_7
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/p_dmemUL_link_prev_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_1_27_0.  Re-placed instance bd_0_i/hls_inst/inst/p_dmemUL_link_prev_U/process_top_p_dmemUL_link_prev_ram_U/request_assign_reg_601[27]_i_1
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/p_dmemUL_link_prev_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_0_0_i_228__0_n_9.  Re-placed instance bd_0_i/hls_inst/inst/p_dmemUL_link_prev_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_0_0_i_228__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_708/WEA[0].  Did not re-place instance bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_s_fu_708/ram_reg_0_0_i_20__4
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_526/grp_MatrixMultiply_fu_9284/grp_p_dst_alloc_malloc_s_fu_245/grp_MatrixMultiply_fu_9284_p_dmemi_link_prev_d0[27].  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_526/grp_MatrixMultiply_fu_9284/grp_p_dst_alloc_malloc_s_fu_245/ram_reg_0_27_i_6__0
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_1_26_0.  Re-placed instance bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemUL_link_prev_ram_U/request_assign_reg_601[26]_i_1__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dst_alloc_buckets_s_U/process_top_p_dst_alloc_buckets_1_ram_U/d0[26].  Did not re-place instance bd_0_i/hls_inst/inst/p_dst_alloc_buckets_s_U/process_top_p_dst_alloc_buckets_1_ram_U/ram_reg_0_26_i_1__3
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_526/grp_p_dst_alloc_free_dm_fu_9355/grp_Strassen_fu_526_p_dmemi_link_prev_d0[26].  Re-placed instance bd_0_i/hls_inst/inst/grp_Strassen_fu_526/grp_p_dst_alloc_free_dm_fu_9355/ram_reg_0_26_i_3__1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_526/grp_p_dst_alloc_malloc_s_fu_9342/grp_p_dst_alloc_malloc_s_fu_9342_p_dmemi_link_prev_d0[26].  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_526/grp_p_dst_alloc_malloc_s_fu_9342/ram_reg_0_26_i_7
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_115_U/Strassen_p_rect_packed_var_L5_5_ram_U/ap_CS_fsm_reg[621].  Re-placed instance bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_115_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_mux_sel__62_i_73
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_115_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_mux_sel__62_i_193__0_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_115_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_mux_sel__62_i_193__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_mux_sel__62_i_20__0.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_mux_sel__62_i_10__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_97_U/Strassen_p_rect_packed_var_L5_5_ram_U/ap_CS_fsm_reg[610].  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_97_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_mux_sel__62_i_26__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_mux_sel__62_i_891_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_mux_sel__62_i_891
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_526/grp_MatrixMultiply_fu_9284/grp_p_dst_alloc_malloc_s_fu_245/grp_MatrixMultiply_fu_9284_p_dmemi_link_prev_d0[26].  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_526/grp_MatrixMultiply_fu_9284/grp_p_dst_alloc_malloc_s_fu_245/ram_reg_0_26_i_6__0
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ap_CS_fsm_reg[607]_0.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_0_i_2074
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_0_i_2926_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_0_i_2926
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_0_i_404_n_9.  Re-placed instance bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_0_i_404
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_97_U/Strassen_p_rect_packed_var_L5_5_ram_U/ap_CS_fsm_reg[607].  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_97_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_0_i_1074
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/p_dmemUL_link_prev_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_1_26_0.  Re-placed instance bd_0_i/hls_inst/inst/p_dmemUL_link_prev_U/process_top_p_dmemUL_link_prev_ram_U/request_assign_reg_601[26]_i_1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_1_fu_721/ap_CS_fsm_reg[36]_2[0].  Did not re-place instance bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_1_fu_721/ram_reg_1_0_i_2
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/process_top_gmem_m_axi_U/bus_read/rs_rdata/p_dmemUL_data_addr_1_reg_1416_reg[15]_0.  Re-placed instance bd_0_i/hls_inst/inst/process_top_gmem_m_axi_U/bus_read/rs_rdata/ram_reg_0_16_i_1__3
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_1_fu_721/ap_CS_fsm_reg[36][0].  Did not re-place instance bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_1_fu_721/ram_reg_1_24_i_1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/p_dmemUL_data_addr_2_reg_1476_reg[5]_0[4].  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_6_i_11
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/p_dmemUL_link_next_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_1_27_1.  Re-placed instance bd_0_i/hls_inst/inst/p_dmemUL_link_next_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_0_27_i_4__1
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_0_i_32__2_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_0_i_32__2
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ap_CS_fsm_reg[607]_3.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_0_i_1859
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_0_i_84__3_n_9.  Re-placed instance bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_0_i_84__3
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_97_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_0_i_376__2_n_9.  Re-placed instance bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_97_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_0_i_376__2
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_97_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_0_i_378__1.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_97_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_0_i_164__3
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_97_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_0_i_966__0_n_9.  Did not re-place instance bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_97_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_0_i_966__0
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/p_dmemUL_link_prev_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_1_25_0.  Re-placed instance bd_0_i/hls_inst/inst/p_dmemUL_link_prev_U/process_top_p_dmemUL_link_prev_ram_U/request_assign_reg_601[25]_i_1
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/p_dmemUL_data_addr_2_reg_1476_reg[5]_0[3].  Re-placed instance bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_6_i_12
INFO: [Physopt 32-661] Optimized 38 nets.  Re-placed 38 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 38 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 38 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.432 | TNS=-12394.428 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4896.809 ; gain = 0.000 ; free physical = 46597 ; free virtual = 48119
Phase 3 Placement Based Optimization | Checksum: fd750384

Time (s): cpu = 00:02:35 ; elapsed = 00:01:50 . Memory (MB): peak = 4896.809 ; gain = 0.000 ; free physical = 46598 ; free virtual = 48119

Phase 4 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-77] Pass 1. Identified 19 candidate nets for rewire optimization.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/p_dmemUL_link_next_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_0_0_i_401_n_9. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net bd_0_i/hls_inst/inst/p_dmemUL_link_next_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_0_0_i_390__0_n_9. Rewired (signal push) bd_0_i/hls_inst/inst/p_dmemUL_link_next_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_0_0_i_401_n_9 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/p_dmemUL_link_next_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_0_0_i_400__0_n_9. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/p_dmemUL_link_next_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_0_0_i_389__0_n_9. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net bd_0_i/hls_inst/inst/p_dmemUL_link_next_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_0_0_i_403_n_9. Rewired (signal push) bd_0_i/hls_inst/inst/p_dmemUL_link_next_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_1_11_1 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/p_dmemUL_link_next_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_0_0_i_392__0_n_9. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/p_dmemUL_link_next_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_1_24_2. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/p_dmemUL_link_prev_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_0_0_i_230__0_n_9. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_0_0_i_228__4_n_9. Rewired (signal push) bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_1_31_0[10] to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/p_dmemUL_link_next_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_0_0_i_402_n_9. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/p_dmemUL_link_next_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_0_0_i_391__0_n_9. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/p_dmemUL_link_prev_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_0_0_i_231__0_n_9. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net bd_0_i/hls_inst/inst/p_dmemUL_link_prev_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_0_0_i_233__2_n_9. Rewired (signal push) bd_0_i/hls_inst/inst/p_dmemUL_link_prev_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_1_19_0 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_526/grp_MatrixMultiply_fu_9284/grp_Strassen_fu_526_p_dmemi_data_address0[15]. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net bd_0_i/hls_inst/inst/p_dmemUL_link_next_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_0_15_0_0_i_48__0_n_9. Rewired (signal push) bd_0_i/hls_inst/inst/p_dmemUL_link_next_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_1_8_1 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_526/grp_Strassen_fu_526_p_dmemi_data_address1[15]. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net bd_0_i/hls_inst/inst/p_dmemUL_link_next_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_0_15_0_0_i_41__0_n_9. Rewired (signal push) bd_0_i/hls_inst/inst/p_dmemUL_link_next_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_1_14_1 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/p_dmemUL_link_prev_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_0_0_i_232__2_n_9. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_526/grp_MatrixMultiply_fu_9284/grp_Strassen_fu_526_p_dmemi_data_address0[1]. Rewired (signal push) bd_0_i/hls_inst/inst/grp_Strassen_fu_526/grp_MatrixMultiply_fu_9284/ram_reg_0_0_i_51__1_1 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-77] Pass 2. Identified 11 candidate nets for rewire optimization.
INFO: [Physopt 32-242] Processed net bd_0_i/hls_inst/inst/p_dmemUL_link_next_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_0_0_i_401_n_9. Rewired (signal push) bd_0_i/hls_inst/inst/p_dmemUL_link_next_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_1_24_1 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/p_dmemUL_link_next_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_0_0_i_390__0_n_9. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_526/grp_MatrixMultiply_fu_9284/grp_Strassen_fu_526_p_dmemi_data_address0[9]. Rewired (signal push) bd_0_i/hls_inst/inst/grp_Strassen_fu_526/grp_MatrixMultiply_fu_9284/ram_reg_0_0_i_42__2_2 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_0_15_0_0_i_52__0_n_9. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_bram_0_i_55__7_n_9. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_90_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_bram_0_i_63__0_n_9. Rewired (signal push) bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_90_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_bram_0_i_74_n_9 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_90_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_bram_0_i_51__8_n_9. Rewired (signal push) bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_90_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_bram_0_i_61__1_n_9 to 10 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_64_U/Strassen_p_rect_packed_var_L5_5_ram_U/ap_CS_fsm[730]_i_19_n_9. Rewired (signal push) bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_64_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_bram_0_0[30] to 2 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net bd_0_i/hls_inst/inst/p_dmemUL_link_next_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_0_0_i_387__0_n_9. Rewired (signal push) bd_0_i/hls_inst/inst/p_dmemUL_link_next_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_1_30_1 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/p_dmemUL_link_next_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_0_0_i_341_n_9. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net bd_0_i/hls_inst/inst/p_dmemUL_link_next_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_0_0_i_342_0. Rewired (signal push) bd_0_i/hls_inst/inst/p_dmemUL_link_next_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_0_0_i_339_n_9 to 1 loads. Replicated 1 times.
INFO: [Physopt 32-77] Pass 3. Identified 11 candidate nets for rewire optimization.
INFO: [Physopt 32-242] Processed net bd_0_i/hls_inst/inst/p_dmemUL_link_next_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_0_0_i_341_n_9. Rewired (signal push) bd_0_i/hls_inst/inst/p_dmemUL_link_next_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_1_24_1 to 2 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_0_0_i_372__1_n_9. Rewired (signal push) bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemUL_link_prev_ram_U/p_dmemi_link_next_q0[1] to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net bd_0_i/hls_inst/inst/p_dmemUL_link_next_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_0_0_i_385__0_n_9. Rewired (signal push) bd_0_i/hls_inst/inst/p_dmemUL_link_next_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_1_14_1 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_bram_0_i_55__7_n_9. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_90_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_bram_0_i_68__0_n_9. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_90_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_bram_0_i_60__1_n_9. Rewired (signal push) bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_90_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_bram_0_i_68__0_n_9 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_90_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_bram_0_i_51__8_n_9. Rewired (signal push) bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_90_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_bram_0_i_63__0_n_9 to 10 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_0_0_i_379__0_n_9. Rewired (signal push) bd_0_i/hls_inst/inst/p_dmemi_link_next_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_1_2_1 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_90_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_bram_0_i_75_n_9. Rewired (signal push) bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_90_U/Strassen_p_rect_packed_var_L5_5_ram_U/grp_fu_9458_p2 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net bd_0_i/hls_inst/inst/p_dmemUL_link_next_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_0_0_i_386__0_n_9. Rewired (signal push) bd_0_i/hls_inst/inst/p_dmemUL_link_next_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_1_4_1 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/p_dmemUL_link_next_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_0_0_i_340_n_9. Rewiring did not optimize the net.
INFO: [Physopt 32-232] Optimized 22 nets. Created 1 new instance.
INFO: [Physopt 32-775] End 4 Pass. Optimized 22 nets or cells. Created 1 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 4896.809 ; gain = 0.000 ; free physical = 46571 ; free virtual = 48093
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.363 | TNS=-12377.878 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4896.809 ; gain = 0.000 ; free physical = 46571 ; free virtual = 48093
Phase 4 Rewire | Checksum: 7d3ca0d0

Time (s): cpu = 00:02:44 ; elapsed = 00:01:58 . Memory (MB): peak = 4896.809 ; gain = 0.000 ; free physical = 46571 ; free virtual = 48093

Phase 5 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 100 candidate nets for critical-cell optimization.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemUL_link_next_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_1_16_1. Replicated 2 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_1_fu_721/p_dmemUL_link_prev_we0. Replicated 1 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemUL_link_next_U/process_top_p_dmemUL_link_prev_ram_U/tmp_i_i_29_fu_355_p2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemUL_link_next_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_1_18_1. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemUL_link_next_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_1_24_1. Replicated 4 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemUL_link_next_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_1_8_1. Replicated 4 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemUL_link_next_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_1_24_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemUL_link_prev_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_1_31_0. Replicated 6 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_695/ap_CS_fsm_reg[10]_1[0]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemUL_link_prev_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_1_5_1. Replicated 7 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemUL_link_prev_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_1_14_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/p_dmemUL_data_addr_2_reg_1476_reg[5]_1[5]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemUL_link_prev_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_1_13_0. Replicated 3 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_0_i_31__3_n_9. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/p_dmemUL_data_addr_2_reg_1476_reg[5]_0[0]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_0_i_36_n_9. Replicated 2 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemUL_link_prev_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_1_7_1. Replicated 7 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_1_fu_721/prev_2_reg_682_reg[14]_0[2]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemUL_link_prev_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_1_4_1. Replicated 7 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemUL_link_next_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_1_19_1. Replicated 3 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_695/prev_reg_841_reg[4]_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemUL_link_next_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_1_3_1. Replicated 7 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_1_31_0[9]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dst_alloc_buckets_s_U/process_top_p_dst_alloc_buckets_1_ram_U/d0[30]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_1_31_0[6]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dst_alloc_buckets_s_U/process_top_p_dst_alloc_buckets_1_ram_U/d0[27]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemUL_link_prev_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_1_20_0. Replicated 6 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemUL_link_next_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_1_14_1. Replicated 7 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/p_dmemUL_data_addr_2_reg_1476_reg[5]_0[3] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_0_i_33_n_9. Replicated 1 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/p_dmemUL_data_addr_2_reg_1476_reg[5]_1[3] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemUL_link_next_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_1_11_1. Replicated 7 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_67_U/Strassen_p_rect_packed_var_L5_5_ram_U/p_dmemUL_data_addr_2_reg_1476_reg[14]_0[5] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_67_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_0_i_24__0_n_9. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_15_U/Strassen_p_rect_packed_var_L5_5_ram_U/p_dmemUL_data_addr_reg_1341_reg[15]. Replicated 1 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_67_U/Strassen_p_rect_packed_var_L5_5_ram_U/p_dmemUL_data_addr_2_reg_1476_reg[14]_0[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/process_top_gmem_m_axi_U/bus_read/rs_rdata/p_dmemUL_data_addr_1_reg_1416_reg[15] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_67_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_0_i_30__1_n_9 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/p_dmemi_data_address0[15]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_1_10_0_repN. Replicated 6 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemUL_link_prev_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_1_12_1. Replicated 7 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ADDRARDADDR[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_0_i_34__3_n_9. Replicated 2 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_115_U/Strassen_p_rect_packed_var_L5_5_ram_U/data7[15] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-601] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_115_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_mux_sel__62_i_429_n_9. Net driver bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_115_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_mux_sel__62_i_429 was replaced.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_1_fu_721/prev_2_reg_682_reg[14]_1[8]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_695/prev_reg_841_reg[12]_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemUL_link_prev_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_1_6_1. Replicated 6 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_1_31_0[4]. Replicated 5 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dst_alloc_buckets_s_U/process_top_p_dst_alloc_buckets_1_ram_U/d0[24]. Replicated 1 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_67_U/Strassen_p_rect_packed_var_L5_5_ram_U/p_dmemUL_data_addr_2_reg_1476_reg[14]_1[6] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_67_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_0_i_23__3_n_9. Replicated 2 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemUL_link_prev_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_1_8_1. Replicated 9 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemUL_link_prev_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_1_31_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemUL_link_prev_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_1_24_0. Replicated 5 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/p_dmemUL_data_addr_2_reg_1476_reg[5]_1[2]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemUL_link_prev_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_1_27_0. Replicated 5 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/p_dmemUL_data_addr_2_reg_1476_reg[5]_1[0]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemUL_link_prev_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_1_29_0. Replicated 4 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_1_13_0_repN_1. Replicated 3 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_1_31_0[10]. Replicated 5 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_fu_734/p_dmemi_link_next_we0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-601] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_0_0_i_216__4_n_9. Net driver bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_0_0_i_216__4_rewire was replaced.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemUL_link_next_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_1_9_1. Replicated 5 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_1_fu_721/ap_CS_fsm_reg[36]_2[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_1_fu_721/ap_CS_fsm_reg[36][0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_526/grp_Strassen_fu_526_p_dmemi_data_address1[15] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemUL_link_next_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_1_26_1. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_695/ap_CS_fsm_reg[10]_2[0]. Replicated 7 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/p_dmemUL_data_addr_2_reg_1476_reg[5]_0[4] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemUL_link_prev_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_1_19_0. Replicated 7 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_0_i_32__2_n_9. Replicated 1 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_67_U/Strassen_p_rect_packed_var_L5_5_ram_U/p_dmemUL_data_address0[5] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_67_U/Strassen_p_rect_packed_var_L5_5_ram_U/p_dmemUL_data_address0[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_1_31_0[7]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dst_alloc_buckets_s_U/process_top_p_dst_alloc_buckets_1_ram_U/d0[28]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemUL_link_next_U/process_top_p_dmemUL_link_prev_ram_U/tmp_i_i_29_fu_355_p2_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ADDRARDADDR[0]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_67_U/Strassen_p_rect_packed_var_L5_5_ram_U/p_dmemUL_data_addr_2_reg_1476_reg[14]_0[1]. Replicated 1 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_67_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_0_i_29__2_n_9 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemi_link_prev_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_1_15_0. Replicated 8 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemUL_link_prev_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_1_17_0. Replicated 7 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_Strassen_fu_526/grp_MatrixMultiply_fu_9284/WEA[0]_repN. Replicated 2 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dst_alloc_buckets_s_U/process_top_p_dst_alloc_buckets_1_ram_U/d0[15]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_1_fu_721/prev_2_reg_682_reg[14]_2[8]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemUL_link_prev_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_1_23_0. Replicated 7 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemUL_link_prev_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_1_28_0. Replicated 6 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_1_fu_721/ap_CS_fsm_reg[36]_0[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_1_16_i_1_n_9 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_1_4_0_repN_1. Replicated 4 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_1_9_0_repN_1. Replicated 7 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemUL_link_prev_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_1_18_1. Replicated 7 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_67_U/Strassen_p_rect_packed_var_L5_5_ram_U/p_dmemUL_data_addr_2_reg_1476_reg[14]_0[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_67_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_0_i_27__0_n_9 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_67_U/Strassen_p_rect_packed_var_L5_5_ram_U/p_dmemUL_data_addr_2_reg_1476_reg[14]_0[7] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_67_U/Strassen_p_rect_packed_var_L5_5_ram_U/ADDRARDADDR[5] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_67_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_0_i_22__2_n_9 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_1_13_1[12] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_mux_sel__62_i_254_n_9. Replicated 1 times.
INFO: [Physopt 32-232] Optimized 69 nets. Created 246 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 69 nets or cells. Created 246 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.349 | TNS=-12216.647 |
Netlist sorting complete. Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.15 . Memory (MB): peak = 4896.809 ; gain = 0.000 ; free physical = 27068 ; free virtual = 28628
Phase 5 Critical Cell Optimization | Checksum: 174862935

Time (s): cpu = 00:10:51 ; elapsed = 00:06:35 . Memory (MB): peak = 4896.809 ; gain = 0.000 ; free physical = 27068 ; free virtual = 28629

Phase 6 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 6 DSP Register Optimization | Checksum: 174862935

Time (s): cpu = 00:10:52 ; elapsed = 00:06:35 . Memory (MB): peak = 4896.809 ; gain = 0.000 ; free physical = 27069 ; free virtual = 28629

Phase 7 BRAM Register Optimization
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_103_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_bram_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_107_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_bram_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_109_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_bram_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_111_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_bram_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_113_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_bram_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_115_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_bram_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_116_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_bram_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_11_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_bram_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_13_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_bram_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_15_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_bram_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_bram_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_19_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_bram_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_1_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_bram_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_21_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_bram_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_23_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_bram_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_25_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_bram_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_27_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_bram_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_29_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_bram_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_31_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_bram_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_33_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_bram_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_35_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_bram_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_37_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_bram_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_39_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_bram_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_3_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_bram_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_41_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_bram_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_43_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_bram_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_45_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_bram_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_47_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_bram_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_49_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_bram_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_51_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_bram_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_52_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_bram_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_53_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_bram_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_54_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_bram_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_55_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_bram_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_56_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_bram_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_57_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_bram_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_58_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_bram_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_59_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_bram_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_5_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_bram_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_60_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_bram_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_61_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_bram_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_62_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_bram_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_63_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_bram_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_64_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_bram_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_65_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_bram_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_66_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_bram_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_67_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_bram_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_68_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_bram_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_69_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_bram_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_70_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_bram_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_71_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_bram_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_72_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_bram_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_74_U/Strassen_p_rect_packed_var_L5_74_ram_U/ram_reg_bram_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_76_U/Strassen_p_rect_packed_var_L5_93_ram_U/ram_reg' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_78_U/Strassen_p_rect_packed_var_L5_93_ram_U/ram_reg' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_7_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_bram_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_80_U/Strassen_p_rect_packed_var_L5_93_ram_U/ram_reg' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_82_U/Strassen_p_rect_packed_var_L5_93_ram_U/ram_reg' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_84_U/Strassen_p_rect_packed_var_L5_93_ram_U/ram_reg' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_86_U/Strassen_p_rect_packed_var_L5_93_ram_U/ram_reg' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_88_U/Strassen_p_rect_packed_var_L5_93_ram_U/ram_reg' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_90_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_bram_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_91_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_bram_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_93_U/Strassen_p_rect_packed_var_L5_93_ram_U/ram_reg_bram_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_95_U/Strassen_p_rect_packed_var_L5_93_ram_U/ram_reg_bram_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_97_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_bram_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_99_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_bram_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_9_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_bram_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_bram_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemUL_link_next_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_0_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemUL_link_next_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_0_1' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemUL_link_next_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_0_10' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemUL_link_next_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_0_11' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemUL_link_next_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_0_12' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemUL_link_next_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_0_13' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemUL_link_next_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_0_14' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemUL_link_next_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_0_15' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemUL_link_next_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_0_16' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemUL_link_next_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_0_17' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemUL_link_next_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_0_18' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemUL_link_next_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_0_19' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemUL_link_next_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_0_2' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemUL_link_next_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_0_20' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemUL_link_next_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_0_21' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemUL_link_next_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_0_22' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemUL_link_next_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_0_23' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemUL_link_next_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_0_24' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemUL_link_next_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_0_25' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemUL_link_next_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_0_26' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemUL_link_next_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_0_27' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemUL_link_next_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_0_28' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemUL_link_next_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_0_29' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemUL_link_next_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_0_3' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemUL_link_next_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_0_30' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemUL_link_next_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_0_31' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemUL_link_next_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_0_4' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemUL_link_next_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_0_5' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemUL_link_next_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_0_6' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemUL_link_next_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_0_7' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/p_dmemUL_link_next_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_0_8' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Common 17-14] Message 'Physopt 32-614' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 7 BRAM Register Optimization | Checksum: 174862935

Time (s): cpu = 00:10:52 ; elapsed = 00:06:35 . Memory (MB): peak = 4896.809 ; gain = 0.000 ; free physical = 27069 ; free virtual = 28629

Phase 8 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 8 URAM Register Optimization | Checksum: 174862935

Time (s): cpu = 00:10:52 ; elapsed = 00:06:36 . Memory (MB): peak = 4896.809 ; gain = 0.000 ; free physical = 27060 ; free virtual = 28620

Phase 9 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 9 Shift Register Optimization | Checksum: 174862935

Time (s): cpu = 00:10:52 ; elapsed = 00:06:36 . Memory (MB): peak = 4896.809 ; gain = 0.000 ; free physical = 27048 ; free virtual = 28608

Phase 10 Critical Pin Optimization
INFO: [Physopt 32-606] Identified 100 candidate nets for critical-pin optimization.
INFO: [Physopt 32-608] Optimized 51 nets.  Swapped 1721 pins.
INFO: [Physopt 32-775] End 1 Pass. Optimized 51 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 1721 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.297 | TNS=-12167.797 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4896.809 ; gain = 0.000 ; free physical = 27021 ; free virtual = 28581
Phase 10 Critical Pin Optimization | Checksum: 174862935

Time (s): cpu = 00:11:00 ; elapsed = 00:06:51 . Memory (MB): peak = 4896.809 ; gain = 0.000 ; free physical = 27020 ; free virtual = 28581

Phase 11 Very High Fanout Optimization
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 11 Very High Fanout Optimization | Checksum: 174862935

Time (s): cpu = 00:11:00 ; elapsed = 00:06:52 . Memory (MB): peak = 4896.809 ; gain = 0.000 ; free physical = 27019 ; free virtual = 28579

Phase 12 BRAM Enable Optimization
Phase 12 BRAM Enable Optimization | Checksum: 174862935

Time (s): cpu = 00:11:00 ; elapsed = 00:06:52 . Memory (MB): peak = 4896.809 ; gain = 0.000 ; free physical = 27016 ; free virtual = 28576
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4896.809 ; gain = 0.000 ; free physical = 27017 ; free virtual = 28577
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-2.297 | TNS=-12167.797 |

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout             |          0.000  |        227.164  |           64  |              0  |                    16  |           0  |           1  |  00:01:07  |
|  Placement Based    |          0.003  |         24.884  |            0  |              0  |                    38  |           0  |           1  |  00:00:32  |
|  Rewire             |          0.069  |         16.550  |            1  |              0  |                    22  |           0  |           1  |  00:00:08  |
|  Critical Cell      |          0.014  |        161.232  |          246  |              0  |                    69  |           0  |           1  |  00:04:37  |
|  DSP Register       |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register     |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Pin       |          0.052  |         48.850  |            0  |              0  |                    51  |           0  |           1  |  00:00:16  |
|  Very High Fanout   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Enable        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |          0.138  |        478.680  |          311  |              0  |                   196  |           0  |          11  |  00:06:40  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4896.809 ; gain = 0.000 ; free physical = 27015 ; free virtual = 28575
Ending Physical Synthesis Task | Checksum: 154b1d18a

Time (s): cpu = 00:11:01 ; elapsed = 00:06:52 . Memory (MB): peak = 4896.809 ; gain = 0.000 ; free physical = 27012 ; free virtual = 28573
INFO: [Common 17-83] Releasing license: Implementation
592 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:11:27 ; elapsed = 00:06:59 . Memory (MB): peak = 4896.809 ; gain = 0.000 ; free physical = 27106 ; free virtual = 28667
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4896.809 ; gain = 0.000 ; free physical = 27105 ; free virtual = 28666
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 4896.809 ; gain = 0.000 ; free physical = 27087 ; free virtual = 28660
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 4896.809 ; gain = 0.000 ; free physical = 27005 ; free virtual = 28627
INFO: [Common 17-1381] The checkpoint '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_manual/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 4896.809 ; gain = 0.000 ; free physical = 27637 ; free virtual = 29218
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-1540] The version limit for your license is '2019.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 7d62b6bc ConstDB: 0 ShapeSum: 2466a0c4 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "ap_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rresp[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rresp[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rresp[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rresp[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rlast" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rlast". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_rst_n" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst_n". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_wready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_wready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wstrb[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wstrb[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_awready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_awready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wstrb[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wstrb[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wstrb[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wstrb[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_bvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_bvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wstrb[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wstrb[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_arready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_arready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_rready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_rready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_arvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_arvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_bready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_bready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: 144ff93b4

Time (s): cpu = 00:04:03 ; elapsed = 00:02:55 . Memory (MB): peak = 5742.172 ; gain = 845.363 ; free physical = 30584 ; free virtual = 32173
Post Restoration Checksum: NetGraph: d3b72262 NumContArr: 71487152 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 144ff93b4

Time (s): cpu = 00:04:03 ; elapsed = 00:02:55 . Memory (MB): peak = 5742.172 ; gain = 845.363 ; free physical = 30578 ; free virtual = 32166

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 144ff93b4

Time (s): cpu = 00:04:03 ; elapsed = 00:02:56 . Memory (MB): peak = 5742.172 ; gain = 845.363 ; free physical = 30436 ; free virtual = 32023

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 144ff93b4

Time (s): cpu = 00:04:03 ; elapsed = 00:02:56 . Memory (MB): peak = 5742.172 ; gain = 845.363 ; free physical = 30435 ; free virtual = 32022

Phase 2.4 Global Clock Net Routing
Phase 2.4 Global Clock Net Routing | Checksum: 144ff93b4

Time (s): cpu = 00:04:11 ; elapsed = 00:03:04 . Memory (MB): peak = 5848.668 ; gain = 951.859 ; free physical = 30142 ; free virtual = 31730

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 1c358b68b

Time (s): cpu = 00:04:37 ; elapsed = 00:03:11 . Memory (MB): peak = 5848.668 ; gain = 951.859 ; free physical = 30058 ; free virtual = 31646
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.167 | TNS=-10891.711| WHS=0.018  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 18fe437cc

Time (s): cpu = 00:04:51 ; elapsed = 00:03:17 . Memory (MB): peak = 5848.668 ; gain = 951.859 ; free physical = 37026 ; free virtual = 38614

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 272b18240

Time (s): cpu = 00:07:34 ; elapsed = 00:04:33 . Memory (MB): peak = 5848.668 ; gain = 951.859 ; free physical = 37498 ; free virtual = 39111

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 6507
 Number of Nodes with overlaps = 680
 Number of Nodes with overlaps = 103
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.980 | TNS=-16473.727| WHS=0.018  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 1a7e3f44c

Time (s): cpu = 00:10:30 ; elapsed = 00:06:08 . Memory (MB): peak = 5848.668 ; gain = 951.859 ; free physical = 36348 ; free virtual = 37933

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 38
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.813 | TNS=-16373.881| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 21b26f29e

Time (s): cpu = 00:10:46 ; elapsed = 00:06:24 . Memory (MB): peak = 5848.668 ; gain = 951.859 ; free physical = 36218 ; free virtual = 37805

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 32
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.663 | TNS=-16291.788| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 193238950

Time (s): cpu = 00:11:03 ; elapsed = 00:06:40 . Memory (MB): peak = 5848.668 ; gain = 951.859 ; free physical = 35918 ; free virtual = 37506

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 96
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.621 | TNS=-16121.646| WHS=N/A    | THS=N/A    |

Phase 4.4 Global Iteration 3 | Checksum: 256fcac84

Time (s): cpu = 00:11:28 ; elapsed = 00:07:03 . Memory (MB): peak = 5848.668 ; gain = 951.859 ; free physical = 35231 ; free virtual = 36818

Phase 4.5 Global Iteration 4
 Number of Nodes with overlaps = 44
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.567 | TNS=-16022.079| WHS=N/A    | THS=N/A    |

Phase 4.5 Global Iteration 4 | Checksum: 19ccd1c55

Time (s): cpu = 00:11:43 ; elapsed = 00:07:18 . Memory (MB): peak = 5848.668 ; gain = 951.859 ; free physical = 35028 ; free virtual = 36616

Phase 4.6 Global Iteration 5
 Number of Nodes with overlaps = 79
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.679 | TNS=-15945.640| WHS=N/A    | THS=N/A    |

Phase 4.6 Global Iteration 5 | Checksum: 1c157bc53

Time (s): cpu = 00:11:58 ; elapsed = 00:07:32 . Memory (MB): peak = 5848.668 ; gain = 951.859 ; free physical = 34811 ; free virtual = 36398
Phase 4 Rip-up And Reroute | Checksum: 1c157bc53

Time (s): cpu = 00:11:58 ; elapsed = 00:07:32 . Memory (MB): peak = 5848.668 ; gain = 951.859 ; free physical = 34876 ; free virtual = 36463

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 16f030beb

Time (s): cpu = 00:12:09 ; elapsed = 00:07:37 . Memory (MB): peak = 5848.668 ; gain = 951.859 ; free physical = 34700 ; free virtual = 36287
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.567 | TNS=-16022.079| WHS=0.018  | THS=0.000  |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 17e288d89

Time (s): cpu = 00:12:58 ; elapsed = 00:07:54 . Memory (MB): peak = 5935.059 ; gain = 1038.250 ; free physical = 34445 ; free virtual = 36032

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 17e288d89

Time (s): cpu = 00:12:58 ; elapsed = 00:07:54 . Memory (MB): peak = 5935.059 ; gain = 1038.250 ; free physical = 34439 ; free virtual = 36026
Phase 5 Delay and Skew Optimization | Checksum: 17e288d89

Time (s): cpu = 00:12:58 ; elapsed = 00:07:54 . Memory (MB): peak = 5935.059 ; gain = 1038.250 ; free physical = 34434 ; free virtual = 36021

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1ee066801

Time (s): cpu = 00:13:06 ; elapsed = 00:07:58 . Memory (MB): peak = 5935.059 ; gain = 1038.250 ; free physical = 34392 ; free virtual = 35979
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.540 | TNS=-15913.787| WHS=0.018  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1ee066801

Time (s): cpu = 00:13:06 ; elapsed = 00:07:58 . Memory (MB): peak = 5935.059 ; gain = 1038.250 ; free physical = 34384 ; free virtual = 35971
Phase 6 Post Hold Fix | Checksum: 1ee066801

Time (s): cpu = 00:13:06 ; elapsed = 00:07:58 . Memory (MB): peak = 5935.059 ; gain = 1038.250 ; free physical = 34383 ; free virtual = 35970

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.55976 %
  Global Horizontal Routing Utilization  = 1.01301 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 81.2207%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 80.5687%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 70.1923%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 72.1154%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 1a8527369

Time (s): cpu = 00:13:11 ; elapsed = 00:08:00 . Memory (MB): peak = 5935.059 ; gain = 1038.250 ; free physical = 34365 ; free virtual = 35953

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1a8527369

Time (s): cpu = 00:13:11 ; elapsed = 00:08:00 . Memory (MB): peak = 5935.059 ; gain = 1038.250 ; free physical = 34364 ; free virtual = 35952

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1a8527369

Time (s): cpu = 00:13:15 ; elapsed = 00:08:04 . Memory (MB): peak = 5935.059 ; gain = 1038.250 ; free physical = 34353 ; free virtual = 35940

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-2.540 | TNS=-15913.787| WHS=0.018  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1a8527369

Time (s): cpu = 00:13:15 ; elapsed = 00:08:05 . Memory (MB): peak = 5935.059 ; gain = 1038.250 ; free physical = 34365 ; free virtual = 35952
Skip laguna hold fix in PhysOpt in Router as non-negative WHS value: 2.6e-11 .
Time taken to check if laguna hold fix is required (in secs): 0

Phase 11 Physical Synthesis in Router

Phase 11.1 Physical Synthesis Initialization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-2.489 | TNS=-15521.464 | WHS=0.026 | THS=0.000 |
Phase 11.1 Physical Synthesis Initialization | Checksum: 1a8527369

Time (s): cpu = 00:14:05 ; elapsed = 00:08:34 . Memory (MB): peak = 6631.066 ; gain = 1734.258 ; free physical = 33741 ; free virtual = 35328
WARNING: [Physopt 32-745] Physical Optimization has determined that the magnitude of the negative slack is too large and it is highly unlikely that slack will be improved. Post-Route Physical Optimization is most effective when WNS is above -0.5ns

Phase 11.2 Critical Path Optimization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-2.489 | TNS=-15521.464 | WHS=0.026 | THS=0.000 |
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: ap_clk. Processed net: bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_10_n_140.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: ap_clk. Processed net: bd_0_i/hls_inst/inst/process_top_gmem_m_axi_U/bus_read/rs_rdata/p_dmemUL_data_addr_1_reg_1416_reg[15].
INFO: [Physopt 32-668] Current Timing Summary | WNS=-2.489 | TNS=-15521.464 | WHS=0.026 | THS=0.000 |
Phase 11.2 Critical Path Optimization | Checksum: 1a9cb5934

Time (s): cpu = 00:14:17 ; elapsed = 00:08:40 . Memory (MB): peak = 6782.277 ; gain = 1885.469 ; free physical = 33743 ; free virtual = 35330
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 6782.277 ; gain = 0.000 ; free physical = 33789 ; free virtual = 35376
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=-2.489 | TNS=-15521.464 | WHS=0.026 | THS=0.000 |
Phase 11 Physical Synthesis in Router | Checksum: 1a6ac17db

Time (s): cpu = 00:14:18 ; elapsed = 00:08:41 . Memory (MB): peak = 6782.277 ; gain = 1885.469 ; free physical = 33710 ; free virtual = 35297
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:14:18 ; elapsed = 00:08:41 . Memory (MB): peak = 6782.277 ; gain = 1885.469 ; free physical = 33961 ; free virtual = 35548
INFO: [Common 17-83] Releasing license: Implementation
621 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:14:32 ; elapsed = 00:08:51 . Memory (MB): peak = 6782.277 ; gain = 1885.469 ; free physical = 33961 ; free virtual = 35548
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 6782.277 ; gain = 0.000 ; free physical = 33963 ; free virtual = 35550
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 6782.277 ; gain = 0.000 ; free physical = 33929 ; free virtual = 35529
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 6782.277 ; gain = 0.000 ; free physical = 33771 ; free virtual = 35442
INFO: [Common 17-1381] The checkpoint '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_manual/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 6782.277 ; gain = 0.000 ; free physical = 33829 ; free virtual = 35443
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
Command: report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_manual/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 6870.320 ; gain = 88.043 ; free physical = 33788 ; free virtual = 35402
INFO: [runtcl-4] Executing : report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_manual/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:24 ; elapsed = 00:00:11 . Memory (MB): peak = 6870.320 ; gain = 0.000 ; free physical = 33893 ; free virtual = 35512
INFO: [runtcl-4] Executing : report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
Command: report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
633 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:32 ; elapsed = 00:00:14 . Memory (MB): peak = 6870.320 ; gain = 0.000 ; free physical = 33807 ; free virtual = 35427
INFO: [runtcl-4] Executing : report_route_status -file bd_0_wrapper_route_status.rpt -pb bd_0_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file bd_0_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file bd_0_wrapper_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 6870.320 ; gain = 0.000 ; free physical = 33430 ; free virtual = 35050
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file bd_0_wrapper_bus_skew_routed.rpt -pb bd_0_wrapper_bus_skew_routed.pb -rpx bd_0_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Wed Feb  5 18:14:57 2020...
[Wed Feb  5 18:15:03 2020] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:02 ; elapsed = 00:28:07 . Memory (MB): peak = 4272.906 ; gain = 0.000 ; free physical = 37142 ; free virtual = 38763
INFO: [Netlist 29-17] Analyzing 1417 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 4501.875 ; gain = 54.961 ; free physical = 36839 ; free virtual = 38461
Restored from archive | CPU: 3.700000 secs | Memory: 60.514290 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 4501.875 ; gain = 54.961 ; free physical = 36840 ; free virtual = 38461
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4501.875 ; gain = 0.000 ; free physical = 36844 ; free virtual = 38465
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 76 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 12 instances
  RAM16X1S => RAM32X1S (RAMS32): 64 instances

open_run: Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 4501.875 ; gain = 228.969 ; free physical = 36844 ; free virtual = 38465
Running report: report_route_status -file ./report/process_top_status_routed.rpt
Contents of report file './report/process_top_status_routed.rpt' is as follows:
Design Route Status
                                               :      # nets :
   ------------------------------------------- : ----------- :
   # of logical nets.......................... :       61059 :
       # of nets not needing routing.......... :       23437 :
           # of internally routed nets........ :       21694 :
           # of nets with no loads............ :        1576 :
           # of implicitly routed ports....... :         167 :
       # of routable nets..................... :       37622 :
           # of fully routed nets............. :       37622 :
       # of nets with routing errors.......... :           0 :
   ------------------------------------------- : ----------- :


Running report: report_timing -max_paths 10 -file ./report/process_top_timing_paths_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Temperature grade: E, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
report_timing: Time (s): cpu = 00:00:26 ; elapsed = 00:00:06 . Memory (MB): peak = 4616.840 ; gain = 0.000 ; free physical = 36787 ; free virtual = 38409
Contents of report file './report/process_top_timing_paths_routed.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date              : Wed Feb  5 18:15:34 2020
| Host              : u0-lau running 64-bit Ubuntu 16.04.5 LTS
| Command           : report_timing -max_paths 10 -file ./report/process_top_timing_paths_routed.rpt
| Design            : bd_0_wrapper
| Device            : xcvu9p-fsgd2104
| Speed File        : -3  PRODUCTION 1.23 10-29-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.489ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_10/ENARDEN
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.437ns  (logic 1.693ns (31.138%)  route 3.744ns (68.861%))
  Logic Levels:           11  (CARRY8=2 LUT2=1 LUT6=8)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14586, unset)        0.000     0.000    bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ap_clk
    RAMB36_X5Y44         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y44         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[1])
                                                      0.816     0.816 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_bram_0/DOUTADOUT[1]
                         net (fo=62, routed)          0.786     1.602    bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/DOUTADOUT[1]
    SLICE_X79Y177        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.082     1.684 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_0_i_3820/O
                         net (fo=1, routed)           0.012     1.696    bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_0_i_3820_n_9
    SLICE_X79Y177        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.166     1.862 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_0_i_3171/CO[7]
                         net (fo=1, routed)           0.023     1.885    bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_0_i_3171_n_9
    SLICE_X79Y178        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.103     1.988 f  bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_0_i_2228/O[7]
                         net (fo=1, routed)           0.638     2.626    bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/data56[15]
    SLICE_X75Y137        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.081     2.707 f  bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_mux_sel__62_i_584/O
                         net (fo=1, routed)           0.143     2.850    bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_97_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_mux_sel__62_i_152_0
    SLICE_X75Y136        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.031     2.881 f  bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_97_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_mux_sel__62_i_344/O
                         net (fo=1, routed)           0.282     3.163    bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_97_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_mux_sel__62_i_344_n_9
    SLICE_X80Y144        LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.032     3.195 f  bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_97_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_mux_sel__62_i_152/O
                         net (fo=1, routed)           0.087     3.282    bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_97_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_mux_sel__62_i_152_n_9
    SLICE_X80Y144        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.031     3.313 f  bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_97_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_mux_sel__62_i_57/O
                         net (fo=1, routed)           0.306     3.619    bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_mux_sel__62_i_9__0_0
    SLICE_X77Y145        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.047     3.666 f  bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_mux_sel__62_i_21/O
                         net (fo=1, routed)           0.124     3.790    bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_15_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_mux_sel__62_i_5__0_3
    SLICE_X77Y145        LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.081     3.871 f  bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_15_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_mux_sel__62_i_9__0/O
                         net (fo=2, routed)           0.092     3.963    bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_15_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_mux_sel__62_i_9__0_n_9
    SLICE_X77Y147        LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.089     4.052 f  bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_15_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_mux_sel__62_i_5__0/O
                         net (fo=21, routed)          0.082     4.134    bd_0_i/hls_inst/inst/process_top_gmem_m_axi_U/bus_read/rs_rdata/ram_reg_0_0_2
    SLICE_X77Y147        LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.134     4.268 r  bd_0_i/hls_inst/inst/process_top_gmem_m_axi_U/bus_read/rs_rdata/ram_reg_0_0_i_1/O
                         net (fo=16, routed)          1.169     5.437    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_0_0
    RAMB36_X4Y14         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_10/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=14586, unset)        0.000     3.300    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ap_clk
    RAMB36_X4Y14         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_10/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X4Y14         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ENARDEN)
                                                     -0.317     2.948    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_10
  -------------------------------------------------------------------
                         required time                          2.948    
                         arrival time                          -5.437    
  -------------------------------------------------------------------
                         slack                                 -2.489    

Slack (VIOLATED) :        -2.477ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemUL_link_next_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_0_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemUL_link_prev_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_0_19/WEA[0]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.391ns  (logic 1.443ns (26.767%)  route 3.948ns (73.233%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14586, unset)        0.000     0.000    bd_0_i/hls_inst/inst/p_dmemUL_link_next_U/process_top_p_dmemUL_link_prev_ram_U/ap_clk
    RAMB36_X3Y55         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_link_next_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_0_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y55         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.906     0.906 r  bd_0_i/hls_inst/inst/p_dmemUL_link_next_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_0_3/DOUTADOUT[0]
                         net (fo=10, routed)          1.165     2.071    bd_0_i/hls_inst/inst/p_dmemUL_link_next_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_0_3_0[0]
    SLICE_X72Y241        LUT3 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.047     2.118 r  bd_0_i/hls_inst/inst/p_dmemUL_link_next_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_0_3_i_4__1_replica/O
                         net (fo=2, routed)           0.103     2.221    bd_0_i/hls_inst/inst/p_dmemUL_link_next_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_1_3_1_repN
    SLICE_X74Y241        LUT4 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.090     2.311 r  bd_0_i/hls_inst/inst/p_dmemUL_link_next_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_0_0_i_402/O
                         net (fo=1, routed)           0.134     2.445    bd_0_i/hls_inst/inst/p_dmemUL_link_next_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_0_0_i_402_n_9
    SLICE_X75Y239        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.031     2.476 r  bd_0_i/hls_inst/inst/p_dmemUL_link_next_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_0_0_i_391__0/O
                         net (fo=1, routed)           0.092     2.568    bd_0_i/hls_inst/inst/p_dmemUL_link_next_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_0_0_i_391__0_n_9
    SLICE_X76Y239        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.082     2.650 f  bd_0_i/hls_inst/inst/p_dmemUL_link_next_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_0_0_i_343__0_rewire_rewire/O
                         net (fo=4, routed)           0.425     3.075    bd_0_i/hls_inst/inst/grp_Strassen_fu_526/grp_MatrixMultiply_fu_9284/grp_p_dst_alloc_malloc_1_fu_232/tmp_i_i_29_fu_355_p2
    SLICE_X93Y239        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.032     3.107 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_526/grp_MatrixMultiply_fu_9284/grp_p_dst_alloc_malloc_1_fu_232/ram_reg_0_0_i_344__0/O
                         net (fo=1, routed)           0.087     3.194    bd_0_i/hls_inst/inst/grp_Strassen_fu_526/grp_p_dst_alloc_malloc_1_fu_9321/ram_reg_0_0_i_171__1
    SLICE_X93Y238        LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.088     3.282 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_526/grp_p_dst_alloc_malloc_1_fu_9321/ram_reg_0_0_i_255__1/O
                         net (fo=1, routed)           0.704     3.986    bd_0_i/hls_inst/inst/grp_Strassen_fu_526/grp_p_dst_alloc_free_dm_1_fu_9369/ram_reg_0_0_i_67__1
    SLICE_X114Y237       LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.031     4.017 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_526/grp_p_dst_alloc_free_dm_1_fu_9369/ram_reg_0_0_i_171__1_rewire/O
                         net (fo=2, routed)           0.136     4.153    bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_1_fu_721/grp_Strassen_fu_526_p_dmemUL_link_prev_we0
    SLICE_X115Y237       LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.089     4.242 r  bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_1_fu_721/ram_reg_0_0_i_67__1/O
                         net (fo=3, routed)           0.043     4.285    bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_1_fu_721/p_dmemUL_link_prev_we0
    SLICE_X115Y237       LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.047     4.332 r  bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_1_fu_721/ram_reg_0_0_i_18__2/O
                         net (fo=128, routed)         1.059     5.391    bd_0_i/hls_inst/inst/p_dmemUL_link_prev_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_0_0_1[0]
    RAMB36_X9Y35         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_link_prev_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_0_19/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=14586, unset)        0.000     3.300    bd_0_i/hls_inst/inst/p_dmemUL_link_prev_U/process_top_p_dmemUL_link_prev_ram_U/ap_clk
    RAMB36_X9Y35         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_link_prev_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_0_19/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X9Y35         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[0])
                                                     -0.351     2.914    bd_0_i/hls_inst/inst/p_dmemUL_link_prev_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_0_19
  -------------------------------------------------------------------
                         required time                          2.914    
                         arrival time                          -5.391    
  -------------------------------------------------------------------
                         slack                                 -2.477    

Slack (VIOLATED) :        -2.469ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemUL_link_next_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_0_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemUL_link_prev_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_0_20/WEA[0]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.383ns  (logic 1.443ns (26.807%)  route 3.940ns (73.193%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14586, unset)        0.000     0.000    bd_0_i/hls_inst/inst/p_dmemUL_link_next_U/process_top_p_dmemUL_link_prev_ram_U/ap_clk
    RAMB36_X3Y55         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_link_next_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_0_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y55         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.906     0.906 r  bd_0_i/hls_inst/inst/p_dmemUL_link_next_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_0_3/DOUTADOUT[0]
                         net (fo=10, routed)          1.165     2.071    bd_0_i/hls_inst/inst/p_dmemUL_link_next_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_0_3_0[0]
    SLICE_X72Y241        LUT3 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.047     2.118 r  bd_0_i/hls_inst/inst/p_dmemUL_link_next_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_0_3_i_4__1_replica/O
                         net (fo=2, routed)           0.103     2.221    bd_0_i/hls_inst/inst/p_dmemUL_link_next_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_1_3_1_repN
    SLICE_X74Y241        LUT4 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.090     2.311 r  bd_0_i/hls_inst/inst/p_dmemUL_link_next_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_0_0_i_402/O
                         net (fo=1, routed)           0.134     2.445    bd_0_i/hls_inst/inst/p_dmemUL_link_next_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_0_0_i_402_n_9
    SLICE_X75Y239        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.031     2.476 r  bd_0_i/hls_inst/inst/p_dmemUL_link_next_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_0_0_i_391__0/O
                         net (fo=1, routed)           0.092     2.568    bd_0_i/hls_inst/inst/p_dmemUL_link_next_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_0_0_i_391__0_n_9
    SLICE_X76Y239        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.082     2.650 f  bd_0_i/hls_inst/inst/p_dmemUL_link_next_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_0_0_i_343__0_rewire_rewire/O
                         net (fo=4, routed)           0.425     3.075    bd_0_i/hls_inst/inst/grp_Strassen_fu_526/grp_MatrixMultiply_fu_9284/grp_p_dst_alloc_malloc_1_fu_232/tmp_i_i_29_fu_355_p2
    SLICE_X93Y239        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.032     3.107 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_526/grp_MatrixMultiply_fu_9284/grp_p_dst_alloc_malloc_1_fu_232/ram_reg_0_0_i_344__0/O
                         net (fo=1, routed)           0.087     3.194    bd_0_i/hls_inst/inst/grp_Strassen_fu_526/grp_p_dst_alloc_malloc_1_fu_9321/ram_reg_0_0_i_171__1
    SLICE_X93Y238        LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.088     3.282 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_526/grp_p_dst_alloc_malloc_1_fu_9321/ram_reg_0_0_i_255__1/O
                         net (fo=1, routed)           0.704     3.986    bd_0_i/hls_inst/inst/grp_Strassen_fu_526/grp_p_dst_alloc_free_dm_1_fu_9369/ram_reg_0_0_i_67__1
    SLICE_X114Y237       LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.031     4.017 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_526/grp_p_dst_alloc_free_dm_1_fu_9369/ram_reg_0_0_i_171__1_rewire/O
                         net (fo=2, routed)           0.136     4.153    bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_1_fu_721/grp_Strassen_fu_526_p_dmemUL_link_prev_we0
    SLICE_X115Y237       LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.089     4.242 r  bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_1_fu_721/ram_reg_0_0_i_67__1/O
                         net (fo=3, routed)           0.043     4.285    bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_1_fu_721/p_dmemUL_link_prev_we0
    SLICE_X115Y237       LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.047     4.332 r  bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_1_fu_721/ram_reg_0_0_i_18__2/O
                         net (fo=128, routed)         1.051     5.383    bd_0_i/hls_inst/inst/p_dmemUL_link_prev_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_0_0_1[0]
    RAMB36_X9Y36         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_link_prev_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_0_20/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=14586, unset)        0.000     3.300    bd_0_i/hls_inst/inst/p_dmemUL_link_prev_U/process_top_p_dmemUL_link_prev_ram_U/ap_clk
    RAMB36_X9Y36         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_link_prev_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_0_20/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X9Y36         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[0])
                                                     -0.351     2.914    bd_0_i/hls_inst/inst/p_dmemUL_link_prev_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_0_20
  -------------------------------------------------------------------
                         required time                          2.914    
                         arrival time                          -5.383    
  -------------------------------------------------------------------
                         slack                                 -2.469    

Slack (VIOLATED) :        -2.460ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_12/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemi_data_U/process_top_p_dmemi_data_ram_U/ram_reg_0_3/WEA[0]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.374ns  (logic 1.468ns (27.317%)  route 3.906ns (72.683%))
  Logic Levels:           9  (CARRY8=1 LUT2=1 LUT3=2 LUT5=3 LUT6=2)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14586, unset)        0.000     0.000    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ap_clk
    RAMB36_X4Y15         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_12/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y15         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.906     0.906 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_12/DOUTADOUT[0]
                         net (fo=131, routed)         0.865     1.771    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_12_n_108
    SLICE_X66Y117        LUT3 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.081     1.852 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/tmp_1594_reg_567[12]_i_1_replica_1/O
                         net (fo=13, routed)          0.275     2.127    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_1_12_0_repN_1
    SLICE_X66Y120        LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.088     2.215 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_mux_sel__30_i_114/O
                         net (fo=1, routed)           0.017     2.232    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_mux_sel__30_i_114_n_9
    SLICE_X66Y120        CARRY8 (Prop_CARRY8_SLICEM_S[4]_O[7])
                                                      0.121     2.353 f  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_mux_sel__30_i_99/O[7]
                         net (fo=1, routed)           0.395     2.748    bd_0_i/hls_inst/inst/grp_Strassen_fu_526/ram_mux_sel__30_i_59_2[7]
    SLICE_X64Y117        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.049     2.797 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_526/ram_mux_sel__30_i_94/O
                         net (fo=1, routed)           0.433     3.230    bd_0_i/hls_inst/inst/grp_Strassen_fu_526/ram_mux_sel__30_i_94_n_9
    SLICE_X56Y117        LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.048     3.278 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_526/ram_mux_sel__30_i_59/O
                         net (fo=1, routed)           0.043     3.321    bd_0_i/hls_inst/inst/grp_Strassen_fu_526/grp_MatrixMultiply_fu_9284/ram_mux_sel__30_i_5_1
    SLICE_X56Y117        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.081     3.402 f  bd_0_i/hls_inst/inst/grp_Strassen_fu_526/grp_MatrixMultiply_fu_9284/ram_mux_sel__30_i_24/O
                         net (fo=1, routed)           0.334     3.736    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/grp_Strassen_fu_526_p_dmemi_data_address0[15]
    SLICE_X54Y117        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.031     3.767 f  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_mux_sel__30_i_5/O
                         net (fo=2, routed)           0.090     3.857    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_mux_sel__30_i_5_n_9
    SLICE_X54Y115        LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.031     3.888 f  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_mux_sel__30_i_2__3/O
                         net (fo=18, routed)          0.220     4.108    bd_0_i/hls_inst/inst/grp_Strassen_fu_526/grp_MatrixMultiply_fu_9284/p_dmemi_data_address0[0]
    SLICE_X53Y117        LUT5 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.032     4.140 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_526/grp_MatrixMultiply_fu_9284/ram_reg_0_0_i_35__4/O
                         net (fo=128, routed)         1.234     5.374    bd_0_i/hls_inst/inst/p_dmemi_data_U/process_top_p_dmemi_data_ram_U/ram_reg_0_0_2[0]
    RAMB36_X2Y8          RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemi_data_U/process_top_p_dmemi_data_ram_U/ram_reg_0_3/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=14586, unset)        0.000     3.300    bd_0_i/hls_inst/inst/p_dmemi_data_U/process_top_p_dmemi_data_ram_U/ap_clk
    RAMB36_X2Y8          RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemi_data_U/process_top_p_dmemi_data_ram_U/ram_reg_0_3/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X2Y8          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[0])
                                                     -0.351     2.914    bd_0_i/hls_inst/inst/p_dmemi_data_U/process_top_p_dmemi_data_ram_U/ram_reg_0_3
  -------------------------------------------------------------------
                         required time                          2.914    
                         arrival time                          -5.374    
  -------------------------------------------------------------------
                         slack                                 -2.460    

Slack (VIOLATED) :        -2.459ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemUL_link_next_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_0_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemUL_link_prev_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_1_26/WEA[0]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.373ns  (logic 1.436ns (26.726%)  route 3.937ns (73.274%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14586, unset)        0.000     0.000    bd_0_i/hls_inst/inst/p_dmemUL_link_next_U/process_top_p_dmemUL_link_prev_ram_U/ap_clk
    RAMB36_X3Y55         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_link_next_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_0_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y55         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.906     0.906 r  bd_0_i/hls_inst/inst/p_dmemUL_link_next_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_0_3/DOUTADOUT[0]
                         net (fo=10, routed)          1.165     2.071    bd_0_i/hls_inst/inst/p_dmemUL_link_next_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_0_3_0[0]
    SLICE_X72Y241        LUT3 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.047     2.118 r  bd_0_i/hls_inst/inst/p_dmemUL_link_next_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_0_3_i_4__1_replica/O
                         net (fo=2, routed)           0.103     2.221    bd_0_i/hls_inst/inst/p_dmemUL_link_next_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_1_3_1_repN
    SLICE_X74Y241        LUT4 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.090     2.311 r  bd_0_i/hls_inst/inst/p_dmemUL_link_next_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_0_0_i_402/O
                         net (fo=1, routed)           0.134     2.445    bd_0_i/hls_inst/inst/p_dmemUL_link_next_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_0_0_i_402_n_9
    SLICE_X75Y239        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.031     2.476 r  bd_0_i/hls_inst/inst/p_dmemUL_link_next_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_0_0_i_391__0/O
                         net (fo=1, routed)           0.092     2.568    bd_0_i/hls_inst/inst/p_dmemUL_link_next_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_0_0_i_391__0_n_9
    SLICE_X76Y239        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.082     2.650 f  bd_0_i/hls_inst/inst/p_dmemUL_link_next_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_0_0_i_343__0_rewire_rewire/O
                         net (fo=4, routed)           0.425     3.075    bd_0_i/hls_inst/inst/grp_Strassen_fu_526/grp_MatrixMultiply_fu_9284/grp_p_dst_alloc_malloc_1_fu_232/tmp_i_i_29_fu_355_p2
    SLICE_X93Y239        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.032     3.107 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_526/grp_MatrixMultiply_fu_9284/grp_p_dst_alloc_malloc_1_fu_232/ram_reg_0_0_i_344__0/O
                         net (fo=1, routed)           0.087     3.194    bd_0_i/hls_inst/inst/grp_Strassen_fu_526/grp_p_dst_alloc_malloc_1_fu_9321/ram_reg_0_0_i_171__1
    SLICE_X93Y238        LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.088     3.282 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_526/grp_p_dst_alloc_malloc_1_fu_9321/ram_reg_0_0_i_255__1/O
                         net (fo=1, routed)           0.704     3.986    bd_0_i/hls_inst/inst/grp_Strassen_fu_526/grp_p_dst_alloc_free_dm_1_fu_9369/ram_reg_0_0_i_67__1
    SLICE_X114Y237       LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.031     4.017 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_526/grp_p_dst_alloc_free_dm_1_fu_9369/ram_reg_0_0_i_171__1_rewire/O
                         net (fo=2, routed)           0.131     4.148    bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_1_fu_721/grp_Strassen_fu_526_p_dmemUL_link_prev_we0
    SLICE_X115Y237       LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.082     4.230 r  bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_1_fu_721/ram_reg_0_0_i_67__1_replica/O
                         net (fo=2, routed)           0.085     4.315    bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_1_fu_721/p_dmemUL_link_prev_we0_repN
    SLICE_X115Y238       LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.047     4.362 r  bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_1_fu_721/ram_reg_1_24_i_1/O
                         net (fo=32, routed)          1.011     5.373    bd_0_i/hls_inst/inst/p_dmemUL_link_prev_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_1_31_3[0]
    RAMB36_X10Y49        RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_link_prev_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_1_26/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=14586, unset)        0.000     3.300    bd_0_i/hls_inst/inst/p_dmemUL_link_prev_U/process_top_p_dmemUL_link_prev_ram_U/ap_clk
    RAMB36_X10Y49        RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_link_prev_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_1_26/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X10Y49        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[0])
                                                     -0.351     2.914    bd_0_i/hls_inst/inst/p_dmemUL_link_prev_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_1_26
  -------------------------------------------------------------------
                         required time                          2.914    
                         arrival time                          -5.373    
  -------------------------------------------------------------------
                         slack                                 -2.459    

Slack (VIOLATED) :        -2.455ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_12/ENARDEN
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.403ns  (logic 1.693ns (31.334%)  route 3.710ns (68.666%))
  Logic Levels:           11  (CARRY8=2 LUT2=1 LUT6=8)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14586, unset)        0.000     0.000    bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ap_clk
    RAMB36_X5Y44         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y44         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[1])
                                                      0.816     0.816 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_bram_0/DOUTADOUT[1]
                         net (fo=62, routed)          0.786     1.602    bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/DOUTADOUT[1]
    SLICE_X79Y177        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.082     1.684 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_0_i_3820/O
                         net (fo=1, routed)           0.012     1.696    bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_0_i_3820_n_9
    SLICE_X79Y177        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.166     1.862 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_0_i_3171/CO[7]
                         net (fo=1, routed)           0.023     1.885    bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_0_i_3171_n_9
    SLICE_X79Y178        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.103     1.988 f  bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_0_i_2228/O[7]
                         net (fo=1, routed)           0.638     2.626    bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/data56[15]
    SLICE_X75Y137        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.081     2.707 f  bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_mux_sel__62_i_584/O
                         net (fo=1, routed)           0.143     2.850    bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_97_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_mux_sel__62_i_152_0
    SLICE_X75Y136        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.031     2.881 f  bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_97_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_mux_sel__62_i_344/O
                         net (fo=1, routed)           0.282     3.163    bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_97_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_mux_sel__62_i_344_n_9
    SLICE_X80Y144        LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.032     3.195 f  bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_97_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_mux_sel__62_i_152/O
                         net (fo=1, routed)           0.087     3.282    bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_97_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_mux_sel__62_i_152_n_9
    SLICE_X80Y144        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.031     3.313 f  bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_97_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_mux_sel__62_i_57/O
                         net (fo=1, routed)           0.306     3.619    bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_mux_sel__62_i_9__0_0
    SLICE_X77Y145        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.047     3.666 f  bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_mux_sel__62_i_21/O
                         net (fo=1, routed)           0.124     3.790    bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_15_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_mux_sel__62_i_5__0_3
    SLICE_X77Y145        LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.081     3.871 f  bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_15_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_mux_sel__62_i_9__0/O
                         net (fo=2, routed)           0.092     3.963    bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_15_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_mux_sel__62_i_9__0_n_9
    SLICE_X77Y147        LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.089     4.052 f  bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_15_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_mux_sel__62_i_5__0/O
                         net (fo=21, routed)          0.082     4.134    bd_0_i/hls_inst/inst/process_top_gmem_m_axi_U/bus_read/rs_rdata/ram_reg_0_0_2
    SLICE_X77Y147        LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.134     4.268 r  bd_0_i/hls_inst/inst/process_top_gmem_m_axi_U/bus_read/rs_rdata/ram_reg_0_0_i_1/O
                         net (fo=16, routed)          1.135     5.403    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_0_0
    RAMB36_X4Y15         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_12/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=14586, unset)        0.000     3.300    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ap_clk
    RAMB36_X4Y15         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_12/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X4Y15         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ENARDEN)
                                                     -0.317     2.948    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_12
  -------------------------------------------------------------------
                         required time                          2.948    
                         arrival time                          -5.403    
  -------------------------------------------------------------------
                         slack                                 -2.455    

Slack (VIOLATED) :        -2.446ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_14/ENARDEN
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.394ns  (logic 1.693ns (31.387%)  route 3.701ns (68.613%))
  Logic Levels:           11  (CARRY8=2 LUT2=1 LUT6=8)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14586, unset)        0.000     0.000    bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ap_clk
    RAMB36_X5Y44         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y44         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[1])
                                                      0.816     0.816 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_bram_0/DOUTADOUT[1]
                         net (fo=62, routed)          0.786     1.602    bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/DOUTADOUT[1]
    SLICE_X79Y177        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.082     1.684 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_0_i_3820/O
                         net (fo=1, routed)           0.012     1.696    bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_0_i_3820_n_9
    SLICE_X79Y177        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.166     1.862 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_0_i_3171/CO[7]
                         net (fo=1, routed)           0.023     1.885    bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_0_i_3171_n_9
    SLICE_X79Y178        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.103     1.988 f  bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_0_i_2228/O[7]
                         net (fo=1, routed)           0.638     2.626    bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/data56[15]
    SLICE_X75Y137        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.081     2.707 f  bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_mux_sel__62_i_584/O
                         net (fo=1, routed)           0.143     2.850    bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_97_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_mux_sel__62_i_152_0
    SLICE_X75Y136        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.031     2.881 f  bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_97_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_mux_sel__62_i_344/O
                         net (fo=1, routed)           0.282     3.163    bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_97_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_mux_sel__62_i_344_n_9
    SLICE_X80Y144        LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.032     3.195 f  bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_97_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_mux_sel__62_i_152/O
                         net (fo=1, routed)           0.087     3.282    bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_97_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_mux_sel__62_i_152_n_9
    SLICE_X80Y144        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.031     3.313 f  bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_97_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_mux_sel__62_i_57/O
                         net (fo=1, routed)           0.306     3.619    bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_mux_sel__62_i_9__0_0
    SLICE_X77Y145        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.047     3.666 f  bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_mux_sel__62_i_21/O
                         net (fo=1, routed)           0.124     3.790    bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_15_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_mux_sel__62_i_5__0_3
    SLICE_X77Y145        LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.081     3.871 f  bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_15_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_mux_sel__62_i_9__0/O
                         net (fo=2, routed)           0.092     3.963    bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_15_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_mux_sel__62_i_9__0_n_9
    SLICE_X77Y147        LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.089     4.052 f  bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_15_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_mux_sel__62_i_5__0/O
                         net (fo=21, routed)          0.082     4.134    bd_0_i/hls_inst/inst/process_top_gmem_m_axi_U/bus_read/rs_rdata/ram_reg_0_0_2
    SLICE_X77Y147        LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.134     4.268 r  bd_0_i/hls_inst/inst/process_top_gmem_m_axi_U/bus_read/rs_rdata/ram_reg_0_0_i_1/O
                         net (fo=16, routed)          1.126     5.394    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_0_0
    RAMB36_X4Y16         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_14/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=14586, unset)        0.000     3.300    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ap_clk
    RAMB36_X4Y16         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_14/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X4Y16         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ENARDEN)
                                                     -0.317     2.948    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_14
  -------------------------------------------------------------------
                         required time                          2.948    
                         arrival time                          -5.394    
  -------------------------------------------------------------------
                         slack                                 -2.446    

Slack (VIOLATED) :        -2.444ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_12/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemi_data_U/process_top_p_dmemi_data_ram_U/ram_reg_0_30/WEA[0]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.358ns  (logic 1.468ns (27.398%)  route 3.890ns (72.602%))
  Logic Levels:           9  (CARRY8=1 LUT2=1 LUT3=2 LUT5=3 LUT6=2)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14586, unset)        0.000     0.000    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ap_clk
    RAMB36_X4Y15         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_12/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y15         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.906     0.906 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_12/DOUTADOUT[0]
                         net (fo=131, routed)         0.865     1.771    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_12_n_108
    SLICE_X66Y117        LUT3 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.081     1.852 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/tmp_1594_reg_567[12]_i_1_replica_1/O
                         net (fo=13, routed)          0.275     2.127    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_1_12_0_repN_1
    SLICE_X66Y120        LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.088     2.215 r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_mux_sel__30_i_114/O
                         net (fo=1, routed)           0.017     2.232    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_mux_sel__30_i_114_n_9
    SLICE_X66Y120        CARRY8 (Prop_CARRY8_SLICEM_S[4]_O[7])
                                                      0.121     2.353 f  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_mux_sel__30_i_99/O[7]
                         net (fo=1, routed)           0.395     2.748    bd_0_i/hls_inst/inst/grp_Strassen_fu_526/ram_mux_sel__30_i_59_2[7]
    SLICE_X64Y117        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.049     2.797 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_526/ram_mux_sel__30_i_94/O
                         net (fo=1, routed)           0.433     3.230    bd_0_i/hls_inst/inst/grp_Strassen_fu_526/ram_mux_sel__30_i_94_n_9
    SLICE_X56Y117        LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.048     3.278 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_526/ram_mux_sel__30_i_59/O
                         net (fo=1, routed)           0.043     3.321    bd_0_i/hls_inst/inst/grp_Strassen_fu_526/grp_MatrixMultiply_fu_9284/ram_mux_sel__30_i_5_1
    SLICE_X56Y117        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.081     3.402 f  bd_0_i/hls_inst/inst/grp_Strassen_fu_526/grp_MatrixMultiply_fu_9284/ram_mux_sel__30_i_24/O
                         net (fo=1, routed)           0.334     3.736    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/grp_Strassen_fu_526_p_dmemi_data_address0[15]
    SLICE_X54Y117        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.031     3.767 f  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_mux_sel__30_i_5/O
                         net (fo=2, routed)           0.090     3.857    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_mux_sel__30_i_5_n_9
    SLICE_X54Y115        LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.031     3.888 f  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_mux_sel__30_i_2__3/O
                         net (fo=18, routed)          0.220     4.108    bd_0_i/hls_inst/inst/grp_Strassen_fu_526/grp_MatrixMultiply_fu_9284/p_dmemi_data_address0[0]
    SLICE_X53Y117        LUT5 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.032     4.140 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_526/grp_MatrixMultiply_fu_9284/ram_reg_0_0_i_35__4/O
                         net (fo=128, routed)         1.218     5.358    bd_0_i/hls_inst/inst/p_dmemi_data_U/process_top_p_dmemi_data_ram_U/ram_reg_0_0_2[0]
    RAMB36_X2Y38         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemi_data_U/process_top_p_dmemi_data_ram_U/ram_reg_0_30/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=14586, unset)        0.000     3.300    bd_0_i/hls_inst/inst/p_dmemi_data_U/process_top_p_dmemi_data_ram_U/ap_clk
    RAMB36_X2Y38         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemi_data_U/process_top_p_dmemi_data_ram_U/ram_reg_0_30/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X2Y38         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[0])
                                                     -0.351     2.914    bd_0_i/hls_inst/inst/p_dmemi_data_U/process_top_p_dmemi_data_ram_U/ram_reg_0_30
  -------------------------------------------------------------------
                         required time                          2.914    
                         arrival time                          -5.358    
  -------------------------------------------------------------------
                         slack                                 -2.444    

Slack (VIOLATED) :        -2.439ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemUL_link_next_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_0_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemUL_link_prev_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_1_27/WEA[0]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.353ns  (logic 1.436ns (26.826%)  route 3.917ns (73.174%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14586, unset)        0.000     0.000    bd_0_i/hls_inst/inst/p_dmemUL_link_next_U/process_top_p_dmemUL_link_prev_ram_U/ap_clk
    RAMB36_X3Y55         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_link_next_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_0_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y55         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.906     0.906 r  bd_0_i/hls_inst/inst/p_dmemUL_link_next_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_0_3/DOUTADOUT[0]
                         net (fo=10, routed)          1.165     2.071    bd_0_i/hls_inst/inst/p_dmemUL_link_next_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_0_3_0[0]
    SLICE_X72Y241        LUT3 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.047     2.118 r  bd_0_i/hls_inst/inst/p_dmemUL_link_next_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_0_3_i_4__1_replica/O
                         net (fo=2, routed)           0.103     2.221    bd_0_i/hls_inst/inst/p_dmemUL_link_next_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_1_3_1_repN
    SLICE_X74Y241        LUT4 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.090     2.311 r  bd_0_i/hls_inst/inst/p_dmemUL_link_next_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_0_0_i_402/O
                         net (fo=1, routed)           0.134     2.445    bd_0_i/hls_inst/inst/p_dmemUL_link_next_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_0_0_i_402_n_9
    SLICE_X75Y239        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.031     2.476 r  bd_0_i/hls_inst/inst/p_dmemUL_link_next_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_0_0_i_391__0/O
                         net (fo=1, routed)           0.092     2.568    bd_0_i/hls_inst/inst/p_dmemUL_link_next_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_0_0_i_391__0_n_9
    SLICE_X76Y239        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.082     2.650 f  bd_0_i/hls_inst/inst/p_dmemUL_link_next_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_0_0_i_343__0_rewire_rewire/O
                         net (fo=4, routed)           0.425     3.075    bd_0_i/hls_inst/inst/grp_Strassen_fu_526/grp_MatrixMultiply_fu_9284/grp_p_dst_alloc_malloc_1_fu_232/tmp_i_i_29_fu_355_p2
    SLICE_X93Y239        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.032     3.107 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_526/grp_MatrixMultiply_fu_9284/grp_p_dst_alloc_malloc_1_fu_232/ram_reg_0_0_i_344__0/O
                         net (fo=1, routed)           0.087     3.194    bd_0_i/hls_inst/inst/grp_Strassen_fu_526/grp_p_dst_alloc_malloc_1_fu_9321/ram_reg_0_0_i_171__1
    SLICE_X93Y238        LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.088     3.282 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_526/grp_p_dst_alloc_malloc_1_fu_9321/ram_reg_0_0_i_255__1/O
                         net (fo=1, routed)           0.704     3.986    bd_0_i/hls_inst/inst/grp_Strassen_fu_526/grp_p_dst_alloc_free_dm_1_fu_9369/ram_reg_0_0_i_67__1
    SLICE_X114Y237       LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.031     4.017 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_526/grp_p_dst_alloc_free_dm_1_fu_9369/ram_reg_0_0_i_171__1_rewire/O
                         net (fo=2, routed)           0.131     4.148    bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_1_fu_721/grp_Strassen_fu_526_p_dmemUL_link_prev_we0
    SLICE_X115Y237       LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.082     4.230 r  bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_1_fu_721/ram_reg_0_0_i_67__1_replica/O
                         net (fo=2, routed)           0.085     4.315    bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_1_fu_721/p_dmemUL_link_prev_we0_repN
    SLICE_X115Y238       LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.047     4.362 r  bd_0_i/hls_inst/inst/grp_p_dst_alloc_free_dm_1_fu_721/ram_reg_1_24_i_1/O
                         net (fo=32, routed)          0.991     5.353    bd_0_i/hls_inst/inst/p_dmemUL_link_prev_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_1_31_3[0]
    RAMB36_X10Y51        RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_link_prev_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_1_27/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=14586, unset)        0.000     3.300    bd_0_i/hls_inst/inst/p_dmemUL_link_prev_U/process_top_p_dmemUL_link_prev_ram_U/ap_clk
    RAMB36_X10Y51        RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_link_prev_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_1_27/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X10Y51        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[0])
                                                     -0.351     2.914    bd_0_i/hls_inst/inst/p_dmemUL_link_prev_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_1_27
  -------------------------------------------------------------------
                         required time                          2.914    
                         arrival time                          -5.353    
  -------------------------------------------------------------------
                         slack                                 -2.439    

Slack (VIOLATED) :        -2.438ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/p_dmemUL_link_prev_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_0_18/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemUL_link_next_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_1_18/WEA[0]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.352ns  (logic 1.410ns (26.345%)  route 3.942ns (73.655%))
  Logic Levels:           9  (LUT3=2 LUT6=6 MUXF7=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14586, unset)        0.000     0.000    bd_0_i/hls_inst/inst/p_dmemUL_link_prev_U/process_top_p_dmemUL_link_prev_ram_U/ap_clk
    RAMB36_X9Y38         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_link_prev_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_0_18/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X9Y38         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.906     0.906 r  bd_0_i/hls_inst/inst/p_dmemUL_link_prev_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_0_18/DOUTADOUT[0]
                         net (fo=11, routed)          0.884     1.790    bd_0_i/hls_inst/inst/p_dmemUL_link_prev_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_0_18_n_108
    SLICE_X111Y205       LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.031     1.821 r  bd_0_i/hls_inst/inst/p_dmemUL_link_prev_U/process_top_p_dmemUL_link_prev_ram_U/request_assign_reg_601[18]_i_1_replica/O
                         net (fo=1, routed)           0.485     2.306    bd_0_i/hls_inst/inst/p_dmemUL_link_prev_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_1_18_1_repN
    SLICE_X105Y231       LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.082     2.388 r  bd_0_i/hls_inst/inst/p_dmemUL_link_prev_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_0_0_i_233__2_rewire/O
                         net (fo=1, routed)           0.140     2.528    bd_0_i/hls_inst/inst/p_dmemUL_link_prev_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_0_0_i_233__2_n_9
    SLICE_X105Y231       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.114     2.642 r  bd_0_i/hls_inst/inst/p_dmemUL_link_prev_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_0_0_i_229__1_rewire/O
                         net (fo=1, routed)           0.093     2.735    bd_0_i/hls_inst/inst/p_dmemUL_link_prev_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_0_0_i_229__1_n_9
    SLICE_X103Y231       LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.031     2.766 r  bd_0_i/hls_inst/inst/p_dmemUL_link_prev_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_0_0_i_218__2/O
                         net (fo=2, routed)           0.173     2.939    bd_0_i/hls_inst/inst/grp_Strassen_fu_526/grp_p_dst_alloc_malloc_1_fu_9321/ram_reg_0_0_i_151__0_0
    SLICE_X103Y232       LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.031     2.970 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_526/grp_p_dst_alloc_malloc_1_fu_9321/ram_reg_0_0_i_195__0/O
                         net (fo=1, routed)           0.311     3.281    bd_0_i/hls_inst/inst/grp_Strassen_fu_526/grp_p_dst_alloc_free_dm_1_fu_9369/grp_p_dst_alloc_malloc_1_fu_9321_p_dmemUL_link_next_we0
    SLICE_X91Y234        LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.082     3.363 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_526/grp_p_dst_alloc_free_dm_1_fu_9369/ram_reg_0_0_i_151__0/O
                         net (fo=1, routed)           0.319     3.682    bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_695/grp_Strassen_fu_526_p_dmemUL_link_next_we0
    SLICE_X77Y234        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.032     3.714 r  bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_695/ram_reg_0_0_i_106__3/O
                         net (fo=1, routed)           0.012     3.726    bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_695/ram_reg_0_0_i_106__3_n_9
    SLICE_X77Y234        MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.054     3.780 r  bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_695/ram_reg_0_0_i_58__3/O
                         net (fo=15, routed)          0.148     3.928    bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_695/p_dmemUL_link_next_we0
    SLICE_X77Y236        LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.047     3.975 r  bd_0_i/hls_inst/inst/grp_p_dst_alloc_malloc_1_fu_695/ram_reg_1_16_i_1__0/O
                         net (fo=64, routed)          1.377     5.352    bd_0_i/hls_inst/inst/p_dmemUL_link_next_U/process_top_p_dmemUL_link_prev_ram_U/WEA[0]
    RAMB36_X2Y48         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_link_next_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_1_18/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=14586, unset)        0.000     3.300    bd_0_i/hls_inst/inst/p_dmemUL_link_next_U/process_top_p_dmemUL_link_prev_ram_U/ap_clk
    RAMB36_X2Y48         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_link_next_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_1_18/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X2Y48         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[0])
                                                     -0.351     2.914    bd_0_i/hls_inst/inst/p_dmemUL_link_next_U/process_top_p_dmemUL_link_prev_ram_U/ram_reg_1_18
  -------------------------------------------------------------------
                         required time                          2.914    
                         arrival time                          -5.352    
  -------------------------------------------------------------------
                         slack                                 -2.438    





Running report: report_utilization -file ./report/process_top_utilization_routed.rpt
Contents of report file './report/process_top_utilization_routed.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Feb  5 18:15:36 2020
| Host         : u0-lau running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_utilization -file ./report/process_top_utilization_routed.rpt
| Design       : bd_0_wrapper
| Device       : xcvu9pfsgd2104-3
| Design State : Fully Placed
--------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists
12. SLR Connectivity
13. SLR Connectivity Matrix
14. SLR CLB Logic and Dedicated Block Utilization
15. SLR IO Utilization

1. CLB Logic
------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| CLB LUTs                   | 21631 |     0 |   1182240 |  1.83 |
|   LUT as Logic             | 21525 |     0 |   1182240 |  1.82 |
|   LUT as Memory            |   106 |     0 |    591840 |  0.02 |
|     LUT as Distributed RAM |    32 |     0 |           |       |
|     LUT as Shift Register  |    74 |     0 |           |       |
| CLB Registers              | 13722 |     0 |   2364480 |  0.58 |
|   Register as Flip Flop    | 13722 |     0 |   2364480 |  0.58 |
|   Register as Latch        |     0 |     0 |   2364480 |  0.00 |
| CARRY8                     |  1140 |     0 |    147780 |  0.77 |
| F7 Muxes                   |   201 |     0 |    591120 |  0.03 |
| F8 Muxes                   |     0 |     0 |    295560 |  0.00 |
| F9 Muxes                   |     0 |     0 |    147780 |  0.00 |
+----------------------------+-------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 68    |          Yes |         Set |            - |
| 13654 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+-------+-------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Available | Util% |
+--------------------------------------------+-------+-------+-----------+-------+
| CLB                                        |  5688 |     0 |    147780 |  3.85 |
|   CLBL                                     |  2963 |     0 |           |       |
|   CLBM                                     |  2725 |     0 |           |       |
| LUT as Logic                               | 21525 |     0 |   1182240 |  1.82 |
|   using O5 output only                     |    91 |       |           |       |
|   using O6 output only                     | 16809 |       |           |       |
|   using O5 and O6                          |  4625 |       |           |       |
| LUT as Memory                              |   106 |     0 |    591840 |  0.02 |
|   LUT as Distributed RAM                   |    32 |     0 |           |       |
|     using O5 output only                   |     0 |       |           |       |
|     using O6 output only                   |     0 |       |           |       |
|     using O5 and O6                        |    32 |       |           |       |
|   LUT as Shift Register                    |    74 |     0 |           |       |
|     using O5 output only                   |     0 |       |           |       |
|     using O6 output only                   |    14 |       |           |       |
|     using O5 and O6                        |    60 |       |           |       |
| CLB Registers                              | 13722 |     0 |   2364480 |  0.58 |
|   Register driven from within the CLB      |  4883 |       |           |       |
|   Register driven from outside the CLB     |  8839 |       |           |       |
|     LUT in front of the register is unused |  5698 |       |           |       |
|     LUT in front of the register is used   |  3141 |       |           |       |
| Unique Control Sets                        |   475 |       |    295560 |  0.16 |
+--------------------------------------------+-------+-------+-----------+-------+
* Note: Available Control Sets calculated as CLB Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+-------+-------+-----------+-------+
|     Site Type     |  Used | Fixed | Available | Util% |
+-------------------+-------+-------+-----------+-------+
| Block RAM Tile    | 459.5 |     0 |      2160 | 21.27 |
|   RAMB36/FIFO*    |   458 |     0 |      2160 | 21.20 |
|     RAMB36E2 only |   458 |       |           |       |
|   RAMB18          |     3 |     0 |      4320 |  0.07 |
|     RAMB18E2 only |     3 |       |           |       |
| URAM              |     0 |     0 |       960 |  0.00 |
+-------------------+-------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |   12 |     0 |      6840 |  0.18 |
|   DSP48E2 only |   12 |       |           |       |
+----------------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |    0 |     0 |       676 |  0.00 |
| HPIOB_M          |    0 |     0 |       312 |  0.00 |
| HPIOB_S          |    0 |     0 |       312 |  0.00 |
| HPIOB_SNGL       |    0 |     0 |        52 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |       720 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |       720 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |       240 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |      1560 |  0.00 |
| BITSLICE_TX      |    0 |     0 |       240 |  0.00 |
| RIU_OR           |    0 |     0 |       120 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    0 |     0 |      1800 |  0.00 |
|   BUFGCE             |    0 |     0 |       720 |  0.00 |
|   BUFGCE_DIV         |    0 |     0 |       120 |  0.00 |
|   BUFG_GT            |    0 |     0 |       720 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |       240 |  0.00 |
| PLL                  |    0 |     0 |        60 |  0.00 |
| MMCM                 |    0 |     0 |        30 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two global buffer resources. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| CMACE4          |    0 |     0 |         9 |  0.00 |
| GTYE4_CHANNEL   |    0 |     0 |        76 |  0.00 |
| GTYE4_COMMON    |    0 |     0 |        19 |  0.00 |
| ILKNE4          |    0 |     0 |         9 |  0.00 |
| OBUFDS_GTE4     |    0 |     0 |        38 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |        38 |  0.00 |
| PCIE40E4        |    0 |     0 |         6 |  0.00 |
| SYSMONE4        |    0 |     0 |         3 |  0.00 |
+-----------------+------+-------+-----------+-------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |        12 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         3 |  0.00 |
| EFUSE_USR   |    0 |     0 |         3 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         3 |  0.00 |
| ICAPE3      |    0 |     0 |         6 |  0.00 |
| MASTER_JTAG |    0 |     0 |         3 |  0.00 |
| STARTUPE3   |    0 |     0 |         3 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+----------+-------+---------------------+
| Ref Name |  Used | Functional Category |
+----------+-------+---------------------+
| FDRE     | 13654 |            Register |
| LUT6     |  6941 |                 CLB |
| LUT4     |  4889 |                 CLB |
| LUT3     |  4670 |                 CLB |
| LUT2     |  4529 |                 CLB |
| LUT5     |  4502 |                 CLB |
| CARRY8   |  1140 |                 CLB |
| LUT1     |   619 |                 CLB |
| RAMB36E2 |   458 |           Block Ram |
| MUXF7    |   201 |                 CLB |
| SRL16E   |   134 |                 CLB |
| FDSE     |    68 |            Register |
| RAMS32   |    64 |                 CLB |
| DSP48E2  |    12 |          Arithmetic |
| RAMB18E2 |     3 |           Block Ram |
+----------+-------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+-----------------+------+
|     Ref Name    | Used |
+-----------------+------+
| bd_0_hls_inst_0 |    1 |
+-----------------+------+


12. SLR Connectivity
--------------------

+----------------------------------+------+-------+-----------+-------+
|                                  | Used | Fixed | Available | Util% |
+----------------------------------+------+-------+-----------+-------+
| SLR2 <-> SLR1                    |    0 |       |     17280 |  0.00 |
|   SLR1 -> SLR2                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
|   SLR2 -> SLR1                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
| SLR1 <-> SLR0                    |    0 |       |     17280 |  0.00 |
|   SLR0 -> SLR1                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
|   SLR1 -> SLR0                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
+----------------------------------+------+-------+-----------+-------+
| Total SLLs Used                  |    0 |       |           |       |
+----------------------------------+------+-------+-----------+-------+


13. SLR Connectivity Matrix
---------------------------

+------+------+------+------+
|      | SLR2 | SLR1 | SLR0 |
+------+------+------+------+
| SLR2 |    0 |    0 |    0 |
| SLR1 |    0 |    0 |    0 |
| SLR0 |    0 |    0 |    0 |
+------+------+------+------+


14. SLR CLB Logic and Dedicated Block Utilization
-------------------------------------------------

+----------------------------+-------+------+------+--------+--------+--------+
|          Site Type         |  SLR0 | SLR1 | SLR2 | SLR0 % | SLR1 % | SLR2 % |
+----------------------------+-------+------+------+--------+--------+--------+
| CLB                        |  5688 |    0 |    0 |  11.55 |   0.00 |   0.00 |
|   CLBL                     |  2963 |    0 |    0 |  12.04 |   0.00 |   0.00 |
|   CLBM                     |  2725 |    0 |    0 |  11.05 |   0.00 |   0.00 |
| CLB LUTs                   | 21631 |    0 |    0 |   5.49 |   0.00 |   0.00 |
|   LUT as Logic             | 21525 |    0 |    0 |   5.46 |   0.00 |   0.00 |
|   LUT as Memory            |   106 |    0 |    0 |   0.05 |   0.00 |   0.00 |
|     LUT as Distributed RAM |    32 |    0 |    0 |   0.02 |   0.00 |   0.00 |
|     LUT as Shift Register  |    74 |    0 |    0 |   0.04 |   0.00 |   0.00 |
| CLB Registers              | 13722 |    0 |    0 |   1.74 |   0.00 |   0.00 |
| CARRY8                     |  1140 |    0 |    0 |   2.31 |   0.00 |   0.00 |
| F7 Muxes                   |   201 |    0 |    0 |   0.10 |   0.00 |   0.00 |
| F8 Muxes                   |     0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| F9 Muxes                   |     0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| Block RAM Tile             | 459.5 |    0 |    0 |  63.82 |   0.00 |   0.00 |
|   RAMB36/FIFO              |   458 |    0 |    0 |  63.61 |   0.00 |   0.00 |
|   RAMB18                   |     3 |    0 |    0 |   0.21 |   0.00 |   0.00 |
| URAM                       |     0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| DSPs                       |    12 |    0 |    0 |   0.53 |   0.00 |   0.00 |
| PLL                        |     0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| MMCM                       |     0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| Unique Control Sets        |   475 |    0 |    0 |   0.48 |   0.00 |   0.00 |
+----------------------------+-------+------+------+--------+--------+--------+
* Note: Available Control Sets based on CLB Registers / 8


15. SLR IO Utilization
----------------------

+-----------+-------------+---------+--------------+----------+--------------+----------+-----+
| SLR Index | Bonded IOBs | (%)IOBs | Bonded IPADs | (%)IPADs | Bonded OPADs | (%)OPADs | GTs |
+-----------+-------------+---------+--------------+----------+--------------+----------+-----+
| SLR2      |           0 |    0.00 |            0 |     0.00 |            0 |     0.00 |   0 |
| SLR1      |           0 |    0.00 |            0 |     0.00 |            0 |     0.00 |   0 |
| SLR0      |           0 |    0.00 |            0 |     0.00 |            0 |     0.00 |   0 |
+-----------+-------------+---------+--------------+----------+--------------+----------+-----+
| Total     |           0 |         |            0 |          |            0 |          |   0 |
+-----------+-------------+---------+--------------+----------+--------------+----------+-----+



Running report: report_timing_summary -file ./report/process_top_timing_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Contents of report file './report/process_top_timing_routed.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date              : Wed Feb  5 18:15:38 2020
| Host              : u0-lau running 64-bit Ubuntu 16.04.5 LTS
| Command           : report_timing_summary -file ./report/process_top_timing_routed.rpt
| Design            : bd_0_wrapper
| Device            : xcvu9p-fsgd2104
| Speed File        : -3  PRODUCTION 1.23 10-29-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 96 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 148 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.489   -15521.464                  12215                42033        0.026        0.000                      0                42033        1.155        0.000                       0                 14532  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 1.650}        3.300           303.030         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk             -2.489   -15521.464                  12215                42033        0.026        0.000                      0                42033        1.155        0.000                       0                 14532  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :        12215  Failing Endpoints,  Worst Slack       -2.489ns,  Total Violation   -15521.464ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.026ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.155ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.489ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_10/ENARDEN
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.437ns  (logic 1.693ns (31.138%)  route 3.744ns (68.861%))
  Logic Levels:           11  (CARRY8=2 LUT2=1 LUT6=8)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14586, unset)        0.000     0.000    bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ap_clk
    RAMB36_X5Y44         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y44         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[1])
                                                      0.816     0.816 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_bram_0/DOUTADOUT[1]
                         net (fo=62, routed)          0.786     1.602    bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/DOUTADOUT[1]
    SLICE_X79Y177        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.082     1.684 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_0_i_3820/O
                         net (fo=1, routed)           0.012     1.696    bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_0_i_3820_n_9
    SLICE_X79Y177        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.166     1.862 r  bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_0_i_3171/CO[7]
                         net (fo=1, routed)           0.023     1.885    bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_0_i_3171_n_9
    SLICE_X79Y178        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.103     1.988 f  bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_reg_0_0_i_2228/O[7]
                         net (fo=1, routed)           0.638     2.626    bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/data56[15]
    SLICE_X75Y137        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.081     2.707 f  bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_mux_sel__62_i_584/O
                         net (fo=1, routed)           0.143     2.850    bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_97_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_mux_sel__62_i_152_0
    SLICE_X75Y136        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.031     2.881 f  bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_97_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_mux_sel__62_i_344/O
                         net (fo=1, routed)           0.282     3.163    bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_97_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_mux_sel__62_i_344_n_9
    SLICE_X80Y144        LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.032     3.195 f  bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_97_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_mux_sel__62_i_152/O
                         net (fo=1, routed)           0.087     3.282    bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_97_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_mux_sel__62_i_152_n_9
    SLICE_X80Y144        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.031     3.313 f  bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_97_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_mux_sel__62_i_57/O
                         net (fo=1, routed)           0.306     3.619    bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_mux_sel__62_i_9__0_0
    SLICE_X77Y145        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.047     3.666 f  bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_17_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_mux_sel__62_i_21/O
                         net (fo=1, routed)           0.124     3.790    bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_15_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_mux_sel__62_i_5__0_3
    SLICE_X77Y145        LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.081     3.871 f  bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_15_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_mux_sel__62_i_9__0/O
                         net (fo=2, routed)           0.092     3.963    bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_15_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_mux_sel__62_i_9__0_n_9
    SLICE_X77Y147        LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.089     4.052 f  bd_0_i/hls_inst/inst/grp_Strassen_fu_526/p_rect_packed_var_L5_15_U/Strassen_p_rect_packed_var_L5_5_ram_U/ram_mux_sel__62_i_5__0/O
                         net (fo=21, routed)          0.082     4.134    bd_0_i/hls_inst/inst/process_top_gmem_m_axi_U/bus_read/rs_rdata/ram_reg_0_0_2
    SLICE_X77Y147        LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.134     4.268 r  bd_0_i/hls_inst/inst/process_top_gmem_m_axi_U/bus_read/rs_rdata/ram_reg_0_0_i_1/O
                         net (fo=16, routed)          1.169     5.437    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_0_0
    RAMB36_X4Y14         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_10/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=14586, unset)        0.000     3.300    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ap_clk
    RAMB36_X4Y14         RAMB36E2                                     r  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_10/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X4Y14         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ENARDEN)
                                                     -0.317     2.948    bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_10
  -------------------------------------------------------------------
                         required time                          2.948    
                         arrival time                          -5.437    
  -------------------------------------------------------------------
                         slack                                 -2.489    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/process_top_control_s_axi_U/int_lp_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/lp3_reg_1223_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.073ns  (logic 0.039ns (53.425%)  route 0.034ns (46.575%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14586, unset)        0.000     0.000    bd_0_i/hls_inst/inst/process_top_control_s_axi_U/ap_clk
    SLICE_X58Y250        FDRE                                         r  bd_0_i/hls_inst/inst/process_top_control_s_axi_U/int_lp_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y250        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.039 r  bd_0_i/hls_inst/inst/process_top_control_s_axi_U/int_lp_reg[8]/Q
                         net (fo=3, routed)           0.034     0.073    bd_0_i/hls_inst/inst/lp[8]
    SLICE_X58Y249        FDRE                                         r  bd_0_i/hls_inst/inst/lp3_reg_1223_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14586, unset)        0.000     0.000    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X58Y249        FDRE                                         r  bd_0_i/hls_inst/inst/lp3_reg_1223_reg[6]/C
                         clock pessimism              0.000     0.000    
    SLICE_X58Y249        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.047    bd_0_i/hls_inst/inst/lp3_reg_1223_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.047    
                         arrival time                           0.073    
  -------------------------------------------------------------------
                         slack                                  0.026    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 1.650 }
Period(ns):         3.300
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.392         3.300       1.908      RAMB36_X4Y35  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_31/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.495         1.650       1.155      RAMB36_X4Y35  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_31/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.495         1.650       1.155      RAMB36_X4Y35  bd_0_i/hls_inst/inst/p_dmemUL_data_U/process_top_p_dmemUL_data_ram_U/ram_reg_0_31/CLKARDCLK




HLS: impl run complete: worst setup slack (WNS)=-2.489356, worst hold slack (WHS)=0.026000, total pulse width slack(TPWS)=0.000000, number of unrouted nets=0
Vivado implementation timing failed: WNS (-2.489356) is less than 0
HLS EXTRACTION: calculating BRAM count: (3 bram18) + 2 * (458 bram36)
HLS EXTRACTION: impl area_totals:  0 0 0 0 0 {0 } 0
HLS EXTRACTION: impl area_current: 0 21631 13722 12 919 0 74 5688 0 0
HLS EXTRACTION: generated /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_manual/device/device/impl/report/verilog/process_top_export.xml


Implementation tool: Xilinx Vivado v.2018.3
Project:             device
Solution:            device
Device target:       xcvu9p-fsgd2104-3-e
Report date:         Wed Feb 05 18:15:38 PST 2020

#=== Post-Implementation Resource usage ===
CLB:           5688
LUT:          21631
FF:           13722
DSP:             12
BRAM:           919
SRL:             74
#=== Final timing ===
CP required:    3.300
CP achieved post-synthesis:    4.162
CP achieved post-implementation:    5.789
Timing not met

HLS EXTRACTION: generated /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/strassen/tmp/implement_manual/device/device/impl/report/verilog/process_top_export.rpt
INFO: [Common 17-206] Exiting Vivado at Wed Feb  5 18:15:38 2020...
INFO: [HLS 200-112] Total elapsed time: 3007.26 seconds; peak allocated memory: 571.806 MB.
INFO: [Common 17-206] Exiting vivado_hls at Wed Feb  5 18:15:40 2020...
