Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 2023.1.0.43.3

Tue Dec 10 13:37:00 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt Final_impl_1.twr Final_impl_1.udb -gui

-----------------------------------------
Design:          top
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
Package Status:                     Preliminary    Version 1.5
**Performance Hardware Data Status :   Advanced Version 1.0
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  DESIGN CHECKING
        1.1  SDC Constraints
        1.2  Constraint Coverage
        1.3  Overall Summary
        1.4  Unconstrained Report
        1.5  Combinational Loop
        1.6  Error/Warning Messages
    2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
        2.1  Clock Summary
        2.2  Endpoint slacks
        2.3  Detailed Report
    3  Hold at Speed Grade m Corner at -40 Degrees
        3.1  Endpoint slacks
        3.2  Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  DESIGN CHECKING
==============================================

1.1  SDC Constraints
=====================
create_clock -name {game1/my_randomizer/clk} -period 166.667 [get_pins {game1/my_randomizer/osc.osc_inst/CLKHF }] 
[IGNORED:]create_generated_clock -name {vgaclkout_c} -source [get_pins pllinst.lscc_pll_inst.u_PLL_B/REFERENCECLK] -divide_by 32 -multiply_by 67 [get_pins pllinst.lscc_pll_inst.u_PLL_B/OUTCORE]
[IGNORED:]create_generated_clock -name {intclk} -source [get_pins pllinst.lscc_pll_inst.u_PLL_B/REFERENCECLK] -divide_by 32 -multiply_by 67 [get_pins pllinst.lscc_pll_inst.u_PLL_B/OUTGLOBAL]

1.2  Constraint Coverage
---------------------------
Constraint Coverage: 0.0923873%


1.3  Overall Summary
---------------------------
 Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees     Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 
 Hold at Speed Grade m Corner at -40 Degrees                          Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 

1.4  Unconstrained Report
===========================

1.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
--------------------------------------------------
There is no start point satisfying reporting criteria


Clocked but unconstrained timing end points
-------------------------------------------------------------------
         Listing 10 End Points          |           Type           
-------------------------------------------------------------------
game1/my_randomizer/countSlow_Z[23].ff_inst/D                           
                                        |    No arrival or required
game1/my_randomizer/countSlow_Z[22].ff_inst/D                           
                                        |    No arrival or required
game1/my_randomizer/countSlow_Z[21].ff_inst/D                           
                                        |    No arrival or required
game1/my_randomizer/countSlow_Z[20].ff_inst/D                           
                                        |    No arrival or required
game1/my_randomizer/countSlow_Z[19].ff_inst/D                           
                                        |    No arrival or required
game1/my_randomizer/countSlow_Z[18].ff_inst/D                           
                                        |    No arrival or required
game1/my_randomizer/countSlow_Z[17].ff_inst/D                           
                                        |    No arrival or required
game1/my_randomizer/countSlow_Z[16].ff_inst/D                           
                                        |    No arrival or required
game1/my_randomizer/countSlow_Z[15].ff_inst/D                           
                                        |    No arrival or required
game1/my_randomizer/countSlow_Z[14].ff_inst/D                           
                                        |    No arrival or required
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                       414
                                        |                          
-------------------------------------------------------------------

1.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
vgaclk                                  |                     input
dataNesOne                              |                     input
dataNesTwo                              |                     input
hsync                                   |                    output
vsync                                   |                    output
rgb[0]                                  |                    output
rgb[1]                                  |                    output
rgb[2]                                  |                    output
latchNesOne                             |                    output
clkNesOne                               |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        12
                                        |                          
-------------------------------------------------------------------

Nets without clock definition
Define a clock on a top level port or a generated clock on a clock divider pin associated with this net(s).
-------------------------------------------------------------------
            Listing 2 Net(s)            |        Source pin        
-------------------------------------------------------------------
clkNesOne_c                             |controllerOne.clock_inferred_clock_RNO/Z
clkNesTwo_c                             |controllerTwo.clock_inferred_clock_RNO/Z
-------------------------------------------------------------------
                                        |                          
Number of clock nets without clock defi |                          
nition                                  |                         2
                                        |                          
-------------------------------------------------------------------


1.5  Combinational Loop
========================
Combinational Loops
-------------------
++++ Loop1
mypattern/op_or.6.result_2_inferred_clock_RNICMD11/D	->	mypattern/op_or.6.result_2_inferred_clock_RNICMD11/Z

++++ Loop2
mypattern/op_or.6.result_2_inferred_clock_RNIQMLR3/Z	->	mypattern/op_or.6.result_2_inferred_clock_RNI4AH16/Z

++++ Loop3
mypattern/op_or.6.result_2_inferred_clock_RNI6CP74/B	->	mypattern/op_or.6.result_2_inferred_clock_RNI6CP74/Z

++++ Loop4
controllerOne.shift_RNI149A[0]/C	->	controllerOne.shift_RNI149A[0]/Z

++++ Loop5
controllerOne.shift_RNI589A[4]/C	->	controllerOne.shift_RNI589A[4]/Z

++++ Loop6
controllerOne.shift_RNI369A[2]/C	->	controllerOne.shift_RNI369A[2]/Z

++++ Loop7
controllerOne.shift_RNI699A[5]/C	->	controllerOne.shift_RNI699A[5]/Z

++++ Loop8
controllerOne.shift_RNI7A9A[6]/C	->	controllerOne.shift_RNI7A9A[6]/Z

++++ Loop9
controllerTwo.shift_RNIKMTA[3]/C	->	controllerTwo.shift_RNIKMTA[3]/Z

++++ Loop10
controllerTwo.shift_RNIHJTA[0]/C	->	controllerTwo.shift_RNIHJTA[0]/Z

++++ Loop11
controllerTwo.shift_RNIJLTA[2]/C	->	controllerTwo.shift_RNIJLTA[2]/Z

++++ Loop12
controllerTwo.shift_RNIIKTA[1]/C	->	controllerTwo.shift_RNIIKTA[1]/Z

++++ Loop13
controllerOne.shift_RNI479A[3]/C	->	controllerOne.shift_RNI479A[3]/Z

++++ Loop14
controllerTwo.shift_RNIOQTA[7]/C	->	controllerTwo.shift_RNIOQTA[7]/Z

++++ Loop15
controllerTwo.shift_RNILNTA[4]/C	->	controllerTwo.shift_RNILNTA[4]/Z

++++ Loop16
controllerOne.shift_RNI259A[1]/C	->	controllerOne.shift_RNI259A[1]/Z

++++ Loop17
controllerOne.shift_RNI8B9A[7]/C	->	controllerOne.shift_RNI8B9A[7]/Z

++++ Loop18
controllerTwo.shift_RNINPTA[6]/C	->	controllerTwo.shift_RNINPTA[6]/Z

++++ Loop19
controllerTwo.shift_RNIMOTA[5]/C	->	controllerTwo.shift_RNIMOTA[5]/Z


1.6  Error/Warning Messages
============================
WARNING "70001944" - No master clock for
	generated clock	create_generated_clock -name {intclk} -source [get_pins {pllinst/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {pllinst/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] .
WARNING "70001944" - No master clock for
	generated clock	create_generated_clock -name {vgaclkout_c} -source [get_pins {pllinst/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {pllinst/lscc_pll_inst/u_PLL_B/OUTCORE }] .

===============================================================
2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
===============================================================

2.1  Clock Summary
=======================

2.1.1 Clock "intclk"
=======================
create_generated_clock -name {intclk} -source [get_pins {pllinst/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {pllinst/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
              Clock intclk              |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From intclk                            |             Target |               +INF |          0.000 MHz 
                                        | Actual (all paths) |               ---- |               ---- 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
              Clock intclk              |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From vgaclkout_c                       |                         ---- |                      No path 
 From game1/my_randomizer/clk           |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

2.1.2 Clock "vgaclkout_c"
=======================
create_generated_clock -name {vgaclkout_c} -source [get_pins {pllinst/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {pllinst/lscc_pll_inst/u_PLL_B/OUTCORE }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
           Clock vgaclkout_c            |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From vgaclkout_c                       |             Target |               +INF |          0.000 MHz 
                                        | Actual (all paths) |               ---- |               ---- 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
           Clock vgaclkout_c            |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From intclk                            |                         ---- |                      No path 
 From game1/my_randomizer/clk           |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

2.1.3 Clock "game1/my_randomizer/clk"
=======================
create_clock -name {game1/my_randomizer/clk} -period 166.667 [get_pins {game1/my_randomizer/osc.osc_inst/CLKHF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
     Clock game1/my_randomizer/clk      |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From game1/my_randomizer/clk           |             Target |         166.667 ns |          6.000 MHz 
                                        | Actual (all paths) |          20.792 ns |         48.095 MHz 
game1/my_randomizer/osc.osc_inst/CLKHF (MPW)                                                                
                                        |   (50% duty cycle) |          20.792 ns |         48.095 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
     Clock game1/my_randomizer/clk      |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From intclk                            |                         ---- |                      No path 
 From vgaclkout_c                       |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

2.2  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 2 End Points           |    Slack    
-------------------------------------------------------
game1/my_randomizer/counter_Z[1].ff_inst/D              
                                         |  162.583 ns 
game1/my_randomizer/counter[0].ff_inst/D |  162.847 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

2.3  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : game1/my_randomizer/counter[0].ff_inst/Q  (SLICE_R19C7A)
Path End         : game1/my_randomizer/counter_Z[1].ff_inst/D  (SLICE_R19C7A)
Source Clock     : game1/my_randomizer/clk (R)
Destination Clock: game1/my_randomizer/clk (R)
Logic Level      : 2
Delay Ratio      : 52.0% (route), 48.0% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 166.666 ns 
Path Slack       : 162.582 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
game1.my_randomizer.osc.osc_inst/CLKHF    HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  2       
game1/my_randomizer/clk                                      NET DELAY           5.499                  5.499  2       
{game1/my_randomizer/counter_Z[1].ff_inst/CK   game1/my_randomizer/counter[0].ff_inst/CK}
                                                                                 0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
game1/my_randomizer/counter[0].ff_inst/CK->game1/my_randomizer/counter[0].ff_inst/Q
                                          SLICE_R19C7A       CLK_TO_Q1_DELAY     1.388                  6.887  6       
game1/my_randomizer/CO0                                      NET DELAY           2.022                  8.909  6       
game1/my_randomizer/counter_RNO_cZ[1]/A->game1/my_randomizer/counter_RNO_cZ[1]/Z
                                          SLICE_R19C7A       C0_TO_F0_DELAY      0.476                  9.385  1       
game1/my_randomizer/counter_RNO[1]                           NET DELAY           0.000                  9.385  1       
game1/my_randomizer/counter_Z[1].ff_inst/D
                                                                                 0.000                  9.385  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                166.666  1       
game1.my_randomizer.osc.osc_inst/CLKHF    HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                166.666  2       
game1/my_randomizer/clk                                      NET DELAY           5.499                172.165  2       
{game1/my_randomizer/counter_Z[1].ff_inst/CK   game1/my_randomizer/counter[0].ff_inst/CK}
                                                                                 0.000                172.165  1       
                                                             Uncertainty      -(0.000)                172.165  
                                                             Setup time       -(0.198)                171.967  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                         171.967  
Arrival Time                                                                                         -(9.384)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                  162.582  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : game1/my_randomizer/counter[0].ff_inst/Q  (SLICE_R19C7A)
Path End         : game1/my_randomizer/counter[0].ff_inst/D  (SLICE_R19C7A)
Source Clock     : game1/my_randomizer/clk (R)
Destination Clock: game1/my_randomizer/clk (R)
Logic Level      : 2
Delay Ratio      : 48.5% (route), 51.5% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 166.666 ns 
Path Slack       : 162.846 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
game1.my_randomizer.osc.osc_inst/CLKHF    HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  2       
game1/my_randomizer/clk                                      NET DELAY           5.499                  5.499  2       
{game1/my_randomizer/counter_Z[1].ff_inst/CK   game1/my_randomizer/counter[0].ff_inst/CK}
                                                                                 0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
game1/my_randomizer/counter[0].ff_inst/CK->game1/my_randomizer/counter[0].ff_inst/Q
                                          SLICE_R19C7A       CLK_TO_Q1_DELAY     1.388                  6.887  6       
game1/my_randomizer/CO0                                      NET DELAY           1.758                  8.645  6       
game1/my_randomizer/counter_RNO[0]/A->game1/my_randomizer/counter_RNO[0]/Z
                                          SLICE_R19C7A       D1_TO_F1_DELAY      0.476                  9.121  1       
game1/my_randomizer/CO0_i                                    NET DELAY           0.000                  9.121  1       
game1/my_randomizer/counter[0].ff_inst/D                                         0.000                  9.121  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                166.666  1       
game1.my_randomizer.osc.osc_inst/CLKHF    HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                166.666  2       
game1/my_randomizer/clk                                      NET DELAY           5.499                172.165  2       
{game1/my_randomizer/counter_Z[1].ff_inst/CK   game1/my_randomizer/counter[0].ff_inst/CK}
                                                                                 0.000                172.165  1       
                                                             Uncertainty      -(0.000)                172.165  
                                                             Setup time       -(0.198)                171.967  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                         171.967  
Arrival Time                                                                                         -(9.120)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                  162.846  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



===============================================================
3  Hold at Speed Grade m Corner at -40 Degrees
===============================================================

3.1  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 2 End Points           |    Slack    
-------------------------------------------------------
game1/my_randomizer/counter_Z[1].ff_inst/D              
                                         |    1.743 ns 
game1/my_randomizer/counter[0].ff_inst/D |    1.743 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.2  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : game1/my_randomizer/counter_Z[1].ff_inst/Q  (SLICE_R19C7A)
Path End         : game1/my_randomizer/counter_Z[1].ff_inst/D  (SLICE_R19C7A)
Source Clock     : game1/my_randomizer/clk (R)
Destination Clock: game1/my_randomizer/clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
game1.my_randomizer.osc.osc_inst/CLKHF    HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
game1/my_randomizer/clk                                      NET DELAY        3.084                  3.084  3       
{game1/my_randomizer/counter_Z[1].ff_inst/CK   game1/my_randomizer/counter[0].ff_inst/CK}
                                                                              0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
game1/my_randomizer/counter_Z[1].ff_inst/CK->game1/my_randomizer/counter_Z[1].ff_inst/Q
                                          SLICE_R19C7A       CLK_TO_Q0_DELAY  0.779                  3.863  5       
game1/my_randomizer/counter[1]                               NET DELAY        0.712                  4.575  5       
game1/my_randomizer/counter_RNO_cZ[1]/B->game1/my_randomizer/counter_RNO_cZ[1]/Z
                                          SLICE_R19C7A       D0_TO_F0_DELAY   0.252                  4.827  1       
game1/my_randomizer/counter_RNO[1]                           NET DELAY        0.000                  4.827  1       
game1/my_randomizer/counter_Z[1].ff_inst/D
                                                                              0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
game1.my_randomizer.osc.osc_inst/CLKHF    HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
game1/my_randomizer/clk                                      NET DELAY        3.084                  3.084  3       
{game1/my_randomizer/counter_Z[1].ff_inst/CK   game1/my_randomizer/counter[0].ff_inst/CK}
                                                                              0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : game1/my_randomizer/counter[0].ff_inst/Q  (SLICE_R19C7A)
Path End         : game1/my_randomizer/counter[0].ff_inst/D  (SLICE_R19C7A)
Source Clock     : game1/my_randomizer/clk (R)
Destination Clock: game1/my_randomizer/clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
game1.my_randomizer.osc.osc_inst/CLKHF    HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
game1/my_randomizer/clk                                      NET DELAY        3.084                  3.084  3       
{game1/my_randomizer/counter_Z[1].ff_inst/CK   game1/my_randomizer/counter[0].ff_inst/CK}
                                                                              0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
game1/my_randomizer/counter[0].ff_inst/CK->game1/my_randomizer/counter[0].ff_inst/Q
                                          SLICE_R19C7A       CLK_TO_Q1_DELAY  0.779                  3.863  6       
game1/my_randomizer/CO0                                      NET DELAY        0.712                  4.575  6       
game1/my_randomizer/counter_RNO[0]/A->game1/my_randomizer/counter_RNO[0]/Z
                                          SLICE_R19C7A       D1_TO_F1_DELAY   0.252                  4.827  1       
game1/my_randomizer/CO0_i                                    NET DELAY        0.000                  4.827  1       
game1/my_randomizer/counter[0].ff_inst/D                                      0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
game1.my_randomizer.osc.osc_inst/CLKHF    HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  3       
game1/my_randomizer/clk                                      NET DELAY        3.084                  3.084  3       
{game1/my_randomizer/counter_Z[1].ff_inst/CK   game1/my_randomizer/counter[0].ff_inst/CK}
                                                                              0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



