#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7fe749c11380 .scope module, "testbench" "testbench" 2 23;
 .timescale -9 -12;
v0x7fe749c1f360_0 .var "Clk", 0 0;
v0x7fe749c1f470_0 .var "Start", 0 0;
S_0x7fe749c101a0 .scope module, "CPU" "Simple_Single_CPU" 2 28, 3 5 0, S_0x7fe749c11380;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
L_0x7fe749c2b930 .functor AND 1, v0x7fe749c127d0_0, L_0x7fe749c287d0, C4<1>, C4<1>;
v0x7fe749c1dcd0_0 .net "Branch", 0 0, v0x7fe749c127d0_0;  1 drivers
v0x7fe749c1dd80_0 .net "Jump", 1 0, v0x7fe749c12550_0;  1 drivers
v0x7fe749c1de50_0 .net "MemRead", 0 0, v0x7fe749c125e0_0;  1 drivers
v0x7fe749c1df20_0 .net "MemToReg", 1 0, v0x7fe749c11750_0;  1 drivers
v0x7fe749c1dff0_0 .net "MemWrite", 0 0, v0x7fe749c117e0_0;  1 drivers
v0x7fe749c1e100_0 .net "RegDst", 1 0, v0x7fe749c11560_0;  1 drivers
v0x7fe749c1e1d0_0 .net "RegWrite", 0 0, v0x7fe749c115f0_0;  1 drivers
v0x7fe749c1e2a0_0 .net "aft_sft", 31 0, L_0x7fe749c2b850;  1 drivers
v0x7fe749c1e370_0 .net "aft_sgn", 31 0, v0x7fe749c1d650_0;  1 drivers
v0x7fe749c1e480_0 .net "aluCTtoalu", 3 0, v0x7fe749c12dc0_0;  1 drivers
v0x7fe749c1e510_0 .net "aluOp", 2 0, v0x7fe749c12740_0;  1 drivers
v0x7fe749c1e5e0_0 .net "aluSrc", 0 0, v0x7fe749c0f450_0;  1 drivers
v0x7fe749c1e6b0_0 .net "alu_out", 31 0, v0x7fe749f311e0_0;  1 drivers
v0x7fe749c1e740_0 .net "alu_src", 31 0, v0x7fe749c19da0_0;  1 drivers
v0x7fe749c1e7d0_0 .net "clk_i", 0 0, v0x7fe749c1f360_0;  1 drivers
v0x7fe749c1e860_0 .net "fin_pc", 31 0, v0x7fe749c1ac00_0;  1 drivers
v0x7fe749c1e930_0 .net "instr", 31 0, v0x7fe749c18fe0_0;  1 drivers
v0x7fe749c1eac0_0 .net "jup_ads", 31 0, L_0x7fe749c1f660;  1 drivers
v0x7fe749c1eb50_0 .net "nxt_pc0", 31 0, v0x7fe749f31910_0;  1 drivers
v0x7fe749c1ebe0_0 .net "nxt_pc1", 31 0, v0x7fe749f31df0_0;  1 drivers
v0x7fe749c1ec70_0 .net "nxt_slc", 0 0, L_0x7fe749c2b930;  1 drivers
v0x7fe749c1ed00_0 .net "pc", 31 0, v0x7fe749c1c270_0;  1 drivers
v0x7fe749c1ed90_0 .net "pc_ch0", 31 0, v0x7fe749c1a430_0;  1 drivers
v0x7fe749c1ee60_0 .net "rd1", 31 0, L_0x7fe749c1fe00;  1 drivers
v0x7fe749c1eef0_0 .net "rd2", 31 0, L_0x7fe749c200f0;  1 drivers
v0x7fe749c1ef80_0 .net "read_data", 31 0, v0x7fe749f32cc0_0;  1 drivers
v0x7fe749c1f060_0 .net "rst_i", 0 0, v0x7fe749c1f470_0;  1 drivers
v0x7fe749c1f130_0 .net "wrt_dat", 31 0, v0x7fe749c1b490_0;  1 drivers
v0x7fe749c1f200_0 .net "wrt_reg", 4 0, v0x7fe749c1bce0_0;  1 drivers
v0x7fe749c1f2d0_0 .net "zeo", 0 0, L_0x7fe749c287d0;  1 drivers
L_0x7fe749c1f800 .part v0x7fe749c18fe0_0, 0, 26;
L_0x7fe749c1f920 .part v0x7fe749f31910_0, 28, 4;
L_0x7fe749c1f9c0 .part v0x7fe749c18fe0_0, 16, 5;
L_0x7fe749c1fa60 .part v0x7fe749c18fe0_0, 11, 5;
L_0x7fe749c201e0 .part v0x7fe749c18fe0_0, 21, 5;
L_0x7fe749c202f0 .part v0x7fe749c18fe0_0, 16, 5;
L_0x7fe749c27270 .part v0x7fe749c18fe0_0, 26, 6;
L_0x7fe749c277c0 .part v0x7fe749c18fe0_0, 0, 6;
L_0x7fe749c28640 .part v0x7fe749c18fe0_0, 0, 6;
L_0x7fe749c28730 .part v0x7fe749c18fe0_0, 0, 16;
S_0x7fe749c0eb30 .scope module, "AC" "ALU_Ctrl" 3 98, 4 4 0, S_0x7fe749c101a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "funct_i";
    .port_info 1 /INPUT 3 "ALUOp_i";
    .port_info 2 /OUTPUT 4 "ALUCtrl_o";
L_0x7fe749c1fb00 .functor OR 1, L_0x7fe749c27960, L_0x7fe749c27a00, C4<0>, C4<0>;
L_0x7fe749c27c00 .functor AND 1, L_0x7fe749c1fb00, L_0x7fe749c27b60, C4<1>, C4<1>;
L_0x7fe749c27dd0 .functor NOT 1, L_0x7fe749c27d30, C4<0>, C4<0>, C4<0>;
L_0x7fe749c27ff0 .functor NOT 1, L_0x7fe749c27e80, C4<0>, C4<0>, C4<0>;
L_0x7fe749c28060 .functor OR 1, L_0x7fe749c27dd0, L_0x7fe749c27ff0, C4<0>, C4<0>;
L_0x7fe749c28360 .functor AND 1, L_0x7fe749c281a0, L_0x7fe749c282c0, C4<1>, C4<1>;
L_0x7fe749c28510 .functor OR 1, L_0x7fe749c28360, L_0x7fe749c28470, C4<0>, C4<0>;
v0x7fe749c12dc0_0 .var "ALUCtrl_o", 3 0;
v0x7fe749f30050_0 .net "ALUOp_i", 2 0, v0x7fe749c12740_0;  alias, 1 drivers
v0x7fe749f30110_0 .net *"_ivl_1", 0 0, L_0x7fe749c27960;  1 drivers
v0x7fe749f301c0_0 .net *"_ivl_11", 0 0, L_0x7fe749c27d30;  1 drivers
v0x7fe749f30250_0 .net *"_ivl_12", 0 0, L_0x7fe749c27dd0;  1 drivers
v0x7fe749f30330_0 .net *"_ivl_15", 0 0, L_0x7fe749c27e80;  1 drivers
v0x7fe749f303e0_0 .net *"_ivl_16", 0 0, L_0x7fe749c27ff0;  1 drivers
v0x7fe749f30490_0 .net *"_ivl_21", 0 0, L_0x7fe749c281a0;  1 drivers
v0x7fe749f30540_0 .net *"_ivl_23", 0 0, L_0x7fe749c282c0;  1 drivers
v0x7fe749f30650_0 .net *"_ivl_24", 0 0, L_0x7fe749c28360;  1 drivers
v0x7fe749f30700_0 .net *"_ivl_27", 0 0, L_0x7fe749c28470;  1 drivers
v0x7fe749f307b0_0 .net *"_ivl_3", 0 0, L_0x7fe749c27a00;  1 drivers
v0x7fe749f30860_0 .net *"_ivl_4", 0 0, L_0x7fe749c1fb00;  1 drivers
v0x7fe749f30910_0 .net *"_ivl_7", 0 0, L_0x7fe749c27b60;  1 drivers
v0x7fe749f309c0_0 .net "funct_i", 5 0, L_0x7fe749c28640;  1 drivers
v0x7fe749f30a70_0 .net "op0", 0 0, L_0x7fe749c27c00;  1 drivers
v0x7fe749f30b10_0 .net "op1", 0 0, L_0x7fe749c28060;  1 drivers
v0x7fe749f30ca0_0 .net "op2", 0 0, L_0x7fe749c28510;  1 drivers
L_0x7fe74b0731b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fe749f30d30_0 .net "op3", 0 0, L_0x7fe74b0731b8;  1 drivers
E_0x7fe749c0e390/0 .event edge, v0x7fe749f30050_0, v0x7fe749f30d30_0, v0x7fe749f30ca0_0, v0x7fe749f30b10_0;
E_0x7fe749c0e390/1 .event edge, v0x7fe749f30a70_0;
E_0x7fe749c0e390 .event/or E_0x7fe749c0e390/0, E_0x7fe749c0e390/1;
L_0x7fe749c27960 .part L_0x7fe749c28640, 0, 1;
L_0x7fe749c27a00 .part L_0x7fe749c28640, 3, 1;
L_0x7fe749c27b60 .part v0x7fe749c12740_0, 1, 1;
L_0x7fe749c27d30 .part L_0x7fe749c28640, 2, 1;
L_0x7fe749c27e80 .part v0x7fe749c12740_0, 1, 1;
L_0x7fe749c281a0 .part L_0x7fe749c28640, 1, 1;
L_0x7fe749c282c0 .part v0x7fe749c12740_0, 1, 1;
L_0x7fe749c28470 .part v0x7fe749c12740_0, 0, 1;
S_0x7fe749f30e00 .scope module, "ALU" "ALU" 3 122, 5 4 0, S_0x7fe749c101a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "src1_i";
    .port_info 1 /INPUT 32 "src2_i";
    .port_info 2 /INPUT 4 "ctrl_i";
    .port_info 3 /OUTPUT 32 "result_o";
    .port_info 4 /OUTPUT 1 "zero_o";
L_0x7fe74b073200 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fe749f31060_0 .net/2u *"_ivl_0", 31 0, L_0x7fe74b073200;  1 drivers
v0x7fe749f31120_0 .net "ctrl_i", 3 0, v0x7fe749c12dc0_0;  alias, 1 drivers
v0x7fe749f311e0_0 .var "result_o", 31 0;
v0x7fe749f312a0_0 .net/s "src1_i", 31 0, L_0x7fe749c1fe00;  alias, 1 drivers
v0x7fe749f31350_0 .net/s "src2_i", 31 0, v0x7fe749c19da0_0;  alias, 1 drivers
v0x7fe749f31440_0 .net "zero_o", 0 0, L_0x7fe749c287d0;  alias, 1 drivers
E_0x7fe749f31000 .event edge, v0x7fe749f31350_0, v0x7fe749f312a0_0, v0x7fe749c12dc0_0;
L_0x7fe749c287d0 .cmp/eq 32, v0x7fe749f311e0_0, L_0x7fe74b073200;
S_0x7fe749f31560 .scope module, "Adder1" "Adder" 3 28, 6 4 0, S_0x7fe749c101a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "src1_i";
    .port_info 1 /INPUT 32 "src2_i";
    .port_info 2 /OUTPUT 32 "sum_o";
L_0x7fe74b073008 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7fe749f317a0_0 .net "src1_i", 31 0, L_0x7fe74b073008;  1 drivers
v0x7fe749f31860_0 .net "src2_i", 31 0, v0x7fe749c1c270_0;  alias, 1 drivers
v0x7fe749f31910_0 .var "sum_o", 31 0;
E_0x7fe749f31770 .event edge, v0x7fe749f317a0_0, v0x7fe749f31860_0;
S_0x7fe749f31a20 .scope module, "Adder2" "Adder" 3 150, 6 4 0, S_0x7fe749c101a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "src1_i";
    .port_info 1 /INPUT 32 "src2_i";
    .port_info 2 /OUTPUT 32 "sum_o";
v0x7fe749f31c80_0 .net "src1_i", 31 0, v0x7fe749f31910_0;  alias, 1 drivers
v0x7fe749f31d50_0 .net "src2_i", 31 0, L_0x7fe749c2b850;  alias, 1 drivers
v0x7fe749f31df0_0 .var "sum_o", 31 0;
E_0x7fe749f31c30 .event edge, v0x7fe749f31910_0, v0x7fe749f31d50_0;
S_0x7fe749f31f00 .scope module, "Data_Memory" "Data_Memory" 3 139, 7 21 0, S_0x7fe749c101a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 32 "addr_i";
    .port_info 2 /INPUT 32 "data_i";
    .port_info 3 /INPUT 1 "MemRead_i";
    .port_info 4 /INPUT 1 "MemWrite_i";
    .port_info 5 /OUTPUT 32 "data_o";
v0x7fe749f32230 .array "Mem", 127 0, 7 0;
v0x7fe749f32950_0 .net "MemRead_i", 0 0, v0x7fe749c125e0_0;  alias, 1 drivers
v0x7fe749f329f0_0 .net "MemWrite_i", 0 0, v0x7fe749c117e0_0;  alias, 1 drivers
v0x7fe749f32a80_0 .net "addr_i", 31 0, v0x7fe749f311e0_0;  alias, 1 drivers
v0x7fe749f32b40_0 .net "clk_i", 0 0, v0x7fe749c1f360_0;  alias, 1 drivers
v0x7fe749f32c10_0 .net "data_i", 31 0, L_0x7fe749c200f0;  alias, 1 drivers
v0x7fe749f32cc0_0 .var "data_o", 31 0;
v0x7fe749f32d70_0 .var/i "i", 31 0;
v0x7fe749f32e20 .array "memory", 31 0;
v0x7fe749f32e20_0 .net v0x7fe749f32e20 0, 31 0, L_0x7fe749c28970; 1 drivers
v0x7fe749f32e20_1 .net v0x7fe749f32e20 1, 31 0, L_0x7fe749c28ac0; 1 drivers
v0x7fe749f32e20_2 .net v0x7fe749f32e20 2, 31 0, L_0x7fe749c28c30; 1 drivers
v0x7fe749f32e20_3 .net v0x7fe749f32e20 3, 31 0, L_0x7fe749c28d80; 1 drivers
v0x7fe749f32e20_4 .net v0x7fe749f32e20 4, 31 0, L_0x7fe749c28ef0; 1 drivers
v0x7fe749f32e20_5 .net v0x7fe749f32e20 5, 31 0, L_0x7fe749c29090; 1 drivers
v0x7fe749f32e20_6 .net v0x7fe749f32e20 6, 31 0, L_0x7fe749c291e0; 1 drivers
v0x7fe749f32e20_7 .net v0x7fe749f32e20 7, 31 0, L_0x7fe749c29370; 1 drivers
v0x7fe749f32e20_8 .net v0x7fe749f32e20 8, 31 0, L_0x7fe749c294b0; 1 drivers
v0x7fe749f32e20_9 .net v0x7fe749f32e20 9, 31 0, L_0x7fe749c29650; 1 drivers
v0x7fe749f32e20_10 .net v0x7fe749f32e20 10, 31 0, L_0x7fe749c29780; 1 drivers
v0x7fe749f32e20_11 .net v0x7fe749f32e20 11, 31 0, L_0x7fe749c29930; 1 drivers
v0x7fe749f32e20_12 .net v0x7fe749f32e20 12, 31 0, L_0x7fe749c29a60; 1 drivers
v0x7fe749f32e20_13 .net v0x7fe749f32e20 13, 31 0, L_0x7fe749c29c20; 1 drivers
v0x7fe749f32e20_14 .net v0x7fe749f32e20 14, 31 0, L_0x7fe749c29d30; 1 drivers
v0x7fe749f32e20_15 .net v0x7fe749f32e20 15, 31 0, L_0x7fe749c29f00; 1 drivers
v0x7fe749f32e20_16 .net v0x7fe749f32e20 16, 31 0, L_0x7fe749c2a010; 1 drivers
v0x7fe749f32e20_17 .net v0x7fe749f32e20 17, 31 0, L_0x7fe749c2a1f0; 1 drivers
v0x7fe749f32e20_18 .net v0x7fe749f32e20 18, 31 0, L_0x7fe749c2a2e0; 1 drivers
v0x7fe749f32e20_19 .net v0x7fe749f32e20 19, 31 0, L_0x7fe749c2a4d0; 1 drivers
v0x7fe749f32e20_20 .net v0x7fe749f32e20 20, 31 0, L_0x7fe749c2a5c0; 1 drivers
v0x7fe749f32e20_21 .net v0x7fe749f32e20 21, 31 0, L_0x7fe749c2a430; 1 drivers
v0x7fe749f32e20_22 .net v0x7fe749f32e20 22, 31 0, L_0x7fe749c2a890; 1 drivers
v0x7fe749f32e20_23 .net v0x7fe749f32e20 23, 31 0, L_0x7fe749c2aaa0; 1 drivers
v0x7fe749f32e20_24 .net v0x7fe749f32e20 24, 31 0, L_0x7fe749c2ab90; 1 drivers
v0x7fe749f32e20_25 .net v0x7fe749f32e20 25, 31 0, L_0x7fe749c2ad80; 1 drivers
v0x7fe749f32e20_26 .net v0x7fe749f32e20 26, 31 0, L_0x7fe749c2ae70; 1 drivers
v0x7fe749f32e20_27 .net v0x7fe749f32e20 27, 31 0, L_0x7fe749c2b070; 1 drivers
v0x7fe749f32e20_28 .net v0x7fe749f32e20 28, 31 0, L_0x7fe749c2b160; 1 drivers
v0x7fe749f32e20_29 .net v0x7fe749f32e20 29, 31 0, L_0x7fe749c2b350; 1 drivers
v0x7fe749f32e20_30 .net v0x7fe749f32e20 30, 31 0, L_0x7fe749c2b440; 1 drivers
v0x7fe749f32e20_31 .net v0x7fe749f32e20 31, 31 0, L_0x7fe749c2b640; 1 drivers
E_0x7fe749f321c0 .event edge, v0x7fe749f32950_0, v0x7fe749f311e0_0;
E_0x7fe749f321f0 .event posedge, v0x7fe749f32b40_0;
v0x7fe749f32230_0 .array/port v0x7fe749f32230, 0;
v0x7fe749f32230_1 .array/port v0x7fe749f32230, 1;
v0x7fe749f32230_2 .array/port v0x7fe749f32230, 2;
v0x7fe749f32230_3 .array/port v0x7fe749f32230, 3;
L_0x7fe749c28970 .concat [ 8 8 8 8], v0x7fe749f32230_0, v0x7fe749f32230_1, v0x7fe749f32230_2, v0x7fe749f32230_3;
v0x7fe749f32230_4 .array/port v0x7fe749f32230, 4;
v0x7fe749f32230_5 .array/port v0x7fe749f32230, 5;
v0x7fe749f32230_6 .array/port v0x7fe749f32230, 6;
v0x7fe749f32230_7 .array/port v0x7fe749f32230, 7;
L_0x7fe749c28ac0 .concat [ 8 8 8 8], v0x7fe749f32230_4, v0x7fe749f32230_5, v0x7fe749f32230_6, v0x7fe749f32230_7;
v0x7fe749f32230_8 .array/port v0x7fe749f32230, 8;
v0x7fe749f32230_9 .array/port v0x7fe749f32230, 9;
v0x7fe749f32230_10 .array/port v0x7fe749f32230, 10;
v0x7fe749f32230_11 .array/port v0x7fe749f32230, 11;
L_0x7fe749c28c30 .concat [ 8 8 8 8], v0x7fe749f32230_8, v0x7fe749f32230_9, v0x7fe749f32230_10, v0x7fe749f32230_11;
v0x7fe749f32230_12 .array/port v0x7fe749f32230, 12;
v0x7fe749f32230_13 .array/port v0x7fe749f32230, 13;
v0x7fe749f32230_14 .array/port v0x7fe749f32230, 14;
v0x7fe749f32230_15 .array/port v0x7fe749f32230, 15;
L_0x7fe749c28d80 .concat [ 8 8 8 8], v0x7fe749f32230_12, v0x7fe749f32230_13, v0x7fe749f32230_14, v0x7fe749f32230_15;
v0x7fe749f32230_16 .array/port v0x7fe749f32230, 16;
v0x7fe749f32230_17 .array/port v0x7fe749f32230, 17;
v0x7fe749f32230_18 .array/port v0x7fe749f32230, 18;
v0x7fe749f32230_19 .array/port v0x7fe749f32230, 19;
L_0x7fe749c28ef0 .concat [ 8 8 8 8], v0x7fe749f32230_16, v0x7fe749f32230_17, v0x7fe749f32230_18, v0x7fe749f32230_19;
v0x7fe749f32230_20 .array/port v0x7fe749f32230, 20;
v0x7fe749f32230_21 .array/port v0x7fe749f32230, 21;
v0x7fe749f32230_22 .array/port v0x7fe749f32230, 22;
v0x7fe749f32230_23 .array/port v0x7fe749f32230, 23;
L_0x7fe749c29090 .concat [ 8 8 8 8], v0x7fe749f32230_20, v0x7fe749f32230_21, v0x7fe749f32230_22, v0x7fe749f32230_23;
v0x7fe749f32230_24 .array/port v0x7fe749f32230, 24;
v0x7fe749f32230_25 .array/port v0x7fe749f32230, 25;
v0x7fe749f32230_26 .array/port v0x7fe749f32230, 26;
v0x7fe749f32230_27 .array/port v0x7fe749f32230, 27;
L_0x7fe749c291e0 .concat [ 8 8 8 8], v0x7fe749f32230_24, v0x7fe749f32230_25, v0x7fe749f32230_26, v0x7fe749f32230_27;
v0x7fe749f32230_28 .array/port v0x7fe749f32230, 28;
v0x7fe749f32230_29 .array/port v0x7fe749f32230, 29;
v0x7fe749f32230_30 .array/port v0x7fe749f32230, 30;
v0x7fe749f32230_31 .array/port v0x7fe749f32230, 31;
L_0x7fe749c29370 .concat [ 8 8 8 8], v0x7fe749f32230_28, v0x7fe749f32230_29, v0x7fe749f32230_30, v0x7fe749f32230_31;
v0x7fe749f32230_32 .array/port v0x7fe749f32230, 32;
v0x7fe749f32230_33 .array/port v0x7fe749f32230, 33;
v0x7fe749f32230_34 .array/port v0x7fe749f32230, 34;
v0x7fe749f32230_35 .array/port v0x7fe749f32230, 35;
L_0x7fe749c294b0 .concat [ 8 8 8 8], v0x7fe749f32230_32, v0x7fe749f32230_33, v0x7fe749f32230_34, v0x7fe749f32230_35;
v0x7fe749f32230_36 .array/port v0x7fe749f32230, 36;
v0x7fe749f32230_37 .array/port v0x7fe749f32230, 37;
v0x7fe749f32230_38 .array/port v0x7fe749f32230, 38;
v0x7fe749f32230_39 .array/port v0x7fe749f32230, 39;
L_0x7fe749c29650 .concat [ 8 8 8 8], v0x7fe749f32230_36, v0x7fe749f32230_37, v0x7fe749f32230_38, v0x7fe749f32230_39;
v0x7fe749f32230_40 .array/port v0x7fe749f32230, 40;
v0x7fe749f32230_41 .array/port v0x7fe749f32230, 41;
v0x7fe749f32230_42 .array/port v0x7fe749f32230, 42;
v0x7fe749f32230_43 .array/port v0x7fe749f32230, 43;
L_0x7fe749c29780 .concat [ 8 8 8 8], v0x7fe749f32230_40, v0x7fe749f32230_41, v0x7fe749f32230_42, v0x7fe749f32230_43;
v0x7fe749f32230_44 .array/port v0x7fe749f32230, 44;
v0x7fe749f32230_45 .array/port v0x7fe749f32230, 45;
v0x7fe749f32230_46 .array/port v0x7fe749f32230, 46;
v0x7fe749f32230_47 .array/port v0x7fe749f32230, 47;
L_0x7fe749c29930 .concat [ 8 8 8 8], v0x7fe749f32230_44, v0x7fe749f32230_45, v0x7fe749f32230_46, v0x7fe749f32230_47;
v0x7fe749f32230_48 .array/port v0x7fe749f32230, 48;
v0x7fe749f32230_49 .array/port v0x7fe749f32230, 49;
v0x7fe749f32230_50 .array/port v0x7fe749f32230, 50;
v0x7fe749f32230_51 .array/port v0x7fe749f32230, 51;
L_0x7fe749c29a60 .concat [ 8 8 8 8], v0x7fe749f32230_48, v0x7fe749f32230_49, v0x7fe749f32230_50, v0x7fe749f32230_51;
v0x7fe749f32230_52 .array/port v0x7fe749f32230, 52;
v0x7fe749f32230_53 .array/port v0x7fe749f32230, 53;
v0x7fe749f32230_54 .array/port v0x7fe749f32230, 54;
v0x7fe749f32230_55 .array/port v0x7fe749f32230, 55;
L_0x7fe749c29c20 .concat [ 8 8 8 8], v0x7fe749f32230_52, v0x7fe749f32230_53, v0x7fe749f32230_54, v0x7fe749f32230_55;
v0x7fe749f32230_56 .array/port v0x7fe749f32230, 56;
v0x7fe749f32230_57 .array/port v0x7fe749f32230, 57;
v0x7fe749f32230_58 .array/port v0x7fe749f32230, 58;
v0x7fe749f32230_59 .array/port v0x7fe749f32230, 59;
L_0x7fe749c29d30 .concat [ 8 8 8 8], v0x7fe749f32230_56, v0x7fe749f32230_57, v0x7fe749f32230_58, v0x7fe749f32230_59;
v0x7fe749f32230_60 .array/port v0x7fe749f32230, 60;
v0x7fe749f32230_61 .array/port v0x7fe749f32230, 61;
v0x7fe749f32230_62 .array/port v0x7fe749f32230, 62;
v0x7fe749f32230_63 .array/port v0x7fe749f32230, 63;
L_0x7fe749c29f00 .concat [ 8 8 8 8], v0x7fe749f32230_60, v0x7fe749f32230_61, v0x7fe749f32230_62, v0x7fe749f32230_63;
v0x7fe749f32230_64 .array/port v0x7fe749f32230, 64;
v0x7fe749f32230_65 .array/port v0x7fe749f32230, 65;
v0x7fe749f32230_66 .array/port v0x7fe749f32230, 66;
v0x7fe749f32230_67 .array/port v0x7fe749f32230, 67;
L_0x7fe749c2a010 .concat [ 8 8 8 8], v0x7fe749f32230_64, v0x7fe749f32230_65, v0x7fe749f32230_66, v0x7fe749f32230_67;
v0x7fe749f32230_68 .array/port v0x7fe749f32230, 68;
v0x7fe749f32230_69 .array/port v0x7fe749f32230, 69;
v0x7fe749f32230_70 .array/port v0x7fe749f32230, 70;
v0x7fe749f32230_71 .array/port v0x7fe749f32230, 71;
L_0x7fe749c2a1f0 .concat [ 8 8 8 8], v0x7fe749f32230_68, v0x7fe749f32230_69, v0x7fe749f32230_70, v0x7fe749f32230_71;
v0x7fe749f32230_72 .array/port v0x7fe749f32230, 72;
v0x7fe749f32230_73 .array/port v0x7fe749f32230, 73;
v0x7fe749f32230_74 .array/port v0x7fe749f32230, 74;
v0x7fe749f32230_75 .array/port v0x7fe749f32230, 75;
L_0x7fe749c2a2e0 .concat [ 8 8 8 8], v0x7fe749f32230_72, v0x7fe749f32230_73, v0x7fe749f32230_74, v0x7fe749f32230_75;
v0x7fe749f32230_76 .array/port v0x7fe749f32230, 76;
v0x7fe749f32230_77 .array/port v0x7fe749f32230, 77;
v0x7fe749f32230_78 .array/port v0x7fe749f32230, 78;
v0x7fe749f32230_79 .array/port v0x7fe749f32230, 79;
L_0x7fe749c2a4d0 .concat [ 8 8 8 8], v0x7fe749f32230_76, v0x7fe749f32230_77, v0x7fe749f32230_78, v0x7fe749f32230_79;
v0x7fe749f32230_80 .array/port v0x7fe749f32230, 80;
v0x7fe749f32230_81 .array/port v0x7fe749f32230, 81;
v0x7fe749f32230_82 .array/port v0x7fe749f32230, 82;
v0x7fe749f32230_83 .array/port v0x7fe749f32230, 83;
L_0x7fe749c2a5c0 .concat [ 8 8 8 8], v0x7fe749f32230_80, v0x7fe749f32230_81, v0x7fe749f32230_82, v0x7fe749f32230_83;
v0x7fe749f32230_84 .array/port v0x7fe749f32230, 84;
v0x7fe749f32230_85 .array/port v0x7fe749f32230, 85;
v0x7fe749f32230_86 .array/port v0x7fe749f32230, 86;
v0x7fe749f32230_87 .array/port v0x7fe749f32230, 87;
L_0x7fe749c2a430 .concat [ 8 8 8 8], v0x7fe749f32230_84, v0x7fe749f32230_85, v0x7fe749f32230_86, v0x7fe749f32230_87;
v0x7fe749f32230_88 .array/port v0x7fe749f32230, 88;
v0x7fe749f32230_89 .array/port v0x7fe749f32230, 89;
v0x7fe749f32230_90 .array/port v0x7fe749f32230, 90;
v0x7fe749f32230_91 .array/port v0x7fe749f32230, 91;
L_0x7fe749c2a890 .concat [ 8 8 8 8], v0x7fe749f32230_88, v0x7fe749f32230_89, v0x7fe749f32230_90, v0x7fe749f32230_91;
v0x7fe749f32230_92 .array/port v0x7fe749f32230, 92;
v0x7fe749f32230_93 .array/port v0x7fe749f32230, 93;
v0x7fe749f32230_94 .array/port v0x7fe749f32230, 94;
v0x7fe749f32230_95 .array/port v0x7fe749f32230, 95;
L_0x7fe749c2aaa0 .concat [ 8 8 8 8], v0x7fe749f32230_92, v0x7fe749f32230_93, v0x7fe749f32230_94, v0x7fe749f32230_95;
v0x7fe749f32230_96 .array/port v0x7fe749f32230, 96;
v0x7fe749f32230_97 .array/port v0x7fe749f32230, 97;
v0x7fe749f32230_98 .array/port v0x7fe749f32230, 98;
v0x7fe749f32230_99 .array/port v0x7fe749f32230, 99;
L_0x7fe749c2ab90 .concat [ 8 8 8 8], v0x7fe749f32230_96, v0x7fe749f32230_97, v0x7fe749f32230_98, v0x7fe749f32230_99;
v0x7fe749f32230_100 .array/port v0x7fe749f32230, 100;
v0x7fe749f32230_101 .array/port v0x7fe749f32230, 101;
v0x7fe749f32230_102 .array/port v0x7fe749f32230, 102;
v0x7fe749f32230_103 .array/port v0x7fe749f32230, 103;
L_0x7fe749c2ad80 .concat [ 8 8 8 8], v0x7fe749f32230_100, v0x7fe749f32230_101, v0x7fe749f32230_102, v0x7fe749f32230_103;
v0x7fe749f32230_104 .array/port v0x7fe749f32230, 104;
v0x7fe749f32230_105 .array/port v0x7fe749f32230, 105;
v0x7fe749f32230_106 .array/port v0x7fe749f32230, 106;
v0x7fe749f32230_107 .array/port v0x7fe749f32230, 107;
L_0x7fe749c2ae70 .concat [ 8 8 8 8], v0x7fe749f32230_104, v0x7fe749f32230_105, v0x7fe749f32230_106, v0x7fe749f32230_107;
v0x7fe749f32230_108 .array/port v0x7fe749f32230, 108;
v0x7fe749f32230_109 .array/port v0x7fe749f32230, 109;
v0x7fe749f32230_110 .array/port v0x7fe749f32230, 110;
v0x7fe749f32230_111 .array/port v0x7fe749f32230, 111;
L_0x7fe749c2b070 .concat [ 8 8 8 8], v0x7fe749f32230_108, v0x7fe749f32230_109, v0x7fe749f32230_110, v0x7fe749f32230_111;
v0x7fe749f32230_112 .array/port v0x7fe749f32230, 112;
v0x7fe749f32230_113 .array/port v0x7fe749f32230, 113;
v0x7fe749f32230_114 .array/port v0x7fe749f32230, 114;
v0x7fe749f32230_115 .array/port v0x7fe749f32230, 115;
L_0x7fe749c2b160 .concat [ 8 8 8 8], v0x7fe749f32230_112, v0x7fe749f32230_113, v0x7fe749f32230_114, v0x7fe749f32230_115;
v0x7fe749f32230_116 .array/port v0x7fe749f32230, 116;
v0x7fe749f32230_117 .array/port v0x7fe749f32230, 117;
v0x7fe749f32230_118 .array/port v0x7fe749f32230, 118;
v0x7fe749f32230_119 .array/port v0x7fe749f32230, 119;
L_0x7fe749c2b350 .concat [ 8 8 8 8], v0x7fe749f32230_116, v0x7fe749f32230_117, v0x7fe749f32230_118, v0x7fe749f32230_119;
v0x7fe749f32230_120 .array/port v0x7fe749f32230, 120;
v0x7fe749f32230_121 .array/port v0x7fe749f32230, 121;
v0x7fe749f32230_122 .array/port v0x7fe749f32230, 122;
v0x7fe749f32230_123 .array/port v0x7fe749f32230, 123;
L_0x7fe749c2b440 .concat [ 8 8 8 8], v0x7fe749f32230_120, v0x7fe749f32230_121, v0x7fe749f32230_122, v0x7fe749f32230_123;
v0x7fe749f32230_124 .array/port v0x7fe749f32230, 124;
v0x7fe749f32230_125 .array/port v0x7fe749f32230, 125;
v0x7fe749f32230_126 .array/port v0x7fe749f32230, 126;
v0x7fe749f32230_127 .array/port v0x7fe749f32230, 127;
L_0x7fe749c2b640 .concat [ 8 8 8 8], v0x7fe749f32230_124, v0x7fe749f32230_125, v0x7fe749f32230_126, v0x7fe749f32230_127;
S_0x7fe749c12930 .scope module, "Decoder" "Decoder" 3 82, 8 4 0, S_0x7fe749c101a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "instr_op_i";
    .port_info 1 /INPUT 6 "extra_op_i";
    .port_info 2 /OUTPUT 1 "RegWrite_o";
    .port_info 3 /OUTPUT 3 "ALU_op_o";
    .port_info 4 /OUTPUT 1 "ALUSrc_o";
    .port_info 5 /OUTPUT 2 "RegDst_o";
    .port_info 6 /OUTPUT 1 "Branch_o";
    .port_info 7 /OUTPUT 2 "MemToReg_o";
    .port_info 8 /OUTPUT 2 "Jump_o";
    .port_info 9 /OUTPUT 1 "MemRead_o";
    .port_info 10 /OUTPUT 1 "MemWrite_o";
L_0x7fe749c20470 .functor NOT 1, L_0x7fe749c203d0, C4<0>, C4<0>, C4<0>;
L_0x7fe749c20600 .functor NOT 1, L_0x7fe749c20520, C4<0>, C4<0>, C4<0>;
L_0x7fe749c206b0 .functor AND 1, L_0x7fe749c20470, L_0x7fe749c20600, C4<1>, C4<1>;
L_0x7fe749c20840 .functor NOT 1, L_0x7fe749c207a0, C4<0>, C4<0>, C4<0>;
L_0x7fe749c20910 .functor AND 1, L_0x7fe749c206b0, L_0x7fe749c20840, C4<1>, C4<1>;
L_0x7fe749c20b70 .functor NOT 1, L_0x7fe749c20a50, C4<0>, C4<0>, C4<0>;
L_0x7fe749c20be0 .functor AND 1, L_0x7fe749c20910, L_0x7fe749c20b70, C4<1>, C4<1>;
L_0x7fe749c20db0 .functor NOT 1, L_0x7fe749c20d10, C4<0>, C4<0>, C4<0>;
L_0x7fe749c20e60 .functor AND 1, L_0x7fe749c20be0, L_0x7fe749c20db0, C4<1>, C4<1>;
L_0x7fe749c21040 .functor NOT 1, L_0x7fe749c20fa0, C4<0>, C4<0>, C4<0>;
L_0x7fe749c210b0 .functor AND 1, L_0x7fe749c20e60, L_0x7fe749c21040, C4<1>, C4<1>;
L_0x7fe749c212c0 .functor NOT 1, L_0x7fe749c21220, C4<0>, C4<0>, C4<0>;
L_0x7fe749c21510 .functor NOT 1, L_0x7fe749c21370, C4<0>, C4<0>, C4<0>;
L_0x7fe749c215f0 .functor AND 1, L_0x7fe749c212c0, L_0x7fe749c21510, C4<1>, C4<1>;
L_0x7fe749c21740 .functor AND 1, L_0x7fe749c215f0, L_0x7fe749c216a0, C4<1>, C4<1>;
L_0x7fe749c21580 .functor NOT 1, L_0x7fe749c218b0, C4<0>, C4<0>, C4<0>;
L_0x7fe749c21990 .functor AND 1, L_0x7fe749c21740, L_0x7fe749c21580, C4<1>, C4<1>;
L_0x7fe749c21bb0 .functor NOT 1, L_0x7fe749c21b10, C4<0>, C4<0>, C4<0>;
L_0x7fe749c21c20 .functor AND 1, L_0x7fe749c21990, L_0x7fe749c21bb0, C4<1>, C4<1>;
L_0x7fe749c21a80 .functor NOT 1, L_0x7fe749c21db0, C4<0>, C4<0>, C4<0>;
L_0x7fe749c21e90 .functor AND 1, L_0x7fe749c21c20, L_0x7fe749c21a80, C4<1>, C4<1>;
L_0x7fe749c220a0 .functor NOT 1, L_0x7fe749c21d10, C4<0>, C4<0>, C4<0>;
L_0x7fe749c221b0 .functor NOT 1, L_0x7fe749c22110, C4<0>, C4<0>, C4<0>;
L_0x7fe749c22320 .functor AND 1, L_0x7fe749c220a0, L_0x7fe749c221b0, C4<1>, C4<1>;
L_0x7fe749c22030 .functor AND 1, L_0x7fe749c22320, L_0x7fe749c223b0, C4<1>, C4<1>;
L_0x7fe749c22260 .functor NOT 1, L_0x7fe749c22620, C4<0>, C4<0>, C4<0>;
L_0x7fe749c21410 .functor AND 1, L_0x7fe749c22030, L_0x7fe749c22260, C4<1>, C4<1>;
L_0x7fe749c22a80 .functor AND 1, L_0x7fe749c21410, L_0x7fe749c229e0, C4<1>, C4<1>;
L_0x7fe749c22b90 .functor NOT 1, L_0x7fe749c22af0, C4<0>, C4<0>, C4<0>;
L_0x7fe749c22cf0 .functor AND 1, L_0x7fe749c22a80, L_0x7fe749c22b90, C4<1>, C4<1>;
L_0x7fe749c22ec0 .functor NOT 1, L_0x7fe749c22d80, C4<0>, C4<0>, C4<0>;
L_0x7fe749c22550 .functor NOT 1, L_0x7fe749c23030, C4<0>, C4<0>, C4<0>;
L_0x7fe749c22c40 .functor AND 1, L_0x7fe749c22ec0, L_0x7fe749c22550, C4<1>, C4<1>;
L_0x7fe749c232d0 .functor NOT 1, L_0x7fe749c22f30, C4<0>, C4<0>, C4<0>;
L_0x7fe749c22e20 .functor AND 1, L_0x7fe749c22c40, L_0x7fe749c232d0, C4<1>, C4<1>;
L_0x7fe749c231b0 .functor AND 1, L_0x7fe749c22e20, L_0x7fe749c23110, C4<1>, C4<1>;
L_0x7fe749c236c0 .functor NOT 1, L_0x7fe749c23560, C4<0>, C4<0>, C4<0>;
L_0x7fe749c23260 .functor AND 1, L_0x7fe749c231b0, L_0x7fe749c236c0, C4<1>, C4<1>;
L_0x7fe749c23460 .functor NOT 1, L_0x7fe749c23860, C4<0>, C4<0>, C4<0>;
L_0x7fe749c23730 .functor AND 1, L_0x7fe749c23260, L_0x7fe749c23460, C4<1>, C4<1>;
L_0x7fe749c23600 .functor NOT 1, L_0x7fe749c23bf0, C4<0>, C4<0>, C4<0>;
L_0x7fe749c23940 .functor AND 1, L_0x7fe749c23a80, L_0x7fe749c23600, C4<1>, C4<1>;
L_0x7fe749c23f60 .functor NOT 1, L_0x7fe749c23de0, C4<0>, C4<0>, C4<0>;
L_0x7fe749c23b60 .functor AND 1, L_0x7fe749c23940, L_0x7fe749c23f60, C4<1>, C4<1>;
L_0x7fe749c24130 .functor NOT 1, L_0x7fe749c23d10, C4<0>, C4<0>, C4<0>;
L_0x7fe749c23fd0 .functor AND 1, L_0x7fe749c23b60, L_0x7fe749c24130, C4<1>, C4<1>;
L_0x7fe749c240c0 .functor AND 1, L_0x7fe749c23fd0, L_0x7fe749c24350, C4<1>, C4<1>;
L_0x7fe749c24280 .functor AND 1, L_0x7fe749c240c0, L_0x7fe749c241e0, C4<1>, C4<1>;
L_0x7fe749c243f0 .functor NOT 1, L_0x7fe749c24800, C4<0>, C4<0>, C4<0>;
L_0x7fe749c22850 .functor AND 1, L_0x7fe749c24660, L_0x7fe749c243f0, C4<1>, C4<1>;
L_0x7fe749c245e0 .functor AND 1, L_0x7fe749c22850, L_0x7fe749c24540, C4<1>, C4<1>;
L_0x7fe749c22760 .functor NOT 1, L_0x7fe749c226c0, C4<0>, C4<0>, C4<0>;
L_0x7fe749c227d0 .functor AND 1, L_0x7fe749c245e0, L_0x7fe749c22760, C4<1>, C4<1>;
L_0x7fe749c24a50 .functor AND 1, L_0x7fe749c227d0, L_0x7fe749c249b0, C4<1>, C4<1>;
L_0x7fe749c24ea0 .functor AND 1, L_0x7fe749c24a50, L_0x7fe749c248e0, C4<1>, C4<1>;
L_0x7fe749c24c70 .functor NOT 1, L_0x7fe749c24bd0, C4<0>, C4<0>, C4<0>;
L_0x7fe749c24dc0 .functor NOT 1, L_0x7fe749c24d20, C4<0>, C4<0>, C4<0>;
L_0x7fe749c24f90 .functor AND 1, L_0x7fe749c24c70, L_0x7fe749c24dc0, C4<1>, C4<1>;
L_0x7fe749c25120 .functor NOT 1, L_0x7fe749c25080, C4<0>, C4<0>, C4<0>;
L_0x7fe749c251d0 .functor AND 1, L_0x7fe749c24f90, L_0x7fe749c25120, C4<1>, C4<1>;
L_0x7fe749c25380 .functor NOT 1, L_0x7fe749c252e0, C4<0>, C4<0>, C4<0>;
L_0x7fe749c25780 .functor AND 1, L_0x7fe749c251d0, L_0x7fe749c25380, C4<1>, C4<1>;
L_0x7fe749c25450 .functor AND 1, L_0x7fe749c25780, L_0x7fe749c25870, C4<1>, C4<1>;
L_0x7fe749c25600 .functor NOT 1, L_0x7fe749c25560, C4<0>, C4<0>, C4<0>;
L_0x7fe749c256b0 .functor AND 1, L_0x7fe749c25450, L_0x7fe749c25600, C4<1>, C4<1>;
L_0x7fe749c25910 .functor NOT 1, L_0x7fe749c25a60, C4<0>, C4<0>, C4<0>;
L_0x7fe749c25eb0 .functor NOT 1, L_0x7fe749c259c0, C4<0>, C4<0>, C4<0>;
L_0x7fe749c25ca0 .functor AND 1, L_0x7fe749c25910, L_0x7fe749c25eb0, C4<1>, C4<1>;
L_0x7fe749c25b00 .functor NOT 1, L_0x7fe749c25db0, C4<0>, C4<0>, C4<0>;
L_0x7fe749c25b70 .functor AND 1, L_0x7fe749c25ca0, L_0x7fe749c25b00, C4<1>, C4<1>;
L_0x7fe749c26020 .functor NOT 1, L_0x7fe749c25f80, C4<0>, C4<0>, C4<0>;
L_0x7fe749c260d0 .functor AND 1, L_0x7fe749c25b70, L_0x7fe749c26020, C4<1>, C4<1>;
L_0x7fe749c261a0 .functor AND 1, L_0x7fe749c260d0, L_0x7fe749c26590, C4<1>, C4<1>;
L_0x7fe749c26350 .functor AND 1, L_0x7fe749c261a0, L_0x7fe749c262b0, C4<1>, C4<1>;
L_0x7fe749c26630 .functor NOT 1, L_0x7fe749c26460, C4<0>, C4<0>, C4<0>;
L_0x7fe749c267c0 .functor NOT 1, L_0x7fe749c266e0, C4<0>, C4<0>, C4<0>;
L_0x7fe749c26870 .functor AND 1, L_0x7fe749c26630, L_0x7fe749c267c0, C4<1>, C4<1>;
L_0x7fe749c26a00 .functor AND 1, L_0x7fe749c26870, L_0x7fe749c26960, C4<1>, C4<1>;
L_0x7fe749c27040 .functor NOT 1, L_0x7fe749c26fa0, C4<0>, C4<0>, C4<0>;
L_0x7fe749c26b90 .functor AND 1, L_0x7fe749c26a00, L_0x7fe749c27040, C4<1>, C4<1>;
L_0x7fe749c26d40 .functor NOT 1, L_0x7fe749c26ca0, C4<0>, C4<0>, C4<0>;
L_0x7fe749c26df0 .functor AND 1, L_0x7fe749c26b90, L_0x7fe749c26d40, C4<1>, C4<1>;
L_0x7fe749c270b0 .functor NOT 1, L_0x7fe749c26f00, C4<0>, C4<0>, C4<0>;
L_0x7fe749c27160 .functor AND 1, L_0x7fe749c26df0, L_0x7fe749c270b0, C4<1>, C4<1>;
v0x7fe749c0f450_0 .var "ALUSrc_o", 0 0;
v0x7fe749c12740_0 .var "ALU_op_o", 2 0;
v0x7fe749c127d0_0 .var "Branch_o", 0 0;
v0x7fe749c12550_0 .var "Jump_o", 1 0;
v0x7fe749c125e0_0 .var "MemRead_o", 0 0;
v0x7fe749c11750_0 .var "MemToReg_o", 1 0;
v0x7fe749c117e0_0 .var "MemWrite_o", 0 0;
v0x7fe749c11560_0 .var "RegDst_o", 1 0;
v0x7fe749c115f0_0 .var "RegWrite_o", 0 0;
v0x7fe749c105f0_0 .net *"_ivl_1", 0 0, L_0x7fe749c203d0;  1 drivers
v0x7fe749c10380_0 .net *"_ivl_101", 0 0, L_0x7fe749c23030;  1 drivers
v0x7fe749c10410_0 .net *"_ivl_102", 0 0, L_0x7fe749c22550;  1 drivers
v0x7fe749c0f1e0_0 .net *"_ivl_104", 0 0, L_0x7fe749c22c40;  1 drivers
v0x7fe749c0f270_0 .net *"_ivl_107", 0 0, L_0x7fe749c22f30;  1 drivers
v0x7fe749c0e770_0 .net *"_ivl_108", 0 0, L_0x7fe749c232d0;  1 drivers
v0x7fe749c0e800_0 .net *"_ivl_11", 0 0, L_0x7fe749c207a0;  1 drivers
v0x7fe749c0e890_0 .net *"_ivl_110", 0 0, L_0x7fe749c22e20;  1 drivers
v0x7fe749c0ea20_0 .net *"_ivl_113", 0 0, L_0x7fe749c23110;  1 drivers
v0x7fe749c134f0_0 .net *"_ivl_114", 0 0, L_0x7fe749c231b0;  1 drivers
v0x7fe749c13580_0 .net *"_ivl_117", 0 0, L_0x7fe749c23560;  1 drivers
v0x7fe749c13610_0 .net *"_ivl_118", 0 0, L_0x7fe749c236c0;  1 drivers
v0x7fe749c136a0_0 .net *"_ivl_12", 0 0, L_0x7fe749c20840;  1 drivers
v0x7fe749c13730_0 .net *"_ivl_120", 0 0, L_0x7fe749c23260;  1 drivers
v0x7fe749c137c0_0 .net *"_ivl_123", 0 0, L_0x7fe749c23860;  1 drivers
v0x7fe749c13850_0 .net *"_ivl_124", 0 0, L_0x7fe749c23460;  1 drivers
v0x7fe749c138e0_0 .net *"_ivl_129", 0 0, L_0x7fe749c23a80;  1 drivers
v0x7fe749c13970_0 .net *"_ivl_131", 0 0, L_0x7fe749c23bf0;  1 drivers
v0x7fe749c13a00_0 .net *"_ivl_132", 0 0, L_0x7fe749c23600;  1 drivers
v0x7fe749c13a90_0 .net *"_ivl_134", 0 0, L_0x7fe749c23940;  1 drivers
v0x7fe749c13b20_0 .net *"_ivl_137", 0 0, L_0x7fe749c23de0;  1 drivers
v0x7fe749c13bb0_0 .net *"_ivl_138", 0 0, L_0x7fe749c23f60;  1 drivers
v0x7fe749c13c40_0 .net *"_ivl_14", 0 0, L_0x7fe749c20910;  1 drivers
v0x7fe749c13cd0_0 .net *"_ivl_140", 0 0, L_0x7fe749c23b60;  1 drivers
v0x7fe749c0e940_0 .net *"_ivl_143", 0 0, L_0x7fe749c23d10;  1 drivers
v0x7fe749c13f60_0 .net *"_ivl_144", 0 0, L_0x7fe749c24130;  1 drivers
v0x7fe749c13ff0_0 .net *"_ivl_146", 0 0, L_0x7fe749c23fd0;  1 drivers
v0x7fe749c14090_0 .net *"_ivl_149", 0 0, L_0x7fe749c24350;  1 drivers
v0x7fe749c14140_0 .net *"_ivl_150", 0 0, L_0x7fe749c240c0;  1 drivers
v0x7fe749c141f0_0 .net *"_ivl_153", 0 0, L_0x7fe749c241e0;  1 drivers
v0x7fe749c142a0_0 .net *"_ivl_157", 0 0, L_0x7fe749c24660;  1 drivers
v0x7fe749c14350_0 .net *"_ivl_159", 0 0, L_0x7fe749c24800;  1 drivers
v0x7fe749c14400_0 .net *"_ivl_160", 0 0, L_0x7fe749c243f0;  1 drivers
v0x7fe749c144b0_0 .net *"_ivl_162", 0 0, L_0x7fe749c22850;  1 drivers
v0x7fe749c14560_0 .net *"_ivl_165", 0 0, L_0x7fe749c24540;  1 drivers
v0x7fe749c14610_0 .net *"_ivl_166", 0 0, L_0x7fe749c245e0;  1 drivers
v0x7fe749c146c0_0 .net *"_ivl_169", 0 0, L_0x7fe749c226c0;  1 drivers
v0x7fe749c14770_0 .net *"_ivl_17", 0 0, L_0x7fe749c20a50;  1 drivers
v0x7fe749c14820_0 .net *"_ivl_170", 0 0, L_0x7fe749c22760;  1 drivers
v0x7fe749c148d0_0 .net *"_ivl_172", 0 0, L_0x7fe749c227d0;  1 drivers
v0x7fe749c14980_0 .net *"_ivl_175", 0 0, L_0x7fe749c249b0;  1 drivers
v0x7fe749c14a30_0 .net *"_ivl_176", 0 0, L_0x7fe749c24a50;  1 drivers
v0x7fe749c14ae0_0 .net *"_ivl_179", 0 0, L_0x7fe749c248e0;  1 drivers
v0x7fe749c14b90_0 .net *"_ivl_18", 0 0, L_0x7fe749c20b70;  1 drivers
v0x7fe749c14c40_0 .net *"_ivl_183", 0 0, L_0x7fe749c24bd0;  1 drivers
v0x7fe749c14cf0_0 .net *"_ivl_184", 0 0, L_0x7fe749c24c70;  1 drivers
v0x7fe749c14da0_0 .net *"_ivl_187", 0 0, L_0x7fe749c24d20;  1 drivers
v0x7fe749c14e50_0 .net *"_ivl_188", 0 0, L_0x7fe749c24dc0;  1 drivers
v0x7fe749c14f00_0 .net *"_ivl_190", 0 0, L_0x7fe749c24f90;  1 drivers
v0x7fe749c14fb0_0 .net *"_ivl_193", 0 0, L_0x7fe749c25080;  1 drivers
v0x7fe749c15060_0 .net *"_ivl_194", 0 0, L_0x7fe749c25120;  1 drivers
v0x7fe749c15110_0 .net *"_ivl_196", 0 0, L_0x7fe749c251d0;  1 drivers
v0x7fe749c151c0_0 .net *"_ivl_199", 0 0, L_0x7fe749c252e0;  1 drivers
v0x7fe749c15270_0 .net *"_ivl_2", 0 0, L_0x7fe749c20470;  1 drivers
v0x7fe749c15320_0 .net *"_ivl_20", 0 0, L_0x7fe749c20be0;  1 drivers
v0x7fe749c153d0_0 .net *"_ivl_200", 0 0, L_0x7fe749c25380;  1 drivers
v0x7fe749c13d80_0 .net *"_ivl_202", 0 0, L_0x7fe749c25780;  1 drivers
v0x7fe749c13e30_0 .net *"_ivl_205", 0 0, L_0x7fe749c25870;  1 drivers
v0x7fe749c15460_0 .net *"_ivl_206", 0 0, L_0x7fe749c25450;  1 drivers
v0x7fe749c154f0_0 .net *"_ivl_209", 0 0, L_0x7fe749c25560;  1 drivers
v0x7fe749c15580_0 .net *"_ivl_210", 0 0, L_0x7fe749c25600;  1 drivers
v0x7fe749c15610_0 .net *"_ivl_215", 0 0, L_0x7fe749c25a60;  1 drivers
v0x7fe749c156a0_0 .net *"_ivl_216", 0 0, L_0x7fe749c25910;  1 drivers
v0x7fe749c15750_0 .net *"_ivl_219", 0 0, L_0x7fe749c259c0;  1 drivers
v0x7fe749c15800_0 .net *"_ivl_220", 0 0, L_0x7fe749c25eb0;  1 drivers
v0x7fe749c158b0_0 .net *"_ivl_222", 0 0, L_0x7fe749c25ca0;  1 drivers
v0x7fe749c15960_0 .net *"_ivl_225", 0 0, L_0x7fe749c25db0;  1 drivers
v0x7fe749c15a10_0 .net *"_ivl_226", 0 0, L_0x7fe749c25b00;  1 drivers
v0x7fe749c15ac0_0 .net *"_ivl_228", 0 0, L_0x7fe749c25b70;  1 drivers
v0x7fe749c15b70_0 .net *"_ivl_23", 0 0, L_0x7fe749c20d10;  1 drivers
v0x7fe749c15c20_0 .net *"_ivl_231", 0 0, L_0x7fe749c25f80;  1 drivers
v0x7fe749c15cd0_0 .net *"_ivl_232", 0 0, L_0x7fe749c26020;  1 drivers
v0x7fe749c15d80_0 .net *"_ivl_234", 0 0, L_0x7fe749c260d0;  1 drivers
v0x7fe749c15e30_0 .net *"_ivl_237", 0 0, L_0x7fe749c26590;  1 drivers
v0x7fe749c15ee0_0 .net *"_ivl_238", 0 0, L_0x7fe749c261a0;  1 drivers
v0x7fe749c15f90_0 .net *"_ivl_24", 0 0, L_0x7fe749c20db0;  1 drivers
v0x7fe749c16040_0 .net *"_ivl_241", 0 0, L_0x7fe749c262b0;  1 drivers
v0x7fe749c160f0_0 .net *"_ivl_245", 0 0, L_0x7fe749c26460;  1 drivers
v0x7fe749c161a0_0 .net *"_ivl_246", 0 0, L_0x7fe749c26630;  1 drivers
v0x7fe749c16250_0 .net *"_ivl_249", 0 0, L_0x7fe749c266e0;  1 drivers
v0x7fe749c16300_0 .net *"_ivl_250", 0 0, L_0x7fe749c267c0;  1 drivers
v0x7fe749c163b0_0 .net *"_ivl_252", 0 0, L_0x7fe749c26870;  1 drivers
v0x7fe749c16460_0 .net *"_ivl_255", 0 0, L_0x7fe749c26960;  1 drivers
v0x7fe749c16510_0 .net *"_ivl_256", 0 0, L_0x7fe749c26a00;  1 drivers
v0x7fe749c165c0_0 .net *"_ivl_259", 0 0, L_0x7fe749c26fa0;  1 drivers
v0x7fe749c16670_0 .net *"_ivl_26", 0 0, L_0x7fe749c20e60;  1 drivers
v0x7fe749c16720_0 .net *"_ivl_260", 0 0, L_0x7fe749c27040;  1 drivers
v0x7fe749c167d0_0 .net *"_ivl_262", 0 0, L_0x7fe749c26b90;  1 drivers
v0x7fe749c16880_0 .net *"_ivl_265", 0 0, L_0x7fe749c26ca0;  1 drivers
v0x7fe749c16930_0 .net *"_ivl_266", 0 0, L_0x7fe749c26d40;  1 drivers
v0x7fe749c169e0_0 .net *"_ivl_268", 0 0, L_0x7fe749c26df0;  1 drivers
v0x7fe749c16a90_0 .net *"_ivl_271", 0 0, L_0x7fe749c26f00;  1 drivers
v0x7fe749c16b40_0 .net *"_ivl_272", 0 0, L_0x7fe749c270b0;  1 drivers
v0x7fe749c16bf0_0 .net *"_ivl_29", 0 0, L_0x7fe749c20fa0;  1 drivers
v0x7fe749c16ca0_0 .net *"_ivl_30", 0 0, L_0x7fe749c21040;  1 drivers
v0x7fe749c16d50_0 .net *"_ivl_35", 0 0, L_0x7fe749c21220;  1 drivers
v0x7fe749c16e00_0 .net *"_ivl_36", 0 0, L_0x7fe749c212c0;  1 drivers
v0x7fe749c16eb0_0 .net *"_ivl_39", 0 0, L_0x7fe749c21370;  1 drivers
v0x7fe749c16f60_0 .net *"_ivl_40", 0 0, L_0x7fe749c21510;  1 drivers
v0x7fe749c17010_0 .net *"_ivl_42", 0 0, L_0x7fe749c215f0;  1 drivers
v0x7fe749c170c0_0 .net *"_ivl_45", 0 0, L_0x7fe749c216a0;  1 drivers
v0x7fe749c17170_0 .net *"_ivl_46", 0 0, L_0x7fe749c21740;  1 drivers
v0x7fe749c17220_0 .net *"_ivl_49", 0 0, L_0x7fe749c218b0;  1 drivers
v0x7fe749c172d0_0 .net *"_ivl_5", 0 0, L_0x7fe749c20520;  1 drivers
v0x7fe749c17380_0 .net *"_ivl_50", 0 0, L_0x7fe749c21580;  1 drivers
v0x7fe749c17430_0 .net *"_ivl_52", 0 0, L_0x7fe749c21990;  1 drivers
v0x7fe749c174e0_0 .net *"_ivl_55", 0 0, L_0x7fe749c21b10;  1 drivers
v0x7fe749c17590_0 .net *"_ivl_56", 0 0, L_0x7fe749c21bb0;  1 drivers
v0x7fe749c17640_0 .net *"_ivl_58", 0 0, L_0x7fe749c21c20;  1 drivers
v0x7fe749c176f0_0 .net *"_ivl_6", 0 0, L_0x7fe749c20600;  1 drivers
v0x7fe749c177a0_0 .net *"_ivl_61", 0 0, L_0x7fe749c21db0;  1 drivers
v0x7fe749c17850_0 .net *"_ivl_62", 0 0, L_0x7fe749c21a80;  1 drivers
v0x7fe749c17900_0 .net *"_ivl_67", 0 0, L_0x7fe749c21d10;  1 drivers
v0x7fe749c179b0_0 .net *"_ivl_68", 0 0, L_0x7fe749c220a0;  1 drivers
v0x7fe749c17a60_0 .net *"_ivl_71", 0 0, L_0x7fe749c22110;  1 drivers
v0x7fe749c17b10_0 .net *"_ivl_72", 0 0, L_0x7fe749c221b0;  1 drivers
v0x7fe749c17bc0_0 .net *"_ivl_74", 0 0, L_0x7fe749c22320;  1 drivers
v0x7fe749c17c70_0 .net *"_ivl_77", 0 0, L_0x7fe749c223b0;  1 drivers
v0x7fe749c17d20_0 .net *"_ivl_78", 0 0, L_0x7fe749c22030;  1 drivers
v0x7fe749c17dd0_0 .net *"_ivl_8", 0 0, L_0x7fe749c206b0;  1 drivers
v0x7fe749c17e80_0 .net *"_ivl_81", 0 0, L_0x7fe749c22620;  1 drivers
v0x7fe749c17f30_0 .net *"_ivl_82", 0 0, L_0x7fe749c22260;  1 drivers
v0x7fe749c17fe0_0 .net *"_ivl_84", 0 0, L_0x7fe749c21410;  1 drivers
v0x7fe749c18090_0 .net *"_ivl_87", 0 0, L_0x7fe749c229e0;  1 drivers
v0x7fe749c18140_0 .net *"_ivl_88", 0 0, L_0x7fe749c22a80;  1 drivers
v0x7fe749c181f0_0 .net *"_ivl_91", 0 0, L_0x7fe749c22af0;  1 drivers
v0x7fe749c182a0_0 .net *"_ivl_92", 0 0, L_0x7fe749c22b90;  1 drivers
v0x7fe749c18350_0 .net *"_ivl_97", 0 0, L_0x7fe749c22d80;  1 drivers
v0x7fe749c18400_0 .net *"_ivl_98", 0 0, L_0x7fe749c22ec0;  1 drivers
v0x7fe749c184b0_0 .net "addi", 0 0, L_0x7fe749c21e90;  1 drivers
v0x7fe749c18550_0 .net "bieq", 0 0, L_0x7fe749c23730;  1 drivers
v0x7fe749c185f0_0 .net "extra_op_i", 5 0, L_0x7fe749c277c0;  1 drivers
v0x7fe749c186a0_0 .net "instr_op_i", 5 0, L_0x7fe749c27270;  1 drivers
v0x7fe749c18750_0 .net "jpal", 0 0, L_0x7fe749c26350;  1 drivers
v0x7fe749c187f0_0 .net "jprt", 0 0, L_0x7fe749c27160;  1 drivers
v0x7fe749c18890_0 .net "jump", 0 0, L_0x7fe749c256b0;  1 drivers
v0x7fe749c18930_0 .net "lowd", 0 0, L_0x7fe749c24280;  1 drivers
v0x7fe749c189d0_0 .net "rfmt", 0 0, L_0x7fe749c210b0;  1 drivers
v0x7fe749c18a70_0 .net "slti", 0 0, L_0x7fe749c22cf0;  1 drivers
v0x7fe749c18b10_0 .net "stwd", 0 0, L_0x7fe749c24ea0;  1 drivers
E_0x7fe749c10870 .event edge, v0x7fe749c186a0_0;
E_0x7fe749c0f3d0/0 .event edge, v0x7fe749c189d0_0, v0x7fe749c18750_0, v0x7fe749c184b0_0, v0x7fe749c18a70_0;
E_0x7fe749c0f3d0/1 .event edge, v0x7fe749c18930_0, v0x7fe749c18550_0, v0x7fe749c18b10_0, v0x7fe749c18890_0;
E_0x7fe749c0f3d0/2 .event edge, v0x7fe749c187f0_0;
E_0x7fe749c0f3d0 .event/or E_0x7fe749c0f3d0/0, E_0x7fe749c0f3d0/1, E_0x7fe749c0f3d0/2;
L_0x7fe749c203d0 .part L_0x7fe749c27270, 5, 1;
L_0x7fe749c20520 .part L_0x7fe749c27270, 4, 1;
L_0x7fe749c207a0 .part L_0x7fe749c27270, 3, 1;
L_0x7fe749c20a50 .part L_0x7fe749c27270, 2, 1;
L_0x7fe749c20d10 .part L_0x7fe749c27270, 1, 1;
L_0x7fe749c20fa0 .part L_0x7fe749c27270, 0, 1;
L_0x7fe749c21220 .part L_0x7fe749c27270, 5, 1;
L_0x7fe749c21370 .part L_0x7fe749c27270, 4, 1;
L_0x7fe749c216a0 .part L_0x7fe749c27270, 3, 1;
L_0x7fe749c218b0 .part L_0x7fe749c27270, 2, 1;
L_0x7fe749c21b10 .part L_0x7fe749c27270, 1, 1;
L_0x7fe749c21db0 .part L_0x7fe749c27270, 0, 1;
L_0x7fe749c21d10 .part L_0x7fe749c27270, 5, 1;
L_0x7fe749c22110 .part L_0x7fe749c27270, 4, 1;
L_0x7fe749c223b0 .part L_0x7fe749c27270, 3, 1;
L_0x7fe749c22620 .part L_0x7fe749c27270, 2, 1;
L_0x7fe749c229e0 .part L_0x7fe749c27270, 1, 1;
L_0x7fe749c22af0 .part L_0x7fe749c27270, 0, 1;
L_0x7fe749c22d80 .part L_0x7fe749c27270, 5, 1;
L_0x7fe749c23030 .part L_0x7fe749c27270, 4, 1;
L_0x7fe749c22f30 .part L_0x7fe749c27270, 3, 1;
L_0x7fe749c23110 .part L_0x7fe749c27270, 2, 1;
L_0x7fe749c23560 .part L_0x7fe749c27270, 1, 1;
L_0x7fe749c23860 .part L_0x7fe749c27270, 0, 1;
L_0x7fe749c23a80 .part L_0x7fe749c27270, 5, 1;
L_0x7fe749c23bf0 .part L_0x7fe749c27270, 4, 1;
L_0x7fe749c23de0 .part L_0x7fe749c27270, 3, 1;
L_0x7fe749c23d10 .part L_0x7fe749c27270, 2, 1;
L_0x7fe749c24350 .part L_0x7fe749c27270, 1, 1;
L_0x7fe749c241e0 .part L_0x7fe749c27270, 0, 1;
L_0x7fe749c24660 .part L_0x7fe749c27270, 5, 1;
L_0x7fe749c24800 .part L_0x7fe749c27270, 4, 1;
L_0x7fe749c24540 .part L_0x7fe749c27270, 3, 1;
L_0x7fe749c226c0 .part L_0x7fe749c27270, 2, 1;
L_0x7fe749c249b0 .part L_0x7fe749c27270, 1, 1;
L_0x7fe749c248e0 .part L_0x7fe749c27270, 0, 1;
L_0x7fe749c24bd0 .part L_0x7fe749c27270, 5, 1;
L_0x7fe749c24d20 .part L_0x7fe749c27270, 4, 1;
L_0x7fe749c25080 .part L_0x7fe749c27270, 3, 1;
L_0x7fe749c252e0 .part L_0x7fe749c27270, 2, 1;
L_0x7fe749c25870 .part L_0x7fe749c27270, 1, 1;
L_0x7fe749c25560 .part L_0x7fe749c27270, 0, 1;
L_0x7fe749c25a60 .part L_0x7fe749c27270, 5, 1;
L_0x7fe749c259c0 .part L_0x7fe749c27270, 4, 1;
L_0x7fe749c25db0 .part L_0x7fe749c27270, 3, 1;
L_0x7fe749c25f80 .part L_0x7fe749c27270, 2, 1;
L_0x7fe749c26590 .part L_0x7fe749c27270, 1, 1;
L_0x7fe749c262b0 .part L_0x7fe749c27270, 0, 1;
L_0x7fe749c26460 .part L_0x7fe749c277c0, 5, 1;
L_0x7fe749c266e0 .part L_0x7fe749c277c0, 4, 1;
L_0x7fe749c26960 .part L_0x7fe749c277c0, 3, 1;
L_0x7fe749c26fa0 .part L_0x7fe749c277c0, 2, 1;
L_0x7fe749c26ca0 .part L_0x7fe749c277c0, 1, 1;
L_0x7fe749c26f00 .part L_0x7fe749c277c0, 0, 1;
S_0x7fe749c18cc0 .scope module, "IM" "Instr_Memory" 3 42, 9 5 0, S_0x7fe749c101a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "pc_addr_i";
    .port_info 1 /OUTPUT 32 "instr_o";
v0x7fe749c18e90 .array "Instr_Mem", 31 0, 31 0;
v0x7fe749c18f40_0 .var/i "i", 31 0;
v0x7fe749c18fe0_0 .var "instr_o", 31 0;
v0x7fe749c19070_0 .net "pc_addr_i", 31 0, v0x7fe749c1c270_0;  alias, 1 drivers
E_0x7fe749c18e60 .event edge, v0x7fe749f31860_0;
S_0x7fe749c19140 .scope module, "JumpAdd" "Shift_Left_Two_with_prv" 3 34, 10 5 0, S_0x7fe749c101a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 26 "data_i";
    .port_info 1 /INPUT 4 "prv_i";
    .port_info 2 /OUTPUT 32 "data_o";
L_0x7fe749c1f500 .functor BUFZ 4, L_0x7fe749c1f920, C4<0000>, C4<0000>, C4<0000>;
L_0x7fe749c1f5b0 .functor BUFZ 26, L_0x7fe749c1f800, C4<00000000000000000000000000>, C4<00000000000000000000000000>, C4<00000000000000000000000000>;
L_0x7fe74b073050 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fe749c19370_0 .net/2u *"_ivl_11", 1 0, L_0x7fe74b073050;  1 drivers
v0x7fe749c19420_0 .net *"_ivl_3", 3 0, L_0x7fe749c1f500;  1 drivers
v0x7fe749c194d0_0 .net *"_ivl_7", 25 0, L_0x7fe749c1f5b0;  1 drivers
v0x7fe749c19590_0 .net "data_i", 25 0, L_0x7fe749c1f800;  1 drivers
v0x7fe749c19640_0 .net "data_o", 31 0, L_0x7fe749c1f660;  alias, 1 drivers
v0x7fe749c19730_0 .net "prv_i", 3 0, L_0x7fe749c1f920;  1 drivers
L_0x7fe749c1f660 .concat8 [ 2 26 4 0], L_0x7fe74b073050, L_0x7fe749c1f5b0, L_0x7fe749c1f500;
S_0x7fe749c19810 .scope module, "Mux_ALUSrc" "MUX_2to1" 3 113, 11 4 0, S_0x7fe749c101a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data0_i";
    .port_info 1 /INPUT 32 "data1_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
P_0x7fe749c19a50 .param/l "size" 0 11 11, +C4<00000000000000000000000000100000>;
v0x7fe749c19c30_0 .net "data0_i", 31 0, L_0x7fe749c200f0;  alias, 1 drivers
v0x7fe749c19d00_0 .net "data1_i", 31 0, v0x7fe749c1d650_0;  alias, 1 drivers
v0x7fe749c19da0_0 .var "data_o", 31 0;
v0x7fe749c19e30_0 .net "select_i", 0 0, v0x7fe749c0f450_0;  alias, 1 drivers
E_0x7fe749c19bd0 .event edge, v0x7fe749c0f450_0, v0x7fe749c19d00_0, v0x7fe749f32c10_0;
S_0x7fe749c19f00 .scope module, "Mux_PC_Source_1" "MUX_2to1" 3 165, 11 4 0, S_0x7fe749c101a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data0_i";
    .port_info 1 /INPUT 32 "data1_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
P_0x7fe749c1a0c0 .param/l "size" 0 11 11, +C4<00000000000000000000000000100000>;
v0x7fe749c1a2a0_0 .net "data0_i", 31 0, v0x7fe749f31910_0;  alias, 1 drivers
v0x7fe749c1a390_0 .net "data1_i", 31 0, v0x7fe749f31df0_0;  alias, 1 drivers
v0x7fe749c1a430_0 .var "data_o", 31 0;
v0x7fe749c1a4c0_0 .net "select_i", 0 0, L_0x7fe749c2b930;  alias, 1 drivers
E_0x7fe749c1a240 .event edge, v0x7fe749c1a4c0_0, v0x7fe749f31df0_0, v0x7fe749f31910_0;
S_0x7fe749c1a590 .scope module, "Mux_PC_Source_2" "MUX_4to1" 3 172, 12 5 0, S_0x7fe749c101a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data0_i";
    .port_info 1 /INPUT 32 "data1_i";
    .port_info 2 /INPUT 32 "data2_i";
    .port_info 3 /INPUT 32 "data3_i";
    .port_info 4 /INPUT 2 "select_i";
    .port_info 5 /OUTPUT 32 "data_o";
P_0x7fe749c1a750 .param/l "size" 0 12 14, +C4<00000000000000000000000000100000>;
v0x7fe749c1a980_0 .net "data0_i", 31 0, v0x7fe749c1a430_0;  alias, 1 drivers
v0x7fe749c1aa50_0 .net "data1_i", 31 0, L_0x7fe749c1f660;  alias, 1 drivers
v0x7fe749c1aae0_0 .net "data2_i", 31 0, L_0x7fe749c1fe00;  alias, 1 drivers
L_0x7fe74b0732d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fe749c1ab70_0 .net "data3_i", 31 0, L_0x7fe74b0732d8;  1 drivers
v0x7fe749c1ac00_0 .var "data_o", 31 0;
v0x7fe749c1ace0_0 .net "select_i", 1 0, v0x7fe749c12550_0;  alias, 1 drivers
E_0x7fe749c1a910/0 .event edge, v0x7fe749c12550_0, v0x7fe749c1ab70_0, v0x7fe749f312a0_0, v0x7fe749c19640_0;
E_0x7fe749c1a910/1 .event edge, v0x7fe749c1a430_0;
E_0x7fe749c1a910 .event/or E_0x7fe749c1a910/0, E_0x7fe749c1a910/1;
S_0x7fe749c1ae00 .scope module, "Mux_Write_Dat" "MUX_4to1" 3 130, 12 5 0, S_0x7fe749c101a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data0_i";
    .port_info 1 /INPUT 32 "data1_i";
    .port_info 2 /INPUT 32 "data2_i";
    .port_info 3 /INPUT 32 "data3_i";
    .port_info 4 /INPUT 2 "select_i";
    .port_info 5 /OUTPUT 32 "data_o";
P_0x7fe749c1afc0 .param/l "size" 0 12 14, +C4<00000000000000000000000000100000>;
v0x7fe749c1b1e0_0 .net "data0_i", 31 0, v0x7fe749f311e0_0;  alias, 1 drivers
v0x7fe749c1b2d0_0 .net "data1_i", 31 0, v0x7fe749f32cc0_0;  alias, 1 drivers
v0x7fe749c1b370_0 .net "data2_i", 31 0, v0x7fe749f31910_0;  alias, 1 drivers
L_0x7fe74b073248 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fe749c1b400_0 .net "data3_i", 31 0, L_0x7fe74b073248;  1 drivers
v0x7fe749c1b490_0 .var "data_o", 31 0;
v0x7fe749c1b560_0 .net "select_i", 1 0, v0x7fe749c11750_0;  alias, 1 drivers
E_0x7fe749c1b170/0 .event edge, v0x7fe749c11750_0, v0x7fe749c1b400_0, v0x7fe749f31910_0, v0x7fe749f32cc0_0;
E_0x7fe749c1b170/1 .event edge, v0x7fe749f311e0_0;
E_0x7fe749c1b170 .event/or E_0x7fe749c1b170/0, E_0x7fe749c1b170/1;
S_0x7fe749c1b680 .scope module, "Mux_Write_Reg" "MUX_4to1" 3 54, 12 5 0, S_0x7fe749c101a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "data0_i";
    .port_info 1 /INPUT 5 "data1_i";
    .port_info 2 /INPUT 5 "data2_i";
    .port_info 3 /INPUT 5 "data3_i";
    .port_info 4 /INPUT 2 "select_i";
    .port_info 5 /OUTPUT 5 "data_o";
P_0x7fe749c1b840 .param/l "size" 0 12 14, +C4<00000000000000000000000000000101>;
v0x7fe749c1ba60_0 .net "data0_i", 4 0, L_0x7fe749c1f9c0;  1 drivers
v0x7fe749c1bb20_0 .net "data1_i", 4 0, L_0x7fe749c1fa60;  1 drivers
L_0x7fe74b073098 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x7fe749c1bbc0_0 .net "data2_i", 4 0, L_0x7fe74b073098;  1 drivers
L_0x7fe74b0730e0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x7fe749c1bc50_0 .net "data3_i", 4 0, L_0x7fe74b0730e0;  1 drivers
v0x7fe749c1bce0_0 .var "data_o", 4 0;
v0x7fe749c1bdb0_0 .net "select_i", 1 0, v0x7fe749c11560_0;  alias, 1 drivers
E_0x7fe749c1b9f0/0 .event edge, v0x7fe749c11560_0, v0x7fe749c1bc50_0, v0x7fe749c1bbc0_0, v0x7fe749c1bb20_0;
E_0x7fe749c1b9f0/1 .event edge, v0x7fe749c1ba60_0;
E_0x7fe749c1b9f0 .event/or E_0x7fe749c1b9f0/0, E_0x7fe749c1b9f0/1;
S_0x7fe749c1bed0 .scope module, "PC" "ProgramCounter" 3 21, 13 12 0, S_0x7fe749c101a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 32 "pc_in_i";
    .port_info 3 /OUTPUT 32 "pc_out_o";
v0x7fe749c1c110_0 .net "clk_i", 0 0, v0x7fe749c1f360_0;  alias, 1 drivers
v0x7fe749c1c1d0_0 .net "pc_in_i", 31 0, v0x7fe749c1ac00_0;  alias, 1 drivers
v0x7fe749c1c270_0 .var "pc_out_o", 31 0;
v0x7fe749c1c360_0 .net "rst_i", 0 0, v0x7fe749c1f470_0;  alias, 1 drivers
S_0x7fe749c1c420 .scope module, "Registers" "Reg_File" 3 66, 14 5 0, S_0x7fe749c101a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 5 "RSaddr_i";
    .port_info 3 /INPUT 5 "RTaddr_i";
    .port_info 4 /INPUT 5 "RDaddr_i";
    .port_info 5 /INPUT 32 "RDdata_i";
    .port_info 6 /INPUT 1 "RegWrite_i";
    .port_info 7 /OUTPUT 32 "RSdata_o";
    .port_info 8 /OUTPUT 32 "RTdata_o";
L_0x7fe749c1fe00 .functor BUFZ 32, L_0x7fe749c1fb80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fe749c200f0 .functor BUFZ 32, L_0x7fe749c1fef0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fe749c1c760_0 .net "RDaddr_i", 4 0, v0x7fe749c1bce0_0;  alias, 1 drivers
v0x7fe749c1c810_0 .net "RDdata_i", 31 0, v0x7fe749c1b490_0;  alias, 1 drivers
v0x7fe749c1c8c0 .array/s "REGISTER_BANK", 31 0, 31 0;
v0x7fe749c1c970_0 .net "RSaddr_i", 4 0, L_0x7fe749c201e0;  1 drivers
v0x7fe749c1ca10_0 .net "RSdata_o", 31 0, L_0x7fe749c1fe00;  alias, 1 drivers
v0x7fe749c1cb30_0 .net "RTaddr_i", 4 0, L_0x7fe749c202f0;  1 drivers
v0x7fe749c1cbc0_0 .net "RTdata_o", 31 0, L_0x7fe749c200f0;  alias, 1 drivers
v0x7fe749c1cca0_0 .net "RegWrite_i", 0 0, v0x7fe749c115f0_0;  alias, 1 drivers
v0x7fe749c1cd30_0 .net *"_ivl_0", 31 0, L_0x7fe749c1fb80;  1 drivers
v0x7fe749c1ce40_0 .net *"_ivl_10", 6 0, L_0x7fe749c1ff90;  1 drivers
L_0x7fe74b073170 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fe749c1cee0_0 .net *"_ivl_13", 1 0, L_0x7fe74b073170;  1 drivers
v0x7fe749c1cf90_0 .net *"_ivl_2", 6 0, L_0x7fe749c1fc60;  1 drivers
L_0x7fe74b073128 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fe749c1d040_0 .net *"_ivl_5", 1 0, L_0x7fe74b073128;  1 drivers
v0x7fe749c1d0f0_0 .net *"_ivl_8", 31 0, L_0x7fe749c1fef0;  1 drivers
v0x7fe749c1d1a0_0 .net "clk_i", 0 0, v0x7fe749c1f360_0;  alias, 1 drivers
v0x7fe749c1d230_0 .net "rst_i", 0 0, v0x7fe749c1f470_0;  alias, 1 drivers
E_0x7fe749c1c710 .event posedge, v0x7fe749f32b40_0, v0x7fe749c1c360_0;
L_0x7fe749c1fb80 .array/port v0x7fe749c1c8c0, L_0x7fe749c1fc60;
L_0x7fe749c1fc60 .concat [ 5 2 0 0], L_0x7fe749c201e0, L_0x7fe74b073128;
L_0x7fe749c1fef0 .array/port v0x7fe749c1c8c0, L_0x7fe749c1ff90;
L_0x7fe749c1ff90 .concat [ 5 2 0 0], L_0x7fe749c202f0, L_0x7fe74b073170;
S_0x7fe749c1d390 .scope module, "SE" "Sign_Extend" 3 106, 15 4 0, S_0x7fe749c101a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "data_i";
    .port_info 1 /OUTPUT 32 "data_o";
v0x7fe749c1d590_0 .net "data_i", 15 0, L_0x7fe749c28730;  1 drivers
v0x7fe749c1d650_0 .var "data_o", 31 0;
E_0x7fe749c1d540 .event edge, v0x7fe749c1d590_0;
S_0x7fe749c1d730 .scope module, "Shifter" "Shift_Left_Two_32" 3 156, 16 4 0, S_0x7fe749c101a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data_i";
    .port_info 1 /OUTPUT 32 "data_o";
v0x7fe749c1da20_0 .net *"_ivl_3", 29 0, L_0x7fe749c2b730;  1 drivers
L_0x7fe74b073290 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fe749c1dae0_0 .net/2u *"_ivl_7", 1 0, L_0x7fe74b073290;  1 drivers
v0x7fe749c1db80_0 .net "data_i", 31 0, v0x7fe749c1d650_0;  alias, 1 drivers
v0x7fe749c1dc10_0 .net "data_o", 31 0, L_0x7fe749c2b850;  alias, 1 drivers
L_0x7fe749c2b730 .part v0x7fe749c1d650_0, 0, 30;
L_0x7fe749c2b850 .concat8 [ 2 30 0 0], L_0x7fe74b073290, L_0x7fe749c2b730;
    .scope S_0x7fe749c1bed0;
T_0 ;
    %wait E_0x7fe749f321f0;
    %load/vec4 v0x7fe749c1c360_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fe749c1c270_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fe749c1c1d0_0;
    %assign/vec4 v0x7fe749c1c270_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fe749f31560;
T_1 ;
    %wait E_0x7fe749f31770;
    %load/vec4 v0x7fe749f317a0_0;
    %load/vec4 v0x7fe749f31860_0;
    %add;
    %store/vec4 v0x7fe749f31910_0, 0, 32;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7fe749c18cc0;
T_2 ;
    %wait E_0x7fe749c18e60;
    %load/vec4 v0x7fe749c19070_0;
    %pushi/vec4 4, 0, 32;
    %div;
    %ix/vec4 4;
    %load/vec4a v0x7fe749c18e90, 4;
    %store/vec4 v0x7fe749c18fe0_0, 0, 32;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7fe749c18cc0;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fe749c18f40_0, 0, 32;
T_3.0 ;
    %load/vec4 v0x7fe749c18f40_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7fe749c18f40_0;
    %store/vec4a v0x7fe749c18e90, 4, 0;
    %load/vec4 v0x7fe749c18f40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fe749c18f40_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %vpi_call 9 32 "$readmemb", "./test/CO_P3_test_data1.txt", v0x7fe749c18e90 {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x7fe749c1b680;
T_4 ;
    %wait E_0x7fe749c1b9f0;
    %load/vec4 v0x7fe749c1bdb0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_4.0, 8;
    %load/vec4 v0x7fe749c1bdb0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v0x7fe749c1bc50_0;
    %jmp/1 T_4.3, 9;
T_4.2 ; End of true expr.
    %load/vec4 v0x7fe749c1bbc0_0;
    %jmp/0 T_4.3, 9;
 ; End of false expr.
    %blend;
T_4.3;
    %jmp/1 T_4.1, 8;
T_4.0 ; End of true expr.
    %load/vec4 v0x7fe749c1bdb0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 9;
    %jmp/0 T_4.4, 9;
    %load/vec4 v0x7fe749c1bb20_0;
    %jmp/1 T_4.5, 9;
T_4.4 ; End of true expr.
    %load/vec4 v0x7fe749c1ba60_0;
    %jmp/0 T_4.5, 9;
 ; End of false expr.
    %blend;
T_4.5;
    %jmp/0 T_4.1, 8;
 ; End of false expr.
    %blend;
T_4.1;
    %assign/vec4 v0x7fe749c1bce0_0, 0;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7fe749c1c420;
T_5 ;
    %wait E_0x7fe749c1c710;
    %load/vec4 v0x7fe749c1d230_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe749c1c8c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe749c1c8c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe749c1c8c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe749c1c8c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe749c1c8c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe749c1c8c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe749c1c8c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe749c1c8c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe749c1c8c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe749c1c8c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe749c1c8c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe749c1c8c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe749c1c8c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe749c1c8c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe749c1c8c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe749c1c8c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe749c1c8c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe749c1c8c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe749c1c8c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe749c1c8c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe749c1c8c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe749c1c8c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe749c1c8c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe749c1c8c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe749c1c8c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe749c1c8c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe749c1c8c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe749c1c8c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe749c1c8c0, 0, 4;
    %pushi/vec4 128, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe749c1c8c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe749c1c8c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe749c1c8c0, 0, 4;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x7fe749c1cca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x7fe749c1c810_0;
    %load/vec4 v0x7fe749c1c760_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe749c1c8c0, 0, 4;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x7fe749c1c760_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7fe749c1c8c0, 4;
    %load/vec4 v0x7fe749c1c760_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe749c1c8c0, 0, 4;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7fe749c12930;
T_6 ;
    %wait E_0x7fe749c0f3d0;
    %load/vec4 v0x7fe749c189d0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fe749c11560_0, 4, 5;
    %load/vec4 v0x7fe749c18750_0;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fe749c11560_0, 4, 5;
    %load/vec4 v0x7fe749c189d0_0;
    %load/vec4 v0x7fe749c184b0_0;
    %or;
    %load/vec4 v0x7fe749c18a70_0;
    %or;
    %load/vec4 v0x7fe749c18930_0;
    %or;
    %load/vec4 v0x7fe749c18750_0;
    %or;
    %assign/vec4 v0x7fe749c115f0_0, 0;
    %load/vec4 v0x7fe749c18550_0;
    %assign/vec4 v0x7fe749c127d0_0, 0;
    %load/vec4 v0x7fe749c184b0_0;
    %load/vec4 v0x7fe749c18a70_0;
    %or;
    %load/vec4 v0x7fe749c18930_0;
    %or;
    %load/vec4 v0x7fe749c18b10_0;
    %or;
    %assign/vec4 v0x7fe749c0f450_0, 0;
    %load/vec4 v0x7fe749c18930_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fe749c11750_0, 4, 5;
    %load/vec4 v0x7fe749c18750_0;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fe749c11750_0, 4, 5;
    %load/vec4 v0x7fe749c18930_0;
    %assign/vec4 v0x7fe749c125e0_0, 0;
    %load/vec4 v0x7fe749c18b10_0;
    %assign/vec4 v0x7fe749c117e0_0, 0;
    %load/vec4 v0x7fe749c18890_0;
    %load/vec4 v0x7fe749c18750_0;
    %or;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fe749c12550_0, 4, 5;
    %load/vec4 v0x7fe749c187f0_0;
    %load/vec4 v0x7fe749c189d0_0;
    %and;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fe749c12550_0, 4, 5;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7fe749c12930;
T_7 ;
    %wait E_0x7fe749c10870;
    %load/vec4 v0x7fe749c186a0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fe749c12740_0, 0;
    %jmp T_7.5;
T_7.0 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x7fe749c12740_0, 0;
    %jmp T_7.5;
T_7.1 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x7fe749c12740_0, 0;
    %jmp T_7.5;
T_7.2 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x7fe749c12740_0, 0;
    %jmp T_7.5;
T_7.3 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7fe749c12740_0, 0;
    %jmp T_7.5;
T_7.5 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x7fe749c0eb30;
T_8 ;
    %wait E_0x7fe749c0e390;
    %load/vec4 v0x7fe749f30050_0;
    %parti/s 1, 2, 3;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0x7fe749f30d30_0;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fe749c12dc0_0, 4, 5;
    %load/vec4 v0x7fe749f30ca0_0;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fe749c12dc0_0, 4, 5;
    %load/vec4 v0x7fe749f30b10_0;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fe749c12dc0_0, 4, 5;
    %load/vec4 v0x7fe749f30a70_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fe749c12dc0_0, 4, 5;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x7fe749f30050_0;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7fe749c12dc0_0, 0, 4;
    %jmp T_8.5;
T_8.2 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x7fe749c12dc0_0, 0;
    %jmp T_8.5;
T_8.3 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x7fe749c12dc0_0, 0;
    %jmp T_8.5;
T_8.5 ;
    %pop/vec4 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x7fe749c1d390;
T_9 ;
    %wait E_0x7fe749c1d540;
    %load/vec4 v0x7fe749c1d590_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fe749c1d650_0, 4, 16;
    %load/vec4 v0x7fe749c1d590_0;
    %parti/s 1, 15, 5;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_9.0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fe749c1d650_0, 4, 16;
    %jmp T_9.1;
T_9.0 ;
    %pushi/vec4 65535, 0, 16;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fe749c1d650_0, 4, 16;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x7fe749c19810;
T_10 ;
    %wait E_0x7fe749c19bd0;
    %load/vec4 v0x7fe749c19e30_0;
    %flag_set/vec4 8;
    %jmp/0 T_10.0, 8;
    %load/vec4 v0x7fe749c19d00_0;
    %jmp/1 T_10.1, 8;
T_10.0 ; End of true expr.
    %load/vec4 v0x7fe749c19c30_0;
    %jmp/0 T_10.1, 8;
 ; End of false expr.
    %blend;
T_10.1;
    %assign/vec4 v0x7fe749c19da0_0, 0;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x7fe749f30e00;
T_11 ;
    %wait E_0x7fe749f31000;
    %load/vec4 v0x7fe749f31120_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fe749f311e0_0, 0;
    %jmp T_11.7;
T_11.0 ;
    %load/vec4 v0x7fe749f312a0_0;
    %load/vec4 v0x7fe749f31350_0;
    %and;
    %assign/vec4 v0x7fe749f311e0_0, 0;
    %jmp T_11.7;
T_11.1 ;
    %load/vec4 v0x7fe749f312a0_0;
    %load/vec4 v0x7fe749f31350_0;
    %or;
    %assign/vec4 v0x7fe749f311e0_0, 0;
    %jmp T_11.7;
T_11.2 ;
    %load/vec4 v0x7fe749f312a0_0;
    %load/vec4 v0x7fe749f31350_0;
    %add;
    %assign/vec4 v0x7fe749f311e0_0, 0;
    %jmp T_11.7;
T_11.3 ;
    %load/vec4 v0x7fe749f312a0_0;
    %load/vec4 v0x7fe749f31350_0;
    %sub;
    %assign/vec4 v0x7fe749f311e0_0, 0;
    %jmp T_11.7;
T_11.4 ;
    %load/vec4 v0x7fe749f312a0_0;
    %load/vec4 v0x7fe749f31350_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_11.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_11.9, 8;
T_11.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_11.9, 8;
 ; End of false expr.
    %blend;
T_11.9;
    %assign/vec4 v0x7fe749f311e0_0, 0;
    %jmp T_11.7;
T_11.5 ;
    %load/vec4 v0x7fe749f312a0_0;
    %load/vec4 v0x7fe749f31350_0;
    %or;
    %inv;
    %assign/vec4 v0x7fe749f311e0_0, 0;
    %jmp T_11.7;
T_11.7 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x7fe749c1ae00;
T_12 ;
    %wait E_0x7fe749c1b170;
    %load/vec4 v0x7fe749c1b560_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_12.0, 8;
    %load/vec4 v0x7fe749c1b560_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 9;
    %jmp/0 T_12.2, 9;
    %load/vec4 v0x7fe749c1b400_0;
    %jmp/1 T_12.3, 9;
T_12.2 ; End of true expr.
    %load/vec4 v0x7fe749c1b370_0;
    %jmp/0 T_12.3, 9;
 ; End of false expr.
    %blend;
T_12.3;
    %jmp/1 T_12.1, 8;
T_12.0 ; End of true expr.
    %load/vec4 v0x7fe749c1b560_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 9;
    %jmp/0 T_12.4, 9;
    %load/vec4 v0x7fe749c1b2d0_0;
    %jmp/1 T_12.5, 9;
T_12.4 ; End of true expr.
    %load/vec4 v0x7fe749c1b1e0_0;
    %jmp/0 T_12.5, 9;
 ; End of false expr.
    %blend;
T_12.5;
    %jmp/0 T_12.1, 8;
 ; End of false expr.
    %blend;
T_12.1;
    %assign/vec4 v0x7fe749c1b490_0, 0;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x7fe749f31f00;
T_13 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fe749f32d70_0, 0, 32;
T_13.0 ;
    %load/vec4 v0x7fe749f32d70_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_13.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x7fe749f32d70_0;
    %store/vec4a v0x7fe749f32230, 4, 0;
    %load/vec4 v0x7fe749f32d70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fe749f32d70_0, 0, 32;
    %jmp T_13.0;
T_13.1 ;
    %end;
    .thread T_13;
    .scope S_0x7fe749f31f00;
T_14 ;
    %wait E_0x7fe749f321f0;
    %load/vec4 v0x7fe749f329f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x7fe749f32c10_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x7fe749f32a80_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe749f32230, 0, 4;
    %load/vec4 v0x7fe749f32c10_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x7fe749f32a80_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe749f32230, 0, 4;
    %load/vec4 v0x7fe749f32c10_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x7fe749f32a80_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe749f32230, 0, 4;
    %load/vec4 v0x7fe749f32c10_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v0x7fe749f32a80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe749f32230, 0, 4;
T_14.0 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x7fe749f31f00;
T_15 ;
    %wait E_0x7fe749f321c0;
    %load/vec4 v0x7fe749f32950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x7fe749f32a80_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7fe749f32230, 4;
    %load/vec4 v0x7fe749f32a80_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7fe749f32230, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fe749f32a80_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7fe749f32230, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v0x7fe749f32a80_0;
    %load/vec4a v0x7fe749f32230, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fe749f32cc0_0, 0, 32;
T_15.0 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x7fe749f31a20;
T_16 ;
    %wait E_0x7fe749f31c30;
    %load/vec4 v0x7fe749f31c80_0;
    %load/vec4 v0x7fe749f31d50_0;
    %add;
    %store/vec4 v0x7fe749f31df0_0, 0, 32;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x7fe749c19f00;
T_17 ;
    %wait E_0x7fe749c1a240;
    %load/vec4 v0x7fe749c1a4c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_17.0, 8;
    %load/vec4 v0x7fe749c1a390_0;
    %jmp/1 T_17.1, 8;
T_17.0 ; End of true expr.
    %load/vec4 v0x7fe749c1a2a0_0;
    %jmp/0 T_17.1, 8;
 ; End of false expr.
    %blend;
T_17.1;
    %assign/vec4 v0x7fe749c1a430_0, 0;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x7fe749c1a590;
T_18 ;
    %wait E_0x7fe749c1a910;
    %load/vec4 v0x7fe749c1ace0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_18.0, 8;
    %load/vec4 v0x7fe749c1ace0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 9;
    %jmp/0 T_18.2, 9;
    %load/vec4 v0x7fe749c1ab70_0;
    %jmp/1 T_18.3, 9;
T_18.2 ; End of true expr.
    %load/vec4 v0x7fe749c1aae0_0;
    %jmp/0 T_18.3, 9;
 ; End of false expr.
    %blend;
T_18.3;
    %jmp/1 T_18.1, 8;
T_18.0 ; End of true expr.
    %load/vec4 v0x7fe749c1ace0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 9;
    %jmp/0 T_18.4, 9;
    %load/vec4 v0x7fe749c1aa50_0;
    %jmp/1 T_18.5, 9;
T_18.4 ; End of true expr.
    %load/vec4 v0x7fe749c1a980_0;
    %jmp/0 T_18.5, 9;
 ; End of false expr.
    %blend;
T_18.5;
    %jmp/0 T_18.1, 8;
 ; End of false expr.
    %blend;
T_18.1;
    %assign/vec4 v0x7fe749c1ac00_0, 0;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x7fe749c11380;
T_19 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe749c1f360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe749c1f470_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe749c1f470_0, 0, 1;
    %delay 700000, 0;
    %vpi_call 2 37 "$stop" {0 0 0};
    %end;
    .thread T_19;
    .scope S_0x7fe749c11380;
T_20 ;
    %wait E_0x7fe749f321f0;
    %vpi_call 2 41 "$display", "PC = %d", v0x7fe749c1c270_0 {0 0 0};
    %vpi_call 2 42 "$display", "Data Memory = %d, %d, %d, %d, %d, %d, %d, %d", v0x7fe749f32e20_0, v0x7fe749f32e20_1, v0x7fe749f32e20_2, v0x7fe749f32e20_3, v0x7fe749f32e20_4, v0x7fe749f32e20_5, v0x7fe749f32e20_6, v0x7fe749f32e20_7 {0 0 0};
    %vpi_call 2 43 "$display", "Data Memory = %d, %d, %d, %d, %d, %d, %d, %d", v0x7fe749f32e20_8, v0x7fe749f32e20_9, v0x7fe749f32e20_10, v0x7fe749f32e20_11, v0x7fe749f32e20_12, v0x7fe749f32e20_13, v0x7fe749f32e20_14, v0x7fe749f32e20_15 {0 0 0};
    %vpi_call 2 44 "$display", "Data Memory = %d, %d, %d, %d, %d, %d, %d, %d", v0x7fe749f32e20_16, v0x7fe749f32e20_17, v0x7fe749f32e20_18, v0x7fe749f32e20_19, v0x7fe749f32e20_20, v0x7fe749f32e20_21, v0x7fe749f32e20_22, v0x7fe749f32e20_23 {0 0 0};
    %vpi_call 2 45 "$display", "Data Memory = %d, %d, %d, %d, %d, %d, %d, %d", v0x7fe749f32e20_24, v0x7fe749f32e20_25, v0x7fe749f32e20_26, v0x7fe749f32e20_27, v0x7fe749f32e20_28, v0x7fe749f32e20_29, v0x7fe749f32e20_30, v0x7fe749f32e20_31 {0 0 0};
    %vpi_call 2 46 "$display", "Registers" {0 0 0};
    %vpi_call 2 47 "$display", "R0 = %d, R1 = %d, R2 = %d, R3 = %d, R4 = %d, R5 = %d, R6 = %d, R7 = %d", &A<v0x7fe749c1c8c0, 0>, &A<v0x7fe749c1c8c0, 1>, &A<v0x7fe749c1c8c0, 2>, &A<v0x7fe749c1c8c0, 3>, &A<v0x7fe749c1c8c0, 4>, &A<v0x7fe749c1c8c0, 5>, &A<v0x7fe749c1c8c0, 6>, &A<v0x7fe749c1c8c0, 7> {0 0 0};
    %vpi_call 2 48 "$display", "R8 = %d, R9 = %d, R10 =%d, R11 =%d, R12 =%d, R13 =%d, R14 =%d, R15 =%d", &A<v0x7fe749c1c8c0, 8>, &A<v0x7fe749c1c8c0, 9>, &A<v0x7fe749c1c8c0, 10>, &A<v0x7fe749c1c8c0, 11>, &A<v0x7fe749c1c8c0, 12>, &A<v0x7fe749c1c8c0, 13>, &A<v0x7fe749c1c8c0, 14>, &A<v0x7fe749c1c8c0, 15> {0 0 0};
    %vpi_call 2 49 "$display", "R16 =%d, R17 =%d, R18 =%d, R19 =%d, R20 =%d, R21 =%d, R22 =%d, R23 =%d", &A<v0x7fe749c1c8c0, 16>, &A<v0x7fe749c1c8c0, 17>, &A<v0x7fe749c1c8c0, 18>, &A<v0x7fe749c1c8c0, 19>, &A<v0x7fe749c1c8c0, 20>, &A<v0x7fe749c1c8c0, 21>, &A<v0x7fe749c1c8c0, 22>, &A<v0x7fe749c1c8c0, 23> {0 0 0};
    %vpi_call 2 50 "$display", "R24 =%d, R25 =%d, R26 =%d, R27 =%d, R28 =%d, R29 =%d, R30 =%d, R31 =%d", &A<v0x7fe749c1c8c0, 24>, &A<v0x7fe749c1c8c0, 25>, &A<v0x7fe749c1c8c0, 26>, &A<v0x7fe749c1c8c0, 27>, &A<v0x7fe749c1c8c0, 28>, &A<v0x7fe749c1c8c0, 29>, &A<v0x7fe749c1c8c0, 30>, &A<v0x7fe749c1c8c0, 31> {0 0 0};
    %vpi_call 2 51 "$display", "\012\012" {0 0 0};
    %jmp T_20;
    .thread T_20;
    .scope S_0x7fe749c11380;
T_21 ;
    %delay 2000, 0;
    %load/vec4 v0x7fe749c1f360_0;
    %inv;
    %store/vec4 v0x7fe749c1f360_0, 0, 1;
    %jmp T_21;
    .thread T_21;
    .scope S_0x7fe749c11380;
T_22 ;
    %vpi_call 2 57 "$dumpfile", "gtkWave.vcd" {0 0 0};
    %vpi_call 2 58 "$dumpvars" {0 0 0};
    %end;
    .thread T_22;
# The file index is used to find the file name in the following table.
:file_names 17;
    "N/A";
    "<interactive>";
    "testbench.v";
    "Simple_Single_CPU.v";
    "ALU_Ctrl.v";
    "ALU.v";
    "Adder.v";
    "Data_Memory.v";
    "Decoder.v";
    "Instr_Memory.v";
    "Shift_Left_Two_with_prv.v";
    "MUX_2to1.v";
    "MUX_4to1.v";
    "ProgramCounter.v";
    "Reg_File.v";
    "Sign_Extend.v";
    "Shift_Left_Two_32.v";
