{
    "DESIGN_NAME": "IMPACTSram",
    "VERILOG_FILES": [
        "dir::../../verilog/rtl/defines.v",
        "dir::../../verilog/rtl/IMPACTSram.v"
    ],
    "VERILOG_FILES_BLACKBOX": "dir::../../verilog/rtl/defines.v",
    
    "CLOCK_PERIOD": 25,
    "CLOCK_PORT": "wb_clk_i",
    "CLOCK_NET": "user_proj_IMPACT_HEAD.clk",
    
    "ROUTING_CORES": 12,


    "DRT_MIN_LAYER": "li1",
    "GRT_ALLOW_CONGESTION": 1,
    "RUN_LVS": 0,
    

    "MACRO_PLACEMENT_CFG": "dir::macro.cfg",
    "FP_PDN_MACRO_HOOKS": "full_sram vccd1 vssd1 vccd1 vssd1",
   
    
    "EXTRA_LEFS": "dir::macros/lef/*.lef",
    "EXTRA_GDS_FILES": "dir::macros/gds/*.gds",
    
    "DESIGN_IS_CORE": false,
    "FP_PDN_CORE_RING": false,
    "SYNTH_USE_PG_PINS_DEFINES": "USE_POWER_PINS",
    
   
    "FP_SIZING": "absolute",
    "DIE_AREA": "0 0 800 2400",
    "FP_PIN_ORDER_CFG": "dir::pin_order.cfg",

    "VDD_NETS": [
        "vccd1"
    ],
    "GND_NETS": [
        "vssd1"
    ],
    "IO_SYNC": 0,
    "DIODE_INSERTION_STRATEGY": 3,
    "RUN_CVC": 1,
    "pdk::sky130*": {
        "FP_CORE_UTIL": 50,
	"RT_MAX_LAYER": "met5",
        "PL_TARGET_DENSITY": 0.7,
        "scl::sky130_fd_sc_hd": {
            "CLOCK_PERIOD": 25
        },
        "scl::sky130_fd_sc_hdll": {
            "CLOCK_PERIOD": 10
        },
        "scl::sky130_fd_sc_hs": {
            "CLOCK_PERIOD": 8
        },
        "scl::sky130_fd_sc_ls": {
            "CLOCK_PERIOD": 10,
            "SYNTH_MAX_FANOUT": 5
        },
        "scl::sky130_fd_sc_ms": {
            "CLOCK_PERIOD": 10
        }
    },
    "pdk::gf180mcuC": {
        "STD_CELL_LIBRARY": "gf180mcu_fd_sc_mcu7t5v0",
        "CLOCK_PERIOD": 24.0,
        "FP_CORE_UTIL": 40,
        "RT_MAX_LAYER": "Metal4",
        "SYNTH_MAX_FANOUT": 4,
        "PL_TARGET_DENSITY": 0.45
    }
}
