
             Lattice Mapping Report File for Design Module 'top'


Design Information
------------------

Command line:   map -a MachXO3L -p LCMXO3L-6900C -t CABGA256 -s 6 -oc Commercial
     bldc_fpga_impl1.ngd -o bldc_fpga_impl1_map.ncd -pr bldc_fpga_impl1.prf -mp
     bldc_fpga_impl1.mrp -lpf
     /home/bastian/src/lattice/bldc-fpga/impl1/bldc_fpga_impl1.lpf -lpf
     /home/bastian/src/lattice/bldc-fpga/bldc_fpga.lpf -c 0 -gui -msgset
     /home/bastian/src/lattice/bldc-fpga/promote.xml 
Target Vendor:  LATTICE
Target Device:  LCMXO3L-6900CCABGA256
Target Performance:   6
Mapper:  xo3c00a,  version:  Diamond (64-bit) 3.12.0.240.2
Mapped on:  01/02/22  23:37:01

Design Summary
--------------

   Number of registers:     25 out of  7485 (0%)
      PFU registers:           25 out of  6864 (0%)
      PIO registers:            0 out of   621 (0%)
   Number of SLICEs:        16 out of  3432 (0%)
      SLICEs as Logic/ROM:     16 out of  3432 (0%)
      SLICEs as RAM:            0 out of  2574 (0%)
      SLICEs as Carry:          8 out of  3432 (0%)
   Number of LUT4s:         28 out of  6864 (0%)
      Number used as logic LUTs:         12
      Number used as distributed RAM:     0
      Number used as ripple logic:       16
      Number used as shift registers:     0
   Number of PIO sites used: 6 + 4(JTAG) out of 207 (5%)
   Number of block RAMs:  0 out of 26 (0%)
   Number of GSRs:        0 out of 1 (0%)
   EFB used :        No
   JTAG used :       No
   Readback used :   No
   Oscillator used : Yes
   Startup used :    No
   POR :             On
   Bandgap :         On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.
   Number of clocks:  2
     Net clkDiv: 7 loads, 7 rising, 0 falling (Driver: clkDiv_12 )
     Net clk: 9 loads, 9 rising, 0 falling (Driver: OSCHInst0 )

                                    Page 1




Design:  top                                           Date:  01/02/22  23:37:01

Design Summary (cont)
---------------------
   Number of Clock Enables:  0
   Number of LSRs:  3
     Net i_BLDCDrv/PhaseState_0: 1 loads, 1 LSLICEs
     Net i_BLDCDrv/PhaseState_2: 3 loads, 3 LSLICEs
     Net n121: 8 loads, 8 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net n121: 9 loads
     Net i_BLDCDrv/PhaseState_1: 8 loads
     Net i_BLDCDrv/PhaseState_2: 8 loads
     Net i_BLDCDrv/PhaseState_0: 6 loads
     Net count_10: 2 loads
     Net count_12: 2 loads
     Net count_13: 2 loads
     Net count_14: 2 loads
     Net count_9: 2 loads
     Net i_BLDCDrv/n188: 2 loads




   Number of warnings:  0
   Number of errors:    0
     

Design Errors/Warnings
----------------------

   No errors or warnings present.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| o_hbIN[1]           | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| o_hbIN[2]           | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| o_hbIN[0]           | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| o_nSD[2]            | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| o_nSD[1]            | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| o_nSD[0]            | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+

Removed logic
-------------

Block i2 undriven or does not drive anything - clipped.
Block GSR_INST undriven or does not drive anything - clipped.
Signal i_BLDCDrv/n2 was merged into signal i_BLDCDrv/PhaseState_2

                                    Page 2




Design:  top                                           Date:  01/02/22  23:37:01

Removed logic (cont)
--------------------
Signal GND_net undriven or does not drive anything - clipped.
Signal VCC_net undriven or does not drive anything - clipped.
Signal count_35_add_4_1/S0 undriven or does not drive anything - clipped.
Signal count_35_add_4_1/CI undriven or does not drive anything - clipped.
Signal count_35_add_4_15/CO undriven or does not drive anything - clipped.
Block i_BLDCDrv/i2_1_lut was optimized away.
Block i1 was optimized away.

     

OSC Summary
-----------

OSC 1:                                     Pin/Node Value
  OSC Instance Name:                                OSCHInst0
  OSC Type:                                         OSCH
  STDBY Input:                                      NONE
  OSC Output:                              NODE     clk
  OSC Nominal Frequency (MHz):                      12.09

ASIC Components
---------------

Instance Name: OSCHInst0
         Type: OSCH

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs  
   Total REAL Time: 0 secs  
   Peak Memory Usage: 186 MB
        
























                                    Page 3


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights
     reserved.
