<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="lab06_skel.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="display_7_segment_driver_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="full_adder_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="half_adder_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="ordinator_8bit.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="ordinator_8bit.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ordinator_8bit.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="ordinator_8bit.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="ordinator_8bit.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="ordinator_8bit_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ordinator_8bit_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ordinator_8bit_summary.html"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ordinator_8bit_test_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ordinator_8bit_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="ordinator_8bit_test_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ordinator_8bit_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ripple_carry_8bit_test_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="subtractor_8bit_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="subtractor_8bit_test_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1585487692" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1585487692">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1585489753" xil_pn:in_ck="-2391649703668232128" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1585489753">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="full_adder.v"/>
      <outfile xil_pn:name="full_adder_test.v"/>
      <outfile xil_pn:name="half_adder.v"/>
      <outfile xil_pn:name="half_adder_dataflow.v"/>
      <outfile xil_pn:name="half_adder_procedural.v"/>
      <outfile xil_pn:name="half_adder_structural.v"/>
      <outfile xil_pn:name="half_adder_test.v"/>
      <outfile xil_pn:name="ordinator_8bit.v"/>
      <outfile xil_pn:name="ordinator_8bit_test.v"/>
      <outfile xil_pn:name="ripple_carry_8bit.v"/>
      <outfile xil_pn:name="ripple_carry_8bit_test.v"/>
      <outfile xil_pn:name="subtractor_8bit.v"/>
      <outfile xil_pn:name="subtractor_8bit_test.v"/>
    </transform>
    <transform xil_pn:end_ts="1585488557" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-7294662955381252354" xil_pn:start_ts="1585488557">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1585488557" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-1738792967726894404" xil_pn:start_ts="1585488557">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1585487692" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-4215962812376354356" xil_pn:start_ts="1585487692">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1585489753" xil_pn:in_ck="-2391649703668232128" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1585489753">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="full_adder.v"/>
      <outfile xil_pn:name="full_adder_test.v"/>
      <outfile xil_pn:name="half_adder.v"/>
      <outfile xil_pn:name="half_adder_dataflow.v"/>
      <outfile xil_pn:name="half_adder_procedural.v"/>
      <outfile xil_pn:name="half_adder_structural.v"/>
      <outfile xil_pn:name="half_adder_test.v"/>
      <outfile xil_pn:name="ordinator_8bit.v"/>
      <outfile xil_pn:name="ordinator_8bit_test.v"/>
      <outfile xil_pn:name="ripple_carry_8bit.v"/>
      <outfile xil_pn:name="ripple_carry_8bit_test.v"/>
      <outfile xil_pn:name="subtractor_8bit.v"/>
      <outfile xil_pn:name="subtractor_8bit_test.v"/>
    </transform>
    <transform xil_pn:end_ts="1585489755" xil_pn:in_ck="-2391649703668232128" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-2447053630377158149" xil_pn:start_ts="1585489753">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="ordinator_8bit_test_beh.prj"/>
      <outfile xil_pn:name="ordinator_8bit_test_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1585489756" xil_pn:in_ck="1161129009074026966" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-5156654851078942466" xil_pn:start_ts="1585489755">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="ordinator_8bit_test_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1585487970" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1585487970">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1585487970" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-4077195308769549315" xil_pn:start_ts="1585487970">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1585487970" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-4215962812376354356" xil_pn:start_ts="1585487970">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1585487970" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1585487970">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1585487970" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-8736413260818563201" xil_pn:start_ts="1585487970">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1585487970" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1106364426758808884" xil_pn:start_ts="1585487970">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1585487970" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-6731402725265297834" xil_pn:start_ts="1585487970">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1585487979" xil_pn:in_ck="8615301995643646129" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-5646492376309197029" xil_pn:start_ts="1585487970">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1585487979" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-3248117353684530262" xil_pn:start_ts="1585487979">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
  </transforms>

</generated_project>
