# Cmosopamp
CMOS OPAMP is Basic building block of analog and Mixe signal circuits. It is used in many applications such as ADC, DAC and Instrumentation Amplifier.
It basically amplifies the difference between two input signals.
# Instumentation Amplifier: An Application Of CMOS OPAMP
<img width="661" alt="Instru-Amp" src="https://user-images.githubusercontent.com/88900482/130283601-f840c5fe-f285-4f46-92b2-f93b9e5e9480.PNG">

# Performance parameters of Bandgap Reference IP
<img width="515" alt="Perfor-para" src="https://user-images.githubusercontent.com/88900482/130284019-6360918c-f9c1-4a17-8416-c410cce3271c.PNG">

# Block Diagram of CMOS OPAMP IP
<img width="345" alt="OPAMP-Block Dig" src="https://user-images.githubusercontent.com/88900482/130284202-28dce16c-5f7b-45a7-916d-11d1ce77082a.PNG">

# Downloading the files on your System

# Pre-Layout Simulation of CMOS OPAMP IP 
## 1. Schematic of CMOS OPAMP IP designd in eSim
<img width="573" alt="Combined_ckt" src="https://user-images.githubusercontent.com/88900482/130285141-6a033032-0108-4130-aff0-3394034cd5aa.png">

## 2. Ngspice Simulation Results
### A) Transient Response of Single stage OPAMP
<img width="921" alt="Vin-tran" src="https://user-images.githubusercontent.com/88900482/130285858-8b30650b-a886-4e35-972b-5ece61a7e057.PNG">

<img width="927" alt="Vo-tran" src="https://user-images.githubusercontent.com/88900482/130285882-295a97bf-a30d-4325-97ac-9f0ca2cd23ea.PNG">

### B) AC Response of Single stage OPAMP
### C) Transient Response of Two stage OPAMP
<img width="945" alt="Vout-tran" src="https://user-images.githubusercontent.com/88900482/130286285-eb1cbb5c-641b-47d3-a2c8-aef8183c81c9.PNG">

### D) AC Response of Two stage OPAMP
Magnitude Response Vout-dB i.e. ADM 
<img width="937" alt="vout-ac-magres" src="https://user-images.githubusercontent.com/88900482/130286370-f3c78ccf-c60a-47b1-aaed-abaa6ee4a8da.PNG">

Phase Response Vout-Ph
<img width="930" alt="vout-ac-phres" src="https://user-images.githubusercontent.com/88900482/130286446-a1fc6d44-0ce5-4ee9-9e3a-4a0a2d990779.PNG">

Phase Margin Plot of Vout
<img width="930" alt="vout-ac-pm (2)" src="https://user-images.githubusercontent.com/88900482/130286501-edc307f8-15bb-4a09-b437-c6735b6a2be5.PNG">

# Layout with Magic Tool
## Resistor
<img width="258" alt="Resistor" src="https://user-images.githubusercontent.com/88900482/130286663-1837abf3-2aca-4d53-a730-280819ec12bf.PNG">

## Capacitor
<img width="277" alt="Mimcap" src="https://user-images.githubusercontent.com/88900482/130286698-14e366b5-dc1c-45ad-94a3-79a59edd8f5d.PNG">

## Single stage OPAMP
<img width="553" alt="OPAMP1" src="https://user-images.githubusercontent.com/88900482/130286722-b432a8a2-be15-4cbd-bd4b-abca911322af.PNG">

## Dual Stage OPAMP
<img width="730" alt="Opamp2" src="https://user-images.githubusercontent.com/88900482/130286739-103c6a5f-bd6a-4d54-ab49-cc80a09e2f53.PNG">


# Post-Layout Simulation of CMOS OPAMP IP


# Further Work


# Contributors


# Acknowledgements
