ISim log file
Running: /home/ise/shared_xlnx/Asgn5_Q4/master_testbench_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb /home/ise/shared_xlnx/Asgn5_Q4/master_testbench_isim_beh.wdb 
ISim P.20131013 (signature 0xfbc00daa)
----------------------------------------------------------------------
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue to function, but you no longer qualify for Xilinx software updates or new releases.


----------------------------------------------------------------------
This is a Full version of ISim.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
ShiftRegA: 00000000000000000000000000000001, ShiftRegB: 00000000000000000000000000000001, OP = 0, L-E-G = 000
ShiftRegA: 00000000000000000000000000000010, ShiftRegB: 00000000000000000000000000000010, OP = 0, L-E-G = 000
ShiftRegA: 00000000000000000000000000000100, ShiftRegB: 00000000000000000000000000000100, OP = 0, L-E-G = 000
ShiftRegA: 00000000000000000000000000001000, ShiftRegB: 00000000000000000000000000001000, OP = 0, L-E-G = 000
ShiftRegA: 00000000000000000000000000010000, ShiftRegB: 00000000000000000000000000010000, OP = 0, L-E-G = 000
ShiftRegA: 00000000000000000000000000100000, ShiftRegB: 00000000000000000000000000100000, OP = 0, L-E-G = 000
ShiftRegA: 00000000000000000000000001000000, ShiftRegB: 00000000000000000000000001000000, OP = 0, L-E-G = 000
ShiftRegA: 00000000000000000000000010000000, ShiftRegB: 00000000000000000000000010000000, OP = 0, L-E-G = 000
ShiftRegA: 00000000000000000000000100000000, ShiftRegB: 00000000000000000000000100000000, OP = 0, L-E-G = 000
ShiftRegA: 00000000000000000000001000000000, ShiftRegB: 00000000000000000000001000000000, OP = 0, L-E-G = 000
ShiftRegA: 00000000000000000000010000000000, ShiftRegB: 00000000000000000000010000000000, OP = 0, L-E-G = 000
ShiftRegA: 00000000000000000000100000000000, ShiftRegB: 00000000000000000000100000000000, OP = 0, L-E-G = 000
ShiftRegA: 00000000000000000001000000000000, ShiftRegB: 00000000000000000001000000000000, OP = 0, L-E-G = 000
ShiftRegA: 00000000000000000010000000000000, ShiftRegB: 00000000000000000010000000000000, OP = 0, L-E-G = 000
ShiftRegA: 00000000000000000100000000000000, ShiftRegB: 00000000000000000100000000000000, OP = 0, L-E-G = 000
ShiftRegA: 00000000000000001000000000000000, ShiftRegB: 00000000000000001000000000000000, OP = 0, L-E-G = 000
ShiftRegA: 00000000000000010000000000000000, ShiftRegB: 00000000000000010000000000000000, OP = 0, L-E-G = 000
ShiftRegA: 00000000000000100000000000000000, ShiftRegB: 00000000000000100000000000000000, OP = 0, L-E-G = 000
ShiftRegA: 00000000000001000000000000000000, ShiftRegB: 00000000000001000000000000000000, OP = 0, L-E-G = 000
ShiftRegA: 00000000000010000000000000000000, ShiftRegB: 00000000000010000000000000000000, OP = 0, L-E-G = 000
ShiftRegA: 00000000000100000000000000000000, ShiftRegB: 00000000000100000000000000000000, OP = 0, L-E-G = 000
ShiftRegA: 00000000001000000000000000000000, ShiftRegB: 00000000001000000000000000000000, OP = 0, L-E-G = 000
ShiftRegA: 00000000010000000000000000000000, ShiftRegB: 00000000010000000000000000000000, OP = 0, L-E-G = 000
ShiftRegA: 00000000100000000000000000000000, ShiftRegB: 00000000100000000000000000000000, OP = 0, L-E-G = 000
ShiftRegA: 00000001000000000000000000000000, ShiftRegB: 00000001000000000000000000000000, OP = 0, L-E-G = 000
ShiftRegA: 00000010000000000000000000000000, ShiftRegB: 00000010000000000000000000000000, OP = 0, L-E-G = 000
ShiftRegA: 00000100000000000000000000000000, ShiftRegB: 00000100000000000000000000000000, OP = 0, L-E-G = 000
ShiftRegA: 00001000000000000000000000000000, ShiftRegB: 00001000000000000000000000000000, OP = 0, L-E-G = 000
ShiftRegA: 00010000000000000000000000000000, ShiftRegB: 00010000000000000000000000000000, OP = 0, L-E-G = 000
ShiftRegA: 00100000000000000000000000000000, ShiftRegB: 00100000000000000000000000000000, OP = 0, L-E-G = 000
ShiftRegA: 01000000000000000000000000000000, ShiftRegB: 01000000000000000000000000000000, OP = 0, L-E-G = 000
ShiftRegA: 10000000000000000000000000000000, ShiftRegB: 10000000000000000000000000000000, OP = 0, L-E-G = 000
ShiftRegA: 00000000000000000000000000000000, ShiftRegB: 00000000000000000000000000000000, OP = 1, L-E-G = 010
All 32 bits shifted. OP = 1. FINAL L-E-G: 010
Stopped at time : 73 ns : File "/home/ise/shared_xlnx/Asgn5_Q4/master_testbench.v" Line 66
# exit 0
