[ START MERGED ]
ID/n4287 ID/STATE_0
n2984 cpu_fpga_rst_c
[ END MERGED ]
[ START CLIPPED ]
GND_net
VCC_net
SECURE_LABEL_STACK_CMP/B_12__I_0_0/S1
SECURE_LABEL_STACK_CMP/B_12__I_0_0/S0
SECURE_LABEL_STACK_CMP/B_12__I_0_0/CI
SECURE_LABEL_STACK_CMP/B_12__I_0_10/S1
SECURE_LABEL_STACK_CMP/B_12__I_0_10/S0
SECURE_LABEL_STACK_CMP/B_12__I_0_12/S1
SECURE_LABEL_STACK_CMP/B_12__I_0_12/S0
SECURE_LABEL_STACK_CMP/B_12__I_0_13/S0
SECURE_LABEL_STACK_CMP/B_12__I_0_13/CO
SECURE_REGISTER_STACK_CMP/B_15__I_0_16/S0
SECURE_REGISTER_STACK_CMP/B_15__I_0_16/CO
SECURE_REGISTER_STACK_CMP/B_15__I_0_0/S1
SECURE_REGISTER_STACK_CMP/B_15__I_0_0/S0
SECURE_REGISTER_STACK_CMP/B_15__I_0_0/CI
SECURE_REGISTER_STACK_CMP/B_15__I_0_11/S1
SECURE_REGISTER_STACK_CMP/B_15__I_0_11/S0
SECURE_REGISTER_STACK_CMP/B_15__I_0_13/S1
SECURE_REGISTER_STACK_CMP/B_15__I_0_13/S0
SECURE_REGISTER_STACK_CMP/B_15__I_0_15/S1
SECURE_REGISTER_STACK_CMP/B_15__I_0_15/S0
SECURE_REGISTER_STACK_PTR/Q_362_add_4_11/S1
SECURE_REGISTER_STACK_PTR/Q_362_add_4_11/CO
SECURE_REGISTER_STACK_PTR/Q_362_add_4_1/S0
SECURE_REGISTER_STACK_PTR/Q_362_add_4_1/CI
SECURE_LABEL_STACK_PTR/Q_360_add_4_1/S0
SECURE_LABEL_STACK_PTR/Q_360_add_4_1/CI
SECURE_LABEL_STACK_PTR/Q_360_add_4_11/S1
SECURE_LABEL_STACK_PTR/Q_360_add_4_11/CO
SECURE_EDGE_CMP/B_12__I_0_0/S1
SECURE_EDGE_CMP/B_12__I_0_0/S0
SECURE_EDGE_CMP/B_12__I_0_0/CI
SECURE_EDGE_CMP/B_12__I_0_10/S1
SECURE_EDGE_CMP/B_12__I_0_10/S0
SECURE_EDGE_CMP/B_12__I_0_12/S1
SECURE_EDGE_CMP/B_12__I_0_12/S0
SECURE_EDGE_CMP/B_12__I_0_13/S0
SECURE_EDGE_CMP/B_12__I_0_13/CO
[ END CLIPPED ]
[ START DESIGN PREFS ]
SCHEMATIC START ;
# map:  version Diamond (64-bit) 3.11.0.396.4 -- WARNING: Map write only section -- Mon Oct 31 12:27:25 2022

SYSCONFIG SDM_PORT=DISABLE SLAVE_SPI_PORT=DISABLE I2C_PORT=DISABLE MASTER_SPI_PORT=DISABLE COMPRESS_CONFIG=ON CONFIGURATION=CFG MY_ASSP=OFF ONE_TIME_PROGRAM=OFF CONFIG_SECURE=OFF MCCLK_FREQ=2.08 JTAG_PORT=ENABLE ENABLE_TRANSFR=DISABLE SHAREDEBRINIT=DISABLE MUX_CONFIGURATION_PORTS=DISABLE BACKGROUND_RECONFIG=OFF INBUF=ON ;
LOCATE COMP "cpu_fpga_bus_a[1]" SITE "62" ;
LOCATE COMP "cpu_fpga_bus_a[0]" SITE "61" ;
LOCATE COMP "cpu_fpga_bus_a[2]" SITE "63" ;
LOCATE COMP "cpu_fpga_int_n" SITE "111" ;
LOCATE COMP "cpu_fpga_bus_d[15]" SITE "60" ;
LOCATE COMP "cpu_fpga_bus_d[14]" SITE "59" ;
LOCATE COMP "cpu_fpga_bus_d[13]" SITE "58" ;
LOCATE COMP "cpu_fpga_bus_d[12]" SITE "57" ;
LOCATE COMP "cpu_fpga_bus_d[11]" SITE "56" ;
LOCATE COMP "cpu_fpga_bus_d[10]" SITE "55" ;
LOCATE COMP "cpu_fpga_bus_d[9]" SITE "54" ;
LOCATE COMP "cpu_fpga_bus_d[8]" SITE "52" ;
LOCATE COMP "cpu_fpga_bus_d[7]" SITE "48" ;
LOCATE COMP "cpu_fpga_bus_d[6]" SITE "47" ;
LOCATE COMP "cpu_fpga_bus_d[5]" SITE "43" ;
LOCATE COMP "cpu_fpga_bus_d[4]" SITE "42" ;
LOCATE COMP "cpu_fpga_bus_d[3]" SITE "41" ;
LOCATE COMP "cpu_fpga_bus_d[2]" SITE "40" ;
LOCATE COMP "cpu_fpga_bus_d[1]" SITE "39" ;
LOCATE COMP "cpu_fpga_bus_d[0]" SITE "38" ;
LOCATE COMP "cpu_fpga_bus_nwe" SITE "115" ;
LOCATE COMP "cpu_fpga_bus_ne1" SITE "113" ;
LOCATE COMP "cpu_fpga_clk" SITE "49" ;
LOCATE COMP "cpu_fpga_rst" SITE "121" ;
SCHEMATIC END ;
[ END DESIGN PREFS ]
