# ğŸš€ 32-bit 5-Stage Pipelined MiniMIPS Processor

This repository contains the design and implementation of a 32-bit, 5-stage pipelined MiniMIPS processor using Verilog. The project explores the use of pipelining to enhance instruction throughput and efficiency in a Reduced Instruction Set Computing (RISC) architecture.

## ğŸ“‘ Table of Contents

- [Introduction](#introduction)
- [Features](#features)
- [Pipeline Stages](#pipeline-stages)
- [Project Structure](#project-structure)
- [Getting Started](#getting-started)
- [Simulation Results](#simulation-results)
- [License](#license)
- [Acknowledgements](#acknowledgements)

## ğŸŒŸ Introduction

Modern embedded systems demand high-performance processors, and RISC architectures like MIPS excel in efficiency and scalability. This project implements a 32-bit MiniMIPS processor in Verilog, leveraging a 5-stage pipeline to execute multiple instructions simultaneously, minimizing execution time and maximizing throughput.

Key highlights include:
- Implementation of **hazard detection** and **data forwarding** mechanisms.
- Simulation and validation using **ModelSim**.

## âœ¨ Features

- **RISC-based Design**: Implements a subset of the MIPS instruction set.
- **5-Stage Pipeline**: Enhances instruction throughput.
- **Hazard Management**: 
  - Data forwarding for reduced stalls.
  - Branch prediction and hazard detection for smoother execution.
- **Simulation Support**: Verilog testbench provided.
- **Scalable Design**: Modular structure for ease of optimization and FPGA implementation.

## ğŸ› ï¸ Pipeline Stages

1. **Instruction Fetch (IF)**: Retrieve instructions from memory.
2. **Instruction Decode (ID)**: Decode instructions and fetch operands.
3. **Execution (EX)**: Perform arithmetic or logical operations.
4. **Memory Access (MEM)**: Handle data read/write operations.
5. **Write Back (WB)**: Update registers with results.

## ğŸ“ Project Structure

```plaintext
.
â”œâ”€â”€ src
â”‚   â”œâ”€â”€ alu.v              # Arithmetic Logic Unit
â”‚   â”œâ”€â”€ control_unit.v     # Control signals
â”‚   â”œâ”€â”€ datapath.v         # Main datapath
â”‚   â”œâ”€â”€ hazard_unit.v      # Hazard detection and resolution
â”‚   â”œâ”€â”€ instruction_mem.v  # Instruction memory
â”‚   â”œâ”€â”€ register_file.v    # General-purpose registers
â”‚   â””â”€â”€ ...                # Additional modules
â”œâ”€â”€ simulations
â”‚   â”œâ”€â”€ testbench.v        # Verilog testbench
â”‚   â””â”€â”€ results            # Simulation outputs
â”œâ”€â”€ docs
â”‚   â””â”€â”€ report.pdf         # Design documentation
â””â”€â”€ LICENSE                # MIT License
````

## ğŸš€ Getting Started

### Prerequisites

* **Verilog Simulator**: Tools like ModelSim or Xilinx Vivado.
* **Git**: Version control to clone the repository.

### Setup

1. Clone the repository:

   ```bash
   git clone https://github.com/YourUsername/32bit-5stage-pipelined-MiniMIPS.git
   cd 32bit-5stage-pipelined-MiniMIPS
   ```

2. Navigate to the simulation directory and run the testbench:

   ```bash
   <verilog_simulator> -f testbench.v
   ```

3. Analyze the simulation results in the output files or waveform viewer.

## ğŸ“Š Simulation Results

* **Reduced CPI**: The pipelined architecture improves clock cycles per instruction.
* **Hazard Management**: Mechanisms like data forwarding minimize stalls.
* **Validated Functionality**: Correct execution verified via test cases.

Simulation outputs can be found in the `simulations/results` directory.

## ğŸ“œ License

This project is licensed under the MIT License. See the [LICENSE](LICENSE) file for more details.

## ğŸ™Œ Acknowledgements

* **Guidance**: Prof. Dhaval Shah, Nirma University.

Feel free to â­ this repository if you find it helpful and open issues or pull requests for contributions! ğŸ˜„

```
