$date
	Thu Sep 13 11:21:30 2012
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Exemplo0047 $end
$var wire 1 ! clock $end
$upscope $end
$scope module Exemplo0047 $end
$var wire 1 " p1 $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x"
0!
$end
#12
1!
#24
1"
0!
#29
0"
#34
1"
#36
1!
#39
0"
#44
1"
#48
0!
#49
0"
#60
1!
#72
1"
0!
#77
0"
#82
1"
#84
1!
#87
0"
#92
1"
#96
0!
#97
0"
#108
1!
#120
1"
0!
#125
0"
#130
1"
#132
1!
#135
0"
#140
1"
#144
0!
#145
0"
#156
1!
#168
1"
0!
#173
0"
#178
1"
#180
1!
#183
0"
#188
1"
#192
0!
#193
0"
#204
1!
#216
1"
0!
#221
0"
#226
1"
#228
1!
#231
0"
#236
1"
#240
0!
#241
0"
#252
1!
#264
1"
0!
#269
0"
#274
1"
#276
1!
#279
0"
#284
1"
#288
0!
#289
0"
#300
1!
#312
1"
0!
#317
0"
#322
1"
#324
1!
#327
0"
#332
1"
#336
0!
#337
0"
#348
1!
#360
1"
0!
#365
0"
#370
1"
#372
1!
#375
0"
#380
1"
#384
0!
#385
0"
#396
1!
#408
1"
0!
#413
0"
#418
1"
#420
1!
#423
0"
#428
1"
#432
0!
#433
0"
#444
1!
#456
1"
0!
#461
0"
#466
1"
#468
1!
#471
0"
#476
1"
#480
0!
