Release 13.4 - xst O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: FU_arithmetic.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "FU_arithmetic.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "FU_arithmetic"
Output Format                      : NGC
Target Device                      : xc3s1600e-5-fg320

---- Source Options
Top Module Name                    : FU_arithmetic
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/arxitektonikh1/mux.vhd" in Library work.
Architecture behavioral of Entity mux is up to date.
Compiling vhdl file "C:/arxitektonikh1/flipflop.vhd" in Library work.
Architecture behavioral of Entity flipflop is up to date.
Compiling vhdl file "C:/arxitektonikh1/Reg1BitR.vhd" in Library work.
Entity <reg1bitr> compiled.
Entity <reg1bitr> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/arxitektonikh1/Reg4BitR.vhd" in Library work.
Architecture behavioral of Entity reg4bitr is up to date.
Compiling vhdl file "C:/arxitektonikh1/Reg32BitR.vhd" in Library work.
Architecture structural of Entity reg32bitr is up to date.
Compiling vhdl file "C:/arxitektonikh1/Reg2BitR.vhd" in Library work.
Architecture behavioral of Entity reg2bitr is up to date.
Compiling vhdl file "C:/arxitektonikh1/Reg5BitR.vhd" in Library work.
Architecture behavioral of Entity reg5bitr is up to date.
Compiling vhdl file "C:/arxitektonikh1/arithmetic_unit.vhd" in Library work.
Architecture behavioral of Entity arithmetic_unit is up to date.
Compiling vhdl file "C:/arxitektonikh1/FU_arithmetic_control.vhd" in Library work.
Entity <fu_arithmetic_control> compiled.
Entity <fu_arithmetic_control> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/arxitektonikh1/FU_arithmetic.vhd" in Library work.
Architecture behavioral of Entity fu_arithmetic is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <FU_arithmetic> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Reg32BitR> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <Reg2BitR> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Reg5BitR> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <arithmetic_unit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <FU_arithmetic_control> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Reg4BitR> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Reg1BitR> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mux> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <flipflop> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <FU_arithmetic> in library <work> (Architecture <behavioral>).
Entity <FU_arithmetic> analyzed. Unit <FU_arithmetic> generated.

Analyzing Entity <Reg32BitR> in library <work> (Architecture <structural>).
Entity <Reg32BitR> analyzed. Unit <Reg32BitR> generated.

Analyzing Entity <Reg4BitR> in library <work> (Architecture <behavioral>).
Entity <Reg4BitR> analyzed. Unit <Reg4BitR> generated.

Analyzing Entity <Reg1BitR> in library <work> (Architecture <behavioral>).
Entity <Reg1BitR> analyzed. Unit <Reg1BitR> generated.

Analyzing Entity <mux> in library <work> (Architecture <behavioral>).
Entity <mux> analyzed. Unit <mux> generated.

Analyzing Entity <flipflop> in library <work> (Architecture <behavioral>).
Entity <flipflop> analyzed. Unit <flipflop> generated.

Analyzing Entity <Reg2BitR> in library <work> (Architecture <behavioral>).
Entity <Reg2BitR> analyzed. Unit <Reg2BitR> generated.

Analyzing Entity <Reg5BitR> in library <work> (Architecture <behavioral>).
Entity <Reg5BitR> analyzed. Unit <Reg5BitR> generated.

Analyzing Entity <arithmetic_unit> in library <work> (Architecture <behavioral>).
Entity <arithmetic_unit> analyzed. Unit <arithmetic_unit> generated.

Analyzing Entity <FU_arithmetic_control> in library <work> (Architecture <behavioral>).
Entity <FU_arithmetic_control> analyzed. Unit <FU_arithmetic_control> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <arithmetic_unit>.
    Related source file is "C:/arxitektonikh1/arithmetic_unit.vhd".
    Found 32-bit 4-to-1 multiplexer for signal <Vout>.
    Found 32-bit addsub for signal <Vout$addsub0000>.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  32 Multiplexer(s).
Unit <arithmetic_unit> synthesized.


Synthesizing Unit <FU_arithmetic_control>.
    Related source file is "C:/arxitektonikh1/FU_arithmetic_control.vhd".
Unit <FU_arithmetic_control> synthesized.


Synthesizing Unit <mux>.
    Related source file is "C:/arxitektonikh1/mux.vhd".
Unit <mux> synthesized.


Synthesizing Unit <flipflop>.
    Related source file is "C:/arxitektonikh1/flipflop.vhd".
    Found 1-bit register for signal <q>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <flipflop> synthesized.


Synthesizing Unit <Reg1BitR>.
    Related source file is "C:/arxitektonikh1/Reg1BitR.vhd".
Unit <Reg1BitR> synthesized.


Synthesizing Unit <Reg2BitR>.
    Related source file is "C:/arxitektonikh1/Reg2BitR.vhd".
Unit <Reg2BitR> synthesized.


Synthesizing Unit <Reg5BitR>.
    Related source file is "C:/arxitektonikh1/Reg5BitR.vhd".
Unit <Reg5BitR> synthesized.


Synthesizing Unit <Reg4BitR>.
    Related source file is "C:/arxitektonikh1/Reg4BitR.vhd".
Unit <Reg4BitR> synthesized.


Synthesizing Unit <Reg32BitR>.
    Related source file is "C:/arxitektonikh1/Reg32BitR.vhd".
Unit <Reg32BitR> synthesized.


Synthesizing Unit <FU_arithmetic>.
    Related source file is "C:/arxitektonikh1/FU_arithmetic.vhd".
Unit <FU_arithmetic> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 32-bit addsub                                         : 1
# Registers                                            : 145
 1-bit register                                        : 145
# Multiplexers                                         : 1
 32-bit 4-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 32-bit addsub                                         : 1
# Registers                                            : 145
 Flip-Flops                                            : 145
# Multiplexers                                         : 1
 32-bit 4-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <FU_arithmetic> ...

Optimizing unit <Reg32BitR> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block FU_arithmetic, actual ratio is 0.
FlipFlop op_reg/Reg1BitR0/flipflop0/q has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 146
 Flip-Flops                                            : 146

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : FU_arithmetic.ngr
Top Level Output File Name         : FU_arithmetic
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 112

Cell Usage :
# BELS                             : 203
#      GND                         : 1
#      LUT2                        : 3
#      LUT2_D                      : 4
#      LUT3                        : 22
#      LUT4                        : 108
#      LUT4_D                      : 1
#      LUT4_L                      : 1
#      MUXCY                       : 31
#      XORCY                       : 32
# FlipFlops/Latches                : 146
#      FDC                         : 73
#      FDCE                        : 73
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 111
#      IBUF                        : 72
#      OBUF                        : 39
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1600efg320-5 

 Number of Slices:                      103  out of  14752     0%  
 Number of Slice Flip Flops:            146  out of  29504     0%  
 Number of 4 input LUTs:                139  out of  29504     0%  
 Number of IOs:                         112
 Number of bonded IOBs:                 112  out of    250    44%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
Clk                                | BUFGP                  | 146   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+-----------------------------------------------------+-------+
Control Signal                     | Buffer(FF name)                                     | Load  |
-----------------------------------+-----------------------------------------------------+-------+
N0(XST_GND:G)                      | NONE(Result_mid_reg/Reg4BitR0/Reg1BitR0/flipflop0/q)| 146   |
-----------------------------------+-----------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 6.332ns (Maximum Frequency: 157.932MHz)
   Minimum input arrival time before clock: 5.550ns
   Maximum output required time after clock: 8.215ns
   Maximum combinational path delay: 7.198ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk'
  Clock period: 6.332ns (frequency: 157.932MHz)
  Total number of paths / destination ports: 3907 / 147
-------------------------------------------------------------------------
Delay:               6.332ns (Levels of Logic = 5)
  Source:            q_mid_reg/Reg1BitR1/flipflop0/q (FF)
  Destination:       Result_mid_reg/Reg4BitR7/Reg1BitR0/flipflop0/q (FF)
  Source Clock:      Clk rising
  Destination Clock: Clk rising

  Data Path: q_mid_reg/Reg1BitR1/flipflop0/q to Result_mid_reg/Reg4BitR7/Reg1BitR0/flipflop0/q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              7   0.514   0.754  q_mid_reg/Reg1BitR1/flipflop0/q (q_mid_reg/Reg1BitR1/flipflop0/q)
     LUT2_D:I0->LO         1   0.612   0.103  control/request1_SW0 (N129)
     LUT4:I3->O            3   0.612   0.520  control/request1_1 (control/request1)
     LUT2_D:I1->O         10   0.612   0.753  control/stage2_enable1_1 (control/stage2_enable1)
     LUT4:I3->O            1   0.612   0.360  Result_mid_reg/Reg4BitR2/Reg1BitR3/mux0/output_SW0 (N46)
     LUT4:I3->O            1   0.612   0.000  Result_mid_reg/Reg4BitR2/Reg1BitR3/mux0/output (Result_mid_reg/Reg4BitR2/Reg1BitR3/muxOut)
     FDC:D                     0.268          Result_mid_reg/Reg4BitR2/Reg1BitR3/flipflop0/q
    ----------------------------------------
    Total                      6.332ns (3.842ns logic, 2.490ns route)
                                       (60.7% logic, 39.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clk'
  Total number of paths / destination ports: 203 / 181
-------------------------------------------------------------------------
Offset:              5.550ns (Levels of Logic = 4)
  Source:            grant (PAD)
  Destination:       Result_mid_reg/Reg4BitR7/Reg1BitR0/flipflop0/q (FF)
  Destination Clock: Clk rising

  Data Path: grant to Result_mid_reg/Reg4BitR7/Reg1BitR0/flipflop0/q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            41   1.106   1.227  grant_IBUF (grant_IBUF)
     LUT2_D:I0->O         10   0.612   0.753  control/stage2_enable1_1 (control/stage2_enable1)
     LUT4:I3->O            1   0.612   0.360  Result_mid_reg/Reg4BitR2/Reg1BitR3/mux0/output_SW0 (N46)
     LUT4:I3->O            1   0.612   0.000  Result_mid_reg/Reg4BitR2/Reg1BitR3/mux0/output (Result_mid_reg/Reg4BitR2/Reg1BitR3/muxOut)
     FDC:D                     0.268          Result_mid_reg/Reg4BitR2/Reg1BitR3/flipflop0/q
    ----------------------------------------
    Total                      5.550ns (3.210ns logic, 2.340ns route)
                                       (57.8% logic, 42.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clk'
  Total number of paths / destination ports: 57 / 39
-------------------------------------------------------------------------
Offset:              8.215ns (Levels of Logic = 4)
  Source:            q_mid_reg/Reg1BitR1/flipflop0/q (FF)
  Destination:       request (PAD)
  Source Clock:      Clk rising

  Data Path: q_mid_reg/Reg1BitR1/flipflop0/q to request
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              7   0.514   0.754  q_mid_reg/Reg1BitR1/flipflop0/q (q_mid_reg/Reg1BitR1/flipflop0/q)
     LUT2_D:I0->O          1   0.612   0.360  control/request1_SW0 (N12)
     LUT4_D:I3->O         32   0.612   1.225  control/request1 (N01)
     LUT4:I0->O            1   0.612   0.357  control/request (request_OBUF)
     OBUF:I->O                 3.169          request_OBUF (request)
    ----------------------------------------
    Total                      8.215ns (5.519ns logic, 2.696ns route)
                                       (67.2% logic, 32.8% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               7.198ns (Levels of Logic = 3)
  Source:            grant (PAD)
  Destination:       ready (PAD)

  Data Path: grant to ready
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            41   1.106   1.227  grant_IBUF (grant_IBUF)
     LUT4:I0->O           73   0.612   1.084  control/stage1_enable (ready_OBUF)
     OBUF:I->O                 3.169          ready_OBUF (ready)
    ----------------------------------------
    Total                      7.198ns (4.887ns logic, 2.311ns route)
                                       (67.9% logic, 32.1% route)

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 8.04 secs
 
--> 

Total memory usage is 261796 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    1 (   0 filtered)

