<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Altera SoCAL: Register : Interrupt Mask Register - imr</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="altera-logo.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">Altera SoCAL
   &#160;<span id="projectnumber">18.1</span>
   </div>
   <div id="projectbrief">The Altera SoC Abstraction Layer (SoCAL) API Reference Manual</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Address&#160;Space</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___a_l_t___s_p_i_s___i_m_r.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Groups</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a>  </div>
  <div class="headertitle">
<div class="title">Register : Interrupt Mask Register - imr</div>  </div>
<div class="ingroups"><a class="el" href="group___a_l_t___s_p_i_s.html">Component : SPI Slave Module - ALT_SPIS</a></div></div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<p>This register masks or enables all interrupts generated by the SPI Slave.</p>
<p><b>Register Layout</b></p>
<table class="doxtable">
<tr>
<th align="left">Bits </th><th align="left">Access </th><th align="left">Reset </th><th align="left">Description</th></tr>
<tr>
<td align="left">[0] </td><td align="left">RW </td><td align="left">0x1 </td><td align="left"><a class="el" href="group___a_l_t___s_p_i_s___i_m_r.html#ALT_SPIS_IMR_TXEIM">Transmit FIFO Empty Interrupt Mask</a> </td></tr>
<tr>
<td align="left">[1] </td><td align="left">RW </td><td align="left">0x1 </td><td align="left"><a class="el" href="group___a_l_t___s_p_i_s___i_m_r.html#ALT_SPIS_IMR_TXOIM">Transmit FIFO Overflow Interrupt Mask</a> </td></tr>
<tr>
<td align="left">[2] </td><td align="left">RW </td><td align="left">0x1 </td><td align="left"><a class="el" href="group___a_l_t___s_p_i_s___i_m_r.html#ALT_SPIS_IMR_RXUIM">Receive FIFO Underflow Interrupt Mask</a> </td></tr>
<tr>
<td align="left">[3] </td><td align="left">RW </td><td align="left">0x1 </td><td align="left"><a class="el" href="group___a_l_t___s_p_i_s___i_m_r.html#ALT_SPIS_IMR_RXOIM">Receive FIFO Overflow Interrupt Mask</a> </td></tr>
<tr>
<td align="left">[4] </td><td align="left">RW </td><td align="left">0x1 </td><td align="left"><a class="el" href="group___a_l_t___s_p_i_s___i_m_r.html#ALT_SPIS_IMR_RXFIM">Receive FIFO Full Interrupt Mask</a> </td></tr>
<tr>
<td align="left">[31:5] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
</table>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Transmit FIFO Empty Interrupt Mask - txeim </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp38505852770d63d9cb10b9a3e1cd9044"></a><a class="anchor" id="ALT_SPIS_IMR_TXEIM"></a></p>
<p>Empty mask.</p>
<p><b>Field Enumeration Values:</b></p>
<table class="doxtable">
<tr>
<th align="left">Enum </th><th align="left">Value </th><th align="left">Description</th></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___s_p_i_s___i_m_r.html#gacc66113c76d755eef0142cb144704de2">ALT_SPIS_IMR_TXEIM_E_MSKED</a> </td><td align="left">0x0 </td><td align="left">spi_txe_intr interrupt is masked (disabled) </td></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___s_p_i_s___i_m_r.html#ga1fefd238f2d4783057f79e89ecb4e7da">ALT_SPIS_IMR_TXEIM_E_END</a> </td><td align="left">0x1 </td><td align="left">spi_txe_intr interrupt is enabled </td></tr>
</table>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gacc66113c76d755eef0142cb144704de2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___i_m_r.html#gacc66113c76d755eef0142cb144704de2">ALT_SPIS_IMR_TXEIM_E_MSKED</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gacc66113c76d755eef0142cb144704de2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1fefd238f2d4783057f79e89ecb4e7da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___i_m_r.html#ga1fefd238f2d4783057f79e89ecb4e7da">ALT_SPIS_IMR_TXEIM_E_END</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ga1fefd238f2d4783057f79e89ecb4e7da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07c90214a4c3b4f0090b3762fa8973b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___i_m_r.html#ga07c90214a4c3b4f0090b3762fa8973b8">ALT_SPIS_IMR_TXEIM_LSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga07c90214a4c3b4f0090b3762fa8973b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9c8d37840a085ff9b33322b3e9d3ae3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___i_m_r.html#gac9c8d37840a085ff9b33322b3e9d3ae3">ALT_SPIS_IMR_TXEIM_MSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gac9c8d37840a085ff9b33322b3e9d3ae3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12fb40967808a10d9a95f330d6a926b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___i_m_r.html#ga12fb40967808a10d9a95f330d6a926b0">ALT_SPIS_IMR_TXEIM_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga12fb40967808a10d9a95f330d6a926b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1963022c7379c0cb490e725ab091fc5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___i_m_r.html#ga1963022c7379c0cb490e725ab091fc5e">ALT_SPIS_IMR_TXEIM_SET_MSK</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:ga1963022c7379c0cb490e725ab091fc5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30c14e0c289fefb64bfe78fa8c0f1602"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___i_m_r.html#ga30c14e0c289fefb64bfe78fa8c0f1602">ALT_SPIS_IMR_TXEIM_CLR_MSK</a>&#160;&#160;&#160;0xfffffffe</td></tr>
<tr class="separator:ga30c14e0c289fefb64bfe78fa8c0f1602"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c2eec69335c10900e68f0e94edcf7d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___i_m_r.html#ga4c2eec69335c10900e68f0e94edcf7d3">ALT_SPIS_IMR_TXEIM_RESET</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ga4c2eec69335c10900e68f0e94edcf7d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08cb6be8f0814c19287c1761e2aba6b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___i_m_r.html#ga08cb6be8f0814c19287c1761e2aba6b3">ALT_SPIS_IMR_TXEIM_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000001) &gt;&gt; 0)</td></tr>
<tr class="separator:ga08cb6be8f0814c19287c1761e2aba6b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9535dcf80ffa7447b2c1eaaf6a73d0be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___i_m_r.html#ga9535dcf80ffa7447b2c1eaaf6a73d0be">ALT_SPIS_IMR_TXEIM_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x00000001)</td></tr>
<tr class="separator:ga9535dcf80ffa7447b2c1eaaf6a73d0be"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Transmit FIFO Overflow Interrupt Mask - txoim </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp6ed926adcd9173bedd4b467d79bfc449"></a><a class="anchor" id="ALT_SPIS_IMR_TXOIM"></a></p>
<p>Overflow mask.</p>
<p><b>Field Enumeration Values:</b></p>
<table class="doxtable">
<tr>
<th align="left">Enum </th><th align="left">Value </th><th align="left">Description</th></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___s_p_i_s___i_m_r.html#ga7d8d20a710326bfec139e59b4b0474fd">ALT_SPIS_IMR_TXOIM_E_MSKED</a> </td><td align="left">0x0 </td><td align="left">spi_txo_intr interrupt is masked (disabled) </td></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___s_p_i_s___i_m_r.html#gac6894d6b0dc292a0404d838949506baa">ALT_SPIS_IMR_TXOIM_E_END</a> </td><td align="left">0x1 </td><td align="left">spi_txo_intr interrupt is enabled </td></tr>
</table>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga7d8d20a710326bfec139e59b4b0474fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___i_m_r.html#ga7d8d20a710326bfec139e59b4b0474fd">ALT_SPIS_IMR_TXOIM_E_MSKED</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga7d8d20a710326bfec139e59b4b0474fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6894d6b0dc292a0404d838949506baa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___i_m_r.html#gac6894d6b0dc292a0404d838949506baa">ALT_SPIS_IMR_TXOIM_E_END</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:gac6894d6b0dc292a0404d838949506baa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35a86e3ccc022eaf9ac2dc11fdc27c59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___i_m_r.html#ga35a86e3ccc022eaf9ac2dc11fdc27c59">ALT_SPIS_IMR_TXOIM_LSB</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga35a86e3ccc022eaf9ac2dc11fdc27c59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga491682c3f87f1658860bb025fddafb50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___i_m_r.html#ga491682c3f87f1658860bb025fddafb50">ALT_SPIS_IMR_TXOIM_MSB</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga491682c3f87f1658860bb025fddafb50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4dc655270852ee94414d6cab7d724b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___i_m_r.html#gaa4dc655270852ee94414d6cab7d724b0">ALT_SPIS_IMR_TXOIM_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gaa4dc655270852ee94414d6cab7d724b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23a46de6eabe5ea892a31d8b14fdbae4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___i_m_r.html#ga23a46de6eabe5ea892a31d8b14fdbae4">ALT_SPIS_IMR_TXOIM_SET_MSK</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="separator:ga23a46de6eabe5ea892a31d8b14fdbae4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2265364019ef8120ffb7d3e3fba65e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___i_m_r.html#gab2265364019ef8120ffb7d3e3fba65e6">ALT_SPIS_IMR_TXOIM_CLR_MSK</a>&#160;&#160;&#160;0xfffffffd</td></tr>
<tr class="separator:gab2265364019ef8120ffb7d3e3fba65e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91dcc78e523414ae1830e170dd8d8ec1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___i_m_r.html#ga91dcc78e523414ae1830e170dd8d8ec1">ALT_SPIS_IMR_TXOIM_RESET</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ga91dcc78e523414ae1830e170dd8d8ec1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaecfcdcab857fcd93101cbc4f0dafb25f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___i_m_r.html#gaecfcdcab857fcd93101cbc4f0dafb25f">ALT_SPIS_IMR_TXOIM_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000002) &gt;&gt; 1)</td></tr>
<tr class="separator:gaecfcdcab857fcd93101cbc4f0dafb25f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43d5336d7c6fd36ea5cb11fb9f853b95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___i_m_r.html#ga43d5336d7c6fd36ea5cb11fb9f853b95">ALT_SPIS_IMR_TXOIM_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 1) &amp; 0x00000002)</td></tr>
<tr class="separator:ga43d5336d7c6fd36ea5cb11fb9f853b95"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Receive FIFO Underflow Interrupt Mask - rxuim </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpfd474e3fe496a3acf953b73e085f981a"></a><a class="anchor" id="ALT_SPIS_IMR_RXUIM"></a></p>
<p>Underfow Mask</p>
<p><b>Field Enumeration Values:</b></p>
<table class="doxtable">
<tr>
<th align="left">Enum </th><th align="left">Value </th><th align="left">Description</th></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___s_p_i_s___i_m_r.html#ga9b2d3233e34b3bca495ba945f7543b18">ALT_SPIS_IMR_RXUIM_E_MSKED</a> </td><td align="left">0x0 </td><td align="left">spi_rxu_intr interrupt is masked (disabled) </td></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___s_p_i_s___i_m_r.html#gaa4dc9afea47c70f456015a55768fabb9">ALT_SPIS_IMR_RXUIM_E_END</a> </td><td align="left">0x1 </td><td align="left">spi_rxu_intr interrupt is enabled </td></tr>
</table>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga9b2d3233e34b3bca495ba945f7543b18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___i_m_r.html#ga9b2d3233e34b3bca495ba945f7543b18">ALT_SPIS_IMR_RXUIM_E_MSKED</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga9b2d3233e34b3bca495ba945f7543b18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4dc9afea47c70f456015a55768fabb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___i_m_r.html#gaa4dc9afea47c70f456015a55768fabb9">ALT_SPIS_IMR_RXUIM_E_END</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:gaa4dc9afea47c70f456015a55768fabb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0981b4e9babcd20877c90b4181a546f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___i_m_r.html#ga0981b4e9babcd20877c90b4181a546f8">ALT_SPIS_IMR_RXUIM_LSB</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga0981b4e9babcd20877c90b4181a546f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d9e02fa1781ef5d32738ce5769fae80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___i_m_r.html#ga7d9e02fa1781ef5d32738ce5769fae80">ALT_SPIS_IMR_RXUIM_MSB</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga7d9e02fa1781ef5d32738ce5769fae80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade047f135da1bcd0dd319f02b59b4039"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___i_m_r.html#gade047f135da1bcd0dd319f02b59b4039">ALT_SPIS_IMR_RXUIM_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gade047f135da1bcd0dd319f02b59b4039"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1acb1a0b05bbaa20d6321ae0c3015e71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___i_m_r.html#ga1acb1a0b05bbaa20d6321ae0c3015e71">ALT_SPIS_IMR_RXUIM_SET_MSK</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr class="separator:ga1acb1a0b05bbaa20d6321ae0c3015e71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafeb67f4709d5c512a7ecf50380d7fa0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___i_m_r.html#gafeb67f4709d5c512a7ecf50380d7fa0f">ALT_SPIS_IMR_RXUIM_CLR_MSK</a>&#160;&#160;&#160;0xfffffffb</td></tr>
<tr class="separator:gafeb67f4709d5c512a7ecf50380d7fa0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27759a36e50fb3079d2eb7511364566e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___i_m_r.html#ga27759a36e50fb3079d2eb7511364566e">ALT_SPIS_IMR_RXUIM_RESET</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ga27759a36e50fb3079d2eb7511364566e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1056eec61a708404b2a213938ae69f2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___i_m_r.html#ga1056eec61a708404b2a213938ae69f2a">ALT_SPIS_IMR_RXUIM_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000004) &gt;&gt; 2)</td></tr>
<tr class="separator:ga1056eec61a708404b2a213938ae69f2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77610e579823a8fd1c0bdee924c14e9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___i_m_r.html#ga77610e579823a8fd1c0bdee924c14e9e">ALT_SPIS_IMR_RXUIM_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 2) &amp; 0x00000004)</td></tr>
<tr class="separator:ga77610e579823a8fd1c0bdee924c14e9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Receive FIFO Overflow Interrupt Mask - rxoim </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp02990bc78624f443e01d9ddb1c81307d"></a><a class="anchor" id="ALT_SPIS_IMR_RXOIM"></a></p>
<p>Overflow Mask.</p>
<p><b>Field Enumeration Values:</b></p>
<table class="doxtable">
<tr>
<th align="left">Enum </th><th align="left">Value </th><th align="left">Description</th></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___s_p_i_s___i_m_r.html#ga1f75cc071067c19cf96365711b02214b">ALT_SPIS_IMR_RXOIM_E_MSKED</a> </td><td align="left">0x0 </td><td align="left">spi_rxo_intr interrupt is masked (disabled) </td></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___s_p_i_s___i_m_r.html#ga92b0413d36278fc0aafbc96c5e09265f">ALT_SPIS_IMR_RXOIM_E_END</a> </td><td align="left">0x1 </td><td align="left">spi_rxo_intr interrupt is enabled </td></tr>
</table>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga1f75cc071067c19cf96365711b02214b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___i_m_r.html#ga1f75cc071067c19cf96365711b02214b">ALT_SPIS_IMR_RXOIM_E_MSKED</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga1f75cc071067c19cf96365711b02214b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92b0413d36278fc0aafbc96c5e09265f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___i_m_r.html#ga92b0413d36278fc0aafbc96c5e09265f">ALT_SPIS_IMR_RXOIM_E_END</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ga92b0413d36278fc0aafbc96c5e09265f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7345fca71814586f1cd7d1a3525b6736"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___i_m_r.html#ga7345fca71814586f1cd7d1a3525b6736">ALT_SPIS_IMR_RXOIM_LSB</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga7345fca71814586f1cd7d1a3525b6736"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8fc3adeda4e22d979a44c4e43bd8aa2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___i_m_r.html#gab8fc3adeda4e22d979a44c4e43bd8aa2">ALT_SPIS_IMR_RXOIM_MSB</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:gab8fc3adeda4e22d979a44c4e43bd8aa2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71bfbb52653d9c0f60503b80f22ffb93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___i_m_r.html#ga71bfbb52653d9c0f60503b80f22ffb93">ALT_SPIS_IMR_RXOIM_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga71bfbb52653d9c0f60503b80f22ffb93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d592a25159ff247ac5f5bff8279e16a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___i_m_r.html#ga6d592a25159ff247ac5f5bff8279e16a">ALT_SPIS_IMR_RXOIM_SET_MSK</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr class="separator:ga6d592a25159ff247ac5f5bff8279e16a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07be11c9ac273ade957754763a87966a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___i_m_r.html#ga07be11c9ac273ade957754763a87966a">ALT_SPIS_IMR_RXOIM_CLR_MSK</a>&#160;&#160;&#160;0xfffffff7</td></tr>
<tr class="separator:ga07be11c9ac273ade957754763a87966a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04dd876c2c7b922e5d18f7a5d8168eea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___i_m_r.html#ga04dd876c2c7b922e5d18f7a5d8168eea">ALT_SPIS_IMR_RXOIM_RESET</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ga04dd876c2c7b922e5d18f7a5d8168eea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a39a993ef3c333411130590adf35ffc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___i_m_r.html#ga9a39a993ef3c333411130590adf35ffc">ALT_SPIS_IMR_RXOIM_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000008) &gt;&gt; 3)</td></tr>
<tr class="separator:ga9a39a993ef3c333411130590adf35ffc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6d5daa85676fcbf30aafde7815ab686"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___i_m_r.html#gad6d5daa85676fcbf30aafde7815ab686">ALT_SPIS_IMR_RXOIM_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 3) &amp; 0x00000008)</td></tr>
<tr class="separator:gad6d5daa85676fcbf30aafde7815ab686"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Receive FIFO Full Interrupt Mask - rxfim </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp22dc4c1dfdc9de4cf3d348a204490363"></a><a class="anchor" id="ALT_SPIS_IMR_RXFIM"></a></p>
<p>FIFO Full Mask.</p>
<p><b>Field Enumeration Values:</b></p>
<table class="doxtable">
<tr>
<th align="left">Enum </th><th align="left">Value </th><th align="left">Description</th></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___s_p_i_s___i_m_r.html#ga70bd516325e81aa4ffb644af452de25d">ALT_SPIS_IMR_RXFIM_E_MSKED</a> </td><td align="left">0x0 </td><td align="left">spi_rxf_intr interrupt is masked (disabled) </td></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___s_p_i_s___i_m_r.html#gaddfe8aaed12453282d6fa1fa2c2ede57">ALT_SPIS_IMR_RXFIM_E_END</a> </td><td align="left">0x1 </td><td align="left">spi_rxf_intr interrupt is enabled </td></tr>
</table>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga70bd516325e81aa4ffb644af452de25d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___i_m_r.html#ga70bd516325e81aa4ffb644af452de25d">ALT_SPIS_IMR_RXFIM_E_MSKED</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga70bd516325e81aa4ffb644af452de25d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddfe8aaed12453282d6fa1fa2c2ede57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___i_m_r.html#gaddfe8aaed12453282d6fa1fa2c2ede57">ALT_SPIS_IMR_RXFIM_E_END</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:gaddfe8aaed12453282d6fa1fa2c2ede57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga044747f9658ac97297ca5f6ce98c8303"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___i_m_r.html#ga044747f9658ac97297ca5f6ce98c8303">ALT_SPIS_IMR_RXFIM_LSB</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga044747f9658ac97297ca5f6ce98c8303"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a25f76433267dc1ad2de5aa19bf3256"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___i_m_r.html#ga9a25f76433267dc1ad2de5aa19bf3256">ALT_SPIS_IMR_RXFIM_MSB</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga9a25f76433267dc1ad2de5aa19bf3256"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82d7da6799e24eb274deb17bb35fa12c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___i_m_r.html#ga82d7da6799e24eb274deb17bb35fa12c">ALT_SPIS_IMR_RXFIM_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga82d7da6799e24eb274deb17bb35fa12c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada83f61601d5a972cb5b2260b2109bc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___i_m_r.html#gada83f61601d5a972cb5b2260b2109bc4">ALT_SPIS_IMR_RXFIM_SET_MSK</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr class="separator:gada83f61601d5a972cb5b2260b2109bc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8515042160e61e442ff1965c8f444848"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___i_m_r.html#ga8515042160e61e442ff1965c8f444848">ALT_SPIS_IMR_RXFIM_CLR_MSK</a>&#160;&#160;&#160;0xffffffef</td></tr>
<tr class="separator:ga8515042160e61e442ff1965c8f444848"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb3eee6e81808b4e4d3391d89ce84384"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___i_m_r.html#gacb3eee6e81808b4e4d3391d89ce84384">ALT_SPIS_IMR_RXFIM_RESET</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:gacb3eee6e81808b4e4d3391d89ce84384"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae54ea9fd451c539941c8c417feea4a1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___i_m_r.html#gae54ea9fd451c539941c8c417feea4a1b">ALT_SPIS_IMR_RXFIM_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000010) &gt;&gt; 4)</td></tr>
<tr class="separator:gae54ea9fd451c539941c8c417feea4a1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaadbcbed63b9c89c9f1903a7977ce63c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___i_m_r.html#gaadbcbed63b9c89c9f1903a7977ce63c1">ALT_SPIS_IMR_RXFIM_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 4) &amp; 0x00000010)</td></tr>
<tr class="separator:gaadbcbed63b9c89c9f1903a7977ce63c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:struct_a_l_t___s_p_i_s___i_m_r__s"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___i_m_r.html#struct_a_l_t___s_p_i_s___i_m_r__s">ALT_SPIS_IMR_s</a></td></tr>
<tr class="separator:struct_a_l_t___s_p_i_s___i_m_r__s"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga22bdc5f558522d20779a926343bb365f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___i_m_r.html#ga22bdc5f558522d20779a926343bb365f">ALT_SPIS_IMR_OFST</a>&#160;&#160;&#160;0x2c</td></tr>
<tr class="separator:ga22bdc5f558522d20779a926343bb365f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa36e0b046ce5b7a125c8d6564840b7da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___i_m_r.html#gaa36e0b046ce5b7a125c8d6564840b7da">ALT_SPIS_IMR_ADDR</a>(base)&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, (base)) + <a class="el" href="group___a_l_t___s_p_i_s___i_m_r.html#ga22bdc5f558522d20779a926343bb365f">ALT_SPIS_IMR_OFST</a>))</td></tr>
<tr class="separator:gaa36e0b046ce5b7a125c8d6564840b7da"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga8bade3f7902da1091732d1a783f5b190"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="group___a_l_t___s_p_i_s___i_m_r.html#struct_a_l_t___s_p_i_s___i_m_r__s">ALT_SPIS_IMR_s</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___s_p_i_s___i_m_r.html#ga8bade3f7902da1091732d1a783f5b190">ALT_SPIS_IMR_t</a></td></tr>
<tr class="separator:ga8bade3f7902da1091732d1a783f5b190"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="struct_a_l_t___s_p_i_s___i_m_r__s" id="struct_a_l_t___s_p_i_s___i_m_r__s"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct ALT_SPIS_IMR_s</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p><b> WARNING: The C register and register group struct declarations are provided for convenience and illustrative purposes. They should, however, be used with caution as the C language standard provides no guarantees about the alignment or atomicity of device memory accesses. The recommended practice for writing hardware drivers is to use the SoCAL access macros and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#ga77db76edef8b90adb75eb837325b5d11">alt_read_word()</a> and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#gac135ea12921af3aeb033c92ddb82c66c">alt_write_word()</a> functions. </b></p>
<p>The struct declaration for register <a class="el" href="group___a_l_t___s_p_i_s___i_m_r.html">ALT_SPIS_IMR</a>. </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a8e0f8c3e13f12ad9ac565eebebc36f06"></a>uint32_t</td>
<td class="fieldname">
txeim: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___s_p_i_s___i_m_r.html#ALT_SPIS_IMR_TXEIM">Transmit FIFO Empty Interrupt Mask</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a4aeda096fbac224d2a9d873b30e2395b"></a>uint32_t</td>
<td class="fieldname">
txoim: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___s_p_i_s___i_m_r.html#ALT_SPIS_IMR_TXOIM">Transmit FIFO Overflow Interrupt Mask</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a87d0b2b03e34503889cc232ecd45c432"></a>uint32_t</td>
<td class="fieldname">
rxuim: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___s_p_i_s___i_m_r.html#ALT_SPIS_IMR_RXUIM">Receive FIFO Underflow Interrupt Mask</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a043a8ad234112e8a4c2ee06e1ad9130e"></a>uint32_t</td>
<td class="fieldname">
rxoim: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___s_p_i_s___i_m_r.html#ALT_SPIS_IMR_RXOIM">Receive FIFO Overflow Interrupt Mask</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aa4d184b4f1acb4f76f8ea1c772dd793d"></a>uint32_t</td>
<td class="fieldname">
rxfim: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___s_p_i_s___i_m_r.html#ALT_SPIS_IMR_RXFIM">Receive FIFO Full Interrupt Mask</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a61ee3ddce4f075e9d915b43ee60f0e93"></a>uint32_t</td>
<td class="fieldname">
__pad0__: 27</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Macro Definitions</h2>
<a class="anchor" id="gacc66113c76d755eef0142cb144704de2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_IMR_TXEIM_E_MSKED&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___s_p_i_s___i_m_r.html#ALT_SPIS_IMR_TXEIM">ALT_SPIS_IMR_TXEIM</a></p>
<p>spi_txe_intr interrupt is masked (disabled) </p>

</div>
</div>
<a class="anchor" id="ga1fefd238f2d4783057f79e89ecb4e7da"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_IMR_TXEIM_E_END&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___s_p_i_s___i_m_r.html#ALT_SPIS_IMR_TXEIM">ALT_SPIS_IMR_TXEIM</a></p>
<p>spi_txe_intr interrupt is enabled </p>

</div>
</div>
<a class="anchor" id="ga07c90214a4c3b4f0090b3762fa8973b8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_IMR_TXEIM_LSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___s_p_i_s___i_m_r.html#ALT_SPIS_IMR_TXEIM">ALT_SPIS_IMR_TXEIM</a> register field. </p>

</div>
</div>
<a class="anchor" id="gac9c8d37840a085ff9b33322b3e9d3ae3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_IMR_TXEIM_MSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___s_p_i_s___i_m_r.html#ALT_SPIS_IMR_TXEIM">ALT_SPIS_IMR_TXEIM</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga12fb40967808a10d9a95f330d6a926b0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_IMR_TXEIM_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___s_p_i_s___i_m_r.html#ALT_SPIS_IMR_TXEIM">ALT_SPIS_IMR_TXEIM</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga1963022c7379c0cb490e725ab091fc5e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_IMR_TXEIM_SET_MSK&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___s_p_i_s___i_m_r.html#ALT_SPIS_IMR_TXEIM">ALT_SPIS_IMR_TXEIM</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga30c14e0c289fefb64bfe78fa8c0f1602"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_IMR_TXEIM_CLR_MSK&#160;&#160;&#160;0xfffffffe</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___s_p_i_s___i_m_r.html#ALT_SPIS_IMR_TXEIM">ALT_SPIS_IMR_TXEIM</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga4c2eec69335c10900e68f0e94edcf7d3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_IMR_TXEIM_RESET&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___s_p_i_s___i_m_r.html#ALT_SPIS_IMR_TXEIM">ALT_SPIS_IMR_TXEIM</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga08cb6be8f0814c19287c1761e2aba6b3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_IMR_TXEIM_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000001) &gt;&gt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___s_p_i_s___i_m_r.html#ALT_SPIS_IMR_TXEIM">ALT_SPIS_IMR_TXEIM</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga9535dcf80ffa7447b2c1eaaf6a73d0be"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_IMR_TXEIM_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___s_p_i_s___i_m_r.html#ALT_SPIS_IMR_TXEIM">ALT_SPIS_IMR_TXEIM</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga7d8d20a710326bfec139e59b4b0474fd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_IMR_TXOIM_E_MSKED&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___s_p_i_s___i_m_r.html#ALT_SPIS_IMR_TXOIM">ALT_SPIS_IMR_TXOIM</a></p>
<p>spi_txo_intr interrupt is masked (disabled) </p>

</div>
</div>
<a class="anchor" id="gac6894d6b0dc292a0404d838949506baa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_IMR_TXOIM_E_END&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___s_p_i_s___i_m_r.html#ALT_SPIS_IMR_TXOIM">ALT_SPIS_IMR_TXOIM</a></p>
<p>spi_txo_intr interrupt is enabled </p>

</div>
</div>
<a class="anchor" id="ga35a86e3ccc022eaf9ac2dc11fdc27c59"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_IMR_TXOIM_LSB&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___s_p_i_s___i_m_r.html#ALT_SPIS_IMR_TXOIM">ALT_SPIS_IMR_TXOIM</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga491682c3f87f1658860bb025fddafb50"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_IMR_TXOIM_MSB&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___s_p_i_s___i_m_r.html#ALT_SPIS_IMR_TXOIM">ALT_SPIS_IMR_TXOIM</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaa4dc655270852ee94414d6cab7d724b0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_IMR_TXOIM_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___s_p_i_s___i_m_r.html#ALT_SPIS_IMR_TXOIM">ALT_SPIS_IMR_TXOIM</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga23a46de6eabe5ea892a31d8b14fdbae4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_IMR_TXOIM_SET_MSK&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___s_p_i_s___i_m_r.html#ALT_SPIS_IMR_TXOIM">ALT_SPIS_IMR_TXOIM</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gab2265364019ef8120ffb7d3e3fba65e6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_IMR_TXOIM_CLR_MSK&#160;&#160;&#160;0xfffffffd</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___s_p_i_s___i_m_r.html#ALT_SPIS_IMR_TXOIM">ALT_SPIS_IMR_TXOIM</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga91dcc78e523414ae1830e170dd8d8ec1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_IMR_TXOIM_RESET&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___s_p_i_s___i_m_r.html#ALT_SPIS_IMR_TXOIM">ALT_SPIS_IMR_TXOIM</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaecfcdcab857fcd93101cbc4f0dafb25f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_IMR_TXOIM_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000002) &gt;&gt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___s_p_i_s___i_m_r.html#ALT_SPIS_IMR_TXOIM">ALT_SPIS_IMR_TXOIM</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga43d5336d7c6fd36ea5cb11fb9f853b95"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_IMR_TXOIM_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 1) &amp; 0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___s_p_i_s___i_m_r.html#ALT_SPIS_IMR_TXOIM">ALT_SPIS_IMR_TXOIM</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga9b2d3233e34b3bca495ba945f7543b18"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_IMR_RXUIM_E_MSKED&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___s_p_i_s___i_m_r.html#ALT_SPIS_IMR_RXUIM">ALT_SPIS_IMR_RXUIM</a></p>
<p>spi_rxu_intr interrupt is masked (disabled) </p>

</div>
</div>
<a class="anchor" id="gaa4dc9afea47c70f456015a55768fabb9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_IMR_RXUIM_E_END&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___s_p_i_s___i_m_r.html#ALT_SPIS_IMR_RXUIM">ALT_SPIS_IMR_RXUIM</a></p>
<p>spi_rxu_intr interrupt is enabled </p>

</div>
</div>
<a class="anchor" id="ga0981b4e9babcd20877c90b4181a546f8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_IMR_RXUIM_LSB&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___s_p_i_s___i_m_r.html#ALT_SPIS_IMR_RXUIM">ALT_SPIS_IMR_RXUIM</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga7d9e02fa1781ef5d32738ce5769fae80"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_IMR_RXUIM_MSB&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___s_p_i_s___i_m_r.html#ALT_SPIS_IMR_RXUIM">ALT_SPIS_IMR_RXUIM</a> register field. </p>

</div>
</div>
<a class="anchor" id="gade047f135da1bcd0dd319f02b59b4039"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_IMR_RXUIM_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___s_p_i_s___i_m_r.html#ALT_SPIS_IMR_RXUIM">ALT_SPIS_IMR_RXUIM</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga1acb1a0b05bbaa20d6321ae0c3015e71"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_IMR_RXUIM_SET_MSK&#160;&#160;&#160;0x00000004</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___s_p_i_s___i_m_r.html#ALT_SPIS_IMR_RXUIM">ALT_SPIS_IMR_RXUIM</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gafeb67f4709d5c512a7ecf50380d7fa0f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_IMR_RXUIM_CLR_MSK&#160;&#160;&#160;0xfffffffb</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___s_p_i_s___i_m_r.html#ALT_SPIS_IMR_RXUIM">ALT_SPIS_IMR_RXUIM</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga27759a36e50fb3079d2eb7511364566e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_IMR_RXUIM_RESET&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___s_p_i_s___i_m_r.html#ALT_SPIS_IMR_RXUIM">ALT_SPIS_IMR_RXUIM</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga1056eec61a708404b2a213938ae69f2a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_IMR_RXUIM_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000004) &gt;&gt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___s_p_i_s___i_m_r.html#ALT_SPIS_IMR_RXUIM">ALT_SPIS_IMR_RXUIM</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga77610e579823a8fd1c0bdee924c14e9e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_IMR_RXUIM_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 2) &amp; 0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___s_p_i_s___i_m_r.html#ALT_SPIS_IMR_RXUIM">ALT_SPIS_IMR_RXUIM</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga1f75cc071067c19cf96365711b02214b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_IMR_RXOIM_E_MSKED&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___s_p_i_s___i_m_r.html#ALT_SPIS_IMR_RXOIM">ALT_SPIS_IMR_RXOIM</a></p>
<p>spi_rxo_intr interrupt is masked (disabled) </p>

</div>
</div>
<a class="anchor" id="ga92b0413d36278fc0aafbc96c5e09265f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_IMR_RXOIM_E_END&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___s_p_i_s___i_m_r.html#ALT_SPIS_IMR_RXOIM">ALT_SPIS_IMR_RXOIM</a></p>
<p>spi_rxo_intr interrupt is enabled </p>

</div>
</div>
<a class="anchor" id="ga7345fca71814586f1cd7d1a3525b6736"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_IMR_RXOIM_LSB&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___s_p_i_s___i_m_r.html#ALT_SPIS_IMR_RXOIM">ALT_SPIS_IMR_RXOIM</a> register field. </p>

</div>
</div>
<a class="anchor" id="gab8fc3adeda4e22d979a44c4e43bd8aa2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_IMR_RXOIM_MSB&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___s_p_i_s___i_m_r.html#ALT_SPIS_IMR_RXOIM">ALT_SPIS_IMR_RXOIM</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga71bfbb52653d9c0f60503b80f22ffb93"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_IMR_RXOIM_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___s_p_i_s___i_m_r.html#ALT_SPIS_IMR_RXOIM">ALT_SPIS_IMR_RXOIM</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga6d592a25159ff247ac5f5bff8279e16a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_IMR_RXOIM_SET_MSK&#160;&#160;&#160;0x00000008</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___s_p_i_s___i_m_r.html#ALT_SPIS_IMR_RXOIM">ALT_SPIS_IMR_RXOIM</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga07be11c9ac273ade957754763a87966a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_IMR_RXOIM_CLR_MSK&#160;&#160;&#160;0xfffffff7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___s_p_i_s___i_m_r.html#ALT_SPIS_IMR_RXOIM">ALT_SPIS_IMR_RXOIM</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga04dd876c2c7b922e5d18f7a5d8168eea"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_IMR_RXOIM_RESET&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___s_p_i_s___i_m_r.html#ALT_SPIS_IMR_RXOIM">ALT_SPIS_IMR_RXOIM</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga9a39a993ef3c333411130590adf35ffc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_IMR_RXOIM_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000008) &gt;&gt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___s_p_i_s___i_m_r.html#ALT_SPIS_IMR_RXOIM">ALT_SPIS_IMR_RXOIM</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gad6d5daa85676fcbf30aafde7815ab686"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_IMR_RXOIM_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 3) &amp; 0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___s_p_i_s___i_m_r.html#ALT_SPIS_IMR_RXOIM">ALT_SPIS_IMR_RXOIM</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga70bd516325e81aa4ffb644af452de25d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_IMR_RXFIM_E_MSKED&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___s_p_i_s___i_m_r.html#ALT_SPIS_IMR_RXFIM">ALT_SPIS_IMR_RXFIM</a></p>
<p>spi_rxf_intr interrupt is masked (disabled) </p>

</div>
</div>
<a class="anchor" id="gaddfe8aaed12453282d6fa1fa2c2ede57"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_IMR_RXFIM_E_END&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___s_p_i_s___i_m_r.html#ALT_SPIS_IMR_RXFIM">ALT_SPIS_IMR_RXFIM</a></p>
<p>spi_rxf_intr interrupt is enabled </p>

</div>
</div>
<a class="anchor" id="ga044747f9658ac97297ca5f6ce98c8303"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_IMR_RXFIM_LSB&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___s_p_i_s___i_m_r.html#ALT_SPIS_IMR_RXFIM">ALT_SPIS_IMR_RXFIM</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga9a25f76433267dc1ad2de5aa19bf3256"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_IMR_RXFIM_MSB&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___s_p_i_s___i_m_r.html#ALT_SPIS_IMR_RXFIM">ALT_SPIS_IMR_RXFIM</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga82d7da6799e24eb274deb17bb35fa12c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_IMR_RXFIM_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___s_p_i_s___i_m_r.html#ALT_SPIS_IMR_RXFIM">ALT_SPIS_IMR_RXFIM</a> register field. </p>

</div>
</div>
<a class="anchor" id="gada83f61601d5a972cb5b2260b2109bc4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_IMR_RXFIM_SET_MSK&#160;&#160;&#160;0x00000010</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___s_p_i_s___i_m_r.html#ALT_SPIS_IMR_RXFIM">ALT_SPIS_IMR_RXFIM</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga8515042160e61e442ff1965c8f444848"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_IMR_RXFIM_CLR_MSK&#160;&#160;&#160;0xffffffef</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___s_p_i_s___i_m_r.html#ALT_SPIS_IMR_RXFIM">ALT_SPIS_IMR_RXFIM</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gacb3eee6e81808b4e4d3391d89ce84384"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_IMR_RXFIM_RESET&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___s_p_i_s___i_m_r.html#ALT_SPIS_IMR_RXFIM">ALT_SPIS_IMR_RXFIM</a> register field. </p>

</div>
</div>
<a class="anchor" id="gae54ea9fd451c539941c8c417feea4a1b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_IMR_RXFIM_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000010) &gt;&gt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___s_p_i_s___i_m_r.html#ALT_SPIS_IMR_RXFIM">ALT_SPIS_IMR_RXFIM</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gaadbcbed63b9c89c9f1903a7977ce63c1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_IMR_RXFIM_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 4) &amp; 0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___s_p_i_s___i_m_r.html#ALT_SPIS_IMR_RXFIM">ALT_SPIS_IMR_RXFIM</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga22bdc5f558522d20779a926343bb365f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_IMR_OFST&#160;&#160;&#160;0x2c</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The byte offset of the <a class="el" href="group___a_l_t___s_p_i_s___i_m_r.html">ALT_SPIS_IMR</a> register from the beginning of the component. </p>

</div>
</div>
<a class="anchor" id="gaa36e0b046ce5b7a125c8d6564840b7da"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_SPIS_IMR_ADDR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, (base)) + <a class="el" href="group___a_l_t___s_p_i_s___i_m_r.html#ga22bdc5f558522d20779a926343bb365f">ALT_SPIS_IMR_OFST</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The address of the <a class="el" href="group___a_l_t___s_p_i_s___i_m_r.html">ALT_SPIS_IMR</a> register. </p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="ga8bade3f7902da1091732d1a783f5b190"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="group___a_l_t___s_p_i_s___i_m_r.html#struct_a_l_t___s_p_i_s___i_m_r__s">ALT_SPIS_IMR_s</a> <a class="el" href="group___a_l_t___s_p_i_s___i_m_r.html#ga8bade3f7902da1091732d1a783f5b190">ALT_SPIS_IMR_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The typedef declaration for register <a class="el" href="group___a_l_t___s_p_i_s___i_m_r.html">ALT_SPIS_IMR</a>. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Thu Sep 13 2018 01:55:05 for Altera SoCAL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.2 </li>
  </ul>
</div>
</body>
</html>
