<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>SPR23e BMU firmware: MCM_Type Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">SPR23e BMU firmware
   </div>
   <div id="projectbrief">Firmware for the Battery Management System of the SPR23e</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('struct_m_c_m___type.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">MCM_Type Struct Reference<div class="ingroups"><a class="el" href="group___peripheral__access__layer___s32_k148.html">Device Peripheral Access Layer for S32K148</a> &raquo; <a class="el" href="group___m_c_m___peripheral___access___layer.html">MCM Peripheral Access Layer</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>MCM - Register Layout Typedef.  
 <a href="struct_m_c_m___type.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="_s32_k148_8h_source.html">S32K148.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:ab5b3e978eb3ceb8a2aadaeeab28db00b"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_m_c_m___type.html#ab5b3e978eb3ceb8a2aadaeeab28db00b">RESERVED_0</a> [8]</td></tr>
<tr class="separator:ab5b3e978eb3ceb8a2aadaeeab28db00b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59d6723930c0cbfd56a7451ec569b598"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_m_c_m___type.html#a59d6723930c0cbfd56a7451ec569b598">PLASC</a></td></tr>
<tr class="memdesc:a59d6723930c0cbfd56a7451ec569b598"><td class="mdescLeft">&#160;</td><td class="mdescRight">Crossbar Switch (AXBS) Slave Configuration, offset: 0x8.  <a href="struct_m_c_m___type.html#a59d6723930c0cbfd56a7451ec569b598">More...</a><br /></td></tr>
<tr class="separator:a59d6723930c0cbfd56a7451ec569b598"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a951da47dda3dfe3452e96e494178fad4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_m_c_m___type.html#a951da47dda3dfe3452e96e494178fad4">PLAMC</a></td></tr>
<tr class="memdesc:a951da47dda3dfe3452e96e494178fad4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Crossbar Switch (AXBS) Master Configuration, offset: 0xA.  <a href="struct_m_c_m___type.html#a951da47dda3dfe3452e96e494178fad4">More...</a><br /></td></tr>
<tr class="separator:a951da47dda3dfe3452e96e494178fad4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6990e1ef90276d05e48ca39f996b46c8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_m_c_m___type.html#a6990e1ef90276d05e48ca39f996b46c8">CPCR</a></td></tr>
<tr class="memdesc:a6990e1ef90276d05e48ca39f996b46c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Core Platform Control Register, offset: 0xC.  <a href="struct_m_c_m___type.html#a6990e1ef90276d05e48ca39f996b46c8">More...</a><br /></td></tr>
<tr class="separator:a6990e1ef90276d05e48ca39f996b46c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e8f6d2b4768813502c16962a6c75e44"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_m_c_m___type.html#a0e8f6d2b4768813502c16962a6c75e44">ISCR</a></td></tr>
<tr class="memdesc:a0e8f6d2b4768813502c16962a6c75e44"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt Status and Control Register, offset: 0x10.  <a href="struct_m_c_m___type.html#a0e8f6d2b4768813502c16962a6c75e44">More...</a><br /></td></tr>
<tr class="separator:a0e8f6d2b4768813502c16962a6c75e44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a110c7cdc6ff066e67353a119359731f2"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_m_c_m___type.html#a110c7cdc6ff066e67353a119359731f2">RESERVED_1</a> [28]</td></tr>
<tr class="separator:a110c7cdc6ff066e67353a119359731f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83109858f979abb8e707b989d88d54bf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_m_c_m___type.html#a83109858f979abb8e707b989d88d54bf">PID</a></td></tr>
<tr class="memdesc:a83109858f979abb8e707b989d88d54bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Process ID Register, offset: 0x30.  <a href="struct_m_c_m___type.html#a83109858f979abb8e707b989d88d54bf">More...</a><br /></td></tr>
<tr class="separator:a83109858f979abb8e707b989d88d54bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e60525cb6cf392df908d0e076003558"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_m_c_m___type.html#a2e60525cb6cf392df908d0e076003558">RESERVED_2</a> [12]</td></tr>
<tr class="separator:a2e60525cb6cf392df908d0e076003558"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab20545f6570ba4fbd88b12f2f32d6cc4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_m_c_m___type.html#ab20545f6570ba4fbd88b12f2f32d6cc4">CPO</a></td></tr>
<tr class="memdesc:ab20545f6570ba4fbd88b12f2f32d6cc4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Compute Operation Control Register, offset: 0x40.  <a href="struct_m_c_m___type.html#ab20545f6570ba4fbd88b12f2f32d6cc4">More...</a><br /></td></tr>
<tr class="separator:ab20545f6570ba4fbd88b12f2f32d6cc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b5101cf1caf07c3b2fbdfe0a11a645f"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_m_c_m___type.html#a9b5101cf1caf07c3b2fbdfe0a11a645f">RESERVED_3</a> [956]</td></tr>
<tr class="separator:a9b5101cf1caf07c3b2fbdfe0a11a645f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7bed3f7595518fc1369030eaa84757f0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_m_c_m___type.html#a7bed3f7595518fc1369030eaa84757f0">LMDR</a> [<a class="el" href="group___m_c_m___peripheral___access___layer.html#ga784905167eca5e706aab403ca53ffff7">MCM_LMDR_COUNT</a>]</td></tr>
<tr class="memdesc:a7bed3f7595518fc1369030eaa84757f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Local Memory Descriptor Register, array offset: 0x400, array step: 0x4.  <a href="struct_m_c_m___type.html#a7bed3f7595518fc1369030eaa84757f0">More...</a><br /></td></tr>
<tr class="separator:a7bed3f7595518fc1369030eaa84757f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae049cc709af6c7030b3a7810410d1f9f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_m_c_m___type.html#ae049cc709af6c7030b3a7810410d1f9f">LMDR2</a></td></tr>
<tr class="memdesc:ae049cc709af6c7030b3a7810410d1f9f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Local Memory Descriptor Register2, offset: 0x408.  <a href="struct_m_c_m___type.html#ae049cc709af6c7030b3a7810410d1f9f">More...</a><br /></td></tr>
<tr class="separator:ae049cc709af6c7030b3a7810410d1f9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab93affb4598e8d921a180f99e9ee6bc2"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_m_c_m___type.html#ab93affb4598e8d921a180f99e9ee6bc2">RESERVED_4</a> [116]</td></tr>
<tr class="separator:ab93affb4598e8d921a180f99e9ee6bc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c927d9b9929852f529ed3c17bdcc27d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_m_c_m___type.html#a5c927d9b9929852f529ed3c17bdcc27d">LMPECR</a></td></tr>
<tr class="memdesc:a5c927d9b9929852f529ed3c17bdcc27d"><td class="mdescLeft">&#160;</td><td class="mdescRight">LMEM Parity and ECC Control Register, offset: 0x480.  <a href="struct_m_c_m___type.html#a5c927d9b9929852f529ed3c17bdcc27d">More...</a><br /></td></tr>
<tr class="separator:a5c927d9b9929852f529ed3c17bdcc27d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab95a859ed80f2b72b5538bcc1806d924"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_m_c_m___type.html#ab95a859ed80f2b72b5538bcc1806d924">RESERVED_5</a> [4]</td></tr>
<tr class="separator:ab95a859ed80f2b72b5538bcc1806d924"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab43d9e8ba6d88f2bbc466ebd9957d32f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_m_c_m___type.html#ab43d9e8ba6d88f2bbc466ebd9957d32f">LMPEIR</a></td></tr>
<tr class="memdesc:ab43d9e8ba6d88f2bbc466ebd9957d32f"><td class="mdescLeft">&#160;</td><td class="mdescRight">LMEM Parity and ECC Interrupt Register, offset: 0x488.  <a href="struct_m_c_m___type.html#ab43d9e8ba6d88f2bbc466ebd9957d32f">More...</a><br /></td></tr>
<tr class="separator:ab43d9e8ba6d88f2bbc466ebd9957d32f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e4f1fbee587e08a2b02ff956746fb74"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_m_c_m___type.html#a4e4f1fbee587e08a2b02ff956746fb74">RESERVED_6</a> [4]</td></tr>
<tr class="separator:a4e4f1fbee587e08a2b02ff956746fb74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a800e20b3275cc248f5a4b674ab15b882"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_m_c_m___type.html#a800e20b3275cc248f5a4b674ab15b882">LMFAR</a></td></tr>
<tr class="memdesc:a800e20b3275cc248f5a4b674ab15b882"><td class="mdescLeft">&#160;</td><td class="mdescRight">LMEM Fault Address Register, offset: 0x490.  <a href="struct_m_c_m___type.html#a800e20b3275cc248f5a4b674ab15b882">More...</a><br /></td></tr>
<tr class="separator:a800e20b3275cc248f5a4b674ab15b882"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c5389e14a06875ba1ceae331aec7265"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_m_c_m___type.html#a8c5389e14a06875ba1ceae331aec7265">LMFATR</a></td></tr>
<tr class="memdesc:a8c5389e14a06875ba1ceae331aec7265"><td class="mdescLeft">&#160;</td><td class="mdescRight">LMEM Fault Attribute Register, offset: 0x494.  <a href="struct_m_c_m___type.html#a8c5389e14a06875ba1ceae331aec7265">More...</a><br /></td></tr>
<tr class="separator:a8c5389e14a06875ba1ceae331aec7265"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b20077cb489a03a63f81865ee6ea403"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_m_c_m___type.html#a3b20077cb489a03a63f81865ee6ea403">RESERVED_7</a> [8]</td></tr>
<tr class="separator:a3b20077cb489a03a63f81865ee6ea403"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f04b44a38e984947c73d461b7a39416"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_m_c_m___type.html#a2f04b44a38e984947c73d461b7a39416">LMFDHR</a></td></tr>
<tr class="memdesc:a2f04b44a38e984947c73d461b7a39416"><td class="mdescLeft">&#160;</td><td class="mdescRight">LMEM Fault Data High Register, offset: 0x4A0.  <a href="struct_m_c_m___type.html#a2f04b44a38e984947c73d461b7a39416">More...</a><br /></td></tr>
<tr class="separator:a2f04b44a38e984947c73d461b7a39416"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8494db3f66cf3658025f0ae6402f378"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_m_c_m___type.html#af8494db3f66cf3658025f0ae6402f378">LMFDLR</a></td></tr>
<tr class="memdesc:af8494db3f66cf3658025f0ae6402f378"><td class="mdescLeft">&#160;</td><td class="mdescRight">LMEM Fault Data Low Register, offset: 0x4A4.  <a href="struct_m_c_m___type.html#af8494db3f66cf3658025f0ae6402f378">More...</a><br /></td></tr>
<tr class="separator:af8494db3f66cf3658025f0ae6402f378"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>MCM - Register Layout Typedef. </p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a6990e1ef90276d05e48ca39f996b46c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6990e1ef90276d05e48ca39f996b46c8">&#9670;&nbsp;</a></span>CPCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CPCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Core Platform Control Register, offset: 0xC. </p>

</div>
</div>
<a id="ab20545f6570ba4fbd88b12f2f32d6cc4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab20545f6570ba4fbd88b12f2f32d6cc4">&#9670;&nbsp;</a></span>CPO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CPO</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Compute Operation Control Register, offset: 0x40. </p>

</div>
</div>
<a id="a0e8f6d2b4768813502c16962a6c75e44"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0e8f6d2b4768813502c16962a6c75e44">&#9670;&nbsp;</a></span>ISCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ISCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt Status and Control Register, offset: 0x10. </p>

</div>
</div>
<a id="a7bed3f7595518fc1369030eaa84757f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7bed3f7595518fc1369030eaa84757f0">&#9670;&nbsp;</a></span>LMDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LMDR[<a class="el" href="group___m_c_m___peripheral___access___layer.html#ga784905167eca5e706aab403ca53ffff7">MCM_LMDR_COUNT</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Local Memory Descriptor Register, array offset: 0x400, array step: 0x4. </p>

</div>
</div>
<a id="ae049cc709af6c7030b3a7810410d1f9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae049cc709af6c7030b3a7810410d1f9f">&#9670;&nbsp;</a></span>LMDR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LMDR2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Local Memory Descriptor Register2, offset: 0x408. </p>

</div>
</div>
<a id="a800e20b3275cc248f5a4b674ab15b882"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a800e20b3275cc248f5a4b674ab15b882">&#9670;&nbsp;</a></span>LMFAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t LMFAR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>LMEM Fault Address Register, offset: 0x490. </p>

</div>
</div>
<a id="a8c5389e14a06875ba1ceae331aec7265"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c5389e14a06875ba1ceae331aec7265">&#9670;&nbsp;</a></span>LMFATR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t LMFATR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>LMEM Fault Attribute Register, offset: 0x494. </p>

</div>
</div>
<a id="a2f04b44a38e984947c73d461b7a39416"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f04b44a38e984947c73d461b7a39416">&#9670;&nbsp;</a></span>LMFDHR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t LMFDHR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>LMEM Fault Data High Register, offset: 0x4A0. </p>

</div>
</div>
<a id="af8494db3f66cf3658025f0ae6402f378"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af8494db3f66cf3658025f0ae6402f378">&#9670;&nbsp;</a></span>LMFDLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t LMFDLR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>LMEM Fault Data Low Register, offset: 0x4A4. </p>

</div>
</div>
<a id="a5c927d9b9929852f529ed3c17bdcc27d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c927d9b9929852f529ed3c17bdcc27d">&#9670;&nbsp;</a></span>LMPECR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LMPECR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>LMEM Parity and ECC Control Register, offset: 0x480. </p>

</div>
</div>
<a id="ab43d9e8ba6d88f2bbc466ebd9957d32f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab43d9e8ba6d88f2bbc466ebd9957d32f">&#9670;&nbsp;</a></span>LMPEIR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LMPEIR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>LMEM Parity and ECC Interrupt Register, offset: 0x488. </p>

</div>
</div>
<a id="a83109858f979abb8e707b989d88d54bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a83109858f979abb8e707b989d88d54bf">&#9670;&nbsp;</a></span>PID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PID</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Process ID Register, offset: 0x30. </p>

</div>
</div>
<a id="a951da47dda3dfe3452e96e494178fad4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a951da47dda3dfe3452e96e494178fad4">&#9670;&nbsp;</a></span>PLAMC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint16_t PLAMC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Crossbar Switch (AXBS) Master Configuration, offset: 0xA. </p>

</div>
</div>
<a id="a59d6723930c0cbfd56a7451ec569b598"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a59d6723930c0cbfd56a7451ec569b598">&#9670;&nbsp;</a></span>PLASC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint16_t PLASC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Crossbar Switch (AXBS) Slave Configuration, offset: 0x8. </p>

</div>
</div>
<a id="ab5b3e978eb3ceb8a2aadaeeab28db00b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab5b3e978eb3ceb8a2aadaeeab28db00b">&#9670;&nbsp;</a></span>RESERVED_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_0[8]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a110c7cdc6ff066e67353a119359731f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a110c7cdc6ff066e67353a119359731f2">&#9670;&nbsp;</a></span>RESERVED_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_1[28]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2e60525cb6cf392df908d0e076003558"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e60525cb6cf392df908d0e076003558">&#9670;&nbsp;</a></span>RESERVED_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_2[12]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9b5101cf1caf07c3b2fbdfe0a11a645f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b5101cf1caf07c3b2fbdfe0a11a645f">&#9670;&nbsp;</a></span>RESERVED_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_3[956]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab93affb4598e8d921a180f99e9ee6bc2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab93affb4598e8d921a180f99e9ee6bc2">&#9670;&nbsp;</a></span>RESERVED_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_4[116]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab95a859ed80f2b72b5538bcc1806d924"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab95a859ed80f2b72b5538bcc1806d924">&#9670;&nbsp;</a></span>RESERVED_5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_5[4]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4e4f1fbee587e08a2b02ff956746fb74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4e4f1fbee587e08a2b02ff956746fb74">&#9670;&nbsp;</a></span>RESERVED_6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_6[4]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3b20077cb489a03a63f81865ee6ea403"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b20077cb489a03a63f81865ee6ea403">&#9670;&nbsp;</a></span>RESERVED_7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_7[8]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>include/<a class="el" href="_s32_k148_8h_source.html">S32K148.h</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="struct_m_c_m___type.html">MCM_Type</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
