cocci_test_suite() {
	uint8_t cocci_id/* drivers/gpu/drm/nouveau/dispnv04/tvnv04.c 80 */;
	struct nv04_mode_state *cocci_id/* drivers/gpu/drm/nouveau/dispnv04/tvnv04.c 79 */;
	struct ch7006_encoder_params cocci_id/* drivers/gpu/drm/nouveau/dispnv04/tvnv04.c 41 */;
	struct nvkm_i2c_bus_probe cocci_id/* drivers/gpu/drm/nouveau/dispnv04/tvnv04.c 37 */[];
	struct nvkm_i2c_bus *cocci_id/* drivers/gpu/drm/nouveau/dispnv04/tvnv04.c 209 */;
	struct nvkm_i2c *cocci_id/* drivers/gpu/drm/nouveau/dispnv04/tvnv04.c 208 */;
	struct drm_connector *cocci_id/* drivers/gpu/drm/nouveau/dispnv04/tvnv04.c 202 */;
	struct dcb_output *cocci_id/* drivers/gpu/drm/nouveau/dispnv04/tvnv04.c 202 */;
	const struct drm_encoder_helper_funcs cocci_id/* drivers/gpu/drm/nouveau/dispnv04/tvnv04.c 192 */;
	const struct drm_encoder_funcs cocci_id/* drivers/gpu/drm/nouveau/dispnv04/tvnv04.c 188 */;
	const struct drm_encoder_helper_funcs *cocci_id/* drivers/gpu/drm/nouveau/dispnv04/tvnv04.c 170 */;
	struct nouveau_crtc *cocci_id/* drivers/gpu/drm/nouveau/dispnv04/tvnv04.c 169 */;
	struct nouveau_drm *cocci_id/* drivers/gpu/drm/nouveau/dispnv04/tvnv04.c 168 */;
	struct nouveau_encoder *cocci_id/* drivers/gpu/drm/nouveau/dispnv04/tvnv04.c 166 */;
	struct drm_encoder *cocci_id/* drivers/gpu/drm/nouveau/dispnv04/tvnv04.c 164 */;
	struct drm_display_mode *cocci_id/* drivers/gpu/drm/nouveau/dispnv04/tvnv04.c 141 */;
	struct nv04_crtc_reg *cocci_id/* drivers/gpu/drm/nouveau/dispnv04/tvnv04.c 107 */;
	bool cocci_id/* drivers/gpu/drm/nouveau/dispnv04/tvnv04.c 105 */;
	struct drm_device *cocci_id/* drivers/gpu/drm/nouveau/dispnv04/tvnv04.c 105 */;
	int cocci_id/* drivers/gpu/drm/nouveau/dispnv04/tvnv04.c 105 */;
	void cocci_id/* drivers/gpu/drm/nouveau/dispnv04/tvnv04.c 105 */;
}
