Analysis & Synthesis report for TopDE
Sat Jul 22 15:15:14 2023
Quartus Prime Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. User-Specified and Inferred Latches
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for InstRAM:MemInstr|altsyncram:altsyncram_component|altsyncram_okp1:auto_generated|altsyncram_u0h2:altsyncram1
 16. Source assignments for DataRAM:MemData|altsyncram:altsyncram_component|altsyncram_6jp1:auto_generated|altsyncram_jvg2:altsyncram1
 17. Parameter Settings for User Entity Instance: InstRAM:MemInstr|altsyncram:altsyncram_component
 18. Parameter Settings for User Entity Instance: Registers:reg0
 19. Parameter Settings for User Entity Instance: DataRAM:MemData|altsyncram:altsyncram_component
 20. altsyncram Parameter Settings by Entity Instance
 21. Port Connectivity Checks: "DataRAM:MemData"
 22. Port Connectivity Checks: "Control:Ctrl0"
 23. Port Connectivity Checks: "InstRAM:MemInstr"
 24. In-System Memory Content Editor Settings
 25. Post-Synthesis Netlist Statistics for Top Partition
 26. Elapsed Time Per Partition
 27. Analysis & Synthesis Messages
 28. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sat Jul 22 15:15:14 2023       ;
; Quartus Prime Version           ; 21.1.0 Build 842 10/21/2021 SJ Lite Edition ;
; Revision Name                   ; TopDE                                       ;
; Top-level Entity Name           ; Uniciclo                                    ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 1267                                        ;
; Total pins                      ; 232                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 65,536                                      ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; Uniciclo           ; TopDE              ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Verilog Show LMF Mapping Messages                                               ; Off                ;                    ;
; Verilog Version                                                                 ; SystemVerilog_2005 ; Verilog_2001       ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                               ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; Uniciclo.v                                                         ; yes             ; User Verilog HDL File                        ; /home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab3/Uniciclo_RV32Red_restored/Uniciclo.v                                                         ;             ;
; Parametros.v                                                       ; yes             ; User Verilog HDL File                        ; /home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab3/Uniciclo_RV32Red_restored/Parametros.v                                                       ;             ;
; ALUControl.v                                                       ; yes             ; User Verilog HDL File                        ; /home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab3/Uniciclo_RV32Red_restored/ALUControl.v                                                       ;             ;
; ALU.v                                                              ; yes             ; User Verilog HDL File                        ; /home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab3/Uniciclo_RV32Red_restored/ALU.v                                                              ;             ;
; Registers.v                                                        ; yes             ; User Verilog HDL File                        ; /home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab3/Uniciclo_RV32Red_restored/Registers.v                                                        ;             ;
; ImmGen.v                                                           ; yes             ; User Verilog HDL File                        ; /home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab3/Uniciclo_RV32Red_restored/ImmGen.v                                                           ;             ;
; InstRAM.v                                                          ; yes             ; User Wizard-Generated File                   ; /home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab3/Uniciclo_RV32Red_restored/InstRAM.v                                                          ;             ;
; DataRAM.v                                                          ; yes             ; User Wizard-Generated File                   ; /home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab3/Uniciclo_RV32Red_restored/DataRAM.v                                                          ;             ;
; Control.v                                                          ; yes             ; User Verilog HDL File                        ; /home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab3/Uniciclo_RV32Red_restored/Control.v                                                          ;             ;
; Pc.v                                                               ; yes             ; User Verilog HDL File                        ; /home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab3/Uniciclo_RV32Red_restored/Pc.v                                                               ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; /home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf                                                             ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; /home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                      ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; /home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; /home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/lpm_decode.inc                                                             ;             ;
; aglobal211.inc                                                     ; yes             ; Megafunction                                 ; /home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/aglobal211.inc                                                             ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; /home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                              ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; /home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altrom.inc                                                                 ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; /home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altram.inc                                                                 ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; /home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altdpram.inc                                                               ;             ;
; db/altsyncram_okp1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; /home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab3/Uniciclo_RV32Red_restored/db/altsyncram_okp1.tdf                                             ;             ;
; db/altsyncram_u0h2.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; /home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab3/Uniciclo_RV32Red_restored/db/altsyncram_u0h2.tdf                                             ;             ;
; de1_text.mif                                                       ; yes             ; Auto-Found Memory Initialization File        ; /home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab3/Uniciclo_RV32Red_restored/de1_text.mif                                                       ;             ;
; sld_mod_ram_rom.vhd                                                ; yes             ; Encrypted Megafunction                       ; /home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd                                                        ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; /home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                              ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; /home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                          ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; /home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                             ;             ;
; db/altsyncram_6jp1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; /home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab3/Uniciclo_RV32Red_restored/db/altsyncram_6jp1.tdf                                             ;             ;
; db/altsyncram_jvg2.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; /home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab3/Uniciclo_RV32Red_restored/db/altsyncram_jvg2.tdf                                             ;             ;
; de1_data.mif                                                       ; yes             ; Auto-Found Memory Initialization File        ; /home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab3/Uniciclo_RV32Red_restored/de1_data.mif                                                       ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; /home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                ; altera_sld  ;
; db/ip/sldbdf28158/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab3/Uniciclo_RV32Red_restored/db/ip/sldbdf28158/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab3/Uniciclo_RV32Red_restored/db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab3/Uniciclo_RV32Red_restored/db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab3/Uniciclo_RV32Red_restored/db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; /home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab3/Uniciclo_RV32Red_restored/db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab3/Uniciclo_RV32Red_restored/db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; /home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                           ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimate of Logic utilization (ALMs needed) ; 1421        ;
;                                             ;             ;
; Combinational ALUT usage for logic          ; 1574        ;
;     -- 7 input functions                    ; 8           ;
;     -- 6 input functions                    ; 985         ;
;     -- 5 input functions                    ; 271         ;
;     -- 4 input functions                    ; 67          ;
;     -- <=3 input functions                  ; 243         ;
;                                             ;             ;
; Dedicated logic registers                   ; 1267        ;
;                                             ;             ;
; I/O pins                                    ; 232         ;
; Total MLAB memory bits                      ; 0           ;
; Total block memory bits                     ; 65536       ;
;                                             ;             ;
; Total DSP Blocks                            ; 0           ;
;                                             ;             ;
; Maximum fan-out node                        ; clock~input ;
; Maximum fan-out                             ; 1024        ;
; Total fan-out                               ; 15464       ;
; Average fan-out                             ; 4.58        ;
+---------------------------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                  ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |Uniciclo                                                                                                                               ; 1574 (104)          ; 1267 (0)                  ; 65536             ; 0          ; 232  ; 0            ; |Uniciclo                                                                                                                                                                                                                                                                                                                                            ; Uniciclo                          ; work         ;
;    |ALU:ALU0|                                                                                                                           ; 101 (101)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Uniciclo|ALU:ALU0                                                                                                                                                                                                                                                                                                                                   ; ALU                               ; work         ;
;    |ALUControl:ALUControl|                                                                                                              ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Uniciclo|ALUControl:ALUControl                                                                                                                                                                                                                                                                                                                      ; ALUControl                        ; work         ;
;    |Control:Ctrl0|                                                                                                                      ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Uniciclo|Control:Ctrl0                                                                                                                                                                                                                                                                                                                              ; Control                           ; work         ;
;    |DataRAM:MemData|                                                                                                                    ; 44 (0)              ; 65 (0)                    ; 32768             ; 0          ; 0    ; 0            ; |Uniciclo|DataRAM:MemData                                                                                                                                                                                                                                                                                                                            ; DataRAM                           ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 44 (0)              ; 65 (0)                    ; 32768             ; 0          ; 0    ; 0            ; |Uniciclo|DataRAM:MemData|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                            ; altsyncram                        ; work         ;
;          |altsyncram_6jp1:auto_generated|                                                                                               ; 44 (0)              ; 65 (0)                    ; 32768             ; 0          ; 0    ; 0            ; |Uniciclo|DataRAM:MemData|altsyncram:altsyncram_component|altsyncram_6jp1:auto_generated                                                                                                                                                                                                                                                             ; altsyncram_6jp1                   ; work         ;
;             |altsyncram_jvg2:altsyncram1|                                                                                               ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |Uniciclo|DataRAM:MemData|altsyncram:altsyncram_component|altsyncram_6jp1:auto_generated|altsyncram_jvg2:altsyncram1                                                                                                                                                                                                                                 ; altsyncram_jvg2                   ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                                                                                                 ; 44 (32)             ; 65 (57)                   ; 0                 ; 0          ; 0    ; 0            ; |Uniciclo|DataRAM:MemData|altsyncram:altsyncram_component|altsyncram_6jp1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                                   ; sld_mod_ram_rom                   ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|                                                                  ; 12 (12)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Uniciclo|DataRAM:MemData|altsyncram:altsyncram_component|altsyncram_6jp1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr                                                                                                                                                                             ; sld_rom_sr                        ; work         ;
;    |ImmGen:ImmGen0|                                                                                                                     ; 44 (44)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Uniciclo|ImmGen:ImmGen0                                                                                                                                                                                                                                                                                                                             ; ImmGen                            ; work         ;
;    |InstRAM:MemInstr|                                                                                                                   ; 49 (0)              ; 66 (0)                    ; 32768             ; 0          ; 0    ; 0            ; |Uniciclo|InstRAM:MemInstr                                                                                                                                                                                                                                                                                                                           ; InstRAM                           ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 49 (0)              ; 66 (0)                    ; 32768             ; 0          ; 0    ; 0            ; |Uniciclo|InstRAM:MemInstr|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                           ; altsyncram                        ; work         ;
;          |altsyncram_okp1:auto_generated|                                                                                               ; 49 (0)              ; 66 (0)                    ; 32768             ; 0          ; 0    ; 0            ; |Uniciclo|InstRAM:MemInstr|altsyncram:altsyncram_component|altsyncram_okp1:auto_generated                                                                                                                                                                                                                                                            ; altsyncram_okp1                   ; work         ;
;             |altsyncram_u0h2:altsyncram1|                                                                                               ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |Uniciclo|InstRAM:MemInstr|altsyncram:altsyncram_component|altsyncram_okp1:auto_generated|altsyncram_u0h2:altsyncram1                                                                                                                                                                                                                                ; altsyncram_u0h2                   ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                                                                                                 ; 49 (32)             ; 66 (57)                   ; 0                 ; 0          ; 0    ; 0            ; |Uniciclo|InstRAM:MemInstr|altsyncram:altsyncram_component|altsyncram_okp1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                                  ; sld_mod_ram_rom                   ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                     ; 17 (17)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |Uniciclo|InstRAM:MemInstr|altsyncram:altsyncram_component|altsyncram_okp1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                                               ; sld_rom_sr                        ; work         ;
;    |Pc:pc|                                                                                                                              ; 1 (1)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |Uniciclo|Pc:pc                                                                                                                                                                                                                                                                                                                                      ; Pc                                ; work         ;
;    |Registers:reg0|                                                                                                                     ; 1109 (1109)         ; 992 (992)                 ; 0                 ; 0          ; 0    ; 0            ; |Uniciclo|Registers:reg0                                                                                                                                                                                                                                                                                                                             ; Registers                         ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 109 (1)             ; 112 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |Uniciclo|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 108 (0)             ; 112 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |Uniciclo|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 108 (0)             ; 112 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |Uniciclo|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 108 (1)             ; 112 (6)                   ; 0                 ; 0          ; 0    ; 0            ; |Uniciclo|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 107 (0)             ; 106 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |Uniciclo|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 107 (74)            ; 106 (78)                  ; 0                 ; 0          ; 0    ; 0            ; |Uniciclo|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 14 (14)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |Uniciclo|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 19 (19)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |Uniciclo|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                  ;
+------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+--------------+
; Name                                                                                                                   ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF          ;
+------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+--------------+
; DataRAM:MemData|altsyncram:altsyncram_component|altsyncram_6jp1:auto_generated|altsyncram_jvg2:altsyncram1|ALTSYNCRAM  ; AUTO ; True Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768 ; de1_data.mif ;
; InstRAM:MemInstr|altsyncram:altsyncram_component|altsyncram_okp1:auto_generated|altsyncram_u0h2:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768 ; de1_text.mif ;
+------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                           ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                               ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; RAM: 1-PORT  ; 21.1    ; N/A          ; N/A          ; |Uniciclo|DataRAM:MemData                                                                                                                                                                                                                                                     ; DataRAM.v       ;
; Altera ; RAM: 1-PORT  ; 21.1    ; N/A          ; N/A          ; |Uniciclo|InstRAM:MemInstr                                                                                                                                                                                                                                                    ; InstRAM.v       ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Uniciclo|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Uniciclo|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Uniciclo|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Uniciclo|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Uniciclo|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


+-----------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                 ;
+----------------------------------------------------+-----------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal   ; Free of Timing Hazards ;
+----------------------------------------------------+-----------------------+------------------------+
; Control:Ctrl0|Jal                                  ; Control:Ctrl0|WideOr3 ; yes                    ;
; Number of user-specified and inferred latches = 1  ;                       ;                        ;
+----------------------------------------------------+-----------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+--------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                   ;
+----------------------------------------+---------------------------------------------+
; Register name                          ; Reason for Removal                          ;
+----------------------------------------+---------------------------------------------+
; Registers:reg0|registers[0][0]         ; Stuck at GND due to stuck port clock_enable ;
; Registers:reg0|registers[0][1]         ; Stuck at GND due to stuck port clock_enable ;
; Registers:reg0|registers[0][2]         ; Stuck at GND due to stuck port clock_enable ;
; Registers:reg0|registers[0][3]         ; Stuck at GND due to stuck port clock_enable ;
; Registers:reg0|registers[0][4]         ; Stuck at GND due to stuck port clock_enable ;
; Registers:reg0|registers[0][5]         ; Stuck at GND due to stuck port clock_enable ;
; Registers:reg0|registers[0][6]         ; Stuck at GND due to stuck port clock_enable ;
; Registers:reg0|registers[0][7]         ; Stuck at GND due to stuck port clock_enable ;
; Registers:reg0|registers[0][8]         ; Stuck at GND due to stuck port clock_enable ;
; Registers:reg0|registers[0][9]         ; Stuck at GND due to stuck port clock_enable ;
; Registers:reg0|registers[0][10]        ; Stuck at GND due to stuck port clock_enable ;
; Registers:reg0|registers[0][11]        ; Stuck at GND due to stuck port clock_enable ;
; Registers:reg0|registers[0][12]        ; Stuck at GND due to stuck port clock_enable ;
; Registers:reg0|registers[0][13]        ; Stuck at GND due to stuck port clock_enable ;
; Registers:reg0|registers[0][14]        ; Stuck at GND due to stuck port clock_enable ;
; Registers:reg0|registers[0][15]        ; Stuck at GND due to stuck port clock_enable ;
; Registers:reg0|registers[0][16]        ; Stuck at GND due to stuck port clock_enable ;
; Registers:reg0|registers[0][17]        ; Stuck at GND due to stuck port clock_enable ;
; Registers:reg0|registers[0][18]        ; Stuck at GND due to stuck port clock_enable ;
; Registers:reg0|registers[0][19]        ; Stuck at GND due to stuck port clock_enable ;
; Registers:reg0|registers[0][20]        ; Stuck at GND due to stuck port clock_enable ;
; Registers:reg0|registers[0][21]        ; Stuck at GND due to stuck port clock_enable ;
; Registers:reg0|registers[0][22]        ; Stuck at GND due to stuck port clock_enable ;
; Registers:reg0|registers[0][23]        ; Stuck at GND due to stuck port clock_enable ;
; Registers:reg0|registers[0][24]        ; Stuck at GND due to stuck port clock_enable ;
; Registers:reg0|registers[0][25]        ; Stuck at GND due to stuck port clock_enable ;
; Registers:reg0|registers[0][26]        ; Stuck at GND due to stuck port clock_enable ;
; Registers:reg0|registers[0][27]        ; Stuck at GND due to stuck port clock_enable ;
; Registers:reg0|registers[0][28]        ; Stuck at GND due to stuck port clock_enable ;
; Registers:reg0|registers[0][29]        ; Stuck at GND due to stuck port clock_enable ;
; Registers:reg0|registers[0][30]        ; Stuck at GND due to stuck port clock_enable ;
; Registers:reg0|registers[0][31]        ; Stuck at GND due to stuck port clock_enable ;
; Total Number of Removed Registers = 32 ;                                             ;
+----------------------------------------+---------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1267  ;
; Number of registers using Synchronous Clear  ; 7     ;
; Number of registers using Synchronous Load   ; 123   ;
; Number of registers using Asynchronous Clear ; 1133  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1189  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Pc:pc|PC[22]                                                                                                                                                                                                                                                                                                                    ; 2       ;
; Registers:reg0|registers[2][2]                                                                                                                                                                                                                                                                                                  ; 3       ;
; Registers:reg0|registers[2][3]                                                                                                                                                                                                                                                                                                  ; 3       ;
; Registers:reg0|registers[2][4]                                                                                                                                                                                                                                                                                                  ; 3       ;
; Registers:reg0|registers[2][5]                                                                                                                                                                                                                                                                                                  ; 3       ;
; Registers:reg0|registers[2][6]                                                                                                                                                                                                                                                                                                  ; 3       ;
; Registers:reg0|registers[2][7]                                                                                                                                                                                                                                                                                                  ; 3       ;
; Registers:reg0|registers[2][8]                                                                                                                                                                                                                                                                                                  ; 3       ;
; Registers:reg0|registers[2][9]                                                                                                                                                                                                                                                                                                  ; 3       ;
; Registers:reg0|registers[2][16]                                                                                                                                                                                                                                                                                                 ; 3       ;
; Registers:reg0|registers[3][16]                                                                                                                                                                                                                                                                                                 ; 3       ;
; Registers:reg0|registers[2][28]                                                                                                                                                                                                                                                                                                 ; 3       ;
; Registers:reg0|registers[3][28]                                                                                                                                                                                                                                                                                                 ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; Total number of inverted registers = 15                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Uniciclo|InstRAM:MemInstr|altsyncram:altsyncram_component|altsyncram_okp1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18]                                                 ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Uniciclo|InstRAM:MemInstr|altsyncram:altsyncram_component|altsyncram_okp1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Uniciclo|DataRAM:MemData|altsyncram:altsyncram_component|altsyncram_6jp1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                                  ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Uniciclo|DataRAM:MemData|altsyncram:altsyncram_component|altsyncram_6jp1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                        ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |Uniciclo|InstRAM:MemInstr|altsyncram:altsyncram_component|altsyncram_okp1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                  ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |Uniciclo|DataRAM:MemData|altsyncram:altsyncram_component|altsyncram_6jp1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                   ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |Uniciclo|InstRAM:MemInstr|altsyncram:altsyncram_component|altsyncram_okp1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]   ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |Uniciclo|DataRAM:MemData|altsyncram:altsyncram_component|altsyncram_6jp1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] ;
; 18:1               ; 3 bits    ; 36 LEs        ; 21 LEs               ; 15 LEs                 ; Yes        ; |Uniciclo|DataRAM:MemData|altsyncram:altsyncram_component|altsyncram_6jp1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1]      ;
; 26:1               ; 4 bits    ; 68 LEs        ; 48 LEs               ; 20 LEs                 ; Yes        ; |Uniciclo|InstRAM:MemInstr|altsyncram:altsyncram_component|altsyncram_okp1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Uniciclo|ALUControl:ALUControl|Mux1                                                                                                                                                     ;
; 8:1                ; 9 bits    ; 45 LEs        ; 36 LEs               ; 9 LEs                  ; No         ; |Uniciclo|ALU:ALU0|Mux22                                                                                                                                                                 ;
; 9:1                ; 22 bits   ; 132 LEs       ; 88 LEs               ; 44 LEs                 ; No         ; |Uniciclo|wCregdata[12]                                                                                                                                                                  ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; No         ; |Uniciclo|Registers:reg0|Mux7                                                                                                                                                            ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; No         ; |Uniciclo|Registers:reg0|Mux60                                                                                                                                                           ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; No         ; |Uniciclo|Registers:reg0|Mux95                                                                                                                                                           ;
; 128:1              ; 3 bits    ; 255 LEs       ; 30 LEs               ; 225 LEs                ; No         ; |Uniciclo|ImmGen:ImmGen0|Selector11                                                                                                                                                      ;
; 11:1               ; 8 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; No         ; |Uniciclo|ImmGen:ImmGen0|Selector2                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for InstRAM:MemInstr|altsyncram:altsyncram_component|altsyncram_okp1:auto_generated|altsyncram_u0h2:altsyncram1 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                   ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                    ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DataRAM:MemData|altsyncram:altsyncram_component|altsyncram_6jp1:auto_generated|altsyncram_jvg2:altsyncram1 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: InstRAM:MemInstr|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------+
; Parameter Name                     ; Value                ; Type                              ;
+------------------------------------+----------------------+-----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                           ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                           ;
; WIDTH_A                            ; 32                   ; Signed Integer                    ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                    ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                           ;
; WIDTH_B                            ; 1                    ; Untyped                           ;
; WIDTHAD_B                          ; 1                    ; Untyped                           ;
; NUMWORDS_B                         ; 1                    ; Untyped                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                           ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                           ;
; INIT_FILE                          ; de1_text.mif         ; Untyped                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                           ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                           ;
; CBXI_PARAMETER                     ; altsyncram_okp1      ; Untyped                           ;
+------------------------------------+----------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Registers:reg0 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; SPR            ; 00010 ; Unsigned Binary                    ;
; GPR            ; 00011 ; Unsigned Binary                    ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DataRAM:MemData|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------+
; Parameter Name                     ; Value                ; Type                             ;
+------------------------------------+----------------------+----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                          ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                          ;
; WIDTH_A                            ; 32                   ; Signed Integer                   ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                   ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WIDTH_B                            ; 1                    ; Untyped                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                          ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; INIT_FILE                          ; de1_data.mif         ; Untyped                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                          ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                          ;
; CBXI_PARAMETER                     ; altsyncram_6jp1      ; Untyped                          ;
+------------------------------------+----------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                             ;
+-------------------------------------------+--------------------------------------------------+
; Name                                      ; Value                                            ;
+-------------------------------------------+--------------------------------------------------+
; Number of entity instances                ; 2                                                ;
; Entity Instance                           ; InstRAM:MemInstr|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                      ;
;     -- WIDTH_A                            ; 32                                               ;
;     -- NUMWORDS_A                         ; 1024                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                     ;
;     -- WIDTH_B                            ; 1                                                ;
;     -- NUMWORDS_B                         ; 1                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                        ;
; Entity Instance                           ; DataRAM:MemData|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                      ;
;     -- WIDTH_A                            ; 32                                               ;
;     -- NUMWORDS_A                         ; 1024                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                     ;
;     -- WIDTH_B                            ; 1                                                ;
;     -- NUMWORDS_B                         ; 1                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                        ;
+-------------------------------------------+--------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DataRAM:MemData"                                                                                                                                                                      ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                             ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Control:Ctrl0"                                                                         ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; MemRead ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "InstRAM:MemInstr"                                                                                                                                                                     ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                             ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; data    ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                        ;
; wren    ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                        ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                    ;
+----------------+-------------+-------+-------+------------+---------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                              ;
+----------------+-------------+-------+-------+------------+---------------------------------------------------------------------------------+
; 0              ; InsM        ; 32    ; 1024  ; Read/Write ; InstRAM:MemInstr|altsyncram:altsyncram_component|altsyncram_okp1:auto_generated ;
; 1              ; NONE        ; 32    ; 1024  ; Read/Write ; DataRAM:MemData|altsyncram:altsyncram_component|altsyncram_6jp1:auto_generated  ;
+----------------+-------------+-------+-------+------------+---------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 1155                        ;
;     CLR               ; 48                          ;
;     ENA               ; 16                          ;
;     ENA CLR           ; 1006                        ;
;     ENA CLR SLD       ; 20                          ;
;     ENA SLD           ; 64                          ;
;     plain             ; 1                           ;
; arriav_lcell_comb     ; 1466                        ;
;     arith             ; 85                          ;
;         1 data inputs ; 20                          ;
;         3 data inputs ; 1                           ;
;         5 data inputs ; 64                          ;
;     extend            ; 6                           ;
;         7 data inputs ; 6                           ;
;     normal            ; 1375                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 14                          ;
;         2 data inputs ; 23                          ;
;         3 data inputs ; 143                         ;
;         4 data inputs ; 55                          ;
;         5 data inputs ; 177                         ;
;         6 data inputs ; 962                         ;
; boundary_port         ; 286                         ;
; stratixv_ram_block    ; 64                          ;
;                       ;                             ;
; Max LUT depth         ; 10.20                       ;
; Average LUT depth     ; 7.60                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:05     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition
    Info: Processing started: Sat Jul 22 15:14:36 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off TopDE -c TopDE
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Warning (10275): Verilog HDL Module Instantiation warning at Uniciclo.v(134): ignored dangling comma in List of Port Connections File: /home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab3/Uniciclo_RV32Red_restored/Uniciclo.v Line: 134
Info (12021): Found 1 design units, including 1 entities, in source file Uniciclo.v
    Info (12023): Found entity 1: Uniciclo File: /home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab3/Uniciclo_RV32Red_restored/Uniciclo.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file TopDE.v
    Info (12023): Found entity 1: TopDE File: /home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab3/Uniciclo_RV32Red_restored/TopDE.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file fdiv.v
    Info (12023): Found entity 1: fdiv File: /home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab3/Uniciclo_RV32Red_restored/fdiv.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file decoder7.v
    Info (12023): Found entity 1: decoder7 File: /home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab3/Uniciclo_RV32Red_restored/decoder7.v Line: 7
Info (12021): Found 0 design units, including 0 entities, in source file Parametros.v
Info (12021): Found 1 design units, including 1 entities, in source file ALUControl.v
    Info (12023): Found entity 1: ALUControl File: /home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab3/Uniciclo_RV32Red_restored/ALUControl.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file ALU.v
    Info (12023): Found entity 1: ALU File: /home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab3/Uniciclo_RV32Red_restored/ALU.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file Registers.v
    Info (12023): Found entity 1: Registers File: /home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab3/Uniciclo_RV32Red_restored/Registers.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file ImmGen.v
    Info (12023): Found entity 1: ImmGen File: /home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab3/Uniciclo_RV32Red_restored/ImmGen.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file InstRAM.v
    Info (12023): Found entity 1: InstRAM File: /home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab3/Uniciclo_RV32Red_restored/InstRAM.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file DataRAM.v
    Info (12023): Found entity 1: DataRAM File: /home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab3/Uniciclo_RV32Red_restored/DataRAM.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file Control.v
    Info (12023): Found entity 1: Control File: /home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab3/Uniciclo_RV32Red_restored/Control.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file Pc.v
    Info (12023): Found entity 1: Pc File: /home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab3/Uniciclo_RV32Red_restored/Pc.v Line: 5
Warning (10236): Verilog HDL Implicit Net warning at Uniciclo.v(54): created implicit net for "wCPCFonte" File: /home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab3/Uniciclo_RV32Red_restored/Uniciclo.v Line: 54
Info (12127): Elaborating entity "Uniciclo" for the top level hierarchy
Warning (10240): Verilog HDL Always Construct warning at Uniciclo.v(69): inferring latch(es) for variable "mais4PC", which holds its previous value in one or more paths through the always construct File: /home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab3/Uniciclo_RV32Red_restored/Uniciclo.v Line: 69
Info (10041): Inferred latch for "mais4PC[0]" at Uniciclo.v(69) File: /home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab3/Uniciclo_RV32Red_restored/Uniciclo.v Line: 69
Info (10041): Inferred latch for "mais4PC[1]" at Uniciclo.v(69) File: /home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab3/Uniciclo_RV32Red_restored/Uniciclo.v Line: 69
Info (10041): Inferred latch for "mais4PC[2]" at Uniciclo.v(69) File: /home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab3/Uniciclo_RV32Red_restored/Uniciclo.v Line: 69
Info (10041): Inferred latch for "mais4PC[3]" at Uniciclo.v(69) File: /home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab3/Uniciclo_RV32Red_restored/Uniciclo.v Line: 69
Info (10041): Inferred latch for "mais4PC[4]" at Uniciclo.v(69) File: /home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab3/Uniciclo_RV32Red_restored/Uniciclo.v Line: 69
Info (10041): Inferred latch for "mais4PC[5]" at Uniciclo.v(69) File: /home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab3/Uniciclo_RV32Red_restored/Uniciclo.v Line: 69
Info (10041): Inferred latch for "mais4PC[6]" at Uniciclo.v(69) File: /home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab3/Uniciclo_RV32Red_restored/Uniciclo.v Line: 69
Info (10041): Inferred latch for "mais4PC[7]" at Uniciclo.v(69) File: /home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab3/Uniciclo_RV32Red_restored/Uniciclo.v Line: 69
Info (10041): Inferred latch for "mais4PC[8]" at Uniciclo.v(69) File: /home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab3/Uniciclo_RV32Red_restored/Uniciclo.v Line: 69
Info (10041): Inferred latch for "mais4PC[9]" at Uniciclo.v(69) File: /home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab3/Uniciclo_RV32Red_restored/Uniciclo.v Line: 69
Info (10041): Inferred latch for "mais4PC[10]" at Uniciclo.v(69) File: /home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab3/Uniciclo_RV32Red_restored/Uniciclo.v Line: 69
Info (10041): Inferred latch for "mais4PC[11]" at Uniciclo.v(69) File: /home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab3/Uniciclo_RV32Red_restored/Uniciclo.v Line: 69
Info (10041): Inferred latch for "mais4PC[12]" at Uniciclo.v(69) File: /home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab3/Uniciclo_RV32Red_restored/Uniciclo.v Line: 69
Info (10041): Inferred latch for "mais4PC[13]" at Uniciclo.v(69) File: /home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab3/Uniciclo_RV32Red_restored/Uniciclo.v Line: 69
Info (10041): Inferred latch for "mais4PC[14]" at Uniciclo.v(69) File: /home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab3/Uniciclo_RV32Red_restored/Uniciclo.v Line: 69
Info (10041): Inferred latch for "mais4PC[15]" at Uniciclo.v(69) File: /home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab3/Uniciclo_RV32Red_restored/Uniciclo.v Line: 69
Info (10041): Inferred latch for "mais4PC[16]" at Uniciclo.v(69) File: /home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab3/Uniciclo_RV32Red_restored/Uniciclo.v Line: 69
Info (10041): Inferred latch for "mais4PC[17]" at Uniciclo.v(69) File: /home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab3/Uniciclo_RV32Red_restored/Uniciclo.v Line: 69
Info (10041): Inferred latch for "mais4PC[18]" at Uniciclo.v(69) File: /home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab3/Uniciclo_RV32Red_restored/Uniciclo.v Line: 69
Info (10041): Inferred latch for "mais4PC[19]" at Uniciclo.v(69) File: /home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab3/Uniciclo_RV32Red_restored/Uniciclo.v Line: 69
Info (10041): Inferred latch for "mais4PC[20]" at Uniciclo.v(69) File: /home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab3/Uniciclo_RV32Red_restored/Uniciclo.v Line: 69
Info (10041): Inferred latch for "mais4PC[21]" at Uniciclo.v(69) File: /home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab3/Uniciclo_RV32Red_restored/Uniciclo.v Line: 69
Info (10041): Inferred latch for "mais4PC[22]" at Uniciclo.v(69) File: /home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab3/Uniciclo_RV32Red_restored/Uniciclo.v Line: 69
Info (10041): Inferred latch for "mais4PC[23]" at Uniciclo.v(69) File: /home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab3/Uniciclo_RV32Red_restored/Uniciclo.v Line: 69
Info (10041): Inferred latch for "mais4PC[24]" at Uniciclo.v(69) File: /home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab3/Uniciclo_RV32Red_restored/Uniciclo.v Line: 69
Info (10041): Inferred latch for "mais4PC[25]" at Uniciclo.v(69) File: /home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab3/Uniciclo_RV32Red_restored/Uniciclo.v Line: 69
Info (10041): Inferred latch for "mais4PC[26]" at Uniciclo.v(69) File: /home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab3/Uniciclo_RV32Red_restored/Uniciclo.v Line: 69
Info (10041): Inferred latch for "mais4PC[27]" at Uniciclo.v(69) File: /home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab3/Uniciclo_RV32Red_restored/Uniciclo.v Line: 69
Info (10041): Inferred latch for "mais4PC[28]" at Uniciclo.v(69) File: /home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab3/Uniciclo_RV32Red_restored/Uniciclo.v Line: 69
Info (10041): Inferred latch for "mais4PC[29]" at Uniciclo.v(69) File: /home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab3/Uniciclo_RV32Red_restored/Uniciclo.v Line: 69
Info (10041): Inferred latch for "mais4PC[30]" at Uniciclo.v(69) File: /home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab3/Uniciclo_RV32Red_restored/Uniciclo.v Line: 69
Info (10041): Inferred latch for "mais4PC[31]" at Uniciclo.v(69) File: /home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab3/Uniciclo_RV32Red_restored/Uniciclo.v Line: 69
Info (12128): Elaborating entity "Pc" for hierarchy "Pc:pc" File: /home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab3/Uniciclo_RV32Red_restored/Uniciclo.v Line: 85
Info (12128): Elaborating entity "InstRAM" for hierarchy "InstRAM:MemInstr" File: /home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab3/Uniciclo_RV32Red_restored/Uniciclo.v Line: 94
Info (12128): Elaborating entity "altsyncram" for hierarchy "InstRAM:MemInstr|altsyncram:altsyncram_component" File: /home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab3/Uniciclo_RV32Red_restored/InstRAM.v Line: 86
Info (12130): Elaborated megafunction instantiation "InstRAM:MemInstr|altsyncram:altsyncram_component" File: /home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab3/Uniciclo_RV32Red_restored/InstRAM.v Line: 86
Info (12133): Instantiated megafunction "InstRAM:MemInstr|altsyncram:altsyncram_component" with the following parameter: File: /home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab3/Uniciclo_RV32Red_restored/InstRAM.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "de1_text.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=InsM"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_okp1.tdf
    Info (12023): Found entity 1: altsyncram_okp1 File: /home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab3/Uniciclo_RV32Red_restored/db/altsyncram_okp1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_okp1" for hierarchy "InstRAM:MemInstr|altsyncram:altsyncram_component|altsyncram_okp1:auto_generated" File: /home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_u0h2.tdf
    Info (12023): Found entity 1: altsyncram_u0h2 File: /home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab3/Uniciclo_RV32Red_restored/db/altsyncram_u0h2.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_u0h2" for hierarchy "InstRAM:MemInstr|altsyncram:altsyncram_component|altsyncram_okp1:auto_generated|altsyncram_u0h2:altsyncram1" File: /home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab3/Uniciclo_RV32Red_restored/db/altsyncram_okp1.tdf Line: 37
Warning (113028): 16342 out of 16384 addresses are uninitialized. The Quartus Prime software will initialize them to "0". There are 1 warnings found, and 1 warnings are reported. File: /home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab3/Uniciclo_RV32Red_restored/de1_text.mif Line: 1
    Warning (113027): Addresses ranging from 42 to 16383 are not initialized File: /home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab3/Uniciclo_RV32Red_restored/de1_text.mif Line: 1
Critical Warning (127004): Memory depth (1024) in the design file differs from memory depth (16384) in the Memory Initialization File "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab3/Uniciclo_RV32Red_restored/de1_text.mif" -- truncated remaining initial content value to fit RAM File: /home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab3/Uniciclo_RV32Red_restored/InstRAM.v Line: 86
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "InstRAM:MemInstr|altsyncram:altsyncram_component|altsyncram_okp1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: /home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab3/Uniciclo_RV32Red_restored/db/altsyncram_okp1.tdf Line: 38
Info (12130): Elaborated megafunction instantiation "InstRAM:MemInstr|altsyncram:altsyncram_component|altsyncram_okp1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: /home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab3/Uniciclo_RV32Red_restored/db/altsyncram_okp1.tdf Line: 38
Info (12133): Instantiated megafunction "InstRAM:MemInstr|altsyncram:altsyncram_component|altsyncram_okp1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: /home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab3/Uniciclo_RV32Red_restored/db/altsyncram_okp1.tdf Line: 38
    Info (12134): Parameter "CVALUE" = "00000000000000000000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1231975245"
    Info (12134): Parameter "NUMWORDS" = "1024"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "6"
    Info (12134): Parameter "WIDTH_WORD" = "32"
    Info (12134): Parameter "WIDTHAD" = "10"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "InstRAM:MemInstr|altsyncram:altsyncram_component|altsyncram_okp1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: /home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 302
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "InstRAM:MemInstr|altsyncram:altsyncram_component|altsyncram_okp1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: /home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "InstRAM:MemInstr|altsyncram:altsyncram_component|altsyncram_okp1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr" File: /home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 828
Info (12128): Elaborating entity "Registers" for hierarchy "Registers:reg0" File: /home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab3/Uniciclo_RV32Red_restored/Uniciclo.v Line: 115
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:ALU0" File: /home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab3/Uniciclo_RV32Red_restored/Uniciclo.v Line: 134
Info (12128): Elaborating entity "ALUControl" for hierarchy "ALUControl:ALUControl" File: /home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab3/Uniciclo_RV32Red_restored/Uniciclo.v Line: 141
Info (12128): Elaborating entity "ImmGen" for hierarchy "ImmGen:ImmGen0" File: /home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab3/Uniciclo_RV32Red_restored/Uniciclo.v Line: 147
Info (12128): Elaborating entity "Control" for hierarchy "Control:Ctrl0" File: /home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab3/Uniciclo_RV32Red_restored/Uniciclo.v Line: 159
Warning (10240): Verilog HDL Always Construct warning at Control.v(20): inferring latch(es) for variable "Jal", which holds its previous value in one or more paths through the always construct File: /home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab3/Uniciclo_RV32Red_restored/Control.v Line: 20
Info (10041): Inferred latch for "Jal" at Control.v(20) File: /home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab3/Uniciclo_RV32Red_restored/Control.v Line: 20
Info (12128): Elaborating entity "DataRAM" for hierarchy "DataRAM:MemData" File: /home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab3/Uniciclo_RV32Red_restored/Uniciclo.v Line: 168
Info (12128): Elaborating entity "altsyncram" for hierarchy "DataRAM:MemData|altsyncram:altsyncram_component" File: /home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab3/Uniciclo_RV32Red_restored/DataRAM.v Line: 86
Info (12130): Elaborated megafunction instantiation "DataRAM:MemData|altsyncram:altsyncram_component" File: /home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab3/Uniciclo_RV32Red_restored/DataRAM.v Line: 86
Info (12133): Instantiated megafunction "DataRAM:MemData|altsyncram:altsyncram_component" with the following parameter: File: /home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab3/Uniciclo_RV32Red_restored/DataRAM.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "de1_data.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6jp1.tdf
    Info (12023): Found entity 1: altsyncram_6jp1 File: /home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab3/Uniciclo_RV32Red_restored/db/altsyncram_6jp1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_6jp1" for hierarchy "DataRAM:MemData|altsyncram:altsyncram_component|altsyncram_6jp1:auto_generated" File: /home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jvg2.tdf
    Info (12023): Found entity 1: altsyncram_jvg2 File: /home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab3/Uniciclo_RV32Red_restored/db/altsyncram_jvg2.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_jvg2" for hierarchy "DataRAM:MemData|altsyncram:altsyncram_component|altsyncram_6jp1:auto_generated|altsyncram_jvg2:altsyncram1" File: /home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab3/Uniciclo_RV32Red_restored/db/altsyncram_6jp1.tdf Line: 37
Warning (113028): 31744 out of 32768 addresses are uninitialized. The Quartus Prime software will initialize them to "0". There are 1 warnings found, and 1 warnings are reported. File: /home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab3/Uniciclo_RV32Red_restored/de1_data.mif Line: 1
    Warning (113027): Addresses ranging from 1024 to 32767 are not initialized File: /home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab3/Uniciclo_RV32Red_restored/de1_data.mif Line: 1
Critical Warning (127004): Memory depth (1024) in the design file differs from memory depth (32768) in the Memory Initialization File "/home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab3/Uniciclo_RV32Red_restored/de1_data.mif" -- truncated remaining initial content value to fit RAM File: /home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab3/Uniciclo_RV32Red_restored/DataRAM.v Line: 86
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "DataRAM:MemData|altsyncram:altsyncram_component|altsyncram_6jp1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: /home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab3/Uniciclo_RV32Red_restored/db/altsyncram_6jp1.tdf Line: 38
Info (12130): Elaborated megafunction instantiation "DataRAM:MemData|altsyncram:altsyncram_component|altsyncram_6jp1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: /home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab3/Uniciclo_RV32Red_restored/db/altsyncram_6jp1.tdf Line: 38
Info (12133): Instantiated megafunction "DataRAM:MemData|altsyncram:altsyncram_component|altsyncram_6jp1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: /home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab3/Uniciclo_RV32Red_restored/db/altsyncram_6jp1.tdf Line: 38
    Info (12134): Parameter "CVALUE" = "00000000000000000000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "0"
    Info (12134): Parameter "NUMWORDS" = "1024"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "6"
    Info (12134): Parameter "WIDTH_WORD" = "32"
    Info (12134): Parameter "WIDTHAD" = "10"
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "DataRAM:MemData|altsyncram:altsyncram_component|altsyncram_6jp1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr" File: /home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 799
Warning (12010): Port "byteena_a" on the entity instantiation of "altsyncram_component" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: /home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab3/Uniciclo_RV32Red_restored/DataRAM.v Line: 86
Warning (12010): Port "byteena_a" on the entity instantiation of "altsyncram_component" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND. File: /home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab3/Uniciclo_RV32Red_restored/InstRAM.v Line: 86
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2023.07.22.15:14:55 Progress: Loading sldbdf28158/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldbdf28158/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: /home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab3/Uniciclo_RV32Red_restored/db/ip/sldbdf28158/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: /home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab3/Uniciclo_RV32Red_restored/db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: /home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab3/Uniciclo_RV32Red_restored/db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: /home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab3/Uniciclo_RV32Red_restored/db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: /home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab3/Uniciclo_RV32Red_restored/db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 142
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: /home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab3/Uniciclo_RV32Red_restored/db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: /home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab3/Uniciclo_RV32Red_restored/db/ip/sldbdf28158/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13012): Latch Control:Ctrl0|Jal has unsafe behavior File: /home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab3/Uniciclo_RV32Red_restored/Control.v Line: 15
    Warning (13013): Ports D and ENA on the latch are fed by the same signal InstRAM:MemInstr|altsyncram:altsyncram_component|altsyncram_okp1:auto_generated|altsyncram_u0h2:altsyncram1|q_a[1] File: /home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab3/Uniciclo_RV32Red_restored/db/altsyncram_u0h2.tdf Line: 36
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (144001): Generated suppressed messages file /home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab3/Uniciclo_RV32Red_restored/output_files/TopDE.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 2983 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 11 input pins
    Info (21059): Implemented 225 output pins
    Info (21061): Implemented 2682 logic cells
    Info (21064): Implemented 64 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 16 warnings
    Info: Peak virtual memory: 533 megabytes
    Info: Processing ended: Sat Jul 22 15:15:14 2023
    Info: Elapsed time: 00:00:38
    Info: Total CPU time (on all processors): 00:01:09


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/leorb/UnB/5º_semestre/OAC/OAC-lab/Lab3/Uniciclo_RV32Red_restored/output_files/TopDE.map.smsg.


