$date
	Thu Jul 29 21:23:08 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module top $end
$var wire 1 ! out $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ c $end
$var reg 1 % d $end
$var reg 1 & s0 $end
$var reg 1 ' s1 $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0'
0&
0%
1$
0#
1"
1!
$end
#40
1&
0!
#60
1'
0&
1!
#80
1&
0!
#100
0'
0&
1!
