

================================================================
== Vitis HLS Report for 'mergeBuffer'
================================================================
* Date:           Sun Nov 13 20:46:01 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        serialization.prj
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.30 ns|  6.296 ns|        0 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |       12|        ?|  75.600 ns|         ?|   12|    ?|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 35
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 3 
2 --> 3 
3 --> 4 6 
4 --> 5 
5 --> 6 
6 --> 7 9 
7 --> 8 
8 --> 9 
9 --> 10 12 
10 --> 11 
11 --> 12 
12 --> 13 15 
13 --> 14 
14 --> 15 
15 --> 16 18 
16 --> 17 
17 --> 18 
18 --> 19 21 
19 --> 20 
20 --> 21 
21 --> 22 24 
22 --> 23 
23 --> 24 
24 --> 25 27 
25 --> 26 
26 --> 27 
27 --> 28 30 
28 --> 29 
29 --> 30 
30 --> 31 33 
31 --> 32 
32 --> 33 
33 --> 34 35 
34 --> 35 
35 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.42>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %dst, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%val_size5_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %val_size5" [top.cpp:95]   --->   Operation 37 'read' 'val_size5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%size5_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %size5" [top.cpp:95]   --->   Operation 38 'read' 'size5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%val_size4_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %val_size4" [top.cpp:95]   --->   Operation 39 'read' 'val_size4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%size4_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %size4" [top.cpp:95]   --->   Operation 40 'read' 'size4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%val_size3_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %val_size3" [top.cpp:95]   --->   Operation 41 'read' 'val_size3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%size3_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %size3" [top.cpp:95]   --->   Operation 42 'read' 'size3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%val_size2_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %val_size2" [top.cpp:95]   --->   Operation 43 'read' 'val_size2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%size2_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %size2" [top.cpp:95]   --->   Operation 44 'read' 'size2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%val_size1_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %val_size1" [top.cpp:95]   --->   Operation 45 'read' 'val_size1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%size1_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %size1" [top.cpp:95]   --->   Operation 46 'read' 'size1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%val_size0_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %val_size0" [top.cpp:95]   --->   Operation 47 'read' 'val_size0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%size0_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %size0" [top.cpp:95]   --->   Operation 48 'read' 'size0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (2.42ns)   --->   "%icmp_ln95 = icmp_eq  i16 %size0_read, i16 0" [top.cpp:95]   --->   Operation 49 'icmp' 'icmp_ln95' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln95 = br i1 %icmp_ln95, void %if.then, void %if.end" [top.cpp:95]   --->   Operation 50 'br' 'br_ln95' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 51 'wait' 'empty' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_1 : Operation 52 [2/2] (0.00ns)   --->   "%call_ln95 = call void @mergeBuffer_Pipeline_1, i8 %buf0_0, i8 %buf0_1, i8 %buf0_2, i8 %buf0_3, i8 %buf0_4, i8 %buf0_5, i8 %buf0_6, i8 %buf0_7, i8 %dst, i16 %size0_read" [top.cpp:95]   --->   Operation 52 'call' 'call_ln95' <Predicate = (!icmp_ln95)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 5.55>
ST_2 : Operation 53 [1/2] (5.55ns)   --->   "%call_ln95 = call void @mergeBuffer_Pipeline_1, i8 %buf0_0, i8 %buf0_1, i8 %buf0_2, i8 %buf0_3, i8 %buf0_4, i8 %buf0_5, i8 %buf0_6, i8 %buf0_7, i8 %dst, i16 %size0_read" [top.cpp:95]   --->   Operation 53 'call' 'call_ln95' <Predicate = true> <Delay = 5.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 2.42>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%empty_34 = wait i32 @_ssdm_op_Wait"   --->   Operation 54 'wait' 'empty_34' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end"   --->   Operation 55 'br' 'br_ln0' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (2.42ns)   --->   "%icmp_ln99 = icmp_eq  i16 %val_size0_read, i16 0" [top.cpp:99]   --->   Operation 56 'icmp' 'icmp_ln99' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln99 = br i1 %icmp_ln99, void %if.then5, void %if.end10" [top.cpp:99]   --->   Operation 57 'br' 'br_ln99' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%empty_35 = wait i32 @_ssdm_op_Wait"   --->   Operation 58 'wait' 'empty_35' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [2/2] (0.00ns)   --->   "%call_ln95 = call void @mergeBuffer_Pipeline_2, i8 %val_buf0_0, i8 %val_buf0_1, i8 %val_buf0_2, i8 %val_buf0_3, i8 %val_buf0_4, i8 %val_buf0_5, i8 %val_buf0_6, i8 %val_buf0_7, i8 %dst, i16 %val_size0_read" [top.cpp:95]   --->   Operation 59 'call' 'call_ln95' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 5.55>
ST_5 : Operation 60 [1/2] (5.55ns)   --->   "%call_ln95 = call void @mergeBuffer_Pipeline_2, i8 %val_buf0_0, i8 %val_buf0_1, i8 %val_buf0_2, i8 %val_buf0_3, i8 %val_buf0_4, i8 %val_buf0_5, i8 %val_buf0_6, i8 %val_buf0_7, i8 %dst, i16 %val_size0_read" [top.cpp:95]   --->   Operation 60 'call' 'call_ln95' <Predicate = true> <Delay = 5.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 2.42>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%empty_36 = wait i32 @_ssdm_op_Wait"   --->   Operation 61 'wait' 'empty_36' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end10"   --->   Operation 62 'br' 'br_ln0' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (2.42ns)   --->   "%icmp_ln103 = icmp_eq  i16 %size1_read, i16 0" [top.cpp:103]   --->   Operation 63 'icmp' 'icmp_ln103' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln103 = br i1 %icmp_ln103, void %if.then13, void %if.end18" [top.cpp:103]   --->   Operation 64 'br' 'br_ln103' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 65 [1/1] (0.00ns)   --->   "%empty_37 = wait i32 @_ssdm_op_Wait"   --->   Operation 65 'wait' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 66 [2/2] (0.00ns)   --->   "%call_ln95 = call void @mergeBuffer_Pipeline_3, i8 %buf1_0, i8 %buf1_1, i8 %buf1_2, i8 %buf1_3, i8 %buf1_4, i8 %buf1_5, i8 %buf1_6, i8 %buf1_7, i8 %dst, i16 %size1_read" [top.cpp:95]   --->   Operation 66 'call' 'call_ln95' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 5.55>
ST_8 : Operation 67 [1/2] (5.55ns)   --->   "%call_ln95 = call void @mergeBuffer_Pipeline_3, i8 %buf1_0, i8 %buf1_1, i8 %buf1_2, i8 %buf1_3, i8 %buf1_4, i8 %buf1_5, i8 %buf1_6, i8 %buf1_7, i8 %dst, i16 %size1_read" [top.cpp:95]   --->   Operation 67 'call' 'call_ln95' <Predicate = true> <Delay = 5.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 2.42>
ST_9 : Operation 68 [1/1] (0.00ns)   --->   "%empty_38 = wait i32 @_ssdm_op_Wait"   --->   Operation 68 'wait' 'empty_38' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_9 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end18"   --->   Operation 69 'br' 'br_ln0' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_9 : Operation 70 [1/1] (2.42ns)   --->   "%icmp_ln107 = icmp_eq  i16 %val_size1_read, i16 0" [top.cpp:107]   --->   Operation 70 'icmp' 'icmp_ln107' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln107 = br i1 %icmp_ln107, void %if.then21, void %if.end26" [top.cpp:107]   --->   Operation 71 'br' 'br_ln107' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 72 [1/1] (0.00ns)   --->   "%empty_39 = wait i32 @_ssdm_op_Wait"   --->   Operation 72 'wait' 'empty_39' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 73 [2/2] (0.00ns)   --->   "%call_ln95 = call void @mergeBuffer_Pipeline_4, i8 %val_buf1_0, i8 %val_buf1_1, i8 %val_buf1_2, i8 %val_buf1_3, i8 %val_buf1_4, i8 %val_buf1_5, i8 %val_buf1_6, i8 %val_buf1_7, i8 %dst, i16 %val_size1_read" [top.cpp:95]   --->   Operation 73 'call' 'call_ln95' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 5.55>
ST_11 : Operation 74 [1/2] (5.55ns)   --->   "%call_ln95 = call void @mergeBuffer_Pipeline_4, i8 %val_buf1_0, i8 %val_buf1_1, i8 %val_buf1_2, i8 %val_buf1_3, i8 %val_buf1_4, i8 %val_buf1_5, i8 %val_buf1_6, i8 %val_buf1_7, i8 %dst, i16 %val_size1_read" [top.cpp:95]   --->   Operation 74 'call' 'call_ln95' <Predicate = true> <Delay = 5.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 2.42>
ST_12 : Operation 75 [1/1] (0.00ns)   --->   "%empty_40 = wait i32 @_ssdm_op_Wait"   --->   Operation 75 'wait' 'empty_40' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_12 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end26"   --->   Operation 76 'br' 'br_ln0' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_12 : Operation 77 [1/1] (2.42ns)   --->   "%icmp_ln111 = icmp_eq  i16 %size2_read, i16 0" [top.cpp:111]   --->   Operation 77 'icmp' 'icmp_ln111' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln111 = br i1 %icmp_ln111, void %if.then29, void %if.end34" [top.cpp:111]   --->   Operation 78 'br' 'br_ln111' <Predicate = true> <Delay = 0.00>

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 79 [1/1] (0.00ns)   --->   "%empty_41 = wait i32 @_ssdm_op_Wait"   --->   Operation 79 'wait' 'empty_41' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 80 [2/2] (0.00ns)   --->   "%call_ln95 = call void @mergeBuffer_Pipeline_5, i8 %buf2_0, i8 %buf2_1, i8 %buf2_2, i8 %buf2_3, i8 %buf2_4, i8 %buf2_5, i8 %buf2_6, i8 %buf2_7, i8 %dst, i16 %size2_read" [top.cpp:95]   --->   Operation 80 'call' 'call_ln95' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 5.55>
ST_14 : Operation 81 [1/2] (5.55ns)   --->   "%call_ln95 = call void @mergeBuffer_Pipeline_5, i8 %buf2_0, i8 %buf2_1, i8 %buf2_2, i8 %buf2_3, i8 %buf2_4, i8 %buf2_5, i8 %buf2_6, i8 %buf2_7, i8 %dst, i16 %size2_read" [top.cpp:95]   --->   Operation 81 'call' 'call_ln95' <Predicate = true> <Delay = 5.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 2.42>
ST_15 : Operation 82 [1/1] (0.00ns)   --->   "%empty_42 = wait i32 @_ssdm_op_Wait"   --->   Operation 82 'wait' 'empty_42' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_15 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end34"   --->   Operation 83 'br' 'br_ln0' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_15 : Operation 84 [1/1] (2.42ns)   --->   "%icmp_ln115 = icmp_eq  i16 %val_size2_read, i16 0" [top.cpp:115]   --->   Operation 84 'icmp' 'icmp_ln115' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln115 = br i1 %icmp_ln115, void %if.then37, void %if.end42" [top.cpp:115]   --->   Operation 85 'br' 'br_ln115' <Predicate = true> <Delay = 0.00>

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 86 [1/1] (0.00ns)   --->   "%empty_43 = wait i32 @_ssdm_op_Wait"   --->   Operation 86 'wait' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 87 [2/2] (0.00ns)   --->   "%call_ln95 = call void @mergeBuffer_Pipeline_6, i8 %val_buf2_0, i8 %val_buf2_1, i8 %val_buf2_2, i8 %val_buf2_3, i8 %val_buf2_4, i8 %val_buf2_5, i8 %val_buf2_6, i8 %val_buf2_7, i8 %dst, i16 %val_size2_read" [top.cpp:95]   --->   Operation 87 'call' 'call_ln95' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 5.55>
ST_17 : Operation 88 [1/2] (5.55ns)   --->   "%call_ln95 = call void @mergeBuffer_Pipeline_6, i8 %val_buf2_0, i8 %val_buf2_1, i8 %val_buf2_2, i8 %val_buf2_3, i8 %val_buf2_4, i8 %val_buf2_5, i8 %val_buf2_6, i8 %val_buf2_7, i8 %dst, i16 %val_size2_read" [top.cpp:95]   --->   Operation 88 'call' 'call_ln95' <Predicate = true> <Delay = 5.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 2.42>
ST_18 : Operation 89 [1/1] (0.00ns)   --->   "%empty_44 = wait i32 @_ssdm_op_Wait"   --->   Operation 89 'wait' 'empty_44' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_18 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end42"   --->   Operation 90 'br' 'br_ln0' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_18 : Operation 91 [1/1] (2.42ns)   --->   "%icmp_ln119 = icmp_eq  i16 %size3_read, i16 0" [top.cpp:119]   --->   Operation 91 'icmp' 'icmp_ln119' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln119 = br i1 %icmp_ln119, void %if.then45, void %if.end50" [top.cpp:119]   --->   Operation 92 'br' 'br_ln119' <Predicate = true> <Delay = 0.00>

State 19 <SV = 18> <Delay = 0.00>
ST_19 : Operation 93 [1/1] (0.00ns)   --->   "%empty_45 = wait i32 @_ssdm_op_Wait"   --->   Operation 93 'wait' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 94 [2/2] (0.00ns)   --->   "%call_ln95 = call void @mergeBuffer_Pipeline_7, i8 %buf3_0, i8 %buf3_1, i8 %buf3_2, i8 %buf3_3, i8 %buf3_4, i8 %buf3_5, i8 %buf3_6, i8 %buf3_7, i8 %dst, i16 %size3_read" [top.cpp:95]   --->   Operation 94 'call' 'call_ln95' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 5.55>
ST_20 : Operation 95 [1/2] (5.55ns)   --->   "%call_ln95 = call void @mergeBuffer_Pipeline_7, i8 %buf3_0, i8 %buf3_1, i8 %buf3_2, i8 %buf3_3, i8 %buf3_4, i8 %buf3_5, i8 %buf3_6, i8 %buf3_7, i8 %dst, i16 %size3_read" [top.cpp:95]   --->   Operation 95 'call' 'call_ln95' <Predicate = true> <Delay = 5.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 2.42>
ST_21 : Operation 96 [1/1] (0.00ns)   --->   "%empty_46 = wait i32 @_ssdm_op_Wait"   --->   Operation 96 'wait' 'empty_46' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_21 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end50"   --->   Operation 97 'br' 'br_ln0' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_21 : Operation 98 [1/1] (2.42ns)   --->   "%icmp_ln123 = icmp_eq  i16 %val_size3_read, i16 0" [top.cpp:123]   --->   Operation 98 'icmp' 'icmp_ln123' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln123 = br i1 %icmp_ln123, void %if.then53, void %if.end58" [top.cpp:123]   --->   Operation 99 'br' 'br_ln123' <Predicate = true> <Delay = 0.00>

State 22 <SV = 21> <Delay = 0.00>
ST_22 : Operation 100 [1/1] (0.00ns)   --->   "%empty_47 = wait i32 @_ssdm_op_Wait"   --->   Operation 100 'wait' 'empty_47' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 101 [2/2] (0.00ns)   --->   "%call_ln95 = call void @mergeBuffer_Pipeline_8, i8 %val_buf3_0, i8 %val_buf3_1, i8 %val_buf3_2, i8 %val_buf3_3, i8 %val_buf3_4, i8 %val_buf3_5, i8 %val_buf3_6, i8 %val_buf3_7, i8 %dst, i16 %val_size3_read" [top.cpp:95]   --->   Operation 101 'call' 'call_ln95' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 5.55>
ST_23 : Operation 102 [1/2] (5.55ns)   --->   "%call_ln95 = call void @mergeBuffer_Pipeline_8, i8 %val_buf3_0, i8 %val_buf3_1, i8 %val_buf3_2, i8 %val_buf3_3, i8 %val_buf3_4, i8 %val_buf3_5, i8 %val_buf3_6, i8 %val_buf3_7, i8 %dst, i16 %val_size3_read" [top.cpp:95]   --->   Operation 102 'call' 'call_ln95' <Predicate = true> <Delay = 5.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 23> <Delay = 2.42>
ST_24 : Operation 103 [1/1] (0.00ns)   --->   "%empty_48 = wait i32 @_ssdm_op_Wait"   --->   Operation 103 'wait' 'empty_48' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_24 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end58"   --->   Operation 104 'br' 'br_ln0' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_24 : Operation 105 [1/1] (2.42ns)   --->   "%icmp_ln127 = icmp_eq  i16 %size4_read, i16 0" [top.cpp:127]   --->   Operation 105 'icmp' 'icmp_ln127' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln127 = br i1 %icmp_ln127, void %if.then61, void %if.end66" [top.cpp:127]   --->   Operation 106 'br' 'br_ln127' <Predicate = true> <Delay = 0.00>

State 25 <SV = 24> <Delay = 0.00>
ST_25 : Operation 107 [1/1] (0.00ns)   --->   "%empty_49 = wait i32 @_ssdm_op_Wait"   --->   Operation 107 'wait' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 108 [2/2] (0.00ns)   --->   "%call_ln95 = call void @mergeBuffer_Pipeline_9, i8 %buf4_0, i8 %buf4_1, i8 %buf4_2, i8 %buf4_3, i8 %buf4_4, i8 %buf4_5, i8 %buf4_6, i8 %buf4_7, i8 %dst, i16 %size4_read" [top.cpp:95]   --->   Operation 108 'call' 'call_ln95' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 25> <Delay = 5.55>
ST_26 : Operation 109 [1/2] (5.55ns)   --->   "%call_ln95 = call void @mergeBuffer_Pipeline_9, i8 %buf4_0, i8 %buf4_1, i8 %buf4_2, i8 %buf4_3, i8 %buf4_4, i8 %buf4_5, i8 %buf4_6, i8 %buf4_7, i8 %dst, i16 %size4_read" [top.cpp:95]   --->   Operation 109 'call' 'call_ln95' <Predicate = true> <Delay = 5.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 26> <Delay = 2.42>
ST_27 : Operation 110 [1/1] (0.00ns)   --->   "%empty_50 = wait i32 @_ssdm_op_Wait"   --->   Operation 110 'wait' 'empty_50' <Predicate = (!icmp_ln127)> <Delay = 0.00>
ST_27 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end66"   --->   Operation 111 'br' 'br_ln0' <Predicate = (!icmp_ln127)> <Delay = 0.00>
ST_27 : Operation 112 [1/1] (2.42ns)   --->   "%icmp_ln131 = icmp_eq  i16 %val_size4_read, i16 0" [top.cpp:131]   --->   Operation 112 'icmp' 'icmp_ln131' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln131 = br i1 %icmp_ln131, void %if.then69, void %if.end74" [top.cpp:131]   --->   Operation 113 'br' 'br_ln131' <Predicate = true> <Delay = 0.00>

State 28 <SV = 27> <Delay = 0.00>
ST_28 : Operation 114 [1/1] (0.00ns)   --->   "%empty_51 = wait i32 @_ssdm_op_Wait"   --->   Operation 114 'wait' 'empty_51' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 115 [2/2] (0.00ns)   --->   "%call_ln95 = call void @mergeBuffer_Pipeline_10, i8 %val_buf4_0, i8 %val_buf4_1, i8 %val_buf4_2, i8 %val_buf4_3, i8 %val_buf4_4, i8 %val_buf4_5, i8 %val_buf4_6, i8 %val_buf4_7, i8 %dst, i16 %val_size4_read" [top.cpp:95]   --->   Operation 115 'call' 'call_ln95' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 28> <Delay = 5.55>
ST_29 : Operation 116 [1/2] (5.55ns)   --->   "%call_ln95 = call void @mergeBuffer_Pipeline_10, i8 %val_buf4_0, i8 %val_buf4_1, i8 %val_buf4_2, i8 %val_buf4_3, i8 %val_buf4_4, i8 %val_buf4_5, i8 %val_buf4_6, i8 %val_buf4_7, i8 %dst, i16 %val_size4_read" [top.cpp:95]   --->   Operation 116 'call' 'call_ln95' <Predicate = true> <Delay = 5.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 29> <Delay = 2.42>
ST_30 : Operation 117 [1/1] (0.00ns)   --->   "%empty_52 = wait i32 @_ssdm_op_Wait"   --->   Operation 117 'wait' 'empty_52' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_30 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end74"   --->   Operation 118 'br' 'br_ln0' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_30 : Operation 119 [1/1] (2.42ns)   --->   "%icmp_ln135 = icmp_eq  i16 %size5_read, i16 0" [top.cpp:135]   --->   Operation 119 'icmp' 'icmp_ln135' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln135 = br i1 %icmp_ln135, void %if.then77, void %if.end82" [top.cpp:135]   --->   Operation 120 'br' 'br_ln135' <Predicate = true> <Delay = 0.00>

State 31 <SV = 30> <Delay = 0.00>
ST_31 : Operation 121 [1/1] (0.00ns)   --->   "%empty_53 = wait i32 @_ssdm_op_Wait"   --->   Operation 121 'wait' 'empty_53' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 122 [2/2] (0.00ns)   --->   "%call_ln95 = call void @mergeBuffer_Pipeline_11, i8 %buf5_0, i8 %buf5_1, i8 %buf5_2, i8 %buf5_3, i8 %buf5_4, i8 %buf5_5, i8 %buf5_6, i8 %buf5_7, i8 %dst, i16 %size5_read" [top.cpp:95]   --->   Operation 122 'call' 'call_ln95' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 31> <Delay = 5.55>
ST_32 : Operation 123 [1/2] (5.55ns)   --->   "%call_ln95 = call void @mergeBuffer_Pipeline_11, i8 %buf5_0, i8 %buf5_1, i8 %buf5_2, i8 %buf5_3, i8 %buf5_4, i8 %buf5_5, i8 %buf5_6, i8 %buf5_7, i8 %dst, i16 %size5_read" [top.cpp:95]   --->   Operation 123 'call' 'call_ln95' <Predicate = true> <Delay = 5.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 32> <Delay = 2.42>
ST_33 : Operation 124 [1/1] (0.00ns)   --->   "%empty_54 = wait i32 @_ssdm_op_Wait"   --->   Operation 124 'wait' 'empty_54' <Predicate = (!icmp_ln135)> <Delay = 0.00>
ST_33 : Operation 125 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end82"   --->   Operation 125 'br' 'br_ln0' <Predicate = (!icmp_ln135)> <Delay = 0.00>
ST_33 : Operation 126 [1/1] (2.42ns)   --->   "%icmp_ln139 = icmp_eq  i16 %val_size5_read, i16 0" [top.cpp:139]   --->   Operation 126 'icmp' 'icmp_ln139' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 127 [1/1] (0.00ns)   --->   "%br_ln139 = br i1 %icmp_ln139, void %if.then85, void %if.end90" [top.cpp:139]   --->   Operation 127 'br' 'br_ln139' <Predicate = true> <Delay = 0.00>

State 34 <SV = 33> <Delay = 0.00>
ST_34 : Operation 128 [1/1] (0.00ns)   --->   "%empty_55 = wait i32 @_ssdm_op_Wait"   --->   Operation 128 'wait' 'empty_55' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 129 [2/2] (0.00ns)   --->   "%call_ln95 = call void @mergeBuffer_Pipeline_12, i8 %val_buf5_0, i8 %val_buf5_1, i8 %val_buf5_2, i8 %val_buf5_3, i8 %val_buf5_4, i8 %val_buf5_5, i8 %val_buf5_6, i8 %val_buf5_7, i8 %dst, i16 %val_size5_read" [top.cpp:95]   --->   Operation 129 'call' 'call_ln95' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 34> <Delay = 5.55>
ST_35 : Operation 130 [1/2] (5.55ns)   --->   "%call_ln95 = call void @mergeBuffer_Pipeline_12, i8 %val_buf5_0, i8 %val_buf5_1, i8 %val_buf5_2, i8 %val_buf5_3, i8 %val_buf5_4, i8 %val_buf5_5, i8 %val_buf5_6, i8 %val_buf5_7, i8 %dst, i16 %val_size5_read" [top.cpp:95]   --->   Operation 130 'call' 'call_ln95' <Predicate = (!icmp_ln139)> <Delay = 5.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_35 : Operation 131 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end90"   --->   Operation 131 'br' 'br_ln0' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_35 : Operation 132 [1/1] (0.00ns)   --->   "%ret_ln143 = ret" [top.cpp:143]   --->   Operation 132 'ret' 'ret_ln143' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 6.3ns, clock uncertainty: 0ns.

 <State 1>: 2.43ns
The critical path consists of the following:
	wire read operation ('size0_read', top.cpp:95) on port 'size0' (top.cpp:95) [122]  (0 ns)
	'icmp' operation ('icmp_ln95', top.cpp:95) [123]  (2.43 ns)

 <State 2>: 5.56ns
The critical path consists of the following:
	'call' operation ('call_ln95', top.cpp:95) to 'mergeBuffer_Pipeline_1' [127]  (5.56 ns)

 <State 3>: 2.43ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln99', top.cpp:99) [131]  (2.43 ns)

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 5.56ns
The critical path consists of the following:
	'call' operation ('call_ln95', top.cpp:95) to 'mergeBuffer_Pipeline_2' [135]  (5.56 ns)

 <State 6>: 2.43ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln103', top.cpp:103) [139]  (2.43 ns)

 <State 7>: 0ns
The critical path consists of the following:

 <State 8>: 5.56ns
The critical path consists of the following:
	'call' operation ('call_ln95', top.cpp:95) to 'mergeBuffer_Pipeline_3' [143]  (5.56 ns)

 <State 9>: 2.43ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln107', top.cpp:107) [147]  (2.43 ns)

 <State 10>: 0ns
The critical path consists of the following:

 <State 11>: 5.56ns
The critical path consists of the following:
	'call' operation ('call_ln95', top.cpp:95) to 'mergeBuffer_Pipeline_4' [151]  (5.56 ns)

 <State 12>: 2.43ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln111', top.cpp:111) [155]  (2.43 ns)

 <State 13>: 0ns
The critical path consists of the following:

 <State 14>: 5.56ns
The critical path consists of the following:
	'call' operation ('call_ln95', top.cpp:95) to 'mergeBuffer_Pipeline_5' [159]  (5.56 ns)

 <State 15>: 2.43ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln115', top.cpp:115) [163]  (2.43 ns)

 <State 16>: 0ns
The critical path consists of the following:

 <State 17>: 5.56ns
The critical path consists of the following:
	'call' operation ('call_ln95', top.cpp:95) to 'mergeBuffer_Pipeline_6' [167]  (5.56 ns)

 <State 18>: 2.43ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln119', top.cpp:119) [171]  (2.43 ns)

 <State 19>: 0ns
The critical path consists of the following:

 <State 20>: 5.56ns
The critical path consists of the following:
	'call' operation ('call_ln95', top.cpp:95) to 'mergeBuffer_Pipeline_7' [175]  (5.56 ns)

 <State 21>: 2.43ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln123', top.cpp:123) [179]  (2.43 ns)

 <State 22>: 0ns
The critical path consists of the following:

 <State 23>: 5.56ns
The critical path consists of the following:
	'call' operation ('call_ln95', top.cpp:95) to 'mergeBuffer_Pipeline_8' [183]  (5.56 ns)

 <State 24>: 2.43ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln127', top.cpp:127) [187]  (2.43 ns)

 <State 25>: 0ns
The critical path consists of the following:

 <State 26>: 5.56ns
The critical path consists of the following:
	'call' operation ('call_ln95', top.cpp:95) to 'mergeBuffer_Pipeline_9' [191]  (5.56 ns)

 <State 27>: 2.43ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln131', top.cpp:131) [195]  (2.43 ns)

 <State 28>: 0ns
The critical path consists of the following:

 <State 29>: 5.56ns
The critical path consists of the following:
	'call' operation ('call_ln95', top.cpp:95) to 'mergeBuffer_Pipeline_10' [199]  (5.56 ns)

 <State 30>: 2.43ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln135', top.cpp:135) [203]  (2.43 ns)

 <State 31>: 0ns
The critical path consists of the following:

 <State 32>: 5.56ns
The critical path consists of the following:
	'call' operation ('call_ln95', top.cpp:95) to 'mergeBuffer_Pipeline_11' [207]  (5.56 ns)

 <State 33>: 2.43ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln139', top.cpp:139) [211]  (2.43 ns)

 <State 34>: 0ns
The critical path consists of the following:

 <State 35>: 5.56ns
The critical path consists of the following:
	'call' operation ('call_ln95', top.cpp:95) to 'mergeBuffer_Pipeline_12' [215]  (5.56 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
