/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.01
Build    : 0.9.28
Hash     : 0207cc3
Date     : Jan 25 2024
Type     : Engineering
Log Time   : Wed Feb  7 14:23:47 2024 GMT
VPR FPGA Placement and Routing.
Version: 
Revision: 
Compiled: 
Compiler: GNU 11.2.1 on Linux-3.10.0-1160.90.1.el7.x86_64 x86_64
Build Info: Release VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/share/raptor/etc/devices/gemini_compact_10x8/gemini_vpr.xml /nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_16x2048/dpram_16x2048/run_1/synth_1_1/synthesis/dpram_16x2048_post_synth.eblif --sdc_file /nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_16x2048/dpram_16x2048/run_1/synth_1_1/impl_1_1_1/packing/dpram_16x2048_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report dpram_16x2048_post_place_timing.rpt --device castor10x8_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top dpram_16x2048 --net_file /nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_16x2048/dpram_16x2048/run_1/synth_1_1/impl_1_1_1/packing/dpram_16x2048_post_synth.net --place_file /nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_16x2048/dpram_16x2048/run_1/synth_1_1/impl_1_1_1/placement/dpram_16x2048_post_synth.place --route_file /nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_16x2048/dpram_16x2048/run_1/synth_1_1/impl_1_1_1/routing/dpram_16x2048_post_synth.route --place --fix_clusters dpram_16x2048_pin_loc.place

Using up to 1 parallel worker(s)

Architecture file: /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/share/raptor/etc/devices/gemini_compact_10x8/gemini_vpr.xml
Circuit name: dpram_16x2048_post_synth

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'dsp_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'dsp_phy' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 5: Model 'dsp_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 6: Model 'RS_DSP_MULT' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 7: Model 'RS_DSP_MULT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 8: Model 'RS_DSP_MULT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 9: Model 'RS_DSP_MULT_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 10: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 11: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 12: Model 'RS_DSP_MULT_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 13: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 14: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 15: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 16: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 17: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 18: Model 'RS_DSP_MULTADD' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 19: Model 'RS_DSP_MULTADD' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 20: Model 'RS_DSP_MULTADD' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 21: Model 'RS_DSP_MULTADD' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 22: Model 'RS_DSP_MULTADD' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 23: Model 'RS_DSP_MULTADD' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 24: Model 'RS_DSP_MULTADD_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 25: Model 'RS_DSP_MULTADD_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 26: Model 'RS_DSP_MULTADD_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 27: Model 'RS_DSP_MULTADD_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 28: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 29: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 30: Model 'RS_DSP_MULTADD_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 31: Model 'RS_DSP_MULTADD_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 32: Model 'RS_DSP_MULTADD_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 33: Model 'RS_DSP_MULTADD_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 34: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 35: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 36: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 37: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 38: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 39: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 40: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 41: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 42: Model 'RS_DSP_MULTACC' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 43: Model 'RS_DSP_MULTACC' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 44: Model 'RS_DSP_MULTACC' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 45: Model 'RS_DSP_MULTACC' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 46: Model 'RS_DSP_MULTACC' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 47: Model 'RS_DSP_MULTACC' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 48: Model 'RS_DSP_MULTACC_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 49: Model 'RS_DSP_MULTACC_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 50: Model 'RS_DSP_MULTACC_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 51: Model 'RS_DSP_MULTACC_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 52: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 53: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 54: Model 'RS_DSP_MULTACC_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 55: Model 'RS_DSP_MULTACC_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 56: Model 'RS_DSP_MULTACC_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 57: Model 'RS_DSP_MULTACC_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 58: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 59: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 60: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 61: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 62: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 63: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 64: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 65: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 66: Model 'bram_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 67: Model 'bram_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 68: Model 'bram_phy' output port 'PL_DATA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 69: Model 'bram_phy' output port 'PL_ADDR_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 70: Model 'bram_phy' output port 'PL_WEN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 71: Model 'bram_phy' output port 'PL_CLK_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 72: Model 'bram_phy' output port 'PL_REN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 73: Model 'bram_phy' output port 'PL_ENA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 74: Model 'bram_phy' output port 'PL_INIT_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is defined by user to be disabled in packing
mode 'iopad[default]' is defined by user to be disabled in packing
mode 'fle[physical]' is defined by user to be disabled in packing
mode 'fabric[default]' is defined by user to be disabled in packing
mode 'ff_bypass[default]' is defined by user to be disabled in packing
mode 'dsp_lr[physical]' is defined by user to be disabled in packing
mode 'bram_lr[physical]' is defined by user to be disabled in packing
# Loading Architecture Description took 0.06 seconds (max_rss 18.1 MiB, delta_rss +0.0 MiB)

Timing analysis: ON
Circuit netlist file: /nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_16x2048/dpram_16x2048/run_1/synth_1_1/impl_1_1_1/packing/dpram_16x2048_post_synth.net
Circuit placement file: /nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_16x2048/dpram_16x2048/run_1/synth_1_1/impl_1_1_1/placement/dpram_16x2048_post_synth.place
Circuit routing file: /nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_16x2048/dpram_16x2048/run_1/synth_1_1/impl_1_1_1/routing/dpram_16x2048_post_synth.route
Circuit SDC file: /nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_16x2048/dpram_16x2048/run_1/synth_1_1/impl_1_1_1/packing/dpram_16x2048_openfpga.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: DISABLED
Analysis: DISABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : false
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: true
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: Using constraints file 'dpram_16x2048_pin_loc.place'
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 160
PlacerOpts.inner_loop_recompute_divider: 1
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: dpram_16x2048_post_place_timing.rpt
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: DIJKSTRA_EXPANSION
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

# Building complex block graph
Warning 75: clb[0].sr_in[0] unconnected pin in architecture.
Warning 76: clb[0].sr_out[0] unconnected pin in architecture.
Warning 77: dsp[0].sr_in[0] unconnected pin in architecture.
Warning 78: dsp[0].sr_in[1] unconnected pin in architecture.
Warning 79: dsp[0].sr_in[2] unconnected pin in architecture.
Warning 80: dsp[0].sr_out[0] unconnected pin in architecture.
Warning 81: dsp[0].sr_out[1] unconnected pin in architecture.
Warning 82: dsp[0].sr_out[2] unconnected pin in architecture.
Warning 83: bram[0].sr_in[0] unconnected pin in architecture.
Warning 84: bram[0].sr_in[1] unconnected pin in architecture.
Warning 85: bram[0].sr_in[2] unconnected pin in architecture.
Warning 86: bram[0].sr_in[3] unconnected pin in architecture.
Warning 87: bram[0].sr_in[4] unconnected pin in architecture.
Warning 88: bram[0].sr_in[5] unconnected pin in architecture.
Warning 89: bram[0].plr_i[0] unconnected pin in architecture.
Warning 90: bram[0].plr_i[1] unconnected pin in architecture.
Warning 91: bram[0].plr_i[2] unconnected pin in architecture.
Warning 92: bram[0].plr_i[3] unconnected pin in architecture.
Warning 93: bram[0].plr_i[4] unconnected pin in architecture.
Warning 94: bram[0].plr_i[5] unconnected pin in architecture.
Warning 95: bram[0].plr_i[6] unconnected pin in architecture.
Warning 96: bram[0].plr_i[7] unconnected pin in architecture.
Warning 97: bram[0].plr_i[8] unconnected pin in architecture.
Warning 98: bram[0].plr_i[9] unconnected pin in architecture.
Warning 99: bram[0].plr_i[10] unconnected pin in architecture.
Warning 100: bram[0].plr_i[11] unconnected pin in architecture.
Warning 101: bram[0].plr_i[12] unconnected pin in architecture.
Warning 102: bram[0].plr_i[13] unconnected pin in architecture.
Warning 103: bram[0].plr_i[14] unconnected pin in architecture.
Warning 104: bram[0].plr_i[15] unconnected pin in architecture.
Warning 105: bram[0].plr_i[16] unconnected pin in architecture.
Warning 106: bram[0].plr_i[17] unconnected pin in architecture.
Warning 107: bram[0].plr_i[18] unconnected pin in architecture.
Warning 108: bram[0].plr_i[19] unconnected pin in architecture.
Warning 109: bram[0].plr_i[20] unconnected pin in architecture.
Warning 110: bram[0].plr_i[21] unconnected pin in architecture.
Warning 111: bram[0].plr_i[22] unconnected pin in architecture.
Warning 112: bram[0].plr_i[23] unconnected pin in architecture.
Warning 113: bram[0].plr_i[24] unconnected pin in architecture.
Warning 114: bram[0].plr_i[25] unconnected pin in architecture.
Warning 115: bram[0].plr_i[26] unconnected pin in architecture.
Warning 116: bram[0].plr_i[27] unconnected pin in architecture.
Warning 117: bram[0].plr_i[28] unconnected pin in architecture.
Warning 118: bram[0].plr_i[29] unconnected pin in architecture.
Warning 119: bram[0].plr_i[30] unconnected pin in architecture.
Warning 120: bram[0].plr_i[31] unconnected pin in architecture.
Warning 121: bram[0].plr_i[32] unconnected pin in architecture.
Warning 122: bram[0].plr_i[33] unconnected pin in architecture.
Warning 123: bram[0].plr_i[34] unconnected pin in architecture.
Warning 124: bram[0].plr_i[35] unconnected pin in architecture.
Warning 125: bram[0].sr_out[0] unconnected pin in architecture.
Warning 126: bram[0].sr_out[1] unconnected pin in architecture.
Warning 127: bram[0].sr_out[2] unconnected pin in architecture.
Warning 128: bram[0].sr_out[3] unconnected pin in architecture.
Warning 129: bram[0].sr_out[4] unconnected pin in architecture.
Warning 130: bram[0].sr_out[5] unconnected pin in architecture.
Warning 131: bram[0].plr_o[0] unconnected pin in architecture.
Warning 132: bram[0].plr_o[1] unconnected pin in architecture.
Warning 133: bram[0].plr_o[2] unconnected pin in architecture.
Warning 134: bram[0].plr_o[3] unconnected pin in architecture.
Warning 135: bram[0].plr_o[4] unconnected pin in architecture.
Warning 136: bram[0].plr_o[5] unconnected pin in architecture.
Warning 137: bram[0].plr_o[6] unconnected pin in architecture.
Warning 138: bram[0].plr_o[7] unconnected pin in architecture.
Warning 139: bram[0].plr_o[8] unconnected pin in architecture.
Warning 140: bram[0].plr_o[9] unconnected pin in architecture.
Warning 141: bram[0].plr_o[10] unconnected pin in architecture.
Warning 142: bram[0].plr_o[11] unconnected pin in architecture.
Warning 143: bram[0].plr_o[12] unconnected pin in architecture.
Warning 144: bram[0].plr_o[13] unconnected pin in architecture.
Warning 145: bram[0].plr_o[14] unconnected pin in architecture.
Warning 146: bram[0].plr_o[15] unconnected pin in architecture.
Warning 147: bram[0].plr_o[16] unconnected pin in architecture.
Warning 148: bram[0].plr_o[17] unconnected pin in architecture.
Warning 149: bram[0].plr_o[18] unconnected pin in architecture.
Warning 150: bram[0].plr_o[19] unconnected pin in architecture.
Warning 151: bram[0].plr_o[20] unconnected pin in architecture.
Warning 152: bram[0].plr_o[21] unconnected pin in architecture.
Warning 153: bram[0].plr_o[22] unconnected pin in architecture.
Warning 154: bram[0].plr_o[23] unconnected pin in architecture.
Warning 155: bram[0].plr_o[24] unconnected pin in architecture.
Warning 156: bram[0].plr_o[25] unconnected pin in architecture.
Warning 157: bram[0].plr_o[26] unconnected pin in architecture.
Warning 158: bram[0].plr_o[27] unconnected pin in architecture.
Warning 159: bram[0].plr_o[28] unconnected pin in architecture.
Warning 160: bram[0].plr_o[29] unconnected pin in architecture.
Warning 161: bram[0].plr_o[30] unconnected pin in architecture.
Warning 162: bram[0].plr_o[31] unconnected pin in architecture.
Warning 163: bram[0].plr_o[32] unconnected pin in architecture.
Warning 164: bram[0].plr_o[33] unconnected pin in architecture.
Warning 165: bram[0].plr_o[34] unconnected pin in architecture.
Warning 166: bram[0].plr_o[35] unconnected pin in architecture.
# Building complex block graph took 0.04 seconds (max_rss 18.1 MiB, delta_rss +0.0 MiB)
Circuit file: /nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_16x2048/dpram_16x2048/run_1/synth_1_1/synthesis/dpram_16x2048_post_synth.eblif
# Load circuit
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.01 seconds (max_rss 19.2 MiB, delta_rss +1.1 MiB)
# Clean circuit
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 1
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 111
Swept block(s)      : 70
Constant Pins Marked: 0
# Clean circuit took 0.00 seconds (max_rss 19.2 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 19.2 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 19.2 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 169
    .input   :      61
    .output  :      32
    0-LUT    :       3
    6-LUT    :      38
    RS_TDP36K:       1
    dffre    :      34
  Nets  : 168
    Avg Fanout:     2.6
    Max Fanout:    40.0
    Min Fanout:     1.0
  Netlist Clocks: 2
# Build Timing Graph
  Timing Graph Nodes: 598
  Timing Graph Edges: 856
  Timing Graph Levels: 6
# Build Timing Graph took 0.00 seconds (max_rss 19.2 MiB, delta_rss +0.0 MiB)
Netlist contains 2 clocks
  Netlist Clock 'clock1' Fanout: 19 pins (3.2%), 18 blocks (10.7%)
  Netlist Clock 'clock0' Fanout: 19 pins (3.2%), 18 blocks (10.7%)
# Load Timing Constraints
Warning 167: set_input_delay command matched but was not applied to primary output 'rq_a[0]'
Warning 168: set_input_delay command matched but was not applied to primary output 'rq_a[1]'
Warning 169: set_input_delay command matched but was not applied to primary output 'rq_a[2]'
Warning 170: set_input_delay command matched but was not applied to primary output 'rq_a[3]'
Warning 171: set_input_delay command matched but was not applied to primary output 'rq_a[4]'
Warning 172: set_input_delay command matched but was not applied to primary output 'rq_a[5]'
Warning 173: set_input_delay command matched but was not applied to primary output 'rq_a[6]'
Warning 174: set_input_delay command matched but was not applied to primary output 'rq_a[7]'
Warning 175: set_input_delay command matched but was not applied to primary output 'rq_a[8]'
Warning 176: set_input_delay command matched but was not applied to primary output 'rq_a[9]'
Warning 177: set_input_delay command matched but was not applied to primary output 'rq_a[10]'
Warning 178: set_input_delay command matched but was not applied to primary output 'rq_a[11]'
Warning 179: set_input_delay command matched but was not applied to primary output 'rq_a[12]'
Warning 180: set_input_delay command matched but was not applied to primary output 'rq_a[13]'
Warning 181: set_input_delay command matched but was not applied to primary output 'rq_a[14]'
Warning 182: set_input_delay command matched but was not applied to primary output 'rq_a[15]'
Warning 183: set_input_delay command matched but was not applied to primary output 'rq_b[0]'
Warning 184: set_input_delay command matched but was not applied to primary output 'rq_b[1]'
Warning 185: set_input_delay command matched but was not applied to primary output 'rq_b[2]'
Warning 186: set_input_delay command matched but was not applied to primary output 'rq_b[3]'
Warning 187: set_input_delay command matched but was not applied to primary output 'rq_b[4]'
Warning 188: set_input_delay command matched but was not applied to primary output 'rq_b[5]'
Warning 189: set_input_delay command matched but was not applied to primary output 'rq_b[6]'
Warning 190: set_input_delay command matched but was not applied to primary output 'rq_b[7]'
Warning 191: set_input_delay command matched but was not applied to primary output 'rq_b[8]'
Warning 192: set_input_delay command matched but was not applied to primary output 'rq_b[9]'
Warning 193: set_input_delay command matched but was not applied to primary output 'rq_b[10]'
Warning 194: set_input_delay command matched but was not applied to primary output 'rq_b[11]'
Warning 195: set_input_delay command matched but was not applied to primary output 'rq_b[12]'
Warning 196: set_input_delay command matched but was not applied to primary output 'rq_b[13]'
Warning 197: set_input_delay command matched but was not applied to primary output 'rq_b[14]'
Warning 198: set_input_delay command matched but was not applied to primary output 'rq_b[15]'
Warning 199: set_output_delay command matched but was not applied to primary input 'clock1'
Warning 200: set_output_delay command matched but was not applied to primary input 'rce_a'
Warning 201: set_output_delay command matched but was not applied to primary input 'addr_a[0]'
Warning 202: set_output_delay command matched but was not applied to primary input 'addr_a[1]'
Warning 203: set_output_delay command matched but was not applied to primary input 'addr_a[2]'
Warning 204: set_output_delay command matched but was not applied to primary input 'addr_a[3]'
Warning 205: set_output_delay command matched but was not applied to primary input 'addr_a[4]'
Warning 206: set_output_delay command matched but was not applied to primary input 'addr_a[5]'
Warning 207: set_output_delay command matched but was not applied to primary input 'addr_a[6]'
Warning 208: set_output_delay command matched but was not applied to primary input 'addr_a[7]'
Warning 209: set_output_delay command matched but was not applied to primary input 'addr_a[8]'
Warning 210: set_output_delay command matched but was not applied to primary input 'addr_a[9]'
Warning 211: set_output_delay command matched but was not applied to primary input 'addr_a[10]'
Warning 212: set_output_delay command matched but was not applied to primary input 'wce_a'
Warning 213: set_output_delay command matched but was not applied to primary input 'wd_a[0]'
Warning 214: set_output_delay command matched but was not applied to primary input 'wd_a[1]'
Warning 215: set_output_delay command matched but was not applied to primary input 'wd_a[2]'
Warning 216: set_output_delay command matched but was not applied to primary input 'wd_a[3]'
Warning 217: set_output_delay command matched but was not applied to primary input 'wd_a[4]'
Warning 218: set_output_delay command matched but was not applied to primary input 'wd_a[5]'
Warning 219: set_output_delay command matched but was not applied to primary input 'wd_a[6]'
Warning 220: set_output_delay command matched but was not applied to primary input 'wd_a[7]'
Warning 221: set_output_delay command matched but was not applied to primary input 'wd_a[8]'
Warning 222: set_output_delay command matched but was not applied to primary input 'wd_a[9]'
Warning 223: set_output_delay command matched but was not applied to primary input 'wd_a[10]'
Warning 224: set_output_delay command matched but was not applied to primary input 'wd_a[11]'
Warning 225: set_output_delay command matched but was not applied to primary input 'wd_a[12]'
Warning 226: set_output_delay command matched but was not applied to primary input 'wd_a[13]'
Warning 227: set_output_delay command matched but was not applied to primary input 'wd_a[14]'
Warning 228: set_output_delay command matched but was not applied to primary input 'wd_a[15]'
Warning 229: set_output_delay command matched but was not applied to primary input 'clock0'
Warning 230: set_output_delay command matched but was not applied to primary input 'rce_b'
Warning 231: set_output_delay command matched but was not applied to primary input 'addr_b[0]'
Warning 232: set_output_delay command matched but was not applied to primary input 'addr_b[1]'
Warning 233: set_output_delay command matched but was not applied to primary input 'addr_b[2]'
Warning 234: set_output_delay command matched but was not applied to primary input 'addr_b[3]'
Warning 235: set_output_delay command matched but was not applied to primary input 'addr_b[4]'
Warning 236: set_output_delay command matched but was not applied to primary input 'addr_b[5]'
Warning 237: set_output_delay command matched but was not applied to primary input 'addr_b[6]'
Warning 238: set_output_delay command matched but was not applied to primary input 'addr_b[7]'
Warning 239: set_output_delay command matched but was not applied to primary input 'addr_b[8]'
Warning 240: set_output_delay command matched but was not applied to primary input 'addr_b[9]'
Warning 241: set_output_delay command matched but was not applied to primary input 'addr_b[10]'
Warning 242: set_output_delay command matched but was not applied to primary input 'wce_b'
Warning 243: set_output_delay command matched but was not applied to primary input 'wd_b[0]'
Warning 244: set_output_delay command matched but was not applied to primary input 'wd_b[1]'
Warning 245: set_output_delay command matched but was not applied to primary input 'wd_b[2]'
Warning 246: set_output_delay command matched but was not applied to primary input 'wd_b[3]'
Warning 247: set_output_delay command matched but was not applied to primary input 'wd_b[4]'
Warning 248: set_output_delay command matched but was not applied to primary input 'wd_b[5]'
Warning 249: set_output_delay command matched but was not applied to primary input 'wd_b[6]'
Warning 250: set_output_delay command matched but was not applied to primary input 'wd_b[7]'
Warning 251: set_output_delay command matched but was not applied to primary input 'wd_b[8]'
Warning 252: set_output_delay command matched but was not applied to primary input 'wd_b[9]'
Warning 253: set_output_delay command matched but was not applied to primary input 'wd_b[10]'
Warning 254: set_output_delay command matched but was not applied to primary input 'wd_b[11]'
Warning 255: set_output_delay command matched but was not applied to primary input 'wd_b[12]'
Warning 256: set_output_delay command matched but was not applied to primary input 'wd_b[13]'
Warning 257: set_output_delay command matched but was not applied to primary input 'wd_b[14]'
Warning 258: set_output_delay command matched but was not applied to primary input 'wd_b[15]'
Warning 259: set_output_delay command matched but was not applied to primary input 'id[0]'
Warning 260: set_input_delay command matched but was not applied to primary output 'rq_a[0]'
Warning 261: set_input_delay command matched but was not applied to primary output 'rq_a[1]'
Warning 262: set_input_delay command matched but was not applied to primary output 'rq_a[2]'
Warning 263: set_input_delay command matched but was not applied to primary output 'rq_a[3]'
Warning 264: set_input_delay command matched but was not applied to primary output 'rq_a[4]'
Warning 265: set_input_delay command matched but was not applied to primary output 'rq_a[5]'
Warning 266: set_input_delay command matched but was not applied to primary output 'rq_a[6]'
Warning 267: set_input_delay command matched but was not applied to primary output 'rq_a[7]'
Warning 268: set_input_delay command matched but was not applied to primary output 'rq_a[8]'
Warning 269: set_input_delay command matched but was not applied to primary output 'rq_a[9]'
Warning 270: set_input_delay command matched but was not applied to primary output 'rq_a[10]'
Warning 271: set_input_delay command matched but was not applied to primary output 'rq_a[11]'
Warning 272: set_input_delay command matched but was not applied to primary output 'rq_a[12]'
Warning 273: set_input_delay command matched but was not applied to primary output 'rq_a[13]'
Warning 274: set_input_delay command matched but was not applied to primary output 'rq_a[14]'
Warning 275: set_input_delay command matched but was not applied to primary output 'rq_a[15]'
Warning 276: set_input_delay command matched but was not applied to primary output 'rq_b[0]'
Warning 277: set_input_delay command matched but was not applied to primary output 'rq_b[1]'
Warning 278: set_input_delay command matched but was not applied to primary output 'rq_b[2]'
Warning 279: set_input_delay command matched but was not applied to primary output 'rq_b[3]'
Warning 280: set_input_delay command matched but was not applied to primary output 'rq_b[4]'
Warning 281: set_input_delay command matched but was not applied to primary output 'rq_b[5]'
Warning 282: set_input_delay command matched but was not applied to primary output 'rq_b[6]'
Warning 283: set_input_delay command matched but was not applied to primary output 'rq_b[7]'
Warning 284: set_input_delay command matched but was not applied to primary output 'rq_b[8]'
Warning 285: set_input_delay command matched but was not applied to primary output 'rq_b[9]'
Warning 286: set_input_delay command matched but was not applied to primary output 'rq_b[10]'
Warning 287: set_input_delay command matched but was not applied to primary output 'rq_b[11]'
Warning 288: set_input_delay command matched but was not applied to primary output 'rq_b[12]'
Warning 289: set_input_delay command matched but was not applied to primary output 'rq_b[13]'
Warning 290: set_input_delay command matched but was not applied to primary output 'rq_b[14]'
Warning 291: set_input_delay command matched but was not applied to primary output 'rq_b[15]'
Warning 292: set_output_delay command matched but was not applied to primary input 'clock1'
Warning 293: set_output_delay command matched but was not applied to primary input 'rce_a'
Warning 294: set_output_delay command matched but was not applied to primary input 'addr_a[0]'
Warning 295: set_output_delay command matched but was not applied to primary input 'addr_a[1]'
Warning 296: set_output_delay command matched but was not applied to primary input 'addr_a[2]'
Warning 297: set_output_delay command matched but was not applied to primary input 'addr_a[3]'
Warning 298: set_output_delay command matched but was not applied to primary input 'addr_a[4]'
Warning 299: set_output_delay command matched but was not applied to primary input 'addr_a[5]'
Warning 300: set_output_delay command matched but was not applied to primary input 'addr_a[6]'
Warning 301: set_output_delay command matched but was not applied to primary input 'addr_a[7]'
Warning 302: set_output_delay command matched but was not applied to primary input 'addr_a[8]'
Warning 303: set_output_delay command matched but was not applied to primary input 'addr_a[9]'
Warning 304: set_output_delay command matched but was not applied to primary input 'addr_a[10]'
Warning 305: set_output_delay command matched but was not applied to primary input 'wce_a'
Warning 306: set_output_delay command matched but was not applied to primary input 'wd_a[0]'
Warning 307: set_output_delay command matched but was not applied to primary input 'wd_a[1]'
Warning 308: set_output_delay command matched but was not applied to primary input 'wd_a[2]'
Warning 309: set_output_delay command matched but was not applied to primary input 'wd_a[3]'
Warning 310: set_output_delay command matched but was not applied to primary input 'wd_a[4]'
Warning 311: set_output_delay command matched but was not applied to primary input 'wd_a[5]'
Warning 312: set_output_delay command matched but was not applied to primary input 'wd_a[6]'
Warning 313: set_output_delay command matched but was not applied to primary input 'wd_a[7]'
Warning 314: set_output_delay command matched but was not applied to primary input 'wd_a[8]'
Warning 315: set_output_delay command matched but was not applied to primary input 'wd_a[9]'
Warning 316: set_output_delay command matched but was not applied to primary input 'wd_a[10]'
Warning 317: set_output_delay command matched but was not applied to primary input 'wd_a[11]'
Warning 318: set_output_delay command matched but was not applied to primary input 'wd_a[12]'
Warning 319: set_output_delay command matched but was not applied to primary input 'wd_a[13]'
Warning 320: set_output_delay command matched but was not applied to primary input 'wd_a[14]'
Warning 321: set_output_delay command matched but was not applied to primary input 'wd_a[15]'
Warning 322: set_output_delay command matched but was not applied to primary input 'clock0'
Warning 323: set_output_delay command matched but was not applied to primary input 'rce_b'
Warning 324: set_output_delay command matched but was not applied to primary input 'addr_b[0]'
Warning 325: set_output_delay command matched but was not applied to primary input 'addr_b[1]'
Warning 326: set_output_delay command matched but was not applied to primary input 'addr_b[2]'
Warning 327: set_output_delay command matched but was not applied to primary input 'addr_b[3]'
Warning 328: set_output_delay command matched but was not applied to primary input 'addr_b[4]'
Warning 329: set_output_delay command matched but was not applied to primary input 'addr_b[5]'
Warning 330: set_output_delay command matched but was not applied to primary input 'addr_b[6]'
Warning 331: set_output_delay command matched but was not applied to primary input 'addr_b[7]'
Warning 332: set_output_delay command matched but was not applied to primary input 'addr_b[8]'
Warning 333: set_output_delay command matched but was not applied to primary input 'addr_b[9]'
Warning 334: set_output_delay command matched but was not applied to primary input 'addr_b[10]'
Warning 335: set_output_delay command matched but was not applied to primary input 'wce_b'
Warning 336: set_output_delay command matched but was not applied to primary input 'wd_b[0]'
Warning 337: set_output_delay command matched but was not applied to primary input 'wd_b[1]'
Warning 338: set_output_delay command matched but was not applied to primary input 'wd_b[2]'
Warning 339: set_output_delay command matched but was not applied to primary input 'wd_b[3]'
Warning 340: set_output_delay command matched but was not applied to primary input 'wd_b[4]'
Warning 341: set_output_delay command matched but was not applied to primary input 'wd_b[5]'
Warning 342: set_output_delay command matched but was not applied to primary input 'wd_b[6]'
Warning 343: set_output_delay command matched but was not applied to primary input 'wd_b[7]'
Warning 344: set_output_delay command matched but was not applied to primary input 'wd_b[8]'
Warning 345: set_output_delay command matched but was not applied to primary input 'wd_b[9]'
Warning 346: set_output_delay command matched but was not applied to primary input 'wd_b[10]'
Warning 347: set_output_delay command matched but was not applied to primary input 'wd_b[11]'
Warning 348: set_output_delay command matched but was not applied to primary input 'wd_b[12]'
Warning 349: set_output_delay command matched but was not applied to primary input 'wd_b[13]'
Warning 350: set_output_delay command matched but was not applied to primary input 'wd_b[14]'
Warning 351: set_output_delay command matched but was not applied to primary input 'wd_b[15]'
Warning 352: set_output_delay command matched but was not applied to primary input 'id[0]'

Applied 6 SDC commands from '/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_16x2048/dpram_16x2048/run_1/synth_1_1/impl_1_1_1/packing/dpram_16x2048_openfpga.sdc'
Timing constraints created 2 clocks
  Constrained Clock 'clock0' Source: 'clock0.inpad[0]'
  Constrained Clock 'clock1' Source: 'clock1.inpad[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 19.6 MiB, delta_rss +0.4 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file '/nfs_project/castor/DV/anas/rigel/new_clones/rigel_dec1/DV/subsystem_level/fabric_verif_env/src/fabric_designs/benchmarks/bram/dpram_16x2048/dpram_16x2048/run_1/synth_1_1/impl_1_1_1/packing/dpram_16x2048_post_synth.net'.
Detected 3 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.06 seconds).
# Load packing took 0.06 seconds (max_rss 59.1 MiB, delta_rss +39.4 MiB)
Warning 353: Netlist contains 0 global net to non-global architecture pin connections

Pb types usage...
  io             : 93
   io_output     : 32
    outpad       : 32
   io_input      : 61
    inpad        : 61
  clb            : 5
   clb_lr        : 5
    fle          : 38
     ble5        : 75
      lut5       : 41
       lut       : 41
      ff         : 34
       DFFRE     : 34
  bram           : 1
   bram_lr       : 1
    mem_36K      : 1

# Create Device
## Build Device Grid
FPGA sized to 12 x 10: 120 grid tiles (castor10x8_heterogeneous)

Resource usage...
	Netlist
		93	blocks of type: io
	Architecture
		576	blocks of type: io_top
		576	blocks of type: io_right
		576	blocks of type: io_bottom
		576	blocks of type: io_left
	Netlist
		5	blocks of type: clb
	Architecture
		36	blocks of type: clb
	Netlist
		0	blocks of type: dsp
	Architecture
		2	blocks of type: dsp
	Netlist
		1	blocks of type: bram
	Architecture
		2	blocks of type: bram

Device Utilization: 0.08 (target 1.00)
	Physical Tile io_top:
	Block Utilization: 0.16 Logical Block: io
	Physical Tile io_right:
	Block Utilization: 0.16 Logical Block: io
	Physical Tile io_bottom:
	Block Utilization: 0.16 Logical Block: io
	Physical Tile io_left:
	Block Utilization: 0.16 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.14 Logical Block: clb
	Physical Tile dsp:
	Block Utilization: 0.00 Logical Block: dsp
	Physical Tile bram:
	Block Utilization: 0.50 Logical Block: bram

## Build Device Grid took 0.00 seconds (max_rss 59.2 MiB, delta_rss +0.0 MiB)
Warning 354: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 160
Y-direction routing channel width is 160
Warning 355: Sized nonsensical R=0 transistor to minimum width
Warning 356: Sized nonsensical R=0 transistor to minimum width
Warning 357: Sized nonsensical R=0 transistor to minimum width
Warning 358: Sized nonsensical R=0 transistor to minimum width
## Build tileable routing resource graph took 0.49 seconds (max_rss 59.2 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 113424
  RR Graph Edges: 231966
# Create Device took 0.50 seconds (max_rss 59.2 MiB, delta_rss +0.0 MiB)

# Computing router lookahead map
## Computing wire lookahead
## Computing wire lookahead took 0.57 seconds (max_rss 59.2 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
Warning 359: Found no more sample locations for SOURCE in io_top
Warning 360: Found no more sample locations for OPIN in io_top
Warning 361: Found no more sample locations for SOURCE in io_right
Warning 362: Found no more sample locations for OPIN in io_right
Warning 363: Found no more sample locations for SOURCE in io_bottom
Warning 364: Found no more sample locations for OPIN in io_bottom
Warning 365: Found no more sample locations for SOURCE in io_left
Warning 366: Found no more sample locations for OPIN in io_left
Warning 367: Found no more sample locations for SOURCE in clb
Warning 368: Found no more sample locations for OPIN in clb
Warning 369: Found no more sample locations for SOURCE in dsp
Warning 370: Found no more sample locations for SOURCE in bram
## Computing src/opin lookahead took 0.00 seconds (max_rss 59.2 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 0.57 seconds (max_rss 59.2 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up
RR graph channel widths unchanged, skipping RR graph rebuild
## Computing delta delays
Warning 371: Unable to route between blocks at (1,1) and (1,9) to characterize delay (setting to inf)
Warning 372: Unable to route between blocks at (1,1) and (2,9) to characterize delay (setting to inf)
Warning 373: Unable to route between blocks at (1,1) and (3,9) to characterize delay (setting to inf)
Warning 374: Unable to route between blocks at (1,1) and (4,9) to characterize delay (setting to inf)
Warning 375: Unable to route between blocks at (1,1) and (5,9) to characterize delay (setting to inf)
Warning 376: Unable to route between blocks at (1,1) and (6,9) to characterize delay (setting to inf)
Warning 377: Unable to route between blocks at (1,1) and (7,9) to characterize delay (setting to inf)
Warning 378: Unable to route between blocks at (1,1) and (8,9) to characterize delay (setting to inf)
Warning 379: Unable to route between blocks at (1,1) and (9,9) to characterize delay (setting to inf)
Warning 380: Unable to route between blocks at (1,1) and (10,9) to characterize delay (setting to inf)
Warning 381: Unable to route between blocks at (1,1) and (11,1) to characterize delay (setting to inf)
Warning 382: Unable to route between blocks at (1,1) and (11,2) to characterize delay (setting to inf)
Warning 383: Unable to route between blocks at (1,1) and (11,3) to characterize delay (setting to inf)
Warning 384: Unable to route between blocks at (1,1) and (11,4) to characterize delay (setting to inf)
Warning 385: Unable to route between blocks at (1,1) and (11,5) to characterize delay (setting to inf)
Warning 386: Unable to route between blocks at (1,1) and (11,6) to characterize delay (setting to inf)
Warning 387: Unable to route between blocks at (1,1) and (11,7) to characterize delay (setting to inf)
Warning 388: Unable to route between blocks at (1,1) and (11,8) to characterize delay (setting to inf)
Warning 389: Unable to route between blocks at (1,1) and (11,9) to characterize delay (setting to inf)
Warning 390: Unable to route between blocks at (4,4) and (4,9) to characterize delay (setting to inf)
Warning 391: Unable to route between blocks at (4,4) and (5,9) to characterize delay (setting to inf)
Warning 392: Unable to route between blocks at (4,4) and (6,9) to characterize delay (setting to inf)
Warning 393: Unable to route between blocks at (4,4) and (7,9) to characterize delay (setting to inf)
Warning 394: Unable to route between blocks at (4,4) and (8,9) to characterize delay (setting to inf)
Warning 395: Unable to route between blocks at (4,4) and (9,9) to characterize delay (setting to inf)
Warning 396: Unable to route between blocks at (4,4) and (10,9) to characterize delay (setting to inf)
Warning 397: Unable to route between blocks at (4,4) and (11,4) to characterize delay (setting to inf)
Warning 398: Unable to route between blocks at (4,4) and (11,5) to characterize delay (setting to inf)
Warning 399: Unable to route between blocks at (4,4) and (11,6) to characterize delay (setting to inf)
Warning 400: Unable to route between blocks at (4,4) and (11,7) to characterize delay (setting to inf)
Warning 401: Unable to route between blocks at (4,4) and (11,8) to characterize delay (setting to inf)
Warning 402: Unable to route between blocks at (4,4) and (11,9) to characterize delay (setting to inf)
Warning 403: Unable to route between blocks at (8,6) and (0,0) to characterize delay (setting to inf)
Warning 404: Unable to route between blocks at (8,6) and (0,1) to characterize delay (setting to inf)
Warning 405: Unable to route between blocks at (8,6) and (0,2) to characterize delay (setting to inf)
Warning 406: Unable to route between blocks at (8,6) and (0,3) to characterize delay (setting to inf)
Warning 407: Unable to route between blocks at (8,6) and (0,4) to characterize delay (setting to inf)
Warning 408: Unable to route between blocks at (8,6) and (0,5) to characterize delay (setting to inf)
Warning 409: Unable to route between blocks at (8,6) and (0,6) to characterize delay (setting to inf)
Warning 410: Unable to route between blocks at (8,6) and (1,0) to characterize delay (setting to inf)
Warning 411: Unable to route between blocks at (8,6) and (2,0) to characterize delay (setting to inf)
Warning 412: Unable to route between blocks at (8,6) and (3,0) to characterize delay (setting to inf)
Warning 413: Unable to route between blocks at (8,6) and (4,0) to characterize delay (setting to inf)
Warning 414: Unable to route between blocks at (8,6) and (5,0) to characterize delay (setting to inf)
Warning 415: Unable to route between blocks at (8,6) and (6,0) to characterize delay (setting to inf)
Warning 416: Unable to route between blocks at (8,6) and (7,0) to characterize delay (setting to inf)
Warning 417: Unable to route between blocks at (8,6) and (8,0) to characterize delay (setting to inf)
Warning 418: Unable to route between blocks at (8,4) and (0,4) to characterize delay (setting to inf)
Warning 419: Unable to route between blocks at (8,4) and (0,5) to characterize delay (setting to inf)
Warning 420: Unable to route between blocks at (8,4) and (0,6) to characterize delay (setting to inf)
Warning 421: Unable to route between blocks at (8,4) and (0,7) to characterize delay (setting to inf)
Warning 422: Unable to route between blocks at (8,4) and (0,8) to characterize delay (setting to inf)
Warning 423: Unable to route between blocks at (8,4) and (0,9) to characterize delay (setting to inf)
Warning 424: Unable to route between blocks at (8,4) and (1,9) to characterize delay (setting to inf)
Warning 425: Unable to route between blocks at (8,4) and (2,9) to characterize delay (setting to inf)
Warning 426: Unable to route between blocks at (8,4) and (3,9) to characterize delay (setting to inf)
Warning 427: Unable to route between blocks at (8,4) and (4,9) to characterize delay (setting to inf)
Warning 428: Unable to route between blocks at (8,4) and (5,9) to characterize delay (setting to inf)
Warning 429: Unable to route between blocks at (8,4) and (6,9) to characterize delay (setting to inf)
Warning 430: Unable to route between blocks at (8,4) and (7,9) to characterize delay (setting to inf)
Warning 431: Unable to route between blocks at (8,4) and (8,9) to characterize delay (setting to inf)
Warning 432: Unable to route between blocks at (4,6) and (4,0) to characterize delay (setting to inf)
Warning 433: Unable to route between blocks at (4,6) and (5,0) to characterize delay (setting to inf)
Warning 434: Unable to route between blocks at (4,6) and (6,0) to characterize delay (setting to inf)
Warning 435: Unable to route between blocks at (4,6) and (7,0) to characterize delay (setting to inf)
Warning 436: Unable to route between blocks at (4,6) and (8,0) to characterize delay (setting to inf)
Warning 437: Unable to route between blocks at (4,6) and (9,0) to characterize delay (setting to inf)
Warning 438: Unable to route between blocks at (4,6) and (10,0) to characterize delay (setting to inf)
Warning 439: Unable to route between blocks at (4,6) and (11,0) to characterize delay (setting to inf)
Warning 440: Unable to route between blocks at (4,6) and (11,1) to characterize delay (setting to inf)
Warning 441: Unable to route between blocks at (4,6) and (11,2) to characterize delay (setting to inf)
Warning 442: Unable to route between blocks at (4,6) and (11,3) to characterize delay (setting to inf)
Warning 443: Unable to route between blocks at (4,6) and (11,4) to characterize delay (setting to inf)
Warning 444: Unable to route between blocks at (4,6) and (11,5) to characterize delay (setting to inf)
Warning 445: Unable to route between blocks at (4,6) and (11,6) to characterize delay (setting to inf)
## Computing delta delays took 0.49 seconds (max_rss 59.2 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up took 0.49 seconds (max_rss 59.2 MiB, delta_rss +0.0 MiB)

Bounding box mode is Cube

Using simple RL 'Softmax agent' for choosing move and block types
# Placement
## Initial Placement
Reading dpram_16x2048_pin_loc.place.

Warning 446: Block id[-1] has an invalid name and it is going to be skipped.
Successfully read constraints file dpram_16x2048_pin_loc.place.

Initial placement iteration 0 has finished successfully
## Initial Placement took 0.00 seconds (max_rss 59.2 MiB, delta_rss +0.0 MiB)

There are 198 point to point connections in this circuit.


BB estimate of min-dist (placement) wire length: 1083

Completed placement consistency check successfully.
Initial placement cost: 1 bb_cost: 6.76893 td_cost: 5.27232e-08
Initial placement estimated Critical Path Delay (CPD): 4.02196 ns
Initial placement estimated setup Total Negative Slack (sTNS): -45.7226 ns
Initial placement estimated setup Worst Negative Slack (sWNS): -1.52196 ns

Initial placement estimated setup slack histogram:
[ -1.5e-09: -1.2e-09) 32 ( 17.4%) |*************************
[ -1.2e-09: -9.1e-10)  0 (  0.0%) |
[ -9.1e-10:   -6e-10)  0 (  0.0%) |
[   -6e-10: -2.9e-10)  0 (  0.0%) |
[ -2.9e-10:  1.5e-11)  0 (  0.0%) |
[  1.5e-11:  3.2e-10) 19 ( 10.3%) |***************
[  3.2e-10:  6.3e-10) 27 ( 14.7%) |*********************
[  6.3e-10:  9.4e-10) 61 ( 33.2%) |************************************************
[  9.4e-10:  1.2e-09) 34 ( 18.5%) |***************************
[  1.2e-09:  1.6e-09) 11 (  6.0%) |*********
Placement contains 0 placement macros involving 0 blocks (average macro size -nan)

Moves per temperature: 228
Warning 447: Starting t: 2 of 99 configurations accepted.

---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
Tnum   Time       T Av Cost Av BB Cost Av TD Cost     CPD       sTNS     sWNS Ac Rate Std Dev  R lim Crit Exp Tot Moves  Alpha
      (sec)                                          (ns)       (ns)     (ns)                                                 
---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
   1    0.0 3.1e-05   0.961       6.54 4.9108e-08   3.964      -44.7   -1.464   0.013  0.0039   11.0     1.00       228  0.200
   2    0.0 0.0e+00   0.914       5.95 4.4424e-08   4.017      -45.8   -1.517   0.031  0.0768   11.0     1.00       456  0.950
## Placement Quench took 0.00 seconds (max_rss 59.2 MiB)
post-quench CPD = 3.8421 (ns) 

BB estimate of min-dist (placement) wire length: 889

Completed placement consistency check successfully.

Swaps called: 555

Aborted Move Reasons:
  No moves aborted

Placement estimated critical path delay (least slack): 3.8421 ns
Placement estimated setup Worst Negative Slack (sWNS): -1.3421 ns
Placement estimated setup Total Negative Slack (sTNS): -40.9467 ns

Placement estimated setup slack histogram:
[ -1.3e-09: -1.1e-09) 32 ( 17.4%) |******************************
[ -1.1e-09: -7.6e-10)  0 (  0.0%) |
[ -7.6e-10: -4.7e-10)  0 (  0.0%) |
[ -4.7e-10: -1.8e-10)  0 (  0.0%) |
[ -1.8e-10:    1e-10)  0 (  0.0%) |
[    1e-10:  3.9e-10)  2 (  1.1%) |**
[  3.9e-10:  6.8e-10) 44 ( 23.9%) |*****************************************
[  6.8e-10:  9.7e-10) 51 ( 27.7%) |************************************************
[  9.7e-10:  1.3e-09) 36 ( 19.6%) |**********************************
[  1.3e-09:  1.6e-09) 19 ( 10.3%) |******************

Placement estimated intra-domain critical path delays (CPDs):
  clock0 to clock0 CPD: 3.83692 ns (260.625 MHz)
  clock1 to clock1 CPD: 1.3487 ns (741.454 MHz)

Placement estimated inter-domain critical path delays (CPDs):
  clock0 to clock1 CPD: 2.06013 ns (485.406 MHz)
  clock1 to clock0 CPD: 3.8421 ns (260.274 MHz)

Placement estimated intra-domain worst setup slacks per constraint:
  clock0 to clock0 worst setup slack: -1.33692 ns
  clock1 to clock1 worst setup slack: 1.1513 ns

Placement estimated inter-domain worst setup slacks per constraint:
  clock0 to clock1 worst setup slack: 0.43987 ns
  clock1 to clock0 worst setup slack: -1.3421 ns

Placement estimated geomean non-virtual intra-domain period: 2.27483 ns (439.593 MHz)
Placement estimated fanout-weighted geomean non-virtual intra-domain period: 1.02581 ns (974.844 MHz)

Placement cost: 0.845326, bb_cost: 5.55718, td_cost: 4.0519e-08, 

Placement resource usage:
  io   implemented as io_top   : 72
  io   implemented as io_right : 6
  io   implemented as io_bottom: 6
  io   implemented as io_left  : 9
  clb  implemented as clb      : 5
  bram implemented as bram     : 1

Placement number of temperatures: 2
Placement total # of swap attempts: 555
	Swaps accepted:  12 ( 2.2 %)
	Swaps rejected: 161 (29.0 %)
	Swaps aborted: 382 (68.8 %)


Placement perturbation distribution by block and move type: 
------------------ ----------------- ---------------- ---------------- --------------- ------------ 
    Block Type         Move Type       (%) of Total      Accepted(%)     Rejected(%)    Aborted(%)
------------------ ----------------- ---------------- ---------------- --------------- ------------ 
io                 Uniform                14.47            0.00            0.00           100.00       
                   Median                 13.16            0.00            0.00           100.00       
                   Centroid               14.29            0.00            0.00           100.00       
                   W. Centroid            15.04            0.00            0.00           100.00       

clb                Uniform                4.14             0.00            100.00         0.00         
                   Median                 4.14             22.73           77.27          0.00         
                   Centroid               5.64             10.00           90.00          0.00         
                   W. Centroid            4.51             0.00            100.00         0.00         
                   W. Median              3.95             0.00            100.00         0.00         
                   Crit. Uniform          4.51             0.00            100.00         0.00         
                   Feasible Region        5.45             10.34           89.66          0.00         

bram               Uniform                1.32             0.00            0.00           100.00       
                   Median                 0.56             0.00            0.00           100.00       
                   Centroid               1.50             0.00            0.00           100.00       
                   W. Centroid            1.32             0.00            0.00           100.00       
                   W. Median              1.50             0.00            0.00           100.00       
                   Crit. Uniform          1.32             0.00            0.00           100.00       
                   Feasible Region        3.20             5.88            0.00           94.12        


Placement Quench timing analysis took 0.000468455 seconds (0.000412089 STA, 5.6366e-05 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
Placement Total  timing analysis took 0.0053028 seconds (0.0050379 STA, 0.000264899 slack) (4 full updates: 4 setup, 0 hold, 0 combined).
update_td_costs: connections 0 nets 0 sum_nets 0 total 0
# Placement took 0.03 seconds (max_rss 59.2 MiB, delta_rss +0.0 MiB)

Flow timing analysis took 0.0053028 seconds (0.0050379 STA, 0.000264899 slack) (4 full updates: 4 setup, 0 hold, 0 combined).
VPR succeeded
The entire flow of VPR took 1.88 seconds (max_rss 59.2 MiB)
Incr Slack updates 4 in 5.0439e-05 sec
Full Max Req/Worst Slack updates 4 in 5.4706e-05 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 4 in 9.5058e-05 sec
