Timing Analyzer report for ElevadorBetaV3
Tue May 23 23:43:00 2023
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'CLK'
 13. Slow 1200mV 85C Model Hold: 'CLK'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'CLK'
 22. Slow 1200mV 0C Model Hold: 'CLK'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'CLK'
 30. Fast 1200mV 0C Model Hold: 'CLK'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; ElevadorBetaV3                                      ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE6E22C6                                         ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.2%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                          ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; CLK        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+--------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary               ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 189.93 MHz ; 189.93 MHz      ; CLK        ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+--------+--------------------+
; Clock ; Slack  ; End Point TNS      ;
+-------+--------+--------------------+
; CLK   ; -4.265 ; -89.009            ;
+-------+--------+--------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; CLK   ; 0.341 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; CLK   ; -3.000 ; -51.696                          ;
+-------+--------+----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLK'                                                                                                                                                                                                                                                                                                                               ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                           ; To Node                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.265 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; CLK          ; CLK         ; 1.000        ; 0.024      ; 5.284      ;
; -4.265 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; CLK          ; CLK         ; 1.000        ; 0.024      ; 5.284      ;
; -4.265 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; 0.024      ; 5.284      ;
; -4.265 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; 0.024      ; 5.284      ;
; -4.091 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0         ; CLK          ; CLK         ; 1.000        ; -0.058     ; 5.061      ;
; -4.078 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A2                                                                                ; CLK          ; CLK         ; 1.000        ; 0.051      ; 5.124      ;
; -4.054 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A1                                                                                ; CLK          ; CLK         ; 1.000        ; 0.048      ; 5.097      ;
; -4.003 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.T                                                                                 ; CLK          ; CLK         ; 1.000        ; 0.051      ; 5.049      ;
; -4.001 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A3                                                                                ; CLK          ; CLK         ; 1.000        ; 0.051      ; 5.047      ;
; -3.812 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A4                                                                                ; CLK          ; CLK         ; 1.000        ; 0.051      ; 4.858      ;
; -3.797 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[3]                        ; CLK          ; CLK         ; 1.000        ; 0.021      ; 4.813      ;
; -3.797 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[0]                        ; CLK          ; CLK         ; 1.000        ; 0.021      ; 4.813      ;
; -3.797 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[1]                        ; CLK          ; CLK         ; 1.000        ; 0.021      ; 4.813      ;
; -3.797 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[2]                        ; CLK          ; CLK         ; 1.000        ; 0.021      ; 4.813      ;
; -3.758 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_non_empty                             ; CLK          ; CLK         ; 1.000        ; 0.048      ; 4.801      ;
; -3.490 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_full                                  ; CLK          ; CLK         ; 1.000        ; 0.051      ; 4.536      ;
; -3.410 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.B                                                                                 ; CLK          ; CLK         ; 1.000        ; 0.032      ; 4.437      ;
; -3.171 ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst1                                                                                          ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                              ; CLK          ; CLK         ; 1.000        ; -0.072     ; 4.094      ;
; -3.171 ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst1                                                                                          ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                              ; CLK          ; CLK         ; 1.000        ; -0.072     ; 4.094      ;
; -3.171 ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst1                                                                                          ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                              ; CLK          ; CLK         ; 1.000        ; -0.072     ; 4.094      ;
; -3.171 ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst1                                                                                          ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                              ; CLK          ; CLK         ; 1.000        ; -0.072     ; 4.094      ;
; -3.160 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                              ; CLK          ; CLK         ; 1.000        ; -0.072     ; 4.083      ;
; -3.160 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                              ; CLK          ; CLK         ; 1.000        ; -0.072     ; 4.083      ;
; -3.160 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                              ; CLK          ; CLK         ; 1.000        ; -0.072     ; 4.083      ;
; -3.160 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                              ; CLK          ; CLK         ; 1.000        ; -0.072     ; 4.083      ;
; -3.138 ; Entrada_PulsoUnico:inst1|mod_PU:inst7|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                              ; CLK          ; CLK         ; 1.000        ; -0.071     ; 4.062      ;
; -3.138 ; Entrada_PulsoUnico:inst1|mod_PU:inst7|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                              ; CLK          ; CLK         ; 1.000        ; -0.071     ; 4.062      ;
; -3.138 ; Entrada_PulsoUnico:inst1|mod_PU:inst7|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                              ; CLK          ; CLK         ; 1.000        ; -0.071     ; 4.062      ;
; -3.138 ; Entrada_PulsoUnico:inst1|mod_PU:inst7|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                              ; CLK          ; CLK         ; 1.000        ; -0.071     ; 4.062      ;
; -3.127 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                              ; CLK          ; CLK         ; 1.000        ; -0.072     ; 4.050      ;
; -3.127 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                              ; CLK          ; CLK         ; 1.000        ; -0.072     ; 4.050      ;
; -3.127 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                              ; CLK          ; CLK         ; 1.000        ; -0.072     ; 4.050      ;
; -3.127 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                              ; CLK          ; CLK         ; 1.000        ; -0.072     ; 4.050      ;
; -3.126 ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                              ; CLK          ; CLK         ; 1.000        ; -0.071     ; 4.050      ;
; -3.126 ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                              ; CLK          ; CLK         ; 1.000        ; -0.071     ; 4.050      ;
; -3.126 ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                              ; CLK          ; CLK         ; 1.000        ; -0.071     ; 4.050      ;
; -3.126 ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                              ; CLK          ; CLK         ; 1.000        ; -0.071     ; 4.050      ;
; -3.121 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; CLK          ; CLK         ; 1.000        ; 0.270      ; 4.386      ;
; -3.121 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; CLK          ; CLK         ; 1.000        ; 0.270      ; 4.386      ;
; -3.121 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; 0.270      ; 4.386      ;
; -3.121 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; 0.270      ; 4.386      ;
; -3.115 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; CLK          ; CLK         ; 1.000        ; 0.270      ; 4.380      ;
; -3.115 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; CLK          ; CLK         ; 1.000        ; 0.270      ; 4.380      ;
; -3.115 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; 0.270      ; 4.380      ;
; -3.115 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; 0.270      ; 4.380      ;
; -3.076 ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst1                                                                                          ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; CLK          ; CLK         ; 1.000        ; 0.270      ; 4.341      ;
; -3.043 ; Entrada_PulsoUnico:inst1|mod_PU:inst7|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; CLK          ; CLK         ; 1.000        ; 0.271      ; 4.309      ;
; -3.031 ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; CLK          ; CLK         ; 1.000        ; 0.271      ; 4.297      ;
; -3.002 ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst1                                                                                          ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_address_reg0         ; CLK          ; CLK         ; 1.000        ; 0.246      ; 4.276      ;
; -3.002 ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst1                                                                                          ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_we_reg               ; CLK          ; CLK         ; 1.000        ; 0.246      ; 4.276      ;
; -3.000 ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst1                                                                                          ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_datain_reg0          ; CLK          ; CLK         ; 1.000        ; 0.251      ; 4.279      ;
; -2.994 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                              ; CLK          ; CLK         ; 1.000        ; -0.072     ; 3.917      ;
; -2.994 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                              ; CLK          ; CLK         ; 1.000        ; -0.072     ; 3.917      ;
; -2.994 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                              ; CLK          ; CLK         ; 1.000        ; -0.072     ; 3.917      ;
; -2.994 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                              ; CLK          ; CLK         ; 1.000        ; -0.072     ; 3.917      ;
; -2.992 ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                              ; CLK          ; CLK         ; 1.000        ; -0.071     ; 3.916      ;
; -2.992 ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                              ; CLK          ; CLK         ; 1.000        ; -0.071     ; 3.916      ;
; -2.992 ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                              ; CLK          ; CLK         ; 1.000        ; -0.071     ; 3.916      ;
; -2.992 ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                              ; CLK          ; CLK         ; 1.000        ; -0.071     ; 3.916      ;
; -2.991 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_address_reg0         ; CLK          ; CLK         ; 1.000        ; 0.246      ; 4.265      ;
; -2.991 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_we_reg               ; CLK          ; CLK         ; 1.000        ; 0.246      ; 4.265      ;
; -2.989 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_datain_reg0          ; CLK          ; CLK         ; 1.000        ; 0.251      ; 4.268      ;
; -2.988 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; CLK          ; CLK         ; 1.000        ; 0.270      ; 4.253      ;
; -2.988 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; CLK          ; CLK         ; 1.000        ; 0.270      ; 4.253      ;
; -2.988 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; 0.270      ; 4.253      ;
; -2.988 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; 0.270      ; 4.253      ;
; -2.969 ; Entrada_PulsoUnico:inst1|mod_PU:inst7|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_address_reg0         ; CLK          ; CLK         ; 1.000        ; 0.247      ; 4.244      ;
; -2.969 ; Entrada_PulsoUnico:inst1|mod_PU:inst7|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_we_reg               ; CLK          ; CLK         ; 1.000        ; 0.247      ; 4.244      ;
; -2.967 ; Entrada_PulsoUnico:inst1|mod_PU:inst7|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_datain_reg0          ; CLK          ; CLK         ; 1.000        ; 0.252      ; 4.247      ;
; -2.960 ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst1                                                                                          ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; 0.270      ; 4.225      ;
; -2.960 ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst1                                                                                          ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; 0.270      ; 4.225      ;
; -2.958 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_address_reg0         ; CLK          ; CLK         ; 1.000        ; 0.246      ; 4.232      ;
; -2.958 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_we_reg               ; CLK          ; CLK         ; 1.000        ; 0.246      ; 4.232      ;
; -2.957 ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_address_reg0         ; CLK          ; CLK         ; 1.000        ; 0.247      ; 4.232      ;
; -2.957 ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_we_reg               ; CLK          ; CLK         ; 1.000        ; 0.247      ; 4.232      ;
; -2.956 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_datain_reg0          ; CLK          ; CLK         ; 1.000        ; 0.251      ; 4.235      ;
; -2.955 ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_datain_reg0          ; CLK          ; CLK         ; 1.000        ; 0.252      ; 4.235      ;
; -2.927 ; Entrada_PulsoUnico:inst1|mod_PU:inst7|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; 0.271      ; 4.193      ;
; -2.927 ; Entrada_PulsoUnico:inst1|mod_PU:inst7|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; 0.271      ; 4.193      ;
; -2.915 ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; 0.271      ; 4.181      ;
; -2.915 ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; 0.271      ; 4.181      ;
; -2.901 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A1                                                                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; CLK          ; CLK         ; 1.000        ; -0.103     ; 3.793      ;
; -2.901 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A1                                                                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; CLK          ; CLK         ; 1.000        ; -0.103     ; 3.793      ;
; -2.901 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A1                                                                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; -0.103     ; 3.793      ;
; -2.901 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A1                                                                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; -0.103     ; 3.793      ;
; -2.897 ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; CLK          ; CLK         ; 1.000        ; 0.271      ; 4.163      ;
; -2.844 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                              ; CLK          ; CLK         ; 1.000        ; -0.072     ; 3.767      ;
; -2.844 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                              ; CLK          ; CLK         ; 1.000        ; -0.072     ; 3.767      ;
; -2.844 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                              ; CLK          ; CLK         ; 1.000        ; -0.072     ; 3.767      ;
; -2.844 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                              ; CLK          ; CLK         ; 1.000        ; -0.072     ; 3.767      ;
; -2.838 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; CLK          ; CLK         ; 1.000        ; 0.270      ; 4.103      ;
; -2.838 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; CLK          ; CLK         ; 1.000        ; 0.270      ; 4.103      ;
; -2.838 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; 0.270      ; 4.103      ;
; -2.838 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; 0.270      ; 4.103      ;
; -2.826 ; Entrada_PulsoUnico:inst1|mod_PU:inst6|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                              ; CLK          ; CLK         ; 1.000        ; -0.071     ; 3.750      ;
; -2.826 ; Entrada_PulsoUnico:inst1|mod_PU:inst6|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                              ; CLK          ; CLK         ; 1.000        ; -0.071     ; 3.750      ;
; -2.826 ; Entrada_PulsoUnico:inst1|mod_PU:inst6|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                              ; CLK          ; CLK         ; 1.000        ; -0.071     ; 3.750      ;
; -2.826 ; Entrada_PulsoUnico:inst1|mod_PU:inst6|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                              ; CLK          ; CLK         ; 1.000        ; -0.071     ; 3.750      ;
; -2.825 ; Entrada_PulsoUnico:inst1|mod_PU:inst9|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                              ; CLK          ; CLK         ; 1.000        ; -0.071     ; 3.749      ;
; -2.825 ; Entrada_PulsoUnico:inst1|mod_PU:inst9|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                              ; CLK          ; CLK         ; 1.000        ; -0.071     ; 3.749      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLK'                                                                                                                                                                                                                                                                                                                                       ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                   ; To Node                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.341 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A4                                                                                ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A4                                                                                ; CLK          ; CLK         ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.B                                                                                 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.B                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_full                                  ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_full                                  ; CLK          ; CLK         ; 0.000        ; 0.079      ; 0.577      ;
; 0.355 ; Entrada_PulsoUnico:inst1|mod_PU:inst6|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst6|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.065      ; 0.577      ;
; 0.355 ; Entrada_PulsoUnico:inst1|mod_PU:inst7|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst7|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.065      ; 0.577      ;
; 0.355 ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.065      ; 0.577      ;
; 0.355 ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.065      ; 0.577      ;
; 0.356 ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst                                                                                                   ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; Entrada_PulsoUnico:inst1|mod_PU:inst9|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst9|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.358 ; Entrada_PulsoUnico:inst1|mod_PU:inst6|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst6|inst1                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.065      ; 0.580      ;
; 0.358 ; Entrada_PulsoUnico:inst1|mod_PU:inst7|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst7|inst1                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.065      ; 0.580      ;
; 0.358 ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst1                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.065      ; 0.580      ;
; 0.358 ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst1                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.065      ; 0.580      ;
; 0.359 ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst1                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst1                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.580      ;
; 0.359 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.580      ;
; 0.359 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.580      ;
; 0.359 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.580      ;
; 0.359 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.580      ;
; 0.359 ; Entrada_PulsoUnico:inst1|mod_PU:inst9|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst9|inst1                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.580      ;
; 0.367 ; Entrada_PulsoUnico:inst1|mod_PU:inst6|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst6|inst1                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.065      ; 0.589      ;
; 0.368 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.589      ;
; 0.369 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.590      ;
; 0.369 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.590      ;
; 0.369 ; Entrada_PulsoUnico:inst1|mod_PU:inst9|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst9|inst1                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.590      ;
; 0.369 ; Entrada_PulsoUnico:inst1|mod_PU:inst7|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst7|inst1                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.065      ; 0.591      ;
; 0.369 ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst1                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.065      ; 0.591      ;
; 0.370 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.591      ;
; 0.389 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                              ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.610      ;
; 0.392 ; Entrada_PulsoUnico:inst1|mod_PU:inst9|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst9|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.613      ;
; 0.402 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.623      ;
; 0.403 ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst1                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.624      ;
; 0.410 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.631      ;
; 0.413 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.634      ;
; 0.425 ; Entrada_PulsoUnico:inst1|mod_PU:inst6|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst6|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.065      ; 0.647      ;
; 0.426 ; Entrada_PulsoUnico:inst1|mod_PU:inst7|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst7|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.065      ; 0.648      ;
; 0.555 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[2]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[2]                        ; CLK          ; CLK         ; 0.000        ; 0.078      ; 0.790      ;
; 0.557 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; CLK          ; CLK         ; 0.000        ; 0.078      ; 0.792      ;
; 0.571 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                              ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.792      ;
; 0.573 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_address_reg0         ; CLK          ; CLK         ; 0.000        ; 0.381      ; 1.141      ;
; 0.573 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                              ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.794      ;
; 0.575 ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst1                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.065      ; 0.797      ;
; 0.576 ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst                                                                                                   ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst1                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.797      ;
; 0.578 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; CLK          ; CLK         ; 0.000        ; 0.078      ; 0.813      ;
; 0.578 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[0]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[0]                        ; CLK          ; CLK         ; 0.000        ; 0.078      ; 0.813      ;
; 0.591 ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.065      ; 0.813      ;
; 0.593 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                              ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.814      ;
; 0.598 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.819      ;
; 0.599 ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.065      ; 0.821      ;
; 0.615 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_address_reg0         ; CLK          ; CLK         ; 0.000        ; 0.381      ; 1.183      ;
; 0.620 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_address_reg0         ; CLK          ; CLK         ; 0.000        ; 0.381      ; 1.188      ;
; 0.622 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_address_reg0         ; CLK          ; CLK         ; 0.000        ; 0.381      ; 1.190      ;
; 0.622 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A2                                                                                ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A3                                                                                ; CLK          ; CLK         ; 0.000        ; 0.079      ; 0.858      ;
; 0.678 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; CLK          ; CLK         ; 0.000        ; 0.078      ; 0.913      ;
; 0.681 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[1]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[1]                        ; CLK          ; CLK         ; 0.000        ; 0.078      ; 0.916      ;
; 0.683 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; CLK          ; CLK         ; 0.000        ; 0.078      ; 0.918      ;
; 0.715 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[2]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0         ; CLK          ; CLK         ; 0.000        ; -0.021     ; 0.881      ;
; 0.739 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[1]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0         ; CLK          ; CLK         ; 0.000        ; -0.021     ; 0.905      ;
; 0.750 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[0]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0         ; CLK          ; CLK         ; 0.000        ; -0.021     ; 0.916      ;
; 0.830 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; CLK          ; CLK         ; 0.000        ; 0.078      ; 1.065      ;
; 0.831 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; CLK          ; CLK         ; 0.000        ; 0.078      ; 1.066      ;
; 0.843 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[2]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[3]                        ; CLK          ; CLK         ; 0.000        ; 0.078      ; 1.078      ;
; 0.845 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                              ; CLK          ; CLK         ; 0.000        ; 0.064      ; 1.066      ;
; 0.845 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[0]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[1]                        ; CLK          ; CLK         ; 0.000        ; 0.078      ; 1.080      ;
; 0.847 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[0]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[2]                        ; CLK          ; CLK         ; 0.000        ; 0.078      ; 1.082      ;
; 0.847 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; CLK          ; CLK         ; 0.000        ; 0.078      ; 1.082      ;
; 0.848 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; CLK          ; CLK         ; 0.000        ; 0.078      ; 1.083      ;
; 0.855 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.T                                                                                 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.T                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.091      ;
; 0.860 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                              ; CLK          ; CLK         ; 0.000        ; 0.064      ; 1.081      ;
; 0.860 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                              ; CLK          ; CLK         ; 0.000        ; 0.064      ; 1.081      ;
; 0.862 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                              ; CLK          ; CLK         ; 0.000        ; 0.064      ; 1.083      ;
; 0.876 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_non_empty                             ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_non_empty                             ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.112      ;
; 0.893 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A3                                                                                ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A3                                                                                ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.129      ;
; 0.917 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[3]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0         ; CLK          ; CLK         ; 0.000        ; -0.021     ; 1.083      ;
; 0.929 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A3                                                                                ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A4                                                                                ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.165      ;
; 0.933 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[3]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[3]                        ; CLK          ; CLK         ; 0.000        ; 0.078      ; 1.168      ;
; 0.942 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; CLK          ; CLK         ; 0.000        ; 0.078      ; 1.177      ;
; 0.950 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; CLK          ; CLK         ; 0.000        ; 0.078      ; 1.185      ;
; 0.955 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[1]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[2]                        ; CLK          ; CLK         ; 0.000        ; 0.078      ; 1.190      ;
; 0.955 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                              ; CLK          ; CLK         ; 0.000        ; 0.064      ; 1.176      ;
; 0.957 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[0]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[3]                        ; CLK          ; CLK         ; 0.000        ; 0.078      ; 1.192      ;
; 0.972 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                              ; CLK          ; CLK         ; 0.000        ; 0.064      ; 1.193      ;
; 0.974 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A1                                                                                ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A1                                                                                ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.210      ;
; 0.984 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A1                                                                                ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A2                                                                                ; CLK          ; CLK         ; 0.000        ; 0.082      ; 1.223      ;
; 0.994 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.B                                                                                 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.T                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.098      ; 1.249      ;
; 1.025 ; Entrada_PulsoUnico:inst1|mod_PU:inst6|inst1                                                                                                 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_datain_reg0          ; CLK          ; CLK         ; 0.000        ; 0.379      ; 1.591      ;
; 1.037 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A4                                                                                ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A3                                                                                ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.273      ;
; 1.065 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[1]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[3]                        ; CLK          ; CLK         ; 0.000        ; 0.078      ; 1.300      ;
; 1.101 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_full                                  ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_non_empty                             ; CLK          ; CLK         ; 0.000        ; 0.076      ; 1.334      ;
; 1.137 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A1                                                                                ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A4                                                                                ; CLK          ; CLK         ; 0.000        ; 0.082      ; 1.376      ;
; 1.170 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_non_empty                             ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_full                                  ; CLK          ; CLK         ; 0.000        ; 0.082      ; 1.409      ;
; 1.184 ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst1                                                                                                 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_datain_reg0          ; CLK          ; CLK         ; 0.000        ; 0.379      ; 1.750      ;
; 1.208 ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst1                                                                                                 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_datain_reg0          ; CLK          ; CLK         ; 0.000        ; 0.379      ; 1.774      ;
; 1.225 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A3                                                                                ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A2                                                                                ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.461      ;
; 1.285 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A1                                                                                ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.T                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.082      ; 1.524      ;
; 1.304 ; Entrada_PulsoUnico:inst1|mod_PU:inst7|inst1                                                                                                 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_datain_reg0          ; CLK          ; CLK         ; 0.000        ; 0.379      ; 1.870      ;
; 1.326 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A2                                                                                ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A2                                                                                ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.562      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 211.24 MHz ; 211.24 MHz      ; CLK        ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; CLK   ; -3.734 ; -77.167           ;
+-------+--------+-------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; CLK   ; 0.297 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; CLK   ; -3.000 ; -51.696                         ;
+-------+--------+---------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLK'                                                                                                                                                                                                                                                                                                                                ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                           ; To Node                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.734 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; CLK          ; CLK         ; 1.000        ; 0.031      ; 4.760      ;
; -3.734 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; CLK          ; CLK         ; 1.000        ; 0.031      ; 4.760      ;
; -3.734 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; 0.031      ; 4.760      ;
; -3.734 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; 0.031      ; 4.760      ;
; -3.593 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0         ; CLK          ; CLK         ; 1.000        ; -0.054     ; 4.559      ;
; -3.560 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A2                                                                                ; CLK          ; CLK         ; 1.000        ; 0.056      ; 4.611      ;
; -3.520 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A1                                                                                ; CLK          ; CLK         ; 1.000        ; 0.053      ; 4.568      ;
; -3.510 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.T                                                                                 ; CLK          ; CLK         ; 1.000        ; 0.056      ; 4.561      ;
; -3.509 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A3                                                                                ; CLK          ; CLK         ; 1.000        ; 0.056      ; 4.560      ;
; -3.310 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[3]                        ; CLK          ; CLK         ; 1.000        ; 0.028      ; 4.333      ;
; -3.310 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[0]                        ; CLK          ; CLK         ; 1.000        ; 0.028      ; 4.333      ;
; -3.310 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[1]                        ; CLK          ; CLK         ; 1.000        ; 0.028      ; 4.333      ;
; -3.310 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[2]                        ; CLK          ; CLK         ; 1.000        ; 0.028      ; 4.333      ;
; -3.287 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A4                                                                                ; CLK          ; CLK         ; 1.000        ; 0.056      ; 4.338      ;
; -3.277 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_non_empty                             ; CLK          ; CLK         ; 1.000        ; 0.053      ; 4.325      ;
; -3.029 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_full                                  ; CLK          ; CLK         ; 1.000        ; 0.056      ; 4.080      ;
; -2.957 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.B                                                                                 ; CLK          ; CLK         ; 1.000        ; 0.039      ; 3.991      ;
; -2.745 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                              ; CLK          ; CLK         ; 1.000        ; -0.066     ; 3.674      ;
; -2.745 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                              ; CLK          ; CLK         ; 1.000        ; -0.066     ; 3.674      ;
; -2.745 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                              ; CLK          ; CLK         ; 1.000        ; -0.066     ; 3.674      ;
; -2.745 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                              ; CLK          ; CLK         ; 1.000        ; -0.066     ; 3.674      ;
; -2.720 ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst1                                                                                          ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                              ; CLK          ; CLK         ; 1.000        ; -0.066     ; 3.649      ;
; -2.720 ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst1                                                                                          ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                              ; CLK          ; CLK         ; 1.000        ; -0.066     ; 3.649      ;
; -2.720 ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst1                                                                                          ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                              ; CLK          ; CLK         ; 1.000        ; -0.066     ; 3.649      ;
; -2.720 ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst1                                                                                          ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                              ; CLK          ; CLK         ; 1.000        ; -0.066     ; 3.649      ;
; -2.712 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                              ; CLK          ; CLK         ; 1.000        ; -0.066     ; 3.641      ;
; -2.712 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                              ; CLK          ; CLK         ; 1.000        ; -0.066     ; 3.641      ;
; -2.712 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                              ; CLK          ; CLK         ; 1.000        ; -0.066     ; 3.641      ;
; -2.712 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                              ; CLK          ; CLK         ; 1.000        ; -0.066     ; 3.641      ;
; -2.694 ; Entrada_PulsoUnico:inst1|mod_PU:inst7|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                              ; CLK          ; CLK         ; 1.000        ; -0.064     ; 3.625      ;
; -2.694 ; Entrada_PulsoUnico:inst1|mod_PU:inst7|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                              ; CLK          ; CLK         ; 1.000        ; -0.064     ; 3.625      ;
; -2.694 ; Entrada_PulsoUnico:inst1|mod_PU:inst7|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                              ; CLK          ; CLK         ; 1.000        ; -0.064     ; 3.625      ;
; -2.694 ; Entrada_PulsoUnico:inst1|mod_PU:inst7|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                              ; CLK          ; CLK         ; 1.000        ; -0.064     ; 3.625      ;
; -2.687 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; CLK          ; CLK         ; 1.000        ; 0.246      ; 3.928      ;
; -2.687 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; CLK          ; CLK         ; 1.000        ; 0.246      ; 3.928      ;
; -2.687 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; 0.246      ; 3.928      ;
; -2.687 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; 0.246      ; 3.928      ;
; -2.686 ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                              ; CLK          ; CLK         ; 1.000        ; -0.064     ; 3.617      ;
; -2.686 ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                              ; CLK          ; CLK         ; 1.000        ; -0.064     ; 3.617      ;
; -2.686 ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                              ; CLK          ; CLK         ; 1.000        ; -0.064     ; 3.617      ;
; -2.686 ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                              ; CLK          ; CLK         ; 1.000        ; -0.064     ; 3.617      ;
; -2.675 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; CLK          ; CLK         ; 1.000        ; 0.246      ; 3.916      ;
; -2.675 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; CLK          ; CLK         ; 1.000        ; 0.246      ; 3.916      ;
; -2.675 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; 0.246      ; 3.916      ;
; -2.675 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; 0.246      ; 3.916      ;
; -2.613 ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst1                                                                                          ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; CLK          ; CLK         ; 1.000        ; 0.246      ; 3.854      ;
; -2.600 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                              ; CLK          ; CLK         ; 1.000        ; -0.066     ; 3.529      ;
; -2.600 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                              ; CLK          ; CLK         ; 1.000        ; -0.066     ; 3.529      ;
; -2.600 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                              ; CLK          ; CLK         ; 1.000        ; -0.066     ; 3.529      ;
; -2.600 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                              ; CLK          ; CLK         ; 1.000        ; -0.066     ; 3.529      ;
; -2.589 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_address_reg0         ; CLK          ; CLK         ; 1.000        ; 0.212      ; 3.821      ;
; -2.589 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_we_reg               ; CLK          ; CLK         ; 1.000        ; 0.212      ; 3.821      ;
; -2.589 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_datain_reg0          ; CLK          ; CLK         ; 1.000        ; 0.216      ; 3.825      ;
; -2.587 ; Entrada_PulsoUnico:inst1|mod_PU:inst7|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; CLK          ; CLK         ; 1.000        ; 0.248      ; 3.830      ;
; -2.579 ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; CLK          ; CLK         ; 1.000        ; 0.248      ; 3.822      ;
; -2.569 ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                              ; CLK          ; CLK         ; 1.000        ; -0.064     ; 3.500      ;
; -2.569 ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                              ; CLK          ; CLK         ; 1.000        ; -0.064     ; 3.500      ;
; -2.569 ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                              ; CLK          ; CLK         ; 1.000        ; -0.064     ; 3.500      ;
; -2.569 ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                              ; CLK          ; CLK         ; 1.000        ; -0.064     ; 3.500      ;
; -2.567 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; CLK          ; CLK         ; 1.000        ; 0.246      ; 3.808      ;
; -2.567 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; CLK          ; CLK         ; 1.000        ; 0.246      ; 3.808      ;
; -2.567 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; 0.246      ; 3.808      ;
; -2.567 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; 0.246      ; 3.808      ;
; -2.565 ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst1                                                                                          ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_address_reg0         ; CLK          ; CLK         ; 1.000        ; 0.212      ; 3.797      ;
; -2.565 ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst1                                                                                          ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_we_reg               ; CLK          ; CLK         ; 1.000        ; 0.212      ; 3.797      ;
; -2.564 ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst1                                                                                          ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_datain_reg0          ; CLK          ; CLK         ; 1.000        ; 0.216      ; 3.800      ;
; -2.556 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_address_reg0         ; CLK          ; CLK         ; 1.000        ; 0.212      ; 3.788      ;
; -2.556 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_we_reg               ; CLK          ; CLK         ; 1.000        ; 0.212      ; 3.788      ;
; -2.556 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_datain_reg0          ; CLK          ; CLK         ; 1.000        ; 0.216      ; 3.792      ;
; -2.539 ; Entrada_PulsoUnico:inst1|mod_PU:inst7|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_address_reg0         ; CLK          ; CLK         ; 1.000        ; 0.214      ; 3.773      ;
; -2.539 ; Entrada_PulsoUnico:inst1|mod_PU:inst7|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_we_reg               ; CLK          ; CLK         ; 1.000        ; 0.214      ; 3.773      ;
; -2.538 ; Entrada_PulsoUnico:inst1|mod_PU:inst7|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_datain_reg0          ; CLK          ; CLK         ; 1.000        ; 0.218      ; 3.776      ;
; -2.531 ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_address_reg0         ; CLK          ; CLK         ; 1.000        ; 0.214      ; 3.765      ;
; -2.531 ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_we_reg               ; CLK          ; CLK         ; 1.000        ; 0.214      ; 3.765      ;
; -2.530 ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_datain_reg0          ; CLK          ; CLK         ; 1.000        ; 0.218      ; 3.768      ;
; -2.516 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A1                                                                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; CLK          ; CLK         ; 1.000        ; -0.093     ; 3.418      ;
; -2.516 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A1                                                                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; CLK          ; CLK         ; 1.000        ; -0.093     ; 3.418      ;
; -2.516 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A1                                                                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; -0.093     ; 3.418      ;
; -2.516 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A1                                                                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; -0.093     ; 3.418      ;
; -2.513 ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst1                                                                                          ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; 0.246      ; 3.754      ;
; -2.513 ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst1                                                                                          ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; 0.246      ; 3.754      ;
; -2.487 ; Entrada_PulsoUnico:inst1|mod_PU:inst7|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; 0.248      ; 3.730      ;
; -2.487 ; Entrada_PulsoUnico:inst1|mod_PU:inst7|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; 0.248      ; 3.730      ;
; -2.479 ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; 0.248      ; 3.722      ;
; -2.479 ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; 0.248      ; 3.722      ;
; -2.462 ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; CLK          ; CLK         ; 1.000        ; 0.248      ; 3.705      ;
; -2.461 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                              ; CLK          ; CLK         ; 1.000        ; -0.066     ; 3.390      ;
; -2.461 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                              ; CLK          ; CLK         ; 1.000        ; -0.066     ; 3.390      ;
; -2.461 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                              ; CLK          ; CLK         ; 1.000        ; -0.066     ; 3.390      ;
; -2.461 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                              ; CLK          ; CLK         ; 1.000        ; -0.066     ; 3.390      ;
; -2.444 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_address_reg0         ; CLK          ; CLK         ; 1.000        ; 0.212      ; 3.676      ;
; -2.444 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_we_reg               ; CLK          ; CLK         ; 1.000        ; 0.212      ; 3.676      ;
; -2.444 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_datain_reg0          ; CLK          ; CLK         ; 1.000        ; 0.216      ; 3.680      ;
; -2.436 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; CLK          ; CLK         ; 1.000        ; 0.246      ; 3.677      ;
; -2.436 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; CLK          ; CLK         ; 1.000        ; 0.246      ; 3.677      ;
; -2.436 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; 0.246      ; 3.677      ;
; -2.436 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; 0.246      ; 3.677      ;
; -2.419 ; Entrada_PulsoUnico:inst1|mod_PU:inst6|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                              ; CLK          ; CLK         ; 1.000        ; -0.064     ; 3.350      ;
; -2.419 ; Entrada_PulsoUnico:inst1|mod_PU:inst6|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                              ; CLK          ; CLK         ; 1.000        ; -0.064     ; 3.350      ;
; -2.419 ; Entrada_PulsoUnico:inst1|mod_PU:inst6|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                              ; CLK          ; CLK         ; 1.000        ; -0.064     ; 3.350      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLK'                                                                                                                                                                                                                                                                                                                                        ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                   ; To Node                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.297 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A4                                                                                ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A4                                                                                ; CLK          ; CLK         ; 0.000        ; 0.070      ; 0.511      ;
; 0.297 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.B                                                                                 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.B                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.070      ; 0.511      ;
; 0.297 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_full                                  ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_full                                  ; CLK          ; CLK         ; 0.000        ; 0.070      ; 0.511      ;
; 0.310 ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst                                                                                                   ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; Entrada_PulsoUnico:inst1|mod_PU:inst6|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst6|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; Entrada_PulsoUnico:inst1|mod_PU:inst9|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst9|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; Entrada_PulsoUnico:inst1|mod_PU:inst7|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst7|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.318 ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst1                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst1                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.519      ;
; 0.318 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.519      ;
; 0.318 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.519      ;
; 0.318 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.519      ;
; 0.318 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.519      ;
; 0.318 ; Entrada_PulsoUnico:inst1|mod_PU:inst6|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst6|inst1                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.519      ;
; 0.318 ; Entrada_PulsoUnico:inst1|mod_PU:inst9|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst9|inst1                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.519      ;
; 0.318 ; Entrada_PulsoUnico:inst1|mod_PU:inst7|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst7|inst1                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.519      ;
; 0.318 ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst1                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.519      ;
; 0.318 ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst1                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.519      ;
; 0.327 ; Entrada_PulsoUnico:inst1|mod_PU:inst6|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst6|inst1                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.528      ;
; 0.328 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.529      ;
; 0.329 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.530      ;
; 0.329 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.530      ;
; 0.329 ; Entrada_PulsoUnico:inst1|mod_PU:inst9|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst9|inst1                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.530      ;
; 0.329 ; Entrada_PulsoUnico:inst1|mod_PU:inst7|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst7|inst1                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.530      ;
; 0.329 ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst1                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.530      ;
; 0.330 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.531      ;
; 0.346 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                              ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.547      ;
; 0.355 ; Entrada_PulsoUnico:inst1|mod_PU:inst9|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst9|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.556      ;
; 0.365 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.566      ;
; 0.366 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.567      ;
; 0.367 ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst1                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.568      ;
; 0.375 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.576      ;
; 0.379 ; Entrada_PulsoUnico:inst1|mod_PU:inst7|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst7|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.580      ;
; 0.386 ; Entrada_PulsoUnico:inst1|mod_PU:inst6|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst6|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.587      ;
; 0.498 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[2]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[2]                        ; CLK          ; CLK         ; 0.000        ; 0.070      ; 0.712      ;
; 0.501 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; CLK          ; CLK         ; 0.000        ; 0.069      ; 0.714      ;
; 0.513 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                              ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.714      ;
; 0.515 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                              ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.716      ;
; 0.515 ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst                                                                                                   ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst1                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.716      ;
; 0.515 ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst1                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.716      ;
; 0.518 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[0]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[0]                        ; CLK          ; CLK         ; 0.000        ; 0.070      ; 0.732      ;
; 0.519 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; CLK          ; CLK         ; 0.000        ; 0.069      ; 0.732      ;
; 0.531 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                              ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.732      ;
; 0.531 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.732      ;
; 0.532 ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.733      ;
; 0.534 ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.735      ;
; 0.544 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_address_reg0         ; CLK          ; CLK         ; 0.000        ; 0.341      ; 1.054      ;
; 0.554 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A2                                                                                ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A3                                                                                ; CLK          ; CLK         ; 0.000        ; 0.070      ; 0.768      ;
; 0.585 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_address_reg0         ; CLK          ; CLK         ; 0.000        ; 0.341      ; 1.095      ;
; 0.589 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_address_reg0         ; CLK          ; CLK         ; 0.000        ; 0.341      ; 1.099      ;
; 0.591 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_address_reg0         ; CLK          ; CLK         ; 0.000        ; 0.341      ; 1.101      ;
; 0.614 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; CLK          ; CLK         ; 0.000        ; 0.069      ; 0.827      ;
; 0.620 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[1]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[1]                        ; CLK          ; CLK         ; 0.000        ; 0.070      ; 0.834      ;
; 0.621 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; CLK          ; CLK         ; 0.000        ; 0.069      ; 0.834      ;
; 0.674 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[2]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0         ; CLK          ; CLK         ; 0.000        ; -0.028     ; 0.815      ;
; 0.696 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[1]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0         ; CLK          ; CLK         ; 0.000        ; -0.028     ; 0.837      ;
; 0.705 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[0]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0         ; CLK          ; CLK         ; 0.000        ; -0.028     ; 0.846      ;
; 0.746 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; CLK          ; CLK         ; 0.000        ; 0.069      ; 0.959      ;
; 0.746 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; CLK          ; CLK         ; 0.000        ; 0.069      ; 0.959      ;
; 0.747 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[2]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[3]                        ; CLK          ; CLK         ; 0.000        ; 0.070      ; 0.961      ;
; 0.751 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[0]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[1]                        ; CLK          ; CLK         ; 0.000        ; 0.070      ; 0.965      ;
; 0.758 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[0]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[2]                        ; CLK          ; CLK         ; 0.000        ; 0.070      ; 0.972      ;
; 0.758 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                              ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.959      ;
; 0.759 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; CLK          ; CLK         ; 0.000        ; 0.069      ; 0.972      ;
; 0.759 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; CLK          ; CLK         ; 0.000        ; 0.069      ; 0.972      ;
; 0.764 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                              ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.965      ;
; 0.764 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                              ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.965      ;
; 0.771 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                              ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.972      ;
; 0.773 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.T                                                                                 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.T                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.070      ; 0.987      ;
; 0.791 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_non_empty                             ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_non_empty                             ; CLK          ; CLK         ; 0.000        ; 0.071      ; 1.006      ;
; 0.806 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A3                                                                                ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A3                                                                                ; CLK          ; CLK         ; 0.000        ; 0.070      ; 1.020      ;
; 0.842 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; CLK          ; CLK         ; 0.000        ; 0.069      ; 1.055      ;
; 0.847 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[0]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[3]                        ; CLK          ; CLK         ; 0.000        ; 0.070      ; 1.061      ;
; 0.847 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                              ; CLK          ; CLK         ; 0.000        ; 0.057      ; 1.048      ;
; 0.852 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[3]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[3]                        ; CLK          ; CLK         ; 0.000        ; 0.070      ; 1.066      ;
; 0.857 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; CLK          ; CLK         ; 0.000        ; 0.069      ; 1.070      ;
; 0.859 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A3                                                                                ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A4                                                                                ; CLK          ; CLK         ; 0.000        ; 0.070      ; 1.073      ;
; 0.860 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                              ; CLK          ; CLK         ; 0.000        ; 0.057      ; 1.061      ;
; 0.861 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[3]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0         ; CLK          ; CLK         ; 0.000        ; -0.028     ; 1.002      ;
; 0.865 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[1]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[2]                        ; CLK          ; CLK         ; 0.000        ; 0.070      ; 1.079      ;
; 0.876 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A1                                                                                ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A1                                                                                ; CLK          ; CLK         ; 0.000        ; 0.071      ; 1.091      ;
; 0.896 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A1                                                                                ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A2                                                                                ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.113      ;
; 0.906 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.B                                                                                 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.T                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.087      ; 1.137      ;
; 0.948 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A4                                                                                ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A3                                                                                ; CLK          ; CLK         ; 0.000        ; 0.070      ; 1.162      ;
; 0.953 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[1]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[3]                        ; CLK          ; CLK         ; 0.000        ; 0.070      ; 1.167      ;
; 0.954 ; Entrada_PulsoUnico:inst1|mod_PU:inst6|inst1                                                                                                 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_datain_reg0          ; CLK          ; CLK         ; 0.000        ; 0.338      ; 1.461      ;
; 1.001 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_full                                  ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_non_empty                             ; CLK          ; CLK         ; 0.000        ; 0.068      ; 1.213      ;
; 1.012 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A1                                                                                ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A4                                                                                ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.229      ;
; 1.057 ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst1                                                                                                 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_datain_reg0          ; CLK          ; CLK         ; 0.000        ; 0.338      ; 1.564      ;
; 1.073 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_non_empty                             ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_full                                  ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.290      ;
; 1.089 ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst1                                                                                                 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_datain_reg0          ; CLK          ; CLK         ; 0.000        ; 0.338      ; 1.596      ;
; 1.121 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A3                                                                                ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A2                                                                                ; CLK          ; CLK         ; 0.000        ; 0.070      ; 1.335      ;
; 1.162 ; Entrada_PulsoUnico:inst1|mod_PU:inst7|inst1                                                                                                 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_datain_reg0          ; CLK          ; CLK         ; 0.000        ; 0.338      ; 1.669      ;
; 1.173 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A1                                                                                ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.T                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.390      ;
; 1.219 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A2                                                                                ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A2                                                                                ; CLK          ; CLK         ; 0.000        ; 0.070      ; 1.433      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; CLK   ; -1.750 ; -35.972           ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; CLK   ; 0.178 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; CLK   ; -3.000 ; -50.395                         ;
+-------+--------+---------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLK'                                                                                                                                                                                                                                                                                                                                ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                           ; To Node                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.750 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; CLK          ; CLK         ; 1.000        ; 0.009      ; 2.746      ;
; -1.750 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; CLK          ; CLK         ; 1.000        ; 0.009      ; 2.746      ;
; -1.750 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; 0.009      ; 2.746      ;
; -1.750 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; 0.009      ; 2.746      ;
; -1.656 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0         ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.629      ;
; -1.635 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A1                                                                                ; CLK          ; CLK         ; 1.000        ; 0.022      ; 2.644      ;
; -1.634 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A2                                                                                ; CLK          ; CLK         ; 1.000        ; 0.023      ; 2.644      ;
; -1.623 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A3                                                                                ; CLK          ; CLK         ; 1.000        ; 0.023      ; 2.633      ;
; -1.606 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.T                                                                                 ; CLK          ; CLK         ; 1.000        ; 0.023      ; 2.616      ;
; -1.513 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A4                                                                                ; CLK          ; CLK         ; 1.000        ; 0.023      ; 2.523      ;
; -1.491 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[3]                        ; CLK          ; CLK         ; 1.000        ; 0.008      ; 2.486      ;
; -1.491 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[0]                        ; CLK          ; CLK         ; 1.000        ; 0.008      ; 2.486      ;
; -1.491 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[1]                        ; CLK          ; CLK         ; 1.000        ; 0.008      ; 2.486      ;
; -1.491 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[2]                        ; CLK          ; CLK         ; 1.000        ; 0.008      ; 2.486      ;
; -1.455 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_non_empty                             ; CLK          ; CLK         ; 1.000        ; 0.022      ; 2.464      ;
; -1.368 ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst1                                                                                          ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                              ; CLK          ; CLK         ; 1.000        ; -0.048     ; 2.307      ;
; -1.368 ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst1                                                                                          ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                              ; CLK          ; CLK         ; 1.000        ; -0.048     ; 2.307      ;
; -1.368 ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst1                                                                                          ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                              ; CLK          ; CLK         ; 1.000        ; -0.048     ; 2.307      ;
; -1.368 ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst1                                                                                          ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                              ; CLK          ; CLK         ; 1.000        ; -0.048     ; 2.307      ;
; -1.350 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                              ; CLK          ; CLK         ; 1.000        ; -0.048     ; 2.289      ;
; -1.350 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                              ; CLK          ; CLK         ; 1.000        ; -0.048     ; 2.289      ;
; -1.350 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                              ; CLK          ; CLK         ; 1.000        ; -0.048     ; 2.289      ;
; -1.350 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                              ; CLK          ; CLK         ; 1.000        ; -0.048     ; 2.289      ;
; -1.343 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                              ; CLK          ; CLK         ; 1.000        ; -0.048     ; 2.282      ;
; -1.343 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                              ; CLK          ; CLK         ; 1.000        ; -0.048     ; 2.282      ;
; -1.343 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                              ; CLK          ; CLK         ; 1.000        ; -0.048     ; 2.282      ;
; -1.343 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                              ; CLK          ; CLK         ; 1.000        ; -0.048     ; 2.282      ;
; -1.336 ; Entrada_PulsoUnico:inst1|mod_PU:inst7|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                              ; CLK          ; CLK         ; 1.000        ; -0.047     ; 2.276      ;
; -1.336 ; Entrada_PulsoUnico:inst1|mod_PU:inst7|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                              ; CLK          ; CLK         ; 1.000        ; -0.047     ; 2.276      ;
; -1.336 ; Entrada_PulsoUnico:inst1|mod_PU:inst7|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                              ; CLK          ; CLK         ; 1.000        ; -0.047     ; 2.276      ;
; -1.336 ; Entrada_PulsoUnico:inst1|mod_PU:inst7|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                              ; CLK          ; CLK         ; 1.000        ; -0.047     ; 2.276      ;
; -1.333 ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                              ; CLK          ; CLK         ; 1.000        ; -0.047     ; 2.273      ;
; -1.333 ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                              ; CLK          ; CLK         ; 1.000        ; -0.047     ; 2.273      ;
; -1.333 ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                              ; CLK          ; CLK         ; 1.000        ; -0.047     ; 2.273      ;
; -1.333 ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                              ; CLK          ; CLK         ; 1.000        ; -0.047     ; 2.273      ;
; -1.325 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_full                                  ; CLK          ; CLK         ; 1.000        ; 0.023      ; 2.335      ;
; -1.323 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; CLK          ; CLK         ; 1.000        ; 0.146      ; 2.456      ;
; -1.323 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; CLK          ; CLK         ; 1.000        ; 0.146      ; 2.456      ;
; -1.323 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; 0.146      ; 2.456      ;
; -1.323 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; 0.146      ; 2.456      ;
; -1.317 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; CLK          ; CLK         ; 1.000        ; 0.146      ; 2.450      ;
; -1.317 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; CLK          ; CLK         ; 1.000        ; 0.146      ; 2.450      ;
; -1.317 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; 0.146      ; 2.450      ;
; -1.317 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; 0.146      ; 2.450      ;
; -1.302 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.B                                                                                 ; CLK          ; CLK         ; 1.000        ; 0.006      ; 2.295      ;
; -1.299 ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst1                                                                                          ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; CLK          ; CLK         ; 1.000        ; 0.146      ; 2.432      ;
; -1.269 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                              ; CLK          ; CLK         ; 1.000        ; -0.048     ; 2.208      ;
; -1.269 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                              ; CLK          ; CLK         ; 1.000        ; -0.048     ; 2.208      ;
; -1.269 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                              ; CLK          ; CLK         ; 1.000        ; -0.048     ; 2.208      ;
; -1.269 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                              ; CLK          ; CLK         ; 1.000        ; -0.048     ; 2.208      ;
; -1.267 ; Entrada_PulsoUnico:inst1|mod_PU:inst7|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; CLK          ; CLK         ; 1.000        ; 0.147      ; 2.401      ;
; -1.264 ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; CLK          ; CLK         ; 1.000        ; 0.147      ; 2.398      ;
; -1.263 ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst1                                                                                          ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_address_reg0         ; CLK          ; CLK         ; 1.000        ; 0.133      ; 2.405      ;
; -1.263 ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst1                                                                                          ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_we_reg               ; CLK          ; CLK         ; 1.000        ; 0.133      ; 2.405      ;
; -1.261 ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst1                                                                                          ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_datain_reg0          ; CLK          ; CLK         ; 1.000        ; 0.136      ; 2.406      ;
; -1.259 ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                              ; CLK          ; CLK         ; 1.000        ; -0.047     ; 2.199      ;
; -1.259 ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                              ; CLK          ; CLK         ; 1.000        ; -0.047     ; 2.199      ;
; -1.259 ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                              ; CLK          ; CLK         ; 1.000        ; -0.047     ; 2.199      ;
; -1.259 ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                              ; CLK          ; CLK         ; 1.000        ; -0.047     ; 2.199      ;
; -1.249 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; CLK          ; CLK         ; 1.000        ; 0.146      ; 2.382      ;
; -1.249 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; CLK          ; CLK         ; 1.000        ; 0.146      ; 2.382      ;
; -1.249 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; 0.146      ; 2.382      ;
; -1.249 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; 0.146      ; 2.382      ;
; -1.245 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_address_reg0         ; CLK          ; CLK         ; 1.000        ; 0.133      ; 2.387      ;
; -1.245 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_we_reg               ; CLK          ; CLK         ; 1.000        ; 0.133      ; 2.387      ;
; -1.243 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_datain_reg0          ; CLK          ; CLK         ; 1.000        ; 0.136      ; 2.388      ;
; -1.238 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_address_reg0         ; CLK          ; CLK         ; 1.000        ; 0.133      ; 2.380      ;
; -1.238 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_we_reg               ; CLK          ; CLK         ; 1.000        ; 0.133      ; 2.380      ;
; -1.236 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_datain_reg0          ; CLK          ; CLK         ; 1.000        ; 0.136      ; 2.381      ;
; -1.235 ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst1                                                                                          ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; 0.146      ; 2.368      ;
; -1.231 ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst1                                                                                          ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; 0.146      ; 2.364      ;
; -1.231 ; Entrada_PulsoUnico:inst1|mod_PU:inst7|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_address_reg0         ; CLK          ; CLK         ; 1.000        ; 0.134      ; 2.374      ;
; -1.231 ; Entrada_PulsoUnico:inst1|mod_PU:inst7|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_we_reg               ; CLK          ; CLK         ; 1.000        ; 0.134      ; 2.374      ;
; -1.229 ; Entrada_PulsoUnico:inst1|mod_PU:inst7|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_datain_reg0          ; CLK          ; CLK         ; 1.000        ; 0.137      ; 2.375      ;
; -1.228 ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_address_reg0         ; CLK          ; CLK         ; 1.000        ; 0.134      ; 2.371      ;
; -1.228 ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_we_reg               ; CLK          ; CLK         ; 1.000        ; 0.134      ; 2.371      ;
; -1.226 ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_datain_reg0          ; CLK          ; CLK         ; 1.000        ; 0.137      ; 2.372      ;
; -1.203 ; Entrada_PulsoUnico:inst1|mod_PU:inst7|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; 0.147      ; 2.337      ;
; -1.200 ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; 0.147      ; 2.334      ;
; -1.199 ; Entrada_PulsoUnico:inst1|mod_PU:inst7|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; 0.147      ; 2.333      ;
; -1.196 ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; 0.147      ; 2.330      ;
; -1.190 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A1                                                                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; CLK          ; CLK         ; 1.000        ; -0.058     ; 2.119      ;
; -1.190 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A1                                                                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; CLK          ; CLK         ; 1.000        ; -0.058     ; 2.119      ;
; -1.190 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A1                                                                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; -0.058     ; 2.119      ;
; -1.190 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A1                                                                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; -0.058     ; 2.119      ;
; -1.190 ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; CLK          ; CLK         ; 1.000        ; 0.147      ; 2.324      ;
; -1.179 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                              ; CLK          ; CLK         ; 1.000        ; -0.048     ; 2.118      ;
; -1.179 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                              ; CLK          ; CLK         ; 1.000        ; -0.048     ; 2.118      ;
; -1.179 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                              ; CLK          ; CLK         ; 1.000        ; -0.048     ; 2.118      ;
; -1.179 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                              ; CLK          ; CLK         ; 1.000        ; -0.048     ; 2.118      ;
; -1.174 ; Entrada_PulsoUnico:inst1|mod_PU:inst9|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                              ; CLK          ; CLK         ; 1.000        ; -0.047     ; 2.114      ;
; -1.174 ; Entrada_PulsoUnico:inst1|mod_PU:inst9|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                              ; CLK          ; CLK         ; 1.000        ; -0.047     ; 2.114      ;
; -1.174 ; Entrada_PulsoUnico:inst1|mod_PU:inst9|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                              ; CLK          ; CLK         ; 1.000        ; -0.047     ; 2.114      ;
; -1.174 ; Entrada_PulsoUnico:inst1|mod_PU:inst9|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                              ; CLK          ; CLK         ; 1.000        ; -0.047     ; 2.114      ;
; -1.164 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_address_reg0         ; CLK          ; CLK         ; 1.000        ; 0.133      ; 2.306      ;
; -1.164 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_we_reg               ; CLK          ; CLK         ; 1.000        ; 0.133      ; 2.306      ;
; -1.162 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_datain_reg0          ; CLK          ; CLK         ; 1.000        ; 0.136      ; 2.307      ;
; -1.159 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; CLK          ; CLK         ; 1.000        ; 0.146      ; 2.292      ;
; -1.159 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; CLK          ; CLK         ; 1.000        ; 0.146      ; 2.292      ;
; -1.159 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; 0.146      ; 2.292      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLK'                                                                                                                                                                                                                                                                                                                                        ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                   ; To Node                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.178 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A4                                                                                ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A4                                                                                ; CLK          ; CLK         ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.B                                                                                 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.B                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_full                                  ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_full                                  ; CLK          ; CLK         ; 0.000        ; 0.045      ; 0.307      ;
; 0.186 ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst                                                                                                   ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Entrada_PulsoUnico:inst1|mod_PU:inst6|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst6|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Entrada_PulsoUnico:inst1|mod_PU:inst9|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst9|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Entrada_PulsoUnico:inst1|mod_PU:inst7|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst7|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.193 ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst1                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst1                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Entrada_PulsoUnico:inst1|mod_PU:inst6|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst6|inst1                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Entrada_PulsoUnico:inst1|mod_PU:inst9|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst9|inst1                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Entrada_PulsoUnico:inst1|mod_PU:inst7|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst7|inst1                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst1                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst1                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.314      ;
; 0.196 ; Entrada_PulsoUnico:inst1|mod_PU:inst6|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst6|inst1                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.317      ;
; 0.197 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; Entrada_PulsoUnico:inst1|mod_PU:inst9|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst9|inst1                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.318      ;
; 0.198 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.319      ;
; 0.198 ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst1                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.319      ;
; 0.199 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.320      ;
; 0.199 ; Entrada_PulsoUnico:inst1|mod_PU:inst7|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst7|inst1                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.320      ;
; 0.204 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                              ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; Entrada_PulsoUnico:inst1|mod_PU:inst9|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst9|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.325      ;
; 0.212 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.333      ;
; 0.214 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.335      ;
; 0.215 ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst1                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.336      ;
; 0.218 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.339      ;
; 0.221 ; Entrada_PulsoUnico:inst1|mod_PU:inst6|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst6|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.342      ;
; 0.227 ; Entrada_PulsoUnico:inst1|mod_PU:inst7|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst7|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.348      ;
; 0.283 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_address_reg0         ; CLK          ; CLK         ; 0.000        ; 0.226      ; 0.613      ;
; 0.297 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[2]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[2]                        ; CLK          ; CLK         ; 0.000        ; 0.045      ; 0.426      ;
; 0.299 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; CLK          ; CLK         ; 0.000        ; 0.044      ; 0.427      ;
; 0.305 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                              ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.426      ;
; 0.307 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                              ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.428      ;
; 0.307 ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst                                                                                                   ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst1                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.428      ;
; 0.307 ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst1                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.428      ;
; 0.310 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[0]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[0]                        ; CLK          ; CLK         ; 0.000        ; 0.045      ; 0.439      ;
; 0.311 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; CLK          ; CLK         ; 0.000        ; 0.044      ; 0.439      ;
; 0.317 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                              ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.438      ;
; 0.321 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.442      ;
; 0.322 ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.443      ;
; 0.323 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_address_reg0         ; CLK          ; CLK         ; 0.000        ; 0.226      ; 0.653      ;
; 0.325 ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.446      ;
; 0.326 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_address_reg0         ; CLK          ; CLK         ; 0.000        ; 0.226      ; 0.656      ;
; 0.326 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_address_reg0         ; CLK          ; CLK         ; 0.000        ; 0.226      ; 0.656      ;
; 0.334 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A2                                                                                ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A3                                                                                ; CLK          ; CLK         ; 0.000        ; 0.045      ; 0.463      ;
; 0.358 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[1]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[1]                        ; CLK          ; CLK         ; 0.000        ; 0.045      ; 0.487      ;
; 0.359 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; CLK          ; CLK         ; 0.000        ; 0.044      ; 0.487      ;
; 0.360 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; CLK          ; CLK         ; 0.000        ; 0.044      ; 0.488      ;
; 0.385 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[2]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0         ; CLK          ; CLK         ; 0.000        ; -0.008     ; 0.481      ;
; 0.398 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[1]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0         ; CLK          ; CLK         ; 0.000        ; -0.008     ; 0.494      ;
; 0.411 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[0]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0         ; CLK          ; CLK         ; 0.000        ; -0.008     ; 0.507      ;
; 0.448 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; CLK          ; CLK         ; 0.000        ; 0.044      ; 0.576      ;
; 0.448 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; CLK          ; CLK         ; 0.000        ; 0.044      ; 0.576      ;
; 0.454 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                              ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.575      ;
; 0.455 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.T                                                                                 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.T                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.045      ; 0.584      ;
; 0.455 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[2]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[3]                        ; CLK          ; CLK         ; 0.000        ; 0.045      ; 0.584      ;
; 0.457 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[0]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[1]                        ; CLK          ; CLK         ; 0.000        ; 0.045      ; 0.586      ;
; 0.460 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[0]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[2]                        ; CLK          ; CLK         ; 0.000        ; 0.045      ; 0.589      ;
; 0.461 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; CLK          ; CLK         ; 0.000        ; 0.044      ; 0.589      ;
; 0.461 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; CLK          ; CLK         ; 0.000        ; 0.044      ; 0.589      ;
; 0.464 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                              ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.585      ;
; 0.465 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_non_empty                             ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_non_empty                             ; CLK          ; CLK         ; 0.000        ; 0.045      ; 0.594      ;
; 0.465 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                              ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.586      ;
; 0.467 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                              ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.588      ;
; 0.480 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A3                                                                                ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A3                                                                                ; CLK          ; CLK         ; 0.000        ; 0.045      ; 0.609      ;
; 0.484 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[3]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[3]                        ; CLK          ; CLK         ; 0.000        ; 0.045      ; 0.613      ;
; 0.486 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[3]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0         ; CLK          ; CLK         ; 0.000        ; -0.008     ; 0.582      ;
; 0.492 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A3                                                                                ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A4                                                                                ; CLK          ; CLK         ; 0.000        ; 0.045      ; 0.621      ;
; 0.507 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[1]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[2]                        ; CLK          ; CLK         ; 0.000        ; 0.045      ; 0.636      ;
; 0.507 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; CLK          ; CLK         ; 0.000        ; 0.044      ; 0.635      ;
; 0.514 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; CLK          ; CLK         ; 0.000        ; 0.044      ; 0.642      ;
; 0.517 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                              ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.638      ;
; 0.523 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[0]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[3]                        ; CLK          ; CLK         ; 0.000        ; 0.045      ; 0.652      ;
; 0.524 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A1                                                                                ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A2                                                                                ; CLK          ; CLK         ; 0.000        ; 0.046      ; 0.654      ;
; 0.524 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A1                                                                                ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A1                                                                                ; CLK          ; CLK         ; 0.000        ; 0.045      ; 0.653      ;
; 0.526 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.B                                                                                 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.T                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.672      ;
; 0.530 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                              ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.651      ;
; 0.533 ; Entrada_PulsoUnico:inst1|mod_PU:inst6|inst1                                                                                                 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_datain_reg0          ; CLK          ; CLK         ; 0.000        ; 0.218      ; 0.855      ;
; 0.550 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A4                                                                                ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A3                                                                                ; CLK          ; CLK         ; 0.000        ; 0.045      ; 0.679      ;
; 0.570 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[1]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[3]                        ; CLK          ; CLK         ; 0.000        ; 0.045      ; 0.699      ;
; 0.585 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_full                                  ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_non_empty                             ; CLK          ; CLK         ; 0.000        ; 0.044      ; 0.713      ;
; 0.617 ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst1                                                                                                 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_datain_reg0          ; CLK          ; CLK         ; 0.000        ; 0.218      ; 0.939      ;
; 0.619 ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst1                                                                                                 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_datain_reg0          ; CLK          ; CLK         ; 0.000        ; 0.218      ; 0.941      ;
; 0.621 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_non_empty                             ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_full                                  ; CLK          ; CLK         ; 0.000        ; 0.046      ; 0.751      ;
; 0.624 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A1                                                                                ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A4                                                                                ; CLK          ; CLK         ; 0.000        ; 0.046      ; 0.754      ;
; 0.643 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A3                                                                                ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A2                                                                                ; CLK          ; CLK         ; 0.000        ; 0.045      ; 0.772      ;
; 0.680 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A1                                                                                ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.T                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.046      ; 0.810      ;
; 0.690 ; Entrada_PulsoUnico:inst1|mod_PU:inst7|inst1                                                                                                 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_datain_reg0          ; CLK          ; CLK         ; 0.000        ; 0.218      ; 1.012      ;
; 0.690 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A2                                                                                ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A2                                                                                ; CLK          ; CLK         ; 0.000        ; 0.045      ; 0.819      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                           ;
+------------------+---------+-------+----------+---------+---------------------+
; Clock            ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack ; -4.265  ; 0.178 ; N/A      ; N/A     ; -3.000              ;
;  CLK             ; -4.265  ; 0.178 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -89.009 ; 0.0   ; 0.0      ; 0.0     ; -51.696             ;
;  CLK             ; -89.009 ; 0.000 ; N/A      ; N/A     ; -51.696             ;
+------------------+---------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Menor         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FIFO[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FIFO[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FIFO[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Igual         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Maior         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OA            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OB            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OC            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OD            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OE            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OF            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OG            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Enable        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Rd            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; WR            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MOVS[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MOVS[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MOVS[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SAP[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SAP[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SAP[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; CLK                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; BE[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; BC[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; BC[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; BC[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; BC[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; BC[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; BE[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; BE[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; BE[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; BE[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Menor         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.33 V              ; -0.00616 V          ; 0.191 V                              ; 0.099 V                              ; 2.83e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.33 V             ; -0.00616 V         ; 0.191 V                             ; 0.099 V                             ; 2.83e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; FIFO[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; FIFO[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; FIFO[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Igual         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Maior         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; OA            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; OB            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; OC            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; OD            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; OE            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; OF            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; OG            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Enable        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Rd            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; WR            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.33 V              ; -0.00616 V          ; 0.191 V                              ; 0.099 V                              ; 2.83e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.33 V             ; -0.00616 V         ; 0.191 V                             ; 0.099 V                             ; 2.83e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; MOVS[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.33 V              ; -0.00624 V          ; 0.185 V                              ; 0.097 V                              ; 2.82e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.33 V             ; -0.00624 V         ; 0.185 V                             ; 0.097 V                             ; 2.82e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; MOVS[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; MOVS[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; SAP[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; SAP[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; SAP[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.45e-09 V                   ; 2.38 V              ; -0.0609 V           ; 0.148 V                              ; 0.095 V                              ; 2.82e-10 s                  ; 2.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.45e-09 V                  ; 2.38 V             ; -0.0609 V          ; 0.148 V                             ; 0.095 V                             ; 2.82e-10 s                 ; 2.59e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.61e-09 V                   ; 2.38 V              ; -0.00274 V          ; 0.141 V                              ; 0.006 V                              ; 4.7e-10 s                   ; 6.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.61e-09 V                  ; 2.38 V             ; -0.00274 V         ; 0.141 V                             ; 0.006 V                             ; 4.7e-10 s                  ; 6.02e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Menor         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.33 V              ; -0.00344 V          ; 0.134 V                              ; 0.075 V                              ; 3.33e-09 s                  ; 3.16e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.33 V             ; -0.00344 V         ; 0.134 V                             ; 0.075 V                             ; 3.33e-09 s                 ; 3.16e-09 s                 ; Yes                       ; Yes                       ;
; FIFO[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; FIFO[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; FIFO[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Igual         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Maior         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; OA            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; OB            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; OC            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; OD            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; OE            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; OF            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; OG            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Enable        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Rd            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; WR            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.33 V              ; -0.00344 V          ; 0.134 V                              ; 0.075 V                              ; 3.33e-09 s                  ; 3.16e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.33 V             ; -0.00344 V         ; 0.134 V                             ; 0.075 V                             ; 3.33e-09 s                 ; 3.16e-09 s                 ; Yes                       ; Yes                       ;
; MOVS[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.33 V              ; -0.00349 V          ; 0.163 V                              ; 0.074 V                              ; 3.33e-09 s                  ; 3.14e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.33 V             ; -0.00349 V         ; 0.163 V                             ; 0.074 V                             ; 3.33e-09 s                 ; 3.14e-09 s                 ; Yes                       ; Yes                       ;
; MOVS[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; MOVS[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; SAP[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; SAP[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; SAP[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.74e-07 V                   ; 2.36 V              ; -0.0201 V           ; 0.072 V                              ; 0.033 V                              ; 4.04e-10 s                  ; 3.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.74e-07 V                  ; 2.36 V             ; -0.0201 V          ; 0.072 V                             ; 0.033 V                             ; 4.04e-10 s                 ; 3.29e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.45e-07 V                   ; 2.35 V              ; -0.00643 V          ; 0.081 V                              ; 0.031 V                              ; 5.31e-10 s                  ; 7.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.45e-07 V                  ; 2.35 V             ; -0.00643 V         ; 0.081 V                             ; 0.031 V                             ; 5.31e-10 s                 ; 7.59e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Menor         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; FIFO[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; FIFO[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; FIFO[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Igual         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Maior         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OA            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OB            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OC            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OD            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OE            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OF            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OG            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Enable        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Rd            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; WR            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; MOVS[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; MOVS[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; MOVS[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SAP[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SAP[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SAP[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK        ; CLK      ; 1746     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK        ; CLK      ; 1746     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 10    ; 10   ;
; Unconstrained Input Port Paths  ; 20    ; 20   ;
; Unconstrained Output Ports      ; 22    ; 22   ;
; Unconstrained Output Port Paths ; 115   ; 115  ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; CLK    ; CLK   ; Base ; Constrained ;
+--------+-------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; BC[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BC[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BC[2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BC[3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BC[4]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BE[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BE[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BE[2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BE[3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BE[4]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; Enable      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FIFO[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FIFO[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FIFO[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Igual       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MOVS[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MOVS[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MOVS[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Maior       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Menor       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OA          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OB          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OC          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OD          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OE          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OF          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OG          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Rd          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SAP[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SAP[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SAP[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; BC[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BC[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BC[2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BC[3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BC[4]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BE[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BE[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BE[2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BE[3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BE[4]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; Enable      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FIFO[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FIFO[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FIFO[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Igual       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MOVS[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MOVS[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MOVS[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Maior       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Menor       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OA          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OB          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OC          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OD          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OE          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OF          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OG          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Rd          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SAP[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SAP[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SAP[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Tue May 23 23:42:57 2023
Info: Command: quartus_sta ElevadorBetaV3 -c ElevadorBetaV3
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'ElevadorBetaV3.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLK CLK
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -4.265
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.265             -89.009 CLK 
Info (332146): Worst-case hold slack is 0.341
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.341               0.000 CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -51.696 CLK 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.734
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.734             -77.167 CLK 
Info (332146): Worst-case hold slack is 0.297
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.297               0.000 CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -51.696 CLK 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.750
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.750             -35.972 CLK 
Info (332146): Worst-case hold slack is 0.178
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.178               0.000 CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -50.395 CLK 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4762 megabytes
    Info: Processing ended: Tue May 23 23:43:00 2023
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


