# compile verilog/system verilog design source files
verilog xil_defaultlib "C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_timescale.v" "C:/Users/iankh/Documents/NTHU/8051/Project/8051_ZedBoard/8051_ZedBoard.srcs/sources_1/imports/verilog/oc8051_defines.v" --include "../../../../8051_ZedBoard.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../8051_ZedBoard.srcs/sources_1/bd/design_1/ipshared/6b56/hdl" --include "../../../../8051_ZedBoard.srcs/sources_1/imports/verilog" --include "C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include" \
"../../../../8051_ZedBoard.ip_user_files/bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../../8051_ZedBoard.ip_user_files/bd/design_1/sim/design_1.v" \
"../../../../8051_ZedBoard.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
