Classic Timing Analyzer report for casovac
Tue May 12 21:57:30 2015
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'clk'
  6. Clock Setup: 'reset'
  7. Clock Setup: 'b_host'
  8. Clock Setup: 'start'
  9. Clock Setup: 'b_doma'
 10. Clock Hold: 'clk'
 11. Clock Hold: 'reset'
 12. Clock Hold: 'b_host'
 13. Clock Hold: 'start'
 14. Clock Hold: 'b_doma'
 15. tsu
 16. tco
 17. tpd
 18. th
 19. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                     ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-----------+-------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From      ; To          ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-----------+-------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 9.831 ns                         ; reset     ; b_hst1[1]   ; --         ; b_host   ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 41.370 ns                        ; b_hst0[2] ; segmenty[1] ; reset      ; --       ; 0            ;
; Worst-case tpd               ; N/A                                      ; None          ; 26.283 ns                        ; reset     ; segmenty[1] ; --         ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; 7.807 ns                         ; b_host    ; b_hst0[3]   ; --         ; reset    ; 0            ;
; Clock Setup: 'reset'         ; N/A                                      ; None          ; 44.87 MHz ( period = 22.287 ns ) ; b_hst0[2] ; b_hst0[3]   ; reset      ; reset    ; 0            ;
; Clock Setup: 'start'         ; N/A                                      ; None          ; 51.24 MHz ( period = 19.517 ns ) ; b_hst0[2] ; b_hst0[3]   ; start      ; start    ; 0            ;
; Clock Setup: 'b_host'        ; N/A                                      ; None          ; 55.58 MHz ( period = 17.993 ns ) ; b_hst0[2] ; b_hst0[3]   ; b_host     ; b_host   ; 0            ;
; Clock Setup: 'clk'           ; N/A                                      ; None          ; 55.58 MHz ( period = 17.993 ns ) ; b_hst0[2] ; b_hst0[3]   ; clk        ; clk      ; 0            ;
; Clock Setup: 'b_doma'        ; N/A                                      ; None          ; 66.51 MHz ( period = 15.036 ns ) ; b_dom1[2] ; b_dom1[3]   ; b_doma     ; b_doma   ; 0            ;
; Clock Hold: 'reset'          ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; b_dom1[3] ; b_dom1[1]   ; reset      ; reset    ; 27           ;
; Clock Hold: 'start'          ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; b_dom1[3] ; b_dom1[1]   ; start      ; start    ; 31           ;
; Clock Hold: 'clk'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; b_dom1[3] ; b_dom1[1]   ; clk        ; clk      ; 24           ;
; Clock Hold: 'b_doma'         ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; b_dom1[3] ; b_dom1[1]   ; b_doma     ; b_doma   ; 10           ;
; Clock Hold: 'b_host'         ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; b_hst0[3] ; b_hst0[3]   ; b_host     ; b_host   ; 8            ;
; Total number of failed paths ;                                          ;               ;                                  ;           ;             ;            ;          ; 100          ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-----------+-------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C5T144C8        ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; reset           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; b_host          ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; start           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; b_doma          ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                            ;
+-----------------------------------------+-----------------------------------------------------+-----------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From            ; To              ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 55.58 MHz ( period = 17.993 ns )                    ; b_hst0[2]       ; b_hst0[3]       ; clk        ; clk      ; None                        ; None                      ; 8.345 ns                ;
; N/A                                     ; 55.71 MHz ( period = 17.949 ns )                    ; b_hst0[1]       ; b_hst0[3]       ; clk        ; clk      ; None                        ; None                      ; 8.299 ns                ;
; N/A                                     ; 56.28 MHz ( period = 17.767 ns )                    ; b_hst0[2]       ; b_hst0[1]       ; clk        ; clk      ; None                        ; None                      ; 11.501 ns               ;
; N/A                                     ; 56.42 MHz ( period = 17.723 ns )                    ; b_hst0[1]       ; b_hst0[1]       ; clk        ; clk      ; None                        ; None                      ; 11.455 ns               ;
; N/A                                     ; 57.02 MHz ( period = 17.538 ns )                    ; b_hst0[2]       ; b_hst0[2]       ; clk        ; clk      ; None                        ; None                      ; 11.252 ns               ;
; N/A                                     ; 57.16 MHz ( period = 17.494 ns )                    ; b_hst0[1]       ; b_hst0[2]       ; clk        ; clk      ; None                        ; None                      ; 11.206 ns               ;
; N/A                                     ; 59.86 MHz ( period = 16.705 ns )                    ; b_hst0[2]       ; b_hst1[1]       ; clk        ; clk      ; None                        ; None                      ; 7.010 ns                ;
; N/A                                     ; 60.02 MHz ( period = 16.661 ns )                    ; b_hst0[1]       ; b_hst1[1]       ; clk        ; clk      ; None                        ; None                      ; 6.964 ns                ;
; N/A                                     ; 66.51 MHz ( period = 15.036 ns )                    ; b_dom1[2]       ; b_dom1[3]       ; clk        ; clk      ; None                        ; None                      ; 6.731 ns                ;
; N/A                                     ; 66.93 MHz ( period = 14.940 ns )                    ; b_dom1[1]       ; b_dom1[3]       ; clk        ; clk      ; None                        ; None                      ; 6.635 ns                ;
; N/A                                     ; 70.61 MHz ( period = 14.162 ns )                    ; b_dom1[2]       ; b_dom1[1]       ; clk        ; clk      ; None                        ; None                      ; 8.552 ns                ;
; N/A                                     ; 71.09 MHz ( period = 14.066 ns )                    ; b_dom1[1]       ; b_dom1[1]       ; clk        ; clk      ; None                        ; None                      ; 8.456 ns                ;
; N/A                                     ; 72.19 MHz ( period = 13.852 ns )                    ; b_dom1[2]       ; b_dom1[2]       ; clk        ; clk      ; None                        ; None                      ; 8.248 ns                ;
; N/A                                     ; 72.70 MHz ( period = 13.756 ns )                    ; b_dom1[1]       ; b_dom1[2]       ; clk        ; clk      ; None                        ; None                      ; 8.152 ns                ;
; N/A                                     ; 74.94 MHz ( period = 13.344 ns )                    ; b_dom1[2]       ; b_dom0[1]       ; clk        ; clk      ; None                        ; None                      ; 5.054 ns                ;
; N/A                                     ; 75.48 MHz ( period = 13.248 ns )                    ; b_dom1[1]       ; b_dom0[1]       ; clk        ; clk      ; None                        ; None                      ; 4.958 ns                ;
; N/A                                     ; 78.13 MHz ( period = 12.800 ns )                    ; b_hst0[3]       ; b_hst0[3]       ; clk        ; clk      ; None                        ; None                      ; 5.796 ns                ;
; N/A                                     ; 79.53 MHz ( period = 12.574 ns )                    ; b_hst0[3]       ; b_hst0[1]       ; clk        ; clk      ; None                        ; None                      ; 8.952 ns                ;
; N/A                                     ; 81.00 MHz ( period = 12.345 ns )                    ; b_hst0[3]       ; b_hst0[2]       ; clk        ; clk      ; None                        ; None                      ; 8.703 ns                ;
; N/A                                     ; 83.96 MHz ( period = 11.910 ns )                    ; b_hst1[1]       ; b_hst1[1]       ; clk        ; clk      ; None                        ; None                      ; 7.572 ns                ;
; N/A                                     ; 85.50 MHz ( period = 11.696 ns )                    ; b_dom1[3]       ; b_dom1[3]       ; clk        ; clk      ; None                        ; None                      ; 5.891 ns                ;
; N/A                                     ; 86.87 MHz ( period = 11.512 ns )                    ; b_hst0[3]       ; b_hst1[1]       ; clk        ; clk      ; None                        ; None                      ; 4.461 ns                ;
; N/A                                     ; 90.47 MHz ( period = 11.053 ns )                    ; cas_m1[3]       ; pause~_emulated ; clk        ; clk      ; None                        ; None                      ; 9.185 ns                ;
; N/A                                     ; 90.62 MHz ( period = 11.035 ns )                    ; cas_m1[1]       ; pause~_emulated ; clk        ; clk      ; None                        ; None                      ; 9.167 ns                ;
; N/A                                     ; 92.40 MHz ( period = 10.822 ns )                    ; b_dom1[3]       ; b_dom1[1]       ; clk        ; clk      ; None                        ; None                      ; 7.712 ns                ;
; N/A                                     ; 93.28 MHz ( period = 10.720 ns )                    ; cas_m1[2]       ; pause~_emulated ; clk        ; clk      ; None                        ; None                      ; 8.852 ns                ;
; N/A                                     ; 94.70 MHz ( period = 10.560 ns )                    ; cas_m1[0]       ; pause~_emulated ; clk        ; clk      ; None                        ; None                      ; 8.692 ns                ;
; N/A                                     ; 95.13 MHz ( period = 10.512 ns )                    ; b_dom1[3]       ; b_dom1[2]       ; clk        ; clk      ; None                        ; None                      ; 7.408 ns                ;
; N/A                                     ; 96.09 MHz ( period = 10.407 ns )                    ; cas_m1[3]       ; cas_m0[0]       ; clk        ; clk      ; None                        ; None                      ; 10.143 ns               ;
; N/A                                     ; 96.10 MHz ( period = 10.406 ns )                    ; cas_m1[3]       ; cas_m0[3]       ; clk        ; clk      ; None                        ; None                      ; 10.142 ns               ;
; N/A                                     ; 96.11 MHz ( period = 10.405 ns )                    ; cas_m1[3]       ; cas_m0[2]       ; clk        ; clk      ; None                        ; None                      ; 10.141 ns               ;
; N/A                                     ; 96.26 MHz ( period = 10.389 ns )                    ; cas_m1[1]       ; cas_m0[0]       ; clk        ; clk      ; None                        ; None                      ; 10.125 ns               ;
; N/A                                     ; 96.26 MHz ( period = 10.388 ns )                    ; cas_m1[1]       ; cas_m0[3]       ; clk        ; clk      ; None                        ; None                      ; 10.124 ns               ;
; N/A                                     ; 96.27 MHz ( period = 10.387 ns )                    ; cas_m1[1]       ; cas_m0[2]       ; clk        ; clk      ; None                        ; None                      ; 10.123 ns               ;
; N/A                                     ; 99.27 MHz ( period = 10.074 ns )                    ; cas_m1[2]       ; cas_m0[0]       ; clk        ; clk      ; None                        ; None                      ; 9.810 ns                ;
; N/A                                     ; 99.28 MHz ( period = 10.073 ns )                    ; cas_m1[2]       ; cas_m0[3]       ; clk        ; clk      ; None                        ; None                      ; 9.809 ns                ;
; N/A                                     ; 99.29 MHz ( period = 10.072 ns )                    ; cas_m1[2]       ; cas_m0[2]       ; clk        ; clk      ; None                        ; None                      ; 9.808 ns                ;
; N/A                                     ; 99.96 MHz ( period = 10.004 ns )                    ; b_dom1[3]       ; b_dom0[1]       ; clk        ; clk      ; None                        ; None                      ; 4.214 ns                ;
; N/A                                     ; 100.87 MHz ( period = 9.914 ns )                    ; cas_m1[0]       ; cas_m0[0]       ; clk        ; clk      ; None                        ; None                      ; 9.650 ns                ;
; N/A                                     ; 100.88 MHz ( period = 9.913 ns )                    ; cas_m1[0]       ; cas_m0[3]       ; clk        ; clk      ; None                        ; None                      ; 9.649 ns                ;
; N/A                                     ; 100.89 MHz ( period = 9.912 ns )                    ; cas_m1[0]       ; cas_m0[2]       ; clk        ; clk      ; None                        ; None                      ; 9.648 ns                ;
; N/A                                     ; 101.78 MHz ( period = 9.825 ns )                    ; b_dom0[1]       ; b_dom0[1]       ; clk        ; clk      ; None                        ; None                      ; 6.400 ns                ;
; N/A                                     ; 101.91 MHz ( period = 9.813 ns )                    ; cas_m1[3]       ; cas_m1[1]       ; clk        ; clk      ; None                        ; None                      ; 9.549 ns                ;
; N/A                                     ; 102.09 MHz ( period = 9.795 ns )                    ; cas_m1[1]       ; cas_m1[1]       ; clk        ; clk      ; None                        ; None                      ; 9.531 ns                ;
; N/A                                     ; 105.49 MHz ( period = 9.480 ns )                    ; cas_m1[2]       ; cas_m1[1]       ; clk        ; clk      ; None                        ; None                      ; 9.216 ns                ;
; N/A                                     ; 107.00 MHz ( period = 9.346 ns )                    ; cas_m1[3]       ; cas_m1[0]       ; clk        ; clk      ; None                        ; None                      ; 9.082 ns                ;
; N/A                                     ; 107.20 MHz ( period = 9.328 ns )                    ; cas_m1[1]       ; cas_m1[0]       ; clk        ; clk      ; None                        ; None                      ; 9.064 ns                ;
; N/A                                     ; 107.30 MHz ( period = 9.320 ns )                    ; cas_m1[0]       ; cas_m1[1]       ; clk        ; clk      ; None                        ; None                      ; 9.056 ns                ;
; N/A                                     ; 110.95 MHz ( period = 9.013 ns )                    ; cas_m1[2]       ; cas_m1[0]       ; clk        ; clk      ; None                        ; None                      ; 8.749 ns                ;
; N/A                                     ; 111.41 MHz ( period = 8.976 ns )                    ; cas_s0[2]       ; pause~_emulated ; clk        ; clk      ; None                        ; None                      ; 7.125 ns                ;
; N/A                                     ; 111.78 MHz ( period = 8.946 ns )                    ; cas_s0[1]       ; pause~_emulated ; clk        ; clk      ; None                        ; None                      ; 7.095 ns                ;
; N/A                                     ; 112.96 MHz ( period = 8.853 ns )                    ; cas_m1[0]       ; cas_m1[0]       ; clk        ; clk      ; None                        ; None                      ; 8.589 ns                ;
; N/A                                     ; 113.87 MHz ( period = 8.782 ns )                    ; cas_s0[3]       ; pause~_emulated ; clk        ; clk      ; None                        ; None                      ; 6.931 ns                ;
; N/A                                     ; 115.86 MHz ( period = 8.631 ns )                    ; cas_s0[0]       ; pause~_emulated ; clk        ; clk      ; None                        ; None                      ; 6.780 ns                ;
; N/A                                     ; 116.33 MHz ( period = 8.596 ns )                    ; cas_m0[0]       ; pause~_emulated ; clk        ; clk      ; None                        ; None                      ; 6.728 ns                ;
; N/A                                     ; 120.05 MHz ( period = 8.330 ns )                    ; cas_s0[2]       ; cas_m0[0]       ; clk        ; clk      ; None                        ; None                      ; 8.083 ns                ;
; N/A                                     ; 120.06 MHz ( period = 8.329 ns )                    ; cas_s0[2]       ; cas_m0[3]       ; clk        ; clk      ; None                        ; None                      ; 8.082 ns                ;
; N/A                                     ; 120.08 MHz ( period = 8.328 ns )                    ; cas_s0[2]       ; cas_m0[2]       ; clk        ; clk      ; None                        ; None                      ; 8.081 ns                ;
; N/A                                     ; 120.48 MHz ( period = 8.300 ns )                    ; cas_s0[1]       ; cas_m0[0]       ; clk        ; clk      ; None                        ; None                      ; 8.053 ns                ;
; N/A                                     ; 120.50 MHz ( period = 8.299 ns )                    ; cas_s0[1]       ; cas_m0[3]       ; clk        ; clk      ; None                        ; None                      ; 8.052 ns                ;
; N/A                                     ; 120.51 MHz ( period = 8.298 ns )                    ; cas_s0[1]       ; cas_m0[2]       ; clk        ; clk      ; None                        ; None                      ; 8.051 ns                ;
; N/A                                     ; 121.98 MHz ( period = 8.198 ns )                    ; b_hst1[1]       ; b_hst0[3]       ; clk        ; clk      ; None                        ; None                      ; 3.907 ns                ;
; N/A                                     ; 122.09 MHz ( period = 8.191 ns )                    ; cas_m0[2]       ; pause~_emulated ; clk        ; clk      ; None                        ; None                      ; 6.323 ns                ;
; N/A                                     ; 122.91 MHz ( period = 8.136 ns )                    ; cas_s0[3]       ; cas_m0[0]       ; clk        ; clk      ; None                        ; None                      ; 7.889 ns                ;
; N/A                                     ; 122.93 MHz ( period = 8.135 ns )                    ; cas_s0[3]       ; cas_m0[3]       ; clk        ; clk      ; None                        ; None                      ; 7.888 ns                ;
; N/A                                     ; 122.94 MHz ( period = 8.134 ns )                    ; cas_s0[3]       ; cas_m0[2]       ; clk        ; clk      ; None                        ; None                      ; 7.887 ns                ;
; N/A                                     ; 123.30 MHz ( period = 8.110 ns )                    ; cas_m1[3]       ; cas_s0[0]       ; clk        ; clk      ; None                        ; None                      ; 7.829 ns                ;
; N/A                                     ; 123.32 MHz ( period = 8.109 ns )                    ; cas_m1[3]       ; cas_s0[2]       ; clk        ; clk      ; None                        ; None                      ; 7.828 ns                ;
; N/A                                     ; 123.32 MHz ( period = 8.109 ns )                    ; cas_m1[3]       ; cas_s0[3]       ; clk        ; clk      ; None                        ; None                      ; 7.828 ns                ;
; N/A                                     ; 123.38 MHz ( period = 8.105 ns )                    ; cas_m1[3]       ; cas_s0[1]       ; clk        ; clk      ; None                        ; None                      ; 7.824 ns                ;
; N/A                                     ; 123.58 MHz ( period = 8.092 ns )                    ; cas_m1[1]       ; cas_s0[0]       ; clk        ; clk      ; None                        ; None                      ; 7.811 ns                ;
; N/A                                     ; 123.59 MHz ( period = 8.091 ns )                    ; cas_m1[1]       ; cas_s0[2]       ; clk        ; clk      ; None                        ; None                      ; 7.810 ns                ;
; N/A                                     ; 123.59 MHz ( period = 8.091 ns )                    ; cas_m1[1]       ; cas_s0[3]       ; clk        ; clk      ; None                        ; None                      ; 7.810 ns                ;
; N/A                                     ; 123.66 MHz ( period = 8.087 ns )                    ; cas_m1[1]       ; cas_s0[1]       ; clk        ; clk      ; None                        ; None                      ; 7.806 ns                ;
; N/A                                     ; 125.23 MHz ( period = 7.985 ns )                    ; cas_s0[0]       ; cas_m0[0]       ; clk        ; clk      ; None                        ; None                      ; 7.738 ns                ;
; N/A                                     ; 125.25 MHz ( period = 7.984 ns )                    ; cas_s0[0]       ; cas_m0[3]       ; clk        ; clk      ; None                        ; None                      ; 7.737 ns                ;
; N/A                                     ; 125.27 MHz ( period = 7.983 ns )                    ; cas_s0[0]       ; cas_m0[2]       ; clk        ; clk      ; None                        ; None                      ; 7.736 ns                ;
; N/A                                     ; 125.42 MHz ( period = 7.973 ns )                    ; cas_m0[3]       ; pause~_emulated ; clk        ; clk      ; None                        ; None                      ; 6.105 ns                ;
; N/A                                     ; 125.44 MHz ( period = 7.972 ns )                    ; b_hst1[1]       ; b_hst0[1]       ; clk        ; clk      ; None                        ; None                      ; 7.063 ns                ;
; N/A                                     ; 125.79 MHz ( period = 7.950 ns )                    ; cas_m0[0]       ; cas_m0[0]       ; clk        ; clk      ; None                        ; None                      ; 7.686 ns                ;
; N/A                                     ; 125.80 MHz ( period = 7.949 ns )                    ; cas_m0[0]       ; cas_m0[3]       ; clk        ; clk      ; None                        ; None                      ; 7.685 ns                ;
; N/A                                     ; 125.82 MHz ( period = 7.948 ns )                    ; cas_m0[0]       ; cas_m0[2]       ; clk        ; clk      ; None                        ; None                      ; 7.684 ns                ;
; N/A                                     ; 128.58 MHz ( period = 7.777 ns )                    ; cas_m1[2]       ; cas_s0[0]       ; clk        ; clk      ; None                        ; None                      ; 7.496 ns                ;
; N/A                                     ; 128.60 MHz ( period = 7.776 ns )                    ; cas_m1[2]       ; cas_s0[2]       ; clk        ; clk      ; None                        ; None                      ; 7.495 ns                ;
; N/A                                     ; 128.60 MHz ( period = 7.776 ns )                    ; cas_m1[2]       ; cas_s0[3]       ; clk        ; clk      ; None                        ; None                      ; 7.495 ns                ;
; N/A                                     ; 128.67 MHz ( period = 7.772 ns )                    ; cas_m1[2]       ; cas_s0[1]       ; clk        ; clk      ; None                        ; None                      ; 7.491 ns                ;
; N/A                                     ; 129.15 MHz ( period = 7.743 ns )                    ; b_hst1[1]       ; b_hst0[2]       ; clk        ; clk      ; None                        ; None                      ; 6.814 ns                ;
; N/A                                     ; 129.27 MHz ( period = 7.736 ns )                    ; cas_s0[2]       ; cas_m1[1]       ; clk        ; clk      ; None                        ; None                      ; 7.489 ns                ;
; N/A                                     ; 129.77 MHz ( period = 7.706 ns )                    ; cas_s0[1]       ; cas_m1[1]       ; clk        ; clk      ; None                        ; None                      ; 7.459 ns                ;
; N/A                                     ; 131.29 MHz ( period = 7.617 ns )                    ; cas_m1[0]       ; cas_s0[0]       ; clk        ; clk      ; None                        ; None                      ; 7.336 ns                ;
; N/A                                     ; 131.30 MHz ( period = 7.616 ns )                    ; cas_m1[0]       ; cas_s0[2]       ; clk        ; clk      ; None                        ; None                      ; 7.335 ns                ;
; N/A                                     ; 131.30 MHz ( period = 7.616 ns )                    ; cas_m1[0]       ; cas_s0[3]       ; clk        ; clk      ; None                        ; None                      ; 7.335 ns                ;
; N/A                                     ; 131.37 MHz ( period = 7.612 ns )                    ; cas_m1[0]       ; cas_s0[1]       ; clk        ; clk      ; None                        ; None                      ; 7.331 ns                ;
; N/A                                     ; 132.54 MHz ( period = 7.545 ns )                    ; cas_m0[2]       ; cas_m0[0]       ; clk        ; clk      ; None                        ; None                      ; 7.281 ns                ;
; N/A                                     ; 132.56 MHz ( period = 7.544 ns )                    ; cas_m0[2]       ; cas_m0[3]       ; clk        ; clk      ; None                        ; None                      ; 7.280 ns                ;
; N/A                                     ; 132.57 MHz ( period = 7.543 ns )                    ; cas_m0[2]       ; cas_m0[2]       ; clk        ; clk      ; None                        ; None                      ; 7.279 ns                ;
; N/A                                     ; 132.59 MHz ( period = 7.542 ns )                    ; cas_s0[3]       ; cas_m1[1]       ; clk        ; clk      ; None                        ; None                      ; 7.295 ns                ;
; N/A                                     ; 132.68 MHz ( period = 7.537 ns )                    ; cas_m1[3]       ; cas_s1[0]       ; clk        ; clk      ; None                        ; None                      ; 7.242 ns                ;
; N/A                                     ; 132.70 MHz ( period = 7.536 ns )                    ; cas_m1[3]       ; cas_s1[1]       ; clk        ; clk      ; None                        ; None                      ; 7.241 ns                ;
; N/A                                     ; 132.71 MHz ( period = 7.535 ns )                    ; cas_m1[3]       ; cas_m0[1]       ; clk        ; clk      ; None                        ; None                      ; 7.240 ns                ;
; N/A                                     ; 133.00 MHz ( period = 7.519 ns )                    ; cas_m1[1]       ; cas_s1[0]       ; clk        ; clk      ; None                        ; None                      ; 7.224 ns                ;
; N/A                                     ; 133.01 MHz ( period = 7.518 ns )                    ; cas_m1[1]       ; cas_s1[1]       ; clk        ; clk      ; None                        ; None                      ; 7.223 ns                ;
; N/A                                     ; 133.03 MHz ( period = 7.517 ns )                    ; cas_m1[1]       ; cas_m0[1]       ; clk        ; clk      ; None                        ; None                      ; 7.222 ns                ;
; N/A                                     ; 135.30 MHz ( period = 7.391 ns )                    ; cas_s0[0]       ; cas_m1[1]       ; clk        ; clk      ; None                        ; None                      ; 7.144 ns                ;
; N/A                                     ; 135.94 MHz ( period = 7.356 ns )                    ; cas_m0[0]       ; cas_m1[1]       ; clk        ; clk      ; None                        ; None                      ; 7.092 ns                ;
; N/A                                     ; 136.48 MHz ( period = 7.327 ns )                    ; cas_m0[3]       ; cas_m0[0]       ; clk        ; clk      ; None                        ; None                      ; 7.063 ns                ;
; N/A                                     ; 136.50 MHz ( period = 7.326 ns )                    ; cas_m0[3]       ; cas_m0[3]       ; clk        ; clk      ; None                        ; None                      ; 7.062 ns                ;
; N/A                                     ; 136.52 MHz ( period = 7.325 ns )                    ; cas_m0[3]       ; cas_m0[2]       ; clk        ; clk      ; None                        ; None                      ; 7.061 ns                ;
; N/A                                     ; 137.57 MHz ( period = 7.269 ns )                    ; cas_s0[2]       ; cas_m1[0]       ; clk        ; clk      ; None                        ; None                      ; 7.022 ns                ;
; N/A                                     ; 138.14 MHz ( period = 7.239 ns )                    ; cas_s0[1]       ; cas_m1[0]       ; clk        ; clk      ; None                        ; None                      ; 6.992 ns                ;
; N/A                                     ; 138.81 MHz ( period = 7.204 ns )                    ; cas_m1[2]       ; cas_s1[0]       ; clk        ; clk      ; None                        ; None                      ; 6.909 ns                ;
; N/A                                     ; 138.83 MHz ( period = 7.203 ns )                    ; cas_m1[2]       ; cas_s1[1]       ; clk        ; clk      ; None                        ; None                      ; 6.908 ns                ;
; N/A                                     ; 138.85 MHz ( period = 7.202 ns )                    ; cas_m1[2]       ; cas_m0[1]       ; clk        ; clk      ; None                        ; None                      ; 6.907 ns                ;
; N/A                                     ; 141.34 MHz ( period = 7.075 ns )                    ; cas_s0[3]       ; cas_m1[0]       ; clk        ; clk      ; None                        ; None                      ; 6.828 ns                ;
; N/A                                     ; 141.96 MHz ( period = 7.044 ns )                    ; cas_m1[0]       ; cas_s1[0]       ; clk        ; clk      ; None                        ; None                      ; 6.749 ns                ;
; N/A                                     ; 141.98 MHz ( period = 7.043 ns )                    ; cas_m1[0]       ; cas_s1[1]       ; clk        ; clk      ; None                        ; None                      ; 6.748 ns                ;
; N/A                                     ; 142.01 MHz ( period = 7.042 ns )                    ; cas_m1[0]       ; cas_m0[1]       ; clk        ; clk      ; None                        ; None                      ; 6.747 ns                ;
; N/A                                     ; 142.86 MHz ( period = 7.000 ns )                    ; b_dom0[1]       ; b_dom1[3]       ; clk        ; clk      ; None                        ; None                      ; 3.560 ns                ;
; N/A                                     ; 143.86 MHz ( period = 6.951 ns )                    ; cas_m0[2]       ; cas_m1[1]       ; clk        ; clk      ; None                        ; None                      ; 6.687 ns                ;
; N/A                                     ; 144.43 MHz ( period = 6.924 ns )                    ; cas_s0[0]       ; cas_m1[0]       ; clk        ; clk      ; None                        ; None                      ; 6.677 ns                ;
; N/A                                     ; 145.16 MHz ( period = 6.889 ns )                    ; cas_m0[0]       ; cas_m1[0]       ; clk        ; clk      ; None                        ; None                      ; 6.625 ns                ;
; N/A                                     ; 148.52 MHz ( period = 6.733 ns )                    ; cas_m0[3]       ; cas_m1[1]       ; clk        ; clk      ; None                        ; None                      ; 6.469 ns                ;
; N/A                                     ; 150.08 MHz ( period = 6.663 ns )                    ; cas_s1[2]       ; pause~_emulated ; clk        ; clk      ; None                        ; None                      ; 4.826 ns                ;
; N/A                                     ; 151.10 MHz ( period = 6.618 ns )                    ; pause~_emulated ; b_hst1[1]       ; clk        ; clk      ; None                        ; None                      ; 8.233 ns                ;
; N/A                                     ; 151.19 MHz ( period = 6.614 ns )                    ; cas_s1[3]       ; pause~_emulated ; clk        ; clk      ; None                        ; None                      ; 4.777 ns                ;
; N/A                                     ; 152.32 MHz ( period = 6.565 ns )                    ; pause~_emulated ; cas_m0[0]       ; clk        ; clk      ; None                        ; None                      ; 7.905 ns                ;
; N/A                                     ; 152.35 MHz ( period = 6.564 ns )                    ; pause~_emulated ; cas_m0[3]       ; clk        ; clk      ; None                        ; None                      ; 7.904 ns                ;
; N/A                                     ; 152.37 MHz ( period = 6.563 ns )                    ; pause~_emulated ; cas_m0[2]       ; clk        ; clk      ; None                        ; None                      ; 7.903 ns                ;
; N/A                                     ; 154.23 MHz ( period = 6.484 ns )                    ; cas_m0[2]       ; cas_m1[0]       ; clk        ; clk      ; None                        ; None                      ; 6.220 ns                ;
; N/A                                     ; 154.66 MHz ( period = 6.466 ns )                    ; cas_s1[0]       ; pause~_emulated ; clk        ; clk      ; None                        ; None                      ; 4.629 ns                ;
; N/A                                     ; 154.94 MHz ( period = 6.454 ns )                    ; cas_m0[1]       ; pause~_emulated ; clk        ; clk      ; None                        ; None                      ; 4.617 ns                ;
; N/A                                     ; 156.03 MHz ( period = 6.409 ns )                    ; cas_s1[2]       ; cas_m0[0]       ; clk        ; clk      ; None                        ; None                      ; 6.176 ns                ;
; N/A                                     ; 156.05 MHz ( period = 6.408 ns )                    ; cas_s1[2]       ; cas_m0[3]       ; clk        ; clk      ; None                        ; None                      ; 6.175 ns                ;
; N/A                                     ; 156.08 MHz ( period = 6.407 ns )                    ; cas_s1[2]       ; cas_m0[2]       ; clk        ; clk      ; None                        ; None                      ; 6.174 ns                ;
; N/A                                     ; 157.23 MHz ( period = 6.360 ns )                    ; cas_s1[3]       ; cas_m0[0]       ; clk        ; clk      ; None                        ; None                      ; 6.127 ns                ;
; N/A                                     ; 157.26 MHz ( period = 6.359 ns )                    ; cas_s1[3]       ; cas_m0[3]       ; clk        ; clk      ; None                        ; None                      ; 6.126 ns                ;
; N/A                                     ; 157.28 MHz ( period = 6.358 ns )                    ; cas_s1[3]       ; cas_m0[2]       ; clk        ; clk      ; None                        ; None                      ; 6.125 ns                ;
; N/A                                     ; 158.73 MHz ( period = 6.300 ns )                    ; cas_s1[1]       ; pause~_emulated ; clk        ; clk      ; None                        ; None                      ; 4.463 ns                ;
; N/A                                     ; 159.59 MHz ( period = 6.266 ns )                    ; cas_m0[3]       ; cas_m1[0]       ; clk        ; clk      ; None                        ; None                      ; 6.002 ns                ;
; N/A                                     ; 160.98 MHz ( period = 6.212 ns )                    ; cas_s1[0]       ; cas_m0[0]       ; clk        ; clk      ; None                        ; None                      ; 5.979 ns                ;
; N/A                                     ; 161.00 MHz ( period = 6.211 ns )                    ; cas_s1[0]       ; cas_m0[3]       ; clk        ; clk      ; None                        ; None                      ; 5.978 ns                ;
; N/A                                     ; 161.03 MHz ( period = 6.210 ns )                    ; cas_s1[0]       ; cas_m0[2]       ; clk        ; clk      ; None                        ; None                      ; 5.977 ns                ;
; N/A                                     ; 163.24 MHz ( period = 6.126 ns )                    ; b_dom0[1]       ; b_dom1[1]       ; clk        ; clk      ; None                        ; None                      ; 5.381 ns                ;
; N/A                                     ; 165.40 MHz ( period = 6.046 ns )                    ; cas_s1[1]       ; cas_m0[0]       ; clk        ; clk      ; None                        ; None                      ; 5.813 ns                ;
; N/A                                     ; 165.43 MHz ( period = 6.045 ns )                    ; cas_s1[1]       ; cas_m0[3]       ; clk        ; clk      ; None                        ; None                      ; 5.812 ns                ;
; N/A                                     ; 165.45 MHz ( period = 6.044 ns )                    ; cas_s1[1]       ; cas_m0[2]       ; clk        ; clk      ; None                        ; None                      ; 5.811 ns                ;
; N/A                                     ; 165.76 MHz ( period = 6.033 ns )                    ; cas_s0[2]       ; cas_s0[0]       ; clk        ; clk      ; None                        ; None                      ; 5.769 ns                ;
; N/A                                     ; 165.78 MHz ( period = 6.032 ns )                    ; cas_s0[2]       ; cas_s0[2]       ; clk        ; clk      ; None                        ; None                      ; 5.768 ns                ;
; N/A                                     ; 165.78 MHz ( period = 6.032 ns )                    ; cas_s0[2]       ; cas_s0[3]       ; clk        ; clk      ; None                        ; None                      ; 5.768 ns                ;
; N/A                                     ; 165.89 MHz ( period = 6.028 ns )                    ; cas_s0[2]       ; cas_s0[1]       ; clk        ; clk      ; None                        ; None                      ; 5.764 ns                ;
; N/A                                     ; 166.58 MHz ( period = 6.003 ns )                    ; cas_s0[1]       ; cas_s0[0]       ; clk        ; clk      ; None                        ; None                      ; 5.739 ns                ;
; N/A                                     ; 166.61 MHz ( period = 6.002 ns )                    ; cas_s0[1]       ; cas_s0[2]       ; clk        ; clk      ; None                        ; None                      ; 5.738 ns                ;
; N/A                                     ; 166.61 MHz ( period = 6.002 ns )                    ; cas_s0[1]       ; cas_s0[3]       ; clk        ; clk      ; None                        ; None                      ; 5.738 ns                ;
; N/A                                     ; 166.72 MHz ( period = 5.998 ns )                    ; cas_s0[1]       ; cas_s0[1]       ; clk        ; clk      ; None                        ; None                      ; 5.734 ns                ;
; N/A                                     ; 171.26 MHz ( period = 5.839 ns )                    ; count[20]       ; count[18]       ; clk        ; clk      ; None                        ; None                      ; 5.575 ns                ;
; N/A                                     ; 171.26 MHz ( period = 5.839 ns )                    ; cas_s0[3]       ; cas_s0[0]       ; clk        ; clk      ; None                        ; None                      ; 5.575 ns                ;
; N/A                                     ; 171.29 MHz ( period = 5.838 ns )                    ; cas_s0[3]       ; cas_s0[2]       ; clk        ; clk      ; None                        ; None                      ; 5.574 ns                ;
; N/A                                     ; 171.29 MHz ( period = 5.838 ns )                    ; cas_s0[3]       ; cas_s0[3]       ; clk        ; clk      ; None                        ; None                      ; 5.574 ns                ;
; N/A                                     ; 171.41 MHz ( period = 5.834 ns )                    ; cas_s0[3]       ; cas_s0[1]       ; clk        ; clk      ; None                        ; None                      ; 5.570 ns                ;
; N/A                                     ; 171.94 MHz ( period = 5.816 ns )                    ; b_dom0[1]       ; b_dom1[2]       ; clk        ; clk      ; None                        ; None                      ; 5.077 ns                ;
; N/A                                     ; 172.18 MHz ( period = 5.808 ns )                    ; cas_m0[1]       ; cas_m0[0]       ; clk        ; clk      ; None                        ; None                      ; 5.575 ns                ;
; N/A                                     ; 172.21 MHz ( period = 5.807 ns )                    ; cas_m0[1]       ; cas_m0[3]       ; clk        ; clk      ; None                        ; None                      ; 5.574 ns                ;
; N/A                                     ; 172.24 MHz ( period = 5.806 ns )                    ; cas_m0[1]       ; cas_m0[2]       ; clk        ; clk      ; None                        ; None                      ; 5.573 ns                ;
; N/A                                     ; 172.68 MHz ( period = 5.791 ns )                    ; count[20]       ; count[20]       ; clk        ; clk      ; None                        ; None                      ; 5.527 ns                ;
; N/A                                     ; 172.68 MHz ( period = 5.791 ns )                    ; count[20]       ; count[21]       ; clk        ; clk      ; None                        ; None                      ; 5.527 ns                ;
; N/A                                     ; 173.43 MHz ( period = 5.766 ns )                    ; pause~_emulated ; cas_m1[1]       ; clk        ; clk      ; None                        ; None                      ; 7.106 ns                ;
; N/A                                     ; 173.43 MHz ( period = 5.766 ns )                    ; pause~_emulated ; cas_m1[3]       ; clk        ; clk      ; None                        ; None                      ; 7.106 ns                ;
; N/A                                     ; 173.43 MHz ( period = 5.766 ns )                    ; pause~_emulated ; cas_m1[2]       ; clk        ; clk      ; None                        ; None                      ; 7.106 ns                ;
; N/A                                     ; 173.43 MHz ( period = 5.766 ns )                    ; pause~_emulated ; cas_m1[0]       ; clk        ; clk      ; None                        ; None                      ; 7.106 ns                ;
; N/A                                     ; 175.01 MHz ( period = 5.714 ns )                    ; count[19]       ; count[18]       ; clk        ; clk      ; None                        ; None                      ; 5.442 ns                ;
; N/A                                     ; 175.81 MHz ( period = 5.688 ns )                    ; cas_s0[0]       ; cas_s0[0]       ; clk        ; clk      ; None                        ; None                      ; 5.424 ns                ;
; N/A                                     ; 175.84 MHz ( period = 5.687 ns )                    ; cas_s0[0]       ; cas_s0[2]       ; clk        ; clk      ; None                        ; None                      ; 5.423 ns                ;
; N/A                                     ; 175.84 MHz ( period = 5.687 ns )                    ; cas_s0[0]       ; cas_s0[3]       ; clk        ; clk      ; None                        ; None                      ; 5.423 ns                ;
; N/A                                     ; 175.96 MHz ( period = 5.683 ns )                    ; registr[0]      ; count[23]       ; clk        ; clk      ; None                        ; None                      ; 5.419 ns                ;
; N/A                                     ; 175.96 MHz ( period = 5.683 ns )                    ; cas_s0[0]       ; cas_s0[1]       ; clk        ; clk      ; None                        ; None                      ; 5.419 ns                ;
; N/A                                     ; 176.49 MHz ( period = 5.666 ns )                    ; count[19]       ; count[20]       ; clk        ; clk      ; None                        ; None                      ; 5.394 ns                ;
; N/A                                     ; 176.49 MHz ( period = 5.666 ns )                    ; count[19]       ; count[21]       ; clk        ; clk      ; None                        ; None                      ; 5.394 ns                ;
; N/A                                     ; 176.90 MHz ( period = 5.653 ns )                    ; cas_m0[0]       ; cas_s0[0]       ; clk        ; clk      ; None                        ; None                      ; 5.372 ns                ;
; N/A                                     ; 176.93 MHz ( period = 5.652 ns )                    ; cas_m0[0]       ; cas_s0[2]       ; clk        ; clk      ; None                        ; None                      ; 5.371 ns                ;
; N/A                                     ; 176.93 MHz ( period = 5.652 ns )                    ; cas_m0[0]       ; cas_s0[3]       ; clk        ; clk      ; None                        ; None                      ; 5.371 ns                ;
; N/A                                     ; 177.05 MHz ( period = 5.648 ns )                    ; cas_m0[0]       ; cas_s0[1]       ; clk        ; clk      ; None                        ; None                      ; 5.367 ns                ;
; N/A                                     ; 178.22 MHz ( period = 5.611 ns )                    ; registr[0]      ; count[21]       ; clk        ; clk      ; None                        ; None                      ; 5.350 ns                ;
; N/A                                     ; 178.41 MHz ( period = 5.605 ns )                    ; cas_s1[2]       ; cas_m1[1]       ; clk        ; clk      ; None                        ; None                      ; 5.372 ns                ;
; N/A                                     ; 178.41 MHz ( period = 5.605 ns )                    ; cas_s1[2]       ; cas_m1[3]       ; clk        ; clk      ; None                        ; None                      ; 5.372 ns                ;
; N/A                                     ; 178.41 MHz ( period = 5.605 ns )                    ; cas_s1[2]       ; cas_m1[2]       ; clk        ; clk      ; None                        ; None                      ; 5.372 ns                ;
; N/A                                     ; 178.41 MHz ( period = 5.605 ns )                    ; cas_s1[2]       ; cas_m1[0]       ; clk        ; clk      ; None                        ; None                      ; 5.372 ns                ;
; N/A                                     ; 178.51 MHz ( period = 5.602 ns )                    ; registr[0]      ; count[18]       ; clk        ; clk      ; None                        ; None                      ; 5.341 ns                ;
; N/A                                     ; 179.21 MHz ( period = 5.580 ns )                    ; registr[0]      ; count[20]       ; clk        ; clk      ; None                        ; None                      ; 5.319 ns                ;
; N/A                                     ; 179.99 MHz ( period = 5.556 ns )                    ; cas_s1[3]       ; cas_m1[1]       ; clk        ; clk      ; None                        ; None                      ; 5.323 ns                ;
; N/A                                     ; 179.99 MHz ( period = 5.556 ns )                    ; cas_s1[3]       ; cas_m1[3]       ; clk        ; clk      ; None                        ; None                      ; 5.323 ns                ;
; N/A                                     ; 179.99 MHz ( period = 5.556 ns )                    ; cas_s1[3]       ; cas_m1[2]       ; clk        ; clk      ; None                        ; None                      ; 5.323 ns                ;
; N/A                                     ; 179.99 MHz ( period = 5.556 ns )                    ; cas_s1[3]       ; cas_m1[0]       ; clk        ; clk      ; None                        ; None                      ; 5.323 ns                ;
; N/A                                     ; 181.79 MHz ( period = 5.501 ns )                    ; count[30]       ; count[18]       ; clk        ; clk      ; None                        ; None                      ; 5.229 ns                ;
; N/A                                     ; 182.55 MHz ( period = 5.478 ns )                    ; pause~_emulated ; b_dom0[1]       ; clk        ; clk      ; None                        ; None                      ; 7.954 ns                ;
; N/A                                     ; 183.15 MHz ( period = 5.460 ns )                    ; cas_s0[2]       ; cas_s1[0]       ; clk        ; clk      ; None                        ; None                      ; 5.182 ns                ;
; N/A                                     ; 183.18 MHz ( period = 5.459 ns )                    ; cas_s0[2]       ; cas_s1[1]       ; clk        ; clk      ; None                        ; None                      ; 5.181 ns                ;
; N/A                                     ; 183.22 MHz ( period = 5.458 ns )                    ; cas_s0[2]       ; cas_m0[1]       ; clk        ; clk      ; None                        ; None                      ; 5.180 ns                ;
; N/A                                     ; 183.39 MHz ( period = 5.453 ns )                    ; count[30]       ; count[20]       ; clk        ; clk      ; None                        ; None                      ; 5.181 ns                ;
; N/A                                     ; 183.39 MHz ( period = 5.453 ns )                    ; count[30]       ; count[21]       ; clk        ; clk      ; None                        ; None                      ; 5.181 ns                ;
; N/A                                     ; 184.16 MHz ( period = 5.430 ns )                    ; cas_s0[1]       ; cas_s1[0]       ; clk        ; clk      ; None                        ; None                      ; 5.152 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                 ;                 ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'reset'                                                                                                                                                         ;
+-------+----------------------------------+-----------+-----------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)             ; From      ; To        ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+----------------------------------+-----------+-----------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 44.87 MHz ( period = 22.287 ns ) ; b_hst0[2] ; b_hst0[3] ; reset      ; reset    ; None                        ; None                      ; 8.345 ns                ;
; N/A   ; 44.96 MHz ( period = 22.243 ns ) ; b_hst0[1] ; b_hst0[3] ; reset      ; reset    ; None                        ; None                      ; 8.299 ns                ;
; N/A   ; 45.33 MHz ( period = 22.061 ns ) ; b_hst0[2] ; b_hst0[1] ; reset      ; reset    ; None                        ; None                      ; 11.501 ns               ;
; N/A   ; 45.42 MHz ( period = 22.017 ns ) ; b_hst0[1] ; b_hst0[1] ; reset      ; reset    ; None                        ; None                      ; 11.455 ns               ;
; N/A   ; 45.80 MHz ( period = 21.832 ns ) ; b_hst0[2] ; b_hst0[2] ; reset      ; reset    ; None                        ; None                      ; 11.252 ns               ;
; N/A   ; 45.90 MHz ( period = 21.788 ns ) ; b_hst0[1] ; b_hst0[2] ; reset      ; reset    ; None                        ; None                      ; 11.206 ns               ;
; N/A   ; 47.62 MHz ( period = 20.999 ns ) ; b_hst0[2] ; b_hst1[1] ; reset      ; reset    ; None                        ; None                      ; 7.010 ns                ;
; N/A   ; 47.72 MHz ( period = 20.955 ns ) ; b_hst0[1] ; b_hst1[1] ; reset      ; reset    ; None                        ; None                      ; 6.964 ns                ;
; N/A   ; 51.56 MHz ( period = 19.394 ns ) ; b_dom1[2] ; b_dom1[3] ; reset      ; reset    ; None                        ; None                      ; 6.731 ns                ;
; N/A   ; 51.82 MHz ( period = 19.298 ns ) ; b_dom1[1] ; b_dom1[3] ; reset      ; reset    ; None                        ; None                      ; 6.635 ns                ;
; N/A   ; 54.00 MHz ( period = 18.520 ns ) ; b_dom1[2] ; b_dom1[1] ; reset      ; reset    ; None                        ; None                      ; 8.552 ns                ;
; N/A   ; 54.28 MHz ( period = 18.424 ns ) ; b_dom1[1] ; b_dom1[1] ; reset      ; reset    ; None                        ; None                      ; 8.456 ns                ;
; N/A   ; 54.91 MHz ( period = 18.210 ns ) ; b_dom1[2] ; b_dom1[2] ; reset      ; reset    ; None                        ; None                      ; 8.248 ns                ;
; N/A   ; 55.21 MHz ( period = 18.114 ns ) ; b_dom1[1] ; b_dom1[2] ; reset      ; reset    ; None                        ; None                      ; 8.152 ns                ;
; N/A   ; 56.49 MHz ( period = 17.702 ns ) ; b_dom1[2] ; b_dom0[1] ; reset      ; reset    ; None                        ; None                      ; 5.054 ns                ;
; N/A   ; 56.80 MHz ( period = 17.606 ns ) ; b_dom1[1] ; b_dom0[1] ; reset      ; reset    ; None                        ; None                      ; 4.958 ns                ;
; N/A   ; 58.50 MHz ( period = 17.094 ns ) ; b_hst0[3] ; b_hst0[3] ; reset      ; reset    ; None                        ; None                      ; 5.796 ns                ;
; N/A   ; 59.28 MHz ( period = 16.868 ns ) ; b_hst0[3] ; b_hst0[1] ; reset      ; reset    ; None                        ; None                      ; 8.952 ns                ;
; N/A   ; 60.10 MHz ( period = 16.639 ns ) ; b_hst0[3] ; b_hst0[2] ; reset      ; reset    ; None                        ; None                      ; 8.703 ns                ;
; N/A   ; 61.71 MHz ( period = 16.204 ns ) ; b_hst1[1] ; b_hst1[1] ; reset      ; reset    ; None                        ; None                      ; 7.572 ns                ;
; N/A   ; 62.29 MHz ( period = 16.054 ns ) ; b_dom1[3] ; b_dom1[3] ; reset      ; reset    ; None                        ; None                      ; 5.891 ns                ;
; N/A   ; 63.27 MHz ( period = 15.806 ns ) ; b_hst0[3] ; b_hst1[1] ; reset      ; reset    ; None                        ; None                      ; 4.461 ns                ;
; N/A   ; 65.88 MHz ( period = 15.180 ns ) ; b_dom1[3] ; b_dom1[1] ; reset      ; reset    ; None                        ; None                      ; 7.712 ns                ;
; N/A   ; 67.25 MHz ( period = 14.870 ns ) ; b_dom1[3] ; b_dom1[2] ; reset      ; reset    ; None                        ; None                      ; 7.408 ns                ;
; N/A   ; 69.63 MHz ( period = 14.362 ns ) ; b_dom1[3] ; b_dom0[1] ; reset      ; reset    ; None                        ; None                      ; 4.214 ns                ;
; N/A   ; 70.51 MHz ( period = 14.183 ns ) ; b_dom0[1] ; b_dom0[1] ; reset      ; reset    ; None                        ; None                      ; 6.400 ns                ;
; N/A   ; 80.05 MHz ( period = 12.492 ns ) ; b_hst1[1] ; b_hst0[3] ; reset      ; reset    ; None                        ; None                      ; 3.907 ns                ;
; N/A   ; 81.53 MHz ( period = 12.266 ns ) ; b_hst1[1] ; b_hst0[1] ; reset      ; reset    ; None                        ; None                      ; 7.063 ns                ;
; N/A   ; 83.08 MHz ( period = 12.037 ns ) ; b_hst1[1] ; b_hst0[2] ; reset      ; reset    ; None                        ; None                      ; 6.814 ns                ;
; N/A   ; 88.04 MHz ( period = 11.358 ns ) ; b_dom0[1] ; b_dom1[3] ; reset      ; reset    ; None                        ; None                      ; 3.560 ns                ;
; N/A   ; 95.38 MHz ( period = 10.484 ns ) ; b_dom0[1] ; b_dom1[1] ; reset      ; reset    ; None                        ; None                      ; 5.381 ns                ;
; N/A   ; 98.29 MHz ( period = 10.174 ns ) ; b_dom0[1] ; b_dom1[2] ; reset      ; reset    ; None                        ; None                      ; 5.077 ns                ;
+-------+----------------------------------+-----------+-----------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'b_host'                                                                                                                                                        ;
+-------+----------------------------------+-----------+-----------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)             ; From      ; To        ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+----------------------------------+-----------+-----------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 55.58 MHz ( period = 17.993 ns ) ; b_hst0[2] ; b_hst0[3] ; b_host     ; b_host   ; None                        ; None                      ; 8.345 ns                ;
; N/A   ; 55.71 MHz ( period = 17.949 ns ) ; b_hst0[1] ; b_hst0[3] ; b_host     ; b_host   ; None                        ; None                      ; 8.299 ns                ;
; N/A   ; 56.28 MHz ( period = 17.767 ns ) ; b_hst0[2] ; b_hst0[1] ; b_host     ; b_host   ; None                        ; None                      ; 11.501 ns               ;
; N/A   ; 56.42 MHz ( period = 17.723 ns ) ; b_hst0[1] ; b_hst0[1] ; b_host     ; b_host   ; None                        ; None                      ; 11.455 ns               ;
; N/A   ; 57.02 MHz ( period = 17.538 ns ) ; b_hst0[2] ; b_hst0[2] ; b_host     ; b_host   ; None                        ; None                      ; 11.252 ns               ;
; N/A   ; 57.16 MHz ( period = 17.494 ns ) ; b_hst0[1] ; b_hst0[2] ; b_host     ; b_host   ; None                        ; None                      ; 11.206 ns               ;
; N/A   ; 59.86 MHz ( period = 16.707 ns ) ; b_hst0[2] ; b_hst1[1] ; b_host     ; b_host   ; None                        ; None                      ; 7.010 ns                ;
; N/A   ; 60.01 MHz ( period = 16.663 ns ) ; b_hst0[1] ; b_hst1[1] ; b_host     ; b_host   ; None                        ; None                      ; 6.964 ns                ;
; N/A   ; 78.13 MHz ( period = 12.800 ns ) ; b_hst0[3] ; b_hst0[3] ; b_host     ; b_host   ; None                        ; None                      ; 5.796 ns                ;
; N/A   ; 79.53 MHz ( period = 12.574 ns ) ; b_hst0[3] ; b_hst0[1] ; b_host     ; b_host   ; None                        ; None                      ; 8.952 ns                ;
; N/A   ; 81.00 MHz ( period = 12.345 ns ) ; b_hst0[3] ; b_hst0[2] ; b_host     ; b_host   ; None                        ; None                      ; 8.703 ns                ;
; N/A   ; 83.95 MHz ( period = 11.912 ns ) ; b_hst1[1] ; b_hst1[1] ; b_host     ; b_host   ; None                        ; None                      ; 7.572 ns                ;
; N/A   ; 86.85 MHz ( period = 11.514 ns ) ; b_hst0[3] ; b_hst1[1] ; b_host     ; b_host   ; None                        ; None                      ; 4.461 ns                ;
; N/A   ; 121.98 MHz ( period = 8.198 ns ) ; b_hst1[1] ; b_hst0[3] ; b_host     ; b_host   ; None                        ; None                      ; 3.907 ns                ;
; N/A   ; 125.44 MHz ( period = 7.972 ns ) ; b_hst1[1] ; b_hst0[1] ; b_host     ; b_host   ; None                        ; None                      ; 7.063 ns                ;
; N/A   ; 129.15 MHz ( period = 7.743 ns ) ; b_hst1[1] ; b_hst0[2] ; b_host     ; b_host   ; None                        ; None                      ; 6.814 ns                ;
+-------+----------------------------------+-----------+-----------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'start'                                                                                                                                                             ;
+-------+----------------------------------+-------------+-------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)             ; From        ; To          ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+----------------------------------+-------------+-------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 51.24 MHz ( period = 19.517 ns ) ; b_hst0[2]   ; b_hst0[3]   ; start      ; start    ; None                        ; None                      ; 8.345 ns                ;
; N/A   ; 51.35 MHz ( period = 19.473 ns ) ; b_hst0[1]   ; b_hst0[3]   ; start      ; start    ; None                        ; None                      ; 8.299 ns                ;
; N/A   ; 51.84 MHz ( period = 19.291 ns ) ; b_hst0[2]   ; b_hst0[1]   ; start      ; start    ; None                        ; None                      ; 11.501 ns               ;
; N/A   ; 51.96 MHz ( period = 19.247 ns ) ; b_hst0[1]   ; b_hst0[1]   ; start      ; start    ; None                        ; None                      ; 11.455 ns               ;
; N/A   ; 52.46 MHz ( period = 19.062 ns ) ; b_hst0[2]   ; b_hst0[2]   ; start      ; start    ; None                        ; None                      ; 11.252 ns               ;
; N/A   ; 52.58 MHz ( period = 19.018 ns ) ; b_hst0[1]   ; b_hst0[2]   ; start      ; start    ; None                        ; None                      ; 11.206 ns               ;
; N/A   ; 54.86 MHz ( period = 18.229 ns ) ; b_hst0[2]   ; b_hst1[1]   ; start      ; start    ; None                        ; None                      ; 7.010 ns                ;
; N/A   ; 54.99 MHz ( period = 18.185 ns ) ; b_hst0[1]   ; b_hst1[1]   ; start      ; start    ; None                        ; None                      ; 6.964 ns                ;
; N/A   ; 60.39 MHz ( period = 16.560 ns ) ; b_dom1[2]   ; b_dom1[3]   ; start      ; start    ; None                        ; None                      ; 6.731 ns                ;
; N/A   ; 60.74 MHz ( period = 16.464 ns ) ; b_dom1[1]   ; b_dom1[3]   ; start      ; start    ; None                        ; None                      ; 6.635 ns                ;
; N/A   ; 63.75 MHz ( period = 15.686 ns ) ; b_dom1[2]   ; b_dom1[1]   ; start      ; start    ; None                        ; None                      ; 8.552 ns                ;
; N/A   ; 64.14 MHz ( period = 15.590 ns ) ; b_dom1[1]   ; b_dom1[1]   ; start      ; start    ; None                        ; None                      ; 8.456 ns                ;
; N/A   ; 65.04 MHz ( period = 15.376 ns ) ; b_dom1[2]   ; b_dom1[2]   ; start      ; start    ; None                        ; None                      ; 8.248 ns                ;
; N/A   ; 65.45 MHz ( period = 15.280 ns ) ; b_dom1[1]   ; b_dom1[2]   ; start      ; start    ; None                        ; None                      ; 8.152 ns                ;
; N/A   ; 67.26 MHz ( period = 14.868 ns ) ; b_dom1[2]   ; b_dom0[1]   ; start      ; start    ; None                        ; None                      ; 5.054 ns                ;
; N/A   ; 67.70 MHz ( period = 14.772 ns ) ; b_dom1[1]   ; b_dom0[1]   ; start      ; start    ; None                        ; None                      ; 4.958 ns                ;
; N/A   ; 69.81 MHz ( period = 14.324 ns ) ; b_hst0[3]   ; b_hst0[3]   ; start      ; start    ; None                        ; None                      ; 5.796 ns                ;
; N/A   ; 70.93 MHz ( period = 14.098 ns ) ; b_hst0[3]   ; b_hst0[1]   ; start      ; start    ; None                        ; None                      ; 8.952 ns                ;
; N/A   ; 72.10 MHz ( period = 13.869 ns ) ; b_hst0[3]   ; b_hst0[2]   ; start      ; start    ; None                        ; None                      ; 8.703 ns                ;
; N/A   ; 74.44 MHz ( period = 13.434 ns ) ; b_hst1[1]   ; b_hst1[1]   ; start      ; start    ; None                        ; None                      ; 7.572 ns                ;
; N/A   ; 75.64 MHz ( period = 13.220 ns ) ; b_dom1[3]   ; b_dom1[3]   ; start      ; start    ; None                        ; None                      ; 5.891 ns                ;
; N/A   ; 76.71 MHz ( period = 13.036 ns ) ; b_hst0[3]   ; b_hst1[1]   ; start      ; start    ; None                        ; None                      ; 4.461 ns                ;
; N/A   ; 81.00 MHz ( period = 12.346 ns ) ; b_dom1[3]   ; b_dom1[1]   ; start      ; start    ; None                        ; None                      ; 7.712 ns                ;
; N/A   ; 83.08 MHz ( period = 12.036 ns ) ; b_dom1[3]   ; b_dom1[2]   ; start      ; start    ; None                        ; None                      ; 7.408 ns                ;
; N/A   ; 86.75 MHz ( period = 11.528 ns ) ; b_dom1[3]   ; b_dom0[1]   ; start      ; start    ; None                        ; None                      ; 4.214 ns                ;
; N/A   ; 88.11 MHz ( period = 11.349 ns ) ; b_dom0[1]   ; b_dom0[1]   ; start      ; start    ; None                        ; None                      ; 6.400 ns                ;
; N/A   ; 102.86 MHz ( period = 9.722 ns ) ; b_hst1[1]   ; b_hst0[3]   ; start      ; start    ; None                        ; None                      ; 3.907 ns                ;
; N/A   ; 105.31 MHz ( period = 9.496 ns ) ; b_hst1[1]   ; b_hst0[1]   ; start      ; start    ; None                        ; None                      ; 7.063 ns                ;
; N/A   ; 107.91 MHz ( period = 9.267 ns ) ; b_hst1[1]   ; b_hst0[2]   ; start      ; start    ; None                        ; None                      ; 6.814 ns                ;
; N/A   ; 117.32 MHz ( period = 8.524 ns ) ; b_dom0[1]   ; b_dom1[3]   ; start      ; start    ; None                        ; None                      ; 3.560 ns                ;
; N/A   ; 122.82 MHz ( period = 8.142 ns ) ; pause~latch ; b_hst1[1]   ; start      ; start    ; None                        ; None                      ; 8.355 ns                ;
; N/A   ; 130.72 MHz ( period = 7.650 ns ) ; b_dom0[1]   ; b_dom1[1]   ; start      ; start    ; None                        ; None                      ; 5.381 ns                ;
; N/A   ; 136.24 MHz ( period = 7.340 ns ) ; b_dom0[1]   ; b_dom1[2]   ; start      ; start    ; None                        ; None                      ; 5.077 ns                ;
; N/A   ; 142.82 MHz ( period = 7.002 ns ) ; pause~latch ; b_dom0[1]   ; start      ; start    ; None                        ; None                      ; 8.076 ns                ;
; N/A   ; 152.95 MHz ( period = 6.538 ns ) ; pause~latch ; b_dom1[3]   ; start      ; start    ; None                        ; None                      ; 7.597 ns                ;
; N/A   ; 157.16 MHz ( period = 6.363 ns ) ; pause~latch ; b_hst0[3]   ; start      ; start    ; None                        ; None                      ; 6.623 ns                ;
; N/A   ; 162.95 MHz ( period = 6.137 ns ) ; pause~latch ; b_hst0[1]   ; start      ; start    ; None                        ; None                      ; 9.779 ns                ;
; N/A   ; 169.26 MHz ( period = 5.908 ns ) ; pause~latch ; b_hst0[2]   ; start      ; start    ; None                        ; None                      ; 9.530 ns                ;
; N/A   ; 176.55 MHz ( period = 5.664 ns ) ; pause~latch ; b_dom1[1]   ; start      ; start    ; None                        ; None                      ; 9.418 ns                ;
; N/A   ; 186.78 MHz ( period = 5.354 ns ) ; pause~latch ; b_dom1[2]   ; start      ; start    ; None                        ; None                      ; 9.114 ns                ;
; N/A   ; 202.76 MHz ( period = 4.932 ns ) ; pause~latch ; pause~latch ; start      ; start    ; None                        ; None                      ; 3.962 ns                ;
+-------+----------------------------------+-------------+-------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'b_doma'                                                                                                                                                        ;
+-------+----------------------------------+-----------+-----------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)             ; From      ; To        ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+----------------------------------+-----------+-----------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 66.51 MHz ( period = 15.036 ns ) ; b_dom1[2] ; b_dom1[3] ; b_doma     ; b_doma   ; None                        ; None                      ; 6.731 ns                ;
; N/A   ; 66.93 MHz ( period = 14.940 ns ) ; b_dom1[1] ; b_dom1[3] ; b_doma     ; b_doma   ; None                        ; None                      ; 6.635 ns                ;
; N/A   ; 70.61 MHz ( period = 14.162 ns ) ; b_dom1[2] ; b_dom1[1] ; b_doma     ; b_doma   ; None                        ; None                      ; 8.552 ns                ;
; N/A   ; 71.09 MHz ( period = 14.066 ns ) ; b_dom1[1] ; b_dom1[1] ; b_doma     ; b_doma   ; None                        ; None                      ; 8.456 ns                ;
; N/A   ; 72.19 MHz ( period = 13.852 ns ) ; b_dom1[2] ; b_dom1[2] ; b_doma     ; b_doma   ; None                        ; None                      ; 8.248 ns                ;
; N/A   ; 72.70 MHz ( period = 13.756 ns ) ; b_dom1[1] ; b_dom1[2] ; b_doma     ; b_doma   ; None                        ; None                      ; 8.152 ns                ;
; N/A   ; 74.95 MHz ( period = 13.343 ns ) ; b_dom1[2] ; b_dom0[1] ; b_doma     ; b_doma   ; None                        ; None                      ; 5.054 ns                ;
; N/A   ; 75.49 MHz ( period = 13.247 ns ) ; b_dom1[1] ; b_dom0[1] ; b_doma     ; b_doma   ; None                        ; None                      ; 4.958 ns                ;
; N/A   ; 85.50 MHz ( period = 11.696 ns ) ; b_dom1[3] ; b_dom1[3] ; b_doma     ; b_doma   ; None                        ; None                      ; 5.891 ns                ;
; N/A   ; 92.40 MHz ( period = 10.822 ns ) ; b_dom1[3] ; b_dom1[1] ; b_doma     ; b_doma   ; None                        ; None                      ; 7.712 ns                ;
; N/A   ; 95.13 MHz ( period = 10.512 ns ) ; b_dom1[3] ; b_dom1[2] ; b_doma     ; b_doma   ; None                        ; None                      ; 7.408 ns                ;
; N/A   ; 99.97 MHz ( period = 10.003 ns ) ; b_dom1[3] ; b_dom0[1] ; b_doma     ; b_doma   ; None                        ; None                      ; 4.214 ns                ;
; N/A   ; 101.79 MHz ( period = 9.824 ns ) ; b_dom0[1] ; b_dom0[1] ; b_doma     ; b_doma   ; None                        ; None                      ; 6.400 ns                ;
; N/A   ; 142.86 MHz ( period = 7.000 ns ) ; b_dom0[1] ; b_dom1[3] ; b_doma     ; b_doma   ; None                        ; None                      ; 3.560 ns                ;
; N/A   ; 163.24 MHz ( period = 6.126 ns ) ; b_dom0[1] ; b_dom1[1] ; b_doma     ; b_doma   ; None                        ; None                      ; 5.381 ns                ;
; N/A   ; 171.94 MHz ( period = 5.816 ns ) ; b_dom0[1] ; b_dom1[2] ; b_doma     ; b_doma   ; None                        ; None                      ; 5.077 ns                ;
+-------+----------------------------------+-----------+-----------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clk'                                                                                                                                                                   ;
+------------------------------------------+-----------------+-----------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From            ; To        ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-----------------+-----------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; b_dom1[3]       ; b_dom1[1] ; clk        ; clk      ; None                       ; None                       ; 2.754 ns                 ;
; Not operational: Clock Skew > Data Delay ; b_hst0[3]       ; b_hst0[3] ; clk        ; clk      ; None                       ; None                       ; 1.596 ns                 ;
; Not operational: Clock Skew > Data Delay ; b_hst0[1]       ; b_hst0[2] ; clk        ; clk      ; None                       ; None                       ; 2.040 ns                 ;
; Not operational: Clock Skew > Data Delay ; b_hst0[2]       ; b_hst0[2] ; clk        ; clk      ; None                       ; None                       ; 2.076 ns                 ;
; Not operational: Clock Skew > Data Delay ; b_hst0[1]       ; b_hst0[1] ; clk        ; clk      ; None                       ; None                       ; 2.300 ns                 ;
; Not operational: Clock Skew > Data Delay ; b_dom1[3]       ; b_dom1[3] ; clk        ; clk      ; None                       ; None                       ; 1.374 ns                 ;
; Not operational: Clock Skew > Data Delay ; pause~_emulated ; b_hst0[3] ; clk        ; clk      ; None                       ; None                       ; 6.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; b_dom1[2]       ; b_dom1[2] ; clk        ; clk      ; None                       ; None                       ; 2.295 ns                 ;
; Not operational: Clock Skew > Data Delay ; b_dom0[1]       ; b_dom1[2] ; clk        ; clk      ; None                       ; None                       ; 5.077 ns                 ;
; Not operational: Clock Skew > Data Delay ; pause~_emulated ; b_hst0[2] ; clk        ; clk      ; None                       ; None                       ; 9.408 ns                 ;
; Not operational: Clock Skew > Data Delay ; b_hst1[1]       ; b_hst0[3] ; clk        ; clk      ; None                       ; None                       ; 3.907 ns                 ;
; Not operational: Clock Skew > Data Delay ; pause~_emulated ; b_dom1[2] ; clk        ; clk      ; None                       ; None                       ; 8.992 ns                 ;
; Not operational: Clock Skew > Data Delay ; b_dom1[1]       ; b_dom1[1] ; clk        ; clk      ; None                       ; None                       ; 2.587 ns                 ;
; Not operational: Clock Skew > Data Delay ; pause~_emulated ; b_hst0[1] ; clk        ; clk      ; None                       ; None                       ; 9.657 ns                 ;
; Not operational: Clock Skew > Data Delay ; b_dom0[1]       ; b_dom1[1] ; clk        ; clk      ; None                       ; None                       ; 5.381 ns                 ;
; Not operational: Clock Skew > Data Delay ; b_hst1[1]       ; b_hst0[2] ; clk        ; clk      ; None                       ; None                       ; 6.814 ns                 ;
; Not operational: Clock Skew > Data Delay ; b_dom1[1]       ; b_dom1[2] ; clk        ; clk      ; None                       ; None                       ; 2.756 ns                 ;
; Not operational: Clock Skew > Data Delay ; pause~_emulated ; b_dom1[1] ; clk        ; clk      ; None                       ; None                       ; 9.296 ns                 ;
; Not operational: Clock Skew > Data Delay ; b_hst1[1]       ; b_hst0[1] ; clk        ; clk      ; None                       ; None                       ; 7.063 ns                 ;
; Not operational: Clock Skew > Data Delay ; b_dom1[2]       ; b_dom1[1] ; clk        ; clk      ; None                       ; None                       ; 3.083 ns                 ;
; Not operational: Clock Skew > Data Delay ; b_dom0[1]       ; b_dom1[3] ; clk        ; clk      ; None                       ; None                       ; 3.560 ns                 ;
; Not operational: Clock Skew > Data Delay ; pause~_emulated ; b_dom1[3] ; clk        ; clk      ; None                       ; None                       ; 7.475 ns                 ;
; Not operational: Clock Skew > Data Delay ; b_hst1[1]       ; b_hst1[1] ; clk        ; clk      ; None                       ; None                       ; 2.750 ns                 ;
; Not operational: Clock Skew > Data Delay ; b_dom1[2]       ; b_dom1[3] ; clk        ; clk      ; None                       ; None                       ; 1.636 ns                 ;
+------------------------------------------+-----------------+-----------+------------+----------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'reset'                                                                                                                                                           ;
+------------------------------------------+-----------+-----------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From      ; To        ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-----------+-----------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; b_dom1[3] ; b_dom1[1] ; reset      ; reset    ; None                       ; None                       ; 2.754 ns                 ;
; Not operational: Clock Skew > Data Delay ; b_hst0[3] ; b_hst0[3] ; reset      ; reset    ; None                       ; None                       ; 1.596 ns                 ;
; Not operational: Clock Skew > Data Delay ; b_hst0[1] ; b_hst0[2] ; reset      ; reset    ; None                       ; None                       ; 2.040 ns                 ;
; Not operational: Clock Skew > Data Delay ; b_hst0[2] ; b_hst0[2] ; reset      ; reset    ; None                       ; None                       ; 2.076 ns                 ;
; Not operational: Clock Skew > Data Delay ; b_dom1[3] ; b_dom1[3] ; reset      ; reset    ; None                       ; None                       ; 1.374 ns                 ;
; Not operational: Clock Skew > Data Delay ; b_hst0[1] ; b_hst0[1] ; reset      ; reset    ; None                       ; None                       ; 2.300 ns                 ;
; Not operational: Clock Skew > Data Delay ; b_dom1[2] ; b_dom1[2] ; reset      ; reset    ; None                       ; None                       ; 2.295 ns                 ;
; Not operational: Clock Skew > Data Delay ; b_dom0[1] ; b_dom1[2] ; reset      ; reset    ; None                       ; None                       ; 5.077 ns                 ;
; Not operational: Clock Skew > Data Delay ; b_hst1[1] ; b_hst0[3] ; reset      ; reset    ; None                       ; None                       ; 3.907 ns                 ;
; Not operational: Clock Skew > Data Delay ; b_dom1[1] ; b_dom1[1] ; reset      ; reset    ; None                       ; None                       ; 2.587 ns                 ;
; Not operational: Clock Skew > Data Delay ; b_dom0[1] ; b_dom1[1] ; reset      ; reset    ; None                       ; None                       ; 5.381 ns                 ;
; Not operational: Clock Skew > Data Delay ; b_dom1[1] ; b_dom1[2] ; reset      ; reset    ; None                       ; None                       ; 2.756 ns                 ;
; Not operational: Clock Skew > Data Delay ; b_hst1[1] ; b_hst0[2] ; reset      ; reset    ; None                       ; None                       ; 6.814 ns                 ;
; Not operational: Clock Skew > Data Delay ; b_hst1[1] ; b_hst0[1] ; reset      ; reset    ; None                       ; None                       ; 7.063 ns                 ;
; Not operational: Clock Skew > Data Delay ; b_dom1[2] ; b_dom1[1] ; reset      ; reset    ; None                       ; None                       ; 3.083 ns                 ;
; Not operational: Clock Skew > Data Delay ; b_dom0[1] ; b_dom1[3] ; reset      ; reset    ; None                       ; None                       ; 3.560 ns                 ;
; Not operational: Clock Skew > Data Delay ; b_hst1[1] ; b_hst1[1] ; reset      ; reset    ; None                       ; None                       ; 2.750 ns                 ;
; Not operational: Clock Skew > Data Delay ; b_dom1[2] ; b_dom1[3] ; reset      ; reset    ; None                       ; None                       ; 1.636 ns                 ;
; Not operational: Clock Skew > Data Delay ; b_dom1[1] ; b_dom1[3] ; reset      ; reset    ; None                       ; None                       ; 1.891 ns                 ;
; Not operational: Clock Skew > Data Delay ; b_dom0[1] ; b_dom0[1] ; reset      ; reset    ; None                       ; None                       ; 2.316 ns                 ;
; Not operational: Clock Skew > Data Delay ; b_dom1[3] ; b_dom1[2] ; reset      ; reset    ; None                       ; None                       ; 7.408 ns                 ;
; Not operational: Clock Skew > Data Delay ; b_hst0[3] ; b_hst0[2] ; reset      ; reset    ; None                       ; None                       ; 8.703 ns                 ;
; Not operational: Clock Skew > Data Delay ; b_hst0[3] ; b_hst0[1] ; reset      ; reset    ; None                       ; None                       ; 8.952 ns                 ;
; Not operational: Clock Skew > Data Delay ; b_hst0[1] ; b_hst0[3] ; reset      ; reset    ; None                       ; None                       ; 3.671 ns                 ;
; Not operational: Clock Skew > Data Delay ; b_hst0[2] ; b_hst0[3] ; reset      ; reset    ; None                       ; None                       ; 3.870 ns                 ;
; Not operational: Clock Skew > Data Delay ; b_hst0[3] ; b_hst1[1] ; reset      ; reset    ; None                       ; None                       ; 4.461 ns                 ;
; Not operational: Clock Skew > Data Delay ; b_dom1[3] ; b_dom0[1] ; reset      ; reset    ; None                       ; None                       ; 4.214 ns                 ;
+------------------------------------------+-----------+-----------+------------+----------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'b_host'                                                                                                                                                          ;
+------------------------------------------+-----------+-----------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From      ; To        ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-----------+-----------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; b_hst0[3] ; b_hst0[3] ; b_host     ; b_host   ; None                       ; None                       ; 1.596 ns                 ;
; Not operational: Clock Skew > Data Delay ; b_hst0[1] ; b_hst0[2] ; b_host     ; b_host   ; None                       ; None                       ; 2.040 ns                 ;
; Not operational: Clock Skew > Data Delay ; b_hst0[2] ; b_hst0[2] ; b_host     ; b_host   ; None                       ; None                       ; 2.076 ns                 ;
; Not operational: Clock Skew > Data Delay ; b_hst0[1] ; b_hst0[1] ; b_host     ; b_host   ; None                       ; None                       ; 2.300 ns                 ;
; Not operational: Clock Skew > Data Delay ; b_hst1[1] ; b_hst0[3] ; b_host     ; b_host   ; None                       ; None                       ; 3.907 ns                 ;
; Not operational: Clock Skew > Data Delay ; b_hst1[1] ; b_hst0[2] ; b_host     ; b_host   ; None                       ; None                       ; 6.814 ns                 ;
; Not operational: Clock Skew > Data Delay ; b_hst1[1] ; b_hst0[1] ; b_host     ; b_host   ; None                       ; None                       ; 7.063 ns                 ;
; Not operational: Clock Skew > Data Delay ; b_hst1[1] ; b_hst1[1] ; b_host     ; b_host   ; None                       ; None                       ; 2.750 ns                 ;
+------------------------------------------+-----------+-----------+------------+----------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'start'                                                                                                                                                             ;
+------------------------------------------+-------------+-----------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From        ; To        ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-------------+-----------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; b_dom1[3]   ; b_dom1[1] ; start      ; start    ; None                       ; None                       ; 2.754 ns                 ;
; Not operational: Clock Skew > Data Delay ; b_hst0[3]   ; b_hst0[3] ; start      ; start    ; None                       ; None                       ; 1.596 ns                 ;
; Not operational: Clock Skew > Data Delay ; b_hst0[1]   ; b_hst0[2] ; start      ; start    ; None                       ; None                       ; 2.040 ns                 ;
; Not operational: Clock Skew > Data Delay ; b_hst0[2]   ; b_hst0[2] ; start      ; start    ; None                       ; None                       ; 2.076 ns                 ;
; Not operational: Clock Skew > Data Delay ; b_hst0[1]   ; b_hst0[1] ; start      ; start    ; None                       ; None                       ; 2.300 ns                 ;
; Not operational: Clock Skew > Data Delay ; b_dom1[3]   ; b_dom1[3] ; start      ; start    ; None                       ; None                       ; 1.374 ns                 ;
; Not operational: Clock Skew > Data Delay ; b_dom1[2]   ; b_dom1[2] ; start      ; start    ; None                       ; None                       ; 2.295 ns                 ;
; Not operational: Clock Skew > Data Delay ; b_dom0[1]   ; b_dom1[2] ; start      ; start    ; None                       ; None                       ; 5.077 ns                 ;
; Not operational: Clock Skew > Data Delay ; b_hst1[1]   ; b_hst0[3] ; start      ; start    ; None                       ; None                       ; 3.907 ns                 ;
; Not operational: Clock Skew > Data Delay ; b_dom1[1]   ; b_dom1[1] ; start      ; start    ; None                       ; None                       ; 2.587 ns                 ;
; Not operational: Clock Skew > Data Delay ; b_dom0[1]   ; b_dom1[1] ; start      ; start    ; None                       ; None                       ; 5.381 ns                 ;
; Not operational: Clock Skew > Data Delay ; b_hst1[1]   ; b_hst0[2] ; start      ; start    ; None                       ; None                       ; 6.814 ns                 ;
; Not operational: Clock Skew > Data Delay ; b_dom1[1]   ; b_dom1[2] ; start      ; start    ; None                       ; None                       ; 2.756 ns                 ;
; Not operational: Clock Skew > Data Delay ; b_hst1[1]   ; b_hst0[1] ; start      ; start    ; None                       ; None                       ; 7.063 ns                 ;
; Not operational: Clock Skew > Data Delay ; b_dom1[2]   ; b_dom1[1] ; start      ; start    ; None                       ; None                       ; 3.083 ns                 ;
; Not operational: Clock Skew > Data Delay ; b_dom0[1]   ; b_dom1[3] ; start      ; start    ; None                       ; None                       ; 3.560 ns                 ;
; Not operational: Clock Skew > Data Delay ; pause~latch ; b_hst0[3] ; start      ; start    ; None                       ; None                       ; 6.623 ns                 ;
; Not operational: Clock Skew > Data Delay ; pause~latch ; b_hst0[2] ; start      ; start    ; None                       ; None                       ; 9.530 ns                 ;
; Not operational: Clock Skew > Data Delay ; b_hst1[1]   ; b_hst1[1] ; start      ; start    ; None                       ; None                       ; 2.750 ns                 ;
; Not operational: Clock Skew > Data Delay ; pause~latch ; b_dom1[2] ; start      ; start    ; None                       ; None                       ; 9.114 ns                 ;
; Not operational: Clock Skew > Data Delay ; b_dom1[2]   ; b_dom1[3] ; start      ; start    ; None                       ; None                       ; 1.636 ns                 ;
; Not operational: Clock Skew > Data Delay ; pause~latch ; b_hst0[1] ; start      ; start    ; None                       ; None                       ; 9.779 ns                 ;
; Not operational: Clock Skew > Data Delay ; b_dom1[1]   ; b_dom1[3] ; start      ; start    ; None                       ; None                       ; 1.891 ns                 ;
; Not operational: Clock Skew > Data Delay ; pause~latch ; b_dom1[1] ; start      ; start    ; None                       ; None                       ; 9.418 ns                 ;
; Not operational: Clock Skew > Data Delay ; b_dom0[1]   ; b_dom0[1] ; start      ; start    ; None                       ; None                       ; 2.316 ns                 ;
; Not operational: Clock Skew > Data Delay ; b_dom1[3]   ; b_dom1[2] ; start      ; start    ; None                       ; None                       ; 7.408 ns                 ;
; Not operational: Clock Skew > Data Delay ; pause~latch ; b_dom1[3] ; start      ; start    ; None                       ; None                       ; 7.597 ns                 ;
; Not operational: Clock Skew > Data Delay ; b_hst0[3]   ; b_hst0[2] ; start      ; start    ; None                       ; None                       ; 8.703 ns                 ;
; Not operational: Clock Skew > Data Delay ; b_hst0[3]   ; b_hst0[1] ; start      ; start    ; None                       ; None                       ; 8.952 ns                 ;
; Not operational: Clock Skew > Data Delay ; b_hst0[1]   ; b_hst0[3] ; start      ; start    ; None                       ; None                       ; 3.671 ns                 ;
; Not operational: Clock Skew > Data Delay ; b_hst0[2]   ; b_hst0[3] ; start      ; start    ; None                       ; None                       ; 3.870 ns                 ;
+------------------------------------------+-------------+-----------+------------+----------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'b_doma'                                                                                                                                                          ;
+------------------------------------------+-----------+-----------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From      ; To        ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-----------+-----------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; b_dom1[3] ; b_dom1[1] ; b_doma     ; b_doma   ; None                       ; None                       ; 2.754 ns                 ;
; Not operational: Clock Skew > Data Delay ; b_dom1[3] ; b_dom1[3] ; b_doma     ; b_doma   ; None                       ; None                       ; 1.374 ns                 ;
; Not operational: Clock Skew > Data Delay ; b_dom1[2] ; b_dom1[2] ; b_doma     ; b_doma   ; None                       ; None                       ; 2.295 ns                 ;
; Not operational: Clock Skew > Data Delay ; b_dom0[1] ; b_dom1[2] ; b_doma     ; b_doma   ; None                       ; None                       ; 5.077 ns                 ;
; Not operational: Clock Skew > Data Delay ; b_dom1[1] ; b_dom1[1] ; b_doma     ; b_doma   ; None                       ; None                       ; 2.587 ns                 ;
; Not operational: Clock Skew > Data Delay ; b_dom0[1] ; b_dom1[1] ; b_doma     ; b_doma   ; None                       ; None                       ; 5.381 ns                 ;
; Not operational: Clock Skew > Data Delay ; b_dom1[1] ; b_dom1[2] ; b_doma     ; b_doma   ; None                       ; None                       ; 2.756 ns                 ;
; Not operational: Clock Skew > Data Delay ; b_dom1[2] ; b_dom1[1] ; b_doma     ; b_doma   ; None                       ; None                       ; 3.083 ns                 ;
; Not operational: Clock Skew > Data Delay ; b_dom0[1] ; b_dom1[3] ; b_doma     ; b_doma   ; None                       ; None                       ; 3.560 ns                 ;
; Not operational: Clock Skew > Data Delay ; b_dom1[2] ; b_dom1[3] ; b_doma     ; b_doma   ; None                       ; None                       ; 1.636 ns                 ;
+------------------------------------------+-----------+-----------+------------+----------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------+
; tsu                                                                     ;
+-------+--------------+------------+--------+-----------------+----------+
; Slack ; Required tsu ; Actual tsu ; From   ; To              ; To Clock ;
+-------+--------------+------------+--------+-----------------+----------+
; N/A   ; None         ; 9.831 ns   ; reset  ; b_hst1[1]       ; b_host   ;
; N/A   ; None         ; 9.344 ns   ; reset  ; b_hst1[1]       ; start    ;
; N/A   ; None         ; 8.913 ns   ; reset  ; b_dom0[1]       ; b_doma   ;
; N/A   ; None         ; 8.625 ns   ; reset  ; b_dom1[3]       ; b_doma   ;
; N/A   ; None         ; 8.546 ns   ; reset  ; b_hst0[3]       ; b_host   ;
; N/A   ; None         ; 8.483 ns   ; reset  ; b_hst1[1]       ; reset    ;
; N/A   ; None         ; 8.320 ns   ; reset  ; b_hst0[1]       ; b_host   ;
; N/A   ; None         ; 8.161 ns   ; reset  ; b_dom0[1]       ; start    ;
; N/A   ; None         ; 8.091 ns   ; reset  ; b_hst0[2]       ; b_host   ;
; N/A   ; None         ; 8.061 ns   ; reset  ; b_hst0[3]       ; start    ;
; N/A   ; None         ; 8.026 ns   ; start  ; b_hst1[1]       ; b_host   ;
; N/A   ; None         ; 7.872 ns   ; reset  ; b_dom1[3]       ; start    ;
; N/A   ; None         ; 7.835 ns   ; reset  ; b_hst0[1]       ; start    ;
; N/A   ; None         ; 7.751 ns   ; reset  ; b_dom1[1]       ; b_doma   ;
; N/A   ; None         ; 7.606 ns   ; reset  ; b_hst0[2]       ; start    ;
; N/A   ; None         ; 7.539 ns   ; start  ; b_hst1[1]       ; start    ;
; N/A   ; None         ; 7.441 ns   ; reset  ; b_dom1[2]       ; b_doma   ;
; N/A   ; None         ; 7.300 ns   ; reset  ; b_dom0[1]       ; reset    ;
; N/A   ; None         ; 7.200 ns   ; reset  ; b_hst0[3]       ; reset    ;
; N/A   ; None         ; 7.151 ns   ; start  ; b_dom0[1]       ; b_doma   ;
; N/A   ; None         ; 7.011 ns   ; reset  ; b_dom1[3]       ; reset    ;
; N/A   ; None         ; 6.998 ns   ; reset  ; b_dom1[1]       ; start    ;
; N/A   ; None         ; 6.974 ns   ; reset  ; b_hst0[1]       ; reset    ;
; N/A   ; None         ; 6.745 ns   ; reset  ; b_hst0[2]       ; reset    ;
; N/A   ; None         ; 6.688 ns   ; start  ; b_dom1[3]       ; b_doma   ;
; N/A   ; None         ; 6.688 ns   ; reset  ; b_dom1[2]       ; start    ;
; N/A   ; None         ; 6.678 ns   ; start  ; b_hst1[1]       ; reset    ;
; N/A   ; None         ; 6.620 ns   ; b_host ; b_hst1[1]       ; b_host   ;
; N/A   ; None         ; 6.399 ns   ; start  ; b_dom0[1]       ; start    ;
; N/A   ; None         ; 6.245 ns   ; start  ; b_hst0[3]       ; b_host   ;
; N/A   ; None         ; 6.137 ns   ; reset  ; b_dom1[1]       ; reset    ;
; N/A   ; None         ; 6.133 ns   ; b_host ; b_hst1[1]       ; start    ;
; N/A   ; None         ; 6.019 ns   ; start  ; b_hst0[1]       ; b_host   ;
; N/A   ; None         ; 5.935 ns   ; start  ; b_dom1[3]       ; start    ;
; N/A   ; None         ; 5.827 ns   ; reset  ; b_dom1[2]       ; reset    ;
; N/A   ; None         ; 5.814 ns   ; start  ; b_dom1[1]       ; b_doma   ;
; N/A   ; None         ; 5.790 ns   ; start  ; b_hst0[2]       ; b_host   ;
; N/A   ; None         ; 5.760 ns   ; start  ; b_hst0[3]       ; start    ;
; N/A   ; None         ; 5.538 ns   ; start  ; b_dom0[1]       ; reset    ;
; N/A   ; None         ; 5.534 ns   ; start  ; b_hst0[1]       ; start    ;
; N/A   ; None         ; 5.504 ns   ; start  ; b_dom1[2]       ; b_doma   ;
; N/A   ; None         ; 5.477 ns   ; b_doma ; b_dom0[1]       ; b_doma   ;
; N/A   ; None         ; 5.362 ns   ; reset  ; b_hst1[1]       ; clk      ;
; N/A   ; None         ; 5.305 ns   ; start  ; b_hst0[2]       ; start    ;
; N/A   ; None         ; 5.272 ns   ; b_host ; b_hst1[1]       ; reset    ;
; N/A   ; None         ; 5.074 ns   ; start  ; b_dom1[3]       ; reset    ;
; N/A   ; None         ; 5.061 ns   ; start  ; b_dom1[1]       ; start    ;
; N/A   ; None         ; 5.015 ns   ; b_doma ; b_dom1[3]       ; b_doma   ;
; N/A   ; None         ; 4.899 ns   ; start  ; b_hst0[3]       ; reset    ;
; N/A   ; None         ; 4.837 ns   ; b_host ; b_hst0[3]       ; b_host   ;
; N/A   ; None         ; 4.751 ns   ; start  ; b_dom1[2]       ; start    ;
; N/A   ; None         ; 4.725 ns   ; b_doma ; b_dom0[1]       ; start    ;
; N/A   ; None         ; 4.673 ns   ; start  ; b_hst0[1]       ; reset    ;
; N/A   ; None         ; 4.611 ns   ; b_host ; b_hst0[1]       ; b_host   ;
; N/A   ; None         ; 4.444 ns   ; start  ; b_hst0[2]       ; reset    ;
; N/A   ; None         ; 4.382 ns   ; b_host ; b_hst0[2]       ; b_host   ;
; N/A   ; None         ; 4.352 ns   ; b_host ; b_hst0[3]       ; start    ;
; N/A   ; None         ; 4.329 ns   ; start  ; pause~latch     ; start    ;
; N/A   ; None         ; 4.269 ns   ; reset  ; pause~latch     ; start    ;
; N/A   ; None         ; 4.262 ns   ; b_doma ; b_dom1[3]       ; start    ;
; N/A   ; None         ; 4.200 ns   ; start  ; b_dom1[1]       ; reset    ;
; N/A   ; None         ; 4.179 ns   ; reset  ; b_dom0[1]       ; clk      ;
; N/A   ; None         ; 4.141 ns   ; b_doma ; b_dom1[1]       ; b_doma   ;
; N/A   ; None         ; 4.126 ns   ; b_host ; b_hst0[1]       ; start    ;
; N/A   ; None         ; 4.079 ns   ; reset  ; b_hst0[3]       ; clk      ;
; N/A   ; None         ; 3.897 ns   ; b_host ; b_hst0[2]       ; start    ;
; N/A   ; None         ; 3.890 ns   ; start  ; b_dom1[2]       ; reset    ;
; N/A   ; None         ; 3.890 ns   ; reset  ; b_dom1[3]       ; clk      ;
; N/A   ; None         ; 3.864 ns   ; b_doma ; b_dom0[1]       ; reset    ;
; N/A   ; None         ; 3.853 ns   ; reset  ; b_hst0[1]       ; clk      ;
; N/A   ; None         ; 3.831 ns   ; b_doma ; b_dom1[2]       ; b_doma   ;
; N/A   ; None         ; 3.624 ns   ; reset  ; b_hst0[2]       ; clk      ;
; N/A   ; None         ; 3.557 ns   ; start  ; b_hst1[1]       ; clk      ;
; N/A   ; None         ; 3.504 ns   ; start  ; cas_m0[0]       ; clk      ;
; N/A   ; None         ; 3.503 ns   ; start  ; cas_m0[3]       ; clk      ;
; N/A   ; None         ; 3.502 ns   ; start  ; cas_m0[2]       ; clk      ;
; N/A   ; None         ; 3.491 ns   ; b_host ; b_hst0[3]       ; reset    ;
; N/A   ; None         ; 3.444 ns   ; reset  ; cas_m0[0]       ; clk      ;
; N/A   ; None         ; 3.443 ns   ; reset  ; cas_m0[3]       ; clk      ;
; N/A   ; None         ; 3.442 ns   ; reset  ; cas_m0[2]       ; clk      ;
; N/A   ; None         ; 3.401 ns   ; b_doma ; b_dom1[3]       ; reset    ;
; N/A   ; None         ; 3.388 ns   ; b_doma ; b_dom1[1]       ; start    ;
; N/A   ; None         ; 3.265 ns   ; b_host ; b_hst0[1]       ; reset    ;
; N/A   ; None         ; 3.078 ns   ; b_doma ; b_dom1[2]       ; start    ;
; N/A   ; None         ; 3.036 ns   ; b_host ; b_hst0[2]       ; reset    ;
; N/A   ; None         ; 3.016 ns   ; reset  ; b_dom1[1]       ; clk      ;
; N/A   ; None         ; 2.706 ns   ; reset  ; b_dom1[2]       ; clk      ;
; N/A   ; None         ; 2.705 ns   ; start  ; cas_m1[1]       ; clk      ;
; N/A   ; None         ; 2.705 ns   ; start  ; cas_m1[3]       ; clk      ;
; N/A   ; None         ; 2.705 ns   ; start  ; cas_m1[2]       ; clk      ;
; N/A   ; None         ; 2.705 ns   ; start  ; cas_m1[0]       ; clk      ;
; N/A   ; None         ; 2.645 ns   ; reset  ; cas_m1[1]       ; clk      ;
; N/A   ; None         ; 2.645 ns   ; reset  ; cas_m1[3]       ; clk      ;
; N/A   ; None         ; 2.645 ns   ; reset  ; cas_m1[2]       ; clk      ;
; N/A   ; None         ; 2.645 ns   ; reset  ; cas_m1[0]       ; clk      ;
; N/A   ; None         ; 2.527 ns   ; b_doma ; b_dom1[1]       ; reset    ;
; N/A   ; None         ; 2.417 ns   ; start  ; b_dom0[1]       ; clk      ;
; N/A   ; None         ; 2.217 ns   ; b_doma ; b_dom1[2]       ; reset    ;
; N/A   ; None         ; 2.151 ns   ; b_host ; b_hst1[1]       ; clk      ;
; N/A   ; None         ; 1.953 ns   ; start  ; b_dom1[3]       ; clk      ;
; N/A   ; None         ; 1.778 ns   ; start  ; b_hst0[3]       ; clk      ;
; N/A   ; None         ; 1.552 ns   ; start  ; b_hst0[1]       ; clk      ;
; N/A   ; None         ; 1.323 ns   ; start  ; b_hst0[2]       ; clk      ;
; N/A   ; None         ; 1.295 ns   ; start  ; cas_s0[2]       ; clk      ;
; N/A   ; None         ; 1.295 ns   ; start  ; cas_s0[1]       ; clk      ;
; N/A   ; None         ; 1.295 ns   ; start  ; cas_s0[3]       ; clk      ;
; N/A   ; None         ; 1.295 ns   ; start  ; cas_s0[0]       ; clk      ;
; N/A   ; None         ; 1.235 ns   ; reset  ; cas_s0[2]       ; clk      ;
; N/A   ; None         ; 1.235 ns   ; reset  ; cas_s0[1]       ; clk      ;
; N/A   ; None         ; 1.235 ns   ; reset  ; cas_s0[3]       ; clk      ;
; N/A   ; None         ; 1.235 ns   ; reset  ; cas_s0[0]       ; clk      ;
; N/A   ; None         ; 1.079 ns   ; start  ; b_dom1[1]       ; clk      ;
; N/A   ; None         ; 0.837 ns   ; start  ; cas_m0[1]       ; clk      ;
; N/A   ; None         ; 0.837 ns   ; start  ; cas_s1[2]       ; clk      ;
; N/A   ; None         ; 0.837 ns   ; start  ; cas_s1[3]       ; clk      ;
; N/A   ; None         ; 0.837 ns   ; start  ; cas_s1[0]       ; clk      ;
; N/A   ; None         ; 0.837 ns   ; start  ; cas_s1[1]       ; clk      ;
; N/A   ; None         ; 0.777 ns   ; reset  ; cas_m0[1]       ; clk      ;
; N/A   ; None         ; 0.777 ns   ; reset  ; cas_s1[2]       ; clk      ;
; N/A   ; None         ; 0.777 ns   ; reset  ; cas_s1[3]       ; clk      ;
; N/A   ; None         ; 0.777 ns   ; reset  ; cas_s1[0]       ; clk      ;
; N/A   ; None         ; 0.777 ns   ; reset  ; cas_s1[1]       ; clk      ;
; N/A   ; None         ; 0.769 ns   ; start  ; b_dom1[2]       ; clk      ;
; N/A   ; None         ; 0.743 ns   ; b_doma ; b_dom0[1]       ; clk      ;
; N/A   ; None         ; 0.370 ns   ; b_host ; b_hst0[3]       ; clk      ;
; N/A   ; None         ; 0.280 ns   ; b_doma ; b_dom1[3]       ; clk      ;
; N/A   ; None         ; 0.144 ns   ; b_host ; b_hst0[1]       ; clk      ;
; N/A   ; None         ; -0.085 ns  ; b_host ; b_hst0[2]       ; clk      ;
; N/A   ; None         ; -0.502 ns  ; start  ; pause~_emulated ; clk      ;
; N/A   ; None         ; -0.562 ns  ; reset  ; pause~_emulated ; clk      ;
; N/A   ; None         ; -0.594 ns  ; b_doma ; b_dom1[1]       ; clk      ;
; N/A   ; None         ; -0.904 ns  ; b_doma ; b_dom1[2]       ; clk      ;
+-------+--------------+------------+--------+-----------------+----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                     ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------+-------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From            ; To          ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------+-------------+------------+
; N/A                                     ; None                                                ; 41.370 ns  ; b_hst0[2]       ; segmenty[1] ; reset      ;
; N/A                                     ; None                                                ; 41.326 ns  ; b_hst0[1]       ; segmenty[1] ; reset      ;
; N/A                                     ; None                                                ; 40.452 ns  ; b_hst0[2]       ; segmenty[6] ; reset      ;
; N/A                                     ; None                                                ; 40.423 ns  ; b_hst0[2]       ; segmenty[3] ; reset      ;
; N/A                                     ; None                                                ; 40.408 ns  ; b_hst0[1]       ; segmenty[6] ; reset      ;
; N/A                                     ; None                                                ; 40.379 ns  ; b_hst0[1]       ; segmenty[3] ; reset      ;
; N/A                                     ; None                                                ; 40.342 ns  ; b_hst0[2]       ; segmenty[2] ; reset      ;
; N/A                                     ; None                                                ; 40.298 ns  ; b_hst0[1]       ; segmenty[2] ; reset      ;
; N/A                                     ; None                                                ; 40.197 ns  ; b_hst0[2]       ; segmenty[1] ; clk        ;
; N/A                                     ; None                                                ; 40.153 ns  ; b_hst0[1]       ; segmenty[1] ; clk        ;
; N/A                                     ; None                                                ; 39.910 ns  ; b_hst0[2]       ; segmenty[5] ; reset      ;
; N/A                                     ; None                                                ; 39.866 ns  ; b_hst0[1]       ; segmenty[5] ; reset      ;
; N/A                                     ; None                                                ; 39.833 ns  ; b_hst0[2]       ; segmenty[4] ; reset      ;
; N/A                                     ; None                                                ; 39.789 ns  ; b_hst0[1]       ; segmenty[4] ; reset      ;
; N/A                                     ; None                                                ; 39.279 ns  ; b_hst0[2]       ; segmenty[6] ; clk        ;
; N/A                                     ; None                                                ; 39.250 ns  ; b_hst0[2]       ; segmenty[3] ; clk        ;
; N/A                                     ; None                                                ; 39.235 ns  ; b_hst0[1]       ; segmenty[6] ; clk        ;
; N/A                                     ; None                                                ; 39.206 ns  ; b_hst0[1]       ; segmenty[3] ; clk        ;
; N/A                                     ; None                                                ; 39.169 ns  ; b_hst0[2]       ; segmenty[2] ; clk        ;
; N/A                                     ; None                                                ; 39.125 ns  ; b_hst0[1]       ; segmenty[2] ; clk        ;
; N/A                                     ; None                                                ; 38.801 ns  ; b_hst0[2]       ; segmenty[7] ; reset      ;
; N/A                                     ; None                                                ; 38.757 ns  ; b_hst0[1]       ; segmenty[7] ; reset      ;
; N/A                                     ; None                                                ; 38.737 ns  ; b_hst0[2]       ; segmenty[5] ; clk        ;
; N/A                                     ; None                                                ; 38.693 ns  ; b_hst0[1]       ; segmenty[5] ; clk        ;
; N/A                                     ; None                                                ; 38.660 ns  ; b_hst0[2]       ; segmenty[4] ; clk        ;
; N/A                                     ; None                                                ; 38.616 ns  ; b_hst0[1]       ; segmenty[4] ; clk        ;
; N/A                                     ; None                                                ; 38.391 ns  ; b_dom1[2]       ; segmenty[5] ; reset      ;
; N/A                                     ; None                                                ; 38.295 ns  ; b_dom1[1]       ; segmenty[5] ; reset      ;
; N/A                                     ; None                                                ; 38.073 ns  ; b_dom1[2]       ; segmenty[1] ; reset      ;
; N/A                                     ; None                                                ; 38.014 ns  ; b_dom1[2]       ; segmenty[2] ; reset      ;
; N/A                                     ; None                                                ; 37.977 ns  ; b_dom1[1]       ; segmenty[1] ; reset      ;
; N/A                                     ; None                                                ; 37.918 ns  ; b_dom1[1]       ; segmenty[2] ; reset      ;
; N/A                                     ; None                                                ; 37.790 ns  ; b_dom1[2]       ; segmenty[3] ; reset      ;
; N/A                                     ; None                                                ; 37.739 ns  ; b_hst0[2]       ; segmenty[1] ; start      ;
; N/A                                     ; None                                                ; 37.695 ns  ; b_hst0[1]       ; segmenty[1] ; start      ;
; N/A                                     ; None                                                ; 37.694 ns  ; b_dom1[1]       ; segmenty[3] ; reset      ;
; N/A                                     ; None                                                ; 37.681 ns  ; b_dom1[2]       ; segmenty[7] ; reset      ;
; N/A                                     ; None                                                ; 37.628 ns  ; b_hst0[2]       ; segmenty[7] ; clk        ;
; N/A                                     ; None                                                ; 37.585 ns  ; b_dom1[1]       ; segmenty[7] ; reset      ;
; N/A                                     ; None                                                ; 37.584 ns  ; b_hst0[1]       ; segmenty[7] ; clk        ;
; N/A                                     ; None                                                ; 37.358 ns  ; b_dom1[2]       ; segmenty[6] ; reset      ;
; N/A                                     ; None                                                ; 37.262 ns  ; b_dom1[1]       ; segmenty[6] ; reset      ;
; N/A                                     ; None                                                ; 37.154 ns  ; b_dom1[2]       ; segmenty[5] ; clk        ;
; N/A                                     ; None                                                ; 37.058 ns  ; b_dom1[1]       ; segmenty[5] ; clk        ;
; N/A                                     ; None                                                ; 36.836 ns  ; b_dom1[2]       ; segmenty[1] ; clk        ;
; N/A                                     ; None                                                ; 36.821 ns  ; b_hst0[2]       ; segmenty[6] ; start      ;
; N/A                                     ; None                                                ; 36.792 ns  ; b_hst0[2]       ; segmenty[3] ; start      ;
; N/A                                     ; None                                                ; 36.777 ns  ; b_hst0[1]       ; segmenty[6] ; start      ;
; N/A                                     ; None                                                ; 36.777 ns  ; b_dom1[2]       ; segmenty[2] ; clk        ;
; N/A                                     ; None                                                ; 36.748 ns  ; b_hst0[1]       ; segmenty[3] ; start      ;
; N/A                                     ; None                                                ; 36.740 ns  ; b_dom1[1]       ; segmenty[1] ; clk        ;
; N/A                                     ; None                                                ; 36.734 ns  ; b_dom1[2]       ; segmenty[4] ; reset      ;
; N/A                                     ; None                                                ; 36.711 ns  ; b_hst0[2]       ; segmenty[2] ; start      ;
; N/A                                     ; None                                                ; 36.681 ns  ; b_dom1[1]       ; segmenty[2] ; clk        ;
; N/A                                     ; None                                                ; 36.667 ns  ; b_hst0[1]       ; segmenty[2] ; start      ;
; N/A                                     ; None                                                ; 36.638 ns  ; b_dom1[1]       ; segmenty[4] ; reset      ;
; N/A                                     ; None                                                ; 36.553 ns  ; b_dom1[2]       ; segmenty[3] ; clk        ;
; N/A                                     ; None                                                ; 36.457 ns  ; b_dom1[1]       ; segmenty[3] ; clk        ;
; N/A                                     ; None                                                ; 36.444 ns  ; b_dom1[2]       ; segmenty[7] ; clk        ;
; N/A                                     ; None                                                ; 36.348 ns  ; b_dom1[1]       ; segmenty[7] ; clk        ;
; N/A                                     ; None                                                ; 36.279 ns  ; b_hst0[2]       ; segmenty[5] ; start      ;
; N/A                                     ; None                                                ; 36.235 ns  ; b_hst0[1]       ; segmenty[5] ; start      ;
; N/A                                     ; None                                                ; 36.202 ns  ; b_hst0[2]       ; segmenty[4] ; start      ;
; N/A                                     ; None                                                ; 36.177 ns  ; b_hst0[3]       ; segmenty[1] ; reset      ;
; N/A                                     ; None                                                ; 36.158 ns  ; b_hst0[1]       ; segmenty[4] ; start      ;
; N/A                                     ; None                                                ; 36.121 ns  ; b_dom1[2]       ; segmenty[6] ; clk        ;
; N/A                                     ; None                                                ; 36.025 ns  ; b_dom1[1]       ; segmenty[6] ; clk        ;
; N/A                                     ; None                                                ; 35.730 ns  ; b_hst0[2]       ; segmenty[1] ; b_host     ;
; N/A                                     ; None                                                ; 35.686 ns  ; b_hst0[1]       ; segmenty[1] ; b_host     ;
; N/A                                     ; None                                                ; 35.497 ns  ; b_dom1[2]       ; segmenty[4] ; clk        ;
; N/A                                     ; None                                                ; 35.401 ns  ; b_dom1[1]       ; segmenty[4] ; clk        ;
; N/A                                     ; None                                                ; 35.259 ns  ; b_hst0[3]       ; segmenty[6] ; reset      ;
; N/A                                     ; None                                                ; 35.230 ns  ; b_hst0[3]       ; segmenty[3] ; reset      ;
; N/A                                     ; None                                                ; 35.170 ns  ; b_hst0[2]       ; segmenty[7] ; start      ;
; N/A                                     ; None                                                ; 35.149 ns  ; b_hst0[3]       ; segmenty[2] ; reset      ;
; N/A                                     ; None                                                ; 35.126 ns  ; b_hst0[1]       ; segmenty[7] ; start      ;
; N/A                                     ; None                                                ; 35.051 ns  ; b_dom1[3]       ; segmenty[5] ; reset      ;
; N/A                                     ; None                                                ; 35.004 ns  ; b_hst0[3]       ; segmenty[1] ; clk        ;
; N/A                                     ; None                                                ; 34.812 ns  ; b_hst0[2]       ; segmenty[6] ; b_host     ;
; N/A                                     ; None                                                ; 34.783 ns  ; b_hst0[2]       ; segmenty[3] ; b_host     ;
; N/A                                     ; None                                                ; 34.768 ns  ; b_hst0[1]       ; segmenty[6] ; b_host     ;
; N/A                                     ; None                                                ; 34.739 ns  ; b_hst0[1]       ; segmenty[3] ; b_host     ;
; N/A                                     ; None                                                ; 34.733 ns  ; b_dom1[3]       ; segmenty[1] ; reset      ;
; N/A                                     ; None                                                ; 34.717 ns  ; b_hst0[3]       ; segmenty[5] ; reset      ;
; N/A                                     ; None                                                ; 34.702 ns  ; b_hst0[2]       ; segmenty[2] ; b_host     ;
; N/A                                     ; None                                                ; 34.696 ns  ; b_dom1[2]       ; segmenty[5] ; start      ;
; N/A                                     ; None                                                ; 34.674 ns  ; b_dom1[3]       ; segmenty[2] ; reset      ;
; N/A                                     ; None                                                ; 34.658 ns  ; b_hst0[1]       ; segmenty[2] ; b_host     ;
; N/A                                     ; None                                                ; 34.640 ns  ; b_hst0[3]       ; segmenty[4] ; reset      ;
; N/A                                     ; None                                                ; 34.600 ns  ; b_dom1[1]       ; segmenty[5] ; start      ;
; N/A                                     ; None                                                ; 34.450 ns  ; b_dom1[3]       ; segmenty[3] ; reset      ;
; N/A                                     ; None                                                ; 34.378 ns  ; b_dom1[2]       ; segmenty[1] ; start      ;
; N/A                                     ; None                                                ; 34.341 ns  ; b_dom1[3]       ; segmenty[7] ; reset      ;
; N/A                                     ; None                                                ; 34.319 ns  ; b_dom1[2]       ; segmenty[2] ; start      ;
; N/A                                     ; None                                                ; 34.282 ns  ; b_dom1[1]       ; segmenty[1] ; start      ;
; N/A                                     ; None                                                ; 34.270 ns  ; b_hst0[2]       ; segmenty[5] ; b_host     ;
; N/A                                     ; None                                                ; 34.226 ns  ; b_hst0[1]       ; segmenty[5] ; b_host     ;
; N/A                                     ; None                                                ; 34.223 ns  ; b_dom1[1]       ; segmenty[2] ; start      ;
; N/A                                     ; None                                                ; 34.193 ns  ; b_hst0[2]       ; segmenty[4] ; b_host     ;
; N/A                                     ; None                                                ; 34.149 ns  ; b_hst0[1]       ; segmenty[4] ; b_host     ;
; N/A                                     ; None                                                ; 34.095 ns  ; b_dom1[2]       ; segmenty[3] ; start      ;
; N/A                                     ; None                                                ; 34.086 ns  ; b_hst0[3]       ; segmenty[6] ; clk        ;
; N/A                                     ; None                                                ; 34.057 ns  ; b_hst0[3]       ; segmenty[3] ; clk        ;
; N/A                                     ; None                                                ; 34.018 ns  ; b_dom1[3]       ; segmenty[6] ; reset      ;
; N/A                                     ; None                                                ; 33.999 ns  ; b_dom1[1]       ; segmenty[3] ; start      ;
; N/A                                     ; None                                                ; 33.986 ns  ; b_dom1[2]       ; segmenty[7] ; start      ;
; N/A                                     ; None                                                ; 33.976 ns  ; b_hst0[3]       ; segmenty[2] ; clk        ;
; N/A                                     ; None                                                ; 33.890 ns  ; b_dom1[1]       ; segmenty[7] ; start      ;
; N/A                                     ; None                                                ; 33.814 ns  ; b_dom1[3]       ; segmenty[5] ; clk        ;
; N/A                                     ; None                                                ; 33.663 ns  ; b_dom1[2]       ; segmenty[6] ; start      ;
; N/A                                     ; None                                                ; 33.608 ns  ; b_hst0[3]       ; segmenty[7] ; reset      ;
; N/A                                     ; None                                                ; 33.567 ns  ; b_dom1[1]       ; segmenty[6] ; start      ;
; N/A                                     ; None                                                ; 33.544 ns  ; b_hst0[3]       ; segmenty[5] ; clk        ;
; N/A                                     ; None                                                ; 33.496 ns  ; b_dom1[3]       ; segmenty[1] ; clk        ;
; N/A                                     ; None                                                ; 33.467 ns  ; b_hst0[3]       ; segmenty[4] ; clk        ;
; N/A                                     ; None                                                ; 33.437 ns  ; b_dom1[3]       ; segmenty[2] ; clk        ;
; N/A                                     ; None                                                ; 33.394 ns  ; b_dom1[3]       ; segmenty[4] ; reset      ;
; N/A                                     ; None                                                ; 33.213 ns  ; b_dom1[3]       ; segmenty[3] ; clk        ;
; N/A                                     ; None                                                ; 33.161 ns  ; b_hst0[2]       ; segmenty[7] ; b_host     ;
; N/A                                     ; None                                                ; 33.117 ns  ; b_hst0[1]       ; segmenty[7] ; b_host     ;
; N/A                                     ; None                                                ; 33.104 ns  ; b_dom1[3]       ; segmenty[7] ; clk        ;
; N/A                                     ; None                                                ; 33.039 ns  ; b_dom1[2]       ; segmenty[4] ; start      ;
; N/A                                     ; None                                                ; 32.943 ns  ; b_dom1[1]       ; segmenty[4] ; start      ;
; N/A                                     ; None                                                ; 32.781 ns  ; b_dom1[3]       ; segmenty[6] ; clk        ;
; N/A                                     ; None                                                ; 32.546 ns  ; b_hst0[3]       ; segmenty[1] ; start      ;
; N/A                                     ; None                                                ; 32.435 ns  ; b_hst0[3]       ; segmenty[7] ; clk        ;
; N/A                                     ; None                                                ; 32.419 ns  ; b_dom1[2]       ; segmenty[5] ; b_doma     ;
; N/A                                     ; None                                                ; 32.323 ns  ; b_dom1[1]       ; segmenty[5] ; b_doma     ;
; N/A                                     ; None                                                ; 32.157 ns  ; b_dom1[3]       ; segmenty[4] ; clk        ;
; N/A                                     ; None                                                ; 32.101 ns  ; b_dom1[2]       ; segmenty[1] ; b_doma     ;
; N/A                                     ; None                                                ; 32.042 ns  ; b_dom1[2]       ; segmenty[2] ; b_doma     ;
; N/A                                     ; None                                                ; 32.005 ns  ; b_dom1[1]       ; segmenty[1] ; b_doma     ;
; N/A                                     ; None                                                ; 31.946 ns  ; b_dom1[1]       ; segmenty[2] ; b_doma     ;
; N/A                                     ; None                                                ; 31.818 ns  ; b_dom1[2]       ; segmenty[3] ; b_doma     ;
; N/A                                     ; None                                                ; 31.722 ns  ; b_dom1[1]       ; segmenty[3] ; b_doma     ;
; N/A                                     ; None                                                ; 31.709 ns  ; b_dom1[2]       ; segmenty[7] ; b_doma     ;
; N/A                                     ; None                                                ; 31.628 ns  ; b_hst0[3]       ; segmenty[6] ; start      ;
; N/A                                     ; None                                                ; 31.613 ns  ; b_dom1[1]       ; segmenty[7] ; b_doma     ;
; N/A                                     ; None                                                ; 31.599 ns  ; b_hst0[3]       ; segmenty[3] ; start      ;
; N/A                                     ; None                                                ; 31.575 ns  ; b_hst1[1]       ; segmenty[1] ; reset      ;
; N/A                                     ; None                                                ; 31.518 ns  ; b_hst0[3]       ; segmenty[2] ; start      ;
; N/A                                     ; None                                                ; 31.386 ns  ; b_dom1[2]       ; segmenty[6] ; b_doma     ;
; N/A                                     ; None                                                ; 31.356 ns  ; b_dom1[3]       ; segmenty[5] ; start      ;
; N/A                                     ; None                                                ; 31.290 ns  ; b_dom1[1]       ; segmenty[6] ; b_doma     ;
; N/A                                     ; None                                                ; 31.086 ns  ; b_hst0[3]       ; segmenty[5] ; start      ;
; N/A                                     ; None                                                ; 31.038 ns  ; b_dom1[3]       ; segmenty[1] ; start      ;
; N/A                                     ; None                                                ; 31.009 ns  ; b_hst0[3]       ; segmenty[4] ; start      ;
; N/A                                     ; None                                                ; 30.979 ns  ; b_dom1[3]       ; segmenty[2] ; start      ;
; N/A                                     ; None                                                ; 30.762 ns  ; b_dom1[2]       ; segmenty[4] ; b_doma     ;
; N/A                                     ; None                                                ; 30.755 ns  ; b_dom1[3]       ; segmenty[3] ; start      ;
; N/A                                     ; None                                                ; 30.666 ns  ; b_dom1[1]       ; segmenty[4] ; b_doma     ;
; N/A                                     ; None                                                ; 30.657 ns  ; b_hst1[1]       ; segmenty[6] ; reset      ;
; N/A                                     ; None                                                ; 30.646 ns  ; b_dom1[3]       ; segmenty[7] ; start      ;
; N/A                                     ; None                                                ; 30.628 ns  ; b_hst1[1]       ; segmenty[3] ; reset      ;
; N/A                                     ; None                                                ; 30.547 ns  ; b_hst1[1]       ; segmenty[2] ; reset      ;
; N/A                                     ; None                                                ; 30.537 ns  ; b_hst0[3]       ; segmenty[1] ; b_host     ;
; N/A                                     ; None                                                ; 30.402 ns  ; b_hst1[1]       ; segmenty[1] ; clk        ;
; N/A                                     ; None                                                ; 30.355 ns  ; b_dom0[1]       ; segmenty[5] ; reset      ;
; N/A                                     ; None                                                ; 30.323 ns  ; b_dom1[3]       ; segmenty[6] ; start      ;
; N/A                                     ; None                                                ; 30.115 ns  ; b_hst1[1]       ; segmenty[5] ; reset      ;
; N/A                                     ; None                                                ; 30.038 ns  ; b_hst1[1]       ; segmenty[4] ; reset      ;
; N/A                                     ; None                                                ; 30.037 ns  ; b_dom0[1]       ; segmenty[1] ; reset      ;
; N/A                                     ; None                                                ; 29.978 ns  ; b_dom0[1]       ; segmenty[2] ; reset      ;
; N/A                                     ; None                                                ; 29.977 ns  ; b_hst0[3]       ; segmenty[7] ; start      ;
; N/A                                     ; None                                                ; 29.754 ns  ; b_dom0[1]       ; segmenty[3] ; reset      ;
; N/A                                     ; None                                                ; 29.699 ns  ; b_dom1[3]       ; segmenty[4] ; start      ;
; N/A                                     ; None                                                ; 29.645 ns  ; b_dom0[1]       ; segmenty[7] ; reset      ;
; N/A                                     ; None                                                ; 29.619 ns  ; b_hst0[3]       ; segmenty[6] ; b_host     ;
; N/A                                     ; None                                                ; 29.590 ns  ; b_hst0[3]       ; segmenty[3] ; b_host     ;
; N/A                                     ; None                                                ; 29.509 ns  ; b_hst0[3]       ; segmenty[2] ; b_host     ;
; N/A                                     ; None                                                ; 29.484 ns  ; b_hst1[1]       ; segmenty[6] ; clk        ;
; N/A                                     ; None                                                ; 29.455 ns  ; b_hst1[1]       ; segmenty[3] ; clk        ;
; N/A                                     ; None                                                ; 29.374 ns  ; b_hst1[1]       ; segmenty[2] ; clk        ;
; N/A                                     ; None                                                ; 29.322 ns  ; b_dom0[1]       ; segmenty[6] ; reset      ;
; N/A                                     ; None                                                ; 29.118 ns  ; b_dom0[1]       ; segmenty[5] ; clk        ;
; N/A                                     ; None                                                ; 29.079 ns  ; b_dom1[3]       ; segmenty[5] ; b_doma     ;
; N/A                                     ; None                                                ; 29.077 ns  ; b_hst0[3]       ; segmenty[5] ; b_host     ;
; N/A                                     ; None                                                ; 29.006 ns  ; b_hst1[1]       ; segmenty[7] ; reset      ;
; N/A                                     ; None                                                ; 29.000 ns  ; b_hst0[3]       ; segmenty[4] ; b_host     ;
; N/A                                     ; None                                                ; 28.942 ns  ; b_hst1[1]       ; segmenty[5] ; clk        ;
; N/A                                     ; None                                                ; 28.865 ns  ; b_hst1[1]       ; segmenty[4] ; clk        ;
; N/A                                     ; None                                                ; 28.800 ns  ; b_dom0[1]       ; segmenty[1] ; clk        ;
; N/A                                     ; None                                                ; 28.761 ns  ; b_dom1[3]       ; segmenty[1] ; b_doma     ;
; N/A                                     ; None                                                ; 28.741 ns  ; b_dom0[1]       ; segmenty[2] ; clk        ;
; N/A                                     ; None                                                ; 28.702 ns  ; b_dom1[3]       ; segmenty[2] ; b_doma     ;
; N/A                                     ; None                                                ; 28.698 ns  ; b_dom0[1]       ; segmenty[4] ; reset      ;
; N/A                                     ; None                                                ; 28.517 ns  ; b_dom0[1]       ; segmenty[3] ; clk        ;
; N/A                                     ; None                                                ; 28.478 ns  ; b_dom1[3]       ; segmenty[3] ; b_doma     ;
; N/A                                     ; None                                                ; 28.408 ns  ; b_dom0[1]       ; segmenty[7] ; clk        ;
; N/A                                     ; None                                                ; 28.369 ns  ; b_dom1[3]       ; segmenty[7] ; b_doma     ;
; N/A                                     ; None                                                ; 28.085 ns  ; b_dom0[1]       ; segmenty[6] ; clk        ;
; N/A                                     ; None                                                ; 28.046 ns  ; b_dom1[3]       ; segmenty[6] ; b_doma     ;
; N/A                                     ; None                                                ; 27.968 ns  ; b_hst0[3]       ; segmenty[7] ; b_host     ;
; N/A                                     ; None                                                ; 27.944 ns  ; b_hst1[1]       ; segmenty[1] ; start      ;
; N/A                                     ; None                                                ; 27.833 ns  ; b_hst1[1]       ; segmenty[7] ; clk        ;
; N/A                                     ; None                                                ; 27.461 ns  ; b_dom0[1]       ; segmenty[4] ; clk        ;
; N/A                                     ; None                                                ; 27.422 ns  ; b_dom1[3]       ; segmenty[4] ; b_doma     ;
; N/A                                     ; None                                                ; 27.132 ns  ; pause~_emulated ; segmenty[5] ; clk        ;
; N/A                                     ; None                                                ; 27.043 ns  ; pause~_emulated ; segmenty[1] ; clk        ;
; N/A                                     ; None                                                ; 27.026 ns  ; b_hst1[1]       ; segmenty[6] ; start      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                 ;             ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------+-------------+------------+


+--------------------------------------------------------------------+
; tpd                                                                ;
+-------+-------------------+-----------------+--------+-------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From   ; To          ;
+-------+-------------------+-----------------+--------+-------------+
; N/A   ; None              ; 26.283 ns       ; reset  ; segmenty[1] ;
; N/A   ; None              ; 26.008 ns       ; reset  ; segmenty[5] ;
; N/A   ; None              ; 25.631 ns       ; reset  ; segmenty[2] ;
; N/A   ; None              ; 25.407 ns       ; reset  ; segmenty[3] ;
; N/A   ; None              ; 25.365 ns       ; reset  ; segmenty[6] ;
; N/A   ; None              ; 25.298 ns       ; reset  ; segmenty[7] ;
; N/A   ; None              ; 24.746 ns       ; reset  ; segmenty[4] ;
; N/A   ; None              ; 24.071 ns       ; start  ; segmenty[5] ;
; N/A   ; None              ; 23.982 ns       ; start  ; segmenty[1] ;
; N/A   ; None              ; 23.694 ns       ; start  ; segmenty[2] ;
; N/A   ; None              ; 23.470 ns       ; start  ; segmenty[3] ;
; N/A   ; None              ; 23.361 ns       ; start  ; segmenty[7] ;
; N/A   ; None              ; 23.064 ns       ; start  ; segmenty[6] ;
; N/A   ; None              ; 22.574 ns       ; b_host ; segmenty[1] ;
; N/A   ; None              ; 22.445 ns       ; start  ; segmenty[4] ;
; N/A   ; None              ; 22.398 ns       ; b_doma ; segmenty[5] ;
; N/A   ; None              ; 22.080 ns       ; b_doma ; segmenty[1] ;
; N/A   ; None              ; 22.021 ns       ; b_doma ; segmenty[2] ;
; N/A   ; None              ; 21.797 ns       ; b_doma ; segmenty[3] ;
; N/A   ; None              ; 21.688 ns       ; b_doma ; segmenty[7] ;
; N/A   ; None              ; 21.656 ns       ; b_host ; segmenty[6] ;
; N/A   ; None              ; 21.627 ns       ; b_host ; segmenty[3] ;
; N/A   ; None              ; 21.546 ns       ; b_host ; segmenty[2] ;
; N/A   ; None              ; 21.365 ns       ; b_doma ; segmenty[6] ;
; N/A   ; None              ; 21.114 ns       ; b_host ; segmenty[5] ;
; N/A   ; None              ; 21.037 ns       ; b_host ; segmenty[4] ;
; N/A   ; None              ; 20.741 ns       ; b_doma ; segmenty[4] ;
; N/A   ; None              ; 20.005 ns       ; b_host ; segmenty[7] ;
+-------+-------------------+-----------------+--------+-------------+


+-------------------------------------------------------------------------------+
; th                                                                            ;
+---------------+-------------+-----------+--------+-----------------+----------+
; Minimum Slack ; Required th ; Actual th ; From   ; To              ; To Clock ;
+---------------+-------------+-----------+--------+-----------------+----------+
; N/A           ; None        ; 7.807 ns  ; b_host ; b_hst0[3]       ; reset    ;
; N/A           ; None        ; 7.745 ns  ; b_doma ; b_dom1[2]       ; reset    ;
; N/A           ; None        ; 7.544 ns  ; b_host ; b_hst0[2]       ; reset    ;
; N/A           ; None        ; 7.441 ns  ; b_doma ; b_dom1[1]       ; reset    ;
; N/A           ; None        ; 7.320 ns  ; start  ; b_hst0[3]       ; reset    ;
; N/A           ; None        ; 7.297 ns  ; b_host ; b_hst0[1]       ; reset    ;
; N/A           ; None        ; 7.057 ns  ; start  ; b_hst0[2]       ; reset    ;
; N/A           ; None        ; 6.993 ns  ; start  ; b_dom1[2]       ; reset    ;
; N/A           ; None        ; 6.810 ns  ; start  ; b_hst0[1]       ; reset    ;
; N/A           ; None        ; 6.762 ns  ; b_doma ; b_dom1[3]       ; reset    ;
; N/A           ; None        ; 6.689 ns  ; start  ; b_dom1[1]       ; reset    ;
; N/A           ; None        ; 6.634 ns  ; b_host ; b_hst0[3]       ; clk      ;
; N/A           ; None        ; 6.508 ns  ; b_doma ; b_dom1[2]       ; clk      ;
; N/A           ; None        ; 6.459 ns  ; reset  ; b_hst0[3]       ; reset    ;
; N/A           ; None        ; 6.371 ns  ; b_host ; b_hst0[2]       ; clk      ;
; N/A           ; None        ; 6.204 ns  ; b_doma ; b_dom1[1]       ; clk      ;
; N/A           ; None        ; 6.196 ns  ; reset  ; b_hst0[2]       ; reset    ;
; N/A           ; None        ; 6.147 ns  ; start  ; b_hst0[3]       ; clk      ;
; N/A           ; None        ; 6.132 ns  ; reset  ; b_dom1[2]       ; reset    ;
; N/A           ; None        ; 6.124 ns  ; b_host ; b_hst0[1]       ; clk      ;
; N/A           ; None        ; 6.010 ns  ; start  ; b_dom1[3]       ; reset    ;
; N/A           ; None        ; 5.949 ns  ; reset  ; b_hst0[1]       ; reset    ;
; N/A           ; None        ; 5.884 ns  ; start  ; b_hst0[2]       ; clk      ;
; N/A           ; None        ; 5.828 ns  ; reset  ; b_dom1[1]       ; reset    ;
; N/A           ; None        ; 5.756 ns  ; start  ; b_dom1[2]       ; clk      ;
; N/A           ; None        ; 5.637 ns  ; start  ; b_hst0[1]       ; clk      ;
; N/A           ; None        ; 5.525 ns  ; b_doma ; b_dom1[3]       ; clk      ;
; N/A           ; None        ; 5.452 ns  ; start  ; b_dom1[1]       ; clk      ;
; N/A           ; None        ; 5.286 ns  ; reset  ; b_hst0[3]       ; clk      ;
; N/A           ; None        ; 5.149 ns  ; reset  ; b_dom1[3]       ; reset    ;
; N/A           ; None        ; 5.023 ns  ; reset  ; b_hst0[2]       ; clk      ;
; N/A           ; None        ; 4.895 ns  ; reset  ; b_dom1[2]       ; clk      ;
; N/A           ; None        ; 4.776 ns  ; reset  ; b_hst0[1]       ; clk      ;
; N/A           ; None        ; 4.773 ns  ; start  ; b_dom1[3]       ; clk      ;
; N/A           ; None        ; 4.591 ns  ; reset  ; b_dom1[1]       ; clk      ;
; N/A           ; None        ; 4.176 ns  ; b_host ; b_hst0[3]       ; start    ;
; N/A           ; None        ; 4.050 ns  ; b_doma ; b_dom1[2]       ; start    ;
; N/A           ; None        ; 3.919 ns  ; b_doma ; b_dom0[1]       ; reset    ;
; N/A           ; None        ; 3.913 ns  ; b_host ; b_hst0[2]       ; start    ;
; N/A           ; None        ; 3.912 ns  ; reset  ; b_dom1[3]       ; clk      ;
; N/A           ; None        ; 3.746 ns  ; b_doma ; b_dom1[1]       ; start    ;
; N/A           ; None        ; 3.689 ns  ; start  ; b_hst0[3]       ; start    ;
; N/A           ; None        ; 3.666 ns  ; b_host ; b_hst0[1]       ; start    ;
; N/A           ; None        ; 3.426 ns  ; start  ; b_hst0[2]       ; start    ;
; N/A           ; None        ; 3.360 ns  ; b_host ; b_hst1[1]       ; reset    ;
; N/A           ; None        ; 3.298 ns  ; start  ; b_dom1[2]       ; start    ;
; N/A           ; None        ; 3.179 ns  ; start  ; b_hst0[1]       ; start    ;
; N/A           ; None        ; 3.166 ns  ; start  ; b_dom0[1]       ; reset    ;
; N/A           ; None        ; 3.067 ns  ; b_doma ; b_dom1[3]       ; start    ;
; N/A           ; None        ; 2.994 ns  ; start  ; b_dom1[1]       ; start    ;
; N/A           ; None        ; 2.875 ns  ; start  ; b_hst1[1]       ; reset    ;
; N/A           ; None        ; 2.828 ns  ; reset  ; b_hst0[3]       ; start    ;
; N/A           ; None        ; 2.682 ns  ; b_doma ; b_dom0[1]       ; clk      ;
; N/A           ; None        ; 2.565 ns  ; reset  ; b_hst0[2]       ; start    ;
; N/A           ; None        ; 2.437 ns  ; reset  ; b_dom1[2]       ; start    ;
; N/A           ; None        ; 2.318 ns  ; reset  ; b_hst0[1]       ; start    ;
; N/A           ; None        ; 2.315 ns  ; start  ; b_dom1[3]       ; start    ;
; N/A           ; None        ; 2.305 ns  ; reset  ; b_dom0[1]       ; reset    ;
; N/A           ; None        ; 2.187 ns  ; b_host ; b_hst1[1]       ; clk      ;
; N/A           ; None        ; 2.167 ns  ; b_host ; b_hst0[3]       ; b_host   ;
; N/A           ; None        ; 2.133 ns  ; reset  ; b_dom1[1]       ; start    ;
; N/A           ; None        ; 2.014 ns  ; reset  ; b_hst1[1]       ; reset    ;
; N/A           ; None        ; 1.929 ns  ; start  ; b_dom0[1]       ; clk      ;
; N/A           ; None        ; 1.904 ns  ; b_host ; b_hst0[2]       ; b_host   ;
; N/A           ; None        ; 1.773 ns  ; b_doma ; b_dom1[2]       ; b_doma   ;
; N/A           ; None        ; 1.702 ns  ; start  ; b_hst1[1]       ; clk      ;
; N/A           ; None        ; 1.689 ns  ; start  ; pause~_emulated ; clk      ;
; N/A           ; None        ; 1.680 ns  ; start  ; b_hst0[3]       ; b_host   ;
; N/A           ; None        ; 1.657 ns  ; b_host ; b_hst0[1]       ; b_host   ;
; N/A           ; None        ; 1.469 ns  ; b_doma ; b_dom1[1]       ; b_doma   ;
; N/A           ; None        ; 1.454 ns  ; reset  ; b_dom1[3]       ; start    ;
; N/A           ; None        ; 1.417 ns  ; start  ; b_hst0[2]       ; b_host   ;
; N/A           ; None        ; 1.170 ns  ; start  ; b_hst0[1]       ; b_host   ;
; N/A           ; None        ; 1.068 ns  ; reset  ; b_dom0[1]       ; clk      ;
; N/A           ; None        ; 1.021 ns  ; start  ; b_dom1[2]       ; b_doma   ;
; N/A           ; None        ; 0.841 ns  ; reset  ; b_hst1[1]       ; clk      ;
; N/A           ; None        ; 0.828 ns  ; reset  ; pause~_emulated ; clk      ;
; N/A           ; None        ; 0.819 ns  ; reset  ; b_hst0[3]       ; b_host   ;
; N/A           ; None        ; 0.790 ns  ; b_doma ; b_dom1[3]       ; b_doma   ;
; N/A           ; None        ; 0.717 ns  ; start  ; b_dom1[1]       ; b_doma   ;
; N/A           ; None        ; 0.556 ns  ; reset  ; b_hst0[2]       ; b_host   ;
; N/A           ; None        ; 0.350 ns  ; start  ; cas_m0[1]       ; clk      ;
; N/A           ; None        ; 0.350 ns  ; start  ; cas_s1[2]       ; clk      ;
; N/A           ; None        ; 0.350 ns  ; start  ; cas_s1[3]       ; clk      ;
; N/A           ; None        ; 0.350 ns  ; start  ; cas_s1[0]       ; clk      ;
; N/A           ; None        ; 0.350 ns  ; start  ; cas_s1[1]       ; clk      ;
; N/A           ; None        ; 0.309 ns  ; reset  ; b_hst0[1]       ; b_host   ;
; N/A           ; None        ; 0.224 ns  ; b_doma ; b_dom0[1]       ; start    ;
; N/A           ; None        ; 0.160 ns  ; reset  ; b_dom1[2]       ; b_doma   ;
; N/A           ; None        ; 0.038 ns  ; start  ; b_dom1[3]       ; b_doma   ;
; N/A           ; None        ; -0.108 ns ; start  ; cas_s0[2]       ; clk      ;
; N/A           ; None        ; -0.108 ns ; start  ; cas_s0[1]       ; clk      ;
; N/A           ; None        ; -0.108 ns ; start  ; cas_s0[3]       ; clk      ;
; N/A           ; None        ; -0.108 ns ; start  ; cas_s0[0]       ; clk      ;
; N/A           ; None        ; -0.144 ns ; reset  ; b_dom1[1]       ; b_doma   ;
; N/A           ; None        ; -0.271 ns ; b_host ; b_hst1[1]       ; start    ;
; N/A           ; None        ; -0.511 ns ; reset  ; cas_m0[1]       ; clk      ;
; N/A           ; None        ; -0.511 ns ; reset  ; cas_s1[2]       ; clk      ;
; N/A           ; None        ; -0.511 ns ; reset  ; cas_s1[3]       ; clk      ;
; N/A           ; None        ; -0.511 ns ; reset  ; cas_s1[0]       ; clk      ;
; N/A           ; None        ; -0.511 ns ; reset  ; cas_s1[1]       ; clk      ;
; N/A           ; None        ; -0.529 ns ; start  ; b_dom0[1]       ; start    ;
; N/A           ; None        ; -0.756 ns ; start  ; b_hst1[1]       ; start    ;
; N/A           ; None        ; -0.823 ns ; reset  ; b_dom1[3]       ; b_doma   ;
; N/A           ; None        ; -0.969 ns ; reset  ; cas_s0[2]       ; clk      ;
; N/A           ; None        ; -0.969 ns ; reset  ; cas_s0[1]       ; clk      ;
; N/A           ; None        ; -0.969 ns ; reset  ; cas_s0[3]       ; clk      ;
; N/A           ; None        ; -0.969 ns ; reset  ; cas_s0[0]       ; clk      ;
; N/A           ; None        ; -1.390 ns ; reset  ; b_dom0[1]       ; start    ;
; N/A           ; None        ; -1.518 ns ; start  ; cas_m1[1]       ; clk      ;
; N/A           ; None        ; -1.518 ns ; start  ; cas_m1[3]       ; clk      ;
; N/A           ; None        ; -1.518 ns ; start  ; cas_m1[2]       ; clk      ;
; N/A           ; None        ; -1.518 ns ; start  ; cas_m1[0]       ; clk      ;
; N/A           ; None        ; -1.617 ns ; reset  ; b_hst1[1]       ; start    ;
; N/A           ; None        ; -2.053 ns ; b_doma ; b_dom0[1]       ; b_doma   ;
; N/A           ; None        ; -2.280 ns ; b_host ; b_hst1[1]       ; b_host   ;
; N/A           ; None        ; -2.315 ns ; start  ; cas_m0[2]       ; clk      ;
; N/A           ; None        ; -2.316 ns ; start  ; cas_m0[3]       ; clk      ;
; N/A           ; None        ; -2.317 ns ; start  ; cas_m0[0]       ; clk      ;
; N/A           ; None        ; -2.379 ns ; reset  ; cas_m1[1]       ; clk      ;
; N/A           ; None        ; -2.379 ns ; reset  ; cas_m1[3]       ; clk      ;
; N/A           ; None        ; -2.379 ns ; reset  ; cas_m1[2]       ; clk      ;
; N/A           ; None        ; -2.379 ns ; reset  ; cas_m1[0]       ; clk      ;
; N/A           ; None        ; -2.438 ns ; start  ; pause~latch     ; start    ;
; N/A           ; None        ; -2.765 ns ; start  ; b_hst1[1]       ; b_host   ;
; N/A           ; None        ; -2.806 ns ; start  ; b_dom0[1]       ; b_doma   ;
; N/A           ; None        ; -3.176 ns ; reset  ; cas_m0[2]       ; clk      ;
; N/A           ; None        ; -3.177 ns ; reset  ; cas_m0[3]       ; clk      ;
; N/A           ; None        ; -3.178 ns ; reset  ; cas_m0[0]       ; clk      ;
; N/A           ; None        ; -3.299 ns ; reset  ; pause~latch     ; start    ;
; N/A           ; None        ; -3.626 ns ; reset  ; b_hst1[1]       ; b_host   ;
; N/A           ; None        ; -3.667 ns ; reset  ; b_dom0[1]       ; b_doma   ;
+---------------+-------------+-----------+--------+-----------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue May 12 21:57:18 2015
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off casovac -c casovac --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "b_hst1[1]" is a latch
    Warning: Node "b_hst1[2]" is a latch
    Warning: Node "b_hst1[3]" is a latch
    Warning: Node "b_hst0[2]" is a latch
    Warning: Node "b_hst0[1]" is a latch
    Warning: Node "b_hst0[3]" is a latch
    Warning: Node "pause~latch" is a latch
    Warning: Node "b_dom0[1]" is a latch
    Warning: Node "b_dom0[2]" is a latch
    Warning: Node "b_dom0[3]" is a latch
    Warning: Node "b_dom1[2]" is a latch
    Warning: Node "b_dom1[1]" is a latch
    Warning: Node "b_dom1[3]" is a latch
Warning: Found combinational loop of 6 nodes
    Warning: Node "b_dom0[0]~1"
    Warning: Node "process_4~1"
    Warning: Node "b_dom1[0]~0"
    Warning: Node "b_dom1[0]~1"
    Warning: Node "Equal6~0"
    Warning: Node "b_dom0[0]~0"
Warning: Found combinational loop of 6 nodes
    Warning: Node "b_hst1[0]~1"
    Warning: Node "Equal8~0"
    Warning: Node "b_hst0[2]~0"
    Warning: Node "b_hst0[0]~1"
    Warning: Node "process_4~0"
    Warning: Node "b_hst1[3]~0"
Warning: Found combinational loop of 1 nodes
    Warning: Node "pause~head_lut"
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
    Info: Assuming node "reset" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "b_host" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "start" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "b_doma" is a latch enable. Will not compute fmax for this pin.
Warning: Found 23 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "b_dom1[3]" as buffer
    Info: Detected ripple clock "b_dom1[1]" as buffer
    Info: Detected ripple clock "b_dom1[2]" as buffer
    Info: Detected ripple clock "b_dom0[3]" as buffer
    Info: Detected ripple clock "b_dom0[2]" as buffer
    Info: Detected ripple clock "b_dom0[1]" as buffer
    Info: Detected ripple clock "pause~latch" as buffer
    Info: Detected ripple clock "b_hst0[3]" as buffer
    Info: Detected ripple clock "b_hst0[1]" as buffer
    Info: Detected ripple clock "b_hst0[2]" as buffer
    Info: Detected ripple clock "b_hst1[3]" as buffer
    Info: Detected ripple clock "b_hst1[2]" as buffer
    Info: Detected ripple clock "b_hst1[1]" as buffer
    Info: Detected gated clock "b_dom1[0]~0" as buffer
    Info: Detected gated clock "b_dom0[0]~0" as buffer
    Info: Detected ripple clock "clk_hz" as buffer
    Info: Detected ripple clock "pause~_emulated" as buffer
    Info: Detected gated clock "b_hst0[2]~0" as buffer
    Info: Detected gated clock "pause~tail_lut" as buffer
    Info: Detected gated clock "pause~4" as buffer
    Info: Detected gated clock "pause~head_lut" as buffer
    Info: Detected gated clock "b_hst1[3]~0" as buffer
    Info: Detected ripple clock "registr[15]" as buffer
Info: Can't find any paths of type Clock between source node "clk" and destination node "b_hst0[3]"
Info: Clock "clk" has Internal fmax of 55.58 MHz between source register "b_hst0[2]" and destination register "b_hst0[3]" (period= 17.993 ns)
    Info: + Longest register to register delay is 8.345 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X17_Y7_N14; Fanout = 14; REG Node = 'b_hst0[2]'
        Info: 2: + IC(0.000 ns) + CELL(7.156 ns) = 7.156 ns; Loc. = LCCOMB_X7_Y12_N0; Fanout = 12; COMB LOOP Node = 'b_hst0[0]~1'
            Info: Loc. = LCCOMB_X7_Y12_N10; Node "b_hst1[3]~0"
            Info: Loc. = LCCOMB_X7_Y12_N18; Node "process_4~0"
            Info: Loc. = LCCOMB_X7_Y12_N16; Node "pause~head_lut"
            Info: Loc. = LCCOMB_X7_Y12_N0; Node "b_hst0[0]~1"
            Info: Loc. = LCCOMB_X7_Y12_N30; Node "b_hst1[0]~1"
            Info: Loc. = LCCOMB_X7_Y12_N4; Node "Equal8~0"
            Info: Loc. = LCCOMB_X7_Y12_N24; Node "b_hst0[2]~0"
        Info: 3: + IC(0.404 ns) + CELL(0.206 ns) = 7.766 ns; Loc. = LCCOMB_X7_Y12_N26; Fanout = 1; COMB Node = 'Add9~2'
        Info: 4: + IC(0.373 ns) + CELL(0.206 ns) = 8.345 ns; Loc. = LCCOMB_X7_Y12_N22; Fanout = 13; REG Node = 'b_hst0[3]'
        Info: Total cell delay = 7.568 ns ( 90.69 % )
        Info: Total interconnect delay = 0.777 ns ( 9.31 % )
    Info: - Smallest clock skew is -7.936 ns
        Info: - Longest clock path from clock "clk" to source register is 17.156 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'
            Info: 2: + IC(1.264 ns) + CELL(0.970 ns) = 3.334 ns; Loc. = LCFF_X7_Y6_N11; Fanout = 3; REG Node = 'clk_hz'
            Info: 3: + IC(1.542 ns) + CELL(0.970 ns) = 5.846 ns; Loc. = LCFF_X7_Y12_N3; Fanout = 1; REG Node = 'pause~_emulated'
            Info: 4: + IC(0.445 ns) + CELL(0.206 ns) = 6.497 ns; Loc. = LCCOMB_X7_Y12_N14; Fanout = 2; COMB Node = 'pause~tail_lut'
            Info: 5: + IC(0.000 ns) + CELL(0.752 ns) = 7.249 ns; Loc. = LCCOMB_X7_Y12_N16; Fanout = 22; COMB LOOP Node = 'pause~head_lut'
                Info: Loc. = LCCOMB_X7_Y12_N16; Node "pause~head_lut"
            Info: 6: + IC(0.000 ns) + CELL(3.971 ns) = 11.220 ns; Loc. = LCCOMB_X7_Y12_N10; Fanout = 3; COMB LOOP Node = 'b_hst1[3]~0'
                Info: Loc. = LCCOMB_X7_Y12_N10; Node "b_hst1[3]~0"
                Info: Loc. = LCCOMB_X7_Y12_N18; Node "process_4~0"
                Info: Loc. = LCCOMB_X7_Y12_N16; Node "pause~head_lut"
                Info: Loc. = LCCOMB_X7_Y12_N0; Node "b_hst0[0]~1"
                Info: Loc. = LCCOMB_X7_Y12_N30; Node "b_hst1[0]~1"
                Info: Loc. = LCCOMB_X7_Y12_N4; Node "Equal8~0"
                Info: Loc. = LCCOMB_X7_Y12_N24; Node "b_hst0[2]~0"
            Info: 7: + IC(0.373 ns) + CELL(0.206 ns) = 11.799 ns; Loc. = LCCOMB_X7_Y12_N28; Fanout = 15; REG Node = 'b_hst1[1]'
            Info: 8: + IC(0.000 ns) + CELL(1.644 ns) = 13.443 ns; Loc. = LCCOMB_X7_Y12_N24; Fanout = 3; COMB LOOP Node = 'b_hst0[2]~0'
                Info: Loc. = LCCOMB_X7_Y12_N10; Node "b_hst1[3]~0"
                Info: Loc. = LCCOMB_X7_Y12_N18; Node "process_4~0"
                Info: Loc. = LCCOMB_X7_Y12_N16; Node "pause~head_lut"
                Info: Loc. = LCCOMB_X7_Y12_N0; Node "b_hst0[0]~1"
                Info: Loc. = LCCOMB_X7_Y12_N30; Node "b_hst1[0]~1"
                Info: Loc. = LCCOMB_X7_Y12_N4; Node "Equal8~0"
                Info: Loc. = LCCOMB_X7_Y12_N24; Node "b_hst0[2]~0"
            Info: 9: + IC(2.182 ns) + CELL(0.000 ns) = 15.625 ns; Loc. = CLKCTRL_G3; Fanout = 2; COMB Node = 'b_hst0[2]~0clkctrl'
            Info: 10: + IC(1.325 ns) + CELL(0.206 ns) = 17.156 ns; Loc. = LCCOMB_X17_Y7_N14; Fanout = 14; REG Node = 'b_hst0[2]'
            Info: Total cell delay = 10.025 ns ( 58.43 % )
            Info: Total interconnect delay = 7.131 ns ( 41.57 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 1.712 ns
Info: Can't find any paths of type Clock between source node "reset" and destination node "b_hst0[3]"
Info: Clock "reset" has Internal fmax of 44.87 MHz between source register "b_hst0[2]" and destination register "b_hst0[3]" (period= 22.287 ns)
    Info: + Longest register to register delay is 8.345 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X17_Y7_N14; Fanout = 14; REG Node = 'b_hst0[2]'
        Info: 2: + IC(0.000 ns) + CELL(7.156 ns) = 7.156 ns; Loc. = LCCOMB_X7_Y12_N0; Fanout = 12; COMB LOOP Node = 'b_hst0[0]~1'
            Info: Loc. = LCCOMB_X7_Y12_N10; Node "b_hst1[3]~0"
            Info: Loc. = LCCOMB_X7_Y12_N18; Node "process_4~0"
            Info: Loc. = LCCOMB_X7_Y12_N16; Node "pause~head_lut"
            Info: Loc. = LCCOMB_X7_Y12_N0; Node "b_hst0[0]~1"
            Info: Loc. = LCCOMB_X7_Y12_N30; Node "b_hst1[0]~1"
            Info: Loc. = LCCOMB_X7_Y12_N4; Node "Equal8~0"
            Info: Loc. = LCCOMB_X7_Y12_N24; Node "b_hst0[2]~0"
        Info: 3: + IC(0.404 ns) + CELL(0.206 ns) = 7.766 ns; Loc. = LCCOMB_X7_Y12_N26; Fanout = 1; COMB Node = 'Add9~2'
        Info: 4: + IC(0.373 ns) + CELL(0.206 ns) = 8.345 ns; Loc. = LCCOMB_X7_Y12_N22; Fanout = 13; REG Node = 'b_hst0[3]'
        Info: Total cell delay = 7.568 ns ( 90.69 % )
        Info: Total interconnect delay = 0.777 ns ( 9.31 % )
    Info: - Smallest clock skew is -12.230 ns
        Info: - Longest clock path from clock "reset" to source register is 18.329 ns
            Info: 1: + IC(0.000 ns) + CELL(0.965 ns) = 0.965 ns; Loc. = PIN_3; Fanout = 41; CLK Node = 'reset'
            Info: 2: + IC(0.000 ns) + CELL(11.428 ns) = 12.393 ns; Loc. = LCCOMB_X7_Y12_N10; Fanout = 3; COMB LOOP Node = 'b_hst1[3]~0'
                Info: Loc. = LCCOMB_X7_Y12_N10; Node "b_hst1[3]~0"
                Info: Loc. = LCCOMB_X7_Y12_N18; Node "process_4~0"
                Info: Loc. = LCCOMB_X7_Y12_N16; Node "pause~head_lut"
                Info: Loc. = LCCOMB_X7_Y12_N0; Node "b_hst0[0]~1"
                Info: Loc. = LCCOMB_X7_Y12_N30; Node "b_hst1[0]~1"
                Info: Loc. = LCCOMB_X7_Y12_N4; Node "Equal8~0"
                Info: Loc. = LCCOMB_X7_Y12_N24; Node "b_hst0[2]~0"
            Info: 3: + IC(0.373 ns) + CELL(0.206 ns) = 12.972 ns; Loc. = LCCOMB_X7_Y12_N28; Fanout = 15; REG Node = 'b_hst1[1]'
            Info: 4: + IC(0.000 ns) + CELL(1.644 ns) = 14.616 ns; Loc. = LCCOMB_X7_Y12_N24; Fanout = 3; COMB LOOP Node = 'b_hst0[2]~0'
                Info: Loc. = LCCOMB_X7_Y12_N10; Node "b_hst1[3]~0"
                Info: Loc. = LCCOMB_X7_Y12_N18; Node "process_4~0"
                Info: Loc. = LCCOMB_X7_Y12_N16; Node "pause~head_lut"
                Info: Loc. = LCCOMB_X7_Y12_N0; Node "b_hst0[0]~1"
                Info: Loc. = LCCOMB_X7_Y12_N30; Node "b_hst1[0]~1"
                Info: Loc. = LCCOMB_X7_Y12_N4; Node "Equal8~0"
                Info: Loc. = LCCOMB_X7_Y12_N24; Node "b_hst0[2]~0"
            Info: 5: + IC(2.182 ns) + CELL(0.000 ns) = 16.798 ns; Loc. = CLKCTRL_G3; Fanout = 2; COMB Node = 'b_hst0[2]~0clkctrl'
            Info: 6: + IC(1.325 ns) + CELL(0.206 ns) = 18.329 ns; Loc. = LCCOMB_X17_Y7_N14; Fanout = 14; REG Node = 'b_hst0[2]'
            Info: Total cell delay = 14.449 ns ( 78.83 % )
            Info: Total interconnect delay = 3.880 ns ( 21.17 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 1.712 ns
Info: Can't find any paths of type Clock between source node "b_host" and destination node "b_hst0[3]"
Info: Clock "b_host" has Internal fmax of 55.58 MHz between source register "b_hst0[2]" and destination register "b_hst0[3]" (period= 17.993 ns)
    Info: + Longest register to register delay is 8.345 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X17_Y7_N14; Fanout = 14; REG Node = 'b_hst0[2]'
        Info: 2: + IC(0.000 ns) + CELL(7.156 ns) = 7.156 ns; Loc. = LCCOMB_X7_Y12_N0; Fanout = 12; COMB LOOP Node = 'b_hst0[0]~1'
            Info: Loc. = LCCOMB_X7_Y12_N10; Node "b_hst1[3]~0"
            Info: Loc. = LCCOMB_X7_Y12_N18; Node "process_4~0"
            Info: Loc. = LCCOMB_X7_Y12_N16; Node "pause~head_lut"
            Info: Loc. = LCCOMB_X7_Y12_N0; Node "b_hst0[0]~1"
            Info: Loc. = LCCOMB_X7_Y12_N30; Node "b_hst1[0]~1"
            Info: Loc. = LCCOMB_X7_Y12_N4; Node "Equal8~0"
            Info: Loc. = LCCOMB_X7_Y12_N24; Node "b_hst0[2]~0"
        Info: 3: + IC(0.404 ns) + CELL(0.206 ns) = 7.766 ns; Loc. = LCCOMB_X7_Y12_N26; Fanout = 1; COMB Node = 'Add9~2'
        Info: 4: + IC(0.373 ns) + CELL(0.206 ns) = 8.345 ns; Loc. = LCCOMB_X7_Y12_N22; Fanout = 13; REG Node = 'b_hst0[3]'
        Info: Total cell delay = 7.568 ns ( 90.69 % )
        Info: Total interconnect delay = 0.777 ns ( 9.31 % )
    Info: - Smallest clock skew is -7.936 ns
        Info: - Longest clock path from clock "b_host" to source register is 12.689 ns
            Info: 1: + IC(0.000 ns) + CELL(0.964 ns) = 0.964 ns; Loc. = PIN_143; Fanout = 6; CLK Node = 'b_host'
            Info: 2: + IC(0.000 ns) + CELL(5.789 ns) = 6.753 ns; Loc. = LCCOMB_X7_Y12_N10; Fanout = 3; COMB LOOP Node = 'b_hst1[3]~0'
                Info: Loc. = LCCOMB_X7_Y12_N10; Node "b_hst1[3]~0"
                Info: Loc. = LCCOMB_X7_Y12_N18; Node "process_4~0"
                Info: Loc. = LCCOMB_X7_Y12_N16; Node "pause~head_lut"
                Info: Loc. = LCCOMB_X7_Y12_N0; Node "b_hst0[0]~1"
                Info: Loc. = LCCOMB_X7_Y12_N30; Node "b_hst1[0]~1"
                Info: Loc. = LCCOMB_X7_Y12_N4; Node "Equal8~0"
                Info: Loc. = LCCOMB_X7_Y12_N24; Node "b_hst0[2]~0"
            Info: 3: + IC(0.373 ns) + CELL(0.206 ns) = 7.332 ns; Loc. = LCCOMB_X7_Y12_N28; Fanout = 15; REG Node = 'b_hst1[1]'
            Info: 4: + IC(0.000 ns) + CELL(1.644 ns) = 8.976 ns; Loc. = LCCOMB_X7_Y12_N24; Fanout = 3; COMB LOOP Node = 'b_hst0[2]~0'
                Info: Loc. = LCCOMB_X7_Y12_N10; Node "b_hst1[3]~0"
                Info: Loc. = LCCOMB_X7_Y12_N18; Node "process_4~0"
                Info: Loc. = LCCOMB_X7_Y12_N16; Node "pause~head_lut"
                Info: Loc. = LCCOMB_X7_Y12_N0; Node "b_hst0[0]~1"
                Info: Loc. = LCCOMB_X7_Y12_N30; Node "b_hst1[0]~1"
                Info: Loc. = LCCOMB_X7_Y12_N4; Node "Equal8~0"
                Info: Loc. = LCCOMB_X7_Y12_N24; Node "b_hst0[2]~0"
            Info: 5: + IC(2.182 ns) + CELL(0.000 ns) = 11.158 ns; Loc. = CLKCTRL_G3; Fanout = 2; COMB Node = 'b_hst0[2]~0clkctrl'
            Info: 6: + IC(1.325 ns) + CELL(0.206 ns) = 12.689 ns; Loc. = LCCOMB_X17_Y7_N14; Fanout = 14; REG Node = 'b_hst0[2]'
            Info: Total cell delay = 8.809 ns ( 69.42 % )
            Info: Total interconnect delay = 3.880 ns ( 30.58 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 1.712 ns
Info: Can't find any paths of type Clock between source node "start" and destination node "b_hst0[3]"
Info: Clock "start" has Internal fmax of 51.24 MHz between source register "b_hst0[2]" and destination register "b_hst0[3]" (period= 19.517 ns)
    Info: + Longest register to register delay is 8.345 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X17_Y7_N14; Fanout = 14; REG Node = 'b_hst0[2]'
        Info: 2: + IC(0.000 ns) + CELL(7.156 ns) = 7.156 ns; Loc. = LCCOMB_X7_Y12_N0; Fanout = 12; COMB LOOP Node = 'b_hst0[0]~1'
            Info: Loc. = LCCOMB_X7_Y12_N10; Node "b_hst1[3]~0"
            Info: Loc. = LCCOMB_X7_Y12_N18; Node "process_4~0"
            Info: Loc. = LCCOMB_X7_Y12_N16; Node "pause~head_lut"
            Info: Loc. = LCCOMB_X7_Y12_N0; Node "b_hst0[0]~1"
            Info: Loc. = LCCOMB_X7_Y12_N30; Node "b_hst1[0]~1"
            Info: Loc. = LCCOMB_X7_Y12_N4; Node "Equal8~0"
            Info: Loc. = LCCOMB_X7_Y12_N24; Node "b_hst0[2]~0"
        Info: 3: + IC(0.404 ns) + CELL(0.206 ns) = 7.766 ns; Loc. = LCCOMB_X7_Y12_N26; Fanout = 1; COMB Node = 'Add9~2'
        Info: 4: + IC(0.373 ns) + CELL(0.206 ns) = 8.345 ns; Loc. = LCCOMB_X7_Y12_N22; Fanout = 13; REG Node = 'b_hst0[3]'
        Info: Total cell delay = 7.568 ns ( 90.69 % )
        Info: Total interconnect delay = 0.777 ns ( 9.31 % )
    Info: - Smallest clock skew is -9.460 ns
        Info: - Longest clock path from clock "start" to source register is 14.698 ns
            Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_144; Fanout = 5; CLK Node = 'start'
            Info: 2: + IC(2.106 ns) + CELL(0.206 ns) = 3.266 ns; Loc. = LCCOMB_X7_Y12_N20; Fanout = 2; REG Node = 'pause~latch'
            Info: 3: + IC(0.403 ns) + CELL(0.370 ns) = 4.039 ns; Loc. = LCCOMB_X7_Y12_N14; Fanout = 2; COMB Node = 'pause~tail_lut'
            Info: 4: + IC(0.000 ns) + CELL(0.752 ns) = 4.791 ns; Loc. = LCCOMB_X7_Y12_N16; Fanout = 22; COMB LOOP Node = 'pause~head_lut'
                Info: Loc. = LCCOMB_X7_Y12_N16; Node "pause~head_lut"
            Info: 5: + IC(0.000 ns) + CELL(3.971 ns) = 8.762 ns; Loc. = LCCOMB_X7_Y12_N10; Fanout = 3; COMB LOOP Node = 'b_hst1[3]~0'
                Info: Loc. = LCCOMB_X7_Y12_N10; Node "b_hst1[3]~0"
                Info: Loc. = LCCOMB_X7_Y12_N18; Node "process_4~0"
                Info: Loc. = LCCOMB_X7_Y12_N16; Node "pause~head_lut"
                Info: Loc. = LCCOMB_X7_Y12_N0; Node "b_hst0[0]~1"
                Info: Loc. = LCCOMB_X7_Y12_N30; Node "b_hst1[0]~1"
                Info: Loc. = LCCOMB_X7_Y12_N4; Node "Equal8~0"
                Info: Loc. = LCCOMB_X7_Y12_N24; Node "b_hst0[2]~0"
            Info: 6: + IC(0.373 ns) + CELL(0.206 ns) = 9.341 ns; Loc. = LCCOMB_X7_Y12_N28; Fanout = 15; REG Node = 'b_hst1[1]'
            Info: 7: + IC(0.000 ns) + CELL(1.644 ns) = 10.985 ns; Loc. = LCCOMB_X7_Y12_N24; Fanout = 3; COMB LOOP Node = 'b_hst0[2]~0'
                Info: Loc. = LCCOMB_X7_Y12_N10; Node "b_hst1[3]~0"
                Info: Loc. = LCCOMB_X7_Y12_N18; Node "process_4~0"
                Info: Loc. = LCCOMB_X7_Y12_N16; Node "pause~head_lut"
                Info: Loc. = LCCOMB_X7_Y12_N0; Node "b_hst0[0]~1"
                Info: Loc. = LCCOMB_X7_Y12_N30; Node "b_hst1[0]~1"
                Info: Loc. = LCCOMB_X7_Y12_N4; Node "Equal8~0"
                Info: Loc. = LCCOMB_X7_Y12_N24; Node "b_hst0[2]~0"
            Info: 8: + IC(2.182 ns) + CELL(0.000 ns) = 13.167 ns; Loc. = CLKCTRL_G3; Fanout = 2; COMB Node = 'b_hst0[2]~0clkctrl'
            Info: 9: + IC(1.325 ns) + CELL(0.206 ns) = 14.698 ns; Loc. = LCCOMB_X17_Y7_N14; Fanout = 14; REG Node = 'b_hst0[2]'
            Info: Total cell delay = 8.309 ns ( 56.53 % )
            Info: Total interconnect delay = 6.389 ns ( 43.47 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 1.712 ns
Info: Can't find any paths of type Clock between source node "b_doma" and destination node "b_dom1[3]"
Info: Clock "b_doma" has Internal fmax of 66.51 MHz between source register "b_dom1[2]" and destination register "b_dom1[3]" (period= 15.036 ns)
    Info: + Longest register to register delay is 6.731 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X10_Y7_N10; Fanout = 15; REG Node = 'b_dom1[2]'
        Info: 2: + IC(0.000 ns) + CELL(5.538 ns) = 5.538 ns; Loc. = LCCOMB_X10_Y7_N26; Fanout = 12; COMB LOOP Node = 'b_dom1[0]~1'
            Info: Loc. = LCCOMB_X7_Y12_N16; Node "pause~head_lut"
            Info: Loc. = LCCOMB_X10_Y7_N16; Node "Equal6~0"
            Info: Loc. = LCCOMB_X10_Y7_N26; Node "b_dom1[0]~1"
            Info: Loc. = LCCOMB_X10_Y7_N20; Node "b_dom1[0]~0"
            Info: Loc. = LCCOMB_X10_Y7_N14; Node "b_dom0[0]~1"
            Info: Loc. = LCCOMB_X10_Y7_N30; Node "b_dom0[0]~0"
            Info: Loc. = LCCOMB_X10_Y7_N22; Node "process_4~1"
        Info: 3: + IC(0.404 ns) + CELL(0.206 ns) = 6.148 ns; Loc. = LCCOMB_X10_Y7_N0; Fanout = 1; COMB Node = 'b_dom1~3'
        Info: 4: + IC(0.377 ns) + CELL(0.206 ns) = 6.731 ns; Loc. = LCCOMB_X10_Y7_N24; Fanout = 14; REG Node = 'b_dom1[3]'
        Info: Total cell delay = 5.950 ns ( 88.40 % )
        Info: Total interconnect delay = 0.781 ns ( 11.60 % )
    Info: - Smallest clock skew is -6.847 ns
        Info: - Longest clock path from clock "b_doma" to source register is 11.877 ns
            Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_142; Fanout = 6; CLK Node = 'b_doma'
            Info: 2: + IC(0.000 ns) + CELL(5.455 ns) = 6.409 ns; Loc. = LCCOMB_X10_Y7_N30; Fanout = 3; COMB LOOP Node = 'b_dom0[0]~0'
                Info: Loc. = LCCOMB_X7_Y12_N16; Node "pause~head_lut"
                Info: Loc. = LCCOMB_X10_Y7_N16; Node "Equal6~0"
                Info: Loc. = LCCOMB_X10_Y7_N26; Node "b_dom1[0]~1"
                Info: Loc. = LCCOMB_X10_Y7_N20; Node "b_dom1[0]~0"
                Info: Loc. = LCCOMB_X10_Y7_N14; Node "b_dom0[0]~1"
                Info: Loc. = LCCOMB_X10_Y7_N30; Node "b_dom0[0]~0"
                Info: Loc. = LCCOMB_X10_Y7_N22; Node "process_4~1"
            Info: 3: + IC(0.397 ns) + CELL(0.206 ns) = 7.012 ns; Loc. = LCCOMB_X10_Y7_N28; Fanout = 15; REG Node = 'b_dom0[1]'
            Info: 4: + IC(0.000 ns) + CELL(1.590 ns) = 8.602 ns; Loc. = LCCOMB_X10_Y7_N20; Fanout = 3; COMB LOOP Node = 'b_dom1[0]~0'
                Info: Loc. = LCCOMB_X7_Y12_N16; Node "pause~head_lut"
                Info: Loc. = LCCOMB_X10_Y7_N16; Node "Equal6~0"
                Info: Loc. = LCCOMB_X10_Y7_N26; Node "b_dom1[0]~1"
                Info: Loc. = LCCOMB_X10_Y7_N20; Node "b_dom1[0]~0"
                Info: Loc. = LCCOMB_X10_Y7_N14; Node "b_dom0[0]~1"
                Info: Loc. = LCCOMB_X10_Y7_N30; Node "b_dom0[0]~0"
                Info: Loc. = LCCOMB_X10_Y7_N22; Node "process_4~1"
            Info: 5: + IC(1.755 ns) + CELL(0.000 ns) = 10.357 ns; Loc. = CLKCTRL_G7; Fanout = 2; COMB Node = 'b_dom1[0]~0clkctrl'
            Info: 6: + IC(1.314 ns) + CELL(0.206 ns) = 11.877 ns; Loc. = LCCOMB_X10_Y7_N10; Fanout = 15; REG Node = 'b_dom1[2]'
            Info: Total cell delay = 8.411 ns ( 70.82 % )
            Info: Total interconnect delay = 3.466 ns ( 29.18 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 1.458 ns
Warning: Circuit may not operate. Detected 24 non-operational path(s) clocked by clock "clk" with clock skew larger than data delay. See Compilation Report for details.
Info: Can't find any paths of type Clock between source node "clk" and destination node "b_dom1[3]"
Info: Found hold time violation between source  pin or register "b_dom1[3]" and destination pin or register "b_dom1[1]" for clock "clk" (Hold time is 4.093 ns)
    Info: + Largest clock skew is 6.847 ns
        Info: + Longest clock path from clock "clk" to destination register is 16.612 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'
            Info: 2: + IC(1.264 ns) + CELL(0.970 ns) = 3.334 ns; Loc. = LCFF_X7_Y6_N11; Fanout = 3; REG Node = 'clk_hz'
            Info: 3: + IC(1.542 ns) + CELL(0.970 ns) = 5.846 ns; Loc. = LCFF_X7_Y12_N3; Fanout = 1; REG Node = 'pause~_emulated'
            Info: 4: + IC(0.445 ns) + CELL(0.206 ns) = 6.497 ns; Loc. = LCCOMB_X7_Y12_N14; Fanout = 2; COMB Node = 'pause~tail_lut'
            Info: 5: + IC(0.000 ns) + CELL(0.752 ns) = 7.249 ns; Loc. = LCCOMB_X7_Y12_N16; Fanout = 22; COMB LOOP Node = 'pause~head_lut'
                Info: Loc. = LCCOMB_X7_Y12_N16; Node "pause~head_lut"
            Info: 6: + IC(0.000 ns) + CELL(3.895 ns) = 11.144 ns; Loc. = LCCOMB_X10_Y7_N30; Fanout = 3; COMB LOOP Node = 'b_dom0[0]~0'
                Info: Loc. = LCCOMB_X7_Y12_N16; Node "pause~head_lut"
                Info: Loc. = LCCOMB_X10_Y7_N16; Node "Equal6~0"
                Info: Loc. = LCCOMB_X10_Y7_N26; Node "b_dom1[0]~1"
                Info: Loc. = LCCOMB_X10_Y7_N20; Node "b_dom1[0]~0"
                Info: Loc. = LCCOMB_X10_Y7_N14; Node "b_dom0[0]~1"
                Info: Loc. = LCCOMB_X10_Y7_N30; Node "b_dom0[0]~0"
                Info: Loc. = LCCOMB_X10_Y7_N22; Node "process_4~1"
            Info: 7: + IC(0.397 ns) + CELL(0.206 ns) = 11.747 ns; Loc. = LCCOMB_X10_Y7_N28; Fanout = 15; REG Node = 'b_dom0[1]'
            Info: 8: + IC(0.000 ns) + CELL(1.590 ns) = 13.337 ns; Loc. = LCCOMB_X10_Y7_N20; Fanout = 3; COMB LOOP Node = 'b_dom1[0]~0'
                Info: Loc. = LCCOMB_X7_Y12_N16; Node "pause~head_lut"
                Info: Loc. = LCCOMB_X10_Y7_N16; Node "Equal6~0"
                Info: Loc. = LCCOMB_X10_Y7_N26; Node "b_dom1[0]~1"
                Info: Loc. = LCCOMB_X10_Y7_N20; Node "b_dom1[0]~0"
                Info: Loc. = LCCOMB_X10_Y7_N14; Node "b_dom0[0]~1"
                Info: Loc. = LCCOMB_X10_Y7_N30; Node "b_dom0[0]~0"
                Info: Loc. = LCCOMB_X10_Y7_N22; Node "process_4~1"
            Info: 9: + IC(1.755 ns) + CELL(0.000 ns) = 15.092 ns; Loc. = CLKCTRL_G7; Fanout = 2; COMB Node = 'b_dom1[0]~0clkctrl'
            Info: 10: + IC(1.314 ns) + CELL(0.206 ns) = 16.612 ns; Loc. = LCCOMB_X10_Y7_N12; Fanout = 15; REG Node = 'b_dom1[1]'
            Info: Total cell delay = 9.895 ns ( 59.57 % )
            Info: Total interconnect delay = 6.717 ns ( 40.43 % )
    Info: - Micro clock to output delay of source is 0.000 ns
    Info: - Shortest register to register delay is 2.754 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X10_Y7_N24; Fanout = 14; REG Node = 'b_dom1[3]'
        Info: 2: + IC(1.079 ns) + CELL(0.370 ns) = 1.449 ns; Loc. = LCCOMB_X10_Y7_N18; Fanout = 1; COMB Node = 'b_dom1~2'
        Info: 3: + IC(0.681 ns) + CELL(0.624 ns) = 2.754 ns; Loc. = LCCOMB_X10_Y7_N12; Fanout = 15; REG Node = 'b_dom1[1]'
        Info: Total cell delay = 0.994 ns ( 36.09 % )
        Info: Total interconnect delay = 1.760 ns ( 63.91 % )
    Info: + Micro hold delay of destination is 0.000 ns
Warning: Circuit may not operate. Detected 27 non-operational path(s) clocked by clock "reset" with clock skew larger than data delay. See Compilation Report for details.
Info: Can't find any paths of type Clock between source node "reset" and destination node "b_dom1[3]"
Info: Found hold time violation between source  pin or register "b_dom1[3]" and destination pin or register "b_dom1[1]" for clock "reset" (Hold time is 8.451 ns)
    Info: + Largest clock skew is 11.205 ns
        Info: + Longest clock path from clock "reset" to destination register is 17.849 ns
            Info: 1: + IC(0.000 ns) + CELL(0.965 ns) = 0.965 ns; Loc. = PIN_3; Fanout = 41; CLK Node = 'reset'
            Info: 2: + IC(0.000 ns) + CELL(11.416 ns) = 12.381 ns; Loc. = LCCOMB_X10_Y7_N30; Fanout = 3; COMB LOOP Node = 'b_dom0[0]~0'
                Info: Loc. = LCCOMB_X7_Y12_N16; Node "pause~head_lut"
                Info: Loc. = LCCOMB_X10_Y7_N16; Node "Equal6~0"
                Info: Loc. = LCCOMB_X10_Y7_N26; Node "b_dom1[0]~1"
                Info: Loc. = LCCOMB_X10_Y7_N20; Node "b_dom1[0]~0"
                Info: Loc. = LCCOMB_X10_Y7_N14; Node "b_dom0[0]~1"
                Info: Loc. = LCCOMB_X10_Y7_N30; Node "b_dom0[0]~0"
                Info: Loc. = LCCOMB_X10_Y7_N22; Node "process_4~1"
            Info: 3: + IC(0.397 ns) + CELL(0.206 ns) = 12.984 ns; Loc. = LCCOMB_X10_Y7_N28; Fanout = 15; REG Node = 'b_dom0[1]'
            Info: 4: + IC(0.000 ns) + CELL(1.590 ns) = 14.574 ns; Loc. = LCCOMB_X10_Y7_N20; Fanout = 3; COMB LOOP Node = 'b_dom1[0]~0'
                Info: Loc. = LCCOMB_X7_Y12_N16; Node "pause~head_lut"
                Info: Loc. = LCCOMB_X10_Y7_N16; Node "Equal6~0"
                Info: Loc. = LCCOMB_X10_Y7_N26; Node "b_dom1[0]~1"
                Info: Loc. = LCCOMB_X10_Y7_N20; Node "b_dom1[0]~0"
                Info: Loc. = LCCOMB_X10_Y7_N14; Node "b_dom0[0]~1"
                Info: Loc. = LCCOMB_X10_Y7_N30; Node "b_dom0[0]~0"
                Info: Loc. = LCCOMB_X10_Y7_N22; Node "process_4~1"
            Info: 5: + IC(1.755 ns) + CELL(0.000 ns) = 16.329 ns; Loc. = CLKCTRL_G7; Fanout = 2; COMB Node = 'b_dom1[0]~0clkctrl'
            Info: 6: + IC(1.314 ns) + CELL(0.206 ns) = 17.849 ns; Loc. = LCCOMB_X10_Y7_N12; Fanout = 15; REG Node = 'b_dom1[1]'
            Info: Total cell delay = 14.383 ns ( 80.58 % )
            Info: Total interconnect delay = 3.466 ns ( 19.42 % )
    Info: - Micro clock to output delay of source is 0.000 ns
    Info: - Shortest register to register delay is 2.754 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X10_Y7_N24; Fanout = 14; REG Node = 'b_dom1[3]'
        Info: 2: + IC(1.079 ns) + CELL(0.370 ns) = 1.449 ns; Loc. = LCCOMB_X10_Y7_N18; Fanout = 1; COMB Node = 'b_dom1~2'
        Info: 3: + IC(0.681 ns) + CELL(0.624 ns) = 2.754 ns; Loc. = LCCOMB_X10_Y7_N12; Fanout = 15; REG Node = 'b_dom1[1]'
        Info: Total cell delay = 0.994 ns ( 36.09 % )
        Info: Total interconnect delay = 1.760 ns ( 63.91 % )
    Info: + Micro hold delay of destination is 0.000 ns
Warning: Circuit may not operate. Detected 8 non-operational path(s) clocked by clock "b_host" with clock skew larger than data delay. See Compilation Report for details.
Info: Can't find any paths of type Clock between source node "b_host" and destination node "b_hst0[3]"
Info: Found hold time violation between source  pin or register "b_hst0[3]" and destination pin or register "b_hst0[3]" for clock "b_host" (Hold time is 3.696 ns)
    Info: + Largest clock skew is 5.292 ns
        Info: + Longest clock path from clock "b_host" to destination register is 10.045 ns
            Info: 1: + IC(0.000 ns) + CELL(0.964 ns) = 0.964 ns; Loc. = PIN_143; Fanout = 6; CLK Node = 'b_host'
            Info: 2: + IC(0.000 ns) + CELL(5.789 ns) = 6.753 ns; Loc. = LCCOMB_X7_Y12_N10; Fanout = 3; COMB LOOP Node = 'b_hst1[3]~0'
                Info: Loc. = LCCOMB_X7_Y12_N10; Node "b_hst1[3]~0"
                Info: Loc. = LCCOMB_X7_Y12_N18; Node "process_4~0"
                Info: Loc. = LCCOMB_X7_Y12_N16; Node "pause~head_lut"
                Info: Loc. = LCCOMB_X7_Y12_N0; Node "b_hst0[0]~1"
                Info: Loc. = LCCOMB_X7_Y12_N30; Node "b_hst1[0]~1"
                Info: Loc. = LCCOMB_X7_Y12_N4; Node "Equal8~0"
                Info: Loc. = LCCOMB_X7_Y12_N24; Node "b_hst0[2]~0"
            Info: 3: + IC(0.373 ns) + CELL(0.206 ns) = 7.332 ns; Loc. = LCCOMB_X7_Y12_N28; Fanout = 15; REG Node = 'b_hst1[1]'
            Info: 4: + IC(0.000 ns) + CELL(1.644 ns) = 8.976 ns; Loc. = LCCOMB_X7_Y12_N24; Fanout = 3; COMB LOOP Node = 'b_hst0[2]~0'
                Info: Loc. = LCCOMB_X7_Y12_N10; Node "b_hst1[3]~0"
                Info: Loc. = LCCOMB_X7_Y12_N18; Node "process_4~0"
                Info: Loc. = LCCOMB_X7_Y12_N16; Node "pause~head_lut"
                Info: Loc. = LCCOMB_X7_Y12_N0; Node "b_hst0[0]~1"
                Info: Loc. = LCCOMB_X7_Y12_N30; Node "b_hst1[0]~1"
                Info: Loc. = LCCOMB_X7_Y12_N4; Node "Equal8~0"
                Info: Loc. = LCCOMB_X7_Y12_N24; Node "b_hst0[2]~0"
            Info: 5: + IC(0.419 ns) + CELL(0.650 ns) = 10.045 ns; Loc. = LCCOMB_X7_Y12_N22; Fanout = 13; REG Node = 'b_hst0[3]'
            Info: Total cell delay = 9.253 ns ( 92.12 % )
            Info: Total interconnect delay = 0.792 ns ( 7.88 % )
    Info: - Micro clock to output delay of source is 0.000 ns
    Info: - Shortest register to register delay is 1.596 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X7_Y12_N22; Fanout = 13; REG Node = 'b_hst0[3]'
        Info: 2: + IC(0.393 ns) + CELL(0.624 ns) = 1.017 ns; Loc. = LCCOMB_X7_Y12_N26; Fanout = 1; COMB Node = 'Add9~2'
        Info: 3: + IC(0.373 ns) + CELL(0.206 ns) = 1.596 ns; Loc. = LCCOMB_X7_Y12_N22; Fanout = 13; REG Node = 'b_hst0[3]'
        Info: Total cell delay = 0.830 ns ( 52.01 % )
        Info: Total interconnect delay = 0.766 ns ( 47.99 % )
    Info: + Micro hold delay of destination is 0.000 ns
Warning: Circuit may not operate. Detected 31 non-operational path(s) clocked by clock "start" with clock skew larger than data delay. See Compilation Report for details.
Info: Can't find any paths of type Clock between source node "start" and destination node "b_dom1[3]"
Info: Found hold time violation between source  pin or register "b_dom1[3]" and destination pin or register "b_dom1[1]" for clock "start" (Hold time is 5.617 ns)
    Info: + Largest clock skew is 8.371 ns
        Info: + Longest clock path from clock "start" to destination register is 14.154 ns
            Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_144; Fanout = 5; CLK Node = 'start'
            Info: 2: + IC(2.106 ns) + CELL(0.206 ns) = 3.266 ns; Loc. = LCCOMB_X7_Y12_N20; Fanout = 2; REG Node = 'pause~latch'
            Info: 3: + IC(0.403 ns) + CELL(0.370 ns) = 4.039 ns; Loc. = LCCOMB_X7_Y12_N14; Fanout = 2; COMB Node = 'pause~tail_lut'
            Info: 4: + IC(0.000 ns) + CELL(0.752 ns) = 4.791 ns; Loc. = LCCOMB_X7_Y12_N16; Fanout = 22; COMB LOOP Node = 'pause~head_lut'
                Info: Loc. = LCCOMB_X7_Y12_N16; Node "pause~head_lut"
            Info: 5: + IC(0.000 ns) + CELL(3.895 ns) = 8.686 ns; Loc. = LCCOMB_X10_Y7_N30; Fanout = 3; COMB LOOP Node = 'b_dom0[0]~0'
                Info: Loc. = LCCOMB_X7_Y12_N16; Node "pause~head_lut"
                Info: Loc. = LCCOMB_X10_Y7_N16; Node "Equal6~0"
                Info: Loc. = LCCOMB_X10_Y7_N26; Node "b_dom1[0]~1"
                Info: Loc. = LCCOMB_X10_Y7_N20; Node "b_dom1[0]~0"
                Info: Loc. = LCCOMB_X10_Y7_N14; Node "b_dom0[0]~1"
                Info: Loc. = LCCOMB_X10_Y7_N30; Node "b_dom0[0]~0"
                Info: Loc. = LCCOMB_X10_Y7_N22; Node "process_4~1"
            Info: 6: + IC(0.397 ns) + CELL(0.206 ns) = 9.289 ns; Loc. = LCCOMB_X10_Y7_N28; Fanout = 15; REG Node = 'b_dom0[1]'
            Info: 7: + IC(0.000 ns) + CELL(1.590 ns) = 10.879 ns; Loc. = LCCOMB_X10_Y7_N20; Fanout = 3; COMB LOOP Node = 'b_dom1[0]~0'
                Info: Loc. = LCCOMB_X7_Y12_N16; Node "pause~head_lut"
                Info: Loc. = LCCOMB_X10_Y7_N16; Node "Equal6~0"
                Info: Loc. = LCCOMB_X10_Y7_N26; Node "b_dom1[0]~1"
                Info: Loc. = LCCOMB_X10_Y7_N20; Node "b_dom1[0]~0"
                Info: Loc. = LCCOMB_X10_Y7_N14; Node "b_dom0[0]~1"
                Info: Loc. = LCCOMB_X10_Y7_N30; Node "b_dom0[0]~0"
                Info: Loc. = LCCOMB_X10_Y7_N22; Node "process_4~1"
            Info: 8: + IC(1.755 ns) + CELL(0.000 ns) = 12.634 ns; Loc. = CLKCTRL_G7; Fanout = 2; COMB Node = 'b_dom1[0]~0clkctrl'
            Info: 9: + IC(1.314 ns) + CELL(0.206 ns) = 14.154 ns; Loc. = LCCOMB_X10_Y7_N12; Fanout = 15; REG Node = 'b_dom1[1]'
            Info: Total cell delay = 8.179 ns ( 57.79 % )
            Info: Total interconnect delay = 5.975 ns ( 42.21 % )
    Info: - Micro clock to output delay of source is 0.000 ns
    Info: - Shortest register to register delay is 2.754 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X10_Y7_N24; Fanout = 14; REG Node = 'b_dom1[3]'
        Info: 2: + IC(1.079 ns) + CELL(0.370 ns) = 1.449 ns; Loc. = LCCOMB_X10_Y7_N18; Fanout = 1; COMB Node = 'b_dom1~2'
        Info: 3: + IC(0.681 ns) + CELL(0.624 ns) = 2.754 ns; Loc. = LCCOMB_X10_Y7_N12; Fanout = 15; REG Node = 'b_dom1[1]'
        Info: Total cell delay = 0.994 ns ( 36.09 % )
        Info: Total interconnect delay = 1.760 ns ( 63.91 % )
    Info: + Micro hold delay of destination is 0.000 ns
Warning: Circuit may not operate. Detected 10 non-operational path(s) clocked by clock "b_doma" with clock skew larger than data delay. See Compilation Report for details.
Info: Can't find any paths of type Clock between source node "b_doma" and destination node "b_dom1[3]"
Info: Found hold time violation between source  pin or register "b_dom1[3]" and destination pin or register "b_dom1[1]" for clock "b_doma" (Hold time is 4.093 ns)
    Info: + Largest clock skew is 6.847 ns
        Info: + Longest clock path from clock "b_doma" to destination register is 11.877 ns
            Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_142; Fanout = 6; CLK Node = 'b_doma'
            Info: 2: + IC(0.000 ns) + CELL(5.455 ns) = 6.409 ns; Loc. = LCCOMB_X10_Y7_N30; Fanout = 3; COMB LOOP Node = 'b_dom0[0]~0'
                Info: Loc. = LCCOMB_X7_Y12_N16; Node "pause~head_lut"
                Info: Loc. = LCCOMB_X10_Y7_N16; Node "Equal6~0"
                Info: Loc. = LCCOMB_X10_Y7_N26; Node "b_dom1[0]~1"
                Info: Loc. = LCCOMB_X10_Y7_N20; Node "b_dom1[0]~0"
                Info: Loc. = LCCOMB_X10_Y7_N14; Node "b_dom0[0]~1"
                Info: Loc. = LCCOMB_X10_Y7_N30; Node "b_dom0[0]~0"
                Info: Loc. = LCCOMB_X10_Y7_N22; Node "process_4~1"
            Info: 3: + IC(0.397 ns) + CELL(0.206 ns) = 7.012 ns; Loc. = LCCOMB_X10_Y7_N28; Fanout = 15; REG Node = 'b_dom0[1]'
            Info: 4: + IC(0.000 ns) + CELL(1.590 ns) = 8.602 ns; Loc. = LCCOMB_X10_Y7_N20; Fanout = 3; COMB LOOP Node = 'b_dom1[0]~0'
                Info: Loc. = LCCOMB_X7_Y12_N16; Node "pause~head_lut"
                Info: Loc. = LCCOMB_X10_Y7_N16; Node "Equal6~0"
                Info: Loc. = LCCOMB_X10_Y7_N26; Node "b_dom1[0]~1"
                Info: Loc. = LCCOMB_X10_Y7_N20; Node "b_dom1[0]~0"
                Info: Loc. = LCCOMB_X10_Y7_N14; Node "b_dom0[0]~1"
                Info: Loc. = LCCOMB_X10_Y7_N30; Node "b_dom0[0]~0"
                Info: Loc. = LCCOMB_X10_Y7_N22; Node "process_4~1"
            Info: 5: + IC(1.755 ns) + CELL(0.000 ns) = 10.357 ns; Loc. = CLKCTRL_G7; Fanout = 2; COMB Node = 'b_dom1[0]~0clkctrl'
            Info: 6: + IC(1.314 ns) + CELL(0.206 ns) = 11.877 ns; Loc. = LCCOMB_X10_Y7_N12; Fanout = 15; REG Node = 'b_dom1[1]'
            Info: Total cell delay = 8.411 ns ( 70.82 % )
            Info: Total interconnect delay = 3.466 ns ( 29.18 % )
    Info: - Micro clock to output delay of source is 0.000 ns
    Info: - Shortest register to register delay is 2.754 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X10_Y7_N24; Fanout = 14; REG Node = 'b_dom1[3]'
        Info: 2: + IC(1.079 ns) + CELL(0.370 ns) = 1.449 ns; Loc. = LCCOMB_X10_Y7_N18; Fanout = 1; COMB Node = 'b_dom1~2'
        Info: 3: + IC(0.681 ns) + CELL(0.624 ns) = 2.754 ns; Loc. = LCCOMB_X10_Y7_N12; Fanout = 15; REG Node = 'b_dom1[1]'
        Info: Total cell delay = 0.994 ns ( 36.09 % )
        Info: Total interconnect delay = 1.760 ns ( 63.91 % )
    Info: + Micro hold delay of destination is 0.000 ns
Info: Can't find any paths of type Clock between source node "b_host" and destination node "b_hst1[1]"
Info: tsu for register "b_hst1[1]" (data pin = "reset", clock pin = "b_host") is 9.831 ns
    Info: + Longest pin to register delay is 12.823 ns
        Info: 1: + IC(0.000 ns) + CELL(0.965 ns) = 0.965 ns; Loc. = PIN_3; Fanout = 41; CLK Node = 'reset'
        Info: 2: + IC(0.000 ns) + CELL(9.577 ns) = 10.542 ns; Loc. = LCCOMB_X7_Y12_N30; Fanout = 12; COMB LOOP Node = 'b_hst1[0]~1'
            Info: Loc. = LCCOMB_X7_Y12_N10; Node "b_hst1[3]~0"
            Info: Loc. = LCCOMB_X7_Y12_N18; Node "process_4~0"
            Info: Loc. = LCCOMB_X7_Y12_N16; Node "pause~head_lut"
            Info: Loc. = LCCOMB_X7_Y12_N0; Node "b_hst0[0]~1"
            Info: Loc. = LCCOMB_X7_Y12_N30; Node "b_hst1[0]~1"
            Info: Loc. = LCCOMB_X7_Y12_N4; Node "Equal8~0"
            Info: Loc. = LCCOMB_X7_Y12_N24; Node "b_hst0[2]~0"
        Info: 3: + IC(0.390 ns) + CELL(0.206 ns) = 11.138 ns; Loc. = LCCOMB_X7_Y12_N12; Fanout = 1; COMB Node = 'b_hst1~2'
        Info: 4: + IC(1.035 ns) + CELL(0.650 ns) = 12.823 ns; Loc. = LCCOMB_X7_Y12_N28; Fanout = 15; REG Node = 'b_hst1[1]'
        Info: Total cell delay = 11.398 ns ( 88.89 % )
        Info: Total interconnect delay = 1.425 ns ( 11.11 % )
    Info: + Micro setup delay of destination is 1.271 ns
Info: tco from clock "reset" to destination pin "segmenty[1]" through register "b_hst0[2]" is 41.370 ns
    Info: + Longest clock path from clock "reset" to source register is 18.329 ns
        Info: 1: + IC(0.000 ns) + CELL(0.965 ns) = 0.965 ns; Loc. = PIN_3; Fanout = 41; CLK Node = 'reset'
        Info: 2: + IC(0.000 ns) + CELL(11.428 ns) = 12.393 ns; Loc. = LCCOMB_X7_Y12_N10; Fanout = 3; COMB LOOP Node = 'b_hst1[3]~0'
            Info: Loc. = LCCOMB_X7_Y12_N10; Node "b_hst1[3]~0"
            Info: Loc. = LCCOMB_X7_Y12_N18; Node "process_4~0"
            Info: Loc. = LCCOMB_X7_Y12_N16; Node "pause~head_lut"
            Info: Loc. = LCCOMB_X7_Y12_N0; Node "b_hst0[0]~1"
            Info: Loc. = LCCOMB_X7_Y12_N30; Node "b_hst1[0]~1"
            Info: Loc. = LCCOMB_X7_Y12_N4; Node "Equal8~0"
            Info: Loc. = LCCOMB_X7_Y12_N24; Node "b_hst0[2]~0"
        Info: 3: + IC(0.373 ns) + CELL(0.206 ns) = 12.972 ns; Loc. = LCCOMB_X7_Y12_N28; Fanout = 15; REG Node = 'b_hst1[1]'
        Info: 4: + IC(0.000 ns) + CELL(1.644 ns) = 14.616 ns; Loc. = LCCOMB_X7_Y12_N24; Fanout = 3; COMB LOOP Node = 'b_hst0[2]~0'
            Info: Loc. = LCCOMB_X7_Y12_N10; Node "b_hst1[3]~0"
            Info: Loc. = LCCOMB_X7_Y12_N18; Node "process_4~0"
            Info: Loc. = LCCOMB_X7_Y12_N16; Node "pause~head_lut"
            Info: Loc. = LCCOMB_X7_Y12_N0; Node "b_hst0[0]~1"
            Info: Loc. = LCCOMB_X7_Y12_N30; Node "b_hst1[0]~1"
            Info: Loc. = LCCOMB_X7_Y12_N4; Node "Equal8~0"
            Info: Loc. = LCCOMB_X7_Y12_N24; Node "b_hst0[2]~0"
        Info: 5: + IC(2.182 ns) + CELL(0.000 ns) = 16.798 ns; Loc. = CLKCTRL_G3; Fanout = 2; COMB Node = 'b_hst0[2]~0clkctrl'
        Info: 6: + IC(1.325 ns) + CELL(0.206 ns) = 18.329 ns; Loc. = LCCOMB_X17_Y7_N14; Fanout = 14; REG Node = 'b_hst0[2]'
        Info: Total cell delay = 14.449 ns ( 78.83 % )
        Info: Total interconnect delay = 3.880 ns ( 21.17 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Longest register to pin delay is 23.041 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X17_Y7_N14; Fanout = 14; REG Node = 'b_hst0[2]'
        Info: 2: + IC(0.000 ns) + CELL(7.156 ns) = 7.156 ns; Loc. = LCCOMB_X7_Y12_N0; Fanout = 12; COMB LOOP Node = 'b_hst0[0]~1'
            Info: Loc. = LCCOMB_X7_Y12_N10; Node "b_hst1[3]~0"
            Info: Loc. = LCCOMB_X7_Y12_N18; Node "process_4~0"
            Info: Loc. = LCCOMB_X7_Y12_N16; Node "pause~head_lut"
            Info: Loc. = LCCOMB_X7_Y12_N0; Node "b_hst0[0]~1"
            Info: Loc. = LCCOMB_X7_Y12_N30; Node "b_hst1[0]~1"
            Info: Loc. = LCCOMB_X7_Y12_N4; Node "Equal8~0"
            Info: Loc. = LCCOMB_X7_Y12_N24; Node "b_hst0[2]~0"
        Info: 3: + IC(2.715 ns) + CELL(0.651 ns) = 10.522 ns; Loc. = LCCOMB_X17_Y7_N8; Fanout = 1; COMB Node = 'Mux6~14'
        Info: 4: + IC(1.867 ns) + CELL(0.580 ns) = 12.969 ns; Loc. = LCCOMB_X18_Y12_N14; Fanout = 1; COMB Node = 'Mux6~16'
        Info: 5: + IC(0.666 ns) + CELL(0.651 ns) = 14.286 ns; Loc. = LCCOMB_X19_Y12_N20; Fanout = 1; COMB Node = 'Mux6~18'
        Info: 6: + IC(2.353 ns) + CELL(0.366 ns) = 17.005 ns; Loc. = LCCOMB_X21_Y4_N8; Fanout = 1; COMB Node = 'Mux6~19'
        Info: 7: + IC(0.371 ns) + CELL(0.366 ns) = 17.742 ns; Loc. = LCCOMB_X21_Y4_N28; Fanout = 1; COMB Node = 'Mux6~20'
        Info: 8: + IC(2.063 ns) + CELL(3.236 ns) = 23.041 ns; Loc. = PIN_52; Fanout = 0; PIN Node = 'segmenty[1]'
        Info: Total cell delay = 13.006 ns ( 56.45 % )
        Info: Total interconnect delay = 10.035 ns ( 43.55 % )
Info: Longest tpd from source pin "reset" to destination pin "segmenty[1]" is 26.283 ns
    Info: 1: + IC(0.000 ns) + CELL(0.965 ns) = 0.965 ns; Loc. = PIN_3; Fanout = 41; CLK Node = 'reset'
    Info: 2: + IC(0.000 ns) + CELL(9.433 ns) = 10.398 ns; Loc. = LCCOMB_X7_Y12_N0; Fanout = 12; COMB LOOP Node = 'b_hst0[0]~1'
        Info: Loc. = LCCOMB_X7_Y12_N10; Node "b_hst1[3]~0"
        Info: Loc. = LCCOMB_X7_Y12_N18; Node "process_4~0"
        Info: Loc. = LCCOMB_X7_Y12_N16; Node "pause~head_lut"
        Info: Loc. = LCCOMB_X7_Y12_N0; Node "b_hst0[0]~1"
        Info: Loc. = LCCOMB_X7_Y12_N30; Node "b_hst1[0]~1"
        Info: Loc. = LCCOMB_X7_Y12_N4; Node "Equal8~0"
        Info: Loc. = LCCOMB_X7_Y12_N24; Node "b_hst0[2]~0"
    Info: 3: + IC(2.715 ns) + CELL(0.651 ns) = 13.764 ns; Loc. = LCCOMB_X17_Y7_N8; Fanout = 1; COMB Node = 'Mux6~14'
    Info: 4: + IC(1.867 ns) + CELL(0.580 ns) = 16.211 ns; Loc. = LCCOMB_X18_Y12_N14; Fanout = 1; COMB Node = 'Mux6~16'
    Info: 5: + IC(0.666 ns) + CELL(0.651 ns) = 17.528 ns; Loc. = LCCOMB_X19_Y12_N20; Fanout = 1; COMB Node = 'Mux6~18'
    Info: 6: + IC(2.353 ns) + CELL(0.366 ns) = 20.247 ns; Loc. = LCCOMB_X21_Y4_N8; Fanout = 1; COMB Node = 'Mux6~19'
    Info: 7: + IC(0.371 ns) + CELL(0.366 ns) = 20.984 ns; Loc. = LCCOMB_X21_Y4_N28; Fanout = 1; COMB Node = 'Mux6~20'
    Info: 8: + IC(2.063 ns) + CELL(3.236 ns) = 26.283 ns; Loc. = PIN_52; Fanout = 0; PIN Node = 'segmenty[1]'
    Info: Total cell delay = 16.248 ns ( 61.82 % )
    Info: Total interconnect delay = 10.035 ns ( 38.18 % )
Info: th for register "b_hst0[3]" (data pin = "b_host", clock pin = "reset") is 7.807 ns
    Info: + Longest clock path from clock "reset" to destination register is 15.685 ns
        Info: 1: + IC(0.000 ns) + CELL(0.965 ns) = 0.965 ns; Loc. = PIN_3; Fanout = 41; CLK Node = 'reset'
        Info: 2: + IC(0.000 ns) + CELL(11.428 ns) = 12.393 ns; Loc. = LCCOMB_X7_Y12_N10; Fanout = 3; COMB LOOP Node = 'b_hst1[3]~0'
            Info: Loc. = LCCOMB_X7_Y12_N10; Node "b_hst1[3]~0"
            Info: Loc. = LCCOMB_X7_Y12_N18; Node "process_4~0"
            Info: Loc. = LCCOMB_X7_Y12_N16; Node "pause~head_lut"
            Info: Loc. = LCCOMB_X7_Y12_N0; Node "b_hst0[0]~1"
            Info: Loc. = LCCOMB_X7_Y12_N30; Node "b_hst1[0]~1"
            Info: Loc. = LCCOMB_X7_Y12_N4; Node "Equal8~0"
            Info: Loc. = LCCOMB_X7_Y12_N24; Node "b_hst0[2]~0"
        Info: 3: + IC(0.373 ns) + CELL(0.206 ns) = 12.972 ns; Loc. = LCCOMB_X7_Y12_N28; Fanout = 15; REG Node = 'b_hst1[1]'
        Info: 4: + IC(0.000 ns) + CELL(1.644 ns) = 14.616 ns; Loc. = LCCOMB_X7_Y12_N24; Fanout = 3; COMB LOOP Node = 'b_hst0[2]~0'
            Info: Loc. = LCCOMB_X7_Y12_N10; Node "b_hst1[3]~0"
            Info: Loc. = LCCOMB_X7_Y12_N18; Node "process_4~0"
            Info: Loc. = LCCOMB_X7_Y12_N16; Node "pause~head_lut"
            Info: Loc. = LCCOMB_X7_Y12_N0; Node "b_hst0[0]~1"
            Info: Loc. = LCCOMB_X7_Y12_N30; Node "b_hst1[0]~1"
            Info: Loc. = LCCOMB_X7_Y12_N4; Node "Equal8~0"
            Info: Loc. = LCCOMB_X7_Y12_N24; Node "b_hst0[2]~0"
        Info: 5: + IC(0.419 ns) + CELL(0.650 ns) = 15.685 ns; Loc. = LCCOMB_X7_Y12_N22; Fanout = 13; REG Node = 'b_hst0[3]'
        Info: Total cell delay = 14.893 ns ( 94.95 % )
        Info: Total interconnect delay = 0.792 ns ( 5.05 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: - Shortest pin to register delay is 7.878 ns
        Info: 1: + IC(0.000 ns) + CELL(0.964 ns) = 0.964 ns; Loc. = PIN_143; Fanout = 6; CLK Node = 'b_host'
        Info: 2: + IC(0.000 ns) + CELL(5.725 ns) = 6.689 ns; Loc. = LCCOMB_X7_Y12_N0; Fanout = 12; COMB LOOP Node = 'b_hst0[0]~1'
            Info: Loc. = LCCOMB_X7_Y12_N10; Node "b_hst1[3]~0"
            Info: Loc. = LCCOMB_X7_Y12_N18; Node "process_4~0"
            Info: Loc. = LCCOMB_X7_Y12_N16; Node "pause~head_lut"
            Info: Loc. = LCCOMB_X7_Y12_N0; Node "b_hst0[0]~1"
            Info: Loc. = LCCOMB_X7_Y12_N30; Node "b_hst1[0]~1"
            Info: Loc. = LCCOMB_X7_Y12_N4; Node "Equal8~0"
            Info: Loc. = LCCOMB_X7_Y12_N24; Node "b_hst0[2]~0"
        Info: 3: + IC(0.404 ns) + CELL(0.206 ns) = 7.299 ns; Loc. = LCCOMB_X7_Y12_N26; Fanout = 1; COMB Node = 'Add9~2'
        Info: 4: + IC(0.373 ns) + CELL(0.206 ns) = 7.878 ns; Loc. = LCCOMB_X7_Y12_N22; Fanout = 13; REG Node = 'b_hst0[3]'
        Info: Total cell delay = 7.101 ns ( 90.14 % )
        Info: Total interconnect delay = 0.777 ns ( 9.86 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 37 warnings
    Info: Peak virtual memory: 129 megabytes
    Info: Processing ended: Tue May 12 21:57:30 2015
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:04


