

================================================================
== Vitis HLS Report for 'CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3'
================================================================
* Date:           Sat Jun  1 06:31:16 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        doan
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.013 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      644|      644|  6.440 us|  6.440 us|  644|  644|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                     Loop Name                    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_for_channel_pool_3_loop_for_weight_pool_3  |      642|      642|         4|          1|          1|   640|       yes|
        +--------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.42>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%y = alloca i32 1" [Pool.cpp:75->CNN.cpp:48]   --->   Operation 7 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%z = alloca i32 1" [Pool.cpp:72->CNN.cpp:48]   --->   Operation 8 'alloca' 'z' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten242 = alloca i32 1"   --->   Operation 9 'alloca' 'indvar_flatten242' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.42ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten242"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 11 [1/1] (0.42ns)   --->   "%store_ln72 = store i6 0, i6 %z" [Pool.cpp:72->CNN.cpp:48]   --->   Operation 11 'store' 'store_ln72' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 12 [1/1] (0.42ns)   --->   "%store_ln75 = store i5 0, i5 %y" [Pool.cpp:75->CNN.cpp:48]   --->   Operation 12 'store' 'store_ln75' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_77_1.i"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten242_load = load i10 %indvar_flatten242" [Pool.cpp:72->CNN.cpp:48]   --->   Operation 14 'load' 'indvar_flatten242_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.78ns)   --->   "%icmp_ln72 = icmp_eq  i10 %indvar_flatten242_load, i10 640" [Pool.cpp:72->CNN.cpp:48]   --->   Operation 15 'icmp' 'icmp_ln72' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.78ns)   --->   "%add_ln72 = add i10 %indvar_flatten242_load, i10 1" [Pool.cpp:72->CNN.cpp:48]   --->   Operation 16 'add' 'add_ln72' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln72 = br i1 %icmp_ln72, void %for.inc20.i375, void %VITIS_LOOP_95_1.i.preheader.exitStub" [Pool.cpp:72->CNN.cpp:48]   --->   Operation 17 'br' 'br_ln72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%y_load = load i5 %y" [Pool.cpp:75->CNN.cpp:48]   --->   Operation 18 'load' 'y_load' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%z_load = load i6 %z" [Pool.cpp:72->CNN.cpp:48]   --->   Operation 19 'load' 'z_load' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.78ns)   --->   "%icmp_ln75 = icmp_eq  i5 %y_load, i5 20" [Pool.cpp:75->CNN.cpp:48]   --->   Operation 20 'icmp' 'icmp_ln75' <Predicate = (!icmp_ln72)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.41ns)   --->   "%select_ln72 = select i1 %icmp_ln75, i5 0, i5 %y_load" [Pool.cpp:72->CNN.cpp:48]   --->   Operation 21 'select' 'select_ln72' <Predicate = (!icmp_ln72)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.78ns)   --->   "%add_ln72_1 = add i6 %z_load, i6 1" [Pool.cpp:72->CNN.cpp:48]   --->   Operation 22 'add' 'add_ln72_1' <Predicate = (!icmp_ln72)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.38ns)   --->   "%select_ln72_1 = select i1 %icmp_ln75, i6 %add_ln72_1, i6 %z_load" [Pool.cpp:72->CNN.cpp:48]   --->   Operation 23 'select' 'select_ln72_1' <Predicate = (!icmp_ln72)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%empty = trunc i6 %select_ln72_1" [Pool.cpp:72->CNN.cpp:48]   --->   Operation 24 'trunc' 'empty' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %empty, i5 0" [Pool.cpp:72->CNN.cpp:48]   --->   Operation 25 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_shl60_cast = zext i10 %p_shl" [Pool.cpp:72->CNN.cpp:48]   --->   Operation 26 'zext' 'p_shl60_cast' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %empty, i3 0" [Pool.cpp:72->CNN.cpp:48]   --->   Operation 27 'bitconcatenate' 'p_shl1' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_shl61_cast = zext i8 %p_shl1" [Pool.cpp:72->CNN.cpp:48]   --->   Operation 28 'zext' 'p_shl61_cast' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.78ns)   --->   "%empty_131 = add i11 %p_shl60_cast, i11 %p_shl61_cast" [Pool.cpp:72->CNN.cpp:48]   --->   Operation 29 'add' 'empty_131' <Predicate = (!icmp_ln72)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %select_ln72, i1 0" [Pool.cpp:72->CNN.cpp:48]   --->   Operation 30 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln79 = zext i6 %tmp_s" [Pool.cpp:79->CNN.cpp:48]   --->   Operation 31 'zext' 'zext_ln79' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.79ns)   --->   "%add_ln79 = add i11 %zext_ln79, i11 %empty_131" [Pool.cpp:79->CNN.cpp:48]   --->   Operation 32 'add' 'add_ln79' <Predicate = (!icmp_ln72)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln80 = zext i11 %add_ln79" [Pool.cpp:80->CNN.cpp:48]   --->   Operation 33 'zext' 'zext_ln80' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%OutConv7_addr = getelementptr i32 %OutConv7, i64 0, i64 %zext_ln80" [Pool.cpp:80->CNN.cpp:48]   --->   Operation 34 'getelementptr' 'OutConv7_addr' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_1 : Operation 35 [2/2] (1.23ns)   --->   "%pool_value = load i11 %OutConv7_addr" [Pool.cpp:80->CNN.cpp:48]   --->   Operation 35 'load' 'pool_value' <Predicate = (!icmp_ln72)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1280> <RAM>
ST_1 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node add_ln79_1)   --->   "%or_ln79 = or i11 %empty_131, i11 1" [Pool.cpp:79->CNN.cpp:48]   --->   Operation 36 'or' 'or_ln79' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.79ns) (out node of the LUT)   --->   "%add_ln79_1 = add i11 %zext_ln79, i11 %or_ln79" [Pool.cpp:79->CNN.cpp:48]   --->   Operation 37 'add' 'add_ln79_1' <Predicate = (!icmp_ln72)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.78ns)   --->   "%add_ln85 = add i5 %select_ln72, i5 1" [Pool.cpp:85->CNN.cpp:48]   --->   Operation 38 'add' 'add_ln85' <Predicate = (!icmp_ln72)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.42ns)   --->   "%store_ln72 = store i10 %add_ln72, i10 %indvar_flatten242" [Pool.cpp:72->CNN.cpp:48]   --->   Operation 39 'store' 'store_ln72' <Predicate = (!icmp_ln72)> <Delay = 0.42>
ST_1 : Operation 40 [1/1] (0.42ns)   --->   "%store_ln72 = store i6 %select_ln72_1, i6 %z" [Pool.cpp:72->CNN.cpp:48]   --->   Operation 40 'store' 'store_ln72' <Predicate = (!icmp_ln72)> <Delay = 0.42>
ST_1 : Operation 41 [1/1] (0.42ns)   --->   "%store_ln75 = store i5 %add_ln85, i5 %y" [Pool.cpp:75->CNN.cpp:48]   --->   Operation 41 'store' 'store_ln75' <Predicate = (!icmp_ln72)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 4.01>
ST_2 : Operation 42 [1/2] (1.23ns)   --->   "%pool_value = load i11 %OutConv7_addr" [Pool.cpp:80->CNN.cpp:48]   --->   Operation 42 'load' 'pool_value' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1280> <RAM>
ST_2 : Operation 43 [2/2] (2.78ns)   --->   "%tmp_2 = fcmp_ogt  i32 %pool_value, i32 -10" [Pool.cpp:81->CNN.cpp:48]   --->   Operation 43 'fcmp' 'tmp_2' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln80_1 = zext i11 %add_ln79_1" [Pool.cpp:80->CNN.cpp:48]   --->   Operation 44 'zext' 'zext_ln80_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%OutConv7_addr_1 = getelementptr i32 %OutConv7, i64 0, i64 %zext_ln80_1" [Pool.cpp:80->CNN.cpp:48]   --->   Operation 45 'getelementptr' 'OutConv7_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [2/2] (1.23ns)   --->   "%pool_value_1 = load i11 %OutConv7_addr_1" [Pool.cpp:80->CNN.cpp:48]   --->   Operation 46 'load' 'pool_value_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1280> <RAM>

State 3 <SV = 2> <Delay = 6.01>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%bitcast_ln81 = bitcast i32 %pool_value" [Pool.cpp:81->CNN.cpp:48]   --->   Operation 47 'bitcast' 'bitcast_ln81' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln81, i32 23, i32 30" [Pool.cpp:81->CNN.cpp:48]   --->   Operation 48 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln81 = trunc i32 %bitcast_ln81" [Pool.cpp:81->CNN.cpp:48]   --->   Operation 49 'trunc' 'trunc_ln81' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.76ns)   --->   "%icmp_ln81 = icmp_ne  i8 %tmp_1, i8 255" [Pool.cpp:81->CNN.cpp:48]   --->   Operation 50 'icmp' 'icmp_ln81' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.92ns)   --->   "%icmp_ln81_1 = icmp_eq  i23 %trunc_ln81, i23 0" [Pool.cpp:81->CNN.cpp:48]   --->   Operation 51 'icmp' 'icmp_ln81_1' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node max_1)   --->   "%or_ln81 = or i1 %icmp_ln81_1, i1 %icmp_ln81" [Pool.cpp:81->CNN.cpp:48]   --->   Operation 52 'or' 'or_ln81' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/2] (2.78ns)   --->   "%tmp_2 = fcmp_ogt  i32 %pool_value, i32 -10" [Pool.cpp:81->CNN.cpp:48]   --->   Operation 53 'fcmp' 'tmp_2' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node max_1)   --->   "%and_ln81 = and i1 %or_ln81, i1 %tmp_2" [Pool.cpp:81->CNN.cpp:48]   --->   Operation 54 'and' 'and_ln81' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.44ns) (out node of the LUT)   --->   "%max_1 = select i1 %and_ln81, i32 %pool_value, i32 -10" [Pool.cpp:81->CNN.cpp:48]   --->   Operation 55 'select' 'max_1' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 56 [1/2] (1.23ns)   --->   "%pool_value_1 = load i11 %OutConv7_addr_1" [Pool.cpp:80->CNN.cpp:48]   --->   Operation 56 'load' 'pool_value_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1280> <RAM>
ST_3 : Operation 57 [2/2] (2.78ns)   --->   "%tmp_5 = fcmp_ogt  i32 %pool_value_1, i32 %max_1" [Pool.cpp:81->CNN.cpp:48]   --->   Operation 57 'fcmp' 'tmp_5' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 89 'ret' 'ret_ln0' <Predicate = (icmp_ln72)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.75>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @loop_for_channel_pool_3_loop_for_weight_pool_3_str"   --->   Operation 58 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 640, i64 640, i64 640"   --->   Operation 59 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%p_shl2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %empty, i4 0" [Pool.cpp:72->CNN.cpp:48]   --->   Operation 60 'bitconcatenate' 'p_shl2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%p_shl58_cast = zext i9 %p_shl2" [Pool.cpp:72->CNN.cpp:48]   --->   Operation 61 'zext' 'p_shl58_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%p_shl3 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %empty, i2 0" [Pool.cpp:72->CNN.cpp:48]   --->   Operation 62 'bitconcatenate' 'p_shl3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln75 = zext i7 %p_shl3" [Pool.cpp:75->CNN.cpp:48]   --->   Operation 63 'zext' 'zext_ln75' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln75_1 = zext i5 %select_ln72" [Pool.cpp:75->CNN.cpp:48]   --->   Operation 64 'zext' 'zext_ln75_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%specpipeline_ln70 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_7" [Pool.cpp:70->CNN.cpp:48]   --->   Operation 65 'specpipeline' 'specpipeline_ln70' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%bitcast_ln81_1 = bitcast i32 %pool_value_1" [Pool.cpp:81->CNN.cpp:48]   --->   Operation 66 'bitcast' 'bitcast_ln81_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln81_1, i32 23, i32 30" [Pool.cpp:81->CNN.cpp:48]   --->   Operation 67 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%trunc_ln81_1 = trunc i32 %bitcast_ln81_1" [Pool.cpp:81->CNN.cpp:48]   --->   Operation 68 'trunc' 'trunc_ln81_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%bitcast_ln81_2 = bitcast i32 %max_1" [Pool.cpp:81->CNN.cpp:48]   --->   Operation 69 'bitcast' 'bitcast_ln81_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln81_2, i32 23, i32 30" [Pool.cpp:81->CNN.cpp:48]   --->   Operation 70 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%trunc_ln81_2 = trunc i32 %bitcast_ln81_2" [Pool.cpp:81->CNN.cpp:48]   --->   Operation 71 'trunc' 'trunc_ln81_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.76ns)   --->   "%icmp_ln81_2 = icmp_ne  i8 %tmp_3, i8 255" [Pool.cpp:81->CNN.cpp:48]   --->   Operation 72 'icmp' 'icmp_ln81_2' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (0.92ns)   --->   "%icmp_ln81_3 = icmp_eq  i23 %trunc_ln81_1, i23 0" [Pool.cpp:81->CNN.cpp:48]   --->   Operation 73 'icmp' 'icmp_ln81_3' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_2)   --->   "%or_ln81_1 = or i1 %icmp_ln81_3, i1 %icmp_ln81_2" [Pool.cpp:81->CNN.cpp:48]   --->   Operation 74 'or' 'or_ln81_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (0.76ns)   --->   "%icmp_ln81_4 = icmp_ne  i8 %tmp_4, i8 255" [Pool.cpp:81->CNN.cpp:48]   --->   Operation 75 'icmp' 'icmp_ln81_4' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (0.92ns)   --->   "%icmp_ln81_5 = icmp_eq  i23 %trunc_ln81_2, i23 0" [Pool.cpp:81->CNN.cpp:48]   --->   Operation 76 'icmp' 'icmp_ln81_5' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_2)   --->   "%or_ln81_2 = or i1 %icmp_ln81_5, i1 %icmp_ln81_4" [Pool.cpp:81->CNN.cpp:48]   --->   Operation 77 'or' 'or_ln81_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node and_ln81_2)   --->   "%and_ln81_1 = and i1 %or_ln81_1, i1 %or_ln81_2" [Pool.cpp:81->CNN.cpp:48]   --->   Operation 78 'and' 'and_ln81_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 79 [1/2] (2.78ns)   --->   "%tmp_5 = fcmp_ogt  i32 %pool_value_1, i32 %max_1" [Pool.cpp:81->CNN.cpp:48]   --->   Operation 79 'fcmp' 'tmp_5' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln81_2 = and i1 %and_ln81_1, i1 %tmp_5" [Pool.cpp:81->CNN.cpp:48]   --->   Operation 80 'and' 'and_ln81_2' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 81 [1/1] (0.44ns) (out node of the LUT)   --->   "%max_3 = select i1 %and_ln81_2, i32 %pool_value_1, i32 %max_1" [Pool.cpp:81->CNN.cpp:48]   --->   Operation 81 'select' 'max_3' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 82 [1/1] (0.77ns)   --->   "%add_ln83 = add i8 %zext_ln75, i8 %zext_ln75_1" [Pool.cpp:83->CNN.cpp:48]   --->   Operation 82 'add' 'add_ln83' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln83 = zext i8 %add_ln83" [Pool.cpp:83->CNN.cpp:48]   --->   Operation 83 'zext' 'zext_ln83' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.77ns)   --->   "%add_ln83_1 = add i10 %zext_ln83, i10 %p_shl58_cast" [Pool.cpp:83->CNN.cpp:48]   --->   Operation 84 'add' 'add_ln83_1' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln84 = zext i10 %add_ln83_1" [Pool.cpp:84->CNN.cpp:48]   --->   Operation 85 'zext' 'zext_ln84' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%OutPool3_addr = getelementptr i32 %OutPool3, i64 0, i64 %zext_ln84" [Pool.cpp:84->CNN.cpp:48]   --->   Operation 86 'getelementptr' 'OutPool3_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (1.23ns)   --->   "%store_ln84 = store i32 %max_3, i10 %OutPool3_addr" [Pool.cpp:84->CNN.cpp:48]   --->   Operation 87 'store' 'store_ln84' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 640> <RAM>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln75 = br void %VITIS_LOOP_77_1.i" [Pool.cpp:75->CNN.cpp:48]   --->   Operation 88 'br' 'br_ln75' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ OutConv7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ OutPool3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
y                      (alloca           ) [ 01000]
z                      (alloca           ) [ 01000]
indvar_flatten242      (alloca           ) [ 01000]
store_ln0              (store            ) [ 00000]
store_ln72             (store            ) [ 00000]
store_ln75             (store            ) [ 00000]
br_ln0                 (br               ) [ 00000]
indvar_flatten242_load (load             ) [ 00000]
icmp_ln72              (icmp             ) [ 01110]
add_ln72               (add              ) [ 00000]
br_ln72                (br               ) [ 00000]
y_load                 (load             ) [ 00000]
z_load                 (load             ) [ 00000]
icmp_ln75              (icmp             ) [ 00000]
select_ln72            (select           ) [ 01111]
add_ln72_1             (add              ) [ 00000]
select_ln72_1          (select           ) [ 00000]
empty                  (trunc            ) [ 01111]
p_shl                  (bitconcatenate   ) [ 00000]
p_shl60_cast           (zext             ) [ 00000]
p_shl1                 (bitconcatenate   ) [ 00000]
p_shl61_cast           (zext             ) [ 00000]
empty_131              (add              ) [ 00000]
tmp_s                  (bitconcatenate   ) [ 00000]
zext_ln79              (zext             ) [ 00000]
add_ln79               (add              ) [ 00000]
zext_ln80              (zext             ) [ 00000]
OutConv7_addr          (getelementptr    ) [ 01100]
or_ln79                (or               ) [ 00000]
add_ln79_1             (add              ) [ 01100]
add_ln85               (add              ) [ 00000]
store_ln72             (store            ) [ 00000]
store_ln72             (store            ) [ 00000]
store_ln75             (store            ) [ 00000]
pool_value             (load             ) [ 01010]
zext_ln80_1            (zext             ) [ 00000]
OutConv7_addr_1        (getelementptr    ) [ 01010]
bitcast_ln81           (bitcast          ) [ 00000]
tmp_1                  (partselect       ) [ 00000]
trunc_ln81             (trunc            ) [ 00000]
icmp_ln81              (icmp             ) [ 00000]
icmp_ln81_1            (icmp             ) [ 00000]
or_ln81                (or               ) [ 00000]
tmp_2                  (fcmp             ) [ 00000]
and_ln81               (and              ) [ 00000]
max_1                  (select           ) [ 01001]
pool_value_1           (load             ) [ 01001]
specloopname_ln0       (specloopname     ) [ 00000]
speclooptripcount_ln0  (speclooptripcount) [ 00000]
p_shl2                 (bitconcatenate   ) [ 00000]
p_shl58_cast           (zext             ) [ 00000]
p_shl3                 (bitconcatenate   ) [ 00000]
zext_ln75              (zext             ) [ 00000]
zext_ln75_1            (zext             ) [ 00000]
specpipeline_ln70      (specpipeline     ) [ 00000]
bitcast_ln81_1         (bitcast          ) [ 00000]
tmp_3                  (partselect       ) [ 00000]
trunc_ln81_1           (trunc            ) [ 00000]
bitcast_ln81_2         (bitcast          ) [ 00000]
tmp_4                  (partselect       ) [ 00000]
trunc_ln81_2           (trunc            ) [ 00000]
icmp_ln81_2            (icmp             ) [ 00000]
icmp_ln81_3            (icmp             ) [ 00000]
or_ln81_1              (or               ) [ 00000]
icmp_ln81_4            (icmp             ) [ 00000]
icmp_ln81_5            (icmp             ) [ 00000]
or_ln81_2              (or               ) [ 00000]
and_ln81_1             (and              ) [ 00000]
tmp_5                  (fcmp             ) [ 00000]
and_ln81_2             (and              ) [ 00000]
max_3                  (select           ) [ 00000]
add_ln83               (add              ) [ 00000]
zext_ln83              (zext             ) [ 00000]
add_ln83_1             (add              ) [ 00000]
zext_ln84              (zext             ) [ 00000]
OutPool3_addr          (getelementptr    ) [ 00000]
store_ln84             (store            ) [ 00000]
br_ln75                (br               ) [ 00000]
ret_ln0                (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="OutConv7">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OutConv7"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="OutPool3">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OutPool3"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i5.i3"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i5.i1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="loop_for_channel_pool_3_loop_for_weight_pool_3_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i5.i4"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="y_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="z_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="z/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="indvar_flatten242_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten242/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="OutConv7_addr_gep_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="11" slack="0"/>
<pin id="88" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OutConv7_addr/1 "/>
</bind>
</comp>

<comp id="91" class="1004" name="grp_access_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="11" slack="0"/>
<pin id="93" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="94" dir="0" index="2" bw="0" slack="0"/>
<pin id="96" dir="0" index="4" bw="11" slack="2147483647"/>
<pin id="97" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="98" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="95" dir="1" index="3" bw="32" slack="0"/>
<pin id="99" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pool_value/1 pool_value_1/2 "/>
</bind>
</comp>

<comp id="101" class="1004" name="OutConv7_addr_1_gep_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="32" slack="0"/>
<pin id="103" dir="0" index="1" bw="1" slack="0"/>
<pin id="104" dir="0" index="2" bw="11" slack="0"/>
<pin id="105" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OutConv7_addr_1/2 "/>
</bind>
</comp>

<comp id="109" class="1004" name="OutPool3_addr_gep_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="32" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="0" index="2" bw="10" slack="0"/>
<pin id="113" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OutPool3_addr/4 "/>
</bind>
</comp>

<comp id="116" class="1004" name="store_ln84_access_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="10" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="120" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln84/4 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="0"/>
<pin id="125" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="grp_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="0"/>
<pin id="131" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_5/3 "/>
</bind>
</comp>

<comp id="133" class="1004" name="store_ln0_store_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="1" slack="0"/>
<pin id="135" dir="0" index="1" bw="10" slack="0"/>
<pin id="136" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="store_ln72_store_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="0" index="1" bw="6" slack="0"/>
<pin id="141" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln72/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="store_ln75_store_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="1" slack="0"/>
<pin id="145" dir="0" index="1" bw="5" slack="0"/>
<pin id="146" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln75/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="indvar_flatten242_load_load_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="10" slack="0"/>
<pin id="150" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten242_load/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="icmp_ln72_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="10" slack="0"/>
<pin id="153" dir="0" index="1" bw="10" slack="0"/>
<pin id="154" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln72/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="add_ln72_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="10" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln72/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="y_load_load_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="5" slack="0"/>
<pin id="165" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y_load/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="z_load_load_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="6" slack="0"/>
<pin id="168" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="z_load/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="icmp_ln75_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="5" slack="0"/>
<pin id="171" dir="0" index="1" bw="5" slack="0"/>
<pin id="172" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln75/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="select_ln72_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="1" slack="0"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="0" index="2" bw="5" slack="0"/>
<pin id="179" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln72/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="add_ln72_1_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="6" slack="0"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln72_1/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="select_ln72_1_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="1" slack="0"/>
<pin id="191" dir="0" index="1" bw="6" slack="0"/>
<pin id="192" dir="0" index="2" bw="6" slack="0"/>
<pin id="193" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln72_1/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="empty_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="6" slack="0"/>
<pin id="199" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="p_shl_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="10" slack="0"/>
<pin id="203" dir="0" index="1" bw="5" slack="0"/>
<pin id="204" dir="0" index="2" bw="1" slack="0"/>
<pin id="205" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="p_shl60_cast_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="10" slack="0"/>
<pin id="211" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl60_cast/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="p_shl1_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="8" slack="0"/>
<pin id="215" dir="0" index="1" bw="5" slack="0"/>
<pin id="216" dir="0" index="2" bw="1" slack="0"/>
<pin id="217" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="p_shl61_cast_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="8" slack="0"/>
<pin id="223" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl61_cast/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="empty_131_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="10" slack="0"/>
<pin id="227" dir="0" index="1" bw="8" slack="0"/>
<pin id="228" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_131/1 "/>
</bind>
</comp>

<comp id="231" class="1004" name="tmp_s_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="6" slack="0"/>
<pin id="233" dir="0" index="1" bw="5" slack="0"/>
<pin id="234" dir="0" index="2" bw="1" slack="0"/>
<pin id="235" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="239" class="1004" name="zext_ln79_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="6" slack="0"/>
<pin id="241" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln79/1 "/>
</bind>
</comp>

<comp id="243" class="1004" name="add_ln79_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="6" slack="0"/>
<pin id="245" dir="0" index="1" bw="11" slack="0"/>
<pin id="246" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln79/1 "/>
</bind>
</comp>

<comp id="249" class="1004" name="zext_ln80_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="11" slack="0"/>
<pin id="251" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln80/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="or_ln79_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="11" slack="0"/>
<pin id="256" dir="0" index="1" bw="1" slack="0"/>
<pin id="257" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln79/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="add_ln79_1_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="6" slack="0"/>
<pin id="262" dir="0" index="1" bw="11" slack="0"/>
<pin id="263" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln79_1/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="add_ln85_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="5" slack="0"/>
<pin id="268" dir="0" index="1" bw="1" slack="0"/>
<pin id="269" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln85/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="store_ln72_store_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="10" slack="0"/>
<pin id="274" dir="0" index="1" bw="10" slack="0"/>
<pin id="275" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln72/1 "/>
</bind>
</comp>

<comp id="277" class="1004" name="store_ln72_store_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="6" slack="0"/>
<pin id="279" dir="0" index="1" bw="6" slack="0"/>
<pin id="280" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln72/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="store_ln75_store_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="5" slack="0"/>
<pin id="284" dir="0" index="1" bw="5" slack="0"/>
<pin id="285" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln75/1 "/>
</bind>
</comp>

<comp id="287" class="1004" name="zext_ln80_1_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="11" slack="1"/>
<pin id="289" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln80_1/2 "/>
</bind>
</comp>

<comp id="291" class="1004" name="bitcast_ln81_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="32" slack="1"/>
<pin id="293" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln81/3 "/>
</bind>
</comp>

<comp id="294" class="1004" name="tmp_1_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="8" slack="0"/>
<pin id="296" dir="0" index="1" bw="32" slack="0"/>
<pin id="297" dir="0" index="2" bw="6" slack="0"/>
<pin id="298" dir="0" index="3" bw="6" slack="0"/>
<pin id="299" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="304" class="1004" name="trunc_ln81_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="0"/>
<pin id="306" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln81/3 "/>
</bind>
</comp>

<comp id="308" class="1004" name="icmp_ln81_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="8" slack="0"/>
<pin id="310" dir="0" index="1" bw="1" slack="0"/>
<pin id="311" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln81/3 "/>
</bind>
</comp>

<comp id="314" class="1004" name="icmp_ln81_1_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="23" slack="0"/>
<pin id="316" dir="0" index="1" bw="1" slack="0"/>
<pin id="317" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln81_1/3 "/>
</bind>
</comp>

<comp id="320" class="1004" name="or_ln81_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="0"/>
<pin id="322" dir="0" index="1" bw="1" slack="0"/>
<pin id="323" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln81/3 "/>
</bind>
</comp>

<comp id="326" class="1004" name="and_ln81_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="0"/>
<pin id="328" dir="0" index="1" bw="1" slack="0"/>
<pin id="329" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln81/3 "/>
</bind>
</comp>

<comp id="332" class="1004" name="max_1_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="0"/>
<pin id="334" dir="0" index="1" bw="32" slack="1"/>
<pin id="335" dir="0" index="2" bw="32" slack="0"/>
<pin id="336" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="max_1/3 "/>
</bind>
</comp>

<comp id="340" class="1004" name="p_shl2_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="9" slack="0"/>
<pin id="342" dir="0" index="1" bw="5" slack="3"/>
<pin id="343" dir="0" index="2" bw="1" slack="0"/>
<pin id="344" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2/4 "/>
</bind>
</comp>

<comp id="347" class="1004" name="p_shl58_cast_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="9" slack="0"/>
<pin id="349" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl58_cast/4 "/>
</bind>
</comp>

<comp id="351" class="1004" name="p_shl3_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="7" slack="0"/>
<pin id="353" dir="0" index="1" bw="5" slack="3"/>
<pin id="354" dir="0" index="2" bw="1" slack="0"/>
<pin id="355" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl3/4 "/>
</bind>
</comp>

<comp id="358" class="1004" name="zext_ln75_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="7" slack="0"/>
<pin id="360" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln75/4 "/>
</bind>
</comp>

<comp id="362" class="1004" name="zext_ln75_1_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="5" slack="3"/>
<pin id="364" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln75_1/4 "/>
</bind>
</comp>

<comp id="365" class="1004" name="bitcast_ln81_1_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="32" slack="1"/>
<pin id="367" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln81_1/4 "/>
</bind>
</comp>

<comp id="368" class="1004" name="tmp_3_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="8" slack="0"/>
<pin id="370" dir="0" index="1" bw="32" slack="0"/>
<pin id="371" dir="0" index="2" bw="6" slack="0"/>
<pin id="372" dir="0" index="3" bw="6" slack="0"/>
<pin id="373" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/4 "/>
</bind>
</comp>

<comp id="378" class="1004" name="trunc_ln81_1_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="32" slack="0"/>
<pin id="380" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln81_1/4 "/>
</bind>
</comp>

<comp id="382" class="1004" name="bitcast_ln81_2_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="32" slack="1"/>
<pin id="384" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln81_2/4 "/>
</bind>
</comp>

<comp id="385" class="1004" name="tmp_4_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="8" slack="0"/>
<pin id="387" dir="0" index="1" bw="32" slack="0"/>
<pin id="388" dir="0" index="2" bw="6" slack="0"/>
<pin id="389" dir="0" index="3" bw="6" slack="0"/>
<pin id="390" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/4 "/>
</bind>
</comp>

<comp id="395" class="1004" name="trunc_ln81_2_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="32" slack="0"/>
<pin id="397" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln81_2/4 "/>
</bind>
</comp>

<comp id="399" class="1004" name="icmp_ln81_2_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="8" slack="0"/>
<pin id="401" dir="0" index="1" bw="1" slack="0"/>
<pin id="402" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln81_2/4 "/>
</bind>
</comp>

<comp id="405" class="1004" name="icmp_ln81_3_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="23" slack="0"/>
<pin id="407" dir="0" index="1" bw="1" slack="0"/>
<pin id="408" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln81_3/4 "/>
</bind>
</comp>

<comp id="411" class="1004" name="or_ln81_1_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="1" slack="0"/>
<pin id="413" dir="0" index="1" bw="1" slack="0"/>
<pin id="414" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln81_1/4 "/>
</bind>
</comp>

<comp id="417" class="1004" name="icmp_ln81_4_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="8" slack="0"/>
<pin id="419" dir="0" index="1" bw="1" slack="0"/>
<pin id="420" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln81_4/4 "/>
</bind>
</comp>

<comp id="423" class="1004" name="icmp_ln81_5_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="23" slack="0"/>
<pin id="425" dir="0" index="1" bw="1" slack="0"/>
<pin id="426" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln81_5/4 "/>
</bind>
</comp>

<comp id="429" class="1004" name="or_ln81_2_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="1" slack="0"/>
<pin id="431" dir="0" index="1" bw="1" slack="0"/>
<pin id="432" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln81_2/4 "/>
</bind>
</comp>

<comp id="435" class="1004" name="and_ln81_1_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="1" slack="0"/>
<pin id="437" dir="0" index="1" bw="1" slack="0"/>
<pin id="438" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln81_1/4 "/>
</bind>
</comp>

<comp id="441" class="1004" name="and_ln81_2_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="1" slack="0"/>
<pin id="443" dir="0" index="1" bw="1" slack="0"/>
<pin id="444" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln81_2/4 "/>
</bind>
</comp>

<comp id="447" class="1004" name="max_3_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="1" slack="0"/>
<pin id="449" dir="0" index="1" bw="32" slack="1"/>
<pin id="450" dir="0" index="2" bw="32" slack="1"/>
<pin id="451" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="max_3/4 "/>
</bind>
</comp>

<comp id="454" class="1004" name="add_ln83_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="7" slack="0"/>
<pin id="456" dir="0" index="1" bw="5" slack="0"/>
<pin id="457" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln83/4 "/>
</bind>
</comp>

<comp id="460" class="1004" name="zext_ln83_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="8" slack="0"/>
<pin id="462" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln83/4 "/>
</bind>
</comp>

<comp id="464" class="1004" name="add_ln83_1_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="8" slack="0"/>
<pin id="466" dir="0" index="1" bw="9" slack="0"/>
<pin id="467" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln83_1/4 "/>
</bind>
</comp>

<comp id="470" class="1004" name="zext_ln84_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="10" slack="0"/>
<pin id="472" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln84/4 "/>
</bind>
</comp>

<comp id="475" class="1005" name="y_reg_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="5" slack="0"/>
<pin id="477" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="y "/>
</bind>
</comp>

<comp id="482" class="1005" name="z_reg_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="6" slack="0"/>
<pin id="484" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="z "/>
</bind>
</comp>

<comp id="489" class="1005" name="indvar_flatten242_reg_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="10" slack="0"/>
<pin id="491" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten242 "/>
</bind>
</comp>

<comp id="496" class="1005" name="icmp_ln72_reg_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="1" slack="2"/>
<pin id="498" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln72 "/>
</bind>
</comp>

<comp id="500" class="1005" name="select_ln72_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="5" slack="3"/>
<pin id="502" dir="1" index="1" bw="5" slack="3"/>
</pin_list>
<bind>
<opset="select_ln72 "/>
</bind>
</comp>

<comp id="505" class="1005" name="empty_reg_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="5" slack="3"/>
<pin id="507" dir="1" index="1" bw="5" slack="3"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="511" class="1005" name="OutConv7_addr_reg_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="11" slack="1"/>
<pin id="513" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="OutConv7_addr "/>
</bind>
</comp>

<comp id="516" class="1005" name="add_ln79_1_reg_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="11" slack="1"/>
<pin id="518" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln79_1 "/>
</bind>
</comp>

<comp id="521" class="1005" name="pool_value_reg_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="32" slack="1"/>
<pin id="523" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="pool_value "/>
</bind>
</comp>

<comp id="528" class="1005" name="OutConv7_addr_1_reg_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="11" slack="1"/>
<pin id="530" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="OutConv7_addr_1 "/>
</bind>
</comp>

<comp id="533" class="1005" name="max_1_reg_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="32" slack="1"/>
<pin id="535" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_1 "/>
</bind>
</comp>

<comp id="540" class="1005" name="pool_value_1_reg_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="32" slack="1"/>
<pin id="542" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="pool_value_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="75"><net_src comp="4" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="4" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="4" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="89"><net_src comp="0" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="30" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="100"><net_src comp="84" pin="3"/><net_sink comp="91" pin=2"/></net>

<net id="106"><net_src comp="0" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="107"><net_src comp="30" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="108"><net_src comp="101" pin="3"/><net_sink comp="91" pin=0"/></net>

<net id="114"><net_src comp="2" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="30" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="121"><net_src comp="109" pin="3"/><net_sink comp="116" pin=0"/></net>

<net id="126"><net_src comp="91" pin="7"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="36" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="91" pin="3"/><net_sink comp="128" pin=0"/></net>

<net id="137"><net_src comp="6" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="142"><net_src comp="8" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="147"><net_src comp="10" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="155"><net_src comp="148" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="156"><net_src comp="12" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="161"><net_src comp="148" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="162"><net_src comp="14" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="173"><net_src comp="163" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="174"><net_src comp="16" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="180"><net_src comp="169" pin="2"/><net_sink comp="175" pin=0"/></net>

<net id="181"><net_src comp="10" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="182"><net_src comp="163" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="187"><net_src comp="166" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="188"><net_src comp="18" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="194"><net_src comp="169" pin="2"/><net_sink comp="189" pin=0"/></net>

<net id="195"><net_src comp="183" pin="2"/><net_sink comp="189" pin=1"/></net>

<net id="196"><net_src comp="166" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="200"><net_src comp="189" pin="3"/><net_sink comp="197" pin=0"/></net>

<net id="206"><net_src comp="20" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="207"><net_src comp="197" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="208"><net_src comp="10" pin="0"/><net_sink comp="201" pin=2"/></net>

<net id="212"><net_src comp="201" pin="3"/><net_sink comp="209" pin=0"/></net>

<net id="218"><net_src comp="22" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="219"><net_src comp="197" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="220"><net_src comp="24" pin="0"/><net_sink comp="213" pin=2"/></net>

<net id="224"><net_src comp="213" pin="3"/><net_sink comp="221" pin=0"/></net>

<net id="229"><net_src comp="209" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="230"><net_src comp="221" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="236"><net_src comp="26" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="237"><net_src comp="175" pin="3"/><net_sink comp="231" pin=1"/></net>

<net id="238"><net_src comp="28" pin="0"/><net_sink comp="231" pin=2"/></net>

<net id="242"><net_src comp="231" pin="3"/><net_sink comp="239" pin=0"/></net>

<net id="247"><net_src comp="239" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="248"><net_src comp="225" pin="2"/><net_sink comp="243" pin=1"/></net>

<net id="252"><net_src comp="243" pin="2"/><net_sink comp="249" pin=0"/></net>

<net id="253"><net_src comp="249" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="258"><net_src comp="225" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="32" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="264"><net_src comp="239" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="254" pin="2"/><net_sink comp="260" pin=1"/></net>

<net id="270"><net_src comp="175" pin="3"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="34" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="276"><net_src comp="157" pin="2"/><net_sink comp="272" pin=0"/></net>

<net id="281"><net_src comp="189" pin="3"/><net_sink comp="277" pin=0"/></net>

<net id="286"><net_src comp="266" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="290"><net_src comp="287" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="300"><net_src comp="38" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="301"><net_src comp="291" pin="1"/><net_sink comp="294" pin=1"/></net>

<net id="302"><net_src comp="40" pin="0"/><net_sink comp="294" pin=2"/></net>

<net id="303"><net_src comp="42" pin="0"/><net_sink comp="294" pin=3"/></net>

<net id="307"><net_src comp="291" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="312"><net_src comp="294" pin="4"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="44" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="318"><net_src comp="304" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="46" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="324"><net_src comp="314" pin="2"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="308" pin="2"/><net_sink comp="320" pin=1"/></net>

<net id="330"><net_src comp="320" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="122" pin="2"/><net_sink comp="326" pin=1"/></net>

<net id="337"><net_src comp="326" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="338"><net_src comp="36" pin="0"/><net_sink comp="332" pin=2"/></net>

<net id="339"><net_src comp="332" pin="3"/><net_sink comp="128" pin=1"/></net>

<net id="345"><net_src comp="56" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="346"><net_src comp="58" pin="0"/><net_sink comp="340" pin=2"/></net>

<net id="350"><net_src comp="340" pin="3"/><net_sink comp="347" pin=0"/></net>

<net id="356"><net_src comp="60" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="357"><net_src comp="62" pin="0"/><net_sink comp="351" pin=2"/></net>

<net id="361"><net_src comp="351" pin="3"/><net_sink comp="358" pin=0"/></net>

<net id="374"><net_src comp="38" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="375"><net_src comp="365" pin="1"/><net_sink comp="368" pin=1"/></net>

<net id="376"><net_src comp="40" pin="0"/><net_sink comp="368" pin=2"/></net>

<net id="377"><net_src comp="42" pin="0"/><net_sink comp="368" pin=3"/></net>

<net id="381"><net_src comp="365" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="391"><net_src comp="38" pin="0"/><net_sink comp="385" pin=0"/></net>

<net id="392"><net_src comp="382" pin="1"/><net_sink comp="385" pin=1"/></net>

<net id="393"><net_src comp="40" pin="0"/><net_sink comp="385" pin=2"/></net>

<net id="394"><net_src comp="42" pin="0"/><net_sink comp="385" pin=3"/></net>

<net id="398"><net_src comp="382" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="403"><net_src comp="368" pin="4"/><net_sink comp="399" pin=0"/></net>

<net id="404"><net_src comp="44" pin="0"/><net_sink comp="399" pin=1"/></net>

<net id="409"><net_src comp="378" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="410"><net_src comp="46" pin="0"/><net_sink comp="405" pin=1"/></net>

<net id="415"><net_src comp="405" pin="2"/><net_sink comp="411" pin=0"/></net>

<net id="416"><net_src comp="399" pin="2"/><net_sink comp="411" pin=1"/></net>

<net id="421"><net_src comp="385" pin="4"/><net_sink comp="417" pin=0"/></net>

<net id="422"><net_src comp="44" pin="0"/><net_sink comp="417" pin=1"/></net>

<net id="427"><net_src comp="395" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="428"><net_src comp="46" pin="0"/><net_sink comp="423" pin=1"/></net>

<net id="433"><net_src comp="423" pin="2"/><net_sink comp="429" pin=0"/></net>

<net id="434"><net_src comp="417" pin="2"/><net_sink comp="429" pin=1"/></net>

<net id="439"><net_src comp="411" pin="2"/><net_sink comp="435" pin=0"/></net>

<net id="440"><net_src comp="429" pin="2"/><net_sink comp="435" pin=1"/></net>

<net id="445"><net_src comp="435" pin="2"/><net_sink comp="441" pin=0"/></net>

<net id="446"><net_src comp="128" pin="2"/><net_sink comp="441" pin=1"/></net>

<net id="452"><net_src comp="441" pin="2"/><net_sink comp="447" pin=0"/></net>

<net id="453"><net_src comp="447" pin="3"/><net_sink comp="116" pin=1"/></net>

<net id="458"><net_src comp="358" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="459"><net_src comp="362" pin="1"/><net_sink comp="454" pin=1"/></net>

<net id="463"><net_src comp="454" pin="2"/><net_sink comp="460" pin=0"/></net>

<net id="468"><net_src comp="460" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="469"><net_src comp="347" pin="1"/><net_sink comp="464" pin=1"/></net>

<net id="473"><net_src comp="464" pin="2"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="478"><net_src comp="72" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="479"><net_src comp="475" pin="1"/><net_sink comp="143" pin=1"/></net>

<net id="480"><net_src comp="475" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="481"><net_src comp="475" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="485"><net_src comp="76" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="486"><net_src comp="482" pin="1"/><net_sink comp="138" pin=1"/></net>

<net id="487"><net_src comp="482" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="488"><net_src comp="482" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="492"><net_src comp="80" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="493"><net_src comp="489" pin="1"/><net_sink comp="133" pin=1"/></net>

<net id="494"><net_src comp="489" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="495"><net_src comp="489" pin="1"/><net_sink comp="272" pin=1"/></net>

<net id="499"><net_src comp="151" pin="2"/><net_sink comp="496" pin=0"/></net>

<net id="503"><net_src comp="175" pin="3"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="508"><net_src comp="197" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="509"><net_src comp="505" pin="1"/><net_sink comp="340" pin=1"/></net>

<net id="510"><net_src comp="505" pin="1"/><net_sink comp="351" pin=1"/></net>

<net id="514"><net_src comp="84" pin="3"/><net_sink comp="511" pin=0"/></net>

<net id="515"><net_src comp="511" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="519"><net_src comp="260" pin="2"/><net_sink comp="516" pin=0"/></net>

<net id="520"><net_src comp="516" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="524"><net_src comp="91" pin="7"/><net_sink comp="521" pin=0"/></net>

<net id="525"><net_src comp="521" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="526"><net_src comp="521" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="527"><net_src comp="521" pin="1"/><net_sink comp="332" pin=1"/></net>

<net id="531"><net_src comp="101" pin="3"/><net_sink comp="528" pin=0"/></net>

<net id="532"><net_src comp="528" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="536"><net_src comp="332" pin="3"/><net_sink comp="533" pin=0"/></net>

<net id="537"><net_src comp="533" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="538"><net_src comp="533" pin="1"/><net_sink comp="128" pin=1"/></net>

<net id="539"><net_src comp="533" pin="1"/><net_sink comp="447" pin=2"/></net>

<net id="543"><net_src comp="91" pin="3"/><net_sink comp="540" pin=0"/></net>

<net id="544"><net_src comp="540" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="545"><net_src comp="540" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="546"><net_src comp="540" pin="1"/><net_sink comp="447" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: OutPool3 | {4 }
 - Input state : 
	Port: CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3 : OutConv7 | {1 2 3 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln72 : 1
		store_ln75 : 1
		indvar_flatten242_load : 1
		icmp_ln72 : 2
		add_ln72 : 2
		br_ln72 : 3
		y_load : 1
		z_load : 1
		icmp_ln75 : 2
		select_ln72 : 3
		add_ln72_1 : 2
		select_ln72_1 : 3
		empty : 4
		p_shl : 5
		p_shl60_cast : 6
		p_shl1 : 5
		p_shl61_cast : 6
		empty_131 : 7
		tmp_s : 4
		zext_ln79 : 5
		add_ln79 : 8
		zext_ln80 : 9
		OutConv7_addr : 10
		pool_value : 11
		or_ln79 : 8
		add_ln79_1 : 8
		add_ln85 : 4
		store_ln72 : 3
		store_ln72 : 4
		store_ln75 : 5
	State 2
		tmp_2 : 1
		OutConv7_addr_1 : 1
		pool_value_1 : 2
	State 3
		tmp_1 : 1
		trunc_ln81 : 1
		icmp_ln81 : 2
		icmp_ln81_1 : 2
		or_ln81 : 3
		and_ln81 : 3
		max_1 : 3
		tmp_5 : 4
	State 4
		p_shl58_cast : 1
		zext_ln75 : 1
		tmp_3 : 1
		trunc_ln81_1 : 1
		tmp_4 : 1
		trunc_ln81_2 : 1
		icmp_ln81_2 : 2
		icmp_ln81_3 : 2
		or_ln81_1 : 3
		icmp_ln81_4 : 2
		icmp_ln81_5 : 2
		or_ln81_2 : 3
		and_ln81_1 : 3
		and_ln81_2 : 3
		max_3 : 3
		add_ln83 : 2
		zext_ln83 : 3
		add_ln83_1 : 4
		zext_ln84 : 5
		OutPool3_addr : 6
		store_ln84 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|          |   icmp_ln72_fu_151   |    0    |    17   |
|          |   icmp_ln75_fu_169   |    0    |    12   |
|          |   icmp_ln81_fu_308   |    0    |    15   |
|   icmp   |  icmp_ln81_1_fu_314  |    0    |    30   |
|          |  icmp_ln81_2_fu_399  |    0    |    15   |
|          |  icmp_ln81_3_fu_405  |    0    |    30   |
|          |  icmp_ln81_4_fu_417  |    0    |    15   |
|          |  icmp_ln81_5_fu_423  |    0    |    30   |
|----------|----------------------|---------|---------|
|          |    add_ln72_fu_157   |    0    |    17   |
|          |   add_ln72_1_fu_183  |    0    |    13   |
|          |   empty_131_fu_225   |    0    |    17   |
|    add   |    add_ln79_fu_243   |    0    |    18   |
|          |   add_ln79_1_fu_260  |    0    |    18   |
|          |    add_ln85_fu_266   |    0    |    12   |
|          |    add_ln83_fu_454   |    0    |    14   |
|          |   add_ln83_1_fu_464  |    0    |    16   |
|----------|----------------------|---------|---------|
|          |  select_ln72_fu_175  |    0    |    5    |
|  select  | select_ln72_1_fu_189 |    0    |    6    |
|          |     max_1_fu_332     |    0    |    32   |
|          |     max_3_fu_447     |    0    |    32   |
|----------|----------------------|---------|---------|
|          |    or_ln79_fu_254    |    0    |    0    |
|    or    |    or_ln81_fu_320    |    0    |    2    |
|          |   or_ln81_1_fu_411   |    0    |    2    |
|          |   or_ln81_2_fu_429   |    0    |    2    |
|----------|----------------------|---------|---------|
|          |    and_ln81_fu_326   |    0    |    2    |
|    and   |   and_ln81_1_fu_435  |    0    |    2    |
|          |   and_ln81_2_fu_441  |    0    |    2    |
|----------|----------------------|---------|---------|
|   fcmp   |      grp_fu_122      |    0    |    0    |
|          |      grp_fu_128      |    0    |    0    |
|----------|----------------------|---------|---------|
|          |     empty_fu_197     |    0    |    0    |
|   trunc  |   trunc_ln81_fu_304  |    0    |    0    |
|          |  trunc_ln81_1_fu_378 |    0    |    0    |
|          |  trunc_ln81_2_fu_395 |    0    |    0    |
|----------|----------------------|---------|---------|
|          |     p_shl_fu_201     |    0    |    0    |
|          |     p_shl1_fu_213    |    0    |    0    |
|bitconcatenate|     tmp_s_fu_231     |    0    |    0    |
|          |     p_shl2_fu_340    |    0    |    0    |
|          |     p_shl3_fu_351    |    0    |    0    |
|----------|----------------------|---------|---------|
|          |  p_shl60_cast_fu_209 |    0    |    0    |
|          |  p_shl61_cast_fu_221 |    0    |    0    |
|          |   zext_ln79_fu_239   |    0    |    0    |
|          |   zext_ln80_fu_249   |    0    |    0    |
|   zext   |  zext_ln80_1_fu_287  |    0    |    0    |
|          |  p_shl58_cast_fu_347 |    0    |    0    |
|          |   zext_ln75_fu_358   |    0    |    0    |
|          |  zext_ln75_1_fu_362  |    0    |    0    |
|          |   zext_ln83_fu_460   |    0    |    0    |
|          |   zext_ln84_fu_470   |    0    |    0    |
|----------|----------------------|---------|---------|
|          |     tmp_1_fu_294     |    0    |    0    |
|partselect|     tmp_3_fu_368     |    0    |    0    |
|          |     tmp_4_fu_385     |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |    0    |   376   |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
| OutConv7_addr_1_reg_528 |   11   |
|  OutConv7_addr_reg_511  |   11   |
|    add_ln79_1_reg_516   |   11   |
|      empty_reg_505      |    5   |
|    icmp_ln72_reg_496    |    1   |
|indvar_flatten242_reg_489|   10   |
|      max_1_reg_533      |   32   |
|   pool_value_1_reg_540  |   32   |
|    pool_value_reg_521   |   32   |
|   select_ln72_reg_500   |    5   |
|        y_reg_475        |    5   |
|        z_reg_482        |    6   |
+-------------------------+--------+
|          Total          |   161  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_91 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_91 |  p2  |   2  |   0  |    0   ||    9    |
|    grp_fu_122    |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_128    |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_128    |  p1  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   214  ||  2.135  ||    45   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   376  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    2   |    -   |   45   |
|  Register |    -   |   161  |    -   |
+-----------+--------+--------+--------+
|   Total   |    2   |   161  |   421  |
+-----------+--------+--------+--------+
