Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Nov 11 09:08:42 2021
| Host         : c5b5 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file VGA_controller_v2_v1_0_control_sets_placed.rpt
| Design       : VGA_controller_v2_v1_0
| Device       : xc7z020
---------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    25 |
|    Minimum number of control sets                        |    25 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    34 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    25 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |    17 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              31 |            9 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             175 |           33 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------+---------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------------+----------------+--------------+
|       Clock Signal      |                                     Enable Signal                                     |                                    Set/Reset Signal                                    | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------+---------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  s00_axi_aclk_IBUF_BUFG | VGA_controller_v2_v1_0_S00_AXI_inst/axi_arready0                                      | VGA_controller_v2_v1_0_S00_AXI_inst/VGA_controller_v2_instance/SR[0]                   |                1 |              2 |         2.00 |
|  s00_axi_aclk_IBUF_BUFG | VGA_controller_v2_v1_0_S00_AXI_inst/axi_awready0                                      | VGA_controller_v2_v1_0_S00_AXI_inst/VGA_controller_v2_instance/SR[0]                   |                1 |              2 |         2.00 |
|  s00_axi_aclk_IBUF_BUFG |                                                                                       | VGA_controller_v2_v1_0_S00_AXI_inst/VGA_controller_v2_instance/green[3]_i_1_n_0        |                1 |              4 |         4.00 |
|  s00_axi_aclk_IBUF_BUFG |                                                                                       | VGA_controller_v2_v1_0_S00_AXI_inst/VGA_controller_v2_instance/red[3]_i_1_n_0          |                1 |              4 |         4.00 |
|  s00_axi_aclk_IBUF_BUFG |                                                                                       | VGA_controller_v2_v1_0_S00_AXI_inst/VGA_controller_v2_instance/blue[3]_i_1_n_0         |                1 |              4 |         4.00 |
|  s00_axi_aclk_IBUF_BUFG |                                                                                       | VGA_controller_v2_v1_0_S00_AXI_inst/VGA_controller_v2_instance/SR[0]                   |                4 |              8 |         2.00 |
|  s00_axi_aclk_IBUF_BUFG | VGA_controller_v2_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                              | VGA_controller_v2_v1_0_S00_AXI_inst/VGA_controller_v2_instance/SR[0]                   |                1 |              8 |         8.00 |
|  s00_axi_aclk_IBUF_BUFG | VGA_controller_v2_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                              | VGA_controller_v2_v1_0_S00_AXI_inst/VGA_controller_v2_instance/SR[0]                   |                1 |              8 |         8.00 |
|  s00_axi_aclk_IBUF_BUFG | VGA_controller_v2_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                              | VGA_controller_v2_v1_0_S00_AXI_inst/VGA_controller_v2_instance/SR[0]                   |                1 |              8 |         8.00 |
|  s00_axi_aclk_IBUF_BUFG | VGA_controller_v2_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                              | VGA_controller_v2_v1_0_S00_AXI_inst/VGA_controller_v2_instance/SR[0]                   |                1 |              8 |         8.00 |
|  s00_axi_aclk_IBUF_BUFG | VGA_controller_v2_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                              | VGA_controller_v2_v1_0_S00_AXI_inst/VGA_controller_v2_instance/SR[0]                   |                1 |              8 |         8.00 |
|  s00_axi_aclk_IBUF_BUFG | VGA_controller_v2_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                               | VGA_controller_v2_v1_0_S00_AXI_inst/VGA_controller_v2_instance/SR[0]                   |                1 |              8 |         8.00 |
|  s00_axi_aclk_IBUF_BUFG | VGA_controller_v2_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                              | VGA_controller_v2_v1_0_S00_AXI_inst/VGA_controller_v2_instance/SR[0]                   |                1 |              8 |         8.00 |
|  s00_axi_aclk_IBUF_BUFG | VGA_controller_v2_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                              | VGA_controller_v2_v1_0_S00_AXI_inst/VGA_controller_v2_instance/SR[0]                   |                2 |              8 |         4.00 |
|  s00_axi_aclk_IBUF_BUFG | VGA_controller_v2_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                              | VGA_controller_v2_v1_0_S00_AXI_inst/VGA_controller_v2_instance/SR[0]                   |                1 |              8 |         8.00 |
|  s00_axi_aclk_IBUF_BUFG | VGA_controller_v2_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                              | VGA_controller_v2_v1_0_S00_AXI_inst/VGA_controller_v2_instance/SR[0]                   |                1 |              8 |         8.00 |
|  s00_axi_aclk_IBUF_BUFG | VGA_controller_v2_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                              | VGA_controller_v2_v1_0_S00_AXI_inst/VGA_controller_v2_instance/SR[0]                   |                1 |              8 |         8.00 |
|  s00_axi_aclk_IBUF_BUFG | VGA_controller_v2_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                               | VGA_controller_v2_v1_0_S00_AXI_inst/VGA_controller_v2_instance/SR[0]                   |                1 |              8 |         8.00 |
|  s00_axi_aclk_IBUF_BUFG | VGA_controller_v2_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                              | VGA_controller_v2_v1_0_S00_AXI_inst/VGA_controller_v2_instance/SR[0]                   |                1 |              8 |         8.00 |
|  s00_axi_aclk_IBUF_BUFG | VGA_controller_v2_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                               | VGA_controller_v2_v1_0_S00_AXI_inst/VGA_controller_v2_instance/SR[0]                   |                1 |              8 |         8.00 |
|  s00_axi_aclk_IBUF_BUFG | VGA_controller_v2_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                               | VGA_controller_v2_v1_0_S00_AXI_inst/VGA_controller_v2_instance/SR[0]                   |                1 |              8 |         8.00 |
|  s00_axi_aclk_IBUF_BUFG | VGA_controller_v2_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                              | VGA_controller_v2_v1_0_S00_AXI_inst/VGA_controller_v2_instance/SR[0]                   |                2 |              8 |         4.00 |
|  s00_axi_aclk_IBUF_BUFG |                                                                                       | VGA_controller_v2_v1_0_S00_AXI_inst/VGA_controller_v2_instance/pixel_count[10]_i_1_n_0 |                2 |             11 |         5.50 |
|  s00_axi_aclk_IBUF_BUFG | VGA_controller_v2_v1_0_S00_AXI_inst/VGA_controller_v2_instance/line_count[10]_i_2_n_0 | VGA_controller_v2_v1_0_S00_AXI_inst/VGA_controller_v2_instance/line_count[10]_i_1_n_0  |                3 |             11 |         3.67 |
|  s00_axi_aclk_IBUF_BUFG | VGA_controller_v2_v1_0_S00_AXI_inst/slv_reg_rden                                      | VGA_controller_v2_v1_0_S00_AXI_inst/VGA_controller_v2_instance/SR[0]                   |               10 |             32 |         3.20 |
+-------------------------+---------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------------+----------------+--------------+


