
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
  **** SW Build 3854077 on May  4 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source /home/kaushik/data2/Vitis_HLS/2023.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/home/kaushik/data2/Vitis_HLS/2023.1/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'kaushik' on host 'kaushiks-OMEN' (Linux_x86_64 version 6.17.0-14-generic) on Sat Feb 28 01:25:13 IST 2026
INFO: [HLS 200-10] On os Ubuntu 24.04.4 LTS
INFO: [HLS 200-10] In directory '/home/kaushik/data2/SoC_Lab/Mat_Mul/Vitis_HLS'
Sourcing Tcl script 'runner.tcl'
All required files found.
INFO: [HLS 200-1510] Running: open_project -reset matmul 
INFO: [HLS 200-10] Opening and resetting project '/home/kaushik/data2/SoC_Lab/Mat_Mul/Vitis_HLS/matmul'.
INFO: [HLS 200-1510] Running: set_top MATMUL 
INFO: [HLS 200-1510] Running: add_files matmul_naive.cpp 
INFO: [HLS 200-10] Adding design file 'matmul_naive.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb matmul_tb.cpp 
INFO: [HLS 200-10] Adding test bench file 'matmul_tb.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution -reset solution1 
INFO: [HLS 200-10] Creating and opening solution '/home/kaushik/data2/SoC_Lab/Mat_Mul/Vitis_HLS/matmul/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 224.832 MB.
INFO: [HLS 200-10] Analyzing design file 'matmul_naive.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.63 seconds. CPU system time: 0.28 seconds. Elapsed time: 0.91 seconds; current allocated memory: 226.215 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 47INFO: [HLS 200-112] Total CPU user time: 0.46 seconds. Total CPU system time: 0.13 seconds. Total elapsed time: 125.55 seconds; peak allocated memory: 98.961 MB.
INFO: [Common 17-206] Exiting vitis_hls at Sat Feb 28 01:25:22 2026...
995] There were 37 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/kaushik/data2/SoC_Lab/Mat_Mul/Vitis_HLS/matmul/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 32 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/kaushik/data2/SoC_Lab/Mat_Mul/Vitis_HLS/matmul/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 42 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/kaushik/data2/SoC_Lab/Mat_Mul/Vitis_HLS/matmul/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.31 seconds. CPU system time: 0.29 seconds. Elapsed time: 6.44 seconds; current allocated memory: 227.172 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 227.172 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 227.727 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 228.156 MB.
INFO: [XFORM 203-510] Pipelining loop 'col_loop' (matmul_naive.cpp:20) in function 'MATMUL' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'col_loop' (matmul_naive.cpp:20) in function 'MATMUL' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'product_loop' (matmul_naive.cpp:25) in function 'MATMUL' completely with a factor of 16.
INFO: [XFORM 203-11] Balancing expressions in function 'MATMUL' (matmul_naive.cpp:7:9)...15 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 251.000 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'row_loop' (matmul_naive.cpp:17:5) in function 'MATMUL'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 251.000 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'MATMUL' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MATMUL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'row_loop_col_loop'.
WARNING: [HLS 200-885] The II Violation in module 'MATMUL' (loop 'row_loop_col_loop'): Unable to schedule 'load' operation ('A_load_13', matmul_naive.cpp:17) on array 'A' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'A'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'MATMUL' (loop 'row_loop_col_loop'): Unable to schedule 'load' operation ('A_load_15', matmul_naive.cpp:17) on array 'A' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'A'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'MATMUL' (loop 'row_loop_col_loop'): Unable to schedule 'load' operation ('A_load_1', matmul_naive.cpp:17) on array 'A' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'A'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'MATMUL' (loop 'row_loop_col_loop'): Unable to schedule 'load' operation ('A_load_3', matmul_naive.cpp:17) on array 'A' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'A'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'MATMUL' (loop 'row_loop_col_loop'): Unable to schedule 'load' operation ('A_load_9', matmul_naive.cpp:17) on array 'A' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'A'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 8, Depth = 19, loop 'row_loop_col_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.54 seconds; current allocated memory: 251.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 251.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MATMUL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATMUL/A' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATMUL/B' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATMUL/AB' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on function 'MATMUL' to 's_axilite & ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'MATMUL' pipeline 'row_loop_col_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATMUL/A_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATMUL/A_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATMUL/A_WEN_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATMUL/A_Din_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATMUL/B_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATMUL/B_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATMUL/B_WEN_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATMUL/B_Din_B' to 0.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MATMUL'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 251.000 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.55 seconds; current allocated memory: 253.129 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 257.316 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for MATMUL.
INFO: [VLOG 209-307] Generating Verilog RTL for MATMUL.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 144.45 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3.54 seconds. CPU system time: 0.67 seconds. Elapsed time: 9.06 seconds; current allocated memory: 32.559 MB.
INFO: [HLS 200-1510] Running: export_design -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/kaushik/data2/Vivado/2023.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Sat Feb 28 01:25:29 2026...
INFO: [HLS 200-802] Generated output file matmul/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 7.01 seconds. CPU system time: 0.48 seconds. Elapsed time: 16.78 seconds; current allocated memory: 5.137 MB.
HLS Flow Completed Successfully!
INFO: [HLS 200-112] Total CPU user time: 11.24 seconds. Total CPU system time: 1.33 seconds. Total elapsed time: 26.56 seconds; peak allocated memory: 262.527 MB.
INFO: [Common 17-206] Exiting vitis_hls at Sat Feb 28 01:25:40 2026...
