	loadI 2 => r0		// source-level assignment
	divI r0, 2 => r3	// 
	i2i r3 => r1		// source-level assignment
	write r0	
	write r1	
