{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1670279905279 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670279905285 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec  5 16:38:24 2022 " "Processing started: Mon Dec  5 16:38:24 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670279905285 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670279905285 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off regfile -c regfile " "Command: quartus_map --read_settings_files=on --write_settings_files=off regfile -c regfile" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670279905285 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1670279905675 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1670279905675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.bdf 1 1 " "Found 1 design units, including 1 entities, in source file regfile.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.bdf" "" { Schematic "U:/CPRE281/zFinalProj/regfile/regfile.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670279909955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670279909955 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "regfile " "Elaborating entity \"regfile\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1670279910108 ""}
{ "Warning" "WGDFX_INCONSISTENT_DIMENSION" "W2 " "Found inconsistent dimensions for element \"W2\"" {  } { { "regfile.bdf" "" { Schematic "U:/CPRE281/zFinalProj/regfile/regfile.bdf" { { 3648 2496 2536 3665 "W2\[7..0\]" "" } { 1248 744 761 1440 "W2\[7\]" "" } { 1240 992 1009 1440 "W2\[6\]" "" } { 1240 1256 1273 1440 "W2\[5\]" "" } { 1248 1464 1481 1440 "W2\[4\]" "" } { 1248 1680 1697 1440 "W2\[3\]" "" } { 1256 1872 1889 1440 "W2\[2\]" "" } { 1248 2088 2105 1440 "W2\[1\]" "" } { 1264 2336 2353 1440 "W2\[0\]" "" } { 3616 -88 80 3632 "W2" "" } } } }  } 0 275085 "Found inconsistent dimensions for element \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670279910225 ""}
{ "Warning" "WGDFX_INCONSISTENT_DIMENSION" "W1 " "Found inconsistent dimensions for element \"W1\"" {  } { { "regfile.bdf" "" { Schematic "U:/CPRE281/zFinalProj/regfile/regfile.bdf" { { 3632 2504 2544 3649 "W1\[7..0\]" "" } { 840 2328 2345 1016 "W1\[0\]" "" } { 824 2080 2097 1016 "W1\[1\]" "" } { 832 1864 1881 1016 "W1\[2\]" "" } { 824 1672 1689 1016 "W1\[3\]" "" } { 824 1456 1473 1016 "W1\[4\]" "" } { 816 1248 1265 1016 "W1\[5\]" "" } { 816 984 1001 1016 "W1\[6\]" "" } { 824 736 753 1016 "W1\[7\]" "" } { 3632 -88 80 3648 "W1" "" } } } }  } 0 275085 "Found inconsistent dimensions for element \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670279910225 ""}
{ "Warning" "WGDFX_INCONSISTENT_DIMENSION" "W0 " "Found inconsistent dimensions for element \"W0\"" {  } { { "regfile.bdf" "" { Schematic "U:/CPRE281/zFinalProj/regfile/regfile.bdf" { { 3616 2512 2552 3633 "W0\[7..0\]" "" } { 272 760 777 464 "W0\[7\]" "" } { 264 1008 1025 464 "W0\[6\]" "" } { 264 1272 1289 464 "W0\[5\]" "" } { 272 1480 1497 464 "W0\[4\]" "" } { 416 2352 2369 464 "W0\[0\]" "" } { 408 2104 2121 464 "W0\[1\]" "" } { 400 1888 1905 464 "W0\[2\]" "" } { 431 1696 1713 464 "W0\[3\]" "" } { 3648 -88 80 3664 "W0" "" } } } }  } 0 275085 "Found inconsistent dimensions for element \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670279910225 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "W0 " "Converted elements in bus name \"W0\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "W0\[7..0\] W07..0 " "Converted element name(s) from \"W0\[7..0\]\" to \"W07..0\"" {  } { { "regfile.bdf" "" { Schematic "U:/CPRE281/zFinalProj/regfile/regfile.bdf" { { 3616 2512 2552 3633 "W0\[7..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1670279910227 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "W0\[7\] W07 " "Converted element name(s) from \"W0\[7\]\" to \"W07\"" {  } { { "regfile.bdf" "" { Schematic "U:/CPRE281/zFinalProj/regfile/regfile.bdf" { { 272 760 777 464 "W0\[7\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1670279910227 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "W0\[6\] W06 " "Converted element name(s) from \"W0\[6\]\" to \"W06\"" {  } { { "regfile.bdf" "" { Schematic "U:/CPRE281/zFinalProj/regfile/regfile.bdf" { { 264 1008 1025 464 "W0\[6\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1670279910227 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "W0\[5\] W05 " "Converted element name(s) from \"W0\[5\]\" to \"W05\"" {  } { { "regfile.bdf" "" { Schematic "U:/CPRE281/zFinalProj/regfile/regfile.bdf" { { 264 1272 1289 464 "W0\[5\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1670279910227 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "W0\[4\] W04 " "Converted element name(s) from \"W0\[4\]\" to \"W04\"" {  } { { "regfile.bdf" "" { Schematic "U:/CPRE281/zFinalProj/regfile/regfile.bdf" { { 272 1480 1497 464 "W0\[4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1670279910227 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "W0\[0\] W00 " "Converted element name(s) from \"W0\[0\]\" to \"W00\"" {  } { { "regfile.bdf" "" { Schematic "U:/CPRE281/zFinalProj/regfile/regfile.bdf" { { 416 2352 2369 464 "W0\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1670279910227 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "W0\[1\] W01 " "Converted element name(s) from \"W0\[1\]\" to \"W01\"" {  } { { "regfile.bdf" "" { Schematic "U:/CPRE281/zFinalProj/regfile/regfile.bdf" { { 408 2104 2121 464 "W0\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1670279910227 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "W0\[2\] W02 " "Converted element name(s) from \"W0\[2\]\" to \"W02\"" {  } { { "regfile.bdf" "" { Schematic "U:/CPRE281/zFinalProj/regfile/regfile.bdf" { { 400 1888 1905 464 "W0\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1670279910227 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "W0\[3\] W03 " "Converted element name(s) from \"W0\[3\]\" to \"W03\"" {  } { { "regfile.bdf" "" { Schematic "U:/CPRE281/zFinalProj/regfile/regfile.bdf" { { 431 1696 1713 464 "W0\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1670279910227 ""}  } { { "regfile.bdf" "" { Schematic "U:/CPRE281/zFinalProj/regfile/regfile.bdf" { { 3616 2512 2552 3633 "W0\[7..0\]" "" } { 272 760 777 464 "W0\[7\]" "" } { 264 1008 1025 464 "W0\[6\]" "" } { 264 1272 1289 464 "W0\[5\]" "" } { 272 1480 1497 464 "W0\[4\]" "" } { 416 2352 2369 464 "W0\[0\]" "" } { 408 2104 2121 464 "W0\[1\]" "" } { 400 1888 1905 464 "W0\[2\]" "" } { 431 1696 1713 464 "W0\[3\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1670279910227 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "W1 " "Converted elements in bus name \"W1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "W1\[7..0\] W17..0 " "Converted element name(s) from \"W1\[7..0\]\" to \"W17..0\"" {  } { { "regfile.bdf" "" { Schematic "U:/CPRE281/zFinalProj/regfile/regfile.bdf" { { 3632 2504 2544 3649 "W1\[7..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1670279910229 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "W1\[0\] W10 " "Converted element name(s) from \"W1\[0\]\" to \"W10\"" {  } { { "regfile.bdf" "" { Schematic "U:/CPRE281/zFinalProj/regfile/regfile.bdf" { { 840 2328 2345 1016 "W1\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1670279910229 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "W1\[1\] W11 " "Converted element name(s) from \"W1\[1\]\" to \"W11\"" {  } { { "regfile.bdf" "" { Schematic "U:/CPRE281/zFinalProj/regfile/regfile.bdf" { { 824 2080 2097 1016 "W1\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1670279910229 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "W1\[2\] W12 " "Converted element name(s) from \"W1\[2\]\" to \"W12\"" {  } { { "regfile.bdf" "" { Schematic "U:/CPRE281/zFinalProj/regfile/regfile.bdf" { { 832 1864 1881 1016 "W1\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1670279910229 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "W1\[3\] W13 " "Converted element name(s) from \"W1\[3\]\" to \"W13\"" {  } { { "regfile.bdf" "" { Schematic "U:/CPRE281/zFinalProj/regfile/regfile.bdf" { { 824 1672 1689 1016 "W1\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1670279910229 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "W1\[4\] W14 " "Converted element name(s) from \"W1\[4\]\" to \"W14\"" {  } { { "regfile.bdf" "" { Schematic "U:/CPRE281/zFinalProj/regfile/regfile.bdf" { { 824 1456 1473 1016 "W1\[4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1670279910229 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "W1\[5\] W15 " "Converted element name(s) from \"W1\[5\]\" to \"W15\"" {  } { { "regfile.bdf" "" { Schematic "U:/CPRE281/zFinalProj/regfile/regfile.bdf" { { 816 1248 1265 1016 "W1\[5\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1670279910229 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "W1\[6\] W16 " "Converted element name(s) from \"W1\[6\]\" to \"W16\"" {  } { { "regfile.bdf" "" { Schematic "U:/CPRE281/zFinalProj/regfile/regfile.bdf" { { 816 984 1001 1016 "W1\[6\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1670279910229 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "W1\[7\] W17 " "Converted element name(s) from \"W1\[7\]\" to \"W17\"" {  } { { "regfile.bdf" "" { Schematic "U:/CPRE281/zFinalProj/regfile/regfile.bdf" { { 824 736 753 1016 "W1\[7\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1670279910229 ""}  } { { "regfile.bdf" "" { Schematic "U:/CPRE281/zFinalProj/regfile/regfile.bdf" { { 3632 2504 2544 3649 "W1\[7..0\]" "" } { 840 2328 2345 1016 "W1\[0\]" "" } { 824 2080 2097 1016 "W1\[1\]" "" } { 832 1864 1881 1016 "W1\[2\]" "" } { 824 1672 1689 1016 "W1\[3\]" "" } { 824 1456 1473 1016 "W1\[4\]" "" } { 816 1248 1265 1016 "W1\[5\]" "" } { 816 984 1001 1016 "W1\[6\]" "" } { 824 736 753 1016 "W1\[7\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1670279910229 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "W2 " "Converted elements in bus name \"W2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "W2\[7..0\] W27..0 " "Converted element name(s) from \"W2\[7..0\]\" to \"W27..0\"" {  } { { "regfile.bdf" "" { Schematic "U:/CPRE281/zFinalProj/regfile/regfile.bdf" { { 3648 2496 2536 3665 "W2\[7..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1670279910230 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "W2\[7\] W27 " "Converted element name(s) from \"W2\[7\]\" to \"W27\"" {  } { { "regfile.bdf" "" { Schematic "U:/CPRE281/zFinalProj/regfile/regfile.bdf" { { 1248 744 761 1440 "W2\[7\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1670279910230 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "W2\[6\] W26 " "Converted element name(s) from \"W2\[6\]\" to \"W26\"" {  } { { "regfile.bdf" "" { Schematic "U:/CPRE281/zFinalProj/regfile/regfile.bdf" { { 1240 992 1009 1440 "W2\[6\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1670279910230 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "W2\[5\] W25 " "Converted element name(s) from \"W2\[5\]\" to \"W25\"" {  } { { "regfile.bdf" "" { Schematic "U:/CPRE281/zFinalProj/regfile/regfile.bdf" { { 1240 1256 1273 1440 "W2\[5\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1670279910230 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "W2\[4\] W24 " "Converted element name(s) from \"W2\[4\]\" to \"W24\"" {  } { { "regfile.bdf" "" { Schematic "U:/CPRE281/zFinalProj/regfile/regfile.bdf" { { 1248 1464 1481 1440 "W2\[4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1670279910230 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "W2\[3\] W23 " "Converted element name(s) from \"W2\[3\]\" to \"W23\"" {  } { { "regfile.bdf" "" { Schematic "U:/CPRE281/zFinalProj/regfile/regfile.bdf" { { 1248 1680 1697 1440 "W2\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1670279910230 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "W2\[2\] W22 " "Converted element name(s) from \"W2\[2\]\" to \"W22\"" {  } { { "regfile.bdf" "" { Schematic "U:/CPRE281/zFinalProj/regfile/regfile.bdf" { { 1256 1872 1889 1440 "W2\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1670279910230 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "W2\[1\] W21 " "Converted element name(s) from \"W2\[1\]\" to \"W21\"" {  } { { "regfile.bdf" "" { Schematic "U:/CPRE281/zFinalProj/regfile/regfile.bdf" { { 1248 2088 2105 1440 "W2\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1670279910230 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "W2\[0\] W20 " "Converted element name(s) from \"W2\[0\]\" to \"W20\"" {  } { { "regfile.bdf" "" { Schematic "U:/CPRE281/zFinalProj/regfile/regfile.bdf" { { 1264 2336 2353 1440 "W2\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1670279910230 ""}  } { { "regfile.bdf" "" { Schematic "U:/CPRE281/zFinalProj/regfile/regfile.bdf" { { 3648 2496 2536 3665 "W2\[7..0\]" "" } { 1248 744 761 1440 "W2\[7\]" "" } { 1240 992 1009 1440 "W2\[6\]" "" } { 1240 1256 1273 1440 "W2\[5\]" "" } { 1248 1464 1481 1440 "W2\[4\]" "" } { 1248 1680 1697 1440 "W2\[3\]" "" } { 1256 1872 1889 1440 "W2\[2\]" "" } { 1248 2088 2105 1440 "W2\[1\]" "" } { 1264 2336 2353 1440 "W2\[0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1670279910230 ""}
{ "Warning" "WGDFX_NO_SUPERSET_FOUND" "" "No superset bus at connection" {  } { { "regfile.bdf" "" { Schematic "U:/CPRE281/zFinalProj/regfile/regfile.bdf" { { 1696 2336 2352 1696 "" "" } { 1680 1664 1696 1680 "" "" } { 1680 1464 1480 1680 "" "" } { 1672 1240 1272 1672 "" "" } { 1672 984 1008 1672 "" "" } { 1688 1872 1888 1688 "" "" } { 1680 2088 2104 1680 "" "" } { 1680 728 760 1680 "" "" } { 1872 760 1008 1872 "" "" } { 1872 1008 1272 1872 "" "" } { 1872 1272 1480 1872 "" "" } { 1872 1480 1696 1872 "" "" } { 1872 1696 1888 1872 "" "" } { 1872 1888 2104 1872 "" "" } { 1872 2488 2488 3680 "" "" } { 1872 2104 2352 1872 "" "" } { 1872 2352 2488 1872 "" "" } { 3664 2488 2538 3681 "W4\[7..0\]" "" } { 1696 2336 2353 1872 "W3\[0\]" "" } { 1680 2088 2105 1872 "W3\[1\]" "" } { 1688 1872 1889 1872 "W3\[2\]" "" } { 1680 1680 1697 1872 "W3\[3\]" "" } { 1680 1464 1481 1872 "W3\[4\]" "" } { 1672 1256 1273 1872 "W3\[5\]" "" } { 1672 992 1009 1872 "W3\[6\]" "" } { 1680 744 761 1872 "W3\[7\]" "" } } } }  } 0 275002 "No superset bus at connection" 0 0 "Analysis & Synthesis" 0 -1 1670279910233 ""}
{ "Warning" "WSGN_SEARCH_FILE" "seven_seg_decoder.v 1 1 " "Using design file seven_seg_decoder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_decoder " "Found entity 1: seven_seg_decoder" {  } { { "seven_seg_decoder.v" "" { Text "U:/CPRE281/zFinalProj/regfile/seven_seg_decoder.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670279910449 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670279910449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg_decoder seven_seg_decoder:inst7 " "Elaborating entity \"seven_seg_decoder\" for hierarchy \"seven_seg_decoder:inst7\"" {  } { { "regfile.bdf" "inst7" { Schematic "U:/CPRE281/zFinalProj/regfile/regfile.bdf" { { 208 2616 2736 384 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670279910450 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux8_4b.v 1 1 " "Using design file mux8_4b.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Mux8_4b " "Found entity 1: Mux8_4b" {  } { { "mux8_4b.v" "" { Text "U:/CPRE281/zFinalProj/regfile/mux8_4b.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670279910573 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670279910573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux8_4b Mux8_4b:inst115 " "Elaborating entity \"Mux8_4b\" for hierarchy \"Mux8_4b:inst115\"" {  } { { "regfile.bdf" "inst115" { Schematic "U:/CPRE281/zFinalProj/regfile/regfile.bdf" { { 3552 2528 2688 3792 "inst115" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670279910573 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "W0 mux8_4b.v(9) " "Verilog HDL Always Construct warning at mux8_4b.v(9): variable \"W0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux8_4b.v" "" { Text "U:/CPRE281/zFinalProj/regfile/mux8_4b.v" 9 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1670279910592 "|regfile|Mux8_4b:inst115"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "W1 mux8_4b.v(10) " "Verilog HDL Always Construct warning at mux8_4b.v(10): variable \"W1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux8_4b.v" "" { Text "U:/CPRE281/zFinalProj/regfile/mux8_4b.v" 10 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1670279910594 "|regfile|Mux8_4b:inst115"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "W2 mux8_4b.v(11) " "Verilog HDL Always Construct warning at mux8_4b.v(11): variable \"W2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux8_4b.v" "" { Text "U:/CPRE281/zFinalProj/regfile/mux8_4b.v" 11 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1670279910594 "|regfile|Mux8_4b:inst115"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "W3 mux8_4b.v(12) " "Verilog HDL Always Construct warning at mux8_4b.v(12): variable \"W3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux8_4b.v" "" { Text "U:/CPRE281/zFinalProj/regfile/mux8_4b.v" 12 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1670279910594 "|regfile|Mux8_4b:inst115"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "W4 mux8_4b.v(13) " "Verilog HDL Always Construct warning at mux8_4b.v(13): variable \"W4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux8_4b.v" "" { Text "U:/CPRE281/zFinalProj/regfile/mux8_4b.v" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1670279910594 "|regfile|Mux8_4b:inst115"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "W5 mux8_4b.v(14) " "Verilog HDL Always Construct warning at mux8_4b.v(14): variable \"W5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux8_4b.v" "" { Text "U:/CPRE281/zFinalProj/regfile/mux8_4b.v" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1670279910594 "|regfile|Mux8_4b:inst115"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "W6 mux8_4b.v(15) " "Verilog HDL Always Construct warning at mux8_4b.v(15): variable \"W6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux8_4b.v" "" { Text "U:/CPRE281/zFinalProj/regfile/mux8_4b.v" 15 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1670279910594 "|regfile|Mux8_4b:inst115"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "W7 mux8_4b.v(16) " "Verilog HDL Always Construct warning at mux8_4b.v(16): variable \"W7\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux8_4b.v" "" { Text "U:/CPRE281/zFinalProj/regfile/mux8_4b.v" 16 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1670279910594 "|regfile|Mux8_4b:inst115"}
{ "Warning" "WSGN_SEARCH_FILE" "register.bdf 1 1 " "Using design file register.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.bdf" "" { Schematic "U:/CPRE281/zFinalProj/regfile/register.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670279910679 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670279910679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register register:9 " "Elaborating entity \"register\" for hierarchy \"register:9\"" {  } { { "regfile.bdf" "9" { Schematic "U:/CPRE281/zFinalProj/regfile/regfile.bdf" { { 240 632 744 368 "9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670279910681 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "OUT " "Pin \"OUT\" is missing source" {  } { { "register.bdf" "" { Schematic "U:/CPRE281/zFinalProj/regfile/register.bdf" { { 144 960 1136 160 "OUT" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1670279910701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DFF2 register:9\|DFF2:inst " "Elaborating entity \"DFF2\" for hierarchy \"register:9\|DFF2:inst\"" {  } { { "register.bdf" "inst" { Schematic "U:/CPRE281/zFinalProj/regfile/register.bdf" { { 112 776 880 208 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670279910730 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "register:9\|DFF2:inst " "Elaborated megafunction instantiation \"register:9\|DFF2:inst\"" {  } { { "register.bdf" "" { Schematic "U:/CPRE281/zFinalProj/regfile/register.bdf" { { 112 776 880 208 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670279910750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX register:9\|BUSMUX:inst1 " "Elaborating entity \"BUSMUX\" for hierarchy \"register:9\|BUSMUX:inst1\"" {  } { { "register.bdf" "inst1" { Schematic "U:/CPRE281/zFinalProj/regfile/register.bdf" { { 112 504 616 200 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670279910758 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "register:9\|BUSMUX:inst1 " "Elaborated megafunction instantiation \"register:9\|BUSMUX:inst1\"" {  } { { "register.bdf" "" { Schematic "U:/CPRE281/zFinalProj/regfile/register.bdf" { { 112 504 616 200 "inst1" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670279910779 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "register:9\|BUSMUX:inst1 " "Instantiated megafunction \"register:9\|BUSMUX:inst1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 1 " "Parameter \"WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670279910779 ""}  } { { "register.bdf" "" { Schematic "U:/CPRE281/zFinalProj/regfile/register.bdf" { { 112 504 616 200 "inst1" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670279910779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux register:9\|BUSMUX:inst1\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"register:9\|BUSMUX:inst1\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/intelfpga/21.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670279910804 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "register:9\|BUSMUX:inst1\|lpm_mux:\$00000 register:9\|BUSMUX:inst1 " "Elaborated megafunction instantiation \"register:9\|BUSMUX:inst1\|lpm_mux:\$00000\", which is child of megafunction instantiation \"register:9\|BUSMUX:inst1\"" {  } { { "busmux.tdf" "" { Text "c:/intelfpga/21.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } } { "register.bdf" "" { Schematic "U:/CPRE281/zFinalProj/regfile/register.bdf" { { 112 504 616 200 "inst1" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670279910824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_7rc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_7rc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_7rc " "Found entity 1: mux_7rc" {  } { { "db/mux_7rc.tdf" "" { Text "U:/CPRE281/zFinalProj/regfile/db/mux_7rc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670279910921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670279910921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_7rc register:9\|BUSMUX:inst1\|lpm_mux:\$00000\|mux_7rc:auto_generated " "Elaborating entity \"mux_7rc\" for hierarchy \"register:9\|BUSMUX:inst1\|lpm_mux:\$00000\|mux_7rc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga/21.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670279910921 ""}
{ "Warning" "WSGN_SEARCH_FILE" "decoder3to8.v 1 1 " "Using design file decoder3to8.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder3to8 " "Found entity 1: Decoder3to8" {  } { { "decoder3to8.v" "" { Text "U:/CPRE281/zFinalProj/regfile/decoder3to8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670279911057 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670279911057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder3to8 Decoder3to8:inst113 " "Elaborating entity \"Decoder3to8\" for hierarchy \"Decoder3to8:inst113\"" {  } { { "regfile.bdf" "inst113" { Schematic "U:/CPRE281/zFinalProj/regfile/regfile.bdf" { { 3576 80 208 3752 "inst113" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670279911058 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "A1 GND " "Pin \"A1\" is stuck at GND" {  } { { "regfile.bdf" "" { Schematic "U:/CPRE281/zFinalProj/regfile/regfile.bdf" { { 232 2736 2912 248 "A1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670279912521 "|regfile|A1"} { "Warning" "WMLS_MLS_STUCK_PIN" "A2 VCC " "Pin \"A2\" is stuck at VCC" {  } { { "regfile.bdf" "" { Schematic "U:/CPRE281/zFinalProj/regfile/regfile.bdf" { { 248 2736 2912 264 "A2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670279912521 "|regfile|A2"} { "Warning" "WMLS_MLS_STUCK_PIN" "A3 GND " "Pin \"A3\" is stuck at GND" {  } { { "regfile.bdf" "" { Schematic "U:/CPRE281/zFinalProj/regfile/regfile.bdf" { { 264 2736 2912 280 "A3" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670279912521 "|regfile|A3"} { "Warning" "WMLS_MLS_STUCK_PIN" "A4 GND " "Pin \"A4\" is stuck at GND" {  } { { "regfile.bdf" "" { Schematic "U:/CPRE281/zFinalProj/regfile/regfile.bdf" { { 280 2736 2912 296 "A4" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670279912521 "|regfile|A4"} { "Warning" "WMLS_MLS_STUCK_PIN" "A5 GND " "Pin \"A5\" is stuck at GND" {  } { { "regfile.bdf" "" { Schematic "U:/CPRE281/zFinalProj/regfile/regfile.bdf" { { 296 2736 2912 312 "A5" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670279912521 "|regfile|A5"} { "Warning" "WMLS_MLS_STUCK_PIN" "A6 GND " "Pin \"A6\" is stuck at GND" {  } { { "regfile.bdf" "" { Schematic "U:/CPRE281/zFinalProj/regfile/regfile.bdf" { { 312 2736 2912 328 "A6" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670279912521 "|regfile|A6"} { "Warning" "WMLS_MLS_STUCK_PIN" "A7 GND " "Pin \"A7\" is stuck at GND" {  } { { "regfile.bdf" "" { Schematic "U:/CPRE281/zFinalProj/regfile/regfile.bdf" { { 328 2736 2912 344 "A7" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670279912521 "|regfile|A7"} { "Warning" "WMLS_MLS_STUCK_PIN" "A8 GND " "Pin \"A8\" is stuck at GND" {  } { { "regfile.bdf" "" { Schematic "U:/CPRE281/zFinalProj/regfile/regfile.bdf" { { 3632 3056 3232 3648 "A8" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670279912521 "|regfile|A8"} { "Warning" "WMLS_MLS_STUCK_PIN" "A9 GND " "Pin \"A9\" is stuck at GND" {  } { { "regfile.bdf" "" { Schematic "U:/CPRE281/zFinalProj/regfile/regfile.bdf" { { 3648 3056 3232 3664 "A9" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670279912521 "|regfile|A9"} { "Warning" "WMLS_MLS_STUCK_PIN" "A10 GND " "Pin \"A10\" is stuck at GND" {  } { { "regfile.bdf" "" { Schematic "U:/CPRE281/zFinalProj/regfile/regfile.bdf" { { 3664 3056 3232 3680 "A10" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670279912521 "|regfile|A10"} { "Warning" "WMLS_MLS_STUCK_PIN" "A11 GND " "Pin \"A11\" is stuck at GND" {  } { { "regfile.bdf" "" { Schematic "U:/CPRE281/zFinalProj/regfile/regfile.bdf" { { 3680 3056 3232 3696 "A11" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670279912521 "|regfile|A11"} { "Warning" "WMLS_MLS_STUCK_PIN" "A12 GND " "Pin \"A12\" is stuck at GND" {  } { { "regfile.bdf" "" { Schematic "U:/CPRE281/zFinalProj/regfile/regfile.bdf" { { 3696 3056 3232 3712 "A12" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670279912521 "|regfile|A12"} { "Warning" "WMLS_MLS_STUCK_PIN" "A13 GND " "Pin \"A13\" is stuck at GND" {  } { { "regfile.bdf" "" { Schematic "U:/CPRE281/zFinalProj/regfile/regfile.bdf" { { 3712 3056 3232 3728 "A13" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670279912521 "|regfile|A13"} { "Warning" "WMLS_MLS_STUCK_PIN" "A14 VCC " "Pin \"A14\" is stuck at VCC" {  } { { "regfile.bdf" "" { Schematic "U:/CPRE281/zFinalProj/regfile/regfile.bdf" { { 3728 3056 3232 3744 "A14" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670279912521 "|regfile|A14"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1670279912521 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1670279913094 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670279913094 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "12 " "Design contains 12 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RESET " "No output dependent on input pin \"RESET\"" {  } { { "regfile.bdf" "" { Schematic "U:/CPRE281/zFinalProj/regfile/regfile.bdf" { { 200 56 224 216 "RESET" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670279913368 "|regfile|RESET"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IN\[3\] " "No output dependent on input pin \"IN\[3\]\"" {  } { { "regfile.bdf" "" { Schematic "U:/CPRE281/zFinalProj/regfile/regfile.bdf" { { 128 200 368 144 "IN" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670279913368 "|regfile|IN[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IN\[2\] " "No output dependent on input pin \"IN\[2\]\"" {  } { { "regfile.bdf" "" { Schematic "U:/CPRE281/zFinalProj/regfile/regfile.bdf" { { 128 200 368 144 "IN" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670279913368 "|regfile|IN[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IN\[1\] " "No output dependent on input pin \"IN\[1\]\"" {  } { { "regfile.bdf" "" { Schematic "U:/CPRE281/zFinalProj/regfile/regfile.bdf" { { 128 200 368 144 "IN" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670279913368 "|regfile|IN[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IN\[0\] " "No output dependent on input pin \"IN\[0\]\"" {  } { { "regfile.bdf" "" { Schematic "U:/CPRE281/zFinalProj/regfile/regfile.bdf" { { 128 200 368 144 "IN" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670279913368 "|regfile|IN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "W2 " "No output dependent on input pin \"W2\"" {  } { { "regfile.bdf" "" { Schematic "U:/CPRE281/zFinalProj/regfile/regfile.bdf" { { 3616 -88 80 3632 "W2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670279913368 "|regfile|W2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "W1 " "No output dependent on input pin \"W1\"" {  } { { "regfile.bdf" "" { Schematic "U:/CPRE281/zFinalProj/regfile/regfile.bdf" { { 3632 -88 80 3648 "W1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670279913368 "|regfile|W1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "W0 " "No output dependent on input pin \"W0\"" {  } { { "regfile.bdf" "" { Schematic "U:/CPRE281/zFinalProj/regfile/regfile.bdf" { { 3648 -88 80 3664 "W0" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670279913368 "|regfile|W0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLK " "No output dependent on input pin \"CLK\"" {  } { { "regfile.bdf" "" { Schematic "U:/CPRE281/zFinalProj/regfile/regfile.bdf" { { 176 32 200 192 "CLK" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670279913368 "|regfile|CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R2 " "No output dependent on input pin \"R2\"" {  } { { "regfile.bdf" "" { Schematic "U:/CPRE281/zFinalProj/regfile/regfile.bdf" { { 3576 2136 2304 3592 "R2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670279913368 "|regfile|R2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R1 " "No output dependent on input pin \"R1\"" {  } { { "regfile.bdf" "" { Schematic "U:/CPRE281/zFinalProj/regfile/regfile.bdf" { { 3592 2136 2304 3608 "R1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670279913368 "|regfile|R1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R0 " "No output dependent on input pin \"R0\"" {  } { { "regfile.bdf" "" { Schematic "U:/CPRE281/zFinalProj/regfile/regfile.bdf" { { 3608 2136 2304 3624 "R0" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1670279913368 "|regfile|R0"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1670279913368 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "26 " "Implemented 26 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1670279913369 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1670279913369 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1670279913369 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 76 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 76 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4764 " "Peak virtual memory: 4764 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670279913490 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec  5 16:38:33 2022 " "Processing ended: Mon Dec  5 16:38:33 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670279913490 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670279913490 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670279913490 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1670279913490 ""}
