// Seed: 711343742
module module_0 (
    input tri0 id_0,
    input supply1 id_1,
    input wor id_2
);
  bit id_4;
  ;
  assign id_4 = -1'h0;
  assign id_4 = id_1;
  initial begin : LABEL_0
    id_4 <= -1;
    if (1 && 1) begin : LABEL_1
      id_4 <= (id_2);
    end
  end
  assign module_1.id_6 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    output wire id_1,
    output wor id_2,
    input supply0 id_3,
    input wor id_4,
    output wire id_5,
    input tri1 id_6,
    input tri1 id_7,
    output wire id_8,
    input wire id_9,
    input supply1 id_10,
    input supply1 id_11,
    input wand id_12,
    input wor id_13,
    input wire id_14,
    input wand id_15,
    input supply0 id_16,
    input tri id_17,
    input supply1 id_18,
    input supply0 id_19,
    inout tri0 id_20
);
  logic id_22;
  module_0 modCall_1 (
      id_9,
      id_10,
      id_19
  );
endmodule
