$date
	Sun Oct 19 12:58:20 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module digitalClockTb $end
$var wire 6 ! sec [5:0] $end
$var wire 6 " min [5:0] $end
$var wire 5 # hour [4:0] $end
$var wire 1 $ alarm $end
$var reg 1 % clk $end
$var reg 1 & reset $end
$scope module uut $end
$var wire 1 $ alarm $end
$var wire 5 ' alarm_hour [4:0] $end
$var wire 6 ( alarm_min [5:0] $end
$var wire 6 ) alarm_sec [5:0] $end
$var wire 1 % clk $end
$var wire 1 & reset $end
$var reg 5 * hour [4:0] $end
$var reg 6 + min [5:0] $end
$var reg 6 , sec [5:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 ,
b0 +
b0 *
b1010 )
b0 (
b0 '
1&
0%
0$
b0 #
b0 "
b0 !
$end
#1
b1 !
b1 ,
0&
1%
#2
0%
#3
b10 !
b10 ,
1%
#4
0%
#5
b11 !
b11 ,
1%
#6
0%
#7
b100 !
b100 ,
1%
#8
0%
#9
b101 !
b101 ,
1%
#10
0%
#11
b110 !
b110 ,
1%
#12
0%
#13
b111 !
b111 ,
1%
#14
0%
#15
b1000 !
b1000 ,
1%
#16
0%
#17
b1001 !
b1001 ,
1%
#18
0%
#19
1$
b1010 !
b1010 ,
1%
#20
0%
#21
0$
b1011 !
b1011 ,
1%
#22
0%
#23
b1100 !
b1100 ,
1%
#24
0%
#25
b1101 !
b1101 ,
1%
#26
0%
#27
b1110 !
b1110 ,
1%
#28
0%
#29
b1111 !
b1111 ,
1%
#30
0%
#31
b10000 !
b10000 ,
1%
#32
0%
#33
b10001 !
b10001 ,
1%
#34
0%
#35
b10010 !
b10010 ,
1%
#36
0%
#37
b10011 !
b10011 ,
1%
#38
0%
#39
b10100 !
b10100 ,
1%
#40
0%
#41
b10101 !
b10101 ,
1%
#42
0%
#43
b10110 !
b10110 ,
1%
#44
0%
#45
b10111 !
b10111 ,
1%
#46
0%
#47
b11000 !
b11000 ,
1%
#48
0%
#49
b11001 !
b11001 ,
1%
#50
0%
#51
b11010 !
b11010 ,
1%
#52
0%
#53
b11011 !
b11011 ,
1%
#54
0%
#55
b11100 !
b11100 ,
1%
#56
0%
#57
b11101 !
b11101 ,
1%
#58
0%
#59
b11110 !
b11110 ,
1%
#60
0%
#61
b11111 !
b11111 ,
1%
#62
0%
#63
b100000 !
b100000 ,
1%
#64
0%
#65
b100001 !
b100001 ,
1%
#66
0%
#67
b100010 !
b100010 ,
1%
#68
0%
#69
b100011 !
b100011 ,
1%
#70
0%
#71
b100100 !
b100100 ,
1%
