<h1 align="center">
	Interstage Interface Panels
	<br>
</h1>

<h4 align="center">Interface Panels designed and developed by SpaceLab.</h4>

<p align="center">
    <a href="">
		<img src="https://img.shields.io/badge/status-development-green?style=for-the-badge">
	</a>
    <a href="">
		<img src="https://img.shields.io/badge/version-1.0-blue?style=for-the-badge">
	</a>
	<a href="">
		<img src="https://img.shields.io/badge/CAD%20tool-altium%20v19.2-9cf?style=for-the-badge">
	</a>
	<a href="">
		<img src="https://img.shields.io/badge/LICENSE-CERN%20OHL%202-red?style=for-the-badge">
	</a>
</p>

<p align="center">
  	<a href="#overview">Overview</a> •
  	<a href="#license">License</a> •
  	<a href="#notes">Notes</a>
</p>

<p align="center">
    <img src="https://github.com/spacelab-ufsc/interface-board/blob/documentation/doc/figures/iip_fullset.PNG">
</p>

## Overview

Interstage Interface Panels (IIP) are vertical mounted PCBs designed to give external access to the modules inside of a 2U or 3U CubeSat during final assembly, integration and testing. IIP is composed by 3 different boards, the complete set allows for the nanosatellite to be charged, programed and debugged.

## License

This project is licensed under CERN Open Hardware License (version 2). The documentation is licensed under Creative Commons Attribution-ShareAlike 4.0 International (CC BY-SA 4.0).

## Notes

More info about the SpaceLab: [GitHub](https://github.com/spacelab-ufsc/spacelab) and [Website](https://spacelab.ufsc.br/en/home/).
