{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1522082559525 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1522082559550 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 26 10:42:38 2018 " "Processing started: Mon Mar 26 10:42:38 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1522082559550 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522082559550 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Testbench_proyecto -c Testbench_proyecto " "Command: quartus_map --read_settings_files=on --write_settings_files=off Testbench_proyecto -c Testbench_proyecto" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522082559550 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1522082561163 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1522082561163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/wbstage.v 1 1 " "Found 1 design units, including 1 entities, in source file files/wbstage.v" { { "Info" "ISGN_ENTITY_NAME" "1 wbStage " "Found entity 1: wbStage" {  } { { "files/wbStage.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/wbStage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522082601813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522082601813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/regpc.v 1 1 " "Found 1 design units, including 1 entities, in source file files/regpc.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegPC " "Found entity 1: RegPC" {  } { { "files/RegPC.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/RegPC.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522082601816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522082601816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/proyecto1_procesadorvectorial.v 1 1 " "Found 1 design units, including 1 entities, in source file files/proyecto1_procesadorvectorial.v" { { "Info" "ISGN_ENTITY_NAME" "1 Proyecto1_ProcesadorVectorial " "Found entity 1: Proyecto1_ProcesadorVectorial" {  } { { "files/Proyecto1_ProcesadorVectorial.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/Proyecto1_ProcesadorVectorial.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522082601821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522082601821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/pcadder.v 1 1 " "Found 1 design units, including 1 entities, in source file files/pcadder.v" { { "Info" "ISGN_ENTITY_NAME" "1 pcAdder " "Found entity 1: pcAdder" {  } { { "files/pcAdder.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/pcAdder.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522082601824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522082601824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/muxoperb.v 1 1 " "Found 1 design units, including 1 entities, in source file files/muxoperb.v" { { "Info" "ISGN_ENTITY_NAME" "1 muxOperB " "Found entity 1: muxOperB" {  } { { "files/muxOperB.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/muxOperB.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522082601827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522082601827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/mux_sel_pc.v 1 1 " "Found 1 design units, including 1 entities, in source file files/mux_sel_pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_Sel_PC " "Found entity 1: Mux_Sel_PC" {  } { { "files/Mux_Sel_PC.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/Mux_Sel_PC.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522082601831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522082601831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/mux_sel_dat.v 1 1 " "Found 1 design units, including 1 entities, in source file files/mux_sel_dat.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_Sel_Dat " "Found entity 1: Mux_Sel_Dat" {  } { { "files/Mux_Sel_Dat.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/Mux_Sel_Dat.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522082601835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522082601835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/mux_pixel4.v 1 1 " "Found 1 design units, including 1 entities, in source file files/mux_pixel4.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_pixel4 " "Found entity 1: mux_pixel4" {  } { { "files/mux_pixel4.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/mux_pixel4.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522082601838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522082601838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/mux_pixel3.v 1 1 " "Found 1 design units, including 1 entities, in source file files/mux_pixel3.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_pixel3 " "Found entity 1: mux_pixel3" {  } { { "files/mux_pixel3.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/mux_pixel3.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522082601841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522082601841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/mux_pixel2.v 1 1 " "Found 1 design units, including 1 entities, in source file files/mux_pixel2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_pixel2 " "Found entity 1: mux_pixel2" {  } { { "files/mux_pixel2.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/mux_pixel2.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522082601844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522082601844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/mux_pixel1.v 1 1 " "Found 1 design units, including 1 entities, in source file files/mux_pixel1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_pixel1 " "Found entity 1: mux_pixel1" {  } { { "files/mux_pixel1.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/mux_pixel1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522082601847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522082601847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/mux_alu_concat.v 1 1 " "Found 1 design units, including 1 entities, in source file files/mux_alu_concat.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_alu_concat " "Found entity 1: mux_alu_concat" {  } { { "files/mux_alu_concat.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/mux_alu_concat.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522082601851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522082601851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/memwbreg.v 1 1 " "Found 1 design units, including 1 entities, in source file files/memwbreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEMWBreg " "Found entity 1: MEMWBreg" {  } { { "files/MEMWBreg.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/MEMWBreg.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522082601854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522082601854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/memstage.v 1 1 " "Found 1 design units, including 1 entities, in source file files/memstage.v" { { "Info" "ISGN_ENTITY_NAME" "1 memStage " "Found entity 1: memStage" {  } { { "files/memStage.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/memStage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522082601858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522082601858 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"(\";  expecting \";\" memInstruction_inst.v(1) " "Verilog HDL syntax error at memInstruction_inst.v(1) near text: \"(\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "files/memInstruction_inst.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/memInstruction_inst.v" 1 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1522082601869 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects memInstruction_inst.v(1) " "Verilog HDL error at memInstruction_inst.v(1): declaring global objects is a SystemVerilog feature" {  } { { "files/memInstruction_inst.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/memInstruction_inst.v" 1 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1522082601870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/meminstruction_inst.v 0 0 " "Found 0 design units, including 0 entities, in source file files/meminstruction_inst.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522082601870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/meminstruction_bb.v 1 1 " "Found 1 design units, including 1 entities, in source file files/meminstruction_bb.v" { { "Info" "ISGN_ENTITY_NAME" "1 memInstruction " "Found entity 1: memInstruction" {  } { { "files/memInstruction_bb.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/memInstruction_bb.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522082601905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522082601905 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "memInstruction memInstruction.v(40) " "Verilog HDL error at memInstruction.v(40): module \"memInstruction\" cannot be declared more than once" {  } { { "files/memInstruction.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/memInstruction.v" 40 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1522082601909 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "memInstruction memInstruction_bb.v(35) " "HDL info at memInstruction_bb.v(35): see declaration for object \"memInstruction\"" {  } { { "files/memInstruction_bb.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/memInstruction_bb.v" 35 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522082601909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/meminstruction.v 0 0 " "Found 0 design units, including 0 entities, in source file files/meminstruction.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522082601910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/meminst.v 1 1 " "Found 1 design units, including 1 entities, in source file files/meminst.v" { { "Info" "ISGN_ENTITY_NAME" "1 MemInst " "Found entity 1: MemInst" {  } { { "files/MemInst.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/MemInst.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522082601913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522082601913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/mem_bb.v 1 1 " "Found 1 design units, including 1 entities, in source file files/mem_bb.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem " "Found entity 1: mem" {  } { { "files/mem_bb.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/mem_bb.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522082601930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522082601930 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "mem mem.v(40) " "Verilog HDL error at mem.v(40): module \"mem\" cannot be declared more than once" {  } { { "files/mem.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/mem.v" 40 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1522082601934 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "mem mem_bb.v(35) " "HDL info at mem_bb.v(35): see declaration for object \"mem\"" {  } { { "files/mem_bb.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/mem_bb.v" 35 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522082601934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/mem.v 0 0 " "Found 0 design units, including 0 entities, in source file files/mem.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522082601935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/ifidreg.v 1 1 " "Found 1 design units, including 1 entities, in source file files/ifidreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 IFIDreg " "Found entity 1: IFIDreg" {  } { { "files/IFIDreg.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/IFIDreg.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522082601939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522082601939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/idexreg.v 1 1 " "Found 1 design units, including 1 entities, in source file files/idexreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 IDEXreg " "Found entity 1: IDEXreg" {  } { { "files/IDEXreg.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/IDEXreg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522082601943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522082601943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/fetchstage.v 1 1 " "Found 1 design units, including 1 entities, in source file files/fetchstage.v" { { "Info" "ISGN_ENTITY_NAME" "1 fetchStage " "Found entity 1: fetchStage" {  } { { "files/fetchStage.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/fetchStage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522082601946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522082601946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/exmemreg.v 1 1 " "Found 1 design units, including 1 entities, in source file files/exmemreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 EXMEMreg " "Found entity 1: EXMEMreg" {  } { { "files/EXMEMreg.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/EXMEMreg.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522082601950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522082601950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/exestage.v 1 1 " "Found 1 design units, including 1 entities, in source file files/exestage.v" { { "Info" "ISGN_ENTITY_NAME" "1 exeStage " "Found entity 1: exeStage" {  } { { "files/exeStage.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/exeStage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522082601955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522082601955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/decostage.v 1 1 " "Found 1 design units, including 1 entities, in source file files/decostage.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoStage " "Found entity 1: decoStage" {  } { { "files/decoStage.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/decoStage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522082601959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522082601959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/decodestage.v 1 1 " "Found 1 design units, including 1 entities, in source file files/decodestage.v" { { "Info" "ISGN_ENTITY_NAME" "1 decodeStage " "Found entity 1: decodeStage" {  } { { "files/decodeStage.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/decodeStage.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522082601974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522082601974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/concat_pixels.v 1 1 " "Found 1 design units, including 1 entities, in source file files/concat_pixels.v" { { "Info" "ISGN_ENTITY_NAME" "1 concat_pixels " "Found entity 1: concat_pixels" {  } { { "files/concat_pixels.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/concat_pixels.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522082601977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522082601977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/bancoregistros.v 1 1 " "Found 1 design units, including 1 entities, in source file files/bancoregistros.v" { { "Info" "ISGN_ENTITY_NAME" "1 BancoRegistros " "Found entity 1: BancoRegistros" {  } { { "files/BancoRegistros.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/BancoRegistros.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522082601981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522082601981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/alu_pixel4.v 1 1 " "Found 1 design units, including 1 entities, in source file files/alu_pixel4.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_pixel4 " "Found entity 1: alu_pixel4" {  } { { "files/alu_pixel4.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel4.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522082601985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522082601985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/alu_pixel3.v 1 1 " "Found 1 design units, including 1 entities, in source file files/alu_pixel3.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_pixel3 " "Found entity 1: alu_pixel3" {  } { { "files/alu_pixel3.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel3.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522082601989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522082601989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/alu_pixel2.v 1 1 " "Found 1 design units, including 1 entities, in source file files/alu_pixel2.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_pixel2 " "Found entity 1: alu_pixel2" {  } { { "files/alu_pixel2.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel2.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522082601993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522082601993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/alu_pixel1.v 1 1 " "Found 1 design units, including 1 entities, in source file files/alu_pixel1.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_pixel1 " "Found entity 1: alu_pixel1" {  } { { "files/alu_pixel1.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522082601996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522082601996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/alu_operands.v 1 1 " "Found 1 design units, including 1 entities, in source file files/alu_operands.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_operands " "Found entity 1: alu_operands" {  } { { "files/alu_operands.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/alu_operands.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522082602000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522082602000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/testbench_proyecto.v 1 1 " "Found 1 design units, including 1 entities, in source file files/testbench_proyecto.v" { { "Info" "ISGN_ENTITY_NAME" "1 Testbench_proyecto " "Found entity 1: Testbench_proyecto" {  } { { "files/Testbench_proyecto.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/Testbench_proyecto.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522082602004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522082602004 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "703 " "Peak virtual memory: 703 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1522082602302 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Mar 26 10:43:22 2018 " "Processing ended: Mon Mar 26 10:43:22 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1522082602302 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:44 " "Elapsed time: 00:00:44" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1522082602302 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:22 " "Total CPU time (on all processors): 00:01:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1522082602302 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1522082602302 ""}
