AArch64 Z6.3+dmb.sy+dmb.sy+addr
"DMB.SYdWW Wse DMB.SYdWW Rfe DpAddrdR Fre"
Cycle=Rfe DpAddrdR Fre DMB.SYdWW Wse DMB.SYdWW
Relax=
Safe=Rfe Fre Wse DMB.SYdWW DpAddrdR
Prefetch=0:x=F,0:y=W,1:y=F,1:z=W,2:z=F,2:x=T
Com=Ws Rf Fr
Orig=DMB.SYdWW Wse DMB.SYdWW Rfe DpAddrdR Fre
{
0:X1=x; 0:X3=y;
1:X1=y; 1:X3=z;
2:X1=z; 2:X4=x;
}
 P0          | P1          | P2                  ;
 MOV W0,#1   | MOV W0,#2   | LDR W0,[X1]         ;
 STR W0,[X1] | STR W0,[X1] | EOR W2,W0,W0        ;
 DMB SY      | DMB SY      | LDR W3,[X4,W2,SXTW] ;
 MOV W2,#1   | MOV W2,#1   |                     ;
 STR W2,[X3] | STR W2,[X3] |                     ;
exists
(y=2 /\ 2:X0=1 /\ 2:X3=0)
