
---------- Begin Simulation Statistics ----------
final_tick                               1030921959000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  73402                       # Simulator instruction rate (inst/s)
host_mem_usage                                 701480                       # Number of bytes of host memory used
host_op_rate                                    73643                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 15065.57                       # Real time elapsed on the host
host_tick_rate                               68428995                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1105842867                       # Number of instructions simulated
sim_ops                                    1109468248                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.030922                       # Number of seconds simulated
sim_ticks                                1030921959000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            85.225169                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              139337189                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           163493005                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         10995884                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        222821765                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          22049173                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       22186466                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          137293                       # Number of indirect misses.
system.cpu0.branchPred.lookups              286588703                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1862974                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1811481                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          7590371                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 260686803                       # Number of branches committed
system.cpu0.commit.bw_lim_events             35426323                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        5441436                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      104065837                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1050758573                       # Number of instructions committed
system.cpu0.commit.committedOps            1052572580                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1846235977                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.570118                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.392335                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1356713461     73.49%     73.49% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    291371704     15.78%     89.27% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     68570204      3.71%     92.98% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     62226774      3.37%     96.35% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     19786692      1.07%     97.42% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      3425279      0.19%     97.61% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      3312381      0.18%     97.79% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      5403159      0.29%     98.08% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     35426323      1.92%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1846235977                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        65                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            20857790                       # Number of function calls committed.
system.cpu0.commit.int_insts               1015949978                       # Number of committed integer instructions.
system.cpu0.commit.loads                    326221974                       # Number of loads committed
system.cpu0.commit.membars                    3625365                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      3625374      0.34%      0.34% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       583915286     55.48%     55.82% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        8030383      0.76%     56.58% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1811041      0.17%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             6      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            16      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            6      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      328033443     31.16%     87.92% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     127156988     12.08%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           12      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           23      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1052572580                       # Class of committed instruction
system.cpu0.commit.refs                     455190466                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1050758573                       # Number of Instructions Simulated
system.cpu0.committedOps                   1052572580                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.959174                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.959174                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            324669622                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              3413849                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           138217007                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1175520058                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               702874575                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                822166619                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               7603724                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             11947054                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              6597449                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  286588703                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                204546802                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1154583378                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              4382021                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          103                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1193516762                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  73                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           83                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               22018500                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.139214                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         698319102                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         161386362                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.579766                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1863911989                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.641303                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.883334                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1006620417     54.01%     54.01% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               640046102     34.34%     88.34% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               130679885      7.01%     95.36% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                65607378      3.52%     98.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                12017333      0.64%     99.52% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 6639353      0.36%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  378533      0.02%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1816610      0.10%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                  106378      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1863911989                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       56                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      34                       # number of floating regfile writes
system.cpu0.idleCycles                      194706515                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             7689212                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               273369429                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.557640                       # Inst execution rate
system.cpu0.iew.exec_refs                   514609115                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 143116576                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              278520396                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            370306949                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1816730                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          3409601                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           144592749                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1156625353                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            371492539                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          5485666                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1147967013                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1903879                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              3192091                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               7603724                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              7152402                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        87362                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        20942076                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        41248                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        13474                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      7323637                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     44084975                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     15624257                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         13474                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1152198                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       6537014                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                486347311                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1135416538                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.851398                       # average fanout of values written-back
system.cpu0.iew.wb_producers                414075131                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.551543                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1135554029                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1399816662                       # number of integer regfile reads
system.cpu0.int_regfile_writes              727057110                       # number of integer regfile writes
system.cpu0.ipc                              0.510419                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.510419                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          3626874      0.31%      0.31% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            623207062     54.03%     54.34% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             8035481      0.70%     55.04% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1811567      0.16%     55.20% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.20% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  6      0.00%     55.20% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 16      0.00%     55.20% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.20% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.20% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.20% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 6      0.00%     55.20% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.20% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.20% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           375053517     32.52%     87.71% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          141718107     12.29%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             19      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            23      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1153452680                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     75                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                147                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           68                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                77                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    2155648                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001869                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 391341     18.15%     18.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     18.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     18.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     18.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     18.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     18.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     18.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     18.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     18.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     18.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     18.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     18.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     18.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     18.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     18.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     18.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     18.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     18.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     18.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     18.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     18.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     18.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     18.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     18.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     18.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     18.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     18.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     18.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     18.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     18.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     18.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     18.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     18.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     18.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     18.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     18.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     18.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     18.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     18.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     18.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     18.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     18.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     18.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1571130     72.88%     91.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               193174      8.96%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1151981379                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        4173082108                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1135416470                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1260690460                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1151182998                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1153452680                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            5442355                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      104052769                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           109259                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           919                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     21089218                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1863911989                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.618834                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.818882                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1028255360     55.17%     55.17% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          581739879     31.21%     86.38% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          206168121     11.06%     97.44% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           36842714      1.98%     99.41% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            7161317      0.38%     99.80% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            2745122      0.15%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             638861      0.03%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             240547      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             120068      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1863911989                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.560304                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         16592431                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         3066976                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           370306949                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          144592749                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1524                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    30                       # number of misc regfile writes
system.cpu0.numCycles                      2058618504                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     3226184                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              298374174                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            670618628                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              11900346                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               711643185                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               7336421                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                25379                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1425295939                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1167545148                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          750807167                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                819038607                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               7313194                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               7603724                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             26950677                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                80188534                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               56                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1425295883                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        301622                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              4728                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 24911545                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          4727                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  2967428909                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2330972046                       # The number of ROB writes
system.cpu0.timesIdled                       21792418                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1480                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            95.050275                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                9475926                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             9969383                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1927327                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         18471616                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            317078                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         467706                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          150628                       # Number of indirect misses.
system.cpu1.branchPred.lookups               20147656                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         4709                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1811196                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1123511                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  12203830                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1269355                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        5434266                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       21759720                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            55084294                       # Number of instructions committed
system.cpu1.commit.committedOps              56895668                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    311716644                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.182524                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.843189                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    288357640     92.51%     92.51% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     11514339      3.69%     96.20% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      3708057      1.19%     97.39% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3713316      1.19%     98.58% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1014252      0.33%     98.91% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       332115      0.11%     99.01% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1700146      0.55%     99.56% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       107424      0.03%     99.59% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1269355      0.41%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    311716644                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              502696                       # Number of function calls committed.
system.cpu1.commit.int_insts                 52981406                       # Number of committed integer instructions.
system.cpu1.commit.loads                     16127091                       # Number of loads committed
system.cpu1.commit.membars                    3622519                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      3622519      6.37%      6.37% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        32016275     56.27%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             43      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              86      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       17938287     31.53%     94.17% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3318446      5.83%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         56895668                       # Class of committed instruction
system.cpu1.commit.refs                      21256745                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   55084294                       # Number of Instructions Simulated
system.cpu1.committedOps                     56895668                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.730622                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.730622                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            271009790                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               809603                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             8573070                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              86169503                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                10623583                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 27701230                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1123984                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1143205                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              4748289                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   20147656                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  9183962                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    302791704                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                88793                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           28                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      99575786                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                3855600                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.063826                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          10487342                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           9793004                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.315445                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         315206876                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.328537                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.840781                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               257691168     81.75%     81.75% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                30108363      9.55%     91.30% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                16475530      5.23%     96.53% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 6585162      2.09%     98.62% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1892727      0.60%     99.22% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1558434      0.49%     99.72% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  892337      0.28%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      89      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    3066      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           315206876                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         460381                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1186681                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                14697271                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.203412                       # Inst execution rate
system.cpu1.iew.exec_refs                    22430970                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   5216611                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              237355639                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             22370814                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2719769                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          2146432                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             7126687                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           78648887                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             17214359                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           813269                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             64210358                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1917667                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1208928                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1123984                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              4876768                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        14579                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          287479                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         8019                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          495                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         1673                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      6243723                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1997033                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           495                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       198594                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        988087                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 37380287                       # num instructions consuming a value
system.cpu1.iew.wb_count                     63810872                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.849907                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 31769770                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.202146                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      63825994                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                80206659                       # number of integer regfile reads
system.cpu1.int_regfile_writes               42381297                       # number of integer regfile writes
system.cpu1.ipc                              0.174501                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.174501                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          3622627      5.57%      5.57% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             38828433     59.71%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  46      0.00%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   86      0.00%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.29% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            19153728     29.46%     94.74% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            3418695      5.26%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              65023627                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1913368                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.029426                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 320784     16.77%     16.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     16.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     16.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     16.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     16.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     16.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     16.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     16.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     16.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     16.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     16.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     16.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     16.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     16.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     16.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     16.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     16.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     16.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     16.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     16.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     16.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     16.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     16.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     16.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     16.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     16.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     16.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     16.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     16.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     16.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     16.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     16.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     16.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     16.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     16.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     16.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     16.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     16.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     16.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     16.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     16.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     16.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     16.77% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1448220     75.69%     92.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               144361      7.54%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              63314353                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         447269398                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     63810860                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        100402485                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  70490693                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 65023627                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            8158194                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       21753218                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           101927                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       2723928                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     14498425                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    315206876                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.206289                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.668006                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          275231911     87.32%     87.32% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           26451164      8.39%     95.71% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            7156895      2.27%     97.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2954538      0.94%     98.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2453182      0.78%     99.70% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             389380      0.12%     99.82% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             395897      0.13%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             131223      0.04%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              42686      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      315206876                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.205988                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         16071125                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1933386                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            22370814                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            7126687                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    108                       # number of misc regfile reads
system.cpu1.numCycles                       315667257                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1746168720                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              254639283                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             38000327                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              10567834                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                13127893                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               1325066                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                16588                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            102158952                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              83007276                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           55903994                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 28365121                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               4730509                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1123984                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             17924375                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                17903667                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       102158940                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         26220                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               596                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 22990517                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           596                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   389102391                       # The number of ROB reads
system.cpu1.rob.rob_writes                  160805773                       # The number of ROB writes
system.cpu1.timesIdled                          14990                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          2215108                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                 7260                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             2438570                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               9556646                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      5401900                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      10741029                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       173439                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        58282                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     64253188                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      4483411                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    128488238                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        4541693                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1030921959000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            3003176                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2833617                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2505421                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              364                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            274                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2397975                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2397968                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       3003176                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           202                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     16142173                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               16142173                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    527024704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               527024704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              541                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5401991                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5401991    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             5401991                       # Request fanout histogram
system.membus.respLayer1.occupancy        28540226064                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.8                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         23627008184                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1030921959000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1030921959000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1030921959000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1030921959000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1030921959000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1030921959000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1030921959000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1030921959000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1030921959000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1030921959000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 14                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            7                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    230442214.285714                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   348294029.206988                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            7    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        42500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    921732500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              7                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1029308863500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1613095500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1030921959000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    176277095                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       176277095                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    176277095                       # number of overall hits
system.cpu0.icache.overall_hits::total      176277095                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     28269706                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      28269706                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     28269706                       # number of overall misses
system.cpu0.icache.overall_misses::total     28269706                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 394668492496                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 394668492496                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 394668492496                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 394668492496                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    204546801                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    204546801                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    204546801                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    204546801                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.138207                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.138207                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.138207                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.138207                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13960.827626                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13960.827626                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13960.827626                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13960.827626                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2882                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               49                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    58.816327                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     26452186                       # number of writebacks
system.cpu0.icache.writebacks::total         26452186                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1817486                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1817486                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1817486                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1817486                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     26452220                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     26452220                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     26452220                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     26452220                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 351205865998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 351205865998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 351205865998                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 351205865998                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.129321                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.129321                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.129321                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.129321                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 13276.990211                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 13276.990211                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 13276.990211                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 13276.990211                       # average overall mshr miss latency
system.cpu0.icache.replacements              26452186                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    176277095                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      176277095                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     28269706                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     28269706                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 394668492496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 394668492496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    204546801                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    204546801                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.138207                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.138207                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13960.827626                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13960.827626                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1817486                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1817486                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     26452220                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     26452220                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 351205865998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 351205865998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.129321                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.129321                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 13276.990211                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 13276.990211                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1030921959000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999941                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          202729047                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         26452186                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.663981                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999941                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        435545820                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       435545820                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1030921959000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    420132354                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       420132354                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    420132354                       # number of overall hits
system.cpu0.dcache.overall_hits::total      420132354                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     49912453                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      49912453                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     49912453                       # number of overall misses
system.cpu0.dcache.overall_misses::total     49912453                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1094657108326                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1094657108326                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1094657108326                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1094657108326                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    470044807                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    470044807                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    470044807                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    470044807                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.106187                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.106187                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.106187                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.106187                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 21931.542982                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 21931.542982                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 21931.542982                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 21931.542982                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      4085338                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       223107                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           104915                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2830                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    38.939503                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    78.836396                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     35972143                       # number of writebacks
system.cpu0.dcache.writebacks::total         35972143                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     14690432                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     14690432                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     14690432                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     14690432                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     35222021                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     35222021                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     35222021                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     35222021                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 606956685711                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 606956685711                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 606956685711                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 606956685711                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.074933                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.074933                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.074933                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.074933                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 17232.307190                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 17232.307190                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 17232.307190                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17232.307190                       # average overall mshr miss latency
system.cpu0.dcache.replacements              35972143                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    303797268                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      303797268                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     39093629                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     39093629                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 744164139000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 744164139000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    342890897                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    342890897                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.114012                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.114012                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 19035.432576                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 19035.432576                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      8552435                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      8552435                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     30541194                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     30541194                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 462555491000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 462555491000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.089070                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.089070                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 15145.298216                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 15145.298216                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    116335086                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     116335086                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     10818824                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     10818824                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 350492969326                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 350492969326                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    127153910                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    127153910                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.085084                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.085084                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 32396.586665                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 32396.586665                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      6137997                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      6137997                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      4680827                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      4680827                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 144401194711                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 144401194711                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.036812                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.036812                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 30849.504737                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 30849.504737                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1750                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1750                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1407                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1407                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     99922000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     99922000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3157                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3157                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.445676                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.445676                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 71017.768301                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 71017.768301                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1389                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1389                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           18                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           18                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       946500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       946500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.005702                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.005702                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 52583.333333                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 52583.333333                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2964                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2964                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          137                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          137                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       550500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       550500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3101                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3101                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.044179                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.044179                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4018.248175                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4018.248175                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          137                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          137                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       413500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       413500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.044179                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.044179                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3018.248175                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3018.248175                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1051811                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1051811                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       759670                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       759670                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  66625398000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  66625398000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1811481                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1811481                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.419364                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.419364                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 87703.078968                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 87703.078968                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       759670                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       759670                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  65865728000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  65865728000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.419364                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.419364                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 86703.078968                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 86703.078968                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1030921959000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.987586                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          457170110                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         35981398                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.705735                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.987586                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999612                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999612                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        979706522                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       979706522                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1030921959000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            26149461                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            33838311                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               16934                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              473449                       # number of demand (read+write) hits
system.l2.demand_hits::total                 60478155                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           26149461                       # number of overall hits
system.l2.overall_hits::.cpu0.data           33838311                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              16934                       # number of overall hits
system.l2.overall_hits::.cpu1.data             473449                       # number of overall hits
system.l2.overall_hits::total                60478155                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            302758                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           2132816                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              3196                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1316679                       # number of demand (read+write) misses
system.l2.demand_misses::total                3755449                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           302758                       # number of overall misses
system.l2.overall_misses::.cpu0.data          2132816                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             3196                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1316679                       # number of overall misses
system.l2.overall_misses::total               3755449                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  24706237500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 197923882490                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    296990000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 131421393997                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     354348503987                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  24706237500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 197923882490                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    296990000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 131421393997                       # number of overall miss cycles
system.l2.overall_miss_latency::total    354348503987                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        26452219                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        35971127                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           20130                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1790128                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             64233604                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       26452219                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       35971127                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          20130                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1790128                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            64233604                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.011445                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.059292                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.158768                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.735522                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.058465                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.011445                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.059292                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.158768                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.735522                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.058465                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81603.913026                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 92799.323753                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 92925.531915                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 99812.782005                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 94355.829086                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81603.913026                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 92799.323753                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 92925.531915                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 99812.782005                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 94355.829086                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs               3635                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                        50                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      72.700000                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                    883407                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             2833617                       # number of writebacks
system.l2.writebacks::total                   2833617                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             83                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          39101                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             74                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          18839                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               58097                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            83                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         39101                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            74                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         18839                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              58097                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       302675                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      2093715                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         3122                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1297840                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3697352                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       302675                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      2093715                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         3122                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1297840                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      1714489                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          5411841                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  21675338501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 174169928492                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    262103500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 116863077999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 312970448492                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  21675338501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 174169928492                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    262103500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 116863077999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 138936766855                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 451907215347                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.011442                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.058205                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.155092                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.724998                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.057561                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.011442                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.058205                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.155092                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.724998                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.084252                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71612.582807                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 83187.028078                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 83953.715567                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 90044.287431                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 84647.187634                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71612.582807                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 83187.028078                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 83953.715567                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 90044.287431                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 81036.837714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 83503.416924                       # average overall mshr miss latency
system.l2.replacements                        9851119                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      8761109                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          8761109                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      8761109                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      8761109                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     55303304                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         55303304                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     55303304                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     55303304                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      1714489                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        1714489                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 138936766855                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 138936766855                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 81036.837714                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 81036.837714                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data              14                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               9                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   23                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            83                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 83                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      1265500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1265500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           97                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data            9                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              106                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.855670                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.783019                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 15246.987952                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 15246.987952                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           83                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            83                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1672500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1672500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.855670                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.783019                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20150.602410                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20150.602410                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data             6                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  6                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu1.data           20                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               20                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu1.data           26                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             26                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.769231                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.769231                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           20                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           20                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       400000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       400000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.769231                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.769231                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        20000                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          4047277                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           185240                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               4232517                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1383058                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1053527                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2436585                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 130261355994                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 104544150998                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  234805506992                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      5430335                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1238767                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           6669102                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.254691                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.850464                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.365354                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 94183.581595                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 99232.531295                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 96366.638961                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        26084                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        13197                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            39281                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1356974                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1040330                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2397304                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 114558571994                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  92891443499                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 207450015493                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.249888                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.839811                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.359464                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 84422.083248                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 89290.363153                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 86534.713784                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      26149461                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         16934                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           26166395                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       302758                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         3196                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           305954                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  24706237500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    296990000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  25003227500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     26452219                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        20130                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       26472349                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.011445                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.158768                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.011557                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81603.913026                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 92925.531915                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81722.178824                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           83                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           74                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           157                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       302675                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         3122                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       305797                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  21675338501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    262103500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  21937442001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.011442                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.155092                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.011552                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71612.582807                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 83953.715567                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71738.578210                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     29791034                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       288209                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          30079243                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       749758                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       263152                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1012910                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  67662526496                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  26877242999                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  94539769495                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     30540792                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       551361                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      31092153                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.024549                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.477277                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.032578                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 90245.821313                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 102135.811238                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 93334.817007                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        13017                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         5642                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        18659                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       736741                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       257510                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       994251                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  59611356498                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  23971634500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  83582990998                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.024123                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.467044                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.031978                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 80912.228990                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 93090.111064                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 84066.288088                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          195                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            7                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               202                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          246                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           18                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             264                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      3661500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       111000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      3772500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          441                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           25                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           466                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.557823                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.720000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.566524                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 14884.146341                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  6166.666667                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 14289.772727                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           56                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            6                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           62                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          190                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           12                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          202                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      3653000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       230999                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      3883999                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.430839                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.480000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.433476                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19226.315789                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19249.916667                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19227.717822                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1030921959000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1030921959000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999885                       # Cycle average of tags in use
system.l2.tags.total_refs                   129943805                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   9851383                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     13.190412                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      27.509317                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        4.244898                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       13.781810                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.013132                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.114565                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    16.336163                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.429833                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.066327                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.215341                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000205                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.033040                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.255253                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1036240367                       # Number of tag accesses
system.l2.tags.data_accesses               1036240367                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1030921959000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst      19371136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     134027072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        199808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      83075712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    108999488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          345673216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     19371136                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       199808                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      19570944                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    181351488                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       181351488                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         302674                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        2094173                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           3122                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1298058                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      1703117                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             5401144                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      2833617                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2833617                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         18790109                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        130007001                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           193815                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         80583900                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    105730106                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             335304931                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     18790109                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       193815                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         18983924                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      175911946                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            175911946                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      175911946                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        18790109                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       130007001                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          193815                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        80583900                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    105730106                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            511216877                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2753750.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    302674.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1998039.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      3122.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1280390.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   1699952.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006550325750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       168215                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       168215                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            12025963                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2592282                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     5401144                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2833617                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5401144                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2833617                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 116967                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 79867                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            226910                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            231928                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            255009                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            555152                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            514461                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            503631                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            344495                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            348922                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            393645                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            338404                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           287352                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           251053                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           295372                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           232156                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           264207                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           241480                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            134492                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            136224                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            128345                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            119752                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            190240                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            213779                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            211358                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            227792                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            234108                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            222082                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           174354                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           156002                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           180469                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           139827                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           138697                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           146206                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.23                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.90                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 146389997385                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                26420885000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            245468316135                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     27703.46                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                46453.46                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  3294629                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1614968                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 62.35                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                58.65                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5401144                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2833617                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2383141                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1257083                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  531958                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  384562                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  298237                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  134235                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   83465                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   58599                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   43998                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   34021                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  25148                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  20170                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  13794                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   6866                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   3876                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   2557                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   1548                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                    794                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    111                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  17973                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  22186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  68270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 129903                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 162199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 172317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 176544                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 178828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 184000                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 185306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 187573                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 192422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 183434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 180731                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 177822                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 173902                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 172772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 173869                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   6066                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1079                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    671                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     53                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3128291                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    164.442052                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   107.892693                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   208.723436                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1955644     62.51%     62.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       575321     18.39%     80.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       253398      8.10%     89.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       124890      3.99%     93.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        55566      1.78%     94.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        31744      1.01%     95.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        20200      0.65%     96.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        14474      0.46%     96.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        97054      3.10%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3128291                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       168215                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      31.413084                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     25.033507                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    282.933766                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095       168210    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-8191            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::114688-118783            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        168215                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       168215                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.370282                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.345937                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.936742                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           141290     83.99%     83.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             4045      2.40%     86.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            14555      8.65%     95.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             5567      3.31%     98.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1852      1.10%     99.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              595      0.35%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              198      0.12%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               73      0.04%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               23      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               10      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        168215                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              338187328                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 7485888                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               176238528                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               345673216                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            181351488                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       328.04                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       170.95                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    335.30                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    175.91                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.90                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.56                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.34                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1030921869500                       # Total gap between requests
system.mem_ctrls.avgGap                     125191.47                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     19371136                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    127874496                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       199808                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     81944960                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    108796928                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    176238528                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 18790109.019299682230                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 124038968.113589271903                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 193814.864700151375                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 79487064.257984235883                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 105533621.677370816469                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 170952346.549056291580                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       302674                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      2094173                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         3122                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1298058                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      1703117                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2833617                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   9197036943                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  88073386533                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    131072554                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  62965897988                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher  85100922117                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 24614334666456                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30385.95                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     42056.40                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     41983.52                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     48507.77                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     49967.75                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8686542.56                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    61.08                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          10911133800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           5799374790                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         16448196660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         7264908900                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     81379565280.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     196956565380                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     230015872320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       548775617130                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        532.315383                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 595910772589                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  34424520000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 400586666411                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          11424978180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           6072489555                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         21280827120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         7109546040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     81379565280.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     326277732750                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     121113836640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       574658975565                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        557.422383                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 311544332754                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  34424520000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 684953106246                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                171                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           86                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    10147628156.976744                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   46895611738.365120                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           82     95.35%     95.35% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.16%     96.51% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.16%     97.67% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.16%     98.84% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::3e+11-3.5e+11            1      1.16%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        93500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 348719302000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             86                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   158225937500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 872696021500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1030921959000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      9159954                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         9159954                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      9159954                       # number of overall hits
system.cpu1.icache.overall_hits::total        9159954                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        24008                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         24008                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        24008                       # number of overall misses
system.cpu1.icache.overall_misses::total        24008                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    657433999                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    657433999                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    657433999                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    657433999                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      9183962                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      9183962                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      9183962                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      9183962                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.002614                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002614                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.002614                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002614                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 27383.955307                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 27383.955307                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 27383.955307                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 27383.955307                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          163                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          163                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        20098                       # number of writebacks
system.cpu1.icache.writebacks::total            20098                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         3878                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         3878                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         3878                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         3878                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        20130                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        20130                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        20130                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        20130                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    519258000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    519258000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    519258000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    519258000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.002192                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002192                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.002192                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002192                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 25795.230999                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 25795.230999                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 25795.230999                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 25795.230999                       # average overall mshr miss latency
system.cpu1.icache.replacements                 20098                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      9159954                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        9159954                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        24008                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        24008                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    657433999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    657433999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      9183962                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      9183962                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.002614                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002614                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 27383.955307                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 27383.955307                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         3878                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         3878                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        20130                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        20130                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    519258000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    519258000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.002192                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002192                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 25795.230999                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 25795.230999                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1030921959000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.193332                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            9109073                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            20098                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           453.232809                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        392367000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.193332                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.974792                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.974792                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         18388054                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        18388054                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1030921959000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     16240551                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16240551                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     16240551                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16240551                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      3947068                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       3947068                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      3947068                       # number of overall misses
system.cpu1.dcache.overall_misses::total      3947068                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 260494616181                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 260494616181                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 260494616181                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 260494616181                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     20187619                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     20187619                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     20187619                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     20187619                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.195519                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.195519                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.195519                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.195519                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 65996.992244                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 65996.992244                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 65996.992244                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 65996.992244                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs       729980                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       166663                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            15384                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           2119                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    47.450598                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    78.651723                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1789671                       # number of writebacks
system.cpu1.dcache.writebacks::total          1789671                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      2855215                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2855215                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      2855215                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2855215                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1091853                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1091853                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1091853                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1091853                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  78571076779                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  78571076779                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  78571076779                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  78571076779                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.054085                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.054085                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.054085                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.054085                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 71961.222600                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 71961.222600                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 71961.222600                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 71961.222600                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1789671                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     14573688                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       14573688                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2295916                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2295916                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 142580612000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 142580612000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     16869604                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     16869604                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.136098                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.136098                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 62101.841705                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 62101.841705                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1744068                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1744068                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       551848                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       551848                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  31247296000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  31247296000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.032713                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.032713                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 56623.012134                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 56623.012134                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1666863                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1666863                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1651152                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1651152                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 117914004181                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 117914004181                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      3318015                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3318015                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.497632                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.497632                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 71413.173458                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 71413.173458                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1111147                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1111147                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       540005                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       540005                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  47323780779                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  47323780779                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.162749                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.162749                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 87635.819629                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 87635.819629                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          280                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          280                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          172                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          172                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      4801500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      4801500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          452                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          452                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.380531                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.380531                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 27915.697674                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 27915.697674                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          172                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          172                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          300                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          300                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          143                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          143                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1205000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1205000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          443                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          443                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.322799                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.322799                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  8426.573427                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8426.573427                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          143                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          143                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1062000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1062000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.322799                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.322799                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  7426.573427                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7426.573427                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1103303                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1103303                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       707893                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       707893                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  62463303000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  62463303000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1811196                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1811196                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.390843                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.390843                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 88238.339693                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 88238.339693                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       707893                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       707893                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  61755410000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  61755410000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.390843                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.390843                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 87238.339693                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 87238.339693                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1030921959000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.759661                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           19142884                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1799611                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            10.637234                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        392378500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.759661                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.929989                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.929989                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         45799059                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        45799059                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1030921959000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          57565390                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     11594726                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     55472984                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         7017502                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          2906067                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             386                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           280                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            666                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          6687561                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         6687561                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      26472349                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     31093042                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          466                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          466                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     79356623                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    107925649                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        60358                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      5379748                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             192722378                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3385881856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   4604368960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2574592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    229107136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             8221932544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        12777068                       # Total snoops (count)
system.tol2bus.snoopTraffic                 182589760                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         77011303                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.062230                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.244686                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               72277172     93.85%     93.85% # Request fanout histogram
system.tol2bus.snoop_fanout::1                4675849      6.07%     99.92% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  58282      0.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           77011303                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       128478237948                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       53975093623                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       39699597872                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.9                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2700738133                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          30254381                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               4441324241500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  57507                       # Simulator instruction rate (inst/s)
host_mem_usage                                 703336                       # Number of bytes of host memory used
host_op_rate                                    57569                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 64316.04                       # Real time elapsed on the host
host_tick_rate                               53025687                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  3698594135                       # Number of instructions simulated
sim_ops                                    3702621812                       # Number of ops (including micro ops) simulated
sim_seconds                                  3.410402                       # Number of seconds simulated
sim_ticks                                3410402282500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            96.490933                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              213478272                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           221241794                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         12909247                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        248015435                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits            328273                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups         338104                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses            9831                       # Number of indirect misses.
system.cpu0.branchPred.lookups              249025325                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         8154                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        201875                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         12894035                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 172214078                       # Number of branches committed
system.cpu0.commit.bw_lim_events             38686388                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         611997                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      228124143                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1297337484                       # Number of instructions committed
system.cpu0.commit.committedOps            1297539177                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   6767913940                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.191719                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.040823                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   6434967057     95.08%     95.08% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    131912686      1.95%     97.03% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     24401394      0.36%     97.39% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      8996262      0.13%     97.52% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      8268419      0.12%     97.65% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      7969253      0.12%     97.76% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6     81563495      1.21%     98.97% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7     31148986      0.46%     99.43% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     38686388      0.57%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   6767913940                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                 426920533                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls              684432                       # Number of function calls committed.
system.cpu0.commit.int_insts               1077665480                       # Number of committed integer instructions.
system.cpu0.commit.loads                    354379544                       # Number of loads committed
system.cpu0.commit.membars                     399968                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       400979      0.03%      0.03% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       672087164     51.80%     51.83% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          12667      0.00%     51.83% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1996      0.00%     51.83% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd     169710407     13.08%     64.91% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           994      0.00%     64.91% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt      37288439      2.87%     67.78% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult     12454080      0.96%     68.74% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     68.74% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv      12377649      0.95%     69.70% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc     12454467      0.96%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      197399180     15.21%     85.87% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite        716658      0.06%     85.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead    157182239     12.11%     98.04% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite     25452258      1.96%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1297539177                       # Class of committed instruction
system.cpu0.commit.refs                     380750335                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1297337484                       # Number of Instructions Simulated
system.cpu0.committedOps                   1297539177                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              5.257089                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        5.257089                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles           6298822266                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                15231                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           183962156                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1641788426                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                91924000                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                292614966                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              13808893                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                24117                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles            107753699                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  249025325                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 48278451                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   6737735616                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               404508                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           68                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1889856063                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                   6                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles               27648210                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.036513                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          53364029                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         213806545                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.277096                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        6804923824                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.277762                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.807834                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              5630332796     82.74%     82.74% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               890059544     13.08%     95.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                41699234      0.61%     96.43% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               177574075      2.61%     99.04% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 9773248      0.14%     99.18% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  699204      0.01%     99.19% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                42130175      0.62%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                12642477      0.19%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   13071      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          6804923824                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                458197423                       # number of floating regfile reads
system.cpu0.fp_regfile_writes               410455528                       # number of floating regfile writes
system.cpu0.idleCycles                       15294662                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            13595498                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               188855201                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.360279                       # Inst execution rate
system.cpu0.iew.exec_refs                  1480468949                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  26824810                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles             2842764507                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            415664890                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            288323                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts         11021429                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            31067041                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1522519209                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts           1453644139                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         11642277                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           2457181915                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents              21637782                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents           2014902545                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              13808893                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles           2061029797                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked    106410531                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          396407                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          166                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation      1049741                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           18                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     61285346                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      4696250                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents       1049741                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      4046523                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       9548975                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers               1173927899                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1370667565                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.827125                       # average fanout of values written-back
system.cpu0.iew.wb_producers                970985140                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.200971                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1372794743                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              2569874191                       # number of integer regfile reads
system.cpu0.int_regfile_writes              747087108                       # number of integer regfile writes
system.cpu0.ipc                              0.190219                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.190219                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           403780      0.02%      0.02% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            732491355     29.67%     29.69% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               13453      0.00%     29.69% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1996      0.00%     29.69% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd          171616415      6.95%     36.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                997      0.00%     36.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt           41351030      1.67%     38.31% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult          12974335      0.53%     38.84% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     38.84% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv           12377649      0.50%     39.34% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc          12820705      0.52%     39.86% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     39.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     39.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     39.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     39.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     39.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     39.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     39.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     39.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     39.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     39.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     39.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     39.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     39.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     39.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     39.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     39.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     39.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     39.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     39.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     39.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     39.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     39.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     39.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     39.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     39.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     39.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     39.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     39.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     39.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     39.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     39.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     39.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     39.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     39.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     39.86% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     39.86% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           887785282     35.96%     75.82% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite             724684      0.03%     75.85% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead      570332539     23.10%     98.95% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite      25929971      1.05%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            2468824191                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses              980405894                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads         1828599859                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses    436162276                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes         586729235                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                  345098216                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.139782                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu               10500642      3.04%      3.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     2      0.00%      3.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      3.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                 6977      0.00%      3.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      3.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                37156      0.01%      3.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult               63844      0.02%      3.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      3.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv             62570515     18.13%     21.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc               42408      0.01%     21.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     21.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     21.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     21.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     21.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     21.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     21.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     21.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     21.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     21.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     21.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     21.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     21.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     21.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     21.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     21.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     21.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     21.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     21.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     21.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     21.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     21.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     21.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     21.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     21.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     21.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     21.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     21.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     21.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     21.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     21.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     21.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     21.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     21.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead             201585314     58.41%     79.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                10005      0.00%     79.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead         70281353     20.37%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1833112733                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads       10266099313                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    934505289                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1161818708                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1521680106                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               2468824191                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             839103                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      224980035                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          7028749                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        227106                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    212756297                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   6804923824                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.362800                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.128794                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         5926847574     87.10%     87.10% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          298582732      4.39%     91.48% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          145312449      2.14%     93.62% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           90504842      1.33%     94.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4          194118661      2.85%     97.80% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5          104221494      1.53%     99.33% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6           20781153      0.31%     99.64% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7           10606349      0.16%     99.80% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8           13948570      0.20%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     6804923824                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.361986                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         16864791                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores        10888777                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           415664890                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           31067041                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads              459903121                       # number of misc regfile reads
system.cpu0.misc_regfile_writes             244286036                       # number of misc regfile writes
system.cpu0.numCycles                      6820218486                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                      586186                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles             5145984736                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps           1099203723                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents             300659884                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               139144059                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents            1006620693                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents              7488527                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           2243639067                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1576278350                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         1338819162                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                328230120                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               2826144                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              13808893                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles           1177296115                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               239615444                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups        572398265                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1671240802                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        459901                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts             10801                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                688448445                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts         10799                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  8254825300                       # The number of ROB reads
system.cpu0.rob.rob_writes                 3088377710                       # The number of ROB writes
system.cpu0.timesIdled                         157575                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2801                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            94.312381                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits              213180314                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups           226036404                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect         12752770                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted        247122860                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            296058                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         300051                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            3993                       # Number of indirect misses.
system.cpu1.branchPred.lookups              248043311                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         3446                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        197992                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts         12747111                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                 171925531                       # Number of branches committed
system.cpu1.commit.bw_lim_events             38287662                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         604626                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      225424909                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts          1295413784                       # Number of instructions committed
system.cpu1.commit.committedOps            1295614387                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples   6764236333                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.191539                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.040957                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0   6432804861     95.10%     95.10% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1    130842206      1.93%     97.03% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     24080186      0.36%     97.39% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      8856008      0.13%     97.52% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      8236939      0.12%     97.64% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      7910312      0.12%     97.76% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6     81283940      1.20%     98.96% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7     31934219      0.47%     99.43% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     38287662      0.57%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total   6764236333                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                 426170594                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              617497                       # Number of function calls committed.
system.cpu1.commit.int_insts               1076359605                       # Number of committed integer instructions.
system.cpu1.commit.loads                    354071200                       # Number of loads committed
system.cpu1.commit.membars                     397112                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       397112      0.03%      0.03% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       671658380     51.84%     51.87% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            972      0.00%     51.87% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             672      0.00%     51.87% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd     169567369     13.09%     64.96% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     64.96% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt      36980800      2.85%     67.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult     12301120      0.95%     68.76% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     68.76% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv      12377600      0.96%     69.72% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc     12301120      0.95%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead      196925167     15.20%     85.87% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        461490      0.04%     85.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead    157344025     12.14%     98.05% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite     25298560      1.95%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total       1295614387                       # Class of committed instruction
system.cpu1.commit.refs                     380029242                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                 1295413784                       # Number of Instructions Simulated
system.cpu1.committedOps                   1295614387                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.251961                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.251961                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles           6299848511                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 5671                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved           183795174                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts            1636050641                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                88463779                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                291285816                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles              13642212                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                11587                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles            107560321                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                  248043311                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 47387971                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                   6737410132                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               369668                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                    1882464281                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles               27295742                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.036458                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          49742636                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches         213476372                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.276692                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples        6800800639                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.276844                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.805076                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0              5628771705     82.77%     82.77% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               888574617     13.07%     95.83% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                41494554      0.61%     96.44% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3               177681051      2.61%     99.05% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 9632944      0.14%     99.20% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  684770      0.01%     99.21% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                41532244      0.61%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                12425400      0.18%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    3354      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total          6800800639                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                456761568                       # number of floating regfile reads
system.cpu1.fp_regfile_writes               409635937                       # number of floating regfile writes
system.cpu1.idleCycles                        2661540                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts            13443748                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches               188371597                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.360237                       # Inst execution rate
system.cpu1.iew.exec_refs                  1476214036                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  26390034                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles             2851840457                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            414652917                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            284266                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts         10885678                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            30569324                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts         1517896172                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts           1449824002                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts         11486598                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts           2450856147                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents              21800182                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents           2008643867                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles              13642212                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles           2054944436                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked    106159139                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          385637                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation      1028514                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     60581717                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      4611282                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents       1028514                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      3994883                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       9448865                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers               1171510917                       # num instructions consuming a value
system.cpu1.iew.wb_count                   1367608750                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.827930                       # average fanout of values written-back
system.cpu1.iew.wb_producers                969929338                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.201017                       # insts written-back per cycle
system.cpu1.iew.wb_sent                    1369683456                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads              2563915300                       # number of integer regfile reads
system.cpu1.int_regfile_writes              745677110                       # number of integer regfile writes
system.cpu1.ipc                              0.190405                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.190405                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           399260      0.02%      0.02% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            731282069     29.70%     29.71% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 978      0.00%     29.71% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  672      0.00%     29.71% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd          171417254      6.96%     36.68% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     36.68% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt           40953515      1.66%     38.34% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult          12801951      0.52%     38.86% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     38.86% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv           12377600      0.50%     39.36% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc          12648661      0.51%     39.88% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     39.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     39.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     39.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     39.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     39.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     39.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     39.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     39.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     39.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     39.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     39.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     39.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     39.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     39.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     39.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     39.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     39.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     39.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     39.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     39.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     39.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     39.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     39.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     39.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     39.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     39.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     39.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     39.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     39.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     39.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     39.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     39.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     39.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     39.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     39.88% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     39.88% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           884730177     35.93%     75.81% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             467265      0.02%     75.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead      569509633     23.13%     98.95% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite      25753710      1.05%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total            2462342745                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses              978352992                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads         1824610052                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses    435168877                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes         583854016                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                  344356234                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.139849                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu               10536918      3.06%      3.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      3.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      3.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                 6293      0.00%      3.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      3.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                39139      0.01%      3.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult               59589      0.02%      3.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%      3.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv             62596745     18.18%     21.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc               42354      0.01%     21.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     21.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     21.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     21.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     21.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     21.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     21.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     21.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     21.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     21.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     21.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     21.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     21.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     21.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     21.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     21.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     21.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     21.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     21.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     21.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     21.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     21.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     21.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     21.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     21.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     21.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     21.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     21.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     21.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     21.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     21.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     21.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     21.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     21.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead             200928132     58.35%     79.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  516      0.00%     79.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead         70146548     20.37%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses            1827946727                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads       10252221484                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    932439873                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes       1157351528                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                1517063787                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued               2462342745                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             832385                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      222281785                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued          6989173                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        227759                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined    210535585                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples   6800800639                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.362067                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.127819                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0         5924989258     87.12%     87.12% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1          297785377      4.38%     91.50% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2          144972383      2.13%     93.63% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           90530842      1.33%     94.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4          193464036      2.84%     97.81% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5          103756733      1.53%     99.33% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6           20702340      0.30%     99.64% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7           10631133      0.16%     99.79% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8           13968537      0.21%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total     6800800639                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.361925                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         16641984                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores        10727903                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           414652917                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           30569324                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads              458598109                       # number of misc regfile reads
system.cpu1.misc_regfile_writes             243528009                       # number of misc regfile writes
system.cpu1.numCycles                      6803462179                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    17214078                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles             5147374203                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps           1097944996                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents             300456714                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles               135520983                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents            1006410514                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents              7553930                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups           2236293509                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts            1571067873                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands         1334783035                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                326937283                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               2871182                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles              13642212                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles           1176927273                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps               236838039                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups        569570844                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups      1666722665                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles        398685                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             11096                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                687386836                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         11085                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  8246938723                       # The number of ROB reads
system.cpu1.rob.rob_writes                 3078682744                       # The number of ROB writes
system.cpu1.timesIdled                          32683                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued        200151076                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              2072693                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified           210133225                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage             674851175                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests    387751583                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     769677210                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests     10297298                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      5190592                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    252658665                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops    213310606                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    505186946                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops      218501198                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 3410402282500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp          386030500                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5098984                       # Transaction distribution
system.membus.trans_dist::CleanEvict        376826913                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           248466                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           4643                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1467703                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1463941                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq     386030501                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port   1157171651                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total             1157171651                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port  25125979200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total             25125979200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           225832                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples         387751313                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0               387751313    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total           387751313                       # Request fanout histogram
system.membus.respLayer1.occupancy       1992071082445                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             58.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        896426385653                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              26.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   3410402282500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 3410402282500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 3410402282500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 3410402282500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3410402282500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   3410402282500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 3410402282500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 3410402282500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 3410402282500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3410402282500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions               1144                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          572                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    512900.349650                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   351614.569222                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          572    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        15000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value      1610000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            572                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   3410108903500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    293379000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 3410402282500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     48118712                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        48118712                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     48118712                       # number of overall hits
system.cpu0.icache.overall_hits::total       48118712                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       159739                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        159739                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       159739                       # number of overall misses
system.cpu0.icache.overall_misses::total       159739                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst  11335304997                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  11335304997                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst  11335304997                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  11335304997                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     48278451                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     48278451                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     48278451                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     48278451                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.003309                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.003309                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.003309                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.003309                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 70961.412035                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 70961.412035                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 70961.412035                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 70961.412035                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3289                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               77                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    42.714286                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       147213                       # number of writebacks
system.cpu0.icache.writebacks::total           147213                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        12526                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        12526                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        12526                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        12526                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       147213                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       147213                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       147213                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       147213                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst  10423670498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  10423670498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst  10423670498                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  10423670498                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.003049                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.003049                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.003049                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.003049                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 70806.725615                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 70806.725615                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 70806.725615                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 70806.725615                       # average overall mshr miss latency
system.cpu0.icache.replacements                147213                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     48118712                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       48118712                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       159739                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       159739                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst  11335304997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  11335304997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     48278451                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     48278451                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.003309                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.003309                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 70961.412035                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 70961.412035                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        12526                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        12526                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       147213                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       147213                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst  10423670498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  10423670498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.003049                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.003049                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 70806.725615                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 70806.725615                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 3410402282500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           48266191                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           147245                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           327.795110                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         96704115                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        96704115                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 3410402282500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    190258265                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       190258265                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    190258265                       # number of overall hits
system.cpu0.dcache.overall_hits::total      190258265                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data    214283523                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total     214283523                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data    214283523                       # number of overall misses
system.cpu0.dcache.overall_misses::total    214283523                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 17644550625711                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 17644550625711                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 17644550625711                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 17644550625711                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    404541788                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    404541788                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    404541788                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    404541788                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.529694                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.529694                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.529694                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.529694                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 82342.078283                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 82342.078283                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 82342.078283                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 82342.078283                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs   5318935524                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       597074                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs        107603366                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          10361                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    49.430940                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    57.627063                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks    126051039                       # number of writebacks
system.cpu0.dcache.writebacks::total        126051039                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     88066160                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     88066160                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     88066160                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     88066160                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data    126217363                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total    126217363                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data    126217363                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total    126217363                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 12217534823761                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 12217534823761                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 12217534823761                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 12217534823761                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.312001                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.312001                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.312001                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.312001                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 96797.576287                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 96797.576287                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 96797.576287                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 96797.576287                       # average overall mshr miss latency
system.cpu0.dcache.replacements             126050986                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    171045474                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      171045474                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data    207333740                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total    207333740                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 17319021604500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 17319021604500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    378379214                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    378379214                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.547952                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.547952                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 83532.094702                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 83532.094702                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     82701903                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     82701903                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data    124631837                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total    124631837                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 12148912213500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 12148912213500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.329383                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.329383                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 97478.401233                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 97478.401233                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     19212791                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      19212791                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      6949783                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      6949783                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 325529021211                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 325529021211                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     26162574                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     26162574                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.265638                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.265638                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 46840.170580                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 46840.170580                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      5364257                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      5364257                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      1585526                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1585526                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  68622610261                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  68622610261                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.060603                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.060603                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 43280.659075                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 43280.659075                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         5354                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         5354                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1727                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1727                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     64422000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     64422000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         7081                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         7081                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.243892                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.243892                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 37302.837290                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 37302.837290                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1534                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1534                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          193                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          193                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       870000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       870000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.027256                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.027256                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data  4507.772021                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total  4507.772021                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         4076                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         4076                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         2235                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         2235                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      9781500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      9781500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         6311                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         6311                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.354144                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.354144                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4376.510067                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4376.510067                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         2228                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         2228                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      7556500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      7556500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.353034                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.353034                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3391.606822                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3391.606822                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        28000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        28000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        25000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        25000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         5113                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           5113                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       196762                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       196762                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data   7550994000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total   7550994000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       201875                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       201875                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.974672                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.974672                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 38376.282006                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 38376.282006                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       196762                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       196762                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data   7354232000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total   7354232000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.974672                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.974672                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 37376.282006                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 37376.282006                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3410402282500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.977913                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          316765784                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs        126289628                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             2.508249                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.977913                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999310                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999310                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        935803706                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       935803706                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 3410402282500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               22649                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            13654270                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               12377                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data            13823567                       # number of demand (read+write) hits
system.l2.demand_hits::total                 27512863                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              22649                       # number of overall hits
system.l2.overall_hits::.cpu0.data           13654270                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              12377                       # number of overall hits
system.l2.overall_hits::.cpu1.data           13823567                       # number of overall hits
system.l2.overall_hits::total                27512863                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            124565                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data         112400273                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             23033                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data         112059641                       # number of demand (read+write) misses
system.l2.demand_misses::total              224607512                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           124565                       # number of overall misses
system.l2.overall_misses::.cpu0.data        112400273                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            23033                       # number of overall misses
system.l2.overall_misses::.cpu1.data        112059641                       # number of overall misses
system.l2.overall_misses::total             224607512                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   9936336998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 11816924755450                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1933494999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 11778850369792                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     23607644957239                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   9936336998                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 11816924755450                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1933494999                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 11778850369792                       # number of overall miss cycles
system.l2.overall_miss_latency::total    23607644957239                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          147214                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data       126054543                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           35410                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data       125883208                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            252120375                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         147214                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data      126054543                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          35410                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data      125883208                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           252120375                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.846149                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.891680                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.650466                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.890187                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.890874                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.846149                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.891680                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.650466                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.890187                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.890874                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 79768.289632                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 105132.527173                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 83944.557765                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 105112.333617                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 105106.212820                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 79768.289632                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 105132.527173                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 83944.557765                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 105112.333617                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 105106.212820                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs           17982886                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                    677387                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      26.547433                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                 158605448                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             5098984                       # number of writebacks
system.l2.writebacks::total                   5098984                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            605                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data        4511462                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            603                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data        4531874                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total             9044544                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           605                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data       4511462                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           603                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data       4531874                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total            9044544                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       123960                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data    107888811                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        22430                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data    107527767                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total         215562968                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       123960                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data    107888811                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        22430                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data    107527767                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher    175708277                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total        391271245                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   8656315005                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 10473176518268                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1685427503                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 10437841124162                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 20921359384938                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   8656315005                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 10473176518268                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1685427503                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 10437841124162                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 15213017435137                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 36134376820075                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.842039                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.855890                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.633437                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.854187                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.855000                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.842039                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.855890                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.633437                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.854187                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.551922                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 69831.518272                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 97073.796821                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 75141.663085                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 97071.123258                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 97054.515342                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 69831.518272                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 97073.796821                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 75141.663085                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 97071.123258                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 86581.108727                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 92351.219983                       # average overall mshr miss latency
system.l2.replacements                      596586677                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      6706699                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          6706699                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      6706699                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      6706699                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks    235501888                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total        235501888                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks    235501888                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total    235501888                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher    175708277                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total      175708277                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 15213017435137                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 15213017435137                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 86581.108727                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 86581.108727                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data           30460                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data           27794                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                58254                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data         15309                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data         14423                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              29732                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data    119254500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data    127359000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total    246613500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data        45769                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data        42217                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            87986                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.334484                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.341640                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.337917                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  7789.829512                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  8830.271095                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  8294.547962                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data          152                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data          188                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total             340                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data        15157                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data        14235                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         29392                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data    308635889                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data    290066879                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    598702768                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.331163                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.337186                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.334053                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20362.597414                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20377.019951                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20369.582471                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            68                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           125                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                193                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            6                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          194                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              200                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data           74                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          319                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            393                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.081081                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.608150                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.508906                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            6                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          194                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          200                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       119000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      3923500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      4042500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.081081                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.608150                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.508906                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 19833.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20224.226804                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20212.500000                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           797743                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           789412                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1587155                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         766058                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         757702                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1523760                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  61233353974                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  60339490496                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  121572844470                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      1563801                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1547114                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           3110915                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.489869                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.489752                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.489811                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 79933.052033                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 79634.857102                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79784.772189                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        29315                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        29461                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            58776                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       736743                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       728241                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1464984                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  52380680474                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  51555184497                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 103935864971                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.471123                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.470709                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.470917                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 71097.628989                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 70794.125155                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70946.757760                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         22649                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         12377                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              35026                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       124565                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        23033                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           147598                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   9936336998                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1933494999                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  11869831997                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       147214                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        35410                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         182624                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.846149                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.650466                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.808207                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 79768.289632                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 83944.557765                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80420.005671                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          605                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          603                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1208                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       123960                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        22430                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       146390                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   8656315005                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1685427503                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  10341742508                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.842039                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.633437                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.801592                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 69831.518272                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 75141.663085                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70645.143166                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     12856527                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data     13034155                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          25890682                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data    111634215                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data    111301939                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total       222936154                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 11755691401476                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 11718510879296                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 23474202280772                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data    124490742                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data    124336094                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total     248826836                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.896727                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.895170                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.895949                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 105305.451393                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 105285.774755                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 105295.627737                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data      4482147                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data      4502413                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total      8984560                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data    107152068                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data    106799526                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total    213951594                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 10420795837794                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 10386285939665                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 20807081777459                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.860723                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.858958                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.859841                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 97252.400558                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 97250.299965                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 97251.351993                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 3410402282500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 3410402282500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                   657283621                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                 596586741                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.101740                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      22.582822                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.073632                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       11.435372                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.009326                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data       11.371430                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    18.527418                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.352857                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.001151                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.178678                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000146                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.177679                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.289491                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                4551974829                       # Number of tag accesses
system.l2.tags.data_accesses               4551974829                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 3410402282500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       7933440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data    6906485952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       1435520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data    6883376640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher  11000412672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total        24799644224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      7933440                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      1435520                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       9368960                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    326334976                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       326334976                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         123960                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data      107913843                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          22430                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data      107552760                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher    171881448                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total           387494441                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5098984                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5098984                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          2326248                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       2025123543                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           420924                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data       2018347418                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   3225546947                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            7271765079                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      2326248                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       420924                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2747172                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       95688118                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             95688118                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       95688118                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         2326248                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      2025123543                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          420924                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data      2018347418                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   3225546947                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           7367453197                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3385495.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    123961.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples 107025799.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     22430.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples 106657105.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples 169347070.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003017924750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       210018                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       210018                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState           562580358                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3193177                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                   387494442                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5098984                       # Number of write requests accepted
system.mem_ctrls.readBursts                 387494442                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5098984                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                4318077                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts               1713489                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0          15121282                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1          12213625                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2          12002667                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3          10176413                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4          10616075                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           9365776                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           8794095                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7          36374371                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8          48891278                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9          52507359                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10         33853848                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11         38420639                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12         33811431                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13         24021936                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14         19851125                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15         17154445                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            168190                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            168471                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            168455                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            235259                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            245844                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            254649                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            211613                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            210298                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            284094                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            231263                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           283110                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           211891                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           208161                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           168050                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           168085                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           168056                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       8.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.79                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 14508496553773                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               1915881825000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            21693053397523                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     37863.76                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                56613.76                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                319184067                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 3082693                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 83.30                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.06                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6             387494442                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5098984                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 9874536                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                20640672                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                31376372                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                37957889                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                39756535                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                39417060                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                37305938                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                33783807                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                29288511                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                25096251                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10               23420442                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11               23393642                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12               12675153                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                7720128                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                5319617                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                3451633                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                1983753                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 657221                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  49174                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   8031                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   4502                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   7014                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 128904                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 176176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 200755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 213725                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 219821                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 222593                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 223770                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 224761                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 225530                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 230344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 220041                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 217740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 216585                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 214660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 213575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 213326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   7694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    905                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     64295107                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    384.787627                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   224.118234                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   366.337645                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127     21559527     33.53%     33.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255     11043813     17.18%     50.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      7133196     11.09%     61.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511      4441054      6.91%     68.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639      2991221      4.65%     73.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767      2297574      3.57%     76.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895      1832308      2.85%     79.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023      1497802      2.33%     82.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151     11498612     17.88%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     64295107                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       210018                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1824.492743                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    295.248988                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   4388.904132                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047       171321     81.57%     81.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095        13430      6.39%     87.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143         6058      2.88%     90.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-8191         4305      2.05%     92.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-10239         3084      1.47%     94.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-12287         3000      1.43%     95.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-14335         2486      1.18%     96.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14336-16383         1770      0.84%     97.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-18431         1108      0.53%     98.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18432-20479          708      0.34%     98.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20480-22527          717      0.34%     99.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::22528-24575          556      0.26%     99.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-26623          295      0.14%     99.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::26624-28671          286      0.14%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28672-30719          177      0.08%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::30720-32767          222      0.11%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-34815          120      0.06%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::34816-36863          146      0.07%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36864-38911          123      0.06%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::38912-40959           90      0.04%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40960-43007           14      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::43008-45055            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        210018                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       210018                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.119994                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.110134                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.604565                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           199435     94.96%     94.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             3029      1.44%     96.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3731      1.78%     98.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2037      0.97%     99.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              926      0.44%     99.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              485      0.23%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              221      0.11%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              111      0.05%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               28      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                9      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        210018                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM            24523287360                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ               276356928                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               216671296                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys             24799644288                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            326334976                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      7190.73                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        63.53                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   7271.77                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     95.69                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        56.67                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    56.18                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.50                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  3410402348500                       # Total gap between requests
system.mem_ctrls.avgGap                       8686.86                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      7933504                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data   6849651136                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      1435520                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data   6826054720                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher  10838212480                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    216671296                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 2326266.329549936112                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 2008458407.135141134262                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 420923.950047233142                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 2001539453.285889387131                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 3177986519.541921138763                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 63532474.486021280289                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       123961                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data    107913843                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        22430                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data    107552760                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher    171881448                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5098984                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   3535832183                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 5976835831862                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    755274656                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 5956534900969                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 9755391557853                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 84669693419107                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     28523.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     55385.26                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     33672.52                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     55382.45                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     56756.51                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  16605208.69                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    83.37                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         301276512600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         160132290615                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        1917176115540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         8992546200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     269214778560.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     1547670037440                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       6293392320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       4210755673275                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower       1234.680054                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   3630239485                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF 113881040000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 3292891003015                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         157790451420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          83867640450                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        818703123420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         8679706380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     269214778560.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     1533511757850                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      18216154080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       2889983612160                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        847.402556                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  34344460735                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF 113881040000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 3262176781765                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               2512                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples         1257                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    6898823.389021                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   8991324.887131                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10         1257    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        10500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     68125500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total           1257                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   3401730461500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   8671821000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 3410402282500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     47350189                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        47350189                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     47350189                       # number of overall hits
system.cpu1.icache.overall_hits::total       47350189                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        37782                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         37782                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        37782                       # number of overall misses
system.cpu1.icache.overall_misses::total        37782                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   2280486500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   2280486500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   2280486500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   2280486500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     47387971                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     47387971                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     47387971                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     47387971                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000797                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000797                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000797                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000797                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 60359.073104                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 60359.073104                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 60359.073104                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 60359.073104                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          121                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    30.250000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        35410                       # number of writebacks
system.cpu1.icache.writebacks::total            35410                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         2372                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         2372                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         2372                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         2372                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        35410                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        35410                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        35410                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        35410                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   2127643500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   2127643500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   2127643500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   2127643500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000747                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000747                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000747                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000747                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 60085.950297                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 60085.950297                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 60085.950297                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 60085.950297                       # average overall mshr miss latency
system.cpu1.icache.replacements                 35410                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     47350189                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       47350189                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        37782                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        37782                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   2280486500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   2280486500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     47387971                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     47387971                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000797                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000797                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 60359.073104                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 60359.073104                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         2372                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         2372                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        35410                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        35410                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   2127643500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   2127643500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000747                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000747                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 60085.950297                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 60085.950297                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 3410402282500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           47456610                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            35442                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1338.993567                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            7                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         94811352                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        94811352                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 3410402282500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    188365988                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       188365988                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    188365988                       # number of overall hits
system.cpu1.dcache.overall_hits::total      188365988                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data    215069911                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total     215069911                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data    215069911                       # number of overall misses
system.cpu1.dcache.overall_misses::total    215069911                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 17649135470412                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 17649135470412                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 17649135470412                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 17649135470412                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    403435899                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    403435899                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    403435899                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    403435899                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.533096                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.533096                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.533096                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.533096                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 82062.318194                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 82062.318194                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 82062.318194                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 82062.318194                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs   5299949203                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       615630                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs        107357538                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets          10802                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    49.367276                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    56.992224                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks    125877414                       # number of writebacks
system.cpu1.dcache.writebacks::total        125877414                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     89010893                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     89010893                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     89010893                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     89010893                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data    126059018                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total    126059018                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data    126059018                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total    126059018                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 12180444273993                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 12180444273993                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 12180444273993                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 12180444273993                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.312464                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.312464                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.312464                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.312464                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 96624.933838                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 96624.933838                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 96624.933838                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 96624.933838                       # average overall mshr miss latency
system.cpu1.dcache.replacements             125877354                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    169542998                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      169542998                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data    208140225                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total    208140225                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 17324933508000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 17324933508000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    377683223                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    377683223                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.551097                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.551097                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 83236.834725                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 83236.834725                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data     83647581                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     83647581                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data    124492644                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total    124492644                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 12113465369000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 12113465369000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.329622                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.329622                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 97302.659658                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 97302.659658                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data     18822990                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      18822990                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      6929686                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      6929686                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 324201962412                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 324201962412                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     25752676                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     25752676                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.269086                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.269086                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 46784.509776                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 46784.509776                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      5363312                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      5363312                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      1566374                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1566374                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  66978904993                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  66978904993                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.060824                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.060824                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 42760.480570                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 42760.480570                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data         6811                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         6811                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         1508                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1508                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     83137000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     83137000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data         8319                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         8319                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.181272                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.181272                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 55130.636605                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 55130.636605                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data         1338                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total         1338                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          170                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          170                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       708500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       708500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.020435                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.020435                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  4167.647059                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  4167.647059                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data         4662                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         4662                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         2618                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         2618                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     17361500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     17361500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data         7280                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         7280                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.359615                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.359615                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6631.588999                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6631.588999                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         2616                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         2616                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     14750500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     14750500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.359341                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.359341                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5638.570336                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5638.570336                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        49500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        49500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        44500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        44500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         3972                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           3972                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       194020                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       194020                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data   8002612500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total   8002612500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       197992                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       197992                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.979939                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.979939                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 41246.327698                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 41246.327698                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            9                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            9                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       194011                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       194011                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data   7808592500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total   7808592500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.979893                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.979893                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 40248.194690                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 40248.194690                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3410402282500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.965676                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          314718241                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs        126121738                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             2.495353                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.965676                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.998927                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.998927                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        933420690                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       933420690                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 3410402282500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp         249304085                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     11805683                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean    245404005                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict       591487693                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq        294760078                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp             259                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          305613                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          4836                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         310449                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            8                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            8                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          3289949                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         3289949                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        182624                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq    249121462                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       441640                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    378591857                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       106230                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side    378084481                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             757224208                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     18843264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side  16134752384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      4532480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side  16112677440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            32270805568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       892042752                       # Total snoops (count)
system.tol2bus.snoopTraffic                 356666304                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples       1144289111                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.204836                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.414669                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              915087545     79.97%     79.97% # Request fanout histogram
system.tol2bus.snoop_fanout::1              224010974     19.58%     99.55% # Request fanout histogram
system.tol2bus.snoop_fanout::2                5190592      0.45%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total         1144289111                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       504797988058                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             14.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy      189771584332                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         221179279                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy      189522818313                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             5.6                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          53468292                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy           388709                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
