/*
 *******************************************************************************
 *
 * Copyright (C) 2013 Texas Instruments Incorporated - http://www.ti.com/
 * ALL RIGHTS RESERVED
 *
 *******************************************************************************
 */

/*******************************************************************************
 *  INCLUDE FILES
 *******************************************************************************
 */

#if ( defined(FATFS_PROC_TO_USE_IPU1_0) && defined(BUILD_M4_0) ) || \
    ( defined(FATFS_PROC_TO_USE_IPU1_1) && defined(BUILD_M4_1) ) || \
    ( defined(FATFS_PROC_TO_USE_A15_0) && defined(BUILD_A15) )

#include <src/utils_common/src/file_api_priv.h>

static void HSMMCSDEdmaCallback(uint32_t tcc, EDMA3_RM_TccStatus status,
                            void *appData)
{
    BspOsal_semPost(gFileSys_obj.edmaDone);
}

static EDMA3_DRV_Result HSMMCSDEdmaAllocCh(const hsmmcsdEdmaParam_t *pEdmaParam)
{
    EDMA3_DRV_Result edma3Result = EDMA3_DRV_SOK;
    EDMA3_RM_TccCallback tccCb;
    UInt32 edmaChId, tccId;

    tccId       = pEdmaParam->chan;
    edmaChId    = pEdmaParam->chan;

    /* MISRA.CAST.FUNC_PTR:MISRAC_2004 Rule_11.1
       MISRAC_WAIVER:
       Typecasting callback function to EDMA callback function */
    tccCb = (EDMA3_RM_TccCallback)&HSMMCSDEdmaCallback;

    edma3Result = EDMA3_DRV_requestChannel(
                                    gFileSys_obj.hEdma,
                                    (uint32_t*)&edmaChId,
                                    (uint32_t*)&tccId,
                                    (EDMA3_RM_EventQueue)UTILS_DMA_DEFAULT_EVENT_Q,
                                    tccCb, (void *)edmaChId);

    UTILS_assert(edma3Result==EDMA3_DRV_SOK);

#ifdef TDA2XX_FAMILY_BUILD
    {
        int32_t status;

        /* DMA XBar instance number is (channel number +1) in this case.
         * This might be different in other cases. Please refer TRM.
         */
        status = DMAXBARConnect(SOC_IRQ_DMARQ_CROSSBAR_REGISTERS_BASE,
                                EDMA, pEdmaParam->chan + 1,
                                (xbar_evt_t) (pEdmaParam->dreq + 1));
        UTILS_assert(status == dma_xbar_success);
    }
#endif

    return edma3Result;

}

static EDMA3_DRV_Result HSMMCSDEdmaTrigger(const hsmmcsdEdmaParam_t *pEdmaParam, EDMA3_DRV_TrigMode mode)
{
    EDMA3_DRV_Result edma3Result;
    uint16_t tccStatus;

    edma3Result = EDMA3_DRV_checkAndClearTcc(gFileSys_obj.hEdma,
                                pEdmaParam->chan,
                                &tccStatus);
    if (EDMA3_DRV_SOK == edma3Result)
    {
        edma3Result = EDMA3_DRV_clearErrorBits (gFileSys_obj.hEdma,pEdmaParam->chan);

        if (EDMA3_DRV_SOK == edma3Result)
        {
            /* clear pending status, if any */
            BspOsal_semWait(gFileSys_obj.edmaDone, BSP_OSAL_NO_WAIT);

            edma3Result = EDMA3_DRV_enableTransfer (
                gFileSys_obj.hEdma,
                pEdmaParam->chan,
                mode);
        }
    }

    return edma3Result;
}

/*
 * This file implements function which enable EDMA with MMCSD drivers
 * used with FAT filesystem
 */

uint32_t HSMMCSDEdmaCopy(const hsmmcsdEdmaParam_t *pEdmaParam)
{
    EDMA3_DRV_Result edma3Result;
    EDMA3_DRV_PaRAMRegs edmaParam;

    HSMMCSDEdmaAllocCh(pEdmaParam);

    edmaParam.srcAddr    = pEdmaParam->srcBfr;
    edmaParam.destAddr   = pEdmaParam->dstBfr;
    edmaParam.aCnt       = pEdmaParam->length;
    edmaParam.bCnt       = 1;
    edmaParam.cCnt       = 1;
    edmaParam.linkAddr   = 0xFFFF;
    edmaParam.opt        =
                 ((pEdmaParam->chan << EDMA3_CCRL_OPT_TCC_SHIFT)
                        & EDMA3_CCRL_OPT_TCC_MASK
                 )
               | (EDMA3_CCRL_OPT_SYNCDIM_ABSYNC << EDMA3_CCRL_OPT_SYNCDIM_SHIFT)
               | ( EDMA3_CCRL_OPT_TCINTEN_ENABLE
                    << EDMA3_CCRL_OPT_TCINTEN_SHIFT)
                    ;

    edma3Result = EDMA3_DRV_setPaRAM(
                    gFileSys_obj.hEdma,
                    pEdmaParam->chan,
                    &edmaParam
                    );
    if (EDMA3_DRV_SOK == edma3Result)
    {
        edma3Result = HSMMCSDEdmaTrigger(pEdmaParam, EDMA3_DRV_TRIG_MODE_MANUAL);
        if (EDMA3_DRV_SOK == edma3Result)
        {
            HSMMCSDEdmaWaitTransfer(pEdmaParam->chan);
        }
    }
    UTILS_assert(EDMA3_DRV_SOK == edma3Result);

    HSMMCSDEdmaClose(pEdmaParam);

    return 1;
}

uint32_t HSMMCSDEdmaTransfer(const hsmmcsdEdmaParam_t *pEdmaParam)
{
    EDMA3_DRV_Result edma3Result;
    EDMA3_DRV_PaRAMRegs edmaParam;
    uint32_t          aCntValue, bCntValue, cCntValue;

    HSMMCSDEdmaAllocCh(pEdmaParam);

    /*calculate the aCnt, bCnt & cCnt values for AB-SYNC mode*/
    if (pEdmaParam->length < pEdmaParam->blockSize)
    {
        aCntValue = 4;
        bCntValue = pEdmaParam->length / 4;
        cCntValue = 1;
    }
    else
    {
        aCntValue = 4;
        bCntValue = pEdmaParam->blockSize / 4;
        cCntValue = pEdmaParam->length / pEdmaParam->blockSize;
    }

    /* Program the PaRam set*/
    edmaParam.srcAddr    = pEdmaParam->srcBfr;
    edmaParam.destAddr   = pEdmaParam->dstBfr;
    edmaParam.aCnt       = aCntValue;
    edmaParam.bCnt       = bCntValue;
    edmaParam.cCnt       = cCntValue;
    if(pEdmaParam->rwflag == FLAG_READ)
    {
        edmaParam.srcBIdx    = 0;
        edmaParam.destBIdx   = 4;
        edmaParam.srcCIdx    = 0;
        edmaParam.destCIdx   = aCntValue * bCntValue;
    }
    else
    {
        edmaParam.srcBIdx    = 4;
        edmaParam.destBIdx   = 0;
        edmaParam.srcCIdx    = aCntValue * bCntValue;
        edmaParam.destCIdx   = 0;
    }
    edmaParam.bCntReload = bCntValue;
    edmaParam.linkAddr   = 0xFFFF;
    edmaParam.opt        =
                ((pEdmaParam->chan << EDMA3_CCRL_OPT_TCC_SHIFT)
                        & EDMA3_CCRL_OPT_TCC_MASK
                 )
               | (EDMA3_CCRL_OPT_SYNCDIM_ABSYNC << EDMA3_CCRL_OPT_SYNCDIM_SHIFT)
               | ( EDMA3_CCRL_OPT_TCINTEN_ENABLE
                    << EDMA3_CCRL_OPT_TCINTEN_SHIFT)
                    ;


    edma3Result = EDMA3_DRV_setPaRAM(
                    gFileSys_obj.hEdma,
                    pEdmaParam->chan,
                    &edmaParam
                    );
    if (EDMA3_DRV_SOK == edma3Result)
    {
        edma3Result = HSMMCSDEdmaTrigger(pEdmaParam, EDMA3_DRV_TRIG_MODE_EVENT);
    }
    UTILS_assert(EDMA3_DRV_SOK == edma3Result);

    return 1;
}

uint32_t HSMMCSDEdmaClose(const hsmmcsdEdmaParam_t *pEdmaParam)
{
    EDMA3_DRV_Result edma3Result;
    uint16_t tccStatus;

#ifdef TDA2XX_FAMILY_BUILD

    /* Disconnect the event source & channel map */
    DMAXBARDisconnect(SOC_IRQ_DMARQ_CROSSBAR_REGISTERS_BASE, EDMA,
                      pEdmaParam->chan + 1);
#endif

    EDMA3_DRV_checkAndClearTcc(
                    gFileSys_obj.hEdma,
                    pEdmaParam->chan,
                    &tccStatus);
    EDMA3_DRV_clearErrorBits(
                    gFileSys_obj.hEdma,
                    pEdmaParam->chan
                );

    edma3Result = EDMA3_DRV_freeChannel(
                            gFileSys_obj.hEdma,
                            pEdmaParam->chan
                      );
    UTILS_assert(edma3Result==EDMA3_DRV_SOK);

    return 1;
}

void HSMMCSDEdmaWaitTransfer(uint32_t edmaChan)
{
    BspOsal_semWait(gFileSys_obj.edmaDone, BSP_OSAL_WAIT_FOREVER);
}

void HSMMCSDUartPuts(const char *string)
{
    #ifdef UTILS_FILE_API_DEBUG
    Vps_printf(string);
    #endif
}

void HSMMCSDUARTPutNum(int32_t value)
{
    #ifdef UTILS_FILE_API_DEBUG
    Vps_printf("%d", value);
    #endif
}


#endif

