{"ast":null,"code":"var _jsxFileName = \"D:\\\\ospanel\\\\domains\\\\react\\\\react-intro-main\\\\src\\\\components\\\\Editor.jsx\",\n  _s = $RefreshSig$();\nimport React, { useState } from 'react';\nimport { Editor } from '@monaco-editor/react';\nimport registerVHDL from './monaco-vhdl';\nimport { jsxDEV as _jsxDEV } from \"react/jsx-dev-runtime\";\n;\nconst VHDLEditor = ({\n  id,\n  onCodeChange,\n  initialCode\n}) => {\n  const handleEditorWillMount = monaco => {\n    registerVHDL(monaco); // Регистрируем язык VHDL\n  };\n  return /*#__PURE__*/_jsxDEV(\"div\", {\n    id: id,\n    className: \"vhdl-editor\",\n    children: /*#__PURE__*/_jsxDEV(Editor, {\n      defaultLanguage: \"vhdl\",\n      defaultValue: initialCode,\n      theme: \"my-custom-dark\",\n      beforeMount: handleEditorWillMount,\n      onChange: value => onCodeChange(value || '') // Обработчик изменений\n      ,\n      options: {\n        automaticLayout: true // Автоматическое изменение размера\n      }\n    }, void 0, false, {\n      fileName: _jsxFileName,\n      lineNumber: 11,\n      columnNumber: 7\n    }, this)\n  }, void 0, false, {\n    fileName: _jsxFileName,\n    lineNumber: 10,\n    columnNumber: 5\n  }, this);\n};\n_c = VHDLEditor;\nconst CompilerConsole = ({\n  output\n}) => /*#__PURE__*/_jsxDEV(\"div\", {\n  className: \"compiler-console\",\n  id: \"compilerconsole\",\n  children: [/*#__PURE__*/_jsxDEV(\"h3\", {\n    style: {\n      color: 'black',\n      marginLeft: '15px'\n    },\n    children: \"\\u041A\\u043E\\u043D\\u0441\\u043E\\u043B\\u044C\"\n  }, void 0, false, {\n    fileName: _jsxFileName,\n    lineNumber: 27,\n    columnNumber: 5\n  }, this), /*#__PURE__*/_jsxDEV(\"pre\", {\n    style: {\n      color: 'black',\n      marginLeft: '15px'\n    },\n    children: output\n  }, void 0, false, {\n    fileName: _jsxFileName,\n    lineNumber: 28,\n    columnNumber: 5\n  }, this)]\n}, void 0, true, {\n  fileName: _jsxFileName,\n  lineNumber: 26,\n  columnNumber: 3\n}, this);\n_c2 = CompilerConsole;\nconst VHDLEditorWithCompiler = () => {\n  _s();\n  const [architectureCode, setArchitectureCode] = useState(`library ieee;\nuse ieee.std_logic_1164.all;\nuse ieee.numeric_std.all;\n\nentity adder is\n  generic (\n    operand_width_g: natural\n  );\n\n  port (\n    clk : in std_logic;\n    rst_n : in std_logic;\n\n    -- a_in, b_in and sum_out are signed numbers (2's complement)\n    a_in : in std_logic_vector(operand_width_g - 1 downto 0);\n    b_in : in std_logic_vector(operand_width_g - 1 downto 0);\n    sum_out : out std_logic_vector(operand_width_g downto 0)\n  );\nend entity;\n\n------------------------------------------------------------------------------\n\narchitecture rtl of adder is\n  constant outw: natural := operand_width_g + 1; -- Output width\n  signal result_r: signed(operand_width_g downto 0);\nbegin\n  -- Internal signal result_r goes to output port\n  sum_out <= std_logic_vector(result_r);\n\n  -- Synchronous process performs addition on clock edge\n  sync: process(rst_n, clk)\n  begin\n    if (rst_n = '0') then\n      result_r <= to_signed(0, outw);\n    elsif rising_edge(clk) then\n      result_r <= resize(signed(a_in), outw) + resize(signed(b_in), outw);\n    end if;\n  end process;\nend architecture;`);\n  const [testbenchCode, setTestbenchCode] = useState(`library ieee;\nuse ieee.std_logic_1164.all;\nuse ieee.numeric_std.all;\n\nentity tb_adder is\nend tb_adder;\n\n\narchitecture testbench of tb_adder is\n\n  -- Define constants: bit widths and duration of clk period\n  constant input_w_c : integer := 8;\n  constant output_w_c : integer := 9;\n  constant clk_period_c : time := 100 ns;\n\n  -- Calculate minimum and maximum values of input values\n  constant min_value_c : signed(input_w_c-1 downto 0) := to_signed( -(2**(input_w_c-1)), input_w_c);\n  constant max_value_c : signed(input_w_c-1 downto 0) := to_signed( 2**(input_w_c-1)-1, input_w_c);\n\n  -- Component declaration of DUV\n  component adder\n    generic (\n      operand_width_g : integer\n    );\n    port (\n      clk : in std_logic;\n      rst_n : in std_logic;\n      a_in : in std_logic_vector(operand_width_g-1 downto 0);\n      b_in : in std_logic_vector(operand_width_g-1 downto 0);\n      sum_out : out std_logic_vector(operand_width_g downto 0)\n    );\n  end component;\n\n  -- Define the needed signals\n  signal clk : std_logic := '0';\n  signal rst_n : std_logic := '0';\n  signal term1_r : signed(input_w_c-1 downto 0);\n  signal term2_r : signed(input_w_c-1 downto 0);\n  signal sum : std_logic_vector(output_w_c-1 downto 0);\n  signal expected_sum_r : signed(output_w_c-1 downto 0);\n  signal end_simulation_r : std_logic;\n\nbegin -- testbench\n\n  adder_1 : adder\n    generic map (\n      operand_width_g => input_w_c)\n    port map (\n      clk => clk,\n      rst_n => rst_n,\n      a_in => std_logic_vector(term1_r),\n      b_in => std_logic_vector(term2_r),\n      sum_out => sum);\n\n  rst_n <= '1' after clk_period_c*2;\n\n  clk_gen : process (clk)\n  begin\n    clk <= not clk after clk_period_c/2;\n  end process clk_gen;\n\n  input_gen_output_check : process (clk, rst_n)\n  begin\n    if rst_n = '0' then\n      term1_r <= min_value_c;\n      term2_r <= min_value_c;\n      expected_sum_r <= (others => '0');\n      end_simulation_r <= '0';\n    elsif clk'event and clk = '1' then\n      if ( term1_r = max_value_c ) then\n        term1_r <= min_value_c;\n        if ( term2_r = max_value_c ) then\n          term2_r <= min_value_c;\n          end_simulation_r <= '1';\n        else\n          term2_r <= term2_r + to_signed(1, input_w_c);\n        end if;\n      else\n        term1_r <= term1_r + to_signed(1, input_w_c);\n      end if;\n      expected_sum_r <= resize(term1_r, output_w_c) + resize(term2_r, output_w_c);\n      assert to_integer(signed(sum)) = to_integer(expected_sum_r)\n        report \"output signal is not equal to the sum of the inputs\"\n        severity failure;\n      assert end_simulation_r = '0'\n        report \"Simulation ended!\" severity failure;\n    end if;\n  end process input_gen_output_check;\n\nend testbench;\n`);\n  const [output, setOutput] = useState('');\n  const compileCode = async () => {\n    try {\n      const response = await fetch('http://localhost:5000/compile-vhdl', {\n        method: 'POST',\n        headers: {\n          'Content-Type': 'application/json'\n        },\n        body: JSON.stringify({\n          architectureCode,\n          testbenchCode\n        })\n      });\n      const text = await response.text();\n      try {\n        const result = JSON.parse(text);\n        if (result.success) {\n          setOutput(`Компиляция успешна:\\n${result.stdout}`);\n        } else {\n          setOutput(`Ошибка компиляции:\\n${result.stderr}`);\n        }\n      } catch {\n        throw new Error(`Некорректный JSON-ответ: ${text}`);\n      }\n    } catch (error) {\n      setOutput(`Ошибка запроса: ${error.message}`);\n    }\n  };\n  const compileButton = document.getElementById('compile-html');\n  if (compileButton) {\n    compileButton.addEventListener('click', compileCode);\n  }\n  const downloadVCD = async () => {\n    try {\n      const response = await fetch('http://localhost:5000/download-vcd', {\n        method: 'GET'\n      });\n      if (!response.ok) {\n        throw new Error(`Ошибка: ${response.statusText}`);\n      }\n      const blob = await response.blob();\n      const link = document.createElement('a');\n      link.href = URL.createObjectURL(blob);\n      link.download = 'out.vcd';\n      link.click();\n    } catch (error) {\n      setOutput('Ошибка скачивания VCD: ' + error.message);\n    }\n  };\n  const downloadButton = document.getElementById('download-vcd-html');\n  if (downloadButton) {\n    downloadButton.addEventListener('click', downloadVCD);\n  }\n  return /*#__PURE__*/_jsxDEV(\"div\", {\n    id: \"content-container\",\n    className: \"content-container\",\n    children: [/*#__PURE__*/_jsxDEV(\"div\", {\n      id: \"editors-container\",\n      className: \"editors-container\",\n      children: [/*#__PURE__*/_jsxDEV(\"h4\", {\n        style: {\n          color: 'white',\n          marginLeft: '15px',\n          marginBottom: '20px'\n        },\n        children: \"\\u0410\\u0440\\u0445\\u0438\\u0442\\u0435\\u043A\\u0442\\u0443\\u0440\\u0430:\"\n      }, void 0, false, {\n        fileName: _jsxFileName,\n        lineNumber: 224,\n        columnNumber: 9\n      }, this), /*#__PURE__*/_jsxDEV(VHDLEditor, {\n        id: \"architecture-editor\",\n        onCodeChange: setArchitectureCode,\n        initialCode: architectureCode\n      }, void 0, false, {\n        fileName: _jsxFileName,\n        lineNumber: 225,\n        columnNumber: 9\n      }, this), /*#__PURE__*/_jsxDEV(\"h4\", {\n        style: {\n          color: 'white',\n          marginLeft: '15px',\n          marginTop: '0px'\n        },\n        children: \"\\u0422\\u0435\\u0441\\u0442\\u043E\\u0432\\u044B\\u0439 \\u0441\\u0442\\u0435\\u043D\\u0434:\"\n      }, void 0, false, {\n        fileName: _jsxFileName,\n        lineNumber: 231,\n        columnNumber: 9\n      }, this), /*#__PURE__*/_jsxDEV(VHDLEditor, {\n        id: \"testbench-editor\",\n        onCodeChange: setTestbenchCode,\n        initialCode: testbenchCode\n      }, void 0, false, {\n        fileName: _jsxFileName,\n        lineNumber: 232,\n        columnNumber: 9\n      }, this)]\n    }, void 0, true, {\n      fileName: _jsxFileName,\n      lineNumber: 223,\n      columnNumber: 7\n    }, this), /*#__PURE__*/_jsxDEV(CompilerConsole, {\n      output: output\n    }, void 0, false, {\n      fileName: _jsxFileName,\n      lineNumber: 238,\n      columnNumber: 7\n    }, this)]\n  }, void 0, true, {\n    fileName: _jsxFileName,\n    lineNumber: 222,\n    columnNumber: 5\n  }, this);\n};\n_s(VHDLEditorWithCompiler, \"kYgWM+9AkiuWLoMds+y3SawEAPo=\");\n_c3 = VHDLEditorWithCompiler;\nexport default VHDLEditorWithCompiler;\nvar _c, _c2, _c3;\n$RefreshReg$(_c, \"VHDLEditor\");\n$RefreshReg$(_c2, \"CompilerConsole\");\n$RefreshReg$(_c3, \"VHDLEditorWithCompiler\");","map":{"version":3,"names":["React","useState","Editor","registerVHDL","jsxDEV","_jsxDEV","VHDLEditor","id","onCodeChange","initialCode","handleEditorWillMount","monaco","className","children","defaultLanguage","defaultValue","theme","beforeMount","onChange","value","options","automaticLayout","fileName","_jsxFileName","lineNumber","columnNumber","_c","CompilerConsole","output","style","color","marginLeft","_c2","VHDLEditorWithCompiler","_s","architectureCode","setArchitectureCode","testbenchCode","setTestbenchCode","setOutput","compileCode","response","fetch","method","headers","body","JSON","stringify","text","result","parse","success","stdout","stderr","Error","error","message","compileButton","document","getElementById","addEventListener","downloadVCD","ok","statusText","blob","link","createElement","href","URL","createObjectURL","download","click","downloadButton","marginBottom","marginTop","_c3","$RefreshReg$"],"sources":["D:/ospanel/domains/react/react-intro-main/src/components/Editor.jsx"],"sourcesContent":["import React, { useState } from 'react';\r\nimport { Editor } from '@monaco-editor/react';\r\nimport registerVHDL from './monaco-vhdl';; \r\n\r\nconst VHDLEditor = ({ id, onCodeChange, initialCode }) => {\r\n  const handleEditorWillMount = (monaco) => {\r\n    registerVHDL(monaco); // Регистрируем язык VHDL\r\n  };\r\n  return (\r\n    <div id={id} className=\"vhdl-editor\">\r\n      <Editor\r\n        defaultLanguage=\"vhdl\"\r\n        defaultValue={initialCode}\r\n        theme=\"my-custom-dark\"\r\n        beforeMount={handleEditorWillMount}\r\n        onChange={(value) => onCodeChange(value || '')} // Обработчик изменений\r\n        options={{\r\n          automaticLayout: true, // Автоматическое изменение размера\r\n        }}\r\n      />\r\n    </div>\r\n  );\r\n};\r\n\r\nconst CompilerConsole = ({ output }) => (\r\n  <div className=\"compiler-console\" id=\"compilerconsole\">\r\n    <h3 style={{ color: 'black', marginLeft: '15px' }}>Консоль</h3>\r\n    <pre style={{ color: 'black', marginLeft: '15px' }}>{output}</pre>\r\n  </div>\r\n);\r\n\r\nconst VHDLEditorWithCompiler = () => {\r\n  const [architectureCode, setArchitectureCode] = useState(`library ieee;\r\nuse ieee.std_logic_1164.all;\r\nuse ieee.numeric_std.all;\r\n\r\nentity adder is\r\n  generic (\r\n    operand_width_g: natural\r\n  );\r\n\r\n  port (\r\n    clk : in std_logic;\r\n    rst_n : in std_logic;\r\n\r\n    -- a_in, b_in and sum_out are signed numbers (2's complement)\r\n    a_in : in std_logic_vector(operand_width_g - 1 downto 0);\r\n    b_in : in std_logic_vector(operand_width_g - 1 downto 0);\r\n    sum_out : out std_logic_vector(operand_width_g downto 0)\r\n  );\r\nend entity;\r\n\r\n------------------------------------------------------------------------------\r\n\r\narchitecture rtl of adder is\r\n  constant outw: natural := operand_width_g + 1; -- Output width\r\n  signal result_r: signed(operand_width_g downto 0);\r\nbegin\r\n  -- Internal signal result_r goes to output port\r\n  sum_out <= std_logic_vector(result_r);\r\n\r\n  -- Synchronous process performs addition on clock edge\r\n  sync: process(rst_n, clk)\r\n  begin\r\n    if (rst_n = '0') then\r\n      result_r <= to_signed(0, outw);\r\n    elsif rising_edge(clk) then\r\n      result_r <= resize(signed(a_in), outw) + resize(signed(b_in), outw);\r\n    end if;\r\n  end process;\r\nend architecture;`);\r\n\r\n  const [testbenchCode, setTestbenchCode] = useState(`library ieee;\r\nuse ieee.std_logic_1164.all;\r\nuse ieee.numeric_std.all;\r\n\r\nentity tb_adder is\r\nend tb_adder;\r\n\r\n\r\narchitecture testbench of tb_adder is\r\n\r\n  -- Define constants: bit widths and duration of clk period\r\n  constant input_w_c : integer := 8;\r\n  constant output_w_c : integer := 9;\r\n  constant clk_period_c : time := 100 ns;\r\n\r\n  -- Calculate minimum and maximum values of input values\r\n  constant min_value_c : signed(input_w_c-1 downto 0) := to_signed( -(2**(input_w_c-1)), input_w_c);\r\n  constant max_value_c : signed(input_w_c-1 downto 0) := to_signed( 2**(input_w_c-1)-1, input_w_c);\r\n\r\n  -- Component declaration of DUV\r\n  component adder\r\n    generic (\r\n      operand_width_g : integer\r\n    );\r\n    port (\r\n      clk : in std_logic;\r\n      rst_n : in std_logic;\r\n      a_in : in std_logic_vector(operand_width_g-1 downto 0);\r\n      b_in : in std_logic_vector(operand_width_g-1 downto 0);\r\n      sum_out : out std_logic_vector(operand_width_g downto 0)\r\n    );\r\n  end component;\r\n\r\n  -- Define the needed signals\r\n  signal clk : std_logic := '0';\r\n  signal rst_n : std_logic := '0';\r\n  signal term1_r : signed(input_w_c-1 downto 0);\r\n  signal term2_r : signed(input_w_c-1 downto 0);\r\n  signal sum : std_logic_vector(output_w_c-1 downto 0);\r\n  signal expected_sum_r : signed(output_w_c-1 downto 0);\r\n  signal end_simulation_r : std_logic;\r\n\r\nbegin -- testbench\r\n\r\n  adder_1 : adder\r\n    generic map (\r\n      operand_width_g => input_w_c)\r\n    port map (\r\n      clk => clk,\r\n      rst_n => rst_n,\r\n      a_in => std_logic_vector(term1_r),\r\n      b_in => std_logic_vector(term2_r),\r\n      sum_out => sum);\r\n\r\n  rst_n <= '1' after clk_period_c*2;\r\n\r\n  clk_gen : process (clk)\r\n  begin\r\n    clk <= not clk after clk_period_c/2;\r\n  end process clk_gen;\r\n\r\n  input_gen_output_check : process (clk, rst_n)\r\n  begin\r\n    if rst_n = '0' then\r\n      term1_r <= min_value_c;\r\n      term2_r <= min_value_c;\r\n      expected_sum_r <= (others => '0');\r\n      end_simulation_r <= '0';\r\n    elsif clk'event and clk = '1' then\r\n      if ( term1_r = max_value_c ) then\r\n        term1_r <= min_value_c;\r\n        if ( term2_r = max_value_c ) then\r\n          term2_r <= min_value_c;\r\n          end_simulation_r <= '1';\r\n        else\r\n          term2_r <= term2_r + to_signed(1, input_w_c);\r\n        end if;\r\n      else\r\n        term1_r <= term1_r + to_signed(1, input_w_c);\r\n      end if;\r\n      expected_sum_r <= resize(term1_r, output_w_c) + resize(term2_r, output_w_c);\r\n      assert to_integer(signed(sum)) = to_integer(expected_sum_r)\r\n        report \"output signal is not equal to the sum of the inputs\"\r\n        severity failure;\r\n      assert end_simulation_r = '0'\r\n        report \"Simulation ended!\" severity failure;\r\n    end if;\r\n  end process input_gen_output_check;\r\n\r\nend testbench;\r\n`);\r\n\r\n  const [output, setOutput] = useState('');\r\n\r\n  const compileCode = async () => {\r\n    try {\r\n      const response = await fetch('http://localhost:5000/compile-vhdl', {\r\n        method: 'POST',\r\n        headers: { 'Content-Type': 'application/json' },\r\n        body: JSON.stringify({ architectureCode, testbenchCode }),\r\n      });\r\n\r\n      const text = await response.text();\r\n      try {\r\n        const result = JSON.parse(text);\r\n        if (result.success) {\r\n          setOutput(`Компиляция успешна:\\n${result.stdout}`);\r\n        } else {\r\n          setOutput(`Ошибка компиляции:\\n${result.stderr}`);\r\n        }\r\n      } catch {\r\n        throw new Error(`Некорректный JSON-ответ: ${text}`);\r\n      }\r\n    } catch (error) {\r\n      setOutput(`Ошибка запроса: ${error.message}`);\r\n    }\r\n  };\r\n  \r\n  const compileButton = document.getElementById('compile-html');\r\n  if (compileButton) {\r\n    compileButton.addEventListener('click', compileCode);\r\n  }\r\n\r\n  const downloadVCD = async () => {\r\n    try {\r\n      const response = await fetch('http://localhost:5000/download-vcd', {\r\n        method: 'GET',\r\n      });\r\n\r\n      if (!response.ok) {\r\n        throw new Error(`Ошибка: ${response.statusText}`);\r\n      }\r\n\r\n      const blob = await response.blob();\r\n      const link = document.createElement('a');\r\n      link.href = URL.createObjectURL(blob);\r\n      link.download = 'out.vcd';\r\n      link.click();\r\n    } catch (error) {\r\n      setOutput('Ошибка скачивания VCD: ' + error.message);\r\n    }\r\n  };\r\n\r\n  const downloadButton = document.getElementById('download-vcd-html');\r\n  if (downloadButton) {\r\n    downloadButton.addEventListener('click', downloadVCD);\r\n  }\r\n\r\n  return (\r\n    <div id=\"content-container\" className=\"content-container\">\r\n      <div id=\"editors-container\" className=\"editors-container\">\r\n        <h4 style={{ color: 'white', marginLeft: '15px', marginBottom: '20px'  }}>Архитектура:</h4>\r\n        <VHDLEditor\r\n          id=\"architecture-editor\"\r\n          onCodeChange={setArchitectureCode}\r\n          initialCode={architectureCode}\r\n        />\r\n    \r\n        <h4 style={{ color: 'white', marginLeft: '15px', marginTop: '0px' }}>Тестовый стенд:</h4>\r\n        <VHDLEditor\r\n          id=\"testbench-editor\"\r\n          onCodeChange={setTestbenchCode}\r\n          initialCode={testbenchCode}\r\n        />\r\n      </div>\r\n      <CompilerConsole output={output} />\r\n    </div>\r\n  );\r\n  \r\n};\r\n\r\nexport default VHDLEditorWithCompiler;\r\n"],"mappings":";;AAAA,OAAOA,KAAK,IAAIC,QAAQ,QAAQ,OAAO;AACvC,SAASC,MAAM,QAAQ,sBAAsB;AAC7C,OAAOC,YAAY,MAAM,eAAe;AAAC,SAAAC,MAAA,IAAAC,OAAA;AAAA;AAEzC,MAAMC,UAAU,GAAGA,CAAC;EAAEC,EAAE;EAAEC,YAAY;EAAEC;AAAY,CAAC,KAAK;EACxD,MAAMC,qBAAqB,GAAIC,MAAM,IAAK;IACxCR,YAAY,CAACQ,MAAM,CAAC,CAAC,CAAC;EACxB,CAAC;EACD,oBACEN,OAAA;IAAKE,EAAE,EAAEA,EAAG;IAACK,SAAS,EAAC,aAAa;IAAAC,QAAA,eAClCR,OAAA,CAACH,MAAM;MACLY,eAAe,EAAC,MAAM;MACtBC,YAAY,EAAEN,WAAY;MAC1BO,KAAK,EAAC,gBAAgB;MACtBC,WAAW,EAAEP,qBAAsB;MACnCQ,QAAQ,EAAGC,KAAK,IAAKX,YAAY,CAACW,KAAK,IAAI,EAAE,CAAE,CAAC;MAAA;MAChDC,OAAO,EAAE;QACPC,eAAe,EAAE,IAAI,CAAE;MACzB;IAAE;MAAAC,QAAA,EAAAC,YAAA;MAAAC,UAAA;MAAAC,YAAA;IAAA,OACH;EAAC;IAAAH,QAAA,EAAAC,YAAA;IAAAC,UAAA;IAAAC,YAAA;EAAA,OACC,CAAC;AAEV,CAAC;AAACC,EAAA,GAlBIpB,UAAU;AAoBhB,MAAMqB,eAAe,GAAGA,CAAC;EAAEC;AAAO,CAAC,kBACjCvB,OAAA;EAAKO,SAAS,EAAC,kBAAkB;EAACL,EAAE,EAAC,iBAAiB;EAAAM,QAAA,gBACpDR,OAAA;IAAIwB,KAAK,EAAE;MAAEC,KAAK,EAAE,OAAO;MAAEC,UAAU,EAAE;IAAO,CAAE;IAAAlB,QAAA,EAAC;EAAO;IAAAS,QAAA,EAAAC,YAAA;IAAAC,UAAA;IAAAC,YAAA;EAAA,OAAI,CAAC,eAC/DpB,OAAA;IAAKwB,KAAK,EAAE;MAAEC,KAAK,EAAE,OAAO;MAAEC,UAAU,EAAE;IAAO,CAAE;IAAAlB,QAAA,EAAEe;EAAM;IAAAN,QAAA,EAAAC,YAAA;IAAAC,UAAA;IAAAC,YAAA;EAAA,OAAM,CAAC;AAAA;EAAAH,QAAA,EAAAC,YAAA;EAAAC,UAAA;EAAAC,YAAA;AAAA,OAC/D,CACN;AAACO,GAAA,GALIL,eAAe;AAOrB,MAAMM,sBAAsB,GAAGA,CAAA,KAAM;EAAAC,EAAA;EACnC,MAAM,CAACC,gBAAgB,EAAEC,mBAAmB,CAAC,GAAGnC,QAAQ,CAAE;AAC5D;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA,kBAAkB,CAAC;EAEjB,MAAM,CAACoC,aAAa,EAAEC,gBAAgB,CAAC,GAAGrC,QAAQ,CAAE;AACtD;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA;AACA,CAAC,CAAC;EAEA,MAAM,CAAC2B,MAAM,EAAEW,SAAS,CAAC,GAAGtC,QAAQ,CAAC,EAAE,CAAC;EAExC,MAAMuC,WAAW,GAAG,MAAAA,CAAA,KAAY;IAC9B,IAAI;MACF,MAAMC,QAAQ,GAAG,MAAMC,KAAK,CAAC,oCAAoC,EAAE;QACjEC,MAAM,EAAE,MAAM;QACdC,OAAO,EAAE;UAAE,cAAc,EAAE;QAAmB,CAAC;QAC/CC,IAAI,EAAEC,IAAI,CAACC,SAAS,CAAC;UAAEZ,gBAAgB;UAAEE;QAAc,CAAC;MAC1D,CAAC,CAAC;MAEF,MAAMW,IAAI,GAAG,MAAMP,QAAQ,CAACO,IAAI,CAAC,CAAC;MAClC,IAAI;QACF,MAAMC,MAAM,GAAGH,IAAI,CAACI,KAAK,CAACF,IAAI,CAAC;QAC/B,IAAIC,MAAM,CAACE,OAAO,EAAE;UAClBZ,SAAS,CAAE,wBAAuBU,MAAM,CAACG,MAAO,EAAC,CAAC;QACpD,CAAC,MAAM;UACLb,SAAS,CAAE,uBAAsBU,MAAM,CAACI,MAAO,EAAC,CAAC;QACnD;MACF,CAAC,CAAC,MAAM;QACN,MAAM,IAAIC,KAAK,CAAE,4BAA2BN,IAAK,EAAC,CAAC;MACrD;IACF,CAAC,CAAC,OAAOO,KAAK,EAAE;MACdhB,SAAS,CAAE,mBAAkBgB,KAAK,CAACC,OAAQ,EAAC,CAAC;IAC/C;EACF,CAAC;EAED,MAAMC,aAAa,GAAGC,QAAQ,CAACC,cAAc,CAAC,cAAc,CAAC;EAC7D,IAAIF,aAAa,EAAE;IACjBA,aAAa,CAACG,gBAAgB,CAAC,OAAO,EAAEpB,WAAW,CAAC;EACtD;EAEA,MAAMqB,WAAW,GAAG,MAAAA,CAAA,KAAY;IAC9B,IAAI;MACF,MAAMpB,QAAQ,GAAG,MAAMC,KAAK,CAAC,oCAAoC,EAAE;QACjEC,MAAM,EAAE;MACV,CAAC,CAAC;MAEF,IAAI,CAACF,QAAQ,CAACqB,EAAE,EAAE;QAChB,MAAM,IAAIR,KAAK,CAAE,WAAUb,QAAQ,CAACsB,UAAW,EAAC,CAAC;MACnD;MAEA,MAAMC,IAAI,GAAG,MAAMvB,QAAQ,CAACuB,IAAI,CAAC,CAAC;MAClC,MAAMC,IAAI,GAAGP,QAAQ,CAACQ,aAAa,CAAC,GAAG,CAAC;MACxCD,IAAI,CAACE,IAAI,GAAGC,GAAG,CAACC,eAAe,CAACL,IAAI,CAAC;MACrCC,IAAI,CAACK,QAAQ,GAAG,SAAS;MACzBL,IAAI,CAACM,KAAK,CAAC,CAAC;IACd,CAAC,CAAC,OAAOhB,KAAK,EAAE;MACdhB,SAAS,CAAC,yBAAyB,GAAGgB,KAAK,CAACC,OAAO,CAAC;IACtD;EACF,CAAC;EAED,MAAMgB,cAAc,GAAGd,QAAQ,CAACC,cAAc,CAAC,mBAAmB,CAAC;EACnE,IAAIa,cAAc,EAAE;IAClBA,cAAc,CAACZ,gBAAgB,CAAC,OAAO,EAAEC,WAAW,CAAC;EACvD;EAEA,oBACExD,OAAA;IAAKE,EAAE,EAAC,mBAAmB;IAACK,SAAS,EAAC,mBAAmB;IAAAC,QAAA,gBACvDR,OAAA;MAAKE,EAAE,EAAC,mBAAmB;MAACK,SAAS,EAAC,mBAAmB;MAAAC,QAAA,gBACvDR,OAAA;QAAIwB,KAAK,EAAE;UAAEC,KAAK,EAAE,OAAO;UAAEC,UAAU,EAAE,MAAM;UAAE0C,YAAY,EAAE;QAAQ,CAAE;QAAA5D,QAAA,EAAC;MAAY;QAAAS,QAAA,EAAAC,YAAA;QAAAC,UAAA;QAAAC,YAAA;MAAA,OAAI,CAAC,eAC3FpB,OAAA,CAACC,UAAU;QACTC,EAAE,EAAC,qBAAqB;QACxBC,YAAY,EAAE4B,mBAAoB;QAClC3B,WAAW,EAAE0B;MAAiB;QAAAb,QAAA,EAAAC,YAAA;QAAAC,UAAA;QAAAC,YAAA;MAAA,OAC/B,CAAC,eAEFpB,OAAA;QAAIwB,KAAK,EAAE;UAAEC,KAAK,EAAE,OAAO;UAAEC,UAAU,EAAE,MAAM;UAAE2C,SAAS,EAAE;QAAM,CAAE;QAAA7D,QAAA,EAAC;MAAe;QAAAS,QAAA,EAAAC,YAAA;QAAAC,UAAA;QAAAC,YAAA;MAAA,OAAI,CAAC,eACzFpB,OAAA,CAACC,UAAU;QACTC,EAAE,EAAC,kBAAkB;QACrBC,YAAY,EAAE8B,gBAAiB;QAC/B7B,WAAW,EAAE4B;MAAc;QAAAf,QAAA,EAAAC,YAAA;QAAAC,UAAA;QAAAC,YAAA;MAAA,OAC5B,CAAC;IAAA;MAAAH,QAAA,EAAAC,YAAA;MAAAC,UAAA;MAAAC,YAAA;IAAA,OACC,CAAC,eACNpB,OAAA,CAACsB,eAAe;MAACC,MAAM,EAAEA;IAAO;MAAAN,QAAA,EAAAC,YAAA;MAAAC,UAAA;MAAAC,YAAA;IAAA,OAAE,CAAC;EAAA;IAAAH,QAAA,EAAAC,YAAA;IAAAC,UAAA;IAAAC,YAAA;EAAA,OAChC,CAAC;AAGV,CAAC;AAACS,EAAA,CAlNID,sBAAsB;AAAA0C,GAAA,GAAtB1C,sBAAsB;AAoN5B,eAAeA,sBAAsB;AAAC,IAAAP,EAAA,EAAAM,GAAA,EAAA2C,GAAA;AAAAC,YAAA,CAAAlD,EAAA;AAAAkD,YAAA,CAAA5C,GAAA;AAAA4C,YAAA,CAAAD,GAAA","ignoreList":[]},"metadata":{},"sourceType":"module","externalDependencies":[]}