v 20130925 2
C 40000 40000 0 0 0 title-B.sym
C 40800 44900 1 0 0 lts546ap-1.sym
{
T 42900 47750 5 10 1 1 0 0 1
refdes=D?
T 40800 49200 5 10 0 0 0 0 1
device=LTS-546AP
T 40800 48400 5 10 0 0 0 0 1
footprint=none
}
C 49200 44900 1 0 0 lts546ap-1.sym
{
T 51300 47750 5 10 1 1 0 0 1
refdes=D?
T 49200 49200 5 10 0 0 0 0 1
device=LTS-546AP
T 49200 48400 5 10 0 0 0 0 1
footprint=none
}
C 43500 47600 1 0 0 rpack5-2.sym
{
T 43595 51100 5 10 0 0 0 0 1
device=rpack5-2
T 45095 50200 5 10 1 1 0 0 1
refdes=RP?
T 43595 50700 5 10 0 0 0 0 1
footprint=SIP10
T 43500 47600 5 10 1 1 0 0 1
value=100
}
C 44900 42100 1 0 0 rpack5-2.sym
{
T 44995 45600 5 10 0 0 0 0 1
device=rpack5-2
T 46495 44700 5 10 1 1 0 0 1
refdes=RP?
T 44995 45200 5 10 0 0 0 0 1
footprint=SIP10
T 44900 42100 5 10 1 1 0 0 1
value=100
}
C 51900 47600 1 0 0 rpack5-2.sym
{
T 51995 51100 5 10 0 0 0 0 1
device=rpack5-2
T 53495 50200 5 10 1 1 0 0 1
refdes=RP?
T 51995 50700 5 10 0 0 0 0 1
footprint=SIP10
T 51900 47600 5 10 1 1 0 0 1
value=100
}
C 41600 50500 1 0 0 vcc-1.sym
C 50000 50200 1 0 0 vcc-1.sym
N 42200 44900 42200 44600 4
N 42200 44600 43300 44600 4
N 43300 44600 43300 47900 4
N 43300 47900 43500 47900 4
N 43500 49900 41000 49900 4
N 41000 49900 41000 48200 4
N 43500 49400 41400 49400 4
N 41400 49400 41400 48200 4
N 43500 48900 42200 48900 4
N 42200 48900 42200 48200 4
N 42600 48200 42600 48400 4
N 42600 48400 43500 48400 4
N 41800 50500 41800 48200 4
C 40100 45200 1 0 0 vcc-1.sym
N 41800 44900 41800 44600 4
N 41800 44600 40300 44600 4
N 40300 44600 40300 45200 4
N 47300 43400 49400 43400 4
N 49400 43400 49400 44900 4
N 49800 44900 49800 42900 4
N 49800 42900 47300 42900 4
N 50200 50200 50200 48200 4
N 49400 48200 49400 49900 4
N 49400 49900 51900 49900 4
N 49800 48200 49800 49400 4
N 49800 49400 51900 49400 4
N 50600 48200 50600 48900 4
N 50600 48900 51900 48900 4
N 51000 48200 51000 48400 4
N 51000 48400 51900 48400 4
C 48700 45200 1 0 0 vcc-1.sym
N 48900 44600 48900 45200 4
N 50200 44600 48900 44600 4
N 50200 44900 50200 44600 4
C 46300 48500 1 0 0 header10-2.sym
{
T 46300 50500 5 10 0 1 0 0 1
device=HEADER10
T 46900 50600 5 10 1 1 0 0 1
refdes=J?
}
N 45900 49900 46300 49900 4
N 45900 49400 46000 49400 4
N 46000 49400 46000 49500 4
N 46000 49500 46300 49500 4
N 46300 49100 46000 49100 4
N 46000 49100 46000 48900 4
N 46000 48900 45900 48900 4
N 45900 48400 46000 48400 4
N 46000 48400 46000 48700 4
N 46000 48700 46300 48700 4
N 47900 48700 47900 47900 4
N 47900 47900 45900 47900 4
C 45800 50500 1 0 0 vcc-1.sym
N 46300 50300 46000 50300 4
N 46000 50300 46000 50500 4
N 41000 44900 41000 43900 4
N 41000 43900 44900 43900 4
N 41400 44900 41400 44400 4
N 41400 44400 44900 44400 4
N 47300 44400 48200 44400 4
N 48200 44400 48200 49100 4
N 47700 48700 47900 48700 4
N 47300 43900 48500 43900 4
N 48500 43900 48500 49500 4
N 48500 49500 47700 49500 4
N 47700 49100 48200 49100 4
C 54700 48500 1 0 0 header10-2.sym
{
T 54700 50500 5 10 0 1 0 0 1
device=HEADER10
T 55300 50600 5 10 1 1 0 0 1
refdes=J?
}
N 54300 49900 54700 49900 4
N 54300 49400 54400 49400 4
N 54400 49400 54400 49500 4
N 54400 49500 54700 49500 4
N 54700 49100 54400 49100 4
N 54400 49100 54400 48900 4
N 54400 48900 54300 48900 4
N 54300 48400 54400 48400 4
N 54400 48400 54400 48700 4
N 54400 48700 54700 48700 4
C 54200 50500 1 0 0 vcc-1.sym
N 54700 50300 54400 50300 4
N 54400 50300 54400 50500 4
N 56300 47900 54300 47900 4
N 56300 48700 56300 47900 4
N 56100 48700 56300 48700 4
N 50600 44600 51700 44600 4
N 51700 44600 51700 47900 4
N 51700 47900 51900 47900 4
N 50600 44900 50600 44600 4
T 51300 47750 5 10 1 1 0 0 1
refdes=D?
N 44900 42900 44500 42900 4
N 44500 42900 44500 41900 4
N 56500 49100 56500 41900 4
N 56500 41900 44500 41900 4
N 44900 43400 44300 43400 4
N 44300 43400 44300 41700 4
N 44300 41700 56700 41700 4
N 56700 41700 56700 49500 4
N 56700 49500 56100 49500 4
N 56100 49100 56500 49100 4
T 55200 45700 9 10 1 0 0 0 10
1 = Vcc
2 = NC
3 = g
4 = NC
5 = f
6 = e
7 = a
8 = d
9 = b
10 = c
