Release 13.2 - xst O.61xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: seven4.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "seven4.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "seven4"
Output Format                      : NGC
Target Device                      : xc3s400-5-tq144

---- Source Options
Top Module Name                    : seven4
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "D:/digi/digi_clk/mo.vhd" in Library work.
Entity <seven4> compiled.
Entity <seven4> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <seven4> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <seven4> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "D:/digi/digi_clk/mo.vhd" line 72: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <force2>, <force1>
Entity <seven4> analyzed. Unit <seven4> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <seven4>.
    Related source file is "D:/digi/digi_clk/mo.vhd".
    Found finite state machine <FSM_0> for signal <c>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 4                                              |
    | Inputs             | 0                                              |
    | Outputs            | 9                                              |
    | Clock              | newclk1                   (rising_edge)        |
    | Reset              | c$cmp_eq0000              (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 00000000000000000000000000000001               |
    | Power Up State     | 00000000000000000000000000000000               |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16x3-bit ROM for signal <force1>.
    Found 7-bit register for signal <digit>.
    Found 4-bit register for signal <disp>.
    Found 7-bit register for signal <dgt1>.
    Found 7-bit register for signal <dgt2>.
    Found 7-bit register for signal <dgt3>.
    Found 7-bit register for signal <dgt4>.
    Found 1-bit register for signal <newclk>.
    Found 1-bit register for signal <newclk1>.
    Found 32-bit adder for signal <newclk1$addsub0000> created at line 57.
    Found 32-bit up counter for signal <t1>.
    Found 32-bit adder for signal <t1$add0000> created at line 84.
    Found 32-bit up counter for signal <t2>.
    Found 32-bit adder for signal <t2$add0000> created at line 87.
    Found 32-bit up counter for signal <t3>.
    Found 32-bit adder for signal <t3$add0000> created at line 91.
    Found 32-bit up counter for signal <t4>.
    Found 32-bit adder for signal <t4$addsub0000> created at line 94.
    Found 32-bit up counter for signal <temp1>.
    Found 32-bit adder for signal <temp1$addsub0000> created at line 56.
    Found 32-bit up counter for signal <temp2>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 ROM(s).
	inferred   6 Counter(s).
	inferred  41 D-type flip-flop(s).
	inferred   6 Adder/Subtractor(s).
Unit <seven4> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x3-bit ROM                                          : 1
# Adders/Subtractors                                   : 6
 32-bit adder                                          : 6
# Counters                                             : 6
 32-bit up counter                                     : 6
# Registers                                            : 8
 1-bit register                                        : 2
 4-bit register                                        : 1
 7-bit register                                        : 5

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <c/FSM> on signal <c[1:4]> with one-hot encoding.
----------------------------------------------
 State                            | Encoding
----------------------------------------------
 00000000000000000000000000000000 | 0001
 00000000000000000000000000000001 | 0010
 00000000000000000000000000000010 | 0100
 00000000000000000000000000000011 | 1000
----------------------------------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# ROMs                                                 : 1
 16x3-bit ROM                                          : 1
# Adders/Subtractors                                   : 6
 32-bit adder                                          : 6
# Counters                                             : 6
 32-bit up counter                                     : 6
# Registers                                            : 41
 Flip-Flops                                            : 41

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <seven4> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block seven4, actual ratio is 10.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 237
 Flip-Flops                                            : 237

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : seven4.ngr
Top Level Output File Name         : seven4
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 17

Cell Usage :
# BELS                             : 1552
#      GND                         : 1
#      INV                         : 16
#      LUT1                        : 372
#      LUT2                        : 82
#      LUT3                        : 68
#      LUT3_D                      : 1
#      LUT4                        : 175
#      LUT4_L                      : 1
#      MUXCY                       : 444
#      MUXF5                       : 7
#      VCC                         : 1
#      XORCY                       : 384
# FlipFlops/Latches                : 237
#      FD                          : 1
#      FDC                         : 32
#      FDCE                        : 32
#      FDCPE                       : 64
#      FDE                         : 30
#      FDR                         : 68
#      FDS                         : 10
# Clock Buffers                    : 3
#      BUFG                        : 2
#      BUFGP                       : 1
# IO Buffers                       : 16
#      IBUF                        : 5
#      OBUF                        : 11
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s400tq144-5 

 Number of Slices:                      374  out of   3584    10%  
 Number of Slice Flip Flops:            237  out of   7168     3%  
 Number of 4 input LUTs:                715  out of   7168     9%  
 Number of IOs:                          17
 Number of bonded IOBs:                  17  out of     97    17%  
 Number of GCLKs:                         3  out of      8    37%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 66    |
newclk11                           | BUFG                   | 43    |
newclk2                            | BUFG                   | 128   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
reset                              | IBUF                   | 123   |
N0(XST_GND:G)                      | NONE(t3_1)             | 59    |
t3_0__and0001(t3_0__and00011:O)    | NONE(t3_0)             | 2     |
t3_0__and0002(t3_Q_mux0000<0>11:O) | NONE(t3_0)             | 2     |
t4_0__and0001(t4_0__and00011:O)    | NONE(t4_0)             | 1     |
t4_0__and0002(t4_0__and00021:O)    | NONE(t4_0)             | 1     |
t4_1__and0001(t4_1__and00011:O)    | NONE(t4_1)             | 1     |
t4_1__and0002(t4_1__and00021:O)    | NONE(t4_1)             | 1     |
t4_2__and0001(t4_2__and00011:O)    | NONE(t4_2)             | 1     |
t4_2__and0002(t4_2__and00021:O)    | NONE(t4_2)             | 1     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 16.578ns (Maximum Frequency: 60.322MHz)
   Minimum input arrival time before clock: 5.462ns
   Maximum output required time after clock: 6.216ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 9.472ns (frequency: 105.571MHz)
  Total number of paths / destination ports: 35906 / 132
-------------------------------------------------------------------------
Delay:               9.472ns (Levels of Logic = 33)
  Source:            temp1_1 (FF)
  Destination:       temp1_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: temp1_1 to temp1_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.626   1.040  temp1_1 (temp1_1)
     LUT1:I0->O            1   0.479   0.000  Madd_temp1_addsub0000_cy<1>_rt (Madd_temp1_addsub0000_cy<1>_rt)
     MUXCY:S->O            1   0.435   0.000  Madd_temp1_addsub0000_cy<1> (Madd_temp1_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.056   0.000  Madd_temp1_addsub0000_cy<2> (Madd_temp1_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.056   0.000  Madd_temp1_addsub0000_cy<3> (Madd_temp1_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.056   0.000  Madd_temp1_addsub0000_cy<4> (Madd_temp1_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.056   0.000  Madd_temp1_addsub0000_cy<5> (Madd_temp1_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.056   0.000  Madd_temp1_addsub0000_cy<6> (Madd_temp1_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.056   0.000  Madd_temp1_addsub0000_cy<7> (Madd_temp1_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.056   0.000  Madd_temp1_addsub0000_cy<8> (Madd_temp1_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.056   0.000  Madd_temp1_addsub0000_cy<9> (Madd_temp1_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.056   0.000  Madd_temp1_addsub0000_cy<10> (Madd_temp1_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.056   0.000  Madd_temp1_addsub0000_cy<11> (Madd_temp1_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.056   0.000  Madd_temp1_addsub0000_cy<12> (Madd_temp1_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.056   0.000  Madd_temp1_addsub0000_cy<13> (Madd_temp1_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.056   0.000  Madd_temp1_addsub0000_cy<14> (Madd_temp1_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.056   0.000  Madd_temp1_addsub0000_cy<15> (Madd_temp1_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.056   0.000  Madd_temp1_addsub0000_cy<16> (Madd_temp1_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.056   0.000  Madd_temp1_addsub0000_cy<17> (Madd_temp1_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.056   0.000  Madd_temp1_addsub0000_cy<18> (Madd_temp1_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.056   0.000  Madd_temp1_addsub0000_cy<19> (Madd_temp1_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.056   0.000  Madd_temp1_addsub0000_cy<20> (Madd_temp1_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.056   0.000  Madd_temp1_addsub0000_cy<21> (Madd_temp1_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.056   0.000  Madd_temp1_addsub0000_cy<22> (Madd_temp1_addsub0000_cy<22>)
     XORCY:CI->O           1   0.786   0.976  Madd_temp1_addsub0000_xor<23> (temp1_addsub0000<23>)
     LUT4:I0->O            1   0.479   0.000  temp1_cmp_eq0000_wg_lut<0> (temp1_cmp_eq0000_wg_lut<0>)
     MUXCY:S->O            1   0.435   0.000  temp1_cmp_eq0000_wg_cy<0> (temp1_cmp_eq0000_wg_cy<0>)
     MUXCY:CI->O           1   0.056   0.000  temp1_cmp_eq0000_wg_cy<1> (temp1_cmp_eq0000_wg_cy<1>)
     MUXCY:CI->O           1   0.056   0.000  temp1_cmp_eq0000_wg_cy<2> (temp1_cmp_eq0000_wg_cy<2>)
     MUXCY:CI->O           1   0.056   0.000  temp1_cmp_eq0000_wg_cy<3> (temp1_cmp_eq0000_wg_cy<3>)
     MUXCY:CI->O           1   0.056   0.000  temp1_cmp_eq0000_wg_cy<4> (temp1_cmp_eq0000_wg_cy<4>)
     MUXCY:CI->O           1   0.056   0.000  temp1_cmp_eq0000_wg_cy<5> (temp1_cmp_eq0000_wg_cy<5>)
     MUXCY:CI->O           1   0.056   0.000  temp1_cmp_eq0000_wg_cy<6> (temp1_cmp_eq0000_wg_cy<6>)
     MUXCY:CI->O          33   0.246   1.580  temp1_cmp_eq0000_wg_cy<7> (temp1_cmp_eq0000)
     FDR:R                     0.892          temp1_0
    ----------------------------------------
    Total                      9.472ns (5.876ns logic, 3.596ns route)
                                       (62.0% logic, 38.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'newclk11'
  Clock period: 5.048ns (frequency: 198.092MHz)
  Total number of paths / destination ports: 149 / 84
-------------------------------------------------------------------------
Delay:               5.048ns (Levels of Logic = 2)
  Source:            dgt1_0 (FF)
  Destination:       digit_0 (FF)
  Source Clock:      newclk11 rising
  Destination Clock: newclk11 rising

  Data Path: dgt1_0 to digit_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.626   0.976  dgt1_0 (dgt1_0)
     LUT4:I0->O            2   0.479   0.915  dgt1_mux0000<6> (dgt1_mux0000<6>)
     LUT2:I1->O            1   0.479   0.681  digit_mux0000<6>0 (digit_mux0000<6>0)
     FDS:S                     0.892          digit_0
    ----------------------------------------
    Total                      5.048ns (2.476ns logic, 2.572ns route)
                                       (49.0% logic, 51.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'newclk2'
  Clock period: 16.578ns (frequency: 60.322MHz)
  Total number of paths / destination ports: 255552 / 224
-------------------------------------------------------------------------
Delay:               16.578ns (Levels of Logic = 34)
  Source:            t1_1 (FF)
  Destination:       t4_31 (FF)
  Source Clock:      newclk2 rising
  Destination Clock: newclk2 rising

  Data Path: t1_1 to t4_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             16   0.626   1.346  t1_1 (t1_1)
     LUT1:I0->O            1   0.479   0.000  Madd_t1_add0000_cy<1>_rt (Madd_t1_add0000_cy<1>_rt)
     MUXCY:S->O            1   0.435   0.000  Madd_t1_add0000_cy<1> (Madd_t1_add0000_cy<1>)
     MUXCY:CI->O           1   0.056   0.000  Madd_t1_add0000_cy<2> (Madd_t1_add0000_cy<2>)
     MUXCY:CI->O           1   0.056   0.000  Madd_t1_add0000_cy<3> (Madd_t1_add0000_cy<3>)
     MUXCY:CI->O           1   0.056   0.000  Madd_t1_add0000_cy<4> (Madd_t1_add0000_cy<4>)
     MUXCY:CI->O           1   0.056   0.000  Madd_t1_add0000_cy<5> (Madd_t1_add0000_cy<5>)
     MUXCY:CI->O           1   0.056   0.000  Madd_t1_add0000_cy<6> (Madd_t1_add0000_cy<6>)
     MUXCY:CI->O           1   0.056   0.000  Madd_t1_add0000_cy<7> (Madd_t1_add0000_cy<7>)
     MUXCY:CI->O           1   0.056   0.000  Madd_t1_add0000_cy<8> (Madd_t1_add0000_cy<8>)
     MUXCY:CI->O           1   0.056   0.000  Madd_t1_add0000_cy<9> (Madd_t1_add0000_cy<9>)
     MUXCY:CI->O           1   0.056   0.000  Madd_t1_add0000_cy<10> (Madd_t1_add0000_cy<10>)
     MUXCY:CI->O           1   0.056   0.000  Madd_t1_add0000_cy<11> (Madd_t1_add0000_cy<11>)
     MUXCY:CI->O           1   0.056   0.000  Madd_t1_add0000_cy<12> (Madd_t1_add0000_cy<12>)
     MUXCY:CI->O           1   0.056   0.000  Madd_t1_add0000_cy<13> (Madd_t1_add0000_cy<13>)
     MUXCY:CI->O           1   0.056   0.000  Madd_t1_add0000_cy<14> (Madd_t1_add0000_cy<14>)
     MUXCY:CI->O           1   0.056   0.000  Madd_t1_add0000_cy<15> (Madd_t1_add0000_cy<15>)
     MUXCY:CI->O           1   0.056   0.000  Madd_t1_add0000_cy<16> (Madd_t1_add0000_cy<16>)
     MUXCY:CI->O           1   0.056   0.000  Madd_t1_add0000_cy<17> (Madd_t1_add0000_cy<17>)
     MUXCY:CI->O           1   0.056   0.000  Madd_t1_add0000_cy<18> (Madd_t1_add0000_cy<18>)
     MUXCY:CI->O           1   0.056   0.000  Madd_t1_add0000_cy<19> (Madd_t1_add0000_cy<19>)
     MUXCY:CI->O           1   0.056   0.000  Madd_t1_add0000_cy<20> (Madd_t1_add0000_cy<20>)
     XORCY:CI->O           1   0.786   0.976  Madd_t1_add0000_xor<21> (t1_add0000<21>)
     LUT4:I0->O            1   0.479   0.000  t1_cmp_eq0000_wg_lut<0> (t1_cmp_eq0000_wg_lut<0>)
     MUXCY:S->O            1   0.435   0.000  t1_cmp_eq0000_wg_cy<0> (t1_cmp_eq0000_wg_cy<0>)
     MUXCY:CI->O           1   0.056   0.000  t1_cmp_eq0000_wg_cy<1> (t1_cmp_eq0000_wg_cy<1>)
     MUXCY:CI->O           1   0.056   0.000  t1_cmp_eq0000_wg_cy<2> (t1_cmp_eq0000_wg_cy<2>)
     MUXCY:CI->O           1   0.056   0.000  t1_cmp_eq0000_wg_cy<3> (t1_cmp_eq0000_wg_cy<3>)
     MUXCY:CI->O           1   0.056   0.000  t1_cmp_eq0000_wg_cy<4> (t1_cmp_eq0000_wg_cy<4>)
     MUXCY:CI->O           1   0.264   0.740  t1_cmp_eq0000_wg_cy<5> (t1_cmp_eq0000_wg_cy<5>)
     LUT3:I2->O           66   0.479   1.764  t1_cmp_eq0000_wg_cy<7>1 (t1_cmp_eq0000)
     LUT4:I3->O            1   0.479   0.976  t4_and00001_wg_lut<8> (t4_and00001_wg_lut<8>)
     LUT3:I0->O           65   0.479   1.795  t4_and00001_wg_cy<8>1 (t3_and0000)
     LUT3_D:I2->O         31   0.479   1.629  t4_and000051 (t4_and0000)
     LUT3:I2->O            1   0.479   0.000  t4_8__and00001 (t4_8__and0000)
     FDCPE:D                   0.176          t4_8
    ----------------------------------------
    Total                     16.578ns (7.352ns logic, 9.226ns route)
                                       (44.3% logic, 55.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'newclk2'
  Total number of paths / destination ports: 79 / 64
-------------------------------------------------------------------------
Offset:              5.462ns (Levels of Logic = 3)
  Source:            reset (PAD)
  Destination:       t3_2 (FF)
  Destination Clock: newclk2 rising

  Data Path: reset to t3_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           195   0.715   2.539  reset_IBUF (reset_IBUF)
     LUT4:I1->O            4   0.479   1.074  t3_Q_mux0000<0>11 (t3_0__and0002)
     LUT4:I0->O            1   0.479   0.000  t3_2__and00001 (t3_2__and0000)
     FDCPE:D                   0.176          t3_2
    ----------------------------------------
    Total                      5.462ns (1.849ns logic, 3.613ns route)
                                       (33.9% logic, 66.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'newclk11'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              6.216ns (Levels of Logic = 1)
  Source:            digit_6 (FF)
  Destination:       digit<6> (PAD)
  Source Clock:      newclk11 rising

  Data Path: digit_6 to digit<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q              1   0.626   0.681  digit_6 (digit_6)
     OBUF:I->O                 4.909          digit_6_OBUF (digit<6>)
    ----------------------------------------
    Total                      6.216ns (5.535ns logic, 0.681ns route)
                                       (89.0% logic, 11.0% route)

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 4.55 secs
 
--> 

Total memory usage is 147940 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    0 (   0 filtered)

