
*** Running vivado
    with args -log design_1_system_ila_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_system_ila_0_0.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_system_ila_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1394.609 ; gain = 82.941 ; free physical = 814 ; free virtual = 314553
INFO: [Synth 8-638] synthesizing module 'design_1_system_ila_0_0' [/local/cortesio/projekte/berry_design/berry_design.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/synth/design_1_system_ila_0_0.vhd:64]
INFO: [Synth 8-638] synthesizing module 'bd_f60c' [/local/cortesio/projekte/berry_design/berry_design.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/hdl/bd_f60c.vhd:26]
INFO: [Synth 8-638] synthesizing module 'bd_f60c_ila_lib_0' [/local/cortesio/projekte/berry_design/berry_design.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/synth/bd_f60c_ila_lib_0.vhd:63]
INFO: [Synth 8-638] synthesizing module 'CFGLUT5' [/sw/xilinx/vivado_2017.2/Vivado/2017.2/scripts/rt/data/unisim_comp.v:998]
INFO: [Synth 8-256] done synthesizing module 'CFGLUT5' (8#1) [/sw/xilinx/vivado_2017.2/Vivado/2017.2/scripts/rt/data/unisim_comp.v:998]
INFO: [Synth 8-638] synthesizing module 'CARRY4' [/sw/xilinx/vivado_2017.2/Vivado/2017.2/scripts/rt/data/unisim_comp.v:961]
INFO: [Synth 8-256] done synthesizing module 'CARRY4' (9#1) [/sw/xilinx/vivado_2017.2/Vivado/2017.2/scripts/rt/data/unisim_comp.v:961]
INFO: [Synth 8-638] synthesizing module 'SRLC32E' [/sw/xilinx/vivado_2017.2/Vivado/2017.2/scripts/rt/data/unisim_comp.v:43823]
INFO: [Synth 8-256] done synthesizing module 'SRLC32E' (19#1) [/sw/xilinx/vivado_2017.2/Vivado/2017.2/scripts/rt/data/unisim_comp.v:43823]
INFO: [Synth 8-638] synthesizing module 'SRL16E' [/sw/xilinx/vivado_2017.2/Vivado/2017.2/scripts/rt/data/unisim_comp.v:43673]
INFO: [Synth 8-256] done synthesizing module 'SRL16E' (21#1) [/sw/xilinx/vivado_2017.2/Vivado/2017.2/scripts/rt/data/unisim_comp.v:43673]
INFO: [Synth 8-638] synthesizing module 'SRLC16E' [/sw/xilinx/vivado_2017.2/Vivado/2017.2/scripts/rt/data/unisim_comp.v:43762]
INFO: [Synth 8-256] done synthesizing module 'SRLC16E' (23#1) [/sw/xilinx/vivado_2017.2/Vivado/2017.2/scripts/rt/data/unisim_comp.v:43762]
INFO: [Synth 8-638] synthesizing module 'FDRE' [/sw/xilinx/vivado_2017.2/Vivado/2017.2/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'FDRE' (28#1) [/sw/xilinx/vivado_2017.2/Vivado/2017.2/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'bd_f60c_ila_lib_0' (46#1) [/local/cortesio/projekte/berry_design/berry_design.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/synth/bd_f60c_ila_lib_0.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'bd_f60c' (47#1) [/local/cortesio/projekte/berry_design/berry_design.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/hdl/bd_f60c.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'design_1_system_ila_0_0' (48#1) [/local/cortesio/projekte/berry_design/berry_design.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/synth/design_1_system_ila_0_0.vhd:64]
Finished RTL Elaboration : Time (s): cpu = 00:01:02 ; elapsed = 00:01:03 . Memory (MB): peak = 1698.152 ; gain = 386.484 ; free physical = 3049 ; free virtual = 315913
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:02 ; elapsed = 00:01:03 . Memory (MB): peak = 1698.152 ; gain = 386.484 ; free physical = 3181 ; free virtual = 316054
INFO: [Device 21-403] Loading part xc7z010clg225-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1855.473 ; gain = 0.000 ; free physical = 2640 ; free virtual = 315760
Finished Constraint Validation : Time (s): cpu = 00:01:13 ; elapsed = 00:01:16 . Memory (MB): peak = 1855.473 ; gain = 543.805 ; free physical = 2667 ; free virtual = 315893
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:13 ; elapsed = 00:01:16 . Memory (MB): peak = 1855.473 ; gain = 543.805 ; free physical = 2667 ; free virtual = 315893
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:13 ; elapsed = 00:01:16 . Memory (MB): peak = 1855.473 ; gain = 543.805 ; free physical = 2665 ; free virtual = 315892
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:15 ; elapsed = 00:01:18 . Memory (MB): peak = 1855.473 ; gain = 543.805 ; free physical = 2603 ; free virtual = 315872
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:20 ; elapsed = 00:01:23 . Memory (MB): peak = 1855.473 ; gain = 543.805 ; free physical = 2417 ; free virtual = 315823
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:27 ; elapsed = 00:01:31 . Memory (MB): peak = 1855.473 ; gain = 543.805 ; free physical = 1971 ; free virtual = 315575
Finished Timing Optimization : Time (s): cpu = 00:01:27 ; elapsed = 00:01:31 . Memory (MB): peak = 1855.473 ; gain = 543.805 ; free physical = 1967 ; free virtual = 315574
Finished Technology Mapping : Time (s): cpu = 00:01:28 ; elapsed = 00:01:32 . Memory (MB): peak = 1855.473 ; gain = 543.805 ; free physical = 1950 ; free virtual = 315572
Finished IO Insertion : Time (s): cpu = 00:01:28 ; elapsed = 00:01:32 . Memory (MB): peak = 1855.473 ; gain = 543.805 ; free physical = 1982 ; free virtual = 315615
Finished Renaming Generated Instances : Time (s): cpu = 00:01:28 ; elapsed = 00:01:32 . Memory (MB): peak = 1855.473 ; gain = 543.805 ; free physical = 1982 ; free virtual = 315615
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:28 ; elapsed = 00:01:33 . Memory (MB): peak = 1855.473 ; gain = 543.805 ; free physical = 1977 ; free virtual = 315615
Finished Renaming Generated Ports : Time (s): cpu = 00:01:28 ; elapsed = 00:01:33 . Memory (MB): peak = 1855.473 ; gain = 543.805 ; free physical = 1976 ; free virtual = 315615
Finished Handling Custom Attributes : Time (s): cpu = 00:01:29 ; elapsed = 00:01:33 . Memory (MB): peak = 1855.473 ; gain = 543.805 ; free physical = 1977 ; free virtual = 315616
Finished Renaming Generated Nets : Time (s): cpu = 00:01:29 ; elapsed = 00:01:33 . Memory (MB): peak = 1855.473 ; gain = 543.805 ; free physical = 1977 ; free virtual = 315616

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    15|
|2     |CFGLUT5  |    42|
|3     |LUT1     |    28|
|4     |LUT2     |    50|
|5     |LUT3     |    85|
|6     |LUT4     |    88|
|7     |LUT5     |    73|
|8     |LUT6     |   276|
|9     |MUXF7    |     5|
|10    |RAMB18E1 |     1|
|11    |SRL16E   |     6|
|12    |SRLC16E  |     2|
|13    |SRLC32E  |    17|
|14    |FDRE     |   940|
|15    |FDSE     |     9|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:29 ; elapsed = 00:01:33 . Memory (MB): peak = 1855.473 ; gain = 543.805 ; free physical = 1977 ; free virtual = 315616
synth_design: Time (s): cpu = 00:01:30 ; elapsed = 00:01:34 . Memory (MB): peak = 1855.473 ; gain = 556.445 ; free physical = 1953 ; free virtual = 315633
