// Seed: 544169236
module module_0;
  wire id_2 = id_2, id_3;
  assign module_2.id_4 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  uwire id_6;
  xor primCall (id_1, id_2, id_3, id_4, id_5, id_6);
  module_0 modCall_1 ();
  assign id_1 = {-1, 1};
  integer id_7 = -1;
  assign id_6 = {1};
endmodule
module module_2;
  always begin : LABEL_0
    id_1 = id_1;
  end
  module_0 modCall_1 ();
  generate
    parameter id_2 = id_2;
    initial begin : LABEL_0
      begin : LABEL_0
        `define pp_3 0
      end
    end
  endgenerate
  supply0 id_4;
  wire id_5;
  wire id_6;
  always $display(id_4, -1);
endmodule
