/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Copyright (c) 2019 MediaTek Inc.
 */

#ifndef __GED_DVFS_H__
#define __GED_DVFS_H__

#include <linux/types.h>
#include "ged_type.h"

#define GED_DVFS_UM_CAL      1

#define GED_DVFS_PROBE_TO_UM 1
#define GED_DVFS_PROBE_IN_KM 0

#define GED_NO_UM_SERVICE    -1

#define GED_DVFS_VSYNC_OFFSET_SIGNAL_EVENT 44
#define GED_FPS_CHANGE_SIGNAL_EVENT        45
#define GED_SRV_SUICIDE_EVENT              46
#define GED_LOW_POWER_MODE_SIGNAL_EVENT    47
#define GED_MHL4K_VID_SIGNAL_EVENT         48
#define GED_GAS_SIGNAL_EVENT               49
#define GED_SIGNAL_BOOST_HOST_EVENT        50
#define GED_VILTE_VID_SIGNAL_EVENT         51
#define GED_LOW_LATENCY_MODE_SIGNAL_EVENT  52

/* GED_DVFS_DIFF_THRESHOLD (us) */
#define GED_DVFS_DIFF_THRESHOLD        500

#define GED_DVFS_TIMER_BACKUP          0x5566dead

#define GED_DVFS_LOADING_BASE_COMMIT    0
#define GED_DVFS_FRAME_BASE_COMMIT      1
#define GED_DVFS_FALLBACK_COMMIT        2
#define GED_DVFS_CUSTOM_CEIL_COMMIT     3
#define GED_DVFS_CUSTOM_BOOST_COMMIT    4
#define GED_DVFS_SET_BOTTOM_COMMIT      5
#define GED_DVFS_SET_LIMIT_COMMIT       6
#define GED_DVFS_INPUT_BOOST_COMMIT     7
#define GED_DVFS_DCS_STRESS_COMMIT      8
#define GED_DVFS_EB_DESIRE_COMMIT       9

#define GED_DVFS_COMMIT_TYPE            int

#define GED_DVFS_DEFAULT                0
#define GED_DVFS_LP                     1
#define GED_DVFS_JUST_MAKE              2
#define GED_DVFS_PERFORMANCE            3
#define GED_DVFS_TUNING_MODE            int

#define GED_EVENT_TOUCH            (1 << 0)
#define GED_EVENT_THERMAL          (1 << 1)
#define GED_EVENT_WFD              (1 << 2)
#define GED_EVENT_MHL              (1 << 3)
#define GED_EVENT_GAS              (1 << 4)
#define GED_EVENT_LOW_POWER_MODE   (1 << 5)
#define GED_EVENT_MHL4K_VID        (1 << 6)
#define GED_EVENT_BOOST_HOST       (1 << 7)
#define GED_EVENT_VR               (1 << 8)
#define GED_EVENT_VILTE_VID        (1 << 9)
#define GED_EVENT_LCD              (1 << 10)
#define GED_EVENT_LOW_LATENCY_MODE (1 << 13)
#define GED_EVENT_DHWC             (1 << 14)

#define LB_TIMEOUT_TYPE_REDUCE_MIPS     4
#define LB_TIMEOUT_REDUCE_MIPS          1


typedef void (*ged_event_change_fp)(void *private_data, int events);

bool mtk_register_ged_event_change(
	const char *name, void (*pfn_callback)(void *private_data, int events),
	void *private_data);
bool mtk_unregister_ged_event_change(const char *name);
void mtk_ged_event_notify(int events);

#define GED_EVENT_FORCE_ON       (1 << 0)
#define GED_EVENT_FORCE_OFF      (1 << 1)
#define GED_EVENT_NOT_SYNC       (1 << 2)

#define GED_VSYNC_OFFSET_NOT_SYNC -2
#define GED_VSYNC_OFFSET_SYNC     -3

#define GED_LB_SCALE_LIMIT 16

struct GED_DVFS_FREQ_DATA {
	unsigned int ui32Idx;
	unsigned long ulFreq;
};

struct GED_DVFS_BW_DATA {
	unsigned int ui32MaxBW;
	unsigned int ui32AvgBW;
};

#define MAX_BW_PROFILE 5

struct GpuUtilization_Ex {
	// unit for util_*: %
	unsigned int util_active;
	unsigned int util_3d;
	unsigned int util_ta;
	unsigned int util_compute;
	unsigned int util_iter;
	unsigned int util_mcu;

	unsigned int util_active_raw;
	unsigned int util_iter_raw;
	unsigned int util_mcu_raw;
	unsigned int util_irq_raw;
	unsigned int util_sc_comp_raw;
	unsigned int util_l2ext_raw;

	unsigned long long delta_time;   // unit: ns
	unsigned int freq;   // unit: kHz
};

bool ged_dvfs_cal_gpu_utilization_ex(unsigned int *pui32Loading,
	unsigned int *pui32Block, unsigned int *pui32Idle,
	struct GpuUtilization_Ex *Util_Ex);


void ged_dvfs_run(unsigned long t, long phase,
	unsigned long ul3DFenceDoneTime, GED_DVFS_COMMIT_TYPE eCommitType);

void ged_dvfs_set_tuning_mode(GED_DVFS_TUNING_MODE eMode);
GED_DVFS_TUNING_MODE ged_dvfs_get_tuning_mode(void);

GED_ERROR ged_dvfs_vsync_offset_event_switch(
	GED_DVFS_VSYNC_OFFSET_SWITCH_CMD eEvent, bool bSwitch);
void ged_dvfs_vsync_offset_level_set(int i32level);
int ged_dvfs_vsync_offset_level_get(void);

unsigned int ged_dvfs_get_gpu_loading(void);
unsigned int ged_dvfs_get_gpu_blocking(void);
unsigned int ged_dvfs_get_gpu_idle(void);
unsigned int ged_dvfs_get_custom_ceiling_gpu_freq(void);
unsigned int ged_dvfs_get_custom_boost_gpu_freq(void);

unsigned long ged_query_info(GED_INFO eType);

void ged_dvfs_get_gpu_cur_freq(struct GED_DVFS_FREQ_DATA *psData);
void ged_dvfs_get_gpu_pre_freq(struct GED_DVFS_FREQ_DATA *psData);

void ged_dvfs_sw_vsync_query_data(struct GED_DVFS_UM_QUERY_PACK *psQueryData);

void ged_dvfs_boost_gpu_freq(void);

GED_ERROR ged_dvfs_probe(int pid);
GED_ERROR ged_dvfs_um_commit(unsigned long gpu_tar_freq, bool bFallback);

GED_ERROR  ged_dvfs_probe_signal(int signo);

enum ged_gpu_power_state {
	GED_POWER_OFF,
	GED_SLEEP,
	GED_POWER_ON,
};
void ged_dvfs_gpu_clock_switch_notify(enum ged_gpu_power_state power_state);

//#if IS_ENABLED(CONFIG_MTK_GPU_APO_SUPPORT)
unsigned int ged_gpu_apo_support(void);
unsigned long long ged_get_apo_threshold_us(void);
void ged_set_apo_threshold_us(unsigned long long apo_threshold_us);
unsigned long long ged_get_apo_wakeup_us(void);
void ged_set_apo_wakeup_us(unsigned long long apo_wakeup_us);
unsigned long long ged_get_apo_lp_threshold_us(void);
void ged_set_apo_lp_threshold_us(unsigned long long apo_lp_threshold_us);
int ged_get_apo_hint(void);
int ged_get_apo_force_hint(void);
void ged_set_apo_force_hint(int apo_force_hint);

void ged_get_active_time(void);
void ged_get_idle_time(void);
void ged_check_power_duration(void);
long long ged_get_power_duration(void);
void ged_gpu_apo_reset(void);
bool ged_gpu_apo_notify(void);

void ged_get_predict_active_time(void);
void ged_get_predict_idle_time(void);
void ged_check_predict_power_duration(void);
long long ged_get_predict_power_duration(void);
void ged_gpu_predict_apo_reset(void);
bool ged_gpu_predict_apo_notify(void);
//#endif /* CONFIG_MTK_GPU_APO_SUPPORT */

GED_ERROR ged_dvfs_system_init(void);
void ged_dvfs_system_exit(void);
unsigned long ged_dvfs_get_last_commit_idx(void);
unsigned long ged_dvfs_get_last_commit_top_idx(void);
unsigned long ged_dvfs_get_last_commit_stack_idx(void);
unsigned long ged_dvfs_get_last_commit_dual_idx(void);
unsigned long ged_dvfs_write_sysram_last_commit_idx(void);
unsigned long ged_dvfs_write_sysram_last_commit_idx_test(int commit_idx);
unsigned long ged_dvfs_write_sysram_last_commit_top_idx(void);
unsigned long ged_dvfs_write_sysram_last_commit_top_idx_test(int commit_idx);
unsigned long ged_dvfs_write_sysram_last_commit_stack_idx(void);
unsigned long ged_dvfs_write_sysram_last_commit_stack_idx_test(int commit_idx);
unsigned long ged_dvfs_write_sysram_last_commit_dual(void);
unsigned long ged_dvfs_write_sysram_last_commit_dual_test(int top_idx, int stack_idx);
void ged_dvfs_set_sysram_last_commit_top_idx(int commit_idx);
void ged_dvfs_set_sysram_last_commit_dual_idx(int top_idx, int stack_idx);
void ged_dvfs_set_sysram_last_commit_stack_idx(int commit_idx);
int ged_write_sysram_pwr_hint(int pwr_hint);

extern void (*ged_kpi_set_gpu_dvfs_hint_fp)(int t_gpu_target,
	int boost_accum_gpu);

extern int (*ged_kpi_gpu_dvfs_fp)(int t_gpu, int t_gpu_target,
	int target_fps_margin, unsigned int force_fallback);
extern void (*ged_kpi_trigger_fb_dvfs_fp)(void);
extern int (*ged_kpi_check_if_fallback_mode_fp)(void);

extern void mtk_gpu_ged_hint(int a, int b);
int ged_dvfs_boost_value(void);

extern void (*mtk_dvfs_margin_value_fp)(int i32MarginValue);
extern int (*mtk_get_dvfs_margin_value_fp)(void);
extern int ged_get_dvfs_margin(void);
extern unsigned int ged_get_dvfs_margin_mode(void);

extern void (*mtk_loading_base_dvfs_step_fp)(int i32MarginValue);
extern int (*mtk_get_loading_base_dvfs_step_fp)(void);

extern void (*mtk_timer_base_dvfs_margin_fp)(int i32MarginValue);
extern int (*mtk_get_timer_base_dvfs_margin_fp)(void);
extern void (*ged_kpi_fastdvfs_update_dcs_fp)(void);
int ged_dvfs_get_tb_dvfs_margin_cur(void);
unsigned int ged_dvfs_get_tb_dvfs_margin_mode(void);
void set_api_sync_flag(int flag);
int get_api_sync_flag(void);
#define LOADING_ACTIVE 0
#define LOADING_MAX_3DTA_COM 1
#define LOADING_MAX_3DTA 2
#define LOADING_3D 3
#define LOADING_ITER 4
#define LOADING_MAX_ITERMCU 5

#define WORKLOAD_ACTIVE 0
#define WORKLOAD_3D 3
#define WORKLOAD_ITER 4
#define WORKLOAD_MAX_ITERMCU 5

extern void (*mtk_dvfs_loading_mode_fp)(int i32LoadingMode);
extern int (*mtk_get_dvfs_loading_mode_fp)(void);
extern void (*mtk_dvfs_workload_mode_fp)(int i32WorkloadMode);
extern int (*mtk_get_dvfs_workload_mode_fp)(void);
extern void ged_get_gpu_utli_ex(struct GpuUtilization_Ex *util_ex);
#ifndef MAX
#define MAX(x, y)	((x) < (y) ? (y) : (x))
#endif

extern unsigned int g_gpufreq_v2;

extern void (*mtk_set_fastdvfs_mode_fp)(unsigned int u32Mode);
extern unsigned int (*mtk_get_fastdvfs_mode_fp)(void);
extern unsigned int g_eb_workload;
extern unsigned int mips_support_flag;

void ged_dvfs_enable_async_ratio(int enableAsync);
void ged_dvfs_force_top_oppidx(int idx);
void ged_dvfs_force_stack_oppidx(int idx);
void ged_dvfs_set_async_log_level(unsigned int level);
int ged_dvfs_get_async_ratio_support(void);
int ged_dvfs_get_top_oppidx(void);
int ged_dvfs_get_stack_oppidx(void);
int ged_dvfs_get_recude_mips_policy_state(void);
unsigned int ged_dvfs_get_async_log_level(void);
void ged_dvfs_set_slide_window_size(int size);
void ged_dvfs_set_uncomplete_ts_type(int type);
void ged_dvfs_notify_power_off(void);
void ged_dvfs_set_fallback_tuning(int tuning);
int ged_dvfs_get_fallback_tuning(void);

#endif
