WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 5000000
Simulation Instructions: 5000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Warmup finished CPU 0 instructions: 5000001 cycles: 1288483 cumulative IPC: 3.881 (Simulation time: 00 hr 00 min 54 sec)
Warmup complete CPU 0 instructions: 5000001 cycles: 1288483 cumulative IPC: 3.881 (Simulation time: 00 hr 00 min 54 sec)
Heartbeat CPU 0 instructions: 10000002 cycles: 13789703 heartbeat IPC: 0.7252 cumulative IPC: 0.4 (Simulation time: 00 hr 05 min 10 sec)
Simulation finished CPU 0 instructions: 5000001 cycles: 12501221 cumulative IPC: 0.4 (Simulation time: 00 hr 05 min 10 sec)
Simulation complete CPU 0 instructions: 5000001 cycles: 12501221 cumulative IPC: 0.4 (Simulation time: 00 hr 05 min 10 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/bwaves_1861B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.4 instructions: 5000001 cycles: 12501221
CPU 0 Branch Prediction Accuracy: 99.92% MPKI: 0.0232 Average ROB Occupancy at Mispredict: 344.6
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0232
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL        ACCESS:     116766 HIT:       2922 MISS:     113844
LLC LOAD         ACCESS:     110912 HIT:          1 MISS:     110911
LLC RFO          ACCESS:       2919 HIT:          0 MISS:       2919
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:       2927 HIT:       2920 MISS:          7
LLC TRANSLATION  ACCESS:          8 HIT:          1 MISS:          7
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 1039 cycles
cpu0_DTLB TOTAL        ACCESS:    1389710 HIT:    1385586 MISS:       4124
cpu0_DTLB LOAD         ACCESS:    1389710 HIT:    1385586 MISS:       4124
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 84.02 cycles
cpu0_ITLB TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL        ACCESS:    1600687 HIT:    1364412 MISS:     236275
cpu0_L1D LOAD         ACCESS:    1461693 HIT:    1234137 MISS:     227556
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:     137266 HIT:     130270 MISS:       6996
cpu0_L1D TRANSLATION  ACCESS:       1728 HIT:          5 MISS:       1723
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 331 cycles
cpu0_L1I TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L2C TOTAL        ACCESS:     125669 HIT:      11801 MISS:     113868
cpu0_L2C LOAD         ACCESS:     117667 HIT:       6751 MISS:     110916
cpu0_L2C RFO          ACCESS:       3026 HIT:        107 MISS:       2919
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:       3253 HIT:       3228 MISS:         25
cpu0_L2C TRANSLATION  ACCESS:       1723 HIT:       1715 MISS:          8
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 1059 cycles
cpu0_STLB TOTAL        ACCESS:       1779 HIT:         54 MISS:       1725
cpu0_STLB LOAD         ACCESS:       1779 HIT:         54 MISS:       1725
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 272.8 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      82711
  ROW_BUFFER_MISS:      31123
 AVG DBUS CONGESTED CYCLE: 3.682
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:       1931
  FULL:       1037
