/* automatically generated by rust-bindgen 0.69.4 */

pub const CFG_STATE_SIZE: u32 = 47;
pub const THD_STATE_SIZE: u32 = 57;
pub const THREAD_CFGREG_BASE_ADDR32: u32 = 0;
pub const CFG_STATE_ID_StateID_ADDR32: u32 = 0;
pub const CFG_STATE_ID_StateID_SHAMT: u32 = 0;
pub const CFG_STATE_ID_StateID_MASK: u32 = 1;
pub const DEST_TARGET_REG_CFG_MATH_Offset_ADDR32: u32 = 1;
pub const DEST_TARGET_REG_CFG_MATH_Offset_SHAMT: u32 = 0;
pub const DEST_TARGET_REG_CFG_MATH_Offset_MASK: u32 = 4095;
pub const ADDR_MOD_SET_Base_ADDR32: u32 = 2;
pub const ADDR_MOD_SET_Base_SHAMT: u32 = 0;
pub const ADDR_MOD_SET_Base_MASK: u32 = 1;
pub const SRCA_SET_Base_ADDR32: u32 = 3;
pub const SRCA_SET_Base_SHAMT: u32 = 0;
pub const SRCA_SET_Base_MASK: u32 = 3;
pub const SRCA_SET_SetOvrdWithAddr_ADDR32: u32 = 3;
pub const SRCA_SET_SetOvrdWithAddr_SHAMT: u32 = 2;
pub const SRCA_SET_SetOvrdWithAddr_MASK: u32 = 4;
pub const SRCB_SET_Base_ADDR32: u32 = 4;
pub const SRCB_SET_Base_SHAMT: u32 = 0;
pub const SRCB_SET_Base_MASK: u32 = 3;
pub const CLR_DVALID_SrcA_Disable_ADDR32: u32 = 5;
pub const CLR_DVALID_SrcA_Disable_SHAMT: u32 = 0;
pub const CLR_DVALID_SrcA_Disable_MASK: u32 = 1;
pub const CLR_DVALID_SrcB_Disable_ADDR32: u32 = 5;
pub const CLR_DVALID_SrcB_Disable_SHAMT: u32 = 1;
pub const CLR_DVALID_SrcB_Disable_MASK: u32 = 2;
pub const FIDELITY_BASE_Phase_ADDR32: u32 = 6;
pub const FIDELITY_BASE_Phase_SHAMT: u32 = 0;
pub const FIDELITY_BASE_Phase_MASK: u32 = 3;
pub const ADDR_MOD_AB_SEC0_SrcAIncr_ADDR32: u32 = 7;
pub const ADDR_MOD_AB_SEC0_SrcAIncr_SHAMT: u32 = 0;
pub const ADDR_MOD_AB_SEC0_SrcAIncr_MASK: u32 = 63;
pub const ADDR_MOD_AB_SEC0_SrcACR_ADDR32: u32 = 7;
pub const ADDR_MOD_AB_SEC0_SrcACR_SHAMT: u32 = 6;
pub const ADDR_MOD_AB_SEC0_SrcACR_MASK: u32 = 64;
pub const ADDR_MOD_AB_SEC0_SrcAClear_ADDR32: u32 = 7;
pub const ADDR_MOD_AB_SEC0_SrcAClear_SHAMT: u32 = 7;
pub const ADDR_MOD_AB_SEC0_SrcAClear_MASK: u32 = 128;
pub const ADDR_MOD_AB_SEC0_SrcBIncr_ADDR32: u32 = 7;
pub const ADDR_MOD_AB_SEC0_SrcBIncr_SHAMT: u32 = 8;
pub const ADDR_MOD_AB_SEC0_SrcBIncr_MASK: u32 = 16128;
pub const ADDR_MOD_AB_SEC0_SrcBCR_ADDR32: u32 = 7;
pub const ADDR_MOD_AB_SEC0_SrcBCR_SHAMT: u32 = 14;
pub const ADDR_MOD_AB_SEC0_SrcBCR_MASK: u32 = 16384;
pub const ADDR_MOD_AB_SEC0_SrcBClear_ADDR32: u32 = 7;
pub const ADDR_MOD_AB_SEC0_SrcBClear_SHAMT: u32 = 15;
pub const ADDR_MOD_AB_SEC0_SrcBClear_MASK: u32 = 32768;
pub const ADDR_MOD_AB_SEC0_BiasCntIncr_ADDR32: u32 = 8;
pub const ADDR_MOD_AB_SEC0_BiasCntIncr_SHAMT: u32 = 0;
pub const ADDR_MOD_AB_SEC0_BiasCntIncr_MASK: u32 = 15;
pub const ADDR_MOD_AB_SEC0_BiasCntClear_ADDR32: u32 = 8;
pub const ADDR_MOD_AB_SEC0_BiasCntClear_SHAMT: u32 = 4;
pub const ADDR_MOD_AB_SEC0_BiasCntClear_MASK: u32 = 16;
pub const ADDR_MOD_AB_SEC1_SrcAIncr_ADDR32: u32 = 9;
pub const ADDR_MOD_AB_SEC1_SrcAIncr_SHAMT: u32 = 0;
pub const ADDR_MOD_AB_SEC1_SrcAIncr_MASK: u32 = 63;
pub const ADDR_MOD_AB_SEC1_SrcACR_ADDR32: u32 = 9;
pub const ADDR_MOD_AB_SEC1_SrcACR_SHAMT: u32 = 6;
pub const ADDR_MOD_AB_SEC1_SrcACR_MASK: u32 = 64;
pub const ADDR_MOD_AB_SEC1_SrcAClear_ADDR32: u32 = 9;
pub const ADDR_MOD_AB_SEC1_SrcAClear_SHAMT: u32 = 7;
pub const ADDR_MOD_AB_SEC1_SrcAClear_MASK: u32 = 128;
pub const ADDR_MOD_AB_SEC1_SrcBIncr_ADDR32: u32 = 9;
pub const ADDR_MOD_AB_SEC1_SrcBIncr_SHAMT: u32 = 8;
pub const ADDR_MOD_AB_SEC1_SrcBIncr_MASK: u32 = 16128;
pub const ADDR_MOD_AB_SEC1_SrcBCR_ADDR32: u32 = 9;
pub const ADDR_MOD_AB_SEC1_SrcBCR_SHAMT: u32 = 14;
pub const ADDR_MOD_AB_SEC1_SrcBCR_MASK: u32 = 16384;
pub const ADDR_MOD_AB_SEC1_SrcBClear_ADDR32: u32 = 9;
pub const ADDR_MOD_AB_SEC1_SrcBClear_SHAMT: u32 = 15;
pub const ADDR_MOD_AB_SEC1_SrcBClear_MASK: u32 = 32768;
pub const ADDR_MOD_AB_SEC1_BiasCntIncr_ADDR32: u32 = 10;
pub const ADDR_MOD_AB_SEC1_BiasCntIncr_SHAMT: u32 = 0;
pub const ADDR_MOD_AB_SEC1_BiasCntIncr_MASK: u32 = 15;
pub const ADDR_MOD_AB_SEC1_BiasCntClear_ADDR32: u32 = 10;
pub const ADDR_MOD_AB_SEC1_BiasCntClear_SHAMT: u32 = 4;
pub const ADDR_MOD_AB_SEC1_BiasCntClear_MASK: u32 = 16;
pub const ADDR_MOD_AB_SEC2_SrcAIncr_ADDR32: u32 = 11;
pub const ADDR_MOD_AB_SEC2_SrcAIncr_SHAMT: u32 = 0;
pub const ADDR_MOD_AB_SEC2_SrcAIncr_MASK: u32 = 63;
pub const ADDR_MOD_AB_SEC2_SrcACR_ADDR32: u32 = 11;
pub const ADDR_MOD_AB_SEC2_SrcACR_SHAMT: u32 = 6;
pub const ADDR_MOD_AB_SEC2_SrcACR_MASK: u32 = 64;
pub const ADDR_MOD_AB_SEC2_SrcAClear_ADDR32: u32 = 11;
pub const ADDR_MOD_AB_SEC2_SrcAClear_SHAMT: u32 = 7;
pub const ADDR_MOD_AB_SEC2_SrcAClear_MASK: u32 = 128;
pub const ADDR_MOD_AB_SEC2_SrcBIncr_ADDR32: u32 = 11;
pub const ADDR_MOD_AB_SEC2_SrcBIncr_SHAMT: u32 = 8;
pub const ADDR_MOD_AB_SEC2_SrcBIncr_MASK: u32 = 16128;
pub const ADDR_MOD_AB_SEC2_SrcBCR_ADDR32: u32 = 11;
pub const ADDR_MOD_AB_SEC2_SrcBCR_SHAMT: u32 = 14;
pub const ADDR_MOD_AB_SEC2_SrcBCR_MASK: u32 = 16384;
pub const ADDR_MOD_AB_SEC2_SrcBClear_ADDR32: u32 = 11;
pub const ADDR_MOD_AB_SEC2_SrcBClear_SHAMT: u32 = 15;
pub const ADDR_MOD_AB_SEC2_SrcBClear_MASK: u32 = 32768;
pub const ADDR_MOD_AB_SEC2_BiasCntIncr_ADDR32: u32 = 12;
pub const ADDR_MOD_AB_SEC2_BiasCntIncr_SHAMT: u32 = 0;
pub const ADDR_MOD_AB_SEC2_BiasCntIncr_MASK: u32 = 15;
pub const ADDR_MOD_AB_SEC2_BiasCntClear_ADDR32: u32 = 12;
pub const ADDR_MOD_AB_SEC2_BiasCntClear_SHAMT: u32 = 4;
pub const ADDR_MOD_AB_SEC2_BiasCntClear_MASK: u32 = 16;
pub const ADDR_MOD_AB_SEC3_SrcAIncr_ADDR32: u32 = 13;
pub const ADDR_MOD_AB_SEC3_SrcAIncr_SHAMT: u32 = 0;
pub const ADDR_MOD_AB_SEC3_SrcAIncr_MASK: u32 = 63;
pub const ADDR_MOD_AB_SEC3_SrcACR_ADDR32: u32 = 13;
pub const ADDR_MOD_AB_SEC3_SrcACR_SHAMT: u32 = 6;
pub const ADDR_MOD_AB_SEC3_SrcACR_MASK: u32 = 64;
pub const ADDR_MOD_AB_SEC3_SrcAClear_ADDR32: u32 = 13;
pub const ADDR_MOD_AB_SEC3_SrcAClear_SHAMT: u32 = 7;
pub const ADDR_MOD_AB_SEC3_SrcAClear_MASK: u32 = 128;
pub const ADDR_MOD_AB_SEC3_SrcBIncr_ADDR32: u32 = 13;
pub const ADDR_MOD_AB_SEC3_SrcBIncr_SHAMT: u32 = 8;
pub const ADDR_MOD_AB_SEC3_SrcBIncr_MASK: u32 = 16128;
pub const ADDR_MOD_AB_SEC3_SrcBCR_ADDR32: u32 = 13;
pub const ADDR_MOD_AB_SEC3_SrcBCR_SHAMT: u32 = 14;
pub const ADDR_MOD_AB_SEC3_SrcBCR_MASK: u32 = 16384;
pub const ADDR_MOD_AB_SEC3_SrcBClear_ADDR32: u32 = 13;
pub const ADDR_MOD_AB_SEC3_SrcBClear_SHAMT: u32 = 15;
pub const ADDR_MOD_AB_SEC3_SrcBClear_MASK: u32 = 32768;
pub const ADDR_MOD_AB_SEC3_BiasCntIncr_ADDR32: u32 = 14;
pub const ADDR_MOD_AB_SEC3_BiasCntIncr_SHAMT: u32 = 0;
pub const ADDR_MOD_AB_SEC3_BiasCntIncr_MASK: u32 = 15;
pub const ADDR_MOD_AB_SEC3_BiasCntClear_ADDR32: u32 = 14;
pub const ADDR_MOD_AB_SEC3_BiasCntClear_SHAMT: u32 = 4;
pub const ADDR_MOD_AB_SEC3_BiasCntClear_MASK: u32 = 16;
pub const ADDR_MOD_AB_SEC4_SrcAIncr_ADDR32: u32 = 15;
pub const ADDR_MOD_AB_SEC4_SrcAIncr_SHAMT: u32 = 0;
pub const ADDR_MOD_AB_SEC4_SrcAIncr_MASK: u32 = 63;
pub const ADDR_MOD_AB_SEC4_SrcACR_ADDR32: u32 = 15;
pub const ADDR_MOD_AB_SEC4_SrcACR_SHAMT: u32 = 6;
pub const ADDR_MOD_AB_SEC4_SrcACR_MASK: u32 = 64;
pub const ADDR_MOD_AB_SEC4_SrcAClear_ADDR32: u32 = 15;
pub const ADDR_MOD_AB_SEC4_SrcAClear_SHAMT: u32 = 7;
pub const ADDR_MOD_AB_SEC4_SrcAClear_MASK: u32 = 128;
pub const ADDR_MOD_AB_SEC4_SrcBIncr_ADDR32: u32 = 15;
pub const ADDR_MOD_AB_SEC4_SrcBIncr_SHAMT: u32 = 8;
pub const ADDR_MOD_AB_SEC4_SrcBIncr_MASK: u32 = 16128;
pub const ADDR_MOD_AB_SEC4_SrcBCR_ADDR32: u32 = 15;
pub const ADDR_MOD_AB_SEC4_SrcBCR_SHAMT: u32 = 14;
pub const ADDR_MOD_AB_SEC4_SrcBCR_MASK: u32 = 16384;
pub const ADDR_MOD_AB_SEC4_SrcBClear_ADDR32: u32 = 15;
pub const ADDR_MOD_AB_SEC4_SrcBClear_SHAMT: u32 = 15;
pub const ADDR_MOD_AB_SEC4_SrcBClear_MASK: u32 = 32768;
pub const ADDR_MOD_AB_SEC4_BiasCntIncr_ADDR32: u32 = 16;
pub const ADDR_MOD_AB_SEC4_BiasCntIncr_SHAMT: u32 = 0;
pub const ADDR_MOD_AB_SEC4_BiasCntIncr_MASK: u32 = 15;
pub const ADDR_MOD_AB_SEC4_BiasCntClear_ADDR32: u32 = 16;
pub const ADDR_MOD_AB_SEC4_BiasCntClear_SHAMT: u32 = 4;
pub const ADDR_MOD_AB_SEC4_BiasCntClear_MASK: u32 = 16;
pub const ADDR_MOD_AB_SEC5_SrcAIncr_ADDR32: u32 = 17;
pub const ADDR_MOD_AB_SEC5_SrcAIncr_SHAMT: u32 = 0;
pub const ADDR_MOD_AB_SEC5_SrcAIncr_MASK: u32 = 63;
pub const ADDR_MOD_AB_SEC5_SrcACR_ADDR32: u32 = 17;
pub const ADDR_MOD_AB_SEC5_SrcACR_SHAMT: u32 = 6;
pub const ADDR_MOD_AB_SEC5_SrcACR_MASK: u32 = 64;
pub const ADDR_MOD_AB_SEC5_SrcAClear_ADDR32: u32 = 17;
pub const ADDR_MOD_AB_SEC5_SrcAClear_SHAMT: u32 = 7;
pub const ADDR_MOD_AB_SEC5_SrcAClear_MASK: u32 = 128;
pub const ADDR_MOD_AB_SEC5_SrcBIncr_ADDR32: u32 = 17;
pub const ADDR_MOD_AB_SEC5_SrcBIncr_SHAMT: u32 = 8;
pub const ADDR_MOD_AB_SEC5_SrcBIncr_MASK: u32 = 16128;
pub const ADDR_MOD_AB_SEC5_SrcBCR_ADDR32: u32 = 17;
pub const ADDR_MOD_AB_SEC5_SrcBCR_SHAMT: u32 = 14;
pub const ADDR_MOD_AB_SEC5_SrcBCR_MASK: u32 = 16384;
pub const ADDR_MOD_AB_SEC5_SrcBClear_ADDR32: u32 = 17;
pub const ADDR_MOD_AB_SEC5_SrcBClear_SHAMT: u32 = 15;
pub const ADDR_MOD_AB_SEC5_SrcBClear_MASK: u32 = 32768;
pub const ADDR_MOD_AB_SEC5_BiasCntIncr_ADDR32: u32 = 18;
pub const ADDR_MOD_AB_SEC5_BiasCntIncr_SHAMT: u32 = 0;
pub const ADDR_MOD_AB_SEC5_BiasCntIncr_MASK: u32 = 15;
pub const ADDR_MOD_AB_SEC5_BiasCntClear_ADDR32: u32 = 18;
pub const ADDR_MOD_AB_SEC5_BiasCntClear_SHAMT: u32 = 4;
pub const ADDR_MOD_AB_SEC5_BiasCntClear_MASK: u32 = 16;
pub const ADDR_MOD_AB_SEC6_SrcAIncr_ADDR32: u32 = 19;
pub const ADDR_MOD_AB_SEC6_SrcAIncr_SHAMT: u32 = 0;
pub const ADDR_MOD_AB_SEC6_SrcAIncr_MASK: u32 = 63;
pub const ADDR_MOD_AB_SEC6_SrcACR_ADDR32: u32 = 19;
pub const ADDR_MOD_AB_SEC6_SrcACR_SHAMT: u32 = 6;
pub const ADDR_MOD_AB_SEC6_SrcACR_MASK: u32 = 64;
pub const ADDR_MOD_AB_SEC6_SrcAClear_ADDR32: u32 = 19;
pub const ADDR_MOD_AB_SEC6_SrcAClear_SHAMT: u32 = 7;
pub const ADDR_MOD_AB_SEC6_SrcAClear_MASK: u32 = 128;
pub const ADDR_MOD_AB_SEC6_SrcBIncr_ADDR32: u32 = 19;
pub const ADDR_MOD_AB_SEC6_SrcBIncr_SHAMT: u32 = 8;
pub const ADDR_MOD_AB_SEC6_SrcBIncr_MASK: u32 = 16128;
pub const ADDR_MOD_AB_SEC6_SrcBCR_ADDR32: u32 = 19;
pub const ADDR_MOD_AB_SEC6_SrcBCR_SHAMT: u32 = 14;
pub const ADDR_MOD_AB_SEC6_SrcBCR_MASK: u32 = 16384;
pub const ADDR_MOD_AB_SEC6_SrcBClear_ADDR32: u32 = 19;
pub const ADDR_MOD_AB_SEC6_SrcBClear_SHAMT: u32 = 15;
pub const ADDR_MOD_AB_SEC6_SrcBClear_MASK: u32 = 32768;
pub const ADDR_MOD_AB_SEC6_BiasCntIncr_ADDR32: u32 = 20;
pub const ADDR_MOD_AB_SEC6_BiasCntIncr_SHAMT: u32 = 0;
pub const ADDR_MOD_AB_SEC6_BiasCntIncr_MASK: u32 = 15;
pub const ADDR_MOD_AB_SEC6_BiasCntClear_ADDR32: u32 = 20;
pub const ADDR_MOD_AB_SEC6_BiasCntClear_SHAMT: u32 = 4;
pub const ADDR_MOD_AB_SEC6_BiasCntClear_MASK: u32 = 16;
pub const ADDR_MOD_AB_SEC7_SrcAIncr_ADDR32: u32 = 21;
pub const ADDR_MOD_AB_SEC7_SrcAIncr_SHAMT: u32 = 0;
pub const ADDR_MOD_AB_SEC7_SrcAIncr_MASK: u32 = 63;
pub const ADDR_MOD_AB_SEC7_SrcACR_ADDR32: u32 = 21;
pub const ADDR_MOD_AB_SEC7_SrcACR_SHAMT: u32 = 6;
pub const ADDR_MOD_AB_SEC7_SrcACR_MASK: u32 = 64;
pub const ADDR_MOD_AB_SEC7_SrcAClear_ADDR32: u32 = 21;
pub const ADDR_MOD_AB_SEC7_SrcAClear_SHAMT: u32 = 7;
pub const ADDR_MOD_AB_SEC7_SrcAClear_MASK: u32 = 128;
pub const ADDR_MOD_AB_SEC7_SrcBIncr_ADDR32: u32 = 21;
pub const ADDR_MOD_AB_SEC7_SrcBIncr_SHAMT: u32 = 8;
pub const ADDR_MOD_AB_SEC7_SrcBIncr_MASK: u32 = 16128;
pub const ADDR_MOD_AB_SEC7_SrcBCR_ADDR32: u32 = 21;
pub const ADDR_MOD_AB_SEC7_SrcBCR_SHAMT: u32 = 14;
pub const ADDR_MOD_AB_SEC7_SrcBCR_MASK: u32 = 16384;
pub const ADDR_MOD_AB_SEC7_SrcBClear_ADDR32: u32 = 21;
pub const ADDR_MOD_AB_SEC7_SrcBClear_SHAMT: u32 = 15;
pub const ADDR_MOD_AB_SEC7_SrcBClear_MASK: u32 = 32768;
pub const ADDR_MOD_AB_SEC7_BiasCntIncr_ADDR32: u32 = 22;
pub const ADDR_MOD_AB_SEC7_BiasCntIncr_SHAMT: u32 = 0;
pub const ADDR_MOD_AB_SEC7_BiasCntIncr_MASK: u32 = 15;
pub const ADDR_MOD_AB_SEC7_BiasCntClear_ADDR32: u32 = 22;
pub const ADDR_MOD_AB_SEC7_BiasCntClear_SHAMT: u32 = 4;
pub const ADDR_MOD_AB_SEC7_BiasCntClear_MASK: u32 = 16;
pub const ADDR_MOD_DST_SEC0_DestIncr_ADDR32: u32 = 23;
pub const ADDR_MOD_DST_SEC0_DestIncr_SHAMT: u32 = 0;
pub const ADDR_MOD_DST_SEC0_DestIncr_MASK: u32 = 1023;
pub const ADDR_MOD_DST_SEC0_DestCR_ADDR32: u32 = 23;
pub const ADDR_MOD_DST_SEC0_DestCR_SHAMT: u32 = 10;
pub const ADDR_MOD_DST_SEC0_DestCR_MASK: u32 = 1024;
pub const ADDR_MOD_DST_SEC0_DestClear_ADDR32: u32 = 23;
pub const ADDR_MOD_DST_SEC0_DestClear_SHAMT: u32 = 11;
pub const ADDR_MOD_DST_SEC0_DestClear_MASK: u32 = 2048;
pub const ADDR_MOD_DST_SEC0_DestCToCR_ADDR32: u32 = 23;
pub const ADDR_MOD_DST_SEC0_DestCToCR_SHAMT: u32 = 12;
pub const ADDR_MOD_DST_SEC0_DestCToCR_MASK: u32 = 4096;
pub const ADDR_MOD_DST_SEC0_FidelityIncr_ADDR32: u32 = 23;
pub const ADDR_MOD_DST_SEC0_FidelityIncr_SHAMT: u32 = 13;
pub const ADDR_MOD_DST_SEC0_FidelityIncr_MASK: u32 = 24576;
pub const ADDR_MOD_DST_SEC0_FidelityClear_ADDR32: u32 = 23;
pub const ADDR_MOD_DST_SEC0_FidelityClear_SHAMT: u32 = 15;
pub const ADDR_MOD_DST_SEC0_FidelityClear_MASK: u32 = 32768;
pub const ADDR_MOD_DST_SEC1_DestIncr_ADDR32: u32 = 24;
pub const ADDR_MOD_DST_SEC1_DestIncr_SHAMT: u32 = 0;
pub const ADDR_MOD_DST_SEC1_DestIncr_MASK: u32 = 1023;
pub const ADDR_MOD_DST_SEC1_DestCR_ADDR32: u32 = 24;
pub const ADDR_MOD_DST_SEC1_DestCR_SHAMT: u32 = 10;
pub const ADDR_MOD_DST_SEC1_DestCR_MASK: u32 = 1024;
pub const ADDR_MOD_DST_SEC1_DestClear_ADDR32: u32 = 24;
pub const ADDR_MOD_DST_SEC1_DestClear_SHAMT: u32 = 11;
pub const ADDR_MOD_DST_SEC1_DestClear_MASK: u32 = 2048;
pub const ADDR_MOD_DST_SEC1_DestCToCR_ADDR32: u32 = 24;
pub const ADDR_MOD_DST_SEC1_DestCToCR_SHAMT: u32 = 12;
pub const ADDR_MOD_DST_SEC1_DestCToCR_MASK: u32 = 4096;
pub const ADDR_MOD_DST_SEC1_FidelityIncr_ADDR32: u32 = 24;
pub const ADDR_MOD_DST_SEC1_FidelityIncr_SHAMT: u32 = 13;
pub const ADDR_MOD_DST_SEC1_FidelityIncr_MASK: u32 = 24576;
pub const ADDR_MOD_DST_SEC1_FidelityClear_ADDR32: u32 = 24;
pub const ADDR_MOD_DST_SEC1_FidelityClear_SHAMT: u32 = 15;
pub const ADDR_MOD_DST_SEC1_FidelityClear_MASK: u32 = 32768;
pub const ADDR_MOD_DST_SEC2_DestIncr_ADDR32: u32 = 25;
pub const ADDR_MOD_DST_SEC2_DestIncr_SHAMT: u32 = 0;
pub const ADDR_MOD_DST_SEC2_DestIncr_MASK: u32 = 1023;
pub const ADDR_MOD_DST_SEC2_DestCR_ADDR32: u32 = 25;
pub const ADDR_MOD_DST_SEC2_DestCR_SHAMT: u32 = 10;
pub const ADDR_MOD_DST_SEC2_DestCR_MASK: u32 = 1024;
pub const ADDR_MOD_DST_SEC2_DestClear_ADDR32: u32 = 25;
pub const ADDR_MOD_DST_SEC2_DestClear_SHAMT: u32 = 11;
pub const ADDR_MOD_DST_SEC2_DestClear_MASK: u32 = 2048;
pub const ADDR_MOD_DST_SEC2_DestCToCR_ADDR32: u32 = 25;
pub const ADDR_MOD_DST_SEC2_DestCToCR_SHAMT: u32 = 12;
pub const ADDR_MOD_DST_SEC2_DestCToCR_MASK: u32 = 4096;
pub const ADDR_MOD_DST_SEC2_FidelityIncr_ADDR32: u32 = 25;
pub const ADDR_MOD_DST_SEC2_FidelityIncr_SHAMT: u32 = 13;
pub const ADDR_MOD_DST_SEC2_FidelityIncr_MASK: u32 = 24576;
pub const ADDR_MOD_DST_SEC2_FidelityClear_ADDR32: u32 = 25;
pub const ADDR_MOD_DST_SEC2_FidelityClear_SHAMT: u32 = 15;
pub const ADDR_MOD_DST_SEC2_FidelityClear_MASK: u32 = 32768;
pub const ADDR_MOD_DST_SEC3_DestIncr_ADDR32: u32 = 26;
pub const ADDR_MOD_DST_SEC3_DestIncr_SHAMT: u32 = 0;
pub const ADDR_MOD_DST_SEC3_DestIncr_MASK: u32 = 1023;
pub const ADDR_MOD_DST_SEC3_DestCR_ADDR32: u32 = 26;
pub const ADDR_MOD_DST_SEC3_DestCR_SHAMT: u32 = 10;
pub const ADDR_MOD_DST_SEC3_DestCR_MASK: u32 = 1024;
pub const ADDR_MOD_DST_SEC3_DestClear_ADDR32: u32 = 26;
pub const ADDR_MOD_DST_SEC3_DestClear_SHAMT: u32 = 11;
pub const ADDR_MOD_DST_SEC3_DestClear_MASK: u32 = 2048;
pub const ADDR_MOD_DST_SEC3_DestCToCR_ADDR32: u32 = 26;
pub const ADDR_MOD_DST_SEC3_DestCToCR_SHAMT: u32 = 12;
pub const ADDR_MOD_DST_SEC3_DestCToCR_MASK: u32 = 4096;
pub const ADDR_MOD_DST_SEC3_FidelityIncr_ADDR32: u32 = 26;
pub const ADDR_MOD_DST_SEC3_FidelityIncr_SHAMT: u32 = 13;
pub const ADDR_MOD_DST_SEC3_FidelityIncr_MASK: u32 = 24576;
pub const ADDR_MOD_DST_SEC3_FidelityClear_ADDR32: u32 = 26;
pub const ADDR_MOD_DST_SEC3_FidelityClear_SHAMT: u32 = 15;
pub const ADDR_MOD_DST_SEC3_FidelityClear_MASK: u32 = 32768;
pub const ADDR_MOD_DST_SEC4_DestIncr_ADDR32: u32 = 27;
pub const ADDR_MOD_DST_SEC4_DestIncr_SHAMT: u32 = 0;
pub const ADDR_MOD_DST_SEC4_DestIncr_MASK: u32 = 1023;
pub const ADDR_MOD_DST_SEC4_DestCR_ADDR32: u32 = 27;
pub const ADDR_MOD_DST_SEC4_DestCR_SHAMT: u32 = 10;
pub const ADDR_MOD_DST_SEC4_DestCR_MASK: u32 = 1024;
pub const ADDR_MOD_DST_SEC4_DestClear_ADDR32: u32 = 27;
pub const ADDR_MOD_DST_SEC4_DestClear_SHAMT: u32 = 11;
pub const ADDR_MOD_DST_SEC4_DestClear_MASK: u32 = 2048;
pub const ADDR_MOD_DST_SEC4_DestCToCR_ADDR32: u32 = 27;
pub const ADDR_MOD_DST_SEC4_DestCToCR_SHAMT: u32 = 12;
pub const ADDR_MOD_DST_SEC4_DestCToCR_MASK: u32 = 4096;
pub const ADDR_MOD_DST_SEC4_FidelityIncr_ADDR32: u32 = 27;
pub const ADDR_MOD_DST_SEC4_FidelityIncr_SHAMT: u32 = 13;
pub const ADDR_MOD_DST_SEC4_FidelityIncr_MASK: u32 = 24576;
pub const ADDR_MOD_DST_SEC4_FidelityClear_ADDR32: u32 = 27;
pub const ADDR_MOD_DST_SEC4_FidelityClear_SHAMT: u32 = 15;
pub const ADDR_MOD_DST_SEC4_FidelityClear_MASK: u32 = 32768;
pub const ADDR_MOD_DST_SEC5_DestIncr_ADDR32: u32 = 28;
pub const ADDR_MOD_DST_SEC5_DestIncr_SHAMT: u32 = 0;
pub const ADDR_MOD_DST_SEC5_DestIncr_MASK: u32 = 1023;
pub const ADDR_MOD_DST_SEC5_DestCR_ADDR32: u32 = 28;
pub const ADDR_MOD_DST_SEC5_DestCR_SHAMT: u32 = 10;
pub const ADDR_MOD_DST_SEC5_DestCR_MASK: u32 = 1024;
pub const ADDR_MOD_DST_SEC5_DestClear_ADDR32: u32 = 28;
pub const ADDR_MOD_DST_SEC5_DestClear_SHAMT: u32 = 11;
pub const ADDR_MOD_DST_SEC5_DestClear_MASK: u32 = 2048;
pub const ADDR_MOD_DST_SEC5_DestCToCR_ADDR32: u32 = 28;
pub const ADDR_MOD_DST_SEC5_DestCToCR_SHAMT: u32 = 12;
pub const ADDR_MOD_DST_SEC5_DestCToCR_MASK: u32 = 4096;
pub const ADDR_MOD_DST_SEC5_FidelityIncr_ADDR32: u32 = 28;
pub const ADDR_MOD_DST_SEC5_FidelityIncr_SHAMT: u32 = 13;
pub const ADDR_MOD_DST_SEC5_FidelityIncr_MASK: u32 = 24576;
pub const ADDR_MOD_DST_SEC5_FidelityClear_ADDR32: u32 = 28;
pub const ADDR_MOD_DST_SEC5_FidelityClear_SHAMT: u32 = 15;
pub const ADDR_MOD_DST_SEC5_FidelityClear_MASK: u32 = 32768;
pub const ADDR_MOD_DST_SEC6_DestIncr_ADDR32: u32 = 29;
pub const ADDR_MOD_DST_SEC6_DestIncr_SHAMT: u32 = 0;
pub const ADDR_MOD_DST_SEC6_DestIncr_MASK: u32 = 1023;
pub const ADDR_MOD_DST_SEC6_DestCR_ADDR32: u32 = 29;
pub const ADDR_MOD_DST_SEC6_DestCR_SHAMT: u32 = 10;
pub const ADDR_MOD_DST_SEC6_DestCR_MASK: u32 = 1024;
pub const ADDR_MOD_DST_SEC6_DestClear_ADDR32: u32 = 29;
pub const ADDR_MOD_DST_SEC6_DestClear_SHAMT: u32 = 11;
pub const ADDR_MOD_DST_SEC6_DestClear_MASK: u32 = 2048;
pub const ADDR_MOD_DST_SEC6_DestCToCR_ADDR32: u32 = 29;
pub const ADDR_MOD_DST_SEC6_DestCToCR_SHAMT: u32 = 12;
pub const ADDR_MOD_DST_SEC6_DestCToCR_MASK: u32 = 4096;
pub const ADDR_MOD_DST_SEC6_FidelityIncr_ADDR32: u32 = 29;
pub const ADDR_MOD_DST_SEC6_FidelityIncr_SHAMT: u32 = 13;
pub const ADDR_MOD_DST_SEC6_FidelityIncr_MASK: u32 = 24576;
pub const ADDR_MOD_DST_SEC6_FidelityClear_ADDR32: u32 = 29;
pub const ADDR_MOD_DST_SEC6_FidelityClear_SHAMT: u32 = 15;
pub const ADDR_MOD_DST_SEC6_FidelityClear_MASK: u32 = 32768;
pub const ADDR_MOD_DST_SEC7_DestIncr_ADDR32: u32 = 30;
pub const ADDR_MOD_DST_SEC7_DestIncr_SHAMT: u32 = 0;
pub const ADDR_MOD_DST_SEC7_DestIncr_MASK: u32 = 1023;
pub const ADDR_MOD_DST_SEC7_DestCR_ADDR32: u32 = 30;
pub const ADDR_MOD_DST_SEC7_DestCR_SHAMT: u32 = 10;
pub const ADDR_MOD_DST_SEC7_DestCR_MASK: u32 = 1024;
pub const ADDR_MOD_DST_SEC7_DestClear_ADDR32: u32 = 30;
pub const ADDR_MOD_DST_SEC7_DestClear_SHAMT: u32 = 11;
pub const ADDR_MOD_DST_SEC7_DestClear_MASK: u32 = 2048;
pub const ADDR_MOD_DST_SEC7_DestCToCR_ADDR32: u32 = 30;
pub const ADDR_MOD_DST_SEC7_DestCToCR_SHAMT: u32 = 12;
pub const ADDR_MOD_DST_SEC7_DestCToCR_MASK: u32 = 4096;
pub const ADDR_MOD_DST_SEC7_FidelityIncr_ADDR32: u32 = 30;
pub const ADDR_MOD_DST_SEC7_FidelityIncr_SHAMT: u32 = 13;
pub const ADDR_MOD_DST_SEC7_FidelityIncr_MASK: u32 = 24576;
pub const ADDR_MOD_DST_SEC7_FidelityClear_ADDR32: u32 = 30;
pub const ADDR_MOD_DST_SEC7_FidelityClear_SHAMT: u32 = 15;
pub const ADDR_MOD_DST_SEC7_FidelityClear_MASK: u32 = 32768;
pub const ADDR_MOD_PACK_SEC0_YsrcIncr_ADDR32: u32 = 31;
pub const ADDR_MOD_PACK_SEC0_YsrcIncr_SHAMT: u32 = 0;
pub const ADDR_MOD_PACK_SEC0_YsrcIncr_MASK: u32 = 15;
pub const ADDR_MOD_PACK_SEC0_YsrcCR_ADDR32: u32 = 31;
pub const ADDR_MOD_PACK_SEC0_YsrcCR_SHAMT: u32 = 4;
pub const ADDR_MOD_PACK_SEC0_YsrcCR_MASK: u32 = 16;
pub const ADDR_MOD_PACK_SEC0_YsrcClear_ADDR32: u32 = 31;
pub const ADDR_MOD_PACK_SEC0_YsrcClear_SHAMT: u32 = 5;
pub const ADDR_MOD_PACK_SEC0_YsrcClear_MASK: u32 = 32;
pub const ADDR_MOD_PACK_SEC0_YdstIncr_ADDR32: u32 = 31;
pub const ADDR_MOD_PACK_SEC0_YdstIncr_SHAMT: u32 = 6;
pub const ADDR_MOD_PACK_SEC0_YdstIncr_MASK: u32 = 960;
pub const ADDR_MOD_PACK_SEC0_YdstCR_ADDR32: u32 = 31;
pub const ADDR_MOD_PACK_SEC0_YdstCR_SHAMT: u32 = 10;
pub const ADDR_MOD_PACK_SEC0_YdstCR_MASK: u32 = 1024;
pub const ADDR_MOD_PACK_SEC0_YdstClear_ADDR32: u32 = 31;
pub const ADDR_MOD_PACK_SEC0_YdstClear_SHAMT: u32 = 11;
pub const ADDR_MOD_PACK_SEC0_YdstClear_MASK: u32 = 2048;
pub const ADDR_MOD_PACK_SEC0_ZsrcIncr_ADDR32: u32 = 31;
pub const ADDR_MOD_PACK_SEC0_ZsrcIncr_SHAMT: u32 = 12;
pub const ADDR_MOD_PACK_SEC0_ZsrcIncr_MASK: u32 = 4096;
pub const ADDR_MOD_PACK_SEC0_ZsrcClear_ADDR32: u32 = 31;
pub const ADDR_MOD_PACK_SEC0_ZsrcClear_SHAMT: u32 = 13;
pub const ADDR_MOD_PACK_SEC0_ZsrcClear_MASK: u32 = 8192;
pub const ADDR_MOD_PACK_SEC0_ZdstIncr_ADDR32: u32 = 31;
pub const ADDR_MOD_PACK_SEC0_ZdstIncr_SHAMT: u32 = 14;
pub const ADDR_MOD_PACK_SEC0_ZdstIncr_MASK: u32 = 16384;
pub const ADDR_MOD_PACK_SEC0_ZdstClear_ADDR32: u32 = 31;
pub const ADDR_MOD_PACK_SEC0_ZdstClear_SHAMT: u32 = 15;
pub const ADDR_MOD_PACK_SEC0_ZdstClear_MASK: u32 = 32768;
pub const ADDR_MOD_PACK_SEC1_YsrcIncr_ADDR32: u32 = 32;
pub const ADDR_MOD_PACK_SEC1_YsrcIncr_SHAMT: u32 = 0;
pub const ADDR_MOD_PACK_SEC1_YsrcIncr_MASK: u32 = 15;
pub const ADDR_MOD_PACK_SEC1_YsrcCR_ADDR32: u32 = 32;
pub const ADDR_MOD_PACK_SEC1_YsrcCR_SHAMT: u32 = 4;
pub const ADDR_MOD_PACK_SEC1_YsrcCR_MASK: u32 = 16;
pub const ADDR_MOD_PACK_SEC1_YsrcClear_ADDR32: u32 = 32;
pub const ADDR_MOD_PACK_SEC1_YsrcClear_SHAMT: u32 = 5;
pub const ADDR_MOD_PACK_SEC1_YsrcClear_MASK: u32 = 32;
pub const ADDR_MOD_PACK_SEC1_YdstIncr_ADDR32: u32 = 32;
pub const ADDR_MOD_PACK_SEC1_YdstIncr_SHAMT: u32 = 6;
pub const ADDR_MOD_PACK_SEC1_YdstIncr_MASK: u32 = 960;
pub const ADDR_MOD_PACK_SEC1_YdstCR_ADDR32: u32 = 32;
pub const ADDR_MOD_PACK_SEC1_YdstCR_SHAMT: u32 = 10;
pub const ADDR_MOD_PACK_SEC1_YdstCR_MASK: u32 = 1024;
pub const ADDR_MOD_PACK_SEC1_YdstClear_ADDR32: u32 = 32;
pub const ADDR_MOD_PACK_SEC1_YdstClear_SHAMT: u32 = 11;
pub const ADDR_MOD_PACK_SEC1_YdstClear_MASK: u32 = 2048;
pub const ADDR_MOD_PACK_SEC1_ZsrcIncr_ADDR32: u32 = 32;
pub const ADDR_MOD_PACK_SEC1_ZsrcIncr_SHAMT: u32 = 12;
pub const ADDR_MOD_PACK_SEC1_ZsrcIncr_MASK: u32 = 4096;
pub const ADDR_MOD_PACK_SEC1_ZsrcClear_ADDR32: u32 = 32;
pub const ADDR_MOD_PACK_SEC1_ZsrcClear_SHAMT: u32 = 13;
pub const ADDR_MOD_PACK_SEC1_ZsrcClear_MASK: u32 = 8192;
pub const ADDR_MOD_PACK_SEC1_ZdstIncr_ADDR32: u32 = 32;
pub const ADDR_MOD_PACK_SEC1_ZdstIncr_SHAMT: u32 = 14;
pub const ADDR_MOD_PACK_SEC1_ZdstIncr_MASK: u32 = 16384;
pub const ADDR_MOD_PACK_SEC1_ZdstClear_ADDR32: u32 = 32;
pub const ADDR_MOD_PACK_SEC1_ZdstClear_SHAMT: u32 = 15;
pub const ADDR_MOD_PACK_SEC1_ZdstClear_MASK: u32 = 32768;
pub const ADDR_MOD_PACK_SEC2_YsrcIncr_ADDR32: u32 = 33;
pub const ADDR_MOD_PACK_SEC2_YsrcIncr_SHAMT: u32 = 0;
pub const ADDR_MOD_PACK_SEC2_YsrcIncr_MASK: u32 = 15;
pub const ADDR_MOD_PACK_SEC2_YsrcCR_ADDR32: u32 = 33;
pub const ADDR_MOD_PACK_SEC2_YsrcCR_SHAMT: u32 = 4;
pub const ADDR_MOD_PACK_SEC2_YsrcCR_MASK: u32 = 16;
pub const ADDR_MOD_PACK_SEC2_YsrcClear_ADDR32: u32 = 33;
pub const ADDR_MOD_PACK_SEC2_YsrcClear_SHAMT: u32 = 5;
pub const ADDR_MOD_PACK_SEC2_YsrcClear_MASK: u32 = 32;
pub const ADDR_MOD_PACK_SEC2_YdstIncr_ADDR32: u32 = 33;
pub const ADDR_MOD_PACK_SEC2_YdstIncr_SHAMT: u32 = 6;
pub const ADDR_MOD_PACK_SEC2_YdstIncr_MASK: u32 = 960;
pub const ADDR_MOD_PACK_SEC2_YdstCR_ADDR32: u32 = 33;
pub const ADDR_MOD_PACK_SEC2_YdstCR_SHAMT: u32 = 10;
pub const ADDR_MOD_PACK_SEC2_YdstCR_MASK: u32 = 1024;
pub const ADDR_MOD_PACK_SEC2_YdstClear_ADDR32: u32 = 33;
pub const ADDR_MOD_PACK_SEC2_YdstClear_SHAMT: u32 = 11;
pub const ADDR_MOD_PACK_SEC2_YdstClear_MASK: u32 = 2048;
pub const ADDR_MOD_PACK_SEC2_ZsrcIncr_ADDR32: u32 = 33;
pub const ADDR_MOD_PACK_SEC2_ZsrcIncr_SHAMT: u32 = 12;
pub const ADDR_MOD_PACK_SEC2_ZsrcIncr_MASK: u32 = 4096;
pub const ADDR_MOD_PACK_SEC2_ZsrcClear_ADDR32: u32 = 33;
pub const ADDR_MOD_PACK_SEC2_ZsrcClear_SHAMT: u32 = 13;
pub const ADDR_MOD_PACK_SEC2_ZsrcClear_MASK: u32 = 8192;
pub const ADDR_MOD_PACK_SEC2_ZdstIncr_ADDR32: u32 = 33;
pub const ADDR_MOD_PACK_SEC2_ZdstIncr_SHAMT: u32 = 14;
pub const ADDR_MOD_PACK_SEC2_ZdstIncr_MASK: u32 = 16384;
pub const ADDR_MOD_PACK_SEC2_ZdstClear_ADDR32: u32 = 33;
pub const ADDR_MOD_PACK_SEC2_ZdstClear_SHAMT: u32 = 15;
pub const ADDR_MOD_PACK_SEC2_ZdstClear_MASK: u32 = 32768;
pub const ADDR_MOD_PACK_SEC3_YsrcIncr_ADDR32: u32 = 34;
pub const ADDR_MOD_PACK_SEC3_YsrcIncr_SHAMT: u32 = 0;
pub const ADDR_MOD_PACK_SEC3_YsrcIncr_MASK: u32 = 15;
pub const ADDR_MOD_PACK_SEC3_YsrcCR_ADDR32: u32 = 34;
pub const ADDR_MOD_PACK_SEC3_YsrcCR_SHAMT: u32 = 4;
pub const ADDR_MOD_PACK_SEC3_YsrcCR_MASK: u32 = 16;
pub const ADDR_MOD_PACK_SEC3_YsrcClear_ADDR32: u32 = 34;
pub const ADDR_MOD_PACK_SEC3_YsrcClear_SHAMT: u32 = 5;
pub const ADDR_MOD_PACK_SEC3_YsrcClear_MASK: u32 = 32;
pub const ADDR_MOD_PACK_SEC3_YdstIncr_ADDR32: u32 = 34;
pub const ADDR_MOD_PACK_SEC3_YdstIncr_SHAMT: u32 = 6;
pub const ADDR_MOD_PACK_SEC3_YdstIncr_MASK: u32 = 960;
pub const ADDR_MOD_PACK_SEC3_YdstCR_ADDR32: u32 = 34;
pub const ADDR_MOD_PACK_SEC3_YdstCR_SHAMT: u32 = 10;
pub const ADDR_MOD_PACK_SEC3_YdstCR_MASK: u32 = 1024;
pub const ADDR_MOD_PACK_SEC3_YdstClear_ADDR32: u32 = 34;
pub const ADDR_MOD_PACK_SEC3_YdstClear_SHAMT: u32 = 11;
pub const ADDR_MOD_PACK_SEC3_YdstClear_MASK: u32 = 2048;
pub const ADDR_MOD_PACK_SEC3_ZsrcIncr_ADDR32: u32 = 34;
pub const ADDR_MOD_PACK_SEC3_ZsrcIncr_SHAMT: u32 = 12;
pub const ADDR_MOD_PACK_SEC3_ZsrcIncr_MASK: u32 = 4096;
pub const ADDR_MOD_PACK_SEC3_ZsrcClear_ADDR32: u32 = 34;
pub const ADDR_MOD_PACK_SEC3_ZsrcClear_SHAMT: u32 = 13;
pub const ADDR_MOD_PACK_SEC3_ZsrcClear_MASK: u32 = 8192;
pub const ADDR_MOD_PACK_SEC3_ZdstIncr_ADDR32: u32 = 34;
pub const ADDR_MOD_PACK_SEC3_ZdstIncr_SHAMT: u32 = 14;
pub const ADDR_MOD_PACK_SEC3_ZdstIncr_MASK: u32 = 16384;
pub const ADDR_MOD_PACK_SEC3_ZdstClear_ADDR32: u32 = 34;
pub const ADDR_MOD_PACK_SEC3_ZdstClear_SHAMT: u32 = 15;
pub const ADDR_MOD_PACK_SEC3_ZdstClear_MASK: u32 = 32768;
pub const ADDR_MOD_PACK_SEC4_YsrcIncr_ADDR32: u32 = 35;
pub const ADDR_MOD_PACK_SEC4_YsrcIncr_SHAMT: u32 = 0;
pub const ADDR_MOD_PACK_SEC4_YsrcIncr_MASK: u32 = 15;
pub const ADDR_MOD_PACK_SEC4_YsrcCR_ADDR32: u32 = 35;
pub const ADDR_MOD_PACK_SEC4_YsrcCR_SHAMT: u32 = 4;
pub const ADDR_MOD_PACK_SEC4_YsrcCR_MASK: u32 = 16;
pub const ADDR_MOD_PACK_SEC4_YsrcClear_ADDR32: u32 = 35;
pub const ADDR_MOD_PACK_SEC4_YsrcClear_SHAMT: u32 = 5;
pub const ADDR_MOD_PACK_SEC4_YsrcClear_MASK: u32 = 32;
pub const ADDR_MOD_PACK_SEC4_YdstIncr_ADDR32: u32 = 35;
pub const ADDR_MOD_PACK_SEC4_YdstIncr_SHAMT: u32 = 6;
pub const ADDR_MOD_PACK_SEC4_YdstIncr_MASK: u32 = 960;
pub const ADDR_MOD_PACK_SEC4_YdstCR_ADDR32: u32 = 35;
pub const ADDR_MOD_PACK_SEC4_YdstCR_SHAMT: u32 = 10;
pub const ADDR_MOD_PACK_SEC4_YdstCR_MASK: u32 = 1024;
pub const ADDR_MOD_PACK_SEC4_YdstClear_ADDR32: u32 = 35;
pub const ADDR_MOD_PACK_SEC4_YdstClear_SHAMT: u32 = 11;
pub const ADDR_MOD_PACK_SEC4_YdstClear_MASK: u32 = 2048;
pub const ADDR_MOD_PACK_SEC4_ZsrcIncr_ADDR32: u32 = 35;
pub const ADDR_MOD_PACK_SEC4_ZsrcIncr_SHAMT: u32 = 12;
pub const ADDR_MOD_PACK_SEC4_ZsrcIncr_MASK: u32 = 4096;
pub const ADDR_MOD_PACK_SEC4_ZsrcClear_ADDR32: u32 = 35;
pub const ADDR_MOD_PACK_SEC4_ZsrcClear_SHAMT: u32 = 13;
pub const ADDR_MOD_PACK_SEC4_ZsrcClear_MASK: u32 = 8192;
pub const ADDR_MOD_PACK_SEC4_ZdstIncr_ADDR32: u32 = 35;
pub const ADDR_MOD_PACK_SEC4_ZdstIncr_SHAMT: u32 = 14;
pub const ADDR_MOD_PACK_SEC4_ZdstIncr_MASK: u32 = 16384;
pub const ADDR_MOD_PACK_SEC4_ZdstClear_ADDR32: u32 = 35;
pub const ADDR_MOD_PACK_SEC4_ZdstClear_SHAMT: u32 = 15;
pub const ADDR_MOD_PACK_SEC4_ZdstClear_MASK: u32 = 32768;
pub const ADDR_MOD_PACK_SEC5_YsrcIncr_ADDR32: u32 = 36;
pub const ADDR_MOD_PACK_SEC5_YsrcIncr_SHAMT: u32 = 0;
pub const ADDR_MOD_PACK_SEC5_YsrcIncr_MASK: u32 = 15;
pub const ADDR_MOD_PACK_SEC5_YsrcCR_ADDR32: u32 = 36;
pub const ADDR_MOD_PACK_SEC5_YsrcCR_SHAMT: u32 = 4;
pub const ADDR_MOD_PACK_SEC5_YsrcCR_MASK: u32 = 16;
pub const ADDR_MOD_PACK_SEC5_YsrcClear_ADDR32: u32 = 36;
pub const ADDR_MOD_PACK_SEC5_YsrcClear_SHAMT: u32 = 5;
pub const ADDR_MOD_PACK_SEC5_YsrcClear_MASK: u32 = 32;
pub const ADDR_MOD_PACK_SEC5_YdstIncr_ADDR32: u32 = 36;
pub const ADDR_MOD_PACK_SEC5_YdstIncr_SHAMT: u32 = 6;
pub const ADDR_MOD_PACK_SEC5_YdstIncr_MASK: u32 = 960;
pub const ADDR_MOD_PACK_SEC5_YdstCR_ADDR32: u32 = 36;
pub const ADDR_MOD_PACK_SEC5_YdstCR_SHAMT: u32 = 10;
pub const ADDR_MOD_PACK_SEC5_YdstCR_MASK: u32 = 1024;
pub const ADDR_MOD_PACK_SEC5_YdstClear_ADDR32: u32 = 36;
pub const ADDR_MOD_PACK_SEC5_YdstClear_SHAMT: u32 = 11;
pub const ADDR_MOD_PACK_SEC5_YdstClear_MASK: u32 = 2048;
pub const ADDR_MOD_PACK_SEC5_ZsrcIncr_ADDR32: u32 = 36;
pub const ADDR_MOD_PACK_SEC5_ZsrcIncr_SHAMT: u32 = 12;
pub const ADDR_MOD_PACK_SEC5_ZsrcIncr_MASK: u32 = 4096;
pub const ADDR_MOD_PACK_SEC5_ZsrcClear_ADDR32: u32 = 36;
pub const ADDR_MOD_PACK_SEC5_ZsrcClear_SHAMT: u32 = 13;
pub const ADDR_MOD_PACK_SEC5_ZsrcClear_MASK: u32 = 8192;
pub const ADDR_MOD_PACK_SEC5_ZdstIncr_ADDR32: u32 = 36;
pub const ADDR_MOD_PACK_SEC5_ZdstIncr_SHAMT: u32 = 14;
pub const ADDR_MOD_PACK_SEC5_ZdstIncr_MASK: u32 = 16384;
pub const ADDR_MOD_PACK_SEC5_ZdstClear_ADDR32: u32 = 36;
pub const ADDR_MOD_PACK_SEC5_ZdstClear_SHAMT: u32 = 15;
pub const ADDR_MOD_PACK_SEC5_ZdstClear_MASK: u32 = 32768;
pub const ADDR_MOD_PACK_SEC6_YsrcIncr_ADDR32: u32 = 37;
pub const ADDR_MOD_PACK_SEC6_YsrcIncr_SHAMT: u32 = 0;
pub const ADDR_MOD_PACK_SEC6_YsrcIncr_MASK: u32 = 15;
pub const ADDR_MOD_PACK_SEC6_YsrcCR_ADDR32: u32 = 37;
pub const ADDR_MOD_PACK_SEC6_YsrcCR_SHAMT: u32 = 4;
pub const ADDR_MOD_PACK_SEC6_YsrcCR_MASK: u32 = 16;
pub const ADDR_MOD_PACK_SEC6_YsrcClear_ADDR32: u32 = 37;
pub const ADDR_MOD_PACK_SEC6_YsrcClear_SHAMT: u32 = 5;
pub const ADDR_MOD_PACK_SEC6_YsrcClear_MASK: u32 = 32;
pub const ADDR_MOD_PACK_SEC6_YdstIncr_ADDR32: u32 = 37;
pub const ADDR_MOD_PACK_SEC6_YdstIncr_SHAMT: u32 = 6;
pub const ADDR_MOD_PACK_SEC6_YdstIncr_MASK: u32 = 960;
pub const ADDR_MOD_PACK_SEC6_YdstCR_ADDR32: u32 = 37;
pub const ADDR_MOD_PACK_SEC6_YdstCR_SHAMT: u32 = 10;
pub const ADDR_MOD_PACK_SEC6_YdstCR_MASK: u32 = 1024;
pub const ADDR_MOD_PACK_SEC6_YdstClear_ADDR32: u32 = 37;
pub const ADDR_MOD_PACK_SEC6_YdstClear_SHAMT: u32 = 11;
pub const ADDR_MOD_PACK_SEC6_YdstClear_MASK: u32 = 2048;
pub const ADDR_MOD_PACK_SEC6_ZsrcIncr_ADDR32: u32 = 37;
pub const ADDR_MOD_PACK_SEC6_ZsrcIncr_SHAMT: u32 = 12;
pub const ADDR_MOD_PACK_SEC6_ZsrcIncr_MASK: u32 = 4096;
pub const ADDR_MOD_PACK_SEC6_ZsrcClear_ADDR32: u32 = 37;
pub const ADDR_MOD_PACK_SEC6_ZsrcClear_SHAMT: u32 = 13;
pub const ADDR_MOD_PACK_SEC6_ZsrcClear_MASK: u32 = 8192;
pub const ADDR_MOD_PACK_SEC6_ZdstIncr_ADDR32: u32 = 37;
pub const ADDR_MOD_PACK_SEC6_ZdstIncr_SHAMT: u32 = 14;
pub const ADDR_MOD_PACK_SEC6_ZdstIncr_MASK: u32 = 16384;
pub const ADDR_MOD_PACK_SEC6_ZdstClear_ADDR32: u32 = 37;
pub const ADDR_MOD_PACK_SEC6_ZdstClear_SHAMT: u32 = 15;
pub const ADDR_MOD_PACK_SEC6_ZdstClear_MASK: u32 = 32768;
pub const ADDR_MOD_PACK_SEC7_YsrcIncr_ADDR32: u32 = 38;
pub const ADDR_MOD_PACK_SEC7_YsrcIncr_SHAMT: u32 = 0;
pub const ADDR_MOD_PACK_SEC7_YsrcIncr_MASK: u32 = 15;
pub const ADDR_MOD_PACK_SEC7_YsrcCR_ADDR32: u32 = 38;
pub const ADDR_MOD_PACK_SEC7_YsrcCR_SHAMT: u32 = 4;
pub const ADDR_MOD_PACK_SEC7_YsrcCR_MASK: u32 = 16;
pub const ADDR_MOD_PACK_SEC7_YsrcClear_ADDR32: u32 = 38;
pub const ADDR_MOD_PACK_SEC7_YsrcClear_SHAMT: u32 = 5;
pub const ADDR_MOD_PACK_SEC7_YsrcClear_MASK: u32 = 32;
pub const ADDR_MOD_PACK_SEC7_YdstIncr_ADDR32: u32 = 38;
pub const ADDR_MOD_PACK_SEC7_YdstIncr_SHAMT: u32 = 6;
pub const ADDR_MOD_PACK_SEC7_YdstIncr_MASK: u32 = 960;
pub const ADDR_MOD_PACK_SEC7_YdstCR_ADDR32: u32 = 38;
pub const ADDR_MOD_PACK_SEC7_YdstCR_SHAMT: u32 = 10;
pub const ADDR_MOD_PACK_SEC7_YdstCR_MASK: u32 = 1024;
pub const ADDR_MOD_PACK_SEC7_YdstClear_ADDR32: u32 = 38;
pub const ADDR_MOD_PACK_SEC7_YdstClear_SHAMT: u32 = 11;
pub const ADDR_MOD_PACK_SEC7_YdstClear_MASK: u32 = 2048;
pub const ADDR_MOD_PACK_SEC7_ZsrcIncr_ADDR32: u32 = 38;
pub const ADDR_MOD_PACK_SEC7_ZsrcIncr_SHAMT: u32 = 12;
pub const ADDR_MOD_PACK_SEC7_ZsrcIncr_MASK: u32 = 4096;
pub const ADDR_MOD_PACK_SEC7_ZsrcClear_ADDR32: u32 = 38;
pub const ADDR_MOD_PACK_SEC7_ZsrcClear_SHAMT: u32 = 13;
pub const ADDR_MOD_PACK_SEC7_ZsrcClear_MASK: u32 = 8192;
pub const ADDR_MOD_PACK_SEC7_ZdstIncr_ADDR32: u32 = 38;
pub const ADDR_MOD_PACK_SEC7_ZdstIncr_SHAMT: u32 = 14;
pub const ADDR_MOD_PACK_SEC7_ZdstIncr_MASK: u32 = 16384;
pub const ADDR_MOD_PACK_SEC7_ZdstClear_ADDR32: u32 = 38;
pub const ADDR_MOD_PACK_SEC7_ZdstClear_SHAMT: u32 = 15;
pub const ADDR_MOD_PACK_SEC7_ZdstClear_MASK: u32 = 32768;
pub const UNPACK_MISC_CFG_CfgContextOffset_0_ADDR32: u32 = 39;
pub const UNPACK_MISC_CFG_CfgContextOffset_0_SHAMT: u32 = 0;
pub const UNPACK_MISC_CFG_CfgContextOffset_0_MASK: u32 = 15;
pub const UNPACK_MISC_CFG_CfgContextCntReset_0_ADDR32: u32 = 39;
pub const UNPACK_MISC_CFG_CfgContextCntReset_0_SHAMT: u32 = 4;
pub const UNPACK_MISC_CFG_CfgContextCntReset_0_MASK: u32 = 16;
pub const UNPACK_MISC_CFG_CfgContextCntInc_0_ADDR32: u32 = 39;
pub const UNPACK_MISC_CFG_CfgContextCntInc_0_SHAMT: u32 = 5;
pub const UNPACK_MISC_CFG_CfgContextCntInc_0_MASK: u32 = 32;
pub const UNPACK_MISC_CFG_CfgContextOffset_1_ADDR32: u32 = 39;
pub const UNPACK_MISC_CFG_CfgContextOffset_1_SHAMT: u32 = 8;
pub const UNPACK_MISC_CFG_CfgContextOffset_1_MASK: u32 = 3840;
pub const UNPACK_MISC_CFG_CfgContextCntReset_1_ADDR32: u32 = 39;
pub const UNPACK_MISC_CFG_CfgContextCntReset_1_SHAMT: u32 = 12;
pub const UNPACK_MISC_CFG_CfgContextCntReset_1_MASK: u32 = 4096;
pub const UNPACK_MISC_CFG_CfgContextCntInc_1_ADDR32: u32 = 39;
pub const UNPACK_MISC_CFG_CfgContextCntInc_1_SHAMT: u32 = 13;
pub const UNPACK_MISC_CFG_CfgContextCntInc_1_MASK: u32 = 8192;
pub const NOC_OVERLAY_MSG_CLEAR_StreamId_0_ADDR32: u32 = 40;
pub const NOC_OVERLAY_MSG_CLEAR_StreamId_0_SHAMT: u32 = 0;
pub const NOC_OVERLAY_MSG_CLEAR_StreamId_0_MASK: u32 = 63;
pub const NOC_OVERLAY_MSG_CLEAR_MsgNum_0_ADDR32: u32 = 40;
pub const NOC_OVERLAY_MSG_CLEAR_MsgNum_0_SHAMT: u32 = 8;
pub const NOC_OVERLAY_MSG_CLEAR_MsgNum_0_MASK: u32 = 1792;
pub const NOC_OVERLAY_MSG_CLEAR_StreamId_1_ADDR32: u32 = 41;
pub const NOC_OVERLAY_MSG_CLEAR_StreamId_1_SHAMT: u32 = 0;
pub const NOC_OVERLAY_MSG_CLEAR_StreamId_1_MASK: u32 = 63;
pub const NOC_OVERLAY_MSG_CLEAR_MsgNum_1_ADDR32: u32 = 41;
pub const NOC_OVERLAY_MSG_CLEAR_MsgNum_1_SHAMT: u32 = 8;
pub const NOC_OVERLAY_MSG_CLEAR_MsgNum_1_MASK: u32 = 1792;
pub const CG_CTRL_EN_Regblocks_ADDR32: u32 = 42;
pub const CG_CTRL_EN_Regblocks_SHAMT: u32 = 0;
pub const CG_CTRL_EN_Regblocks_MASK: u32 = 1;
pub const CG_CTRL_EN_Fpu_ADDR32: u32 = 42;
pub const CG_CTRL_EN_Fpu_SHAMT: u32 = 1;
pub const CG_CTRL_EN_Fpu_MASK: u32 = 2;
pub const CG_CTRL_EN_Fpu_mtile_ADDR32: u32 = 42;
pub const CG_CTRL_EN_Fpu_mtile_SHAMT: u32 = 2;
pub const CG_CTRL_EN_Fpu_mtile_MASK: u32 = 4;
pub const CG_CTRL_EN_Fpu_sfpu_ADDR32: u32 = 42;
pub const CG_CTRL_EN_Fpu_sfpu_SHAMT: u32 = 3;
pub const CG_CTRL_EN_Fpu_sfpu_MASK: u32 = 8;
pub const CG_CTRL_EN_Move_ADDR32: u32 = 42;
pub const CG_CTRL_EN_Move_SHAMT: u32 = 4;
pub const CG_CTRL_EN_Move_MASK: u32 = 16;
pub const CG_CTRL_EN_Packer_ADDR32: u32 = 42;
pub const CG_CTRL_EN_Packer_SHAMT: u32 = 5;
pub const CG_CTRL_EN_Packer_MASK: u32 = 480;
pub const CG_CTRL_EN_Unpacker_ADDR32: u32 = 42;
pub const CG_CTRL_EN_Unpacker_SHAMT: u32 = 9;
pub const CG_CTRL_EN_Unpacker_MASK: u32 = 1536;
pub const CG_CTRL_EN_Xsearch_ADDR32: u32 = 42;
pub const CG_CTRL_EN_Xsearch_SHAMT: u32 = 11;
pub const CG_CTRL_EN_Xsearch_MASK: u32 = 2048;
pub const CG_CTRL_EN_Thcon_ADDR32: u32 = 42;
pub const CG_CTRL_EN_Thcon_SHAMT: u32 = 12;
pub const CG_CTRL_EN_Thcon_MASK: u32 = 4096;
pub const CG_CTRL_EN_Trisc_ADDR32: u32 = 42;
pub const CG_CTRL_EN_Trisc_SHAMT: u32 = 13;
pub const CG_CTRL_EN_Trisc_MASK: u32 = 8192;
pub const CG_CTRL_EN_Retmux_ADDR32: u32 = 42;
pub const CG_CTRL_EN_Retmux_SHAMT: u32 = 14;
pub const CG_CTRL_EN_Retmux_MASK: u32 = 16384;
pub const CG_CTRL_EN_Ithread_ADDR32: u32 = 42;
pub const CG_CTRL_EN_Ithread_SHAMT: u32 = 15;
pub const CG_CTRL_EN_Ithread_MASK: u32 = 32768;
pub const CG_CTRL_EN_Hyst_ADDR32: u32 = 43;
pub const CG_CTRL_EN_Hyst_SHAMT: u32 = 2;
pub const CG_CTRL_EN_Hyst_MASK: u32 = 508;
pub const CG_CTRL_KICK_Regblocks_ADDR32: u32 = 44;
pub const CG_CTRL_KICK_Regblocks_SHAMT: u32 = 0;
pub const CG_CTRL_KICK_Regblocks_MASK: u32 = 1;
pub const CG_CTRL_KICK_Fpu_ADDR32: u32 = 44;
pub const CG_CTRL_KICK_Fpu_SHAMT: u32 = 1;
pub const CG_CTRL_KICK_Fpu_MASK: u32 = 2;
pub const CG_CTRL_KICK_Move_ADDR32: u32 = 44;
pub const CG_CTRL_KICK_Move_SHAMT: u32 = 2;
pub const CG_CTRL_KICK_Move_MASK: u32 = 4;
pub const CG_CTRL_KICK_Packer_ADDR32: u32 = 44;
pub const CG_CTRL_KICK_Packer_SHAMT: u32 = 3;
pub const CG_CTRL_KICK_Packer_MASK: u32 = 120;
pub const CG_CTRL_KICK_Unpacker_ADDR32: u32 = 44;
pub const CG_CTRL_KICK_Unpacker_SHAMT: u32 = 7;
pub const CG_CTRL_KICK_Unpacker_MASK: u32 = 384;
pub const CG_CTRL_KICK_Xsearch_ADDR32: u32 = 44;
pub const CG_CTRL_KICK_Xsearch_SHAMT: u32 = 9;
pub const CG_CTRL_KICK_Xsearch_MASK: u32 = 512;
pub const CG_CTRL_KICK_Thcon_ADDR32: u32 = 44;
pub const CG_CTRL_KICK_Thcon_SHAMT: u32 = 10;
pub const CG_CTRL_KICK_Thcon_MASK: u32 = 1024;
pub const CG_CTRL_KICK_Trisc_ADDR32: u32 = 44;
pub const CG_CTRL_KICK_Trisc_SHAMT: u32 = 11;
pub const CG_CTRL_KICK_Trisc_MASK: u32 = 2048;
pub const CG_CTRL_KICK_Retmux_ADDR32: u32 = 44;
pub const CG_CTRL_KICK_Retmux_SHAMT: u32 = 12;
pub const CG_CTRL_KICK_Retmux_MASK: u32 = 4096;
pub const CG_CTRL_KICK_Ithread_ADDR32: u32 = 44;
pub const CG_CTRL_KICK_Ithread_SHAMT: u32 = 13;
pub const CG_CTRL_KICK_Ithread_MASK: u32 = 8192;
pub const PERF_CNT_CMD_Cmd0Start_ADDR32: u32 = 45;
pub const PERF_CNT_CMD_Cmd0Start_SHAMT: u32 = 0;
pub const PERF_CNT_CMD_Cmd0Start_MASK: u32 = 1;
pub const PERF_CNT_CMD_Cmd0Stop_ADDR32: u32 = 45;
pub const PERF_CNT_CMD_Cmd0Stop_SHAMT: u32 = 1;
pub const PERF_CNT_CMD_Cmd0Stop_MASK: u32 = 2;
pub const PERF_CNT_CMD_Cmd1Start_ADDR32: u32 = 45;
pub const PERF_CNT_CMD_Cmd1Start_SHAMT: u32 = 2;
pub const PERF_CNT_CMD_Cmd1Start_MASK: u32 = 4;
pub const PERF_CNT_CMD_Cmd1Stop_ADDR32: u32 = 45;
pub const PERF_CNT_CMD_Cmd1Stop_SHAMT: u32 = 3;
pub const PERF_CNT_CMD_Cmd1Stop_MASK: u32 = 8;
pub const PERF_CNT_CMD_Cmd2Start_ADDR32: u32 = 45;
pub const PERF_CNT_CMD_Cmd2Start_SHAMT: u32 = 4;
pub const PERF_CNT_CMD_Cmd2Start_MASK: u32 = 16;
pub const PERF_CNT_CMD_Cmd2Stop_ADDR32: u32 = 45;
pub const PERF_CNT_CMD_Cmd2Stop_SHAMT: u32 = 5;
pub const PERF_CNT_CMD_Cmd2Stop_MASK: u32 = 32;
pub const PERF_CNT_CMD_Cmd3Start_ADDR32: u32 = 45;
pub const PERF_CNT_CMD_Cmd3Start_SHAMT: u32 = 6;
pub const PERF_CNT_CMD_Cmd3Start_MASK: u32 = 64;
pub const PERF_CNT_CMD_Cmd3Stop_ADDR32: u32 = 45;
pub const PERF_CNT_CMD_Cmd3Stop_SHAMT: u32 = 7;
pub const PERF_CNT_CMD_Cmd3Stop_MASK: u32 = 128;
pub const ENABLE_ACC_STATS_Enable_ADDR32: u32 = 46;
pub const ENABLE_ACC_STATS_Enable_SHAMT: u32 = 0;
pub const ENABLE_ACC_STATS_Enable_MASK: u32 = 1;
pub const FPU_BIAS_SEL_Pointer_ADDR32: u32 = 47;
pub const FPU_BIAS_SEL_Pointer_SHAMT: u32 = 0;
pub const FPU_BIAS_SEL_Pointer_MASK: u32 = 1;
pub const ADDR_MOD_BIAS_SEC0_BiasIncr_ADDR32: u32 = 48;
pub const ADDR_MOD_BIAS_SEC0_BiasIncr_SHAMT: u32 = 0;
pub const ADDR_MOD_BIAS_SEC0_BiasIncr_MASK: u32 = 15;
pub const ADDR_MOD_BIAS_SEC0_BiasClear_ADDR32: u32 = 48;
pub const ADDR_MOD_BIAS_SEC0_BiasClear_SHAMT: u32 = 4;
pub const ADDR_MOD_BIAS_SEC0_BiasClear_MASK: u32 = 16;
pub const ADDR_MOD_BIAS_SEC1_BiasIncr_ADDR32: u32 = 49;
pub const ADDR_MOD_BIAS_SEC1_BiasIncr_SHAMT: u32 = 0;
pub const ADDR_MOD_BIAS_SEC1_BiasIncr_MASK: u32 = 15;
pub const ADDR_MOD_BIAS_SEC1_BiasClear_ADDR32: u32 = 49;
pub const ADDR_MOD_BIAS_SEC1_BiasClear_SHAMT: u32 = 4;
pub const ADDR_MOD_BIAS_SEC1_BiasClear_MASK: u32 = 16;
pub const ADDR_MOD_BIAS_SEC2_BiasIncr_ADDR32: u32 = 50;
pub const ADDR_MOD_BIAS_SEC2_BiasIncr_SHAMT: u32 = 0;
pub const ADDR_MOD_BIAS_SEC2_BiasIncr_MASK: u32 = 15;
pub const ADDR_MOD_BIAS_SEC2_BiasClear_ADDR32: u32 = 50;
pub const ADDR_MOD_BIAS_SEC2_BiasClear_SHAMT: u32 = 4;
pub const ADDR_MOD_BIAS_SEC2_BiasClear_MASK: u32 = 16;
pub const ADDR_MOD_BIAS_SEC3_BiasIncr_ADDR32: u32 = 51;
pub const ADDR_MOD_BIAS_SEC3_BiasIncr_SHAMT: u32 = 0;
pub const ADDR_MOD_BIAS_SEC3_BiasIncr_MASK: u32 = 15;
pub const ADDR_MOD_BIAS_SEC3_BiasClear_ADDR32: u32 = 51;
pub const ADDR_MOD_BIAS_SEC3_BiasClear_SHAMT: u32 = 4;
pub const ADDR_MOD_BIAS_SEC3_BiasClear_MASK: u32 = 16;
pub const ADDR_MOD_BIAS_SEC4_BiasIncr_ADDR32: u32 = 52;
pub const ADDR_MOD_BIAS_SEC4_BiasIncr_SHAMT: u32 = 0;
pub const ADDR_MOD_BIAS_SEC4_BiasIncr_MASK: u32 = 15;
pub const ADDR_MOD_BIAS_SEC4_BiasClear_ADDR32: u32 = 52;
pub const ADDR_MOD_BIAS_SEC4_BiasClear_SHAMT: u32 = 4;
pub const ADDR_MOD_BIAS_SEC4_BiasClear_MASK: u32 = 16;
pub const ADDR_MOD_BIAS_SEC5_BiasIncr_ADDR32: u32 = 53;
pub const ADDR_MOD_BIAS_SEC5_BiasIncr_SHAMT: u32 = 0;
pub const ADDR_MOD_BIAS_SEC5_BiasIncr_MASK: u32 = 15;
pub const ADDR_MOD_BIAS_SEC5_BiasClear_ADDR32: u32 = 53;
pub const ADDR_MOD_BIAS_SEC5_BiasClear_SHAMT: u32 = 4;
pub const ADDR_MOD_BIAS_SEC5_BiasClear_MASK: u32 = 16;
pub const ADDR_MOD_BIAS_SEC6_BiasIncr_ADDR32: u32 = 54;
pub const ADDR_MOD_BIAS_SEC6_BiasIncr_SHAMT: u32 = 0;
pub const ADDR_MOD_BIAS_SEC6_BiasIncr_MASK: u32 = 15;
pub const ADDR_MOD_BIAS_SEC6_BiasClear_ADDR32: u32 = 54;
pub const ADDR_MOD_BIAS_SEC6_BiasClear_SHAMT: u32 = 4;
pub const ADDR_MOD_BIAS_SEC6_BiasClear_MASK: u32 = 16;
pub const ADDR_MOD_BIAS_SEC7_BiasIncr_ADDR32: u32 = 55;
pub const ADDR_MOD_BIAS_SEC7_BiasIncr_SHAMT: u32 = 0;
pub const ADDR_MOD_BIAS_SEC7_BiasIncr_MASK: u32 = 15;
pub const ADDR_MOD_BIAS_SEC7_BiasClear_ADDR32: u32 = 55;
pub const ADDR_MOD_BIAS_SEC7_BiasClear_SHAMT: u32 = 4;
pub const ADDR_MOD_BIAS_SEC7_BiasClear_MASK: u32 = 16;
pub const FP16A_FORCE_Enable_ADDR32: u32 = 56;
pub const FP16A_FORCE_Enable_SHAMT: u32 = 0;
pub const FP16A_FORCE_Enable_MASK: u32 = 1;
pub const ALU_CFGREG_BASE_ADDR32: u32 = 0;
pub const ALU_FORMAT_SPEC_REG_SrcA_val_ADDR32: u32 = 0;
pub const ALU_FORMAT_SPEC_REG_SrcA_val_SHAMT: u32 = 0;
pub const ALU_FORMAT_SPEC_REG_SrcA_val_MASK: u32 = 15;
pub const ALU_FORMAT_SPEC_REG_SrcA_override_ADDR32: u32 = 0;
pub const ALU_FORMAT_SPEC_REG_SrcA_override_SHAMT: u32 = 4;
pub const ALU_FORMAT_SPEC_REG_SrcA_override_MASK: u32 = 16;
pub const ALU_FORMAT_SPEC_REG_SrcB_val_ADDR32: u32 = 0;
pub const ALU_FORMAT_SPEC_REG_SrcB_val_SHAMT: u32 = 5;
pub const ALU_FORMAT_SPEC_REG_SrcB_val_MASK: u32 = 480;
pub const ALU_FORMAT_SPEC_REG_SrcB_override_ADDR32: u32 = 0;
pub const ALU_FORMAT_SPEC_REG_SrcB_override_SHAMT: u32 = 9;
pub const ALU_FORMAT_SPEC_REG_SrcB_override_MASK: u32 = 512;
pub const ALU_FORMAT_SPEC_REG_Dstacc_val_ADDR32: u32 = 0;
pub const ALU_FORMAT_SPEC_REG_Dstacc_val_SHAMT: u32 = 10;
pub const ALU_FORMAT_SPEC_REG_Dstacc_val_MASK: u32 = 15360;
pub const ALU_FORMAT_SPEC_REG_Dstacc_override_ADDR32: u32 = 0;
pub const ALU_FORMAT_SPEC_REG_Dstacc_override_SHAMT: u32 = 14;
pub const ALU_FORMAT_SPEC_REG_Dstacc_override_MASK: u32 = 16384;
pub const ALU_ROUNDING_MODE_Fpu_srnd_en_ADDR32: u32 = 1;
pub const ALU_ROUNDING_MODE_Fpu_srnd_en_SHAMT: u32 = 0;
pub const ALU_ROUNDING_MODE_Fpu_srnd_en_MASK: u32 = 1;
pub const ALU_ROUNDING_MODE_Gasket_srnd_en_ADDR32: u32 = 1;
pub const ALU_ROUNDING_MODE_Gasket_srnd_en_SHAMT: u32 = 1;
pub const ALU_ROUNDING_MODE_Gasket_srnd_en_MASK: u32 = 2;
pub const ALU_ROUNDING_MODE_Packer_srnd_en_ADDR32: u32 = 1;
pub const ALU_ROUNDING_MODE_Packer_srnd_en_SHAMT: u32 = 2;
pub const ALU_ROUNDING_MODE_Packer_srnd_en_MASK: u32 = 4;
pub const ALU_ROUNDING_MODE_Padding_ADDR32: u32 = 1;
pub const ALU_ROUNDING_MODE_Padding_SHAMT: u32 = 3;
pub const ALU_ROUNDING_MODE_Padding_MASK: u32 = 8184;
pub const ALU_ROUNDING_MODE_GS_LF_ADDR32: u32 = 1;
pub const ALU_ROUNDING_MODE_GS_LF_SHAMT: u32 = 13;
pub const ALU_ROUNDING_MODE_GS_LF_MASK: u32 = 8192;
pub const ALU_ROUNDING_MODE_Bfp8_HF_ADDR32: u32 = 1;
pub const ALU_ROUNDING_MODE_Bfp8_HF_SHAMT: u32 = 14;
pub const ALU_ROUNDING_MODE_Bfp8_HF_MASK: u32 = 16384;
pub const ALU_FORMAT_SPEC_REG0_SrcAUnsigned_ADDR32: u32 = 1;
pub const ALU_FORMAT_SPEC_REG0_SrcAUnsigned_SHAMT: u32 = 15;
pub const ALU_FORMAT_SPEC_REG0_SrcAUnsigned_MASK: u32 = 32768;
pub const ALU_FORMAT_SPEC_REG0_SrcBUnsigned_ADDR32: u32 = 1;
pub const ALU_FORMAT_SPEC_REG0_SrcBUnsigned_SHAMT: u32 = 16;
pub const ALU_FORMAT_SPEC_REG0_SrcBUnsigned_MASK: u32 = 65536;
pub const ALU_FORMAT_SPEC_REG0_SrcA_ADDR32: u32 = 1;
pub const ALU_FORMAT_SPEC_REG0_SrcA_SHAMT: u32 = 17;
pub const ALU_FORMAT_SPEC_REG0_SrcA_MASK: u32 = 1966080;
pub const ALU_FORMAT_SPEC_REG1_SrcB_ADDR32: u32 = 1;
pub const ALU_FORMAT_SPEC_REG1_SrcB_SHAMT: u32 = 21;
pub const ALU_FORMAT_SPEC_REG1_SrcB_MASK: u32 = 31457280;
pub const ALU_FORMAT_SPEC_REG2_Dstacc_ADDR32: u32 = 1;
pub const ALU_FORMAT_SPEC_REG2_Dstacc_SHAMT: u32 = 25;
pub const ALU_FORMAT_SPEC_REG2_Dstacc_MASK: u32 = 503316480;
pub const ALU_ACC_CTRL_Fp32_enabled_ADDR32: u32 = 1;
pub const ALU_ACC_CTRL_Fp32_enabled_SHAMT: u32 = 29;
pub const ALU_ACC_CTRL_Fp32_enabled_MASK: u32 = 536870912;
pub const ALU_ACC_CTRL_SFPU_Fp32_enabled_ADDR32: u32 = 1;
pub const ALU_ACC_CTRL_SFPU_Fp32_enabled_SHAMT: u32 = 30;
pub const ALU_ACC_CTRL_SFPU_Fp32_enabled_MASK: u32 = 1073741824;
pub const ALU_ACC_CTRL_INT8_math_enabled_ADDR32: u32 = 1;
pub const ALU_ACC_CTRL_INT8_math_enabled_SHAMT: u32 = 31;
pub const ALU_ACC_CTRL_INT8_math_enabled_MASK: u32 = 2147483648;
pub const ALU_ACC_CTRL_Zero_Flag_disabled_src_ADDR32: u32 = 2;
pub const ALU_ACC_CTRL_Zero_Flag_disabled_src_SHAMT: u32 = 0;
pub const ALU_ACC_CTRL_Zero_Flag_disabled_src_MASK: u32 = 1;
pub const ALU_ACC_CTRL_Zero_Flag_disabled_dst_ADDR32: u32 = 2;
pub const ALU_ACC_CTRL_Zero_Flag_disabled_dst_SHAMT: u32 = 1;
pub const ALU_ACC_CTRL_Zero_Flag_disabled_dst_MASK: u32 = 2;
pub const STACC_RELU_ApplyRelu_ADDR32: u32 = 2;
pub const STACC_RELU_ApplyRelu_SHAMT: u32 = 2;
pub const STACC_RELU_ApplyRelu_MASK: u32 = 60;
pub const STACC_RELU_ReluThreshold_ADDR32: u32 = 2;
pub const STACC_RELU_ReluThreshold_SHAMT: u32 = 6;
pub const STACC_RELU_ReluThreshold_MASK: u32 = 4194240;
pub const DISABLE_RISC_BP_Disable_main_ADDR32: u32 = 2;
pub const DISABLE_RISC_BP_Disable_main_SHAMT: u32 = 22;
pub const DISABLE_RISC_BP_Disable_main_MASK: u32 = 4194304;
pub const DISABLE_RISC_BP_Disable_trisc_ADDR32: u32 = 2;
pub const DISABLE_RISC_BP_Disable_trisc_SHAMT: u32 = 23;
pub const DISABLE_RISC_BP_Disable_trisc_MASK: u32 = 58720256;
pub const DISABLE_RISC_BP_Disable_ncrisc_ADDR32: u32 = 2;
pub const DISABLE_RISC_BP_Disable_ncrisc_SHAMT: u32 = 26;
pub const DISABLE_RISC_BP_Disable_ncrisc_MASK: u32 = 67108864;
pub const DISABLE_RISC_BP_Disable_bmp_clear_main_ADDR32: u32 = 2;
pub const DISABLE_RISC_BP_Disable_bmp_clear_main_SHAMT: u32 = 27;
pub const DISABLE_RISC_BP_Disable_bmp_clear_main_MASK: u32 = 134217728;
pub const DISABLE_RISC_BP_Disable_bmp_clear_trisc_ADDR32: u32 = 2;
pub const DISABLE_RISC_BP_Disable_bmp_clear_trisc_SHAMT: u32 = 28;
pub const DISABLE_RISC_BP_Disable_bmp_clear_trisc_MASK: u32 = 1879048192;
pub const DISABLE_RISC_BP_Disable_bmp_clear_ncrisc_ADDR32: u32 = 2;
pub const DISABLE_RISC_BP_Disable_bmp_clear_ncrisc_SHAMT: u32 = 31;
pub const DISABLE_RISC_BP_Disable_bmp_clear_ncrisc_MASK: u32 = 2147483648;
pub const ECC_SCRUBBER_Enable_ADDR32: u32 = 3;
pub const ECC_SCRUBBER_Enable_SHAMT: u32 = 0;
pub const ECC_SCRUBBER_Enable_MASK: u32 = 1;
pub const ECC_SCRUBBER_Scrub_On_Error_ADDR32: u32 = 3;
pub const ECC_SCRUBBER_Scrub_On_Error_SHAMT: u32 = 1;
pub const ECC_SCRUBBER_Scrub_On_Error_MASK: u32 = 2;
pub const ECC_SCRUBBER_Scrub_On_Error_Immediately_ADDR32: u32 = 3;
pub const ECC_SCRUBBER_Scrub_On_Error_Immediately_SHAMT: u32 = 2;
pub const ECC_SCRUBBER_Scrub_On_Error_Immediately_MASK: u32 = 4;
pub const ECC_SCRUBBER_Delay_ADDR32: u32 = 3;
pub const ECC_SCRUBBER_Delay_SHAMT: u32 = 3;
pub const ECC_SCRUBBER_Delay_MASK: u32 = 16376;
pub const STATE_RESET_EN_ADDR32: u32 = 4;
pub const STATE_RESET_EN_SHAMT: u32 = 0;
pub const STATE_RESET_EN_MASK: u32 = 1;
pub const DEST_OFFSET_Enable_ADDR32: u32 = 5;
pub const DEST_OFFSET_Enable_SHAMT: u32 = 0;
pub const DEST_OFFSET_Enable_MASK: u32 = 1;
pub const DEST_REGW_BASE_Base_ADDR32: u32 = 6;
pub const DEST_REGW_BASE_Base_SHAMT: u32 = 0;
pub const DEST_REGW_BASE_Base_MASK: u32 = 65535;
pub const INT_DESCALE_Enable_ADDR32: u32 = 7;
pub const INT_DESCALE_Enable_SHAMT: u32 = 0;
pub const INT_DESCALE_Enable_MASK: u32 = 1;
pub const INT_DESCALE_Mode_ADDR32: u32 = 7;
pub const INT_DESCALE_Mode_SHAMT: u32 = 1;
pub const INT_DESCALE_Mode_MASK: u32 = 2;
pub const PACK0_CFGREG_BASE_ADDR32: u32 = 8;
pub const PCK0_ADDR_CTRL_XY_REG_0_Xstride_ADDR32: u32 = 8;
pub const PCK0_ADDR_CTRL_XY_REG_0_Xstride_SHAMT: u32 = 0;
pub const PCK0_ADDR_CTRL_XY_REG_0_Xstride_MASK: u32 = 4095;
pub const PCK0_ADDR_CTRL_XY_REG_0_Ystride_ADDR32: u32 = 8;
pub const PCK0_ADDR_CTRL_XY_REG_0_Ystride_SHAMT: u32 = 12;
pub const PCK0_ADDR_CTRL_XY_REG_0_Ystride_MASK: u32 = 16773120;
pub const PCK0_ADDR_CTRL_ZW_REG_0_Zstride_ADDR32: u32 = 9;
pub const PCK0_ADDR_CTRL_ZW_REG_0_Zstride_SHAMT: u32 = 0;
pub const PCK0_ADDR_CTRL_ZW_REG_0_Zstride_MASK: u32 = 4095;
pub const PCK0_ADDR_CTRL_ZW_REG_0_Wstride_ADDR32: u32 = 9;
pub const PCK0_ADDR_CTRL_ZW_REG_0_Wstride_SHAMT: u32 = 12;
pub const PCK0_ADDR_CTRL_ZW_REG_0_Wstride_MASK: u32 = 268431360;
pub const PCK0_ADDR_CTRL_XY_REG_1_Xstride_ADDR32: u32 = 10;
pub const PCK0_ADDR_CTRL_XY_REG_1_Xstride_SHAMT: u32 = 0;
pub const PCK0_ADDR_CTRL_XY_REG_1_Xstride_MASK: u32 = 4095;
pub const PCK0_ADDR_CTRL_XY_REG_1_Ystride_ADDR32: u32 = 10;
pub const PCK0_ADDR_CTRL_XY_REG_1_Ystride_SHAMT: u32 = 12;
pub const PCK0_ADDR_CTRL_XY_REG_1_Ystride_MASK: u32 = 16773120;
pub const PCK0_ADDR_CTRL_ZW_REG_1_Zstride_ADDR32: u32 = 11;
pub const PCK0_ADDR_CTRL_ZW_REG_1_Zstride_SHAMT: u32 = 0;
pub const PCK0_ADDR_CTRL_ZW_REG_1_Zstride_MASK: u32 = 4095;
pub const PCK0_ADDR_CTRL_ZW_REG_1_Wstride_ADDR32: u32 = 11;
pub const PCK0_ADDR_CTRL_ZW_REG_1_Wstride_SHAMT: u32 = 12;
pub const PCK0_ADDR_CTRL_ZW_REG_1_Wstride_MASK: u32 = 268431360;
pub const PCK0_ADDR_BASE_REG_0_Base_ADDR32: u32 = 12;
pub const PCK0_ADDR_BASE_REG_0_Base_SHAMT: u32 = 0;
pub const PCK0_ADDR_BASE_REG_0_Base_MASK: u32 = 65535;
pub const PCK0_ADDR_BASE_REG_1_Base_ADDR32: u32 = 13;
pub const PCK0_ADDR_BASE_REG_1_Base_SHAMT: u32 = 0;
pub const PCK0_ADDR_BASE_REG_1_Base_MASK: u32 = 65535;
pub const PCK_DEST_RD_CTRL_Read_32b_data_ADDR32: u32 = 14;
pub const PCK_DEST_RD_CTRL_Read_32b_data_SHAMT: u32 = 0;
pub const PCK_DEST_RD_CTRL_Read_32b_data_MASK: u32 = 1;
pub const PCK_DEST_RD_CTRL_Read_unsigned_ADDR32: u32 = 14;
pub const PCK_DEST_RD_CTRL_Read_unsigned_SHAMT: u32 = 1;
pub const PCK_DEST_RD_CTRL_Read_unsigned_MASK: u32 = 2;
pub const PCK_DEST_RD_CTRL_Read_int8_ADDR32: u32 = 14;
pub const PCK_DEST_RD_CTRL_Read_int8_SHAMT: u32 = 2;
pub const PCK_DEST_RD_CTRL_Read_int8_MASK: u32 = 4;
pub const PCK_DEST_RD_CTRL_Round_10b_mant_ADDR32: u32 = 14;
pub const PCK_DEST_RD_CTRL_Round_10b_mant_SHAMT: u32 = 3;
pub const PCK_DEST_RD_CTRL_Round_10b_mant_MASK: u32 = 8;
pub const PCK_EDGE_TILE_FACE_SET_SELECT_select_ADDR32: u32 = 15;
pub const PCK_EDGE_TILE_FACE_SET_SELECT_select_SHAMT: u32 = 0;
pub const PCK_EDGE_TILE_FACE_SET_SELECT_select_MASK: u32 = 255;
pub const PCK_EDGE_TILE_FACE_SET_SELECT_enable_ADDR32: u32 = 15;
pub const PCK_EDGE_TILE_FACE_SET_SELECT_enable_SHAMT: u32 = 8;
pub const PCK_EDGE_TILE_FACE_SET_SELECT_enable_MASK: u32 = 256;
pub const TILE_ROW_SET_MAPPING_0_row_set_mapping_0_ADDR32: u32 = 16;
pub const TILE_ROW_SET_MAPPING_0_row_set_mapping_0_SHAMT: u32 = 0;
pub const TILE_ROW_SET_MAPPING_0_row_set_mapping_0_MASK: u32 = 3;
pub const TILE_ROW_SET_MAPPING_0_row_set_mapping_1_ADDR32: u32 = 16;
pub const TILE_ROW_SET_MAPPING_0_row_set_mapping_1_SHAMT: u32 = 2;
pub const TILE_ROW_SET_MAPPING_0_row_set_mapping_1_MASK: u32 = 12;
pub const TILE_ROW_SET_MAPPING_0_row_set_mapping_2_ADDR32: u32 = 16;
pub const TILE_ROW_SET_MAPPING_0_row_set_mapping_2_SHAMT: u32 = 4;
pub const TILE_ROW_SET_MAPPING_0_row_set_mapping_2_MASK: u32 = 48;
pub const TILE_ROW_SET_MAPPING_0_row_set_mapping_3_ADDR32: u32 = 16;
pub const TILE_ROW_SET_MAPPING_0_row_set_mapping_3_SHAMT: u32 = 6;
pub const TILE_ROW_SET_MAPPING_0_row_set_mapping_3_MASK: u32 = 192;
pub const TILE_ROW_SET_MAPPING_0_row_set_mapping_4_ADDR32: u32 = 16;
pub const TILE_ROW_SET_MAPPING_0_row_set_mapping_4_SHAMT: u32 = 8;
pub const TILE_ROW_SET_MAPPING_0_row_set_mapping_4_MASK: u32 = 768;
pub const TILE_ROW_SET_MAPPING_0_row_set_mapping_5_ADDR32: u32 = 16;
pub const TILE_ROW_SET_MAPPING_0_row_set_mapping_5_SHAMT: u32 = 10;
pub const TILE_ROW_SET_MAPPING_0_row_set_mapping_5_MASK: u32 = 3072;
pub const TILE_ROW_SET_MAPPING_0_row_set_mapping_6_ADDR32: u32 = 16;
pub const TILE_ROW_SET_MAPPING_0_row_set_mapping_6_SHAMT: u32 = 12;
pub const TILE_ROW_SET_MAPPING_0_row_set_mapping_6_MASK: u32 = 12288;
pub const TILE_ROW_SET_MAPPING_0_row_set_mapping_7_ADDR32: u32 = 16;
pub const TILE_ROW_SET_MAPPING_0_row_set_mapping_7_SHAMT: u32 = 14;
pub const TILE_ROW_SET_MAPPING_0_row_set_mapping_7_MASK: u32 = 49152;
pub const TILE_ROW_SET_MAPPING_0_row_set_mapping_8_ADDR32: u32 = 16;
pub const TILE_ROW_SET_MAPPING_0_row_set_mapping_8_SHAMT: u32 = 16;
pub const TILE_ROW_SET_MAPPING_0_row_set_mapping_8_MASK: u32 = 196608;
pub const TILE_ROW_SET_MAPPING_0_row_set_mapping_9_ADDR32: u32 = 16;
pub const TILE_ROW_SET_MAPPING_0_row_set_mapping_9_SHAMT: u32 = 18;
pub const TILE_ROW_SET_MAPPING_0_row_set_mapping_9_MASK: u32 = 786432;
pub const TILE_ROW_SET_MAPPING_0_row_set_mapping_10_ADDR32: u32 = 16;
pub const TILE_ROW_SET_MAPPING_0_row_set_mapping_10_SHAMT: u32 = 20;
pub const TILE_ROW_SET_MAPPING_0_row_set_mapping_10_MASK: u32 = 3145728;
pub const TILE_ROW_SET_MAPPING_0_row_set_mapping_11_ADDR32: u32 = 16;
pub const TILE_ROW_SET_MAPPING_0_row_set_mapping_11_SHAMT: u32 = 22;
pub const TILE_ROW_SET_MAPPING_0_row_set_mapping_11_MASK: u32 = 12582912;
pub const TILE_ROW_SET_MAPPING_0_row_set_mapping_12_ADDR32: u32 = 16;
pub const TILE_ROW_SET_MAPPING_0_row_set_mapping_12_SHAMT: u32 = 24;
pub const TILE_ROW_SET_MAPPING_0_row_set_mapping_12_MASK: u32 = 50331648;
pub const TILE_ROW_SET_MAPPING_0_row_set_mapping_13_ADDR32: u32 = 16;
pub const TILE_ROW_SET_MAPPING_0_row_set_mapping_13_SHAMT: u32 = 26;
pub const TILE_ROW_SET_MAPPING_0_row_set_mapping_13_MASK: u32 = 201326592;
pub const TILE_ROW_SET_MAPPING_0_row_set_mapping_14_ADDR32: u32 = 16;
pub const TILE_ROW_SET_MAPPING_0_row_set_mapping_14_SHAMT: u32 = 28;
pub const TILE_ROW_SET_MAPPING_0_row_set_mapping_14_MASK: u32 = 805306368;
pub const TILE_ROW_SET_MAPPING_0_row_set_mapping_15_ADDR32: u32 = 16;
pub const TILE_ROW_SET_MAPPING_0_row_set_mapping_15_SHAMT: u32 = 30;
pub const TILE_ROW_SET_MAPPING_0_row_set_mapping_15_MASK: u32 = 3221225472;
pub const TILE_ROW_SET_MAPPING_1_row_set_mapping_0_ADDR32: u32 = 17;
pub const TILE_ROW_SET_MAPPING_1_row_set_mapping_0_SHAMT: u32 = 0;
pub const TILE_ROW_SET_MAPPING_1_row_set_mapping_0_MASK: u32 = 3;
pub const TILE_ROW_SET_MAPPING_1_row_set_mapping_1_ADDR32: u32 = 17;
pub const TILE_ROW_SET_MAPPING_1_row_set_mapping_1_SHAMT: u32 = 2;
pub const TILE_ROW_SET_MAPPING_1_row_set_mapping_1_MASK: u32 = 12;
pub const TILE_ROW_SET_MAPPING_1_row_set_mapping_2_ADDR32: u32 = 17;
pub const TILE_ROW_SET_MAPPING_1_row_set_mapping_2_SHAMT: u32 = 4;
pub const TILE_ROW_SET_MAPPING_1_row_set_mapping_2_MASK: u32 = 48;
pub const TILE_ROW_SET_MAPPING_1_row_set_mapping_3_ADDR32: u32 = 17;
pub const TILE_ROW_SET_MAPPING_1_row_set_mapping_3_SHAMT: u32 = 6;
pub const TILE_ROW_SET_MAPPING_1_row_set_mapping_3_MASK: u32 = 192;
pub const TILE_ROW_SET_MAPPING_1_row_set_mapping_4_ADDR32: u32 = 17;
pub const TILE_ROW_SET_MAPPING_1_row_set_mapping_4_SHAMT: u32 = 8;
pub const TILE_ROW_SET_MAPPING_1_row_set_mapping_4_MASK: u32 = 768;
pub const TILE_ROW_SET_MAPPING_1_row_set_mapping_5_ADDR32: u32 = 17;
pub const TILE_ROW_SET_MAPPING_1_row_set_mapping_5_SHAMT: u32 = 10;
pub const TILE_ROW_SET_MAPPING_1_row_set_mapping_5_MASK: u32 = 3072;
pub const TILE_ROW_SET_MAPPING_1_row_set_mapping_6_ADDR32: u32 = 17;
pub const TILE_ROW_SET_MAPPING_1_row_set_mapping_6_SHAMT: u32 = 12;
pub const TILE_ROW_SET_MAPPING_1_row_set_mapping_6_MASK: u32 = 12288;
pub const TILE_ROW_SET_MAPPING_1_row_set_mapping_7_ADDR32: u32 = 17;
pub const TILE_ROW_SET_MAPPING_1_row_set_mapping_7_SHAMT: u32 = 14;
pub const TILE_ROW_SET_MAPPING_1_row_set_mapping_7_MASK: u32 = 49152;
pub const TILE_ROW_SET_MAPPING_1_row_set_mapping_8_ADDR32: u32 = 17;
pub const TILE_ROW_SET_MAPPING_1_row_set_mapping_8_SHAMT: u32 = 16;
pub const TILE_ROW_SET_MAPPING_1_row_set_mapping_8_MASK: u32 = 196608;
pub const TILE_ROW_SET_MAPPING_1_row_set_mapping_9_ADDR32: u32 = 17;
pub const TILE_ROW_SET_MAPPING_1_row_set_mapping_9_SHAMT: u32 = 18;
pub const TILE_ROW_SET_MAPPING_1_row_set_mapping_9_MASK: u32 = 786432;
pub const TILE_ROW_SET_MAPPING_1_row_set_mapping_10_ADDR32: u32 = 17;
pub const TILE_ROW_SET_MAPPING_1_row_set_mapping_10_SHAMT: u32 = 20;
pub const TILE_ROW_SET_MAPPING_1_row_set_mapping_10_MASK: u32 = 3145728;
pub const TILE_ROW_SET_MAPPING_1_row_set_mapping_11_ADDR32: u32 = 17;
pub const TILE_ROW_SET_MAPPING_1_row_set_mapping_11_SHAMT: u32 = 22;
pub const TILE_ROW_SET_MAPPING_1_row_set_mapping_11_MASK: u32 = 12582912;
pub const TILE_ROW_SET_MAPPING_1_row_set_mapping_12_ADDR32: u32 = 17;
pub const TILE_ROW_SET_MAPPING_1_row_set_mapping_12_SHAMT: u32 = 24;
pub const TILE_ROW_SET_MAPPING_1_row_set_mapping_12_MASK: u32 = 50331648;
pub const TILE_ROW_SET_MAPPING_1_row_set_mapping_13_ADDR32: u32 = 17;
pub const TILE_ROW_SET_MAPPING_1_row_set_mapping_13_SHAMT: u32 = 26;
pub const TILE_ROW_SET_MAPPING_1_row_set_mapping_13_MASK: u32 = 201326592;
pub const TILE_ROW_SET_MAPPING_1_row_set_mapping_14_ADDR32: u32 = 17;
pub const TILE_ROW_SET_MAPPING_1_row_set_mapping_14_SHAMT: u32 = 28;
pub const TILE_ROW_SET_MAPPING_1_row_set_mapping_14_MASK: u32 = 805306368;
pub const TILE_ROW_SET_MAPPING_1_row_set_mapping_15_ADDR32: u32 = 17;
pub const TILE_ROW_SET_MAPPING_1_row_set_mapping_15_SHAMT: u32 = 30;
pub const TILE_ROW_SET_MAPPING_1_row_set_mapping_15_MASK: u32 = 3221225472;
pub const TILE_ROW_SET_MAPPING_2_row_set_mapping_0_ADDR32: u32 = 18;
pub const TILE_ROW_SET_MAPPING_2_row_set_mapping_0_SHAMT: u32 = 0;
pub const TILE_ROW_SET_MAPPING_2_row_set_mapping_0_MASK: u32 = 3;
pub const TILE_ROW_SET_MAPPING_2_row_set_mapping_1_ADDR32: u32 = 18;
pub const TILE_ROW_SET_MAPPING_2_row_set_mapping_1_SHAMT: u32 = 2;
pub const TILE_ROW_SET_MAPPING_2_row_set_mapping_1_MASK: u32 = 12;
pub const TILE_ROW_SET_MAPPING_2_row_set_mapping_2_ADDR32: u32 = 18;
pub const TILE_ROW_SET_MAPPING_2_row_set_mapping_2_SHAMT: u32 = 4;
pub const TILE_ROW_SET_MAPPING_2_row_set_mapping_2_MASK: u32 = 48;
pub const TILE_ROW_SET_MAPPING_2_row_set_mapping_3_ADDR32: u32 = 18;
pub const TILE_ROW_SET_MAPPING_2_row_set_mapping_3_SHAMT: u32 = 6;
pub const TILE_ROW_SET_MAPPING_2_row_set_mapping_3_MASK: u32 = 192;
pub const TILE_ROW_SET_MAPPING_2_row_set_mapping_4_ADDR32: u32 = 18;
pub const TILE_ROW_SET_MAPPING_2_row_set_mapping_4_SHAMT: u32 = 8;
pub const TILE_ROW_SET_MAPPING_2_row_set_mapping_4_MASK: u32 = 768;
pub const TILE_ROW_SET_MAPPING_2_row_set_mapping_5_ADDR32: u32 = 18;
pub const TILE_ROW_SET_MAPPING_2_row_set_mapping_5_SHAMT: u32 = 10;
pub const TILE_ROW_SET_MAPPING_2_row_set_mapping_5_MASK: u32 = 3072;
pub const TILE_ROW_SET_MAPPING_2_row_set_mapping_6_ADDR32: u32 = 18;
pub const TILE_ROW_SET_MAPPING_2_row_set_mapping_6_SHAMT: u32 = 12;
pub const TILE_ROW_SET_MAPPING_2_row_set_mapping_6_MASK: u32 = 12288;
pub const TILE_ROW_SET_MAPPING_2_row_set_mapping_7_ADDR32: u32 = 18;
pub const TILE_ROW_SET_MAPPING_2_row_set_mapping_7_SHAMT: u32 = 14;
pub const TILE_ROW_SET_MAPPING_2_row_set_mapping_7_MASK: u32 = 49152;
pub const TILE_ROW_SET_MAPPING_2_row_set_mapping_8_ADDR32: u32 = 18;
pub const TILE_ROW_SET_MAPPING_2_row_set_mapping_8_SHAMT: u32 = 16;
pub const TILE_ROW_SET_MAPPING_2_row_set_mapping_8_MASK: u32 = 196608;
pub const TILE_ROW_SET_MAPPING_2_row_set_mapping_9_ADDR32: u32 = 18;
pub const TILE_ROW_SET_MAPPING_2_row_set_mapping_9_SHAMT: u32 = 18;
pub const TILE_ROW_SET_MAPPING_2_row_set_mapping_9_MASK: u32 = 786432;
pub const TILE_ROW_SET_MAPPING_2_row_set_mapping_10_ADDR32: u32 = 18;
pub const TILE_ROW_SET_MAPPING_2_row_set_mapping_10_SHAMT: u32 = 20;
pub const TILE_ROW_SET_MAPPING_2_row_set_mapping_10_MASK: u32 = 3145728;
pub const TILE_ROW_SET_MAPPING_2_row_set_mapping_11_ADDR32: u32 = 18;
pub const TILE_ROW_SET_MAPPING_2_row_set_mapping_11_SHAMT: u32 = 22;
pub const TILE_ROW_SET_MAPPING_2_row_set_mapping_11_MASK: u32 = 12582912;
pub const TILE_ROW_SET_MAPPING_2_row_set_mapping_12_ADDR32: u32 = 18;
pub const TILE_ROW_SET_MAPPING_2_row_set_mapping_12_SHAMT: u32 = 24;
pub const TILE_ROW_SET_MAPPING_2_row_set_mapping_12_MASK: u32 = 50331648;
pub const TILE_ROW_SET_MAPPING_2_row_set_mapping_13_ADDR32: u32 = 18;
pub const TILE_ROW_SET_MAPPING_2_row_set_mapping_13_SHAMT: u32 = 26;
pub const TILE_ROW_SET_MAPPING_2_row_set_mapping_13_MASK: u32 = 201326592;
pub const TILE_ROW_SET_MAPPING_2_row_set_mapping_14_ADDR32: u32 = 18;
pub const TILE_ROW_SET_MAPPING_2_row_set_mapping_14_SHAMT: u32 = 28;
pub const TILE_ROW_SET_MAPPING_2_row_set_mapping_14_MASK: u32 = 805306368;
pub const TILE_ROW_SET_MAPPING_2_row_set_mapping_15_ADDR32: u32 = 18;
pub const TILE_ROW_SET_MAPPING_2_row_set_mapping_15_SHAMT: u32 = 30;
pub const TILE_ROW_SET_MAPPING_2_row_set_mapping_15_MASK: u32 = 3221225472;
pub const TILE_ROW_SET_MAPPING_3_row_set_mapping_0_ADDR32: u32 = 19;
pub const TILE_ROW_SET_MAPPING_3_row_set_mapping_0_SHAMT: u32 = 0;
pub const TILE_ROW_SET_MAPPING_3_row_set_mapping_0_MASK: u32 = 3;
pub const TILE_ROW_SET_MAPPING_3_row_set_mapping_1_ADDR32: u32 = 19;
pub const TILE_ROW_SET_MAPPING_3_row_set_mapping_1_SHAMT: u32 = 2;
pub const TILE_ROW_SET_MAPPING_3_row_set_mapping_1_MASK: u32 = 12;
pub const TILE_ROW_SET_MAPPING_3_row_set_mapping_2_ADDR32: u32 = 19;
pub const TILE_ROW_SET_MAPPING_3_row_set_mapping_2_SHAMT: u32 = 4;
pub const TILE_ROW_SET_MAPPING_3_row_set_mapping_2_MASK: u32 = 48;
pub const TILE_ROW_SET_MAPPING_3_row_set_mapping_3_ADDR32: u32 = 19;
pub const TILE_ROW_SET_MAPPING_3_row_set_mapping_3_SHAMT: u32 = 6;
pub const TILE_ROW_SET_MAPPING_3_row_set_mapping_3_MASK: u32 = 192;
pub const TILE_ROW_SET_MAPPING_3_row_set_mapping_4_ADDR32: u32 = 19;
pub const TILE_ROW_SET_MAPPING_3_row_set_mapping_4_SHAMT: u32 = 8;
pub const TILE_ROW_SET_MAPPING_3_row_set_mapping_4_MASK: u32 = 768;
pub const TILE_ROW_SET_MAPPING_3_row_set_mapping_5_ADDR32: u32 = 19;
pub const TILE_ROW_SET_MAPPING_3_row_set_mapping_5_SHAMT: u32 = 10;
pub const TILE_ROW_SET_MAPPING_3_row_set_mapping_5_MASK: u32 = 3072;
pub const TILE_ROW_SET_MAPPING_3_row_set_mapping_6_ADDR32: u32 = 19;
pub const TILE_ROW_SET_MAPPING_3_row_set_mapping_6_SHAMT: u32 = 12;
pub const TILE_ROW_SET_MAPPING_3_row_set_mapping_6_MASK: u32 = 12288;
pub const TILE_ROW_SET_MAPPING_3_row_set_mapping_7_ADDR32: u32 = 19;
pub const TILE_ROW_SET_MAPPING_3_row_set_mapping_7_SHAMT: u32 = 14;
pub const TILE_ROW_SET_MAPPING_3_row_set_mapping_7_MASK: u32 = 49152;
pub const TILE_ROW_SET_MAPPING_3_row_set_mapping_8_ADDR32: u32 = 19;
pub const TILE_ROW_SET_MAPPING_3_row_set_mapping_8_SHAMT: u32 = 16;
pub const TILE_ROW_SET_MAPPING_3_row_set_mapping_8_MASK: u32 = 196608;
pub const TILE_ROW_SET_MAPPING_3_row_set_mapping_9_ADDR32: u32 = 19;
pub const TILE_ROW_SET_MAPPING_3_row_set_mapping_9_SHAMT: u32 = 18;
pub const TILE_ROW_SET_MAPPING_3_row_set_mapping_9_MASK: u32 = 786432;
pub const TILE_ROW_SET_MAPPING_3_row_set_mapping_10_ADDR32: u32 = 19;
pub const TILE_ROW_SET_MAPPING_3_row_set_mapping_10_SHAMT: u32 = 20;
pub const TILE_ROW_SET_MAPPING_3_row_set_mapping_10_MASK: u32 = 3145728;
pub const TILE_ROW_SET_MAPPING_3_row_set_mapping_11_ADDR32: u32 = 19;
pub const TILE_ROW_SET_MAPPING_3_row_set_mapping_11_SHAMT: u32 = 22;
pub const TILE_ROW_SET_MAPPING_3_row_set_mapping_11_MASK: u32 = 12582912;
pub const TILE_ROW_SET_MAPPING_3_row_set_mapping_12_ADDR32: u32 = 19;
pub const TILE_ROW_SET_MAPPING_3_row_set_mapping_12_SHAMT: u32 = 24;
pub const TILE_ROW_SET_MAPPING_3_row_set_mapping_12_MASK: u32 = 50331648;
pub const TILE_ROW_SET_MAPPING_3_row_set_mapping_13_ADDR32: u32 = 19;
pub const TILE_ROW_SET_MAPPING_3_row_set_mapping_13_SHAMT: u32 = 26;
pub const TILE_ROW_SET_MAPPING_3_row_set_mapping_13_MASK: u32 = 201326592;
pub const TILE_ROW_SET_MAPPING_3_row_set_mapping_14_ADDR32: u32 = 19;
pub const TILE_ROW_SET_MAPPING_3_row_set_mapping_14_SHAMT: u32 = 28;
pub const TILE_ROW_SET_MAPPING_3_row_set_mapping_14_MASK: u32 = 805306368;
pub const TILE_ROW_SET_MAPPING_3_row_set_mapping_15_ADDR32: u32 = 19;
pub const TILE_ROW_SET_MAPPING_3_row_set_mapping_15_SHAMT: u32 = 30;
pub const TILE_ROW_SET_MAPPING_3_row_set_mapping_15_MASK: u32 = 3221225472;
pub const PCK_EDGE_OFFSET_SEC0_mask_ADDR32: u32 = 20;
pub const PCK_EDGE_OFFSET_SEC0_mask_SHAMT: u32 = 0;
pub const PCK_EDGE_OFFSET_SEC0_mask_MASK: u32 = 65535;
pub const PCK_EDGE_MODE_mode_ADDR32: u32 = 20;
pub const PCK_EDGE_MODE_mode_SHAMT: u32 = 16;
pub const PCK_EDGE_MODE_mode_MASK: u32 = 65536;
pub const PCK_EDGE_TILE_ROW_SET_SELECT_select_ADDR32: u32 = 20;
pub const PCK_EDGE_TILE_ROW_SET_SELECT_select_SHAMT: u32 = 17;
pub const PCK_EDGE_TILE_ROW_SET_SELECT_select_MASK: u32 = 33423360;
pub const PCK_EDGE_OFFSET_SEC1_mask_ADDR32: u32 = 21;
pub const PCK_EDGE_OFFSET_SEC1_mask_SHAMT: u32 = 0;
pub const PCK_EDGE_OFFSET_SEC1_mask_MASK: u32 = 65535;
pub const PCK_EDGE_OFFSET_SEC2_mask_ADDR32: u32 = 22;
pub const PCK_EDGE_OFFSET_SEC2_mask_SHAMT: u32 = 0;
pub const PCK_EDGE_OFFSET_SEC2_mask_MASK: u32 = 65535;
pub const PCK_EDGE_OFFSET_SEC3_mask_ADDR32: u32 = 23;
pub const PCK_EDGE_OFFSET_SEC3_mask_SHAMT: u32 = 0;
pub const PCK_EDGE_OFFSET_SEC3_mask_MASK: u32 = 65535;
pub const PACK_COUNTERS_SEC0_pack_per_xy_plane_ADDR32: u32 = 24;
pub const PACK_COUNTERS_SEC0_pack_per_xy_plane_SHAMT: u32 = 0;
pub const PACK_COUNTERS_SEC0_pack_per_xy_plane_MASK: u32 = 255;
pub const PACK_COUNTERS_SEC0_pack_reads_per_xy_plane_ADDR32: u32 = 24;
pub const PACK_COUNTERS_SEC0_pack_reads_per_xy_plane_SHAMT: u32 = 8;
pub const PACK_COUNTERS_SEC0_pack_reads_per_xy_plane_MASK: u32 = 65280;
pub const PACK_COUNTERS_SEC0_pack_xys_per_tile_ADDR32: u32 = 24;
pub const PACK_COUNTERS_SEC0_pack_xys_per_tile_SHAMT: u32 = 16;
pub const PACK_COUNTERS_SEC0_pack_xys_per_tile_MASK: u32 = 8323072;
pub const PACK_COUNTERS_SEC0_pack_yz_transposed_ADDR32: u32 = 24;
pub const PACK_COUNTERS_SEC0_pack_yz_transposed_SHAMT: u32 = 23;
pub const PACK_COUNTERS_SEC0_pack_yz_transposed_MASK: u32 = 8388608;
pub const PACK_COUNTERS_SEC0_pack_per_xy_plane_offset_ADDR32: u32 = 24;
pub const PACK_COUNTERS_SEC0_pack_per_xy_plane_offset_SHAMT: u32 = 24;
pub const PACK_COUNTERS_SEC0_pack_per_xy_plane_offset_MASK: u32 = 4278190080;
pub const PACK_COUNTERS_SEC1_pack_per_xy_plane_ADDR32: u32 = 25;
pub const PACK_COUNTERS_SEC1_pack_per_xy_plane_SHAMT: u32 = 0;
pub const PACK_COUNTERS_SEC1_pack_per_xy_plane_MASK: u32 = 255;
pub const PACK_COUNTERS_SEC1_pack_reads_per_xy_plane_ADDR32: u32 = 25;
pub const PACK_COUNTERS_SEC1_pack_reads_per_xy_plane_SHAMT: u32 = 8;
pub const PACK_COUNTERS_SEC1_pack_reads_per_xy_plane_MASK: u32 = 65280;
pub const PACK_COUNTERS_SEC1_pack_xys_per_tile_ADDR32: u32 = 25;
pub const PACK_COUNTERS_SEC1_pack_xys_per_tile_SHAMT: u32 = 16;
pub const PACK_COUNTERS_SEC1_pack_xys_per_tile_MASK: u32 = 8323072;
pub const PACK_COUNTERS_SEC1_pack_yz_transposed_ADDR32: u32 = 25;
pub const PACK_COUNTERS_SEC1_pack_yz_transposed_SHAMT: u32 = 23;
pub const PACK_COUNTERS_SEC1_pack_yz_transposed_MASK: u32 = 8388608;
pub const PACK_COUNTERS_SEC1_pack_per_xy_plane_offset_ADDR32: u32 = 25;
pub const PACK_COUNTERS_SEC1_pack_per_xy_plane_offset_SHAMT: u32 = 24;
pub const PACK_COUNTERS_SEC1_pack_per_xy_plane_offset_MASK: u32 = 4278190080;
pub const PACK_COUNTERS_SEC2_pack_per_xy_plane_ADDR32: u32 = 26;
pub const PACK_COUNTERS_SEC2_pack_per_xy_plane_SHAMT: u32 = 0;
pub const PACK_COUNTERS_SEC2_pack_per_xy_plane_MASK: u32 = 255;
pub const PACK_COUNTERS_SEC2_pack_reads_per_xy_plane_ADDR32: u32 = 26;
pub const PACK_COUNTERS_SEC2_pack_reads_per_xy_plane_SHAMT: u32 = 8;
pub const PACK_COUNTERS_SEC2_pack_reads_per_xy_plane_MASK: u32 = 65280;
pub const PACK_COUNTERS_SEC2_pack_xys_per_tile_ADDR32: u32 = 26;
pub const PACK_COUNTERS_SEC2_pack_xys_per_tile_SHAMT: u32 = 16;
pub const PACK_COUNTERS_SEC2_pack_xys_per_tile_MASK: u32 = 8323072;
pub const PACK_COUNTERS_SEC2_pack_yz_transposed_ADDR32: u32 = 26;
pub const PACK_COUNTERS_SEC2_pack_yz_transposed_SHAMT: u32 = 23;
pub const PACK_COUNTERS_SEC2_pack_yz_transposed_MASK: u32 = 8388608;
pub const PACK_COUNTERS_SEC2_pack_per_xy_plane_offset_ADDR32: u32 = 26;
pub const PACK_COUNTERS_SEC2_pack_per_xy_plane_offset_SHAMT: u32 = 24;
pub const PACK_COUNTERS_SEC2_pack_per_xy_plane_offset_MASK: u32 = 4278190080;
pub const PACK_COUNTERS_SEC3_pack_per_xy_plane_ADDR32: u32 = 27;
pub const PACK_COUNTERS_SEC3_pack_per_xy_plane_SHAMT: u32 = 0;
pub const PACK_COUNTERS_SEC3_pack_per_xy_plane_MASK: u32 = 255;
pub const PACK_COUNTERS_SEC3_pack_reads_per_xy_plane_ADDR32: u32 = 27;
pub const PACK_COUNTERS_SEC3_pack_reads_per_xy_plane_SHAMT: u32 = 8;
pub const PACK_COUNTERS_SEC3_pack_reads_per_xy_plane_MASK: u32 = 65280;
pub const PACK_COUNTERS_SEC3_pack_xys_per_tile_ADDR32: u32 = 27;
pub const PACK_COUNTERS_SEC3_pack_xys_per_tile_SHAMT: u32 = 16;
pub const PACK_COUNTERS_SEC3_pack_xys_per_tile_MASK: u32 = 8323072;
pub const PACK_COUNTERS_SEC3_pack_yz_transposed_ADDR32: u32 = 27;
pub const PACK_COUNTERS_SEC3_pack_yz_transposed_SHAMT: u32 = 23;
pub const PACK_COUNTERS_SEC3_pack_yz_transposed_MASK: u32 = 8388608;
pub const PACK_COUNTERS_SEC3_pack_per_xy_plane_offset_ADDR32: u32 = 27;
pub const PACK_COUNTERS_SEC3_pack_per_xy_plane_offset_SHAMT: u32 = 24;
pub const PACK_COUNTERS_SEC3_pack_per_xy_plane_offset_MASK: u32 = 4278190080;
pub const PACK_CONCAT_MASK_SEC0_pack_concat_mask_ADDR32: u32 = 28;
pub const PACK_CONCAT_MASK_SEC0_pack_concat_mask_SHAMT: u32 = 0;
pub const PACK_CONCAT_MASK_SEC0_pack_concat_mask_MASK: u32 = 65535;
pub const PACK_CONCAT_MASK_SEC1_pack_concat_mask_ADDR32: u32 = 29;
pub const PACK_CONCAT_MASK_SEC1_pack_concat_mask_SHAMT: u32 = 0;
pub const PACK_CONCAT_MASK_SEC1_pack_concat_mask_MASK: u32 = 65535;
pub const PACK_CONCAT_MASK_SEC2_pack_concat_mask_ADDR32: u32 = 30;
pub const PACK_CONCAT_MASK_SEC2_pack_concat_mask_SHAMT: u32 = 0;
pub const PACK_CONCAT_MASK_SEC2_pack_concat_mask_MASK: u32 = 65535;
pub const PACK_CONCAT_MASK_SEC3_pack_concat_mask_ADDR32: u32 = 31;
pub const PACK_CONCAT_MASK_SEC3_pack_concat_mask_SHAMT: u32 = 0;
pub const PACK_CONCAT_MASK_SEC3_pack_concat_mask_MASK: u32 = 65535;
pub const TILE_FACE_SET_MAPPING_0_face_set_mapping_0_ADDR32: u32 = 32;
pub const TILE_FACE_SET_MAPPING_0_face_set_mapping_0_SHAMT: u32 = 0;
pub const TILE_FACE_SET_MAPPING_0_face_set_mapping_0_MASK: u32 = 3;
pub const TILE_FACE_SET_MAPPING_0_face_set_mapping_1_ADDR32: u32 = 32;
pub const TILE_FACE_SET_MAPPING_0_face_set_mapping_1_SHAMT: u32 = 2;
pub const TILE_FACE_SET_MAPPING_0_face_set_mapping_1_MASK: u32 = 12;
pub const TILE_FACE_SET_MAPPING_0_face_set_mapping_2_ADDR32: u32 = 32;
pub const TILE_FACE_SET_MAPPING_0_face_set_mapping_2_SHAMT: u32 = 4;
pub const TILE_FACE_SET_MAPPING_0_face_set_mapping_2_MASK: u32 = 48;
pub const TILE_FACE_SET_MAPPING_0_face_set_mapping_3_ADDR32: u32 = 32;
pub const TILE_FACE_SET_MAPPING_0_face_set_mapping_3_SHAMT: u32 = 6;
pub const TILE_FACE_SET_MAPPING_0_face_set_mapping_3_MASK: u32 = 192;
pub const TILE_FACE_SET_MAPPING_0_face_set_mapping_4_ADDR32: u32 = 32;
pub const TILE_FACE_SET_MAPPING_0_face_set_mapping_4_SHAMT: u32 = 8;
pub const TILE_FACE_SET_MAPPING_0_face_set_mapping_4_MASK: u32 = 768;
pub const TILE_FACE_SET_MAPPING_0_face_set_mapping_5_ADDR32: u32 = 32;
pub const TILE_FACE_SET_MAPPING_0_face_set_mapping_5_SHAMT: u32 = 10;
pub const TILE_FACE_SET_MAPPING_0_face_set_mapping_5_MASK: u32 = 3072;
pub const TILE_FACE_SET_MAPPING_0_face_set_mapping_6_ADDR32: u32 = 32;
pub const TILE_FACE_SET_MAPPING_0_face_set_mapping_6_SHAMT: u32 = 12;
pub const TILE_FACE_SET_MAPPING_0_face_set_mapping_6_MASK: u32 = 12288;
pub const TILE_FACE_SET_MAPPING_0_face_set_mapping_7_ADDR32: u32 = 32;
pub const TILE_FACE_SET_MAPPING_0_face_set_mapping_7_SHAMT: u32 = 14;
pub const TILE_FACE_SET_MAPPING_0_face_set_mapping_7_MASK: u32 = 49152;
pub const TILE_FACE_SET_MAPPING_0_face_set_mapping_8_ADDR32: u32 = 32;
pub const TILE_FACE_SET_MAPPING_0_face_set_mapping_8_SHAMT: u32 = 16;
pub const TILE_FACE_SET_MAPPING_0_face_set_mapping_8_MASK: u32 = 196608;
pub const TILE_FACE_SET_MAPPING_0_face_set_mapping_9_ADDR32: u32 = 32;
pub const TILE_FACE_SET_MAPPING_0_face_set_mapping_9_SHAMT: u32 = 18;
pub const TILE_FACE_SET_MAPPING_0_face_set_mapping_9_MASK: u32 = 786432;
pub const TILE_FACE_SET_MAPPING_0_face_set_mapping_10_ADDR32: u32 = 32;
pub const TILE_FACE_SET_MAPPING_0_face_set_mapping_10_SHAMT: u32 = 20;
pub const TILE_FACE_SET_MAPPING_0_face_set_mapping_10_MASK: u32 = 3145728;
pub const TILE_FACE_SET_MAPPING_0_face_set_mapping_11_ADDR32: u32 = 32;
pub const TILE_FACE_SET_MAPPING_0_face_set_mapping_11_SHAMT: u32 = 22;
pub const TILE_FACE_SET_MAPPING_0_face_set_mapping_11_MASK: u32 = 12582912;
pub const TILE_FACE_SET_MAPPING_0_face_set_mapping_12_ADDR32: u32 = 32;
pub const TILE_FACE_SET_MAPPING_0_face_set_mapping_12_SHAMT: u32 = 24;
pub const TILE_FACE_SET_MAPPING_0_face_set_mapping_12_MASK: u32 = 50331648;
pub const TILE_FACE_SET_MAPPING_0_face_set_mapping_13_ADDR32: u32 = 32;
pub const TILE_FACE_SET_MAPPING_0_face_set_mapping_13_SHAMT: u32 = 26;
pub const TILE_FACE_SET_MAPPING_0_face_set_mapping_13_MASK: u32 = 201326592;
pub const TILE_FACE_SET_MAPPING_0_face_set_mapping_14_ADDR32: u32 = 32;
pub const TILE_FACE_SET_MAPPING_0_face_set_mapping_14_SHAMT: u32 = 28;
pub const TILE_FACE_SET_MAPPING_0_face_set_mapping_14_MASK: u32 = 805306368;
pub const TILE_FACE_SET_MAPPING_0_face_set_mapping_15_ADDR32: u32 = 32;
pub const TILE_FACE_SET_MAPPING_0_face_set_mapping_15_SHAMT: u32 = 30;
pub const TILE_FACE_SET_MAPPING_0_face_set_mapping_15_MASK: u32 = 3221225472;
pub const TILE_FACE_SET_MAPPING_1_face_set_mapping_0_ADDR32: u32 = 33;
pub const TILE_FACE_SET_MAPPING_1_face_set_mapping_0_SHAMT: u32 = 0;
pub const TILE_FACE_SET_MAPPING_1_face_set_mapping_0_MASK: u32 = 3;
pub const TILE_FACE_SET_MAPPING_1_face_set_mapping_1_ADDR32: u32 = 33;
pub const TILE_FACE_SET_MAPPING_1_face_set_mapping_1_SHAMT: u32 = 2;
pub const TILE_FACE_SET_MAPPING_1_face_set_mapping_1_MASK: u32 = 12;
pub const TILE_FACE_SET_MAPPING_1_face_set_mapping_2_ADDR32: u32 = 33;
pub const TILE_FACE_SET_MAPPING_1_face_set_mapping_2_SHAMT: u32 = 4;
pub const TILE_FACE_SET_MAPPING_1_face_set_mapping_2_MASK: u32 = 48;
pub const TILE_FACE_SET_MAPPING_1_face_set_mapping_3_ADDR32: u32 = 33;
pub const TILE_FACE_SET_MAPPING_1_face_set_mapping_3_SHAMT: u32 = 6;
pub const TILE_FACE_SET_MAPPING_1_face_set_mapping_3_MASK: u32 = 192;
pub const TILE_FACE_SET_MAPPING_1_face_set_mapping_4_ADDR32: u32 = 33;
pub const TILE_FACE_SET_MAPPING_1_face_set_mapping_4_SHAMT: u32 = 8;
pub const TILE_FACE_SET_MAPPING_1_face_set_mapping_4_MASK: u32 = 768;
pub const TILE_FACE_SET_MAPPING_1_face_set_mapping_5_ADDR32: u32 = 33;
pub const TILE_FACE_SET_MAPPING_1_face_set_mapping_5_SHAMT: u32 = 10;
pub const TILE_FACE_SET_MAPPING_1_face_set_mapping_5_MASK: u32 = 3072;
pub const TILE_FACE_SET_MAPPING_1_face_set_mapping_6_ADDR32: u32 = 33;
pub const TILE_FACE_SET_MAPPING_1_face_set_mapping_6_SHAMT: u32 = 12;
pub const TILE_FACE_SET_MAPPING_1_face_set_mapping_6_MASK: u32 = 12288;
pub const TILE_FACE_SET_MAPPING_1_face_set_mapping_7_ADDR32: u32 = 33;
pub const TILE_FACE_SET_MAPPING_1_face_set_mapping_7_SHAMT: u32 = 14;
pub const TILE_FACE_SET_MAPPING_1_face_set_mapping_7_MASK: u32 = 49152;
pub const TILE_FACE_SET_MAPPING_1_face_set_mapping_8_ADDR32: u32 = 33;
pub const TILE_FACE_SET_MAPPING_1_face_set_mapping_8_SHAMT: u32 = 16;
pub const TILE_FACE_SET_MAPPING_1_face_set_mapping_8_MASK: u32 = 196608;
pub const TILE_FACE_SET_MAPPING_1_face_set_mapping_9_ADDR32: u32 = 33;
pub const TILE_FACE_SET_MAPPING_1_face_set_mapping_9_SHAMT: u32 = 18;
pub const TILE_FACE_SET_MAPPING_1_face_set_mapping_9_MASK: u32 = 786432;
pub const TILE_FACE_SET_MAPPING_1_face_set_mapping_10_ADDR32: u32 = 33;
pub const TILE_FACE_SET_MAPPING_1_face_set_mapping_10_SHAMT: u32 = 20;
pub const TILE_FACE_SET_MAPPING_1_face_set_mapping_10_MASK: u32 = 3145728;
pub const TILE_FACE_SET_MAPPING_1_face_set_mapping_11_ADDR32: u32 = 33;
pub const TILE_FACE_SET_MAPPING_1_face_set_mapping_11_SHAMT: u32 = 22;
pub const TILE_FACE_SET_MAPPING_1_face_set_mapping_11_MASK: u32 = 12582912;
pub const TILE_FACE_SET_MAPPING_1_face_set_mapping_12_ADDR32: u32 = 33;
pub const TILE_FACE_SET_MAPPING_1_face_set_mapping_12_SHAMT: u32 = 24;
pub const TILE_FACE_SET_MAPPING_1_face_set_mapping_12_MASK: u32 = 50331648;
pub const TILE_FACE_SET_MAPPING_1_face_set_mapping_13_ADDR32: u32 = 33;
pub const TILE_FACE_SET_MAPPING_1_face_set_mapping_13_SHAMT: u32 = 26;
pub const TILE_FACE_SET_MAPPING_1_face_set_mapping_13_MASK: u32 = 201326592;
pub const TILE_FACE_SET_MAPPING_1_face_set_mapping_14_ADDR32: u32 = 33;
pub const TILE_FACE_SET_MAPPING_1_face_set_mapping_14_SHAMT: u32 = 28;
pub const TILE_FACE_SET_MAPPING_1_face_set_mapping_14_MASK: u32 = 805306368;
pub const TILE_FACE_SET_MAPPING_1_face_set_mapping_15_ADDR32: u32 = 33;
pub const TILE_FACE_SET_MAPPING_1_face_set_mapping_15_SHAMT: u32 = 30;
pub const TILE_FACE_SET_MAPPING_1_face_set_mapping_15_MASK: u32 = 3221225472;
pub const TILE_FACE_SET_MAPPING_2_face_set_mapping_0_ADDR32: u32 = 34;
pub const TILE_FACE_SET_MAPPING_2_face_set_mapping_0_SHAMT: u32 = 0;
pub const TILE_FACE_SET_MAPPING_2_face_set_mapping_0_MASK: u32 = 3;
pub const TILE_FACE_SET_MAPPING_2_face_set_mapping_1_ADDR32: u32 = 34;
pub const TILE_FACE_SET_MAPPING_2_face_set_mapping_1_SHAMT: u32 = 2;
pub const TILE_FACE_SET_MAPPING_2_face_set_mapping_1_MASK: u32 = 12;
pub const TILE_FACE_SET_MAPPING_2_face_set_mapping_2_ADDR32: u32 = 34;
pub const TILE_FACE_SET_MAPPING_2_face_set_mapping_2_SHAMT: u32 = 4;
pub const TILE_FACE_SET_MAPPING_2_face_set_mapping_2_MASK: u32 = 48;
pub const TILE_FACE_SET_MAPPING_2_face_set_mapping_3_ADDR32: u32 = 34;
pub const TILE_FACE_SET_MAPPING_2_face_set_mapping_3_SHAMT: u32 = 6;
pub const TILE_FACE_SET_MAPPING_2_face_set_mapping_3_MASK: u32 = 192;
pub const TILE_FACE_SET_MAPPING_2_face_set_mapping_4_ADDR32: u32 = 34;
pub const TILE_FACE_SET_MAPPING_2_face_set_mapping_4_SHAMT: u32 = 8;
pub const TILE_FACE_SET_MAPPING_2_face_set_mapping_4_MASK: u32 = 768;
pub const TILE_FACE_SET_MAPPING_2_face_set_mapping_5_ADDR32: u32 = 34;
pub const TILE_FACE_SET_MAPPING_2_face_set_mapping_5_SHAMT: u32 = 10;
pub const TILE_FACE_SET_MAPPING_2_face_set_mapping_5_MASK: u32 = 3072;
pub const TILE_FACE_SET_MAPPING_2_face_set_mapping_6_ADDR32: u32 = 34;
pub const TILE_FACE_SET_MAPPING_2_face_set_mapping_6_SHAMT: u32 = 12;
pub const TILE_FACE_SET_MAPPING_2_face_set_mapping_6_MASK: u32 = 12288;
pub const TILE_FACE_SET_MAPPING_2_face_set_mapping_7_ADDR32: u32 = 34;
pub const TILE_FACE_SET_MAPPING_2_face_set_mapping_7_SHAMT: u32 = 14;
pub const TILE_FACE_SET_MAPPING_2_face_set_mapping_7_MASK: u32 = 49152;
pub const TILE_FACE_SET_MAPPING_2_face_set_mapping_8_ADDR32: u32 = 34;
pub const TILE_FACE_SET_MAPPING_2_face_set_mapping_8_SHAMT: u32 = 16;
pub const TILE_FACE_SET_MAPPING_2_face_set_mapping_8_MASK: u32 = 196608;
pub const TILE_FACE_SET_MAPPING_2_face_set_mapping_9_ADDR32: u32 = 34;
pub const TILE_FACE_SET_MAPPING_2_face_set_mapping_9_SHAMT: u32 = 18;
pub const TILE_FACE_SET_MAPPING_2_face_set_mapping_9_MASK: u32 = 786432;
pub const TILE_FACE_SET_MAPPING_2_face_set_mapping_10_ADDR32: u32 = 34;
pub const TILE_FACE_SET_MAPPING_2_face_set_mapping_10_SHAMT: u32 = 20;
pub const TILE_FACE_SET_MAPPING_2_face_set_mapping_10_MASK: u32 = 3145728;
pub const TILE_FACE_SET_MAPPING_2_face_set_mapping_11_ADDR32: u32 = 34;
pub const TILE_FACE_SET_MAPPING_2_face_set_mapping_11_SHAMT: u32 = 22;
pub const TILE_FACE_SET_MAPPING_2_face_set_mapping_11_MASK: u32 = 12582912;
pub const TILE_FACE_SET_MAPPING_2_face_set_mapping_12_ADDR32: u32 = 34;
pub const TILE_FACE_SET_MAPPING_2_face_set_mapping_12_SHAMT: u32 = 24;
pub const TILE_FACE_SET_MAPPING_2_face_set_mapping_12_MASK: u32 = 50331648;
pub const TILE_FACE_SET_MAPPING_2_face_set_mapping_13_ADDR32: u32 = 34;
pub const TILE_FACE_SET_MAPPING_2_face_set_mapping_13_SHAMT: u32 = 26;
pub const TILE_FACE_SET_MAPPING_2_face_set_mapping_13_MASK: u32 = 201326592;
pub const TILE_FACE_SET_MAPPING_2_face_set_mapping_14_ADDR32: u32 = 34;
pub const TILE_FACE_SET_MAPPING_2_face_set_mapping_14_SHAMT: u32 = 28;
pub const TILE_FACE_SET_MAPPING_2_face_set_mapping_14_MASK: u32 = 805306368;
pub const TILE_FACE_SET_MAPPING_2_face_set_mapping_15_ADDR32: u32 = 34;
pub const TILE_FACE_SET_MAPPING_2_face_set_mapping_15_SHAMT: u32 = 30;
pub const TILE_FACE_SET_MAPPING_2_face_set_mapping_15_MASK: u32 = 3221225472;
pub const TILE_FACE_SET_MAPPING_3_face_set_mapping_0_ADDR32: u32 = 35;
pub const TILE_FACE_SET_MAPPING_3_face_set_mapping_0_SHAMT: u32 = 0;
pub const TILE_FACE_SET_MAPPING_3_face_set_mapping_0_MASK: u32 = 3;
pub const TILE_FACE_SET_MAPPING_3_face_set_mapping_1_ADDR32: u32 = 35;
pub const TILE_FACE_SET_MAPPING_3_face_set_mapping_1_SHAMT: u32 = 2;
pub const TILE_FACE_SET_MAPPING_3_face_set_mapping_1_MASK: u32 = 12;
pub const TILE_FACE_SET_MAPPING_3_face_set_mapping_2_ADDR32: u32 = 35;
pub const TILE_FACE_SET_MAPPING_3_face_set_mapping_2_SHAMT: u32 = 4;
pub const TILE_FACE_SET_MAPPING_3_face_set_mapping_2_MASK: u32 = 48;
pub const TILE_FACE_SET_MAPPING_3_face_set_mapping_3_ADDR32: u32 = 35;
pub const TILE_FACE_SET_MAPPING_3_face_set_mapping_3_SHAMT: u32 = 6;
pub const TILE_FACE_SET_MAPPING_3_face_set_mapping_3_MASK: u32 = 192;
pub const TILE_FACE_SET_MAPPING_3_face_set_mapping_4_ADDR32: u32 = 35;
pub const TILE_FACE_SET_MAPPING_3_face_set_mapping_4_SHAMT: u32 = 8;
pub const TILE_FACE_SET_MAPPING_3_face_set_mapping_4_MASK: u32 = 768;
pub const TILE_FACE_SET_MAPPING_3_face_set_mapping_5_ADDR32: u32 = 35;
pub const TILE_FACE_SET_MAPPING_3_face_set_mapping_5_SHAMT: u32 = 10;
pub const TILE_FACE_SET_MAPPING_3_face_set_mapping_5_MASK: u32 = 3072;
pub const TILE_FACE_SET_MAPPING_3_face_set_mapping_6_ADDR32: u32 = 35;
pub const TILE_FACE_SET_MAPPING_3_face_set_mapping_6_SHAMT: u32 = 12;
pub const TILE_FACE_SET_MAPPING_3_face_set_mapping_6_MASK: u32 = 12288;
pub const TILE_FACE_SET_MAPPING_3_face_set_mapping_7_ADDR32: u32 = 35;
pub const TILE_FACE_SET_MAPPING_3_face_set_mapping_7_SHAMT: u32 = 14;
pub const TILE_FACE_SET_MAPPING_3_face_set_mapping_7_MASK: u32 = 49152;
pub const TILE_FACE_SET_MAPPING_3_face_set_mapping_8_ADDR32: u32 = 35;
pub const TILE_FACE_SET_MAPPING_3_face_set_mapping_8_SHAMT: u32 = 16;
pub const TILE_FACE_SET_MAPPING_3_face_set_mapping_8_MASK: u32 = 196608;
pub const TILE_FACE_SET_MAPPING_3_face_set_mapping_9_ADDR32: u32 = 35;
pub const TILE_FACE_SET_MAPPING_3_face_set_mapping_9_SHAMT: u32 = 18;
pub const TILE_FACE_SET_MAPPING_3_face_set_mapping_9_MASK: u32 = 786432;
pub const TILE_FACE_SET_MAPPING_3_face_set_mapping_10_ADDR32: u32 = 35;
pub const TILE_FACE_SET_MAPPING_3_face_set_mapping_10_SHAMT: u32 = 20;
pub const TILE_FACE_SET_MAPPING_3_face_set_mapping_10_MASK: u32 = 3145728;
pub const TILE_FACE_SET_MAPPING_3_face_set_mapping_11_ADDR32: u32 = 35;
pub const TILE_FACE_SET_MAPPING_3_face_set_mapping_11_SHAMT: u32 = 22;
pub const TILE_FACE_SET_MAPPING_3_face_set_mapping_11_MASK: u32 = 12582912;
pub const TILE_FACE_SET_MAPPING_3_face_set_mapping_12_ADDR32: u32 = 35;
pub const TILE_FACE_SET_MAPPING_3_face_set_mapping_12_SHAMT: u32 = 24;
pub const TILE_FACE_SET_MAPPING_3_face_set_mapping_12_MASK: u32 = 50331648;
pub const TILE_FACE_SET_MAPPING_3_face_set_mapping_13_ADDR32: u32 = 35;
pub const TILE_FACE_SET_MAPPING_3_face_set_mapping_13_SHAMT: u32 = 26;
pub const TILE_FACE_SET_MAPPING_3_face_set_mapping_13_MASK: u32 = 201326592;
pub const TILE_FACE_SET_MAPPING_3_face_set_mapping_14_ADDR32: u32 = 35;
pub const TILE_FACE_SET_MAPPING_3_face_set_mapping_14_SHAMT: u32 = 28;
pub const TILE_FACE_SET_MAPPING_3_face_set_mapping_14_MASK: u32 = 805306368;
pub const TILE_FACE_SET_MAPPING_3_face_set_mapping_15_ADDR32: u32 = 35;
pub const TILE_FACE_SET_MAPPING_3_face_set_mapping_15_SHAMT: u32 = 30;
pub const TILE_FACE_SET_MAPPING_3_face_set_mapping_15_MASK: u32 = 3221225472;
pub const UNPACK0_CFGREG_BASE_ADDR32: u32 = 36;
pub const UNP0_ADDR_CTRL_XY_REG_0_Xstride_ADDR32: u32 = 36;
pub const UNP0_ADDR_CTRL_XY_REG_0_Xstride_SHAMT: u32 = 0;
pub const UNP0_ADDR_CTRL_XY_REG_0_Xstride_MASK: u32 = 4095;
pub const UNP0_ADDR_CTRL_XY_REG_0_Ystride_ADDR32: u32 = 36;
pub const UNP0_ADDR_CTRL_XY_REG_0_Ystride_SHAMT: u32 = 12;
pub const UNP0_ADDR_CTRL_XY_REG_0_Ystride_MASK: u32 = 16773120;
pub const UNP0_ADDR_CTRL_ZW_REG_0_Zstride_ADDR32: u32 = 37;
pub const UNP0_ADDR_CTRL_ZW_REG_0_Zstride_SHAMT: u32 = 0;
pub const UNP0_ADDR_CTRL_ZW_REG_0_Zstride_MASK: u32 = 4095;
pub const UNP0_ADDR_CTRL_ZW_REG_0_Wstride_ADDR32: u32 = 37;
pub const UNP0_ADDR_CTRL_ZW_REG_0_Wstride_SHAMT: u32 = 12;
pub const UNP0_ADDR_CTRL_ZW_REG_0_Wstride_MASK: u32 = 268431360;
pub const UNP1_ADDR_CTRL_XY_REG_0_Xstride_ADDR32: u32 = 38;
pub const UNP1_ADDR_CTRL_XY_REG_0_Xstride_SHAMT: u32 = 0;
pub const UNP1_ADDR_CTRL_XY_REG_0_Xstride_MASK: u32 = 4095;
pub const UNP1_ADDR_CTRL_XY_REG_0_Ystride_ADDR32: u32 = 38;
pub const UNP1_ADDR_CTRL_XY_REG_0_Ystride_SHAMT: u32 = 12;
pub const UNP1_ADDR_CTRL_XY_REG_0_Ystride_MASK: u32 = 16773120;
pub const UNP1_ADDR_CTRL_ZW_REG_0_Zstride_ADDR32: u32 = 39;
pub const UNP1_ADDR_CTRL_ZW_REG_0_Zstride_SHAMT: u32 = 0;
pub const UNP1_ADDR_CTRL_ZW_REG_0_Zstride_MASK: u32 = 4095;
pub const UNP1_ADDR_CTRL_ZW_REG_0_Wstride_ADDR32: u32 = 39;
pub const UNP1_ADDR_CTRL_ZW_REG_0_Wstride_SHAMT: u32 = 12;
pub const UNP1_ADDR_CTRL_ZW_REG_0_Wstride_MASK: u32 = 268431360;
pub const UNP0_ADDR_BASE_REG_0_Base_ADDR32: u32 = 40;
pub const UNP0_ADDR_BASE_REG_0_Base_SHAMT: u32 = 0;
pub const UNP0_ADDR_BASE_REG_0_Base_MASK: u32 = 65535;
pub const UNP0_ADDR_BASE_REG_1_Base_ADDR32: u32 = 40;
pub const UNP0_ADDR_BASE_REG_1_Base_SHAMT: u32 = 16;
pub const UNP0_ADDR_BASE_REG_1_Base_MASK: u32 = 4294901760;
pub const UNP0_FORCED_SHARED_EXP_shared_exp_ADDR32: u32 = 41;
pub const UNP0_FORCED_SHARED_EXP_shared_exp_SHAMT: u32 = 0;
pub const UNP0_FORCED_SHARED_EXP_shared_exp_MASK: u32 = 255;
pub const UNP0_ADD_DEST_ADDR_CNTR_add_dest_addr_cntr_ADDR32: u32 = 41;
pub const UNP0_ADD_DEST_ADDR_CNTR_add_dest_addr_cntr_SHAMT: u32 = 8;
pub const UNP0_ADD_DEST_ADDR_CNTR_add_dest_addr_cntr_MASK: u32 = 256;
pub const UNP0_BLOBS_Y_START_CNTX_01_blobs_y_start_ADDR32: u32 = 42;
pub const UNP0_BLOBS_Y_START_CNTX_01_blobs_y_start_SHAMT: u32 = 0;
pub const UNP0_BLOBS_Y_START_CNTX_01_blobs_y_start_MASK: u32 = 4294967295;
pub const UNP0_BLOBS_Y_START_CNTX_23_blobs_y_start_ADDR32: u32 = 43;
pub const UNP0_BLOBS_Y_START_CNTX_23_blobs_y_start_SHAMT: u32 = 0;
pub const UNP0_BLOBS_Y_START_CNTX_23_blobs_y_start_MASK: u32 = 4294967295;
pub const UNPACK1_CFGREG_BASE_ADDR32: u32 = 44;
pub const UNP0_ADDR_CTRL_XY_REG_1_Xstride_ADDR32: u32 = 44;
pub const UNP0_ADDR_CTRL_XY_REG_1_Xstride_SHAMT: u32 = 0;
pub const UNP0_ADDR_CTRL_XY_REG_1_Xstride_MASK: u32 = 4095;
pub const UNP0_ADDR_CTRL_XY_REG_1_Ystride_ADDR32: u32 = 44;
pub const UNP0_ADDR_CTRL_XY_REG_1_Ystride_SHAMT: u32 = 12;
pub const UNP0_ADDR_CTRL_XY_REG_1_Ystride_MASK: u32 = 16773120;
pub const UNP0_ADDR_CTRL_ZW_REG_1_Zstride_ADDR32: u32 = 45;
pub const UNP0_ADDR_CTRL_ZW_REG_1_Zstride_SHAMT: u32 = 0;
pub const UNP0_ADDR_CTRL_ZW_REG_1_Zstride_MASK: u32 = 4095;
pub const UNP0_ADDR_CTRL_ZW_REG_1_Wstride_ADDR32: u32 = 45;
pub const UNP0_ADDR_CTRL_ZW_REG_1_Wstride_SHAMT: u32 = 12;
pub const UNP0_ADDR_CTRL_ZW_REG_1_Wstride_MASK: u32 = 268431360;
pub const UNP1_ADDR_CTRL_XY_REG_1_Xstride_ADDR32: u32 = 46;
pub const UNP1_ADDR_CTRL_XY_REG_1_Xstride_SHAMT: u32 = 0;
pub const UNP1_ADDR_CTRL_XY_REG_1_Xstride_MASK: u32 = 4095;
pub const UNP1_ADDR_CTRL_XY_REG_1_Ystride_ADDR32: u32 = 46;
pub const UNP1_ADDR_CTRL_XY_REG_1_Ystride_SHAMT: u32 = 12;
pub const UNP1_ADDR_CTRL_XY_REG_1_Ystride_MASK: u32 = 16773120;
pub const UNP1_ADDR_CTRL_ZW_REG_1_Zstride_ADDR32: u32 = 47;
pub const UNP1_ADDR_CTRL_ZW_REG_1_Zstride_SHAMT: u32 = 0;
pub const UNP1_ADDR_CTRL_ZW_REG_1_Zstride_MASK: u32 = 4095;
pub const UNP1_ADDR_CTRL_ZW_REG_1_Wstride_ADDR32: u32 = 47;
pub const UNP1_ADDR_CTRL_ZW_REG_1_Wstride_SHAMT: u32 = 12;
pub const UNP1_ADDR_CTRL_ZW_REG_1_Wstride_MASK: u32 = 268431360;
pub const UNP1_ADDR_BASE_REG_0_Base_ADDR32: u32 = 48;
pub const UNP1_ADDR_BASE_REG_0_Base_SHAMT: u32 = 0;
pub const UNP1_ADDR_BASE_REG_0_Base_MASK: u32 = 65535;
pub const UNP1_ADDR_BASE_REG_1_Base_ADDR32: u32 = 48;
pub const UNP1_ADDR_BASE_REG_1_Base_SHAMT: u32 = 16;
pub const UNP1_ADDR_BASE_REG_1_Base_MASK: u32 = 4294901760;
pub const UNP1_FORCED_SHARED_EXP_shared_exp_ADDR32: u32 = 49;
pub const UNP1_FORCED_SHARED_EXP_shared_exp_SHAMT: u32 = 0;
pub const UNP1_FORCED_SHARED_EXP_shared_exp_MASK: u32 = 255;
pub const UNP1_ADD_DEST_ADDR_CNTR_add_dest_addr_cntr_ADDR32: u32 = 49;
pub const UNP1_ADD_DEST_ADDR_CNTR_add_dest_addr_cntr_SHAMT: u32 = 8;
pub const UNP1_ADD_DEST_ADDR_CNTR_add_dest_addr_cntr_MASK: u32 = 256;
pub const THCON_CFGREG_BASE_ADDR32: u32 = 52;
pub const THCON_SEC0_REG0_TileDescriptor_ADDR32: u32 = 52;
pub const THCON_SEC0_REG0_TileDescriptor_SHAMT: u32 = 0;
pub const THCON_SEC0_REG1_Row_start_section_size_ADDR32: u32 = 56;
pub const THCON_SEC0_REG1_Row_start_section_size_SHAMT: u32 = 0;
pub const THCON_SEC0_REG1_Row_start_section_size_MASK: u32 = 65535;
pub const THCON_SEC0_REG1_Exp_section_size_ADDR32: u32 = 56;
pub const THCON_SEC0_REG1_Exp_section_size_SHAMT: u32 = 16;
pub const THCON_SEC0_REG1_Exp_section_size_MASK: u32 = 4294901760;
pub const THCON_SEC0_REG1_L1_Dest_addr_ADDR32: u32 = 57;
pub const THCON_SEC0_REG1_L1_Dest_addr_SHAMT: u32 = 0;
pub const THCON_SEC0_REG1_L1_Dest_addr_MASK: u32 = 4294967295;
pub const THCON_SEC0_REG1_Disable_zero_compress_ADDR32: u32 = 58;
pub const THCON_SEC0_REG1_Disable_zero_compress_SHAMT: u32 = 0;
pub const THCON_SEC0_REG1_Disable_zero_compress_MASK: u32 = 1;
pub const THCON_SEC0_REG1_Add_l1_dest_addr_offset_ADDR32: u32 = 58;
pub const THCON_SEC0_REG1_Add_l1_dest_addr_offset_SHAMT: u32 = 1;
pub const THCON_SEC0_REG1_Add_l1_dest_addr_offset_MASK: u32 = 2;
pub const THCON_SEC0_REG1_Addr_cnt_context_ADDR32: u32 = 58;
pub const THCON_SEC0_REG1_Addr_cnt_context_SHAMT: u32 = 2;
pub const THCON_SEC0_REG1_Addr_cnt_context_MASK: u32 = 12;
pub const THCON_SEC0_REG1_Out_data_format_ADDR32: u32 = 58;
pub const THCON_SEC0_REG1_Out_data_format_SHAMT: u32 = 4;
pub const THCON_SEC0_REG1_Out_data_format_MASK: u32 = 240;
pub const THCON_SEC0_REG1_In_data_format_ADDR32: u32 = 58;
pub const THCON_SEC0_REG1_In_data_format_SHAMT: u32 = 8;
pub const THCON_SEC0_REG1_In_data_format_MASK: u32 = 3840;
pub const THCON_SEC0_REG1_Dis_shared_exp_assembler_ADDR32: u32 = 58;
pub const THCON_SEC0_REG1_Dis_shared_exp_assembler_SHAMT: u32 = 12;
pub const THCON_SEC0_REG1_Dis_shared_exp_assembler_MASK: u32 = 4096;
pub const THCON_SEC0_REG1_Force_pack_per_max_xy_plane_ADDR32: u32 = 58;
pub const THCON_SEC0_REG1_Force_pack_per_max_xy_plane_SHAMT: u32 = 13;
pub const THCON_SEC0_REG1_Force_pack_per_max_xy_plane_MASK: u32 = 8192;
pub const THCON_SEC0_REG1_Enable_out_fifo_ADDR32: u32 = 58;
pub const THCON_SEC0_REG1_Enable_out_fifo_SHAMT: u32 = 14;
pub const THCON_SEC0_REG1_Enable_out_fifo_MASK: u32 = 16384;
pub const THCON_SEC0_REG1_Sub_l1_tile_header_size_ADDR32: u32 = 58;
pub const THCON_SEC0_REG1_Sub_l1_tile_header_size_SHAMT: u32 = 15;
pub const THCON_SEC0_REG1_Sub_l1_tile_header_size_MASK: u32 = 32768;
pub const THCON_SEC0_REG1_Source_interface_selection_ADDR32: u32 = 58;
pub const THCON_SEC0_REG1_Source_interface_selection_SHAMT: u32 = 16;
pub const THCON_SEC0_REG1_Source_interface_selection_MASK: u32 = 65536;
pub const THCON_SEC0_REG1_All_pack_disable_zero_compress_ADDR32: u32 = 58;
pub const THCON_SEC0_REG1_All_pack_disable_zero_compress_SHAMT: u32 = 17;
pub const THCON_SEC0_REG1_All_pack_disable_zero_compress_MASK: u32 = 1966080;
pub const THCON_SEC0_REG1_All_pack_disable_zero_compress_ovrd_ADDR32: u32 = 58;
pub const THCON_SEC0_REG1_All_pack_disable_zero_compress_ovrd_SHAMT: u32 = 21;
pub const THCON_SEC0_REG1_All_pack_disable_zero_compress_ovrd_MASK: u32 = 2097152;
pub const THCON_SEC0_REG1_Add_tile_header_size_ADDR32: u32 = 58;
pub const THCON_SEC0_REG1_Add_tile_header_size_SHAMT: u32 = 22;
pub const THCON_SEC0_REG1_Add_tile_header_size_MASK: u32 = 4194304;
pub const THCON_SEC0_REG1_L1_source_addr_ADDR32: u32 = 58;
pub const THCON_SEC0_REG1_L1_source_addr_SHAMT: u32 = 24;
pub const THCON_SEC0_REG1_L1_source_addr_MASK: u32 = 4278190080;
pub const THCON_SEC0_REG1_Downsample_mask_ADDR32: u32 = 59;
pub const THCON_SEC0_REG1_Downsample_mask_SHAMT: u32 = 0;
pub const THCON_SEC0_REG1_Downsample_mask_MASK: u32 = 65535;
pub const THCON_SEC0_REG1_Downsample_rate_ADDR32: u32 = 59;
pub const THCON_SEC0_REG1_Downsample_rate_SHAMT: u32 = 16;
pub const THCON_SEC0_REG1_Downsample_rate_MASK: u32 = 458752;
pub const THCON_SEC0_REG1_Read_mode_ADDR32: u32 = 59;
pub const THCON_SEC0_REG1_Read_mode_SHAMT: u32 = 19;
pub const THCON_SEC0_REG1_Read_mode_MASK: u32 = 524288;
pub const THCON_SEC0_REG1_Exp_threshold_en_ADDR32: u32 = 59;
pub const THCON_SEC0_REG1_Exp_threshold_en_SHAMT: u32 = 20;
pub const THCON_SEC0_REG1_Exp_threshold_en_MASK: u32 = 1048576;
pub const THCON_SEC0_REG1_Pack_L1_Acc_ADDR32: u32 = 59;
pub const THCON_SEC0_REG1_Pack_L1_Acc_SHAMT: u32 = 21;
pub const THCON_SEC0_REG1_Pack_L1_Acc_MASK: u32 = 2097152;
pub const THCON_SEC0_REG1_Disable_pack_zero_flags_ADDR32: u32 = 59;
pub const THCON_SEC0_REG1_Disable_pack_zero_flags_SHAMT: u32 = 22;
pub const THCON_SEC0_REG1_Disable_pack_zero_flags_MASK: u32 = 4194304;
pub const THCON_SEC0_REG1_Exp_threshold_ADDR32: u32 = 59;
pub const THCON_SEC0_REG1_Exp_threshold_SHAMT: u32 = 24;
pub const THCON_SEC0_REG1_Exp_threshold_MASK: u32 = 4278190080;
pub const THCON_SEC0_REG2_Out_data_format_ADDR32: u32 = 60;
pub const THCON_SEC0_REG2_Out_data_format_SHAMT: u32 = 0;
pub const THCON_SEC0_REG2_Out_data_format_MASK: u32 = 15;
pub const THCON_SEC0_REG2_Throttle_mode_ADDR32: u32 = 60;
pub const THCON_SEC0_REG2_Throttle_mode_SHAMT: u32 = 4;
pub const THCON_SEC0_REG2_Throttle_mode_MASK: u32 = 48;
pub const THCON_SEC0_REG2_Context_count_ADDR32: u32 = 60;
pub const THCON_SEC0_REG2_Context_count_SHAMT: u32 = 6;
pub const THCON_SEC0_REG2_Context_count_MASK: u32 = 192;
pub const THCON_SEC0_REG2_Haloize_mode_ADDR32: u32 = 60;
pub const THCON_SEC0_REG2_Haloize_mode_SHAMT: u32 = 8;
pub const THCON_SEC0_REG2_Haloize_mode_MASK: u32 = 256;
pub const THCON_SEC0_REG2_Tileize_mode_ADDR32: u32 = 60;
pub const THCON_SEC0_REG2_Tileize_mode_SHAMT: u32 = 9;
pub const THCON_SEC0_REG2_Tileize_mode_MASK: u32 = 512;
pub const THCON_SEC0_REG2_Unpack_Src_Reg_Set_Upd_ADDR32: u32 = 60;
pub const THCON_SEC0_REG2_Unpack_Src_Reg_Set_Upd_SHAMT: u32 = 10;
pub const THCON_SEC0_REG2_Unpack_Src_Reg_Set_Upd_MASK: u32 = 1024;
pub const THCON_SEC0_REG2_Unpack_If_Sel_ADDR32: u32 = 60;
pub const THCON_SEC0_REG2_Unpack_If_Sel_SHAMT: u32 = 11;
pub const THCON_SEC0_REG2_Unpack_If_Sel_MASK: u32 = 2048;
pub const THCON_SEC0_REG2_Upsample_rate_ADDR32: u32 = 60;
pub const THCON_SEC0_REG2_Upsample_rate_SHAMT: u32 = 12;
pub const THCON_SEC0_REG2_Upsample_rate_MASK: u32 = 12288;
pub const THCON_SEC0_REG2_Ovrd_data_format_ADDR32: u32 = 60;
pub const THCON_SEC0_REG2_Ovrd_data_format_SHAMT: u32 = 14;
pub const THCON_SEC0_REG2_Ovrd_data_format_MASK: u32 = 16384;
pub const THCON_SEC0_REG2_Upsample_and_interleave_ADDR32: u32 = 60;
pub const THCON_SEC0_REG2_Upsample_and_interleave_SHAMT: u32 = 15;
pub const THCON_SEC0_REG2_Upsample_and_interleave_MASK: u32 = 32768;
pub const THCON_SEC0_REG2_Shift_amount_cntx0_ADDR32: u32 = 60;
pub const THCON_SEC0_REG2_Shift_amount_cntx0_SHAMT: u32 = 16;
pub const THCON_SEC0_REG2_Shift_amount_cntx0_MASK: u32 = 983040;
pub const THCON_SEC0_REG2_Shift_amount_cntx1_ADDR32: u32 = 60;
pub const THCON_SEC0_REG2_Shift_amount_cntx1_SHAMT: u32 = 20;
pub const THCON_SEC0_REG2_Shift_amount_cntx1_MASK: u32 = 15728640;
pub const THCON_SEC0_REG2_Shift_amount_cntx2_ADDR32: u32 = 60;
pub const THCON_SEC0_REG2_Shift_amount_cntx2_SHAMT: u32 = 24;
pub const THCON_SEC0_REG2_Shift_amount_cntx2_MASK: u32 = 251658240;
pub const THCON_SEC0_REG2_Shift_amount_cntx3_ADDR32: u32 = 60;
pub const THCON_SEC0_REG2_Shift_amount_cntx3_SHAMT: u32 = 28;
pub const THCON_SEC0_REG2_Shift_amount_cntx3_MASK: u32 = 4026531840;
pub const THCON_SEC0_REG2_Disable_zero_compress_cntx0_ADDR32: u32 = 61;
pub const THCON_SEC0_REG2_Disable_zero_compress_cntx0_SHAMT: u32 = 0;
pub const THCON_SEC0_REG2_Disable_zero_compress_cntx0_MASK: u32 = 1;
pub const THCON_SEC0_REG2_Disable_zero_compress_cntx1_ADDR32: u32 = 61;
pub const THCON_SEC0_REG2_Disable_zero_compress_cntx1_SHAMT: u32 = 1;
pub const THCON_SEC0_REG2_Disable_zero_compress_cntx1_MASK: u32 = 2;
pub const THCON_SEC0_REG2_Disable_zero_compress_cntx2_ADDR32: u32 = 61;
pub const THCON_SEC0_REG2_Disable_zero_compress_cntx2_SHAMT: u32 = 2;
pub const THCON_SEC0_REG2_Disable_zero_compress_cntx2_MASK: u32 = 4;
pub const THCON_SEC0_REG2_Disable_zero_compress_cntx3_ADDR32: u32 = 61;
pub const THCON_SEC0_REG2_Disable_zero_compress_cntx3_SHAMT: u32 = 3;
pub const THCON_SEC0_REG2_Disable_zero_compress_cntx3_MASK: u32 = 8;
pub const THCON_SEC0_REG2_Unpack_if_sel_cntx0_ADDR32: u32 = 61;
pub const THCON_SEC0_REG2_Unpack_if_sel_cntx0_SHAMT: u32 = 4;
pub const THCON_SEC0_REG2_Unpack_if_sel_cntx0_MASK: u32 = 16;
pub const THCON_SEC0_REG2_Unpack_if_sel_cntx1_ADDR32: u32 = 61;
pub const THCON_SEC0_REG2_Unpack_if_sel_cntx1_SHAMT: u32 = 5;
pub const THCON_SEC0_REG2_Unpack_if_sel_cntx1_MASK: u32 = 32;
pub const THCON_SEC0_REG2_Unpack_if_sel_cntx2_ADDR32: u32 = 61;
pub const THCON_SEC0_REG2_Unpack_if_sel_cntx2_SHAMT: u32 = 6;
pub const THCON_SEC0_REG2_Unpack_if_sel_cntx2_MASK: u32 = 64;
pub const THCON_SEC0_REG2_Unpack_if_sel_cntx3_ADDR32: u32 = 61;
pub const THCON_SEC0_REG2_Unpack_if_sel_cntx3_SHAMT: u32 = 7;
pub const THCON_SEC0_REG2_Unpack_if_sel_cntx3_MASK: u32 = 128;
pub const THCON_SEC0_REG2_Force_shared_exp_ADDR32: u32 = 61;
pub const THCON_SEC0_REG2_Force_shared_exp_SHAMT: u32 = 8;
pub const THCON_SEC0_REG2_Force_shared_exp_MASK: u32 = 256;
pub const THCON_SEC0_REG2_Disable_zero_compress_cntx4_ADDR32: u32 = 61;
pub const THCON_SEC0_REG2_Disable_zero_compress_cntx4_SHAMT: u32 = 16;
pub const THCON_SEC0_REG2_Disable_zero_compress_cntx4_MASK: u32 = 65536;
pub const THCON_SEC0_REG2_Disable_zero_compress_cntx5_ADDR32: u32 = 61;
pub const THCON_SEC0_REG2_Disable_zero_compress_cntx5_SHAMT: u32 = 17;
pub const THCON_SEC0_REG2_Disable_zero_compress_cntx5_MASK: u32 = 131072;
pub const THCON_SEC0_REG2_Disable_zero_compress_cntx6_ADDR32: u32 = 61;
pub const THCON_SEC0_REG2_Disable_zero_compress_cntx6_SHAMT: u32 = 18;
pub const THCON_SEC0_REG2_Disable_zero_compress_cntx6_MASK: u32 = 262144;
pub const THCON_SEC0_REG2_Disable_zero_compress_cntx7_ADDR32: u32 = 61;
pub const THCON_SEC0_REG2_Disable_zero_compress_cntx7_SHAMT: u32 = 19;
pub const THCON_SEC0_REG2_Disable_zero_compress_cntx7_MASK: u32 = 524288;
pub const THCON_SEC0_REG2_Unpack_if_sel_cntx4_ADDR32: u32 = 61;
pub const THCON_SEC0_REG2_Unpack_if_sel_cntx4_SHAMT: u32 = 20;
pub const THCON_SEC0_REG2_Unpack_if_sel_cntx4_MASK: u32 = 1048576;
pub const THCON_SEC0_REG2_Unpack_if_sel_cntx5_ADDR32: u32 = 61;
pub const THCON_SEC0_REG2_Unpack_if_sel_cntx5_SHAMT: u32 = 21;
pub const THCON_SEC0_REG2_Unpack_if_sel_cntx5_MASK: u32 = 2097152;
pub const THCON_SEC0_REG2_Unpack_if_sel_cntx6_ADDR32: u32 = 61;
pub const THCON_SEC0_REG2_Unpack_if_sel_cntx6_SHAMT: u32 = 22;
pub const THCON_SEC0_REG2_Unpack_if_sel_cntx6_MASK: u32 = 4194304;
pub const THCON_SEC0_REG2_Unpack_if_sel_cntx7_ADDR32: u32 = 61;
pub const THCON_SEC0_REG2_Unpack_if_sel_cntx7_SHAMT: u32 = 23;
pub const THCON_SEC0_REG2_Unpack_if_sel_cntx7_MASK: u32 = 8388608;
pub const THCON_SEC0_REG2_Unpack_limit_address_ADDR32: u32 = 62;
pub const THCON_SEC0_REG2_Unpack_limit_address_SHAMT: u32 = 0;
pub const THCON_SEC0_REG2_Unpack_limit_address_MASK: u32 = 131071;
pub const THCON_SEC0_REG2_Unpack_fifo_size_ADDR32: u32 = 63;
pub const THCON_SEC0_REG2_Unpack_fifo_size_SHAMT: u32 = 0;
pub const THCON_SEC0_REG2_Unpack_fifo_size_MASK: u32 = 131071;
pub const THCON_SEC0_REG3_Base_address_ADDR32: u32 = 64;
pub const THCON_SEC0_REG3_Base_address_SHAMT: u32 = 0;
pub const THCON_SEC0_REG3_Base_address_MASK: u32 = 4294967295;
pub const THCON_SEC0_REG3_Base_cntx1_address_ADDR32: u32 = 65;
pub const THCON_SEC0_REG3_Base_cntx1_address_SHAMT: u32 = 0;
pub const THCON_SEC0_REG3_Base_cntx1_address_MASK: u32 = 4294967295;
pub const THCON_SEC0_REG3_Base_cntx2_address_ADDR32: u32 = 66;
pub const THCON_SEC0_REG3_Base_cntx2_address_SHAMT: u32 = 0;
pub const THCON_SEC0_REG3_Base_cntx2_address_MASK: u32 = 4294967295;
pub const THCON_SEC0_REG3_Base_cntx3_address_ADDR32: u32 = 67;
pub const THCON_SEC0_REG3_Base_cntx3_address_SHAMT: u32 = 0;
pub const THCON_SEC0_REG3_Base_cntx3_address_MASK: u32 = 4294967295;
pub const THCON_SEC0_REG4_Base_cntx4_address_ADDR32: u32 = 68;
pub const THCON_SEC0_REG4_Base_cntx4_address_SHAMT: u32 = 0;
pub const THCON_SEC0_REG4_Base_cntx4_address_MASK: u32 = 4294967295;
pub const THCON_SEC0_REG4_Base_cntx5_address_ADDR32: u32 = 69;
pub const THCON_SEC0_REG4_Base_cntx5_address_SHAMT: u32 = 0;
pub const THCON_SEC0_REG4_Base_cntx5_address_MASK: u32 = 4294967295;
pub const THCON_SEC0_REG4_Base_cntx6_address_ADDR32: u32 = 70;
pub const THCON_SEC0_REG4_Base_cntx6_address_SHAMT: u32 = 0;
pub const THCON_SEC0_REG4_Base_cntx6_address_MASK: u32 = 4294967295;
pub const THCON_SEC0_REG4_Base_cntx7_address_ADDR32: u32 = 71;
pub const THCON_SEC0_REG4_Base_cntx7_address_SHAMT: u32 = 0;
pub const THCON_SEC0_REG4_Base_cntx7_address_MASK: u32 = 4294967295;
pub const THCON_SEC0_REG5_Dest_cntx0_address_ADDR32: u32 = 72;
pub const THCON_SEC0_REG5_Dest_cntx0_address_SHAMT: u32 = 0;
pub const THCON_SEC0_REG5_Dest_cntx0_address_MASK: u32 = 65535;
pub const THCON_SEC0_REG5_Dest_cntx1_address_ADDR32: u32 = 72;
pub const THCON_SEC0_REG5_Dest_cntx1_address_SHAMT: u32 = 16;
pub const THCON_SEC0_REG5_Dest_cntx1_address_MASK: u32 = 4294901760;
pub const THCON_SEC0_REG5_Dest_cntx2_address_ADDR32: u32 = 73;
pub const THCON_SEC0_REG5_Dest_cntx2_address_SHAMT: u32 = 0;
pub const THCON_SEC0_REG5_Dest_cntx2_address_MASK: u32 = 65535;
pub const THCON_SEC0_REG5_Dest_cntx3_address_ADDR32: u32 = 73;
pub const THCON_SEC0_REG5_Dest_cntx3_address_SHAMT: u32 = 16;
pub const THCON_SEC0_REG5_Dest_cntx3_address_MASK: u32 = 4294901760;
pub const THCON_SEC0_REG5_Tile_x_dim_cntx0_ADDR32: u32 = 74;
pub const THCON_SEC0_REG5_Tile_x_dim_cntx0_SHAMT: u32 = 0;
pub const THCON_SEC0_REG5_Tile_x_dim_cntx0_MASK: u32 = 65535;
pub const THCON_SEC0_REG5_Tile_x_dim_cntx1_ADDR32: u32 = 74;
pub const THCON_SEC0_REG5_Tile_x_dim_cntx1_SHAMT: u32 = 16;
pub const THCON_SEC0_REG5_Tile_x_dim_cntx1_MASK: u32 = 4294901760;
pub const THCON_SEC0_REG5_Tile_x_dim_cntx2_ADDR32: u32 = 75;
pub const THCON_SEC0_REG5_Tile_x_dim_cntx2_SHAMT: u32 = 0;
pub const THCON_SEC0_REG5_Tile_x_dim_cntx2_MASK: u32 = 65535;
pub const THCON_SEC0_REG5_Tile_x_dim_cntx3_ADDR32: u32 = 75;
pub const THCON_SEC0_REG5_Tile_x_dim_cntx3_SHAMT: u32 = 16;
pub const THCON_SEC0_REG5_Tile_x_dim_cntx3_MASK: u32 = 4294901760;
pub const THCON_SEC0_REG6_Source_address_ADDR32: u32 = 76;
pub const THCON_SEC0_REG6_Source_address_SHAMT: u32 = 0;
pub const THCON_SEC0_REG6_Source_address_MASK: u32 = 4294967295;
pub const THCON_SEC0_REG6_Destination_address_ADDR32: u32 = 77;
pub const THCON_SEC0_REG6_Destination_address_SHAMT: u32 = 0;
pub const THCON_SEC0_REG6_Destination_address_MASK: u32 = 4294967295;
pub const THCON_SEC0_REG6_Buffer_size_ADDR32: u32 = 78;
pub const THCON_SEC0_REG6_Buffer_size_SHAMT: u32 = 0;
pub const THCON_SEC0_REG6_Buffer_size_MASK: u32 = 1073741823;
pub const THCON_SEC0_REG6_Transfer_direction_ADDR32: u32 = 78;
pub const THCON_SEC0_REG6_Transfer_direction_SHAMT: u32 = 30;
pub const THCON_SEC0_REG6_Transfer_direction_MASK: u32 = 3221225472;
pub const THCON_SEC0_REG7_Offset_address_ADDR32: u32 = 80;
pub const THCON_SEC0_REG7_Offset_address_SHAMT: u32 = 0;
pub const THCON_SEC0_REG7_Offset_address_MASK: u32 = 65535;
pub const THCON_SEC0_REG7_Unpack_data_format_cntx0_ADDR32: u32 = 80;
pub const THCON_SEC0_REG7_Unpack_data_format_cntx0_SHAMT: u32 = 16;
pub const THCON_SEC0_REG7_Unpack_data_format_cntx0_MASK: u32 = 983040;
pub const THCON_SEC0_REG7_Unpack_out_data_format_cntx0_ADDR32: u32 = 80;
pub const THCON_SEC0_REG7_Unpack_out_data_format_cntx0_SHAMT: u32 = 20;
pub const THCON_SEC0_REG7_Unpack_out_data_format_cntx0_MASK: u32 = 15728640;
pub const THCON_SEC0_REG7_Unpack_data_format_cntx4_ADDR32: u32 = 80;
pub const THCON_SEC0_REG7_Unpack_data_format_cntx4_SHAMT: u32 = 24;
pub const THCON_SEC0_REG7_Unpack_data_format_cntx4_MASK: u32 = 251658240;
pub const THCON_SEC0_REG7_Unpack_out_data_format_cntx4_ADDR32: u32 = 80;
pub const THCON_SEC0_REG7_Unpack_out_data_format_cntx4_SHAMT: u32 = 28;
pub const THCON_SEC0_REG7_Unpack_out_data_format_cntx4_MASK: u32 = 4026531840;
pub const THCON_SEC0_REG7_Offset_cntx1_address_ADDR32: u32 = 81;
pub const THCON_SEC0_REG7_Offset_cntx1_address_SHAMT: u32 = 0;
pub const THCON_SEC0_REG7_Offset_cntx1_address_MASK: u32 = 65535;
pub const THCON_SEC0_REG7_Unpack_data_format_cntx1_ADDR32: u32 = 81;
pub const THCON_SEC0_REG7_Unpack_data_format_cntx1_SHAMT: u32 = 16;
pub const THCON_SEC0_REG7_Unpack_data_format_cntx1_MASK: u32 = 983040;
pub const THCON_SEC0_REG7_Unpack_out_data_format_cntx1_ADDR32: u32 = 81;
pub const THCON_SEC0_REG7_Unpack_out_data_format_cntx1_SHAMT: u32 = 20;
pub const THCON_SEC0_REG7_Unpack_out_data_format_cntx1_MASK: u32 = 15728640;
pub const THCON_SEC0_REG7_Unpack_data_format_cntx5_ADDR32: u32 = 81;
pub const THCON_SEC0_REG7_Unpack_data_format_cntx5_SHAMT: u32 = 24;
pub const THCON_SEC0_REG7_Unpack_data_format_cntx5_MASK: u32 = 251658240;
pub const THCON_SEC0_REG7_Unpack_out_data_format_cntx5_ADDR32: u32 = 81;
pub const THCON_SEC0_REG7_Unpack_out_data_format_cntx5_SHAMT: u32 = 28;
pub const THCON_SEC0_REG7_Unpack_out_data_format_cntx5_MASK: u32 = 4026531840;
pub const THCON_SEC0_REG7_Offset_cntx2_address_ADDR32: u32 = 82;
pub const THCON_SEC0_REG7_Offset_cntx2_address_SHAMT: u32 = 0;
pub const THCON_SEC0_REG7_Offset_cntx2_address_MASK: u32 = 65535;
pub const THCON_SEC0_REG7_Unpack_data_format_cntx2_ADDR32: u32 = 82;
pub const THCON_SEC0_REG7_Unpack_data_format_cntx2_SHAMT: u32 = 16;
pub const THCON_SEC0_REG7_Unpack_data_format_cntx2_MASK: u32 = 983040;
pub const THCON_SEC0_REG7_Unpack_out_data_format_cntx2_ADDR32: u32 = 82;
pub const THCON_SEC0_REG7_Unpack_out_data_format_cntx2_SHAMT: u32 = 20;
pub const THCON_SEC0_REG7_Unpack_out_data_format_cntx2_MASK: u32 = 15728640;
pub const THCON_SEC0_REG7_Unpack_data_format_cntx6_ADDR32: u32 = 82;
pub const THCON_SEC0_REG7_Unpack_data_format_cntx6_SHAMT: u32 = 24;
pub const THCON_SEC0_REG7_Unpack_data_format_cntx6_MASK: u32 = 251658240;
pub const THCON_SEC0_REG7_Unpack_out_data_format_cntx6_ADDR32: u32 = 82;
pub const THCON_SEC0_REG7_Unpack_out_data_format_cntx6_SHAMT: u32 = 28;
pub const THCON_SEC0_REG7_Unpack_out_data_format_cntx6_MASK: u32 = 4026531840;
pub const THCON_SEC0_REG7_Offset_cntx3_address_ADDR32: u32 = 83;
pub const THCON_SEC0_REG7_Offset_cntx3_address_SHAMT: u32 = 0;
pub const THCON_SEC0_REG7_Offset_cntx3_address_MASK: u32 = 65535;
pub const THCON_SEC0_REG7_Unpack_data_format_cntx3_ADDR32: u32 = 83;
pub const THCON_SEC0_REG7_Unpack_data_format_cntx3_SHAMT: u32 = 16;
pub const THCON_SEC0_REG7_Unpack_data_format_cntx3_MASK: u32 = 983040;
pub const THCON_SEC0_REG7_Unpack_out_data_format_cntx3_ADDR32: u32 = 83;
pub const THCON_SEC0_REG7_Unpack_out_data_format_cntx3_SHAMT: u32 = 20;
pub const THCON_SEC0_REG7_Unpack_out_data_format_cntx3_MASK: u32 = 15728640;
pub const THCON_SEC0_REG7_Unpack_data_format_cntx7_ADDR32: u32 = 83;
pub const THCON_SEC0_REG7_Unpack_data_format_cntx7_SHAMT: u32 = 24;
pub const THCON_SEC0_REG7_Unpack_data_format_cntx7_MASK: u32 = 251658240;
pub const THCON_SEC0_REG7_Unpack_out_data_format_cntx7_ADDR32: u32 = 83;
pub const THCON_SEC0_REG7_Unpack_out_data_format_cntx7_SHAMT: u32 = 28;
pub const THCON_SEC0_REG7_Unpack_out_data_format_cntx7_MASK: u32 = 4026531840;
pub const THCON_SEC0_REG8_Row_start_section_size_ADDR32: u32 = 84;
pub const THCON_SEC0_REG8_Row_start_section_size_SHAMT: u32 = 0;
pub const THCON_SEC0_REG8_Row_start_section_size_MASK: u32 = 65535;
pub const THCON_SEC0_REG8_Exp_section_size_ADDR32: u32 = 84;
pub const THCON_SEC0_REG8_Exp_section_size_SHAMT: u32 = 16;
pub const THCON_SEC0_REG8_Exp_section_size_MASK: u32 = 4294901760;
pub const THCON_SEC0_REG8_L1_Dest_addr_ADDR32: u32 = 85;
pub const THCON_SEC0_REG8_L1_Dest_addr_SHAMT: u32 = 0;
pub const THCON_SEC0_REG8_L1_Dest_addr_MASK: u32 = 4294967295;
pub const THCON_SEC0_REG8_Disable_zero_compress_ADDR32: u32 = 86;
pub const THCON_SEC0_REG8_Disable_zero_compress_SHAMT: u32 = 0;
pub const THCON_SEC0_REG8_Disable_zero_compress_MASK: u32 = 1;
pub const THCON_SEC0_REG8_Add_l1_dest_addr_offset_ADDR32: u32 = 86;
pub const THCON_SEC0_REG8_Add_l1_dest_addr_offset_SHAMT: u32 = 1;
pub const THCON_SEC0_REG8_Add_l1_dest_addr_offset_MASK: u32 = 2;
pub const THCON_SEC0_REG8_Addr_cnt_context_ADDR32: u32 = 86;
pub const THCON_SEC0_REG8_Addr_cnt_context_SHAMT: u32 = 2;
pub const THCON_SEC0_REG8_Addr_cnt_context_MASK: u32 = 12;
pub const THCON_SEC0_REG8_Out_data_format_ADDR32: u32 = 86;
pub const THCON_SEC0_REG8_Out_data_format_SHAMT: u32 = 4;
pub const THCON_SEC0_REG8_Out_data_format_MASK: u32 = 240;
pub const THCON_SEC0_REG8_In_data_format_ADDR32: u32 = 86;
pub const THCON_SEC0_REG8_In_data_format_SHAMT: u32 = 8;
pub const THCON_SEC0_REG8_In_data_format_MASK: u32 = 3840;
pub const THCON_SEC0_REG8_Dis_shared_exp_assembler_ADDR32: u32 = 86;
pub const THCON_SEC0_REG8_Dis_shared_exp_assembler_SHAMT: u32 = 12;
pub const THCON_SEC0_REG8_Dis_shared_exp_assembler_MASK: u32 = 4096;
pub const THCON_SEC0_REG8_Force_pack_per_max_xy_plane_ADDR32: u32 = 86;
pub const THCON_SEC0_REG8_Force_pack_per_max_xy_plane_SHAMT: u32 = 13;
pub const THCON_SEC0_REG8_Force_pack_per_max_xy_plane_MASK: u32 = 8192;
pub const THCON_SEC0_REG8_Enable_out_fifo_ADDR32: u32 = 86;
pub const THCON_SEC0_REG8_Enable_out_fifo_SHAMT: u32 = 14;
pub const THCON_SEC0_REG8_Enable_out_fifo_MASK: u32 = 16384;
pub const THCON_SEC0_REG8_Sub_l1_tile_header_size_ADDR32: u32 = 86;
pub const THCON_SEC0_REG8_Sub_l1_tile_header_size_SHAMT: u32 = 15;
pub const THCON_SEC0_REG8_Sub_l1_tile_header_size_MASK: u32 = 32768;
pub const THCON_SEC0_REG8_Source_interface_selection_ADDR32: u32 = 86;
pub const THCON_SEC0_REG8_Source_interface_selection_SHAMT: u32 = 16;
pub const THCON_SEC0_REG8_Source_interface_selection_MASK: u32 = 65536;
pub const THCON_SEC0_REG8_Add_tile_header_size_ADDR32: u32 = 86;
pub const THCON_SEC0_REG8_Add_tile_header_size_SHAMT: u32 = 17;
pub const THCON_SEC0_REG8_Add_tile_header_size_MASK: u32 = 131072;
pub const THCON_SEC0_REG8_L1_source_addr_ADDR32: u32 = 86;
pub const THCON_SEC0_REG8_L1_source_addr_SHAMT: u32 = 24;
pub const THCON_SEC0_REG8_L1_source_addr_MASK: u32 = 4278190080;
pub const THCON_SEC0_REG8_Downsample_mask_ADDR32: u32 = 87;
pub const THCON_SEC0_REG8_Downsample_mask_SHAMT: u32 = 0;
pub const THCON_SEC0_REG8_Downsample_mask_MASK: u32 = 65535;
pub const THCON_SEC0_REG8_Downsample_rate_ADDR32: u32 = 87;
pub const THCON_SEC0_REG8_Downsample_rate_SHAMT: u32 = 16;
pub const THCON_SEC0_REG8_Downsample_rate_MASK: u32 = 458752;
pub const THCON_SEC0_REG8_Read_mode_ADDR32: u32 = 87;
pub const THCON_SEC0_REG8_Read_mode_SHAMT: u32 = 19;
pub const THCON_SEC0_REG8_Read_mode_MASK: u32 = 524288;
pub const THCON_SEC0_REG8_Exp_threshold_en_ADDR32: u32 = 87;
pub const THCON_SEC0_REG8_Exp_threshold_en_SHAMT: u32 = 20;
pub const THCON_SEC0_REG8_Exp_threshold_en_MASK: u32 = 1048576;
pub const THCON_SEC0_REG8_Pack_L1_Acc_ADDR32: u32 = 87;
pub const THCON_SEC0_REG8_Pack_L1_Acc_SHAMT: u32 = 21;
pub const THCON_SEC0_REG8_Pack_L1_Acc_MASK: u32 = 2097152;
pub const THCON_SEC0_REG8_Disable_pack_zero_flags_ADDR32: u32 = 87;
pub const THCON_SEC0_REG8_Disable_pack_zero_flags_SHAMT: u32 = 22;
pub const THCON_SEC0_REG8_Disable_pack_zero_flags_MASK: u32 = 4194304;
pub const THCON_SEC0_REG8_Exp_threshold_ADDR32: u32 = 87;
pub const THCON_SEC0_REG8_Exp_threshold_SHAMT: u32 = 24;
pub const THCON_SEC0_REG8_Exp_threshold_MASK: u32 = 4278190080;
pub const THCON_SEC0_REG9_Pack_0_2_limit_address_ADDR32: u32 = 88;
pub const THCON_SEC0_REG9_Pack_0_2_limit_address_SHAMT: u32 = 0;
pub const THCON_SEC0_REG9_Pack_0_2_limit_address_MASK: u32 = 131071;
pub const THCON_SEC0_REG9_Pack_0_2_fifo_size_ADDR32: u32 = 89;
pub const THCON_SEC0_REG9_Pack_0_2_fifo_size_SHAMT: u32 = 0;
pub const THCON_SEC0_REG9_Pack_0_2_fifo_size_MASK: u32 = 131071;
pub const THCON_SEC0_REG9_Pack_1_3_limit_address_ADDR32: u32 = 90;
pub const THCON_SEC0_REG9_Pack_1_3_limit_address_SHAMT: u32 = 0;
pub const THCON_SEC0_REG9_Pack_1_3_limit_address_MASK: u32 = 131071;
pub const THCON_SEC0_REG9_Pack_1_3_fifo_size_ADDR32: u32 = 91;
pub const THCON_SEC0_REG9_Pack_1_3_fifo_size_SHAMT: u32 = 0;
pub const THCON_SEC0_REG9_Pack_1_3_fifo_size_MASK: u32 = 131071;
pub const THCON_SEC1_REG0_TileDescriptor_ADDR32: u32 = 92;
pub const THCON_SEC1_REG0_TileDescriptor_SHAMT: u32 = 0;
pub const THCON_SEC1_REG1_Row_start_section_size_ADDR32: u32 = 96;
pub const THCON_SEC1_REG1_Row_start_section_size_SHAMT: u32 = 0;
pub const THCON_SEC1_REG1_Row_start_section_size_MASK: u32 = 65535;
pub const THCON_SEC1_REG1_Exp_section_size_ADDR32: u32 = 96;
pub const THCON_SEC1_REG1_Exp_section_size_SHAMT: u32 = 16;
pub const THCON_SEC1_REG1_Exp_section_size_MASK: u32 = 4294901760;
pub const THCON_SEC1_REG1_L1_Dest_addr_ADDR32: u32 = 97;
pub const THCON_SEC1_REG1_L1_Dest_addr_SHAMT: u32 = 0;
pub const THCON_SEC1_REG1_L1_Dest_addr_MASK: u32 = 4294967295;
pub const THCON_SEC1_REG1_Disable_zero_compress_ADDR32: u32 = 98;
pub const THCON_SEC1_REG1_Disable_zero_compress_SHAMT: u32 = 0;
pub const THCON_SEC1_REG1_Disable_zero_compress_MASK: u32 = 1;
pub const THCON_SEC1_REG1_Add_l1_dest_addr_offset_ADDR32: u32 = 98;
pub const THCON_SEC1_REG1_Add_l1_dest_addr_offset_SHAMT: u32 = 1;
pub const THCON_SEC1_REG1_Add_l1_dest_addr_offset_MASK: u32 = 2;
pub const THCON_SEC1_REG1_Addr_cnt_context_ADDR32: u32 = 98;
pub const THCON_SEC1_REG1_Addr_cnt_context_SHAMT: u32 = 2;
pub const THCON_SEC1_REG1_Addr_cnt_context_MASK: u32 = 12;
pub const THCON_SEC1_REG1_Out_data_format_ADDR32: u32 = 98;
pub const THCON_SEC1_REG1_Out_data_format_SHAMT: u32 = 4;
pub const THCON_SEC1_REG1_Out_data_format_MASK: u32 = 240;
pub const THCON_SEC1_REG1_In_data_format_ADDR32: u32 = 98;
pub const THCON_SEC1_REG1_In_data_format_SHAMT: u32 = 8;
pub const THCON_SEC1_REG1_In_data_format_MASK: u32 = 3840;
pub const THCON_SEC1_REG1_Dis_shared_exp_assembler_ADDR32: u32 = 98;
pub const THCON_SEC1_REG1_Dis_shared_exp_assembler_SHAMT: u32 = 12;
pub const THCON_SEC1_REG1_Dis_shared_exp_assembler_MASK: u32 = 4096;
pub const THCON_SEC1_REG1_Force_pack_per_max_xy_plane_ADDR32: u32 = 98;
pub const THCON_SEC1_REG1_Force_pack_per_max_xy_plane_SHAMT: u32 = 13;
pub const THCON_SEC1_REG1_Force_pack_per_max_xy_plane_MASK: u32 = 8192;
pub const THCON_SEC1_REG1_Enable_out_fifo_ADDR32: u32 = 98;
pub const THCON_SEC1_REG1_Enable_out_fifo_SHAMT: u32 = 14;
pub const THCON_SEC1_REG1_Enable_out_fifo_MASK: u32 = 16384;
pub const THCON_SEC1_REG1_Sub_l1_tile_header_size_ADDR32: u32 = 98;
pub const THCON_SEC1_REG1_Sub_l1_tile_header_size_SHAMT: u32 = 15;
pub const THCON_SEC1_REG1_Sub_l1_tile_header_size_MASK: u32 = 32768;
pub const THCON_SEC1_REG1_Source_interface_selection_ADDR32: u32 = 98;
pub const THCON_SEC1_REG1_Source_interface_selection_SHAMT: u32 = 16;
pub const THCON_SEC1_REG1_Source_interface_selection_MASK: u32 = 65536;
pub const THCON_SEC1_REG1_All_pack_disable_zero_compress_ADDR32: u32 = 98;
pub const THCON_SEC1_REG1_All_pack_disable_zero_compress_SHAMT: u32 = 17;
pub const THCON_SEC1_REG1_All_pack_disable_zero_compress_MASK: u32 = 1966080;
pub const THCON_SEC1_REG1_All_pack_disable_zero_compress_ovrd_ADDR32: u32 = 98;
pub const THCON_SEC1_REG1_All_pack_disable_zero_compress_ovrd_SHAMT: u32 = 21;
pub const THCON_SEC1_REG1_All_pack_disable_zero_compress_ovrd_MASK: u32 = 2097152;
pub const THCON_SEC1_REG1_Add_tile_header_size_ADDR32: u32 = 98;
pub const THCON_SEC1_REG1_Add_tile_header_size_SHAMT: u32 = 22;
pub const THCON_SEC1_REG1_Add_tile_header_size_MASK: u32 = 4194304;
pub const THCON_SEC1_REG1_L1_source_addr_ADDR32: u32 = 98;
pub const THCON_SEC1_REG1_L1_source_addr_SHAMT: u32 = 24;
pub const THCON_SEC1_REG1_L1_source_addr_MASK: u32 = 4278190080;
pub const THCON_SEC1_REG1_Downsample_mask_ADDR32: u32 = 99;
pub const THCON_SEC1_REG1_Downsample_mask_SHAMT: u32 = 0;
pub const THCON_SEC1_REG1_Downsample_mask_MASK: u32 = 65535;
pub const THCON_SEC1_REG1_Downsample_rate_ADDR32: u32 = 99;
pub const THCON_SEC1_REG1_Downsample_rate_SHAMT: u32 = 16;
pub const THCON_SEC1_REG1_Downsample_rate_MASK: u32 = 458752;
pub const THCON_SEC1_REG1_Read_mode_ADDR32: u32 = 99;
pub const THCON_SEC1_REG1_Read_mode_SHAMT: u32 = 19;
pub const THCON_SEC1_REG1_Read_mode_MASK: u32 = 524288;
pub const THCON_SEC1_REG1_Exp_threshold_en_ADDR32: u32 = 99;
pub const THCON_SEC1_REG1_Exp_threshold_en_SHAMT: u32 = 20;
pub const THCON_SEC1_REG1_Exp_threshold_en_MASK: u32 = 1048576;
pub const THCON_SEC1_REG1_Pack_L1_Acc_ADDR32: u32 = 99;
pub const THCON_SEC1_REG1_Pack_L1_Acc_SHAMT: u32 = 21;
pub const THCON_SEC1_REG1_Pack_L1_Acc_MASK: u32 = 2097152;
pub const THCON_SEC1_REG1_Disable_pack_zero_flags_ADDR32: u32 = 99;
pub const THCON_SEC1_REG1_Disable_pack_zero_flags_SHAMT: u32 = 22;
pub const THCON_SEC1_REG1_Disable_pack_zero_flags_MASK: u32 = 4194304;
pub const THCON_SEC1_REG1_Exp_threshold_ADDR32: u32 = 99;
pub const THCON_SEC1_REG1_Exp_threshold_SHAMT: u32 = 24;
pub const THCON_SEC1_REG1_Exp_threshold_MASK: u32 = 4278190080;
pub const THCON_SEC1_REG2_Out_data_format_ADDR32: u32 = 100;
pub const THCON_SEC1_REG2_Out_data_format_SHAMT: u32 = 0;
pub const THCON_SEC1_REG2_Out_data_format_MASK: u32 = 15;
pub const THCON_SEC1_REG2_Throttle_mode_ADDR32: u32 = 100;
pub const THCON_SEC1_REG2_Throttle_mode_SHAMT: u32 = 4;
pub const THCON_SEC1_REG2_Throttle_mode_MASK: u32 = 48;
pub const THCON_SEC1_REG2_Context_count_ADDR32: u32 = 100;
pub const THCON_SEC1_REG2_Context_count_SHAMT: u32 = 6;
pub const THCON_SEC1_REG2_Context_count_MASK: u32 = 192;
pub const THCON_SEC1_REG2_Haloize_mode_ADDR32: u32 = 100;
pub const THCON_SEC1_REG2_Haloize_mode_SHAMT: u32 = 8;
pub const THCON_SEC1_REG2_Haloize_mode_MASK: u32 = 256;
pub const THCON_SEC1_REG2_Tileize_mode_ADDR32: u32 = 100;
pub const THCON_SEC1_REG2_Tileize_mode_SHAMT: u32 = 9;
pub const THCON_SEC1_REG2_Tileize_mode_MASK: u32 = 512;
pub const THCON_SEC1_REG2_Unpack_Src_Reg_Set_Upd_ADDR32: u32 = 100;
pub const THCON_SEC1_REG2_Unpack_Src_Reg_Set_Upd_SHAMT: u32 = 10;
pub const THCON_SEC1_REG2_Unpack_Src_Reg_Set_Upd_MASK: u32 = 1024;
pub const THCON_SEC1_REG2_Unpack_If_Sel_ADDR32: u32 = 100;
pub const THCON_SEC1_REG2_Unpack_If_Sel_SHAMT: u32 = 11;
pub const THCON_SEC1_REG2_Unpack_If_Sel_MASK: u32 = 2048;
pub const THCON_SEC1_REG2_Upsample_rate_ADDR32: u32 = 100;
pub const THCON_SEC1_REG2_Upsample_rate_SHAMT: u32 = 12;
pub const THCON_SEC1_REG2_Upsample_rate_MASK: u32 = 12288;
pub const THCON_SEC1_REG2_Ovrd_data_format_ADDR32: u32 = 100;
pub const THCON_SEC1_REG2_Ovrd_data_format_SHAMT: u32 = 14;
pub const THCON_SEC1_REG2_Ovrd_data_format_MASK: u32 = 16384;
pub const THCON_SEC1_REG2_Upsample_and_interleave_ADDR32: u32 = 100;
pub const THCON_SEC1_REG2_Upsample_and_interleave_SHAMT: u32 = 15;
pub const THCON_SEC1_REG2_Upsample_and_interleave_MASK: u32 = 32768;
pub const THCON_SEC1_REG2_Shift_amount_cntx0_ADDR32: u32 = 100;
pub const THCON_SEC1_REG2_Shift_amount_cntx0_SHAMT: u32 = 16;
pub const THCON_SEC1_REG2_Shift_amount_cntx0_MASK: u32 = 983040;
pub const THCON_SEC1_REG2_Shift_amount_cntx1_ADDR32: u32 = 100;
pub const THCON_SEC1_REG2_Shift_amount_cntx1_SHAMT: u32 = 20;
pub const THCON_SEC1_REG2_Shift_amount_cntx1_MASK: u32 = 15728640;
pub const THCON_SEC1_REG2_Shift_amount_cntx2_ADDR32: u32 = 100;
pub const THCON_SEC1_REG2_Shift_amount_cntx2_SHAMT: u32 = 24;
pub const THCON_SEC1_REG2_Shift_amount_cntx2_MASK: u32 = 251658240;
pub const THCON_SEC1_REG2_Shift_amount_cntx3_ADDR32: u32 = 100;
pub const THCON_SEC1_REG2_Shift_amount_cntx3_SHAMT: u32 = 28;
pub const THCON_SEC1_REG2_Shift_amount_cntx3_MASK: u32 = 4026531840;
pub const THCON_SEC1_REG2_Disable_zero_compress_cntx0_ADDR32: u32 = 101;
pub const THCON_SEC1_REG2_Disable_zero_compress_cntx0_SHAMT: u32 = 0;
pub const THCON_SEC1_REG2_Disable_zero_compress_cntx0_MASK: u32 = 1;
pub const THCON_SEC1_REG2_Disable_zero_compress_cntx1_ADDR32: u32 = 101;
pub const THCON_SEC1_REG2_Disable_zero_compress_cntx1_SHAMT: u32 = 1;
pub const THCON_SEC1_REG2_Disable_zero_compress_cntx1_MASK: u32 = 2;
pub const THCON_SEC1_REG2_Disable_zero_compress_cntx2_ADDR32: u32 = 101;
pub const THCON_SEC1_REG2_Disable_zero_compress_cntx2_SHAMT: u32 = 2;
pub const THCON_SEC1_REG2_Disable_zero_compress_cntx2_MASK: u32 = 4;
pub const THCON_SEC1_REG2_Disable_zero_compress_cntx3_ADDR32: u32 = 101;
pub const THCON_SEC1_REG2_Disable_zero_compress_cntx3_SHAMT: u32 = 3;
pub const THCON_SEC1_REG2_Disable_zero_compress_cntx3_MASK: u32 = 8;
pub const THCON_SEC1_REG2_Unpack_if_sel_cntx0_ADDR32: u32 = 101;
pub const THCON_SEC1_REG2_Unpack_if_sel_cntx0_SHAMT: u32 = 4;
pub const THCON_SEC1_REG2_Unpack_if_sel_cntx0_MASK: u32 = 16;
pub const THCON_SEC1_REG2_Unpack_if_sel_cntx1_ADDR32: u32 = 101;
pub const THCON_SEC1_REG2_Unpack_if_sel_cntx1_SHAMT: u32 = 5;
pub const THCON_SEC1_REG2_Unpack_if_sel_cntx1_MASK: u32 = 32;
pub const THCON_SEC1_REG2_Unpack_if_sel_cntx2_ADDR32: u32 = 101;
pub const THCON_SEC1_REG2_Unpack_if_sel_cntx2_SHAMT: u32 = 6;
pub const THCON_SEC1_REG2_Unpack_if_sel_cntx2_MASK: u32 = 64;
pub const THCON_SEC1_REG2_Unpack_if_sel_cntx3_ADDR32: u32 = 101;
pub const THCON_SEC1_REG2_Unpack_if_sel_cntx3_SHAMT: u32 = 7;
pub const THCON_SEC1_REG2_Unpack_if_sel_cntx3_MASK: u32 = 128;
pub const THCON_SEC1_REG2_Force_shared_exp_ADDR32: u32 = 101;
pub const THCON_SEC1_REG2_Force_shared_exp_SHAMT: u32 = 8;
pub const THCON_SEC1_REG2_Force_shared_exp_MASK: u32 = 256;
pub const THCON_SEC1_REG2_Disable_zero_compress_cntx4_ADDR32: u32 = 101;
pub const THCON_SEC1_REG2_Disable_zero_compress_cntx4_SHAMT: u32 = 16;
pub const THCON_SEC1_REG2_Disable_zero_compress_cntx4_MASK: u32 = 65536;
pub const THCON_SEC1_REG2_Disable_zero_compress_cntx5_ADDR32: u32 = 101;
pub const THCON_SEC1_REG2_Disable_zero_compress_cntx5_SHAMT: u32 = 17;
pub const THCON_SEC1_REG2_Disable_zero_compress_cntx5_MASK: u32 = 131072;
pub const THCON_SEC1_REG2_Disable_zero_compress_cntx6_ADDR32: u32 = 101;
pub const THCON_SEC1_REG2_Disable_zero_compress_cntx6_SHAMT: u32 = 18;
pub const THCON_SEC1_REG2_Disable_zero_compress_cntx6_MASK: u32 = 262144;
pub const THCON_SEC1_REG2_Disable_zero_compress_cntx7_ADDR32: u32 = 101;
pub const THCON_SEC1_REG2_Disable_zero_compress_cntx7_SHAMT: u32 = 19;
pub const THCON_SEC1_REG2_Disable_zero_compress_cntx7_MASK: u32 = 524288;
pub const THCON_SEC1_REG2_Unpack_if_sel_cntx4_ADDR32: u32 = 101;
pub const THCON_SEC1_REG2_Unpack_if_sel_cntx4_SHAMT: u32 = 20;
pub const THCON_SEC1_REG2_Unpack_if_sel_cntx4_MASK: u32 = 1048576;
pub const THCON_SEC1_REG2_Unpack_if_sel_cntx5_ADDR32: u32 = 101;
pub const THCON_SEC1_REG2_Unpack_if_sel_cntx5_SHAMT: u32 = 21;
pub const THCON_SEC1_REG2_Unpack_if_sel_cntx5_MASK: u32 = 2097152;
pub const THCON_SEC1_REG2_Unpack_if_sel_cntx6_ADDR32: u32 = 101;
pub const THCON_SEC1_REG2_Unpack_if_sel_cntx6_SHAMT: u32 = 22;
pub const THCON_SEC1_REG2_Unpack_if_sel_cntx6_MASK: u32 = 4194304;
pub const THCON_SEC1_REG2_Unpack_if_sel_cntx7_ADDR32: u32 = 101;
pub const THCON_SEC1_REG2_Unpack_if_sel_cntx7_SHAMT: u32 = 23;
pub const THCON_SEC1_REG2_Unpack_if_sel_cntx7_MASK: u32 = 8388608;
pub const THCON_SEC1_REG2_Unpack_limit_address_ADDR32: u32 = 102;
pub const THCON_SEC1_REG2_Unpack_limit_address_SHAMT: u32 = 0;
pub const THCON_SEC1_REG2_Unpack_limit_address_MASK: u32 = 131071;
pub const THCON_SEC1_REG2_Unpack_fifo_size_ADDR32: u32 = 103;
pub const THCON_SEC1_REG2_Unpack_fifo_size_SHAMT: u32 = 0;
pub const THCON_SEC1_REG2_Unpack_fifo_size_MASK: u32 = 131071;
pub const THCON_SEC1_REG3_Base_address_ADDR32: u32 = 104;
pub const THCON_SEC1_REG3_Base_address_SHAMT: u32 = 0;
pub const THCON_SEC1_REG3_Base_address_MASK: u32 = 4294967295;
pub const THCON_SEC1_REG3_Base_cntx1_address_ADDR32: u32 = 105;
pub const THCON_SEC1_REG3_Base_cntx1_address_SHAMT: u32 = 0;
pub const THCON_SEC1_REG3_Base_cntx1_address_MASK: u32 = 4294967295;
pub const THCON_SEC1_REG3_Base_cntx2_address_ADDR32: u32 = 106;
pub const THCON_SEC1_REG3_Base_cntx2_address_SHAMT: u32 = 0;
pub const THCON_SEC1_REG3_Base_cntx2_address_MASK: u32 = 4294967295;
pub const THCON_SEC1_REG3_Base_cntx3_address_ADDR32: u32 = 107;
pub const THCON_SEC1_REG3_Base_cntx3_address_SHAMT: u32 = 0;
pub const THCON_SEC1_REG3_Base_cntx3_address_MASK: u32 = 4294967295;
pub const THCON_SEC1_REG4_Base_cntx4_address_ADDR32: u32 = 108;
pub const THCON_SEC1_REG4_Base_cntx4_address_SHAMT: u32 = 0;
pub const THCON_SEC1_REG4_Base_cntx4_address_MASK: u32 = 4294967295;
pub const THCON_SEC1_REG4_Base_cntx5_address_ADDR32: u32 = 109;
pub const THCON_SEC1_REG4_Base_cntx5_address_SHAMT: u32 = 0;
pub const THCON_SEC1_REG4_Base_cntx5_address_MASK: u32 = 4294967295;
pub const THCON_SEC1_REG4_Base_cntx6_address_ADDR32: u32 = 110;
pub const THCON_SEC1_REG4_Base_cntx6_address_SHAMT: u32 = 0;
pub const THCON_SEC1_REG4_Base_cntx6_address_MASK: u32 = 4294967295;
pub const THCON_SEC1_REG4_Base_cntx7_address_ADDR32: u32 = 111;
pub const THCON_SEC1_REG4_Base_cntx7_address_SHAMT: u32 = 0;
pub const THCON_SEC1_REG4_Base_cntx7_address_MASK: u32 = 4294967295;
pub const THCON_SEC1_REG5_Dest_cntx0_address_ADDR32: u32 = 112;
pub const THCON_SEC1_REG5_Dest_cntx0_address_SHAMT: u32 = 0;
pub const THCON_SEC1_REG5_Dest_cntx0_address_MASK: u32 = 65535;
pub const THCON_SEC1_REG5_Dest_cntx1_address_ADDR32: u32 = 112;
pub const THCON_SEC1_REG5_Dest_cntx1_address_SHAMT: u32 = 16;
pub const THCON_SEC1_REG5_Dest_cntx1_address_MASK: u32 = 4294901760;
pub const THCON_SEC1_REG5_Dest_cntx2_address_ADDR32: u32 = 113;
pub const THCON_SEC1_REG5_Dest_cntx2_address_SHAMT: u32 = 0;
pub const THCON_SEC1_REG5_Dest_cntx2_address_MASK: u32 = 65535;
pub const THCON_SEC1_REG5_Dest_cntx3_address_ADDR32: u32 = 113;
pub const THCON_SEC1_REG5_Dest_cntx3_address_SHAMT: u32 = 16;
pub const THCON_SEC1_REG5_Dest_cntx3_address_MASK: u32 = 4294901760;
pub const THCON_SEC1_REG5_Tile_x_dim_cntx0_ADDR32: u32 = 114;
pub const THCON_SEC1_REG5_Tile_x_dim_cntx0_SHAMT: u32 = 0;
pub const THCON_SEC1_REG5_Tile_x_dim_cntx0_MASK: u32 = 65535;
pub const THCON_SEC1_REG5_Tile_x_dim_cntx1_ADDR32: u32 = 114;
pub const THCON_SEC1_REG5_Tile_x_dim_cntx1_SHAMT: u32 = 16;
pub const THCON_SEC1_REG5_Tile_x_dim_cntx1_MASK: u32 = 4294901760;
pub const THCON_SEC1_REG5_Tile_x_dim_cntx2_ADDR32: u32 = 115;
pub const THCON_SEC1_REG5_Tile_x_dim_cntx2_SHAMT: u32 = 0;
pub const THCON_SEC1_REG5_Tile_x_dim_cntx2_MASK: u32 = 65535;
pub const THCON_SEC1_REG5_Tile_x_dim_cntx3_ADDR32: u32 = 115;
pub const THCON_SEC1_REG5_Tile_x_dim_cntx3_SHAMT: u32 = 16;
pub const THCON_SEC1_REG5_Tile_x_dim_cntx3_MASK: u32 = 4294901760;
pub const THCON_SEC1_REG6_Source_address_ADDR32: u32 = 116;
pub const THCON_SEC1_REG6_Source_address_SHAMT: u32 = 0;
pub const THCON_SEC1_REG6_Source_address_MASK: u32 = 4294967295;
pub const THCON_SEC1_REG6_Destination_address_ADDR32: u32 = 117;
pub const THCON_SEC1_REG6_Destination_address_SHAMT: u32 = 0;
pub const THCON_SEC1_REG6_Destination_address_MASK: u32 = 4294967295;
pub const THCON_SEC1_REG6_Buffer_size_ADDR32: u32 = 118;
pub const THCON_SEC1_REG6_Buffer_size_SHAMT: u32 = 0;
pub const THCON_SEC1_REG6_Buffer_size_MASK: u32 = 1073741823;
pub const THCON_SEC1_REG6_Transfer_direction_ADDR32: u32 = 118;
pub const THCON_SEC1_REG6_Transfer_direction_SHAMT: u32 = 30;
pub const THCON_SEC1_REG6_Transfer_direction_MASK: u32 = 3221225472;
pub const THCON_SEC1_REG7_Offset_address_ADDR32: u32 = 120;
pub const THCON_SEC1_REG7_Offset_address_SHAMT: u32 = 0;
pub const THCON_SEC1_REG7_Offset_address_MASK: u32 = 65535;
pub const THCON_SEC1_REG7_Unpack_data_format_cntx0_ADDR32: u32 = 120;
pub const THCON_SEC1_REG7_Unpack_data_format_cntx0_SHAMT: u32 = 16;
pub const THCON_SEC1_REG7_Unpack_data_format_cntx0_MASK: u32 = 983040;
pub const THCON_SEC1_REG7_Unpack_out_data_format_cntx0_ADDR32: u32 = 120;
pub const THCON_SEC1_REG7_Unpack_out_data_format_cntx0_SHAMT: u32 = 20;
pub const THCON_SEC1_REG7_Unpack_out_data_format_cntx0_MASK: u32 = 15728640;
pub const THCON_SEC1_REG7_Unpack_data_format_cntx4_ADDR32: u32 = 120;
pub const THCON_SEC1_REG7_Unpack_data_format_cntx4_SHAMT: u32 = 24;
pub const THCON_SEC1_REG7_Unpack_data_format_cntx4_MASK: u32 = 251658240;
pub const THCON_SEC1_REG7_Unpack_out_data_format_cntx4_ADDR32: u32 = 120;
pub const THCON_SEC1_REG7_Unpack_out_data_format_cntx4_SHAMT: u32 = 28;
pub const THCON_SEC1_REG7_Unpack_out_data_format_cntx4_MASK: u32 = 4026531840;
pub const THCON_SEC1_REG7_Offset_cntx1_address_ADDR32: u32 = 121;
pub const THCON_SEC1_REG7_Offset_cntx1_address_SHAMT: u32 = 0;
pub const THCON_SEC1_REG7_Offset_cntx1_address_MASK: u32 = 65535;
pub const THCON_SEC1_REG7_Unpack_data_format_cntx1_ADDR32: u32 = 121;
pub const THCON_SEC1_REG7_Unpack_data_format_cntx1_SHAMT: u32 = 16;
pub const THCON_SEC1_REG7_Unpack_data_format_cntx1_MASK: u32 = 983040;
pub const THCON_SEC1_REG7_Unpack_out_data_format_cntx1_ADDR32: u32 = 121;
pub const THCON_SEC1_REG7_Unpack_out_data_format_cntx1_SHAMT: u32 = 20;
pub const THCON_SEC1_REG7_Unpack_out_data_format_cntx1_MASK: u32 = 15728640;
pub const THCON_SEC1_REG7_Unpack_data_format_cntx5_ADDR32: u32 = 121;
pub const THCON_SEC1_REG7_Unpack_data_format_cntx5_SHAMT: u32 = 24;
pub const THCON_SEC1_REG7_Unpack_data_format_cntx5_MASK: u32 = 251658240;
pub const THCON_SEC1_REG7_Unpack_out_data_format_cntx5_ADDR32: u32 = 121;
pub const THCON_SEC1_REG7_Unpack_out_data_format_cntx5_SHAMT: u32 = 28;
pub const THCON_SEC1_REG7_Unpack_out_data_format_cntx5_MASK: u32 = 4026531840;
pub const THCON_SEC1_REG7_Offset_cntx2_address_ADDR32: u32 = 122;
pub const THCON_SEC1_REG7_Offset_cntx2_address_SHAMT: u32 = 0;
pub const THCON_SEC1_REG7_Offset_cntx2_address_MASK: u32 = 65535;
pub const THCON_SEC1_REG7_Unpack_data_format_cntx2_ADDR32: u32 = 122;
pub const THCON_SEC1_REG7_Unpack_data_format_cntx2_SHAMT: u32 = 16;
pub const THCON_SEC1_REG7_Unpack_data_format_cntx2_MASK: u32 = 983040;
pub const THCON_SEC1_REG7_Unpack_out_data_format_cntx2_ADDR32: u32 = 122;
pub const THCON_SEC1_REG7_Unpack_out_data_format_cntx2_SHAMT: u32 = 20;
pub const THCON_SEC1_REG7_Unpack_out_data_format_cntx2_MASK: u32 = 15728640;
pub const THCON_SEC1_REG7_Unpack_data_format_cntx6_ADDR32: u32 = 122;
pub const THCON_SEC1_REG7_Unpack_data_format_cntx6_SHAMT: u32 = 24;
pub const THCON_SEC1_REG7_Unpack_data_format_cntx6_MASK: u32 = 251658240;
pub const THCON_SEC1_REG7_Unpack_out_data_format_cntx6_ADDR32: u32 = 122;
pub const THCON_SEC1_REG7_Unpack_out_data_format_cntx6_SHAMT: u32 = 28;
pub const THCON_SEC1_REG7_Unpack_out_data_format_cntx6_MASK: u32 = 4026531840;
pub const THCON_SEC1_REG7_Offset_cntx3_address_ADDR32: u32 = 123;
pub const THCON_SEC1_REG7_Offset_cntx3_address_SHAMT: u32 = 0;
pub const THCON_SEC1_REG7_Offset_cntx3_address_MASK: u32 = 65535;
pub const THCON_SEC1_REG7_Unpack_data_format_cntx3_ADDR32: u32 = 123;
pub const THCON_SEC1_REG7_Unpack_data_format_cntx3_SHAMT: u32 = 16;
pub const THCON_SEC1_REG7_Unpack_data_format_cntx3_MASK: u32 = 983040;
pub const THCON_SEC1_REG7_Unpack_out_data_format_cntx3_ADDR32: u32 = 123;
pub const THCON_SEC1_REG7_Unpack_out_data_format_cntx3_SHAMT: u32 = 20;
pub const THCON_SEC1_REG7_Unpack_out_data_format_cntx3_MASK: u32 = 15728640;
pub const THCON_SEC1_REG7_Unpack_data_format_cntx7_ADDR32: u32 = 123;
pub const THCON_SEC1_REG7_Unpack_data_format_cntx7_SHAMT: u32 = 24;
pub const THCON_SEC1_REG7_Unpack_data_format_cntx7_MASK: u32 = 251658240;
pub const THCON_SEC1_REG7_Unpack_out_data_format_cntx7_ADDR32: u32 = 123;
pub const THCON_SEC1_REG7_Unpack_out_data_format_cntx7_SHAMT: u32 = 28;
pub const THCON_SEC1_REG7_Unpack_out_data_format_cntx7_MASK: u32 = 4026531840;
pub const THCON_SEC1_REG8_Row_start_section_size_ADDR32: u32 = 124;
pub const THCON_SEC1_REG8_Row_start_section_size_SHAMT: u32 = 0;
pub const THCON_SEC1_REG8_Row_start_section_size_MASK: u32 = 65535;
pub const THCON_SEC1_REG8_Exp_section_size_ADDR32: u32 = 124;
pub const THCON_SEC1_REG8_Exp_section_size_SHAMT: u32 = 16;
pub const THCON_SEC1_REG8_Exp_section_size_MASK: u32 = 4294901760;
pub const THCON_SEC1_REG8_L1_Dest_addr_ADDR32: u32 = 125;
pub const THCON_SEC1_REG8_L1_Dest_addr_SHAMT: u32 = 0;
pub const THCON_SEC1_REG8_L1_Dest_addr_MASK: u32 = 4294967295;
pub const THCON_SEC1_REG8_Disable_zero_compress_ADDR32: u32 = 126;
pub const THCON_SEC1_REG8_Disable_zero_compress_SHAMT: u32 = 0;
pub const THCON_SEC1_REG8_Disable_zero_compress_MASK: u32 = 1;
pub const THCON_SEC1_REG8_Add_l1_dest_addr_offset_ADDR32: u32 = 126;
pub const THCON_SEC1_REG8_Add_l1_dest_addr_offset_SHAMT: u32 = 1;
pub const THCON_SEC1_REG8_Add_l1_dest_addr_offset_MASK: u32 = 2;
pub const THCON_SEC1_REG8_Addr_cnt_context_ADDR32: u32 = 126;
pub const THCON_SEC1_REG8_Addr_cnt_context_SHAMT: u32 = 2;
pub const THCON_SEC1_REG8_Addr_cnt_context_MASK: u32 = 12;
pub const THCON_SEC1_REG8_Out_data_format_ADDR32: u32 = 126;
pub const THCON_SEC1_REG8_Out_data_format_SHAMT: u32 = 4;
pub const THCON_SEC1_REG8_Out_data_format_MASK: u32 = 240;
pub const THCON_SEC1_REG8_In_data_format_ADDR32: u32 = 126;
pub const THCON_SEC1_REG8_In_data_format_SHAMT: u32 = 8;
pub const THCON_SEC1_REG8_In_data_format_MASK: u32 = 3840;
pub const THCON_SEC1_REG8_Dis_shared_exp_assembler_ADDR32: u32 = 126;
pub const THCON_SEC1_REG8_Dis_shared_exp_assembler_SHAMT: u32 = 12;
pub const THCON_SEC1_REG8_Dis_shared_exp_assembler_MASK: u32 = 4096;
pub const THCON_SEC1_REG8_Force_pack_per_max_xy_plane_ADDR32: u32 = 126;
pub const THCON_SEC1_REG8_Force_pack_per_max_xy_plane_SHAMT: u32 = 13;
pub const THCON_SEC1_REG8_Force_pack_per_max_xy_plane_MASK: u32 = 8192;
pub const THCON_SEC1_REG8_Enable_out_fifo_ADDR32: u32 = 126;
pub const THCON_SEC1_REG8_Enable_out_fifo_SHAMT: u32 = 14;
pub const THCON_SEC1_REG8_Enable_out_fifo_MASK: u32 = 16384;
pub const THCON_SEC1_REG8_Sub_l1_tile_header_size_ADDR32: u32 = 126;
pub const THCON_SEC1_REG8_Sub_l1_tile_header_size_SHAMT: u32 = 15;
pub const THCON_SEC1_REG8_Sub_l1_tile_header_size_MASK: u32 = 32768;
pub const THCON_SEC1_REG8_Source_interface_selection_ADDR32: u32 = 126;
pub const THCON_SEC1_REG8_Source_interface_selection_SHAMT: u32 = 16;
pub const THCON_SEC1_REG8_Source_interface_selection_MASK: u32 = 65536;
pub const THCON_SEC1_REG8_Add_tile_header_size_ADDR32: u32 = 126;
pub const THCON_SEC1_REG8_Add_tile_header_size_SHAMT: u32 = 17;
pub const THCON_SEC1_REG8_Add_tile_header_size_MASK: u32 = 131072;
pub const THCON_SEC1_REG8_L1_source_addr_ADDR32: u32 = 126;
pub const THCON_SEC1_REG8_L1_source_addr_SHAMT: u32 = 24;
pub const THCON_SEC1_REG8_L1_source_addr_MASK: u32 = 4278190080;
pub const THCON_SEC1_REG8_Downsample_mask_ADDR32: u32 = 127;
pub const THCON_SEC1_REG8_Downsample_mask_SHAMT: u32 = 0;
pub const THCON_SEC1_REG8_Downsample_mask_MASK: u32 = 65535;
pub const THCON_SEC1_REG8_Downsample_rate_ADDR32: u32 = 127;
pub const THCON_SEC1_REG8_Downsample_rate_SHAMT: u32 = 16;
pub const THCON_SEC1_REG8_Downsample_rate_MASK: u32 = 458752;
pub const THCON_SEC1_REG8_Read_mode_ADDR32: u32 = 127;
pub const THCON_SEC1_REG8_Read_mode_SHAMT: u32 = 19;
pub const THCON_SEC1_REG8_Read_mode_MASK: u32 = 524288;
pub const THCON_SEC1_REG8_Exp_threshold_en_ADDR32: u32 = 127;
pub const THCON_SEC1_REG8_Exp_threshold_en_SHAMT: u32 = 20;
pub const THCON_SEC1_REG8_Exp_threshold_en_MASK: u32 = 1048576;
pub const THCON_SEC1_REG8_Pack_L1_Acc_ADDR32: u32 = 127;
pub const THCON_SEC1_REG8_Pack_L1_Acc_SHAMT: u32 = 21;
pub const THCON_SEC1_REG8_Pack_L1_Acc_MASK: u32 = 2097152;
pub const THCON_SEC1_REG8_Disable_pack_zero_flags_ADDR32: u32 = 127;
pub const THCON_SEC1_REG8_Disable_pack_zero_flags_SHAMT: u32 = 22;
pub const THCON_SEC1_REG8_Disable_pack_zero_flags_MASK: u32 = 4194304;
pub const THCON_SEC1_REG8_Exp_threshold_ADDR32: u32 = 127;
pub const THCON_SEC1_REG8_Exp_threshold_SHAMT: u32 = 24;
pub const THCON_SEC1_REG8_Exp_threshold_MASK: u32 = 4278190080;
pub const THCON_SEC1_REG9_Pack_0_2_limit_address_ADDR32: u32 = 128;
pub const THCON_SEC1_REG9_Pack_0_2_limit_address_SHAMT: u32 = 0;
pub const THCON_SEC1_REG9_Pack_0_2_limit_address_MASK: u32 = 131071;
pub const THCON_SEC1_REG9_Pack_0_2_fifo_size_ADDR32: u32 = 129;
pub const THCON_SEC1_REG9_Pack_0_2_fifo_size_SHAMT: u32 = 0;
pub const THCON_SEC1_REG9_Pack_0_2_fifo_size_MASK: u32 = 131071;
pub const THCON_SEC1_REG9_Pack_1_3_limit_address_ADDR32: u32 = 130;
pub const THCON_SEC1_REG9_Pack_1_3_limit_address_SHAMT: u32 = 0;
pub const THCON_SEC1_REG9_Pack_1_3_limit_address_MASK: u32 = 131071;
pub const THCON_SEC1_REG9_Pack_1_3_fifo_size_ADDR32: u32 = 131;
pub const THCON_SEC1_REG9_Pack_1_3_fifo_size_SHAMT: u32 = 0;
pub const THCON_SEC1_REG9_Pack_1_3_fifo_size_MASK: u32 = 131071;
pub const GLOBAL_CFGREG_BASE_ADDR32: u32 = 152;
pub const DEST_TARGET_REG_CFG_PACK_SEC0_Offset_ADDR32: u32 = 152;
pub const DEST_TARGET_REG_CFG_PACK_SEC0_Offset_SHAMT: u32 = 0;
pub const DEST_TARGET_REG_CFG_PACK_SEC0_Offset_MASK: u32 = 4095;
pub const DEST_TARGET_REG_CFG_PACK_SEC0_ZOffset_ADDR32: u32 = 152;
pub const DEST_TARGET_REG_CFG_PACK_SEC0_ZOffset_SHAMT: u32 = 12;
pub const DEST_TARGET_REG_CFG_PACK_SEC0_ZOffset_MASK: u32 = 258048;
pub const DEST_TARGET_REG_CFG_PACK_SEC1_Offset_ADDR32: u32 = 153;
pub const DEST_TARGET_REG_CFG_PACK_SEC1_Offset_SHAMT: u32 = 0;
pub const DEST_TARGET_REG_CFG_PACK_SEC1_Offset_MASK: u32 = 4095;
pub const DEST_TARGET_REG_CFG_PACK_SEC1_ZOffset_ADDR32: u32 = 153;
pub const DEST_TARGET_REG_CFG_PACK_SEC1_ZOffset_SHAMT: u32 = 12;
pub const DEST_TARGET_REG_CFG_PACK_SEC1_ZOffset_MASK: u32 = 258048;
pub const DEST_TARGET_REG_CFG_PACK_SEC2_Offset_ADDR32: u32 = 154;
pub const DEST_TARGET_REG_CFG_PACK_SEC2_Offset_SHAMT: u32 = 0;
pub const DEST_TARGET_REG_CFG_PACK_SEC2_Offset_MASK: u32 = 4095;
pub const DEST_TARGET_REG_CFG_PACK_SEC2_ZOffset_ADDR32: u32 = 154;
pub const DEST_TARGET_REG_CFG_PACK_SEC2_ZOffset_SHAMT: u32 = 12;
pub const DEST_TARGET_REG_CFG_PACK_SEC2_ZOffset_MASK: u32 = 258048;
pub const DEST_TARGET_REG_CFG_PACK_SEC3_Offset_ADDR32: u32 = 155;
pub const DEST_TARGET_REG_CFG_PACK_SEC3_Offset_SHAMT: u32 = 0;
pub const DEST_TARGET_REG_CFG_PACK_SEC3_Offset_MASK: u32 = 4095;
pub const DEST_TARGET_REG_CFG_PACK_SEC3_ZOffset_ADDR32: u32 = 155;
pub const DEST_TARGET_REG_CFG_PACK_SEC3_ZOffset_SHAMT: u32 = 12;
pub const DEST_TARGET_REG_CFG_PACK_SEC3_ZOffset_MASK: u32 = 258048;
pub const CG_SRC_PIPELINE_GateSrcAPipeEn_ADDR32: u32 = 156;
pub const CG_SRC_PIPELINE_GateSrcAPipeEn_SHAMT: u32 = 0;
pub const CG_SRC_PIPELINE_GateSrcAPipeEn_MASK: u32 = 1;
pub const CG_SRC_PIPELINE_GateSrcBPipeEn_ADDR32: u32 = 156;
pub const CG_SRC_PIPELINE_GateSrcBPipeEn_SHAMT: u32 = 1;
pub const CG_SRC_PIPELINE_GateSrcBPipeEn_MASK: u32 = 2;
pub const RISCV_IC_INVALIDATE_InvalidateAll_ADDR32: u32 = 157;
pub const RISCV_IC_INVALIDATE_InvalidateAll_SHAMT: u32 = 0;
pub const RISCV_IC_INVALIDATE_InvalidateAll_MASK: u32 = 31;
pub const TRISC_RESET_PC_SEC0_PC_ADDR32: u32 = 158;
pub const TRISC_RESET_PC_SEC0_PC_SHAMT: u32 = 0;
pub const TRISC_RESET_PC_SEC0_PC_MASK: u32 = 4294967295;
pub const TRISC_RESET_PC_SEC1_PC_ADDR32: u32 = 159;
pub const TRISC_RESET_PC_SEC1_PC_SHAMT: u32 = 0;
pub const TRISC_RESET_PC_SEC1_PC_MASK: u32 = 4294967295;
pub const TRISC_RESET_PC_SEC2_PC_ADDR32: u32 = 160;
pub const TRISC_RESET_PC_SEC2_PC_SHAMT: u32 = 0;
pub const TRISC_RESET_PC_SEC2_PC_MASK: u32 = 4294967295;
pub const TRISC_RESET_PC_OVERRIDE_Reset_PC_Override_en_ADDR32: u32 = 161;
pub const TRISC_RESET_PC_OVERRIDE_Reset_PC_Override_en_SHAMT: u32 = 0;
pub const TRISC_RESET_PC_OVERRIDE_Reset_PC_Override_en_MASK: u32 = 7;
pub const NCRISC_RESET_PC_PC_ADDR32: u32 = 162;
pub const NCRISC_RESET_PC_PC_SHAMT: u32 = 0;
pub const NCRISC_RESET_PC_PC_MASK: u32 = 4294967295;
pub const NCRISC_RESET_PC_OVERRIDE_Reset_PC_Override_en_ADDR32: u32 = 163;
pub const NCRISC_RESET_PC_OVERRIDE_Reset_PC_Override_en_SHAMT: u32 = 0;
pub const NCRISC_RESET_PC_OVERRIDE_Reset_PC_Override_en_MASK: u32 = 1;
pub const PRNG_SEED_Seed_Val_ADDR32: u32 = 164;
pub const PRNG_SEED_Seed_Val_SHAMT: u32 = 0;
pub const PRNG_SEED_Seed_Val_MASK: u32 = 4294967295;
pub const INT_DESCALE_VALUES_SEC0_Value_ADDR32: u32 = 165;
pub const INT_DESCALE_VALUES_SEC0_Value_SHAMT: u32 = 0;
pub const INT_DESCALE_VALUES_SEC0_Value_MASK: u32 = 4294967295;
pub const INT_DESCALE_VALUES_SEC1_Value_ADDR32: u32 = 166;
pub const INT_DESCALE_VALUES_SEC1_Value_SHAMT: u32 = 0;
pub const INT_DESCALE_VALUES_SEC1_Value_MASK: u32 = 4294967295;
pub const INT_DESCALE_VALUES_SEC2_Value_ADDR32: u32 = 167;
pub const INT_DESCALE_VALUES_SEC2_Value_SHAMT: u32 = 0;
pub const INT_DESCALE_VALUES_SEC2_Value_MASK: u32 = 4294967295;
pub const INT_DESCALE_VALUES_SEC3_Value_ADDR32: u32 = 168;
pub const INT_DESCALE_VALUES_SEC3_Value_SHAMT: u32 = 0;
pub const INT_DESCALE_VALUES_SEC3_Value_MASK: u32 = 4294967295;
pub const INT_DESCALE_VALUES_SEC4_Value_ADDR32: u32 = 169;
pub const INT_DESCALE_VALUES_SEC4_Value_SHAMT: u32 = 0;
pub const INT_DESCALE_VALUES_SEC4_Value_MASK: u32 = 4294967295;
pub const INT_DESCALE_VALUES_SEC5_Value_ADDR32: u32 = 170;
pub const INT_DESCALE_VALUES_SEC5_Value_SHAMT: u32 = 0;
pub const INT_DESCALE_VALUES_SEC5_Value_MASK: u32 = 4294967295;
pub const INT_DESCALE_VALUES_SEC6_Value_ADDR32: u32 = 171;
pub const INT_DESCALE_VALUES_SEC6_Value_SHAMT: u32 = 0;
pub const INT_DESCALE_VALUES_SEC6_Value_MASK: u32 = 4294967295;
pub const INT_DESCALE_VALUES_SEC7_Value_ADDR32: u32 = 172;
pub const INT_DESCALE_VALUES_SEC7_Value_SHAMT: u32 = 0;
pub const INT_DESCALE_VALUES_SEC7_Value_MASK: u32 = 4294967295;
pub const INT_DESCALE_VALUES_SEC8_Value_ADDR32: u32 = 173;
pub const INT_DESCALE_VALUES_SEC8_Value_SHAMT: u32 = 0;
pub const INT_DESCALE_VALUES_SEC8_Value_MASK: u32 = 4294967295;
pub const INT_DESCALE_VALUES_SEC9_Value_ADDR32: u32 = 174;
pub const INT_DESCALE_VALUES_SEC9_Value_SHAMT: u32 = 0;
pub const INT_DESCALE_VALUES_SEC9_Value_MASK: u32 = 4294967295;
pub const INT_DESCALE_VALUES_SEC10_Value_ADDR32: u32 = 175;
pub const INT_DESCALE_VALUES_SEC10_Value_SHAMT: u32 = 0;
pub const INT_DESCALE_VALUES_SEC10_Value_MASK: u32 = 4294967295;
pub const INT_DESCALE_VALUES_SEC11_Value_ADDR32: u32 = 176;
pub const INT_DESCALE_VALUES_SEC11_Value_SHAMT: u32 = 0;
pub const INT_DESCALE_VALUES_SEC11_Value_MASK: u32 = 4294967295;
pub const INT_DESCALE_VALUES_SEC12_Value_ADDR32: u32 = 177;
pub const INT_DESCALE_VALUES_SEC12_Value_SHAMT: u32 = 0;
pub const INT_DESCALE_VALUES_SEC12_Value_MASK: u32 = 4294967295;
pub const INT_DESCALE_VALUES_SEC13_Value_ADDR32: u32 = 178;
pub const INT_DESCALE_VALUES_SEC13_Value_SHAMT: u32 = 0;
pub const INT_DESCALE_VALUES_SEC13_Value_MASK: u32 = 4294967295;
pub const INT_DESCALE_VALUES_SEC14_Value_ADDR32: u32 = 179;
pub const INT_DESCALE_VALUES_SEC14_Value_SHAMT: u32 = 0;
pub const INT_DESCALE_VALUES_SEC14_Value_MASK: u32 = 4294967295;
pub const INT_DESCALE_VALUES_SEC15_Value_ADDR32: u32 = 180;
pub const INT_DESCALE_VALUES_SEC15_Value_SHAMT: u32 = 0;
pub const INT_DESCALE_VALUES_SEC15_Value_MASK: u32 = 4294967295;
pub const TRISC_END_PC_SEC0_PC_ADDR32: u32 = 181;
pub const TRISC_END_PC_SEC0_PC_SHAMT: u32 = 0;
pub const TRISC_END_PC_SEC0_PC_MASK: u32 = 4294967295;
pub const TRISC_END_PC_SEC1_PC_ADDR32: u32 = 182;
pub const TRISC_END_PC_SEC1_PC_SHAMT: u32 = 0;
pub const TRISC_END_PC_SEC1_PC_MASK: u32 = 4294967295;
pub const TRISC_END_PC_SEC2_PC_ADDR32: u32 = 183;
pub const TRISC_END_PC_SEC2_PC_SHAMT: u32 = 0;
pub const TRISC_END_PC_SEC2_PC_MASK: u32 = 4294967295;
pub const BRISC_END_PC_PC_ADDR32: u32 = 184;
pub const BRISC_END_PC_PC_SHAMT: u32 = 0;
pub const BRISC_END_PC_PC_MASK: u32 = 4294967295;
pub const NOC_RISC_END_PC_PC_ADDR32: u32 = 185;
pub const NOC_RISC_END_PC_PC_SHAMT: u32 = 0;
pub const NOC_RISC_END_PC_PC_MASK: u32 = 4294967295;
pub const RISC_PREFETCH_CTRL_Enable_Trisc_ADDR32: u32 = 186;
pub const RISC_PREFETCH_CTRL_Enable_Trisc_SHAMT: u32 = 0;
pub const RISC_PREFETCH_CTRL_Enable_Trisc_MASK: u32 = 7;
pub const RISC_PREFETCH_CTRL_Enable_Brisc_ADDR32: u32 = 186;
pub const RISC_PREFETCH_CTRL_Enable_Brisc_SHAMT: u32 = 3;
pub const RISC_PREFETCH_CTRL_Enable_Brisc_MASK: u32 = 8;
pub const RISC_PREFETCH_CTRL_Enable_NocRisc_ADDR32: u32 = 186;
pub const RISC_PREFETCH_CTRL_Enable_NocRisc_SHAMT: u32 = 4;
pub const RISC_PREFETCH_CTRL_Enable_NocRisc_MASK: u32 = 16;
pub const RISC_PREFETCH_CTRL_Max_Req_Count_ADDR32: u32 = 186;
pub const RISC_PREFETCH_CTRL_Max_Req_Count_SHAMT: u32 = 5;
pub const RISC_PREFETCH_CTRL_Max_Req_Count_MASK: u32 = 8160;
