--------------------------------------------------------------------------------
Release 14.2 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

E:\programming\ISE\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle
ise -v 3 -s 3 -n 3 -fastpaths -xml cpu_top.twx cpu_top.ncd -o cpu_top.twr
cpu_top.pcf -ucf segdisp.ucf -ucf misc.ucf -ucf com.ucf -ucf flash.ucf -ucf
key.ucf -ucf led.ucf -ucf ram.ucf

Design file:              cpu_top.ncd
Physical constraint file: cpu_top.pcf
Device,package,speed:     xc6slx100,fgg676,C,-3 (PRODUCTION 1.22 2012-07-09)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
led<0>      |         6.636(R)|      SLOW  |         3.112(R)|      FAST  |clk_BUFGP         |   0.000|
led<1>      |         6.639(R)|      SLOW  |         3.115(R)|      FAST  |clk_BUFGP         |   0.000|
led<2>      |         6.632(R)|      SLOW  |         3.108(R)|      FAST  |clk_BUFGP         |   0.000|
led<3>      |         6.632(R)|      SLOW  |         3.108(R)|      FAST  |clk_BUFGP         |   0.000|
led<4>      |         6.644(R)|      SLOW  |         3.120(R)|      FAST  |clk_BUFGP         |   0.000|
led<5>      |         6.632(R)|      SLOW  |         3.108(R)|      FAST  |clk_BUFGP         |   0.000|
led<6>      |         6.644(R)|      SLOW  |         3.120(R)|      FAST  |clk_BUFGP         |   0.000|
led<7>      |         6.641(R)|      SLOW  |         3.117(R)|      FAST  |clk_BUFGP         |   0.000|
led<8>      |         6.644(R)|      SLOW  |         3.120(R)|      FAST  |clk_BUFGP         |   0.000|
led<9>      |         6.639(R)|      SLOW  |         3.115(R)|      FAST  |clk_BUFGP         |   0.000|
led<10>     |         6.644(R)|      SLOW  |         3.120(R)|      FAST  |clk_BUFGP         |   0.000|
led<11>     |         6.644(R)|      SLOW  |         3.120(R)|      FAST  |clk_BUFGP         |   0.000|
led<12>     |         6.632(R)|      SLOW  |         3.108(R)|      FAST  |clk_BUFGP         |   0.000|
led<13>     |         6.639(R)|      SLOW  |         3.115(R)|      FAST  |clk_BUFGP         |   0.000|
led<14>     |         6.639(R)|      SLOW  |         3.115(R)|      FAST  |clk_BUFGP         |   0.000|
led<15>     |         6.636(R)|      SLOW  |         3.112(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    0.873|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sun Dec 06 02:12:23 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 332 MB



