<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="top_tb_behav.wdb" id="1">
         <top_modules>
            <top_module name="glbl" />
            <top_module name="top_tb" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="5,002.550 ns"></ZoomStartTime>
      <ZoomEndTime time="5,030.251 ns"></ZoomEndTime>
      <Cursor1Time time="5,024.000 ns"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="108"></NameColumnWidth>
      <ValueColumnWidth column_width="208"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="347" />
   <wvobject fp_name="/top_tb/i" type="array">
      <obj_property name="ElementShortName">i[31:0]</obj_property>
      <obj_property name="ObjectShortName">i[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/fast_clk" type="logic">
      <obj_property name="ElementShortName">fast_clk</obj_property>
      <obj_property name="ObjectShortName">fast_clk</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].cp /clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/reset" type="logic">
      <obj_property name="ElementShortName">reset</obj_property>
      <obj_property name="ObjectShortName">reset</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/data_in_ready" type="logic">
      <obj_property name="ElementShortName">data_in_ready</obj_property>
      <obj_property name="ObjectShortName">data_in_ready</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/data_in" type="array">
      <obj_property name="ElementShortName">data_in[255:0]</obj_property>
      <obj_property name="ObjectShortName">data_in[255:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].cp /pq/clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].cp /fp/clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].cp /pq/reset" type="logic">
      <obj_property name="ElementShortName">reset</obj_property>
      <obj_property name="ObjectShortName">reset</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].cp /pq/in" type="array">
      <obj_property name="ElementShortName">in[226:0]</obj_property>
      <obj_property name="ObjectShortName">in[226:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].cp /pq/out" type="array">
      <obj_property name="ElementShortName">out[226:0]</obj_property>
      <obj_property name="ObjectShortName">out[226:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].cp /pq/qempty" type="logic">
      <obj_property name="ElementShortName">qempty</obj_property>
      <obj_property name="ObjectShortName">qempty</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].cp /pq/emp" type="logic">
      <obj_property name="ElementShortName">emp</obj_property>
      <obj_property name="ObjectShortName">emp</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].cp /pq/counter" type="array">
      <obj_property name="ElementShortName">counter[3:0]</obj_property>
      <obj_property name="ObjectShortName">counter[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].cp /pf/o" type="array">
      <obj_property name="ElementShortName">o[226:0]</obj_property>
      <obj_property name="ObjectShortName">o[226:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].cp /pq/im_out" type="array">
      <obj_property name="ElementShortName">im_out[226:0]</obj_property>
      <obj_property name="ObjectShortName">im_out[226:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].cp /pq/delayed_emp" type="logic">
      <obj_property name="ElementShortName">delayed_emp</obj_property>
      <obj_property name="ObjectShortName">delayed_emp</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].cp /pq/q_empty" type="logic">
      <obj_property name="ElementShortName">q_empty</obj_property>
      <obj_property name="ObjectShortName">q_empty</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].cp /fp/reset" type="logic">
      <obj_property name="ElementShortName">reset</obj_property>
      <obj_property name="ObjectShortName">reset</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].cp /fp/in" type="array">
      <obj_property name="ElementShortName">in[226:0]</obj_property>
      <obj_property name="ObjectShortName">in[226:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].cp /fp/done" type="logic">
      <obj_property name="ElementShortName">done</obj_property>
      <obj_property name="ObjectShortName">done</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].cp /fp/out" type="array">
      <obj_property name="ElementShortName">out[226:0]</obj_property>
      <obj_property name="ObjectShortName">out[226:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[3].cp /fp/lj/LJ_MAX" type="array">
      <obj_property name="ElementShortName">LJ_MAX[31:0]</obj_property>
      <obj_property name="ObjectShortName">LJ_MAX[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].cp /fp/lj_force" type="array">
      <obj_property name="ElementShortName">lj_force[95:0]</obj_property>
      <obj_property name="ObjectShortName">lj_force[95:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/fast_clk" type="logic">
      <obj_property name="ElementShortName">fast_clk</obj_property>
      <obj_property name="ObjectShortName">fast_clk</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].cp /fp/lj_force" type="array">
      <obj_property name="ElementShortName">lj_force[95:0]</obj_property>
      <obj_property name="ObjectShortName">lj_force[95:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].cp /fp/lj/reference" type="array">
      <obj_property name="ElementShortName">reference[95:0]</obj_property>
      <obj_property name="ObjectShortName">reference[95:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].cp /fp/lj/neighbor" type="array">
      <obj_property name="ElementShortName">neighbor[95:0]</obj_property>
      <obj_property name="ObjectShortName">neighbor[95:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].cp /fp/lj/lj_out" type="array">
      <obj_property name="ElementShortName">lj_out[95:0]</obj_property>
      <obj_property name="ObjectShortName">lj_out[95:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].cp /fp/lj/mod" type="array">
      <obj_property name="ElementShortName">mod[95:0]</obj_property>
      <obj_property name="ObjectShortName">mod[95:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].cp /fp/lj/m/modd_a/a" type="array">
      <obj_property name="ElementShortName">a[31:0]</obj_property>
      <obj_property name="ObjectShortName">a[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].cp /fp/lj/m/modd_a/b" type="array">
      <obj_property name="ElementShortName">b[31:0]</obj_property>
      <obj_property name="ObjectShortName">b[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].cp /fp/lj/m/modd_a/M" type="array">
      <obj_property name="ElementShortName">M[31:0]</obj_property>
      <obj_property name="ObjectShortName">M[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].cp /fp/lj/m/modd_a/o" type="array">
      <obj_property name="ElementShortName">o[31:0]</obj_property>
      <obj_property name="ObjectShortName">o[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].cp /fp/lj/m/modd_a/opta" type="array">
      <obj_property name="ElementShortName">opta[31:0]</obj_property>
      <obj_property name="ObjectShortName">opta[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].cp /fp/lj/m/modd_a/opta_im" type="array">
      <obj_property name="ElementShortName">opta_im[31:0]</obj_property>
      <obj_property name="ObjectShortName">opta_im[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].cp /fp/lj/m/modd_a/optb" type="array">
      <obj_property name="ElementShortName">optb[31:0]</obj_property>
      <obj_property name="ObjectShortName">optb[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].cp /fp/lj/m/modd_a/optc" type="array">
      <obj_property name="ElementShortName">optc[31:0]</obj_property>
      <obj_property name="ObjectShortName">optc[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].cp /fp/lj/m/modd_a/optc_im" type="array">
      <obj_property name="ElementShortName">optc_im[31:0]</obj_property>
      <obj_property name="ObjectShortName">optc_im[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].cp /fp/lj/m/modd_a/comp_im" type="array">
      <obj_property name="ElementShortName">comp_im[31:0]</obj_property>
      <obj_property name="ObjectShortName">comp_im[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].cp /fp/lj/r" type="array">
      <obj_property name="ElementShortName">r[31:0]</obj_property>
      <obj_property name="ObjectShortName">r[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].cp /fp/lj/r2" type="array">
      <obj_property name="ElementShortName">r2[31:0]</obj_property>
      <obj_property name="ObjectShortName">r2[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].cp /fp/lj/r4" type="array">
      <obj_property name="ElementShortName">r4[31:0]</obj_property>
      <obj_property name="ObjectShortName">r4[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].cp /fp/lj/r8" type="array">
      <obj_property name="ElementShortName">r8[31:0]</obj_property>
      <obj_property name="ObjectShortName">r8[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].cp /fp/lj/r12" type="array">
      <obj_property name="ElementShortName">r12[31:0]</obj_property>
      <obj_property name="ObjectShortName">r12[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].cp /fp/lj/r14" type="array">
      <obj_property name="ElementShortName">r14[31:0]</obj_property>
      <obj_property name="ObjectShortName">r14[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].cp /fp/lj/rec_a" type="array">
      <obj_property name="ElementShortName">rec_a[31:0]</obj_property>
      <obj_property name="ObjectShortName">rec_a[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].cp /fp/lj/rec_b" type="array">
      <obj_property name="ElementShortName">rec_b[31:0]</obj_property>
      <obj_property name="ObjectShortName">rec_b[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].cp /fp/lj/rec" type="array">
      <obj_property name="ElementShortName">rec[31:0]</obj_property>
      <obj_property name="ObjectShortName">rec[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].cp /fp/lj/coeff" type="array">
      <obj_property name="ElementShortName">coeff[31:0]</obj_property>
      <obj_property name="ObjectShortName">coeff[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].cp /fp/lj/dist" type="array">
      <obj_property name="ElementShortName">dist[95:0]</obj_property>
      <obj_property name="ObjectShortName">dist[95:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].cp /fp/lj/lj" type="array">
      <obj_property name="ElementShortName">lj[95:0]</obj_property>
      <obj_property name="ObjectShortName">lj[95:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].cp /fp/lj/min_lj" type="array">
      <obj_property name="ElementShortName">min_lj[95:0]</obj_property>
      <obj_property name="ObjectShortName">min_lj[95:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].cp /fp/lj/LJ_MAX" type="array">
      <obj_property name="ElementShortName">LJ_MAX[31:0]</obj_property>
      <obj_property name="ObjectShortName">LJ_MAX[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].cp /pq/wr_en" type="logic">
      <obj_property name="ElementShortName">wr_en</obj_property>
      <obj_property name="ObjectShortName">wr_en</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].cp /pq/rd_en" type="logic">
      <obj_property name="ElementShortName">rd_en</obj_property>
      <obj_property name="ObjectShortName">rd_en</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].cp /pq/q_full" type="logic">
      <obj_property name="ElementShortName">q_full</obj_property>
      <obj_property name="ObjectShortName">q_full</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].cp /pq/data_in" type="array">
      <obj_property name="ElementShortName">data_in[226:0]</obj_property>
      <obj_property name="ObjectShortName">data_in[226:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/mem_set" type="logic">
      <obj_property name="ElementShortName">mem_set</obj_property>
      <obj_property name="ObjectShortName">mem_set</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/init_counter" type="array">
      <obj_property name="ElementShortName">init_counter[9:0]</obj_property>
      <obj_property name="ObjectShortName">init_counter[9:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].cp /reference" type="array">
      <obj_property name="ElementShortName">reference[113:0]</obj_property>
      <obj_property name="ObjectShortName">reference[113:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].pn /neighbors" type="array">
      <obj_property name="ElementShortName">neighbors[1595:0]</obj_property>
      <obj_property name="ObjectShortName">neighbors[1595:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].pn /neighbor_buffer" type="array">
      <obj_property name="ElementShortName">neighbor_buffer[13:0][113:0]</obj_property>
      <obj_property name="ObjectShortName">neighbor_buffer[13:0][113:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].pn /i" type="array">
      <obj_property name="ElementShortName">i[7:0]</obj_property>
      <obj_property name="ObjectShortName">i[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].pn /reference" type="array">
      <obj_property name="ElementShortName">reference[113:0]</obj_property>
      <obj_property name="ObjectShortName">reference[113:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].cp /pf/reference" type="array">
      <obj_property name="ElementShortName">reference[105:0]</obj_property>
      <obj_property name="ObjectShortName">reference[105:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].pn /clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].pn /reset" type="logic">
      <obj_property name="ElementShortName">reset</obj_property>
      <obj_property name="ObjectShortName">reset</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].pn /double_buffer" type="logic">
      <obj_property name="ElementShortName">double_buffer</obj_property>
      <obj_property name="ObjectShortName">double_buffer</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].pn /prev" type="array">
      <obj_property name="ElementShortName">prev[105:0]</obj_property>
      <obj_property name="ObjectShortName">prev[105:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].pn /prev_cell" type="array">
      <obj_property name="ElementShortName">prev_cell[7:0]</obj_property>
      <obj_property name="ObjectShortName">prev_cell[7:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].pn /bram_in" type="array">
      <obj_property name="ElementShortName">bram_in[96:0]</obj_property>
      <obj_property name="ObjectShortName">bram_in[96:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].pn /ptype" type="array">
      <obj_property name="ElementShortName">ptype[1:0]</obj_property>
      <obj_property name="ObjectShortName">ptype[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/r_p_caches" type="array">
      <obj_property name="ElementShortName">r_p_caches[2618:0]</obj_property>
      <obj_property name="ObjectShortName">r_p_caches[2618:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/iaddr" type="array">
      <obj_property name="ElementShortName">iaddr[863:0]</obj_property>
      <obj_property name="ObjectShortName">iaddr[863:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/r_v_caches" type="array">
      <obj_property name="ElementShortName">r_v_caches[2618:0]</obj_property>
      <obj_property name="ObjectShortName">r_v_caches[2618:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].pn /Cell" type="array">
      <obj_property name="ElementShortName">Cell[31:0]</obj_property>
      <obj_property name="ObjectShortName">Cell[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].pn /next" type="array">
      <obj_property name="ElementShortName">next[105:0]</obj_property>
      <obj_property name="ObjectShortName">next[105:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].pn /next_cell" type="array">
      <obj_property name="ElementShortName">next_cell[7:0]</obj_property>
      <obj_property name="ObjectShortName">next_cell[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].pn /neighbors" type="array">
      <obj_property name="ElementShortName">neighbors[1595:0]</obj_property>
      <obj_property name="ObjectShortName">neighbors[1595:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].pn /reference" type="array">
      <obj_property name="ElementShortName">reference[113:0]</obj_property>
      <obj_property name="ObjectShortName">reference[113:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].pn /dispatch" type="array">
      <obj_property name="ElementShortName">dispatch[1:0]</obj_property>
      <obj_property name="ObjectShortName">dispatch[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].pn /addr_r" type="array">
      <obj_property name="ElementShortName">addr_r[31:0]</obj_property>
      <obj_property name="ObjectShortName">addr_r[31:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].pn /addr" type="array">
      <obj_property name="ElementShortName">addr[31:0]</obj_property>
      <obj_property name="ObjectShortName">addr[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].pn /possible_addr" type="array">
      <obj_property name="ElementShortName">possible_addr[31:0]</obj_property>
      <obj_property name="ObjectShortName">possible_addr[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].pn /ptype" type="array">
      <obj_property name="ElementShortName">ptype[1:0]</obj_property>
      <obj_property name="ObjectShortName">ptype[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].pn /addr_n" type="array">
      <obj_property name="ElementShortName">addr_n[31:0]</obj_property>
      <obj_property name="ObjectShortName">addr_n[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].pn /prev" type="array">
      <obj_property name="ElementShortName">prev[105:0]</obj_property>
      <obj_property name="ObjectShortName">prev[105:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].pn /done_all_reg" type="logic">
      <obj_property name="ElementShortName">done_all_reg</obj_property>
      <obj_property name="ObjectShortName">done_all_reg</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].pn /dispatch" type="array">
      <obj_property name="ElementShortName">dispatch[1:0]</obj_property>
      <obj_property name="ObjectShortName">dispatch[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].pn /done_batch" type="logic">
      <obj_property name="ElementShortName">done_batch</obj_property>
      <obj_property name="ObjectShortName">done_batch</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].pn /done_all" type="logic">
      <obj_property name="ElementShortName">done_all</obj_property>
      <obj_property name="ObjectShortName">done_all</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].pn /in_flight" type="logic">
      <obj_property name="ElementShortName">in_flight</obj_property>
      <obj_property name="ObjectShortName">in_flight</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].pn /iter" type="array">
      <obj_property name="ElementShortName">iter[31:0]</obj_property>
      <obj_property name="ObjectShortName">iter[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].pn /neighbor_buffer" type="array">
      <obj_property name="ElementShortName">neighbor_buffer[13:0][113:0]</obj_property>
      <obj_property name="ObjectShortName">neighbor_buffer[13:0][113:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].pn /n3l_o" type="logic">
      <obj_property name="ElementShortName">n3l_o</obj_property>
      <obj_property name="ObjectShortName">n3l_o</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].pn /i" type="array">
      <obj_property name="ElementShortName">i[7:0]</obj_property>
      <obj_property name="ObjectShortName">i[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].pn /ptype" type="array">
      <obj_property name="ElementShortName">ptype[1:0]</obj_property>
      <obj_property name="ObjectShortName">ptype[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].pn /done_batch_reg" type="logic">
      <obj_property name="ElementShortName">done_batch_reg</obj_property>
      <obj_property name="ObjectShortName">done_batch_reg</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].pn /done_all_reg" type="logic">
      <obj_property name="ElementShortName">done_all_reg</obj_property>
      <obj_property name="ObjectShortName">done_all_reg</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].pn /addr_n" type="array">
      <obj_property name="ElementShortName">addr_n[31:0]</obj_property>
      <obj_property name="ObjectShortName">addr_n[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].pn /addr_r" type="array">
      <obj_property name="ElementShortName">addr_r[31:0]</obj_property>
      <obj_property name="ObjectShortName">addr_r[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].pn /p" type="array">
      <obj_property name="ElementShortName">p[104:0]</obj_property>
      <obj_property name="ObjectShortName">p[104:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].pn /n3l_o" type="logic">
      <obj_property name="ElementShortName">n3l_o</obj_property>
      <obj_property name="ObjectShortName">n3l_o</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].pn /NSIZE" type="array">
      <obj_property name="ElementShortName">NSIZE[31:0]</obj_property>
      <obj_property name="ObjectShortName">NSIZE[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].pn /DBSIZE" type="array">
      <obj_property name="ElementShortName">DBSIZE[31:0]</obj_property>
      <obj_property name="ObjectShortName">DBSIZE[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/fast_clk" type="logic">
      <obj_property name="ElementShortName">fast_clk</obj_property>
      <obj_property name="ObjectShortName">fast_clk</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/reset" type="logic">
      <obj_property name="ElementShortName">reset</obj_property>
      <obj_property name="ObjectShortName">reset</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/data_in_ready" type="logic">
      <obj_property name="ElementShortName">data_in_ready</obj_property>
      <obj_property name="ObjectShortName">data_in_ready</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/data_in" type="array">
      <obj_property name="ElementShortName">data_in[255:0]</obj_property>
      <obj_property name="ObjectShortName">data_in[255:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/double_buffer" type="logic">
      <obj_property name="ElementShortName">double_buffer</obj_property>
      <obj_property name="ObjectShortName">double_buffer</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1_done" type="logic">
      <obj_property name="ElementShortName">phase1_done</obj_property>
      <obj_property name="ObjectShortName">phase1_done</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase3_done" type="logic">
      <obj_property name="ElementShortName">phase3_done</obj_property>
      <obj_property name="ObjectShortName">phase3_done</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/mem_set" type="logic">
      <obj_property name="ElementShortName">mem_set</obj_property>
      <obj_property name="ObjectShortName">mem_set</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1_done_w" type="logic">
      <obj_property name="ElementShortName">phase1_done_w</obj_property>
      <obj_property name="ObjectShortName">phase1_done_w</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase3/CTL_DONE" type="array">
      <obj_property name="ElementShortName">CTL_DONE[53:0]</obj_property>
      <obj_property name="ObjectShortName">CTL_DONE[53:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase3_done_w_out" type="array">
      <obj_property name="ElementShortName">phase3_done_w_out[27:0]</obj_property>
      <obj_property name="ObjectShortName">phase3_done_w_out[27:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase3_done_w_acc" type="array">
      <obj_property name="ElementShortName">phase3_done_w_acc[27:0]</obj_property>
      <obj_property name="ObjectShortName">phase3_done_w_acc[27:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase3_done_w" type="array">
      <obj_property name="ElementShortName">phase3_done_w[27:0]</obj_property>
      <obj_property name="ObjectShortName">phase3_done_w[27:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase3_ready" type="logic">
      <obj_property name="ElementShortName">phase3_ready</obj_property>
      <obj_property name="ObjectShortName">phase3_ready</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1_ready" type="logic">
      <obj_property name="ElementShortName">phase1_ready</obj_property>
      <obj_property name="ObjectShortName">phase1_ready</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/p1_wea" type="array">
      <obj_property name="ElementShortName">p1_wea[26:0]</obj_property>
      <obj_property name="ObjectShortName">p1_wea[26:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/p1_addra" type="array">
      <obj_property name="ElementShortName">p1_addra[863:0]</obj_property>
      <obj_property name="ObjectShortName">p1_addra[863:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/p1_addrb" type="array">
      <obj_property name="ElementShortName">p1_addrb[863:0]</obj_property>
      <obj_property name="ObjectShortName">p1_addrb[863:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/p1_v_dina" type="array">
      <obj_property name="ElementShortName">p1_v_dina[2618:0]</obj_property>
      <obj_property name="ObjectShortName">p1_v_dina[2618:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/p1_v_doutb" type="array">
      <obj_property name="ElementShortName">p1_v_doutb[2618:0]</obj_property>
      <obj_property name="ObjectShortName">p1_v_doutb[2618:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/p1_p_doutb" type="array">
      <obj_property name="ElementShortName">p1_p_doutb[2618:0]</obj_property>
      <obj_property name="ObjectShortName">p1_p_doutb[2618:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/p3_wea" type="array">
      <obj_property name="ElementShortName">p3_wea[26:0]</obj_property>
      <obj_property name="ObjectShortName">p3_wea[26:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/p3_addra" type="array">
      <obj_property name="ElementShortName">p3_addra[863:0]</obj_property>
      <obj_property name="ObjectShortName">p3_addra[863:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/p3_addrb" type="array">
      <obj_property name="ElementShortName">p3_addrb[863:0]</obj_property>
      <obj_property name="ObjectShortName">p3_addrb[863:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/p3_v_dina" type="array">
      <obj_property name="ElementShortName">p3_v_dina[2618:0]</obj_property>
      <obj_property name="ObjectShortName">p3_v_dina[2618:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/p3_v_doutb" type="array">
      <obj_property name="ElementShortName">p3_v_doutb[2618:0]</obj_property>
      <obj_property name="ObjectShortName">p3_v_doutb[2618:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/p3_p_dina" type="array">
      <obj_property name="ElementShortName">p3_p_dina[2618:0]</obj_property>
      <obj_property name="ObjectShortName">p3_p_dina[2618:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/p3_p_doutb" type="array">
      <obj_property name="ElementShortName">p3_p_doutb[2618:0]</obj_property>
      <obj_property name="ObjectShortName">p3_p_doutb[2618:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/v_addra" type="array">
      <obj_property name="ElementShortName">v_addra[26:0][8:0]</obj_property>
      <obj_property name="ObjectShortName">v_addra[26:0][8:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/v_dina" type="array">
      <obj_property name="ElementShortName">v_dina[26:0][96:0]</obj_property>
      <obj_property name="ObjectShortName">v_dina[26:0][96:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/fast_clk" type="logic">
      <obj_property name="ElementShortName">fast_clk</obj_property>
      <obj_property name="ObjectShortName">fast_clk</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/v_wea" type="array">
      <obj_property name="ElementShortName">v_wea[26:0]</obj_property>
      <obj_property name="ObjectShortName">v_wea[26:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase3/\genblk1[0].puc /ready" type="logic">
      <obj_property name="ElementShortName">ready</obj_property>
      <obj_property name="ObjectShortName">ready</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase3/\genblk1[0].pu /ready" type="logic">
      <obj_property name="ElementShortName">ready</obj_property>
      <obj_property name="ObjectShortName">ready</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase3/\genblk1[0].pu /rdy" type="logic">
      <obj_property name="ElementShortName">rdy</obj_property>
      <obj_property name="ObjectShortName">rdy</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/v_addrb" type="array">
      <obj_property name="ElementShortName">v_addrb[26:0][8:0]</obj_property>
      <obj_property name="ObjectShortName">v_addrb[26:0][8:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/v_wea" type="array">
      <obj_property name="ElementShortName">v_wea[26:0]</obj_property>
      <obj_property name="ObjectShortName">v_wea[26:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/v_doutb" type="array">
      <obj_property name="ElementShortName">v_doutb[26:0][96:0]</obj_property>
      <obj_property name="ObjectShortName">v_doutb[26:0][96:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/p_wea" type="array">
      <obj_property name="ElementShortName">p_wea[26:0]</obj_property>
      <obj_property name="ObjectShortName">p_wea[26:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase3/\genblk1[0].puc /double_buffer" type="logic">
      <obj_property name="ElementShortName">double_buffer</obj_property>
      <obj_property name="ObjectShortName">double_buffer</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase3/\genblk1[0].puc /block" type="array">
      <obj_property name="ElementShortName">block[1:0]</obj_property>
      <obj_property name="ObjectShortName">block[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase3/\genblk1[0].puc /oaddr" type="array">
      <obj_property name="ElementShortName">oaddr[31:0]</obj_property>
      <obj_property name="ObjectShortName">oaddr[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase3/\genblk1[0].puc /overwrite_addr" type="array">
      <obj_property name="ElementShortName">overwrite_addr[32:0]</obj_property>
      <obj_property name="ObjectShortName">overwrite_addr[32:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase3/\genblk1[0].puc /raddr" type="array">
      <obj_property name="ElementShortName">raddr[31:0]</obj_property>
      <obj_property name="ObjectShortName">raddr[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase3/\genblk1[0].puc /_overwrite_addr" type="array">
      <obj_property name="ElementShortName">_overwrite_addr[32:0]</obj_property>
      <obj_property name="ObjectShortName">_overwrite_addr[32:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase3/\genblk1[0].puc /out_wire" type="array">
      <obj_property name="ElementShortName">out_wire[31:0]</obj_property>
      <obj_property name="ObjectShortName">out_wire[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase3/\genblk1[0].puc /DBSIZE" type="array">
      <obj_property name="ElementShortName">DBSIZE[31:0]</obj_property>
      <obj_property name="ObjectShortName">DBSIZE[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].vn /counter" type="array">
      <obj_property name="ElementShortName">counter[3:0]</obj_property>
      <obj_property name="ObjectShortName">counter[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].adder /a" type="array">
      <obj_property name="ElementShortName">a[96:0]</obj_property>
      <obj_property name="ObjectShortName">a[96:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].adder /delayed_a" type="array">
      <obj_property name="ElementShortName">delayed_a[96:0]</obj_property>
      <obj_property name="ObjectShortName">delayed_a[96:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].adder /b" type="array">
      <obj_property name="ElementShortName">b[96:0]</obj_property>
      <obj_property name="ObjectShortName">b[96:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].adder /o" type="array">
      <obj_property name="ElementShortName">o[96:0]</obj_property>
      <obj_property name="ObjectShortName">o[96:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase3/\genblk1[0].pu /we" type="logic">
      <obj_property name="ElementShortName">we</obj_property>
      <obj_property name="ObjectShortName">we</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase3/\genblk1[0].pu /done" type="logic">
      <obj_property name="ElementShortName">done</obj_property>
      <obj_property name="ObjectShortName">done</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase3/\genblk1[0].pu /block" type="array">
      <obj_property name="ElementShortName">block[1:0]</obj_property>
      <obj_property name="ObjectShortName">block[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].adder /en" type="logic">
      <obj_property name="ElementShortName">en</obj_property>
      <obj_property name="ObjectShortName">en</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].adder /clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase3/\genblk1[0].pu /CI/vi" type="array">
      <obj_property name="ElementShortName">vi[96:0]</obj_property>
      <obj_property name="ObjectShortName">vi[96:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase3/\genblk1[0].pu /CI/pi" type="array">
      <obj_property name="ElementShortName">pi[96:0]</obj_property>
      <obj_property name="ObjectShortName">pi[96:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase3/\genblk1[0].pu /CI/cIndex" type="array">
      <obj_property name="ElementShortName">cIndex[32:0]</obj_property>
      <obj_property name="ObjectShortName">cIndex[32:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase3/\genblk1[0].pu /CI/newp" type="array">
      <obj_property name="ElementShortName">newp[96:0]</obj_property>
      <obj_property name="ObjectShortName">newp[96:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase3/\genblk1[0].pu /CI/add_a" type="array">
      <obj_property name="ElementShortName">add_a[32:0]</obj_property>
      <obj_property name="ObjectShortName">add_a[32:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase3/\genblk1[0].pu /CI/mod_a" type="array">
      <obj_property name="ElementShortName">mod_a[32:0]</obj_property>
      <obj_property name="ObjectShortName">mod_a[32:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase3/\genblk1[0].pu /CI/div_a" type="array">
      <obj_property name="ElementShortName">div_a[32:0]</obj_property>
      <obj_property name="ObjectShortName">div_a[32:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase3/\genblk1[0].pu /CI/modd_a" type="array">
      <obj_property name="ElementShortName">modd_a[32:0]</obj_property>
      <obj_property name="ObjectShortName">modd_a[32:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase3/\genblk1[0].pu /CI/add_b" type="array">
      <obj_property name="ElementShortName">add_b[32:0]</obj_property>
      <obj_property name="ObjectShortName">add_b[32:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase3/\genblk1[0].pu /CI/mod_b" type="array">
      <obj_property name="ElementShortName">mod_b[32:0]</obj_property>
      <obj_property name="ObjectShortName">mod_b[32:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase3/\genblk1[0].pu /CI/div_b" type="array">
      <obj_property name="ElementShortName">div_b[32:0]</obj_property>
      <obj_property name="ObjectShortName">div_b[32:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase3/\genblk1[0].pu /CI/modd_b" type="array">
      <obj_property name="ElementShortName">modd_b[32:0]</obj_property>
      <obj_property name="ObjectShortName">modd_b[32:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase3/\genblk1[0].pu /CI/mult_b" type="array">
      <obj_property name="ElementShortName">mult_b[32:0]</obj_property>
      <obj_property name="ObjectShortName">mult_b[32:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase3/\genblk1[0].pu /CI/add_c" type="array">
      <obj_property name="ElementShortName">add_c[32:0]</obj_property>
      <obj_property name="ObjectShortName">add_c[32:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase3/\genblk1[0].pu /CI/mod_c" type="array">
      <obj_property name="ElementShortName">mod_c[32:0]</obj_property>
      <obj_property name="ObjectShortName">mod_c[32:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase3/\genblk1[0].pu /CI/div_c" type="array">
      <obj_property name="ElementShortName">div_c[32:0]</obj_property>
      <obj_property name="ObjectShortName">div_c[32:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase3/\genblk1[0].pu /CI/modd_c" type="array">
      <obj_property name="ElementShortName">modd_c[32:0]</obj_property>
      <obj_property name="ObjectShortName">modd_c[32:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase3/\genblk1[0].pu /CI/mult_c" type="array">
      <obj_property name="ElementShortName">mult_c[32:0]</obj_property>
      <obj_property name="ObjectShortName">mult_c[32:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase3/\genblk1[0].pu /CI/multt_c" type="array">
      <obj_property name="ElementShortName">multt_c[32:0]</obj_property>
      <obj_property name="ObjectShortName">multt_c[32:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase3/\genblk1[0].pu /CI/add_xy" type="array">
      <obj_property name="ElementShortName">add_xy[32:0]</obj_property>
      <obj_property name="ObjectShortName">add_xy[32:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase3/\genblk1[0].pu /CI/temp_out" type="array">
      <obj_property name="ElementShortName">temp_out[31:0]</obj_property>
      <obj_property name="ObjectShortName">temp_out[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase3/\genblk1[0].pu /CI/shifted_mantissa" type="array">
      <obj_property name="ElementShortName">shifted_mantissa[31:0]</obj_property>
      <obj_property name="ObjectShortName">shifted_mantissa[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase3/\genblk1[0].pu /CI/dV_a" type="array">
      <obj_property name="ElementShortName">dV_a[31:0]</obj_property>
      <obj_property name="ObjectShortName">dV_a[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase3/\genblk1[0].pu /CI/dV_b" type="array">
      <obj_property name="ElementShortName">dV_b[31:0]</obj_property>
      <obj_property name="ObjectShortName">dV_b[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase3/\genblk1[0].pu /CI/dV_c" type="array">
      <obj_property name="ElementShortName">dV_c[31:0]</obj_property>
      <obj_property name="ObjectShortName">dV_c[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase3/\genblk1[0].pu /CI/modda_valid" type="logic">
      <obj_property name="ElementShortName">modda_valid</obj_property>
      <obj_property name="ObjectShortName">modda_valid</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase3/\genblk1[0].pu /CI/_probe_a" type="array">
      <obj_property name="ElementShortName">_probe_a[31:0]</obj_property>
      <obj_property name="ObjectShortName">_probe_a[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase3/\genblk1[0].pu /CI/probe_a" type="array">
      <obj_property name="ElementShortName">probe_a[31:0]</obj_property>
      <obj_property name="ObjectShortName">probe_a[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase3/\genblk1[0].pu /CI/moddb_valid" type="logic">
      <obj_property name="ElementShortName">moddb_valid</obj_property>
      <obj_property name="ObjectShortName">moddb_valid</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase3/\genblk1[0].pu /CI/_probe_b" type="array">
      <obj_property name="ElementShortName">_probe_b[31:0]</obj_property>
      <obj_property name="ObjectShortName">_probe_b[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase3/\genblk1[0].pu /CI/probe_b" type="array">
      <obj_property name="ElementShortName">probe_b[31:0]</obj_property>
      <obj_property name="ObjectShortName">probe_b[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase3/\genblk1[0].pu /CI/moddc_valid" type="logic">
      <obj_property name="ElementShortName">moddc_valid</obj_property>
      <obj_property name="ObjectShortName">moddc_valid</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase3/\genblk1[0].pu /CI/_probe_c" type="array">
      <obj_property name="ElementShortName">_probe_c[31:0]</obj_property>
      <obj_property name="ObjectShortName">_probe_c[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase3/\genblk1[0].pu /CI/probe_c" type="array">
      <obj_property name="ElementShortName">probe_c[31:0]</obj_property>
      <obj_property name="ObjectShortName">probe_c[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase3/\genblk1[0].pu /CI/L" type="array">
      <obj_property name="ElementShortName">L[31:0]</obj_property>
      <obj_property name="ObjectShortName">L[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase3/\genblk1[0].pu /CI/CUTOFF" type="array">
      <obj_property name="ElementShortName">CUTOFF[31:0]</obj_property>
      <obj_property name="ObjectShortName">CUTOFF[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase3/\genblk1[0].pu /CI/UNIVERSE_SIZE" type="array">
      <obj_property name="ElementShortName">UNIVERSE_SIZE[31:0]</obj_property>
      <obj_property name="ObjectShortName">UNIVERSE_SIZE[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase3/\genblk1[0].pu /CI/DT" type="array">
      <obj_property name="ElementShortName">DT[31:0]</obj_property>
      <obj_property name="ObjectShortName">DT[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase3/\genblk1[10].pu /overwrite_addr" type="array">
      <obj_property name="ElementShortName">overwrite_addr[32:0]</obj_property>
      <obj_property name="ObjectShortName">overwrite_addr[32:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase3/\genblk1[10].pu /vi" type="array">
      <obj_property name="ElementShortName">vi[96:0]</obj_property>
      <obj_property name="ObjectShortName">vi[96:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase3/\genblk1[10].pu /pi" type="array">
      <obj_property name="ElementShortName">pi[96:0]</obj_property>
      <obj_property name="ObjectShortName">pi[96:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase3/\genblk1[10].pu /vo" type="array">
      <obj_property name="ElementShortName">vo[96:0]</obj_property>
      <obj_property name="ObjectShortName">vo[96:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase3/\genblk1[10].pu /po" type="array">
      <obj_property name="ElementShortName">po[96:0]</obj_property>
      <obj_property name="ObjectShortName">po[96:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase3/\genblk1[10].pu /cIndex" type="array">
      <obj_property name="ElementShortName">cIndex[32:0]</obj_property>
      <obj_property name="ObjectShortName">cIndex[32:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase3/\genblk1[10].pu /newp" type="array">
      <obj_property name="ElementShortName">newp[96:0]</obj_property>
      <obj_property name="ObjectShortName">newp[96:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase3/\genblk1[10].pu /new_addr" type="array">
      <obj_property name="ElementShortName">new_addr[32:0]</obj_property>
      <obj_property name="ObjectShortName">new_addr[32:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase3/\genblk1[10].pu /nodePos" type="array">
      <obj_property name="ElementShortName">nodePos[96:0]</obj_property>
      <obj_property name="ObjectShortName">nodePos[96:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase3/\genblk1[10].pu /nodeVel" type="array">
      <obj_property name="ElementShortName">nodeVel[96:0]</obj_property>
      <obj_property name="ObjectShortName">nodeVel[96:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase3/\genblk1[10].pu /nodeCell" type="array">
      <obj_property name="ElementShortName">nodeCell[32:0]</obj_property>
      <obj_property name="ObjectShortName">nodeCell[32:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/p1_v_iaddr" type="array">
      <obj_property name="ElementShortName">p1_v_iaddr[863:0]</obj_property>
      <obj_property name="ObjectShortName">p1_v_iaddr[863:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/p_addra" type="array">
      <obj_property name="ElementShortName">p_addra[26:0][8:0]</obj_property>
      <obj_property name="ObjectShortName">p_addra[26:0][8:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/p_dina" type="array">
      <obj_property name="ElementShortName">p_dina[26:0][96:0]</obj_property>
      <obj_property name="ObjectShortName">p_dina[26:0][96:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/p_addrb" type="array">
      <obj_property name="ElementShortName">p_addrb[26:0][8:0]</obj_property>
      <obj_property name="ObjectShortName">p_addrb[26:0][8:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/p_doutb" type="array">
      <obj_property name="ElementShortName">p_doutb[26:0][96:0]</obj_property>
      <obj_property name="ObjectShortName">p_doutb[26:0][96:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/init_counter" type="array">
      <obj_property name="ElementShortName">init_counter[9:0]</obj_property>
      <obj_property name="ObjectShortName">init_counter[9:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/N_CELL" type="array">
      <obj_property name="ElementShortName">N_CELL[31:0]</obj_property>
      <obj_property name="ObjectShortName">N_CELL[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/N_PARTICLES" type="array">
      <obj_property name="ElementShortName">N_PARTICLES[31:0]</obj_property>
      <obj_property name="ObjectShortName">N_PARTICLES[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/\genblk1[0].PBRAM /addra" type="array">
      <obj_property name="ElementShortName">addra[8:0]</obj_property>
      <obj_property name="ObjectShortName">addra[8:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].pn /addr_r" type="array">
      <obj_property name="ElementShortName">addr_r[31:0]</obj_property>
      <obj_property name="ObjectShortName">addr_r[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].pn /next" type="array">
      <obj_property name="ElementShortName">next[105:0]</obj_property>
      <obj_property name="ObjectShortName">next[105:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].pn /bram_in" type="array">
      <obj_property name="ElementShortName">bram_in[96:0]</obj_property>
      <obj_property name="ObjectShortName">bram_in[96:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].cp /neighbors" type="array">
      <obj_property name="ElementShortName">neighbors[1595:0]</obj_property>
      <obj_property name="ObjectShortName">neighbors[1595:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].pn /done_batch" type="logic">
      <obj_property name="ElementShortName">done_batch</obj_property>
      <obj_property name="ObjectShortName">done_batch</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].pn /done_all" type="logic">
      <obj_property name="ElementShortName">done_all</obj_property>
      <obj_property name="ObjectShortName">done_all</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].pn /in_flight" type="logic">
      <obj_property name="ElementShortName">in_flight</obj_property>
      <obj_property name="ObjectShortName">in_flight</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/prc/finished_batch" type="logic">
      <obj_property name="ElementShortName">finished_batch</obj_property>
      <obj_property name="ObjectShortName">finished_batch</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/prc/finished_all" type="logic">
      <obj_property name="ElementShortName">finished_all</obj_property>
      <obj_property name="ObjectShortName">finished_all</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/prc/in_flight" type="logic">
      <obj_property name="ElementShortName">in_flight</obj_property>
      <obj_property name="ObjectShortName">in_flight</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/done_acc" type="array">
      <obj_property name="ElementShortName">done_acc[54:0]</obj_property>
      <obj_property name="ObjectShortName">done_acc[54:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/done_batch" type="array">
      <obj_property name="ElementShortName">done_batch[26:0]</obj_property>
      <obj_property name="ObjectShortName">done_batch[26:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/batch_acc" type="array">
      <obj_property name="ElementShortName">batch_acc[25:0]</obj_property>
      <obj_property name="ObjectShortName">batch_acc[25:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/done_all" type="array">
      <obj_property name="ElementShortName">done_all[26:0]</obj_property>
      <obj_property name="ObjectShortName">done_all[26:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/all_acc" type="array">
      <obj_property name="ElementShortName">all_acc[25:0]</obj_property>
      <obj_property name="ObjectShortName">all_acc[25:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/in_flight" type="array">
      <obj_property name="ElementShortName">in_flight[26:0]</obj_property>
      <obj_property name="ObjectShortName">in_flight[26:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/flight_acc" type="array">
      <obj_property name="ElementShortName">flight_acc[25:0]</obj_property>
      <obj_property name="ObjectShortName">flight_acc[25:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/prc/dispatch" type="array">
      <obj_property name="ElementShortName">dispatch[1:0]</obj_property>
      <obj_property name="ObjectShortName">dispatch[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/in_flight" type="array">
      <obj_property name="ElementShortName">in_flight[26:0]</obj_property>
      <obj_property name="ObjectShortName">in_flight[26:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/prc/done" type="array">
      <obj_property name="ElementShortName">done[1:0]</obj_property>
      <obj_property name="ObjectShortName">done[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/prc/startup" type="array">
      <obj_property name="ElementShortName">startup[1:0]</obj_property>
      <obj_property name="ObjectShortName">startup[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].cp /neighbor_out" type="array">
      <obj_property name="ElementShortName">neighbor_out[113:0]</obj_property>
      <obj_property name="ObjectShortName">neighbor_out[113:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].cp /reference_out" type="array">
      <obj_property name="ElementShortName">reference_out[113:0]</obj_property>
      <obj_property name="ObjectShortName">reference_out[113:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].pn /neighbor_buffer" type="array">
      <obj_property name="ElementShortName">neighbor_buffer[13:0][113:0]</obj_property>
      <obj_property name="ObjectShortName">neighbor_buffer[13:0][113:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].cp /neighbor_buff" type="array">
      <obj_property name="ElementShortName">neighbor_buff[1595:0]</obj_property>
      <obj_property name="ObjectShortName">neighbor_buff[1595:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].cp /pf/reference" type="array">
      <obj_property name="ElementShortName">reference[105:0]</obj_property>
      <obj_property name="ObjectShortName">reference[105:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].cp /pf/neighbor" type="array">
      <obj_property name="ElementShortName">neighbor[105:0]</obj_property>
      <obj_property name="ObjectShortName">neighbor[105:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].cp /pf/reference_cell" type="array">
      <obj_property name="ElementShortName">reference_cell[7:0]</obj_property>
      <obj_property name="ObjectShortName">reference_cell[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].cp /pf/neighbor_cell" type="array">
      <obj_property name="ElementShortName">neighbor_cell[7:0]</obj_property>
      <obj_property name="ObjectShortName">neighbor_cell[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/CU/clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].cp /pf/im_o" type="array">
      <obj_property name="ElementShortName">im_o[226:0]</obj_property>
      <obj_property name="ObjectShortName">im_o[226:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].pn /reference" type="array">
      <obj_property name="ElementShortName">reference[113:0]</obj_property>
      <obj_property name="ObjectShortName">reference[113:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].pn /clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].cp /pf/o" type="array">
      <obj_property name="ElementShortName">o[226:0]</obj_property>
      <obj_property name="ObjectShortName">o[226:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].cp /pq/clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].cp /pq/reset" type="logic">
      <obj_property name="ElementShortName">reset</obj_property>
      <obj_property name="ObjectShortName">reset</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].cp /pq/in" type="array">
      <obj_property name="ElementShortName">in[226:0]</obj_property>
      <obj_property name="ObjectShortName">in[226:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].cp /pq/out" type="array">
      <obj_property name="ElementShortName">out[226:0]</obj_property>
      <obj_property name="ObjectShortName">out[226:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].cp /pq/qempty" type="logic">
      <obj_property name="ElementShortName">qempty</obj_property>
      <obj_property name="ObjectShortName">qempty</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].cp /pq/emp" type="logic">
      <obj_property name="ElementShortName">emp</obj_property>
      <obj_property name="ObjectShortName">emp</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].cp /pq/counter" type="array">
      <obj_property name="ElementShortName">counter[3:0]</obj_property>
      <obj_property name="ObjectShortName">counter[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].cp /pq/im_out" type="array">
      <obj_property name="ElementShortName">im_out[226:0]</obj_property>
      <obj_property name="ObjectShortName">im_out[226:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].cp /pq/delayed_emp" type="logic">
      <obj_property name="ElementShortName">delayed_emp</obj_property>
      <obj_property name="ObjectShortName">delayed_emp</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].cp /pq/q_empty" type="logic">
      <obj_property name="ElementShortName">q_empty</obj_property>
      <obj_property name="ObjectShortName">q_empty</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].cp /pq/wr_en" type="logic">
      <obj_property name="ElementShortName">wr_en</obj_property>
      <obj_property name="ObjectShortName">wr_en</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].cp /pq/rd_en" type="logic">
      <obj_property name="ElementShortName">rd_en</obj_property>
      <obj_property name="ObjectShortName">rd_en</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].cp /pq/q_full" type="logic">
      <obj_property name="ElementShortName">q_full</obj_property>
      <obj_property name="ObjectShortName">q_full</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].cp /pq/data_in" type="array">
      <obj_property name="ElementShortName">data_in[226:0]</obj_property>
      <obj_property name="ObjectShortName">data_in[226:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].cp /pf/reference" type="array">
      <obj_property name="ElementShortName">reference[105:0]</obj_property>
      <obj_property name="ObjectShortName">reference[105:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].cp /pf/neighbor" type="array">
      <obj_property name="ElementShortName">neighbor[105:0]</obj_property>
      <obj_property name="ObjectShortName">neighbor[105:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].cp /pf/reference_cell" type="array">
      <obj_property name="ElementShortName">reference_cell[7:0]</obj_property>
      <obj_property name="ObjectShortName">reference_cell[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].cp /pf/neighbor_cell" type="array">
      <obj_property name="ElementShortName">neighbor_cell[7:0]</obj_property>
      <obj_property name="ObjectShortName">neighbor_cell[7:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].cp /pf/o" type="array">
      <obj_property name="ElementShortName">o[226:0]</obj_property>
      <obj_property name="ObjectShortName">o[226:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].cp /pf/n3l_w" type="logic">
      <obj_property name="ElementShortName">n3l_w</obj_property>
      <obj_property name="ObjectShortName">n3l_w</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].cp /pf/mod" type="array">
      <obj_property name="ElementShortName">mod[95:0]</obj_property>
      <obj_property name="ObjectShortName">mod[95:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].cp /pf/r" type="array">
      <obj_property name="ElementShortName">r[31:0]</obj_property>
      <obj_property name="ObjectShortName">r[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].cp /pf/less" type="logic">
      <obj_property name="ElementShortName">less</obj_property>
      <obj_property name="ObjectShortName">less</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].cp /pf/n3l_w" type="logic">
      <obj_property name="ElementShortName">n3l_w</obj_property>
      <obj_property name="ObjectShortName">n3l_w</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].cp /pf/mod" type="array">
      <obj_property name="ElementShortName">mod[95:0]</obj_property>
      <obj_property name="ObjectShortName">mod[95:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].cp /pf/r" type="array">
      <obj_property name="ElementShortName">r[31:0]</obj_property>
      <obj_property name="ObjectShortName">r[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].cp /pf/less" type="logic">
      <obj_property name="ElementShortName">less</obj_property>
      <obj_property name="ObjectShortName">less</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/fast_clk" type="logic">
      <obj_property name="ElementShortName">fast_clk</obj_property>
      <obj_property name="ObjectShortName">fast_clk</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].cp /fp/clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].cp /fp/reset" type="logic">
      <obj_property name="ElementShortName">reset</obj_property>
      <obj_property name="ObjectShortName">reset</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].cp /fp/in" type="array">
      <obj_property name="ElementShortName">in[226:0]</obj_property>
      <obj_property name="ObjectShortName">in[226:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].cp /fp/done" type="logic">
      <obj_property name="ElementShortName">done</obj_property>
      <obj_property name="ObjectShortName">done</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].cp /fp/out" type="array">
      <obj_property name="ElementShortName">out[226:0]</obj_property>
      <obj_property name="ObjectShortName">out[226:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].cp /pr/clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].cp /pr/reset" type="logic">
      <obj_property name="ElementShortName">reset</obj_property>
      <obj_property name="ObjectShortName">reset</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].cp /pr/in" type="array">
      <obj_property name="ElementShortName">in[226:0]</obj_property>
      <obj_property name="ObjectShortName">in[226:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].cp /pr/done" type="logic">
      <obj_property name="ElementShortName">done</obj_property>
      <obj_property name="ObjectShortName">done</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].cp /pr/reference" type="array">
      <obj_property name="ElementShortName">reference[113:0]</obj_property>
      <obj_property name="ObjectShortName">reference[113:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].cp /pr/neighbor" type="array">
      <obj_property name="ElementShortName">neighbor[113:0]</obj_property>
      <obj_property name="ObjectShortName">neighbor[113:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].cp /pr/ref" type="array">
      <obj_property name="ElementShortName">ref[113:0]</obj_property>
      <obj_property name="ObjectShortName">ref[113:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].cp /pr/neigh" type="array">
      <obj_property name="ElementShortName">neigh[113:0]</obj_property>
      <obj_property name="ObjectShortName">neigh[113:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].vn /clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].vn /reset" type="logic">
      <obj_property name="ElementShortName">reset</obj_property>
      <obj_property name="ObjectShortName">reset</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].vn /Cell" type="array">
      <obj_property name="ElementShortName">Cell[31:0]</obj_property>
      <obj_property name="ObjectShortName">Cell[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].vn /prev" type="array">
      <obj_property name="ElementShortName">prev[105:0]</obj_property>
      <obj_property name="ObjectShortName">prev[105:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].vn /prev_cell" type="array">
      <obj_property name="ElementShortName">prev_cell[7:0]</obj_property>
      <obj_property name="ObjectShortName">prev_cell[7:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].vn /next" type="array">
      <obj_property name="ElementShortName">next[105:0]</obj_property>
      <obj_property name="ObjectShortName">next[105:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].vn /next_cell" type="array">
      <obj_property name="ElementShortName">next_cell[7:0]</obj_property>
      <obj_property name="ObjectShortName">next_cell[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].vn /rempty" type="logic">
      <obj_property name="ElementShortName">rempty</obj_property>
      <obj_property name="ObjectShortName">rempty</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].vn /neighbor" type="array">
      <obj_property name="ElementShortName">neighbor[105:0]</obj_property>
      <obj_property name="ObjectShortName">neighbor[105:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].vn /neighbor_cell" type="array">
      <obj_property name="ElementShortName">neighbor_cell[7:0]</obj_property>
      <obj_property name="ObjectShortName">neighbor_cell[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].vn /reference" type="array">
      <obj_property name="ElementShortName">reference[105:0]</obj_property>
      <obj_property name="ObjectShortName">reference[105:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].vn /reference_cell" type="array">
      <obj_property name="ElementShortName">reference_cell[7:0]</obj_property>
      <obj_property name="ObjectShortName">reference_cell[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].cp /pr/neigh" type="array">
      <obj_property name="ElementShortName">neigh[113:0]</obj_property>
      <obj_property name="ObjectShortName">neigh[113:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].cp /pr/ref" type="array">
      <obj_property name="ElementShortName">ref[113:0]</obj_property>
      <obj_property name="ObjectShortName">ref[113:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].vn /fragment_out" type="array">
      <obj_property name="ElementShortName">fragment_out[96:0]</obj_property>
      <obj_property name="ObjectShortName">fragment_out[96:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].vn /addr" type="array">
      <obj_property name="ElementShortName">addr[31:0]</obj_property>
      <obj_property name="ObjectShortName">addr[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].vn /counter" type="array">
      <obj_property name="ElementShortName">counter[3:0]</obj_property>
      <obj_property name="ObjectShortName">counter[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].vn /emp_out" type="logic">
      <obj_property name="ElementShortName">emp_out</obj_property>
      <obj_property name="ObjectShortName">emp_out</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].vn /delayed_emp_out" type="logic">
      <obj_property name="ElementShortName">delayed_emp_out</obj_property>
      <obj_property name="ObjectShortName">delayed_emp_out</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].vn /emp_next" type="logic">
      <obj_property name="ElementShortName">emp_next</obj_property>
      <obj_property name="ObjectShortName">emp_next</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].vn /delayed_emp_next" type="logic">
      <obj_property name="ElementShortName">delayed_emp_next</obj_property>
      <obj_property name="ObjectShortName">delayed_emp_next</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].vn /inputs" type="array">
      <obj_property name="ElementShortName">inputs[2:0][113:0]</obj_property>
      <obj_property name="ObjectShortName">inputs[2:0][113:0]</obj_property>
      <obj_property name="isExpanded"></obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].vn /q_empty_next" type="logic">
      <obj_property name="ElementShortName">q_empty_next</obj_property>
      <obj_property name="ObjectShortName">q_empty_next</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].vn /wr_en_next" type="logic">
      <obj_property name="ElementShortName">wr_en_next</obj_property>
      <obj_property name="ObjectShortName">wr_en_next</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].vn /q_full_next" type="logic">
      <obj_property name="ElementShortName">q_full_next</obj_property>
      <obj_property name="ObjectShortName">q_full_next</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].vn /data_in" type="array">
      <obj_property name="ElementShortName">data_in[113:0]</obj_property>
      <obj_property name="ObjectShortName">data_in[113:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].vn /data_out_next" type="array">
      <obj_property name="ElementShortName">data_out_next[113:0]</obj_property>
      <obj_property name="ObjectShortName">data_out_next[113:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].vn /q_empty_out" type="logic">
      <obj_property name="ElementShortName">q_empty_out</obj_property>
      <obj_property name="ObjectShortName">q_empty_out</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].vn /wr_en_out" type="logic">
      <obj_property name="ElementShortName">wr_en_out</obj_property>
      <obj_property name="ObjectShortName">wr_en_out</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].vn /q_full_out" type="logic">
      <obj_property name="ElementShortName">q_full_out</obj_property>
      <obj_property name="ObjectShortName">q_full_out</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].vn /data_out_out" type="array">
      <obj_property name="ElementShortName">data_out_out[113:0]</obj_property>
      <obj_property name="ObjectShortName">data_out_out[113:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].vn /neg_out" type="array">
      <obj_property name="ElementShortName">neg_out[31:0]</obj_property>
      <obj_property name="ObjectShortName">neg_out[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].vn /probe" type="array">
      <obj_property name="ElementShortName">probe[105:0]</obj_property>
      <obj_property name="ObjectShortName">probe[105:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].vn /rd_en" type="logic">
      <obj_property name="ElementShortName">rd_en</obj_property>
      <obj_property name="ObjectShortName">rd_en</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].vn /NSIZE" type="array">
      <obj_property name="ElementShortName">NSIZE[31:0]</obj_property>
      <obj_property name="ObjectShortName">NSIZE[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].vn /DBSIZE" type="array">
      <obj_property name="ElementShortName">DBSIZE[31:0]</obj_property>
      <obj_property name="ObjectShortName">DBSIZE[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].cp /and_pf" type="logic">
      <obj_property name="ElementShortName">and_pf</obj_property>
      <obj_property name="ObjectShortName">and_pf</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].cp /done" type="logic">
      <obj_property name="ElementShortName">done</obj_property>
      <obj_property name="ObjectShortName">done</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1_done" type="logic">
      <obj_property name="ElementShortName">phase1_done</obj_property>
      <obj_property name="ObjectShortName">phase1_done</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].cp /pr/reference" type="array">
      <obj_property name="ElementShortName">reference[113:0]</obj_property>
      <obj_property name="ObjectShortName">reference[113:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].cp /pr/neighbor" type="array">
      <obj_property name="ElementShortName">neighbor[113:0]</obj_property>
      <obj_property name="ObjectShortName">neighbor[113:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].cp /pr/ref" type="array">
      <obj_property name="ElementShortName">ref[113:0]</obj_property>
      <obj_property name="ObjectShortName">ref[113:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].cp /pr/neigh" type="array">
      <obj_property name="ElementShortName">neigh[113:0]</obj_property>
      <obj_property name="ObjectShortName">neigh[113:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/\genblk1[0].cp /pr/done" type="logic">
      <obj_property name="ElementShortName">done</obj_property>
      <obj_property name="ObjectShortName">done</obj_property>
   </wvobject>
   <wvobject fp_name="/top_tb/sim/phase1/done_acc" type="array">
      <obj_property name="ElementShortName">done_acc[54:0]</obj_property>
      <obj_property name="ObjectShortName">done_acc[54:0]</obj_property>
   </wvobject>
</wave_config>
