<!DOCTYPE html>
<html lang="zh-CN">
<head>
  <meta charset="UTF-8">
<meta name="viewport" content="width=device-width, initial-scale=1, maximum-scale=2">
<meta name="theme-color" content="#222">
<meta name="generator" content="Hexo 5.4.0">
  <link rel="apple-touch-icon" sizes="180x180" href="/images/apple-touch-icon-next.png">
  <link rel="icon" type="image/png" sizes="32x32" href="/images/favicon-32x32-next.png">
  <link rel="icon" type="image/png" sizes="16x16" href="/images/favicon-16x16-next.png">
  <link rel="mask-icon" href="/images/logo.svg" color="#222">

<link rel="stylesheet" href="/css/main.css">


<link rel="stylesheet" href="/lib/font-awesome/css/all.min.css">

<script id="hexo-configurations">
    var NexT = window.NexT || {};
    var CONFIG = {"hostname":"nian96.github.io","root":"/","scheme":"Muse","version":"7.8.0","exturl":false,"sidebar":{"position":"left","display":"post","padding":18,"offset":12,"onmobile":false},"copycode":{"enable":false,"show_result":false,"style":null},"back2top":{"enable":true,"sidebar":false,"scrollpercent":false},"bookmark":{"enable":false,"color":"#222","save":"auto"},"fancybox":false,"mediumzoom":false,"lazyload":false,"pangu":false,"comments":{"style":"tabs","active":null,"storage":true,"lazyload":false,"nav":null},"algolia":{"hits":{"per_page":10},"labels":{"input_placeholder":"Search for Posts","hits_empty":"We didn't find any results for the search: ${query}","hits_stats":"${hits} results found in ${time} ms"}},"localsearch":{"enable":false,"trigger":"auto","top_n_per_article":1,"unescape":false,"preload":false},"motion":{"enable":true,"async":false,"transition":{"post_block":"fadeIn","post_header":"slideDownIn","post_body":"slideDownIn","coll_header":"slideLeftIn","sidebar":"slideUpIn"}}};
  </script>

  <meta name="description" content="记录知识，防止遗忘">
<meta property="og:type" content="website">
<meta property="og:title" content="Jilin&#39;s Blog">
<meta property="og:url" content="https://nian96.github.io/index.html">
<meta property="og:site_name" content="Jilin&#39;s Blog">
<meta property="og:description" content="记录知识，防止遗忘">
<meta property="og:locale" content="zh_CN">
<meta property="article:author" content="张吉霖">
<meta name="twitter:card" content="summary">

<link rel="canonical" href="https://nian96.github.io/">


<script id="page-configurations">
  // https://hexo.io/docs/variables.html
  CONFIG.page = {
    sidebar: "",
    isHome : true,
    isPost : false,
    lang   : 'zh-CN'
  };
</script>

  <title>Jilin's Blog</title>
  






  <noscript>
  <style>
  .use-motion .brand,
  .use-motion .menu-item,
  .sidebar-inner,
  .use-motion .post-block,
  .use-motion .pagination,
  .use-motion .comments,
  .use-motion .post-header,
  .use-motion .post-body,
  .use-motion .collection-header { opacity: initial; }

  .use-motion .site-title,
  .use-motion .site-subtitle {
    opacity: initial;
    top: initial;
  }

  .use-motion .logo-line-before i { left: initial; }
  .use-motion .logo-line-after i { right: initial; }
  </style>
</noscript>

<link rel="alternate" href="/atom.xml" title="Jilin's Blog" type="application/atom+xml">
</head>

<body itemscope itemtype="http://schema.org/WebPage">
  <div class="container use-motion">
    <div class="headband"></div>

    <header class="header" itemscope itemtype="http://schema.org/WPHeader">
      <div class="header-inner"><div class="site-brand-container">
  <div class="site-nav-toggle">
    <div class="toggle" aria-label="切换导航栏">
      <span class="toggle-line toggle-line-first"></span>
      <span class="toggle-line toggle-line-middle"></span>
      <span class="toggle-line toggle-line-last"></span>
    </div>
  </div>

  <div class="site-meta">

    <a href="/" class="brand" rel="start">
      <span class="logo-line-before"><i></i></span>
      <h1 class="site-title">Jilin's Blog</h1>
      <span class="logo-line-after"><i></i></span>
    </a>
      <p class="site-subtitle" itemprop="description">知识保存</p>
  </div>

  <div class="site-nav-right">
    <div class="toggle popup-trigger">
    </div>
  </div>
</div>




<nav class="site-nav">
  <ul id="menu" class="main-menu menu">
        <li class="menu-item menu-item-home">

    <a href="/" rel="section"><i class="fa fa-home fa-fw"></i>首页</a>

  </li>
        <li class="menu-item menu-item-archives">

    <a href="/archives/" rel="section"><i class="fa fa-archive fa-fw"></i>归档</a>

  </li>
  </ul>
</nav>




</div>
    </header>

    
  <div class="back-to-top">
    <i class="fa fa-arrow-up"></i>
    <span>0%</span>
  </div>


    <main class="main">
      <div class="main-inner">
        <div class="content-wrap">
          

          <div class="content index posts-expand">
            
      
  
  
  <article itemscope itemtype="http://schema.org/Article" class="post-block" lang="zh-CN">
    <link itemprop="mainEntityOfPage" href="https://nian96.github.io/2021/04/20/Vivado-Non-project-Mode%E4%BD%BF%E7%94%A8%E6%95%99%E7%A8%8B/">

    <span hidden itemprop="author" itemscope itemtype="http://schema.org/Person">
      <meta itemprop="image" content="/images/avatar.gif">
      <meta itemprop="name" content="张吉霖">
      <meta itemprop="description" content="记录知识，防止遗忘">
    </span>

    <span hidden itemprop="publisher" itemscope itemtype="http://schema.org/Organization">
      <meta itemprop="name" content="Jilin's Blog">
    </span>
      <header class="post-header">
        <h2 class="post-title" itemprop="name headline">
          
            <a href="/2021/04/20/Vivado-Non-project-Mode%E4%BD%BF%E7%94%A8%E6%95%99%E7%A8%8B/" class="post-title-link" itemprop="url">Vivado Non-project模式使用教程</a>
        </h2>

        <div class="post-meta">
            <span class="post-meta-item">
              <span class="post-meta-item-icon">
                <i class="far fa-calendar"></i>
              </span>
              <span class="post-meta-item-text">发表于</span>

              <time title="创建时间：2021-04-20 14:24:14" itemprop="dateCreated datePublished" datetime="2021-04-20T14:24:14+08:00">2021-04-20</time>
            </span>
              <span class="post-meta-item">
                <span class="post-meta-item-icon">
                  <i class="far fa-calendar-check"></i>
                </span>
                <span class="post-meta-item-text">更新于</span>
                <time title="修改时间：2021-04-22 21:19:41" itemprop="dateModified" datetime="2021-04-22T21:19:41+08:00">2021-04-22</time>
              </span>
            <span class="post-meta-item">
              <span class="post-meta-item-icon">
                <i class="far fa-folder"></i>
              </span>
              <span class="post-meta-item-text">分类于</span>
                <span itemprop="about" itemscope itemtype="http://schema.org/Thing">
                  <a href="/categories/%E5%B7%A5%E5%85%B7%E4%BD%BF%E7%94%A8/" itemprop="url" rel="index"><span itemprop="name">工具使用</span></a>
                </span>
            </span>

          

        </div>
      </header>

    
    
    
    <div class="post-body" itemprop="articleBody">

      
          <meta name="referrer" content="no-referrer">

<h1 id="Vivado的Project和Non-Project模式"><a href="#Vivado的Project和Non-Project模式" class="headerlink" title="Vivado的Project和Non-Project模式"></a>Vivado的Project和Non-Project模式</h1><p>Vivado的project模式就是我们通常使用的GUI模式，通过操作软件来实现功能。而Non-project模式则是不打开GUI，完全使用tcl控制vivado进行综合、布局、布线、生成bit文件。</p>
<p>Project模式使用方便，直白，会自动的帮我们完成许多的操作，可以方便初学者快速的入门。但是这种便利也带来了不少的限制，使得操作的灵活性大大下降。</p>
<p>Non-Project模式则是完全通过 tcl 控制命令窗口的形式，有着最大的灵活性，但是这也使得我们需要对工程的每一步都做出设置，相对Project模式更为繁杂。</p>
<h1 id="启动命令"><a href="#启动命令" class="headerlink" title="启动命令"></a>启动命令</h1><p>在命令行中输入下述命令则可以启动 vivado 的 non-project 模式，其中的 run.tcl 文件则是控制vivado运行的文件。</p>
<p><em>注：若无法成功启动，一般是由于环境变量未设置好，需要将…\Vivado\2019.1\bin以及…\Vivado\2019.1\bin\unwrapped\win64.o添加到环境变量中。</em></p>
<figure class="highlight plain"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line">vivado -mode batch -source run.tcl</span><br></pre></td></tr></table></figure>

<p>以下为xilinx给出的 run.tcl 示例。</p>
<figure class="highlight tcl"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">#</span></span><br><span class="line"><span class="comment"># STEP#0: define output directory area. </span></span><br><span class="line"><span class="comment">#</span></span><br><span class="line"><span class="keyword">set</span> outputDir ./Tutorial_Created_Data/bft_output </span><br><span class="line"><span class="keyword">file</span> mkdir <span class="variable">$outputDir</span> </span><br><span class="line"></span><br><span class="line"><span class="comment">#</span></span><br><span class="line"><span class="comment"># STEP#1: setup design sources and constraints </span></span><br><span class="line"><span class="comment">#</span></span><br><span class="line">read_vhdl -library bftLib [ <span class="keyword">glob</span> ./Sources/hdl/bftLib/*.vhdl ] </span><br><span class="line">read_vhdl ./Sources/hdl/bft.vhdl </span><br><span class="line">read_verilog [ <span class="keyword">glob</span> ./Sources/hdl/*.v ] </span><br><span class="line">read_xdc ./Sources/bft_full_kintex7.xdc </span><br><span class="line"></span><br><span class="line"><span class="comment">#</span></span><br><span class="line"><span class="comment"># STEP#2: run synthesis, report utilization and timing estimates, write checkpoint design </span></span><br><span class="line"><span class="comment">#</span></span><br><span class="line">synth_design -top bft -part xc7k70tfbg484<span class="number">-2</span> </span><br><span class="line">write_checkpoint -force <span class="variable">$outputDir</span>/post_synth </span><br><span class="line">report_timing_summary -<span class="keyword">file</span> <span class="variable">$outputDir</span>/post_synth_timing_summary.rpt </span><br><span class="line">report_power -<span class="keyword">file</span> <span class="variable">$outputDir</span>/post_synth_power.rpt </span><br><span class="line"></span><br><span class="line"><span class="comment">#</span></span><br><span class="line"><span class="comment"># STEP#3: run placement and logic optimzation, report utilization and timing estimates, write checkpoint design </span></span><br><span class="line"><span class="comment">#</span></span><br><span class="line">opt_design </span><br><span class="line">place_design </span><br><span class="line">phys_opt_design </span><br><span class="line">write_checkpoint -force <span class="variable">$outputDir</span>/post_place </span><br><span class="line">report_timing_summary -<span class="keyword">file</span> <span class="variable">$outputDir</span>/post_place_timing_summary.rpt </span><br><span class="line"></span><br><span class="line"><span class="comment"># </span></span><br><span class="line"><span class="comment"># STEP#4: run router, report actual utilization and timing, write checkpoint design, run drc, write verilog and xdc out </span></span><br><span class="line"><span class="comment">#</span></span><br><span class="line">route_design </span><br><span class="line">write_checkpoint -force <span class="variable">$outputDir</span>/post_route </span><br><span class="line">report_timing_summary -<span class="keyword">file</span> <span class="variable">$outputDir</span>/post_route_timing_summary.rpt </span><br><span class="line">report_timing -sort_by group -max_paths <span class="number">100</span> -path_type summary -<span class="keyword">file</span> <span class="variable">$outputDir</span>/post_route_timing.rpt </span><br><span class="line">report_clock_utilization -<span class="keyword">file</span> <span class="variable">$outputDir</span>/clock_util.rpt </span><br><span class="line">report_utilization -<span class="keyword">file</span> <span class="variable">$outputDir</span>/post_route_util.rpt </span><br><span class="line">report_power -<span class="keyword">file</span> <span class="variable">$outputDir</span>/post_route_power.rpt </span><br><span class="line">report_drc -<span class="keyword">file</span> <span class="variable">$outputDir</span>/post_imp_drc.rpt </span><br><span class="line">write_verilog -force <span class="variable">$outputDir</span>/bft_impl_netlist.v </span><br><span class="line">write_xdc -no_fixed_only -force <span class="variable">$outputDir</span>/bft_impl.xdc </span><br><span class="line"></span><br><span class="line"><span class="comment">#</span></span><br><span class="line"><span class="comment"># STEP#5: generate a bitstream </span></span><br><span class="line"><span class="comment">#</span></span><br><span class="line">write_bitstream -force <span class="variable">$outputDir</span>/bft.bit Design</span><br></pre></td></tr></table></figure>

<h1 id="参考文献"><a href="#参考文献" class="headerlink" title="参考文献"></a>参考文献</h1><p>参考文献 [1] 中有着关于Non-Project的各个步骤的完整描述，文献 [2] 中有着vivado的所有tcl命令以及解释，在编写run.tcl时可以进行参考。</p>
<p>[1] Vivado Design Suite User Guide–Design Flows Overview (UG892)</p>
<p>[2] Vivado Design Suite Tcl Command Reference Guide (UG835)</p>

      
    </div>

    
    
    
      <footer class="post-footer">
        <div class="post-eof"></div>
      </footer>
  </article>
  
  
  

      
  
  
  <article itemscope itemtype="http://schema.org/Article" class="post-block" lang="zh-CN">
    <link itemprop="mainEntityOfPage" href="https://nian96.github.io/2021/04/17/eRBP%E7%AE%97%E6%B3%95%E9%98%85%E8%AF%BB%E7%AC%94%E8%AE%B0/">

    <span hidden itemprop="author" itemscope itemtype="http://schema.org/Person">
      <meta itemprop="image" content="/images/avatar.gif">
      <meta itemprop="name" content="张吉霖">
      <meta itemprop="description" content="记录知识，防止遗忘">
    </span>

    <span hidden itemprop="publisher" itemscope itemtype="http://schema.org/Organization">
      <meta itemprop="name" content="Jilin's Blog">
    </span>
      <header class="post-header">
        <h2 class="post-title" itemprop="name headline">
          
            <a href="/2021/04/17/eRBP%E7%AE%97%E6%B3%95%E9%98%85%E8%AF%BB%E7%AC%94%E8%AE%B0/" class="post-title-link" itemprop="url">eRBP算法阅读笔记</a>
        </h2>

        <div class="post-meta">
            <span class="post-meta-item">
              <span class="post-meta-item-icon">
                <i class="far fa-calendar"></i>
              </span>
              <span class="post-meta-item-text">发表于</span>

              <time title="创建时间：2021-04-17 20:12:13" itemprop="dateCreated datePublished" datetime="2021-04-17T20:12:13+08:00">2021-04-17</time>
            </span>
              <span class="post-meta-item">
                <span class="post-meta-item-icon">
                  <i class="far fa-calendar-check"></i>
                </span>
                <span class="post-meta-item-text">更新于</span>
                <time title="修改时间：2021-04-22 21:19:31" itemprop="dateModified" datetime="2021-04-22T21:19:31+08:00">2021-04-22</time>
              </span>
            <span class="post-meta-item">
              <span class="post-meta-item-icon">
                <i class="far fa-folder"></i>
              </span>
              <span class="post-meta-item-text">分类于</span>
                <span itemprop="about" itemscope itemtype="http://schema.org/Thing">
                  <a href="/categories/%E8%AE%BA%E6%96%87%E9%98%85%E8%AF%BB%E7%AC%94%E8%AE%B0/" itemprop="url" rel="index"><span itemprop="name">论文阅读笔记</span></a>
                </span>
            </span>

          

        </div>
      </header>

    
    
    
    <div class="post-body" itemprop="articleBody">

      
          <meta name="referrer" content="no-referrer">

<h1 id="一、eRBP算法简介"><a href="#一、eRBP算法简介" class="headerlink" title="一、eRBP算法简介"></a>一、eRBP算法简介</h1><p>eRBP算法为加利福尼亚大学的研究团队在2017年于论文 [1] 中提出，它是在feedback alignment算法 [2] 的基础上改进得来。该算法与传统的反向传播（BP）算法相比，</p>
<h1 id="参考文献"><a href="#参考文献" class="headerlink" title="参考文献"></a>参考文献</h1><p>[1] <em>Neftci Emre O., et, al. “Event-Driven Random Back-Propagation: Enabling Neuromorphic Deep Learning Machines” in Frontiers in Neuroscience, vol. 11, p.324, june, 2017.</em></p>
<p>[2] <em>Lillicrap, T. P., Cownden, D., Tweed, D. B., and Akerman, C. J. (2016). Random synaptic feedback weights support error backpropagation for deep learning. Nat. Commun. 7:13276. doi: 10.1038/ncomms13276.</em></p>

      
    </div>

    
    
    
      <footer class="post-footer">
        <div class="post-eof"></div>
      </footer>
  </article>
  
  
  

      
  
  
  <article itemscope itemtype="http://schema.org/Article" class="post-block" lang="zh-CN">
    <link itemprop="mainEntityOfPage" href="https://nian96.github.io/2021/04/16/ZYNQ%E7%9A%84PL%E4%B8%8EPS%E9%97%B4%E7%9A%84%E9%80%9A%E8%AE%AF/">

    <span hidden itemprop="author" itemscope itemtype="http://schema.org/Person">
      <meta itemprop="image" content="/images/avatar.gif">
      <meta itemprop="name" content="张吉霖">
      <meta itemprop="description" content="记录知识，防止遗忘">
    </span>

    <span hidden itemprop="publisher" itemscope itemtype="http://schema.org/Organization">
      <meta itemprop="name" content="Jilin's Blog">
    </span>
      <header class="post-header">
        <h2 class="post-title" itemprop="name headline">
          
            <a href="/2021/04/16/ZYNQ%E7%9A%84PL%E4%B8%8EPS%E9%97%B4%E7%9A%84%E9%80%9A%E8%AE%AF/" class="post-title-link" itemprop="url">ZYNQ的PL与PS间的通讯</a>
        </h2>

        <div class="post-meta">
            <span class="post-meta-item">
              <span class="post-meta-item-icon">
                <i class="far fa-calendar"></i>
              </span>
              <span class="post-meta-item-text">发表于</span>

              <time title="创建时间：2021-04-16 10:39:25" itemprop="dateCreated datePublished" datetime="2021-04-16T10:39:25+08:00">2021-04-16</time>
            </span>
              <span class="post-meta-item">
                <span class="post-meta-item-icon">
                  <i class="far fa-calendar-check"></i>
                </span>
                <span class="post-meta-item-text">更新于</span>
                <time title="修改时间：2021-04-22 21:19:46" itemprop="dateModified" datetime="2021-04-22T21:19:46+08:00">2021-04-22</time>
              </span>
            <span class="post-meta-item">
              <span class="post-meta-item-icon">
                <i class="far fa-folder"></i>
              </span>
              <span class="post-meta-item-text">分类于</span>
                <span itemprop="about" itemscope itemtype="http://schema.org/Thing">
                  <a href="/categories/FPGA%E5%BC%80%E5%8F%91/" itemprop="url" rel="index"><span itemprop="name">FPGA开发</span></a>
                </span>
            </span>

          

        </div>
      </header>

    
    
    
    <div class="post-body" itemprop="articleBody">

      
          <meta name="referrer" content="no-referrer">

<h1 id="Zynq简介"><a href="#Zynq简介" class="headerlink" title="Zynq简介"></a>Zynq简介</h1><p>Zynq是Xilinx公司推出的一系列FPGA，与传统的FPGA相比，Zynq还额外集成了Arm核作为中央处理器。Zynq将Arm核称为PS（<strong>Programming System</strong>），将FPGA部分称为PL（<strong>Programmable</strong> <strong>Logic</strong>）。我们可以用C，Python等语言控制PS端完成任务，同时也可以通过verilog在PL端上进行硬件设计。Zynq的最大优势在于PS与PL端的协同工作，这就需要PS与PL端之间能够实现高效的通讯，本篇博客就是针对二者之间的通讯总线进行介绍。</p>
<p>我一向秉持着边做边学的理念，并不认为需要对总线协议有着深入了解后再开始在FPGA上实现这些总线，这些协议对初学者而言较为复杂，若在此花费大量时间很容易打击学习的积极性，我在初学时就遇到过这样的问题。因此**<u>本篇博客不对总线的具体协议做出介绍，将集中在如何搭建、使用、修改这些总线来实现我们的设计目标。</u>**</p>
<p>以下所有操作的基础环境为：Vivado 2019.1，ZCU102 FPGA开发板。</p>
<h1 id="PL与PS间的通讯总线"><a href="#PL与PS间的通讯总线" class="headerlink" title="PL与PS间的通讯总线"></a>PL与PS间的通讯总线</h1><p>Zynq上支持利用AXI总线进行数据的通讯，这个总线可以分为三类：1）AXI-Lite总线；2）AXI-Full总线；3）AXI-Stream总线。但PS与PL之间的接口却只支持前两种，AXI-Stream只能在PL中实现，不能直接和PS相连，必须通过AXI-Lite或AXI4转接，本篇博客暂时只对前两种总线进行介绍。</p>
<h2 id="AXI-Lite总线"><a href="#AXI-Lite总线" class="headerlink" title="AXI-Lite总线"></a>AXI-Lite总线</h2><p>这是一种简单的地址映射性通讯总线。一般用在小规模的数据交换，例如只配置一次的数据，工作模式的切换。</p>
<h3 id="创建Xilinx提供的AXI-Lite-template"><a href="#创建Xilinx提供的AXI-Lite-template" class="headerlink" title="创建Xilinx提供的AXI Lite template"></a>创建Xilinx提供的AXI Lite template</h3><p>1）在Tools的下拉菜单中选择Create and Package New IP。</p>
<img src="https://wx2.sinaimg.cn/mw690/005zJSMQly1gplsz4sonrj30l30e50tv.jpg" alt="image-20210416185656721" style="zoom: 80%;">

<p>2）选择Create AXI4 Peripheral，这会引导你创建一个AXI4接口的IP。</p>
<img src="https://wx3.sinaimg.cn/mw690/005zJSMQly1gplsz4rscpj30nc0fu74v.jpg" alt="image-20210416185812018" style="zoom: 80%;">

<p>3）在Add Interfaces中，将Interface Type选择为Lite，Interface Mode选择为Slave，Number of Registers选择为4（每个Register对应一个地址，因此Register数目对应AXI Lite的数据通道。即Registers数目为4，则可以通过AXI Lite往里面传4个32bit的数）。</p>
<img src="https://wx1.sinaimg.cn/mw690/005zJSMQly1gplsz4u6egj30nc0fvjrt.jpg" alt="image-20210416190007646" style="zoom: 80%;">

<p>4）在最终的步骤中选择Add IP to the repository，这将把创建出来的IP添加到当前工程的目录中。</p>
<img src="https://wx2.sinaimg.cn/mw690/005zJSMQly1gplsz4saa9j30ne0fwwf8.jpg" alt="image-20210416191103547" style="zoom:80%;">

<p>5）创建并打开block design。</p>
<p>6）在block design中添加刚刚生成的IP（由于已经将IP添加到IP目录中了，故可以搜到，若搜不到参考附录A.1）。</p>
<img src="https://wx2.sinaimg.cn/mw690/005zJSMQly1gplsz4tceyj312l0esjs1.jpg" alt="image-20210416191346554">

<p>7）添加Zynq核，运行 <strong>“Run Block Automation”</strong> 以及 <strong>“Run Connection Automation”</strong>。自动生成的AXI Lite template将输入的数据保存在对应的地址上，即可以从写入的地址中读出写入的数据。</p>
<p><img src="https://wx4.sinaimg.cn/mw1024/005zJSMQly1gpo6qdk11cj30w90aotab.jpg"></p>
<p>8）依次 <strong>“Generate Output Products”</strong> 以及 <strong>“Create HDL Wrapper”</strong> 后综合、实现、生成bit文件。</p>
<p>9）推荐使用 Pynq 平台对设计进行验证，如何使用Pynq将在之后的博客中进行介绍。</p>
<p><strong>示例工程的下载链接：</strong><a target="_blank" rel="noopener" href="https://pan.baidu.com/s/160vcRDdnPciYDXmzZj7_IA">https://pan.baidu.com/s/160vcRDdnPciYDXmzZj7_IA</a></p>
<p><strong>提取码：</strong>qz9d </p>
<h3 id="对AXI-Lite-template进行修改"><a href="#对AXI-Lite-template进行修改" class="headerlink" title="对AXI Lite template进行修改"></a>对AXI Lite template进行修改</h3><h2 id="AXI-Full总线"><a href="#AXI-Full总线" class="headerlink" title="AXI-Full总线"></a>AXI-Full总线</h2><p>这是一种面向高性能地址映射通讯的需求，是面向地址映射的接口。一般用在大规模的数据交换，例如传输需要PL处理的视频或图像数据，以及处理后的结果。</p>

      
    </div>

    
    
    
      <footer class="post-footer">
        <div class="post-eof"></div>
      </footer>
  </article>
  
  
  

      
  
  
  <article itemscope itemtype="http://schema.org/Article" class="post-block" lang="zh-CN">
    <link itemprop="mainEntityOfPage" href="https://nian96.github.io/2021/04/07/VCS%E2%80%94Verdi%E8%81%94%E5%90%88%E4%BB%BF%E7%9C%9F/">

    <span hidden itemprop="author" itemscope itemtype="http://schema.org/Person">
      <meta itemprop="image" content="/images/avatar.gif">
      <meta itemprop="name" content="张吉霖">
      <meta itemprop="description" content="记录知识，防止遗忘">
    </span>

    <span hidden itemprop="publisher" itemscope itemtype="http://schema.org/Organization">
      <meta itemprop="name" content="Jilin's Blog">
    </span>
      <header class="post-header">
        <h2 class="post-title" itemprop="name headline">
          
            <a href="/2021/04/07/VCS%E2%80%94Verdi%E8%81%94%E5%90%88%E4%BB%BF%E7%9C%9F/" class="post-title-link" itemprop="url">VCS—Verdi联合仿真</a>
        </h2>

        <div class="post-meta">
            <span class="post-meta-item">
              <span class="post-meta-item-icon">
                <i class="far fa-calendar"></i>
              </span>
              <span class="post-meta-item-text">发表于</span>

              <time title="创建时间：2021-04-07 19:34:32" itemprop="dateCreated datePublished" datetime="2021-04-07T19:34:32+08:00">2021-04-07</time>
            </span>
              <span class="post-meta-item">
                <span class="post-meta-item-icon">
                  <i class="far fa-calendar-check"></i>
                </span>
                <span class="post-meta-item-text">更新于</span>
                <time title="修改时间：2021-04-22 21:19:37" itemprop="dateModified" datetime="2021-04-22T21:19:37+08:00">2021-04-22</time>
              </span>
            <span class="post-meta-item">
              <span class="post-meta-item-icon">
                <i class="far fa-folder"></i>
              </span>
              <span class="post-meta-item-text">分类于</span>
                <span itemprop="about" itemscope itemtype="http://schema.org/Thing">
                  <a href="/categories/%E5%B7%A5%E5%85%B7%E4%BD%BF%E7%94%A8/" itemprop="url" rel="index"><span itemprop="name">工具使用</span></a>
                </span>
            </span>

          

        </div>
      </header>

    
    
    
    <div class="post-body" itemprop="articleBody">

      
          <meta name="referrer" content="no-referrer">

<h1 id="一、VCS与Verdi简介"><a href="#一、VCS与Verdi简介" class="headerlink" title="一、VCS与Verdi简介"></a>一、VCS与Verdi简介</h1><p>VCS的全称为Verilog Complie Simulator，是Synopsys公司的电路仿真工具，可用来对电路进行编译与仿真，仿真得到的fsdb文件可被Verdi打开，用于查看仿真得到的波形文件。</p>
<p>VCS-Verdi联合仿真的优势主要有两点。首先是VCS编译以及仿真电路的速度要远远快于Modelsim等仿真工具，在进行后仿真时可以节省大量时间。其次是VCS仿真得到的fsdb中可以包括电路中所有信号的变化，这样就可以避免在Modelsim中常遇到的重复抓取信号仿真的情况。</p>
<p>总体使用过程中需要用到的命令如下</p>
<figure class="highlight makefile"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br></pre></td><td class="code"><pre><span class="line">make com		<span class="comment">#编译</span></span><br><span class="line">make sim		<span class="comment">#仿真</span></span><br><span class="line">make verdi		<span class="comment">#打开verdi</span></span><br></pre></td></tr></table></figure>

<h1 id="二、VCS的使用流程"><a href="#二、VCS的使用流程" class="headerlink" title="二、VCS的使用流程"></a>二、VCS的使用流程</h1><p><img src="https://wx3.sinaimg.cn/mw690/005zJSMQly1gpln8pnjcdj308w0gj3yo.jpg" alt="VCS工作流程"></p>
<p>VCS的工作流程如图1所示。</p>
<ol>
<li><p>准备好需要的设计源码以及testbench，此处建议将二者分开存在两个文件夹中（我将设计源码存在src，将testbench存在tb文件夹中）。同时在testbench中添加如下语句。如下语句将设计中所有的信号变化情况保存在simv.fsdb里。注意simv.fsdb的名字需要与附录A中Makefile内部的变量 output 一致。</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> AAAtb_top();</span><br><span class="line">    </span><br><span class="line">    top uut(in, out);</span><br><span class="line"></span><br><span class="line"><span class="meta">`<span class="meta-keyword">ifdef</span> DUMP_FSDB</span></span><br><span class="line">	<span class="keyword">initial</span></span><br><span class="line">		<span class="keyword">begin</span></span><br><span class="line">			$fsdbDumpfile(<span class="string">&quot;simv.fsdb&quot;</span>);</span><br><span class="line">			$fsdbDumpvars(<span class="number">0</span>,AAAtb_top);</span><br><span class="line">			$fsdbDumpon;</span><br><span class="line">			$fsdbDumpMDA();</span><br><span class="line">		<span class="keyword">end</span></span><br><span class="line"><span class="meta">`<span class="meta-keyword">endif</span></span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure></li>
<li><p>准备好VCS的makefile文件，同时给在filelist.f中将设计源码以及testbench给添加进去。注意makefile与filelist.f需要放在同一个文件夹下，filelist.f中插入文件的地址可以是绝对地址也可以是相对地址（相对的是makefile所在的地址）。<em>makefile与 filelist.f 的示例参加附件A和B。</em></p>
</li>
<li><p>采用VCS进行编译，对应的命令为make com（事实上这个命令取决于你makefile的书写），建议生成log文件便于进行debug。</p>
</li>
<li><p>采用VCS进行仿真，对应的命令为make sim（事实上这个命令取决于你makefile的书写），建议生成log文件便于进行debug。</p>
</li>
<li><p>仿真完成后会生成一个.fsdb的文件，该文件将交由Verdi进行查看</p>
</li>
</ol>
<h1 id="三、Verdi的使用"><a href="#三、Verdi的使用" class="headerlink" title="三、Verdi的使用"></a>三、Verdi的使用</h1><p>Verdi的使用较为简单，采用make verdi的命令即可打开Verdi文件进行仿真，以下对Verdi中的一些常用的快捷键讲解。</p>
<p><strong>g</strong>    get, 添加需要参考的信号到waveform窗口（<em>注意需要先选中waveform窗口！</em>）；</p>
<p><strong>n</strong>    next, 查找选定信号的下一个跳变点；</p>
<p><strong>c</strong>    color, 调整选定信号的波形显示颜色，线的粗细与类型，Debug过程中非常有用；</p>
<p><strong>f</strong>    full, 显示所有波形</p>
<p><strong>鼠标中键按住</strong>    拖动信号，调整信号位置</p>
<h1 id="四、生成VCD文件"><a href="#四、生成VCD文件" class="headerlink" title="四、生成VCD文件"></a>四、生成VCD文件</h1><p>集成电路的功耗分为静态功耗与动态功耗。动态功耗与电路中逻辑门的翻转率有着很大的关系，使用DC或者PT进行功耗分析时，默认的情况下是根据一个预估的翻转率进行分析的。这个值与真实的情况肯定有着差别，而VCD文件就可以解决这个问题。VCD文件是将仿真过程中电路内部每个信号的翻转情况保存下来，PT可以根据VCD文件做出更加精准的动态功耗分析。</p>
<p>VCD文件的生成也是依靠VCS进行的。通过在testbench中添加下述语句，即可生成VCD文件。其中top_pad为顶层文件名，train_done.vcd是生成的VCD文件。</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> AAAtb_top();</span><br><span class="line">    </span><br><span class="line">    top uut(in, out);</span><br><span class="line">    </span><br><span class="line"><span class="meta">`<span class="meta-keyword">ifdef</span> DUMP_FSDB</span></span><br><span class="line">	<span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">		<span class="built_in">$display</span>(<span class="string">&quot;Begin dump vcd file!&quot;</span>);</span><br><span class="line">		<span class="built_in">$dumpfile</span>(<span class="string">&quot;train_done.vcd&quot;</span>);</span><br><span class="line">		<span class="built_in">$dumpvars</span>(<span class="number">0</span>, top);</span><br><span class="line">		<span class="built_in">$dumpon</span>;</span><br><span class="line">		<span class="keyword">end</span></span><br><span class="line"><span class="meta">`<span class="meta-keyword">endif</span></span></span><br><span class="line">    </span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>



<h1 id="附录"><a href="#附录" class="headerlink" title="附录"></a>附录</h1><h2 id="A-Makefile与filelist-f示例文件"><a href="#A-Makefile与filelist-f示例文件" class="headerlink" title="A. Makefile与filelist.f示例文件"></a>A. Makefile与filelist.f示例文件</h2><p>Makefile 的文件内容如下</p>
<figure class="highlight makefile"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta"><span class="meta-keyword">.PHONY</span>: com sim verdi clean</span></span><br><span class="line"></span><br><span class="line"><span class="comment">#export LD_LIBRARY_PATH=/software/synopsys/verdi/share/PLI/VCS/LINUX64</span></span><br><span class="line"></span><br><span class="line">OUTPUT = simv <span class="comment">#输出文件名</span></span><br><span class="line"></span><br><span class="line"><span class="comment">#compile command </span></span><br><span class="line">VCS =vcs     +v2k  -timescale=1ns/1ps                    \</span><br><span class="line">	-debug_all                                          \</span><br><span class="line">	+<span class="keyword">define</span>+DUMP_FSDB                                   \<span class="comment">#添加定义DUMP_FSDB</span></span><br><span class="line">	-LDFLAGS                                            \</span><br><span class="line">	-rdynamic                                          \</span><br><span class="line">	-P /software/synopsys/verdi/share/PLI/VCS/LINUXAMD64/novas.tab    \</span><br><span class="line">	/software/synopsys/verdi/share/PLI/VCS/LINUXAMD64/pli.a          \</span><br><span class="line">	-full64                                            \</span><br><span class="line">	-f file_list.f                                    \<span class="comment">#需要仿真的所有文件</span></span><br><span class="line">	-o $&#123;OUTPUT&#125;                                      \</span><br><span class="line">	+maxdelays					\<span class="comment">#指定后仿真中sdf使用的延时corner，缺省为typical</span></span><br><span class="line">	+neg_tchk				\<span class="comment">#允许存在负数的时序约束</span></span><br><span class="line">	-l compile.log				<span class="comment">#保存log为compile.log</span></span><br><span class="line"></span><br><span class="line"></span><br><span class="line">VERDI=verdi -f file_list.f   \</span><br><span class="line">		-ssf <span class="variable">$(OUTPUT)</span>.fsdb    \</span><br><span class="line">		-nologo                \</span><br><span class="line">		-l v.log             </span><br><span class="line"></span><br><span class="line"><span class="comment">#start compile</span></span><br><span class="line"><span class="section">com:</span></span><br><span class="line">	<span class="variable">$(VCS)</span></span><br><span class="line"></span><br><span class="line"><span class="comment">#sim</span></span><br><span class="line"><span class="section">sim:</span></span><br><span class="line">	./simv -l sim.log</span><br><span class="line">	</span><br><span class="line"><span class="comment">#run verdi</span></span><br><span class="line"><span class="section">verdi:</span></span><br><span class="line">	<span class="variable">$(VERDI)</span> &amp;</span><br><span class="line">	</span><br><span class="line"><span class="comment">#clean</span></span><br><span class="line"><span class="section">clean:</span></span><br><span class="line">	rm -rf  ./verdiLog  ./dff ./csrc *.daidir *log *.vpd *.vdb simv* *.key *race.out* *.rc *.fsdb *.vpd *.log *.conf *.dat *.conf uart</span><br><span class="line"></span><br></pre></td></tr></table></figure>

<h2 id="B-filelist-f-的文件内容如下"><a href="#B-filelist-f-的文件内容如下" class="headerlink" title="B. filelist.f 的文件内容如下"></a>B. filelist.f 的文件内容如下</h2><figure class="highlight txt"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br></pre></td><td class="code"><pre><span class="line">-timescale=1ns/1ps</span><br><span class="line"></span><br><span class="line">//Macro define</span><br><span class="line">//+define+INC_COUNTER</span><br><span class="line"></span><br><span class="line">//Source file</span><br><span class="line">./src/top_pad_sta.v</span><br><span class="line"></span><br><span class="line">//Testbench</span><br><span class="line">./src/tb_top_final_train.v</span><br><span class="line"></span><br></pre></td></tr></table></figure>


      
    </div>

    
    
    
      <footer class="post-footer">
        <div class="post-eof"></div>
      </footer>
  </article>
  
  
  


  



          </div>
          

<script>
  window.addEventListener('tabs:register', () => {
    let { activeClass } = CONFIG.comments;
    if (CONFIG.comments.storage) {
      activeClass = localStorage.getItem('comments_active') || activeClass;
    }
    if (activeClass) {
      let activeTab = document.querySelector(`a[href="#comment-${activeClass}"]`);
      if (activeTab) {
        activeTab.click();
      }
    }
  });
  if (CONFIG.comments.storage) {
    window.addEventListener('tabs:click', event => {
      if (!event.target.matches('.tabs-comment .tab-content .tab-pane')) return;
      let commentClass = event.target.classList[1];
      localStorage.setItem('comments_active', commentClass);
    });
  }
</script>

        </div>
          
  
  <div class="toggle sidebar-toggle">
    <span class="toggle-line toggle-line-first"></span>
    <span class="toggle-line toggle-line-middle"></span>
    <span class="toggle-line toggle-line-last"></span>
  </div>

  <aside class="sidebar">
    <div class="sidebar-inner">

      <ul class="sidebar-nav motion-element">
        <li class="sidebar-nav-toc">
          文章目录
        </li>
        <li class="sidebar-nav-overview">
          站点概览
        </li>
      </ul>

      <!--noindex-->
      <div class="post-toc-wrap sidebar-panel">
      </div>
      <!--/noindex-->

      <div class="site-overview-wrap sidebar-panel">
        <div class="site-author motion-element" itemprop="author" itemscope itemtype="http://schema.org/Person">
  <p class="site-author-name" itemprop="name">张吉霖</p>
  <div class="site-description" itemprop="description">记录知识，防止遗忘</div>
</div>
<div class="site-state-wrap motion-element">
  <nav class="site-state">
      <div class="site-state-item site-state-posts">
          <a href="/archives/">
        
          <span class="site-state-item-count">4</span>
          <span class="site-state-item-name">日志</span>
        </a>
      </div>
      <div class="site-state-item site-state-categories">
            <a href="/categories/">
        <span class="site-state-item-count">3</span>
        <span class="site-state-item-name">分类</span></a>
      </div>
      <div class="site-state-item site-state-tags">
            <a href="/tags/">
        <span class="site-state-item-count">8</span>
        <span class="site-state-item-name">标签</span></a>
      </div>
  </nav>
</div>



      </div>

    </div>
  </aside>
  <div id="sidebar-dimmer"></div>


      </div>
    </main>

    <footer class="footer">
      <div class="footer-inner">
        

        

<div class="copyright">
  
  &copy; 
  <span itemprop="copyrightYear">2021</span>
  <span class="with-love">
    <i class="fa fa-heart"></i>
  </span>
  <span class="author" itemprop="copyrightHolder">张吉霖</span>
</div>
  <div class="powered-by">由 <a href="https://hexo.io/" class="theme-link" rel="noopener" target="_blank">Hexo</a> & <a href="https://muse.theme-next.org/" class="theme-link" rel="noopener" target="_blank">NexT.Muse</a> 强力驱动
  </div>

        








      </div>
    </footer>
  </div>

  
  <script src="/lib/anime.min.js"></script>
  <script src="/lib/velocity/velocity.min.js"></script>
  <script src="/lib/velocity/velocity.ui.min.js"></script>

<script src="/js/utils.js"></script>

<script src="/js/motion.js"></script>


<script src="/js/schemes/muse.js"></script>


<script src="/js/next-boot.js"></script>




  















  

  

</body>
</html>
