Please enable JavaScript to view this page.

You must be logged in to view this page.

You must be a Lambda School student to view this page.

<a href="#content" id="skippy" class="sr-only sr-only-focusable"></a>

<span class="skiplink-text">Skip to main content</span>

<a href="/" class="navbar-brand"><img src="data:image/svg+xml;base64,PHN2ZyB4bWxucz0iaHR0cDovL3d3dy53My5vcmcvMjAwMC9zdmciIHdpZHRoPSIzMyIgaGVpZ2h0PSIzNSIgdmlld2JveD0iMCAwIDMzIDM1IiBmaWxsPSJub25lIj4KPHBhdGggZmlsbC1ydWxlPSJldmVub2RkIiBjbGlwLXJ1bGU9ImV2ZW5vZGQiIGQ9Ik0wIDBWMTYuMDYwOUMwIDI3LjczMzUgOS4wODkyOSAzMS43ODQzIDE1LjczMjEgMzQuNzUxM0gxNS43NUwxNi4yODU3IDM1QzE2LjQxMDcgMzQuOTI4OSAxNi41MzU3IDM0Ljg3NTYgMTYuNjc4NiAzNC44MjIzQzE2Ljc1IDM0Ljc4NjggMTYuODM5MyAzNC43NTEzIDE2LjkxMDcgMzQuNzE1N0MyMy41NzE0IDMxLjc2NjUgMzIuNjk2NCAyNy42OTggMzIuNjk2NCAxNi4wNjA5VjBIMFpNMjAuNzA3MSAyMy40NTM2TDIwLjM1NzEgMjIuNTEwMkwxNS42MDcxIDEwLjA3MzZDMTUuMzIxNCAxMC44MDIgMTQuNjYwNyAxMi41NjA5IDEzLjk0NjQgMTQuNDQ0MkwxMS4yMTQzIDIxLjc4MTdDMTEuMDg5MyAyMi4xMzcxIDExLjE2MDcgMjIuMzE0NyAxMS4yNSAyMi40MzkxQzExLjQ0NjQgMjIuNjcwMSAxMS44NzY4IDIyLjY3MDEgMTIuNTU1NCAyMi42NzAxSDEyLjY3ODZMMTIuNjc2OCAyMy40NTE4SDcuNTY5NjRWMjIuNjcwMUg3Ljk2MjVDOC42NTg5MyAyMi42NzAxIDkuMjMwMzYgMjIuMzY4IDkuNjU4OTMgMjEuNTE1MkwxMC4xNzY4IDIwLjM0MjZMMTQuOTA4OSA4LjI5Njk2TDE0LjA2OTYgNi4wNzYxNEgxOC40ODA0TDI0LjU2OTYgMjIuMDEyN0wyNS4xMjUgMjMuNDUzNkgyMC43MDcxWiIgZmlsbD0iI0VDMzk0NCI+PC9wYXRoPgo8L3N2Zz4=" /></a>

![](data:image/svg+xml;base64,PHN2ZyB4bWxucz0iaHR0cDovL3d3dy53My5vcmcvMjAwMC9zdmciIHZpZXdib3g9IjAgMCAzMCAzMCIgd2lkdGg9IjMwIiBoZWlnaHQ9IjMwIiBmb2N1c2FibGU9ImZhbHNlIj48dGl0bGU+TWVudTwvdGl0bGU+PHBhdGggc3Ryb2tlPSIjZmZmZmZmIiBzdHJva2Utd2lkdGg9IjIiIHN0cm9rZS1saW5lY2FwPSJyb3VuZCIgc3Ryb2tlLW1pdGVybGltaXQ9IjEwIiBkPSJNNCA3aDIyTTQgMTVoMjJNNCAyM2gyMiI+PC9wYXRoPjwvc3ZnPg==)

#### Computer Science Legacy

<a href="/cs/sprint/recd4D4w3QrigPqUF" class="bd-toc-link">1.  Intro to Python and OOP</a>

-   [Introduction to Python I](/cs/module/recay2erzDlYUPSeO/)
-   [Introduction to Python II](/cs/module/recwpe3Y9TVWrGT8L/)
-   [Introduction to Python III](/cs/module/reca7NYptklr7F403/)
-   [Introduction to Python IV](/cs/module/recc3eWphKVYd0oHT/)

<a href="/cs/sprint/recR4gHcvD21ziR9a" class="bd-toc-link">2.  Data Structures</a>

-   [Data Structures I](/cs/module/rec3MaMAY78iDm7ax/)
-   [Data Structures II](/cs/module/recMcvOrFw5BWUku3/)
-   [Data Structures III](/cs/module/recx53S3pYfDfvFDm/)
-   [Data Structures IV](/cs/module/recHdwPne4Xt3A7lk/)

<a href="/cs/sprint/recd9grrKlURJ453N" class="bd-toc-link">3.  Algorithms</a>

-   [Iterative Sorting](/cs/module/reck76SPX26beGSqE/)
-   [Recursive Sorting](/cs/module/reccRh9h6ccXghfA4/)
-   [A First-Pass Solution](/cs/module/recrCuZQMVI6LvxhD/)
-   [Writing Better Solutions](/cs/module/recsvJCzPlM2X63ZX/)

<a href="/cs/sprint/recvDjRQEq49uoWsU" class="bd-toc-link">4.  CS Unit 1 Build</a>

<a href="/cs/sprint/recAr3gdL8U57eho1" class="bd-toc-link">5.  Hash Tables</a>

-   [Hash Tables I](/cs/module/recSwIvbSV630gdVk/)
-   [Hash Tables II](/cs/module/recHzCwboKBLBB0Re/)
-   [Hash Tables III & IV](/cs/module/recsEDFseukQWg92c/)

<a href="/cs/sprint/rec7U9K7OCL5ihj0t" class="bd-toc-link">6.  Graphs</a>

-   [Graphs I](/cs/module/recBMbHtb8AOXq3UL/)
-   [Graphs II](/cs/module/recZL2m6Gx7B4dU3G/)
-   [Graphs III](/cs/module/reck4RVWsg82eiYPZ/)
-   [Graphs IV](/cs/module/recoGWlBHjuJxkL1y/)

<a href="/cs/sprint/recndTnO1V8oDbBPb" class="bd-toc-link">7.  Computer Architecture</a>

-   [Computer Architecture: Basics, Number Bases](/cs/module/recsuJbrrFgbFUCRX/)
-   [Computer Architecture: Bitwise Operations](/cs/module/rec2NHr4Eyib7XdED/)
-   [Computer Architecture: The System Stack](/cs/module/recvQUkzz23NTj20G/)
-   [Computer Architecture: Subroutines, CALL/RET](/cs/module/recGPVAdvQcmopSIO/)

<a href="/cs/sprint/reco0t22NdXmr8VyL" class="bd-toc-link">8.  CS Unit 2 Build</a>

<a href="/" class="navbar-brand"><img src="data:image/svg+xml;base64,PHN2ZyB3aWR0aD0iMTM1IiBoZWlnaHQ9IjM1IiB2aWV3Ym94PSIwIDAgNzU2IDE5NyIgZmlsbD0iI2VjMzk0NCI+PGc+PHBhdGggZD0iTTI5Mi45LDEyNi42aC02LjdjLTksMC0xMi42LTEuOS0xMi42LTkuNVY0OC41YzAtNy43LDEuNi04LjYsMTEuNC05Ljd2LTQuNWgtNDEuM3Y0LjUgYzkuOCwxLjEsMTEuNCwxLjksMTEuNCw5Ljd2NjkuM2MwLDcuNy0xLjYsOC42LTExLjQsOS43djQuNWg3My43bDQuOS0yOS40aC00LjRDMzA4LjUsMTE5LjYsMzAzLjksMTI2LjYsMjkyLjksMTI2LjZ6Ij48L3BhdGg+PHBhdGggZD0iTTM4NS41LDEyMS4xVjc5LjNjMC0xNS44LTkuNC0yMi40LTI2LjYtMjIuNGMtMTUsMC0yNi44LDYuNi0yNi44LDE5LjNjMCwyLjQsMC4yLDMuMywwLjgsNWgxNi42IGMtMC41LTItMC43LTUtMC43LTcuNWMwLTkuNiwzLjYtMTIuNCw5LjQtMTIuNGM2LjQsMCw5LjcsMiw5LjcsMTQuNHYxMS4ybC0yMC44LDcuN2MtMTAuNiw0LjEtMTkuMyw4LjgtMTkuMywyMC43IGMwLDEwLjksNy41LDE3LjgsMTguNiwxNy44YzkuOSwwLDE3LjQtNi4yLDIxLjktMTIuMWwwLjEtMC4xbDAsMFYxMzJoMjZ2LTQuNEMzODcuNywxMjcuMSwzODUuNSwxMjYuMiwzODUuNSwxMjEuMXogTTM2OCwxMTcuOCBjLTQuNCwzLjMtNy42LDUuMy0xMiw1LjRjLTcuNywwLTExLjItNS4yLTExLjItMTIuNmMwLTcuNywzLjYtMTEuMiw5LjgtMTMuNWwxMy40LTUuNFYxMTcuOEwzNjgsMTE3Ljh6Ij48L3BhdGg+PHBhdGggZD0iTTUxNC40LDEyMVY3OS41YzAtMTQuOC02LTIyLjQtMTguNy0yMi40Yy0xMS41LDAtMTkuNCw2LjYtMjUuNSwxMy45Yy0xLjgtOS42LTcuNy0xMy45LTE3LjgtMTMuOSBjLTExLjQsMC0xOC43LDYuMi0yNC44LDEzLjZWNTdoLTIuM2wtMjMuOCw3LjR2Mi40bDguNiw1djQ5LjRjMCw1LTIuMSw2LjEtOC45LDYuNHY0LjRoMzUuMXYtNC40Yy02LjctMC4zLTguNy0xLjMtOC43LTYuNHYtNDcgYzQuNy0zLjYsOS41LTYuNSwxNS41LTYuNWM3LjYsMCwxMC41LDQuMiwxMC41LDEyLjd2NDAuOGMwLDUtMS45LDYuMS04LjcsNi40djQuNGwzNC44LDB2LTQuNGMtNi43LTAuMy04LjYtMS4zLTguNi02LjR2LTQ3IGM0LjctMy42LDkuNS02LjUsMTUuNS02LjVjNy42LDAsMTAuNSw0LjIsMTAuNSwxMi43bC0wLjEsNDAuNWMwLDUtMS44LDYuNC04LjYsNi43bDAsNC40aDM1LjF2LTQuNCBDNTE2LjcsMTI3LjQsNTE0LjQsMTI2LjEsNTE0LjQsMTIxeiI+PC9wYXRoPjxwYXRoIGQ9Ik01NzMuMiw1Ny4zYy0xMSwwLTE4LjUsNS43LTIzLjQsMTIuOFYyMi45aC0yLjdsLTIzLjQsNi44djIuNWw4LjYsNC41VjEzMmgyLjlsOC0zLjVjNS44LDMuMywxMi4zLDUsMjAuMiw1IGMyMC44LDAsMzcuNC0xNS44LDM3LjQtNDIuNkM2MDAuOSw2OS45LDU5MC40LDU3LjMsNTczLjIsNTcuM3ogTTU2My40LDEyOC43Yy01LjQsMC0xMC4zLTIuNC0xMy43LTcuOVY3My42IGMzLjQtMy40LDguNS01LjcsMTMuNS01LjdjMTMuOSwwLDIwLDEyLjgsMjAsMjkuNUM1ODMuMywxMTQuNyw1NzUuOCwxMjguNSw1NjMuNCwxMjguN3oiPjwvcGF0aD48cGF0aCBkPSJNNjc3LDEyMS4yVjIyLjhoLTIuNkw2NTEsMjkuNlYzMmw4LjYsNC41djI1LjdjLTMuNC0zLjItOC44LTUuMS0xNS41LTUuMWMtMTkuOSwwLTM1LjIsMTUuMy0zNS4yLDQxLjMgYzAsMjAuNywxMS4yLDM0LjYsMjguMSwzNC42YzkuOCwwLDE3LTUuMywyMi42LTEzLjF2MC45VjEzMmgyNi4zbDAtNC40QzY3OS4xLDEyNy4zLDY3NywxMjYuMyw2NzcsMTIxLjJ6IE02NTkuNiwxMTcuMSBMNjU5LjYsMTE3LjFjLTMuNCwzLjQtOCw1LjEtMTMuMiw1LjFjLTEzLjIsMC0yMC40LTEyLjgtMjAuNC0yOS44YzAtMTcuOCw3LjMtMjkuMiwxOS41LTI5LjJjOC43LDAsMTQuMSw2LjksMTQuMSwxOC4zIEw2NTkuNiwxMTcuMXoiPjwvcGF0aD48cGF0aCBkPSJNNzQ3LjEsMTIxLjFWNzkuM2MwLTE1LjgtOS40LTIyLjQtMjYuNi0yMi40Yy0xNSwwLTI2LjgsNi42LTI2LjgsMTkuM2MwLDIuNCwwLjIsMy4zLDAuOCw1aDE2LjYgYy0wLjUtMi0wLjctNS0wLjctNy41YzAtOS42LDMuNi0xMi40LDkuNC0xMi40YzYuNCwwLDkuNywyLDkuNywxNC40djExLjJsLTIwLjgsNy43Yy0xMC42LDQuMS0xOS4zLDguOC0xOS4zLDIwLjcgYzAsMTAuOSw3LjUsMTcuOCwxOC42LDE3LjhjOS45LDAsMTcuNC02LjIsMjEuOS0xMi4xdi0wLjFoMC4xbDAsMTEuMWwyNiwwLjF2LTQuNUM3NDkuMywxMjcuMSw3NDcuMSwxMjYuMiw3NDcuMSwxMjEuMXogTTcyOS42LDExNy44Yy00LjQsMy4zLTcuNiw1LjMtMTIuMSw1LjRjLTcuNywwLTExLjItNS4yLTExLjItMTIuNmMwLTcuNywzLjYtMTEuMiw5LjgtMTMuNWwxMy40LTUuNEw3MjkuNiwxMTcuOEw3MjkuNiwxMTcuOHoiPjwvcGF0aD48L2c+PHBhdGggZD0iTTAsMHY5MC40YzAsNjUuNyw1MC45LDg4LjUsODguMSwxMDUuMmgwLjFsMywxLjRjMC43LTAuNCwxLjQtMC43LDIuMi0xYzAuNC0wLjIsMC45LTAuNCwxLjMtMC42IGMzNy4zLTE2LjYsODguNC0zOS41LDg4LjQtMTA1VjBIMHogTTExNiwxMzJsLTItNS4zbC0yNi42LTcwYy0xLjYsNC4xLTUuMywxNC05LjMsMjQuNmwtMTUuMyw0MS4zYy0wLjcsMi0wLjMsMywwLjIsMy43IGMxLjEsMS4zLDMuNSwxLjMsNy4zLDEuM0g3MWwwLDQuNEg0Mi40bDAtNC40aDIuMmMzLjksMCw3LjEtMS43LDkuNS02LjVsMi45LTYuNmwyNi41LTY3LjhsLTQuNy0xMi41aDI0LjdsMzQuMSw4OS43bDMuMSw4LjFIMTE2eiI+PC9wYXRoPjwvc3ZnPg==" /></a>

#### Computer Science Legacy

<a href="/cs/sprint/recd4D4w3QrigPqUF" class="bd-toc-link">1.  Intro to Python and OOP</a>

-   [Introduction to Python I](/cs/module/recay2erzDlYUPSeO/)
-   [Introduction to Python II](/cs/module/recwpe3Y9TVWrGT8L/)
-   [Introduction to Python III](/cs/module/reca7NYptklr7F403/)
-   [Introduction to Python IV](/cs/module/recc3eWphKVYd0oHT/)

<a href="/cs/sprint/recR4gHcvD21ziR9a" class="bd-toc-link">2.  Data Structures</a>

-   [Data Structures I](/cs/module/rec3MaMAY78iDm7ax/)
-   [Data Structures II](/cs/module/recMcvOrFw5BWUku3/)
-   [Data Structures III](/cs/module/recx53S3pYfDfvFDm/)
-   [Data Structures IV](/cs/module/recHdwPne4Xt3A7lk/)

<a href="/cs/sprint/recd9grrKlURJ453N" class="bd-toc-link">3.  Algorithms</a>

-   [Iterative Sorting](/cs/module/reck76SPX26beGSqE/)
-   [Recursive Sorting](/cs/module/reccRh9h6ccXghfA4/)
-   [A First-Pass Solution](/cs/module/recrCuZQMVI6LvxhD/)
-   [Writing Better Solutions](/cs/module/recsvJCzPlM2X63ZX/)

<a href="/cs/sprint/recvDjRQEq49uoWsU" class="bd-toc-link">4.  CS Unit 1 Build</a>

<a href="/cs/sprint/recAr3gdL8U57eho1" class="bd-toc-link">5.  Hash Tables</a>

-   [Hash Tables I](/cs/module/recSwIvbSV630gdVk/)
-   [Hash Tables II](/cs/module/recHzCwboKBLBB0Re/)
-   [Hash Tables III & IV](/cs/module/recsEDFseukQWg92c/)

<a href="/cs/sprint/rec7U9K7OCL5ihj0t" class="bd-toc-link">6.  Graphs</a>

-   [Graphs I](/cs/module/recBMbHtb8AOXq3UL/)
-   [Graphs II](/cs/module/recZL2m6Gx7B4dU3G/)
-   [Graphs III](/cs/module/reck4RVWsg82eiYPZ/)
-   [Graphs IV](/cs/module/recoGWlBHjuJxkL1y/)

<a href="/cs/sprint/recndTnO1V8oDbBPb" class="bd-toc-link">7.  Computer Architecture</a>

-   [Computer Architecture: Basics, Number Bases](/cs/module/recsuJbrrFgbFUCRX/)
-   [Computer Architecture: Bitwise Operations](/cs/module/rec2NHr4Eyib7XdED/)
-   [Computer Architecture: The System Stack](/cs/module/recvQUkzz23NTj20G/)
-   [Computer Architecture: Subroutines, CALL/RET](/cs/module/recGPVAdvQcmopSIO/)

<a href="/cs/sprint/reco0t22NdXmr8VyL" class="bd-toc-link">8.  CS Unit 2 Build</a>

-   [Prepare](#prepare)
-   [Learn](#learn)
-   [Project](#project)
-   [Review](#review)

# Computer Architecture: The System Stack

<span class="lead"> </span>

In this module we’ll continue learning about computer architecture. We’ll see how peripherals connect to and interact with the rest of the system, and how requests to and from the peripherals are processed in a timely manner.

**At the end of this module, you should be able to:**

-   describe the CPU stack and how it's useful
-   describe how interrupts work and why they're useful

#### Pro Tip

The first 90 percent of the code accounts for the first 90 percent of the development time. The remaining 10 percent of the code accounts for the other 90 percent of the development time.

Tom Cargill, Bell Labs

## <a href="#prepare" id="prepare" class="anchor"><span class="octicon octicon-link"></span></a>Prepare

Review each preclass resource before class.

-   

    # An error occurred.

    [Try watching this video on www.youtube.com](https://www.youtube.com/watch?v=vAy5rXxUwoc), or enable JavaScript if it is disabled in your browser.

-   

    # An error occurred.

    [Try watching this video on www.youtube.com](https://www.youtube.com/watch?v=w3gDDg_kORk), or enable JavaScript if it is disabled in your browser.

## <a href="#learn" id="learn" class="anchor"><span class="octicon octicon-link"></span></a>Learn

#### Learn to describe the CPU stack and how it's useful

Most CPUs have a built-in stack that’s useful for keeping temporary data, making subroutine calls, and handling interrupts. We’ll learn how the stack operates.

##### Overview

Since the number of registers is limited on a CPU, the stack is a useful place to store data temporarily. We’ll examine a sample scenario where this is the case.

##### Follow Along

The stack is a data structure so useful that CPU designers typically include it in their instruction sets.

Common uses are:

-   Temporarily storing values if you need to free registers for other uses.
-   Saving registers so they can be restored after a function call or interrupt handler.
-   Allocating space for local variables in a subroutine call.

The minimalist stack consists of just a few things:

-   An array for storing values (a chunk of RAM).
-   A pointer to the top element of the stack (known as the *stack pointer* or commonly `SP`.
-   `PUSH` and `POP` instructions.
-   Usually there’s no specific instruction for peeking at the value at the top of the stack. A standard memory access instruction such as `LD` is used for that purpose, if necessary.

In many architectures, the stack begins at a high address in RAM and *grows downward*. That is, the `SP` is *decremented* when additional items are pushed on the stack. If it helps, imagine that gravity is reversed and your stack is growing down from the ceiling as you push onto it.

To `PUSH` a value in a register onto the stack:

-   Decrement `SP`.
-   Store the value in the register into RAM at the address stored in `SP`.

To `POP` a value from the stack into a register:

-   Retrieve the value from RAM at the address stored in `SP`, and store that value in the register.
-   Increment `SP`.

##### Challenge

-   What happens if you `PUSH` too many items on the stack?
-   What happens if you `POP` from an empty stack?
-   How can you detect if the stack is empty?
-   What information must be saved on the stack when the CPU is servicing an interrupt? Why?

------------------------------------------------------------------------

#### Learn to describe how interrupts work and why they're useful

Normally the CPU is busy processing instructions, getting some tough, serious work done. But from time to time, a *peripheral* (a device attached to the motherboard that’s not part of the CPU) gets some work done and has to notify the CPU that the work is complete.

It does this through a mechanism called an *interrupt*. When the CPU needs to be notified, the peripheral raises a signal that the CPU detects. The CPU then stops its regular processing, and redirects to another program elsewhere in memory to *handle* (or *service*) the interrupt.

Interrupts prevent the CPU from needing to continuously *poll* all the peripherals, freeing it up for computation.

##### Overview

When the interrupt comes in, the CPU saves all its work on the stack so that it can continue processing where it left off after the interrupt handler has completed.

We’ll examine some common peripherals and show how they work with the CPU.

##### Follow Along

*Note that this is a simplified view, but a good start on the basics.*

When a peripheral needs attention from the CPU because it has completed a task, it gets the CPU’s attention through an *interrupt*.

Before executing its regularly-scheduled instruction, the CPU checks to see if any interrupts have occurred.

If any have, the CPU saves all its work (i.e. pushes all the registers and flags and program counter, and anything else it was working on onto the stack) and then begins executing the *interrupt handler* code which is located somewhere else in memory.

The job of the interrupt handler is to do whatever needs doing with the data that’s arrived from the peripheral. Sometimes it’s adding a keystroke to a buffer. Sometimes it’s telling the operating system that a block of data from the disk is ready to hand over to a program.

Once the interrupt handler is complete, we say the interrupt has been *serviced*. Then all the registers and flags are popped off the stack and the CPU resumes execution where it left off, as if nothing happened.

If a peripheral is low-bandwidth, i.e. it doesn’t need to transfer more than a few bytes of data (keyboards, mice, etc.), a common pattern is:

-   CPU receives the interrupt
-   CPU looks into RAM (in the case of *memory-mapped peripherals*) to get the value from the peripheral.
    -   Some CPUs use a concept called *I/O ports* to gets the bytes from the peripheral instead.

For devices that need to send more than a few bytes of data to the CPU (disks, SSDs, etc.), they use interrupts in conjunction with something called *Direct Memory Access* (DMA) to communicate with the CPU.

##### Challenge

-   Describe how a program would get input from a keyboard if interrupts did not exist.

-   Same question, except using interrupts.

-   How often would an external temperature sensor want to interrupt the CPU with new information? Why not more or less frequently?

------------------------------------------------------------------------

## <a href="#project" id="project" class="anchor"><span class="octicon octicon-link"></span></a>Project

-   ##### [LS-8 Stack](https://github.com/LambdaSchool/Computer-Architecture)

    All CPUs manage a *stack* that can be used to store information temporarily. This stack resides in main memory and typically starts at the top of memory (at a high address) and grows *downward* as things are pushed on. The LS-8 is no exception to this.

    Implement a system stack per the spec. Add `PUSH` and `POP` instructions. Read the beginning of the spec to see which register is the stack pointer.

    -   Values themselves should be saved in the ***portion of RAM*** *that is allocated for the stack*.
        -   Use the stack pointer to modify the correct block of memory.
        -   Make sure you update the stack pointer appropriately as you `PUSH` and `POP` items to and from the stack.

    If you run `python3 ls8.py examples/stack.ls8` you should see the output:

        2
        4
        1

## <a href="#review" id="review" class="anchor"><span class="octicon octicon-link"></span></a>Review

### Class Recordings

You can use class recordings to help you master the material.

-   **[Computer Architecture: The System Stack for CS35 w/ Beej Jorgensen](https://youtu.be/QXnB3XBmqcU)**

    In this module we’ll continue learning about computer architecture. We’ll see how peripherals connect to and interact with the rest of the system, and how requests to and from the peripherals are processed in a timely manner.

-   [All previous recordings](/archive/CS/module/recvQUkzz23NTj20G)

### Demonstrate Mastery

To demonstrate mastery of this module, you need to complete and pass a code review on each of the following:

-   Objective challenge:
    -   What happens if you `PUSH` too many items on the stack?
    -   What happens if you `POP` from an empty stack?
    -   How can you detect if the stack is empty?
    -   What information must be saved on the stack when the CPU is servicing an interrupt? Why?
-   Objective challenge:
    -   Describe how a program would get input from a keyboard if interrupts did not exist.

    -   Same question, except using interrupts.

    -   How often would an external temperature sensor want to interrupt the CPU with new information? Why not more or less frequently?
-   Project: LS-8 Stack
