$date
	Sat Oct 22 20:35:08 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#412993
b100 !
1"
#412994
b100 &
b100 %
1$
#412995
0"
#412998
b10 &
b10 %
#413002
b1 &
b1 %
1#
#413006
b0 &
0#
b0 %
0$
#1411513
b1011 !
1"
#1411514
b1011 &
b1011 %
1$
#1411515
0"
#1411518
b100010 &
b100010 %
#1411522
b10001 &
b10001 %
#1411526
b110100 &
b110100 %
#1411530
b11010 &
b11010 %
#1411534
b1101 &
b1101 %
#1411538
b101000 &
b101000 %
#1411542
b10100 &
b10100 %
#1411546
b1010 &
b1010 %
#1411550
b101 &
b101 %
#1411554
b10000 &
b10000 %
#1411558
b1000 &
b1000 %
#1411562
b100 &
b100 %
#1411566
b10 &
b10 %
#1411570
b1 &
b1 %
1#
#1411574
b0 &
0#
b0 %
0$
#2368194
b100 &
b100 %
1$
b100 !
1"
#2368195
0"
#2368198
b10 &
b10 %
#2368202
b1 &
b1 %
1#
#2368206
b0 &
0#
b0 %
0$
#4500012
