
STM32_crio_audio_module.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001530  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000030  080015f0  080015f0  000115f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001620  08001620  00020020  2**0
                  CONTENTS
  4 .ARM          00000000  08001620  08001620  00020020  2**0
                  CONTENTS
  5 .preinit_array 00000000  08001620  08001620  00020020  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001620  08001620  00011620  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08001624  08001624  00011624  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000020  20000000  08001628  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000098  20000020  08001648  00020020  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200000b8  08001648  000200b8  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020020  2**0
                  CONTENTS, READONLY
 12 .debug_info   00005562  00000000  00000000  00020048  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001502  00000000  00000000  000255aa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000005e8  00000000  00000000  00026ab0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000520  00000000  00000000  00027098  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000110c2  00000000  00000000  000275b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00007ed6  00000000  00000000  0003867a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00065ff2  00000000  00000000  00040550  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000a6542  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001308  00000000  00000000  000a6594  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000020 	.word	0x20000020
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080015d8 	.word	0x080015d8

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000024 	.word	0x20000024
 8000104:	080015d8 	.word	0x080015d8

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000220:	b580      	push	{r7, lr}
 8000222:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000224:	f000 f95e 	bl	80004e4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000228:	f000 f807 	bl	800023a <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800022c:	f000 f884 	bl	8000338 <MX_GPIO_Init>
  MX_SPI2_Init();
 8000230:	f000 f844 	bl	80002bc <MX_SPI2_Init>
  MX_FATFS_Init();
 8000234:	f001 f8d4 	bl	80013e0 <MX_FATFS_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000238:	e7fe      	b.n	8000238 <main+0x18>

0800023a <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800023a:	b590      	push	{r4, r7, lr}
 800023c:	b091      	sub	sp, #68	; 0x44
 800023e:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000240:	2410      	movs	r4, #16
 8000242:	193b      	adds	r3, r7, r4
 8000244:	0018      	movs	r0, r3
 8000246:	2330      	movs	r3, #48	; 0x30
 8000248:	001a      	movs	r2, r3
 800024a:	2100      	movs	r1, #0
 800024c:	f001 f9bc 	bl	80015c8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000250:	003b      	movs	r3, r7
 8000252:	0018      	movs	r0, r3
 8000254:	2310      	movs	r3, #16
 8000256:	001a      	movs	r2, r3
 8000258:	2100      	movs	r1, #0
 800025a:	f001 f9b5 	bl	80015c8 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800025e:	0021      	movs	r1, r4
 8000260:	187b      	adds	r3, r7, r1
 8000262:	2202      	movs	r2, #2
 8000264:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000266:	187b      	adds	r3, r7, r1
 8000268:	2201      	movs	r2, #1
 800026a:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800026c:	187b      	adds	r3, r7, r1
 800026e:	2210      	movs	r2, #16
 8000270:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000272:	187b      	adds	r3, r7, r1
 8000274:	2200      	movs	r2, #0
 8000276:	621a      	str	r2, [r3, #32]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000278:	187b      	adds	r3, r7, r1
 800027a:	0018      	movs	r0, r3
 800027c:	f000 fbba 	bl	80009f4 <HAL_RCC_OscConfig>
 8000280:	1e03      	subs	r3, r0, #0
 8000282:	d001      	beq.n	8000288 <SystemClock_Config+0x4e>
  {
    Error_Handler();
 8000284:	f000 f870 	bl	8000368 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000288:	003b      	movs	r3, r7
 800028a:	2207      	movs	r2, #7
 800028c:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800028e:	003b      	movs	r3, r7
 8000290:	2200      	movs	r2, #0
 8000292:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000294:	003b      	movs	r3, r7
 8000296:	2200      	movs	r2, #0
 8000298:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800029a:	003b      	movs	r3, r7
 800029c:	2200      	movs	r2, #0
 800029e:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80002a0:	003b      	movs	r3, r7
 80002a2:	2100      	movs	r1, #0
 80002a4:	0018      	movs	r0, r3
 80002a6:	f000 febf 	bl	8001028 <HAL_RCC_ClockConfig>
 80002aa:	1e03      	subs	r3, r0, #0
 80002ac:	d001      	beq.n	80002b2 <SystemClock_Config+0x78>
  {
    Error_Handler();
 80002ae:	f000 f85b 	bl	8000368 <Error_Handler>
  }
}
 80002b2:	46c0      	nop			; (mov r8, r8)
 80002b4:	46bd      	mov	sp, r7
 80002b6:	b011      	add	sp, #68	; 0x44
 80002b8:	bd90      	pop	{r4, r7, pc}
	...

080002bc <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80002bc:	b580      	push	{r7, lr}
 80002be:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80002c0:	4b1b      	ldr	r3, [pc, #108]	; (8000330 <MX_SPI2_Init+0x74>)
 80002c2:	4a1c      	ldr	r2, [pc, #112]	; (8000334 <MX_SPI2_Init+0x78>)
 80002c4:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80002c6:	4b1a      	ldr	r3, [pc, #104]	; (8000330 <MX_SPI2_Init+0x74>)
 80002c8:	2282      	movs	r2, #130	; 0x82
 80002ca:	0052      	lsls	r2, r2, #1
 80002cc:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80002ce:	4b18      	ldr	r3, [pc, #96]	; (8000330 <MX_SPI2_Init+0x74>)
 80002d0:	2200      	movs	r2, #0
 80002d2:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
 80002d4:	4b16      	ldr	r3, [pc, #88]	; (8000330 <MX_SPI2_Init+0x74>)
 80002d6:	22c0      	movs	r2, #192	; 0xc0
 80002d8:	0092      	lsls	r2, r2, #2
 80002da:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80002dc:	4b14      	ldr	r3, [pc, #80]	; (8000330 <MX_SPI2_Init+0x74>)
 80002de:	2200      	movs	r2, #0
 80002e0:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80002e2:	4b13      	ldr	r3, [pc, #76]	; (8000330 <MX_SPI2_Init+0x74>)
 80002e4:	2200      	movs	r2, #0
 80002e6:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80002e8:	4b11      	ldr	r3, [pc, #68]	; (8000330 <MX_SPI2_Init+0x74>)
 80002ea:	2280      	movs	r2, #128	; 0x80
 80002ec:	0092      	lsls	r2, r2, #2
 80002ee:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80002f0:	4b0f      	ldr	r3, [pc, #60]	; (8000330 <MX_SPI2_Init+0x74>)
 80002f2:	2200      	movs	r2, #0
 80002f4:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80002f6:	4b0e      	ldr	r3, [pc, #56]	; (8000330 <MX_SPI2_Init+0x74>)
 80002f8:	2200      	movs	r2, #0
 80002fa:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80002fc:	4b0c      	ldr	r3, [pc, #48]	; (8000330 <MX_SPI2_Init+0x74>)
 80002fe:	2200      	movs	r2, #0
 8000300:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000302:	4b0b      	ldr	r3, [pc, #44]	; (8000330 <MX_SPI2_Init+0x74>)
 8000304:	2200      	movs	r2, #0
 8000306:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 8000308:	4b09      	ldr	r3, [pc, #36]	; (8000330 <MX_SPI2_Init+0x74>)
 800030a:	2207      	movs	r2, #7
 800030c:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800030e:	4b08      	ldr	r3, [pc, #32]	; (8000330 <MX_SPI2_Init+0x74>)
 8000310:	2200      	movs	r2, #0
 8000312:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000314:	4b06      	ldr	r3, [pc, #24]	; (8000330 <MX_SPI2_Init+0x74>)
 8000316:	2208      	movs	r2, #8
 8000318:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800031a:	4b05      	ldr	r3, [pc, #20]	; (8000330 <MX_SPI2_Init+0x74>)
 800031c:	0018      	movs	r0, r3
 800031e:	f000 ffa7 	bl	8001270 <HAL_SPI_Init>
 8000322:	1e03      	subs	r3, r0, #0
 8000324:	d001      	beq.n	800032a <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8000326:	f000 f81f 	bl	8000368 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 800032a:	46c0      	nop			; (mov r8, r8)
 800032c:	46bd      	mov	sp, r7
 800032e:	bd80      	pop	{r7, pc}
 8000330:	2000003c 	.word	0x2000003c
 8000334:	40003800 	.word	0x40003800

08000338 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000338:	b580      	push	{r7, lr}
 800033a:	b082      	sub	sp, #8
 800033c:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800033e:	4b09      	ldr	r3, [pc, #36]	; (8000364 <MX_GPIO_Init+0x2c>)
 8000340:	695a      	ldr	r2, [r3, #20]
 8000342:	4b08      	ldr	r3, [pc, #32]	; (8000364 <MX_GPIO_Init+0x2c>)
 8000344:	2180      	movs	r1, #128	; 0x80
 8000346:	02c9      	lsls	r1, r1, #11
 8000348:	430a      	orrs	r2, r1
 800034a:	615a      	str	r2, [r3, #20]
 800034c:	4b05      	ldr	r3, [pc, #20]	; (8000364 <MX_GPIO_Init+0x2c>)
 800034e:	695a      	ldr	r2, [r3, #20]
 8000350:	2380      	movs	r3, #128	; 0x80
 8000352:	02db      	lsls	r3, r3, #11
 8000354:	4013      	ands	r3, r2
 8000356:	607b      	str	r3, [r7, #4]
 8000358:	687b      	ldr	r3, [r7, #4]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800035a:	46c0      	nop			; (mov r8, r8)
 800035c:	46bd      	mov	sp, r7
 800035e:	b002      	add	sp, #8
 8000360:	bd80      	pop	{r7, pc}
 8000362:	46c0      	nop			; (mov r8, r8)
 8000364:	40021000 	.word	0x40021000

08000368 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000368:	b580      	push	{r7, lr}
 800036a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800036c:	b672      	cpsid	i
}
 800036e:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000370:	e7fe      	b.n	8000370 <Error_Handler+0x8>
	...

08000374 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000374:	b580      	push	{r7, lr}
 8000376:	b082      	sub	sp, #8
 8000378:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800037a:	4b0f      	ldr	r3, [pc, #60]	; (80003b8 <HAL_MspInit+0x44>)
 800037c:	699a      	ldr	r2, [r3, #24]
 800037e:	4b0e      	ldr	r3, [pc, #56]	; (80003b8 <HAL_MspInit+0x44>)
 8000380:	2101      	movs	r1, #1
 8000382:	430a      	orrs	r2, r1
 8000384:	619a      	str	r2, [r3, #24]
 8000386:	4b0c      	ldr	r3, [pc, #48]	; (80003b8 <HAL_MspInit+0x44>)
 8000388:	699b      	ldr	r3, [r3, #24]
 800038a:	2201      	movs	r2, #1
 800038c:	4013      	ands	r3, r2
 800038e:	607b      	str	r3, [r7, #4]
 8000390:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000392:	4b09      	ldr	r3, [pc, #36]	; (80003b8 <HAL_MspInit+0x44>)
 8000394:	69da      	ldr	r2, [r3, #28]
 8000396:	4b08      	ldr	r3, [pc, #32]	; (80003b8 <HAL_MspInit+0x44>)
 8000398:	2180      	movs	r1, #128	; 0x80
 800039a:	0549      	lsls	r1, r1, #21
 800039c:	430a      	orrs	r2, r1
 800039e:	61da      	str	r2, [r3, #28]
 80003a0:	4b05      	ldr	r3, [pc, #20]	; (80003b8 <HAL_MspInit+0x44>)
 80003a2:	69da      	ldr	r2, [r3, #28]
 80003a4:	2380      	movs	r3, #128	; 0x80
 80003a6:	055b      	lsls	r3, r3, #21
 80003a8:	4013      	ands	r3, r2
 80003aa:	603b      	str	r3, [r7, #0]
 80003ac:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80003ae:	46c0      	nop			; (mov r8, r8)
 80003b0:	46bd      	mov	sp, r7
 80003b2:	b002      	add	sp, #8
 80003b4:	bd80      	pop	{r7, pc}
 80003b6:	46c0      	nop			; (mov r8, r8)
 80003b8:	40021000 	.word	0x40021000

080003bc <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80003bc:	b590      	push	{r4, r7, lr}
 80003be:	b08b      	sub	sp, #44	; 0x2c
 80003c0:	af00      	add	r7, sp, #0
 80003c2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80003c4:	2414      	movs	r4, #20
 80003c6:	193b      	adds	r3, r7, r4
 80003c8:	0018      	movs	r0, r3
 80003ca:	2314      	movs	r3, #20
 80003cc:	001a      	movs	r2, r3
 80003ce:	2100      	movs	r1, #0
 80003d0:	f001 f8fa 	bl	80015c8 <memset>
  if(hspi->Instance==SPI2)
 80003d4:	687b      	ldr	r3, [r7, #4]
 80003d6:	681b      	ldr	r3, [r3, #0]
 80003d8:	4a1c      	ldr	r2, [pc, #112]	; (800044c <HAL_SPI_MspInit+0x90>)
 80003da:	4293      	cmp	r3, r2
 80003dc:	d132      	bne.n	8000444 <HAL_SPI_MspInit+0x88>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80003de:	4b1c      	ldr	r3, [pc, #112]	; (8000450 <HAL_SPI_MspInit+0x94>)
 80003e0:	69da      	ldr	r2, [r3, #28]
 80003e2:	4b1b      	ldr	r3, [pc, #108]	; (8000450 <HAL_SPI_MspInit+0x94>)
 80003e4:	2180      	movs	r1, #128	; 0x80
 80003e6:	01c9      	lsls	r1, r1, #7
 80003e8:	430a      	orrs	r2, r1
 80003ea:	61da      	str	r2, [r3, #28]
 80003ec:	4b18      	ldr	r3, [pc, #96]	; (8000450 <HAL_SPI_MspInit+0x94>)
 80003ee:	69da      	ldr	r2, [r3, #28]
 80003f0:	2380      	movs	r3, #128	; 0x80
 80003f2:	01db      	lsls	r3, r3, #7
 80003f4:	4013      	ands	r3, r2
 80003f6:	613b      	str	r3, [r7, #16]
 80003f8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80003fa:	4b15      	ldr	r3, [pc, #84]	; (8000450 <HAL_SPI_MspInit+0x94>)
 80003fc:	695a      	ldr	r2, [r3, #20]
 80003fe:	4b14      	ldr	r3, [pc, #80]	; (8000450 <HAL_SPI_MspInit+0x94>)
 8000400:	2180      	movs	r1, #128	; 0x80
 8000402:	02c9      	lsls	r1, r1, #11
 8000404:	430a      	orrs	r2, r1
 8000406:	615a      	str	r2, [r3, #20]
 8000408:	4b11      	ldr	r3, [pc, #68]	; (8000450 <HAL_SPI_MspInit+0x94>)
 800040a:	695a      	ldr	r2, [r3, #20]
 800040c:	2380      	movs	r3, #128	; 0x80
 800040e:	02db      	lsls	r3, r3, #11
 8000410:	4013      	ands	r3, r2
 8000412:	60fb      	str	r3, [r7, #12]
 8000414:	68fb      	ldr	r3, [r7, #12]
    PB12     ------> SPI2_NSS
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8000416:	193b      	adds	r3, r7, r4
 8000418:	22f0      	movs	r2, #240	; 0xf0
 800041a:	0212      	lsls	r2, r2, #8
 800041c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800041e:	0021      	movs	r1, r4
 8000420:	187b      	adds	r3, r7, r1
 8000422:	2202      	movs	r2, #2
 8000424:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000426:	187b      	adds	r3, r7, r1
 8000428:	2200      	movs	r2, #0
 800042a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800042c:	187b      	adds	r3, r7, r1
 800042e:	2203      	movs	r2, #3
 8000430:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI2;
 8000432:	187b      	adds	r3, r7, r1
 8000434:	2200      	movs	r2, #0
 8000436:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000438:	187b      	adds	r3, r7, r1
 800043a:	4a06      	ldr	r2, [pc, #24]	; (8000454 <HAL_SPI_MspInit+0x98>)
 800043c:	0019      	movs	r1, r3
 800043e:	0010      	movs	r0, r2
 8000440:	f000 f968 	bl	8000714 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8000444:	46c0      	nop			; (mov r8, r8)
 8000446:	46bd      	mov	sp, r7
 8000448:	b00b      	add	sp, #44	; 0x2c
 800044a:	bd90      	pop	{r4, r7, pc}
 800044c:	40003800 	.word	0x40003800
 8000450:	40021000 	.word	0x40021000
 8000454:	48000400 	.word	0x48000400

08000458 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000458:	b580      	push	{r7, lr}
 800045a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800045c:	e7fe      	b.n	800045c <NMI_Handler+0x4>

0800045e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800045e:	b580      	push	{r7, lr}
 8000460:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000462:	e7fe      	b.n	8000462 <HardFault_Handler+0x4>

08000464 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000464:	b580      	push	{r7, lr}
 8000466:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000468:	46c0      	nop			; (mov r8, r8)
 800046a:	46bd      	mov	sp, r7
 800046c:	bd80      	pop	{r7, pc}

0800046e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800046e:	b580      	push	{r7, lr}
 8000470:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000472:	46c0      	nop			; (mov r8, r8)
 8000474:	46bd      	mov	sp, r7
 8000476:	bd80      	pop	{r7, pc}

08000478 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000478:	b580      	push	{r7, lr}
 800047a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800047c:	f000 f87a 	bl	8000574 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000480:	46c0      	nop			; (mov r8, r8)
 8000482:	46bd      	mov	sp, r7
 8000484:	bd80      	pop	{r7, pc}

08000486 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000486:	b580      	push	{r7, lr}
 8000488:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 800048a:	46c0      	nop			; (mov r8, r8)
 800048c:	46bd      	mov	sp, r7
 800048e:	bd80      	pop	{r7, pc}

08000490 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000490:	480d      	ldr	r0, [pc, #52]	; (80004c8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000492:	4685      	mov	sp, r0
  
  /* Call the clock system initialization function.*/
  bl  SystemInit
 8000494:	f7ff fff7 	bl	8000486 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000498:	480c      	ldr	r0, [pc, #48]	; (80004cc <LoopForever+0x6>)
  ldr r1, =_edata
 800049a:	490d      	ldr	r1, [pc, #52]	; (80004d0 <LoopForever+0xa>)
  ldr r2, =_sidata
 800049c:	4a0d      	ldr	r2, [pc, #52]	; (80004d4 <LoopForever+0xe>)
  movs r3, #0
 800049e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80004a0:	e002      	b.n	80004a8 <LoopCopyDataInit>

080004a2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80004a2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80004a4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80004a6:	3304      	adds	r3, #4

080004a8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80004a8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80004aa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80004ac:	d3f9      	bcc.n	80004a2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80004ae:	4a0a      	ldr	r2, [pc, #40]	; (80004d8 <LoopForever+0x12>)
  ldr r4, =_ebss
 80004b0:	4c0a      	ldr	r4, [pc, #40]	; (80004dc <LoopForever+0x16>)
  movs r3, #0
 80004b2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80004b4:	e001      	b.n	80004ba <LoopFillZerobss>

080004b6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80004b6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80004b8:	3204      	adds	r2, #4

080004ba <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80004ba:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80004bc:	d3fb      	bcc.n	80004b6 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80004be:	f001 f85f 	bl	8001580 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80004c2:	f7ff fead 	bl	8000220 <main>

080004c6 <LoopForever>:

LoopForever:
    b LoopForever
 80004c6:	e7fe      	b.n	80004c6 <LoopForever>
  ldr   r0, =_estack
 80004c8:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 80004cc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80004d0:	20000020 	.word	0x20000020
  ldr r2, =_sidata
 80004d4:	08001628 	.word	0x08001628
  ldr r2, =_sbss
 80004d8:	20000020 	.word	0x20000020
  ldr r4, =_ebss
 80004dc:	200000b8 	.word	0x200000b8

080004e0 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80004e0:	e7fe      	b.n	80004e0 <ADC1_COMP_IRQHandler>
	...

080004e4 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80004e4:	b580      	push	{r7, lr}
 80004e6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80004e8:	4b07      	ldr	r3, [pc, #28]	; (8000508 <HAL_Init+0x24>)
 80004ea:	681a      	ldr	r2, [r3, #0]
 80004ec:	4b06      	ldr	r3, [pc, #24]	; (8000508 <HAL_Init+0x24>)
 80004ee:	2110      	movs	r1, #16
 80004f0:	430a      	orrs	r2, r1
 80004f2:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 80004f4:	2003      	movs	r0, #3
 80004f6:	f000 f809 	bl	800050c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80004fa:	f7ff ff3b 	bl	8000374 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80004fe:	2300      	movs	r3, #0
}
 8000500:	0018      	movs	r0, r3
 8000502:	46bd      	mov	sp, r7
 8000504:	bd80      	pop	{r7, pc}
 8000506:	46c0      	nop			; (mov r8, r8)
 8000508:	40022000 	.word	0x40022000

0800050c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800050c:	b590      	push	{r4, r7, lr}
 800050e:	b083      	sub	sp, #12
 8000510:	af00      	add	r7, sp, #0
 8000512:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000514:	4b14      	ldr	r3, [pc, #80]	; (8000568 <HAL_InitTick+0x5c>)
 8000516:	681c      	ldr	r4, [r3, #0]
 8000518:	4b14      	ldr	r3, [pc, #80]	; (800056c <HAL_InitTick+0x60>)
 800051a:	781b      	ldrb	r3, [r3, #0]
 800051c:	0019      	movs	r1, r3
 800051e:	23fa      	movs	r3, #250	; 0xfa
 8000520:	0098      	lsls	r0, r3, #2
 8000522:	f7ff fdf1 	bl	8000108 <__udivsi3>
 8000526:	0003      	movs	r3, r0
 8000528:	0019      	movs	r1, r3
 800052a:	0020      	movs	r0, r4
 800052c:	f7ff fdec 	bl	8000108 <__udivsi3>
 8000530:	0003      	movs	r3, r0
 8000532:	0018      	movs	r0, r3
 8000534:	f000 f8e1 	bl	80006fa <HAL_SYSTICK_Config>
 8000538:	1e03      	subs	r3, r0, #0
 800053a:	d001      	beq.n	8000540 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 800053c:	2301      	movs	r3, #1
 800053e:	e00f      	b.n	8000560 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000540:	687b      	ldr	r3, [r7, #4]
 8000542:	2b03      	cmp	r3, #3
 8000544:	d80b      	bhi.n	800055e <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000546:	6879      	ldr	r1, [r7, #4]
 8000548:	2301      	movs	r3, #1
 800054a:	425b      	negs	r3, r3
 800054c:	2200      	movs	r2, #0
 800054e:	0018      	movs	r0, r3
 8000550:	f000 f8be 	bl	80006d0 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000554:	4b06      	ldr	r3, [pc, #24]	; (8000570 <HAL_InitTick+0x64>)
 8000556:	687a      	ldr	r2, [r7, #4]
 8000558:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 800055a:	2300      	movs	r3, #0
 800055c:	e000      	b.n	8000560 <HAL_InitTick+0x54>
    return HAL_ERROR;
 800055e:	2301      	movs	r3, #1
}
 8000560:	0018      	movs	r0, r3
 8000562:	46bd      	mov	sp, r7
 8000564:	b003      	add	sp, #12
 8000566:	bd90      	pop	{r4, r7, pc}
 8000568:	20000000 	.word	0x20000000
 800056c:	20000008 	.word	0x20000008
 8000570:	20000004 	.word	0x20000004

08000574 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000574:	b580      	push	{r7, lr}
 8000576:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000578:	4b05      	ldr	r3, [pc, #20]	; (8000590 <HAL_IncTick+0x1c>)
 800057a:	781b      	ldrb	r3, [r3, #0]
 800057c:	001a      	movs	r2, r3
 800057e:	4b05      	ldr	r3, [pc, #20]	; (8000594 <HAL_IncTick+0x20>)
 8000580:	681b      	ldr	r3, [r3, #0]
 8000582:	18d2      	adds	r2, r2, r3
 8000584:	4b03      	ldr	r3, [pc, #12]	; (8000594 <HAL_IncTick+0x20>)
 8000586:	601a      	str	r2, [r3, #0]
}
 8000588:	46c0      	nop			; (mov r8, r8)
 800058a:	46bd      	mov	sp, r7
 800058c:	bd80      	pop	{r7, pc}
 800058e:	46c0      	nop			; (mov r8, r8)
 8000590:	20000008 	.word	0x20000008
 8000594:	200000a0 	.word	0x200000a0

08000598 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000598:	b580      	push	{r7, lr}
 800059a:	af00      	add	r7, sp, #0
  return uwTick;
 800059c:	4b02      	ldr	r3, [pc, #8]	; (80005a8 <HAL_GetTick+0x10>)
 800059e:	681b      	ldr	r3, [r3, #0]
}
 80005a0:	0018      	movs	r0, r3
 80005a2:	46bd      	mov	sp, r7
 80005a4:	bd80      	pop	{r7, pc}
 80005a6:	46c0      	nop			; (mov r8, r8)
 80005a8:	200000a0 	.word	0x200000a0

080005ac <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80005ac:	b590      	push	{r4, r7, lr}
 80005ae:	b083      	sub	sp, #12
 80005b0:	af00      	add	r7, sp, #0
 80005b2:	0002      	movs	r2, r0
 80005b4:	6039      	str	r1, [r7, #0]
 80005b6:	1dfb      	adds	r3, r7, #7
 80005b8:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80005ba:	1dfb      	adds	r3, r7, #7
 80005bc:	781b      	ldrb	r3, [r3, #0]
 80005be:	2b7f      	cmp	r3, #127	; 0x7f
 80005c0:	d828      	bhi.n	8000614 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80005c2:	4a2f      	ldr	r2, [pc, #188]	; (8000680 <__NVIC_SetPriority+0xd4>)
 80005c4:	1dfb      	adds	r3, r7, #7
 80005c6:	781b      	ldrb	r3, [r3, #0]
 80005c8:	b25b      	sxtb	r3, r3
 80005ca:	089b      	lsrs	r3, r3, #2
 80005cc:	33c0      	adds	r3, #192	; 0xc0
 80005ce:	009b      	lsls	r3, r3, #2
 80005d0:	589b      	ldr	r3, [r3, r2]
 80005d2:	1dfa      	adds	r2, r7, #7
 80005d4:	7812      	ldrb	r2, [r2, #0]
 80005d6:	0011      	movs	r1, r2
 80005d8:	2203      	movs	r2, #3
 80005da:	400a      	ands	r2, r1
 80005dc:	00d2      	lsls	r2, r2, #3
 80005de:	21ff      	movs	r1, #255	; 0xff
 80005e0:	4091      	lsls	r1, r2
 80005e2:	000a      	movs	r2, r1
 80005e4:	43d2      	mvns	r2, r2
 80005e6:	401a      	ands	r2, r3
 80005e8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80005ea:	683b      	ldr	r3, [r7, #0]
 80005ec:	019b      	lsls	r3, r3, #6
 80005ee:	22ff      	movs	r2, #255	; 0xff
 80005f0:	401a      	ands	r2, r3
 80005f2:	1dfb      	adds	r3, r7, #7
 80005f4:	781b      	ldrb	r3, [r3, #0]
 80005f6:	0018      	movs	r0, r3
 80005f8:	2303      	movs	r3, #3
 80005fa:	4003      	ands	r3, r0
 80005fc:	00db      	lsls	r3, r3, #3
 80005fe:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000600:	481f      	ldr	r0, [pc, #124]	; (8000680 <__NVIC_SetPriority+0xd4>)
 8000602:	1dfb      	adds	r3, r7, #7
 8000604:	781b      	ldrb	r3, [r3, #0]
 8000606:	b25b      	sxtb	r3, r3
 8000608:	089b      	lsrs	r3, r3, #2
 800060a:	430a      	orrs	r2, r1
 800060c:	33c0      	adds	r3, #192	; 0xc0
 800060e:	009b      	lsls	r3, r3, #2
 8000610:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000612:	e031      	b.n	8000678 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000614:	4a1b      	ldr	r2, [pc, #108]	; (8000684 <__NVIC_SetPriority+0xd8>)
 8000616:	1dfb      	adds	r3, r7, #7
 8000618:	781b      	ldrb	r3, [r3, #0]
 800061a:	0019      	movs	r1, r3
 800061c:	230f      	movs	r3, #15
 800061e:	400b      	ands	r3, r1
 8000620:	3b08      	subs	r3, #8
 8000622:	089b      	lsrs	r3, r3, #2
 8000624:	3306      	adds	r3, #6
 8000626:	009b      	lsls	r3, r3, #2
 8000628:	18d3      	adds	r3, r2, r3
 800062a:	3304      	adds	r3, #4
 800062c:	681b      	ldr	r3, [r3, #0]
 800062e:	1dfa      	adds	r2, r7, #7
 8000630:	7812      	ldrb	r2, [r2, #0]
 8000632:	0011      	movs	r1, r2
 8000634:	2203      	movs	r2, #3
 8000636:	400a      	ands	r2, r1
 8000638:	00d2      	lsls	r2, r2, #3
 800063a:	21ff      	movs	r1, #255	; 0xff
 800063c:	4091      	lsls	r1, r2
 800063e:	000a      	movs	r2, r1
 8000640:	43d2      	mvns	r2, r2
 8000642:	401a      	ands	r2, r3
 8000644:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000646:	683b      	ldr	r3, [r7, #0]
 8000648:	019b      	lsls	r3, r3, #6
 800064a:	22ff      	movs	r2, #255	; 0xff
 800064c:	401a      	ands	r2, r3
 800064e:	1dfb      	adds	r3, r7, #7
 8000650:	781b      	ldrb	r3, [r3, #0]
 8000652:	0018      	movs	r0, r3
 8000654:	2303      	movs	r3, #3
 8000656:	4003      	ands	r3, r0
 8000658:	00db      	lsls	r3, r3, #3
 800065a:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800065c:	4809      	ldr	r0, [pc, #36]	; (8000684 <__NVIC_SetPriority+0xd8>)
 800065e:	1dfb      	adds	r3, r7, #7
 8000660:	781b      	ldrb	r3, [r3, #0]
 8000662:	001c      	movs	r4, r3
 8000664:	230f      	movs	r3, #15
 8000666:	4023      	ands	r3, r4
 8000668:	3b08      	subs	r3, #8
 800066a:	089b      	lsrs	r3, r3, #2
 800066c:	430a      	orrs	r2, r1
 800066e:	3306      	adds	r3, #6
 8000670:	009b      	lsls	r3, r3, #2
 8000672:	18c3      	adds	r3, r0, r3
 8000674:	3304      	adds	r3, #4
 8000676:	601a      	str	r2, [r3, #0]
}
 8000678:	46c0      	nop			; (mov r8, r8)
 800067a:	46bd      	mov	sp, r7
 800067c:	b003      	add	sp, #12
 800067e:	bd90      	pop	{r4, r7, pc}
 8000680:	e000e100 	.word	0xe000e100
 8000684:	e000ed00 	.word	0xe000ed00

08000688 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000688:	b580      	push	{r7, lr}
 800068a:	b082      	sub	sp, #8
 800068c:	af00      	add	r7, sp, #0
 800068e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000690:	687b      	ldr	r3, [r7, #4]
 8000692:	1e5a      	subs	r2, r3, #1
 8000694:	2380      	movs	r3, #128	; 0x80
 8000696:	045b      	lsls	r3, r3, #17
 8000698:	429a      	cmp	r2, r3
 800069a:	d301      	bcc.n	80006a0 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 800069c:	2301      	movs	r3, #1
 800069e:	e010      	b.n	80006c2 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80006a0:	4b0a      	ldr	r3, [pc, #40]	; (80006cc <SysTick_Config+0x44>)
 80006a2:	687a      	ldr	r2, [r7, #4]
 80006a4:	3a01      	subs	r2, #1
 80006a6:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80006a8:	2301      	movs	r3, #1
 80006aa:	425b      	negs	r3, r3
 80006ac:	2103      	movs	r1, #3
 80006ae:	0018      	movs	r0, r3
 80006b0:	f7ff ff7c 	bl	80005ac <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80006b4:	4b05      	ldr	r3, [pc, #20]	; (80006cc <SysTick_Config+0x44>)
 80006b6:	2200      	movs	r2, #0
 80006b8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80006ba:	4b04      	ldr	r3, [pc, #16]	; (80006cc <SysTick_Config+0x44>)
 80006bc:	2207      	movs	r2, #7
 80006be:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80006c0:	2300      	movs	r3, #0
}
 80006c2:	0018      	movs	r0, r3
 80006c4:	46bd      	mov	sp, r7
 80006c6:	b002      	add	sp, #8
 80006c8:	bd80      	pop	{r7, pc}
 80006ca:	46c0      	nop			; (mov r8, r8)
 80006cc:	e000e010 	.word	0xe000e010

080006d0 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80006d0:	b580      	push	{r7, lr}
 80006d2:	b084      	sub	sp, #16
 80006d4:	af00      	add	r7, sp, #0
 80006d6:	60b9      	str	r1, [r7, #8]
 80006d8:	607a      	str	r2, [r7, #4]
 80006da:	210f      	movs	r1, #15
 80006dc:	187b      	adds	r3, r7, r1
 80006de:	1c02      	adds	r2, r0, #0
 80006e0:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 80006e2:	68ba      	ldr	r2, [r7, #8]
 80006e4:	187b      	adds	r3, r7, r1
 80006e6:	781b      	ldrb	r3, [r3, #0]
 80006e8:	b25b      	sxtb	r3, r3
 80006ea:	0011      	movs	r1, r2
 80006ec:	0018      	movs	r0, r3
 80006ee:	f7ff ff5d 	bl	80005ac <__NVIC_SetPriority>
}
 80006f2:	46c0      	nop			; (mov r8, r8)
 80006f4:	46bd      	mov	sp, r7
 80006f6:	b004      	add	sp, #16
 80006f8:	bd80      	pop	{r7, pc}

080006fa <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80006fa:	b580      	push	{r7, lr}
 80006fc:	b082      	sub	sp, #8
 80006fe:	af00      	add	r7, sp, #0
 8000700:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000702:	687b      	ldr	r3, [r7, #4]
 8000704:	0018      	movs	r0, r3
 8000706:	f7ff ffbf 	bl	8000688 <SysTick_Config>
 800070a:	0003      	movs	r3, r0
}
 800070c:	0018      	movs	r0, r3
 800070e:	46bd      	mov	sp, r7
 8000710:	b002      	add	sp, #8
 8000712:	bd80      	pop	{r7, pc}

08000714 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000714:	b580      	push	{r7, lr}
 8000716:	b086      	sub	sp, #24
 8000718:	af00      	add	r7, sp, #0
 800071a:	6078      	str	r0, [r7, #4]
 800071c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800071e:	2300      	movs	r3, #0
 8000720:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000722:	e14f      	b.n	80009c4 <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000724:	683b      	ldr	r3, [r7, #0]
 8000726:	681b      	ldr	r3, [r3, #0]
 8000728:	2101      	movs	r1, #1
 800072a:	697a      	ldr	r2, [r7, #20]
 800072c:	4091      	lsls	r1, r2
 800072e:	000a      	movs	r2, r1
 8000730:	4013      	ands	r3, r2
 8000732:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000734:	68fb      	ldr	r3, [r7, #12]
 8000736:	2b00      	cmp	r3, #0
 8000738:	d100      	bne.n	800073c <HAL_GPIO_Init+0x28>
 800073a:	e140      	b.n	80009be <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800073c:	683b      	ldr	r3, [r7, #0]
 800073e:	685b      	ldr	r3, [r3, #4]
 8000740:	2203      	movs	r2, #3
 8000742:	4013      	ands	r3, r2
 8000744:	2b01      	cmp	r3, #1
 8000746:	d005      	beq.n	8000754 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000748:	683b      	ldr	r3, [r7, #0]
 800074a:	685b      	ldr	r3, [r3, #4]
 800074c:	2203      	movs	r2, #3
 800074e:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000750:	2b02      	cmp	r3, #2
 8000752:	d130      	bne.n	80007b6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000754:	687b      	ldr	r3, [r7, #4]
 8000756:	689b      	ldr	r3, [r3, #8]
 8000758:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800075a:	697b      	ldr	r3, [r7, #20]
 800075c:	005b      	lsls	r3, r3, #1
 800075e:	2203      	movs	r2, #3
 8000760:	409a      	lsls	r2, r3
 8000762:	0013      	movs	r3, r2
 8000764:	43da      	mvns	r2, r3
 8000766:	693b      	ldr	r3, [r7, #16]
 8000768:	4013      	ands	r3, r2
 800076a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800076c:	683b      	ldr	r3, [r7, #0]
 800076e:	68da      	ldr	r2, [r3, #12]
 8000770:	697b      	ldr	r3, [r7, #20]
 8000772:	005b      	lsls	r3, r3, #1
 8000774:	409a      	lsls	r2, r3
 8000776:	0013      	movs	r3, r2
 8000778:	693a      	ldr	r2, [r7, #16]
 800077a:	4313      	orrs	r3, r2
 800077c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800077e:	687b      	ldr	r3, [r7, #4]
 8000780:	693a      	ldr	r2, [r7, #16]
 8000782:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000784:	687b      	ldr	r3, [r7, #4]
 8000786:	685b      	ldr	r3, [r3, #4]
 8000788:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800078a:	2201      	movs	r2, #1
 800078c:	697b      	ldr	r3, [r7, #20]
 800078e:	409a      	lsls	r2, r3
 8000790:	0013      	movs	r3, r2
 8000792:	43da      	mvns	r2, r3
 8000794:	693b      	ldr	r3, [r7, #16]
 8000796:	4013      	ands	r3, r2
 8000798:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800079a:	683b      	ldr	r3, [r7, #0]
 800079c:	685b      	ldr	r3, [r3, #4]
 800079e:	091b      	lsrs	r3, r3, #4
 80007a0:	2201      	movs	r2, #1
 80007a2:	401a      	ands	r2, r3
 80007a4:	697b      	ldr	r3, [r7, #20]
 80007a6:	409a      	lsls	r2, r3
 80007a8:	0013      	movs	r3, r2
 80007aa:	693a      	ldr	r2, [r7, #16]
 80007ac:	4313      	orrs	r3, r2
 80007ae:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80007b0:	687b      	ldr	r3, [r7, #4]
 80007b2:	693a      	ldr	r2, [r7, #16]
 80007b4:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80007b6:	683b      	ldr	r3, [r7, #0]
 80007b8:	685b      	ldr	r3, [r3, #4]
 80007ba:	2203      	movs	r2, #3
 80007bc:	4013      	ands	r3, r2
 80007be:	2b03      	cmp	r3, #3
 80007c0:	d017      	beq.n	80007f2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80007c2:	687b      	ldr	r3, [r7, #4]
 80007c4:	68db      	ldr	r3, [r3, #12]
 80007c6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80007c8:	697b      	ldr	r3, [r7, #20]
 80007ca:	005b      	lsls	r3, r3, #1
 80007cc:	2203      	movs	r2, #3
 80007ce:	409a      	lsls	r2, r3
 80007d0:	0013      	movs	r3, r2
 80007d2:	43da      	mvns	r2, r3
 80007d4:	693b      	ldr	r3, [r7, #16]
 80007d6:	4013      	ands	r3, r2
 80007d8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80007da:	683b      	ldr	r3, [r7, #0]
 80007dc:	689a      	ldr	r2, [r3, #8]
 80007de:	697b      	ldr	r3, [r7, #20]
 80007e0:	005b      	lsls	r3, r3, #1
 80007e2:	409a      	lsls	r2, r3
 80007e4:	0013      	movs	r3, r2
 80007e6:	693a      	ldr	r2, [r7, #16]
 80007e8:	4313      	orrs	r3, r2
 80007ea:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80007ec:	687b      	ldr	r3, [r7, #4]
 80007ee:	693a      	ldr	r2, [r7, #16]
 80007f0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80007f2:	683b      	ldr	r3, [r7, #0]
 80007f4:	685b      	ldr	r3, [r3, #4]
 80007f6:	2203      	movs	r2, #3
 80007f8:	4013      	ands	r3, r2
 80007fa:	2b02      	cmp	r3, #2
 80007fc:	d123      	bne.n	8000846 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80007fe:	697b      	ldr	r3, [r7, #20]
 8000800:	08da      	lsrs	r2, r3, #3
 8000802:	687b      	ldr	r3, [r7, #4]
 8000804:	3208      	adds	r2, #8
 8000806:	0092      	lsls	r2, r2, #2
 8000808:	58d3      	ldr	r3, [r2, r3]
 800080a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800080c:	697b      	ldr	r3, [r7, #20]
 800080e:	2207      	movs	r2, #7
 8000810:	4013      	ands	r3, r2
 8000812:	009b      	lsls	r3, r3, #2
 8000814:	220f      	movs	r2, #15
 8000816:	409a      	lsls	r2, r3
 8000818:	0013      	movs	r3, r2
 800081a:	43da      	mvns	r2, r3
 800081c:	693b      	ldr	r3, [r7, #16]
 800081e:	4013      	ands	r3, r2
 8000820:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000822:	683b      	ldr	r3, [r7, #0]
 8000824:	691a      	ldr	r2, [r3, #16]
 8000826:	697b      	ldr	r3, [r7, #20]
 8000828:	2107      	movs	r1, #7
 800082a:	400b      	ands	r3, r1
 800082c:	009b      	lsls	r3, r3, #2
 800082e:	409a      	lsls	r2, r3
 8000830:	0013      	movs	r3, r2
 8000832:	693a      	ldr	r2, [r7, #16]
 8000834:	4313      	orrs	r3, r2
 8000836:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000838:	697b      	ldr	r3, [r7, #20]
 800083a:	08da      	lsrs	r2, r3, #3
 800083c:	687b      	ldr	r3, [r7, #4]
 800083e:	3208      	adds	r2, #8
 8000840:	0092      	lsls	r2, r2, #2
 8000842:	6939      	ldr	r1, [r7, #16]
 8000844:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000846:	687b      	ldr	r3, [r7, #4]
 8000848:	681b      	ldr	r3, [r3, #0]
 800084a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 800084c:	697b      	ldr	r3, [r7, #20]
 800084e:	005b      	lsls	r3, r3, #1
 8000850:	2203      	movs	r2, #3
 8000852:	409a      	lsls	r2, r3
 8000854:	0013      	movs	r3, r2
 8000856:	43da      	mvns	r2, r3
 8000858:	693b      	ldr	r3, [r7, #16]
 800085a:	4013      	ands	r3, r2
 800085c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800085e:	683b      	ldr	r3, [r7, #0]
 8000860:	685b      	ldr	r3, [r3, #4]
 8000862:	2203      	movs	r2, #3
 8000864:	401a      	ands	r2, r3
 8000866:	697b      	ldr	r3, [r7, #20]
 8000868:	005b      	lsls	r3, r3, #1
 800086a:	409a      	lsls	r2, r3
 800086c:	0013      	movs	r3, r2
 800086e:	693a      	ldr	r2, [r7, #16]
 8000870:	4313      	orrs	r3, r2
 8000872:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000874:	687b      	ldr	r3, [r7, #4]
 8000876:	693a      	ldr	r2, [r7, #16]
 8000878:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800087a:	683b      	ldr	r3, [r7, #0]
 800087c:	685a      	ldr	r2, [r3, #4]
 800087e:	23c0      	movs	r3, #192	; 0xc0
 8000880:	029b      	lsls	r3, r3, #10
 8000882:	4013      	ands	r3, r2
 8000884:	d100      	bne.n	8000888 <HAL_GPIO_Init+0x174>
 8000886:	e09a      	b.n	80009be <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000888:	4b54      	ldr	r3, [pc, #336]	; (80009dc <HAL_GPIO_Init+0x2c8>)
 800088a:	699a      	ldr	r2, [r3, #24]
 800088c:	4b53      	ldr	r3, [pc, #332]	; (80009dc <HAL_GPIO_Init+0x2c8>)
 800088e:	2101      	movs	r1, #1
 8000890:	430a      	orrs	r2, r1
 8000892:	619a      	str	r2, [r3, #24]
 8000894:	4b51      	ldr	r3, [pc, #324]	; (80009dc <HAL_GPIO_Init+0x2c8>)
 8000896:	699b      	ldr	r3, [r3, #24]
 8000898:	2201      	movs	r2, #1
 800089a:	4013      	ands	r3, r2
 800089c:	60bb      	str	r3, [r7, #8]
 800089e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80008a0:	4a4f      	ldr	r2, [pc, #316]	; (80009e0 <HAL_GPIO_Init+0x2cc>)
 80008a2:	697b      	ldr	r3, [r7, #20]
 80008a4:	089b      	lsrs	r3, r3, #2
 80008a6:	3302      	adds	r3, #2
 80008a8:	009b      	lsls	r3, r3, #2
 80008aa:	589b      	ldr	r3, [r3, r2]
 80008ac:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80008ae:	697b      	ldr	r3, [r7, #20]
 80008b0:	2203      	movs	r2, #3
 80008b2:	4013      	ands	r3, r2
 80008b4:	009b      	lsls	r3, r3, #2
 80008b6:	220f      	movs	r2, #15
 80008b8:	409a      	lsls	r2, r3
 80008ba:	0013      	movs	r3, r2
 80008bc:	43da      	mvns	r2, r3
 80008be:	693b      	ldr	r3, [r7, #16]
 80008c0:	4013      	ands	r3, r2
 80008c2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80008c4:	687a      	ldr	r2, [r7, #4]
 80008c6:	2390      	movs	r3, #144	; 0x90
 80008c8:	05db      	lsls	r3, r3, #23
 80008ca:	429a      	cmp	r2, r3
 80008cc:	d013      	beq.n	80008f6 <HAL_GPIO_Init+0x1e2>
 80008ce:	687b      	ldr	r3, [r7, #4]
 80008d0:	4a44      	ldr	r2, [pc, #272]	; (80009e4 <HAL_GPIO_Init+0x2d0>)
 80008d2:	4293      	cmp	r3, r2
 80008d4:	d00d      	beq.n	80008f2 <HAL_GPIO_Init+0x1de>
 80008d6:	687b      	ldr	r3, [r7, #4]
 80008d8:	4a43      	ldr	r2, [pc, #268]	; (80009e8 <HAL_GPIO_Init+0x2d4>)
 80008da:	4293      	cmp	r3, r2
 80008dc:	d007      	beq.n	80008ee <HAL_GPIO_Init+0x1da>
 80008de:	687b      	ldr	r3, [r7, #4]
 80008e0:	4a42      	ldr	r2, [pc, #264]	; (80009ec <HAL_GPIO_Init+0x2d8>)
 80008e2:	4293      	cmp	r3, r2
 80008e4:	d101      	bne.n	80008ea <HAL_GPIO_Init+0x1d6>
 80008e6:	2303      	movs	r3, #3
 80008e8:	e006      	b.n	80008f8 <HAL_GPIO_Init+0x1e4>
 80008ea:	2305      	movs	r3, #5
 80008ec:	e004      	b.n	80008f8 <HAL_GPIO_Init+0x1e4>
 80008ee:	2302      	movs	r3, #2
 80008f0:	e002      	b.n	80008f8 <HAL_GPIO_Init+0x1e4>
 80008f2:	2301      	movs	r3, #1
 80008f4:	e000      	b.n	80008f8 <HAL_GPIO_Init+0x1e4>
 80008f6:	2300      	movs	r3, #0
 80008f8:	697a      	ldr	r2, [r7, #20]
 80008fa:	2103      	movs	r1, #3
 80008fc:	400a      	ands	r2, r1
 80008fe:	0092      	lsls	r2, r2, #2
 8000900:	4093      	lsls	r3, r2
 8000902:	693a      	ldr	r2, [r7, #16]
 8000904:	4313      	orrs	r3, r2
 8000906:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000908:	4935      	ldr	r1, [pc, #212]	; (80009e0 <HAL_GPIO_Init+0x2cc>)
 800090a:	697b      	ldr	r3, [r7, #20]
 800090c:	089b      	lsrs	r3, r3, #2
 800090e:	3302      	adds	r3, #2
 8000910:	009b      	lsls	r3, r3, #2
 8000912:	693a      	ldr	r2, [r7, #16]
 8000914:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000916:	4b36      	ldr	r3, [pc, #216]	; (80009f0 <HAL_GPIO_Init+0x2dc>)
 8000918:	689b      	ldr	r3, [r3, #8]
 800091a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800091c:	68fb      	ldr	r3, [r7, #12]
 800091e:	43da      	mvns	r2, r3
 8000920:	693b      	ldr	r3, [r7, #16]
 8000922:	4013      	ands	r3, r2
 8000924:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000926:	683b      	ldr	r3, [r7, #0]
 8000928:	685a      	ldr	r2, [r3, #4]
 800092a:	2380      	movs	r3, #128	; 0x80
 800092c:	035b      	lsls	r3, r3, #13
 800092e:	4013      	ands	r3, r2
 8000930:	d003      	beq.n	800093a <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 8000932:	693a      	ldr	r2, [r7, #16]
 8000934:	68fb      	ldr	r3, [r7, #12]
 8000936:	4313      	orrs	r3, r2
 8000938:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 800093a:	4b2d      	ldr	r3, [pc, #180]	; (80009f0 <HAL_GPIO_Init+0x2dc>)
 800093c:	693a      	ldr	r2, [r7, #16]
 800093e:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8000940:	4b2b      	ldr	r3, [pc, #172]	; (80009f0 <HAL_GPIO_Init+0x2dc>)
 8000942:	68db      	ldr	r3, [r3, #12]
 8000944:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000946:	68fb      	ldr	r3, [r7, #12]
 8000948:	43da      	mvns	r2, r3
 800094a:	693b      	ldr	r3, [r7, #16]
 800094c:	4013      	ands	r3, r2
 800094e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000950:	683b      	ldr	r3, [r7, #0]
 8000952:	685a      	ldr	r2, [r3, #4]
 8000954:	2380      	movs	r3, #128	; 0x80
 8000956:	039b      	lsls	r3, r3, #14
 8000958:	4013      	ands	r3, r2
 800095a:	d003      	beq.n	8000964 <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 800095c:	693a      	ldr	r2, [r7, #16]
 800095e:	68fb      	ldr	r3, [r7, #12]
 8000960:	4313      	orrs	r3, r2
 8000962:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000964:	4b22      	ldr	r3, [pc, #136]	; (80009f0 <HAL_GPIO_Init+0x2dc>)
 8000966:	693a      	ldr	r2, [r7, #16]
 8000968:	60da      	str	r2, [r3, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
 800096a:	4b21      	ldr	r3, [pc, #132]	; (80009f0 <HAL_GPIO_Init+0x2dc>)
 800096c:	685b      	ldr	r3, [r3, #4]
 800096e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000970:	68fb      	ldr	r3, [r7, #12]
 8000972:	43da      	mvns	r2, r3
 8000974:	693b      	ldr	r3, [r7, #16]
 8000976:	4013      	ands	r3, r2
 8000978:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800097a:	683b      	ldr	r3, [r7, #0]
 800097c:	685a      	ldr	r2, [r3, #4]
 800097e:	2380      	movs	r3, #128	; 0x80
 8000980:	029b      	lsls	r3, r3, #10
 8000982:	4013      	ands	r3, r2
 8000984:	d003      	beq.n	800098e <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 8000986:	693a      	ldr	r2, [r7, #16]
 8000988:	68fb      	ldr	r3, [r7, #12]
 800098a:	4313      	orrs	r3, r2
 800098c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 800098e:	4b18      	ldr	r3, [pc, #96]	; (80009f0 <HAL_GPIO_Init+0x2dc>)
 8000990:	693a      	ldr	r2, [r7, #16]
 8000992:	605a      	str	r2, [r3, #4]

        temp = EXTI->IMR;
 8000994:	4b16      	ldr	r3, [pc, #88]	; (80009f0 <HAL_GPIO_Init+0x2dc>)
 8000996:	681b      	ldr	r3, [r3, #0]
 8000998:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800099a:	68fb      	ldr	r3, [r7, #12]
 800099c:	43da      	mvns	r2, r3
 800099e:	693b      	ldr	r3, [r7, #16]
 80009a0:	4013      	ands	r3, r2
 80009a2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80009a4:	683b      	ldr	r3, [r7, #0]
 80009a6:	685a      	ldr	r2, [r3, #4]
 80009a8:	2380      	movs	r3, #128	; 0x80
 80009aa:	025b      	lsls	r3, r3, #9
 80009ac:	4013      	ands	r3, r2
 80009ae:	d003      	beq.n	80009b8 <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 80009b0:	693a      	ldr	r2, [r7, #16]
 80009b2:	68fb      	ldr	r3, [r7, #12]
 80009b4:	4313      	orrs	r3, r2
 80009b6:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80009b8:	4b0d      	ldr	r3, [pc, #52]	; (80009f0 <HAL_GPIO_Init+0x2dc>)
 80009ba:	693a      	ldr	r2, [r7, #16]
 80009bc:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 80009be:	697b      	ldr	r3, [r7, #20]
 80009c0:	3301      	adds	r3, #1
 80009c2:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80009c4:	683b      	ldr	r3, [r7, #0]
 80009c6:	681a      	ldr	r2, [r3, #0]
 80009c8:	697b      	ldr	r3, [r7, #20]
 80009ca:	40da      	lsrs	r2, r3
 80009cc:	1e13      	subs	r3, r2, #0
 80009ce:	d000      	beq.n	80009d2 <HAL_GPIO_Init+0x2be>
 80009d0:	e6a8      	b.n	8000724 <HAL_GPIO_Init+0x10>
  } 
}
 80009d2:	46c0      	nop			; (mov r8, r8)
 80009d4:	46c0      	nop			; (mov r8, r8)
 80009d6:	46bd      	mov	sp, r7
 80009d8:	b006      	add	sp, #24
 80009da:	bd80      	pop	{r7, pc}
 80009dc:	40021000 	.word	0x40021000
 80009e0:	40010000 	.word	0x40010000
 80009e4:	48000400 	.word	0x48000400
 80009e8:	48000800 	.word	0x48000800
 80009ec:	48000c00 	.word	0x48000c00
 80009f0:	40010400 	.word	0x40010400

080009f4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80009f4:	b580      	push	{r7, lr}
 80009f6:	b088      	sub	sp, #32
 80009f8:	af00      	add	r7, sp, #0
 80009fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80009fc:	687b      	ldr	r3, [r7, #4]
 80009fe:	2b00      	cmp	r3, #0
 8000a00:	d101      	bne.n	8000a06 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000a02:	2301      	movs	r3, #1
 8000a04:	e301      	b.n	800100a <HAL_RCC_OscConfig+0x616>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000a06:	687b      	ldr	r3, [r7, #4]
 8000a08:	681b      	ldr	r3, [r3, #0]
 8000a0a:	2201      	movs	r2, #1
 8000a0c:	4013      	ands	r3, r2
 8000a0e:	d100      	bne.n	8000a12 <HAL_RCC_OscConfig+0x1e>
 8000a10:	e08d      	b.n	8000b2e <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000a12:	4bc3      	ldr	r3, [pc, #780]	; (8000d20 <HAL_RCC_OscConfig+0x32c>)
 8000a14:	685b      	ldr	r3, [r3, #4]
 8000a16:	220c      	movs	r2, #12
 8000a18:	4013      	ands	r3, r2
 8000a1a:	2b04      	cmp	r3, #4
 8000a1c:	d00e      	beq.n	8000a3c <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000a1e:	4bc0      	ldr	r3, [pc, #768]	; (8000d20 <HAL_RCC_OscConfig+0x32c>)
 8000a20:	685b      	ldr	r3, [r3, #4]
 8000a22:	220c      	movs	r2, #12
 8000a24:	4013      	ands	r3, r2
 8000a26:	2b08      	cmp	r3, #8
 8000a28:	d116      	bne.n	8000a58 <HAL_RCC_OscConfig+0x64>
 8000a2a:	4bbd      	ldr	r3, [pc, #756]	; (8000d20 <HAL_RCC_OscConfig+0x32c>)
 8000a2c:	685a      	ldr	r2, [r3, #4]
 8000a2e:	2380      	movs	r3, #128	; 0x80
 8000a30:	025b      	lsls	r3, r3, #9
 8000a32:	401a      	ands	r2, r3
 8000a34:	2380      	movs	r3, #128	; 0x80
 8000a36:	025b      	lsls	r3, r3, #9
 8000a38:	429a      	cmp	r2, r3
 8000a3a:	d10d      	bne.n	8000a58 <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000a3c:	4bb8      	ldr	r3, [pc, #736]	; (8000d20 <HAL_RCC_OscConfig+0x32c>)
 8000a3e:	681a      	ldr	r2, [r3, #0]
 8000a40:	2380      	movs	r3, #128	; 0x80
 8000a42:	029b      	lsls	r3, r3, #10
 8000a44:	4013      	ands	r3, r2
 8000a46:	d100      	bne.n	8000a4a <HAL_RCC_OscConfig+0x56>
 8000a48:	e070      	b.n	8000b2c <HAL_RCC_OscConfig+0x138>
 8000a4a:	687b      	ldr	r3, [r7, #4]
 8000a4c:	685b      	ldr	r3, [r3, #4]
 8000a4e:	2b00      	cmp	r3, #0
 8000a50:	d000      	beq.n	8000a54 <HAL_RCC_OscConfig+0x60>
 8000a52:	e06b      	b.n	8000b2c <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 8000a54:	2301      	movs	r3, #1
 8000a56:	e2d8      	b.n	800100a <HAL_RCC_OscConfig+0x616>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000a58:	687b      	ldr	r3, [r7, #4]
 8000a5a:	685b      	ldr	r3, [r3, #4]
 8000a5c:	2b01      	cmp	r3, #1
 8000a5e:	d107      	bne.n	8000a70 <HAL_RCC_OscConfig+0x7c>
 8000a60:	4baf      	ldr	r3, [pc, #700]	; (8000d20 <HAL_RCC_OscConfig+0x32c>)
 8000a62:	681a      	ldr	r2, [r3, #0]
 8000a64:	4bae      	ldr	r3, [pc, #696]	; (8000d20 <HAL_RCC_OscConfig+0x32c>)
 8000a66:	2180      	movs	r1, #128	; 0x80
 8000a68:	0249      	lsls	r1, r1, #9
 8000a6a:	430a      	orrs	r2, r1
 8000a6c:	601a      	str	r2, [r3, #0]
 8000a6e:	e02f      	b.n	8000ad0 <HAL_RCC_OscConfig+0xdc>
 8000a70:	687b      	ldr	r3, [r7, #4]
 8000a72:	685b      	ldr	r3, [r3, #4]
 8000a74:	2b00      	cmp	r3, #0
 8000a76:	d10c      	bne.n	8000a92 <HAL_RCC_OscConfig+0x9e>
 8000a78:	4ba9      	ldr	r3, [pc, #676]	; (8000d20 <HAL_RCC_OscConfig+0x32c>)
 8000a7a:	681a      	ldr	r2, [r3, #0]
 8000a7c:	4ba8      	ldr	r3, [pc, #672]	; (8000d20 <HAL_RCC_OscConfig+0x32c>)
 8000a7e:	49a9      	ldr	r1, [pc, #676]	; (8000d24 <HAL_RCC_OscConfig+0x330>)
 8000a80:	400a      	ands	r2, r1
 8000a82:	601a      	str	r2, [r3, #0]
 8000a84:	4ba6      	ldr	r3, [pc, #664]	; (8000d20 <HAL_RCC_OscConfig+0x32c>)
 8000a86:	681a      	ldr	r2, [r3, #0]
 8000a88:	4ba5      	ldr	r3, [pc, #660]	; (8000d20 <HAL_RCC_OscConfig+0x32c>)
 8000a8a:	49a7      	ldr	r1, [pc, #668]	; (8000d28 <HAL_RCC_OscConfig+0x334>)
 8000a8c:	400a      	ands	r2, r1
 8000a8e:	601a      	str	r2, [r3, #0]
 8000a90:	e01e      	b.n	8000ad0 <HAL_RCC_OscConfig+0xdc>
 8000a92:	687b      	ldr	r3, [r7, #4]
 8000a94:	685b      	ldr	r3, [r3, #4]
 8000a96:	2b05      	cmp	r3, #5
 8000a98:	d10e      	bne.n	8000ab8 <HAL_RCC_OscConfig+0xc4>
 8000a9a:	4ba1      	ldr	r3, [pc, #644]	; (8000d20 <HAL_RCC_OscConfig+0x32c>)
 8000a9c:	681a      	ldr	r2, [r3, #0]
 8000a9e:	4ba0      	ldr	r3, [pc, #640]	; (8000d20 <HAL_RCC_OscConfig+0x32c>)
 8000aa0:	2180      	movs	r1, #128	; 0x80
 8000aa2:	02c9      	lsls	r1, r1, #11
 8000aa4:	430a      	orrs	r2, r1
 8000aa6:	601a      	str	r2, [r3, #0]
 8000aa8:	4b9d      	ldr	r3, [pc, #628]	; (8000d20 <HAL_RCC_OscConfig+0x32c>)
 8000aaa:	681a      	ldr	r2, [r3, #0]
 8000aac:	4b9c      	ldr	r3, [pc, #624]	; (8000d20 <HAL_RCC_OscConfig+0x32c>)
 8000aae:	2180      	movs	r1, #128	; 0x80
 8000ab0:	0249      	lsls	r1, r1, #9
 8000ab2:	430a      	orrs	r2, r1
 8000ab4:	601a      	str	r2, [r3, #0]
 8000ab6:	e00b      	b.n	8000ad0 <HAL_RCC_OscConfig+0xdc>
 8000ab8:	4b99      	ldr	r3, [pc, #612]	; (8000d20 <HAL_RCC_OscConfig+0x32c>)
 8000aba:	681a      	ldr	r2, [r3, #0]
 8000abc:	4b98      	ldr	r3, [pc, #608]	; (8000d20 <HAL_RCC_OscConfig+0x32c>)
 8000abe:	4999      	ldr	r1, [pc, #612]	; (8000d24 <HAL_RCC_OscConfig+0x330>)
 8000ac0:	400a      	ands	r2, r1
 8000ac2:	601a      	str	r2, [r3, #0]
 8000ac4:	4b96      	ldr	r3, [pc, #600]	; (8000d20 <HAL_RCC_OscConfig+0x32c>)
 8000ac6:	681a      	ldr	r2, [r3, #0]
 8000ac8:	4b95      	ldr	r3, [pc, #596]	; (8000d20 <HAL_RCC_OscConfig+0x32c>)
 8000aca:	4997      	ldr	r1, [pc, #604]	; (8000d28 <HAL_RCC_OscConfig+0x334>)
 8000acc:	400a      	ands	r2, r1
 8000ace:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000ad0:	687b      	ldr	r3, [r7, #4]
 8000ad2:	685b      	ldr	r3, [r3, #4]
 8000ad4:	2b00      	cmp	r3, #0
 8000ad6:	d014      	beq.n	8000b02 <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000ad8:	f7ff fd5e 	bl	8000598 <HAL_GetTick>
 8000adc:	0003      	movs	r3, r0
 8000ade:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000ae0:	e008      	b.n	8000af4 <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000ae2:	f7ff fd59 	bl	8000598 <HAL_GetTick>
 8000ae6:	0002      	movs	r2, r0
 8000ae8:	69bb      	ldr	r3, [r7, #24]
 8000aea:	1ad3      	subs	r3, r2, r3
 8000aec:	2b64      	cmp	r3, #100	; 0x64
 8000aee:	d901      	bls.n	8000af4 <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 8000af0:	2303      	movs	r3, #3
 8000af2:	e28a      	b.n	800100a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000af4:	4b8a      	ldr	r3, [pc, #552]	; (8000d20 <HAL_RCC_OscConfig+0x32c>)
 8000af6:	681a      	ldr	r2, [r3, #0]
 8000af8:	2380      	movs	r3, #128	; 0x80
 8000afa:	029b      	lsls	r3, r3, #10
 8000afc:	4013      	ands	r3, r2
 8000afe:	d0f0      	beq.n	8000ae2 <HAL_RCC_OscConfig+0xee>
 8000b00:	e015      	b.n	8000b2e <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000b02:	f7ff fd49 	bl	8000598 <HAL_GetTick>
 8000b06:	0003      	movs	r3, r0
 8000b08:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000b0a:	e008      	b.n	8000b1e <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000b0c:	f7ff fd44 	bl	8000598 <HAL_GetTick>
 8000b10:	0002      	movs	r2, r0
 8000b12:	69bb      	ldr	r3, [r7, #24]
 8000b14:	1ad3      	subs	r3, r2, r3
 8000b16:	2b64      	cmp	r3, #100	; 0x64
 8000b18:	d901      	bls.n	8000b1e <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8000b1a:	2303      	movs	r3, #3
 8000b1c:	e275      	b.n	800100a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000b1e:	4b80      	ldr	r3, [pc, #512]	; (8000d20 <HAL_RCC_OscConfig+0x32c>)
 8000b20:	681a      	ldr	r2, [r3, #0]
 8000b22:	2380      	movs	r3, #128	; 0x80
 8000b24:	029b      	lsls	r3, r3, #10
 8000b26:	4013      	ands	r3, r2
 8000b28:	d1f0      	bne.n	8000b0c <HAL_RCC_OscConfig+0x118>
 8000b2a:	e000      	b.n	8000b2e <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000b2c:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000b2e:	687b      	ldr	r3, [r7, #4]
 8000b30:	681b      	ldr	r3, [r3, #0]
 8000b32:	2202      	movs	r2, #2
 8000b34:	4013      	ands	r3, r2
 8000b36:	d100      	bne.n	8000b3a <HAL_RCC_OscConfig+0x146>
 8000b38:	e069      	b.n	8000c0e <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8000b3a:	4b79      	ldr	r3, [pc, #484]	; (8000d20 <HAL_RCC_OscConfig+0x32c>)
 8000b3c:	685b      	ldr	r3, [r3, #4]
 8000b3e:	220c      	movs	r2, #12
 8000b40:	4013      	ands	r3, r2
 8000b42:	d00b      	beq.n	8000b5c <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8000b44:	4b76      	ldr	r3, [pc, #472]	; (8000d20 <HAL_RCC_OscConfig+0x32c>)
 8000b46:	685b      	ldr	r3, [r3, #4]
 8000b48:	220c      	movs	r2, #12
 8000b4a:	4013      	ands	r3, r2
 8000b4c:	2b08      	cmp	r3, #8
 8000b4e:	d11c      	bne.n	8000b8a <HAL_RCC_OscConfig+0x196>
 8000b50:	4b73      	ldr	r3, [pc, #460]	; (8000d20 <HAL_RCC_OscConfig+0x32c>)
 8000b52:	685a      	ldr	r2, [r3, #4]
 8000b54:	2380      	movs	r3, #128	; 0x80
 8000b56:	025b      	lsls	r3, r3, #9
 8000b58:	4013      	ands	r3, r2
 8000b5a:	d116      	bne.n	8000b8a <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000b5c:	4b70      	ldr	r3, [pc, #448]	; (8000d20 <HAL_RCC_OscConfig+0x32c>)
 8000b5e:	681b      	ldr	r3, [r3, #0]
 8000b60:	2202      	movs	r2, #2
 8000b62:	4013      	ands	r3, r2
 8000b64:	d005      	beq.n	8000b72 <HAL_RCC_OscConfig+0x17e>
 8000b66:	687b      	ldr	r3, [r7, #4]
 8000b68:	68db      	ldr	r3, [r3, #12]
 8000b6a:	2b01      	cmp	r3, #1
 8000b6c:	d001      	beq.n	8000b72 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8000b6e:	2301      	movs	r3, #1
 8000b70:	e24b      	b.n	800100a <HAL_RCC_OscConfig+0x616>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000b72:	4b6b      	ldr	r3, [pc, #428]	; (8000d20 <HAL_RCC_OscConfig+0x32c>)
 8000b74:	681b      	ldr	r3, [r3, #0]
 8000b76:	22f8      	movs	r2, #248	; 0xf8
 8000b78:	4393      	bics	r3, r2
 8000b7a:	0019      	movs	r1, r3
 8000b7c:	687b      	ldr	r3, [r7, #4]
 8000b7e:	691b      	ldr	r3, [r3, #16]
 8000b80:	00da      	lsls	r2, r3, #3
 8000b82:	4b67      	ldr	r3, [pc, #412]	; (8000d20 <HAL_RCC_OscConfig+0x32c>)
 8000b84:	430a      	orrs	r2, r1
 8000b86:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000b88:	e041      	b.n	8000c0e <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000b8a:	687b      	ldr	r3, [r7, #4]
 8000b8c:	68db      	ldr	r3, [r3, #12]
 8000b8e:	2b00      	cmp	r3, #0
 8000b90:	d024      	beq.n	8000bdc <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000b92:	4b63      	ldr	r3, [pc, #396]	; (8000d20 <HAL_RCC_OscConfig+0x32c>)
 8000b94:	681a      	ldr	r2, [r3, #0]
 8000b96:	4b62      	ldr	r3, [pc, #392]	; (8000d20 <HAL_RCC_OscConfig+0x32c>)
 8000b98:	2101      	movs	r1, #1
 8000b9a:	430a      	orrs	r2, r1
 8000b9c:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000b9e:	f7ff fcfb 	bl	8000598 <HAL_GetTick>
 8000ba2:	0003      	movs	r3, r0
 8000ba4:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000ba6:	e008      	b.n	8000bba <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000ba8:	f7ff fcf6 	bl	8000598 <HAL_GetTick>
 8000bac:	0002      	movs	r2, r0
 8000bae:	69bb      	ldr	r3, [r7, #24]
 8000bb0:	1ad3      	subs	r3, r2, r3
 8000bb2:	2b02      	cmp	r3, #2
 8000bb4:	d901      	bls.n	8000bba <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 8000bb6:	2303      	movs	r3, #3
 8000bb8:	e227      	b.n	800100a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000bba:	4b59      	ldr	r3, [pc, #356]	; (8000d20 <HAL_RCC_OscConfig+0x32c>)
 8000bbc:	681b      	ldr	r3, [r3, #0]
 8000bbe:	2202      	movs	r2, #2
 8000bc0:	4013      	ands	r3, r2
 8000bc2:	d0f1      	beq.n	8000ba8 <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000bc4:	4b56      	ldr	r3, [pc, #344]	; (8000d20 <HAL_RCC_OscConfig+0x32c>)
 8000bc6:	681b      	ldr	r3, [r3, #0]
 8000bc8:	22f8      	movs	r2, #248	; 0xf8
 8000bca:	4393      	bics	r3, r2
 8000bcc:	0019      	movs	r1, r3
 8000bce:	687b      	ldr	r3, [r7, #4]
 8000bd0:	691b      	ldr	r3, [r3, #16]
 8000bd2:	00da      	lsls	r2, r3, #3
 8000bd4:	4b52      	ldr	r3, [pc, #328]	; (8000d20 <HAL_RCC_OscConfig+0x32c>)
 8000bd6:	430a      	orrs	r2, r1
 8000bd8:	601a      	str	r2, [r3, #0]
 8000bda:	e018      	b.n	8000c0e <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000bdc:	4b50      	ldr	r3, [pc, #320]	; (8000d20 <HAL_RCC_OscConfig+0x32c>)
 8000bde:	681a      	ldr	r2, [r3, #0]
 8000be0:	4b4f      	ldr	r3, [pc, #316]	; (8000d20 <HAL_RCC_OscConfig+0x32c>)
 8000be2:	2101      	movs	r1, #1
 8000be4:	438a      	bics	r2, r1
 8000be6:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000be8:	f7ff fcd6 	bl	8000598 <HAL_GetTick>
 8000bec:	0003      	movs	r3, r0
 8000bee:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000bf0:	e008      	b.n	8000c04 <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000bf2:	f7ff fcd1 	bl	8000598 <HAL_GetTick>
 8000bf6:	0002      	movs	r2, r0
 8000bf8:	69bb      	ldr	r3, [r7, #24]
 8000bfa:	1ad3      	subs	r3, r2, r3
 8000bfc:	2b02      	cmp	r3, #2
 8000bfe:	d901      	bls.n	8000c04 <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 8000c00:	2303      	movs	r3, #3
 8000c02:	e202      	b.n	800100a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000c04:	4b46      	ldr	r3, [pc, #280]	; (8000d20 <HAL_RCC_OscConfig+0x32c>)
 8000c06:	681b      	ldr	r3, [r3, #0]
 8000c08:	2202      	movs	r2, #2
 8000c0a:	4013      	ands	r3, r2
 8000c0c:	d1f1      	bne.n	8000bf2 <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000c0e:	687b      	ldr	r3, [r7, #4]
 8000c10:	681b      	ldr	r3, [r3, #0]
 8000c12:	2208      	movs	r2, #8
 8000c14:	4013      	ands	r3, r2
 8000c16:	d036      	beq.n	8000c86 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000c18:	687b      	ldr	r3, [r7, #4]
 8000c1a:	69db      	ldr	r3, [r3, #28]
 8000c1c:	2b00      	cmp	r3, #0
 8000c1e:	d019      	beq.n	8000c54 <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000c20:	4b3f      	ldr	r3, [pc, #252]	; (8000d20 <HAL_RCC_OscConfig+0x32c>)
 8000c22:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000c24:	4b3e      	ldr	r3, [pc, #248]	; (8000d20 <HAL_RCC_OscConfig+0x32c>)
 8000c26:	2101      	movs	r1, #1
 8000c28:	430a      	orrs	r2, r1
 8000c2a:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000c2c:	f7ff fcb4 	bl	8000598 <HAL_GetTick>
 8000c30:	0003      	movs	r3, r0
 8000c32:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000c34:	e008      	b.n	8000c48 <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000c36:	f7ff fcaf 	bl	8000598 <HAL_GetTick>
 8000c3a:	0002      	movs	r2, r0
 8000c3c:	69bb      	ldr	r3, [r7, #24]
 8000c3e:	1ad3      	subs	r3, r2, r3
 8000c40:	2b02      	cmp	r3, #2
 8000c42:	d901      	bls.n	8000c48 <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 8000c44:	2303      	movs	r3, #3
 8000c46:	e1e0      	b.n	800100a <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000c48:	4b35      	ldr	r3, [pc, #212]	; (8000d20 <HAL_RCC_OscConfig+0x32c>)
 8000c4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000c4c:	2202      	movs	r2, #2
 8000c4e:	4013      	ands	r3, r2
 8000c50:	d0f1      	beq.n	8000c36 <HAL_RCC_OscConfig+0x242>
 8000c52:	e018      	b.n	8000c86 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000c54:	4b32      	ldr	r3, [pc, #200]	; (8000d20 <HAL_RCC_OscConfig+0x32c>)
 8000c56:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000c58:	4b31      	ldr	r3, [pc, #196]	; (8000d20 <HAL_RCC_OscConfig+0x32c>)
 8000c5a:	2101      	movs	r1, #1
 8000c5c:	438a      	bics	r2, r1
 8000c5e:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000c60:	f7ff fc9a 	bl	8000598 <HAL_GetTick>
 8000c64:	0003      	movs	r3, r0
 8000c66:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000c68:	e008      	b.n	8000c7c <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000c6a:	f7ff fc95 	bl	8000598 <HAL_GetTick>
 8000c6e:	0002      	movs	r2, r0
 8000c70:	69bb      	ldr	r3, [r7, #24]
 8000c72:	1ad3      	subs	r3, r2, r3
 8000c74:	2b02      	cmp	r3, #2
 8000c76:	d901      	bls.n	8000c7c <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 8000c78:	2303      	movs	r3, #3
 8000c7a:	e1c6      	b.n	800100a <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000c7c:	4b28      	ldr	r3, [pc, #160]	; (8000d20 <HAL_RCC_OscConfig+0x32c>)
 8000c7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000c80:	2202      	movs	r2, #2
 8000c82:	4013      	ands	r3, r2
 8000c84:	d1f1      	bne.n	8000c6a <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000c86:	687b      	ldr	r3, [r7, #4]
 8000c88:	681b      	ldr	r3, [r3, #0]
 8000c8a:	2204      	movs	r2, #4
 8000c8c:	4013      	ands	r3, r2
 8000c8e:	d100      	bne.n	8000c92 <HAL_RCC_OscConfig+0x29e>
 8000c90:	e0b4      	b.n	8000dfc <HAL_RCC_OscConfig+0x408>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000c92:	201f      	movs	r0, #31
 8000c94:	183b      	adds	r3, r7, r0
 8000c96:	2200      	movs	r2, #0
 8000c98:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000c9a:	4b21      	ldr	r3, [pc, #132]	; (8000d20 <HAL_RCC_OscConfig+0x32c>)
 8000c9c:	69da      	ldr	r2, [r3, #28]
 8000c9e:	2380      	movs	r3, #128	; 0x80
 8000ca0:	055b      	lsls	r3, r3, #21
 8000ca2:	4013      	ands	r3, r2
 8000ca4:	d110      	bne.n	8000cc8 <HAL_RCC_OscConfig+0x2d4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000ca6:	4b1e      	ldr	r3, [pc, #120]	; (8000d20 <HAL_RCC_OscConfig+0x32c>)
 8000ca8:	69da      	ldr	r2, [r3, #28]
 8000caa:	4b1d      	ldr	r3, [pc, #116]	; (8000d20 <HAL_RCC_OscConfig+0x32c>)
 8000cac:	2180      	movs	r1, #128	; 0x80
 8000cae:	0549      	lsls	r1, r1, #21
 8000cb0:	430a      	orrs	r2, r1
 8000cb2:	61da      	str	r2, [r3, #28]
 8000cb4:	4b1a      	ldr	r3, [pc, #104]	; (8000d20 <HAL_RCC_OscConfig+0x32c>)
 8000cb6:	69da      	ldr	r2, [r3, #28]
 8000cb8:	2380      	movs	r3, #128	; 0x80
 8000cba:	055b      	lsls	r3, r3, #21
 8000cbc:	4013      	ands	r3, r2
 8000cbe:	60fb      	str	r3, [r7, #12]
 8000cc0:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8000cc2:	183b      	adds	r3, r7, r0
 8000cc4:	2201      	movs	r2, #1
 8000cc6:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000cc8:	4b18      	ldr	r3, [pc, #96]	; (8000d2c <HAL_RCC_OscConfig+0x338>)
 8000cca:	681a      	ldr	r2, [r3, #0]
 8000ccc:	2380      	movs	r3, #128	; 0x80
 8000cce:	005b      	lsls	r3, r3, #1
 8000cd0:	4013      	ands	r3, r2
 8000cd2:	d11a      	bne.n	8000d0a <HAL_RCC_OscConfig+0x316>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000cd4:	4b15      	ldr	r3, [pc, #84]	; (8000d2c <HAL_RCC_OscConfig+0x338>)
 8000cd6:	681a      	ldr	r2, [r3, #0]
 8000cd8:	4b14      	ldr	r3, [pc, #80]	; (8000d2c <HAL_RCC_OscConfig+0x338>)
 8000cda:	2180      	movs	r1, #128	; 0x80
 8000cdc:	0049      	lsls	r1, r1, #1
 8000cde:	430a      	orrs	r2, r1
 8000ce0:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000ce2:	f7ff fc59 	bl	8000598 <HAL_GetTick>
 8000ce6:	0003      	movs	r3, r0
 8000ce8:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000cea:	e008      	b.n	8000cfe <HAL_RCC_OscConfig+0x30a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000cec:	f7ff fc54 	bl	8000598 <HAL_GetTick>
 8000cf0:	0002      	movs	r2, r0
 8000cf2:	69bb      	ldr	r3, [r7, #24]
 8000cf4:	1ad3      	subs	r3, r2, r3
 8000cf6:	2b64      	cmp	r3, #100	; 0x64
 8000cf8:	d901      	bls.n	8000cfe <HAL_RCC_OscConfig+0x30a>
        {
          return HAL_TIMEOUT;
 8000cfa:	2303      	movs	r3, #3
 8000cfc:	e185      	b.n	800100a <HAL_RCC_OscConfig+0x616>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000cfe:	4b0b      	ldr	r3, [pc, #44]	; (8000d2c <HAL_RCC_OscConfig+0x338>)
 8000d00:	681a      	ldr	r2, [r3, #0]
 8000d02:	2380      	movs	r3, #128	; 0x80
 8000d04:	005b      	lsls	r3, r3, #1
 8000d06:	4013      	ands	r3, r2
 8000d08:	d0f0      	beq.n	8000cec <HAL_RCC_OscConfig+0x2f8>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000d0a:	687b      	ldr	r3, [r7, #4]
 8000d0c:	689b      	ldr	r3, [r3, #8]
 8000d0e:	2b01      	cmp	r3, #1
 8000d10:	d10e      	bne.n	8000d30 <HAL_RCC_OscConfig+0x33c>
 8000d12:	4b03      	ldr	r3, [pc, #12]	; (8000d20 <HAL_RCC_OscConfig+0x32c>)
 8000d14:	6a1a      	ldr	r2, [r3, #32]
 8000d16:	4b02      	ldr	r3, [pc, #8]	; (8000d20 <HAL_RCC_OscConfig+0x32c>)
 8000d18:	2101      	movs	r1, #1
 8000d1a:	430a      	orrs	r2, r1
 8000d1c:	621a      	str	r2, [r3, #32]
 8000d1e:	e035      	b.n	8000d8c <HAL_RCC_OscConfig+0x398>
 8000d20:	40021000 	.word	0x40021000
 8000d24:	fffeffff 	.word	0xfffeffff
 8000d28:	fffbffff 	.word	0xfffbffff
 8000d2c:	40007000 	.word	0x40007000
 8000d30:	687b      	ldr	r3, [r7, #4]
 8000d32:	689b      	ldr	r3, [r3, #8]
 8000d34:	2b00      	cmp	r3, #0
 8000d36:	d10c      	bne.n	8000d52 <HAL_RCC_OscConfig+0x35e>
 8000d38:	4bb6      	ldr	r3, [pc, #728]	; (8001014 <HAL_RCC_OscConfig+0x620>)
 8000d3a:	6a1a      	ldr	r2, [r3, #32]
 8000d3c:	4bb5      	ldr	r3, [pc, #724]	; (8001014 <HAL_RCC_OscConfig+0x620>)
 8000d3e:	2101      	movs	r1, #1
 8000d40:	438a      	bics	r2, r1
 8000d42:	621a      	str	r2, [r3, #32]
 8000d44:	4bb3      	ldr	r3, [pc, #716]	; (8001014 <HAL_RCC_OscConfig+0x620>)
 8000d46:	6a1a      	ldr	r2, [r3, #32]
 8000d48:	4bb2      	ldr	r3, [pc, #712]	; (8001014 <HAL_RCC_OscConfig+0x620>)
 8000d4a:	2104      	movs	r1, #4
 8000d4c:	438a      	bics	r2, r1
 8000d4e:	621a      	str	r2, [r3, #32]
 8000d50:	e01c      	b.n	8000d8c <HAL_RCC_OscConfig+0x398>
 8000d52:	687b      	ldr	r3, [r7, #4]
 8000d54:	689b      	ldr	r3, [r3, #8]
 8000d56:	2b05      	cmp	r3, #5
 8000d58:	d10c      	bne.n	8000d74 <HAL_RCC_OscConfig+0x380>
 8000d5a:	4bae      	ldr	r3, [pc, #696]	; (8001014 <HAL_RCC_OscConfig+0x620>)
 8000d5c:	6a1a      	ldr	r2, [r3, #32]
 8000d5e:	4bad      	ldr	r3, [pc, #692]	; (8001014 <HAL_RCC_OscConfig+0x620>)
 8000d60:	2104      	movs	r1, #4
 8000d62:	430a      	orrs	r2, r1
 8000d64:	621a      	str	r2, [r3, #32]
 8000d66:	4bab      	ldr	r3, [pc, #684]	; (8001014 <HAL_RCC_OscConfig+0x620>)
 8000d68:	6a1a      	ldr	r2, [r3, #32]
 8000d6a:	4baa      	ldr	r3, [pc, #680]	; (8001014 <HAL_RCC_OscConfig+0x620>)
 8000d6c:	2101      	movs	r1, #1
 8000d6e:	430a      	orrs	r2, r1
 8000d70:	621a      	str	r2, [r3, #32]
 8000d72:	e00b      	b.n	8000d8c <HAL_RCC_OscConfig+0x398>
 8000d74:	4ba7      	ldr	r3, [pc, #668]	; (8001014 <HAL_RCC_OscConfig+0x620>)
 8000d76:	6a1a      	ldr	r2, [r3, #32]
 8000d78:	4ba6      	ldr	r3, [pc, #664]	; (8001014 <HAL_RCC_OscConfig+0x620>)
 8000d7a:	2101      	movs	r1, #1
 8000d7c:	438a      	bics	r2, r1
 8000d7e:	621a      	str	r2, [r3, #32]
 8000d80:	4ba4      	ldr	r3, [pc, #656]	; (8001014 <HAL_RCC_OscConfig+0x620>)
 8000d82:	6a1a      	ldr	r2, [r3, #32]
 8000d84:	4ba3      	ldr	r3, [pc, #652]	; (8001014 <HAL_RCC_OscConfig+0x620>)
 8000d86:	2104      	movs	r1, #4
 8000d88:	438a      	bics	r2, r1
 8000d8a:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000d8c:	687b      	ldr	r3, [r7, #4]
 8000d8e:	689b      	ldr	r3, [r3, #8]
 8000d90:	2b00      	cmp	r3, #0
 8000d92:	d014      	beq.n	8000dbe <HAL_RCC_OscConfig+0x3ca>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000d94:	f7ff fc00 	bl	8000598 <HAL_GetTick>
 8000d98:	0003      	movs	r3, r0
 8000d9a:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000d9c:	e009      	b.n	8000db2 <HAL_RCC_OscConfig+0x3be>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000d9e:	f7ff fbfb 	bl	8000598 <HAL_GetTick>
 8000da2:	0002      	movs	r2, r0
 8000da4:	69bb      	ldr	r3, [r7, #24]
 8000da6:	1ad3      	subs	r3, r2, r3
 8000da8:	4a9b      	ldr	r2, [pc, #620]	; (8001018 <HAL_RCC_OscConfig+0x624>)
 8000daa:	4293      	cmp	r3, r2
 8000dac:	d901      	bls.n	8000db2 <HAL_RCC_OscConfig+0x3be>
        {
          return HAL_TIMEOUT;
 8000dae:	2303      	movs	r3, #3
 8000db0:	e12b      	b.n	800100a <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000db2:	4b98      	ldr	r3, [pc, #608]	; (8001014 <HAL_RCC_OscConfig+0x620>)
 8000db4:	6a1b      	ldr	r3, [r3, #32]
 8000db6:	2202      	movs	r2, #2
 8000db8:	4013      	ands	r3, r2
 8000dba:	d0f0      	beq.n	8000d9e <HAL_RCC_OscConfig+0x3aa>
 8000dbc:	e013      	b.n	8000de6 <HAL_RCC_OscConfig+0x3f2>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000dbe:	f7ff fbeb 	bl	8000598 <HAL_GetTick>
 8000dc2:	0003      	movs	r3, r0
 8000dc4:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000dc6:	e009      	b.n	8000ddc <HAL_RCC_OscConfig+0x3e8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000dc8:	f7ff fbe6 	bl	8000598 <HAL_GetTick>
 8000dcc:	0002      	movs	r2, r0
 8000dce:	69bb      	ldr	r3, [r7, #24]
 8000dd0:	1ad3      	subs	r3, r2, r3
 8000dd2:	4a91      	ldr	r2, [pc, #580]	; (8001018 <HAL_RCC_OscConfig+0x624>)
 8000dd4:	4293      	cmp	r3, r2
 8000dd6:	d901      	bls.n	8000ddc <HAL_RCC_OscConfig+0x3e8>
        {
          return HAL_TIMEOUT;
 8000dd8:	2303      	movs	r3, #3
 8000dda:	e116      	b.n	800100a <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000ddc:	4b8d      	ldr	r3, [pc, #564]	; (8001014 <HAL_RCC_OscConfig+0x620>)
 8000dde:	6a1b      	ldr	r3, [r3, #32]
 8000de0:	2202      	movs	r2, #2
 8000de2:	4013      	ands	r3, r2
 8000de4:	d1f0      	bne.n	8000dc8 <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8000de6:	231f      	movs	r3, #31
 8000de8:	18fb      	adds	r3, r7, r3
 8000dea:	781b      	ldrb	r3, [r3, #0]
 8000dec:	2b01      	cmp	r3, #1
 8000dee:	d105      	bne.n	8000dfc <HAL_RCC_OscConfig+0x408>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000df0:	4b88      	ldr	r3, [pc, #544]	; (8001014 <HAL_RCC_OscConfig+0x620>)
 8000df2:	69da      	ldr	r2, [r3, #28]
 8000df4:	4b87      	ldr	r3, [pc, #540]	; (8001014 <HAL_RCC_OscConfig+0x620>)
 8000df6:	4989      	ldr	r1, [pc, #548]	; (800101c <HAL_RCC_OscConfig+0x628>)
 8000df8:	400a      	ands	r2, r1
 8000dfa:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8000dfc:	687b      	ldr	r3, [r7, #4]
 8000dfe:	681b      	ldr	r3, [r3, #0]
 8000e00:	2210      	movs	r2, #16
 8000e02:	4013      	ands	r3, r2
 8000e04:	d063      	beq.n	8000ece <HAL_RCC_OscConfig+0x4da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8000e06:	687b      	ldr	r3, [r7, #4]
 8000e08:	695b      	ldr	r3, [r3, #20]
 8000e0a:	2b01      	cmp	r3, #1
 8000e0c:	d12a      	bne.n	8000e64 <HAL_RCC_OscConfig+0x470>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8000e0e:	4b81      	ldr	r3, [pc, #516]	; (8001014 <HAL_RCC_OscConfig+0x620>)
 8000e10:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000e12:	4b80      	ldr	r3, [pc, #512]	; (8001014 <HAL_RCC_OscConfig+0x620>)
 8000e14:	2104      	movs	r1, #4
 8000e16:	430a      	orrs	r2, r1
 8000e18:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8000e1a:	4b7e      	ldr	r3, [pc, #504]	; (8001014 <HAL_RCC_OscConfig+0x620>)
 8000e1c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000e1e:	4b7d      	ldr	r3, [pc, #500]	; (8001014 <HAL_RCC_OscConfig+0x620>)
 8000e20:	2101      	movs	r1, #1
 8000e22:	430a      	orrs	r2, r1
 8000e24:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000e26:	f7ff fbb7 	bl	8000598 <HAL_GetTick>
 8000e2a:	0003      	movs	r3, r0
 8000e2c:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8000e2e:	e008      	b.n	8000e42 <HAL_RCC_OscConfig+0x44e>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8000e30:	f7ff fbb2 	bl	8000598 <HAL_GetTick>
 8000e34:	0002      	movs	r2, r0
 8000e36:	69bb      	ldr	r3, [r7, #24]
 8000e38:	1ad3      	subs	r3, r2, r3
 8000e3a:	2b02      	cmp	r3, #2
 8000e3c:	d901      	bls.n	8000e42 <HAL_RCC_OscConfig+0x44e>
        {
          return HAL_TIMEOUT;
 8000e3e:	2303      	movs	r3, #3
 8000e40:	e0e3      	b.n	800100a <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8000e42:	4b74      	ldr	r3, [pc, #464]	; (8001014 <HAL_RCC_OscConfig+0x620>)
 8000e44:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000e46:	2202      	movs	r2, #2
 8000e48:	4013      	ands	r3, r2
 8000e4a:	d0f1      	beq.n	8000e30 <HAL_RCC_OscConfig+0x43c>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8000e4c:	4b71      	ldr	r3, [pc, #452]	; (8001014 <HAL_RCC_OscConfig+0x620>)
 8000e4e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000e50:	22f8      	movs	r2, #248	; 0xf8
 8000e52:	4393      	bics	r3, r2
 8000e54:	0019      	movs	r1, r3
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	699b      	ldr	r3, [r3, #24]
 8000e5a:	00da      	lsls	r2, r3, #3
 8000e5c:	4b6d      	ldr	r3, [pc, #436]	; (8001014 <HAL_RCC_OscConfig+0x620>)
 8000e5e:	430a      	orrs	r2, r1
 8000e60:	635a      	str	r2, [r3, #52]	; 0x34
 8000e62:	e034      	b.n	8000ece <HAL_RCC_OscConfig+0x4da>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	695b      	ldr	r3, [r3, #20]
 8000e68:	3305      	adds	r3, #5
 8000e6a:	d111      	bne.n	8000e90 <HAL_RCC_OscConfig+0x49c>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8000e6c:	4b69      	ldr	r3, [pc, #420]	; (8001014 <HAL_RCC_OscConfig+0x620>)
 8000e6e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000e70:	4b68      	ldr	r3, [pc, #416]	; (8001014 <HAL_RCC_OscConfig+0x620>)
 8000e72:	2104      	movs	r1, #4
 8000e74:	438a      	bics	r2, r1
 8000e76:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8000e78:	4b66      	ldr	r3, [pc, #408]	; (8001014 <HAL_RCC_OscConfig+0x620>)
 8000e7a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000e7c:	22f8      	movs	r2, #248	; 0xf8
 8000e7e:	4393      	bics	r3, r2
 8000e80:	0019      	movs	r1, r3
 8000e82:	687b      	ldr	r3, [r7, #4]
 8000e84:	699b      	ldr	r3, [r3, #24]
 8000e86:	00da      	lsls	r2, r3, #3
 8000e88:	4b62      	ldr	r3, [pc, #392]	; (8001014 <HAL_RCC_OscConfig+0x620>)
 8000e8a:	430a      	orrs	r2, r1
 8000e8c:	635a      	str	r2, [r3, #52]	; 0x34
 8000e8e:	e01e      	b.n	8000ece <HAL_RCC_OscConfig+0x4da>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8000e90:	4b60      	ldr	r3, [pc, #384]	; (8001014 <HAL_RCC_OscConfig+0x620>)
 8000e92:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000e94:	4b5f      	ldr	r3, [pc, #380]	; (8001014 <HAL_RCC_OscConfig+0x620>)
 8000e96:	2104      	movs	r1, #4
 8000e98:	430a      	orrs	r2, r1
 8000e9a:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8000e9c:	4b5d      	ldr	r3, [pc, #372]	; (8001014 <HAL_RCC_OscConfig+0x620>)
 8000e9e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000ea0:	4b5c      	ldr	r3, [pc, #368]	; (8001014 <HAL_RCC_OscConfig+0x620>)
 8000ea2:	2101      	movs	r1, #1
 8000ea4:	438a      	bics	r2, r1
 8000ea6:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000ea8:	f7ff fb76 	bl	8000598 <HAL_GetTick>
 8000eac:	0003      	movs	r3, r0
 8000eae:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8000eb0:	e008      	b.n	8000ec4 <HAL_RCC_OscConfig+0x4d0>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8000eb2:	f7ff fb71 	bl	8000598 <HAL_GetTick>
 8000eb6:	0002      	movs	r2, r0
 8000eb8:	69bb      	ldr	r3, [r7, #24]
 8000eba:	1ad3      	subs	r3, r2, r3
 8000ebc:	2b02      	cmp	r3, #2
 8000ebe:	d901      	bls.n	8000ec4 <HAL_RCC_OscConfig+0x4d0>
        {
          return HAL_TIMEOUT;
 8000ec0:	2303      	movs	r3, #3
 8000ec2:	e0a2      	b.n	800100a <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8000ec4:	4b53      	ldr	r3, [pc, #332]	; (8001014 <HAL_RCC_OscConfig+0x620>)
 8000ec6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000ec8:	2202      	movs	r2, #2
 8000eca:	4013      	ands	r3, r2
 8000ecc:	d1f1      	bne.n	8000eb2 <HAL_RCC_OscConfig+0x4be>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	6a1b      	ldr	r3, [r3, #32]
 8000ed2:	2b00      	cmp	r3, #0
 8000ed4:	d100      	bne.n	8000ed8 <HAL_RCC_OscConfig+0x4e4>
 8000ed6:	e097      	b.n	8001008 <HAL_RCC_OscConfig+0x614>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000ed8:	4b4e      	ldr	r3, [pc, #312]	; (8001014 <HAL_RCC_OscConfig+0x620>)
 8000eda:	685b      	ldr	r3, [r3, #4]
 8000edc:	220c      	movs	r2, #12
 8000ede:	4013      	ands	r3, r2
 8000ee0:	2b08      	cmp	r3, #8
 8000ee2:	d100      	bne.n	8000ee6 <HAL_RCC_OscConfig+0x4f2>
 8000ee4:	e06b      	b.n	8000fbe <HAL_RCC_OscConfig+0x5ca>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	6a1b      	ldr	r3, [r3, #32]
 8000eea:	2b02      	cmp	r3, #2
 8000eec:	d14c      	bne.n	8000f88 <HAL_RCC_OscConfig+0x594>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000eee:	4b49      	ldr	r3, [pc, #292]	; (8001014 <HAL_RCC_OscConfig+0x620>)
 8000ef0:	681a      	ldr	r2, [r3, #0]
 8000ef2:	4b48      	ldr	r3, [pc, #288]	; (8001014 <HAL_RCC_OscConfig+0x620>)
 8000ef4:	494a      	ldr	r1, [pc, #296]	; (8001020 <HAL_RCC_OscConfig+0x62c>)
 8000ef6:	400a      	ands	r2, r1
 8000ef8:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000efa:	f7ff fb4d 	bl	8000598 <HAL_GetTick>
 8000efe:	0003      	movs	r3, r0
 8000f00:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000f02:	e008      	b.n	8000f16 <HAL_RCC_OscConfig+0x522>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000f04:	f7ff fb48 	bl	8000598 <HAL_GetTick>
 8000f08:	0002      	movs	r2, r0
 8000f0a:	69bb      	ldr	r3, [r7, #24]
 8000f0c:	1ad3      	subs	r3, r2, r3
 8000f0e:	2b02      	cmp	r3, #2
 8000f10:	d901      	bls.n	8000f16 <HAL_RCC_OscConfig+0x522>
          {
            return HAL_TIMEOUT;
 8000f12:	2303      	movs	r3, #3
 8000f14:	e079      	b.n	800100a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000f16:	4b3f      	ldr	r3, [pc, #252]	; (8001014 <HAL_RCC_OscConfig+0x620>)
 8000f18:	681a      	ldr	r2, [r3, #0]
 8000f1a:	2380      	movs	r3, #128	; 0x80
 8000f1c:	049b      	lsls	r3, r3, #18
 8000f1e:	4013      	ands	r3, r2
 8000f20:	d1f0      	bne.n	8000f04 <HAL_RCC_OscConfig+0x510>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000f22:	4b3c      	ldr	r3, [pc, #240]	; (8001014 <HAL_RCC_OscConfig+0x620>)
 8000f24:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000f26:	220f      	movs	r2, #15
 8000f28:	4393      	bics	r3, r2
 8000f2a:	0019      	movs	r1, r3
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000f30:	4b38      	ldr	r3, [pc, #224]	; (8001014 <HAL_RCC_OscConfig+0x620>)
 8000f32:	430a      	orrs	r2, r1
 8000f34:	62da      	str	r2, [r3, #44]	; 0x2c
 8000f36:	4b37      	ldr	r3, [pc, #220]	; (8001014 <HAL_RCC_OscConfig+0x620>)
 8000f38:	685b      	ldr	r3, [r3, #4]
 8000f3a:	4a3a      	ldr	r2, [pc, #232]	; (8001024 <HAL_RCC_OscConfig+0x630>)
 8000f3c:	4013      	ands	r3, r2
 8000f3e:	0019      	movs	r1, r3
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f48:	431a      	orrs	r2, r3
 8000f4a:	4b32      	ldr	r3, [pc, #200]	; (8001014 <HAL_RCC_OscConfig+0x620>)
 8000f4c:	430a      	orrs	r2, r1
 8000f4e:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8000f50:	4b30      	ldr	r3, [pc, #192]	; (8001014 <HAL_RCC_OscConfig+0x620>)
 8000f52:	681a      	ldr	r2, [r3, #0]
 8000f54:	4b2f      	ldr	r3, [pc, #188]	; (8001014 <HAL_RCC_OscConfig+0x620>)
 8000f56:	2180      	movs	r1, #128	; 0x80
 8000f58:	0449      	lsls	r1, r1, #17
 8000f5a:	430a      	orrs	r2, r1
 8000f5c:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f5e:	f7ff fb1b 	bl	8000598 <HAL_GetTick>
 8000f62:	0003      	movs	r3, r0
 8000f64:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000f66:	e008      	b.n	8000f7a <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000f68:	f7ff fb16 	bl	8000598 <HAL_GetTick>
 8000f6c:	0002      	movs	r2, r0
 8000f6e:	69bb      	ldr	r3, [r7, #24]
 8000f70:	1ad3      	subs	r3, r2, r3
 8000f72:	2b02      	cmp	r3, #2
 8000f74:	d901      	bls.n	8000f7a <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 8000f76:	2303      	movs	r3, #3
 8000f78:	e047      	b.n	800100a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000f7a:	4b26      	ldr	r3, [pc, #152]	; (8001014 <HAL_RCC_OscConfig+0x620>)
 8000f7c:	681a      	ldr	r2, [r3, #0]
 8000f7e:	2380      	movs	r3, #128	; 0x80
 8000f80:	049b      	lsls	r3, r3, #18
 8000f82:	4013      	ands	r3, r2
 8000f84:	d0f0      	beq.n	8000f68 <HAL_RCC_OscConfig+0x574>
 8000f86:	e03f      	b.n	8001008 <HAL_RCC_OscConfig+0x614>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000f88:	4b22      	ldr	r3, [pc, #136]	; (8001014 <HAL_RCC_OscConfig+0x620>)
 8000f8a:	681a      	ldr	r2, [r3, #0]
 8000f8c:	4b21      	ldr	r3, [pc, #132]	; (8001014 <HAL_RCC_OscConfig+0x620>)
 8000f8e:	4924      	ldr	r1, [pc, #144]	; (8001020 <HAL_RCC_OscConfig+0x62c>)
 8000f90:	400a      	ands	r2, r1
 8000f92:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f94:	f7ff fb00 	bl	8000598 <HAL_GetTick>
 8000f98:	0003      	movs	r3, r0
 8000f9a:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000f9c:	e008      	b.n	8000fb0 <HAL_RCC_OscConfig+0x5bc>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000f9e:	f7ff fafb 	bl	8000598 <HAL_GetTick>
 8000fa2:	0002      	movs	r2, r0
 8000fa4:	69bb      	ldr	r3, [r7, #24]
 8000fa6:	1ad3      	subs	r3, r2, r3
 8000fa8:	2b02      	cmp	r3, #2
 8000faa:	d901      	bls.n	8000fb0 <HAL_RCC_OscConfig+0x5bc>
          {
            return HAL_TIMEOUT;
 8000fac:	2303      	movs	r3, #3
 8000fae:	e02c      	b.n	800100a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000fb0:	4b18      	ldr	r3, [pc, #96]	; (8001014 <HAL_RCC_OscConfig+0x620>)
 8000fb2:	681a      	ldr	r2, [r3, #0]
 8000fb4:	2380      	movs	r3, #128	; 0x80
 8000fb6:	049b      	lsls	r3, r3, #18
 8000fb8:	4013      	ands	r3, r2
 8000fba:	d1f0      	bne.n	8000f9e <HAL_RCC_OscConfig+0x5aa>
 8000fbc:	e024      	b.n	8001008 <HAL_RCC_OscConfig+0x614>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	6a1b      	ldr	r3, [r3, #32]
 8000fc2:	2b01      	cmp	r3, #1
 8000fc4:	d101      	bne.n	8000fca <HAL_RCC_OscConfig+0x5d6>
      {
        return HAL_ERROR;
 8000fc6:	2301      	movs	r3, #1
 8000fc8:	e01f      	b.n	800100a <HAL_RCC_OscConfig+0x616>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8000fca:	4b12      	ldr	r3, [pc, #72]	; (8001014 <HAL_RCC_OscConfig+0x620>)
 8000fcc:	685b      	ldr	r3, [r3, #4]
 8000fce:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8000fd0:	4b10      	ldr	r3, [pc, #64]	; (8001014 <HAL_RCC_OscConfig+0x620>)
 8000fd2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000fd4:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8000fd6:	697a      	ldr	r2, [r7, #20]
 8000fd8:	2380      	movs	r3, #128	; 0x80
 8000fda:	025b      	lsls	r3, r3, #9
 8000fdc:	401a      	ands	r2, r3
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000fe2:	429a      	cmp	r2, r3
 8000fe4:	d10e      	bne.n	8001004 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8000fe6:	693b      	ldr	r3, [r7, #16]
 8000fe8:	220f      	movs	r2, #15
 8000fea:	401a      	ands	r2, r3
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8000ff0:	429a      	cmp	r2, r3
 8000ff2:	d107      	bne.n	8001004 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8000ff4:	697a      	ldr	r2, [r7, #20]
 8000ff6:	23f0      	movs	r3, #240	; 0xf0
 8000ff8:	039b      	lsls	r3, r3, #14
 8000ffa:	401a      	ands	r2, r3
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8001000:	429a      	cmp	r2, r3
 8001002:	d001      	beq.n	8001008 <HAL_RCC_OscConfig+0x614>
        {
          return HAL_ERROR;
 8001004:	2301      	movs	r3, #1
 8001006:	e000      	b.n	800100a <HAL_RCC_OscConfig+0x616>
        }
      }
    }
  }

  return HAL_OK;
 8001008:	2300      	movs	r3, #0
}
 800100a:	0018      	movs	r0, r3
 800100c:	46bd      	mov	sp, r7
 800100e:	b008      	add	sp, #32
 8001010:	bd80      	pop	{r7, pc}
 8001012:	46c0      	nop			; (mov r8, r8)
 8001014:	40021000 	.word	0x40021000
 8001018:	00001388 	.word	0x00001388
 800101c:	efffffff 	.word	0xefffffff
 8001020:	feffffff 	.word	0xfeffffff
 8001024:	ffc2ffff 	.word	0xffc2ffff

08001028 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001028:	b580      	push	{r7, lr}
 800102a:	b084      	sub	sp, #16
 800102c:	af00      	add	r7, sp, #0
 800102e:	6078      	str	r0, [r7, #4]
 8001030:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	2b00      	cmp	r3, #0
 8001036:	d101      	bne.n	800103c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001038:	2301      	movs	r3, #1
 800103a:	e0b3      	b.n	80011a4 <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800103c:	4b5b      	ldr	r3, [pc, #364]	; (80011ac <HAL_RCC_ClockConfig+0x184>)
 800103e:	681b      	ldr	r3, [r3, #0]
 8001040:	2201      	movs	r2, #1
 8001042:	4013      	ands	r3, r2
 8001044:	683a      	ldr	r2, [r7, #0]
 8001046:	429a      	cmp	r2, r3
 8001048:	d911      	bls.n	800106e <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800104a:	4b58      	ldr	r3, [pc, #352]	; (80011ac <HAL_RCC_ClockConfig+0x184>)
 800104c:	681b      	ldr	r3, [r3, #0]
 800104e:	2201      	movs	r2, #1
 8001050:	4393      	bics	r3, r2
 8001052:	0019      	movs	r1, r3
 8001054:	4b55      	ldr	r3, [pc, #340]	; (80011ac <HAL_RCC_ClockConfig+0x184>)
 8001056:	683a      	ldr	r2, [r7, #0]
 8001058:	430a      	orrs	r2, r1
 800105a:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800105c:	4b53      	ldr	r3, [pc, #332]	; (80011ac <HAL_RCC_ClockConfig+0x184>)
 800105e:	681b      	ldr	r3, [r3, #0]
 8001060:	2201      	movs	r2, #1
 8001062:	4013      	ands	r3, r2
 8001064:	683a      	ldr	r2, [r7, #0]
 8001066:	429a      	cmp	r2, r3
 8001068:	d001      	beq.n	800106e <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 800106a:	2301      	movs	r3, #1
 800106c:	e09a      	b.n	80011a4 <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	681b      	ldr	r3, [r3, #0]
 8001072:	2202      	movs	r2, #2
 8001074:	4013      	ands	r3, r2
 8001076:	d015      	beq.n	80010a4 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	681b      	ldr	r3, [r3, #0]
 800107c:	2204      	movs	r2, #4
 800107e:	4013      	ands	r3, r2
 8001080:	d006      	beq.n	8001090 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8001082:	4b4b      	ldr	r3, [pc, #300]	; (80011b0 <HAL_RCC_ClockConfig+0x188>)
 8001084:	685a      	ldr	r2, [r3, #4]
 8001086:	4b4a      	ldr	r3, [pc, #296]	; (80011b0 <HAL_RCC_ClockConfig+0x188>)
 8001088:	21e0      	movs	r1, #224	; 0xe0
 800108a:	00c9      	lsls	r1, r1, #3
 800108c:	430a      	orrs	r2, r1
 800108e:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001090:	4b47      	ldr	r3, [pc, #284]	; (80011b0 <HAL_RCC_ClockConfig+0x188>)
 8001092:	685b      	ldr	r3, [r3, #4]
 8001094:	22f0      	movs	r2, #240	; 0xf0
 8001096:	4393      	bics	r3, r2
 8001098:	0019      	movs	r1, r3
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	689a      	ldr	r2, [r3, #8]
 800109e:	4b44      	ldr	r3, [pc, #272]	; (80011b0 <HAL_RCC_ClockConfig+0x188>)
 80010a0:	430a      	orrs	r2, r1
 80010a2:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	681b      	ldr	r3, [r3, #0]
 80010a8:	2201      	movs	r2, #1
 80010aa:	4013      	ands	r3, r2
 80010ac:	d040      	beq.n	8001130 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	685b      	ldr	r3, [r3, #4]
 80010b2:	2b01      	cmp	r3, #1
 80010b4:	d107      	bne.n	80010c6 <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80010b6:	4b3e      	ldr	r3, [pc, #248]	; (80011b0 <HAL_RCC_ClockConfig+0x188>)
 80010b8:	681a      	ldr	r2, [r3, #0]
 80010ba:	2380      	movs	r3, #128	; 0x80
 80010bc:	029b      	lsls	r3, r3, #10
 80010be:	4013      	ands	r3, r2
 80010c0:	d114      	bne.n	80010ec <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 80010c2:	2301      	movs	r3, #1
 80010c4:	e06e      	b.n	80011a4 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	685b      	ldr	r3, [r3, #4]
 80010ca:	2b02      	cmp	r3, #2
 80010cc:	d107      	bne.n	80010de <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80010ce:	4b38      	ldr	r3, [pc, #224]	; (80011b0 <HAL_RCC_ClockConfig+0x188>)
 80010d0:	681a      	ldr	r2, [r3, #0]
 80010d2:	2380      	movs	r3, #128	; 0x80
 80010d4:	049b      	lsls	r3, r3, #18
 80010d6:	4013      	ands	r3, r2
 80010d8:	d108      	bne.n	80010ec <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 80010da:	2301      	movs	r3, #1
 80010dc:	e062      	b.n	80011a4 <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80010de:	4b34      	ldr	r3, [pc, #208]	; (80011b0 <HAL_RCC_ClockConfig+0x188>)
 80010e0:	681b      	ldr	r3, [r3, #0]
 80010e2:	2202      	movs	r2, #2
 80010e4:	4013      	ands	r3, r2
 80010e6:	d101      	bne.n	80010ec <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 80010e8:	2301      	movs	r3, #1
 80010ea:	e05b      	b.n	80011a4 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80010ec:	4b30      	ldr	r3, [pc, #192]	; (80011b0 <HAL_RCC_ClockConfig+0x188>)
 80010ee:	685b      	ldr	r3, [r3, #4]
 80010f0:	2203      	movs	r2, #3
 80010f2:	4393      	bics	r3, r2
 80010f4:	0019      	movs	r1, r3
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	685a      	ldr	r2, [r3, #4]
 80010fa:	4b2d      	ldr	r3, [pc, #180]	; (80011b0 <HAL_RCC_ClockConfig+0x188>)
 80010fc:	430a      	orrs	r2, r1
 80010fe:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001100:	f7ff fa4a 	bl	8000598 <HAL_GetTick>
 8001104:	0003      	movs	r3, r0
 8001106:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001108:	e009      	b.n	800111e <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800110a:	f7ff fa45 	bl	8000598 <HAL_GetTick>
 800110e:	0002      	movs	r2, r0
 8001110:	68fb      	ldr	r3, [r7, #12]
 8001112:	1ad3      	subs	r3, r2, r3
 8001114:	4a27      	ldr	r2, [pc, #156]	; (80011b4 <HAL_RCC_ClockConfig+0x18c>)
 8001116:	4293      	cmp	r3, r2
 8001118:	d901      	bls.n	800111e <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 800111a:	2303      	movs	r3, #3
 800111c:	e042      	b.n	80011a4 <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800111e:	4b24      	ldr	r3, [pc, #144]	; (80011b0 <HAL_RCC_ClockConfig+0x188>)
 8001120:	685b      	ldr	r3, [r3, #4]
 8001122:	220c      	movs	r2, #12
 8001124:	401a      	ands	r2, r3
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	685b      	ldr	r3, [r3, #4]
 800112a:	009b      	lsls	r3, r3, #2
 800112c:	429a      	cmp	r2, r3
 800112e:	d1ec      	bne.n	800110a <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001130:	4b1e      	ldr	r3, [pc, #120]	; (80011ac <HAL_RCC_ClockConfig+0x184>)
 8001132:	681b      	ldr	r3, [r3, #0]
 8001134:	2201      	movs	r2, #1
 8001136:	4013      	ands	r3, r2
 8001138:	683a      	ldr	r2, [r7, #0]
 800113a:	429a      	cmp	r2, r3
 800113c:	d211      	bcs.n	8001162 <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800113e:	4b1b      	ldr	r3, [pc, #108]	; (80011ac <HAL_RCC_ClockConfig+0x184>)
 8001140:	681b      	ldr	r3, [r3, #0]
 8001142:	2201      	movs	r2, #1
 8001144:	4393      	bics	r3, r2
 8001146:	0019      	movs	r1, r3
 8001148:	4b18      	ldr	r3, [pc, #96]	; (80011ac <HAL_RCC_ClockConfig+0x184>)
 800114a:	683a      	ldr	r2, [r7, #0]
 800114c:	430a      	orrs	r2, r1
 800114e:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001150:	4b16      	ldr	r3, [pc, #88]	; (80011ac <HAL_RCC_ClockConfig+0x184>)
 8001152:	681b      	ldr	r3, [r3, #0]
 8001154:	2201      	movs	r2, #1
 8001156:	4013      	ands	r3, r2
 8001158:	683a      	ldr	r2, [r7, #0]
 800115a:	429a      	cmp	r2, r3
 800115c:	d001      	beq.n	8001162 <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 800115e:	2301      	movs	r3, #1
 8001160:	e020      	b.n	80011a4 <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	681b      	ldr	r3, [r3, #0]
 8001166:	2204      	movs	r2, #4
 8001168:	4013      	ands	r3, r2
 800116a:	d009      	beq.n	8001180 <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 800116c:	4b10      	ldr	r3, [pc, #64]	; (80011b0 <HAL_RCC_ClockConfig+0x188>)
 800116e:	685b      	ldr	r3, [r3, #4]
 8001170:	4a11      	ldr	r2, [pc, #68]	; (80011b8 <HAL_RCC_ClockConfig+0x190>)
 8001172:	4013      	ands	r3, r2
 8001174:	0019      	movs	r1, r3
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	68da      	ldr	r2, [r3, #12]
 800117a:	4b0d      	ldr	r3, [pc, #52]	; (80011b0 <HAL_RCC_ClockConfig+0x188>)
 800117c:	430a      	orrs	r2, r1
 800117e:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8001180:	f000 f820 	bl	80011c4 <HAL_RCC_GetSysClockFreq>
 8001184:	0001      	movs	r1, r0
 8001186:	4b0a      	ldr	r3, [pc, #40]	; (80011b0 <HAL_RCC_ClockConfig+0x188>)
 8001188:	685b      	ldr	r3, [r3, #4]
 800118a:	091b      	lsrs	r3, r3, #4
 800118c:	220f      	movs	r2, #15
 800118e:	4013      	ands	r3, r2
 8001190:	4a0a      	ldr	r2, [pc, #40]	; (80011bc <HAL_RCC_ClockConfig+0x194>)
 8001192:	5cd3      	ldrb	r3, [r2, r3]
 8001194:	000a      	movs	r2, r1
 8001196:	40da      	lsrs	r2, r3
 8001198:	4b09      	ldr	r3, [pc, #36]	; (80011c0 <HAL_RCC_ClockConfig+0x198>)
 800119a:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 800119c:	2003      	movs	r0, #3
 800119e:	f7ff f9b5 	bl	800050c <HAL_InitTick>
  
  return HAL_OK;
 80011a2:	2300      	movs	r3, #0
}
 80011a4:	0018      	movs	r0, r3
 80011a6:	46bd      	mov	sp, r7
 80011a8:	b004      	add	sp, #16
 80011aa:	bd80      	pop	{r7, pc}
 80011ac:	40022000 	.word	0x40022000
 80011b0:	40021000 	.word	0x40021000
 80011b4:	00001388 	.word	0x00001388
 80011b8:	fffff8ff 	.word	0xfffff8ff
 80011bc:	080015f0 	.word	0x080015f0
 80011c0:	20000000 	.word	0x20000000

080011c4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80011c4:	b580      	push	{r7, lr}
 80011c6:	b086      	sub	sp, #24
 80011c8:	af00      	add	r7, sp, #0
  static const uint8_t aPLLMULFactorTable[16U] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
                                                   10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  static const uint8_t aPredivFactorTable[16U] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
                                                   9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80011ca:	2300      	movs	r3, #0
 80011cc:	60fb      	str	r3, [r7, #12]
 80011ce:	2300      	movs	r3, #0
 80011d0:	60bb      	str	r3, [r7, #8]
 80011d2:	2300      	movs	r3, #0
 80011d4:	617b      	str	r3, [r7, #20]
 80011d6:	2300      	movs	r3, #0
 80011d8:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80011da:	2300      	movs	r3, #0
 80011dc:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 80011de:	4b20      	ldr	r3, [pc, #128]	; (8001260 <HAL_RCC_GetSysClockFreq+0x9c>)
 80011e0:	685b      	ldr	r3, [r3, #4]
 80011e2:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80011e4:	68fb      	ldr	r3, [r7, #12]
 80011e6:	220c      	movs	r2, #12
 80011e8:	4013      	ands	r3, r2
 80011ea:	2b04      	cmp	r3, #4
 80011ec:	d002      	beq.n	80011f4 <HAL_RCC_GetSysClockFreq+0x30>
 80011ee:	2b08      	cmp	r3, #8
 80011f0:	d003      	beq.n	80011fa <HAL_RCC_GetSysClockFreq+0x36>
 80011f2:	e02c      	b.n	800124e <HAL_RCC_GetSysClockFreq+0x8a>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80011f4:	4b1b      	ldr	r3, [pc, #108]	; (8001264 <HAL_RCC_GetSysClockFreq+0xa0>)
 80011f6:	613b      	str	r3, [r7, #16]
      break;
 80011f8:	e02c      	b.n	8001254 <HAL_RCC_GetSysClockFreq+0x90>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 80011fa:	68fb      	ldr	r3, [r7, #12]
 80011fc:	0c9b      	lsrs	r3, r3, #18
 80011fe:	220f      	movs	r2, #15
 8001200:	4013      	ands	r3, r2
 8001202:	4a19      	ldr	r2, [pc, #100]	; (8001268 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001204:	5cd3      	ldrb	r3, [r2, r3]
 8001206:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8001208:	4b15      	ldr	r3, [pc, #84]	; (8001260 <HAL_RCC_GetSysClockFreq+0x9c>)
 800120a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800120c:	220f      	movs	r2, #15
 800120e:	4013      	ands	r3, r2
 8001210:	4a16      	ldr	r2, [pc, #88]	; (800126c <HAL_RCC_GetSysClockFreq+0xa8>)
 8001212:	5cd3      	ldrb	r3, [r2, r3]
 8001214:	60bb      	str	r3, [r7, #8]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8001216:	68fa      	ldr	r2, [r7, #12]
 8001218:	2380      	movs	r3, #128	; 0x80
 800121a:	025b      	lsls	r3, r3, #9
 800121c:	4013      	ands	r3, r2
 800121e:	d009      	beq.n	8001234 <HAL_RCC_GetSysClockFreq+0x70>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001220:	68b9      	ldr	r1, [r7, #8]
 8001222:	4810      	ldr	r0, [pc, #64]	; (8001264 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001224:	f7fe ff70 	bl	8000108 <__udivsi3>
 8001228:	0003      	movs	r3, r0
 800122a:	001a      	movs	r2, r3
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	4353      	muls	r3, r2
 8001230:	617b      	str	r3, [r7, #20]
 8001232:	e009      	b.n	8001248 <HAL_RCC_GetSysClockFreq+0x84>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8001234:	6879      	ldr	r1, [r7, #4]
 8001236:	000a      	movs	r2, r1
 8001238:	0152      	lsls	r2, r2, #5
 800123a:	1a52      	subs	r2, r2, r1
 800123c:	0193      	lsls	r3, r2, #6
 800123e:	1a9b      	subs	r3, r3, r2
 8001240:	00db      	lsls	r3, r3, #3
 8001242:	185b      	adds	r3, r3, r1
 8001244:	021b      	lsls	r3, r3, #8
 8001246:	617b      	str	r3, [r7, #20]
#endif
      }
      sysclockfreq = pllclk;
 8001248:	697b      	ldr	r3, [r7, #20]
 800124a:	613b      	str	r3, [r7, #16]
      break;
 800124c:	e002      	b.n	8001254 <HAL_RCC_GetSysClockFreq+0x90>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800124e:	4b05      	ldr	r3, [pc, #20]	; (8001264 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001250:	613b      	str	r3, [r7, #16]
      break;
 8001252:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8001254:	693b      	ldr	r3, [r7, #16]
}
 8001256:	0018      	movs	r0, r3
 8001258:	46bd      	mov	sp, r7
 800125a:	b006      	add	sp, #24
 800125c:	bd80      	pop	{r7, pc}
 800125e:	46c0      	nop			; (mov r8, r8)
 8001260:	40021000 	.word	0x40021000
 8001264:	007a1200 	.word	0x007a1200
 8001268:	08001600 	.word	0x08001600
 800126c:	08001610 	.word	0x08001610

08001270 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8001270:	b580      	push	{r7, lr}
 8001272:	b084      	sub	sp, #16
 8001274:	af00      	add	r7, sp, #0
 8001276:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	2b00      	cmp	r3, #0
 800127c:	d101      	bne.n	8001282 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800127e:	2301      	movs	r3, #1
 8001280:	e0a8      	b.n	80013d4 <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001286:	2b00      	cmp	r3, #0
 8001288:	d109      	bne.n	800129e <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	685a      	ldr	r2, [r3, #4]
 800128e:	2382      	movs	r3, #130	; 0x82
 8001290:	005b      	lsls	r3, r3, #1
 8001292:	429a      	cmp	r2, r3
 8001294:	d009      	beq.n	80012aa <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	2200      	movs	r2, #0
 800129a:	61da      	str	r2, [r3, #28]
 800129c:	e005      	b.n	80012aa <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	2200      	movs	r2, #0
 80012a2:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	2200      	movs	r2, #0
 80012a8:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	2200      	movs	r2, #0
 80012ae:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	225d      	movs	r2, #93	; 0x5d
 80012b4:	5c9b      	ldrb	r3, [r3, r2]
 80012b6:	b2db      	uxtb	r3, r3
 80012b8:	2b00      	cmp	r3, #0
 80012ba:	d107      	bne.n	80012cc <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	225c      	movs	r2, #92	; 0x5c
 80012c0:	2100      	movs	r1, #0
 80012c2:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	0018      	movs	r0, r3
 80012c8:	f7ff f878 	bl	80003bc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	225d      	movs	r2, #93	; 0x5d
 80012d0:	2102      	movs	r1, #2
 80012d2:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	681b      	ldr	r3, [r3, #0]
 80012d8:	681a      	ldr	r2, [r3, #0]
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	681b      	ldr	r3, [r3, #0]
 80012de:	2140      	movs	r1, #64	; 0x40
 80012e0:	438a      	bics	r2, r1
 80012e2:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	68da      	ldr	r2, [r3, #12]
 80012e8:	23e0      	movs	r3, #224	; 0xe0
 80012ea:	00db      	lsls	r3, r3, #3
 80012ec:	429a      	cmp	r2, r3
 80012ee:	d902      	bls.n	80012f6 <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80012f0:	2300      	movs	r3, #0
 80012f2:	60fb      	str	r3, [r7, #12]
 80012f4:	e002      	b.n	80012fc <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80012f6:	2380      	movs	r3, #128	; 0x80
 80012f8:	015b      	lsls	r3, r3, #5
 80012fa:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	68da      	ldr	r2, [r3, #12]
 8001300:	23f0      	movs	r3, #240	; 0xf0
 8001302:	011b      	lsls	r3, r3, #4
 8001304:	429a      	cmp	r2, r3
 8001306:	d008      	beq.n	800131a <HAL_SPI_Init+0xaa>
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	68da      	ldr	r2, [r3, #12]
 800130c:	23e0      	movs	r3, #224	; 0xe0
 800130e:	00db      	lsls	r3, r3, #3
 8001310:	429a      	cmp	r2, r3
 8001312:	d002      	beq.n	800131a <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	2200      	movs	r2, #0
 8001318:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	685a      	ldr	r2, [r3, #4]
 800131e:	2382      	movs	r3, #130	; 0x82
 8001320:	005b      	lsls	r3, r3, #1
 8001322:	401a      	ands	r2, r3
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	6899      	ldr	r1, [r3, #8]
 8001328:	2384      	movs	r3, #132	; 0x84
 800132a:	021b      	lsls	r3, r3, #8
 800132c:	400b      	ands	r3, r1
 800132e:	431a      	orrs	r2, r3
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	691b      	ldr	r3, [r3, #16]
 8001334:	2102      	movs	r1, #2
 8001336:	400b      	ands	r3, r1
 8001338:	431a      	orrs	r2, r3
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	695b      	ldr	r3, [r3, #20]
 800133e:	2101      	movs	r1, #1
 8001340:	400b      	ands	r3, r1
 8001342:	431a      	orrs	r2, r3
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	6999      	ldr	r1, [r3, #24]
 8001348:	2380      	movs	r3, #128	; 0x80
 800134a:	009b      	lsls	r3, r3, #2
 800134c:	400b      	ands	r3, r1
 800134e:	431a      	orrs	r2, r3
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	69db      	ldr	r3, [r3, #28]
 8001354:	2138      	movs	r1, #56	; 0x38
 8001356:	400b      	ands	r3, r1
 8001358:	431a      	orrs	r2, r3
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	6a1b      	ldr	r3, [r3, #32]
 800135e:	2180      	movs	r1, #128	; 0x80
 8001360:	400b      	ands	r3, r1
 8001362:	431a      	orrs	r2, r3
 8001364:	0011      	movs	r1, r2
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800136a:	2380      	movs	r3, #128	; 0x80
 800136c:	019b      	lsls	r3, r3, #6
 800136e:	401a      	ands	r2, r3
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	430a      	orrs	r2, r1
 8001376:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	699b      	ldr	r3, [r3, #24]
 800137c:	0c1b      	lsrs	r3, r3, #16
 800137e:	2204      	movs	r2, #4
 8001380:	401a      	ands	r2, r3
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001386:	2110      	movs	r1, #16
 8001388:	400b      	ands	r3, r1
 800138a:	431a      	orrs	r2, r3
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001390:	2108      	movs	r1, #8
 8001392:	400b      	ands	r3, r1
 8001394:	431a      	orrs	r2, r3
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	68d9      	ldr	r1, [r3, #12]
 800139a:	23f0      	movs	r3, #240	; 0xf0
 800139c:	011b      	lsls	r3, r3, #4
 800139e:	400b      	ands	r3, r1
 80013a0:	431a      	orrs	r2, r3
 80013a2:	0011      	movs	r1, r2
 80013a4:	68fa      	ldr	r2, [r7, #12]
 80013a6:	2380      	movs	r3, #128	; 0x80
 80013a8:	015b      	lsls	r3, r3, #5
 80013aa:	401a      	ands	r2, r3
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	430a      	orrs	r2, r1
 80013b2:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	681b      	ldr	r3, [r3, #0]
 80013b8:	69da      	ldr	r2, [r3, #28]
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	681b      	ldr	r3, [r3, #0]
 80013be:	4907      	ldr	r1, [pc, #28]	; (80013dc <HAL_SPI_Init+0x16c>)
 80013c0:	400a      	ands	r2, r1
 80013c2:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	2200      	movs	r2, #0
 80013c8:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	225d      	movs	r2, #93	; 0x5d
 80013ce:	2101      	movs	r1, #1
 80013d0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80013d2:	2300      	movs	r3, #0
}
 80013d4:	0018      	movs	r0, r3
 80013d6:	46bd      	mov	sp, r7
 80013d8:	b004      	add	sp, #16
 80013da:	bd80      	pop	{r7, pc}
 80013dc:	fffff7ff 	.word	0xfffff7ff

080013e0 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 80013e0:	b580      	push	{r7, lr}
 80013e2:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 80013e4:	4a06      	ldr	r2, [pc, #24]	; (8001400 <MX_FATFS_Init+0x20>)
 80013e6:	4b07      	ldr	r3, [pc, #28]	; (8001404 <MX_FATFS_Init+0x24>)
 80013e8:	0011      	movs	r1, r2
 80013ea:	0018      	movs	r0, r3
 80013ec:	f000 f8b8 	bl	8001560 <FATFS_LinkDriver>
 80013f0:	0003      	movs	r3, r0
 80013f2:	001a      	movs	r2, r3
 80013f4:	4b04      	ldr	r3, [pc, #16]	; (8001408 <MX_FATFS_Init+0x28>)
 80013f6:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 80013f8:	46c0      	nop			; (mov r8, r8)
 80013fa:	46bd      	mov	sp, r7
 80013fc:	bd80      	pop	{r7, pc}
 80013fe:	46c0      	nop			; (mov r8, r8)
 8001400:	200000a8 	.word	0x200000a8
 8001404:	2000000c 	.word	0x2000000c
 8001408:	200000a4 	.word	0x200000a4

0800140c <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 800140c:	b580      	push	{r7, lr}
 800140e:	b082      	sub	sp, #8
 8001410:	af00      	add	r7, sp, #0
 8001412:	0002      	movs	r2, r0
 8001414:	1dfb      	adds	r3, r7, #7
 8001416:	701a      	strb	r2, [r3, #0]
  /* USER CODE BEGIN INIT */
    Stat = STA_NOINIT;
 8001418:	4b04      	ldr	r3, [pc, #16]	; (800142c <USER_initialize+0x20>)
 800141a:	2201      	movs	r2, #1
 800141c:	701a      	strb	r2, [r3, #0]
    return Stat;
 800141e:	4b03      	ldr	r3, [pc, #12]	; (800142c <USER_initialize+0x20>)
 8001420:	781b      	ldrb	r3, [r3, #0]
 8001422:	b2db      	uxtb	r3, r3
  /* USER CODE END INIT */
}
 8001424:	0018      	movs	r0, r3
 8001426:	46bd      	mov	sp, r7
 8001428:	b002      	add	sp, #8
 800142a:	bd80      	pop	{r7, pc}
 800142c:	20000009 	.word	0x20000009

08001430 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 8001430:	b580      	push	{r7, lr}
 8001432:	b082      	sub	sp, #8
 8001434:	af00      	add	r7, sp, #0
 8001436:	0002      	movs	r2, r0
 8001438:	1dfb      	adds	r3, r7, #7
 800143a:	701a      	strb	r2, [r3, #0]
  /* USER CODE BEGIN STATUS */
    Stat = STA_NOINIT;
 800143c:	4b04      	ldr	r3, [pc, #16]	; (8001450 <USER_status+0x20>)
 800143e:	2201      	movs	r2, #1
 8001440:	701a      	strb	r2, [r3, #0]
    return Stat;
 8001442:	4b03      	ldr	r3, [pc, #12]	; (8001450 <USER_status+0x20>)
 8001444:	781b      	ldrb	r3, [r3, #0]
 8001446:	b2db      	uxtb	r3, r3
  /* USER CODE END STATUS */
}
 8001448:	0018      	movs	r0, r3
 800144a:	46bd      	mov	sp, r7
 800144c:	b002      	add	sp, #8
 800144e:	bd80      	pop	{r7, pc}
 8001450:	20000009 	.word	0x20000009

08001454 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 8001454:	b580      	push	{r7, lr}
 8001456:	b084      	sub	sp, #16
 8001458:	af00      	add	r7, sp, #0
 800145a:	60b9      	str	r1, [r7, #8]
 800145c:	607a      	str	r2, [r7, #4]
 800145e:	603b      	str	r3, [r7, #0]
 8001460:	230f      	movs	r3, #15
 8001462:	18fb      	adds	r3, r7, r3
 8001464:	1c02      	adds	r2, r0, #0
 8001466:	701a      	strb	r2, [r3, #0]
  /* USER CODE BEGIN READ */
    return RES_OK;
 8001468:	2300      	movs	r3, #0
  /* USER CODE END READ */
}
 800146a:	0018      	movs	r0, r3
 800146c:	46bd      	mov	sp, r7
 800146e:	b004      	add	sp, #16
 8001470:	bd80      	pop	{r7, pc}

08001472 <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 8001472:	b580      	push	{r7, lr}
 8001474:	b084      	sub	sp, #16
 8001476:	af00      	add	r7, sp, #0
 8001478:	60b9      	str	r1, [r7, #8]
 800147a:	607a      	str	r2, [r7, #4]
 800147c:	603b      	str	r3, [r7, #0]
 800147e:	230f      	movs	r3, #15
 8001480:	18fb      	adds	r3, r7, r3
 8001482:	1c02      	adds	r2, r0, #0
 8001484:	701a      	strb	r2, [r3, #0]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
    return RES_OK;
 8001486:	2300      	movs	r3, #0
  /* USER CODE END WRITE */
}
 8001488:	0018      	movs	r0, r3
 800148a:	46bd      	mov	sp, r7
 800148c:	b004      	add	sp, #16
 800148e:	bd80      	pop	{r7, pc}

08001490 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 8001490:	b580      	push	{r7, lr}
 8001492:	b084      	sub	sp, #16
 8001494:	af00      	add	r7, sp, #0
 8001496:	603a      	str	r2, [r7, #0]
 8001498:	1dfb      	adds	r3, r7, #7
 800149a:	1c02      	adds	r2, r0, #0
 800149c:	701a      	strb	r2, [r3, #0]
 800149e:	1dbb      	adds	r3, r7, #6
 80014a0:	1c0a      	adds	r2, r1, #0
 80014a2:	701a      	strb	r2, [r3, #0]
  /* USER CODE BEGIN IOCTL */
    DRESULT res = RES_ERROR;
 80014a4:	210f      	movs	r1, #15
 80014a6:	187b      	adds	r3, r7, r1
 80014a8:	2201      	movs	r2, #1
 80014aa:	701a      	strb	r2, [r3, #0]
    return res;
 80014ac:	187b      	adds	r3, r7, r1
 80014ae:	781b      	ldrb	r3, [r3, #0]
  /* USER CODE END IOCTL */
}
 80014b0:	0018      	movs	r0, r3
 80014b2:	46bd      	mov	sp, r7
 80014b4:	b004      	add	sp, #16
 80014b6:	bd80      	pop	{r7, pc}

080014b8 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the paramter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 80014b8:	b590      	push	{r4, r7, lr}
 80014ba:	b087      	sub	sp, #28
 80014bc:	af00      	add	r7, sp, #0
 80014be:	60f8      	str	r0, [r7, #12]
 80014c0:	60b9      	str	r1, [r7, #8]
 80014c2:	1dfb      	adds	r3, r7, #7
 80014c4:	701a      	strb	r2, [r3, #0]
  uint8_t ret = 1;
 80014c6:	2417      	movs	r4, #23
 80014c8:	193b      	adds	r3, r7, r4
 80014ca:	2201      	movs	r2, #1
 80014cc:	701a      	strb	r2, [r3, #0]
  uint8_t DiskNum = 0;
 80014ce:	2016      	movs	r0, #22
 80014d0:	183b      	adds	r3, r7, r0
 80014d2:	2200      	movs	r2, #0
 80014d4:	701a      	strb	r2, [r3, #0]
  
  if(disk.nbr <= _VOLUMES)
 80014d6:	4b21      	ldr	r3, [pc, #132]	; (800155c <FATFS_LinkDriverEx+0xa4>)
 80014d8:	7a5b      	ldrb	r3, [r3, #9]
 80014da:	b2db      	uxtb	r3, r3
 80014dc:	2b01      	cmp	r3, #1
 80014de:	d836      	bhi.n	800154e <FATFS_LinkDriverEx+0x96>
  {
    disk.is_initialized[disk.nbr] = 0;
 80014e0:	4b1e      	ldr	r3, [pc, #120]	; (800155c <FATFS_LinkDriverEx+0xa4>)
 80014e2:	7a5b      	ldrb	r3, [r3, #9]
 80014e4:	b2db      	uxtb	r3, r3
 80014e6:	001a      	movs	r2, r3
 80014e8:	4b1c      	ldr	r3, [pc, #112]	; (800155c <FATFS_LinkDriverEx+0xa4>)
 80014ea:	2100      	movs	r1, #0
 80014ec:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;  
 80014ee:	4b1b      	ldr	r3, [pc, #108]	; (800155c <FATFS_LinkDriverEx+0xa4>)
 80014f0:	7a5b      	ldrb	r3, [r3, #9]
 80014f2:	b2db      	uxtb	r3, r3
 80014f4:	4a19      	ldr	r2, [pc, #100]	; (800155c <FATFS_LinkDriverEx+0xa4>)
 80014f6:	009b      	lsls	r3, r3, #2
 80014f8:	18d3      	adds	r3, r2, r3
 80014fa:	3304      	adds	r3, #4
 80014fc:	68fa      	ldr	r2, [r7, #12]
 80014fe:	601a      	str	r2, [r3, #0]
    disk.lun[disk.nbr] = lun;  
 8001500:	4b16      	ldr	r3, [pc, #88]	; (800155c <FATFS_LinkDriverEx+0xa4>)
 8001502:	7a5b      	ldrb	r3, [r3, #9]
 8001504:	b2db      	uxtb	r3, r3
 8001506:	001a      	movs	r2, r3
 8001508:	4b14      	ldr	r3, [pc, #80]	; (800155c <FATFS_LinkDriverEx+0xa4>)
 800150a:	189b      	adds	r3, r3, r2
 800150c:	1dfa      	adds	r2, r7, #7
 800150e:	7812      	ldrb	r2, [r2, #0]
 8001510:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 8001512:	4b12      	ldr	r3, [pc, #72]	; (800155c <FATFS_LinkDriverEx+0xa4>)
 8001514:	7a5b      	ldrb	r3, [r3, #9]
 8001516:	b2db      	uxtb	r3, r3
 8001518:	1c5a      	adds	r2, r3, #1
 800151a:	b2d1      	uxtb	r1, r2
 800151c:	4a0f      	ldr	r2, [pc, #60]	; (800155c <FATFS_LinkDriverEx+0xa4>)
 800151e:	7251      	strb	r1, [r2, #9]
 8001520:	183a      	adds	r2, r7, r0
 8001522:	7013      	strb	r3, [r2, #0]
    path[0] = DiskNum + '0';
 8001524:	183b      	adds	r3, r7, r0
 8001526:	781b      	ldrb	r3, [r3, #0]
 8001528:	3330      	adds	r3, #48	; 0x30
 800152a:	b2da      	uxtb	r2, r3
 800152c:	68bb      	ldr	r3, [r7, #8]
 800152e:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8001530:	68bb      	ldr	r3, [r7, #8]
 8001532:	3301      	adds	r3, #1
 8001534:	223a      	movs	r2, #58	; 0x3a
 8001536:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8001538:	68bb      	ldr	r3, [r7, #8]
 800153a:	3302      	adds	r3, #2
 800153c:	222f      	movs	r2, #47	; 0x2f
 800153e:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8001540:	68bb      	ldr	r3, [r7, #8]
 8001542:	3303      	adds	r3, #3
 8001544:	2200      	movs	r2, #0
 8001546:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8001548:	193b      	adds	r3, r7, r4
 800154a:	2200      	movs	r2, #0
 800154c:	701a      	strb	r2, [r3, #0]
  }
  
  return ret;
 800154e:	2317      	movs	r3, #23
 8001550:	18fb      	adds	r3, r7, r3
 8001552:	781b      	ldrb	r3, [r3, #0]
}
 8001554:	0018      	movs	r0, r3
 8001556:	46bd      	mov	sp, r7
 8001558:	b007      	add	sp, #28
 800155a:	bd90      	pop	{r4, r7, pc}
 800155c:	200000ac 	.word	0x200000ac

08001560 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path 
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(Diskio_drvTypeDef *drv, char *path)
{
 8001560:	b580      	push	{r7, lr}
 8001562:	b082      	sub	sp, #8
 8001564:	af00      	add	r7, sp, #0
 8001566:	6078      	str	r0, [r7, #4]
 8001568:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800156a:	6839      	ldr	r1, [r7, #0]
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	2200      	movs	r2, #0
 8001570:	0018      	movs	r0, r3
 8001572:	f7ff ffa1 	bl	80014b8 <FATFS_LinkDriverEx>
 8001576:	0003      	movs	r3, r0
}
 8001578:	0018      	movs	r0, r3
 800157a:	46bd      	mov	sp, r7
 800157c:	b002      	add	sp, #8
 800157e:	bd80      	pop	{r7, pc}

08001580 <__libc_init_array>:
 8001580:	b570      	push	{r4, r5, r6, lr}
 8001582:	2600      	movs	r6, #0
 8001584:	4d0c      	ldr	r5, [pc, #48]	; (80015b8 <__libc_init_array+0x38>)
 8001586:	4c0d      	ldr	r4, [pc, #52]	; (80015bc <__libc_init_array+0x3c>)
 8001588:	1b64      	subs	r4, r4, r5
 800158a:	10a4      	asrs	r4, r4, #2
 800158c:	42a6      	cmp	r6, r4
 800158e:	d109      	bne.n	80015a4 <__libc_init_array+0x24>
 8001590:	2600      	movs	r6, #0
 8001592:	f000 f821 	bl	80015d8 <_init>
 8001596:	4d0a      	ldr	r5, [pc, #40]	; (80015c0 <__libc_init_array+0x40>)
 8001598:	4c0a      	ldr	r4, [pc, #40]	; (80015c4 <__libc_init_array+0x44>)
 800159a:	1b64      	subs	r4, r4, r5
 800159c:	10a4      	asrs	r4, r4, #2
 800159e:	42a6      	cmp	r6, r4
 80015a0:	d105      	bne.n	80015ae <__libc_init_array+0x2e>
 80015a2:	bd70      	pop	{r4, r5, r6, pc}
 80015a4:	00b3      	lsls	r3, r6, #2
 80015a6:	58eb      	ldr	r3, [r5, r3]
 80015a8:	4798      	blx	r3
 80015aa:	3601      	adds	r6, #1
 80015ac:	e7ee      	b.n	800158c <__libc_init_array+0xc>
 80015ae:	00b3      	lsls	r3, r6, #2
 80015b0:	58eb      	ldr	r3, [r5, r3]
 80015b2:	4798      	blx	r3
 80015b4:	3601      	adds	r6, #1
 80015b6:	e7f2      	b.n	800159e <__libc_init_array+0x1e>
 80015b8:	08001620 	.word	0x08001620
 80015bc:	08001620 	.word	0x08001620
 80015c0:	08001620 	.word	0x08001620
 80015c4:	08001624 	.word	0x08001624

080015c8 <memset>:
 80015c8:	0003      	movs	r3, r0
 80015ca:	1882      	adds	r2, r0, r2
 80015cc:	4293      	cmp	r3, r2
 80015ce:	d100      	bne.n	80015d2 <memset+0xa>
 80015d0:	4770      	bx	lr
 80015d2:	7019      	strb	r1, [r3, #0]
 80015d4:	3301      	adds	r3, #1
 80015d6:	e7f9      	b.n	80015cc <memset+0x4>

080015d8 <_init>:
 80015d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80015da:	46c0      	nop			; (mov r8, r8)
 80015dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80015de:	bc08      	pop	{r3}
 80015e0:	469e      	mov	lr, r3
 80015e2:	4770      	bx	lr

080015e4 <_fini>:
 80015e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80015e6:	46c0      	nop			; (mov r8, r8)
 80015e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80015ea:	bc08      	pop	{r3}
 80015ec:	469e      	mov	lr, r3
 80015ee:	4770      	bx	lr
