
*** Running vivado
    with args -log main.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source main.tcl

WARNING: Default location for XILINX_HLS not found

****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source main.tcl -notrace
Command: synth_design -top main -part xc7a15tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a15t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a15t'
INFO: [Device 21-403] Loading part xc7a15tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 6535
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2488.371 ; gain = 0.000 ; free physical = 2058 ; free virtual = 10822
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'main' [/home/mira/Documents/olin-cafe-f21/01_game_of_life/main.sv:27]
INFO: [Synth 8-6157] synthesizing module 'conway_cell' [/home/mira/Documents/olin-cafe-f21/01_game_of_life/conway_cell.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'conway_cell' (1#1) [/home/mira/Documents/olin-cafe-f21/01_game_of_life/conway_cell.sv:3]
INFO: [Synth 8-6157] synthesizing module 'led_array_driver' [/home/mira/Documents/olin-cafe-f21/01_game_of_life/led_array_driver.sv:3]
	Parameter N bound to: 8 - type: integer 
	Parameter ROWS bound to: 8 - type: integer 
	Parameter COLS bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'decoder_3_to_8' [/home/mira/Documents/olin-cafe-f21/01_game_of_life/decoder_3_to_8.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'decoder_3_to_8' (2#1) [/home/mira/Documents/olin-cafe-f21/01_game_of_life/decoder_3_to_8.sv:1]
WARNING: [Synth 8-689] width (4) of port connection 'in' does not match port width (3) of module 'decoder_3_to_8' [/home/mira/Documents/olin-cafe-f21/01_game_of_life/led_array_driver.sv:30]
INFO: [Synth 8-6155] done synthesizing module 'led_array_driver' (3#1) [/home/mira/Documents/olin-cafe-f21/01_game_of_life/led_array_driver.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'main' (4#1) [/home/mira/Documents/olin-cafe-f21/01_game_of_life/main.sv:27]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2488.371 ; gain = 0.000 ; free physical = 1177 ; free virtual = 9959
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2488.371 ; gain = 0.000 ; free physical = 1182 ; free virtual = 9966
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2488.371 ; gain = 0.000 ; free physical = 1182 ; free virtual = 9966
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2488.371 ; gain = 0.000 ; free physical = 1175 ; free virtual = 9959
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/mira/Documents/olin-cafe-f21/01_game_of_life/01_game_of_life.xdc]
Finished Parsing XDC File [/home/mira/Documents/olin-cafe-f21/01_game_of_life/01_game_of_life.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/mira/Documents/olin-cafe-f21/01_game_of_life/01_game_of_life.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/main_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/main_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2552.316 ; gain = 0.000 ; free physical = 1913 ; free virtual = 10711
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2552.316 ; gain = 0.000 ; free physical = 1913 ; free virtual = 10711
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2552.316 ; gain = 63.945 ; free physical = 1955 ; free virtual = 10761
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a15tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2552.316 ; gain = 63.945 ; free physical = 1955 ; free virtual = 10761
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2552.316 ; gain = 63.945 ; free physical = 1955 ; free virtual = 10761
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2552.316 ; gain = 63.945 ; free physical = 1944 ; free virtual = 10754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 705   
	   3 Input      1 Bit         XORs := 64    
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 64    
+---Muxes : 
	   2 Input    1 Bit        Muxes := 129   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 45 (col length:60)
BRAMs: 50 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2552.316 ; gain = 63.945 ; free physical = 1897 ; free virtual = 10714
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2552.316 ; gain = 63.945 ; free physical = 1813 ; free virtual = 10629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2552.316 ; gain = 63.945 ; free physical = 1805 ; free virtual = 10621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2552.316 ; gain = 63.945 ; free physical = 1804 ; free virtual = 10621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2552.316 ; gain = 63.945 ; free physical = 1802 ; free virtual = 10618
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2552.316 ; gain = 63.945 ; free physical = 1802 ; free virtual = 10619
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2552.316 ; gain = 63.945 ; free physical = 1802 ; free virtual = 10619
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2552.316 ; gain = 63.945 ; free physical = 1802 ; free virtual = 10618
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2552.316 ; gain = 63.945 ; free physical = 1801 ; free virtual = 10618
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2552.316 ; gain = 63.945 ; free physical = 1801 ; free virtual = 10617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    10|
|3     |LUT1   |     3|
|4     |LUT2   |    42|
|5     |LUT3   |    13|
|6     |LUT4   |     1|
|7     |LUT5   |    60|
|8     |LUT6   |   125|
|9     |MUXF7  |     8|
|10    |FDCE   |    59|
|11    |FDPE   |     5|
|12    |FDRE   |    41|
|13    |IBUF   |     3|
|14    |OBUF   |    21|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2552.316 ; gain = 63.945 ; free physical = 1801 ; free virtual = 10617
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2552.316 ; gain = 0.000 ; free physical = 1857 ; free virtual = 10674
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2552.316 ; gain = 63.945 ; free physical = 1857 ; free virtual = 10673
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2552.316 ; gain = 0.000 ; free physical = 1941 ; free virtual = 10761
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2552.316 ; gain = 0.000 ; free physical = 1881 ; free virtual = 10701
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: c63fac10
INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 2552.316 ; gain = 64.031 ; free physical = 2031 ; free virtual = 10850
INFO: [Common 17-1381] The checkpoint '/home/mira/Documents/olin-cafe-f21/01_game_of_life/xilinx/01_game_of_life.runs/synth_1/main.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file main_utilization_synth.rpt -pb main_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Oct 21 16:50:12 2021...
