// Seed: 437816111
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  assign module_2.id_8 = 0;
  inout wire id_1;
  logic id_3;
  parameter id_4 = -1'b0;
endmodule
module module_1 #(
    parameter id_0 = 32'd51
) (
    input uwire _id_0
);
  wire  id_2;
  logic id_3;
  module_0 modCall_1 (
      id_3,
      id_2
  );
  wire [(  (  -1  )  ) : id_0] id_4, id_5;
  logic id_6;
  assign id_2 = ~1;
endmodule
module module_2 #(
    parameter id_10 = 32'd70,
    parameter id_14 = 32'd24,
    parameter id_19 = 32'd24,
    parameter id_20 = 32'd69,
    parameter id_3  = 32'd33
) (
    input wor id_0,
    output wor id_1,
    input tri id_2,
    input wand _id_3,
    output wor id_4,
    output uwire id_5,
    output supply1 id_6,
    output tri id_7,
    output uwire id_8,
    input wor id_9,
    input wire _id_10,
    input tri1 void id_11,
    output uwire id_12,
    output uwire id_13,
    input wor _id_14,
    input tri id_15,
    output supply0 id_16,
    output uwire id_17,
    input uwire id_18,
    input wand _id_19,
    input wand _id_20,
    input wor id_21
);
  always @(-1);
  assign id_5 = -1;
  localparam id_23 = 1;
  module_0 modCall_1 (
      id_23,
      id_23
  );
  wire [1  -  id_14  *  id_19  &  id_3  ==  {  id_20  {  {  1  ,  -1  }  }  } : id_10] id_24, id_25,
      id_26;
endmodule
