

================================================================
== Vitis HLS Report for 'fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1'
================================================================
* Date:           Thu May  9 15:22:04 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D2
* Solution:       comb_3 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.596 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       10|       10|  0.100 us|  0.100 us|   10|   10|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_33_1  |        8|        8|         1|          1|          1|     8|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     453|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|    12|       0|     262|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     108|    -|
|Register         |        -|     -|     647|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|    12|     647|     823|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+----+---+----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------------+----------------------+---------+----+---+----+-----+
    |mul_32ns_32ns_63_1_1_U13  |mul_32ns_32ns_63_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U14  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_33ns_32ns_64_1_1_U15  |mul_33ns_32ns_64_1_1  |        0|   4|  0|  21|    0|
    |mux_10_4_32_1_1_U19       |mux_10_4_32_1_1       |        0|   0|  0|  54|    0|
    |mux_9_4_32_1_1_U16        |mux_9_4_32_1_1        |        0|   0|  0|  49|    0|
    |mux_9_4_32_1_1_U18        |mux_9_4_32_1_1        |        0|   0|  0|  49|    0|
    |mux_9_4_64_1_1_U17        |mux_9_4_64_1_1        |        0|   0|  0|  49|    0|
    +--------------------------+----------------------+---------+----+---+----+-----+
    |Total                     |                      |        0|  12|  0| 262|    0|
    +--------------------------+----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln33_fu_640_p2       |         +|   0|  0|  12|           4|           1|
    |add_ln42_fu_588_p2       |         +|   0|  0|  64|          64|          64|
    |arr_10_fu_536_p2         |         +|   0|  0|  71|          64|          64|
    |arr_12_fu_594_p2         |         +|   0|  0|  64|          64|          64|
    |tmp_3_fu_498_p11         |         -|   0|  0|  12|           4|           4|
    |tmp_fu_409_p10           |         -|   0|  0|  12|           4|           4|
    |and_ln41_fu_530_p2       |       and|   0|  0|  64|          64|          64|
    |and_ln42_fu_582_p2       |       and|   0|  0|  64|          64|          64|
    |ap_condition_447         |       and|   0|  0|   2|           1|           1|
    |ap_condition_451         |       and|   0|  0|   2|           1|           1|
    |ap_condition_454         |       and|   0|  0|   2|           1|           1|
    |ap_condition_457         |       and|   0|  0|   2|           1|           1|
    |ap_condition_460         |       and|   0|  0|   2|           1|           1|
    |ap_condition_463         |       and|   0|  0|   2|           1|           1|
    |ap_condition_466         |       and|   0|  0|   2|           1|           1|
    |ap_condition_469         |       and|   0|  0|   2|           1|           1|
    |icmp_ln33_fu_366_p2      |      icmp|   0|  0|  12|           4|           4|
    |icmp_ln41_fu_465_p2      |      icmp|   0|  0|  12|           4|           3|
    |icmp_ln42_fu_516_p2      |      icmp|   0|  0|  12|           4|           2|
    |select_ln41_fu_522_p3    |    select|   0|  0|   2|           1|           2|
    |select_ln42_1_fu_574_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln42_fu_549_p3    |    select|   0|  0|  32|           1|          33|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 453|         356|         385|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |arr_1_fu_114             |   9|          2|   64|        128|
    |arr_3_fu_118             |   9|          2|   64|        128|
    |arr_4_fu_122             |   9|          2|   64|        128|
    |arr_5_fu_126             |   9|          2|   64|        128|
    |arr_6_fu_130             |   9|          2|   64|        128|
    |arr_7_fu_134             |   9|          2|   64|        128|
    |arr_8_fu_138             |   9|          2|   64|        128|
    |arr_9_fu_142             |   9|          2|   64|        128|
    |arr_fu_110               |   9|          2|   64|        128|
    |i_1_fu_106               |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 108|         24|  582|       1164|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |ap_CS_fsm                 |   1|   0|    1|          0|
    |ap_done_reg               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |arr_1_fu_114              |  64|   0|   64|          0|
    |arr_3_fu_118              |  64|   0|   64|          0|
    |arr_4_fu_122              |  64|   0|   64|          0|
    |arr_5_fu_126              |  64|   0|   64|          0|
    |arr_6_fu_130              |  64|   0|   64|          0|
    |arr_7_fu_134              |  64|   0|   64|          0|
    |arr_8_fu_138              |  64|   0|   64|          0|
    |arr_9_fu_142              |  64|   0|   64|          0|
    |arr_fu_110                |  64|   0|   64|          0|
    |i_1_fu_106                |   4|   0|    4|          0|
    |zext_ln30_2_cast_reg_841  |  32|   0|   33|          1|
    |zext_ln42_1_cast_reg_836  |  32|   0|   63|         31|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 647|   0|  679|         32|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------------------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |                   Source Object                  |    C Type    |
+-------------------+-----+-----+------------+--------------------------------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1|  return value|
|arr_11             |   in|   64|     ap_none|                                            arr_11|        scalar|
|arr_2              |   in|   64|     ap_none|                                             arr_2|        scalar|
|arg1_r_1_reload    |   in|   32|     ap_none|                                   arg1_r_1_reload|        scalar|
|arg1_r_2_reload    |   in|   32|     ap_none|                                   arg1_r_2_reload|        scalar|
|arg1_r_3_reload    |   in|   32|     ap_none|                                   arg1_r_3_reload|        scalar|
|arg1_r_4_reload    |   in|   32|     ap_none|                                   arg1_r_4_reload|        scalar|
|arg1_r_5_reload    |   in|   32|     ap_none|                                   arg1_r_5_reload|        scalar|
|arg1_r_6_reload    |   in|   32|     ap_none|                                   arg1_r_6_reload|        scalar|
|arg1_r_7_reload    |   in|   32|     ap_none|                                   arg1_r_7_reload|        scalar|
|arg1_r_8_reload    |   in|   32|     ap_none|                                   arg1_r_8_reload|        scalar|
|arg1_r_9_reload    |   in|   32|     ap_none|                                   arg1_r_9_reload|        scalar|
|mul_ln27           |   in|   32|     ap_none|                                          mul_ln27|        scalar|
|zext_ln30_2        |   in|   32|     ap_none|                                       zext_ln30_2|        scalar|
|zext_ln42_1        |   in|   32|     ap_none|                                       zext_ln42_1|        scalar|
|arr_10_out         |  out|   64|      ap_vld|                                        arr_10_out|       pointer|
|arr_10_out_ap_vld  |  out|    1|      ap_vld|                                        arr_10_out|       pointer|
|arr_9_out          |  out|   64|      ap_vld|                                         arr_9_out|       pointer|
|arr_9_out_ap_vld   |  out|    1|      ap_vld|                                         arr_9_out|       pointer|
|arr_8_out          |  out|   64|      ap_vld|                                         arr_8_out|       pointer|
|arr_8_out_ap_vld   |  out|    1|      ap_vld|                                         arr_8_out|       pointer|
|arr_7_out          |  out|   64|      ap_vld|                                         arr_7_out|       pointer|
|arr_7_out_ap_vld   |  out|    1|      ap_vld|                                         arr_7_out|       pointer|
|arr_6_out          |  out|   64|      ap_vld|                                         arr_6_out|       pointer|
|arr_6_out_ap_vld   |  out|    1|      ap_vld|                                         arr_6_out|       pointer|
|arr_5_out          |  out|   64|      ap_vld|                                         arr_5_out|       pointer|
|arr_5_out_ap_vld   |  out|    1|      ap_vld|                                         arr_5_out|       pointer|
|arr_4_out          |  out|   64|      ap_vld|                                         arr_4_out|       pointer|
|arr_4_out_ap_vld   |  out|    1|      ap_vld|                                         arr_4_out|       pointer|
|arr_3_out          |  out|   64|      ap_vld|                                         arr_3_out|       pointer|
|arr_3_out_ap_vld   |  out|    1|      ap_vld|                                         arr_3_out|       pointer|
|arr_out            |  out|   64|      ap_vld|                                           arr_out|       pointer|
|arr_out_ap_vld     |  out|    1|      ap_vld|                                           arr_out|       pointer|
+-------------------+-----+-----+------------+--------------------------------------------------+--------------+

