var searchData=
[
  ['u16_0',['u16',['../group___c_m_s_i_s__core___debug_functions.html#ga15e7f323b51b999e4f9afe8024e971de',1,'ITM_Type::@44::u16'],['../group___c_m_s_i_s__core___debug_functions.html#ga962a970dfd286cad7f8a8577e87d4ad3',1,'ITM_Type::u16'],['../group___c_m_s_i_s__core___debug_functions.html#ga1cd61d2538c16adc221dd4d0f8d11091',1,'ITM_Type::@8::u16'],['../group___c_m_s_i_s__core___debug_functions.html#ga212230419cc470e9e21212587d266e45',1,'ITM_Type::@29::u16'],['../group___c_m_s_i_s__core___debug_functions.html#ga3f08daec9766cad1a3793a838d1682a0',1,'ITM_Type::@34::u16'],['../group___c_m_s_i_s__core___debug_functions.html#ga7807bef5464e8b53d21be2fef7f8aec0',1,'ITM_Type::@39::u16'],['../group___c_m_s_i_s__core___debug_functions.html#ga192729d8dab75456a074fecdcb747de0',1,'ITM_Type::@53::u16']]],
  ['u32_1',['u32',['../group___c_m_s_i_s__core___debug_functions.html#ga2fd31d28848513a8cd70016a9da61545',1,'ITM_Type::@44::u32'],['../group___c_m_s_i_s__core___debug_functions.html#ga5834885903a557674f078f3b71fa8bc8',1,'ITM_Type::u32'],['../group___c_m_s_i_s__core___debug_functions.html#ga41a2c6a36658c3818e1a16f42446a194',1,'ITM_Type::@8::u32'],['../group___c_m_s_i_s__core___debug_functions.html#ga440434925bc59b97d7b73a52f01ca8eb',1,'ITM_Type::@29::u32'],['../group___c_m_s_i_s__core___debug_functions.html#ga997057a616005f848ba8591558b70536',1,'ITM_Type::@34::u32'],['../group___c_m_s_i_s__core___debug_functions.html#ga62c9c4db33120ca82247e41933d57074',1,'ITM_Type::@39::u32'],['../group___c_m_s_i_s__core___debug_functions.html#ga41c566e1735b3836907c4b77051f12dc',1,'ITM_Type::@53::u32']]],
  ['u8_2',['u8',['../group___c_m_s_i_s__core___debug_functions.html#gae773bf9f9dac64e6c28b14aa39f74275',1,'ITM_Type::u8'],['../group___c_m_s_i_s__core___debug_functions.html#ga1ad802a9edd2dd26502a968139d767ff',1,'ITM_Type::@8::u8'],['../group___c_m_s_i_s__core___debug_functions.html#ga6fbcc9b46439716bbfd2615c7d4a4760',1,'ITM_Type::@29::u8'],['../group___c_m_s_i_s__core___debug_functions.html#ga3102f6a84b7a2ce330939386a4494237',1,'ITM_Type::@34::u8'],['../group___c_m_s_i_s__core___debug_functions.html#ga4b445df00e5f243514628ffcd5ae1545',1,'ITM_Type::@39::u8'],['../group___c_m_s_i_s__core___debug_functions.html#ga838136fa3b03a1b826341e86aea0105c',1,'ITM_Type::@44::u8'],['../group___c_m_s_i_s__core___debug_functions.html#ga35110cc5d61307aaf991754358b59498',1,'ITM_Type::@53::u8']]],
  ['uid_5fbase_3',['UID_BASE',['../group___peripheral__memory__map.html#ga664eda42b83c919b153b07b23348be67',1,'stm32f072xb.h']]],
  ['usart1_4',['USART1',['../group___peripheral__declaration.html#ga92871691058ff7ccffd7635930cb08da',1,'stm32f072xb.h']]],
  ['usart1_5fbase_5',['USART1_BASE',['../group___peripheral__memory__map.html#ga86162ab3f740db9026c1320d46938b4d',1,'stm32f072xb.h']]],
  ['usart1_5firqn_6',['USART1_IRQn',['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab',1,'stm32f072xb.h']]],
  ['usart2_7',['USART2',['../group___peripheral__declaration.html#gaf114a9eab03ca08a6fb720e511595930',1,'stm32f072xb.h']]],
  ['usart2_5fbase_8',['USART2_BASE',['../group___peripheral__memory__map.html#gade83162a04bca0b15b39018a8e8ec090',1,'stm32f072xb.h']]],
  ['usart2_5firqn_9',['USART2_IRQn',['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e',1,'stm32f072xb.h']]],
  ['usart3_10',['USART3',['../group___peripheral__declaration.html#ga2350115553c1fe0a7bc14e6a7ec6a225',1,'stm32f072xb.h']]],
  ['usart3_5f4_5firqn_11',['USART3_4_IRQn',['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8add6606f10b425acd45f5b193aaffefdf',1,'stm32f072xb.h']]],
  ['usart3_5f6_5firqhandler_12',['USART3_6_IRQHandler',['../group__stm32f072xb.html#gaf04189172ff710986cd652a06e6f3f69',1,'stm32f072xb.h']]],
  ['usart3_5f6_5firqn_13',['USART3_6_IRQn',['../group__stm32f072xb.html#gade0cba0a5aa75d4a35b1a6d41f4b3283',1,'stm32f072xb.h']]],
  ['usart3_5f8_5firqhandler_14',['USART3_8_IRQHandler',['../group__stm32f072xb.html#ga36a6fa2533fdea503ca6341545d3148e',1,'stm32f072xb.h']]],
  ['usart3_5f8_5firqn_15',['USART3_8_IRQn',['../group__stm32f072xb.html#gad8e0c20d4c7a475d383e6b992ec23332',1,'stm32f072xb.h']]],
  ['usart3_5fbase_16',['USART3_BASE',['../group___peripheral__memory__map.html#gabe0d6539ac0026d598274ee7f45b0251',1,'stm32f072xb.h']]],
  ['usart4_17',['USART4',['../group___peripheral__declaration.html#ga994759b8667e101cc1346d67833d980c',1,'stm32f072xb.h']]],
  ['usart4_5fbase_18',['USART4_BASE',['../group___peripheral__memory__map.html#gafa384bb1e7d610a806f7c1f1dbc72ac5',1,'stm32f072xb.h']]],
  ['usart_5f7bits_5fsupport_19',['USART_7BITS_SUPPORT',['../group___peripheral___registers___bits___definition.html#gac1767f8e75439b5ad5474fb2bad831ca',1,'stm32f072xb.h']]],
  ['usart_5fbrr_5fdiv_5ffraction_20',['USART_BRR_DIV_FRACTION',['../group___peripheral___registers___bits___definition.html#ga2d7dd57632bcc0f7f3b635da39b4be3e',1,'stm32f072xb.h']]],
  ['usart_5fbrr_5fdiv_5ffraction_5fmsk_21',['USART_BRR_DIV_FRACTION_Msk',['../group___peripheral___registers___bits___definition.html#ga27d26e25a2acc22989a0522951e1c406',1,'stm32f072xb.h']]],
  ['usart_5fbrr_5fdiv_5ffraction_5fpos_22',['USART_BRR_DIV_FRACTION_Pos',['../group___peripheral___registers___bits___definition.html#gaa4da3df12337bdcb5b93129db2719a5e',1,'stm32f072xb.h']]],
  ['usart_5fbrr_5fdiv_5fmantissa_23',['USART_BRR_DIV_MANTISSA',['../group___peripheral___registers___bits___definition.html#gaac5ff609d9d5f5cb4bdbd3a5c0c9a8c2',1,'stm32f072xb.h']]],
  ['usart_5fbrr_5fdiv_5fmantissa_5fmsk_24',['USART_BRR_DIV_MANTISSA_Msk',['../group___peripheral___registers___bits___definition.html#gae8739f2a9ca35ed93f81353a7a206a0b',1,'stm32f072xb.h']]],
  ['usart_5fbrr_5fdiv_5fmantissa_5fpos_25',['USART_BRR_DIV_MANTISSA_Pos',['../group___peripheral___registers___bits___definition.html#gaf38af4d54f6346fc7998ecd0618c22f3',1,'stm32f072xb.h']]],
  ['usart_5fcr1_5fcmie_26',['USART_CR1_CMIE',['../group___peripheral___registers___bits___definition.html#gaac6e25c121fc78142f8866809bc98aaa',1,'stm32f072xb.h']]],
  ['usart_5fcr1_5fcmie_5fmsk_27',['USART_CR1_CMIE_Msk',['../group___peripheral___registers___bits___definition.html#ga7b5174025558ca07302b4cbd4c3a3c93',1,'stm32f072xb.h']]],
  ['usart_5fcr1_5fcmie_5fpos_28',['USART_CR1_CMIE_Pos',['../group___peripheral___registers___bits___definition.html#gac313f7deb7198a2c0d53446c418e434b',1,'stm32f072xb.h']]],
  ['usart_5fcr1_5fdeat_29',['USART_CR1_DEAT',['../group___peripheral___registers___bits___definition.html#ga6bdc2e80e4545996ecb5901915d13e28',1,'stm32f072xb.h']]],
  ['usart_5fcr1_5fdeat_5f0_30',['USART_CR1_DEAT_0',['../group___peripheral___registers___bits___definition.html#gab3c5a5427a9d6f31a4dff944079379c3',1,'stm32f072xb.h']]],
  ['usart_5fcr1_5fdeat_5f1_31',['USART_CR1_DEAT_1',['../group___peripheral___registers___bits___definition.html#ga915c67729309721386a3211e7ef9c097',1,'stm32f072xb.h']]],
  ['usart_5fcr1_5fdeat_5f2_32',['USART_CR1_DEAT_2',['../group___peripheral___registers___bits___definition.html#ga37334305484b5177eb2b0c0fbd38f333',1,'stm32f072xb.h']]],
  ['usart_5fcr1_5fdeat_5f3_33',['USART_CR1_DEAT_3',['../group___peripheral___registers___bits___definition.html#gaad9044f6093b026dae8651416935dd2a',1,'stm32f072xb.h']]],
  ['usart_5fcr1_5fdeat_5f4_34',['USART_CR1_DEAT_4',['../group___peripheral___registers___bits___definition.html#ga21679d47bc5412b3ff3821da03d3695e',1,'stm32f072xb.h']]],
  ['usart_5fcr1_5fdeat_5fmsk_35',['USART_CR1_DEAT_Msk',['../group___peripheral___registers___bits___definition.html#gacf428b58fe78a921cec6d585556253c7',1,'stm32f072xb.h']]],
  ['usart_5fcr1_5fdeat_5fpos_36',['USART_CR1_DEAT_Pos',['../group___peripheral___registers___bits___definition.html#ga7640a539139354f68939dd6c4213eeda',1,'stm32f072xb.h']]],
  ['usart_5fcr1_5fdedt_37',['USART_CR1_DEDT',['../group___peripheral___registers___bits___definition.html#gab2d95af966e08146e1172c4b828bda38',1,'stm32f072xb.h']]],
  ['usart_5fcr1_5fdedt_5f0_38',['USART_CR1_DEDT_0',['../group___peripheral___registers___bits___definition.html#ga01b664114104da4e943d96b59ba37142',1,'stm32f072xb.h']]],
  ['usart_5fcr1_5fdedt_5f1_39',['USART_CR1_DEDT_1',['../group___peripheral___registers___bits___definition.html#ga9691b8bc3d8dcc892379bf7d920b6396',1,'stm32f072xb.h']]],
  ['usart_5fcr1_5fdedt_5f2_40',['USART_CR1_DEDT_2',['../group___peripheral___registers___bits___definition.html#gaeafaf7f6ddcceffd20558f162dd9c8e1',1,'stm32f072xb.h']]],
  ['usart_5fcr1_5fdedt_5f3_41',['USART_CR1_DEDT_3',['../group___peripheral___registers___bits___definition.html#gafe2670a86aa9a616ff375b6930ffa70b',1,'stm32f072xb.h']]],
  ['usart_5fcr1_5fdedt_5f4_42',['USART_CR1_DEDT_4',['../group___peripheral___registers___bits___definition.html#gaa005f970098bde194883b57529b0d306',1,'stm32f072xb.h']]],
  ['usart_5fcr1_5fdedt_5fmsk_43',['USART_CR1_DEDT_Msk',['../group___peripheral___registers___bits___definition.html#ga9847feffa692f728663f3c612cbf4f2e',1,'stm32f072xb.h']]],
  ['usart_5fcr1_5fdedt_5fpos_44',['USART_CR1_DEDT_Pos',['../group___peripheral___registers___bits___definition.html#gadf30bbaacca54d128b14fc80293a3fb9',1,'stm32f072xb.h']]],
  ['usart_5fcr1_5feobie_45',['USART_CR1_EOBIE',['../group___peripheral___registers___bits___definition.html#gae527749fded038f642974711b1d53ba3',1,'stm32f072xb.h']]],
  ['usart_5fcr1_5feobie_5fmsk_46',['USART_CR1_EOBIE_Msk',['../group___peripheral___registers___bits___definition.html#ga4c5a159ef2d22e88ce651ee3b9ea54a6',1,'stm32f072xb.h']]],
  ['usart_5fcr1_5feobie_5fpos_47',['USART_CR1_EOBIE_Pos',['../group___peripheral___registers___bits___definition.html#gab8d4b4a174a7e19ee43b94891582b703',1,'stm32f072xb.h']]],
  ['usart_5fcr1_5fidleie_48',['USART_CR1_IDLEIE',['../group___peripheral___registers___bits___definition.html#ga5221d09eebd12445a20f221bf98066f8',1,'stm32f072xb.h']]],
  ['usart_5fcr1_5fidleie_5fmsk_49',['USART_CR1_IDLEIE_Msk',['../group___peripheral___registers___bits___definition.html#ga8ad37a38ae2c8a059a922f5b33c5c2aa',1,'stm32f072xb.h']]],
  ['usart_5fcr1_5fidleie_5fpos_50',['USART_CR1_IDLEIE_Pos',['../group___peripheral___registers___bits___definition.html#ga5ba3e0fc695108b77498a9fdbacc95d3',1,'stm32f072xb.h']]],
  ['usart_5fcr1_5fm_51',['USART_CR1_M',['../group___peripheral___registers___bits___definition.html#ga95f0288b9c6aaeca7cb6550a2e6833e2',1,'stm32f072xb.h']]],
  ['usart_5fcr1_5fm0_52',['USART_CR1_M0',['../group___peripheral___registers___bits___definition.html#gaaf15ab248c1ff14e344bf95a494c3ad8',1,'stm32f072xb.h']]],
  ['usart_5fcr1_5fm0_5fmsk_53',['USART_CR1_M0_Msk',['../group___peripheral___registers___bits___definition.html#ga50313a1d273a0fdbeea56839fb97996d',1,'stm32f072xb.h']]],
  ['usart_5fcr1_5fm0_5fpos_54',['USART_CR1_M0_Pos',['../group___peripheral___registers___bits___definition.html#ga45131329617759787a4866ce988d35e3',1,'stm32f072xb.h']]],
  ['usart_5fcr1_5fm1_55',['USART_CR1_M1',['../group___peripheral___registers___bits___definition.html#gae19a4c9577dfb1569cf6f564fe6c4949',1,'stm32f072xb.h']]],
  ['usart_5fcr1_5fm1_5fmsk_56',['USART_CR1_M1_Msk',['../group___peripheral___registers___bits___definition.html#ga93c47c9950e9e8727dfc74abaf4be164',1,'stm32f072xb.h']]],
  ['usart_5fcr1_5fm1_5fpos_57',['USART_CR1_M1_Pos',['../group___peripheral___registers___bits___definition.html#ga747b341323db9d1a6f4f6524ff93725e',1,'stm32f072xb.h']]],
  ['usart_5fcr1_5fm_5fmsk_58',['USART_CR1_M_Msk',['../group___peripheral___registers___bits___definition.html#ga3b5f5bc798207f9cc9e54ab080637634',1,'stm32f072xb.h']]],
  ['usart_5fcr1_5fm_5fpos_59',['USART_CR1_M_Pos',['../group___peripheral___registers___bits___definition.html#ga8b16c1bf94dba8a889397c5933322308',1,'stm32f072xb.h']]],
  ['usart_5fcr1_5fmme_60',['USART_CR1_MME',['../group___peripheral___registers___bits___definition.html#ga4ae32b0c22f90fa8295d2ed96c2fd54d',1,'stm32f072xb.h']]],
  ['usart_5fcr1_5fmme_5fmsk_61',['USART_CR1_MME_Msk',['../group___peripheral___registers___bits___definition.html#gaf1337df7835fb7605f567f8c23336510',1,'stm32f072xb.h']]],
  ['usart_5fcr1_5fmme_5fpos_62',['USART_CR1_MME_Pos',['../group___peripheral___registers___bits___definition.html#ga68a0428a58ed317ba2baf6362123930f',1,'stm32f072xb.h']]],
  ['usart_5fcr1_5fover8_63',['USART_CR1_OVER8',['../group___peripheral___registers___bits___definition.html#gaed6caeb0cb48f1a7b34090f31a92a8e2',1,'stm32f072xb.h']]],
  ['usart_5fcr1_5fover8_5fmsk_64',['USART_CR1_OVER8_Msk',['../group___peripheral___registers___bits___definition.html#gac009e53008167c20955efe87a147ea02',1,'stm32f072xb.h']]],
  ['usart_5fcr1_5fover8_5fpos_65',['USART_CR1_OVER8_Pos',['../group___peripheral___registers___bits___definition.html#ga7f51c380de00d417c76712183070ff01',1,'stm32f072xb.h']]],
  ['usart_5fcr1_5fpce_66',['USART_CR1_PCE',['../group___peripheral___registers___bits___definition.html#ga60f8fcf084f9a8514efafb617c70b074',1,'stm32f072xb.h']]],
  ['usart_5fcr1_5fpce_5fmsk_67',['USART_CR1_PCE_Msk',['../group___peripheral___registers___bits___definition.html#ga60894c2937928b5ca83fe73e60e1c9c1',1,'stm32f072xb.h']]],
  ['usart_5fcr1_5fpce_5fpos_68',['USART_CR1_PCE_Pos',['../group___peripheral___registers___bits___definition.html#ga1029c679b6ce540fc8343e074387fa5b',1,'stm32f072xb.h']]],
  ['usart_5fcr1_5fpeie_69',['USART_CR1_PEIE',['../group___peripheral___registers___bits___definition.html#ga27405d413b6d355ccdb076d52fef6875',1,'stm32f072xb.h']]],
  ['usart_5fcr1_5fpeie_5fmsk_70',['USART_CR1_PEIE_Msk',['../group___peripheral___registers___bits___definition.html#gad99fb4719a46d6d1d423d7ffe7ce06e1',1,'stm32f072xb.h']]],
  ['usart_5fcr1_5fpeie_5fpos_71',['USART_CR1_PEIE_Pos',['../group___peripheral___registers___bits___definition.html#ga46a693e8924defd8e57b0b08323afa0b',1,'stm32f072xb.h']]],
  ['usart_5fcr1_5fps_72',['USART_CR1_PS',['../group___peripheral___registers___bits___definition.html#ga2e159d36ab2c93a2c1942df60e9eebbe',1,'stm32f072xb.h']]],
  ['usart_5fcr1_5fps_5fmsk_73',['USART_CR1_PS_Msk',['../group___peripheral___registers___bits___definition.html#ga08638afebc30caad3337f1faac6d904e',1,'stm32f072xb.h']]],
  ['usart_5fcr1_5fps_5fpos_74',['USART_CR1_PS_Pos',['../group___peripheral___registers___bits___definition.html#gaf2e65e62ab989658fec2bdaad7892c16',1,'stm32f072xb.h']]],
  ['usart_5fcr1_5fre_75',['USART_CR1_RE',['../group___peripheral___registers___bits___definition.html#gada0d5d407a22264de847bc1b40a17aeb',1,'stm32f072xb.h']]],
  ['usart_5fcr1_5fre_5fmsk_76',['USART_CR1_RE_Msk',['../group___peripheral___registers___bits___definition.html#ga625927bbfd40ce911de7183cae92e682',1,'stm32f072xb.h']]],
  ['usart_5fcr1_5fre_5fpos_77',['USART_CR1_RE_Pos',['../group___peripheral___registers___bits___definition.html#ga678b98c07ad61dec17131716d1ddfa58',1,'stm32f072xb.h']]],
  ['usart_5fcr1_5frtoie_78',['USART_CR1_RTOIE',['../group___peripheral___registers___bits___definition.html#gabfe55005a97f8ea7ca8e630e6c08912d',1,'stm32f072xb.h']]],
  ['usart_5fcr1_5frtoie_5fmsk_79',['USART_CR1_RTOIE_Msk',['../group___peripheral___registers___bits___definition.html#gacb1575795973e3e34e3fe4bb420a8d58',1,'stm32f072xb.h']]],
  ['usart_5fcr1_5frtoie_5fpos_80',['USART_CR1_RTOIE_Pos',['../group___peripheral___registers___bits___definition.html#ga91a808309c2809d8b08f0782fb321ae8',1,'stm32f072xb.h']]],
  ['usart_5fcr1_5frxneie_81',['USART_CR1_RXNEIE',['../group___peripheral___registers___bits___definition.html#ga91118f867adfdb2e805beea86666de04',1,'stm32f072xb.h']]],
  ['usart_5fcr1_5frxneie_5fmsk_82',['USART_CR1_RXNEIE_Msk',['../group___peripheral___registers___bits___definition.html#gac2e4ba1ab97599cbf7f182d2cfc80543',1,'stm32f072xb.h']]],
  ['usart_5fcr1_5frxneie_5fpos_83',['USART_CR1_RXNEIE_Pos',['../group___peripheral___registers___bits___definition.html#ga2232ea76bad178a6e945fe573c2dc984',1,'stm32f072xb.h']]],
  ['usart_5fcr1_5ftcie_84',['USART_CR1_TCIE',['../group___peripheral___registers___bits___definition.html#gaa17130690a1ca95b972429eb64d4254e',1,'stm32f072xb.h']]],
  ['usart_5fcr1_5ftcie_5fmsk_85',['USART_CR1_TCIE_Msk',['../group___peripheral___registers___bits___definition.html#gad3ff7666f8e81e2cf6d40bebaf0a84b7',1,'stm32f072xb.h']]],
  ['usart_5fcr1_5ftcie_5fpos_86',['USART_CR1_TCIE_Pos',['../group___peripheral___registers___bits___definition.html#ga3ee92ad658865410023fc8508325024a',1,'stm32f072xb.h']]],
  ['usart_5fcr1_5fte_87',['USART_CR1_TE',['../group___peripheral___registers___bits___definition.html#gade7f090b04fd78b755b43357ecaa9622',1,'stm32f072xb.h']]],
  ['usart_5fcr1_5fte_5fmsk_88',['USART_CR1_TE_Msk',['../group___peripheral___registers___bits___definition.html#ga0c5e02008c2fde7c5f0070d94ee77bce',1,'stm32f072xb.h']]],
  ['usart_5fcr1_5fte_5fpos_89',['USART_CR1_TE_Pos',['../group___peripheral___registers___bits___definition.html#ga53df187761bfed354686b47e0a691564',1,'stm32f072xb.h']]],
  ['usart_5fcr1_5ftxeie_90',['USART_CR1_TXEIE',['../group___peripheral___registers___bits___definition.html#ga70422871d15f974b464365e7fe1877e9',1,'stm32f072xb.h']]],
  ['usart_5fcr1_5ftxeie_5fmsk_91',['USART_CR1_TXEIE_Msk',['../group___peripheral___registers___bits___definition.html#ga65436dd25155a36250ee090dd940caa5',1,'stm32f072xb.h']]],
  ['usart_5fcr1_5ftxeie_5fpos_92',['USART_CR1_TXEIE_Pos',['../group___peripheral___registers___bits___definition.html#ga6931210415f36d727f75bfc856aed9ef',1,'stm32f072xb.h']]],
  ['usart_5fcr1_5fue_93',['USART_CR1_UE',['../group___peripheral___registers___bits___definition.html#ga2bb650676aaae4a5203f372d497d5947',1,'stm32f072xb.h']]],
  ['usart_5fcr1_5fue_5fmsk_94',['USART_CR1_UE_Msk',['../group___peripheral___registers___bits___definition.html#gab8b32c050e6d9482a819e0107ceb9f83',1,'stm32f072xb.h']]],
  ['usart_5fcr1_5fue_5fpos_95',['USART_CR1_UE_Pos',['../group___peripheral___registers___bits___definition.html#ga64f40c78bbc597ada96c2ec828722eeb',1,'stm32f072xb.h']]],
  ['usart_5fcr1_5fuesm_96',['USART_CR1_UESM',['../group___peripheral___registers___bits___definition.html#ga1bf035f3a6674183945975fdda9e5d3a',1,'stm32f072xb.h']]],
  ['usart_5fcr1_5fuesm_5fmsk_97',['USART_CR1_UESM_Msk',['../group___peripheral___registers___bits___definition.html#ga0c1b9313fa3cc9ed8f080deb97c42abe',1,'stm32f072xb.h']]],
  ['usart_5fcr1_5fuesm_5fpos_98',['USART_CR1_UESM_Pos',['../group___peripheral___registers___bits___definition.html#ga099541a7c10ddc409196eb14e87897a0',1,'stm32f072xb.h']]],
  ['usart_5fcr1_5fwake_99',['USART_CR1_WAKE',['../group___peripheral___registers___bits___definition.html#gad831dfc169fcf14b7284984dbecf322d',1,'stm32f072xb.h']]],
  ['usart_5fcr1_5fwake_5fmsk_100',['USART_CR1_WAKE_Msk',['../group___peripheral___registers___bits___definition.html#gab0bc41f3a11fced743f19684211eacd6',1,'stm32f072xb.h']]],
  ['usart_5fcr1_5fwake_5fpos_101',['USART_CR1_WAKE_Pos',['../group___peripheral___registers___bits___definition.html#ga86cc2060fef5dc3ce6820e31f0156492',1,'stm32f072xb.h']]],
  ['usart_5fcr2_5fabren_102',['USART_CR2_ABREN',['../group___peripheral___registers___bits___definition.html#gaaa290a89959d43fecf43f89d66123a0a',1,'stm32f072xb.h']]],
  ['usart_5fcr2_5fabren_5fmsk_103',['USART_CR2_ABREN_Msk',['../group___peripheral___registers___bits___definition.html#ga01b8b21a9bb234c28cba2ba46eb91d47',1,'stm32f072xb.h']]],
  ['usart_5fcr2_5fabren_5fpos_104',['USART_CR2_ABREN_Pos',['../group___peripheral___registers___bits___definition.html#gabd50e8338e173588e3e228cd36fea49b',1,'stm32f072xb.h']]],
  ['usart_5fcr2_5fabrmode_105',['USART_CR2_ABRMODE',['../group___peripheral___registers___bits___definition.html#ga7b0a61926b32b1bbe136944c4133d2be',1,'stm32f072xb.h']]],
  ['usart_5fcr2_5fabrmode_5f0_106',['USART_CR2_ABRMODE_0',['../group___peripheral___registers___bits___definition.html#ga74a9e3740bd087f5170c58b85bc4e689',1,'stm32f072xb.h']]],
  ['usart_5fcr2_5fabrmode_5f1_107',['USART_CR2_ABRMODE_1',['../group___peripheral___registers___bits___definition.html#gac439d0281ee2e6f20261076a50314cff',1,'stm32f072xb.h']]],
  ['usart_5fcr2_5fabrmode_5fmsk_108',['USART_CR2_ABRMODE_Msk',['../group___peripheral___registers___bits___definition.html#ga07277ae996d117d7ad0dd6039b550bee',1,'stm32f072xb.h']]],
  ['usart_5fcr2_5fabrmode_5fpos_109',['USART_CR2_ABRMODE_Pos',['../group___peripheral___registers___bits___definition.html#ga9aec992473cfdf90375f5156816361e7',1,'stm32f072xb.h']]],
  ['usart_5fcr2_5fadd_110',['USART_CR2_ADD',['../group___peripheral___registers___bits___definition.html#ga3ee77fac25142271ad56d49685e518b3',1,'stm32f072xb.h']]],
  ['usart_5fcr2_5fadd_5fmsk_111',['USART_CR2_ADD_Msk',['../group___peripheral___registers___bits___definition.html#gad7ee87cc9cdc865b0f5a61af0c26ec28',1,'stm32f072xb.h']]],
  ['usart_5fcr2_5fadd_5fpos_112',['USART_CR2_ADD_Pos',['../group___peripheral___registers___bits___definition.html#ga2d1320f17e2f61e21a867e538c737ac3',1,'stm32f072xb.h']]],
  ['usart_5fcr2_5faddm7_113',['USART_CR2_ADDM7',['../group___peripheral___registers___bits___definition.html#ga2d8588feb26d8b36054a060d6b691823',1,'stm32f072xb.h']]],
  ['usart_5fcr2_5faddm7_5fmsk_114',['USART_CR2_ADDM7_Msk',['../group___peripheral___registers___bits___definition.html#ga3d874b6e6c6b5631df3733e355ed295a',1,'stm32f072xb.h']]],
  ['usart_5fcr2_5faddm7_5fpos_115',['USART_CR2_ADDM7_Pos',['../group___peripheral___registers___bits___definition.html#gac6c518cae1eaa9ae594ebff5b7a1bf9c',1,'stm32f072xb.h']]],
  ['usart_5fcr2_5fclken_116',['USART_CR2_CLKEN',['../group___peripheral___registers___bits___definition.html#ga42a396cde02ffa0c4d3fd9817b6af853',1,'stm32f072xb.h']]],
  ['usart_5fcr2_5fclken_5fmsk_117',['USART_CR2_CLKEN_Msk',['../group___peripheral___registers___bits___definition.html#ga2f6a20180f8b2ad531009b33ecec1ed2',1,'stm32f072xb.h']]],
  ['usart_5fcr2_5fclken_5fpos_118',['USART_CR2_CLKEN_Pos',['../group___peripheral___registers___bits___definition.html#gaff740ebbb84ac8db332d177cd6cc9235',1,'stm32f072xb.h']]],
  ['usart_5fcr2_5fcpha_119',['USART_CR2_CPHA',['../group___peripheral___registers___bits___definition.html#ga362976ce813e58310399d113d2cf09cb',1,'stm32f072xb.h']]],
  ['usart_5fcr2_5fcpha_5fmsk_120',['USART_CR2_CPHA_Msk',['../group___peripheral___registers___bits___definition.html#ga65c8198c5780edaa8ef67706d7d1ea34',1,'stm32f072xb.h']]],
  ['usart_5fcr2_5fcpha_5fpos_121',['USART_CR2_CPHA_Pos',['../group___peripheral___registers___bits___definition.html#ga4188976dbf7f6455ba79d1afd830cf7a',1,'stm32f072xb.h']]],
  ['usart_5fcr2_5fcpol_122',['USART_CR2_CPOL',['../group___peripheral___registers___bits___definition.html#gafbb4336ac93d94d4e78f9fb7b3a0dc68',1,'stm32f072xb.h']]],
  ['usart_5fcr2_5fcpol_5fmsk_123',['USART_CR2_CPOL_Msk',['../group___peripheral___registers___bits___definition.html#ga182e2b837ab775c53868a37a1e4eb05a',1,'stm32f072xb.h']]],
  ['usart_5fcr2_5fcpol_5fpos_124',['USART_CR2_CPOL_Pos',['../group___peripheral___registers___bits___definition.html#ga110f164794e57c70b9d7b0b26577e86a',1,'stm32f072xb.h']]],
  ['usart_5fcr2_5fdatainv_125',['USART_CR2_DATAINV',['../group___peripheral___registers___bits___definition.html#ga8f743bbd3df209bd1d434b17e08a78fe',1,'stm32f072xb.h']]],
  ['usart_5fcr2_5fdatainv_5fmsk_126',['USART_CR2_DATAINV_Msk',['../group___peripheral___registers___bits___definition.html#ga12a526b2f220467ea5f83c7d5e1f0ded',1,'stm32f072xb.h']]],
  ['usart_5fcr2_5fdatainv_5fpos_127',['USART_CR2_DATAINV_Pos',['../group___peripheral___registers___bits___definition.html#gabedc64f34c6631efb738a4c3146d4717',1,'stm32f072xb.h']]],
  ['usart_5fcr2_5flbcl_128',['USART_CR2_LBCL',['../group___peripheral___registers___bits___definition.html#ga4a62e93ae7864e89622bdd92508b615e',1,'stm32f072xb.h']]],
  ['usart_5fcr2_5flbcl_5fmsk_129',['USART_CR2_LBCL_Msk',['../group___peripheral___registers___bits___definition.html#ga3d515f33359c44365712bfbcf34c7e94',1,'stm32f072xb.h']]],
  ['usart_5fcr2_5flbcl_5fpos_130',['USART_CR2_LBCL_Pos',['../group___peripheral___registers___bits___definition.html#ga0262849ac25bc43d23d46945c85851b0',1,'stm32f072xb.h']]],
  ['usart_5fcr2_5flbdie_131',['USART_CR2_LBDIE',['../group___peripheral___registers___bits___definition.html#gaa02ef5d22553f028ea48e5d9f08192b4',1,'stm32f072xb.h']]],
  ['usart_5fcr2_5flbdie_5fmsk_132',['USART_CR2_LBDIE_Msk',['../group___peripheral___registers___bits___definition.html#gad55383a0b8d928fd50c18c62faf44a7b',1,'stm32f072xb.h']]],
  ['usart_5fcr2_5flbdie_5fpos_133',['USART_CR2_LBDIE_Pos',['../group___peripheral___registers___bits___definition.html#gae9af36362bd69d0008e46a7ea7633b0f',1,'stm32f072xb.h']]],
  ['usart_5fcr2_5flbdl_134',['USART_CR2_LBDL',['../group___peripheral___registers___bits___definition.html#ga7f9bc41700717fd93548e0e95b6072ed',1,'stm32f072xb.h']]],
  ['usart_5fcr2_5flbdl_5fmsk_135',['USART_CR2_LBDL_Msk',['../group___peripheral___registers___bits___definition.html#gad8d54a2e633ef8dda121c9d5670a5de5',1,'stm32f072xb.h']]],
  ['usart_5fcr2_5flbdl_5fpos_136',['USART_CR2_LBDL_Pos',['../group___peripheral___registers___bits___definition.html#gadf0b33cd8b6a3eb4a21bb6c34922a624',1,'stm32f072xb.h']]],
  ['usart_5fcr2_5flinen_137',['USART_CR2_LINEN',['../group___peripheral___registers___bits___definition.html#gac8931efa62c29d92f5c0ec5a05f907ef',1,'stm32f072xb.h']]],
  ['usart_5fcr2_5flinen_5fmsk_138',['USART_CR2_LINEN_Msk',['../group___peripheral___registers___bits___definition.html#ga500c59de0f57986002b962dc9bccfbe8',1,'stm32f072xb.h']]],
  ['usart_5fcr2_5flinen_5fpos_139',['USART_CR2_LINEN_Pos',['../group___peripheral___registers___bits___definition.html#ga4f06b1d9300507573ffbf99f9a6ee57f',1,'stm32f072xb.h']]],
  ['usart_5fcr2_5fmsbfirst_140',['USART_CR2_MSBFIRST',['../group___peripheral___registers___bits___definition.html#ga7342ab16574cebf157aa885a79986812',1,'stm32f072xb.h']]],
  ['usart_5fcr2_5fmsbfirst_5fmsk_141',['USART_CR2_MSBFIRST_Msk',['../group___peripheral___registers___bits___definition.html#ga32464cf4e8b224ac8f6dc9e8ca8ee46f',1,'stm32f072xb.h']]],
  ['usart_5fcr2_5fmsbfirst_5fpos_142',['USART_CR2_MSBFIRST_Pos',['../group___peripheral___registers___bits___definition.html#gaf9bbd90c0d8c06613b8babdf7a1f2b08',1,'stm32f072xb.h']]],
  ['usart_5fcr2_5frtoen_143',['USART_CR2_RTOEN',['../group___peripheral___registers___bits___definition.html#gab89524eda63950f55bc47208a66b7dca',1,'stm32f072xb.h']]],
  ['usart_5fcr2_5frtoen_5fmsk_144',['USART_CR2_RTOEN_Msk',['../group___peripheral___registers___bits___definition.html#gaca386418170bcbfd458e6976c29deed3',1,'stm32f072xb.h']]],
  ['usart_5fcr2_5frtoen_5fpos_145',['USART_CR2_RTOEN_Pos',['../group___peripheral___registers___bits___definition.html#gae6c059ff69b8b03c14958fb24a214192',1,'stm32f072xb.h']]],
  ['usart_5fcr2_5frxinv_146',['USART_CR2_RXINV',['../group___peripheral___registers___bits___definition.html#gafff10115e1adb07c00f42627cedf01e5',1,'stm32f072xb.h']]],
  ['usart_5fcr2_5frxinv_5fmsk_147',['USART_CR2_RXINV_Msk',['../group___peripheral___registers___bits___definition.html#ga4be966e1261f1182e90a9727ae00fed8',1,'stm32f072xb.h']]],
  ['usart_5fcr2_5frxinv_5fpos_148',['USART_CR2_RXINV_Pos',['../group___peripheral___registers___bits___definition.html#gae8bba63d44a14e161f561a5a3591dff4',1,'stm32f072xb.h']]],
  ['usart_5fcr2_5fstop_149',['USART_CR2_STOP',['../group___peripheral___registers___bits___definition.html#gaf993e483318ebcecffd18649de766dc6',1,'stm32f072xb.h']]],
  ['usart_5fcr2_5fstop_5f0_150',['USART_CR2_STOP_0',['../group___peripheral___registers___bits___definition.html#gaee6ee01c6e5325b378b2209ef20d0a61',1,'stm32f072xb.h']]],
  ['usart_5fcr2_5fstop_5f1_151',['USART_CR2_STOP_1',['../group___peripheral___registers___bits___definition.html#ga2b24d14f0e5d1c76c878b08aad44d02b',1,'stm32f072xb.h']]],
  ['usart_5fcr2_5fstop_5fmsk_152',['USART_CR2_STOP_Msk',['../group___peripheral___registers___bits___definition.html#gaf73b228efa85f04a6b9a42e01b7f916c',1,'stm32f072xb.h']]],
  ['usart_5fcr2_5fstop_5fpos_153',['USART_CR2_STOP_Pos',['../group___peripheral___registers___bits___definition.html#ga4a46b8272a2fe5ae5e5ce7123db22d51',1,'stm32f072xb.h']]],
  ['usart_5fcr2_5fswap_154',['USART_CR2_SWAP',['../group___peripheral___registers___bits___definition.html#ga4aecba5721df1c1adb6d0264625accad',1,'stm32f072xb.h']]],
  ['usart_5fcr2_5fswap_5fmsk_155',['USART_CR2_SWAP_Msk',['../group___peripheral___registers___bits___definition.html#ga4f4501114beca5a00c44cd2182a979eb',1,'stm32f072xb.h']]],
  ['usart_5fcr2_5fswap_5fpos_156',['USART_CR2_SWAP_Pos',['../group___peripheral___registers___bits___definition.html#ga222983c0ec62822a37a0da9d114fb75e',1,'stm32f072xb.h']]],
  ['usart_5fcr2_5ftxinv_157',['USART_CR2_TXINV',['../group___peripheral___registers___bits___definition.html#gadc2ad93cdc6d8f138f455a2fb671a211',1,'stm32f072xb.h']]],
  ['usart_5fcr2_5ftxinv_5fmsk_158',['USART_CR2_TXINV_Msk',['../group___peripheral___registers___bits___definition.html#ga3bdf6d30f688b739455d262344d9145d',1,'stm32f072xb.h']]],
  ['usart_5fcr2_5ftxinv_5fpos_159',['USART_CR2_TXINV_Pos',['../group___peripheral___registers___bits___definition.html#ga1e85095255df25708af3998bfbc0f840',1,'stm32f072xb.h']]],
  ['usart_5fcr3_5fctse_160',['USART_CR3_CTSE',['../group___peripheral___registers___bits___definition.html#gaa125f026b1ca2d76eab48b191baed265',1,'stm32f072xb.h']]],
  ['usart_5fcr3_5fctse_5fmsk_161',['USART_CR3_CTSE_Msk',['../group___peripheral___registers___bits___definition.html#ga97e4c254d292233d827a898bda170fa4',1,'stm32f072xb.h']]],
  ['usart_5fcr3_5fctse_5fpos_162',['USART_CR3_CTSE_Pos',['../group___peripheral___registers___bits___definition.html#gae3bfa28091d9c8781aeb03fcb371dd01',1,'stm32f072xb.h']]],
  ['usart_5fcr3_5fctsie_163',['USART_CR3_CTSIE',['../group___peripheral___registers___bits___definition.html#ga636d5ec2e9556949fc68d13ad45a1e90',1,'stm32f072xb.h']]],
  ['usart_5fcr3_5fctsie_5fmsk_164',['USART_CR3_CTSIE_Msk',['../group___peripheral___registers___bits___definition.html#ga8ca77aa980a93f5b35bf318c20f500cc',1,'stm32f072xb.h']]],
  ['usart_5fcr3_5fctsie_5fpos_165',['USART_CR3_CTSIE_Pos',['../group___peripheral___registers___bits___definition.html#ga660c0090fb7c6c17bce5f15a7b07ce7d',1,'stm32f072xb.h']]],
  ['usart_5fcr3_5fddre_166',['USART_CR3_DDRE',['../group___peripheral___registers___bits___definition.html#gae1f1b53b09336e82958755747853a753',1,'stm32f072xb.h']]],
  ['usart_5fcr3_5fddre_5fmsk_167',['USART_CR3_DDRE_Msk',['../group___peripheral___registers___bits___definition.html#ga508139f92a04e0324a84c6173b5afbc7',1,'stm32f072xb.h']]],
  ['usart_5fcr3_5fddre_5fpos_168',['USART_CR3_DDRE_Pos',['../group___peripheral___registers___bits___definition.html#ga315eff6532631e01c4b46241b8203120',1,'stm32f072xb.h']]],
  ['usart_5fcr3_5fdem_169',['USART_CR3_DEM',['../group___peripheral___registers___bits___definition.html#gacd65f9fd10ee8e99db1118828deb0441',1,'stm32f072xb.h']]],
  ['usart_5fcr3_5fdem_5fmsk_170',['USART_CR3_DEM_Msk',['../group___peripheral___registers___bits___definition.html#ga9a24555d522b37f1bef42cb08539ff6f',1,'stm32f072xb.h']]],
  ['usart_5fcr3_5fdem_5fpos_171',['USART_CR3_DEM_Pos',['../group___peripheral___registers___bits___definition.html#ga502aaea0f34e2ab34624ff66f1c8b101',1,'stm32f072xb.h']]],
  ['usart_5fcr3_5fdep_172',['USART_CR3_DEP',['../group___peripheral___registers___bits___definition.html#ga2000c42015289291da1c58fe27800d64',1,'stm32f072xb.h']]],
  ['usart_5fcr3_5fdep_5fmsk_173',['USART_CR3_DEP_Msk',['../group___peripheral___registers___bits___definition.html#gacaf5c087ecc921b7b5c18b5682b12245',1,'stm32f072xb.h']]],
  ['usart_5fcr3_5fdep_5fpos_174',['USART_CR3_DEP_Pos',['../group___peripheral___registers___bits___definition.html#gab35291bee983f8af47b6ad7193a06cc7',1,'stm32f072xb.h']]],
  ['usart_5fcr3_5fdmar_175',['USART_CR3_DMAR',['../group___peripheral___registers___bits___definition.html#gaff130f15493c765353ec2fd605667c5a',1,'stm32f072xb.h']]],
  ['usart_5fcr3_5fdmar_5fmsk_176',['USART_CR3_DMAR_Msk',['../group___peripheral___registers___bits___definition.html#ga4dd0232a385ce9760635c92556c3eadf',1,'stm32f072xb.h']]],
  ['usart_5fcr3_5fdmar_5fpos_177',['USART_CR3_DMAR_Pos',['../group___peripheral___registers___bits___definition.html#ga173f2f38fdb5ba3db30d3b2686bd9773',1,'stm32f072xb.h']]],
  ['usart_5fcr3_5fdmat_178',['USART_CR3_DMAT',['../group___peripheral___registers___bits___definition.html#ga5bb515d3814d448f84e2c98bf44f3993',1,'stm32f072xb.h']]],
  ['usart_5fcr3_5fdmat_5fmsk_179',['USART_CR3_DMAT_Msk',['../group___peripheral___registers___bits___definition.html#ga114a52251ccd0dae87055bbd336add29',1,'stm32f072xb.h']]],
  ['usart_5fcr3_5fdmat_5fpos_180',['USART_CR3_DMAT_Pos',['../group___peripheral___registers___bits___definition.html#ga00afc87870cbe74aabf127179dedca3f',1,'stm32f072xb.h']]],
  ['usart_5fcr3_5feie_181',['USART_CR3_EIE',['../group___peripheral___registers___bits___definition.html#gaaed1a39c551b1641128f81893ff558d0',1,'stm32f072xb.h']]],
  ['usart_5fcr3_5feie_5fmsk_182',['USART_CR3_EIE_Msk',['../group___peripheral___registers___bits___definition.html#gaac0414669386ae8dd26b993ddf96d7b0',1,'stm32f072xb.h']]],
  ['usart_5fcr3_5feie_5fpos_183',['USART_CR3_EIE_Pos',['../group___peripheral___registers___bits___definition.html#gafeb00f27cc04dab7e9bcca92d6e7ad9e',1,'stm32f072xb.h']]],
  ['usart_5fcr3_5fhdsel_184',['USART_CR3_HDSEL',['../group___peripheral___registers___bits___definition.html#gac71129810fab0b46d91161a39e3f8d01',1,'stm32f072xb.h']]],
  ['usart_5fcr3_5fhdsel_5fmsk_185',['USART_CR3_HDSEL_Msk',['../group___peripheral___registers___bits___definition.html#ga5553c10996ceb918244202407347848d',1,'stm32f072xb.h']]],
  ['usart_5fcr3_5fhdsel_5fpos_186',['USART_CR3_HDSEL_Pos',['../group___peripheral___registers___bits___definition.html#ga7df0071641a9cc2d70e4957c28f923c9',1,'stm32f072xb.h']]],
  ['usart_5fcr3_5firen_187',['USART_CR3_IREN',['../group___peripheral___registers___bits___definition.html#ga31c66373bfbae7724c836ac63b8411dd',1,'stm32f072xb.h']]],
  ['usart_5fcr3_5firen_5fmsk_188',['USART_CR3_IREN_Msk',['../group___peripheral___registers___bits___definition.html#gad3c0575491453dbd478d5a3413ac759c',1,'stm32f072xb.h']]],
  ['usart_5fcr3_5firen_5fpos_189',['USART_CR3_IREN_Pos',['../group___peripheral___registers___bits___definition.html#ga22ce6319d8acdb4a57215aeb933c7a57',1,'stm32f072xb.h']]],
  ['usart_5fcr3_5firlp_190',['USART_CR3_IRLP',['../group___peripheral___registers___bits___definition.html#ga22af8d399f1adda62e31186f0309af80',1,'stm32f072xb.h']]],
  ['usart_5fcr3_5firlp_5fmsk_191',['USART_CR3_IRLP_Msk',['../group___peripheral___registers___bits___definition.html#ga67262b96751aebc3a04d3a6d46213633',1,'stm32f072xb.h']]],
  ['usart_5fcr3_5firlp_5fpos_192',['USART_CR3_IRLP_Pos',['../group___peripheral___registers___bits___definition.html#ga73290a1bb7594fc2016662ba4b927dd5',1,'stm32f072xb.h']]],
  ['usart_5fcr3_5fnack_193',['USART_CR3_NACK',['../group___peripheral___registers___bits___definition.html#ga3f3b70b2ee9ff0b59e952fd7ab04373c',1,'stm32f072xb.h']]],
  ['usart_5fcr3_5fnack_5fmsk_194',['USART_CR3_NACK_Msk',['../group___peripheral___registers___bits___definition.html#ga214ed21d5354e7a14f013fd4954e4d3a',1,'stm32f072xb.h']]],
  ['usart_5fcr3_5fnack_5fpos_195',['USART_CR3_NACK_Pos',['../group___peripheral___registers___bits___definition.html#ga818bd165232f86477503e8f9bc9de049',1,'stm32f072xb.h']]],
  ['usart_5fcr3_5fonebit_196',['USART_CR3_ONEBIT',['../group___peripheral___registers___bits___definition.html#ga9a96fb1a7beab602cbc8cb0393593826',1,'stm32f072xb.h']]],
  ['usart_5fcr3_5fonebit_5fmsk_197',['USART_CR3_ONEBIT_Msk',['../group___peripheral___registers___bits___definition.html#ga09e3e99ce53ca74ca3396b63a51f18ac',1,'stm32f072xb.h']]],
  ['usart_5fcr3_5fonebit_5fpos_198',['USART_CR3_ONEBIT_Pos',['../group___peripheral___registers___bits___definition.html#ga8d9eb170fd3fa98254e243f588e5a068',1,'stm32f072xb.h']]],
  ['usart_5fcr3_5fovrdis_199',['USART_CR3_OVRDIS',['../group___peripheral___registers___bits___definition.html#ga33d63c7953788124179cd18a8890a91a',1,'stm32f072xb.h']]],
  ['usart_5fcr3_5fovrdis_5fmsk_200',['USART_CR3_OVRDIS_Msk',['../group___peripheral___registers___bits___definition.html#ga69c80447cea2eb076e1213e1d9a3a9b1',1,'stm32f072xb.h']]],
  ['usart_5fcr3_5fovrdis_5fpos_201',['USART_CR3_OVRDIS_Pos',['../group___peripheral___registers___bits___definition.html#ga102a294cf149c9a0ef423a5c5178f51e',1,'stm32f072xb.h']]],
  ['usart_5fcr3_5frtse_202',['USART_CR3_RTSE',['../group___peripheral___registers___bits___definition.html#ga7c5d6fcd84a4728cda578a0339b4cac2',1,'stm32f072xb.h']]],
  ['usart_5fcr3_5frtse_5fmsk_203',['USART_CR3_RTSE_Msk',['../group___peripheral___registers___bits___definition.html#gae20cda51a847495ad5f32c5f5c252152',1,'stm32f072xb.h']]],
  ['usart_5fcr3_5frtse_5fpos_204',['USART_CR3_RTSE_Pos',['../group___peripheral___registers___bits___definition.html#ga790491b1c83dd6a84a6f86945cf74563',1,'stm32f072xb.h']]],
  ['usart_5fcr3_5fscarcnt_205',['USART_CR3_SCARCNT',['../group___peripheral___registers___bits___definition.html#gac63401e737dd8c4ac061a67e092fbece',1,'stm32f072xb.h']]],
  ['usart_5fcr3_5fscarcnt_5f0_206',['USART_CR3_SCARCNT_0',['../group___peripheral___registers___bits___definition.html#gab41fee0ce74f648c1da1bdf5afb0f88e',1,'stm32f072xb.h']]],
  ['usart_5fcr3_5fscarcnt_5f1_207',['USART_CR3_SCARCNT_1',['../group___peripheral___registers___bits___definition.html#ga236904fec78373f4fa02948bbf1db56a',1,'stm32f072xb.h']]],
  ['usart_5fcr3_5fscarcnt_5f2_208',['USART_CR3_SCARCNT_2',['../group___peripheral___registers___bits___definition.html#ga81fd59d184128d73b8b82d249614cb27',1,'stm32f072xb.h']]],
  ['usart_5fcr3_5fscarcnt_5fmsk_209',['USART_CR3_SCARCNT_Msk',['../group___peripheral___registers___bits___definition.html#ga9b0f17cc3f0bad54811dd313232e3afc',1,'stm32f072xb.h']]],
  ['usart_5fcr3_5fscarcnt_5fpos_210',['USART_CR3_SCARCNT_Pos',['../group___peripheral___registers___bits___definition.html#ga4008eaf6e81fd47fdde1570d040a9383',1,'stm32f072xb.h']]],
  ['usart_5fcr3_5fscen_211',['USART_CR3_SCEN',['../group___peripheral___registers___bits___definition.html#ga9180b9249a26988f71d4bb2b0c3eec27',1,'stm32f072xb.h']]],
  ['usart_5fcr3_5fscen_5fmsk_212',['USART_CR3_SCEN_Msk',['../group___peripheral___registers___bits___definition.html#gaff592b0d891ba78201de2e08cd9305b8',1,'stm32f072xb.h']]],
  ['usart_5fcr3_5fscen_5fpos_213',['USART_CR3_SCEN_Pos',['../group___peripheral___registers___bits___definition.html#gaae269fb759007c1043534a3794f7b98d',1,'stm32f072xb.h']]],
  ['usart_5fcr3_5fwufie_214',['USART_CR3_WUFIE',['../group___peripheral___registers___bits___definition.html#ga8006ca5d160f9805977f2c77f146a75c',1,'stm32f072xb.h']]],
  ['usart_5fcr3_5fwufie_5fmsk_215',['USART_CR3_WUFIE_Msk',['../group___peripheral___registers___bits___definition.html#ga690139593d7b232c96b0427fcc088d15',1,'stm32f072xb.h']]],
  ['usart_5fcr3_5fwufie_5fpos_216',['USART_CR3_WUFIE_Pos',['../group___peripheral___registers___bits___definition.html#ga5b57ced6acbb6de2d6dd0e5c1b6d3e6c',1,'stm32f072xb.h']]],
  ['usart_5fcr3_5fwus_217',['USART_CR3_WUS',['../group___peripheral___registers___bits___definition.html#ga76d102b464f15cbe18b0d83b61150293',1,'stm32f072xb.h']]],
  ['usart_5fcr3_5fwus_5f0_218',['USART_CR3_WUS_0',['../group___peripheral___registers___bits___definition.html#ga37cfcb3873910e786d2ead7e7d4fb6bf',1,'stm32f072xb.h']]],
  ['usart_5fcr3_5fwus_5f1_219',['USART_CR3_WUS_1',['../group___peripheral___registers___bits___definition.html#ga3187bcba3c2e213f8a0523aa02837b32',1,'stm32f072xb.h']]],
  ['usart_5fcr3_5fwus_5fmsk_220',['USART_CR3_WUS_Msk',['../group___peripheral___registers___bits___definition.html#gaa4b2294e603dc3950aa2615678db8d17',1,'stm32f072xb.h']]],
  ['usart_5fcr3_5fwus_5fpos_221',['USART_CR3_WUS_Pos',['../group___peripheral___registers___bits___definition.html#ga6ce25836b875af6532f3f25463c4665e',1,'stm32f072xb.h']]],
  ['usart_5ffabr_5fsupport_222',['USART_FABR_SUPPORT',['../group___peripheral___registers___bits___definition.html#gad5ff813c115be4627d8aba4fdbccc4ec',1,'stm32f072xb.h']]],
  ['usart_5fgtpr_5fgt_223',['USART_GTPR_GT',['../group___peripheral___registers___bits___definition.html#ga8e927fad0bfa430f54007e158e01f43b',1,'stm32f072xb.h']]],
  ['usart_5fgtpr_5fgt_5fmsk_224',['USART_GTPR_GT_Msk',['../group___peripheral___registers___bits___definition.html#gaddc06fc01cf5031610706007672f2780',1,'stm32f072xb.h']]],
  ['usart_5fgtpr_5fgt_5fpos_225',['USART_GTPR_GT_Pos',['../group___peripheral___registers___bits___definition.html#ga219c2c6c797f288ff792f0b6c792070b',1,'stm32f072xb.h']]],
  ['usart_5fgtpr_5fpsc_226',['USART_GTPR_PSC',['../group___peripheral___registers___bits___definition.html#gaa0b423f0f4baf7d510ea70477e5c9203',1,'stm32f072xb.h']]],
  ['usart_5fgtpr_5fpsc_5fmsk_227',['USART_GTPR_PSC_Msk',['../group___peripheral___registers___bits___definition.html#ga742100366bd139204afb3402a052a588',1,'stm32f072xb.h']]],
  ['usart_5fgtpr_5fpsc_5fpos_228',['USART_GTPR_PSC_Pos',['../group___peripheral___registers___bits___definition.html#gab09117d544d70ca803eb3831fc86b4a2',1,'stm32f072xb.h']]],
  ['usart_5ficr_5fcmcf_229',['USART_ICR_CMCF',['../group___peripheral___registers___bits___definition.html#ga5478360c2639166c4d645b64cbf371be',1,'stm32f072xb.h']]],
  ['usart_5ficr_5fcmcf_5fmsk_230',['USART_ICR_CMCF_Msk',['../group___peripheral___registers___bits___definition.html#gaec57e194646688f2e0c948d9a67746ff',1,'stm32f072xb.h']]],
  ['usart_5ficr_5fcmcf_5fpos_231',['USART_ICR_CMCF_Pos',['../group___peripheral___registers___bits___definition.html#ga1ca9109c65632fd5615eab3c1364a744',1,'stm32f072xb.h']]],
  ['usart_5ficr_5fctscf_232',['USART_ICR_CTSCF',['../group___peripheral___registers___bits___definition.html#ga8a630d4a5e4ce10ad6fdb9da47126f4f',1,'stm32f072xb.h']]],
  ['usart_5ficr_5fctscf_5fmsk_233',['USART_ICR_CTSCF_Msk',['../group___peripheral___registers___bits___definition.html#ga8e99d6521968fbc8d2c54411ec22ceb7',1,'stm32f072xb.h']]],
  ['usart_5ficr_5fctscf_5fpos_234',['USART_ICR_CTSCF_Pos',['../group___peripheral___registers___bits___definition.html#gaecd73e9063595dc3781c6b23a52672ae',1,'stm32f072xb.h']]],
  ['usart_5ficr_5feobcf_235',['USART_ICR_EOBCF',['../group___peripheral___registers___bits___definition.html#ga42bb71b7141c9fe56a06377a0071b616',1,'stm32f072xb.h']]],
  ['usart_5ficr_5feobcf_5fmsk_236',['USART_ICR_EOBCF_Msk',['../group___peripheral___registers___bits___definition.html#ga887888dd86afede52295a519069de826',1,'stm32f072xb.h']]],
  ['usart_5ficr_5feobcf_5fpos_237',['USART_ICR_EOBCF_Pos',['../group___peripheral___registers___bits___definition.html#ga30e50712646964e9dede476adfa73278',1,'stm32f072xb.h']]],
  ['usart_5ficr_5ffecf_238',['USART_ICR_FECF',['../group___peripheral___registers___bits___definition.html#ga8400b4500c41800e5f18fc7291a64c9f',1,'stm32f072xb.h']]],
  ['usart_5ficr_5ffecf_5fmsk_239',['USART_ICR_FECF_Msk',['../group___peripheral___registers___bits___definition.html#gaaa1db0b71d6de4f3f03923402ea0663c',1,'stm32f072xb.h']]],
  ['usart_5ficr_5ffecf_5fpos_240',['USART_ICR_FECF_Pos',['../group___peripheral___registers___bits___definition.html#ga565b3f9f5a5afd87a14435aec128a4af',1,'stm32f072xb.h']]],
  ['usart_5ficr_5fidlecf_241',['USART_ICR_IDLECF',['../group___peripheral___registers___bits___definition.html#ga9d4d7675c0d36ce4347c3509d27c0760',1,'stm32f072xb.h']]],
  ['usart_5ficr_5fidlecf_5fmsk_242',['USART_ICR_IDLECF_Msk',['../group___peripheral___registers___bits___definition.html#ga263b55ba3b39d7be9c6564b80ffa3db8',1,'stm32f072xb.h']]],
  ['usart_5ficr_5fidlecf_5fpos_243',['USART_ICR_IDLECF_Pos',['../group___peripheral___registers___bits___definition.html#ga1bf8e10f0165224f11b0349044d4aea5',1,'stm32f072xb.h']]],
  ['usart_5ficr_5flbdcf_244',['USART_ICR_LBDCF',['../group___peripheral___registers___bits___definition.html#gaae7d1bc407d9e4168d7059043fe8e50f',1,'stm32f072xb.h']]],
  ['usart_5ficr_5flbdcf_5fmsk_245',['USART_ICR_LBDCF_Msk',['../group___peripheral___registers___bits___definition.html#gae1537d0f3d76831a93415c9c8a423240',1,'stm32f072xb.h']]],
  ['usart_5ficr_5flbdcf_5fpos_246',['USART_ICR_LBDCF_Pos',['../group___peripheral___registers___bits___definition.html#ga2d30a95fd19badc0897ca81f40793283',1,'stm32f072xb.h']]],
  ['usart_5ficr_5fncf_247',['USART_ICR_NCF',['../group___peripheral___registers___bits___definition.html#gad50b0d2460df1cbddd9576c2f4637312',1,'stm32f072xb.h']]],
  ['usart_5ficr_5fncf_5fmsk_248',['USART_ICR_NCF_Msk',['../group___peripheral___registers___bits___definition.html#ga3c2faba1e087606d5678064ed5dac19f',1,'stm32f072xb.h']]],
  ['usart_5ficr_5fncf_5fpos_249',['USART_ICR_NCF_Pos',['../group___peripheral___registers___bits___definition.html#ga95c095d0ca00e8ec7255a2464c1a6051',1,'stm32f072xb.h']]],
  ['usart_5ficr_5forecf_250',['USART_ICR_ORECF',['../group___peripheral___registers___bits___definition.html#ga375f76b0670ffeb5d2691592d9e7c422',1,'stm32f072xb.h']]],
  ['usart_5ficr_5forecf_5fmsk_251',['USART_ICR_ORECF_Msk',['../group___peripheral___registers___bits___definition.html#gaa973cb1d530a801f5ddbce2bb08f6500',1,'stm32f072xb.h']]],
  ['usart_5ficr_5forecf_5fpos_252',['USART_ICR_ORECF_Pos',['../group___peripheral___registers___bits___definition.html#gadcd88555415ddcd62e99f62175c4157f',1,'stm32f072xb.h']]],
  ['usart_5ficr_5fpecf_253',['USART_ICR_PECF',['../group___peripheral___registers___bits___definition.html#ga404185136eb68f679e82e0187d66e411',1,'stm32f072xb.h']]],
  ['usart_5ficr_5fpecf_5fmsk_254',['USART_ICR_PECF_Msk',['../group___peripheral___registers___bits___definition.html#ga3ae5c3629d557d5168f585cf9283f87d',1,'stm32f072xb.h']]],
  ['usart_5ficr_5fpecf_5fpos_255',['USART_ICR_PECF_Pos',['../group___peripheral___registers___bits___definition.html#gafa925c201b665549469a6858d1040638',1,'stm32f072xb.h']]],
  ['usart_5ficr_5frtocf_256',['USART_ICR_RTOCF',['../group___peripheral___registers___bits___definition.html#ga3d2a589246fecc7a05607c22ea7e7ee3',1,'stm32f072xb.h']]],
  ['usart_5ficr_5frtocf_5fmsk_257',['USART_ICR_RTOCF_Msk',['../group___peripheral___registers___bits___definition.html#gaf22f99c4160ffe0d1b69fe1cc54bc820',1,'stm32f072xb.h']]],
  ['usart_5ficr_5frtocf_5fpos_258',['USART_ICR_RTOCF_Pos',['../group___peripheral___registers___bits___definition.html#ga31f7558be732121ccde59529915144e0',1,'stm32f072xb.h']]],
  ['usart_5ficr_5ftccf_259',['USART_ICR_TCCF',['../group___peripheral___registers___bits___definition.html#gacf92ea54425a962dde662b10b61d0250',1,'stm32f072xb.h']]],
  ['usart_5ficr_5ftccf_5fmsk_260',['USART_ICR_TCCF_Msk',['../group___peripheral___registers___bits___definition.html#ga5af980293332522d448518b1b900b410',1,'stm32f072xb.h']]],
  ['usart_5ficr_5ftccf_5fpos_261',['USART_ICR_TCCF_Pos',['../group___peripheral___registers___bits___definition.html#ga78258e16838bdce42ad7fedce636127a',1,'stm32f072xb.h']]],
  ['usart_5ficr_5fwucf_262',['USART_ICR_WUCF',['../group___peripheral___registers___bits___definition.html#ga0526db5696016ae784e46b80027044fa',1,'stm32f072xb.h']]],
  ['usart_5ficr_5fwucf_5fmsk_263',['USART_ICR_WUCF_Msk',['../group___peripheral___registers___bits___definition.html#gafbcdc69e2f8586917570a36557be4483',1,'stm32f072xb.h']]],
  ['usart_5ficr_5fwucf_5fpos_264',['USART_ICR_WUCF_Pos',['../group___peripheral___registers___bits___definition.html#gae3118346ef1a57410585d7e005f94aa1',1,'stm32f072xb.h']]],
  ['usart_5firda_5fsupport_265',['USART_IRDA_SUPPORT',['../group___peripheral___registers___bits___definition.html#gacd870435a783b3ffb01762359b889e9e',1,'stm32f072xb.h']]],
  ['usart_5fisr_5fabre_266',['USART_ISR_ABRE',['../group___peripheral___registers___bits___definition.html#gae762a0bed3b7ecde26377eccd40d1e10',1,'stm32f072xb.h']]],
  ['usart_5fisr_5fabre_5fmsk_267',['USART_ISR_ABRE_Msk',['../group___peripheral___registers___bits___definition.html#gac97cda0ddd3329946d67b46214d96cac',1,'stm32f072xb.h']]],
  ['usart_5fisr_5fabre_5fpos_268',['USART_ISR_ABRE_Pos',['../group___peripheral___registers___bits___definition.html#gaf6146e8fb3e393dce355eeda7757b8a6',1,'stm32f072xb.h']]],
  ['usart_5fisr_5fabrf_269',['USART_ISR_ABRF',['../group___peripheral___registers___bits___definition.html#gafbbfac6c1ba908d265572184b02daed2',1,'stm32f072xb.h']]],
  ['usart_5fisr_5fabrf_5fmsk_270',['USART_ISR_ABRF_Msk',['../group___peripheral___registers___bits___definition.html#ga8e8b15750ee8b3a0ed3cf3a2dc1bce70',1,'stm32f072xb.h']]],
  ['usart_5fisr_5fabrf_5fpos_271',['USART_ISR_ABRF_Pos',['../group___peripheral___registers___bits___definition.html#gac1543863e600874b79a1892e0074bd0c',1,'stm32f072xb.h']]],
  ['usart_5fisr_5fbusy_272',['USART_ISR_BUSY',['../group___peripheral___registers___bits___definition.html#gafb7fb858e7f0dec99740570ecfb922cc',1,'stm32f072xb.h']]],
  ['usart_5fisr_5fbusy_5fmsk_273',['USART_ISR_BUSY_Msk',['../group___peripheral___registers___bits___definition.html#ga2d8dedfdce1809a617b2c5b13ab89d09',1,'stm32f072xb.h']]],
  ['usart_5fisr_5fbusy_5fpos_274',['USART_ISR_BUSY_Pos',['../group___peripheral___registers___bits___definition.html#ga008b5798e4bfb597a04f07a614145620',1,'stm32f072xb.h']]],
  ['usart_5fisr_5fcmf_275',['USART_ISR_CMF',['../group___peripheral___registers___bits___definition.html#ga8199e4dab14311318c87b77ef758c2f9',1,'stm32f072xb.h']]],
  ['usart_5fisr_5fcmf_5fmsk_276',['USART_ISR_CMF_Msk',['../group___peripheral___registers___bits___definition.html#ga8e6c248ec80835fb56ee72dfced7e405',1,'stm32f072xb.h']]],
  ['usart_5fisr_5fcmf_5fpos_277',['USART_ISR_CMF_Pos',['../group___peripheral___registers___bits___definition.html#ga3c3a66fe3b38311ff9c23d8b20331b0e',1,'stm32f072xb.h']]],
  ['usart_5fisr_5fcts_278',['USART_ISR_CTS',['../group___peripheral___registers___bits___definition.html#ga89131b07184422c83fda07ca20d4ce4c',1,'stm32f072xb.h']]],
  ['usart_5fisr_5fcts_5fmsk_279',['USART_ISR_CTS_Msk',['../group___peripheral___registers___bits___definition.html#gac402a118b5a829c25754df846ab7b492',1,'stm32f072xb.h']]],
  ['usart_5fisr_5fcts_5fpos_280',['USART_ISR_CTS_Pos',['../group___peripheral___registers___bits___definition.html#ga1b0c9212cc9fe5259e7fd5b3ee7b6dd6',1,'stm32f072xb.h']]],
  ['usart_5fisr_5fctsif_281',['USART_ISR_CTSIF',['../group___peripheral___registers___bits___definition.html#ga9fb259765d41183dc3c5fd36831358d1',1,'stm32f072xb.h']]],
  ['usart_5fisr_5fctsif_5fmsk_282',['USART_ISR_CTSIF_Msk',['../group___peripheral___registers___bits___definition.html#ga62f1e26361131f3e1be62de88e1c06d1',1,'stm32f072xb.h']]],
  ['usart_5fisr_5fctsif_5fpos_283',['USART_ISR_CTSIF_Pos',['../group___peripheral___registers___bits___definition.html#ga11421aa78a5d3f93b40b96a43170b128',1,'stm32f072xb.h']]],
  ['usart_5fisr_5feobf_284',['USART_ISR_EOBF',['../group___peripheral___registers___bits___definition.html#ga32ba49f7fad9ab499c6f2a1a1780c904',1,'stm32f072xb.h']]],
  ['usart_5fisr_5feobf_5fmsk_285',['USART_ISR_EOBF_Msk',['../group___peripheral___registers___bits___definition.html#gac041e9e09aa899892e8173dc61d40c0c',1,'stm32f072xb.h']]],
  ['usart_5fisr_5feobf_5fpos_286',['USART_ISR_EOBF_Pos',['../group___peripheral___registers___bits___definition.html#ga99892796221d4d032b270b42e2a1b085',1,'stm32f072xb.h']]],
  ['usart_5fisr_5ffe_287',['USART_ISR_FE',['../group___peripheral___registers___bits___definition.html#ga27cc4dfb6d5e817a69c80471b87deb4b',1,'stm32f072xb.h']]],
  ['usart_5fisr_5ffe_5fmsk_288',['USART_ISR_FE_Msk',['../group___peripheral___registers___bits___definition.html#ga15aa492a3f8ad47d62541e2f8ef4b9a4',1,'stm32f072xb.h']]],
  ['usart_5fisr_5ffe_5fpos_289',['USART_ISR_FE_Pos',['../group___peripheral___registers___bits___definition.html#gae4876c9c39ec5710f92c15328d11af9e',1,'stm32f072xb.h']]],
  ['usart_5fisr_5fidle_290',['USART_ISR_IDLE',['../group___peripheral___registers___bits___definition.html#gacee745b19e0a6073280d234fdc96e627',1,'stm32f072xb.h']]],
  ['usart_5fisr_5fidle_5fmsk_291',['USART_ISR_IDLE_Msk',['../group___peripheral___registers___bits___definition.html#gab963ebe456544ea82d31400edd16f1f1',1,'stm32f072xb.h']]],
  ['usart_5fisr_5fidle_5fpos_292',['USART_ISR_IDLE_Pos',['../group___peripheral___registers___bits___definition.html#ga04b64bc708038630eaf4f5ecf83d468b',1,'stm32f072xb.h']]],
  ['usart_5fisr_5flbdf_293',['USART_ISR_LBDF',['../group___peripheral___registers___bits___definition.html#gaf00a820cca1d3bb31f9f4f602f070c44',1,'stm32f072xb.h']]],
  ['usart_5fisr_5flbdf_5fmsk_294',['USART_ISR_LBDF_Msk',['../group___peripheral___registers___bits___definition.html#gac29c9402e7e831f8133c378ce663801e',1,'stm32f072xb.h']]],
  ['usart_5fisr_5flbdf_5fpos_295',['USART_ISR_LBDF_Pos',['../group___peripheral___registers___bits___definition.html#gadbcca0fdb67c0c3094eb73142bd4d4fd',1,'stm32f072xb.h']]],
  ['usart_5fisr_5fne_296',['USART_ISR_NE',['../group___peripheral___registers___bits___definition.html#ga09c7d19477a091689f50bd0ef5b6a3d8',1,'stm32f072xb.h']]],
  ['usart_5fisr_5fne_5fmsk_297',['USART_ISR_NE_Msk',['../group___peripheral___registers___bits___definition.html#ga015a59198487b53f88535babb98ae0a3',1,'stm32f072xb.h']]],
  ['usart_5fisr_5fne_5fpos_298',['USART_ISR_NE_Pos',['../group___peripheral___registers___bits___definition.html#ga14f6dcfb6db7c74a338ec1d3eec9dbaa',1,'stm32f072xb.h']]],
  ['usart_5fisr_5fore_299',['USART_ISR_ORE',['../group___peripheral___registers___bits___definition.html#ga9e5b4a08e3655bed8ec3022947cfc542',1,'stm32f072xb.h']]],
  ['usart_5fisr_5fore_5fmsk_300',['USART_ISR_ORE_Msk',['../group___peripheral___registers___bits___definition.html#ga3251573623cdc120a509cc5bb7a8f542',1,'stm32f072xb.h']]],
  ['usart_5fisr_5fore_5fpos_301',['USART_ISR_ORE_Pos',['../group___peripheral___registers___bits___definition.html#gade7ac40cfc963f125654ba13d8ac6baf',1,'stm32f072xb.h']]],
  ['usart_5fisr_5fpe_302',['USART_ISR_PE',['../group___peripheral___registers___bits___definition.html#gaa10e69d231b67d698ab59db3d338baa6',1,'stm32f072xb.h']]],
  ['usart_5fisr_5fpe_5fmsk_303',['USART_ISR_PE_Msk',['../group___peripheral___registers___bits___definition.html#gae7b9eb35da82f39c93d867ef97354973',1,'stm32f072xb.h']]],
  ['usart_5fisr_5fpe_5fpos_304',['USART_ISR_PE_Pos',['../group___peripheral___registers___bits___definition.html#gac55ce53d1486d4ca5a13183e4d78418d',1,'stm32f072xb.h']]],
  ['usart_5fisr_5freack_305',['USART_ISR_REACK',['../group___peripheral___registers___bits___definition.html#gaa513c61dd111de0945d8dd0778e70ad5',1,'stm32f072xb.h']]],
  ['usart_5fisr_5freack_5fmsk_306',['USART_ISR_REACK_Msk',['../group___peripheral___registers___bits___definition.html#ga47d1c2dde620b507955a50a0a3c57cda',1,'stm32f072xb.h']]],
  ['usart_5fisr_5freack_5fpos_307',['USART_ISR_REACK_Pos',['../group___peripheral___registers___bits___definition.html#ga8b4830253f0b83aa34e8945ec1f2b990',1,'stm32f072xb.h']]],
  ['usart_5fisr_5frtof_308',['USART_ISR_RTOF',['../group___peripheral___registers___bits___definition.html#ga09f8a368294fb6a5c47de1193484f3b8',1,'stm32f072xb.h']]],
  ['usart_5fisr_5frtof_5fmsk_309',['USART_ISR_RTOF_Msk',['../group___peripheral___registers___bits___definition.html#gaa529be006a377dfbafebe935763db981',1,'stm32f072xb.h']]],
  ['usart_5fisr_5frtof_5fpos_310',['USART_ISR_RTOF_Pos',['../group___peripheral___registers___bits___definition.html#gaa74ca11e1c042b629896dfcfb7032a53',1,'stm32f072xb.h']]],
  ['usart_5fisr_5frwu_311',['USART_ISR_RWU',['../group___peripheral___registers___bits___definition.html#ga0df19201dd47f3bd43954621c88ef4a3',1,'stm32f072xb.h']]],
  ['usart_5fisr_5frwu_5fmsk_312',['USART_ISR_RWU_Msk',['../group___peripheral___registers___bits___definition.html#gafedbe8b2dbf38c7bec1e82d00f23a8a2',1,'stm32f072xb.h']]],
  ['usart_5fisr_5frwu_5fpos_313',['USART_ISR_RWU_Pos',['../group___peripheral___registers___bits___definition.html#gad4755fb0a6f9532f17cfe1346feb80bf',1,'stm32f072xb.h']]],
  ['usart_5fisr_5frxne_314',['USART_ISR_RXNE',['../group___peripheral___registers___bits___definition.html#ga39da7549976e5a5c91deff40e6044f03',1,'stm32f072xb.h']]],
  ['usart_5fisr_5frxne_5fmsk_315',['USART_ISR_RXNE_Msk',['../group___peripheral___registers___bits___definition.html#gaee4f6c9b26f5024994031f93cf2b0982',1,'stm32f072xb.h']]],
  ['usart_5fisr_5frxne_5fpos_316',['USART_ISR_RXNE_Pos',['../group___peripheral___registers___bits___definition.html#ga324397c50b4fedce2e5762305a10a977',1,'stm32f072xb.h']]],
  ['usart_5fisr_5fsbkf_317',['USART_ISR_SBKF',['../group___peripheral___registers___bits___definition.html#ga74aecf8406973a8fd5c02615d8a7b2d1',1,'stm32f072xb.h']]],
  ['usart_5fisr_5fsbkf_5fmsk_318',['USART_ISR_SBKF_Msk',['../group___peripheral___registers___bits___definition.html#ga9adfc9ed603cc7747ba2613a25429b1c',1,'stm32f072xb.h']]],
  ['usart_5fisr_5fsbkf_5fpos_319',['USART_ISR_SBKF_Pos',['../group___peripheral___registers___bits___definition.html#ga8c66fcd9f462060dd82dd252f69b45bf',1,'stm32f072xb.h']]],
  ['usart_5fisr_5ftc_320',['USART_ISR_TC',['../group___peripheral___registers___bits___definition.html#gaa41e8667b30453a6b966aded9f5e8cbb',1,'stm32f072xb.h']]],
  ['usart_5fisr_5ftc_5fmsk_321',['USART_ISR_TC_Msk',['../group___peripheral___registers___bits___definition.html#ga544469a72f23eb8f779ba88a1340b0db',1,'stm32f072xb.h']]],
  ['usart_5fisr_5ftc_5fpos_322',['USART_ISR_TC_Pos',['../group___peripheral___registers___bits___definition.html#ga7c0b0f21e1afde54bf44f4188f20bb72',1,'stm32f072xb.h']]],
  ['usart_5fisr_5fteack_323',['USART_ISR_TEACK',['../group___peripheral___registers___bits___definition.html#gaf1433ae77d20ec6da645117cde536f81',1,'stm32f072xb.h']]],
  ['usart_5fisr_5fteack_5fmsk_324',['USART_ISR_TEACK_Msk',['../group___peripheral___registers___bits___definition.html#ga43418a8f527a186c95e5ceda1768ac59',1,'stm32f072xb.h']]],
  ['usart_5fisr_5fteack_5fpos_325',['USART_ISR_TEACK_Pos',['../group___peripheral___registers___bits___definition.html#ga39b2fb8a12f5e7e470d7d5d685cb167d',1,'stm32f072xb.h']]],
  ['usart_5fisr_5ftxe_326',['USART_ISR_TXE',['../group___peripheral___registers___bits___definition.html#gab59be9f02a6e304a82da3e298c6a72ab',1,'stm32f072xb.h']]],
  ['usart_5fisr_5ftxe_5fmsk_327',['USART_ISR_TXE_Msk',['../group___peripheral___registers___bits___definition.html#ga7656f40932ea96165e47eeb35472b5ba',1,'stm32f072xb.h']]],
  ['usart_5fisr_5ftxe_5fpos_328',['USART_ISR_TXE_Pos',['../group___peripheral___registers___bits___definition.html#gad56e7c8d903c127689186bd32dc9b20b',1,'stm32f072xb.h']]],
  ['usart_5fisr_5fwuf_329',['USART_ISR_WUF',['../group___peripheral___registers___bits___definition.html#gad8ea420fd72b3f22e3ae5c22242c6b72',1,'stm32f072xb.h']]],
  ['usart_5fisr_5fwuf_5fmsk_330',['USART_ISR_WUF_Msk',['../group___peripheral___registers___bits___definition.html#gad628ee3720d183f191e3c1d677b4bcd4',1,'stm32f072xb.h']]],
  ['usart_5fisr_5fwuf_5fpos_331',['USART_ISR_WUF_Pos',['../group___peripheral___registers___bits___definition.html#gaed75b8d511abd83bb3ff1a0ed150abd5',1,'stm32f072xb.h']]],
  ['usart_5flin_5fsupport_332',['USART_LIN_SUPPORT',['../group___peripheral___registers___bits___definition.html#ga76e71b9324f383c6c9effb7e903d1782',1,'stm32f072xb.h']]],
  ['usart_5frdr_5frdr_333',['USART_RDR_RDR',['../group___peripheral___registers___bits___definition.html#gaec1e63e26cd15479d01a5f13991e1184',1,'stm32f072xb.h']]],
  ['usart_5frqr_5fabrrq_334',['USART_RQR_ABRRQ',['../group___peripheral___registers___bits___definition.html#gad261e1474dfb5329b5520e22790b026b',1,'stm32f072xb.h']]],
  ['usart_5frqr_5fabrrq_5fmsk_335',['USART_RQR_ABRRQ_Msk',['../group___peripheral___registers___bits___definition.html#ga6be4966a4dbf9dac2d188e9d22e7b088',1,'stm32f072xb.h']]],
  ['usart_5frqr_5fabrrq_5fpos_336',['USART_RQR_ABRRQ_Pos',['../group___peripheral___registers___bits___definition.html#gad2d640bc5319f4f68f3438235bd4cbfd',1,'stm32f072xb.h']]],
  ['usart_5frqr_5fmmrq_337',['USART_RQR_MMRQ',['../group___peripheral___registers___bits___definition.html#ga2aae0f4fb0a74822ce212ea7d9b8463a',1,'stm32f072xb.h']]],
  ['usart_5frqr_5fmmrq_5fmsk_338',['USART_RQR_MMRQ_Msk',['../group___peripheral___registers___bits___definition.html#gac6c2d00c30c9e4ce60ceaad9e9f79a0d',1,'stm32f072xb.h']]],
  ['usart_5frqr_5fmmrq_5fpos_339',['USART_RQR_MMRQ_Pos',['../group___peripheral___registers___bits___definition.html#gaade6b015b7e223054a2b88234cba8910',1,'stm32f072xb.h']]],
  ['usart_5frqr_5frxfrq_340',['USART_RQR_RXFRQ',['../group___peripheral___registers___bits___definition.html#ga7b148ee7c697bbcf836648063613612a',1,'stm32f072xb.h']]],
  ['usart_5frqr_5frxfrq_5fmsk_341',['USART_RQR_RXFRQ_Msk',['../group___peripheral___registers___bits___definition.html#gae3d7f833b412f9dc19d62f39873deae4',1,'stm32f072xb.h']]],
  ['usart_5frqr_5frxfrq_5fpos_342',['USART_RQR_RXFRQ_Pos',['../group___peripheral___registers___bits___definition.html#ga51c7c905709ca36248badab45642727c',1,'stm32f072xb.h']]],
  ['usart_5frqr_5fsbkrq_343',['USART_RQR_SBKRQ',['../group___peripheral___registers___bits___definition.html#ga2d1a36c6b492c425b4e5cc94d983ecf1',1,'stm32f072xb.h']]],
  ['usart_5frqr_5fsbkrq_5fmsk_344',['USART_RQR_SBKRQ_Msk',['../group___peripheral___registers___bits___definition.html#ga70d25e0fe4eee65b95095bfaac60209f',1,'stm32f072xb.h']]],
  ['usart_5frqr_5fsbkrq_5fpos_345',['USART_RQR_SBKRQ_Pos',['../group___peripheral___registers___bits___definition.html#ga2de9d4cabae19eeb28765da49a8b0314',1,'stm32f072xb.h']]],
  ['usart_5frqr_5ftxfrq_346',['USART_RQR_TXFRQ',['../group___peripheral___registers___bits___definition.html#gaa40d2e52b5955b30c9399eb3dec769e8',1,'stm32f072xb.h']]],
  ['usart_5frqr_5ftxfrq_5fmsk_347',['USART_RQR_TXFRQ_Msk',['../group___peripheral___registers___bits___definition.html#gae86eecea8a18aa3405e5b165c2ab0d83',1,'stm32f072xb.h']]],
  ['usart_5frqr_5ftxfrq_5fpos_348',['USART_RQR_TXFRQ_Pos',['../group___peripheral___registers___bits___definition.html#gaeb5c280ade2bd8610db7e50d4c3a4161',1,'stm32f072xb.h']]],
  ['usart_5frtor_5fblen_349',['USART_RTOR_BLEN',['../group___peripheral___registers___bits___definition.html#ga14f65309076ce671d0efac5265eb276d',1,'stm32f072xb.h']]],
  ['usart_5frtor_5fblen_5fmsk_350',['USART_RTOR_BLEN_Msk',['../group___peripheral___registers___bits___definition.html#ga87f1b7f22208b8cbe9bb08aa8b232b58',1,'stm32f072xb.h']]],
  ['usart_5frtor_5fblen_5fpos_351',['USART_RTOR_BLEN_Pos',['../group___peripheral___registers___bits___definition.html#gadb201e32d29f6b998571d687448139e6',1,'stm32f072xb.h']]],
  ['usart_5frtor_5frto_352',['USART_RTOR_RTO',['../group___peripheral___registers___bits___definition.html#ga5f6cdc5aefbbb5959a978588c1a6047e',1,'stm32f072xb.h']]],
  ['usart_5frtor_5frto_5fmsk_353',['USART_RTOR_RTO_Msk',['../group___peripheral___registers___bits___definition.html#gab37e9b1afb41db79336ba8c3878df0ac',1,'stm32f072xb.h']]],
  ['usart_5frtor_5frto_5fpos_354',['USART_RTOR_RTO_Pos',['../group___peripheral___registers___bits___definition.html#ga8121420c036e48c9ec89bba961aef3ec',1,'stm32f072xb.h']]],
  ['usart_5fsmartcard_5fsupport_355',['USART_SMARTCARD_SUPPORT',['../group___peripheral___registers___bits___definition.html#gad976039254b887a0af827682730c97cc',1,'stm32f072xb.h']]],
  ['usart_5ftdr_5ftdr_356',['USART_TDR_TDR',['../group___peripheral___registers___bits___definition.html#gaab55732f51dc738c19c3d5b6d6d9d081',1,'stm32f072xb.h']]],
  ['usart_5ftypedef_357',['USART_TypeDef',['../struct_u_s_a_r_t___type_def.html',1,'']]],
  ['usart_5fwusm_5fsupport_358',['USART_WUSM_SUPPORT',['../group___peripheral___registers___bits___definition.html#gac93d09b7e7065ec86dd6b640bd890ec2',1,'stm32f072xb.h']]],
  ['usb_359',['USB',['../group___peripheral__declaration.html#ga779bf099075a999d1074357fccbd466b',1,'stm32f072xb.h']]],
  ['usb_5fbase_360',['USB_BASE',['../group___peripheral__memory__map.html#gaa6c4cbed4ddbb3ecd77de93fab2a2e04',1,'stm32f072xb.h']]],
  ['usb_5fbcdr_361',['USB_BCDR',['../group___peripheral___registers___bits___definition.html#gace8b73896cbe7fa316562c88e4b91384',1,'stm32f072xb.h']]],
  ['usb_5fbcdr_5fbcden_362',['USB_BCDR_BCDEN',['../group___peripheral___registers___bits___definition.html#gaed8c13f3970a0cdee124029721012ea3',1,'stm32f072xb.h']]],
  ['usb_5fbcdr_5fdcden_363',['USB_BCDR_DCDEN',['../group___peripheral___registers___bits___definition.html#gae0fb11e62c9ee1f4e020a250c2a63469',1,'stm32f072xb.h']]],
  ['usb_5fbcdr_5fdcdet_364',['USB_BCDR_DCDET',['../group___peripheral___registers___bits___definition.html#gabf6b72056e5b9c320de00a089aa3ecce',1,'stm32f072xb.h']]],
  ['usb_5fbcdr_5fdppu_365',['USB_BCDR_DPPU',['../group___peripheral___registers___bits___definition.html#ga9ae5b8e24e1bcdcd1b4a5101c556d170',1,'stm32f072xb.h']]],
  ['usb_5fbcdr_5fpden_366',['USB_BCDR_PDEN',['../group___peripheral___registers___bits___definition.html#gab043599cc0ebabfa9840522f04cf6092',1,'stm32f072xb.h']]],
  ['usb_5fbcdr_5fpdet_367',['USB_BCDR_PDET',['../group___peripheral___registers___bits___definition.html#ga5d3282088559cb25f46e7962ecbdcf2c',1,'stm32f072xb.h']]],
  ['usb_5fbcdr_5fps2det_368',['USB_BCDR_PS2DET',['../group___peripheral___registers___bits___definition.html#ga408587c27d5beadd2793c418768f845e',1,'stm32f072xb.h']]],
  ['usb_5fbcdr_5fsden_369',['USB_BCDR_SDEN',['../group___peripheral___registers___bits___definition.html#ga27c9a544ddb1b0c2aa8a769cdb95cc24',1,'stm32f072xb.h']]],
  ['usb_5fbcdr_5fsdet_370',['USB_BCDR_SDET',['../group___peripheral___registers___bits___definition.html#ga5624b3e0be2076f4141ac78e92c68f1c',1,'stm32f072xb.h']]],
  ['usb_5fbtable_371',['USB_BTABLE',['../group___peripheral___registers___bits___definition.html#ga45443e042bfc52776584a88f504331be',1,'stm32f072xb.h']]],
  ['usb_5fclr_5fctr_372',['USB_CLR_CTR',['../group___peripheral___registers___bits___definition.html#ga483446b1b8554ab6f52952e9675bafd5',1,'stm32f072xb.h']]],
  ['usb_5fclr_5ferr_373',['USB_CLR_ERR',['../group___peripheral___registers___bits___definition.html#ga102c85c08687565b646120709c4aba00',1,'stm32f072xb.h']]],
  ['usb_5fclr_5fesof_374',['USB_CLR_ESOF',['../group___peripheral___registers___bits___definition.html#gad4190548352ae71b0f50cd63545d7b79',1,'stm32f072xb.h']]],
  ['usb_5fclr_5fl1req_375',['USB_CLR_L1REQ',['../group___peripheral___registers___bits___definition.html#gaa64ccd364ae61a6d770366dc7ba4e11a',1,'stm32f072xb.h']]],
  ['usb_5fclr_5fpmaovr_376',['USB_CLR_PMAOVR',['../group___peripheral___registers___bits___definition.html#gaee52820a57ed10514256fffc8ee43a0b',1,'stm32f072xb.h']]],
  ['usb_5fclr_5freset_377',['USB_CLR_RESET',['../group___peripheral___registers___bits___definition.html#ga2770b092707b0ca34af9a7e13f966d90',1,'stm32f072xb.h']]],
  ['usb_5fclr_5fsof_378',['USB_CLR_SOF',['../group___peripheral___registers___bits___definition.html#ga916c28ed7a77bb3916b6f1ae6a7f464d',1,'stm32f072xb.h']]],
  ['usb_5fclr_5fsusp_379',['USB_CLR_SUSP',['../group___peripheral___registers___bits___definition.html#ga3f7985dec6c1f9cca1d033e2e17cafa1',1,'stm32f072xb.h']]],
  ['usb_5fclr_5fwkup_380',['USB_CLR_WKUP',['../group___peripheral___registers___bits___definition.html#ga97df00f9f0b994a4f4c93c2c125c37cd',1,'stm32f072xb.h']]],
  ['usb_5fcntr_381',['USB_CNTR',['../group___peripheral___registers___bits___definition.html#ga7cc349ce7f05e6b3f5b145f6028a94c2',1,'stm32f072xb.h']]],
  ['usb_5fcntr_5fctrm_382',['USB_CNTR_CTRM',['../group___peripheral___registers___bits___definition.html#gaf00ba2990a5f24fb0e05802d82f24abc',1,'stm32f072xb.h']]],
  ['usb_5fcntr_5ferrm_383',['USB_CNTR_ERRM',['../group___peripheral___registers___bits___definition.html#gaa5f7187f084256a9445a3cac84b11cb5',1,'stm32f072xb.h']]],
  ['usb_5fcntr_5fesofm_384',['USB_CNTR_ESOFM',['../group___peripheral___registers___bits___definition.html#ga71fe7bddc1d39bf24e1bca420210f31c',1,'stm32f072xb.h']]],
  ['usb_5fcntr_5ffres_385',['USB_CNTR_FRES',['../group___peripheral___registers___bits___definition.html#ga36c68275445560edf0ccb7aa76bc769f',1,'stm32f072xb.h']]],
  ['usb_5fcntr_5ffsusp_386',['USB_CNTR_FSUSP',['../group___peripheral___registers___bits___definition.html#gaec679add6d4151c3b39e43a33e05466a',1,'stm32f072xb.h']]],
  ['usb_5fcntr_5fl1reqm_387',['USB_CNTR_L1REQM',['../group___peripheral___registers___bits___definition.html#ga32604e5f0d7fbce212bd68b368ac9bbd',1,'stm32f072xb.h']]],
  ['usb_5fcntr_5fl1resume_388',['USB_CNTR_L1RESUME',['../group___peripheral___registers___bits___definition.html#gac3f6dad421c9c8ba00826ae26f8f67c9',1,'stm32f072xb.h']]],
  ['usb_5fcntr_5flpmode_389',['USB_CNTR_LPMODE',['../group___peripheral___registers___bits___definition.html#gaa25da382cac21d0c8e552bf2eb8b6777',1,'stm32f072xb.h']]],
  ['usb_5fcntr_5fpdwn_390',['USB_CNTR_PDWN',['../group___peripheral___registers___bits___definition.html#ga2829af32a785e947b469b2bb0702ac8d',1,'stm32f072xb.h']]],
  ['usb_5fcntr_5fpmaovrm_391',['USB_CNTR_PMAOVRM',['../group___peripheral___registers___bits___definition.html#gaaf2a125a2e5bc4362faa7be62f6dafc6',1,'stm32f072xb.h']]],
  ['usb_5fcntr_5fresetm_392',['USB_CNTR_RESETM',['../group___peripheral___registers___bits___definition.html#ga4542414ab68ac0a722f9f3853b5c7a84',1,'stm32f072xb.h']]],
  ['usb_5fcntr_5fresume_393',['USB_CNTR_RESUME',['../group___peripheral___registers___bits___definition.html#ga4dfc6611f4a04fd70dbe993d81d421e3',1,'stm32f072xb.h']]],
  ['usb_5fcntr_5fsofm_394',['USB_CNTR_SOFM',['../group___peripheral___registers___bits___definition.html#gae21d26a7822bae0b6cc512782a75d44e',1,'stm32f072xb.h']]],
  ['usb_5fcntr_5fsuspm_395',['USB_CNTR_SUSPM',['../group___peripheral___registers___bits___definition.html#ga0ae46eb0e83618bc7267543b7e6beaea',1,'stm32f072xb.h']]],
  ['usb_5fcntr_5fwkupm_396',['USB_CNTR_WKUPM',['../group___peripheral___registers___bits___definition.html#gaa88ca8d955846272e2541b8e13f29343',1,'stm32f072xb.h']]],
  ['usb_5fdaddr_397',['USB_DADDR',['../group___peripheral___registers___bits___definition.html#ga6448f82d8b7f71fd9b43943cb3795a62',1,'stm32f072xb.h']]],
  ['usb_5fdaddr_5fadd_398',['USB_DADDR_ADD',['../group___peripheral___registers___bits___definition.html#gaabcd696a8caca19577208704a7e42052',1,'stm32f072xb.h']]],
  ['usb_5fdaddr_5fef_399',['USB_DADDR_EF',['../group___peripheral___registers___bits___definition.html#gadf6ef86b3dba82f6bd83c6ae7d02645a',1,'stm32f072xb.h']]],
  ['usb_5fep0r_400',['USB_EP0R',['../group___peripheral___registers___bits___definition.html#gad434eeb02a8823100fa7ba8580cfd952',1,'stm32f072xb.h']]],
  ['usb_5fep1r_401',['USB_EP1R',['../group___peripheral___registers___bits___definition.html#ga1a96c0e9412e89039136a0b10fa59307',1,'stm32f072xb.h']]],
  ['usb_5fep2r_402',['USB_EP2R',['../group___peripheral___registers___bits___definition.html#gacbcc8339607f939322e1300c1e0c0ae4',1,'stm32f072xb.h']]],
  ['usb_5fep3r_403',['USB_EP3R',['../group___peripheral___registers___bits___definition.html#ga4b32a4853877d93b18882db7af3820e2',1,'stm32f072xb.h']]],
  ['usb_5fep4r_404',['USB_EP4R',['../group___peripheral___registers___bits___definition.html#ga68d67b84647007953ea2a74c988198e2',1,'stm32f072xb.h']]],
  ['usb_5fep5r_405',['USB_EP5R',['../group___peripheral___registers___bits___definition.html#ga9fcf8722242954ad6a66bb2c7f80c21b',1,'stm32f072xb.h']]],
  ['usb_5fep6r_406',['USB_EP6R',['../group___peripheral___registers___bits___definition.html#ga12f1eb20865b02ec7ff86e63cdcd9592',1,'stm32f072xb.h']]],
  ['usb_5fep7r_407',['USB_EP7R',['../group___peripheral___registers___bits___definition.html#ga430f6d23a755b5db38f5d8634b7deada',1,'stm32f072xb.h']]],
  ['usb_5fep_5fbulk_408',['USB_EP_BULK',['../group___peripheral___registers___bits___definition.html#ga4bb6534247e1a0ac44e2eeb5b3a6934f',1,'stm32f072xb.h']]],
  ['usb_5fep_5fcontrol_409',['USB_EP_CONTROL',['../group___peripheral___registers___bits___definition.html#gac0c33c0c20c57a68596e55b00a6302b7',1,'stm32f072xb.h']]],
  ['usb_5fep_5fctr_5frx_410',['USB_EP_CTR_RX',['../group___peripheral___registers___bits___definition.html#gaab6cc205ecfc51c2fbc530ee90fe2f0d',1,'stm32f072xb.h']]],
  ['usb_5fep_5fctr_5ftx_411',['USB_EP_CTR_TX',['../group___peripheral___registers___bits___definition.html#ga6975fe92ee5c652bc0665b04e2eff07e',1,'stm32f072xb.h']]],
  ['usb_5fep_5fdtog_5frx_412',['USB_EP_DTOG_RX',['../group___peripheral___registers___bits___definition.html#ga9d536830ca5bf3f9c1cdf462cce190a8',1,'stm32f072xb.h']]],
  ['usb_5fep_5fdtog_5ftx_413',['USB_EP_DTOG_TX',['../group___peripheral___registers___bits___definition.html#ga08898338fa030d2b0ba781ba718b9e6f',1,'stm32f072xb.h']]],
  ['usb_5fep_5finterrupt_414',['USB_EP_INTERRUPT',['../group___peripheral___registers___bits___definition.html#gaf51a3af3807dd55e340c1ddbc3f2d352',1,'stm32f072xb.h']]],
  ['usb_5fep_5fisochronous_415',['USB_EP_ISOCHRONOUS',['../group___peripheral___registers___bits___definition.html#gaa2defbb9d8ba5374954dfcd55afdc45b',1,'stm32f072xb.h']]],
  ['usb_5fep_5fkind_416',['USB_EP_KIND',['../group___peripheral___registers___bits___definition.html#gaf841b5618e3e5f1fd02093e58dc91a7c',1,'stm32f072xb.h']]],
  ['usb_5fep_5frx_5fdis_417',['USB_EP_RX_DIS',['../group___peripheral___registers___bits___definition.html#gafe3c8c80d9b7e43cdc4cf73a689e469c',1,'stm32f072xb.h']]],
  ['usb_5fep_5frx_5fnak_418',['USB_EP_RX_NAK',['../group___peripheral___registers___bits___definition.html#gab2c3fbf5e0967184721faa13308967d9',1,'stm32f072xb.h']]],
  ['usb_5fep_5frx_5fstall_419',['USB_EP_RX_STALL',['../group___peripheral___registers___bits___definition.html#ga4cc6c48637bea26ef78fc17d30be5ba6',1,'stm32f072xb.h']]],
  ['usb_5fep_5frx_5fvalid_420',['USB_EP_RX_VALID',['../group___peripheral___registers___bits___definition.html#gaad864bbce320889427dd9d96c0efcabf',1,'stm32f072xb.h']]],
  ['usb_5fep_5fsetup_421',['USB_EP_SETUP',['../group___peripheral___registers___bits___definition.html#ga3aa529fb3ed5f1db7e47d2b38a592873',1,'stm32f072xb.h']]],
  ['usb_5fep_5ft_5ffield_422',['USB_EP_T_FIELD',['../group___peripheral___registers___bits___definition.html#ga73dec65ff359fac0e385539a8d7beb66',1,'stm32f072xb.h']]],
  ['usb_5fep_5ft_5fmask_423',['USB_EP_T_MASK',['../group___peripheral___registers___bits___definition.html#gad9ff2c3f4fa5acd6a659160054dd5cde',1,'stm32f072xb.h']]],
  ['usb_5fep_5ftx_5fdis_424',['USB_EP_TX_DIS',['../group___peripheral___registers___bits___definition.html#ga8d0f23898f2be6e6b63e855adbbbfcb2',1,'stm32f072xb.h']]],
  ['usb_5fep_5ftx_5fnak_425',['USB_EP_TX_NAK',['../group___peripheral___registers___bits___definition.html#gad2329b1b850bdfb41318ddd4bebd4950',1,'stm32f072xb.h']]],
  ['usb_5fep_5ftx_5fstall_426',['USB_EP_TX_STALL',['../group___peripheral___registers___bits___definition.html#gab289fb344cf4105d80d942e2816206bc',1,'stm32f072xb.h']]],
  ['usb_5fep_5ftx_5fvalid_427',['USB_EP_TX_VALID',['../group___peripheral___registers___bits___definition.html#ga11a9ddeb7f81251b6f2d0925276c6a70',1,'stm32f072xb.h']]],
  ['usb_5fep_5ftype_5fmask_428',['USB_EP_TYPE_MASK',['../group___peripheral___registers___bits___definition.html#ga0990fd5e1046bb06f9d84bfe81ffa49f',1,'stm32f072xb.h']]],
  ['usb_5fepaddr_5ffield_429',['USB_EPADDR_FIELD',['../group___peripheral___registers___bits___definition.html#ga881e0a0a9cb32eb3f9975fe0b5b577e1',1,'stm32f072xb.h']]],
  ['usb_5fepkind_5fmask_430',['USB_EPKIND_MASK',['../group___peripheral___registers___bits___definition.html#ga30320016064387ec4bbfb359009d528a',1,'stm32f072xb.h']]],
  ['usb_5fepreg_5fmask_431',['USB_EPREG_MASK',['../group___peripheral___registers___bits___definition.html#gadb58a6f5ba8710ef9f1b1970f9e81156',1,'stm32f072xb.h']]],
  ['usb_5feprx_5fdtog1_432',['USB_EPRX_DTOG1',['../group___peripheral___registers___bits___definition.html#ga2ae4d9c869227d23681be7248d6b30ce',1,'stm32f072xb.h']]],
  ['usb_5feprx_5fdtog2_433',['USB_EPRX_DTOG2',['../group___peripheral___registers___bits___definition.html#ga8d21ead5b2a61b36b0346eee04c4cf86',1,'stm32f072xb.h']]],
  ['usb_5feprx_5fdtogmask_434',['USB_EPRX_DTOGMASK',['../group___peripheral___registers___bits___definition.html#gaa939afb1c3ed0eda4001142cc60548f0',1,'stm32f072xb.h']]],
  ['usb_5feprx_5fstat_435',['USB_EPRX_STAT',['../group___peripheral___registers___bits___definition.html#ga8adf3cd0b3eaca5eb9939769451707e2',1,'stm32f072xb.h']]],
  ['usb_5feptx_5fdtog1_436',['USB_EPTX_DTOG1',['../group___peripheral___registers___bits___definition.html#gad667dfa506d6f6378cbcd533ed021464',1,'stm32f072xb.h']]],
  ['usb_5feptx_5fdtog2_437',['USB_EPTX_DTOG2',['../group___peripheral___registers___bits___definition.html#ga38f1aed9f3f2828fae6ac5ce05ea4037',1,'stm32f072xb.h']]],
  ['usb_5feptx_5fdtogmask_438',['USB_EPTX_DTOGMASK',['../group___peripheral___registers___bits___definition.html#ga8bf9f25a70dca84ec8fd665fc9477d76',1,'stm32f072xb.h']]],
  ['usb_5feptx_5fstat_439',['USB_EPTX_STAT',['../group___peripheral___registers___bits___definition.html#ga846f5dd6f595075c0fd9189331fc090e',1,'stm32f072xb.h']]],
  ['usb_5ffnr_440',['USB_FNR',['../group___peripheral___registers___bits___definition.html#ga623fdc71ce1b8664ad4aaab3c39da1b1',1,'stm32f072xb.h']]],
  ['usb_5ffnr_5ffn_441',['USB_FNR_FN',['../group___peripheral___registers___bits___definition.html#ga5d3be7ef58e1f59a72987d64aa5659b7',1,'stm32f072xb.h']]],
  ['usb_5ffnr_5flck_442',['USB_FNR_LCK',['../group___peripheral___registers___bits___definition.html#gaa1a3b491dc96066d1123013fad4d2212',1,'stm32f072xb.h']]],
  ['usb_5ffnr_5flsof_443',['USB_FNR_LSOF',['../group___peripheral___registers___bits___definition.html#ga2ea5d4b642e7fb5143bbc4e87c1bcf77',1,'stm32f072xb.h']]],
  ['usb_5ffnr_5frxdm_444',['USB_FNR_RXDM',['../group___peripheral___registers___bits___definition.html#ga111fda8e4479562f1de1891f33e795e2',1,'stm32f072xb.h']]],
  ['usb_5ffnr_5frxdp_445',['USB_FNR_RXDP',['../group___peripheral___registers___bits___definition.html#gaac5d46bbb39223fc1b5fda13cfa8f933',1,'stm32f072xb.h']]],
  ['usb_5firqn_446',['USB_IRQn',['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5078f46ddc47f29eae4aa40bd57d1692',1,'stm32f072xb.h']]],
  ['usb_5fistr_447',['USB_ISTR',['../group___peripheral___registers___bits___definition.html#ga769561ae9ae56710f5162bd0b3a9dae2',1,'stm32f072xb.h']]],
  ['usb_5fistr_5fctr_448',['USB_ISTR_CTR',['../group___peripheral___registers___bits___definition.html#gaf7f60ffd5846c9e50d93ae095290c575',1,'stm32f072xb.h']]],
  ['usb_5fistr_5fdir_449',['USB_ISTR_DIR',['../group___peripheral___registers___bits___definition.html#ga81c3cbe7072f6821b808037365962a93',1,'stm32f072xb.h']]],
  ['usb_5fistr_5fep_5fid_450',['USB_ISTR_EP_ID',['../group___peripheral___registers___bits___definition.html#ga7aaa1c2bc97b02f8eac69a9a565ad73f',1,'stm32f072xb.h']]],
  ['usb_5fistr_5ferr_451',['USB_ISTR_ERR',['../group___peripheral___registers___bits___definition.html#ga50875e0075a050305a676eadcf6a5c3a',1,'stm32f072xb.h']]],
  ['usb_5fistr_5fesof_452',['USB_ISTR_ESOF',['../group___peripheral___registers___bits___definition.html#ga7b163b7bdc25b4f0671ec2c79cf10c88',1,'stm32f072xb.h']]],
  ['usb_5fistr_5fl1req_453',['USB_ISTR_L1REQ',['../group___peripheral___registers___bits___definition.html#ga1d55976b79b67bfec9a3872a038e3fb8',1,'stm32f072xb.h']]],
  ['usb_5fistr_5fpmaovr_454',['USB_ISTR_PMAOVR',['../group___peripheral___registers___bits___definition.html#gaa4581fce2e7008ea4be136cdfc3936e0',1,'stm32f072xb.h']]],
  ['usb_5fistr_5freset_455',['USB_ISTR_RESET',['../group___peripheral___registers___bits___definition.html#ga937fa6afcc3a8fa3b3597ac81b39216b',1,'stm32f072xb.h']]],
  ['usb_5fistr_5fsof_456',['USB_ISTR_SOF',['../group___peripheral___registers___bits___definition.html#ga91395f98d9e70d3addcfa2aaca531529',1,'stm32f072xb.h']]],
  ['usb_5fistr_5fsusp_457',['USB_ISTR_SUSP',['../group___peripheral___registers___bits___definition.html#gaa4853d529d9326e3d24ef5fd2861b7d1',1,'stm32f072xb.h']]],
  ['usb_5fistr_5fwkup_458',['USB_ISTR_WKUP',['../group___peripheral___registers___bits___definition.html#ga84e13c7c106d028a20a8af0244f66532',1,'stm32f072xb.h']]],
  ['usb_5flpmcsr_459',['USB_LPMCSR',['../group___peripheral___registers___bits___definition.html#ga4610894bb79650baf51b9d6928290966',1,'stm32f072xb.h']]],
  ['usb_5flpmcsr_5fbesl_460',['USB_LPMCSR_BESL',['../group___peripheral___registers___bits___definition.html#ga898ef87a3f72b4a8809754f0d5180022',1,'stm32f072xb.h']]],
  ['usb_5flpmcsr_5flmpen_461',['USB_LPMCSR_LMPEN',['../group___peripheral___registers___bits___definition.html#ga0189ae280500d7781445c619ea8cf80c',1,'stm32f072xb.h']]],
  ['usb_5flpmcsr_5flpmack_462',['USB_LPMCSR_LPMACK',['../group___peripheral___registers___bits___definition.html#ga58202ab6174c4440d47ec3fc9bbfcd32',1,'stm32f072xb.h']]],
  ['usb_5flpmcsr_5fremwake_463',['USB_LPMCSR_REMWAKE',['../group___peripheral___registers___bits___definition.html#gafbc1c8014130ce3b116f0955df4d7839',1,'stm32f072xb.h']]],
  ['usb_5fpmaaddr_464',['USB_PMAADDR',['../group___peripheral__memory__map.html#gaf992dfdd5707568c5cb5506e2347e808',1,'stm32f072xb.h']]],
  ['usb_5ftypedef_465',['USB_TypeDef',['../struct_u_s_b___type_def.html',1,'']]],
  ['user_466',['USER',['../struct_o_b___type_def.html#ab0292062a80446c97dac24604bd8ed8e',1,'OB_TypeDef']]]
];
