-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2019.2
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity pqcrystals_dilithium_12 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    a_coeffs_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    a_coeffs_ce0 : OUT STD_LOGIC;
    a_coeffs_we0 : OUT STD_LOGIC;
    a_coeffs_d0 : OUT STD_LOGIC_VECTOR (18 downto 0);
    a_coeffs_offset : IN STD_LOGIC_VECTOR (2 downto 0);
    seed_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    seed_ce0 : OUT STD_LOGIC;
    seed_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    seed_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    seed_ce1 : OUT STD_LOGIC;
    seed_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
    nonce : IN STD_LOGIC_VECTOR (15 downto 0) );
end;


architecture behav of pqcrystals_dilithium_12 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (14 downto 0) := "000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (14 downto 0) := "000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (14 downto 0) := "000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (14 downto 0) := "000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (14 downto 0) := "000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (14 downto 0) := "000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (14 downto 0) := "000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (14 downto 0) := "000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (14 downto 0) := "000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (14 downto 0) := "001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (14 downto 0) := "010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (14 downto 0) := "100000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv3_5 : STD_LOGIC_VECTOR (2 downto 0) := "101";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv5_11 : STD_LOGIC_VECTOR (4 downto 0) := "10001";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv10_88 : STD_LOGIC_VECTOR (9 downto 0) := "0010001000";
    constant ap_const_lv3_7 : STD_LOGIC_VECTOR (2 downto 0) := "111";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv10_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_37 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110111";
    constant ap_const_lv32_38 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv10_2 : STD_LOGIC_VECTOR (9 downto 0) := "0000000010";
    constant ap_const_lv10_3 : STD_LOGIC_VECTOR (9 downto 0) := "0000000011";
    constant ap_const_lv10_4 : STD_LOGIC_VECTOR (9 downto 0) := "0000000100";
    constant ap_const_lv10_5 : STD_LOGIC_VECTOR (9 downto 0) := "0000000101";
    constant ap_const_lv10_6 : STD_LOGIC_VECTOR (9 downto 0) := "0000000110";
    constant ap_const_lv10_7 : STD_LOGIC_VECTOR (9 downto 0) := "0000000111";
    constant ap_const_lv7_40 : STD_LOGIC_VECTOR (6 downto 0) := "1000000";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv19_20000 : STD_LOGIC_VECTOR (18 downto 0) := "0100000000000000000";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv8_2 : STD_LOGIC_VECTOR (7 downto 0) := "00000010";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv10_8 : STD_LOGIC_VECTOR (9 downto 0) := "0000001000";
    constant ap_const_lv8_3 : STD_LOGIC_VECTOR (7 downto 0) := "00000011";
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal ap_CS_fsm : STD_LOGIC_VECTOR (14 downto 0) := "000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal buf_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal reg_416 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal grp_pqcrystals_dilithium_19_fu_406_ap_ready : STD_LOGIC;
    signal grp_pqcrystals_dilithium_19_fu_406_ap_done : STD_LOGIC;
    signal i_50_fu_432_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal i_50_reg_1035 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal add_ln477_fu_450_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln477_reg_1040 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln476_fu_426_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln478_fu_461_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln479_fu_467_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln48_2_reg_1067 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal trunc_ln48_3_reg_1072 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln48_4_reg_1077 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln48_5_reg_1082 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln48_6_reg_1087 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln48_7_reg_1092 : STD_LOGIC_VECTOR (7 downto 0);
    signal i_fu_633_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal i_reg_1100 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal trunc_ln855_fu_639_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln855_reg_1105 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln854_fu_627_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln855_fu_655_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln855_reg_1111 : STD_LOGIC_VECTOR (9 downto 0);
    signal shl_ln855_1_fu_744_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln855_1_reg_1148 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal buf_ce0 : STD_LOGIC;
    signal buf_we0 : STD_LOGIC;
    signal buf_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal buf_ce1 : STD_LOGIC;
    signal buf_we1 : STD_LOGIC;
    signal buf_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal state_s_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal state_s_ce0 : STD_LOGIC;
    signal state_s_we0 : STD_LOGIC;
    signal state_s_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal state_s_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal state_s_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal state_s_ce1 : STD_LOGIC;
    signal state_s_we1 : STD_LOGIC;
    signal state_s_d1 : STD_LOGIC_VECTOR (63 downto 0);
    signal state_s_q1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_KeccakF1600_StatePer_1_fu_399_ap_start : STD_LOGIC;
    signal grp_KeccakF1600_StatePer_1_fu_399_ap_done : STD_LOGIC;
    signal grp_KeccakF1600_StatePer_1_fu_399_ap_idle : STD_LOGIC;
    signal grp_KeccakF1600_StatePer_1_fu_399_ap_ready : STD_LOGIC;
    signal grp_KeccakF1600_StatePer_1_fu_399_state_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_KeccakF1600_StatePer_1_fu_399_state_ce0 : STD_LOGIC;
    signal grp_KeccakF1600_StatePer_1_fu_399_state_we0 : STD_LOGIC;
    signal grp_KeccakF1600_StatePer_1_fu_399_state_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_KeccakF1600_StatePer_1_fu_399_state_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_KeccakF1600_StatePer_1_fu_399_state_ce1 : STD_LOGIC;
    signal grp_KeccakF1600_StatePer_1_fu_399_state_we1 : STD_LOGIC;
    signal grp_KeccakF1600_StatePer_1_fu_399_state_d1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_pqcrystals_dilithium_19_fu_406_ap_start : STD_LOGIC;
    signal grp_pqcrystals_dilithium_19_fu_406_ap_idle : STD_LOGIC;
    signal grp_pqcrystals_dilithium_19_fu_406_state_s_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_pqcrystals_dilithium_19_fu_406_state_s_ce0 : STD_LOGIC;
    signal grp_pqcrystals_dilithium_19_fu_406_state_s_we0 : STD_LOGIC;
    signal grp_pqcrystals_dilithium_19_fu_406_state_s_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_pqcrystals_dilithium_19_fu_406_state_s_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_pqcrystals_dilithium_19_fu_406_state_s_ce1 : STD_LOGIC;
    signal grp_pqcrystals_dilithium_19_fu_406_state_s_we1 : STD_LOGIC;
    signal grp_pqcrystals_dilithium_19_fu_406_state_s_d1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_pqcrystals_dilithium_19_fu_406_seed_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_pqcrystals_dilithium_19_fu_406_seed_ce0 : STD_LOGIC;
    signal grp_pqcrystals_dilithium_19_fu_406_seed_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_pqcrystals_dilithium_19_fu_406_seed_ce1 : STD_LOGIC;
    signal p_01_i_i_reg_353 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_0_rec_i_i_reg_365 : STD_LOGIC_VECTOR (9 downto 0);
    signal i_0_i_i_reg_377 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal i_0_i_reg_388 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal icmp_ln474_fu_420_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_KeccakF1600_StatePer_1_fu_399_ap_start_reg : STD_LOGIC := '0';
    signal grp_pqcrystals_dilithium_19_fu_406_ap_start_reg : STD_LOGIC := '0';
    signal zext_ln477_1_fu_456_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln477_2_fu_473_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln48_fu_498_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln48_1_fu_568_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal zext_ln48_2_fu_578_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln48_3_fu_588_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal zext_ln48_4_fu_598_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln48_5_fu_608_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln48_6_fu_618_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln855_1_fu_661_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln856_fu_671_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln857_fu_681_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln855_2_fu_694_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln861_fu_722_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln862_fu_732_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln860_2_fu_778_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln866_fu_826_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln867_fu_836_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln865_1_fu_874_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln871_fu_922_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln872_fu_932_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln870_1_fu_970_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln48_fu_477_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal sub_ln875_fu_737_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal sub_ln876_fu_841_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal sub_ln877_fu_937_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal sub_ln878_fu_1009_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal shl_ln12_fu_438_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln477_fu_446_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal or_ln48_fu_493_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal or_ln48_1_fu_563_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal or_ln48_2_fu_573_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal or_ln48_3_fu_583_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal or_ln48_4_fu_593_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal or_ln48_5_fu_603_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal or_ln48_6_fu_613_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal shl_ln_fu_643_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln855_fu_651_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln854_fu_623_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln856_fu_666_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln857_fu_676_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_23_fu_686_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln858_fu_699_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_i_fu_703_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln861_fu_717_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln862_fu_727_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln860_fu_713_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal lshr_ln_fu_751_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal or_ln860_fu_765_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_24_fu_771_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln860_1_fu_761_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_s_fu_795_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal shl_ln9_fu_783_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal trunc_ln863_fu_791_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal or_ln863_fu_803_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal or_ln863_i_fu_809_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln866_fu_821_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln867_fu_831_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln863_fu_817_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal lshr_ln1_fu_848_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal or_ln865_fu_862_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_25_fu_867_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln865_fu_858_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_2_fu_891_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln10_fu_879_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln868_fu_887_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal or_ln868_fu_899_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln868_i_fu_905_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln871_fu_917_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln872_fu_927_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln868_fu_913_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal lshr_ln2_fu_944_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal or_ln870_fu_958_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_26_fu_963_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln870_fu_954_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_3_fu_983_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal shl_ln11_fu_975_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal or_ln872_fu_991_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal or_ln872_i_fu_997_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal zext_ln872_1_fu_1005_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (14 downto 0);

    component KeccakF1600_StatePer_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        state_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        state_ce0 : OUT STD_LOGIC;
        state_we0 : OUT STD_LOGIC;
        state_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        state_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        state_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        state_ce1 : OUT STD_LOGIC;
        state_we1 : OUT STD_LOGIC;
        state_d1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        state_q1 : IN STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component pqcrystals_dilithium_19 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        state_s_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        state_s_ce0 : OUT STD_LOGIC;
        state_s_we0 : OUT STD_LOGIC;
        state_s_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        state_s_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        state_s_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        state_s_ce1 : OUT STD_LOGIC;
        state_s_we1 : OUT STD_LOGIC;
        state_s_d1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        state_s_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
        seed_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        seed_ce0 : OUT STD_LOGIC;
        seed_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        seed_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        seed_ce1 : OUT STD_LOGIC;
        seed_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
        nonce : IN STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component pqcrystals_dilithibs IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (7 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address1 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (7 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component shake256_state_0_s IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (63 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        address1 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (63 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;



begin
    buf_U : component pqcrystals_dilithibs
    generic map (
        DataWidth => 8,
        AddressRange => 680,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buf_address0,
        ce0 => buf_ce0,
        we0 => buf_we0,
        d0 => buf_d0,
        q0 => buf_q0,
        address1 => buf_address1,
        ce1 => buf_ce1,
        we1 => buf_we1,
        d1 => buf_d1,
        q1 => buf_q1);

    state_s_U : component shake256_state_0_s
    generic map (
        DataWidth => 64,
        AddressRange => 25,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => state_s_address0,
        ce0 => state_s_ce0,
        we0 => state_s_we0,
        d0 => state_s_d0,
        q0 => state_s_q0,
        address1 => state_s_address1,
        ce1 => state_s_ce1,
        we1 => state_s_we1,
        d1 => state_s_d1,
        q1 => state_s_q1);

    grp_KeccakF1600_StatePer_1_fu_399 : component KeccakF1600_StatePer_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_KeccakF1600_StatePer_1_fu_399_ap_start,
        ap_done => grp_KeccakF1600_StatePer_1_fu_399_ap_done,
        ap_idle => grp_KeccakF1600_StatePer_1_fu_399_ap_idle,
        ap_ready => grp_KeccakF1600_StatePer_1_fu_399_ap_ready,
        state_address0 => grp_KeccakF1600_StatePer_1_fu_399_state_address0,
        state_ce0 => grp_KeccakF1600_StatePer_1_fu_399_state_ce0,
        state_we0 => grp_KeccakF1600_StatePer_1_fu_399_state_we0,
        state_d0 => grp_KeccakF1600_StatePer_1_fu_399_state_d0,
        state_q0 => state_s_q0,
        state_address1 => grp_KeccakF1600_StatePer_1_fu_399_state_address1,
        state_ce1 => grp_KeccakF1600_StatePer_1_fu_399_state_ce1,
        state_we1 => grp_KeccakF1600_StatePer_1_fu_399_state_we1,
        state_d1 => grp_KeccakF1600_StatePer_1_fu_399_state_d1,
        state_q1 => state_s_q1);

    grp_pqcrystals_dilithium_19_fu_406 : component pqcrystals_dilithium_19
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_pqcrystals_dilithium_19_fu_406_ap_start,
        ap_done => grp_pqcrystals_dilithium_19_fu_406_ap_done,
        ap_idle => grp_pqcrystals_dilithium_19_fu_406_ap_idle,
        ap_ready => grp_pqcrystals_dilithium_19_fu_406_ap_ready,
        state_s_address0 => grp_pqcrystals_dilithium_19_fu_406_state_s_address0,
        state_s_ce0 => grp_pqcrystals_dilithium_19_fu_406_state_s_ce0,
        state_s_we0 => grp_pqcrystals_dilithium_19_fu_406_state_s_we0,
        state_s_d0 => grp_pqcrystals_dilithium_19_fu_406_state_s_d0,
        state_s_q0 => state_s_q0,
        state_s_address1 => grp_pqcrystals_dilithium_19_fu_406_state_s_address1,
        state_s_ce1 => grp_pqcrystals_dilithium_19_fu_406_state_s_ce1,
        state_s_we1 => grp_pqcrystals_dilithium_19_fu_406_state_s_we1,
        state_s_d1 => grp_pqcrystals_dilithium_19_fu_406_state_s_d1,
        state_s_q1 => state_s_q1,
        seed_address0 => grp_pqcrystals_dilithium_19_fu_406_seed_address0,
        seed_ce0 => grp_pqcrystals_dilithium_19_fu_406_seed_ce0,
        seed_q0 => seed_q0,
        seed_address1 => grp_pqcrystals_dilithium_19_fu_406_seed_address1,
        seed_ce1 => grp_pqcrystals_dilithium_19_fu_406_seed_ce1,
        seed_q1 => seed_q1,
        nonce => nonce);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_KeccakF1600_StatePer_1_fu_399_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_KeccakF1600_StatePer_1_fu_399_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln474_fu_420_p2 = ap_const_lv1_0))) then 
                    grp_KeccakF1600_StatePer_1_fu_399_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_KeccakF1600_StatePer_1_fu_399_ap_ready = ap_const_logic_1)) then 
                    grp_KeccakF1600_StatePer_1_fu_399_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_pqcrystals_dilithium_19_fu_406_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_pqcrystals_dilithium_19_fu_406_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    grp_pqcrystals_dilithium_19_fu_406_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_pqcrystals_dilithium_19_fu_406_ap_ready = ap_const_logic_1)) then 
                    grp_pqcrystals_dilithium_19_fu_406_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    i_0_i_i_reg_377_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                i_0_i_i_reg_377 <= i_50_reg_1035;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_KeccakF1600_StatePer_1_fu_399_ap_done = ap_const_logic_1))) then 
                i_0_i_i_reg_377 <= ap_const_lv5_0;
            end if; 
        end if;
    end process;

    i_0_i_reg_388_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln474_fu_420_p2 = ap_const_lv1_1))) then 
                i_0_i_reg_388 <= ap_const_lv7_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
                i_0_i_reg_388 <= i_reg_1100;
            end if; 
        end if;
    end process;

    p_01_i_i_reg_353_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln476_fu_426_p2 = ap_const_lv1_1))) then 
                p_01_i_i_reg_353 <= add_ln479_fu_467_p2;
            elsif (((grp_pqcrystals_dilithium_19_fu_406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01_i_i_reg_353 <= ap_const_lv3_5;
            end if; 
        end if;
    end process;

    p_0_rec_i_i_reg_365_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln476_fu_426_p2 = ap_const_lv1_1))) then 
                p_0_rec_i_i_reg_365 <= add_ln478_fu_461_p2;
            elsif (((grp_pqcrystals_dilithium_19_fu_406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_0_rec_i_i_reg_365 <= ap_const_lv10_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln476_fu_426_p2 = ap_const_lv1_0))) then
                add_ln477_reg_1040 <= add_ln477_fu_450_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state10) and (icmp_ln854_fu_627_p2 = ap_const_lv1_0))) then
                add_ln855_reg_1111 <= add_ln855_fu_655_p2;
                trunc_ln855_reg_1105 <= trunc_ln855_fu_639_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                i_50_reg_1035 <= i_50_fu_432_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state10)) then
                i_reg_1100 <= i_fu_633_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11))) then
                reg_416 <= buf_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then
                    shl_ln855_1_reg_1148(7 downto 2) <= shl_ln855_1_fu_744_p3(7 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                trunc_ln48_2_reg_1067 <= state_s_q0(23 downto 16);
                trunc_ln48_3_reg_1072 <= state_s_q0(31 downto 24);
                trunc_ln48_4_reg_1077 <= state_s_q0(39 downto 32);
                trunc_ln48_5_reg_1082 <= state_s_q0(47 downto 40);
                trunc_ln48_6_reg_1087 <= state_s_q0(55 downto 48);
                trunc_ln48_7_reg_1092 <= state_s_q0(63 downto 56);
            end if;
        end if;
    end process;
    shl_ln855_1_reg_1148(1 downto 0) <= "00";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, grp_pqcrystals_dilithium_19_fu_406_ap_done, ap_CS_fsm_state5, icmp_ln476_fu_426_p2, ap_CS_fsm_state10, icmp_ln854_fu_627_p2, grp_KeccakF1600_StatePer_1_fu_399_ap_done, ap_CS_fsm_state4, ap_CS_fsm_state3, icmp_ln474_fu_420_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((grp_pqcrystals_dilithium_19_fu_406_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln474_fu_420_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state4 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_KeccakF1600_StatePer_1_fu_399_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln476_fu_426_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state10 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state10) and (icmp_ln854_fu_627_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state11;
                end if;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXX";
        end case;
    end process;

    a_coeffs_address0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, zext_ln855_2_fu_694_p1, zext_ln860_2_fu_778_p1, zext_ln865_1_fu_874_p1, zext_ln870_1_fu_970_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            a_coeffs_address0 <= zext_ln870_1_fu_970_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            a_coeffs_address0 <= zext_ln865_1_fu_874_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            a_coeffs_address0 <= zext_ln860_2_fu_778_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            a_coeffs_address0 <= zext_ln855_2_fu_694_p1(10 - 1 downto 0);
        else 
            a_coeffs_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    a_coeffs_ce0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            a_coeffs_ce0 <= ap_const_logic_1;
        else 
            a_coeffs_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    a_coeffs_d0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, sub_ln875_fu_737_p2, sub_ln876_fu_841_p2, sub_ln877_fu_937_p2, sub_ln878_fu_1009_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            a_coeffs_d0 <= sub_ln878_fu_1009_p2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            a_coeffs_d0 <= sub_ln877_fu_937_p2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            a_coeffs_d0 <= sub_ln876_fu_841_p2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            a_coeffs_d0 <= sub_ln875_fu_737_p2;
        else 
            a_coeffs_d0 <= "XXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    a_coeffs_we0_assign_proc : process(ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            a_coeffs_we0 <= ap_const_logic_1;
        else 
            a_coeffs_we0 <= ap_const_logic_0;
        end if; 
    end process;

    add_ln477_fu_450_p2 <= std_logic_vector(unsigned(p_0_rec_i_i_reg_365) + unsigned(zext_ln477_fu_446_p1));
    add_ln478_fu_461_p2 <= std_logic_vector(unsigned(p_0_rec_i_i_reg_365) + unsigned(ap_const_lv10_88));
    add_ln479_fu_467_p2 <= std_logic_vector(unsigned(p_01_i_i_reg_353) + unsigned(ap_const_lv3_7));
    add_ln855_fu_655_p2 <= std_logic_vector(unsigned(zext_ln855_fu_651_p1) + unsigned(zext_ln854_fu_623_p1));
    add_ln856_fu_666_p2 <= std_logic_vector(unsigned(ap_const_lv10_1) + unsigned(add_ln855_reg_1111));
    add_ln857_fu_676_p2 <= std_logic_vector(unsigned(ap_const_lv10_2) + unsigned(add_ln855_reg_1111));
    add_ln861_fu_717_p2 <= std_logic_vector(unsigned(ap_const_lv10_3) + unsigned(add_ln855_reg_1111));
    add_ln862_fu_727_p2 <= std_logic_vector(unsigned(ap_const_lv10_4) + unsigned(add_ln855_reg_1111));
    add_ln866_fu_821_p2 <= std_logic_vector(unsigned(ap_const_lv10_5) + unsigned(add_ln855_reg_1111));
    add_ln867_fu_831_p2 <= std_logic_vector(unsigned(ap_const_lv10_6) + unsigned(add_ln855_reg_1111));
    add_ln871_fu_917_p2 <= std_logic_vector(unsigned(ap_const_lv10_7) + unsigned(add_ln855_reg_1111));
    add_ln872_fu_927_p2 <= std_logic_vector(unsigned(ap_const_lv10_8) + unsigned(add_ln855_reg_1111));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state10, icmp_ln854_fu_627_p2)
    begin
        if ((((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_logic_1 = ap_CS_fsm_state10) and (icmp_ln854_fu_627_p2 = ap_const_lv1_1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state10, icmp_ln854_fu_627_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) and (icmp_ln854_fu_627_p2 = ap_const_lv1_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    buf_address0_assign_proc : process(ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state6, ap_CS_fsm_state10, ap_CS_fsm_state9, zext_ln477_2_fu_473_p1, zext_ln48_1_fu_568_p1, ap_CS_fsm_state7, zext_ln48_3_fu_588_p1, ap_CS_fsm_state8, zext_ln48_5_fu_608_p1, zext_ln855_1_fu_661_p1, zext_ln857_fu_681_p1, zext_ln862_fu_732_p1, zext_ln867_fu_836_p1, zext_ln872_fu_932_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            buf_address0 <= zext_ln872_fu_932_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            buf_address0 <= zext_ln867_fu_836_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            buf_address0 <= zext_ln862_fu_732_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            buf_address0 <= zext_ln857_fu_681_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buf_address0 <= zext_ln855_1_fu_661_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            buf_address0 <= zext_ln48_5_fu_608_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_address0 <= zext_ln48_3_fu_588_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_address0 <= zext_ln48_1_fu_568_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buf_address0 <= zext_ln477_2_fu_473_p1(10 - 1 downto 0);
        else 
            buf_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    buf_address1_assign_proc : process(ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state6, ap_CS_fsm_state9, zext_ln48_fu_498_p1, ap_CS_fsm_state7, zext_ln48_2_fu_578_p1, ap_CS_fsm_state8, zext_ln48_4_fu_598_p1, zext_ln48_6_fu_618_p1, zext_ln856_fu_671_p1, zext_ln861_fu_722_p1, zext_ln866_fu_826_p1, zext_ln871_fu_922_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            buf_address1 <= zext_ln871_fu_922_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            buf_address1 <= zext_ln866_fu_826_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            buf_address1 <= zext_ln861_fu_722_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            buf_address1 <= zext_ln856_fu_671_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            buf_address1 <= zext_ln48_6_fu_618_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_address1 <= zext_ln48_4_fu_598_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_address1 <= zext_ln48_2_fu_578_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buf_address1 <= zext_ln48_fu_498_p1(10 - 1 downto 0);
        else 
            buf_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    buf_ce0_assign_proc : process(ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state6, ap_CS_fsm_state10, ap_CS_fsm_state9, ap_CS_fsm_state7, ap_CS_fsm_state8)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            buf_ce0 <= ap_const_logic_1;
        else 
            buf_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_ce1_assign_proc : process(ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state6, ap_CS_fsm_state9, ap_CS_fsm_state7, ap_CS_fsm_state8)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            buf_ce1 <= ap_const_logic_1;
        else 
            buf_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buf_d0_assign_proc : process(trunc_ln48_2_reg_1067, ap_CS_fsm_state6, trunc_ln48_4_reg_1077, trunc_ln48_6_reg_1087, ap_CS_fsm_state9, ap_CS_fsm_state7, ap_CS_fsm_state8, trunc_ln48_fu_477_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            buf_d0 <= trunc_ln48_6_reg_1087;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_d0 <= trunc_ln48_4_reg_1077;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_d0 <= trunc_ln48_2_reg_1067;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buf_d0 <= trunc_ln48_fu_477_p1;
        else 
            buf_d0 <= "XXXXXXXX";
        end if; 
    end process;


    buf_d1_assign_proc : process(ap_CS_fsm_state6, trunc_ln48_3_reg_1072, trunc_ln48_5_reg_1082, trunc_ln48_7_reg_1092, state_s_q0, ap_CS_fsm_state9, ap_CS_fsm_state7, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            buf_d1 <= trunc_ln48_7_reg_1092;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_d1 <= trunc_ln48_5_reg_1082;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_d1 <= trunc_ln48_3_reg_1072;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buf_d1 <= state_s_q0(15 downto 8);
        else 
            buf_d1 <= "XXXXXXXX";
        end if; 
    end process;


    buf_we0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state9, ap_CS_fsm_state7, ap_CS_fsm_state8)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            buf_we0 <= ap_const_logic_1;
        else 
            buf_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_we1_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state9, ap_CS_fsm_state7, ap_CS_fsm_state8)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            buf_we1 <= ap_const_logic_1;
        else 
            buf_we1 <= ap_const_logic_0;
        end if; 
    end process;

    grp_KeccakF1600_StatePer_1_fu_399_ap_start <= grp_KeccakF1600_StatePer_1_fu_399_ap_start_reg;
    grp_pqcrystals_dilithium_19_fu_406_ap_start <= grp_pqcrystals_dilithium_19_fu_406_ap_start_reg;
    i_50_fu_432_p2 <= std_logic_vector(unsigned(i_0_i_i_reg_377) + unsigned(ap_const_lv5_1));
    i_fu_633_p2 <= std_logic_vector(unsigned(i_0_i_reg_388) + unsigned(ap_const_lv7_1));
    icmp_ln474_fu_420_p2 <= "1" when (p_01_i_i_reg_353 = ap_const_lv3_0) else "0";
    icmp_ln476_fu_426_p2 <= "1" when (i_0_i_i_reg_377 = ap_const_lv5_11) else "0";
    icmp_ln854_fu_627_p2 <= "1" when (i_0_i_reg_388 = ap_const_lv7_40) else "0";
    lshr_ln1_fu_848_p4 <= reg_416(7 downto 4);
    lshr_ln2_fu_944_p4 <= reg_416(7 downto 6);
    lshr_ln_fu_751_p4 <= reg_416(7 downto 2);
    or_ln48_1_fu_563_p2 <= (ap_const_lv10_2 or add_ln477_reg_1040);
    or_ln48_2_fu_573_p2 <= (ap_const_lv10_3 or add_ln477_reg_1040);
    or_ln48_3_fu_583_p2 <= (ap_const_lv10_4 or add_ln477_reg_1040);
    or_ln48_4_fu_593_p2 <= (ap_const_lv10_5 or add_ln477_reg_1040);
    or_ln48_5_fu_603_p2 <= (ap_const_lv10_6 or add_ln477_reg_1040);
    or_ln48_6_fu_613_p2 <= (ap_const_lv10_7 or add_ln477_reg_1040);
    or_ln48_fu_493_p2 <= (ap_const_lv10_1 or add_ln477_reg_1040);
    or_ln860_fu_765_p2 <= (shl_ln855_1_fu_744_p3 or ap_const_lv8_1);
    or_ln863_fu_803_p2 <= (tmp_s_fu_795_p3 or shl_ln9_fu_783_p3);
    or_ln863_i_fu_809_p3 <= (trunc_ln863_fu_791_p1 & or_ln863_fu_803_p2);
    or_ln865_fu_862_p2 <= (shl_ln855_1_reg_1148 or ap_const_lv8_2);
    or_ln868_fu_899_p2 <= (tmp_2_fu_891_p3 or shl_ln10_fu_879_p3);
    or_ln868_i_fu_905_p3 <= (trunc_ln868_fu_887_p1 & or_ln868_fu_899_p2);
    or_ln870_fu_958_p2 <= (shl_ln855_1_reg_1148 or ap_const_lv8_3);
    or_ln872_fu_991_p2 <= (tmp_3_fu_983_p3 or shl_ln11_fu_975_p3);
    or_ln872_i_fu_997_p3 <= (buf_q0 & or_ln872_fu_991_p2);
    seed_address0 <= grp_pqcrystals_dilithium_19_fu_406_seed_address0;
    seed_address1 <= grp_pqcrystals_dilithium_19_fu_406_seed_address1;
    seed_ce0 <= grp_pqcrystals_dilithium_19_fu_406_seed_ce0;
    seed_ce1 <= grp_pqcrystals_dilithium_19_fu_406_seed_ce1;
    shl_ln10_fu_879_p3 <= (buf_q1 & ap_const_lv4_0);
    shl_ln11_fu_975_p3 <= (buf_q1 & ap_const_lv2_0);
    shl_ln12_fu_438_p3 <= (i_0_i_i_reg_377 & ap_const_lv3_0);
    shl_ln855_1_fu_744_p3 <= (trunc_ln855_reg_1105 & ap_const_lv2_0);
    shl_ln9_fu_783_p3 <= (buf_q1 & ap_const_lv6_0);
    shl_ln_fu_643_p3 <= (trunc_ln855_fu_639_p1 & ap_const_lv3_0);

    state_s_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state5, grp_KeccakF1600_StatePer_1_fu_399_state_address0, grp_pqcrystals_dilithium_19_fu_406_state_s_address0, ap_CS_fsm_state4, zext_ln477_1_fu_456_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            state_s_address0 <= zext_ln477_1_fu_456_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            state_s_address0 <= grp_pqcrystals_dilithium_19_fu_406_state_s_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            state_s_address0 <= grp_KeccakF1600_StatePer_1_fu_399_state_address0;
        else 
            state_s_address0 <= "XXXXX";
        end if; 
    end process;


    state_s_address1_assign_proc : process(ap_CS_fsm_state2, grp_KeccakF1600_StatePer_1_fu_399_state_address1, grp_pqcrystals_dilithium_19_fu_406_state_s_address1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            state_s_address1 <= grp_pqcrystals_dilithium_19_fu_406_state_s_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            state_s_address1 <= grp_KeccakF1600_StatePer_1_fu_399_state_address1;
        else 
            state_s_address1 <= "XXXXX";
        end if; 
    end process;


    state_s_ce0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state5, grp_KeccakF1600_StatePer_1_fu_399_state_ce0, grp_pqcrystals_dilithium_19_fu_406_state_s_ce0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            state_s_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            state_s_ce0 <= grp_pqcrystals_dilithium_19_fu_406_state_s_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            state_s_ce0 <= grp_KeccakF1600_StatePer_1_fu_399_state_ce0;
        else 
            state_s_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    state_s_ce1_assign_proc : process(ap_CS_fsm_state2, grp_KeccakF1600_StatePer_1_fu_399_state_ce1, grp_pqcrystals_dilithium_19_fu_406_state_s_ce1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            state_s_ce1 <= grp_pqcrystals_dilithium_19_fu_406_state_s_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            state_s_ce1 <= grp_KeccakF1600_StatePer_1_fu_399_state_ce1;
        else 
            state_s_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    state_s_d0_assign_proc : process(ap_CS_fsm_state2, grp_KeccakF1600_StatePer_1_fu_399_state_d0, grp_pqcrystals_dilithium_19_fu_406_state_s_d0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            state_s_d0 <= grp_pqcrystals_dilithium_19_fu_406_state_s_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            state_s_d0 <= grp_KeccakF1600_StatePer_1_fu_399_state_d0;
        else 
            state_s_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    state_s_d1_assign_proc : process(ap_CS_fsm_state2, grp_KeccakF1600_StatePer_1_fu_399_state_d1, grp_pqcrystals_dilithium_19_fu_406_state_s_d1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            state_s_d1 <= grp_pqcrystals_dilithium_19_fu_406_state_s_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            state_s_d1 <= grp_KeccakF1600_StatePer_1_fu_399_state_d1;
        else 
            state_s_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    state_s_we0_assign_proc : process(ap_CS_fsm_state2, grp_KeccakF1600_StatePer_1_fu_399_state_we0, grp_pqcrystals_dilithium_19_fu_406_state_s_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            state_s_we0 <= grp_pqcrystals_dilithium_19_fu_406_state_s_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            state_s_we0 <= grp_KeccakF1600_StatePer_1_fu_399_state_we0;
        else 
            state_s_we0 <= ap_const_logic_0;
        end if; 
    end process;


    state_s_we1_assign_proc : process(ap_CS_fsm_state2, grp_KeccakF1600_StatePer_1_fu_399_state_we1, grp_pqcrystals_dilithium_19_fu_406_state_s_we1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            state_s_we1 <= grp_pqcrystals_dilithium_19_fu_406_state_s_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            state_s_we1 <= grp_KeccakF1600_StatePer_1_fu_399_state_we1;
        else 
            state_s_we1 <= ap_const_logic_0;
        end if; 
    end process;

    sub_ln875_fu_737_p2 <= std_logic_vector(unsigned(ap_const_lv19_20000) - unsigned(zext_ln860_fu_713_p1));
    sub_ln876_fu_841_p2 <= std_logic_vector(unsigned(ap_const_lv19_20000) - unsigned(zext_ln863_fu_817_p1));
    sub_ln877_fu_937_p2 <= std_logic_vector(unsigned(ap_const_lv19_20000) - unsigned(zext_ln868_fu_913_p1));
    sub_ln878_fu_1009_p2 <= std_logic_vector(unsigned(ap_const_lv19_20000) - unsigned(zext_ln872_1_fu_1005_p1));
    tmp_23_fu_686_p4 <= ((a_coeffs_offset & trunc_ln855_reg_1105) & ap_const_lv2_0);
    tmp_24_fu_771_p3 <= (a_coeffs_offset & or_ln860_fu_765_p2);
    tmp_25_fu_867_p3 <= (a_coeffs_offset & or_ln865_fu_862_p2);
    tmp_26_fu_963_p3 <= (a_coeffs_offset & or_ln870_fu_958_p2);
    tmp_2_fu_891_p3 <= (ap_const_lv4_0 & zext_ln865_fu_858_p1);
    tmp_3_fu_983_p3 <= (ap_const_lv2_0 & zext_ln870_fu_954_p1);
    tmp_i_fu_703_p4 <= ((trunc_ln858_fu_699_p1 & buf_q1) & reg_416);
    tmp_s_fu_795_p3 <= (ap_const_lv6_0 & zext_ln860_1_fu_761_p1);
    trunc_ln48_fu_477_p1 <= state_s_q0(8 - 1 downto 0);
    trunc_ln855_fu_639_p1 <= i_0_i_reg_388(6 - 1 downto 0);
    trunc_ln858_fu_699_p1 <= buf_q0(2 - 1 downto 0);
    trunc_ln863_fu_791_p1 <= buf_q0(4 - 1 downto 0);
    trunc_ln868_fu_887_p1 <= buf_q0(6 - 1 downto 0);
    zext_ln477_1_fu_456_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_0_i_i_reg_377),64));
    zext_ln477_2_fu_473_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln477_reg_1040),64));
    zext_ln477_fu_446_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln12_fu_438_p3),10));
    zext_ln48_1_fu_568_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln48_1_fu_563_p2),64));
    zext_ln48_2_fu_578_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln48_2_fu_573_p2),64));
    zext_ln48_3_fu_588_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln48_3_fu_583_p2),64));
    zext_ln48_4_fu_598_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln48_4_fu_593_p2),64));
    zext_ln48_5_fu_608_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln48_5_fu_603_p2),64));
    zext_ln48_6_fu_618_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln48_6_fu_613_p2),64));
    zext_ln48_fu_498_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln48_fu_493_p2),64));
    zext_ln854_fu_623_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_0_i_reg_388),10));
    zext_ln855_1_fu_661_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln855_fu_655_p2),64));
    zext_ln855_2_fu_694_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_23_fu_686_p4),64));
    zext_ln855_fu_651_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln_fu_643_p3),10));
    zext_ln856_fu_671_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln856_fu_666_p2),64));
    zext_ln857_fu_681_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln857_fu_676_p2),64));
    zext_ln860_1_fu_761_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln_fu_751_p4),8));
    zext_ln860_2_fu_778_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_24_fu_771_p3),64));
    zext_ln860_fu_713_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_i_fu_703_p4),19));
    zext_ln861_fu_722_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln861_fu_717_p2),64));
    zext_ln862_fu_732_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln862_fu_727_p2),64));
    zext_ln863_fu_817_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln863_i_fu_809_p3),19));
    zext_ln865_1_fu_874_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_25_fu_867_p3),64));
    zext_ln865_fu_858_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln1_fu_848_p4),8));
    zext_ln866_fu_826_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln866_fu_821_p2),64));
    zext_ln867_fu_836_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln867_fu_831_p2),64));
    zext_ln868_fu_913_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln868_i_fu_905_p3),19));
    zext_ln870_1_fu_970_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_26_fu_963_p3),64));
    zext_ln870_fu_954_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln2_fu_944_p4),8));
    zext_ln871_fu_922_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln871_fu_917_p2),64));
    zext_ln872_1_fu_1005_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln872_i_fu_997_p3),19));
    zext_ln872_fu_932_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln872_fu_927_p2),64));
end behav;
