Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2700185 Thu Oct 24 18:46:05 MDT 2019
| Date         : Wed Dec  4 16:09:21 2019
| Host         : C940-van-Willem running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file TopLevel_control_sets_placed.rpt
| Design       : TopLevel
| Device       : xc7a100t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    23 |
|    Minimum number of control sets                        |    23 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    86 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    23 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    16 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             107 |           49 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             262 |           74 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             153 |           43 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------+------------------+----------------+
|                  Clock Signal                  |                                          Enable Signal                                          |              Set/Reset Signal             | Slice Load Count | Bel Load Count |
+------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------+------------------+----------------+
|  VGA_RGB_map/VGATiming_map/clock/inst/PixelClk | Triangles_map/FirstFrameReady                                                                   |                                           |                1 |              2 |
|  CLK100MHz_IBUF_BUFG                           | Triangles_map/Bresenham/E[0]                                                                    |                                           |                1 |              5 |
|  VGA_RGB_map/VGATiming_map/clock/inst/PixelClk | Triangles_map/FirstFrameReady                                                                   | VGA_RGB_map/VGATiming_map/Hcount0         |                2 |              8 |
|  CLK100MHz_IBUF_BUFG                           | Triangles_map/Bresenham/State_reg[1]_0                                                          |                                           |                5 |              9 |
|  CLK100MHz_IBUF_BUFG                           | Triangles_map/Bresenham/State_reg[1]_1                                                          |                                           |                4 |             10 |
|  VGA_RGB_map/VGATiming_map/clock/inst/PixelClk | VGA_RGB_map/VGATiming_map/Hcount0                                                               | VGA_RGB_map/VGATiming_map/Vcount0         |                2 |             10 |
|  CLK100MHz_IBUF_BUFG                           | Triangles_map/Bresenham/err[10]_i_1_n_0                                                         |                                           |                4 |             11 |
|  CLK100MHz_IBUF_BUFG                           | Triangles_map/Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0] |                                           |                4 |             18 |
|  CLK100MHz_IBUF_BUFG                           | Triangles_map/Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0] |                                           |                4 |             18 |
|  CLK100MHz_IBUF_BUFG                           | Triangles_map/g0_b0__0_n_0                                                                      |                                           |                6 |             19 |
|  CLK100MHz_IBUF_BUFG                           | Triangles_map/g0_b0_n_0                                                                         |                                           |                7 |             19 |
|  VGA_RGB_map/VGATiming_map/clock/inst/PixelClk | VGA_RGB_map/VGATiming_map/s_addrb1                                                              | VGA_RGB_map/VGATiming_map/klaar0_0        |                5 |             19 |
|  VGA_RGB_map/VGATiming_map/clock/inst/PixelClk | VGA_RGB_map/VGATiming_map/s_addrb0                                                              | VGA_RGB_map/VGATiming_map/klaar05_out     |                5 |             19 |
|  CLK100MHz_IBUF_BUFG                           | Triangles_map/Bresenham/err[10]_i_1_n_0                                                         | Triangles_map/Bresenham/err[30]_i_1_n_0   |                9 |             20 |
|  CLK100MHz_IBUF_BUFG                           | Triangles_map/Bresenham/State_reg[1]_1                                                          | Triangles_map/Bresenham/currX[31]_i_1_n_0 |                6 |             22 |
|  CLK100MHz_IBUF_BUFG                           | Triangles_map/Bresenham/State_reg[1]_0                                                          | Triangles_map/Bresenham/currX[31]_i_1_n_0 |                6 |             23 |
|  CLK100MHz_IBUF_BUFG                           | Triangles_map/Bresenham/dy_0                                                                    |                                           |                8 |             23 |
|  VGA_RGB_map/VGATiming_map/clock/inst/PixelClk |                                                                                                 |                                           |               20 |             30 |
|  CLK100MHz_IBUF_BUFG                           | Triangles_map/Bresenham/e2[31]_i_1_n_0                                                          |                                           |               10 |             31 |
|  CLK100MHz_IBUF_BUFG                           | Triangles_map/LFSR/State_FifoIn_reg                                                             | Triangles_map/LFSR/State_FifoIn_reg_0     |                8 |             32 |
|  CLK100MHz_IBUF_BUFG                           | Triangles_map/Bresenham/State_Triangles_reg[0][0]                                               |                                           |                6 |             38 |
|  CLK100MHz_IBUF_BUFG                           | Triangles_map/LFSR/State_FifoIn_reg                                                             |                                           |               14 |             59 |
|  CLK100MHz_IBUF_BUFG                           |                                                                                                 |                                           |               29 |             77 |
+------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------+------------------+----------------+


