<html lang="en">
<head>
<title>RISC-V Options - Using the GNU Compiler Collection (GCC)</title>
<meta http-equiv="Content-Type" content="text/html">
<meta name="description" content="Using the GNU Compiler Collection (GCC)">
<meta name="generator" content="makeinfo 4.8">
<link title="Top" rel="start" href="index.html#Top">
<link rel="up" href="Submodel-Options.html#Submodel-Options" title="Submodel Options">
<link rel="prev" href="PowerPC-Options.html#PowerPC-Options" title="PowerPC Options">
<link rel="next" href="RL78-Options.html#RL78-Options" title="RL78 Options">
<link href="http://www.gnu.org/software/texinfo/" rel="generator-home" title="Texinfo Homepage">
<!--
Copyright (C) 1988-2017 Free Software Foundation, Inc.

Permission is granted to copy, distribute and/or modify this document
under the terms of the GNU Free Documentation License, Version 1.3 or
any later version published by the Free Software Foundation; with the
Invariant Sections being ``Funding Free Software'', the Front-Cover
Texts being (a) (see below), and with the Back-Cover Texts being (b)
(see below).  A copy of the license is included in the section entitled
``GNU Free Documentation License''.

(a) The FSF's Front-Cover Text is:

     A GNU Manual

(b) The FSF's Back-Cover Text is:

     You have freedom to copy and modify this GNU Manual, like GNU
     software.  Copies published by the Free Software Foundation raise
     funds for GNU development.-->
<meta http-equiv="Content-Style-Type" content="text/css">
<style type="text/css"><!--
  pre.display { font-family:inherit }
  pre.format  { font-family:inherit }
  pre.smalldisplay { font-family:inherit; font-size:smaller }
  pre.smallformat  { font-family:inherit; font-size:smaller }
  pre.smallexample { font-size:smaller }
  pre.smalllisp    { font-size:smaller }
  span.sc    { font-variant:small-caps }
  span.roman { font-family:serif; font-weight:normal; } 
  span.sansserif { font-family:sans-serif; font-weight:normal; } 
--></style>
</head>
<body>
<div class="node">
<p>
<a name="RISC-V-Options"></a>
<a name="RISC_002dV-Options"></a>
Next:&nbsp;<a rel="next" accesskey="n" href="RL78-Options.html#RL78-Options">RL78 Options</a>,
Previous:&nbsp;<a rel="previous" accesskey="p" href="PowerPC-Options.html#PowerPC-Options">PowerPC Options</a>,
Up:&nbsp;<a rel="up" accesskey="u" href="Submodel-Options.html#Submodel-Options">Submodel Options</a>
<hr>
</div>

<h4 class="subsection">3.18.37 RISC-V Options</h4>

<p><a name="index-RISC_002dV-Options-2377"></a>
These command-line options are defined for RISC-V targets:

     <dl>
<dt><code>-mbranch-cost=</code><var>n</var><dd><a name="index-mbranch_002dcost-2378"></a>Set the cost of branches to roughly <var>n</var> instructions.

     <br><dt><code>-mmemcpy</code><dt><code>-mno-memcpy</code><dd><a name="index-mmemcpy-2379"></a>Don't optimize block moves.

     <br><dt><code>-mplt</code><dt><code>-mno-plt</code><dd><a name="index-plt-2380"></a>When generating PIC code, allow the use of PLTs. Ignored for non-PIC.

     <br><dt><code>-mabi=</code><var>ABI-string</var><dd><a name="index-mabi-2381"></a>Specify integer and floating-point calling convention.  This defaults to the
natural calling convention: e.g. LP64 for RV64I, ILP32 for RV32I, LP64D for
RV64G.

     <br><dt><code>-mfdiv</code><dt><code>-mno-fdiv</code><dd><a name="index-mfdiv-2382"></a>Use hardware floating-point divide and square root instructions.  This requires
the F or D extensions for floating-point registers.

     <br><dt><code>-mdiv</code><dt><code>-mno-div</code><dd><a name="index-mdiv-2383"></a>Use hardware instructions for integer division.  This requires the M extension.

     <br><dt><code>-march=</code><var>ISA-string</var><dd><a name="index-march-2384"></a>Generate code for given RISC-V ISA (e.g. `<samp><span class="samp">rv64im</span></samp>').  ISA strings must be
lower-case.  Examples include `<samp><span class="samp">rv64i</span></samp>', `<samp><span class="samp">rv32g</span></samp>', and `<samp><span class="samp">rv32imaf</span></samp>'.

     <br><dt><code>-mtune=</code><var>processor-string</var><dd><a name="index-mtune-2385"></a>Optimize the output for the given processor, specified by microarchitecture
name.

     <br><dt><code>-msmall-data-limit=</code><var>n</var><dd><a name="index-msmall_002ddata_002dlimit-2386"></a>Put global and static data smaller than <var>n</var> bytes into a special section
(on some targets).

     <br><dt><code>-msave-restore</code><dt><code>-mno-save-restore</code><dd><a name="index-msave_002drestore-2387"></a>Use smaller but slower prologue and epilogue code.

     <br><dt><code>-mcmodel=</code><var>code-model</var><dd><a name="index-mcmodel-2388"></a>Specify the code model.

 </dl>

 </body></html>

