$date
	Mon Feb 11 18:06:42 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var reg 1 ! clk $end
$var reg 8 " inst [7:0] $end
$scope module pipe_0 $end
$var wire 1 ! clk $end
$var wire 8 # inst [7:0] $end
$var wire 1 $ mem_access $end
$var wire 1 % write $end
$var wire 3 & sum_mem_access [2:0] $end
$var wire 1 ' mult $end
$var wire 1 ( load_data $end
$var wire 1 ) load_coeff $end
$var wire 1 * collision $end
$var wire 1 + add $end
$var reg 8 , count [7:0] $end
$var reg 8 - inst1 [7:0] $end
$var reg 8 . inst2 [7:0] $end
$var reg 8 / inst3 [7:0] $end
$var reg 8 0 inst4 [7:0] $end
$var reg 8 1 inst5 [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 1
b0 0
b0 /
b0 .
b0 -
b0 ,
0+
0*
0)
0(
0'
b0 &
0%
0$
b1 #
b1 "
0!
$end
#1
b1 ,
b1 -
1!
#2
0!
b100 "
b100 #
#3
b10 ,
b1 .
b100 -
1!
#4
0!
b1 "
b1 #
#5
1$
b1 &
1)
b11 ,
b1 /
b100 .
b1 -
1!
#6
0!
b10 "
b10 #
#7
0)
0*
b1 &
1(
b100 ,
b1 0
b100 /
b1 .
b10 -
1!
#8
0!
b11000 "
b11000 #
#9
0$
b0 &
0(
b101 ,
b1 1
b100 0
b1 /
b10 .
b11000 -
1!
#10
0!
#11
b110 ,
b100 1
b1 0
b10 /
b11000 .
1!
#12
0!
b100000 "
b100000 #
#13
1'
b111 ,
b1 1
b10 0
b11000 /
b100000 -
1!
#14
0!
b11000 "
b11000 #
#15
1+
b1000 ,
b10 1
b11000 0
b100000 .
b11000 -
1!
#16
0!
#17
0'
b1001 ,
b11000 1
b100000 /
b11000 .
1!
#18
0!
b100 "
b100 #
#19
0+
1'
b1010 ,
b100000 0
b11000 /
b100 -
1!
#20
0!
#21
1$
1*
1%
1+
b10 &
1)
b1011 ,
b100000 1
b11000 0
b100 .
1!
#22
0!
#23
0*
b1 &
0%
0'
b1100 ,
b11000 1
b100 /
1!
#24
0!
#25
0+
b1101 ,
b100 0
1!
#26
0!
#27
b1110 ,
b100 1
1!
#28
0!
#29
b1111 ,
1!
#30
0!
#31
b10000 ,
1!
#32
0!
#33
b10001 ,
1!
#34
0!
#35
b10010 ,
1!
#36
0!
#37
b10011 ,
1!
#38
0!
#39
b10100 ,
1!
#40
0!
#41
b10101 ,
1!
#42
0!
#43
b10110 ,
1!
#44
0!
#45
b10111 ,
1!
#46
0!
#47
b11000 ,
1!
#48
0!
#49
b11001 ,
1!
#50
0!
#51
b11010 ,
1!
#52
0!
#53
b11011 ,
1!
#54
0!
#55
b11100 ,
1!
#56
0!
#57
b11101 ,
1!
#58
0!
#59
b11110 ,
1!
#60
0!
