module eight_d_flip_flops (
    input wire clk,           // Clock input signal
    input wire reset,         // Active high synchronous reset input
    input wire [7:0] d,       // 8-bit wide input vector for the D flip-flops
    output reg [7:0] q        // 8-bit wide output vector representing flip-flops' outputs
);

    // On every rising edge of the clock, update the flip-flops
    // If reset is high, reset the outputs to 0 synchronously
    always @(posedge clk) begin
        if (reset) begin
            q <= 8'b00000000;
        end else begin
            q <= d;
        end
    end

endmodule