m255
K4
z2
13
cModel Technology
Z0 dC:/questasim64_10.2c/examples
!s112 0.1
!i10d 8192
!i10e 25
!i10f 100
T_opt
Z1 VU?gDYXQ<9iia44ze_VoQI3
Z2 04 9 4 work testbench fast 0
Z3 =1-6c24087848a9-6565e19e-126-1654
Z4 o-quiet -auto_acc_if_foreign -work work +acc
Z5 n@_opt
Z6 OL;O;10.2c;57
Z7 dC:/questasim64_10.2c/examples
Z8 !s110 1701175710
vcounter
Z9 !s100 g1j>5>l?LhiI8Imb^@0SE2
Z10 IGDV?=;e9BkncZ5UJi;SdS0
Z11 V`JN@9S9cnhjKRR_L]QIcM3
Z12 dD:/SEMICON_VERILOG_COURCES/week_7/timer_8bit
Z13 w1701663478
Z14 8D:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/rtl/counter.v
Z15 FD:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/rtl/counter.v
L0 1
Z16 OL;L;10.2c;57
r1
31
Z17 !s90 -reportprogress|300|-work|work|-vopt|D:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/rtl/counter.v|
Z18 o-work work -L mtiAvm -L mtiOvm -L mtiUvm -L mtiUPF
Z19 !s110 1702127252
Z20 !s108 1702127252.822000
Z21 !s107 D:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/rtl/counter.v|
!i10b 1
!s85 0
!i111 0
vCPU_model
Z22 !s110 1702127253
Z23 !s100 mPna93AA2VN1L`CoUO<_N3
Z24 InjjLWdNSA72A8LVS97:`10
R11
R12
Z25 w1701171186
Z26 8D:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/vip/cpu_model.v
Z27 FD:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/vip/cpu_model.v
L0 1
R16
r1
31
Z28 !s90 -reportprogress|300|-work|work|-vopt|D:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/vip/cpu_model.v|
R18
Z29 n@c@p@u_model
!i10b 1
!s85 0
Z30 !s108 1702127253.379000
Z31 !s107 D:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/vip/cpu_model.v|
!i111 0
vdecoder
R19
Z32 !s100 fK2a18B4R2l[L:=M9LN>Q0
Z33 I<kB;lkVcmCjhj0Nk0Lf1@1
R11
R12
Z34 w1701171184
Z35 8D:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/rtl/decoder.v
Z36 FD:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/rtl/decoder.v
L0 1
R16
r1
31
Z37 !s90 -reportprogress|300|-work|work|-vopt|D:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/rtl/decoder.v|
R18
Z38 !s108 1702127252.860000
Z39 !s107 D:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/rtl/decoder.v|
!i10b 1
!s85 0
!i111 0
vencoder
R19
Z40 !s100 SAG=:GbPY]hhEnIVc6AKg2
Z41 IF>:o7=T]ZhX5NJ2o=lXJQ0
R11
R12
Z42 w1700817073
Z43 8D:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/rtl/encoder.v
Z44 FD:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/rtl/encoder.v
L0 1
R16
r1
31
Z45 !s90 -reportprogress|300|-work|work|-vopt|D:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/rtl/encoder.v|
R18
Z46 !s108 1702127252.899000
Z47 !s107 D:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/rtl/encoder.v|
!i10b 1
!s85 0
!i111 0
voverflow_detect
R19
Z48 !s100 7UFgET66^Dgc>X:YW>6LN2
Z49 Ig2H5RU:5DU45FWKLaaNL90
R11
R12
Z50 w1702124624
Z51 8D:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/rtl/overflow_detect.v
Z52 FD:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/rtl/overflow_detect.v
L0 1
R16
r1
31
Z53 !s90 -reportprogress|300|-work|work|-vopt|D:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/rtl/overflow_detect.v|
R18
Z54 !s108 1702127252.938000
Z55 !s107 D:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/rtl/overflow_detect.v|
!i10b 1
!s85 0
!i111 0
vread_write_control
Z56 !s110 1701175693
Z57 IcJjD]LY[W8W^?MMg<F6Zb1
R11
Z58 dD:/SEMICON_VERILOG_COURCES/week_6/timer_8bit
Z59 w1700814931
Z60 8D:/SEMICON_VERILOG_COURCES/week_6/timer_8bit/rtl/read_write_control.v
Z61 FD:/SEMICON_VERILOG_COURCES/week_6/timer_8bit/rtl/read_write_control.v
L0 1
R16
r1
31
R18
Z62 !s100 =61_A5Be9D1iA>>X_l==50
Z63 !s90 -reportprogress|300|-work|work|-vopt|D:/SEMICON_VERILOG_COURCES/week_6/timer_8bit/rtl/read_write_control.v|
Z64 !s108 1701175693.115000
Z65 !s107 D:/SEMICON_VERILOG_COURCES/week_6/timer_8bit/rtl/read_write_control.v|
!i10b 1
!s85 0
!i111 0
vregistor
Z66 !s100 n;RAkJgjlT]>_9`m:hKH12
Z67 I`nn;cNE>c=JSY5k6Oo4KJ1
R11
R12
Z68 w1702125199
Z69 8D:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/rtl/registor.v
Z70 FD:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/rtl/registor.v
L0 1
R16
r1
31
Z71 !s90 -reportprogress|300|-work|work|-vopt|D:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/rtl/registor.v|
R18
R22
Z72 !s108 1702127253.017000
Z73 !s107 D:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/rtl/registor.v|
!i10b 1
!s85 0
!i111 0
vregistor_control
R19
Z74 !s100 AeLIk_[JBJRV5FLO><5Ih3
Z75 IkddC36mC?f>_<FIOlF^hc2
R11
R12
Z76 w1702125839
Z77 8D:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/rtl/register_control.v
Z78 FD:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/rtl/register_control.v
L0 1
R16
r1
31
Z79 !s90 -reportprogress|300|-work|work|-vopt|D:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/rtl/register_control.v|
R18
Z80 !s108 1702127252.978000
Z81 !s107 D:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/rtl/register_control.v|
!i10b 1
!s85 0
!i111 0
vselect_clock
R22
Z82 !s100 CCPP;GglZ<]zz5BmJN7m[0
Z83 IY]QbK@ac<C`mYHz1k@Ie50
R11
R12
Z84 w1701954931
Z85 8D:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/rtl/select_clock.v
Z86 FD:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/rtl/select_clock.v
L0 1
R16
r1
31
Z87 !s90 -reportprogress|300|-work|work|-vopt|D:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/rtl/select_clock.v|
R18
Z88 !s108 1702127253.056000
Z89 !s107 D:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/rtl/select_clock.v|
!i10b 1
!s85 0
!i111 0
vsystem_signal
R22
!i10b 1
Z90 !s100 ]1RYF=8_=Mnc4WWY4C0D`3
Z91 ICQ<1T9lCL9YcXhVNHJ>S51
R11
R12
Z92 w1701171187
Z93 8D:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/vip/system_signals.v
Z94 FD:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/vip/system_signals.v
L0 1
R16
r1
!s85 0
31
!s108 1702127253.417000
!s107 D:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/vip/system_signals.v|
Z95 !s90 -reportprogress|300|-work|work|-vopt|D:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/vip/system_signals.v|
!i111 0
R18
vtestbench
R22
Z96 !s100 j;6OAO4cJ@[bJOkD;Jz=41
Z97 Ia[0MoMT];26YMo@N@T9I=0
R11
R12
Z98 w1701175772
Z99 8D:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/testbench/select_clk_tb.v
Z100 FD:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/testbench/select_clk_tb.v
L0 3
R16
r1
31
Z101 !s90 -reportprogress|300|-work|work|-vopt|D:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/testbench/select_clk_tb.v|
R18
Z102 !s108 1702127253.261000
Z103 !s107 D:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/testbench/select_clk_tb.v|
!i10b 1
!s85 0
!i111 0
vtestcase_1
R22
Z104 IiB8^BOLiz[okZMP;f>ig52
R11
R12
Z105 w1702126175
Z106 8D:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/testcase/testcase_1.v
Z107 FD:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/testcase/testcase_1.v
L0 1
R16
r1
31
Z108 !s90 -reportprogress|300|-work|work|-vopt|D:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/testcase/testcase_1.v|
R18
Z109 !s100 Yg55gdOPfaJ7^T=T77Wf[2
Z110 !s108 1702127253.340000
Z111 !s107 D:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/testcase/testcase_1.v|
!i10b 1
!s85 0
!i111 0
vtimer
R22
Z112 ID7[n;WhI0WkHN5^8``c241
R11
R12
Z113 w1702127244
Z114 8D:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/rtl/timer.v
Z115 FD:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/rtl/timer.v
L0 1
R16
r1
31
Z116 !s90 -reportprogress|300|-work|work|-vopt|D:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/rtl/timer.v|
R18
Z117 !s100 `mXniB=hb<l6?NdbdYVB;2
Z118 !s108 1702127253.095000
Z119 !s107 D:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/rtl/timer.v|
!i10b 1
!s85 0
!i111 0
vtimer_pready
R22
Z120 !s100 NHz:ag9d29SPQon<PjF>]3
Z121 Ib@YQRSNHUOV3JY4b5A`H00
R11
R12
Z122 w1700816582
Z123 8D:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/rtl/timer_pready.v
Z124 FD:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/rtl/timer_pready.v
L0 1
R16
r1
31
Z125 !s90 -reportprogress|300|-work|work|-vopt|D:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/rtl/timer_pready.v|
R18
Z126 !s108 1702127253.136000
Z127 !s107 D:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/rtl/timer_pready.v|
!i10b 1
!s85 0
!i111 0
vtimer_tb
R22
Z128 I@b7UQ9B>XIJ_@7GcQz:K53
R11
R12
Z129 w1702126903
Z130 8D:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/testbench/timer_tb.v
Z131 FD:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/testbench/timer_tb.v
L0 1
R16
r1
31
R18
Z132 !s100 M9M;W_`H2oZZm4;]dGRI`1
Z133 !s108 1702127253.300000
Z134 !s107 D:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/testbench/timer_tb.v|
Z135 !s90 -reportprogress|300|-work|work|-vopt|D:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/testbench/timer_tb.v|
!i10b 1
!s85 0
!i111 0
vunderflow_detect
R22
Z136 !s100 FWa4F]RNc8Q4EUGA0;Bb;2
Z137 INTdMWa1c3AH3?TgYiQ:7m3
R11
R12
Z138 w1701662350
Z139 8D:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/rtl/underflow_detect.v
Z140 FD:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/rtl/underflow_detect.v
L0 1
R16
r1
31
Z141 !s90 -reportprogress|300|-work|work|-vopt|D:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/rtl/underflow_detect.v|
R18
Z142 !s108 1702127253.177000
Z143 !s107 D:/SEMICON_VERILOG_COURCES/week_7/timer_8bit/rtl/underflow_detect.v|
!i10b 1
!s85 0
!i111 0
