Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Sat Apr 10 17:29:31 2021
| Host         : alex-Lenovo-IdeaPad-S145-14IIL running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.041        0.000                      0                 4871        0.034        0.000                      0                 4871        3.750        0.000                       0                  1838  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
clk100  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100              1.041        0.000                      0                 4871        0.034        0.000                      0                 4871        3.750        0.000                       0                  1838  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :            0  Failing Endpoints,  Worst Slack        1.041ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.041ns  (required time - arrival time)
  Source:                 VexRiscv/writeBack_arbitration_isValid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        8.332ns  (logic 1.626ns (19.515%)  route 6.706ns (80.485%))
  Logic Levels:           6  (LUT2=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.192ns = ( 15.192 - 10.000 ) 
    Source Clock Delay      (SCD):    5.413ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1837, routed)        1.810     5.413    VexRiscv/loader_counter_value_reg[2]
    SLICE_X45Y5          FDRE                                         r  VexRiscv/writeBack_arbitration_isValid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y5          FDRE (Prop_fdre_C_Q)         0.456     5.869 r  VexRiscv/writeBack_arbitration_isValid_reg/Q
                         net (fo=48, routed)          1.587     7.456    VexRiscv/dataCache_1_/decode_to_execute_MEMORY_MANAGMENT_reg
    SLICE_X60Y10         LUT2 (Prop_lut2_I0_O)        0.150     7.606 r  VexRiscv/dataCache_1_/ways_0_data_symbol0_reg_i_20/O
                         net (fo=16, routed)          0.928     8.534    VexRiscv/dataCache_1_/_zz_259_
    SLICE_X46Y5          LUT6 (Prop_lut6_I2_O)        0.328     8.862 r  VexRiscv/dataCache_1_/CsrPlugin_hadException_i_2/O
                         net (fo=7, routed)           0.543     9.405    VexRiscv/dataCache_1_/CsrPlugin_hadException_i_2_n_0
    SLICE_X47Y1          LUT5 (Prop_lut5_I4_O)        0.124     9.529 f  VexRiscv/dataCache_1_/IBusCachedPlugin_fetchPc_pcReg[27]_i_7/O
                         net (fo=31, routed)          0.771    10.300    VexRiscv/dataCache_1_/IBusCachedPlugin_fetchPc_pcReg[27]_i_7_n_0
    SLICE_X57Y1          LUT5 (Prop_lut5_I0_O)        0.124    10.424 f  VexRiscv/dataCache_1_/IBusCachedPlugin_fetchPc_pcReg[27]_i_3/O
                         net (fo=30, routed)          1.065    11.489    VexRiscv/dataCache_1_/IBusCachedPlugin_fetchPc_pcReg[27]_i_3_n_0
    SLICE_X63Y2          LUT2 (Prop_lut2_I1_O)        0.118    11.607 r  VexRiscv/dataCache_1_/ways_0_datas_reg_i_23/O
                         net (fo=1, routed)           0.708    12.315    VexRiscv/dataCache_1_/ways_0_datas_reg_i_23_n_0
    SLICE_X61Y5          LUT6 (Prop_lut6_I1_O)        0.326    12.641 r  VexRiscv/dataCache_1_/ways_0_datas_reg_i_3/O
                         net (fo=3, routed)           1.104    13.745    VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg_9[5]
    RAMB36_X2Y1          RAMB36E1                                     r  VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1837, routed)        1.769    15.192    VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter_reg[7]_0
    RAMB36_X2Y1          RAMB36E1                                     r  VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg/CLKBWRCLK
                         clock pessimism              0.195    15.387    
                         clock uncertainty           -0.035    15.352    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.566    14.786    VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg
  -------------------------------------------------------------------
                         required time                         14.786    
                         arrival time                         -13.745    
  -------------------------------------------------------------------
                         slack                                  1.041    

Slack (MET) :             1.096ns  (required time - arrival time)
  Source:                 VexRiscv/writeBack_arbitration_isValid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        8.277ns  (logic 1.658ns (20.031%)  route 6.619ns (79.969%))
  Logic Levels:           6  (LUT2=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.192ns = ( 15.192 - 10.000 ) 
    Source Clock Delay      (SCD):    5.413ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1837, routed)        1.810     5.413    VexRiscv/loader_counter_value_reg[2]
    SLICE_X45Y5          FDRE                                         r  VexRiscv/writeBack_arbitration_isValid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y5          FDRE (Prop_fdre_C_Q)         0.456     5.869 r  VexRiscv/writeBack_arbitration_isValid_reg/Q
                         net (fo=48, routed)          1.587     7.456    VexRiscv/dataCache_1_/decode_to_execute_MEMORY_MANAGMENT_reg
    SLICE_X60Y10         LUT2 (Prop_lut2_I0_O)        0.150     7.606 r  VexRiscv/dataCache_1_/ways_0_data_symbol0_reg_i_20/O
                         net (fo=16, routed)          0.928     8.534    VexRiscv/dataCache_1_/_zz_259_
    SLICE_X46Y5          LUT6 (Prop_lut6_I2_O)        0.328     8.862 r  VexRiscv/dataCache_1_/CsrPlugin_hadException_i_2/O
                         net (fo=7, routed)           0.543     9.405    VexRiscv/dataCache_1_/CsrPlugin_hadException_i_2_n_0
    SLICE_X47Y1          LUT5 (Prop_lut5_I4_O)        0.124     9.529 f  VexRiscv/dataCache_1_/IBusCachedPlugin_fetchPc_pcReg[27]_i_7/O
                         net (fo=31, routed)          0.771    10.300    VexRiscv/dataCache_1_/IBusCachedPlugin_fetchPc_pcReg[27]_i_7_n_0
    SLICE_X57Y1          LUT5 (Prop_lut5_I0_O)        0.124    10.424 f  VexRiscv/dataCache_1_/IBusCachedPlugin_fetchPc_pcReg[27]_i_3/O
                         net (fo=30, routed)          0.954    11.377    VexRiscv/dataCache_1_/IBusCachedPlugin_fetchPc_pcReg[27]_i_3_n_0
    SLICE_X57Y5          LUT2 (Prop_lut2_I1_O)        0.150    11.527 r  VexRiscv/dataCache_1_/ways_0_datas_reg_i_27/O
                         net (fo=1, routed)           0.813    12.340    VexRiscv/dataCache_1_/ways_0_datas_reg_i_27_n_0
    SLICE_X60Y5          LUT6 (Prop_lut6_I1_O)        0.326    12.666 r  VexRiscv/dataCache_1_/ways_0_datas_reg_i_4/O
                         net (fo=3, routed)           1.024    13.690    VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg_9[4]
    RAMB36_X2Y1          RAMB36E1                                     r  VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1837, routed)        1.769    15.192    VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter_reg[7]_0
    RAMB36_X2Y1          RAMB36E1                                     r  VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg/CLKBWRCLK
                         clock pessimism              0.195    15.387    
                         clock uncertainty           -0.035    15.352    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566    14.786    VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg
  -------------------------------------------------------------------
                         required time                         14.786    
                         arrival time                         -13.690    
  -------------------------------------------------------------------
                         slack                                  1.096    

Slack (MET) :             1.154ns  (required time - arrival time)
  Source:                 VexRiscv/writeBack_arbitration_isValid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        8.219ns  (logic 1.629ns (19.819%)  route 6.590ns (80.181%))
  Logic Levels:           6  (LUT2=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.192ns = ( 15.192 - 10.000 ) 
    Source Clock Delay      (SCD):    5.413ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1837, routed)        1.810     5.413    VexRiscv/loader_counter_value_reg[2]
    SLICE_X45Y5          FDRE                                         r  VexRiscv/writeBack_arbitration_isValid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y5          FDRE (Prop_fdre_C_Q)         0.456     5.869 r  VexRiscv/writeBack_arbitration_isValid_reg/Q
                         net (fo=48, routed)          1.587     7.456    VexRiscv/dataCache_1_/decode_to_execute_MEMORY_MANAGMENT_reg
    SLICE_X60Y10         LUT2 (Prop_lut2_I0_O)        0.150     7.606 r  VexRiscv/dataCache_1_/ways_0_data_symbol0_reg_i_20/O
                         net (fo=16, routed)          0.928     8.534    VexRiscv/dataCache_1_/_zz_259_
    SLICE_X46Y5          LUT6 (Prop_lut6_I2_O)        0.328     8.862 r  VexRiscv/dataCache_1_/CsrPlugin_hadException_i_2/O
                         net (fo=7, routed)           0.543     9.405    VexRiscv/dataCache_1_/CsrPlugin_hadException_i_2_n_0
    SLICE_X47Y1          LUT5 (Prop_lut5_I4_O)        0.124     9.529 f  VexRiscv/dataCache_1_/IBusCachedPlugin_fetchPc_pcReg[27]_i_7/O
                         net (fo=31, routed)          0.771    10.300    VexRiscv/dataCache_1_/IBusCachedPlugin_fetchPc_pcReg[27]_i_7_n_0
    SLICE_X57Y1          LUT5 (Prop_lut5_I0_O)        0.124    10.424 f  VexRiscv/dataCache_1_/IBusCachedPlugin_fetchPc_pcReg[27]_i_3/O
                         net (fo=30, routed)          0.986    11.410    VexRiscv/dataCache_1_/IBusCachedPlugin_fetchPc_pcReg[27]_i_3_n_0
    SLICE_X61Y7          LUT2 (Prop_lut2_I1_O)        0.120    11.530 r  VexRiscv/dataCache_1_/ways_0_datas_reg_i_43/O
                         net (fo=1, routed)           0.760    12.290    VexRiscv/dataCache_1_/ways_0_datas_reg_i_43_n_0
    SLICE_X60Y3          LUT6 (Prop_lut6_I1_O)        0.327    12.617 r  VexRiscv/dataCache_1_/ways_0_datas_reg_i_11/O
                         net (fo=2, routed)           1.015    13.632    VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg_9[0]
    RAMB36_X2Y1          RAMB36E1                                     r  VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1837, routed)        1.769    15.192    VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter_reg[7]_0
    RAMB36_X2Y1          RAMB36E1                                     r  VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg/CLKBWRCLK
                         clock pessimism              0.195    15.387    
                         clock uncertainty           -0.035    15.352    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566    14.786    VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg
  -------------------------------------------------------------------
                         required time                         14.786    
                         arrival time                         -13.632    
  -------------------------------------------------------------------
                         slack                                  1.154    

Slack (MET) :             1.293ns  (required time - arrival time)
  Source:                 VexRiscv/writeBack_arbitration_isValid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        8.080ns  (logic 1.626ns (20.123%)  route 6.454ns (79.877%))
  Logic Levels:           6  (LUT2=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.192ns = ( 15.192 - 10.000 ) 
    Source Clock Delay      (SCD):    5.413ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1837, routed)        1.810     5.413    VexRiscv/loader_counter_value_reg[2]
    SLICE_X45Y5          FDRE                                         r  VexRiscv/writeBack_arbitration_isValid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y5          FDRE (Prop_fdre_C_Q)         0.456     5.869 r  VexRiscv/writeBack_arbitration_isValid_reg/Q
                         net (fo=48, routed)          1.587     7.456    VexRiscv/dataCache_1_/decode_to_execute_MEMORY_MANAGMENT_reg
    SLICE_X60Y10         LUT2 (Prop_lut2_I0_O)        0.150     7.606 r  VexRiscv/dataCache_1_/ways_0_data_symbol0_reg_i_20/O
                         net (fo=16, routed)          0.928     8.534    VexRiscv/dataCache_1_/_zz_259_
    SLICE_X46Y5          LUT6 (Prop_lut6_I2_O)        0.328     8.862 r  VexRiscv/dataCache_1_/CsrPlugin_hadException_i_2/O
                         net (fo=7, routed)           0.543     9.405    VexRiscv/dataCache_1_/CsrPlugin_hadException_i_2_n_0
    SLICE_X47Y1          LUT5 (Prop_lut5_I4_O)        0.124     9.529 f  VexRiscv/dataCache_1_/IBusCachedPlugin_fetchPc_pcReg[27]_i_7/O
                         net (fo=31, routed)          0.771    10.300    VexRiscv/dataCache_1_/IBusCachedPlugin_fetchPc_pcReg[27]_i_7_n_0
    SLICE_X57Y1          LUT5 (Prop_lut5_I0_O)        0.124    10.424 f  VexRiscv/dataCache_1_/IBusCachedPlugin_fetchPc_pcReg[27]_i_3/O
                         net (fo=30, routed)          0.817    11.240    VexRiscv/dataCache_1_/IBusCachedPlugin_fetchPc_pcReg[27]_i_3_n_0
    SLICE_X57Y6          LUT2 (Prop_lut2_I0_O)        0.118    11.358 f  VexRiscv/dataCache_1_/ways_0_datas_reg_i_40/O
                         net (fo=1, routed)           0.557    11.915    VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg_1
    SLICE_X57Y3          LUT6 (Prop_lut6_I3_O)        0.326    12.241 r  VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg_i_10/O
                         net (fo=2, routed)           1.252    13.493    VexRiscv/IBusCachedPlugin_cache/io_cpu_prefetch_pc[0]
    RAMB36_X2Y1          RAMB36E1                                     r  VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1837, routed)        1.769    15.192    VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter_reg[7]_0
    RAMB36_X2Y1          RAMB36E1                                     r  VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg/CLKBWRCLK
                         clock pessimism              0.195    15.387    
                         clock uncertainty           -0.035    15.352    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.566    14.786    VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg
  -------------------------------------------------------------------
                         required time                         14.786    
                         arrival time                         -13.493    
  -------------------------------------------------------------------
                         slack                                  1.293    

Slack (MET) :             1.317ns  (required time - arrival time)
  Source:                 VexRiscv/writeBack_arbitration_isValid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        8.057ns  (logic 1.430ns (17.750%)  route 6.627ns (82.250%))
  Logic Levels:           6  (LUT2=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.192ns = ( 15.192 - 10.000 ) 
    Source Clock Delay      (SCD):    5.413ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1837, routed)        1.810     5.413    VexRiscv/loader_counter_value_reg[2]
    SLICE_X45Y5          FDRE                                         r  VexRiscv/writeBack_arbitration_isValid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y5          FDRE (Prop_fdre_C_Q)         0.456     5.869 f  VexRiscv/writeBack_arbitration_isValid_reg/Q
                         net (fo=48, routed)          1.587     7.456    VexRiscv/dataCache_1_/decode_to_execute_MEMORY_MANAGMENT_reg
    SLICE_X60Y10         LUT2 (Prop_lut2_I0_O)        0.150     7.606 f  VexRiscv/dataCache_1_/ways_0_data_symbol0_reg_i_20/O
                         net (fo=16, routed)          0.928     8.534    VexRiscv/dataCache_1_/_zz_259_
    SLICE_X46Y5          LUT6 (Prop_lut6_I2_O)        0.328     8.862 f  VexRiscv/dataCache_1_/CsrPlugin_hadException_i_2/O
                         net (fo=7, routed)           0.495     9.357    VexRiscv/dataCache_1_/CsrPlugin_hadException_i_2_n_0
    SLICE_X47Y1          LUT5 (Prop_lut5_I4_O)        0.124     9.481 f  VexRiscv/dataCache_1_/ways_0_datas_reg_i_53/O
                         net (fo=5, routed)           0.668    10.149    VexRiscv/dataCache_1_/writeBack_arbitration_isValid_reg_2
    SLICE_X53Y1          LUT6 (Prop_lut6_I2_O)        0.124    10.273 f  VexRiscv/dataCache_1_/ways_0_datas_reg_i_50/O
                         net (fo=30, routed)          1.280    11.553    VexRiscv/dataCache_1_/ways_0_datas_reg_i_50_n_0
    SLICE_X63Y3          LUT5 (Prop_lut5_I0_O)        0.124    11.677 r  VexRiscv/dataCache_1_/ways_0_datas_reg_i_37/O
                         net (fo=1, routed)           0.647    12.324    VexRiscv/dataCache_1_/ways_0_datas_reg_i_37_n_0
    SLICE_X60Y3          LUT6 (Prop_lut6_I0_O)        0.124    12.448 r  VexRiscv/dataCache_1_/ways_0_datas_reg_i_9/O
                         net (fo=2, routed)           1.022    13.469    VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg_9[1]
    RAMB36_X2Y1          RAMB36E1                                     r  VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1837, routed)        1.769    15.192    VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter_reg[7]_0
    RAMB36_X2Y1          RAMB36E1                                     r  VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg/CLKBWRCLK
                         clock pessimism              0.195    15.387    
                         clock uncertainty           -0.035    15.352    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566    14.786    VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg
  -------------------------------------------------------------------
                         required time                         14.786    
                         arrival time                         -13.469    
  -------------------------------------------------------------------
                         slack                                  1.317    

Slack (MET) :             1.333ns  (required time - arrival time)
  Source:                 VexRiscv/writeBack_arbitration_isValid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        8.040ns  (logic 1.626ns (20.224%)  route 6.414ns (79.776%))
  Logic Levels:           6  (LUT2=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.192ns = ( 15.192 - 10.000 ) 
    Source Clock Delay      (SCD):    5.413ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1837, routed)        1.810     5.413    VexRiscv/loader_counter_value_reg[2]
    SLICE_X45Y5          FDRE                                         r  VexRiscv/writeBack_arbitration_isValid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y5          FDRE (Prop_fdre_C_Q)         0.456     5.869 r  VexRiscv/writeBack_arbitration_isValid_reg/Q
                         net (fo=48, routed)          1.587     7.456    VexRiscv/dataCache_1_/decode_to_execute_MEMORY_MANAGMENT_reg
    SLICE_X60Y10         LUT2 (Prop_lut2_I0_O)        0.150     7.606 r  VexRiscv/dataCache_1_/ways_0_data_symbol0_reg_i_20/O
                         net (fo=16, routed)          0.928     8.534    VexRiscv/dataCache_1_/_zz_259_
    SLICE_X46Y5          LUT6 (Prop_lut6_I2_O)        0.328     8.862 r  VexRiscv/dataCache_1_/CsrPlugin_hadException_i_2/O
                         net (fo=7, routed)           0.543     9.405    VexRiscv/dataCache_1_/CsrPlugin_hadException_i_2_n_0
    SLICE_X47Y1          LUT5 (Prop_lut5_I4_O)        0.124     9.529 f  VexRiscv/dataCache_1_/IBusCachedPlugin_fetchPc_pcReg[27]_i_7/O
                         net (fo=31, routed)          0.771    10.300    VexRiscv/dataCache_1_/IBusCachedPlugin_fetchPc_pcReg[27]_i_7_n_0
    SLICE_X57Y1          LUT5 (Prop_lut5_I0_O)        0.124    10.424 f  VexRiscv/dataCache_1_/IBusCachedPlugin_fetchPc_pcReg[27]_i_3/O
                         net (fo=30, routed)          0.978    11.401    VexRiscv/dataCache_1_/IBusCachedPlugin_fetchPc_pcReg[27]_i_3_n_0
    SLICE_X61Y4          LUT2 (Prop_lut2_I0_O)        0.118    11.519 f  VexRiscv/dataCache_1_/ways_0_datas_reg_i_31/O
                         net (fo=1, routed)           0.440    11.959    VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg_5
    SLICE_X60Y4          LUT6 (Prop_lut6_I3_O)        0.326    12.285 r  VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg_i_6/O
                         net (fo=3, routed)           1.168    13.453    VexRiscv/IBusCachedPlugin_cache/io_cpu_prefetch_pc[2]
    RAMB36_X2Y1          RAMB36E1                                     r  VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1837, routed)        1.769    15.192    VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter_reg[7]_0
    RAMB36_X2Y1          RAMB36E1                                     r  VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg/CLKBWRCLK
                         clock pessimism              0.195    15.387    
                         clock uncertainty           -0.035    15.352    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    14.786    VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg
  -------------------------------------------------------------------
                         required time                         14.786    
                         arrival time                         -13.453    
  -------------------------------------------------------------------
                         slack                                  1.333    

Slack (MET) :             1.361ns  (required time - arrival time)
  Source:                 VexRiscv/writeBack_arbitration_isValid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        7.961ns  (logic 1.658ns (20.828%)  route 6.303ns (79.172%))
  Logic Levels:           6  (LUT2=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.140ns = ( 15.140 - 10.000 ) 
    Source Clock Delay      (SCD):    5.413ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1837, routed)        1.810     5.413    VexRiscv/loader_counter_value_reg[2]
    SLICE_X45Y5          FDRE                                         r  VexRiscv/writeBack_arbitration_isValid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y5          FDRE (Prop_fdre_C_Q)         0.456     5.869 r  VexRiscv/writeBack_arbitration_isValid_reg/Q
                         net (fo=48, routed)          1.587     7.456    VexRiscv/dataCache_1_/decode_to_execute_MEMORY_MANAGMENT_reg
    SLICE_X60Y10         LUT2 (Prop_lut2_I0_O)        0.150     7.606 r  VexRiscv/dataCache_1_/ways_0_data_symbol0_reg_i_20/O
                         net (fo=16, routed)          0.928     8.534    VexRiscv/dataCache_1_/_zz_259_
    SLICE_X46Y5          LUT6 (Prop_lut6_I2_O)        0.328     8.862 r  VexRiscv/dataCache_1_/CsrPlugin_hadException_i_2/O
                         net (fo=7, routed)           0.543     9.405    VexRiscv/dataCache_1_/CsrPlugin_hadException_i_2_n_0
    SLICE_X47Y1          LUT5 (Prop_lut5_I4_O)        0.124     9.529 f  VexRiscv/dataCache_1_/IBusCachedPlugin_fetchPc_pcReg[27]_i_7/O
                         net (fo=31, routed)          0.771    10.300    VexRiscv/dataCache_1_/IBusCachedPlugin_fetchPc_pcReg[27]_i_7_n_0
    SLICE_X57Y1          LUT5 (Prop_lut5_I0_O)        0.124    10.424 f  VexRiscv/dataCache_1_/IBusCachedPlugin_fetchPc_pcReg[27]_i_3/O
                         net (fo=30, routed)          0.954    11.377    VexRiscv/dataCache_1_/IBusCachedPlugin_fetchPc_pcReg[27]_i_3_n_0
    SLICE_X57Y5          LUT2 (Prop_lut2_I1_O)        0.150    11.527 r  VexRiscv/dataCache_1_/ways_0_datas_reg_i_27/O
                         net (fo=1, routed)           0.813    12.340    VexRiscv/dataCache_1_/ways_0_datas_reg_i_27_n_0
    SLICE_X60Y5          LUT6 (Prop_lut6_I1_O)        0.326    12.666 r  VexRiscv/dataCache_1_/ways_0_datas_reg_i_4/O
                         net (fo=3, routed)           0.707    13.373    VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg_9[4]
    RAMB18_X1Y2          RAMB18E1                                     r  VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1837, routed)        1.717    15.140    VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter_reg[7]_0
    RAMB18_X1Y2          RAMB18E1                                     r  VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/CLKARDCLK
                         clock pessimism              0.195    15.335    
                         clock uncertainty           -0.035    15.300    
    RAMB18_X1Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    14.734    VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg
  -------------------------------------------------------------------
                         required time                         14.734    
                         arrival time                         -13.373    
  -------------------------------------------------------------------
                         slack                                  1.361    

Slack (MET) :             1.366ns  (required time - arrival time)
  Source:                 VexRiscv/writeBack_arbitration_isValid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/RegFilePlugin_regFile_reg_2/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        8.002ns  (logic 1.430ns (17.870%)  route 6.572ns (82.130%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.187ns = ( 15.187 - 10.000 ) 
    Source Clock Delay      (SCD):    5.413ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1837, routed)        1.810     5.413    VexRiscv/loader_counter_value_reg[2]
    SLICE_X45Y5          FDRE                                         r  VexRiscv/writeBack_arbitration_isValid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y5          FDRE (Prop_fdre_C_Q)         0.456     5.869 r  VexRiscv/writeBack_arbitration_isValid_reg/Q
                         net (fo=48, routed)          1.587     7.456    VexRiscv/dataCache_1_/decode_to_execute_MEMORY_MANAGMENT_reg
    SLICE_X60Y10         LUT2 (Prop_lut2_I0_O)        0.150     7.606 r  VexRiscv/dataCache_1_/ways_0_data_symbol0_reg_i_20/O
                         net (fo=16, routed)          1.164     8.770    VexRiscv/dataCache_1_/_zz_259_
    SLICE_X48Y5          LUT6 (Prop_lut6_I3_O)        0.328     9.098 f  VexRiscv/dataCache_1_/ways_0_data_symbol0_reg_i_18/O
                         net (fo=156, routed)         0.521     9.619    VexRiscv/dataCache_1_/stageB_flusher_valid_reg_0
    SLICE_X45Y4          LUT4 (Prop_lut4_I0_O)        0.124     9.743 f  VexRiscv/dataCache_1_/stageA_mask[3]_i_1/O
                         net (fo=297, routed)         0.384    10.127    VexRiscv/dataCache_1_/memory_DivPlugin_div_done_reg
    SLICE_X47Y3          LUT6 (Prop_lut6_I0_O)        0.124    10.251 f  VexRiscv/dataCache_1_/decode_to_execute_MEMORY_ENABLE_i_1/O
                         net (fo=162, routed)         0.639    10.890    VexRiscv/IBusCachedPlugin_cache/decode_to_execute_REGFILE_WRITE_VALID_reg_1
    SLICE_X49Y3          LUT6 (Prop_lut6_I0_O)        0.124    11.014 r  VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_i_3/O
                         net (fo=12, routed)          1.269    12.283    VexRiscv/IBusCachedPlugin_cache/writeBack_arbitration_isValid_reg
    SLICE_X63Y9          LUT3 (Prop_lut3_I1_O)        0.124    12.407 r  VexRiscv/IBusCachedPlugin_cache/RegFilePlugin_regFile_reg_2_i_5/O
                         net (fo=1, routed)           1.008    13.415    VexRiscv/decode_RegFilePlugin_regFileReadAddress2[0]
    RAMB18_X2Y5          RAMB18E1                                     r  VexRiscv/RegFilePlugin_regFile_reg_2/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1837, routed)        1.764    15.187    VexRiscv/loader_counter_value_reg[2]
    RAMB18_X2Y5          RAMB18E1                                     r  VexRiscv/RegFilePlugin_regFile_reg_2/CLKARDCLK
                         clock pessimism              0.195    15.382    
                         clock uncertainty           -0.035    15.347    
    RAMB18_X2Y5          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    14.781    VexRiscv/RegFilePlugin_regFile_reg_2
  -------------------------------------------------------------------
                         required time                         14.781    
                         arrival time                         -13.415    
  -------------------------------------------------------------------
                         slack                                  1.366    

Slack (MET) :             1.366ns  (required time - arrival time)
  Source:                 VexRiscv/writeBack_arbitration_isValid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/RegFilePlugin_regFile_reg_2/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        8.002ns  (logic 1.430ns (17.870%)  route 6.572ns (82.130%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.187ns = ( 15.187 - 10.000 ) 
    Source Clock Delay      (SCD):    5.413ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1837, routed)        1.810     5.413    VexRiscv/loader_counter_value_reg[2]
    SLICE_X45Y5          FDRE                                         r  VexRiscv/writeBack_arbitration_isValid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y5          FDRE (Prop_fdre_C_Q)         0.456     5.869 r  VexRiscv/writeBack_arbitration_isValid_reg/Q
                         net (fo=48, routed)          1.587     7.456    VexRiscv/dataCache_1_/decode_to_execute_MEMORY_MANAGMENT_reg
    SLICE_X60Y10         LUT2 (Prop_lut2_I0_O)        0.150     7.606 r  VexRiscv/dataCache_1_/ways_0_data_symbol0_reg_i_20/O
                         net (fo=16, routed)          1.164     8.770    VexRiscv/dataCache_1_/_zz_259_
    SLICE_X48Y5          LUT6 (Prop_lut6_I3_O)        0.328     9.098 f  VexRiscv/dataCache_1_/ways_0_data_symbol0_reg_i_18/O
                         net (fo=156, routed)         0.521     9.619    VexRiscv/dataCache_1_/stageB_flusher_valid_reg_0
    SLICE_X45Y4          LUT4 (Prop_lut4_I0_O)        0.124     9.743 f  VexRiscv/dataCache_1_/stageA_mask[3]_i_1/O
                         net (fo=297, routed)         0.384    10.127    VexRiscv/dataCache_1_/memory_DivPlugin_div_done_reg
    SLICE_X47Y3          LUT6 (Prop_lut6_I0_O)        0.124    10.251 f  VexRiscv/dataCache_1_/decode_to_execute_MEMORY_ENABLE_i_1/O
                         net (fo=162, routed)         0.639    10.890    VexRiscv/IBusCachedPlugin_cache/decode_to_execute_REGFILE_WRITE_VALID_reg_1
    SLICE_X49Y3          LUT6 (Prop_lut6_I0_O)        0.124    11.014 r  VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_i_3/O
                         net (fo=12, routed)          1.549    12.563    VexRiscv/IBusCachedPlugin_cache/writeBack_arbitration_isValid_reg
    SLICE_X74Y11         LUT3 (Prop_lut3_I1_O)        0.124    12.687 r  VexRiscv/IBusCachedPlugin_cache/RegFilePlugin_regFile_reg_2_i_1/O
                         net (fo=1, routed)           0.728    13.415    VexRiscv/decode_RegFilePlugin_regFileReadAddress2[4]
    RAMB18_X2Y5          RAMB18E1                                     r  VexRiscv/RegFilePlugin_regFile_reg_2/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1837, routed)        1.764    15.187    VexRiscv/loader_counter_value_reg[2]
    RAMB18_X2Y5          RAMB18E1                                     r  VexRiscv/RegFilePlugin_regFile_reg_2/CLKARDCLK
                         clock pessimism              0.195    15.382    
                         clock uncertainty           -0.035    15.347    
    RAMB18_X2Y5          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    14.781    VexRiscv/RegFilePlugin_regFile_reg_2
  -------------------------------------------------------------------
                         required time                         14.781    
                         arrival time                         -13.415    
  -------------------------------------------------------------------
                         slack                                  1.366    

Slack (MET) :             1.367ns  (required time - arrival time)
  Source:                 VexRiscv/writeBack_arbitration_isValid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        8.006ns  (logic 1.664ns (20.785%)  route 6.342ns (79.215%))
  Logic Levels:           6  (LUT2=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.192ns = ( 15.192 - 10.000 ) 
    Source Clock Delay      (SCD):    5.413ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1837, routed)        1.810     5.413    VexRiscv/loader_counter_value_reg[2]
    SLICE_X45Y5          FDRE                                         r  VexRiscv/writeBack_arbitration_isValid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y5          FDRE (Prop_fdre_C_Q)         0.456     5.869 r  VexRiscv/writeBack_arbitration_isValid_reg/Q
                         net (fo=48, routed)          1.587     7.456    VexRiscv/dataCache_1_/decode_to_execute_MEMORY_MANAGMENT_reg
    SLICE_X60Y10         LUT2 (Prop_lut2_I0_O)        0.150     7.606 r  VexRiscv/dataCache_1_/ways_0_data_symbol0_reg_i_20/O
                         net (fo=16, routed)          0.928     8.534    VexRiscv/dataCache_1_/_zz_259_
    SLICE_X46Y5          LUT6 (Prop_lut6_I2_O)        0.328     8.862 r  VexRiscv/dataCache_1_/CsrPlugin_hadException_i_2/O
                         net (fo=7, routed)           0.543     9.405    VexRiscv/dataCache_1_/CsrPlugin_hadException_i_2_n_0
    SLICE_X47Y1          LUT5 (Prop_lut5_I4_O)        0.124     9.529 f  VexRiscv/dataCache_1_/IBusCachedPlugin_fetchPc_pcReg[27]_i_7/O
                         net (fo=31, routed)          0.771    10.300    VexRiscv/dataCache_1_/IBusCachedPlugin_fetchPc_pcReg[27]_i_7_n_0
    SLICE_X57Y1          LUT5 (Prop_lut5_I0_O)        0.124    10.424 f  VexRiscv/dataCache_1_/IBusCachedPlugin_fetchPc_pcReg[27]_i_3/O
                         net (fo=30, routed)          1.008    11.432    VexRiscv/dataCache_1_/IBusCachedPlugin_fetchPc_pcReg[27]_i_3_n_0
    SLICE_X61Y2          LUT2 (Prop_lut2_I1_O)        0.150    11.582 r  VexRiscv/dataCache_1_/ways_0_datas_reg_i_29/O
                         net (fo=1, routed)           0.410    11.992    VexRiscv/dataCache_1_/ways_0_datas_reg_i_29_n_0
    SLICE_X61Y4          LUT6 (Prop_lut6_I1_O)        0.332    12.324 r  VexRiscv/dataCache_1_/ways_0_datas_reg_i_5/O
                         net (fo=3, routed)           1.094    13.418    VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg_9[3]
    RAMB36_X2Y1          RAMB36E1                                     r  VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1837, routed)        1.769    15.192    VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter_reg[7]_0
    RAMB36_X2Y1          RAMB36E1                                     r  VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg/CLKBWRCLK
                         clock pessimism              0.195    15.387    
                         clock uncertainty           -0.035    15.352    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566    14.786    VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg
  -------------------------------------------------------------------
                         required time                         14.786    
                         arrival time                         -13.418    
  -------------------------------------------------------------------
                         slack                                  1.367    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 builder_csr_bankarray_interface2_bank_bus_dat_r_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[22]/D
                            (rising edge-triggered cell FDSE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.227ns (54.253%)  route 0.191ns (45.747%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1837, routed)        0.624     1.544    sys_clk
    SLICE_X49Y19         FDRE                                         r  builder_csr_bankarray_interface2_bank_bus_dat_r_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y19         FDRE (Prop_fdre_C_Q)         0.128     1.672 r  builder_csr_bankarray_interface2_bank_bus_dat_r_reg[22]/Q
                         net (fo=1, routed)           0.191     1.863    VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[31]_1[22]
    SLICE_X56Y18         LUT5 (Prop_lut5_I0_O)        0.099     1.962 r  VexRiscv/iBusWishbone_DAT_MISO_regNext[22]_i_1/O
                         net (fo=1, routed)           0.000     1.962    VexRiscv/iBusWishbone_DAT_MISO_regNext[22]_i_1_n_0
    SLICE_X56Y18         FDSE                                         r  VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1837, routed)        0.896     2.061    VexRiscv/loader_counter_value_reg[2]
    SLICE_X56Y18         FDSE                                         r  VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[22]/C
                         clock pessimism             -0.254     1.807    
    SLICE_X56Y18         FDSE (Hold_fdse_C_D)         0.121     1.928    VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.928    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 main_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1837, routed)        0.626     1.546    sys_clk
    SLICE_X47Y17         FDRE                                         r  main_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y17         FDRE (Prop_fdre_C_Q)         0.141     1.687 r  main_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     1.904    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X46Y17         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1837, routed)        0.899     2.064    storage_1_reg_0_15_0_5/WCLK
    SLICE_X46Y17         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.505     1.559    
    SLICE_X46Y17         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.869    storage_1_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.869    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 main_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1837, routed)        0.626     1.546    sys_clk
    SLICE_X47Y17         FDRE                                         r  main_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y17         FDRE (Prop_fdre_C_Q)         0.141     1.687 r  main_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     1.904    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X46Y17         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1837, routed)        0.899     2.064    storage_1_reg_0_15_0_5/WCLK
    SLICE_X46Y17         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.505     1.559    
    SLICE_X46Y17         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.869    storage_1_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.869    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 main_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1837, routed)        0.626     1.546    sys_clk
    SLICE_X47Y17         FDRE                                         r  main_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y17         FDRE (Prop_fdre_C_Q)         0.141     1.687 r  main_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     1.904    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X46Y17         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1837, routed)        0.899     2.064    storage_1_reg_0_15_0_5/WCLK
    SLICE_X46Y17         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.505     1.559    
    SLICE_X46Y17         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.869    storage_1_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.869    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 main_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1837, routed)        0.626     1.546    sys_clk
    SLICE_X47Y17         FDRE                                         r  main_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y17         FDRE (Prop_fdre_C_Q)         0.141     1.687 r  main_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     1.904    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X46Y17         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1837, routed)        0.899     2.064    storage_1_reg_0_15_0_5/WCLK
    SLICE_X46Y17         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.505     1.559    
    SLICE_X46Y17         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.869    storage_1_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.869    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 main_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1837, routed)        0.626     1.546    sys_clk
    SLICE_X47Y17         FDRE                                         r  main_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y17         FDRE (Prop_fdre_C_Q)         0.141     1.687 r  main_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     1.904    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X46Y17         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1837, routed)        0.899     2.064    storage_1_reg_0_15_0_5/WCLK
    SLICE_X46Y17         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.505     1.559    
    SLICE_X46Y17         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.869    storage_1_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.869    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 main_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1837, routed)        0.626     1.546    sys_clk
    SLICE_X47Y17         FDRE                                         r  main_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y17         FDRE (Prop_fdre_C_Q)         0.141     1.687 r  main_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     1.904    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X46Y17         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1837, routed)        0.899     2.064    storage_1_reg_0_15_0_5/WCLK
    SLICE_X46Y17         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.505     1.559    
    SLICE_X46Y17         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.869    storage_1_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.869    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 main_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1837, routed)        0.626     1.546    sys_clk
    SLICE_X47Y17         FDRE                                         r  main_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y17         FDRE (Prop_fdre_C_Q)         0.141     1.687 r  main_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     1.904    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X46Y17         RAMS32                                       r  storage_1_reg_0_15_0_5/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1837, routed)        0.899     2.064    storage_1_reg_0_15_0_5/WCLK
    SLICE_X46Y17         RAMS32                                       r  storage_1_reg_0_15_0_5/RAMD/CLK
                         clock pessimism             -0.505     1.559    
    SLICE_X46Y17         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.869    storage_1_reg_0_15_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -1.869    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 main_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1837, routed)        0.626     1.546    sys_clk
    SLICE_X47Y17         FDRE                                         r  main_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y17         FDRE (Prop_fdre_C_Q)         0.141     1.687 r  main_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     1.904    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X46Y17         RAMS32                                       r  storage_1_reg_0_15_0_5/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1837, routed)        0.899     2.064    storage_1_reg_0_15_0_5/WCLK
    SLICE_X46Y17         RAMS32                                       r  storage_1_reg_0_15_0_5/RAMD_D1/CLK
                         clock pessimism             -0.505     1.559    
    SLICE_X46Y17         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.869    storage_1_reg_0_15_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.869    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 VexRiscv/decode_to_execute_MEMORY_ENABLE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/execute_to_memory_MEMORY_ENABLE_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.128ns (39.652%)  route 0.195ns (60.348%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1837, routed)        0.631     1.551    VexRiscv/loader_counter_value_reg[2]
    SLICE_X55Y2          FDRE                                         r  VexRiscv/decode_to_execute_MEMORY_ENABLE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y2          FDRE (Prop_fdre_C_Q)         0.128     1.679 r  VexRiscv/decode_to_execute_MEMORY_ENABLE_reg/Q
                         net (fo=4, routed)           0.195     1.874    VexRiscv/decode_to_execute_MEMORY_ENABLE
    SLICE_X47Y3          FDRE                                         r  VexRiscv/execute_to_memory_MEMORY_ENABLE_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1837, routed)        0.907     2.072    VexRiscv/loader_counter_value_reg[2]
    SLICE_X47Y3          FDRE                                         r  VexRiscv/execute_to_memory_MEMORY_ENABLE_reg/C
                         clock pessimism             -0.254     1.818    
    SLICE_X47Y3          FDRE (Hold_fdre_C_D)         0.016     1.834    VexRiscv/execute_to_memory_MEMORY_ENABLE_reg
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.040    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y1   VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y2   VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y2   VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y4   VexRiscv/RegFilePlugin_regFile_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y4   VexRiscv/RegFilePlugin_regFile_reg_1/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y5   VexRiscv/RegFilePlugin_regFile_reg_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y5   VexRiscv/RegFilePlugin_regFile_reg_2/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y0   VexRiscv/dataCache_1_/ways_0_data_symbol0_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y4   VexRiscv/dataCache_1_/ways_0_data_symbol1_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y5   VexRiscv/dataCache_1_/ways_0_data_symbol2_reg/CLKARDCLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y17  storage_1_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y17  storage_1_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y17  storage_1_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y17  storage_1_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y17  storage_1_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y17  storage_1_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y17  storage_1_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y17  storage_1_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y16  storage_1_reg_0_15_6_9/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y16  storage_1_reg_0_15_6_9/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y17  storage_1_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y17  storage_1_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y17  storage_1_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y17  storage_1_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y17  storage_1_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y17  storage_1_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y17  storage_1_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y17  storage_1_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y17  storage_1_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y17  storage_1_reg_0_15_0_5/RAMA_D1/CLK



------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

----------+-----------+---------+-------+---------------+---------+---------------+---------+----------+
Reference | Input     | IO Reg  | Delay |     Setup(ns) | Process |      Hold(ns) | Process | Internal |
Clock     | Port      | Type    | Type  | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock    |
----------+-----------+---------+-------+---------------+---------+---------------+---------+----------+
clk100    | cpu_reset | FDRE    | -     |     2.785 (r) | SLOW    |    -0.719 (r) | FAST    |          |
clk100    | serial_rx | FDRE    | -     |     1.722 (r) | SLOW    |    -0.290 (r) | SLOW    |          |
----------+-----------+---------+-------+---------------+---------+---------------+---------+----------+


Output Ports Clock-to-out

----------+------------+--------+-------+----------------+---------+----------------+---------+----------+
Reference | Output     | IO Reg | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal |
Clock     | Port       | Type   | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock    |
----------+------------+--------+-------+----------------+---------+----------------+---------+----------+
clk100    | serial_tx  | FDRE   | -     |     15.747 (r) | SLOW    |      5.387 (r) | FAST    |          |
clk100    | user_led0  | FDRE   | -     |     15.487 (r) | SLOW    |      4.614 (r) | FAST    |          |
clk100    | user_led1  | FDRE   | -     |     14.639 (r) | SLOW    |      4.523 (r) | FAST    |          |
clk100    | user_led10 | FDRE   | -     |     15.223 (r) | SLOW    |      4.943 (r) | FAST    |          |
clk100    | user_led11 | FDRE   | -     |     14.707 (r) | SLOW    |      4.698 (r) | FAST    |          |
clk100    | user_led12 | FDRE   | -     |     15.141 (r) | SLOW    |      4.761 (r) | FAST    |          |
clk100    | user_led13 | FDRE   | -     |     14.976 (r) | SLOW    |      4.962 (r) | FAST    |          |
clk100    | user_led14 | FDRE   | -     |     14.639 (r) | SLOW    |      4.729 (r) | FAST    |          |
clk100    | user_led15 | FDRE   | -     |     14.924 (r) | SLOW    |      4.800 (r) | FAST    |          |
clk100    | user_led2  | FDRE   | -     |     14.703 (r) | SLOW    |      4.450 (r) | FAST    |          |
clk100    | user_led3  | FDRE   | -     |     14.634 (r) | SLOW    |      4.577 (r) | FAST    |          |
clk100    | user_led4  | FDRE   | -     |     15.834 (r) | SLOW    |      4.954 (r) | FAST    |          |
clk100    | user_led5  | FDRE   | -     |     15.756 (r) | SLOW    |      4.960 (r) | FAST    |          |
clk100    | user_led6  | FDRE   | -     |     15.296 (r) | SLOW    |      4.687 (r) | FAST    |          |
clk100    | user_led7  | FDRE   | -     |     14.722 (r) | SLOW    |      4.705 (r) | FAST    |          |
clk100    | user_led8  | FDRE   | -     |     15.652 (r) | SLOW    |      5.076 (r) | FAST    |          |
clk100    | user_led9  | FDRE   | -     |     15.421 (r) | SLOW    |      4.972 (r) | FAST    |          |
----------+------------+--------+-------+----------------+---------+----------------+---------+----------+


Setup between Clocks

-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock  | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk100 | clk100      |         8.959 | SLOW    |               |         |               |         |               |         |
-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+



