INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/eda_training/Computer_Architecture/Labs/Lab06/Adnan_alqarawi/rtl/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/eda_training/Computer_Architecture/Labs/Lab06/Adnan_alqarawi/rtl/rtl.srcs/sources_1/new/alu_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/eda_training/Computer_Architecture/Labs/Lab06/Adnan_alqarawi/rtl/rtl.srcs/sources_1/new/data_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/eda_training/Computer_Architecture/Labs/Lab06/Adnan_alqarawi/rtl/imm_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/eda_training/Computer_Architecture/Labs/Lab06/Adnan_alqarawi/rtl/rtl.srcs/sources_1/new/inst_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/eda_training/Computer_Architecture/Labs/Lab06/Adnan_alqarawi/rtl/main_control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/eda_training/Computer_Architecture/Labs/Lab06/Adnan_alqarawi/rtl/rtl.srcs/sources_1/new/program_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/eda_training/Computer_Architecture/Labs/Lab06/Adnan_alqarawi/rtl/rtl.srcs/sources_1/new/reg_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/eda_training/Computer_Architecture/Labs/Lab06/Adnan_alqarawi/rtl/rtl.srcs/sources_1/new/rv32i_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32i_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/eda_training/Computer_Architecture/Labs/Lab06/Adnan_alqarawi/rtl/rtl.srcs/sim_1/new/tb_rv32i_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_rv32i_top
