-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2016.2
-- Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity digitrec is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    input_V : IN STD_LOGIC_VECTOR (48 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (3 downto 0) );
end;


architecture behav of digitrec is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "digitrec,hls_ip_2016_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xc7z020clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=10.652600,HLS_SYN_LAT=1807,HLS_SYN_TPT=none,HLS_SYN_MEM=480,HLS_SYN_DSP=0,HLS_SYN_FF=665,HLS_SYN_LUT=2417}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_st1_fsm_0 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_ST_pp0_stg0_fsm_1 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_ST_st5_fsm_2 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_ST_st6_fsm_3 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_true : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv6_32 : STD_LOGIC_VECTOR (5 downto 0) := "110010";
    constant ap_const_lv11_708 : STD_LOGIC_VECTOR (10 downto 0) := "11100001000";
    constant ap_const_lv11_1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_const_lv12_708 : STD_LOGIC_VECTOR (11 downto 0) := "011100001000";
    constant ap_const_lv13_E10 : STD_LOGIC_VECTOR (12 downto 0) := "0111000010000";
    constant ap_const_lv13_1518 : STD_LOGIC_VECTOR (12 downto 0) := "1010100011000";
    constant ap_const_lv14_1C20 : STD_LOGIC_VECTOR (13 downto 0) := "01110000100000";
    constant ap_const_lv14_2328 : STD_LOGIC_VECTOR (13 downto 0) := "10001100101000";
    constant ap_const_lv14_2A30 : STD_LOGIC_VECTOR (13 downto 0) := "10101000110000";
    constant ap_const_lv13_1138 : STD_LOGIC_VECTOR (12 downto 0) := "1000100111000";
    constant ap_const_lv12_840 : STD_LOGIC_VECTOR (11 downto 0) := "100001000000";
    constant ap_const_lv15_3F48 : STD_LOGIC_VECTOR (14 downto 0) := "011111101001000";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_sig_cseq_ST_st1_fsm_0 : STD_LOGIC;
    signal ap_sig_19 : BOOLEAN;
    signal training_data_V_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal training_data_V_ce0 : STD_LOGIC;
    signal training_data_V_q0 : STD_LOGIC_VECTOR (47 downto 0);
    signal training_data_V_address1 : STD_LOGIC_VECTOR (14 downto 0);
    signal training_data_V_ce1 : STD_LOGIC;
    signal training_data_V_q1 : STD_LOGIC_VECTOR (47 downto 0);
    signal training_data_V_address2 : STD_LOGIC_VECTOR (14 downto 0);
    signal training_data_V_ce2 : STD_LOGIC;
    signal training_data_V_q2 : STD_LOGIC_VECTOR (47 downto 0);
    signal training_data_V_address3 : STD_LOGIC_VECTOR (14 downto 0);
    signal training_data_V_ce3 : STD_LOGIC;
    signal training_data_V_q3 : STD_LOGIC_VECTOR (47 downto 0);
    signal training_data_V_address4 : STD_LOGIC_VECTOR (14 downto 0);
    signal training_data_V_ce4 : STD_LOGIC;
    signal training_data_V_q4 : STD_LOGIC_VECTOR (47 downto 0);
    signal training_data_V_address5 : STD_LOGIC_VECTOR (14 downto 0);
    signal training_data_V_ce5 : STD_LOGIC;
    signal training_data_V_q5 : STD_LOGIC_VECTOR (47 downto 0);
    signal training_data_V_address6 : STD_LOGIC_VECTOR (14 downto 0);
    signal training_data_V_ce6 : STD_LOGIC;
    signal training_data_V_q6 : STD_LOGIC_VECTOR (47 downto 0);
    signal training_data_V_address7 : STD_LOGIC_VECTOR (14 downto 0);
    signal training_data_V_ce7 : STD_LOGIC;
    signal training_data_V_q7 : STD_LOGIC_VECTOR (47 downto 0);
    signal training_data_V_address8 : STD_LOGIC_VECTOR (14 downto 0);
    signal training_data_V_ce8 : STD_LOGIC;
    signal training_data_V_q8 : STD_LOGIC_VECTOR (47 downto 0);
    signal training_data_V_address9 : STD_LOGIC_VECTOR (14 downto 0);
    signal training_data_V_ce9 : STD_LOGIC;
    signal training_data_V_q9 : STD_LOGIC_VECTOR (47 downto 0);
    signal i4_reg_267 : STD_LOGIC_VECTOR (10 downto 0);
    signal exitcond3_fu_482_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond3_reg_856 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_cseq_ST_pp0_stg0_fsm_1 : STD_LOGIC;
    signal ap_sig_85 : BOOLEAN;
    signal ap_reg_ppiten_pp0_it0 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it1 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it2 : STD_LOGIC := '0';
    signal ap_reg_ppstg_exitcond3_reg_856_pp0_iter1 : STD_LOGIC_VECTOR (0 downto 0);
    signal i_fu_488_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal training_data_V_load_reg_915 : STD_LOGIC_VECTOR (47 downto 0);
    signal training_data_V_load_1_reg_920 : STD_LOGIC_VECTOR (47 downto 0);
    signal training_data_V_load_2_reg_925 : STD_LOGIC_VECTOR (47 downto 0);
    signal training_data_V_load_3_reg_930 : STD_LOGIC_VECTOR (47 downto 0);
    signal training_data_V_load_4_reg_935 : STD_LOGIC_VECTOR (47 downto 0);
    signal training_data_V_load_5_reg_940 : STD_LOGIC_VECTOR (47 downto 0);
    signal training_data_V_load_6_reg_945 : STD_LOGIC_VECTOR (47 downto 0);
    signal training_data_V_load_7_reg_950 : STD_LOGIC_VECTOR (47 downto 0);
    signal training_data_V_load_8_reg_955 : STD_LOGIC_VECTOR (47 downto 0);
    signal training_data_V_load_9_reg_960 : STD_LOGIC_VECTOR (47 downto 0);
    signal ap_sig_cseq_ST_st5_fsm_2 : STD_LOGIC;
    signal ap_sig_141 : BOOLEAN;
    signal grp_digitrec_knn_vote_fu_278_ap_start : STD_LOGIC;
    signal grp_digitrec_knn_vote_fu_278_ap_done : STD_LOGIC;
    signal grp_digitrec_knn_vote_fu_278_ap_idle : STD_LOGIC;
    signal grp_digitrec_knn_vote_fu_278_ap_ready : STD_LOGIC;
    signal grp_digitrec_knn_vote_fu_278_ap_return : STD_LOGIC_VECTOR (3 downto 0);
    signal stg_115_digitrec_update_knn_fu_302_min_distances_0_V_o : STD_LOGIC_VECTOR (5 downto 0);
    signal stg_115_digitrec_update_knn_fu_302_min_distances_0_V_o_ap_vld : STD_LOGIC;
    signal stg_115_digitrec_update_knn_fu_302_min_distances_1_V_o : STD_LOGIC_VECTOR (5 downto 0);
    signal stg_115_digitrec_update_knn_fu_302_min_distances_1_V_o_ap_vld : STD_LOGIC;
    signal stg_116_digitrec_update_knn_fu_310_min_distances_0_V_o : STD_LOGIC_VECTOR (5 downto 0);
    signal stg_116_digitrec_update_knn_fu_310_min_distances_0_V_o_ap_vld : STD_LOGIC;
    signal stg_116_digitrec_update_knn_fu_310_min_distances_1_V_o : STD_LOGIC_VECTOR (5 downto 0);
    signal stg_116_digitrec_update_knn_fu_310_min_distances_1_V_o_ap_vld : STD_LOGIC;
    signal stg_117_digitrec_update_knn_fu_318_min_distances_0_V_o : STD_LOGIC_VECTOR (5 downto 0);
    signal stg_117_digitrec_update_knn_fu_318_min_distances_0_V_o_ap_vld : STD_LOGIC;
    signal stg_117_digitrec_update_knn_fu_318_min_distances_1_V_o : STD_LOGIC_VECTOR (5 downto 0);
    signal stg_117_digitrec_update_knn_fu_318_min_distances_1_V_o_ap_vld : STD_LOGIC;
    signal stg_118_digitrec_update_knn_fu_326_min_distances_0_V_o : STD_LOGIC_VECTOR (5 downto 0);
    signal stg_118_digitrec_update_knn_fu_326_min_distances_0_V_o_ap_vld : STD_LOGIC;
    signal stg_118_digitrec_update_knn_fu_326_min_distances_1_V_o : STD_LOGIC_VECTOR (5 downto 0);
    signal stg_118_digitrec_update_knn_fu_326_min_distances_1_V_o_ap_vld : STD_LOGIC;
    signal stg_119_digitrec_update_knn_fu_334_min_distances_0_V_o : STD_LOGIC_VECTOR (5 downto 0);
    signal stg_119_digitrec_update_knn_fu_334_min_distances_0_V_o_ap_vld : STD_LOGIC;
    signal stg_119_digitrec_update_knn_fu_334_min_distances_1_V_o : STD_LOGIC_VECTOR (5 downto 0);
    signal stg_119_digitrec_update_knn_fu_334_min_distances_1_V_o_ap_vld : STD_LOGIC;
    signal stg_120_digitrec_update_knn_fu_342_min_distances_0_V_o : STD_LOGIC_VECTOR (5 downto 0);
    signal stg_120_digitrec_update_knn_fu_342_min_distances_0_V_o_ap_vld : STD_LOGIC;
    signal stg_120_digitrec_update_knn_fu_342_min_distances_1_V_o : STD_LOGIC_VECTOR (5 downto 0);
    signal stg_120_digitrec_update_knn_fu_342_min_distances_1_V_o_ap_vld : STD_LOGIC;
    signal stg_121_digitrec_update_knn_fu_350_min_distances_0_V_o : STD_LOGIC_VECTOR (5 downto 0);
    signal stg_121_digitrec_update_knn_fu_350_min_distances_0_V_o_ap_vld : STD_LOGIC;
    signal stg_121_digitrec_update_knn_fu_350_min_distances_1_V_o : STD_LOGIC_VECTOR (5 downto 0);
    signal stg_121_digitrec_update_knn_fu_350_min_distances_1_V_o_ap_vld : STD_LOGIC;
    signal stg_122_digitrec_update_knn_fu_358_min_distances_0_V_o : STD_LOGIC_VECTOR (5 downto 0);
    signal stg_122_digitrec_update_knn_fu_358_min_distances_0_V_o_ap_vld : STD_LOGIC;
    signal stg_122_digitrec_update_knn_fu_358_min_distances_1_V_o : STD_LOGIC_VECTOR (5 downto 0);
    signal stg_122_digitrec_update_knn_fu_358_min_distances_1_V_o_ap_vld : STD_LOGIC;
    signal stg_123_digitrec_update_knn_fu_366_min_distances_0_V_o : STD_LOGIC_VECTOR (5 downto 0);
    signal stg_123_digitrec_update_knn_fu_366_min_distances_0_V_o_ap_vld : STD_LOGIC;
    signal stg_123_digitrec_update_knn_fu_366_min_distances_1_V_o : STD_LOGIC_VECTOR (5 downto 0);
    signal stg_123_digitrec_update_knn_fu_366_min_distances_1_V_o_ap_vld : STD_LOGIC;
    signal stg_124_digitrec_update_knn_fu_374_min_distances_0_V_o : STD_LOGIC_VECTOR (5 downto 0);
    signal stg_124_digitrec_update_knn_fu_374_min_distances_0_V_o_ap_vld : STD_LOGIC;
    signal stg_124_digitrec_update_knn_fu_374_min_distances_1_V_o : STD_LOGIC_VECTOR (5 downto 0);
    signal stg_124_digitrec_update_knn_fu_374_min_distances_1_V_o_ap_vld : STD_LOGIC;
    signal ap_reg_grp_digitrec_knn_vote_fu_278_ap_start : STD_LOGIC := '0';
    signal ap_sig_cseq_ST_st6_fsm_3 : STD_LOGIC;
    signal ap_sig_312 : BOOLEAN;
    signal knn_set_0_0_V_fu_70 : STD_LOGIC_VECTOR (5 downto 0);
    signal knn_set_0_1_V_fu_74 : STD_LOGIC_VECTOR (5 downto 0);
    signal knn_set_1_0_V_fu_78 : STD_LOGIC_VECTOR (5 downto 0);
    signal knn_set_1_1_V_fu_82 : STD_LOGIC_VECTOR (5 downto 0);
    signal knn_set_2_0_V_fu_86 : STD_LOGIC_VECTOR (5 downto 0);
    signal knn_set_2_1_V_fu_90 : STD_LOGIC_VECTOR (5 downto 0);
    signal knn_set_3_0_V_fu_94 : STD_LOGIC_VECTOR (5 downto 0);
    signal knn_set_3_1_V_fu_98 : STD_LOGIC_VECTOR (5 downto 0);
    signal knn_set_4_0_V_fu_102 : STD_LOGIC_VECTOR (5 downto 0);
    signal knn_set_4_1_V_fu_106 : STD_LOGIC_VECTOR (5 downto 0);
    signal knn_set_5_0_V_fu_110 : STD_LOGIC_VECTOR (5 downto 0);
    signal knn_set_5_1_V_fu_114 : STD_LOGIC_VECTOR (5 downto 0);
    signal knn_set_6_0_V_fu_118 : STD_LOGIC_VECTOR (5 downto 0);
    signal knn_set_6_1_V_fu_122 : STD_LOGIC_VECTOR (5 downto 0);
    signal knn_set_7_0_V_fu_126 : STD_LOGIC_VECTOR (5 downto 0);
    signal knn_set_7_1_V_fu_130 : STD_LOGIC_VECTOR (5 downto 0);
    signal knn_set_8_0_V_fu_134 : STD_LOGIC_VECTOR (5 downto 0);
    signal knn_set_8_1_V_fu_138 : STD_LOGIC_VECTOR (5 downto 0);
    signal knn_set_9_0_V_fu_142 : STD_LOGIC_VECTOR (5 downto 0);
    signal knn_set_9_1_V_fu_146 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_3_fu_510_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_3_1_fu_521_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_3_2_fu_532_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_3_3_fu_543_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_3_4_fu_554_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_3_5_fu_565_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_3_6_fu_576_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_3_7_fu_591_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_3_8_fu_606_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_3_9_fu_617_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal i4_cast3_cast7_fu_502_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_2_1_fu_515_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal i4_cast3_cast_fu_506_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_2_2_fu_526_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_2_3_fu_537_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal i4_cast3_fu_498_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_2_4_fu_548_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_2_5_fu_559_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_2_6_fu_570_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_2_7_fu_581_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_2_7_cast6_fu_587_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_2_8_fu_596_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_2_8_cast5_fu_602_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal i4_cast4_fu_494_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_2_9_fu_611_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (3 downto 0);

    component digitrec_knn_vote IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        knn_set_0_0_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
        knn_set_0_1_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
        knn_set_1_0_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
        knn_set_1_1_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
        knn_set_2_0_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
        knn_set_2_1_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
        knn_set_3_0_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
        knn_set_3_1_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
        knn_set_4_0_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
        knn_set_4_1_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
        knn_set_5_0_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
        knn_set_5_1_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
        knn_set_6_0_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
        knn_set_6_1_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
        knn_set_7_0_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
        knn_set_7_1_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
        knn_set_8_0_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
        knn_set_8_1_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
        knn_set_9_0_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
        knn_set_9_1_V_read : IN STD_LOGIC_VECTOR (5 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (3 downto 0) );
    end component;


    component digitrec_update_knn IS
    port (
        test_inst_V : IN STD_LOGIC_VECTOR (48 downto 0);
        train_inst_V : IN STD_LOGIC_VECTOR (47 downto 0);
        min_distances_0_V_i : IN STD_LOGIC_VECTOR (5 downto 0);
        min_distances_0_V_o : OUT STD_LOGIC_VECTOR (5 downto 0);
        min_distances_0_V_o_ap_vld : OUT STD_LOGIC;
        min_distances_1_V_i : IN STD_LOGIC_VECTOR (5 downto 0);
        min_distances_1_V_o : OUT STD_LOGIC_VECTOR (5 downto 0);
        min_distances_1_V_o_ap_vld : OUT STD_LOGIC );
    end component;


    component digitrec_training_data_V IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (14 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (47 downto 0);
        address1 : IN STD_LOGIC_VECTOR (14 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (47 downto 0);
        address2 : IN STD_LOGIC_VECTOR (14 downto 0);
        ce2 : IN STD_LOGIC;
        q2 : OUT STD_LOGIC_VECTOR (47 downto 0);
        address3 : IN STD_LOGIC_VECTOR (14 downto 0);
        ce3 : IN STD_LOGIC;
        q3 : OUT STD_LOGIC_VECTOR (47 downto 0);
        address4 : IN STD_LOGIC_VECTOR (14 downto 0);
        ce4 : IN STD_LOGIC;
        q4 : OUT STD_LOGIC_VECTOR (47 downto 0);
        address5 : IN STD_LOGIC_VECTOR (14 downto 0);
        ce5 : IN STD_LOGIC;
        q5 : OUT STD_LOGIC_VECTOR (47 downto 0);
        address6 : IN STD_LOGIC_VECTOR (14 downto 0);
        ce6 : IN STD_LOGIC;
        q6 : OUT STD_LOGIC_VECTOR (47 downto 0);
        address7 : IN STD_LOGIC_VECTOR (14 downto 0);
        ce7 : IN STD_LOGIC;
        q7 : OUT STD_LOGIC_VECTOR (47 downto 0);
        address8 : IN STD_LOGIC_VECTOR (14 downto 0);
        ce8 : IN STD_LOGIC;
        q8 : OUT STD_LOGIC_VECTOR (47 downto 0);
        address9 : IN STD_LOGIC_VECTOR (14 downto 0);
        ce9 : IN STD_LOGIC;
        q9 : OUT STD_LOGIC_VECTOR (47 downto 0) );
    end component;



begin
    training_data_V_U : component digitrec_training_data_V
    generic map (
        DataWidth => 48,
        AddressRange => 18000,
        AddressWidth => 15)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => training_data_V_address0,
        ce0 => training_data_V_ce0,
        q0 => training_data_V_q0,
        address1 => training_data_V_address1,
        ce1 => training_data_V_ce1,
        q1 => training_data_V_q1,
        address2 => training_data_V_address2,
        ce2 => training_data_V_ce2,
        q2 => training_data_V_q2,
        address3 => training_data_V_address3,
        ce3 => training_data_V_ce3,
        q3 => training_data_V_q3,
        address4 => training_data_V_address4,
        ce4 => training_data_V_ce4,
        q4 => training_data_V_q4,
        address5 => training_data_V_address5,
        ce5 => training_data_V_ce5,
        q5 => training_data_V_q5,
        address6 => training_data_V_address6,
        ce6 => training_data_V_ce6,
        q6 => training_data_V_q6,
        address7 => training_data_V_address7,
        ce7 => training_data_V_ce7,
        q7 => training_data_V_q7,
        address8 => training_data_V_address8,
        ce8 => training_data_V_ce8,
        q8 => training_data_V_q8,
        address9 => training_data_V_address9,
        ce9 => training_data_V_ce9,
        q9 => training_data_V_q9);

    grp_digitrec_knn_vote_fu_278 : component digitrec_knn_vote
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_digitrec_knn_vote_fu_278_ap_start,
        ap_done => grp_digitrec_knn_vote_fu_278_ap_done,
        ap_idle => grp_digitrec_knn_vote_fu_278_ap_idle,
        ap_ready => grp_digitrec_knn_vote_fu_278_ap_ready,
        knn_set_0_0_V_read => knn_set_0_0_V_fu_70,
        knn_set_0_1_V_read => knn_set_0_1_V_fu_74,
        knn_set_1_0_V_read => knn_set_1_0_V_fu_78,
        knn_set_1_1_V_read => knn_set_1_1_V_fu_82,
        knn_set_2_0_V_read => knn_set_2_0_V_fu_86,
        knn_set_2_1_V_read => knn_set_2_1_V_fu_90,
        knn_set_3_0_V_read => knn_set_3_0_V_fu_94,
        knn_set_3_1_V_read => knn_set_3_1_V_fu_98,
        knn_set_4_0_V_read => knn_set_4_0_V_fu_102,
        knn_set_4_1_V_read => knn_set_4_1_V_fu_106,
        knn_set_5_0_V_read => knn_set_5_0_V_fu_110,
        knn_set_5_1_V_read => knn_set_5_1_V_fu_114,
        knn_set_6_0_V_read => knn_set_6_0_V_fu_118,
        knn_set_6_1_V_read => knn_set_6_1_V_fu_122,
        knn_set_7_0_V_read => knn_set_7_0_V_fu_126,
        knn_set_7_1_V_read => knn_set_7_1_V_fu_130,
        knn_set_8_0_V_read => knn_set_8_0_V_fu_134,
        knn_set_8_1_V_read => knn_set_8_1_V_fu_138,
        knn_set_9_0_V_read => knn_set_9_0_V_fu_142,
        knn_set_9_1_V_read => knn_set_9_1_V_fu_146,
        ap_return => grp_digitrec_knn_vote_fu_278_ap_return);

    stg_115_digitrec_update_knn_fu_302 : component digitrec_update_knn
    port map (
        test_inst_V => input_V,
        train_inst_V => training_data_V_load_reg_915,
        min_distances_0_V_i => knn_set_0_0_V_fu_70,
        min_distances_0_V_o => stg_115_digitrec_update_knn_fu_302_min_distances_0_V_o,
        min_distances_0_V_o_ap_vld => stg_115_digitrec_update_knn_fu_302_min_distances_0_V_o_ap_vld,
        min_distances_1_V_i => knn_set_0_1_V_fu_74,
        min_distances_1_V_o => stg_115_digitrec_update_knn_fu_302_min_distances_1_V_o,
        min_distances_1_V_o_ap_vld => stg_115_digitrec_update_knn_fu_302_min_distances_1_V_o_ap_vld);

    stg_116_digitrec_update_knn_fu_310 : component digitrec_update_knn
    port map (
        test_inst_V => input_V,
        train_inst_V => training_data_V_load_1_reg_920,
        min_distances_0_V_i => knn_set_1_0_V_fu_78,
        min_distances_0_V_o => stg_116_digitrec_update_knn_fu_310_min_distances_0_V_o,
        min_distances_0_V_o_ap_vld => stg_116_digitrec_update_knn_fu_310_min_distances_0_V_o_ap_vld,
        min_distances_1_V_i => knn_set_1_1_V_fu_82,
        min_distances_1_V_o => stg_116_digitrec_update_knn_fu_310_min_distances_1_V_o,
        min_distances_1_V_o_ap_vld => stg_116_digitrec_update_knn_fu_310_min_distances_1_V_o_ap_vld);

    stg_117_digitrec_update_knn_fu_318 : component digitrec_update_knn
    port map (
        test_inst_V => input_V,
        train_inst_V => training_data_V_load_2_reg_925,
        min_distances_0_V_i => knn_set_2_0_V_fu_86,
        min_distances_0_V_o => stg_117_digitrec_update_knn_fu_318_min_distances_0_V_o,
        min_distances_0_V_o_ap_vld => stg_117_digitrec_update_knn_fu_318_min_distances_0_V_o_ap_vld,
        min_distances_1_V_i => knn_set_2_1_V_fu_90,
        min_distances_1_V_o => stg_117_digitrec_update_knn_fu_318_min_distances_1_V_o,
        min_distances_1_V_o_ap_vld => stg_117_digitrec_update_knn_fu_318_min_distances_1_V_o_ap_vld);

    stg_118_digitrec_update_knn_fu_326 : component digitrec_update_knn
    port map (
        test_inst_V => input_V,
        train_inst_V => training_data_V_load_3_reg_930,
        min_distances_0_V_i => knn_set_3_0_V_fu_94,
        min_distances_0_V_o => stg_118_digitrec_update_knn_fu_326_min_distances_0_V_o,
        min_distances_0_V_o_ap_vld => stg_118_digitrec_update_knn_fu_326_min_distances_0_V_o_ap_vld,
        min_distances_1_V_i => knn_set_3_1_V_fu_98,
        min_distances_1_V_o => stg_118_digitrec_update_knn_fu_326_min_distances_1_V_o,
        min_distances_1_V_o_ap_vld => stg_118_digitrec_update_knn_fu_326_min_distances_1_V_o_ap_vld);

    stg_119_digitrec_update_knn_fu_334 : component digitrec_update_knn
    port map (
        test_inst_V => input_V,
        train_inst_V => training_data_V_load_4_reg_935,
        min_distances_0_V_i => knn_set_4_0_V_fu_102,
        min_distances_0_V_o => stg_119_digitrec_update_knn_fu_334_min_distances_0_V_o,
        min_distances_0_V_o_ap_vld => stg_119_digitrec_update_knn_fu_334_min_distances_0_V_o_ap_vld,
        min_distances_1_V_i => knn_set_4_1_V_fu_106,
        min_distances_1_V_o => stg_119_digitrec_update_knn_fu_334_min_distances_1_V_o,
        min_distances_1_V_o_ap_vld => stg_119_digitrec_update_knn_fu_334_min_distances_1_V_o_ap_vld);

    stg_120_digitrec_update_knn_fu_342 : component digitrec_update_knn
    port map (
        test_inst_V => input_V,
        train_inst_V => training_data_V_load_5_reg_940,
        min_distances_0_V_i => knn_set_5_0_V_fu_110,
        min_distances_0_V_o => stg_120_digitrec_update_knn_fu_342_min_distances_0_V_o,
        min_distances_0_V_o_ap_vld => stg_120_digitrec_update_knn_fu_342_min_distances_0_V_o_ap_vld,
        min_distances_1_V_i => knn_set_5_1_V_fu_114,
        min_distances_1_V_o => stg_120_digitrec_update_knn_fu_342_min_distances_1_V_o,
        min_distances_1_V_o_ap_vld => stg_120_digitrec_update_knn_fu_342_min_distances_1_V_o_ap_vld);

    stg_121_digitrec_update_knn_fu_350 : component digitrec_update_knn
    port map (
        test_inst_V => input_V,
        train_inst_V => training_data_V_load_6_reg_945,
        min_distances_0_V_i => knn_set_6_0_V_fu_118,
        min_distances_0_V_o => stg_121_digitrec_update_knn_fu_350_min_distances_0_V_o,
        min_distances_0_V_o_ap_vld => stg_121_digitrec_update_knn_fu_350_min_distances_0_V_o_ap_vld,
        min_distances_1_V_i => knn_set_6_1_V_fu_122,
        min_distances_1_V_o => stg_121_digitrec_update_knn_fu_350_min_distances_1_V_o,
        min_distances_1_V_o_ap_vld => stg_121_digitrec_update_knn_fu_350_min_distances_1_V_o_ap_vld);

    stg_122_digitrec_update_knn_fu_358 : component digitrec_update_knn
    port map (
        test_inst_V => input_V,
        train_inst_V => training_data_V_load_7_reg_950,
        min_distances_0_V_i => knn_set_7_0_V_fu_126,
        min_distances_0_V_o => stg_122_digitrec_update_knn_fu_358_min_distances_0_V_o,
        min_distances_0_V_o_ap_vld => stg_122_digitrec_update_knn_fu_358_min_distances_0_V_o_ap_vld,
        min_distances_1_V_i => knn_set_7_1_V_fu_130,
        min_distances_1_V_o => stg_122_digitrec_update_knn_fu_358_min_distances_1_V_o,
        min_distances_1_V_o_ap_vld => stg_122_digitrec_update_knn_fu_358_min_distances_1_V_o_ap_vld);

    stg_123_digitrec_update_knn_fu_366 : component digitrec_update_knn
    port map (
        test_inst_V => input_V,
        train_inst_V => training_data_V_load_8_reg_955,
        min_distances_0_V_i => knn_set_8_0_V_fu_134,
        min_distances_0_V_o => stg_123_digitrec_update_knn_fu_366_min_distances_0_V_o,
        min_distances_0_V_o_ap_vld => stg_123_digitrec_update_knn_fu_366_min_distances_0_V_o_ap_vld,
        min_distances_1_V_i => knn_set_8_1_V_fu_138,
        min_distances_1_V_o => stg_123_digitrec_update_knn_fu_366_min_distances_1_V_o,
        min_distances_1_V_o_ap_vld => stg_123_digitrec_update_knn_fu_366_min_distances_1_V_o_ap_vld);

    stg_124_digitrec_update_knn_fu_374 : component digitrec_update_knn
    port map (
        test_inst_V => input_V,
        train_inst_V => training_data_V_load_9_reg_960,
        min_distances_0_V_i => knn_set_9_0_V_fu_142,
        min_distances_0_V_o => stg_124_digitrec_update_knn_fu_374_min_distances_0_V_o,
        min_distances_0_V_o_ap_vld => stg_124_digitrec_update_knn_fu_374_min_distances_0_V_o_ap_vld,
        min_distances_1_V_i => knn_set_9_1_V_fu_146,
        min_distances_1_V_o => stg_124_digitrec_update_knn_fu_374_min_distances_1_V_o,
        min_distances_1_V_o_ap_vld => stg_124_digitrec_update_knn_fu_374_min_distances_1_V_o_ap_vld);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_st1_fsm_0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_reg_grp_digitrec_knn_vote_fu_278_ap_start_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_grp_digitrec_knn_vote_fu_278_ap_start <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_2)) then 
                    ap_reg_grp_digitrec_knn_vote_fu_278_ap_start <= ap_const_logic_1;
                elsif ((ap_const_logic_1 = grp_digitrec_knn_vote_fu_278_ap_ready)) then 
                    ap_reg_grp_digitrec_knn_vote_fu_278_ap_start <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((exitcond3_fu_482_p2 = ap_const_lv1_0)))) then 
                    ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0)))) then 
                    ap_reg_ppiten_pp0_it0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (exitcond3_fu_482_p2 = ap_const_lv1_0))) then 
                    ap_reg_ppiten_pp0_it1 <= ap_const_logic_1;
                elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((exitcond3_fu_482_p2 = ap_const_lv1_0))))) then 
                    ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
            else
                ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
            end if;
        end if;
    end process;


    i4_reg_267_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0)))) then 
                i4_reg_267 <= ap_const_lv11_0;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond3_fu_482_p2 = ap_const_lv1_0))) then 
                i4_reg_267 <= i_fu_488_p2;
            end if; 
        end if;
    end process;

    knn_set_0_0_V_fu_70_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0)))) then 
                knn_set_0_0_V_fu_70 <= ap_const_lv6_32;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond3_reg_856_pp0_iter1 = ap_const_lv1_0) and (ap_const_logic_1 = stg_115_digitrec_update_knn_fu_302_min_distances_0_V_o_ap_vld))) then 
                knn_set_0_0_V_fu_70 <= stg_115_digitrec_update_knn_fu_302_min_distances_0_V_o;
            end if; 
        end if;
    end process;

    knn_set_0_1_V_fu_74_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0)))) then 
                knn_set_0_1_V_fu_74 <= ap_const_lv6_32;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond3_reg_856_pp0_iter1 = ap_const_lv1_0) and (ap_const_logic_1 = stg_115_digitrec_update_knn_fu_302_min_distances_1_V_o_ap_vld))) then 
                knn_set_0_1_V_fu_74 <= stg_115_digitrec_update_knn_fu_302_min_distances_1_V_o;
            end if; 
        end if;
    end process;

    knn_set_1_0_V_fu_78_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0)))) then 
                knn_set_1_0_V_fu_78 <= ap_const_lv6_32;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond3_reg_856_pp0_iter1 = ap_const_lv1_0) and (ap_const_logic_1 = stg_116_digitrec_update_knn_fu_310_min_distances_0_V_o_ap_vld))) then 
                knn_set_1_0_V_fu_78 <= stg_116_digitrec_update_knn_fu_310_min_distances_0_V_o;
            end if; 
        end if;
    end process;

    knn_set_1_1_V_fu_82_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0)))) then 
                knn_set_1_1_V_fu_82 <= ap_const_lv6_32;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond3_reg_856_pp0_iter1 = ap_const_lv1_0) and (ap_const_logic_1 = stg_116_digitrec_update_knn_fu_310_min_distances_1_V_o_ap_vld))) then 
                knn_set_1_1_V_fu_82 <= stg_116_digitrec_update_knn_fu_310_min_distances_1_V_o;
            end if; 
        end if;
    end process;

    knn_set_2_0_V_fu_86_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0)))) then 
                knn_set_2_0_V_fu_86 <= ap_const_lv6_32;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond3_reg_856_pp0_iter1 = ap_const_lv1_0) and (ap_const_logic_1 = stg_117_digitrec_update_knn_fu_318_min_distances_0_V_o_ap_vld))) then 
                knn_set_2_0_V_fu_86 <= stg_117_digitrec_update_knn_fu_318_min_distances_0_V_o;
            end if; 
        end if;
    end process;

    knn_set_2_1_V_fu_90_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0)))) then 
                knn_set_2_1_V_fu_90 <= ap_const_lv6_32;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond3_reg_856_pp0_iter1 = ap_const_lv1_0) and (ap_const_logic_1 = stg_117_digitrec_update_knn_fu_318_min_distances_1_V_o_ap_vld))) then 
                knn_set_2_1_V_fu_90 <= stg_117_digitrec_update_knn_fu_318_min_distances_1_V_o;
            end if; 
        end if;
    end process;

    knn_set_3_0_V_fu_94_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0)))) then 
                knn_set_3_0_V_fu_94 <= ap_const_lv6_32;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond3_reg_856_pp0_iter1 = ap_const_lv1_0) and (ap_const_logic_1 = stg_118_digitrec_update_knn_fu_326_min_distances_0_V_o_ap_vld))) then 
                knn_set_3_0_V_fu_94 <= stg_118_digitrec_update_knn_fu_326_min_distances_0_V_o;
            end if; 
        end if;
    end process;

    knn_set_3_1_V_fu_98_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0)))) then 
                knn_set_3_1_V_fu_98 <= ap_const_lv6_32;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond3_reg_856_pp0_iter1 = ap_const_lv1_0) and (ap_const_logic_1 = stg_118_digitrec_update_knn_fu_326_min_distances_1_V_o_ap_vld))) then 
                knn_set_3_1_V_fu_98 <= stg_118_digitrec_update_knn_fu_326_min_distances_1_V_o;
            end if; 
        end if;
    end process;

    knn_set_4_0_V_fu_102_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0)))) then 
                knn_set_4_0_V_fu_102 <= ap_const_lv6_32;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond3_reg_856_pp0_iter1 = ap_const_lv1_0) and (ap_const_logic_1 = stg_119_digitrec_update_knn_fu_334_min_distances_0_V_o_ap_vld))) then 
                knn_set_4_0_V_fu_102 <= stg_119_digitrec_update_knn_fu_334_min_distances_0_V_o;
            end if; 
        end if;
    end process;

    knn_set_4_1_V_fu_106_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0)))) then 
                knn_set_4_1_V_fu_106 <= ap_const_lv6_32;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond3_reg_856_pp0_iter1 = ap_const_lv1_0) and (ap_const_logic_1 = stg_119_digitrec_update_knn_fu_334_min_distances_1_V_o_ap_vld))) then 
                knn_set_4_1_V_fu_106 <= stg_119_digitrec_update_knn_fu_334_min_distances_1_V_o;
            end if; 
        end if;
    end process;

    knn_set_5_0_V_fu_110_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0)))) then 
                knn_set_5_0_V_fu_110 <= ap_const_lv6_32;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond3_reg_856_pp0_iter1 = ap_const_lv1_0) and (ap_const_logic_1 = stg_120_digitrec_update_knn_fu_342_min_distances_0_V_o_ap_vld))) then 
                knn_set_5_0_V_fu_110 <= stg_120_digitrec_update_knn_fu_342_min_distances_0_V_o;
            end if; 
        end if;
    end process;

    knn_set_5_1_V_fu_114_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0)))) then 
                knn_set_5_1_V_fu_114 <= ap_const_lv6_32;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond3_reg_856_pp0_iter1 = ap_const_lv1_0) and (ap_const_logic_1 = stg_120_digitrec_update_knn_fu_342_min_distances_1_V_o_ap_vld))) then 
                knn_set_5_1_V_fu_114 <= stg_120_digitrec_update_knn_fu_342_min_distances_1_V_o;
            end if; 
        end if;
    end process;

    knn_set_6_0_V_fu_118_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0)))) then 
                knn_set_6_0_V_fu_118 <= ap_const_lv6_32;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond3_reg_856_pp0_iter1 = ap_const_lv1_0) and (ap_const_logic_1 = stg_121_digitrec_update_knn_fu_350_min_distances_0_V_o_ap_vld))) then 
                knn_set_6_0_V_fu_118 <= stg_121_digitrec_update_knn_fu_350_min_distances_0_V_o;
            end if; 
        end if;
    end process;

    knn_set_6_1_V_fu_122_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0)))) then 
                knn_set_6_1_V_fu_122 <= ap_const_lv6_32;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond3_reg_856_pp0_iter1 = ap_const_lv1_0) and (ap_const_logic_1 = stg_121_digitrec_update_knn_fu_350_min_distances_1_V_o_ap_vld))) then 
                knn_set_6_1_V_fu_122 <= stg_121_digitrec_update_knn_fu_350_min_distances_1_V_o;
            end if; 
        end if;
    end process;

    knn_set_7_0_V_fu_126_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0)))) then 
                knn_set_7_0_V_fu_126 <= ap_const_lv6_32;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond3_reg_856_pp0_iter1 = ap_const_lv1_0) and (ap_const_logic_1 = stg_122_digitrec_update_knn_fu_358_min_distances_0_V_o_ap_vld))) then 
                knn_set_7_0_V_fu_126 <= stg_122_digitrec_update_knn_fu_358_min_distances_0_V_o;
            end if; 
        end if;
    end process;

    knn_set_7_1_V_fu_130_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0)))) then 
                knn_set_7_1_V_fu_130 <= ap_const_lv6_32;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond3_reg_856_pp0_iter1 = ap_const_lv1_0) and (ap_const_logic_1 = stg_122_digitrec_update_knn_fu_358_min_distances_1_V_o_ap_vld))) then 
                knn_set_7_1_V_fu_130 <= stg_122_digitrec_update_knn_fu_358_min_distances_1_V_o;
            end if; 
        end if;
    end process;

    knn_set_8_0_V_fu_134_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0)))) then 
                knn_set_8_0_V_fu_134 <= ap_const_lv6_32;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond3_reg_856_pp0_iter1 = ap_const_lv1_0) and (ap_const_logic_1 = stg_123_digitrec_update_knn_fu_366_min_distances_0_V_o_ap_vld))) then 
                knn_set_8_0_V_fu_134 <= stg_123_digitrec_update_knn_fu_366_min_distances_0_V_o;
            end if; 
        end if;
    end process;

    knn_set_8_1_V_fu_138_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0)))) then 
                knn_set_8_1_V_fu_138 <= ap_const_lv6_32;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond3_reg_856_pp0_iter1 = ap_const_lv1_0) and (ap_const_logic_1 = stg_123_digitrec_update_knn_fu_366_min_distances_1_V_o_ap_vld))) then 
                knn_set_8_1_V_fu_138 <= stg_123_digitrec_update_knn_fu_366_min_distances_1_V_o;
            end if; 
        end if;
    end process;

    knn_set_9_0_V_fu_142_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0)))) then 
                knn_set_9_0_V_fu_142 <= ap_const_lv6_32;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond3_reg_856_pp0_iter1 = ap_const_lv1_0) and (ap_const_logic_1 = stg_124_digitrec_update_knn_fu_374_min_distances_0_V_o_ap_vld))) then 
                knn_set_9_0_V_fu_142 <= stg_124_digitrec_update_knn_fu_374_min_distances_0_V_o;
            end if; 
        end if;
    end process;

    knn_set_9_1_V_fu_146_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0)))) then 
                knn_set_9_1_V_fu_146 <= ap_const_lv6_32;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_reg_ppstg_exitcond3_reg_856_pp0_iter1 = ap_const_lv1_0) and (ap_const_logic_1 = stg_124_digitrec_update_knn_fu_374_min_distances_1_V_o_ap_vld))) then 
                knn_set_9_1_V_fu_146 <= stg_124_digitrec_update_knn_fu_374_min_distances_1_V_o;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1)) then
                ap_reg_ppstg_exitcond3_reg_856_pp0_iter1 <= exitcond3_reg_856;
                exitcond3_reg_856 <= exitcond3_fu_482_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond3_reg_856 = ap_const_lv1_0))) then
                training_data_V_load_1_reg_920 <= training_data_V_q1;
                training_data_V_load_2_reg_925 <= training_data_V_q2;
                training_data_V_load_3_reg_930 <= training_data_V_q3;
                training_data_V_load_4_reg_935 <= training_data_V_q4;
                training_data_V_load_5_reg_940 <= training_data_V_q5;
                training_data_V_load_6_reg_945 <= training_data_V_q6;
                training_data_V_load_7_reg_950 <= training_data_V_q7;
                training_data_V_load_8_reg_955 <= training_data_V_q8;
                training_data_V_load_9_reg_960 <= training_data_V_q9;
                training_data_V_load_reg_915 <= training_data_V_q0;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, exitcond3_fu_482_p2, ap_reg_ppiten_pp0_it0, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it2, grp_digitrec_knn_vote_fu_278_ap_done)
    begin
        case ap_CS_fsm is
            when ap_ST_st1_fsm_0 => 
                if (not((ap_start = ap_const_logic_0))) then
                    ap_NS_fsm <= ap_ST_pp0_stg0_fsm_1;
                else
                    ap_NS_fsm <= ap_ST_st1_fsm_0;
                end if;
            when ap_ST_pp0_stg0_fsm_1 => 
                if ((not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it1)))) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not((exitcond3_fu_482_p2 = ap_const_lv1_0)) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it1)))))) then
                    ap_NS_fsm <= ap_ST_pp0_stg0_fsm_1;
                elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not((exitcond3_fu_482_p2 = ap_const_lv1_0)) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it1)))) then
                    ap_NS_fsm <= ap_ST_st5_fsm_2;
                else
                    ap_NS_fsm <= ap_ST_st5_fsm_2;
                end if;
            when ap_ST_st5_fsm_2 => 
                ap_NS_fsm <= ap_ST_st6_fsm_3;
            when ap_ST_st6_fsm_3 => 
                if (not((ap_const_logic_0 = grp_digitrec_knn_vote_fu_278_ap_done))) then
                    ap_NS_fsm <= ap_ST_st1_fsm_0;
                else
                    ap_NS_fsm <= ap_ST_st6_fsm_3;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXX";
        end case;
    end process;

    ap_done_assign_proc : process(grp_digitrec_knn_vote_fu_278_ap_done, ap_sig_cseq_ST_st6_fsm_3)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_3) and not((ap_const_logic_0 = grp_digitrec_knn_vote_fu_278_ap_done)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_sig_cseq_ST_st1_fsm_0)
    begin
        if (((ap_const_logic_0 = ap_start) and (ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(grp_digitrec_knn_vote_fu_278_ap_done, ap_sig_cseq_ST_st6_fsm_3)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_3) and not((ap_const_logic_0 = grp_digitrec_knn_vote_fu_278_ap_done)))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    ap_return <= grp_digitrec_knn_vote_fu_278_ap_return;

    ap_sig_141_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_141 <= (ap_const_lv1_1 = ap_CS_fsm(2 downto 2));
    end process;


    ap_sig_19_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_19 <= (ap_CS_fsm(0 downto 0) = ap_const_lv1_1);
    end process;


    ap_sig_312_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_312 <= (ap_const_lv1_1 = ap_CS_fsm(3 downto 3));
    end process;


    ap_sig_85_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_85 <= (ap_const_lv1_1 = ap_CS_fsm(1 downto 1));
    end process;


    ap_sig_cseq_ST_pp0_stg0_fsm_1_assign_proc : process(ap_sig_85)
    begin
        if (ap_sig_85) then 
            ap_sig_cseq_ST_pp0_stg0_fsm_1 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_pp0_stg0_fsm_1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st1_fsm_0_assign_proc : process(ap_sig_19)
    begin
        if (ap_sig_19) then 
            ap_sig_cseq_ST_st1_fsm_0 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st1_fsm_0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st5_fsm_2_assign_proc : process(ap_sig_141)
    begin
        if (ap_sig_141) then 
            ap_sig_cseq_ST_st5_fsm_2 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st5_fsm_2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st6_fsm_3_assign_proc : process(ap_sig_312)
    begin
        if (ap_sig_312) then 
            ap_sig_cseq_ST_st6_fsm_3 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st6_fsm_3 <= ap_const_logic_0;
        end if; 
    end process;

    exitcond3_fu_482_p2 <= "1" when (i4_reg_267 = ap_const_lv11_708) else "0";
    grp_digitrec_knn_vote_fu_278_ap_start <= ap_reg_grp_digitrec_knn_vote_fu_278_ap_start;
    i4_cast3_cast7_fu_502_p1 <= std_logic_vector(resize(unsigned(i4_reg_267),12));
    i4_cast3_cast_fu_506_p1 <= std_logic_vector(resize(unsigned(i4_reg_267),13));
    i4_cast3_fu_498_p1 <= std_logic_vector(resize(unsigned(i4_reg_267),14));
    i4_cast4_fu_494_p1 <= std_logic_vector(resize(unsigned(i4_reg_267),15));
    i_fu_488_p2 <= std_logic_vector(unsigned(i4_reg_267) + unsigned(ap_const_lv11_1));
    tmp_2_1_fu_515_p2 <= std_logic_vector(unsigned(i4_cast3_cast7_fu_502_p1) + unsigned(ap_const_lv12_708));
    tmp_2_2_fu_526_p2 <= std_logic_vector(unsigned(i4_cast3_cast_fu_506_p1) + unsigned(ap_const_lv13_E10));
    tmp_2_3_fu_537_p2 <= std_logic_vector(unsigned(i4_cast3_cast_fu_506_p1) + unsigned(ap_const_lv13_1518));
    tmp_2_4_fu_548_p2 <= std_logic_vector(unsigned(i4_cast3_fu_498_p1) + unsigned(ap_const_lv14_1C20));
    tmp_2_5_fu_559_p2 <= std_logic_vector(unsigned(i4_cast3_fu_498_p1) + unsigned(ap_const_lv14_2328));
    tmp_2_6_fu_570_p2 <= std_logic_vector(unsigned(i4_cast3_fu_498_p1) + unsigned(ap_const_lv14_2A30));
        tmp_2_7_cast6_fu_587_p1 <= std_logic_vector(resize(signed(tmp_2_7_fu_581_p2),14));

    tmp_2_7_fu_581_p2 <= std_logic_vector(unsigned(i4_cast3_cast_fu_506_p1) + unsigned(ap_const_lv13_1138));
        tmp_2_8_cast5_fu_602_p1 <= std_logic_vector(resize(signed(tmp_2_8_fu_596_p2),14));

    tmp_2_8_fu_596_p2 <= std_logic_vector(unsigned(i4_cast3_cast7_fu_502_p1) + unsigned(ap_const_lv12_840));
    tmp_2_9_fu_611_p2 <= std_logic_vector(unsigned(i4_cast4_fu_494_p1) + unsigned(ap_const_lv15_3F48));
    tmp_3_1_fu_521_p1 <= std_logic_vector(resize(unsigned(tmp_2_1_fu_515_p2),64));
    tmp_3_2_fu_532_p1 <= std_logic_vector(resize(unsigned(tmp_2_2_fu_526_p2),64));
    tmp_3_3_fu_543_p1 <= std_logic_vector(resize(unsigned(tmp_2_3_fu_537_p2),64));
    tmp_3_4_fu_554_p1 <= std_logic_vector(resize(unsigned(tmp_2_4_fu_548_p2),64));
    tmp_3_5_fu_565_p1 <= std_logic_vector(resize(unsigned(tmp_2_5_fu_559_p2),64));
    tmp_3_6_fu_576_p1 <= std_logic_vector(resize(unsigned(tmp_2_6_fu_570_p2),64));
    tmp_3_7_fu_591_p1 <= std_logic_vector(resize(unsigned(tmp_2_7_cast6_fu_587_p1),64));
    tmp_3_8_fu_606_p1 <= std_logic_vector(resize(unsigned(tmp_2_8_cast5_fu_602_p1),64));
    tmp_3_9_fu_617_p1 <= std_logic_vector(resize(unsigned(tmp_2_9_fu_611_p2),64));
    tmp_3_fu_510_p1 <= std_logic_vector(resize(unsigned(i4_reg_267),64));
    training_data_V_address0 <= tmp_3_fu_510_p1(15 - 1 downto 0);
    training_data_V_address1 <= tmp_3_1_fu_521_p1(15 - 1 downto 0);
    training_data_V_address2 <= tmp_3_2_fu_532_p1(15 - 1 downto 0);
    training_data_V_address3 <= tmp_3_3_fu_543_p1(15 - 1 downto 0);
    training_data_V_address4 <= tmp_3_4_fu_554_p1(15 - 1 downto 0);
    training_data_V_address5 <= tmp_3_5_fu_565_p1(15 - 1 downto 0);
    training_data_V_address6 <= tmp_3_6_fu_576_p1(15 - 1 downto 0);
    training_data_V_address7 <= tmp_3_7_fu_591_p1(15 - 1 downto 0);
    training_data_V_address8 <= tmp_3_8_fu_606_p1(15 - 1 downto 0);
    training_data_V_address9 <= tmp_3_9_fu_617_p1(15 - 1 downto 0);

    training_data_V_ce0_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it0)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0))) then 
            training_data_V_ce0 <= ap_const_logic_1;
        else 
            training_data_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    training_data_V_ce1_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it0)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0))) then 
            training_data_V_ce1 <= ap_const_logic_1;
        else 
            training_data_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    training_data_V_ce2_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it0)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0))) then 
            training_data_V_ce2 <= ap_const_logic_1;
        else 
            training_data_V_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    training_data_V_ce3_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it0)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0))) then 
            training_data_V_ce3 <= ap_const_logic_1;
        else 
            training_data_V_ce3 <= ap_const_logic_0;
        end if; 
    end process;


    training_data_V_ce4_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it0)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0))) then 
            training_data_V_ce4 <= ap_const_logic_1;
        else 
            training_data_V_ce4 <= ap_const_logic_0;
        end if; 
    end process;


    training_data_V_ce5_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it0)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0))) then 
            training_data_V_ce5 <= ap_const_logic_1;
        else 
            training_data_V_ce5 <= ap_const_logic_0;
        end if; 
    end process;


    training_data_V_ce6_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it0)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0))) then 
            training_data_V_ce6 <= ap_const_logic_1;
        else 
            training_data_V_ce6 <= ap_const_logic_0;
        end if; 
    end process;


    training_data_V_ce7_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it0)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0))) then 
            training_data_V_ce7 <= ap_const_logic_1;
        else 
            training_data_V_ce7 <= ap_const_logic_0;
        end if; 
    end process;


    training_data_V_ce8_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it0)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0))) then 
            training_data_V_ce8 <= ap_const_logic_1;
        else 
            training_data_V_ce8 <= ap_const_logic_0;
        end if; 
    end process;


    training_data_V_ce9_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it0)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0))) then 
            training_data_V_ce9 <= ap_const_logic_1;
        else 
            training_data_V_ce9 <= ap_const_logic_0;
        end if; 
    end process;

end behav;
