#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Jun 24 20:09:26 2021
# Process ID: 19184
# Current directory: D:/ISE/2020/OExp04/OExp04-IP2SOC08
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent26564 D:\ISE\2020\OExp04\OExp04-IP2SOC08\OExp04-IP2SOC.xpr
# Log file: D:/ISE/2020/OExp04/OExp04-IP2SOC08/vivado.log
# Journal file: D:/ISE/2020/OExp04/OExp04-IP2SOC08\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/ISE/2020/OExp04/OExp04-IP2SOC08/OExp04-IP2SOC.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ISE/2020/OExp04/OExp04-IP2SOC08/IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 1064.000 ; gain = 0.000
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [BD 41-1662] The design 'CSSTE.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/U9/readn
/U1/MIO_ready

Wrote  : <D:/ISE/2020/OExp04/OExp04-IP2SOC08/OExp04-IP2SOC.srcs/sources_1/bd/CSSTE/ui/bd_a9a878b4.ui> 
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/U2/a'(6) to pin '/PC11_2/Dout'(10) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/U5/data2'(32) to pin '/U2/spo'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/U1/inst_in'(32) to pin '/U2/spo'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/U11/inst'(32) to pin '/U2/spo'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : D:/ISE/2020/OExp04/OExp04-IP2SOC08/OExp04-IP2SOC.srcs/sources_1/bd/CSSTE/synth/CSSTE.v
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/U2/a'(6) to pin '/PC11_2/Dout'(10) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/U5/data2'(32) to pin '/U2/spo'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/U1/inst_in'(32) to pin '/U2/spo'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/U11/inst'(32) to pin '/U2/spo'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : D:/ISE/2020/OExp04/OExp04-IP2SOC08/OExp04-IP2SOC.srcs/sources_1/bd/CSSTE/sim/CSSTE.v
VHDL Output written to : D:/ISE/2020/OExp04/OExp04-IP2SOC08/OExp04-IP2SOC.srcs/sources_1/bd/CSSTE/hdl/CSSTE_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block U2 .
Exporting to file D:/ISE/2020/OExp04/OExp04-IP2SOC08/OExp04-IP2SOC.srcs/sources_1/bd/CSSTE/hw_handoff/CSSTE.hwh
Generated Block Design Tcl file D:/ISE/2020/OExp04/OExp04-IP2SOC08/OExp04-IP2SOC.srcs/sources_1/bd/CSSTE/hw_handoff/CSSTE_bd.tcl
Generated Hardware Definition File D:/ISE/2020/OExp04/OExp04-IP2SOC08/OExp04-IP2SOC.srcs/sources_1/bd/CSSTE/synth/CSSTE.hwdef
[Thu Jun 24 20:11:58 2021] Launched synth_1...
Run output will be captured here: D:/ISE/2020/OExp04/OExp04-IP2SOC08/OExp04-IP2SOC.runs/synth_1/runme.log
[Thu Jun 24 20:11:58 2021] Launched impl_1...
Run output will be captured here: D:/ISE/2020/OExp04/OExp04-IP2SOC08/OExp04-IP2SOC.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 1202.414 ; gain = 138.414
open_hw_manager
open_hw_manager: Time (s): cpu = 00:00:06 ; elapsed = 00:00:21 . Memory (MB): peak = 1216.320 ; gain = 0.246
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 04 2020-05:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 1232.633 ; gain = 16.313
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/201706300081
open_hw_target: Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 2811.066 ; gain = 1578.434
set_property PROGRAM.FILE {D:\ISE\vivado\lab4_teacher\OExp04-IP2SOC06\OExp04-IP2SOC.runs\impl_1\CSSTE_wrapper.bit} [get_hw_devices xc7k160t_0]
current_hw_device [get_hw_devices xc7k160t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7k160t_0] 0]
INFO: [Labtools 27-1434] Device xc7k160t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property PROGRAM.FILE {D:/ISE/vivado/lab4_teacher/OExp04-IP2SOC06/OExp04-IP2SOC.runs/impl_1/CSSTE_wrapper.bit} [get_hw_devices xc7k160t_0]
program_hw_devices [get_hw_devices xc7k160t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2811.066 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7k160t_0] 0]
INFO: [Labtools 27-1434] Device xc7k160t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
open_bd_design {D:/ISE/2020/OExp04/OExp04-IP2SOC08/OExp04-IP2SOC.srcs/sources_1/bd/CSSTE/CSSTE.bd}
Reading block design file <D:/ISE/2020/OExp04/OExp04-IP2SOC08/OExp04-IP2SOC.srcs/sources_1/bd/CSSTE/CSSTE.bd>...
Adding component instance block -- xilinx.com:user:clk_div:1.0 - U8
Adding component instance block -- xilinx.com:user:SSeg7_Dev:1.0 - U6
Adding component instance block -- xilinx.com:user:Counter_x:1.0 - U10
Adding component instance block -- xilinx.com:user:MIO_BUS:1.0 - U4
Adding component instance block -- xilinx.com:user:Multi_8CH32:1.0 - U5
Adding component instance block -- xilinx.com:user:SAnti_jitter:1.0 - U9
Adding component instance block -- xilinx.com:user:SPIO:1.0 - U7
Adding component instance block -- xilinx.com:user:SCPU:1.0 - U1
Adding component instance block -- xilinx.com:user:VGA:1.0 - U11
Adding component instance block -- xilinx.com:ip:dist_mem_gen:8.0 - U2
Adding component instance block -- xilinx.com:ip:dist_mem_gen:8.0 - dist_mem_gen_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - div1
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - div25
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - sw0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - BTN_Y0
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_1
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - div31_31
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_1
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - b64_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - b2_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - sw2
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - sw8
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - PC11_2
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - div6
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - div9
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - div11
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - sw7_5
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - PC31_2
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - div20
Successfully read diagram <CSSTE> from block design file <D:/ISE/2020/OExp04/OExp04-IP2SOC08/OExp04-IP2SOC.srcs/sources_1/bd/CSSTE/CSSTE.bd>
open_bd_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 2841.566 ; gain = 0.000
close_project
close_project: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 2888.477 ; gain = 0.000
open_project D:/ISE/2020/OExp05/CSSTE_hazardsuc/SOC_NEW.xpr
INFO: [Project 1-313] Project file moved from 'D:/ISE/2020/OExp05/CSSTE_hazard01' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ISE/2020/OExp05/CSSTE_hazardsuc/IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 2889.527 ; gain = 1.051
update_compile_order -fileset sources_1
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 04 2020-05:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 2889.527 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/201706300081
set_property PROGRAM.FILE {D:/ISE/2020/OExp05/CSSTE_hazardsuc/SOC_NEW.runs/impl_1/CSSTE_wrapper.bit} [get_hw_devices xc7k160t_0]
current_hw_device [get_hw_devices xc7k160t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7k160t_0] 0]
INFO: [Labtools 27-1434] Device xc7k160t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k160t_0]
set_property PROGRAM.FILE {D:/ISE/2020/OExp05/CSSTE_hazardsuc/SOC_NEW.runs/impl_1/CSSTE_wrapper.bit} [get_hw_devices xc7k160t_0]
program_hw_devices [get_hw_devices xc7k160t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2892.277 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7k160t_0] 0]
INFO: [Labtools 27-1434] Device xc7k160t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
open_bd_design {D:/ISE/2020/OExp05/CSSTE_hazardsuc/SOC_NEW.srcs/sources_1/bd/SCPU_SIM/SCPU_SIM.bd}
Reading block design file <D:/ISE/2020/OExp05/CSSTE_hazardsuc/SOC_NEW.srcs/sources_1/bd/SCPU_SIM/SCPU_SIM.bd>...
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - PC_11_2
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - Addr_11_2
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - CLK_Not
Adding component instance block -- xilinx.com:ip:dist_mem_gen:8.0 - ROM
Adding component instance block -- xilinx.com:ip:dist_mem_gen:8.0 - RAM
Adding component instance block -- xilinx.com:user:Pipeline_CPU:1.0 - Pipeline_CPU_0
Successfully read diagram <SCPU_SIM> from block design file <D:/ISE/2020/OExp05/CSSTE_hazardsuc/SOC_NEW.srcs/sources_1/bd/SCPU_SIM/SCPU_SIM.bd>
open_bd_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 2894.242 ; gain = 1.965
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jun 24 20:46:25 2021...
