<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <title>New src/hotspot/cpu/x86/nativeInst_x86.cpp</title>
    <link rel="stylesheet" href="../../../../style.css" />
  </head>
  <body>
    <pre>
  1 /*
  2  * Copyright (c) 1997, 2018, Oracle and/or its affiliates. All rights reserved.
  3  * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
  4  *
  5  * This code is free software; you can redistribute it and/or modify it
  6  * under the terms of the GNU General Public License version 2 only, as
  7  * published by the Free Software Foundation.
  8  *
  9  * This code is distributed in the hope that it will be useful, but WITHOUT
 10  * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
 11  * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
 12  * version 2 for more details (a copy is included in the LICENSE file that
 13  * accompanied this code).
 14  *
 15  * You should have received a copy of the GNU General Public License version
 16  * 2 along with this work; if not, write to the Free Software Foundation,
 17  * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
 18  *
 19  * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
 20  * or visit www.oracle.com if you need additional information or have any
 21  * questions.
 22  *
 23  */
 24 
 25 #include &quot;precompiled.hpp&quot;
 26 #include &quot;asm/macroAssembler.hpp&quot;
 27 #include &quot;code/compiledIC.hpp&quot;
 28 #include &quot;memory/resourceArea.hpp&quot;
 29 #include &quot;nativeInst_x86.hpp&quot;
 30 #include &quot;oops/oop.inline.hpp&quot;
 31 #include &quot;runtime/handles.hpp&quot;
 32 #include &quot;runtime/sharedRuntime.hpp&quot;
 33 #include &quot;runtime/stubRoutines.hpp&quot;
 34 #include &quot;utilities/ostream.hpp&quot;
 35 #ifdef COMPILER1
 36 #include &quot;c1/c1_Runtime1.hpp&quot;
 37 #endif
 38 
 39 void NativeInstruction::wrote(int offset) {
 40   ICache::invalidate_word(addr_at(offset));
 41 }
 42 
 43 #ifdef ASSERT
 44 void NativeLoadGot::report_and_fail() const {
 45   tty-&gt;print_cr(&quot;Addr: &quot; INTPTR_FORMAT &quot; Code: %x %x %x&quot;, p2i(instruction_address()),
 46                   (has_rex ? ubyte_at(0) : 0), ubyte_at(rex_size), ubyte_at(rex_size + 1));
 47   fatal(&quot;not a indirect rip mov to rbx&quot;);
 48 }
 49 
 50 void NativeLoadGot::verify() const {
 51   if (has_rex) {
 52     int rex = ubyte_at(0);
 53     if (rex != rex_prefix &amp;&amp; rex != rex_b_prefix) {
 54       report_and_fail();
 55     }
 56   }
 57 
 58   int inst = ubyte_at(rex_size);
 59   if (inst != instruction_code) {
 60     report_and_fail();
 61   }
 62   int modrm = ubyte_at(rex_size + 1);
 63   if (modrm != modrm_rbx_code &amp;&amp; modrm != modrm_rax_code) {
 64     report_and_fail();
 65   }
 66 }
 67 #endif
 68 
 69 intptr_t NativeLoadGot::data() const {
 70   return *(intptr_t *) got_address();
 71 }
 72 
 73 address NativePltCall::destination() const {
 74   NativeGotJump* jump = nativeGotJump_at(plt_jump());
 75   return jump-&gt;destination();
 76 }
 77 
 78 address NativePltCall::plt_entry() const {
 79   return return_address() + displacement();
 80 }
 81 
 82 address NativePltCall::plt_jump() const {
 83   address entry = plt_entry();
 84   // Virtual PLT code has move instruction first
 85   if (((NativeGotJump*)entry)-&gt;is_GotJump()) {
 86     return entry;
 87   } else {
 88     return nativeLoadGot_at(entry)-&gt;next_instruction_address();
 89   }
 90 }
 91 
 92 address NativePltCall::plt_load_got() const {
 93   address entry = plt_entry();
 94   if (!((NativeGotJump*)entry)-&gt;is_GotJump()) {
 95     // Virtual PLT code has move instruction first
 96     return entry;
 97   } else {
 98     // Static PLT code has move instruction second (from c2i stub)
 99     return nativeGotJump_at(entry)-&gt;next_instruction_address();
100   }
101 }
102 
103 address NativePltCall::plt_c2i_stub() const {
104   address entry = plt_load_got();
105   // This method should be called only for static calls which has C2I stub.
106   NativeLoadGot* load = nativeLoadGot_at(entry);
107   return entry;
108 }
109 
110 address NativePltCall::plt_resolve_call() const {
111   NativeGotJump* jump = nativeGotJump_at(plt_jump());
112   address entry = jump-&gt;next_instruction_address();
113   if (((NativeGotJump*)entry)-&gt;is_GotJump()) {
114     return entry;
115   } else {
116     // c2i stub 2 instructions
117     entry = nativeLoadGot_at(entry)-&gt;next_instruction_address();
118     return nativeGotJump_at(entry)-&gt;next_instruction_address();
119   }
120 }
121 
122 void NativePltCall::reset_to_plt_resolve_call() {
123   set_destination_mt_safe(plt_resolve_call());
124 }
125 
126 void NativePltCall::set_destination_mt_safe(address dest) {
127   // rewriting the value in the GOT, it should always be aligned
128   NativeGotJump* jump = nativeGotJump_at(plt_jump());
129   address* got = (address *) jump-&gt;got_address();
130   *got = dest;
131 }
132 
133 void NativePltCall::set_stub_to_clean() {
134   NativeLoadGot* method_loader = nativeLoadGot_at(plt_c2i_stub());
135   NativeGotJump* jump          = nativeGotJump_at(method_loader-&gt;next_instruction_address());
136   method_loader-&gt;set_data(0);
137   jump-&gt;set_jump_destination((address)-1);
138 }
139 
140 void NativePltCall::verify() const {
141   // Make sure code pattern is actually a call rip+off32 instruction.
142   int inst = ubyte_at(0);
143   if (inst != instruction_code) {
144     tty-&gt;print_cr(&quot;Addr: &quot; INTPTR_FORMAT &quot; Code: 0x%x&quot;, p2i(instruction_address()),
145                                                         inst);
146     fatal(&quot;not a call rip+off32&quot;);
147   }
148 }
149 
150 address NativeGotJump::destination() const {
151   address *got_entry = (address *) got_address();
152   return *got_entry;
153 }
154 
155 #ifdef ASSERT
156 void NativeGotJump::report_and_fail() const {
157   tty-&gt;print_cr(&quot;Addr: &quot; INTPTR_FORMAT &quot; Code: %x %x %x&quot;, p2i(instruction_address()),
158                  (has_rex() ? ubyte_at(0) : 0), ubyte_at(rex_size()), ubyte_at(rex_size() + 1));
159   fatal(&quot;not a indirect rip jump&quot;);
160 }
161 
162 void NativeGotJump::verify() const {
163   if (has_rex()) {
164     int rex = ubyte_at(0);
165     if (rex != rex_prefix) {
166       report_and_fail();
167     }
168   }
169   int inst = ubyte_at(rex_size());
170   if (inst != instruction_code) {
171     report_and_fail();
172   }
173   int modrm = ubyte_at(rex_size() + 1);
174   if (modrm != modrm_code) {
175     report_and_fail();
176   }
177 }
178 #endif
179 
180 void NativeCall::verify() {
181   // Make sure code pattern is actually a call imm32 instruction.
182   int inst = ubyte_at(0);
183   if (inst != instruction_code) {
184     tty-&gt;print_cr(&quot;Addr: &quot; INTPTR_FORMAT &quot; Code: 0x%x&quot;, p2i(instruction_address()),
185                                                         inst);
186     fatal(&quot;not a call disp32&quot;);
187   }
188 }
189 
190 address NativeCall::destination() const {
191   // Getting the destination of a call isn&#39;t safe because that call can
192   // be getting patched while you&#39;re calling this.  There&#39;s only special
193   // places where this can be called but not automatically verifiable by
194   // checking which locks are held.  The solution is true atomic patching
195   // on x86, nyi.
196   return return_address() + displacement();
197 }
198 
199 void NativeCall::print() {
200   tty-&gt;print_cr(PTR_FORMAT &quot;: call &quot; PTR_FORMAT,
201                 p2i(instruction_address()), p2i(destination()));
202 }
203 
204 // Inserts a native call instruction at a given pc
205 void NativeCall::insert(address code_pos, address entry) {
206   intptr_t disp = (intptr_t)entry - ((intptr_t)code_pos + 1 + 4);
207 #ifdef AMD64
208   guarantee(disp == (intptr_t)(jint)disp, &quot;must be 32-bit offset&quot;);
209 #endif // AMD64
210   *code_pos = instruction_code;
211   *((int32_t *)(code_pos+1)) = (int32_t) disp;
212   ICache::invalidate_range(code_pos, instruction_size);
213 }
214 
215 // MT-safe patching of a call instruction.
216 // First patches first word of instruction to two jmp&#39;s that jmps to them
217 // selfs (spinlock). Then patches the last byte, and then atomicly replaces
218 // the jmp&#39;s with the first 4 byte of the new instruction.
219 void NativeCall::replace_mt_safe(address instr_addr, address code_buffer) {
220   assert(Patching_lock-&gt;is_locked() ||
221          SafepointSynchronize::is_at_safepoint(), &quot;concurrent code patching&quot;);
222   assert (instr_addr != NULL, &quot;illegal address for code patching&quot;);
223 
224   NativeCall* n_call =  nativeCall_at (instr_addr); // checking that it is a call
225   guarantee((intptr_t)instr_addr % BytesPerWord == 0, &quot;must be aligned&quot;);
226 
227   // First patch dummy jmp in place
228   unsigned char patch[4];
229   assert(sizeof(patch)==sizeof(jint), &quot;sanity check&quot;);
230   patch[0] = 0xEB;       // jmp rel8
231   patch[1] = 0xFE;       // jmp to self
232   patch[2] = 0xEB;
233   patch[3] = 0xFE;
234 
235   // First patch dummy jmp in place
236   *(jint*)instr_addr = *(jint *)patch;
237 
238   // Invalidate.  Opteron requires a flush after every write.
239   n_call-&gt;wrote(0);
240 
241   // Patch 4th byte
242   instr_addr[4] = code_buffer[4];
243 
244   n_call-&gt;wrote(4);
245 
246   // Patch bytes 0-3
247   *(jint*)instr_addr = *(jint *)code_buffer;
248 
249   n_call-&gt;wrote(0);
250 
251 #ifdef ASSERT
252    // verify patching
253    for ( int i = 0; i &lt; instruction_size; i++) {
254      address ptr = (address)((intptr_t)code_buffer + i);
255      int a_byte = (*ptr) &amp; 0xFF;
256      assert(*((address)((intptr_t)instr_addr + i)) == a_byte, &quot;mt safe patching failed&quot;);
257    }
258 #endif
259 
260 }
261 
262 
263 // Similar to replace_mt_safe, but just changes the destination.  The
264 // important thing is that free-running threads are able to execute this
265 // call instruction at all times.  If the displacement field is aligned
266 // we can simply rely on atomicity of 32-bit writes to make sure other threads
267 // will see no intermediate states.  Otherwise, the first two bytes of the
268 // call are guaranteed to be aligned, and can be atomically patched to a
269 // self-loop to guard the instruction while we change the other bytes.
270 
271 // We cannot rely on locks here, since the free-running threads must run at
272 // full speed.
273 //
274 // Used in the runtime linkage of calls; see class CompiledIC.
275 // (Cf. 4506997 and 4479829, where threads witnessed garbage displacements.)
276 void NativeCall::set_destination_mt_safe(address dest) {
277   debug_only(verify());
278   // Make sure patching code is locked.  No two threads can patch at the same
279   // time but one may be executing this code.
280   assert(Patching_lock-&gt;is_locked() || SafepointSynchronize::is_at_safepoint() ||
281          CompiledICLocker::is_safe(instruction_address()), &quot;concurrent code patching&quot;);
282   // Both C1 and C2 should now be generating code which aligns the patched address
283   // to be within a single cache line.
284   bool is_aligned = ((uintptr_t)displacement_address() + 0) / cache_line_size ==
285                     ((uintptr_t)displacement_address() + 3) / cache_line_size;
286 
287   guarantee(is_aligned, &quot;destination must be aligned&quot;);
288 
289   // The destination lies within a single cache line.
290   set_destination(dest);
291 }
292 
293 
294 void NativeMovConstReg::verify() {
295 #ifdef AMD64
296   // make sure code pattern is actually a mov reg64, imm64 instruction
297   if ((ubyte_at(0) != Assembler::REX_W &amp;&amp; ubyte_at(0) != Assembler::REX_WB) ||
298       (ubyte_at(1) &amp; (0xff ^ register_mask)) != 0xB8) {
299     print();
300     fatal(&quot;not a REX.W[B] mov reg64, imm64&quot;);
301   }
302 #else
303   // make sure code pattern is actually a mov reg, imm32 instruction
304   u_char test_byte = *(u_char*)instruction_address();
305   u_char test_byte_2 = test_byte &amp; ( 0xff ^ register_mask);
306   if (test_byte_2 != instruction_code) fatal(&quot;not a mov reg, imm32&quot;);
307 #endif // AMD64
308 }
309 
310 
311 void NativeMovConstReg::print() {
312   tty-&gt;print_cr(PTR_FORMAT &quot;: mov reg, &quot; INTPTR_FORMAT,
313                 p2i(instruction_address()), data());
314 }
315 
316 //-------------------------------------------------------------------
317 
318 int NativeMovRegMem::instruction_start() const {
319   int off = 0;
320   u_char instr_0 = ubyte_at(off);
321 
322   // See comment in Assembler::locate_operand() about VEX prefixes.
323   if (instr_0 == instruction_VEX_prefix_2bytes) {
324     assert((UseAVX &gt; 0), &quot;shouldn&#39;t have VEX prefix&quot;);
325     NOT_LP64(assert((0xC0 &amp; ubyte_at(1)) == 0xC0, &quot;shouldn&#39;t have LDS and LES instructions&quot;));
326     return 2;
327   }
328   if (instr_0 == instruction_VEX_prefix_3bytes) {
329     assert((UseAVX &gt; 0), &quot;shouldn&#39;t have VEX prefix&quot;);
330     NOT_LP64(assert((0xC0 &amp; ubyte_at(1)) == 0xC0, &quot;shouldn&#39;t have LDS and LES instructions&quot;));
331     return 3;
332   }
333   if (instr_0 == instruction_EVEX_prefix_4bytes) {
334     assert(VM_Version::supports_evex(), &quot;shouldn&#39;t have EVEX prefix&quot;);
335     return 4;
336   }
337 
338   // First check to see if we have a (prefixed or not) xor
339   if (instr_0 &gt;= instruction_prefix_wide_lo &amp;&amp; // 0x40
340       instr_0 &lt;= instruction_prefix_wide_hi) { // 0x4f
341     off++;
342     instr_0 = ubyte_at(off);
343   }
344 
345   if (instr_0 == instruction_code_xor) {
346     off += 2;
347     instr_0 = ubyte_at(off);
348   }
349 
350   // Now look for the real instruction and the many prefix/size specifiers.
351 
352   if (instr_0 == instruction_operandsize_prefix ) {  // 0x66
353     off++; // Not SSE instructions
354     instr_0 = ubyte_at(off);
355   }
356 
357   if ( instr_0 == instruction_code_xmm_ss_prefix || // 0xf3
358        instr_0 == instruction_code_xmm_sd_prefix) { // 0xf2
359     off++;
360     instr_0 = ubyte_at(off);
361   }
362 
363   if ( instr_0 &gt;= instruction_prefix_wide_lo &amp;&amp; // 0x40
364        instr_0 &lt;= instruction_prefix_wide_hi) { // 0x4f
365     off++;
366     instr_0 = ubyte_at(off);
367   }
368 
369 
370   if (instr_0 == instruction_extended_prefix ) {  // 0x0f
371     off++;
372   }
373 
374   return off;
375 }
376 
377 int NativeMovRegMem::patch_offset() const {
378   int off = data_offset + instruction_start();
379   u_char mod_rm = *(u_char*)(instruction_address() + 1);
380   // nnnn(r12|rsp) isn&#39;t coded as simple mod/rm since that is
381   // the encoding to use an SIB byte. Which will have the nnnn
382   // field off by one byte
383   if ((mod_rm &amp; 7) == 0x4) {
384     off++;
385   }
386   return off;
387 }
388 
389 void NativeMovRegMem::verify() {
390   // make sure code pattern is actually a mov [reg+offset], reg instruction
391   u_char test_byte = *(u_char*)instruction_address();
392   switch (test_byte) {
393     case instruction_code_reg2memb:  // 0x88 movb a, r
394     case instruction_code_reg2mem:   // 0x89 movl a, r (can be movq in 64bit)
395     case instruction_code_mem2regb:  // 0x8a movb r, a
396     case instruction_code_mem2reg:   // 0x8b movl r, a (can be movq in 64bit)
397       break;
398 
399     case instruction_code_mem2reg_movslq: // 0x63 movsql r, a
400     case instruction_code_mem2reg_movzxb: // 0xb6 movzbl r, a (movzxb)
401     case instruction_code_mem2reg_movzxw: // 0xb7 movzwl r, a (movzxw)
402     case instruction_code_mem2reg_movsxb: // 0xbe movsbl r, a (movsxb)
403     case instruction_code_mem2reg_movsxw: // 0xbf  movswl r, a (movsxw)
404       break;
405 
406     case instruction_code_float_s:   // 0xd9 fld_s a
407     case instruction_code_float_d:   // 0xdd fld_d a
408     case instruction_code_xmm_load:  // 0x10 movsd xmm, a
409     case instruction_code_xmm_store: // 0x11 movsd a, xmm
410     case instruction_code_xmm_lpd:   // 0x12 movlpd xmm, a
411       break;
412 
413     case instruction_code_lea:       // 0x8d lea r, a
414       break;
415 
416     default:
417           fatal (&quot;not a mov [reg+offs], reg instruction&quot;);
418   }
419 }
420 
421 
422 void NativeMovRegMem::print() {
423   tty-&gt;print_cr(PTR_FORMAT &quot;: mov reg, [reg + %x]&quot;, p2i(instruction_address()), offset());
424 }
425 
426 //-------------------------------------------------------------------
427 
428 void NativeLoadAddress::verify() {
429   // make sure code pattern is actually a mov [reg+offset], reg instruction
430   u_char test_byte = *(u_char*)instruction_address();
431 #ifdef _LP64
432   if ( (test_byte == instruction_prefix_wide ||
433         test_byte == instruction_prefix_wide_extended) ) {
434     test_byte = *(u_char*)(instruction_address() + 1);
435   }
436 #endif // _LP64
437   if ( ! ((test_byte == lea_instruction_code)
438           LP64_ONLY(|| (test_byte == mov64_instruction_code) ))) {
439     fatal (&quot;not a lea reg, [reg+offs] instruction&quot;);
440   }
441 }
442 
443 
444 void NativeLoadAddress::print() {
445   tty-&gt;print_cr(PTR_FORMAT &quot;: lea [reg + %x], reg&quot;, p2i(instruction_address()), offset());
446 }
447 
448 //--------------------------------------------------------------------------------
449 
450 void NativeJump::verify() {
451   if (*(u_char*)instruction_address() != instruction_code) {
452     // far jump
453     NativeMovConstReg* mov = nativeMovConstReg_at(instruction_address());
454     NativeInstruction* jmp = nativeInstruction_at(mov-&gt;next_instruction_address());
455     if (!jmp-&gt;is_jump_reg()) {
456       fatal(&quot;not a jump instruction&quot;);
457     }
458   }
459 }
460 
461 
462 void NativeJump::insert(address code_pos, address entry) {
463   intptr_t disp = (intptr_t)entry - ((intptr_t)code_pos + 1 + 4);
464 #ifdef AMD64
465   guarantee(disp == (intptr_t)(int32_t)disp, &quot;must be 32-bit offset&quot;);
466 #endif // AMD64
467 
468   *code_pos = instruction_code;
469   *((int32_t*)(code_pos + 1)) = (int32_t)disp;
470 
471   ICache::invalidate_range(code_pos, instruction_size);
472 }
473 
474 void NativeJump::check_verified_entry_alignment(address entry, address verified_entry) {
475   // Patching to not_entrant can happen while activations of the method are
476   // in use. The patching in that instance must happen only when certain
477   // alignment restrictions are true. These guarantees check those
478   // conditions.
479 #ifdef AMD64
480   const int linesize = 64;
481 #else
482   const int linesize = 32;
483 #endif // AMD64
484 
485   // Must be wordSize aligned
486   guarantee(((uintptr_t) verified_entry &amp; (wordSize -1)) == 0,
487             &quot;illegal address for code patching 2&quot;);
488   // First 5 bytes must be within the same cache line - 4827828
489   guarantee((uintptr_t) verified_entry / linesize ==
490             ((uintptr_t) verified_entry + 4) / linesize,
491             &quot;illegal address for code patching 3&quot;);
492 }
493 
494 
495 // MT safe inserting of a jump over an unknown instruction sequence (used by nmethod::makeZombie)
496 // The problem: jmp &lt;dest&gt; is a 5-byte instruction. Atomical write can be only with 4 bytes.
497 // First patches the first word atomically to be a jump to itself.
498 // Then patches the last byte  and then atomically patches the first word (4-bytes),
499 // thus inserting the desired jump
500 // This code is mt-safe with the following conditions: entry point is 4 byte aligned,
501 // entry point is in same cache line as unverified entry point, and the instruction being
502 // patched is &gt;= 5 byte (size of patch).
503 //
504 // In C2 the 5+ byte sized instruction is enforced by code in MachPrologNode::emit.
505 // In C1 the restriction is enforced by CodeEmitter::method_entry
506 // In JVMCI, the restriction is enforced by HotSpotFrameContext.enter(...)
507 //
508 void NativeJump::patch_verified_entry(address entry, address verified_entry, address dest) {
509   // complete jump instruction (to be inserted) is in code_buffer;
510   unsigned char code_buffer[5];
511   code_buffer[0] = instruction_code;
512   intptr_t disp = (intptr_t)dest - ((intptr_t)verified_entry + 1 + 4);
513 #ifdef AMD64
514   guarantee(disp == (intptr_t)(int32_t)disp, &quot;must be 32-bit offset&quot;);
515 #endif // AMD64
516   *(int32_t*)(code_buffer + 1) = (int32_t)disp;
517 
518   check_verified_entry_alignment(entry, verified_entry);
519 
520   // Can&#39;t call nativeJump_at() because it&#39;s asserts jump exists
521   NativeJump* n_jump = (NativeJump*) verified_entry;
522 
523   //First patch dummy jmp in place
524 
525   unsigned char patch[4];
526   assert(sizeof(patch)==sizeof(int32_t), &quot;sanity check&quot;);
527   patch[0] = 0xEB;       // jmp rel8
528   patch[1] = 0xFE;       // jmp to self
529   patch[2] = 0xEB;
530   patch[3] = 0xFE;
531 
532   // First patch dummy jmp in place
533   *(int32_t*)verified_entry = *(int32_t *)patch;
534 
535   n_jump-&gt;wrote(0);
536 
537   // Patch 5th byte (from jump instruction)
538   verified_entry[4] = code_buffer[4];
539 
540   n_jump-&gt;wrote(4);
541 
542   // Patch bytes 0-3 (from jump instruction)
543   *(int32_t*)verified_entry = *(int32_t *)code_buffer;
544   // Invalidate.  Opteron requires a flush after every write.
545   n_jump-&gt;wrote(0);
546 
547 }
548 
549 address NativeFarJump::jump_destination() const          {
550   NativeMovConstReg* mov = nativeMovConstReg_at(addr_at(0));
551   return (address)mov-&gt;data();
552 }
553 
554 void NativeFarJump::verify() {
555   if (is_far_jump()) {
556     NativeMovConstReg* mov = nativeMovConstReg_at(addr_at(0));
557     NativeInstruction* jmp = nativeInstruction_at(mov-&gt;next_instruction_address());
558     if (jmp-&gt;is_jump_reg()) return;
559   }
560   fatal(&quot;not a jump instruction&quot;);
561 }
562 
563 void NativePopReg::insert(address code_pos, Register reg) {
564   assert(reg-&gt;encoding() &lt; 8, &quot;no space for REX&quot;);
565   assert(NativePopReg::instruction_size == sizeof(char), &quot;right address unit for update&quot;);
566   *code_pos = (u_char)(instruction_code | reg-&gt;encoding());
567   ICache::invalidate_range(code_pos, instruction_size);
568 }
569 
570 
571 void NativeIllegalInstruction::insert(address code_pos) {
572   assert(NativeIllegalInstruction::instruction_size == sizeof(short), &quot;right address unit for update&quot;);
573   *(short *)code_pos = instruction_code;
574   ICache::invalidate_range(code_pos, instruction_size);
575 }
576 
577 void NativeGeneralJump::verify() {
578   assert(((NativeInstruction *)this)-&gt;is_jump() ||
579          ((NativeInstruction *)this)-&gt;is_cond_jump(), &quot;not a general jump instruction&quot;);
580 }
581 
582 
583 void NativeGeneralJump::insert_unconditional(address code_pos, address entry) {
584   intptr_t disp = (intptr_t)entry - ((intptr_t)code_pos + 1 + 4);
585 #ifdef AMD64
586   guarantee(disp == (intptr_t)(int32_t)disp, &quot;must be 32-bit offset&quot;);
587 #endif // AMD64
588 
589   *code_pos = unconditional_long_jump;
590   *((int32_t *)(code_pos+1)) = (int32_t) disp;
591   ICache::invalidate_range(code_pos, instruction_size);
592 }
593 
594 
595 // MT-safe patching of a long jump instruction.
596 // First patches first word of instruction to two jmp&#39;s that jmps to them
597 // selfs (spinlock). Then patches the last byte, and then atomicly replaces
598 // the jmp&#39;s with the first 4 byte of the new instruction.
599 void NativeGeneralJump::replace_mt_safe(address instr_addr, address code_buffer) {
600    assert (instr_addr != NULL, &quot;illegal address for code patching (4)&quot;);
601    NativeGeneralJump* n_jump =  nativeGeneralJump_at (instr_addr); // checking that it is a jump
602 
603    // Temporary code
604    unsigned char patch[4];
605    assert(sizeof(patch)==sizeof(int32_t), &quot;sanity check&quot;);
606    patch[0] = 0xEB;       // jmp rel8
607    patch[1] = 0xFE;       // jmp to self
608    patch[2] = 0xEB;
609    patch[3] = 0xFE;
610 
611    // First patch dummy jmp in place
612    *(int32_t*)instr_addr = *(int32_t *)patch;
613     n_jump-&gt;wrote(0);
614 
615    // Patch 4th byte
616    instr_addr[4] = code_buffer[4];
617 
618     n_jump-&gt;wrote(4);
619 
620    // Patch bytes 0-3
621    *(jint*)instr_addr = *(jint *)code_buffer;
622 
623     n_jump-&gt;wrote(0);
624 
625 #ifdef ASSERT
626    // verify patching
627    for ( int i = 0; i &lt; instruction_size; i++) {
628      address ptr = (address)((intptr_t)code_buffer + i);
629      int a_byte = (*ptr) &amp; 0xFF;
630      assert(*((address)((intptr_t)instr_addr + i)) == a_byte, &quot;mt safe patching failed&quot;);
631    }
632 #endif
633 
634 }
635 
636 
637 
638 address NativeGeneralJump::jump_destination() const {
639   int op_code = ubyte_at(0);
640   bool is_rel32off = (op_code == 0xE9 || op_code == 0x0F);
641   int  offset  = (op_code == 0x0F)  ? 2 : 1;
642   int  length  = offset + ((is_rel32off) ? 4 : 1);
643 
644   if (is_rel32off)
645     return addr_at(0) + length + int_at(offset);
646   else
647     return addr_at(0) + length + sbyte_at(offset);
648 }
    </pre>
  </body>
</html>