Generated by Fabric Compiler ( version 2022.1 <build 99559> ) at Tue Oct 11 13:33:38 2022

Timing Constraint:
-------------------------------------------------------
create_clock -name {clk} [get_ports {sys_clk}] -period {20} -waveform {0.000 10.000}

IO Constraint :
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| I/O NAME            | I/O DIRECTION     | LOC     | VCCIO     | IOSTANDARD     | DRIVE     | BUS_KEEPER     | SLEW     | HYS_DRIVE_MODE     | VREF_MODE     | VREF_MODE_VALUE     | DDR_TERM_MODE     | DIFF_IN_TERM_MODE     | OPEN_DRAIN     | IN_DELAY     | OUT_DELAY     | IPT     | CAL_MODE     | DDR_RES     | IO_REGISTER     | VIRTUAL_IO     
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| clk_25m             | output            | G4      | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| clk_25m_75          | output            | C2      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| clk_50m             | output            | C1      | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| clk_100m            | output            | A1      | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| clk_100m_180deg     | output            | A2      | 3.3       | LVCMOS33       | 4         | NONE           | SLOW     |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| sys_clk             | input             | B5      | 3.3       | LVCMOS33       |           | NONE           |          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| sys_rst_n           | input             | G5      | 1.5       | LVCMOS15       |           | NONE           |          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
Clock Signal:
+--------------------------------------------------------------------------------------------+
| Driver_Pin_Name     | Clk_Source_Inst     | Clk_Inst_Name     | Net_Name     | Fanout     
+--------------------------------------------------------------------------------------------+
+--------------------------------------------------------------------------------------------+


Reset Signal:
+--------------------------------------------------+
| Net_Name     | Rst_Source_Inst     | Fanout     
+--------------------------------------------------+
| N0           | N0                  | 1          
+--------------------------------------------------+


CE Signal:
NULL

Other High Fanout Signal:
NULL

Converting tech operator to gate operator.
Processing gate operator.
Device mapping done.
Total device mapping takes 0.00 sec.

Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 30            | 0                  
| IOCKDLY               | 0        | 24            | 0                  
| FF                    | 0        | 26304         | 0                  
| LUT                   | 1        | 17536         | 1                  
| Distributed RAM       | 0        | 4440          | 0                  
| DLL                   | 0        | 6             | 0                  
| DQSL                  | 0        | 18            | 0                  
| DRM                   | 0        | 48            | 0                  
| FUSECODE              | 0        | 1             | 0                  
| IO                    | 8        | 240           | 4                  
| IOCKDIV               | 0        | 12            | 0                  
| IOCKGATE              | 0        | 12            | 0                  
| IPAL                  | 0        | 1             | 0                  
| PLL                   | 1        | 6             | 17                 
| RCKB                  | 0        | 24            | 0                  
| SCANCHAIN             | 0        | 4             | 0                  
| START                 | 0        | 1             | 0                  
| USCM                  | 0        | 20            | 0                  
| HMEMC                 | 0        | 2             | 0                  
| OSC                   | 0        | 1             | 0                  
| ADC                   | 0        | 1             | 0                  
| CRYSTAL               | 0        | 6             | 0                  
| FLSIF                 | 0        | 1             | 0                  
| RESCAL                | 0        | 6             | 0                  
| UDID                  | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Virtual IO Port Info:
NULL

Inputs and Outputs :
+-----------------------------------------------------------------------------------+
| Type       | File Name                                                           
+-----------------------------------------------------------------------------------+
| Input      | C:/Users/ch/Desktop/2022.1/ip_pll/prj/synthesize/ip_pll_syn.adf     
| Output     | C:/Users/ch/Desktop/2022.1/ip_pll/prj/device_map/ip_pll_map.adf     
|            | C:/Users/ch/Desktop/2022.1/ip_pll/prj/device_map/ip_pll_dmr.prt     
|            | C:/Users/ch/Desktop/2022.1/ip_pll/prj/device_map/ip_pll.dmr         
|            | C:/Users/ch/Desktop/2022.1/ip_pll/prj/device_map/dmr.db             
+-----------------------------------------------------------------------------------+


Flow Command: dev_map 
Peak memory: 226 MB
Total CPU  time to dev_map completion : 0h:0m:2s
Process Total CPU  time to dev_map completion : 0h:0m:2s
Total real time to dev_map completion : 0h:0m:3s
