{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1732395036981 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732395036981 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 23 15:50:36 2024 " "Processing started: Sat Nov 23 15:50:36 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1732395036981 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732395036981 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab5criticalpath -c lab5criticalpath " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab5criticalpath -c lab5criticalpath" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732395036981 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1732395037424 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1732395037424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rachel_ruddy_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rachel_ruddy_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rachel_ruddy_counter-Behavioural " "Found design unit 1: rachel_ruddy_counter-Behavioural" {  } { { "rachel_ruddy_counter.vhd" "" { Text "P:/lab5criticalpath/rachel_ruddy_counter.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732395052699 ""} { "Info" "ISGN_ENTITY_NAME" "1 rachel_ruddy_counter " "Found entity 1: rachel_ruddy_counter" {  } { { "rachel_ruddy_counter.vhd" "" { Text "P:/lab5criticalpath/rachel_ruddy_counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732395052699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732395052699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rachel_ruddy_clock_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rachel_ruddy_clock_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rachel_ruddy_clock_divider-Behavioral " "Found design unit 1: rachel_ruddy_clock_divider-Behavioral" {  } { { "rachel_ruddy_clock_divider.vhd" "" { Text "P:/lab5criticalpath/rachel_ruddy_clock_divider.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732395052709 ""} { "Info" "ISGN_ENTITY_NAME" "1 rachel_ruddy_clock_divider " "Found entity 1: rachel_ruddy_clock_divider" {  } { { "rachel_ruddy_clock_divider.vhd" "" { Text "P:/lab5criticalpath/rachel_ruddy_clock_divider.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732395052709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732395052709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rachel_ruddy_wrapper.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rachel_ruddy_wrapper.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rachel_ruddy_wrapper-behavioral " "Found design unit 1: rachel_ruddy_wrapper-behavioral" {  } { { "rachel_ruddy_wrapper.vhd" "" { Text "P:/lab5criticalpath/rachel_ruddy_wrapper.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732395052719 ""} { "Info" "ISGN_ENTITY_NAME" "1 rachel_ruddy_wrapper " "Found entity 1: rachel_ruddy_wrapper" {  } { { "rachel_ruddy_wrapper.vhd" "" { Text "P:/lab5criticalpath/rachel_ruddy_wrapper.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732395052719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732395052719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_segment_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seven_segment_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seven_segment_decoder-decoder " "Found design unit 1: seven_segment_decoder-decoder" {  } { { "seven_segment_decoder.vhd" "" { Text "P:/lab5criticalpath/seven_segment_decoder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732395052729 ""} { "Info" "ISGN_ENTITY_NAME" "1 seven_segment_decoder " "Found entity 1: seven_segment_decoder" {  } { { "seven_segment_decoder.vhd" "" { Text "P:/lab5criticalpath/seven_segment_decoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732395052729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732395052729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_3bit_up_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_3bit_up_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_3bit_up_counter-behavioral " "Found design unit 1: tb_3bit_up_counter-behavioral" {  } { { "tb_3bit_up_counter.vhd" "" { Text "P:/lab5criticalpath/tb_3bit_up_counter.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732395052729 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_3bit_up_counter " "Found entity 1: tb_3bit_up_counter" {  } { { "tb_3bit_up_counter.vhd" "" { Text "P:/lab5criticalpath/tb_3bit_up_counter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732395052729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732395052729 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "rachel_ruddy_wrapper " "Elaborating entity \"rachel_ruddy_wrapper\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1732395052759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rachel_ruddy_clock_divider rachel_ruddy_clock_divider:i1 " "Elaborating entity \"rachel_ruddy_clock_divider\" for hierarchy \"rachel_ruddy_clock_divider:i1\"" {  } { { "rachel_ruddy_wrapper.vhd" "i1" { Text "P:/lab5criticalpath/rachel_ruddy_wrapper.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732395052769 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset rachel_ruddy_clock_divider.vhd(25) " "VHDL Process Statement warning at rachel_ruddy_clock_divider.vhd(25): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rachel_ruddy_clock_divider.vhd" "" { Text "P:/lab5criticalpath/rachel_ruddy_clock_divider.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1732395052779 "|rachel_ruddy_wrapper|rachel_ruddy_clock_divider:i1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rachel_ruddy_counter rachel_ruddy_counter:i2 " "Elaborating entity \"rachel_ruddy_counter\" for hierarchy \"rachel_ruddy_counter:i2\"" {  } { { "rachel_ruddy_wrapper.vhd" "i2" { Text "P:/lab5criticalpath/rachel_ruddy_wrapper.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732395052779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_segment_decoder seven_segment_decoder:i3 " "Elaborating entity \"seven_segment_decoder\" for hierarchy \"seven_segment_decoder:i3\"" {  } { { "rachel_ruddy_wrapper.vhd" "i3" { Text "P:/lab5criticalpath/rachel_ruddy_wrapper.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732395052789 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1732395053782 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1732395054564 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732395054564 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "81 " "Implemented 81 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1732395055045 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1732395055045 ""} { "Info" "ICUT_CUT_TM_LCELLS" "71 " "Implemented 71 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1732395055045 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1732395055045 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4927 " "Peak virtual memory: 4927 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1732395055248 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 23 15:50:55 2024 " "Processing ended: Sat Nov 23 15:50:55 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1732395055248 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1732395055248 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1732395055248 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1732395055248 ""}
