m255
K4
z2
!s11f vlog 2019.2 2019.04, Apr 16 2019
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
d/home/us/Desktop/Course/Verilog HDL Fundamentals for Digital Design and Verification/verilog/action_time30/sim
vmux_1bit
Z0 !s110 1693814539
!i10b 1
!s100 bnVXE^Q94[6iaGf7G@4F[3
!s11b ?38e0lzJfdMMo]EbRG@hl2
IWfN56Ei^1ReSb@ZXDP0EK0
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 d/home/us/Desktop/Course/Verilog HDL Fundamentals for Digital Design and Verification/verilog/action_time31/sim
Z3 w1693814324
8/home/us/Desktop/Course/Verilog HDL Fundamentals for Digital Design and Verification/verilog/action_time31/mux_1bit.v
F/home/us/Desktop/Course/Verilog HDL Fundamentals for Digital Design and Verification/verilog/action_time31/mux_1bit.v
L0 2
Z4 OP;L;2019.2;69
r1
!s85 0
31
Z5 !s108 1693814539.000000
!s107 /home/us/Desktop/Course/Verilog HDL Fundamentals for Digital Design and Verification/verilog/action_time31/mux_1bit.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/us/Desktop/Course/Verilog HDL Fundamentals for Digital Design and Verification/verilog/action_time31/mux_1bit.v|
!i113 1
Z6 o-work work
Z7 tCvgOpt 0
vtb_mux
R0
!i10b 1
!s100 0lh;GIWF3=25zcaHekH>K0
!s11b PYFoG^?2jJH<TX@<S=0Uk1
IiK3SMVQKjhaX0F;W_WPhK2
R1
R2
R3
8/home/us/Desktop/Course/Verilog HDL Fundamentals for Digital Design and Verification/verilog/action_time31/tb_mux.v
F/home/us/Desktop/Course/Verilog HDL Fundamentals for Digital Design and Verification/verilog/action_time31/tb_mux.v
L0 4
R4
r1
!s85 0
31
R5
!s107 /home/us/Desktop/Course/Verilog HDL Fundamentals for Digital Design and Verification/verilog/action_time31/tb_mux.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/us/Desktop/Course/Verilog HDL Fundamentals for Digital Design and Verification/verilog/action_time31/tb_mux.v|
!i113 1
R6
R7
