// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module activation_accelerator_float_add2 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        x_0_address0,
        x_0_ce0,
        x_0_q0,
        x_0_address1,
        x_0_ce1,
        x_0_q1,
        x_1_address0,
        x_1_ce0,
        x_1_q0,
        x_1_address1,
        x_1_ce1,
        x_1_q1,
        x_2_address0,
        x_2_ce0,
        x_2_q0,
        x_2_address1,
        x_2_ce1,
        x_2_q1,
        x_3_address0,
        x_3_ce0,
        x_3_q0,
        x_3_address1,
        x_3_ce1,
        x_3_q1,
        x_4_address0,
        x_4_ce0,
        x_4_q0,
        x_4_address1,
        x_4_ce1,
        x_4_q1,
        x_5_address0,
        x_5_ce0,
        x_5_q0,
        x_5_address1,
        x_5_ce1,
        x_5_q1,
        x_6_address0,
        x_6_ce0,
        x_6_q0,
        x_6_address1,
        x_6_ce1,
        x_6_q1,
        x_7_address0,
        x_7_ce0,
        x_7_q0,
        x_7_address1,
        x_7_ce1,
        x_7_q1,
        x_8_address0,
        x_8_ce0,
        x_8_q0,
        x_8_address1,
        x_8_ce1,
        x_8_q1,
        x_9_address0,
        x_9_ce0,
        x_9_q0,
        x_9_address1,
        x_9_ce1,
        x_9_q1,
        x_10_address0,
        x_10_ce0,
        x_10_q0,
        x_10_address1,
        x_10_ce1,
        x_10_q1,
        x_11_address0,
        x_11_ce0,
        x_11_q0,
        x_11_address1,
        x_11_ce1,
        x_11_q1,
        x_12_address0,
        x_12_ce0,
        x_12_q0,
        x_12_address1,
        x_12_ce1,
        x_12_q1,
        x_13_address0,
        x_13_ce0,
        x_13_q0,
        x_13_address1,
        x_13_ce1,
        x_13_q1,
        x_14_address0,
        x_14_ce0,
        x_14_q0,
        x_14_address1,
        x_14_ce1,
        x_14_q1,
        x_15_address0,
        x_15_ce0,
        x_15_q0,
        x_15_address1,
        x_15_ce1,
        x_15_q1,
        y_0_address0,
        y_0_ce0,
        y_0_q0,
        y_0_address1,
        y_0_ce1,
        y_0_q1,
        y_1_address0,
        y_1_ce0,
        y_1_q0,
        y_1_address1,
        y_1_ce1,
        y_1_q1,
        y_2_address0,
        y_2_ce0,
        y_2_q0,
        y_2_address1,
        y_2_ce1,
        y_2_q1,
        y_3_address0,
        y_3_ce0,
        y_3_q0,
        y_3_address1,
        y_3_ce1,
        y_3_q1,
        y_4_address0,
        y_4_ce0,
        y_4_q0,
        y_4_address1,
        y_4_ce1,
        y_4_q1,
        y_5_address0,
        y_5_ce0,
        y_5_q0,
        y_5_address1,
        y_5_ce1,
        y_5_q1,
        y_6_address0,
        y_6_ce0,
        y_6_q0,
        y_6_address1,
        y_6_ce1,
        y_6_q1,
        y_7_address0,
        y_7_ce0,
        y_7_q0,
        y_7_address1,
        y_7_ce1,
        y_7_q1,
        y_8_address0,
        y_8_ce0,
        y_8_q0,
        y_8_address1,
        y_8_ce1,
        y_8_q1,
        y_9_address0,
        y_9_ce0,
        y_9_q0,
        y_9_address1,
        y_9_ce1,
        y_9_q1,
        y_10_address0,
        y_10_ce0,
        y_10_q0,
        y_10_address1,
        y_10_ce1,
        y_10_q1,
        y_11_address0,
        y_11_ce0,
        y_11_q0,
        y_11_address1,
        y_11_ce1,
        y_11_q1,
        y_12_address0,
        y_12_ce0,
        y_12_q0,
        y_12_address1,
        y_12_ce1,
        y_12_q1,
        y_13_address0,
        y_13_ce0,
        y_13_q0,
        y_13_address1,
        y_13_ce1,
        y_13_q1,
        y_14_address0,
        y_14_ce0,
        y_14_q0,
        y_14_address1,
        y_14_ce1,
        y_14_q1,
        y_15_address0,
        y_15_ce0,
        y_15_q0,
        y_15_address1,
        y_15_ce1,
        y_15_q1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_d0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_address1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_d1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_d0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_address1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_d1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_d0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_address1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_d1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_d0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_address1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_d1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_d0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_address1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_d1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_d0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_address1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_d1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_d0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_address1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_d1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_d0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_address1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_d1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_d0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_address1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_d1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_address1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_ce1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_we1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_d1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_address1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_ce1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_we1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_d1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_address1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_ce1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_we1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_d1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_address1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_ce1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_we1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_d1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_address1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_ce1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_we1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_d1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_address1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_ce1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_we1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_d1
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [11:0] x_0_address0;
output   x_0_ce0;
input  [31:0] x_0_q0;
output  [11:0] x_0_address1;
output   x_0_ce1;
input  [31:0] x_0_q1;
output  [11:0] x_1_address0;
output   x_1_ce0;
input  [31:0] x_1_q0;
output  [11:0] x_1_address1;
output   x_1_ce1;
input  [31:0] x_1_q1;
output  [11:0] x_2_address0;
output   x_2_ce0;
input  [31:0] x_2_q0;
output  [11:0] x_2_address1;
output   x_2_ce1;
input  [31:0] x_2_q1;
output  [11:0] x_3_address0;
output   x_3_ce0;
input  [31:0] x_3_q0;
output  [11:0] x_3_address1;
output   x_3_ce1;
input  [31:0] x_3_q1;
output  [11:0] x_4_address0;
output   x_4_ce0;
input  [31:0] x_4_q0;
output  [11:0] x_4_address1;
output   x_4_ce1;
input  [31:0] x_4_q1;
output  [11:0] x_5_address0;
output   x_5_ce0;
input  [31:0] x_5_q0;
output  [11:0] x_5_address1;
output   x_5_ce1;
input  [31:0] x_5_q1;
output  [11:0] x_6_address0;
output   x_6_ce0;
input  [31:0] x_6_q0;
output  [11:0] x_6_address1;
output   x_6_ce1;
input  [31:0] x_6_q1;
output  [11:0] x_7_address0;
output   x_7_ce0;
input  [31:0] x_7_q0;
output  [11:0] x_7_address1;
output   x_7_ce1;
input  [31:0] x_7_q1;
output  [11:0] x_8_address0;
output   x_8_ce0;
input  [31:0] x_8_q0;
output  [11:0] x_8_address1;
output   x_8_ce1;
input  [31:0] x_8_q1;
output  [11:0] x_9_address0;
output   x_9_ce0;
input  [31:0] x_9_q0;
output  [11:0] x_9_address1;
output   x_9_ce1;
input  [31:0] x_9_q1;
output  [11:0] x_10_address0;
output   x_10_ce0;
input  [31:0] x_10_q0;
output  [11:0] x_10_address1;
output   x_10_ce1;
input  [31:0] x_10_q1;
output  [11:0] x_11_address0;
output   x_11_ce0;
input  [31:0] x_11_q0;
output  [11:0] x_11_address1;
output   x_11_ce1;
input  [31:0] x_11_q1;
output  [11:0] x_12_address0;
output   x_12_ce0;
input  [31:0] x_12_q0;
output  [11:0] x_12_address1;
output   x_12_ce1;
input  [31:0] x_12_q1;
output  [11:0] x_13_address0;
output   x_13_ce0;
input  [31:0] x_13_q0;
output  [11:0] x_13_address1;
output   x_13_ce1;
input  [31:0] x_13_q1;
output  [11:0] x_14_address0;
output   x_14_ce0;
input  [31:0] x_14_q0;
output  [11:0] x_14_address1;
output   x_14_ce1;
input  [31:0] x_14_q1;
output  [11:0] x_15_address0;
output   x_15_ce0;
input  [31:0] x_15_q0;
output  [11:0] x_15_address1;
output   x_15_ce1;
input  [31:0] x_15_q1;
output  [11:0] y_0_address0;
output   y_0_ce0;
input  [31:0] y_0_q0;
output  [11:0] y_0_address1;
output   y_0_ce1;
input  [31:0] y_0_q1;
output  [11:0] y_1_address0;
output   y_1_ce0;
input  [31:0] y_1_q0;
output  [11:0] y_1_address1;
output   y_1_ce1;
input  [31:0] y_1_q1;
output  [11:0] y_2_address0;
output   y_2_ce0;
input  [31:0] y_2_q0;
output  [11:0] y_2_address1;
output   y_2_ce1;
input  [31:0] y_2_q1;
output  [11:0] y_3_address0;
output   y_3_ce0;
input  [31:0] y_3_q0;
output  [11:0] y_3_address1;
output   y_3_ce1;
input  [31:0] y_3_q1;
output  [11:0] y_4_address0;
output   y_4_ce0;
input  [31:0] y_4_q0;
output  [11:0] y_4_address1;
output   y_4_ce1;
input  [31:0] y_4_q1;
output  [11:0] y_5_address0;
output   y_5_ce0;
input  [31:0] y_5_q0;
output  [11:0] y_5_address1;
output   y_5_ce1;
input  [31:0] y_5_q1;
output  [11:0] y_6_address0;
output   y_6_ce0;
input  [31:0] y_6_q0;
output  [11:0] y_6_address1;
output   y_6_ce1;
input  [31:0] y_6_q1;
output  [11:0] y_7_address0;
output   y_7_ce0;
input  [31:0] y_7_q0;
output  [11:0] y_7_address1;
output   y_7_ce1;
input  [31:0] y_7_q1;
output  [11:0] y_8_address0;
output   y_8_ce0;
input  [31:0] y_8_q0;
output  [11:0] y_8_address1;
output   y_8_ce1;
input  [31:0] y_8_q1;
output  [11:0] y_9_address0;
output   y_9_ce0;
input  [31:0] y_9_q0;
output  [11:0] y_9_address1;
output   y_9_ce1;
input  [31:0] y_9_q1;
output  [11:0] y_10_address0;
output   y_10_ce0;
input  [31:0] y_10_q0;
output  [11:0] y_10_address1;
output   y_10_ce1;
input  [31:0] y_10_q1;
output  [11:0] y_11_address0;
output   y_11_ce0;
input  [31:0] y_11_q0;
output  [11:0] y_11_address1;
output   y_11_ce1;
input  [31:0] y_11_q1;
output  [11:0] y_12_address0;
output   y_12_ce0;
input  [31:0] y_12_q0;
output  [11:0] y_12_address1;
output   y_12_ce1;
input  [31:0] y_12_q1;
output  [11:0] y_13_address0;
output   y_13_ce0;
input  [31:0] y_13_q0;
output  [11:0] y_13_address1;
output   y_13_ce1;
input  [31:0] y_13_q1;
output  [11:0] y_14_address0;
output   y_14_ce0;
input  [31:0] y_14_q0;
output  [11:0] y_14_address1;
output   y_14_ce1;
input  [31:0] y_14_q1;
output  [11:0] y_15_address0;
output   y_15_ce0;
input  [31:0] y_15_q0;
output  [11:0] y_15_address1;
output   y_15_ce1;
input  [31:0] y_15_q1;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_address0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we0;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_d0;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_address1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we1;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_d1;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_address0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we0;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_d0;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_address1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we1;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_d1;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_address0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we0;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_d0;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_address1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we1;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_d1;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_address0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we0;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_d0;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_address1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we1;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_d1;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_address0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we0;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_d0;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_address1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we1;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_d1;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_address0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we0;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_d0;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_address1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we1;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_d1;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_address0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we0;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_d0;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_address1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we1;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_d1;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_address0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we0;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_d0;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_address1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we1;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_d1;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_address0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we0;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_d0;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_address1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we1;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_d1;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d0;
output  [11:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce1;
output   activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we1;
output  [15:0] activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d1;
output  [11:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_address0;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_ce0;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_we0;
output  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_d0;
output  [11:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_address1;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_ce1;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_we1;
output  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_d1;
output  [11:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_address0;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_ce0;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_we0;
output  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_d0;
output  [11:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_address1;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_ce1;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_we1;
output  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_d1;
output  [11:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_address0;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_ce0;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_we0;
output  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_d0;
output  [11:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_address1;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_ce1;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_we1;
output  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_d1;
output  [11:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_address0;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_ce0;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_we0;
output  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_d0;
output  [11:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_address1;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_ce1;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_we1;
output  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_d1;
output  [11:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_address0;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_ce0;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_we0;
output  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_d0;
output  [11:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_address1;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_ce1;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_we1;
output  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_d1;
output  [11:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_address0;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_ce0;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_we0;
output  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_d0;
output  [11:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_address1;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_ce1;
output   p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_we1;
output  [15:0] p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_d1;

reg ap_idle;
reg x_0_ce0;
reg x_0_ce1;
reg x_1_ce0;
reg x_1_ce1;
reg x_2_ce0;
reg x_2_ce1;
reg x_3_ce0;
reg x_3_ce1;
reg x_4_ce0;
reg x_4_ce1;
reg x_5_ce0;
reg x_5_ce1;
reg x_6_ce0;
reg x_6_ce1;
reg x_7_ce0;
reg x_7_ce1;
reg x_8_ce0;
reg x_8_ce1;
reg x_9_ce0;
reg x_9_ce1;
reg x_10_ce0;
reg x_10_ce1;
reg x_11_ce0;
reg x_11_ce1;
reg x_12_ce0;
reg x_12_ce1;
reg x_13_ce0;
reg x_13_ce1;
reg x_14_ce0;
reg x_14_ce1;
reg x_15_ce0;
reg x_15_ce1;
reg y_0_ce0;
reg y_0_ce1;
reg y_1_ce0;
reg y_1_ce1;
reg y_2_ce0;
reg y_2_ce1;
reg y_3_ce0;
reg y_3_ce1;
reg y_4_ce0;
reg y_4_ce1;
reg y_5_ce0;
reg y_5_ce1;
reg y_6_ce0;
reg y_6_ce1;
reg y_7_ce0;
reg y_7_ce1;
reg y_8_ce0;
reg y_8_ce1;
reg y_9_ce0;
reg y_9_ce1;
reg y_10_ce0;
reg y_10_ce1;
reg y_11_ce0;
reg y_11_ce1;
reg y_12_ce0;
reg y_12_ce1;
reg y_13_ce0;
reg y_13_ce1;
reg y_14_ce0;
reg y_14_ce1;
reg y_15_ce0;
reg y_15_ce1;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce1;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we1;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce1;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we1;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce1;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we1;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce1;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we1;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce1;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we1;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce1;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we1;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce1;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we1;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce1;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we1;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce1;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we1;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce1;
reg activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we1;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_ce0;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_we0;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_ce1;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_we1;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_ce0;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_we0;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_ce1;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_we1;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_ce0;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_we0;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_ce1;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_we1;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_ce0;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_we0;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_ce1;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_we1;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_ce0;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_we0;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_ce1;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_we1;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_ce0;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_we0;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_ce1;
reg p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_we1;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln760_fu_1474_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_pp0_stage0_11001;
wire   [63:0] zext_ln768_fu_1490_p1;
reg   [63:0] zext_ln768_reg_2038;
reg   [63:0] zext_ln768_reg_2038_pp0_iter1_reg;
reg   [63:0] zext_ln768_reg_2038_pp0_iter2_reg;
reg   [63:0] zext_ln768_reg_2038_pp0_iter3_reg;
reg   [63:0] zext_ln768_reg_2038_pp0_iter4_reg;
reg   [63:0] zext_ln768_reg_2038_pp0_iter5_reg;
wire   [63:0] zext_ln768_1_fu_1532_p1;
reg   [63:0] zext_ln768_1_reg_2218;
reg   [63:0] zext_ln768_1_reg_2218_pp0_iter1_reg;
reg   [63:0] zext_ln768_1_reg_2218_pp0_iter2_reg;
reg   [63:0] zext_ln768_1_reg_2218_pp0_iter3_reg;
reg   [63:0] zext_ln768_1_reg_2218_pp0_iter4_reg;
reg   [63:0] zext_ln768_1_reg_2218_pp0_iter5_reg;
reg   [31:0] x_0_load_reg_2398;
reg   [31:0] y_0_load_reg_2403;
reg   [31:0] x_1_load_reg_2408;
reg   [31:0] y_1_load_reg_2413;
reg   [31:0] x_2_load_reg_2418;
reg   [31:0] y_2_load_reg_2423;
reg   [31:0] x_3_load_reg_2428;
reg   [31:0] y_3_load_reg_2433;
reg   [31:0] x_4_load_reg_2438;
reg   [31:0] y_4_load_reg_2443;
reg   [31:0] x_5_load_reg_2448;
reg   [31:0] y_5_load_reg_2453;
reg   [31:0] x_6_load_reg_2458;
reg   [31:0] y_6_load_reg_2463;
reg   [31:0] x_7_load_reg_2468;
reg   [31:0] y_7_load_reg_2473;
reg   [31:0] x_8_load_reg_2478;
reg   [31:0] y_8_load_reg_2483;
reg   [31:0] x_9_load_reg_2488;
reg   [31:0] y_9_load_reg_2493;
reg   [31:0] x_10_load_reg_2498;
reg   [31:0] y_10_load_reg_2503;
reg   [31:0] x_11_load_reg_2508;
reg   [31:0] y_11_load_reg_2513;
reg   [31:0] x_12_load_reg_2518;
reg   [31:0] y_12_load_reg_2523;
reg   [31:0] x_13_load_reg_2528;
reg   [31:0] y_13_load_reg_2533;
reg   [31:0] x_14_load_reg_2538;
reg   [31:0] y_14_load_reg_2543;
reg   [31:0] x_15_load_reg_2548;
reg   [31:0] y_15_load_reg_2553;
reg   [31:0] x_0_load_9_reg_2558;
reg   [31:0] y_0_load_1_reg_2563;
reg   [31:0] x_1_load_9_reg_2568;
reg   [31:0] y_1_load_1_reg_2573;
reg   [31:0] x_2_load_9_reg_2578;
reg   [31:0] y_2_load_1_reg_2583;
reg   [31:0] x_3_load_9_reg_2588;
reg   [31:0] y_3_load_1_reg_2593;
reg   [31:0] x_4_load_9_reg_2598;
reg   [31:0] y_4_load_1_reg_2603;
reg   [31:0] x_5_load_9_reg_2608;
reg   [31:0] y_5_load_1_reg_2613;
reg   [31:0] x_6_load_9_reg_2618;
reg   [31:0] y_6_load_1_reg_2623;
reg   [31:0] x_7_load_9_reg_2628;
reg   [31:0] y_7_load_1_reg_2633;
reg   [31:0] x_8_load_9_reg_2638;
reg   [31:0] y_8_load_1_reg_2643;
reg   [31:0] x_9_load_9_reg_2648;
reg   [31:0] y_9_load_1_reg_2653;
reg   [31:0] x_10_load_9_reg_2658;
reg   [31:0] y_10_load_1_reg_2663;
reg   [31:0] x_11_load_9_reg_2668;
reg   [31:0] y_11_load_1_reg_2673;
reg   [31:0] x_12_load_9_reg_2678;
reg   [31:0] y_12_load_1_reg_2683;
reg   [31:0] x_13_load_9_reg_2688;
reg   [31:0] y_13_load_1_reg_2693;
reg   [31:0] x_14_load_9_reg_2698;
reg   [31:0] y_14_load_1_reg_2703;
reg   [31:0] x_15_load_9_reg_2708;
reg   [31:0] y_15_load_1_reg_2713;
reg   [15:0] trunc_ln_reg_2718;
reg   [15:0] trunc_ln771_1_reg_2723;
reg   [15:0] trunc_ln771_2_reg_2728;
reg   [15:0] trunc_ln771_3_reg_2733;
reg   [15:0] trunc_ln771_4_reg_2738;
reg   [15:0] trunc_ln771_5_reg_2743;
reg   [15:0] trunc_ln771_6_reg_2748;
reg   [15:0] trunc_ln771_7_reg_2753;
reg   [15:0] trunc_ln771_8_reg_2758;
reg   [15:0] trunc_ln771_9_reg_2763;
reg   [15:0] trunc_ln771_s_reg_2768;
reg   [15:0] trunc_ln771_10_reg_2773;
reg   [15:0] trunc_ln771_11_reg_2778;
reg   [15:0] trunc_ln771_12_reg_2783;
reg   [15:0] trunc_ln771_13_reg_2788;
reg   [15:0] trunc_ln771_14_reg_2793;
reg   [15:0] trunc_ln771_15_reg_2798;
reg   [15:0] trunc_ln771_16_reg_2803;
reg   [15:0] trunc_ln771_17_reg_2808;
reg   [15:0] trunc_ln771_18_reg_2813;
reg   [15:0] trunc_ln771_19_reg_2818;
reg   [15:0] trunc_ln771_20_reg_2823;
reg   [15:0] trunc_ln771_21_reg_2828;
reg   [15:0] trunc_ln771_22_reg_2833;
reg   [15:0] trunc_ln771_23_reg_2838;
reg   [15:0] trunc_ln771_24_reg_2843;
reg   [15:0] trunc_ln771_25_reg_2848;
reg   [15:0] trunc_ln771_26_reg_2853;
reg   [15:0] trunc_ln771_27_reg_2858;
reg   [15:0] trunc_ln771_28_reg_2863;
reg   [15:0] trunc_ln771_29_reg_2868;
reg   [15:0] trunc_ln771_30_reg_2873;
wire    ap_block_pp0_stage0;
reg   [15:0] idx_fu_134;
wire   [15:0] add_ln760_fu_1568_p2;
wire    ap_loop_init;
reg   [15:0] ap_sig_allocacmp_i;
wire   [11:0] lshr_ln_fu_1480_p4;
wire   [11:0] or_ln768_fu_1526_p2;
wire   [31:0] grp_fu_1338_p2;
wire   [31:0] bitcast_ln771_fu_1579_p1;
wire   [31:0] grp_fu_1342_p2;
wire   [31:0] bitcast_ln771_1_fu_1593_p1;
wire   [31:0] grp_fu_1346_p2;
wire   [31:0] bitcast_ln771_2_fu_1607_p1;
wire   [31:0] grp_fu_1350_p2;
wire   [31:0] bitcast_ln771_3_fu_1621_p1;
wire   [31:0] grp_fu_1354_p2;
wire   [31:0] bitcast_ln771_4_fu_1635_p1;
wire   [31:0] grp_fu_1358_p2;
wire   [31:0] bitcast_ln771_5_fu_1649_p1;
wire   [31:0] grp_fu_1362_p2;
wire   [31:0] bitcast_ln771_6_fu_1663_p1;
wire   [31:0] grp_fu_1366_p2;
wire   [31:0] bitcast_ln771_7_fu_1677_p1;
wire   [31:0] grp_fu_1370_p2;
wire   [31:0] bitcast_ln771_8_fu_1691_p1;
wire   [31:0] grp_fu_1374_p2;
wire   [31:0] bitcast_ln771_9_fu_1705_p1;
wire   [31:0] grp_fu_1378_p2;
wire   [31:0] bitcast_ln771_10_fu_1719_p1;
wire   [31:0] grp_fu_1382_p2;
wire   [31:0] bitcast_ln771_11_fu_1733_p1;
wire   [31:0] grp_fu_1386_p2;
wire   [31:0] bitcast_ln771_12_fu_1747_p1;
wire   [31:0] grp_fu_1390_p2;
wire   [31:0] bitcast_ln771_13_fu_1761_p1;
wire   [31:0] grp_fu_1394_p2;
wire   [31:0] bitcast_ln771_14_fu_1775_p1;
wire   [31:0] grp_fu_1398_p2;
wire   [31:0] bitcast_ln771_15_fu_1789_p1;
wire   [31:0] grp_fu_1402_p2;
wire   [31:0] bitcast_ln771_16_fu_1803_p1;
wire   [31:0] grp_fu_1406_p2;
wire   [31:0] bitcast_ln771_17_fu_1817_p1;
wire   [31:0] grp_fu_1410_p2;
wire   [31:0] bitcast_ln771_18_fu_1831_p1;
wire   [31:0] grp_fu_1414_p2;
wire   [31:0] bitcast_ln771_19_fu_1845_p1;
wire   [31:0] grp_fu_1418_p2;
wire   [31:0] bitcast_ln771_20_fu_1859_p1;
wire   [31:0] grp_fu_1422_p2;
wire   [31:0] bitcast_ln771_21_fu_1873_p1;
wire   [31:0] grp_fu_1426_p2;
wire   [31:0] bitcast_ln771_22_fu_1887_p1;
wire   [31:0] grp_fu_1430_p2;
wire   [31:0] bitcast_ln771_23_fu_1901_p1;
wire   [31:0] grp_fu_1434_p2;
wire   [31:0] bitcast_ln771_24_fu_1915_p1;
wire   [31:0] grp_fu_1438_p2;
wire   [31:0] bitcast_ln771_25_fu_1929_p1;
wire   [31:0] grp_fu_1442_p2;
wire   [31:0] bitcast_ln771_26_fu_1943_p1;
wire   [31:0] grp_fu_1446_p2;
wire   [31:0] bitcast_ln771_27_fu_1957_p1;
wire   [31:0] grp_fu_1450_p2;
wire   [31:0] bitcast_ln771_28_fu_1971_p1;
wire   [31:0] grp_fu_1454_p2;
wire   [31:0] bitcast_ln771_29_fu_1985_p1;
wire   [31:0] grp_fu_1458_p2;
wire   [31:0] bitcast_ln771_30_fu_1999_p1;
wire   [31:0] grp_fu_1462_p2;
wire   [31:0] bitcast_ln771_31_fu_2013_p1;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_done_reg = 1'b0;
end

activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_full_dsp_1_U1340(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(x_0_load_reg_2398),
    .din1(y_0_load_reg_2403),
    .ce(1'b1),
    .dout(grp_fu_1338_p2)
);

activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_full_dsp_1_U1341(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(x_1_load_reg_2408),
    .din1(y_1_load_reg_2413),
    .ce(1'b1),
    .dout(grp_fu_1342_p2)
);

activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_full_dsp_1_U1342(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(x_2_load_reg_2418),
    .din1(y_2_load_reg_2423),
    .ce(1'b1),
    .dout(grp_fu_1346_p2)
);

activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_full_dsp_1_U1343(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(x_3_load_reg_2428),
    .din1(y_3_load_reg_2433),
    .ce(1'b1),
    .dout(grp_fu_1350_p2)
);

activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_full_dsp_1_U1344(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(x_4_load_reg_2438),
    .din1(y_4_load_reg_2443),
    .ce(1'b1),
    .dout(grp_fu_1354_p2)
);

activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_full_dsp_1_U1345(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(x_5_load_reg_2448),
    .din1(y_5_load_reg_2453),
    .ce(1'b1),
    .dout(grp_fu_1358_p2)
);

activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_full_dsp_1_U1346(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(x_6_load_reg_2458),
    .din1(y_6_load_reg_2463),
    .ce(1'b1),
    .dout(grp_fu_1362_p2)
);

activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_full_dsp_1_U1347(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(x_7_load_reg_2468),
    .din1(y_7_load_reg_2473),
    .ce(1'b1),
    .dout(grp_fu_1366_p2)
);

activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_full_dsp_1_U1348(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(x_8_load_reg_2478),
    .din1(y_8_load_reg_2483),
    .ce(1'b1),
    .dout(grp_fu_1370_p2)
);

activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_full_dsp_1_U1349(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(x_9_load_reg_2488),
    .din1(y_9_load_reg_2493),
    .ce(1'b1),
    .dout(grp_fu_1374_p2)
);

activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_full_dsp_1_U1350(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(x_10_load_reg_2498),
    .din1(y_10_load_reg_2503),
    .ce(1'b1),
    .dout(grp_fu_1378_p2)
);

activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_full_dsp_1_U1351(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(x_11_load_reg_2508),
    .din1(y_11_load_reg_2513),
    .ce(1'b1),
    .dout(grp_fu_1382_p2)
);

activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_full_dsp_1_U1352(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(x_12_load_reg_2518),
    .din1(y_12_load_reg_2523),
    .ce(1'b1),
    .dout(grp_fu_1386_p2)
);

activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_full_dsp_1_U1353(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(x_13_load_reg_2528),
    .din1(y_13_load_reg_2533),
    .ce(1'b1),
    .dout(grp_fu_1390_p2)
);

activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_full_dsp_1_U1354(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(x_14_load_reg_2538),
    .din1(y_14_load_reg_2543),
    .ce(1'b1),
    .dout(grp_fu_1394_p2)
);

activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_full_dsp_1_U1355(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(x_15_load_reg_2548),
    .din1(y_15_load_reg_2553),
    .ce(1'b1),
    .dout(grp_fu_1398_p2)
);

activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_full_dsp_1_U1356(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(x_0_load_9_reg_2558),
    .din1(y_0_load_1_reg_2563),
    .ce(1'b1),
    .dout(grp_fu_1402_p2)
);

activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_full_dsp_1_U1357(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(x_1_load_9_reg_2568),
    .din1(y_1_load_1_reg_2573),
    .ce(1'b1),
    .dout(grp_fu_1406_p2)
);

activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_full_dsp_1_U1358(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(x_2_load_9_reg_2578),
    .din1(y_2_load_1_reg_2583),
    .ce(1'b1),
    .dout(grp_fu_1410_p2)
);

activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_full_dsp_1_U1359(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(x_3_load_9_reg_2588),
    .din1(y_3_load_1_reg_2593),
    .ce(1'b1),
    .dout(grp_fu_1414_p2)
);

activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_full_dsp_1_U1360(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(x_4_load_9_reg_2598),
    .din1(y_4_load_1_reg_2603),
    .ce(1'b1),
    .dout(grp_fu_1418_p2)
);

activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_full_dsp_1_U1361(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(x_5_load_9_reg_2608),
    .din1(y_5_load_1_reg_2613),
    .ce(1'b1),
    .dout(grp_fu_1422_p2)
);

activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_full_dsp_1_U1362(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(x_6_load_9_reg_2618),
    .din1(y_6_load_1_reg_2623),
    .ce(1'b1),
    .dout(grp_fu_1426_p2)
);

activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_full_dsp_1_U1363(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(x_7_load_9_reg_2628),
    .din1(y_7_load_1_reg_2633),
    .ce(1'b1),
    .dout(grp_fu_1430_p2)
);

activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_full_dsp_1_U1364(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(x_8_load_9_reg_2638),
    .din1(y_8_load_1_reg_2643),
    .ce(1'b1),
    .dout(grp_fu_1434_p2)
);

activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_full_dsp_1_U1365(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(x_9_load_9_reg_2648),
    .din1(y_9_load_1_reg_2653),
    .ce(1'b1),
    .dout(grp_fu_1438_p2)
);

activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_full_dsp_1_U1366(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(x_10_load_9_reg_2658),
    .din1(y_10_load_1_reg_2663),
    .ce(1'b1),
    .dout(grp_fu_1442_p2)
);

activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_full_dsp_1_U1367(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(x_11_load_9_reg_2668),
    .din1(y_11_load_1_reg_2673),
    .ce(1'b1),
    .dout(grp_fu_1446_p2)
);

activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_full_dsp_1_U1368(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(x_12_load_9_reg_2678),
    .din1(y_12_load_1_reg_2683),
    .ce(1'b1),
    .dout(grp_fu_1450_p2)
);

activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_full_dsp_1_U1369(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(x_13_load_9_reg_2688),
    .din1(y_13_load_1_reg_2693),
    .ce(1'b1),
    .dout(grp_fu_1454_p2)
);

activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_full_dsp_1_U1370(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(x_14_load_9_reg_2698),
    .din1(y_14_load_1_reg_2703),
    .ce(1'b1),
    .dout(grp_fu_1458_p2)
);

activation_accelerator_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_full_dsp_1_U1371(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(x_15_load_9_reg_2708),
    .din1(y_15_load_1_reg_2713),
    .ce(1'b1),
    .dout(grp_fu_1462_p2)
);

activation_accelerator_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter5_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln760_fu_1474_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            idx_fu_134 <= add_ln760_fu_1568_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            idx_fu_134 <= 16'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        zext_ln768_1_reg_2218_pp0_iter1_reg[11 : 1] <= zext_ln768_1_reg_2218[11 : 1];
        zext_ln768_reg_2038_pp0_iter1_reg[11 : 0] <= zext_ln768_reg_2038[11 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        trunc_ln771_10_reg_2773 <= {{bitcast_ln771_11_fu_1733_p1[31:16]}};
        trunc_ln771_11_reg_2778 <= {{bitcast_ln771_12_fu_1747_p1[31:16]}};
        trunc_ln771_12_reg_2783 <= {{bitcast_ln771_13_fu_1761_p1[31:16]}};
        trunc_ln771_13_reg_2788 <= {{bitcast_ln771_14_fu_1775_p1[31:16]}};
        trunc_ln771_14_reg_2793 <= {{bitcast_ln771_15_fu_1789_p1[31:16]}};
        trunc_ln771_15_reg_2798 <= {{bitcast_ln771_16_fu_1803_p1[31:16]}};
        trunc_ln771_16_reg_2803 <= {{bitcast_ln771_17_fu_1817_p1[31:16]}};
        trunc_ln771_17_reg_2808 <= {{bitcast_ln771_18_fu_1831_p1[31:16]}};
        trunc_ln771_18_reg_2813 <= {{bitcast_ln771_19_fu_1845_p1[31:16]}};
        trunc_ln771_19_reg_2818 <= {{bitcast_ln771_20_fu_1859_p1[31:16]}};
        trunc_ln771_1_reg_2723 <= {{bitcast_ln771_1_fu_1593_p1[31:16]}};
        trunc_ln771_20_reg_2823 <= {{bitcast_ln771_21_fu_1873_p1[31:16]}};
        trunc_ln771_21_reg_2828 <= {{bitcast_ln771_22_fu_1887_p1[31:16]}};
        trunc_ln771_22_reg_2833 <= {{bitcast_ln771_23_fu_1901_p1[31:16]}};
        trunc_ln771_23_reg_2838 <= {{bitcast_ln771_24_fu_1915_p1[31:16]}};
        trunc_ln771_24_reg_2843 <= {{bitcast_ln771_25_fu_1929_p1[31:16]}};
        trunc_ln771_25_reg_2848 <= {{bitcast_ln771_26_fu_1943_p1[31:16]}};
        trunc_ln771_26_reg_2853 <= {{bitcast_ln771_27_fu_1957_p1[31:16]}};
        trunc_ln771_27_reg_2858 <= {{bitcast_ln771_28_fu_1971_p1[31:16]}};
        trunc_ln771_28_reg_2863 <= {{bitcast_ln771_29_fu_1985_p1[31:16]}};
        trunc_ln771_29_reg_2868 <= {{bitcast_ln771_30_fu_1999_p1[31:16]}};
        trunc_ln771_2_reg_2728 <= {{bitcast_ln771_2_fu_1607_p1[31:16]}};
        trunc_ln771_30_reg_2873 <= {{bitcast_ln771_31_fu_2013_p1[31:16]}};
        trunc_ln771_3_reg_2733 <= {{bitcast_ln771_3_fu_1621_p1[31:16]}};
        trunc_ln771_4_reg_2738 <= {{bitcast_ln771_4_fu_1635_p1[31:16]}};
        trunc_ln771_5_reg_2743 <= {{bitcast_ln771_5_fu_1649_p1[31:16]}};
        trunc_ln771_6_reg_2748 <= {{bitcast_ln771_6_fu_1663_p1[31:16]}};
        trunc_ln771_7_reg_2753 <= {{bitcast_ln771_7_fu_1677_p1[31:16]}};
        trunc_ln771_8_reg_2758 <= {{bitcast_ln771_8_fu_1691_p1[31:16]}};
        trunc_ln771_9_reg_2763 <= {{bitcast_ln771_9_fu_1705_p1[31:16]}};
        trunc_ln771_s_reg_2768 <= {{bitcast_ln771_10_fu_1719_p1[31:16]}};
        trunc_ln_reg_2718 <= {{bitcast_ln771_fu_1579_p1[31:16]}};
        zext_ln768_1_reg_2218_pp0_iter2_reg[11 : 1] <= zext_ln768_1_reg_2218_pp0_iter1_reg[11 : 1];
        zext_ln768_1_reg_2218_pp0_iter3_reg[11 : 1] <= zext_ln768_1_reg_2218_pp0_iter2_reg[11 : 1];
        zext_ln768_1_reg_2218_pp0_iter4_reg[11 : 1] <= zext_ln768_1_reg_2218_pp0_iter3_reg[11 : 1];
        zext_ln768_1_reg_2218_pp0_iter5_reg[11 : 1] <= zext_ln768_1_reg_2218_pp0_iter4_reg[11 : 1];
        zext_ln768_reg_2038_pp0_iter2_reg[11 : 0] <= zext_ln768_reg_2038_pp0_iter1_reg[11 : 0];
        zext_ln768_reg_2038_pp0_iter3_reg[11 : 0] <= zext_ln768_reg_2038_pp0_iter2_reg[11 : 0];
        zext_ln768_reg_2038_pp0_iter4_reg[11 : 0] <= zext_ln768_reg_2038_pp0_iter3_reg[11 : 0];
        zext_ln768_reg_2038_pp0_iter5_reg[11 : 0] <= zext_ln768_reg_2038_pp0_iter4_reg[11 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_0_load_9_reg_2558 <= x_0_q0;
        x_0_load_reg_2398 <= x_0_q1;
        x_10_load_9_reg_2658 <= x_10_q0;
        x_10_load_reg_2498 <= x_10_q1;
        x_11_load_9_reg_2668 <= x_11_q0;
        x_11_load_reg_2508 <= x_11_q1;
        x_12_load_9_reg_2678 <= x_12_q0;
        x_12_load_reg_2518 <= x_12_q1;
        x_13_load_9_reg_2688 <= x_13_q0;
        x_13_load_reg_2528 <= x_13_q1;
        x_14_load_9_reg_2698 <= x_14_q0;
        x_14_load_reg_2538 <= x_14_q1;
        x_15_load_9_reg_2708 <= x_15_q0;
        x_15_load_reg_2548 <= x_15_q1;
        x_1_load_9_reg_2568 <= x_1_q0;
        x_1_load_reg_2408 <= x_1_q1;
        x_2_load_9_reg_2578 <= x_2_q0;
        x_2_load_reg_2418 <= x_2_q1;
        x_3_load_9_reg_2588 <= x_3_q0;
        x_3_load_reg_2428 <= x_3_q1;
        x_4_load_9_reg_2598 <= x_4_q0;
        x_4_load_reg_2438 <= x_4_q1;
        x_5_load_9_reg_2608 <= x_5_q0;
        x_5_load_reg_2448 <= x_5_q1;
        x_6_load_9_reg_2618 <= x_6_q0;
        x_6_load_reg_2458 <= x_6_q1;
        x_7_load_9_reg_2628 <= x_7_q0;
        x_7_load_reg_2468 <= x_7_q1;
        x_8_load_9_reg_2638 <= x_8_q0;
        x_8_load_reg_2478 <= x_8_q1;
        x_9_load_9_reg_2648 <= x_9_q0;
        x_9_load_reg_2488 <= x_9_q1;
        y_0_load_1_reg_2563 <= y_0_q0;
        y_0_load_reg_2403 <= y_0_q1;
        y_10_load_1_reg_2663 <= y_10_q0;
        y_10_load_reg_2503 <= y_10_q1;
        y_11_load_1_reg_2673 <= y_11_q0;
        y_11_load_reg_2513 <= y_11_q1;
        y_12_load_1_reg_2683 <= y_12_q0;
        y_12_load_reg_2523 <= y_12_q1;
        y_13_load_1_reg_2693 <= y_13_q0;
        y_13_load_reg_2533 <= y_13_q1;
        y_14_load_1_reg_2703 <= y_14_q0;
        y_14_load_reg_2543 <= y_14_q1;
        y_15_load_1_reg_2713 <= y_15_q0;
        y_15_load_reg_2553 <= y_15_q1;
        y_1_load_1_reg_2573 <= y_1_q0;
        y_1_load_reg_2413 <= y_1_q1;
        y_2_load_1_reg_2583 <= y_2_q0;
        y_2_load_reg_2423 <= y_2_q1;
        y_3_load_1_reg_2593 <= y_3_q0;
        y_3_load_reg_2433 <= y_3_q1;
        y_4_load_1_reg_2603 <= y_4_q0;
        y_4_load_reg_2443 <= y_4_q1;
        y_5_load_1_reg_2613 <= y_5_q0;
        y_5_load_reg_2453 <= y_5_q1;
        y_6_load_1_reg_2623 <= y_6_q0;
        y_6_load_reg_2463 <= y_6_q1;
        y_7_load_1_reg_2633 <= y_7_q0;
        y_7_load_reg_2473 <= y_7_q1;
        y_8_load_1_reg_2643 <= y_8_q0;
        y_8_load_reg_2483 <= y_8_q1;
        y_9_load_1_reg_2653 <= y_9_q0;
        y_9_load_reg_2493 <= y_9_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln760_fu_1474_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        zext_ln768_1_reg_2218[11 : 1] <= zext_ln768_1_fu_1532_p1[11 : 1];
        zext_ln768_reg_2038[11 : 0] <= zext_ln768_fu_1490_p1[11 : 0];
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce1 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we1 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce1 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we1 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce1 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we1 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce1 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we1 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce1 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we1 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce1 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we1 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce1 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we1 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce1 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we1 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce1 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we1 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce1 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we1 = 1'b1;
    end else begin
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln760_fu_1474_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter5_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_i = 16'd0;
    end else begin
        ap_sig_allocacmp_i = idx_fu_134;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_ce0 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_ce1 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_we0 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_we1 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_ce0 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_ce1 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_we0 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_we1 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_ce0 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_ce1 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_we0 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_we1 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_ce0 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_ce1 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_we0 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_we1 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_ce0 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_ce1 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_we0 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_we1 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_ce0 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_ce1 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_we0 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_we1 = 1'b1;
    end else begin
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_0_ce0 = 1'b1;
    end else begin
        x_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_0_ce1 = 1'b1;
    end else begin
        x_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_10_ce0 = 1'b1;
    end else begin
        x_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_10_ce1 = 1'b1;
    end else begin
        x_10_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_11_ce0 = 1'b1;
    end else begin
        x_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_11_ce1 = 1'b1;
    end else begin
        x_11_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_12_ce0 = 1'b1;
    end else begin
        x_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_12_ce1 = 1'b1;
    end else begin
        x_12_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_13_ce0 = 1'b1;
    end else begin
        x_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_13_ce1 = 1'b1;
    end else begin
        x_13_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_14_ce0 = 1'b1;
    end else begin
        x_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_14_ce1 = 1'b1;
    end else begin
        x_14_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_15_ce0 = 1'b1;
    end else begin
        x_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_15_ce1 = 1'b1;
    end else begin
        x_15_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_1_ce0 = 1'b1;
    end else begin
        x_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_1_ce1 = 1'b1;
    end else begin
        x_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_2_ce0 = 1'b1;
    end else begin
        x_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_2_ce1 = 1'b1;
    end else begin
        x_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_3_ce0 = 1'b1;
    end else begin
        x_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_3_ce1 = 1'b1;
    end else begin
        x_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_4_ce0 = 1'b1;
    end else begin
        x_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_4_ce1 = 1'b1;
    end else begin
        x_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_5_ce0 = 1'b1;
    end else begin
        x_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_5_ce1 = 1'b1;
    end else begin
        x_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_6_ce0 = 1'b1;
    end else begin
        x_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_6_ce1 = 1'b1;
    end else begin
        x_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_7_ce0 = 1'b1;
    end else begin
        x_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_7_ce1 = 1'b1;
    end else begin
        x_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_8_ce0 = 1'b1;
    end else begin
        x_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_8_ce1 = 1'b1;
    end else begin
        x_8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_9_ce0 = 1'b1;
    end else begin
        x_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_9_ce1 = 1'b1;
    end else begin
        x_9_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        y_0_ce0 = 1'b1;
    end else begin
        y_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        y_0_ce1 = 1'b1;
    end else begin
        y_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        y_10_ce0 = 1'b1;
    end else begin
        y_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        y_10_ce1 = 1'b1;
    end else begin
        y_10_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        y_11_ce0 = 1'b1;
    end else begin
        y_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        y_11_ce1 = 1'b1;
    end else begin
        y_11_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        y_12_ce0 = 1'b1;
    end else begin
        y_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        y_12_ce1 = 1'b1;
    end else begin
        y_12_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        y_13_ce0 = 1'b1;
    end else begin
        y_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        y_13_ce1 = 1'b1;
    end else begin
        y_13_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        y_14_ce0 = 1'b1;
    end else begin
        y_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        y_14_ce1 = 1'b1;
    end else begin
        y_14_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        y_15_ce0 = 1'b1;
    end else begin
        y_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        y_15_ce1 = 1'b1;
    end else begin
        y_15_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        y_1_ce0 = 1'b1;
    end else begin
        y_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        y_1_ce1 = 1'b1;
    end else begin
        y_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        y_2_ce0 = 1'b1;
    end else begin
        y_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        y_2_ce1 = 1'b1;
    end else begin
        y_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        y_3_ce0 = 1'b1;
    end else begin
        y_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        y_3_ce1 = 1'b1;
    end else begin
        y_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        y_4_ce0 = 1'b1;
    end else begin
        y_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        y_4_ce1 = 1'b1;
    end else begin
        y_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        y_5_ce0 = 1'b1;
    end else begin
        y_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        y_5_ce1 = 1'b1;
    end else begin
        y_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        y_6_ce0 = 1'b1;
    end else begin
        y_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        y_6_ce1 = 1'b1;
    end else begin
        y_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        y_7_ce0 = 1'b1;
    end else begin
        y_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        y_7_ce1 = 1'b1;
    end else begin
        y_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        y_8_ce0 = 1'b1;
    end else begin
        y_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        y_8_ce1 = 1'b1;
    end else begin
        y_8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        y_9_ce0 = 1'b1;
    end else begin
        y_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        y_9_ce1 = 1'b1;
    end else begin
        y_9_ce1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_address0 = zext_ln768_1_reg_2218_pp0_iter5_reg;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_address1 = zext_ln768_reg_2038_pp0_iter5_reg;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_d0 = trunc_ln771_23_reg_2838;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_d1 = trunc_ln771_8_reg_2758;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_address0 = zext_ln768_1_reg_2218_pp0_iter5_reg;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_address1 = zext_ln768_reg_2038_pp0_iter5_reg;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_d0 = trunc_ln771_22_reg_2833;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_d1 = trunc_ln771_7_reg_2753;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_address0 = zext_ln768_1_reg_2218_pp0_iter5_reg;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_address1 = zext_ln768_reg_2038_pp0_iter5_reg;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_d0 = trunc_ln771_21_reg_2828;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_d1 = trunc_ln771_6_reg_2748;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_address0 = zext_ln768_1_reg_2218_pp0_iter5_reg;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_address1 = zext_ln768_reg_2038_pp0_iter5_reg;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_d0 = trunc_ln771_20_reg_2823;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_d1 = trunc_ln771_5_reg_2743;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_address0 = zext_ln768_1_reg_2218_pp0_iter5_reg;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_address1 = zext_ln768_reg_2038_pp0_iter5_reg;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_d0 = trunc_ln771_19_reg_2818;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_d1 = trunc_ln771_4_reg_2738;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_address0 = zext_ln768_1_reg_2218_pp0_iter5_reg;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_address1 = zext_ln768_reg_2038_pp0_iter5_reg;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_d0 = trunc_ln771_18_reg_2813;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_d1 = trunc_ln771_3_reg_2733;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_address0 = zext_ln768_1_reg_2218_pp0_iter5_reg;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_address1 = zext_ln768_reg_2038_pp0_iter5_reg;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_d0 = trunc_ln771_17_reg_2808;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_d1 = trunc_ln771_2_reg_2728;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_address0 = zext_ln768_1_reg_2218_pp0_iter5_reg;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_address1 = zext_ln768_reg_2038_pp0_iter5_reg;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_d0 = trunc_ln771_16_reg_2803;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_d1 = trunc_ln771_1_reg_2723;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_address0 = zext_ln768_1_reg_2218_pp0_iter5_reg;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_address1 = zext_ln768_reg_2038_pp0_iter5_reg;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_d0 = trunc_ln771_15_reg_2798;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_d1 = trunc_ln_reg_2718;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address0 = zext_ln768_1_reg_2218_pp0_iter5_reg;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address1 = zext_ln768_reg_2038_pp0_iter5_reg;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d0 = trunc_ln771_24_reg_2843;

assign activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d1 = trunc_ln771_9_reg_2763;

assign add_ln760_fu_1568_p2 = (ap_sig_allocacmp_i + 16'd32);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign bitcast_ln771_10_fu_1719_p1 = grp_fu_1378_p2;

assign bitcast_ln771_11_fu_1733_p1 = grp_fu_1382_p2;

assign bitcast_ln771_12_fu_1747_p1 = grp_fu_1386_p2;

assign bitcast_ln771_13_fu_1761_p1 = grp_fu_1390_p2;

assign bitcast_ln771_14_fu_1775_p1 = grp_fu_1394_p2;

assign bitcast_ln771_15_fu_1789_p1 = grp_fu_1398_p2;

assign bitcast_ln771_16_fu_1803_p1 = grp_fu_1402_p2;

assign bitcast_ln771_17_fu_1817_p1 = grp_fu_1406_p2;

assign bitcast_ln771_18_fu_1831_p1 = grp_fu_1410_p2;

assign bitcast_ln771_19_fu_1845_p1 = grp_fu_1414_p2;

assign bitcast_ln771_1_fu_1593_p1 = grp_fu_1342_p2;

assign bitcast_ln771_20_fu_1859_p1 = grp_fu_1418_p2;

assign bitcast_ln771_21_fu_1873_p1 = grp_fu_1422_p2;

assign bitcast_ln771_22_fu_1887_p1 = grp_fu_1426_p2;

assign bitcast_ln771_23_fu_1901_p1 = grp_fu_1430_p2;

assign bitcast_ln771_24_fu_1915_p1 = grp_fu_1434_p2;

assign bitcast_ln771_25_fu_1929_p1 = grp_fu_1438_p2;

assign bitcast_ln771_26_fu_1943_p1 = grp_fu_1442_p2;

assign bitcast_ln771_27_fu_1957_p1 = grp_fu_1446_p2;

assign bitcast_ln771_28_fu_1971_p1 = grp_fu_1450_p2;

assign bitcast_ln771_29_fu_1985_p1 = grp_fu_1454_p2;

assign bitcast_ln771_2_fu_1607_p1 = grp_fu_1346_p2;

assign bitcast_ln771_30_fu_1999_p1 = grp_fu_1458_p2;

assign bitcast_ln771_31_fu_2013_p1 = grp_fu_1462_p2;

assign bitcast_ln771_3_fu_1621_p1 = grp_fu_1350_p2;

assign bitcast_ln771_4_fu_1635_p1 = grp_fu_1354_p2;

assign bitcast_ln771_5_fu_1649_p1 = grp_fu_1358_p2;

assign bitcast_ln771_6_fu_1663_p1 = grp_fu_1362_p2;

assign bitcast_ln771_7_fu_1677_p1 = grp_fu_1366_p2;

assign bitcast_ln771_8_fu_1691_p1 = grp_fu_1370_p2;

assign bitcast_ln771_9_fu_1705_p1 = grp_fu_1374_p2;

assign bitcast_ln771_fu_1579_p1 = grp_fu_1338_p2;

assign icmp_ln760_fu_1474_p2 = ((ap_sig_allocacmp_i < 16'd49152) ? 1'b1 : 1'b0);

assign lshr_ln_fu_1480_p4 = {{ap_sig_allocacmp_i[15:4]}};

assign or_ln768_fu_1526_p2 = (lshr_ln_fu_1480_p4 | 12'd1);

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_address0 = zext_ln768_1_reg_2218_pp0_iter5_reg;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_address1 = zext_ln768_reg_2038_pp0_iter5_reg;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_d0 = trunc_ln771_25_reg_2848;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_d1 = trunc_ln771_s_reg_2768;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_address0 = zext_ln768_1_reg_2218_pp0_iter5_reg;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_address1 = zext_ln768_reg_2038_pp0_iter5_reg;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_d0 = trunc_ln771_26_reg_2853;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_d1 = trunc_ln771_10_reg_2773;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_address0 = zext_ln768_1_reg_2218_pp0_iter5_reg;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_address1 = zext_ln768_reg_2038_pp0_iter5_reg;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_d0 = trunc_ln771_27_reg_2858;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_d1 = trunc_ln771_11_reg_2778;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_address0 = zext_ln768_1_reg_2218_pp0_iter5_reg;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_address1 = zext_ln768_reg_2038_pp0_iter5_reg;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_d0 = trunc_ln771_28_reg_2863;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_d1 = trunc_ln771_12_reg_2783;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_address0 = zext_ln768_1_reg_2218_pp0_iter5_reg;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_address1 = zext_ln768_reg_2038_pp0_iter5_reg;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_d0 = trunc_ln771_29_reg_2868;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_d1 = trunc_ln771_13_reg_2788;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_address0 = zext_ln768_1_reg_2218_pp0_iter5_reg;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_address1 = zext_ln768_reg_2038_pp0_iter5_reg;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_d0 = trunc_ln771_30_reg_2873;

assign p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_d1 = trunc_ln771_14_reg_2793;

assign x_0_address0 = zext_ln768_1_fu_1532_p1;

assign x_0_address1 = zext_ln768_fu_1490_p1;

assign x_10_address0 = zext_ln768_1_fu_1532_p1;

assign x_10_address1 = zext_ln768_fu_1490_p1;

assign x_11_address0 = zext_ln768_1_fu_1532_p1;

assign x_11_address1 = zext_ln768_fu_1490_p1;

assign x_12_address0 = zext_ln768_1_fu_1532_p1;

assign x_12_address1 = zext_ln768_fu_1490_p1;

assign x_13_address0 = zext_ln768_1_fu_1532_p1;

assign x_13_address1 = zext_ln768_fu_1490_p1;

assign x_14_address0 = zext_ln768_1_fu_1532_p1;

assign x_14_address1 = zext_ln768_fu_1490_p1;

assign x_15_address0 = zext_ln768_1_fu_1532_p1;

assign x_15_address1 = zext_ln768_fu_1490_p1;

assign x_1_address0 = zext_ln768_1_fu_1532_p1;

assign x_1_address1 = zext_ln768_fu_1490_p1;

assign x_2_address0 = zext_ln768_1_fu_1532_p1;

assign x_2_address1 = zext_ln768_fu_1490_p1;

assign x_3_address0 = zext_ln768_1_fu_1532_p1;

assign x_3_address1 = zext_ln768_fu_1490_p1;

assign x_4_address0 = zext_ln768_1_fu_1532_p1;

assign x_4_address1 = zext_ln768_fu_1490_p1;

assign x_5_address0 = zext_ln768_1_fu_1532_p1;

assign x_5_address1 = zext_ln768_fu_1490_p1;

assign x_6_address0 = zext_ln768_1_fu_1532_p1;

assign x_6_address1 = zext_ln768_fu_1490_p1;

assign x_7_address0 = zext_ln768_1_fu_1532_p1;

assign x_7_address1 = zext_ln768_fu_1490_p1;

assign x_8_address0 = zext_ln768_1_fu_1532_p1;

assign x_8_address1 = zext_ln768_fu_1490_p1;

assign x_9_address0 = zext_ln768_1_fu_1532_p1;

assign x_9_address1 = zext_ln768_fu_1490_p1;

assign y_0_address0 = zext_ln768_1_fu_1532_p1;

assign y_0_address1 = zext_ln768_fu_1490_p1;

assign y_10_address0 = zext_ln768_1_fu_1532_p1;

assign y_10_address1 = zext_ln768_fu_1490_p1;

assign y_11_address0 = zext_ln768_1_fu_1532_p1;

assign y_11_address1 = zext_ln768_fu_1490_p1;

assign y_12_address0 = zext_ln768_1_fu_1532_p1;

assign y_12_address1 = zext_ln768_fu_1490_p1;

assign y_13_address0 = zext_ln768_1_fu_1532_p1;

assign y_13_address1 = zext_ln768_fu_1490_p1;

assign y_14_address0 = zext_ln768_1_fu_1532_p1;

assign y_14_address1 = zext_ln768_fu_1490_p1;

assign y_15_address0 = zext_ln768_1_fu_1532_p1;

assign y_15_address1 = zext_ln768_fu_1490_p1;

assign y_1_address0 = zext_ln768_1_fu_1532_p1;

assign y_1_address1 = zext_ln768_fu_1490_p1;

assign y_2_address0 = zext_ln768_1_fu_1532_p1;

assign y_2_address1 = zext_ln768_fu_1490_p1;

assign y_3_address0 = zext_ln768_1_fu_1532_p1;

assign y_3_address1 = zext_ln768_fu_1490_p1;

assign y_4_address0 = zext_ln768_1_fu_1532_p1;

assign y_4_address1 = zext_ln768_fu_1490_p1;

assign y_5_address0 = zext_ln768_1_fu_1532_p1;

assign y_5_address1 = zext_ln768_fu_1490_p1;

assign y_6_address0 = zext_ln768_1_fu_1532_p1;

assign y_6_address1 = zext_ln768_fu_1490_p1;

assign y_7_address0 = zext_ln768_1_fu_1532_p1;

assign y_7_address1 = zext_ln768_fu_1490_p1;

assign y_8_address0 = zext_ln768_1_fu_1532_p1;

assign y_8_address1 = zext_ln768_fu_1490_p1;

assign y_9_address0 = zext_ln768_1_fu_1532_p1;

assign y_9_address1 = zext_ln768_fu_1490_p1;

assign zext_ln768_1_fu_1532_p1 = or_ln768_fu_1526_p2;

assign zext_ln768_fu_1490_p1 = lshr_ln_fu_1480_p4;

always @ (posedge ap_clk) begin
    zext_ln768_reg_2038[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln768_reg_2038_pp0_iter1_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln768_reg_2038_pp0_iter2_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln768_reg_2038_pp0_iter3_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln768_reg_2038_pp0_iter4_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln768_reg_2038_pp0_iter5_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln768_1_reg_2218[0] <= 1'b1;
    zext_ln768_1_reg_2218[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln768_1_reg_2218_pp0_iter1_reg[0] <= 1'b1;
    zext_ln768_1_reg_2218_pp0_iter1_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln768_1_reg_2218_pp0_iter2_reg[0] <= 1'b1;
    zext_ln768_1_reg_2218_pp0_iter2_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln768_1_reg_2218_pp0_iter3_reg[0] <= 1'b1;
    zext_ln768_1_reg_2218_pp0_iter3_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln768_1_reg_2218_pp0_iter4_reg[0] <= 1'b1;
    zext_ln768_1_reg_2218_pp0_iter4_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln768_1_reg_2218_pp0_iter5_reg[0] <= 1'b1;
    zext_ln768_1_reg_2218_pp0_iter5_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
end

endmodule //activation_accelerator_float_add2
