// Seed: 3328468637
module module_0 ();
  if (1) begin : id_1
    case (id_1)
      1: begin : id_2
        always @(id_1 or posedge id_1) begin
          id_2 <= id_1 | id_1;
        end
        wire id_3;
      end
      default:
      always @(posedge 1) begin
        $display(1);
        id_1 = 1;
      end
    endcase
  end
endmodule
module module_1 (
    output wand  id_0,
    output logic id_1,
    input  tri   id_2,
    input  tri   id_3
);
  supply0 id_5;
  initial assume (id_3);
  assign id_0 = 1;
  module_0();
  assign id_0 = 1;
  id_6(
      .id_0(1), .id_1(id_1)
  );
  logic [7:0] id_7;
  always @(id_7[1] or posedge 1 or id_3 or 1, posedge id_5 or posedge id_3) id_1 <= 1;
  id_8(
      .id_0(id_5), .id_1((1) - 1'b0)
  );
endmodule
