# RISCV CPU

Supports the base RV32I instruction set (no ebreak or ecall). Processor has 5 stages and is pipelined.

ROM and RAM are in separate memory spaces.

Supports synthesis to a BASYS3 fpga and has support for vga, switches, buttons, and gpio.
