#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Jun 11 15:28:28 2023
# Process ID: 3972
# Current directory: C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9648 C:\Users\tisha\OneDrive\Desktop\FINAL XX\Lab 9_10\Nano_Proc.xpr
# Log file: C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/vivado.log
# Journal file: C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.xpr}
update_compile_order -fileset sources_1
reset_run impl_2
launch_runs impl_2 -jobs 4
wait_on_run impl_2
open_run impl_2
launch_simulation
open_wave_config {C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/PROC_7_seg_TB_behav.wcfg}
source PROC_7_seg_TB.tcl
close_sim
launch_simulation
open_wave_config {C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/PROC_7_seg_TB_behav.wcfg}
source PROC_7_seg_TB.tcl
update_compile_order -fileset sources_1
close_sim
launch_simulation
open_wave_config {C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/PROC_7_seg_TB_behav.wcfg}
source PROC_7_seg_TB.tcl
reset_run synth_2
launch_runs impl_2 -jobs 4
wait_on_run impl_2
synth_design -rtl -name rtl_1
current_design impl_2
refresh_design
current_design rtl_1
current_design impl_2
set_max_delay -from [get_pins {NANO_PROC_0/Slow_Clk_0/count_reg[4]/C}] -to [get_pins {NANO_PROC_0/Slow_Clk_0/count_reg[22]/R}] 1.0
set_max_delay -from [get_pins {NANO_PROC_0/Slow_Clk_0/count_reg[4]/C}] -to [get_pins {NANO_PROC_0/Slow_Clk_0/count_reg[22]/R}] 0.0
set_max_delay -from [get_pins {NANO_PROC_0/Slow_Clk_0/count_reg[4]/C}] -to [get_pins {NANO_PROC_0/Slow_Clk_0/count_reg[22]/R}] 1.0
set_max_delay -from [get_pins {NANO_PROC_0/Slow_Clk_0/count_reg[4]/C}] -to [get_pins {NANO_PROC_0/Slow_Clk_0/count_reg[21]/R}] 1.0
set_max_delay -from [get_pins {NANO_PROC_0/Slow_Clk_0/count_reg[4]/C}] -to [get_pins {NANO_PROC_0/Slow_Clk_0/count_reg[9]/R}] 1.0
set_max_delay -from [get_pins {NANO_PROC_0/Slow_Clk_0/count_reg[4]/C}] -to [get_pins {NANO_PROC_0/Slow_Clk_0/count_reg[12]/R}] 1.0
set_max_delay -from [get_pins {NANO_PROC_0/Slow_Clk_0/count_reg[4]/C}] -to [get_pins {NANO_PROC_0/Slow_Clk_0/count_reg[11]/R}] 1.0
set_max_delay -from [get_pins {NANO_PROC_0/Slow_Clk_0/count_reg[4]/C}] -to [get_pins {NANO_PROC_0/Slow_Clk_0/count_reg[10]/R}] 1.0
set_max_delay -from [get_pins {NANO_PROC_0/Slow_Clk_0/count_reg[4]/C}] -to [get_pins {NANO_PROC_0/Slow_Clk_0/count_reg[8]/R}] 1.0
set_max_delay -from [get_pins {NANO_PROC_0/Slow_Clk_0/count_reg[4]/C}] -to [get_pins {NANO_PROC_0/Slow_Clk_0/count_reg[7]/R}] 1.0
set_max_delay -from [get_pins {NANO_PROC_0/Slow_Clk_0/count_reg[4]/C}] -to [get_pins {NANO_PROC_0/Slow_Clk_0/count_reg[6]/R}] 1.0
set_max_delay -from [get_pins {NANO_PROC_0/Slow_Clk_0/count_reg[4]/C}] -to [get_pins {NANO_PROC_0/Slow_Clk_0/count_reg[5]/R}] 1.0
set_property target_constrs_file {C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/constrs_1/imports/Labs/Basys3Labs.xdc} [current_fileset -constrset]
save_constraints -force
reset_run synth_2
launch_runs impl_2 -jobs 4
wait_on_run impl_2
reset_run synth_2
launch_runs impl_2 -jobs 4
wait_on_run impl_2
reset_run impl_2
launch_runs impl_2 -jobs 4
wait_on_run impl_2
reset_run synth_2
launch_runs synth_2 -jobs 4
wait_on_run synth_2
launch_runs impl_2 -jobs 4
wait_on_run impl_2
set_property is_enabled false [get_files  {{C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sources_1/new/Slow_Clock_Register.vhd}}]
refresh_design
reset_run synth_2
launch_runs synth_2 -jobs 4
wait_on_run synth_2
close_design
launch_runs impl_2 -jobs 4
wait_on_run impl_2
reset_run synth_2
launch_runs impl_2 -jobs 4
wait_on_run impl_2
close_design
open_run impl_2
reset_run synth_2
launch_runs impl_2 -jobs 4
wait_on_run impl_2
close_design
close_sim
launch_simulation
open_wave_config {C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/PROC_7_seg_TB_behav.wcfg}
source PROC_7_seg_TB.tcl
close_sim
launch_simulation
open_wave_config {C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/PROC_7_seg_TB_behav.wcfg}
source PROC_7_seg_TB.tcl
reset_run synth_2
launch_runs impl_2 -jobs 4
wait_on_run impl_2
open_run impl_2
export_ip_user_files -of_objects  [get_files {{C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sources_1/new/Slow_Clock_Register.vhd}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sources_1/new/Slow_Clock_Register.vhd}}
close_sim
launch_simulation
open_wave_config {C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/PROC_7_seg_TB_behav.wcfg}
source PROC_7_seg_TB.tcl
close_sim
launch_simulation
open_wave_config {C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/PROC_7_seg_TB_behav.wcfg}
source PROC_7_seg_TB.tcl
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top PROC_TB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
open_wave_config {C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/PROC_7_seg_TB_behav.wcfg}
source PROC_TB.tcl
close_sim
launch_simulation
open_wave_config {C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/PROC_7_seg_TB_behav.wcfg}
source PROC_TB.tcl
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top NANO_PROC [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
close_sim
launch_simulation
open_wave_config {C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/PROC_7_seg_TB_behav.wcfg}
source PROC_TB.tcl
current_wave_config {PROC_7_seg_TB_behav.wcfg}
add_wave {{/PROC_TB}} 
save_wave_config {C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/PROC_7_seg_TB_behav.wcfg}
close_sim
launch_simulation
open_wave_config {C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/PROC_7_seg_TB_behav.wcfg}
source PROC_TB.tcl
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse -scan_for_includes {{C:/Users/tisha/OneDrive/Desktop/Xilinx Vivado/Labs/Lab 7/Lab_7.srcs/sim_1/new/TB_ LUT_16_7.vhd}}
import_files -fileset sim_1 -norecurse {{C:/Users/tisha/OneDrive/Desktop/Xilinx Vivado/Labs/Lab 7/Lab_7.srcs/sim_1/new/TB_ LUT_16_7.vhd}}
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top LUT_16_7 [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top TB_LUT_16_7 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
open_wave_config {C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/PROC_7_seg_TB_behav.wcfg}
source TB_LUT_16_7.tcl
current_wave_config {PROC_7_seg_TB_behav.wcfg}
add_wave {{/TB_LUT_16_7}} 
save_wave_config {C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/PROC_7_seg_TB_behav.wcfg}
close_sim
launch_simulation
open_wave_config {C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/PROC_7_seg_TB_behav.wcfg}
source TB_LUT_16_7.tcl
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse -scan_for_includes {{C:/Users/tisha/OneDrive/Desktop/Xilinx Vivado/Labs/Lab 5/Lab_5.srcs/sim_1/new/Slow_Clk_Sim.vhd}}
import_files -fileset sim_1 -norecurse {{C:/Users/tisha/OneDrive/Desktop/Xilinx Vivado/Labs/Lab 5/Lab_5.srcs/sim_1/new/Slow_Clk_Sim.vhd}}
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top Slow_Clk [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top Slow_Clk_Sim [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_simulation
open_wave_config {C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/PROC_7_seg_TB_behav.wcfg}
source Slow_Clk_Sim.tcl
current_wave_config {PROC_7_seg_TB_behav.wcfg}
add_wave {{/Slow_Clk_Sim}} 
save_wave_config {C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/PROC_7_seg_TB_behav.wcfg}
close_sim
launch_simulation
open_wave_config {C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/PROC_7_seg_TB_behav.wcfg}
source Slow_Clk_Sim.tcl
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sim_1/new/ROM_TB.vhd} w ]
add_files -fileset sim_1 {{C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sim_1/new/ROM_TB.vhd}}
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top ROM_TB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top ROM [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
launch_simulation
open_wave_config {C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/PROC_7_seg_TB_behav.wcfg}
source ROM_TB.tcl
current_wave_config {PROC_7_seg_TB_behav.wcfg}
add_wave {{/ROM_TB}} 
save_wave_config {C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/PROC_7_seg_TB_behav.wcfg}
close_sim
launch_simulation
open_wave_config {C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/PROC_7_seg_TB_behav.wcfg}
source ROM_TB.tcl
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sim_1/new/RCA3_TB.vhd} w ]
add_files -fileset sim_1 {{C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sim_1/new/RCA3_TB.vhd}}
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top RCA_3 [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top RCA3_TB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
open_wave_config {C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/PROC_7_seg_TB_behav.wcfg}
source RCA3_TB.tcl
current_wave_config {PROC_7_seg_TB_behav.wcfg}
add_wave {{/RCA3_TB}} 
save_wave_config {C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/PROC_7_seg_TB_behav.wcfg}
close_sim
launch_simulation
open_wave_config {C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/PROC_7_seg_TB_behav.wcfg}
source RCA3_TB.tcl
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sim_1/new/MUX_2Way_3Bit_TB.vhd} w ]
add_files -fileset sim_1 {{C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sim_1/new/MUX_2Way_3Bit_TB.vhd}}
update_compile_order -fileset sim_1
close_sim
launch_simulation
open_wave_config {C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/PROC_7_seg_TB_behav.wcfg}
source RCA3_TB.tcl
current_wave_config {PROC_7_seg_TB_behav.wcfg}
add_wave {{/RCA3_TB}} 
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top MUX_2Way_3Bit [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top MUX_2Way_3Bit_TB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
open_wave_config {C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/PROC_7_seg_TB_behav.wcfg}
source MUX_2Way_3Bit_TB.tcl
current_wave_config {PROC_7_seg_TB_behav.wcfg}
add_wave {{/MUX_2Way_3Bit_TB}} 
save_wave_config {C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/PROC_7_seg_TB_behav.wcfg}
close_sim
launch_simulation
open_wave_config {C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/PROC_7_seg_TB_behav.wcfg}
source MUX_2Way_3Bit_TB.tcl
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top ProgramCounter_Unit [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top Counter_Unit_TB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
open_wave_config {C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/PROC_7_seg_TB_behav.wcfg}
source Counter_Unit_TB.tcl
current_wave_config {PROC_7_seg_TB_behav.wcfg}
add_wave {{/Counter_Unit_TB}} 
save_wave_config {C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/PROC_7_seg_TB_behav.wcfg}
close_sim
launch_simulation
open_wave_config {C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/PROC_7_seg_TB_behav.wcfg}
source Counter_Unit_TB.tcl
close_sim
launch_simulation
open_wave_config {C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/PROC_7_seg_TB_behav.wcfg}
source Counter_Unit_TB.tcl
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sim_1/new/Decoder_2_to_4_TB.vhd} w ]
add_files -fileset sim_1 {{C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sim_1/new/Decoder_2_to_4_TB.vhd}}
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top Decoder_3_to_8 [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top Decoder_3_to_8_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
open_wave_config {C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/PROC_7_seg_TB_behav.wcfg}
source Decoder_3_to_8_tb.tcl
current_wave_config {PROC_7_seg_TB_behav.wcfg}
add_wave {{/Decoder_3_to_8_tb}} 
save_wave_config {C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/PROC_7_seg_TB_behav.wcfg}
close_sim
launch_simulation
open_wave_config {C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/PROC_7_seg_TB_behav.wcfg}
source Decoder_3_to_8_tb.tcl
close_sim
launch_simulation
open_wave_config {C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/PROC_7_seg_TB_behav.wcfg}
source Decoder_3_to_8_tb.tcl
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top Decoder_3_to_8_TB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top RegisterBank_4bit [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
launch_simulation
launch_simulation
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top RegisterBank_TB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
open_wave_config {C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/PROC_7_seg_TB_behav.wcfg}
source RegisterBank_TB.tcl
current_wave_config {PROC_7_seg_TB_behav.wcfg}
add_wave {{/RegisterBank_TB}} 
save_wave_config {C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/PROC_7_seg_TB_behav.wcfg}
close_sim
launch_simulation
open_wave_config {C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/PROC_7_seg_TB_behav.wcfg}
source RegisterBank_TB.tcl
close_sim
launch_simulation
open_wave_config {C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/PROC_7_seg_TB_behav.wcfg}
source RegisterBank_TB.tcl
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sim_1/new/MUX_2Way_4Bit_TB.vhd} w ]
add_files -fileset sim_1 {{C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sim_1/new/MUX_2Way_4Bit_TB.vhd}}
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top MUX_2Way_4Bit_TB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top MUX_2Way_4Bit [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
launch_simulation
open_wave_config {C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/PROC_7_seg_TB_behav.wcfg}
source MUX_2Way_4Bit_TB.tcl
current_wave_config {PROC_7_seg_TB_behav.wcfg}
add_wave {{/MUX_2Way_4Bit_TB}} 
save_wave_config {C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/PROC_7_seg_TB_behav.wcfg}
close_sim
launch_simulation
open_wave_config {C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/PROC_7_seg_TB_behav.wcfg}
source MUX_2Way_4Bit_TB.tcl
close_sim
launch_simulation
open_wave_config {C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/PROC_7_seg_TB_behav.wcfg}
source MUX_2Way_4Bit_TB.tcl
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sim_1/new/MUX_8Way_4Bit_TB.vhd} w ]
add_files -fileset sim_1 {{C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/Nano_Proc.srcs/sim_1/new/MUX_8Way_4Bit_TB.vhd}}
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top MUX_8Way_4Bit_TB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top MUX_8Way_4Bit [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
launch_simulation
open_wave_config {C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/PROC_7_seg_TB_behav.wcfg}
source MUX_8Way_4Bit_TB.tcl
current_wave_config {PROC_7_seg_TB_behav.wcfg}
add_wave {{/MUX_8Way_4Bit_TB}} 
save_wave_config {C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/PROC_7_seg_TB_behav.wcfg}
close_sim
launch_simulation
open_wave_config {C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/PROC_7_seg_TB_behav.wcfg}
source MUX_8Way_4Bit_TB.tcl
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top ADDSUB_TB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top ADD_SUB_unit [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_simulation
open_wave_config {C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/PROC_7_seg_TB_behav.wcfg}
source ADDSUB_TB.tcl
current_wave_config {PROC_7_seg_TB_behav.wcfg}
add_wave {{/ADDSUB_TB}} 
save_wave_config {C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/PROC_7_seg_TB_behav.wcfg}
close_sim
current_sim simulation_36
launch_simulation
open_wave_config {C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/PROC_7_seg_TB_behav.wcfg}
source ADDSUB_TB.tcl
close_sim
launch_simulation
open_wave_config {C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/PROC_7_seg_TB_behav.wcfg}
source ADDSUB_TB.tcl
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top Instruction_Decoder [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top Instruction_Decorder_TB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
open_wave_config {C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/PROC_7_seg_TB_behav.wcfg}
source Instruction_Decorder_TB.tcl
current_wave_config {PROC_7_seg_TB_behav.wcfg}
add_wave {{/Instruction_Decorder_TB}} 
save_wave_config {C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/PROC_7_seg_TB_behav.wcfg}
close_sim
launch_simulation
open_wave_config {C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/PROC_7_seg_TB_behav.wcfg}
source Instruction_Decorder_TB.tcl
close_sim
launch_simulation
open_wave_config {C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/PROC_7_seg_TB_behav.wcfg}
source Instruction_Decorder_TB.tcl
close_sim
launch_simulation
open_wave_config {C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/PROC_7_seg_TB_behav.wcfg}
source Instruction_Decorder_TB.tcl
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top PROC_7_seg [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top PROC_7_seg_TB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
current_sim simulation_7
close_sim
launch_simulation
open_wave_config {C:/Users/tisha/OneDrive/Desktop/FINAL XX/Lab 9_10/PROC_7_seg_TB_behav.wcfg}
source PROC_7_seg_TB.tcl
