
---------- Begin Simulation Statistics ----------
final_tick                                30376156250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    740                       # Simulator instruction rate (inst/s)
host_mem_usage                               11282600                       # Number of bytes of host memory used
host_op_rate                                      758                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 28881.97                       # Real time elapsed on the host
host_tick_rate                                 704666                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    21368838                       # Number of instructions simulated
sim_ops                                      21892030                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.020352                       # Number of seconds simulated
sim_ticks                                 20352128125                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.359035                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  743529                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               763698                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1035                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              5562                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            754040                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               6273                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            7438                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1165                       # Number of indirect misses.
system.cpu.branchPred.lookups                  804035                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   15550                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1098                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4758076                       # Number of instructions committed
system.cpu.committedOps                       4835914                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.382774                       # CPI: cycles per instruction
system.cpu.discardedOps                         15081                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            2413578                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            157060                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          1471269                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         4996768                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.295615                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     1035                       # number of quiesce instructions executed
system.cpu.numCycles                         16095494                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      1035                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 3153240     65.20%     65.20% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2284      0.05%     65.25% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::MemRead                 174936      3.62%     68.87% # Class of committed instruction
system.cpu.op_class_0::MemWrite               1505454     31.13%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4835914                       # Class of committed instruction
system.cpu.quiesceCycles                     16467911                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        11098726                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests           45                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1558                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1385665                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  30376156250                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  30376156250                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  30376156250                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  30376156250                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              471051                       # Transaction distribution
system.membus.trans_dist::ReadResp             472283                       # Transaction distribution
system.membus.trans_dist::WriteReq             230544                       # Transaction distribution
system.membus.trans_dist::WriteResp            230544                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          861                       # Transaction distribution
system.membus.trans_dist::CleanEvict              683                       # Transaction distribution
system.membus.trans_dist::ReadExReq               480                       # Transaction distribution
system.membus.trans_dist::ReadExResp              481                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            188                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1044                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       691200                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        691200                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          395                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          395                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port          162                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         4140                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1386812                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        16650                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1407764                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      1382400                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      1382400                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2790559                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        12032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        12032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         3712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         8280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       148992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        22770                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       183754                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     44236800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     44236800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                44432586                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2086050                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000028                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.005318                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2085991    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      59      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2086050                       # Request fanout histogram
system.membus.reqLayer6.occupancy          3496580914                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              17.2                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            21220625                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              499171                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             3972000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  30376156250                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           20152245                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         2819596085                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             13.9                       # Layer utilization (%)
system.membus.respLayer3.occupancy             940750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  30376156250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  30376156250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  30376156250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  30376156250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       442368                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       442368                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       948357                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       948357                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         7200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         9450                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        16650                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      2764800                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      2764800                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      2781450                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         7920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        14850                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        22770                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     44236800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     44236800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     44259570                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         4816764500                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             23.7                       # Network utilization (%)
system.acctest.local_bus.averageQueuingDelay          690                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay         6000                       # Tail queuing delay (ticks)
system.acctest.local_bus.reqLayer0.occupancy   3908169799                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         19.2                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   2275461000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         11.2                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  30376156250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  30376156250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  30376156250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  30376156250                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  30376156250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  30376156250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  30376156250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  30376156250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  30376156250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  30376156250                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  30376156250                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       470016                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       470016                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       221184                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       221184                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      1382400                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      1382400                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     44236800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     44236800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       835092                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       835092    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       835092                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   1920197445                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          9.4                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   2571264000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         12.6                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  30376156250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  30376156250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  30376156250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  30376156250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  30376156250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     42467328                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     14155776                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     56623104                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     23592960                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     30081024                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     53673984                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     10616832                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       442368                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     11059200                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      5898240                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       940032                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      6838272                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2086628373                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    695542791                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2782171164                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1159237985                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1478028431                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2637266416                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   3245866358                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2173571222                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   5419437580                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  30376156250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  30376156250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  30376156250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  30376156250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  30376156250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  30376156250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  30376156250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  30376156250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  30376156250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  30376156250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  30376156250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  30376156250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  30376156250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  30376156250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  30376156250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  30376156250                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  30376156250                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  30376156250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  30376156250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        12032                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         3712                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        15744                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        12032                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        12032                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          188                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           58                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          246                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       591191                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       182389                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         773580                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       591191                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       591191                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       591191                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       182389                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        773580                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  30376156250                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  30376156250                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  30376156250                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  30376156250                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  30376156250                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  30376156250                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  30376156250                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  30376156250                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  30376156250                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  30376156250                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  30376156250                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  30376156250                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  30376156250                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  30376156250                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     30081024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          93888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           30174912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        55104                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     14155776                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        14210880                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       470016                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            1467                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              471483                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          861                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       221184                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             222045                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1478028431                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           4613179                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1482641609                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        2707530                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    695542791                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            698250321                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        2707530                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2173571222                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          4613179                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2180891931                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       857.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    690822.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      1444.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000560254250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          231                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          231                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              847908                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             236536                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      471482                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     222045                       # Number of write requests accepted
system.mem_ctrls.readBursts                    471482                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   222045                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    400                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     4                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             29423                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             29450                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             29465                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             29451                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             29449                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             29439                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             29451                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             29436                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             29436                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             29436                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            29468                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            29428                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            29442                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            29442                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            29430                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            29436                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             13861                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             13866                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             13886                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             13882                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             13877                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             13876                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             13892                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             13876                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             13879                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             13871                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            13917                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            13875                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            13874                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            13869                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            13876                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            13874                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.43                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.20                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  15151944300                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2355410000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             27517846800                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32164.13                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58414.13                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       334                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   439207                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  206473                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.23                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.99                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                471482                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               222045                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1917                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     662                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1349                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1587                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  416228                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   16531                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   16390                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   16417                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  16602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  38220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  36379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  16913                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   5465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4896                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4593                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5061                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4721                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   4519                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2980                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2923                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3098                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2870                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2039                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1946                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1906                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1912                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1901                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1890                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1891                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1916                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2029                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2059                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2091                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1972                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1964                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1968                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1968                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1968                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1969                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1990                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    671                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        47453                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    934.818368                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   849.771822                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   243.856049                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1382      2.91%      2.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1230      2.59%      5.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          738      1.56%      7.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          681      1.44%      8.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          817      1.72%     10.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          691      1.46%     11.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          601      1.27%     12.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          833      1.76%     14.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        40480     85.31%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        47453                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          231                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    2039.406926                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1851.707393                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127            14      6.06%      6.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           95     41.13%     47.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           98     42.42%     89.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7295           24     10.39%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           231                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          231                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     961.259740                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    786.994005                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    249.363437                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31             15      6.49%      6.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           17      7.36%     13.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          199     86.15%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           231                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               30149248                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   25600                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                14211264                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                30174848                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             14210880                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1481.38                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       698.27                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1482.64                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    698.25                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        17.03                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.57                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.46                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   20351861875                       # Total gap between requests
system.mem_ctrls.avgGap                      29345.45                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     30056832                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        92416                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        56576                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     14154688                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1476839759.232795238495                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 4540851.916438099928                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2779856.713387313299                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 695489332.273452401161                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       470016                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         1466                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          861                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       221184                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  27457637545                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     60209255                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  57121286395                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 352100575005                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58418.52                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     41070.43                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  66342957.49                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1591889.90                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.16                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  10748248920                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1100820000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   8503535330                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  30376156250                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                2070                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          1035                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9944783.695652                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2280906.848439                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         1035    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      5614750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11984375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            1035                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     20083305125                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  10292851125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  30376156250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      2524730                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2524730                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2524730                       # number of overall hits
system.cpu.icache.overall_hits::total         2524730                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          188                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            188                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          188                       # number of overall misses
system.cpu.icache.overall_misses::total           188                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      8175625                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      8175625                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      8175625                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      8175625                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2524918                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2524918                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2524918                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2524918                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000074                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000074                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000074                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000074                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43487.367021                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43487.367021                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43487.367021                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43487.367021                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          188                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          188                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          188                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          188                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      7878875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      7878875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      7878875                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      7878875                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000074                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000074                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000074                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000074                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41908.909574                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41908.909574                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41908.909574                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41908.909574                       # average overall mshr miss latency
system.cpu.icache.replacements                     19                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2524730                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2524730                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          188                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           188                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      8175625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      8175625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2524918                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2524918                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000074                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000074                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43487.367021                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43487.367021                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          188                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          188                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      7878875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      7878875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000074                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000074                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41908.909574                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41908.909574                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  30376156250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           317.259326                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2261673                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                19                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          119035.421053                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   317.259326                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.619647                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.619647                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          321                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          317                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.626953                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5050024                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5050024                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  30376156250                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  30376156250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  30376156250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       286890                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           286890                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       286890                       # number of overall hits
system.cpu.dcache.overall_hits::total          286890                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1951                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1951                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1951                       # number of overall misses
system.cpu.dcache.overall_misses::total          1951                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    142739625                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    142739625                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    142739625                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    142739625                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       288841                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       288841                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       288841                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       288841                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.006755                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.006755                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.006755                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.006755                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 73162.288570                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73162.288570                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 73162.288570                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73162.288570                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          861                       # number of writebacks
system.cpu.dcache.writebacks::total               861                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          427                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          427                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          427                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          427                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1524                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1524                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1524                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1524                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        10395                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        10395                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    110546125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    110546125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    110546125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    110546125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     22477875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     22477875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.005276                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005276                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.005276                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005276                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 72536.827428                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 72536.827428                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 72536.827428                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 72536.827428                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2162.373737                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2162.373737                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   1525                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       174367                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          174367                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         1068                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1068                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     80881000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     80881000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       175435                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       175435                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.006088                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.006088                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 75731.273408                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75731.273408                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           24                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           24                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         1044                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1044                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1035                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1035                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     78360750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     78360750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     22477875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     22477875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.005951                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005951                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 75058.189655                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75058.189655                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21717.753623                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21717.753623                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       112523                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         112523                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          883                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          883                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     61858625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     61858625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       113406                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       113406                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.007786                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.007786                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 70055.067950                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 70055.067950                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          403                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          403                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          480                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          480                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         9360                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         9360                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     32185375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     32185375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.004233                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004233                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 67052.864583                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 67052.864583                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       691200                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       691200                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   7189452125                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   7189452125                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10401.406431                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10401.406431                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data       170122                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total       170122                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       521078                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       521078                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   6975850969                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   6975850969                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 13387.345021                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 13387.345021                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  30376156250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              112636                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1525                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             73.859672                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           66                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          412                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           30                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6686489                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6686489                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  30376156250                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  30376156250                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                30376302500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    740                       # Simulator instruction rate (inst/s)
host_mem_usage                               11282600                       # Number of bytes of host memory used
host_op_rate                                      758                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 28882.04                       # Real time elapsed on the host
host_tick_rate                                 704669                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    21368847                       # Number of instructions simulated
sim_ops                                      21892045                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.020352                       # Number of seconds simulated
sim_ticks                                 20352274375                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.358273                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  743530                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               763705                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1036                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              5564                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            754040                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               6273                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            7438                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1165                       # Number of indirect misses.
system.cpu.branchPred.lookups                  804044                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   15552                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1098                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4758085                       # Number of instructions committed
system.cpu.committedOps                       4835929                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.382816                       # CPI: cycles per instruction
system.cpu.discardedOps                         15088                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            2413599                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            157060                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          1471270                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         4996954                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.295612                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     1035                       # number of quiesce instructions executed
system.cpu.numCycles                         16095728                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      1035                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 3153248     65.20%     65.20% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2284      0.05%     65.25% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     65.25% # Class of committed instruction
system.cpu.op_class_0::MemRead                 174942      3.62%     68.87% # Class of committed instruction
system.cpu.op_class_0::MemWrite               1505454     31.13%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4835929                       # Class of committed instruction
system.cpu.quiesceCycles                     16467911                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        11098774                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests           45                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1560                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1385669                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  30376302500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  30376302500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  30376302500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  30376302500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              471051                       # Transaction distribution
system.membus.trans_dist::ReadResp             472285                       # Transaction distribution
system.membus.trans_dist::WriteReq             230544                       # Transaction distribution
system.membus.trans_dist::WriteResp            230544                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          862                       # Transaction distribution
system.membus.trans_dist::CleanEvict              684                       # Transaction distribution
system.membus.trans_dist::ReadExReq               480                       # Transaction distribution
system.membus.trans_dist::ReadExResp              481                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            188                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1046                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       691200                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        691200                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          395                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          395                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port          162                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         4140                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1386818                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        16650                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1407770                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      1382400                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      1382400                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2790565                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        12032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        12032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         3712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         8280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       149184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        22770                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       183946                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     44236800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     44236800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                44432778                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2086052                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000028                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.005318                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2085993    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      59      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2086052                       # Request fanout histogram
system.membus.reqLayer6.occupancy          3496590914                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              17.2                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            21220625                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              499171                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             3972000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  30376302500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           20163745                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         2819596085                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             13.9                       # Layer utilization (%)
system.membus.respLayer3.occupancy             940750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  30376302500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  30376302500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  30376302500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  30376302500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       442368                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       442368                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       948357                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       948357                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         7200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         9450                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        16650                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      2764800                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      2764800                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      2781450                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         7920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        14850                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        22770                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     44236800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     44236800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     44259570                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         4816764500                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             23.7                       # Network utilization (%)
system.acctest.local_bus.averageQueuingDelay          690                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay         6000                       # Tail queuing delay (ticks)
system.acctest.local_bus.reqLayer0.occupancy   3908169799                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         19.2                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   2275461000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         11.2                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  30376302500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  30376302500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  30376302500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  30376302500                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  30376302500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  30376302500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  30376302500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  30376302500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  30376302500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  30376302500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  30376302500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       470016                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       470016                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       221184                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       221184                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      1382400                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      1382400                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     44236800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     44236800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       835092                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       835092    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       835092                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   1920197445                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          9.4                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   2571264000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         12.6                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  30376302500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  30376302500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  30376302500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  30376302500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  30376302500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     42467328                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     14155776                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     56623104                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     23592960                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     30081024                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     53673984                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     10616832                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       442368                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     11059200                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      5898240                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       940032                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      6838272                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2086613379                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    695537793                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2782151172                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1159229655                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1478017810                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2637247465                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   3245843034                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2173555603                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   5419398637                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  30376302500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  30376302500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  30376302500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  30376302500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  30376302500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  30376302500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  30376302500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  30376302500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  30376302500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  30376302500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  30376302500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  30376302500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  30376302500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  30376302500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  30376302500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  30376302500                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  30376302500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  30376302500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  30376302500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        12032                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         3712                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        15744                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        12032                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        12032                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          188                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           58                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          246                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       591187                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       182387                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         773574                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       591187                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       591187                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       591187                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       182387                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        773574                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  30376302500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  30376302500                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  30376302500                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  30376302500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  30376302500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  30376302500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  30376302500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  30376302500                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  30376302500                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  30376302500                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  30376302500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  30376302500                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  30376302500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  30376302500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     30081024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          94016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           30175040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        55168                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     14155776                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        14210944                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       470016                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            1469                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              471485                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          862                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       221184                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             222046                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1478017810                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           4619435                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1482637245                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        2710655                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    695537793                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            698248448                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        2710655                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2173555603                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          4619435                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2180885693                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       858.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    690822.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      1446.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000560254250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          231                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          231                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              847913                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             236536                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      471484                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     222046                       # Number of write requests accepted
system.mem_ctrls.readBursts                    471484                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   222046                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    400                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     4                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             29423                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             29450                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             29465                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             29451                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             29449                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             29439                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             29451                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             29436                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             29436                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             29436                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            29470                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            29428                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            29442                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            29442                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            29430                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            29436                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             13861                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             13866                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             13886                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             13882                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             13877                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             13876                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             13892                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             13876                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             13879                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             13871                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            13917                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            13875                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            13874                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            13869                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            13876                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            13874                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.43                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.20                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  15151944300                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2355420000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             27517899300                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32164.00                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58414.00                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       334                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   439209                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  206473                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.23                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.99                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                471484                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               222046                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1919                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     662                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1349                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1587                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  416228                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   16531                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   16390                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   16417                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  16603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  38220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  36379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  16913                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   5465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4896                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4593                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5061                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4721                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   4519                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2980                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2923                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3098                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2870                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2039                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1946                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1906                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1912                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1901                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1890                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1891                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1916                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2029                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2059                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2091                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1972                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1964                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1968                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1968                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1968                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1969                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1990                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    671                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        47453                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    934.818368                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   849.771822                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   243.856049                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1382      2.91%      2.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1230      2.59%      5.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          738      1.56%      7.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          681      1.44%      8.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          817      1.72%     10.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          691      1.46%     11.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          601      1.27%     12.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          833      1.76%     14.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        40480     85.31%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        47453                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          231                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    2039.406926                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1851.707393                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127            14      6.06%      6.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           95     41.13%     47.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           98     42.42%     89.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7295           24     10.39%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           231                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          231                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     961.259740                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    786.994005                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    249.363437                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31             15      6.49%      6.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           17      7.36%     13.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          199     86.15%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           231                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               30149376                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   25600                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                14211264                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                30174976                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             14210944                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1481.38                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       698.26                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1482.63                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    698.25                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        17.03                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.57                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.46                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   20352303125                       # Total gap between requests
system.mem_ctrls.avgGap                      29345.96                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     30056832                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        92544                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        56576                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     14154688                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1476829146.767042875290                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 4547108.509586413391                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2779836.737534155603                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 695484334.536444187164                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       470016                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         1468                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          862                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       221184                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  27457637545                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     60261755                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  57121286395                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 352100575005                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58418.52                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     41050.24                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  66265993.50                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1591889.90                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.16                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  10748248920                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1100820000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   8503681580                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  30376302500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                2070                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          1035                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9944783.695652                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2280906.848439                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         1035    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      5614750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11984375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            1035                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     20083451375                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  10292851125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  30376302500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      2524741                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2524741                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2524741                       # number of overall hits
system.cpu.icache.overall_hits::total         2524741                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          188                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            188                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          188                       # number of overall misses
system.cpu.icache.overall_misses::total           188                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      8175625                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      8175625                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      8175625                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      8175625                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2524929                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2524929                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2524929                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2524929                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000074                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000074                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000074                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000074                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43487.367021                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43487.367021                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43487.367021                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43487.367021                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          188                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          188                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          188                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          188                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      7878875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      7878875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      7878875                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      7878875                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000074                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000074                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000074                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000074                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41908.909574                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41908.909574                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41908.909574                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41908.909574                       # average overall mshr miss latency
system.cpu.icache.replacements                     19                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2524741                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2524741                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          188                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           188                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      8175625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      8175625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2524929                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2524929                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000074                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000074                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43487.367021                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43487.367021                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          188                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          188                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      7878875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      7878875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000074                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000074                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41908.909574                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41908.909574                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  30376302500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           317.259353                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             6911776                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               340                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          20328.752941                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   317.259353                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.619647                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.619647                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          321                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          317                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.626953                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5050046                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5050046                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  30376302500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  30376302500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  30376302500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       286894                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           286894                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       286894                       # number of overall hits
system.cpu.dcache.overall_hits::total          286894                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1953                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1953                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1953                       # number of overall misses
system.cpu.dcache.overall_misses::total          1953                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    142860875                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    142860875                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    142860875                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    142860875                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       288847                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       288847                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       288847                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       288847                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.006761                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.006761                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.006761                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.006761                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 73149.449565                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73149.449565                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 73149.449565                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73149.449565                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          862                       # number of writebacks
system.cpu.dcache.writebacks::total               862                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          427                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          427                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          427                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          427                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1526                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1526                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1526                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1526                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        10395                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        10395                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    110664000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    110664000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    110664000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    110664000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     22477875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     22477875                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.005283                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005283                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.005283                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005283                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 72519.003932                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 72519.003932                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 72519.003932                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 72519.003932                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2162.373737                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2162.373737                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   1527                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       174371                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          174371                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         1070                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1070                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     81002250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     81002250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       175441                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       175441                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.006099                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.006099                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 75703.037383                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75703.037383                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           24                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           24                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         1046                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1046                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1035                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1035                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     78478625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     78478625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     22477875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     22477875                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.005962                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005962                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 75027.366157                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75027.366157                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21717.753623                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21717.753623                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       112523                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         112523                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          883                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          883                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     61858625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     61858625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       113406                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       113406                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.007786                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.007786                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 70055.067950                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 70055.067950                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          403                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          403                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          480                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          480                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         9360                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         9360                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     32185375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     32185375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.004233                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004233                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 67052.864583                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 67052.864583                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       691200                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       691200                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   7189452125                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   7189452125                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10401.406431                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10401.406431                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data       170122                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total       170122                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       521078                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       521078                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   6975850969                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   6975850969                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 13387.345021                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 13387.345021                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  30376302500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              291723                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              2039                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            143.071604                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           66                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          410                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           30                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6686515                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6686515                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  30376302500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  30376302500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
