/*
 *  Copyright (C) 2017-2020 Texas Instruments Incorporated
 *
 *  Redistribution and use in source and binary forms, with or without
 *  modification, are permitted provided that the following conditions
 *  are met:
 *
 *    Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 *
 *    Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the
 *    documentation and/or other materials provided with the
 *    distribution.
 *
 *    Neither the name of Texas Instruments Incorporated nor the names of
 *    its contributors may be used to endorse or promote products derived
 *    from this software without specific prior written permission.
 *
 *  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
 *  "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
 *  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
 *  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
 *  OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
 *  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
 *  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
 *  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
 *  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
 *  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
 *  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 *
 */
/**
 * \ingroup TISCI
 * \defgroup tisci_resasg_types tisci_resasg_types
 *
 * DMSC controls the power management, security and resource management
 * of the device.
 *
 *
 * @{
 */
/**
 *
 *  \brief  This file contains:
 *
 *          WARNING!!: Autogenerated file from SYSFW. DO NOT MODIFY!!
 * Resource Management
 *
 * Resource Assignment Subtype definitions
 *
 * Data version: 000000_000000
 *
 */
#ifndef TISCI_RESASG_TYPES_H
#define TISCI_RESASG_TYPES_H

/**
 * Resource assignment type shift
 */
#define TISCI_RESASG_TYPE_SHIFT (0x0006U)
/**
 * Resource assignment type mask
 */
#define TISCI_RESASG_TYPE_MASK (0xFFC0U)
/**
 * Resource assignment subtype shift
 */
#define TISCI_RESASG_SUBTYPE_SHIFT (0x0000U)
/**
 * Resource assignment subtype mask
 */
#define TISCI_RESASG_SUBTYPE_MASK (0x003FU)
/**
 * Macro to create unique resource assignment types using type and subtype
 */

#define TISCI_RESASG_UTYPE(type, subtype) \
    (((type << TISCI_RESASG_TYPE_SHIFT) & TISCI_RESASG_TYPE_MASK) | \
     ((subtype << TISCI_RESASG_SUBTYPE_SHIFT) & TISCI_RESASG_SUBTYPE_MASK))

/**
 * IA subtypes definitions
 */
#define TISCI_RESASG_SUBTYPE_IA_VINT (0x000AU)
#define TISCI_RESASG_SUBTYPE_GLOBAL_EVENT_GEVT (0x000BU)
#define TISCI_RESASG_SUBTYPE_GLOBAL_EVENT_MEVT (0x000CU)
#define TISCI_RESASG_SUBTYPE_GLOBAL_EVENT_SEVT (0x000DU)
#define TISCI_RESASG_SUBTYPES_IA_CNT (0x0004U)

/**
 * IRQ subtypes definitions
 */
#define TISCI_RESASG_SUBTYPE_ESM0_ESM_PLS_EVENT0_IRQ_GROUP0_FROM_GPIOMUX_INTRTR0 (0x0000U)
#define TISCI_RESASG_SUBTYPE_ESM0_ESM_PLS_EVENT1_IRQ_GROUP0_FROM_GPIOMUX_INTRTR0 (0x0001U)
#define TISCI_RESASG_SUBTYPE_ESM0_ESM_PLS_EVENT2_IRQ_GROUP0_FROM_GPIOMUX_INTRTR0 (0x0002U)
#define TISCI_RESASG_SUBTYPE_GIC0_SPI_IRQ_GROUP0_FROM_CMPEVENT_INTRTR0 (0x0003U)
#define TISCI_RESASG_SUBTYPE_GIC0_SPI_IRQ_GROUP0_FROM_GPIOMUX_INTRTR0 (0x0001U)
#define TISCI_RESASG_SUBTYPE_GIC0_SPI_IRQ_GROUP0_FROM_NAVSS0_INTR_ROUTER_0 (0x0000U)
#define TISCI_RESASG_SUBTYPE_GIC0_SPI_IRQ_GROUP0_FROM_WKUP_GPIOMUX_INTRTR0 (0x0004U)
#define TISCI_RESASG_SUBTYPE_GIC0_SPI_IRQ_GROUP1_FROM_NAVSS0_INTR_ROUTER_0 (0x0002U)
#define TISCI_RESASG_SUBTYPE_MCU_ARMSS0_CPU0_INTR_IRQ_GROUP0_FROM_MAIN2MCU_LVL_INTRTR0 (0x0002U)
#define TISCI_RESASG_SUBTYPE_MCU_ARMSS0_CPU0_INTR_IRQ_GROUP0_FROM_MAIN2MCU_PLS_INTRTR0 (0x0003U)
#define TISCI_RESASG_SUBTYPE_MCU_ARMSS0_CPU0_INTR_IRQ_GROUP0_FROM_MCU_NAVSS0_INTR_ROUTER_0 (0x0000U)
#define TISCI_RESASG_SUBTYPE_MCU_ARMSS0_CPU0_INTR_IRQ_GROUP0_FROM_WKUP_GPIOMUX_INTRTR0 (0x0001U)
#define TISCI_RESASG_SUBTYPE_MCU_ARMSS0_CPU1_INTR_IRQ_GROUP0_FROM_MAIN2MCU_LVL_INTRTR0 (0x0002U)
#define TISCI_RESASG_SUBTYPE_MCU_ARMSS0_CPU1_INTR_IRQ_GROUP0_FROM_MAIN2MCU_PLS_INTRTR0 (0x0003U)
#define TISCI_RESASG_SUBTYPE_MCU_ARMSS0_CPU1_INTR_IRQ_GROUP0_FROM_MCU_NAVSS0_INTR_ROUTER_0 (0x0000U)
#define TISCI_RESASG_SUBTYPE_MCU_ARMSS0_CPU1_INTR_IRQ_GROUP0_FROM_WKUP_GPIOMUX_INTRTR0 (0x0001U)
#define TISCI_RESASG_SUBTYPE_MCU_CPSW0_CPTS_HW3_PUSH_IRQ_GROUP0_FROM_TIMESYNC_INTRTR0 (0x0000U)
#define TISCI_RESASG_SUBTYPE_MCU_CPSW0_CPTS_HW4_PUSH_IRQ_GROUP0_FROM_TIMESYNC_INTRTR0 (0x0001U)
#define TISCI_RESASG_SUBTYPE_NAVSS0_CPTS0_HW1_PUSH_IRQ_GROUP0_FROM_TIMESYNC_INTRTR0 (0x0000U)
#define TISCI_RESASG_SUBTYPE_NAVSS0_CPTS0_HW2_PUSH_IRQ_GROUP0_FROM_TIMESYNC_INTRTR0 (0x0001U)
#define TISCI_RESASG_SUBTYPE_NAVSS0_CPTS0_HW3_PUSH_IRQ_GROUP0_FROM_TIMESYNC_INTRTR0 (0x0002U)
#define TISCI_RESASG_SUBTYPE_NAVSS0_CPTS0_HW4_PUSH_IRQ_GROUP0_FROM_TIMESYNC_INTRTR0 (0x0003U)
#define TISCI_RESASG_SUBTYPE_NAVSS0_CPTS0_HW5_PUSH_IRQ_GROUP0_FROM_TIMESYNC_INTRTR0 (0x0004U)
#define TISCI_RESASG_SUBTYPE_NAVSS0_CPTS0_HW6_PUSH_IRQ_GROUP0_FROM_TIMESYNC_INTRTR0 (0x0005U)
#define TISCI_RESASG_SUBTYPE_NAVSS0_CPTS0_HW7_PUSH_IRQ_GROUP0_FROM_TIMESYNC_INTRTR0 (0x0006U)
#define TISCI_RESASG_SUBTYPE_NAVSS0_CPTS0_HW8_PUSH_IRQ_GROUP0_FROM_TIMESYNC_INTRTR0 (0x0007U)
#define TISCI_RESASG_SUBTYPE_PCIE0_PCIE_CPTS_HW2_PUSH_IRQ_GROUP0_FROM_TIMESYNC_INTRTR0 (0x0000U)
#define TISCI_RESASG_SUBTYPE_PCIE1_PCIE_CPTS_HW2_PUSH_IRQ_GROUP0_FROM_TIMESYNC_INTRTR0 (0x0000U)
#define TISCI_RESASG_SUBTYPE_PDMA1_LEVENT_IN_IRQ_GROUP0_FROM_CMPEVENT_INTRTR0 (0x0001U)
#define TISCI_RESASG_SUBTYPE_PDMA1_LEVENT_IN_IRQ_GROUP0_FROM_TIMESYNC_INTRTR0 (0x0000U)
#define TISCI_RESASG_SUBTYPE_PRU_ICSSG0_PR1_EDC0_LATCH0_IN_IRQ_GROUP0_FROM_TIMESYNC_INTRTR0 (0x0000U)
#define TISCI_RESASG_SUBTYPE_PRU_ICSSG0_PR1_EDC0_LATCH1_IN_IRQ_GROUP0_FROM_TIMESYNC_INTRTR0 (0x0001U)
#define TISCI_RESASG_SUBTYPE_PRU_ICSSG0_PR1_EDC1_LATCH0_IN_IRQ_GROUP0_FROM_TIMESYNC_INTRTR0 (0x0002U)
#define TISCI_RESASG_SUBTYPE_PRU_ICSSG0_PR1_EDC1_LATCH1_IN_IRQ_GROUP0_FROM_TIMESYNC_INTRTR0 (0x0003U)
#define TISCI_RESASG_SUBTYPE_PRU_ICSSG0_PR1_IEP0_CAP_INTR_REQ_IRQ_GROUP0_FROM_GPIOMUX_INTRTR0 (0x0004U)
#define TISCI_RESASG_SUBTYPE_PRU_ICSSG0_PR1_IEP1_CAP_INTR_REQ_IRQ_GROUP0_FROM_GPIOMUX_INTRTR0 (0x0005U)
#define TISCI_RESASG_SUBTYPE_PRU_ICSSG0_PR1_SLV_INTR_IRQ_GROUP0_FROM_GPIOMUX_INTRTR0 (0x0007U)
#define TISCI_RESASG_SUBTYPE_PRU_ICSSG0_PR1_SLV_INTR_IRQ_GROUP0_FROM_NAVSS0_INTR_ROUTER_0 (0x0006U)
#define TISCI_RESASG_SUBTYPE_PRU_ICSSG1_PR1_EDC0_LATCH0_IN_IRQ_GROUP0_FROM_TIMESYNC_INTRTR0 (0x0000U)
#define TISCI_RESASG_SUBTYPE_PRU_ICSSG1_PR1_EDC0_LATCH1_IN_IRQ_GROUP0_FROM_TIMESYNC_INTRTR0 (0x0001U)
#define TISCI_RESASG_SUBTYPE_PRU_ICSSG1_PR1_EDC1_LATCH0_IN_IRQ_GROUP0_FROM_TIMESYNC_INTRTR0 (0x0002U)
#define TISCI_RESASG_SUBTYPE_PRU_ICSSG1_PR1_EDC1_LATCH1_IN_IRQ_GROUP0_FROM_TIMESYNC_INTRTR0 (0x0003U)
#define TISCI_RESASG_SUBTYPE_PRU_ICSSG1_PR1_IEP0_CAP_INTR_REQ_IRQ_GROUP0_FROM_GPIOMUX_INTRTR0 (0x0004U)
#define TISCI_RESASG_SUBTYPE_PRU_ICSSG1_PR1_IEP1_CAP_INTR_REQ_IRQ_GROUP0_FROM_GPIOMUX_INTRTR0 (0x0005U)
#define TISCI_RESASG_SUBTYPE_PRU_ICSSG1_PR1_SLV_INTR_IRQ_GROUP0_FROM_GPIOMUX_INTRTR0 (0x0007U)
#define TISCI_RESASG_SUBTYPE_PRU_ICSSG1_PR1_SLV_INTR_IRQ_GROUP0_FROM_NAVSS0_INTR_ROUTER_0 (0x0006U)
#define TISCI_RESASG_SUBTYPE_PRU_ICSSG2_PR1_EDC0_LATCH0_IN_IRQ_GROUP0_FROM_TIMESYNC_INTRTR0 (0x0000U)
#define TISCI_RESASG_SUBTYPE_PRU_ICSSG2_PR1_EDC0_LATCH1_IN_IRQ_GROUP0_FROM_TIMESYNC_INTRTR0 (0x0001U)
#define TISCI_RESASG_SUBTYPE_PRU_ICSSG2_PR1_EDC1_LATCH0_IN_IRQ_GROUP0_FROM_TIMESYNC_INTRTR0 (0x0002U)
#define TISCI_RESASG_SUBTYPE_PRU_ICSSG2_PR1_EDC1_LATCH1_IN_IRQ_GROUP0_FROM_TIMESYNC_INTRTR0 (0x0003U)
#define TISCI_RESASG_SUBTYPE_PRU_ICSSG2_PR1_IEP0_CAP_INTR_REQ_IRQ_GROUP0_FROM_GPIOMUX_INTRTR0 (0x0004U)
#define TISCI_RESASG_SUBTYPE_PRU_ICSSG2_PR1_IEP1_CAP_INTR_REQ_IRQ_GROUP0_FROM_GPIOMUX_INTRTR0 (0x0005U)
#define TISCI_RESASG_SUBTYPE_PRU_ICSSG2_PR1_SLV_INTR_IRQ_GROUP0_FROM_GPIOMUX_INTRTR0 (0x0007U)
#define TISCI_RESASG_SUBTYPE_PRU_ICSSG2_PR1_SLV_INTR_IRQ_GROUP0_FROM_NAVSS0_INTR_ROUTER_0 (0x0006U)
#define TISCI_RESASG_SUBTYPE_WKUP_DMSC0_CORTEX_M3_0_NVIC_IRQ_GROUP0_FROM_WKUP_GPIOMUX_INTRTR0 (0x0000U)
#define TISCI_RESASG_SUBTYPE_WKUP_ESM0_ESM_PLS_EVENT0_IRQ_GROUP0_FROM_WKUP_GPIOMUX_INTRTR0 (0x0000U)
#define TISCI_RESASG_SUBTYPE_WKUP_ESM0_ESM_PLS_EVENT1_IRQ_GROUP0_FROM_WKUP_GPIOMUX_INTRTR0 (0x0001U)
#define TISCI_RESASG_SUBTYPE_WKUP_ESM0_ESM_PLS_EVENT2_IRQ_GROUP0_FROM_WKUP_GPIOMUX_INTRTR0 (0x0002U)
#define TISCI_RESASG_SUBTYPES_IRQ_CNT (0x003AU)

/**
 * Proxy subtypes definitions
 */
#define TISCI_RESASG_SUBTYPE_PROXY_PROXIES (0x0000U)
#define TISCI_RESASG_SUBTYPES_PROXY_CNT (0x0001U)

/**
 * RA subtypes definitions
 */
#define TISCI_RESASG_SUBTYPE_RA_ERROR_OES (0x0000U)
#define TISCI_RESASG_SUBTYPE_RA_GP (0x0001U)
#define TISCI_RESASG_SUBTYPE_RA_UDMAP_RX (0x0002U)
#define TISCI_RESASG_SUBTYPE_RA_UDMAP_TX (0x0003U)
#define TISCI_RESASG_SUBTYPE_RA_UDMAP_TX_EXT (0x0004U)
#define TISCI_RESASG_SUBTYPE_RA_UDMAP_RX_H (0x0005U)
#define TISCI_RESASG_SUBTYPE_RA_UDMAP_TX_H (0x0007U)
#define TISCI_RESASG_SUBTYPE_RA_VIRTID (0x000AU)
#define TISCI_RESASG_SUBTYPE_RA_MONITORS (0x000BU)
#define TISCI_RESASG_SUBTYPES_RA_CNT (0x0009U)

/**
 * UDMAP subtypes definitions
 */
#define TISCI_RESASG_SUBTYPE_UDMAP_RX_FLOW_COMMON (0x0000U)
#define TISCI_RESASG_SUBTYPE_UDMAP_INVALID_FLOW_OES (0x0001U)
#define TISCI_RESASG_SUBTYPE_GLOBAL_EVENT_TRIGGER (0x0002U)
#define TISCI_RESASG_SUBTYPE_UDMAP_GLOBAL_CONFIG (0x0003U)
#define TISCI_RESASG_SUBTYPE_UDMAP_RX_CHAN (0x000AU)
#define TISCI_RESASG_SUBTYPE_UDMAP_RX_HCHAN (0x000BU)
#define TISCI_RESASG_SUBTYPE_UDMAP_TX_CHAN (0x000DU)
#define TISCI_RESASG_SUBTYPE_UDMAP_TX_ECHAN (0x000EU)
#define TISCI_RESASG_SUBTYPE_UDMAP_TX_HCHAN (0x000FU)
#define TISCI_RESASG_SUBTYPES_UDMAP_CNT (0x0009U)

/**
 * Needed for PG1
 */
#define TISCI_RESASG_TYPE_MAIN_NAV_UDMASS_IA0	(0x000U)
#define TISCI_RESASG_TYPE_MAIN_NAV_MODSS_IA0	(0x001U)
#define TISCI_RESASG_TYPE_MAIN_NAV_MODSS_IA1	(0x002U)
#define TISCI_RESASG_TYPE_MCU_NAV_UDMASS_IA0	(0x003U)
#define TISCI_RESASG_TYPE_MAIN_NAV_MCRC	(0x004U)
#define TISCI_RESASG_TYPE_MCU_NAV_MCRC	(0x005U)
#define TISCI_RESASG_TYPE_MAIN_NAV_UDMAP	(0x006U)
#define TISCI_RESASG_TYPE_MCU_NAV_UDMAP	(0x007U)
#define TISCI_RESASG_TYPE_MSMC	(0x008U)
#define TISCI_RESASG_TYPE_MAIN_NAV_RA	(0x009U)
#define TISCI_RESASG_TYPE_MCU_NAV_RA	(0x00AU)
#define TISCI_RESASG_TYPE_GIC_IRQ	(0x00BU)
#define TISCI_RESASG_TYPE_PULSAR_C0_IRQ	(0x00CU)
#define TISCI_RESASG_TYPE_PULSAR_C1_IRQ	(0x00DU)
#define TISCI_RESASG_TYPE_ICSSG0_IRQ	(0x00EU)
#define TISCI_RESASG_TYPE_ICSSG1_IRQ	(0x00FU)
#define TISCI_RESASG_TYPE_ICSSG2_IRQ	(0x010U)
#define TISCI_RESASG_TYPE_MAIN_NAV_PROXY	(0x011U)
#define TISCI_RESASG_TYPE_MCU_NAV_PROXY	(0x012U)
#define TISCI_RESASG_TYPE_MAX	(0x3FFU)
#define TISCI_RESASG_SUBTYPE_MAIN_NAV_UDMASS_IA0_VINT	(0x00U)
#define TISCI_RESASG_SUBTYPE_MAIN_NAV_UDMASS_IA0_SEVI	(0x01U)
#define TISCI_RESASG_SUBTYPE_MAIN_NAV_UDMASS_IA0_MEVI	(0x02U)
#define TISCI_RESASG_SUBTYPE_MAIN_NAV_UDMASS_IA0_GEVI	(0x03U)
#define TISCI_RESASG_SUBTYPE_MAIN_NAV_UDMASS_IA0_CNT	(0x04U)
#define TISCI_RESASG_SUBTYPE_MAIN_NAV_MODSS_IA0_VINT	(0x00U)
#define TISCI_RESASG_SUBTYPE_MAIN_NAV_MODSS_IA0_SEVI	(0x01U)
#define TISCI_RESASG_SUBTYPE_MAIN_NAV_MODSS_IA0_CNT	(0x02U)
#define TISCI_RESASG_SUBTYPE_MAIN_NAV_MODSS_IA1_VINT	(0x00U)
#define TISCI_RESASG_SUBTYPE_MAIN_NAV_MODSS_IA1_SEVI	(0x01U)
#define TISCI_RESASG_SUBTYPE_MAIN_NAV_MODSS_IA1_CNT	(0x02U)
#define TISCI_RESASG_SUBTYPE_MCU_NAV_UDMASS_IA0_VINT	(0x00U)
#define TISCI_RESASG_SUBTYPE_MCU_NAV_UDMASS_IA0_SEVI	(0x01U)
#define TISCI_RESASG_SUBTYPE_MCU_NAV_UDMASS_IA0_MEVI	(0x02U)
#define TISCI_RESASG_SUBTYPE_MCU_NAV_UDMASS_IA0_GEVI	(0x03U)
#define TISCI_RESASG_SUBTYPE_MCU_NAV_UDMASS_IA0_CNT	(0x04U)
#define TISCI_RESASG_SUBTYPE_MAIN_NAV_MCRC_LEVI	(0x00U)
#define TISCI_RESASG_SUBTYPE_MAIN_NAV_MCRC_CNT	(0x01U)
#define TISCI_RESASG_SUBTYPE_MCU_NAV_MCRC_LEVI	(0x00U)
#define TISCI_RESASG_SUBTYPE_MCU_NAV_MCRC_CNT	(0x01U)
#define TISCI_RESASG_SUBTYPE_MAIN_NAV_UDMAP_TRIGGER	(0x00U)
#define TISCI_RESASG_SUBTYPE_MAIN_NAV_UDMAP_TX_HCHAN	(0x01U)
#define TISCI_RESASG_SUBTYPE_MAIN_NAV_UDMAP_TX_CHAN	(0x02U)
#define TISCI_RESASG_SUBTYPE_MAIN_NAV_UDMAP_TX_ECHAN	(0x03U)
#define TISCI_RESASG_SUBTYPE_MAIN_NAV_UDMAP_RX_HCHAN	(0x04U)
#define TISCI_RESASG_SUBTYPE_MAIN_NAV_UDMAP_RX_CHAN	(0x05U)
#define TISCI_RESASG_SUBTYPE_MAIN_NAV_UDMAP_RX_FLOW_COMMON	(0x06U)
#define TISCI_RESASG_SUBTYPE_MAIN_NAV_UDMAP_INVALID_FLOW_OES	(0x07U)
#define TISCI_RESASG_SUBTYPE_MAIN_NAV_UDMAP_GCFG	(0x08U)
#define TISCI_RESASG_SUBTYPE_MAIN_NAV_UDMAP_CNT	(0x09U)
#define TISCI_RESASG_SUBTYPE_MCU_NAV_UDMAP_TRIGGER	(0x00U)
#define TISCI_RESASG_SUBTYPE_MCU_NAV_UDMAP_TX_HCHAN	(0x01U)
#define TISCI_RESASG_SUBTYPE_MCU_NAV_UDMAP_TX_CHAN	(0x02U)
#define TISCI_RESASG_SUBTYPE_MCU_NAV_UDMAP_RX_HCHAN	(0x03U)
#define TISCI_RESASG_SUBTYPE_MCU_NAV_UDMAP_RX_CHAN	(0x04U)
#define TISCI_RESASG_SUBTYPE_MCU_NAV_UDMAP_RX_FLOW_COMMON	(0x05U)
#define TISCI_RESASG_SUBTYPE_MCU_NAV_UDMAP_INVALID_FLOW_OES	(0x06U)
#define TISCI_RESASG_SUBTYPE_MCU_NAV_UDMAP_GCFG	(0x07U)
#define TISCI_RESASG_SUBTYPE_MCU_NAV_UDMAP_CNT	(0x08U)
#define TISCI_RESASG_SUBTYPE_MSMC_DRU	(0x00U)
#define TISCI_RESASG_SUBTYPE_MSMC_CNT	(0x01U)
#define TISCI_RESASG_SUBTYPE_MAIN_NAV_RA_RING_UDMAP_TX	(0x00U)
#define TISCI_RESASG_SUBTYPE_MAIN_NAV_RA_RING_UDMAP_RX	(0x01U)
#define TISCI_RESASG_SUBTYPE_MAIN_NAV_RA_RING_GP	(0x02U)
#define TISCI_RESASG_SUBTYPE_MAIN_NAV_RA_ERROR_OES	(0x03U)
#define TISCI_RESASG_SUBTYPE_MAIN_NAV_RA_VIRTID	(0x04U)
#define TISCI_RESASG_SUBTYPE_MAIN_NAV_RA_MONITOR	(0x05U)
#define TISCI_RESASG_SUBTYPE_MAIN_NAV_RA_CNT	(0x06U)
#define TISCI_RESASG_SUBTYPE_MAIN_NAV_PROXY_PROXIES	(0x00U)
#define TISCI_RESASG_SUBTYPE_MAIN_NAV_PROXY_CNT	(0x01U)
#define TISCI_RESASG_SUBTYPE_MCU_NAV_RA_RING_UDMAP_TX	(0x00U)
#define TISCI_RESASG_SUBTYPE_MCU_NAV_RA_RING_UDMAP_RX	(0x01U)
#define TISCI_RESASG_SUBTYPE_MCU_NAV_RA_RING_GP	(0x02U)
#define TISCI_RESASG_SUBTYPE_MCU_NAV_RA_ERROR_OES	(0x03U)
#define TISCI_RESASG_SUBTYPE_MCU_NAV_RA_VIRTID	(0x04U)
#define TISCI_RESASG_SUBTYPE_MCU_NAV_RA_MONITOR	(0x05U)
#define TISCI_RESASG_SUBTYPE_MCU_NAV_RA_CNT	(0x06U)
#define TISCI_RESASG_SUBTYPE_GIC_IRQ_MAIN_NAV_SET0	(0x00U)
#define TISCI_RESASG_SUBTYPE_GIC_IRQ_MAIN_GPIO	(0x01U)
#define TISCI_RESASG_SUBTYPE_GIC_IRQ_MAIN_NAV_SET1	(0x02U)
#define TISCI_RESASG_SUBTYPE_GIC_IRQ_COMP_EVT	(0x03U)
#define TISCI_RESASG_SUBTYPE_GIC_IRQ_WKUP_GPIO	(0x04U)
#define TISCI_RESASG_SUBTYPE_GIC_IRQ_CNT	(0x05U)
#define TISCI_RESASG_SUBTYPE_PULSAR_C0_IRQ_MCU_NAV	(0x00U)
#define TISCI_RESASG_SUBTYPE_PULSAR_C0_IRQ_WKUP_GPIO	(0x01U)
#define TISCI_RESASG_SUBTYPE_PULSAR_C0_IRQ_MAIN2MCU_LVL	(0x02U)
#define TISCI_RESASG_SUBTYPE_PULSAR_C0_IRQ_MAIN2MCU_PLS	(0x03U)
#define TISCI_RESASG_SUBTYPE_PULSAR_C0_IRQ_CNT	(0x04U)
#define TISCI_RESASG_SUBTYPE_PULSAR_C1_IRQ_MCU_NAV	(0x00U)
#define TISCI_RESASG_SUBTYPE_PULSAR_C1_IRQ_WKUP_GPIO	(0x01U)
#define TISCI_RESASG_SUBTYPE_PULSAR_C1_IRQ_MAIN2MCU_LVL	(0x02U)
#define TISCI_RESASG_SUBTYPE_PULSAR_C1_IRQ_MAIN2MCU_PLS	(0x03U)
#define TISCI_RESASG_SUBTYPE_PULSAR_C1_IRQ_CNT	(0x04U)
#define TISCI_RESASG_SUBTYPE_ICSSG0_IRQ_MAIN_NAV	(0x00U)
#define TISCI_RESASG_SUBTYPE_ICSSG0_IRQ_MAIN_GPIO	(0x01U)
#define TISCI_RESASG_SUBTYPE_ICSSG0_IRQ_CNT	(0x02U)
#define TISCI_RESASG_SUBTYPE_ICSSG1_IRQ_MAIN_NAV	(0x00U)
#define TISCI_RESASG_SUBTYPE_ICSSG1_IRQ_MAIN_GPIO	(0x01U)
#define TISCI_RESASG_SUBTYPE_ICSSG1_IRQ_CNT	(0x02U)
#define TISCI_RESASG_SUBTYPE_ICSSG2_IRQ_MAIN_NAV	(0x00U)
#define TISCI_RESASG_SUBTYPE_ICSSG2_IRQ_MAIN_GPIO	(0x01U)
#define TISCI_RESASG_SUBTYPE_ICSSG2_IRQ_CNT	(0x02U)
#define TISCI_RESASG_SUBTYPE_MCU_NAV_PROXY_PROXIES	(0x00U)
#define TISCI_RESASG_SUBTYPE_MCU_NAV_PROXY_CNT	(0x01U)



/**
 * Total number of unique resource types for SoC
 */
#define TISCI_RESASG_UTYPE_CNT 65U
#define TISCI_RESASG_UTYPE_CNT_PG2 102U

#endif /* TISCI_RESASG_TYPES_H */

/* @} */
