// Seed: 1679386939
`define pp_15 0
module module_0 (
    input logic id_0,
    input logic id_1,
    input logic id_2,
    output wire id_3,
    input logic id_4,
    input logic id_5,
    input id_6,
    input id_7,
    output id_8,
    input id_9,
    input id_10,
    input id_11,
    output logic id_12,
    input logic id_13,
    input id_14
);
  assign id_3[1'd0] = 1;
endmodule
