{"Source Block": ["verilog-ethernet/rtl/xgmii_baser_dec_64.v@135:145@HdlStmAssign", "reg rx_bad_block_reg = 1'b0, rx_bad_block_next;\n\nassign xgmii_rxd = xgmii_rxd_reg;\nassign xgmii_rxc = xgmii_rxc_reg;\n\nassign rx_bad_block = rx_bad_block_reg;\n\ninteger i;\n\nalways @* begin\n    xgmii_rxd_next = {8{XGMII_ERROR}};\n"], "Clone Blocks": [["verilog-ethernet/rtl/xgmii_baser_dec_64.v@133:143", "reg [CTRL_WIDTH-1:0] xgmii_rxc_reg = {CTRL_WIDTH{1'b0}}, xgmii_rxc_next;\n\nreg rx_bad_block_reg = 1'b0, rx_bad_block_next;\n\nassign xgmii_rxd = xgmii_rxd_reg;\nassign xgmii_rxc = xgmii_rxc_reg;\n\nassign rx_bad_block = rx_bad_block_reg;\n\ninteger i;\n\n"], ["verilog-ethernet/rtl/xgmii_baser_dec_64.v@137:147", "assign xgmii_rxd = xgmii_rxd_reg;\nassign xgmii_rxc = xgmii_rxc_reg;\n\nassign rx_bad_block = rx_bad_block_reg;\n\ninteger i;\n\nalways @* begin\n    xgmii_rxd_next = {8{XGMII_ERROR}};\n    xgmii_rxc_next = 8'hff;\n    rx_bad_block_next = 1'b0;\n"]], "Diff Content": {"Delete": [], "Add": [[140, "assign rx_sequence_error = rx_sequence_error_reg;\n"]]}}