

================================================================
== Vitis HLS Report for 'MultiPixStream2AXIvideo'
================================================================
* Date:           Thu Jun 13 17:31:33 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.39 ns|  2.045 ns|     0.92 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+---------+---------+
    |  Latency (cycles) |  Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max    | min |   max   |   Type  |
    +---------+---------+----------+-----------+-----+---------+---------+
    |        2|  8305202|  6.780 ns|  28.155 ms|    2|  8305202|       no|
    +---------+---------+----------+-----------+-----+---------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------+---------------------------------------------------+---------+---------+-----------+-----------+-----+------+-----------------------------------------------+
        |                                                             |                                                   |  Latency (cycles) |   Latency (absolute)  |  Interval  |                    Pipeline                   |
        |                           Instance                          |                       Module                      |   min   |   max   |    min    |    max    | min |  max |                      Type                     |
        +-------------------------------------------------------------+---------------------------------------------------+---------+---------+-----------+-----------+-----+------+-----------------------------------------------+
        |grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_258_2_fu_96  |MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_258_2  |        3|     3843|  10.170 ns|  13.028 us|    1|  3841|  loop auto-rewind stp(delay=0 clock cycles(s))|
        +-------------------------------------------------------------+---------------------------------------------------+---------+---------+-----------+-----------+-----+------+-----------------------------------------------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- VITIS_LOOP_256_1  |        0|  8305200|  5 ~ 3845|          -|          -|  0 ~ 2160|        no|
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      83|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|      19|     133|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|      62|    -|
|Register         |        -|     -|      58|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      77|     278|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------+---------------------------------------------------+---------+----+----+-----+-----+
    |                           Instance                          |                       Module                      | BRAM_18K| DSP| FF | LUT | URAM|
    +-------------------------------------------------------------+---------------------------------------------------+---------+----+----+-----+-----+
    |grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_258_2_fu_96  |MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_258_2  |        0|   0|  19|  133|    0|
    +-------------------------------------------------------------+---------------------------------------------------+---------+----+----+-----+-----+
    |Total                                                        |                                                   |        0|   0|  19|  133|    0|
    +-------------------------------------------------------------+---------------------------------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                                  Variable Name                                  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |i_2_fu_157_p2                                                                    |         +|   0|  0|  19|          12|           1|
    |sub_i_i_fu_132_p2                                                                |         +|   0|  0|  20|          13|           2|
    |and_ln256_fu_163_p2                                                              |       and|   0|  0|   2|           1|           1|
    |grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_258_2_fu_96_m_axis_video_TREADY  |       and|   0|  0|   2|           1|           1|
    |icmp_ln256_1_fu_152_p2                                                           |      icmp|   0|  0|  19|          12|          12|
    |icmp_ln256_fu_138_p2                                                             |      icmp|   0|  0|  19|          12|           1|
    |ap_block_state1                                                                  |        or|   0|  0|   2|           1|           1|
    +---------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                                            |          |   0|  0|  83|          52|          19|
    +---------------------------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |ap_NS_fsm      |  26|          5|    1|          5|
    |ap_done        |   9|          2|    1|          2|
    |i_fu_68        |   9|          2|   12|         24|
    |imgGamma_read  |   9|          2|    1|          2|
    |sof_reg_84     |   9|          2|    1|          2|
    +---------------+----+-----------+-----+-----------+
    |Total          |  62|         13|   16|         35|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------------+----+----+-----+-----------+
    |                                   Name                                   | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------------+----+----+-----+-----------+
    |and_ln256_reg_203                                                         |   1|   0|    1|          0|
    |ap_CS_fsm                                                                 |   4|   0|    4|          0|
    |ap_done_reg                                                               |   1|   0|    1|          0|
    |grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_258_2_fu_96_ap_start_reg  |   1|   0|    1|          0|
    |i_fu_68                                                                   |  12|   0|   12|          0|
    |icmp_ln256_reg_195                                                        |   1|   0|    1|          0|
    |sof_reg_84                                                                |   1|   0|    1|          0|
    |sub_i_i_reg_190                                                           |  13|   0|   13|          0|
    |trunc_ln249_reg_180                                                       |  12|   0|   12|          0|
    |trunc_ln250_reg_185                                                       |  12|   0|   12|          0|
    +--------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                     |  58|   0|   58|          0|
    +--------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+-------------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  MultiPixStream2AXIvideo|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  MultiPixStream2AXIvideo|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  MultiPixStream2AXIvideo|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  MultiPixStream2AXIvideo|  return value|
|ap_continue              |   in|    1|  ap_ctrl_hs|  MultiPixStream2AXIvideo|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  MultiPixStream2AXIvideo|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  MultiPixStream2AXIvideo|  return value|
|imgGamma_dout            |   in|   24|     ap_fifo|                 imgGamma|       pointer|
|imgGamma_num_data_valid  |   in|    5|     ap_fifo|                 imgGamma|       pointer|
|imgGamma_fifo_cap        |   in|    5|     ap_fifo|                 imgGamma|       pointer|
|imgGamma_empty_n         |   in|    1|     ap_fifo|                 imgGamma|       pointer|
|imgGamma_read            |  out|    1|     ap_fifo|                 imgGamma|       pointer|
|m_axis_video_TDATA       |  out|   24|        axis|    m_axis_video_V_data_V|       pointer|
|m_axis_video_TVALID      |  out|    1|        axis|    m_axis_video_V_dest_V|       pointer|
|m_axis_video_TREADY      |   in|    1|        axis|    m_axis_video_V_dest_V|       pointer|
|m_axis_video_TDEST       |  out|    1|        axis|    m_axis_video_V_dest_V|       pointer|
|m_axis_video_TKEEP       |  out|    3|        axis|    m_axis_video_V_keep_V|       pointer|
|m_axis_video_TSTRB       |  out|    3|        axis|    m_axis_video_V_strb_V|       pointer|
|m_axis_video_TUSER       |  out|    1|        axis|    m_axis_video_V_user_V|       pointer|
|m_axis_video_TLAST       |  out|    1|        axis|    m_axis_video_V_last_V|       pointer|
|m_axis_video_TID         |  out|    1|        axis|      m_axis_video_V_id_V|       pointer|
|height                   |   in|   16|     ap_none|                   height|       pointer|
|width                    |   in|   16|     ap_none|                    width|       pointer|
+-------------------------+-----+-----+------------+-------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 2 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.82>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [F:/Projects/Vivado/project_4/project_4.runs/kria_starter_kit_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:256]   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i24 %m_axis_video_V_data_V, i3 %m_axis_video_V_keep_V, i3 %m_axis_video_V_strb_V, i1 %m_axis_video_V_user_V, i1 %m_axis_video_V_last_V, i1 %m_axis_video_V_id_V, i1 %m_axis_video_V_dest_V, void @empty_13"   --->   Operation 6 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %height, void "   --->   Operation 7 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %width, void "   --->   Operation 8 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %imgGamma, void @empty_12, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %m_axis_video_V_dest_V, i1 %m_axis_video_V_id_V, i1 %m_axis_video_V_last_V, i1 %m_axis_video_V_user_V, i3 %m_axis_video_V_strb_V, i3 %m_axis_video_V_keep_V, i24 %m_axis_video_V_data_V, void @empty_11, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%rows = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %height" [F:/Projects/Vivado/project_4/project_4.runs/kria_starter_kit_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:249]   --->   Operation 11 'read' 'rows' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%trunc_ln249 = trunc i16 %rows" [F:/Projects/Vivado/project_4/project_4.runs/kria_starter_kit_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:249]   --->   Operation 12 'trunc' 'trunc_ln249' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%cols = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %width" [F:/Projects/Vivado/project_4/project_4.runs/kria_starter_kit_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:250]   --->   Operation 13 'read' 'cols' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%trunc_ln250 = trunc i16 %cols" [F:/Projects/Vivado/project_4/project_4.runs/kria_starter_kit_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:250]   --->   Operation 14 'trunc' 'trunc_ln250' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%empty = trunc i16 %cols" [F:/Projects/Vivado/project_4/project_4.runs/kria_starter_kit_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:250]   --->   Operation 15 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.82ns)   --->   "%sub_i_i = add i13 %empty, i13 8191" [F:/Projects/Vivado/project_4/project_4.runs/kria_starter_kit_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:250]   --->   Operation 16 'add' 'sub_i_i' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.80ns)   --->   "%icmp_ln256 = icmp_eq  i12 %trunc_ln250, i12 0" [F:/Projects/Vivado/project_4/project_4.runs/kria_starter_kit_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:256]   --->   Operation 17 'icmp' 'icmp_ln256' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.42ns)   --->   "%store_ln256 = store i12 0, i12 %i" [F:/Projects/Vivado/project_4/project_4.runs/kria_starter_kit_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:256]   --->   Operation 18 'store' 'store_ln256' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 19 [1/1] (0.42ns)   --->   "%br_ln256 = br void %VITIS_LOOP_258_2" [F:/Projects/Vivado/project_4/project_4.runs/kria_starter_kit_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:256]   --->   Operation 19 'br' 'br_ln256' <Predicate = true> <Delay = 0.42>

State 2 <SV = 1> <Delay = 2.04>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%sof = phi i1 1, void %entry, i1 %and_ln256, void %VITIS_LOOP_258_2.split" [F:/Projects/Vivado/project_4/project_4.runs/kria_starter_kit_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:256]   --->   Operation 20 'phi' 'sof' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%i_1 = load i12 %i" [F:/Projects/Vivado/project_4/project_4.runs/kria_starter_kit_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:256]   --->   Operation 21 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.80ns)   --->   "%icmp_ln256_1 = icmp_eq  i12 %i_1, i12 %trunc_ln249" [F:/Projects/Vivado/project_4/project_4.runs/kria_starter_kit_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:256]   --->   Operation 22 'icmp' 'icmp_ln256_1' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 2160, i64 0"   --->   Operation 23 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.80ns)   --->   "%i_2 = add i12 %i_1, i12 1" [F:/Projects/Vivado/project_4/project_4.runs/kria_starter_kit_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:256]   --->   Operation 24 'add' 'i_2' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln256 = br i1 %icmp_ln256_1, void %VITIS_LOOP_258_2.split, void %for.end47.loopexit" [F:/Projects/Vivado/project_4/project_4.runs/kria_starter_kit_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:256]   --->   Operation 25 'br' 'br_ln256' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%empty_46 = wait i32 @_ssdm_op_Wait"   --->   Operation 26 'wait' 'empty_46' <Predicate = (!icmp_ln256_1)> <Delay = 0.00>
ST_2 : Operation 27 [2/2] (1.23ns)   --->   "%call_ln256 = call void @MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_258_2, i1 %sof, i12 %trunc_ln250, i13 %sub_i_i, i24 %imgGamma, i24 %m_axis_video_V_data_V, i3 %m_axis_video_V_keep_V, i3 %m_axis_video_V_strb_V, i1 %m_axis_video_V_user_V, i1 %m_axis_video_V_last_V, i1 %m_axis_video_V_id_V, i1 %m_axis_video_V_dest_V" [F:/Projects/Vivado/project_4/project_4.runs/kria_starter_kit_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:256]   --->   Operation 27 'call' 'call_ln256' <Predicate = (!icmp_ln256_1)> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 28 [1/1] (0.28ns)   --->   "%and_ln256 = and i1 %icmp_ln256, i1 %sof" [F:/Projects/Vivado/project_4/project_4.runs/kria_starter_kit_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:256]   --->   Operation 28 'and' 'and_ln256' <Predicate = (!icmp_ln256_1)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.42ns)   --->   "%store_ln256 = store i12 %i_2, i12 %i" [F:/Projects/Vivado/project_4/project_4.runs/kria_starter_kit_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:256]   --->   Operation 29 'store' 'store_ln256' <Predicate = (!icmp_ln256_1)> <Delay = 0.42>

State 3 <SV = 2> <Delay = 1.71>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%specloopname_ln256 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20" [F:/Projects/Vivado/project_4/project_4.runs/kria_starter_kit_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:256]   --->   Operation 30 'specloopname' 'specloopname_ln256' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/2] (1.71ns)   --->   "%call_ln256 = call void @MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_258_2, i1 %sof, i12 %trunc_ln250, i13 %sub_i_i, i24 %imgGamma, i24 %m_axis_video_V_data_V, i3 %m_axis_video_V_keep_V, i3 %m_axis_video_V_strb_V, i1 %m_axis_video_V_user_V, i1 %m_axis_video_V_last_V, i1 %m_axis_video_V_id_V, i1 %m_axis_video_V_dest_V" [F:/Projects/Vivado/project_4/project_4.runs/kria_starter_kit_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:256]   --->   Operation 31 'call' 'call_ln256' <Predicate = true> <Delay = 1.71> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln256 = br void %VITIS_LOOP_258_2" [F:/Projects/Vivado/project_4/project_4.runs/kria_starter_kit_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:256]   --->   Operation 32 'br' 'br_ln256' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 33 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ imgGamma]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ m_axis_video_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                       (alloca             ) [ 01110]
specaxissidechannel_ln0 (specaxissidechannel) [ 00000]
specstablecontent_ln0   (specstablecontent  ) [ 00000]
specstablecontent_ln0   (specstablecontent  ) [ 00000]
specinterface_ln0       (specinterface      ) [ 00000]
specinterface_ln0       (specinterface      ) [ 00000]
rows                    (read               ) [ 00000]
trunc_ln249             (trunc              ) [ 00110]
cols                    (read               ) [ 00000]
trunc_ln250             (trunc              ) [ 00110]
empty                   (trunc              ) [ 00000]
sub_i_i                 (add                ) [ 00110]
icmp_ln256              (icmp               ) [ 00110]
store_ln256             (store              ) [ 00000]
br_ln256                (br                 ) [ 01110]
sof                     (phi                ) [ 00110]
i_1                     (load               ) [ 00000]
icmp_ln256_1            (icmp               ) [ 00110]
speclooptripcount_ln0   (speclooptripcount  ) [ 00000]
i_2                     (add                ) [ 00000]
br_ln256                (br                 ) [ 00000]
empty_46                (wait               ) [ 00000]
and_ln256               (and                ) [ 01110]
store_ln256             (store              ) [ 00000]
specloopname_ln256      (specloopname       ) [ 00000]
call_ln256              (call               ) [ 00000]
br_ln256                (br                 ) [ 01110]
ret_ln0                 (ret                ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="imgGamma">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imgGamma"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="m_axis_video_V_data_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="m_axis_video_V_keep_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="m_axis_video_V_strb_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="m_axis_video_V_user_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="m_axis_video_V_last_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="m_axis_video_V_id_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="m_axis_video_V_dest_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="height">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="height"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="width">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="width"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecAXISSideChannel"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecStableContent"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_258_2"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="i_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="rows_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="16" slack="0"/>
<pin id="74" dir="0" index="1" bw="16" slack="0"/>
<pin id="75" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rows/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="cols_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="16" slack="0"/>
<pin id="80" dir="0" index="1" bw="16" slack="0"/>
<pin id="81" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cols/1 "/>
</bind>
</comp>

<comp id="84" class="1005" name="sof_reg_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="1"/>
<pin id="86" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sof (phireg) "/>
</bind>
</comp>

<comp id="88" class="1004" name="sof_phi_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="1"/>
<pin id="90" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="91" dir="0" index="2" bw="1" slack="0"/>
<pin id="92" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="93" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sof/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_258_2_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="0" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="0" index="2" bw="12" slack="1"/>
<pin id="100" dir="0" index="3" bw="13" slack="1"/>
<pin id="101" dir="0" index="4" bw="24" slack="0"/>
<pin id="102" dir="0" index="5" bw="24" slack="0"/>
<pin id="103" dir="0" index="6" bw="3" slack="0"/>
<pin id="104" dir="0" index="7" bw="3" slack="0"/>
<pin id="105" dir="0" index="8" bw="1" slack="0"/>
<pin id="106" dir="0" index="9" bw="1" slack="0"/>
<pin id="107" dir="0" index="10" bw="1" slack="0"/>
<pin id="108" dir="0" index="11" bw="1" slack="0"/>
<pin id="109" dir="1" index="12" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln256/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="trunc_ln249_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="16" slack="0"/>
<pin id="122" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln249/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="trunc_ln250_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="16" slack="0"/>
<pin id="126" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln250/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="empty_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="16" slack="0"/>
<pin id="130" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="sub_i_i_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="13" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub_i_i/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="icmp_ln256_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="12" slack="0"/>
<pin id="140" dir="0" index="1" bw="12" slack="0"/>
<pin id="141" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln256/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="store_ln256_store_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="0" index="1" bw="12" slack="0"/>
<pin id="147" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln256/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="i_1_load_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="12" slack="1"/>
<pin id="151" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="icmp_ln256_1_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="12" slack="0"/>
<pin id="154" dir="0" index="1" bw="12" slack="1"/>
<pin id="155" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln256_1/2 "/>
</bind>
</comp>

<comp id="157" class="1004" name="i_2_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="12" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/2 "/>
</bind>
</comp>

<comp id="163" class="1004" name="and_ln256_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="1" slack="1"/>
<pin id="165" dir="0" index="1" bw="1" slack="0"/>
<pin id="166" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln256/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="store_ln256_store_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="12" slack="0"/>
<pin id="170" dir="0" index="1" bw="12" slack="1"/>
<pin id="171" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln256/2 "/>
</bind>
</comp>

<comp id="173" class="1005" name="i_reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="12" slack="0"/>
<pin id="175" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="180" class="1005" name="trunc_ln249_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="12" slack="1"/>
<pin id="182" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln249 "/>
</bind>
</comp>

<comp id="185" class="1005" name="trunc_ln250_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="12" slack="1"/>
<pin id="187" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln250 "/>
</bind>
</comp>

<comp id="190" class="1005" name="sub_i_i_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="13" slack="1"/>
<pin id="192" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="sub_i_i "/>
</bind>
</comp>

<comp id="195" class="1005" name="icmp_ln256_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="1" slack="1"/>
<pin id="197" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln256 "/>
</bind>
</comp>

<comp id="203" class="1005" name="and_ln256_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="1" slack="0"/>
<pin id="205" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="and_ln256 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="71"><net_src comp="20" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="76"><net_src comp="44" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="16" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="44" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="18" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="87"><net_src comp="50" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="94"><net_src comp="84" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="88" pin="4"/><net_sink comp="84" pin=0"/></net>

<net id="110"><net_src comp="62" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="111"><net_src comp="88" pin="4"/><net_sink comp="96" pin=1"/></net>

<net id="112"><net_src comp="0" pin="0"/><net_sink comp="96" pin=4"/></net>

<net id="113"><net_src comp="2" pin="0"/><net_sink comp="96" pin=5"/></net>

<net id="114"><net_src comp="4" pin="0"/><net_sink comp="96" pin=6"/></net>

<net id="115"><net_src comp="6" pin="0"/><net_sink comp="96" pin=7"/></net>

<net id="116"><net_src comp="8" pin="0"/><net_sink comp="96" pin=8"/></net>

<net id="117"><net_src comp="10" pin="0"/><net_sink comp="96" pin=9"/></net>

<net id="118"><net_src comp="12" pin="0"/><net_sink comp="96" pin=10"/></net>

<net id="119"><net_src comp="14" pin="0"/><net_sink comp="96" pin=11"/></net>

<net id="123"><net_src comp="72" pin="2"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="78" pin="2"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="78" pin="2"/><net_sink comp="128" pin=0"/></net>

<net id="136"><net_src comp="128" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="46" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="124" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="48" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="48" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="156"><net_src comp="149" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="161"><net_src comp="149" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="162"><net_src comp="58" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="167"><net_src comp="88" pin="4"/><net_sink comp="163" pin=1"/></net>

<net id="172"><net_src comp="157" pin="2"/><net_sink comp="168" pin=0"/></net>

<net id="176"><net_src comp="68" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="177"><net_src comp="173" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="178"><net_src comp="173" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="179"><net_src comp="173" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="183"><net_src comp="120" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="184"><net_src comp="180" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="188"><net_src comp="124" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="189"><net_src comp="185" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="193"><net_src comp="132" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="194"><net_src comp="190" pin="1"/><net_sink comp="96" pin=3"/></net>

<net id="198"><net_src comp="138" pin="2"/><net_sink comp="195" pin=0"/></net>

<net id="199"><net_src comp="195" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="206"><net_src comp="163" pin="2"/><net_sink comp="203" pin=0"/></net>

<net id="207"><net_src comp="203" pin="1"/><net_sink comp="88" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: m_axis_video_V_data_V | {2 3 }
	Port: m_axis_video_V_keep_V | {2 3 }
	Port: m_axis_video_V_strb_V | {2 3 }
	Port: m_axis_video_V_user_V | {2 3 }
	Port: m_axis_video_V_last_V | {2 3 }
	Port: m_axis_video_V_id_V | {2 3 }
	Port: m_axis_video_V_dest_V | {2 3 }
	Port: height | {}
	Port: width | {}
 - Input state : 
	Port: MultiPixStream2AXIvideo : imgGamma | {2 3 }
	Port: MultiPixStream2AXIvideo : m_axis_video_V_data_V | {}
	Port: MultiPixStream2AXIvideo : m_axis_video_V_keep_V | {}
	Port: MultiPixStream2AXIvideo : m_axis_video_V_strb_V | {}
	Port: MultiPixStream2AXIvideo : m_axis_video_V_user_V | {}
	Port: MultiPixStream2AXIvideo : m_axis_video_V_last_V | {}
	Port: MultiPixStream2AXIvideo : m_axis_video_V_id_V | {}
	Port: MultiPixStream2AXIvideo : m_axis_video_V_dest_V | {}
	Port: MultiPixStream2AXIvideo : height | {1 }
	Port: MultiPixStream2AXIvideo : width | {1 }
  - Chain level:
	State 1
		sub_i_i : 1
		icmp_ln256 : 1
		store_ln256 : 1
	State 2
		icmp_ln256_1 : 1
		i_2 : 1
		br_ln256 : 2
		call_ln256 : 1
		and_ln256 : 1
		store_ln256 : 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------------------|---------|---------|
| Operation|                       Functional Unit                       |    FF   |   LUT   |
|----------|-------------------------------------------------------------|---------|---------|
|   call   | grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_258_2_fu_96 |    16   |    58   |
|----------|-------------------------------------------------------------|---------|---------|
|    add   |                        sub_i_i_fu_132                       |    0    |    20   |
|          |                          i_2_fu_157                         |    0    |    19   |
|----------|-------------------------------------------------------------|---------|---------|
|   icmp   |                      icmp_ln256_fu_138                      |    0    |    19   |
|          |                     icmp_ln256_1_fu_152                     |    0    |    19   |
|----------|-------------------------------------------------------------|---------|---------|
|    and   |                       and_ln256_fu_163                      |    0    |    2    |
|----------|-------------------------------------------------------------|---------|---------|
|   read   |                       rows_read_fu_72                       |    0    |    0    |
|          |                       cols_read_fu_78                       |    0    |    0    |
|----------|-------------------------------------------------------------|---------|---------|
|          |                      trunc_ln249_fu_120                     |    0    |    0    |
|   trunc  |                      trunc_ln250_fu_124                     |    0    |    0    |
|          |                         empty_fu_128                        |    0    |    0    |
|----------|-------------------------------------------------------------|---------|---------|
|   Total  |                                                             |    16   |   137   |
|----------|-------------------------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
| and_ln256_reg_203 |    1   |
|     i_reg_173     |   12   |
| icmp_ln256_reg_195|    1   |
|     sof_reg_84    |    1   |
|  sub_i_i_reg_190  |   13   |
|trunc_ln249_reg_180|   12   |
|trunc_ln250_reg_185|   12   |
+-------------------+--------+
|       Total       |   52   |
+-------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------|------|------|------|--------||---------||---------||---------|
| sof_reg_84 |  p0  |   2  |   1  |    2   ||    0    ||    9    |
|------------|------|------|------|--------||---------||---------||---------|
|    Total   |      |      |      |    2   ||  0.427  ||    0    ||    9    |
|------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   16   |   137  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    0   |    9   |
|  Register |    -   |   52   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   68   |   146  |
+-----------+--------+--------+--------+
