MUX_input_inc
{
  STRUCT inc_spec_CLKMUX_input
  {
      int tx_pll;
      int ty_pll;
      string port_name_pll;
      string port_name_con;
      string device_name_con;
      int tx_con;
      int ty_con;
  };
  STRUCT inc_spec_CLKMUX_input inc_CLKMUX_input_spec[] = 
  {
  //tx_pll      ty    port_name_pll      port_name_con       device_name_con         tx_con  ty_con
{30,    48,    "CLK_PREGM_IN0[0]",     "BUS2_CLKL_OUT[5]",    "HSST_TILE",      15,    54},   
{30,    48,    "CLK_PREGM_IN0[1]",     "BUS2_CLK_OUT[0]",     "WLSR1_TILE",     15,    47},   
{30,    48,    "CLK_PREGM_IN0[2]",     "BUS2_CLK_OUT[1]",     "WLSR1_TILE",     15,    47},   
{30,    48,    "CLK_PREGM_IN0[3]",     "BUS2_CLK_OUT[0]",     "WLSR1_TILE",     43,    47},   
{30,    48,    "CLK_PREGM_IN0[4]",     "BUS2_CLK_OUT[1]",     "WLSR1_TILE",     43,    47},   
{30,    48,    "CLK_PREGM_IN0[5]",     "BUS2_CLKL_OUT[0]",    "HSST_TILE",      15,    54},   
{30,    48,    "CLK_PREGM_IN0[6]",     "BUS2_CLKL_OUT[1]",    "HSST_TILE",      15,    54},   
{30,    48,    "CLK_PREGM_IN0[7]",     "BUS2_CLKR_OUT[0]",    "HSST_TILE",      15,    54},   
{30,    48,    "CLK_PREGM_IN0[8]",     "BUS2_CLKR_OUT[1]",    "HSST_TILE",      15,    54},   
{30,    48,    "CLK_PREGM_IN0[9]",     "RCLK2FABRIC_BUF[0]",      "HSST_TILE",      15,    54},   
{30,    48,    "CLK_PREGM_IN0[10]",    "RCLK2FABRIC_BUF[2]",      "HSST_TILE",      15,    54},   
{30,    48,    "CLK_PREGM_IN0[11]",    "REFCK2CORE_0_BUF",        "HSST_TILE",      15,    54},   
{30,    48,    "CLK_PREGM_IN0[12]",    "REFCK2CORE_1_BUF",        "HSST_TILE",      15,    54},   
{30,    48,    "CLK_PREGM_IN0[13]",    "TCLK2FABRIC_BUF[0]",      "HSST_TILE",      15,    54},   
{30,    48,    "CLK_PREGM_IN0[14]",    "TCLK2FABRIC_BUF[1]",      "HSST_TILE",      15,    54},   
{30,    48,    "CLK_PREGM_IN0[15]",    "TCLK2FABRIC_BUF[2]",      "HSST_TILE",      15,    54},   
{30,    48,    "CLK_PREGM_IN0[16]",    "TCLK2FABRIC_BUF[3]",      "HSST_TILE",      15,    54},   
{30, 48, "CLK_PREGM_IN0[17]", "RCLK2FABRIC_BUF[1]", "HSST_TILE", 15, 54},
{30, 48, "CLK_PREGM_IN0[18]", "RCLK2FABRIC_BUF[3]", "HSST_TILE", 15, 54},
{30,    48,    "CLK_PREGM_IN0[19]",    "TIEHI",               "CLKMUX_TILE",    30,    48},   
{30,    48,    "CLK_PREGM_IN0[20]",    "TIEHI",               "CLKMUX_TILE",    30,    48},   
{30,    48,    "CLK_PREGM_IN0[21]",    "CLK_OUT0",            "PLL_TILE",       30,    43},   
{30,    48,    "CLK_PREGM_IN0[22]",    "CLK_OUT1",            "PLL_TILE",       30,    43},   
{30,    48,    "CLK_PREGM_IN0[23]",    "CLK_OUT2",            "PLL_TILE",       30,    43},   
{30,    48,    "CLK_PREGM_IN0[24]",    "CLK_OUT3",            "PLL_TILE",       30,    43},   
{30,    48,    "CLK_PREGM_IN0[25]",    "CLK_OUT4",            "PLL_TILE",       30,    43},   
{30,    48,    "CLK_PREGM_IN0[26]",    "TIEHI",               "CLKMUX_TILE",    30,    48},   
{30,    48,    "CLK_PREGM_IN0[27]",    "TIEHI",               "CLKMUX_TILE",    30,    48},   
{30,    48,    "CLK_PREGM_IN0[28]",    "TIEHI",               "CLKMUX_TILE",    30,    48},   
{30,    48,    "CLK_PREGM_IN0[29]",    "TIEHI",               "CLKMUX_TILE",    30,    48},   
{30,    48,    "CLK_PREGM_IN0[30]",    "TIEHI",               "CLKMUX_TILE",    30,    48},   
                                                                                              
{30,    48,    "CLK_PREGM_IN1[0]",     "BUS2_CLKL_OUT[7]",    "HSST_TILE",      15,    54},   
{30,    48,    "CLK_PREGM_IN1[1]",     "BUS2_CLK_OUT[0]",     "WLSR1_TILE",     15,    47},   
{30,    48,    "CLK_PREGM_IN1[2]",     "BUS2_CLK_OUT[1]",     "WLSR1_TILE",     15,    47},   
{30,    48,    "CLK_PREGM_IN1[3]",     "BUS2_CLK_OUT[0]",     "WLSR1_TILE",     43,    47},   
{30,    48,    "CLK_PREGM_IN1[4]",     "BUS2_CLK_OUT[1]",     "WLSR1_TILE",     43,    47},   
{30,    48,    "CLK_PREGM_IN1[5]",     "BUS2_CLKL_OUT[0]",    "HSST_TILE",      15,    54},   
{30,    48,    "CLK_PREGM_IN1[6]",     "BUS2_CLKL_OUT[1]",    "HSST_TILE",      15,    54},   
{30,    48,    "CLK_PREGM_IN1[7]",     "BUS2_CLKR_OUT[0]",    "HSST_TILE",      15,    54},   
{30,    48,    "CLK_PREGM_IN1[8]",     "BUS2_CLKR_OUT[1]",    "HSST_TILE",      15,    54},   
{30,    48,    "CLK_PREGM_IN1[9]",     "RCLK2FABRIC_BUF[0]",      "HSST_TILE",      15,    54},   
{30,    48,    "CLK_PREGM_IN1[10]",    "RCLK2FABRIC_BUF[2]",      "HSST_TILE",      15,    54},   
{30,    48,    "CLK_PREGM_IN1[11]",    "REFCK2CORE_0_BUF",        "HSST_TILE",      15,    54},   
{30,    48,    "CLK_PREGM_IN1[12]",    "REFCK2CORE_1_BUF",        "HSST_TILE",      15,    54},   
{30,    48,    "CLK_PREGM_IN1[13]",    "TCLK2FABRIC_BUF[0]",      "HSST_TILE",      15,    54},   
{30,    48,    "CLK_PREGM_IN1[14]",    "TCLK2FABRIC_BUF[1]",      "HSST_TILE",      15,    54},   
{30,    48,    "CLK_PREGM_IN1[15]",    "TCLK2FABRIC_BUF[2]",      "HSST_TILE",      15,    54},   
{30,    48,    "CLK_PREGM_IN1[16]",    "TCLK2FABRIC_BUF[3]",      "HSST_TILE",      15,    54},   
{30, 48, "CLK_PREGM_IN1[17]", "RCLK2FABRIC_BUF[1]", "HSST_TILE", 15, 54},
{30, 48, "CLK_PREGM_IN1[18]", "RCLK2FABRIC_BUF[3]", "HSST_TILE", 15, 54},
{30,    48,    "CLK_PREGM_IN1[19]",    "TIEHI",               "CLKMUX_TILE",    30,    48},   
{30,    48,    "CLK_PREGM_IN1[20]",    "TIEHI",               "CLKMUX_TILE",    30,    48},   
{30,    48,    "CLK_PREGM_IN1[21]",    "CLK_OUT0",            "PLL_TILE",       30,    43},   
{30,    48,    "CLK_PREGM_IN1[22]",    "CLK_OUT1",            "PLL_TILE",       30,    43},   
{30,    48,    "CLK_PREGM_IN1[23]",    "CLK_OUT2",            "PLL_TILE",       30,    43},   
{30,    48,    "CLK_PREGM_IN1[24]",    "CLK_OUT3",            "PLL_TILE",       30,    43},   
{30,    48,    "CLK_PREGM_IN1[25]",    "CLK_OUT4",            "PLL_TILE",       30,    43},   
{30,    48,    "CLK_PREGM_IN1[26]",    "TIEHI",               "CLKMUX_TILE",    30,    48},   
{30,    48,    "CLK_PREGM_IN1[27]",    "TIEHI",               "CLKMUX_TILE",    30,    48},   
{30,    48,    "CLK_PREGM_IN1[28]",    "TIEHI",               "CLKMUX_TILE",    30,    48},   
{30,    48,    "CLK_PREGM_IN1[29]",    "TIEHI",               "CLKMUX_TILE",    30,    48},   
{30,    48,    "CLK_PREGM_IN1[30]",    "TIEHI",               "CLKMUX_TILE",    30,    48},   
                                                                                              
{30,    48,    "CLK_PREGM_IN2[0]",     "BUS2_CLKL_OUT[4]",    "HSST_TILE",      15,    54},   
{30,    48,    "CLK_PREGM_IN2[1]",     "BUS2_CLK_OUT[0]",     "WLSR1_TILE",     15,    47},   
{30,    48,    "CLK_PREGM_IN2[2]",     "BUS2_CLK_OUT[1]",     "WLSR1_TILE",     15,    47},   
{30,    48,    "CLK_PREGM_IN2[3]",     "BUS2_CLK_OUT[0]",     "WLSR1_TILE",     43,    47},   
{30,    48,    "CLK_PREGM_IN2[4]",     "BUS2_CLK_OUT[1]",     "WLSR1_TILE",     43,    47},   
{30,    48,    "CLK_PREGM_IN2[5]",     "BUS2_CLKL_OUT[0]",    "HSST_TILE",      15,    54},   
{30,    48,    "CLK_PREGM_IN2[6]",     "BUS2_CLKL_OUT[1]",    "HSST_TILE",      15,    54},   
{30,    48,    "CLK_PREGM_IN2[7]",     "BUS2_CLKR_OUT[0]",    "HSST_TILE",      15,    54},   
{30,    48,    "CLK_PREGM_IN2[8]",     "BUS2_CLKR_OUT[1]",    "HSST_TILE",      15,    54},   
{30,    48,    "CLK_PREGM_IN2[9]",     "RCLK2FABRIC_BUF[0]",      "HSST_TILE",      15,    54},   
{30,    48,    "CLK_PREGM_IN2[10]",    "RCLK2FABRIC_BUF[2]",      "HSST_TILE",      15,    54},   
{30,    48,    "CLK_PREGM_IN2[11]",    "REFCK2CORE_0_BUF",        "HSST_TILE",      15,    54},   
{30,    48,    "CLK_PREGM_IN2[12]",    "REFCK2CORE_1_BUF",        "HSST_TILE",      15,    54},   
{30,    48,    "CLK_PREGM_IN2[13]",    "TCLK2FABRIC_BUF[0]",      "HSST_TILE",      15,    54},   
{30,    48,    "CLK_PREGM_IN2[14]",    "TCLK2FABRIC_BUF[1]",      "HSST_TILE",      15,    54},   
{30,    48,    "CLK_PREGM_IN2[15]",    "TCLK2FABRIC_BUF[2]",      "HSST_TILE",      15,    54},   
{30,    48,    "CLK_PREGM_IN2[16]",    "TCLK2FABRIC_BUF[3]",      "HSST_TILE",      15,    54},   
{30, 48, "CLK_PREGM_IN2[17]", "RCLK2FABRIC_BUF[1]", "HSST_TILE", 15, 54},
{30, 48, "CLK_PREGM_IN2[18]", "RCLK2FABRIC_BUF[3]", "HSST_TILE", 15, 54},
{30,    48,    "CLK_PREGM_IN2[19]",    "TIEHI",               "CLKMUX_TILE",    30,    48},   
{30,    48,    "CLK_PREGM_IN2[20]",    "TIEHI",               "CLKMUX_TILE",    30,    48},   
{30,    48,    "CLK_PREGM_IN2[21]",    "CLK_OUT0",            "PLL_TILE",       30,    43},   
{30,    48,    "CLK_PREGM_IN2[22]",    "CLK_OUT1",            "PLL_TILE",       30,    43},   
{30,    48,    "CLK_PREGM_IN2[23]",    "CLK_OUT2",            "PLL_TILE",       30,    43},   
{30,    48,    "CLK_PREGM_IN2[24]",    "CLK_OUT3",            "PLL_TILE",       30,    43},   
{30,    48,    "CLK_PREGM_IN2[25]",    "CLK_OUT4",            "PLL_TILE",       30,    43},   
{30,    48,    "CLK_PREGM_IN2[26]",    "TIEHI",               "CLKMUX_TILE",    30,    48},   
{30,    48,    "CLK_PREGM_IN2[27]",    "TIEHI",               "CLKMUX_TILE",    30,    48},   
{30,    48,    "CLK_PREGM_IN2[28]",    "TIEHI",               "CLKMUX_TILE",    30,    48},   
{30,    48,    "CLK_PREGM_IN2[29]",    "TIEHI",               "CLKMUX_TILE",    30,    48},   
{30,    48,    "CLK_PREGM_IN2[30]",    "TIEHI",               "CLKMUX_TILE",    30,    48},   
                                                                                              
{30,    48,    "CLK_PREGM_IN3[0]",     "BUS2_CLKL_OUT[6]",    "HSST_TILE",      15,    54},   
{30,    48,    "CLK_PREGM_IN3[1]",     "BUS2_CLK_OUT[0]",     "WLSR1_TILE",     15,    47},   
{30,    48,    "CLK_PREGM_IN3[2]",     "BUS2_CLK_OUT[1]",     "WLSR1_TILE",     15,    47},   
{30,    48,    "CLK_PREGM_IN3[3]",     "BUS2_CLK_OUT[0]",     "WLSR1_TILE",     43,    47},   
{30,    48,    "CLK_PREGM_IN3[4]",     "BUS2_CLK_OUT[1]",     "WLSR1_TILE",     43,    47},   
{30,    48,    "CLK_PREGM_IN3[5]",     "BUS2_CLKL_OUT[0]",    "HSST_TILE",      15,    54},   
{30,    48,    "CLK_PREGM_IN3[6]",     "BUS2_CLKL_OUT[1]",    "HSST_TILE",      15,    54},   
{30,    48,    "CLK_PREGM_IN3[7]",     "BUS2_CLKR_OUT[0]",    "HSST_TILE",      15,    54},   
{30,    48,    "CLK_PREGM_IN3[8]",     "BUS2_CLKR_OUT[1]",    "HSST_TILE",      15,    54},   
{30,    48,    "CLK_PREGM_IN3[9]",     "RCLK2FABRIC_BUF[0]",      "HSST_TILE",      15,    54},   
{30,    48,    "CLK_PREGM_IN3[10]",    "RCLK2FABRIC_BUF[2]",      "HSST_TILE",      15,    54},   
{30,    48,    "CLK_PREGM_IN3[11]",    "REFCK2CORE_0_BUF",        "HSST_TILE",      15,    54},   
{30,    48,    "CLK_PREGM_IN3[12]",    "REFCK2CORE_1_BUF",        "HSST_TILE",      15,    54},   
{30,    48,    "CLK_PREGM_IN3[13]",    "TCLK2FABRIC_BUF[0]",      "HSST_TILE",      15,    54},   
{30,    48,    "CLK_PREGM_IN3[14]",    "TCLK2FABRIC_BUF[1]",      "HSST_TILE",      15,    54},   
{30,    48,    "CLK_PREGM_IN3[15]",    "TCLK2FABRIC_BUF[2]",      "HSST_TILE",      15,    54},   
{30,    48,    "CLK_PREGM_IN3[16]",    "TCLK2FABRIC_BUF[3]",      "HSST_TILE",      15,    54},   
{30, 48, "CLK_PREGM_IN3[17]", "RCLK2FABRIC_BUF[1]", "HSST_TILE", 15, 54},
{30, 48, "CLK_PREGM_IN3[18]", "RCLK2FABRIC_BUF[3]", "HSST_TILE", 15, 54},
{30,    48,    "CLK_PREGM_IN3[19]",    "TIEHI",               "CLKMUX_TILE",    30,    48},   
{30,    48,    "CLK_PREGM_IN3[20]",    "TIEHI",               "CLKMUX_TILE",    30,    48},   
{30,    48,    "CLK_PREGM_IN3[21]",    "CLK_OUT0",            "PLL_TILE",       30,    43},   
{30,    48,    "CLK_PREGM_IN3[22]",    "CLK_OUT1",            "PLL_TILE",       30,    43},   
{30,    48,    "CLK_PREGM_IN3[23]",    "CLK_OUT2",            "PLL_TILE",       30,    43},   
{30,    48,    "CLK_PREGM_IN3[24]",    "CLK_OUT3",            "PLL_TILE",       30,    43},   
{30,    48,    "CLK_PREGM_IN3[25]",    "CLK_OUT4",            "PLL_TILE",       30,    43},   
{30,    48,    "CLK_PREGM_IN3[26]",    "TIEHI",               "CLKMUX_TILE",    30,    48},   
{30,    48,    "CLK_PREGM_IN3[27]",    "TIEHI",               "CLKMUX_TILE",    30,    48},   
{30,    48,    "CLK_PREGM_IN3[28]",    "TIEHI",               "CLKMUX_TILE",    30,    48},   
{30,    48,    "CLK_PREGM_IN3[29]",    "TIEHI",               "CLKMUX_TILE",    30,    48},   
{30,    48,    "CLK_PREGM_IN3[30]",    "TIEHI",               "CLKMUX_TILE",    30,    48},   
                                                                                              
{30,    48,    "CLK_PREGM_IN4[0]",     "BUS2_CLKR_OUT[5]",    "HSST_TILE",      15,    54},   
{30,    48,    "CLK_PREGM_IN4[1]",     "BUS2_CLK_OUT[0]",     "WLSR1_TILE",     15,    47},   
{30,    48,    "CLK_PREGM_IN4[2]",     "BUS2_CLK_OUT[1]",     "WLSR1_TILE",     15,    47},   
{30,    48,    "CLK_PREGM_IN4[3]",     "BUS2_CLK_OUT[0]",     "WLSR1_TILE",     43,    47},   
{30,    48,    "CLK_PREGM_IN4[4]",     "BUS2_CLK_OUT[1]",     "WLSR1_TILE",     43,    47},   
{30,    48,    "CLK_PREGM_IN4[5]",     "BUS2_CLKL_OUT[0]",    "HSST_TILE",      15,    54},   
{30,    48,    "CLK_PREGM_IN4[6]",     "BUS2_CLKL_OUT[1]",    "HSST_TILE",      15,    54},   
{30,    48,    "CLK_PREGM_IN4[7]",     "BUS2_CLKR_OUT[0]",    "HSST_TILE",      15,    54},   
{30,    48,    "CLK_PREGM_IN4[8]",     "BUS2_CLKR_OUT[1]",    "HSST_TILE",      15,    54},   
{30,    48,    "CLK_PREGM_IN4[9]",     "RCLK2FABRIC_BUF[0]",      "HSST_TILE",      15,    54},   
{30,    48,    "CLK_PREGM_IN4[10]",    "RCLK2FABRIC_BUF[2]",      "HSST_TILE",      15,    54},   
{30,    48,    "CLK_PREGM_IN4[11]",    "REFCK2CORE_0_BUF",        "HSST_TILE",      15,    54},   
{30,    48,    "CLK_PREGM_IN4[12]",    "REFCK2CORE_1_BUF",        "HSST_TILE",      15,    54},   
{30,    48,    "CLK_PREGM_IN4[13]",    "TCLK2FABRIC_BUF[0]",      "HSST_TILE",      15,    54},   
{30,    48,    "CLK_PREGM_IN4[14]",    "TCLK2FABRIC_BUF[1]",      "HSST_TILE",      15,    54},   
{30,    48,    "CLK_PREGM_IN4[15]",    "TCLK2FABRIC_BUF[2]",      "HSST_TILE",      15,    54},   
{30,    48,    "CLK_PREGM_IN4[16]",    "TCLK2FABRIC_BUF[3]",      "HSST_TILE",      15,    54},   
{30, 48, "CLK_PREGM_IN4[17]", "RCLK2FABRIC_BUF[1]", "HSST_TILE", 15, 54},
{30, 48, "CLK_PREGM_IN4[18]", "RCLK2FABRIC_BUF[3]", "HSST_TILE", 15, 54},
{30,    48,    "CLK_PREGM_IN4[19]",    "TIEHI",               "CLKMUX_TILE",    30,    48},   
{30,    48,    "CLK_PREGM_IN4[20]",    "TIEHI",               "CLKMUX_TILE",    30,    48},   
{30,    48,    "CLK_PREGM_IN4[21]",    "CLK_OUT0",            "PLL_TILE",       30,    43},   
{30,    48,    "CLK_PREGM_IN4[22]",    "CLK_OUT1",            "PLL_TILE",       30,    43},   
{30,    48,    "CLK_PREGM_IN4[23]",    "CLK_OUT2",            "PLL_TILE",       30,    43},   
{30,    48,    "CLK_PREGM_IN4[24]",    "CLK_OUT3",            "PLL_TILE",       30,    43},   
{30,    48,    "CLK_PREGM_IN4[25]",    "CLK_OUT4",            "PLL_TILE",       30,    43},   
{30,    48,    "CLK_PREGM_IN4[26]",    "TIEHI",               "CLKMUX_TILE",    30,    48},   
{30,    48,    "CLK_PREGM_IN4[27]",    "TIEHI",               "CLKMUX_TILE",    30,    48},   
{30,    48,    "CLK_PREGM_IN4[28]",    "TIEHI",               "CLKMUX_TILE",    30,    48},   
{30,    48,    "CLK_PREGM_IN4[29]",    "TIEHI",               "CLKMUX_TILE",    30,    48},   
{30,    48,    "CLK_PREGM_IN4[30]",    "TIEHI",               "CLKMUX_TILE",    30,    48},   
                                                                                              
{30,    48,    "CLK_PREGM_IN5[0]",     "BUS2_CLKR_OUT[7]",    "HSST_TILE",      15,    54},   
{30,    48,    "CLK_PREGM_IN5[1]",     "BUS2_CLK_OUT[0]",     "WLSR1_TILE",     15,    47},   
{30,    48,    "CLK_PREGM_IN5[2]",     "BUS2_CLK_OUT[1]",     "WLSR1_TILE",     15,    47},   
{30,    48,    "CLK_PREGM_IN5[3]",     "BUS2_CLK_OUT[0]",     "WLSR1_TILE",     43,    47},   
{30,    48,    "CLK_PREGM_IN5[4]",     "BUS2_CLK_OUT[1]",     "WLSR1_TILE",     43,    47},   
{30,    48,    "CLK_PREGM_IN5[5]",     "BUS2_CLKL_OUT[0]",    "HSST_TILE",      15,    54},   
{30,    48,    "CLK_PREGM_IN5[6]",     "BUS2_CLKL_OUT[1]",    "HSST_TILE",      15,    54},   
{30,    48,    "CLK_PREGM_IN5[7]",     "BUS2_CLKR_OUT[0]",    "HSST_TILE",      15,    54},   
{30,    48,    "CLK_PREGM_IN5[8]",     "BUS2_CLKR_OUT[1]",    "HSST_TILE",      15,    54},   
{30,    48,    "CLK_PREGM_IN5[9]",     "RCLK2FABRIC_BUF[0]",      "HSST_TILE",      15,    54},   
{30,    48,    "CLK_PREGM_IN5[10]",    "RCLK2FABRIC_BUF[2]",      "HSST_TILE",      15,    54},   
{30,    48,    "CLK_PREGM_IN5[11]",    "REFCK2CORE_0_BUF",        "HSST_TILE",      15,    54},   
{30,    48,    "CLK_PREGM_IN5[12]",    "REFCK2CORE_1_BUF",        "HSST_TILE",      15,    54},   
{30,    48,    "CLK_PREGM_IN5[13]",    "TCLK2FABRIC_BUF[0]",      "HSST_TILE",      15,    54},   
{30,    48,    "CLK_PREGM_IN5[14]",    "TCLK2FABRIC_BUF[1]",      "HSST_TILE",      15,    54},   
{30,    48,    "CLK_PREGM_IN5[15]",    "TCLK2FABRIC_BUF[2]",      "HSST_TILE",      15,    54},   
{30,    48,    "CLK_PREGM_IN5[16]",    "TCLK2FABRIC_BUF[3]",      "HSST_TILE",      15,    54},   
{30, 48, "CLK_PREGM_IN5[17]", "RCLK2FABRIC_BUF[1]", "HSST_TILE", 15, 54},
{30, 48, "CLK_PREGM_IN5[18]", "RCLK2FABRIC_BUF[3]", "HSST_TILE", 15, 54},
{30,    48,    "CLK_PREGM_IN5[19]",    "TIEHI",               "CLKMUX_TILE",    30,    48},   
{30,    48,    "CLK_PREGM_IN5[20]",    "TIEHI",               "CLKMUX_TILE",    30,    48},   
{30,    48,    "CLK_PREGM_IN5[21]",    "CLK_OUT0",            "PLL_TILE",       30,    43},   
{30,    48,    "CLK_PREGM_IN5[22]",    "CLK_OUT1",            "PLL_TILE",       30,    43},   
{30,    48,    "CLK_PREGM_IN5[23]",    "CLK_OUT2",            "PLL_TILE",       30,    43},   
{30,    48,    "CLK_PREGM_IN5[24]",    "CLK_OUT3",            "PLL_TILE",       30,    43},   
{30,    48,    "CLK_PREGM_IN5[25]",    "CLK_OUT4",            "PLL_TILE",       30,    43},   
{30,    48,    "CLK_PREGM_IN5[26]",    "TIEHI",               "CLKMUX_TILE",    30,    48},   
{30,    48,    "CLK_PREGM_IN5[27]",    "TIEHI",               "CLKMUX_TILE",    30,    48},   
{30,    48,    "CLK_PREGM_IN5[28]",    "TIEHI",               "CLKMUX_TILE",    30,    48},   
{30,    48,    "CLK_PREGM_IN5[29]",    "TIEHI",               "CLKMUX_TILE",    30,    48},   
{30,    48,    "CLK_PREGM_IN5[30]",    "TIEHI",               "CLKMUX_TILE",    30,    48},   
                                                                                              
{30,    48,    "CLK_PREGM_IN6[0]",     "BUS2_CLKR_OUT[4]",    "HSST_TILE",      15,    54},   
{30,    48,    "CLK_PREGM_IN6[1]",     "BUS2_CLK_OUT[0]",     "WLSR1_TILE",     15,    47},   
{30,    48,    "CLK_PREGM_IN6[2]",     "BUS2_CLK_OUT[1]",     "WLSR1_TILE",     15,    47},   
{30,    48,    "CLK_PREGM_IN6[3]",     "BUS2_CLK_OUT[0]",     "WLSR1_TILE",     43,    47},   
{30,    48,    "CLK_PREGM_IN6[4]",     "BUS2_CLK_OUT[1]",     "WLSR1_TILE",     43,    47},   
{30,    48,    "CLK_PREGM_IN6[5]",     "BUS2_CLKL_OUT[0]",    "HSST_TILE",      15,    54},   
{30,    48,    "CLK_PREGM_IN6[6]",     "BUS2_CLKL_OUT[1]",    "HSST_TILE",      15,    54},   
{30,    48,    "CLK_PREGM_IN6[7]",     "BUS2_CLKR_OUT[0]",    "HSST_TILE",      15,    54},   
{30,    48,    "CLK_PREGM_IN6[8]",     "BUS2_CLKR_OUT[1]",    "HSST_TILE",      15,    54},   
{30,    48,    "CLK_PREGM_IN6[9]",     "RCLK2FABRIC_BUF[0]",      "HSST_TILE",      15,    54},   
{30,    48,    "CLK_PREGM_IN6[10]",    "RCLK2FABRIC_BUF[2]",      "HSST_TILE",      15,    54},   
{30,    48,    "CLK_PREGM_IN6[11]",    "REFCK2CORE_0_BUF",        "HSST_TILE",      15,    54},   
{30,    48,    "CLK_PREGM_IN6[12]",    "REFCK2CORE_1_BUF",        "HSST_TILE",      15,    54},   
{30,    48,    "CLK_PREGM_IN6[13]",    "TCLK2FABRIC_BUF[0]",      "HSST_TILE",      15,    54},   
{30,    48,    "CLK_PREGM_IN6[14]",    "TCLK2FABRIC_BUF[1]",      "HSST_TILE",      15,    54},   
{30,    48,    "CLK_PREGM_IN6[15]",    "TCLK2FABRIC_BUF[2]",      "HSST_TILE",      15,    54},   
{30,    48,    "CLK_PREGM_IN6[16]",    "TCLK2FABRIC_BUF[3]",      "HSST_TILE",      15,    54},   
{30, 48, "CLK_PREGM_IN6[17]", "RCLK2FABRIC_BUF[1]", "HSST_TILE", 15, 54},
{30, 48, "CLK_PREGM_IN6[18]", "RCLK2FABRIC_BUF[3]", "HSST_TILE", 15, 54},
{30,    48,    "CLK_PREGM_IN6[19]",    "TIEHI",               "CLKMUX_TILE",    30,    48},   
{30,    48,    "CLK_PREGM_IN6[20]",    "TIEHI",               "CLKMUX_TILE",    30,    48},   
{30,    48,    "CLK_PREGM_IN6[21]",    "CLK_OUT0",            "PLL_TILE",       30,    43},   
{30,    48,    "CLK_PREGM_IN6[22]",    "CLK_OUT1",            "PLL_TILE",       30,    43},   
{30,    48,    "CLK_PREGM_IN6[23]",    "CLK_OUT2",            "PLL_TILE",       30,    43},   
{30,    48,    "CLK_PREGM_IN6[24]",    "CLK_OUT3",            "PLL_TILE",       30,    43},   
{30,    48,    "CLK_PREGM_IN6[25]",    "CLK_OUT4",            "PLL_TILE",       30,    43},   
{30,    48,    "CLK_PREGM_IN6[26]",    "TIEHI",               "CLKMUX_TILE",    30,    48},   
{30,    48,    "CLK_PREGM_IN6[27]",    "TIEHI",               "CLKMUX_TILE",    30,    48},   
{30,    48,    "CLK_PREGM_IN6[28]",    "TIEHI",               "CLKMUX_TILE",    30,    48},   
{30,    48,    "CLK_PREGM_IN6[29]",    "TIEHI",               "CLKMUX_TILE",    30,    48},   
{30,    48,    "CLK_PREGM_IN6[30]",    "TIEHI",               "CLKMUX_TILE",    30,    48},   
                                                                                              
{30,    48,    "CLK_PREGM_IN7[0]",     "BUS2_CLKR_OUT[6]",    "HSST_TILE",      15,    54},   
{30,    48,    "CLK_PREGM_IN7[1]",     "BUS2_CLK_OUT[0]",     "WLSR1_TILE",     15,    47},   
{30,    48,    "CLK_PREGM_IN7[2]",     "BUS2_CLK_OUT[1]",     "WLSR1_TILE",     15,    47},   
{30,    48,    "CLK_PREGM_IN7[3]",     "BUS2_CLK_OUT[0]",     "WLSR1_TILE",     43,    47},   
{30,    48,    "CLK_PREGM_IN7[4]",     "BUS2_CLK_OUT[1]",     "WLSR1_TILE",     43,    47},   
{30,    48,    "CLK_PREGM_IN7[5]",     "BUS2_CLKL_OUT[0]",    "HSST_TILE",      15,    54},   
{30,    48,    "CLK_PREGM_IN7[6]",     "BUS2_CLKL_OUT[1]",    "HSST_TILE",      15,    54},   
{30,    48,    "CLK_PREGM_IN7[7]",     "BUS2_CLKR_OUT[0]",    "HSST_TILE",      15,    54},   
{30,    48,    "CLK_PREGM_IN7[8]",     "BUS2_CLKR_OUT[1]",    "HSST_TILE",      15,    54},   
{30,    48,    "CLK_PREGM_IN7[9]",     "RCLK2FABRIC_BUF[0]",      "HSST_TILE",      15,    54},   
{30,    48,    "CLK_PREGM_IN7[10]",    "RCLK2FABRIC_BUF[2]",      "HSST_TILE",      15,    54},   
{30,    48,    "CLK_PREGM_IN7[11]",    "REFCK2CORE_0_BUF",        "HSST_TILE",      15,    54},   
{30,    48,    "CLK_PREGM_IN7[12]",    "REFCK2CORE_1_BUF",        "HSST_TILE",      15,    54},   
{30,    48,    "CLK_PREGM_IN7[13]",    "TCLK2FABRIC_BUF[0]",      "HSST_TILE",      15,    54},   
{30,    48,    "CLK_PREGM_IN7[14]",    "TCLK2FABRIC_BUF[1]",      "HSST_TILE",      15,    54},   
{30,    48,    "CLK_PREGM_IN7[15]",    "TCLK2FABRIC_BUF[2]",      "HSST_TILE",      15,    54},   
{30,    48,    "CLK_PREGM_IN7[16]",    "TCLK2FABRIC_BUF[3]",      "HSST_TILE",      15,    54},   
{30, 48, "CLK_PREGM_IN7[17]", "RCLK2FABRIC_BUF[1]", "HSST_TILE", 15, 54},
{30, 48, "CLK_PREGM_IN7[18]", "RCLK2FABRIC_BUF[3]", "HSST_TILE", 15, 54},
{30,    48,    "CLK_PREGM_IN7[19]",    "TIEHI",               "CLKMUX_TILE",    30,    48},   
{30,    48,    "CLK_PREGM_IN7[20]",    "TIEHI",               "CLKMUX_TILE",    30,    48},   
{30,    48,    "CLK_PREGM_IN7[21]",    "CLK_OUT0",            "PLL_TILE",       30,    43},   
{30,    48,    "CLK_PREGM_IN7[22]",    "CLK_OUT1",            "PLL_TILE",       30,    43},   
{30,    48,    "CLK_PREGM_IN7[23]",    "CLK_OUT2",            "PLL_TILE",       30,    43},   
{30,    48,    "CLK_PREGM_IN7[24]",    "CLK_OUT3",            "PLL_TILE",       30,    43},   
{30,    48,    "CLK_PREGM_IN7[25]",    "CLK_OUT4",            "PLL_TILE",       30,    43},   
{30,    48,    "CLK_PREGM_IN7[26]",    "TIEHI",               "CLKMUX_TILE",    30,    48},   
{30,    48,    "CLK_PREGM_IN7[27]",    "TIEHI",               "CLKMUX_TILE",    30,    48},   
{30,    48,    "CLK_PREGM_IN7[28]",    "TIEHI",               "CLKMUX_TILE",    30,    48},   
{30,    48,    "CLK_PREGM_IN7[29]",    "TIEHI",               "CLKMUX_TILE",    30,    48},   
{30,    48,    "CLK_PREGM_IN7[30]",    "TIEHI",               "CLKMUX_TILE",    30,    48},   
                                                                                              
{30,    48,    "CLK_USCM[29]",         "CLK_USCM_T[14]",      "USCM_TILE",      14,    36},   
{30,    48,    "CLK_USCM[28]",         "CLK_USCM_T[13]",      "USCM_TILE",      14,    36},   
{30,    48,    "CLK_USCM[27]",         "CLK_USCM_T[12]",      "USCM_TILE",      14,    36},   
{30,    48,    "CLK_USCM[26]",         "CLK_USCM_T[11]",      "USCM_TILE",      14,    36},   
{30,    48,    "CLK_USCM[25]",         "CLK_USCM_T[10]",      "USCM_TILE",      14,    36},   
{30,    48,    "CLK_USCM[24]",         "CLK_USCM_T[9]",       "USCM_TILE",      14,    36},   
{30,    48,    "CLK_USCM[23]",         "CLK_USCM_T[8]",       "USCM_TILE",      14,    36},   
{30,    48,    "CLK_USCM[22]",         "CLK_USCM_T[7]",       "USCM_TILE",      14,    36},   
{30,    48,    "CLK_USCM[21]",         "CLK_USCM_T[6]",       "USCM_TILE",      14,    36},   
{30,    48,    "CLK_USCM[20]",         "CLK_USCM_T[5]",       "USCM_TILE",      14,    36},   
{30,    48,    "CLK_USCM[19]",         "CLK_USCM_T[4]",       "USCM_TILE",      14,    36},   
{30,    48,    "CLK_USCM[18]",         "CLK_USCM_T[3]",       "USCM_TILE",      14,    36},   
{30,    48,    "CLK_USCM[17]",         "CLK_USCM_T[2]",       "USCM_TILE",      14,    36},   
{30,    48,    "CLK_USCM[16]",         "CLK_USCM_T[1]",       "USCM_TILE",      14,    36},   
{30,    48,    "CLK_USCM[15]",         "CLK_USCM_T[0]",       "USCM_TILE",      14,    36},   
{30,    48,    "CLK_USCM[14]",         "CLK_USCM_T[14]",      "USCM_TILE",      14,    28},   
{30,    48,    "CLK_USCM[13]",         "CLK_USCM_T[13]",      "USCM_TILE",      14,    28},   
{30,    48,    "CLK_USCM[12]",         "CLK_USCM_T[12]",      "USCM_TILE",      14,    28},   
{30,    48,    "CLK_USCM[11]",         "CLK_USCM_T[11]",      "USCM_TILE",      14,    28},   
{30,    48,    "CLK_USCM[10]",         "CLK_USCM_T[10]",      "USCM_TILE",      14,    28},   
{30,    48,    "CLK_USCM[9]",          "CLK_USCM_T[9]",       "USCM_TILE",      14,    28},   
{30,    48,    "CLK_USCM[8]",          "CLK_USCM_T[8]",       "USCM_TILE",      14,    28},   
{30,    48,    "CLK_USCM[7]",          "CLK_USCM_T[7]",       "USCM_TILE",      14,    28},   
{30,    48,    "CLK_USCM[6]",          "CLK_USCM_T[6]",       "USCM_TILE",      14,    28},   
{30,    48,    "CLK_USCM[5]",          "CLK_USCM_T[5]",       "USCM_TILE",      14,    28},   
{30,    48,    "CLK_USCM[4]",          "CLK_USCM_T[4]",       "USCM_TILE",      14,    28},   
{30,    48,    "CLK_USCM[3]",          "CLK_USCM_T[3]",       "USCM_TILE",      14,    28},   
{30,    48,    "CLK_USCM[2]",          "CLK_USCM_T[2]",       "USCM_TILE",      14,    28},   
{30,    48,    "CLK_USCM[1]",          "CLK_USCM_T[1]",       "USCM_TILE",      14,    28},   
{30,    48,    "CLK_USCM[0]",          "CLK_USCM_T[0]",       "USCM_TILE",      14,    28}


  };
};

