# Reading C:/intelFPGA/16.1/modelsim_ase/tcl/vsim/pref.tcl
# do ARM_Processor_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/16.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/Research\ Project_Spring\ 2017 {D:/Research Project_Spring 2017/constant.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:54:03 on Apr 11,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Research Project_Spring 2017" D:/Research Project_Spring 2017/constant.v 
# End time: 17:54:04 on Apr 11,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Research\ Project_Spring\ 2017 {D:/Research Project_Spring 2017/controller.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:54:04 on Apr 11,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Research Project_Spring 2017" D:/Research Project_Spring 2017/controller.v 
# -- Compiling module controller
# 
# Top level modules:
# 	controller
# End time: 17:54:04 on Apr 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Research\ Project_Spring\ 2017 {D:/Research Project_Spring 2017/cpu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:54:04 on Apr 11,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Research Project_Spring 2017" D:/Research Project_Spring 2017/cpu.v 
# -- Compiling module cpu
# 
# Top level modules:
# 	cpu
# End time: 17:54:04 on Apr 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Research\ Project_Spring\ 2017 {D:/Research Project_Spring 2017/registers.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:54:04 on Apr 11,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Research Project_Spring 2017" D:/Research Project_Spring 2017/registers.v 
# -- Compiling module registers
# 
# Top level modules:
# 	registers
# End time: 17:54:04 on Apr 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Research\ Project_Spring\ 2017 {D:/Research Project_Spring 2017/alu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:54:04 on Apr 11,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Research Project_Spring 2017" D:/Research Project_Spring 2017/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 17:54:04 on Apr 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Research\ Project_Spring\ 2017 {D:/Research Project_Spring 2017/mux.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:54:04 on Apr 11,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Research Project_Spring 2017" D:/Research Project_Spring 2017/mux.v 
# -- Compiling module mux
# 
# Top level modules:
# 	mux
# End time: 17:54:04 on Apr 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Research\ Project_Spring\ 2017 {D:/Research Project_Spring 2017/decoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:54:04 on Apr 11,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Research Project_Spring 2017" D:/Research Project_Spring 2017/decoder.v 
# -- Compiling module decoder
# 
# Top level modules:
# 	decoder
# End time: 17:54:04 on Apr 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Research\ Project_Spring\ 2017 {D:/Research Project_Spring 2017/pc.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:54:04 on Apr 11,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Research Project_Spring 2017" D:/Research Project_Spring 2017/pc.v 
# -- Compiling module pc
# 
# Top level modules:
# 	pc
# End time: 17:54:04 on Apr 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Research\ Project_Spring\ 2017 {D:/Research Project_Spring 2017/instMem.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:54:04 on Apr 11,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Research Project_Spring 2017" D:/Research Project_Spring 2017/instMem.v 
# -- Compiling module instMem
# 
# Top level modules:
# 	instMem
# End time: 17:54:04 on Apr 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Research\ Project_Spring\ 2017 {D:/Research Project_Spring 2017/memory.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:54:04 on Apr 11,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Research Project_Spring 2017" D:/Research Project_Spring 2017/memory.v 
# -- Compiling module memory
# 
# Top level modules:
# 	memory
# End time: 17:54:04 on Apr 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work {D:/Research Project_Spring 2017/cache.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:54:16 on Apr 11,2017
# vlog -reportprogress 300 -work work D:/Research Project_Spring 2017/cache.v 
# -- Compiling module cache
# ** Error: (vlog-13069) D:/Research Project_Spring 2017/cache.v(16): near ":": syntax error, unexpected ':'.
# ** Error: D:/Research Project_Spring 2017/cache.v(28): (vlog-2730) Undefined variable: 'mem_array'.
# ** Error: D:/Research Project_Spring 2017/cache.v(64): (vlog-2730) Undefined variable: 'largestAge'.
# ** Error: (vlog-13069) D:/Research Project_Spring 2017/cache.v(67): near "and": syntax error, unexpected and.
# ** Error: (vlog-13036) D:/Research Project_Spring 2017/cache.v(74): near "++": Operator only allowed in SystemVerilog.
# ** Error: (vlog-13069) D:/Research Project_Spring 2017/cache.v(81): near "else": syntax error, unexpected else.
# ** Error: D:/Research Project_Spring 2017/cache.v(95): (vlog-13205) Syntax error found in the scope following 'tag'. Is there a missing '::'?
# End time: 17:54:16 on Apr 11,2017, Elapsed time: 0:00:00
# Errors: 7, Warnings: 0
vlog -reportprogress 300 -work work {D:/Research Project_Spring 2017/cache.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:55:20 on Apr 11,2017
# vlog -reportprogress 300 -work work D:/Research Project_Spring 2017/cache.v 
# -- Compiling module cache
# ** Error: D:/Research Project_Spring 2017/cache.v(64): (vlog-2730) Undefined variable: 'largestAge'.
# ** Error: (vlog-13069) D:/Research Project_Spring 2017/cache.v(67): near "and": syntax error, unexpected and.
# ** Error: (vlog-13036) D:/Research Project_Spring 2017/cache.v(74): near "++": Operator only allowed in SystemVerilog.
# ** Error: (vlog-13069) D:/Research Project_Spring 2017/cache.v(81): near "else": syntax error, unexpected else.
# ** Error: D:/Research Project_Spring 2017/cache.v(95): (vlog-13205) Syntax error found in the scope following 'tag'. Is there a missing '::'?
# End time: 17:55:20 on Apr 11,2017, Elapsed time: 0:00:00
# Errors: 5, Warnings: 0
vlog -reportprogress 300 -work work {D:/Research Project_Spring 2017/cache.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:55:48 on Apr 11,2017
# vlog -reportprogress 300 -work work D:/Research Project_Spring 2017/cache.v 
# -- Compiling module cache
# ** Error: (vlog-13069) D:/Research Project_Spring 2017/cache.v(67): near "and": syntax error, unexpected and.
# ** Error: (vlog-13036) D:/Research Project_Spring 2017/cache.v(74): near "++": Operator only allowed in SystemVerilog.
# ** Error: (vlog-13069) D:/Research Project_Spring 2017/cache.v(81): near "else": syntax error, unexpected else.
# ** Error: D:/Research Project_Spring 2017/cache.v(95): (vlog-13205) Syntax error found in the scope following 'tag'. Is there a missing '::'?
# End time: 17:55:48 on Apr 11,2017, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
vlog -reportprogress 300 -work work {D:/Research Project_Spring 2017/cache.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:58:04 on Apr 11,2017
# vlog -reportprogress 300 -work work D:/Research Project_Spring 2017/cache.v 
# -- Compiling module cache
# ** Error: (vlog-13036) D:/Research Project_Spring 2017/cache.v(74): near "++": Operator only allowed in SystemVerilog.
# ** Error: (vlog-13036) D:/Research Project_Spring 2017/cache.v(110): near "++": Operator only allowed in SystemVerilog.
# End time: 17:58:04 on Apr 11,2017, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vlog -reportprogress 300 -work work {D:/Research Project_Spring 2017/cache.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:58:28 on Apr 11,2017
# vlog -reportprogress 300 -work work D:/Research Project_Spring 2017/cache.v 
# -- Compiling module cache
# ** Error: (vlog-13036) D:/Research Project_Spring 2017/cache.v(110): near "++": Operator only allowed in SystemVerilog.
# End time: 17:58:28 on Apr 11,2017, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vlog -reportprogress 300 -work work {D:/Research Project_Spring 2017/cache.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:58:47 on Apr 11,2017
# vlog -reportprogress 300 -work work D:/Research Project_Spring 2017/cache.v 
# -- Compiling module cache
# 
# Top level modules:
# 	cache
# End time: 17:58:48 on Apr 11,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {D:/Research Project_Spring 2017/cache_test.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:58:50 on Apr 11,2017
# vlog -reportprogress 300 -work work D:/Research Project_Spring 2017/cache_test.v 
# -- Compiling module cache_test
# 
# Top level modules:
# 	cache_test
# End time: 17:58:50 on Apr 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {D:/Research Project_Spring 2017/cache.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:59:22 on Apr 11,2017
# vlog -reportprogress 300 -work work D:/Research Project_Spring 2017/cache.v 
# -- Compiling module cache
# 
# Top level modules:
# 	cache
# End time: 17:59:22 on Apr 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {D:/Research Project_Spring 2017/cache_test.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:59:24 on Apr 11,2017
# vlog -reportprogress 300 -work work D:/Research Project_Spring 2017/cache_test.v 
# -- Compiling module cache_test
# 
# Top level modules:
# 	cache_test
# End time: 17:59:24 on Apr 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim rtl_work.cache_test
# vsim rtl_work.cache_test 
# Start time: 17:59:31 on Apr 11,2017
# Loading rtl_work.cache_test
# Loading rtl_work.cache
add wave sim:/cache_test/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: nguyend25  Hostname: WITR90GMEWT  ProcessID: 9600
#           Attempting to use alternate WLF file "./wlftyvyy9c".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftyvyy9c
add wave -position insertpoint sim:/cache_test/cache1/updateLeft
add wave -position insertpoint sim:/cache_test/cache1/largestAge
add wave -position insertpoint sim:/cache_test/cache1/tag
add wave -position insertpoint sim:/cache_test/cache1/age
run
vlog -reportprogress 300 -work work {D:/Research Project_Spring 2017/cache.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:04:14 on Apr 11,2017
# vlog -reportprogress 300 -work work D:/Research Project_Spring 2017/cache.v 
# -- Compiling module cache
# 
# Top level modules:
# 	cache
# End time: 18:04:14 on Apr 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {D:/Research Project_Spring 2017/cache_test.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:04:15 on Apr 11,2017
# vlog -reportprogress 300 -work work D:/Research Project_Spring 2017/cache_test.v 
# -- Compiling module cache_test
# 
# Top level modules:
# 	cache_test
# End time: 18:04:15 on Apr 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim rtl_work.cache_test
# End time: 18:04:22 on Apr 11,2017, Elapsed time: 0:04:51
# Errors: 0, Warnings: 2
# vsim rtl_work.cache_test 
# Start time: 18:04:22 on Apr 11,2017
# Loading rtl_work.cache_test
# Loading rtl_work.cache
add wave sim:/cache_test/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: nguyend25  Hostname: WITR90GMEWT  ProcessID: 9600
#           Attempting to use alternate WLF file "./wlfty9ej3b".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfty9ej3b
add wave -position insertpoint sim:/cache_test/cache1/updateLeft
add wave -position insertpoint sim:/cache_test/cache1/largestAge
add wave -position insertpoint sim:/cache_test/cache1/tag
add wave -position insertpoint sim:/cache_test/cache1/tag
run
add wave -position insertpoint sim:/cache_test/cache1/age
add wave -position insertpoint sim:/cache_test/cache1/location
restart -f
run
# {D:/Research Project_Spring 2017/cache.v} 68 -inst test
# ** Error: (vsim-3328) Instance 'test' not found.
# 
# {D:/Research Project_Spring 2017/cache.v} 68 -inst cache1
# ** Error: (vsim-3330) Line 68 in file "D:/Research Project_Spring 2017/cache.v" is not executable.
# 
# {D:/Research Project_Spring 2017/cache.v} 70 -inst cache1
# ** Error: (vsim-3330) Line 70 in file "D:/Research Project_Spring 2017/cache.v" is not executable.
# 
restart -f
run
# Break in Module cache at D:/Research Project_Spring 2017/cache.v line 71
run -continue
# Break in Module cache at D:/Research Project_Spring 2017/cache.v line 71
run -next
restart -f
run
# Break in Module cache at D:/Research Project_Spring 2017/cache.v line 71
run -continue
# Break in Module cache at D:/Research Project_Spring 2017/cache.v line 71
run -continue
restart -f
run
# Break in Module cache at D:/Research Project_Spring 2017/cache.v line 71
# Break in Module cache at D:/Research Project_Spring 2017/cache.v line 71
# {D:/Research Project_Spring 2017/cache.v} 71 -inst test
# ** Error: (vsim-3328) Instance 'test' not found.
# 
# Load canceled
restart -f
run
# Break in Module cache at D:/Research Project_Spring 2017/cache.v line 71
run
# Break in Module cache at D:/Research Project_Spring 2017/cache.v line 71
run
# Break key hit
restart -f
run
# Break in Module cache at D:/Research Project_Spring 2017/cache.v line 71
step -over -current
step -over -current
step -over -current
step -over -current
step -over -current
step -over -current
step -over -current
step -over -current
step -over -current
step -over -current
restart -f
run
step -over -current
# ** Error: (vsim-12081) The specified scope, sim:/cache_test, is not a process or thread.
# 
step -over -current
# ** Error: (vsim-12081) The specified scope, sim:/cache_test, is not a process or thread.
# 
restart -f
run -continue
restart -f
run -next
# Break in Module cache at D:/Research Project_Spring 2017/cache.v line 71
step -over -current
step -over -current
step -over -current
step -over -current
step -over -current
# Break in Module cache at D:/Research Project_Spring 2017/cache.v line 71
# WARNING: No extended dataflow license exists
step -over -current
step -over -current
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
step -over -current
step -over -current
step -over -current
restart -f
run -next
# Break in Module cache at D:/Research Project_Spring 2017/cache.v line 71
step -over -current
step -over -current
step -over -current
vlog -reportprogress 300 -work work {D:/Research Project_Spring 2017/cache.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:40:40 on Apr 11,2017
# vlog -reportprogress 300 -work work D:/Research Project_Spring 2017/cache.v 
# -- Compiling module cache
# 
# Top level modules:
# 	cache
# End time: 18:40:40 on Apr 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {D:/Research Project_Spring 2017/cache_test.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:40:41 on Apr 11,2017
# vlog -reportprogress 300 -work work D:/Research Project_Spring 2017/cache_test.v 
# -- Compiling module cache_test
# 
# Top level modules:
# 	cache_test
# End time: 18:40:41 on Apr 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim rtl_work.cache_test
# End time: 18:40:58 on Apr 11,2017, Elapsed time: 0:36:36
# Errors: 4, Warnings: 3
# vsim rtl_work.cache_test 
# Start time: 18:40:58 on Apr 11,2017
# Loading rtl_work.cache_test
# Loading rtl_work.cache
add wave sim:/cache_test/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: nguyend25  Hostname: WITR90GMEWT  ProcessID: 9600
#           Attempting to use alternate WLF file "./wlftmwr35t".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftmwr35t
add wave -position insertpoint sim:/cache_test/cache1/tag
add wave -position insertpoint sim:/cache_test/cache1/age
add wave -position insertpoint sim:/cache_test/cache1/location
run
vlog -reportprogress 300 -work work {D:/Research Project_Spring 2017/cache.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:43:18 on Apr 11,2017
# vlog -reportprogress 300 -work work D:/Research Project_Spring 2017/cache.v 
# -- Compiling module cache
# 
# Top level modules:
# 	cache
# End time: 18:43:18 on Apr 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {D:/Research Project_Spring 2017/cache_test.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:43:20 on Apr 11,2017
# vlog -reportprogress 300 -work work D:/Research Project_Spring 2017/cache_test.v 
# -- Compiling module cache_test
# 
# Top level modules:
# 	cache_test
# End time: 18:43:20 on Apr 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim rtl_work.cache_test
# End time: 18:43:30 on Apr 11,2017, Elapsed time: 0:02:32
# Errors: 0, Warnings: 2
# vsim rtl_work.cache_test 
# Start time: 18:43:30 on Apr 11,2017
# Loading rtl_work.cache_test
# Loading rtl_work.cache
add wave sim:/cache_test/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: nguyend25  Hostname: WITR90GMEWT  ProcessID: 9600
#           Attempting to use alternate WLF file "./wlftw2shim".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftw2shim
add wave -position insertpoint sim:/cache_test/cache1/age
add wave -position insertpoint sim:/cache_test/cache1/location
run
vlog -reportprogress 300 -work work {D:/Research Project_Spring 2017/cache.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:47:57 on Apr 11,2017
# vlog -reportprogress 300 -work work D:/Research Project_Spring 2017/cache.v 
# -- Compiling module cache
# 
# Top level modules:
# 	cache
# End time: 18:47:57 on Apr 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {D:/Research Project_Spring 2017/cache_test.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:47:58 on Apr 11,2017
# vlog -reportprogress 300 -work work D:/Research Project_Spring 2017/cache_test.v 
# -- Compiling module cache_test
# 
# Top level modules:
# 	cache_test
# End time: 18:47:58 on Apr 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim rtl_work.cache_test
# End time: 18:48:07 on Apr 11,2017, Elapsed time: 0:04:37
# Errors: 0, Warnings: 2
# vsim rtl_work.cache_test 
# Start time: 18:48:07 on Apr 11,2017
# Loading rtl_work.cache_test
# Loading rtl_work.cache
add wave sim:/cache_test/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: nguyend25  Hostname: WITR90GMEWT  ProcessID: 9600
#           Attempting to use alternate WLF file "./wlftr7cdag".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftr7cdag
run -next
# Break in Module cache at D:/Research Project_Spring 2017/cache.v line 69
step -over -current
step -over -current
step -over -current
step -over -current
add wave -position insertpoint /cache_test/cache1/age
step -over -current
# Break in Module cache at D:/Research Project_Spring 2017/cache.v line 69
step -over -current
step -over -current
step -over -current
step -over -current
step -over -current
# Break in Module cache at D:/Research Project_Spring 2017/cache.v line 69
step -over -current
step -over -current
step -over -current
step -over -current
step -over -current
# Break in Module cache at D:/Research Project_Spring 2017/cache.v line 69
step -over -current
step -over -current
step -over -current
step -over -current
step -over -current
# Break in Module cache at D:/Research Project_Spring 2017/cache.v line 69
step -over -current
step -over -current
step -over -current
step -over -current
run
# WARNING: No extended dataflow license exists
vlog -reportprogress 300 -work work {D:/Research Project_Spring 2017/cache.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:02:03 on Apr 11,2017
# vlog -reportprogress 300 -work work D:/Research Project_Spring 2017/cache.v 
# -- Compiling module cache
# ** Error: (vlog-13069) D:/Research Project_Spring 2017/cache.v(106): near "while": syntax error, unexpected while, expecting ';'.
# ** Error: (vlog-13069) D:/Research Project_Spring 2017/cache.v(135): near "end": syntax error, unexpected end.
# ** Error: (vlog-13069) D:/Research Project_Spring 2017/cache.v(144): near "[": syntax error, unexpected '['.
# ** Error: D:/Research Project_Spring 2017/cache.v(144): (vlog-13205) Syntax error found in the scope following 'tag'. Is there a missing '::'?
# End time: 22:02:03 on Apr 11,2017, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
vlog -reportprogress 300 -work work {D:/Research Project_Spring 2017/cache.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:02:23 on Apr 11,2017
# vlog -reportprogress 300 -work work D:/Research Project_Spring 2017/cache.v 
# -- Compiling module cache
# ** Error: (vlog-13069) D:/Research Project_Spring 2017/cache.v(147): near "(": syntax error, unexpected '('.
# ** Error: (vlog-13069) D:/Research Project_Spring 2017/cache.v(170): near "=": syntax error, unexpected '='.
# ** Error: D:/Research Project_Spring 2017/cache.v(170): (vlog-13205) Syntax error found in the scope following 'led1'. Is there a missing '::'?
# End time: 22:02:23 on Apr 11,2017, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
vlog -reportprogress 300 -work work {D:/Research Project_Spring 2017/cache.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:03:15 on Apr 11,2017
# vlog -reportprogress 300 -work work D:/Research Project_Spring 2017/cache.v 
# -- Compiling module cache
# 
# Top level modules:
# 	cache
# End time: 22:03:15 on Apr 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {D:/Research Project_Spring 2017/cache.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:03:16 on Apr 11,2017
# vlog -reportprogress 300 -work work D:/Research Project_Spring 2017/cache.v 
# -- Compiling module cache
# 
# Top level modules:
# 	cache
# End time: 22:03:16 on Apr 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {D:/Research Project_Spring 2017/cache_test.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:03:17 on Apr 11,2017
# vlog -reportprogress 300 -work work D:/Research Project_Spring 2017/cache_test.v 
# -- Compiling module cache_test
# 
# Top level modules:
# 	cache_test
# End time: 22:03:17 on Apr 11,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim rtl_work.cache_test
# End time: 22:03:27 on Apr 11,2017, Elapsed time: 3:15:20
# Errors: 7, Warnings: 3
# vsim rtl_work.cache_test 
# Start time: 22:03:27 on Apr 11,2017
# Loading rtl_work.cache_test
# Loading rtl_work.cache
add wave sim:/cache_test/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: nguyend25  Hostname: WITR90GMEWT  ProcessID: 9600
#           Attempting to use alternate WLF file "./wlftzeejty".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftzeejty
add wave -position insertpoint /cache_test/cache1/location
add wave -position insertpoint /cache_test/cache1/tag
add wave -position insertpoint /cache_test/cache1/tag
add wave -position insertpoint /cache_test/cache1/age
run
# End time: 22:07:24 on Apr 11,2017, Elapsed time: 0:03:57
# Errors: 0, Warnings: 2
