evalu asymmetr multicor system chip iso metric charalampo chalio school eeec univers belfast unit kingdom dimitrio nikolopoulo school eeec univers belfast unit kingdom enriqu quintana ortí depto ing ciencia comp universitat jaum castellón spain quintana abstract dennard scale push power consumpt order concern current system par perform result threshold voltag comput ntvc propos potenti tackl limit cool capac cmos technolog hardwar oper ntv consum power cost lower frequenc reduc perform well increas error rate paper investig low power system chip consist asym metric technolog altern con vention high perform multicor processor term power energi unreli scenario studi conjug gradient solver algorithm represen tativ comput perform larg rang scientif engin code categori subject descriptor comput system organ archi tectur style heterogen hybrid system themat softwar effici introduct perform comput system limit dennard scale cool capac cmos technolog respons cpu architectur turn multicor design middl decad power save techniqu mechan origin conceiv embed mobil applianc increas adopt desktop server processor threshold voltag comput ntvc promis power save technolog tackl power wall dimin ish voltag frequenc processor cost reduc hardwar reliabl hope ntvc close linear drop expect perform decay frequenc compens cram core power budget addi tion increas hardwar concurr exploit integr sort algorithm base fault toler abft address eventu data corrupt caus oper unreli hardwar paper investig perform power energi balanc repres low power arm pro cessor system chip soc pli memori intens numer problem concret analysi experiment evalu iso perform iso power quad core arm cortex cortex cluster convent high perform intel xeon cpu conjug gradient method memori bound algorithm lution linear system interest repres type oper perform tain scientif engin code ning high perform comput facil addit contribut light energi save potenti ntvc realist scenario purpos leverag fault toler variant hanc stabil recoveri mechan assess practic energi trade hardwar concurr cpu frequenc hardwar error rate ing arm architectur case studi work iso energi effici model built order predict balanc energi formanc larg power awar cluster account softwar characterist compar focus trade perform power energi high multicor processor low power soc design embed mobil system goal answer build system power effici architectur match perform current throughput orient machin author studi power effici architec ture scientif applic step project energi effici unreli ntvc platform fault toler techniqu tackl unreli issu rest paper structur describ experiment setup pare high perform low power architectur iso metric determin fect unreli hardwar method final close paper remark experiment setup method method key algorithm numer solut symmetr posit definit spd spars dens linear system form spd independ term solut cost iter method domin matrix vector multipl gemv comput iter matrix nonzero entri oper rough requir float point arithmet oper flop addit iter involv vector oper cost flop evalu employ ieee real doubl precis arithmet iter relat residu approxim solut consid problem dens simplic exploit symmetr structur matrix condit estim cost iter flop neglect lower cost vector oper effici leverag multi thread implement gemv kernel tel mkl version intel base cpu atlas version arm base core target architectur scenario experi paper perform three cpus xeon high perform power hungri intel xeon socket gbyte mhz ram alterna tive low power architectur arm quad core cluster embed system chip soc odroid board share gbyte mhz ram tabl offer featur cpu architectur stream bandwidth column report memori bandwidth mea sure triad test stream highest number core socket rooflin gflop column correspond theoret upper bound comput perform term gflop billion flop second dictat rooflin model evalu investig scenario vari number core maximum cpu frequenc problem size simplic consid cpu frequenc lowest highest discard turbo mode architec ture problem dimens chip case occupi level cach llc xeon chip counterpart clear exceed capac llc xeon highperformancevslowpow perform experiment evalu target cpu architectur method plement top optim multi thread version mkl atlas point view perform power dissip energi consumpt purpos stream analysi expos trade off three metric memori bound method architectur ultim goal answer key question iso perform attain perform intel xeon cpu low power arm clus ter yield power effici solut iso power perform attain low power arm cluster power budget dictat intel xeon socket trade off figur report evalu multi thread implement point view perform gflop power dissip ergi effici gflop chip chip problem note evalu term gflop gflop allow comparison metric problem vari size requir dif ferent number flop start distinguish scenario corr spond chip chip problem breviti will focus case note lat ter perform xeon clear limit memori bandwidth offer consider lower figur three metric memori bottleneck visibl multi thread plement matrix vector multipl atlas extract perform architectur tabl offer numer chip problem comment organ three axi core frequenc architectur configur param eter well three perspect metric menc put light core point view concurr increas core produc fair speed interest close three archi tectur independ frequenc core xeon produc speed frequenc spectiv power linear regress fit data high intercept xeon basic correspond static power explain larg llc complex pipelin larg area dedic branch predict compar exhibit lower static power reflect simpler sign cpu cluster differ intel arm base architectur major impact energi increas core xeon shorter execut time larg static power visibl posit energi effici gflop clear indic potenti benefit race idl polici appli architectur increas core imprecis low fraction static power repres continu analysi frequenc indepen dentli number core paramet perform perfect linear xeon sublinear doubl frequenc improv formanc factor higher core frequenc llc tdp peak mem stream mem rooflin rang level type bandwidth bandwidth gflop acron cpu socket cluster ghz size mbyte gbyte gbyte xeon intel xeon share arm cortex share arm cortex share tabl hardwar specif target architectur core gfl intel xeon core arm cortex core arm cortex perform core pow tts intel xeon core arm cortex core arm cortex power core gfl intel xeon core arm cortex core arm cortex gflop watt figur evalu perform power energi target architectur multi thread implement method chip chip problem rais frequenc ghz fac tor increas perform frequenc power sublinear xeon factor depend number core superlinear net variat time power frequenc xeon increas frequenc improv energi effici race idl arm base cluster reduc factor close final observ general differ cpu architectur power hungri core intel cpu pro duce higher perform rate shorter execut time arm cluster pens higher dissip rate lower energi effici differ follow pattern higher perform exchang higher power draft lower energi effici analysi iso metric open studi note question iso perform iso power formul analyz num ber configur scenario select find special appeal concret consid cpu freq core time perform speed power energi ghz iter gflop gflop xeon tabl evalu perform power energi target architectur multi thread implement method chip problem core arm xeon iso perform core arm relat power dissip iso perform figur evalu iso perform left number cluster match perfor manc number xeon core ghz comparison power rate dissip configur deliv perform perform core xeon ghz object evalu cluster con sist oper lowest highest frequenc match refer perform question iso power counterpart power budget refer fix power rate core xeon ghz scalabl issu case employ perform power rate observ oper chip problem left hand side plot figur report iso perform studi expos order attain perform core xeon ghz nec essari cluster quad core ghz cluster ghz note scale axi depend type cluster recogn comparison implicit introduc simplifi assumpt favour arm cpus chip problem xeon dimens order solv problem multi socket arm platform data oper partit map cluster incur overhead communic method expect addit cost reduct vector oper analo gous synchron overhead oper smaller problem size core hand side plot figur illustr ratio power rate dissip configur pair attain perform compon pair xeon lowest highest frequenc previous exampl core xeon ghz deliv perform cluster ghz draw basic power rate ratio hand cluster ghz requir fraction power rate dissip xeon concret figur display complementari studi iso power plot illustr power budget xeon core accom modat moder number cluster larg volum perform ratio arm base cluster respect xeon left plot reveal decreas gain number clus ter perform tie respect xeon core ratio decay cluster case stabil factor note arm base configur consid iso perform iso power studi chip memori capac iso capac xeon llc mbyte cluster cluster iso core arm xeon iso power core iso power arm perform iso power figur evalu iso power left number cluster match power dissip number xeon core ghz comparison perform rate attain con figur dissip power rate capac scenario chip memori point view conclud note studi ergi effici ratio condit impos contribut exampl basic relat gflop archi tectur equal gflop rate evalu energi effici boil analysi power ratio energi cost reliabl experi analysi aim expos potenti impact energi exert techniqu ntvc trade lower cpu voltag frequenc reduc power consumpt creas hardwar concurr failur rate order perform studi realist scenario rais fol low consider employ tune variant multi thread plement method equip recoveri mechan cope silent data corrup tion introduc unreli hardwar experi activ erat method perform reliabl mode comput point view major differ iter normal perform total gemv gemv perform simultan involv memori bound oper gemv consid practic type iter share comput cost accommod reliabl unreli execut consid ideal multi socket soc con sist singl quad core cluster cluster oper highest fre quenci consid reliabl appli mechan hand cluster erat lowest frequenc repres unreli hardwar comput normal erat will refer soc will data correspond chip problem experiment converg rate iter depend case studi cluster gflop power iso perform iso power iso capac tabl comparison iso perform iso power iso capac condit condit number matrix condit converg variant degrad logarithm error rate silent data corrupt assum occur gemv produc ing bit flip propag rest comput converg rate variant depend mild bit flip bound sign mantissa affect expon condit perform experiment analysi energi gain soc featur compar reliabl singl quad core cluster oper highest frequenc iso perform iso power condit commenc iso perform studi goal find cluster involv dur ing execut iter bine build singl cluster execut iter total perfor manc match singl cluster oper highest frequenc gflop tabl arithmet answer cluster will round cluster price attain perform refer jectiv concret gflop compar power dissip rate case gflop rate configur combin cost itera tion number iter requir conver genc case offer execut time smaller round combi nation time previous power rate offer energi solut energi joul requir solv problem architectur absenc error appli mech anism final figur compar attain origin method execut reliabl environ variant unreli condit converg degrad percentag iter error explicit expos energi gain expect oper simpler low power core low frequenc par ticular applic outperform term degrad incur iter perform analog studi point view iso power set power dissip cluster highest frequenc refer tabl deriv cluster embed power bud percentag iter increas les iso perform figur iso perform origin method execut highest frequenc reliabl mode variant execut unreli condit grade converg answer exercis will eventu alli produc iso perform analysi expect increas cluster yield proport increas gflop rate equival invers proport decreas execut time simultan power dissip will increas proport yield conclud focus iso capac prob lem case studi requir aggreg llc cluster equal fig ure data involv comput fit llc perform will scale core includ llc cach hold problem size fore cluster match llc capac singl cluster tabl conclus build system solv problem size throughput gflop slower dissip power iso perform iso power iso capac summa rize tabl conclus futurework requir energi effici system road ward exascal system ask power effici hard ware design paper turn embed mobil investig platform domain build system hpc applic better energi perform ratio concret principl power effici arm cluster order match perform high intel xeon processor oper worst case scenario power budget convers larg number arm cluster fit power budget intel xeon processor tain higher perform second contribut experi reliabl execut cluster versus execut stabil variant method hybrid configura tion emul unreli processor oper close ntv studi improv error slow con vergenc cornerston method matrix vector product signific studi carri numer method scientif engin ing applic hand studi limit exampl consid factor cach hierarchi interconnect network memori buse bandwidth larg scale design affect perform power consump tion choic order extract order conclus potenti employ ing ntvc intend investig matter depth futur acknowledg quintana ort support project mineco feder project work partial author visit univers belfast igual universidad complutens madrid help odroid board support european commiss grant agreement scor pio nanostream engin ing physic scienc council grant agre ment alea enpow gemsclaim refer dennard gaensslen rideout bassous leblanc design ion implant small physic dimens ieee solid state circuit asanov landscap parallel comput view berkeley technic report ucb eec univers california berkeley eec ddeke komatitsch gevel ribbrock rajov puzov ramirez energi effici perform numer solut pdes applic studi low power arm base cluster comput physic karpuzcu nam sung kim torrella cope parametr variat threshold voltag micro ieee luca top ten exascal challeng http media ascr ascac pdf meet pdf saad iter method spars linear system siam sao vuduc stabil iter solver workshop latest advanc scalabl algorithm larg scale system song vishnu cameron iso energi effici approach power constrai ned parallel comput ieee int parallel distr proc symp ipdp 