{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1741190324057 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1741190324058 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar  5 10:58:43 2025 " "Processing started: Wed Mar  5 10:58:43 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1741190324058 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741190324058 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TagamutchiPlanta -c Tagamagotchi " "Command: quartus_map --read_settings_files=on --write_settings_files=off TagamutchiPlanta -c Tagamagotchi" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741190324058 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1741190324771 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1741190324771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/tamagotchi.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/tamagotchi.v" { { "Info" "ISGN_ENTITY_NAME" "1 Tamagotchi " "Found entity 1: Tamagotchi" {  } { { "rtl/Tamagotchi.v" "" { Text "C:/Proyectosquantus/entrega-proyecto-2024-2-grupo02-2024-2/rtl/Tamagotchi.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741190337531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741190337531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/timecontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/timecontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 timecontrol " "Found entity 1: timecontrol" {  } { { "rtl/timecontrol.v" "" { Text "C:/Proyectosquantus/entrega-proyecto-2024-2-grupo02-2024-2/rtl/timecontrol.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741190337535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741190337535 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Transmisor.v(35) " "Verilog HDL information at Transmisor.v(35): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/Transmisor.v" "" { Text "C:/Proyectosquantus/entrega-proyecto-2024-2-grupo02-2024-2/rtl/Transmisor.v" 35 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1741190337539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/transmisor.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/transmisor.v" { { "Info" "ISGN_ENTITY_NAME" "1 Transmisor " "Found entity 1: Transmisor" {  } { { "rtl/Transmisor.v" "" { Text "C:/Proyectosquantus/entrega-proyecto-2024-2-grupo02-2024-2/rtl/Transmisor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741190337540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741190337540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ultrasonido.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ultrasonido.v" { { "Info" "ISGN_ENTITY_NAME" "1 ultrasonido " "Found entity 1: ultrasonido" {  } { { "rtl/ultrasonido.v" "" { Text "C:/Proyectosquantus/entrega-proyecto-2024-2-grupo02-2024-2/rtl/ultrasonido.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741190337545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741190337545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/visualizacion.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/visualizacion.v" { { "Info" "ISGN_ENTITY_NAME" "1 visualizacion " "Found entity 1: visualizacion" {  } { { "rtl/visualizacion.v" "" { Text "C:/Proyectosquantus/entrega-proyecto-2024-2-grupo02-2024-2/rtl/visualizacion.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741190337550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741190337550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd " "Found entity 1: bcd" {  } { { "rtl/bcd.v" "" { Text "C:/Proyectosquantus/entrega-proyecto-2024-2-grupo02-2024-2/rtl/bcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741190337554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741190337554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/controlprincipal.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/controlprincipal.v" { { "Info" "ISGN_ENTITY_NAME" "1 controlprincipal " "Found entity 1: controlprincipal" {  } { { "rtl/controlprincipal.v" "" { Text "C:/Proyectosquantus/entrega-proyecto-2024-2-grupo02-2024-2/rtl/controlprincipal.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741190337560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741190337560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/controlpuntuacion.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/controlpuntuacion.v" { { "Info" "ISGN_ENTITY_NAME" "1 controlpuntuacion " "Found entity 1: controlpuntuacion" {  } { { "rtl/controlpuntuacion.v" "" { Text "C:/Proyectosquantus/entrega-proyecto-2024-2-grupo02-2024-2/rtl/controlpuntuacion.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741190337565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741190337565 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "23 ImageControl.v(86) " "Verilog HDL Expression warning at ImageControl.v(86): truncated literal to match 23 bits" {  } { { "rtl/ImageControl.v" "" { Text "C:/Proyectosquantus/entrega-proyecto-2024-2-grupo02-2024-2/rtl/ImageControl.v" 86 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1741190337568 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ImageControl.v(56) " "Verilog HDL information at ImageControl.v(56): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/ImageControl.v" "" { Text "C:/Proyectosquantus/entrega-proyecto-2024-2-grupo02-2024-2/rtl/ImageControl.v" 56 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1741190337569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/imagecontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/imagecontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 ImageControl " "Found entity 1: ImageControl" {  } { { "rtl/ImageControl.v" "" { Text "C:/Proyectosquantus/entrega-proyecto-2024-2-grupo02-2024-2/rtl/ImageControl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741190337570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741190337570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/maquinaestados.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/maquinaestados.v" { { "Info" "ISGN_ENTITY_NAME" "1 MaquinaEstados " "Found entity 1: MaquinaEstados" {  } { { "rtl/MaquinaEstados.v" "" { Text "C:/Proyectosquantus/entrega-proyecto-2024-2-grupo02-2024-2/rtl/MaquinaEstados.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741190337574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741190337574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/mux24.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/mux24.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux24 " "Found entity 1: mux24" {  } { { "rtl/mux24.v" "" { Text "C:/Proyectosquantus/entrega-proyecto-2024-2-grupo02-2024-2/rtl/mux24.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741190337579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741190337579 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "mux64.v(8) " "Verilog HDL information at mux64.v(8): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/mux64.v" "" { Text "C:/Proyectosquantus/entrega-proyecto-2024-2-grupo02-2024-2/rtl/mux64.v" 8 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1741190337583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/mux64.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/mux64.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux64 " "Found entity 1: mux64" {  } { { "rtl/mux64.v" "" { Text "C:/Proyectosquantus/entrega-proyecto-2024-2-grupo02-2024-2/rtl/mux64.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741190337584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741190337584 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "needcomparator.v(13) " "Verilog HDL information at needcomparator.v(13): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/needcomparator.v" "" { Text "C:/Proyectosquantus/entrega-proyecto-2024-2-grupo02-2024-2/rtl/needcomparator.v" 13 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1741190337589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/needcomparator.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/needcomparator.v" { { "Info" "ISGN_ENTITY_NAME" "1 needcomparator " "Found entity 1: needcomparator" {  } { { "rtl/needcomparator.v" "" { Text "C:/Proyectosquantus/entrega-proyecto-2024-2-grupo02-2024-2/rtl/needcomparator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741190337590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741190337590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/romanimation.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/romanimation.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROManimation " "Found entity 1: ROManimation" {  } { { "rtl/ROManimation.v" "" { Text "C:/Proyectosquantus/entrega-proyecto-2024-2-grupo02-2024-2/rtl/ROManimation.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741190337594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741190337594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/maquinaestados_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/maquinaestados_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 MaquinaEstados_TB " "Found entity 1: MaquinaEstados_TB" {  } { { "rtl/MaquinaEstados_TB.v" "" { Text "C:/Proyectosquantus/entrega-proyecto-2024-2-grupo02-2024-2/rtl/MaquinaEstados_TB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741190337598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741190337598 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Tamagotchi " "Elaborating entity \"Tamagotchi\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1741190337699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Transmisor Transmisor:trans " "Elaborating entity \"Transmisor\" for hierarchy \"Transmisor:trans\"" {  } { { "rtl/Tamagotchi.v" "trans" { Text "C:/Proyectosquantus/entrega-proyecto-2024-2-grupo02-2024-2/rtl/Tamagotchi.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741190337706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ImageControl ImageControl:controlimagen " "Elaborating entity \"ImageControl\" for hierarchy \"ImageControl:controlimagen\"" {  } { { "rtl/Tamagotchi.v" "controlimagen" { Text "C:/Proyectosquantus/entrega-proyecto-2024-2-grupo02-2024-2/rtl/Tamagotchi.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741190337711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux24 ImageControl:controlimagen\|mux24:selectorcolor " "Elaborating entity \"mux24\" for hierarchy \"ImageControl:controlimagen\|mux24:selectorcolor\"" {  } { { "rtl/ImageControl.v" "selectorcolor" { Text "C:/Proyectosquantus/entrega-proyecto-2024-2-grupo02-2024-2/rtl/ImageControl.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741190337715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux64 ImageControl:controlimagen\|mux64:selectorpixel " "Elaborating entity \"mux64\" for hierarchy \"ImageControl:controlimagen\|mux64:selectorpixel\"" {  } { { "rtl/ImageControl.v" "selectorpixel" { Text "C:/Proyectosquantus/entrega-proyecto-2024-2-grupo02-2024-2/rtl/ImageControl.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741190337718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "needcomparator ImageControl:controlimagen\|needcomparator:barraniveles " "Elaborating entity \"needcomparator\" for hierarchy \"ImageControl:controlimagen\|needcomparator:barraniveles\"" {  } { { "rtl/ImageControl.v" "barraniveles" { Text "C:/Proyectosquantus/entrega-proyecto-2024-2-grupo02-2024-2/rtl/ImageControl.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741190337721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MaquinaEstados MaquinaEstados:logica " "Elaborating entity \"MaquinaEstados\" for hierarchy \"MaquinaEstados:logica\"" {  } { { "rtl/Tamagotchi.v" "logica" { Text "C:/Proyectosquantus/entrega-proyecto-2024-2-grupo02-2024-2/rtl/Tamagotchi.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741190337727 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dead MaquinaEstados.v(25) " "Verilog HDL or VHDL warning at MaquinaEstados.v(25): object \"dead\" assigned a value but never read" {  } { { "rtl/MaquinaEstados.v" "" { Text "C:/Proyectosquantus/entrega-proyecto-2024-2-grupo02-2024-2/rtl/MaquinaEstados.v" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1741190337730 "|Tamagotchi|MaquinaEstados:logica"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROManimation ROManimation:memoria " "Elaborating entity \"ROManimation\" for hierarchy \"ROManimation:memoria\"" {  } { { "rtl/Tamagotchi.v" "memoria" { Text "C:/Proyectosquantus/entrega-proyecto-2024-2-grupo02-2024-2/rtl/Tamagotchi.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741190337731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlprincipal controlprincipal:control " "Elaborating entity \"controlprincipal\" for hierarchy \"controlprincipal:control\"" {  } { { "rtl/Tamagotchi.v" "control" { Text "C:/Proyectosquantus/entrega-proyecto-2024-2-grupo02-2024-2/rtl/Tamagotchi.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741190337734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timecontrol timecontrol:controltiempo " "Elaborating entity \"timecontrol\" for hierarchy \"timecontrol:controltiempo\"" {  } { { "rtl/Tamagotchi.v" "controltiempo" { Text "C:/Proyectosquantus/entrega-proyecto-2024-2-grupo02-2024-2/rtl/Tamagotchi.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741190337746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "visualizacion visualizacion:segmentos " "Elaborating entity \"visualizacion\" for hierarchy \"visualizacion:segmentos\"" {  } { { "rtl/Tamagotchi.v" "segmentos" { Text "C:/Proyectosquantus/entrega-proyecto-2024-2-grupo02-2024-2/rtl/Tamagotchi.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741190337750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd visualizacion:segmentos\|bcd:convertidor " "Elaborating entity \"bcd\" for hierarchy \"visualizacion:segmentos\|bcd:convertidor\"" {  } { { "rtl/visualizacion.v" "convertidor" { Text "C:/Proyectosquantus/entrega-proyecto-2024-2-grupo02-2024-2/rtl/visualizacion.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741190337754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlpuntuacion controlpuntuacion:timecontrolp " "Elaborating entity \"controlpuntuacion\" for hierarchy \"controlpuntuacion:timecontrolp\"" {  } { { "rtl/Tamagotchi.v" "timecontrolp" { Text "C:/Proyectosquantus/entrega-proyecto-2024-2-grupo02-2024-2/rtl/Tamagotchi.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741190337759 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 controlpuntuacion.v(106) " "Verilog HDL assignment warning at controlpuntuacion.v(106): truncated value with size 32 to match size of target (14)" {  } { { "rtl/controlpuntuacion.v" "" { Text "C:/Proyectosquantus/entrega-proyecto-2024-2-grupo02-2024-2/rtl/controlpuntuacion.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1741190337763 "|Tamagotchi|controlpuntuacion:timecontrolp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ultrasonido ultrasonido:driver " "Elaborating entity \"ultrasonido\" for hierarchy \"ultrasonido:driver\"" {  } { { "rtl/Tamagotchi.v" "driver" { Text "C:/Proyectosquantus/entrega-proyecto-2024-2-grupo02-2024-2/rtl/Tamagotchi.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741190337765 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 ultrasonido.v(65) " "Verilog HDL assignment warning at ultrasonido.v(65): truncated value with size 32 to match size of target (23)" {  } { { "rtl/ultrasonido.v" "" { Text "C:/Proyectosquantus/entrega-proyecto-2024-2-grupo02-2024-2/rtl/ultrasonido.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1741190337767 "|Tamagotchi|ultrasonido:driver"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1741190342593 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "7 " "7 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1741190345547 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Proyectosquantus/entrega-proyecto-2024-2-grupo02-2024-2/output_files/Tagamagotchi.map.smsg " "Generated suppressed messages file C:/Proyectosquantus/entrega-proyecto-2024-2-grupo02-2024-2/output_files/Tagamagotchi.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741190345694 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1741190345962 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741190345962 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1448 " "Implemented 1448 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1741190346173 ""} { "Info" "ICUT_CUT_TM_OPINS" "19 " "Implemented 19 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1741190346173 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1418 " "Implemented 1418 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1741190346173 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1741190346173 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4843 " "Peak virtual memory: 4843 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1741190346212 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar  5 10:59:06 2025 " "Processing ended: Wed Mar  5 10:59:06 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1741190346212 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1741190346212 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1741190346212 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1741190346212 ""}
