$date
	Fri Jan 19 11:02:35 2024
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module two_bit_adder_tb $end
$var wire 2 ! S [1:0] $end
$var wire 1 " Cout $end
$var reg 2 # A [1:0] $end
$var reg 2 $ B [1:0] $end
$var reg 1 % Cin $end
$scope module adder $end
$var wire 2 & A [1:0] $end
$var wire 2 ' B [1:0] $end
$var wire 1 % Cin $end
$var wire 1 ( w1 $end
$var wire 2 ) S [1:0] $end
$var wire 1 " Cout $end
$scope module fa1 $end
$var wire 1 * A $end
$var wire 1 + B $end
$var wire 1 % Cin $end
$var wire 1 ( Cout $end
$var wire 1 , S $end
$var wire 1 - w1 $end
$var wire 1 . w2 $end
$var wire 1 / w3 $end
$upscope $end
$scope module fa2 $end
$var wire 1 0 A $end
$var wire 1 1 B $end
$var wire 1 ( Cin $end
$var wire 1 " Cout $end
$var wire 1 2 S $end
$var wire 1 3 w1 $end
$var wire 1 4 w2 $end
$var wire 1 5 w3 $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
05
04
03
02
01
00
0/
0.
0-
0,
0+
0*
b0 )
0(
b0 '
b0 &
0%
b0 $
b0 #
0"
b0 !
$end
#100
b1 !
b1 )
1,
1*
b1 #
b1 &
#200
0,
b10 !
b10 )
12
0*
10
b10 #
b10 &
#300
b11 !
b11 )
1,
1*
b11 #
b11 &
#400
b1 !
b1 )
02
0*
00
1+
b0 #
b0 &
b1 $
b1 '
#500
12
1(
b10 !
b10 )
0,
1-
1*
b1 #
b1 &
#600
0(
0"
1,
0-
b11 !
b11 )
12
04
0*
10
b10 #
b10 &
#700
1"
02
14
1(
b0 !
b0 )
0,
1-
1*
b11 #
b11 &
#800
0"
b10 !
b10 )
12
0(
04
0-
05
0*
00
0+
11
b0 #
b0 &
b10 $
b10 '
#900
b11 !
b11 )
1,
1*
b1 #
b1 &
#1000
1"
0,
b0 !
b0 )
02
13
0*
10
b10 #
b10 &
#1100
b1 !
b1 )
1,
1*
b11 #
b11 &
#1200
0"
b11 !
b11 )
12
03
0*
00
1+
b0 #
b0 &
b11 $
b11 '
#1300
1"
02
15
1(
b0 !
b0 )
0,
1-
1*
b1 #
b1 &
#1400
05
0(
1,
0-
b1 !
b1 )
02
13
04
0*
10
b10 #
b10 &
#1500
12
14
15
1(
b10 !
b10 )
0,
1-
1*
b11 #
b11 &
#1600
02
0(
0"
04
0-
03
05
0*
00
0+
01
b1 !
b1 )
1,
0.
0/
b0 #
b0 &
b0 $
b0 '
1%
#1700
12
1(
b10 !
b10 )
0,
1.
1*
b1 #
b1 &
#1800
0(
0"
1,
0.
b11 !
b11 )
12
04
0*
10
b10 #
b10 &
#1900
1"
02
14
1(
b0 !
b0 )
0,
1.
1*
b11 #
b11 &
#2000
0"
0.
b10 !
b10 )
12
04
1/
0*
00
1+
b0 #
b0 &
b1 $
b1 '
#2100
b11 !
b11 )
1,
1-
1.
1*
b1 #
b1 &
#2200
1"
0,
0-
0.
b0 !
b0 )
02
14
0*
10
b10 #
b10 &
#2300
b1 !
b1 )
1,
1-
1.
1*
b11 #
b11 &
#2400
0"
b11 !
b11 )
12
0(
0.
04
0-
0/
05
0*
00
0+
11
b0 #
b0 &
b10 $
b10 '
#2500
1"
02
15
1(
b0 !
b0 )
0,
1.
1*
b1 #
b1 &
#2600
05
0(
1,
0.
b1 !
b1 )
02
13
04
0*
10
b10 #
b10 &
#2700
12
14
15
1(
b10 !
b10 )
0,
1.
1*
b11 #
b11 &
#2800
0.
b0 !
b0 )
02
03
04
1/
0*
00
1+
b0 #
b0 &
b11 $
b11 '
#2900
b1 !
b1 )
1,
1-
1.
1*
b1 #
b1 &
#3000
0,
0-
0.
b10 !
b10 )
12
13
14
0*
10
b10 #
b10 &
#3100
b11 !
b11 )
1,
1-
1.
1*
b11 #
b11 &
#3200
02
0(
0"
04
0-
03
05
0*
00
0+
01
b0 !
b0 )
0,
0.
0/
b0 #
b0 &
b0 $
b0 '
0%
