// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#include "Conv1DMac_new_1.h"
#include "AESL_pkg.h"

using namespace std;

namespace ap_rtl {

const sc_logic Conv1DMac_new_1::ap_const_logic_1 = sc_dt::Log_1;
const sc_logic Conv1DMac_new_1::ap_const_logic_0 = sc_dt::Log_0;
const sc_lv<3> Conv1DMac_new_1::ap_ST_fsm_state1 = "1";
const sc_lv<3> Conv1DMac_new_1::ap_ST_fsm_pp0_stage0 = "10";
const sc_lv<3> Conv1DMac_new_1::ap_ST_fsm_state7 = "100";
const bool Conv1DMac_new_1::ap_const_boolean_1 = true;
const sc_lv<32> Conv1DMac_new_1::ap_const_lv32_0 = "00000000000000000000000000000000";
const bool Conv1DMac_new_1::ap_const_boolean_0 = false;
const sc_lv<1> Conv1DMac_new_1::ap_const_lv1_0 = "0";
const sc_lv<1> Conv1DMac_new_1::ap_const_lv1_1 = "1";
const sc_lv<32> Conv1DMac_new_1::ap_const_lv32_1 = "1";
const sc_lv<25> Conv1DMac_new_1::ap_const_lv25_0 = "0000000000000000000000000";
const sc_lv<16> Conv1DMac_new_1::ap_const_lv16_0 = "0000000000000000";
const sc_lv<7> Conv1DMac_new_1::ap_const_lv7_0 = "0000000";
const sc_lv<9> Conv1DMac_new_1::ap_const_lv9_0 = "000000000";
const sc_lv<8> Conv1DMac_new_1::ap_const_lv8_0 = "00000000";
const sc_lv<25> Conv1DMac_new_1::ap_const_lv25_1000000 = "1000000000000000000000000";
const sc_lv<25> Conv1DMac_new_1::ap_const_lv25_1 = "1";
const sc_lv<16> Conv1DMac_new_1::ap_const_lv16_4000 = "100000000000000";
const sc_lv<14> Conv1DMac_new_1::ap_const_lv14_0 = "00000000000000";
const sc_lv<6> Conv1DMac_new_1::ap_const_lv6_0 = "000000";
const sc_lv<9> Conv1DMac_new_1::ap_const_lv9_100 = "100000000";
const sc_lv<7> Conv1DMac_new_1::ap_const_lv7_1 = "1";
const sc_lv<9> Conv1DMac_new_1::ap_const_lv9_FF = "11111111";
const sc_lv<9> Conv1DMac_new_1::ap_const_lv9_1 = "1";
const sc_lv<16> Conv1DMac_new_1::ap_const_lv16_1 = "1";
const sc_lv<32> Conv1DMac_new_1::ap_const_lv32_D = "1101";
const sc_lv<32> Conv1DMac_new_1::ap_const_lv32_7 = "111";
const sc_lv<32> Conv1DMac_new_1::ap_const_lv32_6 = "110";
const sc_lv<32> Conv1DMac_new_1::ap_const_lv32_5 = "101";
const sc_lv<32> Conv1DMac_new_1::ap_const_lv32_E = "1110";
const sc_lv<8> Conv1DMac_new_1::ap_const_lv8_8 = "1000";
const sc_lv<8> Conv1DMac_new_1::ap_const_lv8_F9 = "11111001";
const sc_lv<8> Conv1DMac_new_1::ap_const_lv8_FB = "11111011";
const sc_lv<8> Conv1DMac_new_1::ap_const_lv8_17 = "10111";
const sc_lv<8> Conv1DMac_new_1::ap_const_lv8_10 = "10000";
const sc_lv<8> Conv1DMac_new_1::ap_const_lv8_FE = "11111110";
const sc_lv<8> Conv1DMac_new_1::ap_const_lv8_F = "1111";
const sc_lv<8> Conv1DMac_new_1::ap_const_lv8_4 = "100";
const sc_lv<8> Conv1DMac_new_1::ap_const_lv8_F8 = "11111000";
const sc_lv<8> Conv1DMac_new_1::ap_const_lv8_F0 = "11110000";
const sc_lv<8> Conv1DMac_new_1::ap_const_lv8_2B = "101011";
const sc_lv<8> Conv1DMac_new_1::ap_const_lv8_9 = "1001";
const sc_lv<8> Conv1DMac_new_1::ap_const_lv8_FF = "11111111";
const sc_lv<8> Conv1DMac_new_1::ap_const_lv8_1E = "11110";
const sc_lv<8> Conv1DMac_new_1::ap_const_lv8_1 = "1";
const sc_lv<8> Conv1DMac_new_1::ap_const_lv8_6 = "110";
const sc_lv<8> Conv1DMac_new_1::ap_const_lv8_FD = "11111101";
const sc_lv<8> Conv1DMac_new_1::ap_const_lv8_1C = "11100";
const sc_lv<8> Conv1DMac_new_1::ap_const_lv8_11 = "10001";
const sc_lv<8> Conv1DMac_new_1::ap_const_lv8_F7 = "11110111";
const sc_lv<8> Conv1DMac_new_1::ap_const_lv8_3 = "11";
const sc_lv<8> Conv1DMac_new_1::ap_const_lv8_5 = "101";
const sc_lv<8> Conv1DMac_new_1::ap_const_lv8_F4 = "11110100";
const sc_lv<8> Conv1DMac_new_1::ap_const_lv8_F1 = "11110001";
const sc_lv<8> Conv1DMac_new_1::ap_const_lv8_F5 = "11110101";
const sc_lv<8> Conv1DMac_new_1::ap_const_lv8_1A = "11010";
const sc_lv<8> Conv1DMac_new_1::ap_const_lv8_E = "1110";
const sc_lv<8> Conv1DMac_new_1::ap_const_lv8_FC = "11111100";
const sc_lv<8> Conv1DMac_new_1::ap_const_lv8_A = "1010";
const sc_lv<8> Conv1DMac_new_1::ap_const_lv8_2 = "10";
const sc_lv<8> Conv1DMac_new_1::ap_const_lv8_22 = "100010";
const sc_lv<8> Conv1DMac_new_1::ap_const_lv8_F6 = "11110110";
const sc_lv<8> Conv1DMac_new_1::ap_const_lv8_18 = "11000";
const sc_lv<8> Conv1DMac_new_1::ap_const_lv8_19 = "11001";
const sc_lv<8> Conv1DMac_new_1::ap_const_lv8_21 = "100001";
const sc_lv<8> Conv1DMac_new_1::ap_const_lv8_23 = "100011";
const sc_lv<8> Conv1DMac_new_1::ap_const_lv8_1F = "11111";
const sc_lv<8> Conv1DMac_new_1::ap_const_lv8_13 = "10011";
const sc_lv<8> Conv1DMac_new_1::ap_const_lv8_14 = "10100";
const sc_lv<32> Conv1DMac_new_1::ap_const_lv32_2 = "10";

Conv1DMac_new_1::Conv1DMac_new_1(sc_module_name name) : sc_module(name), mVcdFile(0) {
    weights15_m_weights_3_U = new Conv1DMac_new_1_wPgM("weights15_m_weights_3_U");
    weights15_m_weights_3_U->clk(ap_clk);
    weights15_m_weights_3_U->reset(ap_rst);
    weights15_m_weights_3_U->address0(weights15_m_weights_3_address0);
    weights15_m_weights_3_U->ce0(weights15_m_weights_3_ce0);
    weights15_m_weights_3_U->q0(weights15_m_weights_3_q0);
    weights15_m_weights_2_U = new Conv1DMac_new_1_wQgW("weights15_m_weights_2_U");
    weights15_m_weights_2_U->clk(ap_clk);
    weights15_m_weights_2_U->reset(ap_rst);
    weights15_m_weights_2_U->address0(weights15_m_weights_2_address0);
    weights15_m_weights_2_U->ce0(weights15_m_weights_2_ce0);
    weights15_m_weights_2_U->q0(weights15_m_weights_2_q0);
    weights15_m_weights_1_U = new Conv1DMac_new_1_wRg6("weights15_m_weights_1_U");
    weights15_m_weights_1_U->clk(ap_clk);
    weights15_m_weights_1_U->reset(ap_rst);
    weights15_m_weights_1_U->address0(weights15_m_weights_1_address0);
    weights15_m_weights_1_U->ce0(weights15_m_weights_1_ce0);
    weights15_m_weights_1_U->q0(weights15_m_weights_1_q0);
    weights15_m_weights_s_U = new Conv1DMac_new_1_wShg("weights15_m_weights_s_U");
    weights15_m_weights_s_U->clk(ap_clk);
    weights15_m_weights_s_U->reset(ap_rst);
    weights15_m_weights_s_U->address0(weights15_m_weights_s_address0);
    weights15_m_weights_s_U->ce0(weights15_m_weights_s_ce0);
    weights15_m_weights_s_U->q0(weights15_m_weights_s_q0);
    computeS3_mux_646yd2_x_x_x_x_U121 = new computeS3_mux_646yd2_x_x_x_x<1,1,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,6,8>("computeS3_mux_646yd2_x_x_x_x_U121");
    computeS3_mux_646yd2_x_x_x_x_U121->din0(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U121->din1(ap_var_for_const1);
    computeS3_mux_646yd2_x_x_x_x_U121->din2(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U121->din3(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U121->din4(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U121->din5(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U121->din6(ap_var_for_const2);
    computeS3_mux_646yd2_x_x_x_x_U121->din7(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U121->din8(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U121->din9(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U121->din10(ap_var_for_const3);
    computeS3_mux_646yd2_x_x_x_x_U121->din11(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U121->din12(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U121->din13(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U121->din14(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U121->din15(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U121->din16(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U121->din17(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U121->din18(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U121->din19(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U121->din20(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U121->din21(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U121->din22(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U121->din23(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U121->din24(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U121->din25(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U121->din26(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U121->din27(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U121->din28(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U121->din29(ap_var_for_const4);
    computeS3_mux_646yd2_x_x_x_x_U121->din30(ap_var_for_const5);
    computeS3_mux_646yd2_x_x_x_x_U121->din31(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U121->din32(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U121->din33(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U121->din34(ap_var_for_const6);
    computeS3_mux_646yd2_x_x_x_x_U121->din35(ap_var_for_const7);
    computeS3_mux_646yd2_x_x_x_x_U121->din36(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U121->din37(ap_var_for_const8);
    computeS3_mux_646yd2_x_x_x_x_U121->din38(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U121->din39(ap_var_for_const9);
    computeS3_mux_646yd2_x_x_x_x_U121->din40(ap_var_for_const10);
    computeS3_mux_646yd2_x_x_x_x_U121->din41(ap_var_for_const11);
    computeS3_mux_646yd2_x_x_x_x_U121->din42(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U121->din43(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U121->din44(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U121->din45(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U121->din46(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U121->din47(ap_var_for_const12);
    computeS3_mux_646yd2_x_x_x_x_U121->din48(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U121->din49(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U121->din50(ap_var_for_const6);
    computeS3_mux_646yd2_x_x_x_x_U121->din51(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U121->din52(ap_var_for_const13);
    computeS3_mux_646yd2_x_x_x_x_U121->din53(ap_var_for_const14);
    computeS3_mux_646yd2_x_x_x_x_U121->din54(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U121->din55(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U121->din56(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U121->din57(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U121->din58(ap_var_for_const15);
    computeS3_mux_646yd2_x_x_x_x_U121->din59(ap_var_for_const16);
    computeS3_mux_646yd2_x_x_x_x_U121->din60(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U121->din61(ap_var_for_const17);
    computeS3_mux_646yd2_x_x_x_x_U121->din62(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U121->din63(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U121->din64(nm_t_mid2_reg_1514_pp0_iter2_reg);
    computeS3_mux_646yd2_x_x_x_x_U121->dout(tmp_175_fu_912_p66);
    computeS3_mux_646yd2_x_x_x_x_U122 = new computeS3_mux_646yd2_x_x_x_x<1,1,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,6,8>("computeS3_mux_646yd2_x_x_x_x_U122");
    computeS3_mux_646yd2_x_x_x_x_U122->din0(ap_var_for_const18);
    computeS3_mux_646yd2_x_x_x_x_U122->din1(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U122->din2(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U122->din3(ap_var_for_const19);
    computeS3_mux_646yd2_x_x_x_x_U122->din4(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U122->din5(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U122->din6(ap_var_for_const9);
    computeS3_mux_646yd2_x_x_x_x_U122->din7(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U122->din8(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U122->din9(ap_var_for_const20);
    computeS3_mux_646yd2_x_x_x_x_U122->din10(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U122->din11(ap_var_for_const15);
    computeS3_mux_646yd2_x_x_x_x_U122->din12(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U122->din13(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U122->din14(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U122->din15(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U122->din16(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U122->din17(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U122->din18(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U122->din19(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U122->din20(ap_var_for_const21);
    computeS3_mux_646yd2_x_x_x_x_U122->din21(ap_var_for_const12);
    computeS3_mux_646yd2_x_x_x_x_U122->din22(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U122->din23(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U122->din24(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U122->din25(ap_var_for_const22);
    computeS3_mux_646yd2_x_x_x_x_U122->din26(ap_var_for_const23);
    computeS3_mux_646yd2_x_x_x_x_U122->din27(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U122->din28(ap_var_for_const24);
    computeS3_mux_646yd2_x_x_x_x_U122->din29(ap_var_for_const25);
    computeS3_mux_646yd2_x_x_x_x_U122->din30(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U122->din31(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U122->din32(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U122->din33(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U122->din34(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U122->din35(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U122->din36(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U122->din37(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U122->din38(ap_var_for_const26);
    computeS3_mux_646yd2_x_x_x_x_U122->din39(ap_var_for_const27);
    computeS3_mux_646yd2_x_x_x_x_U122->din40(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U122->din41(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U122->din42(ap_var_for_const1);
    computeS3_mux_646yd2_x_x_x_x_U122->din43(ap_var_for_const25);
    computeS3_mux_646yd2_x_x_x_x_U122->din44(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U122->din45(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U122->din46(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U122->din47(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U122->din48(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U122->din49(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U122->din50(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U122->din51(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U122->din52(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U122->din53(ap_var_for_const28);
    computeS3_mux_646yd2_x_x_x_x_U122->din54(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U122->din55(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U122->din56(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U122->din57(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U122->din58(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U122->din59(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U122->din60(ap_var_for_const29);
    computeS3_mux_646yd2_x_x_x_x_U122->din61(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U122->din62(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U122->din63(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U122->din64(nm_t_mid2_reg_1514_pp0_iter2_reg);
    computeS3_mux_646yd2_x_x_x_x_U122->dout(tmp_176_fu_1051_p66);
    computeS3_mux_646yd2_x_x_x_x_U123 = new computeS3_mux_646yd2_x_x_x_x<1,1,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,6,8>("computeS3_mux_646yd2_x_x_x_x_U123");
    computeS3_mux_646yd2_x_x_x_x_U123->din0(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U123->din1(ap_var_for_const30);
    computeS3_mux_646yd2_x_x_x_x_U123->din2(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U123->din3(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U123->din4(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U123->din5(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U123->din6(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U123->din7(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U123->din8(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U123->din9(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U123->din10(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U123->din11(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U123->din12(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U123->din13(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U123->din14(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U123->din15(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U123->din16(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U123->din17(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U123->din18(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U123->din19(ap_var_for_const6);
    computeS3_mux_646yd2_x_x_x_x_U123->din20(ap_var_for_const21);
    computeS3_mux_646yd2_x_x_x_x_U123->din21(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U123->din22(ap_var_for_const5);
    computeS3_mux_646yd2_x_x_x_x_U123->din23(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U123->din24(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U123->din25(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U123->din26(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U123->din27(ap_var_for_const23);
    computeS3_mux_646yd2_x_x_x_x_U123->din28(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U123->din29(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U123->din30(ap_var_for_const31);
    computeS3_mux_646yd2_x_x_x_x_U123->din31(ap_var_for_const21);
    computeS3_mux_646yd2_x_x_x_x_U123->din32(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U123->din33(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U123->din34(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U123->din35(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U123->din36(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U123->din37(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U123->din38(ap_var_for_const17);
    computeS3_mux_646yd2_x_x_x_x_U123->din39(ap_var_for_const2);
    computeS3_mux_646yd2_x_x_x_x_U123->din40(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U123->din41(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U123->din42(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U123->din43(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U123->din44(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U123->din45(ap_var_for_const32);
    computeS3_mux_646yd2_x_x_x_x_U123->din46(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U123->din47(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U123->din48(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U123->din49(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U123->din50(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U123->din51(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U123->din52(ap_var_for_const18);
    computeS3_mux_646yd2_x_x_x_x_U123->din53(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U123->din54(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U123->din55(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U123->din56(ap_var_for_const17);
    computeS3_mux_646yd2_x_x_x_x_U123->din57(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U123->din58(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U123->din59(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U123->din60(ap_var_for_const33);
    computeS3_mux_646yd2_x_x_x_x_U123->din61(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U123->din62(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U123->din63(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U123->din64(nm_t_mid2_reg_1514_pp0_iter2_reg);
    computeS3_mux_646yd2_x_x_x_x_U123->dout(tmp_177_fu_1190_p66);
    computeS3_mux_646yd2_x_x_x_x_U124 = new computeS3_mux_646yd2_x_x_x_x<1,1,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,6,8>("computeS3_mux_646yd2_x_x_x_x_U124");
    computeS3_mux_646yd2_x_x_x_x_U124->din0(ap_var_for_const17);
    computeS3_mux_646yd2_x_x_x_x_U124->din1(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U124->din2(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U124->din3(ap_var_for_const34);
    computeS3_mux_646yd2_x_x_x_x_U124->din4(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U124->din5(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U124->din6(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U124->din7(ap_var_for_const28);
    computeS3_mux_646yd2_x_x_x_x_U124->din8(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U124->din9(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U124->din10(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U124->din11(ap_var_for_const17);
    computeS3_mux_646yd2_x_x_x_x_U124->din12(ap_var_for_const6);
    computeS3_mux_646yd2_x_x_x_x_U124->din13(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U124->din14(ap_var_for_const35);
    computeS3_mux_646yd2_x_x_x_x_U124->din15(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U124->din16(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U124->din17(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U124->din18(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U124->din19(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U124->din20(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U124->din21(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U124->din22(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U124->din23(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U124->din24(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U124->din25(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U124->din26(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U124->din27(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U124->din28(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U124->din29(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U124->din30(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U124->din31(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U124->din32(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U124->din33(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U124->din34(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U124->din35(ap_var_for_const7);
    computeS3_mux_646yd2_x_x_x_x_U124->din36(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U124->din37(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U124->din38(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U124->din39(ap_var_for_const36);
    computeS3_mux_646yd2_x_x_x_x_U124->din40(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U124->din41(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U124->din42(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U124->din43(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U124->din44(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U124->din45(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U124->din46(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U124->din47(ap_var_for_const4);
    computeS3_mux_646yd2_x_x_x_x_U124->din48(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U124->din49(ap_var_for_const37);
    computeS3_mux_646yd2_x_x_x_x_U124->din50(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U124->din51(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U124->din52(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U124->din53(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U124->din54(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U124->din55(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U124->din56(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U124->din57(ap_var_for_const34);
    computeS3_mux_646yd2_x_x_x_x_U124->din58(ap_var_for_const12);
    computeS3_mux_646yd2_x_x_x_x_U124->din59(ap_var_for_const38);
    computeS3_mux_646yd2_x_x_x_x_U124->din60(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U124->din61(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_U124->din62(ap_var_for_const31);
    computeS3_mux_646yd2_x_x_x_x_U124->din63(ap_var_for_const39);
    computeS3_mux_646yd2_x_x_x_x_U124->din64(nm_t_mid2_reg_1514_pp0_iter2_reg);
    computeS3_mux_646yd2_x_x_x_x_U124->dout(tmp_178_fu_1329_p66);

    SC_METHOD(thread_ap_clk_no_reset_);
    dont_initialize();
    sensitive << ( ap_clk.pos() );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage0);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state1);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state7);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_block_pp0_stage0);

    SC_METHOD(thread_ap_block_pp0_stage0_01001);
    sensitive << ( in_V_V_empty_n );
    sensitive << ( out_V_V_full_n );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( exitcond_flatten_reg_1505_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter4 );
    sensitive << ( tmp_250_reg_1532_pp0_iter3_reg );

    SC_METHOD(thread_ap_block_pp0_stage0_11001);
    sensitive << ( in_V_V_empty_n );
    sensitive << ( out_V_V_full_n );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( exitcond_flatten_reg_1505_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter4 );
    sensitive << ( tmp_250_reg_1532_pp0_iter3_reg );

    SC_METHOD(thread_ap_block_pp0_stage0_subdone);
    sensitive << ( in_V_V_empty_n );
    sensitive << ( out_V_V_full_n );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( exitcond_flatten_reg_1505_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter4 );
    sensitive << ( tmp_250_reg_1532_pp0_iter3_reg );

    SC_METHOD(thread_ap_block_state1);
    sensitive << ( real_start );
    sensitive << ( ap_done_reg );

    SC_METHOD(thread_ap_block_state2_pp0_stage0_iter0);

    SC_METHOD(thread_ap_block_state3_pp0_stage0_iter1);

    SC_METHOD(thread_ap_block_state4_pp0_stage0_iter2);
    sensitive << ( in_V_V_empty_n );
    sensitive << ( exitcond_flatten_reg_1505_pp0_iter1_reg );

    SC_METHOD(thread_ap_block_state5_pp0_stage0_iter3);

    SC_METHOD(thread_ap_block_state6_pp0_stage0_iter4);
    sensitive << ( out_V_V_full_n );
    sensitive << ( tmp_250_reg_1532_pp0_iter3_reg );

    SC_METHOD(thread_ap_condition_pp0_exit_iter0_state2);
    sensitive << ( exitcond_flatten_fu_345_p2 );

    SC_METHOD(thread_ap_done);
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm_state7 );

    SC_METHOD(thread_ap_enable_pp0);
    sensitive << ( ap_idle_pp0 );

    SC_METHOD(thread_ap_idle);
    sensitive << ( real_start );
    sensitive << ( ap_CS_fsm_state1 );

    SC_METHOD(thread_ap_idle_pp0);
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_enable_reg_pp0_iter4 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_enable_reg_pp0_iter3 );

    SC_METHOD(thread_ap_ready);
    sensitive << ( internal_ap_ready );

    SC_METHOD(thread_exitcond_flatten3_fu_357_p2);
    sensitive << ( indvar_flatten_reg_280 );
    sensitive << ( exitcond_flatten_fu_345_p2 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_exitcond_flatten_fu_345_p2);
    sensitive << ( indvar_flatten3_reg_269 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_in_V_V_blk_n);
    sensitive << ( in_V_V_empty_n );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( exitcond_flatten_reg_1505_pp0_iter1_reg );

    SC_METHOD(thread_in_V_V_read);
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( exitcond_flatten_reg_1505_pp0_iter1_reg );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_indvar_flatten_next1_fu_351_p2);
    sensitive << ( indvar_flatten3_reg_269 );

    SC_METHOD(thread_indvar_flatten_next_fu_489_p3);
    sensitive << ( exitcond_flatten3_fu_357_p2 );
    sensitive << ( indvar_flatten_op_fu_483_p2 );

    SC_METHOD(thread_indvar_flatten_op_fu_483_p2);
    sensitive << ( indvar_flatten_reg_280 );

    SC_METHOD(thread_internal_ap_ready);
    sensitive << ( ap_CS_fsm_state7 );

    SC_METHOD(thread_macRegisters_0_V_fu_821_p2);
    sensitive << ( tmp_166_fu_804_p1 );
    sensitive << ( tmp1_fu_815_p2 );

    SC_METHOD(thread_macRegisters_1_V_fu_841_p2);
    sensitive << ( tmp_168_reg_1581 );
    sensitive << ( tmp2_fu_835_p2 );

    SC_METHOD(thread_macRegisters_2_V_fu_863_p2);
    sensitive << ( tmp_171_fu_846_p1 );
    sensitive << ( tmp3_fu_857_p2 );

    SC_METHOD(thread_macRegisters_3_V_fu_886_p2);
    sensitive << ( tmp_174_fu_869_p1 );
    sensitive << ( tmp4_fu_880_p2 );

    SC_METHOD(thread_nm_2_fu_405_p2);
    sensitive << ( nm_mid_fu_363_p3 );

    SC_METHOD(thread_nm_mid2_fu_453_p3);
    sensitive << ( nm_mid_fu_363_p3 );
    sensitive << ( tmp_261_mid_fu_399_p2 );
    sensitive << ( nm_2_fu_405_p2 );

    SC_METHOD(thread_nm_mid_fu_363_p3);
    sensitive << ( nm_reg_291 );
    sensitive << ( exitcond_flatten3_fu_357_p2 );

    SC_METHOD(thread_nm_t_mid2_fu_445_p3);
    sensitive << ( tmp_261_mid_fu_399_p2 );
    sensitive << ( tmp_1008_fu_425_p1 );
    sensitive << ( nm_t_mid_fu_379_p3 );

    SC_METHOD(thread_nm_t_mid_fu_379_p3);
    sensitive << ( tmp_fu_333_p1 );
    sensitive << ( exitcond_flatten3_fu_357_p2 );

    SC_METHOD(thread_not_exitcond_flatten_fu_387_p2);
    sensitive << ( exitcond_flatten3_fu_357_p2 );

    SC_METHOD(thread_out_V_V_blk_n);
    sensitive << ( out_V_V_full_n );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter4 );
    sensitive << ( tmp_250_reg_1532_pp0_iter3_reg );

    SC_METHOD(thread_out_V_V_din);
    sensitive << ( ap_enable_reg_pp0_iter4 );
    sensitive << ( tmp_250_reg_1532_pp0_iter3_reg );
    sensitive << ( p_Val2_s_reg_1626 );
    sensitive << ( p_Val2_23_1_reg_1631 );
    sensitive << ( p_Val2_23_2_reg_1636 );
    sensitive << ( p_Val2_23_3_reg_1641 );
    sensitive << ( ap_block_pp0_stage0_01001 );

    SC_METHOD(thread_out_V_V_write);
    sensitive << ( ap_enable_reg_pp0_iter4 );
    sensitive << ( tmp_250_reg_1532_pp0_iter3_reg );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_p_08_cast4_cast_fu_508_p0);
    sensitive << ( in_V_V_dout );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_p_08_cast4_cast_fu_508_p1);
    sensitive << ( p_08_cast4_cast_fu_508_p0 );

    SC_METHOD(thread_p_08_cast4_fu_504_p0);
    sensitive << ( in_V_V_dout );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_p_Val2_1_fu_586_p0);
    sensitive << ( weights15_m_weights_2_q0 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_p_Val2_1_fu_586_p1);
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( p_08_cast4_fu_504_p0 );

    SC_METHOD(thread_p_Val2_1_fu_586_p2);
    sensitive << ( p_Val2_1_fu_586_p0 );
    sensitive << ( p_Val2_1_fu_586_p1 );

    SC_METHOD(thread_p_Val2_23_1_fu_1184_p2);
    sensitive << ( macRegisters_1_V_fu_841_p2 );
    sensitive << ( tmp_176_fu_1051_p66 );

    SC_METHOD(thread_p_Val2_23_2_fu_1323_p2);
    sensitive << ( macRegisters_2_V_fu_863_p2 );
    sensitive << ( tmp_177_fu_1190_p66 );

    SC_METHOD(thread_p_Val2_23_3_fu_1462_p2);
    sensitive << ( macRegisters_3_V_fu_886_p2 );
    sensitive << ( tmp_178_fu_1329_p66 );

    SC_METHOD(thread_p_Val2_2_fu_656_p0);
    sensitive << ( weights15_m_weights_1_q0 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_p_Val2_2_fu_656_p1);
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( p_08_cast4_cast_fu_508_p1 );

    SC_METHOD(thread_p_Val2_2_fu_656_p2);
    sensitive << ( p_Val2_2_fu_656_p0 );
    sensitive << ( p_Val2_2_fu_656_p1 );

    SC_METHOD(thread_p_Val2_3_fu_726_p0);
    sensitive << ( weights15_m_weights_s_q0 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_p_Val2_3_fu_726_p1);
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( p_08_cast4_cast_fu_508_p1 );

    SC_METHOD(thread_p_Val2_3_fu_726_p2);
    sensitive << ( p_Val2_3_fu_726_p0 );
    sensitive << ( p_Val2_3_fu_726_p1 );

    SC_METHOD(thread_p_Val2_s_190_fu_516_p0);
    sensitive << ( weights15_m_weights_3_q0 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_p_Val2_s_190_fu_516_p1);
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( p_08_cast4_cast_fu_508_p1 );

    SC_METHOD(thread_p_Val2_s_190_fu_516_p2);
    sensitive << ( p_Val2_s_190_fu_516_p0 );
    sensitive << ( p_Val2_s_190_fu_516_p1 );

    SC_METHOD(thread_p_Val2_s_fu_1045_p2);
    sensitive << ( macRegisters_0_V_fu_821_p2 );
    sensitive << ( tmp_175_fu_912_p66 );

    SC_METHOD(thread_qb_assign_2_1_fu_827_p2);
    sensitive << ( tmp_1013_reg_1586 );
    sensitive << ( tmp_279_1_reg_1591 );

    SC_METHOD(thread_qb_assign_2_2_fu_849_p2);
    sensitive << ( tmp_1016_reg_1601 );
    sensitive << ( tmp_279_2_reg_1606 );

    SC_METHOD(thread_qb_assign_2_3_fu_872_p2);
    sensitive << ( tmp_1019_reg_1616 );
    sensitive << ( tmp_279_3_reg_1621 );

    SC_METHOD(thread_qb_assign_2_fu_807_p2);
    sensitive << ( tmp_1010_reg_1571 );
    sensitive << ( tmp_236_reg_1576 );

    SC_METHOD(thread_real_start);
    sensitive << ( ap_start );
    sensitive << ( start_full_n );
    sensitive << ( start_once_reg );

    SC_METHOD(thread_sf_2_fu_477_p2);
    sensitive << ( sf_mid2_fu_417_p3 );

    SC_METHOD(thread_sf_cast1_fu_461_p1);
    sensitive << ( sf_mid2_fu_417_p3 );

    SC_METHOD(thread_sf_mid2_fu_417_p3);
    sensitive << ( sf_reg_302 );
    sensitive << ( tmp_865_fu_411_p2 );

    SC_METHOD(thread_start_out);
    sensitive << ( real_start );

    SC_METHOD(thread_start_write);
    sensitive << ( real_start );
    sensitive << ( start_once_reg );

    SC_METHOD(thread_tmp1_fu_815_p2);
    sensitive << ( macRegisters_0_V_8_fu_188 );
    sensitive << ( tmp_237_fu_811_p1 );

    SC_METHOD(thread_tmp2_fu_835_p2);
    sensitive << ( macRegisters_1_V_8_fu_192 );
    sensitive << ( tmp_280_1_fu_831_p1 );

    SC_METHOD(thread_tmp3_fu_857_p2);
    sensitive << ( macRegisters_2_V_8_fu_196 );
    sensitive << ( tmp_280_2_fu_853_p1 );

    SC_METHOD(thread_tmp4_fu_880_p2);
    sensitive << ( macRegisters_3_V_8_fu_200 );
    sensitive << ( tmp_280_3_fu_876_p1 );

    SC_METHOD(thread_tmp_1008_fu_425_p1);
    sensitive << ( nm_2_fu_405_p2 );

    SC_METHOD(thread_tmp_1009_fu_522_p3);
    sensitive << ( p_Val2_s_190_fu_516_p2 );

    SC_METHOD(thread_tmp_1011_fu_548_p1);
    sensitive << ( p_Val2_s_190_fu_516_p2 );

    SC_METHOD(thread_tmp_1012_fu_592_p3);
    sensitive << ( p_Val2_1_fu_586_p2 );

    SC_METHOD(thread_tmp_1014_fu_618_p1);
    sensitive << ( p_Val2_1_fu_586_p2 );

    SC_METHOD(thread_tmp_1015_fu_662_p3);
    sensitive << ( p_Val2_2_fu_656_p2 );

    SC_METHOD(thread_tmp_1017_fu_688_p1);
    sensitive << ( p_Val2_2_fu_656_p2 );

    SC_METHOD(thread_tmp_1018_fu_732_p3);
    sensitive << ( p_Val2_3_fu_726_p2 );

    SC_METHOD(thread_tmp_1020_fu_758_p1);
    sensitive << ( p_Val2_3_fu_726_p2 );

    SC_METHOD(thread_tmp_166_fu_804_p1);
    sensitive << ( tmp_165_reg_1566 );

    SC_METHOD(thread_tmp_171_fu_846_p1);
    sensitive << ( tmp_170_reg_1596 );

    SC_METHOD(thread_tmp_174_fu_869_p1);
    sensitive << ( tmp_173_reg_1611 );

    SC_METHOD(thread_tmp_230_fu_465_p2);
    sensitive << ( sf_cast1_fu_461_p1 );
    sensitive << ( tmp_260_mid2_fu_437_p3 );

    SC_METHOD(thread_tmp_231_fu_497_p1);
    sensitive << ( tmp_230_reg_1527 );

    SC_METHOD(thread_tmp_233_fu_552_p2);
    sensitive << ( tmp_1011_fu_548_p1 );
    sensitive << ( tmp_1009_fu_522_p3 );

    SC_METHOD(thread_tmp_234_fu_558_p4);
    sensitive << ( p_Val2_s_190_fu_516_p2 );

    SC_METHOD(thread_tmp_235_fu_568_p3);
    sensitive << ( tmp_234_fu_558_p4 );
    sensitive << ( tmp_233_fu_552_p2 );

    SC_METHOD(thread_tmp_236_fu_576_p2);
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( exitcond_flatten_reg_1505_pp0_iter1_reg );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( tmp_235_fu_568_p3 );

    SC_METHOD(thread_tmp_237_fu_811_p1);
    sensitive << ( qb_assign_2_fu_807_p2 );

    SC_METHOD(thread_tmp_239_fu_622_p2);
    sensitive << ( tmp_1014_fu_618_p1 );
    sensitive << ( tmp_1012_fu_592_p3 );

    SC_METHOD(thread_tmp_240_fu_628_p4);
    sensitive << ( p_Val2_1_fu_586_p2 );

    SC_METHOD(thread_tmp_241_fu_638_p3);
    sensitive << ( tmp_240_fu_628_p4 );
    sensitive << ( tmp_239_fu_622_p2 );

    SC_METHOD(thread_tmp_243_fu_692_p2);
    sensitive << ( tmp_1017_fu_688_p1 );
    sensitive << ( tmp_1015_fu_662_p3 );

    SC_METHOD(thread_tmp_244_fu_698_p4);
    sensitive << ( p_Val2_2_fu_656_p2 );

    SC_METHOD(thread_tmp_245_fu_708_p3);
    sensitive << ( tmp_244_fu_698_p4 );
    sensitive << ( tmp_243_fu_692_p2 );

    SC_METHOD(thread_tmp_247_fu_762_p2);
    sensitive << ( tmp_1020_fu_758_p1 );
    sensitive << ( tmp_1018_fu_732_p3 );

    SC_METHOD(thread_tmp_248_fu_768_p4);
    sensitive << ( p_Val2_3_fu_726_p2 );

    SC_METHOD(thread_tmp_249_fu_778_p3);
    sensitive << ( tmp_248_fu_768_p4 );
    sensitive << ( tmp_247_fu_762_p2 );

    SC_METHOD(thread_tmp_250_fu_471_p2);
    sensitive << ( exitcond_flatten_fu_345_p2 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( sf_mid2_fu_417_p3 );

    SC_METHOD(thread_tmp_260_mid1_fu_429_p3);
    sensitive << ( tmp_1008_fu_425_p1 );

    SC_METHOD(thread_tmp_260_mid2_fu_437_p3);
    sensitive << ( tmp_261_mid_fu_399_p2 );
    sensitive << ( tmp_260_mid1_fu_429_p3 );
    sensitive << ( tmp_260_mid_fu_371_p3 );

    SC_METHOD(thread_tmp_260_mid_fu_371_p3);
    sensitive << ( exitcond_flatten3_fu_357_p2 );
    sensitive << ( tmp_s_fu_337_p3 );

    SC_METHOD(thread_tmp_261_mid_fu_399_p2);
    sensitive << ( tmp_888_fu_393_p2 );
    sensitive << ( not_exitcond_flatten_fu_387_p2 );

    SC_METHOD(thread_tmp_279_1_fu_646_p2);
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( exitcond_flatten_reg_1505_pp0_iter1_reg );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( tmp_241_fu_638_p3 );

    SC_METHOD(thread_tmp_279_2_fu_716_p2);
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( exitcond_flatten_reg_1505_pp0_iter1_reg );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( tmp_245_fu_708_p3 );

    SC_METHOD(thread_tmp_279_3_fu_786_p2);
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( exitcond_flatten_reg_1505_pp0_iter1_reg );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( tmp_249_fu_778_p3 );

    SC_METHOD(thread_tmp_280_1_fu_831_p1);
    sensitive << ( qb_assign_2_1_fu_827_p2 );

    SC_METHOD(thread_tmp_280_2_fu_853_p1);
    sensitive << ( qb_assign_2_2_fu_849_p2 );

    SC_METHOD(thread_tmp_280_3_fu_876_p1);
    sensitive << ( qb_assign_2_3_fu_872_p2 );

    SC_METHOD(thread_tmp_865_fu_411_p2);
    sensitive << ( exitcond_flatten3_fu_357_p2 );
    sensitive << ( tmp_261_mid_fu_399_p2 );

    SC_METHOD(thread_tmp_888_fu_393_p2);
    sensitive << ( sf_reg_302 );
    sensitive << ( exitcond_flatten_fu_345_p2 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_tmp_fu_333_p1);
    sensitive << ( nm_reg_291 );

    SC_METHOD(thread_tmp_s_fu_337_p3);
    sensitive << ( tmp_fu_333_p1 );

    SC_METHOD(thread_weights15_m_weights_1_address0);
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( tmp_231_fu_497_p1 );

    SC_METHOD(thread_weights15_m_weights_1_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter1 );

    SC_METHOD(thread_weights15_m_weights_2_address0);
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( tmp_231_fu_497_p1 );

    SC_METHOD(thread_weights15_m_weights_2_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter1 );

    SC_METHOD(thread_weights15_m_weights_3_address0);
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( tmp_231_fu_497_p1 );

    SC_METHOD(thread_weights15_m_weights_3_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter1 );

    SC_METHOD(thread_weights15_m_weights_s_address0);
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( tmp_231_fu_497_p1 );

    SC_METHOD(thread_weights15_m_weights_s_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter1 );

    SC_METHOD(thread_ap_NS_fsm);
    sensitive << ( real_start );
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( ap_enable_reg_pp0_iter4 );
    sensitive << ( exitcond_flatten_fu_345_p2 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage0_subdone );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_enable_reg_pp0_iter3 );

    SC_THREAD(thread_ap_var_for_const0);

    SC_THREAD(thread_ap_var_for_const1);

    SC_THREAD(thread_ap_var_for_const2);

    SC_THREAD(thread_ap_var_for_const3);

    SC_THREAD(thread_ap_var_for_const4);

    SC_THREAD(thread_ap_var_for_const5);

    SC_THREAD(thread_ap_var_for_const6);

    SC_THREAD(thread_ap_var_for_const7);

    SC_THREAD(thread_ap_var_for_const8);

    SC_THREAD(thread_ap_var_for_const9);

    SC_THREAD(thread_ap_var_for_const10);

    SC_THREAD(thread_ap_var_for_const11);

    SC_THREAD(thread_ap_var_for_const12);

    SC_THREAD(thread_ap_var_for_const13);

    SC_THREAD(thread_ap_var_for_const14);

    SC_THREAD(thread_ap_var_for_const15);

    SC_THREAD(thread_ap_var_for_const16);

    SC_THREAD(thread_ap_var_for_const17);

    SC_THREAD(thread_ap_var_for_const18);

    SC_THREAD(thread_ap_var_for_const19);

    SC_THREAD(thread_ap_var_for_const20);

    SC_THREAD(thread_ap_var_for_const21);

    SC_THREAD(thread_ap_var_for_const22);

    SC_THREAD(thread_ap_var_for_const23);

    SC_THREAD(thread_ap_var_for_const24);

    SC_THREAD(thread_ap_var_for_const25);

    SC_THREAD(thread_ap_var_for_const26);

    SC_THREAD(thread_ap_var_for_const27);

    SC_THREAD(thread_ap_var_for_const28);

    SC_THREAD(thread_ap_var_for_const29);

    SC_THREAD(thread_ap_var_for_const30);

    SC_THREAD(thread_ap_var_for_const31);

    SC_THREAD(thread_ap_var_for_const32);

    SC_THREAD(thread_ap_var_for_const33);

    SC_THREAD(thread_ap_var_for_const34);

    SC_THREAD(thread_ap_var_for_const35);

    SC_THREAD(thread_ap_var_for_const36);

    SC_THREAD(thread_ap_var_for_const37);

    SC_THREAD(thread_ap_var_for_const38);

    SC_THREAD(thread_ap_var_for_const39);

    start_once_reg = SC_LOGIC_0;
    ap_done_reg = SC_LOGIC_0;
    ap_CS_fsm = "001";
    ap_enable_reg_pp0_iter2 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter4 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter0 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter1 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter3 = SC_LOGIC_0;
    static int apTFileNum = 0;
    stringstream apTFilenSS;
    apTFilenSS << "Conv1DMac_new_1_sc_trace_" << apTFileNum ++;
    string apTFn = apTFilenSS.str();
    mVcdFile = sc_create_vcd_trace_file(apTFn.c_str());
    mVcdFile->set_time_unit(1, SC_PS);
    if (1) {
#ifdef __HLS_TRACE_LEVEL_PORT_HIER__
    sc_trace(mVcdFile, ap_clk, "(port)ap_clk");
    sc_trace(mVcdFile, ap_rst, "(port)ap_rst");
    sc_trace(mVcdFile, ap_start, "(port)ap_start");
    sc_trace(mVcdFile, start_full_n, "(port)start_full_n");
    sc_trace(mVcdFile, ap_done, "(port)ap_done");
    sc_trace(mVcdFile, ap_continue, "(port)ap_continue");
    sc_trace(mVcdFile, ap_idle, "(port)ap_idle");
    sc_trace(mVcdFile, ap_ready, "(port)ap_ready");
    sc_trace(mVcdFile, start_out, "(port)start_out");
    sc_trace(mVcdFile, start_write, "(port)start_write");
    sc_trace(mVcdFile, in_V_V_dout, "(port)in_V_V_dout");
    sc_trace(mVcdFile, in_V_V_empty_n, "(port)in_V_V_empty_n");
    sc_trace(mVcdFile, in_V_V_read, "(port)in_V_V_read");
    sc_trace(mVcdFile, out_V_V_din, "(port)out_V_V_din");
    sc_trace(mVcdFile, out_V_V_full_n, "(port)out_V_V_full_n");
    sc_trace(mVcdFile, out_V_V_write, "(port)out_V_V_write");
#endif
#ifdef __HLS_TRACE_LEVEL_INT__
    sc_trace(mVcdFile, real_start, "real_start");
    sc_trace(mVcdFile, start_once_reg, "start_once_reg");
    sc_trace(mVcdFile, ap_done_reg, "ap_done_reg");
    sc_trace(mVcdFile, ap_CS_fsm, "ap_CS_fsm");
    sc_trace(mVcdFile, ap_CS_fsm_state1, "ap_CS_fsm_state1");
    sc_trace(mVcdFile, internal_ap_ready, "internal_ap_ready");
    sc_trace(mVcdFile, weights15_m_weights_3_address0, "weights15_m_weights_3_address0");
    sc_trace(mVcdFile, weights15_m_weights_3_ce0, "weights15_m_weights_3_ce0");
    sc_trace(mVcdFile, weights15_m_weights_3_q0, "weights15_m_weights_3_q0");
    sc_trace(mVcdFile, weights15_m_weights_2_address0, "weights15_m_weights_2_address0");
    sc_trace(mVcdFile, weights15_m_weights_2_ce0, "weights15_m_weights_2_ce0");
    sc_trace(mVcdFile, weights15_m_weights_2_q0, "weights15_m_weights_2_q0");
    sc_trace(mVcdFile, weights15_m_weights_1_address0, "weights15_m_weights_1_address0");
    sc_trace(mVcdFile, weights15_m_weights_1_ce0, "weights15_m_weights_1_ce0");
    sc_trace(mVcdFile, weights15_m_weights_1_q0, "weights15_m_weights_1_q0");
    sc_trace(mVcdFile, weights15_m_weights_s_address0, "weights15_m_weights_s_address0");
    sc_trace(mVcdFile, weights15_m_weights_s_ce0, "weights15_m_weights_s_ce0");
    sc_trace(mVcdFile, weights15_m_weights_s_q0, "weights15_m_weights_s_q0");
    sc_trace(mVcdFile, in_V_V_blk_n, "in_V_V_blk_n");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter2, "ap_enable_reg_pp0_iter2");
    sc_trace(mVcdFile, ap_block_pp0_stage0, "ap_block_pp0_stage0");
    sc_trace(mVcdFile, exitcond_flatten_reg_1505, "exitcond_flatten_reg_1505");
    sc_trace(mVcdFile, exitcond_flatten_reg_1505_pp0_iter1_reg, "exitcond_flatten_reg_1505_pp0_iter1_reg");
    sc_trace(mVcdFile, out_V_V_blk_n, "out_V_V_blk_n");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter4, "ap_enable_reg_pp0_iter4");
    sc_trace(mVcdFile, tmp_250_reg_1532, "tmp_250_reg_1532");
    sc_trace(mVcdFile, tmp_250_reg_1532_pp0_iter3_reg, "tmp_250_reg_1532_pp0_iter3_reg");
    sc_trace(mVcdFile, indvar_flatten3_reg_269, "indvar_flatten3_reg_269");
    sc_trace(mVcdFile, indvar_flatten_reg_280, "indvar_flatten_reg_280");
    sc_trace(mVcdFile, nm_reg_291, "nm_reg_291");
    sc_trace(mVcdFile, sf_reg_302, "sf_reg_302");
    sc_trace(mVcdFile, exitcond_flatten_fu_345_p2, "exitcond_flatten_fu_345_p2");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage0, "ap_CS_fsm_pp0_stage0");
    sc_trace(mVcdFile, ap_block_state2_pp0_stage0_iter0, "ap_block_state2_pp0_stage0_iter0");
    sc_trace(mVcdFile, ap_block_state3_pp0_stage0_iter1, "ap_block_state3_pp0_stage0_iter1");
    sc_trace(mVcdFile, ap_block_state4_pp0_stage0_iter2, "ap_block_state4_pp0_stage0_iter2");
    sc_trace(mVcdFile, ap_block_state5_pp0_stage0_iter3, "ap_block_state5_pp0_stage0_iter3");
    sc_trace(mVcdFile, ap_block_state6_pp0_stage0_iter4, "ap_block_state6_pp0_stage0_iter4");
    sc_trace(mVcdFile, ap_block_pp0_stage0_11001, "ap_block_pp0_stage0_11001");
    sc_trace(mVcdFile, indvar_flatten_next1_fu_351_p2, "indvar_flatten_next1_fu_351_p2");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter0, "ap_enable_reg_pp0_iter0");
    sc_trace(mVcdFile, nm_t_mid2_fu_445_p3, "nm_t_mid2_fu_445_p3");
    sc_trace(mVcdFile, nm_t_mid2_reg_1514, "nm_t_mid2_reg_1514");
    sc_trace(mVcdFile, nm_t_mid2_reg_1514_pp0_iter1_reg, "nm_t_mid2_reg_1514_pp0_iter1_reg");
    sc_trace(mVcdFile, nm_t_mid2_reg_1514_pp0_iter2_reg, "nm_t_mid2_reg_1514_pp0_iter2_reg");
    sc_trace(mVcdFile, nm_mid2_fu_453_p3, "nm_mid2_fu_453_p3");
    sc_trace(mVcdFile, tmp_230_fu_465_p2, "tmp_230_fu_465_p2");
    sc_trace(mVcdFile, tmp_230_reg_1527, "tmp_230_reg_1527");
    sc_trace(mVcdFile, tmp_250_fu_471_p2, "tmp_250_fu_471_p2");
    sc_trace(mVcdFile, tmp_250_reg_1532_pp0_iter1_reg, "tmp_250_reg_1532_pp0_iter1_reg");
    sc_trace(mVcdFile, tmp_250_reg_1532_pp0_iter2_reg, "tmp_250_reg_1532_pp0_iter2_reg");
    sc_trace(mVcdFile, sf_2_fu_477_p2, "sf_2_fu_477_p2");
    sc_trace(mVcdFile, indvar_flatten_next_fu_489_p3, "indvar_flatten_next_fu_489_p3");
    sc_trace(mVcdFile, tmp_165_reg_1566, "tmp_165_reg_1566");
    sc_trace(mVcdFile, tmp_1010_reg_1571, "tmp_1010_reg_1571");
    sc_trace(mVcdFile, tmp_236_fu_576_p2, "tmp_236_fu_576_p2");
    sc_trace(mVcdFile, tmp_236_reg_1576, "tmp_236_reg_1576");
    sc_trace(mVcdFile, tmp_168_reg_1581, "tmp_168_reg_1581");
    sc_trace(mVcdFile, tmp_1013_reg_1586, "tmp_1013_reg_1586");
    sc_trace(mVcdFile, tmp_279_1_fu_646_p2, "tmp_279_1_fu_646_p2");
    sc_trace(mVcdFile, tmp_279_1_reg_1591, "tmp_279_1_reg_1591");
    sc_trace(mVcdFile, tmp_170_reg_1596, "tmp_170_reg_1596");
    sc_trace(mVcdFile, tmp_1016_reg_1601, "tmp_1016_reg_1601");
    sc_trace(mVcdFile, tmp_279_2_fu_716_p2, "tmp_279_2_fu_716_p2");
    sc_trace(mVcdFile, tmp_279_2_reg_1606, "tmp_279_2_reg_1606");
    sc_trace(mVcdFile, tmp_173_reg_1611, "tmp_173_reg_1611");
    sc_trace(mVcdFile, tmp_1019_reg_1616, "tmp_1019_reg_1616");
    sc_trace(mVcdFile, tmp_279_3_fu_786_p2, "tmp_279_3_fu_786_p2");
    sc_trace(mVcdFile, tmp_279_3_reg_1621, "tmp_279_3_reg_1621");
    sc_trace(mVcdFile, p_Val2_s_fu_1045_p2, "p_Val2_s_fu_1045_p2");
    sc_trace(mVcdFile, p_Val2_s_reg_1626, "p_Val2_s_reg_1626");
    sc_trace(mVcdFile, p_Val2_23_1_fu_1184_p2, "p_Val2_23_1_fu_1184_p2");
    sc_trace(mVcdFile, p_Val2_23_1_reg_1631, "p_Val2_23_1_reg_1631");
    sc_trace(mVcdFile, p_Val2_23_2_fu_1323_p2, "p_Val2_23_2_fu_1323_p2");
    sc_trace(mVcdFile, p_Val2_23_2_reg_1636, "p_Val2_23_2_reg_1636");
    sc_trace(mVcdFile, p_Val2_23_3_fu_1462_p2, "p_Val2_23_3_fu_1462_p2");
    sc_trace(mVcdFile, p_Val2_23_3_reg_1641, "p_Val2_23_3_reg_1641");
    sc_trace(mVcdFile, ap_block_state1, "ap_block_state1");
    sc_trace(mVcdFile, ap_block_pp0_stage0_subdone, "ap_block_pp0_stage0_subdone");
    sc_trace(mVcdFile, ap_condition_pp0_exit_iter0_state2, "ap_condition_pp0_exit_iter0_state2");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter1, "ap_enable_reg_pp0_iter1");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter3, "ap_enable_reg_pp0_iter3");
    sc_trace(mVcdFile, tmp_231_fu_497_p1, "tmp_231_fu_497_p1");
    sc_trace(mVcdFile, ap_block_pp0_stage0_01001, "ap_block_pp0_stage0_01001");
    sc_trace(mVcdFile, macRegisters_0_V_8_fu_188, "macRegisters_0_V_8_fu_188");
    sc_trace(mVcdFile, macRegisters_0_V_fu_821_p2, "macRegisters_0_V_fu_821_p2");
    sc_trace(mVcdFile, macRegisters_1_V_8_fu_192, "macRegisters_1_V_8_fu_192");
    sc_trace(mVcdFile, macRegisters_1_V_fu_841_p2, "macRegisters_1_V_fu_841_p2");
    sc_trace(mVcdFile, macRegisters_2_V_8_fu_196, "macRegisters_2_V_8_fu_196");
    sc_trace(mVcdFile, macRegisters_2_V_fu_863_p2, "macRegisters_2_V_fu_863_p2");
    sc_trace(mVcdFile, macRegisters_3_V_8_fu_200, "macRegisters_3_V_8_fu_200");
    sc_trace(mVcdFile, macRegisters_3_V_fu_886_p2, "macRegisters_3_V_fu_886_p2");
    sc_trace(mVcdFile, tmp_fu_333_p1, "tmp_fu_333_p1");
    sc_trace(mVcdFile, exitcond_flatten3_fu_357_p2, "exitcond_flatten3_fu_357_p2");
    sc_trace(mVcdFile, tmp_s_fu_337_p3, "tmp_s_fu_337_p3");
    sc_trace(mVcdFile, tmp_888_fu_393_p2, "tmp_888_fu_393_p2");
    sc_trace(mVcdFile, not_exitcond_flatten_fu_387_p2, "not_exitcond_flatten_fu_387_p2");
    sc_trace(mVcdFile, nm_mid_fu_363_p3, "nm_mid_fu_363_p3");
    sc_trace(mVcdFile, tmp_261_mid_fu_399_p2, "tmp_261_mid_fu_399_p2");
    sc_trace(mVcdFile, tmp_865_fu_411_p2, "tmp_865_fu_411_p2");
    sc_trace(mVcdFile, nm_2_fu_405_p2, "nm_2_fu_405_p2");
    sc_trace(mVcdFile, tmp_1008_fu_425_p1, "tmp_1008_fu_425_p1");
    sc_trace(mVcdFile, tmp_260_mid1_fu_429_p3, "tmp_260_mid1_fu_429_p3");
    sc_trace(mVcdFile, tmp_260_mid_fu_371_p3, "tmp_260_mid_fu_371_p3");
    sc_trace(mVcdFile, nm_t_mid_fu_379_p3, "nm_t_mid_fu_379_p3");
    sc_trace(mVcdFile, sf_mid2_fu_417_p3, "sf_mid2_fu_417_p3");
    sc_trace(mVcdFile, sf_cast1_fu_461_p1, "sf_cast1_fu_461_p1");
    sc_trace(mVcdFile, tmp_260_mid2_fu_437_p3, "tmp_260_mid2_fu_437_p3");
    sc_trace(mVcdFile, indvar_flatten_op_fu_483_p2, "indvar_flatten_op_fu_483_p2");
    sc_trace(mVcdFile, p_08_cast4_fu_504_p0, "p_08_cast4_fu_504_p0");
    sc_trace(mVcdFile, p_08_cast4_cast_fu_508_p0, "p_08_cast4_cast_fu_508_p0");
    sc_trace(mVcdFile, p_Val2_s_190_fu_516_p0, "p_Val2_s_190_fu_516_p0");
    sc_trace(mVcdFile, p_Val2_s_190_fu_516_p1, "p_Val2_s_190_fu_516_p1");
    sc_trace(mVcdFile, p_08_cast4_cast_fu_508_p1, "p_08_cast4_cast_fu_508_p1");
    sc_trace(mVcdFile, p_Val2_s_190_fu_516_p2, "p_Val2_s_190_fu_516_p2");
    sc_trace(mVcdFile, tmp_1011_fu_548_p1, "tmp_1011_fu_548_p1");
    sc_trace(mVcdFile, tmp_1009_fu_522_p3, "tmp_1009_fu_522_p3");
    sc_trace(mVcdFile, tmp_234_fu_558_p4, "tmp_234_fu_558_p4");
    sc_trace(mVcdFile, tmp_233_fu_552_p2, "tmp_233_fu_552_p2");
    sc_trace(mVcdFile, tmp_235_fu_568_p3, "tmp_235_fu_568_p3");
    sc_trace(mVcdFile, p_Val2_1_fu_586_p0, "p_Val2_1_fu_586_p0");
    sc_trace(mVcdFile, p_Val2_1_fu_586_p1, "p_Val2_1_fu_586_p1");
    sc_trace(mVcdFile, p_Val2_1_fu_586_p2, "p_Val2_1_fu_586_p2");
    sc_trace(mVcdFile, tmp_1014_fu_618_p1, "tmp_1014_fu_618_p1");
    sc_trace(mVcdFile, tmp_1012_fu_592_p3, "tmp_1012_fu_592_p3");
    sc_trace(mVcdFile, tmp_240_fu_628_p4, "tmp_240_fu_628_p4");
    sc_trace(mVcdFile, tmp_239_fu_622_p2, "tmp_239_fu_622_p2");
    sc_trace(mVcdFile, tmp_241_fu_638_p3, "tmp_241_fu_638_p3");
    sc_trace(mVcdFile, p_Val2_2_fu_656_p0, "p_Val2_2_fu_656_p0");
    sc_trace(mVcdFile, p_Val2_2_fu_656_p1, "p_Val2_2_fu_656_p1");
    sc_trace(mVcdFile, p_Val2_2_fu_656_p2, "p_Val2_2_fu_656_p2");
    sc_trace(mVcdFile, tmp_1017_fu_688_p1, "tmp_1017_fu_688_p1");
    sc_trace(mVcdFile, tmp_1015_fu_662_p3, "tmp_1015_fu_662_p3");
    sc_trace(mVcdFile, tmp_244_fu_698_p4, "tmp_244_fu_698_p4");
    sc_trace(mVcdFile, tmp_243_fu_692_p2, "tmp_243_fu_692_p2");
    sc_trace(mVcdFile, tmp_245_fu_708_p3, "tmp_245_fu_708_p3");
    sc_trace(mVcdFile, p_Val2_3_fu_726_p0, "p_Val2_3_fu_726_p0");
    sc_trace(mVcdFile, p_Val2_3_fu_726_p1, "p_Val2_3_fu_726_p1");
    sc_trace(mVcdFile, p_Val2_3_fu_726_p2, "p_Val2_3_fu_726_p2");
    sc_trace(mVcdFile, tmp_1020_fu_758_p1, "tmp_1020_fu_758_p1");
    sc_trace(mVcdFile, tmp_1018_fu_732_p3, "tmp_1018_fu_732_p3");
    sc_trace(mVcdFile, tmp_248_fu_768_p4, "tmp_248_fu_768_p4");
    sc_trace(mVcdFile, tmp_247_fu_762_p2, "tmp_247_fu_762_p2");
    sc_trace(mVcdFile, tmp_249_fu_778_p3, "tmp_249_fu_778_p3");
    sc_trace(mVcdFile, qb_assign_2_fu_807_p2, "qb_assign_2_fu_807_p2");
    sc_trace(mVcdFile, tmp_237_fu_811_p1, "tmp_237_fu_811_p1");
    sc_trace(mVcdFile, tmp_166_fu_804_p1, "tmp_166_fu_804_p1");
    sc_trace(mVcdFile, tmp1_fu_815_p2, "tmp1_fu_815_p2");
    sc_trace(mVcdFile, qb_assign_2_1_fu_827_p2, "qb_assign_2_1_fu_827_p2");
    sc_trace(mVcdFile, tmp_280_1_fu_831_p1, "tmp_280_1_fu_831_p1");
    sc_trace(mVcdFile, tmp2_fu_835_p2, "tmp2_fu_835_p2");
    sc_trace(mVcdFile, qb_assign_2_2_fu_849_p2, "qb_assign_2_2_fu_849_p2");
    sc_trace(mVcdFile, tmp_280_2_fu_853_p1, "tmp_280_2_fu_853_p1");
    sc_trace(mVcdFile, tmp_171_fu_846_p1, "tmp_171_fu_846_p1");
    sc_trace(mVcdFile, tmp3_fu_857_p2, "tmp3_fu_857_p2");
    sc_trace(mVcdFile, qb_assign_2_3_fu_872_p2, "qb_assign_2_3_fu_872_p2");
    sc_trace(mVcdFile, tmp_280_3_fu_876_p1, "tmp_280_3_fu_876_p1");
    sc_trace(mVcdFile, tmp_174_fu_869_p1, "tmp_174_fu_869_p1");
    sc_trace(mVcdFile, tmp4_fu_880_p2, "tmp4_fu_880_p2");
    sc_trace(mVcdFile, tmp_175_fu_912_p66, "tmp_175_fu_912_p66");
    sc_trace(mVcdFile, tmp_176_fu_1051_p66, "tmp_176_fu_1051_p66");
    sc_trace(mVcdFile, tmp_177_fu_1190_p66, "tmp_177_fu_1190_p66");
    sc_trace(mVcdFile, tmp_178_fu_1329_p66, "tmp_178_fu_1329_p66");
    sc_trace(mVcdFile, ap_CS_fsm_state7, "ap_CS_fsm_state7");
    sc_trace(mVcdFile, ap_NS_fsm, "ap_NS_fsm");
    sc_trace(mVcdFile, ap_idle_pp0, "ap_idle_pp0");
    sc_trace(mVcdFile, ap_enable_pp0, "ap_enable_pp0");
#endif

    }
}

Conv1DMac_new_1::~Conv1DMac_new_1() {
    if (mVcdFile) 
        sc_close_vcd_trace_file(mVcdFile);

    delete weights15_m_weights_3_U;
    delete weights15_m_weights_2_U;
    delete weights15_m_weights_1_U;
    delete weights15_m_weights_s_U;
    delete computeS3_mux_646yd2_x_x_x_x_U121;
    delete computeS3_mux_646yd2_x_x_x_x_U122;
    delete computeS3_mux_646yd2_x_x_x_x_U123;
    delete computeS3_mux_646yd2_x_x_x_x_U124;
}

void Conv1DMac_new_1::thread_ap_var_for_const0() {
    ap_var_for_const0 = ap_const_lv8_0;
}

void Conv1DMac_new_1::thread_ap_var_for_const1() {
    ap_var_for_const1 = ap_const_lv8_8;
}

void Conv1DMac_new_1::thread_ap_var_for_const2() {
    ap_var_for_const2 = ap_const_lv8_F9;
}

void Conv1DMac_new_1::thread_ap_var_for_const3() {
    ap_var_for_const3 = ap_const_lv8_FB;
}

void Conv1DMac_new_1::thread_ap_var_for_const4() {
    ap_var_for_const4 = ap_const_lv8_17;
}

void Conv1DMac_new_1::thread_ap_var_for_const5() {
    ap_var_for_const5 = ap_const_lv8_10;
}

void Conv1DMac_new_1::thread_ap_var_for_const6() {
    ap_var_for_const6 = ap_const_lv8_FE;
}

void Conv1DMac_new_1::thread_ap_var_for_const7() {
    ap_var_for_const7 = ap_const_lv8_F;
}

void Conv1DMac_new_1::thread_ap_var_for_const8() {
    ap_var_for_const8 = ap_const_lv8_4;
}

void Conv1DMac_new_1::thread_ap_var_for_const9() {
    ap_var_for_const9 = ap_const_lv8_F8;
}

void Conv1DMac_new_1::thread_ap_var_for_const10() {
    ap_var_for_const10 = ap_const_lv8_F0;
}

void Conv1DMac_new_1::thread_ap_var_for_const11() {
    ap_var_for_const11 = ap_const_lv8_2B;
}

void Conv1DMac_new_1::thread_ap_var_for_const12() {
    ap_var_for_const12 = ap_const_lv8_9;
}

void Conv1DMac_new_1::thread_ap_var_for_const13() {
    ap_var_for_const13 = ap_const_lv8_FF;
}

void Conv1DMac_new_1::thread_ap_var_for_const14() {
    ap_var_for_const14 = ap_const_lv8_1E;
}

void Conv1DMac_new_1::thread_ap_var_for_const15() {
    ap_var_for_const15 = ap_const_lv8_1;
}

void Conv1DMac_new_1::thread_ap_var_for_const16() {
    ap_var_for_const16 = ap_const_lv8_6;
}

void Conv1DMac_new_1::thread_ap_var_for_const17() {
    ap_var_for_const17 = ap_const_lv8_FD;
}

void Conv1DMac_new_1::thread_ap_var_for_const18() {
    ap_var_for_const18 = ap_const_lv8_1C;
}

void Conv1DMac_new_1::thread_ap_var_for_const19() {
    ap_var_for_const19 = ap_const_lv8_11;
}

void Conv1DMac_new_1::thread_ap_var_for_const20() {
    ap_var_for_const20 = ap_const_lv8_F7;
}

void Conv1DMac_new_1::thread_ap_var_for_const21() {
    ap_var_for_const21 = ap_const_lv8_3;
}

void Conv1DMac_new_1::thread_ap_var_for_const22() {
    ap_var_for_const22 = ap_const_lv8_5;
}

void Conv1DMac_new_1::thread_ap_var_for_const23() {
    ap_var_for_const23 = ap_const_lv8_F4;
}

void Conv1DMac_new_1::thread_ap_var_for_const24() {
    ap_var_for_const24 = ap_const_lv8_F1;
}

void Conv1DMac_new_1::thread_ap_var_for_const25() {
    ap_var_for_const25 = ap_const_lv8_F5;
}

void Conv1DMac_new_1::thread_ap_var_for_const26() {
    ap_var_for_const26 = ap_const_lv8_1A;
}

void Conv1DMac_new_1::thread_ap_var_for_const27() {
    ap_var_for_const27 = ap_const_lv8_E;
}

void Conv1DMac_new_1::thread_ap_var_for_const28() {
    ap_var_for_const28 = ap_const_lv8_FC;
}

void Conv1DMac_new_1::thread_ap_var_for_const29() {
    ap_var_for_const29 = ap_const_lv8_A;
}

void Conv1DMac_new_1::thread_ap_var_for_const30() {
    ap_var_for_const30 = ap_const_lv8_2;
}

void Conv1DMac_new_1::thread_ap_var_for_const31() {
    ap_var_for_const31 = ap_const_lv8_22;
}

void Conv1DMac_new_1::thread_ap_var_for_const32() {
    ap_var_for_const32 = ap_const_lv8_F6;
}

void Conv1DMac_new_1::thread_ap_var_for_const33() {
    ap_var_for_const33 = ap_const_lv8_18;
}

void Conv1DMac_new_1::thread_ap_var_for_const34() {
    ap_var_for_const34 = ap_const_lv8_19;
}

void Conv1DMac_new_1::thread_ap_var_for_const35() {
    ap_var_for_const35 = ap_const_lv8_21;
}

void Conv1DMac_new_1::thread_ap_var_for_const36() {
    ap_var_for_const36 = ap_const_lv8_23;
}

void Conv1DMac_new_1::thread_ap_var_for_const37() {
    ap_var_for_const37 = ap_const_lv8_1F;
}

void Conv1DMac_new_1::thread_ap_var_for_const38() {
    ap_var_for_const38 = ap_const_lv8_13;
}

void Conv1DMac_new_1::thread_ap_var_for_const39() {
    ap_var_for_const39 = ap_const_lv8_14;
}

void Conv1DMac_new_1::thread_ap_clk_no_reset_() {
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_CS_fsm = ap_ST_fsm_state1;
    } else {
        ap_CS_fsm = ap_NS_fsm.read();
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_done_reg = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, ap_continue.read())) {
            ap_done_reg = ap_const_logic_0;
        } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state7.read())) {
            ap_done_reg = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter0 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_boolean_0, ap_block_pp0_stage0_subdone.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp0_exit_iter0_state2.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()))) {
            ap_enable_reg_pp0_iter0 = ap_const_logic_0;
        } else if ((!(esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                    esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
            ap_enable_reg_pp0_iter0 = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter1 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_boolean_0, ap_block_pp0_stage0_subdone.read())) {
            if (esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp0_exit_iter0_state2.read())) {
                ap_enable_reg_pp0_iter1 = (ap_condition_pp0_exit_iter0_state2.read() ^ ap_const_logic_1);
            } else if (esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1)) {
                ap_enable_reg_pp0_iter1 = ap_enable_reg_pp0_iter0.read();
            }
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter2 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_boolean_0, ap_block_pp0_stage0_subdone.read())) {
            ap_enable_reg_pp0_iter2 = ap_enable_reg_pp0_iter1.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter3 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_boolean_0, ap_block_pp0_stage0_subdone.read())) {
            ap_enable_reg_pp0_iter3 = ap_enable_reg_pp0_iter2.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter4 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_boolean_0, ap_block_pp0_stage0_subdone.read())) {
            ap_enable_reg_pp0_iter4 = ap_enable_reg_pp0_iter3.read();
        } else if ((!(esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                    esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
            ap_enable_reg_pp0_iter4 = ap_const_logic_0;
        }
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_enable_reg_pp0_iter0.read(), ap_const_logic_1) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten_fu_345_p2.read()))) {
        indvar_flatten3_reg_269 = indvar_flatten_next1_fu_351_p2.read();
    } else if ((!(esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        indvar_flatten3_reg_269 = ap_const_lv25_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_enable_reg_pp0_iter0.read(), ap_const_logic_1) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten_fu_345_p2.read()))) {
        indvar_flatten_reg_280 = indvar_flatten_next_fu_489_p3.read();
    } else if ((!(esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        indvar_flatten_reg_280 = ap_const_lv16_0;
    }
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, tmp_250_reg_1532_pp0_iter2_reg.read()))) {
        macRegisters_0_V_8_fu_188 = macRegisters_0_V_fu_821_p2.read();
    } else if (((!(esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read())) || 
                (esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                 esl_seteq<1,1,1>(ap_const_lv1_1, tmp_250_reg_1532_pp0_iter2_reg.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read())))) {
        macRegisters_0_V_8_fu_188 = ap_const_lv8_0;
    }
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, tmp_250_reg_1532_pp0_iter2_reg.read()))) {
        macRegisters_1_V_8_fu_192 = macRegisters_1_V_fu_841_p2.read();
    } else if (((!(esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read())) || 
                (esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                 esl_seteq<1,1,1>(ap_const_lv1_1, tmp_250_reg_1532_pp0_iter2_reg.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read())))) {
        macRegisters_1_V_8_fu_192 = ap_const_lv8_0;
    }
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, tmp_250_reg_1532_pp0_iter2_reg.read()))) {
        macRegisters_2_V_8_fu_196 = macRegisters_2_V_fu_863_p2.read();
    } else if (((!(esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read())) || 
                (esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                 esl_seteq<1,1,1>(ap_const_lv1_1, tmp_250_reg_1532_pp0_iter2_reg.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read())))) {
        macRegisters_2_V_8_fu_196 = ap_const_lv8_0;
    }
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, tmp_250_reg_1532_pp0_iter2_reg.read()))) {
        macRegisters_3_V_8_fu_200 = macRegisters_3_V_fu_886_p2.read();
    } else if (((!(esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read())) || 
                (esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                 esl_seteq<1,1,1>(ap_const_lv1_1, tmp_250_reg_1532_pp0_iter2_reg.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read())))) {
        macRegisters_3_V_8_fu_200 = ap_const_lv8_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_enable_reg_pp0_iter0.read(), ap_const_logic_1) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten_fu_345_p2.read()))) {
        nm_reg_291 = nm_mid2_fu_453_p3.read();
    } else if ((!(esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        nm_reg_291 = ap_const_lv7_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_enable_reg_pp0_iter0.read(), ap_const_logic_1) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten_fu_345_p2.read()))) {
        sf_reg_302 = sf_2_fu_477_p2.read();
    } else if ((!(esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        sf_reg_302 = ap_const_lv9_0;
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        start_once_reg = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, real_start.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_0, internal_ap_ready.read()))) {
            start_once_reg = ap_const_logic_1;
        } else if (esl_seteq<1,1,1>(ap_const_logic_1, internal_ap_ready.read())) {
            start_once_reg = ap_const_logic_0;
        }
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        exitcond_flatten_reg_1505 = exitcond_flatten_fu_345_p2.read();
        exitcond_flatten_reg_1505_pp0_iter1_reg = exitcond_flatten_reg_1505.read();
        nm_t_mid2_reg_1514_pp0_iter1_reg = nm_t_mid2_reg_1514.read();
        tmp_250_reg_1532_pp0_iter1_reg = tmp_250_reg_1532.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten_fu_345_p2.read()))) {
        nm_t_mid2_reg_1514 = nm_t_mid2_fu_445_p3.read();
        tmp_230_reg_1527 = tmp_230_fu_465_p2.read();
        tmp_250_reg_1532 = tmp_250_fu_471_p2.read();
    }
    if (esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0)) {
        nm_t_mid2_reg_1514_pp0_iter2_reg = nm_t_mid2_reg_1514_pp0_iter1_reg.read();
        tmp_250_reg_1532_pp0_iter2_reg = tmp_250_reg_1532_pp0_iter1_reg.read();
        tmp_250_reg_1532_pp0_iter3_reg = tmp_250_reg_1532_pp0_iter2_reg.read();
    }
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_1, tmp_250_reg_1532_pp0_iter2_reg.read()))) {
        p_Val2_23_1_reg_1631 = p_Val2_23_1_fu_1184_p2.read();
        p_Val2_23_2_reg_1636 = p_Val2_23_2_fu_1323_p2.read();
        p_Val2_23_3_reg_1641 = p_Val2_23_3_fu_1462_p2.read();
        p_Val2_s_reg_1626 = p_Val2_s_fu_1045_p2.read();
    }
    if ((esl_seteq<1,1,1>(exitcond_flatten_reg_1505_pp0_iter1_reg.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        tmp_1010_reg_1571 = p_Val2_s_190_fu_516_p2.read().range(6, 6);
        tmp_1013_reg_1586 = p_Val2_1_fu_586_p2.read().range(6, 6);
        tmp_1016_reg_1601 = p_Val2_2_fu_656_p2.read().range(6, 6);
        tmp_1019_reg_1616 = p_Val2_3_fu_726_p2.read().range(6, 6);
        tmp_165_reg_1566 = p_Val2_s_190_fu_516_p2.read().range(13, 7);
        tmp_168_reg_1581 = p_Val2_1_fu_586_p2.read().range(14, 7);
        tmp_170_reg_1596 = p_Val2_2_fu_656_p2.read().range(13, 7);
        tmp_173_reg_1611 = p_Val2_3_fu_726_p2.read().range(13, 7);
        tmp_236_reg_1576 = tmp_236_fu_576_p2.read();
        tmp_279_1_reg_1591 = tmp_279_1_fu_646_p2.read();
        tmp_279_2_reg_1606 = tmp_279_2_fu_716_p2.read();
        tmp_279_3_reg_1621 = tmp_279_3_fu_786_p2.read();
    }
}

void Conv1DMac_new_1::thread_ap_CS_fsm_pp0_stage0() {
    ap_CS_fsm_pp0_stage0 = ap_CS_fsm.read()[1];
}

void Conv1DMac_new_1::thread_ap_CS_fsm_state1() {
    ap_CS_fsm_state1 = ap_CS_fsm.read()[0];
}

void Conv1DMac_new_1::thread_ap_CS_fsm_state7() {
    ap_CS_fsm_state7 = ap_CS_fsm.read()[2];
}

void Conv1DMac_new_1::thread_ap_block_pp0_stage0() {
    ap_block_pp0_stage0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Conv1DMac_new_1::thread_ap_block_pp0_stage0_01001() {
    ap_block_pp0_stage0_01001 = ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
  esl_seteq<1,1,1>(exitcond_flatten_reg_1505_pp0_iter1_reg.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(ap_const_logic_0, in_V_V_empty_n.read())) || (esl_seteq<1,1,1>(ap_enable_reg_pp0_iter4.read(), ap_const_logic_1) && 
  esl_seteq<1,1,1>(tmp_250_reg_1532_pp0_iter3_reg.read(), ap_const_lv1_1) && 
  esl_seteq<1,1,1>(ap_const_logic_0, out_V_V_full_n.read())));
}

void Conv1DMac_new_1::thread_ap_block_pp0_stage0_11001() {
    ap_block_pp0_stage0_11001 = ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
  esl_seteq<1,1,1>(exitcond_flatten_reg_1505_pp0_iter1_reg.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(ap_const_logic_0, in_V_V_empty_n.read())) || (esl_seteq<1,1,1>(ap_enable_reg_pp0_iter4.read(), ap_const_logic_1) && 
  esl_seteq<1,1,1>(tmp_250_reg_1532_pp0_iter3_reg.read(), ap_const_lv1_1) && 
  esl_seteq<1,1,1>(ap_const_logic_0, out_V_V_full_n.read())));
}

void Conv1DMac_new_1::thread_ap_block_pp0_stage0_subdone() {
    ap_block_pp0_stage0_subdone = ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
  esl_seteq<1,1,1>(exitcond_flatten_reg_1505_pp0_iter1_reg.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(ap_const_logic_0, in_V_V_empty_n.read())) || (esl_seteq<1,1,1>(ap_enable_reg_pp0_iter4.read(), ap_const_logic_1) && 
  esl_seteq<1,1,1>(tmp_250_reg_1532_pp0_iter3_reg.read(), ap_const_lv1_1) && 
  esl_seteq<1,1,1>(ap_const_logic_0, out_V_V_full_n.read())));
}

void Conv1DMac_new_1::thread_ap_block_state1() {
    ap_block_state1 = (esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1));
}

void Conv1DMac_new_1::thread_ap_block_state2_pp0_stage0_iter0() {
    ap_block_state2_pp0_stage0_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Conv1DMac_new_1::thread_ap_block_state3_pp0_stage0_iter1() {
    ap_block_state3_pp0_stage0_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Conv1DMac_new_1::thread_ap_block_state4_pp0_stage0_iter2() {
    ap_block_state4_pp0_stage0_iter2 = (esl_seteq<1,1,1>(exitcond_flatten_reg_1505_pp0_iter1_reg.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_const_logic_0, in_V_V_empty_n.read()));
}

void Conv1DMac_new_1::thread_ap_block_state5_pp0_stage0_iter3() {
    ap_block_state5_pp0_stage0_iter3 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Conv1DMac_new_1::thread_ap_block_state6_pp0_stage0_iter4() {
    ap_block_state6_pp0_stage0_iter4 = (esl_seteq<1,1,1>(tmp_250_reg_1532_pp0_iter3_reg.read(), ap_const_lv1_1) && esl_seteq<1,1,1>(ap_const_logic_0, out_V_V_full_n.read()));
}

void Conv1DMac_new_1::thread_ap_condition_pp0_exit_iter0_state2() {
    if (esl_seteq<1,1,1>(exitcond_flatten_fu_345_p2.read(), ap_const_lv1_1)) {
        ap_condition_pp0_exit_iter0_state2 = ap_const_logic_1;
    } else {
        ap_condition_pp0_exit_iter0_state2 = ap_const_logic_0;
    }
}

void Conv1DMac_new_1::thread_ap_done() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state7.read())) {
        ap_done = ap_const_logic_1;
    } else {
        ap_done = ap_done_reg.read();
    }
}

void Conv1DMac_new_1::thread_ap_enable_pp0() {
    ap_enable_pp0 = (ap_idle_pp0.read() ^ ap_const_logic_1);
}

void Conv1DMac_new_1::thread_ap_idle() {
    if ((esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        ap_idle = ap_const_logic_1;
    } else {
        ap_idle = ap_const_logic_0;
    }
}

void Conv1DMac_new_1::thread_ap_idle_pp0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter2.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter3.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter4.read()))) {
        ap_idle_pp0 = ap_const_logic_1;
    } else {
        ap_idle_pp0 = ap_const_logic_0;
    }
}

void Conv1DMac_new_1::thread_ap_ready() {
    ap_ready = internal_ap_ready.read();
}

void Conv1DMac_new_1::thread_exitcond_flatten3_fu_357_p2() {
    exitcond_flatten3_fu_357_p2 = (!indvar_flatten_reg_280.read().is_01() || !ap_const_lv16_4000.is_01())? sc_lv<1>(): sc_lv<1>(indvar_flatten_reg_280.read() == ap_const_lv16_4000);
}

void Conv1DMac_new_1::thread_exitcond_flatten_fu_345_p2() {
    exitcond_flatten_fu_345_p2 = (!indvar_flatten3_reg_269.read().is_01() || !ap_const_lv25_1000000.is_01())? sc_lv<1>(): sc_lv<1>(indvar_flatten3_reg_269.read() == ap_const_lv25_1000000);
}

void Conv1DMac_new_1::thread_in_V_V_blk_n() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(exitcond_flatten_reg_1505_pp0_iter1_reg.read(), ap_const_lv1_0))) {
        in_V_V_blk_n = in_V_V_empty_n.read();
    } else {
        in_V_V_blk_n = ap_const_logic_1;
    }
}

void Conv1DMac_new_1::thread_in_V_V_read() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
         esl_seteq<1,1,1>(exitcond_flatten_reg_1505_pp0_iter1_reg.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        in_V_V_read = ap_const_logic_1;
    } else {
        in_V_V_read = ap_const_logic_0;
    }
}

void Conv1DMac_new_1::thread_indvar_flatten_next1_fu_351_p2() {
    indvar_flatten_next1_fu_351_p2 = (!ap_const_lv25_1.is_01() || !indvar_flatten3_reg_269.read().is_01())? sc_lv<25>(): (sc_biguint<25>(ap_const_lv25_1) + sc_biguint<25>(indvar_flatten3_reg_269.read()));
}

void Conv1DMac_new_1::thread_indvar_flatten_next_fu_489_p3() {
    indvar_flatten_next_fu_489_p3 = (!exitcond_flatten3_fu_357_p2.read()[0].is_01())? sc_lv<16>(): ((exitcond_flatten3_fu_357_p2.read()[0].to_bool())? ap_const_lv16_1: indvar_flatten_op_fu_483_p2.read());
}

void Conv1DMac_new_1::thread_indvar_flatten_op_fu_483_p2() {
    indvar_flatten_op_fu_483_p2 = (!indvar_flatten_reg_280.read().is_01() || !ap_const_lv16_1.is_01())? sc_lv<16>(): (sc_biguint<16>(indvar_flatten_reg_280.read()) + sc_biguint<16>(ap_const_lv16_1));
}

void Conv1DMac_new_1::thread_internal_ap_ready() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state7.read())) {
        internal_ap_ready = ap_const_logic_1;
    } else {
        internal_ap_ready = ap_const_logic_0;
    }
}

void Conv1DMac_new_1::thread_macRegisters_0_V_fu_821_p2() {
    macRegisters_0_V_fu_821_p2 = (!tmp_166_fu_804_p1.read().is_01() || !tmp1_fu_815_p2.read().is_01())? sc_lv<8>(): (sc_bigint<8>(tmp_166_fu_804_p1.read()) + sc_biguint<8>(tmp1_fu_815_p2.read()));
}

void Conv1DMac_new_1::thread_macRegisters_1_V_fu_841_p2() {
    macRegisters_1_V_fu_841_p2 = (!tmp_168_reg_1581.read().is_01() || !tmp2_fu_835_p2.read().is_01())? sc_lv<8>(): (sc_biguint<8>(tmp_168_reg_1581.read()) + sc_biguint<8>(tmp2_fu_835_p2.read()));
}

void Conv1DMac_new_1::thread_macRegisters_2_V_fu_863_p2() {
    macRegisters_2_V_fu_863_p2 = (!tmp_171_fu_846_p1.read().is_01() || !tmp3_fu_857_p2.read().is_01())? sc_lv<8>(): (sc_bigint<8>(tmp_171_fu_846_p1.read()) + sc_biguint<8>(tmp3_fu_857_p2.read()));
}

void Conv1DMac_new_1::thread_macRegisters_3_V_fu_886_p2() {
    macRegisters_3_V_fu_886_p2 = (!tmp_174_fu_869_p1.read().is_01() || !tmp4_fu_880_p2.read().is_01())? sc_lv<8>(): (sc_bigint<8>(tmp_174_fu_869_p1.read()) + sc_biguint<8>(tmp4_fu_880_p2.read()));
}

void Conv1DMac_new_1::thread_nm_2_fu_405_p2() {
    nm_2_fu_405_p2 = (!ap_const_lv7_1.is_01() || !nm_mid_fu_363_p3.read().is_01())? sc_lv<7>(): (sc_biguint<7>(ap_const_lv7_1) + sc_biguint<7>(nm_mid_fu_363_p3.read()));
}

void Conv1DMac_new_1::thread_nm_mid2_fu_453_p3() {
    nm_mid2_fu_453_p3 = (!tmp_261_mid_fu_399_p2.read()[0].is_01())? sc_lv<7>(): ((tmp_261_mid_fu_399_p2.read()[0].to_bool())? nm_2_fu_405_p2.read(): nm_mid_fu_363_p3.read());
}

void Conv1DMac_new_1::thread_nm_mid_fu_363_p3() {
    nm_mid_fu_363_p3 = (!exitcond_flatten3_fu_357_p2.read()[0].is_01())? sc_lv<7>(): ((exitcond_flatten3_fu_357_p2.read()[0].to_bool())? ap_const_lv7_0: nm_reg_291.read());
}

void Conv1DMac_new_1::thread_nm_t_mid2_fu_445_p3() {
    nm_t_mid2_fu_445_p3 = (!tmp_261_mid_fu_399_p2.read()[0].is_01())? sc_lv<6>(): ((tmp_261_mid_fu_399_p2.read()[0].to_bool())? tmp_1008_fu_425_p1.read(): nm_t_mid_fu_379_p3.read());
}

void Conv1DMac_new_1::thread_nm_t_mid_fu_379_p3() {
    nm_t_mid_fu_379_p3 = (!exitcond_flatten3_fu_357_p2.read()[0].is_01())? sc_lv<6>(): ((exitcond_flatten3_fu_357_p2.read()[0].to_bool())? ap_const_lv6_0: tmp_fu_333_p1.read());
}

void Conv1DMac_new_1::thread_not_exitcond_flatten_fu_387_p2() {
    not_exitcond_flatten_fu_387_p2 = (exitcond_flatten3_fu_357_p2.read() ^ ap_const_lv1_1);
}

void Conv1DMac_new_1::thread_out_V_V_blk_n() {
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_enable_reg_pp0_iter4.read(), ap_const_logic_1) && 
         esl_seteq<1,1,1>(tmp_250_reg_1532_pp0_iter3_reg.read(), ap_const_lv1_1))) {
        out_V_V_blk_n = out_V_V_full_n.read();
    } else {
        out_V_V_blk_n = ap_const_logic_1;
    }
}

void Conv1DMac_new_1::thread_out_V_V_din() {
    out_V_V_din = esl_concat<24,8>(esl_concat<16,8>(esl_concat<8,8>(p_Val2_23_3_reg_1641.read(), p_Val2_23_2_reg_1636.read()), p_Val2_23_1_reg_1631.read()), p_Val2_s_reg_1626.read());
}

void Conv1DMac_new_1::thread_out_V_V_write() {
    if ((esl_seteq<1,1,1>(ap_enable_reg_pp0_iter4.read(), ap_const_logic_1) && 
         esl_seteq<1,1,1>(tmp_250_reg_1532_pp0_iter3_reg.read(), ap_const_lv1_1) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        out_V_V_write = ap_const_logic_1;
    } else {
        out_V_V_write = ap_const_logic_0;
    }
}

void Conv1DMac_new_1::thread_p_08_cast4_cast_fu_508_p0() {
    p_08_cast4_cast_fu_508_p0 = in_V_V_dout.read();
}

void Conv1DMac_new_1::thread_p_08_cast4_cast_fu_508_p1() {
    p_08_cast4_cast_fu_508_p1 = esl_sext<14,8>(p_08_cast4_cast_fu_508_p0.read());
}

void Conv1DMac_new_1::thread_p_08_cast4_fu_504_p0() {
    p_08_cast4_fu_504_p0 = in_V_V_dout.read();
}

void Conv1DMac_new_1::thread_p_Val2_1_fu_586_p0() {
    p_Val2_1_fu_586_p0 = weights15_m_weights_2_q0.read();
}

void Conv1DMac_new_1::thread_p_Val2_1_fu_586_p1() {
    p_Val2_1_fu_586_p1 = p_08_cast4_fu_504_p0.read();
}

void Conv1DMac_new_1::thread_p_Val2_1_fu_586_p2() {
    p_Val2_1_fu_586_p2 = (!p_Val2_1_fu_586_p0.read().is_01() || !p_Val2_1_fu_586_p1.read().is_01())? sc_lv<15>(): sc_bigint<7>(p_Val2_1_fu_586_p0.read()) * sc_bigint<8>(p_Val2_1_fu_586_p1.read());
}

void Conv1DMac_new_1::thread_p_Val2_23_1_fu_1184_p2() {
    p_Val2_23_1_fu_1184_p2 = (!macRegisters_1_V_fu_841_p2.read().is_01() || !tmp_176_fu_1051_p66.read().is_01())? sc_lv<8>(): (sc_biguint<8>(macRegisters_1_V_fu_841_p2.read()) + sc_biguint<8>(tmp_176_fu_1051_p66.read()));
}

void Conv1DMac_new_1::thread_p_Val2_23_2_fu_1323_p2() {
    p_Val2_23_2_fu_1323_p2 = (!macRegisters_2_V_fu_863_p2.read().is_01() || !tmp_177_fu_1190_p66.read().is_01())? sc_lv<8>(): (sc_biguint<8>(macRegisters_2_V_fu_863_p2.read()) + sc_biguint<8>(tmp_177_fu_1190_p66.read()));
}

void Conv1DMac_new_1::thread_p_Val2_23_3_fu_1462_p2() {
    p_Val2_23_3_fu_1462_p2 = (!macRegisters_3_V_fu_886_p2.read().is_01() || !tmp_178_fu_1329_p66.read().is_01())? sc_lv<8>(): (sc_biguint<8>(macRegisters_3_V_fu_886_p2.read()) + sc_biguint<8>(tmp_178_fu_1329_p66.read()));
}

void Conv1DMac_new_1::thread_p_Val2_2_fu_656_p0() {
    p_Val2_2_fu_656_p0 = weights15_m_weights_1_q0.read();
}

void Conv1DMac_new_1::thread_p_Val2_2_fu_656_p1() {
    p_Val2_2_fu_656_p1 =  (sc_lv<8>) (p_08_cast4_cast_fu_508_p1.read());
}

void Conv1DMac_new_1::thread_p_Val2_2_fu_656_p2() {
    p_Val2_2_fu_656_p2 = (!p_Val2_2_fu_656_p0.read().is_01() || !p_Val2_2_fu_656_p1.read().is_01())? sc_lv<14>(): sc_bigint<6>(p_Val2_2_fu_656_p0.read()) * sc_bigint<8>(p_Val2_2_fu_656_p1.read());
}

void Conv1DMac_new_1::thread_p_Val2_3_fu_726_p0() {
    p_Val2_3_fu_726_p0 = weights15_m_weights_s_q0.read();
}

void Conv1DMac_new_1::thread_p_Val2_3_fu_726_p1() {
    p_Val2_3_fu_726_p1 =  (sc_lv<8>) (p_08_cast4_cast_fu_508_p1.read());
}

void Conv1DMac_new_1::thread_p_Val2_3_fu_726_p2() {
    p_Val2_3_fu_726_p2 = (!p_Val2_3_fu_726_p0.read().is_01() || !p_Val2_3_fu_726_p1.read().is_01())? sc_lv<14>(): sc_bigint<6>(p_Val2_3_fu_726_p0.read()) * sc_bigint<8>(p_Val2_3_fu_726_p1.read());
}

void Conv1DMac_new_1::thread_p_Val2_s_190_fu_516_p0() {
    p_Val2_s_190_fu_516_p0 = weights15_m_weights_3_q0.read();
}

void Conv1DMac_new_1::thread_p_Val2_s_190_fu_516_p1() {
    p_Val2_s_190_fu_516_p1 =  (sc_lv<8>) (p_08_cast4_cast_fu_508_p1.read());
}

void Conv1DMac_new_1::thread_p_Val2_s_190_fu_516_p2() {
    p_Val2_s_190_fu_516_p2 = (!p_Val2_s_190_fu_516_p0.read().is_01() || !p_Val2_s_190_fu_516_p1.read().is_01())? sc_lv<14>(): sc_bigint<6>(p_Val2_s_190_fu_516_p0.read()) * sc_bigint<8>(p_Val2_s_190_fu_516_p1.read());
}

void Conv1DMac_new_1::thread_p_Val2_s_fu_1045_p2() {
    p_Val2_s_fu_1045_p2 = (!macRegisters_0_V_fu_821_p2.read().is_01() || !tmp_175_fu_912_p66.read().is_01())? sc_lv<8>(): (sc_biguint<8>(macRegisters_0_V_fu_821_p2.read()) + sc_biguint<8>(tmp_175_fu_912_p66.read()));
}

void Conv1DMac_new_1::thread_qb_assign_2_1_fu_827_p2() {
    qb_assign_2_1_fu_827_p2 = (tmp_279_1_reg_1591.read() & tmp_1013_reg_1586.read());
}

void Conv1DMac_new_1::thread_qb_assign_2_2_fu_849_p2() {
    qb_assign_2_2_fu_849_p2 = (tmp_279_2_reg_1606.read() & tmp_1016_reg_1601.read());
}

void Conv1DMac_new_1::thread_qb_assign_2_3_fu_872_p2() {
    qb_assign_2_3_fu_872_p2 = (tmp_279_3_reg_1621.read() & tmp_1019_reg_1616.read());
}

void Conv1DMac_new_1::thread_qb_assign_2_fu_807_p2() {
    qb_assign_2_fu_807_p2 = (tmp_236_reg_1576.read() & tmp_1010_reg_1571.read());
}

void Conv1DMac_new_1::thread_real_start() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, start_full_n.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, start_once_reg.read()))) {
        real_start = ap_const_logic_0;
    } else {
        real_start = ap_start.read();
    }
}

void Conv1DMac_new_1::thread_sf_2_fu_477_p2() {
    sf_2_fu_477_p2 = (!sf_mid2_fu_417_p3.read().is_01() || !ap_const_lv9_1.is_01())? sc_lv<9>(): (sc_biguint<9>(sf_mid2_fu_417_p3.read()) + sc_biguint<9>(ap_const_lv9_1));
}

void Conv1DMac_new_1::thread_sf_cast1_fu_461_p1() {
    sf_cast1_fu_461_p1 = esl_zext<14,9>(sf_mid2_fu_417_p3.read());
}

void Conv1DMac_new_1::thread_sf_mid2_fu_417_p3() {
    sf_mid2_fu_417_p3 = (!tmp_865_fu_411_p2.read()[0].is_01())? sc_lv<9>(): ((tmp_865_fu_411_p2.read()[0].to_bool())? ap_const_lv9_0: sf_reg_302.read());
}

void Conv1DMac_new_1::thread_start_out() {
    start_out = real_start.read();
}

void Conv1DMac_new_1::thread_start_write() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, start_once_reg.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, real_start.read()))) {
        start_write = ap_const_logic_1;
    } else {
        start_write = ap_const_logic_0;
    }
}

void Conv1DMac_new_1::thread_tmp1_fu_815_p2() {
    tmp1_fu_815_p2 = (!tmp_237_fu_811_p1.read().is_01() || !macRegisters_0_V_8_fu_188.read().is_01())? sc_lv<8>(): (sc_biguint<8>(tmp_237_fu_811_p1.read()) + sc_biguint<8>(macRegisters_0_V_8_fu_188.read()));
}

void Conv1DMac_new_1::thread_tmp2_fu_835_p2() {
    tmp2_fu_835_p2 = (!tmp_280_1_fu_831_p1.read().is_01() || !macRegisters_1_V_8_fu_192.read().is_01())? sc_lv<8>(): (sc_biguint<8>(tmp_280_1_fu_831_p1.read()) + sc_biguint<8>(macRegisters_1_V_8_fu_192.read()));
}

void Conv1DMac_new_1::thread_tmp3_fu_857_p2() {
    tmp3_fu_857_p2 = (!tmp_280_2_fu_853_p1.read().is_01() || !macRegisters_2_V_8_fu_196.read().is_01())? sc_lv<8>(): (sc_biguint<8>(tmp_280_2_fu_853_p1.read()) + sc_biguint<8>(macRegisters_2_V_8_fu_196.read()));
}

void Conv1DMac_new_1::thread_tmp4_fu_880_p2() {
    tmp4_fu_880_p2 = (!tmp_280_3_fu_876_p1.read().is_01() || !macRegisters_3_V_8_fu_200.read().is_01())? sc_lv<8>(): (sc_biguint<8>(tmp_280_3_fu_876_p1.read()) + sc_biguint<8>(macRegisters_3_V_8_fu_200.read()));
}

void Conv1DMac_new_1::thread_tmp_1008_fu_425_p1() {
    tmp_1008_fu_425_p1 = nm_2_fu_405_p2.read().range(6-1, 0);
}

void Conv1DMac_new_1::thread_tmp_1009_fu_522_p3() {
    tmp_1009_fu_522_p3 = p_Val2_s_190_fu_516_p2.read().range(13, 13);
}

void Conv1DMac_new_1::thread_tmp_1011_fu_548_p1() {
    tmp_1011_fu_548_p1 = p_Val2_s_190_fu_516_p2.read().range(1-1, 0);
}

void Conv1DMac_new_1::thread_tmp_1012_fu_592_p3() {
    tmp_1012_fu_592_p3 = p_Val2_1_fu_586_p2.read().range(14, 14);
}

void Conv1DMac_new_1::thread_tmp_1014_fu_618_p1() {
    tmp_1014_fu_618_p1 = p_Val2_1_fu_586_p2.read().range(1-1, 0);
}

void Conv1DMac_new_1::thread_tmp_1015_fu_662_p3() {
    tmp_1015_fu_662_p3 = p_Val2_2_fu_656_p2.read().range(13, 13);
}

void Conv1DMac_new_1::thread_tmp_1017_fu_688_p1() {
    tmp_1017_fu_688_p1 = p_Val2_2_fu_656_p2.read().range(1-1, 0);
}

void Conv1DMac_new_1::thread_tmp_1018_fu_732_p3() {
    tmp_1018_fu_732_p3 = p_Val2_3_fu_726_p2.read().range(13, 13);
}

void Conv1DMac_new_1::thread_tmp_1020_fu_758_p1() {
    tmp_1020_fu_758_p1 = p_Val2_3_fu_726_p2.read().range(1-1, 0);
}

void Conv1DMac_new_1::thread_tmp_166_fu_804_p1() {
    tmp_166_fu_804_p1 = esl_sext<8,7>(tmp_165_reg_1566.read());
}

void Conv1DMac_new_1::thread_tmp_171_fu_846_p1() {
    tmp_171_fu_846_p1 = esl_sext<8,7>(tmp_170_reg_1596.read());
}

void Conv1DMac_new_1::thread_tmp_174_fu_869_p1() {
    tmp_174_fu_869_p1 = esl_sext<8,7>(tmp_173_reg_1611.read());
}

void Conv1DMac_new_1::thread_tmp_230_fu_465_p2() {
    tmp_230_fu_465_p2 = (!sf_cast1_fu_461_p1.read().is_01() || !tmp_260_mid2_fu_437_p3.read().is_01())? sc_lv<14>(): (sc_biguint<14>(sf_cast1_fu_461_p1.read()) + sc_biguint<14>(tmp_260_mid2_fu_437_p3.read()));
}

void Conv1DMac_new_1::thread_tmp_231_fu_497_p1() {
    tmp_231_fu_497_p1 = esl_zext<64,14>(tmp_230_reg_1527.read());
}

void Conv1DMac_new_1::thread_tmp_233_fu_552_p2() {
    tmp_233_fu_552_p2 = (tmp_1011_fu_548_p1.read() | tmp_1009_fu_522_p3.read());
}

void Conv1DMac_new_1::thread_tmp_234_fu_558_p4() {
    tmp_234_fu_558_p4 = p_Val2_s_190_fu_516_p2.read().range(5, 1);
}

void Conv1DMac_new_1::thread_tmp_235_fu_568_p3() {
    tmp_235_fu_568_p3 = esl_concat<5,1>(tmp_234_fu_558_p4.read(), tmp_233_fu_552_p2.read());
}

void Conv1DMac_new_1::thread_tmp_236_fu_576_p2() {
    tmp_236_fu_576_p2 = (!tmp_235_fu_568_p3.read().is_01() || !ap_const_lv6_0.is_01())? sc_lv<1>(): sc_lv<1>(tmp_235_fu_568_p3.read() != ap_const_lv6_0);
}

void Conv1DMac_new_1::thread_tmp_237_fu_811_p1() {
    tmp_237_fu_811_p1 = esl_zext<8,1>(qb_assign_2_fu_807_p2.read());
}

void Conv1DMac_new_1::thread_tmp_239_fu_622_p2() {
    tmp_239_fu_622_p2 = (tmp_1014_fu_618_p1.read() | tmp_1012_fu_592_p3.read());
}

void Conv1DMac_new_1::thread_tmp_240_fu_628_p4() {
    tmp_240_fu_628_p4 = p_Val2_1_fu_586_p2.read().range(5, 1);
}

void Conv1DMac_new_1::thread_tmp_241_fu_638_p3() {
    tmp_241_fu_638_p3 = esl_concat<5,1>(tmp_240_fu_628_p4.read(), tmp_239_fu_622_p2.read());
}

void Conv1DMac_new_1::thread_tmp_243_fu_692_p2() {
    tmp_243_fu_692_p2 = (tmp_1017_fu_688_p1.read() | tmp_1015_fu_662_p3.read());
}

void Conv1DMac_new_1::thread_tmp_244_fu_698_p4() {
    tmp_244_fu_698_p4 = p_Val2_2_fu_656_p2.read().range(5, 1);
}

void Conv1DMac_new_1::thread_tmp_245_fu_708_p3() {
    tmp_245_fu_708_p3 = esl_concat<5,1>(tmp_244_fu_698_p4.read(), tmp_243_fu_692_p2.read());
}

void Conv1DMac_new_1::thread_tmp_247_fu_762_p2() {
    tmp_247_fu_762_p2 = (tmp_1020_fu_758_p1.read() | tmp_1018_fu_732_p3.read());
}

void Conv1DMac_new_1::thread_tmp_248_fu_768_p4() {
    tmp_248_fu_768_p4 = p_Val2_3_fu_726_p2.read().range(5, 1);
}

void Conv1DMac_new_1::thread_tmp_249_fu_778_p3() {
    tmp_249_fu_778_p3 = esl_concat<5,1>(tmp_248_fu_768_p4.read(), tmp_247_fu_762_p2.read());
}

void Conv1DMac_new_1::thread_tmp_250_fu_471_p2() {
    tmp_250_fu_471_p2 = (!sf_mid2_fu_417_p3.read().is_01() || !ap_const_lv9_FF.is_01())? sc_lv<1>(): sc_lv<1>(sf_mid2_fu_417_p3.read() == ap_const_lv9_FF);
}

void Conv1DMac_new_1::thread_tmp_260_mid1_fu_429_p3() {
    tmp_260_mid1_fu_429_p3 = esl_concat<6,8>(tmp_1008_fu_425_p1.read(), ap_const_lv8_0);
}

void Conv1DMac_new_1::thread_tmp_260_mid2_fu_437_p3() {
    tmp_260_mid2_fu_437_p3 = (!tmp_261_mid_fu_399_p2.read()[0].is_01())? sc_lv<14>(): ((tmp_261_mid_fu_399_p2.read()[0].to_bool())? tmp_260_mid1_fu_429_p3.read(): tmp_260_mid_fu_371_p3.read());
}

void Conv1DMac_new_1::thread_tmp_260_mid_fu_371_p3() {
    tmp_260_mid_fu_371_p3 = (!exitcond_flatten3_fu_357_p2.read()[0].is_01())? sc_lv<14>(): ((exitcond_flatten3_fu_357_p2.read()[0].to_bool())? ap_const_lv14_0: tmp_s_fu_337_p3.read());
}

void Conv1DMac_new_1::thread_tmp_261_mid_fu_399_p2() {
    tmp_261_mid_fu_399_p2 = (tmp_888_fu_393_p2.read() & not_exitcond_flatten_fu_387_p2.read());
}

void Conv1DMac_new_1::thread_tmp_279_1_fu_646_p2() {
    tmp_279_1_fu_646_p2 = (!tmp_241_fu_638_p3.read().is_01() || !ap_const_lv6_0.is_01())? sc_lv<1>(): sc_lv<1>(tmp_241_fu_638_p3.read() != ap_const_lv6_0);
}

void Conv1DMac_new_1::thread_tmp_279_2_fu_716_p2() {
    tmp_279_2_fu_716_p2 = (!tmp_245_fu_708_p3.read().is_01() || !ap_const_lv6_0.is_01())? sc_lv<1>(): sc_lv<1>(tmp_245_fu_708_p3.read() != ap_const_lv6_0);
}

void Conv1DMac_new_1::thread_tmp_279_3_fu_786_p2() {
    tmp_279_3_fu_786_p2 = (!tmp_249_fu_778_p3.read().is_01() || !ap_const_lv6_0.is_01())? sc_lv<1>(): sc_lv<1>(tmp_249_fu_778_p3.read() != ap_const_lv6_0);
}

void Conv1DMac_new_1::thread_tmp_280_1_fu_831_p1() {
    tmp_280_1_fu_831_p1 = esl_zext<8,1>(qb_assign_2_1_fu_827_p2.read());
}

void Conv1DMac_new_1::thread_tmp_280_2_fu_853_p1() {
    tmp_280_2_fu_853_p1 = esl_zext<8,1>(qb_assign_2_2_fu_849_p2.read());
}

void Conv1DMac_new_1::thread_tmp_280_3_fu_876_p1() {
    tmp_280_3_fu_876_p1 = esl_zext<8,1>(qb_assign_2_3_fu_872_p2.read());
}

void Conv1DMac_new_1::thread_tmp_865_fu_411_p2() {
    tmp_865_fu_411_p2 = (tmp_261_mid_fu_399_p2.read() | exitcond_flatten3_fu_357_p2.read());
}

void Conv1DMac_new_1::thread_tmp_888_fu_393_p2() {
    tmp_888_fu_393_p2 = (!sf_reg_302.read().is_01() || !ap_const_lv9_100.is_01())? sc_lv<1>(): sc_lv<1>(sf_reg_302.read() == ap_const_lv9_100);
}

void Conv1DMac_new_1::thread_tmp_fu_333_p1() {
    tmp_fu_333_p1 = nm_reg_291.read().range(6-1, 0);
}

void Conv1DMac_new_1::thread_tmp_s_fu_337_p3() {
    tmp_s_fu_337_p3 = esl_concat<6,8>(tmp_fu_333_p1.read(), ap_const_lv8_0);
}

void Conv1DMac_new_1::thread_weights15_m_weights_1_address0() {
    weights15_m_weights_1_address0 =  (sc_lv<14>) (tmp_231_fu_497_p1.read());
}

void Conv1DMac_new_1::thread_weights15_m_weights_1_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()))) {
        weights15_m_weights_1_ce0 = ap_const_logic_1;
    } else {
        weights15_m_weights_1_ce0 = ap_const_logic_0;
    }
}

void Conv1DMac_new_1::thread_weights15_m_weights_2_address0() {
    weights15_m_weights_2_address0 =  (sc_lv<14>) (tmp_231_fu_497_p1.read());
}

void Conv1DMac_new_1::thread_weights15_m_weights_2_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()))) {
        weights15_m_weights_2_ce0 = ap_const_logic_1;
    } else {
        weights15_m_weights_2_ce0 = ap_const_logic_0;
    }
}

void Conv1DMac_new_1::thread_weights15_m_weights_3_address0() {
    weights15_m_weights_3_address0 =  (sc_lv<14>) (tmp_231_fu_497_p1.read());
}

void Conv1DMac_new_1::thread_weights15_m_weights_3_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()))) {
        weights15_m_weights_3_ce0 = ap_const_logic_1;
    } else {
        weights15_m_weights_3_ce0 = ap_const_logic_0;
    }
}

void Conv1DMac_new_1::thread_weights15_m_weights_s_address0() {
    weights15_m_weights_s_address0 =  (sc_lv<14>) (tmp_231_fu_497_p1.read());
}

void Conv1DMac_new_1::thread_weights15_m_weights_s_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()))) {
        weights15_m_weights_s_ce0 = ap_const_logic_1;
    } else {
        weights15_m_weights_s_ce0 = ap_const_logic_0;
    }
}

void Conv1DMac_new_1::thread_ap_NS_fsm() {
    switch (ap_CS_fsm.read().to_uint64()) {
        case 1 : 
            if ((!(esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            } else {
                ap_NS_fsm = ap_ST_fsm_state1;
            }
            break;
        case 2 : 
            if ((!(esl_seteq<1,1,1>(exitcond_flatten_fu_345_p2.read(), ap_const_lv1_1) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter1.read(), ap_const_logic_0) && esl_seteq<1,1,1>(ap_const_boolean_0, ap_block_pp0_stage0_subdone.read()) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter0.read(), ap_const_logic_1)) && !(esl_seteq<1,1,1>(ap_enable_reg_pp0_iter3.read(), ap_const_logic_0) && esl_seteq<1,1,1>(ap_const_boolean_0, ap_block_pp0_stage0_subdone.read()) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter4.read(), ap_const_logic_1)))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            } else if (((esl_seteq<1,1,1>(ap_enable_reg_pp0_iter3.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_boolean_0, ap_block_pp0_stage0_subdone.read()) && 
  esl_seteq<1,1,1>(ap_enable_reg_pp0_iter4.read(), ap_const_logic_1)) || (esl_seteq<1,1,1>(exitcond_flatten_fu_345_p2.read(), ap_const_lv1_1) && 
  esl_seteq<1,1,1>(ap_enable_reg_pp0_iter1.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_boolean_0, ap_block_pp0_stage0_subdone.read()) && 
  esl_seteq<1,1,1>(ap_enable_reg_pp0_iter0.read(), ap_const_logic_1)))) {
                ap_NS_fsm = ap_ST_fsm_state7;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            }
            break;
        case 4 : 
            ap_NS_fsm = ap_ST_fsm_state1;
            break;
        default : 
            ap_NS_fsm = "XXX";
            break;
    }
}

}

