

================================================================
== Vivado HLS Report for 'scaled_fixed2ieee'
================================================================
* Date:           Mon Aug 24 15:16:51 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        senoHLS
* Solution:       solution1
* Product family: aartix7
* Target device:  xa7a12tcsg325-1q


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.133|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    7|   11|    7|   11|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+-------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+-----+-----+----------+-----------+-----------+-------+----------+
        |- Loop 1  |    2|    2|         1|          -|          -|      2|    no    |
        |- Loop 2  |    2|    5|         2|          -|          -| 1 ~ 2 |    no    |
        +----------+-----+-----+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	2  / (!exitcond)
	3  / (exitcond)
3 --> 
	4  / true
4 --> 
	3  / (!tmp_15 & tmp_1)
	5  / (!tmp_1) | (tmp_15)
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.66>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%prescale_read = call i9 @_ssdm_op_Read.ap_auto.i9(i9 %prescale)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:282]   --->   Operation 6 'read' 'prescale_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%in_V_read = call i29 @_ssdm_op_Read.ap_auto.i29(i29 %in_V)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:282]   --->   Operation 7 'read' 'in_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_Result_1 = call i16 @_ssdm_op_PartSelect.i16.i29.i32.i32(i29 %in_V_read, i32 13, i32 28)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:297]   --->   Operation 8 'partselect' 'p_Result_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp = call i17 @_ssdm_op_BitConcatenate.i17.i16.i1(i16 %p_Result_1, i1 true)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:298]   --->   Operation 9 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%out_bits_0_V = call i32 @_ssdm_op_PartSet.i32.i32.i17.i32.i32(i32 undef, i17 %tmp, i32 15, i32 31)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:298]   --->   Operation 10 'partset' 'out_bits_0_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp_13 = trunc i29 %in_V_read to i13" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:301]   --->   Operation 11 'trunc' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_4 = call i14 @_ssdm_op_BitConcatenate.i14.i13.i1(i13 %tmp_13, i1 true)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:302]   --->   Operation 12 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_Result_s = call i32 @_ssdm_op_PartSet.i32.i32.i14.i32.i32(i32 undef, i14 %tmp_4, i32 18, i32 31)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:302]   --->   Operation 13 'partset' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.66ns)   --->   "br label %0" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:306]   --->   Operation 14 'br' <Predicate = true> <Delay = 1.66>

State 2 <SV = 1> <Delay = 5.99>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%c_0_s = phi i32 [ undef, %.preheader279.preheader ], [ %c_1_1, %1 ]"   --->   Operation 15 'phi' 'c_0_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%c_1_s = phi i32 [ undef, %.preheader279.preheader ], [ %c_1_2, %1 ]"   --->   Operation 16 'phi' 'c_1_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%i1 = phi i2 [ 0, %.preheader279.preheader ], [ %i, %1 ]"   --->   Operation 17 'phi' 'i1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.93ns)   --->   "%exitcond = icmp eq i2 %i1, -2" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:306]   --->   Operation 18 'icmp' 'exitcond' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 19 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.58ns)   --->   "%i = add i2 %i1, 1" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:306]   --->   Operation 20 'add' 'i' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.preheader.preheader, label %1" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:306]   --->   Operation 21 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_14 = trunc i2 %i1 to i1" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:307]   --->   Operation 22 'trunc' 'tmp_14' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_8 = call i32 @_ssdm_op_PartSelect.i32.i32.i32.i32(i32 %p_Result_s, i32 31, i32 0)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_normalize.h:109->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:307]   --->   Operation 23 'partselect' 'tmp_8' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_9 = call i32 @_ssdm_op_PartSelect.i32.i32.i32.i32(i32 %out_bits_0_V, i32 31, i32 0)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_normalize.h:109->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:307]   --->   Operation 24 'partselect' 'tmp_9' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.37ns)   --->   "%p_Result_22 = select i1 %tmp_14, i32 %tmp_8, i32 %tmp_9" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:307]   --->   Operation 25 'select' 'p_Result_22' <Predicate = (!exitcond)> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (3.25ns)   --->   "%c_0 = call i32 @llvm.cttz.i32(i32 %p_Result_22, i1 true) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_normalize.h:109->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:307]   --->   Operation 26 'cttz' 'c_0' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 3.25> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (1.37ns)   --->   "%c_1_1 = select i1 %tmp_14, i32 %c_0_s, i32 %c_0" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:307]   --->   Operation 27 'select' 'c_1_1' <Predicate = (!exitcond)> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (1.37ns)   --->   "%c_1_2 = select i1 %tmp_14, i32 %c_0, i32 %c_1_s" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:307]   --->   Operation 28 'select' 'c_1_2' <Predicate = (!exitcond)> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "br label %0" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:306]   --->   Operation 29 'br' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (1.66ns)   --->   "br label %.preheader" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:313]   --->   Operation 30 'br' <Predicate = (exitcond)> <Delay = 1.66>

State 3 <SV = 2> <Delay = 4.07>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%p_s = phi i29 [ %r_V, %_ifconv ], [ %in_V_read, %.preheader.preheader ]"   --->   Operation 31 'phi' 'p_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%shift = phi i32 [ %shift_2, %_ifconv ], [ 0, %.preheader.preheader ]"   --->   Operation 32 'phi' 'shift' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%i2 = phi i2 [ %i_1, %_ifconv ], [ 0, %.preheader.preheader ]"   --->   Operation 33 'phi' 'i2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_15 = call i1 @_ssdm_op_BitSelect.i1.i2.i32(i2 %i2, i32 1)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:313]   --->   Operation 34 'bitselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%empty_25 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 2, i64 1)"   --->   Operation 35 'speclooptripcount' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (1.58ns)   --->   "%i_1 = add i2 %i2, 1" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:313]   --->   Operation 36 'add' 'i_1' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (1.66ns)   --->   "br i1 %tmp_15, label %.loopexit_ifconv, label %_ifconv" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:313]   --->   Operation 37 'br' <Predicate = true> <Delay = 1.66>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_16 = trunc i2 %i2 to i1" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:314]   --->   Operation 38 'trunc' 'tmp_16' <Predicate = (!tmp_15)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (1.37ns)   --->   "%sh_assign = select i1 %tmp_16, i32 %c_1_s, i32 %c_0_s" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:314]   --->   Operation 39 'select' 'sh_assign' <Predicate = (!tmp_15)> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%isNeg = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %sh_assign, i32 31)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:315]   --->   Operation 40 'bitselect' 'isNeg' <Predicate = (!tmp_15)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (2.70ns)   --->   "%tmp_5 = sub nsw i32 0, %sh_assign" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:315]   --->   Operation 41 'sub' 'tmp_5' <Predicate = (!tmp_15)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.45>
ST_4 : Operation 42 [1/1] (2.70ns)   --->   "%shift_2 = add nsw i32 %sh_assign, %shift" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:314]   --->   Operation 42 'add' 'shift_2' <Predicate = (!tmp_15)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (1.37ns)   --->   "%ush = select i1 %isNeg, i32 %tmp_5, i32 %sh_assign" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:315]   --->   Operation 43 'select' 'ush' <Predicate = (!tmp_15)> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_6 = zext i29 %p_s to i32" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:315]   --->   Operation 44 'zext' 'tmp_6' <Predicate = (!tmp_15)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node r_V)   --->   "%tmp_7 = lshr i32 %tmp_6, %ush" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:315]   --->   Operation 45 'lshr' 'tmp_7' <Predicate = (!tmp_15 & isNeg)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node r_V)   --->   "%tmp_s = shl i32 %tmp_6, %ush" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:315]   --->   Operation 46 'shl' 'tmp_s' <Predicate = (!tmp_15 & !isNeg)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node r_V)   --->   "%tmp_18 = trunc i32 %tmp_7 to i29" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:315]   --->   Operation 47 'trunc' 'tmp_18' <Predicate = (!tmp_15 & isNeg)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node r_V)   --->   "%tmp_19 = trunc i32 %tmp_s to i29" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:315]   --->   Operation 48 'trunc' 'tmp_19' <Predicate = (!tmp_15 & !isNeg)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (4.08ns) (out node of the LUT)   --->   "%r_V = select i1 %isNeg, i29 %tmp_18, i29 %tmp_19" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:315]   --->   Operation 49 'select' 'r_V' <Predicate = (!tmp_15)> <Delay = 4.08> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (2.43ns)   --->   "%tmp_1 = icmp eq i32 %sh_assign, 16" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:316]   --->   Operation 50 'icmp' 'tmp_1' <Predicate = (!tmp_15)> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (1.66ns)   --->   "br i1 %tmp_1, label %.preheader, label %.loopexit_ifconv" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:316]   --->   Operation 51 'br' <Predicate = (!tmp_15)> <Delay = 1.66>
ST_4 : Operation 52 [1/1] (2.42ns)   --->   "%tmp_3 = icmp eq i29 %in_V_read, 0" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:330]   --->   Operation 52 'icmp' 'tmp_3' <Predicate = (!tmp_1) | (tmp_15)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.13>
ST_5 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node significand_V)   --->   "%p_Val2_s = phi i29 [ %p_s, %.preheader ], [ %r_V, %_ifconv ]"   --->   Operation 53 'phi' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node newexp)   --->   "%shift_1 = phi i32 [ %shift, %.preheader ], [ %shift_2, %_ifconv ]"   --->   Operation 54 'phi' 'shift_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (2.11ns)   --->   "%tmp_2 = sub i9 127, %prescale_read" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:324]   --->   Operation 55 'sub' 'tmp_2' <Predicate = true> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node newexp)   --->   "%tmp_2_cast = sext i9 %tmp_2 to i32" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:324]   --->   Operation 56 'sext' 'tmp_2_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (2.70ns) (out node of the LUT)   --->   "%newexp = sub i32 %tmp_2_cast, %shift_1" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:324]   --->   Operation 57 'sub' 'newexp' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_21 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %newexp, i32 31)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:330]   --->   Operation 58 'bitselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.94ns)   --->   "%or_cond = or i1 %tmp_21, %tmp_3" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:330]   --->   Operation 59 'or' 'or_cond' <Predicate = true> <Delay = 0.94> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_22 = trunc i32 %newexp to i8" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:324]   --->   Operation 60 'trunc' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node significand_V)   --->   "%phitmp1 = call i23 @_ssdm_op_PartSelect.i23.i29.i32.i32(i29 %p_Val2_s, i32 5, i32 27)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:315]   --->   Operation 61 'partselect' 'phitmp1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (1.37ns) (out node of the LUT)   --->   "%significand_V = select i1 %or_cond, i23 0, i23 %phitmp1" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:330]   --->   Operation 62 'select' 'significand_V' <Predicate = true> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 63 [1/1] (1.37ns)   --->   "%out_exp_V = select i1 %or_cond, i8 0, i8 %tmp_22" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:330]   --->   Operation 63 'select' 'out_exp_V' <Predicate = true> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%p_Result_23 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i8.i23(i1 false, i8 %out_exp_V, i23 %significand_V)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:335->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:342]   --->   Operation 64 'bitconcatenate' 'p_Result_23' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%result_write_assign = bitcast i32 %p_Result_23 to float" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:342]   --->   Operation 65 'bitcast' 'result_write_assign' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "ret float %result_write_assign" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:343]   --->   Operation 66 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.66ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('c[1]') with incoming values : ('c[1]', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:307) [13]  (1.66 ns)

 <State 2>: 5.99ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:306) [15]  (0 ns)
	'select' operation ('__Result__', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:307) [24]  (1.37 ns)
	'cttz' operation ('c[0]', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_normalize.h:109->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:307) [25]  (3.25 ns)
	'select' operation ('c[1]', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:307) [26]  (1.37 ns)

 <State 3>: 4.07ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:313) [34]  (0 ns)
	'select' operation ('sh', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:314) [41]  (1.37 ns)
	'sub' operation ('tmp_5', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:315) [44]  (2.7 ns)

 <State 4>: 5.46ns
The critical path consists of the following:
	'select' operation ('sh', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:315) [45]  (1.37 ns)
	'lshr' operation ('tmp_7', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:315) [47]  (0 ns)
	'select' operation ('r.V', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:315) [51]  (4.09 ns)

 <State 5>: 7.13ns
The critical path consists of the following:
	'sub' operation ('tmp_2', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:324) [57]  (2.12 ns)
	'sub' operation ('newexp', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:324) [59]  (2.7 ns)
	'or' operation ('or_cond', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:330) [62]  (0.942 ns)
	'select' operation ('significand.V', r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_float_utils.h:330) [65]  (1.37 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
