$date
	Tue Jan 14 18:05:11 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module maquina_tb $end
$var wire 1 ! LED $end
$var wire 1 " G $end
$var wire 1 # F $end
$var wire 1 $ E $end
$var wire 1 % D $end
$var wire 1 & C $end
$var wire 1 ' B $end
$var wire 1 ( A $end
$var reg 1 ) clk $end
$var reg 1 * insere $end
$var reg 4 + numero [4:1] $end
$var reg 1 , reset $end
$scope module tb_maquina $end
$var wire 1 ) clk $end
$var wire 1 * insere $end
$var wire 4 - numero [4:1] $end
$var wire 1 , reset $end
$var reg 1 ( A $end
$var reg 1 ' B $end
$var reg 1 & C $end
$var reg 1 % D $end
$var reg 1 $ E $end
$var reg 1 # F $end
$var reg 1 " G $end
$var reg 1 ! LED $end
$var reg 4 . estado [3:0] $end
$var reg 4 / proximo_estado [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 /
b0 .
b101 -
0,
b101 +
1*
1)
0(
1'
0&
0%
1$
0#
0"
0!
$end
#5
0)
#10
b101 /
1)
#15
0)
#20
b101 .
b101 /
1)
#25
0)
#30
b1001 /
1)
b1001 +
b1001 -
#35
0)
#40
0'
b1001 .
b1001 /
1)
#45
0)
#50
b0 /
1)
b0 +
b0 -
#55
0)
#60
1"
0$
b0 .
b0 /
1)
#65
0)
#70
1!
1)
b1001 +
b1001 -
#75
0)
#80
0"
1%
1&
1'
b1111 .
b1111 /
1)
#85
0)
#90
1)
#95
0)
#100
1)
b1000 +
b1000 -
#105
0)
#110
1)
#115
0)
#120
1)
#125
0)
#130
1)
b1 +
b1 -
#135
0)
#140
1)
