# 2.2 2.5Då®Ÿè£…æŠ€è¡“ï¼šã‚·ãƒªã‚³ãƒ³ã‚¤ãƒ³ã‚¿ãƒ¼ãƒãƒ¼ã‚¶ã¨CoWoS  
# 2.2 2.5D Integration Technologies: Silicon Interposer and CoWoS

---

## ğŸ§­ 2.5Dãƒ‘ãƒƒã‚±ãƒ¼ã‚¸ã¨ã¯  
## ğŸ§­ What is 2.5D Packaging?

**2.5Dãƒ‘ãƒƒã‚±ãƒ¼ã‚¸**ã¨ã¯ã€è¤‡æ•°ã®ãƒãƒƒãƒ—ï¼ˆãƒãƒƒãƒ—ãƒ¬ãƒƒãƒˆï¼‰ã‚’**ã‚·ãƒªã‚³ãƒ³ã‚¤ãƒ³ã‚¿ãƒ¼ãƒãƒ¼ã‚¶**ã‚„**å†é…ç·šå±¤ï¼ˆRDLï¼‰**ã®ä¸Šã«**æ¨ªä¸¦ã³**ã§å®Ÿè£…ã™ã‚‹æŠ€è¡“ã§ã™ã€‚  
Unlike 3D stacking (vertical), **2.5D packages** place multiple chips **side-by-side on an interposer or RDL**, offering better **thermal and test flexibility**.

| ç‰¹å¾´ / Feature | èª¬æ˜ / Description |
|----------------|--------------------|
| **é…ç½®**<br>Placement | ãƒãƒƒãƒ—ã‚’æ°´å¹³ã«ä¸¦ã¹ã‚‹<br>Side-by-side chip arrangement |
| **æ¯”è¼ƒå¯¾è±¡**<br>Compared To | 3Då®Ÿè£…ï¼ˆå‚ç›´ç©å±¤ï¼‰ã«å¯¾ã™ã‚‹ä¸­é–“å½¢æ…‹<br>Intermediate between 2D and 3D stacking |
| **åˆ©ç‚¹**<br>Advantages | æ”¾ç†±æ€§ãƒ»ãƒ‡ãƒãƒƒã‚°æ€§ã«å„ªã‚Œã‚‹<br>Good for thermal dissipation and testability |

---

## ğŸ§± ã‚·ãƒªã‚³ãƒ³ã‚¤ãƒ³ã‚¿ãƒ¼ãƒãƒ¼ã‚¶ï¼ˆSi Interposerï¼‰  
## ğŸ§± Silicon Interposer

### âœ¦ æ§‹é€  / Structure

- å¤šå±¤ãƒ¡ã‚¿ãƒ«é…ç·šã‚’å‚™ãˆãŸ**ã‚·ãƒªã‚³ãƒ³åŸºæ¿**
- TSVã‚’ç”¨ã„ãªã„**è²«é€šå­”ãªã—ã‚¤ãƒ³ã‚¿ãƒ¼ãƒãƒ¼ã‚¶**ï¼ˆTSV-lessï¼‰
- Î¼ãƒãƒ³ãƒ—ã«ã‚ˆã‚Šãƒ­ã‚¸ãƒƒã‚¯ãƒ»HBMç­‰ã¨æ¥ç¶š
- ä¸‹å±¤ã¯**FC-BGAã‚µãƒ–ã‚¹ãƒˆãƒ¬ãƒ¼ãƒˆ**

### âœ¦ ç‰¹å¾´ / Features

| é …ç›® / Item | å†…å®¹ / Description |
|-------------|---------------------|
| **é…ç·šå¹…ãƒ»é–“éš”**<br>Wire Width/Spacing | ç´„1ã€œ5 Âµmï¼ˆé«˜å¯†åº¦ï¼‰<br>High-density routing (1â€“5 Âµm) |
| **ãƒãƒ³ãƒ—ãƒ”ãƒƒãƒ**<br>Bump Pitch | ç´„40ã€œ100 Âµmï¼ˆÎ¼-bumpï¼‰<br>Î¼-bump spacing: 40â€“100 Âµm |
| **ä¸»ç”¨é€”**<br>Main Application | HBM/GPUã‚„ASICã¨ã®æ¥ç¶š<br>HBM-GPU/ASIC integration |

---

## ğŸ—ï¸ å®Ÿè£…ä¾‹ï¼šTSMC CoWoSï¼ˆChip-on-Wafer-on-Substrateï¼‰  
## ğŸ—ï¸ Example: TSMC CoWoS

### âœ¦ æ¦‚è¦ / Overview

- TSMCãŒæä¾›ã™ã‚‹ä»£è¡¨çš„ãª**2.5Då•†ç”¨æŠ€è¡“**  
  TSMCâ€™s flagship **commercial 2.5D technology**
- **HBM + é«˜æ€§èƒ½GPU/ASIC**å‘ã‘ã«å¤šæ•°å®Ÿç¸¾  
  Widely used in **HBM and high-performance ASIC/GPU integration**

### âœ¦ å·¥ç¨‹æ¦‚è¦ / Process Flow

1. **ãƒãƒƒãƒ—ãƒ€ã‚¤ã‚’ã‚·ãƒªã‚³ãƒ³ã‚¤ãƒ³ã‚¿ãƒ¼ãƒãƒ¼ã‚¶ä¸Šã«å®Ÿè£…**  
   Mount chips on the silicon interposer
2. **Î¼ãƒãƒ³ãƒ—ã§ã‚¤ãƒ³ã‚¿ãƒ¼ãƒãƒ¼ã‚¶ã¨æ¥åˆ**  
   Î¼-bump connection between interposer and dies
3. **Waferãƒ¬ãƒ™ãƒ«å°æ­¢ã¨ãƒ†ã‚¹ãƒˆ**  
   Wafer-level encapsulation and test
4. **FC-BGAåŸºæ¿ã¸æœ€çµ‚æ¥åˆ**  
   Final bonding to FC-BGA substrate

---

## ğŸ”§ ãã®ä»–ã®2.5Dæ‰‹æ³•  
## ğŸ”§ Other 2.5D Approaches

| å®Ÿè£… / Method | æ¦‚è¦ / Description | ä¼æ¥­ / Company |
|---------------|--------------------|----------------|
| **EMIB** | å°å‹ã‚¤ãƒ³ã‚¿ãƒ¼ãƒãƒ¼ã‚¶ã«ã‚ˆã‚‹ãƒã‚¤ãƒ³ãƒˆæ¥ç¶š<br>Small bridge interposer for local die links | Intel |
| **RDL-Interposer** | é«˜å¯†åº¦RDLå±¤ã§ã®æ¥ç¶š<br>Redistribution layers (RDL) used for die-to-die interconnect | ASE, Amkor |
| **æœ‰æ©Ÿã‚¤ãƒ³ã‚¿ãƒ¼ãƒãƒ¼ã‚¶**<br>Organic Interposer | æ¨¹è„‚åŸºæ¿ãƒ™ãƒ¼ã‚¹ã®ä½ã‚³ã‚¹ãƒˆæ‰‹æ³•<br>Cost-efficient organic substrate-based interposer | ä¸€éƒ¨ä½ä¾¡æ ¼SoC<br>Low-cost SoCs |

---

## ğŸ” ãƒ¡ãƒªãƒƒãƒˆã¨åˆ¶ç´„  
## ğŸ” Advantages and Limitations

| é …ç›® / Item | ãƒ¡ãƒªãƒƒãƒˆ / Advantages | åˆ¶ç´„ / Limitations |
|-------------|------------------------|---------------------|
| **é…ç·šå¯†åº¦**<br>Wiring Density | é«˜å¯†åº¦ãƒ»ä½é…å»¶ã®çŸ­è·é›¢é…ç·š<br>High-density, short interconnects | ã‚¤ãƒ³ã‚¿ãƒ¼ãƒãƒ¼ã‚¶é¢ç©ã«åˆ¶ç´„ã‚ã‚Š<br>Limited by interposer area |
| **ç†±ç‰¹æ€§**<br>Thermal Profile | æ”¾ç†±æ€§ã«å„ªã‚Œã‚‹<br>Better thermal spread | HBMãªã©å±€æ‰€ç™ºç†±ã®èª²é¡Œã‚ã‚Š<br>Hotspots from HBM etc. |
| **ãƒ†ã‚¹ãƒˆæ€§**<br>Testability | å„ãƒ€ã‚¤å˜ä½“ã§ã®ãƒ†ã‚¹ãƒˆãŒå¯èƒ½<br>Individual die can be tested | ãƒãƒ³ãƒ—ä¸è‰¯ã®ç‰¹å®šã¯é›£ã—ã„<br>Challenging to detect bump defects |
| **ã‚³ã‚¹ãƒˆ**<br>Cost | 3Då®Ÿè£…ã‚ˆã‚Šä½ã‚³ã‚¹ãƒˆ<br>Cheaper than full 3D stacking | ã‚¤ãƒ³ã‚¿ãƒ¼ãƒãƒ¼ã‚¶è£½é€ ã¯é«˜ä¾¡<br>Interposer manufacturing is costly |

---

## ğŸ“ æ¬¡ç¯€ã¸ã®æ¥ç¶š  
## ğŸ“ Connection to Next Section

æ¬¡ç¯€ [**2.3ï¼š3Dç©å±¤æŠ€è¡“**](./f2_3_3d_pkg.md) ã§ã¯ã€**TSVã‚„ãƒã‚¤ãƒ–ãƒªãƒƒãƒ‰ãƒœãƒ³ãƒ‡ã‚£ãƒ³ã‚°**ã‚’æ´»ç”¨ã—ãŸ**å‚ç›´æ–¹å‘ã®å®Ÿè£…æŠ€è¡“**ã«ã¤ã„ã¦è©³ã—ãè§£èª¬ã—ã¾ã™ã€‚  
The next section [**2.3: 3D Stacking Technologies**](./f2_3_3d_pkg.md) will explore **vertical integration techniques** using **TSVs and hybrid bonding**.

---
