{"Source Block": ["hdl/library/axi_dmac/axi_dmac_regmap_request.v@92:102@HdlIdDef", "\n// DMA transfer signals\nreg up_dma_req_valid = 1'b0;\nwire up_dma_req_ready;\n\nreg [1:0] up_transfer_id = 2'b0;\nreg [1:0] up_transfer_id_eot = 2'b0;\nreg [3:0] up_transfer_done_bitmap = 4'b0;\n\nreg [DMA_AXI_ADDR_WIDTH-1:BYTES_PER_BEAT_WIDTH_DEST] up_dma_dest_address = 'h00;\nreg [DMA_AXI_ADDR_WIDTH-1:BYTES_PER_BEAT_WIDTH_SRC]  up_dma_src_address = 'h00;\n"], "Clone Blocks": [["hdl/library/axi_dmac/axi_dmac_regmap_request.v@89:99", ");\n\nlocalparam MEASURED_LENGTH_WIDTH = (DMA_2D_TRANSFER == 1) ? 32 : DMA_LENGTH_WIDTH;\n\n// DMA transfer signals\nreg up_dma_req_valid = 1'b0;\nwire up_dma_req_ready;\n\nreg [1:0] up_transfer_id = 2'b0;\nreg [1:0] up_transfer_id_eot = 2'b0;\nreg [3:0] up_transfer_done_bitmap = 4'b0;\n"], ["hdl/library/axi_dmac/axi_dmac_regmap_request.v@93:103", "// DMA transfer signals\nreg up_dma_req_valid = 1'b0;\nwire up_dma_req_ready;\n\nreg [1:0] up_transfer_id = 2'b0;\nreg [1:0] up_transfer_id_eot = 2'b0;\nreg [3:0] up_transfer_done_bitmap = 4'b0;\n\nreg [DMA_AXI_ADDR_WIDTH-1:BYTES_PER_BEAT_WIDTH_DEST] up_dma_dest_address = 'h00;\nreg [DMA_AXI_ADDR_WIDTH-1:BYTES_PER_BEAT_WIDTH_SRC]  up_dma_src_address = 'h00;\nreg [DMA_LENGTH_WIDTH-1:0] up_dma_x_length = {DMA_LENGTH_ALIGN{1'b1}};\n"], ["hdl/library/axi_dmac/axi_dmac_regmap_request.v@90:100", "\nlocalparam MEASURED_LENGTH_WIDTH = (DMA_2D_TRANSFER == 1) ? 32 : DMA_LENGTH_WIDTH;\n\n// DMA transfer signals\nreg up_dma_req_valid = 1'b0;\nwire up_dma_req_ready;\n\nreg [1:0] up_transfer_id = 2'b0;\nreg [1:0] up_transfer_id_eot = 2'b0;\nreg [3:0] up_transfer_done_bitmap = 4'b0;\n\n"], ["hdl/library/axi_dmac/axi_dmac_regmap_request.v@94:104", "reg up_dma_req_valid = 1'b0;\nwire up_dma_req_ready;\n\nreg [1:0] up_transfer_id = 2'b0;\nreg [1:0] up_transfer_id_eot = 2'b0;\nreg [3:0] up_transfer_done_bitmap = 4'b0;\n\nreg [DMA_AXI_ADDR_WIDTH-1:BYTES_PER_BEAT_WIDTH_DEST] up_dma_dest_address = 'h00;\nreg [DMA_AXI_ADDR_WIDTH-1:BYTES_PER_BEAT_WIDTH_SRC]  up_dma_src_address = 'h00;\nreg [DMA_LENGTH_WIDTH-1:0] up_dma_x_length = {DMA_LENGTH_ALIGN{1'b1}};\nreg up_dma_cyclic = DMA_CYCLIC ? 1'b1 : 1'b0;\n"]], "Diff Content": {"Delete": [[97, "reg [1:0] up_transfer_id = 2'b0;\n"]], "Add": []}}