<module name="DDRSS0_CTL_CFG" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="DDRCTL_MSTR" acronym="DDRCTL_MSTR" offset="0x0" width="32" description="Master Register0">
    <bitfield id="DEVICE_CONFIG" width="2" begin="31" end="30" resetval="0x0" description="Indicates the configuration of the device used in the system." range="" rwaccess="RW"/>
    <bitfield id="FREQUENCY_MODE" width="1" begin="29" end="29" resetval="0x0" description="Choose which registers are used.1 - FREQ1 registersProgramming Mode: Quasi-dynamic Group 2" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="28" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ACTIVE_RANKS" width="2" begin="25" end="24" resetval="0x3" description="Only present for multi-rank configurations.LSB is the lowest rank number. For 2 ranks following combinations are legal:For 4 ranks following combinations are legal:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="BURST_RDWR" width="4" begin="19" end="16" resetval="0x4" description="SDRAM burst length used:" range="" rwaccess="RW"/>
    <bitfield id="DLL_OFF_MODE" width="1" begin="15" end="15" resetval="0x0" description="Set to 1 when the DDR controller and DRAM has to be put in DLL-off mode for low frequency operation." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="14" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DATA_BUS_WIDTH" width="2" begin="13" end="12" resetval="0x0" description="Selects proportion of DQ bus width that is used by the SDRAM" range="" rwaccess="RW"/>
    <bitfield id="GEARDOWN_MODE" width="1" begin="11" end="11" resetval="0x0" description="1 - Put the DRAM in geardown mode (2N)0 - Put the DRAM in normal mode (1N)This register can be changed, only when the Controller is in self-refresh mode. This signal must be set the same value as MR3 bit A3." range="" rwaccess="RW"/>
    <bitfield id="EN_2T_TIMING_MODE" width="1" begin="10" end="10" resetval="0x0" description="If 1, then DDR controller uses 2T timing. Otherwise, uses 1T timing. In 2T timing, all command signals (except chip select) are held for 2 clocks on the SDRAM bus. Chip select is asserted on the second cycle of the command" range="" rwaccess="RW"/>
    <bitfield id="BURSTCHOP" width="1" begin="9" end="9" resetval="0x0" description="When set, enable burst-chop (BC4 or 8 on-the-fly) in DDR3/DDR4." range="" rwaccess="RW"/>
    <bitfield id="BURST_MODE" width="1" begin="8" end="8" resetval="0x0" description="Indicates burst mode." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="LPDDR4" width="1" begin="5" end="5" resetval="0x0" description="Select LPDDR4 SDRAM" range="" rwaccess="RW"/>
    <bitfield id="DDR4" width="1" begin="4" end="4" resetval="0x0" description="Select DDR4 SDRAM" range="" rwaccess="RW"/>
    <bitfield id="LPDDR3" width="1" begin="3" end="3" resetval="0x0" description="Select LPDDR3 SDRAM" range="" rwaccess="RW"/>
    <bitfield id="LPDDR2" width="1" begin="2" end="2" resetval="0x0" description="Select LPDDR2 SDRAM" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="1" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DDR3" width="1" begin="0" end="0" resetval="0x1" description="Select DDR3 SDRAM" range="" rwaccess="RW"/>
  </register>
  <register id="DDRCTL_STAT" acronym="DDRCTL_STAT" offset="0x4" width="32" description="Operating Mode Status Register">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="SELFREF_CAM_NOT_EMPTY" width="1" begin="12" end="12" resetval="0x0" description="Self refresh with CAMs not empty." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="11" end="10" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="SELFREF_STATE" width="2" begin="9" end="8" resetval="0x0" description="Self refresh state." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="SELFREF_TYPE" width="2" begin="5" end="4" resetval="0x0" description="Flags if Self Refresh (except LPDDR4) or SR-Powerdown (LPDDR4) is entered and if it was under Automatic Self Refresh control only or not." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="OPERATING_MODE" width="3" begin="2" end="0" resetval="0x0" description="Operating mode.mDDR/LPDDR2/LPDDR3 or DDR4 designs:LPDDR4 designs:" range="" rwaccess="R"/>
  </register>
  <register id="DDRCTL_MRCTRL0" acronym="DDRCTL_MRCTRL0" offset="0x10" width="32" description="Mode Register Read/Write Control Register 0. Note: Do not enable more than one of the following fields simultaneously: - sw_init_int - pda_en - mpr_en">
    <bitfield id="MR_WR" width="1" begin="31" end="31" resetval="0x0" description="Setting this register bit to 1 triggers a mode register read or write operation." range="" rwaccess="W1S"/>
    <bitfield id="PBA_MODE" width="1" begin="30" end="30" resetval="0x0" description="Indicates whether PBA access is executed." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="14" begin="29" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="MR_ADDR" width="4" begin="15" end="12" resetval="0x0" description="Address of the mode register that is to be written to.Don't Care for LPDDR2/LPDDR3/LPDDR4 (see DDRCTL_MRCTRL1.mr_data for mode register addressing in LPDDR2/LPDDR3/LPDDR4).This signal is also used for writing to control words of the register chip on RDIMMs/LRDIMMs. In that case, it corresponds to the bank address bits sent to the RDIMM/LRDIMM In case of DDR4, the bit [3:2] corresponds to the bank group bits. Therefore, the bit[3] as well as the bit [2:0] must be set to an appropriate value which is considered both the Address Mirroring of UDIMMs/RDIMMs/LRDIMMs and the Output Inversion of RDIMMs/LRDIMMs." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="11" end="6" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="MR_RANK" width="2" begin="5" end="4" resetval="0x3" description="Controls which rank is accessed by DDRCTL_MRCTRL0.mr_wr.Normally, it is desired to access all ranks, so all bits should be set to 1. However, for multi-rank UDIMMs/RDIMMs/LRDIMMs which implement address mirroring, it may be necessary to access ranks individually. Examples (assume DDR controller is configured for 4 ranks):" range="" rwaccess="RW"/>
    <bitfield id="SW_INIT_INT" width="1" begin="3" end="3" resetval="0x0" description="Indicates whether Software intervention is allowed via DDRCTL_MRCTRL0/DDRCTL_MRCTRL1 before automatic SDRAM initialization routine or not." range="" rwaccess="RW"/>
    <bitfield id="PDA_EN" width="1" begin="2" end="2" resetval="0x0" description="Indicates whether the mode register operation is MRS in PDA mode or not" range="" rwaccess="RW"/>
    <bitfield id="MPR_EN" width="1" begin="1" end="1" resetval="0x0" description="Indicates whether the mode register operation is MRS or WR/RD for MPR (only supported for DDR4)" range="" rwaccess="RW"/>
    <bitfield id="MR_TYPE" width="1" begin="0" end="0" resetval="0x0" description="Indicates whether the mode register operation is read or write." range="" rwaccess="RW"/>
  </register>
  <register id="DDRCTL_MRCTRL1" acronym="DDRCTL_MRCTRL1" offset="0x14" width="32" description="Mode Register Read/Write Control Register 1">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="MR_DATA" width="18" begin="17" end="0" resetval="0x0" description="Mode register write data for all non-LPDDR2/non-LPDDR3/non-LPDDR4 modes." range="" rwaccess="RW"/>
  </register>
  <register id="DDRCTL_MRSTAT" acronym="DDRCTL_MRSTAT" offset="0x18" width="32" description="Mode Register Read/Write Status Register">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="PDA_DONE" width="1" begin="8" end="8" resetval="0x0" description="The SoC core may initiate a MR write operation in PDA/PBA mode only if this signal is low." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="MR_WR_BUSY" width="1" begin="0" end="0" resetval="0x0" description="The SoC core may initiate a MR write operation only if this signal is low." range="" rwaccess="R"/>
  </register>
  <register id="DDRCTL_MRCTRL2" acronym="DDRCTL_MRCTRL2" offset="0x1C" width="32" description="Mode Register Read/Write Control Register 2">
    <bitfield id="MR_DEVICE_SEL" width="32" begin="31" end="0" resetval="0x0" description="Indicates the device(s) to be selected during the MRS that happens in PDA mode." range="" rwaccess="RW"/>
  </register>
  <register id="DDRCTL_DERATEEN" acronym="DDRCTL_DERATEEN" offset="0x20" width="32" description="Temperature Derate Enable Register">
    <bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RC_DERATE_VALUE" width="3" begin="10" end="8" resetval="0x0" description="Derate value of tRC for LPDDR4Present only in designs configured to support LPDDR4. The required number of cycles for derating can be determined by dividing 3.75ns by the core_ddrc_core_clk period, and rounding up the next integer." range="" rwaccess="RW"/>
    <bitfield id="DERATE_BYTE" width="4" begin="7" end="4" resetval="0x0" description="Derate bytePresent only in designs configured to support LPDDR2/LPDDR3/LPDDR4Indicates which byte of the MRR data is used for derating." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DERATE_VALUE" width="2" begin="2" end="1" resetval="0x0" description="Derate valuePresent only in designs configured to support LPDDR2/LPDDR3/LPDDR4 Set to 0 for all LPDDR2 speed grades as derating value of +1.875 ns is less than a core_ddrc_core_clk period. For LPDDR3/4, if the period of core_ddrc_core_clk is less than 1.875ns, this register field should be set to 1 otherwise it should be set to 0." range="" rwaccess="RW"/>
    <bitfield id="DERATE_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="Enables derating" range="" rwaccess="RW"/>
  </register>
  <register id="DDRCTL_DERATEINT" acronym="DDRCTL_DERATEINT" offset="0x24" width="32" description="Temperature Derate Interval Register">
    <bitfield id="MR4_READ_INTERVAL" width="32" begin="31" end="0" resetval="0x00800000" description="Interval between two MR4 reads, used to derate the timing parameters." range="" rwaccess="RW"/>
  </register>
  <register id="DDRCTL_PWRCTL" acronym="DDRCTL_PWRCTL" offset="0x30" width="32" description="Low Power Control Register">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="LPDDR4_SR_ALLOWED" width="1" begin="8" end="8" resetval="0x0" description="Indicates whether transition from SR-PD to SR and back to SR-PD is allowed." range="" rwaccess="RW"/>
    <bitfield id="DIS_CAM_DRAIN_SELFREF" width="1" begin="7" end="7" resetval="0x0" description="Indicates whether skipping CAM draining is allowed when entering Self-Refresh." range="" rwaccess="RW"/>
    <bitfield id="STAY_IN_SELFREF" width="1" begin="6" end="6" resetval="0x0" description="Self refresh state is an intermediate state to enter to Self refresh power down state or exit Self refresh power down state for LPDDR4." range="" rwaccess="RW"/>
    <bitfield id="SELFREF_SW" width="1" begin="5" end="5" resetval="0x0" description="A value of 1 to this register causes system to move to Self Refresh state immediately, as long as it is not in INIT or DPD/MPSM operating_mode." range="" rwaccess="RW"/>
    <bitfield id="MPSM_EN" width="1" begin="4" end="4" resetval="0x0" description="When this is 1, the DDR controller puts the SDRAM into maximum power saving mode when the transaction store is empty." range="" rwaccess="RW"/>
    <bitfield id="EN_DFI_DRAM_CLK_DISABLE" width="1" begin="3" end="3" resetval="0x0" description="Enable the assertion of dfi_dram_clk_disable whenever a clock is not required by the SDRAM.In DDR2/DDR3, can only be asserted in Self Refresh.In DDR4, can be asserted in following:- in Self Refresh.- in Maximum Power Saving ModeIn mDDR/LPDDR2/LPDDR3, can be asserted in following:- in Self Refresh- in Power Down- in Deep Power Down- during Normal operation (Clock Stop)In LPDDR4, can be asserted in following:- in Self Refresh Power Down- in Power Down- during Normal operation (Clock Stop)" range="" rwaccess="RW"/>
    <bitfield id="DEEPPOWERDOWN_EN" width="1" begin="2" end="2" resetval="0x0" description="When this is 1, DDR controller puts the SDRAM into deep power-down mode when the transaction store is empty.For non-mDDR/non-LPDDR2/non-LPDDR3, this register should not be set to 1." range="" rwaccess="RW"/>
    <bitfield id="POWERDOWN_EN" width="1" begin="1" end="1" resetval="0x0" description="If true then the DDR controller goes into power-down after a programmable number of cycles 'maximum idle clocks before power down' (DDRCTL_PWRTMG.powerdown_to_x32).This register bit may be re-programmed during the course of normal operation." range="" rwaccess="RW"/>
    <bitfield id="SELFREF_EN" width="1" begin="0" end="0" resetval="0x0" description="If true then the DDR controller puts the SDRAM into Self Refresh after a programmable number of cycles 'maximum idle clocks before Self Refresh (DDRCTL_PWRTMG.selfref_to_x32)'.This register bit may be re-programmed during the course of normal operation." range="" rwaccess="RW"/>
  </register>
  <register id="DDRCTL_PWRTMG" acronym="DDRCTL_PWRTMG" offset="0x34" width="32" description="Low Power Timing Register">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="SELFREF_TO_X32" width="8" begin="23" end="16" resetval="0x40" description="After this many clocks of the DDRC command channel being idle the DDR controller automatically puts the SDRAM into Self Refresh." range="" rwaccess="RW"/>
    <bitfield id="T_DPD_X4096" width="8" begin="15" end="8" resetval="0x20" description="Minimum deep power-down time." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="POWERDOWN_TO_X32" width="5" begin="4" end="0" resetval="0x10" description="After this many clocks of the DDRC command channel being idle the DDR controller automatically puts the SDRAM into power-down." range="" rwaccess="RW"/>
  </register>
  <register id="DDRCTL_HWLPCTL" acronym="DDRCTL_HWLPCTL" offset="0x38" width="32" description="Hardware Low Power Control Register">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="HW_LP_IDLE_X32" width="12" begin="27" end="16" resetval="0x0" description="Hardware idle period." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="HW_LP_EXIT_IDLE_EN" width="1" begin="1" end="1" resetval="0x1" description="When this bit is programmed to 1 the cactive_in_ddrc pin of the DDRC can be used to exit from the automatic clock stop, automatic power down or automatic self-refresh modes." range="" rwaccess="RW"/>
    <bitfield id="HW_LP_EN" width="1" begin="0" end="0" resetval="0x1" description="Enable for Hardware Low Power Interface." range="" rwaccess="RW"/>
  </register>
  <register id="DDRCTL_RFSHCTL0" acronym="DDRCTL_RFSHCTL0" offset="0x50" width="32" description="Refresh Control Register 0">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="REFRESH_MARGIN" width="4" begin="23" end="20" resetval="0x2" description="Threshold value in number of DDRSS_CTL_CLK clock cycles before the critical refresh or page timer expires." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="19" end="17" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="REFRESH_TO_X32" width="5" begin="16" end="12" resetval="0x10" description="If the refresh timer (tRFCnom, also known as tREFI) has expired at least once, but it has not expired (DDRCTL_RFSHCTL0.refresh_burst+1) times yet, then a speculative refresh may be performed. A speculative refresh is a refresh performed at a time when refresh would be useful, but before it is absolutely required." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="11" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="REFRESH_BURST" width="5" begin="8" end="4" resetval="0x0" description="The programmed value + 1 is the number of refresh timeouts that is allowed to accumulate before traffic is blocked and the refreshes are forced to execute.For information on burst refresh feature refer to section 3.9 of DDR2 JEDEC specification - JESD79-2F.pdf. For DDR2/3, the refresh is always per-rank and not per-bank. The rank refresh can be accumulated over 8*tREFI cycles using the burst refresh feature. In DDR4 mode, according to Fine Granularity feature, 8 refreshes can be postponed in 1X mode, 16 refreshes in 2X mode and 32 refreshes in 4X mode. If using PHY-initiated updates, care must be taken in the setting of DDRCTL_RFSHCTL0.refresh_burst, to ensure that tRFCmax is not violated due to a PHY-initiated update occurring shortly before a refresh burst was due. In this situation, the refresh burst will be delayed until the PHY-initiated update is complete." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PER_BANK_REFRESH" width="1" begin="2" end="2" resetval="0x0" description="1 - Per bank refresh" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="1" end="0" resetval="0xX" description="" range="" rwaccess="RW"/>
  </register>
  <register id="DDRCTL_RFSHCTL1" acronym="DDRCTL_RFSHCTL1" offset="0x54" width="32" description="Refresh Control Register 1">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="REFRESH_TIMER1_START_VALUE_X32" width="12" begin="27" end="16" resetval="0x0" description="Refresh timer start for rank 1 (only present in multi-rank configurations)." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="REFRESH_TIMER0_START_VALUE_X32" width="12" begin="11" end="0" resetval="0x0" description="Refresh timer start for rank 0 (only present in multi-rank configurations)." range="" rwaccess="RW"/>
  </register>
  <register id="DDRCTL_RFSHCTL3" acronym="DDRCTL_RFSHCTL3" offset="0x60" width="32" description="Refresh Control Register 3">
    <bitfield id="RESERVED" width="25" begin="31" end="7" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="REFRESH_MODE" width="3" begin="6" end="4" resetval="0x0" description="Fine Granularity Refresh Mode" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="3" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="REFRESH_UPDATE_LEVEL" width="1" begin="1" end="1" resetval="0x0" description="Toggle this signal (either from 0 to 1 or from 1 to 0) to indicate that the refresh register(s) have been updated." range="" rwaccess="RW"/>
    <bitfield id="DIS_AUTO_REFRESH" width="1" begin="0" end="0" resetval="0x0" description="When '1', disable auto-refresh generated by the DDR controller." range="" rwaccess="RW"/>
  </register>
  <register id="DDRCTL_RFSHTMG" acronym="DDRCTL_RFSHTMG" offset="0x64" width="32" description="Refresh Timing Register">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="T_RFC_NOM_X32" width="12" begin="27" end="16" resetval="0x62" description="tREFI: Average time interval between refreshes per rank (Specification: 7.8us for DDR2, DDR3 and DDR4. See JEDEC specification for mDDR, LPDDR2, LPDDR3 and LPDDR4).For LPDDR2/LPDDR3/LPDDR4:- if using all-bank refreshes (DDRCTL_RFSHCTL0.per_bank_refresh = 0), this register should be set to tREFIab- if using per-bank refreshes (DDRCTL_RFSHCTL0.per_bank_refresh = 1), this register should be set to tREFIpb" range="" rwaccess="RW"/>
    <bitfield id="LPDDR3_TREFBW_EN" width="1" begin="15" end="15" resetval="0x0" description="Used only when LPDDR3 memory type is connected." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="14" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="T_RFC_MIN" width="10" begin="9" end="0" resetval="0x8C" description="tRFC (min): Minimum time from refresh to refresh or activate.In LPDDR2/LPDDR3/LPDDR4 mode:- if using all-bank refreshes, the tRFCmin value in the above equations is equal to tRFCab- if using per-bank refreshes, the tRFCmin value in the above equations is equal to tRFCpbIn DDR4 mode, the tRFCmin value in the above equations is different depending on the refresh mode (fixed 1X,2X,4X) and the device density. The user should program the appropriate value from the spec based on the 'refresh_mode' and the device density that is used. Unit: Clocks." range="" rwaccess="RW"/>
  </register>
  <register id="DDRCTL_ECCCFG0" acronym="DDRCTL_ECCCFG0" offset="0x70" width="32" description="ECC Configuration Register 0">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DIS_SCRUB" width="1" begin="4" end="4" resetval="0x0" description="Disable ECC scrubs." range="" rwaccess="RW"/>
    <bitfield id="TEST_MODE" width="1" begin="3" end="3" resetval="0x0" description="If this bit is set to 1, no ECC is performed, and the ECC byte is accessed directly from co_wu_rxdata_ecc and ra_co_resp_ecc_data." range="" rwaccess="RW"/>
    <bitfield id="ECC_MODE" width="3" begin="2" end="0" resetval="0x0" description="ECC mode indicator" range="" rwaccess="RW"/>
  </register>
  <register id="DDRCTL_ECCCFG1" acronym="DDRCTL_ECCCFG1" offset="0x74" width="32" description="ECC Configuration Register 1">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DATA_POISON_BIT" width="1" begin="1" end="1" resetval="0x0" description="Selects whether to poison 1 or 2 bitsif 0 -&amp;amp;gt; 2-bit (uncorrectable) data poisoning,if 1 -&amp;amp;gt; 1-bit (correctable) data poisoning, if DDRCTL_ECCCFG1.data_poison_en=1.Programming Mode: Quasi-dynamic Group 3" range="" rwaccess="RW"/>
    <bitfield id="DATA_POISON_EN" width="1" begin="0" end="0" resetval="0x0" description="Enable ECC data poisoning - introduces ECC errors on writes to address specified by the DDRCTL_ECCPOISONADDR0/1 registers" range="" rwaccess="RW"/>
  </register>
  <register id="DDRCTL_ECCSTAT" acronym="DDRCTL_ECCSTAT" offset="0x78" width="32" description="SECDED ECC Status Register">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="ECC_UNCORRECTED_ERR" width="4" begin="19" end="16" resetval="0x0" description="Double-bit error indicators." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="ECC_CORRECTED_ERR" width="4" begin="11" end="8" resetval="0x0" description="Single-bit error indicators." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="ECC_CORRECTED_BIT_NUM" width="7" begin="6" end="0" resetval="0x0" description="Bit number corrected by single-bit ECC error." range="" rwaccess="R"/>
  </register>
  <register id="DDRCTL_ECCCLR" acronym="DDRCTL_ECCCLR" offset="0x7C" width="32" description="ECC Clear Register">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ECC_CLR_UNCORR_ERR_CNT" width="1" begin="3" end="3" resetval="0x0" description="Setting this register bit to 1 clears the currently stored uncorrected ECC error count." range="" rwaccess="RW1C"/>
    <bitfield id="ECC_CLR_CORR_ERR_CNT" width="1" begin="2" end="2" resetval="0x0" description="Setting this register bit to 1 clears the currently stored corrected ECC error count." range="" rwaccess="RW1C"/>
    <bitfield id="ECC_CLR_UNCORR_ERR" width="1" begin="1" end="1" resetval="0x0" description="Setting this register bit to 1 clears the currently stored uncorrected ECC error." range="" rwaccess="RW1C"/>
    <bitfield id="ECC_CLR_CORR_ERR" width="1" begin="0" end="0" resetval="0x0" description="Setting this register bit to 1 clears the currently stored corrected ECC error." range="" rwaccess="RW1C"/>
  </register>
  <register id="DDRCTL_ECCERRCNT" acronym="DDRCTL_ECCERRCNT" offset="0x80" width="32" description="ECC Error Counter Register">
    <bitfield id="ECC_UNCORR_ERR_CNT" width="16" begin="31" end="16" resetval="0x0" description="Number of uncorrectable ECC errors detected." range="" rwaccess="R"/>
    <bitfield id="ECC_CORR_ERR_CNT" width="16" begin="15" end="0" resetval="0x0" description="Number of correctable ECC errors detected." range="" rwaccess="R"/>
  </register>
  <register id="DDRCTL_ECCCADDR0" acronym="DDRCTL_ECCCADDR0" offset="0x84" width="32" description="ECC Corrected Error Address Register 0">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="ECC_CORR_RANK" width="1" begin="24" end="24" resetval="0x0" description="Rank number of a read resulting in a corrected ECC error" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="23" end="18" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="ECC_CORR_ROW" width="18" begin="17" end="0" resetval="0x0" description="Page/row number of a read resulting in a corrected ECC error." range="" rwaccess="R"/>
  </register>
  <register id="DDRCTL_ECCCADDR1" acronym="DDRCTL_ECCCADDR1" offset="0x88" width="32" description="ECC Corrected Error Address Register 1">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="ECC_CORR_BG" width="2" begin="25" end="24" resetval="0x0" description="Bank Group number of a read resulting in a corrected ECC error" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="5" begin="23" end="19" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="ECC_CORR_BANK" width="3" begin="18" end="16" resetval="0x0" description="Bank number of a read resulting in a corrected ECC error" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="ECC_CORR_COL" width="12" begin="11" end="0" resetval="0x0" description="Block number of a read resulting in a corrected ECC error (lowest bit not assigned here)" range="" rwaccess="R"/>
  </register>
  <register id="DDRCTL_ECCCSYN0" acronym="DDRCTL_ECCCSYN0" offset="0x8C" width="32" description="ECC Corrected Syndrome Register 0">
    <bitfield id="ECC_CORR_SYNDROMES_31_0" width="32" begin="31" end="0" resetval="0x0" description="Data pattern that resulted in a corrected error." range="" rwaccess="R"/>
  </register>
  <register id="DDRCTL_ECCCSYN2" acronym="DDRCTL_ECCCSYN2" offset="0x94" width="32" description="ECC Corrected Syndrome Register 2">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="ECC_CORR_SYNDROMES_71_64" width="8" begin="7" end="0" resetval="0x0" description="Data pattern that resulted in a corrected error one for each ECC lane, all concatenated together This register refers to the ECC byte, which is bits [71:64] for 64-bit ECC, [39:32] for 32-bit ECC, or [23:16] for 16-bit ECC" range="" rwaccess="R"/>
  </register>
  <register id="DDRCTL_ECCBITMASK0" acronym="DDRCTL_ECCBITMASK0" offset="0x98" width="32" description="ECC Corrected Data Bit Mask Register 0">
    <bitfield id="ECC_CORR_BIT_MASK_31_0" width="32" begin="31" end="0" resetval="0x0" description="Mask for the corrected data portion1 on any bit indicates that the bit has been corrected by the ECC logic0 on any bit indicates that the bit has not been corrected by the ECC logicThis register accumulates data over multiple ECC errors, to give an overall indication of which bits are being fixed." range="" rwaccess="R"/>
  </register>
  <register id="DDRCTL_ECCBITMASK2" acronym="DDRCTL_ECCBITMASK2" offset="0xA0" width="32" description="ECC Corrected Data Bit Mask Register 2">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="ECC_CORR_BIT_MASK_71_64" width="8" begin="7" end="0" resetval="0x0" description="Mask for the corrected data portion1 on any bit indicates that the bit has been corrected by the ECC logic0 on any bit indicates that the bit has not been corrected by the ECC logicThis register accumulates data over multiple ECC errors, to give an overall indication of which bits are being fixed." range="" rwaccess="R"/>
  </register>
  <register id="DDRCTL_ECCUADDR0" acronym="DDRCTL_ECCUADDR0" offset="0xA4" width="32" description="ECC Uncorrected Error Address Register 0">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="ECC_UNCORR_RANK" width="1" begin="24" end="24" resetval="0x0" description="Rank number of a read resulting in an uncorrected ECC error" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="23" end="18" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="ECC_UNCORR_ROW" width="18" begin="17" end="0" resetval="0x0" description="Page/row number of a read resulting in an uncorrected ECC error." range="" rwaccess="R"/>
  </register>
  <register id="DDRCTL_ECCUADDR1" acronym="DDRCTL_ECCUADDR1" offset="0xA8" width="32" description="ECC Uncorrected Error Address Register 1">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="ECC_UNCORR_BG" width="2" begin="25" end="24" resetval="0x0" description="Bank Group number of a read resulting in an uncorrected ECC error" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="5" begin="23" end="19" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="ECC_UNCORR_BANK" width="3" begin="18" end="16" resetval="0x0" description="Bank number of a read resulting in an uncorrected ECC error" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="ECC_UNCORR_COL" width="12" begin="11" end="0" resetval="0x0" description="Block number of a read resulting in an uncorrected ECC error (lowest bit not assigned here)" range="" rwaccess="R"/>
  </register>
  <register id="DDRCTL_ECCUSYN0" acronym="DDRCTL_ECCUSYN0" offset="0xAC" width="32" description="ECC Uncorrected Syndrome Register 0">
    <bitfield id="ECC_UNCORR_SYNDROMES_31_0" width="32" begin="31" end="0" resetval="0x0" description="Data pattern that resulted in an uncorrected error, one for each ECC lane, all concatenated together." range="" rwaccess="R"/>
  </register>
  <register id="DDRCTL_ECCUSYN2" acronym="DDRCTL_ECCUSYN2" offset="0xB4" width="32" description="ECC Uncorrected Syndrome Register 2">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="ECC_UNCORR_SYNDROMES_71_64" width="8" begin="7" end="0" resetval="0x0" description="Data pattern that resulted in an uncorrected error one for each ECC lane, all concatenated together." range="" rwaccess="R"/>
  </register>
  <register id="DDRCTL_ECCPOISONADDR0" acronym="DDRCTL_ECCPOISONADDR0" offset="0xB8" width="32" description="ECC Data Poisoning Address Register 0. If a HIF write data beat matches the address specified in this register, an ECC error will be introduced on that transaction (write/RMW), if DDRCTL_ECCCFG1.data_poison_en=1">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ECC_POISON_RANK" width="1" begin="24" end="24" resetval="0x0" description="Rank address for ECC poisoning" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="12" begin="23" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ECC_POISON_COL" width="12" begin="11" end="0" resetval="0x0" description="Column address for ECC poisoning.- In full bus width mode, ecc_poison_col [2:0] must be set to 0- In half bus width mode, ecc_poison_col [3:0] must be set to 0- In quarter bus width mode, ecc_poison_col [4:0] must be set to 0" range="" rwaccess="RW"/>
  </register>
  <register id="DDRCTL_ECCPOISONADDR1" acronym="DDRCTL_ECCPOISONADDR1" offset="0xBC" width="32" description="ECC Data Poisoning Address Register 1. If a HIF write data beat matches the address specified in this register, an ECC error will be introduced on that transaction (write/RMW), if DDRCTL_ECCCFG1.data_poison_en=1">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ECC_POISON_BG" width="2" begin="29" end="28" resetval="0x0" description="Bank Group address for ECC poisoning" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="27" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ECC_POISON_BANK" width="3" begin="26" end="24" resetval="0x0" description="Bank address for ECC poisoning" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="23" end="18" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ECC_POISON_ROW" width="18" begin="17" end="0" resetval="0x0" description="Row address for ECC poisoning." range="" rwaccess="RW"/>
  </register>
  <register id="DDRCTL_CRCPARCTL0" acronym="DDRCTL_CRCPARCTL0" offset="0xC0" width="32" description="CRC Parity Control Register0">
    <bitfield id="RESERVED" width="13" begin="31" end="19" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RETRY_CTRLUPD_WAIT" width="3" begin="18" end="16" resetval="0x0" description="Additional wait time after dfi_ctrlupd_req for retry has occurred to ensure PHY's internals (FIFO pointers) have been reset correctly." range="" rwaccess="RW"/>
    <bitfield id="RETRY_CTRLUPD_ENABLE" width="1" begin="15" end="15" resetval="0x1" description="dfi_ctrlupd_req enable for retry.0 - Disable to issue dfi_ctrlupd_req before starting retry sequenceThe DFI controller update can be used to reset PHY FIFO pointers. If both DDRCTL_CRCPARCTL0.retry_cfrlupd_enable and DDRCTL_CRCPARCTL1.alert_wait_for_sw are enabled, dfi_ctrlupd_req is issued just before software intervention time. If DDRCTL_CRCPARCTL0.retry_cfrlupd_enable is enabled, dfi_ctrlupd_req will be issued regardless of DDRCTL_DFIUPD0.dis_auto_ctrlupd." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="14" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DFI_ALERT_ERR_MAX_REACHED_INT_CLR" width="1" begin="8" end="8" resetval="0x0" description="Interrupt clear bit for DFI alert counter saturation." range="" rwaccess="RW1C"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DFI_ALERT_ERR_FATL_INT_CLR" width="1" begin="4" end="4" resetval="0x0" description="Interrupt clear bit for dfi_alert_err_fatl_int." range="" rwaccess="RW1C"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DFI_ALERT_ERR_CNT_CLR" width="1" begin="2" end="2" resetval="0x0" description="DFI alert error count clear." range="" rwaccess="RW1C"/>
    <bitfield id="DFI_ALERT_ERR_INT_CLR" width="1" begin="1" end="1" resetval="0x0" description="Interrupt clear bit for DFI alert error." range="" rwaccess="RW1C"/>
    <bitfield id="DFI_ALERT_ERR_INT_EN" width="1" begin="0" end="0" resetval="0x0" description="Interrupt enable bit for DFI alert error." range="" rwaccess="RW"/>
  </register>
  <register id="DDRCTL_CRCPARCTL1" acronym="DDRCTL_CRCPARCTL1" offset="0xC4" width="32" description="CRC Parity Control Register1">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DFI_T_PHY_RDLAT" width="7" begin="30" end="24" resetval="0x10" description="The maximum time allowed from the assertion of the dfi_rddata_en signal to the assertion of each of the corresponding bits of the dfi_rddata_valid signal." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="23" end="19" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RETRY_ADD_RD_LAT" width="3" begin="18" end="16" resetval="0x0" description="Retry additional read latency value." range="" rwaccess="RW"/>
    <bitfield id="RETRY_ADD_RD_LAT_EN" width="1" begin="15" end="15" resetval="0x0" description="Retry additional read latency enable." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="14" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CAPARITY_DISABLE_BEFORE_SR" width="1" begin="12" end="12" resetval="0x1" description="If DDR4-SDRAM's CA parity is enabled by DDRCTL_INIT6.mr5 [2:0]!=0 and this register is set to 1, CA parity is automatically disabled before Self-Refresh entry and enabled after Self-Refresh exit by issuing MR5.1 - CA parity is disabled before Self-Refresh entry0 - CA parity is not disabled before Self-Refresh entryIf Geardown is used by DDRCTL_MSTR.geardown_mode=1, this register must be set to 1.If this register set to 0, DDRCTL_DRAMTMG5.t_ckesr and DDRCTL_DRAMTMG5.t_cksre must be increased by PL(Parity latency)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="11" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ALERT_WAIT_FOR_SW" width="1" begin="9" end="9" resetval="0x1" description="After a Parity or CRC error is flagged on dfi_alert_n signal, the software has an option to read the mode registers in the DRAM before the hardware begins the retry process1 - Wait for software to read/write the mode registers before hardware begins the retry. After software is done with its operations, it will clear the alert interrupt register bit0 - Hardware can begin the retry right away after the dfi_alert_n pulse goes away.The value on this register is valid only when retry is enabled (CRCPARCTRL.crc_parity_retry_enable = 1). If this register is set to 1 and if the software doesn't clear the interrupt register after handling the parity/CRC error, then the hardware will not begin the retry process and the system will hang. In the case of Parity/CRC error, there are two possibilities when the software doesn't reset MR5[4] to 0.- (i) If 'Persistent parity' mode register bit is NOT set: the commands sent during retry and normal operation are executed without parity checking. The value in the Parity error log register MPR Page 1 is valid.- (ii) If 'Persistent parity' mode register bit is SET: Parity checking is done for commands sent during retry and normal operation. If multiple errors occur before MR5[4] is cleared, the error log in MPR Page 1 should be treated as 'Don't care'." range="" rwaccess="RW"/>
    <bitfield id="CRC_PARITY_RETRY_ENABLE" width="1" begin="8" end="8" resetval="0x0" description="1 - Enable command retry mechanism in case of C/A Parity or CRC error0 - Disable command retry mechanism when C/A Parity or CRC features are enabled." range="" rwaccess="RW"/>
    <bitfield id="CRC_INC_DM" width="1" begin="7" end="7" resetval="0x0" description="CRC Calculation setting register1 - CRC includes DM signal0 - CRC not includes DM signal Present only in designs configured to support DDR4." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="6" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CRC_ENABLE" width="1" begin="4" end="4" resetval="0x0" description="CRC enable Register1 - Enable generation of CRC0 - Disable generation of CRC The setting of this register should match the CRC mode register setting in the DRAM." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="3" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PARITY_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="C/A Parity enable register1 - Enable generation of C/A parity and detection of C/A parity error0 - Disable generation of C/A parity and disable detection of C/A parity error If RCD's parity error detection or SDRAM's parity detection is enabled, this register should be 1." range="" rwaccess="RW"/>
  </register>
  <register id="DDRCTL_CRCPARCTL2" acronym="DDRCTL_CRCPARCTL2" offset="0xC8" width="32" description="CRC Parity Control Register2">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="T_PAR_ALERT_PW_MAX" width="9" begin="24" end="16" resetval="0x30" description="Value from the DRAM spec indicating the maximum width of the dfi_alert_n pulse when a parity error occurs." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="T_CRC_ALERT_PW_MAX" width="5" begin="12" end="8" resetval="0x5" description="Value from the DRAM spec indicating the maximum width of the dfi_alert_n pulse when a CRC error occurs." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RETRY_FIFO_MAX_HOLD_TIMER_X4" width="6" begin="5" end="0" resetval="0xC" description="Indicates the maximum duration in number of DRAM clock cycles for which a command should be held in the Command Retry FIFO before it is popped out.Recommended(minimum) values:- Only C/A Parity is enabled. RoundUp((PHY Command Latency(DRAM CLK) + CAL + RCD delay + tPAR_ALERT_ON.max + tPAR_UNKNOWN + PHY Alert Latency(DRAM CLK) + board delay + PHY's max granularity of dfi_rddata beats that may be corrupted before erroneous Read) / 4) + 2- Only CRC is enabled. RoundUp((PHY Command Latency(DRAM CLK) + CAL + RCD delay + WL + 5(BL10)+ tCRC_ALERT.max + PHY Alert Latency(DRAM CLK) + board delay) / 4) + 2- If both C/A Parity and CRC are enabled, use max of (Only C/A Parity is enabled, Only CRC is enabled)" range="" rwaccess="RW"/>
  </register>
  <register id="DDRCTL_CRCPARSTAT" acronym="DDRCTL_CRCPARSTAT" offset="0xCC" width="32" description="CRC Parity Status Register">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="CMD_IN_ERR_WINDOW" width="1" begin="29" end="29" resetval="0x0" description="Indicate if commands are in the parity/crc error window." range="" rwaccess="R"/>
    <bitfield id="RETRY_OPERATING_MODE" width="1" begin="28" end="28" resetval="0x0" description="Operating mode of retry" range="" rwaccess="R"/>
    <bitfield id="RETRY_CURRENT_STATE" width="4" begin="27" end="24" resetval="0x0" description="Indicate current retry state for debug purposes only" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="23" end="23" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="DFI_ALERT_ERR_FATL_CODE" width="3" begin="22" end="20" resetval="0x0" description="Indicate reason of dfi_alert_err_fatl_int assertion- [22] MPSMX caused parity error.(RCD's parity error detection only)- [21] Parity error happens again during software intervention time- [20] MRS was in retry_fifo_max_hold_timer_x4 window from alert_n=0 or DDRCTL_STAT.operating_mode is Init. Two or more reason can be available at the same time It remains set until cleared by DDRCTL_CRCPARCTL0.dfi_alert_err_fatl_clr." range="" rwaccess="R"/>
    <bitfield id="DFI_ALERT_ERR_NO_SW" width="1" begin="19" end="19" resetval="0x0" description="Indicate whether software can perform MRS/MPR/PDA during software intervention time." range="" rwaccess="R"/>
    <bitfield id="DFI_ALERT_ERR_MAX_REACHED_INT" width="1" begin="18" end="18" resetval="0x0" description="DFI alert error counter max reached interrupt." range="" rwaccess="R"/>
    <bitfield id="DFI_ALERT_ERR_FATL_INT" width="1" begin="17" end="17" resetval="0x0" description="Fatal parity error interrupt.- MPSMX caused parity error. (RCD's parity error detection only)- Parity error happens again during software intervention time- MRS was in retry_fifo_max_hold_timer_x4 window from alert_n=0 or DDRCTL_STAT.operating_mode is Init. It remains set until cleared by DDRCTL_CRCPARCTL0.dfi_alert_err_fatl_clr. If this interrupt is asserted, system reset is strongly recommended." range="" rwaccess="R"/>
    <bitfield id="DFI_ALERT_ERR_INT" width="1" begin="16" end="16" resetval="0x0" description="DFI alert error interrupt." range="" rwaccess="R"/>
    <bitfield id="DFI_ALERT_ERR_CNT" width="16" begin="15" end="0" resetval="0x0" description="DFI alert error count." range="" rwaccess="R"/>
  </register>
  <register id="DDRCTL_INIT0" acronym="DDRCTL_INIT0" offset="0xD0" width="32" description="SDRAM Initialization Register 0">
    <bitfield id="SKIP_DRAM_INIT" width="2" begin="31" end="30" resetval="0x0" description="If lower bit is enabled the SDRAM initialization routine is skipped." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="29" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="POST_CKE_X1024" width="10" begin="25" end="16" resetval="0x2" description="Cycles to wait after driving CKE high to start the SDRAM initialization sequence." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRE_CKE_X1024" width="12" begin="11" end="0" resetval="0x4E" description="Cycles to wait after reset before driving CKE high to start the SDRAM initialization sequence." range="" rwaccess="RW"/>
  </register>
  <register id="DDRCTL_INIT1" acronym="DDRCTL_INIT1" offset="0xD4" width="32" description="SDRAM Initialization Register 1">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DRAM_RSTN_X1024" width="9" begin="24" end="16" resetval="0x0" description="Number of cycles to assert SDRAM reset signal during init sequence." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PRE_OCD_X32" width="4" begin="3" end="0" resetval="0x0" description="Wait period before driving the OCD complete command to SDRAM." range="" rwaccess="RW"/>
  </register>
  <register id="DDRCTL_INIT2" acronym="DDRCTL_INIT2" offset="0xD8" width="32" description="SDRAM Initialization Register 2">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="IDLE_AFTER_RESET_X32" width="8" begin="15" end="8" resetval="0xD" description="Idle time after the reset command, tINIT4." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="MIN_STABLE_CLOCK_X1" width="4" begin="3" end="0" resetval="0x5" description="Time to wait after the first CKE high, tINIT2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRCTL_INIT3" acronym="DDRCTL_INIT3" offset="0xDC" width="32" description="SDRAM Initialization Register 3">
    <bitfield id="MR" width="16" begin="31" end="16" resetval="0x0" description="DDR2: Value to write to MR register.DDR3/DDR4: Value loaded into MR0 register.mDDR: Value to write to MR register.LPDDR2/LPDDR3/LPDDR4 - Value to write to MR1 register" range="" rwaccess="RW"/>
    <bitfield id="EMR" width="16" begin="15" end="0" resetval="0x510" description="DDR2: Value to write to EMR register.DDR3/DDR4: Value to write to MR1 register Set bit 7 to 0. If PHY-evaluation mode training is enabled, this bit is set appropriately by the DDR controller during write leveling.mDDR: Value to write to EMR register.LPDDR2/LPDDR3/LPDDR4 - Value to write to MR2 register" range="" rwaccess="RW"/>
  </register>
  <register id="DDRCTL_INIT4" acronym="DDRCTL_INIT4" offset="0xE0" width="32" description="SDRAM Initialization Register 4">
    <bitfield id="EMR2" width="16" begin="31" end="16" resetval="0x0" description="DDR2: Value to write to EMR2 register.LPDDR2/LPDDR3/LPDDR4: Value to write to MR3 registermDDR: Unused" range="" rwaccess="RW"/>
    <bitfield id="EMR3" width="16" begin="15" end="0" resetval="0x0" description="DDR2: Value to write to EMR3 register.mDDR/LPDDR2/LPDDR3: UnusedLPDDR4: Value to write to MR13 register" range="" rwaccess="RW"/>
  </register>
  <register id="DDRCTL_INIT5" acronym="DDRCTL_INIT5" offset="0xE4" width="32" description="SDRAM Initialization Register 5">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DEV_ZQINIT_X32" width="8" begin="23" end="16" resetval="0x10" description="ZQ initial calibration, tZQINIT." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="MAX_AUTO_INIT_X1024" width="10" begin="9" end="0" resetval="0x4" description="Maximum duration of the auto initialization, tINIT5." range="" rwaccess="RW"/>
  </register>
  <register id="DDRCTL_INIT6" acronym="DDRCTL_INIT6" offset="0xE8" width="32" description="SDRAM Initialization Register 6">
    <bitfield id="MR4" width="16" begin="31" end="16" resetval="0x0" description="DDR4- Value to be loaded into SDRAM MR4 registers." range="" rwaccess="RW"/>
    <bitfield id="MR5" width="16" begin="15" end="0" resetval="0x0" description="DDR4- Value to be loaded into SDRAM MR5 registers." range="" rwaccess="RW"/>
  </register>
  <register id="DDRCTL_INIT7" acronym="DDRCTL_INIT7" offset="0xEC" width="32" description="SDRAM Initialization Register 7">
    <bitfield id="MR22" width="16" begin="31" end="16" resetval="0x0" description="LPDDR4- Value to be loaded into SDRAM MR22 registers." range="" rwaccess="RW"/>
    <bitfield id="MR6" width="16" begin="15" end="0" resetval="0x0" description="DDR4- Value to be loaded into SDRAM MR6 registers." range="" rwaccess="RW"/>
  </register>
  <register id="DDRCTL_DIMMCTL" acronym="DDRCTL_DIMMCTL" offset="0xF0" width="32" description="DIMM Control Register">
    <bitfield id="RESERVED" width="25" begin="31" end="7" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="LRDIMM_BCOM_CMD_PROT" width="1" begin="6" end="6" resetval="0x0" description="Protects the timing restrictions (tBCW/tMRC) between consecutive BCOM commands defined in the Data Buffer specification." range="" rwaccess="RW"/>
    <bitfield id="DIMM_DIS_BG_MIRRORING" width="1" begin="5" end="5" resetval="0x0" description="Disabling Address Mirroring for BG bits." range="" rwaccess="RW"/>
    <bitfield id="MRS_BG1_EN" width="1" begin="4" end="4" resetval="0x0" description="Enable for BG1 bit of MRS command." range="" rwaccess="RW"/>
    <bitfield id="MRS_A17_EN" width="1" begin="3" end="3" resetval="0x0" description="Enable for A17 bit of MRS command." range="" rwaccess="RW"/>
    <bitfield id="DIMM_OUTPUT_INV_EN" width="1" begin="2" end="2" resetval="0x0" description="Output Inversion Enable (for DDR4 RDIMM/LRDIMM implementations only)." range="" rwaccess="RW"/>
    <bitfield id="DIMM_ADDR_MIRR_EN" width="1" begin="1" end="1" resetval="0x0" description="Address Mirroring Enable (for multi-rank UDIMM implementations and multi-rank DDR4 RDIMM/LRDIMM implementations)." range="" rwaccess="RW"/>
    <bitfield id="DIMM_STAGGER_CS_EN" width="1" begin="0" end="0" resetval="0x0" description="Staggering enable for multi-rank accesses (for multi-rank UDIMM, RDIMM and LRDIMM implementations only)." range="" rwaccess="RW"/>
  </register>
  <register id="DDRCTL_RANKCTL" acronym="DDRCTL_RANKCTL" offset="0xF4" width="32" description="Rank Control Register">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DIFF_RANK_WR_GAP" width="4" begin="11" end="8" resetval="0x6" description="Only present for multi-rank configurations.- PHY requirement: tphy_wrcsgap If CRC feature is enabled, should be increased by 1. If write preamble is set to 2tCK(DDR4 only), should be increased by 1. If write postamble is set to 1.5tCK(LPDDR4 only), should be increased by 1.- ODT requirement: The value programmed in this register takes care of the ODT switch off timing requirement when switching ranks during writes. For LPDDR4, the requirement is ODTLoff - ODTLon - BL/2 + 1" range="" rwaccess="RW"/>
    <bitfield id="DIFF_RANK_RD_GAP" width="4" begin="7" end="4" resetval="0x6" description="Only present for multi-rank configurations.- PHY requirement: tphy_rdcsgap If read preamble is set to 2tCK(DDR4 only), should be increased by 1. If read postamble is set to 1.5tCK(LPDDR4 only), should be increased by 1.- ODT requirement: The value programmed in this register takes care of the ODT switch off timing requirement when switching ranks during reads." range="" rwaccess="RW"/>
    <bitfield id="MAX_RANK_RD" width="4" begin="3" end="0" resetval="0xF" description="Only present for multi-rank configurations." range="" rwaccess="RW"/>
  </register>
  <register id="DDRCTL_DRAMTMG0" acronym="DDRCTL_DRAMTMG0" offset="0x100" width="32" description="SDRAM Timing Register 0">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="WR2PRE" width="7" begin="30" end="24" resetval="0xF" description="Minimum time between write and precharge to same bank.Specifications: WL + BL/2 + tWR = approximately 8 cycles + 15 ns = 14 clocks MHz and less for lower frequencies where:- WL = write latency- BL = burst length. This must match the value programmed in the BL bit of the mode register to the SDRAM. BST (burst terminate) is not supported at present.- tWR = Write recovery time. This comes directly from the SDRAM specification. Add one extra cycle for LPDDR2/LPDDR3/LPDDR4 for this parameter." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="T_FAW" width="6" begin="21" end="16" resetval="0x10" description="tFAW Valid only when 8 or more banks(or banks x bank groups) are present." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="T_RAS_MAX" width="7" begin="14" end="8" resetval="0x1B" description="tRAS(max): Maximum time between activate and precharge to same bank." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="T_RAS_MIN" width="6" begin="5" end="0" resetval="0xF" description="tRAS(min): Minimum time between activate and precharge to the same bank." range="" rwaccess="RW"/>
  </register>
  <register id="DDRCTL_DRAMTMG1" acronym="DDRCTL_DRAMTMG1" offset="0x104" width="32" description="SDRAM Timing Register 1">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="T_XP" width="5" begin="20" end="16" resetval="0x8" description="tXP: Minimum time after power-down exit to any operation." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RD2PRE" width="6" begin="13" end="8" resetval="0x4" description="tRTP: Minimum time from read to precharge of same bank." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="T_RC" width="7" begin="6" end="0" resetval="0x14" description="tRC: Minimum time between activates to same bank." range="" rwaccess="RW"/>
  </register>
  <register id="DDRCTL_DRAMTMG2" acronym="DDRCTL_DRAMTMG2" offset="0x108" width="32" description="SDRAM Timing Register 2">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="WRITE_LATENCY" width="6" begin="29" end="24" resetval="0x3" description="Set to WL Time from write command to write data on SDRAM interface." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="READ_LATENCY" width="6" begin="21" end="16" resetval="0x5" description="Set to RL Time from read command to read data on SDRAM interface." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RD2WR" width="6" begin="13" end="8" resetval="0x6" description="DDR2/3/mDDR: RL + BL/2 + 2 - WLDDR4: RL + BL/2 + 1 + WR_PREAMBLE - WLLPDDR2/LPDDR3: RL + BL/2 + RU(tDQSCKmax/tCK) + 1 - WLLPDDR4(DQ ODT is Disabled): RL + BL/2 + RU(tDQSCKmax/tCK) + WR_PREAMBLE + RD_POSTAMBLE - WLLPDDR4(DQ ODT is Enabled) : RL + BL/2 + RU(tDQSCKmax/tCK) + RD_POSTAMBLE - ODTLon - RU(tODTon(min)/tCK) Minimum time from read command to write command.- WL = write latency- BL = burst length. This must match the value programmed in the BL bit of the mode register to the SDRAM- RL = read latency = CAS latency- WR_PREAMBLE = write preamble. This is unique to DDR4 and LPDDR4.- RD_POSTAMBLE = read postamble. This is unique to LPDDR4. For LPDDR2/LPDDR3/LPDDR4, if derating is enabled (DDRCTL_DERATEEN.derate_enable=1), derated tDQSCKmax should be used." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="WR2RD" width="6" begin="5" end="0" resetval="0xD" description="DDR4: CWL + PL + BL/2 + tWTR_LLPDDR2/3/4: WL + BL/2 + tWTR + 1Others: CWL + BL/2 + tWTRIn DDR4, minimum time from write command to read command for same bank group.- CWL = CAS write latency- WL = Write latency- PL = Parity latency- BL = burst length. This must match the value programmed in the BL bit of the mode register to the SDRAM- tWTR_L = internal write to read command delay for same bank group. This comes directly from the SDRAM specification.- tWTR = internal write to read command delay. This comes directly from the SDRAM specification. Add one extra cycle for LPDDR2/LPDDR3/LPDDR4 operation." range="" rwaccess="RW"/>
  </register>
  <register id="DDRCTL_DRAMTMG3" acronym="DDRCTL_DRAMTMG3" offset="0x10C" width="32" description="SDRAM Timing Register 3">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="T_MRW" width="10" begin="29" end="20" resetval="0x5" description="Time to wait after a mode register write or read (MRW or MRR).LPDDR2 typically requires value of 5.LPDDR3 typically requires value of 10.LPDDR4: Set this to the larger of tMRW and tMRWCKEL.For LPDDR2, this register is used for the time from a MRW/MRR to all other commands." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="19" end="18" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="T_MRD" width="6" begin="17" end="12" resetval="0x4" description="tMRD: Cycles to wait after a mode register write or read." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="11" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="T_MOD" width="10" begin="9" end="0" resetval="0xC" description="tMOD: Parameter used only in DDR3 and DDR4." range="" rwaccess="RW"/>
  </register>
  <register id="DDRCTL_DRAMTMG4" acronym="DDRCTL_DRAMTMG4" offset="0x110" width="32" description="SDRAM Timing Register 4">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="T_RCD" width="5" begin="28" end="24" resetval="0x5" description="tRCD - tAL: Minimum time from activate to read or write command to same bank." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="T_CCD" width="4" begin="19" end="16" resetval="0x4" description="DDR4: tCCD_L: This is the minimum time between two reads or two writes for same bank group." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="T_RRD" width="4" begin="11" end="8" resetval="0x4" description="DDR4: tRRD_L: Minimum time between activates from bank 'a' to bank 'b' for same bank group." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="T_RP" width="5" begin="4" end="0" resetval="0x5" description="tRP: Minimum time from precharge to activate of same bank." range="" rwaccess="RW"/>
  </register>
  <register id="DDRCTL_DRAMTMG5" acronym="DDRCTL_DRAMTMG5" offset="0x114" width="32" description="SDRAM Timing Register 5">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="T_CKSRX" width="4" begin="27" end="24" resetval="0x5" description="This is the time before Self Refresh Exit that CK is maintained as a valid clock before issuing SRX." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="T_CKSRE" width="4" begin="19" end="16" resetval="0x5" description="This is the time after Self Refresh Down Entry that CK is maintained as a valid clock.(*)Only if DDRCTL_CRCPARCTL1.caparity_disable_before_sr=0, this register should be increased by PL." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="T_CKESR" width="6" begin="13" end="8" resetval="0x4" description="Minimum CKE low width for Self refresh or Self refresh power down entry to exit timing in memory clock cycles.(*)Only if DDRCTL_CRCPARCTL1.caparity_disable_before_sr=0, this register should be increased by PL." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="T_CKE" width="5" begin="4" end="0" resetval="0x3" description="Minimum number of cycles of CKE HIGH/LOW during power-down and self refresh." range="" rwaccess="RW"/>
  </register>
  <register id="DDRCTL_DRAMTMG6" acronym="DDRCTL_DRAMTMG6" offset="0x118" width="32" description="SDRAM Timing Register 6">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="T_CKDPDE" width="4" begin="27" end="24" resetval="0x2" description="This is the time after Deep Power Down Entry that CK is maintained as a valid clock." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="T_CKDPDX" width="4" begin="19" end="16" resetval="0x2" description="This is the time before Deep Power Down Exit that CK is maintained as a valid clock before issuing DPDX." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="T_CKCSX" width="4" begin="3" end="0" resetval="0x5" description="This is the time before Clock Stop Exit that CK is maintained as a valid clock before issuing Clock Stop Exit." range="" rwaccess="RW"/>
  </register>
  <register id="DDRCTL_DRAMTMG7" acronym="DDRCTL_DRAMTMG7" offset="0x11C" width="32" description="SDRAM Timing Register 7">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="T_CKPDE" width="4" begin="11" end="8" resetval="0x2" description="This is the time after Power Down Entry that CK is maintained as a valid clock." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="T_CKPDX" width="4" begin="3" end="0" resetval="0x2" description="This is the time before Power Down Exit that CK is maintained as a valid clock before issuing PDX." range="" rwaccess="RW"/>
  </register>
  <register id="DDRCTL_DRAMTMG8" acronym="DDRCTL_DRAMTMG8" offset="0x120" width="32" description="SDRAM Timing Register 8">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="T_XS_FAST_X32" width="7" begin="30" end="24" resetval="0x3" description="tXS_FAST: Exit Self Refresh to ZQCL, ZQCS and MRS (only CL, WR, RTP and Geardown mode)." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="23" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="T_XS_ABORT_X32" width="7" begin="22" end="16" resetval="0x3" description="tXS_ABORT: Exit Self Refresh to commands not requiring a locked DLL in Self Refresh Abort." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="T_XS_DLL_X32" width="7" begin="14" end="8" resetval="0x44" description="tXSDLL: Exit Self Refresh to commands requiring a locked DLL." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="T_XS_X32" width="7" begin="6" end="0" resetval="0x5" description="tXS: Exit Self Refresh to commands not requiring a locked DLL." range="" rwaccess="RW"/>
  </register>
  <register id="DDRCTL_DRAMTMG9" acronym="DDRCTL_DRAMTMG9" offset="0x124" width="32" description="SDRAM Timing Register 9">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DDR4_WR_PREAMBLE" width="1" begin="30" end="30" resetval="0x0" description="DDR4 Write preamble mode0 - 1tCK preamble1 - 2tCK preambleProgramming Mode: Quasi-dynamic Group 2 and Group 4" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="29" end="19" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="T_CCD_S" width="3" begin="18" end="16" resetval="0x4" description="tCCD_S: This is the minimum time between two reads or two writes for different bank group." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="T_RRD_S" width="4" begin="11" end="8" resetval="0x4" description="tRRD_S: Minimum time between activates from bank 'a' to bank 'b' for different bank group." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="WR2RD_S" width="6" begin="5" end="0" resetval="0xD" description="CWL + PL + BL/2 + tWTR_S Minimum time from write command to read command for different bank group.- CWL = CAS write latency- PL = Parity latency- BL = burst length. This must match the value programmed in the BL bit of the mode register to the SDRAM- tWTR_S = internal write to read command delay for different bank group. This comes directly from the SDRAM specification." range="" rwaccess="RW"/>
  </register>
  <register id="DDRCTL_DRAMTMG10" acronym="DDRCTL_DRAMTMG10" offset="0x128" width="32" description="SDRAM Timing Register 10">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="T_SYNC_GEAR" width="5" begin="20" end="16" resetval="0x1C" description="Indicates the time between MRS command and the sync pulse time." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="T_CMD_GEAR" width="5" begin="12" end="8" resetval="0x18" description="Sync pulse to first valid command." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="T_GEAR_SETUP" width="2" begin="3" end="2" resetval="0x2" description="Geardown setup time." range="" rwaccess="RW"/>
    <bitfield id="T_GEAR_HOLD" width="2" begin="1" end="0" resetval="0x2" description="Geardown hold time." range="" rwaccess="RW"/>
  </register>
  <register id="DDRCTL_DRAMTMG11" acronym="DDRCTL_DRAMTMG11" offset="0x12C" width="32" description="SDRAM Timing Register 11">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="POST_MPSM_GAP_X32" width="7" begin="30" end="24" resetval="0x44" description="tXMPDLL: This is the minimum Exit MPSM to commands requiring a locked DLL." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="T_MPX_LH" width="5" begin="20" end="16" resetval="0xC" description="tMPX_LH: This is the minimum CS_n Low hold time to CKE rising edge." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="T_MPX_S" width="2" begin="9" end="8" resetval="0x2" description="tMPX_S: Minimum time CS setup time to CKE." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="T_CKMPE" width="5" begin="4" end="0" resetval="0x1C" description="tCKMPE: Minimum valid clock requirement after MPSM entry." range="" rwaccess="RW"/>
  </register>
  <register id="DDRCTL_DRAMTMG12" acronym="DDRCTL_DRAMTMG12" offset="0x130" width="32" description="SDRAM Timing Register 12">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="T_CMDCKE" width="2" begin="17" end="16" resetval="0x2" description="tCMDCKE: Delay from valid command to CKE input LOW." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="15" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="T_MRD_PDA" width="5" begin="4" end="0" resetval="0x10" description="tMRD_PDA: This is the Mode Register Set command cycle time in PDA mode." range="" rwaccess="RW"/>
  </register>
  <register id="DDRCTL_DRAMTMG13" acronym="DDRCTL_DRAMTMG13" offset="0x134" width="32" description="SDRAM Timing Register 13">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ODTLOFF" width="7" begin="30" end="24" resetval="0x1C" description="LPDDR4: tODTLoff: This is the latency from CAS-2 command to tODToff reference." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="T_CCD_MW" width="6" begin="21" end="16" resetval="0x20" description="LPDDR4: tCCDMW: This is the minimum time from write or masked write to masked write command for same bank." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="13" begin="15" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="T_PPD" width="3" begin="2" end="0" resetval="0x4" description="LPDDR4: tPPD: This is the minimum time from precharge to precharge command." range="" rwaccess="RW"/>
  </register>
  <register id="DDRCTL_DRAMTMG14" acronym="DDRCTL_DRAMTMG14" offset="0x138" width="32" description="SDRAM Timing Register 14">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="T_XSR" width="12" begin="11" end="0" resetval="0xA0" description="tXSR: Exit Self Refresh to any command." range="" rwaccess="RW"/>
  </register>
  <register id="DDRCTL_DRAMTMG15" acronym="DDRCTL_DRAMTMG15" offset="0x13C" width="32" description="SDRAM Timing Register 15">
    <bitfield id="EN_DFI_LP_T_STAB" width="1" begin="31" end="31" resetval="0x0" description="1 - Enable using tSTAB when exiting DFI LP. Needs to be set when the PHY is stopping the clock during DFI LP to save maximum power." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="23" begin="30" end="8" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="T_STAB_X32" width="8" begin="7" end="0" resetval="0x0" description="tSTAB: Stabilization time.- when exiting power saving mode, if the clock was stopped, after re-enabling it the clock must be stable for a time specified by tSTAB- in the case of input clock frequency change (DDR4)- after issuing control words that refers to clock timing (Specification: 6us for DDR3, 5us for DDR4)" range="" rwaccess="RW"/>
  </register>
  <register id="DDRCTL_ZQCTL0" acronym="DDRCTL_ZQCTL0" offset="0x180" width="32" description="ZQ Control Register 0">
    <bitfield id="DIS_AUTO_ZQ" width="1" begin="31" end="31" resetval="0x0" description="1 - Disable DDR controller generation of ZQCS/MPC(ZQ calibration) command. Register DDRCTL_DBGCMD.zq_calib_short can be used instead to issue ZQ calibration request from APB module." range="" rwaccess="RW"/>
    <bitfield id="DIS_SRX_ZQCL" width="1" begin="30" end="30" resetval="0x0" description="1 - Disable issuing of ZQCL/MPC(ZQ calibration) command at Self-Refresh/SR-Powerdown exit. Only applicable when run in DDR3 or DDR4 or LPDDR2 or LPDDR3 or LPDDR4 mode." range="" rwaccess="RW"/>
    <bitfield id="ZQ_RESISTOR_SHARED" width="1" begin="29" end="29" resetval="0x0" description="1 - Denotes that ZQ resistor is shared between ranks. Means ZQinit/ZQCL/ZQCS/MPC(ZQ calibration) commands are sent to one rank at a time with tZQinit/tZQCL/tZQCS/tZQCAL/tZQLAT timing met between commands so that commands to different ranks do not overlap." range="" rwaccess="RW"/>
    <bitfield id="DIS_MPSMX_ZQCL" width="1" begin="28" end="28" resetval="0x0" description="1 - Disable issuing of ZQCL command at Maximum Power Saving Mode exit. Only applicable when run in DDR4 mode." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="27" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="T_ZQ_LONG_NOP" width="11" begin="26" end="16" resetval="0x200" description="tZQoper for DDR3/DDR4, tZQCL for LPDDR2/LPDDR3, tZQCAL for LPDDR4: Number of DDRSS_CTL_CLK clock cycles of NOP required after a ZQCL (ZQ calibration long)/MPC(ZQ Start) command is issued to SDRAM.DDR3/DDR4: program this to tZQoper/2 and round it up to the next integer value.LPDDR2/LPDDR3: program this to tZQCL/2 and round it up to the next integer value.LPDDR4: program this to tZQCAL/2 and round it up to the next integer value.This is only present for designs supporting DDR3/DDR4 or LPDDR2/LPDDR3/LPDDR4 devices." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="T_ZQ_SHORT_NOP" width="10" begin="9" end="0" resetval="0x40" description="tZQCS for DDR3/DD4/LPDDR2/LPDDR3, tZQLAT for LPDDR4: Number of DDRSS_CTL_CLK clock cycles of NOP required after a ZQCS (ZQ calibration short)/MPC(ZQ Latch) command is issued to SDRAM." range="" rwaccess="RW"/>
  </register>
  <register id="DDRCTL_ZQCTL1" acronym="DDRCTL_ZQCTL1" offset="0x184" width="32" description="ZQ Control Register 1">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="T_ZQ_RESET_NOP" width="10" begin="29" end="20" resetval="0x20" description="tZQReset: Number of DDRSS_CTL_CLK clock cycles of NOP required after a ZQReset (ZQ calibration Reset) command is issued to SDRAM." range="" rwaccess="RW"/>
    <bitfield id="T_ZQ_SHORT_INTERVAL_X1024" width="20" begin="19" end="0" resetval="0x100" description="Average interval to wait between automatically issuing ZQCS (ZQ calibration short)/MPC(ZQ calibration) commands to DDR3/DDR4/LPDDR2/LPDDR3/LPDDR4 devices." range="" rwaccess="RW"/>
  </register>
  <register id="DDRCTL_ZQCTL2" acronym="DDRCTL_ZQCTL2" offset="0x188" width="32" description="ZQ Control Register 2">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0xX" description="" range="" rwaccess="W"/>
    <bitfield id="ZQ_RESET" width="1" begin="0" end="0" resetval="0x0" description="Setting this register bit to 1 triggers a ZQ Reset operation." range="" rwaccess="W1S"/>
  </register>
  <register id="DDRCTL_ZQSTAT" acronym="DDRCTL_ZQSTAT" offset="0x18C" width="32" description="ZQ Status Register">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="ZQ_RESET_BUSY" width="1" begin="0" end="0" resetval="0x0" description="SoC core may initiate a ZQ Reset operation only if this signal is low." range="" rwaccess="R"/>
  </register>
  <register id="DDRCTL_DFITMG0" acronym="DDRCTL_DFITMG0" offset="0x190" width="32" description="DFI Timing Register 0">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DFI_T_CTRL_DELAY" width="5" begin="28" end="24" resetval="0x7" description="Specifies the number of DDRSS_CTL_CLK clock cycles after an assertion or de-assertion of the DFI control signals that the control signals at the PHY-DRAM interface reflect the assertion or de-assertion." range="" rwaccess="RW"/>
    <bitfield id="DFI_RDDATA_USE_DFI_PHY_CLK" width="1" begin="23" end="23" resetval="0x0" description="Defines whether dfi_rddata_en/dfi_rddata/dfi_rddata_valid is generated using HDR (DDRSS_CTL_CLK clock) or SDR (2 x DDRSS_CTL_CLK clock) values.- 0 in terms of HDR (DDRSS_CTL_CLK clock) cycles- 1 in terms of SDR (2 x DDRSS_CTL_CLK clock) cyclesIf using a DWC DDR3/2 PHY, DWC DDR2/3-Lite/mDDR PHY, DWC DDR multiPHY or DWC Gen2 DDR multiPHY, this field must be set to 0, otherwise it must be set to 1.Programming Mode: Static" range="" rwaccess="RW"/>
    <bitfield id="DFI_T_RDDATA_EN" width="7" begin="22" end="16" resetval="0x2" description="Time from the assertion of a read command on the DFI interface to the assertion of the dfi_rddata_en signal." range="" rwaccess="RW"/>
    <bitfield id="DFI_WRDATA_USE_DFI_PHY_CLK" width="1" begin="15" end="15" resetval="0x0" description="Defines whether dfi_wrdata_en/dfi_wrdata/dfi_wrdata_mask is generated using HDR (DDRSS_CTL_CLK clock) or SDR (2 x DDRSS_CTL_CLK clock) values. Selects whether value in DDRCTL_DFITMG0.dfi_tphy_wrlat is in terms of HDR (DDRSS_CTL_CLK clock) or SDR (2 x DDRSS_CTL_CLK clock) cyclesSelects whether value in DDRCTL_DFITMG0.dfi_tphy_wrdata is in terms of HDR (DDRSS_CTL_CLK clock) or SDR (2 x DDRSS_CTL_CLK clock) cycles- 0 in terms of HDR (DDRSS_CTL_CLK clock) cycles- 1 in terms of SDR (2 x DDRSS_CTL_CLK clock) cyclesIf using a DWC DDR3/2 PHY, DWC DDR2/3-Lite/mDDR PHY, DWC DDR multiPHY or DWC Gen2 DDR multiPHY, this field must be set to 0, otherwise it must be set to 1.Programming Mode: Static" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="14" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DFI_TPHY_WRDATA" width="6" begin="13" end="8" resetval="0x0" description="Specifies the number of clock cycles between when dfi_wrdata_en is asserted to when the associated write data is driven on the dfi_wrdata signal." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DFI_TPHY_WRLAT" width="6" begin="5" end="0" resetval="0x2" description="Write latency Number of clocks from the write command to write data enable (dfi_wrdata_en)." range="" rwaccess="RW"/>
  </register>
  <register id="DDRCTL_DFITMG1" acronym="DDRCTL_DFITMG1" offset="0x194" width="32" description="DFI Timing Register 1">
    <bitfield id="DFI_T_CMD_LAT" width="4" begin="31" end="28" resetval="0x0" description="Specifies the number of 2 x DDRSS_CTL_CLK clock cycles between when the dfi_cs signal is asserted and when the associated command is driven." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="27" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DFI_T_PARIN_LAT" width="2" begin="25" end="24" resetval="0x0" description="Specifies the number of 2 x DDRSS_CTL_CLK clock cycles between when the dfi_cs signal is asserted and when the associated dfi_parity_in signal is driven." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DFI_T_WRDATA_DELAY" width="5" begin="20" end="16" resetval="0x0" description="Specifies the number of DDRSS_CTL_CLK clock cycles between when the dfi_wrdata_en signal is asserted and when the corresponding write data transfer is completed on the DRAM bus." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DFI_T_DRAM_CLK_DISABLE" width="5" begin="12" end="8" resetval="0x4" description="Specifies the number of DDRSS_CTL_CLK clock cycles from the assertion of the dfi_dram_clk_disable signal on the DFI until the clock to the DRAM memory devices, at the PHY-DRAM boundary, maintains a low value." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DFI_T_DRAM_CLK_ENABLE" width="5" begin="4" end="0" resetval="0x4" description="Specifies the number of DDRSS_CTL_CLK clock cycles from the de-assertion of the dfi_dram_clk_disable signal on the DFI until the first valid rising edge of the clock to the DRAM memory devices, at the PHY-DRAM boundary." range="" rwaccess="RW"/>
  </register>
  <register id="DDRCTL_DFILPCFG0" acronym="DDRCTL_DFILPCFG0" offset="0x198" width="32" description="DFI Low Power Configuration Register 0">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DFI_TLP_RESP" width="5" begin="28" end="24" resetval="0x7" description="Setting in DDRSS_CTL_CLK clock cycles for DFI's tlp_resp time." range="" rwaccess="RW"/>
    <bitfield id="DFI_LP_WAKEUP_DPD" width="4" begin="23" end="20" resetval="0x0" description="Value in DDRSS_CTL_CLK clock cycles to drive on dfi_lp_wakeup signal when Deep Power Down mode is entered.This is only present for designs supporting mDDR or LPDDR2/LPDDR3 devices." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="19" end="17" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DFI_LP_EN_DPD" width="1" begin="16" end="16" resetval="0x0" description="Enables DFI Low Power interface handshaking during Deep Power Down Entry/Exit.This is only present for designs supporting mDDR or LPDDR2/LPDDR3 devices." range="" rwaccess="RW"/>
    <bitfield id="DFI_LP_WAKEUP_SR" width="4" begin="15" end="12" resetval="0x0" description="Value in DFI clpck cycles to drive on dfi_lp_wakeup signal when Self Refresh mode is entered." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="11" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DFI_LP_EN_SR" width="1" begin="8" end="8" resetval="0x0" description="Enables DFI Low Power interface handshaking during Self Refresh Entry/Exit." range="" rwaccess="RW"/>
    <bitfield id="DFI_LP_WAKEUP_PD" width="4" begin="7" end="4" resetval="0x0" description="Value in DDRSS_CTL_CLK clock cycles to drive on dfi_lp_wakeup signal when Power Down mode is entered." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="3" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DFI_LP_EN_PD" width="1" begin="0" end="0" resetval="0x0" description="Enables DFI Low Power interface handshaking during Power Down Entry/Exit." range="" rwaccess="RW"/>
  </register>
  <register id="DDRCTL_DFILPCFG1" acronym="DDRCTL_DFILPCFG1" offset="0x19C" width="32" description="DFI Low Power Configuration Register 1">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DFI_LP_WAKEUP_MPSM" width="4" begin="7" end="4" resetval="0x0" description="Value in DDRSS_CTL_CLK clock cycles to drive on dfi_lp_wakeup signal when Maximum Power Saving Mode is entered.This is only present for designs supporting DDR4 devices." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="3" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DFI_LP_EN_MPSM" width="1" begin="0" end="0" resetval="0x0" description="Enables DFI Low Power interface handshaking during Maximum Power Saving Mode Entry/Exit." range="" rwaccess="RW"/>
  </register>
  <register id="DDRCTL_DFIUPD0" acronym="DDRCTL_DFIUPD0" offset="0x1A0" width="32" description="DFI Update Register 0">
    <bitfield id="DIS_AUTO_CTRLUPD" width="1" begin="31" end="31" resetval="0x0" description="When '1', disable the automatic dfi_ctrlupd_req generation by the DDR controller." range="" rwaccess="RW"/>
    <bitfield id="DIS_AUTO_CTRLUPD_SRX" width="1" begin="30" end="30" resetval="0x0" description="When '1', disable the automatic dfi_ctrlupd_req generation by the DDR controller at self-refresh exit." range="" rwaccess="RW"/>
    <bitfield id="CTRLUPD_PRE_SRX" width="1" begin="29" end="29" resetval="0x0" description="Selects dfi_ctrlupd_req requirements at SRX:0 - send ctrlupd after SRX1 - send ctrlupd before SRX If DDRCTL_DFIUPD0.dis_auto_ctrlupd_srx=1, this register has no impact, because no dfi_ctrlupd_req will be issued when SRX." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="28" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DFI_T_CTRLUP_MAX" width="10" begin="25" end="16" resetval="0x40" description="Specifies the maximum number of DDRSS_CTL_CLK clock cycles that the dfi_ctrlupd_req signal can assert." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DFI_T_CTRLUP_MIN" width="10" begin="9" end="0" resetval="0x3" description="Specifies the minimum number of DDRSS_CTL_CLK clock cycles that the dfi_ctrlupd_req signal must be asserted." range="" rwaccess="RW"/>
  </register>
  <register id="DDRCTL_DFIUPD1" acronym="DDRCTL_DFIUPD1" offset="0x1A4" width="32" description="DFI Update Register 1">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DFI_T_CTRLUPD_INTERVAL_MIN_X1024" width="8" begin="23" end="16" resetval="0x1" description="This is the minimum amount of time between DDR controller initiated DFI update requests (which is executed whenever the DDR controller is idle)." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DFI_T_CTRLUPD_INTERVAL_MAX_X1024" width="8" begin="7" end="0" resetval="0x1" description="This is the maximum amount of time between DDR controller initiated DFI update requests." range="" rwaccess="RW"/>
  </register>
  <register id="DDRCTL_DFIUPD2" acronym="DDRCTL_DFIUPD2" offset="0x1A8" width="32" description="DFI Update Register 2">
    <bitfield id="DFI_PHYUPD_EN" width="1" begin="31" end="31" resetval="0x1" description="Enables the support for acknowledging PHY-initiated updates:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="31" begin="30" end="0" resetval="0xX" description="" range="" rwaccess="RW"/>
  </register>
  <register id="DDRCTL_DFIMISC" acronym="DDRCTL_DFIMISC" offset="0x1B0" width="32" description="DFI Miscellaneous Control Register">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DFI_FREQUENCY" width="5" begin="12" end="8" resetval="0x0" description="Indicates the operating frequency of the system." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DFI_INIT_START" width="1" begin="5" end="5" resetval="0x0" description="PHY init start request signal." range="" rwaccess="RW"/>
    <bitfield id="CTL_IDLE_EN" width="1" begin="4" end="4" resetval="0x0" description="Enables support of ctl_idle signal, which is non-DFI related pin." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DFI_DATA_CS_POLARITY" width="1" begin="2" end="2" resetval="0x0" description="Defines polarity of dfi_wrdata_cs and dfi_rddata_cs signals.0 - Signals are active low1 - Signals are active high" range="" rwaccess="RW"/>
    <bitfield id="PHY_DBI_MODE" width="1" begin="1" end="1" resetval="0x0" description="DBI implemented in DDRC or PHY.Present only in designs configured to support DDR4 and LPDDR4." range="" rwaccess="RW"/>
    <bitfield id="DFI_INIT_COMPLETE_EN" width="1" begin="0" end="0" resetval="0x1" description="PHY initialization complete enable signal." range="" rwaccess="RW"/>
  </register>
  <register id="DDRCTL_DFITMG2" acronym="DDRCTL_DFITMG2" offset="0x1B4" width="32" description="DFI Timing Register 2">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DFI_TPHY_RDCSLAT" width="7" begin="14" end="8" resetval="0x2" description="Number of 2 x DDRSS_CTL_CLK clock cycles between when a read command is sent on the DFI control interface and when the associated dfi_rddata_cs signal is asserted." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DFI_TPHY_WRCSLAT" width="6" begin="5" end="0" resetval="0x2" description="Number of 2 x DDRSS_CTL_CLK clock cycles between when a write command is sent on the DFI control interface and when the associated dfi_wrdata_cs signal is asserted." range="" rwaccess="RW"/>
  </register>
  <register id="DDRCTL_DFITMG3" acronym="DDRCTL_DFITMG3" offset="0x1B8" width="32" description="DFI Timing Register 3">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DFI_T_GEARDOWN_DELAY" width="5" begin="4" end="0" resetval="0x0" description="The delay from dfi_geardown_en assertion to the time of the PHY being ready to receive commands." range="" rwaccess="RW"/>
  </register>
  <register id="DDRCTL_DFISTAT" acronym="DDRCTL_DFISTAT" offset="0x1BC" width="32" description="DFI Status Register">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="DFI_LP_ACK" width="1" begin="1" end="1" resetval="0x0" description="Stores the value of the dfi_lp_ack input to the controller." range="" rwaccess="R"/>
    <bitfield id="DFI_INIT_COMPLETE" width="1" begin="0" end="0" resetval="0x0" description="The status flag register which announces when the DFI initialization has been completed." range="" rwaccess="R"/>
  </register>
  <register id="DDRCTL_DBICTL" acronym="DDRCTL_DBICTL" offset="0x1C0" width="32" description="DM/DBI Control Register">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RD_DBI_EN" width="1" begin="2" end="2" resetval="0x0" description="Read DBI enable signal in DDRC." range="" rwaccess="RW"/>
    <bitfield id="WR_DBI_EN" width="1" begin="1" end="1" resetval="0x0" description="Write DBI enable signal in DDRC." range="" rwaccess="RW"/>
    <bitfield id="DM_EN" width="1" begin="0" end="0" resetval="0x1" description="DM enable signal in DDRC." range="" rwaccess="RW"/>
  </register>
  <register id="DDRCTL_DFIPHYMSTR" acronym="DDRCTL_DFIPHYMSTR" offset="0x1C4" width="32" description="DFI PHY Master">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DFI_PHYMSTR_EN" width="1" begin="0" end="0" resetval="0x1" description="Enables the PHY Master Interface:" range="" rwaccess="RW"/>
  </register>
  <register id="DDRCTL_ADDRMAP0" acronym="DDRCTL_ADDRMAP0" offset="0x200" width="32" description="Address Map Register 0">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ADDRMAP_CS_BIT0" width="5" begin="4" end="0" resetval="0x0" description="Selects the HIF address bit used as rank address bit 0.Internal Base: 6The selected HIF address bit is determined by adding the internal base to the value of this field. If unused, set to 31 and then rank address bit 0 is set to 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRCTL_ADDRMAP1" acronym="DDRCTL_ADDRMAP1" offset="0x204" width="32" description="Address Map Register 1">
    <bitfield id="RESERVED" width="10" begin="31" end="22" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ADDRMAP_BANK_B2" width="6" begin="21" end="16" resetval="0x0" description="Selects the HIF address bit used as bank address bit 2.The selected HIF address bit is determined by adding the internal base to the value of this field. If unused, set to 63 and then bank address bit 2 is set to 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ADDRMAP_BANK_B1" width="6" begin="13" end="8" resetval="0x0" description="Selects the HIF address bits used as bank address bit 1.The selected HIF address bit for each of the bank address bits is determined by adding the internal base to the value of this field. If unused, set to 63 and then bank address bit 1 is set to 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ADDRMAP_BANK_B0" width="6" begin="5" end="0" resetval="0x0" description="Selects the HIF address bits used as bank address bit 0.The selected HIF address bit for each of the bank address bits is determined by adding the internal base to the value of this field. If unused, set to 63 and then bank address bit 0 is set to 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRCTL_ADDRMAP2" acronym="DDRCTL_ADDRMAP2" offset="0x208" width="32" description="Address Map Register 2">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ADDRMAP_COL_B5" width="4" begin="27" end="24" resetval="0x0" description="- Full bus width mode: Selects the HIF address bit used as column address bit 5.- Quarter bus width mode: Selects the HIF address bit used as column address bit 7.Valid Range: 0 to 7, and 15Internal Base: 5The selected HIF address bit is determined by adding the internal base to the value of this field. If unused, set to 15 and then this column address bit is set to 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ADDRMAP_COL_B4" width="4" begin="19" end="16" resetval="0x0" description="- Full bus width mode: Selects the HIF address bit used as column address bit 4.- Quarter bus width mode: Selects the HIF address bit used as column address bit 6.Valid Range: 0 to 7, and 15Internal Base: 4The selected HIF address bit is determined by adding the internal base to the value of this field. If unused, set to 15 and then this column address bit is set to 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ADDRMAP_COL_B3" width="4" begin="11" end="8" resetval="0x0" description="- Full bus width mode: Selects the HIF address bit used as column address bit 3.- Quarter bus width mode: Selects the HIF address bit used as column address bit 5.Valid Range: 0 to 7Internal Base: 3The selected HIF address bit is determined by adding the internal base to the value of this field." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ADDRMAP_COL_B2" width="4" begin="3" end="0" resetval="0x0" description="- Full bus width mode: Selects the HIF address bit used as column address bit 2.- Quarter bus width mode: Selects the HIF address bit used as column address bit 4.Valid Range: 0 to 7Internal Base: 2The selected HIF address bit is determined by adding the internal base to the value of this field." range="" rwaccess="RW"/>
  </register>
  <register id="DDRCTL_ADDRMAP3" acronym="DDRCTL_ADDRMAP3" offset="0x20C" width="32" description="Address Map Register 3">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ADDRMAP_COL_B9" width="5" begin="28" end="24" resetval="0x0" description="- Full bus width mode: Selects the HIF address bit used as column address bit 9.- Quarter bus width mode: Selects the HIF address bit used as column address bit 13 (11 in LPDDR2/LPDDR3 mode).Valid Range: 0 to 7, x, and 31. x indicate a valid value in inline ECC configuration.Internal Base: 9The selected HIF address bit is determined by adding the internal base to the value of this field. If unused, set to 31 and then this column address bit is set to 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ADDRMAP_COL_B8" width="5" begin="20" end="16" resetval="0x0" description="- Full bus width mode: Selects the HIF address bit used as column address bit 8.- Quarter bus width mode: Selects the HIF address bit used as column address bit 11 (10 in LPDDR2/LPDDR3 mode).Valid Range: 0 to 7, x, and 31. x indicate a valid value in inline ECC configuration.Internal Base: 8The selected HIF address bit is determined by adding the internal base to the value of this field. If unused, set to 31 and then this column address bit is set to 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ADDRMAP_COL_B7" width="5" begin="12" end="8" resetval="0x0" description="- Full bus width mode: Selects the HIF address bit used as column address bit 7.- Quarter bus width mode: Selects the HIF address bit used as column address bit 9.Internal Base: 7The selected HIF address bit is determined by adding the internal base to the value of this field. If unused, set to 31 and then this column address bit is set to 0. In Inline ECC configuration and ECC is enabled (DDRCTL_ECCCFG0.ecc_mode&amp;amp;gt;0), the highest 3 column address bits must map to the highest 3 valid HIF address bits. If column bit 7 is the third highest column address bit, it must map to the third highest valid HIF address bit. (x = the highest valid HIF address bit - 2 - internal base) if it is unused, set to 31." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ADDRMAP_COL_B6" width="4" begin="3" end="0" resetval="0x0" description="- Full bus width mode: Selects the HIF address bit used as column address bit 6.- Quarter bus width mode: Selects the HIF address bit used as column address bit 8.Valid Range: 0 to 7, and 15Internal Base: 6The selected HIF address bit is determined by adding the internal base to the value of this field. If unused, set to 15 and then this column address bit is set to 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRCTL_ADDRMAP4" acronym="DDRCTL_ADDRMAP4" offset="0x210" width="32" description="Address Map Register 4">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ADDRMAP_COL_B11" width="5" begin="12" end="8" resetval="0x0" description="- Full bus width mode: Selects the HIF address bit used as column address bit 13 (11 in LPDDR2/LPDDR3 mode).- Quarter bus width mode: Unused. To make it unused, this must be tied to 4'hF.Valid Range: 0 to 7, x, and 31. x indicate a valid value in inline ECC configuration.Internal Base: 11The selected HIF address bit is determined by adding the internal base to the value of this field. If unused, set to 31 and then this column address bit is set to 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ADDRMAP_COL_B10" width="5" begin="4" end="0" resetval="0x0" description="- Full bus width mode: Selects the HIF address bit used as column address bit 11 (10 in LPDDR2/LPDDR3 mode).- Quarter bus width mode: UNUSED. To make it unused, this must be tied to 4'hF.Valid Range: 0 to 7, x, and 31. x indicate a valid value in inline ECC configuration.The selected HIF address bit is determined by adding the internal base to the value of this field. If unused, set to 31 and then this column address bit is set to 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRCTL_ADDRMAP5" acronym="DDRCTL_ADDRMAP5" offset="0x214" width="32" description="Address Map Register 5">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ADDRMAP_ROW_B11" width="4" begin="27" end="24" resetval="0x0" description="Selects the HIF address bit used as row address bit 11.The selected HIF address bit is determined by adding the internal base to the value of this field. If unused, set to 15 and then row address bit 11 is set to 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ADDRMAP_ROW_B2_10" width="4" begin="19" end="16" resetval="0x0" description="Selects the HIF address bits used as row address bits 2 to 10.Internal Base: 8 (for row address bit 2), 9 (for row address bit 3), 10 (for row address bit 4) etc increasing to 16 (for row address bit 10)The selected HIF address bit for each of the row address bits is determined by adding the internal base to the value of this field." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ADDRMAP_ROW_B1" width="4" begin="11" end="8" resetval="0x0" description="Selects the HIF address bits used as row address bit 1.Internal Base: 7The selected HIF address bit for each of the row address bits is determined by adding the internal base to the value of this field." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ADDRMAP_ROW_B0" width="4" begin="3" end="0" resetval="0x0" description="Selects the HIF address bits used as row address bit 0.Internal Base: 6The selected HIF address bit for each of the row address bits is determined by adding the internal base to the value of this field." range="" rwaccess="RW"/>
  </register>
  <register id="DDRCTL_ADDRMAP6" acronym="DDRCTL_ADDRMAP6" offset="0x218" width="32" description="Address Map Register 6">
    <bitfield id="LPDDR3_6GB_12GB" width="1" begin="31" end="31" resetval="0x0" description="Set this to 1 if there is an LPDDR3 SDRAM 6Gb or 12Gb device in use." range="" rwaccess="RW"/>
    <bitfield id="LPDDR4_6GB_12GB_24GB" width="2" begin="30" end="29" resetval="0x0" description="Indicates what type of LPDDR4 SDRAM device is in use." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="28" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ADDRMAP_ROW_B15" width="4" begin="27" end="24" resetval="0x0" description="Selects the HIF address bit used as row address bit 15." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ADDRMAP_ROW_B14" width="4" begin="19" end="16" resetval="0x0" description="Selects the HIF address bit used as row address bit 14." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ADDRMAP_ROW_B13" width="4" begin="11" end="8" resetval="0x0" description="Selects the HIF address bit used as row address bit 13." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ADDRMAP_ROW_B12" width="4" begin="3" end="0" resetval="0x0" description="Selects the HIF address bit used as row address bit 12." range="" rwaccess="RW"/>
  </register>
  <register id="DDRCTL_ADDRMAP7" acronym="DDRCTL_ADDRMAP7" offset="0x21C" width="32" description="Address Map Register 7">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ADDRMAP_ROW_B17" width="4" begin="11" end="8" resetval="0x0" description="Selects the HIF address bit used as row address bit 17." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ADDRMAP_ROW_B16" width="4" begin="3" end="0" resetval="0x0" description="Selects the HIF address bit used as row address bit 16." range="" rwaccess="RW"/>
  </register>
  <register id="DDRCTL_ADDRMAP8" acronym="DDRCTL_ADDRMAP8" offset="0x220" width="32" description="Address Map Register 8">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ADDRMAP_BG_B1" width="6" begin="13" end="8" resetval="0x0" description="Selects the HIF address bits used as bank group address bit 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ADDRMAP_BG_B0" width="6" begin="5" end="0" resetval="0x0" description="Selects the HIF address bits used as bank group address bit 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRCTL_ADDRMAP9" acronym="DDRCTL_ADDRMAP9" offset="0x224" width="32" description="Address Map Register 9">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ADDRMAP_ROW_B5" width="4" begin="27" end="24" resetval="0x0" description="Selects the HIF address bits used as row address bit 5." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ADDRMAP_ROW_B4" width="4" begin="19" end="16" resetval="0x0" description="Selects the HIF address bits used as row address bit 4." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ADDRMAP_ROW_B3" width="4" begin="11" end="8" resetval="0x0" description="Selects the HIF address bits used as row address bit 3." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ADDRMAP_ROW_B2" width="4" begin="3" end="0" resetval="0x0" description="Selects the HIF address bits used as row address bit 2." range="" rwaccess="RW"/>
  </register>
  <register id="DDRCTL_ADDRMAP10" acronym="DDRCTL_ADDRMAP10" offset="0x228" width="32" description="Address Map Register 10">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ADDRMAP_ROW_B9" width="4" begin="27" end="24" resetval="0x0" description="Selects the HIF address bits used as row address bit 9." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ADDRMAP_ROW_B8" width="4" begin="19" end="16" resetval="0x0" description="Selects the HIF address bits used as row address bit 8." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ADDRMAP_ROW_B7" width="4" begin="11" end="8" resetval="0x0" description="Selects the HIF address bits used as row address bit 7." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ADDRMAP_ROW_B6" width="4" begin="3" end="0" resetval="0x0" description="Selects the HIF address bits used as row address bit 6." range="" rwaccess="RW"/>
  </register>
  <register id="DDRCTL_ADDRMAP11" acronym="DDRCTL_ADDRMAP11" offset="0x22C" width="32" description="Address Map Register 11">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ADDRMAP_ROW_B10" width="4" begin="3" end="0" resetval="0x0" description="Selects the HIF address bits used as row address bit 10." range="" rwaccess="RW"/>
  </register>
  <register id="DDRCTL_ODTCFG" acronym="DDRCTL_ODTCFG" offset="0x240" width="32" description="ODT Configuration Register">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="WR_ODT_HOLD" width="4" begin="27" end="24" resetval="0x4" description="2 x DDRSS_CTL_CLK clock cycles to hold ODT for a write command.DDR2:- BL8: 0x5 (DDR2-400/533/667), 0x6 (DDR2-800), 0x7 (DDR2-1066)- BL4: 0x3 (DDR2-400/533/667), 0x4 (DDR2-800), 0x5 (DDR2-1066)DDR3:- BL8: 0x6DDR4:- BL8: 5 + WR_PREAMBLE + CRC_MODE WR_PREAMBLE = 1 (1tCK write preamble), 2 (2tCK write preamble) CRC_MODE = 0 (not CRC mode), 1 (CRC mode)LPDDR3:- BL8: 7 + RU(tODTon(max)/tCK)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="WR_ODT_DELAY" width="5" begin="20" end="16" resetval="0x0" description="The delay, in 2 x DDRSS_CTL_CLK clock cycles, from issuing a write command to setting ODT values associated with that command.DDR2:- CWL + AL - 3 (DDR2-400/533/667)- CWL + AL - 4 (DDR2-800)- CWL + AL - 5 (DDR2-1066)If (CWL + AL - 3 &amp;amp;lt; 0), DDR controller does not support ODT for write operation.DDR3: 0x0DDR4: DDRCTL_DFITMG1.dfi_t_cmd_lat (to adjust for CAL mode)LPDDR3: WL - 1 - RU(tODTon(max)/tCK)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RD_ODT_HOLD" width="4" begin="11" end="8" resetval="0x4" description="2 x DDRSS_CTL_CLK clock cycles to hold ODT for a read command.DDR2:- BL8: 0x6 (not DDR2-1066), 0x7 (DDR2-1066)- BL4: 0x4 (not DDR2-1066), 0x5 (DDR2-1066)DDR3:- BL8: 0x6DDR4:- BL8: 5 + RD_PREAMBLE RD_PREAMBLE = 1 (1tCK write preamble), 2 (2tCK write preamble)LPDDR3:- BL8: 5 + RU(tDQSCK(max)/tCK) - RD(tDQSCK(min)/tCK) + RU(tODTon(max)/tCK)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RD_ODT_DELAY" width="5" begin="6" end="2" resetval="0x0" description="The delay, in 2 x DDRSS_CTL_CLK clock cycles, from issuing a read command to setting ODT values associated with that command.DDR2:- CL + AL - 4 (not DDR2-1066),- CL + AL - 5 (DDR2-1066)If (CL + AL - 4 &amp;amp;lt; 0), DDR controller does not support ODT for read operation.DDR3: CL - CWLDDR4: CL - CWL - RD_PREAMBLE + WR_PREAMBLE + DDRCTL_DFITMG1.dfi_t_cmd_lat (to adjust for CAL mode) WR_PREAMBLE = 1 (1tCK write preamble), 2 (2tCK write preamble) RD_PREAMBLE = 1 (1tCK write preamble), 2 (2tCK write preamble).If (CL - CWL - RD_PREAMBLE + WR_PREAMBLE) &amp;amp;lt; 0, DDR controller does not support ODT for read operation.LPDDR3: RL + RD(tDQSCK(min)/tCK) - 1 - RU(tODTon(max)/tCK)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="1" end="0" resetval="0xX" description="" range="" rwaccess="RW"/>
  </register>
  <register id="DDRCTL_ODTMAP" acronym="DDRCTL_ODTMAP" offset="0x244" width="32" description="ODT/Rank Map Register">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RANK1_RD_ODT" width="2" begin="13" end="12" resetval="0x2" description="Indicates which remote ODTs must be turned on during a read from rank 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="11" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RANK1_WR_ODT" width="2" begin="9" end="8" resetval="0x2" description="Indicates which remote ODTs must be turned on during a write to rank 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RANK0_RD_ODT" width="2" begin="5" end="4" resetval="0x1" description="Indicates which remote ODTs must be turned on during a read from rank 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="3" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RANK0_WR_ODT" width="2" begin="1" end="0" resetval="0x1" description="Indicates which remote ODTs must be turned on during a write to rank 0." range="" rwaccess="RW"/>
  </register>
  <register id="DDRCTL_SCHED" acronym="DDRCTL_SCHED" offset="0x250" width="32" description="Scheduler Control Register">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RDWR_IDLE_GAP" width="7" begin="30" end="24" resetval="0x0" description="When the preferred transaction store is empty for these many clock cycles, switch to the alternate transaction store if it is non-empty." range="" rwaccess="RW"/>
    <bitfield id="GO2CRITICAL_HYSTERESIS" width="8" begin="23" end="16" resetval="0x0" description="UNUSED" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="LPR_NUM_ENTRIES" width="5" begin="12" end="8" resetval="0x10" description="Number of entries in the low priority transaction store is this value + 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="7" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PAGECLOSE" width="1" begin="2" end="2" resetval="0x1" description="If true, bank is kept open only while there are page hit transactions available in the CAM to that bank." range="" rwaccess="RW"/>
    <bitfield id="PREFER_WRITE" width="1" begin="1" end="1" resetval="0x0" description="If set then the bank selector prefers writes over reads." range="" rwaccess="RW"/>
    <bitfield id="FORCE_LOW_PRI_N" width="1" begin="0" end="0" resetval="0x1" description="Active low signal." range="" rwaccess="RW"/>
  </register>
  <register id="DDRCTL_SCHED1" acronym="DDRCTL_SCHED1" offset="0x254" width="32" description="Scheduler Control Register 1">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PAGECLOSE_TIMER" width="8" begin="7" end="0" resetval="0x0" description="This field works in conjunction with DDRCTL_SCHED.pageclose. It only has meaning if DDRCTL_SCHED.pageclose==1. If DDRCTL_SCHED.pageclose==1 and pageclose_timer==0, then an auto-precharge may be scheduled for last read or write command in the CAM with a bank and page hit." range="" rwaccess="RW"/>
  </register>
  <register id="DDRCTL_PERFHPR1" acronym="DDRCTL_PERFHPR1" offset="0x25C" width="32" description="High Priority Read CAM Register 1">
    <bitfield id="HPR_XACT_RUN_LENGTH" width="8" begin="31" end="24" resetval="0xF" description="Number of transactions that are serviced once the HPR queue goes critical is the smaller of:- (a) This number- (b) Number of transactions available." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="23" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="HPR_MAX_STARVE" width="16" begin="15" end="0" resetval="0x1" description="Number of DDRSS_CTL_CLK clock cycles that the HPR queue can be starved before it goes critical." range="" rwaccess="RW"/>
  </register>
  <register id="DDRCTL_PERFLPR1" acronym="DDRCTL_PERFLPR1" offset="0x264" width="32" description="Low Priority Read CAM Register 1">
    <bitfield id="LPR_XACT_RUN_LENGTH" width="8" begin="31" end="24" resetval="0xF" description="Number of transactions that are serviced once the LPR queue goes critical is the smaller of:- (a) This number- (b) Number of transactions available." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="23" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="LPR_MAX_STARVE" width="16" begin="15" end="0" resetval="0x7F" description="Number of DDRSS_CTL_CLK clock cycles that the LPR queue can be starved before it goes critical." range="" rwaccess="RW"/>
  </register>
  <register id="DDRCTL_PERFWR1" acronym="DDRCTL_PERFWR1" offset="0x26C" width="32" description="Write CAM Register 1">
    <bitfield id="W_XACT_RUN_LENGTH" width="8" begin="31" end="24" resetval="0xF" description="Number of transactions that are serviced once the WR queue goes critical is the smaller of:- (a) This number- (b) Number of transactions available." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="23" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="W_MAX_STARVE" width="16" begin="15" end="0" resetval="0x7F" description="Number of DDRSS_CTL_CLK clock cycles that the WR queue can be starved before it goes critical." range="" rwaccess="RW"/>
  </register>
  <register id="DDRCTL_DQMAP0" acronym="DDRCTL_DQMAP0" offset="0x280" width="32" description="DQ Map Register 0">
    <bitfield id="DQ_NIBBLE_MAP_12_15" width="8" begin="31" end="24" resetval="0x0" description="DQ nibble map for DQ bits [12-15] Present only in designs configured to support DDR4." range="" rwaccess="RW"/>
    <bitfield id="DQ_NIBBLE_MAP_8_11" width="8" begin="23" end="16" resetval="0x0" description="DQ nibble map for DQ bits [8-11] Present only in designs configured to support DDR4." range="" rwaccess="RW"/>
    <bitfield id="DQ_NIBBLE_MAP_4_7" width="8" begin="15" end="8" resetval="0x0" description="DQ nibble map for DQ bits [4-7] Present only in designs configured to support DDR4." range="" rwaccess="RW"/>
    <bitfield id="DQ_NIBBLE_MAP_0_3" width="8" begin="7" end="0" resetval="0x0" description="DQ nibble map for DQ bits [0-3] Present only in designs configured to support DDR4." range="" rwaccess="RW"/>
  </register>
  <register id="DDRCTL_DQMAP1" acronym="DDRCTL_DQMAP1" offset="0x284" width="32" description="DQ Map Register 1">
    <bitfield id="DQ_NIBBLE_MAP_28_31" width="8" begin="31" end="24" resetval="0x0" description="DQ nibble map for DQ bits [28-31] Present only in designs configured to support DDR4." range="" rwaccess="RW"/>
    <bitfield id="DQ_NIBBLE_MAP_24_27" width="8" begin="23" end="16" resetval="0x0" description="DQ nibble map for DQ bits [24-27] Present only in designs configured to support DDR4." range="" rwaccess="RW"/>
    <bitfield id="DQ_NIBBLE_MAP_20_23" width="8" begin="15" end="8" resetval="0x0" description="DQ nibble map for DQ bits [20-23] Present only in designs configured to support DDR4." range="" rwaccess="RW"/>
    <bitfield id="DQ_NIBBLE_MAP_16_19" width="8" begin="7" end="0" resetval="0x0" description="DQ nibble map for DQ bits [16-19] Present only in designs configured to support DDR4." range="" rwaccess="RW"/>
  </register>
  <register id="DDRCTL_DQMAP4" acronym="DDRCTL_DQMAP4" offset="0x290" width="32" description="DQ Map Register 4">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DQ_NIBBLE_MAP_CB_4_7" width="8" begin="15" end="8" resetval="0x0" description="DQ nibble map for DIMM ECC check bits [4-7] Present only in designs configured to support DDR4." range="" rwaccess="RW"/>
    <bitfield id="DQ_NIBBLE_MAP_CB_0_3" width="8" begin="7" end="0" resetval="0x0" description="DQ nibble map for DIMM ECC check bits [0-3] Present only in designs configured to support DDR4." range="" rwaccess="RW"/>
  </register>
  <register id="DDRCTL_DQMAP5" acronym="DDRCTL_DQMAP5" offset="0x294" width="32" description="DQ Map Register 5">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DIS_DQ_RANK_SWAP" width="1" begin="0" end="0" resetval="0x0" description="All even ranks have the same DQ mapping controled by DQMAP0-4 register as rank 0.1 - Disable rank based DQ swapping0 - Enable rank based DQ swapping Present only in designs configured to support DDR4." range="" rwaccess="RW"/>
  </register>
  <register id="DDRCTL_DBG0" acronym="DDRCTL_DBG0" offset="0x300" width="32" description="Debug Register 0">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DIS_COLLISION_PAGE_OPT" width="1" begin="4" end="4" resetval="0x0" description="When this is set to '0', auto-precharge is disabled for the flushed command in a collision case." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="3" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DIS_WC" width="1" begin="0" end="0" resetval="0x0" description="When 1, disable write combine." range="" rwaccess="RW"/>
  </register>
  <register id="DDRCTL_DBG1" acronym="DDRCTL_DBG1" offset="0x304" width="32" description="Debug Register 1">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DIS_HIF" width="1" begin="1" end="1" resetval="0x0" description="When 1, DDR controller asserts the HIF command signal hif_cmd_stall." range="" rwaccess="RW"/>
    <bitfield id="DIS_DQ" width="1" begin="0" end="0" resetval="0x0" description="When 1, DDR controller will not de-queue any transactions from the CAM." range="" rwaccess="RW"/>
  </register>
  <register id="DDRCTL_DBGCAM" acronym="DDRCTL_DBGCAM" offset="0x308" width="32" description="CAM Debug Register">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="WR_DATA_PIPELINE_EMPTY" width="1" begin="29" end="29" resetval="0x0" description="This bit indicates that the write data pipeline on the DFI interface is empty." range="" rwaccess="R"/>
    <bitfield id="RD_DATA_PIPELINE_EMPTY" width="1" begin="28" end="28" resetval="0x0" description="This bit indicates that the read data pipeline on the DFI interface is empty." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="27" end="27" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="DBG_WR_Q_EMPTY" width="1" begin="26" end="26" resetval="0x0" description="When 1, all the Write command queues and Write data buffers inside DDRC are empty." range="" rwaccess="R"/>
    <bitfield id="DBG_RD_Q_EMPTY" width="1" begin="25" end="25" resetval="0x0" description="When 1, all the Read command queues and Read data buffers inside DDRC are empty." range="" rwaccess="R"/>
    <bitfield id="DBG_STALL" width="1" begin="24" end="24" resetval="0x0" description="Stall FOR DEBUG ONLY" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="DBG_W_Q_DEPTH" width="6" begin="21" end="16" resetval="0x0" description="Write queue depth The last entry of WR queue is reserved for ECC SCRUB operation." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="DBG_LPR_Q_DEPTH" width="6" begin="13" end="8" resetval="0x0" description="Low priority read queue depth The last entry of Lpr queue is reserved for ECC SCRUB operation." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="DBG_HPR_Q_DEPTH" width="6" begin="5" end="0" resetval="0x0" description="High priority read queue depth FOR DEBUG ONLY" range="" rwaccess="R"/>
  </register>
  <register id="DDRCTL_DBGCMD" acronym="DDRCTL_DBGCMD" offset="0x30C" width="32" description="Command Debug Register">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0xX" description="" range="" rwaccess="W"/>
    <bitfield id="CTRLUPD" width="1" begin="5" end="5" resetval="0x0" description="Setting this register bit to 1 indicates to the DDR controller to issue a dfi_ctrlupd_req to the PHY." range="" rwaccess="W1S"/>
    <bitfield id="ZQ_CALIB_SHORT" width="1" begin="4" end="4" resetval="0x0" description="Setting this register bit to 1 indicates to the DDR controller to issue a ZQCS (ZQ calibration short)/MPC(ZQ calibration) command to the SDRAM." range="" rwaccess="W1S"/>
    <bitfield id="RESERVED" width="2" begin="3" end="2" resetval="0xX" description="" range="" rwaccess="W"/>
    <bitfield id="RANK1_REFRESH" width="1" begin="1" end="1" resetval="0x0" description="Setting this register bit to 1 indicates to the DDR controller to issue a refresh to rank 1." range="" rwaccess="W1S"/>
    <bitfield id="RANK0_REFRESH" width="1" begin="0" end="0" resetval="0x0" description="Setting this register bit to 1 indicates to the DDR controller to issue a refresh to rank 0." range="" rwaccess="W1S"/>
  </register>
  <register id="DDRCTL_DBGSTAT" acronym="DDRCTL_DBGSTAT" offset="0x310" width="32" description="Status Debug Register">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="CTRLUPD_BUSY" width="1" begin="5" end="5" resetval="0x0" description="SoC core may initiate a ctrlupd operation only if this signal is low." range="" rwaccess="R"/>
    <bitfield id="ZQ_CALIB_SHORT_BUSY" width="1" begin="4" end="4" resetval="0x0" description="SoC core may initiate a ZQCS (ZQ calibration short) operation only if this signal is low." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="3" end="2" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="RANK1_REFRESH_BUSY" width="1" begin="1" end="1" resetval="0x0" description="SoC core may initiate a rank1_refresh operation (refresh operation to rank 1) only if this signal is low." range="" rwaccess="R"/>
    <bitfield id="RANK0_REFRESH_BUSY" width="1" begin="0" end="0" resetval="0x0" description="SoC core may initiate a rank0_refresh operation (refresh operation to rank 0) only if this signal is low." range="" rwaccess="R"/>
  </register>
  <register id="DDRCTL_SWCTL" acronym="DDRCTL_SWCTL" offset="0x320" width="32" description="Software Register Programming Control Enable">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="SW_DONE" width="1" begin="0" end="0" resetval="0x1" description="Enable quasi-dynamic register programming outside reset." range="" rwaccess="RW"/>
  </register>
  <register id="DDRCTL_SWSTAT" acronym="DDRCTL_SWSTAT" offset="0x324" width="32" description="Software Register Programming Control Status">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="SW_DONE_ACK" width="1" begin="0" end="0" resetval="0x1" description="Register programming done." range="" rwaccess="R"/>
  </register>
  <register id="DDRCTL_ADVECCINDEX" acronym="DDRCTL_ADVECCINDEX" offset="0x374" width="32" description="Advanced ECC Index Register">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ECC_POISON_BEATS_SEL" width="4" begin="8" end="5" resetval="0x0" description="Selector of which DRAM beat's poison pattern will be set by DDRCTL_ECCPOISONPAT0/1/2 registers.4 DRAM beats can be poisoned. Set ecc_poison_beats_sel from 0~3 to set 1st to 4th beat's poison pattern. The other value is reserved." range="" rwaccess="RW"/>
    <bitfield id="ECC_ERR_SYMBOL_SEL" width="2" begin="4" end="3" resetval="0x0" description="Selector of which error symbol's status output to ADVECCSTAT." range="" rwaccess="RW"/>
    <bitfield id="ECC_SYNDROME_SEL" width="3" begin="2" end="0" resetval="0x0" description="Selector of which DRAM beat data output to DDRCTL_ECCCSYN0/1/2 as well as ECCUCSYN." range="" rwaccess="RW"/>
  </register>
  <register id="DDRCTL_ECCPOISONPAT0" acronym="DDRCTL_ECCPOISONPAT0" offset="0x37C" width="32" description="ECC Poison Pattern 0 Register">
    <bitfield id="ECC_POISON_DATA_31_0" width="32" begin="31" end="0" resetval="0x0" description="Poison pattern for DRAM data[31:0]." range="" rwaccess="RW"/>
  </register>
  <register id="DDRCTL_ECCPOISONPAT2" acronym="DDRCTL_ECCPOISONPAT2" offset="0x384" width="32" description="ECC Poison Pattern 2 Register">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ECC_POISON_DATA_71_64" width="8" begin="7" end="0" resetval="0x0" description="Poison pattern for DRAM data [71:64]." range="" rwaccess="RW"/>
  </register>
  <register id="DDRCTL_CAPARPOISONCTL" acronym="DDRCTL_CAPARPOISONCTL" offset="0x3A0" width="32" description="CA parity poison contrl Register">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CAPAR_POISON_CMDTYPE" width="2" begin="9" end="8" resetval="0x0" description="Command type to be poisoned." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="CAPAR_POISON_INJECT_EN" width="1" begin="0" end="0" resetval="0x0" description="Setting this register bit to 1 triggers the CA parity poisoning." range="" rwaccess="RW"/>
  </register>
  <register id="DDRCTL_CAPARPOISONSTAT" acronym="DDRCTL_CAPARPOISONSTAT" offset="0x3A4" width="32" description="CA parity poison status Register">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="CAPAR_POISON_COMPLETE" width="1" begin="0" end="0" resetval="0x0" description="Indicates CA parity poisoning operation is done." range="" rwaccess="R"/>
  </register>
  <register id="DDRCTL_DERATEEN_SHDW" acronym="DDRCTL_DERATEEN_SHDW" offset="0x2020" width="32" description="[FREQ1] Temperature Derate Enable Register">
    <bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RC_DERATE_VALUE" width="3" begin="10" end="8" resetval="0x0" description="Derate value of tRC for LPDDR4Present only in designs configured to support LPDDR4. The required number of cycles for derating can be determined by dividing 3.75ns by the core_ddrc_core_clk period, and rounding up the next integer." range="" rwaccess="RW"/>
    <bitfield id="DERATE_BYTE" width="4" begin="7" end="4" resetval="0x0" description="Derate bytePresent only in designs configured to support LPDDR2/LPDDR3/LPDDR4. Indicates which byte of the MRR data is used for derating." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DERATE_VALUE" width="2" begin="2" end="1" resetval="0x0" description="Derate valuePresent only in designs configured to support LPDDR2/LPDDR3/LPDDR4. Set to 0 for all LPDDR2 speed grades as derating value of +1.875 ns is less than a core_ddrc_core_clk period. For LPDDR3/4, if the period of core_ddrc_core_clk is less than 1.875ns, this register field should be set to 1 otherwise it should be set to 0." range="" rwaccess="RW"/>
    <bitfield id="DERATE_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="Enables derating" range="" rwaccess="RW"/>
  </register>
  <register id="DDRCTL_DERATEINT_SHDW" acronym="DDRCTL_DERATEINT_SHDW" offset="0x2024" width="32" description="[FREQ1] Temperature Derate Interval Register">
    <bitfield id="MR4_READ_INTERVAL" width="32" begin="31" end="0" resetval="0x00800000" description="Interval between two MR4 reads, used to derate the timing parameters." range="" rwaccess="RW"/>
  </register>
  <register id="DDRCTL_RFSHCTL0_SHDW" acronym="DDRCTL_RFSHCTL0_SHDW" offset="0x2050" width="32" description="[FREQ1] Refresh Control Register 0">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="REFRESH_MARGIN" width="4" begin="23" end="20" resetval="0x2" description="Threshold value in number of DDRSS_CTL_CLK clock cycles before the critical refresh or page timer expires." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="19" end="17" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="REFRESH_TO_X32" width="5" begin="16" end="12" resetval="0x10" description="If the refresh timer (tRFCnom, also known as tREFI) has expired at least once, but it has not expired (DDRCTL_RFSHCTL0.refresh_burst+1) times yet, then a speculative refresh may be performed. A speculative refresh is a refresh performed at a time when refresh would be useful, but before it is absolutely required." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="11" end="9" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="REFRESH_BURST" width="5" begin="8" end="4" resetval="0x0" description="The programmed value + 1 is the number of refresh timeouts that is allowed to accumulate before traffic is blocked and the refreshes are forced to execute.For information on burst refresh feature refer to section 3.9 of DDR2 JEDEC specification - JESD79-2F.pdf. For DDR2/3, the refresh is always per-rank and not per-bank. The rank refresh can be accumulated over 8*tREFI cycles using the burst refresh feature. In DDR4 mode, according to Fine Granularity feature, 8 refreshes can be postponed in 1X mode, 16 refreshes in 2X mode and 32 refreshes in 4X mode. If using PHY-initiated updates, care must be taken in the setting of DDRCTL_RFSHCTL0.refresh_burst, to ensure that tRFCmax is not violated due to a PHY-initiated update occurring shortly before a refresh burst was due. In this situation, the refresh burst will be delayed until the PHY-initiated update is complete." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="PER_BANK_REFRESH" width="1" begin="2" end="2" resetval="0x0" description="1 - Per bank refresh" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="1" end="0" resetval="0xX" description="" range="" rwaccess="RW"/>
  </register>
  <register id="DDRCTL_RFSHTMG_SHDW" acronym="DDRCTL_RFSHTMG_SHDW" offset="0x2064" width="32" description="[FREQ1] Refresh Timing Register">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="T_RFC_NOM_X32" width="12" begin="27" end="16" resetval="0x62" description="tREFI: Average time interval between refreshes per rank (Specification: 7.8us for DDR2, DDR3 and DDR4. See JEDEC specification for mDDR, LPDDR2, LPDDR3 and LPDDR4).For LPDDR2/LPDDR3/LPDDR4:- if using all-bank refreshes (DDRCTL_RFSHCTL0.per_bank_refresh = 0), this register should be set to tREFIab- if using per-bank refreshes (DDRCTL_RFSHCTL0.per_bank_refresh = 1), this register should be set to tREFIpb- Non-DDR4 or DDR4 Fixed 1x mode: DDRCTL_RFSHTMG.t_rfc_nom_x32 must be less than or equal to 0xFFE.Unit: Multiples of 32 clocks." range="" rwaccess="RW"/>
    <bitfield id="LPDDR3_TREFBW_EN" width="1" begin="15" end="15" resetval="0x0" description="Used only when LPDDR3 memory type is connected." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="14" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="T_RFC_MIN" width="10" begin="9" end="0" resetval="0x8C" description="tRFC (min): Minimum time from refresh to refresh or activate.In LPDDR2/LPDDR3/LPDDR4 mode:- if using all-bank refreshes, the tRFCmin value in the above equations is equal to tRFCab- if using per-bank refreshes, the tRFCmin value in the above equations is equal to tRFCpbIn DDR4 mode, the tRFCmin value in the above equations is different depending on the refresh mode (fixed 1X,2X,4X) and the device density.The user should program the appropriate value from the spec based on the 'refresh_mode' and the device density that is used. Unit: Clocks." range="" rwaccess="RW"/>
  </register>
  <register id="DDRCTL_INIT3_SHDW" acronym="DDRCTL_INIT3_SHDW" offset="0x20DC" width="32" description="[FREQ1] SDRAM Initialization Register 3">
    <bitfield id="MR" width="16" begin="31" end="16" resetval="0x0" description="DDR2: Value to write to MR register. Bit 8 is for DLL and the setting here is ignored. The DDR controller sets this bit appropriately.DDR3/DDR4: Value loaded into MR0 register.mDDR: Value to write to MR register.LPDDR2/LPDDR3/LPDDR4 - Value to write to MR1 register" range="" rwaccess="RW"/>
    <bitfield id="EMR" width="16" begin="15" end="0" resetval="0x510" description="DDR2: Value to write to EMR register. Bits 9:7 are for OCD and the setting in this register is ignored. The DDR controller sets those bits appropriately.DDR3/DDR4: Value to write to MR1 register Set bit 7 to 0. If PHY-evaluation mode training is enabled, this bit is set appropriately by the DDR controller during write leveling.mDDR: Value to write to EMR register.LPDDR2/LPDDR3/LPDDR4 - Value to write to MR2 register" range="" rwaccess="RW"/>
  </register>
  <register id="DDRCTL_INIT4_SHDW" acronym="DDRCTL_INIT4_SHDW" offset="0x20E0" width="32" description="[FREQ1] SDRAM Initialization Register 4">
    <bitfield id="EMR2" width="16" begin="31" end="16" resetval="0x0" description="DDR2: Value to write to EMR2 register.DDR3/DDR4: Value to write to MR2 registerLPDDR2/LPDDR3/LPDDR4: Value to write to MR3 register mDDR: Unused" range="" rwaccess="RW"/>
    <bitfield id="EMR3" width="16" begin="15" end="0" resetval="0x0" description="DDR2: Value to write to EMR3 register.DDR3/DDR4: Value to write to MR3 registermDDR/LPDDR2/LPDDR3: UnusedLPDDR4: Value to write to MR13 register" range="" rwaccess="RW"/>
  </register>
  <register id="DDRCTL_INIT6_SHDW" acronym="DDRCTL_INIT6_SHDW" offset="0x20E8" width="32" description="[FREQ1] SDRAM Initialization Register 6">
    <bitfield id="MR4" width="16" begin="31" end="16" resetval="0x0" description="DDR4 - Value to be loaded into SDRAM MR4 registers." range="" rwaccess="RW"/>
    <bitfield id="MR5" width="16" begin="15" end="0" resetval="0x0" description="DDR4 - Value to be loaded into SDRAM MR5 registers." range="" rwaccess="RW"/>
  </register>
  <register id="DDRCTL_INIT7_SHDW" acronym="DDRCTL_INIT7_SHDW" offset="0x20EC" width="32" description="[FREQ1] SDRAM Initialization Register 7">
    <bitfield id="MR22" width="16" begin="31" end="16" resetval="0x0" description="LPDDR4 - Value to be loaded into SDRAM MR22 registers." range="" rwaccess="RW"/>
    <bitfield id="MR6" width="16" begin="15" end="0" resetval="0x0" description="DDR4 - Value to be loaded into SDRAM MR6 registers." range="" rwaccess="RW"/>
  </register>
  <register id="DDRCTL_DRAMTMG0_SHDW" acronym="DDRCTL_DRAMTMG0_SHDW" offset="0x2100" width="32" description="[FREQ1] SDRAM Timing Register 0">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="WR2PRE" width="7" begin="30" end="24" resetval="0xF" description="Minimum time between write and precharge to same bank.Specifications: WL + BL/2 + tWR = approximately 8 cycles + 15 ns = 14 clocks MHz and less for lower frequencies where:- WL = write latency- BL = burst length. This must match the value programmed in the BL bit of the mode register to the SDRAM. BST (burst terminate) is not supported at present.- tWR = Write recovery time. This comes directly from the SDRAM specification. Add one extra cycle for LPDDR2/LPDDR3/LPDDR4 for this parameter." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="T_FAW" width="6" begin="21" end="16" resetval="0x10" description="tFAW Valid only when 8 or more banks(or banks x bank groups) are present." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="T_RAS_MAX" width="7" begin="14" end="8" resetval="0x1B" description="tRAS(max): Maximum time between activate and precharge to same bank." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="T_RAS_MIN" width="6" begin="5" end="0" resetval="0xF" description="tRAS(min): Minimum time between activate and precharge to the same bank." range="" rwaccess="RW"/>
  </register>
  <register id="DDRCTL_DRAMTMG1_SHDW" acronym="DDRCTL_DRAMTMG1_SHDW" offset="0x2104" width="32" description="[FREQ1] SDRAM Timing Register 1">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="T_XP" width="5" begin="20" end="16" resetval="0x8" description="tXP: Minimum time after power-down exit to any operation." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RD2PRE" width="6" begin="13" end="8" resetval="0x4" description="tRTP: Minimum time from read to precharge of same bank.Unit: Clocks." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="T_RC" width="7" begin="6" end="0" resetval="0x14" description="tRC: Minimum time between activates to same bank." range="" rwaccess="RW"/>
  </register>
  <register id="DDRCTL_DRAMTMG2_SHDW" acronym="DDRCTL_DRAMTMG2_SHDW" offset="0x2108" width="32" description="[FREQ1] SDRAM Timing Register 2">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="WRITE_LATENCY" width="6" begin="29" end="24" resetval="0x3" description="Set to WL Time from write command to write data on SDRAM interface. This must be set to WL. For mDDR, it should normally be set to 1." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="READ_LATENCY" width="6" begin="21" end="16" resetval="0x5" description="Set to RL Time from read command to read data on SDRAM interface. This must be set to RL." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RD2WR" width="6" begin="13" end="8" resetval="0x6" description="Minimum time from read command to write command.Include time for bus turnaround and all per-bank, per-rank, and global constraints.DDR2/3/mDDR: RL + BL/2 + 2 - WL DDR4: RL + BL/2 + 1 + WR_PREAMBLE - WLLPDDR2/LPDDR3: RL + BL/2 + RU(tDQSCKmax/tCK) + 1 - WL LPDDR4(DQ ODT is Disabled): RL + BL/2 + RU(tDQSCKmax/tCK) + WR_PREAMBLE + RD_POSTAMBLE - WLLPDDR4(DQ ODT is Enabled) : RL + BL/2 + RU(tDQSCKmax/tCK) + RD_POSTAMBLE - ODTLon - RU(tODTon(min)/tCK)Unit: Clocks.Where:- WL = write latency- BL = burst length. This must match the value programmed in the BL bit of the mode register to the SDRAM- RL = read latency = CAS latency - WR_PREAMBLE = write preamble. This is unique to DDR4 and LPDDR4.- RD_POSTAMBLE = read postamble. This is unique to LPDDR4. For LPDDR2/LPDDR3/LPDDR4, if derating is enabled (DDRCTL_DERATEEN.derate_enable=1), derated tDQSCKmax should be used." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="WR2RD" width="6" begin="5" end="0" resetval="0xD" description="In DDR4, minimum time from write command to read command for same bank group. In others, minimum time from write command to read command.Includes time for bus turnaround, recovery times, and all per-bank, per-rank, and global constraints.DDR4: CWL + PL + BL/2 + tWTR_LLPDDR2/3/4: WL + BL/2 + tWTR + 1Others: CWL + BL/2 + tWTRUnit: Clocks.Where:- CWL = CAS write latency- WL = Write latency- PL = Parity latency- BL = burst length. This must match the value programmed in the BL bit of the mode register to the SDRAM- tWTR_L = internal write to read command delay for same bank group. This comes directly from the SDRAM specification.- tWTR = internal write to read command delay. This comes directly from the SDRAM specification. Add one extra cycle for LPDDR2/LPDDR3/LPDDR4 operation." range="" rwaccess="RW"/>
  </register>
  <register id="DDRCTL_DRAMTMG3_SHDW" acronym="DDRCTL_DRAMTMG3_SHDW" offset="0x210C" width="32" description="[FREQ1] SDRAM Timing Register 3">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="T_MRW" width="10" begin="29" end="20" resetval="0x5" description="Time to wait after a mode register write or read (MRW or MRR).LPDDR2 typically requires value of 5.LPDDR3 typically requires value of 10.LPDDR4: Set this to the larger of tMRW and tMRWCKEL.For LPDDR2, this register is used for the time from a MRW/MRR to all other commands." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="19" end="18" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="T_MRD" width="6" begin="17" end="12" resetval="0x4" description="tMRD: Cycles to wait after a mode register write or read.DDR2/mDDR: Time from MRS to any commandDDR3/4: Time from MRS to MRS commandLPDDR2: not usedLPDDR3/4: Time from MRS to non-MRS command." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="11" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="T_MOD" width="10" begin="9" end="0" resetval="0xC" description="tMOD: Parameter used only in DDR3 and DDR4." range="" rwaccess="RW"/>
  </register>
  <register id="DDRCTL_DRAMTMG4_SHDW" acronym="DDRCTL_DRAMTMG4_SHDW" offset="0x2110" width="32" description="[FREQ1] SDRAM Timing Register 4">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="T_RCD" width="5" begin="28" end="24" resetval="0x5" description="tRCD - tAL: Minimum time from activate to read or write command to same bank." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="T_CCD" width="4" begin="19" end="16" resetval="0x4" description="DDR4: tCCD_L: This is the minimum time between two reads or two writes for same bank group." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="T_RRD" width="4" begin="11" end="8" resetval="0x4" description="DDR4: tRRD_L: Minimum time between activates from bank 'a' to bank 'b' for same bank group." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="T_RP" width="5" begin="4" end="0" resetval="0x5" description="tRP: Minimum time from precharge to activate of same bank." range="" rwaccess="RW"/>
  </register>
  <register id="DDRCTL_DRAMTMG5_SHDW" acronym="DDRCTL_DRAMTMG5_SHDW" offset="0x2114" width="32" description="[FREQ1] SDRAM Timing Register 5">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="T_CKSRX" width="4" begin="27" end="24" resetval="0x5" description="This is the time before Self Refresh Exit that CK is maintained as a valid clock before issuing SRX." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="T_CKSRE" width="4" begin="19" end="16" resetval="0x5" description="This is the time after Self Refresh Down Entry that CK is maintained as a valid clock.(*)Only if DDRCTL_CRCPARCTL1.caparity_disable_before_sr=0, this register should be increased by PL." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="T_CKESR" width="6" begin="13" end="8" resetval="0x4" description="Minimum CKE low width for Self refresh or Self refresh power down entry to exit timing in memory clock cycles.(*)Only if DDRCTL_CRCPARCTL1.caparity_disable_before_sr=0, this register should be increased by PL." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="T_CKE" width="5" begin="4" end="0" resetval="0x3" description="Minimum number of cycles of CKE HIGH/LOW during power-down and self refresh." range="" rwaccess="RW"/>
  </register>
  <register id="DDRCTL_DRAMTMG6_SHDW" acronym="DDRCTL_DRAMTMG6_SHDW" offset="0x2118" width="32" description="[FREQ1] SDRAM Timing Register 6">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="T_CKDPDE" width="4" begin="27" end="24" resetval="0x2" description="This is the time after Deep Power Down Entry that CK is maintained as a valid clock." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="T_CKDPDX" width="4" begin="19" end="16" resetval="0x2" description="This is the time before Deep Power Down Exit that CK is maintained as a valid clock before issuing DPDX." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="T_CKCSX" width="4" begin="3" end="0" resetval="0x5" description="This is the time before Clock Stop Exit that CK is maintained as a valid clock before issuing Clock Stop Exit." range="" rwaccess="RW"/>
  </register>
  <register id="DDRCTL_DRAMTMG7_SHDW" acronym="DDRCTL_DRAMTMG7_SHDW" offset="0x211C" width="32" description="[FREQ1] SDRAM Timing Register 7">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="T_CKPDE" width="4" begin="11" end="8" resetval="0x2" description="This is the time after Power Down Entry that CK is maintained as a valid clock." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="T_CKPDX" width="4" begin="3" end="0" resetval="0x2" description="This is the time before Power Down Exit that CK is maintained as a valid clock before issuing PDX." range="" rwaccess="RW"/>
  </register>
  <register id="DDRCTL_DRAMTMG8_SHDW" acronym="DDRCTL_DRAMTMG8_SHDW" offset="0x2120" width="32" description="[FREQ1] SDRAM Timing Register 8">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="T_XS_FAST_X32" width="7" begin="30" end="24" resetval="0x3" description="tXS_FAST: Exit Self Refresh to ZQCL, ZQCS and MRS (only CL, WR, RTP and Geardown mode)." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="23" end="23" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="T_XS_ABORT_X32" width="7" begin="22" end="16" resetval="0x3" description="tXS_ABORT: Exit Self Refresh to commands not requiring a locked DLL in Self Refresh Abort." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="T_XS_DLL_X32" width="7" begin="14" end="8" resetval="0x44" description="tXSDLL: Exit Self Refresh to commands requiring a locked DLL." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="T_XS_X32" width="7" begin="6" end="0" resetval="0x5" description="tXS: Exit Self Refresh to commands not requiring a locked DLL." range="" rwaccess="RW"/>
  </register>
  <register id="DDRCTL_DRAMTMG9_SHDW" acronym="DDRCTL_DRAMTMG9_SHDW" offset="0x2124" width="32" description="[FREQ1] SDRAM Timing Register 9">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DDR4_WR_PREAMBLE" width="1" begin="30" end="30" resetval="0x0" description="DDR4 Write preamble mode0 - 1tCK preamble1 - 2tCK preamble" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="29" end="19" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="T_CCD_S" width="3" begin="18" end="16" resetval="0x4" description="tCCD_S: This is the minimum time between two reads or two writes for different bank group." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="T_RRD_S" width="4" begin="11" end="8" resetval="0x4" description="tRRD_S: Minimum time between activates from bank 'a' to bank 'b' for different bank group." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="WR2RD_S" width="6" begin="5" end="0" resetval="0xD" description="CWL + PL + BL/2 + tWTR_S Minimum time from write command to read command for different bank group.Where:- CWL = CAS write latency- PL = Parity latency- BL = burst length. This must match the value programmed in the BL bit of the mode register to the SDRAM- tWTR_S = internal write to read command delay for different bank group. This comes directly from the SDRAM specification." range="" rwaccess="RW"/>
  </register>
  <register id="DDRCTL_DRAMTMG10_SHDW" acronym="DDRCTL_DRAMTMG10_SHDW" offset="0x2128" width="32" description="[FREQ1] SDRAM Timing Register 10">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="T_SYNC_GEAR" width="5" begin="20" end="16" resetval="0x1C" description="Indicates the time between MRS command and the sync pulse time." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="T_CMD_GEAR" width="5" begin="12" end="8" resetval="0x18" description="Sync pulse to first valid command." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="T_GEAR_SETUP" width="2" begin="3" end="2" resetval="0x2" description="Geardown setup time." range="" rwaccess="RW"/>
    <bitfield id="T_GEAR_HOLD" width="2" begin="1" end="0" resetval="0x2" description="Geardown hold time." range="" rwaccess="RW"/>
  </register>
  <register id="DDRCTL_DRAMTMG11_SHDW" acronym="DDRCTL_DRAMTMG11_SHDW" offset="0x212C" width="32" description="[FREQ1] SDRAM Timing Register 11">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="POST_MPSM_GAP_X32" width="7" begin="30" end="24" resetval="0x44" description="tXMPDLL: This is the minimum Exit MPSM to commands requiring a locked DLL." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="T_MPX_LH" width="5" begin="20" end="16" resetval="0xC" description="tMPX_LH: This is the minimum CS_n Low hold time to CKE rising edge." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="T_MPX_S" width="2" begin="9" end="8" resetval="0x2" description="tMPX_S: Minimum time CS setup time to CKE." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="T_CKMPE" width="5" begin="4" end="0" resetval="0x1C" description="tCKMPE: Minimum valid clock requirement after MPSM entry." range="" rwaccess="RW"/>
  </register>
  <register id="DDRCTL_DRAMTMG12_SHDW" acronym="DDRCTL_DRAMTMG12_SHDW" offset="0x2130" width="32" description="[FREQ1] SDRAM Timing Register 12">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="T_CMDCKE" width="2" begin="17" end="16" resetval="0x2" description="tCMDCKE: Delay from valid command to CKE input LOW." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="11" begin="15" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="T_MRD_PDA" width="5" begin="4" end="0" resetval="0x10" description="tMRD_PDA: This is the Mode Register Set command cycle time in PDA mode." range="" rwaccess="RW"/>
  </register>
  <register id="DDRCTL_DRAMTMG13_SHDW" acronym="DDRCTL_DRAMTMG13_SHDW" offset="0x2134" width="32" description="[FREQ1] SDRAM Timing Register 13">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ODTLOFF" width="7" begin="30" end="24" resetval="0x1C" description="LPDDR4: tODTLoff: This is the latency from CAS-2 command to tODToff reference." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="T_CCD_MW" width="6" begin="21" end="16" resetval="0x20" description="LPDDR4: tCCDMW: This is the minimum time from write or masked write to masked write command for same bank." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="13" begin="15" end="3" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="T_PPD" width="3" begin="2" end="0" resetval="0x4" description="LPDDR4: tPPD: This is the minimum time from precharge to precharge command." range="" rwaccess="RW"/>
  </register>
  <register id="DDRCTL_DRAMTMG14_SHDW" acronym="DDRCTL_DRAMTMG14_SHDW" offset="0x2138" width="32" description="[FREQ1] SDRAM Timing Register 14">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="T_XSR" width="12" begin="11" end="0" resetval="0xA0" description="tXSR: Exit Self Refresh to any command." range="" rwaccess="RW"/>
  </register>
  <register id="DDRCTL_DRAMTMG15_SHDW" acronym="DDRCTL_DRAMTMG15_SHDW" offset="0x213C" width="32" description="[FREQ1] SDRAM Timing Register 15">
    <bitfield id="EN_DFI_LP_T_STAB" width="1" begin="31" end="31" resetval="0x0" description="1 - Enable using tSTAB when exiting DFI LP. Needs to be set when the PHY is stopping the clock during DFI LP to save maximum power." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="23" begin="30" end="8" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="T_STAB_X32" width="8" begin="7" end="0" resetval="0x0" description="tSTAB: Stabilization time.- when exiting power saving mode, if the clock was stopped, after re-enabling it the clock must be stable for a time specified by tSTAB- in the case of input clock frequency change (DDR4)- after issuing control words that refers to clock timing (Specification: 6us for DDR3, 5us for DDR4)" range="" rwaccess="RW"/>
  </register>
  <register id="DDRCTL_ZQCTL0_SHDW" acronym="DDRCTL_ZQCTL0_SHDW" offset="0x2180" width="32" description="[FREQ1] ZQ Control Register 0">
    <bitfield id="DIS_AUTO_ZQ" width="1" begin="31" end="31" resetval="0x0" description="1 - Disable DDR controller generation of ZQCS/MPC(ZQ calibration) command. Register DDRCTL_DBGCMD.zq_calib_short can be used instead to issue ZQ calibration request from APB module." range="" rwaccess="RW"/>
    <bitfield id="DIS_SRX_ZQCL" width="1" begin="30" end="30" resetval="0x0" description="1 - Disable issuing of ZQCL/MPC(ZQ calibration) command at Self-Refresh/SR-Powerdown exit. Only applicable when run in DDR3 or DDR4 or LPDDR2 or LPDDR3 or LPDDR4 mode." range="" rwaccess="RW"/>
    <bitfield id="ZQ_RESISTOR_SHARED" width="1" begin="29" end="29" resetval="0x0" description="1 - Denotes that ZQ resistor is shared between ranks. Means ZQinit/ZQCL/ZQCS/MPC(ZQ calibration) commands are sent to one rank at a time with tZQinit/tZQCL/tZQCS/tZQCAL/tZQLAT timing met between commands so that commands to different ranks do not overlap." range="" rwaccess="RW"/>
    <bitfield id="DIS_MPSMX_ZQCL" width="1" begin="28" end="28" resetval="0x0" description="1 - Disable issuing of ZQCL command at Maximum Power Saving Mode exit. Only applicable when run in DDR4 mode." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="27" end="27" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="T_ZQ_LONG_NOP" width="11" begin="26" end="16" resetval="0x200" description="tZQoper for DDR3/DDR4, tZQCL for LPDDR2/LPDDR3, tZQCAL for LPDDR4: Number of DDRSS_CTL_CLK clock cycles of NOP required after a ZQCL (ZQ calibration long)/MPC(ZQ Start) command is issued to SDRAM.DDR3/DDR4: program this to tZQoper/2 and round it up to the next integer value.LPDDR2/LPDDR3: program this to tZQCL/2 and round it up to the next integer value.LPDDR4: program this to tZQCAL/2 and round it up to the next integer value. This is only present for designs supporting DDR3/DDR4 or LPDDR2/LPDDR3/LPDDR4 devices." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="T_ZQ_SHORT_NOP" width="10" begin="9" end="0" resetval="0x40" description="tZQCS for DDR3/DD4/LPDDR2/LPDDR3, tZQLAT for LPDDR4: Number of DDRSS_CTL_CLK clock cycles of NOP required after a ZQCS (ZQ calibration short)/MPC(ZQ Latch) command is issued to SDRAM." range="" rwaccess="RW"/>
  </register>
  <register id="DDRCTL_DFITMG0_SHDW" acronym="DDRCTL_DFITMG0_SHDW" offset="0x2190" width="32" description="[FREQ1] DFI Timing Register 0">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DFI_T_CTRL_DELAY" width="5" begin="28" end="24" resetval="0x7" description="Specifies the number of DDRSS_CTL_CLK clock cycles after an assertion or de-assertion of the DFI control signals that the control signals at the PHY-DRAM interface reflect the assertion or de-assertion." range="" rwaccess="RW"/>
    <bitfield id="DFI_RDDATA_USE_DFI_PHY_CLK" width="1" begin="23" end="23" resetval="0x0" description="Defines whether dfi_rddata_en/dfi_rddata/dfi_rddata_valid is generated using HDR (DDRSS_CTL_CLK clock) or SDR (2 x DDRSS_CTL_CLK clock) values.- 0 in terms of HDR (DDRSS_CTL_CLK clock) cycles- 1 in terms of SDR (2 x DDRSS_CTL_CLK clock) cyclesIf using a DWC DDR3/2 PHY, DWC DDR2/3-Lite/mDDR PHY, DWC DDR multiPHY or DWC Gen2 DDR multiPHY, this field must be set to 0 otherwise, it must be set to 1.Programming Mode: Static" range="" rwaccess="RW"/>
    <bitfield id="DFI_T_RDDATA_EN" width="7" begin="22" end="16" resetval="0x2" description="Time from the assertion of a read command on the DFI interface to the assertion of the dfi_rddata_en signal. This corresponds to the DFI parameter trddata_en." range="" rwaccess="RW"/>
    <bitfield id="DFI_WRDATA_USE_DFI_PHY_CLK" width="1" begin="15" end="15" resetval="0x0" description="Defines whether dfi_wrdata_en/dfi_wrdata/dfi_wrdata_mask is generated using HDR (DDRSS_CTL_CLK clock) or SDR (2 x DDRSS_CTL_CLK clock) values Selects whether value in DDRCTL_DFITMG0. dfi_tphy_wrlat is in terms of HDR (DDRSS_CTL_CLK clock) or SDR (2 x DDRSS_CTL_CLK clock) cycles Selects whether value in DDRCTL_DFITMG0.dfi_tphy_wrdata is in terms of HDR (DDRSS_CTL_CLK clock) or SDR (2 x DDRSS_CTL_CLK clock) cycles- 0 in terms of HDR (DDRSS_CTL_CLK clock) cycles- 1 in terms of SDR (2 x DDRSS_CTL_CLK clock) cyclesIf using a DWC DDR3/2 PHY, DWC DDR2/3-Lite/mDDR PHY, DWC DDR multiPHY or DWC Gen2 DDR multiPHY, this field must be set to 0 otherwise, it must be set to 1.Programming Mode: Static" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="14" end="14" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DFI_TPHY_WRDATA" width="6" begin="13" end="8" resetval="0x0" description="Specifies the number of clock cycles between when dfi_wrdata_en is asserted to when the associated write data is driven on the dfi_wrdata signal." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DFI_TPHY_WRLAT" width="6" begin="5" end="0" resetval="0x2" description="Write latency Number of clocks from the write command to write data enable (dfi_wrdata_en). This corresponds to the DFI timing parameter tphy_wrlat." range="" rwaccess="RW"/>
  </register>
  <register id="DDRCTL_DFITMG1_SHDW" acronym="DDRCTL_DFITMG1_SHDW" offset="0x2194" width="32" description="[FREQ1] DFI Timing Register 1">
    <bitfield id="DFI_T_CMD_LAT" width="4" begin="31" end="28" resetval="0x0" description="Specifies the number of 2 x DDRSS_CTL_CLK clock cycles between when the dfi_cs signal is asserted and when the associated command is driven." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="27" end="26" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DFI_T_PARIN_LAT" width="2" begin="25" end="24" resetval="0x0" description="Specifies the number of 2 x DDRSS_CTL_CLK clock cycles between when the dfi_cs signal is asserted and when the associated dfi_parity_in signal is driven." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DFI_T_WRDATA_DELAY" width="5" begin="20" end="16" resetval="0x0" description="Specifies the number of DDRSS_CTL_CLK clock cycles between when the dfi_wrdata_en signal is asserted and when the corresponding write data transfer is completed on the DRAM bus." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DFI_T_DRAM_CLK_DISABLE" width="5" begin="12" end="8" resetval="0x4" description="Specifies the number of DDRSS_CTL_CLK clock cycles from the assertion of the dfi_dram_clk_disable signal on the DFI until the clock to the DRAM memory devices, at the PHY-DRAM boundary, maintains a low value." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DFI_T_DRAM_CLK_ENABLE" width="5" begin="4" end="0" resetval="0x4" description="Specifies the number of DDRSS_CTL_CLK clock cycles from the de-assertion of the dfi_dram_clk_disable signal on the DFI until the first valid rising edge of the clock to the DRAM memory devices, at the PHY-DRAM boundary." range="" rwaccess="RW"/>
  </register>
  <register id="DDRCTL_DFITMG2_SHDW" acronym="DDRCTL_DFITMG2_SHDW" offset="0x21B4" width="32" description="[FREQ1] DFI Timing Register 2">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DFI_TPHY_RDCSLAT" width="7" begin="14" end="8" resetval="0x2" description="Number of 2 x DDRSS_CTL_CLK clock cycles between when a read command is sent on the DFI control interface and when the associated dfi_rddata_cs signal is asserted." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DFI_TPHY_WRCSLAT" width="6" begin="5" end="0" resetval="0x2" description="Number of 2 x DDRSS_CTL_CLK clock cycles between when a write command is sent on the DFI control interface and when the associated dfi_wrdata_cs signal is asserted." range="" rwaccess="RW"/>
  </register>
  <register id="DDRCTL_DFITMG3_SHDW" acronym="DDRCTL_DFITMG3_SHDW" offset="0x21B8" width="32" description="[FREQ1] DFI Timing Register 3">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DFI_T_GEARDOWN_DELAY" width="5" begin="4" end="0" resetval="0x0" description="The delay from dfi_geardown_en assertion to the time of the PHY being ready to receive commands." range="" rwaccess="RW"/>
  </register>
  <register id="DDRCTL_ODTCFG_SHDW" acronym="DDRCTL_ODTCFG_SHDW" offset="0x2240" width="32" description="[FREQ1] ODT Configuration Register">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="WR_ODT_HOLD" width="4" begin="27" end="24" resetval="0x4" description="2 x DDRSS_CTL_CLK clock cycles to hold ODT for a write command.DDR2:- BL8: 0x5 (DDR2-400/533/667), 0x6 (DDR2-800), 0x7 (DDR2-1066)- BL4: 0x3 (DDR2-400/533/667), 0x4 (DDR2-800), 0x5 (DDR2-1066)DDR3:- BL8: 0x6DDR4:- BL8: 5 + WR_PREAMBLE + CRC_MODE WR_PREAMBLE = 1 (1tCK write preamble), 2 (2tCK write preamble) CRC_MODE = 0 (not CRC mode), 1 (CRC mode)LPDDR3:- BL8: 7 + RU(tODTon(max)/tCK)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="WR_ODT_DELAY" width="5" begin="20" end="16" resetval="0x0" description="The delay, in 2 x DDRSS_CTL_CLK clock cycles, from issuing a write command to setting ODT values associated with that command.DDR2:- CWL + AL - 3 (DDR2-400/533/667),- CWL + AL - 4 (DDR2-800),- CWL + AL - 5 (DDR2-1066)If (CWL + AL - 3 &amp;amp;lt; 0), DDR controller does not support ODT for write operation.DDR3: 0x0DDR4: DDRCTL_DFITMG1.dfi_t_cmd_lat (to adjust for CAL mode)LPDDR3: WL - 1 - RU(tODTon(max)/tCK)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RD_ODT_HOLD" width="4" begin="11" end="8" resetval="0x4" description="2 x DDRSS_CTL_CLK clock cycles to hold ODT for a read command.DDR2:- BL8: 0x6 (not DDR2-1066), 0x7 (DDR2-1066)- BL4: 0x4 (not DDR2-1066), 0x5 (DDR2-1066)DDR3:- BL8: 0x6DDR4:- BL8: 5 + RD_PREAMBLE RD_PREAMBLE = 1 (1tCK write preamble), 2 (2tCK write preamble)LPDDR3:- BL8: 5 + RU(tDQSCK(max)/tCK) - RD(tDQSCK(min)/tCK) + RU(tODTon(max)/tCK)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RD_ODT_DELAY" width="5" begin="6" end="2" resetval="0x0" description="The delay, in 2 x DDRSS_CTL_CLK clock cycles, from issuing a read command to setting ODT values associated with that command.DDR2:- CL + AL - 4 (not DDR2-1066)- CL + AL - 5 (DDR2-1066)If (CL + AL - 4 &amp;amp;lt; 0), DDR controller does not support ODT for read operation.DDR3: CL - CWLDDR4: CL - CWL - RD_PREAMBLE + WR_PREAMBLE + DDRCTL_DFITMG1.dfi_t_cmd_lat (to adjust for CAL mode) WR_PREAMBLE = 1 (1tCK write preamble), 2 (2tCK write preamble) RD_PREAMBLE = 1 (1tCK write preamble), 2 (2tCK write preamble).If (CL - CWL - RD_PREAMBLE + WR_PREAMBLE) &amp;amp;lt; 0, DDR controller does not support ODT for read operation.LPDDR3: RL + RD(tDQSCK(min)/tCK) - 1 - RU(tODTon(max)/tCK)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="1" end="0" resetval="0xX" description="" range="" rwaccess="RW"/>
  </register>
</module>
