{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 18 17:25:45 2019 " "Info: Processing started: Fri Oct 18 17:25:45 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off mipsHardware -c mipsHardware --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off mipsHardware -c mipsHardware --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "setSize:inst30\|saidaSetSize\[24\] " "Warning: Node \"setSize:inst30\|saidaSetSize\[24\]\" is a latch" {  } { { "setSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/setSize.sv" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "setSize:inst30\|saidaSetSize\[25\] " "Warning: Node \"setSize:inst30\|saidaSetSize\[25\]\" is a latch" {  } { { "setSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/setSize.sv" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "setSize:inst30\|saidaSetSize\[26\] " "Warning: Node \"setSize:inst30\|saidaSetSize\[26\]\" is a latch" {  } { { "setSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/setSize.sv" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "setSize:inst30\|saidaSetSize\[27\] " "Warning: Node \"setSize:inst30\|saidaSetSize\[27\]\" is a latch" {  } { { "setSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/setSize.sv" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "setSize:inst30\|saidaSetSize\[28\] " "Warning: Node \"setSize:inst30\|saidaSetSize\[28\]\" is a latch" {  } { { "setSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/setSize.sv" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "setSize:inst30\|saidaSetSize\[29\] " "Warning: Node \"setSize:inst30\|saidaSetSize\[29\]\" is a latch" {  } { { "setSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/setSize.sv" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "setSize:inst30\|saidaSetSize\[30\] " "Warning: Node \"setSize:inst30\|saidaSetSize\[30\]\" is a latch" {  } { { "setSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/setSize.sv" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "setSize:inst30\|saidaSetSize\[31\] " "Warning: Node \"setSize:inst30\|saidaSetSize\[31\]\" is a latch" {  } { { "setSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/setSize.sv" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "setSize:inst30\|saidaSetSize\[0\] " "Warning: Node \"setSize:inst30\|saidaSetSize\[0\]\" is a latch" {  } { { "setSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/setSize.sv" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "setSize:inst30\|saidaSetSize\[1\] " "Warning: Node \"setSize:inst30\|saidaSetSize\[1\]\" is a latch" {  } { { "setSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/setSize.sv" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "setSize:inst30\|saidaSetSize\[2\] " "Warning: Node \"setSize:inst30\|saidaSetSize\[2\]\" is a latch" {  } { { "setSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/setSize.sv" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "setSize:inst30\|saidaSetSize\[3\] " "Warning: Node \"setSize:inst30\|saidaSetSize\[3\]\" is a latch" {  } { { "setSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/setSize.sv" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "setSize:inst30\|saidaSetSize\[4\] " "Warning: Node \"setSize:inst30\|saidaSetSize\[4\]\" is a latch" {  } { { "setSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/setSize.sv" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "setSize:inst30\|saidaSetSize\[5\] " "Warning: Node \"setSize:inst30\|saidaSetSize\[5\]\" is a latch" {  } { { "setSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/setSize.sv" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "setSize:inst30\|saidaSetSize\[6\] " "Warning: Node \"setSize:inst30\|saidaSetSize\[6\]\" is a latch" {  } { { "setSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/setSize.sv" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "setSize:inst30\|saidaSetSize\[7\] " "Warning: Node \"setSize:inst30\|saidaSetSize\[7\]\" is a latch" {  } { { "setSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/setSize.sv" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "aluSrcA:inst\|aluSrcAOut\[0\] " "Warning: Node \"aluSrcA:inst\|aluSrcAOut\[0\]\" is a latch" {  } { { "aluSrcA.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "aluSrcA:inst\|aluSrcAOut\[1\] " "Warning: Node \"aluSrcA:inst\|aluSrcAOut\[1\]\" is a latch" {  } { { "aluSrcA.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "aluSrcA:inst\|aluSrcAOut\[2\] " "Warning: Node \"aluSrcA:inst\|aluSrcAOut\[2\]\" is a latch" {  } { { "aluSrcA.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "aluSrcA:inst\|aluSrcAOut\[3\] " "Warning: Node \"aluSrcA:inst\|aluSrcAOut\[3\]\" is a latch" {  } { { "aluSrcA.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "aluSrcA:inst\|aluSrcAOut\[4\] " "Warning: Node \"aluSrcA:inst\|aluSrcAOut\[4\]\" is a latch" {  } { { "aluSrcA.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "aluSrcA:inst\|aluSrcAOut\[5\] " "Warning: Node \"aluSrcA:inst\|aluSrcAOut\[5\]\" is a latch" {  } { { "aluSrcA.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "aluSrcA:inst\|aluSrcAOut\[6\] " "Warning: Node \"aluSrcA:inst\|aluSrcAOut\[6\]\" is a latch" {  } { { "aluSrcA.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "aluSrcA:inst\|aluSrcAOut\[7\] " "Warning: Node \"aluSrcA:inst\|aluSrcAOut\[7\]\" is a latch" {  } { { "aluSrcA.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "aluSrcA:inst\|aluSrcAOut\[31\] " "Warning: Node \"aluSrcA:inst\|aluSrcAOut\[31\]\" is a latch" {  } { { "aluSrcA.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "aluSrcA:inst\|aluSrcAOut\[30\] " "Warning: Node \"aluSrcA:inst\|aluSrcAOut\[30\]\" is a latch" {  } { { "aluSrcA.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "setSize:inst30\|saidaSetSize\[16\] " "Warning: Node \"setSize:inst30\|saidaSetSize\[16\]\" is a latch" {  } { { "setSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/setSize.sv" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "setSize:inst30\|saidaSetSize\[17\] " "Warning: Node \"setSize:inst30\|saidaSetSize\[17\]\" is a latch" {  } { { "setSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/setSize.sv" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "setSize:inst30\|saidaSetSize\[18\] " "Warning: Node \"setSize:inst30\|saidaSetSize\[18\]\" is a latch" {  } { { "setSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/setSize.sv" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "setSize:inst30\|saidaSetSize\[19\] " "Warning: Node \"setSize:inst30\|saidaSetSize\[19\]\" is a latch" {  } { { "setSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/setSize.sv" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "setSize:inst30\|saidaSetSize\[20\] " "Warning: Node \"setSize:inst30\|saidaSetSize\[20\]\" is a latch" {  } { { "setSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/setSize.sv" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "setSize:inst30\|saidaSetSize\[21\] " "Warning: Node \"setSize:inst30\|saidaSetSize\[21\]\" is a latch" {  } { { "setSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/setSize.sv" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "setSize:inst30\|saidaSetSize\[22\] " "Warning: Node \"setSize:inst30\|saidaSetSize\[22\]\" is a latch" {  } { { "setSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/setSize.sv" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "setSize:inst30\|saidaSetSize\[23\] " "Warning: Node \"setSize:inst30\|saidaSetSize\[23\]\" is a latch" {  } { { "setSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/setSize.sv" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "aluSrcA:inst\|aluSrcAOut\[29\] " "Warning: Node \"aluSrcA:inst\|aluSrcAOut\[29\]\" is a latch" {  } { { "aluSrcA.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "aluSrcA:inst\|aluSrcAOut\[28\] " "Warning: Node \"aluSrcA:inst\|aluSrcAOut\[28\]\" is a latch" {  } { { "aluSrcA.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "aluSrcA:inst\|aluSrcAOut\[26\] " "Warning: Node \"aluSrcA:inst\|aluSrcAOut\[26\]\" is a latch" {  } { { "aluSrcA.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[24\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[24\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "aluSrcA:inst\|aluSrcAOut\[27\] " "Warning: Node \"aluSrcA:inst\|aluSrcAOut\[27\]\" is a latch" {  } { { "aluSrcA.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "aluSrcA:inst\|aluSrcAOut\[24\] " "Warning: Node \"aluSrcA:inst\|aluSrcAOut\[24\]\" is a latch" {  } { { "aluSrcA.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "aluSrcA:inst\|aluSrcAOut\[25\] " "Warning: Node \"aluSrcA:inst\|aluSrcAOut\[25\]\" is a latch" {  } { { "aluSrcA.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[25\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[25\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[26\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[26\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[27\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[27\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[28\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[28\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[29\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[29\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[30\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[30\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[31\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[31\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regDST:inst15\|regDSTOut\[0\] " "Warning: Node \"regDST:inst15\|regDSTOut\[0\]\" is a latch" {  } { { "regDST.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/regDST.sv" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regDST:inst15\|regDSTOut\[3\] " "Warning: Node \"regDST:inst15\|regDSTOut\[3\]\" is a latch" {  } { { "regDST.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/regDST.sv" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regDST:inst15\|regDSTOut\[4\] " "Warning: Node \"regDST:inst15\|regDSTOut\[4\]\" is a latch" {  } { { "regDST.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/regDST.sv" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regDST:inst15\|regDSTOut\[1\] " "Warning: Node \"regDST:inst15\|regDSTOut\[1\]\" is a latch" {  } { { "regDST.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/regDST.sv" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regDST:inst15\|regDSTOut\[2\] " "Warning: Node \"regDST:inst15\|regDSTOut\[2\]\" is a latch" {  } { { "regDST.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/regDST.sv" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "aluSrcA:inst\|aluSrcAOut\[22\] " "Warning: Node \"aluSrcA:inst\|aluSrcAOut\[22\]\" is a latch" {  } { { "aluSrcA.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "aluSrcA:inst\|aluSrcAOut\[23\] " "Warning: Node \"aluSrcA:inst\|aluSrcAOut\[23\]\" is a latch" {  } { { "aluSrcA.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[0\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[0\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[1\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[1\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[2\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[2\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[3\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[3\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[4\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[4\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[5\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[5\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[6\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[6\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[7\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[7\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "setSize:inst30\|saidaSetSize\[8\] " "Warning: Node \"setSize:inst30\|saidaSetSize\[8\]\" is a latch" {  } { { "setSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/setSize.sv" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "setSize:inst30\|saidaSetSize\[9\] " "Warning: Node \"setSize:inst30\|saidaSetSize\[9\]\" is a latch" {  } { { "setSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/setSize.sv" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "setSize:inst30\|saidaSetSize\[10\] " "Warning: Node \"setSize:inst30\|saidaSetSize\[10\]\" is a latch" {  } { { "setSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/setSize.sv" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "setSize:inst30\|saidaSetSize\[11\] " "Warning: Node \"setSize:inst30\|saidaSetSize\[11\]\" is a latch" {  } { { "setSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/setSize.sv" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "setSize:inst30\|saidaSetSize\[12\] " "Warning: Node \"setSize:inst30\|saidaSetSize\[12\]\" is a latch" {  } { { "setSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/setSize.sv" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "setSize:inst30\|saidaSetSize\[13\] " "Warning: Node \"setSize:inst30\|saidaSetSize\[13\]\" is a latch" {  } { { "setSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/setSize.sv" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "setSize:inst30\|saidaSetSize\[14\] " "Warning: Node \"setSize:inst30\|saidaSetSize\[14\]\" is a latch" {  } { { "setSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/setSize.sv" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "setSize:inst30\|saidaSetSize\[15\] " "Warning: Node \"setSize:inst30\|saidaSetSize\[15\]\" is a latch" {  } { { "setSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/setSize.sv" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "aluSrcA:inst\|aluSrcAOut\[20\] " "Warning: Node \"aluSrcA:inst\|aluSrcAOut\[20\]\" is a latch" {  } { { "aluSrcA.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "aluSrcA:inst\|aluSrcAOut\[21\] " "Warning: Node \"aluSrcA:inst\|aluSrcAOut\[21\]\" is a latch" {  } { { "aluSrcA.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadSize:inst29\|lsOut\[24\] " "Warning: Node \"loadSize:inst29\|lsOut\[24\]\" is a latch" {  } { { "loadSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/loadSize.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "aluSrcA:inst\|aluSrcAOut\[19\] " "Warning: Node \"aluSrcA:inst\|aluSrcAOut\[19\]\" is a latch" {  } { { "aluSrcA.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "aluSrcA:inst\|aluSrcAOut\[18\] " "Warning: Node \"aluSrcA:inst\|aluSrcAOut\[18\]\" is a latch" {  } { { "aluSrcA.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "aluSrcA:inst\|aluSrcAOut\[10\] " "Warning: Node \"aluSrcA:inst\|aluSrcAOut\[10\]\" is a latch" {  } { { "aluSrcA.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "aluSrcA:inst\|aluSrcAOut\[16\] " "Warning: Node \"aluSrcA:inst\|aluSrcAOut\[16\]\" is a latch" {  } { { "aluSrcA.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadSize:inst29\|lsOut\[25\] " "Warning: Node \"loadSize:inst29\|lsOut\[25\]\" is a latch" {  } { { "loadSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/loadSize.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadSize:inst29\|lsOut\[26\] " "Warning: Node \"loadSize:inst29\|lsOut\[26\]\" is a latch" {  } { { "loadSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/loadSize.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadSize:inst29\|lsOut\[27\] " "Warning: Node \"loadSize:inst29\|lsOut\[27\]\" is a latch" {  } { { "loadSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/loadSize.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadSize:inst29\|lsOut\[28\] " "Warning: Node \"loadSize:inst29\|lsOut\[28\]\" is a latch" {  } { { "loadSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/loadSize.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadSize:inst29\|lsOut\[29\] " "Warning: Node \"loadSize:inst29\|lsOut\[29\]\" is a latch" {  } { { "loadSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/loadSize.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadSize:inst29\|lsOut\[30\] " "Warning: Node \"loadSize:inst29\|lsOut\[30\]\" is a latch" {  } { { "loadSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/loadSize.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadSize:inst29\|lsOut\[31\] " "Warning: Node \"loadSize:inst29\|lsOut\[31\]\" is a latch" {  } { { "loadSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/loadSize.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "aluSrcA:inst\|aluSrcAOut\[17\] " "Warning: Node \"aluSrcA:inst\|aluSrcAOut\[17\]\" is a latch" {  } { { "aluSrcA.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "aluSrcA:inst\|aluSrcAOut\[9\] " "Warning: Node \"aluSrcA:inst\|aluSrcAOut\[9\]\" is a latch" {  } { { "aluSrcA.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "aluSrcA:inst\|aluSrcAOut\[8\] " "Warning: Node \"aluSrcA:inst\|aluSrcAOut\[8\]\" is a latch" {  } { { "aluSrcA.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "aluSrcA:inst\|aluSrcAOut\[11\] " "Warning: Node \"aluSrcA:inst\|aluSrcAOut\[11\]\" is a latch" {  } { { "aluSrcA.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "aluSrcA:inst\|aluSrcAOut\[14\] " "Warning: Node \"aluSrcA:inst\|aluSrcAOut\[14\]\" is a latch" {  } { { "aluSrcA.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "aluSrcA:inst\|aluSrcAOut\[15\] " "Warning: Node \"aluSrcA:inst\|aluSrcAOut\[15\]\" is a latch" {  } { { "aluSrcA.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadSize:inst29\|lsOut\[1\] " "Warning: Node \"loadSize:inst29\|lsOut\[1\]\" is a latch" {  } { { "loadSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/loadSize.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadSize:inst29\|lsOut\[2\] " "Warning: Node \"loadSize:inst29\|lsOut\[2\]\" is a latch" {  } { { "loadSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/loadSize.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadSize:inst29\|lsOut\[3\] " "Warning: Node \"loadSize:inst29\|lsOut\[3\]\" is a latch" {  } { { "loadSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/loadSize.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadSize:inst29\|lsOut\[4\] " "Warning: Node \"loadSize:inst29\|lsOut\[4\]\" is a latch" {  } { { "loadSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/loadSize.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadSize:inst29\|lsOut\[5\] " "Warning: Node \"loadSize:inst29\|lsOut\[5\]\" is a latch" {  } { { "loadSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/loadSize.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadSize:inst29\|lsOut\[6\] " "Warning: Node \"loadSize:inst29\|lsOut\[6\]\" is a latch" {  } { { "loadSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/loadSize.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadSize:inst29\|lsOut\[7\] " "Warning: Node \"loadSize:inst29\|lsOut\[7\]\" is a latch" {  } { { "loadSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/loadSize.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "aluSrcA:inst\|aluSrcAOut\[13\] " "Warning: Node \"aluSrcA:inst\|aluSrcAOut\[13\]\" is a latch" {  } { { "aluSrcA.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "aluSrcA:inst\|aluSrcAOut\[12\] " "Warning: Node \"aluSrcA:inst\|aluSrcAOut\[12\]\" is a latch" {  } { { "aluSrcA.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadSize:inst29\|lsOut\[0\] " "Warning: Node \"loadSize:inst29\|lsOut\[0\]\" is a latch" {  } { { "loadSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/loadSize.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[16\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[16\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[17\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[17\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[18\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[18\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[19\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[19\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[20\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[20\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[21\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[21\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[22\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[22\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[23\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[23\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadSize:inst29\|lsOut\[16\] " "Warning: Node \"loadSize:inst29\|lsOut\[16\]\" is a latch" {  } { { "loadSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/loadSize.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadSize:inst29\|lsOut\[17\] " "Warning: Node \"loadSize:inst29\|lsOut\[17\]\" is a latch" {  } { { "loadSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/loadSize.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadSize:inst29\|lsOut\[18\] " "Warning: Node \"loadSize:inst29\|lsOut\[18\]\" is a latch" {  } { { "loadSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/loadSize.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadSize:inst29\|lsOut\[19\] " "Warning: Node \"loadSize:inst29\|lsOut\[19\]\" is a latch" {  } { { "loadSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/loadSize.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadSize:inst29\|lsOut\[20\] " "Warning: Node \"loadSize:inst29\|lsOut\[20\]\" is a latch" {  } { { "loadSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/loadSize.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadSize:inst29\|lsOut\[21\] " "Warning: Node \"loadSize:inst29\|lsOut\[21\]\" is a latch" {  } { { "loadSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/loadSize.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadSize:inst29\|lsOut\[22\] " "Warning: Node \"loadSize:inst29\|lsOut\[22\]\" is a latch" {  } { { "loadSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/loadSize.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadSize:inst29\|lsOut\[23\] " "Warning: Node \"loadSize:inst29\|lsOut\[23\]\" is a latch" {  } { { "loadSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/loadSize.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[8\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[8\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[9\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[9\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[10\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[10\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[11\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[11\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[12\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[12\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[13\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[13\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[14\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[14\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "memToReg:inst7\|memToRegOut\[15\] " "Warning: Node \"memToReg:inst7\|memToRegOut\[15\]\" is a latch" {  } { { "memToReg.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadSize:inst29\|lsOut\[8\] " "Warning: Node \"loadSize:inst29\|lsOut\[8\]\" is a latch" {  } { { "loadSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/loadSize.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadSize:inst29\|lsOut\[9\] " "Warning: Node \"loadSize:inst29\|lsOut\[9\]\" is a latch" {  } { { "loadSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/loadSize.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadSize:inst29\|lsOut\[10\] " "Warning: Node \"loadSize:inst29\|lsOut\[10\]\" is a latch" {  } { { "loadSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/loadSize.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadSize:inst29\|lsOut\[11\] " "Warning: Node \"loadSize:inst29\|lsOut\[11\]\" is a latch" {  } { { "loadSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/loadSize.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadSize:inst29\|lsOut\[12\] " "Warning: Node \"loadSize:inst29\|lsOut\[12\]\" is a latch" {  } { { "loadSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/loadSize.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadSize:inst29\|lsOut\[13\] " "Warning: Node \"loadSize:inst29\|lsOut\[13\]\" is a latch" {  } { { "loadSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/loadSize.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadSize:inst29\|lsOut\[14\] " "Warning: Node \"loadSize:inst29\|lsOut\[14\]\" is a latch" {  } { { "loadSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/loadSize.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "loadSize:inst29\|lsOut\[15\] " "Warning: Node \"loadSize:inst29\|lsOut\[15\]\" is a latch" {  } { { "loadSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/loadSize.sv" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "schemeHard.bdf" "" { Schematic "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/schemeHard.bdf" { { -952 472 640 -936 "clk" "" } } } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "17 " "Warning: Found 17 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "loadSize:inst29\|lsOut\[31\]~1 " "Info: Detected gated clock \"loadSize:inst29\|lsOut\[31\]~1\" as buffer" {  } { { "loadSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/loadSize.sv" 10 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "loadSize:inst29\|lsOut\[31\]~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "unidadeControle:inst25\|lscontrol\[1\] " "Info: Detected ripple clock \"unidadeControle:inst25\|lscontrol\[1\]\" as buffer" {  } { { "unidadeControle.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/unidadeControle.sv" 171 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unidadeControle:inst25\|lscontrol\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "unidadeControle:inst25\|lscontrol\[0\] " "Info: Detected ripple clock \"unidadeControle:inst25\|lscontrol\[0\]\" as buffer" {  } { { "unidadeControle.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/unidadeControle.sv" 171 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unidadeControle:inst25\|lscontrol\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regDST:inst15\|Mux5~0 " "Info: Detected gated clock \"regDST:inst15\|Mux5~0\" as buffer" {  } { { "regDST.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/regDST.sv" 13 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "regDST:inst15\|Mux5~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "unidadeControle:inst25\|muxregdst\[0\] " "Info: Detected ripple clock \"unidadeControle:inst25\|muxregdst\[0\]\" as buffer" {  } { { "unidadeControle.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/unidadeControle.sv" 171 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unidadeControle:inst25\|muxregdst\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "unidadeControle:inst25\|muxxxchgctrl " "Info: Detected ripple clock \"unidadeControle:inst25\|muxxxchgctrl\" as buffer" {  } { { "unidadeControle.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/unidadeControle.sv" 64 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unidadeControle:inst25\|muxxxchgctrl" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "unidadeControle:inst25\|muxregdst\[1\] " "Info: Detected ripple clock \"unidadeControle:inst25\|muxregdst\[1\]\" as buffer" {  } { { "unidadeControle.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/unidadeControle.sv" 171 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unidadeControle:inst25\|muxregdst\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "unidadeControle:inst25\|muxmemtoreg\[3\] " "Info: Detected ripple clock \"unidadeControle:inst25\|muxmemtoreg\[3\]\" as buffer" {  } { { "unidadeControle.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/unidadeControle.sv" 171 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unidadeControle:inst25\|muxmemtoreg\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "unidadeControle:inst25\|muxmemtoreg\[1\] " "Info: Detected ripple clock \"unidadeControle:inst25\|muxmemtoreg\[1\]\" as buffer" {  } { { "unidadeControle.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/unidadeControle.sv" 171 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unidadeControle:inst25\|muxmemtoreg\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "unidadeControle:inst25\|muxmemtoreg\[2\] " "Info: Detected ripple clock \"unidadeControle:inst25\|muxmemtoreg\[2\]\" as buffer" {  } { { "unidadeControle.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/unidadeControle.sv" 171 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unidadeControle:inst25\|muxmemtoreg\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "memToReg:inst7\|Mux32~0 " "Info: Detected gated clock \"memToReg:inst7\|Mux32~0\" as buffer" {  } { { "memToReg.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/memToReg.sv" 20 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memToReg:inst7\|Mux32~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "aluSrcA:inst\|Mux32~0 " "Info: Detected gated clock \"aluSrcA:inst\|Mux32~0\" as buffer" {  } { { "aluSrcA.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "aluSrcA:inst\|Mux32~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "unidadeControle:inst25\|muxalusrca\[1\] " "Info: Detected ripple clock \"unidadeControle:inst25\|muxalusrca\[1\]\" as buffer" {  } { { "unidadeControle.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/unidadeControle.sv" 171 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unidadeControle:inst25\|muxalusrca\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "unidadeControle:inst25\|muxalusrca\[0\] " "Info: Detected ripple clock \"unidadeControle:inst25\|muxalusrca\[0\]\" as buffer" {  } { { "unidadeControle.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/unidadeControle.sv" 171 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unidadeControle:inst25\|muxalusrca\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "setSize:inst30\|saidaSetSize\[31\]~1 " "Info: Detected gated clock \"setSize:inst30\|saidaSetSize\[31\]~1\" as buffer" {  } { { "setSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/setSize.sv" 14 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "setSize:inst30\|saidaSetSize\[31\]~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "unidadeControle:inst25\|sscontrol\[1\] " "Info: Detected ripple clock \"unidadeControle:inst25\|sscontrol\[1\]\" as buffer" {  } { { "unidadeControle.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/unidadeControle.sv" 171 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unidadeControle:inst25\|sscontrol\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "unidadeControle:inst25\|sscontrol\[0\] " "Info: Detected ripple clock \"unidadeControle:inst25\|sscontrol\[0\]\" as buffer" {  } { { "unidadeControle.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/unidadeControle.sv" 171 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "unidadeControle:inst25\|sscontrol\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register aluSrcA:inst\|aluSrcAOut\[3\] register Registrador:PC\|Saida\[13\] 35.85 MHz 27.894 ns Internal " "Info: Clock \"clk\" has Internal fmax of 35.85 MHz between source register \"aluSrcA:inst\|aluSrcAOut\[3\]\" and destination register \"Registrador:PC\|Saida\[13\]\" (period= 27.894 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.935 ns + Longest register register " "Info: + Longest register to register delay is 8.935 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns aluSrcA:inst\|aluSrcAOut\[3\] 1 REG LCCOMB_X57_Y43_N16 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X57_Y43_N16; Fanout = 6; REG Node = 'aluSrcA:inst\|aluSrcAOut\[3\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aluSrcA:inst|aluSrcAOut[3] } "NODE_NAME" } } { "aluSrcA.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.342 ns) + CELL(0.161 ns) 0.503 ns Ula32:inst3\|carry_temp\[5\]~28 2 COMB LCCOMB_X57_Y43_N28 1 " "Info: 2: + IC(0.342 ns) + CELL(0.161 ns) = 0.503 ns; Loc. = LCCOMB_X57_Y43_N28; Fanout = 1; COMB Node = 'Ula32:inst3\|carry_temp\[5\]~28'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.503 ns" { aluSrcA:inst|aluSrcAOut[3] Ula32:inst3|carry_temp[5]~28 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.358 ns) + CELL(0.285 ns) 1.146 ns Ula32:inst3\|carry_temp\[5\]~6 3 COMB LCCOMB_X56_Y43_N0 4 " "Info: 3: + IC(0.358 ns) + CELL(0.285 ns) = 1.146 ns; Loc. = LCCOMB_X56_Y43_N0; Fanout = 4; COMB Node = 'Ula32:inst3\|carry_temp\[5\]~6'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.643 ns" { Ula32:inst3|carry_temp[5]~28 Ula32:inst3|carry_temp[5]~6 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.235 ns) + CELL(0.055 ns) 1.436 ns Ula32:inst3\|carry_temp\[7\]~7 4 COMB LCCOMB_X56_Y43_N4 4 " "Info: 4: + IC(0.235 ns) + CELL(0.055 ns) = 1.436 ns; Loc. = LCCOMB_X56_Y43_N4; Fanout = 4; COMB Node = 'Ula32:inst3\|carry_temp\[7\]~7'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.290 ns" { Ula32:inst3|carry_temp[5]~6 Ula32:inst3|carry_temp[7]~7 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.241 ns) + CELL(0.055 ns) 1.732 ns Ula32:inst3\|carry_temp\[9\]~8 5 COMB LCCOMB_X56_Y43_N20 4 " "Info: 5: + IC(0.241 ns) + CELL(0.055 ns) = 1.732 ns; Loc. = LCCOMB_X56_Y43_N20; Fanout = 4; COMB Node = 'Ula32:inst3\|carry_temp\[9\]~8'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.296 ns" { Ula32:inst3|carry_temp[7]~7 Ula32:inst3|carry_temp[9]~8 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.225 ns) + CELL(0.055 ns) 2.012 ns Ula32:inst3\|carry_temp\[11\]~9 6 COMB LCCOMB_X56_Y43_N24 4 " "Info: 6: + IC(0.225 ns) + CELL(0.055 ns) = 2.012 ns; Loc. = LCCOMB_X56_Y43_N24; Fanout = 4; COMB Node = 'Ula32:inst3\|carry_temp\[11\]~9'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.280 ns" { Ula32:inst3|carry_temp[9]~8 Ula32:inst3|carry_temp[11]~9 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.657 ns) + CELL(0.055 ns) 2.724 ns Ula32:inst3\|carry_temp\[13\]~10 7 COMB LCCOMB_X55_Y40_N0 4 " "Info: 7: + IC(0.657 ns) + CELL(0.055 ns) = 2.724 ns; Loc. = LCCOMB_X55_Y40_N0; Fanout = 4; COMB Node = 'Ula32:inst3\|carry_temp\[13\]~10'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.712 ns" { Ula32:inst3|carry_temp[11]~9 Ula32:inst3|carry_temp[13]~10 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.055 ns) 3.022 ns Ula32:inst3\|carry_temp\[15\]~11 8 COMB LCCOMB_X55_Y40_N20 4 " "Info: 8: + IC(0.243 ns) + CELL(0.055 ns) = 3.022 ns; Loc. = LCCOMB_X55_Y40_N20; Fanout = 4; COMB Node = 'Ula32:inst3\|carry_temp\[15\]~11'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.298 ns" { Ula32:inst3|carry_temp[13]~10 Ula32:inst3|carry_temp[15]~11 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.221 ns) + CELL(0.055 ns) 3.298 ns Ula32:inst3\|carry_temp\[17\]~12 9 COMB LCCOMB_X55_Y40_N26 4 " "Info: 9: + IC(0.221 ns) + CELL(0.055 ns) = 3.298 ns; Loc. = LCCOMB_X55_Y40_N26; Fanout = 4; COMB Node = 'Ula32:inst3\|carry_temp\[17\]~12'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.276 ns" { Ula32:inst3|carry_temp[15]~11 Ula32:inst3|carry_temp[17]~12 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.223 ns) + CELL(0.055 ns) 3.576 ns Ula32:inst3\|carry_temp\[19\]~13 10 COMB LCCOMB_X55_Y40_N14 4 " "Info: 10: + IC(0.223 ns) + CELL(0.055 ns) = 3.576 ns; Loc. = LCCOMB_X55_Y40_N14; Fanout = 4; COMB Node = 'Ula32:inst3\|carry_temp\[19\]~13'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.278 ns" { Ula32:inst3|carry_temp[17]~12 Ula32:inst3|carry_temp[19]~13 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.227 ns) + CELL(0.055 ns) 3.858 ns Ula32:inst3\|carry_temp\[21\]~14 11 COMB LCCOMB_X55_Y40_N18 6 " "Info: 11: + IC(0.227 ns) + CELL(0.055 ns) = 3.858 ns; Loc. = LCCOMB_X55_Y40_N18; Fanout = 6; COMB Node = 'Ula32:inst3\|carry_temp\[21\]~14'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.282 ns" { Ula32:inst3|carry_temp[19]~13 Ula32:inst3|carry_temp[21]~14 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.523 ns) + CELL(0.055 ns) 4.436 ns Ula32:inst3\|carry_temp\[23\]~15 12 COMB LCCOMB_X52_Y40_N16 6 " "Info: 12: + IC(0.523 ns) + CELL(0.055 ns) = 4.436 ns; Loc. = LCCOMB_X52_Y40_N16; Fanout = 6; COMB Node = 'Ula32:inst3\|carry_temp\[23\]~15'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.578 ns" { Ula32:inst3|carry_temp[21]~14 Ula32:inst3|carry_temp[23]~15 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.055 ns) 4.729 ns Ula32:inst3\|carry_temp\[25\]~16 13 COMB LCCOMB_X52_Y40_N4 6 " "Info: 13: + IC(0.238 ns) + CELL(0.055 ns) = 4.729 ns; Loc. = LCCOMB_X52_Y40_N4; Fanout = 6; COMB Node = 'Ula32:inst3\|carry_temp\[25\]~16'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.293 ns" { Ula32:inst3|carry_temp[23]~15 Ula32:inst3|carry_temp[25]~16 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.277 ns) + CELL(0.364 ns) 5.370 ns Ula32:inst3\|carry_temp\[27\]~17 14 COMB LCCOMB_X52_Y40_N26 5 " "Info: 14: + IC(0.277 ns) + CELL(0.364 ns) = 5.370 ns; Loc. = LCCOMB_X52_Y40_N26; Fanout = 5; COMB Node = 'Ula32:inst3\|carry_temp\[27\]~17'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.641 ns" { Ula32:inst3|carry_temp[25]~16 Ula32:inst3|carry_temp[27]~17 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.232 ns) + CELL(0.055 ns) 5.657 ns Ula32:inst3\|carry_temp\[29\]~18 15 COMB LCCOMB_X52_Y40_N30 8 " "Info: 15: + IC(0.232 ns) + CELL(0.055 ns) = 5.657 ns; Loc. = LCCOMB_X52_Y40_N30; Fanout = 8; COMB Node = 'Ula32:inst3\|carry_temp\[29\]~18'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.287 ns" { Ula32:inst3|carry_temp[27]~17 Ula32:inst3|carry_temp[29]~18 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.241 ns) + CELL(0.055 ns) 5.953 ns Ula32:inst3\|carry_temp\[30\]~19 16 COMB LCCOMB_X52_Y40_N28 2 " "Info: 16: + IC(0.241 ns) + CELL(0.055 ns) = 5.953 ns; Loc. = LCCOMB_X52_Y40_N28; Fanout = 2; COMB Node = 'Ula32:inst3\|carry_temp\[30\]~19'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.296 ns" { Ula32:inst3|carry_temp[29]~18 Ula32:inst3|carry_temp[30]~19 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.226 ns) + CELL(0.236 ns) 6.415 ns Ula32:inst3\|carry_temp\[31\]~21 17 COMB LCCOMB_X52_Y40_N20 2 " "Info: 17: + IC(0.226 ns) + CELL(0.236 ns) = 6.415 ns; Loc. = LCCOMB_X52_Y40_N20; Fanout = 2; COMB Node = 'Ula32:inst3\|carry_temp\[31\]~21'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.462 ns" { Ula32:inst3|carry_temp[30]~19 Ula32:inst3|carry_temp[31]~21 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.237 ns) + CELL(0.055 ns) 6.707 ns branchMux:inst20\|Selector0~3 18 COMB LCCOMB_X52_Y40_N14 1 " "Info: 18: + IC(0.237 ns) + CELL(0.055 ns) = 6.707 ns; Loc. = LCCOMB_X52_Y40_N14; Fanout = 1; COMB Node = 'branchMux:inst20\|Selector0~3'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.292 ns" { Ula32:inst3|carry_temp[31]~21 branchMux:inst20|Selector0~3 } "NODE_NAME" } } { "branchMux.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/branchMux.sv" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.211 ns) + CELL(0.055 ns) 6.973 ns branchMux:inst20\|Selector0~1 19 COMB LCCOMB_X52_Y40_N10 1 " "Info: 19: + IC(0.211 ns) + CELL(0.055 ns) = 6.973 ns; Loc. = LCCOMB_X52_Y40_N10; Fanout = 1; COMB Node = 'branchMux:inst20\|Selector0~1'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.266 ns" { branchMux:inst20|Selector0~3 branchMux:inst20|Selector0~1 } "NODE_NAME" } } { "branchMux.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/branchMux.sv" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.211 ns) + CELL(0.055 ns) 7.239 ns inst24 20 COMB LCCOMB_X52_Y40_N2 33 " "Info: 20: + IC(0.211 ns) + CELL(0.055 ns) = 7.239 ns; Loc. = LCCOMB_X52_Y40_N2; Fanout = 33; COMB Node = 'inst24'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.266 ns" { branchMux:inst20|Selector0~1 inst24 } "NODE_NAME" } } { "schemeHard.bdf" "" { Schematic "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/schemeHard.bdf" { { -1064 1752 1816 -1016 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.913 ns) + CELL(0.783 ns) 8.935 ns Registrador:PC\|Saida\[13\] 21 REG LCFF_X55_Y42_N3 3 " "Info: 21: + IC(0.913 ns) + CELL(0.783 ns) = 8.935 ns; Loc. = LCFF_X55_Y42_N3; Fanout = 3; REG Node = 'Registrador:PC\|Saida\[13\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.696 ns" { inst24 Registrador:PC|Saida[13] } "NODE_NAME" } } { "Registrador.vhd" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.654 ns ( 29.70 % ) " "Info: Total cell delay = 2.654 ns ( 29.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.281 ns ( 70.30 % ) " "Info: Total interconnect delay = 6.281 ns ( 70.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "8.935 ns" { aluSrcA:inst|aluSrcAOut[3] Ula32:inst3|carry_temp[5]~28 Ula32:inst3|carry_temp[5]~6 Ula32:inst3|carry_temp[7]~7 Ula32:inst3|carry_temp[9]~8 Ula32:inst3|carry_temp[11]~9 Ula32:inst3|carry_temp[13]~10 Ula32:inst3|carry_temp[15]~11 Ula32:inst3|carry_temp[17]~12 Ula32:inst3|carry_temp[19]~13 Ula32:inst3|carry_temp[21]~14 Ula32:inst3|carry_temp[23]~15 Ula32:inst3|carry_temp[25]~16 Ula32:inst3|carry_temp[27]~17 Ula32:inst3|carry_temp[29]~18 Ula32:inst3|carry_temp[30]~19 Ula32:inst3|carry_temp[31]~21 branchMux:inst20|Selector0~3 branchMux:inst20|Selector0~1 inst24 Registrador:PC|Saida[13] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "8.935 ns" { aluSrcA:inst|aluSrcAOut[3] {} Ula32:inst3|carry_temp[5]~28 {} Ula32:inst3|carry_temp[5]~6 {} Ula32:inst3|carry_temp[7]~7 {} Ula32:inst3|carry_temp[9]~8 {} Ula32:inst3|carry_temp[11]~9 {} Ula32:inst3|carry_temp[13]~10 {} Ula32:inst3|carry_temp[15]~11 {} Ula32:inst3|carry_temp[17]~12 {} Ula32:inst3|carry_temp[19]~13 {} Ula32:inst3|carry_temp[21]~14 {} Ula32:inst3|carry_temp[23]~15 {} Ula32:inst3|carry_temp[25]~16 {} Ula32:inst3|carry_temp[27]~17 {} Ula32:inst3|carry_temp[29]~18 {} Ula32:inst3|carry_temp[30]~19 {} Ula32:inst3|carry_temp[31]~21 {} branchMux:inst20|Selector0~3 {} branchMux:inst20|Selector0~1 {} inst24 {} Registrador:PC|Saida[13] {} } { 0.000ns 0.342ns 0.358ns 0.235ns 0.241ns 0.225ns 0.657ns 0.243ns 0.221ns 0.223ns 0.227ns 0.523ns 0.238ns 0.277ns 0.232ns 0.241ns 0.226ns 0.237ns 0.211ns 0.211ns 0.913ns } { 0.000ns 0.161ns 0.285ns 0.055ns 0.055ns 0.055ns 0.055ns 0.055ns 0.055ns 0.055ns 0.055ns 0.055ns 0.055ns 0.364ns 0.055ns 0.055ns 0.236ns 0.055ns 0.055ns 0.055ns 0.783ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.917 ns - Smallest " "Info: - Smallest clock skew is -4.917 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.462 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 3.462 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.924 ns) 0.924 ns clk 1 CLK PIN_Y37 14 " "Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_Y37; Fanout = 14; CLK Node = 'clk'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "schemeHard.bdf" "" { Schematic "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/schemeHard.bdf" { { -952 472 640 -936 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.360 ns) + CELL(0.000 ns) 1.284 ns clk~clkctrl 2 COMB CLKCTRL_G3 1943 " "Info: 2: + IC(0.360 ns) + CELL(0.000 ns) = 1.284 ns; Loc. = CLKCTRL_G3; Fanout = 1943; COMB Node = 'clk~clkctrl'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.360 ns" { clk clk~clkctrl } "NODE_NAME" } } { "schemeHard.bdf" "" { Schematic "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/schemeHard.bdf" { { -952 472 640 -936 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.529 ns) + CELL(0.649 ns) 3.462 ns Registrador:PC\|Saida\[13\] 3 REG LCFF_X55_Y42_N3 3 " "Info: 3: + IC(1.529 ns) + CELL(0.649 ns) = 3.462 ns; Loc. = LCFF_X55_Y42_N3; Fanout = 3; REG Node = 'Registrador:PC\|Saida\[13\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.178 ns" { clk~clkctrl Registrador:PC|Saida[13] } "NODE_NAME" } } { "Registrador.vhd" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.573 ns ( 45.44 % ) " "Info: Total cell delay = 1.573 ns ( 45.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.889 ns ( 54.56 % ) " "Info: Total interconnect delay = 1.889 ns ( 54.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.462 ns" { clk clk~clkctrl Registrador:PC|Saida[13] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "3.462 ns" { clk {} clk~combout {} clk~clkctrl {} Registrador:PC|Saida[13] {} } { 0.000ns 0.000ns 0.360ns 1.529ns } { 0.000ns 0.924ns 0.000ns 0.649ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 8.379 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 8.379 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.924 ns) 0.924 ns clk 1 CLK PIN_Y37 14 " "Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_Y37; Fanout = 14; CLK Node = 'clk'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "schemeHard.bdf" "" { Schematic "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/schemeHard.bdf" { { -952 472 640 -936 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.810 ns) + CELL(0.748 ns) 3.482 ns unidadeControle:inst25\|muxalusrca\[0\] 2 REG LCFF_X44_Y41_N19 38 " "Info: 2: + IC(1.810 ns) + CELL(0.748 ns) = 3.482 ns; Loc. = LCFF_X44_Y41_N19; Fanout = 38; REG Node = 'unidadeControle:inst25\|muxalusrca\[0\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.558 ns" { clk unidadeControle:inst25|muxalusrca[0] } "NODE_NAME" } } { "unidadeControle.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/unidadeControle.sv" 171 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.638 ns) + CELL(0.236 ns) 4.356 ns aluSrcA:inst\|Mux32~0 3 COMB LCCOMB_X44_Y40_N6 1 " "Info: 3: + IC(0.638 ns) + CELL(0.236 ns) = 4.356 ns; Loc. = LCCOMB_X44_Y40_N6; Fanout = 1; COMB Node = 'aluSrcA:inst\|Mux32~0'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.874 ns" { unidadeControle:inst25|muxalusrca[0] aluSrcA:inst|Mux32~0 } "NODE_NAME" } } { "aluSrcA.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.178 ns) + CELL(0.000 ns) 6.534 ns aluSrcA:inst\|Mux32~0clkctrl 4 COMB CLKCTRL_G2 32 " "Info: 4: + IC(2.178 ns) + CELL(0.000 ns) = 6.534 ns; Loc. = CLKCTRL_G2; Fanout = 32; COMB Node = 'aluSrcA:inst\|Mux32~0clkctrl'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.178 ns" { aluSrcA:inst|Mux32~0 aluSrcA:inst|Mux32~0clkctrl } "NODE_NAME" } } { "aluSrcA.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.790 ns) + CELL(0.055 ns) 8.379 ns aluSrcA:inst\|aluSrcAOut\[3\] 5 REG LCCOMB_X57_Y43_N16 6 " "Info: 5: + IC(1.790 ns) + CELL(0.055 ns) = 8.379 ns; Loc. = LCCOMB_X57_Y43_N16; Fanout = 6; REG Node = 'aluSrcA:inst\|aluSrcAOut\[3\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.845 ns" { aluSrcA:inst|Mux32~0clkctrl aluSrcA:inst|aluSrcAOut[3] } "NODE_NAME" } } { "aluSrcA.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.963 ns ( 23.43 % ) " "Info: Total cell delay = 1.963 ns ( 23.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.416 ns ( 76.57 % ) " "Info: Total interconnect delay = 6.416 ns ( 76.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "8.379 ns" { clk unidadeControle:inst25|muxalusrca[0] aluSrcA:inst|Mux32~0 aluSrcA:inst|Mux32~0clkctrl aluSrcA:inst|aluSrcAOut[3] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "8.379 ns" { clk {} clk~combout {} unidadeControle:inst25|muxalusrca[0] {} aluSrcA:inst|Mux32~0 {} aluSrcA:inst|Mux32~0clkctrl {} aluSrcA:inst|aluSrcAOut[3] {} } { 0.000ns 0.000ns 1.810ns 0.638ns 2.178ns 1.790ns } { 0.000ns 0.924ns 0.748ns 0.236ns 0.000ns 0.055ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.462 ns" { clk clk~clkctrl Registrador:PC|Saida[13] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "3.462 ns" { clk {} clk~combout {} clk~clkctrl {} Registrador:PC|Saida[13] {} } { 0.000ns 0.000ns 0.360ns 1.529ns } { 0.000ns 0.924ns 0.000ns 0.649ns } "" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "8.379 ns" { clk unidadeControle:inst25|muxalusrca[0] aluSrcA:inst|Mux32~0 aluSrcA:inst|Mux32~0clkctrl aluSrcA:inst|aluSrcAOut[3] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "8.379 ns" { clk {} clk~combout {} unidadeControle:inst25|muxalusrca[0] {} aluSrcA:inst|Mux32~0 {} aluSrcA:inst|Mux32~0clkctrl {} aluSrcA:inst|aluSrcAOut[3] {} } { 0.000ns 0.000ns 1.810ns 0.638ns 2.178ns 1.790ns } { 0.000ns 0.924ns 0.748ns 0.236ns 0.000ns 0.055ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "aluSrcA.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.095 ns + " "Info: + Micro setup delay of destination is 0.095 ns" {  } { { "Registrador.vhd" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/Registrador.vhd" 71 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "aluSrcA.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } } { "Registrador.vhd" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/Registrador.vhd" 71 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "8.935 ns" { aluSrcA:inst|aluSrcAOut[3] Ula32:inst3|carry_temp[5]~28 Ula32:inst3|carry_temp[5]~6 Ula32:inst3|carry_temp[7]~7 Ula32:inst3|carry_temp[9]~8 Ula32:inst3|carry_temp[11]~9 Ula32:inst3|carry_temp[13]~10 Ula32:inst3|carry_temp[15]~11 Ula32:inst3|carry_temp[17]~12 Ula32:inst3|carry_temp[19]~13 Ula32:inst3|carry_temp[21]~14 Ula32:inst3|carry_temp[23]~15 Ula32:inst3|carry_temp[25]~16 Ula32:inst3|carry_temp[27]~17 Ula32:inst3|carry_temp[29]~18 Ula32:inst3|carry_temp[30]~19 Ula32:inst3|carry_temp[31]~21 branchMux:inst20|Selector0~3 branchMux:inst20|Selector0~1 inst24 Registrador:PC|Saida[13] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "8.935 ns" { aluSrcA:inst|aluSrcAOut[3] {} Ula32:inst3|carry_temp[5]~28 {} Ula32:inst3|carry_temp[5]~6 {} Ula32:inst3|carry_temp[7]~7 {} Ula32:inst3|carry_temp[9]~8 {} Ula32:inst3|carry_temp[11]~9 {} Ula32:inst3|carry_temp[13]~10 {} Ula32:inst3|carry_temp[15]~11 {} Ula32:inst3|carry_temp[17]~12 {} Ula32:inst3|carry_temp[19]~13 {} Ula32:inst3|carry_temp[21]~14 {} Ula32:inst3|carry_temp[23]~15 {} Ula32:inst3|carry_temp[25]~16 {} Ula32:inst3|carry_temp[27]~17 {} Ula32:inst3|carry_temp[29]~18 {} Ula32:inst3|carry_temp[30]~19 {} Ula32:inst3|carry_temp[31]~21 {} branchMux:inst20|Selector0~3 {} branchMux:inst20|Selector0~1 {} inst24 {} Registrador:PC|Saida[13] {} } { 0.000ns 0.342ns 0.358ns 0.235ns 0.241ns 0.225ns 0.657ns 0.243ns 0.221ns 0.223ns 0.227ns 0.523ns 0.238ns 0.277ns 0.232ns 0.241ns 0.226ns 0.237ns 0.211ns 0.211ns 0.913ns } { 0.000ns 0.161ns 0.285ns 0.055ns 0.055ns 0.055ns 0.055ns 0.055ns 0.055ns 0.055ns 0.055ns 0.055ns 0.055ns 0.364ns 0.055ns 0.055ns 0.236ns 0.055ns 0.055ns 0.055ns 0.783ns } "" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.462 ns" { clk clk~clkctrl Registrador:PC|Saida[13] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "3.462 ns" { clk {} clk~combout {} clk~clkctrl {} Registrador:PC|Saida[13] {} } { 0.000ns 0.000ns 0.360ns 1.529ns } { 0.000ns 0.924ns 0.000ns 0.649ns } "" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "8.379 ns" { clk unidadeControle:inst25|muxalusrca[0] aluSrcA:inst|Mux32~0 aluSrcA:inst|Mux32~0clkctrl aluSrcA:inst|aluSrcAOut[3] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "8.379 ns" { clk {} clk~combout {} unidadeControle:inst25|muxalusrca[0] {} aluSrcA:inst|Mux32~0 {} aluSrcA:inst|Mux32~0clkctrl {} aluSrcA:inst|aluSrcAOut[3] {} } { 0.000ns 0.000ns 1.810ns 0.638ns 2.178ns 1.790ns } { 0.000ns 0.924ns 0.748ns 0.236ns 0.000ns 0.055ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "Registrador:B\|Saida\[7\] setSize:inst30\|saidaSetSize\[7\] clk 4.923 ns " "Info: Found hold time violation between source  pin or register \"Registrador:B\|Saida\[7\]\" and destination pin or register \"setSize:inst30\|saidaSetSize\[7\]\" for clock \"clk\" (Hold time is 4.923 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "5.481 ns + Largest " "Info: + Largest clock skew is 5.481 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 8.974 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 8.974 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.924 ns) 0.924 ns clk 1 CLK PIN_Y37 14 " "Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_Y37; Fanout = 14; CLK Node = 'clk'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "schemeHard.bdf" "" { Schematic "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/schemeHard.bdf" { { -952 472 640 -936 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.787 ns) + CELL(0.748 ns) 3.459 ns unidadeControle:inst25\|sscontrol\[0\] 2 REG LCFF_X42_Y40_N1 27 " "Info: 2: + IC(1.787 ns) + CELL(0.748 ns) = 3.459 ns; Loc. = LCFF_X42_Y40_N1; Fanout = 27; REG Node = 'unidadeControle:inst25\|sscontrol\[0\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.535 ns" { clk unidadeControle:inst25|sscontrol[0] } "NODE_NAME" } } { "unidadeControle.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/unidadeControle.sv" 171 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.540 ns) + CELL(0.236 ns) 4.235 ns setSize:inst30\|saidaSetSize\[31\]~1 3 COMB LCCOMB_X44_Y40_N30 1 " "Info: 3: + IC(0.540 ns) + CELL(0.236 ns) = 4.235 ns; Loc. = LCCOMB_X44_Y40_N30; Fanout = 1; COMB Node = 'setSize:inst30\|saidaSetSize\[31\]~1'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.776 ns" { unidadeControle:inst25|sscontrol[0] setSize:inst30|saidaSetSize[31]~1 } "NODE_NAME" } } { "setSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/setSize.sv" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.858 ns) + CELL(0.000 ns) 7.093 ns setSize:inst30\|saidaSetSize\[31\]~1clkctrl 4 COMB CLKCTRL_G8 32 " "Info: 4: + IC(2.858 ns) + CELL(0.000 ns) = 7.093 ns; Loc. = CLKCTRL_G8; Fanout = 32; COMB Node = 'setSize:inst30\|saidaSetSize\[31\]~1clkctrl'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.858 ns" { setSize:inst30|saidaSetSize[31]~1 setSize:inst30|saidaSetSize[31]~1clkctrl } "NODE_NAME" } } { "setSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/setSize.sv" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.826 ns) + CELL(0.055 ns) 8.974 ns setSize:inst30\|saidaSetSize\[7\] 5 REG LCCOMB_X37_Y43_N20 2 " "Info: 5: + IC(1.826 ns) + CELL(0.055 ns) = 8.974 ns; Loc. = LCCOMB_X37_Y43_N20; Fanout = 2; REG Node = 'setSize:inst30\|saidaSetSize\[7\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.881 ns" { setSize:inst30|saidaSetSize[31]~1clkctrl setSize:inst30|saidaSetSize[7] } "NODE_NAME" } } { "setSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/setSize.sv" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.963 ns ( 21.87 % ) " "Info: Total cell delay = 1.963 ns ( 21.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.011 ns ( 78.13 % ) " "Info: Total interconnect delay = 7.011 ns ( 78.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "8.974 ns" { clk unidadeControle:inst25|sscontrol[0] setSize:inst30|saidaSetSize[31]~1 setSize:inst30|saidaSetSize[31]~1clkctrl setSize:inst30|saidaSetSize[7] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "8.974 ns" { clk {} clk~combout {} unidadeControle:inst25|sscontrol[0] {} setSize:inst30|saidaSetSize[31]~1 {} setSize:inst30|saidaSetSize[31]~1clkctrl {} setSize:inst30|saidaSetSize[7] {} } { 0.000ns 0.000ns 1.787ns 0.540ns 2.858ns 1.826ns } { 0.000ns 0.924ns 0.748ns 0.236ns 0.000ns 0.055ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.493 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 3.493 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.924 ns) 0.924 ns clk 1 CLK PIN_Y37 14 " "Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_Y37; Fanout = 14; CLK Node = 'clk'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "schemeHard.bdf" "" { Schematic "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/schemeHard.bdf" { { -952 472 640 -936 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.360 ns) + CELL(0.000 ns) 1.284 ns clk~clkctrl 2 COMB CLKCTRL_G3 1943 " "Info: 2: + IC(0.360 ns) + CELL(0.000 ns) = 1.284 ns; Loc. = CLKCTRL_G3; Fanout = 1943; COMB Node = 'clk~clkctrl'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.360 ns" { clk clk~clkctrl } "NODE_NAME" } } { "schemeHard.bdf" "" { Schematic "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/schemeHard.bdf" { { -952 472 640 -936 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.560 ns) + CELL(0.649 ns) 3.493 ns Registrador:B\|Saida\[7\] 3 REG LCFF_X37_Y43_N23 6 " "Info: 3: + IC(1.560 ns) + CELL(0.649 ns) = 3.493 ns; Loc. = LCFF_X37_Y43_N23; Fanout = 6; REG Node = 'Registrador:B\|Saida\[7\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.209 ns" { clk~clkctrl Registrador:B|Saida[7] } "NODE_NAME" } } { "Registrador.vhd" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.573 ns ( 45.03 % ) " "Info: Total cell delay = 1.573 ns ( 45.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.920 ns ( 54.97 % ) " "Info: Total interconnect delay = 1.920 ns ( 54.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.493 ns" { clk clk~clkctrl Registrador:B|Saida[7] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "3.493 ns" { clk {} clk~combout {} clk~clkctrl {} Registrador:B|Saida[7] {} } { 0.000ns 0.000ns 0.360ns 1.560ns } { 0.000ns 0.924ns 0.000ns 0.649ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "8.974 ns" { clk unidadeControle:inst25|sscontrol[0] setSize:inst30|saidaSetSize[31]~1 setSize:inst30|saidaSetSize[31]~1clkctrl setSize:inst30|saidaSetSize[7] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "8.974 ns" { clk {} clk~combout {} unidadeControle:inst25|sscontrol[0] {} setSize:inst30|saidaSetSize[31]~1 {} setSize:inst30|saidaSetSize[31]~1clkctrl {} setSize:inst30|saidaSetSize[7] {} } { 0.000ns 0.000ns 1.787ns 0.540ns 2.858ns 1.826ns } { 0.000ns 0.924ns 0.748ns 0.236ns 0.000ns 0.055ns } "" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.493 ns" { clk clk~clkctrl Registrador:B|Saida[7] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "3.493 ns" { clk {} clk~combout {} clk~clkctrl {} Registrador:B|Saida[7] {} } { 0.000ns 0.000ns 0.360ns 1.560ns } { 0.000ns 0.924ns 0.000ns 0.649ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.099 ns - " "Info: - Micro clock to output delay of source is 0.099 ns" {  } { { "Registrador.vhd" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/Registrador.vhd" 71 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.459 ns - Shortest register register " "Info: - Shortest register to register delay is 0.459 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Registrador:B\|Saida\[7\] 1 REG LCFF_X37_Y43_N23 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X37_Y43_N23; Fanout = 6; REG Node = 'Registrador:B\|Saida\[7\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Registrador:B|Saida[7] } "NODE_NAME" } } { "Registrador.vhd" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.223 ns) + CELL(0.236 ns) 0.459 ns setSize:inst30\|saidaSetSize\[7\] 2 REG LCCOMB_X37_Y43_N20 2 " "Info: 2: + IC(0.223 ns) + CELL(0.236 ns) = 0.459 ns; Loc. = LCCOMB_X37_Y43_N20; Fanout = 2; REG Node = 'setSize:inst30\|saidaSetSize\[7\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.459 ns" { Registrador:B|Saida[7] setSize:inst30|saidaSetSize[7] } "NODE_NAME" } } { "setSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/setSize.sv" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.236 ns ( 51.42 % ) " "Info: Total cell delay = 0.236 ns ( 51.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.223 ns ( 48.58 % ) " "Info: Total interconnect delay = 0.223 ns ( 48.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.459 ns" { Registrador:B|Saida[7] setSize:inst30|saidaSetSize[7] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "0.459 ns" { Registrador:B|Saida[7] {} setSize:inst30|saidaSetSize[7] {} } { 0.000ns 0.223ns } { 0.000ns 0.236ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "setSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/setSize.sv" 14 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "Registrador.vhd" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/Registrador.vhd" 71 -1 0 } } { "setSize.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/setSize.sv" 14 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "8.974 ns" { clk unidadeControle:inst25|sscontrol[0] setSize:inst30|saidaSetSize[31]~1 setSize:inst30|saidaSetSize[31]~1clkctrl setSize:inst30|saidaSetSize[7] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "8.974 ns" { clk {} clk~combout {} unidadeControle:inst25|sscontrol[0] {} setSize:inst30|saidaSetSize[31]~1 {} setSize:inst30|saidaSetSize[31]~1clkctrl {} setSize:inst30|saidaSetSize[7] {} } { 0.000ns 0.000ns 1.787ns 0.540ns 2.858ns 1.826ns } { 0.000ns 0.924ns 0.748ns 0.236ns 0.000ns 0.055ns } "" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.493 ns" { clk clk~clkctrl Registrador:B|Saida[7] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "3.493 ns" { clk {} clk~combout {} clk~clkctrl {} Registrador:B|Saida[7] {} } { 0.000ns 0.000ns 0.360ns 1.560ns } { 0.000ns 0.924ns 0.000ns 0.649ns } "" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.459 ns" { Registrador:B|Saida[7] setSize:inst30|saidaSetSize[7] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "0.459 ns" { Registrador:B|Saida[7] {} setSize:inst30|saidaSetSize[7] {} } { 0.000ns 0.223ns } { 0.000ns 0.236ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "unidadeControle:inst25\|functOut\[4\] reset clk 4.698 ns register " "Info: tsu for register \"unidadeControle:inst25\|functOut\[4\]\" (data pin = \"reset\", clock pin = \"clk\") is 4.698 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.065 ns + Longest pin register " "Info: + Longest pin to register delay is 8.065 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.924 ns) 0.924 ns reset 1 PIN PIN_W37 96 " "Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_W37; Fanout = 96; PIN Node = 'reset'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "schemeHard.bdf" "" { Schematic "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/schemeHard.bdf" { { -912 472 640 -896 "reset" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.358 ns) + CELL(0.783 ns) 8.065 ns unidadeControle:inst25\|functOut\[4\] 2 REG LCFF_X46_Y37_N5 8 " "Info: 2: + IC(6.358 ns) + CELL(0.783 ns) = 8.065 ns; Loc. = LCFF_X46_Y37_N5; Fanout = 8; REG Node = 'unidadeControle:inst25\|functOut\[4\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "7.141 ns" { reset unidadeControle:inst25|functOut[4] } "NODE_NAME" } } { "unidadeControle.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/unidadeControle.sv" 171 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.707 ns ( 21.17 % ) " "Info: Total cell delay = 1.707 ns ( 21.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.358 ns ( 78.83 % ) " "Info: Total interconnect delay = 6.358 ns ( 78.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "8.065 ns" { reset unidadeControle:inst25|functOut[4] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "8.065 ns" { reset {} reset~combout {} unidadeControle:inst25|functOut[4] {} } { 0.000ns 0.000ns 6.358ns } { 0.000ns 0.924ns 0.783ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.095 ns + " "Info: + Micro setup delay of destination is 0.095 ns" {  } { { "unidadeControle.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/unidadeControle.sv" 171 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.462 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 3.462 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.924 ns) 0.924 ns clk 1 CLK PIN_Y37 14 " "Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_Y37; Fanout = 14; CLK Node = 'clk'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "schemeHard.bdf" "" { Schematic "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/schemeHard.bdf" { { -952 472 640 -936 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.360 ns) + CELL(0.000 ns) 1.284 ns clk~clkctrl 2 COMB CLKCTRL_G3 1943 " "Info: 2: + IC(0.360 ns) + CELL(0.000 ns) = 1.284 ns; Loc. = CLKCTRL_G3; Fanout = 1943; COMB Node = 'clk~clkctrl'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.360 ns" { clk clk~clkctrl } "NODE_NAME" } } { "schemeHard.bdf" "" { Schematic "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/schemeHard.bdf" { { -952 472 640 -936 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.529 ns) + CELL(0.649 ns) 3.462 ns unidadeControle:inst25\|functOut\[4\] 3 REG LCFF_X46_Y37_N5 8 " "Info: 3: + IC(1.529 ns) + CELL(0.649 ns) = 3.462 ns; Loc. = LCFF_X46_Y37_N5; Fanout = 8; REG Node = 'unidadeControle:inst25\|functOut\[4\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.178 ns" { clk~clkctrl unidadeControle:inst25|functOut[4] } "NODE_NAME" } } { "unidadeControle.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/unidadeControle.sv" 171 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.573 ns ( 45.44 % ) " "Info: Total cell delay = 1.573 ns ( 45.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.889 ns ( 54.56 % ) " "Info: Total interconnect delay = 1.889 ns ( 54.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.462 ns" { clk clk~clkctrl unidadeControle:inst25|functOut[4] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "3.462 ns" { clk {} clk~combout {} clk~clkctrl {} unidadeControle:inst25|functOut[4] {} } { 0.000ns 0.000ns 0.360ns 1.529ns } { 0.000ns 0.924ns 0.000ns 0.649ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "8.065 ns" { reset unidadeControle:inst25|functOut[4] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "8.065 ns" { reset {} reset~combout {} unidadeControle:inst25|functOut[4] {} } { 0.000ns 0.000ns 6.358ns } { 0.000ns 0.924ns 0.783ns } "" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.462 ns" { clk clk~clkctrl unidadeControle:inst25|functOut[4] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "3.462 ns" { clk {} clk~combout {} clk~clkctrl {} unidadeControle:inst25|functOut[4] {} } { 0.000ns 0.000ns 0.360ns 1.529ns } { 0.000ns 0.924ns 0.000ns 0.649ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk pcWriteS aluSrcA:inst\|aluSrcAOut\[3\] 21.943 ns register " "Info: tco from clock \"clk\" to destination pin \"pcWriteS\" through register \"aluSrcA:inst\|aluSrcAOut\[3\]\" is 21.943 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 8.379 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 8.379 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.924 ns) 0.924 ns clk 1 CLK PIN_Y37 14 " "Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_Y37; Fanout = 14; CLK Node = 'clk'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "schemeHard.bdf" "" { Schematic "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/schemeHard.bdf" { { -952 472 640 -936 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.810 ns) + CELL(0.748 ns) 3.482 ns unidadeControle:inst25\|muxalusrca\[0\] 2 REG LCFF_X44_Y41_N19 38 " "Info: 2: + IC(1.810 ns) + CELL(0.748 ns) = 3.482 ns; Loc. = LCFF_X44_Y41_N19; Fanout = 38; REG Node = 'unidadeControle:inst25\|muxalusrca\[0\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.558 ns" { clk unidadeControle:inst25|muxalusrca[0] } "NODE_NAME" } } { "unidadeControle.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/unidadeControle.sv" 171 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.638 ns) + CELL(0.236 ns) 4.356 ns aluSrcA:inst\|Mux32~0 3 COMB LCCOMB_X44_Y40_N6 1 " "Info: 3: + IC(0.638 ns) + CELL(0.236 ns) = 4.356 ns; Loc. = LCCOMB_X44_Y40_N6; Fanout = 1; COMB Node = 'aluSrcA:inst\|Mux32~0'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.874 ns" { unidadeControle:inst25|muxalusrca[0] aluSrcA:inst|Mux32~0 } "NODE_NAME" } } { "aluSrcA.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.178 ns) + CELL(0.000 ns) 6.534 ns aluSrcA:inst\|Mux32~0clkctrl 4 COMB CLKCTRL_G2 32 " "Info: 4: + IC(2.178 ns) + CELL(0.000 ns) = 6.534 ns; Loc. = CLKCTRL_G2; Fanout = 32; COMB Node = 'aluSrcA:inst\|Mux32~0clkctrl'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.178 ns" { aluSrcA:inst|Mux32~0 aluSrcA:inst|Mux32~0clkctrl } "NODE_NAME" } } { "aluSrcA.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.790 ns) + CELL(0.055 ns) 8.379 ns aluSrcA:inst\|aluSrcAOut\[3\] 5 REG LCCOMB_X57_Y43_N16 6 " "Info: 5: + IC(1.790 ns) + CELL(0.055 ns) = 8.379 ns; Loc. = LCCOMB_X57_Y43_N16; Fanout = 6; REG Node = 'aluSrcA:inst\|aluSrcAOut\[3\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.845 ns" { aluSrcA:inst|Mux32~0clkctrl aluSrcA:inst|aluSrcAOut[3] } "NODE_NAME" } } { "aluSrcA.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.963 ns ( 23.43 % ) " "Info: Total cell delay = 1.963 ns ( 23.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.416 ns ( 76.57 % ) " "Info: Total interconnect delay = 6.416 ns ( 76.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "8.379 ns" { clk unidadeControle:inst25|muxalusrca[0] aluSrcA:inst|Mux32~0 aluSrcA:inst|Mux32~0clkctrl aluSrcA:inst|aluSrcAOut[3] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "8.379 ns" { clk {} clk~combout {} unidadeControle:inst25|muxalusrca[0] {} aluSrcA:inst|Mux32~0 {} aluSrcA:inst|Mux32~0clkctrl {} aluSrcA:inst|aluSrcAOut[3] {} } { 0.000ns 0.000ns 1.810ns 0.638ns 2.178ns 1.790ns } { 0.000ns 0.924ns 0.748ns 0.236ns 0.000ns 0.055ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "aluSrcA.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.564 ns + Longest register pin " "Info: + Longest register to pin delay is 13.564 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns aluSrcA:inst\|aluSrcAOut\[3\] 1 REG LCCOMB_X57_Y43_N16 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X57_Y43_N16; Fanout = 6; REG Node = 'aluSrcA:inst\|aluSrcAOut\[3\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aluSrcA:inst|aluSrcAOut[3] } "NODE_NAME" } } { "aluSrcA.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/aluSrcA.sv" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.342 ns) + CELL(0.161 ns) 0.503 ns Ula32:inst3\|carry_temp\[5\]~28 2 COMB LCCOMB_X57_Y43_N28 1 " "Info: 2: + IC(0.342 ns) + CELL(0.161 ns) = 0.503 ns; Loc. = LCCOMB_X57_Y43_N28; Fanout = 1; COMB Node = 'Ula32:inst3\|carry_temp\[5\]~28'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.503 ns" { aluSrcA:inst|aluSrcAOut[3] Ula32:inst3|carry_temp[5]~28 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.358 ns) + CELL(0.285 ns) 1.146 ns Ula32:inst3\|carry_temp\[5\]~6 3 COMB LCCOMB_X56_Y43_N0 4 " "Info: 3: + IC(0.358 ns) + CELL(0.285 ns) = 1.146 ns; Loc. = LCCOMB_X56_Y43_N0; Fanout = 4; COMB Node = 'Ula32:inst3\|carry_temp\[5\]~6'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.643 ns" { Ula32:inst3|carry_temp[5]~28 Ula32:inst3|carry_temp[5]~6 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.235 ns) + CELL(0.055 ns) 1.436 ns Ula32:inst3\|carry_temp\[7\]~7 4 COMB LCCOMB_X56_Y43_N4 4 " "Info: 4: + IC(0.235 ns) + CELL(0.055 ns) = 1.436 ns; Loc. = LCCOMB_X56_Y43_N4; Fanout = 4; COMB Node = 'Ula32:inst3\|carry_temp\[7\]~7'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.290 ns" { Ula32:inst3|carry_temp[5]~6 Ula32:inst3|carry_temp[7]~7 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.241 ns) + CELL(0.055 ns) 1.732 ns Ula32:inst3\|carry_temp\[9\]~8 5 COMB LCCOMB_X56_Y43_N20 4 " "Info: 5: + IC(0.241 ns) + CELL(0.055 ns) = 1.732 ns; Loc. = LCCOMB_X56_Y43_N20; Fanout = 4; COMB Node = 'Ula32:inst3\|carry_temp\[9\]~8'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.296 ns" { Ula32:inst3|carry_temp[7]~7 Ula32:inst3|carry_temp[9]~8 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.225 ns) + CELL(0.055 ns) 2.012 ns Ula32:inst3\|carry_temp\[11\]~9 6 COMB LCCOMB_X56_Y43_N24 4 " "Info: 6: + IC(0.225 ns) + CELL(0.055 ns) = 2.012 ns; Loc. = LCCOMB_X56_Y43_N24; Fanout = 4; COMB Node = 'Ula32:inst3\|carry_temp\[11\]~9'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.280 ns" { Ula32:inst3|carry_temp[9]~8 Ula32:inst3|carry_temp[11]~9 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.657 ns) + CELL(0.055 ns) 2.724 ns Ula32:inst3\|carry_temp\[13\]~10 7 COMB LCCOMB_X55_Y40_N0 4 " "Info: 7: + IC(0.657 ns) + CELL(0.055 ns) = 2.724 ns; Loc. = LCCOMB_X55_Y40_N0; Fanout = 4; COMB Node = 'Ula32:inst3\|carry_temp\[13\]~10'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.712 ns" { Ula32:inst3|carry_temp[11]~9 Ula32:inst3|carry_temp[13]~10 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.055 ns) 3.022 ns Ula32:inst3\|carry_temp\[15\]~11 8 COMB LCCOMB_X55_Y40_N20 4 " "Info: 8: + IC(0.243 ns) + CELL(0.055 ns) = 3.022 ns; Loc. = LCCOMB_X55_Y40_N20; Fanout = 4; COMB Node = 'Ula32:inst3\|carry_temp\[15\]~11'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.298 ns" { Ula32:inst3|carry_temp[13]~10 Ula32:inst3|carry_temp[15]~11 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.221 ns) + CELL(0.055 ns) 3.298 ns Ula32:inst3\|carry_temp\[17\]~12 9 COMB LCCOMB_X55_Y40_N26 4 " "Info: 9: + IC(0.221 ns) + CELL(0.055 ns) = 3.298 ns; Loc. = LCCOMB_X55_Y40_N26; Fanout = 4; COMB Node = 'Ula32:inst3\|carry_temp\[17\]~12'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.276 ns" { Ula32:inst3|carry_temp[15]~11 Ula32:inst3|carry_temp[17]~12 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.223 ns) + CELL(0.055 ns) 3.576 ns Ula32:inst3\|carry_temp\[19\]~13 10 COMB LCCOMB_X55_Y40_N14 4 " "Info: 10: + IC(0.223 ns) + CELL(0.055 ns) = 3.576 ns; Loc. = LCCOMB_X55_Y40_N14; Fanout = 4; COMB Node = 'Ula32:inst3\|carry_temp\[19\]~13'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.278 ns" { Ula32:inst3|carry_temp[17]~12 Ula32:inst3|carry_temp[19]~13 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.227 ns) + CELL(0.055 ns) 3.858 ns Ula32:inst3\|carry_temp\[21\]~14 11 COMB LCCOMB_X55_Y40_N18 6 " "Info: 11: + IC(0.227 ns) + CELL(0.055 ns) = 3.858 ns; Loc. = LCCOMB_X55_Y40_N18; Fanout = 6; COMB Node = 'Ula32:inst3\|carry_temp\[21\]~14'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.282 ns" { Ula32:inst3|carry_temp[19]~13 Ula32:inst3|carry_temp[21]~14 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.523 ns) + CELL(0.055 ns) 4.436 ns Ula32:inst3\|carry_temp\[23\]~15 12 COMB LCCOMB_X52_Y40_N16 6 " "Info: 12: + IC(0.523 ns) + CELL(0.055 ns) = 4.436 ns; Loc. = LCCOMB_X52_Y40_N16; Fanout = 6; COMB Node = 'Ula32:inst3\|carry_temp\[23\]~15'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.578 ns" { Ula32:inst3|carry_temp[21]~14 Ula32:inst3|carry_temp[23]~15 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.055 ns) 4.729 ns Ula32:inst3\|carry_temp\[25\]~16 13 COMB LCCOMB_X52_Y40_N4 6 " "Info: 13: + IC(0.238 ns) + CELL(0.055 ns) = 4.729 ns; Loc. = LCCOMB_X52_Y40_N4; Fanout = 6; COMB Node = 'Ula32:inst3\|carry_temp\[25\]~16'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.293 ns" { Ula32:inst3|carry_temp[23]~15 Ula32:inst3|carry_temp[25]~16 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.277 ns) + CELL(0.364 ns) 5.370 ns Ula32:inst3\|carry_temp\[27\]~17 14 COMB LCCOMB_X52_Y40_N26 5 " "Info: 14: + IC(0.277 ns) + CELL(0.364 ns) = 5.370 ns; Loc. = LCCOMB_X52_Y40_N26; Fanout = 5; COMB Node = 'Ula32:inst3\|carry_temp\[27\]~17'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.641 ns" { Ula32:inst3|carry_temp[25]~16 Ula32:inst3|carry_temp[27]~17 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.232 ns) + CELL(0.055 ns) 5.657 ns Ula32:inst3\|carry_temp\[29\]~18 15 COMB LCCOMB_X52_Y40_N30 8 " "Info: 15: + IC(0.232 ns) + CELL(0.055 ns) = 5.657 ns; Loc. = LCCOMB_X52_Y40_N30; Fanout = 8; COMB Node = 'Ula32:inst3\|carry_temp\[29\]~18'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.287 ns" { Ula32:inst3|carry_temp[27]~17 Ula32:inst3|carry_temp[29]~18 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.241 ns) + CELL(0.055 ns) 5.953 ns Ula32:inst3\|carry_temp\[30\]~19 16 COMB LCCOMB_X52_Y40_N28 2 " "Info: 16: + IC(0.241 ns) + CELL(0.055 ns) = 5.953 ns; Loc. = LCCOMB_X52_Y40_N28; Fanout = 2; COMB Node = 'Ula32:inst3\|carry_temp\[30\]~19'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.296 ns" { Ula32:inst3|carry_temp[29]~18 Ula32:inst3|carry_temp[30]~19 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.226 ns) + CELL(0.236 ns) 6.415 ns Ula32:inst3\|carry_temp\[31\]~21 17 COMB LCCOMB_X52_Y40_N20 2 " "Info: 17: + IC(0.226 ns) + CELL(0.236 ns) = 6.415 ns; Loc. = LCCOMB_X52_Y40_N20; Fanout = 2; COMB Node = 'Ula32:inst3\|carry_temp\[31\]~21'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.462 ns" { Ula32:inst3|carry_temp[30]~19 Ula32:inst3|carry_temp[31]~21 } "NODE_NAME" } } { "ula32.vhd" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.237 ns) + CELL(0.055 ns) 6.707 ns branchMux:inst20\|Selector0~3 18 COMB LCCOMB_X52_Y40_N14 1 " "Info: 18: + IC(0.237 ns) + CELL(0.055 ns) = 6.707 ns; Loc. = LCCOMB_X52_Y40_N14; Fanout = 1; COMB Node = 'branchMux:inst20\|Selector0~3'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.292 ns" { Ula32:inst3|carry_temp[31]~21 branchMux:inst20|Selector0~3 } "NODE_NAME" } } { "branchMux.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/branchMux.sv" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.211 ns) + CELL(0.055 ns) 6.973 ns branchMux:inst20\|Selector0~1 19 COMB LCCOMB_X52_Y40_N10 1 " "Info: 19: + IC(0.211 ns) + CELL(0.055 ns) = 6.973 ns; Loc. = LCCOMB_X52_Y40_N10; Fanout = 1; COMB Node = 'branchMux:inst20\|Selector0~1'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.266 ns" { branchMux:inst20|Selector0~3 branchMux:inst20|Selector0~1 } "NODE_NAME" } } { "branchMux.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/branchMux.sv" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.211 ns) + CELL(0.055 ns) 7.239 ns inst24 20 COMB LCCOMB_X52_Y40_N2 33 " "Info: 20: + IC(0.211 ns) + CELL(0.055 ns) = 7.239 ns; Loc. = LCCOMB_X52_Y40_N2; Fanout = 33; COMB Node = 'inst24'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.266 ns" { branchMux:inst20|Selector0~1 inst24 } "NODE_NAME" } } { "schemeHard.bdf" "" { Schematic "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/schemeHard.bdf" { { -1064 1752 1816 -1016 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.048 ns) + CELL(2.277 ns) 13.564 ns pcWriteS 21 PIN PIN_U39 0 " "Info: 21: + IC(4.048 ns) + CELL(2.277 ns) = 13.564 ns; Loc. = PIN_U39; Fanout = 0; PIN Node = 'pcWriteS'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "6.325 ns" { inst24 pcWriteS } "NODE_NAME" } } { "schemeHard.bdf" "" { Schematic "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/schemeHard.bdf" { { -496 1272 1448 -480 "pcWriteS" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.148 ns ( 30.58 % ) " "Info: Total cell delay = 4.148 ns ( 30.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.416 ns ( 69.42 % ) " "Info: Total interconnect delay = 9.416 ns ( 69.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "13.564 ns" { aluSrcA:inst|aluSrcAOut[3] Ula32:inst3|carry_temp[5]~28 Ula32:inst3|carry_temp[5]~6 Ula32:inst3|carry_temp[7]~7 Ula32:inst3|carry_temp[9]~8 Ula32:inst3|carry_temp[11]~9 Ula32:inst3|carry_temp[13]~10 Ula32:inst3|carry_temp[15]~11 Ula32:inst3|carry_temp[17]~12 Ula32:inst3|carry_temp[19]~13 Ula32:inst3|carry_temp[21]~14 Ula32:inst3|carry_temp[23]~15 Ula32:inst3|carry_temp[25]~16 Ula32:inst3|carry_temp[27]~17 Ula32:inst3|carry_temp[29]~18 Ula32:inst3|carry_temp[30]~19 Ula32:inst3|carry_temp[31]~21 branchMux:inst20|Selector0~3 branchMux:inst20|Selector0~1 inst24 pcWriteS } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "13.564 ns" { aluSrcA:inst|aluSrcAOut[3] {} Ula32:inst3|carry_temp[5]~28 {} Ula32:inst3|carry_temp[5]~6 {} Ula32:inst3|carry_temp[7]~7 {} Ula32:inst3|carry_temp[9]~8 {} Ula32:inst3|carry_temp[11]~9 {} Ula32:inst3|carry_temp[13]~10 {} Ula32:inst3|carry_temp[15]~11 {} Ula32:inst3|carry_temp[17]~12 {} Ula32:inst3|carry_temp[19]~13 {} Ula32:inst3|carry_temp[21]~14 {} Ula32:inst3|carry_temp[23]~15 {} Ula32:inst3|carry_temp[25]~16 {} Ula32:inst3|carry_temp[27]~17 {} Ula32:inst3|carry_temp[29]~18 {} Ula32:inst3|carry_temp[30]~19 {} Ula32:inst3|carry_temp[31]~21 {} branchMux:inst20|Selector0~3 {} branchMux:inst20|Selector0~1 {} inst24 {} pcWriteS {} } { 0.000ns 0.342ns 0.358ns 0.235ns 0.241ns 0.225ns 0.657ns 0.243ns 0.221ns 0.223ns 0.227ns 0.523ns 0.238ns 0.277ns 0.232ns 0.241ns 0.226ns 0.237ns 0.211ns 0.211ns 4.048ns } { 0.000ns 0.161ns 0.285ns 0.055ns 0.055ns 0.055ns 0.055ns 0.055ns 0.055ns 0.055ns 0.055ns 0.055ns 0.055ns 0.364ns 0.055ns 0.055ns 0.236ns 0.055ns 0.055ns 0.055ns 2.277ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "8.379 ns" { clk unidadeControle:inst25|muxalusrca[0] aluSrcA:inst|Mux32~0 aluSrcA:inst|Mux32~0clkctrl aluSrcA:inst|aluSrcAOut[3] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "8.379 ns" { clk {} clk~combout {} unidadeControle:inst25|muxalusrca[0] {} aluSrcA:inst|Mux32~0 {} aluSrcA:inst|Mux32~0clkctrl {} aluSrcA:inst|aluSrcAOut[3] {} } { 0.000ns 0.000ns 1.810ns 0.638ns 2.178ns 1.790ns } { 0.000ns 0.924ns 0.748ns 0.236ns 0.000ns 0.055ns } "" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "13.564 ns" { aluSrcA:inst|aluSrcAOut[3] Ula32:inst3|carry_temp[5]~28 Ula32:inst3|carry_temp[5]~6 Ula32:inst3|carry_temp[7]~7 Ula32:inst3|carry_temp[9]~8 Ula32:inst3|carry_temp[11]~9 Ula32:inst3|carry_temp[13]~10 Ula32:inst3|carry_temp[15]~11 Ula32:inst3|carry_temp[17]~12 Ula32:inst3|carry_temp[19]~13 Ula32:inst3|carry_temp[21]~14 Ula32:inst3|carry_temp[23]~15 Ula32:inst3|carry_temp[25]~16 Ula32:inst3|carry_temp[27]~17 Ula32:inst3|carry_temp[29]~18 Ula32:inst3|carry_temp[30]~19 Ula32:inst3|carry_temp[31]~21 branchMux:inst20|Selector0~3 branchMux:inst20|Selector0~1 inst24 pcWriteS } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "13.564 ns" { aluSrcA:inst|aluSrcAOut[3] {} Ula32:inst3|carry_temp[5]~28 {} Ula32:inst3|carry_temp[5]~6 {} Ula32:inst3|carry_temp[7]~7 {} Ula32:inst3|carry_temp[9]~8 {} Ula32:inst3|carry_temp[11]~9 {} Ula32:inst3|carry_temp[13]~10 {} Ula32:inst3|carry_temp[15]~11 {} Ula32:inst3|carry_temp[17]~12 {} Ula32:inst3|carry_temp[19]~13 {} Ula32:inst3|carry_temp[21]~14 {} Ula32:inst3|carry_temp[23]~15 {} Ula32:inst3|carry_temp[25]~16 {} Ula32:inst3|carry_temp[27]~17 {} Ula32:inst3|carry_temp[29]~18 {} Ula32:inst3|carry_temp[30]~19 {} Ula32:inst3|carry_temp[31]~21 {} branchMux:inst20|Selector0~3 {} branchMux:inst20|Selector0~1 {} inst24 {} pcWriteS {} } { 0.000ns 0.342ns 0.358ns 0.235ns 0.241ns 0.225ns 0.657ns 0.243ns 0.221ns 0.223ns 0.227ns 0.523ns 0.238ns 0.277ns 0.232ns 0.241ns 0.226ns 0.237ns 0.211ns 0.211ns 4.048ns } { 0.000ns 0.161ns 0.285ns 0.055ns 0.055ns 0.055ns 0.055ns 0.055ns 0.055ns 0.055ns 0.055ns 0.055ns 0.055ns 0.364ns 0.055ns 0.055ns 0.236ns 0.055ns 0.055ns 0.055ns 2.277ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "clk debug 7.180 ns Longest " "Info: Longest tpd from source pin \"clk\" to destination pin \"debug\" is 7.180 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.924 ns) 0.924 ns clk 1 CLK PIN_Y37 14 " "Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_Y37; Fanout = 14; CLK Node = 'clk'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "schemeHard.bdf" "" { Schematic "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/schemeHard.bdf" { { -952 472 640 -936 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.979 ns) + CELL(2.277 ns) 7.180 ns debug 2 PIN PIN_AC39 0 " "Info: 2: + IC(3.979 ns) + CELL(2.277 ns) = 7.180 ns; Loc. = PIN_AC39; Fanout = 0; PIN Node = 'debug'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "6.256 ns" { clk debug } "NODE_NAME" } } { "schemeHard.bdf" "" { Schematic "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/schemeHard.bdf" { { 536 2000 2176 552 "debug" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.201 ns ( 44.58 % ) " "Info: Total cell delay = 3.201 ns ( 44.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.979 ns ( 55.42 % ) " "Info: Total interconnect delay = 3.979 ns ( 55.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "7.180 ns" { clk debug } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "7.180 ns" { clk {} clk~combout {} debug {} } { 0.000ns 0.000ns 3.979ns } { 0.000ns 0.924ns 2.277ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "unidadeControle:inst25\|pcwrite reset clk -2.882 ns register " "Info: th for register \"unidadeControle:inst25\|pcwrite\" (data pin = \"reset\", clock pin = \"clk\") is -2.882 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.481 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 3.481 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.924 ns) 0.924 ns clk 1 CLK PIN_Y37 14 " "Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_Y37; Fanout = 14; CLK Node = 'clk'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "schemeHard.bdf" "" { Schematic "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/schemeHard.bdf" { { -952 472 640 -936 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.360 ns) + CELL(0.000 ns) 1.284 ns clk~clkctrl 2 COMB CLKCTRL_G3 1943 " "Info: 2: + IC(0.360 ns) + CELL(0.000 ns) = 1.284 ns; Loc. = CLKCTRL_G3; Fanout = 1943; COMB Node = 'clk~clkctrl'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.360 ns" { clk clk~clkctrl } "NODE_NAME" } } { "schemeHard.bdf" "" { Schematic "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/schemeHard.bdf" { { -952 472 640 -936 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.548 ns) + CELL(0.649 ns) 3.481 ns unidadeControle:inst25\|pcwrite 3 REG LCFF_X43_Y41_N13 7 " "Info: 3: + IC(1.548 ns) + CELL(0.649 ns) = 3.481 ns; Loc. = LCFF_X43_Y41_N13; Fanout = 7; REG Node = 'unidadeControle:inst25\|pcwrite'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.197 ns" { clk~clkctrl unidadeControle:inst25|pcwrite } "NODE_NAME" } } { "unidadeControle.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/unidadeControle.sv" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.573 ns ( 45.19 % ) " "Info: Total cell delay = 1.573 ns ( 45.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.908 ns ( 54.81 % ) " "Info: Total interconnect delay = 1.908 ns ( 54.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.481 ns" { clk clk~clkctrl unidadeControle:inst25|pcwrite } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "3.481 ns" { clk {} clk~combout {} clk~clkctrl {} unidadeControle:inst25|pcwrite {} } { 0.000ns 0.000ns 0.360ns 1.548ns } { 0.000ns 0.924ns 0.000ns 0.649ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.157 ns + " "Info: + Micro hold delay of destination is 0.157 ns" {  } { { "unidadeControle.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/unidadeControle.sv" 34 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.520 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.520 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.924 ns) 0.924 ns reset 1 PIN PIN_W37 96 " "Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_W37; Fanout = 96; PIN Node = 'reset'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "schemeHard.bdf" "" { Schematic "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/schemeHard.bdf" { { -912 472 640 -896 "reset" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.179 ns) + CELL(0.417 ns) 6.520 ns unidadeControle:inst25\|pcwrite 2 REG LCFF_X43_Y41_N13 7 " "Info: 2: + IC(5.179 ns) + CELL(0.417 ns) = 6.520 ns; Loc. = LCFF_X43_Y41_N13; Fanout = 7; REG Node = 'unidadeControle:inst25\|pcwrite'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "5.596 ns" { reset unidadeControle:inst25|pcwrite } "NODE_NAME" } } { "unidadeControle.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/unidadeControle.sv" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.341 ns ( 20.57 % ) " "Info: Total cell delay = 1.341 ns ( 20.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.179 ns ( 79.43 % ) " "Info: Total interconnect delay = 5.179 ns ( 79.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "6.520 ns" { reset unidadeControle:inst25|pcwrite } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "6.520 ns" { reset {} reset~combout {} unidadeControle:inst25|pcwrite {} } { 0.000ns 0.000ns 5.179ns } { 0.000ns 0.924ns 0.417ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.481 ns" { clk clk~clkctrl unidadeControle:inst25|pcwrite } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "3.481 ns" { clk {} clk~combout {} clk~clkctrl {} unidadeControle:inst25|pcwrite {} } { 0.000ns 0.000ns 0.360ns 1.548ns } { 0.000ns 0.924ns 0.000ns 0.649ns } "" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "6.520 ns" { reset unidadeControle:inst25|pcwrite } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "6.520 ns" { reset {} reset~combout {} unidadeControle:inst25|pcwrite {} } { 0.000ns 0.000ns 5.179ns } { 0.000ns 0.924ns 0.417ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 137 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 137 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4422 " "Info: Peak virtual memory: 4422 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 18 17:25:46 2019 " "Info: Processing ended: Fri Oct 18 17:25:46 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
