{"vcs1":{"timestamp_begin":1731902621.487930937, "rt":2.13, "ut":0.82, "st":0.26}}
{"vcselab":{"timestamp_begin":1731902623.706270846, "rt":1.37, "ut":0.31, "st":0.20}}
{"link":{"timestamp_begin":1731902625.161409719, "rt":0.44, "ut":0.16, "st":0.20}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731902620.823198022}
{"VCS_COMP_START_TIME": 1731902620.823198022}
{"VCS_COMP_END_TIME": 1731902628.119630001}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+FUNC +notimingchecks"}
{"vcs1": {"peak_mem": 334256}}
{"stitch_vcselab": {"peak_mem": 231572}}
