OpenROAD autotuner-v1-2861-g832b18e7 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO GPL-0002] DBU: 2000
[INFO GPL-0003] SiteSize: 380 2800
[INFO GPL-0004] CoreAreaLxLy: 2280 2800
[INFO GPL-0005] CoreAreaUxUy: 477660 476000
[INFO GPL-0006] NumInstances: 14812
[INFO GPL-0007] NumPlaceInstances: 14389
[INFO GPL-0008] NumFixedInstances: 423
[INFO GPL-0009] NumDummyInstances: 0
[INFO GPL-0010] NumNets: 17149
[INFO GPL-0011] NumPins: 56999
[INFO GPL-0012] DieAreaLxLy: 0 0
[INFO GPL-0013] DieAreaUxUy: 479810 479810
[INFO GPL-0014] CoreAreaLxLy: 2280 2800
[INFO GPL-0015] CoreAreaUxUy: 477660 476000
[INFO GPL-0016] CoreArea: 224949816000
[INFO GPL-0017] NonPlaceInstsArea: 450072000
[INFO GPL-0018] PlaceInstsArea: 108568432000
[INFO GPL-0019] Util(%): 48.36
[INFO GPL-0020] StdInstsArea: 108568432000
[INFO GPL-0021] MacroInstsArea: 0
[INFO GPL-0031] FillerInit: NumGCells: 30760
[INFO GPL-0032] FillerInit: NumGNets: 17149
[INFO GPL-0033] FillerInit: NumGPins: 56999
[INFO GPL-0023] TargetDensity: 1.00
[INFO GPL-0024] AveragePlaceInstArea: 7545238
[INFO GPL-0025] IdealBinArea: 7545238
[INFO GPL-0026] IdealBinCnt: 29813
[INFO GPL-0027] TotalBinArea: 224949816000
[INFO GPL-0028] BinCnt: 128 128
[INFO GPL-0029] BinSize: 3714 3697
[INFO GPL-0030] NumBins: 16384
[INFO GPL-0002] DBU: 2000
[INFO GPL-0003] SiteSize: 380 2800
[INFO GPL-0004] CoreAreaLxLy: 2280 2800
[INFO GPL-0005] CoreAreaUxUy: 477660 476000
[INFO GPL-0006] NumInstances: 14812
[INFO GPL-0007] NumPlaceInstances: 14389
[INFO GPL-0008] NumFixedInstances: 423
[INFO GPL-0009] NumDummyInstances: 0
[INFO GPL-0010] NumNets: 17149
[INFO GPL-0011] NumPins: 56999
[INFO GPL-0012] DieAreaLxLy: 0 0
[INFO GPL-0013] DieAreaUxUy: 479810 479810
[INFO GPL-0014] CoreAreaLxLy: 2280 2800
[INFO GPL-0015] CoreAreaUxUy: 477660 476000
[INFO GPL-0016] CoreArea: 224949816000
[INFO GPL-0017] NonPlaceInstsArea: 450072000
[INFO GPL-0018] PlaceInstsArea: 108568432000
[INFO GPL-0019] Util(%): 48.36
[INFO GPL-0020] StdInstsArea: 108568432000
[INFO GPL-0021] MacroInstsArea: 0
[InitialPlace]  Iter: 1 CG residual: 0.00068416 HPWL: 431894086
[InitialPlace]  Iter: 2 CG residual: 0.00008463 HPWL: 205408456
[InitialPlace]  Iter: 3 CG residual: 0.00003158 HPWL: 203731245
[InitialPlace]  Iter: 4 CG residual: 0.00020495 HPWL: 202048268
[InitialPlace]  Iter: 5 CG residual: 0.00013572 HPWL: 200382984
[InitialPlace]  Iter: 6 CG residual: 0.00000886 HPWL: 199819565
[INFO GPL-0031] FillerInit: NumGCells: 17980
[INFO GPL-0032] FillerInit: NumGNets: 17149
[INFO GPL-0033] FillerInit: NumGPins: 56999
[INFO GPL-0023] TargetDensity: 0.60
[INFO GPL-0024] AveragePlaceInstArea: 7545238
[INFO GPL-0025] IdealBinArea: 12641104
[INFO GPL-0026] IdealBinCnt: 17795
[INFO GPL-0027] TotalBinArea: 224949816000
[INFO GPL-0028] BinCnt: 128 128
[INFO GPL-0029] BinSize: 3714 3697
[INFO GPL-0030] NumBins: 16384
[NesterovSolve] Iter: 1 overflow: 0.985937 HPWL: 123500684
[NesterovSolve] Iter: 10 overflow: 0.94156 HPWL: 155421850
[NesterovSolve] Iter: 20 overflow: 0.915319 HPWL: 171377245
[NesterovSolve] Iter: 30 overflow: 0.907223 HPWL: 173281820
[NesterovSolve] Iter: 40 overflow: 0.904926 HPWL: 173905566
[NesterovSolve] Iter: 50 overflow: 0.902933 HPWL: 173833793
[NesterovSolve] Iter: 60 overflow: 0.902261 HPWL: 173679400
[NesterovSolve] Iter: 70 overflow: 0.901454 HPWL: 173993866
[NesterovSolve] Iter: 80 overflow: 0.901359 HPWL: 173830968
[NesterovSolve] Iter: 90 overflow: 0.902046 HPWL: 173450064
[NesterovSolve] Iter: 100 overflow: 0.901682 HPWL: 173147105
[NesterovSolve] Iter: 110 overflow: 0.901299 HPWL: 173016260
[NesterovSolve] Iter: 120 overflow: 0.900861 HPWL: 173171569
[NesterovSolve] Iter: 130 overflow: 0.900245 HPWL: 173599455
[NesterovSolve] Iter: 140 overflow: 0.899683 HPWL: 174338935
[NesterovSolve] Iter: 150 overflow: 0.898709 HPWL: 175538107
[NesterovSolve] Iter: 160 overflow: 0.897425 HPWL: 177358258
[NesterovSolve] Iter: 170 overflow: 0.89554 HPWL: 179979202
[NesterovSolve] Iter: 180 overflow: 0.892136 HPWL: 183695431
[NesterovSolve] Iter: 190 overflow: 0.886733 HPWL: 188992178
[NesterovSolve] Iter: 200 overflow: 0.877515 HPWL: 196396463
[NesterovSolve] Iter: 210 overflow: 0.864754 HPWL: 206170502
[NesterovSolve] Iter: 220 overflow: 0.84886 HPWL: 218501428
[NesterovSolve] Iter: 230 overflow: 0.828022 HPWL: 231915311
[NesterovSolve] Iter: 240 overflow: 0.801875 HPWL: 245504674
[INFO GPL-0100] worst slack 2.05e-10
[INFO GPL-0103] Weighted 1714 nets.
[NesterovSolve] Iter: 250 overflow: 0.773069 HPWL: 256156722
[NesterovSolve] Iter: 260 overflow: 0.74482 HPWL: 268137488
[NesterovSolve] Iter: 270 overflow: 0.710949 HPWL: 278173055
[NesterovSolve] Iter: 280 overflow: 0.670861 HPWL: 289213390
[INFO GPL-0100] worst slack 2.53e-10
[INFO GPL-0103] Weighted 1711 nets.
[NesterovSolve] Iter: 290 overflow: 0.628203 HPWL: 295324979
[NesterovSolve] Snapshot saved at iter = 296
[NesterovSolve] Iter: 300 overflow: 0.587791 HPWL: 307543217
[NesterovSolve] Iter: 310 overflow: 0.543623 HPWL: 315818616
[NesterovSolve] Iter: 320 overflow: 0.500928 HPWL: 321945231
[INFO GPL-0100] worst slack 1.95e-10
[INFO GPL-0103] Weighted 1712 nets.
[NesterovSolve] Iter: 330 overflow: 0.458328 HPWL: 325522217
[NesterovSolve] Iter: 340 overflow: 0.416216 HPWL: 329147747
[NesterovSolve] Iter: 350 overflow: 0.378848 HPWL: 332033659
[NesterovSolve] Iter: 360 overflow: 0.338963 HPWL: 333505362
[NesterovSolve] Iter: 370 overflow: 0.307323 HPWL: 334509493
[INFO GPL-0100] worst slack 2e-10
[INFO GPL-0103] Weighted 1714 nets.
[NesterovSolve] Iter: 380 overflow: 0.277504 HPWL: 334931941
[NesterovSolve] Iter: 390 overflow: 0.247411 HPWL: 336159930
[NesterovSolve] Iter: 400 overflow: 0.220513 HPWL: 336894375
[INFO GPL-0100] worst slack 1.39e-10
[INFO GPL-0103] Weighted 1714 nets.
[INFO GPL-0075] Routability numCall: 1 inflationIterCnt: 1 bloatIterCnt: 0
[INFO GPL-0036] TileLxLy: 0 0
[INFO GPL-0037] TileSize: 4200 4200
[INFO GPL-0038] TileCnt: 114 114
[INFO GPL-0039] numRoutingLayers: 10
[INFO GPL-0040] NumTiles: 12996
[INFO GPL-0063] TotalRouteOverflowH2: 0.571428656578064
[INFO GPL-0064] TotalRouteOverflowV2: 0.0
[INFO GPL-0065] OverflowTileCnt2: 3
[INFO GPL-0066] 0.5%RC: 1.0022586112908223
[INFO GPL-0067] 1.0%RC: 1.0011293056454111
[INFO GPL-0068] 2.0%RC: 1.0005652113319268
[INFO GPL-0069] 5.0%RC: 1.0002260398166845
[INFO GPL-0070] 0.5rcK: 1.0
[INFO GPL-0071] 1.0rcK: 1.0
[INFO GPL-0072] 2.0rcK: 0.0
[INFO GPL-0073] 5.0rcK: 0.0
[INFO GPL-0074] FinalRC: 1.001694
[NesterovSolve] Iter: 410 overflow: 0.192319 HPWL: 337623508
[NesterovSolve] Iter: 420 overflow: 0.16943 HPWL: 338200650
[NesterovSolve] Iter: 430 overflow: 0.148877 HPWL: 338723702
[INFO GPL-0100] worst slack 1.69e-10
[INFO GPL-0103] Weighted 1714 nets.
[NesterovSolve] Iter: 440 overflow: 0.131009 HPWL: 339295402
[NesterovSolve] Iter: 450 overflow: 0.112739 HPWL: 339799009
[NesterovSolve] Iter: 460 overflow: 0.100109 HPWL: 340527042
[NesterovSolve] Finished with Overflow: 0.099178

==========================================================================
global place check_setup
--------------------------------------------------------------------------
Warning: There are 6 unconstrained endpoints.

==========================================================================
global place report_tns
--------------------------------------------------------------------------
tns -6045.37

==========================================================================
global place report_wns
--------------------------------------------------------------------------
wns -4.26

==========================================================================
global place report_worst_slack
--------------------------------------------------------------------------
worst slack -4.26

==========================================================================
global place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: _31377_ (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.56    0.56 ^ input external delay
  1658 3560.90    0.00    0.00    0.56 ^ rst_ni (in)
                                         rst_ni (net)
                  0.85    0.69    1.25 ^ _31377_/RN (DFFR_X1)
                                  1.25   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _31377_/CK (DFFR_X1)
                          1.24    1.24   library removal time
                                  1.24   data required time
-----------------------------------------------------------------------------
                                  1.24   data required time
                                 -1.25   data arrival time
-----------------------------------------------------------------------------
                                  0.01   slack (MET)


Startpoint: _31718_ (negative level-sensitive latch clocked by core_clock)
Endpoint: _20322_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.40    1.40   clock core_clock (fall edge)
                          0.00    1.40   clock network delay (ideal)
                  0.00    0.00    1.40 v _31718_/GN (DLL_X1)
     1    1.01    0.01    0.04    1.44 ^ _31718_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.44 ^ _20322_/A2 (AND2_X1)
                                  1.44   data arrival time

                  0.00    1.40    1.40   clock core_clock (fall edge)
                          0.00    1.40   clock network delay (ideal)
                          0.00    1.40   clock reconvergence pessimism
                                  1.40 v _20322_/A1 (AND2_X1)
                          0.00    1.40   clock gating hold time
                                  1.40   data required time
-----------------------------------------------------------------------------
                                  1.40   data required time
                                 -1.44   data arrival time
-----------------------------------------------------------------------------
                                  0.04   slack (MET)


Startpoint: _30134_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _29983_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _30134_/CK (DFFR_X1)
     3    5.46    0.02    0.08    0.08 ^ _30134_/QN (DFFR_X1)
                                         _01116_ (net)
                  0.02    0.00    0.08 ^ _18724_/A1 (NOR2_X1)
     1    1.22    0.01    0.01    0.08 v _18724_/ZN (NOR2_X1)
                                         id_stage_i.controller_i.store_err_d (net)
                  0.01    0.00    0.09 v _29983_/D (DFFR_X1)
                                  0.09   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _29983_/CK (DFFR_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.09   data arrival time
-----------------------------------------------------------------------------
                                  0.08   slack (MET)



==========================================================================
global place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: _31377_ (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.56    0.56 ^ input external delay
  1658 3560.90    0.00    0.00    0.56 ^ rst_ni (in)
                                         rst_ni (net)
                  0.85    0.69    1.25 ^ _31377_/RN (DFFR_X1)
                                  1.25   data arrival time

                  0.00    2.80    2.80   clock core_clock (rise edge)
                          0.00    2.80   clock network delay (ideal)
                          0.00    2.80   clock reconvergence pessimism
                                  2.80 ^ _31377_/CK (DFFR_X1)
                         -0.14    2.66   library recovery time
                                  2.66   data required time
-----------------------------------------------------------------------------
                                  2.66   data required time
                                 -1.25   data arrival time
-----------------------------------------------------------------------------
                                  1.40   slack (MET)


Startpoint: _31718_ (negative level-sensitive latch clocked by core_clock)
Endpoint: _20322_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.40    1.40   clock core_clock (fall edge)
                          0.00    1.40   clock network delay (ideal)
                  0.00    0.00    1.40 v _31718_/GN (DLL_X1)
     1    0.92    0.01    0.07    1.47 v _31718_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.47 v _20322_/A2 (AND2_X1)
                                  1.47   data arrival time

                  0.00    2.80    2.80   clock core_clock (rise edge)
                          0.00    2.80   clock network delay (ideal)
                          0.00    2.80   clock reconvergence pessimism
                                  2.80 ^ _20322_/A1 (AND2_X1)
                          0.00    2.80   clock gating setup time
                                  2.80   data required time
-----------------------------------------------------------------------------
                                  2.80   data required time
                                 -1.47   data arrival time
-----------------------------------------------------------------------------
                                  1.33   slack (MET)


Startpoint: _31845_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _29948_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _31845_/CK (DFF_X1)
   466 1093.19    2.35    2.54    2.54 ^ _31845_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_a_i[1] (net)
                  2.35    0.13    2.67 ^ _28975_/A (INV_X1)
    15   67.26    0.71    0.85    3.52 v _28975_/ZN (INV_X1)
                                         _10920_ (net)
                  0.71    0.01    3.54 v _16664_/A2 (NOR2_X1)
     8   32.12    0.21    0.49    4.02 ^ _16664_/ZN (NOR2_X1)
                                         _11635_ (net)
                  0.21    0.01    4.03 ^ _17248_/C2 (AOI221_X1)
     1    1.80    0.18    0.02    4.05 v _17248_/ZN (AOI221_X1)
                                         _12182_ (net)
                  0.18    0.00    4.05 v _17260_/A (AOI221_X1)
     1    8.68    0.10    0.19    4.24 ^ _17260_/ZN (AOI221_X1)
                                         _12194_ (net)
                  0.10    0.00    4.24 ^ _17261_/A2 (NAND2_X1)
     2    2.52    0.05    0.02    4.27 v _17261_/ZN (NAND2_X1)
                                         _12195_ (net)
                  0.05    0.00    4.27 v _19252_/A2 (AND2_X1)
     4   18.18    0.02    0.07    4.34 v _19252_/ZN (AND2_X1)
                                         _03888_ (net)
                  0.02    0.00    4.34 v _20671_/B1 (AOI21_X1)
     1    1.05    0.02    0.03    4.37 ^ _20671_/ZN (AOI21_X1)
                                         _04755_ (net)
                  0.02    0.00    4.37 ^ _20672_/B (MUX2_X1)
     1    1.74    0.01    0.04    4.41 ^ _20672_/Z (MUX2_X1)
                                         _04756_ (net)
                  0.01    0.00    4.41 ^ _20673_/B1 (AOI21_X1)
     1    4.37    0.13    0.02    4.43 v _20673_/ZN (AOI21_X1)
                                         _15286_ (net)
                  0.13    0.00    4.43 v _29625_/A (HA_X1)
     4    8.21    0.07    0.11    4.54 ^ _29625_/S (HA_X1)
                                         _15289_ (net)
                  0.07    0.00    4.54 ^ _17356_/A2 (NAND3_X1)
     1    2.84    0.03    0.04    4.58 v _17356_/ZN (NAND3_X1)
                                         _12283_ (net)
                  0.03    0.00    4.58 v _17357_/A4 (OR4_X1)
     1    1.58    0.02    0.12    4.70 v _17357_/ZN (OR4_X1)
                                         _12284_ (net)
                  0.02    0.00    4.70 v _17358_/A (AOI21_X1)
     2    6.13    0.04    0.07    4.77 ^ _17358_/ZN (AOI21_X1)
                                         _12285_ (net)
                  0.04    0.00    4.77 ^ _17359_/A2 (OR2_X1)
     2    5.67    0.02    0.04    4.81 ^ _17359_/ZN (OR2_X1)
                                         _13950_ (net)
                  0.02    0.00    4.81 ^ _17530_/A3 (NAND3_X1)
     2    3.09    0.02    0.03    4.84 v _17530_/ZN (NAND3_X1)
                                         _12445_ (net)
                  0.02    0.00    4.84 v _17703_/B2 (OAI21_X1)
     3    6.18    0.04    0.06    4.90 ^ _17703_/ZN (OAI21_X1)
                                         _12605_ (net)
                  0.04    0.00    4.90 ^ _18032_/B2 (AOI21_X1)
     3    6.82    0.02    0.03    4.93 v _18032_/ZN (AOI21_X1)
                                         _13971_ (net)
                  0.02    0.00    4.93 v _20721_/B2 (OAI221_X1)
     2    5.03    0.05    0.07    5.01 ^ _20721_/ZN (OAI221_X1)
                                         _13981_ (net)
                  0.05    0.00    5.01 ^ _20722_/B1 (AOI21_X1)
     1    1.84    0.02    0.02    5.03 v _20722_/ZN (AOI21_X1)
                                         _04791_ (net)
                  0.02    0.00    5.03 v _20723_/B2 (OAI21_X1)
     1    2.97    0.02    0.04    5.07 ^ _20723_/ZN (OAI21_X1)
                                         _13986_ (net)
                  0.02    0.00    5.07 ^ _29274_/CI (FA_X1)
     8   30.26    0.07    0.13    5.19 ^ _29274_/S (FA_X1)
                                         _13988_ (net)
                  0.07    0.00    5.20 ^ _18929_/A4 (NAND4_X1)
     1    1.54    0.02    0.04    5.23 v _18929_/ZN (NAND4_X1)
                                         _03692_ (net)
                  0.02    0.00    5.23 v _18939_/A2 (NOR4_X1)
     1    1.87    0.04    0.07    5.30 ^ _18939_/ZN (NOR4_X1)
                                         _03702_ (net)
                  0.04    0.00    5.30 ^ _18946_/A1 (NAND2_X1)
     2    3.56    0.02    0.03    5.33 v _18946_/ZN (NAND2_X1)
                                         _03706_ (net)
                  0.02    0.00    5.33 v _20218_/A2 (NOR4_X1)
     1    4.93    0.07    0.10    5.43 ^ _20218_/ZN (NOR4_X1)
                                         _04593_ (net)
                  0.07    0.00    5.43 ^ _20219_/B1 (AOI21_X1)
     1    1.67    0.02    0.02    5.45 v _20219_/ZN (AOI21_X1)
                                         _04594_ (net)
                  0.02    0.00    5.45 v _20228_/A3 (OAI33_X1)
     3    8.76    0.11    0.12    5.57 ^ _20228_/ZN (OAI33_X1)
                                         _04603_ (net)
                  0.11    0.00    5.57 ^ _20247_/C1 (AOI211_X2)
     2    7.25    0.03    0.03    5.60 v _20247_/ZN (AOI211_X2)
                                         _04621_ (net)
                  0.03    0.00    5.60 v _20338_/A1 (OR3_X2)
     5   14.14    0.02    0.08    5.68 v _20338_/ZN (OR3_X2)
                                         _04694_ (net)
                  0.02    0.00    5.68 v _23627_/A1 (NOR2_X1)
    94  215.38    0.97    1.10    6.79 ^ _23627_/ZN (NOR2_X1)
                                         _07307_ (net)
                  0.97    0.00    6.79 ^ _27893_/A (OAI221_X1)
     1    4.75    0.15    0.17    6.96 v _27893_/ZN (OAI221_X1)
                                         _09921_ (net)
                  0.15    0.00    6.96 v _27894_/A (OAI21_X1)
     1    1.17    0.05    0.06    7.01 ^ _27894_/ZN (OAI21_X1)
                                         _01171_ (net)
                  0.05    0.00    7.01 ^ _29948_/D (DFF_X1)
                                  7.01   data arrival time

                  0.00    2.80    2.80   clock core_clock (rise edge)
                          0.00    2.80   clock network delay (ideal)
                          0.00    2.80   clock reconvergence pessimism
                                  2.80 ^ _29948_/CK (DFF_X1)
                         -0.04    2.76   library setup time
                                  2.76   data required time
-----------------------------------------------------------------------------
                                  2.76   data required time
                                 -7.01   data arrival time
-----------------------------------------------------------------------------
                                 -4.26   slack (VIOLATED)



==========================================================================
global place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: _31377_ (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.56    0.56 ^ input external delay
  1658 3560.90    0.00    0.00    0.56 ^ rst_ni (in)
                                         rst_ni (net)
                  0.85    0.69    1.25 ^ _31377_/RN (DFFR_X1)
                                  1.25   data arrival time

                  0.00    2.80    2.80   clock core_clock (rise edge)
                          0.00    2.80   clock network delay (ideal)
                          0.00    2.80   clock reconvergence pessimism
                                  2.80 ^ _31377_/CK (DFFR_X1)
                         -0.14    2.66   library recovery time
                                  2.66   data required time
-----------------------------------------------------------------------------
                                  2.66   data required time
                                 -1.25   data arrival time
-----------------------------------------------------------------------------
                                  1.40   slack (MET)


Startpoint: _31718_ (negative level-sensitive latch clocked by core_clock)
Endpoint: _20322_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.40    1.40   clock core_clock (fall edge)
                          0.00    1.40   clock network delay (ideal)
                  0.00    0.00    1.40 v _31718_/GN (DLL_X1)
     1    0.92    0.01    0.07    1.47 v _31718_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.47 v _20322_/A2 (AND2_X1)
                                  1.47   data arrival time

                  0.00    2.80    2.80   clock core_clock (rise edge)
                          0.00    2.80   clock network delay (ideal)
                          0.00    2.80   clock reconvergence pessimism
                                  2.80 ^ _20322_/A1 (AND2_X1)
                          0.00    2.80   clock gating setup time
                                  2.80   data required time
-----------------------------------------------------------------------------
                                  2.80   data required time
                                 -1.47   data arrival time
-----------------------------------------------------------------------------
                                  1.33   slack (MET)


Startpoint: _31845_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _29948_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _31845_/CK (DFF_X1)
   466 1093.19    2.35    2.54    2.54 ^ _31845_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_a_i[1] (net)
                  2.35    0.13    2.67 ^ _28975_/A (INV_X1)
    15   67.26    0.71    0.85    3.52 v _28975_/ZN (INV_X1)
                                         _10920_ (net)
                  0.71    0.01    3.54 v _16664_/A2 (NOR2_X1)
     8   32.12    0.21    0.49    4.02 ^ _16664_/ZN (NOR2_X1)
                                         _11635_ (net)
                  0.21    0.01    4.03 ^ _17248_/C2 (AOI221_X1)
     1    1.80    0.18    0.02    4.05 v _17248_/ZN (AOI221_X1)
                                         _12182_ (net)
                  0.18    0.00    4.05 v _17260_/A (AOI221_X1)
     1    8.68    0.10    0.19    4.24 ^ _17260_/ZN (AOI221_X1)
                                         _12194_ (net)
                  0.10    0.00    4.24 ^ _17261_/A2 (NAND2_X1)
     2    2.52    0.05    0.02    4.27 v _17261_/ZN (NAND2_X1)
                                         _12195_ (net)
                  0.05    0.00    4.27 v _19252_/A2 (AND2_X1)
     4   18.18    0.02    0.07    4.34 v _19252_/ZN (AND2_X1)
                                         _03888_ (net)
                  0.02    0.00    4.34 v _20671_/B1 (AOI21_X1)
     1    1.05    0.02    0.03    4.37 ^ _20671_/ZN (AOI21_X1)
                                         _04755_ (net)
                  0.02    0.00    4.37 ^ _20672_/B (MUX2_X1)
     1    1.74    0.01    0.04    4.41 ^ _20672_/Z (MUX2_X1)
                                         _04756_ (net)
                  0.01    0.00    4.41 ^ _20673_/B1 (AOI21_X1)
     1    4.37    0.13    0.02    4.43 v _20673_/ZN (AOI21_X1)
                                         _15286_ (net)
                  0.13    0.00    4.43 v _29625_/A (HA_X1)
     4    8.21    0.07    0.11    4.54 ^ _29625_/S (HA_X1)
                                         _15289_ (net)
                  0.07    0.00    4.54 ^ _17356_/A2 (NAND3_X1)
     1    2.84    0.03    0.04    4.58 v _17356_/ZN (NAND3_X1)
                                         _12283_ (net)
                  0.03    0.00    4.58 v _17357_/A4 (OR4_X1)
     1    1.58    0.02    0.12    4.70 v _17357_/ZN (OR4_X1)
                                         _12284_ (net)
                  0.02    0.00    4.70 v _17358_/A (AOI21_X1)
     2    6.13    0.04    0.07    4.77 ^ _17358_/ZN (AOI21_X1)
                                         _12285_ (net)
                  0.04    0.00    4.77 ^ _17359_/A2 (OR2_X1)
     2    5.67    0.02    0.04    4.81 ^ _17359_/ZN (OR2_X1)
                                         _13950_ (net)
                  0.02    0.00    4.81 ^ _17530_/A3 (NAND3_X1)
     2    3.09    0.02    0.03    4.84 v _17530_/ZN (NAND3_X1)
                                         _12445_ (net)
                  0.02    0.00    4.84 v _17703_/B2 (OAI21_X1)
     3    6.18    0.04    0.06    4.90 ^ _17703_/ZN (OAI21_X1)
                                         _12605_ (net)
                  0.04    0.00    4.90 ^ _18032_/B2 (AOI21_X1)
     3    6.82    0.02    0.03    4.93 v _18032_/ZN (AOI21_X1)
                                         _13971_ (net)
                  0.02    0.00    4.93 v _20721_/B2 (OAI221_X1)
     2    5.03    0.05    0.07    5.01 ^ _20721_/ZN (OAI221_X1)
                                         _13981_ (net)
                  0.05    0.00    5.01 ^ _20722_/B1 (AOI21_X1)
     1    1.84    0.02    0.02    5.03 v _20722_/ZN (AOI21_X1)
                                         _04791_ (net)
                  0.02    0.00    5.03 v _20723_/B2 (OAI21_X1)
     1    2.97    0.02    0.04    5.07 ^ _20723_/ZN (OAI21_X1)
                                         _13986_ (net)
                  0.02    0.00    5.07 ^ _29274_/CI (FA_X1)
     8   30.26    0.07    0.13    5.19 ^ _29274_/S (FA_X1)
                                         _13988_ (net)
                  0.07    0.00    5.20 ^ _18929_/A4 (NAND4_X1)
     1    1.54    0.02    0.04    5.23 v _18929_/ZN (NAND4_X1)
                                         _03692_ (net)
                  0.02    0.00    5.23 v _18939_/A2 (NOR4_X1)
     1    1.87    0.04    0.07    5.30 ^ _18939_/ZN (NOR4_X1)
                                         _03702_ (net)
                  0.04    0.00    5.30 ^ _18946_/A1 (NAND2_X1)
     2    3.56    0.02    0.03    5.33 v _18946_/ZN (NAND2_X1)
                                         _03706_ (net)
                  0.02    0.00    5.33 v _20218_/A2 (NOR4_X1)
     1    4.93    0.07    0.10    5.43 ^ _20218_/ZN (NOR4_X1)
                                         _04593_ (net)
                  0.07    0.00    5.43 ^ _20219_/B1 (AOI21_X1)
     1    1.67    0.02    0.02    5.45 v _20219_/ZN (AOI21_X1)
                                         _04594_ (net)
                  0.02    0.00    5.45 v _20228_/A3 (OAI33_X1)
     3    8.76    0.11    0.12    5.57 ^ _20228_/ZN (OAI33_X1)
                                         _04603_ (net)
                  0.11    0.00    5.57 ^ _20247_/C1 (AOI211_X2)
     2    7.25    0.03    0.03    5.60 v _20247_/ZN (AOI211_X2)
                                         _04621_ (net)
                  0.03    0.00    5.60 v _20338_/A1 (OR3_X2)
     5   14.14    0.02    0.08    5.68 v _20338_/ZN (OR3_X2)
                                         _04694_ (net)
                  0.02    0.00    5.68 v _23627_/A1 (NOR2_X1)
    94  215.38    0.97    1.10    6.79 ^ _23627_/ZN (NOR2_X1)
                                         _07307_ (net)
                  0.97    0.00    6.79 ^ _27893_/A (OAI221_X1)
     1    4.75    0.15    0.17    6.96 v _27893_/ZN (OAI221_X1)
                                         _09921_ (net)
                  0.15    0.00    6.96 v _27894_/A (OAI21_X1)
     1    1.17    0.05    0.06    7.01 ^ _27894_/ZN (OAI21_X1)
                                         _01171_ (net)
                  0.05    0.00    7.01 ^ _29948_/D (DFF_X1)
                                  7.01   data arrival time

                  0.00    2.80    2.80   clock core_clock (rise edge)
                          0.00    2.80   clock network delay (ideal)
                          0.00    2.80   clock reconvergence pessimism
                                  2.80 ^ _29948_/CK (DFF_X1)
                         -0.04    2.76   library setup time
                                  2.76   data required time
-----------------------------------------------------------------------------
                                  2.76   data required time
                                 -7.01   data arrival time
-----------------------------------------------------------------------------
                                 -4.26   slack (VIOLATED)



==========================================================================
global place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             9.33e-03   3.10e-03   1.65e-04   1.26e-02   9.7%
Combinational          6.52e-02   5.16e-02   3.65e-04   1.17e-01  90.3%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  7.45e-02   5.47e-02   5.29e-04   1.30e-01 100.0%
                          57.4%      42.2%       0.4%

==========================================================================
global place report_design_area
--------------------------------------------------------------------------
Design area 27255 u^2 48% utilization.

Elapsed time: 0:23.06[h:]min:sec. CPU time: user 27.73 sys 0.09 (120%). Peak memory: 259100KB.
