Reading netlist file: "D:\Studio\TangNano4K\TangNano-9K-example-main\hdmi_cb\impl\gwsynthesis\hdmi_cb.vg"
Parsing netlist file "D:\Studio\TangNano4K\TangNano-9K-example-main\hdmi_cb\impl\gwsynthesis\hdmi_cb.vg" completed
Processing netlist completed
Reading constraint file: "D:\Studio\TangNano4K\TangNano-9K-example-main\hdmi_cb\src\hdmi_cb.cst"
Physical Constraint parsed completed
Running placement......
[10%] Placement Phase 0 completed
[20%] Placement Phase 1 completed
[30%] Placement Phase 2 completed
WARN  (TA1118) : the clock "I_clk"'s frequency does not match u_tmds_rpll/rpll_inst's param "FCLKIN = "27""
[50%] Placement Phase 3 completed
Running routing......
[60%] Routing Phase 0 completed
[70%] Routing Phase 1 completed
[80%] Routing Phase 2 completed
[90%] Routing Phase 3 completed
Running timing analysis......
[95%] Timing analysis completed
Placement and routing completed
Bitstream generation in progress......
Bitstream generation completed
Running power analysis......
[100%] Power analysis completed
Generate file "D:\Studio\TangNano4K\TangNano-9K-example-main\hdmi_cb\impl\pnr\hdmi_cb.power.html" completed
Generate file "D:\Studio\TangNano4K\TangNano-9K-example-main\hdmi_cb\impl\pnr\hdmi_cb.pin.html" completed
Generate file "D:\Studio\TangNano4K\TangNano-9K-example-main\hdmi_cb\impl\pnr\hdmi_cb.rpt.html" completed
Generate file "D:\Studio\TangNano4K\TangNano-9K-example-main\hdmi_cb\impl\pnr\hdmi_cb.rpt.txt" completed
Generate file "D:\Studio\TangNano4K\TangNano-9K-example-main\hdmi_cb\impl\pnr\hdmi_cb.tr.html" completed
Mon Jul 18 17:10:25 2022

