<!--
###################################################################################
# Copyright (C) 2025 Altera Corporation
#
# This software and the related documents are Altera copyrighted materials, and
# your use of them is governed by the express license under which they were
# provided to you ("License"). Unless the License provides otherwise, you may
# not use, modify, copy, publish, distribute, disclose or transmit this software
# or the related documents without Altera's prior written permission.
#
# This software and the related documents are provided as is, with no express
# or implied warranties, other than those that are expressly stated in the License.
###################################################################################

###################################################################################
# Design: AGX_5E_Modular_Devkit_ISP_FF_RD
#
# Description: 4Kp60 Multi-Sensor HDR Camera Solution FPGA First Reference Design Demo
###################################################################################
-->
<PROJECT name="agilex5_modkit_vvpisp">
  <DEVKIT>AGX_5E_Modular_Devkit</DEVKIT>
  <FAMILY>Agilex 5</FAMILY>
  <DEVICE>A5ED065BB32AE6SR0</DEVICE>
  <VERSION>25.1</VERSION>
  <QUARTUS_INI_COMMAND>vvp_ocs_enabled=on</QUARTUS_INI_COMMAND>
  <PIP>2</PIP>
  <VID_OUT_RATE>p60</VID_OUT_RATE>
  <VID_OUT_BPS>10</VID_OUT_BPS>
  <MULTI_SENSOR>1</MULTI_SENSOR>
  <EXP_FUSION_EN>1</EXP_FUSION_EN>
  <EN_DEBUG>1</EN_DEBUG>
  <SUBSYSTEM type="clock" name="clock_subsystem">
    <NUM_GEN_CLOCKS>6</NUM_GEN_CLOCKS>
    <GEN_CLK0_NAME>clk_0</GEN_CLK0_NAME>
    <GEN_CLK0_FREQ>297</GEN_CLK0_FREQ>
    <GEN_CLK1_NAME>clk_1</GEN_CLK1_NAME>
    <GEN_CLK1_FREQ>148.5</GEN_CLK1_FREQ>
    <GEN_CLK2_NAME>clk_2</GEN_CLK2_NAME>
    <GEN_CLK2_FREQ>200.0</GEN_CLK2_FREQ>
    <GEN_CLK3_NAME>clk_3</GEN_CLK3_NAME>
    <GEN_CLK3_FREQ>74.25</GEN_CLK3_FREQ>
    <GEN_CLK4_NAME>clk_4</GEN_CLK4_NAME>
    <GEN_CLK4_FREQ>16.0</GEN_CLK4_FREQ>
    <GEN_CLK5_NAME>clk_5</GEN_CLK5_NAME>
    <GEN_CLK5_FREQ>50.0</GEN_CLK5_FREQ>
    <RESET_MIN_LENGTH>3000</RESET_MIN_LENGTH>
    <EXPORT_TO_TOP>1</EXPORT_TO_TOP>
  </SUBSYSTEM>
  <SUBSYSTEM type="hps" name="hps_subsystem">
    <FPGA_EMIF_ENABLED>1</FPGA_EMIF_ENABLED>
    <FPGA_EMIF_WINDOW_BASE_ADDRESS>0x20000000</FPGA_EMIF_WINDOW_BASE_ADDRESS>
    <FPGA_EMIF_WINDOW_CTRL_BASE_ADDRESS>0x04000000</FPGA_EMIF_WINDOW_CTRL_BASE_ADDRESS>
    <FPGA_EMIF_HOST_ADDR_WIDTH>33</FPGA_EMIF_HOST_ADDR_WIDTH>
    <FPGA_EMIF_AGENT_ADDR_WIDTH>25</FPGA_EMIF_AGENT_ADDR_WIDTH>
    <H2F_EXPORT>FULL</H2F_EXPORT>
    <HPS_INIT>AFTER INIT_DONE</HPS_INIT>
    <I2C0_EXT_EN>1</I2C0_EXT_EN>
    <I2C1_EXT_EN>1</I2C1_EXT_EN>
    <I2C0_SCLK>100.0</I2C0_SCLK>
    <I2C1_SCLK>100.0</I2C1_SCLK>
    <HPS_AXI_CLK>200000000</HPS_AXI_CLK>
    <H2F_ADDRESS_WIDTH>34</H2F_ADDRESS_WIDTH>
    <F2SDRAM_ADDR_WIDTH>32</F2SDRAM_ADDR_WIDTH>
  </SUBSYSTEM>
  <SUBSYSTEM type="ocs" name="ocs_subsystem">
    <AVMM_HOST>
      <NAME>hps_subsystem</NAME>
      <OFFSET>0x00000000</OFFSET>
    </AVMM_HOST>
    <HPS_AXI_CLK>200000000</HPS_AXI_CLK>
  </SUBSYSTEM>
  <SUBSYSTEM type="cpu" name="niosv_subsystem">
    <CPU_SUBSYSTEM_TYPE>niosv</CPU_SUBSYSTEM_TYPE>
    <APPLICATION_DIR>./../custom_user_subsystems/isp_subsystems/software_dp_tx/.</APPLICATION_DIR>
    <BSP_SETTINGS_FILE>./../custom_user_subsystems/isp_subsystems/software_dp_tx/settings.bsp</BSP_SETTINGS_FILE>
    <CUSTOM_CMAKEFILE>1</CUSTOM_CMAKEFILE>
    <MEMORY_SIZE>0x40000</MEMORY_SIZE>
    <TIMER_TYPE>full</TIMER_TYPE>
    <TIMER_PERIOD>1</TIMER_PERIOD>
    <TIMER_UNITS>USEC</TIMER_UNITS>
  </SUBSYSTEM>
  <SUBSYSTEM type="emif" name="emif">
    <PORT>BANK_2B</PORT>
    <AVMM_EN>1</AVMM_EN>
  </SUBSYSTEM>
  <SUBSYSTEM type="board" name="board_subsystem">
    <USER_LED_TO_AVMM_EN>0</USER_LED_TO_AVMM_EN>
    <USER_PB_TO_AVMM_EN>0</USER_PB_TO_AVMM_EN>
    <USER_DIP_SW_TO_AVMM_EN>0</USER_DIP_SW_TO_AVMM_EN>
  </SUBSYSTEM>
  <SUBSYSTEM type="user" script="./../custom_user_subsystems/isp_subsystems/system/isp_system_create.tcl">
    <FITTER_SEED>7</FITTER_SEED>
    <OPTIMIZATION_MODE>3</OPTIMIZATION_MODE>
    <SYNTH_WYSIWYG>1</SYNTH_WYSIWYG>
  </SUBSYSTEM>
  <SUBSYSTEM type="user" name="dp_tx" script="./../custom_user_subsystems/isp_subsystems/subsystems/dp_tx_subsystem/dp_tx_create.tcl">
    <I2C_MASTER_IRQ_PRIORITY>2</I2C_MASTER_IRQ_PRIORITY>
    <I2C_MASTER_IRQ_HOST>niosv_subsystem</I2C_MASTER_IRQ_HOST>
    <I2C_BOARD_IRQ_PRIORITY>3</I2C_BOARD_IRQ_PRIORITY>
    <I2C_BOARD_IRQ_HOST>niosv_subsystem</I2C_BOARD_IRQ_HOST>
    <DP_IRQ_PRIORITY>4</DP_IRQ_PRIORITY>
    <DP_IRQ_HOST>niosv_subsystem</DP_IRQ_HOST>
    <AVMM_HOST>
      <NAME>niosv_subsystem</NAME>
    </AVMM_HOST>
  </SUBSYSTEM>
  <SUBSYSTEM type="user" name="vid_out_subsystem" script="./../custom_user_subsystems/isp_subsystems/subsystems/vid_fr4k_out_subsystem/vid_fr4k_out_create.tcl">
    <VID_OUT_TPG_EN>0</VID_OUT_TPG_EN>
    <PIP_CONV_FIFO_DEPTH>2048</PIP_CONV_FIFO_DEPTH>
    <AVMM_HOST>
      <NAME>hps_subsystem</NAME>
      <OFFSET>0x00500000</OFFSET>
    </AVMM_HOST>
  </SUBSYSTEM>
  <SUBSYSTEM type="user" name="mipi_in_subsystem" script="./../custom_user_subsystems/isp_subsystems/subsystems/mipi_4k_in_subsystem/framos_imx678/mipi_in_framos_imx678_create.tcl">
    <AVMM_HOST>
      <NAME>hps_subsystem</NAME>
      <OFFSET>0x00400000</OFFSET>
    </AVMM_HOST>
  </SUBSYSTEM>
  <SUBSYSTEM type="user" name="isp_in_subsystem" script="./../custom_user_subsystems/isp_subsystems/subsystems/isp_4k_in_subsystem/isp_4k_in_create.tcl">
    <AVMM_HOST>
      <NAME>hps_subsystem</NAME>
      <OFFSET>0x00300000</OFFSET>
    </AVMM_HOST>
  </SUBSYSTEM>
  <SUBSYSTEM type="user" name="isp_subsystem" script="./../custom_user_subsystems/isp_subsystems/subsystems/isp_4k_subsystem/isp_4k_create.tcl">
    <HDR_EN>1</HDR_EN>
    <SMALL_3DLUT>1</SMALL_3DLUT>
    <WARP_SB>1</WARP_SB>
    <AVMM_HOST>
      <NAME>hps_subsystem</NAME>
      <OFFSET>0x00200000</OFFSET>
    </AVMM_HOST>
  </SUBSYSTEM>
  <SUBSYSTEM type="user" script="./../custom_user_subsystems/isp_subsystems/subsystems/ocs_modification_subsystem/ocs_modification_create.tcl">
  </SUBSYSTEM>
</PROJECT>
