#-----------------------------------------------------------
# Vivado v2012.3 (64-bit)
# Build 209282 by xbuild on Thu Oct 18 20:46:04 MDT 2012
# Start of session at: Thu Nov  8 15:28:43 2012
# Process ID: 13348
# Log file: /home/cms/projects/mm705_v3/mm705/mm705.runs/synth_1/fpgaTop.rds
# Journal file: /home/cms/projects/mm705_v3/mm705/mm705.runs/synth_1/vivado.jou
#-----------------------------------------------------------
INFO: [Common 17-81] Feature available: Implementation
INFO: [Common 17-81] Feature available: Synthesis
INFO: [Device 21-36] Loading parts and site information from /opt/Xilinx/14.3/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [/opt/Xilinx/14.3/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/opt/Xilinx/14.3/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
source fpgaTop.tcl
# create_project -in_memory
# set_property part xc7k325tffg900-1 [current_project]
# set_param project.compositeFile.enableAutoGeneration 0
# read_verilog {
#   /home/cms/projects/mm705_v3/mm705/mm705.srcs/sources_1/imports/Verilog/FIFO2.v
#   /home/cms/projects/mm705_v3/mm705/mm705.srcs/sources_1/imports/Verilog/SyncResetA.v
#   /home/cms/projects/mm705_v3/mm705/mm705.srcs/sources_1/imports/mm705_v3/rtl/mkSender.v
#   /home/cms/projects/mm705_v3/mm705/mm705.srcs/sources_1/imports/mm705_v3/rtl/mkReceiver.v
#   /home/cms/projects/mm705_v3/mm705/mm705.srcs/sources_1/imports/mm705_v3/rtl/mkMLProducer.v
#   /home/cms/projects/mm705_v3/mm705/mm705.srcs/sources_1/imports/mm705_v3/rtl/mkMLConsumer.v
#   /home/cms/projects/mm705_v3/mm705/mm705.srcs/sources_1/imports/mm705_v3/rtl/mkFTop_mm705.v
#   /home/cms/projects/mm705_v3/mm705/mm705.srcs/sources_1/imports/mm705_v3/fpgaTop_mm705.v
# }
# read_xdc /home/cms/projects/mm705_v3/mm705/mm705.srcs/constrs_1/imports/mm705_v3/kc705.xdc
# set_property used_in_implementation false [get_files /home/cms/projects/mm705_v3/mm705/mm705.srcs/constrs_1/imports/mm705_v3/kc705.xdc]
# set_param synth.vivado.isSynthRun true
# set_property webtalk.parent_dir /home/cms/projects/mm705_v3/mm705/mm705.data/wt [current_project]
# set_property parent.project_dir /home/cms/projects/mm705_v3/mm705 [current_project]
# synth_design -top fpgaTop -part xc7k325tffg900-1

Starting synthesis...

INFO: [Common 17-347] Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t'
Using Xilinx IP in: /opt/Xilinx/14.3/ISE_DS/ISE/coregen/ip/xilinx/primary/com/xilinx/ip
starting Rtl Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 173.973 ; gain = 60.723
INFO: [Synth 8-638] synthesizing module 'fpgaTop' [/home/cms/projects/mm705_v3/mm705/mm705.srcs/sources_1/imports/mm705_v3/fpgaTop_mm705.v:5]
INFO: [Synth 8-638] synthesizing module 'IBUFGDS' [/opt/Xilinx/14.3/ISE_DS/PlanAhead/scripts/rt/data/unisim_comp.v:11172]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUFGDS' (1#9) [/opt/Xilinx/14.3/ISE_DS/PlanAhead/scripts/rt/data/unisim_comp.v:11172]
INFO: [Synth 8-638] synthesizing module 'mkFTop_mm705' [/home/cms/projects/mm705_v3/mm705/mm705.srcs/sources_1/imports/mm705_v3/rtl/mkFTop_mm705.v:34]
INFO: [Synth 8-638] synthesizing module 'mkMLConsumer' [/home/cms/projects/mm705_v3/mm705/mm705.srcs/sources_1/imports/mm705_v3/rtl/mkMLConsumer.v:49]
INFO: [Synth 8-638] synthesizing module 'FIFO2' [/home/cms/projects/mm705_v3/mm705/mm705.srcs/sources_1/imports/Verilog/FIFO2.v:41]
	Parameter width bound to: 128 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2' (2#9) [/home/cms/projects/mm705_v3/mm705/mm705.srcs/sources_1/imports/Verilog/FIFO2.v:41]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized0' [/home/cms/projects/mm705_v3/mm705/mm705.srcs/sources_1/imports/Verilog/FIFO2.v:41]
	Parameter width bound to: 129 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized0' (2#9) [/home/cms/projects/mm705_v3/mm705/mm705.srcs/sources_1/imports/Verilog/FIFO2.v:41]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized1' [/home/cms/projects/mm705_v3/mm705/mm705.srcs/sources_1/imports/Verilog/FIFO2.v:41]
	Parameter width bound to: 40 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized1' (2#9) [/home/cms/projects/mm705_v3/mm705/mm705.srcs/sources_1/imports/Verilog/FIFO2.v:41]
INFO: [Synth 8-256] done synthesizing module 'mkMLConsumer' (3#9) [/home/cms/projects/mm705_v3/mm705/mm705.srcs/sources_1/imports/mm705_v3/rtl/mkMLConsumer.v:49]
INFO: [Synth 8-638] synthesizing module 'mkMLProducer' [/home/cms/projects/mm705_v3/mm705/mm705.srcs/sources_1/imports/mm705_v3/rtl/mkMLProducer.v:42]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized2' [/home/cms/projects/mm705_v3/mm705/mm705.srcs/sources_1/imports/Verilog/FIFO2.v:41]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized2' (3#9) [/home/cms/projects/mm705_v3/mm705/mm705.srcs/sources_1/imports/Verilog/FIFO2.v:41]
INFO: [Synth 8-256] done synthesizing module 'mkMLProducer' (4#9) [/home/cms/projects/mm705_v3/mm705/mm705.srcs/sources_1/imports/mm705_v3/rtl/mkMLProducer.v:42]
INFO: [Synth 8-638] synthesizing module 'mkReceiver' [/home/cms/projects/mm705_v3/mm705/mm705.srcs/sources_1/imports/mm705_v3/rtl/mkReceiver.v:50]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized3' [/home/cms/projects/mm705_v3/mm705/mm705.srcs/sources_1/imports/Verilog/FIFO2.v:41]
	Parameter width bound to: 134 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized3' (4#9) [/home/cms/projects/mm705_v3/mm705/mm705.srcs/sources_1/imports/Verilog/FIFO2.v:41]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized4' [/home/cms/projects/mm705_v3/mm705/mm705.srcs/sources_1/imports/Verilog/FIFO2.v:41]
	Parameter width bound to: 5 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized4' (4#9) [/home/cms/projects/mm705_v3/mm705/mm705.srcs/sources_1/imports/Verilog/FIFO2.v:41]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/cms/projects/mm705_v3/mm705/mm705.srcs/sources_1/imports/mm705_v3/rtl/mkReceiver.v:345]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/cms/projects/mm705_v3/mm705/mm705.srcs/sources_1/imports/mm705_v3/rtl/mkReceiver.v:416]
INFO: [Synth 8-256] done synthesizing module 'mkReceiver' (5#9) [/home/cms/projects/mm705_v3/mm705/mm705.srcs/sources_1/imports/mm705_v3/rtl/mkReceiver.v:50]
INFO: [Synth 8-638] synthesizing module 'SyncResetA' [/home/cms/projects/mm705_v3/mm705/mm705.srcs/sources_1/imports/Verilog/SyncResetA.v:43]
	Parameter RSTDELAY bound to: 15 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SyncResetA' (6#9) [/home/cms/projects/mm705_v3/mm705/mm705.srcs/sources_1/imports/Verilog/SyncResetA.v:43]
INFO: [Synth 8-638] synthesizing module 'mkSender' [/home/cms/projects/mm705_v3/mm705/mm705.srcs/sources_1/imports/mm705_v3/rtl/mkSender.v:50]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized5' [/home/cms/projects/mm705_v3/mm705/mm705.srcs/sources_1/imports/Verilog/FIFO2.v:41]
	Parameter width bound to: 16 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized5' (6#9) [/home/cms/projects/mm705_v3/mm705/mm705.srcs/sources_1/imports/Verilog/FIFO2.v:41]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/cms/projects/mm705_v3/mm705/mm705.srcs/sources_1/imports/mm705_v3/rtl/mkSender.v:421]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/cms/projects/mm705_v3/mm705/mm705.srcs/sources_1/imports/mm705_v3/rtl/mkSender.v:443]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/cms/projects/mm705_v3/mm705/mm705.srcs/sources_1/imports/mm705_v3/rtl/mkSender.v:506]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/cms/projects/mm705_v3/mm705/mm705.srcs/sources_1/imports/mm705_v3/rtl/mkSender.v:541]
INFO: [Synth 8-256] done synthesizing module 'mkSender' (7#9) [/home/cms/projects/mm705_v3/mm705/mm705.srcs/sources_1/imports/mm705_v3/rtl/mkSender.v:50]
INFO: [Synth 8-256] done synthesizing module 'mkFTop_mm705' (8#9) [/home/cms/projects/mm705_v3/mm705/mm705.srcs/sources_1/imports/mm705_v3/rtl/mkFTop_mm705.v:34]
INFO: [Synth 8-256] done synthesizing module 'fpgaTop' (9#9) [/home/cms/projects/mm705_v3/mm705/mm705.srcs/sources_1/imports/mm705_v3/fpgaTop_mm705.v:5]
finished Rtl Elaboration : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 451.277 ; gain = 338.027
Report Check Netlist: 
-----+-----------------+------+--------+------+-----------------
     |Item             |Errors|Warnings|Status|Description      
-----+-----------------+------+--------+------+-----------------
1    |multi_driven_nets|     0|       0|Passed|Multi driven nets
-----+-----------------+------+--------+------+-----------------
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from /opt/Xilinx/14.3/ISE_DS/PlanAhead/data/parts/xilinx/kintex7/kintex7/xc7k325t/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/14.3/ISE_DS/PlanAhead/data/parts/xilinx/kintex7/kintex7/xc7k325t/ClockBuffers.xml
Loading clock placement rules from /opt/Xilinx/14.3/ISE_DS/PlanAhead/data/parts/xilinx/kintex7/ClockPlacerRules.xml
Loading package pin functions from /opt/Xilinx/14.3/ISE_DS/PlanAhead/data/parts/xilinx/kintex7/PinFunctions.xml...
Loading package from /opt/Xilinx/14.3/ISE_DS/PlanAhead/data/parts/xilinx/kintex7/kintex7/xc7k325t/ffg900/Package.xml
Loading io standards from /opt/Xilinx/14.3/ISE_DS/PlanAhead/data/./parts/xilinx/kintex7/IOStandards.xml
Loading device configuration modes from /opt/Xilinx/14.3/ISE_DS/PlanAhead/data/parts/xilinx/kintex7/ConfigModes.xml
Loading list of drcs for the architecture : /opt/Xilinx/14.3/ISE_DS/PlanAhead/data/./parts/xilinx/kintex7/drc.xml

Processing XDC Constraints
Parsing XDC File [/home/cms/projects/mm705_v3/mm705/mm705.srcs/constrs_1/imports/mm705_v3/kc705.xdc]
Finished Parsing XDC File [/home/cms/projects/mm705_v3/mm705/mm705.srcs/constrs_1/imports/mm705_v3/kc705.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IBUFGDS => IBUFDS: 1 instances

Phase 0 | Netlist Checksum: 386e0986
Using Xilinx IP in: /opt/Xilinx/14.3/ISE_DS/ISE/coregen/ip/xilinx/primary/com/xilinx/ip
starting synthesize : Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 563.496 ; gain = 450.246
INFO: [Synth 8-638] synthesizing module 'fpgaTop' [/home/cms/projects/mm705_v3/mm705/mm705.srcs/sources_1/imports/mm705_v3/fpgaTop_mm705.v:5]
INFO: [Synth 8-638] synthesizing module 'IBUFGDS' [/opt/Xilinx/14.3/ISE_DS/PlanAhead/scripts/rt/data/unisim_comp.v:11172]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUFGDS' (1#9) [/opt/Xilinx/14.3/ISE_DS/PlanAhead/scripts/rt/data/unisim_comp.v:11172]
INFO: [Synth 8-638] synthesizing module 'mkFTop_mm705' [/home/cms/projects/mm705_v3/mm705/mm705.srcs/sources_1/imports/mm705_v3/rtl/mkFTop_mm705.v:34]
INFO: [Synth 8-638] synthesizing module 'mkMLConsumer' [/home/cms/projects/mm705_v3/mm705/mm705.srcs/sources_1/imports/mm705_v3/rtl/mkMLConsumer.v:49]
INFO: [Synth 8-638] synthesizing module 'FIFO2' [/home/cms/projects/mm705_v3/mm705/mm705.srcs/sources_1/imports/Verilog/FIFO2.v:41]
	Parameter width bound to: 128 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2' (2#9) [/home/cms/projects/mm705_v3/mm705/mm705.srcs/sources_1/imports/Verilog/FIFO2.v:41]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized0' [/home/cms/projects/mm705_v3/mm705/mm705.srcs/sources_1/imports/Verilog/FIFO2.v:41]
	Parameter width bound to: 129 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized0' (2#9) [/home/cms/projects/mm705_v3/mm705/mm705.srcs/sources_1/imports/Verilog/FIFO2.v:41]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized1' [/home/cms/projects/mm705_v3/mm705/mm705.srcs/sources_1/imports/Verilog/FIFO2.v:41]
	Parameter width bound to: 40 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized1' (2#9) [/home/cms/projects/mm705_v3/mm705/mm705.srcs/sources_1/imports/Verilog/FIFO2.v:41]
INFO: [Synth 8-256] done synthesizing module 'mkMLConsumer' (3#9) [/home/cms/projects/mm705_v3/mm705/mm705.srcs/sources_1/imports/mm705_v3/rtl/mkMLConsumer.v:49]
INFO: [Synth 8-638] synthesizing module 'mkMLProducer' [/home/cms/projects/mm705_v3/mm705/mm705.srcs/sources_1/imports/mm705_v3/rtl/mkMLProducer.v:42]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized2' [/home/cms/projects/mm705_v3/mm705/mm705.srcs/sources_1/imports/Verilog/FIFO2.v:41]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized2' (3#9) [/home/cms/projects/mm705_v3/mm705/mm705.srcs/sources_1/imports/Verilog/FIFO2.v:41]
INFO: [Synth 8-256] done synthesizing module 'mkMLProducer' (4#9) [/home/cms/projects/mm705_v3/mm705/mm705.srcs/sources_1/imports/mm705_v3/rtl/mkMLProducer.v:42]
INFO: [Synth 8-638] synthesizing module 'mkReceiver' [/home/cms/projects/mm705_v3/mm705/mm705.srcs/sources_1/imports/mm705_v3/rtl/mkReceiver.v:50]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized3' [/home/cms/projects/mm705_v3/mm705/mm705.srcs/sources_1/imports/Verilog/FIFO2.v:41]
	Parameter width bound to: 134 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized3' (4#9) [/home/cms/projects/mm705_v3/mm705/mm705.srcs/sources_1/imports/Verilog/FIFO2.v:41]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized4' [/home/cms/projects/mm705_v3/mm705/mm705.srcs/sources_1/imports/Verilog/FIFO2.v:41]
	Parameter width bound to: 5 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized4' (4#9) [/home/cms/projects/mm705_v3/mm705/mm705.srcs/sources_1/imports/Verilog/FIFO2.v:41]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/cms/projects/mm705_v3/mm705/mm705.srcs/sources_1/imports/mm705_v3/rtl/mkReceiver.v:345]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/cms/projects/mm705_v3/mm705/mm705.srcs/sources_1/imports/mm705_v3/rtl/mkReceiver.v:416]
INFO: [Synth 8-256] done synthesizing module 'mkReceiver' (5#9) [/home/cms/projects/mm705_v3/mm705/mm705.srcs/sources_1/imports/mm705_v3/rtl/mkReceiver.v:50]
INFO: [Synth 8-638] synthesizing module 'SyncResetA' [/home/cms/projects/mm705_v3/mm705/mm705.srcs/sources_1/imports/Verilog/SyncResetA.v:43]
	Parameter RSTDELAY bound to: 15 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SyncResetA' (6#9) [/home/cms/projects/mm705_v3/mm705/mm705.srcs/sources_1/imports/Verilog/SyncResetA.v:43]
INFO: [Synth 8-638] synthesizing module 'mkSender' [/home/cms/projects/mm705_v3/mm705/mm705.srcs/sources_1/imports/mm705_v3/rtl/mkSender.v:50]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized5' [/home/cms/projects/mm705_v3/mm705/mm705.srcs/sources_1/imports/Verilog/FIFO2.v:41]
	Parameter width bound to: 16 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized5' (6#9) [/home/cms/projects/mm705_v3/mm705/mm705.srcs/sources_1/imports/Verilog/FIFO2.v:41]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/cms/projects/mm705_v3/mm705/mm705.srcs/sources_1/imports/mm705_v3/rtl/mkSender.v:421]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/cms/projects/mm705_v3/mm705/mm705.srcs/sources_1/imports/mm705_v3/rtl/mkSender.v:443]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/cms/projects/mm705_v3/mm705/mm705.srcs/sources_1/imports/mm705_v3/rtl/mkSender.v:506]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/cms/projects/mm705_v3/mm705/mm705.srcs/sources_1/imports/mm705_v3/rtl/mkSender.v:541]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/cms/projects/mm705_v3/mm705/mm705.srcs/sources_1/imports/mm705_v3/rtl/mkSender.v:506]
INFO: [Synth 8-256] done synthesizing module 'mkSender' (7#9) [/home/cms/projects/mm705_v3/mm705/mm705.srcs/sources_1/imports/mm705_v3/rtl/mkSender.v:50]
INFO: [Synth 8-256] done synthesizing module 'mkFTop_mm705' (8#9) [/home/cms/projects/mm705_v3/mm705/mm705.srcs/sources_1/imports/mm705_v3/rtl/mkFTop_mm705.v:34]
INFO: [Synth 8-256] done synthesizing module 'fpgaTop' (9#9) [/home/cms/projects/mm705_v3/mm705/mm705.srcs/sources_1/imports/mm705_v3/fpgaTop_mm705.v:5]
finished synthesize : Time (s): cpu = 00:01:00 ; elapsed = 00:01:01 . Memory (MB): peak = 668.473 ; gain = 555.223

---------------------------------------------------------------------------------
Applying 'set_property' XDC Constraints...
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:00 ; elapsed = 00:01:01 . Memory (MB): peak = 668.473 ; gain = 555.223
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tffg900-1
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB8 0 RAMB16 0 RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:08 ; elapsed = 00:01:09 . Memory (MB): peak = 668.473 ; gain = 555.223
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 9     
	   2 Input     16 Bit       Adders := 8     
	   2 Input      8 Bit       Adders := 70    
	   4 Input      6 Bit       Adders := 2     
	   3 Input      6 Bit       Adders := 4     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	              256 Bit    Registers := 2     
	              192 Bit    Registers := 1     
	              134 Bit    Registers := 4     
	              129 Bit    Registers := 12    
	              128 Bit    Registers := 6     
	               80 Bit    Registers := 1     
	               40 Bit    Registers := 4     
	               33 Bit    Registers := 3     
	               32 Bit    Registers := 12    
	               16 Bit    Registers := 9     
	                8 Bit    Registers := 8     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 45    
+---Muxes : 
	   2 Input    129 Bit        Muxes := 3     
	   4 Input    128 Bit        Muxes := 1     
	   3 Input    128 Bit        Muxes := 2     
	   2 Input    128 Bit        Muxes := 2     
	   2 Input     33 Bit        Muxes := 3     
	   3 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 7     
	   2 Input     16 Bit        Muxes := 3     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 54    
	   2 Input      6 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   6 Input      5 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 59    

---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3332] Sequential element (\incorrect_reg[31] ) is unused and will be removed from module reg__12.
INFO: [Synth 8-3332] Sequential element (\incorrect_reg[30] ) is unused and will be removed from module reg__12.
INFO: [Synth 8-3332] Sequential element (\incorrect_reg[29] ) is unused and will be removed from module reg__12.
INFO: [Synth 8-3332] Sequential element (\incorrect_reg[28] ) is unused and will be removed from module reg__12.
INFO: [Synth 8-3332] Sequential element (\incorrect_reg[27] ) is unused and will be removed from module reg__12.
INFO: [Synth 8-3332] Sequential element (\incorrect_reg[26] ) is unused and will be removed from module reg__12.
INFO: [Synth 8-3332] Sequential element (\incorrect_reg[25] ) is unused and will be removed from module reg__12.
INFO: [Synth 8-3332] Sequential element (\incorrect_reg[24] ) is unused and will be removed from module reg__12.
INFO: [Synth 8-3332] Sequential element (\incorrect_reg[23] ) is unused and will be removed from module reg__12.
INFO: [Synth 8-3332] Sequential element (\incorrect_reg[22] ) is unused and will be removed from module reg__12.
INFO: [Synth 8-3332] Sequential element (\incorrect_reg[21] ) is unused and will be removed from module reg__12.
INFO: [Synth 8-3332] Sequential element (\incorrect_reg[20] ) is unused and will be removed from module reg__12.
INFO: [Synth 8-3332] Sequential element (\incorrect_reg[19] ) is unused and will be removed from module reg__12.
INFO: [Synth 8-3332] Sequential element (\incorrect_reg[18] ) is unused and will be removed from module reg__12.
INFO: [Synth 8-3332] Sequential element (\incorrect_reg[17] ) is unused and will be removed from module reg__12.
INFO: [Synth 8-3332] Sequential element (\incorrect_reg[16] ) is unused and will be removed from module reg__12.
INFO: [Synth 8-3332] Sequential element (\incorrect_reg[15] ) is unused and will be removed from module reg__12.
INFO: [Synth 8-3332] Sequential element (\incorrect_reg[14] ) is unused and will be removed from module reg__12.
INFO: [Synth 8-3332] Sequential element (\incorrect_reg[13] ) is unused and will be removed from module reg__12.
INFO: [Synth 8-3332] Sequential element (\incorrect_reg[12] ) is unused and will be removed from module reg__12.
INFO: [Synth 8-3332] Sequential element (\incorrect_reg[11] ) is unused and will be removed from module reg__12.
INFO: [Synth 8-3332] Sequential element (\incorrect_reg[10] ) is unused and will be removed from module reg__12.
INFO: [Synth 8-3332] Sequential element (\incorrect_reg[9] ) is unused and will be removed from module reg__12.
INFO: [Synth 8-3332] Sequential element (\incorrect_reg[8] ) is unused and will be removed from module reg__12.
INFO: [Synth 8-3332] Sequential element (\incorrect_reg[7] ) is unused and will be removed from module reg__12.
INFO: [Synth 8-3332] Sequential element (\incorrect_reg[6] ) is unused and will be removed from module reg__12.
INFO: [Synth 8-3332] Sequential element (\incorrect_reg[5] ) is unused and will be removed from module reg__12.
INFO: [Synth 8-3332] Sequential element (\incorrect_reg[4] ) is unused and will be removed from module reg__12.
INFO: [Synth 8-3332] Sequential element (\incorrectMeta_reg[4] ) is unused and will be removed from module counter.
INFO: [Synth 8-3332] Sequential element (\incorrectMeta_reg[5] ) is unused and will be removed from module counter.
INFO: [Synth 8-3332] Sequential element (\incorrectMeta_reg[6] ) is unused and will be removed from module counter.
INFO: [Synth 8-3332] Sequential element (\incorrectMeta_reg[7] ) is unused and will be removed from module counter.
INFO: [Synth 8-3332] Sequential element (\incorrectMeta_reg[8] ) is unused and will be removed from module counter.
INFO: [Synth 8-3332] Sequential element (\incorrectMeta_reg[9] ) is unused and will be removed from module counter.
INFO: [Synth 8-3332] Sequential element (\incorrectMeta_reg[10] ) is unused and will be removed from module counter.
INFO: [Synth 8-3332] Sequential element (\incorrectMeta_reg[11] ) is unused and will be removed from module counter.
INFO: [Synth 8-3332] Sequential element (\incorrectMeta_reg[12] ) is unused and will be removed from module counter.
INFO: [Synth 8-3332] Sequential element (\incorrectMeta_reg[13] ) is unused and will be removed from module counter.
INFO: [Synth 8-3332] Sequential element (\incorrectMeta_reg[14] ) is unused and will be removed from module counter.
INFO: [Synth 8-3332] Sequential element (\incorrectMeta_reg[15] ) is unused and will be removed from module counter.
INFO: [Synth 8-3332] Sequential element (\incorrectMeta_reg[16] ) is unused and will be removed from module counter.
INFO: [Synth 8-3332] Sequential element (\incorrectMeta_reg[17] ) is unused and will be removed from module counter.
INFO: [Synth 8-3332] Sequential element (\incorrectMeta_reg[18] ) is unused and will be removed from module counter.
INFO: [Synth 8-3332] Sequential element (\incorrectMeta_reg[19] ) is unused and will be removed from module counter.
INFO: [Synth 8-3332] Sequential element (\incorrectMeta_reg[20] ) is unused and will be removed from module counter.
INFO: [Synth 8-3332] Sequential element (\incorrectMeta_reg[21] ) is unused and will be removed from module counter.
INFO: [Synth 8-3332] Sequential element (\incorrectMeta_reg[22] ) is unused and will be removed from module counter.
INFO: [Synth 8-3332] Sequential element (\incorrectMeta_reg[23] ) is unused and will be removed from module counter.
INFO: [Synth 8-3332] Sequential element (\incorrectMeta_reg[24] ) is unused and will be removed from module counter.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_limit to change the current settings.
INFO: [Synth 8-3332] Sequential element (\incorrectMeta_reg[25] ) is unused and will be removed from module counter.
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:01:09 ; elapsed = 00:01:10 . Memory (MB): peak = 668.473 ; gain = 555.223
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ftop/producer1 /\lfsr_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ftop/producer1 /\lfsr_r_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ftop/producer1 /dataInitVal_reg_inferred/\dataInitVal_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ftop/producer1 /dataInitVal_reg_inferred/\dataInitVal_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ftop/producer1 /dataInitVal_reg_inferred/\dataInitVal_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ftop/producer1 /dataInitVal_reg_inferred/\dataInitVal_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ftop/producer1 /dataInitVal_reg_inferred/\dataInitVal_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ftop/producer1 /dataInitVal_reg_inferred/\dataInitVal_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ftop/producer1 /dataInitVal_reg_inferred/\dataInitVal_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ftop/producer1 /dataInitVal_reg_inferred/\dataInitVal_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ftop/producer1 /\lengthR_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ftop/sender /\fh_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ftop/sender /\mh_reg[93] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ftop/producer2 /\lfsr_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ftop/producer2 /\lfsr_r_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ftop/producer2 /\lengthR_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ftop/producer2 /dataInitVal_reg_inferred/\dataInitVal_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ftop/producer2 /dataInitVal_reg_inferred/\dataInitVal_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ftop/producer2 /dataInitVal_reg_inferred/\dataInitVal_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ftop/producer2 /dataInitVal_reg_inferred/\dataInitVal_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ftop/producer2 /dataInitVal_reg_inferred/\dataInitVal_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ftop/producer2 /dataInitVal_reg_inferred/\dataInitVal_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ftop/producer2 /dataInitVal_reg_inferred/\dataInitVal_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ftop/producer2 /dataInitVal_reg_inferred/\dataInitVal_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ftop/producer1 /\nextLengthF/data1_reg_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ftop/producer2 /\nextLengthF/data1_reg_reg[24] )
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:01:20 ; elapsed = 00:01:22 . Memory (MB): peak = 676.508 ; gain = 563.258
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:20 ; elapsed = 00:01:22 . Memory (MB): peak = 676.508 ; gain = 563.258
---------------------------------------------------------------------------------

info: (0) optimizing '\ftop/sender /\byteShifter_vec_reg[208] /D' (path group default) @ -1673.0ps(1/1) (0 secs)
info: start optimizing equally critical endpoints ...
info: done optimizing (1) equally critical endpoints.
info: done optimizing path group default
info: start optimizing sub-critical range ...
info: done optimizing sub-critical range for path group default.
info: done optimizing sub-critical range.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:25 ; elapsed = 00:01:27 . Memory (MB): peak = 676.508 ; gain = 563.258
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ftop/producer1/nextLengthF/data0_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ftop/producer1/nextLengthF/data0_reg_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ftop/producer1/nextLengthF/data0_reg_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ftop/producer1/nextLengthF/data0_reg_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ftop/producer1/nextLengthF/data0_reg_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ftop/producer1/nextLengthF/data0_reg_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ftop/producer1/nextLengthF/data0_reg_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ftop/producer1/nextLengthF/data0_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ftop/producer1/nextLengthF/data0_reg_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ftop/producer1/nextLengthF/data0_reg_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ftop/producer1/nextLengthF/data0_reg_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ftop/producer1/nextLengthF/data0_reg_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ftop/producer1/nextLengthF/data0_reg_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ftop/producer1/nextLengthF/data0_reg_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ftop/producer1/nextLengthF/data0_reg_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ftop/producer1/nextLengthF/data0_reg_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ftop/producer1/nextLengthF/data0_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ftop/producer1/nextLengthF/data0_reg_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ftop/producer1/nextLengthF/data0_reg_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ftop/producer1/nextLengthF/data0_reg_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ftop/producer1/nextLengthF/data0_reg_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ftop/producer1/nextLengthF/data0_reg_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ftop/producer1/nextLengthF/data0_reg_reg[29] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_limit to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ftop/producer1/nextLengthF/data0_reg_reg[14] )
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:41 ; elapsed = 00:01:43 . Memory (MB): peak = 768.195 ; gain = 654.945
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Final Netlist Cleanup
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:42 ; elapsed = 00:01:45 . Memory (MB): peak = 768.195 ; gain = 654.945
---------------------------------------------------------------------------------

Report Check Netlist: 
-----+-----------------+------+--------+------+-----------------
     |Item             |Errors|Warnings|Status|Description      
-----+-----------------+------+--------+------+-----------------
1    |multi_driven_nets|     0|       0|Passed|Multi driven nets
-----+-----------------+------+--------+------+-----------------

---------------------------------------------------------------------------------
Start renaming generated instances
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:43 ; elapsed = 00:01:45 . Memory (MB): peak = 768.195 ; gain = 654.945
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Writing Synthesis Report
---------------------------------------------------------------------------------
Report BlackBoxes: 
-----+-------------+---------
     |BlackBox name|Instances
-----+-------------+---------
-----+-------------+---------
Report Cell Usage: 
-----+-------+-----
     |Cell   |Count
-----+-------+-----
1    |BUFG   |    1
2    |CARRY4 |   81
3    |LUT1   |  236
4    |LUT2   |  504
5    |LUT3   |  512
6    |LUT4   |  531
7    |LUT5   | 1094
8    |LUT6   | 3499
9    |MUXCY_L|    5
10   |XORCY  |   10
11   |FD     | 1474
12   |FDC    |   16
13   |FDE    | 1320
14   |FDR    |  570
15   |FDRE   |  479
16   |FDS    |    2
17   |FDSE   |  114
18   |IBUF   |    1
19   |IBUFGDS|    1
20   |OBUF   |    8
-----+-------+-----
Report Instance Areas: 
-----+----------------------+-----------------------+-----
     |Instance              |Module                 |Cells
-----+----------------------+-----------------------+-----
1    |top                   |                       |10458
2    |  ftop                |mkFTop_mm705           |10447
3    |    producer2         |mkMLProducer           |  983
4    |      mesgEgressF     |FIFO2__parameterized0_8|  602
5    |      nextLengthF     |FIFO2__parameterized2_9|   30
6    |    consumer          |mkMLConsumer           | 2090
7    |      dataIngressRcvF |FIFO2                  |  465
8    |      mesgIngressRcvF |FIFO2__parameterized0_4|  398
9    |      dataIngressExpF |FIFO2_5                |  393
10   |      mesgIngressExpF |FIFO2__parameterized0_6|  398
11   |      metaIngressRcvF |FIFO2__parameterized1  |  166
12   |      metaIngressExpF |FIFO2__parameterized1_7|  146
13   |    sender            |mkSender               | 3417
14   |      mesgIngressF    |FIFO2__parameterized0_2|  544
15   |      datagramEgressF |FIFO2__parameterized3_3|  636
16   |      fcF             |FIFO2__parameterized5  | 1528
17   |    rstndb            |SyncResetA             |   17
18   |    receiver          |mkReceiver             | 2899
19   |      datagramIngressF|FIFO2__parameterized3  | 1106
20   |      nbValF          |FIFO2__parameterized4  |  365
21   |      mesgEgressF     |FIFO2__parameterized0_1| 1092
22   |    producer1         |mkMLProducer_0         |  962
23   |      mesgEgressF     |FIFO2__parameterized0  |  556
24   |      nextLengthF     |FIFO2__parameterized2  |   55
-----+----------------------+-----------------------+-----
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:43 ; elapsed = 00:01:45 . Memory (MB): peak = 768.195 ; gain = 654.945
---------------------------------------------------------------------------------

Synthesis Optimization Complete: Time (s): cpu = 00:01:41 ; elapsed = 00:01:43 . Memory (MB): peak = 768.195 ; gain = 614.535
INFO: [Netlist 29-17] Analyzing 3388 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3393 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 10 instances
  FD => FDCE: 1474 instances
  FDC => FDCE: 16 instances
  FDE => FDCE: 1320 instances
  FDR => FDRE: 570 instances
  FDS => FDSE: 2 instances
  IBUFGDS => IBUFDS: 1 instances

Phase 0 | Netlist Checksum: cd97e4f8
INFO: [Common 17-83] Releasing license: Synthesis
synth_design: Time (s): cpu = 00:01:46 ; elapsed = 00:01:48 . Memory (MB): peak = 793.227 ; gain = 639.566
# write_checkpoint fpgaTop.dcp
# report_utilization -file fpgaTop_utilization_synth.rpt
report_utilization: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 793.227 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Nov  8 15:30:36 2012...
