INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MTech 1St sem Materials/Analog IC Design/FPGA/t flipflop/t flipflop.srcs/sources_1/new/t ff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tff
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/MTech 1St sem Materials/Analog IC Design/FPGA/t flipflop/t flipflop.srcs/sources_1/new/t ff.v:29]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/MTech 1St sem Materials/Analog IC Design/FPGA/t flipflop/t flipflop.srcs/sources_1/new/t ff.v:34]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/MTech 1St sem Materials/Analog IC Design/FPGA/t flipflop/t flipflop.srcs/sources_1/new/t ff.v:35]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MTech 1St sem Materials/Analog IC Design/FPGA/t flipflop/t flipflop.srcs/sources_1/new/t_ff tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module t_fftb
