Calhoun, B. H. and Chandrakasan, A. P. 2004. Standby power reduction using dynamic voltage scaling and canary flip-flop. IEEE J. Solid-State Circ. 39, 9, 1504--1511.
Das, S., Roberts, D., Lee, S., Pant, S., Blaauw, D., Austin, T., Flautner, K., and Mudge, T. 2006. A self-tuning DVS processor using delay-error detection and correction. IEEE J. Solid-State Circ. 41, 4, 792--804.
Das, S., Tokunaga, C., Pant, S., Ma, W.-H., Kalaiselvan, S., Lai, K., Bull, D. M., and Blaauw, D. T. 2009. RazorII: In situ error detection and correction for PVT and SER tolerance. IEEE J. Solid- State Circ. 44, 1, 32--48.
Hyung-Ock, K. and Shin, Y. 2005. Power-Aware slack distribution for hierarchical VLSI design. In Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS'05). 4150--4153.
Hamid Mahmoodi , Vishy Tirumalashetty , Matthew Cooke , Kaushik Roy, Ultra low-power clocking scheme using energy recovery and clock gating, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.17 n.1, p.33-44, January 2009[doi>10.1109/TVLSI.2008.2008453]
Nakai, M., Akui, S., Seno, K., Meguro, T., Seki, T., Kondo, T., Hashiguchi, A., Kawahara, H., Kumano, K., and Shimura, M. 2005. Dynamic voltage and frequency management for a low-power embedded microprocessor. IEEE J. Solid-State Circ. 40, 1, 28--35.
Nomura, M., Ikenaga, Y., Takeda, K., Nakazawa, Y., Aimoto, Y., and Hagihara, Y. 2006. Delay and power monitoring schemes for minimizing power consumption by means of supply and threshold voltage control in active and standby modes. IEEE J. Solid-State Circ. 41, 4, 805--814.
Rajeev R. Rao , David Blaauw , Dennis Sylvester, Soft error reduction in combinational logic using gate resizing and flipflop selection, Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design, November 05-09, 2006, San Jose, California[doi>10.1145/1233501.1233603]
Yu-Shih Su , Po-Hsien Chang , Shih-Chieh Chang , Tingting Hwang, Synthesis of a novel timing-error detection architecture, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.13 n.1, p.1-14, January 2008[doi>10.1145/1297666.1297680]
Xiang Qiu , Yuchun Ma , Xiangqing He , Xianlong Hong, IPOSA: A Novel Slack Distribution Algorithm for Interconnect Power Optimization, Proceedings of the 9th international symposium on Quality Electronic Design, p.873-876, March 17-19, 2008
