
*** Running vivado
    with args -log IntMatMulCore.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source IntMatMulCore.tcl -notrace


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source IntMatMulCore.tcl -notrace
Command: link_design -top IntMatMulCore -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 625.484 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 19 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
CRITICAL WARNING: [Project 1-560] Could not resolve non-primitive black box cell 'dpram1024x16' instantiated as 'InputBufferA'. 2 instances of this cell are unresolved black boxes. [C:/Users/17073/Desktop/FPGA/IntMatMulCore/IntMatMulCore/IntMatMulCore.srcs/sources_1/new/IntMatMulCore.vhd:66]
CRITICAL WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'dpram1024x64' instantiated as 'OutputBufferC' [C:/Users/17073/Desktop/FPGA/IntMatMulCore/IntMatMulCore/IntMatMulCore.srcs/sources_1/new/IntMatMulCore.vhd:90]
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 704.852 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

6 Infos, 0 Warnings, 2 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 704.852 ; gain = 371.957
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
ERROR: [DRC INBB-3] Black Box Instances: Cell 'InputBufferA' of type 'dpram1024x16' has undefined contents and is considered a black box.  The contents of this cell must be defined for opt_design to complete successfully.
ERROR: [DRC INBB-3] Black Box Instances: Cell 'InputBufferB' of type 'dpram1024x16' has undefined contents and is considered a black box.  The contents of this cell must be defined for opt_design to complete successfully.
ERROR: [DRC INBB-3] Black Box Instances: Cell 'OutputBufferC' of type 'dpram1024x64' has undefined contents and is considered a black box.  The contents of this cell must be defined for opt_design to complete successfully.
INFO: [Project 1-461] DRC finished with 3 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.
ERROR: [Vivado_Tcl 4-78] Error(s) found during DRC. Opt_design not run.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 756.078 ; gain = 51.152
INFO: [Common 17-83] Releasing license: Implementation
11 Infos, 0 Warnings, 2 Critical Warnings and 4 Errors encountered.
opt_design failed
ERROR: [Common 17-39] 'opt_design' failed due to earlier errors.

INFO: [Common 17-206] Exiting Vivado at Sun Dec  8 16:01:49 2019...
