// 4 bit counter
module counter(input clk, rst, output reg [3:0] count);
  always @(posedge clk)
    begin
      if(rst)
        count = 4'b0;
      else
        count=count+1;
    end
endmodule
