<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN"
  "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">


<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
    
    <title>Global variables &mdash; Tutorial: Creating an LLVM Backend for the Cpu0 Architecture</title>
    
    <link rel="stylesheet" href="_static/haiku.css" type="text/css" />
    <link rel="stylesheet" href="_static/pygments.css" type="text/css" />
    
    <script type="text/javascript">
      var DOCUMENTATION_OPTIONS = {
        URL_ROOT:    './',
        VERSION:     '3.7.0',
        COLLAPSE_INDEX: false,
        FILE_SUFFIX: '.html',
        HAS_SOURCE:  true
      };
    </script>
    <script type="text/javascript" src="_static/jquery.js"></script>
    <script type="text/javascript" src="_static/underscore.js"></script>
    <script type="text/javascript" src="_static/doctools.js"></script>
    <script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js?config=TeX-AMS-MML_HTMLorMML"></script>
    <link rel="author" title="About these documents" href="about.html" />
    <link rel="top" title="Tutorial: Creating an LLVM Backend for the Cpu0 Architecture" href="index.html" />
    <link rel="next" title="Other data type" href="othertype.html" />
    <link rel="prev" title="Generating object files" href="genobj.html" /> 
  </head>
  <body>
      <div class="header"><h1 class="heading"><a href="index.html">
          <span>Tutorial: Creating an LLVM Backend for the Cpu0 Architecture</span></a></h1>
        <h2 class="heading"><span>Global variables</span></h2>
      </div>
      <div class="topnav">
      
        <p>
        «&#160;&#160;<a href="genobj.html">Generating object files</a>
        &#160;&#160;::&#160;&#160;
        <a class="uplink" href="index.html">Contents</a>
        &#160;&#160;::&#160;&#160;
        <a href="othertype.html">Other data type</a>&#160;&#160;»
        </p>

      </div>
      <div class="content">
        
        
  <div class="section" id="global-variables">
<span id="sec-globalvars"></span><h1>Global variables<a class="headerlink" href="#global-variables" title="Permalink to this headline">¶</a></h1>
<div class="contents local topic" id="contents">
<ul class="simple">
<li><a class="reference internal" href="#cpu0-global-variable-options" id="id9">Cpu0 global variable options</a></li>
<li><a class="reference internal" href="#static-mode" id="id10">Static mode</a><ul>
<li><a class="reference internal" href="#data-or-bss" id="id11">data or bss</a></li>
<li><a class="reference internal" href="#sdata-or-sbss" id="id12">sdata or sbss</a></li>
</ul>
</li>
<li><a class="reference internal" href="#pic-mode" id="id13">pic mode</a><ul>
<li><a class="reference internal" href="#id2" id="id14">sdata or sbss</a></li>
<li><a class="reference internal" href="#id4" id="id15">data or bss</a></li>
</ul>
</li>
<li><a class="reference internal" href="#global-variable-print-support" id="id16">Global variable print support</a></li>
<li><a class="reference internal" href="#summary" id="id17">Summary</a></li>
</ul>
</div>
<p>In the last three chapters, we only access the local variables.
This chapter deals global variable access translation.</p>
<p>The global variable DAG translation is very different from the previous DAG
translations until now we have.
It creates IR DAG nodes at run time in backend C++ code according the
<tt class="docutils literal"><span class="pre">llc</span> <span class="pre">-relocation-model</span></tt> option while the others of DAG just do IR DAG to
Machine DAG translation directly according the input file of IR DAGs (except
the Pseudo instruction RetLR used in Chapter3_4).
Readers should focus on how to add code for creating DAG nodes at run time and
how to define the pattern match in td for the run time created DAG nodes.
In addition, the machine instruction printing function for global variable
related assembly directive (macro) should be cared if your backend has it.</p>
<p>Chapter6_1/ supports the global variable, let&#8217;s compile ch6_1.cpp with this version
first, then explain the code changes after that.</p>
<p class="rubric">lbdex/input/ch6_1.cpp</p>
<div class="highlight-c++"><div class="highlight"><pre><span class="kt">int</span> <span class="n">gStart</span> <span class="o">=</span> <span class="mi">3</span><span class="p">;</span>
<span class="kt">int</span> <span class="n">gI</span> <span class="o">=</span> <span class="mi">100</span><span class="p">;</span>
<span class="kt">int</span> <span class="nf">test_global</span><span class="p">()</span>
<span class="p">{</span>
  <span class="kt">int</span> <span class="n">c</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

  <span class="n">c</span> <span class="o">=</span> <span class="n">gI</span><span class="p">;</span>

  <span class="k">return</span> <span class="n">c</span><span class="p">;</span>
<span class="p">}</span>
</pre></div>
</div>
<div class="highlight-bash"><div class="highlight"><pre>118-165-78-166:input Jonathan<span class="nv">$ </span>llvm-dis ch6_1.bc -o -
...
@gStart <span class="o">=</span> global i32 2, align 4
@gI <span class="o">=</span> global i32 100, align 4

define i32 @_Z3funv<span class="o">()</span> nounwind uwtable ssp <span class="o">{</span>
  %1 <span class="o">=</span> alloca i32, align 4
  %c <span class="o">=</span> alloca i32, align 4
  store i32 0, i32* %1
  store i32 0, i32* %c, align 4
  %2 <span class="o">=</span> load i32* @gI, align 4
  store i32 %2, i32* %c, align 4
  %3 <span class="o">=</span> load i32* %c, align 4
  ret i32 %3
<span class="o">}</span>
</pre></div>
</div>
<div class="section" id="cpu0-global-variable-options">
<h2><a class="toc-backref" href="#id9">Cpu0 global variable options</a><a class="headerlink" href="#cpu0-global-variable-options" title="Permalink to this headline">¶</a></h2>
<p>Just like Mips, Cpu0 supports both static and pic mode.
There are two different layout of global variables for static mode which
controlled by option cpu0-use-small-section.
Chapter6_1/ supports the global variable translation.
Let&#8217;s run Chapter6_1/ with ch6_1.cpp via four different options
<tt class="docutils literal"><span class="pre">llc</span>&nbsp; <span class="pre">-relocation-model=static</span> <span class="pre">-cpu0-use-small-section=false</span></tt>,
<tt class="docutils literal"><span class="pre">llc</span>&nbsp; <span class="pre">-relocation-model=static</span> <span class="pre">-cpu0-use-small-section=true</span></tt>,
<tt class="docutils literal"><span class="pre">llc</span>&nbsp; <span class="pre">-relocation-model=pic</span> <span class="pre">-cpu0-use-small-section=false</span></tt> and
<tt class="docutils literal"><span class="pre">llc</span>&nbsp; <span class="pre">-relocation-model=pic</span> <span class="pre">-cpu0-use-small-section=false</span></tt> to tracing the
DAGs and Cpu0 instructions.</p>
<div class="highlight-bash"><div class="highlight"><pre>118-165-78-166:input Jonathan<span class="nv">$ </span>clang -target mips-unknown-linux-gnu -c
ch6_1.cpp -emit-llvm -o ch6_1.bc
118-165-78-166:input Jonathan<span class="nv">$ </span>/Users/Jonathan/llvm/test/cmake_debug_build/
Debug/bin/llc -march<span class="o">=</span>cpu0 -relocation-model<span class="o">=</span>static -cpu0-use-small-section<span class="o">=</span><span class="nb">false</span>
-filetype<span class="o">=</span>asm -debug ch6_1.bc -o -

...
Type-legalized selection DAG: BB#0 <span class="s1">&#39;_Z11test_globalv:&#39;</span>
SelectionDAG has 12 nodes:
  ...
      0x7ffd5902cc10: &lt;multiple use&gt;
    0x7ffd5902cf10: <span class="nv">ch</span> <span class="o">=</span> store 0x7ffd5902cd10, 0x7ffd5902ca10, 0x7ffd5902ce10,
    0x7ffd5902cc10&lt;ST4<span class="o">[</span>%c<span class="o">]</span>&gt; <span class="o">[</span><span class="nv">ORD</span><span class="o">=</span>2<span class="o">]</span> <span class="o">[</span><span class="nv">ID</span><span class="o">=</span>-3<span class="o">]</span>

    0x7ffd5902d010: <span class="nv">i32</span> <span class="o">=</span> GlobalAddress&lt;i32* @gI&gt; 0 <span class="o">[</span><span class="nv">ORD</span><span class="o">=</span>3<span class="o">]</span> <span class="o">[</span><span class="nv">ID</span><span class="o">=</span>-3<span class="o">]</span>

    0x7ffd5902cc10: &lt;multiple use&gt;
  0x7ffd5902d110: i32,ch <span class="o">=</span> load 0x7ffd5902cf10, 0x7ffd5902d010,
  0x7ffd5902cc10&lt;LD4<span class="o">[</span>@gI<span class="o">]</span>&gt; <span class="o">[</span><span class="nv">ORD</span><span class="o">=</span>3<span class="o">]</span> <span class="o">[</span><span class="nv">ID</span><span class="o">=</span>-3<span class="o">]</span>
  ...

Legalized selection DAG: BB#0 <span class="s1">&#39;_Z11test_globalv:&#39;</span>
SelectionDAG has 16 nodes:
  ...
      0x7ffd5902cc10: &lt;multiple use&gt;
    0x7ffd5902cf10: <span class="nv">ch</span> <span class="o">=</span> store 0x7ffd5902cd10, 0x7ffd5902ca10, 0x7ffd5902ce10,
    0x7ffd5902cc10&lt;ST4<span class="o">[</span>%c<span class="o">]</span>&gt; <span class="o">[</span><span class="nv">ORD</span><span class="o">=</span>2<span class="o">]</span> <span class="o">[</span><span class="nv">ID</span><span class="o">=</span>8<span class="o">]</span>

        0x7ffd5902d310: <span class="nv">i32</span> <span class="o">=</span> TargetGlobalAddress&lt;i32* @gI&gt; 0 <span class="o">[</span><span class="nv">TF</span><span class="o">=</span>5<span class="o">]</span>

      0x7ffd5902d710: <span class="nv">i32</span> <span class="o">=</span> Cpu0ISD::Hi 0x7ffd5902d310

        0x7ffd5902d610: <span class="nv">i32</span> <span class="o">=</span> TargetGlobalAddress&lt;i32* @gI&gt; 0 <span class="o">[</span><span class="nv">TF</span><span class="o">=</span>6<span class="o">]</span>

      0x7ffd5902d810: <span class="nv">i32</span> <span class="o">=</span> Cpu0ISD::Lo 0x7ffd5902d610

    0x7ffd5902fe10: <span class="nv">i32</span> <span class="o">=</span> add 0x7ffd5902d710, 0x7ffd5902d810

    0x7ffd5902cc10: &lt;multiple use&gt;
  0x7ffd5902d110: i32,ch <span class="o">=</span> load 0x7ffd5902cf10, 0x7ffd5902fe10,
  0x7ffd5902cc10&lt;LD4<span class="o">[</span>@gI<span class="o">]</span>&gt; <span class="o">[</span><span class="nv">ORD</span><span class="o">=</span>3<span class="o">]</span> <span class="o">[</span><span class="nv">ID</span><span class="o">=</span>9<span class="o">]</span>
  ...
  lui <span class="nv">$2</span>, %hi<span class="o">(</span>gI<span class="o">)</span>
  ori <span class="nv">$2</span>, <span class="nv">$2</span>, %lo<span class="o">(</span>gI<span class="o">)</span>
      ld      <span class="nv">$2</span>, 0<span class="o">(</span><span class="nv">$2</span><span class="o">)</span>
      ...
      .type   gStart,@object          <span class="c"># @gStart</span>
      .data
      .globl  gStart
      .align  2
gStart:
      .4byte  2                       <span class="c"># 0x2</span>
      .size   gStart, 4

      .type   gI,@object              <span class="c"># @gI</span>
      .globl  gI
      .align  2
gI:
      .4byte  100                     <span class="c"># 0x64</span>
      .size   gI, 4
</pre></div>
</div>
<div class="highlight-bash"><div class="highlight"><pre>118-165-78-166:input Jonathan<span class="nv">$ </span>/Users/Jonathan/llvm/test/cmake_debug_build/
Debug/bin/llc -march<span class="o">=</span>cpu0 -relocation-model<span class="o">=</span>static -cpu0-use-small-section<span class="o">=</span><span class="nb">true</span>
-filetype<span class="o">=</span>asm -debug ch6_1.bc -o -

...
Type-legalized selection DAG: BB#0 <span class="s1">&#39;_Z11test_globalv:&#39;</span>
SelectionDAG has 12 nodes:
  ...
      0x7fc5f382cc10: &lt;multiple use&gt;
    0x7fc5f382cf10: <span class="nv">ch</span> <span class="o">=</span> store 0x7fc5f382cd10, 0x7fc5f382ca10, 0x7fc5f382ce10,
    0x7fc5f382cc10&lt;ST4<span class="o">[</span>%c<span class="o">]</span>&gt; <span class="o">[</span><span class="nv">ORD</span><span class="o">=</span>2<span class="o">]</span> <span class="o">[</span><span class="nv">ID</span><span class="o">=</span>-3<span class="o">]</span>

    0x7fc5f382d010: <span class="nv">i32</span> <span class="o">=</span> GlobalAddress&lt;i32* @gI&gt; 0 <span class="o">[</span><span class="nv">ORD</span><span class="o">=</span>3<span class="o">]</span> <span class="o">[</span><span class="nv">ID</span><span class="o">=</span>-3<span class="o">]</span>

    0x7fc5f382cc10: &lt;multiple use&gt;
  0x7fc5f382d110: i32,ch <span class="o">=</span> load 0x7fc5f382cf10, 0x7fc5f382d010,
  0x7fc5f382cc10&lt;LD4<span class="o">[</span>@gI<span class="o">]</span>&gt; <span class="o">[</span><span class="nv">ORD</span><span class="o">=</span>3<span class="o">]</span> <span class="o">[</span><span class="nv">ID</span><span class="o">=</span>-3<span class="o">]</span>
  ...
Legalized selection DAG: BB#0 <span class="s1">&#39;_Z11test_globalv:&#39;</span>
SelectionDAG has 15 nodes:
  ...
      0x7fc5f382cc10: &lt;multiple use&gt;
    0x7fc5f382cf10: <span class="nv">ch</span> <span class="o">=</span> store 0x7fc5f382cd10, 0x7fc5f382ca10, 0x7fc5f382ce10,
    0x7fc5f382cc10&lt;ST4<span class="o">[</span>%c<span class="o">]</span>&gt; <span class="o">[</span><span class="nv">ORD</span><span class="o">=</span>2<span class="o">]</span> <span class="o">[</span><span class="nv">ID</span><span class="o">=</span>8<span class="o">]</span>

      0x7fc5f382d710: <span class="nv">i32</span> <span class="o">=</span> register %GP

        0x7fc5f382d310: <span class="nv">i32</span> <span class="o">=</span> TargetGlobalAddress&lt;i32* @gI&gt; 0 <span class="o">[</span><span class="nv">TF</span><span class="o">=</span>4<span class="o">]</span>

      0x7fc5f382d610: <span class="nv">i32</span> <span class="o">=</span> Cpu0ISD::GPRel 0x7fc5f382d310

    0x7fc5f382d810: <span class="nv">i32</span> <span class="o">=</span> add 0x7fc5f382d710, 0x7fc5f382d610

    0x7fc5f382cc10: &lt;multiple use&gt;
  0x7fc5f382d110: i32,ch <span class="o">=</span> load 0x7fc5f382cf10, 0x7fc5f382d810,
  0x7fc5f382cc10&lt;LD4<span class="o">[</span>@gI<span class="o">]</span>&gt; <span class="o">[</span><span class="nv">ORD</span><span class="o">=</span>3<span class="o">]</span> <span class="o">[</span><span class="nv">ID</span><span class="o">=</span>9<span class="o">]</span>
  ...

      ori     <span class="nv">$2</span>, <span class="nv">$gp</span>, %gp_rel<span class="o">(</span>gI<span class="o">)</span>
      ld      <span class="nv">$2</span>, 0<span class="o">(</span><span class="nv">$2</span><span class="o">)</span>
      ...
      .type   gStart,@object          <span class="c"># @gStart</span>
      .section        .sdata,<span class="s2">&quot;aw&quot;</span>,@progbits
      .globl  gStart
      .align  2
gStart:
      .4byte  2                       <span class="c"># 0x2</span>
      .size   gStart, 4

      .type   gI,@object              <span class="c"># @gI</span>
      .globl  gI
      .align  2
gI:
      .4byte  100                     <span class="c"># 0x64</span>
      .size   gI, 4
</pre></div>
</div>
<div class="highlight-bash"><div class="highlight"><pre>118-165-78-166:input Jonathan<span class="nv">$ </span>/Users/Jonathan/llvm/test/cmake_debug_build/
Debug/bin/llc -march<span class="o">=</span>cpu0 -relocation-model<span class="o">=</span>pic -cpu0-use-small-section<span class="o">=</span><span class="nb">false</span>
-filetype<span class="o">=</span>asm -debug ch6_1.bc -o -

  ...
Type-legalized selection DAG: BB#0 <span class="s1">&#39;_Z11test_globalv:&#39;</span>
SelectionDAG has 11 nodes:
  ...
      0x7fe03c02e010: &lt;multiple use&gt;
    0x7fe03c02e118: <span class="nv">ch</span> <span class="o">=</span> store 0x7fe03b50dee0, 0x7fe03c02de00, 0x7fe03c02df08,
    0x7fe03c02e010&lt;ST4<span class="o">[</span>%c<span class="o">]</span>&gt; <span class="o">[</span><span class="nv">ORD</span><span class="o">=</span>3<span class="o">]</span> <span class="o">[</span><span class="nv">ID</span><span class="o">=</span>-3<span class="o">]</span>

    0x7fe03c02e220: <span class="nv">i32</span> <span class="o">=</span> GlobalAddress&lt;i32* @gI&gt; 0 <span class="o">[</span><span class="nv">ORD</span><span class="o">=</span>4<span class="o">]</span> <span class="o">[</span><span class="nv">ID</span><span class="o">=</span>-3<span class="o">]</span>

    0x7fe03c02e010: &lt;multiple use&gt;
  0x7fe03c02e328: i32,ch <span class="o">=</span> load 0x7fe03c02e118, 0x7fe03c02e220,
  0x7fe03c02e010&lt;LD4<span class="o">[</span>@gI<span class="o">]</span>&gt; <span class="o">[</span><span class="nv">ORD</span><span class="o">=</span>4<span class="o">]</span> <span class="o">[</span><span class="nv">ID</span><span class="o">=</span>-3<span class="o">]</span>
  ...
Legalized selection DAG: BB#0 <span class="s1">&#39;_Z11test_globalv:&#39;</span>
SelectionDAG has 15 nodes:
  ...
      0x7fe03c02e010: &lt;multiple use&gt;
    0x7fe03c02e118: <span class="nv">ch</span> <span class="o">=</span> store 0x7fe03b50dee0, 0x7fe03c02de00, 0x7fe03c02df08,
    0x7fe03c02e010&lt;ST4<span class="o">[</span>%c<span class="o">]</span>&gt; <span class="o">[</span><span class="nv">ORD</span><span class="o">=</span>3<span class="o">]</span> <span class="o">[</span><span class="nv">ID</span><span class="o">=</span>6<span class="o">]</span>

        0x7fe03c02e538: <span class="nv">i32</span> <span class="o">=</span> TargetGlobalAddress&lt;i32* @gI&gt; 0 <span class="o">[</span><span class="nv">TF</span><span class="o">=</span>5<span class="o">]</span> <span class="o">[</span><span class="nv">ORD</span><span class="o">=</span>4<span class="o">]</span>

      0x7fe03c02ea60: <span class="nv">i32</span> <span class="o">=</span> Cpu0ISD::Hi 0x7fe03c02e538 <span class="o">[</span><span class="nv">ORD</span><span class="o">=</span>4<span class="o">]</span>

        0x7fe03c02e958: <span class="nv">i32</span> <span class="o">=</span> TargetGlobalAddress&lt;i32* @gI&gt; 0 <span class="o">[</span><span class="nv">TF</span><span class="o">=</span>6<span class="o">]</span> <span class="o">[</span><span class="nv">ORD</span><span class="o">=</span>4<span class="o">]</span>

      0x7fe03c02eb68: <span class="nv">i32</span> <span class="o">=</span> Cpu0ISD::Lo 0x7fe03c02e958 <span class="o">[</span><span class="nv">ORD</span><span class="o">=</span>4<span class="o">]</span>

    0x7fe03c02ec70: <span class="nv">i32</span> <span class="o">=</span> add 0x7fe03c02ea60, 0x7fe03c02eb68 <span class="o">[</span><span class="nv">ORD</span><span class="o">=</span>4<span class="o">]</span>

    0x7fe03c02e010: &lt;multiple use&gt;
  0x7fe03c02e328: i32,ch <span class="o">=</span> load 0x7fe03c02e118, 0x7fe03c02ec70,
  0x7fe03c02e010&lt;LD4<span class="o">[</span>@gI<span class="o">]</span>&gt; <span class="o">[</span><span class="nv">ORD</span><span class="o">=</span>4<span class="o">]</span> <span class="o">[</span><span class="nv">ID</span><span class="o">=</span>7<span class="o">]</span>
  ...

  lui <span class="nv">$2</span>, %hi<span class="o">(</span>gI<span class="o">)</span>
  ori <span class="nv">$2</span>, <span class="nv">$2</span>, %lo<span class="o">(</span>gI<span class="o">)</span>
  ld  <span class="nv">$2</span>, 0<span class="o">(</span><span class="nv">$2</span><span class="o">)</span>
  ...
    .type gStart,@object          <span class="c"># @gStart</span>
  .data
  .globl  gStart
  .align  2
gStart:
  .4byte  3                       <span class="c"># 0x3</span>
  .size gStart, 4

  .type gI,@object              <span class="c"># @gI</span>
  .globl  gI
  .align  2
gI:
  .4byte  100                     <span class="c"># 0x64</span>
  .size gI, 4
</pre></div>
</div>
<div class="highlight-bash"><div class="highlight"><pre>118-165-78-166:input Jonathan<span class="nv">$ </span>/Users/Jonathan/llvm/test/cmake_debug_build/
Debug/bin/llc -march<span class="o">=</span>cpu0 -relocation-model<span class="o">=</span>pic -cpu0-use-small-section<span class="o">=</span><span class="nb">true</span>
-filetype<span class="o">=</span>asm -debug ch6_1.bc -o -

...
Type-legalized selection DAG: BB#0 <span class="s1">&#39;_Z11test_globalv:&#39;</span>
SelectionDAG has 11 nodes:
  ...
      0x7fad7102cc10: &lt;multiple use&gt;
    0x7fad7102cf10: <span class="nv">ch</span> <span class="o">=</span> store 0x7fad7102cd10, 0x7fad7102ca10, 0x7fad7102ce10,
    0x7fad7102cc10&lt;ST4<span class="o">[</span>%c<span class="o">]</span>&gt; <span class="o">[</span><span class="nv">ORD</span><span class="o">=</span>2<span class="o">]</span> <span class="o">[</span><span class="nv">ID</span><span class="o">=</span>-3<span class="o">]</span>

    0x7fad7102d010: <span class="nv">i32</span> <span class="o">=</span> GlobalAddress&lt;i32* @gI&gt; 0 <span class="o">[</span><span class="nv">ORD</span><span class="o">=</span>3<span class="o">]</span> <span class="o">[</span><span class="nv">ID</span><span class="o">=</span>-3<span class="o">]</span>

    0x7fad7102cc10: &lt;multiple use&gt;
  0x7fad7102d110: i32,ch <span class="o">=</span> load 0x7fad7102cf10, 0x7fad7102d010,
  0x7fad7102cc10&lt;LD4<span class="o">[</span>@gI<span class="o">]</span>&gt; <span class="o">[</span><span class="nv">ORD</span><span class="o">=</span>3<span class="o">]</span> <span class="o">[</span><span class="nv">ID</span><span class="o">=</span>-3<span class="o">]</span>
  ...
Legalized selection DAG: BB#0 <span class="s1">&#39;_Z11test_globalv:&#39;</span>
SelectionDAG has 14 nodes:
  0x7ff3c9c10b98: <span class="nv">ch</span> <span class="o">=</span> EntryToken <span class="o">[</span><span class="nv">ORD</span><span class="o">=</span>1<span class="o">]</span> <span class="o">[</span><span class="nv">ID</span><span class="o">=</span>0<span class="o">]</span>
  ...
      0x7fad7102cc10: &lt;multiple use&gt;
    0x7fad7102cf10: <span class="nv">ch</span> <span class="o">=</span> store 0x7fad7102cd10, 0x7fad7102ca10, 0x7fad7102ce10,
    0x7fad7102cc10&lt;ST4<span class="o">[</span>%c<span class="o">]</span>&gt; <span class="o">[</span><span class="nv">ORD</span><span class="o">=</span>2<span class="o">]</span> <span class="o">[</span><span class="nv">ID</span><span class="o">=</span>8<span class="o">]</span>

      0x7fad70c10b98: &lt;multiple use&gt;
        0x7fad7102d610: <span class="nv">i32</span> <span class="o">=</span> Register %GP

        0x7fad7102d310: <span class="nv">i32</span> <span class="o">=</span> TargetGlobalAddress&lt;i32* @gI&gt; 0 <span class="o">[</span><span class="nv">TF</span><span class="o">=</span>1<span class="o">]</span>

      0x7fad7102d710: <span class="nv">i32</span> <span class="o">=</span> Cpu0ISD::Wrapper 0x7fad7102d610, 0x7fad7102d310

      0x7fad7102cc10: &lt;multiple use&gt;
    0x7fad7102d810: i32,ch <span class="o">=</span> load 0x7fad70c10b98, 0x7fad7102d710,
    0x7fad7102cc10&lt;LD4<span class="o">[</span>&lt;unknown&gt;<span class="o">]</span>&gt;

    0x7ff3ca02cc10: &lt;multiple use&gt;
  0x7ff3ca02d110: i32,ch <span class="o">=</span> load 0x7ff3ca02cf10, 0x7ff3ca02d810,
  0x7ff3ca02cc10&lt;LD4<span class="o">[</span>@gI<span class="o">]</span>&gt; <span class="o">[</span><span class="nv">ORD</span><span class="o">=</span>3<span class="o">]</span> <span class="o">[</span><span class="nv">ID</span><span class="o">=</span>9<span class="o">]</span>
  ...
        .set  noreorder
        .cpload       <span class="nv">$6</span>
        .set  nomacro
  ...
      ld      <span class="nv">$2</span>, %got<span class="o">(</span>gI<span class="o">)(</span><span class="nv">$gp</span><span class="o">)</span>
      ld      <span class="nv">$2</span>, 0<span class="o">(</span><span class="nv">$2</span><span class="o">)</span>
  ...
      .type   gStart,@object          <span class="c"># @gStart</span>
      .data
      .globl  gStart
      .align  2
gStart:
      .4byte  2                       <span class="c"># 0x2</span>
      .size   gStart, 4

      .type   gI,@object              <span class="c"># @gI</span>
      .globl  gI
      .align  2
gI:
      .4byte  100                     <span class="c"># 0x64</span>
      .size   gI, 4
</pre></div>
</div>
<p>Summary above information to Table: Cpu0 global variable options.</p>
<table border="1" class="docutils">
<caption>Cpu0 global variable options</caption>
<colgroup>
<col width="27%" />
<col width="9%" />
<col width="18%" />
<col width="47%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">option name</th>
<th class="head">default</th>
<th class="head">other option value</th>
<th class="head">discription</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>-relocation-model</td>
<td>pic</td>
<td>static</td>
<td><ul class="first last simple">
<li>pic: Postion Independent Address</li>
<li>static: Absolute Address</li>
</ul>
</td>
</tr>
<tr class="row-odd"><td>-cpu0-use-small-section</td>
<td>false</td>
<td>true</td>
<td><ul class="first last simple">
<li>false: .data or .bss, 32 bits addressable</li>
<li>true: .sdata or .sbss, 16 bits addressable</li>
</ul>
</td>
</tr>
</tbody>
</table>
<table border="1" class="docutils">
<caption>Cpu0 DAGs and instructions for -relocation-model=static</caption>
<colgroup>
<col width="33%" />
<col width="33%" />
<col width="33%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">option: cpu0-use-small-section</th>
<th class="head">false</th>
<th class="head">true</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>addressing mode</td>
<td>absolute</td>
<td>$gp relative</td>
</tr>
<tr class="row-odd"><td>addressing</td>
<td>absolute</td>
<td>$gp+offset</td>
</tr>
<tr class="row-even"><td>Legalized selection DAG</td>
<td>(add Cpu0ISD::Hi&lt;gI offset Hi16&gt; Cpu0ISD::Lo&lt;gI offset Lo16&gt;)</td>
<td>(add register %GP, Cpu0ISD::GPRel&lt;gI offset&gt;)</td>
</tr>
<tr class="row-odd"><td>Cpu0</td>
<td>ori $2, $zero, %hi(gI); shl $2, $2, 16; ori $2, $2, %lo(gI);</td>
<td>ori $2, $gp, %gp_rel(gI);</td>
</tr>
<tr class="row-even"><td>relocation records solved</td>
<td>link time</td>
<td>link time</td>
</tr>
</tbody>
</table>
<ul class="simple">
<li>In static, cpu0-use-small-section=true, offset between gI and .data can be calculated since the $gp is assigned at fixed address of the start of global address table.</li>
<li>In &#8220;static, cpu0-use-small-section=false&#8221;, the gI high and low address (%hi(gI) and %lo(gI)) are translated into absolute address.</li>
</ul>
<table border="1" class="docutils">
<caption>Cpu0 DAGs and instructions for -relocation-model=pic</caption>
<colgroup>
<col width="33%" />
<col width="33%" />
<col width="33%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">option: cpu0-use-small-section</th>
<th class="head">false</th>
<th class="head">true</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>addressing mode</td>
<td>$gp relative</td>
<td>$gp relative</td>
</tr>
<tr class="row-odd"><td>addressing</td>
<td>$gp+offset</td>
<td>$gp+offset</td>
</tr>
<tr class="row-even"><td>Legalized selection DAG</td>
<td>(load (Cpu0ISD::Wrapper register %GP, &lt;gI offset&gt;))</td>
<td>(load EntryToken, (Cpu0ISD::Wrapper (add Cpu0ISD::Hi&lt;gI offset Hi16&gt;, Register %GP), Cpu0ISD::Lo&lt;gI offset Lo16&gt;))</td>
</tr>
<tr class="row-odd"><td>Cpu0</td>
<td>ld $2, %got(gI)($gp);</td>
<td>ori        $2, $zero, %got_hi(gI); shl $2, $2, 16; add $2, $2, $gp; ld $2, %got_lo(gI)($2);</td>
</tr>
<tr class="row-even"><td>relocation records solved</td>
<td>link/load time</td>
<td>link/load time</td>
</tr>
</tbody>
</table>
<ul class="simple">
<li>In pic, offset between gI and .data cannot be calculated if the function is loaded at run time (dynamic link); the offset can be calculated if use static link.</li>
<li>In C, all variable names binding staticly. In C++, the overload variable or function are binding dynamicly.</li>
</ul>
<p>According book of system program, there are Absolute Addressing Mode and
Position Independent Addressing Mode. The dynamic function must be compiled with
Position Independent Addressing Mode. In general, option -relocation-model is
used to generate either Absolute Addressing or Position Independent Addressing.
The exception is -relocation-model=static and -cpu0-use-small-section=false.
In this case, the register $gp is reserved to set at the start address of global
variable area. Cpu0 uses $gp relative addressing in this mode.</p>
<p>To support global variable, first add <strong>UseSmallSectionOpt</strong> command variable to
Cpu0Subtarget.cpp.
After that, user can run llc with option <tt class="docutils literal"><span class="pre">llc</span> <span class="pre">-cpu0-use-small-section=false</span></tt>
to specify <strong>UseSmallSectionOpt</strong> to false.
The default of <strong>UseSmallSectionOpt</strong> is false if without specify it further.
About the <strong>cl::opt</strong> command line variable, you can refer to here <a class="footnote-reference" href="#id6" id="id1">[1]</a> further.</p>
<p class="rubric">lbdex/chapters/Chapter6_1/Cpu0Subtarget.h</p>
<div class="highlight-c++"><div class="highlight"><pre><span class="k">extern</span> <span class="kt">bool</span> <span class="n">Cpu0ReserveGP</span><span class="p">;</span>
<span class="k">extern</span> <span class="kt">bool</span> <span class="n">Cpu0NoCpload</span><span class="p">;</span>
</pre></div>
</div>
<div class="highlight-c++"><div class="highlight"><pre><span class="k">class</span> <span class="nc">Cpu0Subtarget</span> <span class="o">:</span> <span class="k">public</span> <span class="n">Cpu0GenSubtargetInfo</span> <span class="p">{</span>
  <span class="p">...</span>
</pre></div>
</div>
<div class="highlight-c++"><div class="highlight"><pre>  <span class="c1">// UseSmallSection - Small section is used.</span>
  <span class="kt">bool</span> <span class="n">UseSmallSection</span><span class="p">;</span>
</pre></div>
</div>
<div class="highlight-c++"><div class="highlight"><pre>  <span class="kt">bool</span> <span class="n">useSmallSection</span><span class="p">()</span> <span class="k">const</span> <span class="p">{</span> <span class="k">return</span> <span class="n">UseSmallSection</span><span class="p">;</span> <span class="p">}</span>
</pre></div>
</div>
<div class="highlight-c++"><div class="highlight"><pre>  <span class="p">...</span>
<span class="p">};</span>
</pre></div>
</div>
<p class="rubric">lbdex/chapters/Chapter6_1/Cpu0Subtarget.cpp</p>
<div class="highlight-c++"><div class="highlight"><pre><span class="k">static</span> <span class="n">cl</span><span class="o">::</span><span class="n">opt</span><span class="o">&lt;</span><span class="kt">bool</span><span class="o">&gt;</span> <span class="n">UseSmallSectionOpt</span>
                <span class="p">(</span><span class="s">&quot;cpu0-use-small-section&quot;</span><span class="p">,</span> <span class="n">cl</span><span class="o">::</span><span class="n">Hidden</span><span class="p">,</span> <span class="n">cl</span><span class="o">::</span><span class="n">init</span><span class="p">(</span><span class="nb">false</span><span class="p">),</span>
                 <span class="n">cl</span><span class="o">::</span><span class="n">desc</span><span class="p">(</span><span class="s">&quot;Use small section. Only work when -relocation-model=&quot;</span>
                 <span class="s">&quot;static. pic always not use small section.&quot;</span><span class="p">));</span>

<span class="k">static</span> <span class="n">cl</span><span class="o">::</span><span class="n">opt</span><span class="o">&lt;</span><span class="kt">bool</span><span class="o">&gt;</span> <span class="n">ReserveGPOpt</span>
                <span class="p">(</span><span class="s">&quot;cpu0-reserve-gp&quot;</span><span class="p">,</span> <span class="n">cl</span><span class="o">::</span><span class="n">Hidden</span><span class="p">,</span> <span class="n">cl</span><span class="o">::</span><span class="n">init</span><span class="p">(</span><span class="nb">false</span><span class="p">),</span>
                 <span class="n">cl</span><span class="o">::</span><span class="n">desc</span><span class="p">(</span><span class="s">&quot;Never allocate $gp to variable&quot;</span><span class="p">));</span>

<span class="k">static</span> <span class="n">cl</span><span class="o">::</span><span class="n">opt</span><span class="o">&lt;</span><span class="kt">bool</span><span class="o">&gt;</span> <span class="n">NoCploadOpt</span>
                <span class="p">(</span><span class="s">&quot;cpu0-no-cpload&quot;</span><span class="p">,</span> <span class="n">cl</span><span class="o">::</span><span class="n">Hidden</span><span class="p">,</span> <span class="n">cl</span><span class="o">::</span><span class="n">init</span><span class="p">(</span><span class="nb">false</span><span class="p">),</span>
                 <span class="n">cl</span><span class="o">::</span><span class="n">desc</span><span class="p">(</span><span class="s">&quot;No issue .cpload&quot;</span><span class="p">));</span>

<span class="kt">bool</span> <span class="n">Cpu0ReserveGP</span><span class="p">;</span>
<span class="kt">bool</span> <span class="n">Cpu0NoCpload</span><span class="p">;</span>
</pre></div>
</div>
<div class="highlight-c++"><div class="highlight"><pre><span class="n">Cpu0Subtarget</span><span class="o">::</span><span class="n">Cpu0Subtarget</span><span class="p">(</span><span class="k">const</span> <span class="n">Triple</span> <span class="o">&amp;</span><span class="n">TT</span><span class="p">,</span> <span class="k">const</span> <span class="n">std</span><span class="o">::</span><span class="n">string</span> <span class="o">&amp;</span><span class="n">CPU</span><span class="p">,</span>
                             <span class="k">const</span> <span class="n">std</span><span class="o">::</span><span class="n">string</span> <span class="o">&amp;</span><span class="n">FS</span><span class="p">,</span> <span class="kt">bool</span> <span class="n">little</span><span class="p">,</span> 
                             <span class="k">const</span> <span class="n">Cpu0TargetMachine</span> <span class="o">&amp;</span><span class="n">_TM</span><span class="p">)</span> <span class="o">:</span>
</pre></div>
</div>
<div class="highlight-c++"><div class="highlight"><pre>  <span class="c1">// Set UseSmallSection.</span>
  <span class="n">UseSmallSection</span> <span class="o">=</span> <span class="n">UseSmallSectionOpt</span><span class="p">;</span>
  <span class="n">Cpu0ReserveGP</span> <span class="o">=</span> <span class="n">ReserveGPOpt</span><span class="p">;</span>
  <span class="n">Cpu0NoCpload</span> <span class="o">=</span> <span class="n">NoCploadOpt</span><span class="p">;</span>
</pre></div>
</div>
<div class="highlight-c++"><div class="highlight"><pre>  <span class="p">...</span>
<span class="p">}</span>
</pre></div>
</div>
<p>The options ReserveGPOpt and NoCploadOpt will used in Cpu0 linker at later
Chapter.
Next add the following code to files Cpu0BaseInfo.h, Cpu0TargetObjectFile.h,
Cpu0TargetObjectFile.cpp, Cpu0RegisterInfo.cpp and Cpu0ISelLowering.cpp.</p>
<p class="rubric">lbdex/chapters/Chapter6_1/Cpu0BaseInfo.h</p>
<div class="highlight-c++"><div class="highlight"><pre><span class="k">enum</span> <span class="n">TOF</span> <span class="p">{</span>
  <span class="p">...</span>
  <span class="c1">/// MO_GOT16 - Represents the offset into the global offset table at which</span>
  <span class="c1">/// the address the relocation entry symbol resides during execution.</span>
  <span class="n">MO_GOT16</span><span class="p">,</span>
  <span class="n">MO_GOT</span><span class="p">,</span>
<span class="p">...</span>
<span class="p">};</span> <span class="c1">// enum TOF {</span>
</pre></div>
</div>
<p class="rubric">lbdex/chapters/Chapter6_1/Cpu0TargetObjectFile.h</p>
<div class="highlight-c++"><div class="highlight"><pre>    <span class="c1">/// IsGlobalInSmallSection - Return true if this global address should be</span>
    <span class="c1">/// placed into small data/bss section.</span>
    <span class="kt">bool</span> <span class="n">IsGlobalInSmallSection</span><span class="p">(</span><span class="k">const</span> <span class="n">GlobalValue</span> <span class="o">*</span><span class="n">GV</span><span class="p">,</span>
                                <span class="k">const</span> <span class="n">TargetMachine</span> <span class="o">&amp;</span><span class="n">TM</span><span class="p">,</span> <span class="n">SectionKind</span> <span class="n">Kind</span><span class="p">)</span> <span class="k">const</span><span class="p">;</span>
    <span class="kt">bool</span> <span class="n">IsGlobalInSmallSection</span><span class="p">(</span><span class="k">const</span> <span class="n">GlobalValue</span> <span class="o">*</span><span class="n">GV</span><span class="p">,</span>
                                <span class="k">const</span> <span class="n">TargetMachine</span> <span class="o">&amp;</span><span class="n">TM</span><span class="p">)</span> <span class="k">const</span><span class="p">;</span>
    <span class="kt">bool</span> <span class="n">IsGlobalInSmallSectionImpl</span><span class="p">(</span><span class="k">const</span> <span class="n">GlobalValue</span> <span class="o">*</span><span class="n">GV</span><span class="p">,</span>
                                    <span class="k">const</span> <span class="n">TargetMachine</span> <span class="o">&amp;</span><span class="n">TM</span><span class="p">)</span> <span class="k">const</span><span class="p">;</span>

    <span class="n">MCSection</span> <span class="o">*</span><span class="n">SelectSectionForGlobal</span><span class="p">(</span><span class="k">const</span> <span class="n">GlobalValue</span> <span class="o">*</span><span class="n">GV</span><span class="p">,</span> <span class="n">SectionKind</span> <span class="n">Kind</span><span class="p">,</span>
                                      <span class="n">Mangler</span> <span class="o">&amp;</span><span class="n">Mang</span><span class="p">,</span>
                                      <span class="k">const</span> <span class="n">TargetMachine</span> <span class="o">&amp;</span><span class="n">TM</span><span class="p">)</span> <span class="k">const</span> <span class="n">override</span><span class="p">;</span>
</pre></div>
</div>
<p class="rubric">lbdex/chapters/Chapter6_1/Cpu0TargetObjectFile.cpp</p>
<div class="highlight-c++"><div class="highlight"><pre><span class="c1">// A address must be loaded from a small section if its size is less than the</span>
<span class="c1">// small section size threshold. Data in this section must be addressed using</span>
<span class="c1">// gp_rel operator.</span>
<span class="k">static</span> <span class="kt">bool</span> <span class="nf">IsInSmallSection</span><span class="p">(</span><span class="kt">uint64_t</span> <span class="n">Size</span><span class="p">)</span> <span class="p">{</span>
  <span class="k">return</span> <span class="n">Size</span> <span class="o">&gt;</span> <span class="mi">0</span> <span class="o">&amp;&amp;</span> <span class="n">Size</span> <span class="o">&lt;=</span> <span class="n">SSThreshold</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">bool</span> <span class="n">Cpu0TargetObjectFile</span><span class="o">::</span><span class="n">IsGlobalInSmallSection</span><span class="p">(</span><span class="k">const</span> <span class="n">GlobalValue</span> <span class="o">*</span><span class="n">GV</span><span class="p">,</span>
                                                <span class="k">const</span> <span class="n">TargetMachine</span> <span class="o">&amp;</span><span class="n">TM</span><span class="p">)</span> <span class="k">const</span> <span class="p">{</span>
  <span class="k">if</span> <span class="p">(</span><span class="n">GV</span><span class="o">-&gt;</span><span class="n">isDeclaration</span><span class="p">()</span> <span class="o">||</span> <span class="n">GV</span><span class="o">-&gt;</span><span class="n">hasAvailableExternallyLinkage</span><span class="p">())</span>
    <span class="k">return</span> <span class="nb">false</span><span class="p">;</span>

  <span class="k">return</span> <span class="nf">IsGlobalInSmallSection</span><span class="p">(</span><span class="n">GV</span><span class="p">,</span> <span class="n">TM</span><span class="p">,</span> <span class="n">getKindForGlobal</span><span class="p">(</span><span class="n">GV</span><span class="p">,</span> <span class="n">TM</span><span class="p">));</span>
<span class="p">}</span>

<span class="c1">/// IsGlobalInSmallSection - Return true if this global address should be</span>
<span class="c1">/// placed into small data/bss section.</span>
<span class="kt">bool</span> <span class="n">Cpu0TargetObjectFile</span><span class="o">::</span>
<span class="n">IsGlobalInSmallSection</span><span class="p">(</span><span class="k">const</span> <span class="n">GlobalValue</span> <span class="o">*</span><span class="n">GV</span><span class="p">,</span> <span class="k">const</span> <span class="n">TargetMachine</span> <span class="o">&amp;</span><span class="n">TM</span><span class="p">,</span>
                       <span class="n">SectionKind</span> <span class="n">Kind</span><span class="p">)</span> <span class="k">const</span> <span class="p">{</span>
  <span class="k">return</span> <span class="p">(</span><span class="n">IsGlobalInSmallSectionImpl</span><span class="p">(</span><span class="n">GV</span><span class="p">,</span> <span class="n">TM</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
          <span class="p">(</span><span class="n">Kind</span><span class="p">.</span><span class="n">isDataRel</span><span class="p">()</span> <span class="o">||</span> <span class="n">Kind</span><span class="p">.</span><span class="n">isBSS</span><span class="p">()</span> <span class="o">||</span> <span class="n">Kind</span><span class="p">.</span><span class="n">isCommon</span><span class="p">()));</span>
<span class="p">}</span>

<span class="c1">/// Return true if this global address should be placed into small data/bss</span>
<span class="c1">/// section. This method does all the work, except for checking the section</span>
<span class="c1">/// kind.</span>
<span class="kt">bool</span> <span class="n">Cpu0TargetObjectFile</span><span class="o">::</span>
<span class="n">IsGlobalInSmallSectionImpl</span><span class="p">(</span><span class="k">const</span> <span class="n">GlobalValue</span> <span class="o">*</span><span class="n">GV</span><span class="p">,</span>
                           <span class="k">const</span> <span class="n">TargetMachine</span> <span class="o">&amp;</span><span class="n">TM</span><span class="p">)</span> <span class="k">const</span> <span class="p">{</span>
  <span class="k">const</span> <span class="n">Cpu0Subtarget</span> <span class="o">&amp;</span><span class="n">Subtarget</span> <span class="o">=</span>
      <span class="o">*</span><span class="k">static_cast</span><span class="o">&lt;</span><span class="k">const</span> <span class="n">Cpu0TargetMachine</span> <span class="o">&amp;&gt;</span><span class="p">(</span><span class="n">TM</span><span class="p">).</span><span class="n">getSubtargetImpl</span><span class="p">();</span>

  <span class="c1">// Return if small section is not available.</span>
  <span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">Subtarget</span><span class="p">.</span><span class="n">useSmallSection</span><span class="p">())</span>
    <span class="k">return</span> <span class="nb">false</span><span class="p">;</span>

  <span class="c1">// Only global variables, not functions.</span>
  <span class="k">const</span> <span class="n">GlobalVariable</span> <span class="o">*</span><span class="n">GVA</span> <span class="o">=</span> <span class="n">dyn_cast</span><span class="o">&lt;</span><span class="n">GlobalVariable</span><span class="o">&gt;</span><span class="p">(</span><span class="n">GV</span><span class="p">);</span>
  <span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">GVA</span><span class="p">)</span>
    <span class="k">return</span> <span class="nb">false</span><span class="p">;</span>

  <span class="n">Type</span> <span class="o">*</span><span class="n">Ty</span> <span class="o">=</span> <span class="n">GV</span><span class="o">-&gt;</span><span class="n">getType</span><span class="p">()</span><span class="o">-&gt;</span><span class="n">getElementType</span><span class="p">();</span>
  <span class="k">return</span> <span class="nf">IsInSmallSection</span><span class="p">(</span><span class="n">TM</span><span class="p">.</span><span class="n">getDataLayout</span><span class="p">()</span><span class="o">-&gt;</span><span class="n">getTypeAllocSize</span><span class="p">(</span><span class="n">Ty</span><span class="p">));</span>
<span class="p">}</span>


<span class="n">MCSection</span> <span class="o">*</span>
<span class="n">Cpu0TargetObjectFile</span><span class="o">::</span><span class="n">SelectSectionForGlobal</span><span class="p">(</span><span class="k">const</span> <span class="n">GlobalValue</span> <span class="o">*</span><span class="n">GV</span><span class="p">,</span> 
                                             <span class="n">SectionKind</span> <span class="n">Kind</span><span class="p">,</span> <span class="n">Mangler</span> <span class="o">&amp;</span><span class="n">Mang</span><span class="p">,</span>
                                             <span class="k">const</span> <span class="n">TargetMachine</span> <span class="o">&amp;</span><span class="n">TM</span><span class="p">)</span> <span class="k">const</span> <span class="p">{</span>
  <span class="c1">// TODO: Could also support &quot;weak&quot; symbols as well with &quot;.gnu.linkonce.s.*&quot;</span>
  <span class="c1">// sections?</span>

  <span class="c1">// Handle Small Section classification here.</span>
  <span class="k">if</span> <span class="p">(</span><span class="n">Kind</span><span class="p">.</span><span class="n">isBSS</span><span class="p">()</span> <span class="o">&amp;&amp;</span> <span class="n">IsGlobalInSmallSection</span><span class="p">(</span><span class="n">GV</span><span class="p">,</span> <span class="n">TM</span><span class="p">,</span> <span class="n">Kind</span><span class="p">))</span>
    <span class="k">return</span> <span class="n">SmallBSSSection</span><span class="p">;</span>
  <span class="k">if</span> <span class="p">(</span><span class="n">Kind</span><span class="p">.</span><span class="n">isDataNoRel</span><span class="p">()</span> <span class="o">&amp;&amp;</span> <span class="n">IsGlobalInSmallSection</span><span class="p">(</span><span class="n">GV</span><span class="p">,</span> <span class="n">TM</span><span class="p">,</span> <span class="n">Kind</span><span class="p">))</span>
    <span class="k">return</span> <span class="n">SmallDataSection</span><span class="p">;</span>

  <span class="c1">// Otherwise, we work the same as ELF.</span>
  <span class="k">return</span> <span class="n">TargetLoweringObjectFileELF</span><span class="o">::</span><span class="n">SelectSectionForGlobal</span><span class="p">(</span><span class="n">GV</span><span class="p">,</span> <span class="n">Kind</span><span class="p">,</span> <span class="n">Mang</span><span class="p">,</span><span class="n">TM</span><span class="p">);</span>
<span class="p">}</span>
</pre></div>
</div>
<p class="rubric">lbdex/chapters/Chapter6_1/Cpu0RegisterInfo.cpp</p>
<div class="highlight-c++"><div class="highlight"><pre><span class="n">BitVector</span> <span class="n">Cpu0RegisterInfo</span><span class="o">::</span>
<span class="n">getReservedRegs</span><span class="p">(</span><span class="k">const</span> <span class="n">MachineFunction</span> <span class="o">&amp;</span><span class="n">MF</span><span class="p">)</span> <span class="k">const</span> <span class="p">{</span>
  <span class="p">...</span>
    <span class="n">Reserved</span><span class="p">.</span><span class="n">set</span><span class="p">(</span><span class="n">Cpu0</span><span class="o">::</span><span class="n">GP</span><span class="p">);</span>
  <span class="p">...</span>
<span class="p">}</span>
</pre></div>
</div>
<p class="rubric">lbdex/chapters/Chapter6_1/Cpu0ISelLowering.h</p>
<div class="highlight-c++"><div class="highlight"><pre>    <span class="n">SDValue</span> <span class="n">getGlobalReg</span><span class="p">(</span><span class="n">SelectionDAG</span> <span class="o">&amp;</span><span class="n">DAG</span><span class="p">,</span> <span class="n">EVT</span> <span class="n">Ty</span><span class="p">)</span> <span class="k">const</span><span class="p">;</span>

    <span class="c1">// This method creates the following nodes, which are necessary for</span>
    <span class="c1">// computing a local symbol&#39;s address:</span>
    <span class="c1">//</span>
    <span class="c1">// (add (load (wrapper $gp, %got(sym)), %lo(sym))</span>
    <span class="k">template</span><span class="o">&lt;</span><span class="k">class</span> <span class="nc">NodeTy</span><span class="o">&gt;</span>
    <span class="n">SDValue</span> <span class="n">getAddrLocal</span><span class="p">(</span><span class="n">NodeTy</span> <span class="o">*</span><span class="n">N</span><span class="p">,</span> <span class="n">EVT</span> <span class="n">Ty</span><span class="p">,</span> <span class="n">SelectionDAG</span> <span class="o">&amp;</span><span class="n">DAG</span><span class="p">)</span> <span class="k">const</span> <span class="p">{</span>
      <span class="n">SDLoc</span> <span class="n">DL</span><span class="p">(</span><span class="n">N</span><span class="p">);</span>
      <span class="kt">unsigned</span> <span class="n">GOTFlag</span> <span class="o">=</span> <span class="n">Cpu0II</span><span class="o">::</span><span class="n">MO_GOT</span><span class="p">;</span>
      <span class="n">SDValue</span> <span class="n">GOT</span> <span class="o">=</span> <span class="n">DAG</span><span class="p">.</span><span class="n">getNode</span><span class="p">(</span><span class="n">Cpu0ISD</span><span class="o">::</span><span class="n">Wrapper</span><span class="p">,</span> <span class="n">DL</span><span class="p">,</span> <span class="n">Ty</span><span class="p">,</span> <span class="n">getGlobalReg</span><span class="p">(</span><span class="n">DAG</span><span class="p">,</span> <span class="n">Ty</span><span class="p">),</span>
                                <span class="n">getTargetNode</span><span class="p">(</span><span class="n">N</span><span class="p">,</span> <span class="n">Ty</span><span class="p">,</span> <span class="n">DAG</span><span class="p">,</span> <span class="n">GOTFlag</span><span class="p">));</span>
      <span class="n">SDValue</span> <span class="n">Load</span> <span class="o">=</span> <span class="n">DAG</span><span class="p">.</span><span class="n">getLoad</span><span class="p">(</span><span class="n">Ty</span><span class="p">,</span> <span class="n">DL</span><span class="p">,</span> <span class="n">DAG</span><span class="p">.</span><span class="n">getEntryNode</span><span class="p">(),</span> <span class="n">GOT</span><span class="p">,</span>
                                 <span class="n">MachinePointerInfo</span><span class="o">::</span><span class="n">getGOT</span><span class="p">(),</span> <span class="nb">false</span><span class="p">,</span> <span class="nb">false</span><span class="p">,</span>
                                 <span class="nb">false</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
      <span class="kt">unsigned</span> <span class="n">LoFlag</span> <span class="o">=</span> <span class="n">Cpu0II</span><span class="o">::</span><span class="n">MO_ABS_LO</span><span class="p">;</span>
      <span class="n">SDValue</span> <span class="n">Lo</span> <span class="o">=</span> <span class="n">DAG</span><span class="p">.</span><span class="n">getNode</span><span class="p">(</span><span class="n">Cpu0ISD</span><span class="o">::</span><span class="n">Lo</span><span class="p">,</span> <span class="n">DL</span><span class="p">,</span> <span class="n">Ty</span><span class="p">,</span>
                               <span class="n">getTargetNode</span><span class="p">(</span><span class="n">N</span><span class="p">,</span> <span class="n">Ty</span><span class="p">,</span> <span class="n">DAG</span><span class="p">,</span> <span class="n">LoFlag</span><span class="p">));</span>
      <span class="k">return</span> <span class="n">DAG</span><span class="p">.</span><span class="n">getNode</span><span class="p">(</span><span class="n">ISD</span><span class="o">::</span><span class="n">ADD</span><span class="p">,</span> <span class="n">DL</span><span class="p">,</span> <span class="n">Ty</span><span class="p">,</span> <span class="n">Load</span><span class="p">,</span> <span class="n">Lo</span><span class="p">);</span>
    <span class="p">}</span>

    <span class="c1">//@getAddrGlobal {</span>
    <span class="c1">// This method creates the following nodes, which are necessary for</span>
    <span class="c1">// computing a global symbol&#39;s address:</span>
    <span class="c1">//</span>
    <span class="c1">// (load (wrapper $gp, %got(sym)))</span>
    <span class="k">template</span><span class="o">&lt;</span><span class="k">class</span> <span class="nc">NodeTy</span><span class="o">&gt;</span>
    <span class="n">SDValue</span> <span class="n">getAddrGlobal</span><span class="p">(</span><span class="n">NodeTy</span> <span class="o">*</span><span class="n">N</span><span class="p">,</span> <span class="n">EVT</span> <span class="n">Ty</span><span class="p">,</span> <span class="n">SelectionDAG</span> <span class="o">&amp;</span><span class="n">DAG</span><span class="p">,</span>
                          <span class="kt">unsigned</span> <span class="n">Flag</span><span class="p">,</span> <span class="n">SDValue</span> <span class="n">Chain</span><span class="p">,</span>
                          <span class="k">const</span> <span class="n">MachinePointerInfo</span> <span class="o">&amp;</span><span class="n">PtrInfo</span><span class="p">)</span> <span class="k">const</span> <span class="p">{</span>
      <span class="n">SDLoc</span> <span class="n">DL</span><span class="p">(</span><span class="n">N</span><span class="p">);</span>
      <span class="n">SDValue</span> <span class="n">Tgt</span> <span class="o">=</span> <span class="n">DAG</span><span class="p">.</span><span class="n">getNode</span><span class="p">(</span><span class="n">Cpu0ISD</span><span class="o">::</span><span class="n">Wrapper</span><span class="p">,</span> <span class="n">DL</span><span class="p">,</span> <span class="n">Ty</span><span class="p">,</span> <span class="n">getGlobalReg</span><span class="p">(</span><span class="n">DAG</span><span class="p">,</span> <span class="n">Ty</span><span class="p">),</span>
                                <span class="n">getTargetNode</span><span class="p">(</span><span class="n">N</span><span class="p">,</span> <span class="n">Ty</span><span class="p">,</span> <span class="n">DAG</span><span class="p">,</span> <span class="n">Flag</span><span class="p">));</span>
      <span class="k">return</span> <span class="n">DAG</span><span class="p">.</span><span class="n">getLoad</span><span class="p">(</span><span class="n">Ty</span><span class="p">,</span> <span class="n">DL</span><span class="p">,</span> <span class="n">Chain</span><span class="p">,</span> <span class="n">Tgt</span><span class="p">,</span> <span class="n">PtrInfo</span><span class="p">,</span> <span class="nb">false</span><span class="p">,</span> <span class="nb">false</span><span class="p">,</span> <span class="nb">false</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
    <span class="p">}</span>
    <span class="c1">//@getAddrGlobal }</span>

    <span class="c1">//@getAddrGlobalLargeGOT {</span>
    <span class="c1">// This method creates the following nodes, which are necessary for</span>
    <span class="c1">// computing a global symbol&#39;s address in large-GOT mode:</span>
    <span class="c1">//</span>
    <span class="c1">// (load (wrapper (add %hi(sym), $gp), %lo(sym)))</span>
    <span class="k">template</span><span class="o">&lt;</span><span class="k">class</span> <span class="nc">NodeTy</span><span class="o">&gt;</span>
    <span class="n">SDValue</span> <span class="n">getAddrGlobalLargeGOT</span><span class="p">(</span><span class="n">NodeTy</span> <span class="o">*</span><span class="n">N</span><span class="p">,</span> <span class="n">EVT</span> <span class="n">Ty</span><span class="p">,</span> <span class="n">SelectionDAG</span> <span class="o">&amp;</span><span class="n">DAG</span><span class="p">,</span>
                                  <span class="kt">unsigned</span> <span class="n">HiFlag</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="n">LoFlag</span><span class="p">,</span>
                                  <span class="n">SDValue</span> <span class="n">Chain</span><span class="p">,</span>
                                  <span class="k">const</span> <span class="n">MachinePointerInfo</span> <span class="o">&amp;</span><span class="n">PtrInfo</span><span class="p">)</span> <span class="k">const</span> <span class="p">{</span>
      <span class="n">SDLoc</span> <span class="n">DL</span><span class="p">(</span><span class="n">N</span><span class="p">);</span>
      <span class="n">SDValue</span> <span class="n">Hi</span> <span class="o">=</span> <span class="n">DAG</span><span class="p">.</span><span class="n">getNode</span><span class="p">(</span><span class="n">Cpu0ISD</span><span class="o">::</span><span class="n">Hi</span><span class="p">,</span> <span class="n">DL</span><span class="p">,</span> <span class="n">Ty</span><span class="p">,</span>
                               <span class="n">getTargetNode</span><span class="p">(</span><span class="n">N</span><span class="p">,</span> <span class="n">Ty</span><span class="p">,</span> <span class="n">DAG</span><span class="p">,</span> <span class="n">HiFlag</span><span class="p">));</span>
      <span class="n">Hi</span> <span class="o">=</span> <span class="n">DAG</span><span class="p">.</span><span class="n">getNode</span><span class="p">(</span><span class="n">ISD</span><span class="o">::</span><span class="n">ADD</span><span class="p">,</span> <span class="n">DL</span><span class="p">,</span> <span class="n">Ty</span><span class="p">,</span> <span class="n">Hi</span><span class="p">,</span> <span class="n">getGlobalReg</span><span class="p">(</span><span class="n">DAG</span><span class="p">,</span> <span class="n">Ty</span><span class="p">));</span>
      <span class="n">SDValue</span> <span class="n">Wrapper</span> <span class="o">=</span> <span class="n">DAG</span><span class="p">.</span><span class="n">getNode</span><span class="p">(</span><span class="n">Cpu0ISD</span><span class="o">::</span><span class="n">Wrapper</span><span class="p">,</span> <span class="n">DL</span><span class="p">,</span> <span class="n">Ty</span><span class="p">,</span> <span class="n">Hi</span><span class="p">,</span>
                                    <span class="n">getTargetNode</span><span class="p">(</span><span class="n">N</span><span class="p">,</span> <span class="n">Ty</span><span class="p">,</span> <span class="n">DAG</span><span class="p">,</span> <span class="n">LoFlag</span><span class="p">));</span>
      <span class="k">return</span> <span class="n">DAG</span><span class="p">.</span><span class="n">getLoad</span><span class="p">(</span><span class="n">Ty</span><span class="p">,</span> <span class="n">DL</span><span class="p">,</span> <span class="n">Chain</span><span class="p">,</span> <span class="n">Wrapper</span><span class="p">,</span> <span class="n">PtrInfo</span><span class="p">,</span> <span class="nb">false</span><span class="p">,</span> <span class="nb">false</span><span class="p">,</span> <span class="nb">false</span><span class="p">,</span>
                         <span class="mi">0</span><span class="p">);</span>
    <span class="p">}</span>
    <span class="c1">//@getAddrGlobalLargeGOT }</span>

    <span class="c1">//@getAddrNonPIC</span>
    <span class="c1">// This method creates the following nodes, which are necessary for</span>
    <span class="c1">// computing a symbol&#39;s address in non-PIC mode:</span>
    <span class="c1">//</span>
    <span class="c1">// (add %hi(sym), %lo(sym))</span>
    <span class="k">template</span><span class="o">&lt;</span><span class="k">class</span> <span class="nc">NodeTy</span><span class="o">&gt;</span>
    <span class="n">SDValue</span> <span class="n">getAddrNonPIC</span><span class="p">(</span><span class="n">NodeTy</span> <span class="o">*</span><span class="n">N</span><span class="p">,</span> <span class="n">EVT</span> <span class="n">Ty</span><span class="p">,</span> <span class="n">SelectionDAG</span> <span class="o">&amp;</span><span class="n">DAG</span><span class="p">)</span> <span class="k">const</span> <span class="p">{</span>
      <span class="n">SDLoc</span> <span class="n">DL</span><span class="p">(</span><span class="n">N</span><span class="p">);</span>
      <span class="n">SDValue</span> <span class="n">Hi</span> <span class="o">=</span> <span class="n">getTargetNode</span><span class="p">(</span><span class="n">N</span><span class="p">,</span> <span class="n">Ty</span><span class="p">,</span> <span class="n">DAG</span><span class="p">,</span> <span class="n">Cpu0II</span><span class="o">::</span><span class="n">MO_ABS_HI</span><span class="p">);</span>
      <span class="n">SDValue</span> <span class="n">Lo</span> <span class="o">=</span> <span class="n">getTargetNode</span><span class="p">(</span><span class="n">N</span><span class="p">,</span> <span class="n">Ty</span><span class="p">,</span> <span class="n">DAG</span><span class="p">,</span> <span class="n">Cpu0II</span><span class="o">::</span><span class="n">MO_ABS_LO</span><span class="p">);</span>
      <span class="k">return</span> <span class="n">DAG</span><span class="p">.</span><span class="n">getNode</span><span class="p">(</span><span class="n">ISD</span><span class="o">::</span><span class="n">ADD</span><span class="p">,</span> <span class="n">DL</span><span class="p">,</span> <span class="n">Ty</span><span class="p">,</span>
                         <span class="n">DAG</span><span class="p">.</span><span class="n">getNode</span><span class="p">(</span><span class="n">Cpu0ISD</span><span class="o">::</span><span class="n">Hi</span><span class="p">,</span> <span class="n">DL</span><span class="p">,</span> <span class="n">Ty</span><span class="p">,</span> <span class="n">Hi</span><span class="p">),</span>
                         <span class="n">DAG</span><span class="p">.</span><span class="n">getNode</span><span class="p">(</span><span class="n">Cpu0ISD</span><span class="o">::</span><span class="n">Lo</span><span class="p">,</span> <span class="n">DL</span><span class="p">,</span> <span class="n">Ty</span><span class="p">,</span> <span class="n">Lo</span><span class="p">));</span>
    <span class="p">}</span>
</pre></div>
</div>
<p class="rubric">lbdex/chapters/Chapter6_1/Cpu0ISelLowering.cpp</p>
<div class="highlight-c++"><div class="highlight"><pre><span class="n">SDValue</span> <span class="n">Cpu0TargetLowering</span><span class="o">::</span><span class="n">getGlobalReg</span><span class="p">(</span><span class="n">SelectionDAG</span> <span class="o">&amp;</span><span class="n">DAG</span><span class="p">,</span> <span class="n">EVT</span> <span class="n">Ty</span><span class="p">)</span> <span class="k">const</span> <span class="p">{</span>
  <span class="n">Cpu0FunctionInfo</span> <span class="o">*</span><span class="n">FI</span> <span class="o">=</span> <span class="n">DAG</span><span class="p">.</span><span class="n">getMachineFunction</span><span class="p">().</span><span class="n">getInfo</span><span class="o">&lt;</span><span class="n">Cpu0FunctionInfo</span><span class="o">&gt;</span><span class="p">();</span>
  <span class="k">return</span> <span class="n">DAG</span><span class="p">.</span><span class="n">getRegister</span><span class="p">(</span><span class="n">FI</span><span class="o">-&gt;</span><span class="n">getGlobalBaseReg</span><span class="p">(),</span> <span class="n">Ty</span><span class="p">);</span>
<span class="p">}</span>

<span class="c1">//@getTargetNode(GlobalAddressSDNode</span>
<span class="n">SDValue</span> <span class="n">Cpu0TargetLowering</span><span class="o">::</span><span class="n">getTargetNode</span><span class="p">(</span><span class="n">GlobalAddressSDNode</span> <span class="o">*</span><span class="n">N</span><span class="p">,</span> <span class="n">EVT</span> <span class="n">Ty</span><span class="p">,</span>
                                          <span class="n">SelectionDAG</span> <span class="o">&amp;</span><span class="n">DAG</span><span class="p">,</span>
                                          <span class="kt">unsigned</span> <span class="n">Flag</span><span class="p">)</span> <span class="k">const</span> <span class="p">{</span>
  <span class="k">return</span> <span class="n">DAG</span><span class="p">.</span><span class="n">getTargetGlobalAddress</span><span class="p">(</span><span class="n">N</span><span class="o">-&gt;</span><span class="n">getGlobal</span><span class="p">(),</span> <span class="n">SDLoc</span><span class="p">(</span><span class="n">N</span><span class="p">),</span> <span class="n">Ty</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">Flag</span><span class="p">);</span>
<span class="p">}</span>

<span class="c1">//@getTargetNode(ExternalSymbolSDNode</span>
<span class="n">SDValue</span> <span class="n">Cpu0TargetLowering</span><span class="o">::</span><span class="n">getTargetNode</span><span class="p">(</span><span class="n">ExternalSymbolSDNode</span> <span class="o">*</span><span class="n">N</span><span class="p">,</span> <span class="n">EVT</span> <span class="n">Ty</span><span class="p">,</span>
                                          <span class="n">SelectionDAG</span> <span class="o">&amp;</span><span class="n">DAG</span><span class="p">,</span>
                                          <span class="kt">unsigned</span> <span class="n">Flag</span><span class="p">)</span> <span class="k">const</span> <span class="p">{</span>
  <span class="k">return</span> <span class="n">DAG</span><span class="p">.</span><span class="n">getTargetExternalSymbol</span><span class="p">(</span><span class="n">N</span><span class="o">-&gt;</span><span class="n">getSymbol</span><span class="p">(),</span> <span class="n">Ty</span><span class="p">,</span> <span class="n">Flag</span><span class="p">);</span>
<span class="p">}</span>
</pre></div>
</div>
<div class="highlight-c++"><div class="highlight"><pre><span class="n">Cpu0TargetLowering</span><span class="o">::</span><span class="n">Cpu0TargetLowering</span><span class="p">(</span><span class="k">const</span> <span class="n">Cpu0TargetMachine</span> <span class="o">&amp;</span><span class="n">TM</span><span class="p">,</span>
                                       <span class="k">const</span> <span class="n">Cpu0Subtarget</span> <span class="o">&amp;</span><span class="n">STI</span><span class="p">)</span>
    <span class="o">:</span> <span class="n">TargetLowering</span><span class="p">(</span><span class="n">TM</span><span class="p">),</span> <span class="n">Subtarget</span><span class="p">(</span><span class="n">STI</span><span class="p">),</span> <span class="n">ABI</span><span class="p">(</span><span class="n">TM</span><span class="p">.</span><span class="n">getABI</span><span class="p">())</span> <span class="p">{</span>
</pre></div>
</div>
<div class="highlight-c++"><div class="highlight"><pre>  <span class="n">setOperationAction</span><span class="p">(</span><span class="n">ISD</span><span class="o">::</span><span class="n">GlobalAddress</span><span class="p">,</span>      <span class="n">MVT</span><span class="o">::</span><span class="n">i32</span><span class="p">,</span>   <span class="n">Custom</span><span class="p">);</span>
</pre></div>
</div>
<div class="highlight-c++"><div class="highlight"><pre><span class="p">}</span>
</pre></div>
</div>
<div class="highlight-c++"><div class="highlight"><pre><span class="n">SDValue</span> <span class="n">Cpu0TargetLowering</span><span class="o">::</span>
<span class="n">LowerOperation</span><span class="p">(</span><span class="n">SDValue</span> <span class="n">Op</span><span class="p">,</span> <span class="n">SelectionDAG</span> <span class="o">&amp;</span><span class="n">DAG</span><span class="p">)</span> <span class="k">const</span>
<span class="p">{</span>
  <span class="k">switch</span> <span class="p">(</span><span class="n">Op</span><span class="p">.</span><span class="n">getOpcode</span><span class="p">())</span>
  <span class="p">{</span>
</pre></div>
</div>
<div class="highlight-c++"><div class="highlight"><pre>  <span class="k">case</span> <span class="n">ISD</span>:<span class="o">:</span><span class="n">GlobalAddress</span><span class="o">:</span>      <span class="k">return</span> <span class="n">lowerGlobalAddress</span><span class="p">(</span><span class="n">Op</span><span class="p">,</span> <span class="n">DAG</span><span class="p">);</span>
</pre></div>
</div>
<div class="highlight-c++"><div class="highlight"><pre>  <span class="p">}</span>
  <span class="k">return</span> <span class="n">SDValue</span><span class="p">();</span>
<span class="p">}</span>
</pre></div>
</div>
<div class="highlight-c++"><div class="highlight"><pre><span class="n">SDValue</span> <span class="n">Cpu0TargetLowering</span><span class="o">::</span><span class="n">lowerGlobalAddress</span><span class="p">(</span><span class="n">SDValue</span> <span class="n">Op</span><span class="p">,</span>
                                               <span class="n">SelectionDAG</span> <span class="o">&amp;</span><span class="n">DAG</span><span class="p">)</span> <span class="k">const</span> <span class="p">{</span>
  <span class="c1">//@lowerGlobalAddress }</span>
  <span class="n">SDLoc</span> <span class="n">DL</span><span class="p">(</span><span class="n">Op</span><span class="p">);</span>
  <span class="k">const</span> <span class="n">Cpu0TargetObjectFile</span> <span class="o">*</span><span class="n">TLOF</span> <span class="o">=</span>
        <span class="k">static_cast</span><span class="o">&lt;</span><span class="k">const</span> <span class="n">Cpu0TargetObjectFile</span> <span class="o">*&gt;</span><span class="p">(</span>
            <span class="n">getTargetMachine</span><span class="p">().</span><span class="n">getObjFileLowering</span><span class="p">());</span>
  <span class="c1">//@lga 1 {</span>
  <span class="n">EVT</span> <span class="n">Ty</span> <span class="o">=</span> <span class="n">Op</span><span class="p">.</span><span class="n">getValueType</span><span class="p">();</span>
  <span class="n">GlobalAddressSDNode</span> <span class="o">*</span><span class="n">N</span> <span class="o">=</span> <span class="n">cast</span><span class="o">&lt;</span><span class="n">GlobalAddressSDNode</span><span class="o">&gt;</span><span class="p">(</span><span class="n">Op</span><span class="p">);</span>
  <span class="k">const</span> <span class="n">GlobalValue</span> <span class="o">*</span><span class="n">GV</span> <span class="o">=</span> <span class="n">N</span><span class="o">-&gt;</span><span class="n">getGlobal</span><span class="p">();</span>
  <span class="c1">//@lga 1 }</span>

  <span class="k">if</span> <span class="p">(</span><span class="n">getTargetMachine</span><span class="p">().</span><span class="n">getRelocationModel</span><span class="p">()</span> <span class="o">!=</span> <span class="n">Reloc</span><span class="o">::</span><span class="n">PIC_</span><span class="p">)</span> <span class="p">{</span>
    <span class="c1">//@ %gp_rel relocation</span>
    <span class="k">if</span> <span class="p">(</span><span class="n">TLOF</span><span class="o">-&gt;</span><span class="n">IsGlobalInSmallSection</span><span class="p">(</span><span class="n">GV</span><span class="p">,</span> <span class="n">getTargetMachine</span><span class="p">()))</span> <span class="p">{</span>
      <span class="n">SDValue</span> <span class="n">GA</span> <span class="o">=</span> <span class="n">DAG</span><span class="p">.</span><span class="n">getTargetGlobalAddress</span><span class="p">(</span><span class="n">GV</span><span class="p">,</span> <span class="n">DL</span><span class="p">,</span> <span class="n">MVT</span><span class="o">::</span><span class="n">i32</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
                                              <span class="n">Cpu0II</span><span class="o">::</span><span class="n">MO_GPREL</span><span class="p">);</span>
      <span class="n">SDValue</span> <span class="n">GPRelNode</span> <span class="o">=</span> <span class="n">DAG</span><span class="p">.</span><span class="n">getNode</span><span class="p">(</span><span class="n">Cpu0ISD</span><span class="o">::</span><span class="n">GPRel</span><span class="p">,</span> <span class="n">DL</span><span class="p">,</span>
                                      <span class="n">DAG</span><span class="p">.</span><span class="n">getVTList</span><span class="p">(</span><span class="n">MVT</span><span class="o">::</span><span class="n">i32</span><span class="p">),</span> <span class="n">GA</span><span class="p">);</span>
      <span class="n">SDValue</span> <span class="n">GPReg</span> <span class="o">=</span> <span class="n">DAG</span><span class="p">.</span><span class="n">getRegister</span><span class="p">(</span><span class="n">Cpu0</span><span class="o">::</span><span class="n">GP</span><span class="p">,</span> <span class="n">MVT</span><span class="o">::</span><span class="n">i32</span><span class="p">);</span>
      <span class="k">return</span> <span class="n">DAG</span><span class="p">.</span><span class="n">getNode</span><span class="p">(</span><span class="n">ISD</span><span class="o">::</span><span class="n">ADD</span><span class="p">,</span> <span class="n">DL</span><span class="p">,</span> <span class="n">MVT</span><span class="o">::</span><span class="n">i32</span><span class="p">,</span> <span class="n">GPReg</span><span class="p">,</span> <span class="n">GPRelNode</span><span class="p">);</span>
    <span class="p">}</span>

    <span class="c1">//@ %hi/%lo relocation</span>
    <span class="k">return</span> <span class="n">getAddrNonPIC</span><span class="p">(</span><span class="n">N</span><span class="p">,</span> <span class="n">Ty</span><span class="p">,</span> <span class="n">DAG</span><span class="p">);</span>
  <span class="p">}</span>

  <span class="k">if</span> <span class="p">(</span><span class="n">GV</span><span class="o">-&gt;</span><span class="n">hasInternalLinkage</span><span class="p">()</span> <span class="o">||</span> <span class="p">(</span><span class="n">GV</span><span class="o">-&gt;</span><span class="n">hasLocalLinkage</span><span class="p">()</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="n">isa</span><span class="o">&lt;</span><span class="n">Function</span><span class="o">&gt;</span><span class="p">(</span><span class="n">GV</span><span class="p">)))</span>
    <span class="k">return</span> <span class="n">getAddrLocal</span><span class="p">(</span><span class="n">N</span><span class="p">,</span> <span class="n">Ty</span><span class="p">,</span> <span class="n">DAG</span><span class="p">);</span>

  <span class="c1">//@large section</span>
  <span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">TLOF</span><span class="o">-&gt;</span><span class="n">IsGlobalInSmallSection</span><span class="p">(</span><span class="n">GV</span><span class="p">,</span> <span class="n">getTargetMachine</span><span class="p">()))</span>
    <span class="k">return</span> <span class="n">getAddrGlobalLargeGOT</span><span class="p">(</span><span class="n">N</span><span class="p">,</span> <span class="n">Ty</span><span class="p">,</span> <span class="n">DAG</span><span class="p">,</span> <span class="n">Cpu0II</span><span class="o">::</span><span class="n">MO_GOT_HI16</span><span class="p">,</span>
                                 <span class="n">Cpu0II</span><span class="o">::</span><span class="n">MO_GOT_LO16</span><span class="p">,</span> <span class="n">DAG</span><span class="p">.</span><span class="n">getEntryNode</span><span class="p">(),</span> 
                                 <span class="n">MachinePointerInfo</span><span class="o">::</span><span class="n">getGOT</span><span class="p">());</span>
  <span class="k">return</span> <span class="nf">getAddrGlobal</span><span class="p">(</span><span class="n">N</span><span class="p">,</span> <span class="n">Ty</span><span class="p">,</span> <span class="n">DAG</span><span class="p">,</span> <span class="n">Cpu0II</span><span class="o">::</span><span class="n">MO_GOT16</span><span class="p">,</span> <span class="n">DAG</span><span class="p">.</span><span class="n">getEntryNode</span><span class="p">(),</span> 
                       <span class="n">MachinePointerInfo</span><span class="o">::</span><span class="n">getGOT</span><span class="p">());</span>
<span class="p">}</span>
</pre></div>
</div>
<p>The setOperationAction(ISD::GlobalAddress, MVT::i32, Custom) tells <tt class="docutils literal"><span class="pre">llc</span></tt> that
we implement global address operation in C++ function
Cpu0TargetLowering::LowerOperation(). LLVM will call this function only when
llvm want to translate IR DAG of loading global variable into machine code.
Although all the Custom type of IR operations set by
setOperationAction(ISD::XXX, MVT::XXX, Custom) in construction function
Cpu0TargetLowering() will invoke llvm to call
Cpu0TargetLowering::LowerOperation() in stage &#8220;Legalized selection DAG&#8221;, the
global address access operation can be identified by checking whether the opcode
of DAG Node is ISD::GlobalAddress or not, furthmore.</p>
<p>Finally, add the following code in Cpu0ISelDAGToDAG.cpp and Cpu0InstrInfo.td.</p>
<p class="rubric">lbdex/chapters/Chapter6_1/Cpu0ISelDAGToDAG.h</p>
<div class="highlight-c++"><div class="highlight"><pre>  <span class="n">SDNode</span> <span class="o">*</span><span class="nf">getGlobalBaseReg</span><span class="p">();</span>
</pre></div>
</div>
<p class="rubric">lbdex/chapters/Chapter6_1/Cpu0ISelDAGToDAG.cpp</p>
<div class="highlight-c++"><div class="highlight"><pre><span class="c1">/// getGlobalBaseReg - Output the instructions required to put the</span>
<span class="c1">/// GOT address into a register.</span>
<span class="n">SDNode</span> <span class="o">*</span><span class="n">Cpu0DAGToDAGISel</span><span class="o">::</span><span class="n">getGlobalBaseReg</span><span class="p">()</span> <span class="p">{</span>
  <span class="kt">unsigned</span> <span class="n">GlobalBaseReg</span> <span class="o">=</span> <span class="n">MF</span><span class="o">-&gt;</span><span class="n">getInfo</span><span class="o">&lt;</span><span class="n">Cpu0FunctionInfo</span><span class="o">&gt;</span><span class="p">()</span><span class="o">-&gt;</span><span class="n">getGlobalBaseReg</span><span class="p">();</span>
  <span class="k">return</span> <span class="n">CurDAG</span><span class="o">-&gt;</span><span class="n">getRegister</span><span class="p">(</span><span class="n">GlobalBaseReg</span><span class="p">,</span> <span class="n">getTargetLowering</span><span class="p">()</span><span class="o">-&gt;</span><span class="n">getPointerTy</span><span class="p">(</span>
                                                <span class="n">CurDAG</span><span class="o">-&gt;</span><span class="n">getDataLayout</span><span class="p">()))</span>
      <span class="p">.</span><span class="n">getNode</span><span class="p">();</span>
<span class="p">}</span>
</pre></div>
</div>
<div class="highlight-c++"><div class="highlight"><pre><span class="c1">/// ComplexPattern used on Cpu0InstrInfo</span>
<span class="c1">/// Used on Cpu0 Load/Store instructions</span>
<span class="kt">bool</span> <span class="n">Cpu0DAGToDAGISel</span><span class="o">::</span>
<span class="n">SelectAddr</span><span class="p">(</span><span class="n">SDNode</span> <span class="o">*</span><span class="n">Parent</span><span class="p">,</span> <span class="n">SDValue</span> <span class="n">Addr</span><span class="p">,</span> <span class="n">SDValue</span> <span class="o">&amp;</span><span class="n">Base</span><span class="p">,</span> <span class="n">SDValue</span> <span class="o">&amp;</span><span class="n">Offset</span><span class="p">)</span> <span class="p">{</span>
</pre></div>
</div>
<div class="highlight-c++"><div class="highlight"><pre>  <span class="c1">// on PIC code Load GA</span>
  <span class="k">if</span> <span class="p">(</span><span class="n">Addr</span><span class="p">.</span><span class="n">getOpcode</span><span class="p">()</span> <span class="o">==</span> <span class="n">Cpu0ISD</span><span class="o">::</span><span class="n">Wrapper</span><span class="p">)</span> <span class="p">{</span>
    <span class="n">Base</span>   <span class="o">=</span> <span class="n">Addr</span><span class="p">.</span><span class="n">getOperand</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>
    <span class="n">Offset</span> <span class="o">=</span> <span class="n">Addr</span><span class="p">.</span><span class="n">getOperand</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
    <span class="k">return</span> <span class="nb">true</span><span class="p">;</span>
  <span class="p">}</span>

  <span class="c1">//@static</span>
  <span class="k">if</span> <span class="p">(</span><span class="n">TM</span><span class="p">.</span><span class="n">getRelocationModel</span><span class="p">()</span> <span class="o">!=</span> <span class="n">Reloc</span><span class="o">::</span><span class="n">PIC_</span><span class="p">)</span> <span class="p">{</span>
    <span class="k">if</span> <span class="p">((</span><span class="n">Addr</span><span class="p">.</span><span class="n">getOpcode</span><span class="p">()</span> <span class="o">==</span> <span class="n">ISD</span><span class="o">::</span><span class="n">TargetExternalSymbol</span> <span class="o">||</span>
        <span class="n">Addr</span><span class="p">.</span><span class="n">getOpcode</span><span class="p">()</span> <span class="o">==</span> <span class="n">ISD</span><span class="o">::</span><span class="n">TargetGlobalAddress</span><span class="p">))</span>
      <span class="k">return</span> <span class="nb">false</span><span class="p">;</span>
  <span class="p">}</span>
</pre></div>
</div>
<div class="highlight-c++"><div class="highlight"><pre>  <span class="p">...</span>
<span class="p">}</span>
</pre></div>
</div>
<div class="highlight-c++"><div class="highlight"><pre><span class="c1">/// Select instructions not customized! Used for</span>
<span class="c1">/// expanded, promoted and normal instructions</span>
<span class="n">SDNode</span><span class="o">*</span> <span class="n">Cpu0DAGToDAGISel</span><span class="o">::</span><span class="n">Select</span><span class="p">(</span><span class="n">SDNode</span> <span class="o">*</span><span class="n">Node</span><span class="p">)</span> <span class="p">{</span>
</pre></div>
</div>
<div class="highlight-c++"><div class="highlight"><pre>  <span class="c1">// Get target GOT address.</span>
  <span class="k">case</span> <span class="n">ISD</span>:<span class="o">:</span><span class="n">GLOBAL_OFFSET_TABLE</span><span class="o">:</span>
    <span class="k">return</span> <span class="n">getGlobalBaseReg</span><span class="p">();</span>
</pre></div>
</div>
<div class="highlight-c++"><div class="highlight"><pre>  <span class="p">...</span>
<span class="p">}</span>
</pre></div>
</div>
<p class="rubric">lbdex/chapters/Chapter6_1/Cpu0InstrInfo.td</p>
<div class="highlight-c++"><div class="highlight"><pre><span class="c1">// Hi and Lo nodes are used to handle global addresses. Used on</span>
<span class="c1">// Cpu0ISelLowering to lower stuff like GlobalAddress, ExternalSymbol</span>
<span class="c1">// static model. (nothing to do with Cpu0 Registers Hi and Lo)</span>
<span class="n">def</span> <span class="n">Cpu0Hi</span>    <span class="o">:</span> <span class="n">SDNode</span><span class="o">&lt;</span><span class="s">&quot;Cpu0ISD::Hi&quot;</span><span class="p">,</span> <span class="n">SDTIntUnaryOp</span><span class="o">&gt;</span><span class="p">;</span>
<span class="n">def</span> <span class="n">Cpu0Lo</span>    <span class="o">:</span> <span class="n">SDNode</span><span class="o">&lt;</span><span class="s">&quot;Cpu0ISD::Lo&quot;</span><span class="p">,</span> <span class="n">SDTIntUnaryOp</span><span class="o">&gt;</span><span class="p">;</span>
<span class="n">def</span> <span class="n">Cpu0GPRel</span> <span class="o">:</span> <span class="n">SDNode</span><span class="o">&lt;</span><span class="s">&quot;Cpu0ISD::GPRel&quot;</span><span class="p">,</span> <span class="n">SDTIntUnaryOp</span><span class="o">&gt;</span><span class="p">;</span>
</pre></div>
</div>
<div class="highlight-c++"><div class="highlight"><pre><span class="n">def</span> <span class="n">Cpu0Wrapper</span>    <span class="o">:</span> <span class="n">SDNode</span><span class="o">&lt;</span><span class="s">&quot;Cpu0ISD::Wrapper&quot;</span><span class="p">,</span> <span class="n">SDTIntBinOp</span><span class="o">&gt;</span><span class="p">;</span>
</pre></div>
</div>
<div class="highlight-c++"><div class="highlight"><pre><span class="n">def</span> <span class="n">RelocPIC</span>    <span class="o">:</span>     <span class="n">Predicate</span><span class="o">&lt;</span><span class="s">&quot;TM.getRelocationModel() == Reloc::PIC_&quot;</span><span class="o">&gt;</span><span class="p">;</span>
</pre></div>
</div>
<div class="highlight-c++"><div class="highlight"><pre>// hi/lo relocs
let Predicates = [Ch6_1] in {
def : Pat&lt;(Cpu0Hi tglobaladdr:$in), (LUi tglobaladdr:$in)&gt;;
}
</pre></div>
</div>
<div class="highlight-c++"><div class="highlight"><pre>let Predicates = [Ch6_1] in {
def : Pat&lt;(add CPURegs:$hi, (Cpu0Lo tglobaladdr:$lo)),
          (ORi CPURegs:$hi, tglobaladdr:$lo)&gt;;
}
</pre></div>
</div>
<div class="highlight-c++"><div class="highlight"><pre>// gp_rel relocs
let Predicates = [Ch6_1] in {
def : Pat&lt;(add CPURegs:$gp, (Cpu0GPRel tglobaladdr:$in)),
          (ORi CPURegs:$gp, tglobaladdr:$in)&gt;;
}

//@ wrapper_pic
let Predicates = [Ch6_1] in {
class WrapperPat&lt;SDNode node, Instruction ORiOp, RegisterClass RC&gt;:
      Pat&lt;(Cpu0Wrapper RC:$gp, node:$in),
              (ORiOp RC:$gp, node:$in)&gt;;

def : WrapperPat&lt;tglobaladdr, ORi, GPROut&gt;;
}
</pre></div>
</div>
</div>
<div class="section" id="static-mode">
<h2><a class="toc-backref" href="#id10">Static mode</a><a class="headerlink" href="#static-mode" title="Permalink to this headline">¶</a></h2>
<p>From Table: Cpu0 global variable options, option cpu0-use-small-section=false
puts the global varibale in data/bss while cpu0-use-small-section=true puts in
sdata/sbss. The sdata stands for small data area.
Section data and sdata are areas for global variables with initial value (such
as int gI = 100 in this example) while Section bss and sbss are areas for
global variables without initial value (for instance, int gI;).</p>
<div class="section" id="data-or-bss">
<h3><a class="toc-backref" href="#id11">data or bss</a><a class="headerlink" href="#data-or-bss" title="Permalink to this headline">¶</a></h3>
<p>The data/bss are 32 bits addressable areas since Cpu0 is a 32 bits architecture.
Option cpu0-use-small-section=false will generate the following instructions.</p>
<div class="highlight-bash"><div class="highlight"><pre>  ...
  lui <span class="nv">$2</span>, %hi<span class="o">(</span>gI<span class="o">)</span>
  ori <span class="nv">$2</span>, <span class="nv">$2</span>, %lo<span class="o">(</span>gI<span class="o">)</span>
  ld  <span class="nv">$2</span>, 0<span class="o">(</span><span class="nv">$2</span><span class="o">)</span>
  ...
  .type       gStart,@object          <span class="c"># @gStart</span>
  .data
  .globl      gStart
  .align      2
gStart:
  .4byte      2                       <span class="c"># 0x2</span>
  .size       gStart, 4

  .type       gI,@object              <span class="c"># @gI</span>
  .globl      gI
  .align      2
gI:
  .4byte      100                     <span class="c"># 0x64</span>
  .size       gI, 4
</pre></div>
</div>
<p>As above code, it loads the high address part of gI PC relative address
(16 bits) to register $2 and shift 16 bits.
Now, the register $2 got it&#8217;s high part of gI absolute address.
Next, it adds register $2 and low part of gI absolute address into $2.
At this point, it gets the gI memory address. Finally, it gets the gI content by
instruction &#8220;ld $2, 0($2)&#8221;.
The <tt class="docutils literal"><span class="pre">llc</span> <span class="pre">-relocation-model=static</span></tt> is for absolute address mode which must be
used in static link mode. The dynamic link must be encoded with Position
Independent Addressing.
As you can see, the PC relative address can be solved in static link (
The offset between .data and instruction &#8220;ori $2, $zero, %hi(gI)&#8221; can be
caculated). Since Cpu0 uses PC relative address coding, this program can be
loaded to any address and run correctly there.
If this program uses absolute address and can be loaded at a specific address
known at link stage, the relocation record of gI variable access instruction
such as &#8220;ori $2, $zero, %hi(gI)&#8221; and &#8220;ori       $2, $2, %lo(gI)&#8221; can be solved
at link time. On the other hand,
if this program use absolute address and the loading address is known at load
time, then this relocation record will be solved by loader at loading time.</p>
<p>IsGlobalInSmallSection() returns true or false depends on UseSmallSectionOpt.</p>
<p>The code fragment of lowerGlobalAddress() as the following corresponding option
<tt class="docutils literal"><span class="pre">llc</span> <span class="pre">-relocation-model=static</span> <span class="pre">-cpu0-use-small-section=false</span></tt> will translate DAG
(GlobalAddress&lt;i32* &#64;gI&gt; 0) into
(add Cpu0ISD::Hi&lt;gI offset Hi16&gt; Cpu0ISD::Lo&lt;gI offset Lo16&gt;) in
stage &#8220;Legalized selection DAG&#8221; as below.</p>
<p class="rubric">lbdex/chapters/Chapter6_1/Cpu0ISelLowering.h</p>
<div class="highlight-c++"><div class="highlight"><pre>    <span class="c1">// This method creates the following nodes, which are necessary for</span>
    <span class="c1">// computing a symbol&#39;s address in non-PIC mode:</span>
    <span class="c1">//</span>
    <span class="c1">// (add %hi(sym), %lo(sym))</span>
    <span class="k">template</span><span class="o">&lt;</span><span class="k">class</span> <span class="nc">NodeTy</span><span class="o">&gt;</span>
    <span class="n">SDValue</span> <span class="n">getAddrNonPIC</span><span class="p">(</span><span class="n">NodeTy</span> <span class="o">*</span><span class="n">N</span><span class="p">,</span> <span class="n">EVT</span> <span class="n">Ty</span><span class="p">,</span> <span class="n">SelectionDAG</span> <span class="o">&amp;</span><span class="n">DAG</span><span class="p">)</span> <span class="k">const</span> <span class="p">{</span>
      <span class="n">SDLoc</span> <span class="n">DL</span><span class="p">(</span><span class="n">N</span><span class="p">);</span>
      <span class="n">SDValue</span> <span class="n">Hi</span> <span class="o">=</span> <span class="n">getTargetNode</span><span class="p">(</span><span class="n">N</span><span class="p">,</span> <span class="n">Ty</span><span class="p">,</span> <span class="n">DAG</span><span class="p">,</span> <span class="n">Cpu0II</span><span class="o">::</span><span class="n">MO_ABS_HI</span><span class="p">);</span>
      <span class="n">SDValue</span> <span class="n">Lo</span> <span class="o">=</span> <span class="n">getTargetNode</span><span class="p">(</span><span class="n">N</span><span class="p">,</span> <span class="n">Ty</span><span class="p">,</span> <span class="n">DAG</span><span class="p">,</span> <span class="n">Cpu0II</span><span class="o">::</span><span class="n">MO_ABS_LO</span><span class="p">);</span>
      <span class="k">return</span> <span class="n">DAG</span><span class="p">.</span><span class="n">getNode</span><span class="p">(</span><span class="n">ISD</span><span class="o">::</span><span class="n">ADD</span><span class="p">,</span> <span class="n">DL</span><span class="p">,</span> <span class="n">Ty</span><span class="p">,</span>
                         <span class="n">DAG</span><span class="p">.</span><span class="n">getNode</span><span class="p">(</span><span class="n">Cpu0ISD</span><span class="o">::</span><span class="n">Hi</span><span class="p">,</span> <span class="n">DL</span><span class="p">,</span> <span class="n">Ty</span><span class="p">,</span> <span class="n">Hi</span><span class="p">),</span>
                         <span class="n">DAG</span><span class="p">.</span><span class="n">getNode</span><span class="p">(</span><span class="n">Cpu0ISD</span><span class="o">::</span><span class="n">Lo</span><span class="p">,</span> <span class="n">DL</span><span class="p">,</span> <span class="n">Ty</span><span class="p">,</span> <span class="n">Lo</span><span class="p">));</span>
    <span class="p">}</span>
</pre></div>
</div>
<p class="rubric">lbdex/chapters/Chapter6_1/Cpu0ISelLowering.cpp</p>
<div class="highlight-c++"><div class="highlight"><pre><span class="n">SDValue</span> <span class="n">Cpu0TargetLowering</span><span class="o">::</span><span class="n">getTargetNode</span><span class="p">(</span><span class="n">GlobalAddressSDNode</span> <span class="o">*</span><span class="n">N</span><span class="p">,</span> <span class="n">EVT</span> <span class="n">Ty</span><span class="p">,</span>
                                          <span class="n">SelectionDAG</span> <span class="o">&amp;</span><span class="n">DAG</span><span class="p">,</span>
                                          <span class="kt">unsigned</span> <span class="n">Flag</span><span class="p">)</span> <span class="k">const</span> <span class="p">{</span>
  <span class="k">return</span> <span class="n">DAG</span><span class="p">.</span><span class="n">getTargetGlobalAddress</span><span class="p">(</span><span class="n">N</span><span class="o">-&gt;</span><span class="n">getGlobal</span><span class="p">(),</span> <span class="n">SDLoc</span><span class="p">(</span><span class="n">N</span><span class="p">),</span> <span class="n">Ty</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">Flag</span><span class="p">);</span>
<span class="p">}</span>
</pre></div>
</div>
<div class="highlight-c++"><div class="highlight"><pre><span class="n">SDValue</span> <span class="n">Cpu0TargetLowering</span><span class="o">::</span><span class="n">lowerGlobalAddress</span><span class="p">(</span><span class="n">SDValue</span> <span class="n">Op</span><span class="p">,</span>
                                               <span class="n">SelectionDAG</span> <span class="o">&amp;</span><span class="n">DAG</span><span class="p">)</span> <span class="k">const</span> <span class="p">{</span>
  <span class="p">...</span>
  <span class="n">EVT</span> <span class="n">Ty</span> <span class="o">=</span> <span class="n">Op</span><span class="p">.</span><span class="n">getValueType</span><span class="p">();</span>
  <span class="n">GlobalAddressSDNode</span> <span class="o">*</span><span class="n">N</span> <span class="o">=</span> <span class="n">cast</span><span class="o">&lt;</span><span class="n">GlobalAddressSDNode</span><span class="o">&gt;</span><span class="p">(</span><span class="n">Op</span><span class="p">);</span>
  <span class="p">..</span>

  <span class="k">if</span> <span class="p">(</span><span class="n">getTargetMachine</span><span class="p">().</span><span class="n">getRelocationModel</span><span class="p">()</span> <span class="o">!=</span> <span class="n">Reloc</span><span class="o">::</span><span class="n">PIC_</span><span class="p">)</span> <span class="p">{</span>
    <span class="p">...</span>
    <span class="c1">// %hi/%lo relocation</span>
    <span class="k">return</span> <span class="n">getAddrNonPIC</span><span class="p">(</span><span class="n">N</span><span class="p">,</span> <span class="n">Ty</span><span class="p">,</span> <span class="n">DAG</span><span class="p">);</span>
  <span class="p">}</span>
  <span class="p">...</span>
<span class="p">}</span>
</pre></div>
</div>
<div class="highlight-bash"><div class="highlight"><pre>118-165-78-166:input Jonathan<span class="nv">$ </span>clang -target mips-unknown-linux-gnu -c
ch6_1.cpp -emit-llvm -o ch6_1.bc
118-165-78-166:input Jonathan<span class="nv">$ </span>/Users/Jonathan/llvm/test/cmake_debug_build/
Debug/bin/llc -march<span class="o">=</span>cpu0 -relocation-model<span class="o">=</span>static -cpu0-use-small-section<span class="o">=</span><span class="nb">false</span>
-filetype<span class="o">=</span>asm -debug ch6_1.bc -o -

...
Type-legalized selection DAG: BB#0 <span class="s1">&#39;_Z3funv:entry&#39;</span>
SelectionDAG has 12 nodes:
  ...
      0x7ffd5902cc10: &lt;multiple use&gt;
    0x7ffd5902cf10: <span class="nv">ch</span> <span class="o">=</span> store 0x7ffd5902cd10, 0x7ffd5902ca10, 0x7ffd5902ce10,
    0x7ffd5902cc10&lt;ST4<span class="o">[</span>%c<span class="o">]</span>&gt; <span class="o">[</span><span class="nv">ORD</span><span class="o">=</span>2<span class="o">]</span> <span class="o">[</span><span class="nv">ID</span><span class="o">=</span>-3<span class="o">]</span>

    0x7ffd5902d010: <span class="nv">i32</span> <span class="o">=</span> GlobalAddress&lt;i32* @gI&gt; 0 <span class="o">[</span><span class="nv">ORD</span><span class="o">=</span>3<span class="o">]</span> <span class="o">[</span><span class="nv">ID</span><span class="o">=</span>-3<span class="o">]</span>

    0x7ffd5902cc10: &lt;multiple use&gt;
  0x7ffd5902d110: i32,ch <span class="o">=</span> load 0x7ffd5902cf10, 0x7ffd5902d010,
  0x7ffd5902cc10&lt;LD4<span class="o">[</span>@gI<span class="o">]</span>&gt; <span class="o">[</span><span class="nv">ORD</span><span class="o">=</span>3<span class="o">]</span> <span class="o">[</span><span class="nv">ID</span><span class="o">=</span>-3<span class="o">]</span>
  ...

Legalized selection DAG: BB#0 <span class="s1">&#39;_Z3funv:entry&#39;</span>
SelectionDAG has 16 nodes:
  ...
      0x7ffd5902cc10: &lt;multiple use&gt;
    0x7ffd5902cf10: <span class="nv">ch</span> <span class="o">=</span> store 0x7ffd5902cd10, 0x7ffd5902ca10, 0x7ffd5902ce10,
    0x7ffd5902cc10&lt;ST4<span class="o">[</span>%c<span class="o">]</span>&gt; <span class="o">[</span><span class="nv">ORD</span><span class="o">=</span>2<span class="o">]</span> <span class="o">[</span><span class="nv">ID</span><span class="o">=</span>8<span class="o">]</span>

        0x7ffd5902d310: <span class="nv">i32</span> <span class="o">=</span> TargetGlobalAddress&lt;i32* @gI&gt; 0 <span class="o">[</span><span class="nv">TF</span><span class="o">=</span>5<span class="o">]</span>

      0x7ffd5902d710: <span class="nv">i32</span> <span class="o">=</span> Cpu0ISD::Hi 0x7ffd5902d310

        0x7ffd5902d610: <span class="nv">i32</span> <span class="o">=</span> TargetGlobalAddress&lt;i32* @gI&gt; 0 <span class="o">[</span><span class="nv">TF</span><span class="o">=</span>6<span class="o">]</span>

      0x7ffd5902d810: <span class="nv">i32</span> <span class="o">=</span> Cpu0ISD::Lo 0x7ffd5902d610

    0x7ffd5902fe10: <span class="nv">i32</span> <span class="o">=</span> add 0x7ffd5902d710, 0x7ffd5902d810

    0x7ffd5902cc10: &lt;multiple use&gt;
  0x7ffd5902d110: i32,ch <span class="o">=</span> load 0x7ffd5902cf10, 0x7ffd5902fe10,
  0x7ffd5902cc10&lt;LD4<span class="o">[</span>@gI<span class="o">]</span>&gt; <span class="o">[</span><span class="nv">ORD</span><span class="o">=</span>3<span class="o">]</span> <span class="o">[</span><span class="nv">ID</span><span class="o">=</span>9<span class="o">]</span>
</pre></div>
</div>
<p>Finally, the pattern defined in Cpu0InstrInfo.td as the following will translate
DAG (add Cpu0ISD::Hi&lt;gI offset Hi16&gt; Cpu0ISD::Lo&lt;gI offset Lo16&gt;) into Cpu0
instructions as below.</p>
<p class="rubric">lbdex/chapters/Chapter6_1/Cpu0InstrInfo.td</p>
<div class="highlight-c++"><div class="highlight"><pre><span class="c1">// Hi and Lo nodes are used to handle global addresses. Used on</span>
<span class="c1">// Cpu0ISelLowering to lower stuff like GlobalAddress, ExternalSymbol</span>
<span class="c1">// static model. (nothing to do with Cpu0 Registers Hi and Lo)</span>
<span class="n">def</span> <span class="n">Cpu0Hi</span>    <span class="o">:</span> <span class="n">SDNode</span><span class="o">&lt;</span><span class="s">&quot;Cpu0ISD::Hi&quot;</span><span class="p">,</span> <span class="n">SDTIntUnaryOp</span><span class="o">&gt;</span><span class="p">;</span>
<span class="n">def</span> <span class="n">Cpu0Lo</span>    <span class="o">:</span> <span class="n">SDNode</span><span class="o">&lt;</span><span class="s">&quot;Cpu0ISD::Lo&quot;</span><span class="p">,</span> <span class="n">SDTIntUnaryOp</span><span class="o">&gt;</span><span class="p">;</span>
</pre></div>
</div>
<div class="highlight-c++"><div class="highlight"><pre>// hi/lo relocs
let Predicates = [Ch6_1] in {
def : Pat&lt;(Cpu0Hi tglobaladdr:$in), (LUi tglobaladdr:$in)&gt;;
}
</pre></div>
</div>
<div class="highlight-c++"><div class="highlight"><pre>let Predicates = [Ch6_1] in {
def : Pat&lt;(add CPURegs:$hi, (Cpu0Lo tglobaladdr:$lo)),
          (ORi CPURegs:$hi, tglobaladdr:$lo)&gt;;
}
</pre></div>
</div>
<div class="highlight-bash"><div class="highlight"><pre>...
lui <span class="nv">$2</span>, %hi<span class="o">(</span>gI<span class="o">)</span>
ori <span class="nv">$2</span>, <span class="nv">$2</span>, %lo<span class="o">(</span>gI<span class="o">)</span>
...
</pre></div>
</div>
<p>As above, Pat&lt;(...),(...)&gt; include two lists of DAGs.
The left is IR DAG and the right is machine instruction DAG.
&#8220;Pat&lt;(Cpu0Hi tglobaladdr:$in), (LUi, tglobaladdr:$in)&gt;;&#8221; will
translate DAG (Cpu0ISD::Hi tglobaladdr) into (lui (ori ZERO, tglobaladdr), 16).
&#8220;Pat&lt;(add CPURegs:$hi, (Cpu0Lo tglobaladdr:$lo)), (ORi CPURegs:$hi,
tglobaladdr:$lo)&gt;;&#8221; will translate DAG (add Cpu0ISD::Hi, Cpu0ISD::Lo) into Cpu0
instruction (ori Cpu0ISD::Hi, Cpu0ISD::Lo).</p>
</div>
<div class="section" id="sdata-or-sbss">
<h3><a class="toc-backref" href="#id12">sdata or sbss</a><a class="headerlink" href="#sdata-or-sbss" title="Permalink to this headline">¶</a></h3>
<p>The sdata/sbss are 16 bits addressable areas which placed in ELF for fast access.
Option cpu0-use-small-section=true will generate the following instructions.</p>
<div class="highlight-bash"><div class="highlight"><pre>  ori <span class="nv">$2</span>, <span class="nv">$gp</span>, %gp_rel<span class="o">(</span>gI<span class="o">)</span>
  ld  <span class="nv">$2</span>, 0<span class="o">(</span><span class="nv">$2</span><span class="o">)</span>
  ...
  .type       gStart,@object          <span class="c"># @gStart</span>
  .section    .sdata,<span class="s2">&quot;aw&quot;</span>,@progbits
  .globl      gStart
  .align      2
gStart:
  .4byte      2                       <span class="c"># 0x2</span>
  .size       gStart, 4

  .type       gI,@object              <span class="c"># @gI</span>
  .globl      gI
  .align      2
gI:
  .4byte      100                     <span class="c"># 0x64</span>
  .size       gI, 4
</pre></div>
</div>
<p>The code fragment of lowerGlobalAddress() as the following corresponding option
<tt class="docutils literal"><span class="pre">llc</span> <span class="pre">-relocation-model=static</span> <span class="pre">-cpu0-use-small-section=true</span></tt> will translate DAG
(GlobalAddress&lt;i32* &#64;gI&gt; 0) into
(add register %GP Cpu0ISD::GPRel&lt;gI offset&gt;) in
stage &#8220;Legalized selection DAG&#8221; as below.</p>
<p class="rubric">lbdex/chapters/Chapter6_1/Cpu0ISelLowering.cpp</p>
<div class="highlight-c++"><div class="highlight"><pre><span class="n">SDValue</span> <span class="n">Cpu0TargetLowering</span><span class="o">::</span><span class="n">lowerGlobalAddress</span><span class="p">(</span><span class="n">SDValue</span> <span class="n">Op</span><span class="p">,</span>
                                               <span class="n">SelectionDAG</span> <span class="o">&amp;</span><span class="n">DAG</span><span class="p">)</span> <span class="k">const</span> <span class="p">{</span>
  <span class="c1">//@lowerGlobalAddress }</span>
  <span class="n">SDLoc</span> <span class="n">DL</span><span class="p">(</span><span class="n">Op</span><span class="p">);</span>
  <span class="k">const</span> <span class="n">Cpu0TargetObjectFile</span> <span class="o">*</span><span class="n">TLOF</span> <span class="o">=</span>
        <span class="k">static_cast</span><span class="o">&lt;</span><span class="k">const</span> <span class="n">Cpu0TargetObjectFile</span> <span class="o">*&gt;</span><span class="p">(</span>
            <span class="n">getTargetMachine</span><span class="p">().</span><span class="n">getObjFileLowering</span><span class="p">());</span>
  <span class="c1">//@lga 1 {</span>
  <span class="n">EVT</span> <span class="n">Ty</span> <span class="o">=</span> <span class="n">Op</span><span class="p">.</span><span class="n">getValueType</span><span class="p">();</span>
  <span class="n">GlobalAddressSDNode</span> <span class="o">*</span><span class="n">N</span> <span class="o">=</span> <span class="n">cast</span><span class="o">&lt;</span><span class="n">GlobalAddressSDNode</span><span class="o">&gt;</span><span class="p">(</span><span class="n">Op</span><span class="p">);</span>
  <span class="k">const</span> <span class="n">GlobalValue</span> <span class="o">*</span><span class="n">GV</span> <span class="o">=</span> <span class="n">N</span><span class="o">-&gt;</span><span class="n">getGlobal</span><span class="p">();</span>
  <span class="c1">//@lga 1 }</span>

  <span class="k">if</span> <span class="p">(</span><span class="n">getTargetMachine</span><span class="p">().</span><span class="n">getRelocationModel</span><span class="p">()</span> <span class="o">!=</span> <span class="n">Reloc</span><span class="o">::</span><span class="n">PIC_</span><span class="p">)</span> <span class="p">{</span>
    <span class="c1">//@ %gp_rel relocation</span>
    <span class="k">if</span> <span class="p">(</span><span class="n">TLOF</span><span class="o">-&gt;</span><span class="n">IsGlobalInSmallSection</span><span class="p">(</span><span class="n">GV</span><span class="p">,</span> <span class="n">getTargetMachine</span><span class="p">()))</span> <span class="p">{</span>
      <span class="n">SDValue</span> <span class="n">GA</span> <span class="o">=</span> <span class="n">DAG</span><span class="p">.</span><span class="n">getTargetGlobalAddress</span><span class="p">(</span><span class="n">GV</span><span class="p">,</span> <span class="n">DL</span><span class="p">,</span> <span class="n">MVT</span><span class="o">::</span><span class="n">i32</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
                                              <span class="n">Cpu0II</span><span class="o">::</span><span class="n">MO_GPREL</span><span class="p">);</span>
      <span class="n">SDValue</span> <span class="n">GPRelNode</span> <span class="o">=</span> <span class="n">DAG</span><span class="p">.</span><span class="n">getNode</span><span class="p">(</span><span class="n">Cpu0ISD</span><span class="o">::</span><span class="n">GPRel</span><span class="p">,</span> <span class="n">DL</span><span class="p">,</span>
                                      <span class="n">DAG</span><span class="p">.</span><span class="n">getVTList</span><span class="p">(</span><span class="n">MVT</span><span class="o">::</span><span class="n">i32</span><span class="p">),</span> <span class="n">GA</span><span class="p">);</span>
      <span class="n">SDValue</span> <span class="n">GPReg</span> <span class="o">=</span> <span class="n">DAG</span><span class="p">.</span><span class="n">getRegister</span><span class="p">(</span><span class="n">Cpu0</span><span class="o">::</span><span class="n">GP</span><span class="p">,</span> <span class="n">MVT</span><span class="o">::</span><span class="n">i32</span><span class="p">);</span>
      <span class="k">return</span> <span class="n">DAG</span><span class="p">.</span><span class="n">getNode</span><span class="p">(</span><span class="n">ISD</span><span class="o">::</span><span class="n">ADD</span><span class="p">,</span> <span class="n">DL</span><span class="p">,</span> <span class="n">MVT</span><span class="o">::</span><span class="n">i32</span><span class="p">,</span> <span class="n">GPReg</span><span class="p">,</span> <span class="n">GPRelNode</span><span class="p">);</span>
    <span class="p">}</span>
</pre></div>
</div>
<div class="highlight-c++"><div class="highlight"><pre>    <span class="p">...</span>
  <span class="p">}</span>
  <span class="p">...</span>
<span class="p">}</span>
</pre></div>
</div>
<div class="highlight-bash"><div class="highlight"><pre>...
Type-legalized selection DAG: BB#0 <span class="s1">&#39;_Z3funv:entry&#39;</span>
SelectionDAG has 12 nodes:
  ...
      0x7fc5f382cc10: &lt;multiple use&gt;
    0x7fc5f382cf10: <span class="nv">ch</span> <span class="o">=</span> store 0x7fc5f382cd10, 0x7fc5f382ca10, 0x7fc5f382ce10,
    0x7fc5f382cc10&lt;ST4<span class="o">[</span>%c<span class="o">]</span>&gt; <span class="o">[</span><span class="nv">ORD</span><span class="o">=</span>2<span class="o">]</span> <span class="o">[</span><span class="nv">ID</span><span class="o">=</span>-3<span class="o">]</span>

    0x7fc5f382d010: <span class="nv">i32</span> <span class="o">=</span> GlobalAddress&lt;i32* @gI&gt; 0 <span class="o">[</span><span class="nv">ORD</span><span class="o">=</span>3<span class="o">]</span> <span class="o">[</span><span class="nv">ID</span><span class="o">=</span>-3<span class="o">]</span>

    0x7fc5f382cc10: &lt;multiple use&gt;
  0x7fc5f382d110: i32,ch <span class="o">=</span> load 0x7fc5f382cf10, 0x7fc5f382d010,
  0x7fc5f382cc10&lt;LD4<span class="o">[</span>@gI<span class="o">]</span>&gt; <span class="o">[</span><span class="nv">ORD</span><span class="o">=</span>3<span class="o">]</span> <span class="o">[</span><span class="nv">ID</span><span class="o">=</span>-3<span class="o">]</span>

Legalized selection DAG: BB#0 <span class="s1">&#39;_Z3funv:entry&#39;</span>
SelectionDAG has 15 nodes:
  ...
      0x7fc5f382cc10: &lt;multiple use&gt;
    0x7fc5f382cf10: <span class="nv">ch</span> <span class="o">=</span> store 0x7fc5f382cd10, 0x7fc5f382ca10, 0x7fc5f382ce10,
    0x7fc5f382cc10&lt;ST4<span class="o">[</span>%c<span class="o">]</span>&gt; <span class="o">[</span><span class="nv">ORD</span><span class="o">=</span>2<span class="o">]</span> <span class="o">[</span><span class="nv">ID</span><span class="o">=</span>8<span class="o">]</span>

      0x7fc5f382d710: <span class="nv">i32</span> <span class="o">=</span> register %GP

        0x7fc5f382d310: <span class="nv">i32</span> <span class="o">=</span> TargetGlobalAddress&lt;i32* @gI&gt; 0 <span class="o">[</span><span class="nv">TF</span><span class="o">=</span>4<span class="o">]</span>

      0x7fc5f382d610: <span class="nv">i32</span> <span class="o">=</span> Cpu0ISD::GPRel 0x7fc5f382d310

    0x7fc5f382d810: <span class="nv">i32</span> <span class="o">=</span> add 0x7fc5f382d710, 0x7fc5f382d610

    0x7fc5f382cc10: &lt;multiple use&gt;
  0x7fc5f382d110: i32,ch <span class="o">=</span> load 0x7fc5f382cf10, 0x7fc5f382d810,
  0x7fc5f382cc10&lt;LD4<span class="o">[</span>@gI<span class="o">]</span>&gt; <span class="o">[</span><span class="nv">ORD</span><span class="o">=</span>3<span class="o">]</span> <span class="o">[</span><span class="nv">ID</span><span class="o">=</span>9<span class="o">]</span>
  ...
</pre></div>
</div>
<p>Finally, the pattern defined in Cpu0InstrInfo.td as the following will translate
DAG (add register %GP Cpu0ISD::GPRel&lt;gI offset&gt;) into Cpu0
instruction as below.</p>
<p class="rubric">lbdex/chapters/Chapter6_1/Cpu0InstrInfo.td</p>
<div class="highlight-c++"><div class="highlight"><pre><span class="n">def</span> <span class="n">Cpu0GPRel</span> <span class="o">:</span> <span class="n">SDNode</span><span class="o">&lt;</span><span class="s">&quot;Cpu0ISD::GPRel&quot;</span><span class="p">,</span> <span class="n">SDTIntUnaryOp</span><span class="o">&gt;</span><span class="p">;</span>
</pre></div>
</div>
<div class="highlight-c++"><div class="highlight"><pre>// gp_rel relocs
let Predicates = [Ch6_1] in {
def : Pat&lt;(add CPURegs:$gp, (Cpu0GPRel tglobaladdr:$in)),
          (ORi CPURegs:$gp, tglobaladdr:$in)&gt;;
}
</pre></div>
</div>
<div class="highlight-bash"><div class="highlight"><pre>ori <span class="nv">$2</span>, <span class="nv">$gp</span>, %gp_rel<span class="o">(</span>gI<span class="o">)</span>
...
</pre></div>
</div>
<p>&#8220;Pat&lt;(add CPURegs:$gp, (Cpu0GPRel tglobaladdr:$in)), (ADD CPURegs:$gp, (ORi
ZERO, tglobaladdr:$in))&gt;;&#8221; will translate (add register %GP Cpu0ISD::GPRel
tglobaladdr) into (add $gp, (ori ZERO, tglobaladdr)).</p>
<p>In this mode, the $gp content is assigned at compile/link time, changed only at
program be loaded, and is fixed during the program running; on the contrary, when
-relocation-model=pic the $gp can be changed during program running.
For this example code, if $gp is assigned to the start address of .sdata by loader
when program ch6_1.cpu0.s is loaded, then linker can caculate %gp_rel(gI) (=
the relative address distance between gI and start of .sdata section).
Which meaning this relocation record can be solved at link time, that&#8217;s why it
is static mode.</p>
<p>In this mode, we reserve $gp to a specfic fixed address of the program is
loaded. As a result, the $gp cannot be allocated as a general purpose for
variables. The following code tells llvm never allocate $gp for variables.</p>
<p class="rubric">lbdex/chapters/Chapter6_1/Cpu0Subtarget.cpp</p>
<div class="highlight-c++"><div class="highlight"><pre><span class="n">Cpu0Subtarget</span><span class="o">::</span><span class="n">Cpu0Subtarget</span><span class="p">(</span><span class="k">const</span> <span class="n">Triple</span> <span class="o">&amp;</span><span class="n">TT</span><span class="p">,</span> <span class="k">const</span> <span class="n">std</span><span class="o">::</span><span class="n">string</span> <span class="o">&amp;</span><span class="n">CPU</span><span class="p">,</span>
                             <span class="k">const</span> <span class="n">std</span><span class="o">::</span><span class="n">string</span> <span class="o">&amp;</span><span class="n">FS</span><span class="p">,</span> <span class="kt">bool</span> <span class="n">little</span><span class="p">,</span> 
                             <span class="k">const</span> <span class="n">Cpu0TargetMachine</span> <span class="o">&amp;</span><span class="n">_TM</span><span class="p">)</span> <span class="o">:</span>
</pre></div>
</div>
<div class="highlight-c++"><div class="highlight"><pre>  <span class="c1">// Set UseSmallSection.</span>
  <span class="n">UseSmallSection</span> <span class="o">=</span> <span class="n">UseSmallSectionOpt</span><span class="p">;</span>
  <span class="n">Cpu0ReserveGP</span> <span class="o">=</span> <span class="n">ReserveGPOpt</span><span class="p">;</span>
  <span class="n">Cpu0NoCpload</span> <span class="o">=</span> <span class="n">NoCploadOpt</span><span class="p">;</span>
<span class="cp">#ifdef ENABLE_GPRESTORE</span>
  <span class="k">if</span> <span class="p">(</span><span class="n">TM</span><span class="p">.</span><span class="n">getRelocationModel</span><span class="p">()</span> <span class="o">==</span> <span class="n">Reloc</span><span class="o">::</span><span class="n">Static</span> <span class="o">==</span> <span class="n">Reloc</span><span class="o">::</span><span class="n">Static</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="n">UseSmallSection</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="n">Cpu0ReserveGP</span><span class="p">)</span>
    <span class="n">FixGlobalBaseReg</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
  <span class="k">else</span>
<span class="cp">#endif</span>
    <span class="n">FixGlobalBaseReg</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
</pre></div>
</div>
<div class="highlight-c++"><div class="highlight"><pre><span class="p">}</span>
</pre></div>
</div>
<p class="rubric">lbdex/chapters/Chapter6_1/Cpu0RegisterInfo.cpp</p>
<div class="highlight-c++"><div class="highlight"><pre><span class="n">BitVector</span> <span class="n">Cpu0RegisterInfo</span><span class="o">::</span>
<span class="n">getReservedRegs</span><span class="p">(</span><span class="k">const</span> <span class="n">MachineFunction</span> <span class="o">&amp;</span><span class="n">MF</span><span class="p">)</span> <span class="k">const</span> <span class="p">{</span>
<span class="c1">//@getReservedRegs body {</span>
</pre></div>
</div>
<div class="highlight-c++"><div class="highlight"><pre><span class="cp">#ifdef ENABLE_GPRESTORE </span><span class="c1">//1</span>
  <span class="k">const</span> <span class="n">Cpu0FunctionInfo</span> <span class="o">*</span><span class="n">Cpu0FI</span> <span class="o">=</span> <span class="n">MF</span><span class="p">.</span><span class="n">getInfo</span><span class="o">&lt;</span><span class="n">Cpu0FunctionInfo</span><span class="o">&gt;</span><span class="p">();</span>
  <span class="c1">// Reserve GP if globalBaseRegFixed()</span>
  <span class="k">if</span> <span class="p">(</span><span class="n">Cpu0FI</span><span class="o">-&gt;</span><span class="n">globalBaseRegFixed</span><span class="p">())</span>
<span class="cp">#endif</span>
    <span class="n">Reserved</span><span class="p">.</span><span class="n">set</span><span class="p">(</span><span class="n">Cpu0</span><span class="o">::</span><span class="n">GP</span><span class="p">);</span>
</pre></div>
</div>
<div class="highlight-c++"><div class="highlight"><pre>  <span class="p">...</span>
<span class="p">}</span>
</pre></div>
</div>
</div>
</div>
<div class="section" id="pic-mode">
<h2><a class="toc-backref" href="#id13">pic mode</a><a class="headerlink" href="#pic-mode" title="Permalink to this headline">¶</a></h2>
<div class="section" id="id2">
<h3><a class="toc-backref" href="#id14">sdata or sbss</a><a class="headerlink" href="#id2" title="Permalink to this headline">¶</a></h3>
<p>Option <tt class="docutils literal"><span class="pre">llc</span> <span class="pre">-relocation-model=pic</span> <span class="pre">-cpu0-use-small-section=true</span></tt> will
generate the following instructions.</p>
<div class="highlight-bash"><div class="highlight"><pre>  ...
  .set        noreorder
  .cpload     <span class="nv">$6</span>
  .set        nomacro
  ...
  ld  <span class="nv">$2</span>, %got<span class="o">(</span>gI<span class="o">)(</span><span class="nv">$gp</span><span class="o">)</span>
  ld  <span class="nv">$2</span>, 0<span class="o">(</span><span class="nv">$2</span><span class="o">)</span>
  ...
  .type       gStart,@object          <span class="c"># @gStart</span>
  .data
  .globl      gStart
  .align      2
gStart:
  .4byte      2                       <span class="c"># 0x2</span>
  .size       gStart, 4

  .type       gI,@object              <span class="c"># @gI</span>
  .globl      gI
  .align      2
gI:
  .4byte      100                     <span class="c"># 0x64</span>
  .size       gI, 4
</pre></div>
</div>
<p>The following code fragment of Cpu0AsmPrinter.cpp will emit <strong>.cpload</strong> asm
pseudo instruction at function entry point as below.</p>
<p class="rubric">lbdex/chapters/Chapter6_1/Cpu0MachineFunction.h</p>
<div class="highlight-c++"><div class="highlight"><pre><span class="c1">/// Cpu0FunctionInfo - This class is derived from MachineFunction private</span>
<span class="c1">/// Cpu0 target-specific information for each MachineFunction.</span>
<span class="k">class</span> <span class="nc">Cpu0FunctionInfo</span> <span class="o">:</span> <span class="k">public</span> <span class="n">MachineFunctionInfo</span> <span class="p">{</span>
<span class="nl">public:</span>
  <span class="n">Cpu0FunctionInfo</span><span class="p">(</span><span class="n">MachineFunction</span><span class="o">&amp;</span> <span class="n">MF</span><span class="p">)</span>
  <span class="o">:</span> <span class="n">MF</span><span class="p">(</span><span class="n">MF</span><span class="p">),</span> 
</pre></div>
</div>
<div class="highlight-c++"><div class="highlight"><pre>    <span class="n">GlobalBaseReg</span><span class="p">(</span><span class="mi">0</span><span class="p">),</span>
</pre></div>
</div>
<div class="highlight-c++"><div class="highlight"><pre>  <span class="kt">bool</span> <span class="n">globalBaseRegFixed</span><span class="p">()</span> <span class="k">const</span><span class="p">;</span>
  <span class="kt">bool</span> <span class="n">globalBaseRegSet</span><span class="p">()</span> <span class="k">const</span><span class="p">;</span>
  <span class="kt">unsigned</span> <span class="nf">getGlobalBaseReg</span><span class="p">();</span>
</pre></div>
</div>
<div class="highlight-c++"><div class="highlight"><pre>  <span class="c1">/// GlobalBaseReg - keeps track of the virtual register initialized for</span>
  <span class="c1">/// use as the global base register. This is used for PIC in some PIC</span>
  <span class="c1">/// relocation models.</span>
  <span class="kt">unsigned</span> <span class="n">GlobalBaseReg</span><span class="p">;</span>
</pre></div>
</div>
<div class="highlight-c++"><div class="highlight"><pre>  <span class="kt">int</span> <span class="n">GPFI</span><span class="p">;</span> <span class="c1">// Index of the frame object for restoring $gp</span>
</pre></div>
</div>
<div class="highlight-c++"><div class="highlight"><pre>  <span class="p">...</span>
<span class="p">};</span>
</pre></div>
</div>
<p class="rubric">lbdex/chapters/Chapter6_1/Cpu0MachineFunction.cpp</p>
<div class="highlight-c++"><div class="highlight"><pre><span class="kt">bool</span> <span class="n">Cpu0FunctionInfo</span><span class="o">::</span><span class="n">globalBaseRegFixed</span><span class="p">()</span> <span class="k">const</span> <span class="p">{</span>
  <span class="k">return</span> <span class="n">FixGlobalBaseReg</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">bool</span> <span class="n">Cpu0FunctionInfo</span><span class="o">::</span><span class="n">globalBaseRegSet</span><span class="p">()</span> <span class="k">const</span> <span class="p">{</span>
  <span class="k">return</span> <span class="n">GlobalBaseReg</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">unsigned</span> <span class="n">Cpu0FunctionInfo</span><span class="o">::</span><span class="n">getGlobalBaseReg</span><span class="p">()</span> <span class="p">{</span>
  <span class="k">return</span> <span class="n">GlobalBaseReg</span> <span class="o">=</span> <span class="n">Cpu0</span><span class="o">::</span><span class="n">GP</span><span class="p">;</span>
<span class="p">}</span>
</pre></div>
</div>
<p class="rubric">lbdex/chapters/Chapter6_1/Cpu0AsmPrinter.cpp</p>
<div class="highlight-c++"><div class="highlight"><pre><span class="c1">/// EmitFunctionBodyStart - Targets can override this to emit stuff before</span>
<span class="c1">/// the first basic block in the function.</span>
<span class="kt">void</span> <span class="n">Cpu0AsmPrinter</span><span class="o">::</span><span class="n">EmitFunctionBodyStart</span><span class="p">()</span> <span class="p">{</span>
</pre></div>
</div>
<div class="highlight-c++"><div class="highlight"><pre>  <span class="kt">bool</span> <span class="n">EmitCPLoad</span> <span class="o">=</span> <span class="p">(</span><span class="n">MF</span><span class="o">-&gt;</span><span class="n">getTarget</span><span class="p">().</span><span class="n">getRelocationModel</span><span class="p">()</span> <span class="o">==</span> <span class="n">Reloc</span><span class="o">::</span><span class="n">PIC_</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
    <span class="n">Cpu0FI</span><span class="o">-&gt;</span><span class="n">globalBaseRegSet</span><span class="p">()</span> <span class="o">&amp;&amp;</span>
    <span class="n">Cpu0FI</span><span class="o">-&gt;</span><span class="n">globalBaseRegFixed</span><span class="p">();</span>
  <span class="k">if</span> <span class="p">(</span><span class="n">Cpu0NoCpload</span><span class="p">)</span>
    <span class="n">EmitCPLoad</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
</pre></div>
</div>
<div class="highlight-c++"><div class="highlight"><pre>    <span class="c1">// Emit .cpload directive if needed.</span>
    <span class="k">if</span> <span class="p">(</span><span class="n">EmitCPLoad</span><span class="p">)</span>
      <span class="n">OutStreamer</span><span class="o">-&gt;</span><span class="n">EmitRawText</span><span class="p">(</span><span class="n">StringRef</span><span class="p">(</span><span class="s">&quot;</span><span class="se">\t</span><span class="s">.cpload</span><span class="se">\t</span><span class="s">$t9&quot;</span><span class="p">));</span>
</pre></div>
</div>
<div class="highlight-c++"><div class="highlight"><pre>  <span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">EmitCPLoad</span><span class="p">)</span> <span class="p">{</span>
    <span class="n">SmallVector</span><span class="o">&lt;</span><span class="n">MCInst</span><span class="p">,</span> <span class="mi">4</span><span class="o">&gt;</span> <span class="n">MCInsts</span><span class="p">;</span>
    <span class="n">MCInstLowering</span><span class="p">.</span><span class="n">LowerCPLOAD</span><span class="p">(</span><span class="n">MCInsts</span><span class="p">);</span>
    <span class="k">for</span> <span class="p">(</span><span class="n">SmallVector</span><span class="o">&lt;</span><span class="n">MCInst</span><span class="p">,</span> <span class="mi">4</span><span class="o">&gt;::</span><span class="n">iterator</span> <span class="n">I</span> <span class="o">=</span> <span class="n">MCInsts</span><span class="p">.</span><span class="n">begin</span><span class="p">();</span>
       <span class="n">I</span> <span class="o">!=</span> <span class="n">MCInsts</span><span class="p">.</span><span class="n">end</span><span class="p">();</span> <span class="o">++</span><span class="n">I</span><span class="p">)</span>
      <span class="n">OutStreamer</span><span class="o">-&gt;</span><span class="n">EmitInstruction</span><span class="p">(</span><span class="o">*</span><span class="n">I</span><span class="p">,</span> <span class="n">getSubtargetInfo</span><span class="p">());</span>
</pre></div>
</div>
<div class="highlight-c++"><div class="highlight"><pre><span class="p">}</span>
</pre></div>
</div>
<div class="highlight-bash"><div class="highlight"><pre>...
.set        noreorder
.cpload     <span class="nv">$6</span>
.set        nomacro
...
</pre></div>
</div>
<p>The <strong>.cpload</strong> is the assembly directive (macro) which
will expand to several instructions.
Issue <strong>.cpload</strong> before <strong>.set nomacro</strong> since the <strong>.set nomacro</strong> option
causes the assembler to print a warning message whenever
an assembler operation generates more than one machine language instruction,
reference Mips ABI <a class="footnote-reference" href="#id7" id="id3">[2]</a>.</p>
<p>Following code will exspand .cpload into machine instructions as below.
&#8220;0fa00000 09aa0000 13aa6000&#8221; is the <strong>.cpload</strong> machine instructions
displayed in comments of Cpu0MCInstLower.cpp.</p>
<p class="rubric">lbdex/chapters/Chapter6_1/Cpu0MCInstLower.h</p>
<div class="highlight-c++"><div class="highlight"><pre><span class="c1">/// This class is used to lower an MachineInstr into an MCInst.</span>
<span class="k">class</span> <span class="nc">LLVM_LIBRARY_VISIBILITY</span> <span class="n">Cpu0MCInstLower</span> <span class="p">{</span>
</pre></div>
</div>
<div class="highlight-c++"><div class="highlight"><pre>  <span class="kt">void</span> <span class="nf">LowerCPLOAD</span><span class="p">(</span><span class="n">SmallVector</span><span class="o">&lt;</span><span class="n">MCInst</span><span class="p">,</span> <span class="mi">4</span><span class="o">&gt;&amp;</span> <span class="n">MCInsts</span><span class="p">);</span>
</pre></div>
</div>
<div class="highlight-c++"><div class="highlight"><pre><span class="nl">private:</span>
  <span class="n">MCOperand</span> <span class="n">LowerSymbolOperand</span><span class="p">(</span><span class="k">const</span> <span class="n">MachineOperand</span> <span class="o">&amp;</span><span class="n">MO</span><span class="p">,</span>
                               <span class="n">MachineOperandType</span> <span class="n">MOTy</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="n">Offset</span><span class="p">)</span> <span class="k">const</span><span class="p">;</span>
</pre></div>
</div>
<div class="highlight-c++"><div class="highlight"><pre>  <span class="p">...</span>
<span class="p">}</span>
</pre></div>
</div>
<p class="rubric">lbdex/chapters/Chapter6_1/Cpu0MCInstLower.cpp</p>
<div class="highlight-c++"><div class="highlight"><pre><span class="c1">// Lower &quot;.cpload $reg&quot; to</span>
<span class="c1">//  &quot;lui   $gp, %hi(_gp_disp)&quot;</span>
<span class="c1">//  &quot;addiu $gp, $gp, %lo(_gp_disp)&quot;</span>
<span class="c1">//  &quot;addu  $gp, $gp, $t9&quot;</span>
<span class="kt">void</span> <span class="n">Cpu0MCInstLower</span><span class="o">::</span><span class="n">LowerCPLOAD</span><span class="p">(</span><span class="n">SmallVector</span><span class="o">&lt;</span><span class="n">MCInst</span><span class="p">,</span> <span class="mi">4</span><span class="o">&gt;&amp;</span> <span class="n">MCInsts</span><span class="p">)</span> <span class="p">{</span>
  <span class="n">MCOperand</span> <span class="n">GPReg</span> <span class="o">=</span> <span class="n">MCOperand</span><span class="o">::</span><span class="n">createReg</span><span class="p">(</span><span class="n">Cpu0</span><span class="o">::</span><span class="n">GP</span><span class="p">);</span>
  <span class="n">MCOperand</span> <span class="n">T9Reg</span> <span class="o">=</span> <span class="n">MCOperand</span><span class="o">::</span><span class="n">createReg</span><span class="p">(</span><span class="n">Cpu0</span><span class="o">::</span><span class="n">T9</span><span class="p">);</span>
  <span class="n">StringRef</span> <span class="nf">SymName</span><span class="p">(</span><span class="s">&quot;_gp_disp&quot;</span><span class="p">);</span>
  <span class="k">const</span> <span class="n">MCSymbol</span> <span class="o">*</span><span class="n">Sym</span> <span class="o">=</span> <span class="n">Ctx</span><span class="o">-&gt;</span><span class="n">getOrCreateSymbol</span><span class="p">(</span><span class="n">SymName</span><span class="p">);</span>
  <span class="k">const</span> <span class="n">MCSymbolRefExpr</span> <span class="o">*</span><span class="n">MCSym</span><span class="p">;</span>

  <span class="n">MCSym</span> <span class="o">=</span> <span class="n">MCSymbolRefExpr</span><span class="o">::</span><span class="n">create</span><span class="p">(</span><span class="n">Sym</span><span class="p">,</span> <span class="n">MCSymbolRefExpr</span><span class="o">::</span><span class="n">VK_Cpu0_ABS_HI</span><span class="p">,</span> <span class="o">*</span><span class="n">Ctx</span><span class="p">);</span>
  <span class="n">MCOperand</span> <span class="n">SymHi</span> <span class="o">=</span> <span class="n">MCOperand</span><span class="o">::</span><span class="n">createExpr</span><span class="p">(</span><span class="n">MCSym</span><span class="p">);</span>
  <span class="n">MCSym</span> <span class="o">=</span> <span class="n">MCSymbolRefExpr</span><span class="o">::</span><span class="n">create</span><span class="p">(</span><span class="n">Sym</span><span class="p">,</span> <span class="n">MCSymbolRefExpr</span><span class="o">::</span><span class="n">VK_Cpu0_ABS_LO</span><span class="p">,</span> <span class="o">*</span><span class="n">Ctx</span><span class="p">);</span>
  <span class="n">MCOperand</span> <span class="n">SymLo</span> <span class="o">=</span> <span class="n">MCOperand</span><span class="o">::</span><span class="n">createExpr</span><span class="p">(</span><span class="n">MCSym</span><span class="p">);</span>

  <span class="n">MCInsts</span><span class="p">.</span><span class="n">resize</span><span class="p">(</span><span class="mi">3</span><span class="p">);</span>

  <span class="n">CreateMCInst</span><span class="p">(</span><span class="n">MCInsts</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span> <span class="n">Cpu0</span><span class="o">::</span><span class="n">LUi</span><span class="p">,</span> <span class="n">GPReg</span><span class="p">,</span> <span class="n">SymHi</span><span class="p">);</span>
  <span class="n">CreateMCInst</span><span class="p">(</span><span class="n">MCInsts</span><span class="p">[</span><span class="mi">1</span><span class="p">],</span> <span class="n">Cpu0</span><span class="o">::</span><span class="n">ORi</span><span class="p">,</span> <span class="n">GPReg</span><span class="p">,</span> <span class="n">GPReg</span><span class="p">,</span> <span class="n">SymLo</span><span class="p">);</span>
  <span class="n">CreateMCInst</span><span class="p">(</span><span class="n">MCInsts</span><span class="p">[</span><span class="mi">2</span><span class="p">],</span> <span class="n">Cpu0</span><span class="o">::</span><span class="n">ADD</span><span class="p">,</span> <span class="n">GPReg</span><span class="p">,</span> <span class="n">GPReg</span><span class="p">,</span> <span class="n">T9Reg</span><span class="p">);</span>
<span class="p">}</span>
</pre></div>
</div>
<div class="highlight-bash"><div class="highlight"><pre>118-165-76-131:input Jonathan<span class="nv">$ </span>/Users/Jonathan/llvm/test/
cmake_debug_build/Debug/bin/llc -march<span class="o">=</span>cpu0 -relocation-model<span class="o">=</span>pic -filetype<span class="o">=</span>
obj ch6_1.bc -o ch6_1.cpu0.o
118-165-76-131:input Jonathan<span class="nv">$ </span>gobjdump -s ch6_1.cpu0.o

ch6_1.cpu0.o:     file format elf32-big

Contents of section .text:
 0000 0fa00000 0daa0000 13aa6000  ...
...

118-165-76-131:input Jonathan<span class="nv">$ </span>gobjdump -tr ch6_1.cpu0.o
...
RELOCATION RECORDS FOR <span class="o">[</span>.text<span class="o">]</span>:
OFFSET   TYPE              VALUE
00000000 UNKNOWN           _gp_disp
00000008 UNKNOWN           _gp_disp
00000020 UNKNOWN           gI
</pre></div>
</div>
<div class="admonition note">
<p class="first admonition-title">Note</p>
<p>// <strong>Mips ABI: _gp_disp</strong>
After calculating the gp, a function allocates the local stack space and saves
the gp on the stack, so it can be restored after subsequent function calls.
In other words, the gp is a caller saved register.</p>
<p>...</p>
<p class="last">_gp_disp represents the offset between the beginning of the function and the
global offset table.
Various optimizations are possible in this code example and the others that
follow.
For example, the calculation of gp need not be done for a position-independent
function that is strictly local to an object module.</p>
</div>
<p>The _gp_disp as above is a relocation record, it means both the machine
instructions 0da00000 (offset 0) and 0daa0000 (offset 8) which equal to assembly
&#8220;ori $gp, $zero, %hi(_gp_disp)&#8221; and assembly &#8220;ori $gp, $gp, %lo(_gp_disp)&#8221;,
respectively, are relocated records depend on _gp_disp.
The loader or OS can caculate _gp_disp by (x - start address of .data)
when load the dynamic function into memory x, and adjusts these two
instructions offet correctly.
Since shared function is loaded when this function is called, the relocation
record &#8220;ld $2, %got(gI)($gp)&#8221; cannot be resolved in link time.
In spite of the reloation record is solved on load time, the name binding
is static, since linker deliver the memory address to loader, and loader can solve
this just by caculate the offset directly. The memory reference bind with
the offset of _gp_disp at link time.
The ELF relocation records will be introduced in Chapter ELF Support.
So, don&#8217;t worry if you don&#8217;t quite understand it at this point.</p>
<p>The code fragment of lowerGlobalAddress() as the following corresponding option
<tt class="docutils literal"><span class="pre">llc</span> <span class="pre">-relocation-model=pic</span></tt> will translate DAG (GlobalAddress&lt;i32* &#64;gI&gt; 0) into
(load EntryToken, (Cpu0ISD::Wrapper Register %GP, TargetGlobalAddress&lt;i32* &#64;gI&gt; 0))
in stage &#8220;Legalized selection DAG&#8221; as below.</p>
<p class="rubric">lbdex/chapters/Chapter6_1/Cpu0ISelLowering.h</p>
<div class="highlight-c++"><div class="highlight"><pre>    <span class="c1">// This method creates the following nodes, which are necessary for</span>
    <span class="c1">// computing a global symbol&#39;s address:</span>
    <span class="c1">//</span>
    <span class="c1">// (load (wrapper $gp, %got(sym)))</span>
    <span class="k">template</span><span class="o">&lt;</span><span class="k">class</span> <span class="nc">NodeTy</span><span class="o">&gt;</span>
    <span class="n">SDValue</span> <span class="n">getAddrGlobal</span><span class="p">(</span><span class="n">NodeTy</span> <span class="o">*</span><span class="n">N</span><span class="p">,</span> <span class="n">EVT</span> <span class="n">Ty</span><span class="p">,</span> <span class="n">SelectionDAG</span> <span class="o">&amp;</span><span class="n">DAG</span><span class="p">,</span>
                          <span class="kt">unsigned</span> <span class="n">Flag</span><span class="p">,</span> <span class="n">SDValue</span> <span class="n">Chain</span><span class="p">,</span>
                          <span class="k">const</span> <span class="n">MachinePointerInfo</span> <span class="o">&amp;</span><span class="n">PtrInfo</span><span class="p">)</span> <span class="k">const</span> <span class="p">{</span>
      <span class="n">SDLoc</span> <span class="n">DL</span><span class="p">(</span><span class="n">N</span><span class="p">);</span>
      <span class="n">SDValue</span> <span class="n">Tgt</span> <span class="o">=</span> <span class="n">DAG</span><span class="p">.</span><span class="n">getNode</span><span class="p">(</span><span class="n">Cpu0ISD</span><span class="o">::</span><span class="n">Wrapper</span><span class="p">,</span> <span class="n">DL</span><span class="p">,</span> <span class="n">Ty</span><span class="p">,</span> <span class="n">getGlobalReg</span><span class="p">(</span><span class="n">DAG</span><span class="p">,</span> <span class="n">Ty</span><span class="p">),</span>
                                <span class="n">getTargetNode</span><span class="p">(</span><span class="n">N</span><span class="p">,</span> <span class="n">Ty</span><span class="p">,</span> <span class="n">DAG</span><span class="p">,</span> <span class="n">Flag</span><span class="p">));</span>
      <span class="k">return</span> <span class="n">DAG</span><span class="p">.</span><span class="n">getLoad</span><span class="p">(</span><span class="n">Ty</span><span class="p">,</span> <span class="n">DL</span><span class="p">,</span> <span class="n">Chain</span><span class="p">,</span> <span class="n">Tgt</span><span class="p">,</span> <span class="n">PtrInfo</span><span class="p">,</span> <span class="nb">false</span><span class="p">,</span> <span class="nb">false</span><span class="p">,</span> <span class="nb">false</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
    <span class="p">}</span>
</pre></div>
</div>
<p class="rubric">lbdex/chapters/Chapter6_1/Cpu0ISelLowering.cpp</p>
<div class="highlight-c++"><div class="highlight"><pre><span class="n">SDValue</span> <span class="n">Cpu0TargetLowering</span><span class="o">::</span><span class="n">lowerGlobalAddress</span><span class="p">(</span><span class="n">SDValue</span> <span class="n">Op</span><span class="p">,</span>
                                               <span class="n">SelectionDAG</span> <span class="o">&amp;</span><span class="n">DAG</span><span class="p">)</span> <span class="k">const</span> <span class="p">{</span>
</pre></div>
</div>
<div class="highlight-c++"><div class="highlight"><pre>  <span class="n">EVT</span> <span class="n">Ty</span> <span class="o">=</span> <span class="n">Op</span><span class="p">.</span><span class="n">getValueType</span><span class="p">();</span>
  <span class="n">GlobalAddressSDNode</span> <span class="o">*</span><span class="n">N</span> <span class="o">=</span> <span class="n">cast</span><span class="o">&lt;</span><span class="n">GlobalAddressSDNode</span><span class="o">&gt;</span><span class="p">(</span><span class="n">Op</span><span class="p">);</span>
  <span class="k">const</span> <span class="n">GlobalValue</span> <span class="o">*</span><span class="n">GV</span> <span class="o">=</span> <span class="n">N</span><span class="o">-&gt;</span><span class="n">getGlobal</span><span class="p">();</span>
</pre></div>
</div>
<div class="highlight-c++"><div class="highlight"><pre>    <span class="k">if</span> <span class="p">(</span><span class="n">TLOF</span><span class="o">-&gt;</span><span class="n">IsGlobalInSmallSection</span><span class="p">(</span><span class="n">GV</span><span class="p">,</span> <span class="n">getTargetMachine</span><span class="p">()))</span> <span class="p">{</span>
      <span class="n">SDValue</span> <span class="n">GA</span> <span class="o">=</span> <span class="n">DAG</span><span class="p">.</span><span class="n">getTargetGlobalAddress</span><span class="p">(</span><span class="n">GV</span><span class="p">,</span> <span class="n">DL</span><span class="p">,</span> <span class="n">MVT</span><span class="o">::</span><span class="n">i32</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
                                              <span class="n">Cpu0II</span><span class="o">::</span><span class="n">MO_GPREL</span><span class="p">);</span>
      <span class="n">SDValue</span> <span class="n">GPRelNode</span> <span class="o">=</span> <span class="n">DAG</span><span class="p">.</span><span class="n">getNode</span><span class="p">(</span><span class="n">Cpu0ISD</span><span class="o">::</span><span class="n">GPRel</span><span class="p">,</span> <span class="n">DL</span><span class="p">,</span>
                                      <span class="n">DAG</span><span class="p">.</span><span class="n">getVTList</span><span class="p">(</span><span class="n">MVT</span><span class="o">::</span><span class="n">i32</span><span class="p">),</span> <span class="n">GA</span><span class="p">);</span>
      <span class="n">SDValue</span> <span class="n">GPReg</span> <span class="o">=</span> <span class="n">DAG</span><span class="p">.</span><span class="n">getRegister</span><span class="p">(</span><span class="n">Cpu0</span><span class="o">::</span><span class="n">GP</span><span class="p">,</span> <span class="n">MVT</span><span class="o">::</span><span class="n">i32</span><span class="p">);</span>
      <span class="k">return</span> <span class="n">DAG</span><span class="p">.</span><span class="n">getNode</span><span class="p">(</span><span class="n">ISD</span><span class="o">::</span><span class="n">ADD</span><span class="p">,</span> <span class="n">DL</span><span class="p">,</span> <span class="n">MVT</span><span class="o">::</span><span class="n">i32</span><span class="p">,</span> <span class="n">GPReg</span><span class="p">,</span> <span class="n">GPRelNode</span><span class="p">);</span>
    <span class="p">}</span>
</pre></div>
</div>
<div class="highlight-c++"><div class="highlight"><pre>  <span class="p">...</span>
<span class="p">}</span>
</pre></div>
</div>
<p class="rubric">lbdex/chapters/Chapter6_1/Cpu0ISelDAGToDAG.cpp</p>
<div class="highlight-c++"><div class="highlight"><pre><span class="c1">/// ComplexPattern used on Cpu0InstrInfo</span>
<span class="c1">/// Used on Cpu0 Load/Store instructions</span>
<span class="kt">bool</span> <span class="n">Cpu0DAGToDAGISel</span><span class="o">::</span>
<span class="n">SelectAddr</span><span class="p">(</span><span class="n">SDNode</span> <span class="o">*</span><span class="n">Parent</span><span class="p">,</span> <span class="n">SDValue</span> <span class="n">Addr</span><span class="p">,</span> <span class="n">SDValue</span> <span class="o">&amp;</span><span class="n">Base</span><span class="p">,</span> <span class="n">SDValue</span> <span class="o">&amp;</span><span class="n">Offset</span><span class="p">)</span> <span class="p">{</span>
</pre></div>
</div>
<div class="highlight-c++"><div class="highlight"><pre>  <span class="c1">// on PIC code Load GA</span>
  <span class="k">if</span> <span class="p">(</span><span class="n">Addr</span><span class="p">.</span><span class="n">getOpcode</span><span class="p">()</span> <span class="o">==</span> <span class="n">Cpu0ISD</span><span class="o">::</span><span class="n">Wrapper</span><span class="p">)</span> <span class="p">{</span>
    <span class="n">Base</span>   <span class="o">=</span> <span class="n">Addr</span><span class="p">.</span><span class="n">getOperand</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>
    <span class="n">Offset</span> <span class="o">=</span> <span class="n">Addr</span><span class="p">.</span><span class="n">getOperand</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
    <span class="k">return</span> <span class="nb">true</span><span class="p">;</span>
  <span class="p">}</span>
</pre></div>
</div>
<div class="highlight-c++"><div class="highlight"><pre>  <span class="p">...</span>
<span class="p">}</span>
</pre></div>
</div>
<div class="highlight-bash"><div class="highlight"><pre>...
Type-legalized selection DAG: BB#0 <span class="s1">&#39;_Z3funv:entry&#39;</span>
SelectionDAG has 12 nodes:
  ...
      0x7fad7102cc10: &lt;multiple use&gt;
    0x7fad7102cf10: <span class="nv">ch</span> <span class="o">=</span> store 0x7fad7102cd10, 0x7fad7102ca10, 0x7fad7102ce10,
    0x7fad7102cc10&lt;ST4<span class="o">[</span>%c<span class="o">]</span>&gt; <span class="o">[</span><span class="nv">ORD</span><span class="o">=</span>2<span class="o">]</span> <span class="o">[</span><span class="nv">ID</span><span class="o">=</span>-3<span class="o">]</span>

    0x7fad7102d010: <span class="nv">i32</span> <span class="o">=</span> GlobalAddress&lt;i32* @gI&gt; 0 <span class="o">[</span><span class="nv">ORD</span><span class="o">=</span>3<span class="o">]</span> <span class="o">[</span><span class="nv">ID</span><span class="o">=</span>-3<span class="o">]</span>

    0x7fad7102cc10: &lt;multiple use&gt;
  0x7fad7102d110: i32,ch <span class="o">=</span> load 0x7fad7102cf10, 0x7fad7102d010,
  0x7fad7102cc10&lt;LD4<span class="o">[</span>@gI<span class="o">]</span>&gt; <span class="o">[</span><span class="nv">ORD</span><span class="o">=</span>3<span class="o">]</span> <span class="o">[</span><span class="nv">ID</span><span class="o">=</span>-3<span class="o">]</span>
  ...
Legalized selection DAG: BB#0 <span class="s1">&#39;_Z3funv:entry&#39;</span>
SelectionDAG has 15 nodes:
  0x7ff3c9c10b98: <span class="nv">ch</span> <span class="o">=</span> EntryToken <span class="o">[</span><span class="nv">ORD</span><span class="o">=</span>1<span class="o">]</span> <span class="o">[</span><span class="nv">ID</span><span class="o">=</span>0<span class="o">]</span>
  ...
      0x7fad7102cc10: &lt;multiple use&gt;
    0x7fad7102cf10: <span class="nv">ch</span> <span class="o">=</span> store 0x7fad7102cd10, 0x7fad7102ca10, 0x7fad7102ce10,
    0x7fad7102cc10&lt;ST4<span class="o">[</span>%c<span class="o">]</span>&gt; <span class="o">[</span><span class="nv">ORD</span><span class="o">=</span>2<span class="o">]</span> <span class="o">[</span><span class="nv">ID</span><span class="o">=</span>8<span class="o">]</span>

      0x7fad70c10b98: &lt;multiple use&gt;
        0x7fad7102d610: <span class="nv">i32</span> <span class="o">=</span> Register %GP

        0x7fad7102d310: <span class="nv">i32</span> <span class="o">=</span> TargetGlobalAddress&lt;i32* @gI&gt; 0 <span class="o">[</span><span class="nv">TF</span><span class="o">=</span>1<span class="o">]</span>

      0x7fad7102d710: <span class="nv">i32</span> <span class="o">=</span> Cpu0ISD::Wrapper 0x7fad7102d610, 0x7fad7102d310

      0x7fad7102cc10: &lt;multiple use&gt;
    0x7fad7102d810: i32,ch <span class="o">=</span> load 0x7fad70c10b98, 0x7fad7102d710,
    0x7fad7102cc10&lt;LD4<span class="o">[</span>&lt;unknown&gt;<span class="o">]</span>&gt;
    0x7ff3ca02cc10: &lt;multiple use&gt;
  0x7ff3ca02d110: i32,ch <span class="o">=</span> load 0x7ff3ca02cf10, 0x7ff3ca02d810,
  0x7ff3ca02cc10&lt;LD4<span class="o">[</span>@gI<span class="o">]</span>&gt; <span class="o">[</span><span class="nv">ORD</span><span class="o">=</span>3<span class="o">]</span> <span class="o">[</span><span class="nv">ID</span><span class="o">=</span>9<span class="o">]</span>
  ...
</pre></div>
</div>
<p>Finally, the pattern Cpu0 instruction <strong>ld</strong> defined before in Cpu0InstrInfo.td
will translate DAG (load EntryToken, (Cpu0ISD::Wrapper Register %GP,
TargetGlobalAddress&lt;i32* &#64;gI&gt; 0)) into Cpu0 instruction as follows,</p>
<div class="highlight-bash"><div class="highlight"><pre>...
ld  <span class="nv">$2</span>, %got<span class="o">(</span>gI<span class="o">)(</span><span class="nv">$gp</span><span class="o">)</span>
...
</pre></div>
</div>
<p>Remind in pic mode, Cpu0 uses &#8221;.cpload&#8221; and &#8220;ld $2, %got(gI)($gp)&#8221; to access
global variable as Mips. It takes 4 instructions in both Cpu0 and Mips.
The cost came from we didn&#8217;t assume that register $gp is always assigned to
address .sdata and fixed there. Even we reserve $gp in this function, the $gp
register can be changed at other functions. In last sub-section, the $gp is
assumed to preserved at any function. If $gp is fixed during the run time, then
&#8221;.cpload&#8221; can be removed here and have only one instruction cost in global
variable access. The advantage of &#8221;.cpload&#8221; removing come from losing one
general purpose register $gp which can be allocated for variables.
In last sub-section, .sdata mode, we use &#8221;.cpload&#8221; removing since it is
static link.
In pic mode, the dynamic loading takes too much time.
Romove &#8221;.cpload&#8221; with the cost of losing one general purpose register at all
functions is not deserved here.
The relocation records of &#8221;.cpload&#8221; from <tt class="docutils literal"><span class="pre">llc</span> <span class="pre">-relocation-model=pic</span></tt> can also
be solved in link stage if we want to link this function by static link.</p>
</div>
<div class="section" id="id4">
<h3><a class="toc-backref" href="#id15">data or bss</a><a class="headerlink" href="#id4" title="Permalink to this headline">¶</a></h3>
<p>The code fragment of lowerGlobalAddress() as the following corresponding option
<tt class="docutils literal"><span class="pre">llc</span> <span class="pre">-relocation-model=pic</span></tt> will translate DAG (GlobalAddress&lt;i32* &#64;gI&gt; 0) into
(load EntryToken, (Cpu0ISD::Wrapper (add Cpu0ISD::Hi&lt;gI offset Hi16&gt;, Register %GP),
TargetGlobalAddress&lt;i32* &#64;gI&gt; 0))
in stage &#8220;Legalized selection DAG&#8221; as below.</p>
<p class="rubric">lbdex/chapters/Chapter6_1/Cpu0ISelLowering.h</p>
<div class="highlight-c++"><div class="highlight"><pre>    <span class="c1">// This method creates the following nodes, which are necessary for</span>
    <span class="c1">// computing a global symbol&#39;s address in large-GOT mode:</span>
    <span class="c1">//</span>
    <span class="c1">// (load (wrapper (add %hi(sym), $gp), %lo(sym)))</span>
    <span class="k">template</span><span class="o">&lt;</span><span class="k">class</span> <span class="nc">NodeTy</span><span class="o">&gt;</span>
    <span class="n">SDValue</span> <span class="n">getAddrGlobalLargeGOT</span><span class="p">(</span><span class="n">NodeTy</span> <span class="o">*</span><span class="n">N</span><span class="p">,</span> <span class="n">EVT</span> <span class="n">Ty</span><span class="p">,</span> <span class="n">SelectionDAG</span> <span class="o">&amp;</span><span class="n">DAG</span><span class="p">,</span>
                                  <span class="kt">unsigned</span> <span class="n">HiFlag</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="n">LoFlag</span><span class="p">,</span>
                                  <span class="n">SDValue</span> <span class="n">Chain</span><span class="p">,</span>
                                  <span class="k">const</span> <span class="n">MachinePointerInfo</span> <span class="o">&amp;</span><span class="n">PtrInfo</span><span class="p">)</span> <span class="k">const</span> <span class="p">{</span>
      <span class="n">SDLoc</span> <span class="n">DL</span><span class="p">(</span><span class="n">N</span><span class="p">);</span>
      <span class="n">SDValue</span> <span class="n">Hi</span> <span class="o">=</span> <span class="n">DAG</span><span class="p">.</span><span class="n">getNode</span><span class="p">(</span><span class="n">Cpu0ISD</span><span class="o">::</span><span class="n">Hi</span><span class="p">,</span> <span class="n">DL</span><span class="p">,</span> <span class="n">Ty</span><span class="p">,</span>
                               <span class="n">getTargetNode</span><span class="p">(</span><span class="n">N</span><span class="p">,</span> <span class="n">Ty</span><span class="p">,</span> <span class="n">DAG</span><span class="p">,</span> <span class="n">HiFlag</span><span class="p">));</span>
      <span class="n">Hi</span> <span class="o">=</span> <span class="n">DAG</span><span class="p">.</span><span class="n">getNode</span><span class="p">(</span><span class="n">ISD</span><span class="o">::</span><span class="n">ADD</span><span class="p">,</span> <span class="n">DL</span><span class="p">,</span> <span class="n">Ty</span><span class="p">,</span> <span class="n">Hi</span><span class="p">,</span> <span class="n">getGlobalReg</span><span class="p">(</span><span class="n">DAG</span><span class="p">,</span> <span class="n">Ty</span><span class="p">));</span>
      <span class="n">SDValue</span> <span class="n">Wrapper</span> <span class="o">=</span> <span class="n">DAG</span><span class="p">.</span><span class="n">getNode</span><span class="p">(</span><span class="n">Cpu0ISD</span><span class="o">::</span><span class="n">Wrapper</span><span class="p">,</span> <span class="n">DL</span><span class="p">,</span> <span class="n">Ty</span><span class="p">,</span> <span class="n">Hi</span><span class="p">,</span>
                                    <span class="n">getTargetNode</span><span class="p">(</span><span class="n">N</span><span class="p">,</span> <span class="n">Ty</span><span class="p">,</span> <span class="n">DAG</span><span class="p">,</span> <span class="n">LoFlag</span><span class="p">));</span>
      <span class="k">return</span> <span class="n">DAG</span><span class="p">.</span><span class="n">getLoad</span><span class="p">(</span><span class="n">Ty</span><span class="p">,</span> <span class="n">DL</span><span class="p">,</span> <span class="n">Chain</span><span class="p">,</span> <span class="n">Wrapper</span><span class="p">,</span> <span class="n">PtrInfo</span><span class="p">,</span> <span class="nb">false</span><span class="p">,</span> <span class="nb">false</span><span class="p">,</span> <span class="nb">false</span><span class="p">,</span>
                         <span class="mi">0</span><span class="p">);</span>
    <span class="p">}</span>
</pre></div>
</div>
<p class="rubric">lbdex/chapters/Chapter6_1/Cpu0ISelLowering.cpp</p>
<div class="highlight-c++"><div class="highlight"><pre><span class="n">SDValue</span> <span class="n">Cpu0TargetLowering</span><span class="o">::</span><span class="n">lowerGlobalAddress</span><span class="p">(</span><span class="n">SDValue</span> <span class="n">Op</span><span class="p">,</span>
                                               <span class="n">SelectionDAG</span> <span class="o">&amp;</span><span class="n">DAG</span><span class="p">)</span> <span class="k">const</span> <span class="p">{</span>
</pre></div>
</div>
<div class="highlight-c++"><div class="highlight"><pre>  <span class="n">EVT</span> <span class="n">Ty</span> <span class="o">=</span> <span class="n">Op</span><span class="p">.</span><span class="n">getValueType</span><span class="p">();</span>
  <span class="n">GlobalAddressSDNode</span> <span class="o">*</span><span class="n">N</span> <span class="o">=</span> <span class="n">cast</span><span class="o">&lt;</span><span class="n">GlobalAddressSDNode</span><span class="o">&gt;</span><span class="p">(</span><span class="n">Op</span><span class="p">);</span>
  <span class="k">const</span> <span class="n">GlobalValue</span> <span class="o">*</span><span class="n">GV</span> <span class="o">=</span> <span class="n">N</span><span class="o">-&gt;</span><span class="n">getGlobal</span><span class="p">();</span>
</pre></div>
</div>
<div class="highlight-c++"><div class="highlight"><pre>  <span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">TLOF</span><span class="o">-&gt;</span><span class="n">IsGlobalInSmallSection</span><span class="p">(</span><span class="n">GV</span><span class="p">,</span> <span class="n">getTargetMachine</span><span class="p">()))</span>
    <span class="k">return</span> <span class="n">getAddrGlobalLargeGOT</span><span class="p">(</span><span class="n">N</span><span class="p">,</span> <span class="n">Ty</span><span class="p">,</span> <span class="n">DAG</span><span class="p">,</span> <span class="n">Cpu0II</span><span class="o">::</span><span class="n">MO_GOT_HI16</span><span class="p">,</span>
                                 <span class="n">Cpu0II</span><span class="o">::</span><span class="n">MO_GOT_LO16</span><span class="p">,</span> <span class="n">DAG</span><span class="p">.</span><span class="n">getEntryNode</span><span class="p">(),</span> 
                                 <span class="n">MachinePointerInfo</span><span class="o">::</span><span class="n">getGOT</span><span class="p">());</span>
  <span class="k">return</span> <span class="nf">getAddrGlobal</span><span class="p">(</span><span class="n">N</span><span class="p">,</span> <span class="n">Ty</span><span class="p">,</span> <span class="n">DAG</span><span class="p">,</span> <span class="n">Cpu0II</span><span class="o">::</span><span class="n">MO_GOT16</span><span class="p">,</span> <span class="n">DAG</span><span class="p">.</span><span class="n">getEntryNode</span><span class="p">(),</span> 
                       <span class="n">MachinePointerInfo</span><span class="o">::</span><span class="n">getGOT</span><span class="p">());</span>
<span class="p">}</span>
</pre></div>
</div>
<div class="highlight-bash"><div class="highlight"><pre>...
Type-legalized selection DAG: BB#0 <span class="s1">&#39;_Z3funv:&#39;</span>
SelectionDAG has 10 nodes:
  ...
    0x7fb77a02cd10: <span class="nv">ch</span> <span class="o">=</span> store 0x7fb779c10a08, 0x7fb77a02ca10, 0x7fb77a02cb10,
    0x7fb77a02cc10&lt;ST4<span class="o">[</span>%c<span class="o">]</span>&gt; <span class="o">[</span><span class="nv">ORD</span><span class="o">=</span>1<span class="o">]</span> <span class="o">[</span><span class="nv">ID</span><span class="o">=</span>-3<span class="o">]</span>

    0x7fb77a02ce10: <span class="nv">i32</span> <span class="o">=</span> GlobalAddress&lt;i32* @gI&gt; 0 <span class="o">[</span><span class="nv">ORD</span><span class="o">=</span>2<span class="o">]</span> <span class="o">[</span><span class="nv">ID</span><span class="o">=</span>-3<span class="o">]</span>

    0x7fb77a02cc10: &lt;multiple use&gt;
  0x7fb77a02cf10: i32,ch <span class="o">=</span> load 0x7fb77a02cd10, 0x7fb77a02ce10,
  0x7fb77a02cc10&lt;LD4<span class="o">[</span>@gI<span class="o">]</span>&gt; <span class="o">[</span><span class="nv">ORD</span><span class="o">=</span>2<span class="o">]</span> <span class="o">[</span><span class="nv">ID</span><span class="o">=</span>-3<span class="o">]</span>
  ...

Legalized selection DAG: BB#0 <span class="s1">&#39;_Z3funv:&#39;</span>
SelectionDAG has 16 nodes:
  ...
    0x7fb77a02cd10: <span class="nv">ch</span> <span class="o">=</span> store 0x7fb779c10a08, 0x7fb77a02ca10, 0x7fb77a02cb10,
    0x7fb77a02cc10&lt;ST4<span class="o">[</span>%c<span class="o">]</span>&gt; <span class="o">[</span><span class="nv">ORD</span><span class="o">=</span>1<span class="o">]</span> <span class="o">[</span><span class="nv">ID</span><span class="o">=</span>6<span class="o">]</span>

      0x7fb779c10a08: &lt;multiple use&gt;
            0x7fb77a02d110: <span class="nv">i32</span> <span class="o">=</span> TargetGlobalAddress&lt;i32* @gI&gt; 0 <span class="o">[</span><span class="nv">TF</span><span class="o">=</span>19<span class="o">]</span>

          0x7fb77a02d410: <span class="nv">i32</span> <span class="o">=</span> Cpu0ISD::Hi 0x7fb77a02d110

          0x7fb77a02d510: <span class="nv">i32</span> <span class="o">=</span> Register %GP

        0x7fb77a02d610: <span class="nv">i32</span> <span class="o">=</span> add 0x7fb77a02d410, 0x7fb77a02d510

        0x7fb77a02d710: <span class="nv">i32</span> <span class="o">=</span> TargetGlobalAddress&lt;i32* @gI&gt; 0 <span class="o">[</span><span class="nv">TF</span><span class="o">=</span>20<span class="o">]</span>

      0x7fb77a02d810: <span class="nv">i32</span> <span class="o">=</span> Cpu0ISD::Wrapper 0x7fb77a02d610, 0x7fb77a02d710

      0x7fb77a02cc10: &lt;multiple use&gt;
    0x7fb77a02fe10: i32,ch <span class="o">=</span> load 0x7fb779c10a08, 0x7fb77a02d810,
    0x7fb77a02cc10&lt;LD4<span class="o">[</span>GOT<span class="o">]</span>&gt;

    0x7fb77a02cc10: &lt;multiple use&gt;
  0x7fb77a02cf10: i32,ch <span class="o">=</span> load 0x7fb77a02cd10, 0x7fb77a02fe10,
  0x7fb77a02cc10&lt;LD4<span class="o">[</span>@gI<span class="o">]</span>&gt; <span class="o">[</span><span class="nv">ORD</span><span class="o">=</span>2<span class="o">]</span> <span class="o">[</span><span class="nv">ID</span><span class="o">=</span>7<span class="o">]</span>
  ...
</pre></div>
</div>
<p>Finally, the pattern Cpu0 instruction <strong>ld</strong> defined before in Cpu0InstrInfo.td
will translate DAG (load EntryToken, (Cpu0ISD::Wrapper (add Cpu0ISD::Hi&lt;gI
offset Hi16&gt;, Register %GP), Cpu0ISD::Lo&lt;gI offset Lo16&gt;)) into Cpu0
instructions as below.</p>
<div class="highlight-bash"><div class="highlight"><pre>...
ori <span class="nv">$2</span>, <span class="nv">$zero</span>, %got_hi<span class="o">(</span>gI<span class="o">)</span>
shl <span class="nv">$2</span>, <span class="nv">$2</span>, 16
add <span class="nv">$2</span>, <span class="nv">$2</span>, <span class="nv">$gp</span>
ld  <span class="nv">$2</span>, %got_lo<span class="o">(</span>gI<span class="o">)(</span><span class="nv">$2</span><span class="o">)</span>
...
</pre></div>
</div>
<p>The following code in Cpu0InstrInfo.td is needed for example input ch8_5.cpp.
Since ch8_5.cpp uses llvm IR <strong>select</strong>, it cannot be run at this point. It
will be run in later Chapter Control flow statements.</p>
<p class="rubric">lbdex/chapters/Chapter6_1/Cpu0InstrInfo.td</p>
<div class="highlight-c++"><div class="highlight"><pre><span class="n">def</span> <span class="n">Cpu0Wrapper</span>    <span class="o">:</span> <span class="n">SDNode</span><span class="o">&lt;</span><span class="s">&quot;Cpu0ISD::Wrapper&quot;</span><span class="p">,</span> <span class="n">SDTIntBinOp</span><span class="o">&gt;</span><span class="p">;</span>
</pre></div>
</div>
<div class="highlight-c++"><div class="highlight"><pre>let Predicates = [Ch6_1] in {
class WrapperPat&lt;SDNode node, Instruction ORiOp, RegisterClass RC&gt;:
      Pat&lt;(Cpu0Wrapper RC:$gp, node:$in),
              (ORiOp RC:$gp, node:$in)&gt;;

def : WrapperPat&lt;tglobaladdr, ORi, GPROut&gt;;
}
</pre></div>
</div>
<p class="rubric">lbdex/input/ch8_5.cpp</p>
<div class="highlight-c++"><div class="highlight"><pre><span class="kt">int</span> <span class="nf">test_select_global_pic</span><span class="p">()</span>
<span class="p">{</span>
  <span class="k">if</span> <span class="p">(</span><span class="n">a1</span> <span class="o">&lt;</span> <span class="n">b1</span><span class="p">)</span>
    <span class="k">return</span> <span class="n">gI1</span><span class="p">;</span>
  <span class="k">else</span>
    <span class="k">return</span> <span class="n">gJ1</span><span class="p">;</span>
<span class="p">}</span>
</pre></div>
</div>
</div>
</div>
<div class="section" id="global-variable-print-support">
<h2><a class="toc-backref" href="#id16">Global variable print support</a><a class="headerlink" href="#global-variable-print-support" title="Permalink to this headline">¶</a></h2>
<p>Above code is for global address DAG translation.
Next, add the following code to Cpu0MCInstLower.cpp, Cpu0InstPrinter.cpp and
Cpu0ISelLowering.cpp for global variable printing operand function.</p>
<p class="rubric">lbdex/chapters/Chapter6_1/Cpu0MCInstLower.cpp</p>
<div class="highlight-c++"><div class="highlight"><pre><span class="n">MCOperand</span> <span class="n">Cpu0MCInstLower</span><span class="o">::</span><span class="n">LowerSymbolOperand</span><span class="p">(</span><span class="k">const</span> <span class="n">MachineOperand</span> <span class="o">&amp;</span><span class="n">MO</span><span class="p">,</span>
                                              <span class="n">MachineOperandType</span> <span class="n">MOTy</span><span class="p">,</span>
                                              <span class="kt">unsigned</span> <span class="n">Offset</span><span class="p">)</span> <span class="k">const</span> <span class="p">{</span>
  <span class="n">MCSymbolRefExpr</span><span class="o">::</span><span class="n">VariantKind</span> <span class="n">Kind</span><span class="p">;</span>
  <span class="k">const</span> <span class="n">MCSymbol</span> <span class="o">*</span><span class="n">Symbol</span><span class="p">;</span>

  <span class="k">switch</span><span class="p">(</span><span class="n">MO</span><span class="p">.</span><span class="n">getTargetFlags</span><span class="p">())</span> <span class="p">{</span>
  <span class="nl">default:</span>                   <span class="n">llvm_unreachable</span><span class="p">(</span><span class="s">&quot;Invalid target flag!&quot;</span><span class="p">);</span>
  <span class="k">case</span> <span class="n">Cpu0II</span>:<span class="o">:</span><span class="n">MO_NO_FLAG</span><span class="o">:</span>   <span class="n">Kind</span> <span class="o">=</span> <span class="n">MCSymbolRefExpr</span><span class="o">::</span><span class="n">VK_None</span><span class="p">;</span> <span class="k">break</span><span class="p">;</span>

<span class="c1">// Cpu0_GPREL is for llc -march=cpu0 -relocation-model=static -cpu0-islinux-</span>
<span class="c1">//  format=false (global var in .sdata).</span>
  <span class="k">case</span> <span class="n">Cpu0II</span>:<span class="o">:</span><span class="n">MO_GPREL</span><span class="o">:</span>     <span class="n">Kind</span> <span class="o">=</span> <span class="n">MCSymbolRefExpr</span><span class="o">::</span><span class="n">VK_Cpu0_GPREL</span><span class="p">;</span> <span class="k">break</span><span class="p">;</span>

  <span class="k">case</span> <span class="n">Cpu0II</span>:<span class="o">:</span><span class="n">MO_GOT16</span><span class="o">:</span>     <span class="n">Kind</span> <span class="o">=</span> <span class="n">MCSymbolRefExpr</span><span class="o">::</span><span class="n">VK_Cpu0_GOT16</span><span class="p">;</span> <span class="k">break</span><span class="p">;</span>
  <span class="k">case</span> <span class="n">Cpu0II</span>:<span class="o">:</span><span class="n">MO_GOT</span><span class="o">:</span>       <span class="n">Kind</span> <span class="o">=</span> <span class="n">MCSymbolRefExpr</span><span class="o">::</span><span class="n">VK_Cpu0_GOT</span><span class="p">;</span> <span class="k">break</span><span class="p">;</span>
<span class="c1">// ABS_HI and ABS_LO is for llc -march=cpu0 -relocation-model=static (global </span>
<span class="c1">//  var in .data).</span>
  <span class="k">case</span> <span class="n">Cpu0II</span>:<span class="o">:</span><span class="n">MO_ABS_HI</span><span class="o">:</span>    <span class="n">Kind</span> <span class="o">=</span> <span class="n">MCSymbolRefExpr</span><span class="o">::</span><span class="n">VK_Cpu0_ABS_HI</span><span class="p">;</span> <span class="k">break</span><span class="p">;</span>
  <span class="k">case</span> <span class="n">Cpu0II</span>:<span class="o">:</span><span class="n">MO_ABS_LO</span><span class="o">:</span>    <span class="n">Kind</span> <span class="o">=</span> <span class="n">MCSymbolRefExpr</span><span class="o">::</span><span class="n">VK_Cpu0_ABS_LO</span><span class="p">;</span> <span class="k">break</span><span class="p">;</span>
  <span class="k">case</span> <span class="n">Cpu0II</span>:<span class="o">:</span><span class="n">MO_GOT_HI16</span><span class="o">:</span>  <span class="n">Kind</span> <span class="o">=</span> <span class="n">MCSymbolRefExpr</span><span class="o">::</span><span class="n">VK_Cpu0_GOT_HI16</span><span class="p">;</span> <span class="k">break</span><span class="p">;</span>
  <span class="k">case</span> <span class="n">Cpu0II</span>:<span class="o">:</span><span class="n">MO_GOT_LO16</span><span class="o">:</span>  <span class="n">Kind</span> <span class="o">=</span> <span class="n">MCSymbolRefExpr</span><span class="o">::</span><span class="n">VK_Cpu0_GOT_LO16</span><span class="p">;</span> <span class="k">break</span><span class="p">;</span>
  <span class="p">}</span>

  <span class="k">switch</span> <span class="p">(</span><span class="n">MOTy</span><span class="p">)</span> <span class="p">{</span>
  <span class="k">case</span> <span class="n">MachineOperand</span>:<span class="o">:</span><span class="n">MO_GlobalAddress</span><span class="o">:</span>
    <span class="n">Symbol</span> <span class="o">=</span> <span class="n">AsmPrinter</span><span class="p">.</span><span class="n">getSymbol</span><span class="p">(</span><span class="n">MO</span><span class="p">.</span><span class="n">getGlobal</span><span class="p">());</span>
    <span class="k">break</span><span class="p">;</span>

  <span class="nl">default:</span>
    <span class="n">llvm_unreachable</span><span class="p">(</span><span class="s">&quot;&lt;unknown operand type&gt;&quot;</span><span class="p">);</span>
  <span class="p">}</span>

  <span class="k">const</span> <span class="n">MCSymbolRefExpr</span> <span class="o">*</span><span class="n">MCSym</span> <span class="o">=</span> <span class="n">MCSymbolRefExpr</span><span class="o">::</span><span class="n">create</span><span class="p">(</span><span class="n">Symbol</span><span class="p">,</span> <span class="n">Kind</span><span class="p">,</span> <span class="o">*</span><span class="n">Ctx</span><span class="p">);</span>

  <span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">Offset</span><span class="p">)</span>
    <span class="k">return</span> <span class="n">MCOperand</span><span class="o">::</span><span class="n">createExpr</span><span class="p">(</span><span class="n">MCSym</span><span class="p">);</span>

  <span class="c1">// Assume offset is never negative.</span>
  <span class="n">assert</span><span class="p">(</span><span class="n">Offset</span> <span class="o">&gt;</span> <span class="mi">0</span><span class="p">);</span>

  <span class="k">const</span> <span class="n">MCConstantExpr</span> <span class="o">*</span><span class="n">OffsetExpr</span> <span class="o">=</span>  <span class="n">MCConstantExpr</span><span class="o">::</span><span class="n">create</span><span class="p">(</span><span class="n">Offset</span><span class="p">,</span> <span class="o">*</span><span class="n">Ctx</span><span class="p">);</span>
  <span class="k">const</span> <span class="n">MCBinaryExpr</span> <span class="o">*</span><span class="n">AddExpr</span> <span class="o">=</span> <span class="n">MCBinaryExpr</span><span class="o">::</span><span class="n">createAdd</span><span class="p">(</span><span class="n">MCSym</span><span class="p">,</span> <span class="n">OffsetExpr</span><span class="p">,</span> <span class="o">*</span><span class="n">Ctx</span><span class="p">);</span>
  <span class="k">return</span> <span class="n">MCOperand</span><span class="o">::</span><span class="n">createExpr</span><span class="p">(</span><span class="n">AddExpr</span><span class="p">);</span>
<span class="p">}</span>
</pre></div>
</div>
<div class="highlight-c++"><div class="highlight"><pre><span class="n">MCOperand</span> <span class="n">Cpu0MCInstLower</span><span class="o">::</span><span class="n">LowerOperand</span><span class="p">(</span><span class="k">const</span> <span class="n">MachineOperand</span><span class="o">&amp;</span> <span class="n">MO</span><span class="p">,</span>
                                        <span class="kt">unsigned</span> <span class="n">offset</span><span class="p">)</span> <span class="k">const</span> <span class="p">{</span>
  <span class="n">MachineOperandType</span> <span class="n">MOTy</span> <span class="o">=</span> <span class="n">MO</span><span class="p">.</span><span class="n">getType</span><span class="p">();</span>

  <span class="k">switch</span> <span class="p">(</span><span class="n">MOTy</span><span class="p">)</span> <span class="p">{</span>
</pre></div>
</div>
<div class="highlight-c++"><div class="highlight"><pre>  <span class="k">case</span> <span class="n">MachineOperand</span>:<span class="o">:</span><span class="n">MO_GlobalAddress</span><span class="o">:</span>
<span class="c1">//@1</span>
    <span class="k">return</span> <span class="n">LowerSymbolOperand</span><span class="p">(</span><span class="n">MO</span><span class="p">,</span> <span class="n">MOTy</span><span class="p">,</span> <span class="n">offset</span><span class="p">);</span>
</pre></div>
</div>
<div class="highlight-c++"><div class="highlight"><pre>  <span class="p">...</span>
  <span class="p">}</span>
<span class="p">...</span>
<span class="p">}</span>
</pre></div>
</div>
<p class="rubric">lbdex/chapters/Chapter6_1/InstPrinter/Cpu0InstPrinter.cpp</p>
<div class="highlight-c++"><div class="highlight"><pre><span class="k">static</span> <span class="kt">void</span> <span class="nf">printExpr</span><span class="p">(</span><span class="k">const</span> <span class="n">MCExpr</span> <span class="o">*</span><span class="n">Expr</span><span class="p">,</span> <span class="n">raw_ostream</span> <span class="o">&amp;</span><span class="n">OS</span><span class="p">)</span> <span class="p">{</span>
</pre></div>
</div>
<div class="highlight-c++"><div class="highlight"><pre><span class="c1">// Cpu0_GPREL is for llc -march=cpu0 -relocation-model=static</span>
  <span class="k">case</span> <span class="n">MCSymbolRefExpr</span>:<span class="o">:</span><span class="n">VK_Cpu0_GPREL</span><span class="o">:</span>     <span class="n">OS</span> <span class="o">&lt;&lt;</span> <span class="s">&quot;%gp_rel(&quot;</span><span class="p">;</span> <span class="k">break</span><span class="p">;</span>
</pre></div>
</div>
<div class="highlight-c++"><div class="highlight"><pre>  <span class="k">case</span> <span class="n">MCSymbolRefExpr</span>:<span class="o">:</span><span class="n">VK_Cpu0_GOT16</span><span class="o">:</span>     <span class="n">OS</span> <span class="o">&lt;&lt;</span> <span class="s">&quot;%got(&quot;</span><span class="p">;</span>    <span class="k">break</span><span class="p">;</span>
  <span class="k">case</span> <span class="n">MCSymbolRefExpr</span>:<span class="o">:</span><span class="n">VK_Cpu0_GOT</span><span class="o">:</span>       <span class="n">OS</span> <span class="o">&lt;&lt;</span> <span class="s">&quot;%got(&quot;</span><span class="p">;</span>    <span class="k">break</span><span class="p">;</span>
  <span class="k">case</span> <span class="n">MCSymbolRefExpr</span>:<span class="o">:</span><span class="n">VK_Cpu0_ABS_HI</span><span class="o">:</span>    <span class="n">OS</span> <span class="o">&lt;&lt;</span> <span class="s">&quot;%hi(&quot;</span><span class="p">;</span>     <span class="k">break</span><span class="p">;</span>
  <span class="k">case</span> <span class="n">MCSymbolRefExpr</span>:<span class="o">:</span><span class="n">VK_Cpu0_ABS_LO</span><span class="o">:</span>    <span class="n">OS</span> <span class="o">&lt;&lt;</span> <span class="s">&quot;%lo(&quot;</span><span class="p">;</span>     <span class="k">break</span><span class="p">;</span>
</pre></div>
</div>
<div class="highlight-c++"><div class="highlight"><pre>    <span class="p">...</span>
  <span class="p">}</span>
  <span class="p">...</span>
<span class="p">}</span>
</pre></div>
</div>
<p>The following function is for <tt class="docutils literal"><span class="pre">llc</span> <span class="pre">-debug</span></tt> this chapter DAG node name printing.
It is added at Chapter3_1 already.</p>
<p class="rubric">lbdex/chapters/Chapter3_1/Cpu0ISelLowering.cpp</p>
<div class="highlight-c++"><div class="highlight"><pre><span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">Cpu0TargetLowering</span><span class="o">::</span><span class="n">getTargetNodeName</span><span class="p">(</span><span class="kt">unsigned</span> <span class="n">Opcode</span><span class="p">)</span> <span class="k">const</span> <span class="p">{</span>
  <span class="k">switch</span> <span class="p">(</span><span class="n">Opcode</span><span class="p">)</span> <span class="p">{</span>
  <span class="p">..</span>
  <span class="k">case</span> <span class="n">Cpu0ISD</span>:<span class="o">:</span><span class="n">GPRel</span><span class="o">:</span>             <span class="k">return</span> <span class="s">&quot;Cpu0ISD::GPRel&quot;</span><span class="p">;</span>
  <span class="p">...</span>
  <span class="k">case</span> <span class="n">Cpu0ISD</span>:<span class="o">:</span><span class="n">Wrapper</span><span class="o">:</span>           <span class="k">return</span> <span class="s">&quot;Cpu0ISD::Wrapper&quot;</span><span class="p">;</span>
  <span class="p">...</span>
  <span class="p">}</span>
<span class="p">}</span>
</pre></div>
</div>
<p>OS is the output stream which output to the assembly file.</p>
</div>
<div class="section" id="summary">
<h2><a class="toc-backref" href="#id17">Summary</a><a class="headerlink" href="#summary" title="Permalink to this headline">¶</a></h2>
<p>The global variable Instruction Selection for DAG translation is not like the
ordinary IR node translation, it has static (absolute address) and pic mode.
Backend deals this translation by create DAG nodes in function
lowerGlobalAddress() which called by LowerOperation().
Function LowerOperation() takes care all Custom type of operation.
Backend set global address as Custom operation by
<strong>”setOperationAction(ISD::GlobalAddress, MVT::i32, Custom);”</strong> in
Cpu0TargetLowering() constructor.
Different address mode create their own DAG list at run time.
By set the pattern Pat&lt;&gt; in Cpu0InstrInfo.td, the llvm can apply the compiler
mechanism, pattern match, in the Instruction Selection stage.</p>
<p>There are three types for setXXXAction(), Promote, Expand and Custom.
Except Custom, the other two maybe no need to coding.
Here <a class="footnote-reference" href="#id8" id="id5">[3]</a> is the references.</p>
<p>As shown in this chapter, the global variable can be laid in
.sdata/.sbss by option -cpu0-use-small-section=true.
It is possible that the variables of small data section (16 bits
addressable) are full out at link stage. When that happens, linker will
highlights that error and forces the toolchain users to fix it.
As the result, the toolchain user need to reconsider which global variables
should be moved from .sdata/.sbss to .data/.bss by set option
-cpu0-use-small-section=false in Makefile as follows,</p>
<p class="rubric">Makefile</p>
<div class="highlight-c++"><div class="highlight"><pre><span class="cp"># Set the global variables declared in a.cpp to .data/.bss</span>
<span class="n">llc</span>  <span class="o">-</span><span class="n">march</span><span class="o">=</span><span class="n">cpu0</span> <span class="o">-</span><span class="n">relocation</span><span class="o">-</span><span class="n">model</span><span class="o">=</span><span class="k">static</span> <span class="o">-</span><span class="n">cpu0</span><span class="o">-</span><span class="n">use</span><span class="o">-</span><span class="n">small</span><span class="o">-</span><span class="n">section</span><span class="o">=</span><span class="nb">false</span> \
<span class="o">-</span><span class="n">filetype</span><span class="o">=</span><span class="n">obj</span> <span class="n">a</span><span class="p">.</span><span class="n">bc</span> <span class="o">-</span><span class="n">o</span> <span class="n">a</span><span class="p">.</span><span class="n">cpu0</span><span class="p">.</span><span class="n">o</span>
<span class="cp"># Set the global variables declared in b.cpp to .sdata/.sbss</span>
<span class="n">llc</span>  <span class="o">-</span><span class="n">march</span><span class="o">=</span><span class="n">cpu0</span> <span class="o">-</span><span class="n">relocation</span><span class="o">-</span><span class="n">model</span><span class="o">=</span><span class="k">static</span> <span class="o">-</span><span class="n">cpu0</span><span class="o">-</span><span class="n">use</span><span class="o">-</span><span class="n">small</span><span class="o">-</span><span class="n">section</span><span class="o">=</span><span class="nb">true</span> \
<span class="o">-</span><span class="n">filetype</span><span class="o">=</span><span class="n">obj</span> <span class="n">b</span><span class="p">.</span><span class="n">bc</span> <span class="o">-</span><span class="n">o</span> <span class="n">b</span><span class="p">.</span><span class="n">cpu0</span><span class="p">.</span><span class="n">o</span>
</pre></div>
</div>
<p>The rule for global variables allocation is &#8220;set the small and frequent
variables in small 16 addressable area&#8221;.</p>
<table class="docutils footnote" frame="void" id="id6" rules="none">
<colgroup><col class="label" /><col /></colgroup>
<tbody valign="top">
<tr><td class="label"><a class="fn-backref" href="#id1">[1]</a></td><td><a class="reference external" href="http://llvm.org/docs/CommandLine.html">http://llvm.org/docs/CommandLine.html</a></td></tr>
</tbody>
</table>
<table class="docutils footnote" frame="void" id="id7" rules="none">
<colgroup><col class="label" /><col /></colgroup>
<tbody valign="top">
<tr><td class="label"><a class="fn-backref" href="#id3">[2]</a></td><td><a class="reference external" href="http://www.linux-mips.org/pub/linux/mips/doc/ABI/mipsabi.pdf">http://www.linux-mips.org/pub/linux/mips/doc/ABI/mipsabi.pdf</a></td></tr>
</tbody>
</table>
<table class="docutils footnote" frame="void" id="id8" rules="none">
<colgroup><col class="label" /><col /></colgroup>
<tbody valign="top">
<tr><td class="label"><a class="fn-backref" href="#id5">[3]</a></td><td><a class="reference external" href="http://llvm.org/docs/WritingAnLLVMBackend.html#the-selectiondag-legalize-phase">http://llvm.org/docs/WritingAnLLVMBackend.html#the-selectiondag-legalize-phase</a></td></tr>
</tbody>
</table>
</div>
</div>


      </div>
      <div class="bottomnav">
      
        <p>
        «&#160;&#160;<a href="genobj.html">Generating object files</a>
        &#160;&#160;::&#160;&#160;
        <a class="uplink" href="index.html">Contents</a>
        &#160;&#160;::&#160;&#160;
        <a href="othertype.html">Other data type</a>&#160;&#160;»
        </p>

      </div>

    <div class="footer">
        &copy; Copyright 2013, LLVM.
      Created using <a href="http://sphinx-doc.org/">Sphinx</a> 1.2.2.
    </div>
  </body>
</html>