-intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "D:/HW/FPGA/Project/Phase4/Verilog/Main_tb_isim_beh.exe" -prj "D:/HW/FPGA/Project/Phase4/Verilog/Main_tb_beh.prj" "work.Main_tb" "work.glbl" 
