$date
	Tue Jan  6 11:13:00 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module dualportsynchronousram_tb $end
$var wire 8 ! dout_b [7:0] $end
$var wire 8 " dout_a [7:0] $end
$var reg 4 # addr_a [3:0] $end
$var reg 4 $ addr_b [3:0] $end
$var reg 1 % clk $end
$var reg 8 & din_a [7:0] $end
$var reg 8 ' din_b [7:0] $end
$var reg 1 ( we_a $end
$var reg 1 ) we_b $end
$scope module dut $end
$var wire 4 * addr_a [3:0] $end
$var wire 4 + addr_b [3:0] $end
$var wire 1 % clk $end
$var wire 8 , din_a [7:0] $end
$var wire 8 - din_b [7:0] $end
$var wire 1 ( we_a $end
$var wire 1 ) we_b $end
$var reg 8 . dout_a [7:0] $end
$var reg 8 / dout_b [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx /
bx .
b0 -
b0 ,
b0 +
b0 *
0)
0(
b0 '
b0 &
0%
b0 $
b0 #
bx "
bx !
$end
#5
1%
#10
0%
b10100101 &
b10100101 ,
b11 #
b11 *
1(
#15
1%
#20
0%
0(
#25
b10100101 "
b10100101 .
1%
#30
0%
b1011010 '
b1011010 -
b111 $
b111 +
1)
#35
1%
#40
0%
0)
#45
b1011010 !
b1011010 /
1%
#50
0%
#55
1%
#60
0%
#65
1%
#70
0%
