# Power-On to Boot – Detailed Obsidian Notes

_Author: Venkat (PhD S/W Eng. – OS Internals)_

---

## 1. Power Supply & Reset Hand-Off

|Stage|Signal/Action|Detail (ATX timings are typical)|
|---|---|---|
|**1.1**|**Power button → `PWRBTN#`**|_Active-low_ momentary signal latched by the motherboard’s PCH/SIO.|
|**1.2**|**PS_ON# asserted**|MB tells PSU to start the main rails ( +3.3 V, +5 V, +12 V ).|
|**1.3**|**Power-Good (`PWR_OK`)**|PSU waits until all rails are within ±5 % then raises `PWR_OK` (100–500 ms).|
|**1.4**|**Reset removal**|South-bridge de-asserts `RESET#`, releasing the CPU, chipset, DRAM, PCI devices.|

<details> <summary>Timing Diagram (ASCII)</summary>

markdown

CopyEdit

`t=0  PWRBTN# __/\____________________________________________________                |< 50 ms >         PS_ON# ______/\______________________________________________                     |< 5 ms >         Rails  -------------------- 3.3 V,5 V,12 V ramp -------------                                |< 10 ms – 25 ms >         PWR_OK ________________________________/\_____________________                                            |< 100 ms typical >         RESET#  ______________________________________/\_____________                                                   |< 1 µs >`

</details>

---

## 2. CPU Reset State (x86 – 80386 +)

|Register|Value|Rationale|
|---|---|---|
|`CS.selector`|`0xF000`|Points into the top 64 KiB of the 16-bit BIOS segment.|
|`CS.base`|`0xFFFF0000`|**Special case**: _not_ `selector × 16` during power-on.|
|`IP/EIP/RIP`|`0xFFF0`|Offset 16 bytes from the top of the segment.|
|_All GP regs_|**undefined / 0**|Architecturally uninitialized; firmware often zeroes them.|
|`CR0`|`0x60000010`|PE=0 → **real mode**, PG=0.|

**Reset vector physical address**

text

CopyEdit

`CS.base  0xFFFF0000 +   IP   0x0000FFF0 --------------------             0xFFFFFFF0  (˜4 GiB – 16 B)`

> The CPU begins execution in 16-bit **real mode** even on 64-bit processors.

---

## 3. Real-Mode Segmentation Refresher

### 3.1 Address Calculation

ini

CopyEdit

`Physical = (SegmentSelector << 4) + Offset`

_Max addressable_: `0xFFFF:0xFFFF → 0xFFFF0 + 0xFFFF = 0x10FFEF`  
→ 1 MiB + 65 520 B – A20 masking reduces it to 20 bits (`0x0FFEF`).

### 3.2 A20 Gate

- Historically disabled to preserve 8086 wrap-around behaviour.
    
- BIOS enables (or gate A20) before loading modern OSes.
    

---

## 4. BIOS ROM Mapping

Chipset hard-wires **top 128 KiB** (sometimes 16 MiB on UEFI systems) of the 32-bit address space to the SPI/parallel ROM:

pgsql

CopyEdit

`0xFFF00000 – 0xFFFFFFFF  →  Firmware ROM 0xFFFF0000 – 0xFFFFFFFF  →  Reset + POST code (shadowed later)                ^                +--  CPU begins here`

Coreboot snippet (16-bit reset stub):

asm

CopyEdit

`.section ".reset", "ax", %progbits .code16 .globl  _start _start:     jmp _start16bit               ; e9 xx xx  (relative JMP opcode)`

Linker places `.reset` at `0xFFFFFFF0` exactly 16 bytes.

---

## 5. BIOS/UEFI Phase Breakdown

1. **SEC** – establish temporary stack, measure ROM (if TPM).
    
2. **PEI** – DRAM detection & training, silicon init.
    
3. **DXE** – driver execution, runtime services, Option ROMs.
    
4. **BDS/BootMgr** – choose boot device (boot order/NVRAM).
    
5. **TSL** – transfer to **Bootloader** (MBR/PIBR/GPT or EFI stub).
    

Classic legacy BIOS (non-UEFI) POST flow:

mermaid

CopyEdit

`flowchart TD     Reset --> "CPU in Real Mode"     "CPU in Real Mode" --> "Execute BIOS POST"     "Execute BIOS POST" --> "Detect DRAM/Devices"     "Detect DRAM/Devices" --> "Int 0x19 Boot Sequence"     "Int 0x19 Boot Sequence" --> "Load Boot Sector @ 0x7C00"     "Load Boot Sector @ 0x7C00" --> "Jump 0x0000:7C00"`

---

## 6. Boot Sector Anatomy (MBR)

asm

CopyEdit

`[BITS 16]              ; Real mode org 0x7C00             ; BIOS loads sector here  boot:     mov ah,0x0E        ; TTY teletype     mov al,'!'         ; char to print     int 0x10           ; BIOS video service     jmp $  times 510-($-$$) db 0  ; pad sector db 0x55,0xAA           ; boot signature`

- **Size**: 512 B (first **LBA 0** sector)
    
- **Partition table**: bytes 446–509 for MBR (not in minimal demo)
    
- BIOS copies to **0x0000:0x7C00** and jumps.
    

---

## 7. Real-Mode Memory Map Cheat-Sheet

text

CopyEdit

`00000 – 003FF : IVT (256 vectors × 4 B) 00400 – 004FF : BIOS Data Area (keyboard flags, timers…) 00500 – 07BFF : Free (DOS : PSPs, TSRs) 07C00 – 07DFF : Boot sector (512 B) 07E00 – 09FFF : Free / Stack 0A000 – 0BFFF : VGA VRAM (mode-set dependent) 0C000 – 0C7FF : Video ROM (shadowable) 0F000 – 0FFFF : System BIOS ROM 100000 (1 MiB)        : End of real-mode addressable space`

> Modern firmware shadows ROM into DRAM for speed once memory is trained.

---

## 8. After the Boot Sector

Typical responsibilities of a **stage-1 bootloader**:

1. Enable **A20** (keyboard controller `0x64` or BIOS INT 15 `2401h`).
    
2. Relocate itself, set up a flat 32-bit protected-mode environment.
    
3. Load a **stage-2**/kernel image from disk (FAT/ext/LVM/…); verify signatures.
    
4. Switch to protected mode (`mov cr0, eax | PE`), then optionally to long mode.
    

Example (GRUB 2 path):

rust

CopyEdit

`CPU (real) -> GRUB MBR 446 B            -> stage1.5 in gaps after MBR            -> /boot/grub/i386-pc/core.img            -> load grub modules, config            -> hand off to /boot/vmlinuz + initrd`

---

## 9. End-to-End Sequence Diagram

mermaid

CopyEdit

`sequenceDiagram     participant User      as Press Power     participant PSU       as Power Supply     participant MB        as Motherboard/PCH     participant CPU       as CPU&nbsp;(real mode)     participant BIOS      as Firmware (BIOS/UEFI)     participant Boot      as Bootloader&nbsp;@ 0x7C00      User->>PSU: Assert PWRBTN#     PSU-->>MB: PS_ON# ✓<br/>Rails Stable     PSU->>MB: PWR_OK     MB->>CPU: De-assert RESET#     CPU->>CPU: Load reset state<br/>(CS=F000:FFF0)     CPU->>BIOS: Fetch @ 0xFFFFFFF0     BIOS-->>CPU: POST, device init     BIOS->>Boot: Load sector -> 0x7C00     BIOS-->>CPU: JMP 0x0000:7C00     Boot->>CPU: Enable A20, PM switch, load kernel     CPU-->>OS: Jump to protected/long-mode entry`

---

## 10. Key Takeaways

- **Reset vector** lives in ROM at the apex of the 4 GiB space, _not_ in the 1 MiB real-mode window.
    
- Real-mode segmentation (`seg × 16 + off`) plus the A20 line limits the first megabyte, later lifted.
    
- Boot firmware (BIOS or UEFI) performs POST, enumerates devices, selects a bootable medium, then loads the first-stage boot code to **0x7C00**.
    
- Control flows: **User → PSU → Motherboard → CPU → BIOS/UEFI → Bootloader → OS kernel**.
    

---

### Further Reading

- Intel® SDM Vol 3, Ch 9 (Processor Management & Initialization)
    
- _BIOS and Kernel Developer’s Guide_ – Intel
    
- coreboot.org – open-source firmware implementation
    

---

> **Tip:** To visualise address translations interactively in Obsidian, embed the Python snippet (with the Obsidian _Advanced Slides_ or _Code Runner_ plugin) that evaluates `(seg << 4) + off`.