<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="a_and_b.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="a_and_b.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="a_and_b.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="a_and_b.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="a_and_b.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="a_and_b.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="a_and_b.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="a_and_b.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="a_and_b.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="a_and_b.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="a_and_b.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="a_and_b.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="a_and_b.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="a_and_b.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="a_and_b.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="a_and_b.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="a_and_b.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="a_and_b.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="a_and_b.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="a_and_b.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="a_and_b.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="a_and_b.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="a_and_b.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="a_and_b.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="a_and_b_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="a_and_b_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="a_and_b_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="a_and_b_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="a_and_b_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="a_and_b_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="a_and_b_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="a_and_b_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="a_and_b_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="a_and_b_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="a_and_b_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="a_and_b_summary.xml"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="a_and_b_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="a_and_b_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="a_and_b_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="a_and_b_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="a_and_b_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="a_and_b_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1602299382" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1602299382">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1602299382" xil_pn:in_ck="-1253400474309399067" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1602299382">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="a_and_b.v"/>
      <outfile xil_pn:name="a_and_b_tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1602299452" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-8849456256670004800" xil_pn:start_ts="1602299452">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1602299452" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-6016801127992064308" xil_pn:start_ts="1602299452">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1602299452" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="7743209977030673719" xil_pn:start_ts="1602299452">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1602299452" xil_pn:in_ck="-1253400474309399067" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1602299452">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="a_and_b.v"/>
      <outfile xil_pn:name="a_and_b_tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1602299456" xil_pn:in_ck="-1253400474309399067" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-9066060140176136384" xil_pn:start_ts="1602299452">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="a_and_b_tb_beh.prj"/>
      <outfile xil_pn:name="a_and_b_tb_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1602299457" xil_pn:in_ck="-6911463307674008808" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="8786629032121765539" xil_pn:start_ts="1602299456">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="a_and_b_tb_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
    </transform>
    <transform xil_pn:end_ts="1602299128" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1602299127">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1602299128" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-2709911543361360873" xil_pn:start_ts="1602299128">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1602299128" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="7743209977030673719" xil_pn:start_ts="1602299128">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1602299128" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1602299128">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1602299128" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="1623107498771896459" xil_pn:start_ts="1602299128">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1602299128" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-6505532495323698189" xil_pn:start_ts="1602299128">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1602299128" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-8760315981602053567" xil_pn:start_ts="1602299128">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1602299137" xil_pn:in_ck="140600087452888" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="219790467655964723" xil_pn:start_ts="1602299128">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="a_and_b.lso"/>
      <outfile xil_pn:name="a_and_b.ngc"/>
      <outfile xil_pn:name="a_and_b.ngr"/>
      <outfile xil_pn:name="a_and_b.prj"/>
      <outfile xil_pn:name="a_and_b.stx"/>
      <outfile xil_pn:name="a_and_b.syr"/>
      <outfile xil_pn:name="a_and_b.xst"/>
      <outfile xil_pn:name="a_and_b_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1602299831" xil_pn:in_ck="153113495236197312" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="1262981259054488246" xil_pn:start_ts="1602299831">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1602299837" xil_pn:in_ck="8139104082767518202" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-123559187864286875" xil_pn:start_ts="1602299831">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="a_and_b.bld"/>
      <outfile xil_pn:name="a_and_b.ngd"/>
      <outfile xil_pn:name="a_and_b_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1602299844" xil_pn:in_ck="8189646189281245019" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="-3453347932096072003" xil_pn:start_ts="1602299837">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="a_and_b.pcf"/>
      <outfile xil_pn:name="a_and_b_map.map"/>
      <outfile xil_pn:name="a_and_b_map.mrp"/>
      <outfile xil_pn:name="a_and_b_map.ncd"/>
      <outfile xil_pn:name="a_and_b_map.ngm"/>
      <outfile xil_pn:name="a_and_b_map.xrpt"/>
      <outfile xil_pn:name="a_and_b_summary.xml"/>
      <outfile xil_pn:name="a_and_b_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1602299857" xil_pn:in_ck="-1548070075354122540" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="6836792358010065007" xil_pn:start_ts="1602299844">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="a_and_b.ncd"/>
      <outfile xil_pn:name="a_and_b.pad"/>
      <outfile xil_pn:name="a_and_b.par"/>
      <outfile xil_pn:name="a_and_b.ptwx"/>
      <outfile xil_pn:name="a_and_b.unroutes"/>
      <outfile xil_pn:name="a_and_b.xpi"/>
      <outfile xil_pn:name="a_and_b_pad.csv"/>
      <outfile xil_pn:name="a_and_b_pad.txt"/>
      <outfile xil_pn:name="a_and_b_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1602299869" xil_pn:in_ck="153113495236189687" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="7921605576690032156" xil_pn:start_ts="1602299857">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="a_and_b.bgn"/>
      <outfile xil_pn:name="a_and_b.bit"/>
      <outfile xil_pn:name="a_and_b.drc"/>
      <outfile xil_pn:name="a_and_b.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1602299857" xil_pn:in_ck="1518088129469305175" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1602299852">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="a_and_b.twr"/>
      <outfile xil_pn:name="a_and_b.twx"/>
    </transform>
  </transforms>

</generated_project>
