{"vcs1":{"timestamp_begin":1751175509.349310364, "rt":0.33, "ut":0.19, "st":0.09}}
{"vcselab":{"timestamp_begin":1751175509.804870295, "rt":0.29, "ut":0.18, "st":0.09}}
{"link":{"timestamp_begin":1751175510.184534451, "rt":0.20, "ut":0.11, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1751175508.809447118}
{"VCS_COMP_START_TIME": 1751175508.809447118}
{"VCS_COMP_END_TIME": 1751175510.799317607}
{"VCS_USER_OPTIONS": "-full64 -sverilog -debug_all -f filelist.f -l compile.log -timescale=1ns/10ps"}
{"vcs1": {"peak_mem": 3214271}}
{"stitch_vcselab": {"peak_mem": 3214311}}
