{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1386283511939 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1386283511939 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 05 17:45:11 2013 " "Processing started: Thu Dec 05 17:45:11 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1386283511939 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1386283511939 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RegFile -c RegFile " "Command: quartus_map --read_settings_files=on --write_settings_files=off RegFile -c RegFile" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1386283511939 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1386283514393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2_1_32b.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_2_1_32b.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2_1_32b " "Found entity 1: mux_2_1_32b" {  } { { "mux_2_1_32b.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/mux_2_1_32b.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386283514703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386283514703 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "pc_reg.v(16) " "Verilog HDL information at pc_reg.v(16): always construct contains both blocking and non-blocking assignments" {  } { { "pc_reg.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/pc_reg.v" 16 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1386283514723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file pc_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc_reg " "Found entity 1: pc_reg" {  } { { "pc_reg.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/pc_reg.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386283514723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386283514723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCD_Display-a " "Found design unit 1: LCD_Display-a" {  } { { "LCD_Display.vhd" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/LCD_Display.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386283515885 ""} { "Info" "ISGN_ENTITY_NAME" "1 LCD_Display " "Found entity 1: LCD_Display" {  } { { "LCD_Display.vhd" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/LCD_Display.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386283515885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386283515885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clk_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_div-a " "Found design unit 1: clk_div-a" {  } { { "CLK_DIV.VHD" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/CLK_DIV.VHD" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386283515895 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "CLK_DIV.VHD" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/CLK_DIV.VHD" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386283515895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386283515895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcadder.v 1 1 " "Found 1 design units, including 1 entities, in source file pcadder.v" { { "Info" "ISGN_ENTITY_NAME" "1 pcadder " "Found entity 1: pcadder" {  } { { "pcadder.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/pcadder.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386283515895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386283515895 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "RegModule.v(35) " "Verilog HDL information at RegModule.v(35): always construct contains both blocking and non-blocking assignments" {  } { { "RegModule.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/RegModule.v" 35 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1386283515895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regmodule.v 1 1 " "Found 1 design units, including 1 entities, in source file regmodule.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegModule " "Found entity 1: RegModule" {  } { { "RegModule.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/RegModule.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386283515895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386283515895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.bdf 1 1 " "Found 1 design units, including 1 entities, in source file regfile.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 RegFile " "Found entity 1: RegFile" {  } { { "RegFile.bdf" "" { Schematic "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/RegFile.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386283515905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386283515905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mymux21.v 1 1 " "Found 1 design units, including 1 entities, in source file mymux21.v" { { "Info" "ISGN_ENTITY_NAME" "1 mymux21 " "Found entity 1: mymux21" {  } { { "mymux21.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/mymux21.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386283515905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386283515905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdigit.v 1 1 " "Found 1 design units, including 1 entities, in source file hexdigit.v" { { "Info" "ISGN_ENTITY_NAME" "1 hexdigit " "Found entity 1: hexdigit" {  } { { "hexdigit.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/hexdigit.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386283515905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386283515905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ramlpm.v 1 1 " "Found 1 design units, including 1 entities, in source file ramlpm.v" { { "Info" "ISGN_ENTITY_NAME" "1 ramlpm " "Found entity 1: ramlpm" {  } { { "ramlpm.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/ramlpm.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386283515935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386283515935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file clockcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 clockcounter " "Found entity 1: clockcounter" {  } { { "clockcounter.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/clockcounter.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386283515935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386283515935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux31.v 1 1 " "Found 1 design units, including 1 entities, in source file mux31.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux31 " "Found entity 1: mux31" {  } { { "mux31.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/mux31.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386283515945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386283515945 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "pipereg.v(41) " "Verilog HDL information at pipereg.v(41): always construct contains both blocking and non-blocking assignments" {  } { { "pipereg.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/pipereg.v" 41 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1386283515945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipereg.v 1 1 " "Found 1 design units, including 1 entities, in source file pipereg.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipereg " "Found entity 1: pipereg" {  } { { "pipereg.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/pipereg.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386283515945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386283515945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "romlpm.v 1 1 " "Found 1 design units, including 1 entities, in source file romlpm.v" { { "Info" "ISGN_ENTITY_NAME" "1 romlpm " "Found entity 1: romlpm" {  } { { "romlpm.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/romlpm.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386283515945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386283515945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addr_4.v 1 1 " "Found 1 design units, including 1 entities, in source file addr_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 addr_4 " "Found entity 1: addr_4" {  } { { "addr_4.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/addr_4.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386283515945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386283515945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_21_1bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_21_1bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_21_1bit " "Found entity 1: mux_21_1bit" {  } { { "mux_21_1bit.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/mux_21_1bit.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386283515955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386283515955 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "control.v(40) " "Verilog HDL information at control.v(40): always construct contains both blocking and non-blocking assignments" {  } { { "control.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/control.v" 40 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1386283515955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/control.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386283515955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386283515955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hazard_detect.v 1 1 " "Found 1 design units, including 1 entities, in source file hazard_detect.v" { { "Info" "ISGN_ENTITY_NAME" "1 hazard_detect " "Found entity 1: hazard_detect" {  } { { "hazard_detect.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/hazard_detect.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386283515955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386283515955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basic_mux31.v 1 1 " "Found 1 design units, including 1 entities, in source file basic_mux31.v" { { "Info" "ISGN_ENTITY_NAME" "1 basic_mux31 " "Found entity 1: basic_mux31" {  } { { "basic_mux31.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/basic_mux31.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386283515955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386283515955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fwd_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file fwd_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 fwd_unit " "Found entity 1: fwd_unit" {  } { { "fwd_unit.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/fwd_unit.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386283515965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386283515965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.v 0 0 " "Found 0 design units, including 0 entities, in source file test.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386283515965 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ex_control_pipe.v(31) " "Verilog HDL information at ex_control_pipe.v(31): always construct contains both blocking and non-blocking assignments" {  } { { "ex_control_pipe.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/ex_control_pipe.v" 31 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1386283515965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_control_pipe.v 1 1 " "Found 1 design units, including 1 entities, in source file ex_control_pipe.v" { { "Info" "ISGN_ENTITY_NAME" "1 ex_control_pipe " "Found entity 1: ex_control_pipe" {  } { { "ex_control_pipe.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/ex_control_pipe.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386283515965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386283515965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_control_pipe.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_control_pipe.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_control_pipe " "Found entity 1: mem_control_pipe" {  } { { "mem_control_pipe.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/mem_control_pipe.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386283515965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386283515965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_control_pipe.v 1 1 " "Found 1 design units, including 1 entities, in source file wb_control_pipe.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb_control_pipe " "Found entity 1: wb_control_pipe" {  } { { "wb_control_pipe.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/wb_control_pipe.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386283515975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386283515975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extender.v 1 1 " "Found 1 design units, including 1 entities, in source file extender.v" { { "Info" "ISGN_ENTITY_NAME" "1 extender " "Found entity 1: extender" {  } { { "extender.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/extender.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386283515975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386283515975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regdst_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file regdst_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegDst_mux " "Found entity 1: RegDst_mux" {  } { { "RegDst_mux.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/RegDst_mux.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386283515975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386283515975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "shifter.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/shifter.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386283515975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386283515975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branch_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file branch_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 branch_adder " "Found entity 1: branch_adder" {  } { { "branch_adder.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/branch_adder.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386283515975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386283515975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "concat.v 1 1 " "Found 1 design units, including 1 entities, in source file concat.v" { { "Info" "ISGN_ENTITY_NAME" "1 concat " "Found entity 1: concat" {  } { { "concat.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/concat.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386283515985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386283515985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jump_shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file jump_shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 jump_shifter " "Found entity 1: jump_shifter" {  } { { "jump_shifter.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/jump_shifter.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386283515985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386283515985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zero_detect.v 1 1 " "Found 1 design units, including 1 entities, in source file zero_detect.v" { { "Info" "ISGN_ENTITY_NAME" "1 zero_detect " "Found entity 1: zero_detect" {  } { { "zero_detect.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/zero_detect.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386283515985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386283515985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2_1_32b_2bsel.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_2_1_32b_2bsel.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2_1_32b_2bsel " "Found entity 1: mux_2_1_32b_2bsel" {  } { { "mux_2_1_32b_2bsel.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/mux_2_1_32b_2bsel.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386283515985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386283515985 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RegFile " "Elaborating entity \"RegFile\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1386283516185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Display LCD_Display:LCD_module " "Elaborating entity \"LCD_Display\" for hierarchy \"LCD_Display:LCD_module\"" {  } { { "RegFile.bdf" "LCD_module" { Schematic "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/RegFile.bdf" { { 936 1480 1768 1048 "LCD_module" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386283516336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "romlpm romlpm:inst_mem " "Elaborating entity \"romlpm\" for hierarchy \"romlpm:inst_mem\"" {  } { { "RegFile.bdf" "inst_mem" { Schematic "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/RegFile.bdf" { { 344 -1200 -944 464 "inst_mem" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386283516356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram romlpm:inst_mem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"romlpm:inst_mem\|altsyncram:altsyncram_component\"" {  } { { "romlpm.v" "altsyncram_component" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/romlpm.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386283516486 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "romlpm:inst_mem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"romlpm:inst_mem\|altsyncram:altsyncram_component\"" {  } { { "romlpm.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/romlpm.v" 93 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386283516486 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "romlpm:inst_mem\|altsyncram:altsyncram_component " "Instantiated megafunction \"romlpm:inst_mem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386283516486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386283516486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386283516486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386283516486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386283516486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386283516486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file instr_mem.hex " "Parameter \"init_file\" = \"instr_mem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386283516486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386283516486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386283516486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386283516486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386283516486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386283516486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386283516486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386283516486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386283516486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386283516486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386283516486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386283516486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386283516486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386283516486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386283516486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386283516486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386283516486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386283516486 ""}  } { { "romlpm.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/romlpm.v" 93 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1386283516486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mk32.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mk32.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mk32 " "Found entity 1: altsyncram_mk32" {  } { { "db/altsyncram_mk32.tdf" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/db/altsyncram_mk32.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386283516666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386283516666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mk32 romlpm:inst_mem\|altsyncram:altsyncram_component\|altsyncram_mk32:auto_generated " "Elaborating entity \"altsyncram_mk32\" for hierarchy \"romlpm:inst_mem\|altsyncram:altsyncram_component\|altsyncram_mk32:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386283516666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_21_1bit mux_21_1bit:clocksel_mux " "Elaborating entity \"mux_21_1bit\" for hierarchy \"mux_21_1bit:clocksel_mux\"" {  } { { "RegFile.bdf" "clocksel_mux" { Schematic "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/RegFile.bdf" { { 1104 480 600 1216 "clocksel_mux" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386283516676 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out mux_21_1bit.v(12) " "Verilog HDL Always Construct warning at mux_21_1bit.v(12): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "mux_21_1bit.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/mux_21_1bit.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1386283516676 "|RegFile|mux_21_1bit:clocksel_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out mux_21_1bit.v(12) " "Inferred latch for \"out\" at mux_21_1bit.v(12)" {  } { { "mux_21_1bit.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/mux_21_1bit.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283516676 "|RegFile|mux_21_1bit:clocksel_mux"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div clk_div:clockdiv " "Elaborating entity \"clk_div\" for hierarchy \"clk_div:clockdiv\"" {  } { { "RegFile.bdf" "clockdiv" { Schematic "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/RegFile.bdf" { { 1024 192 400 1200 "clockdiv" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386283516676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_reg pc_reg:inst8 " "Elaborating entity \"pc_reg\" for hierarchy \"pc_reg:inst8\"" {  } { { "RegFile.bdf" "inst8" { Schematic "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/RegFile.bdf" { { 264 -1464 -1264 376 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386283516686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2_1_32b_2bsel mux_2_1_32b_2bsel:inst10 " "Elaborating entity \"mux_2_1_32b_2bsel\" for hierarchy \"mux_2_1_32b_2bsel:inst10\"" {  } { { "RegFile.bdf" "inst10" { Schematic "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/RegFile.bdf" { { -352 1744 1912 -240 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386283516686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2_1_32b mux_2_1_32b:inst4 " "Elaborating entity \"mux_2_1_32b\" for hierarchy \"mux_2_1_32b:inst4\"" {  } { { "RegFile.bdf" "inst4" { Schematic "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/RegFile.bdf" { { -352 1464 1632 -240 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386283516696 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out mux_2_1_32b.v(13) " "Verilog HDL Always Construct warning at mux_2_1_32b.v(13): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "mux_2_1_32b.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/mux_2_1_32b.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1386283516696 "|RegFile|mux_2_1_32b:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] mux_2_1_32b.v(13) " "Inferred latch for \"out\[0\]\" at mux_2_1_32b.v(13)" {  } { { "mux_2_1_32b.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/mux_2_1_32b.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283516696 "|RegFile|mux_2_1_32b:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] mux_2_1_32b.v(13) " "Inferred latch for \"out\[1\]\" at mux_2_1_32b.v(13)" {  } { { "mux_2_1_32b.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/mux_2_1_32b.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283516696 "|RegFile|mux_2_1_32b:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] mux_2_1_32b.v(13) " "Inferred latch for \"out\[2\]\" at mux_2_1_32b.v(13)" {  } { { "mux_2_1_32b.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/mux_2_1_32b.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283516696 "|RegFile|mux_2_1_32b:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] mux_2_1_32b.v(13) " "Inferred latch for \"out\[3\]\" at mux_2_1_32b.v(13)" {  } { { "mux_2_1_32b.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/mux_2_1_32b.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283516696 "|RegFile|mux_2_1_32b:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] mux_2_1_32b.v(13) " "Inferred latch for \"out\[4\]\" at mux_2_1_32b.v(13)" {  } { { "mux_2_1_32b.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/mux_2_1_32b.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283516696 "|RegFile|mux_2_1_32b:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] mux_2_1_32b.v(13) " "Inferred latch for \"out\[5\]\" at mux_2_1_32b.v(13)" {  } { { "mux_2_1_32b.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/mux_2_1_32b.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283516696 "|RegFile|mux_2_1_32b:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] mux_2_1_32b.v(13) " "Inferred latch for \"out\[6\]\" at mux_2_1_32b.v(13)" {  } { { "mux_2_1_32b.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/mux_2_1_32b.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283516696 "|RegFile|mux_2_1_32b:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] mux_2_1_32b.v(13) " "Inferred latch for \"out\[7\]\" at mux_2_1_32b.v(13)" {  } { { "mux_2_1_32b.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/mux_2_1_32b.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283516696 "|RegFile|mux_2_1_32b:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[8\] mux_2_1_32b.v(13) " "Inferred latch for \"out\[8\]\" at mux_2_1_32b.v(13)" {  } { { "mux_2_1_32b.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/mux_2_1_32b.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283516696 "|RegFile|mux_2_1_32b:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[9\] mux_2_1_32b.v(13) " "Inferred latch for \"out\[9\]\" at mux_2_1_32b.v(13)" {  } { { "mux_2_1_32b.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/mux_2_1_32b.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283516696 "|RegFile|mux_2_1_32b:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[10\] mux_2_1_32b.v(13) " "Inferred latch for \"out\[10\]\" at mux_2_1_32b.v(13)" {  } { { "mux_2_1_32b.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/mux_2_1_32b.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283516696 "|RegFile|mux_2_1_32b:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[11\] mux_2_1_32b.v(13) " "Inferred latch for \"out\[11\]\" at mux_2_1_32b.v(13)" {  } { { "mux_2_1_32b.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/mux_2_1_32b.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283516696 "|RegFile|mux_2_1_32b:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[12\] mux_2_1_32b.v(13) " "Inferred latch for \"out\[12\]\" at mux_2_1_32b.v(13)" {  } { { "mux_2_1_32b.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/mux_2_1_32b.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283516696 "|RegFile|mux_2_1_32b:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[13\] mux_2_1_32b.v(13) " "Inferred latch for \"out\[13\]\" at mux_2_1_32b.v(13)" {  } { { "mux_2_1_32b.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/mux_2_1_32b.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283516696 "|RegFile|mux_2_1_32b:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[14\] mux_2_1_32b.v(13) " "Inferred latch for \"out\[14\]\" at mux_2_1_32b.v(13)" {  } { { "mux_2_1_32b.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/mux_2_1_32b.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283516696 "|RegFile|mux_2_1_32b:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[15\] mux_2_1_32b.v(13) " "Inferred latch for \"out\[15\]\" at mux_2_1_32b.v(13)" {  } { { "mux_2_1_32b.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/mux_2_1_32b.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283516696 "|RegFile|mux_2_1_32b:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[16\] mux_2_1_32b.v(13) " "Inferred latch for \"out\[16\]\" at mux_2_1_32b.v(13)" {  } { { "mux_2_1_32b.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/mux_2_1_32b.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283516696 "|RegFile|mux_2_1_32b:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[17\] mux_2_1_32b.v(13) " "Inferred latch for \"out\[17\]\" at mux_2_1_32b.v(13)" {  } { { "mux_2_1_32b.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/mux_2_1_32b.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283516696 "|RegFile|mux_2_1_32b:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[18\] mux_2_1_32b.v(13) " "Inferred latch for \"out\[18\]\" at mux_2_1_32b.v(13)" {  } { { "mux_2_1_32b.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/mux_2_1_32b.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283516696 "|RegFile|mux_2_1_32b:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[19\] mux_2_1_32b.v(13) " "Inferred latch for \"out\[19\]\" at mux_2_1_32b.v(13)" {  } { { "mux_2_1_32b.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/mux_2_1_32b.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283516696 "|RegFile|mux_2_1_32b:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[20\] mux_2_1_32b.v(13) " "Inferred latch for \"out\[20\]\" at mux_2_1_32b.v(13)" {  } { { "mux_2_1_32b.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/mux_2_1_32b.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283516696 "|RegFile|mux_2_1_32b:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[21\] mux_2_1_32b.v(13) " "Inferred latch for \"out\[21\]\" at mux_2_1_32b.v(13)" {  } { { "mux_2_1_32b.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/mux_2_1_32b.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283516696 "|RegFile|mux_2_1_32b:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[22\] mux_2_1_32b.v(13) " "Inferred latch for \"out\[22\]\" at mux_2_1_32b.v(13)" {  } { { "mux_2_1_32b.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/mux_2_1_32b.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283516696 "|RegFile|mux_2_1_32b:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[23\] mux_2_1_32b.v(13) " "Inferred latch for \"out\[23\]\" at mux_2_1_32b.v(13)" {  } { { "mux_2_1_32b.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/mux_2_1_32b.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283516696 "|RegFile|mux_2_1_32b:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[24\] mux_2_1_32b.v(13) " "Inferred latch for \"out\[24\]\" at mux_2_1_32b.v(13)" {  } { { "mux_2_1_32b.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/mux_2_1_32b.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283516696 "|RegFile|mux_2_1_32b:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[25\] mux_2_1_32b.v(13) " "Inferred latch for \"out\[25\]\" at mux_2_1_32b.v(13)" {  } { { "mux_2_1_32b.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/mux_2_1_32b.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283516696 "|RegFile|mux_2_1_32b:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[26\] mux_2_1_32b.v(13) " "Inferred latch for \"out\[26\]\" at mux_2_1_32b.v(13)" {  } { { "mux_2_1_32b.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/mux_2_1_32b.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283516696 "|RegFile|mux_2_1_32b:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[27\] mux_2_1_32b.v(13) " "Inferred latch for \"out\[27\]\" at mux_2_1_32b.v(13)" {  } { { "mux_2_1_32b.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/mux_2_1_32b.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283516696 "|RegFile|mux_2_1_32b:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[28\] mux_2_1_32b.v(13) " "Inferred latch for \"out\[28\]\" at mux_2_1_32b.v(13)" {  } { { "mux_2_1_32b.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/mux_2_1_32b.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283516696 "|RegFile|mux_2_1_32b:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[29\] mux_2_1_32b.v(13) " "Inferred latch for \"out\[29\]\" at mux_2_1_32b.v(13)" {  } { { "mux_2_1_32b.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/mux_2_1_32b.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283516696 "|RegFile|mux_2_1_32b:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[30\] mux_2_1_32b.v(13) " "Inferred latch for \"out\[30\]\" at mux_2_1_32b.v(13)" {  } { { "mux_2_1_32b.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/mux_2_1_32b.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283516696 "|RegFile|mux_2_1_32b:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[31\] mux_2_1_32b.v(13) " "Inferred latch for \"out\[31\]\" at mux_2_1_32b.v(13)" {  } { { "mux_2_1_32b.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/mux_2_1_32b.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283516696 "|RegFile|mux_2_1_32b:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:control_module " "Elaborating entity \"control\" for hierarchy \"control:control_module\"" {  } { { "RegFile.bdf" "control_module" { Schematic "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/RegFile.bdf" { { 16 -344 -112 256 "control_module" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386283516706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipereg pipereg:IF_ID " "Elaborating entity \"pipereg\" for hierarchy \"pipereg:IF_ID\"" {  } { { "RegFile.bdf" "IF_ID" { Schematic "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/RegFile.bdf" { { 344 -760 -536 584 "IF_ID" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386283516706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pcadder pcadder:pcadder " "Elaborating entity \"pcadder\" for hierarchy \"pcadder:pcadder\"" {  } { { "RegFile.bdf" "pcadder" { Schematic "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/RegFile.bdf" { { 104 -1368 -1120 216 "pcadder" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386283516736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ex_control_pipe ex_control_pipe:ex_control_pipe " "Elaborating entity \"ex_control_pipe\" for hierarchy \"ex_control_pipe:ex_control_pipe\"" {  } { { "RegFile.bdf" "ex_control_pipe" { Schematic "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/RegFile.bdf" { { 96 384 600 272 "ex_control_pipe" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386283516756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extender extender:sign_extender " "Elaborating entity \"extender\" for hierarchy \"extender:sign_extender\"" {  } { { "RegFile.bdf" "sign_extender" { Schematic "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/RegFile.bdf" { { -384 464 632 -304 "sign_extender" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386283516756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegModule RegModule:reg_file " "Elaborating entity \"RegModule\" for hierarchy \"RegModule:reg_file\"" {  } { { "RegFile.bdf" "reg_file" { Schematic "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/RegFile.bdf" { { 272 -376 -80 512 "reg_file" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386283516766 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rt_out RegModule.v(50) " "Verilog HDL Always Construct warning at RegModule.v(50): inferring latch(es) for variable \"rt_out\", which holds its previous value in one or more paths through the always construct" {  } { { "RegModule.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/RegModule.v" 50 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1386283516806 "|RegFile|RegModule:reg_file"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "read_address_debug RegModule.v(59) " "Verilog HDL Always Construct warning at RegModule.v(59): variable \"read_address_debug\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "RegModule.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/RegModule.v" 59 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1386283516836 "|RegFile|RegModule:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rt_out\[0\] RegModule.v(50) " "Inferred latch for \"rt_out\[0\]\" at RegModule.v(50)" {  } { { "RegModule.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/RegModule.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283516836 "|RegFile|RegModule:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rt_out\[1\] RegModule.v(50) " "Inferred latch for \"rt_out\[1\]\" at RegModule.v(50)" {  } { { "RegModule.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/RegModule.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283516836 "|RegFile|RegModule:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rt_out\[2\] RegModule.v(50) " "Inferred latch for \"rt_out\[2\]\" at RegModule.v(50)" {  } { { "RegModule.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/RegModule.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283516836 "|RegFile|RegModule:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rt_out\[3\] RegModule.v(50) " "Inferred latch for \"rt_out\[3\]\" at RegModule.v(50)" {  } { { "RegModule.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/RegModule.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283516836 "|RegFile|RegModule:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rt_out\[4\] RegModule.v(50) " "Inferred latch for \"rt_out\[4\]\" at RegModule.v(50)" {  } { { "RegModule.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/RegModule.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283516836 "|RegFile|RegModule:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rt_out\[5\] RegModule.v(50) " "Inferred latch for \"rt_out\[5\]\" at RegModule.v(50)" {  } { { "RegModule.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/RegModule.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283516836 "|RegFile|RegModule:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rt_out\[6\] RegModule.v(50) " "Inferred latch for \"rt_out\[6\]\" at RegModule.v(50)" {  } { { "RegModule.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/RegModule.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283516836 "|RegFile|RegModule:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rt_out\[7\] RegModule.v(50) " "Inferred latch for \"rt_out\[7\]\" at RegModule.v(50)" {  } { { "RegModule.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/RegModule.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283516836 "|RegFile|RegModule:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rt_out\[8\] RegModule.v(50) " "Inferred latch for \"rt_out\[8\]\" at RegModule.v(50)" {  } { { "RegModule.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/RegModule.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283516836 "|RegFile|RegModule:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rt_out\[9\] RegModule.v(50) " "Inferred latch for \"rt_out\[9\]\" at RegModule.v(50)" {  } { { "RegModule.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/RegModule.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283516836 "|RegFile|RegModule:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rt_out\[10\] RegModule.v(50) " "Inferred latch for \"rt_out\[10\]\" at RegModule.v(50)" {  } { { "RegModule.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/RegModule.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283516836 "|RegFile|RegModule:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rt_out\[11\] RegModule.v(50) " "Inferred latch for \"rt_out\[11\]\" at RegModule.v(50)" {  } { { "RegModule.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/RegModule.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283516836 "|RegFile|RegModule:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rt_out\[12\] RegModule.v(50) " "Inferred latch for \"rt_out\[12\]\" at RegModule.v(50)" {  } { { "RegModule.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/RegModule.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283516836 "|RegFile|RegModule:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rt_out\[13\] RegModule.v(50) " "Inferred latch for \"rt_out\[13\]\" at RegModule.v(50)" {  } { { "RegModule.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/RegModule.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283516836 "|RegFile|RegModule:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rt_out\[14\] RegModule.v(50) " "Inferred latch for \"rt_out\[14\]\" at RegModule.v(50)" {  } { { "RegModule.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/RegModule.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283516836 "|RegFile|RegModule:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rt_out\[15\] RegModule.v(50) " "Inferred latch for \"rt_out\[15\]\" at RegModule.v(50)" {  } { { "RegModule.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/RegModule.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283516836 "|RegFile|RegModule:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rt_out\[16\] RegModule.v(50) " "Inferred latch for \"rt_out\[16\]\" at RegModule.v(50)" {  } { { "RegModule.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/RegModule.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283516836 "|RegFile|RegModule:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rt_out\[17\] RegModule.v(50) " "Inferred latch for \"rt_out\[17\]\" at RegModule.v(50)" {  } { { "RegModule.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/RegModule.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283516836 "|RegFile|RegModule:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rt_out\[18\] RegModule.v(50) " "Inferred latch for \"rt_out\[18\]\" at RegModule.v(50)" {  } { { "RegModule.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/RegModule.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283516836 "|RegFile|RegModule:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rt_out\[19\] RegModule.v(50) " "Inferred latch for \"rt_out\[19\]\" at RegModule.v(50)" {  } { { "RegModule.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/RegModule.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283516836 "|RegFile|RegModule:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rt_out\[20\] RegModule.v(50) " "Inferred latch for \"rt_out\[20\]\" at RegModule.v(50)" {  } { { "RegModule.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/RegModule.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283516836 "|RegFile|RegModule:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rt_out\[21\] RegModule.v(50) " "Inferred latch for \"rt_out\[21\]\" at RegModule.v(50)" {  } { { "RegModule.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/RegModule.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283516836 "|RegFile|RegModule:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rt_out\[22\] RegModule.v(50) " "Inferred latch for \"rt_out\[22\]\" at RegModule.v(50)" {  } { { "RegModule.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/RegModule.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283516836 "|RegFile|RegModule:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rt_out\[23\] RegModule.v(50) " "Inferred latch for \"rt_out\[23\]\" at RegModule.v(50)" {  } { { "RegModule.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/RegModule.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283516836 "|RegFile|RegModule:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rt_out\[24\] RegModule.v(50) " "Inferred latch for \"rt_out\[24\]\" at RegModule.v(50)" {  } { { "RegModule.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/RegModule.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283516836 "|RegFile|RegModule:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rt_out\[25\] RegModule.v(50) " "Inferred latch for \"rt_out\[25\]\" at RegModule.v(50)" {  } { { "RegModule.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/RegModule.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283516836 "|RegFile|RegModule:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rt_out\[26\] RegModule.v(50) " "Inferred latch for \"rt_out\[26\]\" at RegModule.v(50)" {  } { { "RegModule.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/RegModule.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283516836 "|RegFile|RegModule:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rt_out\[27\] RegModule.v(50) " "Inferred latch for \"rt_out\[27\]\" at RegModule.v(50)" {  } { { "RegModule.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/RegModule.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283516836 "|RegFile|RegModule:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rt_out\[28\] RegModule.v(50) " "Inferred latch for \"rt_out\[28\]\" at RegModule.v(50)" {  } { { "RegModule.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/RegModule.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283516836 "|RegFile|RegModule:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rt_out\[29\] RegModule.v(50) " "Inferred latch for \"rt_out\[29\]\" at RegModule.v(50)" {  } { { "RegModule.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/RegModule.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283516836 "|RegFile|RegModule:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rt_out\[30\] RegModule.v(50) " "Inferred latch for \"rt_out\[30\]\" at RegModule.v(50)" {  } { { "RegModule.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/RegModule.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283516836 "|RegFile|RegModule:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rt_out\[31\] RegModule.v(50) " "Inferred latch for \"rt_out\[31\]\" at RegModule.v(50)" {  } { { "RegModule.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/RegModule.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283516836 "|RegFile|RegModule:reg_file"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_control_pipe wb_control_pipe:wb_control_pipe_3 " "Elaborating entity \"wb_control_pipe\" for hierarchy \"wb_control_pipe:wb_control_pipe_3\"" {  } { { "RegFile.bdf" "wb_control_pipe_3" { Schematic "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/RegFile.bdf" { { 104 2824 3032 216 "wb_control_pipe_3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386283516846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ramlpm ramlpm:data_mem " "Elaborating entity \"ramlpm\" for hierarchy \"ramlpm:data_mem\"" {  } { { "RegFile.bdf" "data_mem" { Schematic "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/RegFile.bdf" { { 240 2360 2616 424 "data_mem" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386283516856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ramlpm:data_mem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ramlpm:data_mem\|altsyncram:altsyncram_component\"" {  } { { "ramlpm.v" "altsyncram_component" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/ramlpm.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386283516876 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ramlpm:data_mem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ramlpm:data_mem\|altsyncram:altsyncram_component\"" {  } { { "ramlpm.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/ramlpm.v" 97 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386283516876 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ramlpm:data_mem\|altsyncram:altsyncram_component " "Instantiated megafunction \"ramlpm:data_mem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386283516876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386283516876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386283516876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386283516876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386283516876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386283516876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file data.hex " "Parameter \"init_file\" = \"data.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386283516876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386283516876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386283516876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386283516876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386283516876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386283516876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386283516876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386283516876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386283516876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386283516876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386283516876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386283516876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386283516876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386283516876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386283516876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386283516876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386283516876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386283516876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386283516876 ""}  } { { "ramlpm.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/ramlpm.v" 97 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1386283516876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_js82.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_js82.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_js82 " "Found entity 1: altsyncram_js82" {  } { { "db/altsyncram_js82.tdf" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/db/altsyncram_js82.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386283517057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386283517057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_js82 ramlpm:data_mem\|altsyncram:altsyncram_component\|altsyncram_js82:auto_generated " "Elaborating entity \"altsyncram_js82\" for hierarchy \"ramlpm:data_mem\|altsyncram:altsyncram_component\|altsyncram_js82:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386283517067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_control_pipe mem_control_pipe:mem_control_pipe_2 " "Elaborating entity \"mem_control_pipe\" for hierarchy \"mem_control_pipe:mem_control_pipe_2\"" {  } { { "RegFile.bdf" "mem_control_pipe_2" { Schematic "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/RegFile.bdf" { { 64 1816 2016 208 "mem_control_pipe_2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386283517067 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "adder.v(19) " "Verilog HDL information at adder.v(19): always construct contains both blocking and non-blocking assignments" {  } { { "adder.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/adder.v" 19 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1386283517097 ""}
{ "Warning" "WSGN_SEARCH_FILE" "adder.v 1 1 " "Using design file adder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/adder.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386283517097 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1386283517097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder adder:ALU " "Elaborating entity \"adder\" for hierarchy \"adder:ALU\"" {  } { { "RegFile.bdf" "ALU" { Schematic "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/RegFile.bdf" { { 232 1432 1648 408 "ALU" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386283517097 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "result adder.v(19) " "Verilog HDL Always Construct warning at adder.v(19): inferring latch(es) for variable \"result\", which holds its previous value in one or more paths through the always construct" {  } { { "adder.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/adder.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1386283517097 "|RegFile|adder:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[0\] adder.v(19) " "Inferred latch for \"result\[0\]\" at adder.v(19)" {  } { { "adder.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/adder.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283517097 "|RegFile|adder:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[1\] adder.v(19) " "Inferred latch for \"result\[1\]\" at adder.v(19)" {  } { { "adder.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/adder.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283517097 "|RegFile|adder:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[2\] adder.v(19) " "Inferred latch for \"result\[2\]\" at adder.v(19)" {  } { { "adder.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/adder.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283517097 "|RegFile|adder:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[3\] adder.v(19) " "Inferred latch for \"result\[3\]\" at adder.v(19)" {  } { { "adder.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/adder.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283517097 "|RegFile|adder:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[4\] adder.v(19) " "Inferred latch for \"result\[4\]\" at adder.v(19)" {  } { { "adder.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/adder.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283517097 "|RegFile|adder:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[5\] adder.v(19) " "Inferred latch for \"result\[5\]\" at adder.v(19)" {  } { { "adder.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/adder.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283517097 "|RegFile|adder:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[6\] adder.v(19) " "Inferred latch for \"result\[6\]\" at adder.v(19)" {  } { { "adder.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/adder.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283517097 "|RegFile|adder:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[7\] adder.v(19) " "Inferred latch for \"result\[7\]\" at adder.v(19)" {  } { { "adder.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/adder.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283517107 "|RegFile|adder:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[8\] adder.v(19) " "Inferred latch for \"result\[8\]\" at adder.v(19)" {  } { { "adder.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/adder.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283517107 "|RegFile|adder:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[9\] adder.v(19) " "Inferred latch for \"result\[9\]\" at adder.v(19)" {  } { { "adder.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/adder.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283517107 "|RegFile|adder:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[10\] adder.v(19) " "Inferred latch for \"result\[10\]\" at adder.v(19)" {  } { { "adder.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/adder.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283517107 "|RegFile|adder:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[11\] adder.v(19) " "Inferred latch for \"result\[11\]\" at adder.v(19)" {  } { { "adder.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/adder.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283517107 "|RegFile|adder:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[12\] adder.v(19) " "Inferred latch for \"result\[12\]\" at adder.v(19)" {  } { { "adder.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/adder.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283517107 "|RegFile|adder:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[13\] adder.v(19) " "Inferred latch for \"result\[13\]\" at adder.v(19)" {  } { { "adder.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/adder.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283517107 "|RegFile|adder:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[14\] adder.v(19) " "Inferred latch for \"result\[14\]\" at adder.v(19)" {  } { { "adder.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/adder.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283517107 "|RegFile|adder:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[15\] adder.v(19) " "Inferred latch for \"result\[15\]\" at adder.v(19)" {  } { { "adder.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/adder.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283517107 "|RegFile|adder:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[16\] adder.v(19) " "Inferred latch for \"result\[16\]\" at adder.v(19)" {  } { { "adder.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/adder.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283517107 "|RegFile|adder:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[17\] adder.v(19) " "Inferred latch for \"result\[17\]\" at adder.v(19)" {  } { { "adder.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/adder.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283517107 "|RegFile|adder:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[18\] adder.v(19) " "Inferred latch for \"result\[18\]\" at adder.v(19)" {  } { { "adder.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/adder.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283517107 "|RegFile|adder:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[19\] adder.v(19) " "Inferred latch for \"result\[19\]\" at adder.v(19)" {  } { { "adder.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/adder.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283517107 "|RegFile|adder:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[20\] adder.v(19) " "Inferred latch for \"result\[20\]\" at adder.v(19)" {  } { { "adder.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/adder.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283517107 "|RegFile|adder:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[21\] adder.v(19) " "Inferred latch for \"result\[21\]\" at adder.v(19)" {  } { { "adder.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/adder.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283517107 "|RegFile|adder:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[22\] adder.v(19) " "Inferred latch for \"result\[22\]\" at adder.v(19)" {  } { { "adder.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/adder.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283517107 "|RegFile|adder:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[23\] adder.v(19) " "Inferred latch for \"result\[23\]\" at adder.v(19)" {  } { { "adder.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/adder.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283517107 "|RegFile|adder:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[24\] adder.v(19) " "Inferred latch for \"result\[24\]\" at adder.v(19)" {  } { { "adder.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/adder.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283517107 "|RegFile|adder:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[25\] adder.v(19) " "Inferred latch for \"result\[25\]\" at adder.v(19)" {  } { { "adder.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/adder.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283517107 "|RegFile|adder:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[26\] adder.v(19) " "Inferred latch for \"result\[26\]\" at adder.v(19)" {  } { { "adder.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/adder.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283517107 "|RegFile|adder:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[27\] adder.v(19) " "Inferred latch for \"result\[27\]\" at adder.v(19)" {  } { { "adder.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/adder.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283517107 "|RegFile|adder:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[28\] adder.v(19) " "Inferred latch for \"result\[28\]\" at adder.v(19)" {  } { { "adder.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/adder.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283517107 "|RegFile|adder:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[29\] adder.v(19) " "Inferred latch for \"result\[29\]\" at adder.v(19)" {  } { { "adder.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/adder.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283517107 "|RegFile|adder:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[30\] adder.v(19) " "Inferred latch for \"result\[30\]\" at adder.v(19)" {  } { { "adder.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/adder.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283517107 "|RegFile|adder:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[31\] adder.v(19) " "Inferred latch for \"result\[31\]\" at adder.v(19)" {  } { { "adder.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/adder.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283517107 "|RegFile|adder:ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "basic_mux31 basic_mux31:forward_mux_rs " "Elaborating entity \"basic_mux31\" for hierarchy \"basic_mux31:forward_mux_rs\"" {  } { { "RegFile.bdf" "forward_mux_rs" { Schematic "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/RegFile.bdf" { { 200 1088 1264 344 "forward_mux_rs" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386283517107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mymux21 mymux21:to_reg_mux " "Elaborating entity \"mymux21\" for hierarchy \"mymux21:to_reg_mux\"" {  } { { "RegFile.bdf" "to_reg_mux" { Schematic "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/RegFile.bdf" { { 264 3344 3520 376 "to_reg_mux" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386283517147 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out mymux21.v(12) " "Verilog HDL Always Construct warning at mymux21.v(12): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "mymux21.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/mymux21.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1386283517157 "|RegFile|mymux21:to_reg_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] mymux21.v(14) " "Inferred latch for \"out\[0\]\" at mymux21.v(14)" {  } { { "mymux21.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/mymux21.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283517157 "|RegFile|mymux21:to_reg_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] mymux21.v(14) " "Inferred latch for \"out\[1\]\" at mymux21.v(14)" {  } { { "mymux21.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/mymux21.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283517157 "|RegFile|mymux21:to_reg_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] mymux21.v(14) " "Inferred latch for \"out\[2\]\" at mymux21.v(14)" {  } { { "mymux21.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/mymux21.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283517157 "|RegFile|mymux21:to_reg_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] mymux21.v(14) " "Inferred latch for \"out\[3\]\" at mymux21.v(14)" {  } { { "mymux21.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/mymux21.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283517157 "|RegFile|mymux21:to_reg_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] mymux21.v(14) " "Inferred latch for \"out\[4\]\" at mymux21.v(14)" {  } { { "mymux21.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/mymux21.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283517157 "|RegFile|mymux21:to_reg_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] mymux21.v(14) " "Inferred latch for \"out\[5\]\" at mymux21.v(14)" {  } { { "mymux21.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/mymux21.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283517157 "|RegFile|mymux21:to_reg_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] mymux21.v(14) " "Inferred latch for \"out\[6\]\" at mymux21.v(14)" {  } { { "mymux21.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/mymux21.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283517157 "|RegFile|mymux21:to_reg_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] mymux21.v(14) " "Inferred latch for \"out\[7\]\" at mymux21.v(14)" {  } { { "mymux21.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/mymux21.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283517157 "|RegFile|mymux21:to_reg_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[8\] mymux21.v(14) " "Inferred latch for \"out\[8\]\" at mymux21.v(14)" {  } { { "mymux21.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/mymux21.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283517157 "|RegFile|mymux21:to_reg_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[9\] mymux21.v(14) " "Inferred latch for \"out\[9\]\" at mymux21.v(14)" {  } { { "mymux21.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/mymux21.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283517157 "|RegFile|mymux21:to_reg_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[10\] mymux21.v(14) " "Inferred latch for \"out\[10\]\" at mymux21.v(14)" {  } { { "mymux21.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/mymux21.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283517157 "|RegFile|mymux21:to_reg_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[11\] mymux21.v(14) " "Inferred latch for \"out\[11\]\" at mymux21.v(14)" {  } { { "mymux21.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/mymux21.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283517157 "|RegFile|mymux21:to_reg_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[12\] mymux21.v(14) " "Inferred latch for \"out\[12\]\" at mymux21.v(14)" {  } { { "mymux21.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/mymux21.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283517157 "|RegFile|mymux21:to_reg_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[13\] mymux21.v(14) " "Inferred latch for \"out\[13\]\" at mymux21.v(14)" {  } { { "mymux21.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/mymux21.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283517157 "|RegFile|mymux21:to_reg_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[14\] mymux21.v(14) " "Inferred latch for \"out\[14\]\" at mymux21.v(14)" {  } { { "mymux21.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/mymux21.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283517157 "|RegFile|mymux21:to_reg_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[15\] mymux21.v(14) " "Inferred latch for \"out\[15\]\" at mymux21.v(14)" {  } { { "mymux21.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/mymux21.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283517157 "|RegFile|mymux21:to_reg_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[16\] mymux21.v(14) " "Inferred latch for \"out\[16\]\" at mymux21.v(14)" {  } { { "mymux21.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/mymux21.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283517157 "|RegFile|mymux21:to_reg_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[17\] mymux21.v(14) " "Inferred latch for \"out\[17\]\" at mymux21.v(14)" {  } { { "mymux21.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/mymux21.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283517157 "|RegFile|mymux21:to_reg_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[18\] mymux21.v(14) " "Inferred latch for \"out\[18\]\" at mymux21.v(14)" {  } { { "mymux21.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/mymux21.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283517157 "|RegFile|mymux21:to_reg_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[19\] mymux21.v(14) " "Inferred latch for \"out\[19\]\" at mymux21.v(14)" {  } { { "mymux21.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/mymux21.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283517157 "|RegFile|mymux21:to_reg_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[20\] mymux21.v(14) " "Inferred latch for \"out\[20\]\" at mymux21.v(14)" {  } { { "mymux21.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/mymux21.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283517157 "|RegFile|mymux21:to_reg_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[21\] mymux21.v(14) " "Inferred latch for \"out\[21\]\" at mymux21.v(14)" {  } { { "mymux21.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/mymux21.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283517157 "|RegFile|mymux21:to_reg_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[22\] mymux21.v(14) " "Inferred latch for \"out\[22\]\" at mymux21.v(14)" {  } { { "mymux21.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/mymux21.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283517157 "|RegFile|mymux21:to_reg_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[23\] mymux21.v(14) " "Inferred latch for \"out\[23\]\" at mymux21.v(14)" {  } { { "mymux21.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/mymux21.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283517157 "|RegFile|mymux21:to_reg_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[24\] mymux21.v(14) " "Inferred latch for \"out\[24\]\" at mymux21.v(14)" {  } { { "mymux21.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/mymux21.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283517157 "|RegFile|mymux21:to_reg_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[25\] mymux21.v(14) " "Inferred latch for \"out\[25\]\" at mymux21.v(14)" {  } { { "mymux21.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/mymux21.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283517167 "|RegFile|mymux21:to_reg_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[26\] mymux21.v(14) " "Inferred latch for \"out\[26\]\" at mymux21.v(14)" {  } { { "mymux21.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/mymux21.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283517167 "|RegFile|mymux21:to_reg_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[27\] mymux21.v(14) " "Inferred latch for \"out\[27\]\" at mymux21.v(14)" {  } { { "mymux21.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/mymux21.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283517167 "|RegFile|mymux21:to_reg_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[28\] mymux21.v(14) " "Inferred latch for \"out\[28\]\" at mymux21.v(14)" {  } { { "mymux21.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/mymux21.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283517167 "|RegFile|mymux21:to_reg_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[29\] mymux21.v(14) " "Inferred latch for \"out\[29\]\" at mymux21.v(14)" {  } { { "mymux21.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/mymux21.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283517167 "|RegFile|mymux21:to_reg_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[30\] mymux21.v(14) " "Inferred latch for \"out\[30\]\" at mymux21.v(14)" {  } { { "mymux21.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/mymux21.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283517167 "|RegFile|mymux21:to_reg_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[31\] mymux21.v(14) " "Inferred latch for \"out\[31\]\" at mymux21.v(14)" {  } { { "mymux21.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/mymux21.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283517167 "|RegFile|mymux21:to_reg_mux"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fwd_unit fwd_unit:forwarding_unit " "Elaborating entity \"fwd_unit\" for hierarchy \"fwd_unit:forwarding_unit\"" {  } { { "RegFile.bdf" "forwarding_unit" { Schematic "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/RegFile.bdf" { { 416 1392 1632 624 "forwarding_unit" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386283517167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branch_adder branch_adder:inst2 " "Elaborating entity \"branch_adder\" for hierarchy \"branch_adder:inst2\"" {  } { { "RegFile.bdf" "inst2" { Schematic "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/RegFile.bdf" { { -336 920 1128 -256 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386283517177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter shifter:inst1 " "Elaborating entity \"shifter\" for hierarchy \"shifter:inst1\"" {  } { { "RegFile.bdf" "inst1" { Schematic "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/RegFile.bdf" { { -320 736 904 -240 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386283517177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addr_4 addr_4:data_addr_times_4 " "Elaborating entity \"addr_4\" for hierarchy \"addr_4:data_addr_times_4\"" {  } { { "RegFile.bdf" "data_addr_times_4" { Schematic "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/RegFile.bdf" { { 904 -552 -344 984 "data_addr_times_4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386283517187 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 addr_4.v(11) " "Verilog HDL assignment warning at addr_4.v(11): truncated value with size 32 to match size of target (5)" {  } { { "addr_4.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/addr_4.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1386283517187 "|RegFile|addr_4:data_addr_times_4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegDst_mux RegDst_mux:RegDst " "Elaborating entity \"RegDst_mux\" for hierarchy \"RegDst_mux:RegDst\"" {  } { { "RegFile.bdf" "RegDst" { Schematic "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/RegFile.bdf" { { 320 144 312 432 "RegDst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386283517187 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out RegDst_mux.v(13) " "Verilog HDL Always Construct warning at RegDst_mux.v(13): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "RegDst_mux.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/RegDst_mux.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1386283517187 "|RegFile|RegDst_mux:RegDst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] RegDst_mux.v(13) " "Inferred latch for \"out\[0\]\" at RegDst_mux.v(13)" {  } { { "RegDst_mux.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/RegDst_mux.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283517187 "|RegFile|RegDst_mux:RegDst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] RegDst_mux.v(13) " "Inferred latch for \"out\[1\]\" at RegDst_mux.v(13)" {  } { { "RegDst_mux.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/RegDst_mux.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283517187 "|RegFile|RegDst_mux:RegDst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] RegDst_mux.v(13) " "Inferred latch for \"out\[2\]\" at RegDst_mux.v(13)" {  } { { "RegDst_mux.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/RegDst_mux.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283517187 "|RegFile|RegDst_mux:RegDst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] RegDst_mux.v(13) " "Inferred latch for \"out\[3\]\" at RegDst_mux.v(13)" {  } { { "RegDst_mux.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/RegDst_mux.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283517187 "|RegFile|RegDst_mux:RegDst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] RegDst_mux.v(13) " "Inferred latch for \"out\[4\]\" at RegDst_mux.v(13)" {  } { { "RegDst_mux.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/RegDst_mux.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283517187 "|RegFile|RegDst_mux:RegDst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zero_detect zero_detect:inst9 " "Elaborating entity \"zero_detect\" for hierarchy \"zero_detect:inst9\"" {  } { { "RegFile.bdf" "inst9" { Schematic "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/RegFile.bdf" { { -376 136 288 -264 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386283517197 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "zero zero_detect.v(16) " "Verilog HDL Always Construct warning at zero_detect.v(16): inferring latch(es) for variable \"zero\", which holds its previous value in one or more paths through the always construct" {  } { { "zero_detect.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/zero_detect.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1386283517197 "|RegFile|zero_detect:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero zero_detect.v(16) " "Inferred latch for \"zero\" at zero_detect.v(16)" {  } { { "zero_detect.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/zero_detect.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283517197 "|RegFile|zero_detect:inst9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "concat concat:inst6 " "Elaborating entity \"concat\" for hierarchy \"concat:inst6\"" {  } { { "RegFile.bdf" "inst6" { Schematic "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/RegFile.bdf" { { -488 936 1168 -408 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386283517207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jump_shifter jump_shifter:inst7 " "Elaborating entity \"jump_shifter\" for hierarchy \"jump_shifter:inst7\"" {  } { { "RegFile.bdf" "inst7" { Schematic "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/RegFile.bdf" { { -488 696 864 -408 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386283517207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux31 mux31:val_at_address_selector " "Elaborating entity \"mux31\" for hierarchy \"mux31:val_at_address_selector\"" {  } { { "RegFile.bdf" "val_at_address_selector" { Schematic "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/RegFile.bdf" { { 984 1184 1392 1128 "val_at_address_selector" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386283517267 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "to_lcd mux31.v(16) " "Verilog HDL Always Construct warning at mux31.v(16): inferring latch(es) for variable \"to_lcd\", which holds its previous value in one or more paths through the always construct" {  } { { "mux31.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/mux31.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1386283517267 "|RegFile|mux31:val_at_address_selector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_lcd\[0\] mux31.v(18) " "Inferred latch for \"to_lcd\[0\]\" at mux31.v(18)" {  } { { "mux31.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/mux31.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283517267 "|RegFile|mux31:val_at_address_selector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_lcd\[1\] mux31.v(18) " "Inferred latch for \"to_lcd\[1\]\" at mux31.v(18)" {  } { { "mux31.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/mux31.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283517267 "|RegFile|mux31:val_at_address_selector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_lcd\[2\] mux31.v(18) " "Inferred latch for \"to_lcd\[2\]\" at mux31.v(18)" {  } { { "mux31.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/mux31.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283517267 "|RegFile|mux31:val_at_address_selector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_lcd\[3\] mux31.v(18) " "Inferred latch for \"to_lcd\[3\]\" at mux31.v(18)" {  } { { "mux31.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/mux31.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283517267 "|RegFile|mux31:val_at_address_selector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_lcd\[4\] mux31.v(18) " "Inferred latch for \"to_lcd\[4\]\" at mux31.v(18)" {  } { { "mux31.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/mux31.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283517267 "|RegFile|mux31:val_at_address_selector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_lcd\[5\] mux31.v(18) " "Inferred latch for \"to_lcd\[5\]\" at mux31.v(18)" {  } { { "mux31.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/mux31.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283517267 "|RegFile|mux31:val_at_address_selector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_lcd\[6\] mux31.v(18) " "Inferred latch for \"to_lcd\[6\]\" at mux31.v(18)" {  } { { "mux31.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/mux31.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283517267 "|RegFile|mux31:val_at_address_selector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_lcd\[7\] mux31.v(18) " "Inferred latch for \"to_lcd\[7\]\" at mux31.v(18)" {  } { { "mux31.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/mux31.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283517267 "|RegFile|mux31:val_at_address_selector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_lcd\[8\] mux31.v(18) " "Inferred latch for \"to_lcd\[8\]\" at mux31.v(18)" {  } { { "mux31.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/mux31.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283517267 "|RegFile|mux31:val_at_address_selector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_lcd\[9\] mux31.v(18) " "Inferred latch for \"to_lcd\[9\]\" at mux31.v(18)" {  } { { "mux31.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/mux31.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283517267 "|RegFile|mux31:val_at_address_selector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_lcd\[10\] mux31.v(18) " "Inferred latch for \"to_lcd\[10\]\" at mux31.v(18)" {  } { { "mux31.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/mux31.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283517267 "|RegFile|mux31:val_at_address_selector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_lcd\[11\] mux31.v(18) " "Inferred latch for \"to_lcd\[11\]\" at mux31.v(18)" {  } { { "mux31.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/mux31.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283517267 "|RegFile|mux31:val_at_address_selector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_lcd\[12\] mux31.v(18) " "Inferred latch for \"to_lcd\[12\]\" at mux31.v(18)" {  } { { "mux31.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/mux31.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283517267 "|RegFile|mux31:val_at_address_selector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_lcd\[13\] mux31.v(18) " "Inferred latch for \"to_lcd\[13\]\" at mux31.v(18)" {  } { { "mux31.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/mux31.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283517267 "|RegFile|mux31:val_at_address_selector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_lcd\[14\] mux31.v(18) " "Inferred latch for \"to_lcd\[14\]\" at mux31.v(18)" {  } { { "mux31.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/mux31.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283517267 "|RegFile|mux31:val_at_address_selector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_lcd\[15\] mux31.v(18) " "Inferred latch for \"to_lcd\[15\]\" at mux31.v(18)" {  } { { "mux31.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/mux31.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283517267 "|RegFile|mux31:val_at_address_selector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_lcd\[16\] mux31.v(18) " "Inferred latch for \"to_lcd\[16\]\" at mux31.v(18)" {  } { { "mux31.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/mux31.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283517267 "|RegFile|mux31:val_at_address_selector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_lcd\[17\] mux31.v(18) " "Inferred latch for \"to_lcd\[17\]\" at mux31.v(18)" {  } { { "mux31.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/mux31.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283517267 "|RegFile|mux31:val_at_address_selector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_lcd\[18\] mux31.v(18) " "Inferred latch for \"to_lcd\[18\]\" at mux31.v(18)" {  } { { "mux31.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/mux31.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283517267 "|RegFile|mux31:val_at_address_selector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_lcd\[19\] mux31.v(18) " "Inferred latch for \"to_lcd\[19\]\" at mux31.v(18)" {  } { { "mux31.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/mux31.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283517267 "|RegFile|mux31:val_at_address_selector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_lcd\[20\] mux31.v(18) " "Inferred latch for \"to_lcd\[20\]\" at mux31.v(18)" {  } { { "mux31.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/mux31.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283517267 "|RegFile|mux31:val_at_address_selector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_lcd\[21\] mux31.v(18) " "Inferred latch for \"to_lcd\[21\]\" at mux31.v(18)" {  } { { "mux31.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/mux31.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283517267 "|RegFile|mux31:val_at_address_selector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_lcd\[22\] mux31.v(18) " "Inferred latch for \"to_lcd\[22\]\" at mux31.v(18)" {  } { { "mux31.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/mux31.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283517267 "|RegFile|mux31:val_at_address_selector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_lcd\[23\] mux31.v(18) " "Inferred latch for \"to_lcd\[23\]\" at mux31.v(18)" {  } { { "mux31.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/mux31.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283517267 "|RegFile|mux31:val_at_address_selector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_lcd\[24\] mux31.v(18) " "Inferred latch for \"to_lcd\[24\]\" at mux31.v(18)" {  } { { "mux31.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/mux31.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283517267 "|RegFile|mux31:val_at_address_selector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_lcd\[25\] mux31.v(18) " "Inferred latch for \"to_lcd\[25\]\" at mux31.v(18)" {  } { { "mux31.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/mux31.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283517267 "|RegFile|mux31:val_at_address_selector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_lcd\[26\] mux31.v(18) " "Inferred latch for \"to_lcd\[26\]\" at mux31.v(18)" {  } { { "mux31.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/mux31.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283517267 "|RegFile|mux31:val_at_address_selector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_lcd\[27\] mux31.v(18) " "Inferred latch for \"to_lcd\[27\]\" at mux31.v(18)" {  } { { "mux31.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/mux31.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283517267 "|RegFile|mux31:val_at_address_selector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_lcd\[28\] mux31.v(18) " "Inferred latch for \"to_lcd\[28\]\" at mux31.v(18)" {  } { { "mux31.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/mux31.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283517267 "|RegFile|mux31:val_at_address_selector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_lcd\[29\] mux31.v(18) " "Inferred latch for \"to_lcd\[29\]\" at mux31.v(18)" {  } { { "mux31.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/mux31.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283517267 "|RegFile|mux31:val_at_address_selector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_lcd\[30\] mux31.v(18) " "Inferred latch for \"to_lcd\[30\]\" at mux31.v(18)" {  } { { "mux31.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/mux31.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283517267 "|RegFile|mux31:val_at_address_selector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "to_lcd\[31\] mux31.v(18) " "Inferred latch for \"to_lcd\[31\]\" at mux31.v(18)" {  } { { "mux31.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/mux31.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283517267 "|RegFile|mux31:val_at_address_selector"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexdigit hexdigit:clockcount0 " "Elaborating entity \"hexdigit\" for hierarchy \"hexdigit:clockcount0\"" {  } { { "RegFile.bdf" "clockcount0" { Schematic "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/RegFile.bdf" { { 1072 1512 1672 1152 "clockcount0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386283517277 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out hexdigit.v(8) " "Verilog HDL Always Construct warning at hexdigit.v(8): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "hexdigit.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/hexdigit.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1386283517277 "|RegFile|hexdigit:clockcount0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] hexdigit.v(10) " "Inferred latch for \"out\[0\]\" at hexdigit.v(10)" {  } { { "hexdigit.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/hexdigit.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283517277 "|RegFile|hexdigit:clockcount0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] hexdigit.v(10) " "Inferred latch for \"out\[1\]\" at hexdigit.v(10)" {  } { { "hexdigit.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/hexdigit.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283517277 "|RegFile|hexdigit:clockcount0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] hexdigit.v(10) " "Inferred latch for \"out\[2\]\" at hexdigit.v(10)" {  } { { "hexdigit.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/hexdigit.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283517277 "|RegFile|hexdigit:clockcount0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] hexdigit.v(10) " "Inferred latch for \"out\[3\]\" at hexdigit.v(10)" {  } { { "hexdigit.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/hexdigit.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283517277 "|RegFile|hexdigit:clockcount0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] hexdigit.v(10) " "Inferred latch for \"out\[4\]\" at hexdigit.v(10)" {  } { { "hexdigit.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/hexdigit.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283517277 "|RegFile|hexdigit:clockcount0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] hexdigit.v(10) " "Inferred latch for \"out\[5\]\" at hexdigit.v(10)" {  } { { "hexdigit.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/hexdigit.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283517277 "|RegFile|hexdigit:clockcount0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] hexdigit.v(10) " "Inferred latch for \"out\[6\]\" at hexdigit.v(10)" {  } { { "hexdigit.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/hexdigit.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283517277 "|RegFile|hexdigit:clockcount0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clockcounter clockcounter:clock_counter " "Elaborating entity \"clockcounter\" for hierarchy \"clockcounter:clock_counter\"" {  } { { "RegFile.bdf" "clock_counter" { Schematic "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/RegFile.bdf" { { 1168 1128 1288 1248 "clock_counter" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386283517277 ""}
{ "Warning" "WSGN_SEARCH_FILE" "addtoled.v 1 1 " "Using design file addtoled.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 addtoled " "Found entity 1: addtoled" {  } { { "addtoled.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/addtoled.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386283517377 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1386283517377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addtoled addtoled:variableadd_selector " "Elaborating entity \"addtoled\" for hierarchy \"addtoled:variableadd_selector\"" {  } { { "RegFile.bdf" "variableadd_selector" { Schematic "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/RegFile.bdf" { { 1264 1112 1312 1376 "variableadd_selector" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386283517377 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "addout addtoled.v(13) " "Verilog HDL Always Construct warning at addtoled.v(13): inferring latch(es) for variable \"addout\", which holds its previous value in one or more paths through the always construct" {  } { { "addtoled.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/addtoled.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1386283517387 "|RegFile|addtoled:variableadd_selector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addout\[0\] addtoled.v(15) " "Inferred latch for \"addout\[0\]\" at addtoled.v(15)" {  } { { "addtoled.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/addtoled.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283517387 "|RegFile|addtoled:variableadd_selector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addout\[1\] addtoled.v(15) " "Inferred latch for \"addout\[1\]\" at addtoled.v(15)" {  } { { "addtoled.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/addtoled.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283517387 "|RegFile|addtoled:variableadd_selector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addout\[2\] addtoled.v(15) " "Inferred latch for \"addout\[2\]\" at addtoled.v(15)" {  } { { "addtoled.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/addtoled.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283517387 "|RegFile|addtoled:variableadd_selector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addout\[3\] addtoled.v(15) " "Inferred latch for \"addout\[3\]\" at addtoled.v(15)" {  } { { "addtoled.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/addtoled.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283517387 "|RegFile|addtoled:variableadd_selector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addout\[4\] addtoled.v(15) " "Inferred latch for \"addout\[4\]\" at addtoled.v(15)" {  } { { "addtoled.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/addtoled.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283517387 "|RegFile|addtoled:variableadd_selector"}
{ "Warning" "WSGN_SEARCH_FILE" "extradig.v 1 1 " "Using design file extradig.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 extradig " "Found entity 1: extradig" {  } { { "extradig.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/extradig.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386283517407 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1386283517407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extradig extradig:variableadd1 " "Elaborating entity \"extradig\" for hierarchy \"extradig:variableadd1\"" {  } { { "RegFile.bdf" "variableadd1" { Schematic "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/RegFile.bdf" { { 1336 2072 2208 1416 "variableadd1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386283517407 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out extradig.v(8) " "Verilog HDL Always Construct warning at extradig.v(8): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "extradig.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/extradig.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1386283517407 "|RegFile|extradig:variableadd1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] extradig.v(10) " "Inferred latch for \"out\[0\]\" at extradig.v(10)" {  } { { "extradig.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/extradig.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283517407 "|RegFile|extradig:variableadd1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] extradig.v(10) " "Inferred latch for \"out\[1\]\" at extradig.v(10)" {  } { { "extradig.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/extradig.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283517407 "|RegFile|extradig:variableadd1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] extradig.v(10) " "Inferred latch for \"out\[2\]\" at extradig.v(10)" {  } { { "extradig.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/extradig.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283517407 "|RegFile|extradig:variableadd1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] extradig.v(10) " "Inferred latch for \"out\[3\]\" at extradig.v(10)" {  } { { "extradig.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/extradig.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283517407 "|RegFile|extradig:variableadd1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] extradig.v(10) " "Inferred latch for \"out\[4\]\" at extradig.v(10)" {  } { { "extradig.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/extradig.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283517407 "|RegFile|extradig:variableadd1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] extradig.v(10) " "Inferred latch for \"out\[5\]\" at extradig.v(10)" {  } { { "extradig.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/extradig.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283517407 "|RegFile|extradig:variableadd1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] extradig.v(10) " "Inferred latch for \"out\[6\]\" at extradig.v(10)" {  } { { "extradig.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/extradig.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386283517407 "|RegFile|extradig:variableadd1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hazard_detect hazard_detect:hazard_unit " "Elaborating entity \"hazard_detect\" for hierarchy \"hazard_detect:hazard_unit\"" {  } { { "RegFile.bdf" "hazard_unit" { Schematic "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/RegFile.bdf" { { -128 -312 -160 -48 "hazard_unit" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386283517407 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "mux_21_1bit:clocksel_mux\|out " "Found clock multiplexer mux_21_1bit:clocksel_mux\|out" {  } { { "mux_21_1bit.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/mux_21_1bit.v" 9 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1386283518659 "|RegFile|mux_21_1bit:clocksel_mux|out"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1386283518659 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux31:val_at_address_selector\|to_lcd\[0\] " "LATCH primitive \"mux31:val_at_address_selector\|to_lcd\[0\]\" is permanently enabled" {  } { { "mux31.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/mux31.v" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1386283520311 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux31:val_at_address_selector\|to_lcd\[1\] " "LATCH primitive \"mux31:val_at_address_selector\|to_lcd\[1\]\" is permanently enabled" {  } { { "mux31.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/mux31.v" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1386283520311 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux31:val_at_address_selector\|to_lcd\[2\] " "LATCH primitive \"mux31:val_at_address_selector\|to_lcd\[2\]\" is permanently enabled" {  } { { "mux31.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/mux31.v" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1386283520311 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux31:val_at_address_selector\|to_lcd\[3\] " "LATCH primitive \"mux31:val_at_address_selector\|to_lcd\[3\]\" is permanently enabled" {  } { { "mux31.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/mux31.v" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1386283520311 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux31:val_at_address_selector\|to_lcd\[4\] " "LATCH primitive \"mux31:val_at_address_selector\|to_lcd\[4\]\" is permanently enabled" {  } { { "mux31.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/mux31.v" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1386283520311 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux31:val_at_address_selector\|to_lcd\[5\] " "LATCH primitive \"mux31:val_at_address_selector\|to_lcd\[5\]\" is permanently enabled" {  } { { "mux31.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/mux31.v" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1386283520311 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux31:val_at_address_selector\|to_lcd\[6\] " "LATCH primitive \"mux31:val_at_address_selector\|to_lcd\[6\]\" is permanently enabled" {  } { { "mux31.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/mux31.v" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1386283520311 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux31:val_at_address_selector\|to_lcd\[7\] " "LATCH primitive \"mux31:val_at_address_selector\|to_lcd\[7\]\" is permanently enabled" {  } { { "mux31.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/mux31.v" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1386283520311 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux31:val_at_address_selector\|to_lcd\[8\] " "LATCH primitive \"mux31:val_at_address_selector\|to_lcd\[8\]\" is permanently enabled" {  } { { "mux31.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/mux31.v" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1386283520311 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux31:val_at_address_selector\|to_lcd\[9\] " "LATCH primitive \"mux31:val_at_address_selector\|to_lcd\[9\]\" is permanently enabled" {  } { { "mux31.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/mux31.v" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1386283520311 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux31:val_at_address_selector\|to_lcd\[10\] " "LATCH primitive \"mux31:val_at_address_selector\|to_lcd\[10\]\" is permanently enabled" {  } { { "mux31.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/mux31.v" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1386283520311 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux31:val_at_address_selector\|to_lcd\[11\] " "LATCH primitive \"mux31:val_at_address_selector\|to_lcd\[11\]\" is permanently enabled" {  } { { "mux31.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/mux31.v" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1386283520311 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux31:val_at_address_selector\|to_lcd\[12\] " "LATCH primitive \"mux31:val_at_address_selector\|to_lcd\[12\]\" is permanently enabled" {  } { { "mux31.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/mux31.v" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1386283520311 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux31:val_at_address_selector\|to_lcd\[13\] " "LATCH primitive \"mux31:val_at_address_selector\|to_lcd\[13\]\" is permanently enabled" {  } { { "mux31.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/mux31.v" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1386283520311 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux31:val_at_address_selector\|to_lcd\[14\] " "LATCH primitive \"mux31:val_at_address_selector\|to_lcd\[14\]\" is permanently enabled" {  } { { "mux31.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/mux31.v" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1386283520311 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux31:val_at_address_selector\|to_lcd\[15\] " "LATCH primitive \"mux31:val_at_address_selector\|to_lcd\[15\]\" is permanently enabled" {  } { { "mux31.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/mux31.v" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1386283520311 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux31:val_at_address_selector\|to_lcd\[16\] " "LATCH primitive \"mux31:val_at_address_selector\|to_lcd\[16\]\" is permanently enabled" {  } { { "mux31.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/mux31.v" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1386283520311 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux31:val_at_address_selector\|to_lcd\[17\] " "LATCH primitive \"mux31:val_at_address_selector\|to_lcd\[17\]\" is permanently enabled" {  } { { "mux31.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/mux31.v" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1386283520311 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux31:val_at_address_selector\|to_lcd\[18\] " "LATCH primitive \"mux31:val_at_address_selector\|to_lcd\[18\]\" is permanently enabled" {  } { { "mux31.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/mux31.v" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1386283520311 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux31:val_at_address_selector\|to_lcd\[19\] " "LATCH primitive \"mux31:val_at_address_selector\|to_lcd\[19\]\" is permanently enabled" {  } { { "mux31.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/mux31.v" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1386283520311 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux31:val_at_address_selector\|to_lcd\[20\] " "LATCH primitive \"mux31:val_at_address_selector\|to_lcd\[20\]\" is permanently enabled" {  } { { "mux31.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/mux31.v" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1386283520311 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux31:val_at_address_selector\|to_lcd\[21\] " "LATCH primitive \"mux31:val_at_address_selector\|to_lcd\[21\]\" is permanently enabled" {  } { { "mux31.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/mux31.v" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1386283520311 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux31:val_at_address_selector\|to_lcd\[22\] " "LATCH primitive \"mux31:val_at_address_selector\|to_lcd\[22\]\" is permanently enabled" {  } { { "mux31.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/mux31.v" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1386283520311 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux31:val_at_address_selector\|to_lcd\[23\] " "LATCH primitive \"mux31:val_at_address_selector\|to_lcd\[23\]\" is permanently enabled" {  } { { "mux31.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/mux31.v" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1386283520311 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux31:val_at_address_selector\|to_lcd\[24\] " "LATCH primitive \"mux31:val_at_address_selector\|to_lcd\[24\]\" is permanently enabled" {  } { { "mux31.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/mux31.v" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1386283520311 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux31:val_at_address_selector\|to_lcd\[25\] " "LATCH primitive \"mux31:val_at_address_selector\|to_lcd\[25\]\" is permanently enabled" {  } { { "mux31.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/mux31.v" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1386283520311 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux31:val_at_address_selector\|to_lcd\[26\] " "LATCH primitive \"mux31:val_at_address_selector\|to_lcd\[26\]\" is permanently enabled" {  } { { "mux31.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/mux31.v" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1386283520311 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux31:val_at_address_selector\|to_lcd\[27\] " "LATCH primitive \"mux31:val_at_address_selector\|to_lcd\[27\]\" is permanently enabled" {  } { { "mux31.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/mux31.v" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1386283520311 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux31:val_at_address_selector\|to_lcd\[28\] " "LATCH primitive \"mux31:val_at_address_selector\|to_lcd\[28\]\" is permanently enabled" {  } { { "mux31.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/mux31.v" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1386283520311 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux31:val_at_address_selector\|to_lcd\[29\] " "LATCH primitive \"mux31:val_at_address_selector\|to_lcd\[29\]\" is permanently enabled" {  } { { "mux31.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/mux31.v" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1386283520311 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux31:val_at_address_selector\|to_lcd\[30\] " "LATCH primitive \"mux31:val_at_address_selector\|to_lcd\[30\]\" is permanently enabled" {  } { { "mux31.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/mux31.v" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1386283520311 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux31:val_at_address_selector\|to_lcd\[31\] " "LATCH primitive \"mux31:val_at_address_selector\|to_lcd\[31\]\" is permanently enabled" {  } { { "mux31.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/mux31.v" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1386283520311 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "LCD_Display:LCD_module\|DATA_BUS\[7\] LCD_DATA\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"LCD_Display:LCD_module\|DATA_BUS\[7\]\" to the node \"LCD_DATA\[7\]\" into a wire" {  } { { "LCD_Display.vhd" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/LCD_Display.vhd" 47 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1386283531107 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "LCD_Display:LCD_module\|DATA_BUS\[6\] LCD_DATA\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"LCD_Display:LCD_module\|DATA_BUS\[6\]\" to the node \"LCD_DATA\[6\]\" into a wire" {  } { { "LCD_Display.vhd" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/LCD_Display.vhd" 47 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1386283531107 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "LCD_Display:LCD_module\|DATA_BUS\[5\] LCD_DATA\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"LCD_Display:LCD_module\|DATA_BUS\[5\]\" to the node \"LCD_DATA\[5\]\" into a wire" {  } { { "LCD_Display.vhd" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/LCD_Display.vhd" 47 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1386283531107 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "LCD_Display:LCD_module\|DATA_BUS\[4\] LCD_DATA\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"LCD_Display:LCD_module\|DATA_BUS\[4\]\" to the node \"LCD_DATA\[4\]\" into a wire" {  } { { "LCD_Display.vhd" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/LCD_Display.vhd" 47 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1386283531107 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "LCD_Display:LCD_module\|DATA_BUS\[3\] LCD_DATA\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"LCD_Display:LCD_module\|DATA_BUS\[3\]\" to the node \"LCD_DATA\[3\]\" into a wire" {  } { { "LCD_Display.vhd" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/LCD_Display.vhd" 47 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1386283531107 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "LCD_Display:LCD_module\|DATA_BUS\[2\] LCD_DATA\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"LCD_Display:LCD_module\|DATA_BUS\[2\]\" to the node \"LCD_DATA\[2\]\" into a wire" {  } { { "LCD_Display.vhd" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/LCD_Display.vhd" 47 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1386283531107 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "LCD_Display:LCD_module\|DATA_BUS\[1\] LCD_DATA\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"LCD_Display:LCD_module\|DATA_BUS\[1\]\" to the node \"LCD_DATA\[1\]\" into a wire" {  } { { "LCD_Display.vhd" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/LCD_Display.vhd" 47 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1386283531107 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "LCD_Display:LCD_module\|DATA_BUS\[0\] LCD_DATA\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"LCD_Display:LCD_module\|DATA_BUS\[0\]\" to the node \"LCD_DATA\[0\]\" into a wire" {  } { { "LCD_Display.vhd" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/LCD_Display.vhd" 47 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1386283531107 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Quartus II" 0 -1 1386283531107 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "addtoled:variableadd_selector\|addout\[3\] " "Latch addtoled:variableadd_selector\|addout\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[16\] " "Ports D and ENA on the latch are fed by the same signal SW\[16\]" {  } { { "RegFile.bdf" "" { Schematic "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/RegFile.bdf" { { 848 -752 -576 864 "SW\[4..0\]" "" } { 928 -752 -576 944 "SW\[9..5\]" "" } { 1200 -752 -576 1216 "SW\[17\]" "" } { 1040 -752 -576 1056 "SW\[14..10\]" "" } { 1144 -752 -576 1160 "SW\[16..15\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1386283531167 ""}  } { { "addtoled.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/addtoled.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1386283531167 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "addtoled:variableadd_selector\|addout\[2\] " "Latch addtoled:variableadd_selector\|addout\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[16\] " "Ports D and ENA on the latch are fed by the same signal SW\[16\]" {  } { { "RegFile.bdf" "" { Schematic "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/RegFile.bdf" { { 848 -752 -576 864 "SW\[4..0\]" "" } { 928 -752 -576 944 "SW\[9..5\]" "" } { 1200 -752 -576 1216 "SW\[17\]" "" } { 1040 -752 -576 1056 "SW\[14..10\]" "" } { 1144 -752 -576 1160 "SW\[16..15\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1386283531167 ""}  } { { "addtoled.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/addtoled.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1386283531167 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "addtoled:variableadd_selector\|addout\[1\] " "Latch addtoled:variableadd_selector\|addout\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[16\] " "Ports D and ENA on the latch are fed by the same signal SW\[16\]" {  } { { "RegFile.bdf" "" { Schematic "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/RegFile.bdf" { { 848 -752 -576 864 "SW\[4..0\]" "" } { 928 -752 -576 944 "SW\[9..5\]" "" } { 1200 -752 -576 1216 "SW\[17\]" "" } { 1040 -752 -576 1056 "SW\[14..10\]" "" } { 1144 -752 -576 1160 "SW\[16..15\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1386283531167 ""}  } { { "addtoled.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/addtoled.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1386283531167 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "addtoled:variableadd_selector\|addout\[0\] " "Latch addtoled:variableadd_selector\|addout\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[16\] " "Ports D and ENA on the latch are fed by the same signal SW\[16\]" {  } { { "RegFile.bdf" "" { Schematic "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/RegFile.bdf" { { 848 -752 -576 864 "SW\[4..0\]" "" } { 928 -752 -576 944 "SW\[9..5\]" "" } { 1200 -752 -576 1216 "SW\[17\]" "" } { 1040 -752 -576 1056 "SW\[14..10\]" "" } { 1144 -752 -576 1160 "SW\[16..15\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1386283531167 ""}  } { { "addtoled.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/addtoled.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1386283531167 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "addtoled:variableadd_selector\|addout\[4\] " "Latch addtoled:variableadd_selector\|addout\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[16\] " "Ports D and ENA on the latch are fed by the same signal SW\[16\]" {  } { { "RegFile.bdf" "" { Schematic "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/RegFile.bdf" { { 848 -752 -576 864 "SW\[4..0\]" "" } { 928 -752 -576 944 "SW\[9..5\]" "" } { 1200 -752 -576 1216 "SW\[17\]" "" } { 1040 -752 -576 1056 "SW\[14..10\]" "" } { 1144 -752 -576 1160 "SW\[16..15\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1386283531177 ""}  } { { "addtoled.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/addtoled.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1386283531177 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "zero_detect:inst9\|zero " "Latch zero_detect:inst9\|zero has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pipereg:IF_ID\|out1\[26\] " "Ports D and ENA on the latch are fed by the same signal pipereg:IF_ID\|out1\[26\]" {  } { { "pipereg.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/pipereg.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1386283531177 ""}  } { { "zero_detect.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/zero_detect.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1386283531177 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "adder:ALU\|result\[0\] " "Latch adder:ALU\|result\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ex_control_pipe:ex_control_pipe\|ALUOp_o\[3\] " "Ports D and ENA on the latch are fed by the same signal ex_control_pipe:ex_control_pipe\|ALUOp_o\[3\]" {  } { { "ex_control_pipe.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/ex_control_pipe.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1386283531177 ""}  } { { "adder.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/adder.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1386283531177 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "adder:ALU\|result\[1\] " "Latch adder:ALU\|result\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ex_control_pipe:ex_control_pipe\|ALUOp_o\[2\] " "Ports D and ENA on the latch are fed by the same signal ex_control_pipe:ex_control_pipe\|ALUOp_o\[2\]" {  } { { "ex_control_pipe.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/ex_control_pipe.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1386283531177 ""}  } { { "adder.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/adder.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1386283531177 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "adder:ALU\|result\[2\] " "Latch adder:ALU\|result\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ex_control_pipe:ex_control_pipe\|ALUOp_o\[2\] " "Ports D and ENA on the latch are fed by the same signal ex_control_pipe:ex_control_pipe\|ALUOp_o\[2\]" {  } { { "ex_control_pipe.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/ex_control_pipe.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1386283531177 ""}  } { { "adder.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/adder.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1386283531177 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "adder:ALU\|result\[3\] " "Latch adder:ALU\|result\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ex_control_pipe:ex_control_pipe\|ALUOp_o\[2\] " "Ports D and ENA on the latch are fed by the same signal ex_control_pipe:ex_control_pipe\|ALUOp_o\[2\]" {  } { { "ex_control_pipe.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/ex_control_pipe.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1386283531177 ""}  } { { "adder.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/adder.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1386283531177 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "adder:ALU\|result\[4\] " "Latch adder:ALU\|result\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ex_control_pipe:ex_control_pipe\|ALUOp_o\[2\] " "Ports D and ENA on the latch are fed by the same signal ex_control_pipe:ex_control_pipe\|ALUOp_o\[2\]" {  } { { "ex_control_pipe.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/ex_control_pipe.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1386283531177 ""}  } { { "adder.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/adder.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1386283531177 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "adder:ALU\|result\[5\] " "Latch adder:ALU\|result\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ex_control_pipe:ex_control_pipe\|ALUOp_o\[2\] " "Ports D and ENA on the latch are fed by the same signal ex_control_pipe:ex_control_pipe\|ALUOp_o\[2\]" {  } { { "ex_control_pipe.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/ex_control_pipe.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1386283531177 ""}  } { { "adder.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/adder.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1386283531177 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "adder:ALU\|result\[6\] " "Latch adder:ALU\|result\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ex_control_pipe:ex_control_pipe\|ALUOp_o\[2\] " "Ports D and ENA on the latch are fed by the same signal ex_control_pipe:ex_control_pipe\|ALUOp_o\[2\]" {  } { { "ex_control_pipe.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/ex_control_pipe.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1386283531177 ""}  } { { "adder.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/adder.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1386283531177 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "adder:ALU\|result\[7\] " "Latch adder:ALU\|result\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ex_control_pipe:ex_control_pipe\|ALUOp_o\[2\] " "Ports D and ENA on the latch are fed by the same signal ex_control_pipe:ex_control_pipe\|ALUOp_o\[2\]" {  } { { "ex_control_pipe.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/ex_control_pipe.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1386283531177 ""}  } { { "adder.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/adder.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1386283531177 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "adder:ALU\|result\[8\] " "Latch adder:ALU\|result\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ex_control_pipe:ex_control_pipe\|ALUOp_o\[3\] " "Ports D and ENA on the latch are fed by the same signal ex_control_pipe:ex_control_pipe\|ALUOp_o\[3\]" {  } { { "ex_control_pipe.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/ex_control_pipe.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1386283531177 ""}  } { { "adder.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/adder.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1386283531177 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "adder:ALU\|result\[9\] " "Latch adder:ALU\|result\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ex_control_pipe:ex_control_pipe\|ALUOp_o\[3\] " "Ports D and ENA on the latch are fed by the same signal ex_control_pipe:ex_control_pipe\|ALUOp_o\[3\]" {  } { { "ex_control_pipe.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/ex_control_pipe.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1386283531177 ""}  } { { "adder.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/adder.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1386283531177 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "adder:ALU\|result\[10\] " "Latch adder:ALU\|result\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ex_control_pipe:ex_control_pipe\|ALUOp_o\[3\] " "Ports D and ENA on the latch are fed by the same signal ex_control_pipe:ex_control_pipe\|ALUOp_o\[3\]" {  } { { "ex_control_pipe.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/ex_control_pipe.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1386283531177 ""}  } { { "adder.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/adder.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1386283531177 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "adder:ALU\|result\[11\] " "Latch adder:ALU\|result\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ex_control_pipe:ex_control_pipe\|ALUOp_o\[3\] " "Ports D and ENA on the latch are fed by the same signal ex_control_pipe:ex_control_pipe\|ALUOp_o\[3\]" {  } { { "ex_control_pipe.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/ex_control_pipe.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1386283531177 ""}  } { { "adder.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/adder.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1386283531177 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "adder:ALU\|result\[12\] " "Latch adder:ALU\|result\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ex_control_pipe:ex_control_pipe\|ALUOp_o\[2\] " "Ports D and ENA on the latch are fed by the same signal ex_control_pipe:ex_control_pipe\|ALUOp_o\[2\]" {  } { { "ex_control_pipe.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/ex_control_pipe.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1386283531177 ""}  } { { "adder.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/adder.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1386283531177 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "adder:ALU\|result\[13\] " "Latch adder:ALU\|result\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ex_control_pipe:ex_control_pipe\|ALUOp_o\[3\] " "Ports D and ENA on the latch are fed by the same signal ex_control_pipe:ex_control_pipe\|ALUOp_o\[3\]" {  } { { "ex_control_pipe.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/ex_control_pipe.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1386283531177 ""}  } { { "adder.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/adder.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1386283531177 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "adder:ALU\|result\[14\] " "Latch adder:ALU\|result\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ex_control_pipe:ex_control_pipe\|ALUOp_o\[3\] " "Ports D and ENA on the latch are fed by the same signal ex_control_pipe:ex_control_pipe\|ALUOp_o\[3\]" {  } { { "ex_control_pipe.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/ex_control_pipe.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1386283531177 ""}  } { { "adder.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/adder.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1386283531177 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "adder:ALU\|result\[15\] " "Latch adder:ALU\|result\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ex_control_pipe:ex_control_pipe\|ALUOp_o\[3\] " "Ports D and ENA on the latch are fed by the same signal ex_control_pipe:ex_control_pipe\|ALUOp_o\[3\]" {  } { { "ex_control_pipe.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/ex_control_pipe.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1386283531177 ""}  } { { "adder.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/adder.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1386283531177 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "adder:ALU\|result\[16\] " "Latch adder:ALU\|result\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ex_control_pipe:ex_control_pipe\|ALUOp_o\[2\] " "Ports D and ENA on the latch are fed by the same signal ex_control_pipe:ex_control_pipe\|ALUOp_o\[2\]" {  } { { "ex_control_pipe.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/ex_control_pipe.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1386283531177 ""}  } { { "adder.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/adder.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1386283531177 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "adder:ALU\|result\[17\] " "Latch adder:ALU\|result\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ex_control_pipe:ex_control_pipe\|ALUOp_o\[2\] " "Ports D and ENA on the latch are fed by the same signal ex_control_pipe:ex_control_pipe\|ALUOp_o\[2\]" {  } { { "ex_control_pipe.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/ex_control_pipe.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1386283531177 ""}  } { { "adder.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/adder.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1386283531177 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "adder:ALU\|result\[18\] " "Latch adder:ALU\|result\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ex_control_pipe:ex_control_pipe\|ALUOp_o\[2\] " "Ports D and ENA on the latch are fed by the same signal ex_control_pipe:ex_control_pipe\|ALUOp_o\[2\]" {  } { { "ex_control_pipe.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/ex_control_pipe.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1386283531187 ""}  } { { "adder.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/adder.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1386283531187 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "adder:ALU\|result\[19\] " "Latch adder:ALU\|result\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ex_control_pipe:ex_control_pipe\|ALUOp_o\[2\] " "Ports D and ENA on the latch are fed by the same signal ex_control_pipe:ex_control_pipe\|ALUOp_o\[2\]" {  } { { "ex_control_pipe.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/ex_control_pipe.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1386283531187 ""}  } { { "adder.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/adder.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1386283531187 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "adder:ALU\|result\[20\] " "Latch adder:ALU\|result\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ex_control_pipe:ex_control_pipe\|ALUOp_o\[2\] " "Ports D and ENA on the latch are fed by the same signal ex_control_pipe:ex_control_pipe\|ALUOp_o\[2\]" {  } { { "ex_control_pipe.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/ex_control_pipe.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1386283531187 ""}  } { { "adder.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/adder.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1386283531187 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "adder:ALU\|result\[21\] " "Latch adder:ALU\|result\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ex_control_pipe:ex_control_pipe\|ALUOp_o\[2\] " "Ports D and ENA on the latch are fed by the same signal ex_control_pipe:ex_control_pipe\|ALUOp_o\[2\]" {  } { { "ex_control_pipe.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/ex_control_pipe.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1386283531187 ""}  } { { "adder.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/adder.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1386283531187 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "adder:ALU\|result\[22\] " "Latch adder:ALU\|result\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ex_control_pipe:ex_control_pipe\|ALUOp_o\[2\] " "Ports D and ENA on the latch are fed by the same signal ex_control_pipe:ex_control_pipe\|ALUOp_o\[2\]" {  } { { "ex_control_pipe.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/ex_control_pipe.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1386283531187 ""}  } { { "adder.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/adder.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1386283531187 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "adder:ALU\|result\[23\] " "Latch adder:ALU\|result\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ex_control_pipe:ex_control_pipe\|ALUOp_o\[2\] " "Ports D and ENA on the latch are fed by the same signal ex_control_pipe:ex_control_pipe\|ALUOp_o\[2\]" {  } { { "ex_control_pipe.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/ex_control_pipe.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1386283531187 ""}  } { { "adder.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/adder.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1386283531187 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "adder:ALU\|result\[24\] " "Latch adder:ALU\|result\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ex_control_pipe:ex_control_pipe\|ALUOp_o\[3\] " "Ports D and ENA on the latch are fed by the same signal ex_control_pipe:ex_control_pipe\|ALUOp_o\[3\]" {  } { { "ex_control_pipe.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/ex_control_pipe.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1386283531187 ""}  } { { "adder.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/adder.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1386283531187 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "adder:ALU\|result\[25\] " "Latch adder:ALU\|result\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ex_control_pipe:ex_control_pipe\|ALUOp_o\[3\] " "Ports D and ENA on the latch are fed by the same signal ex_control_pipe:ex_control_pipe\|ALUOp_o\[3\]" {  } { { "ex_control_pipe.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/ex_control_pipe.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1386283531187 ""}  } { { "adder.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/adder.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1386283531187 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "adder:ALU\|result\[26\] " "Latch adder:ALU\|result\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ex_control_pipe:ex_control_pipe\|ALUOp_o\[3\] " "Ports D and ENA on the latch are fed by the same signal ex_control_pipe:ex_control_pipe\|ALUOp_o\[3\]" {  } { { "ex_control_pipe.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/ex_control_pipe.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1386283531187 ""}  } { { "adder.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/adder.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1386283531187 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "adder:ALU\|result\[27\] " "Latch adder:ALU\|result\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ex_control_pipe:ex_control_pipe\|ALUOp_o\[3\] " "Ports D and ENA on the latch are fed by the same signal ex_control_pipe:ex_control_pipe\|ALUOp_o\[3\]" {  } { { "ex_control_pipe.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/ex_control_pipe.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1386283531187 ""}  } { { "adder.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/adder.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1386283531187 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "adder:ALU\|result\[28\] " "Latch adder:ALU\|result\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ex_control_pipe:ex_control_pipe\|ALUOp_o\[3\] " "Ports D and ENA on the latch are fed by the same signal ex_control_pipe:ex_control_pipe\|ALUOp_o\[3\]" {  } { { "ex_control_pipe.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/ex_control_pipe.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1386283531187 ""}  } { { "adder.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/adder.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1386283531187 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "adder:ALU\|result\[29\] " "Latch adder:ALU\|result\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ex_control_pipe:ex_control_pipe\|ALUOp_o\[3\] " "Ports D and ENA on the latch are fed by the same signal ex_control_pipe:ex_control_pipe\|ALUOp_o\[3\]" {  } { { "ex_control_pipe.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/ex_control_pipe.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1386283531187 ""}  } { { "adder.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/adder.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1386283531187 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "adder:ALU\|result\[30\] " "Latch adder:ALU\|result\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ex_control_pipe:ex_control_pipe\|ALUOp_o\[2\] " "Ports D and ENA on the latch are fed by the same signal ex_control_pipe:ex_control_pipe\|ALUOp_o\[2\]" {  } { { "ex_control_pipe.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/ex_control_pipe.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1386283531187 ""}  } { { "adder.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/adder.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1386283531187 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "adder:ALU\|result\[31\] " "Latch adder:ALU\|result\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ex_control_pipe:ex_control_pipe\|ALUOp_o\[2\] " "Ports D and ENA on the latch are fed by the same signal ex_control_pipe:ex_control_pipe\|ALUOp_o\[2\]" {  } { { "ex_control_pipe.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/ex_control_pipe.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1386283531187 ""}  } { { "adder.v" "" { Text "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/adder.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1386283531187 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "RegFile.bdf" "" { Schematic "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/RegFile.bdf" { { 992 1776 1952 1008 "LCD_RW" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386283535794 "|RegFile|LCD_RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BLON VCC " "Pin \"LCD_BLON\" is stuck at VCC" {  } { { "RegFile.bdf" "" { Schematic "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/RegFile.bdf" { { 880 1480 1656 896 "LCD_BLON" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386283535794 "|RegFile|LCD_BLON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON VCC " "Pin \"LCD_ON\" is stuck at VCC" {  } { { "RegFile.bdf" "" { Schematic "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/RegFile.bdf" { { 904 1480 1656 920 "LCD_ON" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386283535794 "|RegFile|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] VCC " "Pin \"HEX7\[6\]\" is stuck at VCC" {  } { { "RegFile.bdf" "" { Schematic "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/RegFile.bdf" { { 1360 2272 2448 1376 "HEX7\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386283535794 "|RegFile|HEX7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] GND " "Pin \"HEX7\[2\]\" is stuck at GND" {  } { { "RegFile.bdf" "" { Schematic "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/RegFile.bdf" { { 1360 2272 2448 1376 "HEX7\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386283535794 "|RegFile|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] GND " "Pin \"HEX7\[1\]\" is stuck at GND" {  } { { "RegFile.bdf" "" { Schematic "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/RegFile.bdf" { { 1360 2272 2448 1376 "HEX7\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386283535794 "|RegFile|HEX7[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1386283535794 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "16 " "16 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1386283548352 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/output_files/RegFile.map.smsg " "Generated suppressed messages file C:/Documents and Settings/Ian/Desktop/473 Final Project/ECE473_Project/output_files/RegFile.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1386283548772 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1386283549864 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386283549864 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5308 " "Implemented 5308 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1386283550775 ""} { "Info" "ICUT_CUT_TM_OPINS" "91 " "Implemented 91 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1386283550775 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5132 " "Implemented 5132 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1386283550775 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1386283550775 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1386283550775 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 143 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 143 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "362 " "Peak virtual memory: 362 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1386283550845 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 05 17:45:50 2013 " "Processing ended: Thu Dec 05 17:45:50 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1386283550845 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:39 " "Elapsed time: 00:00:39" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1386283550845 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1386283550845 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1386283550845 ""}
