[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/TypeParam2/slpp_unit/surelog.log".
[INF:CM0020] Separate compilation-unit mode is on.
[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/tests/TypeParam2/dut.sv".
[INF:PA0201] Parsing source file "${SURELOG_DIR}/tests/TypeParam2/dut.sv".
[WRN:PA0205] ${SURELOG_DIR}/tests/TypeParam2/dut.sv:1:1: No timescale set for "rr_arb_tree".
[WRN:PA0205] ${SURELOG_DIR}/tests/TypeParam2/dut.sv:8:1: No timescale set for "top".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/TypeParam2/dut.sv:1:1: Compile module "work@rr_arb_tree".
[INF:CP0303] ${SURELOG_DIR}/tests/TypeParam2/dut.sv:8:1: Compile module "work@top".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Constant                                               4
Design                                                 1
Identifier                                             3
LogicTypespec                                          4
Module                                                 2
ModuleTypespec                                         2
Net                                                    1
Operation                                              1
Range                                                  2
RefModule                                              1
RefObj                                                 1
RefTypespec                                            6
SourceFile                                             1
StructTypespec                                         1
TypeParameter                                          1
TypedefTypespec                                        1
TypespecMember                                         3
UnsupportedTypespec                                    1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/TypeParam2/slpp_unit/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: (dut.sv), file:${SURELOG_DIR}/tests/TypeParam2/dut.sv
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:dut.sv
|vpiAllModules:
\_Module: work@rr_arb_tree (work@rr_arb_tree), file:${SURELOG_DIR}/tests/TypeParam2/dut.sv, line:1:1, endln:5:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@rr_arb_tree)
    |vpiParent:
    \_Module: work@rr_arb_tree (work@rr_arb_tree), file:${SURELOG_DIR}/tests/TypeParam2/dut.sv, line:1:1, endln:5:10
    |vpiName:work@rr_arb_tree
  |vpiParameter:
  \_TypeParameter: (work@rr_arb_tree.DataType), line:2:26, endln:2:34
    |vpiParent:
    \_Module: work@rr_arb_tree (work@rr_arb_tree), file:${SURELOG_DIR}/tests/TypeParam2/dut.sv, line:1:1, endln:5:10
    |vpiName:DataType
    |vpiFullName:work@rr_arb_tree.DataType
    |vpiTypespec:
    \_RefTypespec: (work@rr_arb_tree.DataType), line:2:39, endln:2:60
      |vpiParent:
      \_TypeParameter: (work@rr_arb_tree.DataType), line:2:26, endln:2:34
      |vpiFullName:work@rr_arb_tree.DataType
      |vpiActual:
      \_LogicTypespec: , line:2:39, endln:2:44
  |vpiTypedef:
  \_TypeParameter: (work@rr_arb_tree.DataType), line:2:26, endln:2:34
  |vpiTypedef:
  \_LogicTypespec: , line:2:39, endln:2:44
    |vpiParent:
    \_Module: work@rr_arb_tree (work@rr_arb_tree), file:${SURELOG_DIR}/tests/TypeParam2/dut.sv, line:1:1, endln:5:10
    |vpiRange:
    \_Range: , line:2:45, endln:2:60
      |vpiParent:
      \_LogicTypespec: , line:2:39, endln:2:44
      |vpiLeftRange:
      \_Operation: , line:2:46, endln:2:57
        |vpiParent:
        \_Range: , line:2:45, endln:2:60
        |vpiOpType:11
        |vpiOperand:
        \_RefObj: (work@rr_arb_tree.DataWidth), line:2:46, endln:2:55
          |vpiParent:
          \_Operation: , line:2:46, endln:2:57
          |vpiName:DataWidth
          |vpiFullName:work@rr_arb_tree.DataWidth
          |vpiActual:
          \_Net: (work@rr_arb_tree.DataWidth), line:2:46, endln:2:55
        |vpiOperand:
        \_Constant: , line:2:56, endln:2:57
          |vpiParent:
          \_Operation: , line:2:46, endln:2:57
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:2:58, endln:2:59
        |vpiParent:
        \_Range: , line:2:45, endln:2:60
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiImportTypespec:
  \_TypeParameter: (work@rr_arb_tree.DataType), line:2:26, endln:2:34
  |vpiImportTypespec:
  \_LogicTypespec: , line:2:39, endln:2:44
  |vpiImportTypespec:
  \_Net: (work@rr_arb_tree.data), line:3:12, endln:3:16
    |vpiParent:
    \_Module: work@rr_arb_tree (work@rr_arb_tree), file:${SURELOG_DIR}/tests/TypeParam2/dut.sv, line:1:1, endln:5:10
    |vpiTypespec:
    \_RefTypespec: (work@rr_arb_tree.data.DataType), line:3:3, endln:3:11
      |vpiParent:
      \_Net: (work@rr_arb_tree.data), line:3:12, endln:3:16
      |vpiName:DataType
      |vpiFullName:work@rr_arb_tree.data.DataType
      |vpiActual:
      \_TypeParameter: (work@rr_arb_tree.DataType), line:2:26, endln:2:34
    |vpiName:data
    |vpiFullName:work@rr_arb_tree.data
  |vpiImportTypespec:
  \_Net: (work@rr_arb_tree.DataWidth), line:2:46, endln:2:55
    |vpiParent:
    \_Module: work@rr_arb_tree (work@rr_arb_tree), file:${SURELOG_DIR}/tests/TypeParam2/dut.sv, line:1:1, endln:5:10
    |vpiName:DataWidth
    |vpiFullName:work@rr_arb_tree.DataWidth
    |vpiNetType:1
  |vpiDefName:work@rr_arb_tree
  |vpiNet:
  \_Net: (work@rr_arb_tree.data), line:3:12, endln:3:16
  |vpiNet:
  \_Net: (work@rr_arb_tree.DataWidth), line:2:46, endln:2:55
|vpiAllModules:
\_Module: work@top (work@top), file:${SURELOG_DIR}/tests/TypeParam2/dut.sv, line:8:1, endln:20:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@top)
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/TypeParam2/dut.sv, line:8:1, endln:20:10
    |vpiName:work@top
  |vpiTypedef:
  \_TypedefTypespec: (output_t), line:13:5, endln:13:13
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/TypeParam2/dut.sv, line:8:1, endln:20:10
    |vpiName:
    \_Identifier: (output_t)
      |vpiParent:
      \_TypedefTypespec: (output_t), line:13:5, endln:13:13
      |vpiName:output_t
    |vpiTypedefAlias:
    \_RefTypespec: (work@top.output_t), line:9:10, endln:13:4
      |vpiParent:
      \_TypedefTypespec: (output_t), line:13:5, endln:13:13
      |vpiFullName:work@top.output_t
      |vpiActual:
      \_StructTypespec: , line:9:10, endln:13:4
  |vpiTypedef:
  \_StructTypespec: , line:9:10, endln:13:4
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/TypeParam2/dut.sv, line:8:1, endln:20:10
    |vpiPacked:1
    |vpiTypespecMember:
    \_TypespecMember: (result), line:10:19, endln:10:25
      |vpiParent:
      \_StructTypespec: , line:9:10, endln:13:4
      |vpiName:result
      |vpiTypespec:
      \_RefTypespec: (work@top.result), line:10:5, endln:10:16
        |vpiParent:
        \_TypespecMember: (result), line:10:19, endln:10:25
        |vpiFullName:work@top.result
        |vpiActual:
        \_LogicTypespec: , line:10:5, endln:10:10
    |vpiTypespecMember:
    \_TypespecMember: (status), line:11:11, endln:11:17
      |vpiParent:
      \_StructTypespec: , line:9:10, endln:13:4
      |vpiName:status
      |vpiTypespec:
      \_RefTypespec: (work@top.status), line:11:5, endln:11:10
        |vpiParent:
        \_TypespecMember: (status), line:11:11, endln:11:17
        |vpiFullName:work@top.status
        |vpiActual:
        \_LogicTypespec: , line:11:5, endln:11:10
    |vpiTypespecMember:
    \_TypespecMember: (tag), line:12:22, endln:12:25
      |vpiParent:
      \_StructTypespec: , line:9:10, endln:13:4
      |vpiName:tag
      |vpiTypespec:
      \_RefTypespec: (work@top.tag), line:12:5, endln:12:10
        |vpiParent:
        \_TypespecMember: (tag), line:12:22, endln:12:25
        |vpiFullName:work@top.tag
        |vpiActual:
        \_LogicTypespec: , line:11:5, endln:11:10
  |vpiTypedef:
  \_LogicTypespec: , line:10:5, endln:10:10
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/TypeParam2/dut.sv, line:8:1, endln:20:10
    |vpiRange:
    \_Range: , line:10:11, endln:10:16
      |vpiParent:
      \_LogicTypespec: , line:10:5, endln:10:10
      |vpiLeftRange:
      \_Constant: , line:10:12, endln:10:13
        |vpiParent:
        \_Range: , line:10:11, endln:10:16
        |vpiDecompile:2
        |vpiSize:64
        |UINT:2
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:10:14, endln:10:15
        |vpiParent:
        \_Range: , line:10:11, endln:10:16
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: , line:11:5, endln:11:10
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/TypeParam2/dut.sv, line:8:1, endln:20:10
  |vpiTypedef:
  \_ModuleTypespec: (rr_arb_tree)
    |vpiParent:
    \_Design: (unnamed)
    |vpiName:rr_arb_tree
    |vpiModule:
    \_Module: work@rr_arb_tree (work@rr_arb_tree), file:${SURELOG_DIR}/tests/TypeParam2/dut.sv, line:1:1, endln:5:10
  |vpiImportTypespec:
  \_TypedefTypespec: (output_t), line:13:5, endln:13:13
  |vpiImportTypespec:
  \_StructTypespec: , line:9:10, endln:13:4
  |vpiImportTypespec:
  \_LogicTypespec: , line:10:5, endln:10:10
  |vpiImportTypespec:
  \_LogicTypespec: , line:11:5, endln:11:10
  |vpiDefName:work@top
  |vpiRefModule:
  \_RefModule: work@rr_arb_tree (i_arbiter), line:15:2, endln:15:13
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/TypeParam2/dut.sv, line:8:1, endln:20:10
    |vpiName:i_arbiter
    |vpiDefName:work@rr_arb_tree
    |vpiActual:
    \_Module: work@rr_arb_tree (work@rr_arb_tree), file:${SURELOG_DIR}/tests/TypeParam2/dut.sv, line:1:1, endln:5:10
|vpiTypedef:
\_ModuleTypespec: (rr_arb_tree)
|vpiTypedef:
\_ModuleTypespec: (top)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:top
  |vpiModule:
  \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/TypeParam2/dut.sv, line:8:1, endln:20:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 0
