5 18 1fd81 4 4 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (sbit_sel3.vcd) 2 -o (sbit_sel3.cdd) 2 -v (sbit_sel3.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 sbit_sel3.v 10 30 1 
2 1 14 14 14 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$0
1 a 1 12 107000b 1 0 31 0 32 17 0 ffffffff 0 4 0 0
1 b 2 12 107000e 1 0 31 0 32 17 0 ffffffff 0 0 0 0
4 1 1 0 0 1
3 1 main.u$0 "main.u$0" 0 sbit_sel3.v 14 19 1 
2 2 15 15 15 50005 1 0 1004 0 0 32 48 0 0
2 3 15 15 15 10001 0 1 1410 0 0 32 1 a
2 4 15 15 15 10005 1 37 16 2 3
2 5 16 16 16 50005 1 0 1008 0 0 32 48 1 0
2 6 16 16 16 10001 0 1 1410 0 0 32 1 b
2 7 16 16 16 10005 1 37 1a 5 6
2 8 17 17 17 20002 1 0 1008 0 0 32 48 5 0
2 9 17 17 17 10002 2 2c 900a 8 0 32 18 0 ffffffff 0 0 0 0
2 10 18 18 18 a000d 1 0 21008 0 0 1 16 1 0
2 11 18 18 18 50005 0 0 1400 0 0 32 48 1 0
2 12 18 18 18 30003 1 1 1408 0 0 32 1 b
2 13 18 18 18 30005 1 6 1408 11 12 32 18 0 ffffffff fffffffe 0 0 1
2 14 18 18 18 10006 0 23 1410 0 13 1 18 0 1 0 0 0 0 a
2 15 18 18 18 1000d 1 37 1a 10 14
4 4 11 7 7 4
4 7 0 9 9 4
4 9 0 15 0 4
4 15 0 0 0 4
3 1 main.u$1 "main.u$1" 0 sbit_sel3.v 21 28 1 
