
*** Running vivado
    with args -log toplevel.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source toplevel.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source toplevel.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2022.2/data/ip'.
Command: read_checkpoint -auto_incremental -incremental {D:/OneDrive_2025-04-23/RISCV CPU/PotatoCPU/PotatoCPU.srcs/utils_1/imports/synth_1/toplevel.dcp}
INFO: [Vivado 12-5825] Read reference checkpoint from D:/OneDrive_2025-04-23/RISCV CPU/PotatoCPU/PotatoCPU.srcs/utils_1/imports/synth_1/toplevel.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top toplevel -part xczu1cg-sbva484-1-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu1cg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu1cg'
INFO: [Device 21-403] Loading part xczu1cg-sbva484-1-e
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 8244
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1369.770 ; gain = 407.910
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'toplevel' [D:/OneDrive_2025-04-23/RISCV CPU/PotatoCPU/PotatoCPU.srcs/sources_1/imports/example/toplevel.vhd:38]
INFO: [Synth 8-3491] module 'zynqTOclkwizard_wrapper' declared at 'D:/OneDrive_2025-04-23/RISCV CPU/PotatoCPU/PotatoCPU.gen/sources_1/bd/zynqTOclkwizard/hdl/zynqTOclkwizard_wrapper.vhd:14' bound to instance 'U_zynq_bd' of component 'zynqTOclkwizard_wrapper' [D:/OneDrive_2025-04-23/RISCV CPU/PotatoCPU/PotatoCPU.srcs/sources_1/imports/example/toplevel.vhd:194]
INFO: [Synth 8-638] synthesizing module 'zynqTOclkwizard_wrapper' [D:/OneDrive_2025-04-23/RISCV CPU/PotatoCPU/PotatoCPU.gen/sources_1/bd/zynqTOclkwizard/hdl/zynqTOclkwizard_wrapper.vhd:21]
INFO: [Synth 8-3491] module 'zynqTOclkwizard' declared at 'd:/OneDrive_2025-04-23/RISCV CPU/PotatoCPU/PotatoCPU.gen/sources_1/bd/zynqTOclkwizard/synth/zynqTOclkwizard.vhd:14' bound to instance 'zynqTOclkwizard_i' of component 'zynqTOclkwizard' [D:/OneDrive_2025-04-23/RISCV CPU/PotatoCPU/PotatoCPU.gen/sources_1/bd/zynqTOclkwizard/hdl/zynqTOclkwizard_wrapper.vhd:29]
INFO: [Synth 8-638] synthesizing module 'zynqTOclkwizard' [d:/OneDrive_2025-04-23/RISCV CPU/PotatoCPU/PotatoCPU.gen/sources_1/bd/zynqTOclkwizard/synth/zynqTOclkwizard.vhd:25]
INFO: [Synth 8-3491] module 'zynqTOclkwizard_clk_wiz_0_0' declared at 'D:/OneDrive_2025-04-23/RISCV CPU/PotatoCPU/PotatoCPU.runs/synth_1/.Xil/Vivado-13008-Kahu/realtime/zynqTOclkwizard_clk_wiz_0_0_stub.vhdl:5' bound to instance 'clk_wiz_0' of component 'zynqTOclkwizard_clk_wiz_0_0' [d:/OneDrive_2025-04-23/RISCV CPU/PotatoCPU/PotatoCPU.gen/sources_1/bd/zynqTOclkwizard/synth/zynqTOclkwizard.vhd:54]
INFO: [Synth 8-638] synthesizing module 'zynqTOclkwizard_clk_wiz_0_0' [D:/OneDrive_2025-04-23/RISCV CPU/PotatoCPU/PotatoCPU.runs/synth_1/.Xil/Vivado-13008-Kahu/realtime/zynqTOclkwizard_clk_wiz_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'zynqTOclkwizard_zynq_ultra_ps_e_0_0' declared at 'D:/OneDrive_2025-04-23/RISCV CPU/PotatoCPU/PotatoCPU.runs/synth_1/.Xil/Vivado-13008-Kahu/realtime/zynqTOclkwizard_zynq_ultra_ps_e_0_0_stub.vhdl:5' bound to instance 'zynq_ultra_ps_e_0' of component 'zynqTOclkwizard_zynq_ultra_ps_e_0_0' [d:/OneDrive_2025-04-23/RISCV CPU/PotatoCPU/PotatoCPU.gen/sources_1/bd/zynqTOclkwizard/synth/zynqTOclkwizard.vhd:61]
INFO: [Synth 8-638] synthesizing module 'zynqTOclkwizard_zynq_ultra_ps_e_0_0' [D:/OneDrive_2025-04-23/RISCV CPU/PotatoCPU/PotatoCPU.runs/synth_1/.Xil/Vivado-13008-Kahu/realtime/zynqTOclkwizard_zynq_ultra_ps_e_0_0_stub.vhdl:15]
INFO: [Synth 8-256] done synthesizing module 'zynqTOclkwizard' (0#1) [d:/OneDrive_2025-04-23/RISCV CPU/PotatoCPU/PotatoCPU.gen/sources_1/bd/zynqTOclkwizard/synth/zynqTOclkwizard.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'zynqTOclkwizard_wrapper' (0#1) [D:/OneDrive_2025-04-23/RISCV CPU/PotatoCPU/PotatoCPU.gen/sources_1/bd/zynqTOclkwizard/hdl/zynqTOclkwizard_wrapper.vhd:21]
INFO: [Synth 8-638] synthesizing module 'pp_soc_reset' [D:/OneDrive_2025-04-23/RISCV CPU/PotatoCPU/PotatoCPU.srcs/sources_1/imports/soc/pp_soc_reset.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'pp_soc_reset' (0#1) [D:/OneDrive_2025-04-23/RISCV CPU/PotatoCPU/PotatoCPU.srcs/sources_1/imports/soc/pp_soc_reset.vhd:30]
INFO: [Synth 8-638] synthesizing module 'pp_potato' [D:/OneDrive_2025-04-23/RISCV CPU/PotatoCPU/PotatoCPU.srcs/sources_1/imports/src/pp_potato.vhd:44]
	Parameter RESET_ADDRESS bound to: 32'b11111111111111111000000000000000 
	Parameter ICACHE_ENABLE bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'pp_core' [D:/OneDrive_2025-04-23/RISCV CPU/PotatoCPU/PotatoCPU.srcs/sources_1/imports/src/pp_core.vhd:51]
	Parameter PROCESSOR_ID bound to: 32'b00000000000000000000000000000000 
	Parameter RESET_ADDRESS bound to: 32'b11111111111111111000000000000000 
INFO: [Synth 8-638] synthesizing module 'pp_csr_unit' [D:/OneDrive_2025-04-23/RISCV CPU/PotatoCPU/PotatoCPU.srcs/sources_1/imports/src/pp_csr_unit.vhd:57]
	Parameter PROCESSOR_ID bound to: 32'b00000000000000000000000000000000 
	Parameter MTIME_DIVIDER bound to: 5 - type: integer 
	Parameter TIME_DIVIDER bound to: 5 - type: integer 
INFO: [Synth 8-226] default block is never used [D:/OneDrive_2025-04-23/RISCV CPU/PotatoCPU/PotatoCPU.srcs/sources_1/imports/src/pp_types.vhd:106]
INFO: [Synth 8-638] synthesizing module 'pp_counter' [D:/OneDrive_2025-04-23/RISCV CPU/PotatoCPU/PotatoCPU.srcs/sources_1/imports/src/pp_counter.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'pp_counter' (0#1) [D:/OneDrive_2025-04-23/RISCV CPU/PotatoCPU/PotatoCPU.srcs/sources_1/imports/src/pp_counter.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'pp_csr_unit' (0#1) [D:/OneDrive_2025-04-23/RISCV CPU/PotatoCPU/PotatoCPU.srcs/sources_1/imports/src/pp_csr_unit.vhd:57]
INFO: [Synth 8-638] synthesizing module 'pp_register_file' [D:/OneDrive_2025-04-23/RISCV CPU/PotatoCPU/PotatoCPU.srcs/sources_1/imports/src/pp_register_file.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'pp_register_file' (0#1) [D:/OneDrive_2025-04-23/RISCV CPU/PotatoCPU/PotatoCPU.srcs/sources_1/imports/src/pp_register_file.vhd:32]
INFO: [Synth 8-638] synthesizing module 'pp_fetch' [D:/OneDrive_2025-04-23/RISCV CPU/PotatoCPU/PotatoCPU.srcs/sources_1/imports/src/pp_fetch.vhd:42]
	Parameter RESET_ADDRESS bound to: 32'b11111111111111111000000000000000 
INFO: [Synth 8-256] done synthesizing module 'pp_fetch' (0#1) [D:/OneDrive_2025-04-23/RISCV CPU/PotatoCPU/PotatoCPU.srcs/sources_1/imports/src/pp_fetch.vhd:42]
INFO: [Synth 8-638] synthesizing module 'pp_decode' [D:/OneDrive_2025-04-23/RISCV CPU/PotatoCPU/PotatoCPU.srcs/sources_1/imports/src/pp_decode.vhd:67]
	Parameter RESET_ADDRESS bound to: 32'b11111111111111111000000000000000 
	Parameter PROCESSOR_ID bound to: 32'b00000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'pp_imm_decoder' [D:/OneDrive_2025-04-23/RISCV CPU/PotatoCPU/PotatoCPU.srcs/sources_1/imports/src/pp_imm_decoder.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'pp_imm_decoder' (0#1) [D:/OneDrive_2025-04-23/RISCV CPU/PotatoCPU/PotatoCPU.srcs/sources_1/imports/src/pp_imm_decoder.vhd:16]
INFO: [Synth 8-638] synthesizing module 'pp_control_unit' [D:/OneDrive_2025-04-23/RISCV CPU/PotatoCPU/PotatoCPU.srcs/sources_1/imports/src/pp_control_unit.vhd:52]
INFO: [Synth 8-638] synthesizing module 'pp_alu_control_unit' [D:/OneDrive_2025-04-23/RISCV CPU/PotatoCPU/PotatoCPU.srcs/sources_1/imports/src/pp_alu_control_unit.vhd:25]
INFO: [Synth 8-226] default block is never used [D:/OneDrive_2025-04-23/RISCV CPU/PotatoCPU/PotatoCPU.srcs/sources_1/imports/src/pp_alu_control_unit.vhd:70]
INFO: [Synth 8-226] default block is never used [D:/OneDrive_2025-04-23/RISCV CPU/PotatoCPU/PotatoCPU.srcs/sources_1/imports/src/pp_alu_control_unit.vhd:98]
INFO: [Synth 8-256] done synthesizing module 'pp_alu_control_unit' (0#1) [D:/OneDrive_2025-04-23/RISCV CPU/PotatoCPU/PotatoCPU.srcs/sources_1/imports/src/pp_alu_control_unit.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'pp_control_unit' (0#1) [D:/OneDrive_2025-04-23/RISCV CPU/PotatoCPU/PotatoCPU.srcs/sources_1/imports/src/pp_control_unit.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'pp_decode' (0#1) [D:/OneDrive_2025-04-23/RISCV CPU/PotatoCPU/PotatoCPU.srcs/sources_1/imports/src/pp_decode.vhd:67]
INFO: [Synth 8-638] synthesizing module 'pp_execute' [D:/OneDrive_2025-04-23/RISCV CPU/PotatoCPU/PotatoCPU.srcs/sources_1/imports/src/pp_execute.vhd:120]
INFO: [Synth 8-638] synthesizing module 'pp_alu_mux' [D:/OneDrive_2025-04-23/RISCV CPU/PotatoCPU/PotatoCPU.srcs/sources_1/imports/src/pp_alu_mux.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'pp_alu_mux' (0#1) [D:/OneDrive_2025-04-23/RISCV CPU/PotatoCPU/PotatoCPU.srcs/sources_1/imports/src/pp_alu_mux.vhd:26]
INFO: [Synth 8-638] synthesizing module 'pp_comparator' [D:/OneDrive_2025-04-23/RISCV CPU/PotatoCPU/PotatoCPU.srcs/sources_1/imports/src/pp_comparator.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'pp_comparator' (0#1) [D:/OneDrive_2025-04-23/RISCV CPU/PotatoCPU/PotatoCPU.srcs/sources_1/imports/src/pp_comparator.vhd:20]
INFO: [Synth 8-638] synthesizing module 'pp_alu' [D:/OneDrive_2025-04-23/RISCV CPU/PotatoCPU/PotatoCPU.srcs/sources_1/imports/src/pp_alu.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'pp_alu' (0#1) [D:/OneDrive_2025-04-23/RISCV CPU/PotatoCPU/PotatoCPU.srcs/sources_1/imports/src/pp_alu.vhd:26]
INFO: [Synth 8-638] synthesizing module 'pp_csr_alu' [D:/OneDrive_2025-04-23/RISCV CPU/PotatoCPU/PotatoCPU.srcs/sources_1/imports/src/pp_csr_alu.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'pp_csr_alu' (0#1) [D:/OneDrive_2025-04-23/RISCV CPU/PotatoCPU/PotatoCPU.srcs/sources_1/imports/src/pp_csr_alu.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'pp_execute' (0#1) [D:/OneDrive_2025-04-23/RISCV CPU/PotatoCPU/PotatoCPU.srcs/sources_1/imports/src/pp_execute.vhd:120]
INFO: [Synth 8-638] synthesizing module 'pp_memory' [D:/OneDrive_2025-04-23/RISCV CPU/PotatoCPU/PotatoCPU.srcs/sources_1/imports/src/pp_memory.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'pp_memory' (0#1) [D:/OneDrive_2025-04-23/RISCV CPU/PotatoCPU/PotatoCPU.srcs/sources_1/imports/src/pp_memory.vhd:61]
INFO: [Synth 8-638] synthesizing module 'pp_writeback' [D:/OneDrive_2025-04-23/RISCV CPU/PotatoCPU/PotatoCPU.srcs/sources_1/imports/src/pp_writeback.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'pp_writeback' (0#1) [D:/OneDrive_2025-04-23/RISCV CPU/PotatoCPU/PotatoCPU.srcs/sources_1/imports/src/pp_writeback.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'pp_core' (0#1) [D:/OneDrive_2025-04-23/RISCV CPU/PotatoCPU/PotatoCPU.srcs/sources_1/imports/src/pp_core.vhd:51]
INFO: [Synth 8-638] synthesizing module 'pp_wb_adapter' [D:/OneDrive_2025-04-23/RISCV CPU/PotatoCPU/PotatoCPU.srcs/sources_1/imports/src/pp_wb_adapter.vhd:34]
INFO: [Synth 8-226] default block is never used [D:/OneDrive_2025-04-23/RISCV CPU/PotatoCPU/PotatoCPU.srcs/sources_1/imports/src/pp_wb_adapter.vhd:90]
INFO: [Synth 8-226] default block is never used [D:/OneDrive_2025-04-23/RISCV CPU/PotatoCPU/PotatoCPU.srcs/sources_1/imports/src/pp_utilities.vhd:71]
INFO: [Synth 8-256] done synthesizing module 'pp_wb_adapter' (0#1) [D:/OneDrive_2025-04-23/RISCV CPU/PotatoCPU/PotatoCPU.srcs/sources_1/imports/src/pp_wb_adapter.vhd:34]
INFO: [Synth 8-638] synthesizing module 'pp_wb_arbiter' [D:/OneDrive_2025-04-23/RISCV CPU/PotatoCPU/PotatoCPU.srcs/sources_1/imports/src/pp_wb_arbiter.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'pp_wb_arbiter' (0#1) [D:/OneDrive_2025-04-23/RISCV CPU/PotatoCPU/PotatoCPU.srcs/sources_1/imports/src/pp_wb_arbiter.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'pp_potato' (0#1) [D:/OneDrive_2025-04-23/RISCV CPU/PotatoCPU/PotatoCPU.srcs/sources_1/imports/src/pp_potato.vhd:44]
INFO: [Synth 8-638] synthesizing module 'pp_soc_timer' [D:/OneDrive_2025-04-23/RISCV CPU/PotatoCPU/PotatoCPU.srcs/sources_1/imports/soc/pp_soc_timer.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'pp_soc_timer' (0#1) [D:/OneDrive_2025-04-23/RISCV CPU/PotatoCPU/PotatoCPU.srcs/sources_1/imports/soc/pp_soc_timer.vhd:42]
INFO: [Synth 8-638] synthesizing module 'pp_soc_gpio' [D:/OneDrive_2025-04-23/RISCV CPU/PotatoCPU/PotatoCPU.srcs/sources_1/imports/soc/pp_soc_gpio.vhd:43]
	Parameter NUM_GPIOS bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pp_soc_gpio' (0#1) [D:/OneDrive_2025-04-23/RISCV CPU/PotatoCPU/PotatoCPU.srcs/sources_1/imports/soc/pp_soc_gpio.vhd:43]
INFO: [Synth 8-638] synthesizing module 'pp_soc_uart' [D:/OneDrive_2025-04-23/RISCV CPU/PotatoCPU/PotatoCPU.srcs/sources_1/imports/soc/pp_soc_uart.vhd:63]
	Parameter FIFO_DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pp_fifo' [D:/OneDrive_2025-04-23/RISCV CPU/PotatoCPU/PotatoCPU.srcs/sources_1/imports/soc/pp_fifo.vhd:31]
	Parameter DEPTH bound to: 32 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pp_fifo' (0#1) [D:/OneDrive_2025-04-23/RISCV CPU/PotatoCPU/PotatoCPU.srcs/sources_1/imports/soc/pp_fifo.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'pp_soc_uart' (0#1) [D:/OneDrive_2025-04-23/RISCV CPU/PotatoCPU/PotatoCPU.srcs/sources_1/imports/soc/pp_soc_uart.vhd:63]
INFO: [Synth 8-638] synthesizing module 'pp_soc_intercon' [D:/OneDrive_2025-04-23/RISCV CPU/PotatoCPU/PotatoCPU.srcs/sources_1/imports/soc/pp_soc_intercon.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'pp_soc_intercon' (0#1) [D:/OneDrive_2025-04-23/RISCV CPU/PotatoCPU/PotatoCPU.srcs/sources_1/imports/soc/pp_soc_intercon.vhd:60]
INFO: [Synth 8-638] synthesizing module 'aee_rom_wrapper' [D:/OneDrive_2025-04-23/RISCV CPU/PotatoCPU/PotatoCPU.srcs/sources_1/imports/example/aee_rom_wrapper.vhd:30]
	Parameter MEMORY_SIZE bound to: 16384 - type: integer 
INFO: [Synth 8-638] synthesizing module 'aee_rom' [D:/OneDrive_2025-04-23/RISCV CPU/PotatoCPU/PotatoCPU.runs/synth_1/.Xil/Vivado-13008-Kahu/realtime/aee_rom_stub.vhdl:14]
INFO: [Synth 8-256] done synthesizing module 'aee_rom_wrapper' (0#1) [D:/OneDrive_2025-04-23/RISCV CPU/PotatoCPU/PotatoCPU.srcs/sources_1/imports/example/aee_rom_wrapper.vhd:30]
INFO: [Synth 8-638] synthesizing module 'pp_soc_memory' [D:/OneDrive_2025-04-23/RISCV CPU/PotatoCPU/PotatoCPU.srcs/sources_1/imports/soc/pp_soc_memory.vhd:32]
	Parameter MEMORY_SIZE bound to: 16384 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pp_soc_memory' (0#1) [D:/OneDrive_2025-04-23/RISCV CPU/PotatoCPU/PotatoCPU.srcs/sources_1/imports/soc/pp_soc_memory.vhd:32]
INFO: [Synth 8-638] synthesizing module 'pp_soc_memory__parameterized0' [D:/OneDrive_2025-04-23/RISCV CPU/PotatoCPU/PotatoCPU.srcs/sources_1/imports/soc/pp_soc_memory.vhd:32]
	Parameter MEMORY_SIZE bound to: 131072 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pp_soc_memory__parameterized0' (0#1) [D:/OneDrive_2025-04-23/RISCV CPU/PotatoCPU/PotatoCPU.srcs/sources_1/imports/soc/pp_soc_memory.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'toplevel' (0#1) [D:/OneDrive_2025-04-23/RISCV CPU/PotatoCPU/PotatoCPU.srcs/sources_1/imports/example/toplevel.vhd:38]
WARNING: [Synth 8-7129] Port wb_adr_in[1] in module pp_soc_memory__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_in[0] in module pp_soc_memory__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_in[1] in module pp_soc_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_in[0] in module pp_soc_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_in[1] in module aee_rom_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_in[0] in module aee_rom_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_in[31] in module pp_soc_intercon is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_in[30] in module pp_soc_intercon is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_in[29] in module pp_soc_intercon is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_in[28] in module pp_soc_intercon is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_in[27] in module pp_soc_intercon is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_in[26] in module pp_soc_intercon is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_in[25] in module pp_soc_intercon is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_in[24] in module pp_soc_intercon is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_in[23] in module pp_soc_intercon is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_in[22] in module pp_soc_intercon is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_in[21] in module pp_soc_intercon is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_in[20] in module pp_soc_intercon is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_in[19] in module pp_soc_intercon is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_in[18] in module pp_soc_intercon is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_in[17] in module pp_soc_intercon is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_in[16] in module pp_soc_intercon is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_in[15] in module pp_soc_intercon is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_in[14] in module pp_soc_intercon is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_in[13] in module pp_soc_intercon is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_in[12] in module pp_soc_intercon is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_in[11] in module pp_soc_intercon is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_in[10] in module pp_soc_intercon is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_in[9] in module pp_soc_intercon is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_in[8] in module pp_soc_intercon is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_in[7] in module pp_soc_intercon is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_in[6] in module pp_soc_intercon is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_in[5] in module pp_soc_intercon is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_in[4] in module pp_soc_intercon is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_in[3] in module pp_soc_intercon is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_in[2] in module pp_soc_intercon is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_in[1] in module pp_soc_intercon is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_in[31] in module pp_soc_gpio is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_in[30] in module pp_soc_gpio is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_in[29] in module pp_soc_gpio is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_in[28] in module pp_soc_gpio is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_in[27] in module pp_soc_gpio is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_in[26] in module pp_soc_gpio is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_in[25] in module pp_soc_gpio is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_in[24] in module pp_soc_gpio is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_in[23] in module pp_soc_gpio is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_in[22] in module pp_soc_gpio is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_in[21] in module pp_soc_gpio is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_in[20] in module pp_soc_gpio is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_in[19] in module pp_soc_gpio is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_in[18] in module pp_soc_gpio is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_in[17] in module pp_soc_gpio is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_in[16] in module pp_soc_gpio is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_in[15] in module pp_soc_gpio is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_in[14] in module pp_soc_gpio is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_in[13] in module pp_soc_gpio is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_in[12] in module pp_soc_gpio is either unconnected or has no load
WARNING: [Synth 8-7129] Port dmem_read_ack in module pp_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port dmem_write_ack in module pp_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mem_csr_addr[11] in module pp_execute is either unconnected or has no load
WARNING: [Synth 8-7129] Port mem_csr_addr[10] in module pp_execute is either unconnected or has no load
WARNING: [Synth 8-7129] Port mem_csr_addr[9] in module pp_execute is either unconnected or has no load
WARNING: [Synth 8-7129] Port mem_csr_addr[8] in module pp_execute is either unconnected or has no load
WARNING: [Synth 8-7129] Port mem_csr_addr[7] in module pp_execute is either unconnected or has no load
WARNING: [Synth 8-7129] Port mem_csr_addr[6] in module pp_execute is either unconnected or has no load
WARNING: [Synth 8-7129] Port mem_csr_addr[5] in module pp_execute is either unconnected or has no load
WARNING: [Synth 8-7129] Port mem_csr_addr[4] in module pp_execute is either unconnected or has no load
WARNING: [Synth 8-7129] Port mem_csr_addr[3] in module pp_execute is either unconnected or has no load
WARNING: [Synth 8-7129] Port mem_csr_addr[2] in module pp_execute is either unconnected or has no load
WARNING: [Synth 8-7129] Port mem_csr_addr[1] in module pp_execute is either unconnected or has no load
WARNING: [Synth 8-7129] Port mem_csr_addr[0] in module pp_execute is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_csr_addr[11] in module pp_execute is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_csr_addr[10] in module pp_execute is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_csr_addr[9] in module pp_execute is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_csr_addr[8] in module pp_execute is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_csr_addr[7] in module pp_execute is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_csr_addr[6] in module pp_execute is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_csr_addr[5] in module pp_execute is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_csr_addr[4] in module pp_execute is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_csr_addr[3] in module pp_execute is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_csr_addr[2] in module pp_execute is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_csr_addr[1] in module pp_execute is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_csr_addr[0] in module pp_execute is either unconnected or has no load
WARNING: [Synth 8-7129] Port flush in module pp_fetch is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module toplevel is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 1518.023 ; gain = 556.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 1518.023 ; gain = 556.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 1518.023 ; gain = 556.164
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.098 . Memory (MB): peak = 1518.023 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/OneDrive_2025-04-23/RISCV CPU/PotatoCPU/PotatoCPU.gen/sources_1/bd/zynqTOclkwizard/ip/zynqTOclkwizard_zynq_ultra_ps_e_0_0/zynqTOclkwizard_zynq_ultra_ps_e_0_0/zynqTOclkwizard_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'U_zynq_bd/zynqTOclkwizard_i/zynq_ultra_ps_e_0'
Finished Parsing XDC File [d:/OneDrive_2025-04-23/RISCV CPU/PotatoCPU/PotatoCPU.gen/sources_1/bd/zynqTOclkwizard/ip/zynqTOclkwizard_zynq_ultra_ps_e_0_0/zynqTOclkwizard_zynq_ultra_ps_e_0_0/zynqTOclkwizard_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'U_zynq_bd/zynqTOclkwizard_i/zynq_ultra_ps_e_0'
Parsing XDC File [d:/OneDrive_2025-04-23/RISCV CPU/PotatoCPU/PotatoCPU.gen/sources_1/bd/zynqTOclkwizard/ip/zynqTOclkwizard_clk_wiz_0_0/zynqTOclkwizard_clk_wiz_0_0/zynqTOclkwizard_clk_wiz_0_0_in_context.xdc] for cell 'U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0'
Finished Parsing XDC File [d:/OneDrive_2025-04-23/RISCV CPU/PotatoCPU/PotatoCPU.gen/sources_1/bd/zynqTOclkwizard/ip/zynqTOclkwizard_clk_wiz_0_0/zynqTOclkwizard_clk_wiz_0_0/zynqTOclkwizard_clk_wiz_0_0_in_context.xdc] for cell 'U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0'
Parsing XDC File [d:/OneDrive_2025-04-23/RISCV CPU/PotatoCPU/PotatoCPU.gen/sources_1/ip/aee_rom_2/aee_rom/aee_rom_in_context.xdc] for cell 'aee_rom/rom'
Finished Parsing XDC File [d:/OneDrive_2025-04-23/RISCV CPU/PotatoCPU/PotatoCPU.gen/sources_1/ip/aee_rom_2/aee_rom/aee_rom_in_context.xdc] for cell 'aee_rom/rom'
Parsing XDC File [D:/OneDrive_2025-04-23/RISCV CPU/PotatoCPU/PotatoCPU.srcs/constrs_1/new/avnet.xdc]
CRITICAL WARNING: [Designutils 20-1307] Command '(Optional)' is not supported in the xdc constraint file. [D:/OneDrive_2025-04-23/RISCV CPU/PotatoCPU/PotatoCPU.srcs/constrs_1/new/avnet.xdc:8]
CRITICAL WARNING: [Designutils 20-1307] Command '(Optional)' is not supported in the xdc constraint file. [D:/OneDrive_2025-04-23/RISCV CPU/PotatoCPU/PotatoCPU.srcs/constrs_1/new/avnet.xdc:9]
CRITICAL WARNING: [Common 17-161] Invalid option value '#' specified for 'objects'. [D:/OneDrive_2025-04-23/RISCV CPU/PotatoCPU/PotatoCPU.srcs/constrs_1/new/avnet.xdc:52]
CRITICAL WARNING: [Common 17-161] Invalid option value '#' specified for 'objects'. [D:/OneDrive_2025-04-23/RISCV CPU/PotatoCPU/PotatoCPU.srcs/constrs_1/new/avnet.xdc:55]
CRITICAL WARNING: [Common 17-161] Invalid option value '#' specified for 'objects'. [D:/OneDrive_2025-04-23/RISCV CPU/PotatoCPU/PotatoCPU.srcs/constrs_1/new/avnet.xdc:58]
CRITICAL WARNING: [Common 17-161] Invalid option value '#' specified for 'objects'. [D:/OneDrive_2025-04-23/RISCV CPU/PotatoCPU/PotatoCPU.srcs/constrs_1/new/avnet.xdc:61]
Finished Parsing XDC File [D:/OneDrive_2025-04-23/RISCV CPU/PotatoCPU/PotatoCPU.srcs/constrs_1/new/avnet.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/OneDrive_2025-04-23/RISCV CPU/PotatoCPU/PotatoCPU.srcs/constrs_1/new/avnet.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/toplevel_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/toplevel_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/OneDrive_2025-04-23/RISCV CPU/PotatoCPU/PotatoCPU.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/OneDrive_2025-04-23/RISCV CPU/PotatoCPU/PotatoCPU.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1617.039 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 1617.039 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'aee_rom/rom' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:29 . Memory (MB): peak = 1617.254 ; gain = 655.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu1cg-sbva484-1-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:29 . Memory (MB): peak = 1617.254 ; gain = 655.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U_zynq_bd/zynqTOclkwizard_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U_zynq_bd/zynqTOclkwizard_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U_zynq_bd/zynqTOclkwizard_i/clk_wiz_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for aee_rom/rom. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:29 . Memory (MB): peak = 1617.254 ; gain = 655.395
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'pp_wb_adapter'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'pp_wb_arbiter'
INFO: [Synth 8-802] inferred FSM for state register 'rx_state_reg' in module 'pp_soc_uart'
INFO: [Synth 8-802] inferred FSM for state register 'tx_state_reg' in module 'pp_soc_uart'
INFO: [Synth 8-802] inferred FSM for state register 'wb_state_reg' in module 'pp_soc_uart'
INFO: [Synth 8-6904] The RAM "pp_register_file:/regfile.registers_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
          write_wait_ack |                               01 |                               10
           read_wait_ack |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'pp_wb_adapter'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                 m1_busy |                               01 |                               01
                 m2_busy |                               10 |                               10
                  iSTATE |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'pp_wb_arbiter'
INFO: [Synth 8-6904] The RAM "pp_fifo:/memory_reg" of size (depth=32 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
               write_ack |                               01 |                               01
                read_ack |                               10 |                               10
                  iSTATE |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wb_state_reg' using encoding 'sequential' in module 'pp_soc_uart'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              001 |                               00
                transmit |                              010 |                               01
                 stopbit |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tx_state_reg' using encoding 'one-hot' in module 'pp_soc_uart'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                startbit |                               01 |                               10
                 receive |                               10 |                               01
                 stopbit |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rx_state_reg' using encoding 'sequential' in module 'pp_soc_uart'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:32 . Memory (MB): peak = 1617.254 ; gain = 655.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 7     
	   3 Input   32 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 12    
	   2 Input    4 Bit       Adders := 4     
	   2 Input    3 Bit       Adders := 6     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 41    
	               30 Bit    Registers := 2     
	               12 Bit    Registers := 6     
	                8 Bit    Registers := 14    
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 16    
	                4 Bit    Registers := 12    
	                3 Bit    Registers := 12    
	                2 Bit    Registers := 8     
	                1 Bit    Registers := 70    
+---RAMs : 
	            1024K Bit	(32768 X 32 bit)          RAMs := 1     
	             128K Bit	(4096 X 32 bit)          RAMs := 1     
	             1024 Bit	(32 X 32 bit)          RAMs := 1     
	              256 Bit	(32 X 8 bit)          RAMs := 4     
+---Muxes : 
	  20 Input   32 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 45    
	   6 Input   32 Bit        Muxes := 5     
	   4 Input   32 Bit        Muxes := 7     
	   2 Input   12 Bit        Muxes := 4     
	   2 Input    8 Bit        Muxes := 10    
	   4 Input    8 Bit        Muxes := 4     
	   2 Input    6 Bit        Muxes := 5     
	  24 Input    5 Bit        Muxes := 1     
	  18 Input    5 Bit        Muxes := 1     
	   5 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 2     
	   7 Input    5 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 15    
	   8 Input    4 Bit        Muxes := 2     
	   5 Input    4 Bit        Muxes := 2     
	   7 Input    4 Bit        Muxes := 3     
	   4 Input    4 Bit        Muxes := 1     
	   3 Input    4 Bit        Muxes := 2     
	  12 Input    3 Bit        Muxes := 3     
	   2 Input    3 Bit        Muxes := 6     
	  16 Input    3 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 3     
	   4 Input    3 Bit        Muxes := 5     
	   2 Input    2 Bit        Muxes := 19    
	   5 Input    2 Bit        Muxes := 1     
	   6 Input    2 Bit        Muxes := 2     
	   3 Input    2 Bit        Muxes := 7     
	   4 Input    2 Bit        Muxes := 4     
	   9 Input    1 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 120   
	  13 Input    1 Bit        Muxes := 1     
	  17 Input    1 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 38    
	   4 Input    1 Bit        Muxes := 47    
	   6 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 216 (col length:72)
BRAMs: 216 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-6904] The RAM "processor/processor/regfile/regfile.registers_reg" of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "toplevel/uart0/send_buffer/memory_reg" of size (depth=32 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "toplevel/uart1/send_buffer/memory_reg" of size (depth=32 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "toplevel/uart0/recv_buffer/memory_reg" of size (depth=32 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "toplevel/uart1/recv_buffer/memory_reg" of size (depth=32 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
WARNING: [Synth 8-7129] Port wb_adr_in[1] in module aee_rom_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_adr_in[0] in module aee_rom_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_in[31] in module pp_soc_intercon is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_in[30] in module pp_soc_intercon is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_in[29] in module pp_soc_intercon is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_in[28] in module pp_soc_intercon is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_in[27] in module pp_soc_intercon is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_in[26] in module pp_soc_intercon is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_in[25] in module pp_soc_intercon is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_in[24] in module pp_soc_intercon is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_in[23] in module pp_soc_intercon is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_in[22] in module pp_soc_intercon is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_in[21] in module pp_soc_intercon is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_in[20] in module pp_soc_intercon is either unconnected or has no load
WARNING: [Synth 8-7129] Port wb_dat_in[19] in module pp_soc_intercon is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6904] The RAM "\processor/processor/regfile/regfile.registers_reg " of size (depth=32 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "toplevel/uart0/send_buffer/memory_reg" of size (depth=32 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "toplevel/uart1/send_buffer/memory_reg" of size (depth=32 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "toplevel/uart0/recv_buffer/memory_reg" of size (depth=32 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "toplevel/uart1/recv_buffer/memory_reg" of size (depth=32 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
WARNING: [Synth 8-6841] Block RAM (main_memory/memory_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(address width (15) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired.)
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "toplevel/main_memory/memory_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "toplevel/main_memory/memory_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "toplevel/main_memory/memory_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 8 and width 8 for RAM "toplevel/main_memory/memory_reg"
WARNING: [Synth 8-3332] Sequential element (processor/icache_disabled.imem_if/FSM_sequential_state_reg[0]) is unused and will be removed from module toplevel.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:01:00 . Memory (MB): peak = 1617.254 ; gain = 655.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+------------+------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name | RTL Object             | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+------------+------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|toplevel    | aee_ram/memory_reg     | 4 K x 32(READ_FIRST)   | W |   | 4 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      |                 | 
|toplevel    | main_memory/memory_reg | 32 K x 32(READ_FIRST)  | W |   | 32 K x 32(WRITE_FIRST) |   | R | Port A and B     | 0      | 32     | 8,8,8,8         | 
+------------+------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+----------------------+-------------------------------+-----------+----------------------+---------------+
|Module Name           | RTL Object                    | Inference | Size (Depth x Width) | Primitives    | 
+----------------------+-------------------------------+-----------+----------------------+---------------+
|\processor/processor  | regfile/regfile.registers_reg | Implied   | 32 x 32              | RAM32M16 x 6  | 
|toplevel              | uart0/send_buffer/memory_reg  | Implied   | 32 x 8               | RAM32M16 x 1  | 
|toplevel              | uart1/send_buffer/memory_reg  | Implied   | 32 x 8               | RAM32M16 x 1  | 
|toplevel              | uart0/recv_buffer/memory_reg  | Implied   | 32 x 8               | RAM32M16 x 1  | 
|toplevel              | uart1/recv_buffer/memory_reg  | Implied   | 32 x 8               | RAM32M16 x 1  | 
+----------------------+-------------------------------+-----------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:01:10 . Memory (MB): peak = 1629.727 ; gain = 667.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:01:28 . Memory (MB): peak = 1854.055 ; gain = 892.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------+------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name | RTL Object             | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+------------+------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|toplevel    | aee_ram/memory_reg     | 4 K x 32(READ_FIRST)   | W |   | 4 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      |                 | 
|toplevel    | main_memory/memory_reg | 32 K x 32(READ_FIRST)  | W |   | 32 K x 32(WRITE_FIRST) |   | R | Port A and B     | 0      | 32     | 8,8,8,8         | 
+------------+------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+


Distributed RAM: Final Mapping Report
+----------------------+-------------------------------+-----------+----------------------+---------------+
|Module Name           | RTL Object                    | Inference | Size (Depth x Width) | Primitives    | 
+----------------------+-------------------------------+-----------+----------------------+---------------+
|\processor/processor  | regfile/regfile.registers_reg | Implied   | 32 x 32              | RAM32M16 x 6  | 
|toplevel              | uart0/send_buffer/memory_reg  | Implied   | 32 x 8               | RAM32M16 x 1  | 
|toplevel              | uart1/send_buffer/memory_reg  | Implied   | 32 x 8               | RAM32M16 x 1  | 
|toplevel              | uart0/recv_buffer/memory_reg  | Implied   | 32 x 8               | RAM32M16 x 1  | 
|toplevel              | uart1/recv_buffer/memory_reg  | Implied   | 32 x 8               | RAM32M16 x 1  | 
+----------------------+-------------------------------+-----------+----------------------+---------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance aee_ram/memory_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance aee_ram/memory_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance aee_ram/memory_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance aee_ram/memory_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance main_memory/memory_reg_0_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance main_memory/memory_reg_1_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance main_memory/memory_reg_2_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance main_memory/memory_reg_3_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:36 ; elapsed = 00:01:31 . Memory (MB): peak = 1864.145 ; gain = 902.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:38 ; elapsed = 00:01:37 . Memory (MB): peak = 1864.145 ; gain = 902.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:38 ; elapsed = 00:01:37 . Memory (MB): peak = 1864.145 ; gain = 902.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:38 ; elapsed = 00:01:38 . Memory (MB): peak = 1864.145 ; gain = 902.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:38 ; elapsed = 00:01:38 . Memory (MB): peak = 1864.145 ; gain = 902.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:39 ; elapsed = 00:01:38 . Memory (MB): peak = 1864.145 ; gain = 902.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:39 ; elapsed = 00:01:38 . Memory (MB): peak = 1864.145 ; gain = 902.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------------------+----------+
|      |BlackBox name                       |Instances |
+------+------------------------------------+----------+
|1     |zynqTOclkwizard_clk_wiz_0_0         |         1|
|2     |zynqTOclkwizard_zynq_ultra_ps_e_0_0 |         1|
|3     |aee_rom                             |         1|
+------+------------------------------------+----------+

Report Cell Usage: 
+------+-----------------------------------------+------+
|      |Cell                                     |Count |
+------+-----------------------------------------+------+
|1     |aee_rom                                  |     1|
|2     |zynqTOclkwizard_clk_wiz_0_0_bbox         |     1|
|3     |zynqTOclkwizard_zynq_ultra_ps_e_0_0_bbox |     1|
|4     |BUFG                                     |     1|
|5     |CARRY8                                   |    98|
|6     |LUT1                                     |    97|
|7     |LUT2                                     |   258|
|8     |LUT3                                     |   273|
|9     |LUT4                                     |   966|
|10    |LUT5                                     |   503|
|11    |LUT6                                     |  1188|
|12    |RAM32M                                   |     2|
|13    |RAM32M16                                 |     8|
|14    |RAMB36E2                                 |    36|
|18    |FDRE                                     |  1896|
|19    |FDSE                                     |   147|
|20    |IBUF                                     |     3|
|21    |IOBUF                                    |    12|
|22    |OBUF                                     |     2|
+------+-----------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:39 ; elapsed = 00:01:38 . Memory (MB): peak = 1864.145 ; gain = 902.285
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 81 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:33 ; elapsed = 00:01:31 . Memory (MB): peak = 1864.145 ; gain = 803.055
Synthesis Optimization Complete : Time (s): cpu = 00:00:39 ; elapsed = 00:01:38 . Memory (MB): peak = 1864.145 ; gain = 902.285
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.125 . Memory (MB): peak = 1866.992 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 124 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1879.539 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 26 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 3 instances
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 12 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 2 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 8 instances

Synth Design complete, checksum: 14d14f9b
INFO: [Common 17-83] Releasing license: Synthesis
136 Infos, 104 Warnings, 6 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
INFO: [Common 17-600] The following parameters have non-default value.
tcl.statsThreshold
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'D:/OneDrive_2025-04-23/RISCV CPU/PotatoCPU/PotatoCPU.runs/synth_1/toplevel.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file toplevel_utilization_synth.rpt -pb toplevel_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Apr 25 22:22:36 2025...
