// Seed: 1499489575
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  assign module_1._id_3 = 0;
  inout wire id_8;
  output wor id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_7 = -1;
endmodule : SymbolIdentifier
module module_1 #(
    parameter id_3 = 32'd16
) (
    input tri0 id_0,
    input wor id_1
    , id_6,
    input wor id_2,
    output wor _id_3
    , id_7,
    output supply1 id_4
);
  xnor primCall (id_4, id_8, id_9, id_0, id_6, id_2, id_7, id_1);
  logic [(  id_3  ) : -1 'b0] id_8;
  ;
  wire id_9;
  module_0 modCall_1 (
      id_9,
      id_7,
      id_7,
      id_7,
      id_8,
      id_6,
      id_7,
      id_8,
      id_8
  );
endmodule
