<module name="MSMC" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="MSMC_PID" acronym="MSMC_PID" offset="0x0" width="32" description="">
    <bitfield id="PID" width="32" begin="31" end="0" resetval="0x4500 0A02" description="TI internal data. Identifies revision of peripheral." range="" rwaccess="R"/>
  </register>
  <register id="MSMC_SMCERRAR" acronym="MSMC_SMCERRAR" offset="0x8" width="32" description="">
    <bitfield id="SEADDR" width="32" begin="31" end="0" resetval="0x0" description="Value = 0-FFFF FFFFhThe lower 32 bits of the 36 bit address used in the accessing the corrupted location is stored here. The upper 4 bits of the 36 bit address in stored in SEEADDR field of the" range="" rwaccess="R"/>
  </register>
  <register id="MSMC_SMCERRXR" acronym="MSMC_SMCERRXR" offset="0xC" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="ESYN" width="8" begin="23" end="16" resetval="0x0" description="Value = 0-FFh Logs the syndrome value that identifies the erroneous bit in the data." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="SER" width="1" begin="8" end="8" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SEPID" width="4" begin="7" end="4" resetval="0x0" description="Value = 0-Fh The PrivID associated with the access." range="" rwaccess="R"/>
    <bitfield id="SEEADDR" width="4" begin="3" end="0" resetval="0x0" description="Value = 0-Fh The upper 4 bits of the 36 bit address used in the accessing the corrupted location is stored here. The lower 32 bits of the 36 bit address in stored in SEADDR field of the MSMC_SMCERRAR register." range="" rwaccess="R"/>
  </register>
  <register id="MSMC_SMEDCC" acronym="MSMC_SMEDCC" offset="0x10" width="32" description="">
    <bitfield id="SEN" width="1" begin="31" end="31" resetval="0x0" description="Scrubbing Engine Enable" range="" rwaccess="RW"/>
    <bitfield id="ECM" width="1" begin="30" end="30" resetval="0x1" description="Error Correction Mode" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="29" end="27" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="PRR" width="1" begin="26" end="26" resetval="0x0" description="The PRR (Parity RAM Ready) bit shows the status of Parity RAM. Software must consult this bit before making the first read access to MSMC RAM after reset." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="18" begin="25" end="8" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="REFDEL" width="8" begin="7" end="0" resetval="0x1" description="Value = 0-FFhControls the number of MSMC clock cycles between each scrub burst. To prevent the bursts from the scrubbing engine from posing a significant performance impact, the value in the REFDEL register is pre-scaled by 1024." range="" rwaccess="RW"/>
  </register>
  <register id="MSMC_SMCEA" acronym="MSMC_SMCEA" offset="0x14" width="32" description="">
    <bitfield id="ESYN" width="8" begin="31" end="24" resetval="0x0" description="Value = 0-FFh Logs the syndrome value that identifies the erroneous bit in the data." range="" rwaccess="R"/>
    <bitfield id="SECA" width="24" begin="23" end="0" resetval="0x0" description="Value = 0-FF FFFFh Scrubbing Error Correctable Address. If the scrubbing engine access detects that a location contents have been corrected, it logs the address." range="" rwaccess="R"/>
  </register>
  <register id="MSMC_SMSECC" acronym="MSMC_SMSECC" offset="0x18" width="32" description="">
    <bitfield id="SNCEC" width="16" begin="31" end="16" resetval="0x0" description="Value = 0-FFFFh Increments the counter on detection of a non-correctable two-bit error." range="" rwaccess="RW"/>
    <bitfield id="SCEC" width="16" begin="15" end="0" resetval="0x0" description="Value = 0-FFFFh Increments the counter on detection of a correctable one-bit error." range="" rwaccess="RW"/>
  </register>
  <register id="MSMC_SMPFAR" acronym="MSMC_SMPFAR" offset="0x1C" width="32" description="">
    <bitfield id="FAULT_ADDRESS" width="32" begin="31" end="0" resetval="0x0" description="0-FFFF FFFFh = Fault Access Address" range="" rwaccess="R"/>
  </register>
  <register id="MSMC_SMPFXR" acronym="MSMC_SMPFXR" offset="0x20" width="32" description="">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="NM" width="1" begin="0" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="MSMC_SMPFR" acronym="MSMC_SMPFR" offset="0x24" width="32" description="">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="FPID" width="4" begin="11" end="8" resetval="0x0" description="0-Fh = PrivID associated with the fault access." range="" rwaccess="R"/>
    <bitfield id="FMSTID" width="8" begin="7" end="0" resetval="0x0" description="0-FFh = Master ID associated with the fault access." range="" rwaccess="R"/>
  </register>
  <register id="MSMC_SMPFCR" acronym="MSMC_SMPFCR" offset="0x28" width="32" description="">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="CLR" width="1" begin="0" end="0" resetval="0x0" description="" range="" rwaccess="RW"/>
  </register>
  <register id="MSMC_SBNDC0" acronym="MSMC_SBNDC0" offset="0x30" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="SCNTCE" width="8" begin="23" end="16" resetval="0x1F" description="Value = 0-FFh Reload value (pre-scaled by 16) for the starvation counter for DSP requests at the EMIF arbiter." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="SCNTCM" width="8" begin="7" end="0" resetval="0x1F" description="Value = 0-FFh Reload value for the starvation counters for DSP requests at the RAM bank arbiter." range="" rwaccess="RW"/>
  </register>
  <register id="MSMC_SBNDM" acronym="MSMC_SBNDM" offset="0x50" width="32" description="">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="SCNTMM" width="8" begin="7" end="0" resetval="0x1F" description="Value = 0-FFh Reload value for the starvation counters for SMS requests at the RAM bank arbiter." range="" rwaccess="RW"/>
  </register>
  <register id="MSMC_SBNDE" acronym="MSMC_SBNDE" offset="0x54" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="SCNTEE" width="8" begin="23" end="16" resetval="0x1F" description="Value = 0-FFh Reload value (prescaled by 16) for the starvation counter for SES requests at the EMIF arbiter." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="SCNTEM" width="8" begin="7" end="0" resetval="0x1F" description="Value = 0-FFh Reload value for the starvation counters for SES requests at the RAM bank arbiter." range="" rwaccess="RW"/>
  </register>
  <register id="MSMC_CFGLCK" acronym="MSMC_CFGLCK" offset="0x5C" width="32" description="">
    <bitfield id="MGCID" width="16" begin="31" end="16" resetval="0x2CD0" description="2CD0h = Writing this key value along with setting WLCK to 1 locks the non-MPAX registers." range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="15" begin="15" end="1" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="WLCK" width="1" begin="0" end="0" resetval="0x0" description="" range="" rwaccess="W"/>
  </register>
  <register id="MSMC_CFGULCK" acronym="MSMC_CFGULCK" offset="0x60" width="32" description="">
    <bitfield id="MGCID" width="16" begin="31" end="16" resetval="0x2CD0" description="2CD0h = Writing this key value along with setting WEN to 1 unlocks the non-MPAX registers." range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="15" begin="15" end="1" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="WEN" width="1" begin="0" end="0" resetval="0x0" description="" range="" rwaccess="W"/>
  </register>
  <register id="MSMC_CFGLCKSTAT" acronym="MSMC_CFGLCKSTAT" offset="0x64" width="32" description="">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="WSTAT" width="1" begin="0" end="0" resetval="0x0" description="Indicates the lock's current status." range="" rwaccess="R"/>
  </register>
  <register id="MSMC_SMS_MPAX_LCK" acronym="MSMC_SMS_MPAX_LCK" offset="0x68" width="32" description="">
    <bitfield id="MGCID" width="16" begin="31" end="16" resetval="0x2CD1" description="Value = 2CD1h Writing this key value along with setting WLCK[n] to 1 locks the SMS MPAX registers for PrivID n." range="" rwaccess="W"/>
    <bitfield id="WLCK" width="16" begin="15" end="0" resetval="0x0" description="Value = 0-FFFFh Bit n denotes lock bit for PrivID n. Writing WLCK[n] bit to 0 has no effect. Writing WLCK[n] bit to 1 along with setting MGCID key = 2CD1h locks the SMS MPAX registers for PrivID n." range="" rwaccess="W"/>
  </register>
  <register id="MSMC_SMS_MPAX_ULCK" acronym="MSMC_SMS_MPAX_ULCK" offset="0x6C" width="32" description="">
    <bitfield id="MGCID" width="16" begin="31" end="16" resetval="0x2CD1" description="Value = 2CD1hWriting this key value along with setting WEN[n] to 1 unlocks the SMS MPAX registers for PrivID n." range="" rwaccess="W"/>
    <bitfield id="WEN" width="16" begin="15" end="0" resetval="0x0" description="Value = 0-FFFFh Bit n denotes unlock bit for PrivID n. Writing WEN[n] bit to 0 has no effect. Writing WEN[n] bit to 1 along with setting MGCID key = 2CD1h unlocks the SMS MPAX registers for PrivID n." range="" rwaccess="W"/>
  </register>
  <register id="MSMC_SMS_MPAX_LCKSTAT" acronym="MSMC_SMS_MPAX_LCKSTAT" offset="0x70" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="WSTAT" width="16" begin="15" end="0" resetval="0x0" description="Value = 0-FFFFh Bit n indicates the lock's current status for PrivID n." range="" rwaccess="R"/>
  </register>
  <register id="MSMC_SES_MPAX_LCK" acronym="MSMC_SES_MPAX_LCK" offset="0x74" width="32" description="">
    <bitfield id="MGCID" width="16" begin="31" end="16" resetval="0x2CD2" description="Value = 2CD2h Writing this key value along with setting WLCK[n] to 1 locks the SES MPAX registers for PrivID n." range="" rwaccess="W"/>
    <bitfield id="WLCK" width="16" begin="15" end="0" resetval="0x0" description="Value = 0-FFFFh Bit n denotes lock bit for PrivID n. Writing WLCK[n] bit to 0 has no effect. Writing WLCK[n] bit to 1 along with setting MGCID key = 2CD2h locks the SES MPAX registers for PrivID n." range="" rwaccess="W"/>
  </register>
  <register id="MSMC_SES_MPAX_ULCK" acronym="MSMC_SES_MPAX_ULCK" offset="0x78" width="32" description="">
    <bitfield id="MGCID" width="16" begin="31" end="16" resetval="0x2CD2" description="Value = 2CD2h Writing this key value along with setting WEN[n] to 1 unlocks the SES MPAX registers for PrivID n." range="" rwaccess="W"/>
    <bitfield id="WEN" width="16" begin="15" end="0" resetval="0x0" description="Value = 0-FFFFh Bit n denotes unlock bit for PrivID n. Writing WEN[n] bit to 0 has no effect. Writing WEN[n] bit to 1 along with setting MGCID key = 2CD2h unlocks the SES MPAX registers for PrivID n." range="" rwaccess="W"/>
  </register>
  <register id="MSMC_SES_MPAX_LCKSTAT" acronym="MSMC_SES_MPAX_LCKSTAT" offset="0x7C" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="WSTAT" width="16" begin="15" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="MSMC_SMESTAT" acronym="MSMC_SMESTAT" offset="0x80" width="32" description="">
    <bitfield id="PFESTAT" width="16" begin="31" end="16" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CEES" width="1" begin="3" end="3" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="NCEES" width="1" begin="2" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CSES" width="1" begin="1" end="1" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="NCSES" width="1" begin="0" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="MSMC_SMIRSTAT" acronym="MSMC_SMIRSTAT" offset="0x84" width="32" description="">
    <bitfield id="PFISTAT" width="16" begin="31" end="16" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="CEI" width="1" begin="3" end="3" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="NCEI" width="1" begin="2" end="2" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="CSI" width="1" begin="1" end="1" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="NCSI" width="1" begin="0" end="0" resetval="0x0" description="" range="" rwaccess="RW"/>
  </register>
  <register id="MSMC_SMIRC" acronym="MSMC_SMIRC" offset="0x88" width="32" description="">
    <bitfield id="PFIC" width="16" begin="31" end="16" resetval="0x0" description="" range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CEC" width="1" begin="3" end="3" resetval="0x0" description="" range="" rwaccess="W"/>
    <bitfield id="NCEC" width="1" begin="2" end="2" resetval="0x0" description="" range="" rwaccess="W"/>
    <bitfield id="CSC" width="1" begin="1" end="1" resetval="0x0" description="" range="" rwaccess="W"/>
    <bitfield id="NCSC" width="1" begin="0" end="0" resetval="0x0" description="" range="" rwaccess="W"/>
  </register>
  <register id="MSMC_SMIESTAT" acronym="MSMC_SMIESTAT" offset="0x8C" width="32" description="">
    <bitfield id="PFIESTAT" width="16" begin="31" end="16" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="CEIE" width="1" begin="3" end="3" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="NCEIE" width="1" begin="2" end="2" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="CSIE" width="1" begin="1" end="1" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="NCSIE" width="1" begin="0" end="0" resetval="0x0" description="" range="" rwaccess="RW"/>
  </register>
  <register id="MSMC_SMIEC" acronym="MSMC_SMIEC" offset="0x90" width="32" description="">
    <bitfield id="PFIEC" width="16" begin="31" end="16" resetval="0x0" description="" range="" rwaccess="W"/>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="CEEC" width="1" begin="3" end="3" resetval="0x0" description="" range="" rwaccess="W"/>
    <bitfield id="NCEEC" width="1" begin="2" end="2" resetval="0x0" description="" range="" rwaccess="W"/>
    <bitfield id="CSEC" width="1" begin="1" end="1" resetval="0x0" description="" range="" rwaccess="W"/>
    <bitfield id="NCSEC" width="1" begin="0" end="0" resetval="0x0" description="" range="" rwaccess="W"/>
  </register>
  <register id="MSMC_SMNCERRAR" acronym="MSMC_SMNCERRAR" offset="0xC4" width="32" description="">
    <bitfield id="SEADDR" width="32" begin="31" end="0" resetval="0x0" description="Value = 0-FFFF FFFFh The lower 32 bits of the 36 bit address used in the accessing the corrupted location is stored here. The upper 4 bits of the 36 bit address in stored in SEEADDR field of the MSMC_SMNCERRXR register." range="" rwaccess="R"/>
  </register>
  <register id="MSMC_SMNCERRXR" acronym="MSMC_SMNCERRXR" offset="0xC8" width="32" description="">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="SER" width="1" begin="8" end="8" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SEPID" width="4" begin="7" end="4" resetval="0x0" description="Value = 0-Fh The PrivID associated with the access." range="" rwaccess="R"/>
    <bitfield id="SEEADDR" width="4" begin="3" end="0" resetval="0x0" description="Value = 0-Fh The upper 4 bits of the 36 bit address used in the accessing the corrupted location is stored here. The lower 32 bits of the 36 bit address in stored in SEADDR field of the MSMC_SMNCERRAR register." range="" rwaccess="R"/>
  </register>
  <register id="MSMC_SMNCEA" acronym="MSMC_SMNCEA" offset="0xCC" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="SENCA" width="24" begin="23" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
</module>
