#----------
# FEX0
set_property PACKAGE_PIN B20 [get_ports PCI_PERSTN]
set_property IOSTANDARD LVCMOS18 [get_ports PCI_PERSTN]
#----------
set_property PACKAGE_PIN K6 [get_ports {CLK_PCIe_100MHz_clk_p[0]}]
set_property PACKAGE_PIN K5 [get_ports {CLK_PCIe_100MHz_clk_n[0]}]





set_property PACKAGE_PIN R3 [get_ports {pcie_7x_mgt_rxn[3]}]
set_property PACKAGE_PIN R4 [get_ports {pcie_7x_mgt_rxp[3]}]
set_property PACKAGE_PIN P1 [get_ports {pcie_7x_mgt_txn[3]}]
set_property PACKAGE_PIN P2 [get_ports {pcie_7x_mgt_txp[3]}]

set_property PACKAGE_PIN N3 [get_ports {pcie_7x_mgt_rxn[2]}]
set_property PACKAGE_PIN N4 [get_ports {pcie_7x_mgt_rxp[2]}]
set_property PACKAGE_PIN M1 [get_ports {pcie_7x_mgt_txn[2]}]
set_property PACKAGE_PIN M2 [get_ports {pcie_7x_mgt_txp[2]}]

set_property PACKAGE_PIN L3 [get_ports {pcie_7x_mgt_rxn[1]}]
set_property PACKAGE_PIN L4 [get_ports {pcie_7x_mgt_rxp[1]}]
set_property PACKAGE_PIN K1 [get_ports {pcie_7x_mgt_txn[1]}]
set_property PACKAGE_PIN K2 [get_ports {pcie_7x_mgt_txp[1]}]

set_property PACKAGE_PIN J3 [get_ports {pcie_7x_mgt_rxn[0]}]
set_property PACKAGE_PIN J4 [get_ports {pcie_7x_mgt_rxp[0]}]
set_property PACKAGE_PIN H1 [get_ports {pcie_7x_mgt_txn[0]}]
set_property PACKAGE_PIN H2 [get_ports {pcie_7x_mgt_txp[0]}]

