// Seed: 328424885
module module_0 (
    output wor id_0,
    output supply1 id_1,
    input tri1 id_2,
    input tri1 id_3,
    input tri id_4,
    input wor id_5
);
  assign id_1 = -1 * -1 * id_4;
  assign module_1.id_2 = 0;
  assign id_1 = id_5;
endmodule
module module_1 (
    input supply1 id_0,
    output tri0 id_1,
    input tri1 id_2,
    output logic id_3,
    output supply1 id_4
);
  always_ff @(negedge 1) id_3 <= id_2;
  bufif1 primCall (id_1, id_2, id_0);
  module_0 modCall_1 (
      id_4,
      id_4,
      id_2,
      id_0,
      id_0,
      id_2
  );
endmodule
macromodule module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  input wire id_14;
  output wire id_13;
  inout wire id_12;
  input wire id_11;
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  output tri id_3;
  output wire id_2;
  output wire id_1;
  assign id_3 = -1;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  input wire id_12;
  module_2 modCall_1 (
      id_11,
      id_11,
      id_8,
      id_5,
      id_10,
      id_5,
      id_5,
      id_9,
      id_5,
      id_1,
      id_9,
      id_11,
      id_5,
      id_3
  );
  inout wire id_11;
  input wire id_10;
  inout wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  parameter id_13 = 1;
endmodule
