// Seed: 1184820818
`define pp_2 0
module module_0 (
    id_1,
    id_2
);
  output id_2;
  input id_1;
  always @(negedge id_1 - id_1) begin
    id_2 <= 1'b0;
  end
  reg   id_2 = 1;
  logic id_3;
  assign id_3 = (1);
endmodule
