// Seed: 1582298871
module module_0 (
    id_1
);
  output tri id_1;
  assign id_1 = 1;
  logic id_2[1 : -1];
  ;
  for (id_3 = -1; -1; id_2[-1] = id_3) logic id_4;
  ;
  int id_5;
endmodule
module module_1 #(
    parameter id_0 = 32'd26,
    parameter id_2 = 32'd83
) (
    input supply0 _id_0
);
  wire _id_2;
  wire [-1 : id_0  ?  -1  -  id_2 : 1] id_3, id_4;
  wire id_5, id_6;
  module_0 modCall_1 (id_5);
  logic [7:0][1 : id_0] id_7;
  assign id_7[-1] = 1 - -1;
  assign id_3 = (id_2);
  logic id_8;
  ;
endmodule
