<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog>
        <logs message="ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s)." projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T17:51:06.889-0500"/>
        <logs message="ERROR: [APCC 202-1] APCC failed.&#xA;csim.mk:81: recipe for target 'obj/main.o' failed&#xA;make: *** [obj/main.o] Error 1" projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T17:51:06.880-0500"/>
        <logs message="ERROR: [APCC 202-1] ProcessSources failed" projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T17:51:06.866-0500"/>
        <logs message="ERROR: [APCC 202-10] clang compile failed: child process exited abnormally" projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T17:51:06.824-0500"/>
      </csimLog>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design&#xA;report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.89 . Memory (MB): peak = 2453.527 ; gain = 61.027 ; free physical = 1754 ; free virtual = 4861&#xA;&#xA;&#xA;&#xA;&#xA;Implementation tool: Xilinx Vivado v.2018.2&#xA;Project:             hlsProject8Bit&#xA;Solution:            solution1&#xA;Device target:       xc7a100tcsg324-1&#xA;Report date:         Sun Dec 09 13:14:45 EST 2018&#xA;&#xA;&#xA;#=== Post-Implementation Resource usage ===&#xA;SLICE:         1911&#xA;LUT:           5056&#xA;FF:            4717&#xA;DSP:             19&#xA;BRAM:            70&#xA;SRL:              5&#xA;#=== Final timing ===&#xA;CP required:    10.000&#xA;CP achieved post-synthesis:    8.558&#xA;CP achieved post-implementation:    9.476&#xA;Timing met" projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:14:45.998-0500" type="Warning"/>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design" projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:14:38.501-0500" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;ap_start&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;ap_start&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.&#xA;Phase 1 Build RT Design | Checksum: 1084228a2&#xA;&#xA;&#xA;Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 2421.863 ; gain = 0.000 ; free physical = 828 ; free virtual = 3920&#xA;Post Restoration Checksum: NetGraph: 5f9e1813 NumContArr: a8a4108f Constraints: 0 Timing: 0&#xA;&#xA;&#xA;Phase 2 Router Initialization&#xA;&#xA;&#xA;Phase 2.1 Create Timer&#xA;Phase 2.1 Create Timer | Checksum: 1084228a2&#xA;&#xA;&#xA;Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 2421.863 ; gain = 0.000 ; free physical = 829 ; free virtual = 3922&#xA;&#xA;&#xA;Phase 2.2 Fix Topology Constraints&#xA;Phase 2.2 Fix Topology Constraints | Checksum: 1084228a2&#xA;&#xA;&#xA;Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 2421.863 ; gain = 0.000 ; free physical = 813 ; free virtual = 3906&#xA;&#xA;&#xA;Phase 2.3 Pre Route Cleanup&#xA;Phase 2.3 Pre Route Cleanup | Checksum: 1084228a2&#xA;&#xA;&#xA;Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 2421.863 ; gain = 0.000 ; free physical = 813 ; free virtual = 3906&#xA; Number of Nodes with overlaps = 0&#xA;&#xA;&#xA;Phase 2.4 Update Timing&#xA;Phase 2.4 Update Timing | Checksum: 1eb6a5486&#xA;&#xA;&#xA;Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 2421.863 ; gain = 0.000 ; free physical = 801 ; free virtual = 3894" projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:14:08.491-0500" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;inputImg_q0[3]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;inputImg_q0[3]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:13:43.550-0500" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;inputImg_q0[2]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;inputImg_q0[2]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:13:43.545-0500" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;inputImg_q0[1]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;inputImg_q0[1]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:13:43.539-0500" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;inputImg_q0[0]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;inputImg_q0[0]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:13:43.533-0500" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;inputImg_q0[7]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;inputImg_q0[7]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:13:43.527-0500" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;inputImg_q0[6]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;inputImg_q0[6]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:13:43.519-0500" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;inputImg_q0[4]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;inputImg_q0[4]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:13:43.513-0500" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;inputImg_q0[5]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;inputImg_q0[5]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:13:43.507-0500" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;ap_rst&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;ap_rst&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:13:43.500-0500" type="Warning"/>
        <logs message="WARNING: [Route 35-197] Clock port &quot;ap_clk&quot; does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement." projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:13:43.482-0500" type="Warning"/>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design" projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:13:03.459-0500" type="Warning"/>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design" projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:11:59.297-0500" type="Warning"/>
        <logs message="WARNING: [Constraints 18-5210] No constraint will be written out." projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:11:14.039-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U8/dout_r_reg[1]) is unused and will be removed from module d_sum." projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:10:33.706-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U8/dout_r_reg[2]) is unused and will be removed from module d_sum." projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:10:33.650-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U8/dout_r_reg[3]) is unused and will be removed from module d_sum." projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:10:33.642-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U8/dout_r_reg[4]) is unused and will be removed from module d_sum." projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:10:33.634-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U8/dout_r_reg[5]) is unused and will be removed from module d_sum." projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:10:33.627-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U8/dout_r_reg[6]) is unused and will be removed from module d_sum." projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:10:33.620-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U8/dout_r_reg[7]) is unused and will be removed from module d_sum." projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:10:33.613-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U8/dout_r_reg[8]) is unused and will be removed from module d_sum." projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:10:33.606-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U8/dout_r_reg[9]) is unused and will be removed from module d_sum." projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:10:33.599-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U8/dout_r_reg[10]) is unused and will be removed from module d_sum." projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:10:33.593-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U8/dout_r_reg[11]) is unused and will be removed from module d_sum." projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:10:33.587-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U8/dout_r_reg[12]) is unused and will be removed from module d_sum." projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:10:33.579-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U8/dout_r_reg[13]) is unused and will be removed from module d_sum." projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:10:33.573-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U8/dout_r_reg[14]) is unused and will be removed from module d_sum." projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:10:33.566-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U8/dout_r_reg[15]) is unused and will be removed from module d_sum." projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:10:33.560-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U8/dout_r_reg[16]) is unused and will be removed from module d_sum." projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:10:33.551-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U8/dout_r_reg[17]) is unused and will be removed from module d_sum." projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:10:33.544-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U8/dout_r_reg[18]) is unused and will be removed from module d_sum." projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:10:33.538-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U8/dout_r_reg[19]) is unused and will be removed from module d_sum." projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:10:33.531-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U8/dout_r_reg[20]) is unused and will be removed from module d_sum." projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:10:33.525-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U8/dout_r_reg[21]) is unused and will be removed from module d_sum." projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:10:33.519-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U8/dout_r_reg[22]) is unused and will be removed from module d_sum." projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:10:33.512-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U8/dout_r_reg[23]) is unused and will be removed from module d_sum." projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:10:33.504-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U8/dout_r_reg[24]) is unused and will be removed from module d_sum." projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:10:33.497-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U8/dout_r_reg[25]) is unused and will be removed from module d_sum." projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:10:33.486-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U8/dout_r_reg[26]) is unused and will be removed from module d_sum." projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:10:33.479-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U8/dout_r_reg[27]) is unused and will be removed from module d_sum." projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:10:33.471-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U8/dout_r_reg[28]) is unused and will be removed from module d_sum." projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:10:33.464-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U8/dout_r_reg[29]) is unused and will be removed from module d_sum." projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:10:33.456-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U8/dout_r_reg[30]) is unused and will be removed from module d_sum." projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:10:33.449-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U8/dout_r_reg[31]) is unused and will be removed from module d_sum." projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:10:33.443-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U8/ce_r_reg) is unused and will be removed from module d_sum." projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:10:33.437-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U11/dout_r_reg[0]) is unused and will be removed from module f_sum." projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:10:33.430-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U11/dout_r_reg[1]) is unused and will be removed from module f_sum." projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:10:33.425-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U11/dout_r_reg[2]) is unused and will be removed from module f_sum." projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:10:33.419-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U11/dout_r_reg[3]) is unused and will be removed from module f_sum." projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:10:33.413-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U11/dout_r_reg[4]) is unused and will be removed from module f_sum." projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:10:33.403-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U11/dout_r_reg[5]) is unused and will be removed from module f_sum." projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:10:33.397-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U11/dout_r_reg[6]) is unused and will be removed from module f_sum." projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:10:33.392-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U11/dout_r_reg[7]) is unused and will be removed from module f_sum." projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:10:33.386-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U11/dout_r_reg[8]) is unused and will be removed from module f_sum." projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:10:33.380-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U11/dout_r_reg[9]) is unused and will be removed from module f_sum." projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:10:33.374-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U11/dout_r_reg[10]) is unused and will be removed from module f_sum." projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:10:33.368-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U11/dout_r_reg[11]) is unused and will be removed from module f_sum." projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:10:33.360-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U11/dout_r_reg[12]) is unused and will be removed from module f_sum." projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:10:33.352-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U11/dout_r_reg[13]) is unused and will be removed from module f_sum." projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:10:33.346-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U11/dout_r_reg[14]) is unused and will be removed from module f_sum." projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:10:33.335-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U11/dout_r_reg[15]) is unused and will be removed from module f_sum." projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:10:33.330-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U11/dout_r_reg[16]) is unused and will be removed from module f_sum." projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:10:33.325-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U11/dout_r_reg[17]) is unused and will be removed from module f_sum." projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:10:33.320-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U11/dout_r_reg[18]) is unused and will be removed from module f_sum." projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:10:33.315-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U11/dout_r_reg[19]) is unused and will be removed from module f_sum." projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:10:33.310-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U11/dout_r_reg[20]) is unused and will be removed from module f_sum." projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:10:33.304-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U11/dout_r_reg[21]) is unused and will be removed from module f_sum." projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:10:33.299-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U11/dout_r_reg[22]) is unused and will be removed from module f_sum." projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:10:33.294-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U11/dout_r_reg[23]) is unused and will be removed from module f_sum." projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:10:33.288-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U11/dout_r_reg[24]) is unused and will be removed from module f_sum." projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:10:33.283-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U11/dout_r_reg[25]) is unused and will be removed from module f_sum." projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:10:33.278-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U11/dout_r_reg[26]) is unused and will be removed from module f_sum." projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:10:33.273-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U11/dout_r_reg[27]) is unused and will be removed from module f_sum." projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:10:33.268-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U11/dout_r_reg[28]) is unused and will be removed from module f_sum." projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:10:33.263-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U11/dout_r_reg[29]) is unused and will be removed from module f_sum." projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:10:33.258-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U11/dout_r_reg[30]) is unused and will be removed from module f_sum." projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:10:33.253-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U11/dout_r_reg[31]) is unused and will be removed from module f_sum." projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:10:33.247-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U11/ce_r_reg) is unused and will be removed from module f_sum." projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:10:33.242-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (tmp_142_cast_reg_348_reg[3]) is unused and will be removed from module f_sum." projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:10:33.236-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (tmp_142_cast_reg_348_reg[7]) is unused and will be removed from module f_sum." projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:10:33.231-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U5/dout_r_reg[0]) is unused and will be removed from module c_sum." projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:10:33.226-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U5/dout_r_reg[1]) is unused and will be removed from module c_sum." projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:10:33.221-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U5/dout_r_reg[2]) is unused and will be removed from module c_sum." projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:10:33.216-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U5/dout_r_reg[3]) is unused and will be removed from module c_sum." projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:10:33.211-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U5/dout_r_reg[4]) is unused and will be removed from module c_sum." projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:10:33.206-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U5/dout_r_reg[5]) is unused and will be removed from module c_sum." projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:10:33.199-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U5/dout_r_reg[6]) is unused and will be removed from module c_sum." projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:10:33.191-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U5/dout_r_reg[7]) is unused and will be removed from module c_sum." projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:10:33.184-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U5/dout_r_reg[8]) is unused and will be removed from module c_sum." projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:10:33.177-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U5/dout_r_reg[9]) is unused and will be removed from module c_sum." projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:10:33.170-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U5/dout_r_reg[10]) is unused and will be removed from module c_sum." projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:10:33.162-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U5/dout_r_reg[11]) is unused and will be removed from module c_sum." projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:10:33.155-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U5/dout_r_reg[12]) is unused and will be removed from module c_sum." projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:10:33.148-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U5/dout_r_reg[13]) is unused and will be removed from module c_sum." projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:10:33.141-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U5/dout_r_reg[14]) is unused and will be removed from module c_sum." projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:10:33.130-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U5/dout_r_reg[15]) is unused and will be removed from module c_sum." projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:10:33.123-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U5/dout_r_reg[16]) is unused and will be removed from module c_sum." projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:10:33.116-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U5/dout_r_reg[17]) is unused and will be removed from module c_sum." projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:10:33.110-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U5/dout_r_reg[18]) is unused and will be removed from module c_sum." projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:10:33.102-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U5/dout_r_reg[19]) is unused and will be removed from module c_sum." projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:10:33.095-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U5/dout_r_reg[20]) is unused and will be removed from module c_sum." projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:10:33.089-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U5/dout_r_reg[21]) is unused and will be removed from module c_sum." projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:10:33.082-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U5/dout_r_reg[22]) is unused and will be removed from module c_sum." projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:10:33.075-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U5/dout_r_reg[23]) is unused and will be removed from module c_sum." projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:10:33.068-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U5/dout_r_reg[24]) is unused and will be removed from module c_sum." projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:10:33.061-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U5/dout_r_reg[25]) is unused and will be removed from module c_sum." projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:10:33.053-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U5/dout_r_reg[26]) is unused and will be removed from module c_sum." projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:10:33.046-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U5/dout_r_reg[27]) is unused and will be removed from module c_sum." projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:10:33.040-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U5/dout_r_reg[28]) is unused and will be removed from module c_sum." projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:10:33.019-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U5/dout_r_reg[29]) is unused and will be removed from module c_sum." projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:10:33.011-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U5/dout_r_reg[30]) is unused and will be removed from module c_sum." projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:10:32.999-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U5/dout_r_reg[31]) is unused and will be removed from module c_sum." projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:10:32.984-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (lenetSynthMatlab_bkb_U5/ce_r_reg) is unused and will be removed from module c_sum." projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:10:32.978-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element p_Val2_6_reg_3925_reg was removed.  [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/lenetSynthMatlab.v:2278]" projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:10:32.952-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_cast_reg_402_reg' and it is trimmed from '8' to '7' bits. [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/c_sum.v:262]" projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:10:27.970-0500" type="Warning"/>
        <logs message="Warning: Parallel synthesis criteria is not met " projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:10:27.954-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element p_Val2_6_reg_3925_reg was removed.  [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/lenetSynthMatlab.v:2278]" projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:10:23.095-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_8_reg_3743_reg' and it is trimmed from '32' to '13' bits. [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/lenetSynthMatlab.v:2557]" projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:10:23.084-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'b_maxval_6_reg_3915_reg' and it is trimmed from '14' to '13' bits. [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/lenetSynthMatlab.v:2022]" projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:10:23.078-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_74_reg_3987_reg' and it is trimmed from '8' to '7' bits. [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/lenetSynthMatlab.v:2520]" projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:10:23.071-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_70_reg_3982_reg' and it is trimmed from '10' to '9' bits. [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/lenetSynthMatlab.v:2519]" projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:10:23.058-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_104_reg_4023_reg' and it is trimmed from '9' to '8' bits. [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/lenetSynthMatlab.v:2424]" projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:10:23.053-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_15_reg_3694_reg' and it is trimmed from '14' to '13' bits. [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/lenetSynthMatlab.v:2451]" projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:10:23.047-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_127_reg_4291_reg' and it is trimmed from '32' to '9' bits. [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/lenetSynthMatlab.v:2444]" projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:10:23.041-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_60_reg_3935_reg' and it is trimmed from '32' to '11' bits. [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/lenetSynthMatlab.v:2488]" projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:10:23.035-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_reg_198_reg' and it is trimmed from '5' to '4' bits. [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/g_sum.v:189]" projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:10:23.012-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_s_reg_232_reg' and it is trimmed from '5' to '4' bits. [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/d_sum.v:193]" projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:10:23.000-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_151_reg_415_reg' and it is trimmed from '6' to '4' bits. [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/c_sum.v:244]" projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:10:22.988-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'tmp1_reg_420_reg' and it is trimmed from '8' to '7' bits. [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/c_sum.v:243]" projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:10:22.974-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_150_reg_384_reg' and it is trimmed from '32' to '5' bits. [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/c_sum.v:250]" projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:10:22.965-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized11 has unconnected port s_axis_c_tdata[16]" projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:09:53.689-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized11 has unconnected port s_axis_c_tdata[17]" projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:09:53.683-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized11 has unconnected port s_axis_c_tdata[18]" projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:09:53.677-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized11 has unconnected port s_axis_c_tdata[19]" projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:09:53.672-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized11 has unconnected port s_axis_c_tdata[20]" projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:09:53.666-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized11 has unconnected port s_axis_c_tdata[21]" projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:09:53.661-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized11 has unconnected port s_axis_c_tdata[22]" projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:09:53.655-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized11 has unconnected port s_axis_c_tdata[23]" projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:09:53.650-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized11 has unconnected port s_axis_c_tdata[24]" projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:09:53.644-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized11 has unconnected port s_axis_c_tdata[25]" projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:09:53.639-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized11 has unconnected port s_axis_c_tdata[26]" projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:09:53.633-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized11 has unconnected port s_axis_c_tdata[27]" projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:09:53.628-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized11 has unconnected port s_axis_c_tdata[28]" projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:09:53.622-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized11 has unconnected port s_axis_c_tdata[29]" projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:09:53.617-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized11 has unconnected port s_axis_c_tdata[30]" projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:09:53.612-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized11 has unconnected port s_axis_c_tdata[31]" projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:09:53.606-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized11 has unconnected port s_axis_c_tdata[32]" projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:09:53.600-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized11 has unconnected port s_axis_c_tdata[33]" projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:09:53.595-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized11 has unconnected port s_axis_c_tdata[34]" projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:09:53.590-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized11 has unconnected port s_axis_c_tdata[35]" projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:09:53.585-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized11 has unconnected port s_axis_c_tdata[36]" projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:09:53.579-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized11 has unconnected port s_axis_c_tdata[37]" projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:09:53.574-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized11 has unconnected port s_axis_c_tdata[38]" projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:09:53.569-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized11 has unconnected port s_axis_c_tdata[39]" projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:09:53.564-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized11 has unconnected port s_axis_c_tdata[40]" projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:09:53.558-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized11 has unconnected port s_axis_c_tdata[41]" projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:09:53.553-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized11 has unconnected port s_axis_c_tdata[42]" projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:09:53.547-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized11 has unconnected port s_axis_c_tdata[43]" projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:09:53.541-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized11 has unconnected port s_axis_c_tdata[44]" projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:09:53.536-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized11 has unconnected port s_axis_c_tdata[45]" projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:09:53.531-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized11 has unconnected port s_axis_c_tdata[46]" projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:09:53.526-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized11 has unconnected port s_axis_c_tdata[47]" projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:09:53.521-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized11 has unconnected port s_axis_c_tdata[48]" projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:09:53.516-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized11 has unconnected port s_axis_c_tdata[49]" projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:09:53.511-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized11 has unconnected port s_axis_c_tdata[50]" projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:09:53.504-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized11 has unconnected port s_axis_c_tdata[51]" projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:09:53.499-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized11 has unconnected port s_axis_c_tdata[52]" projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:09:53.494-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized11 has unconnected port s_axis_c_tdata[53]" projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:09:53.489-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized11 has unconnected port s_axis_c_tdata[54]" projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:09:53.484-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized11 has unconnected port s_axis_c_tdata[55]" projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:09:53.479-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized11 has unconnected port s_axis_c_tdata[56]" projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:09:53.475-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized11 has unconnected port s_axis_c_tdata[57]" projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:09:53.470-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized11 has unconnected port s_axis_c_tdata[58]" projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:09:53.464-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized11 has unconnected port s_axis_c_tdata[59]" projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:09:53.460-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized11 has unconnected port s_axis_c_tdata[60]" projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:09:53.455-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized11 has unconnected port s_axis_c_tdata[61]" projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:09:53.450-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized11 has unconnected port s_axis_c_tdata[62]" projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:09:53.445-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized11 has unconnected port s_axis_c_tdata[63]" projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:09:53.440-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized11 has unconnected port s_axis_c_tvalid" projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:09:53.435-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized11 has unconnected port s_axis_b_tlast" projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:09:53.430-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized11 has unconnected port s_axis_b_tuser[0]" projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:09:53.425-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized11 has unconnected port s_axis_a_tlast" projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:09:53.420-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized11 has unconnected port s_axis_a_tuser[0]" projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:09:53.415-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized11 has unconnected port aresetn" projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:09:53.410-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized11 has unconnected port aclken" projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:09:53.405-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized11 has unconnected port m_axis_result_tlast" projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:09:53.400-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design floating_point_v7_1_6_viv__parameterized11 has unconnected port m_axis_result_tuser[0]" projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:09:53.390-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized88 has unconnected port SINIT" projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:09:53.385-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized88 has unconnected port SSET" projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:09:53.379-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized88 has unconnected port SCLR" projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:09:53.370-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized88 has unconnected port CE" projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:09:53.363-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized88 has unconnected port CLK" projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:09:53.354-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized25 has unconnected port SINIT" projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:09:53.343-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized25 has unconnected port SSET" projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:09:53.336-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized25 has unconnected port SCLR" projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:09:53.331-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized25 has unconnected port CE" projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:09:53.323-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized25 has unconnected port CLK" projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:09:53.311-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port SINIT" projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:09:53.305-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port SSET" projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:09:53.300-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port SCLR" projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:09:53.293-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port CE" projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:09:53.284-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port CLK" projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:09:53.275-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design compare_eq_im__parameterized6 has unconnected port CARRYS_OUT[0]" projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:09:53.270-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port SINIT" projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:09:53.262-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port SSET" projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:09:53.254-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port SCLR" projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:09:53.248-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port CE" projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:09:53.238-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port CLK" projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:09:53.228-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design compare_ne_im__parameterized0 has unconnected port CARRYS_OUT[0]" projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:09:53.212-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized35 has unconnected port SINIT" projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:09:53.206-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized35 has unconnected port SSET" projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:09:53.201-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized35 has unconnected port SCLR" projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:09:53.190-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized35 has unconnected port CE" projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:09:53.183-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized35 has unconnected port CLK" projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:09:53.178-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design compare_eq_im__parameterized7 has unconnected port CARRYS_OUT[0]" projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:09:53.173-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized83 has unconnected port SINIT" projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:09:53.165-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized83 has unconnected port SSET" projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:09:53.160-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized83 has unconnected port SCLR" projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:09:53.154-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized83 has unconnected port CE" projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:09:53.148-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized83 has unconnected port CLK" projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:09:53.143-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized126 has unconnected port SINIT" projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:09:53.130-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized126 has unconnected port SSET" projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:09:53.118-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized126 has unconnected port SCLR" projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:09:53.111-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized126 has unconnected port CE" projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:09:53.106-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized126 has unconnected port CLK" projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:09:53.096-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized55 has unconnected port SINIT" projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:09:53.079-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized55 has unconnected port SSET" projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:09:53.071-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized55 has unconnected port SCLR" projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:09:53.061-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized55 has unconnected port CE" projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:09:53.051-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized55 has unconnected port CLK" projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:09:53.037-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/lenetSynthMatlab.v:4645]" projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:09:53.032-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/lenetSynthMatlab.v:4639]" projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:09:53.027-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/lenetSynthMatlab.v:4629]" projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:09:53.022-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/lenetSynthMatlab.v:4627]" projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:09:53.017-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/lenetSynthMatlab.v:4625]" projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:09:53.005-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/lenetSynthMatlab.v:4521]" projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:09:53.000-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/lenetSynthMatlab.v:4515]" projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:09:52.996-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/lenetSynthMatlab.v:4513]" projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:09:52.992-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/lenetSynthMatlab.v:4511]" projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:09:52.988-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/lenetSynthMatlab.v:4453]" projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:09:52.984-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/lenetSynthMatlab.v:4451]" projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:09:52.980-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/lenetSynthMatlab.v:4449]" projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:09:52.974-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/lenetSynthMatlab.v:4445]" projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:09:52.969-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/lenetSynthMatlab.v:4443]" projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:09:52.965-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/lenetSynthMatlab.v:4441]" projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:09:52.960-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/lenetSynthMatlab.v:4255]" projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:09:52.955-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tyrian/nnproject/hlsProject8Bit/solution1/impl/verilog/lenetSynthMatlab.v:4251]" projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:09:52.949-0500" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'lenetSynthMatlab_ap_uitofp_4_no_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:09:16.919-0500" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'lenetSynthMatlab_ap_fadd_3_full_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:09:15.594-0500" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'lenetSynthMatlab_ap_fptrunc_0_no_dsp_64' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:09:14.506-0500" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'lenetSynthMatlab_ap_dcmp_0_no_dsp_64' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:09:13.247-0500" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'lenetSynthMatlab_ap_fpext_0_no_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:09:11.961-0500" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'lenetSynthMatlab_ap_dadd_4_full_dsp_64' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:09:10.735-0500" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'lenetSynthMatlab_ap_fmul_2_max_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:09:09.312-0500" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'lenetSynthMatlab_ap_uitofp_4_no_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:08:56.333-0500" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'lenetSynthMatlab_ap_fptrunc_0_no_dsp_64' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:08:55.366-0500" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'lenetSynthMatlab_ap_fpext_0_no_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:08:54.412-0500" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'lenetSynthMatlab_ap_fmul_2_max_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:08:53.541-0500" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'lenetSynthMatlab_ap_fadd_3_full_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:08:52.558-0500" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'lenetSynthMatlab_ap_dcmp_0_no_dsp_64' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:08:51.760-0500" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'lenetSynthMatlab_ap_dadd_4_full_dsp_64' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="hlsProject8Bit" solutionName="solution1" date="2018-12-09T13:08:50.806-0500" type="Warning"/>
      </packageLog>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
