// Seed: 3458486066
module module_0 (
    output wand id_0
);
  assign id_0 = id_2;
  assign id_2 = 1;
  assign id_2 = id_2;
  assign id_0 = 1 >= id_2;
  tri0 id_3;
  assign id_3 = id_3;
  assign id_3 = 1 && 1;
  assign id_3 = id_2;
  assign id_2 = 1'b0;
  always_latch
  `define pp_4 0
endmodule
module module_1 (
    output wor id_0,
    output tri id_1
);
  tri0 id_3 = id_3 ^ id_3;
  assign id_3 = 1;
  always begin : LABEL_0$display
    ;
  end
  assign id_3 = 1;
  module_0 modCall_1 (id_0);
  assign modCall_1.id_3 = 0;
  wire id_4;
  wire id_5;
  assign id_4 = id_5;
endmodule
