// Seed: 2031969199
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
endmodule
module module_1 (
    input  tri0  id_0,
    output logic id_1
);
  always @(posedge 1 or 1) begin : LABEL_0
    id_1 = #id_3 1'd0;
  end
  wand id_4, id_5, id_6, id_7, id_8, id_9;
  wire id_10, id_11;
  wire id_12;
  wire id_13;
  wire id_14;
  always @(1 or posedge 1'b0) $display(1, 1'b0);
  wire id_15;
  wire id_16 = id_14;
  wire id_17;
  module_0 modCall_1 (
      id_6,
      id_11,
      id_13,
      id_5,
      id_15,
      id_5
  );
  wire id_18;
endmodule
