// Seed: 711226671
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  wire id_3;
  assign module_1.id_14 = 0;
endmodule
module module_1 (
    output tri1 id_0,
    input wor id_1,
    input tri1 id_2,
    input wor id_3,
    output uwire id_4,
    input supply0 id_5,
    input uwire id_6,
    input wor id_7,
    input tri0 id_8,
    output supply0 id_9,
    input supply0 id_10,
    output wor id_11,
    output tri1 id_12,
    input wor id_13,
    input supply1 id_14,
    output wor id_15,
    input tri1 id_16
);
  wire id_18;
  module_0 modCall_1 (
      id_18,
      id_18
  );
endmodule
