

Microchip MPLAB XC8 Assembler V3.00 build 20241204225717 
                                                                                               Sat May 24 18:04:56 2025

Microchip MPLAB XC8 C Compiler v3.00 (Free license) build 20241204225717 Og1 
     1                           	processor	16F877A
     2                           	pagewidth 120
     3                           	opt	flic
     4                           	psect	nvCOMMON,global,class=COMMON,space=1,delta=1,noexec
     5                           	psect	cinit,global,class=CODE,space=0,merge=1,delta=2
     6                           	psect	bssCOMMON,global,class=COMMON,space=1,delta=1,noexec
     7                           	psect	cstackCOMMON,global,class=COMMON,space=1,delta=1,noexec
     8                           	psect	maintext,global,class=CODE,space=0,split=1,delta=2
     9                           	psect	text1,local,class=CODE,space=0,merge=1,delta=2
    10                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=2,noexec
    11                           	dabs	1,0x7E,2
    12     0000                     
    13                           ; Generated 12/10/2023 GMT
    14                           ; 
    15                           ; Copyright Â© 2023, Microchip Technology Inc. and its subsidiaries ("Microchip")
    16                           ; All rights reserved.
    17                           ; 
    18                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    19                           ; 
    20                           ; Redistribution and use in source and binary forms, with or without modification, are
    21                           ; permitted provided that the following conditions are met:
    22                           ; 
    23                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    24                           ;        conditions and the following disclaimer.
    25                           ; 
    26                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    27                           ;        of conditions and the following disclaimer in the documentation and/or other
    28                           ;        materials provided with the distribution. Publication is not required when
    29                           ;        this file is used in an embedded application.
    30                           ; 
    31                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    32                           ;        software without specific prior written permission.
    33                           ; 
    34                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    35                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    36                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    37                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    38                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    39                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    40                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    41                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    42                           ; 
    43                           ; 
    44                           ; Code-generator required, PIC16F877A Definitions
    45                           ; 
    46                           ; SFR Addresses
    47     0004                     fsr             equ	4
    48     0004                     fsr0            equ	4
    49     0000                     indf            equ	0
    50     0000                     indf0           equ	0
    51     0002                     pc              equ	2
    52     0002                     pcl             equ	2
    53     000A                     pclath          equ	10
    54     0003                     status          equ	3
    55     0000                     INDF            equ	0	;# 
    56     0001                     TMR0            equ	1	;# 
    57     0002                     PCL             equ	2	;# 
    58     0003                     STATUS          equ	3	;# 
    59     0004                     FSR             equ	4	;# 
    60     0005                     PORTA           equ	5	;# 
    61     0006                     PORTB           equ	6	;# 
    62     0007                     PORTC           equ	7	;# 
    63     0008                     PORTD           equ	8	;# 
    64     0009                     PORTE           equ	9	;# 
    65     000A                     PCLATH          equ	10	;# 
    66     000B                     INTCON          equ	11	;# 
    67     000C                     PIR1            equ	12	;# 
    68     000D                     PIR2            equ	13	;# 
    69     000E                     TMR1            equ	14	;# 
    70     000E                     TMR1L           equ	14	;# 
    71     000F                     TMR1H           equ	15	;# 
    72     0010                     T1CON           equ	16	;# 
    73     0011                     TMR2            equ	17	;# 
    74     0012                     T2CON           equ	18	;# 
    75     0013                     SSPBUF          equ	19	;# 
    76     0014                     SSPCON          equ	20	;# 
    77     0015                     CCPR1           equ	21	;# 
    78     0015                     CCPR1L          equ	21	;# 
    79     0016                     CCPR1H          equ	22	;# 
    80     0017                     CCP1CON         equ	23	;# 
    81     0018                     RCSTA           equ	24	;# 
    82     0019                     TXREG           equ	25	;# 
    83     001A                     RCREG           equ	26	;# 
    84     001B                     CCPR2           equ	27	;# 
    85     001B                     CCPR2L          equ	27	;# 
    86     001C                     CCPR2H          equ	28	;# 
    87     001D                     CCP2CON         equ	29	;# 
    88     001E                     ADRESH          equ	30	;# 
    89     001F                     ADCON0          equ	31	;# 
    90     0081                     OPTION_REG      equ	129	;# 
    91     0085                     TRISA           equ	133	;# 
    92     0086                     TRISB           equ	134	;# 
    93     0087                     TRISC           equ	135	;# 
    94     0088                     TRISD           equ	136	;# 
    95     0089                     TRISE           equ	137	;# 
    96     008C                     PIE1            equ	140	;# 
    97     008D                     PIE2            equ	141	;# 
    98     008E                     PCON            equ	142	;# 
    99     0091                     SSPCON2         equ	145	;# 
   100     0092                     PR2             equ	146	;# 
   101     0093                     SSPADD          equ	147	;# 
   102     0094                     SSPSTAT         equ	148	;# 
   103     0098                     TXSTA           equ	152	;# 
   104     0099                     SPBRG           equ	153	;# 
   105     009C                     CMCON           equ	156	;# 
   106     009D                     CVRCON          equ	157	;# 
   107     009E                     ADRESL          equ	158	;# 
   108     009F                     ADCON1          equ	159	;# 
   109     010C                     EEDATA          equ	268	;# 
   110     010D                     EEADR           equ	269	;# 
   111     010E                     EEDATH          equ	270	;# 
   112     010F                     EEADRH          equ	271	;# 
   113     018C                     EECON1          equ	396	;# 
   114     018D                     EECON2          equ	397	;# 
   115     0000                     INDF            equ	0	;# 
   116     0001                     TMR0            equ	1	;# 
   117     0002                     PCL             equ	2	;# 
   118     0003                     STATUS          equ	3	;# 
   119     0004                     FSR             equ	4	;# 
   120     0005                     PORTA           equ	5	;# 
   121     0006                     PORTB           equ	6	;# 
   122     0007                     PORTC           equ	7	;# 
   123     0008                     PORTD           equ	8	;# 
   124     0009                     PORTE           equ	9	;# 
   125     000A                     PCLATH          equ	10	;# 
   126     000B                     INTCON          equ	11	;# 
   127     000C                     PIR1            equ	12	;# 
   128     000D                     PIR2            equ	13	;# 
   129     000E                     TMR1            equ	14	;# 
   130     000E                     TMR1L           equ	14	;# 
   131     000F                     TMR1H           equ	15	;# 
   132     0010                     T1CON           equ	16	;# 
   133     0011                     TMR2            equ	17	;# 
   134     0012                     T2CON           equ	18	;# 
   135     0013                     SSPBUF          equ	19	;# 
   136     0014                     SSPCON          equ	20	;# 
   137     0015                     CCPR1           equ	21	;# 
   138     0015                     CCPR1L          equ	21	;# 
   139     0016                     CCPR1H          equ	22	;# 
   140     0017                     CCP1CON         equ	23	;# 
   141     0018                     RCSTA           equ	24	;# 
   142     0019                     TXREG           equ	25	;# 
   143     001A                     RCREG           equ	26	;# 
   144     001B                     CCPR2           equ	27	;# 
   145     001B                     CCPR2L          equ	27	;# 
   146     001C                     CCPR2H          equ	28	;# 
   147     001D                     CCP2CON         equ	29	;# 
   148     001E                     ADRESH          equ	30	;# 
   149     001F                     ADCON0          equ	31	;# 
   150     0081                     OPTION_REG      equ	129	;# 
   151     0085                     TRISA           equ	133	;# 
   152     0086                     TRISB           equ	134	;# 
   153     0087                     TRISC           equ	135	;# 
   154     0088                     TRISD           equ	136	;# 
   155     0089                     TRISE           equ	137	;# 
   156     008C                     PIE1            equ	140	;# 
   157     008D                     PIE2            equ	141	;# 
   158     008E                     PCON            equ	142	;# 
   159     0091                     SSPCON2         equ	145	;# 
   160     0092                     PR2             equ	146	;# 
   161     0093                     SSPADD          equ	147	;# 
   162     0094                     SSPSTAT         equ	148	;# 
   163     0098                     TXSTA           equ	152	;# 
   164     0099                     SPBRG           equ	153	;# 
   165     009C                     CMCON           equ	156	;# 
   166     009D                     CVRCON          equ	157	;# 
   167     009E                     ADRESL          equ	158	;# 
   168     009F                     ADCON1          equ	159	;# 
   169     010C                     EEDATA          equ	268	;# 
   170     010D                     EEADR           equ	269	;# 
   171     010E                     EEDATH          equ	270	;# 
   172     010F                     EEADRH          equ	271	;# 
   173     018C                     EECON1          equ	396	;# 
   174     018D                     EECON2          equ	397	;# 
   175                           
   176                           	psect	nvCOMMON
   177     0072                     __pnvCOMMON:
   178     0072                     _data:
   179     0072                     	ds	1
   180     0018                     _RCSTA          set	24
   181     0008                     _PORTD          set	8
   182     001A                     _RCREG          set	26
   183     000C                     _PIR1           set	12
   184     0019                     _TXREG          set	25
   185     0006                     _PORTB          set	6
   186     0099                     _SPBRG          set	153
   187     0098                     _TXSTA          set	152
   188     0087                     _TRISC          set	135
   189     0081                     _OPTION_REG     set	129
   190     0088                     _TRISD          set	136
   191     0086                     _TRISB          set	134
   192                           
   193                           	psect	cinit
   194     07FB                     start_initialization:	
   195                           ; #config settings
   196                           
   197     07FB                     __initialization:
   198                           
   199                           ; Clear objects allocated to COMMON
   200     07FB  01F3               	clrf	__pbssCOMMON& (0+127)
   201     07FC                     end_of_initialization:	
   202                           ;End of C runtime variable initialization code
   203                           
   204     07FC                     __end_of__initialization:
   205     07FC  0183               	clrf	3
   206     07FD  120A  118A  2FAA   	ljmp	_main	;jump to C main() function
   207                           
   208                           	psect	bssCOMMON
   209     0073                     __pbssCOMMON:
   210     0073                     _rx_data:
   211     0073                     	ds	1
   212                           
   213                           	psect	cstackCOMMON
   214     0070                     __pcstackCOMMON:
   215     0070                     ?_uart_setup:
   216     0070                     ?_main:	
   217                           ; 1 bytes @ 0x0
   218                           
   219     0070                     ??_uart_setup:	
   220                           ; 1 bytes @ 0x0
   221                           
   222     0070                     ??_main:	
   223                           ; 1 bytes @ 0x0
   224                           
   225                           
   226                           ; 1 bytes @ 0x0
   227     0070                     	ds	2
   228                           
   229                           	psect	maintext
   230     07AA                     __pmaintext:	
   231 ;;
   232 ;;Main: autosize = 0, tempsize = 2, incstack = 0, save=0
   233 ;;
   234 ;; *************** function _main *****************
   235 ;; Defined at:
   236 ;;		line 27 in file "uart_txtask.c"
   237 ;; Parameters:    Size  Location     Type
   238 ;;		None
   239 ;; Auto vars:     Size  Location     Type
   240 ;;		None
   241 ;; Return value:  Size  Location     Type
   242 ;;                  1    wreg      void 
   243 ;; Registers used:
   244 ;;		wreg, fsr0l, fsr0h, status,2, status,0, pclath, cstack
   245 ;; Tracked objects:
   246 ;;		On entry : B00/0
   247 ;;		On exit  : 0/0
   248 ;;		Unchanged: 0/0
   249 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
   250 ;;      Params:         0       0       0       0       0
   251 ;;      Locals:         0       0       0       0       0
   252 ;;      Temps:          2       0       0       0       0
   253 ;;      Totals:         2       0       0       0       0
   254 ;;Total ram usage:        2 bytes
   255 ;; Hardware stack levels required when called: 1
   256 ;; This function calls:
   257 ;;		_uart_setup
   258 ;; This function is called by:
   259 ;;		Startup code after reset
   260 ;; This function uses a non-reentrant model
   261 ;;
   262                           
   263     07AA                     _main:	
   264                           ;psect for function _main
   265                           
   266     07AA                     l614:	
   267                           ;incstack = 0
   268                           ; Regs used in _main: [wreg-fsr0h+status,2+status,0+pclath+cstack]
   269                           
   270                           
   271                           ;uart_txtask.c: 28:     uart_setup();
   272     07AA  120A  118A  2793  120A  118A  	fcall	_uart_setup
   273     07AF                     l616:
   274                           
   275                           ;uart_txtask.c: 30:     {;uart_txtask.c: 31:         data = PORTB;
   276     07AF  1283               	bcf	3,5	;RP0=0, select bank0
   277     07B0  1303               	bcf	3,6	;RP1=0, select bank0
   278     07B1  0806               	movf	6,w	;volatile
   279     07B2  00F2               	movwf	_data
   280                           
   281                           ;uart_txtask.c: 32:         switch(data) {
   282     07B3  2FC8               	goto	l628
   283     07B4                     l39:	
   284                           ;uart_txtask.c: 33:             case 0xE0:
   285                           
   286                           
   287                           ;uart_txtask.c: 34:                 TXREG = 'A';
   288     07B4  3041               	movlw	65
   289     07B5  0099               	movwf	25	;volatile
   290     07B6                     l618:
   291                           
   292                           ;uart_txtask.c: 35:             _delay((unsigned long)((100)*(6000000/4000.0)));
   293     07B6  30C3               	movlw	195
   294     07B7  00F1               	movwf	??_main+1
   295     07B8  30CD               	movlw	205
   296     07B9  00F0               	movwf	??_main
   297     07BA                     u27:
   298     07BA  0BF0               	decfsz	??_main,f
   299     07BB  2FBA               	goto	u27
   300     07BC  0BF1               	decfsz	??_main+1,f
   301     07BD  2FBA               	goto	u27
   302                           
   303                           ;uart_txtask.c: 36:             break;
   304     07BE  2FD6               	goto	l40
   305     07BF                     l41:	
   306                           ;uart_txtask.c: 37:             case 0xD0:
   307                           
   308                           
   309                           ;uart_txtask.c: 38:                 TXREG = 'B';
   310     07BF  3042               	movlw	66
   311     07C0  0099               	movwf	25	;volatile
   312     07C1  2FB6               	goto	l618
   313     07C2                     l42:	
   314                           ;uart_txtask.c: 41:             case 0xB0:
   315                           
   316                           
   317                           ;uart_txtask.c: 42:                 TXREG = 'C';
   318     07C2  3043               	movlw	67
   319     07C3  0099               	movwf	25	;volatile
   320     07C4  2FB6               	goto	l618
   321     07C5                     l43:	
   322                           ;uart_txtask.c: 45:             case 0x70:
   323                           
   324                           
   325                           ;uart_txtask.c: 46:                 TXREG = 'D';
   326     07C5  3044               	movlw	68
   327     07C6  0099               	movwf	25	;volatile
   328     07C7  2FB6               	goto	l618
   329     07C8                     l628:
   330     07C8  0872               	movf	_data,w
   331                           
   332                           ; Switch size 1, requested type "simple"
   333                           ; Number of cases is 4, Range of values is 112 to 224
   334                           ; switch strategies available:
   335                           ; Name         Instructions Cycles
   336                           ; simple_byte           13     7 (average)
   337                           ; jumptable            263     9 (fixed)
   338                           ;	Chosen strategy is simple_byte
   339     07C9  3A70               	xorlw	112	; case 112
   340     07CA  1903               	skipnz
   341     07CB  2FC5               	goto	l43
   342     07CC  3AC0               	xorlw	192	; case 176
   343     07CD  1903               	skipnz
   344     07CE  2FC2               	goto	l42
   345     07CF  3A60               	xorlw	96	; case 208
   346     07D0  1903               	skipnz
   347     07D1  2FBF               	goto	l41
   348     07D2  3A30               	xorlw	48	; case 224
   349     07D3  1903               	skipnz
   350     07D4  2FB4               	goto	l39
   351     07D5  2FD6               	goto	l40
   352     07D6                     l40:
   353                           
   354                           ;uart_txtask.c: 51:         if (PIR1 & 0x20) {
   355     07D6  1283               	bcf	3,5	;RP0=0, select bank0
   356     07D7  1303               	bcf	3,6	;RP1=0, select bank0
   357     07D8  1E8C               	btfss	12,5	;volatile
   358     07D9  2FDB               	goto	u11
   359     07DA  2FDC               	goto	u10
   360     07DB                     u11:
   361     07DB  2FAF               	goto	l616
   362     07DC                     u10:
   363     07DC                     l630:
   364                           
   365                           ;uart_txtask.c: 52:             rx_data = RCREG;
   366     07DC  081A               	movf	26,w	;volatile
   367     07DD  00F3               	movwf	_rx_data
   368                           
   369                           ;uart_txtask.c: 53:             switch(rx_data) {
   370     07DE  2FEA               	goto	l636
   371     07DF                     l46:	
   372                           ;uart_txtask.c: 54:                 case 'a': PORTD = 0x40;
   373                           
   374     07DF  3040               	movlw	64
   375     07E0  0088               	movwf	8	;volatile
   376                           
   377                           ;uart_txtask.c: 55:                 break;
   378     07E1  2FAF               	goto	l616
   379     07E2                     l48:	
   380                           ;uart_txtask.c: 56:                 case 'b': PORTD = 0x02;
   381                           
   382     07E2  3002               	movlw	2
   383     07E3  0088               	movwf	8	;volatile
   384                           
   385                           ;uart_txtask.c: 57:                 break;
   386     07E4  2FAF               	goto	l616
   387     07E5                     l632:
   388     07E5  0188               	clrf	8	;volatile
   389                           
   390                           ;uart_txtask.c: 59:                 break;
   391     07E6  2FAF               	goto	l616
   392     07E7                     l50:	
   393                           ;uart_txtask.c: 60:                 case 'd': PORTD = 0x42;
   394                           
   395     07E7  3042               	movlw	66
   396     07E8  0088               	movwf	8	;volatile
   397                           
   398                           ;uart_txtask.c: 61:                 break;
   399     07E9  2FAF               	goto	l616
   400     07EA                     l636:
   401     07EA  0873               	movf	_rx_data,w
   402                           
   403                           ; Switch size 1, requested type "simple"
   404                           ; Number of cases is 4, Range of values is 97 to 100
   405                           ; switch strategies available:
   406                           ; Name         Instructions Cycles
   407                           ; simple_byte           13     7 (average)
   408                           ; direct_byte           23    11 (fixed)
   409                           ; jumptable            263     9 (fixed)
   410                           ;	Chosen strategy is simple_byte
   411     07EB  3A61               	xorlw	97	; case 97
   412     07EC  1903               	skipnz
   413     07ED  2FDF               	goto	l46
   414     07EE  3A03               	xorlw	3	; case 98
   415     07EF  1903               	skipnz
   416     07F0  2FE2               	goto	l48
   417     07F1  3A01               	xorlw	1	; case 99
   418     07F2  1903               	skipnz
   419     07F3  2FE5               	goto	l632
   420     07F4  3A07               	xorlw	7	; case 100
   421     07F5  1903               	skipnz
   422     07F6  2FE7               	goto	l50
   423     07F7  2FAF               	goto	l616
   424     07F8  120A  118A  2800   	ljmp	start
   425     07FB                     __end_of_main:
   426                           
   427                           	psect	text1
   428     0793                     __ptext1:	
   429 ;; *************** function _uart_setup *****************
   430 ;; Defined at:
   431 ;;		line 68 in file "uart_txtask.c"
   432 ;; Parameters:    Size  Location     Type
   433 ;;		None
   434 ;; Auto vars:     Size  Location     Type
   435 ;;		None
   436 ;; Return value:  Size  Location     Type
   437 ;;                  1    wreg      void 
   438 ;; Registers used:
   439 ;;		wreg, status,2, status,0
   440 ;; Tracked objects:
   441 ;;		On entry : 0/0
   442 ;;		On exit  : 0/0
   443 ;;		Unchanged: 0/0
   444 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
   445 ;;      Params:         0       0       0       0       0
   446 ;;      Locals:         0       0       0       0       0
   447 ;;      Temps:          0       0       0       0       0
   448 ;;      Totals:         0       0       0       0       0
   449 ;;Total ram usage:        0 bytes
   450 ;; Hardware stack levels used: 1
   451 ;; This function calls:
   452 ;;		Nothing
   453 ;; This function is called by:
   454 ;;		_main
   455 ;; This function uses a non-reentrant model
   456 ;;
   457                           
   458     0793                     _uart_setup:	
   459                           ;psect for function _uart_setup
   460                           
   461     0793                     l600:	
   462                           ;incstack = 0
   463                           ; Regs used in _uart_setup: [wreg+status,2+status,0]
   464                           
   465                           
   466                           ;uart_txtask.c: 69:     TRISB = 0xF0;
   467     0793  30F0               	movlw	240
   468     0794  1683               	bsf	3,5	;RP0=1, select bank1
   469     0795  1303               	bcf	3,6	;RP1=0, select bank1
   470     0796  0086               	movwf	6	;volatile
   471     0797                     l602:
   472                           
   473                           ;uart_txtask.c: 70:     TRISD = 0x00;
   474     0797  0188               	clrf	8	;volatile
   475                           
   476                           ;uart_txtask.c: 71:     PORTB = 0x00;
   477     0798  1283               	bcf	3,5	;RP0=0, select bank0
   478     0799  1303               	bcf	3,6	;RP1=0, select bank0
   479     079A  0186               	clrf	6	;volatile
   480     079B                     l604:
   481                           
   482                           ;uart_txtask.c: 73:     OPTION_REG &= 0x7F;
   483     079B  307F               	movlw	127
   484     079C  1683               	bsf	3,5	;RP0=1, select bank1
   485     079D  1303               	bcf	3,6	;RP1=0, select bank1
   486     079E  0581               	andwf	1,f	;volatile
   487     079F                     l606:
   488                           
   489                           ;uart_txtask.c: 74:     TRISC = 0xC0;
   490     079F  30C0               	movlw	192
   491     07A0  0087               	movwf	7	;volatile
   492     07A1                     l608:
   493                           
   494                           ;uart_txtask.c: 75:     TXSTA = 0x20;
   495     07A1  3020               	movlw	32
   496     07A2  0098               	movwf	24	;volatile
   497     07A3                     l610:
   498                           
   499                           ;uart_txtask.c: 76:     SPBRG = 0x09;
   500     07A3  3009               	movlw	9
   501     07A4  0099               	movwf	25	;volatile
   502     07A5                     l612:
   503                           
   504                           ;uart_txtask.c: 77:     RCSTA = 0x90;
   505     07A5  3090               	movlw	144
   506     07A6  1283               	bcf	3,5	;RP0=0, select bank0
   507     07A7  1303               	bcf	3,6	;RP1=0, select bank0
   508     07A8  0098               	movwf	24	;volatile
   509     07A9                     l56:
   510     07A9  0008               	return
   511     07AA                     __end_of_uart_setup:
   512     0002                     ___latbits      equ	2
   513     007E                     btemp           set	126	;btemp
   514     007E                     wtemp0          set	126
   515                           
   516                           	psect	config
   517                           
   518                           ;Config register CONFIG @ 0x2007
   519                           ;	Oscillator Selection bits
   520                           ;	FOSC = EXTRC, RC oscillator
   521                           ;	Watchdog Timer Enable bit
   522                           ;	WDTE = OFF, WDT disabled
   523                           ;	Power-up Timer Enable bit
   524                           ;	PWRTE = OFF, PWRT disabled
   525                           ;	Brown-out Reset Enable bit
   526                           ;	BOREN = OFF, BOR disabled
   527                           ;	Low-Voltage (Single-Supply) In-Circuit Serial Programming Enable bit
   528                           ;	LVP = OFF, RB3 is digital I/O, HV on MCLR must be used for programming
   529                           ;	Data EEPROM Memory Code Protection bit
   530                           ;	CPD = OFF, Data EEPROM code protection off
   531                           ;	Flash Program Memory Write Enable bits
   532                           ;	WRT = OFF, Write protection off; all program memory may be written to by EECON control
   533                           ;	In-Circuit Debugger Mode bit
   534                           ;	DEBUG = 0x1, unprogrammed default
   535                           ;	Flash Program Memory Code Protection bit
   536                           ;	CP = OFF, Code protection off
   537     2007                     	org	8199
   538     2007  3F3B               	dw	16187

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         1
    Persistent  1
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMMON           14      2       4
    BANK0            80      0       0
    BANK1            80      0       0
    BANK3            96      0       0
    BANK2            96      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMMON

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK2

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 2     2      0       0
                                              0 COMMON     2     2      0
                         _uart_setup
 ---------------------------------------------------------------------------------
 (1) _uart_setup                                           0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 1
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)
   _uart_setup

Address spaces:
Name               Size   Autos  Total    Usage
BITCOMMON           14      0       0      0.0%
BITBANK0            80      0       0      0.0%
BITBANK1            80      0       0      0.0%
BITBANK3            96      0       0      0.0%
BITBANK2            96      0       0      0.0%
COMMON              14      2       4     28.6%
BANK0               80      0       0      0.0%
BANK1               80      0       0      0.0%
BANK3               96      0       0      0.0%
BANK2               96      0       0      0.0%
STACK                0      0       0      0.0%
DATA                 0      0       4      0.0%


Microchip Technology PIC Macro Assembler V3.00 build 20241204225717 
Symbol Table                                                                                   Sat May 24 18:04:56 2025

                     l40 07D6                       l41 07BF                       l50 07E7  
                     l42 07C2                       l43 07C5                       l46 07DF  
                     l39 07B4                       l56 07A9                       l48 07E2  
                     u10 07DC                       u11 07DB                       u27 07BA  
                    l600 0793                      l610 07A3                      l602 0797  
                    l612 07A5                      l604 079B                      l606 079F  
                    l630 07DC                      l614 07AA                      l608 07A1  
                    l632 07E5                      l616 07AF                      l618 07B6  
                    l636 07EA                      l628 07C8                     _PIR1 000C  
                   _data 0072                     _main 07AA                     btemp 007E  
                   start 0000                    ?_main 0070                    _RCREG 001A  
                  _RCSTA 0018                    _SPBRG 0099                    _PORTB 0006  
                  _PORTD 0008                    _TRISB 0086                    _TRISC 0087  
                  _TRISD 0088                    _TXREG 0019                    _TXSTA 0098  
                  status 0003                    wtemp0 007E          __initialization 07FB  
           __end_of_main 07FB                   ??_main 0070  __end_of__initialization 07FC  
         __pcstackCOMMON 0070               __pnvCOMMON 0072               __pmaintext 07AA  
                __ptext1 0793                  _rx_data 0073     end_of_initialization 07FC  
             _uart_setup 0793      start_initialization 07FB              ?_uart_setup 0070  
            __pbssCOMMON 0073                ___latbits 0002             ??_uart_setup 0070  
     __end_of_uart_setup 07AA               _OPTION_REG 0081  
