

================================================================
== Vitis HLS Report for 'load_A'
================================================================
* Date:           Thu Sep 11 18:20:09 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        spmm_prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       27|       27|  0.108 us|  0.108 us|   27|   27|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.92>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%A_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %A" [src/spmm_device_fpga.cpp:20]   --->   Operation 10 'read' 'A_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %A_read, i32 3, i32 63" [src/spmm_device_fpga.cpp:20]   --->   Operation 11 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sext_ln20 = sext i61 %trunc_ln" [src/spmm_device_fpga.cpp:20]   --->   Operation 12 'sext' 'sext_ln20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i64 %gmem0, i64 %sext_ln20" [src/spmm_device_fpga.cpp:20]   --->   Operation 13 'getelementptr' 'gmem0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [7/7] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem0_addr, i32 16" [src/spmm_device_fpga.cpp:20]   --->   Operation 14 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 2 <SV = 1> <Delay = 2.92>
ST_2 : Operation 15 [6/7] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem0_addr, i32 16" [src/spmm_device_fpga.cpp:20]   --->   Operation 15 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 2.92>
ST_3 : Operation 16 [5/7] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem0_addr, i32 16" [src/spmm_device_fpga.cpp:20]   --->   Operation 16 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 2.92>
ST_4 : Operation 17 [4/7] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem0_addr, i32 16" [src/spmm_device_fpga.cpp:20]   --->   Operation 17 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 2.92>
ST_5 : Operation 18 [3/7] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem0_addr, i32 16" [src/spmm_device_fpga.cpp:20]   --->   Operation 18 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 2.92>
ST_6 : Operation 19 [2/7] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem0_addr, i32 16" [src/spmm_device_fpga.cpp:20]   --->   Operation 19 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 2.92>
ST_7 : Operation 20 [1/7] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i64, i64 %gmem0_addr, i32 16" [src/spmm_device_fpga.cpp:20]   --->   Operation 20 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 21 [1/1] (0.00ns)   --->   "%empty_39 = wait i32 @_ssdm_op_Wait"   --->   Operation 21 'wait' 'empty_39' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 22 [2/2] (0.00ns)   --->   "%call_ln20 = call void @load_A_Pipeline_VITIS_LOOP_20_1, i64 %gmem0, i61 %trunc_ln, i64 %A_stream3" [src/spmm_device_fpga.cpp:20]   --->   Operation 22 'call' 'call_ln20' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A_stream3, void @empty_12, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem0, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_7, void @empty_14, void @empty_6, i32 16, i32 16, i32 16, i32 16, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 25 [1/2] (0.00ns)   --->   "%call_ln20 = call void @load_A_Pipeline_VITIS_LOOP_20_1, i64 %gmem0, i61 %trunc_ln, i64 %A_stream3" [src/spmm_device_fpga.cpp:20]   --->   Operation 25 'call' 'call_ln20' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 26 [1/1] (0.00ns)   --->   "%ret_ln24 = ret" [src/spmm_device_fpga.cpp:24]   --->   Operation 26 'ret' 'ret_ln24' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 1.08ns.

 <State 1>: 2.92ns
The critical path consists of the following:
	wire read operation ('A_read', src/spmm_device_fpga.cpp:20) on port 'A' (src/spmm_device_fpga.cpp:20) [6]  (0 ns)
	'getelementptr' operation ('gmem0_addr', src/spmm_device_fpga.cpp:20) [9]  (0 ns)
	bus request operation ('empty', src/spmm_device_fpga.cpp:20) on port 'gmem0' (src/spmm_device_fpga.cpp:20) [10]  (2.92 ns)

 <State 2>: 2.92ns
The critical path consists of the following:
	bus request operation ('empty', src/spmm_device_fpga.cpp:20) on port 'gmem0' (src/spmm_device_fpga.cpp:20) [10]  (2.92 ns)

 <State 3>: 2.92ns
The critical path consists of the following:
	bus request operation ('empty', src/spmm_device_fpga.cpp:20) on port 'gmem0' (src/spmm_device_fpga.cpp:20) [10]  (2.92 ns)

 <State 4>: 2.92ns
The critical path consists of the following:
	bus request operation ('empty', src/spmm_device_fpga.cpp:20) on port 'gmem0' (src/spmm_device_fpga.cpp:20) [10]  (2.92 ns)

 <State 5>: 2.92ns
The critical path consists of the following:
	bus request operation ('empty', src/spmm_device_fpga.cpp:20) on port 'gmem0' (src/spmm_device_fpga.cpp:20) [10]  (2.92 ns)

 <State 6>: 2.92ns
The critical path consists of the following:
	bus request operation ('empty', src/spmm_device_fpga.cpp:20) on port 'gmem0' (src/spmm_device_fpga.cpp:20) [10]  (2.92 ns)

 <State 7>: 2.92ns
The critical path consists of the following:
	bus request operation ('empty', src/spmm_device_fpga.cpp:20) on port 'gmem0' (src/spmm_device_fpga.cpp:20) [10]  (2.92 ns)

 <State 8>: 0ns
The critical path consists of the following:

 <State 9>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
