<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<?xml-stylesheet href="rptstyle.xsl" type="text/xsl" ?>
<doc>
<title>Compile Report</title>
<text>Microsemi Corporation - Microsemi Libero Software Release v11.6 SP1 (Version 11.6.1.6)</text>
<text>Date: Fri Mar 11 20:40:03 2016
</text>
<section><name>Device Selection</name></section>
<table>
<header>
</header>
<row>
 <cell>Family</cell>
 <cell>IGLOO2</cell>
</row>
<row>
 <cell>Device</cell>
 <cell>M2GL050T</cell>
</row>
<row>
 <cell>Package</cell>
 <cell>896 FBGA</cell>
</row>
<row>
 <cell>Speed Grade</cell>
 <cell>-1</cell>
</row>
<row>
 <cell>Temp</cell>
 <cell>-40:25:100</cell>
</row>
<row>
 <cell>Voltage</cell>
 <cell>1.26:1.20:1.14</cell>
</row>
<row>
 <cell>Core Voltage</cell>
 <cell>1.2V</cell>
</row>
<row>
 <cell>Ramp Rate</cell>
 <cell>100ms Minimum</cell>
</row>
<row>
 <cell>System Controller Suspend Mode</cell>
 <cell>No</cell>
</row>
<row>
 <cell>PLL Supply Voltage</cell>
 <cell>2.5V</cell>
</row>
<row>
 <cell>Default I/O technology</cell>
 <cell>LVCMOS 2.5V</cell>
</row>
<row>
 <cell>Restrict Probe Pins</cell>
 <cell>Yes</cell>
</row>
<row>
 <cell>Restrict SPI Pins</cell>
 <cell>No</cell>
</row>
</table>
<section><name>Source Files</name></section>
<table>
<header>
</header>
<row>
 <cell>Topcell</cell>
 <cell>build</cell>
</row>
<row>
 <cell>Format</cell>
 <cell>EDIF</cell>
</row>
<row>
 <cell>Source</cell>
 <cell>C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\synthesis\synthesis_1\build.edn</cell>
</row>
<row>
 <cell>Source</cell>
 <cell>C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\constraint\io\build.io.pdc</cell>
</row>
<row>
 <cell>Source</cell>
 <cell>C:\Projects\Verilog\led_IGLOO\led_dac_adc_work\libero\Mayak_DAC_ADC\constraint\fp\build.fp.pdc</cell>
</row>
</table>
<section><name>Options</name></section>
<table>
<header>
</header>
<row>
 <cell>Merge User SDC file(s) with Existing Timing Constraints</cell>
 <cell>true</cell>
</row>
<row>
 <cell>Abort Compile if errors are found in PDC file(s)</cell>
 <cell>true</cell>
</row>
<row>
 <cell>Enable Single Event Transient mitigation</cell>
 <cell>false</cell>
</row>
<row>
 <cell>Enable Design Separation Methodology</cell>
 <cell>false</cell>
</row>
<row>
 <cell>Limit the number of high fanout nets to display to</cell>
 <cell>10</cell>
</row>
</table>
<section><name>Resource Usage</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>Used</cell>
 <cell>Total</cell>
 <cell>Percentage</cell>
</header>
<row>
 <cell>4LUT</cell>
 <cell>1509</cell>
 <cell>56340</cell>
 <cell>2.68</cell>
</row>
<row>
 <cell>DFF</cell>
 <cell>1817</cell>
 <cell>56340</cell>
 <cell>3.23</cell>
</row>
<row>
 <cell>I/O Register</cell>
 <cell>0</cell>
 <cell>1125</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>User I/O</cell>
 <cell>179</cell>
 <cell>375</cell>
 <cell>47.73</cell>
</row>
<row>
 <cell>-- Single-ended I/O</cell>
 <cell>179</cell>
 <cell>375</cell>
 <cell>47.73</cell>
</row>
<row>
 <cell>-- Differential I/O Pairs</cell>
 <cell>0</cell>
 <cell>187</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>RAM64x18</cell>
 <cell>0</cell>
 <cell>72</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>RAM1K18</cell>
 <cell>9</cell>
 <cell>69</cell>
 <cell>13.04</cell>
</row>
<row>
 <cell>MACC</cell>
 <cell>0</cell>
 <cell>72</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>Chip Globals</cell>
 <cell>3</cell>
 <cell>16</cell>
 <cell>18.75</cell>
</row>
<row>
 <cell>CCC</cell>
 <cell>1</cell>
 <cell>6</cell>
 <cell>16.67</cell>
</row>
<row>
 <cell>RCOSC_25_50MHZ</cell>
 <cell>1</cell>
 <cell>1</cell>
 <cell>100.00</cell>
</row>
<row>
 <cell>RCOSC_1MHZ</cell>
 <cell>0</cell>
 <cell>1</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>XTLOSC</cell>
 <cell>0</cell>
 <cell>1</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>SERDESIF Blocks</cell>
 <cell>0</cell>
 <cell>2</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>-- SERDESIF Lanes</cell>
 <cell>0</cell>
 <cell>8</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>FDDR</cell>
 <cell>0</cell>
 <cell>1</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>HPMS</cell>
 <cell>0</cell>
 <cell>1</cell>
 <cell>0.00</cell>
</row>
</table>
<section><name>Detailed Logic Resource Usage</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>4LUT</cell>
 <cell>DFF</cell>
</header>
<row>
 <cell>Fabric Logic</cell>
 <cell>1185</cell>
 <cell>1493</cell>
</row>
<row>
 <cell>RAM64x18 Interface Logic</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>RAM1K18 Interface Logic</cell>
 <cell>324</cell>
 <cell>324</cell>
</row>
<row>
 <cell>MACC Interface Logic</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Total Used</cell>
 <cell>1509</cell>
 <cell>1817</cell>
</row>
</table>
<section><name>Detailed Carry Chains Resource Usage</name></section>
<table>
<header>
</header>
<row>
 <cell>Length</cell>
 <cell>Used</cell>
</row>
<row>
 <cell>7</cell>
 <cell>1</cell>
</row>
<row>
 <cell>9</cell>
 <cell>2</cell>
</row>
<row>
 <cell>11</cell>
 <cell>3</cell>
</row>
<row>
 <cell>15</cell>
 <cell>1</cell>
</row>
<row>
 <cell>26</cell>
 <cell>2</cell>
</row>
<row>
 <cell>32</cell>
 <cell>1</cell>
</row>
<row>
 <cell>34</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Total</cell>
 <cell>11</cell>
</row>
</table>
<section><name>I/O Function</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>w/o register</cell>
 <cell>w/ register</cell>
 <cell>w/ DDR register</cell>
</header>
<row>
 <cell>Input I/O</cell>
 <cell>52</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Output I/O</cell>
 <cell>127</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Bidirectional I/O</cell>
 <cell>0</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Differential Input I/O Pairs</cell>
 <cell>0</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Differential Output I/O Pairs</cell>
 <cell>0</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
</table>
<section><name>I/O Technology</name></section>
<table>
<header>
 <cell>I/O Standard</cell>
 <cell>Vddi</cell>
 <cell>Vref</cell>
 <cell>Input</cell>
 <cell>Output</cell>
 <cell>Bidirectional</cell>
</header>
<row>
 <cell>LVCMOS33</cell>
 <cell> 3.30v</cell>
 <cell> N/A</cell>
 <cell> 30</cell>
 <cell> 96</cell>
 <cell> 0</cell>
</row>
<row>
 <cell>LVCMOS25</cell>
 <cell> 2.50v</cell>
 <cell> N/A</cell>
 <cell> 22</cell>
 <cell> 31</cell>
 <cell> 0</cell>
</row>
</table>
<section><name>I/O Placement</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>Count</cell>
 <cell>Percentage</cell>
</header>
<row>
 <cell>Locked</cell>
 <cell> 177</cell>
 <cell>98.88%</cell>
</row>
<row>
 <cell>Placed</cell>
 <cell> 0</cell>
 <cell>0.00%</cell>
</row>
<row>
 <cell>UnPlaced</cell>
 <cell> 2</cell>
 <cell>1.12%</cell>
</row>
</table>
<section><name>Nets assigned to chip global resources</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
<row>
 <cell>849</cell>
 <cell>INT_NET</cell>
 <cell>Net   : ident_coreinst/IICE_comm2iice[11]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: ident_coreinst/comm_block_INST/jtagi/jtag_clkint_prim/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>489</cell>
 <cell>INT_NET</cell>
 <cell>Net   : BW_clk_c</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: build_sb_0/CCC_0/GL2_INST/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>163</cell>
 <cell>INT_NET</cell>
 <cell>Net   : temp_sck_c</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: build_sb_0/CCC_0/GL1_INST/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
</table>
<section><name>Nets assigned to row global resources</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
</table>
<section><name>High fanout nets</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
<row>
 <cell>465</cell>
 <cell>INT_NET</cell>
 <cell>Net   : ident_coreinst/IICE_INST/b8_12m_IFLY/b4_PfFz/b5_PbrtL/b6_OKctIF4</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: ident_coreinst/IICE_INST/b8_12m_IFLY/b4_PfFz/b5_PbrtL/b6_OKctIF4</cell>
</row>
<row>
 <cell>198</cell>
 <cell>INT_NET</cell>
 <cell>Net   : ident_coreinst/IICE_INST/b8_SoWGfWYY</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: ident_coreinst/IICE_INST/b8_12m_IFLY/b5_nUTGT/b12_voSc3_gmasbb</cell>
</row>
<row>
 <cell>162</cell>
 <cell>INT_NET</cell>
 <cell>Net   : ident_coreinst/IICE_INST/b3_SoW_0/b7_nYJ_BFM_or[10]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: ident_coreinst/IICE_INST/b3_SoW_0/genblk9.b7_nYJ_BFM_or[10]</cell>
</row>
<row>
 <cell>86</cell>
 <cell>INT_NET</cell>
 <cell>Net   : ident_coreinst/IICE_comm2iice[9]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: ident_coreinst/comm_block_INST/jtagi/b10_nv_ywKMm9X</cell>
</row>
<row>
 <cell>52</cell>
 <cell>INT_NET</cell>
 <cell>Net   : temp_count_data[2]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: led_igloo_0/temp_count_data[2]</cell>
</row>
<row>
 <cell>51</cell>
 <cell>INT_NET</cell>
 <cell>Net   : temp_count_data[3]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: led_igloo_0/temp_count_data[3]</cell>
</row>
<row>
 <cell>49</cell>
 <cell>INT_NET</cell>
 <cell>Net   : temp_so_c</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: temp_so_ibuf</cell>
</row>
<row>
 <cell>46</cell>
 <cell>INT_NET</cell>
 <cell>Net   : led_igloo_0/temp_state[0]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: led_igloo_0/temp_state[0]</cell>
</row>
<row>
 <cell>38</cell>
 <cell>INT_NET</cell>
 <cell>Net   : ident_coreinst/IICE_INST/b8_12m_IFLY/b5_nUTGT/b6_nfs_IF[1]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: ident_coreinst/IICE_INST/b8_12m_IFLY/b5_nUTGT/b11_nUTGT_khWqH/genblk1.b3_nfs[1]</cell>
</row>
<row>
 <cell>34</cell>
 <cell>INT_NET</cell>
 <cell>Net   : CFG0_GND_INST_NET</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: CFG0_GND_INST</cell>
</row>
</table>
<section><name>High fanout nets (through buffer trees)</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
<row>
 <cell>465</cell>
 <cell>INT_NET</cell>
 <cell>Net   : ident_coreinst/IICE_INST/b8_12m_IFLY/b4_PfFz/b5_PbrtL/b6_OKctIF4</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: ident_coreinst/IICE_INST/b8_12m_IFLY/b4_PfFz/b5_PbrtL/b6_OKctIF4</cell>
</row>
<row>
 <cell>198</cell>
 <cell>INT_NET</cell>
 <cell>Net   : ident_coreinst/IICE_INST/b8_SoWGfWYY</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: ident_coreinst/IICE_INST/b8_12m_IFLY/b5_nUTGT/b12_voSc3_gmasbb</cell>
</row>
<row>
 <cell>162</cell>
 <cell>INT_NET</cell>
 <cell>Net   : ident_coreinst/IICE_INST/b3_SoW_0/b7_nYJ_BFM_or[10]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: ident_coreinst/IICE_INST/b3_SoW_0/genblk9.b7_nYJ_BFM_or[10]</cell>
</row>
<row>
 <cell>86</cell>
 <cell>INT_NET</cell>
 <cell>Net   : ident_coreinst/IICE_comm2iice[9]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: ident_coreinst/comm_block_INST/jtagi/b10_nv_ywKMm9X</cell>
</row>
<row>
 <cell>52</cell>
 <cell>INT_NET</cell>
 <cell>Net   : temp_count_data[2]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: led_igloo_0/temp_count_data[2]</cell>
</row>
<row>
 <cell>51</cell>
 <cell>INT_NET</cell>
 <cell>Net   : temp_count_data[3]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: led_igloo_0/temp_count_data[3]</cell>
</row>
<row>
 <cell>49</cell>
 <cell>INT_NET</cell>
 <cell>Net   : temp_so_c</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: temp_so_ibuf</cell>
</row>
<row>
 <cell>46</cell>
 <cell>INT_NET</cell>
 <cell>Net   : led_igloo_0/temp_state[0]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: led_igloo_0/temp_state[0]</cell>
</row>
<row>
 <cell>38</cell>
 <cell>INT_NET</cell>
 <cell>Net   : ident_coreinst/IICE_INST/b8_12m_IFLY/b5_nUTGT/b6_nfs_IF[1]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: ident_coreinst/IICE_INST/b8_12m_IFLY/b5_nUTGT/b11_nUTGT_khWqH/genblk1.b3_nfs[1]</cell>
</row>
<row>
 <cell>34</cell>
 <cell>INT_NET</cell>
 <cell>Net   : CFG0_GND_INST_NET</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: CFG0_GND_INST</cell>
</row>
</table>
</doc>
