Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Tue Nov 17 12:49:22 2020
| Host              : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command           : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design            : main
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 98 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 50 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.931        0.000                      0                  926        0.041        0.000                      0                  926        3.225        0.000                       0                   378  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 3.931        0.000                      0                  926        0.041        0.000                      0                  926        3.225        0.000                       0                   378  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        3.931ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.931ns  (required time - arrival time)
  Source:                 fsm1/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe0/out_tmp0/DSP_A_B_DATA_INST/A[4]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        2.737ns  (logic 0.716ns (26.160%)  route 2.021ns (73.840%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=409, unset)          0.035     0.035    fsm1/clk
    SLICE_X27Y133        FDRE                                         r  fsm1/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y133        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.097     0.132 f  fsm1/out_reg[2]/Q
                         net (fo=25, routed)          0.370     0.502    fsm1/out_reg_n_0_[2]
    SLICE_X24Y133        LUT4 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.195     0.697 f  fsm1/A_int0_0_addr0[3]_INST_0_i_2/O
                         net (fo=2, routed)           0.266     0.963    fsm1/A_int0_0_addr0[3]_INST_0_i_2_n_0
    SLICE_X24Y133        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.182     1.145 r  fsm1/A_int0_0_addr0[3]_INST_0_i_1/O
                         net (fo=20, routed)          0.253     1.398    par_reset/out_tmp0_i_1_0
    SLICE_X21Y132        LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.063     1.461 r  par_reset/out_tmp0_i_33/O
                         net (fo=64, routed)          0.803     2.264    mult_pipe0/DSP_A_B_DATA_INST
    SLICE_X20Y128        LUT5 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.179     2.443 r  mult_pipe0/out_tmp0_i_28/O
                         net (fo=2, routed)           0.329     2.772    mult_pipe0/out_tmp0/A[4]
    DSP48E2_X1Y50        DSP_A_B_DATA                                 r  mult_pipe0/out_tmp0/DSP_A_B_DATA_INST/A[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=409, unset)          0.044     7.044    mult_pipe0/out_tmp0/CLK
    DSP48E2_X1Y50        DSP_A_B_DATA                                 r  mult_pipe0/out_tmp0/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X1Y50        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[4])
                                                     -0.306     6.703    mult_pipe0/out_tmp0/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.703    
                         arrival time                          -2.772    
  -------------------------------------------------------------------
                         slack                                  3.931    

Slack (MET) :             3.937ns  (required time - arrival time)
  Source:                 fsm1/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe0/out_tmp0/DSP_A_B_DATA_INST/A[6]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        2.726ns  (logic 0.716ns (26.266%)  route 2.010ns (73.734%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=409, unset)          0.035     0.035    fsm1/clk
    SLICE_X27Y133        FDRE                                         r  fsm1/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y133        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.097     0.132 f  fsm1/out_reg[2]/Q
                         net (fo=25, routed)          0.370     0.502    fsm1/out_reg_n_0_[2]
    SLICE_X24Y133        LUT4 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.195     0.697 f  fsm1/A_int0_0_addr0[3]_INST_0_i_2/O
                         net (fo=2, routed)           0.266     0.963    fsm1/A_int0_0_addr0[3]_INST_0_i_2_n_0
    SLICE_X24Y133        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.182     1.145 r  fsm1/A_int0_0_addr0[3]_INST_0_i_1/O
                         net (fo=20, routed)          0.253     1.398    par_reset/out_tmp0_i_1_0
    SLICE_X21Y132        LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.063     1.461 r  par_reset/out_tmp0_i_33/O
                         net (fo=64, routed)          0.741     2.202    mult_pipe0/DSP_A_B_DATA_INST
    SLICE_X19Y128        LUT5 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.179     2.381 r  mult_pipe0/out_tmp0_i_26/O
                         net (fo=2, routed)           0.380     2.761    mult_pipe0/out_tmp0/A[6]
    DSP48E2_X1Y50        DSP_A_B_DATA                                 r  mult_pipe0/out_tmp0/DSP_A_B_DATA_INST/A[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=409, unset)          0.044     7.044    mult_pipe0/out_tmp0/CLK
    DSP48E2_X1Y50        DSP_A_B_DATA                                 r  mult_pipe0/out_tmp0/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X1Y50        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[6])
                                                     -0.311     6.698    mult_pipe0/out_tmp0/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.698    
                         arrival time                          -2.761    
  -------------------------------------------------------------------
                         slack                                  3.937    

Slack (MET) :             3.976ns  (required time - arrival time)
  Source:                 fsm1/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe0/out_tmp0__0/DSP_A_B_DATA_INST/B[4]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        2.695ns  (logic 0.716ns (26.568%)  route 1.979ns (73.432%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=409, unset)          0.035     0.035    fsm1/clk
    SLICE_X27Y133        FDRE                                         r  fsm1/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y133        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.097     0.132 f  fsm1/out_reg[2]/Q
                         net (fo=25, routed)          0.370     0.502    fsm1/out_reg_n_0_[2]
    SLICE_X24Y133        LUT4 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.195     0.697 f  fsm1/A_int0_0_addr0[3]_INST_0_i_2/O
                         net (fo=2, routed)           0.266     0.963    fsm1/A_int0_0_addr0[3]_INST_0_i_2_n_0
    SLICE_X24Y133        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.182     1.145 r  fsm1/A_int0_0_addr0[3]_INST_0_i_1/O
                         net (fo=20, routed)          0.253     1.398    par_reset/out_tmp0_i_1_0
    SLICE_X21Y132        LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.063     1.461 r  par_reset/out_tmp0_i_33/O
                         net (fo=64, routed)          0.803     2.264    mult_pipe0/DSP_A_B_DATA_INST
    SLICE_X20Y128        LUT5 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.179     2.443 r  mult_pipe0/out_tmp0_i_28/O
                         net (fo=2, routed)           0.287     2.730    mult_pipe0/out_tmp0__0/B[4]
    DSP48E2_X1Y52        DSP_A_B_DATA                                 r  mult_pipe0/out_tmp0__0/DSP_A_B_DATA_INST/B[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=409, unset)          0.044     7.044    mult_pipe0/out_tmp0__0/CLK
    DSP48E2_X1Y52        DSP_A_B_DATA                                 r  mult_pipe0/out_tmp0__0/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X1Y52        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_B[4])
                                                     -0.303     6.706    mult_pipe0/out_tmp0__0/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.706    
                         arrival time                          -2.730    
  -------------------------------------------------------------------
                         slack                                  3.976    

Slack (MET) :             4.011ns  (required time - arrival time)
  Source:                 fsm1/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe0/out_tmp0/DSP_A_B_DATA_INST/B[6]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        2.664ns  (logic 0.715ns (26.839%)  route 1.949ns (73.161%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=409, unset)          0.035     0.035    fsm1/clk
    SLICE_X27Y133        FDRE                                         r  fsm1/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y133        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.097     0.132 f  fsm1/out_reg[2]/Q
                         net (fo=25, routed)          0.370     0.502    fsm1/out_reg_n_0_[2]
    SLICE_X24Y133        LUT4 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.195     0.697 f  fsm1/A_int0_0_addr0[3]_INST_0_i_2/O
                         net (fo=2, routed)           0.266     0.963    fsm1/A_int0_0_addr0[3]_INST_0_i_2_n_0
    SLICE_X24Y133        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.182     1.145 r  fsm1/A_int0_0_addr0[3]_INST_0_i_1/O
                         net (fo=20, routed)          0.253     1.398    par_reset/out_tmp0_i_1_0
    SLICE_X21Y132        LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.063     1.461 r  par_reset/out_tmp0_i_33/O
                         net (fo=64, routed)          0.747     2.208    mult_pipe0/DSP_A_B_DATA_INST
    SLICE_X19Y125        LUT5 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.178     2.386 r  mult_pipe0/out_tmp0_i_9/O
                         net (fo=1, routed)           0.313     2.699    mult_pipe0/out_tmp0/B[6]
    DSP48E2_X1Y50        DSP_A_B_DATA                                 r  mult_pipe0/out_tmp0/DSP_A_B_DATA_INST/B[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=409, unset)          0.044     7.044    mult_pipe0/out_tmp0/CLK
    DSP48E2_X1Y50        DSP_A_B_DATA                                 r  mult_pipe0/out_tmp0/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X1Y50        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_B[6])
                                                     -0.299     6.710    mult_pipe0/out_tmp0/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.710    
                         arrival time                          -2.699    
  -------------------------------------------------------------------
                         slack                                  4.011    

Slack (MET) :             4.035ns  (required time - arrival time)
  Source:                 fsm1/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe0/out_tmp0/DSP_A_B_DATA_INST/B[0]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        2.626ns  (logic 0.601ns (22.887%)  route 2.025ns (77.113%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=409, unset)          0.035     0.035    fsm1/clk
    SLICE_X27Y133        FDRE                                         r  fsm1/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y133        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.097     0.132 f  fsm1/out_reg[2]/Q
                         net (fo=25, routed)          0.370     0.502    fsm1/out_reg_n_0_[2]
    SLICE_X24Y133        LUT4 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.195     0.697 f  fsm1/A_int0_0_addr0[3]_INST_0_i_2/O
                         net (fo=2, routed)           0.266     0.963    fsm1/A_int0_0_addr0[3]_INST_0_i_2_n_0
    SLICE_X24Y133        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.182     1.145 r  fsm1/A_int0_0_addr0[3]_INST_0_i_1/O
                         net (fo=20, routed)          0.253     1.398    par_reset/out_tmp0_i_1_0
    SLICE_X21Y132        LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.063     1.461 r  par_reset/out_tmp0_i_33/O
                         net (fo=64, routed)          0.724     2.185    mult_pipe0/DSP_A_B_DATA_INST
    SLICE_X19Y125        LUT5 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.064     2.249 r  mult_pipe0/out_tmp0_i_15/O
                         net (fo=1, routed)           0.412     2.661    mult_pipe0/out_tmp0/B[0]
    DSP48E2_X1Y50        DSP_A_B_DATA                                 r  mult_pipe0/out_tmp0/DSP_A_B_DATA_INST/B[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=409, unset)          0.044     7.044    mult_pipe0/out_tmp0/CLK
    DSP48E2_X1Y50        DSP_A_B_DATA                                 r  mult_pipe0/out_tmp0/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X1Y50        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_B[0])
                                                     -0.313     6.696    mult_pipe0/out_tmp0/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.696    
                         arrival time                          -2.661    
  -------------------------------------------------------------------
                         slack                                  4.035    

Slack (MET) :             4.066ns  (required time - arrival time)
  Source:                 fsm1/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe0/out_tmp0__0/DSP_A_B_DATA_INST/B[6]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        2.609ns  (logic 0.716ns (27.443%)  route 1.893ns (72.557%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=409, unset)          0.035     0.035    fsm1/clk
    SLICE_X27Y133        FDRE                                         r  fsm1/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y133        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.097     0.132 f  fsm1/out_reg[2]/Q
                         net (fo=25, routed)          0.370     0.502    fsm1/out_reg_n_0_[2]
    SLICE_X24Y133        LUT4 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.195     0.697 f  fsm1/A_int0_0_addr0[3]_INST_0_i_2/O
                         net (fo=2, routed)           0.266     0.963    fsm1/A_int0_0_addr0[3]_INST_0_i_2_n_0
    SLICE_X24Y133        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.182     1.145 r  fsm1/A_int0_0_addr0[3]_INST_0_i_1/O
                         net (fo=20, routed)          0.253     1.398    par_reset/out_tmp0_i_1_0
    SLICE_X21Y132        LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.063     1.461 r  par_reset/out_tmp0_i_33/O
                         net (fo=64, routed)          0.741     2.202    mult_pipe0/DSP_A_B_DATA_INST
    SLICE_X19Y128        LUT5 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.179     2.381 r  mult_pipe0/out_tmp0_i_26/O
                         net (fo=2, routed)           0.263     2.644    mult_pipe0/out_tmp0__0/B[6]
    DSP48E2_X1Y52        DSP_A_B_DATA                                 r  mult_pipe0/out_tmp0__0/DSP_A_B_DATA_INST/B[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=409, unset)          0.044     7.044    mult_pipe0/out_tmp0__0/CLK
    DSP48E2_X1Y52        DSP_A_B_DATA                                 r  mult_pipe0/out_tmp0__0/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X1Y52        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_B[6])
                                                     -0.299     6.710    mult_pipe0/out_tmp0__0/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.710    
                         arrival time                          -2.644    
  -------------------------------------------------------------------
                         slack                                  4.066    

Slack (MET) :             4.077ns  (required time - arrival time)
  Source:                 fsm1/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe0/out_tmp0__0/DSP_A_B_DATA_INST/B[8]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        2.593ns  (logic 0.650ns (25.067%)  route 1.943ns (74.933%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=409, unset)          0.035     0.035    fsm1/clk
    SLICE_X27Y133        FDRE                                         r  fsm1/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y133        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.097     0.132 f  fsm1/out_reg[2]/Q
                         net (fo=25, routed)          0.370     0.502    fsm1/out_reg_n_0_[2]
    SLICE_X24Y133        LUT4 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.195     0.697 f  fsm1/A_int0_0_addr0[3]_INST_0_i_2/O
                         net (fo=2, routed)           0.266     0.963    fsm1/A_int0_0_addr0[3]_INST_0_i_2_n_0
    SLICE_X24Y133        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.182     1.145 r  fsm1/A_int0_0_addr0[3]_INST_0_i_1/O
                         net (fo=20, routed)          0.253     1.398    par_reset/out_tmp0_i_1_0
    SLICE_X21Y132        LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.063     1.461 r  par_reset/out_tmp0_i_33/O
                         net (fo=64, routed)          0.777     2.238    mult_pipe0/DSP_A_B_DATA_INST
    SLICE_X19Y128        LUT5 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.113     2.351 r  mult_pipe0/out_tmp0_i_24/O
                         net (fo=2, routed)           0.277     2.628    mult_pipe0/out_tmp0__0/B[8]
    DSP48E2_X1Y52        DSP_A_B_DATA                                 r  mult_pipe0/out_tmp0__0/DSP_A_B_DATA_INST/B[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=409, unset)          0.044     7.044    mult_pipe0/out_tmp0__0/CLK
    DSP48E2_X1Y52        DSP_A_B_DATA                                 r  mult_pipe0/out_tmp0__0/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X1Y52        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_B[8])
                                                     -0.304     6.705    mult_pipe0/out_tmp0__0/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.705    
                         arrival time                          -2.628    
  -------------------------------------------------------------------
                         slack                                  4.077    

Slack (MET) :             4.098ns  (required time - arrival time)
  Source:                 fsm1/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe0/out_tmp0__0/DSP_A_B_DATA_INST/B[12]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        2.578ns  (logic 0.599ns (23.235%)  route 1.979ns (76.765%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=409, unset)          0.035     0.035    fsm1/clk
    SLICE_X27Y133        FDRE                                         r  fsm1/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y133        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.097     0.132 f  fsm1/out_reg[2]/Q
                         net (fo=25, routed)          0.370     0.502    fsm1/out_reg_n_0_[2]
    SLICE_X24Y133        LUT4 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.195     0.697 f  fsm1/A_int0_0_addr0[3]_INST_0_i_2/O
                         net (fo=2, routed)           0.266     0.963    fsm1/A_int0_0_addr0[3]_INST_0_i_2_n_0
    SLICE_X24Y133        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.182     1.145 r  fsm1/A_int0_0_addr0[3]_INST_0_i_1/O
                         net (fo=20, routed)          0.253     1.398    par_reset/out_tmp0_i_1_0
    SLICE_X21Y132        LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.063     1.461 r  par_reset/out_tmp0_i_33/O
                         net (fo=64, routed)          0.787     2.248    mult_pipe0/DSP_A_B_DATA_INST
    SLICE_X20Y128        LUT5 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.062     2.310 r  mult_pipe0/out_tmp0_i_20/O
                         net (fo=2, routed)           0.303     2.613    mult_pipe0/out_tmp0__0/B[12]
    DSP48E2_X1Y52        DSP_A_B_DATA                                 r  mult_pipe0/out_tmp0__0/DSP_A_B_DATA_INST/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=409, unset)          0.044     7.044    mult_pipe0/out_tmp0__0/CLK
    DSP48E2_X1Y52        DSP_A_B_DATA                                 r  mult_pipe0/out_tmp0__0/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X1Y52        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_B[12])
                                                     -0.298     6.711    mult_pipe0/out_tmp0__0/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.711    
                         arrival time                          -2.613    
  -------------------------------------------------------------------
                         slack                                  4.098    

Slack (MET) :             4.099ns  (required time - arrival time)
  Source:                 fsm1/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe0/out_tmp0/DSP_A_B_DATA_INST/A[8]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        2.571ns  (logic 0.650ns (25.282%)  route 1.921ns (74.718%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=409, unset)          0.035     0.035    fsm1/clk
    SLICE_X27Y133        FDRE                                         r  fsm1/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y133        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.097     0.132 f  fsm1/out_reg[2]/Q
                         net (fo=25, routed)          0.370     0.502    fsm1/out_reg_n_0_[2]
    SLICE_X24Y133        LUT4 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.195     0.697 f  fsm1/A_int0_0_addr0[3]_INST_0_i_2/O
                         net (fo=2, routed)           0.266     0.963    fsm1/A_int0_0_addr0[3]_INST_0_i_2_n_0
    SLICE_X24Y133        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.182     1.145 r  fsm1/A_int0_0_addr0[3]_INST_0_i_1/O
                         net (fo=20, routed)          0.253     1.398    par_reset/out_tmp0_i_1_0
    SLICE_X21Y132        LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.063     1.461 r  par_reset/out_tmp0_i_33/O
                         net (fo=64, routed)          0.777     2.238    mult_pipe0/DSP_A_B_DATA_INST
    SLICE_X19Y128        LUT5 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.113     2.351 r  mult_pipe0/out_tmp0_i_24/O
                         net (fo=2, routed)           0.255     2.606    mult_pipe0/out_tmp0/A[8]
    DSP48E2_X1Y50        DSP_A_B_DATA                                 r  mult_pipe0/out_tmp0/DSP_A_B_DATA_INST/A[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=409, unset)          0.044     7.044    mult_pipe0/out_tmp0/CLK
    DSP48E2_X1Y50        DSP_A_B_DATA                                 r  mult_pipe0/out_tmp0/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X1Y50        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[8])
                                                     -0.304     6.705    mult_pipe0/out_tmp0/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.705    
                         arrival time                          -2.606    
  -------------------------------------------------------------------
                         slack                                  4.099    

Slack (MET) :             4.134ns  (required time - arrival time)
  Source:                 cond_computed1/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe1/out_tmp0/DSP_A_B_DATA_INST/A[16]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        2.547ns  (logic 0.578ns (22.693%)  route 1.969ns (77.307%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=409, unset)          0.036     0.036    cond_computed1/clk
    SLICE_X26Y134        FDRE                                         r  cond_computed1/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y134        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.132 r  cond_computed1/out_reg[0]/Q
                         net (fo=7, routed)           0.369     0.501    fsm2/cond_computed1_out
    SLICE_X24Y131        LUT4 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.064     0.565 f  fsm2/A_int0_0_addr0[3]_INST_0_i_5/O
                         net (fo=3, routed)           0.196     0.761    fsm2/out_reg[0]_1
    SLICE_X24Y131        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.182     0.943 r  fsm2/B_int0_0_addr0[3]_INST_0_i_5/O
                         net (fo=21, routed)          0.386     1.329    fsm1/done_reg_1
    SLICE_X27Y132        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.063     1.392 f  fsm1/done_buf[0]_i_2/O
                         net (fo=67, routed)          0.517     1.909    mult_pipe1/done_buf_reg[0]_0
    SLICE_X27Y126        LUT3 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.173     2.082 r  mult_pipe1/out_tmp0_i_16/O
                         net (fo=2, routed)           0.501     2.583    mult_pipe1/out_tmp0/A[16]
    DSP48E2_X2Y52        DSP_A_B_DATA                                 r  mult_pipe1/out_tmp0/DSP_A_B_DATA_INST/A[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=409, unset)          0.044     7.044    mult_pipe1/out_tmp0/CLK
    DSP48E2_X2Y52        DSP_A_B_DATA                                 r  mult_pipe1/out_tmp0/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X2Y52        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[16])
                                                     -0.292     6.717    mult_pipe1/out_tmp0/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.717    
                         arrival time                          -2.583    
  -------------------------------------------------------------------
                         slack                                  4.134    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 B_k_j_0/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm0/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.054ns (57.447%)  route 0.040ns (42.553%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=409, unset)          0.013     0.013    B_k_j_0/clk
    SLICE_X23Y132        FDRE                                         r  B_k_j_0/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y132        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  B_k_j_0/done_reg/Q
                         net (fo=2, routed)           0.025     0.077    fsm0/B_k_j_0_done
    SLICE_X23Y132        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.015     0.092 r  fsm0/out[1]_i_1__2/O
                         net (fo=2, routed)           0.015     0.107    fsm0/fsm0_in[1]
    SLICE_X23Y132        FDRE                                         r  fsm0/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=409, unset)          0.019     0.019    fsm0/clk
    SLICE_X23Y132        FDRE                                         r  fsm0/out_reg[1]/C
                         clock pessimism              0.000     0.019    
    SLICE_X23Y132        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    fsm0/out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.107    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 mult_pipe0/out_tmp_reg[8]__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe0/out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.039ns (40.206%)  route 0.058ns (59.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=409, unset)          0.013     0.013    mult_pipe0/clk
    SLICE_X21Y131        FDRE                                         r  mult_pipe0/out_tmp_reg[8]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y131        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  mult_pipe0/out_tmp_reg[8]__0/Q
                         net (fo=1, routed)           0.058     0.110    mult_pipe0/out_tmp_reg[8]__0_n_0
    SLICE_X21Y130        FDRE                                         r  mult_pipe0/out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=409, unset)          0.019     0.019    mult_pipe0/clk
    SLICE_X21Y130        FDRE                                         r  mult_pipe0/out_reg[8]/C
                         clock pessimism              0.000     0.019    
    SLICE_X21Y130        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.047     0.066    mult_pipe0/out_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 mult_pipe1/out_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read1_0/out_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.038ns (38.000%)  route 0.062ns (62.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=409, unset)          0.013     0.013    mult_pipe1/clk
    SLICE_X28Y129        FDRE                                         r  mult_pipe1/out_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y129        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.051 r  mult_pipe1/out_reg[17]/Q
                         net (fo=1, routed)           0.062     0.113    bin_read1_0/Q[17]
    SLICE_X26Y129        FDRE                                         r  bin_read1_0/out_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=409, unset)          0.018     0.018    bin_read1_0/clk
    SLICE_X26Y129        FDRE                                         r  bin_read1_0/out_reg[17]/C
                         clock pessimism              0.000     0.018    
    SLICE_X26Y129        FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     0.065    bin_read1_0/out_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 fsm/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.102ns  (logic 0.053ns (51.961%)  route 0.049ns (48.039%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=409, unset)          0.012     0.012    fsm/clk
    SLICE_X22Y132        FDRE                                         r  fsm/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y132        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 f  fsm/out_reg[1]/Q
                         net (fo=9, routed)           0.033     0.084    fsm/Q[1]
    SLICE_X22Y132        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.014     0.098 r  fsm/out[1]_i_2__0/O
                         net (fo=1, routed)           0.016     0.114    fsm/fsm_in[1]
    SLICE_X22Y132        FDRE                                         r  fsm/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=409, unset)          0.018     0.018    fsm/clk
    SLICE_X22Y132        FDRE                                         r  fsm/out_reg[1]/C
                         clock pessimism              0.000     0.018    
    SLICE_X22Y132        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    fsm/out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.114    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 fsm0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm0/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.105ns  (logic 0.054ns (51.429%)  route 0.051ns (48.571%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=409, unset)          0.012     0.012    fsm0/clk
    SLICE_X23Y132        FDRE                                         r  fsm0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y132        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 f  fsm0/out_reg[0]/Q
                         net (fo=23, routed)          0.036     0.087    fsm0/out_reg_n_0_[0]
    SLICE_X23Y132        LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.015     0.102 r  fsm0/out[0]_i_1__2/O
                         net (fo=1, routed)           0.015     0.117    fsm0/fsm0_in[0]
    SLICE_X23Y132        FDRE                                         r  fsm0/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=409, unset)          0.018     0.018    fsm0/clk
    SLICE_X23Y132        FDRE                                         r  fsm0/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X23Y132        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    fsm0/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.117    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 done_reg1/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            done_reg1/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.106ns  (logic 0.062ns (58.491%)  route 0.044ns (41.509%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=409, unset)          0.013     0.013    done_reg1/clk
    SLICE_X25Y134        FDRE                                         r  done_reg1/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y134        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 f  done_reg1/out_reg[0]/Q
                         net (fo=4, routed)           0.027     0.079    fsm3/done_reg1_out
    SLICE_X25Y134        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.023     0.102 r  fsm3/out[0]_i_1__16/O
                         net (fo=1, routed)           0.017     0.119    done_reg1/out_reg[0]_0
    SLICE_X25Y134        FDRE                                         r  done_reg1/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=409, unset)          0.019     0.019    done_reg1/clk
    SLICE_X25Y134        FDRE                                         r  done_reg1/out_reg[0]/C
                         clock pessimism              0.000     0.019    
    SLICE_X25Y134        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     0.065    done_reg1/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.119    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 mult_pipe0/out_tmp_reg[14]__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe0/out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.107ns  (logic 0.039ns (36.449%)  route 0.068ns (63.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=409, unset)          0.013     0.013    mult_pipe0/clk
    SLICE_X21Y131        FDRE                                         r  mult_pipe0/out_tmp_reg[14]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y131        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     0.052 r  mult_pipe0/out_tmp_reg[14]__0/Q
                         net (fo=1, routed)           0.068     0.120    mult_pipe0/out_tmp_reg[14]__0_n_0
    SLICE_X21Y130        FDRE                                         r  mult_pipe0/out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=409, unset)          0.019     0.019    mult_pipe0/clk
    SLICE_X21Y130        FDRE                                         r  mult_pipe0/out_reg[14]/C
                         clock pessimism              0.000     0.019    
    SLICE_X21Y130        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.046     0.065    mult_pipe0/out_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.120    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 j0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            j0/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.109ns  (logic 0.072ns (66.055%)  route 0.037ns (33.945%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=409, unset)          0.012     0.012    j0/clk
    SLICE_X26Y132        FDRE                                         r  j0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y132        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  j0/out_reg[0]/Q
                         net (fo=5, routed)           0.030     0.081    j0/Q[0]
    SLICE_X26Y132        LUT3 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.033     0.114 r  j0/out[1]_i_1__0/O
                         net (fo=1, routed)           0.007     0.121    j0/j0_in[1]
    SLICE_X26Y132        FDRE                                         r  j0/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=409, unset)          0.018     0.018    j0/clk
    SLICE_X26Y132        FDRE                                         r  j0/out_reg[1]/C
                         clock pessimism              0.000     0.018    
    SLICE_X26Y132        FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     0.065    j0/out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.121    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 i0/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm3/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.108ns  (logic 0.061ns (56.481%)  route 0.047ns (43.519%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=409, unset)          0.013     0.013    i0/clk
    SLICE_X25Y134        FDRE                                         r  i0/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y134        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     0.052 r  i0/done_reg/Q
                         net (fo=8, routed)           0.031     0.083    fsm3/i0_done
    SLICE_X25Y134        LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.022     0.105 r  fsm3/out[0]_i_1__5/O
                         net (fo=1, routed)           0.016     0.121    fsm3/fsm3_in1107_out
    SLICE_X25Y134        FDRE                                         r  fsm3/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=409, unset)          0.018     0.018    fsm3/clk
    SLICE_X25Y134        FDRE                                         r  fsm3/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X25Y134        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    fsm3/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.121    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 mult_pipe1/out_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read1_0/out_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.110ns  (logic 0.038ns (34.545%)  route 0.072ns (65.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=409, unset)          0.013     0.013    mult_pipe1/clk
    SLICE_X28Y130        FDRE                                         r  mult_pipe1/out_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y130        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.051 r  mult_pipe1/out_reg[26]/Q
                         net (fo=1, routed)           0.072     0.123    bin_read1_0/Q[26]
    SLICE_X26Y130        FDRE                                         r  bin_read1_0/out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=409, unset)          0.018     0.018    bin_read1_0/clk
    SLICE_X26Y130        FDRE                                         r  bin_read1_0/out_reg[26]/C
                         clock pessimism              0.000     0.018    
    SLICE_X26Y130        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.064    bin_read1_0/out_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.123    
  -------------------------------------------------------------------
                         slack                                  0.059    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y50  mult_pipe0/out_tmp0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y53  mult_pipe0/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y52  mult_pipe1/out_tmp0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y51  mult_pipe1/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X22Y132  A_int_read0_0/done_reg/C
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X20Y128  A_int_read0_0/out_reg[0]/C
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X20Y128  A_int_read0_0/out_reg[10]/C
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X20Y128  A_int_read0_0/out_reg[11]/C
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X20Y128  A_int_read0_0/out_reg[12]/C
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X19Y129  A_int_read0_0/out_reg[13]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X22Y132  A_int_read0_0/done_reg/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X22Y132  A_int_read0_0/done_reg/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X20Y128  A_int_read0_0/out_reg[0]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X20Y128  A_int_read0_0/out_reg[10]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X20Y128  A_int_read0_0/out_reg[11]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X20Y128  A_int_read0_0/out_reg[12]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X19Y129  A_int_read0_0/out_reg[13]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X19Y129  A_int_read0_0/out_reg[14]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X19Y128  A_int_read0_0/out_reg[15]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X19Y128  A_int_read0_0/out_reg[16]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X22Y132  A_int_read0_0/done_reg/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X22Y132  A_int_read0_0/done_reg/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X20Y128  A_int_read0_0/out_reg[0]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X20Y128  A_int_read0_0/out_reg[0]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X20Y128  A_int_read0_0/out_reg[10]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X20Y128  A_int_read0_0/out_reg[10]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X20Y128  A_int_read0_0/out_reg[11]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X20Y128  A_int_read0_0/out_reg[11]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X20Y128  A_int_read0_0/out_reg[12]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X20Y128  A_int_read0_0/out_reg[12]/C



