pid.v is the main verilog file which uses all other modules.
All modules are implemented in gate level verilog description
You can see Schematic.pdf to get a view of overall implementation.