<def f='llvm/llvm/include/llvm/CodeGen/TargetRegisterInfo.h' l='74' type='llvm::TargetRegisterClass::iterator llvm::TargetRegisterClass::end() const'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp' l='4568' u='c' c='_ZNK4llvm14TargetLowering28getRegForInlineAsmConstraintEPKNS_18TargetRegisterInfoENS_9StringRefENS_3MVTE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600RegisterInfo.cpp' l='58' u='c' c='_ZNK4llvm16R600RegisterInfo15getReservedRegsERKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp' l='2310' u='c' c='_ZNK4llvm12PPCInstrInfo17ClobbersPredicateERNS_12MachineInstrERSt6vectorINS_14MachineOperandESaIS4_EEb'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCRegisterInfo.cpp' l='335' u='c' c='_ZNK4llvm15PPCRegisterInfo15getReservedRegsERKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/X86/X86VZeroUpper.cpp' l='305' u='c' c='_ZN12_GLOBAL__N_118VZeroUpperInserter20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
