0.7
2020.2
May 22 2025
00:13:55
J:/Vivado/Lab_1/Lab_1.gen/sources_1/bd/Implement_4_bit_adder_IP/hdl/Implement_4_bit_adder_IP_wrapper.v,1762458913,verilog,,,,Implement_4_bit_adder_IP_wrapper,,,D:/Vivado/2025.1/Vivado/data/rsb/busdef,,,,,
J:/Vivado/Lab_1/Lab_1.ip_user_files/bd/Implement_4_bit_adder_IP/ip/Implement_4_bit_adder_IP_four_bit_Adder_wrapp_0_1/4_Bit_Adder.srcs/sources_1/bd/four_bit_Adder/ip/four_bit_Adder_Full_adder_0_0/1_bit_Full_Adder.srcs/sources_1/new/Full_adder.vhd,1762458913,vhdl,,,,full_adder,,,,,,,,
J:/Vivado/Lab_1/Lab_1.ip_user_files/bd/Implement_4_bit_adder_IP/ip/Implement_4_bit_adder_IP_four_bit_Adder_wrapp_0_1/4_Bit_Adder.srcs/sources_1/bd/four_bit_Adder/ip/four_bit_Adder_Full_adder_0_0/sim/four_bit_Adder_Full_adder_0_0.vhd,1762458913,vhdl,,,,four_bit_adder_full_adder_0_0,,,,,,,,
J:/Vivado/Lab_1/Lab_1.ip_user_files/bd/Implement_4_bit_adder_IP/ip/Implement_4_bit_adder_IP_four_bit_Adder_wrapp_0_1/4_Bit_Adder.srcs/sources_1/bd/four_bit_Adder/ip/four_bit_Adder_Full_adder_0_1/sim/four_bit_Adder_Full_adder_0_1.vhd,1762458913,vhdl,,,,four_bit_adder_full_adder_0_1,,,,,,,,
J:/Vivado/Lab_1/Lab_1.ip_user_files/bd/Implement_4_bit_adder_IP/ip/Implement_4_bit_adder_IP_four_bit_Adder_wrapp_0_1/4_Bit_Adder.srcs/sources_1/bd/four_bit_Adder/ip/four_bit_Adder_Full_adder_0_2/sim/four_bit_Adder_Full_adder_0_2.vhd,1762458913,vhdl,,,,four_bit_adder_full_adder_0_2,,,,,,,,
J:/Vivado/Lab_1/Lab_1.ip_user_files/bd/Implement_4_bit_adder_IP/ip/Implement_4_bit_adder_IP_four_bit_Adder_wrapp_0_1/4_Bit_Adder.srcs/sources_1/bd/four_bit_Adder/ip/four_bit_Adder_Full_adder_0_3/sim/four_bit_Adder_Full_adder_0_3.vhd,1762458913,vhdl,,,,four_bit_adder_full_adder_0_3,,,,,,,,
J:/Vivado/Lab_1/Lab_1.ip_user_files/bd/Implement_4_bit_adder_IP/ip/Implement_4_bit_adder_IP_four_bit_Adder_wrapp_0_1/4_Bit_Adder.srcs/sources_1/bd/four_bit_Adder/ip/four_bit_Adder_xlconcat_0_0/sim/four_bit_Adder_xlconcat_0_0.v,1762458913,verilog,,J:/Vivado/Lab_1/Lab_1.ip_user_files/bd/Implement_4_bit_adder_IP/ip/Implement_4_bit_adder_IP_four_bit_Adder_wrapp_0_1/4_Bit_Adder.srcs/sources_1/bd/four_bit_Adder/ip/four_bit_Adder_xlslice_0_2/sim/four_bit_Adder_xlslice_0_2.v,,four_bit_Adder_xlconcat_0_0,,,D:/Vivado/2025.1/Vivado/data/rsb/busdef,,,,,
J:/Vivado/Lab_1/Lab_1.ip_user_files/bd/Implement_4_bit_adder_IP/ip/Implement_4_bit_adder_IP_four_bit_Adder_wrapp_0_1/4_Bit_Adder.srcs/sources_1/bd/four_bit_Adder/ip/four_bit_Adder_xlconstant_0_0/sim/four_bit_Adder_xlconstant_0_0.v,1762458913,verilog,,J:/Vivado/Lab_1/Lab_1.ip_user_files/bd/Implement_4_bit_adder_IP/ip/Implement_4_bit_adder_IP_four_bit_Adder_wrapp_0_1/4_Bit_Adder.srcs/sources_1/bd/four_bit_Adder/ip/four_bit_Adder_xlconcat_0_0/sim/four_bit_Adder_xlconcat_0_0.v,,four_bit_Adder_xlconstant_0_0,,,D:/Vivado/2025.1/Vivado/data/rsb/busdef,,,,,
J:/Vivado/Lab_1/Lab_1.ip_user_files/bd/Implement_4_bit_adder_IP/ip/Implement_4_bit_adder_IP_four_bit_Adder_wrapp_0_1/4_Bit_Adder.srcs/sources_1/bd/four_bit_Adder/ip/four_bit_Adder_xlslice_0_2/sim/four_bit_Adder_xlslice_0_2.v,1762458913,verilog,,J:/Vivado/Lab_1/Lab_1.ip_user_files/bd/Implement_4_bit_adder_IP/ip/Implement_4_bit_adder_IP_four_bit_Adder_wrapp_0_1/4_Bit_Adder.srcs/sources_1/bd/four_bit_Adder/ip/four_bit_Adder_xlslice_0_3/sim/four_bit_Adder_xlslice_0_3.v,,four_bit_Adder_xlslice_0_2,,,D:/Vivado/2025.1/Vivado/data/rsb/busdef,,,,,
J:/Vivado/Lab_1/Lab_1.ip_user_files/bd/Implement_4_bit_adder_IP/ip/Implement_4_bit_adder_IP_four_bit_Adder_wrapp_0_1/4_Bit_Adder.srcs/sources_1/bd/four_bit_Adder/ip/four_bit_Adder_xlslice_0_3/sim/four_bit_Adder_xlslice_0_3.v,1762458913,verilog,,J:/Vivado/Lab_1/Lab_1.ip_user_files/bd/Implement_4_bit_adder_IP/ip/Implement_4_bit_adder_IP_four_bit_Adder_wrapp_0_1/4_Bit_Adder.srcs/sources_1/bd/four_bit_Adder/ip/four_bit_Adder_xlslice_0_4/sim/four_bit_Adder_xlslice_0_4.v,,four_bit_Adder_xlslice_0_3,,,D:/Vivado/2025.1/Vivado/data/rsb/busdef,,,,,
J:/Vivado/Lab_1/Lab_1.ip_user_files/bd/Implement_4_bit_adder_IP/ip/Implement_4_bit_adder_IP_four_bit_Adder_wrapp_0_1/4_Bit_Adder.srcs/sources_1/bd/four_bit_Adder/ip/four_bit_Adder_xlslice_0_4/sim/four_bit_Adder_xlslice_0_4.v,1762458913,verilog,,J:/Vivado/Lab_1/Lab_1.ip_user_files/bd/Implement_4_bit_adder_IP/ip/Implement_4_bit_adder_IP_four_bit_Adder_wrapp_0_1/4_Bit_Adder.srcs/sources_1/bd/four_bit_Adder/ip/four_bit_Adder_xlslice_0_5/sim/four_bit_Adder_xlslice_0_5.v,,four_bit_Adder_xlslice_0_4,,,D:/Vivado/2025.1/Vivado/data/rsb/busdef,,,,,
J:/Vivado/Lab_1/Lab_1.ip_user_files/bd/Implement_4_bit_adder_IP/ip/Implement_4_bit_adder_IP_four_bit_Adder_wrapp_0_1/4_Bit_Adder.srcs/sources_1/bd/four_bit_Adder/ip/four_bit_Adder_xlslice_0_5/sim/four_bit_Adder_xlslice_0_5.v,1762458913,verilog,,J:/Vivado/Lab_1/Lab_1.ip_user_files/bd/Implement_4_bit_adder_IP/ip/Implement_4_bit_adder_IP_four_bit_Adder_wrapp_0_1/4_Bit_Adder.srcs/sources_1/bd/four_bit_Adder/ip/four_bit_Adder_xlslice_0_6/sim/four_bit_Adder_xlslice_0_6.v,,four_bit_Adder_xlslice_0_5,,,D:/Vivado/2025.1/Vivado/data/rsb/busdef,,,,,
J:/Vivado/Lab_1/Lab_1.ip_user_files/bd/Implement_4_bit_adder_IP/ip/Implement_4_bit_adder_IP_four_bit_Adder_wrapp_0_1/4_Bit_Adder.srcs/sources_1/bd/four_bit_Adder/ip/four_bit_Adder_xlslice_0_6/sim/four_bit_Adder_xlslice_0_6.v,1762458913,verilog,,J:/Vivado/Lab_1/Lab_1.ip_user_files/bd/Implement_4_bit_adder_IP/ip/Implement_4_bit_adder_IP_four_bit_Adder_wrapp_0_1/4_Bit_Adder.srcs/sources_1/bd/four_bit_Adder/ip/four_bit_Adder_xlslice_0_7/sim/four_bit_Adder_xlslice_0_7.v,,four_bit_Adder_xlslice_0_6,,,D:/Vivado/2025.1/Vivado/data/rsb/busdef,,,,,
J:/Vivado/Lab_1/Lab_1.ip_user_files/bd/Implement_4_bit_adder_IP/ip/Implement_4_bit_adder_IP_four_bit_Adder_wrapp_0_1/4_Bit_Adder.srcs/sources_1/bd/four_bit_Adder/ip/four_bit_Adder_xlslice_0_7/sim/four_bit_Adder_xlslice_0_7.v,1762458913,verilog,,J:/Vivado/Lab_1/Lab_1.ip_user_files/bd/Implement_4_bit_adder_IP/ip/Implement_4_bit_adder_IP_four_bit_Adder_wrapp_0_1/4_Bit_Adder.srcs/sources_1/bd/four_bit_Adder/ip/four_bit_Adder_xlslice_0_8/sim/four_bit_Adder_xlslice_0_8.v,,four_bit_Adder_xlslice_0_7,,,D:/Vivado/2025.1/Vivado/data/rsb/busdef,,,,,
J:/Vivado/Lab_1/Lab_1.ip_user_files/bd/Implement_4_bit_adder_IP/ip/Implement_4_bit_adder_IP_four_bit_Adder_wrapp_0_1/4_Bit_Adder.srcs/sources_1/bd/four_bit_Adder/ip/four_bit_Adder_xlslice_0_8/sim/four_bit_Adder_xlslice_0_8.v,1762458913,verilog,,J:/Vivado/Lab_1/Lab_1.ip_user_files/bd/Implement_4_bit_adder_IP/ip/Implement_4_bit_adder_IP_four_bit_Adder_wrapp_0_1/4_Bit_Adder.srcs/sources_1/bd/four_bit_Adder/ip/four_bit_Adder_xlslice_0_9/sim/four_bit_Adder_xlslice_0_9.v,,four_bit_Adder_xlslice_0_8,,,D:/Vivado/2025.1/Vivado/data/rsb/busdef,,,,,
J:/Vivado/Lab_1/Lab_1.ip_user_files/bd/Implement_4_bit_adder_IP/ip/Implement_4_bit_adder_IP_four_bit_Adder_wrapp_0_1/4_Bit_Adder.srcs/sources_1/bd/four_bit_Adder/ip/four_bit_Adder_xlslice_0_9/sim/four_bit_Adder_xlslice_0_9.v,1762458913,verilog,,J:/Vivado/Lab_1/Lab_1.ip_user_files/bd/Implement_4_bit_adder_IP/ipshared/b041/4_Bit_Adder.gen/sources_1/bd/four_bit_Adder/sim/four_bit_Adder.v,,four_bit_Adder_xlslice_0_9,,,D:/Vivado/2025.1/Vivado/data/rsb/busdef,,,,,
J:/Vivado/Lab_1/Lab_1.ip_user_files/bd/Implement_4_bit_adder_IP/ip/Implement_4_bit_adder_IP_four_bit_Adder_wrapp_0_1/sim/Implement_4_bit_adder_IP_four_bit_Adder_wrapp_0_1.v,1762458913,verilog,,J:/Vivado/Lab_1/Lab_1.gen/sources_1/bd/Implement_4_bit_adder_IP/hdl/Implement_4_bit_adder_IP_wrapper.v,,Implement_4_bit_adder_IP_four_bit_Adder_wrapp_0_1,,,D:/Vivado/2025.1/Vivado/data/rsb/busdef,,,,,
J:/Vivado/Lab_1/Lab_1.ip_user_files/bd/Implement_4_bit_adder_IP/ipshared/b041/4_Bit_Adder.gen/sources_1/bd/four_bit_Adder/hdl/four_bit_Adder_wrapper.v,1762458913,verilog,,J:/Vivado/Lab_1/Lab_1.ip_user_files/bd/Implement_4_bit_adder_IP/ip/Implement_4_bit_adder_IP_four_bit_Adder_wrapp_0_1/sim/Implement_4_bit_adder_IP_four_bit_Adder_wrapp_0_1.v,,four_bit_Adder_wrapper,,,D:/Vivado/2025.1/Vivado/data/rsb/busdef,,,,,
J:/Vivado/Lab_1/Lab_1.ip_user_files/bd/Implement_4_bit_adder_IP/ipshared/b041/4_Bit_Adder.gen/sources_1/bd/four_bit_Adder/sim/four_bit_Adder.v,1762458913,verilog,,J:/Vivado/Lab_1/Lab_1.ip_user_files/bd/Implement_4_bit_adder_IP/ipshared/b041/4_Bit_Adder.gen/sources_1/bd/four_bit_Adder/hdl/four_bit_Adder_wrapper.v,,four_bit_Adder,,,D:/Vivado/2025.1/Vivado/data/rsb/busdef,,,,,
J:/Vivado/Lab_1/Lab_1.ip_user_files/bd/Implement_4_bit_adder_IP/sim/Implement_4_bit_adder_IP.v,1762458913,verilog,,J:/Vivado/Lab_1/Lab_1.ip_user_files/bd/Implement_4_bit_adder_IP/ip/Implement_4_bit_adder_IP_four_bit_Adder_wrapp_0_1/4_Bit_Adder.srcs/sources_1/bd/four_bit_Adder/ip/four_bit_Adder_xlconstant_0_0/sim/four_bit_Adder_xlconstant_0_0.v,,Implement_4_bit_adder_IP,,,D:/Vivado/2025.1/Vivado/data/rsb/busdef,,,,,
J:/Vivado/Lab_1/Lab_1.sim/sim_1/behav/xsim/glbl.v,1741209010,verilog,,,,glbl,,,,,,,,
