// Seed: 2555459280
module module_0 (
    input  wor  id_0,
    output wor  id_1,
    output wire id_2
);
  assign id_1 = 1'b0;
  wire id_4;
  tri0 id_5 = 1;
  wand id_6 = {1, (1)};
endmodule
module module_1 (
    input  tri   id_0,
    input  wand  id_1,
    output wire  id_2,
    output wand  id_3,
    input  tri0  id_4,
    input  uwire id_5,
    output wor   id_6
);
  wor  id_8;
  wire id_9;
  assign id_6 = id_8 - !id_0;
  wire id_10;
  module_0(
      id_1, id_2, id_3
  ); id_11(
      .id_0((id_4 && 1 + id_4 / id_4)), .id_1(id_0), .id_2(1 != 1)
  );
  assign id_3 = id_5;
endmodule
