library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_arith.all;
use IEEE.std_logic_unsigned.all;

entity PC is
	generic(n:integer:=8);
	port(ARST_CONT:in std_logic;
		SRST_CONT:in std_logic;
		CLK:in std_logic;
		Qsal_cont: out std_logic_vector(n-1 downto 0));
end PC;
		
architecture behavioral of PC is
signal cuenta: std_logic_vector(n-1 downto 0);
begin
	process(CLK,ARST_CONT)
	begin
		if (ARST_CONT = '1') then 
			cuenta <= (others => '0');
		elsif (rising_edge(CLK)) then
			if (SRST_CONT = '1') then
				cuenta <= (others => '0');
			else
				cuenta <= cuenta+1;
			end if;
		end if;
	end process;
	Qsal_cont<=cuenta;
end architecture;
	
	