Fitter report for nios_acel_hand
Mon May 10 23:07:43 2021
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Dual Purpose and Dedicated Pins
 14. I/O Bank Usage
 15. All Package Pins
 16. I/O Assignment Warnings
 17. Fitter Resource Utilization by Entity
 18. Delay Chain Summary
 19. Pad To Core Delay Chain Fanout
 20. Control Signals
 21. Global & Other Fast Signals
 22. Fitter RAM Summary
 23. |My_top|Qsys_handshake:Label_SoC|Qsys_handshake_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_srh1:auto_generated|ALTSYNCRAM
 24. Routing Usage Summary
 25. LAB Logic Elements
 26. LAB-wide Signals
 27. LAB Signals Sourced
 28. LAB Signals Sourced Out
 29. LAB Distinct Inputs
 30. I/O Rules Summary
 31. I/O Rules Details
 32. I/O Rules Matrix
 33. Fitter Device Options
 34. Operating Settings and Conditions
 35. Fitter Messages
 36. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Successful - Mon May 10 23:07:43 2021       ;
; Quartus Prime Version              ; 16.1.0 Build 196 10/24/2016 SJ Lite Edition ;
; Revision Name                      ; nios_acel_hand                              ;
; Top-level Entity Name              ; My_top                                      ;
; Family                             ; Cyclone IV E                                ;
; Device                             ; EP4CE6E22C6                                 ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 1,626 / 6,272 ( 26 % )                      ;
;     Total combinational functions  ; 1,511 / 6,272 ( 24 % )                      ;
;     Dedicated logic registers      ; 885 / 6,272 ( 14 % )                        ;
; Total registers                    ; 885                                         ;
; Total pins                         ; 2 / 92 ( 2 % )                              ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 44,032 / 276,480 ( 16 % )                   ;
; Embedded Multiplier 9-bit elements ; 0 / 30 ( 0 % )                              ;
; Total PLLs                         ; 0 / 2 ( 0 % )                               ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; AUTO                                  ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization During Fitting                                ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization                       ; Off                                   ; Off                                   ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.08        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   2.7%      ;
;     Processor 3            ;   2.6%      ;
;     Processor 4            ;   2.6%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                                    ; Action          ; Operation        ; Reason              ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                                                                                        ; Destination Port ; Destination Port Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Qsys_handshake:Label_SoC|Qsys_handshake_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_handshake_jtag_uart_0_alt_jtag_atlantic|rdata[0] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Qsys_handshake:Label_SoC|Qsys_handshake_jtag_uart_0:jtag_uart_0|Qsys_handshake_jtag_uart_0_scfifo_w:the_Qsys_handshake_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[0] ; PORTBDATAOUT     ;                       ;
; Qsys_handshake:Label_SoC|Qsys_handshake_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_handshake_jtag_uart_0_alt_jtag_atlantic|rdata[1] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Qsys_handshake:Label_SoC|Qsys_handshake_jtag_uart_0:jtag_uart_0|Qsys_handshake_jtag_uart_0_scfifo_w:the_Qsys_handshake_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[1] ; PORTBDATAOUT     ;                       ;
; Qsys_handshake:Label_SoC|Qsys_handshake_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_handshake_jtag_uart_0_alt_jtag_atlantic|rdata[2] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Qsys_handshake:Label_SoC|Qsys_handshake_jtag_uart_0:jtag_uart_0|Qsys_handshake_jtag_uart_0_scfifo_w:the_Qsys_handshake_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[2] ; PORTBDATAOUT     ;                       ;
; Qsys_handshake:Label_SoC|Qsys_handshake_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_handshake_jtag_uart_0_alt_jtag_atlantic|rdata[3] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Qsys_handshake:Label_SoC|Qsys_handshake_jtag_uart_0:jtag_uart_0|Qsys_handshake_jtag_uart_0_scfifo_w:the_Qsys_handshake_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[3] ; PORTBDATAOUT     ;                       ;
; Qsys_handshake:Label_SoC|Qsys_handshake_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_handshake_jtag_uart_0_alt_jtag_atlantic|rdata[4] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Qsys_handshake:Label_SoC|Qsys_handshake_jtag_uart_0:jtag_uart_0|Qsys_handshake_jtag_uart_0_scfifo_w:the_Qsys_handshake_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[4] ; PORTBDATAOUT     ;                       ;
; Qsys_handshake:Label_SoC|Qsys_handshake_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_handshake_jtag_uart_0_alt_jtag_atlantic|rdata[5] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Qsys_handshake:Label_SoC|Qsys_handshake_jtag_uart_0:jtag_uart_0|Qsys_handshake_jtag_uart_0_scfifo_w:the_Qsys_handshake_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[5] ; PORTBDATAOUT     ;                       ;
; Qsys_handshake:Label_SoC|Qsys_handshake_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_handshake_jtag_uart_0_alt_jtag_atlantic|rdata[6] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Qsys_handshake:Label_SoC|Qsys_handshake_jtag_uart_0:jtag_uart_0|Qsys_handshake_jtag_uart_0_scfifo_w:the_Qsys_handshake_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[6] ; PORTBDATAOUT     ;                       ;
; Qsys_handshake:Label_SoC|Qsys_handshake_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_handshake_jtag_uart_0_alt_jtag_atlantic|rdata[7] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Qsys_handshake:Label_SoC|Qsys_handshake_jtag_uart_0:jtag_uart_0|Qsys_handshake_jtag_uart_0_scfifo_w:the_Qsys_handshake_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|q_b[7] ; PORTBDATAOUT     ;                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 2572 ) ; 0.00 % ( 0 / 2572 )        ; 0.00 % ( 0 / 2572 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 2572 ) ; 0.00 % ( 0 / 2572 )        ; 0.00 % ( 0 / 2572 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 2326 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 236 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 10 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/output_files/nios_acel_hand.pin.


+-------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                           ;
+---------------------------------------------+---------------------------+
; Resource                                    ; Usage                     ;
+---------------------------------------------+---------------------------+
; Total logic elements                        ; 1,626 / 6,272 ( 26 % )    ;
;     -- Combinational with no register       ; 741                       ;
;     -- Register only                        ; 115                       ;
;     -- Combinational with a register        ; 770                       ;
;                                             ;                           ;
; Logic element usage by number of LUT inputs ;                           ;
;     -- 4 input functions                    ; 781                       ;
;     -- 3 input functions                    ; 427                       ;
;     -- <=2 input functions                  ; 303                       ;
;     -- Register only                        ; 115                       ;
;                                             ;                           ;
; Logic elements by mode                      ;                           ;
;     -- normal mode                          ; 1405                      ;
;     -- arithmetic mode                      ; 106                       ;
;                                             ;                           ;
; Total registers*                            ; 885 / 6,684 ( 13 % )      ;
;     -- Dedicated logic registers            ; 885 / 6,272 ( 14 % )      ;
;     -- I/O registers                        ; 0 / 412 ( 0 % )           ;
;                                             ;                           ;
; Total LABs:  partially or completely used   ; 140 / 392 ( 36 % )        ;
; Virtual pins                                ; 0                         ;
; I/O pins                                    ; 2 / 92 ( 2 % )            ;
;     -- Clock pins                           ; 1 / 3 ( 33 % )            ;
;     -- Dedicated input pins                 ; 3 / 9 ( 33 % )            ;
;                                             ;                           ;
; M9Ks                                        ; 9 / 30 ( 30 % )           ;
; Total block memory bits                     ; 44,032 / 276,480 ( 16 % ) ;
; Total block memory implementation bits      ; 82,944 / 276,480 ( 30 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 30 ( 0 % )            ;
; PLLs                                        ; 0 / 2 ( 0 % )             ;
; Global signals                              ; 4                         ;
;     -- Global clocks                        ; 4 / 10 ( 40 % )           ;
; JTAGs                                       ; 1 / 1 ( 100 % )           ;
; CRC blocks                                  ; 0 / 1 ( 0 % )             ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )             ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )             ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )             ;
; Average interconnect usage (total/H/V)      ; 6.6% / 6.7% / 6.4%        ;
; Peak interconnect usage (total/H/V)         ; 14.2% / 13.8% / 14.9%     ;
; Maximum fan-out                             ; 726                       ;
; Highest non-global fan-out                  ; 63                        ;
; Total fan-out                               ; 8404                      ;
; Average fan-out                             ; 3.33                      ;
+---------------------------------------------+---------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+--------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                              ;
+---------------------------------------------+----------------------+--------------------+--------------------------------+
; Statistic                                   ; Top                  ; sld_hub:auto_hub   ; hard_block:auto_generated_inst ;
+---------------------------------------------+----------------------+--------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                  ; Low                ; Low                            ;
;                                             ;                      ;                    ;                                ;
; Total logic elements                        ; 1458 / 6272 ( 23 % ) ; 168 / 6272 ( 3 % ) ; 0 / 6272 ( 0 % )               ;
;     -- Combinational with no register       ; 658                  ; 83                 ; 0                              ;
;     -- Register only                        ; 98                   ; 17                 ; 0                              ;
;     -- Combinational with a register        ; 702                  ; 68                 ; 0                              ;
;                                             ;                      ;                    ;                                ;
; Logic element usage by number of LUT inputs ;                      ;                    ;                                ;
;     -- 4 input functions                    ; 710                  ; 71                 ; 0                              ;
;     -- 3 input functions                    ; 391                  ; 36                 ; 0                              ;
;     -- <=2 input functions                  ; 259                  ; 44                 ; 0                              ;
;     -- Register only                        ; 98                   ; 17                 ; 0                              ;
;                                             ;                      ;                    ;                                ;
; Logic elements by mode                      ;                      ;                    ;                                ;
;     -- normal mode                          ; 1262                 ; 143                ; 0                              ;
;     -- arithmetic mode                      ; 98                   ; 8                  ; 0                              ;
;                                             ;                      ;                    ;                                ;
; Total registers                             ; 800                  ; 85                 ; 0                              ;
;     -- Dedicated logic registers            ; 800 / 6272 ( 13 % )  ; 85 / 6272 ( 1 % )  ; 0 / 6272 ( 0 % )               ;
;     -- I/O registers                        ; 0                    ; 0                  ; 0                              ;
;                                             ;                      ;                    ;                                ;
; Total LABs:  partially or completely used   ; 130 / 392 ( 33 % )   ; 15 / 392 ( 4 % )   ; 0 / 392 ( 0 % )                ;
;                                             ;                      ;                    ;                                ;
; Virtual pins                                ; 0                    ; 0                  ; 0                              ;
; I/O pins                                    ; 2                    ; 0                  ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 30 ( 0 % )       ; 0 / 30 ( 0 % )     ; 0 / 30 ( 0 % )                 ;
; Total memory bits                           ; 44032                ; 0                  ; 0                              ;
; Total RAM block bits                        ; 82944                ; 0                  ; 0                              ;
; JTAG                                        ; 1 / 1 ( 100 % )      ; 0 / 1 ( 0 % )      ; 0 / 1 ( 0 % )                  ;
; M9K                                         ; 9 / 30 ( 30 % )      ; 0 / 30 ( 0 % )     ; 0 / 30 ( 0 % )                 ;
; Clock control block                         ; 4 / 12 ( 33 % )      ; 0 / 12 ( 0 % )     ; 0 / 12 ( 0 % )                 ;
;                                             ;                      ;                    ;                                ;
; Connections                                 ;                      ;                    ;                                ;
;     -- Input Connections                    ; 275                  ; 125                ; 0                              ;
;     -- Registered Input Connections         ; 130                  ; 93                 ; 0                              ;
;     -- Output Connections                   ; 220                  ; 180                ; 0                              ;
;     -- Registered Output Connections        ; 6                    ; 180                ; 0                              ;
;                                             ;                      ;                    ;                                ;
; Internal Connections                        ;                      ;                    ;                                ;
;     -- Total Connections                    ; 7783                 ; 953                ; 5                              ;
;     -- Registered Connections               ; 3139                 ; 667                ; 0                              ;
;                                             ;                      ;                    ;                                ;
; External Connections                        ;                      ;                    ;                                ;
;     -- Top                                  ; 192                  ; 303                ; 0                              ;
;     -- sld_hub:auto_hub                     ; 303                  ; 2                  ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                    ; 0                  ; 0                              ;
;                                             ;                      ;                    ;                                ;
; Partition Interface                         ;                      ;                    ;                                ;
;     -- Input Ports                          ; 53                   ; 62                 ; 0                              ;
;     -- Output Ports                         ; 7                    ; 79                 ; 0                              ;
;     -- Bidir Ports                          ; 0                    ; 0                  ; 0                              ;
;                                             ;                      ;                    ;                                ;
; Registered Ports                            ;                      ;                    ;                                ;
;     -- Registered Input Ports               ; 0                    ; 3                  ; 0                              ;
;     -- Registered Output Ports              ; 0                    ; 40                 ; 0                              ;
;                                             ;                      ;                    ;                                ;
; Port Connectivity                           ;                      ;                    ;                                ;
;     -- Input Ports driven by GND            ; 0                    ; 2                  ; 0                              ;
;     -- Output Ports driven by GND           ; 0                    ; 29                 ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                    ; 0                  ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                    ; 0                  ; 0                              ;
;     -- Input Ports with no Source           ; 0                    ; 47                 ; 0                              ;
;     -- Output Ports with no Source          ; 0                    ; 0                  ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                    ; 52                 ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                    ; 59                 ; 0                              ;
+---------------------------------------------+----------------------+--------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                               ;
+---------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; Name    ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ; Slew Rate ;
+---------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; OSC_CLK ; 23    ; 1        ; 0            ; 11           ; 7            ; 726                   ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
; RESET_N ; 103   ; 6        ; 34           ; 18           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ; no        ;
+---------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                         ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                    ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; 6        ; DIFFIO_L1n, DATA1, ASDO     ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; 8        ; DIFFIO_L2p, FLASH_nCE, nCSO ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; 9        ; nSTATUS                     ; -                        ; -                       ; Dedicated Programming Pin ;
; 12       ; DCLK                        ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; 13       ; DATA0                       ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; 14       ; nCONFIG                     ; -                        ; -                       ; Dedicated Programming Pin ;
; 15       ; TDI                         ; -                        ; altera_reserved_tdi     ; JTAG Pin                  ;
; 16       ; TCK                         ; -                        ; altera_reserved_tck     ; JTAG Pin                  ;
; 18       ; TMS                         ; -                        ; altera_reserved_tms     ; JTAG Pin                  ;
; 20       ; TDO                         ; -                        ; altera_reserved_tdo     ; JTAG Pin                  ;
; 21       ; nCE                         ; -                        ; -                       ; Dedicated Programming Pin ;
; 92       ; CONF_DONE                   ; -                        ; -                       ; Dedicated Programming Pin ;
; 94       ; MSEL0                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 96       ; MSEL1                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 97       ; MSEL2                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 97       ; MSEL3                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 101      ; DIFFIO_R3n, nCEO            ; Use as programming pin   ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
; 103      ; DIFFIO_R3p, CLKUSR          ; Use as regular IO        ; RESET_N                 ; Dual Purpose Pin          ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+


+-----------------------------------------------------------+
; I/O Bank Usage                                            ;
+----------+-----------------+---------------+--------------+
; I/O Bank ; Usage           ; VCCIO Voltage ; VREF Voltage ;
+----------+-----------------+---------------+--------------+
; 1        ; 5 / 11 ( 45 % ) ; 2.5V          ; --           ;
; 2        ; 0 / 8 ( 0 % )   ; 2.5V          ; --           ;
; 3        ; 0 / 11 ( 0 % )  ; 2.5V          ; --           ;
; 4        ; 0 / 14 ( 0 % )  ; 2.5V          ; --           ;
; 5        ; 0 / 13 ( 0 % )  ; 2.5V          ; --           ;
; 6        ; 2 / 10 ( 20 % ) ; 2.5V          ; --           ;
; 7        ; 0 / 13 ( 0 % )  ; 2.5V          ; --           ;
; 8        ; 0 / 12 ( 0 % )  ; 2.5V          ; --           ;
+----------+-----------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; 1        ; 0          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 2        ; 1          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 3        ; 2          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 4        ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 5        ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 6        ; 5          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 7        ; 6          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 8        ; 7          ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 9        ; 9          ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 10       ; 13         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 11       ; 14         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 12       ; 15         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 13       ; 16         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 14       ; 17         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 15       ; 18         ; 1        ; altera_reserved_tdi                                       ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; 16       ; 19         ; 1        ; altera_reserved_tck                                       ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; 17       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 18       ; 20         ; 1        ; altera_reserved_tms                                       ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; 19       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 20       ; 21         ; 1        ; altera_reserved_tdo                                       ; output ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; 21       ; 22         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 22       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 23       ; 24         ; 1        ; OSC_CLK                                                   ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 24       ; 25         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 25       ; 26         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 26       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 27       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 28       ; 31         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 29       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 30       ; 34         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 31       ; 36         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 32       ; 39         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 33       ; 40         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 34       ; 41         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 35       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 36       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 37       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 38       ; 45         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 39       ; 46         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 40       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 41       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 42       ; 52         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 43       ; 53         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 44       ; 54         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 45       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 46       ; 58         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 47       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 48       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 49       ; 68         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 50       ; 69         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 51       ; 70         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 52       ; 72         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 53       ; 73         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 54       ; 74         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 55       ; 75         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 56       ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 57       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 58       ; 80         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 59       ; 83         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 60       ; 84         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 61       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 62       ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 63       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 64       ; 89         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 65       ; 90         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 66       ; 93         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 67       ; 94         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 68       ; 96         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 69       ; 97         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 70       ; 98         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 71       ; 99         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 72       ; 100        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 73       ; 102        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 74       ; 103        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 75       ; 104        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 76       ; 106        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 77       ; 107        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 78       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 79       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 80       ; 113        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 81       ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 82       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 83       ; 117        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 84       ; 118        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 85       ; 119        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 86       ; 120        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 87       ; 121        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 88       ; 125        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 89       ; 126        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 90       ; 127        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 91       ; 128        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 92       ; 129        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 93       ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 94       ; 130        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 95       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 96       ; 131        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 97       ; 132        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 97       ; 133        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 98       ; 136        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 99       ; 137        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 100      ; 138        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 101      ; 139        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 102      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 103      ; 140        ; 6        ; RESET_N                                                   ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 104      ; 141        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 105      ; 142        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 106      ; 146        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 107      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 108      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 109      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 110      ; 152        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 111      ; 154        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 112      ; 155        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 113      ; 156        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 114      ; 157        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 115      ; 158        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 116      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 117      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 118      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 119      ; 163        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 120      ; 164        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 121      ; 165        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 122      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 123      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 124      ; 173        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 125      ; 174        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 126      ; 175        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 127      ; 176        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 128      ; 177        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 129      ; 178        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 130      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 131      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 132      ; 181        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 133      ; 182        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 134      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 135      ; 185        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 136      ; 187        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 137      ; 190        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 138      ; 191        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 139      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 140      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 141      ; 195        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 142      ; 201        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 143      ; 202        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 144      ; 203        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; EPAD     ;            ;          ; GND                                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+------------------------------------------+
; I/O Assignment Warnings                  ;
+----------+-------------------------------+
; Pin Name ; Reason                        ;
+----------+-------------------------------+
; OSC_CLK  ; Incomplete set of assignments ;
; RESET_N  ; Incomplete set of assignments ;
; OSC_CLK  ; Missing location assignment   ;
; RESET_N  ; Missing location assignment   ;
+----------+-------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+----------------+
; Compilation Hierarchy Node                                                                                                              ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Entity Name                                            ; Library Name   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+----------------+
; |My_top                                                                                                                                 ; 1626 (1)    ; 885 (0)                   ; 0 (0)         ; 44032       ; 9    ; 0            ; 0       ; 0         ; 2    ; 0            ; 741 (1)      ; 115 (0)           ; 770 (0)          ; |My_top                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; My_top                                                 ; work           ;
;    |Qsys_handshake:Label_SoC|                                                                                                           ; 1457 (0)    ; 800 (0)                   ; 0 (0)         ; 44032       ; 9    ; 0            ; 0       ; 0         ; 0    ; 0            ; 657 (0)      ; 98 (0)            ; 702 (0)          ; |My_top|Qsys_handshake:Label_SoC                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Qsys_handshake                                         ; Qsys_handshake ;
;       |Qsys_handshake_jtag_uart_0:jtag_uart_0|                                                                                          ; 167 (42)    ; 105 (13)                  ; 0 (0)         ; 1024        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 52 (19)      ; 22 (4)            ; 93 (19)          ; |My_top|Qsys_handshake:Label_SoC|Qsys_handshake_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                                                                                                                                                                                                          ; Qsys_handshake_jtag_uart_0                             ; Qsys_handshake ;
;          |Qsys_handshake_jtag_uart_0_scfifo_r:the_Qsys_handshake_jtag_uart_0_scfifo_r|                                                  ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; |My_top|Qsys_handshake:Label_SoC|Qsys_handshake_jtag_uart_0:jtag_uart_0|Qsys_handshake_jtag_uart_0_scfifo_r:the_Qsys_handshake_jtag_uart_0_scfifo_r                                                                                                                                                                                                                                                                                                                              ; Qsys_handshake_jtag_uart_0_scfifo_r                    ; Qsys_handshake ;
;             |scfifo:rfifo|                                                                                                              ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; |My_top|Qsys_handshake:Label_SoC|Qsys_handshake_jtag_uart_0:jtag_uart_0|Qsys_handshake_jtag_uart_0_scfifo_r:the_Qsys_handshake_jtag_uart_0_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                                                                                 ; scfifo                                                 ; work           ;
;                |scfifo_jr21:auto_generated|                                                                                             ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; |My_top|Qsys_handshake:Label_SoC|Qsys_handshake_jtag_uart_0:jtag_uart_0|Qsys_handshake_jtag_uart_0_scfifo_r:the_Qsys_handshake_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                                                                                                      ; scfifo_jr21                                            ; work           ;
;                   |a_dpfifo_l011:dpfifo|                                                                                                ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; |My_top|Qsys_handshake:Label_SoC|Qsys_handshake_jtag_uart_0:jtag_uart_0|Qsys_handshake_jtag_uart_0_scfifo_r:the_Qsys_handshake_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo                                                                                                                                                                                                                                                                 ; a_dpfifo_l011                                          ; work           ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 14 (8)      ; 8 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 8 (2)            ; |My_top|Qsys_handshake:Label_SoC|Qsys_handshake_jtag_uart_0:jtag_uart_0|Qsys_handshake_jtag_uart_0_scfifo_r:the_Qsys_handshake_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                                         ; a_fefifo_7cf                                           ; work           ;
;                         |cntr_do7:count_usedw|                                                                                          ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |My_top|Qsys_handshake:Label_SoC|Qsys_handshake_jtag_uart_0:jtag_uart_0|Qsys_handshake_jtag_uart_0_scfifo_r:the_Qsys_handshake_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                                                                                                    ; cntr_do7                                               ; work           ;
;                      |altsyncram_nio1:FIFOram|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |My_top|Qsys_handshake:Label_SoC|Qsys_handshake_jtag_uart_0:jtag_uart_0|Qsys_handshake_jtag_uart_0_scfifo_r:the_Qsys_handshake_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram                                                                                                                                                                                                                                         ; altsyncram_nio1                                        ; work           ;
;                      |cntr_1ob:rd_ptr_count|                                                                                            ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |My_top|Qsys_handshake:Label_SoC|Qsys_handshake_jtag_uart_0:jtag_uart_0|Qsys_handshake_jtag_uart_0_scfifo_r:the_Qsys_handshake_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                                                                                                           ; cntr_1ob                                               ; work           ;
;                      |cntr_1ob:wr_ptr|                                                                                                  ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |My_top|Qsys_handshake:Label_SoC|Qsys_handshake_jtag_uart_0:jtag_uart_0|Qsys_handshake_jtag_uart_0_scfifo_r:the_Qsys_handshake_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                                                                                                 ; cntr_1ob                                               ; work           ;
;          |Qsys_handshake_jtag_uart_0_scfifo_w:the_Qsys_handshake_jtag_uart_0_scfifo_w|                                                  ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |My_top|Qsys_handshake:Label_SoC|Qsys_handshake_jtag_uart_0:jtag_uart_0|Qsys_handshake_jtag_uart_0_scfifo_w:the_Qsys_handshake_jtag_uart_0_scfifo_w                                                                                                                                                                                                                                                                                                                              ; Qsys_handshake_jtag_uart_0_scfifo_w                    ; Qsys_handshake ;
;             |scfifo:wfifo|                                                                                                              ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |My_top|Qsys_handshake:Label_SoC|Qsys_handshake_jtag_uart_0:jtag_uart_0|Qsys_handshake_jtag_uart_0_scfifo_w:the_Qsys_handshake_jtag_uart_0_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                                                                                 ; scfifo                                                 ; work           ;
;                |scfifo_jr21:auto_generated|                                                                                             ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |My_top|Qsys_handshake:Label_SoC|Qsys_handshake_jtag_uart_0:jtag_uart_0|Qsys_handshake_jtag_uart_0_scfifo_w:the_Qsys_handshake_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                                                                                                      ; scfifo_jr21                                            ; work           ;
;                   |a_dpfifo_l011:dpfifo|                                                                                                ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |My_top|Qsys_handshake:Label_SoC|Qsys_handshake_jtag_uart_0:jtag_uart_0|Qsys_handshake_jtag_uart_0_scfifo_w:the_Qsys_handshake_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo                                                                                                                                                                                                                                                                 ; a_dpfifo_l011                                          ; work           ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 13 (7)      ; 8 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 8 (2)            ; |My_top|Qsys_handshake:Label_SoC|Qsys_handshake_jtag_uart_0:jtag_uart_0|Qsys_handshake_jtag_uart_0_scfifo_w:the_Qsys_handshake_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                                         ; a_fefifo_7cf                                           ; work           ;
;                         |cntr_do7:count_usedw|                                                                                          ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |My_top|Qsys_handshake:Label_SoC|Qsys_handshake_jtag_uart_0:jtag_uart_0|Qsys_handshake_jtag_uart_0_scfifo_w:the_Qsys_handshake_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                                                                                                    ; cntr_do7                                               ; work           ;
;                      |altsyncram_nio1:FIFOram|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |My_top|Qsys_handshake:Label_SoC|Qsys_handshake_jtag_uart_0:jtag_uart_0|Qsys_handshake_jtag_uart_0_scfifo_w:the_Qsys_handshake_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram                                                                                                                                                                                                                                         ; altsyncram_nio1                                        ; work           ;
;                      |cntr_1ob:rd_ptr_count|                                                                                            ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |My_top|Qsys_handshake:Label_SoC|Qsys_handshake_jtag_uart_0:jtag_uart_0|Qsys_handshake_jtag_uart_0_scfifo_w:the_Qsys_handshake_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                                                                                                           ; cntr_1ob                                               ; work           ;
;                      |cntr_1ob:wr_ptr|                                                                                                  ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |My_top|Qsys_handshake:Label_SoC|Qsys_handshake_jtag_uart_0:jtag_uart_0|Qsys_handshake_jtag_uart_0_scfifo_w:the_Qsys_handshake_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                                                                                                 ; cntr_1ob                                               ; work           ;
;          |alt_jtag_atlantic:Qsys_handshake_jtag_uart_0_alt_jtag_atlantic|                                                               ; 74 (74)     ; 52 (52)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 22 (22)      ; 18 (18)           ; 34 (34)          ; |My_top|Qsys_handshake:Label_SoC|Qsys_handshake_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_handshake_jtag_uart_0_alt_jtag_atlantic                                                                                                                                                                                                                                                                                                                                           ; alt_jtag_atlantic                                      ; work           ;
;       |Qsys_handshake_mm_interconnect_0:mm_interconnect_0|                                                                              ; 273 (0)     ; 96 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 129 (0)      ; 2 (0)             ; 142 (0)          ; |My_top|Qsys_handshake:Label_SoC|Qsys_handshake_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                                                                              ; Qsys_handshake_mm_interconnect_0                       ; Qsys_handshake ;
;          |Qsys_handshake_mm_interconnect_0_cmd_demux:cmd_demux|                                                                         ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 0 (0)            ; |My_top|Qsys_handshake:Label_SoC|Qsys_handshake_mm_interconnect_0:mm_interconnect_0|Qsys_handshake_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                                                                         ; Qsys_handshake_mm_interconnect_0_cmd_demux             ; Qsys_handshake ;
;          |Qsys_handshake_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                 ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |My_top|Qsys_handshake:Label_SoC|Qsys_handshake_mm_interconnect_0:mm_interconnect_0|Qsys_handshake_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                                                                                                 ; Qsys_handshake_mm_interconnect_0_cmd_demux_001         ; Qsys_handshake ;
;          |Qsys_handshake_mm_interconnect_0_cmd_demux_001:rsp_demux_002|                                                                 ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |My_top|Qsys_handshake:Label_SoC|Qsys_handshake_mm_interconnect_0:mm_interconnect_0|Qsys_handshake_mm_interconnect_0_cmd_demux_001:rsp_demux_002                                                                                                                                                                                                                                                                                                                                 ; Qsys_handshake_mm_interconnect_0_cmd_demux_001         ; Qsys_handshake ;
;          |Qsys_handshake_mm_interconnect_0_cmd_demux_001:rsp_demux_003|                                                                 ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |My_top|Qsys_handshake:Label_SoC|Qsys_handshake_mm_interconnect_0:mm_interconnect_0|Qsys_handshake_mm_interconnect_0_cmd_demux_001:rsp_demux_003                                                                                                                                                                                                                                                                                                                                 ; Qsys_handshake_mm_interconnect_0_cmd_demux_001         ; Qsys_handshake ;
;          |Qsys_handshake_mm_interconnect_0_cmd_mux_002:cmd_mux_002|                                                                     ; 55 (52)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (3)        ; 1 (1)             ; 50 (47)          ; |My_top|Qsys_handshake:Label_SoC|Qsys_handshake_mm_interconnect_0:mm_interconnect_0|Qsys_handshake_mm_interconnect_0_cmd_mux_002:cmd_mux_002                                                                                                                                                                                                                                                                                                                                     ; Qsys_handshake_mm_interconnect_0_cmd_mux_002           ; Qsys_handshake ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 3 (3)            ; |My_top|Qsys_handshake:Label_SoC|Qsys_handshake_mm_interconnect_0:mm_interconnect_0|Qsys_handshake_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                        ; altera_merlin_arbitrator                               ; Qsys_handshake ;
;          |Qsys_handshake_mm_interconnect_0_cmd_mux_002:cmd_mux_003|                                                                     ; 55 (53)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 48 (48)      ; 0 (0)             ; 7 (3)            ; |My_top|Qsys_handshake:Label_SoC|Qsys_handshake_mm_interconnect_0:mm_interconnect_0|Qsys_handshake_mm_interconnect_0_cmd_mux_002:cmd_mux_003                                                                                                                                                                                                                                                                                                                                     ; Qsys_handshake_mm_interconnect_0_cmd_mux_002           ; Qsys_handshake ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |My_top|Qsys_handshake:Label_SoC|Qsys_handshake_mm_interconnect_0:mm_interconnect_0|Qsys_handshake_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                        ; altera_merlin_arbitrator                               ; Qsys_handshake ;
;          |Qsys_handshake_mm_interconnect_0_router:router|                                                                               ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; |My_top|Qsys_handshake:Label_SoC|Qsys_handshake_mm_interconnect_0:mm_interconnect_0|Qsys_handshake_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                                                                                               ; Qsys_handshake_mm_interconnect_0_router                ; Qsys_handshake ;
;          |Qsys_handshake_mm_interconnect_0_router_001:router_001|                                                                       ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |My_top|Qsys_handshake:Label_SoC|Qsys_handshake_mm_interconnect_0:mm_interconnect_0|Qsys_handshake_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                                                                                                       ; Qsys_handshake_mm_interconnect_0_router_001            ; Qsys_handshake ;
;          |Qsys_handshake_mm_interconnect_0_rsp_mux:rsp_mux|                                                                             ; 35 (35)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 0 (0)             ; 20 (20)          ; |My_top|Qsys_handshake:Label_SoC|Qsys_handshake_mm_interconnect_0:mm_interconnect_0|Qsys_handshake_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                                                                             ; Qsys_handshake_mm_interconnect_0_rsp_mux               ; Qsys_handshake ;
;          |Qsys_handshake_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                     ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 2 (2)            ; |My_top|Qsys_handshake:Label_SoC|Qsys_handshake_mm_interconnect_0:mm_interconnect_0|Qsys_handshake_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                                                                                                                     ; Qsys_handshake_mm_interconnect_0_rsp_mux_001           ; Qsys_handshake ;
;          |altera_avalon_sc_fifo:handshake_memory_0_avalon_slave_agent_rsp_fifo|                                                         ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 2 (2)            ; |My_top|Qsys_handshake:Label_SoC|Qsys_handshake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:handshake_memory_0_avalon_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                                  ; Qsys_handshake ;
;          |altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|                                                           ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 2 (2)            ; |My_top|Qsys_handshake:Label_SoC|Qsys_handshake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                                  ; Qsys_handshake ;
;          |altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|                                                            ; 11 (11)     ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 1 (1)             ; 5 (5)            ; |My_top|Qsys_handshake:Label_SoC|Qsys_handshake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                                  ; Qsys_handshake ;
;          |altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|                                                                     ; 10 (10)     ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 6 (6)            ; |My_top|Qsys_handshake:Label_SoC|Qsys_handshake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                                  ; Qsys_handshake ;
;          |altera_merlin_master_agent:nios2_gen2_0_data_master_agent|                                                                    ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |My_top|Qsys_handshake:Label_SoC|Qsys_handshake_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                                                                                                                                                                                                                                                                    ; altera_merlin_master_agent                             ; Qsys_handshake ;
;          |altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent|                                                             ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |My_top|Qsys_handshake:Label_SoC|Qsys_handshake_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent                                                                                                                                                                                                                                                                                                                             ; altera_merlin_master_agent                             ; Qsys_handshake ;
;          |altera_merlin_master_translator:nios2_gen2_0_data_master_translator|                                                          ; 9 (9)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 3 (3)            ; |My_top|Qsys_handshake:Label_SoC|Qsys_handshake_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator                                                                                                                                                                                                                                                                                                                          ; altera_merlin_master_translator                        ; Qsys_handshake ;
;          |altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|                                                   ; 3 (3)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; |My_top|Qsys_handshake:Label_SoC|Qsys_handshake_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator                                                                                                                                                                                                                                                                                                                   ; altera_merlin_master_translator                        ; Qsys_handshake ;
;          |altera_merlin_slave_agent:handshake_memory_0_avalon_slave_agent|                                                              ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |My_top|Qsys_handshake:Label_SoC|Qsys_handshake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:handshake_memory_0_avalon_slave_agent                                                                                                                                                                                                                                                                                                                              ; altera_merlin_slave_agent                              ; Qsys_handshake ;
;          |altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|                                                                 ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |My_top|Qsys_handshake:Label_SoC|Qsys_handshake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent                                                                                                                                                                                                                                                                                                                                 ; altera_merlin_slave_agent                              ; Qsys_handshake ;
;          |altera_merlin_slave_translator:handshake_memory_0_avalon_slave_translator|                                                    ; 11 (11)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 9 (9)            ; |My_top|Qsys_handshake:Label_SoC|Qsys_handshake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:handshake_memory_0_avalon_slave_translator                                                                                                                                                                                                                                                                                                                    ; altera_merlin_slave_translator                         ; Qsys_handshake ;
;          |altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|                                                      ; 23 (23)     ; 23 (23)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 23 (23)          ; |My_top|Qsys_handshake:Label_SoC|Qsys_handshake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                                                                                                                                                                                                      ; altera_merlin_slave_translator                         ; Qsys_handshake ;
;          |altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|                                                       ; 33 (33)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 33 (33)          ; |My_top|Qsys_handshake:Label_SoC|Qsys_handshake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                                                                                                                                                                                                                       ; altera_merlin_slave_translator                         ; Qsys_handshake ;
;          |altera_merlin_slave_translator:onchip_memory2_0_s1_translator|                                                                ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |My_top|Qsys_handshake:Label_SoC|Qsys_handshake_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                                                                                                                                                                                                ; altera_merlin_slave_translator                         ; Qsys_handshake ;
;       |Qsys_handshake_nios2_gen2_0:nios2_gen2_0|                                                                                        ; 1063 (0)    ; 571 (0)                   ; 0 (0)         ; 10240       ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 471 (0)      ; 57 (0)            ; 535 (0)          ; |My_top|Qsys_handshake:Label_SoC|Qsys_handshake_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                                                                                                                                                                                                                        ; Qsys_handshake_nios2_gen2_0                            ; Qsys_handshake ;
;          |Qsys_handshake_nios2_gen2_0_cpu:cpu|                                                                                          ; 1063 (675)  ; 571 (302)                 ; 0 (0)         ; 10240       ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 471 (352)    ; 57 (7)            ; 535 (316)        ; |My_top|Qsys_handshake:Label_SoC|Qsys_handshake_nios2_gen2_0:nios2_gen2_0|Qsys_handshake_nios2_gen2_0_cpu:cpu                                                                                                                                                                                                                                                                                                                                                                    ; Qsys_handshake_nios2_gen2_0_cpu                        ; Qsys_handshake ;
;             |Qsys_handshake_nios2_gen2_0_cpu_nios2_oci:the_Qsys_handshake_nios2_gen2_0_cpu_nios2_oci|                                   ; 388 (84)    ; 269 (80)                  ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 119 (4)      ; 50 (4)            ; 219 (76)         ; |My_top|Qsys_handshake:Label_SoC|Qsys_handshake_nios2_gen2_0:nios2_gen2_0|Qsys_handshake_nios2_gen2_0_cpu:cpu|Qsys_handshake_nios2_gen2_0_cpu_nios2_oci:the_Qsys_handshake_nios2_gen2_0_cpu_nios2_oci                                                                                                                                                                                                                                                                            ; Qsys_handshake_nios2_gen2_0_cpu_nios2_oci              ; Qsys_handshake ;
;                |Qsys_handshake_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_handshake_nios2_gen2_0_cpu_debug_slave_wrapper|            ; 138 (0)     ; 96 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 42 (0)       ; 43 (0)            ; 53 (0)           ; |My_top|Qsys_handshake:Label_SoC|Qsys_handshake_nios2_gen2_0:nios2_gen2_0|Qsys_handshake_nios2_gen2_0_cpu:cpu|Qsys_handshake_nios2_gen2_0_cpu_nios2_oci:the_Qsys_handshake_nios2_gen2_0_cpu_nios2_oci|Qsys_handshake_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_handshake_nios2_gen2_0_cpu_debug_slave_wrapper                                                                                                                                                                ; Qsys_handshake_nios2_gen2_0_cpu_debug_slave_wrapper    ; Qsys_handshake ;
;                   |Qsys_handshake_nios2_gen2_0_cpu_debug_slave_sysclk:the_Qsys_handshake_nios2_gen2_0_cpu_debug_slave_sysclk|           ; 52 (48)     ; 49 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 37 (34)           ; 12 (11)          ; |My_top|Qsys_handshake:Label_SoC|Qsys_handshake_nios2_gen2_0:nios2_gen2_0|Qsys_handshake_nios2_gen2_0_cpu:cpu|Qsys_handshake_nios2_gen2_0_cpu_nios2_oci:the_Qsys_handshake_nios2_gen2_0_cpu_nios2_oci|Qsys_handshake_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_handshake_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_handshake_nios2_gen2_0_cpu_debug_slave_sysclk:the_Qsys_handshake_nios2_gen2_0_cpu_debug_slave_sysclk                                                      ; Qsys_handshake_nios2_gen2_0_cpu_debug_slave_sysclk     ; Qsys_handshake ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |My_top|Qsys_handshake:Label_SoC|Qsys_handshake_nios2_gen2_0:nios2_gen2_0|Qsys_handshake_nios2_gen2_0_cpu:cpu|Qsys_handshake_nios2_gen2_0_cpu_nios2_oci:the_Qsys_handshake_nios2_gen2_0_cpu_nios2_oci|Qsys_handshake_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_handshake_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_handshake_nios2_gen2_0_cpu_debug_slave_sysclk:the_Qsys_handshake_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; altera_std_synchronizer                                ; work           ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |My_top|Qsys_handshake:Label_SoC|Qsys_handshake_nios2_gen2_0:nios2_gen2_0|Qsys_handshake_nios2_gen2_0_cpu:cpu|Qsys_handshake_nios2_gen2_0_cpu_nios2_oci:the_Qsys_handshake_nios2_gen2_0_cpu_nios2_oci|Qsys_handshake_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_handshake_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_handshake_nios2_gen2_0_cpu_debug_slave_sysclk:the_Qsys_handshake_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; altera_std_synchronizer                                ; work           ;
;                   |Qsys_handshake_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_handshake_nios2_gen2_0_cpu_debug_slave_tck|                 ; 90 (87)     ; 47 (43)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 36 (36)      ; 6 (4)             ; 48 (47)          ; |My_top|Qsys_handshake:Label_SoC|Qsys_handshake_nios2_gen2_0:nios2_gen2_0|Qsys_handshake_nios2_gen2_0_cpu:cpu|Qsys_handshake_nios2_gen2_0_cpu_nios2_oci:the_Qsys_handshake_nios2_gen2_0_cpu_nios2_oci|Qsys_handshake_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_handshake_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_handshake_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_handshake_nios2_gen2_0_cpu_debug_slave_tck                                                            ; Qsys_handshake_nios2_gen2_0_cpu_debug_slave_tck        ; Qsys_handshake ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |My_top|Qsys_handshake:Label_SoC|Qsys_handshake_nios2_gen2_0:nios2_gen2_0|Qsys_handshake_nios2_gen2_0_cpu:cpu|Qsys_handshake_nios2_gen2_0_cpu_nios2_oci:the_Qsys_handshake_nios2_gen2_0_cpu_nios2_oci|Qsys_handshake_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_handshake_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_handshake_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_handshake_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; altera_std_synchronizer                                ; work           ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |My_top|Qsys_handshake:Label_SoC|Qsys_handshake_nios2_gen2_0:nios2_gen2_0|Qsys_handshake_nios2_gen2_0_cpu:cpu|Qsys_handshake_nios2_gen2_0_cpu_nios2_oci:the_Qsys_handshake_nios2_gen2_0_cpu_nios2_oci|Qsys_handshake_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_handshake_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_handshake_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_handshake_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; altera_std_synchronizer                                ; work           ;
;                   |sld_virtual_jtag_basic:Qsys_handshake_nios2_gen2_0_cpu_debug_slave_phy|                                              ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 1 (1)            ; |My_top|Qsys_handshake:Label_SoC|Qsys_handshake_nios2_gen2_0:nios2_gen2_0|Qsys_handshake_nios2_gen2_0_cpu:cpu|Qsys_handshake_nios2_gen2_0_cpu_nios2_oci:the_Qsys_handshake_nios2_gen2_0_cpu_nios2_oci|Qsys_handshake_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_handshake_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:Qsys_handshake_nios2_gen2_0_cpu_debug_slave_phy                                                                                         ; sld_virtual_jtag_basic                                 ; work           ;
;                |Qsys_handshake_nios2_gen2_0_cpu_nios2_avalon_reg:the_Qsys_handshake_nios2_gen2_0_cpu_nios2_avalon_reg|                  ; 10 (10)     ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 3 (3)            ; |My_top|Qsys_handshake:Label_SoC|Qsys_handshake_nios2_gen2_0:nios2_gen2_0|Qsys_handshake_nios2_gen2_0_cpu:cpu|Qsys_handshake_nios2_gen2_0_cpu_nios2_oci:the_Qsys_handshake_nios2_gen2_0_cpu_nios2_oci|Qsys_handshake_nios2_gen2_0_cpu_nios2_avalon_reg:the_Qsys_handshake_nios2_gen2_0_cpu_nios2_avalon_reg                                                                                                                                                                      ; Qsys_handshake_nios2_gen2_0_cpu_nios2_avalon_reg       ; Qsys_handshake ;
;                |Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_break:the_Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_break|                    ; 33 (33)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 32 (32)          ; |My_top|Qsys_handshake:Label_SoC|Qsys_handshake_nios2_gen2_0:nios2_gen2_0|Qsys_handshake_nios2_gen2_0_cpu:cpu|Qsys_handshake_nios2_gen2_0_cpu_nios2_oci:the_Qsys_handshake_nios2_gen2_0_cpu_nios2_oci|Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_break:the_Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_break                                                                                                                                                                        ; Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_break        ; Qsys_handshake ;
;                |Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_debug:the_Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_debug|                    ; 11 (9)      ; 9 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 2 (0)             ; 7 (7)            ; |My_top|Qsys_handshake:Label_SoC|Qsys_handshake_nios2_gen2_0:nios2_gen2_0|Qsys_handshake_nios2_gen2_0_cpu:cpu|Qsys_handshake_nios2_gen2_0_cpu_nios2_oci:the_Qsys_handshake_nios2_gen2_0_cpu_nios2_oci|Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_debug:the_Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_debug                                                                                                                                                                        ; Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_debug        ; Qsys_handshake ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                 ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |My_top|Qsys_handshake:Label_SoC|Qsys_handshake_nios2_gen2_0:nios2_gen2_0|Qsys_handshake_nios2_gen2_0_cpu:cpu|Qsys_handshake_nios2_gen2_0_cpu_nios2_oci:the_Qsys_handshake_nios2_gen2_0_cpu_nios2_oci|Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_debug:the_Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                    ; altera_std_synchronizer                                ; work           ;
;                |Qsys_handshake_nios2_gen2_0_cpu_nios2_ocimem:the_Qsys_handshake_nios2_gen2_0_cpu_nios2_ocimem|                          ; 115 (115)   ; 49 (49)                   ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 63 (63)      ; 1 (1)             ; 51 (51)          ; |My_top|Qsys_handshake:Label_SoC|Qsys_handshake_nios2_gen2_0:nios2_gen2_0|Qsys_handshake_nios2_gen2_0_cpu:cpu|Qsys_handshake_nios2_gen2_0_cpu_nios2_oci:the_Qsys_handshake_nios2_gen2_0_cpu_nios2_oci|Qsys_handshake_nios2_gen2_0_cpu_nios2_ocimem:the_Qsys_handshake_nios2_gen2_0_cpu_nios2_ocimem                                                                                                                                                                              ; Qsys_handshake_nios2_gen2_0_cpu_nios2_ocimem           ; Qsys_handshake ;
;                   |Qsys_handshake_nios2_gen2_0_cpu_ociram_sp_ram_module:Qsys_handshake_nios2_gen2_0_cpu_ociram_sp_ram|                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |My_top|Qsys_handshake:Label_SoC|Qsys_handshake_nios2_gen2_0:nios2_gen2_0|Qsys_handshake_nios2_gen2_0_cpu:cpu|Qsys_handshake_nios2_gen2_0_cpu_nios2_oci:the_Qsys_handshake_nios2_gen2_0_cpu_nios2_oci|Qsys_handshake_nios2_gen2_0_cpu_nios2_ocimem:the_Qsys_handshake_nios2_gen2_0_cpu_nios2_ocimem|Qsys_handshake_nios2_gen2_0_cpu_ociram_sp_ram_module:Qsys_handshake_nios2_gen2_0_cpu_ociram_sp_ram                                                                           ; Qsys_handshake_nios2_gen2_0_cpu_ociram_sp_ram_module   ; Qsys_handshake ;
;                      |altsyncram:the_altsyncram|                                                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |My_top|Qsys_handshake:Label_SoC|Qsys_handshake_nios2_gen2_0:nios2_gen2_0|Qsys_handshake_nios2_gen2_0_cpu:cpu|Qsys_handshake_nios2_gen2_0_cpu_nios2_oci:the_Qsys_handshake_nios2_gen2_0_cpu_nios2_oci|Qsys_handshake_nios2_gen2_0_cpu_nios2_ocimem:the_Qsys_handshake_nios2_gen2_0_cpu_nios2_ocimem|Qsys_handshake_nios2_gen2_0_cpu_ociram_sp_ram_module:Qsys_handshake_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; altsyncram                                             ; work           ;
;                         |altsyncram_ac71:auto_generated|                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |My_top|Qsys_handshake:Label_SoC|Qsys_handshake_nios2_gen2_0:nios2_gen2_0|Qsys_handshake_nios2_gen2_0_cpu:cpu|Qsys_handshake_nios2_gen2_0_cpu_nios2_oci:the_Qsys_handshake_nios2_gen2_0_cpu_nios2_oci|Qsys_handshake_nios2_gen2_0_cpu_nios2_ocimem:the_Qsys_handshake_nios2_gen2_0_cpu_nios2_ocimem|Qsys_handshake_nios2_gen2_0_cpu_ociram_sp_ram_module:Qsys_handshake_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated                  ; altsyncram_ac71                                        ; work           ;
;             |Qsys_handshake_nios2_gen2_0_cpu_register_bank_a_module:Qsys_handshake_nios2_gen2_0_cpu_register_bank_a|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |My_top|Qsys_handshake:Label_SoC|Qsys_handshake_nios2_gen2_0:nios2_gen2_0|Qsys_handshake_nios2_gen2_0_cpu:cpu|Qsys_handshake_nios2_gen2_0_cpu_register_bank_a_module:Qsys_handshake_nios2_gen2_0_cpu_register_bank_a                                                                                                                                                                                                                                                             ; Qsys_handshake_nios2_gen2_0_cpu_register_bank_a_module ; Qsys_handshake ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |My_top|Qsys_handshake:Label_SoC|Qsys_handshake_nios2_gen2_0:nios2_gen2_0|Qsys_handshake_nios2_gen2_0_cpu:cpu|Qsys_handshake_nios2_gen2_0_cpu_register_bank_a_module:Qsys_handshake_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                                                   ; altsyncram                                             ; work           ;
;                   |altsyncram_6mc1:auto_generated|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |My_top|Qsys_handshake:Label_SoC|Qsys_handshake_nios2_gen2_0:nios2_gen2_0|Qsys_handshake_nios2_gen2_0_cpu:cpu|Qsys_handshake_nios2_gen2_0_cpu_register_bank_a_module:Qsys_handshake_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated                                                                                                                                                                                                    ; altsyncram_6mc1                                        ; work           ;
;             |Qsys_handshake_nios2_gen2_0_cpu_register_bank_b_module:Qsys_handshake_nios2_gen2_0_cpu_register_bank_b|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |My_top|Qsys_handshake:Label_SoC|Qsys_handshake_nios2_gen2_0:nios2_gen2_0|Qsys_handshake_nios2_gen2_0_cpu:cpu|Qsys_handshake_nios2_gen2_0_cpu_register_bank_b_module:Qsys_handshake_nios2_gen2_0_cpu_register_bank_b                                                                                                                                                                                                                                                             ; Qsys_handshake_nios2_gen2_0_cpu_register_bank_b_module ; Qsys_handshake ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |My_top|Qsys_handshake:Label_SoC|Qsys_handshake_nios2_gen2_0:nios2_gen2_0|Qsys_handshake_nios2_gen2_0_cpu:cpu|Qsys_handshake_nios2_gen2_0_cpu_register_bank_b_module:Qsys_handshake_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                                                   ; altsyncram                                             ; work           ;
;                   |altsyncram_6mc1:auto_generated|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |My_top|Qsys_handshake:Label_SoC|Qsys_handshake_nios2_gen2_0:nios2_gen2_0|Qsys_handshake_nios2_gen2_0_cpu:cpu|Qsys_handshake_nios2_gen2_0_cpu_register_bank_b_module:Qsys_handshake_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated                                                                                                                                                                                                    ; altsyncram_6mc1                                        ; work           ;
;       |Qsys_handshake_onchip_memory2_0:onchip_memory2_0|                                                                                ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |My_top|Qsys_handshake:Label_SoC|Qsys_handshake_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                                                                                                                                                                                                ; Qsys_handshake_onchip_memory2_0                        ; Qsys_handshake ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |My_top|Qsys_handshake:Label_SoC|Qsys_handshake_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                                      ; altsyncram                                             ; work           ;
;             |altsyncram_srh1:auto_generated|                                                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |My_top|Qsys_handshake:Label_SoC|Qsys_handshake_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_srh1:auto_generated                                                                                                                                                                                                                                                                                                                                       ; altsyncram_srh1                                        ; work           ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 17 (11)     ; 16 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 9 (5)             ; 8 (6)            ; |My_top|Qsys_handshake:Label_SoC|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                                                          ; altera_reset_controller                                ; Qsys_handshake ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |My_top|Qsys_handshake:Label_SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                                                                           ; altera_reset_synchronizer                              ; Qsys_handshake ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |My_top|Qsys_handshake:Label_SoC|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                                               ; altera_reset_synchronizer                              ; Qsys_handshake ;
;       |memory_top:handshake_memory_0|                                                                                                   ; 18 (0)      ; 12 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (0)        ; 8 (0)             ; 6 (0)            ; |My_top|Qsys_handshake:Label_SoC|memory_top:handshake_memory_0                                                                                                                                                                                                                                                                                                                                                                                                                   ; memory_top                                             ; qsys_handshake ;
;          |memory:my_memory|                                                                                                             ; 9 (9)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 8 (8)             ; 0 (0)            ; |My_top|Qsys_handshake:Label_SoC|memory_top:handshake_memory_0|memory:my_memory                                                                                                                                                                                                                                                                                                                                                                                                  ; memory                                                 ; qsys_handshake ;
;          |memory_state_machine:my_memory_fsm|                                                                                           ; 9 (9)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 6 (6)            ; |My_top|Qsys_handshake:Label_SoC|memory_top:handshake_memory_0|memory_state_machine:my_memory_fsm                                                                                                                                                                                                                                                                                                                                                                                ; memory_state_machine                                   ; qsys_handshake ;
;    |sld_hub:auto_hub|                                                                                                                   ; 168 (1)     ; 85 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 83 (1)       ; 17 (0)            ; 68 (0)           ; |My_top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; sld_hub                                                ; altera_sld     ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 167 (0)     ; 85 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 82 (0)       ; 17 (0)            ; 68 (0)           ; |My_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                                                                                                         ; alt_sld_fab_with_jtag_input                            ; altera_sld     ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 167 (0)     ; 85 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 82 (0)       ; 17 (0)            ; 68 (0)           ; |My_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                                                                                                      ; alt_sld_fab                                            ; alt_sld_fab    ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 167 (7)     ; 85 (6)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 82 (1)       ; 17 (3)            ; 68 (0)           ; |My_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                                                                                                  ; alt_sld_fab_alt_sld_fab                                ; alt_sld_fab    ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 163 (0)     ; 79 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 81 (0)       ; 14 (0)            ; 68 (0)           ; |My_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                                                                                      ; alt_sld_fab_alt_sld_fab_sldfabric                      ; alt_sld_fab    ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 163 (118)   ; 79 (51)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 81 (64)      ; 14 (12)           ; 68 (43)          ; |My_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                                                                                         ; sld_jtag_hub                                           ; work           ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 24 (24)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 0 (0)             ; 9 (9)            ; |My_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                                                                                                 ; sld_rom_sr                                             ; work           ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 21 (21)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 2 (2)             ; 17 (17)          ; |My_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                                                                                               ; sld_shadow_jsm                                         ; altera_sld     ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+----------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                     ;
+---------+----------+---------------+---------------+-----------------------+-----+------+
; Name    ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+---------+----------+---------------+---------------+-----------------------+-----+------+
; OSC_CLK ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; RESET_N ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
+---------+----------+---------------+---------------+-----------------------+-----+------+


+---------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                      ;
+---------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                   ; Pad To Core Index ; Setting ;
+---------------------------------------------------------------------------------------+-------------------+---------+
; OSC_CLK                                                                               ;                   ;         ;
; RESET_N                                                                               ;                   ;         ;
;      - Qsys_handshake:Label_SoC|altera_reset_controller:rst_controller|merged_reset~0 ; 0                 ; 6       ;
+---------------------------------------------------------------------------------------+-------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Location           ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; OSC_CLK                                                                                                                                                                                                                                                                                                                                                                                                                                    ; PIN_23             ; 724     ; Clock                      ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; Qsys_handshake:Label_SoC|Qsys_handshake_jtag_uart_0:jtag_uart_0|Qsys_handshake_jtag_uart_0_scfifo_r:the_Qsys_handshake_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|_~2                                                                                                                                                                                                       ; LCCOMB_X11_Y11_N24 ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Qsys_handshake:Label_SoC|Qsys_handshake_jtag_uart_0:jtag_uart_0|Qsys_handshake_jtag_uart_0_scfifo_w:the_Qsys_handshake_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|_~0                                                                                                                                                                                                       ; LCCOMB_X10_Y14_N8  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Qsys_handshake:Label_SoC|Qsys_handshake_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_handshake_jtag_uart_0_alt_jtag_atlantic|r_ena~0                                                                                                                                                                                                                                                                                                     ; LCCOMB_X14_Y15_N0  ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Qsys_handshake:Label_SoC|Qsys_handshake_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_handshake_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4                                                                                                                                                                                                                                                                                               ; LCCOMB_X12_Y16_N2  ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Qsys_handshake:Label_SoC|Qsys_handshake_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_handshake_jtag_uart_0_alt_jtag_atlantic|wdata[1]~3                                                                                                                                                                                                                                                                                                  ; LCCOMB_X12_Y16_N30 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Qsys_handshake:Label_SoC|Qsys_handshake_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Qsys_handshake_jtag_uart_0_alt_jtag_atlantic|write_stalled~3                                                                                                                                                                                                                                                                                             ; LCCOMB_X12_Y16_N28 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Qsys_handshake:Label_SoC|Qsys_handshake_jtag_uart_0:jtag_uart_0|fifo_rd~1                                                                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X11_Y11_N22 ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Qsys_handshake:Label_SoC|Qsys_handshake_jtag_uart_0:jtag_uart_0|fifo_wr                                                                                                                                                                                                                                                                                                                                                                    ; FF_X10_Y14_N3      ; 15      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; Qsys_handshake:Label_SoC|Qsys_handshake_jtag_uart_0:jtag_uart_0|ien_AE~0                                                                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X11_Y11_N4  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Qsys_handshake:Label_SoC|Qsys_handshake_jtag_uart_0:jtag_uart_0|r_val~0                                                                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X13_Y15_N30 ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Qsys_handshake:Label_SoC|Qsys_handshake_jtag_uart_0:jtag_uart_0|read_0                                                                                                                                                                                                                                                                                                                                                                     ; FF_X11_Y11_N15     ; 16      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; Qsys_handshake:Label_SoC|Qsys_handshake_jtag_uart_0:jtag_uart_0|wr_rfifo                                                                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X10_Y13_N0  ; 14      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; Qsys_handshake:Label_SoC|Qsys_handshake_mm_interconnect_0:mm_interconnect_0|Qsys_handshake_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                                                    ; LCCOMB_X16_Y11_N14 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Qsys_handshake:Label_SoC|Qsys_handshake_mm_interconnect_0:mm_interconnect_0|Qsys_handshake_mm_interconnect_0_cmd_mux_002:cmd_mux_002|update_grant~1                                                                                                                                                                                                                                                                                        ; LCCOMB_X16_Y11_N0  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Qsys_handshake:Label_SoC|Qsys_handshake_mm_interconnect_0:mm_interconnect_0|Qsys_handshake_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                                                    ; LCCOMB_X13_Y7_N26  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Qsys_handshake:Label_SoC|Qsys_handshake_mm_interconnect_0:mm_interconnect_0|Qsys_handshake_mm_interconnect_0_cmd_mux_002:cmd_mux_003|update_grant~1                                                                                                                                                                                                                                                                                        ; LCCOMB_X17_Y6_N16  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Qsys_handshake:Label_SoC|Qsys_handshake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1                                                                                                                                                                                                                                                                                ; LCCOMB_X12_Y10_N8  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Qsys_handshake:Label_SoC|Qsys_handshake_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~0                                                                                                                                                                                                                                                                                         ; LCCOMB_X17_Y6_N0   ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Qsys_handshake:Label_SoC|Qsys_handshake_nios2_gen2_0:nios2_gen2_0|Qsys_handshake_nios2_gen2_0_cpu:cpu|D_ctrl_mem8~1                                                                                                                                                                                                                                                                                                                        ; LCCOMB_X22_Y13_N30 ; 12      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; Qsys_handshake:Label_SoC|Qsys_handshake_nios2_gen2_0:nios2_gen2_0|Qsys_handshake_nios2_gen2_0_cpu:cpu|D_iw[2]                                                                                                                                                                                                                                                                                                                              ; FF_X13_Y13_N27     ; 26      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; Qsys_handshake:Label_SoC|Qsys_handshake_nios2_gen2_0:nios2_gen2_0|Qsys_handshake_nios2_gen2_0_cpu:cpu|E_alu_result~0                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X17_Y9_N8   ; 63      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; Qsys_handshake:Label_SoC|Qsys_handshake_nios2_gen2_0:nios2_gen2_0|Qsys_handshake_nios2_gen2_0_cpu:cpu|E_new_inst                                                                                                                                                                                                                                                                                                                           ; FF_X13_Y11_N5      ; 42      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; Qsys_handshake:Label_SoC|Qsys_handshake_nios2_gen2_0:nios2_gen2_0|Qsys_handshake_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                                                                                                                                                                                                                                                                       ; FF_X14_Y11_N31     ; 29      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Qsys_handshake:Label_SoC|Qsys_handshake_nios2_gen2_0:nios2_gen2_0|Qsys_handshake_nios2_gen2_0_cpu:cpu|F_valid~0                                                                                                                                                                                                                                                                                                                            ; LCCOMB_X14_Y11_N22 ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Qsys_handshake:Label_SoC|Qsys_handshake_nios2_gen2_0:nios2_gen2_0|Qsys_handshake_nios2_gen2_0_cpu:cpu|Qsys_handshake_nios2_gen2_0_cpu_nios2_oci:the_Qsys_handshake_nios2_gen2_0_cpu_nios2_oci|Qsys_handshake_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_handshake_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_handshake_nios2_gen2_0_cpu_debug_slave_sysclk:the_Qsys_handshake_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir                  ; FF_X18_Y15_N9      ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Qsys_handshake:Label_SoC|Qsys_handshake_nios2_gen2_0:nios2_gen2_0|Qsys_handshake_nios2_gen2_0_cpu:cpu|Qsys_handshake_nios2_gen2_0_cpu_nios2_oci:the_Qsys_handshake_nios2_gen2_0_cpu_nios2_oci|Qsys_handshake_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_handshake_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_handshake_nios2_gen2_0_cpu_debug_slave_sysclk:the_Qsys_handshake_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a   ; LCCOMB_X24_Y17_N24 ; 5       ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; Qsys_handshake:Label_SoC|Qsys_handshake_nios2_gen2_0:nios2_gen2_0|Qsys_handshake_nios2_gen2_0_cpu:cpu|Qsys_handshake_nios2_gen2_0_cpu_nios2_oci:the_Qsys_handshake_nios2_gen2_0_cpu_nios2_oci|Qsys_handshake_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_handshake_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_handshake_nios2_gen2_0_cpu_debug_slave_sysclk:the_Qsys_handshake_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0 ; LCCOMB_X21_Y15_N2  ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Qsys_handshake:Label_SoC|Qsys_handshake_nios2_gen2_0:nios2_gen2_0|Qsys_handshake_nios2_gen2_0_cpu:cpu|Qsys_handshake_nios2_gen2_0_cpu_nios2_oci:the_Qsys_handshake_nios2_gen2_0_cpu_nios2_oci|Qsys_handshake_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_handshake_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_handshake_nios2_gen2_0_cpu_debug_slave_sysclk:the_Qsys_handshake_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1 ; LCCOMB_X18_Y15_N28 ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Qsys_handshake:Label_SoC|Qsys_handshake_nios2_gen2_0:nios2_gen2_0|Qsys_handshake_nios2_gen2_0_cpu:cpu|Qsys_handshake_nios2_gen2_0_cpu_nios2_oci:the_Qsys_handshake_nios2_gen2_0_cpu_nios2_oci|Qsys_handshake_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_handshake_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_handshake_nios2_gen2_0_cpu_debug_slave_sysclk:the_Qsys_handshake_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b   ; LCCOMB_X21_Y15_N4  ; 37      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; Qsys_handshake:Label_SoC|Qsys_handshake_nios2_gen2_0:nios2_gen2_0|Qsys_handshake_nios2_gen2_0_cpu:cpu|Qsys_handshake_nios2_gen2_0_cpu_nios2_oci:the_Qsys_handshake_nios2_gen2_0_cpu_nios2_oci|Qsys_handshake_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_handshake_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_handshake_nios2_gen2_0_cpu_debug_slave_sysclk:the_Qsys_handshake_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe      ; FF_X10_Y11_N17     ; 39      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Qsys_handshake:Label_SoC|Qsys_handshake_nios2_gen2_0:nios2_gen2_0|Qsys_handshake_nios2_gen2_0_cpu:cpu|Qsys_handshake_nios2_gen2_0_cpu_nios2_oci:the_Qsys_handshake_nios2_gen2_0_cpu_nios2_oci|Qsys_handshake_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_handshake_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_handshake_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_handshake_nios2_gen2_0_cpu_debug_slave_tck|sr[34]~29                    ; LCCOMB_X22_Y17_N16 ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Qsys_handshake:Label_SoC|Qsys_handshake_nios2_gen2_0:nios2_gen2_0|Qsys_handshake_nios2_gen2_0_cpu:cpu|Qsys_handshake_nios2_gen2_0_cpu_nios2_oci:the_Qsys_handshake_nios2_gen2_0_cpu_nios2_oci|Qsys_handshake_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_handshake_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_handshake_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_handshake_nios2_gen2_0_cpu_debug_slave_tck|sr[36]~21                    ; LCCOMB_X22_Y17_N18 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Qsys_handshake:Label_SoC|Qsys_handshake_nios2_gen2_0:nios2_gen2_0|Qsys_handshake_nios2_gen2_0_cpu:cpu|Qsys_handshake_nios2_gen2_0_cpu_nios2_oci:the_Qsys_handshake_nios2_gen2_0_cpu_nios2_oci|Qsys_handshake_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_handshake_nios2_gen2_0_cpu_debug_slave_wrapper|Qsys_handshake_nios2_gen2_0_cpu_debug_slave_tck:the_Qsys_handshake_nios2_gen2_0_cpu_debug_slave_tck|sr[9]~13                     ; LCCOMB_X22_Y17_N0  ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Qsys_handshake:Label_SoC|Qsys_handshake_nios2_gen2_0:nios2_gen2_0|Qsys_handshake_nios2_gen2_0_cpu:cpu|Qsys_handshake_nios2_gen2_0_cpu_nios2_oci:the_Qsys_handshake_nios2_gen2_0_cpu_nios2_oci|Qsys_handshake_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_handshake_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:Qsys_handshake_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0                                       ; LCCOMB_X22_Y17_N28 ; 39      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; Qsys_handshake:Label_SoC|Qsys_handshake_nios2_gen2_0:nios2_gen2_0|Qsys_handshake_nios2_gen2_0_cpu:cpu|Qsys_handshake_nios2_gen2_0_cpu_nios2_oci:the_Qsys_handshake_nios2_gen2_0_cpu_nios2_oci|Qsys_handshake_nios2_gen2_0_cpu_debug_slave_wrapper:the_Qsys_handshake_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:Qsys_handshake_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_uir~0                                       ; LCCOMB_X14_Y18_N18 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Qsys_handshake:Label_SoC|Qsys_handshake_nios2_gen2_0:nios2_gen2_0|Qsys_handshake_nios2_gen2_0_cpu:cpu|Qsys_handshake_nios2_gen2_0_cpu_nios2_oci:the_Qsys_handshake_nios2_gen2_0_cpu_nios2_oci|Qsys_handshake_nios2_gen2_0_cpu_nios2_avalon_reg:the_Qsys_handshake_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0                                                                                                        ; LCCOMB_X22_Y15_N20 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Qsys_handshake:Label_SoC|Qsys_handshake_nios2_gen2_0:nios2_gen2_0|Qsys_handshake_nios2_gen2_0_cpu:cpu|Qsys_handshake_nios2_gen2_0_cpu_nios2_oci:the_Qsys_handshake_nios2_gen2_0_cpu_nios2_oci|Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_break:the_Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[10]~1                                                                                                                      ; LCCOMB_X21_Y15_N24 ; 61      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Qsys_handshake:Label_SoC|Qsys_handshake_nios2_gen2_0:nios2_gen2_0|Qsys_handshake_nios2_gen2_0_cpu:cpu|Qsys_handshake_nios2_gen2_0_cpu_nios2_oci:the_Qsys_handshake_nios2_gen2_0_cpu_nios2_oci|Qsys_handshake_nios2_gen2_0_cpu_nios2_ocimem:the_Qsys_handshake_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~12                                                                                                                                  ; LCCOMB_X18_Y15_N14 ; 31      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Qsys_handshake:Label_SoC|Qsys_handshake_nios2_gen2_0:nios2_gen2_0|Qsys_handshake_nios2_gen2_0_cpu:cpu|Qsys_handshake_nios2_gen2_0_cpu_nios2_oci:the_Qsys_handshake_nios2_gen2_0_cpu_nios2_oci|Qsys_handshake_nios2_gen2_0_cpu_nios2_ocimem:the_Qsys_handshake_nios2_gen2_0_cpu_nios2_ocimem|ociram_reset_req                                                                                                                               ; LCCOMB_X16_Y14_N24 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Qsys_handshake:Label_SoC|Qsys_handshake_nios2_gen2_0:nios2_gen2_0|Qsys_handshake_nios2_gen2_0_cpu:cpu|Qsys_handshake_nios2_gen2_0_cpu_nios2_oci:the_Qsys_handshake_nios2_gen2_0_cpu_nios2_oci|Qsys_handshake_nios2_gen2_0_cpu_nios2_ocimem:the_Qsys_handshake_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~1                                                                                                                                 ; LCCOMB_X22_Y16_N4  ; 2       ; Read enable, Write enable  ; no     ; --                   ; --               ; --                        ;
; Qsys_handshake:Label_SoC|Qsys_handshake_nios2_gen2_0:nios2_gen2_0|Qsys_handshake_nios2_gen2_0_cpu:cpu|Qsys_handshake_nios2_gen2_0_cpu_nios2_oci:the_Qsys_handshake_nios2_gen2_0_cpu_nios2_oci|address[8]                                                                                                                                                                                                                                   ; FF_X17_Y12_N17     ; 36      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; Qsys_handshake:Label_SoC|Qsys_handshake_nios2_gen2_0:nios2_gen2_0|Qsys_handshake_nios2_gen2_0_cpu:cpu|R_ctrl_hi_imm16                                                                                                                                                                                                                                                                                                                      ; FF_X22_Y12_N11     ; 18      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; Qsys_handshake:Label_SoC|Qsys_handshake_nios2_gen2_0:nios2_gen2_0|Qsys_handshake_nios2_gen2_0_cpu:cpu|R_ctrl_shift_rot                                                                                                                                                                                                                                                                                                                     ; FF_X18_Y11_N9      ; 33      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; Qsys_handshake:Label_SoC|Qsys_handshake_nios2_gen2_0:nios2_gen2_0|Qsys_handshake_nios2_gen2_0_cpu:cpu|R_src1~41                                                                                                                                                                                                                                                                                                                            ; LCCOMB_X24_Y11_N28 ; 32      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; Qsys_handshake:Label_SoC|Qsys_handshake_nios2_gen2_0:nios2_gen2_0|Qsys_handshake_nios2_gen2_0_cpu:cpu|R_src2_hi~0                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X25_Y9_N20  ; 15      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; Qsys_handshake:Label_SoC|Qsys_handshake_nios2_gen2_0:nios2_gen2_0|Qsys_handshake_nios2_gen2_0_cpu:cpu|W_rf_wren                                                                                                                                                                                                                                                                                                                            ; LCCOMB_X19_Y14_N14 ; 2       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; Qsys_handshake:Label_SoC|Qsys_handshake_nios2_gen2_0:nios2_gen2_0|Qsys_handshake_nios2_gen2_0_cpu:cpu|W_valid                                                                                                                                                                                                                                                                                                                              ; FF_X14_Y11_N21     ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Qsys_handshake:Label_SoC|Qsys_handshake_nios2_gen2_0:nios2_gen2_0|Qsys_handshake_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[7]~0                                                                                                                                                                                                                                                                                                                ; LCCOMB_X16_Y10_N20 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Qsys_handshake:Label_SoC|Qsys_handshake_nios2_gen2_0:nios2_gen2_0|Qsys_handshake_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_en~0                                                                                                                                                                                                                                                                                                                ; LCCOMB_X16_Y10_N14 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Qsys_handshake:Label_SoC|Qsys_handshake_nios2_gen2_0:nios2_gen2_0|Qsys_handshake_nios2_gen2_0_cpu:cpu|av_ld_rshift8~1                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X16_Y7_N16  ; 28      ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; Qsys_handshake:Label_SoC|Qsys_handshake_onchip_memory2_0:onchip_memory2_0|wren~0                                                                                                                                                                                                                                                                                                                                                           ; LCCOMB_X13_Y7_N10  ; 4       ; Read enable, Write enable  ; no     ; --                   ; --               ; --                        ;
; Qsys_handshake:Label_SoC|altera_reset_controller:rst_controller|merged_reset~0                                                                                                                                                                                                                                                                                                                                                             ; LCCOMB_X33_Y18_N8  ; 3       ; Async. clear               ; yes    ; Global Clock         ; GCLK5            ; --                        ;
; Qsys_handshake:Label_SoC|altera_reset_controller:rst_controller|r_early_rst                                                                                                                                                                                                                                                                                                                                                                ; FF_X30_Y13_N15     ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Qsys_handshake:Label_SoC|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                                                                                                 ; FF_X30_Y13_N1      ; 472     ; Async. clear               ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; Qsys_handshake:Label_SoC|memory_top:handshake_memory_0|memory:my_memory|data_out[0]~0                                                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X13_Y8_N0   ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Qsys_handshake:Label_SoC|memory_top:handshake_memory_0|memory_state_machine:my_memory_fsm|read_address                                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X11_Y10_N28 ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Qsys_handshake:Label_SoC|memory_top:handshake_memory_0|memory_state_machine:my_memory_fsm|read_address~0                                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X11_Y10_N30 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; Qsys_handshake:Label_SoC|memory_top:handshake_memory_0|memory_state_machine:my_memory_fsm|state.s1                                                                                                                                                                                                                                                                                                                                         ; FF_X11_Y10_N3      ; 5       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; Qsys_handshake:Label_SoC|memory_top:handshake_memory_0|memory_state_machine:my_memory_fsm|state.s3                                                                                                                                                                                                                                                                                                                                         ; FF_X11_Y10_N5      ; 3       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                                                                                                               ; JTAG_X1_Y12_N0     ; 171     ; Clock                      ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                                                                                                               ; JTAG_X1_Y12_N0     ; 22      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                                                   ; FF_X13_Y16_N23     ; 59      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0                                                                                                        ; LCCOMB_X14_Y18_N24 ; 4       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena                                                                                                          ; LCCOMB_X14_Y18_N10 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0                                                                                                        ; LCCOMB_X12_Y17_N4  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1                                                                                           ; LCCOMB_X14_Y18_N0  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~9                                                                                                           ; LCCOMB_X16_Y17_N8  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~16                                                                                                            ; LCCOMB_X14_Y17_N16 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~16                                                                                             ; LCCOMB_X14_Y18_N22 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~19                                                                                             ; LCCOMB_X13_Y18_N28 ; 5       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~4                                                                                                                ; LCCOMB_X14_Y16_N8  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0                                                                                                      ; LCCOMB_X12_Y17_N6  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~7                                                                                                    ; LCCOMB_X16_Y17_N2  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]~20                                                                                     ; LCCOMB_X10_Y11_N26 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]~22                                                                                ; LCCOMB_X9_Y11_N6   ; 5       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]~23                                                                                ; LCCOMB_X10_Y11_N20 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                        ; FF_X13_Y16_N9      ; 15      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                       ; FF_X13_Y16_N27     ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                        ; FF_X13_Y16_N13     ; 34      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                        ; FF_X12_Y17_N9      ; 49      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                                                                                                 ; LCCOMB_X13_Y16_N16 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                       ; FF_X10_Y15_N17     ; 32      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                                                                                                     ; LCCOMB_X12_Y17_N18 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                           ; Location          ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+--------------------------------------------------------------------------------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; OSC_CLK                                                                        ; PIN_23            ; 724     ; 0                                    ; Global Clock         ; GCLK2            ; --                        ;
; Qsys_handshake:Label_SoC|altera_reset_controller:rst_controller|merged_reset~0 ; LCCOMB_X33_Y18_N8 ; 3       ; 0                                    ; Global Clock         ; GCLK5            ; --                        ;
; Qsys_handshake:Label_SoC|altera_reset_controller:rst_controller|r_sync_rst     ; FF_X30_Y13_N1     ; 472     ; 0                                    ; Global Clock         ; GCLK6            ; --                        ;
; altera_internal_jtag~TCKUTAP                                                   ; JTAG_X1_Y12_N0    ; 171     ; 0                                    ; Global Clock         ; GCLK4            ; --                        ;
+--------------------------------------------------------------------------------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-------------------------------------+----------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF                                 ; Location                                                       ; Mixed Width RDW Mode ; Port A RDW Mode        ; Port B RDW Mode        ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-------------------------------------+----------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; Qsys_handshake:Label_SoC|Qsys_handshake_jtag_uart_0:jtag_uart_0|Qsys_handshake_jtag_uart_0_scfifo_r:the_Qsys_handshake_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                        ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1    ; None                                ; M9K_X15_Y14_N0                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; Qsys_handshake:Label_SoC|Qsys_handshake_jtag_uart_0:jtag_uart_0|Qsys_handshake_jtag_uart_0_scfifo_w:the_Qsys_handshake_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                        ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1    ; None                                ; M9K_X15_Y15_N0                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; Qsys_handshake:Label_SoC|Qsys_handshake_nios2_gen2_0:nios2_gen2_0|Qsys_handshake_nios2_gen2_0_cpu:cpu|Qsys_handshake_nios2_gen2_0_cpu_nios2_oci:the_Qsys_handshake_nios2_gen2_0_cpu_nios2_oci|Qsys_handshake_nios2_gen2_0_cpu_nios2_ocimem:the_Qsys_handshake_nios2_gen2_0_cpu_nios2_ocimem|Qsys_handshake_nios2_gen2_0_cpu_ociram_sp_ram_module:Qsys_handshake_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; Single Clock ; 256          ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 8192  ; 256                         ; 32                          ; --                          ; --                          ; 8192                ; 1    ; None                                ; M9K_X15_Y16_N0                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; Qsys_handshake:Label_SoC|Qsys_handshake_nios2_gen2_0:nios2_gen2_0|Qsys_handshake_nios2_gen2_0_cpu:cpu|Qsys_handshake_nios2_gen2_0_cpu_register_bank_a_module:Qsys_handshake_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ALTSYNCRAM                                                                                                                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024  ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; None                                ; M9K_X27_Y8_N0                                                  ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; Qsys_handshake:Label_SoC|Qsys_handshake_nios2_gen2_0:nios2_gen2_0|Qsys_handshake_nios2_gen2_0_cpu:cpu|Qsys_handshake_nios2_gen2_0_cpu_register_bank_b_module:Qsys_handshake_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ALTSYNCRAM                                                                                                                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024  ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; None                                ; M9K_X27_Y10_N0                                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; Qsys_handshake:Label_SoC|Qsys_handshake_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_srh1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                      ; AUTO ; Single Port      ; Single Clock ; 1024         ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 32768 ; 1024                        ; 32                          ; --                          ; --                          ; 32768               ; 4    ; Qsys_handshake_onchip_memory2_0.hex ; M9K_X15_Y12_N0, M9K_X15_Y13_N0, M9K_X15_Y11_N0, M9K_X15_Y10_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-------------------------------------+----------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |My_top|Qsys_handshake:Label_SoC|Qsys_handshake_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_srh1:auto_generated|ALTSYNCRAM                                                                                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;8;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;16;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;24;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;32;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;40;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;48;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;56;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;64;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;72;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;80;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;88;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;96;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;104;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;112;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;120;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;128;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;136;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;144;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;152;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;160;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;168;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;176;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;184;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;192;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;200;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;208;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;216;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;224;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;232;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;240;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;248;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;256;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;264;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;272;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;280;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;288;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;296;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;304;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;312;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;320;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;328;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;336;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;344;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;352;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;360;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;368;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;376;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;384;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;392;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;400;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;408;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;416;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;424;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;432;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;440;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;448;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;456;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;464;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;472;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;480;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;488;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;496;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;504;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;512;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;520;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;528;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;536;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;544;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;552;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;560;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;568;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;576;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;584;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;592;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;600;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;608;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;616;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;624;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;632;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;640;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;648;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;656;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;664;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;672;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;680;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;688;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;696;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;704;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;712;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;720;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;728;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;736;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;744;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;752;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;760;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;768;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;776;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;784;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;792;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;800;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;808;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;816;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;824;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;832;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;840;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;848;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;856;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;864;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;872;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;880;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;888;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;896;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;904;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;912;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;920;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;928;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;936;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;944;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;952;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;960;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;968;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;976;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;984;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;992;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1000;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1008;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1016;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;


+------------------------------------------------+
; Routing Usage Summary                          ;
+-----------------------+------------------------+
; Routing Resource Type ; Usage                  ;
+-----------------------+------------------------+
; Block interconnects   ; 2,442 / 32,401 ( 8 % ) ;
; C16 interconnects     ; 5 / 1,326 ( < 1 % )    ;
; C4 interconnects      ; 1,444 / 21,816 ( 7 % ) ;
; Direct links          ; 228 / 32,401 ( < 1 % ) ;
; Global clocks         ; 4 / 10 ( 40 % )        ;
; Local interconnects   ; 802 / 10,320 ( 8 % )   ;
; R24 interconnects     ; 22 / 1,289 ( 2 % )     ;
; R4 interconnects      ; 1,933 / 28,186 ( 7 % ) ;
+-----------------------+------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 11.61) ; Number of LABs  (Total = 140) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 16                            ;
; 2                                           ; 5                             ;
; 3                                           ; 3                             ;
; 4                                           ; 2                             ;
; 5                                           ; 6                             ;
; 6                                           ; 1                             ;
; 7                                           ; 1                             ;
; 8                                           ; 2                             ;
; 9                                           ; 2                             ;
; 10                                          ; 6                             ;
; 11                                          ; 2                             ;
; 12                                          ; 3                             ;
; 13                                          ; 9                             ;
; 14                                          ; 12                            ;
; 15                                          ; 17                            ;
; 16                                          ; 53                            ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 2.16) ; Number of LABs  (Total = 140) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 79                            ;
; 1 Clock                            ; 115                           ;
; 1 Clock enable                     ; 47                            ;
; 1 Sync. clear                      ; 10                            ;
; 1 Sync. load                       ; 24                            ;
; 2 Async. clears                    ; 2                             ;
; 2 Clock enables                    ; 16                            ;
; 2 Clocks                           ; 10                            ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 17.75) ; Number of LABs  (Total = 140) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 6                             ;
; 2                                            ; 12                            ;
; 3                                            ; 1                             ;
; 4                                            ; 4                             ;
; 5                                            ; 1                             ;
; 6                                            ; 0                             ;
; 7                                            ; 1                             ;
; 8                                            ; 1                             ;
; 9                                            ; 1                             ;
; 10                                           ; 5                             ;
; 11                                           ; 1                             ;
; 12                                           ; 1                             ;
; 13                                           ; 2                             ;
; 14                                           ; 4                             ;
; 15                                           ; 3                             ;
; 16                                           ; 6                             ;
; 17                                           ; 6                             ;
; 18                                           ; 7                             ;
; 19                                           ; 3                             ;
; 20                                           ; 9                             ;
; 21                                           ; 9                             ;
; 22                                           ; 8                             ;
; 23                                           ; 11                            ;
; 24                                           ; 8                             ;
; 25                                           ; 4                             ;
; 26                                           ; 6                             ;
; 27                                           ; 6                             ;
; 28                                           ; 4                             ;
; 29                                           ; 2                             ;
; 30                                           ; 3                             ;
; 31                                           ; 2                             ;
; 32                                           ; 3                             ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 8.04) ; Number of LABs  (Total = 140) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 0                             ;
; 1                                               ; 15                            ;
; 2                                               ; 9                             ;
; 3                                               ; 6                             ;
; 4                                               ; 9                             ;
; 5                                               ; 5                             ;
; 6                                               ; 6                             ;
; 7                                               ; 7                             ;
; 8                                               ; 12                            ;
; 9                                               ; 12                            ;
; 10                                              ; 16                            ;
; 11                                              ; 8                             ;
; 12                                              ; 11                            ;
; 13                                              ; 10                            ;
; 14                                              ; 4                             ;
; 15                                              ; 2                             ;
; 16                                              ; 7                             ;
; 17                                              ; 1                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 15.63) ; Number of LABs  (Total = 140) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 1                             ;
; 2                                            ; 3                             ;
; 3                                            ; 6                             ;
; 4                                            ; 10                            ;
; 5                                            ; 4                             ;
; 6                                            ; 5                             ;
; 7                                            ; 5                             ;
; 8                                            ; 5                             ;
; 9                                            ; 7                             ;
; 10                                           ; 4                             ;
; 11                                           ; 4                             ;
; 12                                           ; 5                             ;
; 13                                           ; 5                             ;
; 14                                           ; 6                             ;
; 15                                           ; 1                             ;
; 16                                           ; 3                             ;
; 17                                           ; 6                             ;
; 18                                           ; 5                             ;
; 19                                           ; 4                             ;
; 20                                           ; 6                             ;
; 21                                           ; 6                             ;
; 22                                           ; 7                             ;
; 23                                           ; 5                             ;
; 24                                           ; 3                             ;
; 25                                           ; 2                             ;
; 26                                           ; 2                             ;
; 27                                           ; 4                             ;
; 28                                           ; 2                             ;
; 29                                           ; 1                             ;
; 30                                           ; 2                             ;
; 31                                           ; 2                             ;
; 32                                           ; 1                             ;
; 33                                           ; 4                             ;
; 34                                           ; 0                             ;
; 35                                           ; 2                             ;
; 36                                           ; 1                             ;
; 37                                           ; 1                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 6     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 24    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                    ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Inapplicable ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; No Location assignments found.                                           ; I/O  ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O  ;                   ;
; Inapplicable ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; No Location assignments found.                                           ; I/O  ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O  ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; No Location assignments found.                                           ; I/O  ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O  ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O  ;                   ;
; Inapplicable ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength or Termination assignments found.                    ; I/O  ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O  ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass          ; 0            ; 0            ; 0            ; 0            ; 0            ; 6         ; 0            ; 0            ; 6         ; 6         ; 0            ; 0            ; 0            ; 0            ; 2            ; 0            ; 0            ; 2            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 6         ; 0            ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable  ; 6            ; 6            ; 6            ; 6            ; 6            ; 0         ; 6            ; 6            ; 0         ; 0         ; 6            ; 6            ; 6            ; 6            ; 4            ; 6            ; 6            ; 4            ; 6            ; 6            ; 6            ; 6            ; 6            ; 6            ; 6            ; 6            ; 6            ; 0         ; 6            ; 6            ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; OSC_CLK             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RESET_N             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119004): Automatically selected device EP4CE6E22C6 for design nios_acel_hand
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE10E22C6 is compatible
    Info (176445): Device EP4CE15E22C6 is compatible
    Info (176445): Device EP4CE22E22C6 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location 12
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location 13
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location 101
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 2 pins of 2 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Warning (335093): TimeQuest Timing Analyzer is analyzing 3 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'c:/users/danie/documents/github/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu.sdc'
Info (332104): Reading SDC File: 'c:/users/danie/documents/github/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/altera_reset_controller.sdc'
Warning (332060): Node: OSC_CLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register Qsys_handshake:Label_SoC|Qsys_handshake_nios2_gen2_0:nios2_gen2_0|Qsys_handshake_nios2_gen2_0_cpu:cpu|Qsys_handshake_nios2_gen2_0_cpu_nios2_oci:the_Qsys_handshake_nios2_gen2_0_cpu_nios2_oci|Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_debug:the_Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready is being clocked by OSC_CLK
Warning (332060): Node: Qsys_handshake:Label_SoC|memory_top:handshake_memory_0|memory_state_machine:my_memory_fsm|state.s3 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch Qsys_handshake:Label_SoC|memory_top:handshake_memory_0|memory_state_machine:my_memory_fsm|Ack_out_sm is being clocked by Qsys_handshake:Label_SoC|memory_top:handshake_memory_0|memory_state_machine:my_memory_fsm|state.s3
Warning (332060): Node: Qsys_handshake:Label_SoC|memory_top:handshake_memory_0|memory_state_machine:my_memory_fsm|state.s1 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch Qsys_handshake:Label_SoC|memory_top:handshake_memory_0|memory_state_machine:my_memory_fsm|dado_ptr is being clocked by Qsys_handshake:Label_SoC|memory_top:handshake_memory_0|memory_state_machine:my_memory_fsm|state.s1
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000 altera_reserved_tck
Info (176353): Automatically promoted node OSC_CLK~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) File: C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/My_top.vhd Line: 11
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node Qsys_handshake:Label_SoC|altera_reset_controller:rst_controller|r_sync_rst  File: C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/altera_reset_controller.v Line: 288
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node Qsys_handshake:Label_SoC|altera_reset_controller:rst_controller|WideOr0~0 File: C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/altera_reset_controller.v Line: 290
        Info (176357): Destination node Qsys_handshake:Label_SoC|Qsys_handshake_nios2_gen2_0:nios2_gen2_0|Qsys_handshake_nios2_gen2_0_cpu:cpu|W_rf_wren File: C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/qsys_handshake_nios2_gen2_0_cpu.v Line: 3451
        Info (176357): Destination node Qsys_handshake:Label_SoC|Qsys_handshake_nios2_gen2_0:nios2_gen2_0|Qsys_handshake_nios2_gen2_0_cpu:cpu|Qsys_handshake_nios2_gen2_0_cpu_nios2_oci:the_Qsys_handshake_nios2_gen2_0_cpu_nios2_oci|Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_debug:the_Qsys_handshake_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_std_synchronizer.v Line: 45
Info (176353): Automatically promoted node Qsys_handshake:Label_SoC|altera_reset_controller:rst_controller|merged_reset~0  File: C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/db/ip/qsys_handshake/submodules/altera_reset_controller.v Line: 134
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 8 registers into blocks of type Block RAM
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 1 (unused VREF, 2.5V VCCIO, 1 input, 0 output, 0 bidirectional)
        Info (176212): I/O standards used: 2.5 V.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 9 total pin(s) used --  6 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  8 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  11 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  9 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:02
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:01
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 6% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 13% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:01
Info (11888): Total time spent on timing analysis during the Fitter is 0.31 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:01
Info (144001): Generated suppressed messages file C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/output_files/nios_acel_hand.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 12 warnings
    Info: Peak virtual memory: 5427 megabytes
    Info: Processing ended: Mon May 10 23:07:43 2021
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:10


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/danie/Documents/GitHub/nios2_handshake_accelerator/quartus_v2/output_files/nios_acel_hand.fit.smsg.


