{
  "module_name": "unipro.h",
  "hash_id": "518f3409f2a3003c546eed8a9419723f612792c27ceb7de1cbbc3a7864e5d4dd",
  "original_prompt": "Ingested from linux-6.6.14/include/ufs/unipro.h",
  "human_readable_source": " \n \n\n#ifndef _UNIPRO_H_\n#define _UNIPRO_H_\n\n \n#define TX_HIBERN8TIME_CAPABILITY\t\t0x000F\n#define TX_MODE\t\t\t\t\t0x0021\n#define TX_HSRATE_SERIES\t\t\t0x0022\n#define TX_HSGEAR\t\t\t\t0x0023\n#define TX_PWMGEAR\t\t\t\t0x0024\n#define TX_AMPLITUDE\t\t\t\t0x0025\n#define TX_HS_SLEWRATE\t\t\t\t0x0026\n#define TX_SYNC_SOURCE\t\t\t\t0x0027\n#define TX_HS_SYNC_LENGTH\t\t\t0x0028\n#define TX_HS_PREPARE_LENGTH\t\t\t0x0029\n#define TX_LS_PREPARE_LENGTH\t\t\t0x002A\n#define TX_HIBERN8_CONTROL\t\t\t0x002B\n#define TX_LCC_ENABLE\t\t\t\t0x002C\n#define TX_PWM_BURST_CLOSURE_EXTENSION\t\t0x002D\n#define TX_BYPASS_8B10B_ENABLE\t\t\t0x002E\n#define TX_DRIVER_POLARITY\t\t\t0x002F\n#define TX_HS_UNTERMINATED_LINE_DRIVE_ENABLE\t0x0030\n#define TX_LS_TERMINATED_LINE_DRIVE_ENABLE\t0x0031\n#define TX_LCC_SEQUENCER\t\t\t0x0032\n#define TX_MIN_ACTIVATETIME\t\t\t0x0033\n#define TX_PWM_G6_G7_SYNC_LENGTH\t\t0x0034\n#define TX_REFCLKFREQ\t\t\t\t0x00EB\n#define TX_CFGCLKFREQVAL\t\t\t0x00EC\n#define\tCFGEXTRATTR\t\t\t\t0x00F0\n#define DITHERCTRL2\t\t\t\t0x00F1\n\n \n#define RX_HS_G1_SYNC_LENGTH_CAP\t\t0x008B\n#define RX_HS_G1_PREP_LENGTH_CAP\t\t0x008C\n#define RX_MIN_ACTIVATETIME_CAPABILITY\t\t0x008F\n#define RX_HIBERN8TIME_CAPABILITY\t\t0x0092\n#define RX_HS_G2_SYNC_LENGTH_CAP\t\t0x0094\n#define RX_HS_G3_SYNC_LENGTH_CAP\t\t0x0095\n#define RX_HS_G2_PREP_LENGTH_CAP\t\t0x0096\n#define RX_HS_G3_PREP_LENGTH_CAP\t\t0x0097\n#define RX_ADV_GRANULARITY_CAP\t\t\t0x0098\n#define RX_HIBERN8TIME_CAP\t\t\t0x0092\n#define RX_ADV_HIBERN8TIME_CAP\t\t\t0x0099\n#define RX_ADV_MIN_ACTIVATETIME_CAP\t\t0x009A\n#define RX_MODE\t\t\t\t\t0x00A1\n#define RX_HSRATE_SERIES\t\t\t0x00A2\n#define RX_HSGEAR\t\t\t\t0x00A3\n#define RX_PWMGEAR\t\t\t\t0x00A4\n#define RX_LS_TERMINATED_ENABLE\t\t\t0x00A5\n#define RX_HS_UNTERMINATED_ENABLE\t\t0x00A6\n#define RX_ENTER_HIBERN8\t\t\t0x00A7\n#define RX_BYPASS_8B10B_ENABLE\t\t\t0x00A8\n#define RX_TERMINATION_FORCE_ENABLE\t\t0x00A9\n#define RXCALCTRL\t\t\t\t0x00B4\n#define RXSQCTRL\t\t\t\t0x00B5\n#define CFGRXCDR8\t\t\t\t0x00BA\n#define CFGRXOVR8\t\t\t\t0x00BD\n#define CFGRXOVR6\t\t\t\t0x00BF\n#define RXDIRECTCTRL2\t\t\t\t0x00C7\n#define CFGRXOVR4\t\t\t\t0x00E9\n#define RX_REFCLKFREQ\t\t\t\t0x00EB\n#define\tRX_CFGCLKFREQVAL\t\t\t0x00EC\n#define CFGWIDEINLN\t\t\t\t0x00F0\n#define ENARXDIRECTCFG4\t\t\t\t0x00F2\n#define ENARXDIRECTCFG3\t\t\t\t0x00F3\n#define ENARXDIRECTCFG2\t\t\t\t0x00F4\n\n\n#define is_mphy_tx_attr(attr)\t\t\t(attr < RX_MODE)\n#define RX_ADV_FINE_GRAN_STEP(x)\t\t((((x) & 0x3) << 1) | 0x1)\n#define SYNC_LEN_FINE(x)\t\t\t((x) & 0x3F)\n#define SYNC_LEN_COARSE(x)\t\t\t((1 << 6) | ((x) & 0x3F))\n#define PREP_LEN(x)\t\t\t\t((x) & 0xF)\n\n#define RX_MIN_ACTIVATETIME_UNIT_US\t\t100\n#define HIBERN8TIME_UNIT_US\t\t\t100\n\n \n#define TX_GLOBALHIBERNATE\t\t\tUNIPRO_CB_OFFSET(0x002B)\n#define REFCLKMODE\t\t\t\tUNIPRO_CB_OFFSET(0x00BF)\n#define DIRECTCTRL19\t\t\t\tUNIPRO_CB_OFFSET(0x00CD)\n#define DIRECTCTRL10\t\t\t\tUNIPRO_CB_OFFSET(0x00E6)\n#define CDIRECTCTRL6\t\t\t\tUNIPRO_CB_OFFSET(0x00EA)\n#define RTOBSERVESELECT\t\t\t\tUNIPRO_CB_OFFSET(0x00F0)\n#define CBDIVFACTOR\t\t\t\tUNIPRO_CB_OFFSET(0x00F1)\n#define CBDCOCTRL5\t\t\t\tUNIPRO_CB_OFFSET(0x00F3)\n#define CBPRGPLL2\t\t\t\tUNIPRO_CB_OFFSET(0x00F8)\n#define CBPRGTUNING\t\t\t\tUNIPRO_CB_OFFSET(0x00FB)\n\n#define UNIPRO_CB_OFFSET(x)\t\t\t(0x8000 | x)\n\n \n#define PA_PHY_TYPE\t\t0x1500\n#define PA_AVAILTXDATALANES\t0x1520\n#define PA_MAXTXSPEEDFAST\t0x1521\n#define PA_MAXTXSPEEDSLOW\t0x1522\n#define PA_MAXRXSPEEDFAST\t0x1541\n#define PA_MAXRXSPEEDSLOW\t0x1542\n#define PA_TXLINKSTARTUPHS\t0x1544\n#define PA_AVAILRXDATALANES\t0x1540\n#define PA_MINRXTRAILINGCLOCKS\t0x1543\n#define PA_LOCAL_TX_LCC_ENABLE\t0x155E\n#define PA_ACTIVETXDATALANES\t0x1560\n#define PA_CONNECTEDTXDATALANES\t0x1561\n#define PA_TXFORCECLOCK\t\t0x1562\n#define PA_TXPWRMODE\t\t0x1563\n#define PA_TXTRAILINGCLOCKS\t0x1564\n#define PA_TXSPEEDFAST\t\t0x1565\n#define PA_TXSPEEDSLOW\t\t0x1566\n#define PA_TXPWRSTATUS\t\t0x1567\n#define PA_TXGEAR\t\t0x1568\n#define PA_TXTERMINATION\t0x1569\n#define PA_HSSERIES\t\t0x156A\n#define PA_LEGACYDPHYESCDL\t0x1570\n#define PA_PWRMODE\t\t0x1571\n#define PA_ACTIVERXDATALANES\t0x1580\n#define PA_CONNECTEDRXDATALANES\t0x1581\n#define PA_RXPWRSTATUS\t\t0x1582\n#define PA_RXGEAR\t\t0x1583\n#define PA_RXTERMINATION\t0x1584\n#define PA_MAXRXPWMGEAR\t\t0x1586\n#define PA_MAXRXHSGEAR\t\t0x1587\n#define PA_PACPREQTIMEOUT\t0x1590\n#define PA_PACPREQEOBTIMEOUT\t0x1591\n#define PA_REMOTEVERINFO\t0x15A0\n#define PA_LOGICALLANEMAP\t0x15A1\n#define PA_SLEEPNOCONFIGTIME\t0x15A2\n#define PA_STALLNOCONFIGTIME\t0x15A3\n#define PA_SAVECONFIGTIME\t0x15A4\n#define PA_RXHSUNTERMCAP\t0x15A5\n#define PA_RXLSTERMCAP\t\t0x15A6\n#define PA_HIBERN8TIME\t\t0x15A7\n#define PA_LOCALVERINFO\t\t0x15A9\n#define PA_GRANULARITY\t\t0x15AA\n#define PA_TACTIVATE\t\t0x15A8\n#define PA_PWRMODEUSERDATA0\t0x15B0\n#define PA_PWRMODEUSERDATA1\t0x15B1\n#define PA_PWRMODEUSERDATA2\t0x15B2\n#define PA_PWRMODEUSERDATA3\t0x15B3\n#define PA_PWRMODEUSERDATA4\t0x15B4\n#define PA_PWRMODEUSERDATA5\t0x15B5\n#define PA_PWRMODEUSERDATA6\t0x15B6\n#define PA_PWRMODEUSERDATA7\t0x15B7\n#define PA_PWRMODEUSERDATA8\t0x15B8\n#define PA_PWRMODEUSERDATA9\t0x15B9\n#define PA_PWRMODEUSERDATA10\t0x15BA\n#define PA_PWRMODEUSERDATA11\t0x15BB\n#define PA_PACPFRAMECOUNT\t0x15C0\n#define PA_PACPERRORCOUNT\t0x15C1\n#define PA_PHYTESTCONTROL\t0x15C2\n#define PA_TXHSADAPTTYPE       0x15D4\n\n \n#define PA_REFRESH_ADAPT       0x00\n#define PA_INITIAL_ADAPT       0x01\n#define PA_NO_ADAPT            0x03\n\n#define PA_TACTIVATE_TIME_UNIT_US\t10\n#define PA_HIBERN8_TIME_UNIT_US\t\t100\n\n \n#define VS_POWERSTATE\t\t0xD083\n#define VS_MPHYCFGUPDT\t\t0xD085\n#define VS_DEBUGOMC\t\t0xD09E\n\n#define PA_GRANULARITY_MIN_VAL\t1\n#define PA_GRANULARITY_MAX_VAL\t6\n\n \n#define PA_MAXDATALANES\t4\n\n#define DL_FC0ProtectionTimeOutVal_Default\t8191\n#define DL_TC0ReplayTimeOutVal_Default\t\t65535\n#define DL_AFC0ReqTimeOutVal_Default\t\t32767\n#define DL_FC1ProtectionTimeOutVal_Default\t8191\n#define DL_TC1ReplayTimeOutVal_Default\t\t65535\n#define DL_AFC1ReqTimeOutVal_Default\t\t32767\n\n#define DME_LocalFC0ProtectionTimeOutVal\t0xD041\n#define DME_LocalTC0ReplayTimeOutVal\t\t0xD042\n#define DME_LocalAFC0ReqTimeOutVal\t\t0xD043\n\n \nenum {\n\tFAST_MODE\t= 1,\n\tSLOW_MODE\t= 2,\n\tFASTAUTO_MODE\t= 4,\n\tSLOWAUTO_MODE\t= 5,\n\tUNCHANGED\t= 7,\n};\n\n#define PWRMODE_MASK\t\t0xF\n#define PWRMODE_RX_OFFSET\t4\n\n \nenum {\n\tPA_HS_MODE_A\t= 1,\n\tPA_HS_MODE_B\t= 2,\n};\n\nenum ufs_pwm_gear_tag {\n\tUFS_PWM_DONT_CHANGE,\t \n\tUFS_PWM_G1,\t\t \n\tUFS_PWM_G2,\t\t \n\tUFS_PWM_G3,\t\t \n\tUFS_PWM_G4,\t\t \n\tUFS_PWM_G5,\t\t \n\tUFS_PWM_G6,\t\t \n\tUFS_PWM_G7,\t\t \n};\n\nenum ufs_hs_gear_tag {\n\tUFS_HS_DONT_CHANGE,\t \n\tUFS_HS_G1,\t\t \n\tUFS_HS_G2,\t\t \n\tUFS_HS_G3,\t\t \n\tUFS_HS_G4,\t\t \n\tUFS_HS_G5\t\t \n};\n\nenum ufs_lanes {\n\tUFS_LANE_DONT_CHANGE,\t \n\tUFS_LANE_1,\t\t \n\tUFS_LANE_2,\t\t \n};\n\nenum ufs_unipro_ver {\n\tUFS_UNIPRO_VER_RESERVED = 0,\n\tUFS_UNIPRO_VER_1_40 = 1,  \n\tUFS_UNIPRO_VER_1_41 = 2,  \n\tUFS_UNIPRO_VER_1_6  = 3,  \n\tUFS_UNIPRO_VER_1_61 = 4,  \n\tUFS_UNIPRO_VER_1_8  = 5,  \n\tUFS_UNIPRO_VER_MAX  = 6,  \n\t \n\tUFS_UNIPRO_VER_MASK = 0xF,\n};\n\n \n#define DL_TXPREEMPTIONCAP\t0x2000\n#define DL_TC0TXMAXSDUSIZE\t0x2001\n#define DL_TC0RXINITCREDITVAL\t0x2002\n#define DL_TC1TXMAXSDUSIZE\t0x2003\n#define DL_TC1RXINITCREDITVAL\t0x2004\n#define DL_TC0TXBUFFERSIZE\t0x2005\n#define DL_TC1TXBUFFERSIZE\t0x2006\n#define DL_TC0TXFCTHRESHOLD\t0x2040\n#define DL_FC0PROTTIMEOUTVAL\t0x2041\n#define DL_TC0REPLAYTIMEOUTVAL\t0x2042\n#define DL_AFC0REQTIMEOUTVAL\t0x2043\n#define DL_AFC0CREDITTHRESHOLD\t0x2044\n#define DL_TC0OUTACKTHRESHOLD\t0x2045\n#define DL_PEERTC0PRESENT\t0x2046\n#define DL_PEERTC0RXINITCREVAL\t0x2047\n#define DL_TC1TXFCTHRESHOLD\t0x2060\n#define DL_FC1PROTTIMEOUTVAL\t0x2061\n#define DL_TC1REPLAYTIMEOUTVAL\t0x2062\n#define DL_AFC1REQTIMEOUTVAL\t0x2063\n#define DL_AFC1CREDITTHRESHOLD\t0x2064\n#define DL_TC1OUTACKTHRESHOLD\t0x2065\n#define DL_PEERTC1PRESENT\t0x2066\n#define DL_PEERTC1RXINITCREVAL\t0x2067\n\n \n#define N_DEVICEID\t\t0x3000\n#define N_DEVICEID_VALID\t0x3001\n#define N_TC0TXMAXSDUSIZE\t0x3020\n#define N_TC1TXMAXSDUSIZE\t0x3021\n\n \n#define T_NUMCPORTS\t\t0x4000\n#define T_NUMTESTFEATURES\t0x4001\n#define T_CONNECTIONSTATE\t0x4020\n#define T_PEERDEVICEID\t\t0x4021\n#define T_PEERCPORTID\t\t0x4022\n#define T_TRAFFICCLASS\t\t0x4023\n#define T_PROTOCOLID\t\t0x4024\n#define T_CPORTFLAGS\t\t0x4025\n#define T_TXTOKENVALUE\t\t0x4026\n#define T_RXTOKENVALUE\t\t0x4027\n#define T_LOCALBUFFERSPACE\t0x4028\n#define T_PEERBUFFERSPACE\t0x4029\n#define T_CREDITSTOSEND\t\t0x402A\n#define T_CPORTMODE\t\t0x402B\n#define T_TC0TXMAXSDUSIZE\t0x4060\n#define T_TC1TXMAXSDUSIZE\t0x4061\n\n \n#define E2EFC_ON\t(1 << 0)\n#define E2EFC_OFF\t(0 << 0)\n#define CSD_N_ON\t(0 << 1)\n#define CSD_N_OFF\t(1 << 1)\n#define CSV_N_ON\t(0 << 2)\n#define CSV_N_OFF\t(1 << 2)\n#define CPORT_DEF_FLAGS\t(CSV_N_OFF | CSD_N_OFF | E2EFC_OFF)\n\n \nenum {\n\tCPORT_IDLE = 0,\n\tCPORT_CONNECTED,\n};\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}