{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1619453226530 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1619453226538 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 26 17:07:06 2021 " "Processing started: Mon Apr 26 17:07:06 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1619453226538 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619453226538 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AccN_Demo -c AccN_Demo " "Command: quartus_map --read_settings_files=on --write_settings_files=off AccN_Demo -c AccN_Demo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619453226538 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1619453227326 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1619453227326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addern.vhd 2 1 " "Found 2 design units, including 1 entities, in source file addern.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AdderN-v1 " "Found design unit 1: AdderN-v1" {  } { { "AdderN.vhd" "" { Text "C:/LSD/Aula_6/Parte2/AdderN.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619453243965 ""} { "Info" "ISGN_ENTITY_NAME" "1 AdderN " "Found entity 1: AdderN" {  } { { "AdderN.vhd" "" { Text "C:/LSD/Aula_6/Parte2/AdderN.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619453243965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619453243965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registern.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registern.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegisterN-v1 " "Found design unit 1: RegisterN-v1" {  } { { "RegisterN.vhd" "" { Text "C:/LSD/Aula_6/Parte2/RegisterN.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619453243965 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegisterN " "Found entity 1: RegisterN" {  } { { "RegisterN.vhd" "" { Text "C:/LSD/Aula_6/Parte2/RegisterN.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619453243965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619453243965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "accn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file accn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AccN-v1 " "Found design unit 1: AccN-v1" {  } { { "AccN.vhd" "" { Text "C:/LSD/Aula_6/Parte2/AccN.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619453243975 ""} { "Info" "ISGN_ENTITY_NAME" "1 AccN " "Found entity 1: AccN" {  } { { "AccN.vhd" "" { Text "C:/LSD/Aula_6/Parte2/AccN.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619453243975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619453243975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "accdemo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file accdemo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AccDemo-shell " "Found design unit 1: AccDemo-shell" {  } { { "AccDemo.vhd" "" { Text "C:/LSD/Aula_6/Parte2/AccDemo.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619453243976 ""} { "Info" "ISGN_ENTITY_NAME" "1 AccDemo " "Found entity 1: AccDemo" {  } { { "AccDemo.vhd" "" { Text "C:/LSD/Aula_6/Parte2/AccDemo.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619453243976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619453243976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timern.vhd 2 1 " "Found 2 design units, including 1 entities, in source file timern.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TimerN-v1 " "Found design unit 1: TimerN-v1" {  } { { "TimerN.vhd" "" { Text "C:/LSD/Aula_6/Parte2/TimerN.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619453243983 ""} { "Info" "ISGN_ENTITY_NAME" "1 TimerN " "Found entity 1: TimerN" {  } { { "TimerN.vhd" "" { Text "C:/LSD/Aula_6/Parte2/TimerN.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619453243983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619453243983 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TimerN " "Elaborating entity \"TimerN\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1619453244017 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "debug TimerN.vhd(8) " "VHDL Signal Declaration warning at TimerN.vhd(8): used implicit default value for signal \"debug\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TimerN.vhd" "" { Text "C:/LSD/Aula_6/Parte2/TimerN.vhd" 8 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1619453244017 "|TimerN"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "debug\[0\] VCC " "Pin \"debug\[0\]\" is stuck at VCC" {  } { { "TimerN.vhd" "" { Text "C:/LSD/Aula_6/Parte2/TimerN.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619453244645 "|TimerN|debug[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug\[1\] GND " "Pin \"debug\[1\]\" is stuck at GND" {  } { { "TimerN.vhd" "" { Text "C:/LSD/Aula_6/Parte2/TimerN.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619453244645 "|TimerN|debug[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug\[2\] GND " "Pin \"debug\[2\]\" is stuck at GND" {  } { { "TimerN.vhd" "" { Text "C:/LSD/Aula_6/Parte2/TimerN.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619453244645 "|TimerN|debug[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug\[3\] GND " "Pin \"debug\[3\]\" is stuck at GND" {  } { { "TimerN.vhd" "" { Text "C:/LSD/Aula_6/Parte2/TimerN.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619453244645 "|TimerN|debug[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug\[4\] GND " "Pin \"debug\[4\]\" is stuck at GND" {  } { { "TimerN.vhd" "" { Text "C:/LSD/Aula_6/Parte2/TimerN.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619453244645 "|TimerN|debug[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug\[5\] GND " "Pin \"debug\[5\]\" is stuck at GND" {  } { { "TimerN.vhd" "" { Text "C:/LSD/Aula_6/Parte2/TimerN.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619453244645 "|TimerN|debug[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug\[6\] GND " "Pin \"debug\[6\]\" is stuck at GND" {  } { { "TimerN.vhd" "" { Text "C:/LSD/Aula_6/Parte2/TimerN.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619453244645 "|TimerN|debug[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug\[7\] GND " "Pin \"debug\[7\]\" is stuck at GND" {  } { { "TimerN.vhd" "" { Text "C:/LSD/Aula_6/Parte2/TimerN.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619453244645 "|TimerN|debug[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug\[8\] GND " "Pin \"debug\[8\]\" is stuck at GND" {  } { { "TimerN.vhd" "" { Text "C:/LSD/Aula_6/Parte2/TimerN.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619453244645 "|TimerN|debug[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug\[9\] GND " "Pin \"debug\[9\]\" is stuck at GND" {  } { { "TimerN.vhd" "" { Text "C:/LSD/Aula_6/Parte2/TimerN.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619453244645 "|TimerN|debug[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug\[10\] GND " "Pin \"debug\[10\]\" is stuck at GND" {  } { { "TimerN.vhd" "" { Text "C:/LSD/Aula_6/Parte2/TimerN.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619453244645 "|TimerN|debug[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug\[11\] GND " "Pin \"debug\[11\]\" is stuck at GND" {  } { { "TimerN.vhd" "" { Text "C:/LSD/Aula_6/Parte2/TimerN.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619453244645 "|TimerN|debug[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug\[12\] GND " "Pin \"debug\[12\]\" is stuck at GND" {  } { { "TimerN.vhd" "" { Text "C:/LSD/Aula_6/Parte2/TimerN.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619453244645 "|TimerN|debug[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug\[13\] GND " "Pin \"debug\[13\]\" is stuck at GND" {  } { { "TimerN.vhd" "" { Text "C:/LSD/Aula_6/Parte2/TimerN.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619453244645 "|TimerN|debug[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug\[14\] GND " "Pin \"debug\[14\]\" is stuck at GND" {  } { { "TimerN.vhd" "" { Text "C:/LSD/Aula_6/Parte2/TimerN.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619453244645 "|TimerN|debug[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug\[15\] GND " "Pin \"debug\[15\]\" is stuck at GND" {  } { { "TimerN.vhd" "" { Text "C:/LSD/Aula_6/Parte2/TimerN.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619453244645 "|TimerN|debug[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug\[16\] GND " "Pin \"debug\[16\]\" is stuck at GND" {  } { { "TimerN.vhd" "" { Text "C:/LSD/Aula_6/Parte2/TimerN.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619453244645 "|TimerN|debug[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug\[17\] GND " "Pin \"debug\[17\]\" is stuck at GND" {  } { { "TimerN.vhd" "" { Text "C:/LSD/Aula_6/Parte2/TimerN.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619453244645 "|TimerN|debug[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug\[18\] GND " "Pin \"debug\[18\]\" is stuck at GND" {  } { { "TimerN.vhd" "" { Text "C:/LSD/Aula_6/Parte2/TimerN.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619453244645 "|TimerN|debug[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug\[19\] GND " "Pin \"debug\[19\]\" is stuck at GND" {  } { { "TimerN.vhd" "" { Text "C:/LSD/Aula_6/Parte2/TimerN.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619453244645 "|TimerN|debug[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug\[20\] GND " "Pin \"debug\[20\]\" is stuck at GND" {  } { { "TimerN.vhd" "" { Text "C:/LSD/Aula_6/Parte2/TimerN.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619453244645 "|TimerN|debug[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug\[21\] GND " "Pin \"debug\[21\]\" is stuck at GND" {  } { { "TimerN.vhd" "" { Text "C:/LSD/Aula_6/Parte2/TimerN.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619453244645 "|TimerN|debug[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug\[22\] GND " "Pin \"debug\[22\]\" is stuck at GND" {  } { { "TimerN.vhd" "" { Text "C:/LSD/Aula_6/Parte2/TimerN.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619453244645 "|TimerN|debug[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug\[23\] GND " "Pin \"debug\[23\]\" is stuck at GND" {  } { { "TimerN.vhd" "" { Text "C:/LSD/Aula_6/Parte2/TimerN.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619453244645 "|TimerN|debug[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug\[24\] GND " "Pin \"debug\[24\]\" is stuck at GND" {  } { { "TimerN.vhd" "" { Text "C:/LSD/Aula_6/Parte2/TimerN.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619453244645 "|TimerN|debug[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug\[25\] GND " "Pin \"debug\[25\]\" is stuck at GND" {  } { { "TimerN.vhd" "" { Text "C:/LSD/Aula_6/Parte2/TimerN.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619453244645 "|TimerN|debug[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug\[26\] GND " "Pin \"debug\[26\]\" is stuck at GND" {  } { { "TimerN.vhd" "" { Text "C:/LSD/Aula_6/Parte2/TimerN.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619453244645 "|TimerN|debug[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug\[27\] GND " "Pin \"debug\[27\]\" is stuck at GND" {  } { { "TimerN.vhd" "" { Text "C:/LSD/Aula_6/Parte2/TimerN.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619453244645 "|TimerN|debug[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug\[28\] GND " "Pin \"debug\[28\]\" is stuck at GND" {  } { { "TimerN.vhd" "" { Text "C:/LSD/Aula_6/Parte2/TimerN.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619453244645 "|TimerN|debug[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug\[29\] GND " "Pin \"debug\[29\]\" is stuck at GND" {  } { { "TimerN.vhd" "" { Text "C:/LSD/Aula_6/Parte2/TimerN.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619453244645 "|TimerN|debug[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug\[30\] GND " "Pin \"debug\[30\]\" is stuck at GND" {  } { { "TimerN.vhd" "" { Text "C:/LSD/Aula_6/Parte2/TimerN.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619453244645 "|TimerN|debug[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug\[31\] VCC " "Pin \"debug\[31\]\" is stuck at VCC" {  } { { "TimerN.vhd" "" { Text "C:/LSD/Aula_6/Parte2/TimerN.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619453244645 "|TimerN|debug[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1619453244645 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1619453244792 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1619453245678 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619453245678 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "81 " "Implemented 81 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1619453245750 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1619453245750 ""} { "Info" "ICUT_CUT_TM_LCELLS" "46 " "Implemented 46 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1619453245750 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1619453245750 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 35 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4790 " "Peak virtual memory: 4790 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1619453245788 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 26 17:07:25 2021 " "Processing ended: Mon Apr 26 17:07:25 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1619453245788 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1619453245788 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1619453245788 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1619453245788 ""}
