# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2013 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II 32-bit
# Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
# Date created = 15:33:49  August 02, 2019
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		test_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY MAX3000A
set_global_assignment -name DEVICE "EPM3064ALC44-10"
set_global_assignment -name TOP_LEVEL_ENTITY LED_INDICATOR
set_global_assignment -name ORIGINAL_QUARTUS_VERSION "13.0 SP1"
set_global_assignment -name PROJECT_CREATION_TIME_DATE "15:33:49  AUGUST 02, 2019"
set_global_assignment -name LAST_QUARTUS_VERSION "13.0 SP1"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR "-1"
set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim-Altera (VHDL)"
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT VHDL -section_id eda_simulation
set_global_assignment -name MAX7000_DEVICE_IO_STANDARD "3.3-V LVTTL"
set_location_assignment PIN_4 -to RSTN
set_location_assignment PIN_43 -to CLK
set_global_assignment -name VHDL_FILE LED_INDICATOR.vhd
set_global_assignment -name VHDL_FILE NOT_1.vhd
set_global_assignment -name VHDL_FILE AND_1.vhd
set_global_assignment -name VHDL_FILE OR_1.vhd
set_global_assignment -name VHDL_FILE NAND_1.vhd
set_global_assignment -name VHDL_FILE CS254.vhd
set_global_assignment -name VHDL_FILE NAND_2.vhd
set_global_assignment -name VHDL_FILE XOR_1.vhd
set_global_assignment -name VHDL_FILE half_adder.vhd
set_global_assignment -name VHDL_FILE full_adder.vhd
set_global_assignment -name VHDL_FILE four_bit_adder_subtracter.vhd
set_global_assignment -name VHDL_FILE four_bit_adder.vhd
set_global_assignment -name VHDL_FILE four_bit_subtracter.vhd
set_global_assignment -name VHDL_FILE MUX_2_1.vhd
set_global_assignment -name VHDL_FILE MUX_4_1.vhd
set_global_assignment -name VHDL_FILE MUX_16_4.vhd
set_global_assignment -name VHDL_FILE shifter.vhd
set_global_assignment -name VHDL_FILE MULTIPLIER.vhd
set_global_assignment -name VHDL_FILE NIBBLE_ALU.vhd
set_global_assignment -name VHDL_FILE BCD2SSD.vhd
set_global_assignment -name VHDL_FILE OR_4.vhd
set_global_assignment -name VHDL_FILE AND_4.vhd
set_global_assignment -name VHDL_FILE PRIORITY_ENC.vhd
set_global_assignment -name VHDL_FILE four_bit_add_sub.vhd
set_global_assignment -name VHDL_FILE XS3_ADD_SUB.vhd
set_global_assignment -name VHDL_FILE FOUR_BIT_ADD_SUBT.vhd
set_global_assignment -name VHDL_FILE XS3_ADD_SUB_LED.vhd
set_global_assignment -name VHDL_FILE COUNTER_ASYNC.vhd
set_global_assignment -name VHDL_FILE D_FF.vhd
set_global_assignment -name VHDL_FILE COUNTER_ASYN_LED.vhd
set_global_assignment -name VHDL_FILE COUNTER_SYNC.vhd
set_global_assignment -name VHDL_FILE SYN_BIT_1.vhd
set_global_assignment -name VHDL_FILE D_LATCH.vhd
set_global_assignment -name VHDL_FILE BCD4_DN_CNTR.vhd
set_global_assignment -name VHDL_FILE COUNTER_SYNC_1.vhd
set_global_assignment -name VHDL_FILE CLK_DVD.vhd
set_global_assignment -name VHDL_FILE TONE_GEN.vhd
set_global_assignment -name VHDL_FILE LCD_FSM.vhd
set_global_assignment -name VHDL_FILE LCD_FSM_BCD.vhd
set_global_assignment -name VHDL_FILE CNTR_GENERIC_SYNC.vhd
set_global_assignment -name OPTIMIZE_HOLD_TIMING OFF
set_global_assignment -name OPTIMIZE_MULTI_CORNER_TIMING OFF
set_global_assignment -name FITTER_EFFORT "STANDARD FIT"
set_location_assignment PIN_5 -to HAZ
set_location_assignment PIN_6 -to L_TURN
set_location_assignment PIN_8 -to R_TURN
set_location_assignment PIN_24 -to LD
set_location_assignment PIN_25 -to LC
set_location_assignment PIN_26 -to LB
set_location_assignment PIN_27 -to LA
set_location_assignment PIN_28 -to RA
set_location_assignment PIN_29 -to RB
set_location_assignment PIN_31 -to RC
set_location_assignment PIN_33 -to RD