{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1732045409087 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1732045409088 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 19 16:43:29 2024 " "Processing started: Tue Nov 19 16:43:29 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1732045409088 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1732045409088 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ex3_2 -c ex3_2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ex3_2 -c ex3_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1732045409088 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1732045409192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_data_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_data_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_data_driver " "Found entity 1: tb_data_driver" {  } { { "tb_data_driver.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/ex3_2/tb_data_driver.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732045409246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732045409246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex3_2.v 1 1 " "Found 1 design units, including 1 entities, in source file ex3_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 ex3_2 " "Found entity 1: ex3_2" {  } { { "ex3_2.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/ex3_2/ex3_2.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1732045409246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1732045409246 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ex3_2 " "Elaborating entity \"ex3_2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1732045409287 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1732045409517 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1732045409626 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1732045409626 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "25 " "Implemented 25 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1732045409651 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1732045409651 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8 " "Implemented 8 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1732045409651 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1732045409651 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "402 " "Peak virtual memory: 402 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1732045409656 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 19 16:43:29 2024 " "Processing ended: Tue Nov 19 16:43:29 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1732045409656 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1732045409656 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1732045409656 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1732045409656 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1732045411203 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1732045411203 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 19 16:43:30 2024 " "Processing started: Tue Nov 19 16:43:30 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1732045411203 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1732045411203 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ex3_2 -c ex3_2 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ex3_2 -c ex3_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1732045411203 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1732045411223 ""}
{ "Info" "0" "" "Project  = ex3_2" {  } {  } 0 0 "Project  = ex3_2" 0 0 "Fitter" 0 0 1732045411223 ""}
{ "Info" "0" "" "Revision = ex3_2" {  } {  } 0 0 "Revision = ex3_2" 0 0 "Fitter" 0 0 1732045411223 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1732045411252 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "ex3_2 EP4CGX15BF14C6 " "Automatically selected device EP4CGX15BF14C6 for design ex3_2" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1732045411305 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1732045411325 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1732045411325 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1732045411377 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1732045411383 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX30BF14C6 " "Device EP4CGX30BF14C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1732045411497 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX22BF14C6 " "Device EP4CGX22BF14C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1732045411497 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1732045411497 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCEO~ N5 " "Pin ~ALTERA_NCEO~ is reserved at location N5" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { ~ALTERA_NCEO~ } } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/ex3_2/" { { 0 { 0 ""} 0 51 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1732045411500 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ A5 " "Pin ~ALTERA_DATA0~ is reserved at location A5" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/ex3_2/" { { 0 { 0 ""} 0 53 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1732045411500 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO~ B5 " "Pin ~ALTERA_ASDO~ is reserved at location B5" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { ~ALTERA_ASDO~ } } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/ex3_2/" { { 0 { 0 ""} 0 55 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1732045411500 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCSO~ C5 " "Pin ~ALTERA_NCSO~ is reserved at location C5" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { ~ALTERA_NCSO~ } } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/ex3_2/" { { 0 { 0 ""} 0 57 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1732045411500 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ A4 " "Pin ~ALTERA_DCLK~ is reserved at location A4" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/ex3_2/" { { 0 { 0 ""} 0 59 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1732045411500 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1732045411500 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1732045411502 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "17 17 " "No exact pin location assignment(s) for 17 pins of 17 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_out\[0\] " "Pin data_out\[0\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { data_out[0] } } } { "ex3_2.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/ex3_2/ex3_2.v" 9 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { data_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/ex3_2/" { { 0 { 0 ""} 0 13 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732045411613 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_out\[1\] " "Pin data_out\[1\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { data_out[1] } } } { "ex3_2.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/ex3_2/ex3_2.v" 9 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { data_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/ex3_2/" { { 0 { 0 ""} 0 14 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732045411613 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_out\[2\] " "Pin data_out\[2\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { data_out[2] } } } { "ex3_2.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/ex3_2/ex3_2.v" 9 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { data_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/ex3_2/" { { 0 { 0 ""} 0 15 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732045411613 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_out\[3\] " "Pin data_out\[3\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { data_out[3] } } } { "ex3_2.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/ex3_2/ex3_2.v" 9 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { data_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/ex3_2/" { { 0 { 0 ""} 0 16 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732045411613 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_out\[4\] " "Pin data_out\[4\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { data_out[4] } } } { "ex3_2.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/ex3_2/ex3_2.v" 9 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { data_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/ex3_2/" { { 0 { 0 ""} 0 17 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732045411613 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_out\[5\] " "Pin data_out\[5\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { data_out[5] } } } { "ex3_2.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/ex3_2/ex3_2.v" 9 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { data_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/ex3_2/" { { 0 { 0 ""} 0 18 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732045411613 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_out\[6\] " "Pin data_out\[6\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { data_out[6] } } } { "ex3_2.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/ex3_2/ex3_2.v" 9 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { data_out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/ex3_2/" { { 0 { 0 ""} 0 19 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732045411613 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_out\[7\] " "Pin data_out\[7\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { data_out[7] } } } { "ex3_2.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/ex3_2/ex3_2.v" 9 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { data_out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/ex3_2/" { { 0 { 0 ""} 0 20 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732045411613 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_in\[0\] " "Pin data_in\[0\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { data_in[0] } } } { "ex3_2.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/ex3_2/ex3_2.v" 7 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { data_in[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/ex3_2/" { { 0 { 0 ""} 0 5 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732045411613 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "enable " "Pin enable not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { enable } } } { "ex3_2.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/ex3_2/ex3_2.v" 8 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { enable } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/ex3_2/" { { 0 { 0 ""} 0 21 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732045411613 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_in\[1\] " "Pin data_in\[1\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { data_in[1] } } } { "ex3_2.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/ex3_2/ex3_2.v" 7 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { data_in[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/ex3_2/" { { 0 { 0 ""} 0 6 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732045411613 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_in\[2\] " "Pin data_in\[2\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { data_in[2] } } } { "ex3_2.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/ex3_2/ex3_2.v" 7 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { data_in[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/ex3_2/" { { 0 { 0 ""} 0 7 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732045411613 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_in\[3\] " "Pin data_in\[3\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { data_in[3] } } } { "ex3_2.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/ex3_2/ex3_2.v" 7 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { data_in[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/ex3_2/" { { 0 { 0 ""} 0 8 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732045411613 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_in\[4\] " "Pin data_in\[4\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { data_in[4] } } } { "ex3_2.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/ex3_2/ex3_2.v" 7 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { data_in[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/ex3_2/" { { 0 { 0 ""} 0 9 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732045411613 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_in\[5\] " "Pin data_in\[5\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { data_in[5] } } } { "ex3_2.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/ex3_2/ex3_2.v" 7 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { data_in[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/ex3_2/" { { 0 { 0 ""} 0 10 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732045411613 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_in\[6\] " "Pin data_in\[6\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { data_in[6] } } } { "ex3_2.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/ex3_2/ex3_2.v" 7 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { data_in[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/ex3_2/" { { 0 { 0 ""} 0 11 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732045411613 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_in\[7\] " "Pin data_in\[7\] not assigned to an exact location on the device" {  } { { "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/tools/intel/quartus/13.1/quartus/linux/pin_planner.ppl" { data_in[7] } } } { "ex3_2.v" "" { Text "/home/gme/guilherme.manske/quartus/Verilog/ex3_2/ex3_2.v" 7 0 0 } } { "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/tools/intel/quartus/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { data_in[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/ex3_2/" { { 0 { 0 ""} 0 12 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732045411613 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1732045411613 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ex3_2.sdc " "Synopsys Design Constraints File file not found: 'ex3_2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1732045411767 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1732045411767 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1732045411768 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1732045411768 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1732045411768 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1732045411769 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1732045411769 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1732045411770 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1732045411770 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1732045411771 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1732045411771 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1732045411771 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1732045411771 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1732045411771 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1732045411772 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1732045411772 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "17 unused 2.5V 9 8 0 " "Number of I/O pins in group: 17 (unused VREF, 2.5V VCCIO, 9 input, 8 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1732045411773 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1732045411773 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1732045411773 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL0 does not use undetermined 0 0 " "I/O bank number QL0 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1732045411773 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 7 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1732045411773 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3A does not use undetermined 0 2 " "I/O bank number 3A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1732045411773 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1732045411773 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 12 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1732045411773 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 12 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1732045411773 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 14 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1732045411773 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8A does not use undetermined 0 2 " "I/O bank number 8A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1732045411773 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 5 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  5 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1732045411773 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 4 0 " "I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1732045411773 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1732045411773 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1732045411773 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1732045411780 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1732045412291 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1732045412321 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1732045412325 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1732045412430 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1732045412430 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1732045412658 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X22_Y10 X33_Y20 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X22_Y10 to location X33_Y20" {  } { { "loc" "" { Generic "/home/gme/guilherme.manske/quartus/Verilog/ex3_2/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X22_Y10 to location X33_Y20"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X22_Y10 to location X33_Y20"} 22 10 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1732045412899 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1732045412899 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1732045412914 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1732045412914 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1732045412914 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1732045412914 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.07 " "Total time spent on timing analysis during the Fitter is 0.07 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1732045412920 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1732045412974 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1732045413090 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1732045413141 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1732045413244 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1732045413475 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/gme/guilherme.manske/quartus/Verilog/ex3_2/output_files/ex3_2.fit.smsg " "Generated suppressed messages file /home/gme/guilherme.manske/quartus/Verilog/ex3_2/output_files/ex3_2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1732045413600 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "597 " "Peak virtual memory: 597 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1732045413753 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 19 16:43:33 2024 " "Processing ended: Tue Nov 19 16:43:33 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1732045413753 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1732045413753 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1732045413753 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1732045413753 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1732045414914 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1732045414915 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 19 16:43:34 2024 " "Processing started: Tue Nov 19 16:43:34 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1732045414915 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1732045414915 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ex3_2 -c ex3_2 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ex3_2 -c ex3_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1732045414915 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1732045415329 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1732045415339 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "390 " "Peak virtual memory: 390 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1732045415471 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 19 16:43:35 2024 " "Processing ended: Tue Nov 19 16:43:35 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1732045415471 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1732045415471 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1732045415471 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1732045415471 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1732045416009 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1732045417043 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1732045417043 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 19 16:43:36 2024 " "Processing started: Tue Nov 19 16:43:36 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1732045417043 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1732045417043 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ex3_2 -c ex3_2 " "Command: quartus_sta ex3_2 -c ex3_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1732045417043 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1732045417065 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1732045417131 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1732045417154 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1732045417154 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ex3_2.sdc " "Synopsys Design Constraints File file not found: 'ex3_2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1732045417316 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1732045417317 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1732045417317 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1732045417317 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1732045417317 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1732045417317 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1732045417318 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Quartus II" 0 -1 1732045417320 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1732045417320 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1732045417321 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1732045417322 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1732045417322 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1732045417323 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1732045417323 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1732045417323 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1732045417326 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1732045417343 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1732045417538 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1732045417550 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1732045417551 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1732045417551 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1732045417551 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1732045417551 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1732045417552 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1732045417552 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1732045417552 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1732045417552 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1732045417553 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1732045417555 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1732045417672 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1732045417672 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1732045417672 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1732045417672 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1732045417673 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1732045417673 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1732045417674 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1732045417674 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1732045417674 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1732045417957 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1732045417957 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "385 " "Peak virtual memory: 385 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1732045417970 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 19 16:43:37 2024 " "Processing ended: Tue Nov 19 16:43:37 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1732045417970 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1732045417970 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1732045417970 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1732045417970 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1732045419228 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1732045419229 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 19 16:43:39 2024 " "Processing started: Tue Nov 19 16:43:39 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1732045419229 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1732045419229 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off ex3_2 -c ex3_2 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off ex3_2 -c ex3_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1732045419229 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ex3_2_6_1200mv_85c_slow.vo /home/gme/guilherme.manske/quartus/Verilog/ex3_2/simulation/modelsim/ simulation " "Generated file ex3_2_6_1200mv_85c_slow.vo in folder \"/home/gme/guilherme.manske/quartus/Verilog/ex3_2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1732045419433 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ex3_2_6_1200mv_0c_slow.vo /home/gme/guilherme.manske/quartus/Verilog/ex3_2/simulation/modelsim/ simulation " "Generated file ex3_2_6_1200mv_0c_slow.vo in folder \"/home/gme/guilherme.manske/quartus/Verilog/ex3_2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1732045419446 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ex3_2_min_1200mv_0c_fast.vo /home/gme/guilherme.manske/quartus/Verilog/ex3_2/simulation/modelsim/ simulation " "Generated file ex3_2_min_1200mv_0c_fast.vo in folder \"/home/gme/guilherme.manske/quartus/Verilog/ex3_2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1732045419459 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ex3_2.vo /home/gme/guilherme.manske/quartus/Verilog/ex3_2/simulation/modelsim/ simulation " "Generated file ex3_2.vo in folder \"/home/gme/guilherme.manske/quartus/Verilog/ex3_2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1732045419472 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ex3_2_6_1200mv_85c_v_slow.sdo /home/gme/guilherme.manske/quartus/Verilog/ex3_2/simulation/modelsim/ simulation " "Generated file ex3_2_6_1200mv_85c_v_slow.sdo in folder \"/home/gme/guilherme.manske/quartus/Verilog/ex3_2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1732045419486 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ex3_2_6_1200mv_0c_v_slow.sdo /home/gme/guilherme.manske/quartus/Verilog/ex3_2/simulation/modelsim/ simulation " "Generated file ex3_2_6_1200mv_0c_v_slow.sdo in folder \"/home/gme/guilherme.manske/quartus/Verilog/ex3_2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1732045419499 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ex3_2_min_1200mv_0c_v_fast.sdo /home/gme/guilherme.manske/quartus/Verilog/ex3_2/simulation/modelsim/ simulation " "Generated file ex3_2_min_1200mv_0c_v_fast.sdo in folder \"/home/gme/guilherme.manske/quartus/Verilog/ex3_2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1732045419512 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ex3_2_v.sdo /home/gme/guilherme.manske/quartus/Verilog/ex3_2/simulation/modelsim/ simulation " "Generated file ex3_2_v.sdo in folder \"/home/gme/guilherme.manske/quartus/Verilog/ex3_2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1732045419525 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "369 " "Peak virtual memory: 369 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1732045419546 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 19 16:43:39 2024 " "Processing ended: Tue Nov 19 16:43:39 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1732045419546 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1732045419546 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1732045419546 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1732045419546 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1732045420540 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus II 32-bit " "Running Quartus II 32-bit Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1732045420540 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 19 16:43:40 2024 " "Processing started: Tue Nov 19 16:43:40 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1732045420540 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1732045420540 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t /tools/intel/quartus/13.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --block_on_gui ex3_2 ex3_2 " "Command: quartus_sh -t /tools/intel/quartus/13.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --block_on_gui ex3_2 ex3_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1732045420541 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--block_on_gui ex3_2 ex3_2 " "Quartus(args): --block_on_gui ex3_2 ex3_2" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Quartus II" 0 -1 1732045420541 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Quartus II" 0 0 1732045420560 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim-Altera software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim-Altera software" 0 0 "Quartus II" 0 0 1732045420590 ""}
{ "Warning" "0" "" "Warning: File ex3_2_run_msim_gate_verilog.do already exists - backing up current file as ex3_2_run_msim_gate_verilog.do.bak" {  } {  } 0 0 "Warning: File ex3_2_run_msim_gate_verilog.do already exists - backing up current file as ex3_2_run_msim_gate_verilog.do.bak" 0 0 "Quartus II" 0 0 1732045420612 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file /home/gme/guilherme.manske/quartus/Verilog/ex3_2/simulation/modelsim/ex3_2_run_msim_gate_verilog.do" {  } { { "/home/gme/guilherme.manske/quartus/Verilog/ex3_2/simulation/modelsim/ex3_2_run_msim_gate_verilog.do" "0" { Text "/home/gme/guilherme.manske/quartus/Verilog/ex3_2/simulation/modelsim/ex3_2_run_msim_gate_verilog.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file /home/gme/guilherme.manske/quartus/Verilog/ex3_2/simulation/modelsim/ex3_2_run_msim_gate_verilog.do" 0 0 "Quartus II" 0 0 1732045420614 ""}
{ "Info" "0" "" "Probing transcript" {  } {  } 0 0 "Probing transcript" 0 0 "Quartus II" 0 0 1732045487081 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # do ex3_2_run_msim_gate_verilog.do " {  } {  } 0 0 "ModelSim-Altera Info: # do ex3_2_run_msim_gate_verilog.do " 0 0 "Quartus II" 0 0 1732045487081 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # if \{\[file exists gate_work\]\} \{" {  } {  } 0 0 "ModelSim-Altera Info: # if \{\[file exists gate_work\]\} \{" 0 0 "Quartus II" 0 0 1732045487081 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #     vdel -lib gate_work -all" {  } {  } 0 0 "ModelSim-Altera Info: #     vdel -lib gate_work -all" 0 0 "Quartus II" 0 0 1732045487081 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # \}" {  } {  } 0 0 "ModelSim-Altera Info: # \}" 0 0 "Quartus II" 0 0 1732045487081 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vlib gate_work" {  } {  } 0 0 "ModelSim-Altera Info: # vlib gate_work" 0 0 "Quartus II" 0 0 1732045487081 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vmap work gate_work" {  } {  } 0 0 "ModelSim-Altera Info: # vmap work gate_work" 0 0 "Quartus II" 0 0 1732045487081 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Copying /tools/intel/quartus/13.1/modelsim_ase/linux/../modelsim.ini to modelsim.ini" {  } {  } 0 0 "ModelSim-Altera Info: # Copying /tools/intel/quartus/13.1/modelsim_ase/linux/../modelsim.ini to modelsim.ini" 0 0 "Quartus II" 0 0 1732045487081 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Modifying modelsim.ini" {  } {  } 0 0 "ModelSim-Altera Info: # Modifying modelsim.ini" 0 0 "Quartus II" 0 0 1732045487081 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: Copied /tools/intel/quartus/13.1/modelsim_ase/linux/../modelsim.ini to modelsim.ini." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: Copied /tools/intel/quartus/13.1/modelsim_ase/linux/../modelsim.ini to modelsim.ini." 0 0 "Quartus II" 0 0 1732045487081 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #          Updated modelsim.ini." {  } {  } 0 0 "ModelSim-Altera Info: #          Updated modelsim.ini." 0 0 "Quartus II" 0 0 1732045487081 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Quartus II" 0 0 1732045487081 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vlog -vlog01compat -work work +incdir+. \{ex3_2.vo\}" {  } {  } 0 0 "ModelSim-Altera Info: # vlog -vlog01compat -work work +incdir+. \{ex3_2.vo\}" 0 0 "Quartus II" 0 0 1732045487081 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012" {  } {  } 0 0 "ModelSim-Altera Info: # Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012" 0 0 "Quartus II" 0 0 1732045487082 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Compiling module ex3_2" {  } {  } 0 0 "ModelSim-Altera Info: # -- Compiling module ex3_2" 0 0 "Quartus II" 0 0 1732045487082 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Quartus II" 0 0 1732045487082 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Top level modules:" {  } {  } 0 0 "ModelSim-Altera Info: # Top level modules:" 0 0 "Quartus II" 0 0 1732045487082 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #     ex3_2" {  } {  } 0 0 "ModelSim-Altera Info: #     ex3_2" 0 0 "Quartus II" 0 0 1732045487082 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Quartus II" 0 0 1732045487082 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vlog -vlog01compat -work work +incdir+/home/gme/guilherme.manske/quartus/Verilog/ex3_2 \{/home/gme/guilherme.manske/quartus/Verilog/ex3_2/tb_data_driver.v\}" {  } {  } 0 0 "ModelSim-Altera Info: # vlog -vlog01compat -work work +incdir+/home/gme/guilherme.manske/quartus/Verilog/ex3_2 \{/home/gme/guilherme.manske/quartus/Verilog/ex3_2/tb_data_driver.v\}" 0 0 "Quartus II" 0 0 1732045487082 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012" {  } {  } 0 0 "ModelSim-Altera Info: # Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012" 0 0 "Quartus II" 0 0 1732045487082 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Compiling module tb_data_driver" {  } {  } 0 0 "ModelSim-Altera Info: # -- Compiling module tb_data_driver" 0 0 "Quartus II" 0 0 1732045487082 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Quartus II" 0 0 1732045487082 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Top level modules:" {  } {  } 0 0 "ModelSim-Altera Info: # Top level modules:" 0 0 "Quartus II" 0 0 1732045487082 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #     tb_data_driver" {  } {  } 0 0 "ModelSim-Altera Info: #     tb_data_driver" 0 0 "Quartus II" 0 0 1732045487082 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Quartus II" 0 0 1732045487082 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_mf_ver -L altera_ver -L lpm_ver -L sgate_ver -L cycloneiv_hssi_ver -L cycloneiv_pcie_hip_ver -L cycloneiv_ver -L gate_work -L work -voptargs=\"+acc\"  tb_data_driver" {  } {  } 0 0 "ModelSim-Altera Info: # vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_mf_ver -L altera_ver -L lpm_ver -L sgate_ver -L cycloneiv_hssi_ver -L cycloneiv_pcie_hip_ver -L cycloneiv_ver -L gate_work -L work -voptargs=\"+acc\"  tb_data_driver" 0 0 "Quartus II" 0 0 1732045487082 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vsim +transport_int_delays +transport_path_delays -L altera_mf_ver -L altera_ver -L lpm_ver -L sgate_ver -L cycloneiv_hssi_ver -L cycloneiv_pcie_hip_ver -L cycloneiv_ver -L gate_work -L work -voptargs=\\\"+acc\\\" -t 1ps tb_data_driver " {  } {  } 0 0 "ModelSim-Altera Info: # vsim +transport_int_delays +transport_path_delays -L altera_mf_ver -L altera_ver -L lpm_ver -L sgate_ver -L cycloneiv_hssi_ver -L cycloneiv_pcie_hip_ver -L cycloneiv_ver -L gate_work -L work -voptargs=\\\"+acc\\\" -t 1ps tb_data_driver " 0 0 "Quartus II" 0 0 1732045487082 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading work.tb_data_driver" {  } {  } 0 0 "ModelSim-Altera Info: # Loading work.tb_data_driver" 0 0 "Quartus II" 0 0 1732045487082 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading work.ex3_2" {  } {  } 0 0 "ModelSim-Altera Info: # Loading work.ex3_2" 0 0 "Quartus II" 0 0 1732045487082 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cycloneiv_ver.cycloneiv_io_obuf" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cycloneiv_ver.cycloneiv_io_obuf" 0 0 "Quartus II" 0 0 1732045487082 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cycloneiv_ver.cycloneiv_io_ibuf" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cycloneiv_ver.cycloneiv_io_ibuf" 0 0 "Quartus II" 0 0 1732045487082 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cycloneiv_ver.cycloneiv_lcell_comb" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cycloneiv_ver.cycloneiv_lcell_comb" 0 0 "Quartus II" 0 0 1732045487082 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # SDF 10.1d Compiler 2012.11 Nov  2 2012" {  } {  } 0 0 "ModelSim-Altera Info: # SDF 10.1d Compiler 2012.11 Nov  2 2012" 0 0 "Quartus II" 0 0 1732045487082 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading instances from ex3_2_v.sdo" {  } {  } 0 0 "ModelSim-Altera Info: # Loading instances from ex3_2_v.sdo" 0 0 "Quartus II" 0 0 1732045487082 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading timing data from ex3_2_v.sdo" {  } {  } 0 0 "ModelSim-Altera Info: # Loading timing data from ex3_2_v.sdo" 0 0 "Quartus II" 0 0 1732045487082 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # ** Note: (vsim-3587) SDF Backannotation Successfully Completed." {  } {  } 0 0 "ModelSim-Altera Info: # ** Note: (vsim-3587) SDF Backannotation Successfully Completed." 0 0 "Quartus II" 0 0 1732045487082 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /tb_data_driver File: /home/gme/guilherme.manske/quartus/Verilog/ex3_2/tb_data_driver.v" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /tb_data_driver File: /home/gme/guilherme.manske/quartus/Verilog/ex3_2/tb_data_driver.v" 0 0 "Quartus II" 0 0 1732045487082 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Quartus II" 0 0 1732045487082 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # add wave *" {  } {  } 0 0 "ModelSim-Altera Info: # add wave *" 0 0 "Quartus II" 0 0 1732045487082 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # view structure" {  } {  } 0 0 "ModelSim-Altera Info: # view structure" 0 0 "Quartus II" 0 0 1732045487082 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # .main_pane.structure.interior.cs.body.struct" {  } {  } 0 0 "ModelSim-Altera Info: # .main_pane.structure.interior.cs.body.struct" 0 0 "Quartus II" 0 0 1732045487082 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # view signals" {  } {  } 0 0 "ModelSim-Altera Info: # view signals" 0 0 "Quartus II" 0 0 1732045487083 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # .main_pane.objects.interior.cs.body.tree" {  } {  } 0 0 "ModelSim-Altera Info: # .main_pane.objects.interior.cs.body.tree" 0 0 "Quartus II" 0 0 1732045487083 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # run -all" {  } {  } 0 0 "ModelSim-Altera Info: # run -all" 0 0 "Quartus II" 0 0 1732045487083 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Time=0 \| enable=0 \| data_in=10101010 \| data_out=xxxxxxxx" {  } {  } 0 0 "ModelSim-Altera Info: # Time=0 \| enable=0 \| data_in=10101010 \| data_out=xxxxxxxx" 0 0 "Quartus II" 0 0 1732045487083 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Time=5 \| enable=0 \| data_in=10101010 \| data_out=xxxxxx1x" {  } {  } 0 0 "ModelSim-Altera Info: # Time=5 \| enable=0 \| data_in=10101010 \| data_out=xxxxxx1x" 0 0 "Quartus II" 0 0 1732045487083 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Time=5 \| enable=0 \| data_in=10101010 \| data_out=xxxxxx11" {  } {  } 0 0 "ModelSim-Altera Info: # Time=5 \| enable=0 \| data_in=10101010 \| data_out=xxxxxx11" 0 0 "Quartus II" 0 0 1732045487083 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Time=6 \| enable=0 \| data_in=10101010 \| data_out=xxxxx111" {  } {  } 0 0 "ModelSim-Altera Info: # Time=6 \| enable=0 \| data_in=10101010 \| data_out=xxxxx111" 0 0 "Quartus II" 0 0 1732045487083 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Time=6 \| enable=0 \| data_in=10101010 \| data_out=x1xxx111" {  } {  } 0 0 "ModelSim-Altera Info: # Time=6 \| enable=0 \| data_in=10101010 \| data_out=x1xxx111" 0 0 "Quartus II" 0 0 1732045487083 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Time=6 \| enable=0 \| data_in=10101010 \| data_out=11xxx111" {  } {  } 0 0 "ModelSim-Altera Info: # Time=6 \| enable=0 \| data_in=10101010 \| data_out=11xxx111" 0 0 "Quartus II" 0 0 1732045487083 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Time=6 \| enable=0 \| data_in=10101010 \| data_out=11x1x111" {  } {  } 0 0 "ModelSim-Altera Info: # Time=6 \| enable=0 \| data_in=10101010 \| data_out=11x1x111" 0 0 "Quartus II" 0 0 1732045487083 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Time=6 \| enable=0 \| data_in=10101010 \| data_out=11x11111" {  } {  } 0 0 "ModelSim-Altera Info: # Time=6 \| enable=0 \| data_in=10101010 \| data_out=11x11111" 0 0 "Quartus II" 0 0 1732045487083 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Time=6 \| enable=0 \| data_in=10101010 \| data_out=11111111" {  } {  } 0 0 "ModelSim-Altera Info: # Time=6 \| enable=0 \| data_in=10101010 \| data_out=11111111" 0 0 "Quartus II" 0 0 1732045487083 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Time=10 \| enable=1 \| data_in=10101010 \| data_out=11111111" {  } {  } 0 0 "ModelSim-Altera Info: # Time=10 \| enable=1 \| data_in=10101010 \| data_out=11111111" 0 0 "Quartus II" 0 0 1732045487083 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Time=16 \| enable=1 \| data_in=10101010 \| data_out=11111110" {  } {  } 0 0 "ModelSim-Altera Info: # Time=16 \| enable=1 \| data_in=10101010 \| data_out=11111110" 0 0 "Quartus II" 0 0 1732045487083 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Time=16 \| enable=1 \| data_in=10101010 \| data_out=11111010" {  } {  } 0 0 "ModelSim-Altera Info: # Time=16 \| enable=1 \| data_in=10101010 \| data_out=11111010" 0 0 "Quartus II" 0 0 1732045487083 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Time=16 \| enable=1 \| data_in=10101010 \| data_out=10111010" {  } {  } 0 0 "ModelSim-Altera Info: # Time=16 \| enable=1 \| data_in=10101010 \| data_out=10111010" 0 0 "Quartus II" 0 0 1732045487083 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Time=16 \| enable=1 \| data_in=10101010 \| data_out=10101010" {  } {  } 0 0 "ModelSim-Altera Info: # Time=16 \| enable=1 \| data_in=10101010 \| data_out=10101010" 0 0 "Quartus II" 0 0 1732045487083 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Time=20 \| enable=0 \| data_in=11110000 \| data_out=10101010" {  } {  } 0 0 "ModelSim-Altera Info: # Time=20 \| enable=0 \| data_in=11110000 \| data_out=10101010" 0 0 "Quartus II" 0 0 1732045487083 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Time=26 \| enable=0 \| data_in=11110000 \| data_out=10101011" {  } {  } 0 0 "ModelSim-Altera Info: # Time=26 \| enable=0 \| data_in=11110000 \| data_out=10101011" 0 0 "Quartus II" 0 0 1732045487083 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Time=26 \| enable=0 \| data_in=11110000 \| data_out=10101111" {  } {  } 0 0 "ModelSim-Altera Info: # Time=26 \| enable=0 \| data_in=11110000 \| data_out=10101111" 0 0 "Quartus II" 0 0 1732045487083 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Time=26 \| enable=0 \| data_in=11110000 \| data_out=11101111" {  } {  } 0 0 "ModelSim-Altera Info: # Time=26 \| enable=0 \| data_in=11110000 \| data_out=11101111" 0 0 "Quartus II" 0 0 1732045487083 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Time=26 \| enable=0 \| data_in=11110000 \| data_out=11111111" {  } {  } 0 0 "ModelSim-Altera Info: # Time=26 \| enable=0 \| data_in=11110000 \| data_out=11111111" 0 0 "Quartus II" 0 0 1732045487083 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Time=30 \| enable=1 \| data_in=00001111 \| data_out=11111111" {  } {  } 0 0 "ModelSim-Altera Info: # Time=30 \| enable=1 \| data_in=00001111 \| data_out=11111111" 0 0 "Quartus II" 0 0 1732045487083 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Time=36 \| enable=1 \| data_in=00001111 \| data_out=11111101" {  } {  } 0 0 "ModelSim-Altera Info: # Time=36 \| enable=1 \| data_in=00001111 \| data_out=11111101" 0 0 "Quartus II" 0 0 1732045487083 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Time=36 \| enable=1 \| data_in=00001111 \| data_out=11111001" {  } {  } 0 0 "ModelSim-Altera Info: # Time=36 \| enable=1 \| data_in=00001111 \| data_out=11111001" 0 0 "Quartus II" 0 0 1732045487083 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Time=36 \| enable=1 \| data_in=00001111 \| data_out=11110001" {  } {  } 0 0 "ModelSim-Altera Info: # Time=36 \| enable=1 \| data_in=00001111 \| data_out=11110001" 0 0 "Quartus II" 0 0 1732045487083 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Time=38 \| enable=1 \| data_in=00001111 \| data_out=11110011" {  } {  } 0 0 "ModelSim-Altera Info: # Time=38 \| enable=1 \| data_in=00001111 \| data_out=11110011" 0 0 "Quartus II" 0 0 1732045487083 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Time=39 \| enable=1 \| data_in=00001111 \| data_out=10110011" {  } {  } 0 0 "ModelSim-Altera Info: # Time=39 \| enable=1 \| data_in=00001111 \| data_out=10110011" 0 0 "Quartus II" 0 0 1732045487083 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Time=39 \| enable=1 \| data_in=00001111 \| data_out=10111011" {  } {  } 0 0 "ModelSim-Altera Info: # Time=39 \| enable=1 \| data_in=00001111 \| data_out=10111011" 0 0 "Quartus II" 0 0 1732045487083 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Time=39 \| enable=1 \| data_in=00001111 \| data_out=10111111" {  } {  } 0 0 "ModelSim-Altera Info: # Time=39 \| enable=1 \| data_in=00001111 \| data_out=10111111" 0 0 "Quartus II" 0 0 1732045487083 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Time=39 \| enable=1 \| data_in=00001111 \| data_out=00111111" {  } {  } 0 0 "ModelSim-Altera Info: # Time=39 \| enable=1 \| data_in=00001111 \| data_out=00111111" 0 0 "Quartus II" 0 0 1732045487084 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Time=39 \| enable=1 \| data_in=00001111 \| data_out=00101111" {  } {  } 0 0 "ModelSim-Altera Info: # Time=39 \| enable=1 \| data_in=00001111 \| data_out=00101111" 0 0 "Quartus II" 0 0 1732045487084 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Time=39 \| enable=1 \| data_in=00001111 \| data_out=00001111" {  } {  } 0 0 "ModelSim-Altera Info: # Time=39 \| enable=1 \| data_in=00001111 \| data_out=00001111" 0 0 "Quartus II" 0 0 1732045487084 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Break in Module tb_data_driver at /home/gme/guilherme.manske/quartus/Verilog/ex3_2/tb_data_driver.v line 40" {  } {  } 0 0 "ModelSim-Altera Info: # Break in Module tb_data_driver at /home/gme/guilherme.manske/quartus/Verilog/ex3_2/tb_data_driver.v line 40" 0 0 "Quartus II" 0 0 1732045487084 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Simulation Breakpoint: Break in Module tb_data_driver at /home/gme/guilherme.manske/quartus/Verilog/ex3_2/tb_data_driver.v line 40" {  } {  } 0 0 "ModelSim-Altera Info: # Simulation Breakpoint: Break in Module tb_data_driver at /home/gme/guilherme.manske/quartus/Verilog/ex3_2/tb_data_driver.v line 40" 0 0 "Quartus II" 0 0 1732045487084 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # MACRO ./ex3_2_run_msim_gate_verilog.do PAUSED at line 17" {  } {  } 0 0 "ModelSim-Altera Info: # MACRO ./ex3_2_run_msim_gate_verilog.do PAUSED at line 17" 0 0 "Quartus II" 0 0 1732045487084 ""}
{ "Info" "0" "" "Info: NativeLink simulation flow was successful" {  } {  } 0 0 "Info: NativeLink simulation flow was successful" 0 0 "Quartus II" 0 0 1732045487184 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file /home/gme/guilherme.manske/quartus/Verilog/ex3_2/ex3_2_nativelink_simulation.rpt" {  } { { "/home/gme/guilherme.manske/quartus/Verilog/ex3_2/ex3_2_nativelink_simulation.rpt" "0" { Text "/home/gme/guilherme.manske/quartus/Verilog/ex3_2/ex3_2_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file /home/gme/guilherme.manske/quartus/Verilog/ex3_2/ex3_2_nativelink_simulation.rpt" 0 0 "Quartus II" 0 0 1732045487184 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 14 s " "Quartus II Full Compilation was successful. 0 errors, 14 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1732045487702 ""}
