<!-- HTML header for doxygen 1.8.11-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<link rel="shortcut icon" href="favicon.png" type="image/png">    
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.20"/>
<title>AM263x MCU+ SDK: APIs for RTI</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<style>
.tinav {
    background: #c00;
    /* height: 41.375px; */
    height: 30px;
    }
</style>    
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(function() {
    if ($('.searchresults').length > 0) { searchBox.DOMSearchField().focus(); }
  });
  /* @license-end */
</script>
<link rel="search" href="search_opensearch.php?v=opensearch.xml" type="application/opensearchdescription+xml" title="AM263x MCU+ SDK"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="stylesheet.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 40px;">
  <td id="projectlogo"><a href="https://www.ti.com"><img alt="Logo" src="ti_logo.svg"/></a></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">AM263x MCU+ SDK
   &#160;<span id="projectnumber">11.00.00</span>
   </div>
  </td>
   <td>        <div id="MSearchBox" class="MSearchBoxInactive">
          <div class="left">
            <form id="FSearchBox" action="search.html" method="get">
              <img id="MSearchSelect" src="search/mag.svg" alt=""/>
              <input type="text" id="MSearchField" name="query" value="Search" size="20" accesskey="S" 
                     onfocus="searchBox.OnSearchFieldFocus(true)" 
                     onblur="searchBox.OnSearchFieldFocus(false)"/>
            </form>
          </div><div class="right"></div>
        </div>
</td>
 </tr>
 </tbody>
</table>
<div class=tinav></div>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.20 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('group__DRV__RTI__MODULE.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#files">Files</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">APIs for RTI<div class="ingroups"><a class="el" href="group__DRV__MODULE.html">APIs for SOC Specific Device Drivers</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Introduction</h2>
<p>This module contains APIs to program and use the RTI module. </p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="files"></a>
Files</h2></td></tr>
<tr class="memitem:rti_2v0_2rti_8h"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rti_2v0_2rti_8h.html">rti/v0/rti.h</a></td></tr>
<tr class="memdesc:rti_2v0_2rti_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">RTI Driver API/interface file. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga54f3acf247564b7016cb1abdb47004e8"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__RTI__MODULE.html#ga54f3acf247564b7016cb1abdb47004e8">RTIG_setStallMode</a> (uint32_t baseAddr, uint32_t stallMode)</td></tr>
<tr class="memdesc:ga54f3acf247564b7016cb1abdb47004e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the stall mode in RTI Global Control.  <a href="group__DRV__RTI__MODULE.html#ga54f3acf247564b7016cb1abdb47004e8">More...</a><br /></td></tr>
<tr class="separator:ga54f3acf247564b7016cb1abdb47004e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95b22b6f339052ad4542a05d51c8e530"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__RTI__MODULE.html#ga95b22b6f339052ad4542a05d51c8e530">RTI_counterEnable</a> (uint32_t baseAddr, uint32_t cntIndex)</td></tr>
<tr class="memdesc:ga95b22b6f339052ad4542a05d51c8e530"><td class="mdescLeft">&#160;</td><td class="mdescRight">Start the timer.  <a href="group__DRV__RTI__MODULE.html#ga95b22b6f339052ad4542a05d51c8e530">More...</a><br /></td></tr>
<tr class="separator:ga95b22b6f339052ad4542a05d51c8e530"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6661f0e1f950c6e50585fdb2f2dcde1f"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__RTI__MODULE.html#ga6661f0e1f950c6e50585fdb2f2dcde1f">RTI_counterDisable</a> (uint32_t baseAddr, uint32_t cntIndex)</td></tr>
<tr class="memdesc:ga6661f0e1f950c6e50585fdb2f2dcde1f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Stop the timer.  <a href="group__DRV__RTI__MODULE.html#ga6661f0e1f950c6e50585fdb2f2dcde1f">More...</a><br /></td></tr>
<tr class="separator:ga6661f0e1f950c6e50585fdb2f2dcde1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga135aa1a7fe7c6df5fbe24369ffc2238c"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__RTI__MODULE.html#ga135aa1a7fe7c6df5fbe24369ffc2238c">RTI_counterClear</a> (uint32_t baseAddr, uint32_t cntIndex)</td></tr>
<tr class="memdesc:ga135aa1a7fe7c6df5fbe24369ffc2238c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Timer Counter block.  <a href="group__DRV__RTI__MODULE.html#ga135aa1a7fe7c6df5fbe24369ffc2238c">More...</a><br /></td></tr>
<tr class="separator:ga135aa1a7fe7c6df5fbe24369ffc2238c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac30838ea794147e7edeb7bd98d6be3a"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__RTI__MODULE.html#gaac30838ea794147e7edeb7bd98d6be3a">RTI_compareClear</a> (uint32_t baseAddr, uint32_t cmpIndex)</td></tr>
<tr class="memdesc:gaac30838ea794147e7edeb7bd98d6be3a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Timer Compare block.  <a href="group__DRV__RTI__MODULE.html#gaac30838ea794147e7edeb7bd98d6be3a">More...</a><br /></td></tr>
<tr class="separator:gaac30838ea794147e7edeb7bd98d6be3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga075764dda19e4805805a469b4b428c1b"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__RTI__MODULE.html#ga075764dda19e4805805a469b4b428c1b">RTI_counterGet</a> (uint32_t baseAddr, uint32_t cntIndex, uint32_t *counterLow, uint32_t *counterHigh)</td></tr>
<tr class="memdesc:ga075764dda19e4805805a469b4b428c1b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get/Read the counter value from the counter registers.  <a href="group__DRV__RTI__MODULE.html#ga075764dda19e4805805a469b4b428c1b">More...</a><br /></td></tr>
<tr class="separator:ga075764dda19e4805805a469b4b428c1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9d8f90b157c296e03d82a418b69d929"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__RTI__MODULE.html#gab9d8f90b157c296e03d82a418b69d929">RTI_captureConfig</a> (uint32_t baseAddr, uint32_t cntIndex, uint32_t cntrCapSrc)</td></tr>
<tr class="memdesc:gab9d8f90b157c296e03d82a418b69d929"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure Capture operation.  <a href="group__DRV__RTI__MODULE.html#gab9d8f90b157c296e03d82a418b69d929">More...</a><br /></td></tr>
<tr class="separator:gab9d8f90b157c296e03d82a418b69d929"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4eb2923bdec03afbbf655ce4627be7d3"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__RTI__MODULE.html#ga4eb2923bdec03afbbf655ce4627be7d3">RTI_captureCounterGet</a> (uint32_t baseAddr, uint32_t cntIndex, uint32_t *counterLow, uint32_t *counterHigh)</td></tr>
<tr class="memdesc:ga4eb2923bdec03afbbf655ce4627be7d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get/Read the counter value from the capture registers.  <a href="group__DRV__RTI__MODULE.html#ga4eb2923bdec03afbbf655ce4627be7d3">More...</a><br /></td></tr>
<tr class="separator:ga4eb2923bdec03afbbf655ce4627be7d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84a588a7429fb4591511485d164243d0"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__RTI__MODULE.html#ga84a588a7429fb4591511485d164243d0">RTI_compareEventConfig</a> (uint32_t baseAddr, uint32_t cmpIndex, uint32_t cntBlkIndex, uint32_t cmpVal, uint32_t period)</td></tr>
<tr class="memdesc:ga84a588a7429fb4591511485d164243d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Confiure Compare operation.  <a href="group__DRV__RTI__MODULE.html#ga84a588a7429fb4591511485d164243d0">More...</a><br /></td></tr>
<tr class="separator:ga84a588a7429fb4591511485d164243d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c2e6090ddb3e5ccda55d47b970cdd06"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__RTI__MODULE.html#ga5c2e6090ddb3e5ccda55d47b970cdd06">RTI_counterConfigure</a> (uint32_t baseAddr, uint32_t cntBlkIndex, uint32_t clkSrc, uint32_t ntu, uint32_t prescaler)</td></tr>
<tr class="memdesc:ga5c2e6090ddb3e5ccda55d47b970cdd06"><td class="mdescLeft">&#160;</td><td class="mdescRight">Confiure Compare operation.  <a href="group__DRV__RTI__MODULE.html#ga5c2e6090ddb3e5ccda55d47b970cdd06">More...</a><br /></td></tr>
<tr class="separator:ga5c2e6090ddb3e5ccda55d47b970cdd06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32559777bcdf840348a0ebf83906f1c2"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__RTI__MODULE.html#ga32559777bcdf840348a0ebf83906f1c2">RTI_compareGet</a> (uint32_t baseAddr, uint32_t cmpIndex)</td></tr>
<tr class="memdesc:ga32559777bcdf840348a0ebf83906f1c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the compare match register contents.  <a href="group__DRV__RTI__MODULE.html#ga32559777bcdf840348a0ebf83906f1c2">More...</a><br /></td></tr>
<tr class="separator:ga32559777bcdf840348a0ebf83906f1c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacde1e4d20c063fbf99976a0d3b5fb664"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__RTI__MODULE.html#gacde1e4d20c063fbf99976a0d3b5fb664">RTI_compareClearConfig</a> (uint32_t baseAddr, uint32_t cmpIndex, uint32_t cmpClearVal)</td></tr>
<tr class="memdesc:gacde1e4d20c063fbf99976a0d3b5fb664"><td class="mdescLeft">&#160;</td><td class="mdescRight">Confiure Compare Clear operation.  <a href="group__DRV__RTI__MODULE.html#gacde1e4d20c063fbf99976a0d3b5fb664">More...</a><br /></td></tr>
<tr class="separator:gacde1e4d20c063fbf99976a0d3b5fb664"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga632a3d7c7a77f71c6a63ec4273593918"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__RTI__MODULE.html#ga632a3d7c7a77f71c6a63ec4273593918">RTI_intStatusGet</a> (uint32_t baseAddr)</td></tr>
<tr class="memdesc:ga632a3d7c7a77f71c6a63ec4273593918"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read the status of INTFLAG register.  <a href="group__DRV__RTI__MODULE.html#ga632a3d7c7a77f71c6a63ec4273593918">More...</a><br /></td></tr>
<tr class="separator:ga632a3d7c7a77f71c6a63ec4273593918"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae60fe1cdaa5db8b860f7eee434a4b21e"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__RTI__MODULE.html#gae60fe1cdaa5db8b860f7eee434a4b21e">RTI_intStatusClear</a> (uint32_t baseAddr, uint32_t intFlags)</td></tr>
<tr class="memdesc:gae60fe1cdaa5db8b860f7eee434a4b21e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear the status of interrupt events.  <a href="group__DRV__RTI__MODULE.html#gae60fe1cdaa5db8b860f7eee434a4b21e">More...</a><br /></td></tr>
<tr class="separator:gae60fe1cdaa5db8b860f7eee434a4b21e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaedfcd085a8a0bac008095355b1de758b"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__RTI__MODULE.html#gaedfcd085a8a0bac008095355b1de758b">RTI_intEnable</a> (uint32_t baseAddr, uint32_t intFlags)</td></tr>
<tr class="memdesc:gaedfcd085a8a0bac008095355b1de758b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the Timer interrupts.  <a href="group__DRV__RTI__MODULE.html#gaedfcd085a8a0bac008095355b1de758b">More...</a><br /></td></tr>
<tr class="separator:gaedfcd085a8a0bac008095355b1de758b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7bcba656b8db4166f0796497baa0daae"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__RTI__MODULE.html#ga7bcba656b8db4166f0796497baa0daae">RTI_intDisable</a> (uint32_t baseAddr, uint32_t intFlags)</td></tr>
<tr class="memdesc:ga7bcba656b8db4166f0796497baa0daae"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the Timer interrupts.  <a href="group__DRV__RTI__MODULE.html#ga7bcba656b8db4166f0796497baa0daae">More...</a><br /></td></tr>
<tr class="separator:ga7bcba656b8db4166f0796497baa0daae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3f17312747464b9f0d0718935f6936a"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__RTI__MODULE.html#gae3f17312747464b9f0d0718935f6936a">RTI_intAutoClearEnable</a> (uint32_t baseAddr, uint32_t cmpIndex)</td></tr>
<tr class="memdesc:gae3f17312747464b9f0d0718935f6936a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the Compare interrupt auto clear.  <a href="group__DRV__RTI__MODULE.html#gae3f17312747464b9f0d0718935f6936a">More...</a><br /></td></tr>
<tr class="separator:gae3f17312747464b9f0d0718935f6936a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38e54a9d0a0d46fabf8d8ce236e4f63e"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__RTI__MODULE.html#ga38e54a9d0a0d46fabf8d8ce236e4f63e">RTI_intAutoClearDisable</a> (uint32_t baseAddr, uint32_t cmpIndex)</td></tr>
<tr class="memdesc:ga38e54a9d0a0d46fabf8d8ce236e4f63e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the Compare interrupt auto clear.  <a href="group__DRV__RTI__MODULE.html#ga38e54a9d0a0d46fabf8d8ce236e4f63e">More...</a><br /></td></tr>
<tr class="separator:ga38e54a9d0a0d46fabf8d8ce236e4f63e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
RTI Global Control Stall Modes</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp8dbb798a3e1cc7a8195e9922ddae687a"></a><a class="anchor" id="RTI_StallModes"></a></p>
<p>Macro to select the stall mode in RTI Global Control.</p>
<p>The counters can be either stopped or running while in debug halting mode. </p>
</td></tr>
<tr class="memitem:ga51996a99f490e7107c51ef2e4d107d0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__RTI__MODULE.html#ga51996a99f490e7107c51ef2e4d107d0a">RTI_GC_STALL_MODE_ON</a>&#160;&#160;&#160;(CSL_RTI_RTIGCTRL_COS_STOPPED)</td></tr>
<tr class="memdesc:ga51996a99f490e7107c51ef2e4d107d0a"><td class="mdescLeft">&#160;</td><td class="mdescRight">The counters will be stopped while in debug halting mode.  <a href="group__DRV__RTI__MODULE.html#ga51996a99f490e7107c51ef2e4d107d0a">More...</a><br /></td></tr>
<tr class="separator:ga51996a99f490e7107c51ef2e4d107d0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga756006b097c9c859bcaeb89ec9ced40c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__RTI__MODULE.html#ga756006b097c9c859bcaeb89ec9ced40c">RTI_GC_STALL_MODE_OFF</a>&#160;&#160;&#160;(CSL_RTI_RTIGCTRL_COS_RUNNING)</td></tr>
<tr class="memdesc:ga756006b097c9c859bcaeb89ec9ced40c"><td class="mdescLeft">&#160;</td><td class="mdescRight">The counters will be running while in debug halting mode.  <a href="group__DRV__RTI__MODULE.html#ga756006b097c9c859bcaeb89ec9ced40c">More...</a><br /></td></tr>
<tr class="separator:ga756006b097c9c859bcaeb89ec9ced40c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
RTI Timer Counter Block Indexes</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpc52265f8448cfe7f54087517b66b7269"></a><a class="anchor" id="RTI_TmrCntBlkIndexes"></a></p>
<p>RTI Timer contains two counter blocks </p>
</td></tr>
<tr class="memitem:gaffb3cc3fc0223a466d2b88762ed3c706"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__RTI__MODULE.html#gaffb3cc3fc0223a466d2b88762ed3c706">RTI_TMR_CNT_BLK_INDEX_0</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memdesc:gaffb3cc3fc0223a466d2b88762ed3c706"><td class="mdescLeft">&#160;</td><td class="mdescRight">RTI Timer counter block 0.  <a href="group__DRV__RTI__MODULE.html#gaffb3cc3fc0223a466d2b88762ed3c706">More...</a><br /></td></tr>
<tr class="separator:gaffb3cc3fc0223a466d2b88762ed3c706"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga408844480132fc522d6264ee950c51fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__RTI__MODULE.html#ga408844480132fc522d6264ee950c51fb">RTI_TMR_CNT_BLK_INDEX_1</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="memdesc:ga408844480132fc522d6264ee950c51fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">RTI Timer counter block 1.  <a href="group__DRV__RTI__MODULE.html#ga408844480132fc522d6264ee950c51fb">More...</a><br /></td></tr>
<tr class="separator:ga408844480132fc522d6264ee950c51fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24745de15d10b19a3852d02737bb815e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__RTI__MODULE.html#ga24745de15d10b19a3852d02737bb815e">RTI_TMR_CNT_BLK_INDEX_MAX</a>&#160;&#160;&#160;(<a class="el" href="group__DRV__RTI__MODULE.html#ga408844480132fc522d6264ee950c51fb">RTI_TMR_CNT_BLK_INDEX_1</a>)</td></tr>
<tr class="memdesc:ga24745de15d10b19a3852d02737bb815e"><td class="mdescLeft">&#160;</td><td class="mdescRight">RTI Timer counter block maximum.  <a href="group__DRV__RTI__MODULE.html#ga24745de15d10b19a3852d02737bb815e">More...</a><br /></td></tr>
<tr class="separator:ga24745de15d10b19a3852d02737bb815e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
RTI Timer Compare Block Indexes</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp44d7f6dda5886722fa61ee640260e01b"></a><a class="anchor" id="RTI_TmrCmpBlkIndexes"></a></p>
<p>RTI Timer contains four compare blocks </p>
</td></tr>
<tr class="memitem:ga742cf08c078d04545564308daf880521"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__RTI__MODULE.html#ga742cf08c078d04545564308daf880521">RTI_TMR_CMP_BLK_INDEX_0</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memdesc:ga742cf08c078d04545564308daf880521"><td class="mdescLeft">&#160;</td><td class="mdescRight">RTI Timer compare block 0.  <a href="group__DRV__RTI__MODULE.html#ga742cf08c078d04545564308daf880521">More...</a><br /></td></tr>
<tr class="separator:ga742cf08c078d04545564308daf880521"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a7be93c051ac9a4f96d77ca9048a6e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__RTI__MODULE.html#ga3a7be93c051ac9a4f96d77ca9048a6e4">RTI_TMR_CMP_BLK_INDEX_1</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="memdesc:ga3a7be93c051ac9a4f96d77ca9048a6e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">RTI Timer compare block 1.  <a href="group__DRV__RTI__MODULE.html#ga3a7be93c051ac9a4f96d77ca9048a6e4">More...</a><br /></td></tr>
<tr class="separator:ga3a7be93c051ac9a4f96d77ca9048a6e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79c1889bcc3ae96c04ad059ffcdba1d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__RTI__MODULE.html#ga79c1889bcc3ae96c04ad059ffcdba1d8">RTI_TMR_CMP_BLK_INDEX_2</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="memdesc:ga79c1889bcc3ae96c04ad059ffcdba1d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">RTI Timer compare block 2.  <a href="group__DRV__RTI__MODULE.html#ga79c1889bcc3ae96c04ad059ffcdba1d8">More...</a><br /></td></tr>
<tr class="separator:ga79c1889bcc3ae96c04ad059ffcdba1d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9cdd0d001812e5ce18cfcbdf5b836fa3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__RTI__MODULE.html#ga9cdd0d001812e5ce18cfcbdf5b836fa3">RTI_TMR_CMP_BLK_INDEX_3</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="memdesc:ga9cdd0d001812e5ce18cfcbdf5b836fa3"><td class="mdescLeft">&#160;</td><td class="mdescRight">RTI Timer compare block 3.  <a href="group__DRV__RTI__MODULE.html#ga9cdd0d001812e5ce18cfcbdf5b836fa3">More...</a><br /></td></tr>
<tr class="separator:ga9cdd0d001812e5ce18cfcbdf5b836fa3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2cef0809d61b877a4d2418da3bc7522"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__RTI__MODULE.html#gac2cef0809d61b877a4d2418da3bc7522">RTI_TMR_CMP_BLK_INDEX_MAX</a>&#160;&#160;&#160;(<a class="el" href="group__DRV__RTI__MODULE.html#ga9cdd0d001812e5ce18cfcbdf5b836fa3">RTI_TMR_CMP_BLK_INDEX_3</a>)</td></tr>
<tr class="memdesc:gac2cef0809d61b877a4d2418da3bc7522"><td class="mdescLeft">&#160;</td><td class="mdescRight">RTI Timer compare block maximum.  <a href="group__DRV__RTI__MODULE.html#gac2cef0809d61b877a4d2418da3bc7522">More...</a><br /></td></tr>
<tr class="separator:gac2cef0809d61b877a4d2418da3bc7522"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
RTI Timer Prescaler Value Ranges</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp1107a2dda26dfb8df00af928d6bb8d49"></a><a class="anchor" id="RTI_TmrPrescalerValues"></a></p>
</td></tr>
<tr class="memitem:gab2798b28729a93c9ef5502aba5abf263"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__RTI__MODULE.html#gab2798b28729a93c9ef5502aba5abf263">RTI_TMR_MIN_PRESCALER_VAL</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="memdesc:gab2798b28729a93c9ef5502aba5abf263"><td class="mdescLeft">&#160;</td><td class="mdescRight">Minimum possible prescaler value for RTI Timer UP counter.  <a href="group__DRV__RTI__MODULE.html#gab2798b28729a93c9ef5502aba5abf263">More...</a><br /></td></tr>
<tr class="separator:gab2798b28729a93c9ef5502aba5abf263"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58ef8ac4408c5692e0a05b6013e14484"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__RTI__MODULE.html#ga58ef8ac4408c5692e0a05b6013e14484">RTI_TMR_MAX_PRESACLER_VAL</a>&#160;&#160;&#160;(0xFFFFFFFFU)</td></tr>
<tr class="memdesc:ga58ef8ac4408c5692e0a05b6013e14484"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum possible prescaler value for RTI Timer UP counter(2^32).  <a href="group__DRV__RTI__MODULE.html#ga58ef8ac4408c5692e0a05b6013e14484">More...</a><br /></td></tr>
<tr class="separator:ga58ef8ac4408c5692e0a05b6013e14484"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
RTI Timer Interrupt Set/Indication Flags</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp538942bfa6837881b3f2b2d8faae6184"></a><a class="anchor" id="RTI_TmrIntFlags"></a></p>
</td></tr>
<tr class="memitem:ga28a3211f0d450bebd1f213b530fb9e70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__RTI__MODULE.html#ga28a3211f0d450bebd1f213b530fb9e70">RTI_TMR_INT_INT0_FLAG</a>&#160;&#160;&#160;(CSL_RTI_RTISETINT_SETINT0_MASK)</td></tr>
<tr class="memdesc:ga28a3211f0d450bebd1f213b530fb9e70"><td class="mdescLeft">&#160;</td><td class="mdescRight">Comapre 0 match interrupt.  <a href="group__DRV__RTI__MODULE.html#ga28a3211f0d450bebd1f213b530fb9e70">More...</a><br /></td></tr>
<tr class="separator:ga28a3211f0d450bebd1f213b530fb9e70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e759b5c65a74f3cf991301721d1f858"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__RTI__MODULE.html#ga7e759b5c65a74f3cf991301721d1f858">RTI_TMR_INT_INT1_FLAG</a>&#160;&#160;&#160;(CSL_RTI_RTISETINT_SETINT1_MASK)</td></tr>
<tr class="memdesc:ga7e759b5c65a74f3cf991301721d1f858"><td class="mdescLeft">&#160;</td><td class="mdescRight">Comapre 1 match interrupt.  <a href="group__DRV__RTI__MODULE.html#ga7e759b5c65a74f3cf991301721d1f858">More...</a><br /></td></tr>
<tr class="separator:ga7e759b5c65a74f3cf991301721d1f858"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3574983a94755bf3abef055666916ba0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__RTI__MODULE.html#ga3574983a94755bf3abef055666916ba0">RTI_TMR_INT_INT2_FLAG</a>&#160;&#160;&#160;(CSL_RTI_RTISETINT_SETINT2_MASK)</td></tr>
<tr class="memdesc:ga3574983a94755bf3abef055666916ba0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Comapre 2 match interrupt.  <a href="group__DRV__RTI__MODULE.html#ga3574983a94755bf3abef055666916ba0">More...</a><br /></td></tr>
<tr class="separator:ga3574983a94755bf3abef055666916ba0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68512a4ff4868dfc7a234a9aba5f0454"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__RTI__MODULE.html#ga68512a4ff4868dfc7a234a9aba5f0454">RTI_TMR_INT_INT3_FLAG</a>&#160;&#160;&#160;(CSL_RTI_RTISETINT_SETINT3_MASK)</td></tr>
<tr class="memdesc:ga68512a4ff4868dfc7a234a9aba5f0454"><td class="mdescLeft">&#160;</td><td class="mdescRight">Comapre 3 match interrupt.  <a href="group__DRV__RTI__MODULE.html#ga68512a4ff4868dfc7a234a9aba5f0454">More...</a><br /></td></tr>
<tr class="separator:ga68512a4ff4868dfc7a234a9aba5f0454"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4ac71c54dae3c5bcf00be8ab17a073b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__RTI__MODULE.html#gaf4ac71c54dae3c5bcf00be8ab17a073b">RTI_TMR_INT_DMA0_FLAG</a>&#160;&#160;&#160;(CSL_RTI_RTISETINT_SETDMA0_MASK)</td></tr>
<tr class="memdesc:gaf4ac71c54dae3c5bcf00be8ab17a073b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Comapre 0 match DMA request.  <a href="group__DRV__RTI__MODULE.html#gaf4ac71c54dae3c5bcf00be8ab17a073b">More...</a><br /></td></tr>
<tr class="separator:gaf4ac71c54dae3c5bcf00be8ab17a073b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27cd4c0bafd1a614606150036052cf4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__RTI__MODULE.html#ga27cd4c0bafd1a614606150036052cf4c">RTI_TMR_INT_DMA1_FLAG</a>&#160;&#160;&#160;(CSL_RTI_RTISETINT_SETDMA1_MASK)</td></tr>
<tr class="memdesc:ga27cd4c0bafd1a614606150036052cf4c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Comapre 1 match DMA request.  <a href="group__DRV__RTI__MODULE.html#ga27cd4c0bafd1a614606150036052cf4c">More...</a><br /></td></tr>
<tr class="separator:ga27cd4c0bafd1a614606150036052cf4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0b2148e48602445f5df285764684b63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__RTI__MODULE.html#gaf0b2148e48602445f5df285764684b63">RTI_TMR_INT_DMA2_FLAG</a>&#160;&#160;&#160;(CSL_RTI_RTISETINT_SETDMA2_MASK)</td></tr>
<tr class="memdesc:gaf0b2148e48602445f5df285764684b63"><td class="mdescLeft">&#160;</td><td class="mdescRight">Comapre 2 match DMA request.  <a href="group__DRV__RTI__MODULE.html#gaf0b2148e48602445f5df285764684b63">More...</a><br /></td></tr>
<tr class="separator:gaf0b2148e48602445f5df285764684b63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf91d2152126e39883ba82d5c0b42120b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__RTI__MODULE.html#gaf91d2152126e39883ba82d5c0b42120b">RTI_TMR_INT_DMA3_FLAG</a>&#160;&#160;&#160;(CSL_RTI_RTISETINT_SETDMA3_MASK)</td></tr>
<tr class="memdesc:gaf91d2152126e39883ba82d5c0b42120b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Comapre 3 match DMA request.  <a href="group__DRV__RTI__MODULE.html#gaf91d2152126e39883ba82d5c0b42120b">More...</a><br /></td></tr>
<tr class="separator:gaf91d2152126e39883ba82d5c0b42120b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ba234ac2c739929124396c682c5111f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__RTI__MODULE.html#ga6ba234ac2c739929124396c682c5111f">RTI_TMR_INT_TB_FLAG</a>&#160;&#160;&#160;(CSL_RTI_RTISETINT_SETTBINT_MASK)</td></tr>
<tr class="memdesc:ga6ba234ac2c739929124396c682c5111f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timebase interrupt: detection of a missing external clock edge.  <a href="group__DRV__RTI__MODULE.html#ga6ba234ac2c739929124396c682c5111f">More...</a><br /></td></tr>
<tr class="separator:ga6ba234ac2c739929124396c682c5111f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83f6d2b70aacf8fc14fe98024a197c0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__RTI__MODULE.html#ga83f6d2b70aacf8fc14fe98024a197c0f">RTI_TMR_INT_OVL0_FLAG</a>&#160;&#160;&#160;(CSL_RTI_RTISETINT_SETOVL0INT_MASK)</td></tr>
<tr class="memdesc:ga83f6d2b70aacf8fc14fe98024a197c0f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Free running counter 0 overflow.  <a href="group__DRV__RTI__MODULE.html#ga83f6d2b70aacf8fc14fe98024a197c0f">More...</a><br /></td></tr>
<tr class="separator:ga83f6d2b70aacf8fc14fe98024a197c0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95bef96727837becff77e7428e4792b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__RTI__MODULE.html#ga95bef96727837becff77e7428e4792b2">RTI_TMR_INT_OVL1_FLAG</a>&#160;&#160;&#160;(CSL_RTI_RTISETINT_SETOVL1INT_MASK)</td></tr>
<tr class="memdesc:ga95bef96727837becff77e7428e4792b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Free running counter 1 overflow.  <a href="group__DRV__RTI__MODULE.html#ga95bef96727837becff77e7428e4792b2">More...</a><br /></td></tr>
<tr class="separator:ga95bef96727837becff77e7428e4792b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34fc118173cae8b14a14c3ffd0dc643b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__RTI__MODULE.html#ga34fc118173cae8b14a14c3ffd0dc643b">RTI_TMR_INT_STATUS_ALL</a></td></tr>
<tr class="memdesc:ga34fc118173cae8b14a14c3ffd0dc643b"><td class="mdescLeft">&#160;</td><td class="mdescRight">All interrupt status mask.  <a href="group__DRV__RTI__MODULE.html#ga34fc118173cae8b14a14c3ffd0dc643b">More...</a><br /></td></tr>
<tr class="separator:ga34fc118173cae8b14a14c3ffd0dc643b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4310050e31c5e266511996daad56ced9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__RTI__MODULE.html#ga4310050e31c5e266511996daad56ced9">RTI_TMR_INT_REQ_ALL</a></td></tr>
<tr class="memdesc:ga4310050e31c5e266511996daad56ced9"><td class="mdescLeft">&#160;</td><td class="mdescRight">All interrupt request mask.  <a href="group__DRV__RTI__MODULE.html#ga4310050e31c5e266511996daad56ced9">More...</a><br /></td></tr>
<tr class="separator:ga4310050e31c5e266511996daad56ced9"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
RTI Timer Interrupt Auto Clear Enable/Disable Flags</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp20e2b1c230cd7162ce882d73038980d2"></a><a class="anchor" id="RTI_TmrIntAutoClrValues"></a></p>
</td></tr>
<tr class="memitem:ga253a283d55532872dc4bd7315190758e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__RTI__MODULE.html#ga253a283d55532872dc4bd7315190758e">RTI_TMR_INT_AUTO_CLR_ENABLE_FLAG</a>&#160;&#160;&#160;(0x0000000FU)</td></tr>
<tr class="memdesc:ga253a283d55532872dc4bd7315190758e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Compare interrupt Auto Clear Enable.  <a href="group__DRV__RTI__MODULE.html#ga253a283d55532872dc4bd7315190758e">More...</a><br /></td></tr>
<tr class="separator:ga253a283d55532872dc4bd7315190758e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea6204f72b57bffc7317ababb55a06c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__RTI__MODULE.html#gaea6204f72b57bffc7317ababb55a06c0">RTI_TMR_INT_AUTO_CLR_DISABLE_FLAG</a>&#160;&#160;&#160;(0x00000005U)</td></tr>
<tr class="memdesc:gaea6204f72b57bffc7317ababb55a06c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Compare interrupt Auto Clear Disable.  <a href="group__DRV__RTI__MODULE.html#gaea6204f72b57bffc7317ababb55a06c0">More...</a><br /></td></tr>
<tr class="separator:gaea6204f72b57bffc7317ababb55a06c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
RTI Timer NTU IDs</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpa78a2481e41785d28e8516c534513e9f"></a><a class="anchor" id="RTI_TmrNTUIds"></a></p>
<p>RTI Timer Network Time (NTU) IDs </p>
</td></tr>
<tr class="memitem:ga737889ee7ebb848f38558cb46b8bdeb4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__RTI__MODULE.html#ga737889ee7ebb848f38558cb46b8bdeb4">RTI_TMR_NTU_0</a>&#160;&#160;&#160;(0x0U)</td></tr>
<tr class="memdesc:ga737889ee7ebb848f38558cb46b8bdeb4"><td class="mdescLeft">&#160;</td><td class="mdescRight">RTI Timer NTU 0.  <a href="group__DRV__RTI__MODULE.html#ga737889ee7ebb848f38558cb46b8bdeb4">More...</a><br /></td></tr>
<tr class="separator:ga737889ee7ebb848f38558cb46b8bdeb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1e7d7da8249b52ec89f112502a74204"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__RTI__MODULE.html#gab1e7d7da8249b52ec89f112502a74204">RTI_TMR_NTU_1</a>&#160;&#160;&#160;(0x5U)</td></tr>
<tr class="memdesc:gab1e7d7da8249b52ec89f112502a74204"><td class="mdescLeft">&#160;</td><td class="mdescRight">RTI Timer NTU 1.  <a href="group__DRV__RTI__MODULE.html#gab1e7d7da8249b52ec89f112502a74204">More...</a><br /></td></tr>
<tr class="separator:gab1e7d7da8249b52ec89f112502a74204"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa549108d41fc79377c82cd806f834bdf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__RTI__MODULE.html#gaa549108d41fc79377c82cd806f834bdf">RTI_TMR_NTU_2</a>&#160;&#160;&#160;(0xAU)</td></tr>
<tr class="memdesc:gaa549108d41fc79377c82cd806f834bdf"><td class="mdescLeft">&#160;</td><td class="mdescRight">RTI Timer NTU 2.  <a href="group__DRV__RTI__MODULE.html#gaa549108d41fc79377c82cd806f834bdf">More...</a><br /></td></tr>
<tr class="separator:gaa549108d41fc79377c82cd806f834bdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9491e9ab2b30227875a6a5c5c740a38b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__RTI__MODULE.html#ga9491e9ab2b30227875a6a5c5c740a38b">RTI_TMR_NTU_3</a>&#160;&#160;&#160;(0xFU)</td></tr>
<tr class="memdesc:ga9491e9ab2b30227875a6a5c5c740a38b"><td class="mdescLeft">&#160;</td><td class="mdescRight">RTI Timer NTU 3.  <a href="group__DRV__RTI__MODULE.html#ga9491e9ab2b30227875a6a5c5c740a38b">More...</a><br /></td></tr>
<tr class="separator:ga9491e9ab2b30227875a6a5c5c740a38b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
RTI Timer Capture Event Indexes</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp9bac4f7d005ba7316231882445094d9a"></a><a class="anchor" id="RTI_TmrCapEvent"></a></p>
<p>RTI Timer Capture Event source numbers </p>
</td></tr>
<tr class="memitem:gae0db7ab89ba179248787bccce5fcf9a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__RTI__MODULE.html#gae0db7ab89ba179248787bccce5fcf9a8">RTI_TMR_CAPTURE_EVT_0</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memdesc:gae0db7ab89ba179248787bccce5fcf9a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">RTI Timer Capture Event source 0.  <a href="group__DRV__RTI__MODULE.html#gae0db7ab89ba179248787bccce5fcf9a8">More...</a><br /></td></tr>
<tr class="separator:gae0db7ab89ba179248787bccce5fcf9a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaceea1867b02b932f3af836073620ed4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__RTI__MODULE.html#gaceea1867b02b932f3af836073620ed4b">RTI_TMR_CAPTURE_EVT_1</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="memdesc:gaceea1867b02b932f3af836073620ed4b"><td class="mdescLeft">&#160;</td><td class="mdescRight">RTI Timer Capture Event source 1.  <a href="group__DRV__RTI__MODULE.html#gaceea1867b02b932f3af836073620ed4b">More...</a><br /></td></tr>
<tr class="separator:gaceea1867b02b932f3af836073620ed4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64aad052ce22c79da0900728b713d263"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__RTI__MODULE.html#ga64aad052ce22c79da0900728b713d263">RTI_TMR_CAPTURE_EVT_MAX</a>&#160;&#160;&#160;(<a class="el" href="group__DRV__RTI__MODULE.html#gaceea1867b02b932f3af836073620ed4b">RTI_TMR_CAPTURE_EVT_1</a>)</td></tr>
<tr class="memdesc:ga64aad052ce22c79da0900728b713d263"><td class="mdescLeft">&#160;</td><td class="mdescRight">RTI Timer Capture Event source maximum.  <a href="group__DRV__RTI__MODULE.html#ga64aad052ce22c79da0900728b713d263">More...</a><br /></td></tr>
<tr class="separator:ga64aad052ce22c79da0900728b713d263"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
RTI Timer Clock Source</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp40507c6610309f76fa5b9d046e08b4a8"></a><a class="anchor" id="RTI_TmrClkSrc"></a></p>
<p>RTI Timer clock source of conter block 0 </p>
</td></tr>
<tr class="memitem:ga436510b46030dfff65ba43db64e99ded"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__RTI__MODULE.html#ga436510b46030dfff65ba43db64e99ded">RTI_TMR_CLK_SRC_COUNTER</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memdesc:ga436510b46030dfff65ba43db64e99ded"><td class="mdescLeft">&#160;</td><td class="mdescRight">Use counter block 0 up counter as clock source of the free runnung counter.  <a href="group__DRV__RTI__MODULE.html#ga436510b46030dfff65ba43db64e99ded">More...</a><br /></td></tr>
<tr class="separator:ga436510b46030dfff65ba43db64e99ded"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78989db1bc280c16dfd9730cac4aaf62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__RTI__MODULE.html#ga78989db1bc280c16dfd9730cac4aaf62">RTI_TMR_CLK_SRC_NTU</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="memdesc:ga78989db1bc280c16dfd9730cac4aaf62"><td class="mdescLeft">&#160;</td><td class="mdescRight">Use one of NTU as clock source of the free runnung counter.  <a href="group__DRV__RTI__MODULE.html#ga78989db1bc280c16dfd9730cac4aaf62">More...</a><br /></td></tr>
<tr class="separator:ga78989db1bc280c16dfd9730cac4aaf62"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga51996a99f490e7107c51ef2e4d107d0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga51996a99f490e7107c51ef2e4d107d0a">&#9670;&nbsp;</a></span>RTI_GC_STALL_MODE_ON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTI_GC_STALL_MODE_ON&#160;&#160;&#160;(CSL_RTI_RTIGCTRL_COS_STOPPED)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The counters will be stopped while in debug halting mode. </p>

</div>
</div>
<a id="ga756006b097c9c859bcaeb89ec9ced40c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga756006b097c9c859bcaeb89ec9ced40c">&#9670;&nbsp;</a></span>RTI_GC_STALL_MODE_OFF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTI_GC_STALL_MODE_OFF&#160;&#160;&#160;(CSL_RTI_RTIGCTRL_COS_RUNNING)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The counters will be running while in debug halting mode. </p>

</div>
</div>
<a id="gaffb3cc3fc0223a466d2b88762ed3c706"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaffb3cc3fc0223a466d2b88762ed3c706">&#9670;&nbsp;</a></span>RTI_TMR_CNT_BLK_INDEX_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTI_TMR_CNT_BLK_INDEX_0&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RTI Timer counter block 0. </p>

</div>
</div>
<a id="ga408844480132fc522d6264ee950c51fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga408844480132fc522d6264ee950c51fb">&#9670;&nbsp;</a></span>RTI_TMR_CNT_BLK_INDEX_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTI_TMR_CNT_BLK_INDEX_1&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RTI Timer counter block 1. </p>

</div>
</div>
<a id="ga24745de15d10b19a3852d02737bb815e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga24745de15d10b19a3852d02737bb815e">&#9670;&nbsp;</a></span>RTI_TMR_CNT_BLK_INDEX_MAX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTI_TMR_CNT_BLK_INDEX_MAX&#160;&#160;&#160;(<a class="el" href="group__DRV__RTI__MODULE.html#ga408844480132fc522d6264ee950c51fb">RTI_TMR_CNT_BLK_INDEX_1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RTI Timer counter block maximum. </p>

</div>
</div>
<a id="ga742cf08c078d04545564308daf880521"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga742cf08c078d04545564308daf880521">&#9670;&nbsp;</a></span>RTI_TMR_CMP_BLK_INDEX_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTI_TMR_CMP_BLK_INDEX_0&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RTI Timer compare block 0. </p>

</div>
</div>
<a id="ga3a7be93c051ac9a4f96d77ca9048a6e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3a7be93c051ac9a4f96d77ca9048a6e4">&#9670;&nbsp;</a></span>RTI_TMR_CMP_BLK_INDEX_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTI_TMR_CMP_BLK_INDEX_1&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RTI Timer compare block 1. </p>

</div>
</div>
<a id="ga79c1889bcc3ae96c04ad059ffcdba1d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga79c1889bcc3ae96c04ad059ffcdba1d8">&#9670;&nbsp;</a></span>RTI_TMR_CMP_BLK_INDEX_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTI_TMR_CMP_BLK_INDEX_2&#160;&#160;&#160;(2U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RTI Timer compare block 2. </p>

</div>
</div>
<a id="ga9cdd0d001812e5ce18cfcbdf5b836fa3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9cdd0d001812e5ce18cfcbdf5b836fa3">&#9670;&nbsp;</a></span>RTI_TMR_CMP_BLK_INDEX_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTI_TMR_CMP_BLK_INDEX_3&#160;&#160;&#160;(3U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RTI Timer compare block 3. </p>

</div>
</div>
<a id="gac2cef0809d61b877a4d2418da3bc7522"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac2cef0809d61b877a4d2418da3bc7522">&#9670;&nbsp;</a></span>RTI_TMR_CMP_BLK_INDEX_MAX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTI_TMR_CMP_BLK_INDEX_MAX&#160;&#160;&#160;(<a class="el" href="group__DRV__RTI__MODULE.html#ga9cdd0d001812e5ce18cfcbdf5b836fa3">RTI_TMR_CMP_BLK_INDEX_3</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RTI Timer compare block maximum. </p>

</div>
</div>
<a id="gab2798b28729a93c9ef5502aba5abf263"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab2798b28729a93c9ef5502aba5abf263">&#9670;&nbsp;</a></span>RTI_TMR_MIN_PRESCALER_VAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTI_TMR_MIN_PRESCALER_VAL&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Minimum possible prescaler value for RTI Timer UP counter. </p>

</div>
</div>
<a id="ga58ef8ac4408c5692e0a05b6013e14484"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga58ef8ac4408c5692e0a05b6013e14484">&#9670;&nbsp;</a></span>RTI_TMR_MAX_PRESACLER_VAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTI_TMR_MAX_PRESACLER_VAL&#160;&#160;&#160;(0xFFFFFFFFU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Maximum possible prescaler value for RTI Timer UP counter(2^32). </p>

</div>
</div>
<a id="ga28a3211f0d450bebd1f213b530fb9e70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga28a3211f0d450bebd1f213b530fb9e70">&#9670;&nbsp;</a></span>RTI_TMR_INT_INT0_FLAG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTI_TMR_INT_INT0_FLAG&#160;&#160;&#160;(CSL_RTI_RTISETINT_SETINT0_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Comapre 0 match interrupt. </p>

</div>
</div>
<a id="ga7e759b5c65a74f3cf991301721d1f858"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7e759b5c65a74f3cf991301721d1f858">&#9670;&nbsp;</a></span>RTI_TMR_INT_INT1_FLAG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTI_TMR_INT_INT1_FLAG&#160;&#160;&#160;(CSL_RTI_RTISETINT_SETINT1_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Comapre 1 match interrupt. </p>

</div>
</div>
<a id="ga3574983a94755bf3abef055666916ba0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3574983a94755bf3abef055666916ba0">&#9670;&nbsp;</a></span>RTI_TMR_INT_INT2_FLAG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTI_TMR_INT_INT2_FLAG&#160;&#160;&#160;(CSL_RTI_RTISETINT_SETINT2_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Comapre 2 match interrupt. </p>

</div>
</div>
<a id="ga68512a4ff4868dfc7a234a9aba5f0454"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga68512a4ff4868dfc7a234a9aba5f0454">&#9670;&nbsp;</a></span>RTI_TMR_INT_INT3_FLAG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTI_TMR_INT_INT3_FLAG&#160;&#160;&#160;(CSL_RTI_RTISETINT_SETINT3_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Comapre 3 match interrupt. </p>

</div>
</div>
<a id="gaf4ac71c54dae3c5bcf00be8ab17a073b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf4ac71c54dae3c5bcf00be8ab17a073b">&#9670;&nbsp;</a></span>RTI_TMR_INT_DMA0_FLAG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTI_TMR_INT_DMA0_FLAG&#160;&#160;&#160;(CSL_RTI_RTISETINT_SETDMA0_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Comapre 0 match DMA request. </p>

</div>
</div>
<a id="ga27cd4c0bafd1a614606150036052cf4c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga27cd4c0bafd1a614606150036052cf4c">&#9670;&nbsp;</a></span>RTI_TMR_INT_DMA1_FLAG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTI_TMR_INT_DMA1_FLAG&#160;&#160;&#160;(CSL_RTI_RTISETINT_SETDMA1_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Comapre 1 match DMA request. </p>

</div>
</div>
<a id="gaf0b2148e48602445f5df285764684b63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf0b2148e48602445f5df285764684b63">&#9670;&nbsp;</a></span>RTI_TMR_INT_DMA2_FLAG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTI_TMR_INT_DMA2_FLAG&#160;&#160;&#160;(CSL_RTI_RTISETINT_SETDMA2_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Comapre 2 match DMA request. </p>

</div>
</div>
<a id="gaf91d2152126e39883ba82d5c0b42120b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf91d2152126e39883ba82d5c0b42120b">&#9670;&nbsp;</a></span>RTI_TMR_INT_DMA3_FLAG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTI_TMR_INT_DMA3_FLAG&#160;&#160;&#160;(CSL_RTI_RTISETINT_SETDMA3_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Comapre 3 match DMA request. </p>

</div>
</div>
<a id="ga6ba234ac2c739929124396c682c5111f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6ba234ac2c739929124396c682c5111f">&#9670;&nbsp;</a></span>RTI_TMR_INT_TB_FLAG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTI_TMR_INT_TB_FLAG&#160;&#160;&#160;(CSL_RTI_RTISETINT_SETTBINT_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Timebase interrupt: detection of a missing external clock edge. </p>

</div>
</div>
<a id="ga83f6d2b70aacf8fc14fe98024a197c0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga83f6d2b70aacf8fc14fe98024a197c0f">&#9670;&nbsp;</a></span>RTI_TMR_INT_OVL0_FLAG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTI_TMR_INT_OVL0_FLAG&#160;&#160;&#160;(CSL_RTI_RTISETINT_SETOVL0INT_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Free running counter 0 overflow. </p>

</div>
</div>
<a id="ga95bef96727837becff77e7428e4792b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga95bef96727837becff77e7428e4792b2">&#9670;&nbsp;</a></span>RTI_TMR_INT_OVL1_FLAG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTI_TMR_INT_OVL1_FLAG&#160;&#160;&#160;(CSL_RTI_RTISETINT_SETOVL1INT_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Free running counter 1 overflow. </p>

</div>
</div>
<a id="ga34fc118173cae8b14a14c3ffd0dc643b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga34fc118173cae8b14a14c3ffd0dc643b">&#9670;&nbsp;</a></span>RTI_TMR_INT_STATUS_ALL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTI_TMR_INT_STATUS_ALL</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">                                      (<a class="code" href="group__DRV__RTI__MODULE.html#ga28a3211f0d450bebd1f213b530fb9e70">RTI_TMR_INT_INT0_FLAG</a> |   \</div>
<div class="line">                                      RTI_TMR_INT_INT1_FLAG |   \</div>
<div class="line">                                      RTI_TMR_INT_INT2_FLAG |   \</div>
<div class="line">                                      RTI_TMR_INT_INT3_FLAG |   \</div>
<div class="line">                                      RTI_TMR_INT_TB_FLAG   |   \</div>
<div class="line">                                      RTI_TMR_INT_OVL0_FLAG |   \</div>
<div class="line">                                      RTI_TMR_INT_OVL1_FLAG)</div>
</div><!-- fragment -->
<p>All interrupt status mask. </p>

</div>
</div>
<a id="ga4310050e31c5e266511996daad56ced9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4310050e31c5e266511996daad56ced9">&#9670;&nbsp;</a></span>RTI_TMR_INT_REQ_ALL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTI_TMR_INT_REQ_ALL</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">                                      (<a class="code" href="group__DRV__RTI__MODULE.html#ga28a3211f0d450bebd1f213b530fb9e70">RTI_TMR_INT_INT0_FLAG</a> |   \</div>
<div class="line">                                      RTI_TMR_INT_INT1_FLAG |   \</div>
<div class="line">                                      RTI_TMR_INT_INT2_FLAG |   \</div>
<div class="line">                                      RTI_TMR_INT_INT3_FLAG |   \</div>
<div class="line">                                      RTI_TMR_INT_DMA0_FLAG |   \</div>
<div class="line">                                      RTI_TMR_INT_DMA1_FLAG |   \</div>
<div class="line">                                      RTI_TMR_INT_DMA2_FLAG |   \</div>
<div class="line">                                      RTI_TMR_INT_DMA3_FLAG |   \</div>
<div class="line">                                      RTI_TMR_INT_TB_FLAG   |   \</div>
<div class="line">                                      RTI_TMR_INT_OVL0_FLAG |   \</div>
<div class="line">                                      RTI_TMR_INT_OVL1_FLAG)</div>
</div><!-- fragment -->
<p>All interrupt request mask. </p>

</div>
</div>
<a id="ga253a283d55532872dc4bd7315190758e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga253a283d55532872dc4bd7315190758e">&#9670;&nbsp;</a></span>RTI_TMR_INT_AUTO_CLR_ENABLE_FLAG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTI_TMR_INT_AUTO_CLR_ENABLE_FLAG&#160;&#160;&#160;(0x0000000FU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Compare interrupt Auto Clear Enable. </p>

</div>
</div>
<a id="gaea6204f72b57bffc7317ababb55a06c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaea6204f72b57bffc7317ababb55a06c0">&#9670;&nbsp;</a></span>RTI_TMR_INT_AUTO_CLR_DISABLE_FLAG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTI_TMR_INT_AUTO_CLR_DISABLE_FLAG&#160;&#160;&#160;(0x00000005U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Compare interrupt Auto Clear Disable. </p>

</div>
</div>
<a id="ga737889ee7ebb848f38558cb46b8bdeb4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga737889ee7ebb848f38558cb46b8bdeb4">&#9670;&nbsp;</a></span>RTI_TMR_NTU_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTI_TMR_NTU_0&#160;&#160;&#160;(0x0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RTI Timer NTU 0. </p>

</div>
</div>
<a id="gab1e7d7da8249b52ec89f112502a74204"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab1e7d7da8249b52ec89f112502a74204">&#9670;&nbsp;</a></span>RTI_TMR_NTU_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTI_TMR_NTU_1&#160;&#160;&#160;(0x5U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RTI Timer NTU 1. </p>

</div>
</div>
<a id="gaa549108d41fc79377c82cd806f834bdf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa549108d41fc79377c82cd806f834bdf">&#9670;&nbsp;</a></span>RTI_TMR_NTU_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTI_TMR_NTU_2&#160;&#160;&#160;(0xAU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RTI Timer NTU 2. </p>

</div>
</div>
<a id="ga9491e9ab2b30227875a6a5c5c740a38b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9491e9ab2b30227875a6a5c5c740a38b">&#9670;&nbsp;</a></span>RTI_TMR_NTU_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTI_TMR_NTU_3&#160;&#160;&#160;(0xFU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RTI Timer NTU 3. </p>

</div>
</div>
<a id="gae0db7ab89ba179248787bccce5fcf9a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae0db7ab89ba179248787bccce5fcf9a8">&#9670;&nbsp;</a></span>RTI_TMR_CAPTURE_EVT_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTI_TMR_CAPTURE_EVT_0&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RTI Timer Capture Event source 0. </p>

</div>
</div>
<a id="gaceea1867b02b932f3af836073620ed4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaceea1867b02b932f3af836073620ed4b">&#9670;&nbsp;</a></span>RTI_TMR_CAPTURE_EVT_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTI_TMR_CAPTURE_EVT_1&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RTI Timer Capture Event source 1. </p>

</div>
</div>
<a id="ga64aad052ce22c79da0900728b713d263"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga64aad052ce22c79da0900728b713d263">&#9670;&nbsp;</a></span>RTI_TMR_CAPTURE_EVT_MAX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTI_TMR_CAPTURE_EVT_MAX&#160;&#160;&#160;(<a class="el" href="group__DRV__RTI__MODULE.html#gaceea1867b02b932f3af836073620ed4b">RTI_TMR_CAPTURE_EVT_1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RTI Timer Capture Event source maximum. </p>

</div>
</div>
<a id="ga436510b46030dfff65ba43db64e99ded"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga436510b46030dfff65ba43db64e99ded">&#9670;&nbsp;</a></span>RTI_TMR_CLK_SRC_COUNTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTI_TMR_CLK_SRC_COUNTER&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Use counter block 0 up counter as clock source of the free runnung counter. </p>

</div>
</div>
<a id="ga78989db1bc280c16dfd9730cac4aaf62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga78989db1bc280c16dfd9730cac4aaf62">&#9670;&nbsp;</a></span>RTI_TMR_CLK_SRC_NTU</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTI_TMR_CLK_SRC_NTU&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Use one of NTU as clock source of the free runnung counter. </p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="ga54f3acf247564b7016cb1abdb47004e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga54f3acf247564b7016cb1abdb47004e8">&#9670;&nbsp;</a></span>RTIG_setStallMode()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t RTIG_setStallMode </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>stallMode</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set the stall mode in RTI Global Control. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Base Address of the RTI instance.</td></tr>
    <tr><td class="paramname">stallMode</td><td>Stall mode in RTI global control 'stallMode' can take any of <a class="el" href="group__DRV__RTI__MODULE.html#RTI_StallModes">RTI_StallModes</a></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>status Success of the stall mode configuration<ul>
<li>Success: SystemP_SUCCESS</li>
<li>Fail : SystemP_FAILURE </li>
</ul>
</dd></dl>

</div>
</div>
<a id="ga95b22b6f339052ad4542a05d51c8e530"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga95b22b6f339052ad4542a05d51c8e530">&#9670;&nbsp;</a></span>RTI_counterEnable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t RTI_counterEnable </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>cntIndex</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Start the timer. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Base Address of the RTI instance. </td></tr>
    <tr><td class="paramname">cntIndex</td><td>Conter Block index</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>status Success of the operation<ul>
<li>Success: SystemP_SUCCESS</li>
<li>Fail : SystemP_FAILURE</li>
</ul>
</dd></dl>
<dl class="section note"><dt>Note</dt><dd>The timer must be configured before it is started/enabled. </dd></dl>

</div>
</div>
<a id="ga6661f0e1f950c6e50585fdb2f2dcde1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6661f0e1f950c6e50585fdb2f2dcde1f">&#9670;&nbsp;</a></span>RTI_counterDisable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t RTI_counterDisable </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>cntIndex</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Stop the timer. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Base Address of the RTI instance. </td></tr>
    <tr><td class="paramname">cntIndex</td><td>Conter Block index</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>status Success of the operation<ul>
<li>Success: SystemP_SUCCESS</li>
<li>Fail : SystemP_FAILURE </li>
</ul>
</dd></dl>

</div>
</div>
<a id="ga135aa1a7fe7c6df5fbe24369ffc2238c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga135aa1a7fe7c6df5fbe24369ffc2238c">&#9670;&nbsp;</a></span>RTI_counterClear()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t RTI_counterClear </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>cntIndex</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear Timer Counter block. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Base Address of the RTI instance. </td></tr>
    <tr><td class="paramname">cntIndex</td><td>Conter Block index</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>status Success of the operation<ul>
<li>Success: SystemP_SUCCESS</li>
<li>Fail : SystemP_FAILURE</li>
</ul>
</dd></dl>
<dl class="section note"><dt>Note</dt><dd>The timer counter will be stopped and then cleared. The function may be invoked at device initialization prior to configuration </dd></dl>

</div>
</div>
<a id="gaac30838ea794147e7edeb7bd98d6be3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaac30838ea794147e7edeb7bd98d6be3a">&#9670;&nbsp;</a></span>RTI_compareClear()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t RTI_compareClear </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>cmpIndex</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear Timer Compare block. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Base Address of the RTI instance. </td></tr>
    <tr><td class="paramname">cmpIndex</td><td>Comapre Block index</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>status Success of the operation<ul>
<li>Success: SystemP_SUCCESS</li>
<li>Fail : SystemP_FAILURE </li>
</ul>
</dd></dl>

</div>
</div>
<a id="ga075764dda19e4805805a469b4b428c1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga075764dda19e4805805a469b4b428c1b">&#9670;&nbsp;</a></span>RTI_counterGet()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t RTI_counterGet </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>cntIndex</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t *&#160;</td>
          <td class="paramname"><em>counterLow</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t *&#160;</td>
          <td class="paramname"><em>counterHigh</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get/Read the counter value from the counter registers. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Base Address of the RTI instance. </td></tr>
    <tr><td class="paramname">cntIndex</td><td>Conter Block index </td></tr>
    <tr><td class="paramname">counterLow</td><td>Pointer to the vaue of the UP counter </td></tr>
    <tr><td class="paramname">counterHigh</td><td>Pointer to the vaue of the Free running counter</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>status Success of the operation<ul>
<li>Success: SystemP_SUCCESS</li>
<li>Fail : SystemP_FAILURE</li>
</ul>
</dd></dl>
<dl class="section note"><dt>Note</dt><dd>: Value can be read from the counter register when the counter is stopped or when it is running. </dd></dl>

</div>
</div>
<a id="gab9d8f90b157c296e03d82a418b69d929"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab9d8f90b157c296e03d82a418b69d929">&#9670;&nbsp;</a></span>RTI_captureConfig()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t RTI_captureConfig </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>cntIndex</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>cntrCapSrc</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configure Capture operation. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Base Address of the RTI instance. </td></tr>
    <tr><td class="paramname">cntIndex</td><td>Conter Block index </td></tr>
    <tr><td class="paramname">cntrCapSrc</td><td>Capture source</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>status Success of the operation<ul>
<li>Success: SystemP_SUCCESS</li>
<li>Fail : SystemP_FAILURE </li>
</ul>
</dd></dl>

</div>
</div>
<a id="ga4eb2923bdec03afbbf655ce4627be7d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4eb2923bdec03afbbf655ce4627be7d3">&#9670;&nbsp;</a></span>RTI_captureCounterGet()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t RTI_captureCounterGet </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>cntIndex</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t *&#160;</td>
          <td class="paramname"><em>counterLow</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t *&#160;</td>
          <td class="paramname"><em>counterHigh</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get/Read the counter value from the capture registers. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Base Address of the RTI instance. </td></tr>
    <tr><td class="paramname">cntIndex</td><td>Conter Block index </td></tr>
    <tr><td class="paramname">counterLow</td><td>Pointer to the vaue of the capture UP counter </td></tr>
    <tr><td class="paramname">counterHigh</td><td>Pointer to the vaue of the capture Free running counter</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>status Success of the operation<ul>
<li>Success: SystemP_SUCCESS</li>
<li>Fail : SystemP_FAILURE </li>
</ul>
</dd></dl>

</div>
</div>
<a id="ga84a588a7429fb4591511485d164243d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga84a588a7429fb4591511485d164243d0">&#9670;&nbsp;</a></span>RTI_compareEventConfig()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t RTI_compareEventConfig </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>cmpIndex</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>cntBlkIndex</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>cmpVal</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>period</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Confiure Compare operation. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Base Address of the RTI instance. </td></tr>
    <tr><td class="paramname">cmpIndex</td><td>Comapre Block index </td></tr>
    <tr><td class="paramname">cntBlkIndex</td><td>Index of source counter block </td></tr>
    <tr><td class="paramname">cmpVal</td><td>Initial compare value </td></tr>
    <tr><td class="paramname">period</td><td>Period of the free running counter in terms of counts</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>status Success of the operation<ul>
<li>Success: SystemP_SUCCESS</li>
<li>Fail : SystemP_FAILURE </li>
</ul>
</dd></dl>

</div>
</div>
<a id="ga5c2e6090ddb3e5ccda55d47b970cdd06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5c2e6090ddb3e5ccda55d47b970cdd06">&#9670;&nbsp;</a></span>RTI_counterConfigure()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t RTI_counterConfigure </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>cntBlkIndex</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>clkSrc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>ntu</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>prescaler</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Confiure Compare operation. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Base Address of the RTI instance. </td></tr>
    <tr><td class="paramname">cntBlkIndex</td><td>Counter Block index </td></tr>
    <tr><td class="paramname">clkSrc</td><td>Select clock source of the free running counter of Counter Block 0 </td></tr>
    <tr><td class="paramname">ntu</td><td>Select the NTU clock </td></tr>
    <tr><td class="paramname">prescaler</td><td>Compare value of the up counter</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>status Success of the operation<ul>
<li>Success: SystemP_SUCCESS</li>
<li>Fail : SystemP_FAILURE </li>
</ul>
</dd></dl>

</div>
</div>
<a id="ga32559777bcdf840348a0ebf83906f1c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga32559777bcdf840348a0ebf83906f1c2">&#9670;&nbsp;</a></span>RTI_compareGet()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RTI_compareGet </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>cmpIndex</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the compare match register contents. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Base Address of the RTI instance. </td></tr>
    <tr><td class="paramname">cmpIndex</td><td>Comapre Block index</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>This API returns the match register contents. </dd></dl>

</div>
</div>
<a id="gacde1e4d20c063fbf99976a0d3b5fb664"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacde1e4d20c063fbf99976a0d3b5fb664">&#9670;&nbsp;</a></span>RTI_compareClearConfig()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t RTI_compareClearConfig </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>cmpIndex</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>cmpClearVal</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Confiure Compare Clear operation. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Base Address of the RTI instance. </td></tr>
    <tr><td class="paramname">cmpIndex</td><td>Compare Block index </td></tr>
    <tr><td class="paramname">cmpClearVal</td><td>Compare Clear value</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>status Success of the operation<ul>
<li>Success: SystemP_SUCCESS</li>
<li>Fail : SystemP_FAILURE </li>
</ul>
</dd></dl>

</div>
</div>
<a id="ga632a3d7c7a77f71c6a63ec4273593918"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga632a3d7c7a77f71c6a63ec4273593918">&#9670;&nbsp;</a></span>RTI_intStatusGet()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RTI_intStatusGet </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read the status of INTFLAG register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Base Address of the RTI instance.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>This API returns the status of INTFLAG register. </dd></dl>

</div>
</div>
<a id="gae60fe1cdaa5db8b860f7eee434a4b21e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae60fe1cdaa5db8b860f7eee434a4b21e">&#9670;&nbsp;</a></span>RTI_intStatusClear()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t RTI_intStatusClear </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>intFlags</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear the status of interrupt events. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Base Address of the RTI instance. </td></tr>
    <tr><td class="paramname">intFlags</td><td>Variable used to clear the events.</td></tr>
  </table>
  </dd>
</dl>
<p>'intFlags' can take any of <a class="el" href="group__DRV__RTI__MODULE.html#RTI_TmrIntFlags">RTI_TmrIntFlags</a></p>
<dl class="section return"><dt>Returns</dt><dd>status Success of the operation<ul>
<li>Success: SystemP_SUCCESS</li>
<li>Fail : SystemP_FAILURE </li>
</ul>
</dd></dl>

</div>
</div>
<a id="gaedfcd085a8a0bac008095355b1de758b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaedfcd085a8a0bac008095355b1de758b">&#9670;&nbsp;</a></span>RTI_intEnable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t RTI_intEnable </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>intFlags</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable the Timer interrupts. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Base Address of the RTI instance. </td></tr>
    <tr><td class="paramname">intFlags</td><td>Variable used to enable the interrupts.</td></tr>
  </table>
  </dd>
</dl>
<p>'intFlags' can take <a class="el" href="group__DRV__RTI__MODULE.html#RTI_TmrIntFlags">RTI_TmrIntFlags</a></p>
<dl class="section return"><dt>Returns</dt><dd>status Success of the operation<ul>
<li>Success: SystemP_SUCCESS</li>
<li>Fail : SystemP_FAILURE </li>
</ul>
</dd></dl>

</div>
</div>
<a id="ga7bcba656b8db4166f0796497baa0daae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7bcba656b8db4166f0796497baa0daae">&#9670;&nbsp;</a></span>RTI_intDisable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t RTI_intDisable </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>intFlags</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable the Timer interrupts. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Base Address of the RTI instance. </td></tr>
    <tr><td class="paramname">intFlags</td><td>Variable used to disable the interrupts.</td></tr>
  </table>
  </dd>
</dl>
<p>'intFlags' can take <a class="el" href="group__DRV__RTI__MODULE.html#RTI_TmrIntFlags">RTI_TmrIntFlags</a></p>
<dl class="section return"><dt>Returns</dt><dd>status Success of the operation<ul>
<li>Success: SystemP_SUCCESS</li>
<li>Fail : SystemP_FAILURE </li>
</ul>
</dd></dl>

</div>
</div>
<a id="gae3f17312747464b9f0d0718935f6936a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae3f17312747464b9f0d0718935f6936a">&#9670;&nbsp;</a></span>RTI_intAutoClearEnable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t RTI_intAutoClearEnable </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>cmpIndex</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable the Compare interrupt auto clear. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Base Address of the RTI instance. </td></tr>
    <tr><td class="paramname">cmpIndex</td><td>Comapre Block index</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>status Success of the operation<ul>
<li>Success: SystemP_SUCCESS</li>
<li>Fail : SystemP_FAILURE </li>
</ul>
</dd></dl>

</div>
</div>
<a id="ga38e54a9d0a0d46fabf8d8ce236e4f63e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga38e54a9d0a0d46fabf8d8ce236e4f63e">&#9670;&nbsp;</a></span>RTI_intAutoClearDisable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int32_t RTI_intAutoClearDisable </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>cmpIndex</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable the Compare interrupt auto clear. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Base Address of the RTI instance. </td></tr>
    <tr><td class="paramname">cmpIndex</td><td>Comapre Block index</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>status Success of the operation<ul>
<li>Success: SystemP_SUCCESS</li>
<li>Fail : SystemP_FAILURE </li>
</ul>
</dd></dl>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<div class="ttc" id="agroup__DRV__RTI__MODULE_html_ga28a3211f0d450bebd1f213b530fb9e70"><div class="ttname"><a href="group__DRV__RTI__MODULE.html#ga28a3211f0d450bebd1f213b530fb9e70">RTI_TMR_INT_INT0_FLAG</a></div><div class="ttdeci">#define RTI_TMR_INT_INT0_FLAG</div><div class="ttdoc">Comapre 0 match interrupt.</div><div class="ttdef"><b>Definition:</b> rti/v0/rti.h:137</div></div>
<!-- HTML footer for doxygen 1.8.11-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.20 </li>
  </ul>
</div>
</body>
</html>
