// Seed: 2263411075
module module_0 (
    input id_0,
    output reg id_1,
    input id_2
    , id_6,
    output logic id_3,
    input wor id_4,
    output logic id_5
);
  assign id_6 = id_0;
  assign id_3 = 1'd0 == id_6;
  always @(negedge id_0 or 1)
    if ({id_4[1] == id_0{1'b0 + 1}}) begin
      id_1 <= id_0;
    end
endmodule
