[09/20 22:56:10      0s] 
[09/20 22:56:10      0s] Cadence Innovus(TM) Implementation System.
[09/20 22:56:10      0s] Copyright 2017 Cadence Design Systems, Inc. All rights reserved worldwide.
[09/20 22:56:10      0s] 
[09/20 22:56:10      0s] Version:	v17.12-s095_1, built Thu Nov 9 12:10:01 PST 2017
[09/20 22:56:10      0s] Options:	
[09/20 22:56:10      0s] Date:		Sun Sep 20 22:56:10 2020
[09/20 22:56:10      0s] Host:		optmaS1 (x86_64 w/Linux 3.10.0-1127.13.1.el7.x86_64) (4cores*8cpus*Intel(R) Core(TM) i7-7700 CPU @ 3.60GHz 8192KB)
[09/20 22:56:10      0s] OS:		CentOS Linux release 7.8.2003 (Core)
[09/20 22:56:10      0s] 
[09/20 22:56:10      0s] License:
[09/20 22:56:10      0s] 		invs	Innovus Implementation System	17.1	checkout succeeded
[09/20 22:56:10      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[09/20 22:56:13      0s] **ERROR: (IMPOAX-124):	OpenAccess (OA) shared library installation is older than the one that was used to build this Innovus version. For using the OA installation built and tested with this Innovus version, unset the shell variable OA_HOME. For using 'p063' or higher version of OA, reset OA_HOME to point to that installation.
Type 'man IMPOAX-124' for more detail.
[09/20 22:56:13      0s] **ERROR: (IMPOAX-332):	Failed to initialize OA database. OA related commands cannot be run in this session. Confirm that the OA shared library is installed and OA_HOME is set correctly. Typically the OA_HOME environment variable should not be set.
Type 'man IMPOAX-332' for more detail.
[09/20 22:56:13      0s] INFO: OA features are disabled in this session.
[09/20 22:56:26      7s] @(#)CDS: Innovus v17.12-s095_1 (64bit) 11/09/2017 12:10 (Linux 2.6.18-194.el5)
[09/20 22:56:26      7s] @(#)CDS: NanoRoute 17.12-s095_1 NR171102-1913/17_12-UB (database version 2.30, 405.7.1) {superthreading v1.44}
[09/20 22:56:26      7s] @(#)CDS: AAE 17.12-s040 (64bit) 11/09/2017 (Linux 2.6.18-194.el5)
[09/20 22:56:26      7s] @(#)CDS: CTE 17.12-s036_1 () Nov  2 2017 09:33:40 ( )
[09/20 22:56:26      7s] @(#)CDS: SYNTECH 17.12-s012_1 () Oct 31 2017 04:30:11 ( )
[09/20 22:56:26      7s] @(#)CDS: CPE v17.12-s076
[09/20 22:56:26      7s] @(#)CDS: IQRC/TQRC 16.1.1-s220 (64bit) Fri Aug  4 09:53:48 PDT 2017 (Linux 2.6.18-194.el5)
[09/20 22:56:26      7s] @(#)CDS: OA 22.50-p063 Fri Feb  3 19:45:13 2017
[09/20 22:56:26      7s] @(#)CDS: SGN 10.10-p124 (19-Aug-2014) (64 bit executable)
[09/20 22:56:26      7s] @(#)CDS: RCDB 11.10
[09/20 22:56:26      7s] --- Running on optmaS1 (x86_64 w/Linux 3.10.0-1127.13.1.el7.x86_64) (4cores*8cpus*Intel(R) Core(TM) i7-7700 CPU @ 3.60GHz 8192KB) ---
[09/20 22:56:26      7s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_1390_optmaS1_aln2_IW1EyZ.

[09/20 22:56:26      7s] Change the soft stacksize limit to 0.2%RAM (31 mbytes). Set global soft_stack_size_limit to change the value.
[09/20 22:56:27      7s] 
[09/20 22:56:27      7s] **INFO:  MMMC transition support version v31-84 
[09/20 22:56:27      7s] 
[09/20 22:56:27      7s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[09/20 22:56:27      7s] <CMD> suppressMessage ENCEXT-2799
[09/20 22:56:27      8s] <CMD> getDrawView
[09/20 22:56:27      8s] <CMD> loadWorkspace -name Physical
[09/20 22:56:28      8s] <CMD> win
[09/20 23:00:17     21s] <CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
[09/20 23:00:17     21s] <CMD> set conf_qxconf_file NULL
[09/20 23:00:17     21s] <CMD> set conf_qxlib_file NULL
[09/20 23:00:17     21s] <CMD> set defHierChar /
[09/20 23:00:17     21s] Set Default Input Pin Transition as 0.1 ps.
[09/20 23:00:17     21s] <CMD> set delaycal_input_transition_delay 0.1ps
[09/20 23:00:17     21s] <CMD> set distributed_client_message_echo 1
[09/20 23:00:17     21s] <CMD> set distributed_mmmc_disable_reports_auto_redirection 0
[09/20 23:00:17     21s] <CMD> set enc_enable_print_mode_command_reset_options 1
[09/20 23:00:17     21s] <CMD> set floorplan_default_site core7T
[09/20 23:00:17     21s] <CMD> set fpIsMaxIoHeight 0
[09/20 23:00:17     21s] <CMD> set init_gnd_net VSS!
[09/20 23:00:17     21s] <CMD> set init_lef_file /home/tools/TSMC180/TSMCHOME/digital/Back_End/lef/tcb018gbwp7t_270a/lef/tcb018gbwp7t_6lm.lef
[09/20 23:00:17     21s] <CMD> set init_mmmc_file EEE933.view
[09/20 23:00:17     21s] <CMD> set init_oa_search_lib {}
[09/20 23:00:17     21s] <CMD> set init_pwr_net VDD!
[09/20 23:00:17     21s] <CMD> set init_verilog ../innovus/design.v
[09/20 23:00:17     21s] <CMD> set latch_time_borrow_mode max_borrow
[09/20 23:00:17     21s] <CMD> set pegDefaultResScaleFactor 1
[09/20 23:00:17     21s] <CMD> set pegDetailResScaleFactor 1
[09/20 23:00:17     21s] <CMD> set report_inactive_arcs_format {from to when arc_type sense reason}
[09/20 23:00:17     21s] <CMD> set spgUnflattenIlmInCheckPlace 2
[09/20 23:00:17     21s] **WARN: (IMPUDM-33):	Global variable "timing_enable_default_delay_arc" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[09/20 23:00:17     21s] **WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
[09/20 23:00:17     21s] **WARN: (IMPUDM-33):	Global variable "timing_enable_default_delay_arc" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[09/20 23:00:17     21s] **WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
[09/20 23:00:17     21s] <CMD> set timing_enable_default_delay_arc 1
[09/20 23:00:19     21s] <CMD> init_design
[09/20 23:00:19     21s] **ERROR: (IMPOAX-124):	OpenAccess (OA) shared library installation is older than the one that was used to build this Innovus version. For using the OA installation built and tested with this Innovus version, unset the shell variable OA_HOME. For using 'p063' or higher version of OA, reset OA_HOME to point to that installation.
Type 'man IMPOAX-124' for more detail.
[09/20 23:00:19     21s] **ERROR: (IMPOAX-332):	Failed to initialize OA database. OA related commands cannot be run in this session. Confirm that the OA shared library is installed and OA_HOME is set correctly. Typically the OA_HOME environment variable should not be set.
Type 'man IMPOAX-332' for more detail.
[09/20 23:00:19     21s] #% Begin Load MMMC data ... (date=09/20 23:00:19, mem=428.0M)
[09/20 23:00:19     21s] #% End Load MMMC data ... (date=09/20 23:00:19, total cpu=0:00:00.0, real=0:00:00.0, peak res=428.2M, current mem=428.2M)
[09/20 23:00:19     21s] 
[09/20 23:00:19     21s] Loading LEF file /home/tools/TSMC180/TSMCHOME/digital/Back_End/lef/tcb018gbwp7t_270a/lef/tcb018gbwp7t_6lm.lef ...
[09/20 23:00:19     21s] Set DBUPerIGU to M2 pitch 1120.
[09/20 23:00:19     21s] **WARN: (IMPLF-200):	Pin 'I' in macro 'ANTENNABWP7T' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/20 23:00:19     21s] Type 'man IMPLF-200' for more detail.
[09/20 23:00:19     21s] 
[09/20 23:00:19     21s] viaInitial starts at Sun Sep 20 23:00:19 2020
viaInitial ends at Sun Sep 20 23:00:19 2020
Loading view definition file from EEE933.view
[09/20 23:00:19     21s] Reading tcb018gbwp7tcc_ls timing library '/home/tools/TSMC180/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcb018gbwp7t_270a/tcb018gbwp7ttc.lib' ...
[09/20 23:00:19     21s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D0BWP7T' is not defined in the library. (File /home/tools/TSMC180/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcb018gbwp7t_270a/tcb018gbwp7ttc.lib)
[09/20 23:00:19     21s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D1BWP7T' is not defined in the library. (File /home/tools/TSMC180/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcb018gbwp7t_270a/tcb018gbwp7ttc.lib)
[09/20 23:00:19     21s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D2BWP7T' is not defined in the library. (File /home/tools/TSMC180/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcb018gbwp7t_270a/tcb018gbwp7ttc.lib)
[09/20 23:00:19     21s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D4BWP7T' is not defined in the library. (File /home/tools/TSMC180/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcb018gbwp7t_270a/tcb018gbwp7ttc.lib)
[09/20 23:00:19     21s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2XD1BWP7T' is not defined in the library. (File /home/tools/TSMC180/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcb018gbwp7t_270a/tcb018gbwp7ttc.lib)
[09/20 23:00:19     21s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D0BWP7T' is not defined in the library. (File /home/tools/TSMC180/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcb018gbwp7t_270a/tcb018gbwp7ttc.lib)
[09/20 23:00:19     21s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D1BWP7T' is not defined in the library. (File /home/tools/TSMC180/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcb018gbwp7t_270a/tcb018gbwp7ttc.lib)
[09/20 23:00:19     21s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D2BWP7T' is not defined in the library. (File /home/tools/TSMC180/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcb018gbwp7t_270a/tcb018gbwp7ttc.lib)
[09/20 23:00:19     21s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D4BWP7T' is not defined in the library. (File /home/tools/TSMC180/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcb018gbwp7t_270a/tcb018gbwp7ttc.lib)
[09/20 23:00:19     21s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3XD1BWP7T' is not defined in the library. (File /home/tools/TSMC180/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcb018gbwp7t_270a/tcb018gbwp7ttc.lib)
[09/20 23:00:19     21s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D0BWP7T' is not defined in the library. (File /home/tools/TSMC180/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcb018gbwp7t_270a/tcb018gbwp7ttc.lib)
[09/20 23:00:19     21s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D1BWP7T' is not defined in the library. (File /home/tools/TSMC180/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcb018gbwp7t_270a/tcb018gbwp7ttc.lib)
[09/20 23:00:19     21s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D2BWP7T' is not defined in the library. (File /home/tools/TSMC180/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcb018gbwp7t_270a/tcb018gbwp7ttc.lib)
[09/20 23:00:19     21s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D4BWP7T' is not defined in the library. (File /home/tools/TSMC180/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcb018gbwp7t_270a/tcb018gbwp7ttc.lib)
[09/20 23:00:19     21s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4XD1BWP7T' is not defined in the library. (File /home/tools/TSMC180/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcb018gbwp7t_270a/tcb018gbwp7ttc.lib)
[09/20 23:00:19     21s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D0BWP7T' is not defined in the library. (File /home/tools/TSMC180/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcb018gbwp7t_270a/tcb018gbwp7ttc.lib)
[09/20 23:00:19     21s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D1BWP7T' is not defined in the library. (File /home/tools/TSMC180/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcb018gbwp7t_270a/tcb018gbwp7ttc.lib)
[09/20 23:00:19     21s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D2BWP7T' is not defined in the library. (File /home/tools/TSMC180/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcb018gbwp7t_270a/tcb018gbwp7ttc.lib)
[09/20 23:00:19     21s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO21D0BWP7T' is not defined in the library. (File /home/tools/TSMC180/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcb018gbwp7t_270a/tcb018gbwp7ttc.lib)
[09/20 23:00:19     21s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO21D1BWP7T' is not defined in the library. (File /home/tools/TSMC180/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcb018gbwp7t_270a/tcb018gbwp7ttc.lib)
[09/20 23:00:19     21s] Message <TECHLIB-436> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[09/20 23:00:20     22s] **WARN: (TECHLIB-302):	No function defined for cell 'DCAPBWP7T'. The cell will only be used for analysis. (File /home/tools/TSMC180/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcb018gbwp7t_270a/tcb018gbwp7ttc.lib)
[09/20 23:00:20     22s] **WARN: (TECHLIB-302):	No function defined for cell 'DCAP8BWP7T'. The cell will only be used for analysis. (File /home/tools/TSMC180/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcb018gbwp7t_270a/tcb018gbwp7ttc.lib)
[09/20 23:00:20     22s] **WARN: (TECHLIB-302):	No function defined for cell 'DCAP64BWP7T'. The cell will only be used for analysis. (File /home/tools/TSMC180/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcb018gbwp7t_270a/tcb018gbwp7ttc.lib)
[09/20 23:00:20     22s] **WARN: (TECHLIB-302):	No function defined for cell 'DCAP4BWP7T'. The cell will only be used for analysis. (File /home/tools/TSMC180/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcb018gbwp7t_270a/tcb018gbwp7ttc.lib)
[09/20 23:00:20     22s] **WARN: (TECHLIB-302):	No function defined for cell 'DCAP32BWP7T'. The cell will only be used for analysis. (File /home/tools/TSMC180/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcb018gbwp7t_270a/tcb018gbwp7ttc.lib)
[09/20 23:00:20     22s] **WARN: (TECHLIB-302):	No function defined for cell 'DCAP16BWP7T'. The cell will only be used for analysis. (File /home/tools/TSMC180/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcb018gbwp7t_270a/tcb018gbwp7ttc.lib)
[09/20 23:00:20     22s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNABWP7T'. The cell will only be used for analysis. (File /home/tools/TSMC180/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcb018gbwp7t_270a/tcb018gbwp7ttc.lib)
[09/20 23:00:20     22s] Read 560 cells in library 'tcb018gbwp7ttc' 
[09/20 23:00:20     22s] *** End library_loading (cpu=0.01min, real=0.02min, mem=25.4M, fe_cpu=0.37min, fe_real=4.17min, fe_mem=537.3M) ***
[09/20 23:00:20     22s] #% Begin Load netlist data ... (date=09/20 23:00:20, mem=525.7M)
[09/20 23:00:20     22s] *** Begin netlist parsing (mem=537.3M) ***
[09/20 23:00:20     22s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D2BWP7T' is defined in LEF but not in the timing library.
[09/20 23:00:20     22s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D2BWP7T' is defined in LEF but not in the timing library.
[09/20 23:00:20     22s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D1BWP7T' is defined in LEF but not in the timing library.
[09/20 23:00:20     22s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D1BWP7T' is defined in LEF but not in the timing library.
[09/20 23:00:20     22s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D0BWP7T' is defined in LEF but not in the timing library.
[09/20 23:00:20     22s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D0BWP7T' is defined in LEF but not in the timing library.
[09/20 23:00:20     22s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D2BWP7T' is defined in LEF but not in the timing library.
[09/20 23:00:20     22s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D2BWP7T' is defined in LEF but not in the timing library.
[09/20 23:00:20     22s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D1BWP7T' is defined in LEF but not in the timing library.
[09/20 23:00:20     22s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D1BWP7T' is defined in LEF but not in the timing library.
[09/20 23:00:20     22s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D0BWP7T' is defined in LEF but not in the timing library.
[09/20 23:00:20     22s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D0BWP7T' is defined in LEF but not in the timing library.
[09/20 23:00:20     22s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D2BWP7T' is defined in LEF but not in the timing library.
[09/20 23:00:20     22s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D2BWP7T' is defined in LEF but not in the timing library.
[09/20 23:00:20     22s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D1BWP7T' is defined in LEF but not in the timing library.
[09/20 23:00:20     22s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D1BWP7T' is defined in LEF but not in the timing library.
[09/20 23:00:20     22s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D0BWP7T' is defined in LEF but not in the timing library.
[09/20 23:00:20     22s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D0BWP7T' is defined in LEF but not in the timing library.
[09/20 23:00:20     22s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNR4D2BWP7T' is defined in LEF but not in the timing library.
[09/20 23:00:20     22s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNR4D2BWP7T' is defined in LEF but not in the timing library.
[09/20 23:00:20     22s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[09/20 23:00:20     22s] To increase the message display limit, refer to the product command reference manual.
[09/20 23:00:20     22s] Created 560 new cells from 1 timing libraries.
[09/20 23:00:20     22s] Reading netlist ...
[09/20 23:00:20     22s] Backslashed names will retain backslash and a trailing blank character.
[09/20 23:00:20     22s] Reading verilog netlist '../innovus/design.v'
[09/20 23:00:20     22s] 
[09/20 23:00:20     22s] *** Memory Usage v#1 (Current mem = 537.340M, initial mem = 179.895M) ***
[09/20 23:00:20     22s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=537.3M) ***
[09/20 23:00:20     22s] #% End Load netlist data ... (date=09/20 23:00:20, total cpu=0:00:00.0, real=0:00:00.0, peak res=525.7M, current mem=459.2M)
[09/20 23:00:20     22s] Top level cell is uart.
[09/20 23:00:20     22s] Hooked 560 DB cells to tlib cells.
[09/20 23:00:20     22s] Starting recursive module instantiation check.
[09/20 23:00:20     22s] No recursion found.
[09/20 23:00:20     22s] Building hierarchical netlist for Cell uart ...
[09/20 23:00:20     22s] *** Netlist is unique.
[09/20 23:00:20     22s] ** info: there are 569 modules.
[09/20 23:00:20     22s] ** info: there are 162 stdCell insts.
[09/20 23:00:20     22s] 
[09/20 23:00:20     22s] *** Memory Usage v#1 (Current mem = 571.012M, initial mem = 179.895M) ***
[09/20 23:00:20     22s] **WARN: (IMPFP-3961):	The techSite 'dcore7T' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[09/20 23:00:20     22s] Type 'man IMPFP-3961' for more detail.
[09/20 23:00:20     22s] **WARN: (IMPFP-3961):	The techSite 'ccore7T' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[09/20 23:00:20     22s] Type 'man IMPFP-3961' for more detail.
[09/20 23:00:20     22s] **WARN: (IMPFP-3961):	The techSite 'bcoreExt7T' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[09/20 23:00:20     22s] Type 'man IMPFP-3961' for more detail.
[09/20 23:00:20     22s] **WARN: (IMPFP-3961):	The techSite 'bcore7T' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[09/20 23:00:20     22s] Type 'man IMPFP-3961' for more detail.
[09/20 23:00:20     22s] Generated pitch 1.12 in METAL6 is different from 0.9 defined in technology file in preferred direction.
[09/20 23:00:20     22s] Set Default Net Delay as 1000 ps.
[09/20 23:00:20     22s] Set Default Net Load as 0.5 pF. 
[09/20 23:00:20     22s] Set Default Input Pin Transition as 0.1 ps.
[09/20 23:00:20     22s] Extraction setup Delayed 
[09/20 23:00:20     22s] *Info: initialize multi-corner CTS.
[09/20 23:00:21     22s] Reading timing constraints file '../../constraint/design.sdc' ...
[09/20 23:00:21     22s] Current (total cpu=0:00:22.8, real=0:04:11, peak res=597.6M, current mem=597.6M)
[09/20 23:00:21     22s] **WARN: (TCLNL-330):	set_input_delay on clock root 'clk16x' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ../../constraint/design.sdc, Line 18).
[09/20 23:00:21     22s] 
[09/20 23:00:21     22s] Number of path exceptions in the constraint file = 1
[09/20 23:00:21     22s] Number of paths exceptions after getting compressed = 1
[09/20 23:00:21     22s] INFO (CTE): Reading of timing constraints file ../../constraint/design.sdc completed, with 1 WARNING
[09/20 23:00:21     22s] WARNING (CTE-25): Line: 8 of File ../../constraint/design.sdc : Skipped unsupported command: set_load_unit
[09/20 23:00:21     22s] 
[09/20 23:00:21     22s] 
[09/20 23:00:21     22s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=607.6M, current mem=607.6M)
[09/20 23:00:21     22s] Current (total cpu=0:00:22.8, real=0:04:11, peak res=607.6M, current mem=607.6M)
[09/20 23:00:21     22s] Creating Cell Server ...(0, 1, 1, 1)
[09/20 23:00:21     22s] Summary for sequential cells identification: 
[09/20 23:00:21     22s]   Identified SBFF number: 126
[09/20 23:00:21     22s]   Identified MBFF number: 0
[09/20 23:00:21     22s]   Identified SB Latch number: 0
[09/20 23:00:21     22s]   Identified MB Latch number: 0
[09/20 23:00:21     22s]   Not identified SBFF number: 0
[09/20 23:00:21     22s]   Not identified MBFF number: 0
[09/20 23:00:21     22s]   Not identified SB Latch number: 0
[09/20 23:00:21     22s]   Not identified MB Latch number: 0
[09/20 23:00:21     22s]   Number of sequential cells which are not FFs: 34
[09/20 23:00:21     22s] Total number of combinational cells: 393
[09/20 23:00:21     22s] Total number of sequential cells: 160
[09/20 23:00:21     22s] Total number of tristate cells: 7
[09/20 23:00:21     22s] Total number of level shifter cells: 0
[09/20 23:00:21     22s] Total number of power gating cells: 0
[09/20 23:00:21     22s] Total number of isolation cells: 0
[09/20 23:00:21     22s] Total number of power switch cells: 0
[09/20 23:00:21     22s] Total number of pulse generator cells: 0
[09/20 23:00:21     22s] Total number of always on buffers: 0
[09/20 23:00:21     22s] Total number of retention cells: 0
[09/20 23:00:21     22s] List of usable buffers: BUFFD0BWP7T BUFFD10BWP7T BUFFD12BWP7T BUFFD1BWP7T BUFFD1P5BWP7T BUFFD2BWP7T BUFFD2P5BWP7T CKBD0BWP7T BUFFD3BWP7T BUFFD4BWP7T BUFFD5BWP7T BUFFD6BWP7T BUFFD8BWP7T CKBD10BWP7T CKBD12BWP7T CKBD1BWP7T CKBD2BWP7T CKBD3BWP7T CKBD4BWP7T CKBD6BWP7T CKBD8BWP7T DEL015BWP7T DEL02BWP7T DEL01BWP7T
[09/20 23:00:21     22s] Total number of usable buffers: 24
[09/20 23:00:21     22s] List of unusable buffers: GBUFFD1BWP7T GBUFFD3BWP7T GBUFFD2BWP7T GBUFFD8BWP7T
[09/20 23:00:21     22s] Total number of unusable buffers: 4
[09/20 23:00:21     22s] List of usable inverters: CKND0BWP7T CKND10BWP7T CKND12BWP7T CKND1BWP7T CKND2BWP7T CKND3BWP7T CKND4BWP7T CKND6BWP7T CKND8BWP7T INVD0BWP7T INVD10BWP7T INVD12BWP7T INVD1BWP7T INVD2BWP7T INVD1P5BWP7T INVD2P5BWP7T INVD3BWP7T INVD4BWP7T INVD5BWP7T INVD6BWP7T INVD8BWP7T
[09/20 23:00:21     22s] Total number of usable inverters: 21
[09/20 23:00:21     22s] List of unusable inverters: GINVD2BWP7T GINVD1BWP7T GINVD3BWP7T GINVD8BWP7T
[09/20 23:00:21     22s] Total number of unusable inverters: 4
[09/20 23:00:21     22s] List of identified usable delay cells: DEL0BWP7T DEL1BWP7T DEL2BWP7T DEL3BWP7T DEL4BWP7T
[09/20 23:00:21     22s] Total number of identified usable delay cells: 5
[09/20 23:00:21     22s] List of identified unusable delay cells:
[09/20 23:00:21     22s] Total number of identified unusable delay cells: 0
[09/20 23:00:21     22s] Creating Cell Server, finished. 
[09/20 23:00:21     22s] 
[09/20 23:00:21     22s] Deleting Cell Server ...
[09/20 23:00:21     22s] Patterns Extraction called explicitly through PreRoutePatternsIfNeeded call 
[09/20 23:00:21     22s] Extraction setup Started 
[09/20 23:00:21     22s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[09/20 23:00:21     22s] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[09/20 23:00:21     22s] Type 'man IMPEXT-2773' for more detail.
[09/20 23:00:21     22s] **WARN: (IMPEXT-2776):	The via resistance between layers M1 and M2 is not defined in the capacitance table file. The via resistance of 6.4 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[09/20 23:00:21     22s] Type 'man IMPEXT-2776' for more detail.
[09/20 23:00:21     22s] **WARN: (IMPEXT-2776):	The via resistance between layers M2 and M3 is not defined in the capacitance table file. The via resistance of 6.4 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[09/20 23:00:21     22s] Type 'man IMPEXT-2776' for more detail.
[09/20 23:00:21     22s] **WARN: (IMPEXT-2776):	The via resistance between layers M3 and M4 is not defined in the capacitance table file. The via resistance of 6.4 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[09/20 23:00:21     22s] Type 'man IMPEXT-2776' for more detail.
[09/20 23:00:21     22s] **WARN: (IMPEXT-2776):	The via resistance between layers M4 and M5 is not defined in the capacitance table file. The via resistance of 6.4 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[09/20 23:00:21     22s] Type 'man IMPEXT-2776' for more detail.
[09/20 23:00:21     22s] **WARN: (IMPEXT-2776):	The via resistance between layers M5 and M6 is not defined in the capacitance table file. The via resistance of 2.54 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[09/20 23:00:21     22s] Type 'man IMPEXT-2776' for more detail.
[09/20 23:00:21     22s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.078 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/20 23:00:21     22s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.078 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/20 23:00:21     22s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.078 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/20 23:00:21     22s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.078 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/20 23:00:21     22s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.078 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/20 23:00:21     22s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.036 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/20 23:00:21     22s] Summary of Active RC-Corners : 
[09/20 23:00:21     22s]  
[09/20 23:00:21     22s]  Analysis View: test_uart
[09/20 23:00:21     22s]     RC-Corner Name        : default_rc_corner
[09/20 23:00:21     22s]     RC-Corner Index       : 0
[09/20 23:00:21     22s]     RC-Corner Temperature : 25 Celsius
[09/20 23:00:21     22s]     RC-Corner Cap Table   : ''
[09/20 23:00:21     22s]     RC-Corner PreRoute Res Factor         : 1
[09/20 23:00:21     22s]     RC-Corner PreRoute Cap Factor         : 1
[09/20 23:00:21     22s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[09/20 23:00:21     22s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[09/20 23:00:21     22s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[09/20 23:00:21     22s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[09/20 23:00:21     22s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[09/20 23:00:21     22s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[09/20 23:00:21     22s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[09/20 23:00:21     22s] 
[09/20 23:00:21     22s] *** Summary of all messages that are not suppressed in this session:
[09/20 23:00:21     22s] Severity  ID               Count  Summary                                  
[09/20 23:00:21     22s] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[09/20 23:00:21     22s] WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
[09/20 23:00:21     22s] WARNING   IMPEXT-2766          6  The sheet resistance for layer %s is not...
[09/20 23:00:21     22s] WARNING   IMPEXT-2773          1  The via resistance between layers %s and...
[09/20 23:00:21     22s] WARNING   IMPEXT-2776          5  The via resistance between layers %s and...
[09/20 23:00:21     22s] WARNING   IMPVL-159         1120  Pin '%s' of cell '%s' is defined in LEF ...
[09/20 23:00:21     22s] ERROR     IMPOAX-124           1  OpenAccess (OA) shared library installat...
[09/20 23:00:21     22s] ERROR     IMPOAX-332           1  Failed to initialize OA database. OA rel...
[09/20 23:00:21     22s] WARNING   TCLNL-330            1  set_input_delay on clock root '%s' is no...
[09/20 23:00:21     22s] WARNING   TECHLIB-302          7  No function defined for cell '%s'. The c...
[09/20 23:00:21     22s] WARNING   TECHLIB-436         20  Attribute '%s' on '%s' pin '%s' of cell ...
[09/20 23:00:21     22s] *** Message Summary: 1165 warning(s), 2 error(s)
[09/20 23:00:21     22s] 
[09/20 23:01:18     23s] <CMD> getIoFlowFlag
[09/20 23:02:17     25s] <CMD> setIoFlowFlag 0
[09/20 23:02:17     25s] <CMD> floorPlan -site core7T -r 0.92817679558 0.7 13 13 13 13
[09/20 23:02:17     25s] Generated pitch 1.12 in METAL6 is different from 0.9 defined in technology file in preferred direction.
[09/20 23:02:17     25s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[09/20 23:02:17     25s] <CMD> uiSetTool select
[09/20 23:02:17     25s] <CMD> getIoFlowFlag
[09/20 23:02:17     25s] <CMD> fit
[09/20 23:03:17     26s] <CMD> set sprCreateIeRingOffset 1.0
[09/20 23:03:17     26s] <CMD> set sprCreateIeRingThreshold 1.0
[09/20 23:03:17     26s] <CMD> set sprCreateIeRingJogDistance 1.0
[09/20 23:03:17     26s] <CMD> set sprCreateIeRingLayers {}
[09/20 23:03:17     26s] <CMD> set sprCreateIeRingOffset 1.0
[09/20 23:03:17     26s] <CMD> set sprCreateIeRingThreshold 1.0
[09/20 23:03:17     26s] <CMD> set sprCreateIeRingJogDistance 1.0
[09/20 23:03:17     26s] <CMD> set sprCreateIeRingLayers {}
[09/20 23:03:17     26s] <CMD> set sprCreateIeStripeWidth 10.0
[09/20 23:03:17     26s] <CMD> set sprCreateIeStripeThreshold 1.0
[09/20 23:03:17     26s] <CMD> set sprCreateIeStripeWidth 10.0
[09/20 23:03:17     26s] <CMD> set sprCreateIeStripeThreshold 1.0
[09/20 23:03:17     26s] <CMD> set sprCreateIeRingOffset 1.0
[09/20 23:03:17     26s] <CMD> set sprCreateIeRingThreshold 1.0
[09/20 23:03:17     26s] <CMD> set sprCreateIeRingJogDistance 1.0
[09/20 23:03:17     26s] <CMD> set sprCreateIeRingLayers {}
[09/20 23:03:17     26s] <CMD> set sprCreateIeStripeWidth 10.0
[09/20 23:03:17     26s] <CMD> set sprCreateIeStripeThreshold 1.0
[09/20 23:04:33     27s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer METAL6 -stacked_via_bottom_layer METAL1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[09/20 23:04:33     27s] The ring targets are set to core/block ring wires.
[09/20 23:04:33     27s] addRing command will consider rows while creating rings.
[09/20 23:04:33     27s] addRing command will disallow rings to go over rows.
[09/20 23:04:33     27s] addRing command will ignore shorts while creating rings.
[09/20 23:04:33     27s] <CMD> addRing -nets {VDD! VSS!} -type core_rings -follow core -layer {top METAL5 bottom METAL5 left METAL6 right METAL6} -width {top 5 bottom 5 left 5 right 5} -spacing {top 1 bottom 1 left 1 right 1} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -extend_corner {} -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[09/20 23:04:33     27s] 
[09/20 23:04:33     27s] Ring generation is complete.
[09/20 23:04:33     27s] vias are now being generated.
[09/20 23:04:33     27s] addRing created 8 wires.
[09/20 23:04:33     27s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[09/20 23:04:33     27s] +--------+----------------+----------------+
[09/20 23:04:33     27s] |  Layer |     Created    |     Deleted    |
[09/20 23:04:33     27s] +--------+----------------+----------------+
[09/20 23:04:33     27s] | METAL5 |        4       |       NA       |
[09/20 23:04:33     27s] |  VIA56 |        8       |        0       |
[09/20 23:04:33     27s] | METAL6 |        4       |       NA       |
[09/20 23:04:33     27s] +--------+----------------+----------------+
[09/20 23:05:15     27s] <CMD> selectWire 7.2200 7.2200 12.2200 98.0600 6 VDD!
[09/20 23:05:36     28s] <CMD> fit
[09/20 23:06:31     29s] <CMD> setSrouteMode -viaConnectToShape { noshape }
[09/20 23:06:31     29s] <CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { METAL1(1) METAL6(6) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { METAL1(1) METAL6(6) } -nets { VDD! VSS! } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { METAL1(1) METAL6(6) }
[09/20 23:06:31     29s] *** Begin SPECIAL ROUTE on Sun Sep 20 23:06:31 2020 ***
[09/20 23:06:31     29s] SPECIAL ROUTE ran on directory: /home/EEE933/aln2/uart_project/synthesis/physical
[09/20 23:06:31     29s] SPECIAL ROUTE ran on machine: optmaS1 (Linux 3.10.0-1127.13.1.el7.x86_64 x86_64 2.78Ghz)
[09/20 23:06:31     29s] 
[09/20 23:06:31     29s] Begin option processing ...
[09/20 23:06:31     29s] srouteConnectPowerBump set to false
[09/20 23:06:31     29s] routeSelectNet set to "VDD! VSS!"
[09/20 23:06:31     29s] routeSpecial set to true
[09/20 23:06:31     29s] srouteBlockPin set to "useLef"
[09/20 23:06:31     29s] srouteBottomLayerLimit set to 1
[09/20 23:06:31     29s] srouteBottomTargetLayerLimit set to 1
[09/20 23:06:31     29s] srouteConnectConverterPin set to false
[09/20 23:06:31     29s] srouteCrossoverViaBottomLayer set to 1
[09/20 23:06:31     29s] srouteCrossoverViaTopLayer set to 6
[09/20 23:06:31     29s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[09/20 23:06:31     29s] srouteFollowCorePinEnd set to 3
[09/20 23:06:31     29s] srouteJogControl set to "preferWithChanges differentLayer"
[09/20 23:06:31     29s] srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
[09/20 23:06:31     29s] sroutePadPinAllPorts set to true
[09/20 23:06:31     29s] sroutePreserveExistingRoutes set to true
[09/20 23:06:31     29s] srouteRoutePowerBarPortOnBothDir set to true
[09/20 23:06:31     29s] srouteStopBlockPin set to "nearestTarget"
[09/20 23:06:31     29s] srouteTopLayerLimit set to 6
[09/20 23:06:31     29s] srouteTopTargetLayerLimit set to 6
[09/20 23:06:31     29s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1663.00 megs.
[09/20 23:06:31     29s] 
[09/20 23:06:31     29s] Reading DB technology information...
[09/20 23:06:31     29s] Finished reading DB technology information.
[09/20 23:06:31     29s] Reading floorplan and netlist information...
[09/20 23:06:31     29s] Finished reading floorplan and netlist information.
[09/20 23:06:31     29s] Read in 13 layers, 6 routing layers, 1 overlap layer
[09/20 23:06:31     29s] Read in 568 macros, 53 used
[09/20 23:06:31     29s] Read in 53 components
[09/20 23:06:31     29s]   53 core components: 53 unplaced, 0 placed, 0 fixed
[09/20 23:06:31     29s] Read in 77 logical pins
[09/20 23:06:31     29s] Read in 76 nets
[09/20 23:06:31     29s] Read in 2 special nets, 2 routed
[09/20 23:06:31     29s] 2 nets selected.
[09/20 23:06:31     29s] 
[09/20 23:06:31     29s] Begin power routing ...
[09/20 23:06:31     29s] **WARN: (IMPSR-1253):	Cannot find any standard cell pin connected to net VDD!.
[09/20 23:06:31     29s] Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
[09/20 23:06:31     29s] **WARN: (IMPSR-1254):	Cannot find any block pin of net VDD!. Check netlist, or change option to include the pin.
[09/20 23:06:31     29s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VDD!. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[09/20 23:06:31     29s] Type 'man IMPSR-1256' for more detail.
[09/20 23:06:31     29s] Cannot find any AREAIO class pad pin of net VDD!. Check net list, or change port class in the technology file, or change option to include pin in given range.
[09/20 23:06:31     29s] **WARN: (IMPSR-1253):	Cannot find any standard cell pin connected to net VSS!.
[09/20 23:06:31     29s] Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
[09/20 23:06:31     29s] **WARN: (IMPSR-1254):	Cannot find any block pin of net VSS!. Check netlist, or change option to include the pin.
[09/20 23:06:31     29s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VSS!. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[09/20 23:06:31     29s] Type 'man IMPSR-1256' for more detail.
[09/20 23:06:31     29s] Cannot find any AREAIO class pad pin of net VSS!. Check net list, or change port class in the technology file, or change option to include pin in given range.
[09/20 23:06:31     29s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD!.
[09/20 23:06:31     29s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[09/20 23:06:31     29s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD!.
[09/20 23:06:31     29s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[09/20 23:06:31     29s] CPU time for FollowPin 0 seconds
[09/20 23:06:31     29s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS!.
[09/20 23:06:31     29s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[09/20 23:06:31     29s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS!.
[09/20 23:06:31     29s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[09/20 23:06:31     29s] CPU time for FollowPin 0 seconds
[09/20 23:06:31     29s]   Number of IO ports routed: 0
[09/20 23:06:31     29s]   Number of Block ports routed: 0
[09/20 23:06:31     29s]   Number of Stripe ports routed: 0
[09/20 23:06:31     29s]   Number of Core ports routed: 42
[09/20 23:06:31     29s]   Number of Pad ports routed: 0
[09/20 23:06:31     29s]   Number of Power Bump ports routed: 0
[09/20 23:06:31     29s]   Number of Followpin connections: 21
[09/20 23:06:31     29s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1675.00 megs.
[09/20 23:06:31     29s] 
[09/20 23:06:31     29s] 
[09/20 23:06:31     29s] 
[09/20 23:06:31     29s]  Begin updating DB with routing results ...
[09/20 23:06:31     29s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[09/20 23:06:31     29s] Pin and blockage extraction finished
[09/20 23:06:31     29s] 
[09/20 23:06:31     29s] sroute created 63 wires.
[09/20 23:06:31     29s] ViaGen created 210 vias, deleted 0 via to avoid violation.
[09/20 23:06:31     29s] +--------+----------------+----------------+
[09/20 23:06:31     29s] |  Layer |     Created    |     Deleted    |
[09/20 23:06:31     29s] +--------+----------------+----------------+
[09/20 23:06:31     29s] | METAL1 |       63       |       NA       |
[09/20 23:06:31     29s] |  VIA12 |       42       |        0       |
[09/20 23:06:31     29s] |  VIA23 |       42       |        0       |
[09/20 23:06:31     29s] |  VIA34 |       42       |        0       |
[09/20 23:06:31     29s] |  VIA45 |       42       |        0       |
[09/20 23:06:31     29s] |  VIA56 |       42       |        0       |
[09/20 23:06:31     29s] +--------+----------------+----------------+
[09/20 23:07:14     32s] <CMD> globalNetConnect VDD! -pin VDD -all
[09/20 23:07:19     33s] <CMD> globalNetConnect VSS! -pin VSS -all
[09/20 23:07:58     34s] <CMD> fit
[09/20 23:08:17     35s] <CMD> set sprCreateIeRingOffset 1.0
[09/20 23:08:17     35s] <CMD> set sprCreateIeRingThreshold 1.0
[09/20 23:08:17     35s] <CMD> set sprCreateIeRingJogDistance 1.0
[09/20 23:08:17     35s] <CMD> set sprCreateIeRingLayers {}
[09/20 23:08:17     35s] <CMD> set sprCreateIeRingOffset 1.0
[09/20 23:08:17     35s] <CMD> set sprCreateIeRingThreshold 1.0
[09/20 23:08:17     35s] <CMD> set sprCreateIeRingJogDistance 1.0
[09/20 23:08:17     35s] <CMD> set sprCreateIeRingLayers {}
[09/20 23:08:17     35s] <CMD> set sprCreateIeStripeWidth 10.0
[09/20 23:08:17     35s] <CMD> set sprCreateIeStripeThreshold 1.0
[09/20 23:08:17     35s] <CMD> set sprCreateIeStripeWidth 10.0
[09/20 23:08:17     35s] <CMD> set sprCreateIeStripeThreshold 1.0
[09/20 23:08:17     35s] <CMD> set sprCreateIeRingOffset 1.0
[09/20 23:08:17     35s] <CMD> set sprCreateIeRingThreshold 1.0
[09/20 23:08:17     35s] <CMD> set sprCreateIeRingJogDistance 1.0
[09/20 23:08:17     35s] <CMD> set sprCreateIeRingLayers {}
[09/20 23:08:17     35s] <CMD> set sprCreateIeStripeWidth 10.0
[09/20 23:08:17     35s] <CMD> set sprCreateIeStripeThreshold 1.0
[09/20 23:08:56     36s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length 0 -stacked_via_top_layer METAL6 -stacked_via_bottom_layer METAL1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring }
[09/20 23:08:56     36s] addStripe will allow jog to connect padcore ring and block ring.
[09/20 23:08:56     36s] Stripes will stop at the boundary of the specified area.
[09/20 23:08:56     36s] When breaking rings, the power planner will consider the existence of blocks.
[09/20 23:08:56     36s] Stripes will not extend to closest target.
[09/20 23:08:56     36s] The power planner will set stripe antenna targets to none (no trimming allowed).
[09/20 23:08:56     36s] Stripes will not be created over regions without power planning wires.
[09/20 23:08:56     36s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[09/20 23:08:56     36s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[09/20 23:08:56     36s] AddStripe segment minimum length set to 1
[09/20 23:08:56     36s] Offset for stripe breaking is set to 0.
[09/20 23:08:56     36s] <CMD> addStripe -nets {VDD! VSS!} -layer METAL6 -direction vertical -width 2 -spacing 1 -set_to_set_distance 25 -start_from left -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit METAL6 -padcore_ring_bottom_layer_limit METAL1 -block_ring_top_layer_limit METAL6 -block_ring_bottom_layer_limit METAL1 -use_wire_group 0 -snap_wire_center_to_grid None -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[09/20 23:08:56     36s] 
[09/20 23:08:56     36s] Starting stripe generation ...
[09/20 23:08:56     36s] Non-Default Mode Option Settings :
[09/20 23:08:56     36s]   NONE
[09/20 23:08:56     36s] Stripe generation is complete.
[09/20 23:08:56     36s] vias are now being generated.
[09/20 23:08:56     36s] addStripe created 8 wires.
[09/20 23:08:56     36s] ViaGen created 436 vias, deleted 0 via to avoid violation.
[09/20 23:08:56     36s] +--------+----------------+----------------+
[09/20 23:08:56     36s] |  Layer |     Created    |     Deleted    |
[09/20 23:08:56     36s] +--------+----------------+----------------+
[09/20 23:08:56     36s] |  VIA12 |       84       |        0       |
[09/20 23:08:56     36s] |  VIA23 |       84       |        0       |
[09/20 23:08:56     36s] |  VIA34 |       84       |        0       |
[09/20 23:08:56     36s] |  VIA45 |       84       |        0       |
[09/20 23:08:56     36s] |  VIA56 |       100      |        0       |
[09/20 23:08:56     36s] | METAL6 |        8       |       NA       |
[09/20 23:08:56     36s] +--------+----------------+----------------+
[09/20 23:08:57     36s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length 0 -stacked_via_top_layer METAL6 -stacked_via_bottom_layer METAL1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring }
[09/20 23:08:57     36s] addStripe will allow jog to connect padcore ring and block ring.
[09/20 23:08:57     36s] Stripes will stop at the boundary of the specified area.
[09/20 23:08:57     36s] When breaking rings, the power planner will consider the existence of blocks.
[09/20 23:08:57     36s] Stripes will not extend to closest target.
[09/20 23:08:57     36s] The power planner will set stripe antenna targets to none (no trimming allowed).
[09/20 23:08:57     36s] Stripes will not be created over regions without power planning wires.
[09/20 23:08:57     36s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[09/20 23:08:57     36s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[09/20 23:08:57     36s] AddStripe segment minimum length set to 1
[09/20 23:08:57     36s] Offset for stripe breaking is set to 0.
[09/20 23:08:57     36s] <CMD> addStripe -nets {VDD! VSS!} -layer METAL6 -direction vertical -width 2 -spacing 1 -set_to_set_distance 25 -start_from left -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit METAL6 -padcore_ring_bottom_layer_limit METAL1 -block_ring_top_layer_limit METAL6 -block_ring_bottom_layer_limit METAL1 -use_wire_group 0 -snap_wire_center_to_grid None -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[09/20 23:08:57     36s] 
[09/20 23:08:57     36s] Starting stripe generation ...
[09/20 23:08:57     36s] Non-Default Mode Option Settings :
[09/20 23:08:57     36s]   NONE
[09/20 23:08:57     36s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (14.44, 7.22) (14.44, 98.06) because same wire already exists.
[09/20 23:08:57     36s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (39.44, 7.22) (39.44, 98.06) because same wire already exists.
[09/20 23:08:57     36s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (64.44, 7.22) (64.44, 98.06) because same wire already exists.
[09/20 23:08:57     36s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (89.44, 7.22) (89.44, 98.06) because same wire already exists.
[09/20 23:08:57     36s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (17.44, 1.22) (17.44, 104.06) because same wire already exists.
[09/20 23:08:57     36s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (42.44, 1.22) (42.44, 104.06) because same wire already exists.
[09/20 23:08:57     36s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (67.44, 1.22) (67.44, 104.06) because same wire already exists.
[09/20 23:08:57     36s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (92.44, 1.22) (92.44, 104.06) because same wire already exists.
[09/20 23:08:57     36s] Stripe generation is complete.
[09/20 23:09:53     38s] <CMD> deselectAll
[09/20 23:09:53     38s] <CMD> selectWire 16.4400 1.2200 18.4400 104.0600 6 VSS!
[09/20 23:09:58     39s] <CMD> selectWire 13.4400 7.2200 15.4400 98.0600 6 VDD!
[09/20 23:10:04     39s] <CMD> deleteSelectedFromFPlan
[09/20 23:10:38     40s] <CMD> saveFPlan uart.fp
[09/20 23:11:33     42s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[09/20 23:11:33     42s] **WARN: (IMPTCM-77):	Option "-modulePlan" for command getPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[09/20 23:11:33     42s] **WARN: (IMPTCM-125):	Option "-checkPinLayerForAccess" for command getPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
[09/20 23:11:53     42s] <CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[09/20 23:11:53     42s] <CMD> setEndCapMode -reset
[09/20 23:11:53     42s] <CMD> setEndCapMode -boundary_tap false
[09/20 23:11:53     42s] <CMD> setNanoRouteMode -quiet -droutePostRouteSpreadWire 1
[09/20 23:11:53     42s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[09/20 23:11:53     42s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[09/20 23:11:53     42s] **WARN: (IMPTCM-77):	Option "-envDontUseLicsForThreadings" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[09/20 23:11:53     42s] **WARN: (IMPTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[09/20 23:11:53     42s] **WARN: (IMPTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[09/20 23:11:53     42s] **WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[09/20 23:11:53     42s] <CMD> setUsefulSkewMode -maxSkew false -noBoundary false -useCells {DEL4BWP7T DEL3BWP7T DEL2BWP7T DEL1BWP7T DEL0BWP7T DEL02BWP7T DEL01BWP7T DEL015BWP7T CKBD8BWP7T CKBD6BWP7T CKBD4BWP7T CKBD3BWP7T CKBD2BWP7T CKBD1BWP7T CKBD12BWP7T CKBD10BWP7T CKBD0BWP7T BUFFD8BWP7T BUFFD6BWP7T BUFFD5BWP7T BUFFD4BWP7T BUFFD3BWP7T BUFFD2P5BWP7T BUFFD2BWP7T BUFFD1P5BWP7T BUFFD1BWP7T BUFFD12BWP7T BUFFD10BWP7T BUFFD0BWP7T INVD8BWP7T INVD6BWP7T INVD5BWP7T INVD4BWP7T INVD3BWP7T INVD2P5BWP7T INVD2BWP7T INVD1P5BWP7T INVD1BWP7T INVD12BWP7T INVD10BWP7T INVD0BWP7T CKND8BWP7T CKND6BWP7T CKND4BWP7T CKND3BWP7T CKND2BWP7T CKND1BWP7T CKND12BWP7T CKND10BWP7T CKND0BWP7T} -maxAllowedDelay 1
[09/20 23:11:53     42s] **WARN: (IMPTCM-77):	Option "-modulePlan" for command getPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[09/20 23:11:53     42s] <CMD> setPlaceMode -reset
[09/20 23:11:53     42s] <CMD> setPlaceMode -congEffort auto -timingDriven 1 -modulePlan 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 0 -placeIOPins 1 -moduleAwareSpare 0 -maxRouteLayer 6 -preserveRouting 0 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
[09/20 23:11:53     42s] **WARN: (IMPTCM-77):	Option "-modulePlan" for command setPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[09/20 23:11:53     42s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[09/20 23:11:57     42s] <CMD> setPlaceMode -fp false
[09/20 23:11:57     42s] <CMD> report_message -start_cmd
[09/20 23:11:57     42s] <CMD> getTrialRouteMode -maxRouteLayer -quiet
[09/20 23:11:57     42s] <CMD> getTrialRouteMode -user -maxRouteLayer
[09/20 23:11:57     42s] <CMD> getPlaceMode -user -maxRouteLayer
[09/20 23:11:57     42s] <CMD> getPlaceMode -maxRouteLayer -quiet
[09/20 23:11:57     42s] <CMD> getPlaceMode -maxRouteLayer -quiet
[09/20 23:11:57     42s] **WARN: (IMPSP-9525):	setPlaceMode -maxRouteLayer will overwrite setTrialRouteMode -maxRouteLayer inside placeDesign.
[09/20 23:11:57     42s] <CMD> getPlaceMode -maxRouteLayer -quiet
[09/20 23:11:57     42s] <CMD> setTrialRouteMode -maxRouteLayer 6
[09/20 23:11:57     42s] <CMD> getPlaceMode -quiet -adaptiveFlowMode
[09/20 23:11:57     42s] <CMD> getPlaceMode -timingDriven -quiet
[09/20 23:11:57     42s] <CMD> getPlaceMode -adaptive -quiet
[09/20 23:11:57     42s] <CMD> getPlaceMode -relaxSoftBlockageMode -quiet
[09/20 23:11:57     42s] <CMD> getPlaceMode -user -relaxSoftBlockageMode
[09/20 23:11:57     42s] <CMD> getPlaceMode -ignoreScan -quiet
[09/20 23:11:57     42s] <CMD> getPlaceMode -user -ignoreScan
[09/20 23:11:57     42s] <CMD> getPlaceMode -repairPlace -quiet
[09/20 23:11:57     42s] <CMD> getPlaceMode -user -repairPlace
[09/20 23:11:57     42s] <CMD> getPlaceMode -inPlaceOptMode -quiet
[09/20 23:11:57     42s] <CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
[09/20 23:11:57     42s] <CMD> getPlaceMode -exp_slack_driven -quiet
[09/20 23:11:57     42s] <CMD> getPlaceMode -place_global_exp_special_setup_for_nvidia -quiet
[09/20 23:11:57     42s] <CMD> um::push_snapshot_stack
[09/20 23:11:57     42s] <CMD> getDesignMode -quiet -flowEffort
[09/20 23:11:57     42s] <CMD> getDesignMode -highSpeedCore -quiet
[09/20 23:11:57     42s] <CMD> getPlaceMode -quiet -adaptive
[09/20 23:11:57     42s] <CMD> set spgFlowInInitialPlace 1
[09/20 23:11:57     42s] <CMD> getPlaceMode -sdpAlignment -quiet
[09/20 23:11:57     42s] <CMD> getPlaceMode -softGuide -quiet
[09/20 23:11:57     42s] <CMD> getPlaceMode -useSdpGroup -quiet
[09/20 23:11:57     42s] <CMD> getPlaceMode -sdpAlignment -quiet
[09/20 23:11:57     42s] <CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
[09/20 23:11:57     42s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[09/20 23:11:57     42s] <CMD> getPlaceMode -sdpPlace -quiet
[09/20 23:11:57     42s] <CMD> getPlaceMode -exp_slack_driven -quiet
[09/20 23:11:57     42s] <CMD> getPlaceMode -sdpPlace -quiet
[09/20 23:11:57     42s] <CMD> getPlaceMode -groupHighLevelClkGate -quiet
[09/20 23:11:57     42s] <CMD_INTERNAL> setvar spgRptErrorForScanConnection 0
[09/20 23:11:57     42s] <CMD> getPlaceMode -place_global_exp_allow_missing_scan_chain -quiet
[09/20 23:11:57     42s] [check_scan_connected]: number of scan connected with missing definition = 5, number of scan = 9, number of sequential = 62, percentage of missing scan cell = 8.06% (5 / 62)
[09/20 23:11:57     42s] <CMD> getPlaceMode -ignoreScan -quiet
[09/20 23:11:57     42s] **ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined for 8.06% flops. Placement and timing QoR can be severely impacted in this case!
[09/20 23:11:57     42s] It is highly recommend to define scan chains either through input scan def (preferred) or specifyScanChain.
[09/20 23:11:57     42s] <CMD_INTERNAL> setvar spgRptErrorForScanConnection 1
[09/20 23:11:57     42s] <CMD> getPlaceMode -place_check_library -quiet
[09/20 23:11:57     42s] <CMD> getPlaceMode -trimView -quiet
[09/20 23:11:57     42s] <CMD> getPlaceMode -expTrimOptBeforeTDGP -quiet
[09/20 23:11:57     42s] <CMD> getPlaceMode -quiet -useNonTimingDeleteBufferTree
[09/20 23:11:57     42s] <CMD> getPlaceMode -congEffort -quiet
[09/20 23:11:57     42s] <CMD> getPlaceMode -relaxSoftBlockageMode -quiet
[09/20 23:11:57     42s] <CMD> getPlaceMode -user -relaxSoftBlockageMode
[09/20 23:11:57     42s] <CMD> getPlaceMode -ignoreScan -quiet
[09/20 23:11:57     42s] <CMD> getPlaceMode -user -ignoreScan
[09/20 23:11:57     42s] <CMD> getPlaceMode -repairPlace -quiet
[09/20 23:11:57     42s] <CMD> getPlaceMode -user -repairPlace
[09/20 23:11:57     42s] <CMD> getPlaceMode -congEffort -quiet
[09/20 23:11:57     42s] <CMD> getPlaceMode -fp -quiet
[09/20 23:11:57     42s] <CMD> getPlaceMode -timingDriven -quiet
[09/20 23:11:57     42s] <CMD> getPlaceMode -user -timingDriven
[09/20 23:11:57     42s] <CMD> getPlaceMode -fastFp -quiet
[09/20 23:11:57     42s] <CMD> getPlaceMode -clusterMode -quiet
[09/20 23:11:57     42s] <CMD> get_proto_model -type_match {flex_module flex_instgroup} -committed -name -tcl
[09/20 23:11:57     42s] <CMD> getPlaceMode -inPlaceOptMode -quiet
[09/20 23:11:57     42s] <CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
[09/20 23:11:57     42s] <CMD> getPlaceMode -ultraCongEffortFlow -quiet
[09/20 23:11:57     42s] <CMD> getPlaceMode -forceTiming -quiet
[09/20 23:11:57     42s] <CMD> getPlaceMode -fp -quiet
[09/20 23:11:57     42s] <CMD> getPlaceMode -fastfp -quiet
[09/20 23:11:57     42s] <CMD> getPlaceMode -timingDriven -quiet
[09/20 23:11:57     42s] <CMD> getPlaceMode -fp -quiet
[09/20 23:11:57     42s] <CMD> getPlaceMode -fastfp -quiet
[09/20 23:11:57     42s] <CMD> getPlaceMode -powerDriven -quiet
[09/20 23:11:57     42s] <CMD> getExtractRCMode -quiet -engine
[09/20 23:11:57     42s] <CMD> getAnalysisMode -quiet -clkSrcPath
[09/20 23:11:57     42s] <CMD> getAnalysisMode -quiet -clockPropagation
[09/20 23:11:57     42s] <CMD> getAnalysisMode -quiet -cppr
[09/20 23:11:57     42s] <CMD> setExtractRCMode -engine preRoute
[09/20 23:11:57     42s] <CMD> setAnalysisMode -clkSrcPath false -clockPropagation forcedIdeal
[09/20 23:11:57     42s] <CMD> getPlaceMode -exp_slack_driven -quiet
[09/20 23:11:57     42s] <CMD_INTERNAL> isAnalysisModeSetup
[09/20 23:11:57     42s] <CMD> getPlaceMode -tdgpResetCteTG -quiet
[09/20 23:11:57     42s] <CMD> getPlaceMode -macroPlaceMode -quiet
[09/20 23:11:57     42s] <CMD> getPlaceMode -enableDistPlace -quiet
[09/20 23:11:57     42s] <CMD> getPlaceMode -exp_slack_driven -quiet
[09/20 23:11:57     42s] <CMD_INTERNAL> spInternalUse TDGP ignoreTimingSpare
[09/20 23:11:57     42s] <CMD> set gpsPrivate::coegIsGbSignedSeedNl 0
[09/20 23:11:57     42s] <CMD> getPlaceMode -enableDistPlace -quiet
[09/20 23:11:57     42s] <CMD> getPlaceMode -quiet -expNewFastMode
[09/20 23:11:57     42s] <CMD> setPlaceMode -expHiddenFastMode 1
[09/20 23:11:57     42s] <CMD> setPlaceMode -ignoreScan 1
[09/20 23:11:57     42s] <CMD> getPlaceMode -quiet -place_global_exp_auto_finish_floorplan
[09/20 23:11:57     42s] <CMD> getPlaceMode -quiet -IOSlackAdjust
[09/20 23:11:57     42s] *** Starting placeDesign default flow ***
[09/20 23:11:57     42s] <CMD> getPlaceMode -quiet -useNonTimingDeleteBufferTree
[09/20 23:11:57     42s] <CMD> getPlaceMode -quiet -prePlaceOptSimplifyNetlist
[09/20 23:11:57     42s] <CMD> getPlaceMode -quiet -enablePrePlaceOptimizations
[09/20 23:11:57     42s] <CMD> getPlaceMode -quiet -prePlaceOptDecloneInv
[09/20 23:11:57     42s] <CMD> deleteBufferTree -decloneInv
[09/20 23:11:57     42s] *** Start deleteBufferTree ***
[09/20 23:11:57     42s] Info: Detect buffers to remove automatically.
[09/20 23:11:57     42s] Analyzing netlist ...
[09/20 23:11:57     42s] Updating netlist
[09/20 23:11:57     42s] 
[09/20 23:11:57     42s] AAE DB initialization (MEM=946.91 CPU=0:00:00.1 REAL=0:00:00.0) 
[09/20 23:11:57     43s] siFlow : Timing analysis mode is single, using late cdB files
[09/20 23:11:57     43s] Start AAE Lib Loading. (MEM=946.91)
[09/20 23:11:57     43s] End AAE Lib Loading. (MEM=1148.19 CPU=0:00:00.0 Real=0:00:00.0)
[09/20 23:11:57     43s] *summary: 2 instances (buffers/inverters) removed
[09/20 23:11:57     43s] *** Finish deleteBufferTree (0:00:00.2) ***
[09/20 23:11:57     43s] <CMD> getAnalysisMode -quiet -honorClockDomains
[09/20 23:11:57     43s] <CMD> getPlaceMode -honorUserPathGroup -quiet
[09/20 23:11:57     43s] <CMD> getAnalysisMode -quiet -honorClockDomains
[09/20 23:11:57     43s] **INFO: Enable pre-place timing setting for timing analysis
[09/20 23:11:57     43s] Set Using Default Delay Limit as 101.
[09/20 23:11:57     43s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[09/20 23:11:57     43s] <CMD> set delaycal_use_default_delay_limit 101
[09/20 23:11:57     43s] Set Default Net Delay as 0 ps.
[09/20 23:11:57     43s] <CMD> set delaycal_default_net_delay 0
[09/20 23:11:57     43s] Set Default Net Load as 0 pF. 
[09/20 23:11:57     43s] <CMD> set delaycal_default_net_load 0
[09/20 23:11:57     43s] <CMD> set delaycal_default_net_load_ignore_for_ilm 0
[09/20 23:11:57     43s] <CMD> getAnalysisMode -clkSrcPath -quiet
[09/20 23:11:57     43s] <CMD> getAnalysisMode -clockPropagation -quiet
[09/20 23:11:57     43s] <CMD> getAnalysisMode -checkType -quiet
[09/20 23:11:57     43s] <CMD> buildTimingGraph
[09/20 23:11:57     43s] <CMD> getDelayCalMode -ignoreNetLoad -quiet
[09/20 23:11:57     43s] <CMD> getDelayCalMode -ignoreNetLoad -quiet
[09/20 23:11:57     43s] <CMD> setDelayCalMode -ignoreNetLoad true -quiet
[09/20 23:11:57     43s] **INFO: Analyzing IO path groups for slack adjustment
[09/20 23:11:57     43s] <CMD> get_global timing_enable_path_group_priority
[09/20 23:11:57     43s] <CMD> get_global timing_constraint_enable_group_path_resetting
[09/20 23:11:57     43s] <CMD> set_global timing_enable_path_group_priority false
[09/20 23:11:57     43s] <CMD> set_global timing_constraint_enable_group_path_resetting false
[09/20 23:11:57     43s] <CMD> getOptMode -allowPreCTSClkSrcPaths -quiet
[09/20 23:11:57     43s] <CMD> set_global _is_ipo_interactive_path_groups 1
[09/20 23:11:57     43s] <CMD> group_path -name in2reg_tmp.1390 -from {0xc 0xf} -to 0x10 -ignore_source_of_trigger_arc
[09/20 23:11:57     43s] <CMD> getOptMode -allowPreCTSClkSrcPaths -quiet
[09/20 23:11:57     43s] <CMD> set_global _is_ipo_interactive_path_groups 1
[09/20 23:11:57     43s] <CMD> group_path -name in2out_tmp.1390 -from {0x13 0x16} -to 0x17 -ignore_source_of_trigger_arc
[09/20 23:11:57     43s] <CMD> set_global _is_ipo_interactive_path_groups 1
[09/20 23:11:57     43s] <CMD> group_path -name reg2reg_tmp.1390 -from 0x19 -to 0x1a
[09/20 23:11:57     43s] <CMD> set_global _is_ipo_interactive_path_groups 1
[09/20 23:11:57     43s] <CMD> group_path -name reg2out_tmp.1390 -from 0x1d -to 0x1e
[09/20 23:11:57     43s] <CMD> setPathGroupOptions reg2reg_tmp.1390 -effortLevel high
[09/20 23:11:57     43s] Effort level <high> specified for reg2reg_tmp.1390 path_group
[09/20 23:11:57     43s] #################################################################################
[09/20 23:11:57     43s] # Design Stage: PreRoute
[09/20 23:11:57     43s] # Design Name: uart
[09/20 23:11:57     43s] # Design Mode: 90nm
[09/20 23:11:57     43s] # Analysis Mode: MMMC Non-OCV 
[09/20 23:11:57     43s] # Parasitics Mode: No SPEF/RCDB
[09/20 23:11:57     43s] # Signoff Settings: SI Off 
[09/20 23:11:57     43s] #################################################################################
[09/20 23:11:57     43s] Calculate delays in Single mode...
[09/20 23:11:57     43s] Topological Sorting (REAL = 0:00:00.0, MEM = 1168.1M, InitMEM = 1168.1M)
[09/20 23:11:57     43s] Start delay calculation (fullDC) (1 T). (MEM=1168.09)
[09/20 23:11:57     43s] End AAE Lib Interpolated Model. (MEM=1168.09 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/20 23:11:57     43s] First Iteration Infinite Tw... 
[09/20 23:11:57     43s] Total number of fetched objects 172
[09/20 23:11:57     43s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/20 23:11:57     43s] End delay calculation. (MEM=1216.72 CPU=0:00:00.0 REAL=0:00:00.0)
[09/20 23:11:57     43s] End delay calculation (fullDC). (MEM=1119.35 CPU=0:00:00.2 REAL=0:00:00.0)
[09/20 23:11:57     43s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 1119.4M) ***
[09/20 23:11:57     43s] <CMD> reset_path_group -name reg2out_tmp.1390
[09/20 23:11:57     43s] <CMD> set_global _is_ipo_interactive_path_groups 0
[09/20 23:11:57     43s] <CMD> reset_path_group -name in2reg_tmp.1390
[09/20 23:11:57     43s] <CMD> set_global _is_ipo_interactive_path_groups 0
[09/20 23:11:57     43s] <CMD> reset_path_group -name in2out_tmp.1390
[09/20 23:11:57     43s] <CMD> set_global _is_ipo_interactive_path_groups 0
[09/20 23:11:57     43s] <CMD> reset_path_group -name reg2reg_tmp.1390
[09/20 23:11:57     43s] <CMD> set_global _is_ipo_interactive_path_groups 0
[09/20 23:11:57     43s] **INFO: Disable pre-place timing setting for timing analysis
[09/20 23:11:57     43s] <CMD> setDelayCalMode -ignoreNetLoad false
[09/20 23:11:57     43s] Set Using Default Delay Limit as 1000.
[09/20 23:11:57     43s] <CMD> set delaycal_use_default_delay_limit 1000
[09/20 23:11:57     43s] Set Default Net Delay as 1000 ps.
[09/20 23:11:57     43s] <CMD> set delaycal_default_net_delay 1000ps
[09/20 23:11:57     43s] Set Default Net Load as 0.5 pF. 
[09/20 23:11:57     43s] <CMD> set delaycal_default_net_load 0.5pf
[09/20 23:11:57     43s] <CMD> set delaycal_default_net_load_ignore_for_ilm 0
[09/20 23:11:57     43s] <CMD> getPlaceMode -exp_slack_driven -quiet
[09/20 23:11:57     43s] <CMD> getAnalysisMode -quiet -honorClockDomains
[09/20 23:11:57     43s] **INFO: Pre-place timing setting for timing analysis already disabled
[09/20 23:11:57     43s] Deleted 0 physical inst  (cell - / prefix -).
[09/20 23:11:57     43s] *** Starting "NanoPlace(TM) placement v#10 (mem=1105.2M)" ...
[09/20 23:11:57     43s] <CMD> setDelayCalMode -engine feDc
[09/20 23:11:57     43s] Creating Cell Server ...(0, 0, 0, 0)
[09/20 23:11:57     43s] Summary for sequential cells identification: 
[09/20 23:11:57     43s]   Identified SBFF number: 126
[09/20 23:11:57     43s]   Identified MBFF number: 0
[09/20 23:11:57     43s]   Identified SB Latch number: 0
[09/20 23:11:57     43s]   Identified MB Latch number: 0
[09/20 23:11:57     43s]   Not identified SBFF number: 0
[09/20 23:11:57     43s]   Not identified MBFF number: 0
[09/20 23:11:57     43s]   Not identified SB Latch number: 0
[09/20 23:11:57     43s]   Not identified MB Latch number: 0
[09/20 23:11:57     43s]   Number of sequential cells which are not FFs: 34
[09/20 23:11:57     43s] Creating Cell Server, finished. 
[09/20 23:11:57     43s] 
[09/20 23:11:57     43s] total jobs 6044
[09/20 23:11:57     43s] multi thread init TemplateIndex for each ta. thread num 1
[09/20 23:11:57     43s] Wait...
[09/20 23:11:58     43s] *** Build Buffered Sizing Timing Model (Used Compact Buffer Set) ...(cpu=0:00:00.5 mem=1105.2M) ***
[09/20 23:11:58     44s] *** Build Virtual Sizing Timing Model
[09/20 23:11:58     44s] (cpu=0:00:00.7 mem=1105.2M) ***
[09/20 23:11:58     44s] No user setting net weight.
[09/20 23:11:58     44s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[09/20 23:11:58     44s] **WARN: (IMPSP-9042):	Scan chains were not defined, -place_global_ignore_scan option will be ignored.
[09/20 23:11:58     44s] Define the scan chains before using this option.
[09/20 23:11:58     44s] Type 'man IMPSP-9042' for more detail.
[09/20 23:11:58     44s] **WARN: (IMPDB-2078):	Output pin Q of instance recver_r_buffer_reg[10] is connected to ground net r_buffer[10].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[09/20 23:11:58     44s] **WARN: (IMPDB-2078):	Output pin Q of instance recver_r_buffer_reg[9] is connected to ground net r_buffer[9].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[09/20 23:11:58     44s] **WARN: (IMPDB-2078):	Output pin Q of instance recver_r_buffer_reg[8] is connected to ground net r_buffer[8].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[09/20 23:11:58     44s] **WARN: (IMPDB-2078):	Output pin Q of instance recver_r_buffer_reg[7] is connected to ground net r_buffer[7].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[09/20 23:11:58     44s] **WARN: (IMPDB-2078):	Output pin Q of instance recver_r_buffer_reg[6] is connected to ground net r_buffer[6].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[09/20 23:11:58     44s] **WARN: (IMPDB-2078):	Output pin QN of instance recver_r_buffer_reg[5] is connected to ground net r_buffer[5].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[09/20 23:11:58     44s] **WARN: (IMPDB-2078):	Output pin QN of instance recver_r_buffer_reg[4] is connected to ground net r_buffer[4].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[09/20 23:11:58     44s] **WARN: (IMPDB-2078):	Output pin Q of instance recver_r_buffer_reg[3] is connected to ground net r_buffer[3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[09/20 23:11:58     44s] **WARN: (IMPDB-2078):	Output pin Q of instance recver_r_buffer_reg[2] is connected to ground net r_buffer[2].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[09/20 23:11:58     44s] **WARN: (IMPDB-2078):	Output pin Q of instance recver_r_buffer_reg[1] is connected to ground net r_buffer[1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[09/20 23:11:58     44s] **WARN: (IMPDB-2078):	Output pin Q of instance recver_r_buffer_reg[0] is connected to ground net r_buffer[0].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[09/20 23:11:58     44s] #std cell=161 (0 fixed + 161 movable) #block=0 (0 floating + 0 preplaced)
[09/20 23:11:58     44s] #ioInst=0 #net=167 #term=653 #term/net=3.91, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=66
[09/20 23:11:58     44s] stdCell: 161 single + 0 double + 0 multi
[09/20 23:11:58     44s] Total standard cell length = 1.3020 (mm), area = 0.0051 (mm^2)
[09/20 23:11:58     44s] Core basic site is core7T
[09/20 23:11:58     44s] Estimated cell power/ground rail width = 0.551 um
[09/20 23:11:58     44s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/20 23:11:58     44s] Mark StBox On SiteArr starts
[09/20 23:11:58     44s] Mark StBox On SiteArr ends
[09/20 23:11:58     44s] spiAuditVddOnBottomForRows for llg="default" starts
[09/20 23:11:58     44s] spiAuditVddOnBottomForRows ends
[09/20 23:11:58     44s] Apply auto density screen in pre-place stage.
[09/20 23:11:58     44s] Auto density screen increases utilization from 0.696 to 0.696
[09/20 23:11:58     44s] Auto density screen runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1105.2M
[09/20 23:11:58     44s] Average module density = 0.696.
[09/20 23:11:58     44s] Density for the design = 0.696.
[09/20 23:11:58     44s]        = stdcell_area 2325 sites (5104 um^2) / alloc_area 3340 sites (7332 um^2).
[09/20 23:11:58     44s] Pin Density = 0.1955.
[09/20 23:11:58     44s]             = total # of pins 653 / total area 3340.
[09/20 23:11:58     44s] Initial padding reaches pin density 0.333 for top
[09/20 23:11:58     44s] Min area ratio padding skipped minAreaTgt 1.050, addOnArea 1.000
[09/20 23:11:58     44s] Initial padding increases density from 0.696 to 0.823 for top
[09/20 23:11:58     44s] === lastAutoLevel = 6 
[09/20 23:11:58     44s] [adp] 0:1:0:1
[09/20 23:11:58     44s] **WARN: (IMPDC-348):	The output pin \recver_r_buffer_reg[10] /Q is connected to power/ground net r_buffer[10]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[09/20 23:11:58     44s] **WARN: (IMPDC-348):	The output pin \recver_r_buffer_reg[8] /Q is connected to power/ground net r_buffer[8]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[09/20 23:11:58     44s] **WARN: (IMPDC-348):	The output pin \recver_r_buffer_reg[5] /QN is connected to power/ground net r_buffer[5]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[09/20 23:11:58     44s] **WARN: (IMPDC-348):	The output pin \recver_r_buffer_reg[4] /QN is connected to power/ground net r_buffer[4]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[09/20 23:11:58     44s] **WARN: (IMPDC-348):	The output pin \recver_r_buffer_reg[9] /Q is connected to power/ground net r_buffer[9]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[09/20 23:11:58     44s] **WARN: (IMPDC-348):	The output pin \recver_r_buffer_reg[2] /Q is connected to power/ground net r_buffer[2]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[09/20 23:11:58     44s] **WARN: (IMPDC-348):	The output pin \recver_r_buffer_reg[1] /Q is connected to power/ground net r_buffer[1]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[09/20 23:11:58     44s] **WARN: (IMPDC-348):	The output pin \recver_r_buffer_reg[0] /Q is connected to power/ground net r_buffer[0]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[09/20 23:11:58     44s] **WARN: (IMPDC-348):	The output pin \recver_r_buffer_reg[6] /Q is connected to power/ground net r_buffer[6]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[09/20 23:11:58     44s] **WARN: (IMPDC-348):	The output pin \recver_r_buffer_reg[7] /Q is connected to power/ground net r_buffer[7]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[09/20 23:11:58     44s] **WARN: (IMPDC-348):	The output pin \recver_r_buffer_reg[3] /Q is connected to power/ground net r_buffer[3]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[09/20 23:11:58     44s] Clock gating cells determined by native netlist tracing.
[09/20 23:11:58     44s] <CMD> createBasicPathGroups -quiet
[09/20 23:11:58     44s] Effort level <high> specified for reg2reg path_group
[09/20 23:11:59     44s] Iteration  1: Total net bbox = 0.000e+00 (0.00e+00 0.00e+00)
[09/20 23:11:59     44s]               Est.  stn bbox = 0.000e+00 (0.00e+00 0.00e+00)
[09/20 23:11:59     44s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1139.1M
[09/20 23:11:59     44s] Iteration  2: Total net bbox = 0.000e+00 (0.00e+00 0.00e+00)
[09/20 23:11:59     44s]               Est.  stn bbox = 0.000e+00 (0.00e+00 0.00e+00)
[09/20 23:11:59     44s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1139.1M
[09/20 23:11:59     44s] exp_mt_sequential is set from setPlaceMode option to 1
[09/20 23:11:59     44s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[09/20 23:11:59     44s] place_exp_mt_interval set to default 32
[09/20 23:11:59     44s] place_exp_mt_interval_bias (first half) set to default 0.750000
[09/20 23:11:59     44s] Iteration  3: Total net bbox = 3.872e+00 (1.21e+00 2.66e+00)
[09/20 23:11:59     44s]               Est.  stn bbox = 4.913e+00 (1.54e+00 3.37e+00)
[09/20 23:11:59     44s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1155.1M
[09/20 23:11:59     44s] Total number of setup views is 1.
[09/20 23:11:59     44s] Total number of active setup views is 1.
[09/20 23:11:59     44s] Active setup views:
[09/20 23:11:59     44s]     test_uart
[09/20 23:11:59     44s] Iteration  4: Total net bbox = 1.200e+03 (4.13e+02 7.87e+02)
[09/20 23:11:59     44s]               Est.  stn bbox = 1.595e+03 (5.86e+02 1.01e+03)
[09/20 23:11:59     44s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1155.1M
[09/20 23:11:59     44s] Iteration  5: Total net bbox = 2.198e+03 (9.81e+02 1.22e+03)
[09/20 23:11:59     44s]               Est.  stn bbox = 2.779e+03 (1.23e+03 1.55e+03)
[09/20 23:11:59     44s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1155.1M
[09/20 23:11:59     44s] Iteration  6: Total net bbox = 4.540e+03 (2.20e+03 2.34e+03)
[09/20 23:11:59     44s]               Est.  stn bbox = 5.339e+03 (2.61e+03 2.73e+03)
[09/20 23:11:59     44s]               cpu = 0:00:00.2 real = 0:00:01.0 mem = 1155.1M
[09/20 23:11:59     44s] *** cost = 4.540e+03 (2.20e+03 2.34e+03) (cpu for global=0:00:00.2) real=0:00:01.0***
[09/20 23:11:59     44s] Info: 0 clock gating cells identified, 0 (on average) moved 0/1
[09/20 23:11:59     44s] <CMD> reset_path_group
[09/20 23:11:59     44s] <CMD> set_global _is_ipo_interactive_path_groups 0
[09/20 23:11:59     44s] **WARN: (IMPDB-2078):	Output pin Q of instance recver_r_buffer_reg[10] is connected to ground net r_buffer[10].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[09/20 23:11:59     44s] **WARN: (IMPDB-2078):	Output pin Q of instance recver_r_buffer_reg[9] is connected to ground net r_buffer[9].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[09/20 23:11:59     44s] **WARN: (IMPDB-2078):	Output pin Q of instance recver_r_buffer_reg[8] is connected to ground net r_buffer[8].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[09/20 23:11:59     44s] **WARN: (IMPDB-2078):	Output pin Q of instance recver_r_buffer_reg[7] is connected to ground net r_buffer[7].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[09/20 23:11:59     44s] **WARN: (IMPDB-2078):	Output pin Q of instance recver_r_buffer_reg[6] is connected to ground net r_buffer[6].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[09/20 23:11:59     44s] **WARN: (IMPDB-2078):	Output pin QN of instance recver_r_buffer_reg[5] is connected to ground net r_buffer[5].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[09/20 23:11:59     44s] **WARN: (IMPDB-2078):	Output pin QN of instance recver_r_buffer_reg[4] is connected to ground net r_buffer[4].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[09/20 23:11:59     44s] **WARN: (IMPDB-2078):	Output pin Q of instance recver_r_buffer_reg[3] is connected to ground net r_buffer[3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[09/20 23:11:59     44s] **WARN: (IMPDB-2078):	Output pin Q of instance recver_r_buffer_reg[2] is connected to ground net r_buffer[2].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[09/20 23:11:59     44s] **WARN: (IMPDB-2078):	Output pin Q of instance recver_r_buffer_reg[1] is connected to ground net r_buffer[1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[09/20 23:11:59     44s] **WARN: (IMPDB-2078):	Output pin Q of instance recver_r_buffer_reg[0] is connected to ground net r_buffer[0].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[09/20 23:11:59     44s] Solver runtime cpu: 0:00:00.2 real: 0:00:00.1
[09/20 23:11:59     44s] Core Placement runtime cpu: 0:00:00.2 real: 0:00:01.0
[09/20 23:11:59     44s] <CMD> scanReorder
[09/20 23:11:59     44s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[09/20 23:11:59     44s] Type 'man IMPSP-9025' for more detail.
[09/20 23:11:59     44s] #spOpts: mergeVia=F 
[09/20 23:11:59     44s] Core basic site is core7T
[09/20 23:11:59     44s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/20 23:11:59     44s] Mark StBox On SiteArr starts
[09/20 23:11:59     44s] Mark StBox On SiteArr ends
[09/20 23:11:59     44s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1155.1MB).
[09/20 23:11:59     44s] *** Starting refinePlace (0:00:44.4 mem=1155.1M) ***
[09/20 23:11:59     44s] Total net bbox length = 4.708e+03 (2.285e+03 2.423e+03) (ext = 1.983e+03)
[09/20 23:11:59     44s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/20 23:11:59     44s] Starting refinePlace ...
[09/20 23:11:59     44s] default core: bins with density >  0.75 = 33.3 % ( 2 / 6 )
[09/20 23:11:59     44s] Density distribution unevenness ratio = 4.105%
[09/20 23:11:59     44s]   Spread Effort: high, standalone mode, useDDP on.
[09/20 23:11:59     44s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1155.1MB) @(0:00:44.4 - 0:00:44.4).
[09/20 23:11:59     44s] Move report: preRPlace moves 161 insts, mean move: 4.59 um, max move: 12.09 um
[09/20 23:11:59     44s] 	Max move on inst (g506): (20.61, 81.55) --> (26.32, 87.92)
[09/20 23:11:59     44s] 	Length: 15 sites, height: 1 rows, site name: core7T, cell type: HA1D0BWP7T
[09/20 23:11:59     44s] wireLenOptFixPriorityInst 0 inst fixed
[09/20 23:11:59     44s] Placement tweakage begins.
[09/20 23:11:59     44s] wire length = 6.437e+03
[09/20 23:11:59     44s] wire length = 6.089e+03
[09/20 23:11:59     44s] Placement tweakage ends.
[09/20 23:11:59     44s] Move report: tweak moves 50 insts, mean move: 7.90 um, max move: 31.92 um
[09/20 23:11:59     44s] 	Max move on inst (sender_t_data_reg[7]): (39.20, 44.80) --> (39.76, 13.44)
[09/20 23:11:59     44s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/20 23:11:59     44s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1155.1MB) @(0:00:44.4 - 0:00:44.4).
[09/20 23:11:59     44s] Move report: Detail placement moves 161 insts, mean move: 5.23 um, max move: 27.15 um
[09/20 23:11:59     44s] 	Max move on inst (sender_t_data_reg[7]): (40.43, 39.92) --> (39.76, 13.44)
[09/20 23:11:59     44s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1155.1MB
[09/20 23:11:59     44s] Statistics of distance of Instance movement in refine placement:
[09/20 23:11:59     44s]   maximum (X+Y) =        27.15 um
[09/20 23:11:59     44s]   inst (sender_t_data_reg[7]) with max move: (40.4295, 39.922) -> (39.76, 13.44)
[09/20 23:11:59     44s]   mean    (X+Y) =         5.23 um
[09/20 23:11:59     44s] Total instances flipped for WireLenOpt: 8
[09/20 23:11:59     44s] Summary Report:
[09/20 23:11:59     44s] Instances move: 161 (out of 161 movable)
[09/20 23:11:59     44s] Instances flipped: 0
[09/20 23:11:59     44s] Mean displacement: 5.23 um
[09/20 23:11:59     44s] Max displacement: 27.15 um (Instance: sender_t_data_reg[7]) (40.4295, 39.922) -> (39.76, 13.44)
[09/20 23:11:59     44s] 	Length: 29 sites, height: 1 rows, site name: core7T, cell type: EDFKCNQD2BWP7T
[09/20 23:11:59     44s] Total instances moved : 161
[09/20 23:11:59     44s] Total net bbox length = 4.921e+03 (2.151e+03 2.770e+03) (ext = 1.889e+03)
[09/20 23:11:59     44s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1155.1MB
[09/20 23:11:59     44s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1155.1MB) @(0:00:44.4 - 0:00:44.4).
[09/20 23:11:59     44s] *** Finished refinePlace (0:00:44.4 mem=1155.1M) ***
[09/20 23:11:59     44s] *** End of Placement (cpu=0:00:01.0, real=0:00:02.0, mem=1155.1M) ***
[09/20 23:11:59     44s] #spOpts: mergeVia=F 
[09/20 23:11:59     44s] Core basic site is core7T
[09/20 23:11:59     44s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/20 23:11:59     44s] Mark StBox On SiteArr starts
[09/20 23:11:59     44s] Mark StBox On SiteArr ends
[09/20 23:11:59     44s] default core: bins with density >  0.75 = 16.7 % ( 1 / 6 )
[09/20 23:11:59     44s] Density distribution unevenness ratio = 4.180%
[09/20 23:11:59     44s] *** Free Virtual Timing Model ...(mem=1155.1M)
[09/20 23:11:59     44s] Starting IO pin assignment...
[09/20 23:11:59     44s] The design is not routed. Using placement based method for pin assignment.
[09/20 23:11:59     44s] <CMD> getExtractRCMode -relative_c_th -quiet
[09/20 23:11:59     44s] <CMD> getExtractRCMode -coupling_c_th -quiet
[09/20 23:11:59     44s] <CMD> getExtractRCMode -total_c_th -quiet
[09/20 23:11:59     44s] <CMD> getDesignMode -thirdPartyCompatible -quiet
[09/20 23:11:59     44s] <CMD> getExtractRCMode -lefTechFileMap -quiet
[09/20 23:11:59     44s] <CMD> getExtractRCMode -coupled -quiet
[09/20 23:12:00     44s] Completed IO pin assignment.
[09/20 23:12:00     44s] <CMD> setDelayCalMode -engine aae
[09/20 23:12:00     44s] <CMD> getPlaceMode -quiet -tdgpAdjustNetWeightBySlack
[09/20 23:12:00     44s] <CMD> get_ccopt_clock_trees *
[09/20 23:12:00     44s] <CMD> getPlaceMode -exp_insert_guidance_clock_tree -quiet
[09/20 23:12:00     44s] <CMD> getPlaceMode -exp_cluster_based_high_fanout_buffering -quiet
[09/20 23:12:00     44s] <CMD> getPlaceMode -quiet -cong_repair_commit_clock_net_route_attr
[09/20 23:12:00     44s] <CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
[09/20 23:12:00     44s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[09/20 23:12:00     44s] <CMD> setPlaceMode -reset -improveWithPsp
[09/20 23:12:00     44s] <CMD> getPlaceMode -quiet -debugGlobalPlace
[09/20 23:12:00     44s] <CMD> getPlaceMode -congRepair -quiet
[09/20 23:12:00     44s] <CMD> getPlaceMode -fp -quiet
[09/20 23:12:00     44s] <CMD> getPlaceMode -congEffort -quiet
[09/20 23:12:00     44s] <CMD> getPlaceMode -user -rplaceIncrNPClkGateAwareMode
[09/20 23:12:00     44s] <CMD> getPlaceMode -user -congRepairMaxIter
[09/20 23:12:00     44s] <CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
[09/20 23:12:00     44s] <CMD> setPlaceMode -rplaceIncrNPClkGateAwareMode 4
[09/20 23:12:00     44s] <CMD> getPlaceMode -quiet -congEffort
[09/20 23:12:00     44s] <CMD> setPlaceMode -congRepairMaxIter 1
[09/20 23:12:00     44s] <CMD> getDesignMode -quiet -congEffort
[09/20 23:12:00     44s] <CMD> getPlaceMode -quickCTS -quiet
[09/20 23:12:00     44s] <CMD> get_proto_model -type_match {flex_module flex_instgroup} -committed -name -tcl
[09/20 23:12:00     44s] <CMD> getPlaceMode -congRepairForceTrialRoute -quiet
[09/20 23:12:00     44s] <CMD> getPlaceMode -user -congRepairForceTrialRoute
[09/20 23:12:00     44s] <CMD> setPlaceMode -congRepairForceTrialRoute true
[09/20 23:12:00     44s] <CMD> um::enable_metric
[09/20 23:12:00     44s] <CMD> congRepair
[09/20 23:12:00     44s] Starting congestion repair ...
[09/20 23:12:00     44s] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 4.
[09/20 23:12:00     44s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -maxRouteLayer 6' which was translated to 'setRouteMode -earlyGlobalMaxRouteLayer 6'.
[09/20 23:12:00     44s] [NR-eGR] Detected a user setting of 'setNanoRouteMode -routeTopRoutingLayer 6' which was translated to 'setRouteMode -earlyGlobalMaxRouteLayer 6'.
[09/20 23:12:00     44s] Starting Early Global Route congestion estimation: mem = 1128.2M
[09/20 23:12:00     44s] (I)       Reading DB...
[09/20 23:12:00     44s] **WARN: (IMPDB-2078):	Output pin Q of instance recver_r_buffer_reg[10] is connected to ground net r_buffer[10].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[09/20 23:12:00     44s] **WARN: (IMPDB-2078):	Output pin Q of instance recver_r_buffer_reg[9] is connected to ground net r_buffer[9].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[09/20 23:12:00     44s] **WARN: (IMPDB-2078):	Output pin Q of instance recver_r_buffer_reg[8] is connected to ground net r_buffer[8].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[09/20 23:12:00     44s] **WARN: (IMPDB-2078):	Output pin Q of instance recver_r_buffer_reg[7] is connected to ground net r_buffer[7].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[09/20 23:12:00     44s] **WARN: (IMPDB-2078):	Output pin Q of instance recver_r_buffer_reg[6] is connected to ground net r_buffer[6].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[09/20 23:12:00     44s] **WARN: (IMPDB-2078):	Output pin QN of instance recver_r_buffer_reg[5] is connected to ground net r_buffer[5].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[09/20 23:12:00     44s] **WARN: (IMPDB-2078):	Output pin QN of instance recver_r_buffer_reg[4] is connected to ground net r_buffer[4].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[09/20 23:12:00     44s] **WARN: (IMPDB-2078):	Output pin Q of instance recver_r_buffer_reg[3] is connected to ground net r_buffer[3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[09/20 23:12:00     44s] **WARN: (IMPDB-2078):	Output pin Q of instance recver_r_buffer_reg[2] is connected to ground net r_buffer[2].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[09/20 23:12:00     44s] **WARN: (IMPDB-2078):	Output pin Q of instance recver_r_buffer_reg[1] is connected to ground net r_buffer[1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[09/20 23:12:00     44s] **WARN: (IMPDB-2078):	Output pin Q of instance recver_r_buffer_reg[0] is connected to ground net r_buffer[0].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[09/20 23:12:00     44s] (I)       before initializing RouteDB syMemory usage = 1128.2 MB
[09/20 23:12:00     44s] (I)       congestionReportName   : 
[09/20 23:12:00     44s] (I)       layerRangeFor2DCongestion : 
[09/20 23:12:00     44s] (I)       buildTerm2TermWires    : 1
[09/20 23:12:00     44s] (I)       doTrackAssignment      : 1
[09/20 23:12:00     44s] (I)       dumpBookshelfFiles     : 0
[09/20 23:12:00     44s] (I)       numThreads             : 1
[09/20 23:12:00     44s] (I)       bufferingAwareRouting  : false
[09/20 23:12:00     44s] [NR-eGR] honorMsvRouteConstraint: false
[09/20 23:12:00     44s] (I)       honorPin               : false
[09/20 23:12:00     44s] (I)       honorPinGuide          : true
[09/20 23:12:00     44s] (I)       honorPartition         : false
[09/20 23:12:00     44s] (I)       allowPartitionCrossover: false
[09/20 23:12:00     44s] (I)       honorSingleEntry       : true
[09/20 23:12:00     44s] (I)       honorSingleEntryStrong : true
[09/20 23:12:00     44s] (I)       handleViaSpacingRule   : false
[09/20 23:12:00     44s] (I)       handleEolSpacingRule   : false
[09/20 23:12:00     44s] (I)       PDConstraint           : none
[09/20 23:12:00     44s] (I)       expBetterNDRHandling   : false
[09/20 23:12:00     44s] [NR-eGR] honorClockSpecNDR      : 0
[09/20 23:12:00     44s] (I)       routingEffortLevel     : 3
[09/20 23:12:00     44s] (I)       effortLevel            : standard
[09/20 23:12:00     44s] [NR-eGR] minRouteLayer          : 2
[09/20 23:12:00     44s] [NR-eGR] maxRouteLayer          : 6
[09/20 23:12:00     44s] (I)       relaxedTopLayerCeiling : 127
[09/20 23:12:00     44s] (I)       relaxedBottomLayerFloor: 2
[09/20 23:12:00     44s] (I)       numRowsPerGCell        : 1
[09/20 23:12:00     44s] (I)       speedUpLargeDesign     : 0
[09/20 23:12:00     44s] (I)       multiThreadingTA       : 1
[09/20 23:12:00     44s] (I)       blkAwareLayerSwitching : 1
[09/20 23:12:00     44s] (I)       optimizationMode       : false
[09/20 23:12:00     44s] (I)       routeSecondPG          : false
[09/20 23:12:00     44s] (I)       scenicRatioForLayerRelax: 0.00
[09/20 23:12:00     44s] (I)       detourLimitForLayerRelax: 0.00
[09/20 23:12:00     44s] (I)       punchThroughDistance   : 500.00
[09/20 23:12:00     44s] (I)       scenicBound            : 1.15
[09/20 23:12:00     44s] (I)       maxScenicToAvoidBlk    : 100.00
[09/20 23:12:00     44s] (I)       source-to-sink ratio   : 0.00
[09/20 23:12:00     44s] (I)       targetCongestionRatioH : 1.00
[09/20 23:12:00     44s] (I)       targetCongestionRatioV : 1.00
[09/20 23:12:00     44s] (I)       layerCongestionRatio   : 0.70
[09/20 23:12:00     44s] (I)       m1CongestionRatio      : 0.10
[09/20 23:12:00     44s] (I)       m2m3CongestionRatio    : 0.70
[09/20 23:12:00     44s] (I)       localRouteEffort       : 1.00
[09/20 23:12:00     44s] (I)       numSitesBlockedByOneVia: 8.00
[09/20 23:12:00     44s] (I)       supplyScaleFactorH     : 1.00
[09/20 23:12:00     44s] (I)       supplyScaleFactorV     : 1.00
[09/20 23:12:00     44s] (I)       highlight3DOverflowFactor: 0.00
[09/20 23:12:00     44s] (I)       doubleCutViaModelingRatio: 0.00
[09/20 23:12:00     44s] (I)       routeVias              : 
[09/20 23:12:00     44s] (I)       readTROption           : true
[09/20 23:12:00     44s] (I)       extraSpacingFactor     : 1.00
[09/20 23:12:00     44s] [NR-eGR] numTracksPerClockWire  : 0
[09/20 23:12:00     44s] (I)       routeSelectedNetsOnly  : false
[09/20 23:12:00     44s] (I)       clkNetUseMaxDemand     : false
[09/20 23:12:00     44s] (I)       extraDemandForClocks   : 0
[09/20 23:12:00     44s] (I)       steinerRemoveLayers    : false
[09/20 23:12:00     44s] (I)       demoteLayerScenicScale : 1.00
[09/20 23:12:00     44s] (I)       nonpreferLayerCostScale : 100.00
[09/20 23:12:00     44s] (I)       similarTopologyRoutingFast : false
[09/20 23:12:00     44s] (I)       spanningTreeRefinement : false
[09/20 23:12:00     44s] (I)       spanningTreeRefinementAlpha : 0.50
[09/20 23:12:00     44s] (I)       starting read tracks
[09/20 23:12:00     44s] (I)       build grid graph
[09/20 23:12:00     44s] (I)       build grid graph start
[09/20 23:12:00     44s] [NR-eGR] Layer1 has no routable track
[09/20 23:12:00     44s] [NR-eGR] Layer2 has single uniform track structure
[09/20 23:12:00     44s] [NR-eGR] Layer3 has single uniform track structure
[09/20 23:12:00     44s] [NR-eGR] Layer4 has single uniform track structure
[09/20 23:12:00     44s] [NR-eGR] Layer5 has single uniform track structure
[09/20 23:12:00     44s] [NR-eGR] Layer6 has single uniform track structure
[09/20 23:12:00     44s] (I)       build grid graph end
[09/20 23:12:00     44s] (I)       numViaLayers=6
[09/20 23:12:00     44s] (I)       Reading via VIA12_VV for layer: 0 
[09/20 23:12:00     44s] (I)       Reading via VIA2 for layer: 1 
[09/20 23:12:00     44s] (I)       Reading via VIA3 for layer: 2 
[09/20 23:12:00     44s] (I)       Reading via VIA4 for layer: 3 
[09/20 23:12:00     44s] (I)       Reading via VIA5 for layer: 4 
[09/20 23:12:00     44s] (I)       end build via table
[09/20 23:12:00     44s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=999 numBumpBlks=0 numBoundaryFakeBlks=0
[09/20 23:12:00     44s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[09/20 23:12:00     44s] (I)       readDataFromPlaceDB
[09/20 23:12:00     44s] (I)       Read net information..
[09/20 23:12:00     44s] [NR-eGR] Read numTotalNets=167  numIgnoredNets=0
[09/20 23:12:00     44s] (I)       Read testcase time = 0.000 seconds
[09/20 23:12:00     44s] 
[09/20 23:12:00     44s] (I)       read default dcut vias
[09/20 23:12:00     44s] (I)       Reading via VIA12_HV for layer: 0 
[09/20 23:12:00     44s] (I)       Reading via VIA2 for layer: 1 
[09/20 23:12:00     44s] (I)       Reading via VIA3 for layer: 2 
[09/20 23:12:00     44s] (I)       Reading via VIA4 for layer: 3 
[09/20 23:12:00     44s] (I)       Reading via VIA5 for layer: 4 
[09/20 23:12:00     44s] (I)       build grid graph start
[09/20 23:12:00     44s] (I)       build grid graph end
[09/20 23:12:00     44s] (I)       Model blockage into capacity
[09/20 23:12:00     44s] (I)       Read numBlocks=999  numPreroutedWires=0  numCapScreens=0
[09/20 23:12:00     44s] (I)       blocked area on Layer1 : 0  (0.00%)
[09/20 23:12:00     44s] (I)       blocked area on Layer2 : 3495408000  (6.89%)
[09/20 23:12:00     44s] (I)       blocked area on Layer3 : 4137504000  (8.16%)
[09/20 23:12:00     44s] (I)       blocked area on Layer4 : 3495408000  (6.89%)
[09/20 23:12:00     44s] (I)       blocked area on Layer5 : 16518588800  (32.58%)
[09/20 23:12:00     44s] (I)       blocked area on Layer6 : 22787232000  (44.94%)
[09/20 23:12:00     44s] (I)       Modeling time = 0.000 seconds
[09/20 23:12:00     44s] 
[09/20 23:12:00     44s] (I)       Number of ignored nets = 0
[09/20 23:12:00     44s] (I)       Number of fixed nets = 0.  Ignored: Yes
[09/20 23:12:00     44s] (I)       Number of clock nets = 1.  Ignored: No
[09/20 23:12:00     44s] (I)       Number of analog nets = 0.  Ignored: Yes
[09/20 23:12:00     44s] (I)       Number of special nets = 0.  Ignored: Yes
[09/20 23:12:00     44s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[09/20 23:12:00     44s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[09/20 23:12:00     44s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[09/20 23:12:00     44s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[09/20 23:12:00     44s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[09/20 23:12:00     44s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[09/20 23:12:00     44s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1128.2 MB
[09/20 23:12:00     44s] (I)       Ndr track 0 does not exist
[09/20 23:12:00     44s] (I)       Layer1  viaCost=300.00
[09/20 23:12:00     44s] (I)       Layer2  viaCost=100.00
[09/20 23:12:00     44s] (I)       Layer3  viaCost=100.00
[09/20 23:12:00     44s] (I)       Layer4  viaCost=100.00
[09/20 23:12:00     44s] (I)       Layer5  viaCost=200.00
[09/20 23:12:00     44s] (I)       ---------------------Grid Graph Info--------------------
[09/20 23:12:00     44s] (I)       routing area        :  (0, 0) - (240800, 210560)
[09/20 23:12:00     44s] (I)       core area           :  (26880, 26880) - (213920, 183680)
[09/20 23:12:00     44s] (I)       Site Width          :  1120  (dbu)
[09/20 23:12:00     44s] (I)       Row Height          :  7840  (dbu)
[09/20 23:12:00     44s] (I)       GCell Width         :  7840  (dbu)
[09/20 23:12:00     44s] (I)       GCell Height        :  7840  (dbu)
[09/20 23:12:00     44s] (I)       grid                :    31    27     6
[09/20 23:12:00     44s] (I)       vertical capacity   :     0  7840     0  7840     0  7840
[09/20 23:12:00     44s] (I)       horizontal capacity :     0     0  7840     0  7840     0
[09/20 23:12:00     44s] (I)       Default wire width  :   460   560   560   560   560   880
[09/20 23:12:00     44s] (I)       Default wire space  :   460   560   560   560   560   920
[09/20 23:12:00     44s] (I)       Default pitch size  :   920  1120  1120  1120  1120  2240
[09/20 23:12:00     44s] (I)       First Track Coord   :     0   560   560   560   560  2800
[09/20 23:12:00     44s] (I)       Num tracks per GCell:  8.52  7.00  7.00  7.00  7.00  3.50
[09/20 23:12:00     44s] (I)       Total num of tracks :     0   215   188   215   188   107
[09/20 23:12:00     44s] (I)       Num of masks        :     1     1     1     1     1     1
[09/20 23:12:00     44s] (I)       Num of trim masks   :     0     0     0     0     0     0
[09/20 23:12:00     44s] (I)       --------------------------------------------------------
[09/20 23:12:00     44s] 
[09/20 23:12:00     44s] [NR-eGR] ============ Routing rule table ============
[09/20 23:12:00     44s] [NR-eGR] Rule id 0. Nets 167 
[09/20 23:12:00     44s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[09/20 23:12:00     44s] [NR-eGR] Pitch:  L1=920  L2=1120  L3=1120  L4=1120  L5=1120  L6=2240
[09/20 23:12:00     44s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[09/20 23:12:00     44s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[09/20 23:12:00     44s] [NR-eGR] ========================================
[09/20 23:12:00     44s] [NR-eGR] 
[09/20 23:12:00     44s] (I)       After initializing earlyGlobalRoute syMemory usage = 1128.2 MB
[09/20 23:12:00     44s] (I)       Loading and dumping file time : 0.00 seconds
[09/20 23:12:00     44s] (I)       ============= Initialization =============
[09/20 23:12:00     44s] (I)       totalPins=653  totalGlobalPin=613 (93.87%)
[09/20 23:12:00     44s] (I)       total 2D Cap : 21676 = (9697 H, 11979 V)
[09/20 23:12:00     44s] [NR-eGR] Layer group 1: route 167 net(s) in layer range [2, 6]
[09/20 23:12:00     44s] (I)       ============  Phase 1a Route ============
[09/20 23:12:00     44s] (I)       Phase 1a runs 0.00 seconds
[09/20 23:12:00     44s] (I)       Usage: 1357 = (579 H, 778 V) = (5.97% H, 6.49% V) = (2.270e+03um H, 3.050e+03um V)
[09/20 23:12:00     44s] (I)       
[09/20 23:12:00     44s] (I)       ============  Phase 1b Route ============
[09/20 23:12:00     44s] (I)       Usage: 1357 = (579 H, 778 V) = (5.97% H, 6.49% V) = (2.270e+03um H, 3.050e+03um V)
[09/20 23:12:00     44s] (I)       
[09/20 23:12:00     44s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.319440e+03um
[09/20 23:12:00     44s] (I)       ============  Phase 1c Route ============
[09/20 23:12:00     44s] (I)       Usage: 1357 = (579 H, 778 V) = (5.97% H, 6.49% V) = (2.270e+03um H, 3.050e+03um V)
[09/20 23:12:00     44s] (I)       
[09/20 23:12:00     44s] (I)       ============  Phase 1d Route ============
[09/20 23:12:00     44s] (I)       Usage: 1357 = (579 H, 778 V) = (5.97% H, 6.49% V) = (2.270e+03um H, 3.050e+03um V)
[09/20 23:12:00     44s] (I)       
[09/20 23:12:00     44s] (I)       ============  Phase 1e Route ============
[09/20 23:12:00     44s] (I)       Phase 1e runs 0.00 seconds
[09/20 23:12:00     44s] (I)       Usage: 1357 = (579 H, 778 V) = (5.97% H, 6.49% V) = (2.270e+03um H, 3.050e+03um V)
[09/20 23:12:00     44s] (I)       
[09/20 23:12:00     44s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.319440e+03um
[09/20 23:12:00     44s] [NR-eGR] 
[09/20 23:12:00     44s] (I)       ============  Phase 1l Route ============
[09/20 23:12:00     44s] (I)       Phase 1l runs 0.00 seconds
[09/20 23:12:00     44s] (I)       
[09/20 23:12:00     44s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[09/20 23:12:00     44s] [NR-eGR]                OverCon            
[09/20 23:12:00     44s] [NR-eGR]                 #Gcell     %Gcell
[09/20 23:12:00     44s] [NR-eGR] Layer              (2)    OverCon 
[09/20 23:12:00     44s] [NR-eGR] ------------------------------------
[09/20 23:12:00     44s] [NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[09/20 23:12:00     44s] [NR-eGR] Layer2       3( 0.37%)   ( 0.37%) 
[09/20 23:12:00     44s] [NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[09/20 23:12:00     44s] [NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[09/20 23:12:00     44s] [NR-eGR] Layer5       1( 0.14%)   ( 0.14%) 
[09/20 23:12:00     44s] [NR-eGR] Layer6       0( 0.00%)   ( 0.00%) 
[09/20 23:12:00     44s] [NR-eGR] ------------------------------------
[09/20 23:12:00     44s] [NR-eGR] Total        4( 0.11%)   ( 0.11%) 
[09/20 23:12:00     44s] [NR-eGR] 
[09/20 23:12:00     44s] (I)       Total Global Routing Runtime: 0.00 seconds
[09/20 23:12:00     44s] (I)       total 2D Cap : 21958 = (9762 H, 12196 V)
[09/20 23:12:00     44s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[09/20 23:12:00     44s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[09/20 23:12:00     44s] Early Global Route congestion estimation runtime: 0.00 seconds, mem = 1128.2M
[09/20 23:12:00     44s] [hotspot] +------------+---------------+---------------+
[09/20 23:12:00     44s] [hotspot] |            |   max hotspot | total hotspot |
[09/20 23:12:00     44s] [hotspot] +------------+---------------+---------------+
[09/20 23:12:00     44s] [hotspot] | normalized |          0.00 |          0.00 |
[09/20 23:12:00     44s] [hotspot] +------------+---------------+---------------+
[09/20 23:12:00     44s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[09/20 23:12:00     44s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[09/20 23:12:00     44s] Skipped repairing congestion.
[09/20 23:12:00     44s] Starting Early Global Route wiring: mem = 1144.2M
[09/20 23:12:00     44s] (I)       ============= track Assignment ============
[09/20 23:12:00     44s] (I)       extract Global 3D Wires
[09/20 23:12:00     44s] (I)       Extract Global WL : time=0.00
[09/20 23:12:00     44s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer7, numCutBoxes=0)
[09/20 23:12:00     44s] (I)       Initialization real time=0.00 seconds
[09/20 23:12:00     44s] (I)       Run Multi-thread track assignment
[09/20 23:12:00     44s] (I)       merging nets...
[09/20 23:12:00     44s] (I)       merging nets done
[09/20 23:12:00     44s] (I)       Kernel real time=0.00 seconds
[09/20 23:12:00     44s] (I)       End Greedy Track Assignment
[09/20 23:12:00     44s] [NR-eGR] --------------------------------------------------------------------------
[09/20 23:12:00     44s] [NR-eGR] Layer1(METAL1)(F) length: 0.000000e+00um, number of vias: 587
[09/20 23:12:00     44s] [NR-eGR] Layer2(METAL2)(V) length: 2.560040e+03um, number of vias: 899
[09/20 23:12:00     44s] [NR-eGR] Layer3(METAL3)(H) length: 2.395120e+03um, number of vias: 110
[09/20 23:12:00     44s] [NR-eGR] Layer4(METAL4)(V) length: 7.560000e+02um, number of vias: 11
[09/20 23:12:00     44s] [NR-eGR] Layer5(METAL5)(H) length: 6.159950e+01um, number of vias: 4
[09/20 23:12:00     44s] [NR-eGR] Layer6(METAL6)(V) length: 1.792000e+01um, number of vias: 0
[09/20 23:12:00     44s] [NR-eGR] Total length: 5.790680e+03um, number of vias: 1611
[09/20 23:12:00     44s] [NR-eGR] --------------------------------------------------------------------------
[09/20 23:12:00     44s] [NR-eGR] Total clock nets wire length: 4.219600e+02um 
[09/20 23:12:00     44s] [NR-eGR] --------------------------------------------------------------------------
[09/20 23:12:00     44s] Early Global Route wiring runtime: 0.00 seconds, mem = 1144.2M
[09/20 23:12:00     44s] End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
[09/20 23:12:00     44s] <CMD> um::enable_metric
[09/20 23:12:00     44s] <CMD> um::enable_metric
[09/20 23:12:00     44s] <CMD> um::enable_metric
[09/20 23:12:00     44s] <CMD> setPlaceMode -reset -congRepairForceTrialRoute
[09/20 23:12:00     44s] <CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
[09/20 23:12:00     44s] <CMD> setPlaceMode -reset -rplaceIncrNPClkGateAwareMode
[09/20 23:12:00     44s] <CMD> setPlaceMode -reset -congRepairMaxIter
[09/20 23:12:00     44s] <CMD> getPlaceMode -congRepairCleanupPadding -quiet
[09/20 23:12:00     44s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[09/20 23:12:00     44s] <CMD> getPlaceMode -tdgpDumpStageTiming -quiet
[09/20 23:12:00     44s] *** Finishing placeDesign default flow ***
[09/20 23:12:00     44s] <CMD> getPlaceMode -quiet -tdgpAdjustNetWeightBySlack
[09/20 23:12:00     44s] <CMD> getPlaceMode -exp_slack_driven -quiet
[09/20 23:12:00     44s] <CMD> set_global timing_enable_path_group_priority $gpsPrivate::optSave_ctePGPriority
[09/20 23:12:00     44s] <CMD> set_global timing_constraint_enable_group_path_resetting $gpsPrivate::optSave_ctePGResetting
[09/20 23:12:00     44s] **ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined for 8.06% flops. Placement and timing QoR can be severely impacted in this case!
[09/20 23:12:00     44s] It is highly recommend to define scan chains either through input scan def (preferred) or specifyScanChain.
[09/20 23:12:00     44s] <CMD_INTERNAL> setvar spgRptErrorForScanConnection 0
[09/20 23:12:00     44s] **placeDesign ... cpu = 0: 0: 2, real = 0: 0: 3, mem = 1137.5M **
[09/20 23:12:00     44s] <CMD> getPlaceMode -trimView -quiet
[09/20 23:12:00     44s] <CMD> getOptMode -quiet -viewOptPolishing
[09/20 23:12:00     44s] <CMD> getOptMode -quiet -fastViewOpt
[09/20 23:12:00     44s] <CMD_INTERNAL> spInternalUse deleteViewOptManager
[09/20 23:12:00     44s] <CMD> setAnalysisMode -clkSrcPath true -clockPropagation sdcControl
[09/20 23:12:00     44s] <CMD> getPlaceMode -exp_slack_driven -quiet
[09/20 23:12:00     44s] <CMD> setExtractRCMode -engine preRoute
[09/20 23:12:00     44s] <CMD> setPlaceMode -reset -relaxSoftBlockageMode
[09/20 23:12:00     44s] <CMD> setPlaceMode -ignoreScan true -quiet
[09/20 23:12:00     44s] <CMD> setPlaceMode -reset -repairPlace
[09/20 23:12:00     44s] <CMD> getPlaceMode -macroPlaceMode -quiet
[09/20 23:12:00     44s] <CMD> getPlaceMode -exp_slack_driven -quiet
[09/20 23:12:00     44s] <CMD> getPlaceMode -enableDistPlace -quiet
[09/20 23:12:00     44s] <CMD> set gpsPrivate::coegIsGbSignedSeedNl 0
[09/20 23:12:00     44s] <CMD_INTERNAL> spInternalUse TDGP recoverTimingSpare
[09/20 23:12:00     44s] <CMD> getPlaceMode -enableDistPlace -quiet
[09/20 23:12:00     44s] <CMD> setPlaceMode -reset -expHiddenFastMode
[09/20 23:12:00     44s] <CMD> getPlaceMode -tcg2Pass -quiet
[09/20 23:12:00     44s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[09/20 23:12:00     44s] <CMD> getPlaceMode -fp -quiet
[09/20 23:12:00     44s] <CMD> getPlaceMode -fastfp -quiet
[09/20 23:12:00     44s] <CMD> getPlaceMode -doRPlace -quiet
[09/20 23:12:00     44s] <CMD> getPlaceMode -RTCPlaceDesignFlow -quiet
[09/20 23:12:00     44s] <CMD> getPlaceMode -quickCTS -quiet
[09/20 23:12:00     44s] <CMD> set spgFlowInInitialPlace 0
[09/20 23:12:00     44s] <CMD> getPlaceMode -user -maxRouteLayer
[09/20 23:12:00     44s] <CMD> getPlaceMode -maxRouteLayer -quiet
[09/20 23:12:00     44s] <CMD> getPlaceMode -maxRouteLayer -quiet
[09/20 23:12:00     44s] <CMD> setTrialRouteMode -reset -maxRouteLayer
[09/20 23:12:00     44s] **WARN: (IMPSP-9526):	Restoring setTrialRouteMode -maxRouteLayer after placeDesign. Use 'setTrialRouteMode -maxRoutingLayer N' to set maximum routing layer.
[09/20 23:12:00     44s] <CMD> getPlaceMode -place_global_exp_special_setup_for_nvidia -quiet
[09/20 23:12:00     44s] <CMD_INTERNAL> spInternalUse TDGP resetIgnoreNetLoad
[09/20 23:12:00     44s] <CMD> getDesignMode -quiet -flowEffort
[09/20 23:12:00     44s] <CMD> report_message -end_cmd
[09/20 23:12:00     44s] 
[09/20 23:12:00     44s] *** Summary of all messages that are not suppressed in this session:
[09/20 23:12:00     44s] Severity  ID               Count  Summary                                  
[09/20 23:12:00     44s] WARNING   IMPDB-2078          33  Output pin %s of instance %s is connecte...
[09/20 23:12:00     44s] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[09/20 23:12:00     44s] WARNING   IMPDC-348           11  The output pin %s is connected to power/...
[09/20 23:12:00     44s] WARNING   IMPSP-9525           1  setPlaceMode -maxRouteLayer will overwri...
[09/20 23:12:00     44s] WARNING   IMPSP-9526           1  Restoring setTrialRouteMode -maxRouteLay...
[09/20 23:12:00     44s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[09/20 23:12:00     44s] WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
[09/20 23:12:00     44s] ERROR     IMPSP-9099           2  Scan chains exist in this design but are...
[09/20 23:12:00     44s] *** Message Summary: 49 warning(s), 2 error(s)
[09/20 23:12:00     44s] 
[09/20 23:12:00     44s] <CMD> um::create_snapshot -name final -auto min
[09/20 23:12:00     44s] <CMD> um::pop_snapshot_stack
[09/20 23:12:00     44s] <CMD> um::create_snapshot -name place_design
[09/20 23:12:00     44s] <CMD> getPlaceMode -exp_slack_driven -quiet
[09/20 23:12:56     46s] <CMD> fit
[09/20 23:13:16     46s] <CMD> setLayerPreference allM0 -isVisible 0
[09/20 23:13:16     46s] <CMD> setLayerPreference allM1Cont -isVisible 0
[09/20 23:13:16     46s] <CMD> setLayerPreference allM1 -isVisible 0
[09/20 23:13:16     46s] <CMD> setLayerPreference allM2Cont -isVisible 0
[09/20 23:13:16     46s] <CMD> setLayerPreference allM2 -isVisible 0
[09/20 23:13:16     46s] <CMD> setLayerPreference allM3Cont -isVisible 0
[09/20 23:13:16     46s] <CMD> setLayerPreference allM3 -isVisible 0
[09/20 23:13:16     46s] <CMD> setLayerPreference allM4Cont -isVisible 0
[09/20 23:13:16     46s] <CMD> setLayerPreference allM4 -isVisible 0
[09/20 23:13:16     46s] <CMD> setLayerPreference allM5Cont -isVisible 0
[09/20 23:13:16     46s] <CMD> setLayerPreference allM5 -isVisible 0
[09/20 23:13:16     46s] <CMD> setLayerPreference allM6Cont -isVisible 0
[09/20 23:13:16     46s] <CMD> setLayerPreference allM6 -isVisible 0
[09/20 23:13:30     46s] <CMD> setLayerPreference allM0 -isVisible 1
[09/20 23:13:30     46s] <CMD> setLayerPreference allM1Cont -isVisible 1
[09/20 23:13:30     46s] <CMD> setLayerPreference allM1 -isVisible 1
[09/20 23:13:30     46s] <CMD> setLayerPreference allM2Cont -isVisible 1
[09/20 23:13:30     46s] <CMD> setLayerPreference allM2 -isVisible 1
[09/20 23:13:30     46s] <CMD> setLayerPreference allM3Cont -isVisible 1
[09/20 23:13:30     46s] <CMD> setLayerPreference allM3 -isVisible 1
[09/20 23:13:30     46s] <CMD> setLayerPreference allM4Cont -isVisible 1
[09/20 23:13:30     46s] <CMD> setLayerPreference allM4 -isVisible 1
[09/20 23:13:30     46s] <CMD> setLayerPreference allM5Cont -isVisible 1
[09/20 23:13:30     46s] <CMD> setLayerPreference allM5 -isVisible 1
[09/20 23:13:30     46s] <CMD> setLayerPreference allM6Cont -isVisible 1
[09/20 23:13:30     46s] <CMD> setLayerPreference allM6 -isVisible 1
[09/20 23:14:05     47s] <CMD> setLayerPreference layoutObj -isVisible 1
[09/20 23:14:48     48s] <CMD> setLayerPreference obsblock -isVisible 1
[09/20 23:14:58     48s] <CMD> setLayerPreference obsstdCell -isVisible 1
[09/20 23:14:59     48s] <CMD> setLayerPreference obsio -isVisible 1
[09/20 23:14:59     48s] <CMD> setLayerPreference obsother -isVisible 1
[09/20 23:15:31     50s] <CMD> fit
[09/20 23:15:44     50s] <CMD> setLayerPreference cellBlkgObj -isVisible 0
[09/20 23:15:44     50s] <CMD> setLayerPreference obsblock -isVisible 0
[09/20 23:15:44     50s] <CMD> setLayerPreference obsstdCell -isVisible 0
[09/20 23:15:44     50s] <CMD> setLayerPreference obsio -isVisible 0
[09/20 23:15:44     50s] <CMD> setLayerPreference obsoverlap -isVisible 0
[09/20 23:15:44     50s] <CMD> setLayerPreference obsother -isVisible 0
[09/20 23:15:45     50s] <CMD> setLayerPreference obsoverlap -isVisible 1
[09/20 23:16:54     52s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1145.5M) ***
[09/20 23:17:09     54s] invalid command name "siAware"
[09/20 23:17:20     55s] <CMD> setDelayCalMode -siAware false
[09/20 23:17:27     57s] <CMD> timeDesign -preCTS
[09/20 23:17:27     57s] Setting timing_disable_library_data_to_data_checks to 'true'.
[09/20 23:17:27     57s] Setting timing_disable_user_data_to_data_checks to 'true'.
[09/20 23:17:27     57s] Start to check current routing status for nets...
[09/20 23:17:27     57s] All nets are already routed correctly.
[09/20 23:17:27     57s] End to check current routing status for nets (mem=1145.5M)
[09/20 23:17:27     57s] Extraction called for design 'uart' of instances=161 and nets=186 using extraction engine 'preRoute' .
[09/20 23:17:27     57s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[09/20 23:17:27     57s] Type 'man IMPEXT-3530' for more detail.
[09/20 23:17:27     57s] PreRoute RC Extraction called for design uart.
[09/20 23:17:27     57s] RC Extraction called in multi-corner(1) mode.
[09/20 23:17:27     57s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[09/20 23:17:27     57s] Type 'man IMPEXT-6197' for more detail.
[09/20 23:17:27     57s] RCMode: PreRoute
[09/20 23:17:27     57s]       RC Corner Indexes            0   
[09/20 23:17:27     57s] Capacitance Scaling Factor   : 1.00000 
[09/20 23:17:27     57s] Resistance Scaling Factor    : 1.00000 
[09/20 23:17:27     57s] Clock Cap. Scaling Factor    : 1.00000 
[09/20 23:17:27     57s] Clock Res. Scaling Factor    : 1.00000 
[09/20 23:17:27     57s] Shrink Factor                : 1.00000
[09/20 23:17:27     57s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[09/20 23:17:27     57s] Updating RC grid for preRoute extraction ...
[09/20 23:17:27     57s] Initializing multi-corner resistance tables ...
[09/20 23:17:27     57s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1145.461M)
[09/20 23:17:27     57s] Effort level <high> specified for reg2reg path_group
[09/20 23:17:27     57s] #################################################################################
[09/20 23:17:27     57s] # Design Stage: PreRoute
[09/20 23:17:27     57s] # Design Name: uart
[09/20 23:17:27     57s] # Design Mode: 90nm
[09/20 23:17:27     57s] # Analysis Mode: MMMC Non-OCV 
[09/20 23:17:27     57s] # Parasitics Mode: No SPEF/RCDB
[09/20 23:17:27     57s] # Signoff Settings: SI Off 
[09/20 23:17:27     57s] #################################################################################
[09/20 23:17:27     57s] Calculate delays in Single mode...
[09/20 23:17:27     57s] Topological Sorting (REAL = 0:00:00.0, MEM = 1165.1M, InitMEM = 1165.1M)
[09/20 23:17:27     57s] Start delay calculation (fullDC) (1 T). (MEM=1165.12)
[09/20 23:17:27     57s] End AAE Lib Interpolated Model. (MEM=1165.12 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/20 23:17:27     57s] Total number of fetched objects 172
[09/20 23:17:27     57s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/20 23:17:27     57s] End delay calculation. (MEM=1239.89 CPU=0:00:00.0 REAL=0:00:00.0)
[09/20 23:17:27     57s] End delay calculation (fullDC). (MEM=1239.89 CPU=0:00:00.1 REAL=0:00:00.0)
[09/20 23:17:27     57s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1239.9M) ***
[09/20 23:17:27     57s] *** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:00:57.4 mem=1239.9M)
[09/20 23:17:28     57s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 test_uart 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 268.275 | 268.275 | 270.101 |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   71    |   41    |   39    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      2 (2)       |   -0.391   |      2 (2)       |
|   max_tran     |      2 (28)      |   -2.070   |      2 (28)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.611%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir ./timingReports
[09/20 23:17:28     57s] Total CPU time: 0.25 sec
[09/20 23:17:28     57s] Total Real time: 1.0 sec
[09/20 23:17:28     57s] Total Memory Usage: 1171.113281 Mbytes
[09/20 23:18:25     65s] <CMD> report_timing
[09/20 23:20:08     80s] <CMD> optDesign -preCTS
[09/20 23:20:08     80s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[09/20 23:20:08     80s] #spOpts: mergeVia=F 
[09/20 23:20:08     80s] Core basic site is core7T
[09/20 23:20:08     80s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/20 23:20:08     80s] Mark StBox On SiteArr starts
[09/20 23:20:08     80s] Mark StBox On SiteArr ends
[09/20 23:20:08     80s] #spOpts: mergeVia=F 
[09/20 23:20:08     80s] GigaOpt running with 1 threads.
[09/20 23:20:08     80s] Info: 1 threads available for lower-level modules during optimization.
[09/20 23:20:08     80s] #spOpts: mergeVia=F 
[09/20 23:20:08     80s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1173.1MB).
[09/20 23:20:08     80s] 
[09/20 23:20:08     80s] Creating Lib Analyzer ...
[09/20 23:20:08     80s]  Visiting view : test_uart
[09/20 23:20:08     80s]    : PowerDomain = none : Weighted F : unweighted  = 31.90 (1.000)
[09/20 23:20:08     80s]  Visiting view : test_uart
[09/20 23:20:08     80s]    : PowerDomain = none : Weighted F : unweighted  = 31.90 (1.000)
[09/20 23:20:08     80s]  Setting StdDelay to 31.90
[09/20 23:20:08     81s] Total number of usable buffers from Lib Analyzer: 24 ( DEL02BWP7T DEL01BWP7T DEL015BWP7T CKBD1BWP7T CKBD0BWP7T BUFFD1BWP7T BUFFD0BWP7T BUFFD1P5BWP7T CKBD2BWP7T BUFFD2BWP7T BUFFD3BWP7T BUFFD2P5BWP7T CKBD3BWP7T CKBD4BWP7T BUFFD4BWP7T BUFFD5BWP7T BUFFD6BWP7T CKBD6BWP7T CKBD8BWP7T BUFFD8BWP7T BUFFD10BWP7T CKBD10BWP7T CKBD12BWP7T BUFFD12BWP7T)
[09/20 23:20:08     81s] Total number of usable inverters from Lib Analyzer: 21 ( INVD1BWP7T INVD0BWP7T CKND1BWP7T CKND0BWP7T INVD2BWP7T INVD1P5BWP7T CKND2BWP7T INVD2P5BWP7T INVD3BWP7T CKND3BWP7T INVD4BWP7T CKND4BWP7T INVD5BWP7T INVD6BWP7T CKND6BWP7T INVD8BWP7T CKND8BWP7T CKND10BWP7T INVD10BWP7T CKND12BWP7T INVD12BWP7T)
[09/20 23:20:08     81s] Total number of usable delay cells from Lib Analyzer: 5 ( DEL0BWP7T DEL1BWP7T DEL2BWP7T DEL3BWP7T DEL4BWP7T)
[09/20 23:20:08     81s] 
[09/20 23:20:09     81s] Creating Lib Analyzer, finished. 
[09/20 23:20:09     81s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 873.4M, totSessionCpu=0:01:22 **
[09/20 23:20:09     81s] Added -handlePreroute to trialRouteMode
[09/20 23:20:09     81s] *** optDesign -preCTS ***
[09/20 23:20:09     81s] DRC Margin: user margin 0.0; extra margin 0.2
[09/20 23:20:09     81s] Setup Target Slack: user slack 0; extra slack 0.1
[09/20 23:20:09     81s] Hold Target Slack: user slack 0
[09/20 23:20:09     81s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[09/20 23:20:09     82s] Deleting Cell Server ...
[09/20 23:20:09     82s] Deleting Lib Analyzer.
[09/20 23:20:09     82s] Multi-VT timing optimization disabled based on library information.
[09/20 23:20:09     82s] Creating Cell Server ...(0, 0, 0, 0)
[09/20 23:20:09     82s] Summary for sequential cells identification: 
[09/20 23:20:09     82s]   Identified SBFF number: 126
[09/20 23:20:09     82s]   Identified MBFF number: 0
[09/20 23:20:09     82s]   Identified SB Latch number: 0
[09/20 23:20:09     82s]   Identified MB Latch number: 0
[09/20 23:20:09     82s]   Not identified SBFF number: 0
[09/20 23:20:09     82s]   Not identified MBFF number: 0
[09/20 23:20:09     82s]   Not identified SB Latch number: 0
[09/20 23:20:09     82s]   Not identified MB Latch number: 0
[09/20 23:20:09     82s]   Number of sequential cells which are not FFs: 34
[09/20 23:20:09     82s] Creating Cell Server, finished. 
[09/20 23:20:09     82s] 
[09/20 23:20:09     82s]  Visiting view : test_uart
[09/20 23:20:09     82s]    : PowerDomain = none : Weighted F : unweighted  = 31.90 (1.000)
[09/20 23:20:09     82s]  Visiting view : test_uart
[09/20 23:20:09     82s]    : PowerDomain = none : Weighted F : unweighted  = 31.90 (1.000)
[09/20 23:20:09     82s]  Setting StdDelay to 31.90
[09/20 23:20:09     82s] Deleting Cell Server ...
[09/20 23:20:09     82s] Start to check current routing status for nets...
[09/20 23:20:09     82s] All nets are already routed correctly.
[09/20 23:20:09     82s] End to check current routing status for nets (mem=1179.1M)
[09/20 23:20:09     82s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 test_uart 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 268.275 |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   71    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      2 (2)       |   -0.391   |      2 (2)       |
|   max_tran     |      2 (28)      |   -2.070   |      2 (28)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.611%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 870.3M, totSessionCpu=0:01:22 **
[09/20 23:20:09     82s] ** INFO : this run is activating medium effort placeOptDesign flow
[09/20 23:20:09     82s] PhyDesignGrid: maxLocalDensity 0.98
[09/20 23:20:09     82s] ### Creating PhyDesignMc. totSessionCpu=0:01:22 mem=1171.1M
[09/20 23:20:09     82s] #spOpts: mergeVia=F 
[09/20 23:20:09     82s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1171.1MB).
[09/20 23:20:09     82s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:22 mem=1171.1M
[09/20 23:20:09     82s] PhyDesignGrid: maxLocalDensity 0.98
[09/20 23:20:09     82s] ### Creating PhyDesignMc. totSessionCpu=0:01:22 mem=1171.1M
[09/20 23:20:09     82s] #spOpts: mergeVia=F 
[09/20 23:20:09     82s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1171.1MB).
[09/20 23:20:09     82s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:22 mem=1171.1M
[09/20 23:20:09     82s] *** Starting optimizing excluded clock nets MEM= 1171.1M) ***
[09/20 23:20:10     82s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1171.1M) ***
[09/20 23:20:10     82s] Creating Cell Server ...(0, 0, 0, 0)
[09/20 23:20:10     82s] Summary for sequential cells identification: 
[09/20 23:20:10     82s]   Identified SBFF number: 126
[09/20 23:20:10     82s]   Identified MBFF number: 0
[09/20 23:20:10     82s]   Identified SB Latch number: 0
[09/20 23:20:10     82s]   Identified MB Latch number: 0
[09/20 23:20:10     82s]   Not identified SBFF number: 0
[09/20 23:20:10     82s]   Not identified MBFF number: 0
[09/20 23:20:10     82s]   Not identified SB Latch number: 0
[09/20 23:20:10     82s]   Not identified MB Latch number: 0
[09/20 23:20:10     82s]   Number of sequential cells which are not FFs: 34
[09/20 23:20:10     82s] Creating Cell Server, finished. 
[09/20 23:20:10     82s] 
[09/20 23:20:10     82s]  Visiting view : test_uart
[09/20 23:20:10     82s]    : PowerDomain = none : Weighted F : unweighted  = 31.90 (1.000)
[09/20 23:20:10     82s]  Visiting view : test_uart
[09/20 23:20:10     82s]    : PowerDomain = none : Weighted F : unweighted  = 31.90 (1.000)
[09/20 23:20:10     82s]  Setting StdDelay to 31.90
[09/20 23:20:10     82s] Info: 8 top-level, potential tri-state nets excluded from IPO operation.
[09/20 23:20:10     82s] Info: 1 clock net  excluded from IPO operation.
[09/20 23:20:10     82s] ### Creating LA Mngr. totSessionCpu=0:01:22 mem=1175.1M
[09/20 23:20:10     83s] ### Creating LA Mngr, finished. totSessionCpu=0:01:23 mem=1179.1M
[09/20 23:20:11     83s] PhyDesignGrid: maxLocalDensity 0.98
[09/20 23:20:11     83s] ### Creating PhyDesignMc. totSessionCpu=0:01:23 mem=1187.1M
[09/20 23:20:11     83s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1187.1MB).
[09/20 23:20:11     83s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:23 mem=1187.1M
[09/20 23:20:11     83s] ### Creating LA Mngr. totSessionCpu=0:01:23 mem=1187.1M
[09/20 23:20:11     83s] ### Creating LA Mngr, finished. totSessionCpu=0:01:23 mem=1187.1M
[09/20 23:20:11     83s] 
[09/20 23:20:11     83s] Footprint cell infomation for calculating maxBufDist
[09/20 23:20:11     83s] *info: There are 20 candidate Buffer cells
[09/20 23:20:11     83s] *info: There are 19 candidate Inverter cells
[09/20 23:20:11     83s] 
[09/20 23:20:11     83s] 
[09/20 23:20:11     83s] Creating Lib Analyzer ...
[09/20 23:20:11     83s] Total number of usable buffers from Lib Analyzer: 20 ( DEL01BWP7T DEL015BWP7T CKBD1BWP7T CKBD0BWP7T BUFFD1BWP7T BUFFD0BWP7T BUFFD1P5BWP7T CKBD2BWP7T BUFFD2BWP7T BUFFD3BWP7T BUFFD2P5BWP7T CKBD3BWP7T CKBD4BWP7T BUFFD4BWP7T BUFFD5BWP7T BUFFD6BWP7T BUFFD8BWP7T BUFFD10BWP7T CKBD12BWP7T BUFFD12BWP7T)
[09/20 23:20:11     83s] Total number of usable inverters from Lib Analyzer: 19 ( INVD1BWP7T INVD0BWP7T CKND1BWP7T CKND0BWP7T INVD2BWP7T INVD1P5BWP7T CKND2BWP7T INVD2P5BWP7T INVD3BWP7T CKND3BWP7T INVD4BWP7T CKND4BWP7T INVD5BWP7T INVD6BWP7T CKND6BWP7T INVD8BWP7T CKND8BWP7T CKND10BWP7T CKND12BWP7T)
[09/20 23:20:11     83s] Total number of usable delay cells from Lib Analyzer: 5 ( DEL0BWP7T DEL1BWP7T DEL2BWP7T DEL3BWP7T DEL4BWP7T)
[09/20 23:20:11     83s] 
[09/20 23:20:12     84s] Creating Lib Analyzer, finished. 
[09/20 23:20:12     84s] 
[09/20 23:20:12     84s] #optDebug: {2, 1.000, 0.8500} {3, 0.784, 0.8500} {4, 0.567, 0.8500} {5, 0.135, 0.5441} {6, 0.135, 0.5441} 
[09/20 23:20:12     84s] ### Creating LA Mngr. totSessionCpu=0:01:24 mem=1273.1M
[09/20 23:20:12     84s] ### Creating LA Mngr, finished. totSessionCpu=0:01:24 mem=1273.1M
[09/20 23:20:12     84s] 
[09/20 23:20:12     84s] Netlist preparation processing... 
[09/20 23:20:12     84s] Removed 11 instances
[09/20 23:20:12     84s] *info: Marking 0 isolation instances dont touch
[09/20 23:20:12     84s] *info: Marking 0 level shifter instances dont touch
[09/20 23:20:12     84s] ### Creating LA Mngr. totSessionCpu=0:01:24 mem=1224.4M
[09/20 23:20:12     84s] ### Creating LA Mngr, finished. totSessionCpu=0:01:24 mem=1224.4M
[09/20 23:20:12     84s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[09/20 23:20:12     84s] [NR-eGR] Detected a user setting of 'setNanoRouteMode -routeTopRoutingLayer 15' which was translated to 'setRouteMode -earlyGlobalMaxRouteLayer 15'.
[09/20 23:20:12     84s] [NR-eGR] Started earlyGlobalRoute kernel
[09/20 23:20:12     84s] [NR-eGR] Initial Peak syMemory usage = 1224.4 MB
[09/20 23:20:12     84s] (I)       Reading DB...
[09/20 23:20:12     84s] **WARN: (IMPDB-2078):	Output pin Q of instance recver_r_buffer_reg[10] is connected to ground net r_buffer[10].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[09/20 23:20:12     84s] **WARN: (IMPDB-2078):	Output pin Q of instance recver_r_buffer_reg[8] is connected to ground net r_buffer[8].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[09/20 23:20:12     84s] **WARN: (IMPDB-2078):	Output pin Q of instance recver_r_buffer_reg[7] is connected to ground net r_buffer[7].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[09/20 23:20:12     84s] **WARN: (IMPDB-2078):	Output pin Q of instance recver_r_buffer_reg[6] is connected to ground net r_buffer[6].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[09/20 23:20:12     84s] **WARN: (IMPDB-2078):	Output pin QN of instance recver_r_buffer_reg[5] is connected to ground net r_buffer[5].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[09/20 23:20:12     84s] **WARN: (IMPDB-2078):	Output pin QN of instance recver_r_buffer_reg[4] is connected to ground net r_buffer[4].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[09/20 23:20:12     84s] **WARN: (IMPDB-2078):	Output pin Q of instance recver_r_buffer_reg[3] is connected to ground net r_buffer[3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[09/20 23:20:12     84s] **WARN: (IMPDB-2078):	Output pin Q of instance recver_r_buffer_reg[2] is connected to ground net r_buffer[2].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[09/20 23:20:12     84s] **WARN: (IMPDB-2078):	Output pin Q of instance recver_r_buffer_reg[1] is connected to ground net r_buffer[1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[09/20 23:20:12     84s] (I)       Number of ignored instance 0
[09/20 23:20:12     84s] (I)       numMoveCells=150, numMacros=0  numPads=77  numMultiRowHeightInsts=0
[09/20 23:20:12     84s] (I)       numNets=158  ignoredNets=5
[09/20 23:20:12     84s] (I)       Identified Clock instances: Flop 60, Clock buffer/inverter 0, Gate 0
[09/20 23:20:12     84s] (I)       before initializing RouteDB syMemory usage = 1224.4 MB
[09/20 23:20:12     84s] (I)       congestionReportName   : 
[09/20 23:20:12     84s] (I)       layerRangeFor2DCongestion : 
[09/20 23:20:12     84s] (I)       buildTerm2TermWires    : 1
[09/20 23:20:12     84s] (I)       doTrackAssignment      : 1
[09/20 23:20:12     84s] (I)       dumpBookshelfFiles     : 0
[09/20 23:20:12     84s] (I)       numThreads             : 1
[09/20 23:20:12     84s] (I)       bufferingAwareRouting  : true
[09/20 23:20:12     84s] [NR-eGR] honorMsvRouteConstraint: false
[09/20 23:20:12     84s] (I)       honorPin               : false
[09/20 23:20:12     84s] (I)       honorPinGuide          : true
[09/20 23:20:12     84s] (I)       honorPartition         : false
[09/20 23:20:12     84s] (I)       allowPartitionCrossover: false
[09/20 23:20:12     84s] (I)       honorSingleEntry       : true
[09/20 23:20:12     84s] (I)       honorSingleEntryStrong : true
[09/20 23:20:12     84s] (I)       handleViaSpacingRule   : false
[09/20 23:20:12     84s] (I)       handleEolSpacingRule   : false
[09/20 23:20:12     84s] (I)       PDConstraint           : none
[09/20 23:20:12     84s] (I)       expBetterNDRHandling   : false
[09/20 23:20:12     84s] [NR-eGR] honorClockSpecNDR      : 0
[09/20 23:20:12     84s] (I)       routingEffortLevel     : 3
[09/20 23:20:12     84s] (I)       effortLevel            : standard
[09/20 23:20:12     84s] [NR-eGR] minRouteLayer          : 2
[09/20 23:20:12     84s] [NR-eGR] maxRouteLayer          : 15
[09/20 23:20:12     84s] (I)       relaxedTopLayerCeiling : 127
[09/20 23:20:12     84s] (I)       relaxedBottomLayerFloor: 2
[09/20 23:20:12     84s] (I)       numRowsPerGCell        : 1
[09/20 23:20:12     84s] (I)       speedUpLargeDesign     : 0
[09/20 23:20:12     84s] (I)       multiThreadingTA       : 1
[09/20 23:20:12     84s] (I)       blkAwareLayerSwitching : 1
[09/20 23:20:12     84s] (I)       optimizationMode       : false
[09/20 23:20:12     84s] (I)       routeSecondPG          : false
[09/20 23:20:12     84s] (I)       scenicRatioForLayerRelax: 0.00
[09/20 23:20:12     84s] (I)       detourLimitForLayerRelax: 0.00
[09/20 23:20:12     84s] (I)       punchThroughDistance   : 2252.94
[09/20 23:20:12     84s] (I)       scenicBound            : 1.15
[09/20 23:20:12     84s] (I)       maxScenicToAvoidBlk    : 100.00
[09/20 23:20:12     84s] (I)       source-to-sink ratio   : 0.30
[09/20 23:20:12     84s] (I)       targetCongestionRatioH : 1.00
[09/20 23:20:12     84s] (I)       targetCongestionRatioV : 1.00
[09/20 23:20:12     84s] (I)       layerCongestionRatio   : 0.70
[09/20 23:20:12     84s] (I)       m1CongestionRatio      : 0.10
[09/20 23:20:12     84s] (I)       m2m3CongestionRatio    : 0.70
[09/20 23:20:12     84s] (I)       localRouteEffort       : 1.00
[09/20 23:20:12     84s] (I)       numSitesBlockedByOneVia: 8.00
[09/20 23:20:12     84s] (I)       supplyScaleFactorH     : 1.00
[09/20 23:20:12     84s] (I)       supplyScaleFactorV     : 1.00
[09/20 23:20:12     84s] (I)       highlight3DOverflowFactor: 0.00
[09/20 23:20:12     84s] (I)       doubleCutViaModelingRatio: 0.00
[09/20 23:20:12     84s] (I)       routeVias              : 
[09/20 23:20:12     84s] (I)       readTROption           : true
[09/20 23:20:12     84s] (I)       extraSpacingFactor     : 1.00
[09/20 23:20:12     84s] [NR-eGR] numTracksPerClockWire  : 0
[09/20 23:20:12     84s] (I)       routeSelectedNetsOnly  : false
[09/20 23:20:12     84s] (I)       clkNetUseMaxDemand     : false
[09/20 23:20:12     84s] (I)       extraDemandForClocks   : 0
[09/20 23:20:12     84s] (I)       steinerRemoveLayers    : false
[09/20 23:20:12     84s] (I)       demoteLayerScenicScale : 1.00
[09/20 23:20:12     84s] (I)       nonpreferLayerCostScale : 100.00
[09/20 23:20:12     84s] (I)       similarTopologyRoutingFast : false
[09/20 23:20:12     84s] (I)       spanningTreeRefinement : false
[09/20 23:20:12     84s] (I)       spanningTreeRefinementAlpha : 0.50
[09/20 23:20:12     84s] (I)       starting read tracks
[09/20 23:20:12     84s] (I)       build grid graph
[09/20 23:20:12     84s] (I)       build grid graph start
[09/20 23:20:12     84s] [NR-eGR] Layer1 has no routable track
[09/20 23:20:12     84s] [NR-eGR] Layer2 has single uniform track structure
[09/20 23:20:12     84s] [NR-eGR] Layer3 has single uniform track structure
[09/20 23:20:12     84s] [NR-eGR] Layer4 has single uniform track structure
[09/20 23:20:12     84s] [NR-eGR] Layer5 has single uniform track structure
[09/20 23:20:12     84s] [NR-eGR] Layer6 has single uniform track structure
[09/20 23:20:12     84s] (I)       build grid graph end
[09/20 23:20:12     84s] (I)       numViaLayers=6
[09/20 23:20:12     84s] (I)       Reading via VIA12_VV for layer: 0 
[09/20 23:20:12     84s] (I)       Reading via VIA2 for layer: 1 
[09/20 23:20:12     84s] (I)       Reading via VIA3 for layer: 2 
[09/20 23:20:12     84s] (I)       Reading via VIA4 for layer: 3 
[09/20 23:20:12     84s] (I)       Reading via VIA5 for layer: 4 
[09/20 23:20:12     84s] (I)       end build via table
[09/20 23:20:12     84s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=999 numBumpBlks=0 numBoundaryFakeBlks=0
[09/20 23:20:12     84s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[09/20 23:20:12     84s] (I)       readDataFromPlaceDB
[09/20 23:20:12     84s] (I)       Read net information..
[09/20 23:20:12     84s] [NR-eGR] Read numTotalNets=158  numIgnoredNets=0
[09/20 23:20:12     84s] (I)       Read testcase time = 0.000 seconds
[09/20 23:20:12     84s] 
[09/20 23:20:12     84s] (I)       read default dcut vias
[09/20 23:20:12     84s] (I)       Reading via VIA12_VV for layer: 0 
[09/20 23:20:12     84s] (I)       Reading via VIA2 for layer: 1 
[09/20 23:20:12     84s] (I)       Reading via VIA3 for layer: 2 
[09/20 23:20:12     84s] (I)       Reading via VIA4 for layer: 3 
[09/20 23:20:12     84s] (I)       Reading via VIA5 for layer: 4 
[09/20 23:20:12     84s] (I)       build grid graph start
[09/20 23:20:12     84s] (I)       build grid graph end
[09/20 23:20:12     84s] (I)       Model blockage into capacity
[09/20 23:20:12     84s] (I)       Read numBlocks=999  numPreroutedWires=0  numCapScreens=0
[09/20 23:20:12     84s] (I)       blocked area on Layer1 : 0  (0.00%)
[09/20 23:20:12     84s] (I)       blocked area on Layer2 : 3495408000  (6.89%)
[09/20 23:20:12     84s] (I)       blocked area on Layer3 : 4137504000  (8.16%)
[09/20 23:20:12     84s] (I)       blocked area on Layer4 : 3495408000  (6.89%)
[09/20 23:20:12     84s] (I)       blocked area on Layer5 : 16518588800  (32.58%)
[09/20 23:20:12     84s] (I)       blocked area on Layer6 : 22787232000  (44.94%)
[09/20 23:20:12     84s] (I)       Modeling time = 0.010 seconds
[09/20 23:20:12     84s] 
[09/20 23:20:12     84s] (I)       Number of ignored nets = 0
[09/20 23:20:12     84s] (I)       Number of fixed nets = 0.  Ignored: Yes
[09/20 23:20:12     84s] (I)       Number of clock nets = 1.  Ignored: No
[09/20 23:20:12     84s] (I)       Number of analog nets = 0.  Ignored: Yes
[09/20 23:20:12     84s] (I)       Number of special nets = 0.  Ignored: Yes
[09/20 23:20:12     84s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[09/20 23:20:12     84s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[09/20 23:20:12     84s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[09/20 23:20:12     84s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[09/20 23:20:12     84s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[09/20 23:20:12     84s] (I)       Constructing bin map
[09/20 23:20:12     84s] (I)       Initialize bin information with width=15680 height=15680
[09/20 23:20:12     84s] (I)       Done constructing bin map
[09/20 23:20:12     84s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[09/20 23:20:12     84s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1224.4 MB
[09/20 23:20:12     84s] (I)       Ndr track 0 does not exist
[09/20 23:20:12     84s] (I)       Layer1  viaCost=300.00
[09/20 23:20:12     84s] (I)       Layer2  viaCost=100.00
[09/20 23:20:12     84s] (I)       Layer3  viaCost=100.00
[09/20 23:20:12     84s] (I)       Layer4  viaCost=100.00
[09/20 23:20:12     84s] (I)       Layer5  viaCost=200.00
[09/20 23:20:12     84s] (I)       ---------------------Grid Graph Info--------------------
[09/20 23:20:12     84s] (I)       routing area        :  (0, 0) - (240800, 210560)
[09/20 23:20:12     84s] (I)       core area           :  (26880, 26880) - (213920, 183680)
[09/20 23:20:12     84s] (I)       Site Width          :  1120  (dbu)
[09/20 23:20:12     84s] (I)       Row Height          :  7840  (dbu)
[09/20 23:20:12     84s] (I)       GCell Width         :  7840  (dbu)
[09/20 23:20:12     84s] (I)       GCell Height        :  7840  (dbu)
[09/20 23:20:12     84s] (I)       grid                :    31    27     6
[09/20 23:20:12     84s] (I)       vertical capacity   :     0  7840     0  7840     0  7840
[09/20 23:20:12     84s] (I)       horizontal capacity :     0     0  7840     0  7840     0
[09/20 23:20:12     84s] (I)       Default wire width  :   460   560   560   560   560   880
[09/20 23:20:12     84s] (I)       Default wire space  :   460   560   560   560   560   920
[09/20 23:20:12     84s] (I)       Default pitch size  :   920  1120  1120  1120  1120  2240
[09/20 23:20:12     84s] (I)       First Track Coord   :     0   560   560   560   560  2800
[09/20 23:20:12     84s] (I)       Num tracks per GCell:  8.52  7.00  7.00  7.00  7.00  3.50
[09/20 23:20:12     84s] (I)       Total num of tracks :     0   215   188   215   188   107
[09/20 23:20:12     84s] (I)       Num of masks        :     1     1     1     1     1     1
[09/20 23:20:12     84s] (I)       Num of trim masks   :     0     0     0     0     0     0
[09/20 23:20:12     84s] (I)       --------------------------------------------------------
[09/20 23:20:12     84s] 
[09/20 23:20:12     84s] [NR-eGR] ============ Routing rule table ============
[09/20 23:20:12     84s] [NR-eGR] Rule id 0. Nets 158 
[09/20 23:20:12     84s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[09/20 23:20:12     84s] [NR-eGR] Pitch:  L1=920  L2=1120  L3=1120  L4=1120  L5=1120  L6=2240
[09/20 23:20:12     84s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[09/20 23:20:12     84s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[09/20 23:20:12     84s] [NR-eGR] ========================================
[09/20 23:20:12     84s] [NR-eGR] 
[09/20 23:20:12     84s] (I)       After initializing earlyGlobalRoute syMemory usage = 1224.4 MB
[09/20 23:20:12     84s] (I)       Loading and dumping file time : 0.01 seconds
[09/20 23:20:12     84s] (I)       ============= Initialization =============
[09/20 23:20:12     84s] (I)       totalPins=623  totalGlobalPin=584 (93.74%)
[09/20 23:20:12     84s] (I)       total 2D Cap : 21676 = (9697 H, 11979 V)
[09/20 23:20:12     84s] (I)       numBigBoxes = 0
[09/20 23:20:12     84s] [NR-eGR] Layer group 1: route 158 net(s) in layer range [2, 6]
[09/20 23:20:12     84s] (I)       ============  Phase 1a Route ============
[09/20 23:20:12     84s] (I)       Phase 1a runs 0.00 seconds
[09/20 23:20:12     84s] (I)       Usage: 1326 = (574 H, 752 V) = (5.92% H, 6.28% V) = (2.250e+03um H, 2.948e+03um V)
[09/20 23:20:12     84s] (I)       
[09/20 23:20:12     84s] (I)       ============  Phase 1b Route ============
[09/20 23:20:12     84s] (I)       Usage: 1326 = (574 H, 752 V) = (5.92% H, 6.28% V) = (2.250e+03um H, 2.948e+03um V)
[09/20 23:20:12     84s] (I)       
[09/20 23:20:12     84s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.197920e+03um
[09/20 23:20:12     84s] (I)       ============  Phase 1c Route ============
[09/20 23:20:12     84s] (I)       Usage: 1326 = (574 H, 752 V) = (5.92% H, 6.28% V) = (2.250e+03um H, 2.948e+03um V)
[09/20 23:20:12     84s] (I)       
[09/20 23:20:12     84s] (I)       ============  Phase 1d Route ============
[09/20 23:20:12     84s] (I)       Usage: 1326 = (574 H, 752 V) = (5.92% H, 6.28% V) = (2.250e+03um H, 2.948e+03um V)
[09/20 23:20:12     84s] (I)       
[09/20 23:20:12     84s] (I)       ============  Phase 1e Route ============
[09/20 23:20:12     84s] (I)       Phase 1e runs 0.00 seconds
[09/20 23:20:12     84s] (I)       Usage: 1326 = (574 H, 752 V) = (5.92% H, 6.28% V) = (2.250e+03um H, 2.948e+03um V)
[09/20 23:20:12     84s] (I)       
[09/20 23:20:12     84s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.197920e+03um
[09/20 23:20:12     84s] [NR-eGR] 
[09/20 23:20:12     84s] (I)       ============  Phase 1l Route ============
[09/20 23:20:12     84s] (I)       Phase 1l runs 0.00 seconds
[09/20 23:20:12     84s] (I)       
[09/20 23:20:12     84s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[09/20 23:20:12     84s] [NR-eGR]                OverCon            
[09/20 23:20:12     84s] [NR-eGR]                 #Gcell     %Gcell
[09/20 23:20:12     84s] [NR-eGR] Layer              (2)    OverCon 
[09/20 23:20:12     84s] [NR-eGR] ------------------------------------
[09/20 23:20:12     84s] [NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[09/20 23:20:12     84s] [NR-eGR] Layer2       1( 0.12%)   ( 0.12%) 
[09/20 23:20:12     84s] [NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[09/20 23:20:12     84s] [NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[09/20 23:20:12     84s] [NR-eGR] Layer5       1( 0.14%)   ( 0.14%) 
[09/20 23:20:12     84s] [NR-eGR] Layer6       0( 0.00%)   ( 0.00%) 
[09/20 23:20:12     84s] [NR-eGR] ------------------------------------
[09/20 23:20:12     84s] [NR-eGR] Total        2( 0.05%)   ( 0.05%) 
[09/20 23:20:12     84s] [NR-eGR] 
[09/20 23:20:12     84s] (I)       Total Global Routing Runtime: 0.00 seconds
[09/20 23:20:12     84s] (I)       total 2D Cap : 21958 = (9762 H, 12196 V)
[09/20 23:20:12     84s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[09/20 23:20:12     84s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[09/20 23:20:12     84s] (I)       ============= track Assignment ============
[09/20 23:20:12     84s] (I)       extract Global 3D Wires
[09/20 23:20:12     84s] (I)       Extract Global WL : time=0.00
[09/20 23:20:12     84s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer7, numCutBoxes=0)
[09/20 23:20:12     84s] (I)       Initialization real time=0.00 seconds
[09/20 23:20:12     84s] (I)       Run Multi-thread track assignment
[09/20 23:20:12     84s] (I)       merging nets...
[09/20 23:20:12     84s] (I)       merging nets done
[09/20 23:20:12     84s] (I)       Kernel real time=0.00 seconds
[09/20 23:20:12     84s] (I)       End Greedy Track Assignment
[09/20 23:20:12     84s] [NR-eGR] --------------------------------------------------------------------------
[09/20 23:20:12     84s] [NR-eGR] Layer1(METAL1)(F) length: 0.000000e+00um, number of vias: 557
[09/20 23:20:12     84s] [NR-eGR] Layer2(METAL2)(V) length: 2.475200e+03um, number of vias: 865
[09/20 23:20:12     84s] [NR-eGR] Layer3(METAL3)(H) length: 2.369921e+03um, number of vias: 111
[09/20 23:20:12     84s] [NR-eGR] Layer4(METAL4)(V) length: 7.372395e+02um, number of vias: 13
[09/20 23:20:12     84s] [NR-eGR] Layer5(METAL5)(H) length: 7.251950e+01um, number of vias: 5
[09/20 23:20:12     84s] [NR-eGR] Layer6(METAL6)(V) length: 1.792000e+01um, number of vias: 0
[09/20 23:20:12     84s] [NR-eGR] Total length: 5.672800e+03um, number of vias: 1551
[09/20 23:20:12     84s] [NR-eGR] --------------------------------------------------------------------------
[09/20 23:20:12     84s] [NR-eGR] Total clock nets wire length: 4.415600e+02um 
[09/20 23:20:12     84s] [NR-eGR] --------------------------------------------------------------------------
[09/20 23:20:12     84s] [NR-eGR] End Peak syMemory usage = 1210.3 MB
[09/20 23:20:12     84s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.03 seconds
[09/20 23:20:12     84s] Extraction called for design 'uart' of instances=150 and nets=186 using extraction engine 'preRoute' .
[09/20 23:20:12     84s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[09/20 23:20:12     84s] Type 'man IMPEXT-3530' for more detail.
[09/20 23:20:12     84s] PreRoute RC Extraction called for design uart.
[09/20 23:20:12     84s] RC Extraction called in multi-corner(1) mode.
[09/20 23:20:12     84s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[09/20 23:20:12     84s] Type 'man IMPEXT-6197' for more detail.
[09/20 23:20:12     84s] RCMode: PreRoute
[09/20 23:20:12     84s]       RC Corner Indexes            0   
[09/20 23:20:12     84s] Capacitance Scaling Factor   : 1.00000 
[09/20 23:20:12     84s] Resistance Scaling Factor    : 1.00000 
[09/20 23:20:12     84s] Clock Cap. Scaling Factor    : 1.00000 
[09/20 23:20:12     84s] Clock Res. Scaling Factor    : 1.00000 
[09/20 23:20:12     84s] Shrink Factor                : 1.00000
[09/20 23:20:12     84s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[09/20 23:20:12     84s] Updating RC grid for preRoute extraction ...
[09/20 23:20:12     84s] Initializing multi-corner resistance tables ...
[09/20 23:20:12     84s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1210.270M)
[09/20 23:20:12     84s] #################################################################################
[09/20 23:20:12     84s] # Design Stage: PreRoute
[09/20 23:20:12     84s] # Design Name: uart
[09/20 23:20:12     84s] # Design Mode: 90nm
[09/20 23:20:12     84s] # Analysis Mode: MMMC Non-OCV 
[09/20 23:20:12     84s] # Parasitics Mode: No SPEF/RCDB
[09/20 23:20:12     84s] # Signoff Settings: SI Off 
[09/20 23:20:12     84s] #################################################################################
[09/20 23:20:12     84s] AAE_INFO: 1 threads acquired from CTE.
[09/20 23:20:12     84s] Calculate delays in Single mode...
[09/20 23:20:12     84s] Topological Sorting (REAL = 0:00:00.0, MEM = 1224.4M, InitMEM = 1224.4M)
[09/20 23:20:12     84s] Start delay calculation (fullDC) (1 T). (MEM=1224.4)
[09/20 23:20:12     84s] End AAE Lib Interpolated Model. (MEM=1224.4 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/20 23:20:12     84s] Total number of fetched objects 163
[09/20 23:20:12     84s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/20 23:20:12     84s] End delay calculation. (MEM=1291.18 CPU=0:00:00.0 REAL=0:00:00.0)
[09/20 23:20:12     84s] End delay calculation (fullDC). (MEM=1291.18 CPU=0:00:00.1 REAL=0:00:00.0)
[09/20 23:20:12     84s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1291.2M) ***
[09/20 23:20:12     84s] Deleting Lib Analyzer.
[09/20 23:20:12     84s] Begin: GigaOpt high fanout net optimization
[09/20 23:20:12     84s] Info: 8 top-level, potential tri-state nets excluded from IPO operation.
[09/20 23:20:12     84s] Info: 1 clock net  excluded from IPO operation.
[09/20 23:20:12     84s] PhyDesignGrid: maxLocalDensity 0.98
[09/20 23:20:12     84s] ### Creating PhyDesignMc. totSessionCpu=0:01:25 mem=1291.2M
[09/20 23:20:12     84s] #spOpts: mergeVia=F 
[09/20 23:20:12     84s] Core basic site is core7T
[09/20 23:20:12     84s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/20 23:20:12     84s] Mark StBox On SiteArr starts
[09/20 23:20:12     84s] Mark StBox On SiteArr ends
[09/20 23:20:12     84s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1291.2MB).
[09/20 23:20:12     84s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:25 mem=1291.2M
[09/20 23:20:12     84s] 
[09/20 23:20:12     84s] Creating Lib Analyzer ...
[09/20 23:20:12     84s] Total number of usable buffers from Lib Analyzer: 20 ( DEL01BWP7T DEL015BWP7T CKBD1BWP7T CKBD0BWP7T BUFFD1BWP7T BUFFD0BWP7T BUFFD1P5BWP7T CKBD2BWP7T BUFFD2BWP7T BUFFD3BWP7T BUFFD2P5BWP7T CKBD3BWP7T CKBD4BWP7T BUFFD4BWP7T BUFFD5BWP7T BUFFD6BWP7T BUFFD8BWP7T BUFFD10BWP7T CKBD12BWP7T BUFFD12BWP7T)
[09/20 23:20:12     84s] Total number of usable inverters from Lib Analyzer: 19 ( INVD1BWP7T INVD0BWP7T CKND1BWP7T CKND0BWP7T INVD2BWP7T INVD1P5BWP7T CKND2BWP7T INVD2P5BWP7T INVD3BWP7T CKND3BWP7T INVD4BWP7T CKND4BWP7T INVD5BWP7T INVD6BWP7T CKND6BWP7T INVD8BWP7T CKND8BWP7T CKND10BWP7T CKND12BWP7T)
[09/20 23:20:12     84s] Total number of usable delay cells from Lib Analyzer: 5 ( DEL0BWP7T DEL1BWP7T DEL2BWP7T DEL3BWP7T DEL4BWP7T)
[09/20 23:20:12     84s] 
[09/20 23:20:13     85s] Creating Lib Analyzer, finished. 
[09/20 23:20:13     85s] 
[09/20 23:20:13     85s] #optDebug: {2, 1.000, 0.8500} {3, 0.784, 0.8500} {4, 0.567, 0.8500} {5, 0.135, 0.4353} {6, 0.135, 0.4353} 
[09/20 23:20:13     85s] ### Creating LA Mngr. totSessionCpu=0:01:26 mem=1291.2M
[09/20 23:20:13     85s] ### Creating LA Mngr, finished. totSessionCpu=0:01:26 mem=1291.2M
[09/20 23:20:14     86s] +----------+---------+--------+--------+------------+--------+
[09/20 23:20:14     86s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[09/20 23:20:14     86s] +----------+---------+--------+--------+------------+--------+
[09/20 23:20:14     86s] |    65.75%|        -|   0.100|   0.000|   0:00:00.0| 1367.5M|
[09/20 23:20:14     86s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[09/20 23:20:14     86s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[09/20 23:20:14     86s] |    65.75%|        -|   0.100|   0.000|   0:00:00.0| 1367.5M|
[09/20 23:20:14     86s] +----------+---------+--------+--------+------------+--------+
[09/20 23:20:14     86s] 
[09/20 23:20:14     86s] *** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1367.5M) ***
[09/20 23:20:14     86s] **** Begin NDR-Layer Usage Statistics ****
[09/20 23:20:14     86s] 0 Ndr or Layer constraints added by optimization 
[09/20 23:20:14     86s] **** End NDR-Layer Usage Statistics ****
[09/20 23:20:14     86s] End: GigaOpt high fanout net optimization
[09/20 23:20:14     86s] Begin: GigaOpt DRV Optimization
[09/20 23:20:14     86s] Info: 8 top-level, potential tri-state nets excluded from IPO operation.
[09/20 23:20:14     86s] Info: 1 clock net  excluded from IPO operation.
[09/20 23:20:14     86s] PhyDesignGrid: maxLocalDensity 3.00
[09/20 23:20:14     86s] ### Creating PhyDesignMc. totSessionCpu=0:01:26 mem=1348.4M
[09/20 23:20:14     86s] #spOpts: mergeVia=F 
[09/20 23:20:14     86s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1348.4MB).
[09/20 23:20:14     86s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:26 mem=1348.4M
[09/20 23:20:14     86s] 
[09/20 23:20:14     86s] #optDebug: {2, 1.000, 0.8500} {3, 0.784, 0.8500} {4, 0.567, 0.8500} {5, 0.135, 0.4353} {6, 0.135, 0.4353} 
[09/20 23:20:14     86s] ### Creating LA Mngr. totSessionCpu=0:01:26 mem=1348.4M
[09/20 23:20:14     86s] ### Creating LA Mngr, finished. totSessionCpu=0:01:26 mem=1348.4M
[09/20 23:20:15     87s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/20 23:20:15     87s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[09/20 23:20:15     87s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/20 23:20:15     87s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[09/20 23:20:15     87s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/20 23:20:15     87s] Info: violation cost 36.427399 (cap = 2.537688, tran = 33.889709, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[09/20 23:20:15     87s] |     2|    26|    -2.40|     2|     2|    -0.45|     0|     0|     0|     0|   268.28|     0.00|       0|       0|       0|  65.75|          |         |
[09/20 23:20:15     87s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[09/20 23:20:15     87s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|   269.58|     0.00|       2|       0|       0|  66.17| 0:00:00.0|  1369.5M|
[09/20 23:20:15     87s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[09/20 23:20:15     87s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|   269.58|     0.00|       0|       0|       0|  66.17| 0:00:00.0|  1369.5M|
[09/20 23:20:15     87s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/20 23:20:15     87s] **** Begin NDR-Layer Usage Statistics ****
[09/20 23:20:15     87s] 0 Ndr or Layer constraints added by optimization 
[09/20 23:20:15     87s] **** End NDR-Layer Usage Statistics ****
[09/20 23:20:15     87s] 
[09/20 23:20:15     87s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1369.5M) ***
[09/20 23:20:15     87s] 
[09/20 23:20:15     87s] End: GigaOpt DRV Optimization
[09/20 23:20:15     87s] GigaOpt DRV: restore maxLocalDensity to 0.98
[09/20 23:20:15     87s] **optDesign ... cpu = 0:00:05, real = 0:00:06, mem = 943.8M, totSessionCpu=0:01:27 **
[09/20 23:20:15     87s] Deleting Lib Analyzer.
[09/20 23:20:15     87s] Begin: GigaOpt Global Optimization
[09/20 23:20:15     87s] *info: use new DP (enabled)
[09/20 23:20:15     87s] Info: 8 top-level, potential tri-state nets excluded from IPO operation.
[09/20 23:20:15     87s] Info: 1 clock net  excluded from IPO operation.
[09/20 23:20:15     87s] PhyDesignGrid: maxLocalDensity 1.20
[09/20 23:20:15     87s] ### Creating PhyDesignMc. totSessionCpu=0:01:27 mem=1229.9M
[09/20 23:20:15     87s] #spOpts: mergeVia=F 
[09/20 23:20:15     87s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1229.9MB).
[09/20 23:20:15     87s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:27 mem=1229.9M
[09/20 23:20:15     87s] 
[09/20 23:20:15     87s] Creating Lib Analyzer ...
[09/20 23:20:15     87s] Total number of usable buffers from Lib Analyzer: 20 ( DEL01BWP7T DEL015BWP7T CKBD1BWP7T CKBD0BWP7T BUFFD1BWP7T BUFFD0BWP7T BUFFD1P5BWP7T CKBD2BWP7T BUFFD2BWP7T BUFFD3BWP7T BUFFD2P5BWP7T CKBD3BWP7T CKBD4BWP7T BUFFD4BWP7T BUFFD5BWP7T BUFFD6BWP7T BUFFD8BWP7T BUFFD10BWP7T CKBD12BWP7T BUFFD12BWP7T)
[09/20 23:20:15     87s] Total number of usable inverters from Lib Analyzer: 19 ( INVD1BWP7T INVD0BWP7T CKND1BWP7T CKND0BWP7T INVD2BWP7T INVD1P5BWP7T CKND2BWP7T INVD2P5BWP7T INVD3BWP7T CKND3BWP7T INVD4BWP7T CKND4BWP7T INVD5BWP7T INVD6BWP7T CKND6BWP7T INVD8BWP7T CKND8BWP7T CKND10BWP7T CKND12BWP7T)
[09/20 23:20:15     87s] Total number of usable delay cells from Lib Analyzer: 5 ( DEL0BWP7T DEL1BWP7T DEL2BWP7T DEL3BWP7T DEL4BWP7T)
[09/20 23:20:15     87s] 
[09/20 23:20:16     87s] Creating Lib Analyzer, finished. 
[09/20 23:20:16     87s] 
[09/20 23:20:16     87s] #optDebug: {2, 1.000, 0.8500} {3, 0.784, 0.8500} {4, 0.567, 0.8500} {5, 0.135, 0.5441} {6, 0.135, 0.5441} 
[09/20 23:20:16     87s] ### Creating LA Mngr. totSessionCpu=0:01:28 mem=1229.9M
[09/20 23:20:16     87s] ### Creating LA Mngr, finished. totSessionCpu=0:01:28 mem=1229.9M
[09/20 23:20:18     90s] Info: 8 top-level, potential tri-state nets excluded from IPO operation.
[09/20 23:20:18     90s] *info: 1 clock net excluded
[09/20 23:20:18     90s] *info: 2 special nets excluded.
[09/20 23:20:18     90s] *info: 8 external nets with a tri-state driver excluded.
[09/20 23:20:18     90s] *info: 14 no-driver nets excluded.
[09/20 23:20:19     91s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[09/20 23:20:19     91s] +--------+--------+----------+------------+--------+----------+---------+---------------------------------+
[09/20 23:20:19     91s] |  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|            End Point            |
[09/20 23:20:19     91s] +--------+--------+----------+------------+--------+----------+---------+---------------------------------+
[09/20 23:20:19     91s] |   0.000|   0.000|    66.17%|   0:00:00.0| 1381.5M| test_uart|       NA| NA                              |
[09/20 23:20:19     91s] +--------+--------+----------+------------+--------+----------+---------+---------------------------------+
[09/20 23:20:19     91s] 
[09/20 23:20:19     91s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1381.5M) ***
[09/20 23:20:19     91s] 
[09/20 23:20:19     91s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1381.5M) ***
[09/20 23:20:19     91s] **** Begin NDR-Layer Usage Statistics ****
[09/20 23:20:19     91s] 0 Ndr or Layer constraints added by optimization 
[09/20 23:20:19     91s] **** End NDR-Layer Usage Statistics ****
[09/20 23:20:19     91s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[09/20 23:20:19     91s] End: GigaOpt Global Optimization
[09/20 23:20:19     91s] 
[09/20 23:20:19     91s] Active setup views:
[09/20 23:20:19     91s]  test_uart
[09/20 23:20:19     91s]   Dominating endpoints: 0
[09/20 23:20:19     91s]   Dominating TNS: -0.000
[09/20 23:20:19     91s] 
[09/20 23:20:19     91s] *** Timing Is met
[09/20 23:20:19     91s] *** Check timing (0:00:00.0)
[09/20 23:20:19     91s] Deleting Lib Analyzer.
[09/20 23:20:19     91s] Info: 8 top-level, potential tri-state nets excluded from IPO operation.
[09/20 23:20:19     91s] Info: 1 clock net  excluded from IPO operation.
[09/20 23:20:19     91s] ### Creating LA Mngr. totSessionCpu=0:01:32 mem=1229.7M
[09/20 23:20:19     91s] ### Creating LA Mngr, finished. totSessionCpu=0:01:32 mem=1229.7M
[09/20 23:20:19     91s] **INFO: Flow update: Design is easy to close.
[09/20 23:20:19     91s] setup target slack: 0.1
[09/20 23:20:19     91s] extra slack: 0.1
[09/20 23:20:19     91s] std delay: 0.0319
[09/20 23:20:19     91s] real setup target slack: 0.0319
[09/20 23:20:19     91s] PhyDesignGrid: maxLocalDensity 0.98
[09/20 23:20:19     91s] ### Creating PhyDesignMc. totSessionCpu=0:01:32 mem=1225.7M
[09/20 23:20:19     91s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1225.7MB).
[09/20 23:20:19     91s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:32 mem=1225.7M
[09/20 23:20:19     91s] incrSKP preserve mode is on...
[09/20 23:20:19     91s] [NR-eGR] Detected a user setting of 'setNanoRouteMode -routeTopRoutingLayer 15' which was translated to 'setRouteMode -earlyGlobalMaxRouteLayer 15'.
[09/20 23:20:19     91s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[09/20 23:20:19     91s] [NR-eGR] Started earlyGlobalRoute kernel
[09/20 23:20:19     91s] [NR-eGR] Initial Peak syMemory usage = 1225.7 MB
[09/20 23:20:19     91s] (I)       Reading DB...
[09/20 23:20:19     91s] **WARN: (IMPDB-2078):	Output pin Q of instance recver_r_buffer_reg[10] is connected to ground net r_buffer[10].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[09/20 23:20:19     91s] **WARN: (IMPDB-2078):	Output pin Q of instance recver_r_buffer_reg[8] is connected to ground net r_buffer[8].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[09/20 23:20:19     91s] **WARN: (IMPDB-2078):	Output pin Q of instance recver_r_buffer_reg[7] is connected to ground net r_buffer[7].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[09/20 23:20:19     91s] **WARN: (IMPDB-2078):	Output pin Q of instance recver_r_buffer_reg[6] is connected to ground net r_buffer[6].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[09/20 23:20:19     91s] **WARN: (IMPDB-2078):	Output pin QN of instance recver_r_buffer_reg[5] is connected to ground net r_buffer[5].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[09/20 23:20:19     91s] **WARN: (IMPDB-2078):	Output pin QN of instance recver_r_buffer_reg[4] is connected to ground net r_buffer[4].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[09/20 23:20:19     91s] **WARN: (IMPDB-2078):	Output pin Q of instance recver_r_buffer_reg[3] is connected to ground net r_buffer[3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[09/20 23:20:19     91s] **WARN: (IMPDB-2078):	Output pin Q of instance recver_r_buffer_reg[2] is connected to ground net r_buffer[2].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[09/20 23:20:19     91s] **WARN: (IMPDB-2078):	Output pin Q of instance recver_r_buffer_reg[1] is connected to ground net r_buffer[1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[09/20 23:20:19     91s] (I)       before initializing RouteDB syMemory usage = 1225.7 MB
[09/20 23:20:19     91s] (I)       congestionReportName   : 
[09/20 23:20:19     91s] (I)       layerRangeFor2DCongestion : 
[09/20 23:20:19     91s] (I)       buildTerm2TermWires    : 0
[09/20 23:20:19     91s] (I)       doTrackAssignment      : 1
[09/20 23:20:19     91s] (I)       dumpBookshelfFiles     : 0
[09/20 23:20:19     91s] (I)       numThreads             : 1
[09/20 23:20:19     91s] (I)       bufferingAwareRouting  : false
[09/20 23:20:19     91s] [NR-eGR] honorMsvRouteConstraint: false
[09/20 23:20:19     91s] (I)       honorPin               : false
[09/20 23:20:19     91s] (I)       honorPinGuide          : true
[09/20 23:20:19     91s] (I)       honorPartition         : false
[09/20 23:20:19     91s] (I)       allowPartitionCrossover: false
[09/20 23:20:19     91s] (I)       honorSingleEntry       : true
[09/20 23:20:19     91s] (I)       honorSingleEntryStrong : true
[09/20 23:20:19     91s] (I)       handleViaSpacingRule   : false
[09/20 23:20:19     91s] (I)       handleEolSpacingRule   : false
[09/20 23:20:19     91s] (I)       PDConstraint           : none
[09/20 23:20:19     91s] (I)       expBetterNDRHandling   : false
[09/20 23:20:19     91s] [NR-eGR] honorClockSpecNDR      : 0
[09/20 23:20:19     91s] (I)       routingEffortLevel     : 3
[09/20 23:20:19     91s] (I)       effortLevel            : standard
[09/20 23:20:19     91s] [NR-eGR] minRouteLayer          : 2
[09/20 23:20:19     91s] [NR-eGR] maxRouteLayer          : 15
[09/20 23:20:19     91s] (I)       relaxedTopLayerCeiling : 127
[09/20 23:20:19     91s] (I)       relaxedBottomLayerFloor: 2
[09/20 23:20:19     91s] (I)       numRowsPerGCell        : 1
[09/20 23:20:19     91s] (I)       speedUpLargeDesign     : 0
[09/20 23:20:19     91s] (I)       multiThreadingTA       : 1
[09/20 23:20:19     91s] (I)       blkAwareLayerSwitching : 1
[09/20 23:20:19     91s] (I)       optimizationMode       : false
[09/20 23:20:19     91s] (I)       routeSecondPG          : false
[09/20 23:20:19     91s] (I)       scenicRatioForLayerRelax: 0.00
[09/20 23:20:19     91s] (I)       detourLimitForLayerRelax: 0.00
[09/20 23:20:19     91s] (I)       punchThroughDistance   : 500.00
[09/20 23:20:19     91s] (I)       scenicBound            : 1.15
[09/20 23:20:19     91s] (I)       maxScenicToAvoidBlk    : 100.00
[09/20 23:20:19     91s] (I)       source-to-sink ratio   : 0.00
[09/20 23:20:19     91s] (I)       targetCongestionRatioH : 1.00
[09/20 23:20:19     91s] (I)       targetCongestionRatioV : 1.00
[09/20 23:20:19     91s] (I)       layerCongestionRatio   : 0.70
[09/20 23:20:19     91s] (I)       m1CongestionRatio      : 0.10
[09/20 23:20:19     91s] (I)       m2m3CongestionRatio    : 0.70
[09/20 23:20:19     91s] (I)       localRouteEffort       : 1.00
[09/20 23:20:19     91s] (I)       numSitesBlockedByOneVia: 8.00
[09/20 23:20:19     91s] (I)       supplyScaleFactorH     : 1.00
[09/20 23:20:19     91s] (I)       supplyScaleFactorV     : 1.00
[09/20 23:20:19     91s] (I)       highlight3DOverflowFactor: 0.00
[09/20 23:20:19     91s] (I)       doubleCutViaModelingRatio: 0.00
[09/20 23:20:19     91s] (I)       routeVias              : 
[09/20 23:20:19     91s] (I)       readTROption           : true
[09/20 23:20:19     91s] (I)       extraSpacingFactor     : 1.00
[09/20 23:20:19     91s] [NR-eGR] numTracksPerClockWire  : 0
[09/20 23:20:19     91s] (I)       routeSelectedNetsOnly  : false
[09/20 23:20:19     91s] (I)       clkNetUseMaxDemand     : false
[09/20 23:20:19     91s] (I)       extraDemandForClocks   : 0
[09/20 23:20:19     91s] (I)       steinerRemoveLayers    : false
[09/20 23:20:19     91s] (I)       demoteLayerScenicScale : 1.00
[09/20 23:20:19     91s] (I)       nonpreferLayerCostScale : 100.00
[09/20 23:20:19     91s] (I)       similarTopologyRoutingFast : false
[09/20 23:20:19     91s] (I)       spanningTreeRefinement : false
[09/20 23:20:19     91s] (I)       spanningTreeRefinementAlpha : 0.50
[09/20 23:20:19     91s] (I)       starting read tracks
[09/20 23:20:19     91s] (I)       build grid graph
[09/20 23:20:19     91s] (I)       build grid graph start
[09/20 23:20:19     91s] [NR-eGR] Layer1 has no routable track
[09/20 23:20:19     91s] [NR-eGR] Layer2 has single uniform track structure
[09/20 23:20:19     91s] [NR-eGR] Layer3 has single uniform track structure
[09/20 23:20:19     91s] [NR-eGR] Layer4 has single uniform track structure
[09/20 23:20:19     91s] [NR-eGR] Layer5 has single uniform track structure
[09/20 23:20:19     91s] [NR-eGR] Layer6 has single uniform track structure
[09/20 23:20:19     91s] (I)       build grid graph end
[09/20 23:20:19     91s] (I)       numViaLayers=6
[09/20 23:20:19     91s] (I)       Reading via VIA12_VV for layer: 0 
[09/20 23:20:19     91s] (I)       Reading via VIA2 for layer: 1 
[09/20 23:20:19     91s] (I)       Reading via VIA3 for layer: 2 
[09/20 23:20:19     91s] (I)       Reading via VIA4 for layer: 3 
[09/20 23:20:19     91s] (I)       Reading via VIA5 for layer: 4 
[09/20 23:20:19     91s] (I)       end build via table
[09/20 23:20:19     91s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=999 numBumpBlks=0 numBoundaryFakeBlks=0
[09/20 23:20:19     91s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[09/20 23:20:19     91s] (I)       readDataFromPlaceDB
[09/20 23:20:19     91s] (I)       Read net information..
[09/20 23:20:19     91s] [NR-eGR] Read numTotalNets=160  numIgnoredNets=0
[09/20 23:20:19     91s] (I)       Read testcase time = 0.000 seconds
[09/20 23:20:19     91s] 
[09/20 23:20:19     91s] (I)       read default dcut vias
[09/20 23:20:19     91s] (I)       Reading via VIA12_VV for layer: 0 
[09/20 23:20:19     91s] (I)       Reading via VIA2 for layer: 1 
[09/20 23:20:19     91s] (I)       Reading via VIA3 for layer: 2 
[09/20 23:20:19     91s] (I)       Reading via VIA4 for layer: 3 
[09/20 23:20:19     91s] (I)       Reading via VIA5 for layer: 4 
[09/20 23:20:19     91s] (I)       build grid graph start
[09/20 23:20:19     91s] (I)       build grid graph end
[09/20 23:20:19     91s] (I)       Model blockage into capacity
[09/20 23:20:19     91s] (I)       Read numBlocks=999  numPreroutedWires=0  numCapScreens=0
[09/20 23:20:19     91s] (I)       blocked area on Layer1 : 0  (0.00%)
[09/20 23:20:19     91s] (I)       blocked area on Layer2 : 3495408000  (6.89%)
[09/20 23:20:19     91s] (I)       blocked area on Layer3 : 4137504000  (8.16%)
[09/20 23:20:19     91s] (I)       blocked area on Layer4 : 3495408000  (6.89%)
[09/20 23:20:19     91s] (I)       blocked area on Layer5 : 16518588800  (32.58%)
[09/20 23:20:19     91s] (I)       blocked area on Layer6 : 22787232000  (44.94%)
[09/20 23:20:19     91s] (I)       Modeling time = 0.010 seconds
[09/20 23:20:19     91s] 
[09/20 23:20:19     91s] (I)       Number of ignored nets = 0
[09/20 23:20:19     91s] (I)       Number of fixed nets = 0.  Ignored: Yes
[09/20 23:20:19     91s] (I)       Number of clock nets = 1.  Ignored: No
[09/20 23:20:19     91s] (I)       Number of analog nets = 0.  Ignored: Yes
[09/20 23:20:19     91s] (I)       Number of special nets = 0.  Ignored: Yes
[09/20 23:20:19     91s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[09/20 23:20:19     91s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[09/20 23:20:19     91s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[09/20 23:20:19     91s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[09/20 23:20:19     91s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[09/20 23:20:19     91s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[09/20 23:20:19     91s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1225.7 MB
[09/20 23:20:19     91s] (I)       Ndr track 0 does not exist
[09/20 23:20:19     91s] (I)       Layer1  viaCost=300.00
[09/20 23:20:19     91s] (I)       Layer2  viaCost=100.00
[09/20 23:20:19     91s] (I)       Layer3  viaCost=100.00
[09/20 23:20:19     91s] (I)       Layer4  viaCost=100.00
[09/20 23:20:19     91s] (I)       Layer5  viaCost=200.00
[09/20 23:20:19     91s] (I)       ---------------------Grid Graph Info--------------------
[09/20 23:20:19     91s] (I)       routing area        :  (0, 0) - (240800, 210560)
[09/20 23:20:19     91s] (I)       core area           :  (26880, 26880) - (213920, 183680)
[09/20 23:20:19     91s] (I)       Site Width          :  1120  (dbu)
[09/20 23:20:19     91s] (I)       Row Height          :  7840  (dbu)
[09/20 23:20:19     91s] (I)       GCell Width         :  7840  (dbu)
[09/20 23:20:19     91s] (I)       GCell Height        :  7840  (dbu)
[09/20 23:20:19     91s] (I)       grid                :    31    27     6
[09/20 23:20:19     91s] (I)       vertical capacity   :     0  7840     0  7840     0  7840
[09/20 23:20:19     91s] (I)       horizontal capacity :     0     0  7840     0  7840     0
[09/20 23:20:19     91s] (I)       Default wire width  :   460   560   560   560   560   880
[09/20 23:20:19     91s] (I)       Default wire space  :   460   560   560   560   560   920
[09/20 23:20:19     91s] (I)       Default pitch size  :   920  1120  1120  1120  1120  2240
[09/20 23:20:19     91s] (I)       First Track Coord   :     0   560   560   560   560  2800
[09/20 23:20:19     91s] (I)       Num tracks per GCell:  8.52  7.00  7.00  7.00  7.00  3.50
[09/20 23:20:19     91s] (I)       Total num of tracks :     0   215   188   215   188   107
[09/20 23:20:19     91s] (I)       Num of masks        :     1     1     1     1     1     1
[09/20 23:20:19     91s] (I)       Num of trim masks   :     0     0     0     0     0     0
[09/20 23:20:19     91s] (I)       --------------------------------------------------------
[09/20 23:20:19     91s] 
[09/20 23:20:19     91s] [NR-eGR] ============ Routing rule table ============
[09/20 23:20:19     91s] [NR-eGR] Rule id 0. Nets 160 
[09/20 23:20:19     91s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[09/20 23:20:19     91s] [NR-eGR] Pitch:  L1=920  L2=1120  L3=1120  L4=1120  L5=1120  L6=2240
[09/20 23:20:19     91s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[09/20 23:20:19     91s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[09/20 23:20:19     91s] [NR-eGR] ========================================
[09/20 23:20:19     91s] [NR-eGR] 
[09/20 23:20:19     91s] (I)       After initializing earlyGlobalRoute syMemory usage = 1225.7 MB
[09/20 23:20:19     91s] (I)       Loading and dumping file time : 0.01 seconds
[09/20 23:20:19     91s] (I)       ============= Initialization =============
[09/20 23:20:19     91s] (I)       totalPins=627  totalGlobalPin=584 (93.14%)
[09/20 23:20:19     91s] (I)       total 2D Cap : 21676 = (9697 H, 11979 V)
[09/20 23:20:19     91s] [NR-eGR] Layer group 1: route 160 net(s) in layer range [2, 6]
[09/20 23:20:19     91s] (I)       ============  Phase 1a Route ============
[09/20 23:20:19     91s] (I)       Phase 1a runs 0.00 seconds
[09/20 23:20:19     91s] (I)       Usage: 1309 = (556 H, 753 V) = (5.73% H, 6.29% V) = (2.180e+03um H, 2.952e+03um V)
[09/20 23:20:19     91s] (I)       
[09/20 23:20:19     91s] (I)       ============  Phase 1b Route ============
[09/20 23:20:19     91s] (I)       Usage: 1309 = (556 H, 753 V) = (5.73% H, 6.29% V) = (2.180e+03um H, 2.952e+03um V)
[09/20 23:20:19     91s] (I)       
[09/20 23:20:19     91s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.131280e+03um
[09/20 23:20:19     91s] (I)       ============  Phase 1c Route ============
[09/20 23:20:19     91s] (I)       Usage: 1309 = (556 H, 753 V) = (5.73% H, 6.29% V) = (2.180e+03um H, 2.952e+03um V)
[09/20 23:20:19     91s] (I)       
[09/20 23:20:19     91s] (I)       ============  Phase 1d Route ============
[09/20 23:20:19     91s] (I)       Usage: 1309 = (556 H, 753 V) = (5.73% H, 6.29% V) = (2.180e+03um H, 2.952e+03um V)
[09/20 23:20:19     91s] (I)       
[09/20 23:20:19     91s] (I)       ============  Phase 1e Route ============
[09/20 23:20:19     91s] (I)       Phase 1e runs 0.00 seconds
[09/20 23:20:19     91s] (I)       Usage: 1309 = (556 H, 753 V) = (5.73% H, 6.29% V) = (2.180e+03um H, 2.952e+03um V)
[09/20 23:20:19     91s] (I)       
[09/20 23:20:19     91s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.131280e+03um
[09/20 23:20:19     91s] [NR-eGR] 
[09/20 23:20:19     91s] (I)       ============  Phase 1l Route ============
[09/20 23:20:19     91s] (I)       Phase 1l runs 0.00 seconds
[09/20 23:20:19     91s] (I)       
[09/20 23:20:19     91s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[09/20 23:20:19     91s] [NR-eGR]                OverCon            
[09/20 23:20:19     91s] [NR-eGR]                 #Gcell     %Gcell
[09/20 23:20:19     91s] [NR-eGR] Layer              (2)    OverCon 
[09/20 23:20:19     91s] [NR-eGR] ------------------------------------
[09/20 23:20:19     91s] [NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[09/20 23:20:19     91s] [NR-eGR] Layer2       2( 0.25%)   ( 0.25%) 
[09/20 23:20:19     91s] [NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[09/20 23:20:19     91s] [NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[09/20 23:20:19     91s] [NR-eGR] Layer5       1( 0.14%)   ( 0.14%) 
[09/20 23:20:19     91s] [NR-eGR] Layer6       0( 0.00%)   ( 0.00%) 
[09/20 23:20:19     91s] [NR-eGR] ------------------------------------
[09/20 23:20:19     91s] [NR-eGR] Total        3( 0.08%)   ( 0.08%) 
[09/20 23:20:19     91s] [NR-eGR] 
[09/20 23:20:19     91s] (I)       Total Global Routing Runtime: 0.00 seconds
[09/20 23:20:19     91s] (I)       total 2D Cap : 21958 = (9762 H, 12196 V)
[09/20 23:20:19     91s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[09/20 23:20:19     91s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[09/20 23:20:19     91s] [NR-eGR] End Peak syMemory usage = 1225.7 MB
[09/20 23:20:19     91s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.01 seconds
[09/20 23:20:19     91s] [hotspot] +------------+---------------+---------------+
[09/20 23:20:19     91s] [hotspot] |            |   max hotspot | total hotspot |
[09/20 23:20:19     91s] [hotspot] +------------+---------------+---------------+
[09/20 23:20:19     91s] [hotspot] | normalized |          0.00 |          0.00 |
[09/20 23:20:19     91s] [hotspot] +------------+---------------+---------------+
[09/20 23:20:19     91s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[09/20 23:20:19     91s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[09/20 23:20:19     91s] Apply auto density screen in post-place stage.
[09/20 23:20:19     91s] Auto density screen increases utilization from 0.662 to 0.662
[09/20 23:20:19     91s] Auto density screen runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1225.7M
[09/20 23:20:19     91s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1225.7MB).
[09/20 23:20:19     91s] *** Starting refinePlace (0:01:32 mem=1225.7M) ***
[09/20 23:20:19     91s] Total net bbox length = 4.562e+03 (1.889e+03 2.673e+03) (ext = 1.745e+03)
[09/20 23:20:20     91s] default core: bins with density >  0.75 = 16.7 % ( 1 / 6 )
[09/20 23:20:20     91s] Density distribution unevenness ratio = 6.945%
[09/20 23:20:20     91s] RPlace IncrNP: Rollback Lev = -5
[09/20 23:20:20     91s] RPlace: Density =0.762857, incremental np is triggered.
[09/20 23:20:20     91s] incr SKP is on..., with optDC mode
[09/20 23:20:20     91s] total jobs 6044
[09/20 23:20:20     91s] multi thread init TemplateIndex for each ta. thread num 1
[09/20 23:20:20     92s] (cpu=0:00:00.5 mem=1240.0M) ***
[09/20 23:20:20     92s] total jobs 0 -> 5840
[09/20 23:20:20     92s] multi thread init TemplateIndex for each ta. thread num 1
[09/20 23:20:20     92s] finished multi-thread init
[09/20 23:20:20     92s] *** Build Virtual Sizing Timing Model
[09/20 23:20:20     92s] (cpu=0:00:00.7 mem=1267.0M) ***
[09/20 23:20:21     92s] Persistent padding is off here.
[09/20 23:20:21     92s] Congestion driven padding in post-place stage.
[09/20 23:20:21     92s] Congestion driven padding increases utilization from 0.882 to 0.885
[09/20 23:20:21     92s] Congestion driven padding runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1271.0M
[09/20 23:20:21     92s] limitMaxMove 0, priorityInstMaxMove -1
[09/20 23:20:21     92s] congRepair: freely movable inst 0, preplaced inst 0, priority inst 0, db fixed inst 0
[09/20 23:20:21     92s] Legalizing MH Cells... 0 / 0 / 0 (level 2)
[09/20 23:20:21     92s] No instances found in the vector
[09/20 23:20:21     92s] Finished MH Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1272.0M, DRC: 0)
[09/20 23:20:21     92s] 0 (out of 0) MH cells were successfully legalized.
[09/20 23:20:21     93s] Legalizing MH Cells... 0 / 0 / 0 (level 3)
[09/20 23:20:21     93s] No instances found in the vector
[09/20 23:20:21     93s] Finished MH Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1274.0M, DRC: 0)
[09/20 23:20:21     93s] 0 (out of 0) MH cells were successfully legalized.
[09/20 23:20:21     93s] Legalizing MH Cells... 0 / 0 / 0 (level 4)
[09/20 23:20:21     93s] No instances found in the vector
[09/20 23:20:21     93s] Finished MH Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1274.0M, DRC: 0)
[09/20 23:20:21     93s] 0 (out of 0) MH cells were successfully legalized.
[09/20 23:20:21     93s] Iteration  6: Total net bbox = 4.393e+03 (1.98e+03 2.41e+03)
[09/20 23:20:21     93s]               Est.  stn bbox = 5.197e+03 (2.37e+03 2.83e+03)
[09/20 23:20:21     93s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1274.0M
[09/20 23:20:21     93s] Legalizing MH Cells... 0 / 0 / 0 (level 5)
[09/20 23:20:21     93s] No instances found in the vector
[09/20 23:20:21     93s] Finished MH Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1274.0M, DRC: 0)
[09/20 23:20:21     93s] 0 (out of 0) MH cells were successfully legalized.
[09/20 23:20:21     93s] Iteration  7: Total net bbox = 4.488e+03 (1.98e+03 2.51e+03)
[09/20 23:20:21     93s]               Est.  stn bbox = 5.295e+03 (2.36e+03 2.93e+03)
[09/20 23:20:21     93s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1274.0M
[09/20 23:20:21     93s] Legalizing MH Cells... 0 / 0 / 0 (level 6)
[09/20 23:20:21     93s] No instances found in the vector
[09/20 23:20:21     93s] Finished MH Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1274.0M, DRC: 0)
[09/20 23:20:21     93s] 0 (out of 0) MH cells were successfully legalized.
[09/20 23:20:21     93s] Iteration  8: Total net bbox = 4.730e+03 (2.23e+03 2.50e+03)
[09/20 23:20:21     93s]               Est.  stn bbox = 5.555e+03 (2.63e+03 2.93e+03)
[09/20 23:20:21     93s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1274.0M
[09/20 23:20:21     93s] default core: bins with density >  0.75 =    0 % ( 0 / 6 )
[09/20 23:20:21     93s] Density distribution unevenness ratio = 5.723%
[09/20 23:20:21     93s] RPlace postIncrNP: Density = 0.762857 -> 0.730000.
[09/20 23:20:21     93s] RPlace postIncrNP Info: Density distribution changes:
[09/20 23:20:21     93s] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[09/20 23:20:21     93s] [1.05 - 1.10] :	 0 (0.00%) -> 0 (0.00%)
[09/20 23:20:21     93s] [1.00 - 1.05] :	 0 (0.00%) -> 0 (0.00%)
[09/20 23:20:21     93s] [0.95 - 1.00] :	 0 (0.00%) -> 0 (0.00%)
[09/20 23:20:21     93s] [0.90 - 0.95] :	 0 (0.00%) -> 0 (0.00%)
[09/20 23:20:21     93s] [0.85 - 0.90] :	 0 (0.00%) -> 0 (0.00%)
[09/20 23:20:21     93s] [0.80 - 0.85] :	 0 (0.00%) -> 0 (0.00%)
[09/20 23:20:21     93s] [CPU] RefinePlace/IncrNP (cpu=0:00:01.3, real=0:00:02.0, mem=1242.0MB) @(0:01:32 - 0:01:33).
[09/20 23:20:21     93s] Move report: incrNP moves 149 insts, mean move: 10.32 um, max move: 43.68 um
[09/20 23:20:21     93s] 	Max move on inst (recver_g123): (70.56, 40.88) --> (86.80, 13.44)
[09/20 23:20:21     93s] Move report: Timing Driven Placement moves 149 insts, mean move: 10.32 um, max move: 43.68 um
[09/20 23:20:21     93s] 	Max move on inst (recver_g123): (70.56, 40.88) --> (86.80, 13.44)
[09/20 23:20:21     93s] 	Runtime: CPU: 0:00:01.3 REAL: 0:00:02.0 MEM: 1242.0MB
[09/20 23:20:21     93s] Starting refinePlace ...
[09/20 23:20:21     93s] default core: bins with density >  0.75 =    0 % ( 0 / 6 )
[09/20 23:20:21     93s] Density distribution unevenness ratio = 5.723%
[09/20 23:20:21     93s]   Spread Effort: high, pre-route mode, useDDP on.
[09/20 23:20:21     93s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1243.0MB) @(0:01:33 - 0:01:33).
[09/20 23:20:21     93s] Move report: preRPlace moves 7 insts, mean move: 1.84 um, max move: 6.72 um
[09/20 23:20:21     93s] 	Max move on inst (g498): (16.80, 52.64) --> (14.00, 56.56)
[09/20 23:20:21     93s] 	Length: 5 sites, height: 1 rows, site name: core7T, cell type: IND2D0BWP7T
[09/20 23:20:21     93s] wireLenOptFixPriorityInst 0 inst fixed
[09/20 23:20:21     93s] Placement tweakage begins.
[09/20 23:20:21     93s] wire length = 6.249e+03
[09/20 23:20:21     93s] wire length = 5.820e+03
[09/20 23:20:21     93s] Placement tweakage ends.
[09/20 23:20:21     93s] Move report: tweak moves 17 insts, mean move: 9.88 um, max move: 20.72 um
[09/20 23:20:21     93s] 	Max move on inst (recver_g2876): (81.76, 33.04) --> (61.04, 33.04)
[09/20 23:20:21     93s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/20 23:20:21     93s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1243.0MB) @(0:01:33 - 0:01:33).
[09/20 23:20:21     93s] Move report: Detail placement moves 22 insts, mean move: 7.87 um, max move: 20.72 um
[09/20 23:20:21     93s] 	Max move on inst (recver_g2876): (81.76, 33.04) --> (61.04, 33.04)
[09/20 23:20:21     93s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1243.0MB
[09/20 23:20:21     93s] Statistics of distance of Instance movement in refine placement:
[09/20 23:20:21     93s]   maximum (X+Y) =        40.88 um
[09/20 23:20:21     93s]   inst (recver_g122) with max move: (65.52, 33.04) -> (86.8, 13.44)
[09/20 23:20:21     93s]   mean    (X+Y) =        10.17 um
[09/20 23:20:21     93s] Total instances flipped for WireLenOpt: 6
[09/20 23:20:21     93s] Total instances flipped, including legalization: 1
[09/20 23:20:21     93s] Summary Report:
[09/20 23:20:21     93s] Instances move: 149 (out of 152 movable)
[09/20 23:20:21     93s] Instances flipped: 1
[09/20 23:20:21     93s] Mean displacement: 10.17 um
[09/20 23:20:21     93s] Max displacement: 40.88 um (Instance: recver_g122) (65.52, 33.04) -> (86.8, 13.44)
[09/20 23:20:21     93s] 	Length: 11 sites, height: 1 rows, site name: core7T, cell type: BUFTD2BWP7T
[09/20 23:20:21     93s] Total instances moved : 149
[09/20 23:20:21     93s] Total net bbox length = 4.633e+03 (2.105e+03 2.528e+03) (ext = 1.557e+03)
[09/20 23:20:21     93s] Runtime: CPU: 0:00:01.3 REAL: 0:00:02.0 MEM: 1243.0MB
[09/20 23:20:21     93s] [CPU] RefinePlace/total (cpu=0:00:01.3, real=0:00:02.0, mem=1243.0MB) @(0:01:32 - 0:01:33).
[09/20 23:20:21     93s] *** Finished refinePlace (0:01:33 mem=1243.0M) ***
[09/20 23:20:21     93s] default core: bins with density >  0.75 =    0 % ( 0 / 6 )
[09/20 23:20:21     93s] Density distribution unevenness ratio = 5.633%
[09/20 23:20:21     93s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[09/20 23:20:21     93s] Type 'man IMPSP-9025' for more detail.
[09/20 23:20:21     93s] Trial Route Overflow 0(H) 0(V)
[09/20 23:20:21     93s] Starting congestion repair ...
[09/20 23:20:21     93s] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 4.
[09/20 23:20:21     93s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[09/20 23:20:21     93s] [NR-eGR] Detected a user setting of 'setNanoRouteMode -routeTopRoutingLayer 15' which was translated to 'setRouteMode -earlyGlobalMaxRouteLayer 15'.
[09/20 23:20:21     93s] Starting Early Global Route congestion estimation: mem = 1243.0M
[09/20 23:20:21     93s] (I)       Reading DB...
[09/20 23:20:21     93s] **WARN: (IMPDB-2078):	Output pin Q of instance recver_r_buffer_reg[10] is connected to ground net r_buffer[10].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[09/20 23:20:21     93s] **WARN: (IMPDB-2078):	Output pin Q of instance recver_r_buffer_reg[8] is connected to ground net r_buffer[8].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[09/20 23:20:21     93s] **WARN: (EMS-27):	Message (IMPDB-2078) has exceeded the current message display limit of 20.
[09/20 23:20:21     93s] To increase the message display limit, refer to the product command reference manual.
[09/20 23:20:21     93s] (I)       before initializing RouteDB syMemory usage = 1243.0 MB
[09/20 23:20:21     93s] (I)       congestionReportName   : 
[09/20 23:20:21     93s] (I)       layerRangeFor2DCongestion : 
[09/20 23:20:21     93s] (I)       buildTerm2TermWires    : 1
[09/20 23:20:21     93s] (I)       doTrackAssignment      : 1
[09/20 23:20:21     93s] (I)       dumpBookshelfFiles     : 0
[09/20 23:20:21     93s] (I)       numThreads             : 1
[09/20 23:20:21     93s] (I)       bufferingAwareRouting  : false
[09/20 23:20:21     93s] [NR-eGR] honorMsvRouteConstraint: false
[09/20 23:20:21     93s] (I)       honorPin               : false
[09/20 23:20:21     93s] (I)       honorPinGuide          : true
[09/20 23:20:21     93s] (I)       honorPartition         : false
[09/20 23:20:21     93s] (I)       allowPartitionCrossover: false
[09/20 23:20:21     93s] (I)       honorSingleEntry       : true
[09/20 23:20:21     93s] (I)       honorSingleEntryStrong : true
[09/20 23:20:21     93s] (I)       handleViaSpacingRule   : false
[09/20 23:20:21     93s] (I)       handleEolSpacingRule   : false
[09/20 23:20:21     93s] (I)       PDConstraint           : none
[09/20 23:20:21     93s] (I)       expBetterNDRHandling   : false
[09/20 23:20:21     93s] [NR-eGR] honorClockSpecNDR      : 0
[09/20 23:20:21     93s] (I)       routingEffortLevel     : 3
[09/20 23:20:21     93s] (I)       effortLevel            : standard
[09/20 23:20:21     93s] [NR-eGR] minRouteLayer          : 2
[09/20 23:20:21     93s] [NR-eGR] maxRouteLayer          : 15
[09/20 23:20:21     93s] (I)       relaxedTopLayerCeiling : 127
[09/20 23:20:21     93s] (I)       relaxedBottomLayerFloor: 2
[09/20 23:20:21     93s] (I)       numRowsPerGCell        : 1
[09/20 23:20:21     93s] (I)       speedUpLargeDesign     : 0
[09/20 23:20:21     93s] (I)       multiThreadingTA       : 1
[09/20 23:20:21     93s] (I)       blkAwareLayerSwitching : 1
[09/20 23:20:21     93s] (I)       optimizationMode       : false
[09/20 23:20:21     93s] (I)       routeSecondPG          : false
[09/20 23:20:21     93s] (I)       scenicRatioForLayerRelax: 0.00
[09/20 23:20:21     93s] (I)       detourLimitForLayerRelax: 0.00
[09/20 23:20:21     93s] (I)       punchThroughDistance   : 500.00
[09/20 23:20:21     93s] (I)       scenicBound            : 1.15
[09/20 23:20:21     93s] (I)       maxScenicToAvoidBlk    : 100.00
[09/20 23:20:21     93s] (I)       source-to-sink ratio   : 0.00
[09/20 23:20:21     93s] (I)       targetCongestionRatioH : 1.00
[09/20 23:20:21     93s] (I)       targetCongestionRatioV : 1.00
[09/20 23:20:21     93s] (I)       layerCongestionRatio   : 0.70
[09/20 23:20:21     93s] (I)       m1CongestionRatio      : 0.10
[09/20 23:20:21     93s] (I)       m2m3CongestionRatio    : 0.70
[09/20 23:20:21     93s] (I)       localRouteEffort       : 1.00
[09/20 23:20:21     93s] (I)       numSitesBlockedByOneVia: 8.00
[09/20 23:20:21     93s] (I)       supplyScaleFactorH     : 1.00
[09/20 23:20:21     93s] (I)       supplyScaleFactorV     : 1.00
[09/20 23:20:21     93s] (I)       highlight3DOverflowFactor: 0.00
[09/20 23:20:21     93s] (I)       doubleCutViaModelingRatio: 0.00
[09/20 23:20:21     93s] (I)       routeVias              : 
[09/20 23:20:21     93s] (I)       readTROption           : true
[09/20 23:20:21     93s] (I)       extraSpacingFactor     : 1.00
[09/20 23:20:21     93s] [NR-eGR] numTracksPerClockWire  : 0
[09/20 23:20:21     93s] (I)       routeSelectedNetsOnly  : false
[09/20 23:20:21     93s] (I)       clkNetUseMaxDemand     : false
[09/20 23:20:21     93s] (I)       extraDemandForClocks   : 0
[09/20 23:20:21     93s] (I)       steinerRemoveLayers    : false
[09/20 23:20:21     93s] (I)       demoteLayerScenicScale : 1.00
[09/20 23:20:21     93s] (I)       nonpreferLayerCostScale : 100.00
[09/20 23:20:21     93s] (I)       similarTopologyRoutingFast : false
[09/20 23:20:21     93s] (I)       spanningTreeRefinement : false
[09/20 23:20:21     93s] (I)       spanningTreeRefinementAlpha : 0.50
[09/20 23:20:21     93s] (I)       starting read tracks
[09/20 23:20:21     93s] (I)       build grid graph
[09/20 23:20:21     93s] (I)       build grid graph start
[09/20 23:20:21     93s] [NR-eGR] Layer1 has no routable track
[09/20 23:20:21     93s] [NR-eGR] Layer2 has single uniform track structure
[09/20 23:20:21     93s] [NR-eGR] Layer3 has single uniform track structure
[09/20 23:20:21     93s] [NR-eGR] Layer4 has single uniform track structure
[09/20 23:20:21     93s] [NR-eGR] Layer5 has single uniform track structure
[09/20 23:20:21     93s] [NR-eGR] Layer6 has single uniform track structure
[09/20 23:20:21     93s] (I)       build grid graph end
[09/20 23:20:21     93s] (I)       numViaLayers=6
[09/20 23:20:21     93s] (I)       Reading via VIA12_VV for layer: 0 
[09/20 23:20:21     93s] (I)       Reading via VIA2 for layer: 1 
[09/20 23:20:21     93s] (I)       Reading via VIA3 for layer: 2 
[09/20 23:20:21     93s] (I)       Reading via VIA4 for layer: 3 
[09/20 23:20:21     93s] (I)       Reading via VIA5 for layer: 4 
[09/20 23:20:21     93s] (I)       end build via table
[09/20 23:20:21     93s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=999 numBumpBlks=0 numBoundaryFakeBlks=0
[09/20 23:20:21     93s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[09/20 23:20:21     93s] (I)       readDataFromPlaceDB
[09/20 23:20:21     93s] (I)       Read net information..
[09/20 23:20:21     93s] [NR-eGR] Read numTotalNets=160  numIgnoredNets=0
[09/20 23:20:21     93s] (I)       Read testcase time = 0.000 seconds
[09/20 23:20:21     93s] 
[09/20 23:20:21     93s] (I)       read default dcut vias
[09/20 23:20:21     93s] (I)       Reading via VIA12_VV for layer: 0 
[09/20 23:20:21     93s] (I)       Reading via VIA2 for layer: 1 
[09/20 23:20:21     93s] (I)       Reading via VIA3 for layer: 2 
[09/20 23:20:21     93s] (I)       Reading via VIA4 for layer: 3 
[09/20 23:20:21     93s] (I)       Reading via VIA5 for layer: 4 
[09/20 23:20:21     93s] (I)       build grid graph start
[09/20 23:20:21     93s] (I)       build grid graph end
[09/20 23:20:21     93s] (I)       Model blockage into capacity
[09/20 23:20:21     93s] (I)       Read numBlocks=999  numPreroutedWires=0  numCapScreens=0
[09/20 23:20:21     93s] (I)       blocked area on Layer1 : 0  (0.00%)
[09/20 23:20:21     93s] (I)       blocked area on Layer2 : 3495408000  (6.89%)
[09/20 23:20:21     93s] (I)       blocked area on Layer3 : 4137504000  (8.16%)
[09/20 23:20:21     93s] (I)       blocked area on Layer4 : 3495408000  (6.89%)
[09/20 23:20:21     93s] (I)       blocked area on Layer5 : 16518588800  (32.58%)
[09/20 23:20:21     93s] (I)       blocked area on Layer6 : 22787232000  (44.94%)
[09/20 23:20:21     93s] (I)       Modeling time = 0.000 seconds
[09/20 23:20:21     93s] 
[09/20 23:20:21     93s] (I)       Number of ignored nets = 0
[09/20 23:20:21     93s] (I)       Number of fixed nets = 0.  Ignored: Yes
[09/20 23:20:21     93s] (I)       Number of clock nets = 1.  Ignored: No
[09/20 23:20:21     93s] (I)       Number of analog nets = 0.  Ignored: Yes
[09/20 23:20:21     93s] (I)       Number of special nets = 0.  Ignored: Yes
[09/20 23:20:21     93s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[09/20 23:20:21     93s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[09/20 23:20:21     93s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[09/20 23:20:21     93s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[09/20 23:20:21     93s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[09/20 23:20:21     93s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[09/20 23:20:21     93s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1243.0 MB
[09/20 23:20:21     93s] (I)       Ndr track 0 does not exist
[09/20 23:20:21     93s] (I)       Layer1  viaCost=300.00
[09/20 23:20:21     93s] (I)       Layer2  viaCost=100.00
[09/20 23:20:21     93s] (I)       Layer3  viaCost=100.00
[09/20 23:20:21     93s] (I)       Layer4  viaCost=100.00
[09/20 23:20:21     93s] (I)       Layer5  viaCost=200.00
[09/20 23:20:21     93s] (I)       ---------------------Grid Graph Info--------------------
[09/20 23:20:21     93s] (I)       routing area        :  (0, 0) - (240800, 210560)
[09/20 23:20:21     93s] (I)       core area           :  (26880, 26880) - (213920, 183680)
[09/20 23:20:21     93s] (I)       Site Width          :  1120  (dbu)
[09/20 23:20:21     93s] (I)       Row Height          :  7840  (dbu)
[09/20 23:20:21     93s] (I)       GCell Width         :  7840  (dbu)
[09/20 23:20:21     93s] (I)       GCell Height        :  7840  (dbu)
[09/20 23:20:21     93s] (I)       grid                :    31    27     6
[09/20 23:20:21     93s] (I)       vertical capacity   :     0  7840     0  7840     0  7840
[09/20 23:20:21     93s] (I)       horizontal capacity :     0     0  7840     0  7840     0
[09/20 23:20:21     93s] (I)       Default wire width  :   460   560   560   560   560   880
[09/20 23:20:21     93s] (I)       Default wire space  :   460   560   560   560   560   920
[09/20 23:20:21     93s] (I)       Default pitch size  :   920  1120  1120  1120  1120  2240
[09/20 23:20:21     93s] (I)       First Track Coord   :     0   560   560   560   560  2800
[09/20 23:20:21     93s] (I)       Num tracks per GCell:  8.52  7.00  7.00  7.00  7.00  3.50
[09/20 23:20:21     93s] (I)       Total num of tracks :     0   215   188   215   188   107
[09/20 23:20:21     93s] (I)       Num of masks        :     1     1     1     1     1     1
[09/20 23:20:21     93s] (I)       Num of trim masks   :     0     0     0     0     0     0
[09/20 23:20:21     93s] (I)       --------------------------------------------------------
[09/20 23:20:21     93s] 
[09/20 23:20:21     93s] [NR-eGR] ============ Routing rule table ============
[09/20 23:20:21     93s] [NR-eGR] Rule id 0. Nets 160 
[09/20 23:20:21     93s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[09/20 23:20:21     93s] [NR-eGR] Pitch:  L1=920  L2=1120  L3=1120  L4=1120  L5=1120  L6=2240
[09/20 23:20:21     93s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[09/20 23:20:21     93s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[09/20 23:20:21     93s] [NR-eGR] ========================================
[09/20 23:20:21     93s] [NR-eGR] 
[09/20 23:20:21     93s] (I)       After initializing earlyGlobalRoute syMemory usage = 1243.0 MB
[09/20 23:20:21     93s] (I)       Loading and dumping file time : 0.00 seconds
[09/20 23:20:21     93s] (I)       ============= Initialization =============
[09/20 23:20:21     93s] (I)       totalPins=627  totalGlobalPin=626 (99.84%)
[09/20 23:20:21     93s] (I)       total 2D Cap : 21676 = (9697 H, 11979 V)
[09/20 23:20:21     93s] [NR-eGR] Layer group 1: route 160 net(s) in layer range [2, 6]
[09/20 23:20:21     93s] (I)       ============  Phase 1a Route ============
[09/20 23:20:21     93s] (I)       Phase 1a runs 0.00 seconds
[09/20 23:20:21     93s] (I)       Usage: 1349 = (609 H, 740 V) = (6.28% H, 6.18% V) = (2.387e+03um H, 2.901e+03um V)
[09/20 23:20:21     93s] (I)       
[09/20 23:20:21     93s] (I)       ============  Phase 1b Route ============
[09/20 23:20:21     93s] (I)       Usage: 1349 = (609 H, 740 V) = (6.28% H, 6.18% V) = (2.387e+03um H, 2.901e+03um V)
[09/20 23:20:21     93s] (I)       
[09/20 23:20:21     93s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.288080e+03um
[09/20 23:20:21     93s] (I)       ============  Phase 1c Route ============
[09/20 23:20:21     93s] (I)       Usage: 1349 = (609 H, 740 V) = (6.28% H, 6.18% V) = (2.387e+03um H, 2.901e+03um V)
[09/20 23:20:21     93s] (I)       
[09/20 23:20:21     93s] (I)       ============  Phase 1d Route ============
[09/20 23:20:21     93s] (I)       Usage: 1349 = (609 H, 740 V) = (6.28% H, 6.18% V) = (2.387e+03um H, 2.901e+03um V)
[09/20 23:20:21     93s] (I)       
[09/20 23:20:21     93s] (I)       ============  Phase 1e Route ============
[09/20 23:20:21     93s] (I)       Phase 1e runs 0.00 seconds
[09/20 23:20:21     93s] (I)       Usage: 1349 = (609 H, 740 V) = (6.28% H, 6.18% V) = (2.387e+03um H, 2.901e+03um V)
[09/20 23:20:21     93s] (I)       
[09/20 23:20:21     93s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.288080e+03um
[09/20 23:20:21     93s] [NR-eGR] 
[09/20 23:20:21     93s] (I)       ============  Phase 1l Route ============
[09/20 23:20:21     93s] (I)       Phase 1l runs 0.00 seconds
[09/20 23:20:21     93s] (I)       
[09/20 23:20:21     93s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[09/20 23:20:21     93s] [NR-eGR]                OverCon            
[09/20 23:20:21     93s] [NR-eGR]                 #Gcell     %Gcell
[09/20 23:20:21     93s] [NR-eGR] Layer              (1)    OverCon 
[09/20 23:20:21     93s] [NR-eGR] ------------------------------------
[09/20 23:20:21     93s] [NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[09/20 23:20:21     93s] [NR-eGR] Layer2       1( 0.12%)   ( 0.12%) 
[09/20 23:20:21     93s] [NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[09/20 23:20:21     93s] [NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[09/20 23:20:21     93s] [NR-eGR] Layer5       0( 0.00%)   ( 0.00%) 
[09/20 23:20:21     93s] [NR-eGR] Layer6       0( 0.00%)   ( 0.00%) 
[09/20 23:20:21     93s] [NR-eGR] ------------------------------------
[09/20 23:20:21     93s] [NR-eGR] Total        1( 0.03%)   ( 0.03%) 
[09/20 23:20:21     93s] [NR-eGR] 
[09/20 23:20:21     93s] (I)       Total Global Routing Runtime: 0.00 seconds
[09/20 23:20:21     93s] (I)       total 2D Cap : 21958 = (9762 H, 12196 V)
[09/20 23:20:21     93s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[09/20 23:20:21     93s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[09/20 23:20:21     93s] Early Global Route congestion estimation runtime: 0.00 seconds, mem = 1243.0M
[09/20 23:20:21     93s] [hotspot] +------------+---------------+---------------+
[09/20 23:20:21     93s] [hotspot] |            |   max hotspot | total hotspot |
[09/20 23:20:21     93s] [hotspot] +------------+---------------+---------------+
[09/20 23:20:21     93s] [hotspot] | normalized |          0.00 |          0.00 |
[09/20 23:20:21     93s] [hotspot] +------------+---------------+---------------+
[09/20 23:20:21     93s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[09/20 23:20:21     93s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[09/20 23:20:21     93s] Skipped repairing congestion.
[09/20 23:20:21     93s] Starting Early Global Route wiring: mem = 1243.0M
[09/20 23:20:21     93s] (I)       ============= track Assignment ============
[09/20 23:20:21     93s] (I)       extract Global 3D Wires
[09/20 23:20:21     93s] (I)       Extract Global WL : time=0.00
[09/20 23:20:21     93s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer7, numCutBoxes=0)
[09/20 23:20:21     93s] (I)       Initialization real time=0.00 seconds
[09/20 23:20:21     93s] (I)       Run Multi-thread track assignment
[09/20 23:20:21     93s] (I)       merging nets...
[09/20 23:20:21     93s] (I)       merging nets done
[09/20 23:20:21     93s] (I)       Kernel real time=0.00 seconds
[09/20 23:20:21     93s] (I)       End Greedy Track Assignment
[09/20 23:20:21     93s] [NR-eGR] --------------------------------------------------------------------------
[09/20 23:20:21     93s] [NR-eGR] Layer1(METAL1)(F) length: 0.000000e+00um, number of vias: 561
[09/20 23:20:21     93s] [NR-eGR] Layer2(METAL2)(V) length: 2.596160e+03um, number of vias: 971
[09/20 23:20:21     93s] [NR-eGR] Layer3(METAL3)(H) length: 2.548840e+03um, number of vias: 78
[09/20 23:20:21     93s] [NR-eGR] Layer4(METAL4)(V) length: 4.751595e+02um, number of vias: 15
[09/20 23:20:21     93s] [NR-eGR] Layer5(METAL5)(H) length: 7.419950e+01um, number of vias: 4
[09/20 23:20:21     93s] [NR-eGR] Layer6(METAL6)(V) length: 3.528000e+01um, number of vias: 0
[09/20 23:20:21     93s] [NR-eGR] Total length: 5.729639e+03um, number of vias: 1629
[09/20 23:20:21     93s] [NR-eGR] --------------------------------------------------------------------------
[09/20 23:20:21     93s] [NR-eGR] Total clock nets wire length: 4.040400e+02um 
[09/20 23:20:21     93s] [NR-eGR] --------------------------------------------------------------------------
[09/20 23:20:21     93s] Early Global Route wiring runtime: 0.01 seconds, mem = 1228.8M
[09/20 23:20:21     93s] End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
[09/20 23:20:21     93s] Start to check current routing status for nets...
[09/20 23:20:21     93s] All nets are already routed correctly.
[09/20 23:20:21     93s] End to check current routing status for nets (mem=1228.8M)
[09/20 23:20:21     93s] Extraction called for design 'uart' of instances=152 and nets=188 using extraction engine 'preRoute' .
[09/20 23:20:21     93s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[09/20 23:20:21     93s] Type 'man IMPEXT-3530' for more detail.
[09/20 23:20:21     93s] PreRoute RC Extraction called for design uart.
[09/20 23:20:21     93s] RC Extraction called in multi-corner(1) mode.
[09/20 23:20:21     93s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[09/20 23:20:21     93s] Type 'man IMPEXT-6197' for more detail.
[09/20 23:20:21     93s] RCMode: PreRoute
[09/20 23:20:21     93s]       RC Corner Indexes            0   
[09/20 23:20:21     93s] Capacitance Scaling Factor   : 1.00000 
[09/20 23:20:21     93s] Resistance Scaling Factor    : 1.00000 
[09/20 23:20:21     93s] Clock Cap. Scaling Factor    : 1.00000 
[09/20 23:20:21     93s] Clock Res. Scaling Factor    : 1.00000 
[09/20 23:20:21     93s] Shrink Factor                : 1.00000
[09/20 23:20:21     93s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[09/20 23:20:21     93s] Updating RC grid for preRoute extraction ...
[09/20 23:20:21     93s] Initializing multi-corner resistance tables ...
[09/20 23:20:21     93s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1228.844M)
[09/20 23:20:21     93s] Compute RC Scale Done ...
[09/20 23:20:21     93s] **optDesign ... cpu = 0:00:11, real = 0:00:12, mem = 972.6M, totSessionCpu=0:01:33 **
[09/20 23:20:21     93s] #################################################################################
[09/20 23:20:21     93s] # Design Stage: PreRoute
[09/20 23:20:21     93s] # Design Name: uart
[09/20 23:20:21     93s] # Design Mode: 90nm
[09/20 23:20:21     93s] # Analysis Mode: MMMC Non-OCV 
[09/20 23:20:21     93s] # Parasitics Mode: No SPEF/RCDB
[09/20 23:20:21     93s] # Signoff Settings: SI Off 
[09/20 23:20:21     93s] #################################################################################
[09/20 23:20:21     93s] AAE_INFO: 1 threads acquired from CTE.
[09/20 23:20:21     93s] Calculate delays in Single mode...
[09/20 23:20:21     93s] Topological Sorting (REAL = 0:00:00.0, MEM = 1239.2M, InitMEM = 1239.2M)
[09/20 23:20:21     93s] Start delay calculation (fullDC) (1 T). (MEM=1239.22)
[09/20 23:20:21     93s] End AAE Lib Interpolated Model. (MEM=1239.22 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/20 23:20:21     93s] Total number of fetched objects 165
[09/20 23:20:21     93s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/20 23:20:21     93s] End delay calculation. (MEM=1303.99 CPU=0:00:00.0 REAL=0:00:00.0)
[09/20 23:20:21     93s] End delay calculation (fullDC). (MEM=1303.99 CPU=0:00:00.1 REAL=0:00:00.0)
[09/20 23:20:21     93s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1304.0M) ***
[09/20 23:20:21     93s] *** Timing Is met
[09/20 23:20:21     93s] *** Check timing (0:00:00.0)
[09/20 23:20:21     93s] *** Timing Is met
[09/20 23:20:21     93s] *** Check timing (0:00:00.0)
[09/20 23:20:21     93s] Info: 8 top-level, potential tri-state nets excluded from IPO operation.
[09/20 23:20:21     93s] Info: 1 clock net  excluded from IPO operation.
[09/20 23:20:21     93s] ### Creating LA Mngr. totSessionCpu=0:01:34 mem=1304.0M
[09/20 23:20:21     93s] ### Creating LA Mngr, finished. totSessionCpu=0:01:34 mem=1304.0M
[09/20 23:20:21     93s] PhyDesignGrid: maxLocalDensity 0.98
[09/20 23:20:21     93s] ### Creating PhyDesignMc. totSessionCpu=0:01:34 mem=1380.3M
[09/20 23:20:21     93s] Core basic site is core7T
[09/20 23:20:21     93s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/20 23:20:21     93s] Mark StBox On SiteArr starts
[09/20 23:20:21     93s] Mark StBox On SiteArr ends
[09/20 23:20:21     93s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1380.3MB).
[09/20 23:20:21     93s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:34 mem=1380.3M
[09/20 23:20:21     93s] Begin: Area Reclaim Optimization
[09/20 23:20:21     93s] 
[09/20 23:20:21     93s] Creating Lib Analyzer ...
[09/20 23:20:21     93s] Total number of usable buffers from Lib Analyzer: 20 ( DEL01BWP7T DEL015BWP7T CKBD1BWP7T CKBD0BWP7T BUFFD1BWP7T BUFFD0BWP7T BUFFD1P5BWP7T CKBD2BWP7T BUFFD2BWP7T BUFFD3BWP7T BUFFD2P5BWP7T CKBD3BWP7T CKBD4BWP7T BUFFD4BWP7T BUFFD5BWP7T BUFFD6BWP7T BUFFD8BWP7T BUFFD10BWP7T CKBD12BWP7T BUFFD12BWP7T)
[09/20 23:20:21     93s] Total number of usable inverters from Lib Analyzer: 19 ( INVD1BWP7T INVD0BWP7T CKND1BWP7T CKND0BWP7T INVD2BWP7T INVD1P5BWP7T CKND2BWP7T INVD2P5BWP7T INVD3BWP7T CKND3BWP7T INVD4BWP7T CKND4BWP7T INVD5BWP7T INVD6BWP7T CKND6BWP7T INVD8BWP7T CKND8BWP7T CKND10BWP7T CKND12BWP7T)
[09/20 23:20:21     93s] Total number of usable delay cells from Lib Analyzer: 5 ( DEL0BWP7T DEL1BWP7T DEL2BWP7T DEL3BWP7T DEL4BWP7T)
[09/20 23:20:21     93s] 
[09/20 23:20:22     94s] Creating Lib Analyzer, finished. 
[09/20 23:20:22     94s] 
[09/20 23:20:22     94s] #optDebug: {2, 1.000, 0.8500} {3, 0.784, 0.8500} {4, 0.567, 0.8500} {5, 0.135, 0.5441} {6, 0.135, 0.5441} 
[09/20 23:20:22     94s] ### Creating LA Mngr. totSessionCpu=0:01:34 mem=1396.3M
[09/20 23:20:22     94s] ### Creating LA Mngr, finished. totSessionCpu=0:01:34 mem=1396.3M
[09/20 23:20:22     94s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 66.17
[09/20 23:20:22     94s] +----------+---------+--------+--------+------------+--------+
[09/20 23:20:22     94s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[09/20 23:20:22     94s] +----------+---------+--------+--------+------------+--------+
[09/20 23:20:22     94s] |    66.17%|        -|   0.000|   0.000|   0:00:00.0| 1396.3M|
[09/20 23:20:22     94s] #optDebug: <stH: 3.9200 MiSeL: 129.0925>
[09/20 23:20:22     94s] |    66.17%|        0|   0.000|   0.000|   0:00:00.0| 1396.3M|
[09/20 23:20:22     94s] |    66.17%|        0|   0.000|   0.000|   0:00:00.0| 1396.3M|
[09/20 23:20:22     94s] |    66.14%|        1|   0.000|   0.000|   0:00:00.0| 1398.3M|
[09/20 23:20:22     94s] |    66.14%|        0|   0.000|   0.000|   0:00:00.0| 1398.3M|
[09/20 23:20:22     94s] #optDebug: <stH: 3.9200 MiSeL: 129.0925>
[09/20 23:20:22     94s] |    66.14%|        0|   0.000|   0.000|   0:00:00.0| 1398.3M|
[09/20 23:20:22     94s] +----------+---------+--------+--------+------------+--------+
[09/20 23:20:22     94s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 66.14
[09/20 23:20:22     94s] 
[09/20 23:20:22     94s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 1 **
[09/20 23:20:22     94s] --------------------------------------------------------------
[09/20 23:20:22     94s] |                                   | Total     | Sequential |
[09/20 23:20:22     94s] --------------------------------------------------------------
[09/20 23:20:22     94s] | Num insts resized                 |       1  |       0    |
[09/20 23:20:22     94s] | Num insts undone                  |       0  |       0    |
[09/20 23:20:22     94s] | Num insts Downsized               |       1  |       0    |
[09/20 23:20:22     94s] | Num insts Samesized               |       0  |       0    |
[09/20 23:20:22     94s] | Num insts Upsized                 |       0  |       0    |
[09/20 23:20:22     94s] | Num multiple commits+uncommits    |       0  |       -    |
[09/20 23:20:22     94s] --------------------------------------------------------------
[09/20 23:20:22     94s] **** Begin NDR-Layer Usage Statistics ****
[09/20 23:20:22     94s] 0 Ndr or Layer constraints added by optimization 
[09/20 23:20:22     94s] **** End NDR-Layer Usage Statistics ****
[09/20 23:20:22     94s] ** Finished Core Area Reclaim Optimization (cpu = 0:00:01.1) (real = 0:00:01.0) **
[09/20 23:20:22     94s] *** Starting refinePlace (0:01:35 mem=1398.3M) ***
[09/20 23:20:22     94s] Total net bbox length = 4.633e+03 (2.105e+03 2.528e+03) (ext = 1.557e+03)
[09/20 23:20:22     94s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/20 23:20:22     94s] Starting refinePlace ...
[09/20 23:20:22     94s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/20 23:20:22     94s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1398.3MB) @(0:01:35 - 0:01:35).
[09/20 23:20:22     94s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/20 23:20:22     94s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1398.3MB
[09/20 23:20:22     94s] Statistics of distance of Instance movement in refine placement:
[09/20 23:20:22     94s]   maximum (X+Y) =         0.00 um
[09/20 23:20:22     94s]   mean    (X+Y) =         0.00 um
[09/20 23:20:22     94s] Summary Report:
[09/20 23:20:22     94s] Instances move: 0 (out of 152 movable)
[09/20 23:20:22     94s] Instances flipped: 0
[09/20 23:20:22     94s] Mean displacement: 0.00 um
[09/20 23:20:22     94s] Max displacement: 0.00 um 
[09/20 23:20:22     94s] Total instances moved : 0
[09/20 23:20:22     94s] Total net bbox length = 4.633e+03 (2.105e+03 2.528e+03) (ext = 1.557e+03)
[09/20 23:20:22     94s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1398.3MB
[09/20 23:20:22     94s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1398.3MB) @(0:01:35 - 0:01:35).
[09/20 23:20:22     94s] *** Finished refinePlace (0:01:35 mem=1398.3M) ***
[09/20 23:20:22     94s] *** maximum move = 0.00 um ***
[09/20 23:20:22     94s] *** Finished re-routing un-routed nets (1398.3M) ***
[09/20 23:20:22     94s] 
[09/20 23:20:22     94s] *** Finish Physical Update (cpu=0:00:00.0 real=0:00:00.0 mem=1398.3M) ***
[09/20 23:20:22     94s] *** Finished Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=1248.76M, totSessionCpu=0:01:35).
[09/20 23:20:22     94s] ### Creating LA Mngr. totSessionCpu=0:01:35 mem=1248.8M
[09/20 23:20:22     94s] ### Creating LA Mngr, finished. totSessionCpu=0:01:35 mem=1248.8M
[09/20 23:20:22     94s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[09/20 23:20:22     94s] [NR-eGR] Detected a user setting of 'setNanoRouteMode -routeTopRoutingLayer 15' which was translated to 'setRouteMode -earlyGlobalMaxRouteLayer 15'.
[09/20 23:20:22     94s] [PSP]     Started earlyGlobalRoute kernel
[09/20 23:20:22     94s] [PSP]     Initial Peak syMemory usage = 1248.8 MB
[09/20 23:20:22     94s] (I)       Reading DB...
[09/20 23:20:22     94s] (I)       before initializing RouteDB syMemory usage = 1248.8 MB
[09/20 23:20:22     94s] (I)       congestionReportName   : 
[09/20 23:20:22     94s] (I)       layerRangeFor2DCongestion : 
[09/20 23:20:22     94s] (I)       buildTerm2TermWires    : 1
[09/20 23:20:22     94s] (I)       doTrackAssignment      : 1
[09/20 23:20:22     94s] (I)       dumpBookshelfFiles     : 0
[09/20 23:20:22     94s] (I)       numThreads             : 1
[09/20 23:20:22     94s] (I)       bufferingAwareRouting  : false
[09/20 23:20:22     94s] [NR-eGR] honorMsvRouteConstraint: false
[09/20 23:20:22     94s] (I)       honorPin               : false
[09/20 23:20:22     94s] (I)       honorPinGuide          : true
[09/20 23:20:22     94s] (I)       honorPartition         : false
[09/20 23:20:22     94s] (I)       allowPartitionCrossover: false
[09/20 23:20:22     94s] (I)       honorSingleEntry       : true
[09/20 23:20:22     94s] (I)       honorSingleEntryStrong : true
[09/20 23:20:22     94s] (I)       handleViaSpacingRule   : false
[09/20 23:20:22     94s] (I)       handleEolSpacingRule   : false
[09/20 23:20:22     94s] (I)       PDConstraint           : none
[09/20 23:20:22     94s] (I)       expBetterNDRHandling   : false
[09/20 23:20:22     94s] [NR-eGR] honorClockSpecNDR      : 0
[09/20 23:20:22     94s] (I)       routingEffortLevel     : 3
[09/20 23:20:22     94s] (I)       effortLevel            : standard
[09/20 23:20:22     94s] [NR-eGR] minRouteLayer          : 2
[09/20 23:20:22     94s] [NR-eGR] maxRouteLayer          : 15
[09/20 23:20:22     94s] (I)       relaxedTopLayerCeiling : 127
[09/20 23:20:22     94s] (I)       relaxedBottomLayerFloor: 2
[09/20 23:20:22     94s] (I)       numRowsPerGCell        : 1
[09/20 23:20:22     94s] (I)       speedUpLargeDesign     : 0
[09/20 23:20:22     94s] (I)       multiThreadingTA       : 1
[09/20 23:20:22     94s] (I)       blkAwareLayerSwitching : 1
[09/20 23:20:22     94s] (I)       optimizationMode       : false
[09/20 23:20:22     94s] (I)       routeSecondPG          : false
[09/20 23:20:22     94s] (I)       scenicRatioForLayerRelax: 0.00
[09/20 23:20:22     94s] (I)       detourLimitForLayerRelax: 0.00
[09/20 23:20:22     94s] (I)       punchThroughDistance   : 500.00
[09/20 23:20:22     94s] (I)       scenicBound            : 1.15
[09/20 23:20:22     94s] (I)       maxScenicToAvoidBlk    : 100.00
[09/20 23:20:22     94s] (I)       source-to-sink ratio   : 0.00
[09/20 23:20:22     94s] (I)       targetCongestionRatioH : 1.00
[09/20 23:20:22     94s] (I)       targetCongestionRatioV : 1.00
[09/20 23:20:22     94s] (I)       layerCongestionRatio   : 0.70
[09/20 23:20:22     94s] (I)       m1CongestionRatio      : 0.10
[09/20 23:20:22     94s] (I)       m2m3CongestionRatio    : 0.70
[09/20 23:20:22     94s] (I)       localRouteEffort       : 1.00
[09/20 23:20:22     94s] (I)       numSitesBlockedByOneVia: 8.00
[09/20 23:20:22     94s] (I)       supplyScaleFactorH     : 1.00
[09/20 23:20:22     94s] (I)       supplyScaleFactorV     : 1.00
[09/20 23:20:22     94s] (I)       highlight3DOverflowFactor: 0.00
[09/20 23:20:22     94s] (I)       doubleCutViaModelingRatio: 0.00
[09/20 23:20:22     94s] (I)       routeVias              : 
[09/20 23:20:22     94s] (I)       readTROption           : true
[09/20 23:20:22     94s] (I)       extraSpacingFactor     : 1.00
[09/20 23:20:22     94s] [NR-eGR] numTracksPerClockWire  : 0
[09/20 23:20:22     94s] (I)       routeSelectedNetsOnly  : false
[09/20 23:20:22     94s] (I)       clkNetUseMaxDemand     : false
[09/20 23:20:22     94s] (I)       extraDemandForClocks   : 0
[09/20 23:20:22     94s] (I)       steinerRemoveLayers    : false
[09/20 23:20:22     94s] (I)       demoteLayerScenicScale : 1.00
[09/20 23:20:22     94s] (I)       nonpreferLayerCostScale : 100.00
[09/20 23:20:22     94s] (I)       similarTopologyRoutingFast : false
[09/20 23:20:22     94s] (I)       spanningTreeRefinement : false
[09/20 23:20:22     94s] (I)       spanningTreeRefinementAlpha : 0.50
[09/20 23:20:22     94s] (I)       starting read tracks
[09/20 23:20:22     94s] (I)       build grid graph
[09/20 23:20:22     94s] (I)       build grid graph start
[09/20 23:20:22     94s] [NR-eGR] Layer1 has no routable track
[09/20 23:20:22     94s] [NR-eGR] Layer2 has single uniform track structure
[09/20 23:20:22     94s] [NR-eGR] Layer3 has single uniform track structure
[09/20 23:20:22     94s] [NR-eGR] Layer4 has single uniform track structure
[09/20 23:20:22     94s] [NR-eGR] Layer5 has single uniform track structure
[09/20 23:20:22     94s] [NR-eGR] Layer6 has single uniform track structure
[09/20 23:20:22     94s] (I)       build grid graph end
[09/20 23:20:22     94s] (I)       numViaLayers=6
[09/20 23:20:22     94s] (I)       Reading via VIA12_VV for layer: 0 
[09/20 23:20:22     94s] (I)       Reading via VIA2 for layer: 1 
[09/20 23:20:22     94s] (I)       Reading via VIA3 for layer: 2 
[09/20 23:20:22     94s] (I)       Reading via VIA4 for layer: 3 
[09/20 23:20:22     94s] (I)       Reading via VIA5 for layer: 4 
[09/20 23:20:22     94s] (I)       end build via table
[09/20 23:20:22     94s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=999 numBumpBlks=0 numBoundaryFakeBlks=0
[09/20 23:20:22     94s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[09/20 23:20:22     94s] (I)       readDataFromPlaceDB
[09/20 23:20:22     94s] (I)       Read net information..
[09/20 23:20:22     94s] [NR-eGR] Read numTotalNets=160  numIgnoredNets=0
[09/20 23:20:22     94s] (I)       Read testcase time = 0.000 seconds
[09/20 23:20:22     94s] 
[09/20 23:20:22     94s] (I)       read default dcut vias
[09/20 23:20:22     94s] (I)       Reading via VIA12_VV for layer: 0 
[09/20 23:20:22     94s] (I)       Reading via VIA2 for layer: 1 
[09/20 23:20:22     94s] (I)       Reading via VIA3 for layer: 2 
[09/20 23:20:22     94s] (I)       Reading via VIA4 for layer: 3 
[09/20 23:20:22     94s] (I)       Reading via VIA5 for layer: 4 
[09/20 23:20:22     94s] (I)       build grid graph start
[09/20 23:20:22     94s] (I)       build grid graph end
[09/20 23:20:22     94s] (I)       Model blockage into capacity
[09/20 23:20:22     94s] (I)       Read numBlocks=999  numPreroutedWires=0  numCapScreens=0
[09/20 23:20:22     94s] (I)       blocked area on Layer1 : 0  (0.00%)
[09/20 23:20:22     94s] (I)       blocked area on Layer2 : 3495408000  (6.89%)
[09/20 23:20:22     94s] (I)       blocked area on Layer3 : 4137504000  (8.16%)
[09/20 23:20:22     94s] (I)       blocked area on Layer4 : 3495408000  (6.89%)
[09/20 23:20:22     94s] (I)       blocked area on Layer5 : 16518588800  (32.58%)
[09/20 23:20:22     94s] (I)       blocked area on Layer6 : 22787232000  (44.94%)
[09/20 23:20:22     94s] (I)       Modeling time = 0.000 seconds
[09/20 23:20:22     94s] 
[09/20 23:20:22     94s] (I)       Number of ignored nets = 0
[09/20 23:20:22     94s] (I)       Number of fixed nets = 0.  Ignored: Yes
[09/20 23:20:22     94s] (I)       Number of clock nets = 1.  Ignored: No
[09/20 23:20:22     94s] (I)       Number of analog nets = 0.  Ignored: Yes
[09/20 23:20:22     94s] (I)       Number of special nets = 0.  Ignored: Yes
[09/20 23:20:22     94s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[09/20 23:20:22     94s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[09/20 23:20:22     94s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[09/20 23:20:22     94s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[09/20 23:20:22     94s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[09/20 23:20:22     94s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[09/20 23:20:22     94s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1248.8 MB
[09/20 23:20:22     94s] (I)       Ndr track 0 does not exist
[09/20 23:20:22     94s] (I)       Layer1  viaCost=300.00
[09/20 23:20:22     94s] (I)       Layer2  viaCost=100.00
[09/20 23:20:22     94s] (I)       Layer3  viaCost=100.00
[09/20 23:20:22     94s] (I)       Layer4  viaCost=100.00
[09/20 23:20:22     94s] (I)       Layer5  viaCost=200.00
[09/20 23:20:22     94s] (I)       ---------------------Grid Graph Info--------------------
[09/20 23:20:22     94s] (I)       routing area        :  (0, 0) - (240800, 210560)
[09/20 23:20:22     94s] (I)       core area           :  (26880, 26880) - (213920, 183680)
[09/20 23:20:22     94s] (I)       Site Width          :  1120  (dbu)
[09/20 23:20:22     94s] (I)       Row Height          :  7840  (dbu)
[09/20 23:20:22     94s] (I)       GCell Width         :  7840  (dbu)
[09/20 23:20:22     94s] (I)       GCell Height        :  7840  (dbu)
[09/20 23:20:22     94s] (I)       grid                :    31    27     6
[09/20 23:20:22     94s] (I)       vertical capacity   :     0  7840     0  7840     0  7840
[09/20 23:20:22     94s] (I)       horizontal capacity :     0     0  7840     0  7840     0
[09/20 23:20:22     94s] (I)       Default wire width  :   460   560   560   560   560   880
[09/20 23:20:22     94s] (I)       Default wire space  :   460   560   560   560   560   920
[09/20 23:20:22     94s] (I)       Default pitch size  :   920  1120  1120  1120  1120  2240
[09/20 23:20:22     94s] (I)       First Track Coord   :     0   560   560   560   560  2800
[09/20 23:20:22     94s] (I)       Num tracks per GCell:  8.52  7.00  7.00  7.00  7.00  3.50
[09/20 23:20:22     94s] (I)       Total num of tracks :     0   215   188   215   188   107
[09/20 23:20:22     94s] (I)       Num of masks        :     1     1     1     1     1     1
[09/20 23:20:22     94s] (I)       Num of trim masks   :     0     0     0     0     0     0
[09/20 23:20:22     94s] (I)       --------------------------------------------------------
[09/20 23:20:22     94s] 
[09/20 23:20:22     94s] [NR-eGR] ============ Routing rule table ============
[09/20 23:20:22     94s] [NR-eGR] Rule id 0. Nets 160 
[09/20 23:20:22     94s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[09/20 23:20:22     94s] [NR-eGR] Pitch:  L1=920  L2=1120  L3=1120  L4=1120  L5=1120  L6=2240
[09/20 23:20:22     94s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[09/20 23:20:22     94s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[09/20 23:20:22     94s] [NR-eGR] ========================================
[09/20 23:20:22     94s] [NR-eGR] 
[09/20 23:20:22     94s] (I)       After initializing earlyGlobalRoute syMemory usage = 1248.8 MB
[09/20 23:20:22     94s] (I)       Loading and dumping file time : 0.00 seconds
[09/20 23:20:22     94s] (I)       ============= Initialization =============
[09/20 23:20:22     94s] (I)       totalPins=627  totalGlobalPin=626 (99.84%)
[09/20 23:20:22     94s] (I)       total 2D Cap : 21676 = (9697 H, 11979 V)
[09/20 23:20:22     94s] [NR-eGR] Layer group 1: route 160 net(s) in layer range [2, 6]
[09/20 23:20:22     94s] (I)       ============  Phase 1a Route ============
[09/20 23:20:22     94s] (I)       Phase 1a runs 0.00 seconds
[09/20 23:20:22     94s] (I)       Usage: 1349 = (609 H, 740 V) = (6.28% H, 6.18% V) = (2.387e+03um H, 2.901e+03um V)
[09/20 23:20:22     94s] (I)       
[09/20 23:20:22     94s] (I)       ============  Phase 1b Route ============
[09/20 23:20:22     94s] (I)       Usage: 1349 = (609 H, 740 V) = (6.28% H, 6.18% V) = (2.387e+03um H, 2.901e+03um V)
[09/20 23:20:22     94s] (I)       
[09/20 23:20:22     94s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.288080e+03um
[09/20 23:20:22     94s] (I)       ============  Phase 1c Route ============
[09/20 23:20:22     94s] (I)       Usage: 1349 = (609 H, 740 V) = (6.28% H, 6.18% V) = (2.387e+03um H, 2.901e+03um V)
[09/20 23:20:22     94s] (I)       
[09/20 23:20:22     94s] (I)       ============  Phase 1d Route ============
[09/20 23:20:22     94s] (I)       Usage: 1349 = (609 H, 740 V) = (6.28% H, 6.18% V) = (2.387e+03um H, 2.901e+03um V)
[09/20 23:20:22     94s] (I)       
[09/20 23:20:22     94s] (I)       ============  Phase 1e Route ============
[09/20 23:20:22     94s] (I)       Phase 1e runs 0.00 seconds
[09/20 23:20:22     94s] (I)       Usage: 1349 = (609 H, 740 V) = (6.28% H, 6.18% V) = (2.387e+03um H, 2.901e+03um V)
[09/20 23:20:22     94s] (I)       
[09/20 23:20:22     94s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.288080e+03um
[09/20 23:20:22     94s] [NR-eGR] 
[09/20 23:20:22     94s] (I)       ============  Phase 1l Route ============
[09/20 23:20:22     94s] (I)       Phase 1l runs 0.00 seconds
[09/20 23:20:22     94s] (I)       
[09/20 23:20:22     94s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[09/20 23:20:22     94s] [NR-eGR]                OverCon            
[09/20 23:20:22     94s] [NR-eGR]                 #Gcell     %Gcell
[09/20 23:20:22     94s] [NR-eGR] Layer              (1)    OverCon 
[09/20 23:20:22     94s] [NR-eGR] ------------------------------------
[09/20 23:20:22     94s] [NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[09/20 23:20:22     94s] [NR-eGR] Layer2       1( 0.12%)   ( 0.12%) 
[09/20 23:20:22     94s] [NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[09/20 23:20:22     94s] [NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[09/20 23:20:22     94s] [NR-eGR] Layer5       0( 0.00%)   ( 0.00%) 
[09/20 23:20:22     94s] [NR-eGR] Layer6       0( 0.00%)   ( 0.00%) 
[09/20 23:20:22     94s] [NR-eGR] ------------------------------------
[09/20 23:20:22     94s] [NR-eGR] Total        1( 0.03%)   ( 0.03%) 
[09/20 23:20:22     94s] [NR-eGR] 
[09/20 23:20:22     94s] (I)       Total Global Routing Runtime: 0.00 seconds
[09/20 23:20:22     94s] (I)       total 2D Cap : 21958 = (9762 H, 12196 V)
[09/20 23:20:22     94s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[09/20 23:20:22     94s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[09/20 23:20:22     94s] (I)       ============= track Assignment ============
[09/20 23:20:22     94s] (I)       extract Global 3D Wires
[09/20 23:20:22     94s] (I)       Extract Global WL : time=0.00
[09/20 23:20:22     94s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer7, numCutBoxes=0)
[09/20 23:20:22     94s] (I)       Initialization real time=0.00 seconds
[09/20 23:20:22     94s] (I)       Run Multi-thread track assignment
[09/20 23:20:22     94s] (I)       merging nets...
[09/20 23:20:22     94s] (I)       merging nets done
[09/20 23:20:22     94s] (I)       Kernel real time=0.00 seconds
[09/20 23:20:22     94s] (I)       End Greedy Track Assignment
[09/20 23:20:22     94s] [NR-eGR] --------------------------------------------------------------------------
[09/20 23:20:22     94s] [NR-eGR] Layer1(METAL1)(F) length: 0.000000e+00um, number of vias: 561
[09/20 23:20:22     94s] [NR-eGR] Layer2(METAL2)(V) length: 2.596160e+03um, number of vias: 971
[09/20 23:20:22     94s] [NR-eGR] Layer3(METAL3)(H) length: 2.548840e+03um, number of vias: 78
[09/20 23:20:22     94s] [NR-eGR] Layer4(METAL4)(V) length: 4.751595e+02um, number of vias: 15
[09/20 23:20:22     94s] [NR-eGR] Layer5(METAL5)(H) length: 7.419950e+01um, number of vias: 4
[09/20 23:20:22     94s] [NR-eGR] Layer6(METAL6)(V) length: 3.528000e+01um, number of vias: 0
[09/20 23:20:22     94s] [NR-eGR] Total length: 5.729639e+03um, number of vias: 1629
[09/20 23:20:22     94s] [NR-eGR] --------------------------------------------------------------------------
[09/20 23:20:22     94s] [NR-eGR] Total clock nets wire length: 4.040400e+02um 
[09/20 23:20:22     94s] [NR-eGR] --------------------------------------------------------------------------
[09/20 23:20:22     94s] [NR-eGR] End Peak syMemory usage = 1234.6 MB
[09/20 23:20:22     94s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.01 seconds
[09/20 23:20:22     94s] Extraction called for design 'uart' of instances=152 and nets=188 using extraction engine 'preRoute' .
[09/20 23:20:22     94s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[09/20 23:20:22     94s] Type 'man IMPEXT-3530' for more detail.
[09/20 23:20:22     94s] PreRoute RC Extraction called for design uart.
[09/20 23:20:22     94s] RC Extraction called in multi-corner(1) mode.
[09/20 23:20:22     94s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[09/20 23:20:22     94s] Type 'man IMPEXT-6197' for more detail.
[09/20 23:20:22     94s] RCMode: PreRoute
[09/20 23:20:22     94s]       RC Corner Indexes            0   
[09/20 23:20:22     94s] Capacitance Scaling Factor   : 1.00000 
[09/20 23:20:22     94s] Resistance Scaling Factor    : 1.00000 
[09/20 23:20:22     94s] Clock Cap. Scaling Factor    : 1.00000 
[09/20 23:20:22     94s] Clock Res. Scaling Factor    : 1.00000 
[09/20 23:20:22     94s] Shrink Factor                : 1.00000
[09/20 23:20:22     94s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[09/20 23:20:22     94s] Updating RC grid for preRoute extraction ...
[09/20 23:20:22     94s] Initializing multi-corner resistance tables ...
[09/20 23:20:22     94s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1234.625M)
[09/20 23:20:22     94s] Compute RC Scale Done ...
[09/20 23:20:22     94s] [hotspot] +------------+---------------+---------------+
[09/20 23:20:22     94s] [hotspot] |            |   max hotspot | total hotspot |
[09/20 23:20:22     94s] [hotspot] +------------+---------------+---------------+
[09/20 23:20:22     94s] [hotspot] | normalized |          0.00 |          0.00 |
[09/20 23:20:22     94s] [hotspot] +------------+---------------+---------------+
[09/20 23:20:22     94s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[09/20 23:20:22     94s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[09/20 23:20:22     94s] #################################################################################
[09/20 23:20:22     94s] # Design Stage: PreRoute
[09/20 23:20:22     94s] # Design Name: uart
[09/20 23:20:22     94s] # Design Mode: 90nm
[09/20 23:20:22     94s] # Analysis Mode: MMMC Non-OCV 
[09/20 23:20:22     94s] # Parasitics Mode: No SPEF/RCDB
[09/20 23:20:22     94s] # Signoff Settings: SI Off 
[09/20 23:20:22     94s] #################################################################################
[09/20 23:20:22     94s] AAE_INFO: 1 threads acquired from CTE.
[09/20 23:20:22     94s] Calculate delays in Single mode...
[09/20 23:20:22     94s] Topological Sorting (REAL = 0:00:00.0, MEM = 1304.0M, InitMEM = 1304.0M)
[09/20 23:20:22     94s] Start delay calculation (fullDC) (1 T). (MEM=1303.99)
[09/20 23:20:22     94s] End AAE Lib Interpolated Model. (MEM=1303.99 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/20 23:20:22     94s] Total number of fetched objects 165
[09/20 23:20:22     94s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/20 23:20:22     94s] End delay calculation. (MEM=1303.99 CPU=0:00:00.0 REAL=0:00:00.0)
[09/20 23:20:22     94s] End delay calculation (fullDC). (MEM=1303.99 CPU=0:00:00.1 REAL=0:00:00.0)
[09/20 23:20:22     94s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1304.0M) ***
[09/20 23:20:22     94s] Begin: GigaOpt postEco DRV Optimization
[09/20 23:20:22     94s] Info: 8 top-level, potential tri-state nets excluded from IPO operation.
[09/20 23:20:22     94s] Info: 1 clock net  excluded from IPO operation.
[09/20 23:20:22     94s] PhyDesignGrid: maxLocalDensity 0.98
[09/20 23:20:22     94s] ### Creating PhyDesignMc. totSessionCpu=0:01:35 mem=1304.0M
[09/20 23:20:22     94s] Core basic site is core7T
[09/20 23:20:22     94s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/20 23:20:22     94s] Mark StBox On SiteArr starts
[09/20 23:20:22     94s] Mark StBox On SiteArr ends
[09/20 23:20:22     94s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1304.0MB).
[09/20 23:20:22     94s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:35 mem=1304.0M
[09/20 23:20:22     94s] 
[09/20 23:20:22     94s] #optDebug: {2, 1.000, 0.8500} {3, 0.784, 0.8500} {4, 0.567, 0.8500} {5, 0.135, 0.4353} {6, 0.135, 0.4353} 
[09/20 23:20:22     94s] ### Creating LA Mngr. totSessionCpu=0:01:35 mem=1304.0M
[09/20 23:20:22     94s] ### Creating LA Mngr, finished. totSessionCpu=0:01:35 mem=1304.0M
[09/20 23:20:23     95s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/20 23:20:23     95s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[09/20 23:20:23     95s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/20 23:20:23     95s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[09/20 23:20:23     95s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/20 23:20:23     95s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[09/20 23:20:23     95s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|   269.55|     0.00|       0|       0|       0|  66.14|          |         |
[09/20 23:20:23     95s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[09/20 23:20:23     95s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|   269.55|     0.00|       0|       0|       0|  66.14| 0:00:00.0|  1380.3M|
[09/20 23:20:23     95s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/20 23:20:23     95s] **** Begin NDR-Layer Usage Statistics ****
[09/20 23:20:23     95s] 0 Ndr or Layer constraints added by optimization 
[09/20 23:20:23     95s] **** End NDR-Layer Usage Statistics ****
[09/20 23:20:23     95s] 
[09/20 23:20:23     95s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1380.3M) ***
[09/20 23:20:23     95s] 
[09/20 23:20:23     95s] End: GigaOpt postEco DRV Optimization
[09/20 23:20:23     95s] **INFO: Flow update: Design timing is met.
[09/20 23:20:23     95s] **INFO: Flow update: Design timing is met.
[09/20 23:20:23     95s] **INFO: Flow update: Design timing is met.
[09/20 23:20:23     95s] *** Steiner Routed Nets: 0.000%; Threshold: 100; Threshold for Hold: 100
[09/20 23:20:23     95s] Start to check current routing status for nets...
[09/20 23:20:23     95s] All nets are already routed correctly.
[09/20 23:20:23     95s] End to check current routing status for nets (mem=1361.2M)
[09/20 23:20:23     95s] Compute RC Scale Done ...
[09/20 23:20:23     95s] 
[09/20 23:20:23     95s] Active setup views:
[09/20 23:20:23     95s]  test_uart
[09/20 23:20:23     95s]   Dominating endpoints: 0
[09/20 23:20:23     95s]   Dominating TNS: -0.000
[09/20 23:20:23     95s] 
[09/20 23:20:23     95s] Extraction called for design 'uart' of instances=152 and nets=188 using extraction engine 'preRoute' .
[09/20 23:20:23     95s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[09/20 23:20:23     95s] Type 'man IMPEXT-3530' for more detail.
[09/20 23:20:23     95s] PreRoute RC Extraction called for design uart.
[09/20 23:20:23     95s] RC Extraction called in multi-corner(1) mode.
[09/20 23:20:23     95s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[09/20 23:20:23     95s] Type 'man IMPEXT-6197' for more detail.
[09/20 23:20:23     95s] RCMode: PreRoute
[09/20 23:20:23     95s]       RC Corner Indexes            0   
[09/20 23:20:23     95s] Capacitance Scaling Factor   : 1.00000 
[09/20 23:20:23     95s] Resistance Scaling Factor    : 1.00000 
[09/20 23:20:23     95s] Clock Cap. Scaling Factor    : 1.00000 
[09/20 23:20:23     95s] Clock Res. Scaling Factor    : 1.00000 
[09/20 23:20:23     95s] Shrink Factor                : 1.00000
[09/20 23:20:23     95s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[09/20 23:20:23     95s] Updating RC grid for preRoute extraction ...
[09/20 23:20:23     95s] Initializing multi-corner resistance tables ...
[09/20 23:20:23     95s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1347.094M)
[09/20 23:20:23     95s] Skewing Data Summary (End_of_FINAL)
[09/20 23:20:23     95s] --------------------------------------------------
[09/20 23:20:23     95s]  Total skewed count:0
[09/20 23:20:23     95s] --------------------------------------------------
[09/20 23:20:23     95s] #################################################################################
[09/20 23:20:23     95s] # Design Stage: PreRoute
[09/20 23:20:23     95s] # Design Name: uart
[09/20 23:20:23     95s] # Design Mode: 90nm
[09/20 23:20:23     95s] # Analysis Mode: MMMC Non-OCV 
[09/20 23:20:23     95s] # Parasitics Mode: No SPEF/RCDB
[09/20 23:20:23     95s] # Signoff Settings: SI Off 
[09/20 23:20:23     95s] #################################################################################
[09/20 23:20:23     95s] AAE_INFO: 1 threads acquired from CTE.
[09/20 23:20:23     95s] Calculate delays in Single mode...
[09/20 23:20:23     95s] Topological Sorting (REAL = 0:00:00.0, MEM = 1361.2M, InitMEM = 1361.2M)
[09/20 23:20:23     95s] Start delay calculation (fullDC) (1 T). (MEM=1361.23)
[09/20 23:20:23     95s] End AAE Lib Interpolated Model. (MEM=1361.23 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/20 23:20:23     95s] Total number of fetched objects 165
[09/20 23:20:23     95s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/20 23:20:23     95s] End delay calculation. (MEM=1361.23 CPU=0:00:00.0 REAL=0:00:00.0)
[09/20 23:20:23     95s] End delay calculation (fullDC). (MEM=1361.23 CPU=0:00:00.1 REAL=0:00:00.0)
[09/20 23:20:23     95s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1361.2M) ***
[09/20 23:20:23     95s] *** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:01:36 mem=1361.2M)
[09/20 23:20:23     95s] Effort level <high> specified for reg2reg path_group
[09/20 23:20:23     95s] Reported timing to dir ./timingReports
[09/20 23:20:23     95s] **optDesign ... cpu = 0:00:14, real = 0:00:14, mem = 1008.4M, totSessionCpu=0:01:36 **
[09/20 23:20:24     95s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 test_uart 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 269.552 | 269.552 | 270.094 |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   71    |   41    |   39    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 66.138%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:14, real = 0:00:15, mem = 1008.1M, totSessionCpu=0:01:36 **
[09/20 23:20:24     95s] Deleting Cell Server ...
[09/20 23:20:24     95s] Deleting Lib Analyzer.
[09/20 23:20:24     95s] *** Finished optDesign ***
[09/20 23:20:24     95s] 
[09/20 23:20:24     95s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:15.1 real=0:00:15.7)
[09/20 23:20:24     95s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:02.2 real=0:00:02.3)
[09/20 23:20:24     95s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:04.7 real=0:00:04.7)
[09/20 23:20:24     95s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:01.1 real=0:00:01.2)
[09/20 23:20:24     95s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=0:00:01.6 real=0:00:01.6)
[09/20 23:20:24     95s] 	OPT_RUNTIME:          postTROpt (count =  1): (cpu=0:00:00.9 real=0:00:00.9)
[09/20 23:20:24     95s] Info: pop threads available for lower-level modules during optimization.
[09/20 23:20:32     96s] <CMD> timeDesign -preCTS
[09/20 23:20:32     96s] Start to check current routing status for nets...
[09/20 23:20:32     96s] All nets are already routed correctly.
[09/20 23:20:32     96s] End to check current routing status for nets (mem=1198.0M)
[09/20 23:20:32     96s] Effort level <high> specified for reg2reg path_group
[09/20 23:20:32     97s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 test_uart 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 269.552 | 269.552 | 270.094 |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   71    |   41    |   39    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 66.138%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir ./timingReports
[09/20 23:20:32     97s] Total CPU time: 0.11 sec
[09/20 23:20:32     97s] Total Real time: 0.0 sec
[09/20 23:20:32     97s] Total Memory Usage: 1198.039062 Mbytes
[09/20 23:20:44     98s] <CMD> create_ccopt_clock_tree_spec
[09/20 23:20:44     98s] Creating clock tree spec for modes (timing configs): design_constraints
[09/20 23:20:44     98s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[09/20 23:20:44     98s] Creating Cell Server ...(0, 0, 0, 0)
[09/20 23:20:44     98s] Summary for sequential cells identification: 
[09/20 23:20:44     98s]   Identified SBFF number: 126
[09/20 23:20:44     98s]   Identified MBFF number: 0
[09/20 23:20:44     98s]   Identified SB Latch number: 0
[09/20 23:20:44     98s]   Identified MB Latch number: 0
[09/20 23:20:44     98s]   Not identified SBFF number: 0
[09/20 23:20:44     98s]   Not identified MBFF number: 0
[09/20 23:20:44     98s]   Not identified SB Latch number: 0
[09/20 23:20:44     98s]   Not identified MB Latch number: 0
[09/20 23:20:44     98s]   Number of sequential cells which are not FFs: 34
[09/20 23:20:44     98s] Creating Cell Server, finished. 
[09/20 23:20:44     98s] 
[09/20 23:20:44     98s]  Visiting view : test_uart
[09/20 23:20:44     98s]    : PowerDomain = none : Weighted F : unweighted  = 31.90 (1.000)
[09/20 23:20:44     98s]  Visiting view : test_uart
[09/20 23:20:44     98s]    : PowerDomain = none : Weighted F : unweighted  = 31.90 (1.000)
[09/20 23:20:44     98s]  Setting StdDelay to 31.90
[09/20 23:20:44     98s] Reset timing graph...
[09/20 23:20:44     98s] Ignoring AAE DB Resetting ...
[09/20 23:20:44     98s] Reset timing graph done.
[09/20 23:20:44     98s] Ignoring AAE DB Resetting ...
[09/20 23:20:44     98s] Analyzing clock structure...
[09/20 23:20:45     98s] Analyzing clock structure done.
[09/20 23:20:45     98s] Reset timing graph...
[09/20 23:20:45     98s] Ignoring AAE DB Resetting ...
[09/20 23:20:45     98s] Reset timing graph done.
[09/20 23:20:45     98s] Extracting original clock gating for clk...
[09/20 23:20:45     98s]   clock_tree clk contains 42 sinks and 0 clock gates.
[09/20 23:20:45     98s]   Extraction for clk complete.
[09/20 23:20:45     98s] Extracting original clock gating for clk done.
[09/20 23:20:45     98s] Checking clock tree convergence...
[09/20 23:20:45     98s] Checking clock tree convergence done.
[09/20 23:20:45     98s] <CMD> get_ccopt_clock_trees *
[09/20 23:20:45     98s] <CMD> set_ccopt_property target_max_trans 0.3
[09/20 23:20:45     98s] <CMD> set_ccopt_property target_skew 0.2
[09/20 23:20:45     98s] <CMD> ccopt_design
[09/20 23:20:45     98s] #% Begin ccopt_design (date=09/20 23:20:45, mem=942.8M)
[09/20 23:20:45     98s] Runtime...
[09/20 23:20:45     98s] (ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
[09/20 23:20:45     98s] Preferred extra space for top nets is 0
[09/20 23:20:45     98s] Preferred extra space for trunk nets is 1
[09/20 23:20:45     98s] Preferred extra space for leaf nets is 1
[09/20 23:20:45     98s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[09/20 23:20:45     98s] Set place::cacheFPlanSiteMark to 1
[09/20 23:20:45     98s] 'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
[09/20 23:20:45     98s] Using CCOpt effort standard.
[09/20 23:20:45     98s] CCOpt::Phase::Initialization...
[09/20 23:20:45     98s] Check Prerequisites...
[09/20 23:20:45     98s] Leaving CCOpt scope - CheckPlace...
[09/20 23:20:45     99s] Core basic site is core7T
[09/20 23:20:45     99s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/20 23:20:45     99s] Mark StBox On SiteArr starts
[09/20 23:20:45     99s] Mark StBox On SiteArr ends
[09/20 23:20:45     99s] Begin checking placement ... (start mem=1187.9M, init mem=1187.9M)
[09/20 23:20:45     99s] *info: Placed = 152           
[09/20 23:20:45     99s] *info: Unplaced = 0           
[09/20 23:20:45     99s] Placement Density:66.14%(4849/7332)
[09/20 23:20:45     99s] Placement Density (including fixed std cells):66.14%(4849/7332)
[09/20 23:20:45     99s] Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=1187.9M)
[09/20 23:20:45     99s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/20 23:20:45     99s] Validating CTS configuration...
[09/20 23:20:45     99s] Non-default CCOpt properties:
[09/20 23:20:45     99s] preferred_extra_space is set for at least one key
[09/20 23:20:45     99s] route_type is set for at least one key
[09/20 23:20:45     99s] source_output_max_trans is set for at least one key
[09/20 23:20:45     99s] target_max_trans is set for at least one key
[09/20 23:20:45     99s] target_skew is set for at least one key
[09/20 23:20:45     99s] Using cell based legalization.
[09/20 23:20:45     99s] EdiLegalizer::Interface::Instance
[09/20 23:20:45     99s] EdiLegalizer::Interface::Instance done runtime = 0
[09/20 23:20:45     99s] EdiLegalizer::Interface::Activate
[09/20 23:20:45     99s] **WARN: (IMPTCM-77):	Option "-modulePlan" for command setPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[09/20 23:20:45     99s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[09/20 23:20:45     99s] Core basic site is core7T
[09/20 23:20:45     99s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/20 23:20:45     99s] Mark StBox On SiteArr starts
[09/20 23:20:45     99s] Mark StBox On SiteArr ends
[09/20 23:20:45     99s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1187.9MB).
[09/20 23:20:45     99s] EdiLegalizer::Interface::Activate done runtime = 0.1
[09/20 23:20:45     99s] Route type trimming info:
[09/20 23:20:45     99s]   No route type modifications were made.
[09/20 23:20:45     99s] Clock tree balancer configuration for clock_tree clk:
[09/20 23:20:45     99s] Non-default CCOpt properties for clock tree clk:
[09/20 23:20:45     99s]   route_type (leaf): default_route_type_leaf (default: default)
[09/20 23:20:45     99s]   route_type (trunk): default_route_type_nonleaf (default: default)
[09/20 23:20:45     99s]   route_type (top): default_route_type_nonleaf (default: default)
[09/20 23:20:45     99s] Library Trimming...
[09/20 23:20:45     99s] (I)       Initializing Steiner engine. 
[09/20 23:20:45     99s] (I)       Reading DB...
[09/20 23:20:45     99s] (I)       Number of ignored instance 0
[09/20 23:20:45     99s] (I)       numMoveCells=152, numMacros=0  numPads=77  numMultiRowHeightInsts=0
[09/20 23:20:45     99s] (I)       Identified Clock instances: Flop 60, Clock buffer/inverter 0, Gate 0
[09/20 23:20:45     99s] (I)       before initializing RouteDB syMemory usage = 1187.9 MB
[09/20 23:20:45     99s] (I)       congestionReportName   : 
[09/20 23:20:45     99s] (I)       layerRangeFor2DCongestion : 
[09/20 23:20:45     99s] (I)       buildTerm2TermWires    : 1
[09/20 23:20:45     99s] (I)       doTrackAssignment      : 0
[09/20 23:20:45     99s] (I)       dumpBookshelfFiles     : 0
[09/20 23:20:45     99s] (I)       numThreads             : 1
[09/20 23:20:45     99s] (I)       bufferingAwareRouting  : true
[09/20 23:20:45     99s] [NR-eGR] honorMsvRouteConstraint: false
[09/20 23:20:45     99s] (I)       honorPin               : false
[09/20 23:20:45     99s] (I)       honorPinGuide          : true
[09/20 23:20:45     99s] (I)       honorPartition         : false
[09/20 23:20:45     99s] (I)       allowPartitionCrossover: false
[09/20 23:20:45     99s] (I)       honorSingleEntry       : true
[09/20 23:20:45     99s] (I)       honorSingleEntryStrong : true
[09/20 23:20:45     99s] (I)       handleViaSpacingRule   : false
[09/20 23:20:45     99s] (I)       handleEolSpacingRule   : true
[09/20 23:20:45     99s] (I)       PDConstraint           : none
[09/20 23:20:45     99s] (I)       expBetterNDRHandling   : true
[09/20 23:20:45     99s] [NR-eGR] honorClockSpecNDR      : 0
[09/20 23:20:45     99s] (I)       routingEffortLevel     : 3
[09/20 23:20:45     99s] (I)       effortLevel            : standard
[09/20 23:20:45     99s] [NR-eGR] minRouteLayer          : 2
[09/20 23:20:45     99s] [NR-eGR] maxRouteLayer          : 15
[09/20 23:20:45     99s] (I)       relaxedTopLayerCeiling : 127
[09/20 23:20:45     99s] (I)       relaxedBottomLayerFloor: 2
[09/20 23:20:45     99s] (I)       numRowsPerGCell        : 1
[09/20 23:20:45     99s] (I)       speedUpLargeDesign     : 0
[09/20 23:20:45     99s] (I)       multiThreadingTA       : 1
[09/20 23:20:45     99s] (I)       blkAwareLayerSwitching : 1
[09/20 23:20:45     99s] (I)       optimizationMode       : false
[09/20 23:20:45     99s] (I)       routeSecondPG          : false
[09/20 23:20:45     99s] (I)       scenicRatioForLayerRelax: 0.00
[09/20 23:20:45     99s] (I)       detourLimitForLayerRelax: 0.00
[09/20 23:20:45     99s] (I)       punchThroughDistance   : 2147483647.00
[09/20 23:20:45     99s] (I)       scenicBound            : 1.15
[09/20 23:20:45     99s] (I)       maxScenicToAvoidBlk    : 100.00
[09/20 23:20:45     99s] (I)       source-to-sink ratio   : 0.30
[09/20 23:20:45     99s] (I)       targetCongestionRatioH : 1.00
[09/20 23:20:45     99s] (I)       targetCongestionRatioV : 1.00
[09/20 23:20:45     99s] (I)       layerCongestionRatio   : 1.00
[09/20 23:20:45     99s] (I)       m1CongestionRatio      : 0.10
[09/20 23:20:45     99s] (I)       m2m3CongestionRatio    : 0.70
[09/20 23:20:45     99s] (I)       localRouteEffort       : 1.00
[09/20 23:20:45     99s] (I)       numSitesBlockedByOneVia: 8.00
[09/20 23:20:45     99s] (I)       supplyScaleFactorH     : 1.00
[09/20 23:20:45     99s] (I)       supplyScaleFactorV     : 1.00
[09/20 23:20:45     99s] (I)       highlight3DOverflowFactor: 0.00
[09/20 23:20:45     99s] (I)       doubleCutViaModelingRatio: 0.00
[09/20 23:20:45     99s] (I)       routeVias              : 
[09/20 23:20:45     99s] (I)       readTROption           : true
[09/20 23:20:45     99s] (I)       extraSpacingFactor     : 1.00
[09/20 23:20:45     99s] [NR-eGR] numTracksPerClockWire  : 0
[09/20 23:20:45     99s] (I)       routeSelectedNetsOnly  : false
[09/20 23:20:45     99s] (I)       clkNetUseMaxDemand     : false
[09/20 23:20:45     99s] (I)       extraDemandForClocks   : 0
[09/20 23:20:45     99s] (I)       steinerRemoveLayers    : false
[09/20 23:20:45     99s] (I)       demoteLayerScenicScale : 1.00
[09/20 23:20:45     99s] (I)       nonpreferLayerCostScale : 100.00
[09/20 23:20:45     99s] (I)       similarTopologyRoutingFast : true
[09/20 23:20:45     99s] (I)       spanningTreeRefinement : false
[09/20 23:20:45     99s] (I)       spanningTreeRefinementAlpha : 0.50
[09/20 23:20:45     99s] (I)       starting read tracks
[09/20 23:20:45     99s] (I)       build grid graph
[09/20 23:20:45     99s] (I)       build grid graph start
[09/20 23:20:45     99s] [NR-eGR] Layer1 has no routable track
[09/20 23:20:45     99s] [NR-eGR] Layer2 has single uniform track structure
[09/20 23:20:45     99s] [NR-eGR] Layer3 has single uniform track structure
[09/20 23:20:45     99s] [NR-eGR] Layer4 has single uniform track structure
[09/20 23:20:45     99s] [NR-eGR] Layer5 has single uniform track structure
[09/20 23:20:45     99s] [NR-eGR] Layer6 has single uniform track structure
[09/20 23:20:45     99s] (I)       build grid graph end
[09/20 23:20:45     99s] (I)       numViaLayers=6
[09/20 23:20:45     99s] (I)       Reading via VIA12_VV for layer: 0 
[09/20 23:20:45     99s] (I)       Reading via VIA2 for layer: 1 
[09/20 23:20:45     99s] (I)       Reading via VIA3 for layer: 2 
[09/20 23:20:45     99s] (I)       Reading via VIA4 for layer: 3 
[09/20 23:20:45     99s] (I)       Reading via VIA5 for layer: 4 
[09/20 23:20:45     99s] (I)       end build via table
[09/20 23:20:45     99s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=999 numBumpBlks=0 numBoundaryFakeBlks=0
[09/20 23:20:45     99s] (I)       readDataFromPlaceDB
[09/20 23:20:45     99s] (I)       Read net information..
[09/20 23:20:45     99s] [NR-eGR] Read numTotalNets=0  numIgnoredNets=0
[09/20 23:20:45     99s] (I)       Read testcase time = 0.000 seconds
[09/20 23:20:45     99s] 
[09/20 23:20:45     99s] (I)       read default dcut vias
[09/20 23:20:45     99s] (I)       Reading via VIA12_VV for layer: 0 
[09/20 23:20:45     99s] (I)       Reading via VIA2 for layer: 1 
[09/20 23:20:45     99s] (I)       Reading via VIA3 for layer: 2 
[09/20 23:20:45     99s] (I)       Reading via VIA4 for layer: 3 
[09/20 23:20:45     99s] (I)       Reading via VIA5 for layer: 4 
[09/20 23:20:45     99s] (I)       build grid graph start
[09/20 23:20:45     99s] (I)       build grid graph end
[09/20 23:20:45     99s] (I)       Model blockage into capacity
[09/20 23:20:45     99s] (I)       Read numBlocks=999  numPreroutedWires=0  numCapScreens=0
[09/20 23:20:45     99s] (I)       blocked area on Layer1 : 0  (0.00%)
[09/20 23:20:45     99s] (I)       blocked area on Layer2 : 3495408000  (6.89%)
[09/20 23:20:45     99s] (I)       blocked area on Layer3 : 4137504000  (8.16%)
[09/20 23:20:45     99s] (I)       blocked area on Layer4 : 3495408000  (6.89%)
[09/20 23:20:45     99s] (I)       blocked area on Layer5 : 16518588800  (32.58%)
[09/20 23:20:45     99s] (I)       blocked area on Layer6 : 22787232000  (44.94%)
[09/20 23:20:45     99s] (I)       Modeling time = 0.000 seconds
[09/20 23:20:45     99s] 
[09/20 23:20:45     99s] (I)       Moved 0 terms for better access 
[09/20 23:20:45     99s] (I)       Number of ignored nets = 0
[09/20 23:20:45     99s] (I)       Number of fixed nets = 0.  Ignored: Yes
[09/20 23:20:45     99s] (I)       Number of clock nets = 0.  Ignored: No
[09/20 23:20:45     99s] (I)       Number of analog nets = 0.  Ignored: Yes
[09/20 23:20:45     99s] (I)       Number of special nets = 0.  Ignored: Yes
[09/20 23:20:45     99s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[09/20 23:20:45     99s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[09/20 23:20:45     99s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[09/20 23:20:45     99s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[09/20 23:20:45     99s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[09/20 23:20:45     99s] (I)       Constructing bin map
[09/20 23:20:45     99s] (I)       Initialize bin information with width=15680 height=15680
[09/20 23:20:45     99s] (I)       Done constructing bin map
[09/20 23:20:45     99s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1187.9 MB
[09/20 23:20:45     99s] (I)       Ndr track 0 does not exist
[09/20 23:20:45     99s] (I)       Layer1  viaCost=300.00
[09/20 23:20:45     99s] (I)       Layer2  viaCost=100.00
[09/20 23:20:45     99s] (I)       Layer3  viaCost=100.00
[09/20 23:20:45     99s] (I)       Layer4  viaCost=100.00
[09/20 23:20:45     99s] (I)       Layer5  viaCost=200.00
[09/20 23:20:45     99s] (I)       ---------------------Grid Graph Info--------------------
[09/20 23:20:45     99s] (I)       routing area        :  (0, 0) - (240800, 210560)
[09/20 23:20:45     99s] (I)       core area           :  (26880, 26880) - (213920, 183680)
[09/20 23:20:45     99s] (I)       Site Width          :  1120  (dbu)
[09/20 23:20:45     99s] (I)       Row Height          :  7840  (dbu)
[09/20 23:20:45     99s] (I)       GCell Width         :  7840  (dbu)
[09/20 23:20:45     99s] (I)       GCell Height        :  7840  (dbu)
[09/20 23:20:45     99s] (I)       grid                :    31    27     6
[09/20 23:20:45     99s] (I)       vertical capacity   :     0  7840     0  7840     0  7840
[09/20 23:20:45     99s] (I)       horizontal capacity :     0     0  7840     0  7840     0
[09/20 23:20:45     99s] (I)       Default wire width  :   460   560   560   560   560   880
[09/20 23:20:45     99s] (I)       Default wire space  :   460   560   560   560   560   920
[09/20 23:20:45     99s] (I)       Default pitch size  :   920  1120  1120  1120  1120  2240
[09/20 23:20:45     99s] (I)       First Track Coord   :     0   560   560   560   560  2800
[09/20 23:20:45     99s] (I)       Num tracks per GCell:  8.52  7.00  7.00  7.00  7.00  3.50
[09/20 23:20:45     99s] (I)       Total num of tracks :     0   215   188   215   188   107
[09/20 23:20:45     99s] (I)       Num of masks        :     1     1     1     1     1     1
[09/20 23:20:45     99s] (I)       Num of trim masks   :     0     0     0     0     0     0
[09/20 23:20:45     99s] (I)       --------------------------------------------------------
[09/20 23:20:45     99s] 
[09/20 23:20:45     99s] [NR-eGR] ============ Routing rule table ============
[09/20 23:20:45     99s] [NR-eGR] Rule id 0. Nets 0 
[09/20 23:20:45     99s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[09/20 23:20:45     99s] [NR-eGR] Pitch:  L1=920  L2=1120  L3=1120  L4=1120  L5=1120  L6=2240
[09/20 23:20:45     99s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[09/20 23:20:45     99s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[09/20 23:20:45     99s] [NR-eGR] ========================================
[09/20 23:20:45     99s] [NR-eGR] 
[09/20 23:20:45     99s] (I)       After initializing earlyGlobalRoute syMemory usage = 1187.9 MB
[09/20 23:20:45     99s] (I)       Loading and dumping file time : 0.00 seconds
[09/20 23:20:45     99s] (I)       total 2D Cap : 21529 = (9697 H, 11832 V)
[09/20 23:20:45     99s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer7, numCutBoxes=0)
[09/20 23:20:45     99s] End AAE Lib Interpolated Model. (MEM=1187.91 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/20 23:20:45     99s]   Library trimming buffers in power domain auto-default and half-corner tcb018gbwp7tcc_dc:setup.late removed 0 of 9 cells
[09/20 23:20:45     99s] Original list had 9 cells:
[09/20 23:20:45     99s] CKBD12BWP7T CKBD10BWP7T CKBD8BWP7T CKBD6BWP7T CKBD4BWP7T CKBD3BWP7T CKBD2BWP7T CKBD1BWP7T CKBD0BWP7T 
[09/20 23:20:45     99s] Library trimming was not able to trim any cells:
[09/20 23:20:45     99s] CKBD12BWP7T CKBD10BWP7T CKBD8BWP7T CKBD6BWP7T CKBD4BWP7T CKBD3BWP7T CKBD2BWP7T CKBD1BWP7T CKBD0BWP7T 
[09/20 23:20:45     99s]   Library trimming inverters in power domain auto-default and half-corner tcb018gbwp7tcc_dc:setup.late removed 0 of 9 cells
[09/20 23:20:45     99s] Original list had 9 cells:
[09/20 23:20:45     99s] CKND12BWP7T CKND10BWP7T CKND8BWP7T CKND6BWP7T CKND4BWP7T CKND3BWP7T CKND2BWP7T CKND1BWP7T CKND0BWP7T 
[09/20 23:20:45     99s] Library trimming was not able to trim any cells:
[09/20 23:20:45     99s] CKND12BWP7T CKND10BWP7T CKND8BWP7T CKND6BWP7T CKND4BWP7T CKND3BWP7T CKND2BWP7T CKND1BWP7T CKND0BWP7T 
[09/20 23:20:45     99s]   For power domain auto-default:
[09/20 23:20:45     99s]     Buffers:     CKBD12BWP7T CKBD10BWP7T CKBD8BWP7T CKBD6BWP7T CKBD4BWP7T CKBD3BWP7T CKBD2BWP7T CKBD1BWP7T CKBD0BWP7T 
[09/20 23:20:45     99s]     Inverters:   CKND12BWP7T CKND10BWP7T CKND8BWP7T CKND6BWP7T CKND4BWP7T CKND3BWP7T CKND2BWP7T CKND1BWP7T CKND0BWP7T 
[09/20 23:20:45     99s]     Clock gates: CKLNQD8BWP7T CKLNQD6BWP7T CKLNQD4BWP7T CKLNQD2BWP7T CKLNQD1BWP7T 
[09/20 23:20:45     99s]     Unblocked area available for placement of any clock cells in power_domain auto-default: 12675.712um^2
[09/20 23:20:45     99s]   Top Routing info:
[09/20 23:20:45     99s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: METAL4/METAL3; 
[09/20 23:20:45     99s]     Unshielded; Mask Constraint: 0; Source: route_type.
[09/20 23:20:45     99s]   Trunk Routing info:
[09/20 23:20:45     99s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: METAL4/METAL3; 
[09/20 23:20:45     99s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[09/20 23:20:45     99s]   Leaf Routing info:
[09/20 23:20:45     99s]     Route-type name: default_route_type_leaf; Top/bottom preferred layer name: METAL4/METAL3; 
[09/20 23:20:45     99s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[09/20 23:20:45     99s]   For timing_corner tcb018gbwp7tcc_dc:setup, late:
[09/20 23:20:45     99s]     Slew time target (leaf):    0.300ns
[09/20 23:20:45     99s]     Slew time target (trunk):   0.300ns
[09/20 23:20:45     99s]     Slew time target (top):     0.300ns (Note: no nets are considered top nets in this clock tree)
[09/20 23:20:45     99s]     Buffer unit delay for power domain auto-default:   0.121ns
[09/20 23:20:45     99s]     Buffer max distance for power domain auto-default: 2031.000um
[09/20 23:20:45     99s]   Fastest wire driving cells and distances for power domain auto-default:
[09/20 23:20:45     99s]     Buffer    : {lib_cell:CKBD12BWP7T, fastest_considered_half_corner=tcb018gbwp7tcc_dc:setup.late, optimalDrivingDistance=2031.000um, saturatedSlew=0.264ns, speed=7958.464um per ns, cellArea=23.779um^2 per 1000um}
[09/20 23:20:45     99s]     Inverter  : {lib_cell:CKND12BWP7T, fastest_considered_half_corner=tcb018gbwp7tcc_dc:setup.late, optimalDrivingDistance=1606.588um, saturatedSlew=0.215ns, speed=9227.958um per ns, cellArea=21.862um^2 per 1000um}
[09/20 23:20:46     99s]     Clock gate: {lib_cell:CKLNQD8BWP7T, fastest_considered_half_corner=tcb018gbwp7tcc_dc:setup.late, optimalDrivingDistance=1793.684um, saturatedSlew=0.265ns, speed=5959.083um per ns, cellArea=36.715um^2 per 1000um}
[09/20 23:20:46    100s] Library Trimming done.
[09/20 23:20:46    100s] **WARN: (IMPCCOPT-1041):	The source_output_max_trans is set for clock_tree clk, but source_max_capacitance is not. Innovus will assume a maximum driven capacitance of 0.298.
[09/20 23:20:46    100s] Type 'man IMPCCOPT-1041' for more detail.
[09/20 23:20:46    100s] 
[09/20 23:20:46    100s] Logic Sizing Table:
[09/20 23:20:46    100s] 
[09/20 23:20:46    100s] ----------------------------------------------------------
[09/20 23:20:46    100s] Cell    Instance count    Source    Eligible library cells
[09/20 23:20:46    100s] ----------------------------------------------------------
[09/20 23:20:46    100s]   (empty table)
[09/20 23:20:46    100s] ----------------------------------------------------------
[09/20 23:20:46    100s] 
[09/20 23:20:46    100s] 
[09/20 23:20:46    100s] Clock tree balancer configuration for skew_group clk/design_constraints:
[09/20 23:20:46    100s]   Sources:                     pin clk16x
[09/20 23:20:46    100s]   Total number of sinks:       42
[09/20 23:20:46    100s]   Delay constrained sinks:     42
[09/20 23:20:46    100s]   Non-leaf sinks:              0
[09/20 23:20:46    100s]   Ignore pins:                 0
[09/20 23:20:46    100s]  Timing corner tcb018gbwp7tcc_dc:setup.late:
[09/20 23:20:46    100s]   Skew target:                 0.200ns
[09/20 23:20:46    100s] Primary reporting skew group is skew_group clk/design_constraints with 42 clock sinks.
[09/20 23:20:46    100s] 
[09/20 23:20:46    100s] Via Selection for Estimated Routes (rule default):
[09/20 23:20:46    100s] 
[09/20 23:20:46    100s] ------------------------------------------------------------
[09/20 23:20:46    100s] Layer    Via Cell    Res.     Cap.     RC       Top of Stack
[09/20 23:20:46    100s] Range                (Ohm)    (fF)     (fs)     Only
[09/20 23:20:46    100s] ------------------------------------------------------------
[09/20 23:20:46    100s] M1-M2    VIA12_VV    6.400    0.000    0.000    false
[09/20 23:20:46    100s] M2-M3    VIA2        6.400    0.000    0.000    false
[09/20 23:20:46    100s] M3-M4    VIA3        6.400    0.000    0.000    false
[09/20 23:20:46    100s] M4-M5    VIA4        6.400    0.000    0.000    false
[09/20 23:20:46    100s] M5-M6    VIA5        2.540    0.000    0.000    false
[09/20 23:20:46    100s] ------------------------------------------------------------
[09/20 23:20:46    100s] 
[09/20 23:20:46    100s] No ideal or dont_touch nets found in the clock tree
[09/20 23:20:46    100s] **ERROR: (IMPCCOPT-3092):	Couldn't load external LP solver library. Error returned:
  libCDSCoinUtils.so: cannot open shared object file: No such file or directory
  libCoinUtils.so: cannot open shared object file: No such file or directory
  libCDSClp.so: cannot open shared object file: No such file or directory
  libClp.so: cannot open shared object file: No such file or directory.
Failed to load LP libraries; retrying...
[09/20 23:20:47    100s] **ERROR: (IMPCCOPT-3092):	Couldn't load external LP solver library. Error returned:
  libCDSCoinUtils.so: cannot open shared object file: No such file or directory
  libCoinUtils.so: cannot open shared object file: No such file or directory
  libCDSClp.so: cannot open shared object file: No such file or directory
  libClp.so: cannot open shared object file: No such file or directory.
Failed to load LP libraries; retrying...
[09/20 23:20:48    100s] **ERROR: (IMPCCOPT-3092):	Couldn't load external LP solver library. Error returned:
  libCDSCoinUtils.so: cannot open shared object file: No such file or directory
  libCoinUtils.so: cannot open shared object file: No such file or directory
  libCDSClp.so: cannot open shared object file: No such file or directory
  libClp.so: cannot open shared object file: No such file or directory.
Unable to load LP libraries
[09/20 23:20:48    100s] Validating CTS configuration done. (took cpu=0:00:01.3 real=0:00:03.3)
[09/20 23:20:48    100s] Check Prerequisites done. (took cpu=0:00:01.3 real=0:00:03.4)
[09/20 23:20:48    100s] CCOpt::Phase::Initialization done. (took cpu=0:00:01.3 real=0:00:03.4)
[09/20 23:20:48    100s] EdiLegalizer::Interface::Release
[09/20 23:20:48    100s] **WARN: (IMPTCM-77):	Option "-modulePlan" for command setPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[09/20 23:20:48    100s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[09/20 23:20:48    100s] EdiLegalizer::Interface::Release done runtime = 0.05
[09/20 23:20:48    100s] **ERROR: (IMPCCOPT-2196):	Cannot run ccopt_design because the command prerequisites were not met. Review the previous error messages for more details about the failure.
[09/20 23:20:48    100s] Set place::cacheFPlanSiteMark to 0
[09/20 23:20:48    100s] 
[09/20 23:20:48    100s] *** Summary of all messages that are not suppressed in this session:
[09/20 23:20:48    100s] Severity  ID               Count  Summary                                  
[09/20 23:20:48    100s] WARNING   IMPSP-105            4  'setPlaceMode -maxRouteLayer' will becom...
[09/20 23:20:48    100s] WARNING   IMPCCOPT-1041        1  The source_output_max_trans is set for %...
[09/20 23:20:48    100s] ERROR     IMPCCOPT-3092        3  Couldn't load external LP solver library...
[09/20 23:20:48    100s] ERROR     IMPCCOPT-2196        1  Cannot run ccopt_design because the comm...
[09/20 23:20:48    100s] WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
[09/20 23:20:48    100s] *** Message Summary: 7 warning(s), 4 error(s)
[09/20 23:20:48    100s] 
[09/20 23:20:48    100s] #% End ccopt_design (date=09/20 23:20:48, total cpu=0:00:01.4, real=0:00:03.0, peak res=946.8M, current mem=946.8M)
[09/20 23:20:48    100s] 
[09/20 23:21:25    106s] <CMD> timeDesign -postCTS
[09/20 23:21:25    106s] Start to check current routing status for nets...
[09/20 23:21:25    106s] All nets are already routed correctly.
[09/20 23:21:25    106s] End to check current routing status for nets (mem=1183.9M)
[09/20 23:21:25    106s] Effort level <high> specified for reg2reg path_group
[09/20 23:21:25    106s] #################################################################################
[09/20 23:21:25    106s] # Design Stage: PreRoute
[09/20 23:21:25    106s] # Design Name: uart
[09/20 23:21:25    106s] # Design Mode: 90nm
[09/20 23:21:25    106s] # Analysis Mode: MMMC Non-OCV 
[09/20 23:21:25    106s] # Parasitics Mode: No SPEF/RCDB
[09/20 23:21:25    106s] # Signoff Settings: SI Off 
[09/20 23:21:25    106s] #################################################################################
[09/20 23:21:25    106s] AAE_INFO: 1 threads acquired from CTE.
[09/20 23:21:25    106s] Calculate delays in Single mode...
[09/20 23:21:25    106s] Topological Sorting (REAL = 0:00:00.0, MEM = 1200.0M, InitMEM = 1200.0M)
[09/20 23:21:25    106s] Start delay calculation (fullDC) (1 T). (MEM=1200.04)
[09/20 23:21:25    106s] End AAE Lib Interpolated Model. (MEM=1200.04 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/20 23:21:25    106s] Total number of fetched objects 165
[09/20 23:21:25    106s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/20 23:21:25    106s] End delay calculation. (MEM=1264.82 CPU=0:00:00.0 REAL=0:00:00.0)
[09/20 23:21:25    106s] End delay calculation (fullDC). (MEM=1264.82 CPU=0:00:00.0 REAL=0:00:00.0)
[09/20 23:21:25    106s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1264.8M) ***
[09/20 23:21:25    106s] *** Done Building Timing Graph (cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:01:46 mem=1264.8M)
[09/20 23:21:25    106s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 test_uart 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 269.552 | 269.552 | 270.094 |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   71    |   41    |   39    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 66.138%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir ./timingReports
[09/20 23:21:25    106s] Total CPU time: 0.18 sec
[09/20 23:21:25    106s] Total Real time: 0.0 sec
[09/20 23:21:25    106s] Total Memory Usage: 1198.039062 Mbytes
[09/20 23:21:49    109s] <CMD> optDesign -postCTS
[09/20 23:21:49    109s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[09/20 23:21:49    109s] Core basic site is core7T
[09/20 23:21:49    109s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/20 23:21:49    109s] Mark StBox On SiteArr starts
[09/20 23:21:49    109s] Mark StBox On SiteArr ends
[09/20 23:21:49    109s] #spOpts: mergeVia=F 
[09/20 23:21:49    110s] GigaOpt running with 1 threads.
[09/20 23:21:49    110s] Info: 1 threads available for lower-level modules during optimization.
[09/20 23:21:49    110s] #spOpts: mergeVia=F 
[09/20 23:21:49    110s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1198.0MB).
[09/20 23:21:49    110s] 
[09/20 23:21:49    110s] Creating Lib Analyzer ...
[09/20 23:21:49    110s] Total number of usable buffers from Lib Analyzer: 24 ( DEL02BWP7T DEL01BWP7T DEL015BWP7T CKBD1BWP7T CKBD0BWP7T BUFFD1BWP7T BUFFD0BWP7T BUFFD1P5BWP7T CKBD2BWP7T BUFFD2BWP7T BUFFD3BWP7T BUFFD2P5BWP7T CKBD3BWP7T CKBD4BWP7T BUFFD4BWP7T BUFFD5BWP7T BUFFD6BWP7T CKBD6BWP7T CKBD8BWP7T BUFFD8BWP7T BUFFD10BWP7T CKBD10BWP7T CKBD12BWP7T BUFFD12BWP7T)
[09/20 23:21:49    110s] Total number of usable inverters from Lib Analyzer: 21 ( INVD1BWP7T INVD0BWP7T CKND1BWP7T CKND0BWP7T INVD2BWP7T INVD1P5BWP7T CKND2BWP7T INVD2P5BWP7T INVD3BWP7T CKND3BWP7T INVD4BWP7T CKND4BWP7T INVD5BWP7T INVD6BWP7T CKND6BWP7T INVD8BWP7T CKND8BWP7T CKND10BWP7T INVD10BWP7T CKND12BWP7T INVD12BWP7T)
[09/20 23:21:49    110s] Total number of usable delay cells from Lib Analyzer: 5 ( DEL0BWP7T DEL1BWP7T DEL2BWP7T DEL3BWP7T DEL4BWP7T)
[09/20 23:21:49    110s] 
[09/20 23:21:50    110s] Creating Lib Analyzer, finished. 
[09/20 23:21:50    110s] Effort level <high> specified for reg2reg path_group
[09/20 23:21:50    110s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 969.8M, totSessionCpu=0:01:51 **
[09/20 23:21:50    110s] *** optDesign -postCTS ***
[09/20 23:21:50    110s] DRC Margin: user margin 0.0; extra margin 0.2
[09/20 23:21:50    110s] Hold Target Slack: user slack 0
[09/20 23:21:50    110s] Setup Target Slack: user slack 0; extra slack 0.1
[09/20 23:21:50    110s] setUsefulSkewMode -ecoRoute false
[09/20 23:21:50    110s] Deleting Cell Server ...
[09/20 23:21:50    110s] Deleting Lib Analyzer.
[09/20 23:21:50    111s] Multi-VT timing optimization disabled based on library information.
[09/20 23:21:50    111s] Creating Cell Server ...(0, 0, 0, 0)
[09/20 23:21:50    111s] Summary for sequential cells identification: 
[09/20 23:21:50    111s]   Identified SBFF number: 126
[09/20 23:21:50    111s]   Identified MBFF number: 0
[09/20 23:21:50    111s]   Identified SB Latch number: 0
[09/20 23:21:50    111s]   Identified MB Latch number: 0
[09/20 23:21:50    111s]   Not identified SBFF number: 0
[09/20 23:21:50    111s]   Not identified MBFF number: 0
[09/20 23:21:50    111s]   Not identified SB Latch number: 0
[09/20 23:21:50    111s]   Not identified MB Latch number: 0
[09/20 23:21:50    111s]   Number of sequential cells which are not FFs: 34
[09/20 23:21:50    111s] Creating Cell Server, finished. 
[09/20 23:21:50    111s] 
[09/20 23:21:50    111s]  Visiting view : test_uart
[09/20 23:21:50    111s]    : PowerDomain = none : Weighted F : unweighted  = 31.90 (1.000)
[09/20 23:21:50    111s]  Visiting view : test_uart
[09/20 23:21:50    111s]    : PowerDomain = none : Weighted F : unweighted  = 31.90 (1.000)
[09/20 23:21:50    111s]  Setting StdDelay to 31.90
[09/20 23:21:50    111s] Deleting Cell Server ...
[09/20 23:21:50    111s] Start to check current routing status for nets...
[09/20 23:21:50    111s] All nets are already routed correctly.
[09/20 23:21:50    111s] End to check current routing status for nets (mem=1208.1M)
[09/20 23:21:50    111s] ### Creating LA Mngr. totSessionCpu=0:01:51 mem=1274.8M
[09/20 23:21:50    111s] ### Creating LA Mngr, finished. totSessionCpu=0:01:52 mem=1274.8M
[09/20 23:21:51    111s] Compute RC Scale Done ...
[09/20 23:21:51    111s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 test_uart 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 269.552 | 269.552 | 270.094 |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   71    |   41    |   39    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 66.138%
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1013.5M, totSessionCpu=0:01:52 **
[09/20 23:21:51    111s] ** INFO : this run is activating low effort ccoptDesign flow
[09/20 23:21:51    111s] PhyDesignGrid: maxLocalDensity 0.98
[09/20 23:21:51    111s] ### Creating PhyDesignMc. totSessionCpu=0:01:52 mem=1245.1M
[09/20 23:21:51    111s] #spOpts: mergeVia=F 
[09/20 23:21:51    111s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1245.1MB).
[09/20 23:21:51    111s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:52 mem=1245.1M
[09/20 23:21:51    111s] *** Starting optimizing excluded clock nets MEM= 1245.1M) ***
[09/20 23:21:51    111s] *info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1245.1M) ***
[09/20 23:21:51    111s] *** Starting optimizing excluded clock nets MEM= 1245.1M) ***
[09/20 23:21:51    111s] *info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1245.1M) ***
[09/20 23:21:51    111s] Info: Done creating the CCOpt slew target map.
[09/20 23:21:51    112s] *** Timing Is met
[09/20 23:21:51    112s] *** Check timing (0:00:00.0)
[09/20 23:21:51    112s] **INFO: Flow update: Design timing is met.
[09/20 23:21:51    112s] **INFO: Flow update: Design timing is met.
[09/20 23:21:51    112s] Info: 8 top-level, potential tri-state nets excluded from IPO operation.
[09/20 23:21:51    112s] Info: 1 clock net  excluded from IPO operation.
[09/20 23:21:51    112s] ### Creating LA Mngr. totSessionCpu=0:01:52 mem=1245.1M
[09/20 23:21:51    112s] ### Creating LA Mngr, finished. totSessionCpu=0:01:52 mem=1245.1M
[09/20 23:21:51    112s] PhyDesignGrid: maxLocalDensity 0.98
[09/20 23:21:51    112s] ### Creating PhyDesignMc. totSessionCpu=0:01:52 mem=1378.7M
[09/20 23:21:51    112s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1378.7MB).
[09/20 23:21:51    112s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:52 mem=1378.7M
[09/20 23:21:51    112s] Begin: Area Reclaim Optimization
[09/20 23:21:51    112s] 
[09/20 23:21:51    112s] Creating Lib Analyzer ...
[09/20 23:21:51    112s] Total number of usable buffers from Lib Analyzer: 20 ( DEL01BWP7T DEL015BWP7T CKBD1BWP7T CKBD0BWP7T BUFFD1BWP7T BUFFD0BWP7T BUFFD1P5BWP7T CKBD2BWP7T BUFFD2BWP7T BUFFD3BWP7T BUFFD2P5BWP7T CKBD3BWP7T CKBD4BWP7T BUFFD4BWP7T BUFFD5BWP7T BUFFD6BWP7T BUFFD8BWP7T BUFFD10BWP7T CKBD12BWP7T BUFFD12BWP7T)
[09/20 23:21:51    112s] Total number of usable inverters from Lib Analyzer: 19 ( INVD1BWP7T INVD0BWP7T CKND1BWP7T CKND0BWP7T INVD2BWP7T INVD1P5BWP7T CKND2BWP7T INVD2P5BWP7T INVD3BWP7T CKND3BWP7T INVD4BWP7T CKND4BWP7T INVD5BWP7T INVD6BWP7T CKND6BWP7T INVD8BWP7T CKND8BWP7T CKND10BWP7T CKND12BWP7T)
[09/20 23:21:51    112s] Total number of usable delay cells from Lib Analyzer: 5 ( DEL0BWP7T DEL1BWP7T DEL2BWP7T DEL3BWP7T DEL4BWP7T)
[09/20 23:21:51    112s] 
[09/20 23:21:52    112s] Creating Lib Analyzer, finished. 
[09/20 23:21:52    112s] 
[09/20 23:21:52    112s] #optDebug: {2, 1.000, 0.8500} {3, 0.784, 0.8500} {4, 0.567, 0.8500} {5, 0.135, 0.5441} {6, 0.135, 0.5441} 
[09/20 23:21:52    112s] ### Creating LA Mngr. totSessionCpu=0:01:53 mem=1410.7M
[09/20 23:21:52    112s] ### Creating LA Mngr, finished. totSessionCpu=0:01:53 mem=1410.7M
[09/20 23:21:52    113s] Usable buffer cells for single buffer setup transform:
[09/20 23:21:52    113s] DEL01BWP7T DEL015BWP7T CKBD1BWP7T CKBD0BWP7T BUFFD1BWP7T BUFFD0BWP7T BUFFD1P5BWP7T CKBD2BWP7T BUFFD2BWP7T BUFFD3BWP7T BUFFD2P5BWP7T CKBD3BWP7T CKBD4BWP7T BUFFD4BWP7T BUFFD5BWP7T BUFFD6BWP7T BUFFD8BWP7T BUFFD10BWP7T CKBD12BWP7T BUFFD12BWP7T 
[09/20 23:21:52    113s] Number of usable buffer cells above: 20
[09/20 23:21:52    113s] Reclaim Optimization WNS Slack 0.064  TNS Slack 0.000 Density 66.14
[09/20 23:21:52    113s] +----------+---------+--------+--------+------------+--------+
[09/20 23:21:52    113s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[09/20 23:21:52    113s] +----------+---------+--------+--------+------------+--------+
[09/20 23:21:52    113s] |    66.14%|        -|   0.064|   0.000|   0:00:00.0| 1410.7M|
[09/20 23:21:52    113s] |    65.72%|        5|   0.064|   0.000|   0:00:00.0| 1412.7M|
[09/20 23:21:52    113s] |    65.60%|        1|   0.064|   0.000|   0:00:00.0| 1412.7M|
[09/20 23:21:52    113s] #optDebug: <stH: 3.9200 MiSeL: 129.0925>
[09/20 23:21:52    113s] |    65.60%|        0|   0.064|   0.000|   0:00:00.0| 1412.7M|
[09/20 23:21:52    113s] |    65.48%|        1|   0.064|   0.000|   0:00:00.0| 1412.7M|
[09/20 23:21:52    113s] |    65.48%|        0|   0.064|   0.000|   0:00:00.0| 1412.7M|
[09/20 23:21:52    113s] |    65.48%|        0|   0.064|   0.000|   0:00:00.0| 1412.7M|
[09/20 23:21:52    113s] #optDebug: <stH: 3.9200 MiSeL: 129.0925>
[09/20 23:21:52    113s] |    65.48%|        0|   0.064|   0.000|   0:00:00.0| 1412.7M|
[09/20 23:21:52    113s] +----------+---------+--------+--------+------------+--------+
[09/20 23:21:52    113s] Reclaim Optimization End WNS Slack 0.064  TNS Slack 0.000 Density 65.48
[09/20 23:21:52    113s] 
[09/20 23:21:52    113s] ** Summary: Restruct = 6 Buffer Deletion = 1 Declone = 0 Resize = 0 **
[09/20 23:21:52    113s] --------------------------------------------------------------
[09/20 23:21:52    113s] |                                   | Total     | Sequential |
[09/20 23:21:52    113s] --------------------------------------------------------------
[09/20 23:21:52    113s] | Num insts resized                 |       0  |       0    |
[09/20 23:21:52    113s] | Num insts undone                  |       0  |       0    |
[09/20 23:21:52    113s] | Num insts Downsized               |       0  |       0    |
[09/20 23:21:52    113s] | Num insts Samesized               |       0  |       0    |
[09/20 23:21:52    113s] | Num insts Upsized                 |       0  |       0    |
[09/20 23:21:52    113s] | Num multiple commits+uncommits    |       0  |       -    |
[09/20 23:21:52    113s] --------------------------------------------------------------
[09/20 23:21:52    113s] **** Begin NDR-Layer Usage Statistics ****
[09/20 23:21:52    113s] 0 Ndr or Layer constraints added by optimization 
[09/20 23:21:52    113s] **** End NDR-Layer Usage Statistics ****
[09/20 23:21:52    113s] ** Finished Core Area Reclaim Optimization (cpu = 0:00:01.1) (real = 0:00:01.0) **
[09/20 23:21:52    113s] *** Starting refinePlace (0:01:53 mem=1412.7M) ***
[09/20 23:21:52    113s] Total net bbox length = 4.606e+03 (2.106e+03 2.501e+03) (ext = 1.554e+03)
[09/20 23:21:52    113s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/20 23:21:52    113s] Starting refinePlace ...
[09/20 23:21:52    113s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/20 23:21:52    113s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1412.7MB) @(0:01:53 - 0:01:53).
[09/20 23:21:52    113s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/20 23:21:52    113s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1412.7MB
[09/20 23:21:52    113s] Statistics of distance of Instance movement in refine placement:
[09/20 23:21:52    113s]   maximum (X+Y) =         0.00 um
[09/20 23:21:52    113s]   mean    (X+Y) =         0.00 um
[09/20 23:21:52    113s] Total instances flipped for legalization: 2
[09/20 23:21:52    113s] Summary Report:
[09/20 23:21:52    113s] Instances move: 0 (out of 148 movable)
[09/20 23:21:52    113s] Instances flipped: 2
[09/20 23:21:52    113s] Mean displacement: 0.00 um
[09/20 23:21:52    113s] Max displacement: 0.00 um 
[09/20 23:21:52    113s] Total instances moved : 0
[09/20 23:21:52    113s] Total net bbox length = 4.604e+03 (2.106e+03 2.498e+03) (ext = 1.554e+03)
[09/20 23:21:52    113s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1412.7MB
[09/20 23:21:52    113s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1412.7MB) @(0:01:53 - 0:01:53).
[09/20 23:21:52    113s] *** Finished refinePlace (0:01:53 mem=1412.7M) ***
[09/20 23:21:52    113s] *** maximum move = 0.00 um ***
[09/20 23:21:52    113s] *** Finished re-routing un-routed nets (1412.7M) ***
[09/20 23:21:52    113s] 
[09/20 23:21:52    113s] *** Finish Physical Update (cpu=0:00:00.0 real=0:00:00.0 mem=1412.7M) ***
[09/20 23:21:52    113s] *** Finished Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=1259.84M, totSessionCpu=0:01:53).
[09/20 23:21:52    113s] ### Creating LA Mngr. totSessionCpu=0:01:53 mem=1259.8M
[09/20 23:21:52    113s] ### Creating LA Mngr, finished. totSessionCpu=0:01:53 mem=1259.8M
[09/20 23:21:52    113s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[09/20 23:21:52    113s] [NR-eGR] Detected a user setting of 'setNanoRouteMode -routeTopRoutingLayer 15' which was translated to 'setRouteMode -earlyGlobalMaxRouteLayer 15'.
[09/20 23:21:52    113s] [PSP]     Started earlyGlobalRoute kernel
[09/20 23:21:52    113s] [PSP]     Initial Peak syMemory usage = 1259.8 MB
[09/20 23:21:52    113s] (I)       Reading DB...
[09/20 23:21:52    113s] **WARN: (IMPDB-2078):	Output pin Q of instance recver_r_buffer_reg[10] is connected to ground net r_buffer[10].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[09/20 23:21:52    113s] **WARN: (IMPDB-2078):	Output pin Q of instance recver_r_buffer_reg[8] is connected to ground net r_buffer[8].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[09/20 23:21:52    113s] **WARN: (IMPDB-2078):	Output pin Q of instance recver_r_buffer_reg[7] is connected to ground net r_buffer[7].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[09/20 23:21:52    113s] **WARN: (IMPDB-2078):	Output pin Q of instance recver_r_buffer_reg[6] is connected to ground net r_buffer[6].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[09/20 23:21:52    113s] **WARN: (IMPDB-2078):	Output pin QN of instance recver_r_buffer_reg[5] is connected to ground net r_buffer[5].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[09/20 23:21:52    113s] **WARN: (IMPDB-2078):	Output pin QN of instance recver_r_buffer_reg[4] is connected to ground net r_buffer[4].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[09/20 23:21:52    113s] **WARN: (IMPDB-2078):	Output pin Q of instance recver_r_buffer_reg[3] is connected to ground net r_buffer[3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[09/20 23:21:52    113s] **WARN: (IMPDB-2078):	Output pin Q of instance recver_r_buffer_reg[2] is connected to ground net r_buffer[2].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[09/20 23:21:52    113s] **WARN: (IMPDB-2078):	Output pin Q of instance recver_r_buffer_reg[1] is connected to ground net r_buffer[1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[09/20 23:21:52    113s] (I)       before initializing RouteDB syMemory usage = 1259.8 MB
[09/20 23:21:52    113s] (I)       congestionReportName   : 
[09/20 23:21:52    113s] (I)       layerRangeFor2DCongestion : 
[09/20 23:21:52    113s] (I)       buildTerm2TermWires    : 1
[09/20 23:21:52    113s] (I)       doTrackAssignment      : 1
[09/20 23:21:52    113s] (I)       dumpBookshelfFiles     : 0
[09/20 23:21:52    113s] (I)       numThreads             : 1
[09/20 23:21:52    113s] (I)       bufferingAwareRouting  : false
[09/20 23:21:52    113s] [NR-eGR] honorMsvRouteConstraint: false
[09/20 23:21:52    113s] (I)       honorPin               : false
[09/20 23:21:52    113s] (I)       honorPinGuide          : true
[09/20 23:21:52    113s] (I)       honorPartition         : false
[09/20 23:21:52    113s] (I)       allowPartitionCrossover: false
[09/20 23:21:52    113s] (I)       honorSingleEntry       : true
[09/20 23:21:52    113s] (I)       honorSingleEntryStrong : true
[09/20 23:21:52    113s] (I)       handleViaSpacingRule   : false
[09/20 23:21:52    113s] (I)       handleEolSpacingRule   : false
[09/20 23:21:52    113s] (I)       PDConstraint           : none
[09/20 23:21:52    113s] (I)       expBetterNDRHandling   : false
[09/20 23:21:52    113s] [NR-eGR] honorClockSpecNDR      : 0
[09/20 23:21:52    113s] (I)       routingEffortLevel     : 3
[09/20 23:21:52    113s] (I)       effortLevel            : standard
[09/20 23:21:52    113s] [NR-eGR] minRouteLayer          : 2
[09/20 23:21:52    113s] [NR-eGR] maxRouteLayer          : 15
[09/20 23:21:52    113s] (I)       relaxedTopLayerCeiling : 127
[09/20 23:21:52    113s] (I)       relaxedBottomLayerFloor: 2
[09/20 23:21:52    113s] (I)       numRowsPerGCell        : 1
[09/20 23:21:52    113s] (I)       speedUpLargeDesign     : 0
[09/20 23:21:52    113s] (I)       multiThreadingTA       : 1
[09/20 23:21:52    113s] (I)       blkAwareLayerSwitching : 1
[09/20 23:21:52    113s] (I)       optimizationMode       : false
[09/20 23:21:52    113s] (I)       routeSecondPG          : false
[09/20 23:21:52    113s] (I)       scenicRatioForLayerRelax: 0.00
[09/20 23:21:52    113s] (I)       detourLimitForLayerRelax: 0.00
[09/20 23:21:52    113s] (I)       punchThroughDistance   : 500.00
[09/20 23:21:52    113s] (I)       scenicBound            : 1.15
[09/20 23:21:52    113s] (I)       maxScenicToAvoidBlk    : 100.00
[09/20 23:21:52    113s] (I)       source-to-sink ratio   : 0.00
[09/20 23:21:52    113s] (I)       targetCongestionRatioH : 1.00
[09/20 23:21:52    113s] (I)       targetCongestionRatioV : 1.00
[09/20 23:21:52    113s] (I)       layerCongestionRatio   : 0.70
[09/20 23:21:52    113s] (I)       m1CongestionRatio      : 0.10
[09/20 23:21:52    113s] (I)       m2m3CongestionRatio    : 0.70
[09/20 23:21:52    113s] (I)       localRouteEffort       : 1.00
[09/20 23:21:52    113s] (I)       numSitesBlockedByOneVia: 8.00
[09/20 23:21:52    113s] (I)       supplyScaleFactorH     : 1.00
[09/20 23:21:52    113s] (I)       supplyScaleFactorV     : 1.00
[09/20 23:21:52    113s] (I)       highlight3DOverflowFactor: 0.00
[09/20 23:21:52    113s] (I)       doubleCutViaModelingRatio: 0.00
[09/20 23:21:52    113s] (I)       routeVias              : 
[09/20 23:21:52    113s] (I)       readTROption           : true
[09/20 23:21:52    113s] (I)       extraSpacingFactor     : 1.00
[09/20 23:21:52    113s] [NR-eGR] numTracksPerClockWire  : 0
[09/20 23:21:52    113s] (I)       routeSelectedNetsOnly  : false
[09/20 23:21:52    113s] (I)       clkNetUseMaxDemand     : false
[09/20 23:21:52    113s] (I)       extraDemandForClocks   : 0
[09/20 23:21:52    113s] (I)       steinerRemoveLayers    : false
[09/20 23:21:52    113s] (I)       demoteLayerScenicScale : 1.00
[09/20 23:21:52    113s] (I)       nonpreferLayerCostScale : 100.00
[09/20 23:21:52    113s] (I)       similarTopologyRoutingFast : false
[09/20 23:21:52    113s] (I)       spanningTreeRefinement : false
[09/20 23:21:52    113s] (I)       spanningTreeRefinementAlpha : 0.50
[09/20 23:21:52    113s] (I)       starting read tracks
[09/20 23:21:52    113s] (I)       build grid graph
[09/20 23:21:52    113s] (I)       build grid graph start
[09/20 23:21:52    113s] [NR-eGR] Layer1 has no routable track
[09/20 23:21:52    113s] [NR-eGR] Layer2 has single uniform track structure
[09/20 23:21:52    113s] [NR-eGR] Layer3 has single uniform track structure
[09/20 23:21:52    113s] [NR-eGR] Layer4 has single uniform track structure
[09/20 23:21:52    113s] [NR-eGR] Layer5 has single uniform track structure
[09/20 23:21:52    113s] [NR-eGR] Layer6 has single uniform track structure
[09/20 23:21:52    113s] (I)       build grid graph end
[09/20 23:21:52    113s] (I)       numViaLayers=6
[09/20 23:21:52    113s] (I)       Reading via VIA12_VV for layer: 0 
[09/20 23:21:52    113s] (I)       Reading via VIA2 for layer: 1 
[09/20 23:21:52    113s] (I)       Reading via VIA3 for layer: 2 
[09/20 23:21:52    113s] (I)       Reading via VIA4 for layer: 3 
[09/20 23:21:52    113s] (I)       Reading via VIA5 for layer: 4 
[09/20 23:21:52    113s] (I)       end build via table
[09/20 23:21:52    113s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=999 numBumpBlks=0 numBoundaryFakeBlks=0
[09/20 23:21:52    113s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[09/20 23:21:52    113s] (I)       readDataFromPlaceDB
[09/20 23:21:52    113s] (I)       Read net information..
[09/20 23:21:52    113s] [NR-eGR] Read numTotalNets=153  numIgnoredNets=0
[09/20 23:21:52    113s] (I)       Read testcase time = 0.000 seconds
[09/20 23:21:52    113s] 
[09/20 23:21:52    113s] (I)       read default dcut vias
[09/20 23:21:52    113s] (I)       Reading via VIA12_VV for layer: 0 
[09/20 23:21:52    113s] (I)       Reading via VIA2 for layer: 1 
[09/20 23:21:52    113s] (I)       Reading via VIA3 for layer: 2 
[09/20 23:21:52    113s] (I)       Reading via VIA4 for layer: 3 
[09/20 23:21:52    113s] (I)       Reading via VIA5 for layer: 4 
[09/20 23:21:52    113s] (I)       build grid graph start
[09/20 23:21:52    113s] (I)       build grid graph end
[09/20 23:21:52    113s] (I)       Model blockage into capacity
[09/20 23:21:52    113s] (I)       Read numBlocks=999  numPreroutedWires=0  numCapScreens=0
[09/20 23:21:52    113s] (I)       blocked area on Layer1 : 0  (0.00%)
[09/20 23:21:52    113s] (I)       blocked area on Layer2 : 3495408000  (6.89%)
[09/20 23:21:52    113s] (I)       blocked area on Layer3 : 4137504000  (8.16%)
[09/20 23:21:52    113s] (I)       blocked area on Layer4 : 3495408000  (6.89%)
[09/20 23:21:52    113s] (I)       blocked area on Layer5 : 16518588800  (32.58%)
[09/20 23:21:52    113s] (I)       blocked area on Layer6 : 22787232000  (44.94%)
[09/20 23:21:52    113s] (I)       Modeling time = 0.000 seconds
[09/20 23:21:52    113s] 
[09/20 23:21:52    113s] (I)       Number of ignored nets = 0
[09/20 23:21:52    113s] (I)       Number of fixed nets = 0.  Ignored: Yes
[09/20 23:21:52    113s] (I)       Number of clock nets = 1.  Ignored: No
[09/20 23:21:52    113s] (I)       Number of analog nets = 0.  Ignored: Yes
[09/20 23:21:52    113s] (I)       Number of special nets = 0.  Ignored: Yes
[09/20 23:21:52    113s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[09/20 23:21:52    113s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[09/20 23:21:52    113s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[09/20 23:21:52    113s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[09/20 23:21:52    113s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[09/20 23:21:52    113s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[09/20 23:21:52    113s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1259.8 MB
[09/20 23:21:52    113s] (I)       Ndr track 0 does not exist
[09/20 23:21:52    113s] (I)       Layer1  viaCost=300.00
[09/20 23:21:52    113s] (I)       Layer2  viaCost=100.00
[09/20 23:21:52    113s] (I)       Layer3  viaCost=100.00
[09/20 23:21:52    113s] (I)       Layer4  viaCost=100.00
[09/20 23:21:52    113s] (I)       Layer5  viaCost=200.00
[09/20 23:21:52    113s] (I)       ---------------------Grid Graph Info--------------------
[09/20 23:21:52    113s] (I)       routing area        :  (0, 0) - (240800, 210560)
[09/20 23:21:52    113s] (I)       core area           :  (26880, 26880) - (213920, 183680)
[09/20 23:21:52    113s] (I)       Site Width          :  1120  (dbu)
[09/20 23:21:52    113s] (I)       Row Height          :  7840  (dbu)
[09/20 23:21:52    113s] (I)       GCell Width         :  7840  (dbu)
[09/20 23:21:52    113s] (I)       GCell Height        :  7840  (dbu)
[09/20 23:21:52    113s] (I)       grid                :    31    27     6
[09/20 23:21:52    113s] (I)       vertical capacity   :     0  7840     0  7840     0  7840
[09/20 23:21:52    113s] (I)       horizontal capacity :     0     0  7840     0  7840     0
[09/20 23:21:52    113s] (I)       Default wire width  :   460   560   560   560   560   880
[09/20 23:21:52    113s] (I)       Default wire space  :   460   560   560   560   560   920
[09/20 23:21:52    113s] (I)       Default pitch size  :   920  1120  1120  1120  1120  2240
[09/20 23:21:52    113s] (I)       First Track Coord   :     0   560   560   560   560  2800
[09/20 23:21:52    113s] (I)       Num tracks per GCell:  8.52  7.00  7.00  7.00  7.00  3.50
[09/20 23:21:52    113s] (I)       Total num of tracks :     0   215   188   215   188   107
[09/20 23:21:52    113s] (I)       Num of masks        :     1     1     1     1     1     1
[09/20 23:21:52    113s] (I)       Num of trim masks   :     0     0     0     0     0     0
[09/20 23:21:52    113s] (I)       --------------------------------------------------------
[09/20 23:21:52    113s] 
[09/20 23:21:52    113s] [NR-eGR] ============ Routing rule table ============
[09/20 23:21:52    113s] [NR-eGR] Rule id 0. Nets 153 
[09/20 23:21:52    113s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[09/20 23:21:52    113s] [NR-eGR] Pitch:  L1=920  L2=1120  L3=1120  L4=1120  L5=1120  L6=2240
[09/20 23:21:52    113s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[09/20 23:21:52    113s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[09/20 23:21:52    113s] [NR-eGR] ========================================
[09/20 23:21:52    113s] [NR-eGR] 
[09/20 23:21:52    113s] (I)       After initializing earlyGlobalRoute syMemory usage = 1259.8 MB
[09/20 23:21:52    113s] (I)       Loading and dumping file time : 0.00 seconds
[09/20 23:21:52    113s] (I)       ============= Initialization =============
[09/20 23:21:52    113s] (I)       totalPins=612  totalGlobalPin=611 (99.84%)
[09/20 23:21:52    113s] (I)       total 2D Cap : 21676 = (9697 H, 11979 V)
[09/20 23:21:52    113s] [NR-eGR] Layer group 1: route 153 net(s) in layer range [2, 6]
[09/20 23:21:52    113s] (I)       ============  Phase 1a Route ============
[09/20 23:21:52    113s] (I)       Phase 1a runs 0.00 seconds
[09/20 23:21:52    113s] (I)       Usage: 1341 = (608 H, 733 V) = (6.27% H, 6.12% V) = (2.383e+03um H, 2.873e+03um V)
[09/20 23:21:52    113s] (I)       
[09/20 23:21:52    113s] (I)       ============  Phase 1b Route ============
[09/20 23:21:52    113s] (I)       Usage: 1341 = (608 H, 733 V) = (6.27% H, 6.12% V) = (2.383e+03um H, 2.873e+03um V)
[09/20 23:21:52    113s] (I)       
[09/20 23:21:52    113s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.256720e+03um
[09/20 23:21:52    113s] (I)       ============  Phase 1c Route ============
[09/20 23:21:52    113s] (I)       Usage: 1341 = (608 H, 733 V) = (6.27% H, 6.12% V) = (2.383e+03um H, 2.873e+03um V)
[09/20 23:21:52    113s] (I)       
[09/20 23:21:52    113s] (I)       ============  Phase 1d Route ============
[09/20 23:21:52    113s] (I)       Usage: 1341 = (608 H, 733 V) = (6.27% H, 6.12% V) = (2.383e+03um H, 2.873e+03um V)
[09/20 23:21:52    113s] (I)       
[09/20 23:21:52    113s] (I)       ============  Phase 1e Route ============
[09/20 23:21:52    113s] (I)       Phase 1e runs 0.00 seconds
[09/20 23:21:52    113s] (I)       Usage: 1341 = (608 H, 733 V) = (6.27% H, 6.12% V) = (2.383e+03um H, 2.873e+03um V)
[09/20 23:21:52    113s] (I)       
[09/20 23:21:52    113s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.256720e+03um
[09/20 23:21:52    113s] [NR-eGR] 
[09/20 23:21:52    113s] (I)       ============  Phase 1l Route ============
[09/20 23:21:52    113s] (I)       Phase 1l runs 0.00 seconds
[09/20 23:21:52    113s] (I)       
[09/20 23:21:52    113s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[09/20 23:21:52    113s] [NR-eGR]                OverCon            
[09/20 23:21:52    113s] [NR-eGR]                 #Gcell     %Gcell
[09/20 23:21:52    113s] [NR-eGR] Layer              (1)    OverCon 
[09/20 23:21:52    113s] [NR-eGR] ------------------------------------
[09/20 23:21:52    113s] [NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[09/20 23:21:52    113s] [NR-eGR] Layer2       1( 0.12%)   ( 0.12%) 
[09/20 23:21:52    113s] [NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[09/20 23:21:52    113s] [NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[09/20 23:21:52    113s] [NR-eGR] Layer5       0( 0.00%)   ( 0.00%) 
[09/20 23:21:52    113s] [NR-eGR] Layer6       0( 0.00%)   ( 0.00%) 
[09/20 23:21:52    113s] [NR-eGR] ------------------------------------
[09/20 23:21:52    113s] [NR-eGR] Total        1( 0.03%)   ( 0.03%) 
[09/20 23:21:52    113s] [NR-eGR] 
[09/20 23:21:52    113s] (I)       Total Global Routing Runtime: 0.00 seconds
[09/20 23:21:52    113s] (I)       total 2D Cap : 21958 = (9762 H, 12196 V)
[09/20 23:21:52    113s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[09/20 23:21:52    113s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[09/20 23:21:52    113s] (I)       ============= track Assignment ============
[09/20 23:21:52    113s] (I)       extract Global 3D Wires
[09/20 23:21:52    113s] (I)       Extract Global WL : time=0.00
[09/20 23:21:52    113s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer7, numCutBoxes=0)
[09/20 23:21:52    113s] (I)       Initialization real time=0.00 seconds
[09/20 23:21:52    113s] (I)       Run Multi-thread track assignment
[09/20 23:21:52    113s] (I)       merging nets...
[09/20 23:21:52    113s] (I)       merging nets done
[09/20 23:21:52    113s] (I)       Kernel real time=0.00 seconds
[09/20 23:21:52    113s] (I)       End Greedy Track Assignment
[09/20 23:21:52    113s] [NR-eGR] --------------------------------------------------------------------------
[09/20 23:21:52    113s] [NR-eGR] Layer1(METAL1)(F) length: 0.000000e+00um, number of vias: 546
[09/20 23:21:52    113s] [NR-eGR] Layer2(METAL2)(V) length: 2.548561e+03um, number of vias: 942
[09/20 23:21:52    113s] [NR-eGR] Layer3(METAL3)(H) length: 2.563400e+03um, number of vias: 80
[09/20 23:21:52    113s] [NR-eGR] Layer4(METAL4)(V) length: 4.919595e+02um, number of vias: 15
[09/20 23:21:52    113s] [NR-eGR] Layer5(METAL5)(H) length: 5.683950e+01um, number of vias: 4
[09/20 23:21:52    113s] [NR-eGR] Layer6(METAL6)(V) length: 3.528000e+01um, number of vias: 0
[09/20 23:21:52    113s] [NR-eGR] Total length: 5.696039e+03um, number of vias: 1587
[09/20 23:21:52    113s] [NR-eGR] --------------------------------------------------------------------------
[09/20 23:21:52    113s] [NR-eGR] Total clock nets wire length: 4.029200e+02um 
[09/20 23:21:52    113s] [NR-eGR] --------------------------------------------------------------------------
[09/20 23:21:52    113s] [NR-eGR] End Peak syMemory usage = 1245.7 MB
[09/20 23:21:52    113s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.01 seconds
[09/20 23:21:52    113s] Extraction called for design 'uart' of instances=148 and nets=184 using extraction engine 'preRoute' .
[09/20 23:21:52    113s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[09/20 23:21:52    113s] Type 'man IMPEXT-3530' for more detail.
[09/20 23:21:52    113s] PreRoute RC Extraction called for design uart.
[09/20 23:21:52    113s] RC Extraction called in multi-corner(1) mode.
[09/20 23:21:52    113s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[09/20 23:21:52    113s] Type 'man IMPEXT-6197' for more detail.
[09/20 23:21:52    113s] RCMode: PreRoute
[09/20 23:21:52    113s]       RC Corner Indexes            0   
[09/20 23:21:52    113s] Capacitance Scaling Factor   : 1.00000 
[09/20 23:21:52    113s] Resistance Scaling Factor    : 1.00000 
[09/20 23:21:52    113s] Clock Cap. Scaling Factor    : 1.00000 
[09/20 23:21:52    113s] Clock Res. Scaling Factor    : 1.00000 
[09/20 23:21:52    113s] Shrink Factor                : 1.00000
[09/20 23:21:52    113s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[09/20 23:21:52    113s] Updating RC grid for preRoute extraction ...
[09/20 23:21:52    113s] Initializing multi-corner resistance tables ...
[09/20 23:21:52    113s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1245.703M)
[09/20 23:21:52    113s] Compute RC Scale Done ...
[09/20 23:21:52    113s] [hotspot] +------------+---------------+---------------+
[09/20 23:21:52    113s] [hotspot] |            |   max hotspot | total hotspot |
[09/20 23:21:52    113s] [hotspot] +------------+---------------+---------------+
[09/20 23:21:52    113s] [hotspot] | normalized |          0.00 |          0.00 |
[09/20 23:21:52    113s] [hotspot] +------------+---------------+---------------+
[09/20 23:21:52    113s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[09/20 23:21:52    113s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[09/20 23:21:52    113s] #################################################################################
[09/20 23:21:52    113s] # Design Stage: PreRoute
[09/20 23:21:52    113s] # Design Name: uart
[09/20 23:21:52    113s] # Design Mode: 90nm
[09/20 23:21:52    113s] # Analysis Mode: MMMC Non-OCV 
[09/20 23:21:52    113s] # Parasitics Mode: No SPEF/RCDB
[09/20 23:21:52    113s] # Signoff Settings: SI Off 
[09/20 23:21:52    113s] #################################################################################
[09/20 23:21:52    113s] AAE_INFO: 1 threads acquired from CTE.
[09/20 23:21:52    113s] Calculate delays in Single mode...
[09/20 23:21:52    113s] Topological Sorting (REAL = 0:00:00.0, MEM = 1315.1M, InitMEM = 1315.1M)
[09/20 23:21:52    113s] Start delay calculation (fullDC) (1 T). (MEM=1315.07)
[09/20 23:21:52    113s] End AAE Lib Interpolated Model. (MEM=1315.07 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/20 23:21:52    113s] Total number of fetched objects 161
[09/20 23:21:52    113s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/20 23:21:52    113s] End delay calculation. (MEM=1334.15 CPU=0:00:00.0 REAL=0:00:00.0)
[09/20 23:21:52    113s] End delay calculation (fullDC). (MEM=1334.15 CPU=0:00:00.1 REAL=0:00:00.0)
[09/20 23:21:52    113s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1334.1M) ***
[09/20 23:21:52    113s] Begin: GigaOpt postEco DRV Optimization
[09/20 23:21:52    113s] Info: 8 top-level, potential tri-state nets excluded from IPO operation.
[09/20 23:21:52    113s] Info: 1 clock net  excluded from IPO operation.
[09/20 23:21:52    113s] PhyDesignGrid: maxLocalDensity 0.98
[09/20 23:21:52    113s] ### Creating PhyDesignMc. totSessionCpu=0:01:53 mem=1334.1M
[09/20 23:21:52    113s] Core basic site is core7T
[09/20 23:21:52    113s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/20 23:21:52    113s] Mark StBox On SiteArr starts
[09/20 23:21:52    113s] Mark StBox On SiteArr ends
[09/20 23:21:52    113s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1334.1MB).
[09/20 23:21:52    113s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:53 mem=1334.1M
[09/20 23:21:52    113s] 
[09/20 23:21:52    113s] #optDebug: {2, 1.000, 0.8500} {3, 0.784, 0.8500} {4, 0.567, 0.8500} {5, 0.135, 0.4353} {6, 0.135, 0.4353} 
[09/20 23:21:52    113s] ### Creating LA Mngr. totSessionCpu=0:01:53 mem=1334.1M
[09/20 23:21:52    113s] ### Creating LA Mngr, finished. totSessionCpu=0:01:53 mem=1334.1M
[09/20 23:21:53    114s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/20 23:21:53    114s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[09/20 23:21:53    114s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/20 23:21:53    114s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[09/20 23:21:53    114s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/20 23:21:53    114s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[09/20 23:21:53    114s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|   269.55|     0.00|       0|       0|       0|  65.48|          |         |
[09/20 23:21:53    114s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[09/20 23:21:53    114s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|   269.55|     0.00|       0|       0|       0|  65.48| 0:00:00.0|  1410.5M|
[09/20 23:21:53    114s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/20 23:21:53    114s] **** Begin NDR-Layer Usage Statistics ****
[09/20 23:21:53    114s] 0 Ndr or Layer constraints added by optimization 
[09/20 23:21:53    114s] **** End NDR-Layer Usage Statistics ****
[09/20 23:21:53    114s] 
[09/20 23:21:53    114s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1410.5M) ***
[09/20 23:21:53    114s] 
[09/20 23:21:53    114s] End: GigaOpt postEco DRV Optimization
[09/20 23:21:53    114s] **INFO: Flow update: Design timing is met.
[09/20 23:21:53    114s] **INFO: Flow update: Design timing is met.
[09/20 23:21:53    114s] **INFO: Flow update: Design timing is met.
[09/20 23:21:53    114s] *** Steiner Routed Nets: 0.000%; Threshold: 100; Threshold for Hold: 100
[09/20 23:21:53    114s] ### Creating LA Mngr. totSessionCpu=0:01:54 mem=1391.4M
[09/20 23:21:53    114s] ### Creating LA Mngr, finished. totSessionCpu=0:01:54 mem=1391.4M
[09/20 23:21:53    114s] Re-routed 0 nets
[09/20 23:21:53    114s] 
[09/20 23:21:53    114s] Active setup views:
[09/20 23:21:53    114s]  test_uart
[09/20 23:21:53    114s]   Dominating endpoints: 0
[09/20 23:21:53    114s]   Dominating TNS: -0.000
[09/20 23:21:53    114s] 
[09/20 23:21:53    114s] Extraction called for design 'uart' of instances=148 and nets=184 using extraction engine 'preRoute' .
[09/20 23:21:53    114s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[09/20 23:21:53    114s] Type 'man IMPEXT-3530' for more detail.
[09/20 23:21:53    114s] PreRoute RC Extraction called for design uart.
[09/20 23:21:53    114s] RC Extraction called in multi-corner(1) mode.
[09/20 23:21:53    114s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[09/20 23:21:53    114s] Type 'man IMPEXT-6197' for more detail.
[09/20 23:21:53    114s] RCMode: PreRoute
[09/20 23:21:53    114s]       RC Corner Indexes            0   
[09/20 23:21:53    114s] Capacitance Scaling Factor   : 1.00000 
[09/20 23:21:53    114s] Resistance Scaling Factor    : 1.00000 
[09/20 23:21:53    114s] Clock Cap. Scaling Factor    : 1.00000 
[09/20 23:21:53    114s] Clock Res. Scaling Factor    : 1.00000 
[09/20 23:21:53    114s] Shrink Factor                : 1.00000
[09/20 23:21:53    114s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[09/20 23:21:53    114s] Initializing multi-corner resistance tables ...
[09/20 23:21:53    114s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1377.250M)
[09/20 23:21:53    114s] #################################################################################
[09/20 23:21:53    114s] # Design Stage: PreRoute
[09/20 23:21:53    114s] # Design Name: uart
[09/20 23:21:53    114s] # Design Mode: 90nm
[09/20 23:21:53    114s] # Analysis Mode: MMMC Non-OCV 
[09/20 23:21:53    114s] # Parasitics Mode: No SPEF/RCDB
[09/20 23:21:53    114s] # Signoff Settings: SI Off 
[09/20 23:21:53    114s] #################################################################################
[09/20 23:21:53    114s] AAE_INFO: 1 threads acquired from CTE.
[09/20 23:21:53    114s] Calculate delays in Single mode...
[09/20 23:21:53    114s] Topological Sorting (REAL = 0:00:00.0, MEM = 1391.4M, InitMEM = 1391.4M)
[09/20 23:21:53    114s] Start delay calculation (fullDC) (1 T). (MEM=1391.38)
[09/20 23:21:53    114s] End AAE Lib Interpolated Model. (MEM=1391.38 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/20 23:21:53    114s] Total number of fetched objects 161
[09/20 23:21:53    114s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/20 23:21:53    114s] End delay calculation. (MEM=1391.38 CPU=0:00:00.0 REAL=0:00:00.0)
[09/20 23:21:53    114s] End delay calculation (fullDC). (MEM=1391.38 CPU=0:00:00.1 REAL=0:00:00.0)
[09/20 23:21:53    114s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1391.4M) ***
[09/20 23:21:53    114s] *** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:01:54 mem=1391.4M)
[09/20 23:21:53    114s] Reported timing to dir ./timingReports
[09/20 23:21:53    114s] **optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1026.4M, totSessionCpu=0:01:54 **
[09/20 23:21:53    114s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 test_uart 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 269.552 | 269.552 | 270.095 |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   71    |   41    |   39    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 65.479%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1026.5M, totSessionCpu=0:01:54 **
[09/20 23:21:53    114s] Deleting Cell Server ...
[09/20 23:21:53    114s] Deleting Lib Analyzer.
[09/20 23:21:53    114s] *** Finished optDesign ***
[09/20 23:21:53    114s] 
[09/20 23:21:53    114s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:05.6 real=0:00:05.6)
[09/20 23:21:53    114s] 	OPT_RUNTIME:            reclaim (count =  1): (cpu=0:00:01.2 real=0:00:01.2)
[09/20 23:21:53    114s] 	OPT_RUNTIME:          postTROpt (count =  1): (cpu=0:00:00.9 real=0:00:00.9)
[09/20 23:21:53    114s] Info: pop threads available for lower-level modules during optimization.
[09/20 23:21:53    114s] Info: Destroy the CCOpt slew target map.
[09/20 23:22:14    117s] <CMD> timeDesign -postCTS
[09/20 23:22:14    117s] Start to check current routing status for nets...
[09/20 23:22:14    117s] All nets are already routed correctly.
[09/20 23:22:14    117s] End to check current routing status for nets (mem=1209.2M)
[09/20 23:22:14    117s] Effort level <high> specified for reg2reg path_group
[09/20 23:22:14    117s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 test_uart 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 269.552 | 269.552 | 270.095 |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   71    |   41    |   39    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 65.479%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir ./timingReports
[09/20 23:22:14    117s] Total CPU time: 0.11 sec
[09/20 23:22:14    117s] Total Real time: 0.0 sec
[09/20 23:22:14    117s] Total Memory Usage: 1209.1875 Mbytes
[09/20 23:22:41    121s] <CMD> report_timing
[09/20 23:24:24    127s] <CMD> getFillerMode -quiet
[09/20 23:25:03    129s] <CMD> addFiller -cell FILL1BWP7T DCAPBWP7T DCAP8BWP7T -prefix FILLER
[09/20 23:25:03    129s] Core basic site is core7T
[09/20 23:25:03    129s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/20 23:25:03    129s] Mark StBox On SiteArr starts
[09/20 23:25:03    129s] Mark StBox On SiteArr ends
[09/20 23:25:03    129s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1211.2MB).
[09/20 23:25:03    129s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[09/20 23:25:03    129s] *INFO: Adding fillers to top-module.
[09/20 23:25:03    129s] *INFO:   Added 73 filler insts (cell DCAP8BWP7T / prefix FILLER).
[09/20 23:25:03    129s] *INFO:   Added 138 filler insts (cell DCAPBWP7T / prefix FILLER).
[09/20 23:25:03    129s] *INFO:   Added 155 filler insts (cell FILL1BWP7T / prefix FILLER).
[09/20 23:25:03    129s] *INFO: Total 366 filler insts added - prefix FILLER (CPU: 0:00:00.0).
[09/20 23:25:03    129s] For 366 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
[09/20 23:25:14    130s] <CMD> setLayerPreference allM0 -isVisible 0
[09/20 23:25:14    130s] <CMD> setLayerPreference allM1Cont -isVisible 0
[09/20 23:25:14    130s] <CMD> setLayerPreference allM1 -isVisible 0
[09/20 23:25:14    130s] <CMD> setLayerPreference allM2Cont -isVisible 0
[09/20 23:25:14    130s] <CMD> setLayerPreference allM2 -isVisible 0
[09/20 23:25:14    130s] <CMD> setLayerPreference allM3Cont -isVisible 0
[09/20 23:25:14    130s] <CMD> setLayerPreference allM3 -isVisible 0
[09/20 23:25:14    130s] <CMD> setLayerPreference allM4Cont -isVisible 0
[09/20 23:25:14    130s] <CMD> setLayerPreference allM4 -isVisible 0
[09/20 23:25:14    130s] <CMD> setLayerPreference allM5Cont -isVisible 0
[09/20 23:25:14    130s] <CMD> setLayerPreference allM5 -isVisible 0
[09/20 23:25:14    130s] <CMD> setLayerPreference allM6Cont -isVisible 0
[09/20 23:25:14    130s] <CMD> setLayerPreference allM6 -isVisible 0
[09/20 23:25:25    130s] <CMD> setLayerPreference allM0 -isVisible 1
[09/20 23:25:25    130s] <CMD> setLayerPreference allM1Cont -isVisible 1
[09/20 23:25:25    130s] <CMD> setLayerPreference allM1 -isVisible 1
[09/20 23:25:25    130s] <CMD> setLayerPreference allM2Cont -isVisible 1
[09/20 23:25:25    130s] <CMD> setLayerPreference allM2 -isVisible 1
[09/20 23:25:25    130s] <CMD> setLayerPreference allM3Cont -isVisible 1
[09/20 23:25:25    130s] <CMD> setLayerPreference allM3 -isVisible 1
[09/20 23:25:25    130s] <CMD> setLayerPreference allM4Cont -isVisible 1
[09/20 23:25:25    130s] <CMD> setLayerPreference allM4 -isVisible 1
[09/20 23:25:25    130s] <CMD> setLayerPreference allM5Cont -isVisible 1
[09/20 23:25:25    130s] <CMD> setLayerPreference allM5 -isVisible 1
[09/20 23:25:25    130s] <CMD> setLayerPreference allM6Cont -isVisible 1
[09/20 23:25:25    130s] <CMD> setLayerPreference allM6 -isVisible 1
[09/20 23:25:39    130s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[09/20 23:26:00    131s] <CMD> setNanoRouteMode -quiet -timingEngine {}
[09/20 23:26:00    131s] <CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix 0
[09/20 23:26:00    131s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[09/20 23:26:00    131s] <CMD> setNanoRouteMode -quiet -drouteStartIteration default
[09/20 23:26:00    131s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[09/20 23:26:00    131s] <CMD> setNanoRouteMode -quiet -routeTopRoutingLayer 6
[09/20 23:26:00    131s] <CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
[09/20 23:26:00    131s] <CMD> setNanoRouteMode -quiet -drouteEndIteration default
[09/20 23:26:00    131s] **WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[09/20 23:26:00    131s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven false
[09/20 23:26:00    131s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven false
[09/20 23:26:00    131s] Running Native NanoRoute ...
[09/20 23:26:00    131s] <CMD> routeDesign -globalDetail
[09/20 23:26:00    131s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 972.38 (MB), peak = 1032.54 (MB)
[09/20 23:26:00    131s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[09/20 23:26:00    131s] #**INFO: setDesignMode -flowEffort standard
[09/20 23:26:00    131s] #**INFO: mulit-cut via swapping is disabled by user.
[09/20 23:26:00    131s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[09/20 23:26:00    131s] #**INFO: auto set of routeReserveSpaceForMultiCut to true
[09/20 23:26:00    131s] #**INFO: auto set of routeConcurrentMinimizeViaCountEffort to high
[09/20 23:26:00    131s] Core basic site is core7T
[09/20 23:26:00    131s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/20 23:26:00    131s] Mark StBox On SiteArr starts
[09/20 23:26:00    131s] Mark StBox On SiteArr ends
[09/20 23:26:00    131s] Begin checking placement ... (start mem=1211.2M, init mem=1211.2M)
[09/20 23:26:00    131s] *info: Placed = 514           
[09/20 23:26:00    131s] *info: Unplaced = 0           
[09/20 23:26:00    131s] Placement Density:100.00%(7332/7332)
[09/20 23:26:00    131s] Placement Density (including fixed std cells):100.00%(7332/7332)
[09/20 23:26:00    131s] Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=1211.2M)
[09/20 23:26:00    131s] #**INFO: honoring user setting for routeWithTimingDriven set to false
[09/20 23:26:00    131s] #**INFO: honoring user setting for routeWithSiDriven set to false
[09/20 23:26:00    131s] **WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[09/20 23:26:00    131s] 
[09/20 23:26:00    131s] changeUseClockNetStatus Option :  -noFixedNetWires 
[09/20 23:26:00    131s] *** Changed status on (0) nets in Clock.
[09/20 23:26:00    131s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1211.2M) ***
[09/20 23:26:00    131s] 
[09/20 23:26:00    131s] globalDetailRoute
[09/20 23:26:00    131s] 
[09/20 23:26:00    131s] #setNanoRouteMode -droutePostRouteSpreadWire "1"
[09/20 23:26:00    131s] #setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
[09/20 23:26:00    131s] #setNanoRouteMode -routeReserveSpaceForMultiCut true
[09/20 23:26:00    131s] #setNanoRouteMode -routeTopRoutingLayer 6
[09/20 23:26:00    131s] #setNanoRouteMode -routeWithSiDriven false
[09/20 23:26:00    131s] #setNanoRouteMode -routeWithTimingDriven false
[09/20 23:26:00    131s] #Start globalDetailRoute on Sun Sep 20 23:26:00 2020
[09/20 23:26:00    131s] #
[09/20 23:26:01    131s] ### Net info: total nets: 184
[09/20 23:26:01    131s] ### Net info: dirty nets: 12
[09/20 23:26:01    131s] ### Net info: marked as disconnected nets: 0
[09/20 23:26:01    131s] ### Net info: fully routed nets: 0
[09/20 23:26:01    131s] ### Net info: trivial (single pin) nets: 0
[09/20 23:26:01    131s] ### Net info: unrouted nets: 184
[09/20 23:26:01    131s] ### Net info: re-extraction nets: 0
[09/20 23:26:01    131s] ### Net info: ignored nets: 0
[09/20 23:26:01    131s] ### Net info: skip routing nets: 0
[09/20 23:26:01    131s] ### import route signature (0) =  433515645
[09/20 23:26:01    131s] ### import violation signature (0) = 1905142130
[09/20 23:26:01    131s] #NanoRoute Version 17.12-s095_1 NR171102-1913/17_12-UB
[09/20 23:26:01    131s] #RTESIG:78da8d904d0b824014455bf72b1ea30b83b4b9eacc30dba06d85545b31183f40149cf1ff
[09/20 23:26:01    131s] #       67b435f52ddf3b1ceebb9effba64c4a022c4a1e55ae4a06b0605f03884467282caa7d3f3
[09/20 23:26:01    131s] #       ccf69e7fbb3f1248e214349d3395198e345a339035ce355d75f821a95093915160dd306d
[09/20 23:26:01    131s] #       6719a94065d15a43c1bbefdb59462b4e0922cdbf4341d9f6859b05c113be6a036249ac6e
[09/20 23:26:01    131s] #       aa7a3919526872c3b8e84ab524b9dc0204d2f55062aa7303a436408213fbfbdaee0318f0
[09/20 23:26:01    131s] #       90a4
[09/20 23:26:01    131s] #
[09/20 23:26:01    131s] #RTESIG:78da8d904d0b824014455bf72b1ea30b83b4b9eacc30dba06d85545b31183f40149cf1ff
[09/20 23:26:01    131s] #       67b435f52ddf3b1ceebb9effba64c4a022c4a1e55ae4a06b0605f03884467282caa7d3f3
[09/20 23:26:01    131s] #       ccf69e7fbb3f1248e214349d3395198e345a339035ce355d75f821a95093915160dd306d
[09/20 23:26:01    131s] #       6719a94065d15a43c1bbefdb59462b4e0922cdbf4341d9f6859b05c113be6a036249ac6e
[09/20 23:26:01    131s] #       aa7a3919526872c3b8e84ab524b9dc0204d2f55062aa7303a436408213fbfbdaee0318f0
[09/20 23:26:01    131s] #       90a4
[09/20 23:26:01    131s] #
[09/20 23:26:01    131s] #Start routing data preparation on Sun Sep 20 23:26:01 2020
[09/20 23:26:01    131s] #
[09/20 23:26:01    131s] #WARNING (NRDB-2077) The below via enclosure for LAYER METAL1 is not specified for width 0.2300.
[09/20 23:26:01    131s] #WARNING (NRDB-2078) The above via enclosure for LAYER METAL2 is not specified for width 0.2800.
[09/20 23:26:01    131s] #WARNING (NRDB-2077) The below via enclosure for LAYER METAL1 is not specified for width 0.2300.
[09/20 23:26:01    131s] #WARNING (NRDB-2078) The above via enclosure for LAYER METAL2 is not specified for width 0.2800.
[09/20 23:26:01    131s] #WARNING (NRDB-2077) The below via enclosure for LAYER METAL2 is not specified for width 0.2800.
[09/20 23:26:01    131s] #WARNING (NRDB-2078) The above via enclosure for LAYER METAL3 is not specified for width 0.2800.
[09/20 23:26:01    131s] #WARNING (NRDB-2077) The below via enclosure for LAYER METAL2 is not specified for width 0.2800.
[09/20 23:26:01    131s] #WARNING (NRDB-2078) The above via enclosure for LAYER METAL3 is not specified for width 0.2800.
[09/20 23:26:01    131s] #WARNING (NRDB-2077) The below via enclosure for LAYER METAL3 is not specified for width 0.2800.
[09/20 23:26:01    131s] #WARNING (NRDB-2078) The above via enclosure for LAYER METAL4 is not specified for width 0.2800.
[09/20 23:26:01    131s] #WARNING (NRDB-2077) The below via enclosure for LAYER METAL3 is not specified for width 0.2800.
[09/20 23:26:01    131s] #WARNING (NRDB-2078) The above via enclosure for LAYER METAL4 is not specified for width 0.2800.
[09/20 23:26:01    131s] #WARNING (NRDB-2077) The below via enclosure for LAYER METAL4 is not specified for width 0.2800.
[09/20 23:26:01    131s] #WARNING (NRDB-2078) The above via enclosure for LAYER METAL5 is not specified for width 0.2800.
[09/20 23:26:01    131s] #WARNING (NRDB-2077) The below via enclosure for LAYER METAL4 is not specified for width 0.2800.
[09/20 23:26:01    131s] #WARNING (NRDB-2078) The above via enclosure for LAYER METAL5 is not specified for width 0.2800.
[09/20 23:26:01    131s] #WARNING (NRDB-2077) The below via enclosure for LAYER METAL5 is not specified for width 0.2800.
[09/20 23:26:01    131s] #WARNING (NRDB-2078) The above via enclosure for LAYER METAL6 is not specified for width 0.4400.
[09/20 23:26:01    131s] #WARNING (NRDB-2077) The below via enclosure for LAYER METAL5 is not specified for width 0.2800.
[09/20 23:26:01    131s] #WARNING (NRDB-2078) The above via enclosure for LAYER METAL6 is not specified for width 0.4400.
[09/20 23:26:01    131s] #Minimum voltage of a net in the design = 0.000.
[09/20 23:26:01    131s] #Maximum voltage of a net in the design = 1.800.
[09/20 23:26:01    131s] #Voltage range [0.000 - 0.000] has 12 nets.
[09/20 23:26:01    131s] #Voltage range [1.800 - 1.800] has 1 net.
[09/20 23:26:01    131s] #Voltage range [0.000 - 1.800] has 171 nets.
[09/20 23:26:01    131s] # METAL1       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.4850
[09/20 23:26:01    131s] # METAL2       V   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[09/20 23:26:01    131s] # METAL3       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[09/20 23:26:01    131s] # METAL4       V   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[09/20 23:26:01    131s] # METAL5       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[09/20 23:26:01    131s] # METAL6       V   Track-Pitch = 1.1200    Line-2-Via Pitch = 0.9500
[09/20 23:26:01    131s] #Regenerating Ggrids automatically.
[09/20 23:26:01    131s] #Auto generating G-grids with size=15 tracks, using layer METAL3's pitch = 0.5600.
[09/20 23:26:01    131s] #Using automatically generated G-grids.
[09/20 23:26:01    131s] #Done routing data preparation.
[09/20 23:26:01    131s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 978.39 (MB), peak = 1032.54 (MB)
[09/20 23:26:01    131s] #Merging special wires...
[09/20 23:26:01    131s] #
[09/20 23:26:01    131s] #Finished routing data preparation on Sun Sep 20 23:26:01 2020
[09/20 23:26:01    131s] #
[09/20 23:26:01    131s] #Cpu time = 00:00:00
[09/20 23:26:01    131s] #Elapsed time = 00:00:00
[09/20 23:26:01    131s] #Increased memory = 5.73 (MB)
[09/20 23:26:01    131s] #Total memory = 978.47 (MB)
[09/20 23:26:01    131s] #Peak memory = 1032.54 (MB)
[09/20 23:26:01    131s] #
[09/20 23:26:01    131s] #
[09/20 23:26:01    131s] #Start global routing on Sun Sep 20 23:26:01 2020
[09/20 23:26:01    131s] #
[09/20 23:26:01    131s] #Number of eco nets is 0
[09/20 23:26:01    131s] #
[09/20 23:26:01    131s] #Start global routing data preparation on Sun Sep 20 23:26:01 2020
[09/20 23:26:01    131s] #
[09/20 23:26:01    131s] #Start routing resource analysis on Sun Sep 20 23:26:01 2020
[09/20 23:26:01    131s] #
[09/20 23:26:01    131s] #Routing resource analysis is done on Sun Sep 20 23:26:01 2020
[09/20 23:26:01    131s] #
[09/20 23:26:01    131s] #  Resource Analysis:
[09/20 23:26:01    131s] #
[09/20 23:26:01    131s] #               Routing  #Avail      #Track     #Total     %Gcell
[09/20 23:26:01    131s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[09/20 23:26:01    131s] #  --------------------------------------------------------------
[09/20 23:26:01    131s] #  METAL1         H         188           0         182    59.34%
[09/20 23:26:01    131s] #  METAL2         V         215           0         182     0.00%
[09/20 23:26:01    131s] #  METAL3         H         188           0         182     0.00%
[09/20 23:26:01    131s] #  METAL4         V         215           0         182     0.00%
[09/20 23:26:01    131s] #  METAL5         H         144          44         182     7.69%
[09/20 23:26:01    131s] #  METAL6         V          85          22         182     6.59%
[09/20 23:26:01    131s] #  --------------------------------------------------------------
[09/20 23:26:01    131s] #  Total                   1035       7.25%        1092    12.27%
[09/20 23:26:01    131s] #
[09/20 23:26:01    131s] #
[09/20 23:26:01    131s] #
[09/20 23:26:01    131s] #
[09/20 23:26:01    131s] #Global routing data preparation is done on Sun Sep 20 23:26:01 2020
[09/20 23:26:01    131s] #
[09/20 23:26:01    131s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 978.66 (MB), peak = 1032.54 (MB)
[09/20 23:26:01    131s] #
[09/20 23:26:01    131s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 978.68 (MB), peak = 1032.54 (MB)
[09/20 23:26:01    131s] #
[09/20 23:26:01    131s] #start global routing iteration 1...
[09/20 23:26:01    131s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 979.25 (MB), peak = 1032.54 (MB)
[09/20 23:26:01    131s] #
[09/20 23:26:01    131s] #start global routing iteration 2...
[09/20 23:26:01    131s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 979.48 (MB), peak = 1032.54 (MB)
[09/20 23:26:01    131s] #
[09/20 23:26:01    131s] #
[09/20 23:26:01    131s] #Total number of trivial nets (e.g. < 2 pins) = 22 (skipped).
[09/20 23:26:01    131s] #Total number of routable nets = 162.
[09/20 23:26:01    131s] #Total number of nets in the design = 184.
[09/20 23:26:01    131s] #
[09/20 23:26:01    131s] #162 routable nets have only global wires.
[09/20 23:26:01    131s] #
[09/20 23:26:01    131s] #Routed nets constraints summary:
[09/20 23:26:01    131s] #-----------------------------
[09/20 23:26:01    131s] #        Rules   Unconstrained  
[09/20 23:26:01    131s] #-----------------------------
[09/20 23:26:01    131s] #      Default             162  
[09/20 23:26:01    131s] #-----------------------------
[09/20 23:26:01    131s] #        Total             162  
[09/20 23:26:01    131s] #-----------------------------
[09/20 23:26:01    131s] #
[09/20 23:26:01    131s] #Routing constraints summary of the whole design:
[09/20 23:26:01    131s] #-----------------------------
[09/20 23:26:01    131s] #        Rules   Unconstrained  
[09/20 23:26:01    131s] #-----------------------------
[09/20 23:26:01    131s] #      Default             162  
[09/20 23:26:01    131s] #-----------------------------
[09/20 23:26:01    131s] #        Total             162  
[09/20 23:26:01    131s] #-----------------------------
[09/20 23:26:01    131s] #
[09/20 23:26:01    131s] #
[09/20 23:26:01    131s] #  Congestion Analysis: (blocked Gcells are excluded)
[09/20 23:26:01    131s] #
[09/20 23:26:01    131s] #                 OverCon       OverCon       OverCon       OverCon          
[09/20 23:26:01    131s] #                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
[09/20 23:26:01    131s] #     Layer           (1)           (2)           (3)           (4)   OverCon
[09/20 23:26:01    131s] #  --------------------------------------------------------------------------
[09/20 23:26:01    131s] #  METAL1        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[09/20 23:26:01    131s] #  METAL2        4(2.20%)      2(1.10%)      0(0.00%)      1(0.55%)   (3.85%)
[09/20 23:26:01    131s] #  METAL3        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[09/20 23:26:01    131s] #  METAL4        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[09/20 23:26:01    131s] #  METAL5        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[09/20 23:26:01    131s] #  METAL6        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[09/20 23:26:01    131s] #  --------------------------------------------------------------------------
[09/20 23:26:01    131s] #     Total      4(0.41%)      2(0.21%)      0(0.00%)      1(0.10%)   (0.72%)
[09/20 23:26:01    131s] #
[09/20 23:26:01    131s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 4
[09/20 23:26:01    131s] #  Overflow after GR: 0.00% H + 0.72% V
[09/20 23:26:01    131s] #
[09/20 23:26:01    131s] [hotspot] +------------+---------------+---------------+
[09/20 23:26:01    131s] [hotspot] |            |   max hotspot | total hotspot |
[09/20 23:26:01    131s] [hotspot] +------------+---------------+---------------+
[09/20 23:26:01    131s] [hotspot] | normalized |          0.00 |          0.00 |
[09/20 23:26:01    131s] [hotspot] +------------+---------------+---------------+
[09/20 23:26:01    131s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[09/20 23:26:01    131s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[09/20 23:26:01    131s] #Complete Global Routing.
[09/20 23:26:01    131s] #Total wire length = 6109 um.
[09/20 23:26:01    131s] #Total half perimeter of net bounding box = 5688 um.
[09/20 23:26:01    131s] #Total wire length on LAYER METAL1 = 143 um.
[09/20 23:26:01    131s] #Total wire length on LAYER METAL2 = 3078 um.
[09/20 23:26:01    131s] #Total wire length on LAYER METAL3 = 2463 um.
[09/20 23:26:01    131s] #Total wire length on LAYER METAL4 = 294 um.
[09/20 23:26:01    131s] #Total wire length on LAYER METAL5 = 106 um.
[09/20 23:26:01    131s] #Total wire length on LAYER METAL6 = 25 um.
[09/20 23:26:01    131s] #Total number of vias = 948
[09/20 23:26:01    131s] #Up-Via Summary (total 948):
[09/20 23:26:01    131s] #           
[09/20 23:26:01    131s] #-----------------------
[09/20 23:26:01    131s] # METAL1            574
[09/20 23:26:01    131s] # METAL2            333
[09/20 23:26:01    131s] # METAL3             31
[09/20 23:26:01    131s] # METAL4              8
[09/20 23:26:01    131s] # METAL5              2
[09/20 23:26:01    131s] #-----------------------
[09/20 23:26:01    131s] #                   948 
[09/20 23:26:01    131s] #
[09/20 23:26:01    131s] #Max overcon = 4 tracks.
[09/20 23:26:01    131s] #Total overcon = 0.72%.
[09/20 23:26:01    131s] #Worst layer Gcell overcon rate = 0.00%.
[09/20 23:26:01    131s] #
[09/20 23:26:01    131s] #Global routing statistics:
[09/20 23:26:01    131s] #Cpu time = 00:00:00
[09/20 23:26:01    131s] #Elapsed time = 00:00:00
[09/20 23:26:01    131s] #Increased memory = 1.50 (MB)
[09/20 23:26:01    131s] #Total memory = 980.02 (MB)
[09/20 23:26:01    131s] #Peak memory = 1032.54 (MB)
[09/20 23:26:01    131s] #
[09/20 23:26:01    131s] #Finished global routing on Sun Sep 20 23:26:01 2020
[09/20 23:26:01    131s] #
[09/20 23:26:01    131s] #
[09/20 23:26:01    131s] ### route signature (4) = 2038967301
[09/20 23:26:01    131s] ### violation signature (3) = 1905142130
[09/20 23:26:01    131s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 979.29 (MB), peak = 1032.54 (MB)
[09/20 23:26:01    131s] #Start Track Assignment.
[09/20 23:26:01    131s] #Done with 285 horizontal wires in 1 hboxes and 320 vertical wires in 1 hboxes.
[09/20 23:26:01    131s] #Done with 41 horizontal wires in 1 hboxes and 64 vertical wires in 1 hboxes.
[09/20 23:26:01    131s] #Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
[09/20 23:26:01    131s] #
[09/20 23:26:01    131s] #Track assignment summary:
[09/20 23:26:01    131s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[09/20 23:26:01    131s] #------------------------------------------------------------------------
[09/20 23:26:01    131s] # METAL1       137.72 	  0.33%  	  0.00% 	  0.00%
[09/20 23:26:01    131s] # METAL2      2997.47 	  0.02%  	  0.00% 	  0.00%
[09/20 23:26:01    131s] # METAL3      2418.44 	  0.01%  	  0.00% 	  0.00%
[09/20 23:26:01    131s] # METAL4       308.03 	  0.00%  	  0.00% 	  0.00%
[09/20 23:26:01    131s] # METAL5       112.01 	  0.00%  	  0.00% 	  0.00%
[09/20 23:26:01    131s] # METAL6        25.53 	  0.00%  	  0.00% 	  0.00%
[09/20 23:26:01    131s] #------------------------------------------------------------------------
[09/20 23:26:01    131s] # All        5999.19  	  0.02% 	  0.00% 	  0.00%
[09/20 23:26:01    131s] #Complete Track Assignment.
[09/20 23:26:01    131s] #Total wire length = 6498 um.
[09/20 23:26:01    131s] #Total half perimeter of net bounding box = 5688 um.
[09/20 23:26:01    131s] #Total wire length on LAYER METAL1 = 477 um.
[09/20 23:26:01    131s] #Total wire length on LAYER METAL2 = 2996 um.
[09/20 23:26:01    131s] #Total wire length on LAYER METAL3 = 2561 um.
[09/20 23:26:01    131s] #Total wire length on LAYER METAL4 = 328 um.
[09/20 23:26:01    131s] #Total wire length on LAYER METAL5 = 111 um.
[09/20 23:26:01    131s] #Total wire length on LAYER METAL6 = 25 um.
[09/20 23:26:01    131s] #Total number of vias = 948
[09/20 23:26:01    131s] #Up-Via Summary (total 948):
[09/20 23:26:01    131s] #           
[09/20 23:26:01    131s] #-----------------------
[09/20 23:26:01    131s] # METAL1            574
[09/20 23:26:01    131s] # METAL2            333
[09/20 23:26:01    131s] # METAL3             31
[09/20 23:26:01    131s] # METAL4              8
[09/20 23:26:01    131s] # METAL5              2
[09/20 23:26:01    131s] #-----------------------
[09/20 23:26:01    131s] #                   948 
[09/20 23:26:01    131s] #
[09/20 23:26:01    131s] ### route signature (8) = 1323927578
[09/20 23:26:01    131s] ### violation signature (7) = 1905142130
[09/20 23:26:01    131s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 979.64 (MB), peak = 1032.54 (MB)
[09/20 23:26:01    131s] #
[09/20 23:26:01    131s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[09/20 23:26:01    131s] #Cpu time = 00:00:00
[09/20 23:26:01    131s] #Elapsed time = 00:00:00
[09/20 23:26:01    131s] #Increased memory = 7.17 (MB)
[09/20 23:26:01    131s] #Total memory = 979.87 (MB)
[09/20 23:26:01    131s] #Peak memory = 1032.54 (MB)
[09/20 23:26:01    131s] ### max drc and si pitch = 3340 (  1.6700 um) MT-safe pitch = 3520 (  1.7600 um) patch pitch = 5200 (  2.6000 um)
[09/20 23:26:01    131s] #
[09/20 23:26:01    131s] #Start Detail Routing..
[09/20 23:26:01    131s] #start initial detail routing ...
[09/20 23:26:01    131s] ### For initial detail routing, marked 0 dont-route nets (design has 2 dirty nets)
[09/20 23:26:01    132s] #   number of violations = 0
[09/20 23:26:01    132s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1015.12 (MB), peak = 1032.54 (MB)
[09/20 23:26:01    132s] #start 1st optimization iteration ...
[09/20 23:26:01    132s] #   number of violations = 0
[09/20 23:26:01    132s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1015.13 (MB), peak = 1032.54 (MB)
[09/20 23:26:01    132s] #Complete Detail Routing.
[09/20 23:26:01    132s] #Total wire length = 6542 um.
[09/20 23:26:01    132s] #Total half perimeter of net bounding box = 5688 um.
[09/20 23:26:01    132s] #Total wire length on LAYER METAL1 = 152 um.
[09/20 23:26:01    132s] #Total wire length on LAYER METAL2 = 3153 um.
[09/20 23:26:01    132s] #Total wire length on LAYER METAL3 = 2701 um.
[09/20 23:26:01    132s] #Total wire length on LAYER METAL4 = 415 um.
[09/20 23:26:01    132s] #Total wire length on LAYER METAL5 = 87 um.
[09/20 23:26:01    132s] #Total wire length on LAYER METAL6 = 32 um.
[09/20 23:26:01    132s] #Total number of vias = 1088
[09/20 23:26:01    132s] #Up-Via Summary (total 1088):
[09/20 23:26:01    132s] #           
[09/20 23:26:01    132s] #-----------------------
[09/20 23:26:01    132s] # METAL1            589
[09/20 23:26:01    132s] # METAL2            451
[09/20 23:26:01    132s] # METAL3             38
[09/20 23:26:01    132s] # METAL4              8
[09/20 23:26:01    132s] # METAL5              2
[09/20 23:26:01    132s] #-----------------------
[09/20 23:26:01    132s] #                  1088 
[09/20 23:26:01    132s] #
[09/20 23:26:01    132s] #Total number of DRC violations = 0
[09/20 23:26:01    132s] ### route signature (13) = 1216197779
[09/20 23:26:01    132s] ### violation signature (12) = 1905142130
[09/20 23:26:01    132s] #Cpu time = 00:00:00
[09/20 23:26:01    132s] #Elapsed time = 00:00:01
[09/20 23:26:01    132s] #Increased memory = 4.01 (MB)
[09/20 23:26:01    132s] #Total memory = 983.88 (MB)
[09/20 23:26:01    132s] #Peak memory = 1032.54 (MB)
[09/20 23:26:01    132s] #
[09/20 23:26:01    132s] #start routing for process antenna violation fix ...
[09/20 23:26:01    132s] ### max drc and si pitch = 3340 (  1.6700 um) MT-safe pitch = 3520 (  1.7600 um) patch pitch = 5200 (  2.6000 um)
[09/20 23:26:01    132s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 985.17 (MB), peak = 1032.54 (MB)
[09/20 23:26:01    132s] #
[09/20 23:26:01    132s] #Total wire length = 6542 um.
[09/20 23:26:01    132s] #Total half perimeter of net bounding box = 5688 um.
[09/20 23:26:01    132s] #Total wire length on LAYER METAL1 = 152 um.
[09/20 23:26:01    132s] #Total wire length on LAYER METAL2 = 3153 um.
[09/20 23:26:01    132s] #Total wire length on LAYER METAL3 = 2701 um.
[09/20 23:26:01    132s] #Total wire length on LAYER METAL4 = 415 um.
[09/20 23:26:01    132s] #Total wire length on LAYER METAL5 = 87 um.
[09/20 23:26:01    132s] #Total wire length on LAYER METAL6 = 32 um.
[09/20 23:26:01    132s] #Total number of vias = 1088
[09/20 23:26:01    132s] #Up-Via Summary (total 1088):
[09/20 23:26:01    132s] #           
[09/20 23:26:01    132s] #-----------------------
[09/20 23:26:01    132s] # METAL1            589
[09/20 23:26:01    132s] # METAL2            451
[09/20 23:26:01    132s] # METAL3             38
[09/20 23:26:01    132s] # METAL4              8
[09/20 23:26:01    132s] # METAL5              2
[09/20 23:26:01    132s] #-----------------------
[09/20 23:26:01    132s] #                  1088 
[09/20 23:26:01    132s] #
[09/20 23:26:01    132s] #Total number of DRC violations = 0
[09/20 23:26:01    132s] #Total number of net violated process antenna rule = 0
[09/20 23:26:01    132s] #
[09/20 23:26:01    132s] ### route signature (16) = 1216197779
[09/20 23:26:01    132s] ### violation signature (15) = 1905142130
[09/20 23:26:01    132s] #
[09/20 23:26:01    132s] #Total wire length = 6542 um.
[09/20 23:26:01    132s] #Total half perimeter of net bounding box = 5688 um.
[09/20 23:26:01    132s] #Total wire length on LAYER METAL1 = 152 um.
[09/20 23:26:01    132s] #Total wire length on LAYER METAL2 = 3153 um.
[09/20 23:26:01    132s] #Total wire length on LAYER METAL3 = 2701 um.
[09/20 23:26:01    132s] #Total wire length on LAYER METAL4 = 415 um.
[09/20 23:26:01    132s] #Total wire length on LAYER METAL5 = 87 um.
[09/20 23:26:01    132s] #Total wire length on LAYER METAL6 = 32 um.
[09/20 23:26:01    132s] #Total number of vias = 1088
[09/20 23:26:01    132s] #Up-Via Summary (total 1088):
[09/20 23:26:01    132s] #           
[09/20 23:26:01    132s] #-----------------------
[09/20 23:26:01    132s] # METAL1            589
[09/20 23:26:01    132s] # METAL2            451
[09/20 23:26:01    132s] # METAL3             38
[09/20 23:26:01    132s] # METAL4              8
[09/20 23:26:01    132s] # METAL5              2
[09/20 23:26:01    132s] #-----------------------
[09/20 23:26:01    132s] #                  1088 
[09/20 23:26:01    132s] #
[09/20 23:26:01    132s] #Total number of DRC violations = 0
[09/20 23:26:01    132s] #Total number of net violated process antenna rule = 0
[09/20 23:26:01    132s] #
[09/20 23:26:01    132s] ### max drc and si pitch = 3340 (  1.6700 um) MT-safe pitch = 3520 (  1.7600 um) patch pitch = 5200 (  2.6000 um)
[09/20 23:26:01    132s] #
[09/20 23:26:01    132s] #Start Post Route wire spreading..
[09/20 23:26:01    132s] ### max drc and si pitch = 3340 (  1.6700 um) MT-safe pitch = 3520 (  1.7600 um) patch pitch = 5200 (  2.6000 um)
[09/20 23:26:01    132s] #
[09/20 23:26:01    132s] #Start DRC checking..
[09/20 23:26:01    132s] #   number of violations = 0
[09/20 23:26:01    132s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1012.88 (MB), peak = 1032.54 (MB)
[09/20 23:26:01    132s] #CELL_VIEW uart,init has no DRC violation.
[09/20 23:26:01    132s] #Total number of DRC violations = 0
[09/20 23:26:01    132s] #Total number of net violated process antenna rule = 0
[09/20 23:26:01    132s] ### route signature (22) = 1626831955
[09/20 23:26:01    132s] ### violation signature (21) = 1905142130
[09/20 23:26:01    132s] #
[09/20 23:26:01    132s] #Start data preparation for wire spreading...
[09/20 23:26:01    132s] #
[09/20 23:26:01    132s] #Data preparation is done on Sun Sep 20 23:26:01 2020
[09/20 23:26:01    132s] #
[09/20 23:26:01    132s] #
[09/20 23:26:01    132s] #Start Post Route Wire Spread.
[09/20 23:26:01    132s] #Done with 54 horizontal wires in 1 hboxes and 42 vertical wires in 1 hboxes.
[09/20 23:26:01    132s] #Complete Post Route Wire Spread.
[09/20 23:26:01    132s] #
[09/20 23:26:01    132s] #Total wire length = 6649 um.
[09/20 23:26:01    132s] #Total half perimeter of net bounding box = 5688 um.
[09/20 23:26:01    132s] #Total wire length on LAYER METAL1 = 153 um.
[09/20 23:26:01    132s] #Total wire length on LAYER METAL2 = 3191 um.
[09/20 23:26:01    132s] #Total wire length on LAYER METAL3 = 2761 um.
[09/20 23:26:01    132s] #Total wire length on LAYER METAL4 = 419 um.
[09/20 23:26:01    132s] #Total wire length on LAYER METAL5 = 90 um.
[09/20 23:26:01    132s] #Total wire length on LAYER METAL6 = 35 um.
[09/20 23:26:01    132s] #Total number of vias = 1088
[09/20 23:26:01    132s] #Up-Via Summary (total 1088):
[09/20 23:26:01    132s] #           
[09/20 23:26:01    132s] #-----------------------
[09/20 23:26:01    132s] # METAL1            589
[09/20 23:26:01    132s] # METAL2            451
[09/20 23:26:01    132s] # METAL3             38
[09/20 23:26:01    132s] # METAL4              8
[09/20 23:26:01    132s] # METAL5              2
[09/20 23:26:01    132s] #-----------------------
[09/20 23:26:01    132s] #                  1088 
[09/20 23:26:01    132s] #
[09/20 23:26:01    132s] ### route signature (25) = 1536180056
[09/20 23:26:01    132s] ### violation signature (24) = 1905142130
[09/20 23:26:01    132s] ### max drc and si pitch = 3340 (  1.6700 um) MT-safe pitch = 3520 (  1.7600 um) patch pitch = 5200 (  2.6000 um)
[09/20 23:26:01    132s] #
[09/20 23:26:01    132s] #Start DRC checking..
[09/20 23:26:02    132s] #   number of violations = 0
[09/20 23:26:02    132s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1009.91 (MB), peak = 1032.54 (MB)
[09/20 23:26:02    132s] #CELL_VIEW uart,init has no DRC violation.
[09/20 23:26:02    132s] #Total number of DRC violations = 0
[09/20 23:26:02    132s] #Total number of net violated process antenna rule = 0
[09/20 23:26:02    132s] ### route signature (30) =  966445140
[09/20 23:26:02    132s] ### violation signature (29) = 1905142130
[09/20 23:26:02    132s] #   number of violations = 0
[09/20 23:26:02    132s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 987.48 (MB), peak = 1032.54 (MB)
[09/20 23:26:02    132s] #CELL_VIEW uart,init has no DRC violation.
[09/20 23:26:02    132s] #Total number of DRC violations = 0
[09/20 23:26:02    132s] #Total number of net violated process antenna rule = 0
[09/20 23:26:02    132s] #Post Route wire spread is done.
[09/20 23:26:02    132s] #Total wire length = 6649 um.
[09/20 23:26:02    132s] #Total half perimeter of net bounding box = 5688 um.
[09/20 23:26:02    132s] #Total wire length on LAYER METAL1 = 153 um.
[09/20 23:26:02    132s] #Total wire length on LAYER METAL2 = 3191 um.
[09/20 23:26:02    132s] #Total wire length on LAYER METAL3 = 2761 um.
[09/20 23:26:02    132s] #Total wire length on LAYER METAL4 = 419 um.
[09/20 23:26:02    132s] #Total wire length on LAYER METAL5 = 90 um.
[09/20 23:26:02    132s] #Total wire length on LAYER METAL6 = 35 um.
[09/20 23:26:02    132s] #Total number of vias = 1088
[09/20 23:26:02    132s] #Up-Via Summary (total 1088):
[09/20 23:26:02    132s] #           
[09/20 23:26:02    132s] #-----------------------
[09/20 23:26:02    132s] # METAL1            589
[09/20 23:26:02    132s] # METAL2            451
[09/20 23:26:02    132s] # METAL3             38
[09/20 23:26:02    132s] # METAL4              8
[09/20 23:26:02    132s] # METAL5              2
[09/20 23:26:02    132s] #-----------------------
[09/20 23:26:02    132s] #                  1088 
[09/20 23:26:02    132s] #
[09/20 23:26:02    132s] ### route signature (32) =  966445140
[09/20 23:26:02    132s] ### violation signature (31) = 1905142130
[09/20 23:26:02    132s] #detailRoute Statistics:
[09/20 23:26:02    132s] #Cpu time = 00:00:01
[09/20 23:26:02    132s] #Elapsed time = 00:00:01
[09/20 23:26:02    132s] #Increased memory = 6.26 (MB)
[09/20 23:26:02    132s] #Total memory = 986.13 (MB)
[09/20 23:26:02    132s] #Peak memory = 1032.54 (MB)
[09/20 23:26:02    132s] ### export route signature (33) =  966445140
[09/20 23:26:02    132s] #
[09/20 23:26:02    132s] #globalDetailRoute statistics:
[09/20 23:26:02    132s] #Cpu time = 00:00:01
[09/20 23:26:02    132s] #Elapsed time = 00:00:01
[09/20 23:26:02    132s] #Increased memory = 9.30 (MB)
[09/20 23:26:02    132s] #Total memory = 981.75 (MB)
[09/20 23:26:02    132s] #Peak memory = 1032.54 (MB)
[09/20 23:26:02    132s] #Number of warnings = 20
[09/20 23:26:02    132s] #Total number of warnings = 21
[09/20 23:26:02    132s] #Number of fails = 0
[09/20 23:26:02    132s] #Total number of fails = 0
[09/20 23:26:02    132s] #Complete globalDetailRoute on Sun Sep 20 23:26:02 2020
[09/20 23:26:02    132s] #
[09/20 23:26:02    132s] #routeDesign: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 970.73 (MB), peak = 1032.54 (MB)
[09/20 23:26:02    132s] 
[09/20 23:26:02    132s] *** Summary of all messages that are not suppressed in this session:
[09/20 23:26:02    132s] Severity  ID               Count  Summary                                  
[09/20 23:26:02    132s] WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
[09/20 23:26:02    132s] *** Message Summary: 1 warning(s), 0 error(s)
[09/20 23:26:02    132s] 
[09/20 23:26:02    132s] ### 
[09/20 23:26:02    132s] ###   Scalability Statistics
[09/20 23:26:02    132s] ### 
[09/20 23:26:02    132s] ### --------------------------------+----------------+----------------+----------------+
[09/20 23:26:02    132s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[09/20 23:26:02    132s] ### --------------------------------+----------------+----------------+----------------+
[09/20 23:26:02    132s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[09/20 23:26:02    132s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[09/20 23:26:02    132s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[09/20 23:26:02    132s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[09/20 23:26:02    132s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[09/20 23:26:02    132s] ###   Special Wire Merging          |        00:00:00|        00:00:00|             1.0|
[09/20 23:26:02    132s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[09/20 23:26:02    132s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[09/20 23:26:02    132s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[09/20 23:26:02    132s] ###   Detail Routing                |        00:00:00|        00:00:01|             1.0|
[09/20 23:26:02    132s] ###   Antenna Fixing                |        00:00:00|        00:00:00|             1.0|
[09/20 23:26:02    132s] ###   Entire Command                |        00:00:01|        00:00:01|             0.9|
[09/20 23:26:02    132s] ### --------------------------------+----------------+----------------+----------------+
[09/20 23:26:02    132s] ### 
[09/20 23:26:42    136s] <CMD> setAnalysisMode -analysisType onChipVariation
[09/20 23:26:49    137s] <CMD> timeDesign -postRout
[09/20 23:26:49    138s] **WARN: (IMPOPT-7139):	'setExtractRCMode -coupled false' has been implicitly activated since current delay calulation is under SIAware false mode.
[09/20 23:26:49    138s] Extraction called for design 'uart' of instances=514 and nets=184 using extraction engine 'postRoute' at effort level 'low' .
[09/20 23:26:49    138s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[09/20 23:26:49    138s] Type 'man IMPEXT-3530' for more detail.
[09/20 23:26:49    138s] PostRoute (effortLevel low) RC Extraction called for design uart.
[09/20 23:26:49    138s] RC Extraction called in multi-corner(1) mode.
[09/20 23:26:49    138s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[09/20 23:26:49    138s] Type 'man IMPEXT-6197' for more detail.
[09/20 23:26:49    138s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[09/20 23:26:49    138s] * Layer Id             : 1 - M1
[09/20 23:26:49    138s]       Thickness        : 0.53
[09/20 23:26:49    138s]       Min Width        : 0.23
[09/20 23:26:49    138s]       Layer Dielectric : 4.1
[09/20 23:26:49    138s] * Layer Id             : 2 - M2
[09/20 23:26:49    138s]       Thickness        : 0.53
[09/20 23:26:49    138s]       Min Width        : 0.28
[09/20 23:26:49    138s]       Layer Dielectric : 4.1
[09/20 23:26:49    138s] * Layer Id             : 3 - M3
[09/20 23:26:49    138s]       Thickness        : 0.53
[09/20 23:26:49    138s]       Min Width        : 0.28
[09/20 23:26:49    138s]       Layer Dielectric : 4.1
[09/20 23:26:49    138s] * Layer Id             : 4 - M4
[09/20 23:26:49    138s]       Thickness        : 0.53
[09/20 23:26:49    138s]       Min Width        : 0.28
[09/20 23:26:49    138s]       Layer Dielectric : 4.1
[09/20 23:26:49    138s] * Layer Id             : 5 - M5
[09/20 23:26:49    138s]       Thickness        : 0.53
[09/20 23:26:49    138s]       Min Width        : 0.28
[09/20 23:26:49    138s]       Layer Dielectric : 4.1
[09/20 23:26:49    138s] * Layer Id             : 6 - M6
[09/20 23:26:49    138s]       Thickness        : 0.99
[09/20 23:26:49    138s]       Min Width        : 0.44
[09/20 23:26:49    138s]       Layer Dielectric : 4.1
[09/20 23:26:49    138s] extractDetailRC Option : -outfile /tmp/innovus_temp_1390_optmaS1_aln2_IW1EyZ/uart_1390_0Rlvmu.rcdb.d  -basic
[09/20 23:26:49    138s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[09/20 23:26:49    138s]       RC Corner Indexes            0   
[09/20 23:26:49    138s] Capacitance Scaling Factor   : 1.00000 
[09/20 23:26:49    138s] Coupling Cap. Scaling Factor : 1.00000 
[09/20 23:26:49    138s] Resistance Scaling Factor    : 1.00000 
[09/20 23:26:49    138s] Clock Cap. Scaling Factor    : 1.00000 
[09/20 23:26:49    138s] Clock Res. Scaling Factor    : 1.00000 
[09/20 23:26:49    138s] Shrink Factor                : 1.00000
[09/20 23:26:49    138s] Initializing multi-corner resistance tables ...
[09/20 23:26:49    138s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1210.8M)
[09/20 23:26:49    138s] Creating parasitic data file '/tmp/innovus_temp_1390_optmaS1_aln2_IW1EyZ/uart_1390_0Rlvmu.rcdb.d' for storing RC.
[09/20 23:26:49    138s] Extracted 10.0883% (CPU Time= 0:00:00.0  MEM= 1246.8M)
[09/20 23:26:49    138s] Extracted 20.1135% (CPU Time= 0:00:00.0  MEM= 1246.8M)
[09/20 23:26:49    138s] Extracted 30.0757% (CPU Time= 0:00:00.0  MEM= 1274.8M)
[09/20 23:26:49    138s] Extracted 40.1009% (CPU Time= 0:00:00.0  MEM= 1274.8M)
[09/20 23:26:49    138s] Extracted 50.1261% (CPU Time= 0:00:00.0  MEM= 1274.8M)
[09/20 23:26:49    138s] Extracted 60.0883% (CPU Time= 0:00:00.0  MEM= 1274.8M)
[09/20 23:26:49    138s] Extracted 70.1135% (CPU Time= 0:00:00.0  MEM= 1274.8M)
[09/20 23:26:49    138s] Extracted 80.0757% (CPU Time= 0:00:00.0  MEM= 1274.8M)
[09/20 23:26:49    138s] Extracted 90.1009% (CPU Time= 0:00:00.0  MEM= 1274.8M)
[09/20 23:26:49    138s] Extracted 100% (CPU Time= 0:00:00.0  MEM= 1274.8M)
[09/20 23:26:49    138s] Number of Extracted Resistors     : 2681
[09/20 23:26:49    138s] Number of Extracted Ground Cap.   : 2757
[09/20 23:26:49    138s] Number of Extracted Coupling Cap. : 0
[09/20 23:26:49    138s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1234.785M)
[09/20 23:26:49    138s] Opening parasitic data file '/tmp/innovus_temp_1390_optmaS1_aln2_IW1EyZ/uart_1390_0Rlvmu.rcdb.d' for reading.
[09/20 23:26:49    138s] processing rcdb (/tmp/innovus_temp_1390_optmaS1_aln2_IW1EyZ/uart_1390_0Rlvmu.rcdb.d) for hinst (top) of cell (uart);
[09/20 23:26:49    138s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1234.785M)
[09/20 23:26:49    138s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1234.785M)
[09/20 23:26:49    138s] Effort level <high> specified for reg2reg path_group
[09/20 23:26:49    138s] #################################################################################
[09/20 23:26:49    138s] # Design Stage: PostRoute
[09/20 23:26:49    138s] # Design Name: uart
[09/20 23:26:49    138s] # Design Mode: 90nm
[09/20 23:26:49    138s] # Analysis Mode: MMMC OCV 
[09/20 23:26:49    138s] # Parasitics Mode: SPEF/RCDB
[09/20 23:26:49    138s] # Signoff Settings: SI Off 
[09/20 23:26:49    138s] #################################################################################
[09/20 23:26:49    138s] AAE_INFO: 1 threads acquired from CTE.
[09/20 23:26:49    138s] Calculate early delays in OCV mode...
[09/20 23:26:49    138s] Calculate late delays in OCV mode...
[09/20 23:26:49    138s] Topological Sorting (REAL = 0:00:00.0, MEM = 1240.5M, InitMEM = 1240.5M)
[09/20 23:26:49    138s] Start delay calculation (fullDC) (1 T). (MEM=1240.51)
[09/20 23:26:49    138s] Initializing multi-corner resistance tables ...
[09/20 23:26:49    138s] End AAE Lib Interpolated Model. (MEM=1240.51 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/20 23:26:49    138s] Opening parasitic data file '/tmp/innovus_temp_1390_optmaS1_aln2_IW1EyZ/uart_1390_0Rlvmu.rcdb.d' for reading.
[09/20 23:26:49    138s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1240.5M)
[09/20 23:26:49    138s] AAE_INFO: 1 threads acquired from CTE.
[09/20 23:26:49    138s] Total number of fetched objects 161
[09/20 23:26:49    138s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/20 23:26:49    138s] End delay calculation. (MEM=1307.27 CPU=0:00:00.0 REAL=0:00:00.0)
[09/20 23:26:49    138s] End delay calculation (fullDC). (MEM=1307.27 CPU=0:00:00.1 REAL=0:00:00.0)
[09/20 23:26:49    138s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1307.3M) ***
[09/20 23:26:49    138s] *** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:02:18 mem=1307.3M)
[09/20 23:26:49    138s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 test_uart 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 269.533 | 269.533 | 270.086 |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   71    |   41    |   39    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 65.479%
       (100.000% with Fillers)
------------------------------------------------------------
Reported timing to dir ./timingReports
[09/20 23:26:49    138s] Total CPU time: 0.34 sec
[09/20 23:26:49    138s] Total Real time: 0.0 sec
[09/20 23:26:49    138s] Total Memory Usage: 1240.492188 Mbytes
[09/20 23:27:24    144s] <CMD> timeDesign -postRoute
[09/20 23:27:24    144s] **WARN: (IMPOPT-7139):	'setExtractRCMode -coupled false' has been implicitly activated since current delay calulation is under SIAware false mode.
[09/20 23:27:24    144s] Effort level <high> specified for reg2reg path_group
[09/20 23:27:24    144s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 test_uart 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 269.533 | 269.533 | 270.086 |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   71    |   41    |   39    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 65.479%
       (100.000% with Fillers)
------------------------------------------------------------
Reported timing to dir ./timingReports
[09/20 23:27:24    144s] Total CPU time: 0.1 sec
[09/20 23:27:24    144s] Total Real time: 0.0 sec
[09/20 23:27:24    144s] Total Memory Usage: 1240.492188 Mbytes
[09/20 23:27:38    146s] <CMD> optDesign -postRoute
[09/20 23:27:38    146s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[09/20 23:27:38    146s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[09/20 23:27:38    146s] #spOpts: mergeVia=F 
[09/20 23:27:38    146s] Core basic site is core7T
[09/20 23:27:38    146s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/20 23:27:38    146s] Mark StBox On SiteArr starts
[09/20 23:27:38    146s] Mark StBox On SiteArr ends
[09/20 23:27:38    146s] Creating Cell Server ...(0, 0, 0, 0)
[09/20 23:27:38    146s] Summary for sequential cells identification: 
[09/20 23:27:38    146s]   Identified SBFF number: 126
[09/20 23:27:38    146s]   Identified MBFF number: 0
[09/20 23:27:38    146s]   Identified SB Latch number: 0
[09/20 23:27:38    146s]   Identified MB Latch number: 0
[09/20 23:27:38    146s]   Not identified SBFF number: 0
[09/20 23:27:38    146s]   Not identified MBFF number: 0
[09/20 23:27:38    146s]   Not identified SB Latch number: 0
[09/20 23:27:38    146s]   Not identified MB Latch number: 0
[09/20 23:27:38    146s]   Number of sequential cells which are not FFs: 34
[09/20 23:27:38    146s] Creating Cell Server, finished. 
[09/20 23:27:38    146s] 
[09/20 23:27:38    146s] #spOpts: mergeVia=F 
[09/20 23:27:38    146s] GigaOpt running with 1 threads.
[09/20 23:27:38    146s] Info: 1 threads available for lower-level modules during optimization.
[09/20 23:27:38    146s] #spOpts: mergeVia=F 
[09/20 23:27:38    146s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1244.5MB).
[09/20 23:27:38    146s] 
[09/20 23:27:38    146s] Creating Lib Analyzer ...
[09/20 23:27:39    146s]  Visiting view : test_uart
[09/20 23:27:39    146s]    : PowerDomain = none : Weighted F : unweighted  = 31.90 (1.000)
[09/20 23:27:39    146s]  Visiting view : test_uart
[09/20 23:27:39    146s]    : PowerDomain = none : Weighted F : unweighted  = 31.90 (1.000)
[09/20 23:27:39    146s]  Setting StdDelay to 31.90
[09/20 23:27:39    146s] **WARN: (IMPOPT-7077):	Some of the LEF equivalent cells have different ANTENNAGATEAREA/ANTENNADIFFAREA/PINS etc... attributes. They will not be swapped for fixed instances and for lefsafe operations like optLeakagePower in postroute mode. To find out what cells are LEF equivalent use the findLefEquivalentCells command.
[09/20 23:27:39    146s] Type 'man IMPOPT-7077' for more detail.
[09/20 23:27:39    146s] Total number of usable buffers from Lib Analyzer: 24 ( DEL02BWP7T DEL01BWP7T DEL015BWP7T CKBD1BWP7T CKBD0BWP7T BUFFD1BWP7T BUFFD0BWP7T BUFFD1P5BWP7T CKBD2BWP7T BUFFD2BWP7T BUFFD3BWP7T BUFFD2P5BWP7T CKBD3BWP7T CKBD4BWP7T BUFFD4BWP7T BUFFD5BWP7T BUFFD6BWP7T CKBD6BWP7T CKBD8BWP7T BUFFD8BWP7T BUFFD10BWP7T CKBD10BWP7T CKBD12BWP7T BUFFD12BWP7T)
[09/20 23:27:39    146s] Total number of usable inverters from Lib Analyzer: 21 ( INVD1BWP7T INVD0BWP7T CKND1BWP7T CKND0BWP7T INVD2BWP7T INVD1P5BWP7T CKND2BWP7T INVD2P5BWP7T INVD3BWP7T CKND3BWP7T INVD4BWP7T CKND4BWP7T INVD5BWP7T INVD6BWP7T CKND6BWP7T INVD8BWP7T CKND8BWP7T CKND10BWP7T INVD10BWP7T CKND12BWP7T INVD12BWP7T)
[09/20 23:27:39    146s] Total number of usable delay cells from Lib Analyzer: 5 ( DEL0BWP7T DEL1BWP7T DEL2BWP7T DEL3BWP7T DEL4BWP7T)
[09/20 23:27:39    146s] 
[09/20 23:27:39    147s] Creating Lib Analyzer, finished. 
[09/20 23:27:39    147s] Effort level <high> specified for reg2reg path_group
[09/20 23:27:39    147s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1017.9M, totSessionCpu=0:02:28 **
[09/20 23:27:39    147s] #Created 569 library cell signatures
[09/20 23:27:39    147s] #Created 184 NETS and 0 SPECIALNETS signatures
[09/20 23:27:39    147s] #Created 514 instance signatures
[09/20 23:27:39    147s] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1017.97 (MB), peak = 1032.54 (MB)
[09/20 23:27:39    147s] #Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1018.12 (MB), peak = 1032.54 (MB)
[09/20 23:27:39    147s] Begin checking placement ... (start mem=1250.5M, init mem=1250.5M)
[09/20 23:27:39    147s] *info: Placed = 514           
[09/20 23:27:39    147s] *info: Unplaced = 0           
[09/20 23:27:39    147s] Placement Density:100.00%(7332/7332)
[09/20 23:27:39    147s] Placement Density (including fixed std cells):100.00%(7332/7332)
[09/20 23:27:39    147s] Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=1250.5M)
[09/20 23:27:39    147s] **WARN: (IMPOPT-7139):	'setExtractRCMode -coupled false' has been implicitly activated since current delay calulation is under SIAware false mode.
[09/20 23:27:39    147s] *** optDesign -postRoute ***
[09/20 23:27:39    147s] DRC Margin: user margin 0.0; extra margin 0
[09/20 23:27:39    147s] Setup Target Slack: user slack 0
[09/20 23:27:39    147s] Hold Target Slack: user slack 0
[09/20 23:27:39    147s] Deleting Cell Server ...
[09/20 23:27:39    147s] Deleting Lib Analyzer.
[09/20 23:27:39    147s] Multi-VT timing optimization disabled based on library information.
[09/20 23:27:39    147s] Creating Cell Server ...(0, 0, 0, 0)
[09/20 23:27:40    147s] Summary for sequential cells identification: 
[09/20 23:27:40    147s]   Identified SBFF number: 126
[09/20 23:27:40    147s]   Identified MBFF number: 0
[09/20 23:27:40    147s]   Identified SB Latch number: 0
[09/20 23:27:40    147s]   Identified MB Latch number: 0
[09/20 23:27:40    147s]   Not identified SBFF number: 0
[09/20 23:27:40    147s]   Not identified MBFF number: 0
[09/20 23:27:40    147s]   Not identified SB Latch number: 0
[09/20 23:27:40    147s]   Not identified MB Latch number: 0
[09/20 23:27:40    147s]   Number of sequential cells which are not FFs: 34
[09/20 23:27:40    147s] Creating Cell Server, finished. 
[09/20 23:27:40    147s] 
[09/20 23:27:40    147s]  Visiting view : test_uart
[09/20 23:27:40    147s]    : PowerDomain = none : Weighted F : unweighted  = 31.90 (1.000)
[09/20 23:27:40    147s]  Visiting view : test_uart
[09/20 23:27:40    147s]    : PowerDomain = none : Weighted F : unweighted  = 31.90 (1.000)
[09/20 23:27:40    147s]  Setting StdDelay to 31.90
[09/20 23:27:40    147s] Deleting Cell Server ...
[09/20 23:27:40    147s] ** INFO : this run is activating 'postRoute' automaton
[09/20 23:27:40    147s] Closing parasitic data file '/tmp/innovus_temp_1390_optmaS1_aln2_IW1EyZ/uart_1390_0Rlvmu.rcdb.d'. 153 times net's RC data read were performed.
[09/20 23:27:40    147s] Extraction called for design 'uart' of instances=514 and nets=184 using extraction engine 'postRoute' at effort level 'low' .
[09/20 23:27:40    147s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[09/20 23:27:40    147s] Type 'man IMPEXT-3530' for more detail.
[09/20 23:27:40    147s] PostRoute (effortLevel low) RC Extraction called for design uart.
[09/20 23:27:40    147s] RC Extraction called in multi-corner(1) mode.
[09/20 23:27:40    147s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[09/20 23:27:40    147s] Type 'man IMPEXT-6197' for more detail.
[09/20 23:27:40    147s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[09/20 23:27:40    147s] * Layer Id             : 1 - M1
[09/20 23:27:40    147s]       Thickness        : 0.53
[09/20 23:27:40    147s]       Min Width        : 0.23
[09/20 23:27:40    147s]       Layer Dielectric : 4.1
[09/20 23:27:40    147s] * Layer Id             : 2 - M2
[09/20 23:27:40    147s]       Thickness        : 0.53
[09/20 23:27:40    147s]       Min Width        : 0.28
[09/20 23:27:40    147s]       Layer Dielectric : 4.1
[09/20 23:27:40    147s] * Layer Id             : 3 - M3
[09/20 23:27:40    147s]       Thickness        : 0.53
[09/20 23:27:40    147s]       Min Width        : 0.28
[09/20 23:27:40    147s]       Layer Dielectric : 4.1
[09/20 23:27:40    147s] * Layer Id             : 4 - M4
[09/20 23:27:40    147s]       Thickness        : 0.53
[09/20 23:27:40    147s]       Min Width        : 0.28
[09/20 23:27:40    147s]       Layer Dielectric : 4.1
[09/20 23:27:40    147s] * Layer Id             : 5 - M5
[09/20 23:27:40    147s]       Thickness        : 0.53
[09/20 23:27:40    147s]       Min Width        : 0.28
[09/20 23:27:40    147s]       Layer Dielectric : 4.1
[09/20 23:27:40    147s] * Layer Id             : 6 - M6
[09/20 23:27:40    147s]       Thickness        : 0.99
[09/20 23:27:40    147s]       Min Width        : 0.44
[09/20 23:27:40    147s]       Layer Dielectric : 4.1
[09/20 23:27:40    147s] extractDetailRC Option : -outfile /tmp/innovus_temp_1390_optmaS1_aln2_IW1EyZ/uart_1390_0Rlvmu.rcdb.d -maxResLength 200  -basic
[09/20 23:27:40    147s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[09/20 23:27:40    147s]       RC Corner Indexes            0   
[09/20 23:27:40    147s] Capacitance Scaling Factor   : 1.00000 
[09/20 23:27:40    147s] Coupling Cap. Scaling Factor : 1.00000 
[09/20 23:27:40    147s] Resistance Scaling Factor    : 1.00000 
[09/20 23:27:40    147s] Clock Cap. Scaling Factor    : 1.00000 
[09/20 23:27:40    147s] Clock Res. Scaling Factor    : 1.00000 
[09/20 23:27:40    147s] Shrink Factor                : 1.00000
[09/20 23:27:40    147s] Initializing multi-corner resistance tables ...
[09/20 23:27:40    147s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1250.5M)
[09/20 23:27:40    147s] Creating parasitic data file '/tmp/innovus_temp_1390_optmaS1_aln2_IW1EyZ/uart_1390_0Rlvmu.rcdb.d' for storing RC.
[09/20 23:27:40    147s] Extracted 10.0883% (CPU Time= 0:00:00.0  MEM= 1282.5M)
[09/20 23:27:40    147s] Extracted 20.1135% (CPU Time= 0:00:00.0  MEM= 1282.5M)
[09/20 23:27:40    147s] Extracted 30.0757% (CPU Time= 0:00:00.0  MEM= 1310.5M)
[09/20 23:27:40    147s] Extracted 40.1009% (CPU Time= 0:00:00.0  MEM= 1310.5M)
[09/20 23:27:40    147s] Extracted 50.1261% (CPU Time= 0:00:00.0  MEM= 1310.5M)
[09/20 23:27:40    147s] Extracted 60.0883% (CPU Time= 0:00:00.0  MEM= 1310.5M)
[09/20 23:27:40    147s] Extracted 70.1135% (CPU Time= 0:00:00.0  MEM= 1310.5M)
[09/20 23:27:40    147s] Extracted 80.0757% (CPU Time= 0:00:00.0  MEM= 1310.5M)
[09/20 23:27:40    147s] Extracted 90.1009% (CPU Time= 0:00:00.0  MEM= 1310.5M)
[09/20 23:27:40    147s] Extracted 100% (CPU Time= 0:00:00.0  MEM= 1310.5M)
[09/20 23:27:40    147s] Number of Extracted Resistors     : 2681
[09/20 23:27:40    147s] Number of Extracted Ground Cap.   : 2757
[09/20 23:27:40    147s] Number of Extracted Coupling Cap. : 0
[09/20 23:27:40    147s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1270.527M)
[09/20 23:27:40    147s] Opening parasitic data file '/tmp/innovus_temp_1390_optmaS1_aln2_IW1EyZ/uart_1390_0Rlvmu.rcdb.d' for reading.
[09/20 23:27:40    147s] processing rcdb (/tmp/innovus_temp_1390_optmaS1_aln2_IW1EyZ/uart_1390_0Rlvmu.rcdb.d) for hinst (top) of cell (uart);
[09/20 23:27:40    147s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1270.527M)
[09/20 23:27:40    147s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1270.527M)
[09/20 23:27:40    147s] Unfixed 0 ViaPillar Nets
[09/20 23:27:40    147s] Opening parasitic data file '/tmp/innovus_temp_1390_optmaS1_aln2_IW1EyZ/uart_1390_0Rlvmu.rcdb.d' for reading.
[09/20 23:27:40    147s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1248.3M)
[09/20 23:27:40    147s] Initializing multi-corner resistance tables ...
[09/20 23:27:40    147s] End AAE Lib Interpolated Model. (MEM=1248.32 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/20 23:27:40    147s] **INFO: Starting Blocking QThread with 1 CPU
[09/20 23:27:40    147s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[09/20 23:27:40    147s] *** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.3M
[09/20 23:27:40    147s] #################################################################################
[09/20 23:27:40    147s] # Design Stage: PostRoute
[09/20 23:27:40    147s] # Design Name: uart
[09/20 23:27:40    147s] # Design Mode: 90nm
[09/20 23:27:40    147s] # Analysis Mode: MMMC OCV 
[09/20 23:27:40    147s] # Parasitics Mode: SPEF/RCDB
[09/20 23:27:40    147s] # Signoff Settings: SI Off 
[09/20 23:27:40    147s] #################################################################################
[09/20 23:27:40    147s] AAE_INFO: 1 threads acquired from CTE.
[09/20 23:27:40    147s] Calculate late delays in OCV mode...
[09/20 23:27:40    147s] Calculate early delays in OCV mode...
[09/20 23:27:40    147s] Topological Sorting (REAL = 0:00:00.0, MEM = 22.5M, InitMEM = 22.5M)
[09/20 23:27:40    147s] Start delay calculation (fullDC) (1 T). (MEM=22.5273)
[09/20 23:27:40    147s] End AAE Lib Interpolated Model. (MEM=22.5273 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/20 23:27:40    147s] Total number of fetched objects 161
[09/20 23:27:40    147s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/20 23:27:40    147s] End delay calculation. (MEM=0 CPU=0:00:00.0 REAL=0:00:00.0)
[09/20 23:27:40    147s] End delay calculation (fullDC). (MEM=0 CPU=0:00:00.0 REAL=0:00:00.0)
[09/20 23:27:40    147s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 0.0M) ***
[09/20 23:27:40    147s] *** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:00:00.1 mem=0.0M)
[09/20 23:27:40    147s] 
[09/20 23:27:40    147s] Active hold views:
[09/20 23:27:40    147s]  test_uart
[09/20 23:27:40    147s]   Dominating endpoints: 0
[09/20 23:27:40    147s]   Dominating TNS: -0.000
[09/20 23:27:40    147s] 
[09/20 23:27:40    147s] Done building cte hold timing graph (HoldAware) cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:00:00.1 mem=0.0M ***
[09/20 23:27:40    147s] *** QThread HoldInit [finish] : cpu/real = 0:00:00.1/0:00:00.0 (0.0), mem = 0.9M
[09/20 23:27:40    147s]  
_______________________________________________________________________
[09/20 23:27:40    148s] #################################################################################
[09/20 23:27:40    148s] # Design Stage: PostRoute
[09/20 23:27:40    148s] # Design Name: uart
[09/20 23:27:40    148s] # Design Mode: 90nm
[09/20 23:27:40    148s] # Analysis Mode: MMMC OCV 
[09/20 23:27:40    148s] # Parasitics Mode: SPEF/RCDB
[09/20 23:27:40    148s] # Signoff Settings: SI Off 
[09/20 23:27:40    148s] #################################################################################
[09/20 23:27:40    148s] AAE_INFO: 1 threads acquired from CTE.
[09/20 23:27:40    148s] Calculate early delays in OCV mode...
[09/20 23:27:40    148s] Calculate late delays in OCV mode...
[09/20 23:27:40    148s] Topological Sorting (REAL = 0:00:00.0, MEM = 1270.5M, InitMEM = 1270.5M)
[09/20 23:27:40    148s] Start delay calculation (fullDC) (1 T). (MEM=1270.53)
[09/20 23:27:40    148s] End AAE Lib Interpolated Model. (MEM=1270.53 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/20 23:27:40    148s] Total number of fetched objects 161
[09/20 23:27:40    148s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/20 23:27:40    148s] End delay calculation. (MEM=1327.75 CPU=0:00:00.0 REAL=0:00:00.0)
[09/20 23:27:40    148s] End delay calculation (fullDC). (MEM=1327.75 CPU=0:00:00.0 REAL=0:00:00.0)
[09/20 23:27:40    148s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1327.8M) ***
[09/20 23:27:40    148s] *** Done Building Timing Graph (cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:02:28 mem=1327.8M)
[09/20 23:27:40    148s] Restoring autoHoldViews:  test_uart
[09/20 23:27:40    148s] Restoring activeHoldViews:  test_uart 
[09/20 23:27:40    148s] Restoring autoViewHoldTargetSlack: 0
[09/20 23:27:40    148s] 
------------------------------------------------------------
     Initial Non-SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 test_uart 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 269.533 | 269.533 | 270.086 |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   71    |   41    |   39    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 65.479%
       (100.000% with Fillers)
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 1015.1M, totSessionCpu=0:02:28 **
[09/20 23:27:40    148s] Info: Done creating the CCOpt slew target map.
[09/20 23:27:40    148s] Running CCOpt-PRO on entire clock network
[09/20 23:27:40    148s] Net route status summary:
[09/20 23:27:40    148s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
[09/20 23:27:40    148s]   Non-clock:   183 (unrouted=22, trialRouted=0, noStatus=0, routed=161, fixed=0, [crossesIlmBoundary=0, tooFewTerms=22, (crossesIlmBounday AND tooFewTerms=0)])
[09/20 23:27:40    148s] PRO...
[09/20 23:27:40    148s] Relaxing cts_adjacent_rows_legal and cts_cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
[09/20 23:27:40    148s] Initializing clock structures...
[09/20 23:27:40    148s]   Creating own balancer
[09/20 23:27:40    148s]   Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
[09/20 23:27:40    148s]   Initializing legalizer
[09/20 23:27:40    148s]   Using cell based legalization.
[09/20 23:27:40    148s] EdiLegalizer::Interface::Instance
[09/20 23:27:40    148s] EdiLegalizer::Interface::Instance done runtime = 0
[09/20 23:27:40    148s] EdiLegalizer::Interface::Activate
[09/20 23:27:40    148s] **WARN: (IMPTCM-77):	Option "-modulePlan" for command setPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[09/20 23:27:40    148s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[09/20 23:27:40    148s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1240.5MB).
[09/20 23:27:40    148s] EdiLegalizer::Interface::Activate done runtime = 0.05
[09/20 23:27:40    148s]   Validating CTS configuration...
[09/20 23:27:40    148s]   Non-default CCOpt properties:
[09/20 23:27:40    148s]   adjacent_rows_legal: 1 (default: false)
[09/20 23:27:40    148s]   allow_non_fterm_identical_swaps: 0 (default: true)
[09/20 23:27:40    148s]   cell_density is set for at least one key
[09/20 23:27:40    148s]   preferred_extra_space is set for at least one key
[09/20 23:27:40    148s]   route_type is set for at least one key
[09/20 23:27:40    148s]   source_output_max_trans is set for at least one key
[09/20 23:27:40    148s]   target_max_trans is set for at least one key
[09/20 23:27:40    148s]   target_skew is set for at least one key
[09/20 23:27:40    148s]   Route type trimming info:
[09/20 23:27:40    148s]     No route type modifications were made.
[09/20 23:27:40    148s]   Clock tree balancer configuration for clock_tree clk:
[09/20 23:27:40    148s]   Non-default CCOpt properties for clock tree clk:
[09/20 23:27:40    148s]     cell_density: 1 (default: 0.75)
[09/20 23:27:40    148s]     route_type (leaf): default_route_type_leaf (default: default)
[09/20 23:27:40    148s]     route_type (trunk): default_route_type_nonleaf (default: default)
[09/20 23:27:40    148s]     route_type (top): default_route_type_nonleaf (default: default)
[09/20 23:27:40    148s]   Library Trimming...
[09/20 23:27:40    148s] (I)       Initializing Steiner engine. 
[09/20 23:27:40    148s] (I)       Reading DB...
[09/20 23:27:40    148s] (I)       Number of ignored instance 0
[09/20 23:27:40    148s] (I)       numMoveCells=514, numMacros=0  numPads=77  numMultiRowHeightInsts=0
[09/20 23:27:40    148s] (I)       Identified Clock instances: Flop 60, Clock buffer/inverter 0, Gate 0
[09/20 23:27:40    148s] (I)       before initializing RouteDB syMemory usage = 1243.5 MB
[09/20 23:27:40    148s] (I)       congestionReportName   : 
[09/20 23:27:40    148s] (I)       layerRangeFor2DCongestion : 
[09/20 23:27:40    148s] (I)       buildTerm2TermWires    : 1
[09/20 23:27:40    148s] (I)       doTrackAssignment      : 0
[09/20 23:27:40    148s] (I)       dumpBookshelfFiles     : 0
[09/20 23:27:40    148s] (I)       numThreads             : 1
[09/20 23:27:40    148s] (I)       bufferingAwareRouting  : true
[09/20 23:27:40    148s] [NR-eGR] honorMsvRouteConstraint: false
[09/20 23:27:40    148s] (I)       honorPin               : false
[09/20 23:27:40    148s] (I)       honorPinGuide          : true
[09/20 23:27:40    148s] (I)       honorPartition         : false
[09/20 23:27:40    148s] (I)       allowPartitionCrossover: false
[09/20 23:27:40    148s] (I)       honorSingleEntry       : true
[09/20 23:27:40    148s] (I)       honorSingleEntryStrong : true
[09/20 23:27:40    148s] (I)       handleViaSpacingRule   : false
[09/20 23:27:40    148s] (I)       handleEolSpacingRule   : true
[09/20 23:27:40    148s] (I)       PDConstraint           : none
[09/20 23:27:40    148s] (I)       expBetterNDRHandling   : true
[09/20 23:27:40    148s] [NR-eGR] honorClockSpecNDR      : 0
[09/20 23:27:40    148s] (I)       routingEffortLevel     : 3
[09/20 23:27:40    148s] (I)       effortLevel            : standard
[09/20 23:27:40    148s] [NR-eGR] minRouteLayer          : 2
[09/20 23:27:40    148s] [NR-eGR] maxRouteLayer          : 6
[09/20 23:27:40    148s] (I)       relaxedTopLayerCeiling : 127
[09/20 23:27:40    148s] (I)       relaxedBottomLayerFloor: 2
[09/20 23:27:40    148s] (I)       numRowsPerGCell        : 1
[09/20 23:27:40    148s] (I)       speedUpLargeDesign     : 0
[09/20 23:27:40    148s] (I)       multiThreadingTA       : 1
[09/20 23:27:40    148s] (I)       blkAwareLayerSwitching : 1
[09/20 23:27:40    148s] (I)       optimizationMode       : false
[09/20 23:27:40    148s] (I)       routeSecondPG          : false
[09/20 23:27:40    148s] (I)       scenicRatioForLayerRelax: 0.00
[09/20 23:27:40    148s] (I)       detourLimitForLayerRelax: 0.00
[09/20 23:27:40    148s] (I)       punchThroughDistance   : 2147483647.00
[09/20 23:27:40    148s] (I)       scenicBound            : 1.15
[09/20 23:27:40    148s] (I)       maxScenicToAvoidBlk    : 100.00
[09/20 23:27:40    148s] (I)       source-to-sink ratio   : 0.30
[09/20 23:27:40    148s] (I)       targetCongestionRatioH : 1.00
[09/20 23:27:40    148s] (I)       targetCongestionRatioV : 1.00
[09/20 23:27:40    148s] (I)       layerCongestionRatio   : 1.00
[09/20 23:27:40    148s] (I)       m1CongestionRatio      : 0.10
[09/20 23:27:40    148s] (I)       m2m3CongestionRatio    : 0.70
[09/20 23:27:40    148s] (I)       localRouteEffort       : 1.00
[09/20 23:27:40    148s] (I)       numSitesBlockedByOneVia: 8.00
[09/20 23:27:40    148s] (I)       supplyScaleFactorH     : 1.00
[09/20 23:27:40    148s] (I)       supplyScaleFactorV     : 1.00
[09/20 23:27:40    148s] (I)       highlight3DOverflowFactor: 0.00
[09/20 23:27:40    148s] (I)       doubleCutViaModelingRatio: 0.00
[09/20 23:27:40    148s] (I)       routeVias              : 
[09/20 23:27:40    148s] (I)       readTROption           : true
[09/20 23:27:40    148s] (I)       extraSpacingFactor     : 1.00
[09/20 23:27:40    148s] [NR-eGR] numTracksPerClockWire  : 0
[09/20 23:27:40    148s] (I)       routeSelectedNetsOnly  : false
[09/20 23:27:40    148s] (I)       clkNetUseMaxDemand     : false
[09/20 23:27:40    148s] (I)       extraDemandForClocks   : 0
[09/20 23:27:40    148s] (I)       steinerRemoveLayers    : false
[09/20 23:27:40    148s] (I)       demoteLayerScenicScale : 1.00
[09/20 23:27:40    148s] (I)       nonpreferLayerCostScale : 100.00
[09/20 23:27:40    148s] (I)       similarTopologyRoutingFast : true
[09/20 23:27:40    148s] (I)       spanningTreeRefinement : false
[09/20 23:27:40    148s] (I)       spanningTreeRefinementAlpha : 0.50
[09/20 23:27:40    148s] (I)       starting read tracks
[09/20 23:27:40    148s] (I)       build grid graph
[09/20 23:27:40    148s] (I)       build grid graph start
[09/20 23:27:40    148s] [NR-eGR] Layer1 has no routable track
[09/20 23:27:40    148s] [NR-eGR] Layer2 has single uniform track structure
[09/20 23:27:40    148s] [NR-eGR] Layer3 has single uniform track structure
[09/20 23:27:40    148s] [NR-eGR] Layer4 has single uniform track structure
[09/20 23:27:40    148s] [NR-eGR] Layer5 has single uniform track structure
[09/20 23:27:40    148s] [NR-eGR] Layer6 has single uniform track structure
[09/20 23:27:40    148s] (I)       build grid graph end
[09/20 23:27:40    148s] (I)       numViaLayers=6
[09/20 23:27:40    148s] (I)       Reading via VIA12_VV for layer: 0 
[09/20 23:27:40    148s] (I)       Reading via VIA2 for layer: 1 
[09/20 23:27:40    148s] (I)       Reading via VIA3 for layer: 2 
[09/20 23:27:40    148s] (I)       Reading via VIA4 for layer: 3 
[09/20 23:27:40    148s] (I)       Reading via VIA5 for layer: 4 
[09/20 23:27:40    148s] (I)       end build via table
[09/20 23:27:40    148s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=999 numBumpBlks=0 numBoundaryFakeBlks=0
[09/20 23:27:40    148s] (I)       readDataFromPlaceDB
[09/20 23:27:40    148s] (I)       Read net information..
[09/20 23:27:40    148s] [NR-eGR] Read numTotalNets=0  numIgnoredNets=0
[09/20 23:27:40    148s] (I)       Read testcase time = 0.000 seconds
[09/20 23:27:40    148s] 
[09/20 23:27:40    148s] (I)       read default dcut vias
[09/20 23:27:40    148s] (I)       Reading via VIA12_HV for layer: 0 
[09/20 23:27:40    148s] (I)       Reading via VIA2 for layer: 1 
[09/20 23:27:40    148s] (I)       Reading via VIA3 for layer: 2 
[09/20 23:27:40    148s] (I)       Reading via VIA4 for layer: 3 
[09/20 23:27:40    148s] (I)       Reading via VIA5 for layer: 4 
[09/20 23:27:40    148s] (I)       build grid graph start
[09/20 23:27:40    148s] (I)       build grid graph end
[09/20 23:27:40    148s] (I)       Model blockage into capacity
[09/20 23:27:40    148s] (I)       Read numBlocks=999  numPreroutedWires=0  numCapScreens=0
[09/20 23:27:40    148s] (I)       blocked area on Layer1 : 0  (0.00%)
[09/20 23:27:40    148s] (I)       blocked area on Layer2 : 3495408000  (6.89%)
[09/20 23:27:40    148s] (I)       blocked area on Layer3 : 4137504000  (8.16%)
[09/20 23:27:40    148s] (I)       blocked area on Layer4 : 3495408000  (6.89%)
[09/20 23:27:40    148s] (I)       blocked area on Layer5 : 16518588800  (32.58%)
[09/20 23:27:40    148s] (I)       blocked area on Layer6 : 22787232000  (44.94%)
[09/20 23:27:40    148s] (I)       Modeling time = 0.000 seconds
[09/20 23:27:40    148s] 
[09/20 23:27:40    148s] (I)       Moved 0 terms for better access 
[09/20 23:27:40    148s] (I)       Number of ignored nets = 0
[09/20 23:27:40    148s] (I)       Number of fixed nets = 0.  Ignored: Yes
[09/20 23:27:40    148s] (I)       Number of clock nets = 0.  Ignored: No
[09/20 23:27:40    148s] (I)       Number of analog nets = 0.  Ignored: Yes
[09/20 23:27:40    148s] (I)       Number of special nets = 0.  Ignored: Yes
[09/20 23:27:40    148s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[09/20 23:27:40    148s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[09/20 23:27:40    148s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[09/20 23:27:40    148s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[09/20 23:27:40    148s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[09/20 23:27:40    148s] (I)       Constructing bin map
[09/20 23:27:40    148s] (I)       Initialize bin information with width=15680 height=15680
[09/20 23:27:40    148s] (I)       Done constructing bin map
[09/20 23:27:40    148s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1243.5 MB
[09/20 23:27:40    148s] (I)       Ndr track 0 does not exist
[09/20 23:27:40    148s] (I)       Layer1  viaCost=300.00
[09/20 23:27:40    148s] (I)       Layer2  viaCost=100.00
[09/20 23:27:40    148s] (I)       Layer3  viaCost=100.00
[09/20 23:27:40    148s] (I)       Layer4  viaCost=100.00
[09/20 23:27:40    148s] (I)       Layer5  viaCost=200.00
[09/20 23:27:40    148s] (I)       ---------------------Grid Graph Info--------------------
[09/20 23:27:40    148s] (I)       routing area        :  (0, 0) - (240800, 210560)
[09/20 23:27:40    148s] (I)       core area           :  (26880, 26880) - (213920, 183680)
[09/20 23:27:40    148s] (I)       Site Width          :  1120  (dbu)
[09/20 23:27:40    148s] (I)       Row Height          :  7840  (dbu)
[09/20 23:27:40    148s] (I)       GCell Width         :  7840  (dbu)
[09/20 23:27:40    148s] (I)       GCell Height        :  7840  (dbu)
[09/20 23:27:40    148s] (I)       grid                :    31    27     6
[09/20 23:27:40    148s] (I)       vertical capacity   :     0  7840     0  7840     0  7840
[09/20 23:27:40    148s] (I)       horizontal capacity :     0     0  7840     0  7840     0
[09/20 23:27:40    148s] (I)       Default wire width  :   460   560   560   560   560   880
[09/20 23:27:40    148s] (I)       Default wire space  :   460   560   560   560   560   920
[09/20 23:27:40    148s] (I)       Default pitch size  :   920  1120  1120  1120  1120  2240
[09/20 23:27:40    148s] (I)       First Track Coord   :     0   560   560   560   560  2800
[09/20 23:27:40    148s] (I)       Num tracks per GCell:  8.52  7.00  7.00  7.00  7.00  3.50
[09/20 23:27:40    148s] (I)       Total num of tracks :     0   215   188   215   188   107
[09/20 23:27:40    148s] (I)       Num of masks        :     1     1     1     1     1     1
[09/20 23:27:40    148s] (I)       Num of trim masks   :     0     0     0     0     0     0
[09/20 23:27:40    148s] (I)       --------------------------------------------------------
[09/20 23:27:40    148s] 
[09/20 23:27:40    148s] [NR-eGR] ============ Routing rule table ============
[09/20 23:27:40    148s] [NR-eGR] Rule id 0. Nets 0 
[09/20 23:27:40    148s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[09/20 23:27:40    148s] [NR-eGR] Pitch:  L1=920  L2=1120  L3=1120  L4=1120  L5=1120  L6=2240
[09/20 23:27:40    148s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[09/20 23:27:40    148s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[09/20 23:27:40    148s] [NR-eGR] ========================================
[09/20 23:27:40    148s] [NR-eGR] 
[09/20 23:27:40    148s] (I)       After initializing earlyGlobalRoute syMemory usage = 1243.5 MB
[09/20 23:27:40    148s] (I)       Loading and dumping file time : 0.00 seconds
[09/20 23:27:40    148s] (I)       total 2D Cap : 21529 = (9697 H, 11832 V)
[09/20 23:27:40    148s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer7, numCutBoxes=0)
[09/20 23:27:40    148s] End AAE Lib Interpolated Model. (MEM=1243.55 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/20 23:27:40    148s]     Library trimming buffers in power domain auto-default and half-corner tcb018gbwp7tcc_dc:setup.late removed 0 of 9 cells
[09/20 23:27:40    148s] Original list had 9 cells:
[09/20 23:27:40    148s] CKBD12BWP7T CKBD10BWP7T CKBD8BWP7T CKBD6BWP7T CKBD4BWP7T CKBD3BWP7T CKBD2BWP7T CKBD1BWP7T CKBD0BWP7T 
[09/20 23:27:40    148s] Library trimming was not able to trim any cells:
[09/20 23:27:40    148s] CKBD12BWP7T CKBD10BWP7T CKBD8BWP7T CKBD6BWP7T CKBD4BWP7T CKBD3BWP7T CKBD2BWP7T CKBD1BWP7T CKBD0BWP7T 
[09/20 23:27:40    148s]     Library trimming inverters in power domain auto-default and half-corner tcb018gbwp7tcc_dc:setup.late removed 0 of 9 cells
[09/20 23:27:40    148s] Original list had 9 cells:
[09/20 23:27:40    148s] CKND12BWP7T CKND10BWP7T CKND8BWP7T CKND6BWP7T CKND4BWP7T CKND3BWP7T CKND2BWP7T CKND1BWP7T CKND0BWP7T 
[09/20 23:27:40    148s] Library trimming was not able to trim any cells:
[09/20 23:27:40    148s] CKND12BWP7T CKND10BWP7T CKND8BWP7T CKND6BWP7T CKND4BWP7T CKND3BWP7T CKND2BWP7T CKND1BWP7T CKND0BWP7T 
[09/20 23:27:40    148s]     For power domain auto-default:
[09/20 23:27:40    148s]       Buffers:     CKBD12BWP7T CKBD10BWP7T CKBD8BWP7T CKBD6BWP7T CKBD4BWP7T CKBD3BWP7T CKBD2BWP7T CKBD1BWP7T CKBD0BWP7T 
[09/20 23:27:40    148s]       Inverters:   CKND12BWP7T CKND10BWP7T CKND8BWP7T CKND6BWP7T CKND4BWP7T CKND3BWP7T CKND2BWP7T CKND1BWP7T CKND0BWP7T 
[09/20 23:27:40    148s]       Clock gates: CKLNQD8BWP7T CKLNQD6BWP7T CKLNQD4BWP7T CKLNQD2BWP7T CKLNQD1BWP7T 
[09/20 23:27:40    148s]       Unblocked area available for placement of any clock cells in power_domain auto-default: 12675.712um^2
[09/20 23:27:40    148s]     Top Routing info:
[09/20 23:27:40    148s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: METAL4/METAL3; 
[09/20 23:27:40    148s]       Unshielded; Mask Constraint: 0; Source: route_type.
[09/20 23:27:40    148s]     Trunk Routing info:
[09/20 23:27:40    148s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: METAL4/METAL3; 
[09/20 23:27:40    148s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[09/20 23:27:40    148s]     Leaf Routing info:
[09/20 23:27:40    148s]       Route-type name: default_route_type_leaf; Top/bottom preferred layer name: METAL4/METAL3; 
[09/20 23:27:40    148s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[09/20 23:27:40    148s]     For timing_corner tcb018gbwp7tcc_dc:setup, late:
[09/20 23:27:40    148s]       Slew time target (leaf):    0.300ns
[09/20 23:27:40    148s]       Slew time target (trunk):   0.300ns
[09/20 23:27:40    148s]       Slew time target (top):     0.300ns (Note: no nets are considered top nets in this clock tree)
[09/20 23:27:40    148s]       Buffer unit delay for power domain auto-default:   0.121ns
[09/20 23:27:40    148s]       Buffer max distance for power domain auto-default: 2031.000um
[09/20 23:27:40    148s]     Fastest wire driving cells and distances for power domain auto-default:
[09/20 23:27:40    148s]       Buffer    : {lib_cell:CKBD12BWP7T, fastest_considered_half_corner=tcb018gbwp7tcc_dc:setup.late, optimalDrivingDistance=2031.000um, saturatedSlew=0.264ns, speed=7958.464um per ns, cellArea=23.779um^2 per 1000um}
[09/20 23:27:41    148s]       Inverter  : {lib_cell:CKND12BWP7T, fastest_considered_half_corner=tcb018gbwp7tcc_dc:setup.late, optimalDrivingDistance=1606.588um, saturatedSlew=0.215ns, speed=9227.958um per ns, cellArea=21.862um^2 per 1000um}
[09/20 23:27:41    148s]       Clock gate: {lib_cell:CKLNQD8BWP7T, fastest_considered_half_corner=tcb018gbwp7tcc_dc:setup.late, optimalDrivingDistance=1793.684um, saturatedSlew=0.265ns, speed=5959.083um per ns, cellArea=36.715um^2 per 1000um}
[09/20 23:27:41    149s]   Library Trimming done.
[09/20 23:27:41    149s] **WARN: (IMPCCOPT-1041):	The source_output_max_trans is set for clock_tree clk, but source_max_capacitance is not. Innovus will assume a maximum driven capacitance of 0.298.
[09/20 23:27:41    149s] Type 'man IMPCCOPT-1041' for more detail.
[09/20 23:27:41    149s]   
[09/20 23:27:41    149s]   Logic Sizing Table:
[09/20 23:27:41    149s]   
[09/20 23:27:41    149s]   ----------------------------------------------------------
[09/20 23:27:41    149s]   Cell    Instance count    Source    Eligible library cells
[09/20 23:27:41    149s]   ----------------------------------------------------------
[09/20 23:27:41    149s]     (empty table)
[09/20 23:27:41    149s]   ----------------------------------------------------------
[09/20 23:27:41    149s]   
[09/20 23:27:41    149s]   
[09/20 23:27:41    149s]   Clock tree balancer configuration for skew_group clk/design_constraints:
[09/20 23:27:41    149s]     Sources:                     pin clk16x
[09/20 23:27:41    149s]     Total number of sinks:       42
[09/20 23:27:41    149s]     Delay constrained sinks:     42
[09/20 23:27:41    149s]     Non-leaf sinks:              0
[09/20 23:27:41    149s]     Ignore pins:                 0
[09/20 23:27:41    149s]    Timing corner tcb018gbwp7tcc_dc:setup.late:
[09/20 23:27:41    149s]     Skew target:                 0.200ns
[09/20 23:27:41    149s]   Primary reporting skew group is skew_group clk/design_constraints with 42 clock sinks.
[09/20 23:27:41    149s]   
[09/20 23:27:41    149s]   Via Selection for Estimated Routes (rule default):
[09/20 23:27:41    149s]   
[09/20 23:27:41    149s]   ------------------------------------------------------------
[09/20 23:27:41    149s]   Layer    Via Cell    Res.     Cap.     RC       Top of Stack
[09/20 23:27:41    149s]   Range                (Ohm)    (fF)     (fs)     Only
[09/20 23:27:41    149s]   ------------------------------------------------------------
[09/20 23:27:41    149s]   M1-M2    VIA12_HV    6.400    0.000    0.000    false
[09/20 23:27:41    149s]   M2-M3    VIA2        6.400    0.000    0.000    false
[09/20 23:27:41    149s]   M3-M4    VIA3        6.400    0.000    0.000    false
[09/20 23:27:41    149s]   M4-M5    VIA4        6.400    0.000    0.000    false
[09/20 23:27:41    149s]   M5-M6    VIA5        2.540    0.000    0.000    false
[09/20 23:27:41    149s]   ------------------------------------------------------------
[09/20 23:27:41    149s]   
[09/20 23:27:41    149s]   No ideal or dont_touch nets found in the clock tree
[09/20 23:27:41    149s]   Validating CTS configuration done. (took cpu=0:00:01.2 real=0:00:01.2)
[09/20 23:27:41    149s]   Reconstructing clock tree datastructures...
[09/20 23:27:41    149s]     Validating CTS configuration...
[09/20 23:27:41    149s]     Non-default CCOpt properties:
[09/20 23:27:41    149s]     adjacent_rows_legal: 1 (default: false)
[09/20 23:27:41    149s]     allow_non_fterm_identical_swaps: 0 (default: true)
[09/20 23:27:41    149s]     cell_density is set for at least one key
[09/20 23:27:41    149s]     preferred_extra_space is set for at least one key
[09/20 23:27:41    149s]     route_type is set for at least one key
[09/20 23:27:41    149s]     source_output_max_trans is set for at least one key
[09/20 23:27:41    149s]     target_max_trans is set for at least one key
[09/20 23:27:41    149s]     target_skew is set for at least one key
[09/20 23:27:41    149s]     Route type trimming info:
[09/20 23:27:41    149s]       No route type modifications were made.
[09/20 23:27:41    149s]     Clock tree balancer configuration for clock_tree clk:
[09/20 23:27:41    149s]     Non-default CCOpt properties for clock tree clk:
[09/20 23:27:41    149s]       cell_density: 1 (default: 0.75)
[09/20 23:27:41    149s]       route_type (leaf): default_route_type_leaf (default: default)
[09/20 23:27:41    149s]       route_type (trunk): default_route_type_nonleaf (default: default)
[09/20 23:27:41    149s]       route_type (top): default_route_type_nonleaf (default: default)
[09/20 23:27:41    149s]     
[09/20 23:27:41    149s]     Logic Sizing Table:
[09/20 23:27:41    149s]     
[09/20 23:27:41    149s]     ----------------------------------------------------------
[09/20 23:27:41    149s]     Cell    Instance count    Source    Eligible library cells
[09/20 23:27:41    149s]     ----------------------------------------------------------
[09/20 23:27:41    149s]       (empty table)
[09/20 23:27:41    149s]     ----------------------------------------------------------
[09/20 23:27:41    149s]     
[09/20 23:27:41    149s]     
[09/20 23:27:41    149s]     Clock tree balancer configuration for skew_group clk/design_constraints:
[09/20 23:27:41    149s]       Sources:                     pin clk16x
[09/20 23:27:41    149s]       Total number of sinks:       42
[09/20 23:27:41    149s]       Delay constrained sinks:     42
[09/20 23:27:41    149s]       Non-leaf sinks:              0
[09/20 23:27:41    149s]       Ignore pins:                 0
[09/20 23:27:41    149s]      Timing corner tcb018gbwp7tcc_dc:setup.late:
[09/20 23:27:41    149s]       Skew target:                 0.200ns
[09/20 23:27:41    149s]     Primary reporting skew group is skew_group clk/design_constraints with 42 clock sinks.
[09/20 23:27:41    149s]     
[09/20 23:27:41    149s]     Via Selection for Estimated Routes (rule default):
[09/20 23:27:41    149s]     
[09/20 23:27:41    149s]     ------------------------------------------------------------
[09/20 23:27:41    149s]     Layer    Via Cell    Res.     Cap.     RC       Top of Stack
[09/20 23:27:41    149s]     Range                (Ohm)    (fF)     (fs)     Only
[09/20 23:27:41    149s]     ------------------------------------------------------------
[09/20 23:27:41    149s]     M1-M2    VIA12_HV    6.400    0.000    0.000    false
[09/20 23:27:41    149s]     M2-M3    VIA2        6.400    0.000    0.000    false
[09/20 23:27:41    149s]     M3-M4    VIA3        6.400    0.000    0.000    false
[09/20 23:27:41    149s]     M4-M5    VIA4        6.400    0.000    0.000    false
[09/20 23:27:41    149s]     M5-M6    VIA5        2.540    0.000    0.000    false
[09/20 23:27:41    149s]     ------------------------------------------------------------
[09/20 23:27:41    149s]     
[09/20 23:27:41    149s]     No ideal or dont_touch nets found in the clock tree
[09/20 23:27:41    149s]     Validating CTS configuration done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/20 23:27:41    149s]     CCOpt has not previously been run
[09/20 23:27:41    149s]   Reconstructing clock tree datastructures done.
[09/20 23:27:41    149s] Initializing clock structures done.
[09/20 23:27:41    149s] PRO...
[09/20 23:27:41    149s]   PRO active optimizations:
[09/20 23:27:41    149s]    - DRV fixing with cell sizing
[09/20 23:27:41    149s]   
[09/20 23:27:41    149s] **WARN: (IMPCCOPT-2226):	Cannot find clock skew data from any previous calls to 'ccopt_design' or 'ccopt_design -cts'.
[09/20 23:27:41    149s]   Clock DAG stats PRO initial state:
[09/20 23:27:41    149s]     cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[09/20 23:27:41    149s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[09/20 23:27:41    149s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[09/20 23:27:41    149s]     sink capacitance : count=42, total=0.132pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
[09/20 23:27:41    149s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.067pF, total=0.067pF
[09/20 23:27:41    149s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=444.560um, total=444.560um
[09/20 23:27:41    149s]   Clock DAG net violations PRO initial state: none
[09/20 23:27:41    149s]   Clock DAG primary half-corner transition distribution PRO initial state:
[09/20 23:27:41    149s]     Leaf : target=0.300ns count=1 avg=0.160ns sd=0.000ns min=0.160ns max=0.160ns {1 <= 0.180ns}
[09/20 23:27:41    149s]   Primary reporting skew group PRO initial state:
[09/20 23:27:41    149s]     skew_group clk/design_constraints: insertion delay [min=0.002, max=0.013, avg=0.008, sd=0.004], skew [0.011 vs 0.200], 100% {0.002, 0.013} (wid=0.013 ws=0.011) (gid=0.000 gs=0.000)
[09/20 23:27:41    149s]   Skew group summary PRO initial state:
[09/20 23:27:41    149s]     skew_group clk/design_constraints: insertion delay [min=0.002, max=0.013, avg=0.008, sd=0.004], skew [0.011 vs 0.200], 100% {0.002, 0.013} (wid=0.013 ws=0.011) (gid=0.000 gs=0.000)
[09/20 23:27:41    149s]   Clock network insertion delays are now [0.002ns, 0.013ns] average 0.008ns std.dev 0.004ns
[09/20 23:27:41    149s]   Fixing DRVs...
[09/20 23:27:41    149s]   Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[09/20 23:27:41    149s]   CCOpt-PRO: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[09/20 23:27:41    149s]   
[09/20 23:27:41    149s]   PRO Statistics: Fix DRVs (cell sizing):
[09/20 23:27:41    149s]   =======================================
[09/20 23:27:41    149s]   
[09/20 23:27:41    149s]   Cell changes by Net Type:
[09/20 23:27:41    149s]   
[09/20 23:27:41    149s]   ---------------------------------------------------------------------------------------------------------
[09/20 23:27:41    149s]   Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[09/20 23:27:41    149s]   ---------------------------------------------------------------------------------------------------------
[09/20 23:27:41    149s]   top                0            0           0            0                    0                  0
[09/20 23:27:41    149s]   trunk              0            0           0            0                    0                  0
[09/20 23:27:41    149s]   leaf               0            0           0            0                    0                  0
[09/20 23:27:41    149s]   ---------------------------------------------------------------------------------------------------------
[09/20 23:27:41    149s]   Total       -            -           -            -                           0 (100%)           0 (100%)
[09/20 23:27:41    149s]   ---------------------------------------------------------------------------------------------------------
[09/20 23:27:41    149s]   
[09/20 23:27:41    149s]   Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
[09/20 23:27:41    149s]   Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[09/20 23:27:41    149s]   
[09/20 23:27:41    149s]   Clock DAG stats PRO after DRV fixing:
[09/20 23:27:41    149s]     cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[09/20 23:27:41    149s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[09/20 23:27:41    149s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[09/20 23:27:41    149s]     sink capacitance : count=42, total=0.132pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
[09/20 23:27:41    149s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.067pF, total=0.067pF
[09/20 23:27:41    149s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=444.560um, total=444.560um
[09/20 23:27:41    149s]   Clock DAG net violations PRO after DRV fixing: none
[09/20 23:27:41    149s]   Clock DAG primary half-corner transition distribution PRO after DRV fixing:
[09/20 23:27:41    149s]     Leaf : target=0.300ns count=1 avg=0.160ns sd=0.000ns min=0.160ns max=0.160ns {1 <= 0.180ns}
[09/20 23:27:41    149s]   Primary reporting skew group PRO after DRV fixing:
[09/20 23:27:41    149s]     skew_group clk/design_constraints: insertion delay [min=0.002, max=0.013, avg=0.008, sd=0.004], skew [0.011 vs 0.200], 100% {0.002, 0.013} (wid=0.013 ws=0.011) (gid=0.000 gs=0.000)
[09/20 23:27:41    149s]   Skew group summary PRO after DRV fixing:
[09/20 23:27:41    149s]     skew_group clk/design_constraints: insertion delay [min=0.002, max=0.013, avg=0.008, sd=0.004], skew [0.011 vs 0.200], 100% {0.002, 0.013} (wid=0.013 ws=0.011) (gid=0.000 gs=0.000)
[09/20 23:27:41    149s]   Clock network insertion delays are now [0.002ns, 0.013ns] average 0.008ns std.dev 0.004ns
[09/20 23:27:41    149s]   Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/20 23:27:41    149s] 
[09/20 23:27:41    149s] Slew Diagnostics: After DRV fixing
[09/20 23:27:41    149s] ==================================
[09/20 23:27:41    149s] 
[09/20 23:27:41    149s] Global Causes:
[09/20 23:27:41    149s] 
[09/20 23:27:41    149s] -------------------------------------
[09/20 23:27:41    149s] Cause
[09/20 23:27:41    149s] -------------------------------------
[09/20 23:27:41    149s] DRV fixing with buffering is disabled
[09/20 23:27:41    149s] -------------------------------------
[09/20 23:27:41    149s] 
[09/20 23:27:41    149s] Top 5 overslews:
[09/20 23:27:41    149s] 
[09/20 23:27:41    149s] ---------------------------------
[09/20 23:27:41    149s] Overslew    Causes    Driving Pin
[09/20 23:27:41    149s] ---------------------------------
[09/20 23:27:41    149s]   (empty table)
[09/20 23:27:41    149s] ---------------------------------
[09/20 23:27:41    149s] 
[09/20 23:27:41    149s] Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[09/20 23:27:41    149s] 
[09/20 23:27:41    149s] -------------------
[09/20 23:27:41    149s] Cause    Occurences
[09/20 23:27:41    149s] -------------------
[09/20 23:27:41    149s]   (empty table)
[09/20 23:27:41    149s] -------------------
[09/20 23:27:41    149s] 
[09/20 23:27:41    149s] Violation diagnostics counts from the 0 nodes that have violations:
[09/20 23:27:41    149s] 
[09/20 23:27:41    149s] -------------------
[09/20 23:27:41    149s] Cause    Occurences
[09/20 23:27:41    149s] -------------------
[09/20 23:27:41    149s]   (empty table)
[09/20 23:27:41    149s] -------------------
[09/20 23:27:41    149s] 
[09/20 23:27:41    149s]   Reconnecting optimized routes...
[09/20 23:27:41    149s]   Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/20 23:27:41    149s]   Set dirty flag on 0 insts, 0 nets
[09/20 23:27:41    149s] End AAE Lib Interpolated Model. (MEM=1300.78 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/20 23:27:41    149s]   Clock DAG stats PRO final:
[09/20 23:27:41    149s]     cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[09/20 23:27:41    149s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[09/20 23:27:41    149s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[09/20 23:27:41    149s]     sink capacitance : count=42, total=0.132pF, avg=0.003pF, sd=0.000pF, min=0.003pF, max=0.003pF
[09/20 23:27:41    149s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.067pF, total=0.067pF
[09/20 23:27:41    149s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=444.560um, total=444.560um
[09/20 23:27:41    149s]   Clock DAG net violations PRO final: none
[09/20 23:27:41    149s]   Clock DAG primary half-corner transition distribution PRO final:
[09/20 23:27:41    149s]     Leaf : target=0.300ns count=1 avg=0.160ns sd=0.000ns min=0.160ns max=0.160ns {1 <= 0.180ns}
[09/20 23:27:41    149s]   Primary reporting skew group PRO final:
[09/20 23:27:41    149s]     skew_group clk/design_constraints: insertion delay [min=0.002, max=0.013, avg=0.008, sd=0.004], skew [0.011 vs 0.200], 100% {0.002, 0.013} (wid=0.013 ws=0.011) (gid=0.000 gs=0.000)
[09/20 23:27:41    149s]   Skew group summary PRO final:
[09/20 23:27:41    149s]     skew_group clk/design_constraints: insertion delay [min=0.002, max=0.013, avg=0.008, sd=0.004], skew [0.011 vs 0.200], 100% {0.002, 0.013} (wid=0.013 ws=0.011) (gid=0.000 gs=0.000)
[09/20 23:27:41    149s]   Clock network insertion delays are now [0.002ns, 0.013ns] average 0.008ns std.dev 0.004ns
[09/20 23:27:41    149s] PRO done.
[09/20 23:27:41    149s] Net route status summary:
[09/20 23:27:41    149s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBounday AND tooFewTerms=0)])
[09/20 23:27:41    149s]   Non-clock:   183 (unrouted=22, trialRouted=0, noStatus=0, routed=161, fixed=0, [crossesIlmBoundary=0, tooFewTerms=22, (crossesIlmBounday AND tooFewTerms=0)])
[09/20 23:27:41    149s] Updating delays...
[09/20 23:27:41    149s] Updating delays done.
[09/20 23:27:41    149s] PRO done. (took cpu=0:00:01.3 real=0:00:01.3)
[09/20 23:27:41    149s] EdiLegalizer::Interface::Release
[09/20 23:27:41    149s] **WARN: (IMPTCM-77):	Option "-modulePlan" for command setPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[09/20 23:27:41    149s] **WARN: (IMPSP-105):	'setPlaceMode -maxRouteLayer' will become obsolete from next release. Use 'setRouteMode -earlyGlobalMaxRouteLayer N' to set maximum routing layer.Type 'man IMPSP-105' for more detail.
[09/20 23:27:41    149s] EdiLegalizer::Interface::Release done runtime = 0.04
[09/20 23:27:41    149s] **INFO: Start fixing DRV (Mem = 1308.27M) ...
[09/20 23:27:41    149s] Begin: GigaOpt DRV Optimization
[09/20 23:27:41    149s] Info: 8 top-level, potential tri-state nets excluded from IPO operation.
[09/20 23:27:41    149s] Info: 1 clock net  excluded from IPO operation.
[09/20 23:27:41    149s] End AAE Lib Interpolated Model. (MEM=1308.27 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/20 23:27:41    149s] PhyDesignGrid: maxLocalDensity 0.96
[09/20 23:27:41    149s] ### Creating PhyDesignMc. totSessionCpu=0:02:29 mem=1308.3M
[09/20 23:27:41    149s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1308.3MB).
[09/20 23:27:41    149s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:29 mem=1308.3M
[09/20 23:27:41    149s] ### Creating LA Mngr. totSessionCpu=0:02:29 mem=1308.3M
[09/20 23:27:42    150s] ### Creating LA Mngr, finished. totSessionCpu=0:02:30 mem=1318.3M
[09/20 23:27:42    150s] ### Creating LA Mngr. totSessionCpu=0:02:31 mem=1419.9M
[09/20 23:27:42    150s] ### Creating LA Mngr, finished. totSessionCpu=0:02:31 mem=1419.9M
[09/20 23:27:42    150s] 
[09/20 23:27:42    150s] Creating Lib Analyzer ...
[09/20 23:27:42    150s] Total number of usable buffers from Lib Analyzer: 23 ( DEL01BWP7T DEL015BWP7T CKBD1BWP7T CKBD0BWP7T BUFFD1BWP7T BUFFD0BWP7T BUFFD1P5BWP7T CKBD2BWP7T BUFFD2BWP7T BUFFD3BWP7T BUFFD2P5BWP7T CKBD3BWP7T CKBD4BWP7T BUFFD4BWP7T BUFFD5BWP7T BUFFD6BWP7T CKBD6BWP7T CKBD8BWP7T BUFFD8BWP7T BUFFD10BWP7T CKBD10BWP7T CKBD12BWP7T BUFFD12BWP7T)
[09/20 23:27:42    150s] Total number of usable inverters from Lib Analyzer: 19 ( INVD1BWP7T INVD0BWP7T CKND1BWP7T CKND0BWP7T INVD2BWP7T INVD1P5BWP7T CKND2BWP7T INVD2P5BWP7T INVD3BWP7T CKND3BWP7T INVD4BWP7T CKND4BWP7T INVD5BWP7T INVD6BWP7T CKND6BWP7T INVD8BWP7T CKND8BWP7T CKND10BWP7T CKND12BWP7T)
[09/20 23:27:42    150s] Total number of usable delay cells from Lib Analyzer: 5 ( DEL0BWP7T DEL1BWP7T DEL2BWP7T DEL3BWP7T DEL4BWP7T)
[09/20 23:27:42    150s] 
[09/20 23:27:43    151s] Creating Lib Analyzer, finished. 
[09/20 23:27:44    152s] DRV pessimism of 5.00% is used for tran, 5.00% for cap, 5.00% for fanout, on top of margin 0.00%
[09/20 23:27:44    152s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/20 23:27:44    152s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[09/20 23:27:44    152s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/20 23:27:44    152s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[09/20 23:27:44    152s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/20 23:27:44    152s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[09/20 23:27:44    152s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|   269.53|     0.00|       0|       0|       0| 100.00|          |         |
[09/20 23:27:44    152s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[09/20 23:27:44    152s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|   269.53|     0.00|       0|       0|       0| 100.00| 0:00:00.0|  1515.2M|
[09/20 23:27:44    152s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/20 23:27:44    152s] **** Begin NDR-Layer Usage Statistics ****
[09/20 23:27:44    152s] 0 Ndr or Layer constraints added by optimization 
[09/20 23:27:44    152s] **** End NDR-Layer Usage Statistics ****
[09/20 23:27:44    152s] 
[09/20 23:27:44    152s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1515.2M) ***
[09/20 23:27:44    152s] 
[09/20 23:27:44    152s] drv optimizer changes nothing and skips refinePlace
[09/20 23:27:44    152s] End: GigaOpt DRV Optimization
[09/20 23:27:44    152s] *info:
[09/20 23:27:44    152s] **INFO: Completed fixing DRV (CPU Time = 0:00:03, Mem = 1376.10M).
[09/20 23:27:44    152s] 
------------------------------------------------------------
     Non-SI Timing Summary (cpu=0.05min real=0.05min mem=1376.1M)                             
------------------------------------------------------------

Setup views included:
 test_uart 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 269.533 | 269.533 | 270.086 |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   71    |   41    |   39    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 65.479%
       (100.000% with Fillers)
------------------------------------------------------------
**optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 1084.1M, totSessionCpu=0:02:32 **
[09/20 23:27:44    152s]   DRV Snapshot: (REF)
[09/20 23:27:44    152s]          Tran DRV: 0
[09/20 23:27:44    152s]           Cap DRV: 0
[09/20 23:27:44    152s]        Fanout DRV: 0
[09/20 23:27:44    152s]            Glitch: 0
[09/20 23:27:44    152s] *** Timing Is met
[09/20 23:27:44    152s] *** Check timing (0:00:00.0)
[09/20 23:27:44    152s] *** Setup timing is met (target slack 0ns)
[09/20 23:27:44    152s]   Timing Snapshot: (REF)
[09/20 23:27:44    152s]      Weighted WNS: 0.000
[09/20 23:27:44    152s]       All  PG WNS: 0.000
[09/20 23:27:44    152s]       High PG WNS: 0.000
[09/20 23:27:44    152s]       All  PG TNS: 0.000
[09/20 23:27:44    152s]       High PG TNS: 0.000
[09/20 23:27:44    152s]    Category Slack: { [L, 269.533] [H, 269.533] }
[09/20 23:27:44    152s] 
[09/20 23:27:44    152s] Running postRoute recovery in preEcoRoute mode
[09/20 23:27:44    152s] **optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 1084.3M, totSessionCpu=0:02:32 **
[09/20 23:27:44    152s]   DRV Snapshot: (TGT)
[09/20 23:27:44    152s]          Tran DRV: 0
[09/20 23:27:44    152s]           Cap DRV: 0
[09/20 23:27:44    152s]        Fanout DRV: 0
[09/20 23:27:44    152s]            Glitch: 0
[09/20 23:27:44    152s] Checking DRV degradation...
[09/20 23:27:44    152s] 
[09/20 23:27:44    152s] Recovery Manager:
[09/20 23:27:44    152s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[09/20 23:27:44    152s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[09/20 23:27:44    152s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[09/20 23:27:44    152s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[09/20 23:27:44    152s] 
[09/20 23:27:44    152s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[09/20 23:27:44    152s] *** Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=1378.12M, totSessionCpu=0:02:32).
[09/20 23:27:44    152s] **optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 1084.3M, totSessionCpu=0:02:32 **
[09/20 23:27:44    152s] 
[09/20 23:27:44    152s]   Timing/DRV Snapshot: (REF)
[09/20 23:27:44    152s]      Weighted WNS: 0.000
[09/20 23:27:44    152s]       All  PG WNS: 0.000
[09/20 23:27:44    152s]       High PG WNS: 0.000
[09/20 23:27:44    152s]       All  PG TNS: 0.000
[09/20 23:27:44    152s]       High PG TNS: 0.000
[09/20 23:27:44    152s]          Tran DRV: 0
[09/20 23:27:44    152s]           Cap DRV: 0
[09/20 23:27:44    152s]        Fanout DRV: 0
[09/20 23:27:44    152s]            Glitch: 0
[09/20 23:27:44    152s]    Category Slack: { [L, 269.533] [H, 269.533] }
[09/20 23:27:44    152s] 
[09/20 23:27:44    152s] ### Creating LA Mngr. totSessionCpu=0:02:32 mem=1378.1M
[09/20 23:27:44    152s] ### Creating LA Mngr, finished. totSessionCpu=0:02:32 mem=1378.1M
[09/20 23:27:44    152s] Default Rule : ""
[09/20 23:27:44    152s] Non Default Rules :
[09/20 23:27:44    152s] Worst Slack : 269.533 ns
[09/20 23:27:44    152s] Total 0 nets layer assigned (0.0).
[09/20 23:27:44    152s] 
[09/20 23:27:44    152s] Start Assign Priority Nets ...
[09/20 23:27:44    152s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[09/20 23:27:44    152s] Existing Priority Nets 0 (0.0%)
[09/20 23:27:44    152s] Assigned Priority Nets 0 (0.0%)
[09/20 23:27:44    152s] ### Creating LA Mngr. totSessionCpu=0:02:32 mem=1435.4M
[09/20 23:27:44    152s] ### Creating LA Mngr, finished. totSessionCpu=0:02:32 mem=1435.4M
[09/20 23:27:44    152s] ### Creating LA Mngr. totSessionCpu=0:02:32 mem=1435.4M
[09/20 23:27:44    152s] ### Creating LA Mngr, finished. totSessionCpu=0:02:32 mem=1435.4M
[09/20 23:27:44    152s] Default Rule : ""
[09/20 23:27:44    152s] Non Default Rules :
[09/20 23:27:44    152s] Worst Slack : 269.533 ns
[09/20 23:27:44    152s] Total 0 nets layer assigned (0.1).
[09/20 23:27:44    152s] 
[09/20 23:27:44    152s] Start Assign Priority Nets ...
[09/20 23:27:44    152s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[09/20 23:27:44    152s] Existing Priority Nets 0 (0.0%)
[09/20 23:27:44    152s] Assigned Priority Nets 0 (0.0%)
[09/20 23:27:44    152s] 
------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 test_uart 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 269.533 | 269.533 | 270.086 |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   71    |   41    |   39    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 65.479%
       (100.000% with Fillers)
------------------------------------------------------------
**optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 1031.3M, totSessionCpu=0:02:32 **
[09/20 23:27:44    152s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1329.7MB).
[09/20 23:27:44    152s] *** Starting refinePlace (0:02:32 mem=1329.7M) ***
[09/20 23:27:44    152s] Total net bbox length = 4.604e+03 (2.106e+03 2.498e+03) (ext = 1.554e+03)
[09/20 23:27:44    152s] **ERROR: (IMPSP-2002):	Density too high (100.0%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
[09/20 23:27:44    152s] Total net bbox length = 4.604e+03 (2.106e+03 2.498e+03) (ext = 1.554e+03)
[09/20 23:27:44    152s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1329.7MB
[09/20 23:27:44    152s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1329.7MB) @(0:02:32 - 0:02:32).
[09/20 23:27:44    152s] *** Finished refinePlace (0:02:32 mem=1329.7M) ***
[09/20 23:27:44    152s] **ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
-routeWithEco false                       # bool, default=false
[09/20 23:27:44    152s] -routeWithEco true                        # bool, default=false, user setting
[09/20 23:27:44    152s] -routeSelectedNetOnly false               # bool, default=false
[09/20 23:27:44    152s] -routeWithTimingDriven false              # bool, default=false, user setting
[09/20 23:27:44    152s] -routeWithSiDriven false                  # bool, default=false, user setting
[09/20 23:27:44    152s] 
[09/20 23:27:44    152s] globalDetailRoute
[09/20 23:27:44    152s] 
[09/20 23:27:44    152s] #setNanoRouteMode -droutePostRouteSpreadWire "1"
[09/20 23:27:44    152s] #setNanoRouteMode -routeTopRoutingLayer 6
[09/20 23:27:44    152s] #setNanoRouteMode -routeWithEco true
[09/20 23:27:44    152s] #setNanoRouteMode -routeWithSiDriven false
[09/20 23:27:44    152s] #setNanoRouteMode -routeWithTimingDriven false
[09/20 23:27:44    152s] #Start globalDetailRoute on Sun Sep 20 23:27:44 2020
[09/20 23:27:44    152s] #
[09/20 23:27:44    152s] Closing parasitic data file '/tmp/innovus_temp_1390_optmaS1_aln2_IW1EyZ/uart_1390_0Rlvmu.rcdb.d'. 153 times net's RC data read were performed.
[09/20 23:27:44    152s] ### Net info: total nets: 184
[09/20 23:27:44    152s] ### Net info: dirty nets: 0
[09/20 23:27:44    152s] ### Net info: marked as disconnected nets: 0
[09/20 23:27:44    152s] ### Net info: fully routed nets: 162
[09/20 23:27:44    152s] ### Net info: trivial (single pin) nets: 0
[09/20 23:27:44    152s] ### Net info: unrouted nets: 22
[09/20 23:27:44    152s] ### Net info: re-extraction nets: 0
[09/20 23:27:44    152s] ### Net info: ignored nets: 0
[09/20 23:27:44    152s] ### Net info: skip routing nets: 0
[09/20 23:27:44    152s] ### import route signature (34) = 1733109915
[09/20 23:27:44    152s] ### import violation signature (32) = 1905142130
[09/20 23:27:44    152s] #NanoRoute Version 17.12-s095_1 NR171102-1913/17_12-UB
[09/20 23:27:44    152s] #RTESIG:78da8dd1c10ac2300c0660cf3e45e876a8e066b2ae2dbd0a5e55867a9509dd188c0ddaee
[09/20 23:27:44    152s] #       fd9d789d76b9fde4e32790247d9c2a60a4732a328f463e09ce1569222c3232240ea49ff3
[09/20 23:27:44    152s] #       ea7e64db24bd5c6fa5d43367c07d70ddd0ee61f2d681b721cc69f7354a133475ef2df0d7
[09/20 23:27:44    152s] #       38f68bc6680441b9c1cf006ffab10e8b905060b48d046a086efa6f84899ad22850c0bb21
[09/20 23:27:44    152s] #       d8d6ba652351467b2495f1a325a93548af401281fd7ccae60da2239016
[09/20 23:27:44    152s] #
[09/20 23:27:44    152s] #Loading the last recorded routing design signature
[09/20 23:27:44    152s] #No placement changes detected since last routing
[09/20 23:27:44    152s] #RTESIG:78da8dd1c10ac2300c0660cf3e45e876a8e066b2ae2dbd0a5e55867a9509dd188c0ddaee
[09/20 23:27:44    152s] #       fd9d789d76b9fde4e32790247d9c2a60a4732a328f463e09ce1569222c3232240ea49ff3
[09/20 23:27:44    152s] #       ea7e64db24bd5c6fa5d43367c07d70ddd0ee61f2d681b721cc69f7354a133475ef2df0d7
[09/20 23:27:44    152s] #       38f68bc6680441b9c1cf006ffab10e8b905060b48d046a086efa6f84899ad22850c0bb21
[09/20 23:27:44    152s] #       d8d6ba652351467b2495f1a325a93548af401281fd7ccae60da2239016
[09/20 23:27:44    152s] #
[09/20 23:27:44    152s] #Start routing data preparation on Sun Sep 20 23:27:44 2020
[09/20 23:27:44    152s] #
[09/20 23:27:44    152s] #Minimum voltage of a net in the design = 0.000.
[09/20 23:27:44    152s] #Maximum voltage of a net in the design = 1.800.
[09/20 23:27:44    152s] #Voltage range [0.000 - 0.000] has 12 nets.
[09/20 23:27:44    152s] #Voltage range [1.800 - 1.800] has 1 net.
[09/20 23:27:44    152s] #Voltage range [0.000 - 1.800] has 171 nets.
[09/20 23:27:44    152s] # METAL1       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.4850
[09/20 23:27:44    152s] # METAL2       V   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[09/20 23:27:44    152s] # METAL3       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[09/20 23:27:44    152s] # METAL4       V   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[09/20 23:27:44    152s] # METAL5       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[09/20 23:27:44    152s] # METAL6       V   Track-Pitch = 1.1200    Line-2-Via Pitch = 0.9500
[09/20 23:27:44    152s] #Regenerating Ggrids automatically.
[09/20 23:27:44    152s] #Auto generating G-grids with size=15 tracks, using layer METAL3's pitch = 0.5600.
[09/20 23:27:44    152s] #Using automatically generated G-grids.
[09/20 23:27:44    152s] #Done routing data preparation.
[09/20 23:27:44    152s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1033.90 (MB), peak = 1086.03 (MB)
[09/20 23:27:44    152s] #Merging special wires...
[09/20 23:27:44    152s] #
[09/20 23:27:44    152s] #Finished routing data preparation on Sun Sep 20 23:27:44 2020
[09/20 23:27:44    152s] #
[09/20 23:27:44    152s] #Cpu time = 00:00:00
[09/20 23:27:44    152s] #Elapsed time = 00:00:00
[09/20 23:27:44    152s] #Increased memory = 3.79 (MB)
[09/20 23:27:44    152s] #Total memory = 1033.90 (MB)
[09/20 23:27:44    152s] #Peak memory = 1086.03 (MB)
[09/20 23:27:44    152s] #
[09/20 23:27:44    152s] #
[09/20 23:27:44    152s] #Start global routing on Sun Sep 20 23:27:44 2020
[09/20 23:27:44    152s] #
[09/20 23:27:44    152s] #WARNING (NRGR-22) Design is already detail routed.
[09/20 23:27:44    152s] ### route signature (37) =  721126149
[09/20 23:27:44    152s] ### violation signature (35) = 1905142130
[09/20 23:27:44    152s] ### route signature (40) =  104948423
[09/20 23:27:44    152s] ### violation signature (38) = 1905142130
[09/20 23:27:44    152s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[09/20 23:27:44    152s] #Cpu time = 00:00:00
[09/20 23:27:44    152s] #Elapsed time = 00:00:00
[09/20 23:27:44    152s] #Increased memory = 3.79 (MB)
[09/20 23:27:44    152s] #Total memory = 1033.90 (MB)
[09/20 23:27:44    152s] #Peak memory = 1086.03 (MB)
[09/20 23:27:44    152s] ### max drc and si pitch = 3340 (  1.6700 um) MT-safe pitch = 3520 (  1.7600 um) patch pitch = 5200 (  2.6000 um)
[09/20 23:27:44    152s] #
[09/20 23:27:44    152s] #Start Detail Routing..
[09/20 23:27:44    152s] #start initial detail routing ...
[09/20 23:27:44    152s] ### For initial detail routing, marked 162 dont-route nets (design has 0 dirty nets)
[09/20 23:27:44    152s] #   number of violations = 0
[09/20 23:27:44    152s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1035.25 (MB), peak = 1086.03 (MB)
[09/20 23:27:44    152s] #start 1st optimization iteration ...
[09/20 23:27:44    152s] #   number of violations = 0
[09/20 23:27:44    152s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1035.27 (MB), peak = 1086.03 (MB)
[09/20 23:27:44    152s] #Complete Detail Routing.
[09/20 23:27:44    152s] #Total wire length = 6649 um.
[09/20 23:27:44    152s] #Total half perimeter of net bounding box = 5688 um.
[09/20 23:27:44    152s] #Total wire length on LAYER METAL1 = 153 um.
[09/20 23:27:44    152s] #Total wire length on LAYER METAL2 = 3191 um.
[09/20 23:27:44    152s] #Total wire length on LAYER METAL3 = 2761 um.
[09/20 23:27:44    152s] #Total wire length on LAYER METAL4 = 419 um.
[09/20 23:27:44    152s] #Total wire length on LAYER METAL5 = 90 um.
[09/20 23:27:44    152s] #Total wire length on LAYER METAL6 = 35 um.
[09/20 23:27:44    152s] #Total number of vias = 1088
[09/20 23:27:44    152s] #Up-Via Summary (total 1088):
[09/20 23:27:44    152s] #           
[09/20 23:27:44    152s] #-----------------------
[09/20 23:27:44    152s] # METAL1            589
[09/20 23:27:44    152s] # METAL2            451
[09/20 23:27:44    152s] # METAL3             38
[09/20 23:27:44    152s] # METAL4              8
[09/20 23:27:44    152s] # METAL5              2
[09/20 23:27:44    152s] #-----------------------
[09/20 23:27:44    152s] #                  1088 
[09/20 23:27:44    152s] #
[09/20 23:27:44    152s] #Total number of DRC violations = 0
[09/20 23:27:44    152s] ### route signature (45) =  104948423
[09/20 23:27:44    152s] ### violation signature (43) = 1905142130
[09/20 23:27:44    152s] #Cpu time = 00:00:00
[09/20 23:27:44    152s] #Elapsed time = 00:00:00
[09/20 23:27:44    152s] #Increased memory = 0.02 (MB)
[09/20 23:27:44    152s] #Total memory = 1033.92 (MB)
[09/20 23:27:44    152s] #Peak memory = 1086.03 (MB)
[09/20 23:27:44    152s] #
[09/20 23:27:44    152s] #start routing for process antenna violation fix ...
[09/20 23:27:44    152s] ### max drc and si pitch = 3340 (  1.6700 um) MT-safe pitch = 3520 (  1.7600 um) patch pitch = 5200 (  2.6000 um)
[09/20 23:27:44    152s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1035.21 (MB), peak = 1086.03 (MB)
[09/20 23:27:44    152s] #
[09/20 23:27:44    152s] #Total wire length = 6649 um.
[09/20 23:27:44    152s] #Total half perimeter of net bounding box = 5688 um.
[09/20 23:27:44    152s] #Total wire length on LAYER METAL1 = 153 um.
[09/20 23:27:44    152s] #Total wire length on LAYER METAL2 = 3191 um.
[09/20 23:27:44    152s] #Total wire length on LAYER METAL3 = 2761 um.
[09/20 23:27:44    152s] #Total wire length on LAYER METAL4 = 419 um.
[09/20 23:27:44    152s] #Total wire length on LAYER METAL5 = 90 um.
[09/20 23:27:44    152s] #Total wire length on LAYER METAL6 = 35 um.
[09/20 23:27:44    152s] #Total number of vias = 1088
[09/20 23:27:44    152s] #Up-Via Summary (total 1088):
[09/20 23:27:44    152s] #           
[09/20 23:27:44    152s] #-----------------------
[09/20 23:27:44    152s] # METAL1            589
[09/20 23:27:44    152s] # METAL2            451
[09/20 23:27:44    152s] # METAL3             38
[09/20 23:27:44    152s] # METAL4              8
[09/20 23:27:44    152s] # METAL5              2
[09/20 23:27:44    152s] #-----------------------
[09/20 23:27:44    152s] #                  1088 
[09/20 23:27:44    152s] #
[09/20 23:27:44    152s] #Total number of DRC violations = 0
[09/20 23:27:44    152s] #Total number of net violated process antenna rule = 0
[09/20 23:27:44    152s] #
[09/20 23:27:44    152s] ### route signature (48) =  104948423
[09/20 23:27:44    152s] ### violation signature (46) = 1905142130
[09/20 23:27:44    152s] #
[09/20 23:27:44    152s] #Total wire length = 6649 um.
[09/20 23:27:44    152s] #Total half perimeter of net bounding box = 5688 um.
[09/20 23:27:44    152s] #Total wire length on LAYER METAL1 = 153 um.
[09/20 23:27:44    152s] #Total wire length on LAYER METAL2 = 3191 um.
[09/20 23:27:44    152s] #Total wire length on LAYER METAL3 = 2761 um.
[09/20 23:27:44    152s] #Total wire length on LAYER METAL4 = 419 um.
[09/20 23:27:44    152s] #Total wire length on LAYER METAL5 = 90 um.
[09/20 23:27:44    152s] #Total wire length on LAYER METAL6 = 35 um.
[09/20 23:27:44    152s] #Total number of vias = 1088
[09/20 23:27:44    152s] #Up-Via Summary (total 1088):
[09/20 23:27:44    152s] #           
[09/20 23:27:44    152s] #-----------------------
[09/20 23:27:44    152s] # METAL1            589
[09/20 23:27:44    152s] # METAL2            451
[09/20 23:27:44    152s] # METAL3             38
[09/20 23:27:44    152s] # METAL4              8
[09/20 23:27:44    152s] # METAL5              2
[09/20 23:27:44    152s] #-----------------------
[09/20 23:27:44    152s] #                  1088 
[09/20 23:27:44    152s] #
[09/20 23:27:44    152s] #Total number of DRC violations = 0
[09/20 23:27:44    152s] #Total number of net violated process antenna rule = 0
[09/20 23:27:44    152s] #
[09/20 23:27:44    152s] ### max drc and si pitch = 3340 (  1.6700 um) MT-safe pitch = 3520 (  1.7600 um) patch pitch = 5200 (  2.6000 um)
[09/20 23:27:44    152s] #
[09/20 23:27:44    152s] #Start Post Route wire spreading..
[09/20 23:27:44    152s] #
[09/20 23:27:44    152s] #Start data preparation for wire spreading...
[09/20 23:27:44    152s] #
[09/20 23:27:44    152s] #Data preparation is done on Sun Sep 20 23:27:44 2020
[09/20 23:27:44    152s] #
[09/20 23:27:44    152s] #
[09/20 23:27:44    152s] #Start Post Route Wire Spread.
[09/20 23:27:44    152s] #Done with 13 horizontal wires in 1 hboxes and 4 vertical wires in 1 hboxes.
[09/20 23:27:44    152s] #Complete Post Route Wire Spread.
[09/20 23:27:44    152s] #
[09/20 23:27:44    152s] #Total wire length = 6662 um.
[09/20 23:27:44    152s] #Total half perimeter of net bounding box = 5688 um.
[09/20 23:27:44    152s] #Total wire length on LAYER METAL1 = 153 um.
[09/20 23:27:44    152s] #Total wire length on LAYER METAL2 = 3195 um.
[09/20 23:27:44    152s] #Total wire length on LAYER METAL3 = 2771 um.
[09/20 23:27:44    152s] #Total wire length on LAYER METAL4 = 419 um.
[09/20 23:27:44    152s] #Total wire length on LAYER METAL5 = 90 um.
[09/20 23:27:44    152s] #Total wire length on LAYER METAL6 = 35 um.
[09/20 23:27:44    152s] #Total number of vias = 1088
[09/20 23:27:44    152s] #Up-Via Summary (total 1088):
[09/20 23:27:44    152s] #           
[09/20 23:27:44    152s] #-----------------------
[09/20 23:27:44    152s] # METAL1            589
[09/20 23:27:44    152s] # METAL2            451
[09/20 23:27:44    152s] # METAL3             38
[09/20 23:27:44    152s] # METAL4              8
[09/20 23:27:44    152s] # METAL5              2
[09/20 23:27:44    152s] #-----------------------
[09/20 23:27:44    152s] #                  1088 
[09/20 23:27:44    152s] #
[09/20 23:27:44    152s] ### route signature (52) = 1786879765
[09/20 23:27:44    152s] ### violation signature (50) = 1905142130
[09/20 23:27:44    152s] #   number of violations = 0
[09/20 23:27:44    152s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1036.06 (MB), peak = 1086.03 (MB)
[09/20 23:27:44    152s] #CELL_VIEW uart,init has no DRC violation.
[09/20 23:27:44    152s] #Total number of DRC violations = 0
[09/20 23:27:44    152s] #Total number of net violated process antenna rule = 0
[09/20 23:27:44    152s] #Post Route wire spread is done.
[09/20 23:27:44    152s] #Total wire length = 6662 um.
[09/20 23:27:44    152s] #Total half perimeter of net bounding box = 5688 um.
[09/20 23:27:44    152s] #Total wire length on LAYER METAL1 = 153 um.
[09/20 23:27:44    152s] #Total wire length on LAYER METAL2 = 3195 um.
[09/20 23:27:44    152s] #Total wire length on LAYER METAL3 = 2771 um.
[09/20 23:27:44    152s] #Total wire length on LAYER METAL4 = 419 um.
[09/20 23:27:44    152s] #Total wire length on LAYER METAL5 = 90 um.
[09/20 23:27:44    152s] #Total wire length on LAYER METAL6 = 35 um.
[09/20 23:27:44    152s] #Total number of vias = 1088
[09/20 23:27:44    152s] #Up-Via Summary (total 1088):
[09/20 23:27:44    152s] #           
[09/20 23:27:44    152s] #-----------------------
[09/20 23:27:44    152s] # METAL1            589
[09/20 23:27:44    152s] # METAL2            451
[09/20 23:27:44    152s] # METAL3             38
[09/20 23:27:44    152s] # METAL4              8
[09/20 23:27:44    152s] # METAL5              2
[09/20 23:27:44    152s] #-----------------------
[09/20 23:27:44    152s] #                  1088 
[09/20 23:27:44    152s] #
[09/20 23:27:44    152s] ### route signature (54) = 1786879765
[09/20 23:27:44    152s] ### violation signature (52) = 1905142130
[09/20 23:27:44    152s] #detailRoute Statistics:
[09/20 23:27:44    152s] #Cpu time = 00:00:00
[09/20 23:27:44    152s] #Elapsed time = 00:00:00
[09/20 23:27:44    152s] #Increased memory = 0.04 (MB)
[09/20 23:27:44    152s] #Total memory = 1033.94 (MB)
[09/20 23:27:44    152s] #Peak memory = 1086.03 (MB)
[09/20 23:27:44    152s] #Updating routing design signature
[09/20 23:27:44    152s] #Created 569 library cell signatures
[09/20 23:27:44    152s] #Created 184 NETS and 0 SPECIALNETS signatures
[09/20 23:27:44    152s] #Created 514 instance signatures
[09/20 23:27:44    152s] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1033.94 (MB), peak = 1086.03 (MB)
[09/20 23:27:44    152s] #Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1033.94 (MB), peak = 1086.03 (MB)
[09/20 23:27:44    152s] ### export route signature (55) = 1786879765
[09/20 23:27:44    152s] #
[09/20 23:27:44    152s] #globalDetailRoute statistics:
[09/20 23:27:44    152s] #Cpu time = 00:00:00
[09/20 23:27:44    152s] #Elapsed time = 00:00:00
[09/20 23:27:44    152s] #Increased memory = 2.05 (MB)
[09/20 23:27:44    152s] #Total memory = 1033.44 (MB)
[09/20 23:27:44    152s] #Peak memory = 1086.03 (MB)
[09/20 23:27:44    152s] #Number of warnings = 1
[09/20 23:27:44    152s] #Total number of warnings = 22
[09/20 23:27:44    152s] #Number of fails = 0
[09/20 23:27:44    152s] #Total number of fails = 0
[09/20 23:27:44    152s] #Complete globalDetailRoute on Sun Sep 20 23:27:44 2020
[09/20 23:27:44    152s] #
[09/20 23:27:44    152s] ### 
[09/20 23:27:44    152s] ###   Scalability Statistics
[09/20 23:27:44    152s] ### 
[09/20 23:27:44    152s] ### --------------------------------+----------------+----------------+----------------+
[09/20 23:27:44    152s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[09/20 23:27:44    152s] ### --------------------------------+----------------+----------------+----------------+
[09/20 23:27:44    152s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[09/20 23:27:44    152s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[09/20 23:27:44    152s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[09/20 23:27:44    152s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[09/20 23:27:44    152s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[09/20 23:27:44    152s] ###   Special Wire Merging          |        00:00:00|        00:00:00|             1.0|
[09/20 23:27:44    152s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[09/20 23:27:44    152s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[09/20 23:27:44    152s] ###   Detail Routing                |        00:00:00|        00:00:00|             1.0|
[09/20 23:27:44    152s] ###   Antenna Fixing                |        00:00:00|        00:00:00|             1.0|
[09/20 23:27:44    152s] ###   Entire Command                |        00:00:00|        00:00:00|             0.9|
[09/20 23:27:44    152s] ### --------------------------------+----------------+----------------+----------------+
[09/20 23:27:44    152s] ### 
[09/20 23:27:44    152s] **optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 1033.4M, totSessionCpu=0:02:33 **
[09/20 23:27:44    152s] -routeWithEco false                       # bool, default=false
[09/20 23:27:44    152s] -routeSelectedNetOnly false               # bool, default=false
[09/20 23:27:44    152s] -routeWithTimingDriven false              # bool, default=false, user setting
[09/20 23:27:44    152s] -routeWithSiDriven false                  # bool, default=false, user setting
[09/20 23:27:44    152s] Extraction called for design 'uart' of instances=514 and nets=184 using extraction engine 'postRoute' at effort level 'low' .
[09/20 23:27:44    152s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[09/20 23:27:44    152s] Type 'man IMPEXT-3530' for more detail.
[09/20 23:27:44    152s] PostRoute (effortLevel low) RC Extraction called for design uart.
[09/20 23:27:44    152s] RC Extraction called in multi-corner(1) mode.
[09/20 23:27:44    152s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[09/20 23:27:44    152s] Type 'man IMPEXT-6197' for more detail.
[09/20 23:27:44    152s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[09/20 23:27:44    152s] * Layer Id             : 1 - M1
[09/20 23:27:44    152s]       Thickness        : 0.53
[09/20 23:27:44    152s]       Min Width        : 0.23
[09/20 23:27:44    152s]       Layer Dielectric : 4.1
[09/20 23:27:44    152s] * Layer Id             : 2 - M2
[09/20 23:27:44    152s]       Thickness        : 0.53
[09/20 23:27:44    152s]       Min Width        : 0.28
[09/20 23:27:44    152s]       Layer Dielectric : 4.1
[09/20 23:27:44    152s] * Layer Id             : 3 - M3
[09/20 23:27:44    152s]       Thickness        : 0.53
[09/20 23:27:44    152s]       Min Width        : 0.28
[09/20 23:27:44    152s]       Layer Dielectric : 4.1
[09/20 23:27:44    152s] * Layer Id             : 4 - M4
[09/20 23:27:44    152s]       Thickness        : 0.53
[09/20 23:27:44    152s]       Min Width        : 0.28
[09/20 23:27:44    152s]       Layer Dielectric : 4.1
[09/20 23:27:44    152s] * Layer Id             : 5 - M5
[09/20 23:27:44    152s]       Thickness        : 0.53
[09/20 23:27:44    152s]       Min Width        : 0.28
[09/20 23:27:44    152s]       Layer Dielectric : 4.1
[09/20 23:27:44    152s] * Layer Id             : 6 - M6
[09/20 23:27:44    152s]       Thickness        : 0.99
[09/20 23:27:44    152s]       Min Width        : 0.44
[09/20 23:27:44    152s]       Layer Dielectric : 4.1
[09/20 23:27:44    152s] extractDetailRC Option : -outfile /tmp/innovus_temp_1390_optmaS1_aln2_IW1EyZ/uart_1390_0Rlvmu.rcdb.d -maxResLength 200  -basic
[09/20 23:27:44    152s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[09/20 23:27:44    152s]       RC Corner Indexes            0   
[09/20 23:27:44    152s] Capacitance Scaling Factor   : 1.00000 
[09/20 23:27:44    152s] Coupling Cap. Scaling Factor : 1.00000 
[09/20 23:27:44    152s] Resistance Scaling Factor    : 1.00000 
[09/20 23:27:44    152s] Clock Cap. Scaling Factor    : 1.00000 
[09/20 23:27:44    152s] Clock Res. Scaling Factor    : 1.00000 
[09/20 23:27:44    152s] Shrink Factor                : 1.00000
[09/20 23:27:44    152s] Initializing multi-corner resistance tables ...
[09/20 23:27:44    152s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1307.4M)
[09/20 23:27:44    152s] Creating parasitic data file '/tmp/innovus_temp_1390_optmaS1_aln2_IW1EyZ/uart_1390_0Rlvmu.rcdb.d' for storing RC.
[09/20 23:27:44    152s] Extracted 10.1061% (CPU Time= 0:00:00.0  MEM= 1343.5M)
[09/20 23:27:45    152s] Extracted 20.0873% (CPU Time= 0:00:00.0  MEM= 1343.5M)
[09/20 23:27:45    152s] Extracted 30.0686% (CPU Time= 0:00:00.0  MEM= 1371.5M)
[09/20 23:27:45    152s] Extracted 40.1123% (CPU Time= 0:00:00.0  MEM= 1371.5M)
[09/20 23:27:45    152s] Extracted 50.0936% (CPU Time= 0:00:00.0  MEM= 1371.5M)
[09/20 23:27:45    152s] Extracted 60.0749% (CPU Time= 0:00:00.0  MEM= 1371.5M)
[09/20 23:27:45    152s] Extracted 70.1185% (CPU Time= 0:00:00.0  MEM= 1371.5M)
[09/20 23:27:45    152s] Extracted 80.0998% (CPU Time= 0:00:00.0  MEM= 1371.5M)
[09/20 23:27:45    152s] Extracted 90.0811% (CPU Time= 0:00:00.0  MEM= 1371.5M)
[09/20 23:27:45    152s] Extracted 100% (CPU Time= 0:00:00.0  MEM= 1371.5M)
[09/20 23:27:45    152s] Number of Extracted Resistors     : 2698
[09/20 23:27:45    152s] Number of Extracted Ground Cap.   : 2774
[09/20 23:27:45    152s] Number of Extracted Coupling Cap. : 0
[09/20 23:27:45    152s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1355.457M)
[09/20 23:27:45    152s] Opening parasitic data file '/tmp/innovus_temp_1390_optmaS1_aln2_IW1EyZ/uart_1390_0Rlvmu.rcdb.d' for reading.
[09/20 23:27:45    152s] processing rcdb (/tmp/innovus_temp_1390_optmaS1_aln2_IW1EyZ/uart_1390_0Rlvmu.rcdb.d) for hinst (top) of cell (uart);
[09/20 23:27:45    152s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1355.457M)
[09/20 23:27:45    152s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 1355.457M)
[09/20 23:27:45    152s] #################################################################################
[09/20 23:27:45    152s] # Design Stage: PostRoute
[09/20 23:27:45    152s] # Design Name: uart
[09/20 23:27:45    152s] # Design Mode: 90nm
[09/20 23:27:45    152s] # Analysis Mode: MMMC OCV 
[09/20 23:27:45    152s] # Parasitics Mode: SPEF/RCDB
[09/20 23:27:45    152s] # Signoff Settings: SI Off 
[09/20 23:27:45    152s] #################################################################################
[09/20 23:27:45    152s] AAE_INFO: 1 threads acquired from CTE.
[09/20 23:27:45    152s] Calculate early delays in OCV mode...
[09/20 23:27:45    152s] Calculate late delays in OCV mode...
[09/20 23:27:45    152s] Topological Sorting (REAL = 0:00:00.0, MEM = 1355.5M, InitMEM = 1355.5M)
[09/20 23:27:45    152s] Start delay calculation (fullDC) (1 T). (MEM=1355.46)
[09/20 23:27:45    152s] Initializing multi-corner resistance tables ...
[09/20 23:27:45    152s] End AAE Lib Interpolated Model. (MEM=1355.46 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/20 23:27:45    152s] Opening parasitic data file '/tmp/innovus_temp_1390_optmaS1_aln2_IW1EyZ/uart_1390_0Rlvmu.rcdb.d' for reading.
[09/20 23:27:45    152s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1355.5M)
[09/20 23:27:45    152s] AAE_INFO: 1 threads acquired from CTE.
[09/20 23:27:45    152s] Total number of fetched objects 161
[09/20 23:27:45    152s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/20 23:27:45    152s] End delay calculation. (MEM=1422.22 CPU=0:00:00.0 REAL=0:00:00.0)
[09/20 23:27:45    152s] End delay calculation (fullDC). (MEM=1422.22 CPU=0:00:00.0 REAL=0:00:00.0)
[09/20 23:27:45    152s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1422.2M) ***
[09/20 23:27:45    152s] *** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:02:33 mem=1422.2M)
[09/20 23:27:45    152s] **optDesign ... cpu = 0:00:05, real = 0:00:06, mem = 1036.4M, totSessionCpu=0:02:33 **
[09/20 23:27:45    152s] Executing marking Critical Nets1
[09/20 23:27:45    152s] *** Timing Is met
[09/20 23:27:45    152s] *** Check timing (0:00:00.0)
[09/20 23:27:45    152s] Reported timing to dir ./timingReports
[09/20 23:27:45    152s] **optDesign ... cpu = 0:00:05, real = 0:00:06, mem = 1036.4M, totSessionCpu=0:02:33 **
[09/20 23:27:45    152s] 
------------------------------------------------------------
     optDesign Final Non-SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 test_uart 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 269.534 | 269.534 | 270.085 |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   71    |   41    |   39    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 65.479%
       (100.000% with Fillers)
------------------------------------------------------------
**optDesign ... cpu = 0:00:05, real = 0:00:06, mem = 1036.4M, totSessionCpu=0:02:33 **
[09/20 23:27:45    152s] Deleting Cell Server ...
[09/20 23:27:45    152s] Deleting Lib Analyzer.
[09/20 23:27:45    152s] *** Finished optDesign ***
[09/20 23:27:45    152s] 
[09/20 23:27:45    152s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:06.1 real=0:00:06.4)
[09/20 23:27:45    152s] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[09/20 23:27:45    152s] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=0:00:00.1 real=0:00:00.3)
[09/20 23:27:45    152s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:00.2 real=0:00:00.3)
[09/20 23:27:45    152s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[09/20 23:27:45    152s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:01.3 real=0:00:01.4)
[09/20 23:27:45    152s] 	OPT_RUNTIME:             DRVOpt (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[09/20 23:27:45    152s] 	OPT_RUNTIME:                drv (count =  1): (cpu=0:00:02.8 real=0:00:02.8)
[09/20 23:27:45    152s] 	OPT_RUNTIME:           setupOpt (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[09/20 23:27:45    152s] 	OPT_RUNTIME:   RouterDirectives (count =  1): (cpu=0:00:00.1 real=0:00:00.1)
[09/20 23:27:45    152s] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=0:00:00.1 real=0:00:00.1)
[09/20 23:27:45    152s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:00.1 real=0:00:00.1)
[09/20 23:27:45    152s] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[09/20 23:27:45    152s] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[09/20 23:27:45    152s] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[09/20 23:27:45    152s] Info: pop threads available for lower-level modules during optimization.
[09/20 23:27:45    152s] Opening parasitic data file '/tmp/innovus_temp_1390_optmaS1_aln2_IW1EyZ/uart_1390_0Rlvmu.rcdb.d' for reading.
[09/20 23:27:45    152s] Closing parasitic data file '/tmp/innovus_temp_1390_optmaS1_aln2_IW1EyZ/uart_1390_0Rlvmu.rcdb.d'. 153 times net's RC data read were performed.
[09/20 23:27:45    152s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1323.9M)
[09/20 23:27:45    152s] Info: Destroy the CCOpt slew target map.
[09/20 23:27:53    154s] <CMD> timeDesign -postRoute
[09/20 23:27:53    154s] **WARN: (IMPOPT-7139):	'setExtractRCMode -coupled false' has been implicitly activated since current delay calulation is under SIAware false mode.
[09/20 23:27:53    154s] Effort level <high> specified for reg2reg path_group
[09/20 23:27:53    154s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 test_uart 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 269.534 | 269.534 | 270.085 |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   71    |   41    |   39    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 65.479%
       (100.000% with Fillers)
------------------------------------------------------------
Reported timing to dir ./timingReports
[09/20 23:27:53    154s] Total CPU time: 0.09 sec
[09/20 23:27:53    154s] Total Real time: 0.0 sec
[09/20 23:27:53    154s] Total Memory Usage: 1258.660156 Mbytes
[09/20 23:28:02    155s] <CMD> report_power
[09/20 23:28:02    155s] 
[09/20 23:28:02    155s] Power Net Detected:
[09/20 23:28:02    155s]     Voltage	    Name
[09/20 23:28:02    155s]     0.00V	    VSS!
[09/20 23:28:02    155s]     1.80V	    VDD!
[09/20 23:28:02    155s] 
[09/20 23:28:02    155s] Begin Power Analysis
[09/20 23:28:02    155s] 
[09/20 23:28:02    155s]     0.00V	    VSS!
[09/20 23:28:02    155s]     1.80V	    VDD!
[09/20 23:28:02    155s] Begin Processing Timing Library for Power Calculation
[09/20 23:28:02    155s] 
[09/20 23:28:02    155s] Begin Processing Timing Library for Power Calculation
[09/20 23:28:02    155s] 
[09/20 23:28:02    155s] 
[09/20 23:28:02    155s] 
[09/20 23:28:02    155s] Begin Processing Power Net/Grid for Power Calculation
[09/20 23:28:02    155s] 
[09/20 23:28:02    155s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1026.69MB/1026.69MB)
[09/20 23:28:02    155s] 
[09/20 23:28:02    155s] Begin Processing Timing Window Data for Power Calculation
[09/20 23:28:02    155s] 
[09/20 23:28:02    155s] clk(3.6864MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1026.78MB/1026.78MB)
[09/20 23:28:02    155s] 
[09/20 23:28:02    155s] Begin Processing User Attributes
[09/20 23:28:02    155s] 
[09/20 23:28:02    155s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1026.84MB/1026.84MB)
[09/20 23:28:02    155s] 
[09/20 23:28:02    155s] Begin Processing Signal Activity
[09/20 23:28:02    155s] 
[09/20 23:28:02    155s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=1027.08MB/1027.08MB)
[09/20 23:28:02    155s] 
[09/20 23:28:02    155s] Begin Power Computation
[09/20 23:28:02    155s] 
[09/20 23:28:02    155s]       ----------------------------------------------------------
[09/20 23:28:02    155s]       # of cell(s) missing both power/leakage table: 0
[09/20 23:28:02    155s]       # of cell(s) missing power table: 0
[09/20 23:28:02    155s]       # of cell(s) missing leakage table: 0
[09/20 23:28:02    155s]       # of MSMV cell(s) missing power_level: 0
[09/20 23:28:02    155s]       ----------------------------------------------------------
[09/20 23:28:02    155s] 
[09/20 23:28:02    155s] 
[09/20 23:28:02    155s] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1027.42MB/1027.42MB)
[09/20 23:28:02    155s] 
[09/20 23:28:02    155s] Begin Processing User Attributes
[09/20 23:28:02    155s] 
[09/20 23:28:02    155s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1027.42MB/1027.42MB)
[09/20 23:28:02    155s] 
[09/20 23:28:02    155s] Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total)=1027.47MB/1027.47MB)
[09/20 23:28:02    155s] 
[09/20 23:28:52    162s] <CMD> getMultiCpuUsage -localCpu
[09/20 23:28:52    162s] <CMD> get_verify_drc_mode -disable_rules -quiet
[09/20 23:28:52    162s] <CMD> get_verify_drc_mode -quiet -area
[09/20 23:28:52    162s] <CMD> get_verify_drc_mode -quiet -layer_range
[09/20 23:28:52    162s] <CMD> get_verify_drc_mode -check_implant -quiet
[09/20 23:28:52    162s] <CMD> get_verify_drc_mode -check_implant_across_rows -quiet
[09/20 23:28:52    162s] <CMD> get_verify_drc_mode -check_ndr_spacing -quiet
[09/20 23:28:52    162s] <CMD> get_verify_drc_mode -check_only -quiet
[09/20 23:28:52    162s] <CMD> get_verify_drc_mode -check_same_via_cell -quiet
[09/20 23:28:52    162s] <CMD> get_verify_drc_mode -exclude_pg_net -quiet
[09/20 23:28:52    162s] <CMD> get_verify_drc_mode -ignore_trial_route -quiet
[09/20 23:28:52    162s] <CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
[09/20 23:28:52    162s] <CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
[09/20 23:28:52    162s] <CMD> get_verify_drc_mode -limit -quiet
[09/20 23:29:03    162s] <CMD> set_verify_drc_mode -disable_rules {} -check_implant true -check_implant_across_rows false -check_ndr_spacing false -check_same_via_cell false -exclude_pg_net false -ignore_trial_route false -report uart.drc.rpt -limit 1000
[09/20 23:29:03    162s] <CMD> verify_drc
[09/20 23:29:03    162s] #-report uart.drc.rpt                    # string, default="", user setting
[09/20 23:29:03    162s]  *** Starting Verify DRC (MEM: 1258.7) ***
[09/20 23:29:03    162s] 
[09/20 23:29:03    162s]   VERIFY DRC ...... Starting Verification
[09/20 23:29:03    162s]   VERIFY DRC ...... Initializing
[09/20 23:29:03    162s]   VERIFY DRC ...... Deleting Existing Violations
[09/20 23:29:03    162s]   VERIFY DRC ...... Creating Sub-Areas
[09/20 23:29:03    162s]   VERIFY DRC ...... Using new threading
[09/20 23:29:03    162s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 120.400 105.280} 1 of 1
[09/20 23:29:03    162s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[09/20 23:29:03    162s] 
[09/20 23:29:03    162s]   Verification Complete : 0 Viols.
[09/20 23:29:03    162s] 
[09/20 23:29:03    162s]  *** End Verify DRC (CPU: 0:00:00.1  ELAPSED TIME: 0.00  MEM: 0.0M) ***
[09/20 23:29:03    162s] 
[09/20 23:29:03    162s] <CMD> set_verify_drc_mode -area {0 0 0 0}
[09/20 23:30:22    163s] <CMD> setVerifyGeometryMode -area { 0 0 0 0 } -minWidth true -minSpacing true -minArea true -sameNet true -short true -overlap true -offRGrid false -offMGrid true -mergedMGridCheck true -minHole true -implantCheck true -minimumCut true -minStep true -viaEnclosure true -antenna false -insuffMetalOverlap true -pinInBlkg false -diffCellViol true -sameCellViol false -padFillerCellsOverlap true -routingBlkgPinOverlap true -routingCellBlkgOverlap true -regRoutingOnly false -stackedViasOnRegNet false -wireExt true -useNonDefaultSpacing false -maxWidth true -maxNonPrefLength -1 -error 1000
[09/20 23:30:22    163s] <CMD> verifyGeometry
[09/20 23:30:22    163s]  *** Starting Verify Geometry (MEM: 1258.7) ***
[09/20 23:30:22    163s] 
[09/20 23:30:22    163s] **WARN: (IMPVFG-257):	verifyGeometry command is replaced by verify_drc command. It still works in this release but will be removed in future release. Please update your script to use the new command.
[09/20 23:30:22    163s]   VERIFY GEOMETRY ...... Starting Verification
[09/20 23:30:22    163s]   VERIFY GEOMETRY ...... Initializing
[09/20 23:30:22    163s]   VERIFY GEOMETRY ...... Deleting Existing Violations
[09/20 23:30:22    163s]   VERIFY GEOMETRY ...... Creating Sub-Areas
[09/20 23:30:22    163s]                   ...... bin size: 8320
[09/20 23:30:22    163s]   VERIFY GEOMETRY ...... SubArea : 1 of 1
[09/20 23:30:22    163s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[09/20 23:30:22    163s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[09/20 23:30:22    163s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[09/20 23:30:22    163s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[09/20 23:30:22    163s]   VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
[09/20 23:30:22    163s] VG: elapsed time: 0.00
[09/20 23:30:22    163s] Begin Summary ...
[09/20 23:30:22    163s]   Cells       : 0
[09/20 23:30:22    163s]   SameNet     : 0
[09/20 23:30:22    163s]   Wiring      : 0
[09/20 23:30:22    163s]   Antenna     : 0
[09/20 23:30:22    163s]   Short       : 0
[09/20 23:30:22    163s]   Overlap     : 0
[09/20 23:30:22    163s] End Summary
[09/20 23:30:22    163s] 
[09/20 23:30:22    163s]   Verification Complete : 0 Viols.  0 Wrngs.
[09/20 23:30:22    163s] 
[09/20 23:30:22    163s] **********End: VERIFY GEOMETRY**********
[09/20 23:30:22    163s]  *** verify geometry (CPU: 0:00:00.1  MEM: 80.3M)
[09/20 23:30:22    163s] 
[09/20 23:30:22    163s] <CMD> setVerifyGeometryMode -area { 0 0 0 0 }
[09/20 23:30:23    163s] <CMD> setVerifyGeometryMode -area { 0 0 0 0 } -minWidth true -minSpacing true -minArea true -sameNet true -short true -overlap true -offRGrid false -offMGrid true -mergedMGridCheck true -minHole true -implantCheck true -minimumCut true -minStep true -viaEnclosure true -antenna false -insuffMetalOverlap true -pinInBlkg false -diffCellViol true -sameCellViol false -padFillerCellsOverlap true -routingBlkgPinOverlap true -routingCellBlkgOverlap true -regRoutingOnly false -stackedViasOnRegNet false -wireExt true -useNonDefaultSpacing false -maxWidth true -maxNonPrefLength -1 -error 1000
[09/20 23:30:23    163s] <CMD> verifyGeometry
[09/20 23:30:23    163s]  *** Starting Verify Geometry (MEM: 1339.0) ***
[09/20 23:30:23    163s] 
[09/20 23:30:23    163s] **WARN: (IMPVFG-257):	verifyGeometry command is replaced by verify_drc command. It still works in this release but will be removed in future release. Please update your script to use the new command.
[09/20 23:30:23    163s]   VERIFY GEOMETRY ...... Starting Verification
[09/20 23:30:23    163s]   VERIFY GEOMETRY ...... Initializing
[09/20 23:30:23    163s]   VERIFY GEOMETRY ...... Deleting Existing Violations
[09/20 23:30:23    163s]   VERIFY GEOMETRY ...... Creating Sub-Areas
[09/20 23:30:23    163s]                   ...... bin size: 8320
[09/20 23:30:23    163s]   VERIFY GEOMETRY ...... SubArea : 1 of 1
[09/20 23:30:23    163s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[09/20 23:30:23    163s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[09/20 23:30:23    163s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[09/20 23:30:23    163s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[09/20 23:30:23    163s]   VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
[09/20 23:30:23    163s] VG: elapsed time: 0.00
[09/20 23:30:23    163s] Begin Summary ...
[09/20 23:30:23    163s]   Cells       : 0
[09/20 23:30:23    163s]   SameNet     : 0
[09/20 23:30:23    163s]   Wiring      : 0
[09/20 23:30:23    163s]   Antenna     : 0
[09/20 23:30:23    163s]   Short       : 0
[09/20 23:30:23    163s]   Overlap     : 0
[09/20 23:30:23    163s] End Summary
[09/20 23:30:23    163s] 
[09/20 23:30:23    163s]   Verification Complete : 0 Viols.  0 Wrngs.
[09/20 23:30:23    163s] 
[09/20 23:30:23    163s] **********End: VERIFY GEOMETRY**********
[09/20 23:30:23    163s]  *** verify geometry (CPU: 0:00:00.1  MEM: 1.9M)
[09/20 23:30:23    163s] 
[09/20 23:30:23    163s] <CMD> setVerifyGeometryMode -area { 0 0 0 0 }
[09/20 23:31:07    164s] <CMD> verifyConnectivity -type all -error 1000 -warning 50
[09/20 23:31:07    164s] VERIFY_CONNECTIVITY use new engine.
[09/20 23:31:07    164s] 
[09/20 23:31:07    164s] ******** Start: VERIFY CONNECTIVITY ********
[09/20 23:31:07    164s] Start Time: Sun Sep 20 23:31:07 2020
[09/20 23:31:07    164s] 
[09/20 23:31:07    164s] Design Name: uart
[09/20 23:31:07    164s] Database Units: 2000
[09/20 23:31:07    164s] Design Boundary: (0.0000, 0.0000) (120.4000, 105.2800)
[09/20 23:31:07    164s] Error Limit = 1000; Warning Limit = 50
[09/20 23:31:07    164s] Check all nets
[09/20 23:31:07    164s] 
[09/20 23:31:07    164s] Begin Summary 
[09/20 23:31:07    164s]   Found no problems or warnings.
[09/20 23:31:07    164s] End Summary
[09/20 23:31:07    164s] 
[09/20 23:31:07    164s] End Time: Sun Sep 20 23:31:07 2020
[09/20 23:31:07    164s] Time Elapsed: 0:00:00.0
[09/20 23:31:07    164s] 
[09/20 23:31:07    164s] ******** End: VERIFY CONNECTIVITY ********
[09/20 23:31:07    164s]   Verification Complete : 0 Viols.  0 Wrngs.
[09/20 23:31:07    164s]   (CPU Time: 0:00:00.0  MEM: 0.000M)
[09/20 23:31:07    164s] 
[09/20 23:31:27    165s] <CMD> fit
[09/20 23:31:48    167s] <CMD> setLayerPreference cellBlkgObj -isVisible 1
[09/20 23:31:48    167s] <CMD> setLayerPreference obsblock -isVisible 1
[09/20 23:31:48    167s] <CMD> setLayerPreference obsstdCell -isVisible 1
[09/20 23:31:48    167s] <CMD> setLayerPreference obsio -isVisible 1
[09/20 23:31:48    167s] <CMD> setLayerPreference obsoverlap -isVisible 1
[09/20 23:31:48    167s] <CMD> setLayerPreference obsother -isVisible 1
[09/20 23:32:43    171s] <CMD> saveDesign uart
[09/20 23:32:43    171s] The in-memory database contained RC information but was not saved. To save 
[09/20 23:32:43    171s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[09/20 23:32:43    171s] so it should only be saved when it is really desired.
[09/20 23:32:43    171s] #% Begin save design ... (date=09/20 23:32:43, mem=1118.7M)
[09/20 23:32:43    172s] % Begin Save netlist data ... (date=09/20 23:32:43, mem=1119.2M)
[09/20 23:32:43    172s] Writing Binary DB to uart.dat/uart.v.bin in single-threaded mode...
[09/20 23:32:43    172s] % End Save netlist data ... (date=09/20 23:32:43, total cpu=0:00:00.0, real=0:00:00.0, peak res=1119.2M, current mem=1119.2M)
[09/20 23:32:43    172s] % Begin Save AAE data ... (date=09/20 23:32:43, mem=1119.2M)
[09/20 23:32:43    172s] Saving AAE Data ...
[09/20 23:32:43    172s] % End Save AAE data ... (date=09/20 23:32:43, total cpu=0:00:00.0, real=0:00:00.0, peak res=1119.2M, current mem=1119.2M)
[09/20 23:32:43    172s] % Begin Save clock tree data ... (date=09/20 23:32:43, mem=1119.5M)
[09/20 23:32:43    172s] % End Save clock tree data ... (date=09/20 23:32:43, total cpu=0:00:00.0, real=0:00:00.0, peak res=1119.5M, current mem=1119.5M)
[09/20 23:32:43    172s] Saving preference file uart.dat/gui.pref.tcl ...
[09/20 23:32:43    172s] Saving mode setting ...
[09/20 23:32:43    172s] Saving global file ...
[09/20 23:32:43    172s] % Begin Save floorplan data ... (date=09/20 23:32:43, mem=1119.7M)
[09/20 23:32:43    172s] Saving floorplan file ...
[09/20 23:32:43    172s] % End Save floorplan data ... (date=09/20 23:32:43, total cpu=0:00:00.0, real=0:00:00.0, peak res=1119.7M, current mem=1119.7M)
[09/20 23:32:43    172s] Saving Drc markers ...
[09/20 23:32:43    172s] ... No Drc file written since there is no markers found.
[09/20 23:32:43    172s] % Begin Save placement data ... (date=09/20 23:32:43, mem=1119.7M)
[09/20 23:32:43    172s] ** Saving stdCellPlacement_binary (version# 1) ...
[09/20 23:32:43    172s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1340.9M) ***
[09/20 23:32:43    172s] % End Save placement data ... (date=09/20 23:32:43, total cpu=0:00:00.0, real=0:00:00.0, peak res=1119.7M, current mem=1119.7M)
[09/20 23:32:43    172s] % Begin Save routing data ... (date=09/20 23:32:43, mem=1119.7M)
[09/20 23:32:43    172s] Saving route file ...
[09/20 23:32:44    172s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=1340.9M) ***
[09/20 23:32:44    172s] % End Save routing data ... (date=09/20 23:32:44, total cpu=0:00:00.0, real=0:00:01.0, peak res=1120.8M, current mem=1120.8M)
[09/20 23:32:44    172s] Saving property file uart.dat/uart.prop
[09/20 23:32:44    172s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1340.9M) ***
[09/20 23:32:44    172s] #Saving pin access info...
[09/20 23:32:44    172s] #
[09/20 23:32:44    172s] % Begin Save power constraints data ... (date=09/20 23:32:44, mem=1120.9M)
[09/20 23:32:44    172s] % End Save power constraints data ... (date=09/20 23:32:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=1121.0M, current mem=1121.0M)
[09/20 23:32:44    172s] Generated self-contained design uart.dat
[09/20 23:32:44    172s] #% End save design ... (date=09/20 23:32:44, total cpu=0:00:00.4, real=0:00:01.0, peak res=1121.1M, current mem=1121.1M)
[09/20 23:32:44    172s] *** Message Summary: 0 warning(s), 0 error(s)
[09/20 23:32:44    172s] 
[09/20 23:33:04    172s] <CMD> fit
[09/20 23:33:45    177s] couldn't change working directory to "uart": not a directory
[09/20 23:34:56    182s] 
[09/20 23:34:56    182s] *** Memory Usage v#1 (Current mem = 1287.434M, initial mem = 179.895M) ***
[09/20 23:34:56    182s] 
[09/20 23:34:56    182s] *** Summary of all messages that are not suppressed in this session:
[09/20 23:34:56    182s] Severity  ID               Count  Summary                                  
[09/20 23:34:56    182s] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[09/20 23:34:56    182s] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[09/20 23:34:56    182s] WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
[09/20 23:34:56    182s] WARNING   IMPEXT-6197         10  The Cap table file is not specified. Thi...
[09/20 23:34:56    182s] WARNING   IMPEXT-2766          6  The sheet resistance for layer %s is not...
[09/20 23:34:56    182s] WARNING   IMPEXT-2773          1  The via resistance between layers %s and...
[09/20 23:34:56    182s] WARNING   IMPEXT-2776          5  The via resistance between layers %s and...
[09/20 23:34:56    182s] WARNING   IMPEXT-3530         10  The process node is not set. Use the com...
[09/20 23:34:56    182s] WARNING   IMPEXT-3032          3  Because the cap table file was not provi...
[09/20 23:34:56    182s] WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
[09/20 23:34:56    182s] WARNING   IMPVL-159         1120  Pin '%s' of cell '%s' is defined in LEF ...
[09/20 23:34:56    182s] WARNING   IMPDB-2078          78  Output pin %s of instance %s is connecte...
[09/20 23:34:56    182s] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[09/20 23:34:56    182s] WARNING   IMPDC-348           11  The output pin %s is connected to power/...
[09/20 23:34:56    182s] WARNING   IMPVFG-257           2  verifyGeometry command is replaced by ve...
[09/20 23:34:56    182s] WARNING   IMPPP-170            8  The power planner failed to create a wir...
[09/20 23:34:56    182s] WARNING   IMPSR-468            4  Cannot find any standard cell pin connec...
[09/20 23:34:56    182s] WARNING   IMPSR-1253           2  Cannot find any standard cell pin connec...
[09/20 23:34:56    182s] WARNING   IMPSR-1254           2  Cannot find any block pin of net %s. Che...
[09/20 23:34:56    182s] WARNING   IMPSR-1256           2  Cannot find any CORE class pad pin of ne...
[09/20 23:34:56    182s] ERROR     IMPSP-9022           1  Command '%s' completed with some error(s...
[09/20 23:34:56    182s] WARNING   IMPSP-9525           1  setPlaceMode -maxRouteLayer will overwri...
[09/20 23:34:56    182s] WARNING   IMPSP-9526           1  Restoring setTrialRouteMode -maxRouteLay...
[09/20 23:34:56    182s] WARNING   IMPSP-9025           2  No scan chain specified/traced.          
[09/20 23:34:56    182s] WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
[09/20 23:34:56    182s] WARNING   IMPSP-105            9  'setPlaceMode -maxRouteLayer' will becom...
[09/20 23:34:56    182s] ERROR     IMPSP-9099           2  Scan chains exist in this design but are...
[09/20 23:34:56    182s] ERROR     IMPSP-2002           1  Density too high (%.1f%%), stopping deta...
[09/20 23:34:56    182s] WARNING   IMPOPT-7077          1  Some of the LEF equivalent cells have di...
[09/20 23:34:56    182s] WARNING   IMPOPT-7139          4  'setExtractRCMode -coupled false' has be...
[09/20 23:34:56    182s] WARNING   IMPCCOPT-1041        2  The source_output_max_trans is set for %...
[09/20 23:34:56    182s] ERROR     IMPCCOPT-3092        3  Couldn't load external LP solver library...
[09/20 23:34:56    182s] ERROR     IMPCCOPT-2196        1  Cannot run ccopt_design because the comm...
[09/20 23:34:56    182s] WARNING   IMPCCOPT-2226        1  Cannot find clock skew data from any pre...
[09/20 23:34:56    182s] ERROR     IMPOAX-124           2  OpenAccess (OA) shared library installat...
[09/20 23:34:56    182s] ERROR     IMPOAX-332           2  Failed to initialize OA database. OA rel...
[09/20 23:34:56    182s] WARNING   IMPTCM-77           40  Option "%s" for command %s is obsolete a...
[09/20 23:34:56    182s] WARNING   IMPTCM-125           1  Option "%s" for command %s is obsolete a...
[09/20 23:34:56    182s] WARNING   IMPUDM-33            2  Global variable "%s" is obsolete and wil...
[09/20 23:34:56    182s] WARNING   GLOBAL-100           2  Global '%s' has become obsolete. It will...
[09/20 23:34:56    182s] WARNING   TCLNL-330            1  set_input_delay on clock root '%s' is no...
[09/20 23:34:56    182s] WARNING   TECHLIB-302          7  No function defined for cell '%s'. The c...
[09/20 23:34:56    182s] WARNING   TECHLIB-436         20  Attribute '%s' on '%s' pin '%s' of cell ...
[09/20 23:34:56    182s] *** Message Summary: 1367 warning(s), 12 error(s)
[09/20 23:34:56    182s] 
[09/20 23:34:56    182s] --- Ending "Innovus" (totcpu=0:03:03, real=0:38:46, mem=1287.4M) ---
