// Seed: 3637944658
module module_0 (
    input wor id_0,
    output supply0 id_1,
    input wand id_2,
    input wire id_3,
    input tri id_4,
    input uwire id_5,
    input uwire id_6,
    input supply1 id_7,
    input wand id_8,
    output logic id_9,
    input supply1 id_10,
    output supply0 id_11
    , id_13
);
  always @(posedge -1 or ~id_0) id_9 = 1;
  assign module_1.id_23 = 0;
endmodule
module module_0 (
    output wand id_0,
    output wor id_1,
    input tri0 id_2,
    input tri id_3,
    input tri0 id_4
    , id_27,
    input tri1 id_5,
    input supply0 id_6,
    output tri id_7,
    input wand id_8,
    input supply1 id_9,
    input uwire id_10,
    input tri1 id_11,
    input supply1 id_12,
    output wand id_13,
    output logic id_14,
    output tri1 id_15,
    input uwire id_16,
    input tri0 module_1,
    input tri1 id_18,
    input wire id_19,
    output tri1 id_20,
    input tri0 id_21,
    input wand id_22,
    output supply1 id_23,
    input supply1 id_24
    , id_28,
    input supply1 id_25
);
  assign id_28 = -1'h0;
  module_0 modCall_1 (
      id_21,
      id_0,
      id_10,
      id_11,
      id_12,
      id_2,
      id_16,
      id_25,
      id_10,
      id_14,
      id_18,
      id_1
  );
  always @(posedge 1) begin : LABEL_0
    id_27 <= ~id_9;
    id_14 <= |id_25;
  end
  logic id_29;
endmodule
