# ðŸ–¥ï¸ 5-Stage Pipeline Processor Simulation (C Language)

This repository contains a simple and clear simulation of a **5-stage instruction pipeline** using **C programming**. It demonstrates the working of Instruction Fetch (IF), Decode (ID), Execute (EX), Memory Access (MEM), and Write Back (WB) stages â€” key concepts in computer architecture.

> âœ… Beginner-friendly code  
> âœ… No external libraries required  
> âœ… Clean stage-wise simulation with clock cycles

---

## ðŸš€ Pipeline Stages

This simulation follows the classic 5-stage pipeline:

| Stage | Full Form            |
|-------|----------------------|
| IF    | Instruction Fetch    |
| ID    | Instruction Decode   |
| EX    | Execute              |
| MEM   | Memory Access        |
| WB    | Write Back           |

---
