#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x561f9f4b7a10 .scope module, "processor_tb" "processor_tb" 2 18;
 .timescale -9 -12;
v0x561f9f4f5a40_0 .var "clk", 0 0;
v0x561f9f4f5b00_0 .net "instr_opcode", 5 0, L_0x561f9f4f64e0;  1 drivers
v0x561f9f4f5c10_0 .var/i "passedTests", 31 0;
v0x561f9f4f5cd0_0 .net "prog_count", 31 0, L_0x561f9f4c81f0;  1 drivers
v0x561f9f4f5d90_0 .net "reg1_addr", 4 0, L_0x561f9f4f65f0;  1 drivers
o0x7fca3050cbd8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x561f9f4f5ed0_0 .net "reg1_data", 31 0, o0x7fca3050cbd8;  0 drivers
v0x561f9f4f5f90_0 .net "reg2_addr", 4 0, L_0x561f9f4f6690;  1 drivers
o0x7fca3050cc08 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x561f9f4f6080_0 .net "reg2_data", 31 0, o0x7fca3050cc08;  0 drivers
v0x561f9f4f6140_0 .var "rst", 0 0;
v0x561f9f4f6270_0 .var/i "totalTests", 31 0;
v0x561f9f4f6330_0 .net "write_reg_addr", 4 0, L_0x561f9f4f67c0;  1 drivers
o0x7fca3050cc68 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x561f9f4f63f0_0 .net "write_reg_data", 31 0, o0x7fca3050cc68;  0 drivers
E_0x561f9f4a0500 .event negedge, v0x561f9f4edd40_0;
S_0x561f9f4c0e10 .scope module, "uut" "processor" 2 42, 3 18 0, S_0x561f9f4b7a10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "prog_count";
    .port_info 3 /OUTPUT 6 "instr_opcode";
    .port_info 4 /OUTPUT 5 "reg1_addr";
    .port_info 5 /OUTPUT 32 "reg1_data";
    .port_info 6 /OUTPUT 5 "reg2_addr";
    .port_info 7 /OUTPUT 32 "reg2_data";
    .port_info 8 /OUTPUT 5 "write_reg_addr";
    .port_info 9 /OUTPUT 32 "write_reg_data";
P_0x561f9f4c8160 .param/str "MEM_FILE" 0 3 18, "individualInstructions.coe";
P_0x561f9f4c81a0 .param/l "WORD_SIZE" 0 3 18, +C4<00000000000000000000000000100000>;
L_0x561f9f4c81f0 .functor BUFZ 32, v0x561f9f4eeac0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x561f9f507c90 .functor AND 1, v0x561f9f4ec7d0_0, v0x561f9f4c8260_0, C4<1>, C4<1>;
v0x561f9f4f3260_0 .net *"_ivl_11", 15 0, L_0x561f9f4f6890;  1 drivers
L_0x7fca304c2180 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561f9f4f3360_0 .net/2u *"_ivl_22", 26 0, L_0x7fca304c2180;  1 drivers
L_0x7fca304c21c8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561f9f4f3440_0 .net/2u *"_ivl_26", 26 0, L_0x7fca304c21c8;  1 drivers
L_0x7fca304c2210 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561f9f4f3500_0 .net/2u *"_ivl_32", 15 0, L_0x7fca304c2210;  1 drivers
v0x561f9f4f35e0_0 .net *"_ivl_35", 15 0, L_0x561f9f507bc0;  1 drivers
v0x561f9f4f3710_0 .net *"_ivl_41", 15 0, L_0x561f9f508460;  1 drivers
v0x561f9f4f37f0_0 .net *"_ivl_42", 31 0, L_0x561f9f508500;  1 drivers
L_0x7fca304c22a0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x561f9f4f38d0_0 .net *"_ivl_45", 15 0, L_0x7fca304c22a0;  1 drivers
v0x561f9f4f39b0_0 .net *"_ivl_48", 29 0, L_0x561f9f5086d0;  1 drivers
L_0x7fca304c22e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x561f9f4f3a90_0 .net *"_ivl_50", 1 0, L_0x7fca304c22e8;  1 drivers
v0x561f9f4f3b70_0 .net "aluctrloutalu", 3 0, v0x561f9f4ec160_0;  1 drivers
v0x561f9f4f3c30_0 .net "alumuxout", 31 0, L_0x561f9f507b20;  1 drivers
v0x561f9f4f3d40_0 .net "aluopaluctrl", 1 0, v0x561f9f4ec670_0;  1 drivers
v0x561f9f4f3e50_0 .net "aluout", 31 0, v0x561f9f4d0030_0;  1 drivers
v0x561f9f4f3f10_0 .net "alusrcmux", 0 0, v0x561f9f4ec730_0;  1 drivers
v0x561f9f4f4000_0 .net "branchandmux", 0 0, v0x561f9f4ec7d0_0;  1 drivers
v0x561f9f4f40a0_0 .net "clk", 0 0, v0x561f9f4f5a40_0;  1 drivers
v0x561f9f4f4140_0 .net "datamemmuxchan2", 31 0, L_0x561f9f5081e0;  1 drivers
o0x7fca3050c188 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x561f9f4f41e0_0 .net "datamuxwritedataout", 31 0, o0x7fca3050c188;  0 drivers
v0x561f9f4f4280_0 .net "instr_extend", 0 0, L_0x561f9f4f6930;  1 drivers
v0x561f9f4f4320_0 .net "instr_opcode", 5 0, L_0x561f9f4f64e0;  alias, 1 drivers
v0x561f9f4f43c0_0 .net "instruction_out", 31 0, L_0x561f9f4bbcf0;  1 drivers
v0x561f9f4f4490_0 .net "memreaddatamem", 0 0, v0x561f9f4ec950_0;  1 drivers
v0x561f9f4f4560_0 .net "memtoregmux", 0 0, v0x561f9f4eca60_0;  1 drivers
v0x561f9f4f4630_0 .net "memwritedatamem", 0 0, v0x561f9f4ecb20_0;  1 drivers
v0x561f9f4f4720_0 .net "pc_in", 31 0, L_0x561f9f508ae0;  1 drivers
v0x561f9f4f4810_0 .net "pc_out", 31 0, v0x561f9f4eeac0_0;  1 drivers
v0x561f9f4f4900_0 .net "pcadderout", 31 0, v0x561f9f4f2670_0;  1 drivers
v0x561f9f4f49a0_0 .net "prog_count", 31 0, L_0x561f9f4c81f0;  alias, 1 drivers
v0x561f9f4f4a80_0 .net "reg1_addr", 4 0, L_0x561f9f4f65f0;  alias, 1 drivers
v0x561f9f4f4b40_0 .net "reg1_data", 31 0, o0x7fca3050cbd8;  alias, 0 drivers
v0x561f9f4f4c00_0 .net "reg2_addr", 4 0, L_0x561f9f4f6690;  alias, 1 drivers
v0x561f9f4f4cc0_0 .net "reg2_data", 31 0, o0x7fca3050cc08;  alias, 0 drivers
v0x561f9f4f4f90_0 .net "regdata1", 31 0, L_0x561f9f4d2920;  1 drivers
v0x561f9f4f50a0_0 .net "regdata2", 31 0, L_0x561f9f5074c0;  1 drivers
v0x561f9f4f5160_0 .net "regdstselectin", 0 0, v0x561f9f4ecbe0_0;  1 drivers
v0x561f9f4f5250_0 .net "regwriteregwrite", 0 0, v0x561f9f4ecca0_0;  1 drivers
v0x561f9f4f5340_0 .net "rst", 0 0, v0x561f9f4f6140_0;  1 drivers
v0x561f9f4f53e0_0 .net "shiftleft2", 31 0, L_0x561f9f5087c0;  1 drivers
v0x561f9f4f54a0_0 .net "step5muxand", 0 0, L_0x561f9f507c90;  1 drivers
v0x561f9f4f5540_0 .net "step5muxchan2", 31 0, v0x561f9f4f1620_0;  1 drivers
v0x561f9f4f55e0_0 .net "write_reg_addr", 4 0, L_0x561f9f4f67c0;  alias, 1 drivers
v0x561f9f4f56a0_0 .net "write_reg_data", 31 0, o0x7fca3050cc68;  alias, 0 drivers
v0x561f9f4f5780_0 .net "writeregmuxout", 31 0, L_0x561f9f507700;  1 drivers
v0x561f9f4f5840_0 .net "zero", 0 0, v0x561f9f4c8260_0;  1 drivers
L_0x561f9f4f64e0 .part L_0x561f9f4bbcf0, 26, 6;
L_0x561f9f4f65f0 .part L_0x561f9f4bbcf0, 21, 5;
L_0x561f9f4f6690 .part L_0x561f9f4bbcf0, 16, 5;
L_0x561f9f4f67c0 .part L_0x561f9f4bbcf0, 11, 5;
L_0x561f9f4f6890 .part L_0x561f9f4bbcf0, 0, 16;
L_0x561f9f4f6930 .part L_0x561f9f4f6890, 0, 1;
L_0x561f9f506e80 .part v0x561f9f4eeac0_0, 0, 8;
L_0x561f9f5075c0 .part L_0x561f9f507700, 0, 5;
L_0x561f9f5077a0 .concat [ 5 27 0 0], L_0x561f9f4f6690, L_0x7fca304c2180;
L_0x561f9f5078e0 .concat [ 5 27 0 0], L_0x561f9f4f67c0, L_0x7fca304c21c8;
L_0x561f9f507a80 .part L_0x561f9f4bbcf0, 0, 6;
L_0x561f9f507bc0 .part L_0x561f9f4bbcf0, 0, 16;
L_0x561f9f507d00 .concat [ 16 16 0 0], L_0x561f9f507bc0, L_0x7fca304c2210;
L_0x561f9f5082a0 .part v0x561f9f4d0030_0, 0, 8;
L_0x561f9f508460 .part L_0x561f9f4bbcf0, 0, 16;
L_0x561f9f508500 .concat [ 16 16 0 0], L_0x561f9f508460, L_0x7fca304c22a0;
L_0x561f9f5086d0 .part L_0x561f9f508500, 0, 30;
L_0x561f9f5087c0 .concat [ 2 30 0 0], L_0x7fca304c22e8, L_0x561f9f5086d0;
S_0x561f9f4bfff0 .scope module, "ALU" "alu" 3 136, 4 29 0, S_0x561f9f4c0e10;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "alu_control_in";
    .port_info 1 /INPUT 32 "channel_a_in";
    .port_info 2 /INPUT 32 "channel_b_in";
    .port_info 3 /OUTPUT 1 "zero_out";
    .port_info 4 /OUTPUT 32 "alu_result_out";
v0x561f9f4cfe00_0 .net "alu_control_in", 3 0, v0x561f9f4ec160_0;  alias, 1 drivers
v0x561f9f4d0030_0 .var "alu_result_out", 31 0;
v0x561f9f4d14c0_0 .net "channel_a_in", 31 0, L_0x561f9f4d2920;  alias, 1 drivers
v0x561f9f4c20c0_0 .net "channel_b_in", 31 0, L_0x561f9f507b20;  alias, 1 drivers
v0x561f9f4bcef0_0 .var "temp", 31 0;
v0x561f9f4c8260_0 .var "zero_out", 0 0;
E_0x561f9f4a06d0 .event edge, v0x561f9f4cfe00_0, v0x561f9f4d14c0_0, v0x561f9f4c20c0_0, v0x561f9f4bcef0_0;
S_0x561f9f4b61e0 .scope module, "ALUControl" "alu_control" 3 123, 5 27 0, S_0x561f9f4c0e10;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "alu_op";
    .port_info 1 /INPUT 6 "instruction_5_0";
    .port_info 2 /OUTPUT 4 "alu_out";
v0x561f9f4bbd80_0 .net "alu_op", 1 0, v0x561f9f4ec670_0;  alias, 1 drivers
v0x561f9f4ec160_0 .var "alu_out", 3 0;
v0x561f9f4ec220_0 .net "instruction_5_0", 5 0, L_0x561f9f507a80;  1 drivers
E_0x561f9f4a0ec0 .event edge, v0x561f9f4bbd80_0, v0x561f9f4ec220_0;
S_0x561f9f4ec340 .scope module, "Control" "control_unit" 3 94, 6 27 0, S_0x561f9f4c0e10;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "instr_op";
    .port_info 1 /OUTPUT 1 "reg_dst";
    .port_info 2 /OUTPUT 1 "branch";
    .port_info 3 /OUTPUT 1 "mem_read";
    .port_info 4 /OUTPUT 1 "mem_to_reg";
    .port_info 5 /OUTPUT 2 "alu_op";
    .port_info 6 /OUTPUT 1 "mem_write";
    .port_info 7 /OUTPUT 1 "alu_src";
    .port_info 8 /OUTPUT 1 "reg_write";
v0x561f9f4ec670_0 .var "alu_op", 1 0;
v0x561f9f4ec730_0 .var "alu_src", 0 0;
v0x561f9f4ec7d0_0 .var "branch", 0 0;
v0x561f9f4ec870_0 .net "instr_op", 5 0, L_0x561f9f4f64e0;  alias, 1 drivers
v0x561f9f4ec950_0 .var "mem_read", 0 0;
v0x561f9f4eca60_0 .var "mem_to_reg", 0 0;
v0x561f9f4ecb20_0 .var "mem_write", 0 0;
v0x561f9f4ecbe0_0 .var "reg_dst", 0 0;
v0x561f9f4ecca0_0 .var "reg_write", 0 0;
E_0x561f9f46ac70 .event edge, v0x561f9f4ec870_0;
S_0x561f9f4ece80 .scope module, "DataMemory" "cpumemory" 3 144, 7 28 0, S_0x561f9f4c0e10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 8 "instr_read_address";
    .port_info 3 /OUTPUT 32 "instr_instruction";
    .port_info 4 /INPUT 1 "data_mem_write";
    .port_info 5 /INPUT 8 "data_address";
    .port_info 6 /INPUT 32 "data_write_data";
    .port_info 7 /OUTPUT 32 "data_read_data";
P_0x561f9f4ce7d0 .param/str "FILENAME" 0 7 28, "init.coe";
P_0x561f9f4ce810 .param/l "WORD_SIZE" 0 7 28, +C4<00000000000000000000000000100000>;
L_0x561f9f507ee0 .functor BUFZ 32, L_0x561f9f507e40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x561f9f5081e0 .functor BUFZ 32, L_0x561f9f507fa0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x561f9f4ed230_0 .net *"_ivl_0", 31 0, L_0x561f9f507e40;  1 drivers
v0x561f9f4ed330_0 .net *"_ivl_10", 9 0, L_0x561f9f508070;  1 drivers
L_0x7fca304c2258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x561f9f4ed410_0 .net *"_ivl_13", 1 0, L_0x7fca304c2258;  1 drivers
L_0x7fca304c23c0 .functor BUFT 1, C4<00zzzzzzzz>, C4<0>, C4<0>, C4<0>;
v0x561f9f4ed4d0_0 .net *"_ivl_2", 9 0, L_0x7fca304c23c0;  1 drivers
v0x561f9f4ed5b0_0 .net *"_ivl_8", 31 0, L_0x561f9f507fa0;  1 drivers
v0x561f9f4ed6e0 .array "buff", 0 255, 31 0;
v0x561f9f4ed7a0_0 .net "clk", 0 0, v0x561f9f4f5a40_0;  alias, 1 drivers
v0x561f9f4ed860_0 .net "data_address", 7 0, L_0x561f9f5082a0;  1 drivers
v0x561f9f4ed940_0 .net "data_mem_write", 0 0, v0x561f9f4ecb20_0;  alias, 1 drivers
v0x561f9f4ed9e0_0 .net "data_read_data", 31 0, L_0x561f9f5081e0;  alias, 1 drivers
v0x561f9f4edaa0_0 .net "data_write_data", 31 0, L_0x561f9f5074c0;  alias, 1 drivers
v0x561f9f4edb80_0 .net "instr_instruction", 31 0, L_0x561f9f507ee0;  1 drivers
o0x7fca3050b828 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x561f9f4edc60_0 .net "instr_read_address", 7 0, o0x7fca3050b828;  0 drivers
v0x561f9f4edd40_0 .net "rst", 0 0, v0x561f9f4f6140_0;  alias, 1 drivers
E_0x561f9f4d2b80 .event posedge, v0x561f9f4ed7a0_0;
L_0x561f9f507e40 .array/port v0x561f9f4ed6e0, L_0x7fca304c23c0;
L_0x561f9f507fa0 .array/port v0x561f9f4ed6e0, L_0x561f9f508070;
L_0x561f9f508070 .concat [ 8 2 0 0], L_0x561f9f5082a0, L_0x7fca304c2258;
S_0x561f9f4edf00 .scope module, "MuxAlu" "mux_2_1" 3 130, 8 25 0, S_0x561f9f4c0e10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "select_in";
    .port_info 1 /INPUT 32 "datain1";
    .port_info 2 /INPUT 32 "datain2";
    .port_info 3 /OUTPUT 32 "data_out";
P_0x561f9f4ee0e0 .param/l "WORD_SIZE" 0 8 28, +C4<00000000000000000000000000100000>;
v0x561f9f4ee210_0 .net "data_out", 31 0, L_0x561f9f507b20;  alias, 1 drivers
v0x561f9f4ee320_0 .net "datain1", 31 0, L_0x561f9f5074c0;  alias, 1 drivers
v0x561f9f4ee3f0_0 .net "datain2", 31 0, L_0x561f9f507d00;  1 drivers
v0x561f9f4ee4c0_0 .net "select_in", 0 0, v0x561f9f4ec730_0;  alias, 1 drivers
L_0x561f9f507b20 .functor MUXZ 32, L_0x561f9f5074c0, L_0x561f9f507d00, v0x561f9f4ec730_0, C4<>;
S_0x561f9f4ee620 .scope module, "PC" "gen_register" 3 72, 9 25 0, S_0x561f9f4c0e10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "write_en";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
P_0x561f9f4ee800 .param/l "WORD_SIZE" 0 9 27, +C4<00000000000000000000000000100000>;
v0x561f9f4ee910_0 .net "clk", 0 0, v0x561f9f4f5a40_0;  alias, 1 drivers
v0x561f9f4eea00_0 .net "data_in", 31 0, L_0x561f9f508ae0;  alias, 1 drivers
v0x561f9f4eeac0_0 .var "data_out", 31 0;
v0x561f9f4eebb0_0 .net "rst", 0 0, v0x561f9f4f6140_0;  alias, 1 drivers
v0x561f9f4eec80_0 .net "write_en", 0 0, v0x561f9f4f5a40_0;  alias, 1 drivers
E_0x561f9f4d2c20 .event posedge, v0x561f9f4ed7a0_0, v0x561f9f4edd40_0;
S_0x561f9f4eee40 .scope module, "RAM" "cpumemory" 3 82, 7 28 0, S_0x561f9f4c0e10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 8 "instr_read_address";
    .port_info 3 /OUTPUT 32 "instr_instruction";
    .port_info 4 /INPUT 1 "data_mem_write";
    .port_info 5 /INPUT 8 "data_address";
    .port_info 6 /INPUT 32 "data_write_data";
    .port_info 7 /OUTPUT 32 "data_read_data";
P_0x561f9f4ee180 .param/str "FILENAME" 0 7 28, "init.coe";
P_0x561f9f4ee1c0 .param/l "WORD_SIZE" 0 7 28, +C4<00000000000000000000000000100000>;
L_0x561f9f4bbcf0 .functor BUFZ 32, L_0x561f9f506a70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x561f9f4d28b0 .functor BUFZ 32, L_0x561f9f506d30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x561f9f4ef290_0 .net *"_ivl_0", 31 0, L_0x561f9f506a70;  1 drivers
L_0x7fca304c2378 .functor BUFT 1, C4<00zzzzzzzz>, C4<0>, C4<0>, C4<0>;
v0x561f9f4ef390_0 .net *"_ivl_10", 9 0, L_0x7fca304c2378;  1 drivers
v0x561f9f4ef470_0 .net *"_ivl_2", 9 0, L_0x561f9f506b70;  1 drivers
L_0x7fca304c20a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x561f9f4ef530_0 .net *"_ivl_5", 1 0, L_0x7fca304c20a8;  1 drivers
v0x561f9f4ef610_0 .net *"_ivl_8", 31 0, L_0x561f9f506d30;  1 drivers
v0x561f9f4ef740 .array "buff", 0 255, 31 0;
v0x561f9f4ef800_0 .net "clk", 0 0, v0x561f9f4f5a40_0;  alias, 1 drivers
o0x7fca3050bd38 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x561f9f4ef8a0_0 .net "data_address", 7 0, o0x7fca3050bd38;  0 drivers
o0x7fca3050bd68 .functor BUFZ 1, C4<z>; HiZ drive
v0x561f9f4ef980_0 .net "data_mem_write", 0 0, o0x7fca3050bd68;  0 drivers
v0x561f9f4efa40_0 .net "data_read_data", 31 0, L_0x561f9f4d28b0;  1 drivers
o0x7fca3050bdc8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x561f9f4efb20_0 .net "data_write_data", 31 0, o0x7fca3050bdc8;  0 drivers
v0x561f9f4efc00_0 .net "instr_instruction", 31 0, L_0x561f9f4bbcf0;  alias, 1 drivers
v0x561f9f4efce0_0 .net "instr_read_address", 7 0, L_0x561f9f506e80;  1 drivers
v0x561f9f4efdc0_0 .net "rst", 0 0, v0x561f9f4f6140_0;  alias, 1 drivers
L_0x561f9f506a70 .array/port v0x561f9f4ef740, L_0x561f9f506b70;
L_0x561f9f506b70 .concat [ 8 2 0 0], L_0x561f9f506e80, L_0x7fca304c20a8;
L_0x561f9f506d30 .array/port v0x561f9f4ef740, L_0x7fca304c2378;
S_0x561f9f4effb0 .scope module, "Registers" "cpu_registers" 3 105, 10 28 0, S_0x561f9f4c0e10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "reg_write";
    .port_info 3 /INPUT 5 "read_register_1";
    .port_info 4 /INPUT 5 "read_register_2";
    .port_info 5 /INPUT 5 "write_register";
    .port_info 6 /INPUT 32 "write_data";
    .port_info 7 /OUTPUT 32 "read_data_1";
    .port_info 8 /OUTPUT 32 "read_data_2";
L_0x561f9f4d2920 .functor BUFZ 32, L_0x561f9f507000, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x561f9f5074c0 .functor BUFZ 32, L_0x561f9f507220, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x561f9f4f0270 .array "RFILE", 0 31, 31 0;
v0x561f9f4f0350_0 .net *"_ivl_0", 31 0, L_0x561f9f507000;  1 drivers
v0x561f9f4f0430_0 .net *"_ivl_10", 6 0, L_0x561f9f5072c0;  1 drivers
L_0x7fca304c2138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x561f9f4f04f0_0 .net *"_ivl_13", 1 0, L_0x7fca304c2138;  1 drivers
v0x561f9f4f05d0_0 .net *"_ivl_2", 6 0, L_0x561f9f5070a0;  1 drivers
L_0x7fca304c20f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x561f9f4f0700_0 .net *"_ivl_5", 1 0, L_0x7fca304c20f0;  1 drivers
v0x561f9f4f07e0_0 .net *"_ivl_8", 31 0, L_0x561f9f507220;  1 drivers
v0x561f9f4f08c0_0 .net "clk", 0 0, v0x561f9f4f5a40_0;  alias, 1 drivers
v0x561f9f4f09f0_0 .var/i "i", 31 0;
v0x561f9f4f0b60_0 .net "read_data_1", 31 0, L_0x561f9f4d2920;  alias, 1 drivers
v0x561f9f4f0c20_0 .net "read_data_2", 31 0, L_0x561f9f5074c0;  alias, 1 drivers
v0x561f9f4f0cc0_0 .net "read_register_1", 4 0, L_0x561f9f4f65f0;  alias, 1 drivers
v0x561f9f4f0da0_0 .net "read_register_2", 4 0, L_0x561f9f4f6690;  alias, 1 drivers
v0x561f9f4f0e80_0 .net "reg_write", 0 0, v0x561f9f4ecca0_0;  alias, 1 drivers
v0x561f9f4f0f20_0 .net "rst", 0 0, v0x561f9f4f6140_0;  alias, 1 drivers
v0x561f9f4f0fc0_0 .net "write_data", 31 0, o0x7fca3050c188;  alias, 0 drivers
v0x561f9f4f1080_0 .net "write_register", 4 0, L_0x561f9f5075c0;  1 drivers
L_0x561f9f507000 .array/port v0x561f9f4f0270, L_0x561f9f5070a0;
L_0x561f9f5070a0 .concat [ 5 2 0 0], L_0x561f9f4f65f0, L_0x7fca304c20f0;
L_0x561f9f507220 .array/port v0x561f9f4f0270, L_0x561f9f5072c0;
L_0x561f9f5072c0 .concat [ 5 2 0 0], L_0x561f9f4f6690, L_0x7fca304c2138;
S_0x561f9f4f1280 .scope module, "Step5" "alu" 3 160, 4 29 0, S_0x561f9f4c0e10;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "alu_control_in";
    .port_info 1 /INPUT 32 "channel_a_in";
    .port_info 2 /INPUT 32 "channel_b_in";
    .port_info 3 /OUTPUT 1 "zero_out";
    .port_info 4 /OUTPUT 32 "alu_result_out";
L_0x7fca304c2330 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x561f9f4f1520_0 .net "alu_control_in", 3 0, L_0x7fca304c2330;  1 drivers
v0x561f9f4f1620_0 .var "alu_result_out", 31 0;
v0x561f9f4f1700_0 .net "channel_a_in", 31 0, v0x561f9f4f2670_0;  alias, 1 drivers
v0x561f9f4f17f0_0 .net "channel_b_in", 31 0, L_0x561f9f5087c0;  alias, 1 drivers
v0x561f9f4f18d0_0 .var "temp", 31 0;
v0x561f9f4f19b0_0 .var "zero_out", 0 0;
E_0x561f9f4f1490 .event edge, v0x561f9f4f1520_0, v0x561f9f4f1700_0, v0x561f9f4f17f0_0, v0x561f9f4f18d0_0;
S_0x561f9f4f1b10 .scope module, "WriteRegMux" "mux_2_1" 3 116, 8 25 0, S_0x561f9f4c0e10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "select_in";
    .port_info 1 /INPUT 32 "datain1";
    .port_info 2 /INPUT 32 "datain2";
    .port_info 3 /OUTPUT 32 "data_out";
P_0x561f9f4f1cf0 .param/l "WORD_SIZE" 0 8 28, +C4<00000000000000000000000000100000>;
v0x561f9f4f1e50_0 .net "data_out", 31 0, L_0x561f9f507700;  alias, 1 drivers
v0x561f9f4f1f50_0 .net "datain1", 31 0, L_0x561f9f5077a0;  1 drivers
v0x561f9f4f2030_0 .net "datain2", 31 0, L_0x561f9f5078e0;  1 drivers
v0x561f9f4f2120_0 .net "select_in", 0 0, v0x561f9f4ecbe0_0;  alias, 1 drivers
L_0x561f9f507700 .functor MUXZ 32, L_0x561f9f5077a0, L_0x561f9f5078e0, v0x561f9f4ecbe0_0, C4<>;
S_0x561f9f4f2280 .scope module, "pc_adder" "alu" 3 62, 4 29 0, S_0x561f9f4c0e10;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "alu_control_in";
    .port_info 1 /INPUT 32 "channel_a_in";
    .port_info 2 /INPUT 32 "channel_b_in";
    .port_info 3 /OUTPUT 1 "zero_out";
    .port_info 4 /OUTPUT 32 "alu_result_out";
L_0x7fca304c2018 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x561f9f4f2570_0 .net "alu_control_in", 3 0, L_0x7fca304c2018;  1 drivers
v0x561f9f4f2670_0 .var "alu_result_out", 31 0;
v0x561f9f4f2760_0 .net "channel_a_in", 31 0, v0x561f9f4eeac0_0;  alias, 1 drivers
L_0x7fca304c2060 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x561f9f4f2860_0 .net "channel_b_in", 31 0, L_0x7fca304c2060;  1 drivers
v0x561f9f4f2900_0 .var "temp", 31 0;
v0x561f9f4f2a30_0 .var "zero_out", 0 0;
E_0x561f9f4f24e0 .event edge, v0x561f9f4f2570_0, v0x561f9f4eeac0_0, v0x561f9f4f2860_0, v0x561f9f4f2900_0;
S_0x561f9f4f2b90 .scope module, "step5mux" "mux_2_1" 3 170, 8 25 0, S_0x561f9f4c0e10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "select_in";
    .port_info 1 /INPUT 32 "datain1";
    .port_info 2 /INPUT 32 "datain2";
    .port_info 3 /OUTPUT 32 "data_out";
P_0x561f9f4f2d70 .param/l "WORD_SIZE" 0 8 28, +C4<00000000000000000000000000100000>;
v0x561f9f4f2e40_0 .net "data_out", 31 0, L_0x561f9f508ae0;  alias, 1 drivers
v0x561f9f4f2f50_0 .net "datain1", 31 0, v0x561f9f4f2670_0;  alias, 1 drivers
v0x561f9f4f3040_0 .net "datain2", 31 0, v0x561f9f4f1620_0;  alias, 1 drivers
v0x561f9f4f3110_0 .net "select_in", 0 0, L_0x561f9f507c90;  alias, 1 drivers
L_0x561f9f508ae0 .functor MUXZ 32, v0x561f9f4f2670_0, v0x561f9f4f1620_0, L_0x561f9f507c90, C4<>;
    .scope S_0x561f9f4f2280;
T_0 ;
    %wait E_0x561f9f4f24e0;
    %load/vec4 v0x561f9f4f2570_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561f9f4f2900_0, 0, 32;
    %jmp T_0.7;
T_0.0 ;
    %load/vec4 v0x561f9f4f2760_0;
    %load/vec4 v0x561f9f4f2860_0;
    %and;
    %store/vec4 v0x561f9f4f2900_0, 0, 32;
    %jmp T_0.7;
T_0.1 ;
    %load/vec4 v0x561f9f4f2760_0;
    %load/vec4 v0x561f9f4f2860_0;
    %or;
    %store/vec4 v0x561f9f4f2900_0, 0, 32;
    %jmp T_0.7;
T_0.2 ;
    %load/vec4 v0x561f9f4f2760_0;
    %load/vec4 v0x561f9f4f2860_0;
    %add;
    %store/vec4 v0x561f9f4f2900_0, 0, 32;
    %jmp T_0.7;
T_0.3 ;
    %load/vec4 v0x561f9f4f2760_0;
    %load/vec4 v0x561f9f4f2860_0;
    %sub;
    %store/vec4 v0x561f9f4f2900_0, 0, 32;
    %jmp T_0.7;
T_0.4 ;
    %load/vec4 v0x561f9f4f2760_0;
    %load/vec4 v0x561f9f4f2860_0;
    %or;
    %inv;
    %store/vec4 v0x561f9f4f2900_0, 0, 32;
    %jmp T_0.7;
T_0.5 ;
    %load/vec4 v0x561f9f4f2760_0;
    %load/vec4 v0x561f9f4f2860_0;
    %cmp/u;
    %jmp/0xz  T_0.8, 5;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x561f9f4f2900_0, 0, 32;
    %jmp T_0.9;
T_0.8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561f9f4f2900_0, 0, 32;
T_0.9 ;
    %jmp T_0.7;
T_0.7 ;
    %pop/vec4 1;
    %load/vec4 v0x561f9f4f2900_0;
    %store/vec4 v0x561f9f4f2670_0, 0, 32;
    %load/vec4 v0x561f9f4f2900_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_0.10, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_0.11, 8;
T_0.10 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_0.11, 8;
 ; End of false expr.
    %blend;
T_0.11;
    %pad/s 1;
    %store/vec4 v0x561f9f4f2a30_0, 0, 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x561f9f4ee620;
T_1 ;
    %wait E_0x561f9f4d2c20;
    %load/vec4 v0x561f9f4eebb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561f9f4eeac0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x561f9f4ee910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x561f9f4eec80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x561f9f4eea00_0;
    %assign/vec4 v0x561f9f4eeac0_0, 0;
T_1.4 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x561f9f4eee40;
T_2 ;
    %vpi_call 7 49 "$readmemb", P_0x561f9f4ee180, v0x561f9f4ef740, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000011111111 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x561f9f4eee40;
T_3 ;
    %wait E_0x561f9f4d2b80;
    %load/vec4 v0x561f9f4ef980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x561f9f4efb20_0;
    %load/vec4 v0x561f9f4ef8a0_0;
    %pad/u 10;
    %ix/vec4 4;
    %store/vec4a v0x561f9f4ef740, 4, 0;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x561f9f4ec340;
T_4 ;
    %wait E_0x561f9f46ac70;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561f9f4ecbe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561f9f4ec7d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561f9f4ec950_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561f9f4eca60_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561f9f4ec670_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561f9f4ecb20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561f9f4ec730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561f9f4ecca0_0, 0, 1;
    %load/vec4 v0x561f9f4ec870_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561f9f4ec7d0_0, 0, 1;
    %jmp T_4.6;
T_4.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561f9f4ecbe0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561f9f4ecca0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x561f9f4ec670_0, 0, 2;
    %jmp T_4.6;
T_4.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561f9f4ec730_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561f9f4ecca0_0, 0, 1;
    %jmp T_4.6;
T_4.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561f9f4ec730_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561f9f4eca60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561f9f4ecca0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561f9f4ec950_0, 0, 1;
    %jmp T_4.6;
T_4.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561f9f4ec730_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561f9f4ecb20_0, 0, 1;
    %jmp T_4.6;
T_4.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561f9f4ecbe0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561f9f4ec7d0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x561f9f4ec670_0, 0, 2;
    %jmp T_4.6;
T_4.6 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x561f9f4effb0;
T_5 ;
    %wait E_0x561f9f4d2b80;
    %load/vec4 v0x561f9f4f0f20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561f9f4f09f0_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x561f9f4f09f0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x561f9f4f09f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561f9f4f0270, 0, 4;
    %load/vec4 v0x561f9f4f09f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561f9f4f09f0_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x561f9f4f0e80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x561f9f4f0fc0_0;
    %load/vec4 v0x561f9f4f1080_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561f9f4f0270, 0, 4;
T_5.4 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x561f9f4b61e0;
T_6 ;
    %wait E_0x561f9f4a0ec0;
    %load/vec4 v0x561f9f4bbd80_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_6.0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x561f9f4ec160_0, 0, 4;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x561f9f4bbd80_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_6.2, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x561f9f4ec160_0, 0, 4;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x561f9f4ec220_0;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x561f9f4ec160_0, 0, 4;
    %jmp T_6.11;
T_6.4 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x561f9f4ec160_0, 0, 4;
    %jmp T_6.11;
T_6.5 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x561f9f4ec160_0, 0, 4;
    %jmp T_6.11;
T_6.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x561f9f4ec160_0, 0, 4;
    %jmp T_6.11;
T_6.7 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x561f9f4ec160_0, 0, 4;
    %jmp T_6.11;
T_6.8 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x561f9f4ec160_0, 0, 4;
    %jmp T_6.11;
T_6.9 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x561f9f4ec160_0, 0, 4;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x561f9f4bfff0;
T_7 ;
    %wait E_0x561f9f4a06d0;
    %load/vec4 v0x561f9f4cfe00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561f9f4bcef0_0, 0, 32;
    %jmp T_7.7;
T_7.0 ;
    %load/vec4 v0x561f9f4d14c0_0;
    %load/vec4 v0x561f9f4c20c0_0;
    %and;
    %store/vec4 v0x561f9f4bcef0_0, 0, 32;
    %jmp T_7.7;
T_7.1 ;
    %load/vec4 v0x561f9f4d14c0_0;
    %load/vec4 v0x561f9f4c20c0_0;
    %or;
    %store/vec4 v0x561f9f4bcef0_0, 0, 32;
    %jmp T_7.7;
T_7.2 ;
    %load/vec4 v0x561f9f4d14c0_0;
    %load/vec4 v0x561f9f4c20c0_0;
    %add;
    %store/vec4 v0x561f9f4bcef0_0, 0, 32;
    %jmp T_7.7;
T_7.3 ;
    %load/vec4 v0x561f9f4d14c0_0;
    %load/vec4 v0x561f9f4c20c0_0;
    %sub;
    %store/vec4 v0x561f9f4bcef0_0, 0, 32;
    %jmp T_7.7;
T_7.4 ;
    %load/vec4 v0x561f9f4d14c0_0;
    %load/vec4 v0x561f9f4c20c0_0;
    %or;
    %inv;
    %store/vec4 v0x561f9f4bcef0_0, 0, 32;
    %jmp T_7.7;
T_7.5 ;
    %load/vec4 v0x561f9f4d14c0_0;
    %load/vec4 v0x561f9f4c20c0_0;
    %cmp/u;
    %jmp/0xz  T_7.8, 5;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x561f9f4bcef0_0, 0, 32;
    %jmp T_7.9;
T_7.8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561f9f4bcef0_0, 0, 32;
T_7.9 ;
    %jmp T_7.7;
T_7.7 ;
    %pop/vec4 1;
    %load/vec4 v0x561f9f4bcef0_0;
    %store/vec4 v0x561f9f4d0030_0, 0, 32;
    %load/vec4 v0x561f9f4bcef0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_7.10, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_7.11, 8;
T_7.10 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_7.11, 8;
 ; End of false expr.
    %blend;
T_7.11;
    %pad/s 1;
    %store/vec4 v0x561f9f4c8260_0, 0, 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x561f9f4ece80;
T_8 ;
    %vpi_call 7 49 "$readmemb", P_0x561f9f4ce7d0, v0x561f9f4ed6e0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000011111111 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x561f9f4ece80;
T_9 ;
    %wait E_0x561f9f4d2b80;
    %load/vec4 v0x561f9f4ed940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x561f9f4edaa0_0;
    %load/vec4 v0x561f9f4ed860_0;
    %pad/u 10;
    %ix/vec4 4;
    %store/vec4a v0x561f9f4ed6e0, 4, 0;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x561f9f4f1280;
T_10 ;
    %wait E_0x561f9f4f1490;
    %load/vec4 v0x561f9f4f1520_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561f9f4f18d0_0, 0, 32;
    %jmp T_10.7;
T_10.0 ;
    %load/vec4 v0x561f9f4f1700_0;
    %load/vec4 v0x561f9f4f17f0_0;
    %and;
    %store/vec4 v0x561f9f4f18d0_0, 0, 32;
    %jmp T_10.7;
T_10.1 ;
    %load/vec4 v0x561f9f4f1700_0;
    %load/vec4 v0x561f9f4f17f0_0;
    %or;
    %store/vec4 v0x561f9f4f18d0_0, 0, 32;
    %jmp T_10.7;
T_10.2 ;
    %load/vec4 v0x561f9f4f1700_0;
    %load/vec4 v0x561f9f4f17f0_0;
    %add;
    %store/vec4 v0x561f9f4f18d0_0, 0, 32;
    %jmp T_10.7;
T_10.3 ;
    %load/vec4 v0x561f9f4f1700_0;
    %load/vec4 v0x561f9f4f17f0_0;
    %sub;
    %store/vec4 v0x561f9f4f18d0_0, 0, 32;
    %jmp T_10.7;
T_10.4 ;
    %load/vec4 v0x561f9f4f1700_0;
    %load/vec4 v0x561f9f4f17f0_0;
    %or;
    %inv;
    %store/vec4 v0x561f9f4f18d0_0, 0, 32;
    %jmp T_10.7;
T_10.5 ;
    %load/vec4 v0x561f9f4f1700_0;
    %load/vec4 v0x561f9f4f17f0_0;
    %cmp/u;
    %jmp/0xz  T_10.8, 5;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x561f9f4f18d0_0, 0, 32;
    %jmp T_10.9;
T_10.8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561f9f4f18d0_0, 0, 32;
T_10.9 ;
    %jmp T_10.7;
T_10.7 ;
    %pop/vec4 1;
    %load/vec4 v0x561f9f4f18d0_0;
    %store/vec4 v0x561f9f4f1620_0, 0, 32;
    %load/vec4 v0x561f9f4f18d0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_10.10, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_10.11, 8;
T_10.10 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_10.11, 8;
 ; End of false expr.
    %blend;
T_10.11;
    %pad/s 1;
    %store/vec4 v0x561f9f4f19b0_0, 0, 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x561f9f4b7a10;
T_11 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561f9f4f5c10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561f9f4f6270_0, 0, 32;
    %end;
    .thread T_11;
    .scope S_0x561f9f4b7a10;
T_12 ;
    %vpi_call 2 38 "$dumpfile", "lab05.vcd" {0 0 0};
    %vpi_call 2 39 "$dumpvars", 32'sb00000000000000000000000000000000 {0 0 0};
    %end;
    .thread T_12;
    .scope S_0x561f9f4b7a10;
T_13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561f9f4f5a40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561f9f4f6140_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561f9f4f5a40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561f9f4f6140_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561f9f4f5a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561f9f4f6140_0, 0, 1;
T_13.0 ;
    %delay 5000, 0;
    %load/vec4 v0x561f9f4f5a40_0;
    %inv;
    %store/vec4 v0x561f9f4f5a40_0, 0, 1;
    %jmp T_13.0;
    %end;
    .thread T_13;
    .scope S_0x561f9f4b7a10;
T_14 ;
    %wait E_0x561f9f4a0500;
    %wait E_0x561f9f4d2b80;
    %wait E_0x561f9f4d2b80;
    %delay 1000, 0;
    %load/vec4 v0x561f9f4f6270_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561f9f4f6270_0, 0, 32;
    %vpi_call 2 90 "$write", "Test Case %0d: add $a0, $v0, V1...", v0x561f9f4f6270_0 {0 0 0};
    %load/vec4 v0x561f9f4f6330_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0x561f9f4f63f0_0;
    %pushi/vec4 535, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x561f9f4f5c10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561f9f4f5c10_0, 0, 32;
    %vpi_call 2 93 "$display", "passed." {0 0 0};
    %jmp T_14.1;
T_14.0 ;
    %vpi_call 2 95 "$display", "failed." {0 0 0};
T_14.1 ;
    %wait E_0x561f9f4d2b80;
    %delay 1000, 0;
    %load/vec4 v0x561f9f4f6270_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561f9f4f6270_0, 0, 32;
    %vpi_call 2 100 "$write", "Test Case %0d: addi $a0, $v0, 100...", v0x561f9f4f6270_0 {0 0 0};
    %load/vec4 v0x561f9f4f6330_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0x561f9f4f63f0_0;
    %pushi/vec4 461, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x561f9f4f5c10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561f9f4f5c10_0, 0, 32;
    %vpi_call 2 103 "$display", "passed." {0 0 0};
    %jmp T_14.3;
T_14.2 ;
    %vpi_call 2 105 "$display", "failed." {0 0 0};
T_14.3 ;
    %vpi_call 2 108 "$display", "------------------------------------------------------------------" {0 0 0};
    %vpi_call 2 109 "$display", "Testing complete\012Passed %0d / %0d tests.", v0x561f9f4f5c10_0, v0x561f9f4f6270_0 {0 0 0};
    %vpi_call 2 110 "$display", "------------------------------------------------------------------" {0 0 0};
    %vpi_call 2 111 "$finish" {0 0 0};
    %end;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "processor_tb.v";
    "processor.v";
    "alu.v";
    "alu_control.v";
    "control_unit.v";
    "cpumemory.v";
    "mux_2_1.v";
    "gen_register.v";
    "cpu_registers.v";
