m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/simulation/modelsim
valtdq_dqs2_acv_connect_to_hard_phy_cyclonev
Z1 DXx6 sv_std 3 std 0 22 WmjPaeP=7F5?QFXzJ>D[Q2
Z2 !s110 1521163314
!i10b 1
!s100 L@LBY8?m2K81I=]<dLF[?0
I7]9^?E<P2Ln2ZM7j>oYFz2
Z3 VDg1SIo80bB@j0V0VzS_@n1
!s105 altdq_dqs2_acv_connect_to_hard_phy_cyclonev_sv_unit
S1
R0
Z4 w1519589736
8/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv
F/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv
L0 19
Z5 OV;L;10.4b;61
r1
!s85 0
31
Z6 !s108 1521163314.000000
!s107 /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv|
!s90 -reportprogress|300|-sv|-work|Computer_System|+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules|/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv|
!i113 1
Z7 o-sv -work Computer_System
Z8 !s92 -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules
valtera_avalon_sc_fifo
Z9 !s110 1521163309
!i10b 1
!s100 4mK@em][G=j]om3zJIhOc0
I?@aG3k_K;SEiLSL[lGLTV0
R3
R0
Z10 w1519589705
8/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v
F/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v
Z11 L0 21
R5
r1
!s85 0
31
Z12 !s108 1521163309.000000
!s107 /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v|
!s90 -reportprogress|300|-vlog01compat|-work|Computer_System|+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules|/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v|
!i113 1
Z13 o-vlog01compat -work Computer_System
Z14 !s92 -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules
valtera_mem_if_dll_cyclonev
R1
Z15 !s110 1521163315
!i10b 1
!s100 0MWogadkZMZ8BUWGkA6Rm2
IGNWzK68W;d<^RMzHSfKVJ3
R3
!s105 altera_mem_if_dll_cyclonev_sv_unit
S1
R0
R4
8/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_mem_if_dll_cyclonev.sv
F/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_mem_if_dll_cyclonev.sv
Z16 L0 23
R5
r1
!s85 0
31
Z17 !s108 1521163315.000000
!s107 /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_mem_if_dll_cyclonev.sv|
!s90 -reportprogress|300|-sv|-work|Computer_System|+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules|/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_mem_if_dll_cyclonev.sv|
!i113 1
R7
R8
valtera_mem_if_hard_memory_controller_top_cyclonev
R1
Z18 !s110 1521163313
!i10b 1
!s100 PV@kBzX4E7SXn_NC4_1fM3
I]kHgQO1BXdZ2Y@Y6ZEHZ<2
R3
!s105 altera_mem_if_hard_memory_controller_top_cyclonev_sv_unit
S1
R0
R4
8/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv
F/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv
Z19 L0 18
R5
r1
!s85 0
31
Z20 !s108 1521163313.000000
!s107 /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv|
!s90 -reportprogress|300|-sv|-work|Computer_System|+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules|/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv|
!i113 1
R7
R8
valtera_mem_if_hhp_qseq_synth_top
Z21 !s110 1521163305
!i10b 1
!s100 N_QfhY9G55ERAG1GzlAo@2
I;BS?JTY[Z7E;gi82WOI990
R3
R0
R4
8/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v
F/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v
L0 15
R5
r1
!s85 0
31
Z22 !s108 1521163305.000000
!s107 /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v|
!s90 -reportprogress|300|-vlog01compat|-work|Computer_System|+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules|/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v|
!i113 1
R13
R14
valtera_mem_if_oct_cyclonev
R1
R18
!i10b 1
!s100 >;bO]7VNzB;fMZEPbWNdY2
I93896a01[XH0Sa`9QOQ2h2
R3
!s105 altera_mem_if_oct_cyclonev_sv_unit
S1
R0
R4
8/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_mem_if_oct_cyclonev.sv
F/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_mem_if_oct_cyclonev.sv
R16
R5
r1
!s85 0
31
R20
!s107 /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_mem_if_oct_cyclonev.sv|
!s90 -reportprogress|300|-sv|-work|Computer_System|+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules|/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_mem_if_oct_cyclonev.sv|
!i113 1
R7
R8
valtera_merlin_address_alignment
R1
Z23 !s110 1521163308
!i10b 1
!s100 ;A9^i^d]cR@BAQXEG>h_<3
I7?J0O75Z:2C5N5L0Re4F23
R3
!s105 altera_merlin_address_alignment_sv_unit
S1
R0
R10
8/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_address_alignment.sv
F/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_address_alignment.sv
L0 26
R5
r1
!s85 0
31
Z24 !s108 1521163308.000000
!s107 /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_address_alignment.sv|
!s90 -reportprogress|300|-sv|-work|Computer_System|+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules|/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_address_alignment.sv|
!i113 1
R7
R8
valtera_merlin_arb_adder
R1
Z25 !s110 1521163307
!i10b 1
!s100 1Jn[a;@5nZmTN?DFKQNzj2
I;9EKN2C>RGhinEZ?nA7gA1
R3
Z26 !s105 altera_merlin_arbitrator_sv_unit
S1
R0
R10
Z27 8/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv
Z28 F/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv
L0 228
R5
r1
!s85 0
31
Z29 !s108 1521163307.000000
Z30 !s107 /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv|
Z31 !s90 -reportprogress|300|-sv|-work|Computer_System|+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules|/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv|
!i113 1
R7
R8
valtera_merlin_arbitrator
R1
R25
!i10b 1
!s100 NQTehjm2fNQROUMUzShGa1
I]if8zR03[ZmPWh`8Z=f[L3
R3
R26
S1
R0
R10
R27
R28
L0 103
R5
r1
!s85 0
31
R29
R30
R31
!i113 1
R7
R8
valtera_merlin_axi_master_ni
R1
R9
!i10b 1
!s100 3_AI>HiSXNYzWC0UYFJ8?0
IIYe19gB5f`:4L5TFiY5P:0
R3
!s105 altera_merlin_axi_master_ni_sv_unit
S1
R0
R10
8/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv
F/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv
L0 27
R5
r1
!s85 0
31
R12
!s107 /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv|
!s90 -reportprogress|300|-sv|-work|Computer_System|+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules|/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv|
!i113 1
R7
R8
valtera_merlin_burst_adapter
R1
R23
!i10b 1
!s100 OCc70X^k:B?GW6i71n`L_3
I5g[2GhhV[db^^mGmPEID22
R3
!s105 altera_merlin_burst_adapter_sv_unit
S1
R0
R10
8/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter.sv
F/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter.sv
R11
R5
r1
!s85 0
31
R24
!s107 /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter.sv|
!s90 -reportprogress|300|-sv|-work|Computer_System|+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules|/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter.sv|
!i113 1
R7
R8
valtera_merlin_burst_adapter_13_1
R1
R23
!i10b 1
!s100 iQDJAL[b9z>XeokOb35D]1
IJ^:lRo`2mC7DE?z3j^A>P2
R3
Z32 !s105 altera_merlin_burst_adapter_13_1_sv_unit
S1
R0
R10
Z33 8/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
Z34 F/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
L0 264
R5
r1
!s85 0
31
R24
Z35 !s107 /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv|
Z36 !s90 -reportprogress|300|-sv|-work|Computer_System|+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules|/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv|
!i113 1
R7
R8
valtera_merlin_burst_adapter_adder
R1
R23
!i10b 1
!s100 cJB8e]Mn>T^mE[9iEE1jk1
ID]DdZ83NlE5XaO9n9S3VL3
R3
R32
S1
R0
R10
R33
R34
L0 55
R5
r1
!s85 0
31
R24
R35
R36
!i113 1
R7
R8
valtera_merlin_burst_adapter_burstwrap_increment
R1
R23
!i10b 1
!s100 ILP^RoOQ^]Ef]XAJeF<SX0
I4BAaN;?]KlKPfM1`R9IJE0
R3
R32
S1
R0
R10
R33
R34
Z37 L0 40
R5
r1
!s85 0
31
R24
R35
R36
!i113 1
R7
R8
valtera_merlin_burst_adapter_min
R1
R23
!i10b 1
!s100 5OK?oF?>S0i7IYQi<IKhS1
IQ78Odb8<5zSBP;WS`?`>S2
R3
R32
S1
R0
R10
R33
R34
L0 98
R5
r1
!s85 0
31
R24
R35
R36
!i113 1
R7
R8
valtera_merlin_burst_adapter_subtractor
R1
R23
!i10b 1
!s100 3nMfY`gC_:azzfSULAX8f2
Id:beTQDLmJndWCTDK80>Y3
R3
R32
S1
R0
R10
R33
R34
L0 77
R5
r1
!s85 0
31
R24
R35
R36
!i113 1
R7
R8
valtera_merlin_burst_adapter_uncompressed_only
R1
R23
!i10b 1
!s100 STH]BdUM[JDMJZNJGXCd>0
IoCT?OB86jc[[^N^zC4H=R2
R3
!s105 altera_merlin_burst_adapter_uncmpr_sv_unit
S1
R0
R10
8/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
F/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
L0 39
R5
r1
!s85 0
31
R24
!s107 /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv|
!s90 -reportprogress|300|-sv|-work|Computer_System|+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules|/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv|
!i113 1
R7
R8
valtera_merlin_burst_uncompressor
R1
R9
!i10b 1
!s100 f1?Rb<=9U?R9LJoHl;7>T3
IN?TG`fEjEk^Nc3kOD=aJ40
R3
!s105 altera_merlin_burst_uncompressor_sv_unit
S1
R0
R10
8/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv
F/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv
R37
R5
r1
!s85 0
31
R12
!s107 /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv|
!s90 -reportprogress|300|-sv|-work|Computer_System|+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules|/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv|
!i113 1
R7
R8
valtera_merlin_master_agent
R1
R18
!i10b 1
!s100 dS6@BGJLYTJ71Y^2oj:8i3
I2?dJA>hChXDEVdYC``XKW1
R3
!s105 altera_merlin_master_agent_sv_unit
S1
R0
R10
8/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_master_agent.sv
F/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_master_agent.sv
Z38 L0 28
R5
r1
!s85 0
31
R20
!s107 /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_master_agent.sv|
!s90 -reportprogress|300|-sv|-work|Computer_System|+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules|/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_master_agent.sv|
!i113 1
R7
R8
valtera_merlin_master_translator
R1
R25
!i10b 1
!s100 NdRk@]3fC2C@V7Rm;dQM31
I5bAFKb][k]=TIMIAZ>Y851
R3
!s105 altera_merlin_master_translator_sv_unit
S1
R0
R10
8/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_master_translator.sv
F/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_master_translator.sv
L0 32
R5
r1
!s85 0
31
R29
!s107 /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_master_translator.sv|
!s90 -reportprogress|300|-sv|-work|Computer_System|+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules|/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_master_translator.sv|
!i113 1
R7
R8
valtera_merlin_slave_agent
R1
R9
!i10b 1
!s100 ePZN1d?B062J`OBb?blff3
I?_koAa4XLL3k[l6NRFUiI2
R3
!s105 altera_merlin_slave_agent_sv_unit
S1
R0
R10
8/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv
F/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv
Z39 L0 34
R5
r1
!s85 0
31
R12
!s107 /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv|
!s90 -reportprogress|300|-sv|-work|Computer_System|+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules|/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv|
!i113 1
R7
R8
valtera_merlin_slave_translator
R1
R25
!i10b 1
!s100 k`9[YAn_dLTkg;GE`mOb61
I_GV7E:SI=Ob44m?WzoTL73
R3
!s105 altera_merlin_slave_translator_sv_unit
S1
R0
R10
8/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_translator.sv
F/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_translator.sv
Z40 L0 35
R5
r1
!s85 0
31
R29
!s107 /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_translator.sv|
!s90 -reportprogress|300|-sv|-work|Computer_System|+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules|/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_translator.sv|
!i113 1
R7
R8
valtera_merlin_traffic_limiter
R1
R23
!i10b 1
!s100 0h4;DR_^c13j]SXILa7d?1
IBS7B@^`NjGbGM3>ozbnZ<3
R3
!s105 altera_merlin_traffic_limiter_sv_unit
S1
R0
R10
8/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv
F/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv
L0 49
R5
r1
!s85 0
31
R24
!s107 /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv|
!s90 -reportprogress|300|-sv|-work|Computer_System|+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules|/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv|
!i113 1
R7
R8
valtera_merlin_width_adapter
R1
Z41 !s110 1521163310
!i10b 1
!s100 QzdA5DP6CReOTH<9QzODa3
IFHZPmnbm3k9IR5M>f;S:i1
R3
!s105 altera_merlin_width_adapter_sv_unit
S1
R0
R10
8/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv
F/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv
Z42 L0 25
R5
r1
!s85 0
31
Z43 !s108 1521163310.000000
!s107 /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv|
!s90 -reportprogress|300|-sv|-work|Computer_System|+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules|/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv|
!i113 1
R7
R8
valtera_reset_controller
Z44 !s110 1521163292
!i10b 1
!s100 z[H_hRO9gO=:^2E3_jWH03
I2cdm;:=E<HoNd6M7aMkg@1
R3
R0
Z45 w1519589704
8/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_reset_controller.v
F/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_reset_controller.v
L0 42
R5
r1
!s85 0
31
Z46 !s108 1521163292.000000
!s107 /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_reset_controller.v|
!s90 -reportprogress|300|-vlog01compat|-work|Computer_System|+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules|/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_reset_controller.v|
!i113 1
R13
R14
valtera_reset_synchronizer
Z47 !s110 1521163293
!i10b 1
!s100 oWLYmSO[EOX[G0PgQhZ2=0
I3CF=WcFQMaQ0GU2NakT=33
R3
R0
R45
8/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_reset_synchronizer.v
F/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_reset_synchronizer.v
L0 24
R5
r1
!s85 0
31
Z48 !s108 1521163293.000000
!s107 /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_reset_synchronizer.v|
!s90 -reportprogress|300|-vlog01compat|-work|Computer_System|+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules|/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_reset_synchronizer.v|
!i113 1
R13
R14
valtera_up_av_config_auto_init
Z49 !s110 1521163303
!i10b 1
!s100 llVi9JhWEDV8H5NR35H^R2
I1]Ue4iOOo?l3jLEk>jA421
R3
R0
Z50 w1519589700
8/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init.v
F/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init.v
Z51 L0 29
R5
r1
!s85 0
31
Z52 !s108 1521163303.000000
!s107 /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init.v|
!s90 -reportprogress|300|-vlog01compat|-work|Computer_System|+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules|/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init.v|
!i113 1
R13
R14
valtera_up_av_config_auto_init_ob_adv7180
Z53 !s110 1521163304
!i10b 1
!s100 9B@1knAJ3l;2AE@4FH^z42
IhCfOX<2CSHWQ9R=GlRAIF2
R3
R0
R50
8/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v
F/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v
R38
R5
r1
!s85 0
31
Z54 !s108 1521163304.000000
!s107 /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v|
!s90 -reportprogress|300|-vlog01compat|-work|Computer_System|+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules|/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v|
!i113 1
R13
R14
valtera_up_av_config_auto_init_ob_audio
R53
!i10b 1
!s100 >EzfYjamhP3m1[SLlcc@G0
I31VZ4UTPJMgfm5m2fYb1j3
R3
R0
R50
8/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v
F/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v
R38
R5
r1
!s85 0
31
R54
!s107 /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v|
!s90 -reportprogress|300|-vlog01compat|-work|Computer_System|+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules|/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v|
!i113 1
R13
R14
valtera_up_av_config_auto_init_ob_de1_soc
R49
!i10b 1
!s100 W@JdEdAQcW1Y:eLclH=h63
I3h@4S>9jZ]jUTJCmIcaTn2
R3
R0
R50
8/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v
F/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v
R51
R5
r1
!s85 0
31
R52
!s107 /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v|
!s90 -reportprogress|300|-vlog01compat|-work|Computer_System|+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules|/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v|
!i113 1
R13
R14
valtera_up_av_config_serial_bus_controller
Z55 !s110 1521163302
!i10b 1
!s100 XDSjk8^6l9VTIENMO[PEF1
IzgIBI7Z]h]Q7:<Pz]gOCl3
R3
R0
R50
8/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_av_config_serial_bus_controller.v
F/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_av_config_serial_bus_controller.v
R51
R5
r1
!s85 0
31
Z56 !s108 1521163302.000000
!s107 /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_av_config_serial_bus_controller.v|
!s90 -reportprogress|300|-vlog01compat|-work|Computer_System|+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules|/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_av_config_serial_bus_controller.v|
!i113 1
R13
R14
valtera_up_avalon_reset_from_locked_signal
Z57 !s110 1521163297
!i10b 1
!s100 21LY9FTb`4C4iU[D9:fdD3
IebbooWLhXAWbM1NiR<o?Y2
R3
R0
R45
8/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v
F/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v
R38
R5
r1
!s85 0
31
Z58 !s108 1521163297.000000
!s107 /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v|
!s90 -reportprogress|300|-vlog01compat|-work|Computer_System|+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules|/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v|
!i113 1
R13
R14
valtera_up_avalon_video_dma_ctrl_addr_trans
Z59 !s110 1521163301
!i10b 1
!s100 YcM1;m09XTOO@^=e00XnB1
IIdeIe7Rk?]4[FjZ@2H;:10
R3
R0
Z60 w1519589701
8/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_avalon_video_dma_ctrl_addr_trans.v
F/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_avalon_video_dma_ctrl_addr_trans.v
L0 63
R5
r1
!s85 0
31
Z61 !s108 1521163301.000000
!s107 /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_avalon_video_dma_ctrl_addr_trans.v|
!s90 -reportprogress|300|-vlog01compat|-work|Computer_System|+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules|/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_avalon_video_dma_ctrl_addr_trans.v|
!i113 1
R13
R14
valtera_up_avalon_video_vga_timing
Z62 !s110 1521163298
!i10b 1
!s100 f77gT?TV7S[KXD:O7VH0H1
IoMgHb<8@PcY:eJ070NJH90
R3
R0
R10
8/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_avalon_video_vga_timing.v
F/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_avalon_video_vga_timing.v
R38
R5
r1
!s85 0
31
Z63 !s108 1521163298.000000
!s107 /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_avalon_video_vga_timing.v|
!s90 -reportprogress|300|-vlog01compat|-work|Computer_System|+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules|/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_avalon_video_vga_timing.v|
!i113 1
R13
R14
valtera_up_slow_clock_generator
R49
!i10b 1
!s100 YXh=3j7I_EN:]o_[QD[]70
IEa]=7ei?Tz8=QUDO35Uek3
R3
R0
R50
8/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_slow_clock_generator.v
F/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_slow_clock_generator.v
R39
R5
r1
!s85 0
31
R52
!s107 /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_slow_clock_generator.v|
!s90 -reportprogress|300|-vlog01compat|-work|Computer_System|+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules|/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_slow_clock_generator.v|
!i113 1
R13
R14
valtera_up_video_128_character_rom
Z64 !s110 1521163299
!i10b 1
!s100 :fAOWXBVoQ5_U^dM5<^Lc1
I>GY]E4<R9P?^eI9lgi;Q]3
R3
R0
R45
8/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_video_128_character_rom.v
F/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_video_128_character_rom.v
R38
R5
r1
!s85 0
31
Z65 !s108 1521163299.000000
!s107 /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_video_128_character_rom.v|
!s90 -reportprogress|300|-vlog01compat|-work|Computer_System|+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules|/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_video_128_character_rom.v|
!i113 1
R13
R14
valtera_up_video_alpha_blender_normal
Z66 !s110 1521163300
!i10b 1
!s100 HTHFDh14cm63=75LbdoLz2
Iaz`2UZm=JhA?UN@iE3P`L1
R3
R0
R45
8/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_video_alpha_blender_normal.v
F/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_video_alpha_blender_normal.v
R39
R5
r1
!s85 0
31
Z67 !s108 1521163300.000000
!s107 /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_video_alpha_blender_normal.v|
!s90 -reportprogress|300|-vlog01compat|-work|Computer_System|+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules|/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/altera_up_video_alpha_blender_normal.v|
!i113 1
R13
R14
Xavalon_mm_pkg
R1
DXx4 work 13 verbosity_pkg 0 22 Sk2;UnNEY1>=:@_G4Qb9G1
R15
!i10b 1
!s100 b7iU1h5jjgJgXBW]O0>eP3
I;bdgXYb_fd07bb:kOhoa?0
V;bdgXYb_fd07bb:kOhoa?0
S1
R0
Z68 w1519589610
8/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/avalon_mm_pkg.sv
F/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/avalon_mm_pkg.sv
R37
R5
r1
!s85 0
31
R17
!s107 /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/avalon_mm_pkg.sv|
!s90 -reportprogress|300|-sv|-work|Computer_System|+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules|/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/avalon_mm_pkg.sv|
!i113 1
R7
Z69 !s92 -sv -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules
Xavalon_utilities_pkg
R1
!s110 1521163316
!i10b 1
!s100 7Z6I@>cG<^^zXcl1Q`88O0
ICVmUXTVZl33:ShD2X7R2g1
VCVmUXTVZl33:ShD2X7R2g1
S1
R0
R68
8/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/avalon_utilities_pkg.sv
F/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/avalon_utilities_pkg.sv
R37
R5
r1
!s85 0
31
!s108 1521163316.000000
!s107 /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/avalon_utilities_pkg.sv|
!s90 -reportprogress|300|-sv|-work|Computer_System|+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules|/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/avalon_utilities_pkg.sv|
!i113 1
R7
R69
vComputer_System
R44
!i10b 1
!s100 V;@j`Ob?lz`hd^@@FllMA3
I>4oSc:=c_e0]5HNP4JWko0
R3
R0
w1519589698
8/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/Computer_System.v
F/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/Computer_System.v
L0 6
R5
r1
!s85 0
31
R46
!s107 /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/Computer_System.v|
!s90 -reportprogress|300|-vlog01compat|-work|Computer_System|+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis|/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/Computer_System.v|
!i113 1
R13
!s92 -vlog01compat -work Computer_System +incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis
n@computer_@system
vComputer_System_ARM_A9_HPS
R53
!i10b 1
!s100 _afVY_J0@ak?CKAH>H:R<0
I8?a07dVI89oP5D^C@DJ9Z0
R3
R0
R50
8/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS.v
F/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS.v
L0 9
R5
r1
!s85 0
31
R54
!s107 /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS.v|
!s90 -reportprogress|300|-vlog01compat|-work|Computer_System|+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules|/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS.v|
!i113 1
R13
R14
n@computer_@system_@a@r@m_@a9_@h@p@s
vComputer_System_ARM_A9_HPS_fpga_interfaces
R1
R15
!i10b 1
!s100 Ti;FU9kefHGeijakMDb1<3
I[V0io>dZdTR]RIIDlmM:L1
R3
!s105 Computer_System_ARM_A9_HPS_fpga_interfaces_sv_unit
S1
R0
w1519705663
8/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_fpga_interfaces.sv
F/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_fpga_interfaces.sv
Z70 L0 14
R5
r1
!s85 0
31
R17
!s107 /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_fpga_interfaces.sv|
!s90 -reportprogress|300|-sv|-work|Computer_System|+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules|/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_fpga_interfaces.sv|
!i113 1
R7
R8
n@computer_@system_@a@r@m_@a9_@h@p@s_fpga_interfaces
vComputer_System_ARM_A9_HPS_hps_io
R53
!i10b 1
!s100 M2]S4X1k]dVTKaTm4MQ9:2
IOl>G`DMCJC?J8a_oQfUM73
R3
R0
R45
8/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io.v
F/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io.v
L0 9
R5
r1
!s85 0
31
R54
!s107 /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io.v|
!s90 -reportprogress|300|-vlog01compat|-work|Computer_System|+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules|/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io.v|
!i113 1
R13
R14
n@computer_@system_@a@r@m_@a9_@h@p@s_hps_io
vComputer_System_ARM_A9_HPS_hps_io_border
R1
R15
!i10b 1
!s100 Q_a<oO2^Yl[^2041B;^6M1
IfE`al;L09c;HNT0F=@8KH0
R3
!s105 Computer_System_ARM_A9_HPS_hps_io_border_sv_unit
S1
R0
w1519705649
8/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv
F/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv
R70
R5
r1
!s85 0
31
R17
!s107 /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv|
!s90 -reportprogress|300|-sv|-work|Computer_System|+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules|/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv|
!i113 1
R7
R8
n@computer_@system_@a@r@m_@a9_@h@p@s_hps_io_border
vComputer_System_AV_Config
R53
!i10b 1
!s100 `FIKNlcNUe`NoZdXa_6NY3
I6R6a:QSiJ1Xh6^L6C=6R;2
R3
R0
R50
8/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_AV_Config.v
F/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_AV_Config.v
R40
R5
r1
!s85 0
31
R54
!s107 /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_AV_Config.v|
!s90 -reportprogress|300|-vlog01compat|-work|Computer_System|+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules|/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_AV_Config.v|
!i113 1
R13
R14
n@computer_@system_@a@v_@config
vComputer_System_Bus_master_video
R55
!i10b 1
!s100 [X]4eGb0JL=I6C[@PIR500
I27L9LVlPNG9IkQPU2k^l21
R3
R0
R50
8/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_Bus_master_video.v
F/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_Bus_master_video.v
L0 30
R5
r1
!s85 0
31
R56
!s107 /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_Bus_master_video.v|
!s90 -reportprogress|300|-vlog01compat|-work|Computer_System|+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules|/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_Bus_master_video.v|
!i113 1
R13
R14
n@computer_@system_@bus_master_video
vComputer_System_irq_mapper
R1
!s110 1521163306
!i10b 1
!s100 oBDFoCK3RWNi]FdnEVo`=1
IG:5UW:^6Vd?gnI1oLT1J92
R3
!s105 Computer_System_irq_mapper_sv_unit
S1
R0
R45
8/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_irq_mapper.sv
F/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_irq_mapper.sv
L0 31
R5
r1
!s85 0
31
!s108 1521163306.000000
!s107 /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_irq_mapper.sv|
!s90 -reportprogress|300|-sv|-work|Computer_System|+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules|/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_irq_mapper.sv|
!i113 1
R7
R8
n@computer_@system_irq_mapper
vComputer_System_mm_interconnect_0
Z71 !s110 1521163294
!i10b 1
!s100 ^QW0kmV`MQz^[1OKXYYU_3
ILA[K4VFMQAcYQ2kDm9`1I3
R3
R0
w1519589703
8/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v
F/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v
L0 9
R5
r1
!s85 0
31
Z72 !s108 1521163294.000000
!s107 /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v|
!s90 -reportprogress|300|-vlog01compat|-work|Computer_System|+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules|/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v|
!i113 1
R13
R14
n@computer_@system_mm_interconnect_0
vComputer_System_mm_interconnect_0_avalon_st_adapter
R71
!i10b 1
!s100 :akHZ;CD94?YWGUN]6ac82
Ifho:b1X[d2QJ2Tn^T0XUB1
R3
R0
R10
8/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter.v
F/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter.v
L0 9
R5
r1
!s85 0
31
R72
!s107 /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter.v|
!s90 -reportprogress|300|-vlog01compat|-work|Computer_System|+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules|/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter.v|
!i113 1
R13
R14
n@computer_@system_mm_interconnect_0_avalon_st_adapter
vComputer_System_mm_interconnect_0_avalon_st_adapter_001
Z73 !s110 1521163295
!i10b 1
!s100 MXK_DoF]`lTjT^X><e^l51
IfbZl2TfGiV6j@<oWmg6j03
R3
R0
R10
8/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_001.v
F/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_001.v
L0 9
R5
r1
!s85 0
31
Z74 !s108 1521163295.000000
!s107 /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_001.v|
!s90 -reportprogress|300|-vlog01compat|-work|Computer_System|+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules|/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_001.v|
!i113 1
R13
R14
n@computer_@system_mm_interconnect_0_avalon_st_adapter_001
vComputer_System_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0
R1
R41
!i10b 1
!s100 @76>KTeHh;U;c8TADfHY^1
IOgl=00<Uch5^DRQ_jU@[23
R3
!s105 Computer_System_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0_sv_unit
S1
R0
R4
8/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv
F/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv
Z75 L0 66
R5
r1
!s85 0
31
R43
!s107 /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv|
!s90 -reportprogress|300|-sv|-work|Computer_System|+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules|/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv|
!i113 1
R7
R8
n@computer_@system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0
vComputer_System_mm_interconnect_0_avalon_st_adapter_002
R73
!i10b 1
!s100 jCmULeVE4EE7DK5ALAz8j1
In0onMI?ZdZFgMhAOO@<hd2
R3
R0
R10
8/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_002.v
F/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_002.v
L0 9
R5
r1
!s85 0
31
R74
!s107 /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_002.v|
!s90 -reportprogress|300|-vlog01compat|-work|Computer_System|+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules|/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_002.v|
!i113 1
R13
R14
n@computer_@system_mm_interconnect_0_avalon_st_adapter_002
vComputer_System_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0
R1
R41
!i10b 1
!s100 :gV[PONAQ4H[g^R7jZKZa3
ID3C=P0m5kG^EkgUd^U[IT0
R3
!s105 Computer_System_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0_sv_unit
S1
R0
R4
8/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv
F/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv
R75
R5
r1
!s85 0
31
R43
!s107 /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv|
!s90 -reportprogress|300|-sv|-work|Computer_System|+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules|/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv|
!i113 1
R7
R8
n@computer_@system_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0
vComputer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0
R1
R25
!i10b 1
!s100 Lc>zT0ERU^eAIBeRHbLBA0
IBf6OFoKj1EgjUz10@SQaG0
R3
!s105 Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0_sv_unit
S1
R0
R4
8/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
F/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
R75
R5
r1
!s85 0
31
R29
!s107 /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv|
!s90 -reportprogress|300|-sv|-work|Computer_System|+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules|/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv|
!i113 1
R7
R8
n@computer_@system_mm_interconnect_0_avalon_st_adapter_error_adapter_0
vComputer_System_mm_interconnect_0_cmd_demux
R1
Z76 !s110 1521163312
!i10b 1
!s100 a4k;kH6XOUn4>>YEQU@ib1
IoK@@KZCG1H<CChLZgAEc:3
R3
!s105 Computer_System_mm_interconnect_0_cmd_demux_sv_unit
S1
R0
R10
8/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux.sv
F/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux.sv
Z77 L0 43
R5
r1
!s85 0
31
Z78 !s108 1521163312.000000
!s107 /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux.sv|
!s90 -reportprogress|300|-sv|-work|Computer_System|+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules|/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux.sv|
!i113 1
R7
R8
n@computer_@system_mm_interconnect_0_cmd_demux
vComputer_System_mm_interconnect_0_cmd_demux_002
R1
Z79 !s110 1521163311
!i10b 1
!s100 Z6D4Dn4?0d>NdGd;[gAHV3
IZF>ljF1HXf`7BIag`U=LJ1
R3
!s105 Computer_System_mm_interconnect_0_cmd_demux_002_sv_unit
S1
R0
R10
8/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux_002.sv
F/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux_002.sv
R77
R5
r1
!s85 0
31
Z80 !s108 1521163311.000000
!s107 /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux_002.sv|
!s90 -reportprogress|300|-sv|-work|Computer_System|+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules|/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux_002.sv|
!i113 1
R7
R8
n@computer_@system_mm_interconnect_0_cmd_demux_002
vComputer_System_mm_interconnect_0_cmd_demux_003
R1
R79
!i10b 1
!s100 [hQJj]5[8AX:We]U80h5H2
IH9ljC6bjVmha5l^=n370a0
R3
!s105 Computer_System_mm_interconnect_0_cmd_demux_003_sv_unit
S1
R0
R10
8/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux_003.sv
F/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux_003.sv
R77
R5
r1
!s85 0
31
R80
!s107 /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux_003.sv|
!s90 -reportprogress|300|-sv|-work|Computer_System|+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules|/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux_003.sv|
!i113 1
R7
R8
n@computer_@system_mm_interconnect_0_cmd_demux_003
vComputer_System_mm_interconnect_0_cmd_mux
R1
R79
!i10b 1
!s100 i>NS2>n=04X?WI3gkWd;=1
Ijj9`<G5SPP<6E9dZ=?Vf33
R3
!s105 Computer_System_mm_interconnect_0_cmd_mux_sv_unit
S1
R0
R10
8/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux.sv
F/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux.sv
Z81 L0 51
R5
r1
!s85 0
31
R80
!s107 /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux.sv|
!s90 -reportprogress|300|-sv|-work|Computer_System|+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules|/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux.sv|
!i113 1
R7
R8
n@computer_@system_mm_interconnect_0_cmd_mux
vComputer_System_mm_interconnect_0_cmd_mux_001
R1
R79
!i10b 1
!s100 AFbZQ?mcNif0mDm1aTj>O1
In7H2E>59DaOOhT^4lc6Do0
R3
!s105 Computer_System_mm_interconnect_0_cmd_mux_001_sv_unit
S1
R0
R10
8/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_001.sv
F/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_001.sv
R81
R5
r1
!s85 0
31
R80
!s107 /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_001.sv|
!s90 -reportprogress|300|-sv|-work|Computer_System|+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules|/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_001.sv|
!i113 1
R7
R8
n@computer_@system_mm_interconnect_0_cmd_mux_001
vComputer_System_mm_interconnect_0_cmd_mux_002
R1
R79
!i10b 1
!s100 K7G^6=ef72C2iL6]0cQX03
ISO4kH^_`l=5[9Em]GR`9Y0
R3
!s105 Computer_System_mm_interconnect_0_cmd_mux_002_sv_unit
S1
R0
R10
8/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_002.sv
F/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_002.sv
R81
R5
r1
!s85 0
31
R80
!s107 /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_002.sv|
!s90 -reportprogress|300|-sv|-work|Computer_System|+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules|/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_002.sv|
!i113 1
R7
R8
n@computer_@system_mm_interconnect_0_cmd_mux_002
vComputer_System_mm_interconnect_0_cmd_mux_003
R1
R79
!i10b 1
!s100 E>Q7AdI3aOgbLGWadm`Qo1
ImGdOBOh_<`PVG7G_CFl2T2
R3
!s105 Computer_System_mm_interconnect_0_cmd_mux_003_sv_unit
S1
R0
R10
8/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_003.sv
F/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_003.sv
R81
R5
r1
!s85 0
31
R80
!s107 /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_003.sv|
!s90 -reportprogress|300|-sv|-work|Computer_System|+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules|/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux_003.sv|
!i113 1
R7
R8
n@computer_@system_mm_interconnect_0_cmd_mux_003
vComputer_System_mm_interconnect_0_router
R1
R18
!i10b 1
!s100 k]LbP6C>gRl9OAn_Njf;H3
I1MFZSi;l9OLP1zV6=fb7f0
R3
Z82 !s105 Computer_System_mm_interconnect_0_router_sv_unit
S1
R0
R10
Z83 8/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv
Z84 F/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv
Z85 L0 84
R5
r1
!s85 0
31
R20
Z86 !s107 /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv|
Z87 !s90 -reportprogress|300|-sv|-work|Computer_System|+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules|/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv|
!i113 1
R7
R8
n@computer_@system_mm_interconnect_0_router
vComputer_System_mm_interconnect_0_router_002
R1
R76
!i10b 1
!s100 Q_SBi^>?65U=i[;n_C9Z]3
I0:WbZG?cVjiQhVW2km]g]2
R3
Z88 !s105 Computer_System_mm_interconnect_0_router_002_sv_unit
S1
R0
R10
Z89 8/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv
Z90 F/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv
R85
R5
r1
!s85 0
31
R78
Z91 !s107 /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv|
Z92 !s90 -reportprogress|300|-sv|-work|Computer_System|+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules|/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv|
!i113 1
R7
R8
n@computer_@system_mm_interconnect_0_router_002
vComputer_System_mm_interconnect_0_router_002_default_decode
R1
R76
!i10b 1
!s100 7N:]YW10[Q]i`;0oWT6dL3
I3Vnm9lji4gQ_@2B5PaC]m1
R3
R88
S1
R0
R10
R89
R90
Z93 L0 45
R5
r1
!s85 0
31
R78
R91
R92
!i113 1
R7
R8
n@computer_@system_mm_interconnect_0_router_002_default_decode
vComputer_System_mm_interconnect_0_router_003
R1
R76
!i10b 1
!s100 P8RHE1BSF>9HER3TS^96S2
IIm;^_8LJ>1WWX6m8NiiA62
R3
Z94 !s105 Computer_System_mm_interconnect_0_router_003_sv_unit
S1
R0
R10
Z95 8/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_003.sv
Z96 F/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_003.sv
R85
R5
r1
!s85 0
31
R78
Z97 !s107 /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_003.sv|
Z98 !s90 -reportprogress|300|-sv|-work|Computer_System|+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules|/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_003.sv|
!i113 1
R7
R8
n@computer_@system_mm_interconnect_0_router_003
vComputer_System_mm_interconnect_0_router_003_default_decode
R1
R76
!i10b 1
!s100 nImmcecNAGzLTa]BKUHMW2
I>k32>0CdoR`m_TT<<QMm:1
R3
R94
S1
R0
R10
R95
R96
R93
R5
r1
!s85 0
31
R78
R97
R98
!i113 1
R7
R8
n@computer_@system_mm_interconnect_0_router_003_default_decode
vComputer_System_mm_interconnect_0_router_004
R1
R76
!i10b 1
!s100 CQQ5C:?YKhkmE:ejNgjh41
ICbz59]97BbPM`^>ZnnOYf0
R3
Z99 !s105 Computer_System_mm_interconnect_0_router_004_sv_unit
S1
R0
R10
Z100 8/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_004.sv
Z101 F/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_004.sv
R85
R5
r1
!s85 0
31
R78
Z102 !s107 /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_004.sv|
Z103 !s90 -reportprogress|300|-sv|-work|Computer_System|+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules|/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_004.sv|
!i113 1
R7
R8
n@computer_@system_mm_interconnect_0_router_004
vComputer_System_mm_interconnect_0_router_004_default_decode
R1
R76
!i10b 1
!s100 fYWG@PiAL^9[0M;Q^AB<h0
IQ4^Onck1<]C:cF8:jo?Sb2
R3
R99
S1
R0
R10
R100
R101
R93
R5
r1
!s85 0
31
R78
R102
R103
!i113 1
R7
R8
n@computer_@system_mm_interconnect_0_router_004_default_decode
vComputer_System_mm_interconnect_0_router_005
R1
R76
!i10b 1
!s100 =:biY=]?D=UXP91l;_oU]1
IM6LZfS>iA88Th[Y0f:fz>3
R3
Z104 !s105 Computer_System_mm_interconnect_0_router_005_sv_unit
S1
R0
R10
Z105 8/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_005.sv
Z106 F/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_005.sv
R85
R5
r1
!s85 0
31
R78
Z107 !s107 /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_005.sv|
Z108 !s90 -reportprogress|300|-sv|-work|Computer_System|+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules|/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_005.sv|
!i113 1
R7
R8
n@computer_@system_mm_interconnect_0_router_005
vComputer_System_mm_interconnect_0_router_005_default_decode
R1
R76
!i10b 1
!s100 VXl8=h]fOZaL1ZDfXTY`C0
IBPKMz6BNmXCU]j5[3C:PR1
R3
R104
S1
R0
R10
R105
R106
R93
R5
r1
!s85 0
31
R78
R107
R108
!i113 1
R7
R8
n@computer_@system_mm_interconnect_0_router_005_default_decode
vComputer_System_mm_interconnect_0_router_006
R1
R76
!i10b 1
!s100 fB@5_H:ZOVeX^e]Tk8jDD0
Il_?_mXe4803EIgZd`=9<10
R3
Z109 !s105 Computer_System_mm_interconnect_0_router_006_sv_unit
S1
R0
R10
Z110 8/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_006.sv
Z111 F/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_006.sv
R85
R5
r1
!s85 0
31
R78
Z112 !s107 /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_006.sv|
Z113 !s90 -reportprogress|300|-sv|-work|Computer_System|+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules|/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_006.sv|
!i113 1
R7
R8
n@computer_@system_mm_interconnect_0_router_006
vComputer_System_mm_interconnect_0_router_006_default_decode
R1
R76
!i10b 1
!s100 Fj>hR1k]PicXH3JJY0iWZ1
I:0Y16gzVK7?3Y<zljW>ZV1
R3
R109
S1
R0
R10
R110
R111
R93
R5
r1
!s85 0
31
R78
R112
R113
!i113 1
R7
R8
n@computer_@system_mm_interconnect_0_router_006_default_decode
vComputer_System_mm_interconnect_0_router_007
R1
R76
!i10b 1
!s100 [cgJR2MUcak5ioAXfh>cM3
ITWj:Ib@[hTk:1F4gZ2zi93
R3
Z114 !s105 Computer_System_mm_interconnect_0_router_007_sv_unit
S1
R0
R10
Z115 8/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_007.sv
Z116 F/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_007.sv
R85
R5
r1
!s85 0
31
R78
Z117 !s107 /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_007.sv|
Z118 !s90 -reportprogress|300|-sv|-work|Computer_System|+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules|/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_007.sv|
!i113 1
R7
R8
n@computer_@system_mm_interconnect_0_router_007
vComputer_System_mm_interconnect_0_router_007_default_decode
R1
R76
!i10b 1
!s100 NFFTK?3ed@b<QaBJfa3k01
I5LnDWTVQ[BXgT=K3Y=[cC1
R3
R114
S1
R0
R10
R115
R116
R93
R5
r1
!s85 0
31
R78
R117
R118
!i113 1
R7
R8
n@computer_@system_mm_interconnect_0_router_007_default_decode
vComputer_System_mm_interconnect_0_router_default_decode
R1
R18
!i10b 1
!s100 O`2Ed]i8g5oD@gOJlgHC10
I]aa;]ZUXB9bLl?M98jZco2
R3
R82
S1
R0
R10
R83
R84
R93
R5
r1
!s85 0
31
R20
R86
R87
!i113 1
R7
R8
n@computer_@system_mm_interconnect_0_router_default_decode
vComputer_System_mm_interconnect_0_rsp_demux
R1
R79
!i10b 1
!s100 XCON]3038Tk:5EUzV[oSO3
IK6XH5fcDm<mUf>o_YelFK3
R3
!s105 Computer_System_mm_interconnect_0_rsp_demux_sv_unit
S1
R0
R10
8/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux.sv
F/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux.sv
R77
R5
r1
!s85 0
31
R80
!s107 /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux.sv|
!s90 -reportprogress|300|-sv|-work|Computer_System|+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules|/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux.sv|
!i113 1
R7
R8
n@computer_@system_mm_interconnect_0_rsp_demux
vComputer_System_mm_interconnect_0_rsp_demux_001
R1
R79
!i10b 1
!s100 d]3Pge01z;9<O:^R6D>`k3
IDjJ6J3fHefmVnaNOE_=m70
R3
!s105 Computer_System_mm_interconnect_0_rsp_demux_001_sv_unit
S1
R0
R10
8/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux_001.sv
F/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux_001.sv
R77
R5
r1
!s85 0
31
R80
!s107 /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux_001.sv|
!s90 -reportprogress|300|-sv|-work|Computer_System|+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules|/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux_001.sv|
!i113 1
R7
R8
n@computer_@system_mm_interconnect_0_rsp_demux_001
vComputer_System_mm_interconnect_0_rsp_demux_003
R1
R41
!i10b 1
!s100 1TC3SG;aWMz^ObLW5M4_L2
IVXKL_5iY3b7?@X@lo2z<N1
R3
!s105 Computer_System_mm_interconnect_0_rsp_demux_003_sv_unit
S1
R0
R10
8/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux_003.sv
F/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux_003.sv
R77
R5
r1
!s85 0
31
R43
!s107 /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux_003.sv|
!s90 -reportprogress|300|-sv|-work|Computer_System|+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules|/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux_003.sv|
!i113 1
R7
R8
n@computer_@system_mm_interconnect_0_rsp_demux_003
vComputer_System_mm_interconnect_0_rsp_mux
R1
R41
!i10b 1
!s100 [8ogO8>0M4?P3MVbfVbia3
II;bbQ5]0Rm<?Zn_P1`43O2
R3
!s105 Computer_System_mm_interconnect_0_rsp_mux_sv_unit
S1
R0
R10
8/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux.sv
F/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux.sv
R81
R5
r1
!s85 0
31
R43
!s107 /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux.sv|
!s90 -reportprogress|300|-sv|-work|Computer_System|+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules|/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux.sv|
!i113 1
R7
R8
n@computer_@system_mm_interconnect_0_rsp_mux
vComputer_System_mm_interconnect_0_rsp_mux_002
R1
R41
!i10b 1
!s100 @jmH<FH[HD8XU=OF[>_4V2
I9zYCW^EjNXE2;^>EYRL;Q2
R3
!s105 Computer_System_mm_interconnect_0_rsp_mux_002_sv_unit
S1
R0
R10
8/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux_002.sv
F/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux_002.sv
R81
R5
r1
!s85 0
31
R43
!s107 /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux_002.sv|
!s90 -reportprogress|300|-sv|-work|Computer_System|+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules|/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux_002.sv|
!i113 1
R7
R8
n@computer_@system_mm_interconnect_0_rsp_mux_002
vComputer_System_mm_interconnect_1
R71
!i10b 1
!s100 Agm7TSQVd[X:n<doa[czI0
I0hd>FomXdB5TKejO8[IDj0
R3
R0
R45
8/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v
F/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v
L0 9
R5
r1
!s85 0
31
R48
!s107 /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v|
!s90 -reportprogress|300|-vlog01compat|-work|Computer_System|+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules|/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v|
!i113 1
R13
R14
n@computer_@system_mm_interconnect_1
vComputer_System_mm_interconnect_1_cmd_demux
R1
R23
!i10b 1
!s100 ZQa=SD2aMWncVO;=nFodP3
I@M3I7lNIOc[[>ROVGm?o63
R3
!s105 Computer_System_mm_interconnect_1_cmd_demux_sv_unit
S1
R0
R10
8/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_demux.sv
F/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_demux.sv
R77
R5
r1
!s85 0
31
R24
!s107 /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_demux.sv|
!s90 -reportprogress|300|-sv|-work|Computer_System|+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules|/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_demux.sv|
!i113 1
R7
R8
n@computer_@system_mm_interconnect_1_cmd_demux
vComputer_System_mm_interconnect_1_cmd_mux
R1
R25
!i10b 1
!s100 VIkINn^Z8jh14J;5HOX[l2
IQgWgAo5bCfhWnz7L?YHhc0
R3
!s105 Computer_System_mm_interconnect_1_cmd_mux_sv_unit
S1
R0
R10
8/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_mux.sv
F/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_mux.sv
R81
R5
r1
!s85 0
31
R29
!s107 /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_mux.sv|
!s90 -reportprogress|300|-sv|-work|Computer_System|+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules|/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_mux.sv|
!i113 1
R7
R8
n@computer_@system_mm_interconnect_1_cmd_mux
vComputer_System_mm_interconnect_1_router
R1
R9
!i10b 1
!s100 H>moa0KVJ[E^S4SLZzCK:3
Iz=n;e;9RhB3oN0<9NEgi63
R3
Z119 !s105 Computer_System_mm_interconnect_1_router_sv_unit
S1
R0
R10
Z120 8/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router.sv
Z121 F/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router.sv
R85
R5
r1
!s85 0
31
R12
Z122 !s107 /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router.sv|
Z123 !s90 -reportprogress|300|-sv|-work|Computer_System|+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules|/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router.sv|
!i113 1
R7
R8
n@computer_@system_mm_interconnect_1_router
vComputer_System_mm_interconnect_1_router_002
R1
R9
!i10b 1
!s100 dA[oC9=DZ=1Ok6Z:THNL]1
I12NH@XnR0bcR31hfZ2Md40
R3
Z124 !s105 Computer_System_mm_interconnect_1_router_002_sv_unit
S1
R0
R10
Z125 8/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_002.sv
Z126 F/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_002.sv
R85
R5
r1
!s85 0
31
R12
Z127 !s107 /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_002.sv|
Z128 !s90 -reportprogress|300|-sv|-work|Computer_System|+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules|/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_002.sv|
!i113 1
R7
R8
n@computer_@system_mm_interconnect_1_router_002
vComputer_System_mm_interconnect_1_router_002_default_decode
R1
R9
!i10b 1
!s100 a>ggg8M;334nBNVa6bMTG2
Ief]J=m^84e>S=l1;B6K352
R3
R124
S1
R0
R10
R125
R126
R93
R5
r1
!s85 0
31
R12
R127
R128
!i113 1
R7
R8
n@computer_@system_mm_interconnect_1_router_002_default_decode
vComputer_System_mm_interconnect_1_router_default_decode
R1
R9
!i10b 1
!s100 DD]hiG@c9J^WDEz^@@:162
IjdDz^=iSXz4B_^LaeTMcc3
R3
R119
S1
R0
R10
R120
R121
R93
R5
r1
!s85 0
31
R12
R122
R123
!i113 1
R7
R8
n@computer_@system_mm_interconnect_1_router_default_decode
vComputer_System_mm_interconnect_1_rsp_demux
R1
R25
!i10b 1
!s100 @TPj_YVPkXKA^^2[B3PXH3
IUQQ;j[URK6H4ZE_:Z6XU51
R3
!s105 Computer_System_mm_interconnect_1_rsp_demux_sv_unit
S1
R0
R10
8/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_demux.sv
F/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_demux.sv
R77
R5
r1
!s85 0
31
R29
!s107 /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_demux.sv|
!s90 -reportprogress|300|-sv|-work|Computer_System|+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules|/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_demux.sv|
!i113 1
R7
R8
n@computer_@system_mm_interconnect_1_rsp_demux
vComputer_System_mm_interconnect_1_rsp_mux
R1
R25
!i10b 1
!s100 YOJnY;F5^E1fg?G2dfleW0
I^;BANc6Ak^eKXncBeAKf^0
R3
!s105 Computer_System_mm_interconnect_1_rsp_mux_sv_unit
S1
R0
R10
8/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_mux.sv
F/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_mux.sv
R81
R5
r1
!s85 0
31
R29
!s107 /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_mux.sv|
!s90 -reportprogress|300|-sv|-work|Computer_System|+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules|/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_mux.sv|
!i113 1
R7
R8
n@computer_@system_mm_interconnect_1_rsp_mux
vComputer_System_mm_interconnect_2
R47
!i10b 1
!s100 Kld5WAT=_M_Ja=R;DG0hc2
IA1^ObQFJ4GOZG29CLkLQB0
R3
R0
R45
8/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v
F/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v
L0 9
R5
r1
!s85 0
31
R48
!s107 /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v|
!s90 -reportprogress|300|-vlog01compat|-work|Computer_System|+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules|/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v|
!i113 1
R13
R14
n@computer_@system_mm_interconnect_2
vComputer_System_Onchip_SRAM
R55
!i10b 1
!s100 l[4C<oO`]oeFZnVL^gBGi1
IP`d_]8GH_cgzJM5_>0dkh1
R3
R0
R60
8/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_Onchip_SRAM.v
F/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_Onchip_SRAM.v
R11
R5
r1
!s85 0
31
R56
!s107 /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_Onchip_SRAM.v|
!s90 -reportprogress|300|-vlog01compat|-work|Computer_System|+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules|/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_Onchip_SRAM.v|
!i113 1
R13
R14
n@computer_@system_@onchip_@s@r@a@m
vComputer_System_SDRAM
R59
!i10b 1
!s100 5B2DDG_dDNJYlQzJ>URZ12
IW?1?:E8I41_8c73FhC;1U3
R3
R0
Z129 w1519589702
Z130 8/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v
Z131 F/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v
L0 158
R5
r1
!s85 0
31
R61
Z132 !s107 /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v|
Z133 !s90 -reportprogress|300|-vlog01compat|-work|Computer_System|+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules|/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_SDRAM.v|
!i113 1
R13
R14
n@computer_@system_@s@d@r@a@m
vComputer_System_SDRAM_input_efifo_module
R59
!i10b 1
!s100 <z6BEJS7LBIFd08gOFBM;3
I43^BhNz<KPAVDg:XMRGY[2
R3
R0
R129
R130
R131
R11
R5
r1
!s85 0
31
R61
R132
R133
!i113 1
R13
R14
n@computer_@system_@s@d@r@a@m_input_efifo_module
vComputer_System_System_PLL
R66
!i10b 1
!s100 O]5>?2li_AnF`9R5RW7@o3
I2X7Bb8KfQ4^3]Z:WLW9;c2
R3
R0
R129
8/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL.v
F/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL.v
L0 9
R5
r1
!s85 0
31
R67
!s107 /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL.v|
!s90 -reportprogress|300|-vlog01compat|-work|Computer_System|+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules|/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL.v|
!i113 1
R13
R14
n@computer_@system_@system_@p@l@l
vComputer_System_System_PLL_sys_pll
R59
!i10b 1
!s100 OQ9hC`EPn;^aTzSWGjWM`2
IJTU^lkM2nCHHX[l@B?j5<1
R3
R0
R45
8/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.v
F/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.v
L0 2
R5
r1
!s85 0
31
R61
!s107 /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.v|
!s90 -reportprogress|300|-vlog01compat|-work|Computer_System|+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules|/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.v|
!i113 1
R13
R14
n@computer_@system_@system_@p@l@l_sys_pll
vComputer_System_VGA_Subsystem
R73
!i10b 1
!s100 zzAkPk>UVK1:4:RlT^n8=2
I1<GoAlPGVb_oNIShgkkXi2
R3
R0
R129
8/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v
F/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v
L0 6
R5
r1
!s85 0
31
R74
!s107 /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v|
!s90 -reportprogress|300|-vlog01compat|-work|Computer_System|+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules|/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem.v|
!i113 1
R13
R14
n@computer_@system_@v@g@a_@subsystem
vComputer_System_VGA_Subsystem_VGA_Alpha_Blender
R66
!i10b 1
!s100 ODa3MGfVI]QNT0hm=l<Sg3
IjgN7T5<9XQOZKBIeeDKhB1
R3
R0
R45
8/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Alpha_Blender.v
F/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Alpha_Blender.v
R39
R5
r1
!s85 0
31
R67
!s107 /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Alpha_Blender.v|
!s90 -reportprogress|300|-vlog01compat|-work|Computer_System|+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules|/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Alpha_Blender.v|
!i113 1
R13
R14
n@computer_@system_@v@g@a_@subsystem_@v@g@a_@alpha_@blender
vComputer_System_VGA_Subsystem_VGA_Char_Buffer
R64
!i10b 1
!s100 jkC@LW]H4:8nEalR3AHac0
In;kI`SPRUeWCLz4`SU<QF3
R3
R0
R45
8/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Char_Buffer.v
F/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Char_Buffer.v
R51
R5
r1
!s85 0
31
R65
!s107 /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Char_Buffer.v|
!s90 -reportprogress|300|-vlog01compat|-work|Computer_System|+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules|/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Char_Buffer.v|
!i113 1
R13
R14
n@computer_@system_@v@g@a_@subsystem_@v@g@a_@char_@buffer
vComputer_System_VGA_Subsystem_VGA_Controller
R64
!i10b 1
!s100 [NDC;E1hDWJDGG2Z>iWol1
InHO9_ZFzW>c5Wi7@Il5`A3
R3
R0
R10
8/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Controller.v
F/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Controller.v
R38
R5
r1
!s85 0
31
R65
!s107 /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Controller.v|
!s90 -reportprogress|300|-vlog01compat|-work|Computer_System|+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules|/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Controller.v|
!i113 1
R13
R14
n@computer_@system_@v@g@a_@subsystem_@v@g@a_@controller
vComputer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO
R62
!i10b 1
!s100 <NYzM7D34RJQ0[kDMC[YR3
IAWa^J?c`iRCVMTh9J=XG43
R3
R0
R10
8/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO.v
F/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO.v
R51
R5
r1
!s85 0
31
R63
!s107 /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO.v|
!s90 -reportprogress|300|-vlog01compat|-work|Computer_System|+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules|/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO.v|
!i113 1
R13
R14
n@computer_@system_@v@g@a_@subsystem_@v@g@a_@dual_@clock_@f@i@f@o
vComputer_System_VGA_Subsystem_VGA_Pixel_DMA
R57
!i10b 1
!s100 VWEiblbhKm]49OF6bLO^C2
IdYZ>j7UY7blTWJKznAn150
R3
R0
R10
8/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v
F/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v
R51
R5
r1
!s85 0
31
Z134 !s108 1521163296.000000
!s107 /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v|
!s90 -reportprogress|300|-vlog01compat|-work|Computer_System|+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules|/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_DMA.v|
!i113 1
R13
R14
n@computer_@system_@v@g@a_@subsystem_@v@g@a_@pixel_@d@m@a
vComputer_System_VGA_Subsystem_VGA_Pixel_FIFO
Z135 !s110 1521163296
!i10b 1
!s100 G0mVocRAYjzVjQAg^FiLm0
I^>mGXQ_`7>zF6hn=LlAWU3
R3
R0
R10
8/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_FIFO.v
F/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_FIFO.v
R51
R5
r1
!s85 0
31
R134
!s107 /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_FIFO.v|
!s90 -reportprogress|300|-vlog01compat|-work|Computer_System|+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules|/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_FIFO.v|
!i113 1
R13
R14
n@computer_@system_@v@g@a_@subsystem_@v@g@a_@pixel_@f@i@f@o
vComputer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler
R135
!i10b 1
!s100 cUEkWEhB:Q9B8CRdA67Oe2
IfHMOEo]9cHj3eTX:Ml68H2
R3
R0
R10
8/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler.v
F/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler.v
R38
R5
r1
!s85 0
31
R134
!s107 /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler.v|
!s90 -reportprogress|300|-vlog01compat|-work|Computer_System|+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules|/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler.v|
!i113 1
R13
R14
n@computer_@system_@v@g@a_@subsystem_@v@g@a_@pixel_@r@g@b_@resampler
vComputer_System_VGA_Subsystem_VGA_PLL
R57
!i10b 1
!s100 P;7XO`M09SEk=Sbg97`EG1
I[8QVeM1niLTT;20RR11oT1
R3
R0
R10
8/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_PLL.v
F/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_PLL.v
L0 9
R5
r1
!s85 0
31
R58
!s107 /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_PLL.v|
!s90 -reportprogress|300|-vlog01compat|-work|Computer_System|+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules|/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_PLL.v|
!i113 1
R13
R14
n@computer_@system_@v@g@a_@subsystem_@v@g@a_@p@l@l
vComputer_System_VGA_Subsystem_VGA_PLL_video_pll
R62
!i10b 1
!s100 UcFbYc=>PT<?11mSh`LRO0
I`c_FQ_eM_J?39IAAUVLN>2
R3
R0
R4
8/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_PLL_video_pll.v
F/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_PLL_video_pll.v
L0 2
R5
r1
!s85 0
31
R58
!s107 /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_PLL_video_pll.v|
!s90 -reportprogress|300|-vlog01compat|-work|Computer_System|+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules|/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_Subsystem_VGA_PLL_video_pll.v|
!i113 1
R13
R14
n@computer_@system_@v@g@a_@subsystem_@v@g@a_@p@l@l_video_pll
vhps_sdram
R53
!i10b 1
!s100 jbW90WZhb:4iXkRi;gdi^0
Ic;hDHkKH2WD6ncT=K5M:32
R3
R0
R4
8/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram.v
F/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram.v
L0 9
R5
r1
!s85 0
31
R54
!s107 /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram.v|
!s90 -reportprogress|300|-vlog01compat|-work|Computer_System|+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules|/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram.v|
!i113 1
R13
R14
vhps_sdram_p0
R1
R2
!i10b 1
!s100 0aBa?A2_:WcP=:II412ZJ1
IOleQ2[lm390WE_4`iQ_500
R3
!s105 hps_sdram_p0_sv_unit
S1
R0
R4
8/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sv
F/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sv
R19
R5
r1
!s85 0
31
R6
!s107 /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sv|
!s90 -reportprogress|300|-sv|-work|Computer_System|+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules|/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sv|
!i113 1
R7
R8
vhps_sdram_p0_acv_hard_addr_cmd_pads
R21
!i10b 1
!s100 JDiQYD`mV<S3ZbNU2oLkD2
IEk6ERXKHnXT==Ke=aZUHQ2
R3
R0
R4
8/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v
F/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v
Z136 L0 17
R5
r1
!s85 0
31
R22
!s107 /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v|
!s90 -reportprogress|300|-vlog01compat|-work|Computer_System|+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules|/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v|
!i113 1
R13
R14
vhps_sdram_p0_acv_hard_io_pads
R21
!i10b 1
!s100 SfJ5bje>CFhFCXN8?j91<1
I1R@MjG3a_kj7FRnM[m;WB2
R3
R0
R4
8/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v
F/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v
R136
R5
r1
!s85 0
31
R22
!s107 /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v|
!s90 -reportprogress|300|-vlog01compat|-work|Computer_System|+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules|/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v|
!i113 1
R13
R14
vhps_sdram_p0_acv_hard_memphy
R21
!i10b 1
!s100 YZmZZ30=2fY45]I4U[QfM1
IOz6jAUZaD[^K>9R3YezW:0
R3
R0
R4
8/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v
F/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v
R11
R5
r1
!s85 0
31
R22
!s107 /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v|
!s90 -reportprogress|300|-vlog01compat|-work|Computer_System|+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules|/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v|
!i113 1
R13
R14
vhps_sdram_p0_acv_ldc
R21
!i10b 1
!s100 SK2LP`?Ld8_6n1Ui2PFoz1
Id:QT[df=C8jI>bYB0cGbQ1
R3
R0
R4
8/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_ldc.v
F/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_ldc.v
R136
R5
r1
!s85 0
31
R22
!s107 /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_ldc.v|
!s90 -reportprogress|300|-vlog01compat|-work|Computer_System|+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules|/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_ldc.v|
!i113 1
R13
R14
vhps_sdram_p0_altdqdqs
R21
!i10b 1
!s100 Xk]PjMGV;<WQjf6YEGK3:1
Ih>h]NKSg1Y:8Z@CHKh9N>2
R3
R0
R4
8/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_altdqdqs.v
F/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_altdqdqs.v
R136
R5
r1
!s85 0
31
R22
!s107 /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_altdqdqs.v|
!s90 -reportprogress|300|-vlog01compat|-work|Computer_System|+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules|/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_altdqdqs.v|
!i113 1
R13
R14
vhps_sdram_p0_clock_pair_generator
R21
!i10b 1
!s100 _R4W?Gz]?;bEWHjnK9ME`1
IC>2FfX`@6VB:8fKieZZVP2
R3
R0
R4
8/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v
F/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v
R51
R5
r1
!s85 0
31
R22
!s107 /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v|
!s90 -reportprogress|300|-vlog01compat|-work|Computer_System|+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules|/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v|
!i113 1
R13
R14
vhps_sdram_p0_generic_ddio
R21
!i10b 1
!s100 MEaB39e4Y6@9cRdAAXSbL3
IHdbc8BUAcg0eSW9?U9_db2
R3
R0
R4
8/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_generic_ddio.v
F/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_generic_ddio.v
R136
R5
r1
!s85 0
31
R22
!s107 /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_generic_ddio.v|
!s90 -reportprogress|300|-vlog01compat|-work|Computer_System|+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules|/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_generic_ddio.v|
!i113 1
R13
R14
vhps_sdram_pll
R1
R15
!i10b 1
!s100 V7c`R[VFgV@fH9Gm07kS;2
I6oJnCLck7YbF12bg58:dQ1
R3
!s105 hps_sdram_pll_sv_unit
S1
R0
R4
8/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_pll.sv
F/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_pll.sv
R42
R5
r1
!s85 0
31
R17
!s107 /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_pll.sv|
!s90 -reportprogress|300|-sv|-work|Computer_System|+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules|/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/synthesis/submodules/hps_sdram_pll.sv|
!i113 1
R7
R8
Xverbosity_pkg
R1
R15
!i10b 1
!s100 1LKXk98oFzia^4f:_THR]1
ISk2;UnNEY1>=:@_G4Qb9G1
VSk2;UnNEY1>=:@_G4Qb9G1
S1
R0
R68
8/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/verbosity_pkg.sv
F/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/verbosity_pkg.sv
L0 61
R5
r1
!s85 0
31
R17
!s107 /home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/verbosity_pkg.sv|
!s90 -reportprogress|300|-sv|-work|Computer_System|+incdir+/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules|/home/matt/de1-soc/DE1-SoC_Computer_15_640_video_only/verilog/Computer_System/simulation/submodules/verbosity_pkg.sv|
!i113 1
R7
R69
