// Seed: 3949477384
module module_0 (
    input tri0 id_0,
    input supply1 id_1,
    input uwire id_2
    , id_7,
    input supply0 id_3,
    input wire id_4,
    input tri1 id_5
);
  parameter id_8 = 1;
endmodule
module module_1 #(
    parameter id_9 = 32'd99
) (
    output tri  id_0,
    input  tri0 id_1,
    output tri0 id_2
    , id_8,
    input  tri0 id_3,
    input  wor  id_4,
    input  tri0 id_5,
    input  tri  id_6
);
  logic _id_9 = id_8;
  module_0 modCall_1 (
      id_1,
      id_5,
      id_5,
      id_1,
      id_6,
      id_4
  );
  wire [1  !=  {  1  {  1  }  } : id_9] id_10;
endmodule
