

================================================================
== Vivado HLS Report for 'p_memmove'
================================================================
* Date:           Sat Jun  3 22:30:13 2017

* Version:        2017.1 (Build 1846317 on Fri Apr 14 19:19:38 MDT 2017)
* Project:        ed25519_ref
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      1.35|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   65|   65|   65|   65|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   64|   64|         2|          -|          -|    32|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 3
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond_i)
3 --> 
	2  / true
* FSM state operations: 

 <State 1>: 0.66ns
ST_1: empty (3)  [1/1] 0.00ns
:0  %empty = call i32 (...)* @_ssdm_op_SpecMemCore([64 x i8]* %dst, [1 x i8]* @p_str12, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str12, i32 -1, [1 x i8]* @p_str12, [1 x i8]* @p_str12, [1 x i8]* @p_str12, [1 x i8]* @p_str12, [1 x i8]* @p_str12)

ST_1: StgValue_5 (4)  [1/1] 0.66ns  loc: ed25519_ref/src/sign.c:15->ed25519_ref/src/sign.c:35
:1  br label %1


 <State 2>: 1.11ns
ST_2: i_i (6)  [1/1] 0.00ns
:0  %i_i = phi i6 [ 0, %0 ], [ %i, %2 ]

ST_2: exitcond_i (7)  [1/1] 0.71ns  loc: ed25519_ref/src/sign.c:15->ed25519_ref/src/sign.c:35
:1  %exitcond_i = icmp eq i6 %i_i, -32

ST_2: empty_244 (8)  [1/1] 0.00ns
:2  %empty_244 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

ST_2: i (9)  [1/1] 1.11ns  loc: ed25519_ref/src/sign.c:15->ed25519_ref/src/sign.c:35
:3  %i = add i6 %i_i, 1

ST_2: StgValue_10 (10)  [1/1] 0.00ns  loc: ed25519_ref/src/sign.c:15->ed25519_ref/src/sign.c:35
:4  br i1 %exitcond_i, label %_memcpy.1.exit, label %2

ST_2: tmp_i (12)  [1/1] 0.00ns  loc: ed25519_ref/src/sign.c:16->ed25519_ref/src/sign.c:35
:0  %tmp_i = zext i6 %i_i to i64

ST_2: src_addr (13)  [1/1] 0.00ns  loc: ed25519_ref/src/sign.c:16->ed25519_ref/src/sign.c:35
:1  %src_addr = getelementptr [32 x i8]* %src, i64 0, i64 %tmp_i

ST_2: src_load (14)  [2/2] 0.68ns  loc: ed25519_ref/src/sign.c:16->ed25519_ref/src/sign.c:35
:2  %src_load = load i8* %src_addr, align 1

ST_2: StgValue_14 (21)  [1/1] 0.00ns  loc: ed25519_ref/src/sign.c:36
_memcpy.1.exit:0  ret void


 <State 3>: 1.35ns
ST_3: src_load (14)  [1/2] 0.68ns  loc: ed25519_ref/src/sign.c:16->ed25519_ref/src/sign.c:35
:2  %src_load = load i8* %src_addr, align 1

ST_3: sum_i (15)  [1/1] 0.05ns  loc: ed25519_ref/src/sign.c:15->ed25519_ref/src/sign.c:35
:3  %sum_i = xor i6 %i_i, -32

ST_3: sum_i_cast (16)  [1/1] 0.00ns  loc: ed25519_ref/src/sign.c:15->ed25519_ref/src/sign.c:35
:4  %sum_i_cast = zext i6 %sum_i to i64

ST_3: dst_addr (17)  [1/1] 0.00ns  loc: ed25519_ref/src/sign.c:16->ed25519_ref/src/sign.c:35
:5  %dst_addr = getelementptr [64 x i8]* %dst, i64 0, i64 %sum_i_cast

ST_3: StgValue_19 (18)  [1/1] 0.68ns  loc: ed25519_ref/src/sign.c:16->ed25519_ref/src/sign.c:35
:6  store i8 %src_load, i8* %dst_addr, align 1

ST_3: StgValue_20 (19)  [1/1] 0.00ns  loc: ed25519_ref/src/sign.c:15->ed25519_ref/src/sign.c:35
:7  br label %1



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 0.656ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', ed25519_ref/src/sign.c:15->ed25519_ref/src/sign.c:35) [6]  (0.656 ns)

 <State 2>: 1.11ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ed25519_ref/src/sign.c:15->ed25519_ref/src/sign.c:35) [6]  (0 ns)
	'add' operation ('i', ed25519_ref/src/sign.c:15->ed25519_ref/src/sign.c:35) [9]  (1.11 ns)

 <State 3>: 1.35ns
The critical path consists of the following:
	'load' operation ('src_load', ed25519_ref/src/sign.c:16->ed25519_ref/src/sign.c:35) on array 'src' [14]  (0.677 ns)
	'store' operation (ed25519_ref/src/sign.c:16->ed25519_ref/src/sign.c:35) of variable 'src_load', ed25519_ref/src/sign.c:16->ed25519_ref/src/sign.c:35 on array 'dst' [18]  (0.677 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
