{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1518836960025 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1518836960025 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "avr_core 10M08SAE144C8GES " "Selected device 10M08SAE144C8GES for design \"avr_core\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1518836960072 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1518836960103 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1518836960103 ""}
{ "Warning" "WMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a54 " "Atom \"inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a54\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Design Software" 0 -1 1518836960134 "|avr_core|inst_mem:inst_mem_0|altsyncram:altsyncram_component|altsyncram_ums3:auto_generated|ram_block1a54"}  } {  } 0 18550 "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." 0 0 "Fitter" 0 -1 1518836960134 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1518836960291 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1518836960306 ""}
{ "Critical Warning" "WFCUDA_FCUDA_SPS_DEVICE_POWER_LIMITATION" "" "Review the PowerPlay Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." {  } {  } 1 16562 "Review the PowerPlay Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." 0 0 "Fitter" 0 -1 1518836960635 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08SAE144C8G " "Device 10M08SAE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1518836960635 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M04SAE144C8G " "Device 10M04SAE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1518836960635 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16SAE144C8G " "Device 10M16SAE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1518836960635 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25SAE144C8G " "Device 10M25SAE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1518836960635 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1518836960635 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ 16 " "Pin ~ALTERA_TMS~ is reserved at location 16" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/17.0/avr_core/" { { 0 { 0 ""} 0 10001 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1518836960650 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ 18 " "Pin ~ALTERA_TCK~ is reserved at location 18" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/17.0/avr_core/" { { 0 { 0 ""} 0 10003 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1518836960650 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ 19 " "Pin ~ALTERA_TDI~ is reserved at location 19" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/17.0/avr_core/" { { 0 { 0 ""} 0 10005 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1518836960650 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ 20 " "Pin ~ALTERA_TDO~ is reserved at location 20" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/17.0/avr_core/" { { 0 { 0 ""} 0 10007 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1518836960650 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ 126 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location 126" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/17.0/avr_core/" { { 0 { 0 ""} 0 10009 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1518836960650 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ 129 " "Pin ~ALTERA_nCONFIG~ is reserved at location 129" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/17.0/avr_core/" { { 0 { 0 ""} 0 10011 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1518836960650 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ 136 " "Pin ~ALTERA_nSTATUS~ is reserved at location 136" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/17.0/avr_core/" { { 0 { 0 ""} 0 10013 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1518836960650 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ 138 " "Pin ~ALTERA_CONF_DONE~ is reserved at location 138" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/17.0/avr_core/" { { 0 { 0 ""} 0 10015 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1518836960650 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1518836960650 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1518836960650 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1518836960650 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1518836960650 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1518836960650 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1518836960650 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1518836960697 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "34 34 " "No exact pin location assignment(s) for 34 pins of 34 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1518836960901 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "avr_core.sdc " "Synopsys Design Constraints File file not found: 'avr_core.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1518836961520 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1518836961520 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1518836961536 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1518836961536 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1518836961552 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock~input (placed in PIN 28 (CLK1n, DIFFIO_RX_L20n, DIFFOUT_L20n, High_Speed)) " "Automatically promoted node clock~input (placed in PIN 28 (CLK1n, DIFFIO_RX_L20n, DIFFOUT_L20n, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1518836961833 ""}  } { { "avr_core.vhd" "" { Text "C:/intelFPGA_lite/17.0/avr_core/avr_core.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/17.0/avr_core/" { { 0 { 0 ""} 0 9996 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1518836961833 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1518836962364 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1518836962364 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1518836962364 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1518836962364 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1518836962380 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1518836962380 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1518836962505 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1518836962505 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1518836962505 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "33 unused 2.5V 1 0 32 " "Number of I/O pins in group: 33 (unused VREF, 2.5V VCCIO, 1 input, 0 output, 32 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1518836962520 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1518836962520 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1518836962520 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 8 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1518836962520 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 6 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1518836962520 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 6 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1518836962520 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 18 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1518836962520 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 7 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1518836962520 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 12 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1518836962520 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 15 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  15 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1518836962520 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 7 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1518836962520 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 13 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1518836962520 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1518836962520 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1518836962520 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1518836962614 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1518836962630 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1518836963302 ""}
{ "Error" "EFITAPI_FITAPI_VPR_STATUS_FAILED_MORE_RAMS_OF_TYPE_NEEDED_THAN_ARE_IN_COMPILATION_DEVICE" "42 M9K " "Selected device has 42 RAM location(s) of type M9K.  However, the current design needs more than 42 to successfully fit" { { "Info" "IFITAPI_FITAPI_VPR_RAM_CELLS_CONSTRAINED_TO_ONE_BLOCK_TYPE" "M9K " "List of RAM cells constrained to M9K locations" { { "Info" "IFITAPI_FITAPI_ATOM_NAME" "inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a54 " "Node \"inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a54\"" {  } { { "db/altsyncram_ums3.tdf" "" { Text "C:/intelFPGA_lite/17.0/avr_core/db/altsyncram_ums3.tdf" 2051 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a54" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518836963380 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a55 " "Node \"inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_ums3.tdf" "" { Text "C:/intelFPGA_lite/17.0/avr_core/db/altsyncram_ums3.tdf" 2088 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a55" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518836963380 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a53 " "Node \"inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a53\"" {  } { { "db/altsyncram_ums3.tdf" "" { Text "C:/intelFPGA_lite/17.0/avr_core/db/altsyncram_ums3.tdf" 2014 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a53" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518836963380 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a52 " "Node \"inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a52\"" {  } { { "db/altsyncram_ums3.tdf" "" { Text "C:/intelFPGA_lite/17.0/avr_core/db/altsyncram_ums3.tdf" 1977 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a52" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518836963380 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a48 " "Node \"inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_ums3.tdf" "" { Text "C:/intelFPGA_lite/17.0/avr_core/db/altsyncram_ums3.tdf" 1829 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a48" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518836963380 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a51 " "Node \"inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a51\"" {  } { { "db/altsyncram_ums3.tdf" "" { Text "C:/intelFPGA_lite/17.0/avr_core/db/altsyncram_ums3.tdf" 1940 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a51" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518836963380 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a50 " "Node \"inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_ums3.tdf" "" { Text "C:/intelFPGA_lite/17.0/avr_core/db/altsyncram_ums3.tdf" 1903 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a50" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518836963380 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a49 " "Node \"inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_ums3.tdf" "" { Text "C:/intelFPGA_lite/17.0/avr_core/db/altsyncram_ums3.tdf" 1866 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a49" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518836963380 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a46 " "Node \"inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_ums3.tdf" "" { Text "C:/intelFPGA_lite/17.0/avr_core/db/altsyncram_ums3.tdf" 1755 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a46" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518836963380 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a47 " "Node \"inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_ums3.tdf" "" { Text "C:/intelFPGA_lite/17.0/avr_core/db/altsyncram_ums3.tdf" 1792 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a47" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518836963380 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a45 " "Node \"inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_ums3.tdf" "" { Text "C:/intelFPGA_lite/17.0/avr_core/db/altsyncram_ums3.tdf" 1718 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a45" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518836963380 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a44 " "Node \"inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_ums3.tdf" "" { Text "C:/intelFPGA_lite/17.0/avr_core/db/altsyncram_ums3.tdf" 1681 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a44" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518836963380 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a40 " "Node \"inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_ums3.tdf" "" { Text "C:/intelFPGA_lite/17.0/avr_core/db/altsyncram_ums3.tdf" 1533 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a40" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518836963380 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a43 " "Node \"inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_ums3.tdf" "" { Text "C:/intelFPGA_lite/17.0/avr_core/db/altsyncram_ums3.tdf" 1644 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a43" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518836963380 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a42 " "Node \"inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_ums3.tdf" "" { Text "C:/intelFPGA_lite/17.0/avr_core/db/altsyncram_ums3.tdf" 1607 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a42" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518836963380 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a41 " "Node \"inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_ums3.tdf" "" { Text "C:/intelFPGA_lite/17.0/avr_core/db/altsyncram_ums3.tdf" 1570 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a41" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518836963380 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a38 " "Node \"inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_ums3.tdf" "" { Text "C:/intelFPGA_lite/17.0/avr_core/db/altsyncram_ums3.tdf" 1459 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a38" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518836963380 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a39 " "Node \"inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_ums3.tdf" "" { Text "C:/intelFPGA_lite/17.0/avr_core/db/altsyncram_ums3.tdf" 1496 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a39" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518836963380 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a37 " "Node \"inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_ums3.tdf" "" { Text "C:/intelFPGA_lite/17.0/avr_core/db/altsyncram_ums3.tdf" 1422 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a37" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518836963380 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a36 " "Node \"inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_ums3.tdf" "" { Text "C:/intelFPGA_lite/17.0/avr_core/db/altsyncram_ums3.tdf" 1385 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a36" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518836963380 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a32 " "Node \"inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_ums3.tdf" "" { Text "C:/intelFPGA_lite/17.0/avr_core/db/altsyncram_ums3.tdf" 1237 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a32" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518836963380 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a35 " "Node \"inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_ums3.tdf" "" { Text "C:/intelFPGA_lite/17.0/avr_core/db/altsyncram_ums3.tdf" 1348 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a35" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518836963380 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a34 " "Node \"inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_ums3.tdf" "" { Text "C:/intelFPGA_lite/17.0/avr_core/db/altsyncram_ums3.tdf" 1311 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a34" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518836963380 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a33 " "Node \"inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_ums3.tdf" "" { Text "C:/intelFPGA_lite/17.0/avr_core/db/altsyncram_ums3.tdf" 1274 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a33" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518836963380 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a62 " "Node \"inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_ums3.tdf" "" { Text "C:/intelFPGA_lite/17.0/avr_core/db/altsyncram_ums3.tdf" 2347 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a62" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518836963380 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a63 " "Node \"inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_ums3.tdf" "" { Text "C:/intelFPGA_lite/17.0/avr_core/db/altsyncram_ums3.tdf" 2384 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a63" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518836963380 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a61 " "Node \"inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_ums3.tdf" "" { Text "C:/intelFPGA_lite/17.0/avr_core/db/altsyncram_ums3.tdf" 2310 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a61" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518836963380 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a60 " "Node \"inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_ums3.tdf" "" { Text "C:/intelFPGA_lite/17.0/avr_core/db/altsyncram_ums3.tdf" 2273 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a60" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518836963380 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a56 " "Node \"inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_ums3.tdf" "" { Text "C:/intelFPGA_lite/17.0/avr_core/db/altsyncram_ums3.tdf" 2125 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a56" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518836963380 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a59 " "Node \"inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_ums3.tdf" "" { Text "C:/intelFPGA_lite/17.0/avr_core/db/altsyncram_ums3.tdf" 2236 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a59" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518836963380 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a58 " "Node \"inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_ums3.tdf" "" { Text "C:/intelFPGA_lite/17.0/avr_core/db/altsyncram_ums3.tdf" 2199 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a58" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518836963380 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a57 " "Node \"inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_ums3.tdf" "" { Text "C:/intelFPGA_lite/17.0/avr_core/db/altsyncram_ums3.tdf" 2162 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a57" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518836963380 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a14 " "Node \"inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_ums3.tdf" "" { Text "C:/intelFPGA_lite/17.0/avr_core/db/altsyncram_ums3.tdf" 571 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a14" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518836963380 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a15 " "Node \"inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_ums3.tdf" "" { Text "C:/intelFPGA_lite/17.0/avr_core/db/altsyncram_ums3.tdf" 608 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a15" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518836963380 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a13 " "Node \"inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_ums3.tdf" "" { Text "C:/intelFPGA_lite/17.0/avr_core/db/altsyncram_ums3.tdf" 534 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a13" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518836963380 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a12 " "Node \"inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_ums3.tdf" "" { Text "C:/intelFPGA_lite/17.0/avr_core/db/altsyncram_ums3.tdf" 497 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a12" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518836963380 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a8 " "Node \"inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_ums3.tdf" "" { Text "C:/intelFPGA_lite/17.0/avr_core/db/altsyncram_ums3.tdf" 349 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a8" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518836963380 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a11 " "Node \"inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_ums3.tdf" "" { Text "C:/intelFPGA_lite/17.0/avr_core/db/altsyncram_ums3.tdf" 460 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a11" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518836963380 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a10 " "Node \"inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_ums3.tdf" "" { Text "C:/intelFPGA_lite/17.0/avr_core/db/altsyncram_ums3.tdf" 423 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a10" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518836963380 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a9 " "Node \"inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_ums3.tdf" "" { Text "C:/intelFPGA_lite/17.0/avr_core/db/altsyncram_ums3.tdf" 386 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a9" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518836963380 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a22 " "Node \"inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_ums3.tdf" "" { Text "C:/intelFPGA_lite/17.0/avr_core/db/altsyncram_ums3.tdf" 867 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a22" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518836963380 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a23 " "Node \"inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_ums3.tdf" "" { Text "C:/intelFPGA_lite/17.0/avr_core/db/altsyncram_ums3.tdf" 904 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a23" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518836963380 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a21 " "Node \"inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_ums3.tdf" "" { Text "C:/intelFPGA_lite/17.0/avr_core/db/altsyncram_ums3.tdf" 830 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a21" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518836963380 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a20 " "Node \"inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_ums3.tdf" "" { Text "C:/intelFPGA_lite/17.0/avr_core/db/altsyncram_ums3.tdf" 793 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a20" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518836963380 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a16 " "Node \"inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_ums3.tdf" "" { Text "C:/intelFPGA_lite/17.0/avr_core/db/altsyncram_ums3.tdf" 645 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a16" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518836963380 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a19 " "Node \"inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_ums3.tdf" "" { Text "C:/intelFPGA_lite/17.0/avr_core/db/altsyncram_ums3.tdf" 756 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a19" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518836963380 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a18 " "Node \"inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_ums3.tdf" "" { Text "C:/intelFPGA_lite/17.0/avr_core/db/altsyncram_ums3.tdf" 719 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a18" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518836963380 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a17 " "Node \"inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_ums3.tdf" "" { Text "C:/intelFPGA_lite/17.0/avr_core/db/altsyncram_ums3.tdf" 682 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a17" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518836963380 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a6 " "Node \"inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_ums3.tdf" "" { Text "C:/intelFPGA_lite/17.0/avr_core/db/altsyncram_ums3.tdf" 275 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a6" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518836963380 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a7 " "Node \"inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_ums3.tdf" "" { Text "C:/intelFPGA_lite/17.0/avr_core/db/altsyncram_ums3.tdf" 312 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a7" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518836963380 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a5 " "Node \"inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_ums3.tdf" "" { Text "C:/intelFPGA_lite/17.0/avr_core/db/altsyncram_ums3.tdf" 238 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a5" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518836963380 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a4 " "Node \"inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_ums3.tdf" "" { Text "C:/intelFPGA_lite/17.0/avr_core/db/altsyncram_ums3.tdf" 201 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a4" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518836963380 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a0 " "Node \"inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_ums3.tdf" "" { Text "C:/intelFPGA_lite/17.0/avr_core/db/altsyncram_ums3.tdf" 53 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a0" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518836963380 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a3 " "Node \"inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_ums3.tdf" "" { Text "C:/intelFPGA_lite/17.0/avr_core/db/altsyncram_ums3.tdf" 164 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a3" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518836963380 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a2 " "Node \"inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_ums3.tdf" "" { Text "C:/intelFPGA_lite/17.0/avr_core/db/altsyncram_ums3.tdf" 127 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a2" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518836963380 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a1 " "Node \"inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_ums3.tdf" "" { Text "C:/intelFPGA_lite/17.0/avr_core/db/altsyncram_ums3.tdf" 90 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a1" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518836963380 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a30 " "Node \"inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_ums3.tdf" "" { Text "C:/intelFPGA_lite/17.0/avr_core/db/altsyncram_ums3.tdf" 1163 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a30" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518836963380 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a31 " "Node \"inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_ums3.tdf" "" { Text "C:/intelFPGA_lite/17.0/avr_core/db/altsyncram_ums3.tdf" 1200 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a31" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518836963380 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a29 " "Node \"inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_ums3.tdf" "" { Text "C:/intelFPGA_lite/17.0/avr_core/db/altsyncram_ums3.tdf" 1126 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a29" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518836963380 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a28 " "Node \"inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_ums3.tdf" "" { Text "C:/intelFPGA_lite/17.0/avr_core/db/altsyncram_ums3.tdf" 1089 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a28" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518836963380 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a24 " "Node \"inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_ums3.tdf" "" { Text "C:/intelFPGA_lite/17.0/avr_core/db/altsyncram_ums3.tdf" 941 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a24" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518836963380 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a27 " "Node \"inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_ums3.tdf" "" { Text "C:/intelFPGA_lite/17.0/avr_core/db/altsyncram_ums3.tdf" 1052 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a27" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518836963380 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a26 " "Node \"inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_ums3.tdf" "" { Text "C:/intelFPGA_lite/17.0/avr_core/db/altsyncram_ums3.tdf" 1015 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a26" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518836963380 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a25 " "Node \"inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_ums3.tdf" "" { Text "C:/intelFPGA_lite/17.0/avr_core/db/altsyncram_ums3.tdf" 978 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inst_mem:inst_mem_0\|altsyncram:altsyncram_component\|altsyncram_ums3:auto_generated\|ram_block1a25" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518836963380 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a54 " "Node \"ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a54\"" {  } { { "db/altsyncram_bsq3.tdf" "" { Text "C:/intelFPGA_lite/17.0/avr_core/db/altsyncram_bsq3.tdf" 1945 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a54" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518836963380 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a53 " "Node \"ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a53\"" {  } { { "db/altsyncram_bsq3.tdf" "" { Text "C:/intelFPGA_lite/17.0/avr_core/db/altsyncram_bsq3.tdf" 1910 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a53" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518836963380 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a52 " "Node \"ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a52\"" {  } { { "db/altsyncram_bsq3.tdf" "" { Text "C:/intelFPGA_lite/17.0/avr_core/db/altsyncram_bsq3.tdf" 1875 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a52" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518836963380 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a48 " "Node \"ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_bsq3.tdf" "" { Text "C:/intelFPGA_lite/17.0/avr_core/db/altsyncram_bsq3.tdf" 1735 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a48" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518836963380 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a49 " "Node \"ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_bsq3.tdf" "" { Text "C:/intelFPGA_lite/17.0/avr_core/db/altsyncram_bsq3.tdf" 1770 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a49" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518836963380 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a50 " "Node \"ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_bsq3.tdf" "" { Text "C:/intelFPGA_lite/17.0/avr_core/db/altsyncram_bsq3.tdf" 1805 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a50" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518836963380 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a51 " "Node \"ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a51\"" {  } { { "db/altsyncram_bsq3.tdf" "" { Text "C:/intelFPGA_lite/17.0/avr_core/db/altsyncram_bsq3.tdf" 1840 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a51" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518836963380 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a55 " "Node \"ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_bsq3.tdf" "" { Text "C:/intelFPGA_lite/17.0/avr_core/db/altsyncram_bsq3.tdf" 1980 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a55" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518836963380 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a46 " "Node \"ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_bsq3.tdf" "" { Text "C:/intelFPGA_lite/17.0/avr_core/db/altsyncram_bsq3.tdf" 1665 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a46" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518836963380 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a45 " "Node \"ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_bsq3.tdf" "" { Text "C:/intelFPGA_lite/17.0/avr_core/db/altsyncram_bsq3.tdf" 1630 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a45" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518836963380 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a44 " "Node \"ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_bsq3.tdf" "" { Text "C:/intelFPGA_lite/17.0/avr_core/db/altsyncram_bsq3.tdf" 1595 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a44" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518836963380 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a40 " "Node \"ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_bsq3.tdf" "" { Text "C:/intelFPGA_lite/17.0/avr_core/db/altsyncram_bsq3.tdf" 1455 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a40" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518836963380 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a41 " "Node \"ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_bsq3.tdf" "" { Text "C:/intelFPGA_lite/17.0/avr_core/db/altsyncram_bsq3.tdf" 1490 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a41" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518836963380 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a42 " "Node \"ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_bsq3.tdf" "" { Text "C:/intelFPGA_lite/17.0/avr_core/db/altsyncram_bsq3.tdf" 1525 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a42" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518836963380 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a43 " "Node \"ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_bsq3.tdf" "" { Text "C:/intelFPGA_lite/17.0/avr_core/db/altsyncram_bsq3.tdf" 1560 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a43" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518836963380 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a47 " "Node \"ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_bsq3.tdf" "" { Text "C:/intelFPGA_lite/17.0/avr_core/db/altsyncram_bsq3.tdf" 1700 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a47" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518836963380 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a38 " "Node \"ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_bsq3.tdf" "" { Text "C:/intelFPGA_lite/17.0/avr_core/db/altsyncram_bsq3.tdf" 1385 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a38" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518836963380 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a37 " "Node \"ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_bsq3.tdf" "" { Text "C:/intelFPGA_lite/17.0/avr_core/db/altsyncram_bsq3.tdf" 1350 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a37" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518836963380 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a36 " "Node \"ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_bsq3.tdf" "" { Text "C:/intelFPGA_lite/17.0/avr_core/db/altsyncram_bsq3.tdf" 1315 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a36" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518836963380 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a32 " "Node \"ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_bsq3.tdf" "" { Text "C:/intelFPGA_lite/17.0/avr_core/db/altsyncram_bsq3.tdf" 1175 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a32" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518836963380 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a33 " "Node \"ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_bsq3.tdf" "" { Text "C:/intelFPGA_lite/17.0/avr_core/db/altsyncram_bsq3.tdf" 1210 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a33" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518836963380 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a34 " "Node \"ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_bsq3.tdf" "" { Text "C:/intelFPGA_lite/17.0/avr_core/db/altsyncram_bsq3.tdf" 1245 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a34" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518836963380 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a35 " "Node \"ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_bsq3.tdf" "" { Text "C:/intelFPGA_lite/17.0/avr_core/db/altsyncram_bsq3.tdf" 1280 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a35" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518836963380 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a39 " "Node \"ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_bsq3.tdf" "" { Text "C:/intelFPGA_lite/17.0/avr_core/db/altsyncram_bsq3.tdf" 1420 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a39" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518836963380 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a62 " "Node \"ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_bsq3.tdf" "" { Text "C:/intelFPGA_lite/17.0/avr_core/db/altsyncram_bsq3.tdf" 2225 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a62" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518836963380 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a61 " "Node \"ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_bsq3.tdf" "" { Text "C:/intelFPGA_lite/17.0/avr_core/db/altsyncram_bsq3.tdf" 2190 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a61" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518836963380 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a60 " "Node \"ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_bsq3.tdf" "" { Text "C:/intelFPGA_lite/17.0/avr_core/db/altsyncram_bsq3.tdf" 2155 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a60" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518836963380 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a56 " "Node \"ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_bsq3.tdf" "" { Text "C:/intelFPGA_lite/17.0/avr_core/db/altsyncram_bsq3.tdf" 2015 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a56" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518836963380 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a57 " "Node \"ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_bsq3.tdf" "" { Text "C:/intelFPGA_lite/17.0/avr_core/db/altsyncram_bsq3.tdf" 2050 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a57" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518836963380 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a58 " "Node \"ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_bsq3.tdf" "" { Text "C:/intelFPGA_lite/17.0/avr_core/db/altsyncram_bsq3.tdf" 2085 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a58" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518836963380 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a59 " "Node \"ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_bsq3.tdf" "" { Text "C:/intelFPGA_lite/17.0/avr_core/db/altsyncram_bsq3.tdf" 2120 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a59" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518836963380 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a63 " "Node \"ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_bsq3.tdf" "" { Text "C:/intelFPGA_lite/17.0/avr_core/db/altsyncram_bsq3.tdf" 2260 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a63" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518836963380 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a14 " "Node \"ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_bsq3.tdf" "" { Text "C:/intelFPGA_lite/17.0/avr_core/db/altsyncram_bsq3.tdf" 545 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a14" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518836963380 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a13 " "Node \"ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_bsq3.tdf" "" { Text "C:/intelFPGA_lite/17.0/avr_core/db/altsyncram_bsq3.tdf" 510 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a13" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518836963380 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a12 " "Node \"ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_bsq3.tdf" "" { Text "C:/intelFPGA_lite/17.0/avr_core/db/altsyncram_bsq3.tdf" 475 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a12" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518836963380 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a8 " "Node \"ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_bsq3.tdf" "" { Text "C:/intelFPGA_lite/17.0/avr_core/db/altsyncram_bsq3.tdf" 335 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a8" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518836963380 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a9 " "Node \"ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_bsq3.tdf" "" { Text "C:/intelFPGA_lite/17.0/avr_core/db/altsyncram_bsq3.tdf" 370 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a9" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518836963380 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a10 " "Node \"ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_bsq3.tdf" "" { Text "C:/intelFPGA_lite/17.0/avr_core/db/altsyncram_bsq3.tdf" 405 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a10" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518836963380 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a11 " "Node \"ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_bsq3.tdf" "" { Text "C:/intelFPGA_lite/17.0/avr_core/db/altsyncram_bsq3.tdf" 440 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a11" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518836963380 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a15 " "Node \"ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_bsq3.tdf" "" { Text "C:/intelFPGA_lite/17.0/avr_core/db/altsyncram_bsq3.tdf" 580 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a15" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518836963380 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a22 " "Node \"ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_bsq3.tdf" "" { Text "C:/intelFPGA_lite/17.0/avr_core/db/altsyncram_bsq3.tdf" 825 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a22" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518836963380 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a21 " "Node \"ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_bsq3.tdf" "" { Text "C:/intelFPGA_lite/17.0/avr_core/db/altsyncram_bsq3.tdf" 790 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a21" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518836963380 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a20 " "Node \"ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_bsq3.tdf" "" { Text "C:/intelFPGA_lite/17.0/avr_core/db/altsyncram_bsq3.tdf" 755 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a20" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518836963380 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a16 " "Node \"ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_bsq3.tdf" "" { Text "C:/intelFPGA_lite/17.0/avr_core/db/altsyncram_bsq3.tdf" 615 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a16" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518836963380 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a17 " "Node \"ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_bsq3.tdf" "" { Text "C:/intelFPGA_lite/17.0/avr_core/db/altsyncram_bsq3.tdf" 650 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a17" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518836963380 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a18 " "Node \"ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_bsq3.tdf" "" { Text "C:/intelFPGA_lite/17.0/avr_core/db/altsyncram_bsq3.tdf" 685 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a18" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518836963380 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a19 " "Node \"ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_bsq3.tdf" "" { Text "C:/intelFPGA_lite/17.0/avr_core/db/altsyncram_bsq3.tdf" 720 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a19" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518836963380 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a23 " "Node \"ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_bsq3.tdf" "" { Text "C:/intelFPGA_lite/17.0/avr_core/db/altsyncram_bsq3.tdf" 860 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a23" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518836963380 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a6 " "Node \"ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_bsq3.tdf" "" { Text "C:/intelFPGA_lite/17.0/avr_core/db/altsyncram_bsq3.tdf" 265 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a6" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518836963380 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a5 " "Node \"ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_bsq3.tdf" "" { Text "C:/intelFPGA_lite/17.0/avr_core/db/altsyncram_bsq3.tdf" 230 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a5" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518836963380 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a4 " "Node \"ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_bsq3.tdf" "" { Text "C:/intelFPGA_lite/17.0/avr_core/db/altsyncram_bsq3.tdf" 195 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a4" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518836963380 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a0 " "Node \"ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_bsq3.tdf" "" { Text "C:/intelFPGA_lite/17.0/avr_core/db/altsyncram_bsq3.tdf" 55 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a0" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518836963380 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a1 " "Node \"ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_bsq3.tdf" "" { Text "C:/intelFPGA_lite/17.0/avr_core/db/altsyncram_bsq3.tdf" 90 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a1" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518836963380 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a2 " "Node \"ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_bsq3.tdf" "" { Text "C:/intelFPGA_lite/17.0/avr_core/db/altsyncram_bsq3.tdf" 125 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a2" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518836963380 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a3 " "Node \"ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_bsq3.tdf" "" { Text "C:/intelFPGA_lite/17.0/avr_core/db/altsyncram_bsq3.tdf" 160 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a3" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518836963380 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a7 " "Node \"ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_bsq3.tdf" "" { Text "C:/intelFPGA_lite/17.0/avr_core/db/altsyncram_bsq3.tdf" 300 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a7" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518836963380 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a30 " "Node \"ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_bsq3.tdf" "" { Text "C:/intelFPGA_lite/17.0/avr_core/db/altsyncram_bsq3.tdf" 1105 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a30" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518836963380 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a29 " "Node \"ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_bsq3.tdf" "" { Text "C:/intelFPGA_lite/17.0/avr_core/db/altsyncram_bsq3.tdf" 1070 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a29" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518836963380 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a28 " "Node \"ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_bsq3.tdf" "" { Text "C:/intelFPGA_lite/17.0/avr_core/db/altsyncram_bsq3.tdf" 1035 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a28" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518836963380 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a24 " "Node \"ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_bsq3.tdf" "" { Text "C:/intelFPGA_lite/17.0/avr_core/db/altsyncram_bsq3.tdf" 895 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a24" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518836963380 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a25 " "Node \"ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_bsq3.tdf" "" { Text "C:/intelFPGA_lite/17.0/avr_core/db/altsyncram_bsq3.tdf" 930 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a25" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518836963380 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a26 " "Node \"ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_bsq3.tdf" "" { Text "C:/intelFPGA_lite/17.0/avr_core/db/altsyncram_bsq3.tdf" 965 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a26" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518836963380 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a27 " "Node \"ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_bsq3.tdf" "" { Text "C:/intelFPGA_lite/17.0/avr_core/db/altsyncram_bsq3.tdf" 1000 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a27" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518836963380 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a31 " "Node \"ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_bsq3.tdf" "" { Text "C:/intelFPGA_lite/17.0/avr_core/db/altsyncram_bsq3.tdf" 1140 2 0 } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram0:ram_0_0\|altsyncram:altsyncram_component\|altsyncram_bsq3:auto_generated\|ram_block1a31" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1518836963380 ""}  } {  } 0 170057 "List of RAM cells constrained to %1!s! locations" 0 0 "Design Software" 0 -1 1518836963380 ""}  } { { "c:/intelfpga_lite/17.0/quartus/common/advisors/oa_resource_table.xml" "" { Advisor "C:/intelFPGA_lite/17.0/avr_core/" "MEM" } }  } 0 170048 "Selected device has %1!d! RAM location(s) of type %2!s!.  However, the current design needs more than %1!d! to successfully fit" 0 0 "Fitter" 0 -1 1518836963380 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1518836963380 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.03 " "Total time spent on timing analysis during the Fitter is 0.03 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1518836963380 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1518836965239 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "8 " "Following 8 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "portB\[0\] a permanently enabled " "Pin portB\[0\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { portB[0] } } } { "avr_core.vhd" "" { Text "C:/intelFPGA_lite/17.0/avr_core/avr_core.vhd" 215 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/17.0/avr_core/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1518836965239 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "portB\[1\] a permanently enabled " "Pin portB\[1\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { portB[1] } } } { "avr_core.vhd" "" { Text "C:/intelFPGA_lite/17.0/avr_core/avr_core.vhd" 215 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/17.0/avr_core/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1518836965239 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "portB\[2\] a permanently enabled " "Pin portB\[2\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { portB[2] } } } { "avr_core.vhd" "" { Text "C:/intelFPGA_lite/17.0/avr_core/avr_core.vhd" 215 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/17.0/avr_core/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1518836965239 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "portB\[3\] a permanently enabled " "Pin portB\[3\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { portB[3] } } } { "avr_core.vhd" "" { Text "C:/intelFPGA_lite/17.0/avr_core/avr_core.vhd" 215 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/17.0/avr_core/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1518836965239 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "portB\[4\] a permanently enabled " "Pin portB\[4\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { portB[4] } } } { "avr_core.vhd" "" { Text "C:/intelFPGA_lite/17.0/avr_core/avr_core.vhd" 215 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/17.0/avr_core/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1518836965239 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "portB\[5\] a permanently enabled " "Pin portB\[5\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { portB[5] } } } { "avr_core.vhd" "" { Text "C:/intelFPGA_lite/17.0/avr_core/avr_core.vhd" 215 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/17.0/avr_core/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1518836965239 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "portB\[6\] a permanently enabled " "Pin portB\[6\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { portB[6] } } } { "avr_core.vhd" "" { Text "C:/intelFPGA_lite/17.0/avr_core/avr_core.vhd" 215 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/17.0/avr_core/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1518836965239 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "portB\[7\] a permanently enabled " "Pin portB\[7\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { portB[7] } } } { "avr_core.vhd" "" { Text "C:/intelFPGA_lite/17.0/avr_core/avr_core.vhd" 215 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/17.0/avr_core/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1518836965239 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1518836965239 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/17.0/avr_core/output_files/avr_core.fit.smsg " "Generated suppressed messages file C:/intelFPGA_lite/17.0/avr_core/output_files/avr_core.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1518836965474 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 2 s 8 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 2 errors, 8 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1369 " "Peak virtual memory: 1369 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1518836965771 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Feb 17 12:09:25 2018 " "Processing ended: Sat Feb 17 12:09:25 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1518836965771 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1518836965771 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1518836965771 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1518836965771 ""}
