// Seed: 1938846072
module module_0 (
    input supply0 id_0,
    input supply1 id_1,
    output wand id_2,
    output wor id_3,
    output tri1 id_4,
    input tri id_5,
    input wand id_6,
    input supply1 id_7,
    output tri id_8,
    output supply1 id_9,
    output supply0 id_10,
    output wor id_11,
    output wire id_12,
    output wand id_13,
    input tri id_14,
    input uwire id_15,
    input uwire id_16,
    input wor id_17,
    input supply1 id_18,
    input wand id_19,
    output wire id_20,
    output wand id_21,
    input tri id_22
);
endmodule
module module_1 (
    input wire id_0,
    output wire id_1,
    output wor id_2,
    input tri0 id_3,
    input supply1 id_4,
    input supply0 id_5,
    input supply1 id_6,
    input tri0 id_7,
    input wand id_8,
    input supply0 id_9,
    input wand id_10,
    input tri id_11,
    output tri1 id_12,
    input supply1 id_13
);
  module_0(
      id_8,
      id_10,
      id_12,
      id_12,
      id_2,
      id_9,
      id_6,
      id_13,
      id_12,
      id_2,
      id_12,
      id_2,
      id_2,
      id_1,
      id_11,
      id_4,
      id_6,
      id_3,
      id_13,
      id_3,
      id_12,
      id_12,
      id_10
  );
  wire id_15;
  assign id_12 = id_7;
  wire id_16;
endmodule
