var pairs =
{
"back":{"annotation":1}
,"annotation":{"process":1,"substitutes":1}
,"process":{"adding":1,"diamond\u2019s":1,"view":1}
,"adding":{"post-route":1}
,"post-route":{"timing":1}
,"timing":{"delays":1,"simulation":1}
,"delays":{"post-layout":1,"estimated":1,"parasitic":1,"netlist":1}
,"post-layout":{"netlist":1,"timing":1}
,"netlist":{"preparation":1}
,"preparation":{"post-layout":1}
,"simulation":{"implementation":1,"functional":1,"stop":1}
,"implementation":{"logic":1}
,"logic":{"path":1,"interconnections":1,"programs":1,"functions":1,"physical":1,"serially":1}
,"path":{"delays":1}
,"estimated":{"actual":1,"delays":1}
,"actual":{"wiring":1,"delays":1}
,"wiring":{"delays":1}
,"parasitic":{"resistance":1}
,"resistance":{"capacitance":1}
,"capacitance":{"cannot":1}
,"cannot":{"known":1}
,"known":{"until":1}
,"until":{"placement":1,"name":1}
,"placement":{"routing":1}
,"routing":{"performed":1}
,"performed":{"back":1,"selected":1}
,"substitutes":{"actual":1}
,"backplane":{"circuit":1}
,"circuit":{"board":1,"terms":1,"description":1,"used":1}
,"board":{"containing":1,"level":1}
,"containing":{"circuitry":1}
,"circuitry":{"sockets":1,"example":1,"except":1,"replace":1,"configured":1}
,"sockets":{"additional":1}
,"additional":{"electronic":1}
,"electronic":{"devices":1,"assemblies":1,"design":1}
,"devices":{"circuits":1}
,"circuits":{"boards":1,"higher":1}
,"boards":{"cards":1}
,"cards":{"plugged":1}
,"bank":{"arrangement":1}
,"arrangement":{"identical":1}
,"identical":{"hardware":1}
,"hardware":{"components":1}
,"components":{"electrically":1,"reports":1,"components":1,"design":1,"run":1}
,"electrically":{"connected":1}
,"connected":{"pads":1}
,"behavioral":{"design":1,"simulation":1}
,"design":{"technology-independent":1,"incorporates":1,"method":1,"configuration":1,"form":1,"defining":1,"hierarchical":1,"check":1,"block":1,"whole":1,"design":1,"strategy":1,"independently":1,"attaching":1}
,"technology-independent":{"text-based":1}
,"text-based":{"design":1}
,"incorporates":{"high-level":1}
,"high-level":{"functionality":1,"information":1}
,"functionality":{"high-level":1}
,"information":{"flow":1,"physical":1,"files":1}
,"method":{"method":1,"defining":1,"testing":1,"observing":1}
,"defining":{"circuit":1,"internal":1}
,"terms":{"textual":1}
,"textual":{"language":1}
,"language":{"rather":1,"ieee":1,"used":1}
,"rather":{"schematic":1}
,"schematic":{"interconnected":1,"symbol":1,"allow":1,"fit":1,"representation":1,"pin":1,"hdl":1,"bus":1,"editor":1}
,"interconnected":{"symbols":1}
,"functional":{"simulation":1}
,"ber":{"abbreviation":1,"monitoring":1}
,"abbreviation":{"bit":1,"bidirectional":1,"boundary":1}
,"bit":{"error":1,"file":1,"images":1}
,"error":{"ratio":1}
,"ratio":{"rate":1}
,"rate":{"number":1}
,"number":{"erroneous":1,"bits":1,"registers":1}
,"erroneous":{"bits":1}
,"bits":{"divided":1,"transmitted":1}
,"divided":{"total":1}
,"total":{"number":1}
,"transmitted":{"received":1}
,"received":{"processed":1}
,"processed":{"stipulated":1}
,"stipulated":{"period":1}
,"period":{"ber":1}
,"monitoring":{"pcs":1}
,"pcs":{"block":1}
,"block":{"functions":1,"symbol":1,"show":1,"indicates":1,"represents":1,"check":1,"modular":1,"modules":1}
,".bgn":{"file":1}
,"file":{"fpga":1,"showing":1,"process":1,"bitgen":1,"binary":1,"used":1,"similar":1,".rbt":1,"input":1}
,"fpga":{"report":1,"device":1,"device-specific":1}
,"report":{"file":1}
,"showing":{"drc":1}
,"drc":{"errors":1,"check":1}
,"errors":{"warnings":1}
,"warnings":{"associated":1}
,"associated":{"generating":1,"target":1,"signals":1}
,"generating":{"bitstream":1}
,"bitstream":{"running":1,"file":1,"data":1,"bit":1,"sequence":1,"configures":1}
,"running":{"bitstream":1}
,"diamond\u2019s":{"process":1}
,"view":{"generates":1,"program":1}
,"generates":{"file":1}
,"bidi":{"abbreviation":1}
,"bidirectional":{"signal":1}
,"signal":{"port":1,"states":1,"enters":1}
,"port":{"act":1,"tap":1}
,"act":{"either":1}
,"either":{"input":1}
,"input":{"output":1,"produces":1}
,"binary":{"refers":1,"encoding":1,"configuration":1,"data":1}
,"refers":{"base":1}
,"base":{"numbering":1}
,"numbering":{"system":1}
,"encoding":{"type":1,"uses":1}
,"type":{"state":1,"high-speed":1}
,"state":{"machine":1,"test":1}
,"machine":{"encoding":1,"register":1}
,"uses":{"minimum":1}
,"minimum":{"number":1}
,"registers":{"encode":1,"control":1,"primary":1}
,"encode":{"machine":1}
,"register":{"used":1}
,"used":{"maximum":1,"program":1,"simplify":1,"documentation":1,"indicate":1,"describe":1,"insulate":1,"connect":1}
,"maximum":{"capability":1}
,".bit":{"file":1}
,"configuration":{"bitstream":1,"information":1}
,"data":{"file":1,"equivalent":1,"contains":1,"registers":1,"transmission":1,"place":1}
,"program":{"fpga":1,"converts":1,"takes":1,"certain":1,"functions":1}
,"device":{"file":1,"downloaded":1,"bitstream":1,"states":1,"read":1}
,"similar":{"raw":1}
,"raw":{"bit":1}
,"bitgen":{"command-line":1}
,"command-line":{"program":1}
,"converts":{"fully":1}
,"fully":{"routed":1}
,"routed":{"physical":1}
,"physical":{"design":1,"drc":1,"pin":1}
,"equivalent":{"bitstream":1}
,"takes":{"fully":1}
,"form":{"circuit":1}
,"description":{".ncd":1,"language":1}
,".ncd":{"file":1}
,"produces":{"configuration":1}
,"sequence":{"binary":1}
,"contains":{"configuration":1}
,"internal":{"logic":1}
,"interconnections":{"fpga":1,"ics":1}
,"device-specific":{"information":1}
,"files":{"associated":1}
,"target":{"device":1}
,"downloaded":{"device":1}
,"configures":{"logic":1}
,"programs":{"device":1}
,"states":{"device":1,"used":1}
,"read":{"back":1}
,"symbol":{"represents":1,"sheet":1,"underlying":1,"without":1,"schematic":1}
,"represents":{"lower-level":1,"schematic":1}
,"lower-level":{"circuitry":1}
,"example":{"group":1,"tristate":1}
,"group":{"logic":1}
,"functions":{"schematic":1,"expected":1}
,"sheet":{"block":1,"blocks":1,"four":1}
,"show":{"details":1}
,"details":{"circuitry":1}
,"except":{"pins":1}
,"pins":{"blocks":1,"control":1}
,"blocks":{"often":1,"usually":1,"composite":1}
,"often":{"used":1,"needed":1}
,"simplify":{"complex":1}
,"complex":{"schematic":1}
,"allow":{"large":1}
,"large":{"schematic":1}
,"fit":{"single":1}
,"single":{"sheet":1,"design":1,"designer":1,"wire":1}
,"usually":{"represent":1}
,"represent":{"repeated":1}
,"repeated":{"sections":1}
,"sections":{"circuitry":1}
,"replace":{"part":1}
,"part":{"schematic":1}
,"representation":{"schematic":1}
,"four":{"types":1,"dedicated":1}
,"types":{"blocks":1}
,"composite":{"block":1}
,"indicates":{"design":1}
,"hierarchical":{"module":1}
,"module":{"block":1,"next-lower":1}
,"underlying":{"schematic":1}
,"pin":{"block":1,"annotate":1,"connections":1,"pin":1,"used":1}
,"annotate":{"block":1}
,"without":{"electrical":1}
,"electrical":{"connectivity":1}
,"connectivity":{"used":1}
,"documentation":{"graphics":1}
,"check":{"physical":1,"epic":1,"components":1,"performs":1,"separately":1,"overloading":1}
,"epic":{"software":1}
,"software":{"examines":1}
,"examines":{"placed":1}
,"placed":{"unplaced":1}
,"unplaced":{"components":1}
,"reports":{"problems":1}
,"problems":{"logic":1}
,"connections":{"programming":1}
,"programming":{"performed":1}
,"selected":{"components":1}
,"performs":{"extra":1}
,"extra":{"tests":1}
,"tests":{"design":1}
,"whole":{"example":1}
,"tristate":{"buffers":1}
,"buffers":{"sharing":1}
,"sharing":{"long":1}
,"long":{"lines":1}
,"lines":{"oscillator":1}
,"oscillator":{"circuitry":1}
,"configured":{"correctly":1}
,"correctly":{"addition":1}
,"addition":{"checking":1}
,"checking":{"individual":1}
,"individual":{"components":1,"signals":1}
,"run":{"block":1}
,"separately":{"net":1}
,"net":{"check":1}
,"modular":{"design":1}
,"strategy":{"allows":1}
,"allows":{"multiple":1}
,"multiple":{"designers":1,"transfers":1}
,"designers":{"work":1}
,"work":{"parts":1}
,"parts":{"block":1}
,"modules":{"single":1}
,"independently":{"enables":1}
,"enables":{"single":1}
,"designer":{"incremental":1}
,"incremental":{"changes":1}
,"changes":{"minimal":1}
,"minimal":{"impact":1}
,"impact":{"portions":1}
,"portions":{"design":1,"chip":1}
,"hdl":{"module":1}
,"next-lower":{"level":1}
,"level":{"hierarchy":1,"inserting":1}
,"boundary":{"scan":1}
,"scan":{"method":1,"test":1,"output":1,"architecture":1,"description":1,"testing":1}
,"testing":{"electronic":1,"chip":1}
,"assemblies":{"board":1}
,"inserting":{"registers":1}
,"control":{"logic":1,"described":1}
,"serially":{"scan":1}
,"test":{"patterns":1,"access":1,"environment":1}
,"patterns":{"scan":1}
,"output":{"data":1}
,"primary":{"objectives":1}
,"objectives":{"testing":1}
,"chip":{"signals":1}
,"signals":{"interconnections":1,"standard":1,"electronic":1,"within":1}
,"ics":{"method":1}
,"observing":{"controlling":1}
,"controlling":{"new":1}
,"new":{"chip":1}
,"standard":{"interface":1}
,"interface":{"called":1}
,"called":{"test":1}
,"access":{"port":1}
,"tap":{"boundary":1,"single":1,"point":1}
,"architecture":{"includes":1}
,"includes":{"four":1}
,"dedicated":{"pins":1}
,"described":{"ieee":1}
,"ieee":{"spec":1,"language":1}
,"spec":{"1149.1":1}
,"breakpoints":{"combination":1}
,"combination":{"signal":1}
,"indicate":{"simulation":1}
,"stop":{"enable":1,"program":1}
,"enable":{"stop":1}
,"certain":{"points":1}
,"points":{"examine":1}
,"examine":{"current":1}
,"current":{"state":1,"levels":1}
,"environment":{"determine":1}
,"determine":{"whether":1}
,"whether":{"program":1}
,"bsdl":{"abbreviation":1}
,"describe":{"structures":1}
,"structures":{"boundary":1}
,"buffer":{"isolation":1}
,"isolation":{"circuit":1}
,"insulate":{"sensitive":1}
,"sensitive":{"analog":1}
,"analog":{"digital":1}
,"digital":{"circuits":1}
,"higher":{"power":1,"current":1}
,"power":{"levels":1}
,"levels":{"higher":1,"portions":1}
,"burst":{"mode":1}
,"mode":{"type":1}
,"high-speed":{"data":1}
,"transmission":{"multiple":1}
,"transfers":{"data":1}
,"place":{"master":1}
,"master":{"slave":1}
,"slave":{"within":1}
,"within":{"bus":1}
,"bus":{"transaction":1,"named":1,"tap":1,"schematic":1,"looks":1,"individual":1,"tapped":1,"often":1,"pin":1,"symbol":1}
,"named":{"collection":1}
,"collection":{"two":1}
,"two":{"wires":1}
,"wires":{"buses":1}
,"buses":{"carry":1}
,"carry":{"closely":1}
,"closely":{"associated":1}
,"attaching":{"bus":1}
,"wire":{"promotes":1,"bus":1,"displayed":1}
,"promotes":{"wire":1}
,"looks":{"single":1}
,"displayed":{"different":1}
,"different":{"color":1}
,"color":{"color":1,"appear":1}
,"appear":{"until":1}
,"name":{"bus":1}
,"tapped":{"point":1}
,"point":{"along":1,"signal":1}
,"along":{"bus":1}
,"needed":{"schematic":1}
,"editor":{"check":1}
,"overloading":{"bus":1}
,"connect":{"bus":1}
,"enters":{"exits":1}
,"exits":{"bus":1}
}
;Search.control.loadWordPairs(pairs);
