// Seed: 1197040363
module module_0 (
    input wor id_0
);
  wire id_2;
  module_2 modCall_1 ();
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input uwire id_0
);
  supply1 id_2;
  module_0 modCall_1 (id_0);
  uwire id_3 = -1 - id_2;
  id_4(
      -1, 1
  );
endmodule
module module_2 #(
    parameter id_3 = 32'd57
) ();
  tri1 id_1;
  assign id_2 = 1;
  defparam id_3 = -1;
  always @(negedge -1 or id_2) id_1 = id_1;
  assign module_0.id_0 = 0;
  assign id_1 = 1;
  assign module_3.type_1 = 0;
endmodule
module module_3 (
    output uwire id_0,
    output tri1 id_1,
    input supply0 id_2,
    input wor id_3,
    input wor id_4,
    input wire id_5,
    input tri id_6,
    output supply1 id_7
);
  wire  id_9;
  wire  id_10;
  uwire id_11 = id_3, id_12;
  module_2 modCall_1 ();
endmodule
