INFO: [VRFC 10-2263] Analyzing Verilog file "H:/Vivado_fpga/PROJECTS/MemoryController/MemoryController.srcs/sources_1/new/MemoryController.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MemoryController
INFO: [VRFC 10-2263] Analyzing Verilog file "H:/Vivado_fpga/PROJECTS/MemoryController/MemoryController.srcs/sim_1/new/tb_MemoryController.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MemoryController
