Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Thu May 11 16:47:02 2023
| Host         : DESKTOP-3VPPBLD running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file lab05_timing_summary_routed.rpt -rpx lab05_timing_summary_routed.rpx
| Design       : lab05
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 64 register/latch pins with no clock driven by root clock pin: u_clk50mhz/pulse_reg/Q (HIGH)

 There are 195 register/latch pins with no clock driven by root clock pin: u_clk60hz/pulse_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 663 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.005        0.000                      0                  129        0.100        0.000                      0                  129        4.500        0.000                       0                    67  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 4.005        0.000                      0                  129        0.100        0.000                      0                  129        4.500        0.000                       0                    67  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        4.005ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.100ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.005ns  (required time - arrival time)
  Source:                 u_clk60hz/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk60hz/count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.251ns  (logic 1.138ns (21.671%)  route 4.113ns (78.329%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns = ( 14.952 - 10.000 ) 
    Source Clock Delay      (SCD):    5.416ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.654     5.416    u_clk60hz/clk_IBUF_BUFG
    SLICE_X50Y48         FDRE                                         r  u_clk60hz/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDRE (Prop_fdre_C_Q)         0.518     5.934 f  u_clk60hz/count_reg[16]/Q
                         net (fo=2, routed)           0.677     6.612    u_clk60hz/count_reg_n_0_[16]
    SLICE_X51Y48         LUT4 (Prop_lut4_I3_O)        0.124     6.736 f  u_clk60hz/count[0]_i_9/O
                         net (fo=1, routed)           0.401     7.137    u_clk60hz/count[0]_i_9_n_0
    SLICE_X51Y47         LUT5 (Prop_lut5_I4_O)        0.124     7.261 f  u_clk60hz/count[0]_i_7/O
                         net (fo=1, routed)           0.405     7.666    u_clk60hz/count[0]_i_7_n_0
    SLICE_X51Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.790 f  u_clk60hz/count[0]_i_3/O
                         net (fo=1, routed)           0.687     8.478    u_clk60hz/count[0]_i_3_n_0
    SLICE_X51Y50         LUT6 (Prop_lut6_I0_O)        0.124     8.602 f  u_clk60hz/count[0]_i_2/O
                         net (fo=3, routed)           0.969     9.571    u_clk60hz/count[0]_i_2_n_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I1_O)        0.124     9.695 r  u_clk60hz/count[31]_i_1__0/O
                         net (fo=31, routed)          0.973    10.668    u_clk60hz/pulse
    SLICE_X50Y50         FDRE                                         r  u_clk60hz/count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.470    14.952    u_clk60hz/clk_IBUF_BUFG
    SLICE_X50Y50         FDRE                                         r  u_clk60hz/count_reg[21]/C
                         clock pessimism              0.280    15.232    
                         clock uncertainty           -0.035    15.197    
    SLICE_X50Y50         FDRE (Setup_fdre_C_R)       -0.524    14.673    u_clk60hz/count_reg[21]
  -------------------------------------------------------------------
                         required time                         14.673    
                         arrival time                         -10.668    
  -------------------------------------------------------------------
                         slack                                  4.005    

Slack (MET) :             4.005ns  (required time - arrival time)
  Source:                 u_clk60hz/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk60hz/count_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.251ns  (logic 1.138ns (21.671%)  route 4.113ns (78.329%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns = ( 14.952 - 10.000 ) 
    Source Clock Delay      (SCD):    5.416ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.654     5.416    u_clk60hz/clk_IBUF_BUFG
    SLICE_X50Y48         FDRE                                         r  u_clk60hz/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDRE (Prop_fdre_C_Q)         0.518     5.934 f  u_clk60hz/count_reg[16]/Q
                         net (fo=2, routed)           0.677     6.612    u_clk60hz/count_reg_n_0_[16]
    SLICE_X51Y48         LUT4 (Prop_lut4_I3_O)        0.124     6.736 f  u_clk60hz/count[0]_i_9/O
                         net (fo=1, routed)           0.401     7.137    u_clk60hz/count[0]_i_9_n_0
    SLICE_X51Y47         LUT5 (Prop_lut5_I4_O)        0.124     7.261 f  u_clk60hz/count[0]_i_7/O
                         net (fo=1, routed)           0.405     7.666    u_clk60hz/count[0]_i_7_n_0
    SLICE_X51Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.790 f  u_clk60hz/count[0]_i_3/O
                         net (fo=1, routed)           0.687     8.478    u_clk60hz/count[0]_i_3_n_0
    SLICE_X51Y50         LUT6 (Prop_lut6_I0_O)        0.124     8.602 f  u_clk60hz/count[0]_i_2/O
                         net (fo=3, routed)           0.969     9.571    u_clk60hz/count[0]_i_2_n_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I1_O)        0.124     9.695 r  u_clk60hz/count[31]_i_1__0/O
                         net (fo=31, routed)          0.973    10.668    u_clk60hz/pulse
    SLICE_X50Y50         FDRE                                         r  u_clk60hz/count_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.470    14.952    u_clk60hz/clk_IBUF_BUFG
    SLICE_X50Y50         FDRE                                         r  u_clk60hz/count_reg[22]/C
                         clock pessimism              0.280    15.232    
                         clock uncertainty           -0.035    15.197    
    SLICE_X50Y50         FDRE (Setup_fdre_C_R)       -0.524    14.673    u_clk60hz/count_reg[22]
  -------------------------------------------------------------------
                         required time                         14.673    
                         arrival time                         -10.668    
  -------------------------------------------------------------------
                         slack                                  4.005    

Slack (MET) :             4.005ns  (required time - arrival time)
  Source:                 u_clk60hz/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk60hz/count_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.251ns  (logic 1.138ns (21.671%)  route 4.113ns (78.329%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns = ( 14.952 - 10.000 ) 
    Source Clock Delay      (SCD):    5.416ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.654     5.416    u_clk60hz/clk_IBUF_BUFG
    SLICE_X50Y48         FDRE                                         r  u_clk60hz/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDRE (Prop_fdre_C_Q)         0.518     5.934 f  u_clk60hz/count_reg[16]/Q
                         net (fo=2, routed)           0.677     6.612    u_clk60hz/count_reg_n_0_[16]
    SLICE_X51Y48         LUT4 (Prop_lut4_I3_O)        0.124     6.736 f  u_clk60hz/count[0]_i_9/O
                         net (fo=1, routed)           0.401     7.137    u_clk60hz/count[0]_i_9_n_0
    SLICE_X51Y47         LUT5 (Prop_lut5_I4_O)        0.124     7.261 f  u_clk60hz/count[0]_i_7/O
                         net (fo=1, routed)           0.405     7.666    u_clk60hz/count[0]_i_7_n_0
    SLICE_X51Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.790 f  u_clk60hz/count[0]_i_3/O
                         net (fo=1, routed)           0.687     8.478    u_clk60hz/count[0]_i_3_n_0
    SLICE_X51Y50         LUT6 (Prop_lut6_I0_O)        0.124     8.602 f  u_clk60hz/count[0]_i_2/O
                         net (fo=3, routed)           0.969     9.571    u_clk60hz/count[0]_i_2_n_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I1_O)        0.124     9.695 r  u_clk60hz/count[31]_i_1__0/O
                         net (fo=31, routed)          0.973    10.668    u_clk60hz/pulse
    SLICE_X50Y50         FDRE                                         r  u_clk60hz/count_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.470    14.952    u_clk60hz/clk_IBUF_BUFG
    SLICE_X50Y50         FDRE                                         r  u_clk60hz/count_reg[23]/C
                         clock pessimism              0.280    15.232    
                         clock uncertainty           -0.035    15.197    
    SLICE_X50Y50         FDRE (Setup_fdre_C_R)       -0.524    14.673    u_clk60hz/count_reg[23]
  -------------------------------------------------------------------
                         required time                         14.673    
                         arrival time                         -10.668    
  -------------------------------------------------------------------
                         slack                                  4.005    

Slack (MET) :             4.005ns  (required time - arrival time)
  Source:                 u_clk60hz/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk60hz/count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.251ns  (logic 1.138ns (21.671%)  route 4.113ns (78.329%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns = ( 14.952 - 10.000 ) 
    Source Clock Delay      (SCD):    5.416ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.654     5.416    u_clk60hz/clk_IBUF_BUFG
    SLICE_X50Y48         FDRE                                         r  u_clk60hz/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDRE (Prop_fdre_C_Q)         0.518     5.934 f  u_clk60hz/count_reg[16]/Q
                         net (fo=2, routed)           0.677     6.612    u_clk60hz/count_reg_n_0_[16]
    SLICE_X51Y48         LUT4 (Prop_lut4_I3_O)        0.124     6.736 f  u_clk60hz/count[0]_i_9/O
                         net (fo=1, routed)           0.401     7.137    u_clk60hz/count[0]_i_9_n_0
    SLICE_X51Y47         LUT5 (Prop_lut5_I4_O)        0.124     7.261 f  u_clk60hz/count[0]_i_7/O
                         net (fo=1, routed)           0.405     7.666    u_clk60hz/count[0]_i_7_n_0
    SLICE_X51Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.790 f  u_clk60hz/count[0]_i_3/O
                         net (fo=1, routed)           0.687     8.478    u_clk60hz/count[0]_i_3_n_0
    SLICE_X51Y50         LUT6 (Prop_lut6_I0_O)        0.124     8.602 f  u_clk60hz/count[0]_i_2/O
                         net (fo=3, routed)           0.969     9.571    u_clk60hz/count[0]_i_2_n_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I1_O)        0.124     9.695 r  u_clk60hz/count[31]_i_1__0/O
                         net (fo=31, routed)          0.973    10.668    u_clk60hz/pulse
    SLICE_X50Y50         FDRE                                         r  u_clk60hz/count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.470    14.952    u_clk60hz/clk_IBUF_BUFG
    SLICE_X50Y50         FDRE                                         r  u_clk60hz/count_reg[24]/C
                         clock pessimism              0.280    15.232    
                         clock uncertainty           -0.035    15.197    
    SLICE_X50Y50         FDRE (Setup_fdre_C_R)       -0.524    14.673    u_clk60hz/count_reg[24]
  -------------------------------------------------------------------
                         required time                         14.673    
                         arrival time                         -10.668    
  -------------------------------------------------------------------
                         slack                                  4.005    

Slack (MET) :             4.014ns  (required time - arrival time)
  Source:                 u_clk60hz/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk60hz/count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.242ns  (logic 1.138ns (21.708%)  route 4.104ns (78.292%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns = ( 14.952 - 10.000 ) 
    Source Clock Delay      (SCD):    5.416ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.654     5.416    u_clk60hz/clk_IBUF_BUFG
    SLICE_X50Y48         FDRE                                         r  u_clk60hz/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDRE (Prop_fdre_C_Q)         0.518     5.934 f  u_clk60hz/count_reg[16]/Q
                         net (fo=2, routed)           0.677     6.612    u_clk60hz/count_reg_n_0_[16]
    SLICE_X51Y48         LUT4 (Prop_lut4_I3_O)        0.124     6.736 f  u_clk60hz/count[0]_i_9/O
                         net (fo=1, routed)           0.401     7.137    u_clk60hz/count[0]_i_9_n_0
    SLICE_X51Y47         LUT5 (Prop_lut5_I4_O)        0.124     7.261 f  u_clk60hz/count[0]_i_7/O
                         net (fo=1, routed)           0.405     7.666    u_clk60hz/count[0]_i_7_n_0
    SLICE_X51Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.790 f  u_clk60hz/count[0]_i_3/O
                         net (fo=1, routed)           0.687     8.478    u_clk60hz/count[0]_i_3_n_0
    SLICE_X51Y50         LUT6 (Prop_lut6_I0_O)        0.124     8.602 f  u_clk60hz/count[0]_i_2/O
                         net (fo=3, routed)           0.969     9.571    u_clk60hz/count[0]_i_2_n_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I1_O)        0.124     9.695 r  u_clk60hz/count[31]_i_1__0/O
                         net (fo=31, routed)          0.964    10.659    u_clk60hz/pulse
    SLICE_X50Y52         FDRE                                         r  u_clk60hz/count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.470    14.952    u_clk60hz/clk_IBUF_BUFG
    SLICE_X50Y52         FDRE                                         r  u_clk60hz/count_reg[29]/C
                         clock pessimism              0.280    15.232    
                         clock uncertainty           -0.035    15.197    
    SLICE_X50Y52         FDRE (Setup_fdre_C_R)       -0.524    14.673    u_clk60hz/count_reg[29]
  -------------------------------------------------------------------
                         required time                         14.673    
                         arrival time                         -10.659    
  -------------------------------------------------------------------
                         slack                                  4.014    

Slack (MET) :             4.014ns  (required time - arrival time)
  Source:                 u_clk60hz/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk60hz/count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.242ns  (logic 1.138ns (21.708%)  route 4.104ns (78.292%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns = ( 14.952 - 10.000 ) 
    Source Clock Delay      (SCD):    5.416ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.654     5.416    u_clk60hz/clk_IBUF_BUFG
    SLICE_X50Y48         FDRE                                         r  u_clk60hz/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDRE (Prop_fdre_C_Q)         0.518     5.934 f  u_clk60hz/count_reg[16]/Q
                         net (fo=2, routed)           0.677     6.612    u_clk60hz/count_reg_n_0_[16]
    SLICE_X51Y48         LUT4 (Prop_lut4_I3_O)        0.124     6.736 f  u_clk60hz/count[0]_i_9/O
                         net (fo=1, routed)           0.401     7.137    u_clk60hz/count[0]_i_9_n_0
    SLICE_X51Y47         LUT5 (Prop_lut5_I4_O)        0.124     7.261 f  u_clk60hz/count[0]_i_7/O
                         net (fo=1, routed)           0.405     7.666    u_clk60hz/count[0]_i_7_n_0
    SLICE_X51Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.790 f  u_clk60hz/count[0]_i_3/O
                         net (fo=1, routed)           0.687     8.478    u_clk60hz/count[0]_i_3_n_0
    SLICE_X51Y50         LUT6 (Prop_lut6_I0_O)        0.124     8.602 f  u_clk60hz/count[0]_i_2/O
                         net (fo=3, routed)           0.969     9.571    u_clk60hz/count[0]_i_2_n_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I1_O)        0.124     9.695 r  u_clk60hz/count[31]_i_1__0/O
                         net (fo=31, routed)          0.964    10.659    u_clk60hz/pulse
    SLICE_X50Y52         FDRE                                         r  u_clk60hz/count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.470    14.952    u_clk60hz/clk_IBUF_BUFG
    SLICE_X50Y52         FDRE                                         r  u_clk60hz/count_reg[30]/C
                         clock pessimism              0.280    15.232    
                         clock uncertainty           -0.035    15.197    
    SLICE_X50Y52         FDRE (Setup_fdre_C_R)       -0.524    14.673    u_clk60hz/count_reg[30]
  -------------------------------------------------------------------
                         required time                         14.673    
                         arrival time                         -10.659    
  -------------------------------------------------------------------
                         slack                                  4.014    

Slack (MET) :             4.014ns  (required time - arrival time)
  Source:                 u_clk60hz/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk60hz/count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.242ns  (logic 1.138ns (21.708%)  route 4.104ns (78.292%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns = ( 14.952 - 10.000 ) 
    Source Clock Delay      (SCD):    5.416ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.654     5.416    u_clk60hz/clk_IBUF_BUFG
    SLICE_X50Y48         FDRE                                         r  u_clk60hz/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDRE (Prop_fdre_C_Q)         0.518     5.934 f  u_clk60hz/count_reg[16]/Q
                         net (fo=2, routed)           0.677     6.612    u_clk60hz/count_reg_n_0_[16]
    SLICE_X51Y48         LUT4 (Prop_lut4_I3_O)        0.124     6.736 f  u_clk60hz/count[0]_i_9/O
                         net (fo=1, routed)           0.401     7.137    u_clk60hz/count[0]_i_9_n_0
    SLICE_X51Y47         LUT5 (Prop_lut5_I4_O)        0.124     7.261 f  u_clk60hz/count[0]_i_7/O
                         net (fo=1, routed)           0.405     7.666    u_clk60hz/count[0]_i_7_n_0
    SLICE_X51Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.790 f  u_clk60hz/count[0]_i_3/O
                         net (fo=1, routed)           0.687     8.478    u_clk60hz/count[0]_i_3_n_0
    SLICE_X51Y50         LUT6 (Prop_lut6_I0_O)        0.124     8.602 f  u_clk60hz/count[0]_i_2/O
                         net (fo=3, routed)           0.969     9.571    u_clk60hz/count[0]_i_2_n_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I1_O)        0.124     9.695 r  u_clk60hz/count[31]_i_1__0/O
                         net (fo=31, routed)          0.964    10.659    u_clk60hz/pulse
    SLICE_X50Y52         FDRE                                         r  u_clk60hz/count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.470    14.952    u_clk60hz/clk_IBUF_BUFG
    SLICE_X50Y52         FDRE                                         r  u_clk60hz/count_reg[31]/C
                         clock pessimism              0.280    15.232    
                         clock uncertainty           -0.035    15.197    
    SLICE_X50Y52         FDRE (Setup_fdre_C_R)       -0.524    14.673    u_clk60hz/count_reg[31]
  -------------------------------------------------------------------
                         required time                         14.673    
                         arrival time                         -10.659    
  -------------------------------------------------------------------
                         slack                                  4.014    

Slack (MET) :             4.173ns  (required time - arrival time)
  Source:                 u_clk60hz/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk60hz/count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.084ns  (logic 1.138ns (22.385%)  route 3.946ns (77.615%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns = ( 14.952 - 10.000 ) 
    Source Clock Delay      (SCD):    5.416ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.654     5.416    u_clk60hz/clk_IBUF_BUFG
    SLICE_X50Y48         FDRE                                         r  u_clk60hz/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDRE (Prop_fdre_C_Q)         0.518     5.934 f  u_clk60hz/count_reg[16]/Q
                         net (fo=2, routed)           0.677     6.612    u_clk60hz/count_reg_n_0_[16]
    SLICE_X51Y48         LUT4 (Prop_lut4_I3_O)        0.124     6.736 f  u_clk60hz/count[0]_i_9/O
                         net (fo=1, routed)           0.401     7.137    u_clk60hz/count[0]_i_9_n_0
    SLICE_X51Y47         LUT5 (Prop_lut5_I4_O)        0.124     7.261 f  u_clk60hz/count[0]_i_7/O
                         net (fo=1, routed)           0.405     7.666    u_clk60hz/count[0]_i_7_n_0
    SLICE_X51Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.790 f  u_clk60hz/count[0]_i_3/O
                         net (fo=1, routed)           0.687     8.478    u_clk60hz/count[0]_i_3_n_0
    SLICE_X51Y50         LUT6 (Prop_lut6_I0_O)        0.124     8.602 f  u_clk60hz/count[0]_i_2/O
                         net (fo=3, routed)           0.969     9.571    u_clk60hz/count[0]_i_2_n_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I1_O)        0.124     9.695 r  u_clk60hz/count[31]_i_1__0/O
                         net (fo=31, routed)          0.805    10.500    u_clk60hz/pulse
    SLICE_X50Y51         FDRE                                         r  u_clk60hz/count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.470    14.952    u_clk60hz/clk_IBUF_BUFG
    SLICE_X50Y51         FDRE                                         r  u_clk60hz/count_reg[25]/C
                         clock pessimism              0.280    15.232    
                         clock uncertainty           -0.035    15.197    
    SLICE_X50Y51         FDRE (Setup_fdre_C_R)       -0.524    14.673    u_clk60hz/count_reg[25]
  -------------------------------------------------------------------
                         required time                         14.673    
                         arrival time                         -10.500    
  -------------------------------------------------------------------
                         slack                                  4.173    

Slack (MET) :             4.173ns  (required time - arrival time)
  Source:                 u_clk60hz/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk60hz/count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.084ns  (logic 1.138ns (22.385%)  route 3.946ns (77.615%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns = ( 14.952 - 10.000 ) 
    Source Clock Delay      (SCD):    5.416ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.654     5.416    u_clk60hz/clk_IBUF_BUFG
    SLICE_X50Y48         FDRE                                         r  u_clk60hz/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDRE (Prop_fdre_C_Q)         0.518     5.934 f  u_clk60hz/count_reg[16]/Q
                         net (fo=2, routed)           0.677     6.612    u_clk60hz/count_reg_n_0_[16]
    SLICE_X51Y48         LUT4 (Prop_lut4_I3_O)        0.124     6.736 f  u_clk60hz/count[0]_i_9/O
                         net (fo=1, routed)           0.401     7.137    u_clk60hz/count[0]_i_9_n_0
    SLICE_X51Y47         LUT5 (Prop_lut5_I4_O)        0.124     7.261 f  u_clk60hz/count[0]_i_7/O
                         net (fo=1, routed)           0.405     7.666    u_clk60hz/count[0]_i_7_n_0
    SLICE_X51Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.790 f  u_clk60hz/count[0]_i_3/O
                         net (fo=1, routed)           0.687     8.478    u_clk60hz/count[0]_i_3_n_0
    SLICE_X51Y50         LUT6 (Prop_lut6_I0_O)        0.124     8.602 f  u_clk60hz/count[0]_i_2/O
                         net (fo=3, routed)           0.969     9.571    u_clk60hz/count[0]_i_2_n_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I1_O)        0.124     9.695 r  u_clk60hz/count[31]_i_1__0/O
                         net (fo=31, routed)          0.805    10.500    u_clk60hz/pulse
    SLICE_X50Y51         FDRE                                         r  u_clk60hz/count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.470    14.952    u_clk60hz/clk_IBUF_BUFG
    SLICE_X50Y51         FDRE                                         r  u_clk60hz/count_reg[26]/C
                         clock pessimism              0.280    15.232    
                         clock uncertainty           -0.035    15.197    
    SLICE_X50Y51         FDRE (Setup_fdre_C_R)       -0.524    14.673    u_clk60hz/count_reg[26]
  -------------------------------------------------------------------
                         required time                         14.673    
                         arrival time                         -10.500    
  -------------------------------------------------------------------
                         slack                                  4.173    

Slack (MET) :             4.173ns  (required time - arrival time)
  Source:                 u_clk60hz/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk60hz/count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.084ns  (logic 1.138ns (22.385%)  route 3.946ns (77.615%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns = ( 14.952 - 10.000 ) 
    Source Clock Delay      (SCD):    5.416ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.654     5.416    u_clk60hz/clk_IBUF_BUFG
    SLICE_X50Y48         FDRE                                         r  u_clk60hz/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDRE (Prop_fdre_C_Q)         0.518     5.934 f  u_clk60hz/count_reg[16]/Q
                         net (fo=2, routed)           0.677     6.612    u_clk60hz/count_reg_n_0_[16]
    SLICE_X51Y48         LUT4 (Prop_lut4_I3_O)        0.124     6.736 f  u_clk60hz/count[0]_i_9/O
                         net (fo=1, routed)           0.401     7.137    u_clk60hz/count[0]_i_9_n_0
    SLICE_X51Y47         LUT5 (Prop_lut5_I4_O)        0.124     7.261 f  u_clk60hz/count[0]_i_7/O
                         net (fo=1, routed)           0.405     7.666    u_clk60hz/count[0]_i_7_n_0
    SLICE_X51Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.790 f  u_clk60hz/count[0]_i_3/O
                         net (fo=1, routed)           0.687     8.478    u_clk60hz/count[0]_i_3_n_0
    SLICE_X51Y50         LUT6 (Prop_lut6_I0_O)        0.124     8.602 f  u_clk60hz/count[0]_i_2/O
                         net (fo=3, routed)           0.969     9.571    u_clk60hz/count[0]_i_2_n_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I1_O)        0.124     9.695 r  u_clk60hz/count[31]_i_1__0/O
                         net (fo=31, routed)          0.805    10.500    u_clk60hz/pulse
    SLICE_X50Y51         FDRE                                         r  u_clk60hz/count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.470    14.952    u_clk60hz/clk_IBUF_BUFG
    SLICE_X50Y51         FDRE                                         r  u_clk60hz/count_reg[27]/C
                         clock pessimism              0.280    15.232    
                         clock uncertainty           -0.035    15.197    
    SLICE_X50Y51         FDRE (Setup_fdre_C_R)       -0.524    14.673    u_clk60hz/count_reg[27]
  -------------------------------------------------------------------
                         required time                         14.673    
                         arrival time                         -10.500    
  -------------------------------------------------------------------
                         slack                                  4.173    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 u_clk60hz/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk60hz/count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.560%)  route 0.127ns (25.440%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.557     1.504    u_clk60hz/clk_IBUF_BUFG
    SLICE_X50Y49         FDRE                                         r  u_clk60hz/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y49         FDRE (Prop_fdre_C_Q)         0.164     1.668 r  u_clk60hz/count_reg[19]/Q
                         net (fo=2, routed)           0.127     1.794    u_clk60hz/count_reg_n_0_[19]
    SLICE_X50Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.950 r  u_clk60hz/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.951    u_clk60hz/count0_carry__3_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.004 r  u_clk60hz/count0_carry__4/O[0]
                         net (fo=1, routed)           0.000     2.004    u_clk60hz/count0_carry__4_n_7
    SLICE_X50Y50         FDRE                                         r  u_clk60hz/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.823     2.017    u_clk60hz/clk_IBUF_BUFG
    SLICE_X50Y50         FDRE                                         r  u_clk60hz/count_reg[21]/C
                         clock pessimism             -0.247     1.770    
    SLICE_X50Y50         FDRE (Hold_fdre_C_D)         0.134     1.904    u_clk60hz/count_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           2.004    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 u_clk60hz/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk60hz/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.386ns (75.204%)  route 0.127ns (24.796%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.557     1.504    u_clk60hz/clk_IBUF_BUFG
    SLICE_X50Y49         FDRE                                         r  u_clk60hz/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y49         FDRE (Prop_fdre_C_Q)         0.164     1.668 r  u_clk60hz/count_reg[19]/Q
                         net (fo=2, routed)           0.127     1.794    u_clk60hz/count_reg_n_0_[19]
    SLICE_X50Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.950 r  u_clk60hz/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.951    u_clk60hz/count0_carry__3_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.017 r  u_clk60hz/count0_carry__4/O[2]
                         net (fo=1, routed)           0.000     2.017    u_clk60hz/count0_carry__4_n_5
    SLICE_X50Y50         FDRE                                         r  u_clk60hz/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.823     2.017    u_clk60hz/clk_IBUF_BUFG
    SLICE_X50Y50         FDRE                                         r  u_clk60hz/count_reg[23]/C
                         clock pessimism             -0.247     1.770    
    SLICE_X50Y50         FDRE (Hold_fdre_C_D)         0.134     1.904    u_clk60hz/count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           2.017    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 u_clk60hz/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk60hz/count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.409ns (76.267%)  route 0.127ns (23.733%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.557     1.504    u_clk60hz/clk_IBUF_BUFG
    SLICE_X50Y49         FDRE                                         r  u_clk60hz/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y49         FDRE (Prop_fdre_C_Q)         0.164     1.668 r  u_clk60hz/count_reg[19]/Q
                         net (fo=2, routed)           0.127     1.794    u_clk60hz/count_reg_n_0_[19]
    SLICE_X50Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.950 r  u_clk60hz/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.951    u_clk60hz/count0_carry__3_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.040 r  u_clk60hz/count0_carry__4/O[1]
                         net (fo=1, routed)           0.000     2.040    u_clk60hz/count0_carry__4_n_6
    SLICE_X50Y50         FDRE                                         r  u_clk60hz/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.823     2.017    u_clk60hz/clk_IBUF_BUFG
    SLICE_X50Y50         FDRE                                         r  u_clk60hz/count_reg[22]/C
                         clock pessimism             -0.247     1.770    
    SLICE_X50Y50         FDRE (Hold_fdre_C_D)         0.134     1.904    u_clk60hz/count_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           2.040    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 u_clk60hz/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk60hz/count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.411ns (76.356%)  route 0.127ns (23.644%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.557     1.504    u_clk60hz/clk_IBUF_BUFG
    SLICE_X50Y49         FDRE                                         r  u_clk60hz/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y49         FDRE (Prop_fdre_C_Q)         0.164     1.668 r  u_clk60hz/count_reg[19]/Q
                         net (fo=2, routed)           0.127     1.794    u_clk60hz/count_reg_n_0_[19]
    SLICE_X50Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.950 r  u_clk60hz/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.951    u_clk60hz/count0_carry__3_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.042 r  u_clk60hz/count0_carry__4/O[3]
                         net (fo=1, routed)           0.000     2.042    u_clk60hz/count0_carry__4_n_4
    SLICE_X50Y50         FDRE                                         r  u_clk60hz/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.823     2.017    u_clk60hz/clk_IBUF_BUFG
    SLICE_X50Y50         FDRE                                         r  u_clk60hz/count_reg[24]/C
                         clock pessimism             -0.247     1.770    
    SLICE_X50Y50         FDRE (Hold_fdre_C_D)         0.134     1.904    u_clk60hz/count_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           2.042    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 u_clk60hz/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk60hz/count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.413ns (76.443%)  route 0.127ns (23.557%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.557     1.504    u_clk60hz/clk_IBUF_BUFG
    SLICE_X50Y49         FDRE                                         r  u_clk60hz/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y49         FDRE (Prop_fdre_C_Q)         0.164     1.668 r  u_clk60hz/count_reg[19]/Q
                         net (fo=2, routed)           0.127     1.794    u_clk60hz/count_reg_n_0_[19]
    SLICE_X50Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.950 r  u_clk60hz/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.951    u_clk60hz/count0_carry__3_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.991 r  u_clk60hz/count0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.991    u_clk60hz/count0_carry__4_n_0
    SLICE_X50Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.044 r  u_clk60hz/count0_carry__5/O[0]
                         net (fo=1, routed)           0.000     2.044    u_clk60hz/count0_carry__5_n_7
    SLICE_X50Y51         FDRE                                         r  u_clk60hz/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.823     2.017    u_clk60hz/clk_IBUF_BUFG
    SLICE_X50Y51         FDRE                                         r  u_clk60hz/count_reg[25]/C
                         clock pessimism             -0.247     1.770    
    SLICE_X50Y51         FDRE (Hold_fdre_C_D)         0.134     1.904    u_clk60hz/count_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           2.044    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 u_clk60hz/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk60hz/count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.426ns (76.997%)  route 0.127ns (23.003%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.557     1.504    u_clk60hz/clk_IBUF_BUFG
    SLICE_X50Y49         FDRE                                         r  u_clk60hz/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y49         FDRE (Prop_fdre_C_Q)         0.164     1.668 r  u_clk60hz/count_reg[19]/Q
                         net (fo=2, routed)           0.127     1.794    u_clk60hz/count_reg_n_0_[19]
    SLICE_X50Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.950 r  u_clk60hz/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.951    u_clk60hz/count0_carry__3_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.991 r  u_clk60hz/count0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.991    u_clk60hz/count0_carry__4_n_0
    SLICE_X50Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.057 r  u_clk60hz/count0_carry__5/O[2]
                         net (fo=1, routed)           0.000     2.057    u_clk60hz/count0_carry__5_n_5
    SLICE_X50Y51         FDRE                                         r  u_clk60hz/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.823     2.017    u_clk60hz/clk_IBUF_BUFG
    SLICE_X50Y51         FDRE                                         r  u_clk60hz/count_reg[27]/C
                         clock pessimism             -0.247     1.770    
    SLICE_X50Y51         FDRE (Hold_fdre_C_D)         0.134     1.904    u_clk60hz/count_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           2.057    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 u_clk60hz/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk60hz/count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.449ns (77.915%)  route 0.127ns (22.085%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.557     1.504    u_clk60hz/clk_IBUF_BUFG
    SLICE_X50Y49         FDRE                                         r  u_clk60hz/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y49         FDRE (Prop_fdre_C_Q)         0.164     1.668 r  u_clk60hz/count_reg[19]/Q
                         net (fo=2, routed)           0.127     1.794    u_clk60hz/count_reg_n_0_[19]
    SLICE_X50Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.950 r  u_clk60hz/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.951    u_clk60hz/count0_carry__3_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.991 r  u_clk60hz/count0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.991    u_clk60hz/count0_carry__4_n_0
    SLICE_X50Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.080 r  u_clk60hz/count0_carry__5/O[1]
                         net (fo=1, routed)           0.000     2.080    u_clk60hz/count0_carry__5_n_6
    SLICE_X50Y51         FDRE                                         r  u_clk60hz/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.823     2.017    u_clk60hz/clk_IBUF_BUFG
    SLICE_X50Y51         FDRE                                         r  u_clk60hz/count_reg[26]/C
                         clock pessimism             -0.247     1.770    
    SLICE_X50Y51         FDRE (Hold_fdre_C_D)         0.134     1.904    u_clk60hz/count_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           2.080    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 u_clk60hz/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk60hz/count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.451ns (77.991%)  route 0.127ns (22.009%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.557     1.504    u_clk60hz/clk_IBUF_BUFG
    SLICE_X50Y49         FDRE                                         r  u_clk60hz/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y49         FDRE (Prop_fdre_C_Q)         0.164     1.668 r  u_clk60hz/count_reg[19]/Q
                         net (fo=2, routed)           0.127     1.794    u_clk60hz/count_reg_n_0_[19]
    SLICE_X50Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.950 r  u_clk60hz/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.951    u_clk60hz/count0_carry__3_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.991 r  u_clk60hz/count0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.991    u_clk60hz/count0_carry__4_n_0
    SLICE_X50Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.082 r  u_clk60hz/count0_carry__5/O[3]
                         net (fo=1, routed)           0.000     2.082    u_clk60hz/count0_carry__5_n_4
    SLICE_X50Y51         FDRE                                         r  u_clk60hz/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.823     2.017    u_clk60hz/clk_IBUF_BUFG
    SLICE_X50Y51         FDRE                                         r  u_clk60hz/count_reg[28]/C
                         clock pessimism             -0.247     1.770    
    SLICE_X50Y51         FDRE (Hold_fdre_C_D)         0.134     1.904    u_clk60hz/count_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           2.082    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 u_clk60hz/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk60hz/count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.453ns (78.067%)  route 0.127ns (21.933%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.557     1.504    u_clk60hz/clk_IBUF_BUFG
    SLICE_X50Y49         FDRE                                         r  u_clk60hz/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y49         FDRE (Prop_fdre_C_Q)         0.164     1.668 r  u_clk60hz/count_reg[19]/Q
                         net (fo=2, routed)           0.127     1.794    u_clk60hz/count_reg_n_0_[19]
    SLICE_X50Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.950 r  u_clk60hz/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.951    u_clk60hz/count0_carry__3_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.991 r  u_clk60hz/count0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.991    u_clk60hz/count0_carry__4_n_0
    SLICE_X50Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.031 r  u_clk60hz/count0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.031    u_clk60hz/count0_carry__5_n_0
    SLICE_X50Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.084 r  u_clk60hz/count0_carry__6/O[0]
                         net (fo=1, routed)           0.000     2.084    u_clk60hz/count0_carry__6_n_7
    SLICE_X50Y52         FDRE                                         r  u_clk60hz/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.823     2.017    u_clk60hz/clk_IBUF_BUFG
    SLICE_X50Y52         FDRE                                         r  u_clk60hz/count_reg[29]/C
                         clock pessimism             -0.247     1.770    
    SLICE_X50Y52         FDRE (Hold_fdre_C_D)         0.134     1.904    u_clk60hz/count_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           2.084    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 u_clk60hz/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk60hz/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.466ns (78.548%)  route 0.127ns (21.452%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.557     1.504    u_clk60hz/clk_IBUF_BUFG
    SLICE_X50Y49         FDRE                                         r  u_clk60hz/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y49         FDRE (Prop_fdre_C_Q)         0.164     1.668 r  u_clk60hz/count_reg[19]/Q
                         net (fo=2, routed)           0.127     1.794    u_clk60hz/count_reg_n_0_[19]
    SLICE_X50Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.950 r  u_clk60hz/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.951    u_clk60hz/count0_carry__3_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.991 r  u_clk60hz/count0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.991    u_clk60hz/count0_carry__4_n_0
    SLICE_X50Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.031 r  u_clk60hz/count0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.031    u_clk60hz/count0_carry__5_n_0
    SLICE_X50Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.097 r  u_clk60hz/count0_carry__6/O[2]
                         net (fo=1, routed)           0.000     2.097    u_clk60hz/count0_carry__6_n_5
    SLICE_X50Y52         FDRE                                         r  u_clk60hz/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.823     2.017    u_clk60hz/clk_IBUF_BUFG
    SLICE_X50Y52         FDRE                                         r  u_clk60hz/count_reg[31]/C
                         clock pessimism             -0.247     1.770    
    SLICE_X50Y52         FDRE (Hold_fdre_C_D)         0.134     1.904    u_clk60hz/count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           2.097    
  -------------------------------------------------------------------
                         slack                                  0.193    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y49   u_clk50mhz/count_reg[30]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y49   u_clk50mhz/count_reg[31]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y42   u_clk50mhz/count_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y42   u_clk50mhz/count_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y43   u_clk50mhz/count_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y43   u_clk50mhz/count_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y43   u_clk50mhz/count_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y43   u_clk50mhz/count_reg[8]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X49Y44   u_clk50mhz/count_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y43   u_clk50mhz/count_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y43   u_clk50mhz/count_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y43   u_clk50mhz/count_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y43   u_clk50mhz/count_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y44   u_clk50mhz/count_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y46   u_clk50mhz/pulse_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y44   u_clk50mhz/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y44   u_clk50mhz/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y44   u_clk50mhz/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y45   u_clk50mhz/count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y49   u_clk50mhz/count_reg[30]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y49   u_clk50mhz/count_reg[31]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y46   u_clk60hz/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y47   u_clk60hz/count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y47   u_clk60hz/count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y47   u_clk60hz/count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y48   u_clk60hz/count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y48   u_clk60hz/count_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y48   u_clk60hz/count_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y48   u_clk60hz/count_reg[16]/C



