{"Source Block": ["oh/axi/hdl/esaxi_logic.v@530:565@HdlStmProcess", "   // Handle eLink response data\n\n   // always read response data immediately\n   assign emrr_rd_en = ~emrr_empty;\n\n   always @( posedge S_AXI_ACLK ) begin\n      if ( S_AXI_ARESETN == 1'b0 ) begin\n\n         axi_rvalid <= 1'b0;\n         axi_rdata  <= 'd0;\n         axi_rresp  <= 2'd0;\n\n      end else begin\n\n         if( ~emrr_empty ) begin\n\n            axi_rvalid <= 1'b1;\n            axi_rresp  <= 2'd0;\n\n            case( axi_arsize[1:0] )\n\n              2'b00: axi_rdata <= {4{emrr_rd_data[7:0]}};\n              2'b01: axi_rdata <= {2{emrr_rd_data[15:0]}};\n              default: axi_rdata <= emrr_rd_data;\n\n            endcase // case ( axi_araddr[1:0] }...\n\n         end else if( S_AXI_RREADY ) begin // if ( ~emrr_empty )\n\n            axi_rvalid <= 1'b0;\n\n         end\n      end // else: !if( S_AXI_ARESETN == 1'b0 )\n   end // always @ ( posedge S_AXI_ACLK )\n   \nendmodule\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[538, "         axi_rvalid <= 1'b0;\n"], [539, "         axi_rdata  <= 'd0;\n"], [540, "         axi_rresp  <= 2'd0;\n"], [551, "              2'b00: axi_rdata <= {4{emrr_rd_data[7:0]}};\n"], [552, "              2'b01: axi_rdata <= {2{emrr_rd_data[15:0]}};\n"], [553, "              default: axi_rdata <= emrr_rd_data;\n"]], "Add": [[540, "         axi_rvalid       <= 1'b0;\n"], [540, "         axi_rdata[31:0]  <= 32'd0;\n"], [540, "         axi_rresp        <= 2'd0;\n"], [553, "              2'b00: axi_rdata[31:0] <= {4{emrr_rd_data[7:0]}};\n"], [553, "              2'b01: axi_rdata[31:0] <= {2{emrr_rd_data[15:0]}};\n"], [553, "              default: axi_rdata[31:0] <= emrr_rd_data[31:0];\n"]]}}