Analysis & Synthesis report for snake
Sun Apr 28 18:24:06 2024
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |test_top|i2c_ctrl:i2c_ctrl_inst|state_c
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Parameter Settings for User Entity Instance: ws2812_ctrl:ws2812_ctrl_inst
 15. Parameter Settings for User Entity Instance: data_cfg:data_cfg_inst
 16. Parameter Settings for User Entity Instance: my_snake:my_snake_inst
 17. Parameter Settings for User Entity Instance: i2c_ctrl:i2c_ctrl_inst
 18. Parameter Settings for User Entity Instance: counter:counter_inst_2
 19. Port Connectivity Checks: "start_roll:start_roll"
 20. Port Connectivity Checks: "counter:counter_inst_2"
 21. Port Connectivity Checks: "my_snake:my_snake_inst"
 22. Port Connectivity Checks: "data_cfg:data_cfg_inst"
 23. Post-Synthesis Netlist Statistics for Top Partition
 24. Elapsed Time Per Partition
 25. Analysis & Synthesis Messages
 26. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Apr 28 18:24:06 2024           ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Revision Name                      ; snake                                           ;
; Top-level Entity Name              ; test_top                                        ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 499                                             ;
;     Total combinational functions  ; 461                                             ;
;     Dedicated logic registers      ; 184                                             ;
; Total registers                    ; 184                                             ;
; Total pins                         ; 66                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 0                                               ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE6F17C8        ;                    ;
; Top-level entity name                                            ; test_top           ; snake              ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processors 3-16        ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                               ;
+----------------------------------+-----------------+------------------------+----------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path                 ; Library ;
+----------------------------------+-----------------+------------------------+----------------------------------------------+---------+
; ../rtl/start_roll.v              ; yes             ; User Verilog HDL File  ; D:/study/github/FPGA/snake/rtl/start_roll.v  ;         ;
; ../rtl/led_ctrl.v                ; yes             ; User Verilog HDL File  ; D:/study/github/FPGA/snake/rtl/led_ctrl.v    ;         ;
; ../rtl/my_snake.v                ; yes             ; User Verilog HDL File  ; D:/study/github/FPGA/snake/rtl/my_snake.v    ;         ;
; ../rtl/ws2812_ctrl.v             ; yes             ; User Verilog HDL File  ; D:/study/github/FPGA/snake/rtl/ws2812_ctrl.v ;         ;
; ../rtl/test_top.v                ; yes             ; User Verilog HDL File  ; D:/study/github/FPGA/snake/rtl/test_top.v    ;         ;
; ../rtl/paj7620_cfg.v             ; yes             ; User Verilog HDL File  ; D:/study/github/FPGA/snake/rtl/paj7620_cfg.v ;         ;
; ../rtl/i2c_ctrl.v                ; yes             ; User Verilog HDL File  ; D:/study/github/FPGA/snake/rtl/i2c_ctrl.v    ;         ;
; ../rtl/data_cfg.v                ; yes             ; User Verilog HDL File  ; D:/study/github/FPGA/snake/rtl/data_cfg.v    ;         ;
; ../rtl/counter.v                 ; yes             ; User Verilog HDL File  ; D:/study/github/FPGA/snake/rtl/counter.v     ;         ;
+----------------------------------+-----------------+------------------------+----------------------------------------------+---------+


+---------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                   ;
+---------------------------------------------+-----------------+
; Resource                                    ; Usage           ;
+---------------------------------------------+-----------------+
; Estimated Total logic elements              ; 499             ;
;                                             ;                 ;
; Total combinational functions               ; 461             ;
; Logic element usage by number of LUT inputs ;                 ;
;     -- 4 input functions                    ; 271             ;
;     -- 3 input functions                    ; 38              ;
;     -- <=2 input functions                  ; 152             ;
;                                             ;                 ;
; Logic elements by mode                      ;                 ;
;     -- normal mode                          ; 358             ;
;     -- arithmetic mode                      ; 103             ;
;                                             ;                 ;
; Total registers                             ; 184             ;
;     -- Dedicated logic registers            ; 184             ;
;     -- I/O registers                        ; 0               ;
;                                             ;                 ;
; I/O pins                                    ; 66              ;
;                                             ;                 ;
; Embedded Multiplier 9-bit elements          ; 0               ;
;                                             ;                 ;
; Maximum fan-out node                        ; sys_rst_n~input ;
; Maximum fan-out                             ; 184             ;
; Total fan-out                               ; 2254            ;
; Average fan-out                             ; 2.90            ;
+---------------------------------------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                ;
+-----------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------+-------------+--------------+
; Compilation Hierarchy Node        ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                    ; Entity Name ; Library Name ;
+-----------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------+-------------+--------------+
; |test_top                         ; 461 (0)             ; 184 (0)                   ; 0           ; 0            ; 0       ; 0         ; 66   ; 0            ; |test_top                              ; test_top    ; work         ;
;    |counter:counter_inst_2|       ; 48 (48)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|counter:counter_inst_2       ; counter     ; work         ;
;    |data_cfg:data_cfg_inst|       ; 62 (62)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|data_cfg:data_cfg_inst       ; data_cfg    ; work         ;
;    |i2c_ctrl:i2c_ctrl_inst|       ; 144 (144)           ; 57 (57)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|i2c_ctrl:i2c_ctrl_inst       ; i2c_ctrl    ; work         ;
;    |led_ctrl:led_ctrl_inst|       ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|led_ctrl:led_ctrl_inst       ; led_ctrl    ; work         ;
;    |my_snake:my_snake_inst|       ; 42 (42)             ; 26 (26)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|my_snake:my_snake_inst       ; my_snake    ; work         ;
;    |paj7620_cfg:paj7620_cfg_inst| ; 86 (86)             ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|paj7620_cfg:paj7620_cfg_inst ; paj7620_cfg ; work         ;
;    |start_roll:start_roll|        ; 2 (2)               ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|start_roll:start_roll        ; start_roll  ; work         ;
;    |ws2812_ctrl:ws2812_ctrl_inst| ; 77 (77)             ; 39 (39)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test_top|ws2812_ctrl:ws2812_ctrl_inst ; ws2812_ctrl ; work         ;
+-----------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |test_top|i2c_ctrl:i2c_ctrl_inst|state_c                                                                                                                                                  ;
+---------------------+--------------+--------------+--------------+--------------+---------------------+---------------+---------------+---------------+--------------------+---------------+--------------+
; Name                ; state_c.STOP ; state_c.NACK ; state_c.WAIT ; state_c.DATA ; state_c.DEVICE_ADDR ; state_c.ACK_3 ; state_c.ACK_2 ; state_c.ACK_1 ; state_c.SLAVE_ADDR ; state_c.START ; state_c.IDLE ;
+---------------------+--------------+--------------+--------------+--------------+---------------------+---------------+---------------+---------------+--------------------+---------------+--------------+
; state_c.IDLE        ; 0            ; 0            ; 0            ; 0            ; 0                   ; 0             ; 0             ; 0             ; 0                  ; 0             ; 0            ;
; state_c.START       ; 0            ; 0            ; 0            ; 0            ; 0                   ; 0             ; 0             ; 0             ; 0                  ; 1             ; 1            ;
; state_c.SLAVE_ADDR  ; 0            ; 0            ; 0            ; 0            ; 0                   ; 0             ; 0             ; 0             ; 1                  ; 0             ; 1            ;
; state_c.ACK_1       ; 0            ; 0            ; 0            ; 0            ; 0                   ; 0             ; 0             ; 1             ; 0                  ; 0             ; 1            ;
; state_c.ACK_2       ; 0            ; 0            ; 0            ; 0            ; 0                   ; 0             ; 1             ; 0             ; 0                  ; 0             ; 1            ;
; state_c.ACK_3       ; 0            ; 0            ; 0            ; 0            ; 0                   ; 1             ; 0             ; 0             ; 0                  ; 0             ; 1            ;
; state_c.DEVICE_ADDR ; 0            ; 0            ; 0            ; 0            ; 1                   ; 0             ; 0             ; 0             ; 0                  ; 0             ; 1            ;
; state_c.DATA        ; 0            ; 0            ; 0            ; 1            ; 0                   ; 0             ; 0             ; 0             ; 0                  ; 0             ; 1            ;
; state_c.WAIT        ; 0            ; 0            ; 1            ; 0            ; 0                   ; 0             ; 0             ; 0             ; 0                  ; 0             ; 1            ;
; state_c.NACK        ; 0            ; 1            ; 0            ; 0            ; 0                   ; 0             ; 0             ; 0             ; 0                  ; 0             ; 1            ;
; state_c.STOP        ; 1            ; 0            ; 0            ; 0            ; 0                   ; 0             ; 0             ; 0             ; 0                  ; 0             ; 1            ;
+---------------------+--------------+--------------+--------------+--------------+---------------------+---------------+---------------+---------------+--------------------+---------------+--------------+


+------------------------------------------------------------+
; Registers Removed During Synthesis                         ;
+---------------------------------------+--------------------+
; Register name                         ; Reason for Removal ;
+---------------------------------------+--------------------+
; i2c_ctrl:i2c_ctrl_inst|state_c~4      ; Lost fanout        ;
; i2c_ctrl:i2c_ctrl_inst|state_c~5      ; Lost fanout        ;
; i2c_ctrl:i2c_ctrl_inst|state_c~6      ; Lost fanout        ;
; i2c_ctrl:i2c_ctrl_inst|state_c~7      ; Lost fanout        ;
; counter:counter_inst_2|cnt_out[6..10] ; Lost fanout        ;
; Total Number of Removed Registers = 9 ;                    ;
+---------------------------------------+--------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                     ;
+------------------------------------+--------------------+-----------------------------------------------------------------------+
; Register name                      ; Reason for Removal ; Registers Removed due to This Register                                ;
+------------------------------------+--------------------+-----------------------------------------------------------------------+
; counter:counter_inst_2|cnt_out[10] ; Lost Fanouts       ; counter:counter_inst_2|cnt_out[9], counter:counter_inst_2|cnt_out[8], ;
;                                    ;                    ; counter:counter_inst_2|cnt_out[7], counter:counter_inst_2|cnt_out[6]  ;
+------------------------------------+--------------------+-----------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 184   ;
; Number of registers using Synchronous Clear  ; 15    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 184   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 90    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; i2c_ctrl:i2c_ctrl_inst|i2c_clk         ; 58      ;
; Total number of inverted registers = 1 ;         ;
+----------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------+
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |test_top|i2c_ctrl:i2c_ctrl_inst|cnt_wait[8] ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |test_top|i2c_ctrl:i2c_ctrl_inst|cnt_bit[2]  ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; Yes        ; |test_top|i2c_ctrl:i2c_ctrl_inst|step[2]     ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; Yes        ; |test_top|i2c_ctrl:i2c_ctrl_inst|skip_en_7   ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; Yes        ; |test_top|i2c_ctrl:i2c_ctrl_inst|skip_en_6   ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |test_top|i2c_ctrl:i2c_ctrl_inst|skip_en_2   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------+


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ws2812_ctrl:ws2812_ctrl_inst ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; T0H            ; 30    ; Signed Integer                                   ;
; T0L            ; 15    ; Signed Integer                                   ;
; T1H            ; 30    ; Signed Integer                                   ;
; T1L            ; 30    ; Signed Integer                                   ;
; RST            ; 15000 ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_cfg:data_cfg_inst ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; snake_len      ; 4     ; Signed Integer                             ;
; max_len        ; 1000  ; Unsigned Binary                            ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: my_snake:my_snake_inst ;
+----------------+--------------------------+-------------------------+
; Parameter Name ; Value                    ; Type                    ;
+----------------+--------------------------+-------------------------+
; START          ; 00001                    ; Unsigned Binary         ;
; UP             ; 00010                    ; Unsigned Binary         ;
; DOWN           ; 00011                    ; Unsigned Binary         ;
; LEFT           ; 00100                    ; Unsigned Binary         ;
; RIGHT          ; 00101                    ; Unsigned Binary         ;
; TURN_L         ; 00110                    ; Unsigned Binary         ;
; ORIGIN         ; 00111                    ; Unsigned Binary         ;
; DIE            ; 01000                    ; Unsigned Binary         ;
; TURN_R         ; 01001                    ; Unsigned Binary         ;
; CNT_500MS      ; 100110001001011010000000 ; Unsigned Binary         ;
+----------------+--------------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: i2c_ctrl:i2c_ctrl_inst ;
+----------------+------------+---------------------------------------+
; Parameter Name ; Value      ; Type                                  ;
+----------------+------------+---------------------------------------+
; I2C_CLK_DIV    ; 11000      ; Unsigned Binary                       ;
; MAX            ; 1111101000 ; Unsigned Binary                       ;
; SLAVE_ID       ; 1110011    ; Unsigned Binary                       ;
; IDLE           ; 0000       ; Unsigned Binary                       ;
; START          ; 0001       ; Unsigned Binary                       ;
; SLAVE_ADDR     ; 0010       ; Unsigned Binary                       ;
; ACK_1          ; 0011       ; Unsigned Binary                       ;
; ACK_2          ; 0100       ; Unsigned Binary                       ;
; ACK_3          ; 0101       ; Unsigned Binary                       ;
; DEVICE_ADDR    ; 0110       ; Unsigned Binary                       ;
; DATA           ; 0111       ; Unsigned Binary                       ;
; WAIT           ; 1000       ; Unsigned Binary                       ;
; NACK           ; 1001       ; Unsigned Binary                       ;
; STOP           ; 1010       ; Unsigned Binary                       ;
+----------------+------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: counter:counter_inst_2 ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; TIME_MS        ; 20    ; Signed Integer                             ;
; TIME_MAX       ; 64    ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "start_roll:start_roll"                                                                                                                      ;
+-------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                              ;
+-------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; snake_index ; Output ; Warning  ; Output or bidir port (288 bits) is wider than the port expression (48 bits) it drives; bit(s) "snake_index[287..48]" have no fanouts ;
+-------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "counter:counter_inst_2"                                                                                                         ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                      ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; cnt_out ; Output ; Warning  ; Output or bidir port (11 bits) is wider than the port expression (6 bits) it drives; bit(s) "cnt_out[10..6]" have no fanouts ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "my_snake:my_snake_inst"                                                                                                                                                        ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                  ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; snake_body ; Output ; Warning  ; Output or bidir port (24 bits) is smaller than the port expression (48 bits) it drives.  The 24 most-significant bit(s) in the port expression will be connected to GND. ;
; state      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                 ;
; next_state ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                 ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "data_cfg:data_cfg_inst"                                                                                                                               ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                      ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; score_position ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 66                          ;
; cycloneiii_ff         ; 184                         ;
;     CLR               ; 80                          ;
;     CLR SCLR          ; 14                          ;
;     ENA CLR           ; 89                          ;
;     ENA CLR SCLR      ; 1                           ;
; cycloneiii_io_obuf    ; 1                           ;
; cycloneiii_lcell_comb ; 462                         ;
;     arith             ; 103                         ;
;         2 data inputs ; 102                         ;
;         3 data inputs ; 1                           ;
;     normal            ; 359                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 11                          ;
;         2 data inputs ; 39                          ;
;         3 data inputs ; 37                          ;
;         4 data inputs ; 271                         ;
;                       ;                             ;
; Max LUT depth         ; 11.00                       ;
; Average LUT depth     ; 4.72                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Sun Apr 28 18:23:53 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off snake -c snake
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /study/github/fpga/snake/rtl/start_roll.v
    Info (12023): Found entity 1: start_roll File: D:/study/github/FPGA/snake/rtl/start_roll.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /study/github/fpga/snake/rtl/counter_key.v
    Info (12023): Found entity 1: counter_key File: D:/study/github/FPGA/snake/rtl/counter_key.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /study/github/fpga/snake/rtl/beep.v
    Info (12023): Found entity 1: beep File: D:/study/github/FPGA/snake/rtl/beep.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /study/github/fpga/snake/rtl/led_ctrl.v
    Info (12023): Found entity 1: led_ctrl File: D:/study/github/FPGA/snake/rtl/led_ctrl.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /study/github/fpga/snake/rtl/my_snake.v
    Info (12023): Found entity 1: my_snake File: D:/study/github/FPGA/snake/rtl/my_snake.v Line: 1
Warning (10463): Verilog HDL Declaration warning at ws2812_ctrl.v(4): "bit" is SystemVerilog-2005 keyword File: D:/study/github/FPGA/snake/rtl/ws2812_ctrl.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /study/github/fpga/snake/rtl/ws2812_ctrl.v
    Info (12023): Found entity 1: ws2812_ctrl File: D:/study/github/FPGA/snake/rtl/ws2812_ctrl.v Line: 1
Warning (10463): Verilog HDL Declaration warning at test_top.v(28): "bit" is SystemVerilog-2005 keyword File: D:/study/github/FPGA/snake/rtl/test_top.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file /study/github/fpga/snake/rtl/test_top.v
    Info (12023): Found entity 1: test_top File: D:/study/github/FPGA/snake/rtl/test_top.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /study/github/fpga/snake/rtl/paj7620_cfg.v
    Info (12023): Found entity 1: paj7620_cfg File: D:/study/github/FPGA/snake/rtl/paj7620_cfg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /study/github/fpga/snake/rtl/i2c_ctrl.v
    Info (12023): Found entity 1: i2c_ctrl File: D:/study/github/FPGA/snake/rtl/i2c_ctrl.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /study/github/fpga/snake/rtl/ges_recognize.v
    Info (12023): Found entity 1: ges_recognize File: D:/study/github/FPGA/snake/rtl/ges_recognize.v Line: 1
Warning (10463): Verilog HDL Declaration warning at data_cfg.v(9): "bit" is SystemVerilog-2005 keyword File: D:/study/github/FPGA/snake/rtl/data_cfg.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /study/github/fpga/snake/rtl/data_cfg.v
    Info (12023): Found entity 1: data_cfg File: D:/study/github/FPGA/snake/rtl/data_cfg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /study/github/fpga/snake/rtl/counter.v
    Info (12023): Found entity 1: counter File: D:/study/github/FPGA/snake/rtl/counter.v Line: 1
Warning (10222): Verilog HDL Parameter Declaration warning at beep.v(23): Parameter Declaration in module "beep" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/study/github/FPGA/snake/rtl/beep.v Line: 23
Warning (10222): Verilog HDL Parameter Declaration warning at counter.v(10): Parameter Declaration in module "counter" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/study/github/FPGA/snake/rtl/counter.v Line: 10
Warning (10222): Verilog HDL Parameter Declaration warning at counter.v(11): Parameter Declaration in module "counter" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: D:/study/github/FPGA/snake/rtl/counter.v Line: 11
Info (12127): Elaborating entity "test_top" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at test_top.v(43): object "flag" assigned a value but never read File: D:/study/github/FPGA/snake/rtl/test_top.v Line: 43
Warning (10034): Output port "sel" at test_top.v(10) has no driver File: D:/study/github/FPGA/snake/rtl/test_top.v Line: 10
Warning (10034): Output port "state" at test_top.v(17) has no driver File: D:/study/github/FPGA/snake/rtl/test_top.v Line: 17
Warning (10034): Output port "next_state" at test_top.v(18) has no driver File: D:/study/github/FPGA/snake/rtl/test_top.v Line: 18
Warning (10034): Output port "dig" at test_top.v(22) has no driver File: D:/study/github/FPGA/snake/rtl/test_top.v Line: 22
Warning (10034): Output port "pwm" at test_top.v(25) has no driver File: D:/study/github/FPGA/snake/rtl/test_top.v Line: 25
Info (12128): Elaborating entity "ws2812_ctrl" for hierarchy "ws2812_ctrl:ws2812_ctrl_inst" File: D:/study/github/FPGA/snake/rtl/test_top.v Line: 56
Warning (10230): Verilog HDL assignment warning at ws2812_ctrl.v(47): truncated value with size 32 to match size of target (6) File: D:/study/github/FPGA/snake/rtl/ws2812_ctrl.v Line: 47
Warning (10230): Verilog HDL assignment warning at ws2812_ctrl.v(66): truncated value with size 32 to match size of target (6) File: D:/study/github/FPGA/snake/rtl/ws2812_ctrl.v Line: 66
Warning (10230): Verilog HDL assignment warning at ws2812_ctrl.v(85): truncated value with size 32 to match size of target (5) File: D:/study/github/FPGA/snake/rtl/ws2812_ctrl.v Line: 85
Warning (10230): Verilog HDL assignment warning at ws2812_ctrl.v(104): truncated value with size 32 to match size of target (7) File: D:/study/github/FPGA/snake/rtl/ws2812_ctrl.v Line: 104
Warning (10230): Verilog HDL assignment warning at ws2812_ctrl.v(123): truncated value with size 32 to match size of target (14) File: D:/study/github/FPGA/snake/rtl/ws2812_ctrl.v Line: 123
Info (12128): Elaborating entity "data_cfg" for hierarchy "data_cfg:data_cfg_inst" File: D:/study/github/FPGA/snake/rtl/test_top.v Line: 64
Warning (10036): Verilog HDL or VHDL warning at data_cfg.v(10): object "ges_pic" assigned a value but never read File: D:/study/github/FPGA/snake/rtl/data_cfg.v Line: 10
Info (10264): Verilog HDL Case Statement information at data_cfg.v(97): all case item expressions in this case statement are onehot File: D:/study/github/FPGA/snake/rtl/data_cfg.v Line: 97
Info (12128): Elaborating entity "my_snake" for hierarchy "my_snake:my_snake_inst" File: D:/study/github/FPGA/snake/rtl/test_top.v Line: 77
Warning (10230): Verilog HDL assignment warning at my_snake.v(56): truncated value with size 32 to match size of target (24) File: D:/study/github/FPGA/snake/rtl/my_snake.v Line: 56
Warning (10230): Verilog HDL assignment warning at my_snake.v(153): truncated value with size 50 to match size of target (24) File: D:/study/github/FPGA/snake/rtl/my_snake.v Line: 153
Warning (10230): Verilog HDL assignment warning at my_snake.v(154): truncated value with size 50 to match size of target (24) File: D:/study/github/FPGA/snake/rtl/my_snake.v Line: 154
Warning (10230): Verilog HDL assignment warning at my_snake.v(155): truncated value with size 50 to match size of target (24) File: D:/study/github/FPGA/snake/rtl/my_snake.v Line: 155
Warning (10230): Verilog HDL assignment warning at my_snake.v(156): truncated value with size 50 to match size of target (24) File: D:/study/github/FPGA/snake/rtl/my_snake.v Line: 156
Warning (10230): Verilog HDL assignment warning at my_snake.v(158): truncated value with size 50 to match size of target (24) File: D:/study/github/FPGA/snake/rtl/my_snake.v Line: 158
Warning (10230): Verilog HDL assignment warning at my_snake.v(161): truncated value with size 50 to match size of target (24) File: D:/study/github/FPGA/snake/rtl/my_snake.v Line: 161
Warning (10230): Verilog HDL assignment warning at my_snake.v(162): truncated value with size 50 to match size of target (24) File: D:/study/github/FPGA/snake/rtl/my_snake.v Line: 162
Warning (10230): Verilog HDL assignment warning at my_snake.v(163): truncated value with size 50 to match size of target (24) File: D:/study/github/FPGA/snake/rtl/my_snake.v Line: 163
Warning (10230): Verilog HDL assignment warning at my_snake.v(164): truncated value with size 50 to match size of target (24) File: D:/study/github/FPGA/snake/rtl/my_snake.v Line: 164
Warning (10230): Verilog HDL assignment warning at my_snake.v(166): truncated value with size 50 to match size of target (24) File: D:/study/github/FPGA/snake/rtl/my_snake.v Line: 166
Warning (10230): Verilog HDL assignment warning at my_snake.v(170): truncated value with size 50 to match size of target (24) File: D:/study/github/FPGA/snake/rtl/my_snake.v Line: 170
Warning (10230): Verilog HDL assignment warning at my_snake.v(171): truncated value with size 50 to match size of target (24) File: D:/study/github/FPGA/snake/rtl/my_snake.v Line: 171
Warning (10230): Verilog HDL assignment warning at my_snake.v(172): truncated value with size 50 to match size of target (24) File: D:/study/github/FPGA/snake/rtl/my_snake.v Line: 172
Warning (10230): Verilog HDL assignment warning at my_snake.v(173): truncated value with size 50 to match size of target (24) File: D:/study/github/FPGA/snake/rtl/my_snake.v Line: 173
Warning (10230): Verilog HDL assignment warning at my_snake.v(174): truncated value with size 50 to match size of target (24) File: D:/study/github/FPGA/snake/rtl/my_snake.v Line: 174
Warning (10230): Verilog HDL assignment warning at my_snake.v(177): truncated value with size 50 to match size of target (24) File: D:/study/github/FPGA/snake/rtl/my_snake.v Line: 177
Warning (10230): Verilog HDL assignment warning at my_snake.v(178): truncated value with size 50 to match size of target (24) File: D:/study/github/FPGA/snake/rtl/my_snake.v Line: 178
Warning (10230): Verilog HDL assignment warning at my_snake.v(179): truncated value with size 50 to match size of target (24) File: D:/study/github/FPGA/snake/rtl/my_snake.v Line: 179
Warning (10230): Verilog HDL assignment warning at my_snake.v(180): truncated value with size 50 to match size of target (24) File: D:/study/github/FPGA/snake/rtl/my_snake.v Line: 180
Warning (10230): Verilog HDL assignment warning at my_snake.v(181): truncated value with size 50 to match size of target (24) File: D:/study/github/FPGA/snake/rtl/my_snake.v Line: 181
Info (12128): Elaborating entity "paj7620_cfg" for hierarchy "paj7620_cfg:paj7620_cfg_inst" File: D:/study/github/FPGA/snake/rtl/test_top.v Line: 88
Info (12128): Elaborating entity "i2c_ctrl" for hierarchy "i2c_ctrl:i2c_ctrl_inst" File: D:/study/github/FPGA/snake/rtl/test_top.v Line: 103
Warning (10230): Verilog HDL assignment warning at i2c_ctrl.v(84): truncated value with size 32 to match size of target (5) File: D:/study/github/FPGA/snake/rtl/i2c_ctrl.v Line: 84
Warning (10230): Verilog HDL assignment warning at i2c_ctrl.v(222): truncated value with size 32 to match size of target (10) File: D:/study/github/FPGA/snake/rtl/i2c_ctrl.v Line: 222
Warning (10230): Verilog HDL assignment warning at i2c_ctrl.v(442): truncated value with size 32 to match size of target (2) File: D:/study/github/FPGA/snake/rtl/i2c_ctrl.v Line: 442
Warning (10230): Verilog HDL assignment warning at i2c_ctrl.v(517): truncated value with size 32 to match size of target (2) File: D:/study/github/FPGA/snake/rtl/i2c_ctrl.v Line: 517
Warning (10230): Verilog HDL assignment warning at i2c_ctrl.v(532): truncated value with size 32 to match size of target (2) File: D:/study/github/FPGA/snake/rtl/i2c_ctrl.v Line: 532
Info (10264): Verilog HDL Case Statement information at i2c_ctrl.v(659): all case item expressions in this case statement are onehot File: D:/study/github/FPGA/snake/rtl/i2c_ctrl.v Line: 659
Info (12128): Elaborating entity "led_ctrl" for hierarchy "led_ctrl:led_ctrl_inst" File: D:/study/github/FPGA/snake/rtl/test_top.v Line: 111
Info (12128): Elaborating entity "counter" for hierarchy "counter:counter_inst_2" File: D:/study/github/FPGA/snake/rtl/test_top.v Line: 121
Info (12128): Elaborating entity "start_roll" for hierarchy "start_roll:start_roll" File: D:/study/github/FPGA/snake/rtl/test_top.v Line: 132
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "snake_body[47]" is missing source, defaulting to GND File: D:/study/github/FPGA/snake/rtl/test_top.v Line: 30
    Warning (12110): Net "snake_body[46]" is missing source, defaulting to GND File: D:/study/github/FPGA/snake/rtl/test_top.v Line: 30
    Warning (12110): Net "snake_body[45]" is missing source, defaulting to GND File: D:/study/github/FPGA/snake/rtl/test_top.v Line: 30
    Warning (12110): Net "snake_body[44]" is missing source, defaulting to GND File: D:/study/github/FPGA/snake/rtl/test_top.v Line: 30
    Warning (12110): Net "snake_body[43]" is missing source, defaulting to GND File: D:/study/github/FPGA/snake/rtl/test_top.v Line: 30
    Warning (12110): Net "snake_body[42]" is missing source, defaulting to GND File: D:/study/github/FPGA/snake/rtl/test_top.v Line: 30
    Warning (12110): Net "snake_body[41]" is missing source, defaulting to GND File: D:/study/github/FPGA/snake/rtl/test_top.v Line: 30
    Warning (12110): Net "snake_body[40]" is missing source, defaulting to GND File: D:/study/github/FPGA/snake/rtl/test_top.v Line: 30
    Warning (12110): Net "snake_body[39]" is missing source, defaulting to GND File: D:/study/github/FPGA/snake/rtl/test_top.v Line: 30
    Warning (12110): Net "snake_body[38]" is missing source, defaulting to GND File: D:/study/github/FPGA/snake/rtl/test_top.v Line: 30
    Warning (12110): Net "snake_body[37]" is missing source, defaulting to GND File: D:/study/github/FPGA/snake/rtl/test_top.v Line: 30
    Warning (12110): Net "snake_body[36]" is missing source, defaulting to GND File: D:/study/github/FPGA/snake/rtl/test_top.v Line: 30
    Warning (12110): Net "snake_body[35]" is missing source, defaulting to GND File: D:/study/github/FPGA/snake/rtl/test_top.v Line: 30
    Warning (12110): Net "snake_body[34]" is missing source, defaulting to GND File: D:/study/github/FPGA/snake/rtl/test_top.v Line: 30
    Warning (12110): Net "snake_body[33]" is missing source, defaulting to GND File: D:/study/github/FPGA/snake/rtl/test_top.v Line: 30
    Warning (12110): Net "snake_body[32]" is missing source, defaulting to GND File: D:/study/github/FPGA/snake/rtl/test_top.v Line: 30
    Warning (12110): Net "snake_body[31]" is missing source, defaulting to GND File: D:/study/github/FPGA/snake/rtl/test_top.v Line: 30
    Warning (12110): Net "snake_body[30]" is missing source, defaulting to GND File: D:/study/github/FPGA/snake/rtl/test_top.v Line: 30
    Warning (12110): Net "snake_body[29]" is missing source, defaulting to GND File: D:/study/github/FPGA/snake/rtl/test_top.v Line: 30
    Warning (12110): Net "snake_body[28]" is missing source, defaulting to GND File: D:/study/github/FPGA/snake/rtl/test_top.v Line: 30
    Warning (12110): Net "snake_body[27]" is missing source, defaulting to GND File: D:/study/github/FPGA/snake/rtl/test_top.v Line: 30
    Warning (12110): Net "snake_body[26]" is missing source, defaulting to GND File: D:/study/github/FPGA/snake/rtl/test_top.v Line: 30
    Warning (12110): Net "snake_body[25]" is missing source, defaulting to GND File: D:/study/github/FPGA/snake/rtl/test_top.v Line: 30
    Warning (12110): Net "snake_body[24]" is missing source, defaulting to GND File: D:/study/github/FPGA/snake/rtl/test_top.v Line: 30
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "snake_body[47]" is missing source, defaulting to GND File: D:/study/github/FPGA/snake/rtl/test_top.v Line: 30
    Warning (12110): Net "snake_body[46]" is missing source, defaulting to GND File: D:/study/github/FPGA/snake/rtl/test_top.v Line: 30
    Warning (12110): Net "snake_body[45]" is missing source, defaulting to GND File: D:/study/github/FPGA/snake/rtl/test_top.v Line: 30
    Warning (12110): Net "snake_body[44]" is missing source, defaulting to GND File: D:/study/github/FPGA/snake/rtl/test_top.v Line: 30
    Warning (12110): Net "snake_body[43]" is missing source, defaulting to GND File: D:/study/github/FPGA/snake/rtl/test_top.v Line: 30
    Warning (12110): Net "snake_body[42]" is missing source, defaulting to GND File: D:/study/github/FPGA/snake/rtl/test_top.v Line: 30
    Warning (12110): Net "snake_body[41]" is missing source, defaulting to GND File: D:/study/github/FPGA/snake/rtl/test_top.v Line: 30
    Warning (12110): Net "snake_body[40]" is missing source, defaulting to GND File: D:/study/github/FPGA/snake/rtl/test_top.v Line: 30
    Warning (12110): Net "snake_body[39]" is missing source, defaulting to GND File: D:/study/github/FPGA/snake/rtl/test_top.v Line: 30
    Warning (12110): Net "snake_body[38]" is missing source, defaulting to GND File: D:/study/github/FPGA/snake/rtl/test_top.v Line: 30
    Warning (12110): Net "snake_body[37]" is missing source, defaulting to GND File: D:/study/github/FPGA/snake/rtl/test_top.v Line: 30
    Warning (12110): Net "snake_body[36]" is missing source, defaulting to GND File: D:/study/github/FPGA/snake/rtl/test_top.v Line: 30
    Warning (12110): Net "snake_body[35]" is missing source, defaulting to GND File: D:/study/github/FPGA/snake/rtl/test_top.v Line: 30
    Warning (12110): Net "snake_body[34]" is missing source, defaulting to GND File: D:/study/github/FPGA/snake/rtl/test_top.v Line: 30
    Warning (12110): Net "snake_body[33]" is missing source, defaulting to GND File: D:/study/github/FPGA/snake/rtl/test_top.v Line: 30
    Warning (12110): Net "snake_body[32]" is missing source, defaulting to GND File: D:/study/github/FPGA/snake/rtl/test_top.v Line: 30
    Warning (12110): Net "snake_body[31]" is missing source, defaulting to GND File: D:/study/github/FPGA/snake/rtl/test_top.v Line: 30
    Warning (12110): Net "snake_body[30]" is missing source, defaulting to GND File: D:/study/github/FPGA/snake/rtl/test_top.v Line: 30
    Warning (12110): Net "snake_body[29]" is missing source, defaulting to GND File: D:/study/github/FPGA/snake/rtl/test_top.v Line: 30
    Warning (12110): Net "snake_body[28]" is missing source, defaulting to GND File: D:/study/github/FPGA/snake/rtl/test_top.v Line: 30
    Warning (12110): Net "snake_body[27]" is missing source, defaulting to GND File: D:/study/github/FPGA/snake/rtl/test_top.v Line: 30
    Warning (12110): Net "snake_body[26]" is missing source, defaulting to GND File: D:/study/github/FPGA/snake/rtl/test_top.v Line: 30
    Warning (12110): Net "snake_body[25]" is missing source, defaulting to GND File: D:/study/github/FPGA/snake/rtl/test_top.v Line: 30
    Warning (12110): Net "snake_body[24]" is missing source, defaulting to GND File: D:/study/github/FPGA/snake/rtl/test_top.v Line: 30
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "snake_body[47]" is missing source, defaulting to GND File: D:/study/github/FPGA/snake/rtl/test_top.v Line: 30
    Warning (12110): Net "snake_body[46]" is missing source, defaulting to GND File: D:/study/github/FPGA/snake/rtl/test_top.v Line: 30
    Warning (12110): Net "snake_body[45]" is missing source, defaulting to GND File: D:/study/github/FPGA/snake/rtl/test_top.v Line: 30
    Warning (12110): Net "snake_body[44]" is missing source, defaulting to GND File: D:/study/github/FPGA/snake/rtl/test_top.v Line: 30
    Warning (12110): Net "snake_body[43]" is missing source, defaulting to GND File: D:/study/github/FPGA/snake/rtl/test_top.v Line: 30
    Warning (12110): Net "snake_body[42]" is missing source, defaulting to GND File: D:/study/github/FPGA/snake/rtl/test_top.v Line: 30
    Warning (12110): Net "snake_body[41]" is missing source, defaulting to GND File: D:/study/github/FPGA/snake/rtl/test_top.v Line: 30
    Warning (12110): Net "snake_body[40]" is missing source, defaulting to GND File: D:/study/github/FPGA/snake/rtl/test_top.v Line: 30
    Warning (12110): Net "snake_body[39]" is missing source, defaulting to GND File: D:/study/github/FPGA/snake/rtl/test_top.v Line: 30
    Warning (12110): Net "snake_body[38]" is missing source, defaulting to GND File: D:/study/github/FPGA/snake/rtl/test_top.v Line: 30
    Warning (12110): Net "snake_body[37]" is missing source, defaulting to GND File: D:/study/github/FPGA/snake/rtl/test_top.v Line: 30
    Warning (12110): Net "snake_body[36]" is missing source, defaulting to GND File: D:/study/github/FPGA/snake/rtl/test_top.v Line: 30
    Warning (12110): Net "snake_body[35]" is missing source, defaulting to GND File: D:/study/github/FPGA/snake/rtl/test_top.v Line: 30
    Warning (12110): Net "snake_body[34]" is missing source, defaulting to GND File: D:/study/github/FPGA/snake/rtl/test_top.v Line: 30
    Warning (12110): Net "snake_body[33]" is missing source, defaulting to GND File: D:/study/github/FPGA/snake/rtl/test_top.v Line: 30
    Warning (12110): Net "snake_body[32]" is missing source, defaulting to GND File: D:/study/github/FPGA/snake/rtl/test_top.v Line: 30
    Warning (12110): Net "snake_body[31]" is missing source, defaulting to GND File: D:/study/github/FPGA/snake/rtl/test_top.v Line: 30
    Warning (12110): Net "snake_body[30]" is missing source, defaulting to GND File: D:/study/github/FPGA/snake/rtl/test_top.v Line: 30
    Warning (12110): Net "snake_body[29]" is missing source, defaulting to GND File: D:/study/github/FPGA/snake/rtl/test_top.v Line: 30
    Warning (12110): Net "snake_body[28]" is missing source, defaulting to GND File: D:/study/github/FPGA/snake/rtl/test_top.v Line: 30
    Warning (12110): Net "snake_body[27]" is missing source, defaulting to GND File: D:/study/github/FPGA/snake/rtl/test_top.v Line: 30
    Warning (12110): Net "snake_body[26]" is missing source, defaulting to GND File: D:/study/github/FPGA/snake/rtl/test_top.v Line: 30
    Warning (12110): Net "snake_body[25]" is missing source, defaulting to GND File: D:/study/github/FPGA/snake/rtl/test_top.v Line: 30
    Warning (12110): Net "snake_body[24]" is missing source, defaulting to GND File: D:/study/github/FPGA/snake/rtl/test_top.v Line: 30
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: D:/study/github/FPGA/snake/rtl/i2c_ctrl.v Line: 10
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sel[0]" is stuck at GND File: D:/study/github/FPGA/snake/rtl/test_top.v Line: 10
    Warning (13410): Pin "sel[1]" is stuck at GND File: D:/study/github/FPGA/snake/rtl/test_top.v Line: 10
    Warning (13410): Pin "sel[2]" is stuck at GND File: D:/study/github/FPGA/snake/rtl/test_top.v Line: 10
    Warning (13410): Pin "sel[3]" is stuck at GND File: D:/study/github/FPGA/snake/rtl/test_top.v Line: 10
    Warning (13410): Pin "sel[4]" is stuck at GND File: D:/study/github/FPGA/snake/rtl/test_top.v Line: 10
    Warning (13410): Pin "sel[5]" is stuck at GND File: D:/study/github/FPGA/snake/rtl/test_top.v Line: 10
    Warning (13410): Pin "state[0]" is stuck at GND File: D:/study/github/FPGA/snake/rtl/test_top.v Line: 17
    Warning (13410): Pin "state[1]" is stuck at GND File: D:/study/github/FPGA/snake/rtl/test_top.v Line: 17
    Warning (13410): Pin "state[2]" is stuck at GND File: D:/study/github/FPGA/snake/rtl/test_top.v Line: 17
    Warning (13410): Pin "state[3]" is stuck at GND File: D:/study/github/FPGA/snake/rtl/test_top.v Line: 17
    Warning (13410): Pin "state[4]" is stuck at GND File: D:/study/github/FPGA/snake/rtl/test_top.v Line: 17
    Warning (13410): Pin "next_state[0]" is stuck at GND File: D:/study/github/FPGA/snake/rtl/test_top.v Line: 18
    Warning (13410): Pin "next_state[1]" is stuck at GND File: D:/study/github/FPGA/snake/rtl/test_top.v Line: 18
    Warning (13410): Pin "next_state[2]" is stuck at GND File: D:/study/github/FPGA/snake/rtl/test_top.v Line: 18
    Warning (13410): Pin "next_state[3]" is stuck at GND File: D:/study/github/FPGA/snake/rtl/test_top.v Line: 18
    Warning (13410): Pin "next_state[4]" is stuck at GND File: D:/study/github/FPGA/snake/rtl/test_top.v Line: 18
    Warning (13410): Pin "dig[0]" is stuck at GND File: D:/study/github/FPGA/snake/rtl/test_top.v Line: 22
    Warning (13410): Pin "dig[1]" is stuck at GND File: D:/study/github/FPGA/snake/rtl/test_top.v Line: 22
    Warning (13410): Pin "dig[2]" is stuck at GND File: D:/study/github/FPGA/snake/rtl/test_top.v Line: 22
    Warning (13410): Pin "dig[3]" is stuck at GND File: D:/study/github/FPGA/snake/rtl/test_top.v Line: 22
    Warning (13410): Pin "dig[4]" is stuck at GND File: D:/study/github/FPGA/snake/rtl/test_top.v Line: 22
    Warning (13410): Pin "dig[5]" is stuck at GND File: D:/study/github/FPGA/snake/rtl/test_top.v Line: 22
    Warning (13410): Pin "dig[6]" is stuck at GND File: D:/study/github/FPGA/snake/rtl/test_top.v Line: 22
    Warning (13410): Pin "dig[7]" is stuck at GND File: D:/study/github/FPGA/snake/rtl/test_top.v Line: 22
    Warning (13410): Pin "pwm" is stuck at GND File: D:/study/github/FPGA/snake/rtl/test_top.v Line: 25
Info (286030): Timing-Driven Synthesis is running
Info (17049): 9 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file D:/study/github/FPGA/snake/prj/output_files/snake.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "key" File: D:/study/github/FPGA/snake/rtl/test_top.v Line: 23
Info (21057): Implemented 565 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 3 input pins
    Info (21059): Implemented 62 output pins
    Info (21060): Implemented 1 bidirectional pins
    Info (21061): Implemented 499 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 149 warnings
    Info: Peak virtual memory: 4841 megabytes
    Info: Processing ended: Sun Apr 28 18:24:06 2024
    Info: Elapsed time: 00:00:13
    Info: Total CPU time (on all processors): 00:00:08


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/study/github/FPGA/snake/prj/output_files/snake.map.smsg.


