
==========================================================================
global place report_tns
--------------------------------------------------------------------------
tns -6643.62

==========================================================================
global place report_wns
--------------------------------------------------------------------------
wns -15.00

==========================================================================
global place report_worst_slack
--------------------------------------------------------------------------
worst slack -15.00

==========================================================================
global place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: CPU_rd_a4[0]$_DFF_P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: CPU_rd_a5[0]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.47    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.47    0.00    0.00 ^ CPU_rd_a4[0]$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
     1    0.00    0.02    0.39    0.39 v CPU_rd_a4[0]$_DFF_P_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         CPU_rd_a4[0] (net)
                  0.02    0.00    0.39 v CPU_rd_a5[0]$_DFF_P_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.39   data arrival time

                  0.47    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.74    0.74   clock uncertainty
                          0.00    0.74   clock reconvergence pessimism
                                  0.74 ^ CPU_rd_a5[0]$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.05    0.79   library hold time
                                  0.79   data required time
-----------------------------------------------------------------------------
                                  0.79   data required time
                                 -0.39   data arrival time
-----------------------------------------------------------------------------
                                 -0.40   slack (VIOLATED)



==========================================================================
global place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: CPU_reset_a3$_DFF_P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: CPU_Xreg_value_a4[9][15]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.47    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.47    0.00    0.00 ^ CPU_reset_a3$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
   217    0.98    9.03    6.60    6.60 ^ CPU_reset_a3$_DFF_P_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         CPU_reset_a3 (net)
                  9.03    0.09    6.69 ^ _07974_/A (sky130_fd_sc_hd__inv_1)
   317    1.12    0.00   16.17   22.86 v _07974_/Y (sky130_fd_sc_hd__inv_1)
                                         _02586_ (net)
                  0.00    0.12   22.98 v _08178_/C1 (sky130_fd_sc_hd__o211ai_1)
    15    0.06    1.28    0.52   23.50 ^ _08178_/Y (sky130_fd_sc_hd__o211ai_1)
                                         _02784_ (net)
                  1.28    0.01   23.50 ^ _09994_/A1 (sky130_fd_sc_hd__o21ai_0)
     1    0.00    0.31    0.20   23.71 v _09994_/Y (sky130_fd_sc_hd__o21ai_0)
                                         _00998_ (net)
                  0.31    0.00   23.71 v CPU_Xreg_value_a4[9][15]$_SDFFE_PP0P_/D (sky130_fd_sc_hd__dfxtp_1)
                                 23.71   data arrival time

                  0.47    9.30    9.30   clock clk (rise edge)
                          0.00    9.30   clock network delay (ideal)
                         -0.47    8.84   clock uncertainty
                          0.00    8.84   clock reconvergence pessimism
                                  8.84 ^ CPU_Xreg_value_a4[9][15]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.13    8.71   library setup time
                                  8.71   data required time
-----------------------------------------------------------------------------
                                  8.71   data required time
                                -23.71   data arrival time
-----------------------------------------------------------------------------
                                -15.00   slack (VIOLATED)



==========================================================================
global place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: CPU_reset_a3$_DFF_P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: CPU_Xreg_value_a4[9][15]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.47    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.47    0.00    0.00 ^ CPU_reset_a3$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
   217    0.98    9.03    6.60    6.60 ^ CPU_reset_a3$_DFF_P_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         CPU_reset_a3 (net)
                  9.03    0.09    6.69 ^ _07974_/A (sky130_fd_sc_hd__inv_1)
   317    1.12    0.00   16.17   22.86 v _07974_/Y (sky130_fd_sc_hd__inv_1)
                                         _02586_ (net)
                  0.00    0.12   22.98 v _08178_/C1 (sky130_fd_sc_hd__o211ai_1)
    15    0.06    1.28    0.52   23.50 ^ _08178_/Y (sky130_fd_sc_hd__o211ai_1)
                                         _02784_ (net)
                  1.28    0.01   23.50 ^ _09994_/A1 (sky130_fd_sc_hd__o21ai_0)
     1    0.00    0.31    0.20   23.71 v _09994_/Y (sky130_fd_sc_hd__o21ai_0)
                                         _00998_ (net)
                  0.31    0.00   23.71 v CPU_Xreg_value_a4[9][15]$_SDFFE_PP0P_/D (sky130_fd_sc_hd__dfxtp_1)
                                 23.71   data arrival time

                  0.47    9.30    9.30   clock clk (rise edge)
                          0.00    9.30   clock network delay (ideal)
                         -0.47    8.84   clock uncertainty
                          0.00    8.84   clock reconvergence pessimism
                                  8.84 ^ CPU_Xreg_value_a4[9][15]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.13    8.71   library setup time
                                  8.71   data required time
-----------------------------------------------------------------------------
                                  8.71   data required time
                                -23.71   data arrival time
-----------------------------------------------------------------------------
                                -15.00   slack (VIOLATED)



==========================================================================
global place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             5.98e-03   7.25e-04   1.03e-08   6.71e-03  61.6%
Combinational          1.10e-03   3.07e-03   8.70e-09   4.17e-03  38.4%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  7.08e-03   3.80e-03   1.90e-08   1.09e-02 100.0%
                          65.1%      34.9%       0.0%
