dd	,	V_2
ENODEV	,	V_18
size_t	,	T_2
"Set mtrr for chip to WC\n"	,	L_9
"No way to align address/size "	,	L_3
ipath_piobufbase	,	V_14
ipath_disable_wc	,	F_8
ipath_dbg	,	F_4
len	,	V_9
arch_phys_wc_del	,	F_9
ipath_4kalign	,	V_15
VERBOSE	,	V_20
addr	,	V_7
"Set mtrr for chip to WC not needed\n"	,	L_8
"len from %llx to %llx\n"	,	L_6
"Seting mtrr failed on PIO buffers\n"	,	L_7
ret	,	V_3
ipath_cdbg	,	F_7
pio2kbase	,	V_12
"changing WC base from %llx to %llx, "	,	L_5
wc_cookie	,	V_19
piolen	,	V_5
"pioaddr %llx not on right boundary for size "	,	L_1
bits	,	V_6
"(%llx/%llx), no WC mtrr\n"	,	L_4
pci_resource_start	,	F_2
u64	,	T_1
pci_resource_len	,	F_3
ipath_piobcnt2k	,	V_10
pio4kbase	,	V_13
ipath_piobcnt4k	,	V_11
ipath_palign	,	V_16
ipath_devdata	,	V_1
pioaddr	,	V_4
arch_phys_wc_add	,	F_6
ipath_enable_wc	,	F_1
atmp	,	V_17
pcidev	,	V_8
"%llx, fixing\n"	,	L_2
ipath_dev_err	,	F_5
