//
// Generated by Bluespec Compiler, version 2023.07 (build 0eb551dc)
//
// On Tue Jul 29 14:28:06 +04 2025
//
//
// Ports:
// Name                         I/O  size props
// fn_decode_rs1type              O     2
// fn_decode_rs1type_inst         I    32
//
// Combinational paths from inputs to outputs:
//   fn_decode_rs1type_inst -> fn_decode_rs1type
//
//

`ifdef BSV_ASSIGNMENT_DELAY
`else
  `define BSV_ASSIGNMENT_DELAY
`endif

`ifdef BSV_POSITIVE_RESET
  `define BSV_RESET_VALUE 1'b1
  `define BSV_RESET_EDGE posedge
`else
  `define BSV_RESET_VALUE 1'b0
  `define BSV_RESET_EDGE negedge
`endif

module module_fn_decode_rs1type(fn_decode_rs1type_inst,
				fn_decode_rs1type);
  // value method fn_decode_rs1type
  input  [31 : 0] fn_decode_rs1type_inst;
  output [1 : 0] fn_decode_rs1type;

  // signals for module outputs
  reg [1 : 0] fn_decode_rs1type;

  // remaining internal signals
  reg [1 : 0] CASE_fn_decode_rs1type_inst_BITS_6_TO_4_0b100__ETC__q1;

  // value method fn_decode_rs1type
  always@(fn_decode_rs1type_inst or
	  CASE_fn_decode_rs1type_inst_BITS_6_TO_4_0b100__ETC__q1)
  begin
    case (fn_decode_rs1type_inst[6:2])
      5'b00101, 5'b11001, 5'b11011: fn_decode_rs1type = 2'd1;
      default: fn_decode_rs1type =
		   CASE_fn_decode_rs1type_inst_BITS_6_TO_4_0b100__ETC__q1;
    endcase
  end

  // remaining internal signals
  always@(fn_decode_rs1type_inst)
  begin
    case (fn_decode_rs1type_inst[6:4])
      3'b100: CASE_fn_decode_rs1type_inst_BITS_6_TO_4_0b100__ETC__q1 = 2'd2;
      3'b101:
	  CASE_fn_decode_rs1type_inst_BITS_6_TO_4_0b100__ETC__q1 =
	      (fn_decode_rs1type_inst[31:28] != 4'd13 &&
	       fn_decode_rs1type_inst[31:28] != 4'd15) ?
		2'd2 :
		2'd0;
      default: CASE_fn_decode_rs1type_inst_BITS_6_TO_4_0b100__ETC__q1 = 2'd0;
    endcase
  end
endmodule  // module_fn_decode_rs1type

