<root><simulation><result_generated_time />2023-05-24 00:54:11<layer><layer_spec />{'B': 1, 'K': 160, 'C': 576, 'OY': 7, 'OX': 7, 'IY': 7, 'IX': 7, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />4515840<total_data_size_element />{'W': 92160, 'I': 28224, 'O': 7840}<total_data_reuse />{'W': 49, 'I': 160.0, 'O': 576}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />hint-driven search<spatial_mapping_hint_list />[[{'Col': ['C_4', 'OY_8']}, {'Row': ['FX_2', 'FY_2', 'OX_8']}]]<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />5040</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [4, 1, 1], 'I': [196, 1, 1], 'O': [49, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 7)], [('OX', 7)]], [[('C', 4)], [('FX', 1), ('FY', 1)]], [], []]<I />[[], [[('C', 4), ('OY', 7)], [('FX', 1), ('FY', 1), ('OX', 7)]], [], []]<O />[[[('C', 4)], [('FX', 1), ('FY', 1)]], [[('OY', 7)], [('OX', 7)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 2), ('K', 20)], [('C', 48), ('K', 4), ('C', 3)], []]<I />[[('K', 2), ('K', 20), ('C', 48), ('K', 4)], [('C', 3)], []]<O />[[('K', 2), ('K', 20), ('C', 48)], [('K', 4), ('C', 3)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [49.0, 1, 1, 1], 'I': [1.0, 160.0, 1.0, 1.0], 'O': [4.0, 48, 3, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [True, False, False, False]<used_mem_size_bit />{'W': [320, 737280, 737280], 'I': [384, 225792, 225792], 'O': [320, 62720, 62720], 'O_partial': [320, 62720, 0], 'O_final': [0, 0, 62720]}<actual_mem_utilization_individual />{'W': [0.62, 0.02, 0.0], 'I': [0.75, 0.01, 0.0], 'O': [0.62, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.62, 0.03, 0.0], 'I': [0.75, 0.03, 0.0], 'O': [0.62, 0.03, 0.0]}<effective_mem_size_bit />{'W': [160, 15360, 737280], 'I': [384, 75264, 225792], 'O': [320, 62720, 62720], 'O_partial': [320, 62720, 0], 'O_final': [0, 0, 62720]}<total_unit_count />{'W': [196, 4, 1, 1], 'I': [196, 196, 1, 1], 'O': [196, 49, 1, 1]}<unique_unit_count />{'W': [4, 4, 1, 1], 'I': [196, 196, 1, 1], 'O': [49, 49, 1, 1]}<duplicate_unit_count />{'W': [49.0, 1.0, 1.0, 1.0], 'I': [1.0, 1.0, 1.0, 1.0], 'O': [4.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[92160, 92160], [92160, 92160], [92160, 0]]<I />[[112896, 28224], [28224, 28224], [28224, 0]]<O />[[(1121120, 1128960), (23520, 15680)], [(15680, 23520), (7840, 0)], [(0, 7840), (0, 0)]]<O_partial />[[(1121120, 1128960), (23520, 15680)], [(15680, 23520), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (7840, 0)], [(0, 7840), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[11520, 11520], [1440, 1440], [360, 0]]<I />[[14112, 3528], [441, 441], [110, 0]]<O />[[(140140, 141120), (2940, 1960)], [(245, 368), (122, 0)], [(0, 31), (0, 0)]]<O_partial />[([140140, 141120], [2940, 1960]), ([245, 368], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [122, 0]), ([0, 31], [0, 0])]</mem_access_count_word><mac_count><active />4515840<idle />19077120</mac_count></basic_info><energy><total_energy />10826709.3<mem_energy_breakdown><W />[8.1, 285.4, 479.5]<I />[6.0, 87.4, 146.8]<O />[100.2, 72.8, 40.8]</mem_energy_breakdown><MAC_energy><active_MAC />9871626.2<idle_MAC />953856.0<total />10825482.2</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.1769<utilization_without_data_loading />0.1914<utilization_spatial />0.1914<utilization_temporal_with_data_loading />0.9243<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />24926<latency_cycle_without_data_loading />23040<ideal_computing_cycle />23040<data_loading><load_cycle_total />1886<load_cycle_individual />{'W': [5, 1440, 0], 'I': [147, 441, 0]}<load_cycle_combined />{'W': 1440, 'I': 441}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-23039], [-20125, -21850], [-23040, -23040]], 'I': [[-23039], [-3828, -3546], [-23040, -23040]], 'O': [[-23040], [-420, -108], [-22918, -23009]]}<mem_stall_cycle_shared />{'W': [[-23039], [-20125, 0], [0, 0]], 'I': [[-23039], [-3828, 0], [0, 0]], 'O': [[-23040], [-420, -108], [-22918, -23009]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [320, 737280, 737280], 'I': [384, 225792, 225792], 'O': [320, 62720, 62720], 'O_partial': [320, 62720, 0], 'O_final': [0, 0, 62720]}<data_size_each_level_total />{'W': [1280, 737280, 737280], 'I': [75264, 225792, 225792], 'O': [15680, 62720, 62720]}<loop_cycles_each_level />{'W': [40, 23040, 23040], 'I': [7680, 23040, 23040], 'O': [1920, 23040, 23040]}<top_ir_loop_size />{'W': [1, 1, 1], 'I': [4, 1, 1], 'O': [48, 3, 1]}<req_aver_mem_bw />{'W': [[8.0, 8.0], [32.0, 32.0], [32.0, 32.0]], 'I': [[8.0, 0.1], [9.8, 9.8], [9.8, 9.8]], 'O': [[8.0, 0.2], [8.2, 2.7], [2.7, 2.7]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [32.0, 32.0], [32.0, 32.0]], 'I': [[8.0, 0.2], [39.2, 9.8], [9.8, 9.8]], 'O': [[8.0, 8.0], [392.0, 8.2], [8.2, 2.7]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 8.0], [32.0, 32.0], [32.0, 0]], 'I': [[8.0, 0.2], [39.2, 9.8], [9.8, 0]], 'O': [[8.0, 8.0], [392.0, 2.7], [2.7, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 8.0], [465.9, 433.8], [41.8, 2.7]], 'I': [[8.0, 0.2], [465.9, 433.8], [41.8, 2.7]], 'O': [[8.0, 8.0], [465.9, 433.8], [41.8, 2.7]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 23040], [40, 40, 576], [23040, 23040, 1]], 'I': [[1, 1, 23040], [1920, 7680, 3], [23040, 23040, 1]], 'O': [[1, 1, 23040], [40, 1920, 12], [23040, 23040, 1]]}<trans_time_real />{'W': [[0, 1, 23040], [[5, 40, 576], [2, 40, 576]], [[1440, 23040, 1], [360, 23040, 1]]], 'I': [[0, 1, 23040], [[6, 7680, 3], [147, 7680, 3]], [[441, 23040, 1], [110, 23040, 1]]], 'O': [[0, 1, 23040], [[5, 1920, 12], [31, 1920, 12]], [[122, 23040, 1], [31, 23040, 1]]]}<single_stall_cycle />{'W': [[-1], [-35, -38], [-21600, -22680]], 'I': [[-1], [-1914, -1773], [-22599, -22930]], 'O': [[-1], [-35, -9], [-22918, -23009]]}<single_stall_count />{'W': [23039, 575, 0], 'I': [23039, 2, 0], 'O': [23040, 12, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [2875, 0], 'I': [294, 0], 'O': [372, 122]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [122, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-19499, -23040], [-22668, -22918]], 1: [[-23040, -23040], [-22918, -23040]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.2<mem_area />120.5<mem_area_percentage />99.4 %</area></results><elapsed_time_second />0</simulation></root>