Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Fri Sep 12 05:43:43 2025
| Host         : Peter-PC_Rig running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file Counter16Bit_timing_summary_routed.rpt -pb Counter16Bit_timing_summary_routed.pb -rpx Counter16Bit_timing_summary_routed.rpx -warn_on_violation
| Design       : Counter16Bit
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay   38          
TIMING-20  Warning   Non-clocked latch               1           
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (27)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1)
5. checking no_input_delay (16)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (27)
-------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: counter/counter_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter/counter_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter/counter_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter/counter_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter/counter_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter/counter_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter/counter_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter/counter_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter/counter_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter/counter_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter/counter_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter/counter_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter/counter_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter/counter_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter/counter_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter/counter_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter_delta_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter_delta_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter_delta_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter_delta_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter_delta_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter_delta_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter_delta_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter_delta_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter_delta_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter_delta_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: counter_delta_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1)
------------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (16)
-------------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.716        0.000                      0                  299        0.210        0.000                      0                  299        3.500        0.000                       0                   144  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 4.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.716        0.000                      0                  299        0.210        0.000                      0                  299        3.500        0.000                       0                   144  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.716ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.210ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.716ns  (required time - arrival time)
  Source:                 counter_delta_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            counter/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.262ns  (logic 3.716ns (44.979%)  route 4.546ns (55.021%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.380ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.746     5.380    CLK100_IBUF_BUFG
    SLICE_X39Y32         FDRE                                         r  counter_delta_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y32         FDRE (Prop_fdre_C_Q)         0.456     5.836 r  counter_delta_reg[8]/Q
                         net (fo=4, routed)           1.444     7.281    counter/Q[8]
    SLICE_X37Y27         LUT4 (Prop_lut4_I1_O)        0.124     7.405 r  counter/underflow_occurred0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     7.405    counter/underflow_occurred0_carry__0_i_6_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.937 r  counter/underflow_occurred0_carry__0/CO[3]
                         net (fo=18, routed)          1.139     9.076    counter/underflow_occurred0_carry__0_n_0
    SLICE_X40Y26         LUT5 (Prop_lut5_I3_O)        0.124     9.200 r  counter/i__carry_i_7__0/O
                         net (fo=1, routed)           0.000     9.200    counter/i__carry_i_7__0_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.750 r  counter/_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.750    counter/_inferred__2/i__carry_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.084 r  counter/_inferred__2/i__carry__0/O[1]
                         net (fo=1, routed)           0.687    10.771    counter/underflow_count[5]
    SLICE_X35Y28         LUT2 (Prop_lut2_I1_O)        0.303    11.074 r  counter/counter0_carry__0_i_3/O
                         net (fo=1, routed)           0.000    11.074    counter/counter0_carry__0_i_3_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.624 r  counter/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.624    counter/counter0_carry__0_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.937 r  counter/counter0_carry__1/O[3]
                         net (fo=1, routed)           0.859    12.796    counter/counter0[11]
    SLICE_X42Y29         LUT4 (Prop_lut4_I0_O)        0.306    13.102 r  counter/counter[11]_i_3/O
                         net (fo=1, routed)           0.416    13.518    counter/counter[11]_i_3_n_0
    SLICE_X42Y28         LUT5 (Prop_lut5_I4_O)        0.124    13.642 r  counter/counter[11]_i_1/O
                         net (fo=1, routed)           0.000    13.642    counter/p_1_in[11]
    SLICE_X42Y28         FDRE                                         r  counter/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.567    14.925    counter/CLK100_IBUF_BUFG
    SLICE_X42Y28         FDRE                                         r  counter/counter_reg[11]/C
                         clock pessimism              0.391    15.316    
                         clock uncertainty           -0.035    15.281    
    SLICE_X42Y28         FDRE (Setup_fdre_C_D)        0.077    15.358    counter/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         15.358    
                         arrival time                         -13.642    
  -------------------------------------------------------------------
                         slack                                  1.716    

Slack (MET) :             1.727ns  (required time - arrival time)
  Source:                 counter_delta_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            counter/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.204ns  (logic 3.618ns (44.101%)  route 4.586ns (55.899%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.380ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.746     5.380    CLK100_IBUF_BUFG
    SLICE_X39Y32         FDRE                                         r  counter_delta_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y32         FDRE (Prop_fdre_C_Q)         0.456     5.836 r  counter_delta_reg[8]/Q
                         net (fo=4, routed)           1.444     7.281    counter/Q[8]
    SLICE_X37Y27         LUT4 (Prop_lut4_I1_O)        0.124     7.405 r  counter/underflow_occurred0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     7.405    counter/underflow_occurred0_carry__0_i_6_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.937 r  counter/underflow_occurred0_carry__0/CO[3]
                         net (fo=18, routed)          1.139     9.076    counter/underflow_occurred0_carry__0_n_0
    SLICE_X40Y26         LUT5 (Prop_lut5_I3_O)        0.124     9.200 r  counter/i__carry_i_7__0/O
                         net (fo=1, routed)           0.000     9.200    counter/i__carry_i_7__0_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.750 r  counter/_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.750    counter/_inferred__2/i__carry_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.084 r  counter/_inferred__2/i__carry__0/O[1]
                         net (fo=1, routed)           0.687    10.771    counter/underflow_count[5]
    SLICE_X35Y28         LUT2 (Prop_lut2_I1_O)        0.303    11.074 r  counter/counter0_carry__0_i_3/O
                         net (fo=1, routed)           0.000    11.074    counter/counter0_carry__0_i_3_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.624 r  counter/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.624    counter/counter0_carry__0_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.846 r  counter/counter0_carry__1/O[0]
                         net (fo=1, routed)           0.861    12.707    counter/counter0[8]
    SLICE_X42Y30         LUT4 (Prop_lut4_I0_O)        0.299    13.006 r  counter/counter[8]_i_2/O
                         net (fo=1, routed)           0.454    13.460    counter/counter[8]_i_2_n_0
    SLICE_X41Y30         LUT5 (Prop_lut5_I4_O)        0.124    13.584 r  counter/counter[8]_i_1/O
                         net (fo=1, routed)           0.000    13.584    counter/p_1_in[8]
    SLICE_X41Y30         FDRE                                         r  counter/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.568    14.926    counter/CLK100_IBUF_BUFG
    SLICE_X41Y30         FDRE                                         r  counter/counter_reg[8]/C
                         clock pessimism              0.391    15.317    
                         clock uncertainty           -0.035    15.282    
    SLICE_X41Y30         FDRE (Setup_fdre_C_D)        0.029    15.311    counter/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         15.311    
                         arrival time                         -13.584    
  -------------------------------------------------------------------
                         slack                                  1.727    

Slack (MET) :             1.764ns  (required time - arrival time)
  Source:                 counter_delta_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            counter/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.215ns  (logic 3.848ns (46.843%)  route 4.367ns (53.157%))
  Logic Levels:           11  (CARRY4=6 LUT2=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.380ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.746     5.380    CLK100_IBUF_BUFG
    SLICE_X39Y32         FDRE                                         r  counter_delta_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y32         FDRE (Prop_fdre_C_Q)         0.456     5.836 r  counter_delta_reg[8]/Q
                         net (fo=4, routed)           1.444     7.281    counter/Q[8]
    SLICE_X37Y27         LUT4 (Prop_lut4_I1_O)        0.124     7.405 r  counter/underflow_occurred0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     7.405    counter/underflow_occurred0_carry__0_i_6_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.937 r  counter/underflow_occurred0_carry__0/CO[3]
                         net (fo=18, routed)          1.139     9.076    counter/underflow_occurred0_carry__0_n_0
    SLICE_X40Y26         LUT5 (Prop_lut5_I3_O)        0.124     9.200 r  counter/i__carry_i_7__0/O
                         net (fo=1, routed)           0.000     9.200    counter/i__carry_i_7__0_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.750 r  counter/_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.750    counter/_inferred__2/i__carry_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.864 r  counter/_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.864    counter/_inferred__2/i__carry__0_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.198 r  counter/_inferred__2/i__carry__1/O[1]
                         net (fo=1, routed)           0.730    10.927    counter/underflow_count[9]
    SLICE_X35Y29         LUT2 (Prop_lut2_I1_O)        0.303    11.230 r  counter/counter0_carry__1_i_3/O
                         net (fo=1, routed)           0.000    11.230    counter/counter0_carry__1_i_3_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.780 r  counter/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.780    counter/counter0_carry__1_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.114 r  counter/counter0_carry__2/O[1]
                         net (fo=1, routed)           0.558    12.673    counter/counter0[13]
    SLICE_X42Y30         LUT4 (Prop_lut4_I0_O)        0.303    12.976 r  counter/counter[13]_i_2/O
                         net (fo=1, routed)           0.495    13.471    counter/counter[13]_i_2_n_0
    SLICE_X42Y29         LUT5 (Prop_lut5_I4_O)        0.124    13.595 r  counter/counter[13]_i_1/O
                         net (fo=1, routed)           0.000    13.595    counter/p_1_in[13]
    SLICE_X42Y29         FDRE                                         r  counter/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.568    14.926    counter/CLK100_IBUF_BUFG
    SLICE_X42Y29         FDRE                                         r  counter/counter_reg[13]/C
                         clock pessimism              0.391    15.317    
                         clock uncertainty           -0.035    15.282    
    SLICE_X42Y29         FDRE (Setup_fdre_C_D)        0.077    15.359    counter/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.359    
                         arrival time                         -13.595    
  -------------------------------------------------------------------
                         slack                                  1.764    

Slack (MET) :             1.833ns  (required time - arrival time)
  Source:                 counter_delta_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            counter/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.183ns  (logic 3.752ns (45.851%)  route 4.431ns (54.149%))
  Logic Levels:           11  (CARRY4=6 LUT2=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.380ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.746     5.380    CLK100_IBUF_BUFG
    SLICE_X39Y32         FDRE                                         r  counter_delta_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y32         FDRE (Prop_fdre_C_Q)         0.456     5.836 r  counter_delta_reg[8]/Q
                         net (fo=4, routed)           1.444     7.281    counter/Q[8]
    SLICE_X37Y27         LUT4 (Prop_lut4_I1_O)        0.124     7.405 r  counter/underflow_occurred0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     7.405    counter/underflow_occurred0_carry__0_i_6_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.937 r  counter/underflow_occurred0_carry__0/CO[3]
                         net (fo=18, routed)          1.139     9.076    counter/underflow_occurred0_carry__0_n_0
    SLICE_X40Y26         LUT5 (Prop_lut5_I3_O)        0.124     9.200 r  counter/i__carry_i_7__0/O
                         net (fo=1, routed)           0.000     9.200    counter/i__carry_i_7__0_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.750 r  counter/_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.750    counter/_inferred__2/i__carry_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.864 r  counter/_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.864    counter/_inferred__2/i__carry__0_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.198 r  counter/_inferred__2/i__carry__1/O[1]
                         net (fo=1, routed)           0.730    10.927    counter/underflow_count[9]
    SLICE_X35Y29         LUT2 (Prop_lut2_I1_O)        0.303    11.230 r  counter/counter0_carry__1_i_3/O
                         net (fo=1, routed)           0.000    11.230    counter/counter0_carry__1_i_3_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.780 r  counter/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.780    counter/counter0_carry__1_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.019 r  counter/counter0_carry__2/O[2]
                         net (fo=1, routed)           0.666    12.685    counter/counter0[14]
    SLICE_X38Y31         LUT4 (Prop_lut4_I0_O)        0.302    12.987 r  counter/counter[14]_i_2/O
                         net (fo=1, routed)           0.452    13.439    counter/counter[14]_i_2_n_0
    SLICE_X38Y31         LUT5 (Prop_lut5_I4_O)        0.124    13.563 r  counter/counter[14]_i_1/O
                         net (fo=1, routed)           0.000    13.563    counter/p_1_in[14]
    SLICE_X38Y31         FDRE                                         r  counter/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.568    14.926    counter/CLK100_IBUF_BUFG
    SLICE_X38Y31         FDRE                                         r  counter/counter_reg[14]/C
                         clock pessimism              0.428    15.354    
                         clock uncertainty           -0.035    15.319    
    SLICE_X38Y31         FDRE (Setup_fdre_C_D)        0.077    15.396    counter/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.396    
                         arrival time                         -13.563    
  -------------------------------------------------------------------
                         slack                                  1.833    

Slack (MET) :             1.849ns  (required time - arrival time)
  Source:                 counter_delta_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            counter/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.081ns  (logic 3.734ns (46.207%)  route 4.347ns (53.793%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.380ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.746     5.380    CLK100_IBUF_BUFG
    SLICE_X39Y32         FDRE                                         r  counter_delta_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y32         FDRE (Prop_fdre_C_Q)         0.456     5.836 r  counter_delta_reg[8]/Q
                         net (fo=4, routed)           1.444     7.281    counter/Q[8]
    SLICE_X37Y27         LUT4 (Prop_lut4_I1_O)        0.124     7.405 r  counter/underflow_occurred0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     7.405    counter/underflow_occurred0_carry__0_i_6_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.937 r  counter/underflow_occurred0_carry__0/CO[3]
                         net (fo=18, routed)          1.139     9.076    counter/underflow_occurred0_carry__0_n_0
    SLICE_X40Y26         LUT5 (Prop_lut5_I3_O)        0.124     9.200 r  counter/i__carry_i_7__0/O
                         net (fo=1, routed)           0.000     9.200    counter/i__carry_i_7__0_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.750 r  counter/_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.750    counter/_inferred__2/i__carry_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.084 r  counter/_inferred__2/i__carry__0/O[1]
                         net (fo=1, routed)           0.687    10.771    counter/underflow_count[5]
    SLICE_X35Y28         LUT2 (Prop_lut2_I1_O)        0.303    11.074 r  counter/counter0_carry__0_i_3/O
                         net (fo=1, routed)           0.000    11.074    counter/counter0_carry__0_i_3_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.624 r  counter/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.624    counter/counter0_carry__0_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.958 r  counter/counter0_carry__1/O[1]
                         net (fo=1, routed)           0.673    12.631    counter/counter0[9]
    SLICE_X43Y28         LUT4 (Prop_lut4_I0_O)        0.303    12.934 r  counter/counter[9]_i_2/O
                         net (fo=1, routed)           0.403    13.337    counter/counter[9]_i_2_n_0
    SLICE_X43Y28         LUT5 (Prop_lut5_I4_O)        0.124    13.461 r  counter/counter[9]_i_1/O
                         net (fo=1, routed)           0.000    13.461    counter/p_1_in[9]
    SLICE_X43Y28         FDRE                                         r  counter/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.567    14.925    counter/CLK100_IBUF_BUFG
    SLICE_X43Y28         FDRE                                         r  counter/counter_reg[9]/C
                         clock pessimism              0.391    15.316    
                         clock uncertainty           -0.035    15.281    
    SLICE_X43Y28         FDRE (Setup_fdre_C_D)        0.029    15.310    counter/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         15.310    
                         arrival time                         -13.461    
  -------------------------------------------------------------------
                         slack                                  1.849    

Slack (MET) :             1.948ns  (required time - arrival time)
  Source:                 counter_delta_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            counter/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.022ns  (logic 3.830ns (47.746%)  route 4.192ns (52.254%))
  Logic Levels:           11  (CARRY4=6 LUT2=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.380ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.746     5.380    CLK100_IBUF_BUFG
    SLICE_X39Y32         FDRE                                         r  counter_delta_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y32         FDRE (Prop_fdre_C_Q)         0.456     5.836 r  counter_delta_reg[8]/Q
                         net (fo=4, routed)           1.444     7.281    counter/Q[8]
    SLICE_X37Y27         LUT4 (Prop_lut4_I1_O)        0.124     7.405 r  counter/underflow_occurred0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     7.405    counter/underflow_occurred0_carry__0_i_6_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.937 r  counter/underflow_occurred0_carry__0/CO[3]
                         net (fo=18, routed)          1.139     9.076    counter/underflow_occurred0_carry__0_n_0
    SLICE_X40Y26         LUT5 (Prop_lut5_I3_O)        0.124     9.200 r  counter/i__carry_i_7__0/O
                         net (fo=1, routed)           0.000     9.200    counter/i__carry_i_7__0_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.750 r  counter/_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.750    counter/_inferred__2/i__carry_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.864 r  counter/_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.864    counter/_inferred__2/i__carry__0_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.198 r  counter/_inferred__2/i__carry__1/O[1]
                         net (fo=1, routed)           0.730    10.927    counter/underflow_count[9]
    SLICE_X35Y29         LUT2 (Prop_lut2_I1_O)        0.303    11.230 r  counter/counter0_carry__1_i_3/O
                         net (fo=1, routed)           0.000    11.230    counter/counter0_carry__1_i_3_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.780 r  counter/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.780    counter/counter0_carry__1_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.093 r  counter/counter0_carry__2/O[3]
                         net (fo=1, routed)           0.397    12.491    counter/counter0[15]
    SLICE_X36Y30         LUT4 (Prop_lut4_I0_O)        0.306    12.797 r  counter/counter[15]_i_6/O
                         net (fo=1, routed)           0.481    13.278    counter/counter[15]_i_6_n_0
    SLICE_X37Y31         LUT5 (Prop_lut5_I4_O)        0.124    13.402 r  counter/counter[15]_i_2/O
                         net (fo=1, routed)           0.000    13.402    counter/p_1_in[15]
    SLICE_X37Y31         FDRE                                         r  counter/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.568    14.926    counter/CLK100_IBUF_BUFG
    SLICE_X37Y31         FDRE                                         r  counter/counter_reg[15]/C
                         clock pessimism              0.428    15.354    
                         clock uncertainty           -0.035    15.319    
    SLICE_X37Y31         FDRE (Setup_fdre_C_D)        0.031    15.350    counter/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         15.350    
                         arrival time                         -13.402    
  -------------------------------------------------------------------
                         slack                                  1.948    

Slack (MET) :             2.047ns  (required time - arrival time)
  Source:                 counter_delta_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            counter/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.921ns  (logic 3.732ns (47.116%)  route 4.189ns (52.884%))
  Logic Levels:           11  (CARRY4=6 LUT2=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.380ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.746     5.380    CLK100_IBUF_BUFG
    SLICE_X39Y32         FDRE                                         r  counter_delta_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y32         FDRE (Prop_fdre_C_Q)         0.456     5.836 r  counter_delta_reg[8]/Q
                         net (fo=4, routed)           1.444     7.281    counter/Q[8]
    SLICE_X37Y27         LUT4 (Prop_lut4_I1_O)        0.124     7.405 r  counter/underflow_occurred0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     7.405    counter/underflow_occurred0_carry__0_i_6_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.937 r  counter/underflow_occurred0_carry__0/CO[3]
                         net (fo=18, routed)          1.139     9.076    counter/underflow_occurred0_carry__0_n_0
    SLICE_X40Y26         LUT5 (Prop_lut5_I3_O)        0.124     9.200 r  counter/i__carry_i_7__0/O
                         net (fo=1, routed)           0.000     9.200    counter/i__carry_i_7__0_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.750 r  counter/_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.750    counter/_inferred__2/i__carry_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.864 r  counter/_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.864    counter/_inferred__2/i__carry__0_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.198 r  counter/_inferred__2/i__carry__1/O[1]
                         net (fo=1, routed)           0.730    10.927    counter/underflow_count[9]
    SLICE_X35Y29         LUT2 (Prop_lut2_I1_O)        0.303    11.230 r  counter/counter0_carry__1_i_3/O
                         net (fo=1, routed)           0.000    11.230    counter/counter0_carry__1_i_3_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.780 r  counter/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.780    counter/counter0_carry__1_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.002 r  counter/counter0_carry__2/O[0]
                         net (fo=1, routed)           0.354    12.356    counter/counter0[12]
    SLICE_X34Y30         LUT4 (Prop_lut4_I0_O)        0.299    12.655 r  counter/counter[12]_i_2/O
                         net (fo=1, routed)           0.522    13.177    counter/counter[12]_i_2_n_0
    SLICE_X37Y31         LUT5 (Prop_lut5_I4_O)        0.124    13.301 r  counter/counter[12]_i_1/O
                         net (fo=1, routed)           0.000    13.301    counter/p_1_in[12]
    SLICE_X37Y31         FDRE                                         r  counter/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.568    14.926    counter/CLK100_IBUF_BUFG
    SLICE_X37Y31         FDRE                                         r  counter/counter_reg[12]/C
                         clock pessimism              0.428    15.354    
                         clock uncertainty           -0.035    15.319    
    SLICE_X37Y31         FDRE (Setup_fdre_C_D)        0.029    15.348    counter/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         15.348    
                         arrival time                         -13.301    
  -------------------------------------------------------------------
                         slack                                  2.047    

Slack (MET) :             2.091ns  (required time - arrival time)
  Source:                 counter_delta_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            counter/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.843ns  (logic 3.467ns (44.208%)  route 4.376ns (55.792%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.371ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.737     5.371    CLK100_IBUF_BUFG
    SLICE_X38Y26         FDRE                                         r  counter_delta_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y26         FDRE (Prop_fdre_C_Q)         0.518     5.889 r  counter_delta_reg[4]/Q
                         net (fo=4, routed)           0.818     6.708    counter/Q[4]
    SLICE_X39Y27         LUT2 (Prop_lut2_I0_O)        0.124     6.832 r  counter/counter[7]_i_7/O
                         net (fo=1, routed)           0.000     6.832    counter/counter[7]_i_7_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.364 r  counter/counter_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.364    counter/counter_reg[7]_i_2_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.478 r  counter/counter_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.478    counter/counter_reg[11]_i_2_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.812 f  counter/counter_reg[15]_i_5/O[1]
                         net (fo=6, routed)           0.965     8.777    counter/counter_reg[15]_i_5_n_6
    SLICE_X42Y29         LUT3 (Prop_lut3_I0_O)        0.331     9.108 f  counter/i__carry__0_i_10/O
                         net (fo=4, routed)           0.604     9.712    counter/i__carry__0_i_10_n_0
    SLICE_X36Y30         LUT6 (Prop_lut6_I4_O)        0.348    10.060 r  counter/counter2_carry__0_i_2/O
                         net (fo=1, routed)           0.654    10.714    counter/counter2_carry__0_i_2_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.112 r  counter/counter2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.112    counter/counter2_carry__0_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.383 r  counter/counter2_carry__1/CO[0]
                         net (fo=16, routed)          0.927    12.309    counter/counter2_carry__1_n_3
    SLICE_X43Y26         LUT4 (Prop_lut4_I1_O)        0.373    12.682 r  counter/counter[1]_i_2/O
                         net (fo=1, routed)           0.408    13.090    counter/counter[1]_i_2_n_0
    SLICE_X41Y25         LUT5 (Prop_lut5_I4_O)        0.124    13.214 r  counter/counter[1]_i_1/O
                         net (fo=1, routed)           0.000    13.214    counter/p_1_in[1]
    SLICE_X41Y25         FDRE                                         r  counter/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.562    14.920    counter/CLK100_IBUF_BUFG
    SLICE_X41Y25         FDRE                                         r  counter/counter_reg[1]/C
                         clock pessimism              0.391    15.311    
                         clock uncertainty           -0.035    15.276    
    SLICE_X41Y25         FDRE (Setup_fdre_C_D)        0.029    15.305    counter/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         15.305    
                         arrival time                         -13.214    
  -------------------------------------------------------------------
                         slack                                  2.091    

Slack (MET) :             2.109ns  (required time - arrival time)
  Source:                 counter_delta_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            counter/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.900ns  (logic 3.429ns (43.405%)  route 4.471ns (56.595%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.380ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.746     5.380    CLK100_IBUF_BUFG
    SLICE_X39Y32         FDRE                                         r  counter_delta_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y32         FDRE (Prop_fdre_C_Q)         0.456     5.836 r  counter_delta_reg[8]/Q
                         net (fo=4, routed)           1.444     7.281    counter/Q[8]
    SLICE_X37Y27         LUT4 (Prop_lut4_I1_O)        0.124     7.405 r  counter/underflow_occurred0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     7.405    counter/underflow_occurred0_carry__0_i_6_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.937 r  counter/underflow_occurred0_carry__0/CO[3]
                         net (fo=18, routed)          1.139     9.076    counter/underflow_occurred0_carry__0_n_0
    SLICE_X40Y26         LUT5 (Prop_lut5_I3_O)        0.124     9.200 r  counter/i__carry_i_7__0/O
                         net (fo=1, routed)           0.000     9.200    counter/i__carry_i_7__0_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.750 r  counter/_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.750    counter/_inferred__2/i__carry_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.084 r  counter/_inferred__2/i__carry__0/O[1]
                         net (fo=1, routed)           0.687    10.771    counter/underflow_count[5]
    SLICE_X35Y28         LUT2 (Prop_lut2_I1_O)        0.303    11.074 r  counter/counter0_carry__0_i_3/O
                         net (fo=1, routed)           0.000    11.074    counter/counter0_carry__0_i_3_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.654 r  counter/counter0_carry__0/O[2]
                         net (fo=1, routed)           0.766    12.420    counter/counter0[6]
    SLICE_X37Y25         LUT4 (Prop_lut4_I0_O)        0.302    12.722 r  counter/counter[6]_i_2/O
                         net (fo=1, routed)           0.434    13.156    counter/counter[6]_i_2_n_0
    SLICE_X38Y25         LUT5 (Prop_lut5_I4_O)        0.124    13.280 r  counter/counter[6]_i_1/O
                         net (fo=1, routed)           0.000    13.280    counter/p_1_in[6]
    SLICE_X38Y25         FDRE                                         r  counter/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.561    14.919    counter/CLK100_IBUF_BUFG
    SLICE_X38Y25         FDRE                                         r  counter/counter_reg[6]/C
                         clock pessimism              0.428    15.347    
                         clock uncertainty           -0.035    15.312    
    SLICE_X38Y25         FDRE (Setup_fdre_C_D)        0.077    15.389    counter/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         15.389    
                         arrival time                         -13.280    
  -------------------------------------------------------------------
                         slack                                  2.109    

Slack (MET) :             2.110ns  (required time - arrival time)
  Source:                 counter_delta_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            counter/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.792ns  (logic 3.638ns (46.688%)  route 4.154ns (53.312%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.380ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.746     5.380    CLK100_IBUF_BUFG
    SLICE_X39Y32         FDRE                                         r  counter_delta_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y32         FDRE (Prop_fdre_C_Q)         0.456     5.836 r  counter_delta_reg[8]/Q
                         net (fo=4, routed)           1.444     7.281    counter/Q[8]
    SLICE_X37Y27         LUT4 (Prop_lut4_I1_O)        0.124     7.405 r  counter/underflow_occurred0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     7.405    counter/underflow_occurred0_carry__0_i_6_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.937 r  counter/underflow_occurred0_carry__0/CO[3]
                         net (fo=18, routed)          1.139     9.076    counter/underflow_occurred0_carry__0_n_0
    SLICE_X40Y26         LUT5 (Prop_lut5_I3_O)        0.124     9.200 r  counter/i__carry_i_7__0/O
                         net (fo=1, routed)           0.000     9.200    counter/i__carry_i_7__0_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.750 r  counter/_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.750    counter/_inferred__2/i__carry_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.084 r  counter/_inferred__2/i__carry__0/O[1]
                         net (fo=1, routed)           0.687    10.771    counter/underflow_count[5]
    SLICE_X35Y28         LUT2 (Prop_lut2_I1_O)        0.303    11.074 r  counter/counter0_carry__0_i_3/O
                         net (fo=1, routed)           0.000    11.074    counter/counter0_carry__0_i_3_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.624 r  counter/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.624    counter/counter0_carry__0_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.863 r  counter/counter0_carry__1/O[2]
                         net (fo=1, routed)           0.432    12.294    counter/counter0[10]
    SLICE_X34Y30         LUT4 (Prop_lut4_I0_O)        0.302    12.596 r  counter/counter[10]_i_2/O
                         net (fo=1, routed)           0.452    13.048    counter/counter[10]_i_2_n_0
    SLICE_X34Y30         LUT5 (Prop_lut5_I4_O)        0.124    13.172 r  counter/counter[10]_i_1/O
                         net (fo=1, routed)           0.000    13.172    counter/p_1_in[10]
    SLICE_X34Y30         FDRE                                         r  counter/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.492    14.850    counter/CLK100_IBUF_BUFG
    SLICE_X34Y30         FDRE                                         r  counter/counter_reg[10]/C
                         clock pessimism              0.391    15.241    
                         clock uncertainty           -0.035    15.206    
    SLICE_X34Y30         FDRE (Setup_fdre_C_D)        0.077    15.283    counter/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         15.283    
                         arrival time                         -13.172    
  -------------------------------------------------------------------
                         slack                                  2.110    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 pre_counter_delta_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            counter_delta_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.507%)  route 0.183ns (56.493%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.582     1.460    CLK100_IBUF_BUFG
    SLICE_X43Y26         FDRE                                         r  pre_counter_delta_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDRE (Prop_fdre_C_Q)         0.141     1.601 r  pre_counter_delta_reg[4]/Q
                         net (fo=1, routed)           0.183     1.784    pre_counter_delta[4]
    SLICE_X38Y26         FDRE                                         r  counter_delta_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.846     1.971    CLK100_IBUF_BUFG
    SLICE_X38Y26         FDRE                                         r  counter_delta_reg[4]/C
                         clock pessimism             -0.480     1.491    
    SLICE_X38Y26         FDRE (Hold_fdre_C_D)         0.083     1.574    counter_delta_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 pre_counter_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            counter_mode_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.946%)  route 0.166ns (54.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.587     1.465    CLK100_IBUF_BUFG
    SLICE_X39Y33         FDRE                                         r  pre_counter_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y33         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  pre_counter_mode_reg/Q
                         net (fo=1, routed)           0.166     1.772    pre_counter_mode
    SLICE_X39Y31         FDRE                                         r  counter_mode_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.852     1.977    CLK100_IBUF_BUFG
    SLICE_X39Y31         FDRE                                         r  counter_mode_reg/C
                         clock pessimism             -0.500     1.477    
    SLICE_X39Y31         FDRE (Hold_fdre_C_D)         0.066     1.543    counter_mode_reg
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 pre_counter_delta_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            counter_delta_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.419%)  route 0.176ns (55.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.580     1.458    CLK100_IBUF_BUFG
    SLICE_X37Y26         FDRE                                         r  pre_counter_delta_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDRE (Prop_fdre_C_Q)         0.141     1.599 r  pre_counter_delta_reg[1]/Q
                         net (fo=1, routed)           0.176     1.775    pre_counter_delta[1]
    SLICE_X37Y26         FDRE                                         r  counter_delta_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.846     1.971    CLK100_IBUF_BUFG
    SLICE_X37Y26         FDRE                                         r  counter_delta_reg[1]/C
                         clock pessimism             -0.513     1.458    
    SLICE_X37Y26         FDRE (Hold_fdre_C_D)         0.070     1.528    counter_delta_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 pre_counter_delta_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            counter_delta_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.454%)  route 0.199ns (58.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.584     1.462    CLK100_IBUF_BUFG
    SLICE_X40Y27         FDRE                                         r  pre_counter_delta_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y27         FDRE (Prop_fdre_C_Q)         0.141     1.603 r  pre_counter_delta_reg[5]/Q
                         net (fo=1, routed)           0.199     1.802    pre_counter_delta[5]
    SLICE_X39Y27         FDRE                                         r  counter_delta_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.848     1.973    CLK100_IBUF_BUFG
    SLICE_X39Y27         FDRE                                         r  counter_delta_reg[5]/C
                         clock pessimism             -0.480     1.493    
    SLICE_X39Y27         FDRE (Hold_fdre_C_D)         0.059     1.552    counter_delta_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 seven_seg_inst/ticks_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            seven_seg_inst/ticks_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.560     1.438    seven_seg_inst/CLK100_IBUF_BUFG
    SLICE_X35Y33         FDRE                                         r  seven_seg_inst/ticks_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  seven_seg_inst/ticks_reg[3]/Q
                         net (fo=1, routed)           0.108     1.687    seven_seg_inst/ticks_reg_n_0_[3]
    SLICE_X35Y33         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.795 r  seven_seg_inst/ticks_reg[0]_i_2__0/O[3]
                         net (fo=1, routed)           0.000     1.795    seven_seg_inst/ticks_reg[0]_i_2__0_n_4
    SLICE_X35Y33         FDRE                                         r  seven_seg_inst/ticks_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.827     1.952    seven_seg_inst/CLK100_IBUF_BUFG
    SLICE_X35Y33         FDRE                                         r  seven_seg_inst/ticks_reg[3]/C
                         clock pessimism             -0.514     1.438    
    SLICE_X35Y33         FDRE (Hold_fdre_C_D)         0.105     1.543    seven_seg_inst/ticks_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 counter/ticks_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            counter/ticks_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.587     1.465    counter/CLK100_IBUF_BUFG
    SLICE_X41Y18         FDRE                                         r  counter/ticks_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y18         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  counter/ticks_reg[3]/Q
                         net (fo=1, routed)           0.108     1.714    counter/ticks_reg_n_0_[3]
    SLICE_X41Y18         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.822 r  counter/ticks_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.822    counter/ticks_reg[0]_i_2_n_4
    SLICE_X41Y18         FDRE                                         r  counter/ticks_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.854     1.979    counter/CLK100_IBUF_BUFG
    SLICE_X41Y18         FDRE                                         r  counter/ticks_reg[3]/C
                         clock pessimism             -0.514     1.465    
    SLICE_X41Y18         FDRE (Hold_fdre_C_D)         0.105     1.570    counter/ticks_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 counter/ticks_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            counter/ticks_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.586     1.464    counter/CLK100_IBUF_BUFG
    SLICE_X41Y19         FDRE                                         r  counter/ticks_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y19         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  counter/ticks_reg[4]/Q
                         net (fo=1, routed)           0.105     1.710    counter/ticks_reg_n_0_[4]
    SLICE_X41Y19         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.825 r  counter/ticks_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.825    counter/ticks_reg[4]_i_1_n_7
    SLICE_X41Y19         FDRE                                         r  counter/ticks_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.853     1.978    counter/CLK100_IBUF_BUFG
    SLICE_X41Y19         FDRE                                         r  counter/ticks_reg[4]/C
                         clock pessimism             -0.514     1.464    
    SLICE_X41Y19         FDRE (Hold_fdre_C_D)         0.105     1.569    counter/ticks_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 seven_seg_inst/ticks_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            seven_seg_inst/ticks_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.561     1.439    seven_seg_inst/CLK100_IBUF_BUFG
    SLICE_X35Y34         FDRE                                         r  seven_seg_inst/ticks_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y34         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  seven_seg_inst/ticks_reg[4]/Q
                         net (fo=1, routed)           0.105     1.685    seven_seg_inst/ticks_reg_n_0_[4]
    SLICE_X35Y34         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.800 r  seven_seg_inst/ticks_reg[4]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.800    seven_seg_inst/ticks_reg[4]_i_1__0_n_7
    SLICE_X35Y34         FDRE                                         r  seven_seg_inst/ticks_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.828     1.953    seven_seg_inst/CLK100_IBUF_BUFG
    SLICE_X35Y34         FDRE                                         r  seven_seg_inst/ticks_reg[4]/C
                         clock pessimism             -0.514     1.439    
    SLICE_X35Y34         FDRE (Hold_fdre_C_D)         0.105     1.544    seven_seg_inst/ticks_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 seven_seg_inst/ticks_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            seven_seg_inst/ticks_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.560     1.438    seven_seg_inst/CLK100_IBUF_BUFG
    SLICE_X35Y33         FDRE                                         r  seven_seg_inst/ticks_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  seven_seg_inst/ticks_reg[2]/Q
                         net (fo=1, routed)           0.109     1.688    seven_seg_inst/ticks_reg_n_0_[2]
    SLICE_X35Y33         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.799 r  seven_seg_inst/ticks_reg[0]_i_2__0/O[2]
                         net (fo=1, routed)           0.000     1.799    seven_seg_inst/ticks_reg[0]_i_2__0_n_5
    SLICE_X35Y33         FDRE                                         r  seven_seg_inst/ticks_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.827     1.952    seven_seg_inst/CLK100_IBUF_BUFG
    SLICE_X35Y33         FDRE                                         r  seven_seg_inst/ticks_reg[2]/C
                         clock pessimism             -0.514     1.438    
    SLICE_X35Y33         FDRE (Hold_fdre_C_D)         0.105     1.543    seven_seg_inst/ticks_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 counter/ticks_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            counter/ticks_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.587     1.465    counter/CLK100_IBUF_BUFG
    SLICE_X41Y18         FDRE                                         r  counter/ticks_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y18         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  counter/ticks_reg[2]/Q
                         net (fo=1, routed)           0.109     1.715    counter/ticks_reg_n_0_[2]
    SLICE_X41Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.826 r  counter/ticks_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.826    counter/ticks_reg[0]_i_2_n_5
    SLICE_X41Y18         FDRE                                         r  counter/ticks_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.854     1.979    counter/CLK100_IBUF_BUFG
    SLICE_X41Y18         FDRE                                         r  counter/ticks_reg[2]/C
                         clock pessimism             -0.514     1.465    
    SLICE_X41Y18         FDRE (Hold_fdre_C_D)         0.105     1.570    counter/ticks_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         10.000
Sources:            { CLK100 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y26    counter_delta_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y31    counter_delta_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y26    counter_delta_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y26    counter_delta_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y26    counter_delta_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y26    counter_delta_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y27    counter_delta_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y27    counter_delta_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y27    counter_delta_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X38Y26    counter_delta_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X38Y26    counter_delta_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X39Y31    counter_delta_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X39Y31    counter_delta_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X37Y26    counter_delta_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X37Y26    counter_delta_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X38Y26    counter_delta_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X38Y26    counter_delta_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X38Y26    counter_delta_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X38Y26    counter_delta_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y26    counter_delta_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y26    counter_delta_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y31    counter_delta_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y31    counter_delta_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X37Y26    counter_delta_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X37Y26    counter_delta_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y26    counter_delta_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y26    counter_delta_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y26    counter_delta_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y26    counter_delta_reg[3]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 counter/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            SS_CATHODE[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.579ns  (logic 4.964ns (46.923%)  route 5.615ns (53.077%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.737     5.371    counter/CLK100_IBUF_BUFG
    SLICE_X41Y25         FDRE                                         r  counter/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y25         FDRE (Prop_fdre_C_Q)         0.456     5.827 f  counter/counter_reg[1]/Q
                         net (fo=25, routed)          1.801     7.629    counter/counter_reg_n_0_[1]
    SLICE_X38Y32         LUT4 (Prop_lut4_I3_O)        0.152     7.781 r  counter/SS_CATHODE_OBUF[4]_inst_i_4/O
                         net (fo=1, routed)           0.633     8.414    counter/SS_CATHODE_OBUF[4]_inst_i_4_n_0
    SLICE_X37Y32         LUT6 (Prop_lut6_I5_O)        0.348     8.762 r  counter/SS_CATHODE_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.000     8.762    counter/SS_CATHODE_OBUF[4]_inst_i_2_n_0
    SLICE_X37Y32         MUXF7 (Prop_muxf7_I0_O)      0.238     9.000 r  counter/SS_CATHODE_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.180    12.180    SS_CATHODE_OBUF[4]
    M17                  OBUF (Prop_obuf_I_O)         3.770    15.950 r  SS_CATHODE_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.950    SS_CATHODE[4]
    M17                                                               r  SS_CATHODE[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            SS_CATHODE[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.555ns  (logic 4.681ns (44.348%)  route 5.874ns (55.652%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.735     5.369    counter/CLK100_IBUF_BUFG
    SLICE_X38Y25         FDRE                                         r  counter/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y25         FDRE (Prop_fdre_C_Q)         0.518     5.887 r  counter/counter_reg[7]/Q
                         net (fo=21, routed)          1.779     7.666    counter/sel0[3]
    SLICE_X41Y33         LUT4 (Prop_lut4_I0_O)        0.152     7.818 r  counter/SS_CATHODE_OBUF[0]_inst_i_6/O
                         net (fo=1, routed)           0.667     8.485    counter/hex2ss1/SS_out__29[0]
    SLICE_X40Y33         LUT6 (Prop_lut6_I5_O)        0.326     8.811 r  counter/SS_CATHODE_OBUF[0]_inst_i_5/O
                         net (fo=1, routed)           0.789     9.599    counter/SS_CATHODE_OBUF[0]_inst_i_5_n_0
    SLICE_X40Y34         LUT5 (Prop_lut5_I4_O)        0.124     9.723 r  counter/SS_CATHODE_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.640    12.363    SS_CATHODE_OBUF[0]
    K14                  OBUF (Prop_obuf_I_O)         3.561    15.924 r  SS_CATHODE_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.924    SS_CATHODE[0]
    K14                                                               r  SS_CATHODE[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            SS_CATHODE[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.468ns  (logic 4.625ns (44.178%)  route 5.843ns (55.822%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.737     5.371    counter/CLK100_IBUF_BUFG
    SLICE_X41Y25         FDRE                                         r  counter/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y25         FDRE (Prop_fdre_C_Q)         0.456     5.827 r  counter/counter_reg[1]/Q
                         net (fo=25, routed)          1.801     7.629    counter/counter_reg_n_0_[1]
    SLICE_X38Y32         LUT4 (Prop_lut4_I1_O)        0.124     7.753 r  counter/SS_CATHODE_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.977     8.730    counter/SS_CATHODE_OBUF[2]_inst_i_4_n_0
    SLICE_X37Y32         LUT6 (Prop_lut6_I5_O)        0.124     8.854 r  counter/SS_CATHODE_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.000     8.854    counter/SS_CATHODE_OBUF[2]_inst_i_2_n_0
    SLICE_X37Y32         MUXF7 (Prop_muxf7_I0_O)      0.212     9.066 r  counter/SS_CATHODE_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.065    12.131    SS_CATHODE_OBUF[2]
    J18                  OBUF (Prop_obuf_I_O)         3.709    15.839 r  SS_CATHODE_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.839    SS_CATHODE[2]
    J18                                                               r  SS_CATHODE[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            SS_CATHODE[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.063ns  (logic 4.420ns (43.926%)  route 5.643ns (56.074%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.735     5.369    counter/CLK100_IBUF_BUFG
    SLICE_X38Y25         FDRE                                         r  counter/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y25         FDRE (Prop_fdre_C_Q)         0.518     5.887 r  counter/counter_reg[7]/Q
                         net (fo=21, routed)          1.779     7.666    counter/sel0[3]
    SLICE_X41Y33         LUT4 (Prop_lut4_I0_O)        0.124     7.790 r  counter/SS_CATHODE_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.402     8.192    counter/hex2ss1/SS_out__29[6]
    SLICE_X41Y33         LUT6 (Prop_lut6_I5_O)        0.124     8.316 r  counter/SS_CATHODE_OBUF[6]_inst_i_5/O
                         net (fo=1, routed)           0.428     8.744    counter/SS_CATHODE_OBUF[6]_inst_i_5_n_0
    SLICE_X39Y34         LUT5 (Prop_lut5_I4_O)        0.124     8.868 r  counter/SS_CATHODE_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.033    11.902    SS_CATHODE_OBUF[6]
    H18                  OBUF (Prop_obuf_I_O)         3.530    15.432 r  SS_CATHODE_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.432    SS_CATHODE[6]
    H18                                                               r  SS_CATHODE[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            SS_CATHODE[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.929ns  (logic 4.406ns (44.371%)  route 5.523ns (55.629%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.735     5.369    counter/CLK100_IBUF_BUFG
    SLICE_X38Y25         FDRE                                         r  counter/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y25         FDRE (Prop_fdre_C_Q)         0.518     5.887 r  counter/counter_reg[7]/Q
                         net (fo=21, routed)          1.622     7.509    counter/sel0[3]
    SLICE_X38Y32         LUT4 (Prop_lut4_I0_O)        0.124     7.633 r  counter/SS_CATHODE_OBUF[1]_inst_i_6/O
                         net (fo=1, routed)           0.955     8.588    counter/hex2ss1/SS_out__29[1]
    SLICE_X41Y33         LUT6 (Prop_lut6_I5_O)        0.124     8.712 r  counter/SS_CATHODE_OBUF[1]_inst_i_5/O
                         net (fo=1, routed)           0.296     9.008    counter/SS_CATHODE_OBUF[1]_inst_i_5_n_0
    SLICE_X41Y34         LUT5 (Prop_lut5_I4_O)        0.124     9.132 r  counter/SS_CATHODE_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.651    11.782    SS_CATHODE_OBUF[1]
    H15                  OBUF (Prop_obuf_I_O)         3.516    15.298 r  SS_CATHODE_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.298    SS_CATHODE[1]
    H15                                                               r  SS_CATHODE[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            SS_CATHODE[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.667ns  (logic 4.790ns (49.550%)  route 4.877ns (50.450%))
  Logic Levels:           5  (LUT5=1 LUT6=2 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.743     5.377    counter/CLK100_IBUF_BUFG
    SLICE_X42Y28         FDRE                                         r  counter/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y28         FDRE (Prop_fdre_C_Q)         0.518     5.895 r  counter/counter_reg[11]/Q
                         net (fo=20, routed)          1.378     7.273    counter/counter_reg_n_0_[11]
    SLICE_X40Y33         LUT5 (Prop_lut5_I3_O)        0.124     7.397 r  counter/SS_CATHODE_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.000     7.397    counter/SS_CATHODE_OBUF[3]_inst_i_4_n_0
    SLICE_X40Y33         MUXF7 (Prop_muxf7_I0_O)      0.212     7.609 r  counter/SS_CATHODE_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.659     8.269    counter/SS_CATHODE_OBUF[3]_inst_i_3_n_0
    SLICE_X41Y33         LUT6 (Prop_lut6_I5_O)        0.299     8.568 r  counter/SS_CATHODE_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.535     9.103    counter/SS_CATHODE_OBUF[3]_inst_i_2_n_0
    SLICE_X43Y34         LUT6 (Prop_lut6_I1_O)        0.124     9.227 r  counter/SS_CATHODE_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.304    11.531    SS_CATHODE_OBUF[3]
    J15                  OBUF (Prop_obuf_I_O)         3.513    15.044 r  SS_CATHODE_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.044    SS_CATHODE[3]
    J15                                                               r  SS_CATHODE[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            SS_CATHODE[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.512ns  (logic 4.647ns (48.854%)  route 4.865ns (51.146%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.735     5.369    counter/CLK100_IBUF_BUFG
    SLICE_X38Y25         FDRE                                         r  counter/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y25         FDRE (Prop_fdre_C_Q)         0.518     5.887 r  counter/counter_reg[7]/Q
                         net (fo=21, routed)          1.740     7.628    counter/sel0[3]
    SLICE_X38Y32         LUT4 (Prop_lut4_I0_O)        0.153     7.781 r  counter/SS_CATHODE_OBUF[5]_inst_i_6/O
                         net (fo=1, routed)           0.573     8.353    counter/hex2ss1/SS_out__29[5]
    SLICE_X41Y32         LUT6 (Prop_lut6_I5_O)        0.331     8.684 r  counter/SS_CATHODE_OBUF[5]_inst_i_4/O
                         net (fo=1, routed)           0.154     8.838    counter/SS_CATHODE_OBUF[5]_inst_i_4_n_0
    SLICE_X41Y32         LUT5 (Prop_lut5_I3_O)        0.124     8.962 r  counter/SS_CATHODE_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.398    11.360    SS_CATHODE_OBUF[5]
    J16                  OBUF (Prop_obuf_I_O)         3.521    14.882 r  SS_CATHODE_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.882    SS_CATHODE[5]
    J16                                                               r  SS_CATHODE[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_inst/display_idx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            SS_ANODE[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.881ns  (logic 4.513ns (50.813%)  route 4.369ns (49.187%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.748     5.382    seven_seg_inst/CLK100_IBUF_BUFG
    SLICE_X37Y34         FDRE                                         r  seven_seg_inst/display_idx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y34         FDRE (Prop_fdre_C_Q)         0.419     5.801 r  seven_seg_inst/display_idx_reg[1]/Q
                         net (fo=28, routed)          1.196     6.997    seven_seg_inst/display_idx[1]
    SLICE_X42Y40         LUT2 (Prop_lut2_I0_O)        0.327     7.324 r  seven_seg_inst/SS_ANODE_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           3.172    10.497    SS_ANODE_OBUF[0]
    K19                  OBUF (Prop_obuf_I_O)         3.767    14.264 r  SS_ANODE_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.264    SS_ANODE[0]
    K19                                                               r  SS_ANODE[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_inst/display_idx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            SS_ANODE[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.738ns  (logic 4.490ns (51.389%)  route 4.247ns (48.611%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.748     5.382    seven_seg_inst/CLK100_IBUF_BUFG
    SLICE_X37Y34         FDRE                                         r  seven_seg_inst/display_idx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y34         FDRE (Prop_fdre_C_Q)         0.419     5.801 f  seven_seg_inst/display_idx_reg[1]/Q
                         net (fo=28, routed)          1.204     7.005    seven_seg_inst/display_idx[1]
    SLICE_X42Y40         LUT2 (Prop_lut2_I0_O)        0.321     7.326 r  seven_seg_inst/SS_ANODE_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.043    10.370    SS_ANODE_OBUF[3]
    L16                  OBUF (Prop_obuf_I_O)         3.750    14.120 r  SS_ANODE_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.120    SS_ANODE[3]
    L16                                                               r  SS_ANODE[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_inst/display_idx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            SS_ANODE[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.573ns  (logic 4.307ns (50.244%)  route 4.266ns (49.756%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.748     5.382    seven_seg_inst/CLK100_IBUF_BUFG
    SLICE_X37Y34         FDRE                                         r  seven_seg_inst/display_idx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y34         FDRE (Prop_fdre_C_Q)         0.419     5.801 f  seven_seg_inst/display_idx_reg[1]/Q
                         net (fo=28, routed)          1.196     6.997    seven_seg_inst/display_idx[1]
    SLICE_X42Y40         LUT2 (Prop_lut2_I1_O)        0.299     7.296 r  seven_seg_inst/SS_ANODE_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.069    10.366    SS_ANODE_OBUF[2]
    M18                  OBUF (Prop_obuf_I_O)         3.589    13.955 r  SS_ANODE_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.955    SS_ANODE[2]
    M18                                                               r  SS_ANODE[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 counter_delta_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            counter/underflow_occurred_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.473ns  (logic 0.325ns (68.655%)  route 0.148ns (31.345%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.582     1.460    CLK100_IBUF_BUFG
    SLICE_X39Y27         FDRE                                         r  counter_delta_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y27         FDRE (Prop_fdre_C_Q)         0.141     1.601 r  counter_delta_reg[5]/Q
                         net (fo=4, routed)           0.148     1.749    counter/Q[5]
    SLICE_X37Y26         LUT4 (Prop_lut4_I3_O)        0.051     1.800 r  counter/underflow_occurred0_carry_i_2/O
                         net (fo=1, routed)           0.000     1.800    counter/underflow_occurred0_carry_i_2_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.094     1.894 r  counter/underflow_occurred0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.894    counter/underflow_occurred0_carry_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.933 r  counter/underflow_occurred0_carry__0/CO[3]
                         net (fo=18, routed)          0.000     1.933    counter/underflow_occurred0_carry__0_n_0
    SLICE_X37Y27         LDCE                                         r  counter/underflow_occurred_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter/match_led_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.867ns  (logic 1.391ns (74.480%)  route 0.476ns (25.520%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.586     1.464    counter/CLK100_IBUF_BUFG
    SLICE_X43Y30         FDRE                                         r  counter/match_led_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y30         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  counter/match_led_reg/Q
                         net (fo=2, routed)           0.476     2.081    LED_OBUF[0]
    N20                  OBUF (Prop_obuf_I_O)         1.250     3.331 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.331    LED[0]
    N20                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            SS_CATHODE[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.419ns  (logic 1.453ns (60.075%)  route 0.966ns (39.925%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.585     1.463    counter/CLK100_IBUF_BUFG
    SLICE_X37Y31         FDRE                                         r  counter/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y31         FDRE (Prop_fdre_C_Q)         0.141     1.604 r  counter/counter_reg[12]/Q
                         net (fo=19, routed)          0.280     1.884    counter/counter_reg_n_0_[12]
    SLICE_X41Y32         LUT6 (Prop_lut6_I2_O)        0.045     1.929 r  counter/SS_CATHODE_OBUF[5]_inst_i_4/O
                         net (fo=1, routed)           0.052     1.981    counter/SS_CATHODE_OBUF[5]_inst_i_4_n_0
    SLICE_X41Y32         LUT5 (Prop_lut5_I3_O)        0.045     2.026 r  counter/SS_CATHODE_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.634     2.660    SS_CATHODE_OBUF[5]
    J16                  OBUF (Prop_obuf_I_O)         1.222     3.882 r  SS_CATHODE_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.882    SS_CATHODE[5]
    J16                                                               r  SS_CATHODE[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_inst/display_idx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            SS_CATHODE[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.508ns  (logic 1.486ns (59.256%)  route 1.022ns (40.744%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.588     1.466    seven_seg_inst/CLK100_IBUF_BUFG
    SLICE_X37Y34         FDRE                                         r  seven_seg_inst/display_idx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y34         FDRE (Prop_fdre_C_Q)         0.128     1.594 f  seven_seg_inst/display_idx_reg[1]/Q
                         net (fo=28, routed)          0.251     1.845    counter/display_idx[1]
    SLICE_X41Y33         LUT6 (Prop_lut6_I0_O)        0.099     1.944 r  counter/SS_CATHODE_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.184     2.128    counter/SS_CATHODE_OBUF[3]_inst_i_2_n_0
    SLICE_X43Y34         LUT6 (Prop_lut6_I1_O)        0.045     2.173 r  counter/SS_CATHODE_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.586     2.760    SS_CATHODE_OBUF[3]
    J15                  OBUF (Prop_obuf_I_O)         1.214     3.974 r  SS_CATHODE_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.974    SS_CATHODE[3]
    J15                                                               r  SS_CATHODE[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_inst/display_idx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            SS_ANODE[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.563ns  (logic 1.400ns (54.646%)  route 1.162ns (45.354%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.588     1.466    seven_seg_inst/CLK100_IBUF_BUFG
    SLICE_X37Y34         FDRE                                         r  seven_seg_inst/display_idx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y34         FDRE (Prop_fdre_C_Q)         0.141     1.607 f  seven_seg_inst/display_idx_reg[0]/Q
                         net (fo=25, routed)          0.386     1.993    seven_seg_inst/display_idx[0]
    SLICE_X42Y40         LUT2 (Prop_lut2_I1_O)        0.045     2.038 r  seven_seg_inst/SS_ANODE_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.777     2.814    SS_ANODE_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         1.214     4.029 r  SS_ANODE_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.029    SS_ANODE[1]
    H17                                                               r  SS_ANODE[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_inst/display_idx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            SS_CATHODE[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.591ns  (logic 1.493ns (57.611%)  route 1.098ns (42.389%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.588     1.466    seven_seg_inst/CLK100_IBUF_BUFG
    SLICE_X37Y34         FDRE                                         r  seven_seg_inst/display_idx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y34         FDRE (Prop_fdre_C_Q)         0.141     1.607 f  seven_seg_inst/display_idx_reg[0]/Q
                         net (fo=25, routed)          0.300     1.907    counter/display_idx[0]
    SLICE_X40Y34         LUT6 (Prop_lut6_I0_O)        0.045     1.952 r  counter/SS_CATHODE_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.059     2.011    counter/SS_CATHODE_OBUF[0]_inst_i_3_n_0
    SLICE_X40Y34         LUT5 (Prop_lut5_I1_O)        0.045     2.056 r  counter/SS_CATHODE_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.739     2.795    SS_CATHODE_OBUF[0]
    K14                  OBUF (Prop_obuf_I_O)         1.262     4.057 r  SS_CATHODE_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.057    SS_CATHODE[0]
    K14                                                               r  SS_CATHODE[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_inst/display_idx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            SS_CATHODE[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.606ns  (logic 1.403ns (53.816%)  route 1.204ns (46.184%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.588     1.466    seven_seg_inst/CLK100_IBUF_BUFG
    SLICE_X37Y34         FDRE                                         r  seven_seg_inst/display_idx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y34         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  seven_seg_inst/display_idx_reg[0]/Q
                         net (fo=25, routed)          0.463     2.070    counter/display_idx[0]
    SLICE_X41Y34         LUT5 (Prop_lut5_I3_O)        0.045     2.115 r  counter/SS_CATHODE_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.741     2.856    SS_CATHODE_OBUF[1]
    H15                  OBUF (Prop_obuf_I_O)         1.217     4.072 r  SS_CATHODE_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.072    SS_CATHODE[1]
    H15                                                               r  SS_CATHODE[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_inst/display_idx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            SS_CATHODE[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.620ns  (logic 1.523ns (58.139%)  route 1.097ns (41.861%))
  Logic Levels:           2  (MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.588     1.466    seven_seg_inst/CLK100_IBUF_BUFG
    SLICE_X37Y34         FDRE                                         r  seven_seg_inst/display_idx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y34         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  seven_seg_inst/display_idx_reg[0]/Q
                         net (fo=25, routed)          0.185     1.792    counter/display_idx[0]
    SLICE_X37Y32         MUXF7 (Prop_muxf7_S_O)       0.085     1.877 r  counter/SS_CATHODE_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.912     2.789    SS_CATHODE_OBUF[2]
    J18                  OBUF (Prop_obuf_I_O)         1.297     4.086 r  SS_CATHODE_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.086    SS_CATHODE[2]
    J18                                                               r  SS_CATHODE[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_inst/display_idx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            SS_CATHODE[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.665ns  (logic 1.417ns (53.161%)  route 1.248ns (46.839%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.588     1.466    seven_seg_inst/CLK100_IBUF_BUFG
    SLICE_X37Y34         FDRE                                         r  seven_seg_inst/display_idx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y34         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  seven_seg_inst/display_idx_reg[0]/Q
                         net (fo=25, routed)          0.351     1.958    counter/display_idx[0]
    SLICE_X39Y34         LUT5 (Prop_lut5_I3_O)        0.045     2.003 r  counter/SS_CATHODE_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.897     2.900    SS_CATHODE_OBUF[6]
    H18                  OBUF (Prop_obuf_I_O)         1.231     4.131 r  SS_CATHODE_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.131    SS_CATHODE[6]
    H18                                                               r  SS_CATHODE[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            SS_CATHODE[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.695ns  (logic 1.619ns (60.079%)  route 1.076ns (39.921%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.585     1.463    counter/CLK100_IBUF_BUFG
    SLICE_X37Y31         FDRE                                         r  counter/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y31         FDRE (Prop_fdre_C_Q)         0.141     1.604 f  counter/counter_reg[15]/Q
                         net (fo=19, routed)          0.152     1.756    counter/counter_reg_n_0_[15]
    SLICE_X37Y32         LUT6 (Prop_lut6_I0_O)        0.045     1.801 r  counter/SS_CATHODE_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.000     1.801    counter/SS_CATHODE_OBUF[4]_inst_i_3_n_0
    SLICE_X37Y32         MUXF7 (Prop_muxf7_I1_O)      0.074     1.875 r  counter/SS_CATHODE_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.924     2.799    SS_CATHODE_OBUF[4]
    M17                  OBUF (Prop_obuf_I_O)         1.359     4.158 r  SS_CATHODE_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.158    SS_CATHODE[4]
    M17                                                               r  SS_CATHODE[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            pre_counter_delta_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.050ns  (logic 1.474ns (36.404%)  route 2.575ns (63.596%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.922ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    N16                  IBUF (Prop_ibuf_I_O)         1.474     1.474 r  SW_IBUF[3]_inst/O
                         net (fo=1, routed)           2.575     4.050    SW_IBUF[3]
    SLICE_X39Y27         FDRE                                         r  pre_counter_delta_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.564     4.922    CLK100_IBUF_BUFG
    SLICE_X39Y27         FDRE                                         r  pre_counter_delta_reg[3]/C

Slack:                    inf
  Source:                 counter/underflow_occurred_reg/G
                            (positive level-sensitive latch)
  Destination:            counter/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.399ns  (logic 0.691ns (20.331%)  route 2.708ns (79.669%))
  Logic Levels:           3  (LDCE=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y27         LDCE                         0.000     0.000 r  counter/underflow_occurred_reg/G
    SLICE_X37Y27         LDCE (EnToQ_ldce_G_Q)        0.443     0.443 r  counter/underflow_occurred_reg/Q
                         net (fo=16, routed)          2.254     2.697    counter/underflow_occurred
    SLICE_X42Y30         LUT4 (Prop_lut4_I2_O)        0.124     2.821 r  counter/counter[8]_i_2/O
                         net (fo=1, routed)           0.454     3.275    counter/counter[8]_i_2_n_0
    SLICE_X41Y30         LUT5 (Prop_lut5_I4_O)        0.124     3.399 r  counter/counter[8]_i_1/O
                         net (fo=1, routed)           0.000     3.399    counter/p_1_in[8]
    SLICE_X41Y30         FDRE                                         r  counter/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.568     4.926    counter/CLK100_IBUF_BUFG
    SLICE_X41Y30         FDRE                                         r  counter/counter_reg[8]/C

Slack:                    inf
  Source:                 SW[6]
                            (input port)
  Destination:            pre_counter_delta_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.270ns  (logic 1.491ns (45.596%)  route 1.779ns (54.404%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.923ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L15                                               0.000     0.000 r  SW[6] (IN)
                         net (fo=0)                   0.000     0.000    SW[6]
    L15                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  SW_IBUF[6]_inst/O
                         net (fo=1, routed)           1.779     3.270    SW_IBUF[6]
    SLICE_X40Y27         FDRE                                         r  pre_counter_delta_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.565     4.923    CLK100_IBUF_BUFG
    SLICE_X40Y27         FDRE                                         r  pre_counter_delta_reg[6]/C

Slack:                    inf
  Source:                 counter/underflow_occurred_reg/G
                            (positive level-sensitive latch)
  Destination:            counter/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.234ns  (logic 0.691ns (21.370%)  route 2.543ns (78.630%))
  Logic Levels:           3  (LDCE=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y27         LDCE                         0.000     0.000 r  counter/underflow_occurred_reg/G
    SLICE_X37Y27         LDCE (EnToQ_ldce_G_Q)        0.443     0.443 r  counter/underflow_occurred_reg/Q
                         net (fo=16, routed)          2.047     2.490    counter/underflow_occurred
    SLICE_X42Y30         LUT4 (Prop_lut4_I2_O)        0.124     2.614 r  counter/counter[13]_i_2/O
                         net (fo=1, routed)           0.495     3.110    counter/counter[13]_i_2_n_0
    SLICE_X42Y29         LUT5 (Prop_lut5_I4_O)        0.124     3.234 r  counter/counter[13]_i_1/O
                         net (fo=1, routed)           0.000     3.234    counter/p_1_in[13]
    SLICE_X42Y29         FDRE                                         r  counter/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.568     4.926    counter/CLK100_IBUF_BUFG
    SLICE_X42Y29         FDRE                                         r  counter/counter_reg[13]/C

Slack:                    inf
  Source:                 SW[8]
                            (input port)
  Destination:            pre_counter_delta_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.195ns  (logic 1.557ns (48.749%)  route 1.637ns (51.251%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.931ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T10                                               0.000     0.000 r  SW[8] (IN)
                         net (fo=0)                   0.000     0.000    SW[8]
    T10                  IBUF (Prop_ibuf_I_O)         1.557     1.557 r  SW_IBUF[8]_inst/O
                         net (fo=1, routed)           1.637     3.195    SW_IBUF[8]
    SLICE_X42Y34         FDRE                                         r  pre_counter_delta_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.573     4.931    CLK100_IBUF_BUFG
    SLICE_X42Y34         FDRE                                         r  pre_counter_delta_reg[8]/C

Slack:                    inf
  Source:                 SW[9]
                            (input port)
  Destination:            pre_counter_delta_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.172ns  (logic 1.542ns (48.606%)  route 1.630ns (51.394%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.931ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 r  SW[9] (IN)
                         net (fo=0)                   0.000     0.000    SW[9]
    T12                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  SW_IBUF[9]_inst/O
                         net (fo=1, routed)           1.630     3.172    SW_IBUF[9]
    SLICE_X42Y34         FDRE                                         r  pre_counter_delta_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.573     4.931    CLK100_IBUF_BUFG
    SLICE_X42Y34         FDRE                                         r  pre_counter_delta_reg[9]/C

Slack:                    inf
  Source:                 SW[7]
                            (input port)
  Destination:            pre_counter_delta_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.135ns  (logic 1.484ns (47.349%)  route 1.651ns (52.651%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.923ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  SW[7] (IN)
                         net (fo=0)                   0.000     0.000    SW[7]
    M15                  IBUF (Prop_ibuf_I_O)         1.484     1.484 r  SW_IBUF[7]_inst/O
                         net (fo=1, routed)           1.651     3.135    SW_IBUF[7]
    SLICE_X40Y27         FDRE                                         r  pre_counter_delta_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.565     4.923    CLK100_IBUF_BUFG
    SLICE_X40Y27         FDRE                                         r  pre_counter_delta_reg[7]/C

Slack:                    inf
  Source:                 PB[2]
                            (input port)
  Destination:            pre_max_set_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.115ns  (logic 1.451ns (46.573%)  route 1.664ns (53.427%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  PB[2] (IN)
                         net (fo=0)                   0.000     0.000    PB[2]
    P15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  PB_IBUF[2]_inst/O
                         net (fo=1, routed)           1.664     3.115    PB_IBUF[2]
    SLICE_X42Y31         FDRE                                         r  pre_max_set_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.569     4.927    CLK100_IBUF_BUFG
    SLICE_X42Y31         FDRE                                         r  pre_max_set_reg/C

Slack:                    inf
  Source:                 SW[10]
                            (input port)
  Destination:            pre_counter_delta_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.047ns  (logic 1.565ns (51.360%)  route 1.482ns (48.640%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.928ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T11                                               0.000     0.000 r  SW[10] (IN)
                         net (fo=0)                   0.000     0.000    SW[10]
    T11                  IBUF (Prop_ibuf_I_O)         1.565     1.565 r  SW_IBUF[10]_inst/O
                         net (fo=1, routed)           1.482     3.047    SW_IBUF[10]
    SLICE_X39Y32         FDRE                                         r  pre_counter_delta_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.570     4.928    CLK100_IBUF_BUFG
    SLICE_X39Y32         FDRE                                         r  pre_counter_delta_reg[10]/C

Slack:                    inf
  Source:                 PB[3]
                            (input port)
  Destination:            pre_match_set_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.991ns  (logic 1.476ns (49.360%)  route 1.515ns (50.640%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.932ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M14                                               0.000     0.000 r  PB[3] (IN)
                         net (fo=0)                   0.000     0.000    PB[3]
    M14                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PB_IBUF[3]_inst/O
                         net (fo=1, routed)           1.515     2.991    PB_IBUF[3]
    SLICE_X42Y35         FDRE                                         r  pre_match_set_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.267    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.358 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=143, routed)         1.574     4.932    CLK100_IBUF_BUFG
    SLICE_X42Y35         FDRE                                         r  pre_match_set_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 counter/underflow_occurred_reg/G
                            (positive level-sensitive latch)
  Destination:            counter/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.562ns  (logic 0.219ns (38.975%)  route 0.343ns (61.025%))
  Logic Levels:           3  (LDCE=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y27         LDCE                         0.000     0.000 r  counter/underflow_occurred_reg/G
    SLICE_X37Y27         LDCE (EnToQ_ldce_G_Q)        0.129     0.129 r  counter/underflow_occurred_reg/Q
                         net (fo=16, routed)          0.289     0.418    counter/underflow_occurred
    SLICE_X38Y25         LUT4 (Prop_lut4_I2_O)        0.045     0.463 r  counter/counter[7]_i_3/O
                         net (fo=1, routed)           0.054     0.517    counter/counter[7]_i_3_n_0
    SLICE_X38Y25         LUT5 (Prop_lut5_I4_O)        0.045     0.562 r  counter/counter[7]_i_1/O
                         net (fo=1, routed)           0.000     0.562    counter/p_1_in[7]
    SLICE_X38Y25         FDRE                                         r  counter/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.845     1.970    counter/CLK100_IBUF_BUFG
    SLICE_X38Y25         FDRE                                         r  counter/counter_reg[7]/C

Slack:                    inf
  Source:                 counter/underflow_occurred_reg/G
                            (positive level-sensitive latch)
  Destination:            counter/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.672ns  (logic 0.219ns (32.601%)  route 0.453ns (67.399%))
  Logic Levels:           3  (LDCE=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y27         LDCE                         0.000     0.000 r  counter/underflow_occurred_reg/G
    SLICE_X37Y27         LDCE (EnToQ_ldce_G_Q)        0.129     0.129 r  counter/underflow_occurred_reg/Q
                         net (fo=16, routed)          0.296     0.425    counter/underflow_occurred
    SLICE_X37Y25         LUT4 (Prop_lut4_I2_O)        0.045     0.470 r  counter/counter[6]_i_2/O
                         net (fo=1, routed)           0.157     0.627    counter/counter[6]_i_2_n_0
    SLICE_X38Y25         LUT5 (Prop_lut5_I4_O)        0.045     0.672 r  counter/counter[6]_i_1/O
                         net (fo=1, routed)           0.000     0.672    counter/p_1_in[6]
    SLICE_X38Y25         FDRE                                         r  counter/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.845     1.970    counter/CLK100_IBUF_BUFG
    SLICE_X38Y25         FDRE                                         r  counter/counter_reg[6]/C

Slack:                    inf
  Source:                 counter/underflow_occurred_reg/G
                            (positive level-sensitive latch)
  Destination:            counter/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.680ns  (logic 0.219ns (32.215%)  route 0.461ns (67.785%))
  Logic Levels:           3  (LDCE=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y27         LDCE                         0.000     0.000 r  counter/underflow_occurred_reg/G
    SLICE_X37Y27         LDCE (EnToQ_ldce_G_Q)        0.129     0.129 r  counter/underflow_occurred_reg/Q
                         net (fo=16, routed)          0.336     0.465    counter/underflow_occurred
    SLICE_X43Y26         LUT4 (Prop_lut4_I2_O)        0.045     0.510 r  counter/counter[1]_i_2/O
                         net (fo=1, routed)           0.125     0.635    counter/counter[1]_i_2_n_0
    SLICE_X41Y25         LUT5 (Prop_lut5_I4_O)        0.045     0.680 r  counter/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     0.680    counter/p_1_in[1]
    SLICE_X41Y25         FDRE                                         r  counter/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.847     1.972    counter/CLK100_IBUF_BUFG
    SLICE_X41Y25         FDRE                                         r  counter/counter_reg[1]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            pre_counter_delta_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.709ns  (logic 0.215ns (30.320%)  route 0.494ns (69.680%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    R17                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  SW_IBUF[0]_inst/O
                         net (fo=1, routed)           0.494     0.709    SW_IBUF[0]
    SLICE_X40Y20         FDRE                                         r  pre_counter_delta_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.852     1.977    CLK100_IBUF_BUFG
    SLICE_X40Y20         FDRE                                         r  pre_counter_delta_reg[0]/C

Slack:                    inf
  Source:                 counter/underflow_occurred_reg/G
                            (positive level-sensitive latch)
  Destination:            counter/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.716ns  (logic 0.219ns (30.580%)  route 0.497ns (69.420%))
  Logic Levels:           3  (LDCE=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y27         LDCE                         0.000     0.000 r  counter/underflow_occurred_reg/G
    SLICE_X37Y27         LDCE (EnToQ_ldce_G_Q)        0.129     0.129 r  counter/underflow_occurred_reg/Q
                         net (fo=16, routed)          0.331     0.460    counter/underflow_occurred
    SLICE_X36Y30         LUT4 (Prop_lut4_I2_O)        0.045     0.505 r  counter/counter[15]_i_6/O
                         net (fo=1, routed)           0.166     0.671    counter/counter[15]_i_6_n_0
    SLICE_X37Y31         LUT5 (Prop_lut5_I4_O)        0.045     0.716 r  counter/counter[15]_i_2/O
                         net (fo=1, routed)           0.000     0.716    counter/p_1_in[15]
    SLICE_X37Y31         FDRE                                         r  counter/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.852     1.977    counter/CLK100_IBUF_BUFG
    SLICE_X37Y31         FDRE                                         r  counter/counter_reg[15]/C

Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            pre_counter_delta_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.724ns  (logic 0.219ns (30.251%)  route 0.505ns (69.749%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.973ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    R16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SW_IBUF[2]_inst/O
                         net (fo=1, routed)           0.505     0.724    SW_IBUF[2]
    SLICE_X40Y23         FDRE                                         r  pre_counter_delta_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.848     1.973    CLK100_IBUF_BUFG
    SLICE_X40Y23         FDRE                                         r  pre_counter_delta_reg[2]/C

Slack:                    inf
  Source:                 PB[0]
                            (input port)
  Destination:            pre_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.732ns  (logic 0.350ns (47.772%)  route 0.382ns (52.228%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  PB[0] (IN)
                         net (fo=0)                   0.000     0.000    PB[0]
    W14                  IBUF (Prop_ibuf_I_O)         0.350     0.350 r  PB_IBUF[0]_inst/O
                         net (fo=1, routed)           0.382     0.732    PB_IBUF[0]
    SLICE_X42Y35         FDRE                                         r  pre_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.858     1.983    CLK100_IBUF_BUFG
    SLICE_X42Y35         FDRE                                         r  pre_reset_reg/C

Slack:                    inf
  Source:                 counter/underflow_occurred_reg/G
                            (positive level-sensitive latch)
  Destination:            counter/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.735ns  (logic 0.219ns (29.791%)  route 0.516ns (70.209%))
  Logic Levels:           3  (LDCE=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y27         LDCE                         0.000     0.000 r  counter/underflow_occurred_reg/G
    SLICE_X37Y27         LDCE (EnToQ_ldce_G_Q)        0.129     0.129 r  counter/underflow_occurred_reg/Q
                         net (fo=16, routed)          0.335     0.464    counter/underflow_occurred
    SLICE_X43Y26         LUT4 (Prop_lut4_I2_O)        0.045     0.509 r  counter/counter[3]_i_3/O
                         net (fo=1, routed)           0.181     0.690    counter/counter[3]_i_3_n_0
    SLICE_X41Y25         LUT5 (Prop_lut5_I4_O)        0.045     0.735 r  counter/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     0.735    counter/p_1_in[3]
    SLICE_X41Y25         FDRE                                         r  counter/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.847     1.972    counter/CLK100_IBUF_BUFG
    SLICE_X41Y25         FDRE                                         r  counter/counter_reg[3]/C

Slack:                    inf
  Source:                 SW[4]
                            (input port)
  Destination:            pre_counter_delta_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.739ns  (logic 0.280ns (37.859%)  route 0.460ns (62.141%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.973ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R14                                               0.000     0.000 r  SW[4] (IN)
                         net (fo=0)                   0.000     0.000    SW[4]
    R14                  IBUF (Prop_ibuf_I_O)         0.280     0.280 r  SW_IBUF[4]_inst/O
                         net (fo=1, routed)           0.460     0.739    SW_IBUF[4]
    SLICE_X43Y26         FDRE                                         r  pre_counter_delta_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.848     1.973    CLK100_IBUF_BUFG
    SLICE_X43Y26         FDRE                                         r  pre_counter_delta_reg[4]/C

Slack:                    inf
  Source:                 counter/underflow_occurred_reg/G
                            (positive level-sensitive latch)
  Destination:            counter/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.755ns  (logic 0.219ns (29.000%)  route 0.536ns (71.000%))
  Logic Levels:           3  (LDCE=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y27         LDCE                         0.000     0.000 r  counter/underflow_occurred_reg/G
    SLICE_X37Y27         LDCE (EnToQ_ldce_G_Q)        0.129     0.129 r  counter/underflow_occurred_reg/Q
                         net (fo=16, routed)          0.380     0.509    counter/underflow_occurred
    SLICE_X36Y25         LUT4 (Prop_lut4_I2_O)        0.045     0.554 r  counter/counter[2]_i_2/O
                         net (fo=1, routed)           0.156     0.710    counter/counter[2]_i_2_n_0
    SLICE_X40Y25         LUT5 (Prop_lut5_I4_O)        0.045     0.755 r  counter/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     0.755    counter/p_1_in[2]
    SLICE_X40Y25         FDRE                                         r  counter/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    CLK100
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK100_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK100_IBUF_BUFG_inst/O
                         net (fo=143, routed)         0.847     1.972    counter/CLK100_IBUF_BUFG
    SLICE_X40Y25         FDRE                                         r  counter/counter_reg[2]/C





