$comment
	File created using the following command:
		vcd file FullAdder.msim.vcd -direction
$end
$date
	Sun Oct 19 17:09:18 2025
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module FullAdder_vlg_vec_tst $end
$var reg 1 ! A $end
$var reg 1 " B $end
$var reg 1 # CIN $end
$var wire 1 $ COUT $end
$var wire 1 % S $end
$var wire 1 & sampler $end
$scope module i1 $end
$var wire 1 ' gnd $end
$var wire 1 ( vcc $end
$var wire 1 ) unknown $end
$var tri1 1 * devclrn $end
$var tri1 1 + devpor $end
$var tri1 1 , devoe $end
$var wire 1 - S~output_o $end
$var wire 1 . COUT~output_o $end
$var wire 1 / A~input_o $end
$var wire 1 0 B~input_o $end
$var wire 1 1 CIN~input_o $end
$var wire 1 2 S~0_combout $end
$var wire 1 3 COUT~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
x$
x%
x&
0'
1(
x)
1*
1+
1,
x-
x.
0/
00
01
x2
x3
$end
#4065
03
#4331
02
#7213
0-
0%
#7225
0.
0$
#80000
1!
0&
#80786
1/
#84806
12
#87793
1-
1%
#160000
0!
1&
#160893
0/
#165224
02
#168106
0-
0%
#180000
1"
0&
#180766
10
#184604
12
#187591
1-
1%
#260000
0"
1&
#260873
00
#264954
02
#267836
0-
0%
#280000
1!
1"
0&
#280766
10
#280786
1/
#284778
13
#288053
1.
1$
#360000
0!
0"
1&
#360873
00
#360893
0/
#364938
03
#368098
0.
0$
#380000
1#
0&
#380806
11
#384147
12
#387134
1-
1%
#460000
0#
1&
#460913
01
#464501
02
#467383
0-
0%
#480000
1!
1#
0&
#480786
1/
#480806
11
#484147
12
#484778
13
#484814
02
#488053
1.
1$
#560000
0!
0#
1&
#560893
0/
#560913
01
#564502
03
#564507
12
#565224
02
#567662
0.
0$
#580000
1"
1#
0&
#580766
10
#580806
11
#584147
12
#584566
13
#584606
02
#587841
1.
1$
#660000
0"
0#
1&
#660873
00
#660913
01
#664502
03
#664507
12
#664954
02
#667662
0.
0$
#680000
1!
1"
1#
0&
#680766
10
#680786
1/
#680806
11
#684147
12
#684566
13
#687134
1-
1%
#687841
1.
1$
#760000
0!
0"
0#
1&
#760873
00
#760893
0/
#760913
01
#764501
02
#764938
03
#767383
0-
0%
#768098
0.
0$
#1000000
