{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1627034886022 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1627034886022 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 23 12:08:05 2021 " "Processing started: Fri Jul 23 12:08:05 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1627034886022 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034886022 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off datapath_123 -c datapath_123 " "Command: quartus_map --read_settings_files=on --write_settings_files=off datapath_123 -c datapath_123" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034886022 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1627034886242 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1627034886242 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "MUX ../07-MUX/MUX.vhdl " "Entity \"MUX\" obtained from \"../07-MUX/MUX.vhdl\" instead of from Quartus Prime megafunction library" {  } { { "../07-MUX/MUX.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/07-MUX/MUX.vhdl" 8 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1627034893937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/edocit/Documenti/AUGC/CPU_RISC_32/07-MUX/MUX.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /home/edocit/Documenti/AUGC/CPU_RISC_32/07-MUX/MUX.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX-BHV " "Found design unit 1: MUX-BHV" {  } { { "../07-MUX/MUX.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/07-MUX/MUX.vhdl" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627034893937 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX " "Found entity 1: MUX" {  } { { "../07-MUX/MUX.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/07-MUX/MUX.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627034893937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034893937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REGISTER32-BHV " "Found design unit 1: REGISTER32-BHV" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627034893938 ""} { "Info" "ISGN_ENTITY_NAME" "1 REGISTER32 " "Found entity 1: REGISTER32" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627034893938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034893938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/edocit/Documenti/AUGC/CPU_RISC_32/04-program_counter/program_counter_32_bit.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /home/edocit/Documenti/AUGC/CPU_RISC_32/04-program_counter/program_counter_32_bit.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PROGRAM_COUNTER_32_BIT-BHV " "Found design unit 1: PROGRAM_COUNTER_32_BIT-BHV" {  } { { "../04-program_counter/program_counter_32_bit.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/04-program_counter/program_counter_32_bit.vhdl" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627034893938 ""} { "Info" "ISGN_ENTITY_NAME" "1 PROGRAM_COUNTER_32_BIT " "Found entity 1: PROGRAM_COUNTER_32_BIT" {  } { { "../04-program_counter/program_counter_32_bit.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/04-program_counter/program_counter_32_bit.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627034893938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034893938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/edocit/Documenti/AUGC/CPU_RISC_32/03-RAM/RAM.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /home/edocit/Documenti/AUGC/CPU_RISC_32/03-RAM/RAM.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM-BHV " "Found design unit 1: RAM-BHV" {  } { { "../03-RAM/RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/03-RAM/RAM.vhdl" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627034893939 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "../03-RAM/RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/03-RAM/RAM.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627034893939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034893939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_32_BIT-BHV " "Found design unit 1: ALU_32_BIT-BHV" {  } { { "../01-alu_32_bit/alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627034893939 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_32_BIT " "Found entity 1: ALU_32_BIT" {  } { { "../01-alu_32_bit/alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627034893939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034893939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REGISTER_FILE-BEH " "Found design unit 1: REGISTER_FILE-BEH" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627034893940 ""} { "Info" "ISGN_ENTITY_NAME" "1 REGISTER_FILE " "Found entity 1: REGISTER_FILE" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627034893940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034893940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_123.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file datapath_123.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DATAPATH_123-BHV " "Found design unit 1: DATAPATH_123-BHV" {  } { { "datapath_123.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/datapath_123.vhdl" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627034893941 ""} { "Info" "ISGN_ENTITY_NAME" "1 DATAPATH_123 " "Found entity 1: DATAPATH_123" {  } { { "datapath_123.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/datapath_123.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627034893941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034893941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_123_tb.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file datapath_123_tb.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DATAPATH_123_TB-BHV " "Found design unit 1: DATAPATH_123_TB-BHV" {  } { { "datapath_123_tb.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/datapath_123_tb.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627034893942 ""} { "Info" "ISGN_ENTITY_NAME" "1 DATAPATH_123_TB " "Found entity 1: DATAPATH_123_TB" {  } { { "datapath_123_tb.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/datapath_123_tb.vhdl" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627034893942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034893942 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "datapath_123 " "Elaborating entity \"datapath_123\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1627034893990 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "jump_value datapath_123.vhdl(35) " "VHDL Signal Declaration warning at datapath_123.vhdl(35): used explicit default value for signal \"jump_value\" because signal was never assigned a value" {  } { { "datapath_123.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/datapath_123.vhdl" 35 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1627034893992 "|datapath_123"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "data_in_ram datapath_123.vhdl(38) " "VHDL Signal Declaration warning at datapath_123.vhdl(38): used explicit default value for signal \"data_in_ram\" because signal was never assigned a value" {  } { { "datapath_123.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/datapath_123.vhdl" 38 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1627034893992 "|datapath_123"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_en_ram datapath_123.vhdl(40) " "Verilog HDL or VHDL warning at datapath_123.vhdl(40): object \"out_en_ram\" assigned a value but never read" {  } { { "datapath_123.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/datapath_123.vhdl" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627034893992 "|datapath_123"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PROGRAM_COUNTER_32_BIT PROGRAM_COUNTER_32_BIT:PC " "Elaborating entity \"PROGRAM_COUNTER_32_BIT\" for hierarchy \"PROGRAM_COUNTER_32_BIT:PC\"" {  } { { "datapath_123.vhdl" "PC" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/datapath_123.vhdl" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627034894004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGISTER32 REGISTER32:MAR " "Elaborating entity \"REGISTER32\" for hierarchy \"REGISTER32:MAR\"" {  } { { "datapath_123.vhdl" "MAR" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/datapath_123.vhdl" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627034894006 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data register32.vhd(23) " "VHDL Process Statement warning at register32.vhd(23): signal \"data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1627034894007 "|datapath_123|REGISTER32:MAR"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "d_out register32.vhd(21) " "VHDL Process Statement warning at register32.vhd(21): inferring latch(es) for signal or variable \"d_out\", which holds its previous value in one or more paths through the process" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1627034894007 "|datapath_123|REGISTER32:MAR"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data register32.vhd(21) " "VHDL Process Statement warning at register32.vhd(21): inferring latch(es) for signal or variable \"data\", which holds its previous value in one or more paths through the process" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1627034894007 "|datapath_123|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[0\] register32.vhd(21) " "Inferred latch for \"data\[0\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894007 "|datapath_123|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[1\] register32.vhd(21) " "Inferred latch for \"data\[1\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894007 "|datapath_123|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[2\] register32.vhd(21) " "Inferred latch for \"data\[2\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894007 "|datapath_123|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[3\] register32.vhd(21) " "Inferred latch for \"data\[3\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894007 "|datapath_123|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[4\] register32.vhd(21) " "Inferred latch for \"data\[4\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894007 "|datapath_123|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[5\] register32.vhd(21) " "Inferred latch for \"data\[5\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894007 "|datapath_123|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[6\] register32.vhd(21) " "Inferred latch for \"data\[6\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894007 "|datapath_123|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[7\] register32.vhd(21) " "Inferred latch for \"data\[7\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894007 "|datapath_123|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[8\] register32.vhd(21) " "Inferred latch for \"data\[8\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894007 "|datapath_123|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[9\] register32.vhd(21) " "Inferred latch for \"data\[9\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894007 "|datapath_123|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[10\] register32.vhd(21) " "Inferred latch for \"data\[10\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894007 "|datapath_123|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[11\] register32.vhd(21) " "Inferred latch for \"data\[11\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894007 "|datapath_123|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[12\] register32.vhd(21) " "Inferred latch for \"data\[12\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894007 "|datapath_123|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[13\] register32.vhd(21) " "Inferred latch for \"data\[13\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894007 "|datapath_123|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[14\] register32.vhd(21) " "Inferred latch for \"data\[14\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894007 "|datapath_123|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[15\] register32.vhd(21) " "Inferred latch for \"data\[15\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894007 "|datapath_123|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[16\] register32.vhd(21) " "Inferred latch for \"data\[16\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894007 "|datapath_123|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[17\] register32.vhd(21) " "Inferred latch for \"data\[17\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894007 "|datapath_123|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[18\] register32.vhd(21) " "Inferred latch for \"data\[18\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894007 "|datapath_123|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[19\] register32.vhd(21) " "Inferred latch for \"data\[19\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894007 "|datapath_123|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[20\] register32.vhd(21) " "Inferred latch for \"data\[20\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894007 "|datapath_123|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[21\] register32.vhd(21) " "Inferred latch for \"data\[21\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894007 "|datapath_123|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[22\] register32.vhd(21) " "Inferred latch for \"data\[22\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894007 "|datapath_123|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[23\] register32.vhd(21) " "Inferred latch for \"data\[23\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894008 "|datapath_123|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[24\] register32.vhd(21) " "Inferred latch for \"data\[24\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894008 "|datapath_123|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[25\] register32.vhd(21) " "Inferred latch for \"data\[25\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894008 "|datapath_123|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[26\] register32.vhd(21) " "Inferred latch for \"data\[26\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894008 "|datapath_123|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[27\] register32.vhd(21) " "Inferred latch for \"data\[27\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894008 "|datapath_123|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[28\] register32.vhd(21) " "Inferred latch for \"data\[28\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894008 "|datapath_123|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[29\] register32.vhd(21) " "Inferred latch for \"data\[29\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894008 "|datapath_123|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[30\] register32.vhd(21) " "Inferred latch for \"data\[30\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894008 "|datapath_123|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[31\] register32.vhd(21) " "Inferred latch for \"data\[31\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894008 "|datapath_123|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_out\[0\] register32.vhd(21) " "Inferred latch for \"d_out\[0\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894008 "|datapath_123|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_out\[1\] register32.vhd(21) " "Inferred latch for \"d_out\[1\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894008 "|datapath_123|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_out\[2\] register32.vhd(21) " "Inferred latch for \"d_out\[2\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894008 "|datapath_123|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_out\[3\] register32.vhd(21) " "Inferred latch for \"d_out\[3\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894008 "|datapath_123|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_out\[4\] register32.vhd(21) " "Inferred latch for \"d_out\[4\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894008 "|datapath_123|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_out\[5\] register32.vhd(21) " "Inferred latch for \"d_out\[5\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894008 "|datapath_123|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_out\[6\] register32.vhd(21) " "Inferred latch for \"d_out\[6\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894008 "|datapath_123|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_out\[7\] register32.vhd(21) " "Inferred latch for \"d_out\[7\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894008 "|datapath_123|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_out\[8\] register32.vhd(21) " "Inferred latch for \"d_out\[8\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894008 "|datapath_123|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_out\[9\] register32.vhd(21) " "Inferred latch for \"d_out\[9\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894008 "|datapath_123|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_out\[10\] register32.vhd(21) " "Inferred latch for \"d_out\[10\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894008 "|datapath_123|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_out\[11\] register32.vhd(21) " "Inferred latch for \"d_out\[11\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894008 "|datapath_123|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_out\[12\] register32.vhd(21) " "Inferred latch for \"d_out\[12\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894008 "|datapath_123|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_out\[13\] register32.vhd(21) " "Inferred latch for \"d_out\[13\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894008 "|datapath_123|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_out\[14\] register32.vhd(21) " "Inferred latch for \"d_out\[14\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894008 "|datapath_123|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_out\[15\] register32.vhd(21) " "Inferred latch for \"d_out\[15\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894008 "|datapath_123|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_out\[16\] register32.vhd(21) " "Inferred latch for \"d_out\[16\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894008 "|datapath_123|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_out\[17\] register32.vhd(21) " "Inferred latch for \"d_out\[17\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894008 "|datapath_123|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_out\[18\] register32.vhd(21) " "Inferred latch for \"d_out\[18\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894008 "|datapath_123|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_out\[19\] register32.vhd(21) " "Inferred latch for \"d_out\[19\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894008 "|datapath_123|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_out\[20\] register32.vhd(21) " "Inferred latch for \"d_out\[20\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894008 "|datapath_123|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_out\[21\] register32.vhd(21) " "Inferred latch for \"d_out\[21\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894008 "|datapath_123|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_out\[22\] register32.vhd(21) " "Inferred latch for \"d_out\[22\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894008 "|datapath_123|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_out\[23\] register32.vhd(21) " "Inferred latch for \"d_out\[23\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894009 "|datapath_123|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_out\[24\] register32.vhd(21) " "Inferred latch for \"d_out\[24\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894009 "|datapath_123|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_out\[25\] register32.vhd(21) " "Inferred latch for \"d_out\[25\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894009 "|datapath_123|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_out\[26\] register32.vhd(21) " "Inferred latch for \"d_out\[26\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894009 "|datapath_123|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_out\[27\] register32.vhd(21) " "Inferred latch for \"d_out\[27\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894009 "|datapath_123|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_out\[28\] register32.vhd(21) " "Inferred latch for \"d_out\[28\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894009 "|datapath_123|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_out\[29\] register32.vhd(21) " "Inferred latch for \"d_out\[29\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894009 "|datapath_123|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_out\[30\] register32.vhd(21) " "Inferred latch for \"d_out\[30\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894009 "|datapath_123|REGISTER32:MAR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_out\[31\] register32.vhd(21) " "Inferred latch for \"d_out\[31\]\" at register32.vhd(21)" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894009 "|datapath_123|REGISTER32:MAR"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:RAM_M " "Elaborating entity \"RAM\" for hierarchy \"RAM:RAM_M\"" {  } { { "datapath_123.vhdl" "RAM_M" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/datapath_123.vhdl" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627034894009 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_en RAM.vhdl(14) " "VHDL Signal Declaration warning at RAM.vhdl(14): used implicit default value for signal \"out_en\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../03-RAM/RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/03-RAM/RAM.vhdl" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1627034894017 "|datapath_123|RAM:RAM_M"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "en RAM.vhdl(36) " "VHDL Process Statement warning at RAM.vhdl(36): signal \"en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../03-RAM/RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/03-RAM/RAM.vhdl" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1627034894018 "|datapath_123|RAM:RAM_M"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cnt RAM.vhdl(60) " "VHDL Process Statement warning at RAM.vhdl(60): signal \"cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../03-RAM/RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/03-RAM/RAM.vhdl" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1627034894018 "|datapath_123|RAM:RAM_M"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp RAM.vhdl(60) " "VHDL Process Statement warning at RAM.vhdl(60): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../03-RAM/RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/03-RAM/RAM.vhdl" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1627034894018 "|datapath_123|RAM:RAM_M"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGISTER_FILE REGISTER_FILE:RF " "Elaborating entity \"REGISTER_FILE\" for hierarchy \"REGISTER_FILE:RF\"" {  } { { "datapath_123.vhdl" "RF" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/datapath_123.vhdl" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627034894019 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst register_file.vhdl(35) " "VHDL Process Statement warning at register_file.vhdl(35): signal \"rst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1627034894027 "|datapath_123|REGISTER_FILE:RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "en register_file.vhdl(40) " "VHDL Process Statement warning at register_file.vhdl(40): signal \"en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1627034894027 "|datapath_123|REGISTER_FILE:RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rw register_file.vhdl(40) " "VHDL Process Statement warning at register_file.vhdl(40): signal \"rw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1627034894027 "|datapath_123|REGISTER_FILE:RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst register_file.vhdl(40) " "VHDL Process Statement warning at register_file.vhdl(40): signal \"rst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1627034894027 "|datapath_123|REGISTER_FILE:RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "registers register_file.vhdl(43) " "VHDL Process Statement warning at register_file.vhdl(43): signal \"registers\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1627034894027 "|datapath_123|REGISTER_FILE:RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "registers register_file.vhdl(44) " "VHDL Process Statement warning at register_file.vhdl(44): signal \"registers\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1627034894027 "|datapath_123|REGISTER_FILE:RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "en register_file.vhdl(46) " "VHDL Process Statement warning at register_file.vhdl(46): signal \"en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1627034894027 "|datapath_123|REGISTER_FILE:RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rw register_file.vhdl(46) " "VHDL Process Statement warning at register_file.vhdl(46): signal \"rw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1627034894027 "|datapath_123|REGISTER_FILE:RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst register_file.vhdl(46) " "VHDL Process Statement warning at register_file.vhdl(46): signal \"rst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1627034894027 "|datapath_123|REGISTER_FILE:RF"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "registers register_file.vhdl(32) " "VHDL Process Statement warning at register_file.vhdl(32): inferring latch(es) for signal or variable \"registers\", which holds its previous value in one or more paths through the process" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1627034894027 "|datapath_123|REGISTER_FILE:RF"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RA register_file.vhdl(32) " "VHDL Process Statement warning at register_file.vhdl(32): inferring latch(es) for signal or variable \"RA\", which holds its previous value in one or more paths through the process" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1627034894027 "|datapath_123|REGISTER_FILE:RF"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RB register_file.vhdl(32) " "VHDL Process Statement warning at register_file.vhdl(32): inferring latch(es) for signal or variable \"RB\", which holds its previous value in one or more paths through the process" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1627034894027 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RB\[0\] register_file.vhdl(32) " "Inferred latch for \"RB\[0\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894027 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RB\[1\] register_file.vhdl(32) " "Inferred latch for \"RB\[1\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894027 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RB\[2\] register_file.vhdl(32) " "Inferred latch for \"RB\[2\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894027 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RB\[3\] register_file.vhdl(32) " "Inferred latch for \"RB\[3\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894027 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RB\[4\] register_file.vhdl(32) " "Inferred latch for \"RB\[4\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894027 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RB\[5\] register_file.vhdl(32) " "Inferred latch for \"RB\[5\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894027 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RB\[6\] register_file.vhdl(32) " "Inferred latch for \"RB\[6\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894027 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RB\[7\] register_file.vhdl(32) " "Inferred latch for \"RB\[7\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894027 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RB\[8\] register_file.vhdl(32) " "Inferred latch for \"RB\[8\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894027 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RB\[9\] register_file.vhdl(32) " "Inferred latch for \"RB\[9\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894027 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RB\[10\] register_file.vhdl(32) " "Inferred latch for \"RB\[10\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894027 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RB\[11\] register_file.vhdl(32) " "Inferred latch for \"RB\[11\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894027 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RB\[12\] register_file.vhdl(32) " "Inferred latch for \"RB\[12\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894027 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RB\[13\] register_file.vhdl(32) " "Inferred latch for \"RB\[13\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894028 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RB\[14\] register_file.vhdl(32) " "Inferred latch for \"RB\[14\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894028 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RB\[15\] register_file.vhdl(32) " "Inferred latch for \"RB\[15\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894028 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RB\[16\] register_file.vhdl(32) " "Inferred latch for \"RB\[16\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894028 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RB\[17\] register_file.vhdl(32) " "Inferred latch for \"RB\[17\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894028 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RB\[18\] register_file.vhdl(32) " "Inferred latch for \"RB\[18\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894028 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RB\[19\] register_file.vhdl(32) " "Inferred latch for \"RB\[19\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894028 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RB\[20\] register_file.vhdl(32) " "Inferred latch for \"RB\[20\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894028 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RB\[21\] register_file.vhdl(32) " "Inferred latch for \"RB\[21\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894028 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RB\[22\] register_file.vhdl(32) " "Inferred latch for \"RB\[22\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894028 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RB\[23\] register_file.vhdl(32) " "Inferred latch for \"RB\[23\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894028 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RB\[24\] register_file.vhdl(32) " "Inferred latch for \"RB\[24\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894028 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RB\[25\] register_file.vhdl(32) " "Inferred latch for \"RB\[25\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894028 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RB\[26\] register_file.vhdl(32) " "Inferred latch for \"RB\[26\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894028 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RB\[27\] register_file.vhdl(32) " "Inferred latch for \"RB\[27\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894028 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RB\[28\] register_file.vhdl(32) " "Inferred latch for \"RB\[28\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894028 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RB\[29\] register_file.vhdl(32) " "Inferred latch for \"RB\[29\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894028 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RB\[30\] register_file.vhdl(32) " "Inferred latch for \"RB\[30\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894028 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RB\[31\] register_file.vhdl(32) " "Inferred latch for \"RB\[31\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894028 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RA\[0\] register_file.vhdl(32) " "Inferred latch for \"RA\[0\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894028 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RA\[1\] register_file.vhdl(32) " "Inferred latch for \"RA\[1\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894028 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RA\[2\] register_file.vhdl(32) " "Inferred latch for \"RA\[2\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894028 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RA\[3\] register_file.vhdl(32) " "Inferred latch for \"RA\[3\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894028 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RA\[4\] register_file.vhdl(32) " "Inferred latch for \"RA\[4\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894028 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RA\[5\] register_file.vhdl(32) " "Inferred latch for \"RA\[5\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894028 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RA\[6\] register_file.vhdl(32) " "Inferred latch for \"RA\[6\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894028 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RA\[7\] register_file.vhdl(32) " "Inferred latch for \"RA\[7\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894028 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RA\[8\] register_file.vhdl(32) " "Inferred latch for \"RA\[8\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894028 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RA\[9\] register_file.vhdl(32) " "Inferred latch for \"RA\[9\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894028 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RA\[10\] register_file.vhdl(32) " "Inferred latch for \"RA\[10\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894028 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RA\[11\] register_file.vhdl(32) " "Inferred latch for \"RA\[11\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894028 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RA\[12\] register_file.vhdl(32) " "Inferred latch for \"RA\[12\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894029 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RA\[13\] register_file.vhdl(32) " "Inferred latch for \"RA\[13\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894029 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RA\[14\] register_file.vhdl(32) " "Inferred latch for \"RA\[14\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894029 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RA\[15\] register_file.vhdl(32) " "Inferred latch for \"RA\[15\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894029 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RA\[16\] register_file.vhdl(32) " "Inferred latch for \"RA\[16\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894029 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RA\[17\] register_file.vhdl(32) " "Inferred latch for \"RA\[17\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894029 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RA\[18\] register_file.vhdl(32) " "Inferred latch for \"RA\[18\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894029 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RA\[19\] register_file.vhdl(32) " "Inferred latch for \"RA\[19\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894029 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RA\[20\] register_file.vhdl(32) " "Inferred latch for \"RA\[20\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894029 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RA\[21\] register_file.vhdl(32) " "Inferred latch for \"RA\[21\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894029 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RA\[22\] register_file.vhdl(32) " "Inferred latch for \"RA\[22\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894029 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RA\[23\] register_file.vhdl(32) " "Inferred latch for \"RA\[23\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894029 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RA\[24\] register_file.vhdl(32) " "Inferred latch for \"RA\[24\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894029 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RA\[25\] register_file.vhdl(32) " "Inferred latch for \"RA\[25\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894029 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RA\[26\] register_file.vhdl(32) " "Inferred latch for \"RA\[26\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894029 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RA\[27\] register_file.vhdl(32) " "Inferred latch for \"RA\[27\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894029 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RA\[28\] register_file.vhdl(32) " "Inferred latch for \"RA\[28\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894029 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RA\[29\] register_file.vhdl(32) " "Inferred latch for \"RA\[29\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894029 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RA\[30\] register_file.vhdl(32) " "Inferred latch for \"RA\[30\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894029 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RA\[31\] register_file.vhdl(32) " "Inferred latch for \"RA\[31\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894029 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[0\] register_file.vhdl(32) " "Inferred latch for \"registers\[31\]\[0\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894029 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[1\] register_file.vhdl(32) " "Inferred latch for \"registers\[31\]\[1\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894029 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[2\] register_file.vhdl(32) " "Inferred latch for \"registers\[31\]\[2\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894029 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[3\] register_file.vhdl(32) " "Inferred latch for \"registers\[31\]\[3\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894029 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[4\] register_file.vhdl(32) " "Inferred latch for \"registers\[31\]\[4\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894029 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[5\] register_file.vhdl(32) " "Inferred latch for \"registers\[31\]\[5\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894029 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[6\] register_file.vhdl(32) " "Inferred latch for \"registers\[31\]\[6\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894029 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[7\] register_file.vhdl(32) " "Inferred latch for \"registers\[31\]\[7\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894029 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[8\] register_file.vhdl(32) " "Inferred latch for \"registers\[31\]\[8\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894029 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[9\] register_file.vhdl(32) " "Inferred latch for \"registers\[31\]\[9\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894029 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[10\] register_file.vhdl(32) " "Inferred latch for \"registers\[31\]\[10\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894030 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[11\] register_file.vhdl(32) " "Inferred latch for \"registers\[31\]\[11\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894030 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[12\] register_file.vhdl(32) " "Inferred latch for \"registers\[31\]\[12\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894030 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[13\] register_file.vhdl(32) " "Inferred latch for \"registers\[31\]\[13\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894030 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[14\] register_file.vhdl(32) " "Inferred latch for \"registers\[31\]\[14\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894030 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[15\] register_file.vhdl(32) " "Inferred latch for \"registers\[31\]\[15\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894030 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[16\] register_file.vhdl(32) " "Inferred latch for \"registers\[31\]\[16\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894030 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[17\] register_file.vhdl(32) " "Inferred latch for \"registers\[31\]\[17\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894030 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[18\] register_file.vhdl(32) " "Inferred latch for \"registers\[31\]\[18\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894030 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[19\] register_file.vhdl(32) " "Inferred latch for \"registers\[31\]\[19\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894030 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[20\] register_file.vhdl(32) " "Inferred latch for \"registers\[31\]\[20\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894030 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[21\] register_file.vhdl(32) " "Inferred latch for \"registers\[31\]\[21\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894030 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[22\] register_file.vhdl(32) " "Inferred latch for \"registers\[31\]\[22\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894030 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[23\] register_file.vhdl(32) " "Inferred latch for \"registers\[31\]\[23\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894030 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[24\] register_file.vhdl(32) " "Inferred latch for \"registers\[31\]\[24\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894030 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[25\] register_file.vhdl(32) " "Inferred latch for \"registers\[31\]\[25\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894030 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[26\] register_file.vhdl(32) " "Inferred latch for \"registers\[31\]\[26\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894030 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[27\] register_file.vhdl(32) " "Inferred latch for \"registers\[31\]\[27\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894030 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[28\] register_file.vhdl(32) " "Inferred latch for \"registers\[31\]\[28\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894030 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[29\] register_file.vhdl(32) " "Inferred latch for \"registers\[31\]\[29\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894030 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[30\] register_file.vhdl(32) " "Inferred latch for \"registers\[31\]\[30\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894030 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[31\]\[31\] register_file.vhdl(32) " "Inferred latch for \"registers\[31\]\[31\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894030 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[0\] register_file.vhdl(32) " "Inferred latch for \"registers\[30\]\[0\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894030 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[1\] register_file.vhdl(32) " "Inferred latch for \"registers\[30\]\[1\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894030 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[2\] register_file.vhdl(32) " "Inferred latch for \"registers\[30\]\[2\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894030 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[3\] register_file.vhdl(32) " "Inferred latch for \"registers\[30\]\[3\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894030 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[4\] register_file.vhdl(32) " "Inferred latch for \"registers\[30\]\[4\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894030 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[5\] register_file.vhdl(32) " "Inferred latch for \"registers\[30\]\[5\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894030 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[6\] register_file.vhdl(32) " "Inferred latch for \"registers\[30\]\[6\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894030 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[7\] register_file.vhdl(32) " "Inferred latch for \"registers\[30\]\[7\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894030 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[8\] register_file.vhdl(32) " "Inferred latch for \"registers\[30\]\[8\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894030 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[9\] register_file.vhdl(32) " "Inferred latch for \"registers\[30\]\[9\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894031 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[10\] register_file.vhdl(32) " "Inferred latch for \"registers\[30\]\[10\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894031 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[11\] register_file.vhdl(32) " "Inferred latch for \"registers\[30\]\[11\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894031 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[12\] register_file.vhdl(32) " "Inferred latch for \"registers\[30\]\[12\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894031 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[13\] register_file.vhdl(32) " "Inferred latch for \"registers\[30\]\[13\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894031 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[14\] register_file.vhdl(32) " "Inferred latch for \"registers\[30\]\[14\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894031 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[15\] register_file.vhdl(32) " "Inferred latch for \"registers\[30\]\[15\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894031 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[16\] register_file.vhdl(32) " "Inferred latch for \"registers\[30\]\[16\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894031 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[17\] register_file.vhdl(32) " "Inferred latch for \"registers\[30\]\[17\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894031 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[18\] register_file.vhdl(32) " "Inferred latch for \"registers\[30\]\[18\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894031 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[19\] register_file.vhdl(32) " "Inferred latch for \"registers\[30\]\[19\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894031 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[20\] register_file.vhdl(32) " "Inferred latch for \"registers\[30\]\[20\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894031 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[21\] register_file.vhdl(32) " "Inferred latch for \"registers\[30\]\[21\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894031 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[22\] register_file.vhdl(32) " "Inferred latch for \"registers\[30\]\[22\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894031 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[23\] register_file.vhdl(32) " "Inferred latch for \"registers\[30\]\[23\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894031 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[24\] register_file.vhdl(32) " "Inferred latch for \"registers\[30\]\[24\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894031 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[25\] register_file.vhdl(32) " "Inferred latch for \"registers\[30\]\[25\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894031 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[26\] register_file.vhdl(32) " "Inferred latch for \"registers\[30\]\[26\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894031 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[27\] register_file.vhdl(32) " "Inferred latch for \"registers\[30\]\[27\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894031 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[28\] register_file.vhdl(32) " "Inferred latch for \"registers\[30\]\[28\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894031 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[29\] register_file.vhdl(32) " "Inferred latch for \"registers\[30\]\[29\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894031 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[30\] register_file.vhdl(32) " "Inferred latch for \"registers\[30\]\[30\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894031 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[30\]\[31\] register_file.vhdl(32) " "Inferred latch for \"registers\[30\]\[31\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894031 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[0\] register_file.vhdl(32) " "Inferred latch for \"registers\[29\]\[0\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894031 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[1\] register_file.vhdl(32) " "Inferred latch for \"registers\[29\]\[1\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894031 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[2\] register_file.vhdl(32) " "Inferred latch for \"registers\[29\]\[2\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894031 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[3\] register_file.vhdl(32) " "Inferred latch for \"registers\[29\]\[3\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894031 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[4\] register_file.vhdl(32) " "Inferred latch for \"registers\[29\]\[4\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894031 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[5\] register_file.vhdl(32) " "Inferred latch for \"registers\[29\]\[5\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894031 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[6\] register_file.vhdl(32) " "Inferred latch for \"registers\[29\]\[6\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894031 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[7\] register_file.vhdl(32) " "Inferred latch for \"registers\[29\]\[7\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894032 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[8\] register_file.vhdl(32) " "Inferred latch for \"registers\[29\]\[8\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894032 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[9\] register_file.vhdl(32) " "Inferred latch for \"registers\[29\]\[9\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894032 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[10\] register_file.vhdl(32) " "Inferred latch for \"registers\[29\]\[10\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894032 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[11\] register_file.vhdl(32) " "Inferred latch for \"registers\[29\]\[11\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894032 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[12\] register_file.vhdl(32) " "Inferred latch for \"registers\[29\]\[12\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894032 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[13\] register_file.vhdl(32) " "Inferred latch for \"registers\[29\]\[13\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894032 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[14\] register_file.vhdl(32) " "Inferred latch for \"registers\[29\]\[14\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894032 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[15\] register_file.vhdl(32) " "Inferred latch for \"registers\[29\]\[15\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894032 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[16\] register_file.vhdl(32) " "Inferred latch for \"registers\[29\]\[16\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894032 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[17\] register_file.vhdl(32) " "Inferred latch for \"registers\[29\]\[17\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894032 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[18\] register_file.vhdl(32) " "Inferred latch for \"registers\[29\]\[18\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894032 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[19\] register_file.vhdl(32) " "Inferred latch for \"registers\[29\]\[19\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894032 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[20\] register_file.vhdl(32) " "Inferred latch for \"registers\[29\]\[20\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894032 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[21\] register_file.vhdl(32) " "Inferred latch for \"registers\[29\]\[21\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894032 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[22\] register_file.vhdl(32) " "Inferred latch for \"registers\[29\]\[22\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894032 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[23\] register_file.vhdl(32) " "Inferred latch for \"registers\[29\]\[23\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894032 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[24\] register_file.vhdl(32) " "Inferred latch for \"registers\[29\]\[24\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894032 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[25\] register_file.vhdl(32) " "Inferred latch for \"registers\[29\]\[25\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894032 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[26\] register_file.vhdl(32) " "Inferred latch for \"registers\[29\]\[26\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894032 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[27\] register_file.vhdl(32) " "Inferred latch for \"registers\[29\]\[27\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894032 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[28\] register_file.vhdl(32) " "Inferred latch for \"registers\[29\]\[28\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894032 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[29\] register_file.vhdl(32) " "Inferred latch for \"registers\[29\]\[29\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894032 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[30\] register_file.vhdl(32) " "Inferred latch for \"registers\[29\]\[30\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894032 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[29\]\[31\] register_file.vhdl(32) " "Inferred latch for \"registers\[29\]\[31\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894032 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[0\] register_file.vhdl(32) " "Inferred latch for \"registers\[28\]\[0\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894032 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[1\] register_file.vhdl(32) " "Inferred latch for \"registers\[28\]\[1\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894032 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[2\] register_file.vhdl(32) " "Inferred latch for \"registers\[28\]\[2\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894032 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[3\] register_file.vhdl(32) " "Inferred latch for \"registers\[28\]\[3\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894032 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[4\] register_file.vhdl(32) " "Inferred latch for \"registers\[28\]\[4\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894032 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[5\] register_file.vhdl(32) " "Inferred latch for \"registers\[28\]\[5\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894032 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[6\] register_file.vhdl(32) " "Inferred latch for \"registers\[28\]\[6\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894033 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[7\] register_file.vhdl(32) " "Inferred latch for \"registers\[28\]\[7\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894033 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[8\] register_file.vhdl(32) " "Inferred latch for \"registers\[28\]\[8\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894033 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[9\] register_file.vhdl(32) " "Inferred latch for \"registers\[28\]\[9\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894033 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[10\] register_file.vhdl(32) " "Inferred latch for \"registers\[28\]\[10\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894033 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[11\] register_file.vhdl(32) " "Inferred latch for \"registers\[28\]\[11\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894033 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[12\] register_file.vhdl(32) " "Inferred latch for \"registers\[28\]\[12\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894033 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[13\] register_file.vhdl(32) " "Inferred latch for \"registers\[28\]\[13\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894033 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[14\] register_file.vhdl(32) " "Inferred latch for \"registers\[28\]\[14\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894033 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[15\] register_file.vhdl(32) " "Inferred latch for \"registers\[28\]\[15\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894033 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[16\] register_file.vhdl(32) " "Inferred latch for \"registers\[28\]\[16\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894033 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[17\] register_file.vhdl(32) " "Inferred latch for \"registers\[28\]\[17\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894033 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[18\] register_file.vhdl(32) " "Inferred latch for \"registers\[28\]\[18\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894033 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[19\] register_file.vhdl(32) " "Inferred latch for \"registers\[28\]\[19\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894033 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[20\] register_file.vhdl(32) " "Inferred latch for \"registers\[28\]\[20\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894033 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[21\] register_file.vhdl(32) " "Inferred latch for \"registers\[28\]\[21\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894033 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[22\] register_file.vhdl(32) " "Inferred latch for \"registers\[28\]\[22\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894033 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[23\] register_file.vhdl(32) " "Inferred latch for \"registers\[28\]\[23\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894033 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[24\] register_file.vhdl(32) " "Inferred latch for \"registers\[28\]\[24\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894033 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[25\] register_file.vhdl(32) " "Inferred latch for \"registers\[28\]\[25\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894033 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[26\] register_file.vhdl(32) " "Inferred latch for \"registers\[28\]\[26\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894033 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[27\] register_file.vhdl(32) " "Inferred latch for \"registers\[28\]\[27\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894033 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[28\] register_file.vhdl(32) " "Inferred latch for \"registers\[28\]\[28\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894033 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[29\] register_file.vhdl(32) " "Inferred latch for \"registers\[28\]\[29\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894033 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[30\] register_file.vhdl(32) " "Inferred latch for \"registers\[28\]\[30\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894033 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[28\]\[31\] register_file.vhdl(32) " "Inferred latch for \"registers\[28\]\[31\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894033 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[0\] register_file.vhdl(32) " "Inferred latch for \"registers\[27\]\[0\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894033 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[1\] register_file.vhdl(32) " "Inferred latch for \"registers\[27\]\[1\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894033 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[2\] register_file.vhdl(32) " "Inferred latch for \"registers\[27\]\[2\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894033 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[3\] register_file.vhdl(32) " "Inferred latch for \"registers\[27\]\[3\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894033 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[4\] register_file.vhdl(32) " "Inferred latch for \"registers\[27\]\[4\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894034 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[5\] register_file.vhdl(32) " "Inferred latch for \"registers\[27\]\[5\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894034 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[6\] register_file.vhdl(32) " "Inferred latch for \"registers\[27\]\[6\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894034 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[7\] register_file.vhdl(32) " "Inferred latch for \"registers\[27\]\[7\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894034 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[8\] register_file.vhdl(32) " "Inferred latch for \"registers\[27\]\[8\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894034 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[9\] register_file.vhdl(32) " "Inferred latch for \"registers\[27\]\[9\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894034 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[10\] register_file.vhdl(32) " "Inferred latch for \"registers\[27\]\[10\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894034 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[11\] register_file.vhdl(32) " "Inferred latch for \"registers\[27\]\[11\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894034 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[12\] register_file.vhdl(32) " "Inferred latch for \"registers\[27\]\[12\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894034 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[13\] register_file.vhdl(32) " "Inferred latch for \"registers\[27\]\[13\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894034 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[14\] register_file.vhdl(32) " "Inferred latch for \"registers\[27\]\[14\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894034 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[15\] register_file.vhdl(32) " "Inferred latch for \"registers\[27\]\[15\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894034 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[16\] register_file.vhdl(32) " "Inferred latch for \"registers\[27\]\[16\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894034 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[17\] register_file.vhdl(32) " "Inferred latch for \"registers\[27\]\[17\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894034 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[18\] register_file.vhdl(32) " "Inferred latch for \"registers\[27\]\[18\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894034 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[19\] register_file.vhdl(32) " "Inferred latch for \"registers\[27\]\[19\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894034 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[20\] register_file.vhdl(32) " "Inferred latch for \"registers\[27\]\[20\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894034 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[21\] register_file.vhdl(32) " "Inferred latch for \"registers\[27\]\[21\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894034 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[22\] register_file.vhdl(32) " "Inferred latch for \"registers\[27\]\[22\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894034 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[23\] register_file.vhdl(32) " "Inferred latch for \"registers\[27\]\[23\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894034 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[24\] register_file.vhdl(32) " "Inferred latch for \"registers\[27\]\[24\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894034 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[25\] register_file.vhdl(32) " "Inferred latch for \"registers\[27\]\[25\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894034 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[26\] register_file.vhdl(32) " "Inferred latch for \"registers\[27\]\[26\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894034 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[27\] register_file.vhdl(32) " "Inferred latch for \"registers\[27\]\[27\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894034 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[28\] register_file.vhdl(32) " "Inferred latch for \"registers\[27\]\[28\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894034 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[29\] register_file.vhdl(32) " "Inferred latch for \"registers\[27\]\[29\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894034 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[30\] register_file.vhdl(32) " "Inferred latch for \"registers\[27\]\[30\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894034 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[27\]\[31\] register_file.vhdl(32) " "Inferred latch for \"registers\[27\]\[31\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894034 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[0\] register_file.vhdl(32) " "Inferred latch for \"registers\[26\]\[0\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894034 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[1\] register_file.vhdl(32) " "Inferred latch for \"registers\[26\]\[1\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894034 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[2\] register_file.vhdl(32) " "Inferred latch for \"registers\[26\]\[2\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894035 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[3\] register_file.vhdl(32) " "Inferred latch for \"registers\[26\]\[3\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894035 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[4\] register_file.vhdl(32) " "Inferred latch for \"registers\[26\]\[4\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894035 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[5\] register_file.vhdl(32) " "Inferred latch for \"registers\[26\]\[5\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894035 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[6\] register_file.vhdl(32) " "Inferred latch for \"registers\[26\]\[6\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894035 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[7\] register_file.vhdl(32) " "Inferred latch for \"registers\[26\]\[7\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894035 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[8\] register_file.vhdl(32) " "Inferred latch for \"registers\[26\]\[8\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894035 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[9\] register_file.vhdl(32) " "Inferred latch for \"registers\[26\]\[9\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894035 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[10\] register_file.vhdl(32) " "Inferred latch for \"registers\[26\]\[10\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894035 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[11\] register_file.vhdl(32) " "Inferred latch for \"registers\[26\]\[11\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894035 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[12\] register_file.vhdl(32) " "Inferred latch for \"registers\[26\]\[12\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894035 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[13\] register_file.vhdl(32) " "Inferred latch for \"registers\[26\]\[13\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894035 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[14\] register_file.vhdl(32) " "Inferred latch for \"registers\[26\]\[14\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894035 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[15\] register_file.vhdl(32) " "Inferred latch for \"registers\[26\]\[15\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894035 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[16\] register_file.vhdl(32) " "Inferred latch for \"registers\[26\]\[16\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894035 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[17\] register_file.vhdl(32) " "Inferred latch for \"registers\[26\]\[17\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894035 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[18\] register_file.vhdl(32) " "Inferred latch for \"registers\[26\]\[18\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894035 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[19\] register_file.vhdl(32) " "Inferred latch for \"registers\[26\]\[19\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894035 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[20\] register_file.vhdl(32) " "Inferred latch for \"registers\[26\]\[20\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894035 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[21\] register_file.vhdl(32) " "Inferred latch for \"registers\[26\]\[21\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894035 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[22\] register_file.vhdl(32) " "Inferred latch for \"registers\[26\]\[22\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894035 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[23\] register_file.vhdl(32) " "Inferred latch for \"registers\[26\]\[23\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894035 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[24\] register_file.vhdl(32) " "Inferred latch for \"registers\[26\]\[24\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894035 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[25\] register_file.vhdl(32) " "Inferred latch for \"registers\[26\]\[25\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894035 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[26\] register_file.vhdl(32) " "Inferred latch for \"registers\[26\]\[26\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894035 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[27\] register_file.vhdl(32) " "Inferred latch for \"registers\[26\]\[27\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894035 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[28\] register_file.vhdl(32) " "Inferred latch for \"registers\[26\]\[28\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894035 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[29\] register_file.vhdl(32) " "Inferred latch for \"registers\[26\]\[29\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894035 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[30\] register_file.vhdl(32) " "Inferred latch for \"registers\[26\]\[30\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894035 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[26\]\[31\] register_file.vhdl(32) " "Inferred latch for \"registers\[26\]\[31\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894035 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[0\] register_file.vhdl(32) " "Inferred latch for \"registers\[25\]\[0\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894035 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[1\] register_file.vhdl(32) " "Inferred latch for \"registers\[25\]\[1\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894036 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[2\] register_file.vhdl(32) " "Inferred latch for \"registers\[25\]\[2\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894036 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[3\] register_file.vhdl(32) " "Inferred latch for \"registers\[25\]\[3\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894036 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[4\] register_file.vhdl(32) " "Inferred latch for \"registers\[25\]\[4\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894036 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[5\] register_file.vhdl(32) " "Inferred latch for \"registers\[25\]\[5\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894036 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[6\] register_file.vhdl(32) " "Inferred latch for \"registers\[25\]\[6\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894036 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[7\] register_file.vhdl(32) " "Inferred latch for \"registers\[25\]\[7\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894036 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[8\] register_file.vhdl(32) " "Inferred latch for \"registers\[25\]\[8\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894036 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[9\] register_file.vhdl(32) " "Inferred latch for \"registers\[25\]\[9\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894036 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[10\] register_file.vhdl(32) " "Inferred latch for \"registers\[25\]\[10\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894036 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[11\] register_file.vhdl(32) " "Inferred latch for \"registers\[25\]\[11\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894036 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[12\] register_file.vhdl(32) " "Inferred latch for \"registers\[25\]\[12\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894036 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[13\] register_file.vhdl(32) " "Inferred latch for \"registers\[25\]\[13\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894036 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[14\] register_file.vhdl(32) " "Inferred latch for \"registers\[25\]\[14\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894036 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[15\] register_file.vhdl(32) " "Inferred latch for \"registers\[25\]\[15\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894036 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[16\] register_file.vhdl(32) " "Inferred latch for \"registers\[25\]\[16\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894036 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[17\] register_file.vhdl(32) " "Inferred latch for \"registers\[25\]\[17\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894036 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[18\] register_file.vhdl(32) " "Inferred latch for \"registers\[25\]\[18\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894036 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[19\] register_file.vhdl(32) " "Inferred latch for \"registers\[25\]\[19\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894036 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[20\] register_file.vhdl(32) " "Inferred latch for \"registers\[25\]\[20\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894036 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[21\] register_file.vhdl(32) " "Inferred latch for \"registers\[25\]\[21\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894036 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[22\] register_file.vhdl(32) " "Inferred latch for \"registers\[25\]\[22\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894036 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[23\] register_file.vhdl(32) " "Inferred latch for \"registers\[25\]\[23\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894036 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[24\] register_file.vhdl(32) " "Inferred latch for \"registers\[25\]\[24\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894036 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[25\] register_file.vhdl(32) " "Inferred latch for \"registers\[25\]\[25\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894036 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[26\] register_file.vhdl(32) " "Inferred latch for \"registers\[25\]\[26\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894036 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[27\] register_file.vhdl(32) " "Inferred latch for \"registers\[25\]\[27\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894036 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[28\] register_file.vhdl(32) " "Inferred latch for \"registers\[25\]\[28\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894036 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[29\] register_file.vhdl(32) " "Inferred latch for \"registers\[25\]\[29\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894036 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[30\] register_file.vhdl(32) " "Inferred latch for \"registers\[25\]\[30\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894037 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[25\]\[31\] register_file.vhdl(32) " "Inferred latch for \"registers\[25\]\[31\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894037 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[0\] register_file.vhdl(32) " "Inferred latch for \"registers\[24\]\[0\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894037 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[1\] register_file.vhdl(32) " "Inferred latch for \"registers\[24\]\[1\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894037 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[2\] register_file.vhdl(32) " "Inferred latch for \"registers\[24\]\[2\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894037 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[3\] register_file.vhdl(32) " "Inferred latch for \"registers\[24\]\[3\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894037 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[4\] register_file.vhdl(32) " "Inferred latch for \"registers\[24\]\[4\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894037 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[5\] register_file.vhdl(32) " "Inferred latch for \"registers\[24\]\[5\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894037 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[6\] register_file.vhdl(32) " "Inferred latch for \"registers\[24\]\[6\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894037 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[7\] register_file.vhdl(32) " "Inferred latch for \"registers\[24\]\[7\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894037 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[8\] register_file.vhdl(32) " "Inferred latch for \"registers\[24\]\[8\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894037 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[9\] register_file.vhdl(32) " "Inferred latch for \"registers\[24\]\[9\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894037 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[10\] register_file.vhdl(32) " "Inferred latch for \"registers\[24\]\[10\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894037 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[11\] register_file.vhdl(32) " "Inferred latch for \"registers\[24\]\[11\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894037 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[12\] register_file.vhdl(32) " "Inferred latch for \"registers\[24\]\[12\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894037 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[13\] register_file.vhdl(32) " "Inferred latch for \"registers\[24\]\[13\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894037 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[14\] register_file.vhdl(32) " "Inferred latch for \"registers\[24\]\[14\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894037 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[15\] register_file.vhdl(32) " "Inferred latch for \"registers\[24\]\[15\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894037 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[16\] register_file.vhdl(32) " "Inferred latch for \"registers\[24\]\[16\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894037 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[17\] register_file.vhdl(32) " "Inferred latch for \"registers\[24\]\[17\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894037 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[18\] register_file.vhdl(32) " "Inferred latch for \"registers\[24\]\[18\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894037 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[19\] register_file.vhdl(32) " "Inferred latch for \"registers\[24\]\[19\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894037 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[20\] register_file.vhdl(32) " "Inferred latch for \"registers\[24\]\[20\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894037 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[21\] register_file.vhdl(32) " "Inferred latch for \"registers\[24\]\[21\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894037 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[22\] register_file.vhdl(32) " "Inferred latch for \"registers\[24\]\[22\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894037 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[23\] register_file.vhdl(32) " "Inferred latch for \"registers\[24\]\[23\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894037 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[24\] register_file.vhdl(32) " "Inferred latch for \"registers\[24\]\[24\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894037 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[25\] register_file.vhdl(32) " "Inferred latch for \"registers\[24\]\[25\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894037 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[26\] register_file.vhdl(32) " "Inferred latch for \"registers\[24\]\[26\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894037 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[27\] register_file.vhdl(32) " "Inferred latch for \"registers\[24\]\[27\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894037 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[28\] register_file.vhdl(32) " "Inferred latch for \"registers\[24\]\[28\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894037 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[29\] register_file.vhdl(32) " "Inferred latch for \"registers\[24\]\[29\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894038 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[30\] register_file.vhdl(32) " "Inferred latch for \"registers\[24\]\[30\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894038 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[24\]\[31\] register_file.vhdl(32) " "Inferred latch for \"registers\[24\]\[31\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894038 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[0\] register_file.vhdl(32) " "Inferred latch for \"registers\[23\]\[0\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894038 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[1\] register_file.vhdl(32) " "Inferred latch for \"registers\[23\]\[1\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894038 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[2\] register_file.vhdl(32) " "Inferred latch for \"registers\[23\]\[2\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894038 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[3\] register_file.vhdl(32) " "Inferred latch for \"registers\[23\]\[3\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894038 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[4\] register_file.vhdl(32) " "Inferred latch for \"registers\[23\]\[4\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894038 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[5\] register_file.vhdl(32) " "Inferred latch for \"registers\[23\]\[5\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894038 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[6\] register_file.vhdl(32) " "Inferred latch for \"registers\[23\]\[6\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894038 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[7\] register_file.vhdl(32) " "Inferred latch for \"registers\[23\]\[7\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894038 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[8\] register_file.vhdl(32) " "Inferred latch for \"registers\[23\]\[8\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894038 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[9\] register_file.vhdl(32) " "Inferred latch for \"registers\[23\]\[9\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894038 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[10\] register_file.vhdl(32) " "Inferred latch for \"registers\[23\]\[10\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894038 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[11\] register_file.vhdl(32) " "Inferred latch for \"registers\[23\]\[11\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894038 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[12\] register_file.vhdl(32) " "Inferred latch for \"registers\[23\]\[12\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894038 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[13\] register_file.vhdl(32) " "Inferred latch for \"registers\[23\]\[13\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894038 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[14\] register_file.vhdl(32) " "Inferred latch for \"registers\[23\]\[14\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894038 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[15\] register_file.vhdl(32) " "Inferred latch for \"registers\[23\]\[15\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894038 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[16\] register_file.vhdl(32) " "Inferred latch for \"registers\[23\]\[16\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894038 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[17\] register_file.vhdl(32) " "Inferred latch for \"registers\[23\]\[17\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894038 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[18\] register_file.vhdl(32) " "Inferred latch for \"registers\[23\]\[18\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894038 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[19\] register_file.vhdl(32) " "Inferred latch for \"registers\[23\]\[19\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894038 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[20\] register_file.vhdl(32) " "Inferred latch for \"registers\[23\]\[20\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894038 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[21\] register_file.vhdl(32) " "Inferred latch for \"registers\[23\]\[21\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894038 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[22\] register_file.vhdl(32) " "Inferred latch for \"registers\[23\]\[22\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894038 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[23\] register_file.vhdl(32) " "Inferred latch for \"registers\[23\]\[23\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894038 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[24\] register_file.vhdl(32) " "Inferred latch for \"registers\[23\]\[24\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894038 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[25\] register_file.vhdl(32) " "Inferred latch for \"registers\[23\]\[25\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894038 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[26\] register_file.vhdl(32) " "Inferred latch for \"registers\[23\]\[26\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894038 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[27\] register_file.vhdl(32) " "Inferred latch for \"registers\[23\]\[27\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894038 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[28\] register_file.vhdl(32) " "Inferred latch for \"registers\[23\]\[28\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894039 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[29\] register_file.vhdl(32) " "Inferred latch for \"registers\[23\]\[29\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894039 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[30\] register_file.vhdl(32) " "Inferred latch for \"registers\[23\]\[30\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894039 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[23\]\[31\] register_file.vhdl(32) " "Inferred latch for \"registers\[23\]\[31\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894039 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[0\] register_file.vhdl(32) " "Inferred latch for \"registers\[22\]\[0\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894039 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[1\] register_file.vhdl(32) " "Inferred latch for \"registers\[22\]\[1\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894039 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[2\] register_file.vhdl(32) " "Inferred latch for \"registers\[22\]\[2\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894039 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[3\] register_file.vhdl(32) " "Inferred latch for \"registers\[22\]\[3\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894039 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[4\] register_file.vhdl(32) " "Inferred latch for \"registers\[22\]\[4\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894039 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[5\] register_file.vhdl(32) " "Inferred latch for \"registers\[22\]\[5\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894039 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[6\] register_file.vhdl(32) " "Inferred latch for \"registers\[22\]\[6\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894039 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[7\] register_file.vhdl(32) " "Inferred latch for \"registers\[22\]\[7\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894039 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[8\] register_file.vhdl(32) " "Inferred latch for \"registers\[22\]\[8\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894039 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[9\] register_file.vhdl(32) " "Inferred latch for \"registers\[22\]\[9\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894039 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[10\] register_file.vhdl(32) " "Inferred latch for \"registers\[22\]\[10\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894039 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[11\] register_file.vhdl(32) " "Inferred latch for \"registers\[22\]\[11\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894039 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[12\] register_file.vhdl(32) " "Inferred latch for \"registers\[22\]\[12\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894039 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[13\] register_file.vhdl(32) " "Inferred latch for \"registers\[22\]\[13\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894039 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[14\] register_file.vhdl(32) " "Inferred latch for \"registers\[22\]\[14\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894039 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[15\] register_file.vhdl(32) " "Inferred latch for \"registers\[22\]\[15\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894039 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[16\] register_file.vhdl(32) " "Inferred latch for \"registers\[22\]\[16\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894039 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[17\] register_file.vhdl(32) " "Inferred latch for \"registers\[22\]\[17\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894039 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[18\] register_file.vhdl(32) " "Inferred latch for \"registers\[22\]\[18\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894039 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[19\] register_file.vhdl(32) " "Inferred latch for \"registers\[22\]\[19\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894039 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[20\] register_file.vhdl(32) " "Inferred latch for \"registers\[22\]\[20\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894039 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[21\] register_file.vhdl(32) " "Inferred latch for \"registers\[22\]\[21\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894039 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[22\] register_file.vhdl(32) " "Inferred latch for \"registers\[22\]\[22\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894039 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[23\] register_file.vhdl(32) " "Inferred latch for \"registers\[22\]\[23\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894039 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[24\] register_file.vhdl(32) " "Inferred latch for \"registers\[22\]\[24\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894039 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[25\] register_file.vhdl(32) " "Inferred latch for \"registers\[22\]\[25\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894040 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[26\] register_file.vhdl(32) " "Inferred latch for \"registers\[22\]\[26\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894040 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[27\] register_file.vhdl(32) " "Inferred latch for \"registers\[22\]\[27\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894040 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[28\] register_file.vhdl(32) " "Inferred latch for \"registers\[22\]\[28\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894040 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[29\] register_file.vhdl(32) " "Inferred latch for \"registers\[22\]\[29\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894040 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[30\] register_file.vhdl(32) " "Inferred latch for \"registers\[22\]\[30\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894040 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[22\]\[31\] register_file.vhdl(32) " "Inferred latch for \"registers\[22\]\[31\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894040 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[0\] register_file.vhdl(32) " "Inferred latch for \"registers\[21\]\[0\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894040 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[1\] register_file.vhdl(32) " "Inferred latch for \"registers\[21\]\[1\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894040 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[2\] register_file.vhdl(32) " "Inferred latch for \"registers\[21\]\[2\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894040 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[3\] register_file.vhdl(32) " "Inferred latch for \"registers\[21\]\[3\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894040 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[4\] register_file.vhdl(32) " "Inferred latch for \"registers\[21\]\[4\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894040 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[5\] register_file.vhdl(32) " "Inferred latch for \"registers\[21\]\[5\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894040 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[6\] register_file.vhdl(32) " "Inferred latch for \"registers\[21\]\[6\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894040 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[7\] register_file.vhdl(32) " "Inferred latch for \"registers\[21\]\[7\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894040 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[8\] register_file.vhdl(32) " "Inferred latch for \"registers\[21\]\[8\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894040 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[9\] register_file.vhdl(32) " "Inferred latch for \"registers\[21\]\[9\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894040 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[10\] register_file.vhdl(32) " "Inferred latch for \"registers\[21\]\[10\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894040 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[11\] register_file.vhdl(32) " "Inferred latch for \"registers\[21\]\[11\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894040 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[12\] register_file.vhdl(32) " "Inferred latch for \"registers\[21\]\[12\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894040 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[13\] register_file.vhdl(32) " "Inferred latch for \"registers\[21\]\[13\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894040 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[14\] register_file.vhdl(32) " "Inferred latch for \"registers\[21\]\[14\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894040 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[15\] register_file.vhdl(32) " "Inferred latch for \"registers\[21\]\[15\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894040 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[16\] register_file.vhdl(32) " "Inferred latch for \"registers\[21\]\[16\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894040 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[17\] register_file.vhdl(32) " "Inferred latch for \"registers\[21\]\[17\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894040 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[18\] register_file.vhdl(32) " "Inferred latch for \"registers\[21\]\[18\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894040 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[19\] register_file.vhdl(32) " "Inferred latch for \"registers\[21\]\[19\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894040 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[20\] register_file.vhdl(32) " "Inferred latch for \"registers\[21\]\[20\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894040 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[21\] register_file.vhdl(32) " "Inferred latch for \"registers\[21\]\[21\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894040 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[22\] register_file.vhdl(32) " "Inferred latch for \"registers\[21\]\[22\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894040 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[23\] register_file.vhdl(32) " "Inferred latch for \"registers\[21\]\[23\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894040 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[24\] register_file.vhdl(32) " "Inferred latch for \"registers\[21\]\[24\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894041 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[25\] register_file.vhdl(32) " "Inferred latch for \"registers\[21\]\[25\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894041 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[26\] register_file.vhdl(32) " "Inferred latch for \"registers\[21\]\[26\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894041 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[27\] register_file.vhdl(32) " "Inferred latch for \"registers\[21\]\[27\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894041 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[28\] register_file.vhdl(32) " "Inferred latch for \"registers\[21\]\[28\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894041 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[29\] register_file.vhdl(32) " "Inferred latch for \"registers\[21\]\[29\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894041 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[30\] register_file.vhdl(32) " "Inferred latch for \"registers\[21\]\[30\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894041 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[21\]\[31\] register_file.vhdl(32) " "Inferred latch for \"registers\[21\]\[31\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894041 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[0\] register_file.vhdl(32) " "Inferred latch for \"registers\[20\]\[0\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894041 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[1\] register_file.vhdl(32) " "Inferred latch for \"registers\[20\]\[1\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894041 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[2\] register_file.vhdl(32) " "Inferred latch for \"registers\[20\]\[2\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894041 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[3\] register_file.vhdl(32) " "Inferred latch for \"registers\[20\]\[3\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894041 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[4\] register_file.vhdl(32) " "Inferred latch for \"registers\[20\]\[4\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894041 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[5\] register_file.vhdl(32) " "Inferred latch for \"registers\[20\]\[5\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894041 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[6\] register_file.vhdl(32) " "Inferred latch for \"registers\[20\]\[6\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894041 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[7\] register_file.vhdl(32) " "Inferred latch for \"registers\[20\]\[7\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894041 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[8\] register_file.vhdl(32) " "Inferred latch for \"registers\[20\]\[8\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894041 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[9\] register_file.vhdl(32) " "Inferred latch for \"registers\[20\]\[9\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894041 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[10\] register_file.vhdl(32) " "Inferred latch for \"registers\[20\]\[10\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894041 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[11\] register_file.vhdl(32) " "Inferred latch for \"registers\[20\]\[11\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894041 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[12\] register_file.vhdl(32) " "Inferred latch for \"registers\[20\]\[12\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894041 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[13\] register_file.vhdl(32) " "Inferred latch for \"registers\[20\]\[13\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894041 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[14\] register_file.vhdl(32) " "Inferred latch for \"registers\[20\]\[14\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894041 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[15\] register_file.vhdl(32) " "Inferred latch for \"registers\[20\]\[15\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894041 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[16\] register_file.vhdl(32) " "Inferred latch for \"registers\[20\]\[16\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894041 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[17\] register_file.vhdl(32) " "Inferred latch for \"registers\[20\]\[17\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894041 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[18\] register_file.vhdl(32) " "Inferred latch for \"registers\[20\]\[18\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894041 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[19\] register_file.vhdl(32) " "Inferred latch for \"registers\[20\]\[19\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894041 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[20\] register_file.vhdl(32) " "Inferred latch for \"registers\[20\]\[20\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894041 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[21\] register_file.vhdl(32) " "Inferred latch for \"registers\[20\]\[21\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894041 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[22\] register_file.vhdl(32) " "Inferred latch for \"registers\[20\]\[22\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894041 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[23\] register_file.vhdl(32) " "Inferred latch for \"registers\[20\]\[23\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894042 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[24\] register_file.vhdl(32) " "Inferred latch for \"registers\[20\]\[24\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894042 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[25\] register_file.vhdl(32) " "Inferred latch for \"registers\[20\]\[25\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894042 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[26\] register_file.vhdl(32) " "Inferred latch for \"registers\[20\]\[26\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894042 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[27\] register_file.vhdl(32) " "Inferred latch for \"registers\[20\]\[27\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894042 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[28\] register_file.vhdl(32) " "Inferred latch for \"registers\[20\]\[28\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894042 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[29\] register_file.vhdl(32) " "Inferred latch for \"registers\[20\]\[29\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894042 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[30\] register_file.vhdl(32) " "Inferred latch for \"registers\[20\]\[30\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894042 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[20\]\[31\] register_file.vhdl(32) " "Inferred latch for \"registers\[20\]\[31\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894042 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[0\] register_file.vhdl(32) " "Inferred latch for \"registers\[19\]\[0\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894042 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[1\] register_file.vhdl(32) " "Inferred latch for \"registers\[19\]\[1\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894042 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[2\] register_file.vhdl(32) " "Inferred latch for \"registers\[19\]\[2\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894042 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[3\] register_file.vhdl(32) " "Inferred latch for \"registers\[19\]\[3\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894042 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[4\] register_file.vhdl(32) " "Inferred latch for \"registers\[19\]\[4\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894042 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[5\] register_file.vhdl(32) " "Inferred latch for \"registers\[19\]\[5\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894042 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[6\] register_file.vhdl(32) " "Inferred latch for \"registers\[19\]\[6\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894042 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[7\] register_file.vhdl(32) " "Inferred latch for \"registers\[19\]\[7\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894042 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[8\] register_file.vhdl(32) " "Inferred latch for \"registers\[19\]\[8\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894042 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[9\] register_file.vhdl(32) " "Inferred latch for \"registers\[19\]\[9\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894042 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[10\] register_file.vhdl(32) " "Inferred latch for \"registers\[19\]\[10\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894042 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[11\] register_file.vhdl(32) " "Inferred latch for \"registers\[19\]\[11\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894042 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[12\] register_file.vhdl(32) " "Inferred latch for \"registers\[19\]\[12\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894042 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[13\] register_file.vhdl(32) " "Inferred latch for \"registers\[19\]\[13\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894042 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[14\] register_file.vhdl(32) " "Inferred latch for \"registers\[19\]\[14\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894042 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[15\] register_file.vhdl(32) " "Inferred latch for \"registers\[19\]\[15\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894042 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[16\] register_file.vhdl(32) " "Inferred latch for \"registers\[19\]\[16\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894042 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[17\] register_file.vhdl(32) " "Inferred latch for \"registers\[19\]\[17\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894042 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[18\] register_file.vhdl(32) " "Inferred latch for \"registers\[19\]\[18\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894042 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[19\] register_file.vhdl(32) " "Inferred latch for \"registers\[19\]\[19\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894042 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[20\] register_file.vhdl(32) " "Inferred latch for \"registers\[19\]\[20\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894042 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[21\] register_file.vhdl(32) " "Inferred latch for \"registers\[19\]\[21\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894042 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[22\] register_file.vhdl(32) " "Inferred latch for \"registers\[19\]\[22\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894043 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[23\] register_file.vhdl(32) " "Inferred latch for \"registers\[19\]\[23\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894043 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[24\] register_file.vhdl(32) " "Inferred latch for \"registers\[19\]\[24\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894043 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[25\] register_file.vhdl(32) " "Inferred latch for \"registers\[19\]\[25\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894043 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[26\] register_file.vhdl(32) " "Inferred latch for \"registers\[19\]\[26\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894043 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[27\] register_file.vhdl(32) " "Inferred latch for \"registers\[19\]\[27\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894043 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[28\] register_file.vhdl(32) " "Inferred latch for \"registers\[19\]\[28\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894043 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[29\] register_file.vhdl(32) " "Inferred latch for \"registers\[19\]\[29\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894043 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[30\] register_file.vhdl(32) " "Inferred latch for \"registers\[19\]\[30\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894043 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[19\]\[31\] register_file.vhdl(32) " "Inferred latch for \"registers\[19\]\[31\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894043 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[0\] register_file.vhdl(32) " "Inferred latch for \"registers\[18\]\[0\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894043 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[1\] register_file.vhdl(32) " "Inferred latch for \"registers\[18\]\[1\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894043 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[2\] register_file.vhdl(32) " "Inferred latch for \"registers\[18\]\[2\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894043 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[3\] register_file.vhdl(32) " "Inferred latch for \"registers\[18\]\[3\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894043 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[4\] register_file.vhdl(32) " "Inferred latch for \"registers\[18\]\[4\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894043 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[5\] register_file.vhdl(32) " "Inferred latch for \"registers\[18\]\[5\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894043 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[6\] register_file.vhdl(32) " "Inferred latch for \"registers\[18\]\[6\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894043 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[7\] register_file.vhdl(32) " "Inferred latch for \"registers\[18\]\[7\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894043 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[8\] register_file.vhdl(32) " "Inferred latch for \"registers\[18\]\[8\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894043 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[9\] register_file.vhdl(32) " "Inferred latch for \"registers\[18\]\[9\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894043 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[10\] register_file.vhdl(32) " "Inferred latch for \"registers\[18\]\[10\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894043 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[11\] register_file.vhdl(32) " "Inferred latch for \"registers\[18\]\[11\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894043 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[12\] register_file.vhdl(32) " "Inferred latch for \"registers\[18\]\[12\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894043 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[13\] register_file.vhdl(32) " "Inferred latch for \"registers\[18\]\[13\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894043 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[14\] register_file.vhdl(32) " "Inferred latch for \"registers\[18\]\[14\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894043 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[15\] register_file.vhdl(32) " "Inferred latch for \"registers\[18\]\[15\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894043 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[16\] register_file.vhdl(32) " "Inferred latch for \"registers\[18\]\[16\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894043 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[17\] register_file.vhdl(32) " "Inferred latch for \"registers\[18\]\[17\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894043 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[18\] register_file.vhdl(32) " "Inferred latch for \"registers\[18\]\[18\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894043 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[19\] register_file.vhdl(32) " "Inferred latch for \"registers\[18\]\[19\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894043 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[20\] register_file.vhdl(32) " "Inferred latch for \"registers\[18\]\[20\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894043 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[21\] register_file.vhdl(32) " "Inferred latch for \"registers\[18\]\[21\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894044 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[22\] register_file.vhdl(32) " "Inferred latch for \"registers\[18\]\[22\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894044 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[23\] register_file.vhdl(32) " "Inferred latch for \"registers\[18\]\[23\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894044 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[24\] register_file.vhdl(32) " "Inferred latch for \"registers\[18\]\[24\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894044 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[25\] register_file.vhdl(32) " "Inferred latch for \"registers\[18\]\[25\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894044 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[26\] register_file.vhdl(32) " "Inferred latch for \"registers\[18\]\[26\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894044 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[27\] register_file.vhdl(32) " "Inferred latch for \"registers\[18\]\[27\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894044 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[28\] register_file.vhdl(32) " "Inferred latch for \"registers\[18\]\[28\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894044 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[29\] register_file.vhdl(32) " "Inferred latch for \"registers\[18\]\[29\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894044 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[30\] register_file.vhdl(32) " "Inferred latch for \"registers\[18\]\[30\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894044 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[18\]\[31\] register_file.vhdl(32) " "Inferred latch for \"registers\[18\]\[31\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894044 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[0\] register_file.vhdl(32) " "Inferred latch for \"registers\[17\]\[0\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894044 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[1\] register_file.vhdl(32) " "Inferred latch for \"registers\[17\]\[1\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894044 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[2\] register_file.vhdl(32) " "Inferred latch for \"registers\[17\]\[2\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894044 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[3\] register_file.vhdl(32) " "Inferred latch for \"registers\[17\]\[3\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894044 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[4\] register_file.vhdl(32) " "Inferred latch for \"registers\[17\]\[4\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894044 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[5\] register_file.vhdl(32) " "Inferred latch for \"registers\[17\]\[5\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894044 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[6\] register_file.vhdl(32) " "Inferred latch for \"registers\[17\]\[6\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894044 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[7\] register_file.vhdl(32) " "Inferred latch for \"registers\[17\]\[7\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894044 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[8\] register_file.vhdl(32) " "Inferred latch for \"registers\[17\]\[8\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894044 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[9\] register_file.vhdl(32) " "Inferred latch for \"registers\[17\]\[9\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894044 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[10\] register_file.vhdl(32) " "Inferred latch for \"registers\[17\]\[10\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894044 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[11\] register_file.vhdl(32) " "Inferred latch for \"registers\[17\]\[11\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894044 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[12\] register_file.vhdl(32) " "Inferred latch for \"registers\[17\]\[12\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894044 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[13\] register_file.vhdl(32) " "Inferred latch for \"registers\[17\]\[13\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894044 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[14\] register_file.vhdl(32) " "Inferred latch for \"registers\[17\]\[14\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894044 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[15\] register_file.vhdl(32) " "Inferred latch for \"registers\[17\]\[15\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894044 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[16\] register_file.vhdl(32) " "Inferred latch for \"registers\[17\]\[16\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894044 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[17\] register_file.vhdl(32) " "Inferred latch for \"registers\[17\]\[17\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894044 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[18\] register_file.vhdl(32) " "Inferred latch for \"registers\[17\]\[18\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894045 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[19\] register_file.vhdl(32) " "Inferred latch for \"registers\[17\]\[19\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894045 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[20\] register_file.vhdl(32) " "Inferred latch for \"registers\[17\]\[20\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894045 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[21\] register_file.vhdl(32) " "Inferred latch for \"registers\[17\]\[21\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894045 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[22\] register_file.vhdl(32) " "Inferred latch for \"registers\[17\]\[22\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894045 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[23\] register_file.vhdl(32) " "Inferred latch for \"registers\[17\]\[23\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894045 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[24\] register_file.vhdl(32) " "Inferred latch for \"registers\[17\]\[24\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894045 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[25\] register_file.vhdl(32) " "Inferred latch for \"registers\[17\]\[25\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894045 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[26\] register_file.vhdl(32) " "Inferred latch for \"registers\[17\]\[26\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894045 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[27\] register_file.vhdl(32) " "Inferred latch for \"registers\[17\]\[27\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894045 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[28\] register_file.vhdl(32) " "Inferred latch for \"registers\[17\]\[28\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894045 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[29\] register_file.vhdl(32) " "Inferred latch for \"registers\[17\]\[29\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894045 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[30\] register_file.vhdl(32) " "Inferred latch for \"registers\[17\]\[30\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894045 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[17\]\[31\] register_file.vhdl(32) " "Inferred latch for \"registers\[17\]\[31\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894045 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[0\] register_file.vhdl(32) " "Inferred latch for \"registers\[16\]\[0\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894045 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[1\] register_file.vhdl(32) " "Inferred latch for \"registers\[16\]\[1\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894045 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[2\] register_file.vhdl(32) " "Inferred latch for \"registers\[16\]\[2\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894045 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[3\] register_file.vhdl(32) " "Inferred latch for \"registers\[16\]\[3\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894045 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[4\] register_file.vhdl(32) " "Inferred latch for \"registers\[16\]\[4\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894045 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[5\] register_file.vhdl(32) " "Inferred latch for \"registers\[16\]\[5\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894045 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[6\] register_file.vhdl(32) " "Inferred latch for \"registers\[16\]\[6\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894045 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[7\] register_file.vhdl(32) " "Inferred latch for \"registers\[16\]\[7\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894045 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[8\] register_file.vhdl(32) " "Inferred latch for \"registers\[16\]\[8\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894045 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[9\] register_file.vhdl(32) " "Inferred latch for \"registers\[16\]\[9\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894045 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[10\] register_file.vhdl(32) " "Inferred latch for \"registers\[16\]\[10\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894045 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[11\] register_file.vhdl(32) " "Inferred latch for \"registers\[16\]\[11\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894045 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[12\] register_file.vhdl(32) " "Inferred latch for \"registers\[16\]\[12\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894045 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[13\] register_file.vhdl(32) " "Inferred latch for \"registers\[16\]\[13\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894045 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[14\] register_file.vhdl(32) " "Inferred latch for \"registers\[16\]\[14\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894045 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[15\] register_file.vhdl(32) " "Inferred latch for \"registers\[16\]\[15\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894045 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[16\] register_file.vhdl(32) " "Inferred latch for \"registers\[16\]\[16\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894045 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[17\] register_file.vhdl(32) " "Inferred latch for \"registers\[16\]\[17\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894045 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[18\] register_file.vhdl(32) " "Inferred latch for \"registers\[16\]\[18\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894045 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[19\] register_file.vhdl(32) " "Inferred latch for \"registers\[16\]\[19\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894046 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[20\] register_file.vhdl(32) " "Inferred latch for \"registers\[16\]\[20\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894046 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[21\] register_file.vhdl(32) " "Inferred latch for \"registers\[16\]\[21\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894046 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[22\] register_file.vhdl(32) " "Inferred latch for \"registers\[16\]\[22\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894046 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[23\] register_file.vhdl(32) " "Inferred latch for \"registers\[16\]\[23\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894046 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[24\] register_file.vhdl(32) " "Inferred latch for \"registers\[16\]\[24\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894046 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[25\] register_file.vhdl(32) " "Inferred latch for \"registers\[16\]\[25\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894046 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[26\] register_file.vhdl(32) " "Inferred latch for \"registers\[16\]\[26\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894046 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[27\] register_file.vhdl(32) " "Inferred latch for \"registers\[16\]\[27\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894046 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[28\] register_file.vhdl(32) " "Inferred latch for \"registers\[16\]\[28\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894046 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[29\] register_file.vhdl(32) " "Inferred latch for \"registers\[16\]\[29\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894046 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[30\] register_file.vhdl(32) " "Inferred latch for \"registers\[16\]\[30\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894046 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[16\]\[31\] register_file.vhdl(32) " "Inferred latch for \"registers\[16\]\[31\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894046 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[0\] register_file.vhdl(32) " "Inferred latch for \"registers\[15\]\[0\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894046 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[1\] register_file.vhdl(32) " "Inferred latch for \"registers\[15\]\[1\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894046 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[2\] register_file.vhdl(32) " "Inferred latch for \"registers\[15\]\[2\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894046 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[3\] register_file.vhdl(32) " "Inferred latch for \"registers\[15\]\[3\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894046 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[4\] register_file.vhdl(32) " "Inferred latch for \"registers\[15\]\[4\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894046 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[5\] register_file.vhdl(32) " "Inferred latch for \"registers\[15\]\[5\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894046 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[6\] register_file.vhdl(32) " "Inferred latch for \"registers\[15\]\[6\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894046 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[7\] register_file.vhdl(32) " "Inferred latch for \"registers\[15\]\[7\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894046 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[8\] register_file.vhdl(32) " "Inferred latch for \"registers\[15\]\[8\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894046 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[9\] register_file.vhdl(32) " "Inferred latch for \"registers\[15\]\[9\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894046 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[10\] register_file.vhdl(32) " "Inferred latch for \"registers\[15\]\[10\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894046 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[11\] register_file.vhdl(32) " "Inferred latch for \"registers\[15\]\[11\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894046 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[12\] register_file.vhdl(32) " "Inferred latch for \"registers\[15\]\[12\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894046 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[13\] register_file.vhdl(32) " "Inferred latch for \"registers\[15\]\[13\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894046 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[14\] register_file.vhdl(32) " "Inferred latch for \"registers\[15\]\[14\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894046 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[15\] register_file.vhdl(32) " "Inferred latch for \"registers\[15\]\[15\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894046 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[16\] register_file.vhdl(32) " "Inferred latch for \"registers\[15\]\[16\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894046 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[17\] register_file.vhdl(32) " "Inferred latch for \"registers\[15\]\[17\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894046 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[18\] register_file.vhdl(32) " "Inferred latch for \"registers\[15\]\[18\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894047 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[19\] register_file.vhdl(32) " "Inferred latch for \"registers\[15\]\[19\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894047 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[20\] register_file.vhdl(32) " "Inferred latch for \"registers\[15\]\[20\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894047 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[21\] register_file.vhdl(32) " "Inferred latch for \"registers\[15\]\[21\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894047 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[22\] register_file.vhdl(32) " "Inferred latch for \"registers\[15\]\[22\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894047 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[23\] register_file.vhdl(32) " "Inferred latch for \"registers\[15\]\[23\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894047 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[24\] register_file.vhdl(32) " "Inferred latch for \"registers\[15\]\[24\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894047 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[25\] register_file.vhdl(32) " "Inferred latch for \"registers\[15\]\[25\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894047 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[26\] register_file.vhdl(32) " "Inferred latch for \"registers\[15\]\[26\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894047 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[27\] register_file.vhdl(32) " "Inferred latch for \"registers\[15\]\[27\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894047 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[28\] register_file.vhdl(32) " "Inferred latch for \"registers\[15\]\[28\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894047 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[29\] register_file.vhdl(32) " "Inferred latch for \"registers\[15\]\[29\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894047 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[30\] register_file.vhdl(32) " "Inferred latch for \"registers\[15\]\[30\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894047 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[15\]\[31\] register_file.vhdl(32) " "Inferred latch for \"registers\[15\]\[31\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894047 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[0\] register_file.vhdl(32) " "Inferred latch for \"registers\[14\]\[0\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894047 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[1\] register_file.vhdl(32) " "Inferred latch for \"registers\[14\]\[1\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894047 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[2\] register_file.vhdl(32) " "Inferred latch for \"registers\[14\]\[2\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894047 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[3\] register_file.vhdl(32) " "Inferred latch for \"registers\[14\]\[3\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894047 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[4\] register_file.vhdl(32) " "Inferred latch for \"registers\[14\]\[4\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894047 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[5\] register_file.vhdl(32) " "Inferred latch for \"registers\[14\]\[5\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894047 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[6\] register_file.vhdl(32) " "Inferred latch for \"registers\[14\]\[6\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894047 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[7\] register_file.vhdl(32) " "Inferred latch for \"registers\[14\]\[7\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894047 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[8\] register_file.vhdl(32) " "Inferred latch for \"registers\[14\]\[8\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894047 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[9\] register_file.vhdl(32) " "Inferred latch for \"registers\[14\]\[9\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894047 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[10\] register_file.vhdl(32) " "Inferred latch for \"registers\[14\]\[10\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894047 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[11\] register_file.vhdl(32) " "Inferred latch for \"registers\[14\]\[11\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894047 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[12\] register_file.vhdl(32) " "Inferred latch for \"registers\[14\]\[12\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894047 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[13\] register_file.vhdl(32) " "Inferred latch for \"registers\[14\]\[13\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894047 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[14\] register_file.vhdl(32) " "Inferred latch for \"registers\[14\]\[14\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894047 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[15\] register_file.vhdl(32) " "Inferred latch for \"registers\[14\]\[15\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894047 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[16\] register_file.vhdl(32) " "Inferred latch for \"registers\[14\]\[16\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894047 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[17\] register_file.vhdl(32) " "Inferred latch for \"registers\[14\]\[17\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894047 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[18\] register_file.vhdl(32) " "Inferred latch for \"registers\[14\]\[18\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894048 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[19\] register_file.vhdl(32) " "Inferred latch for \"registers\[14\]\[19\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894048 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[20\] register_file.vhdl(32) " "Inferred latch for \"registers\[14\]\[20\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894048 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[21\] register_file.vhdl(32) " "Inferred latch for \"registers\[14\]\[21\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894048 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[22\] register_file.vhdl(32) " "Inferred latch for \"registers\[14\]\[22\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894048 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[23\] register_file.vhdl(32) " "Inferred latch for \"registers\[14\]\[23\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894048 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[24\] register_file.vhdl(32) " "Inferred latch for \"registers\[14\]\[24\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894048 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[25\] register_file.vhdl(32) " "Inferred latch for \"registers\[14\]\[25\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894048 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[26\] register_file.vhdl(32) " "Inferred latch for \"registers\[14\]\[26\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894048 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[27\] register_file.vhdl(32) " "Inferred latch for \"registers\[14\]\[27\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894048 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[28\] register_file.vhdl(32) " "Inferred latch for \"registers\[14\]\[28\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894048 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[29\] register_file.vhdl(32) " "Inferred latch for \"registers\[14\]\[29\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894048 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[30\] register_file.vhdl(32) " "Inferred latch for \"registers\[14\]\[30\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894048 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[14\]\[31\] register_file.vhdl(32) " "Inferred latch for \"registers\[14\]\[31\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894048 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[0\] register_file.vhdl(32) " "Inferred latch for \"registers\[13\]\[0\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894048 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[1\] register_file.vhdl(32) " "Inferred latch for \"registers\[13\]\[1\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894048 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[2\] register_file.vhdl(32) " "Inferred latch for \"registers\[13\]\[2\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894048 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[3\] register_file.vhdl(32) " "Inferred latch for \"registers\[13\]\[3\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894048 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[4\] register_file.vhdl(32) " "Inferred latch for \"registers\[13\]\[4\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894048 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[5\] register_file.vhdl(32) " "Inferred latch for \"registers\[13\]\[5\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894048 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[6\] register_file.vhdl(32) " "Inferred latch for \"registers\[13\]\[6\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894048 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[7\] register_file.vhdl(32) " "Inferred latch for \"registers\[13\]\[7\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894048 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[8\] register_file.vhdl(32) " "Inferred latch for \"registers\[13\]\[8\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894048 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[9\] register_file.vhdl(32) " "Inferred latch for \"registers\[13\]\[9\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894048 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[10\] register_file.vhdl(32) " "Inferred latch for \"registers\[13\]\[10\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894048 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[11\] register_file.vhdl(32) " "Inferred latch for \"registers\[13\]\[11\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894048 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[12\] register_file.vhdl(32) " "Inferred latch for \"registers\[13\]\[12\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894048 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[13\] register_file.vhdl(32) " "Inferred latch for \"registers\[13\]\[13\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894048 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[14\] register_file.vhdl(32) " "Inferred latch for \"registers\[13\]\[14\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894048 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[15\] register_file.vhdl(32) " "Inferred latch for \"registers\[13\]\[15\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894048 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[16\] register_file.vhdl(32) " "Inferred latch for \"registers\[13\]\[16\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894048 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[17\] register_file.vhdl(32) " "Inferred latch for \"registers\[13\]\[17\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894049 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[18\] register_file.vhdl(32) " "Inferred latch for \"registers\[13\]\[18\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894049 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[19\] register_file.vhdl(32) " "Inferred latch for \"registers\[13\]\[19\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894049 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[20\] register_file.vhdl(32) " "Inferred latch for \"registers\[13\]\[20\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894049 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[21\] register_file.vhdl(32) " "Inferred latch for \"registers\[13\]\[21\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894049 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[22\] register_file.vhdl(32) " "Inferred latch for \"registers\[13\]\[22\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894049 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[23\] register_file.vhdl(32) " "Inferred latch for \"registers\[13\]\[23\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894049 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[24\] register_file.vhdl(32) " "Inferred latch for \"registers\[13\]\[24\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894049 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[25\] register_file.vhdl(32) " "Inferred latch for \"registers\[13\]\[25\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894049 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[26\] register_file.vhdl(32) " "Inferred latch for \"registers\[13\]\[26\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894049 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[27\] register_file.vhdl(32) " "Inferred latch for \"registers\[13\]\[27\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894049 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[28\] register_file.vhdl(32) " "Inferred latch for \"registers\[13\]\[28\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894049 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[29\] register_file.vhdl(32) " "Inferred latch for \"registers\[13\]\[29\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894049 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[30\] register_file.vhdl(32) " "Inferred latch for \"registers\[13\]\[30\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894049 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[13\]\[31\] register_file.vhdl(32) " "Inferred latch for \"registers\[13\]\[31\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894049 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[0\] register_file.vhdl(32) " "Inferred latch for \"registers\[12\]\[0\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894049 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[1\] register_file.vhdl(32) " "Inferred latch for \"registers\[12\]\[1\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894049 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[2\] register_file.vhdl(32) " "Inferred latch for \"registers\[12\]\[2\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894049 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[3\] register_file.vhdl(32) " "Inferred latch for \"registers\[12\]\[3\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894049 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[4\] register_file.vhdl(32) " "Inferred latch for \"registers\[12\]\[4\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894049 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[5\] register_file.vhdl(32) " "Inferred latch for \"registers\[12\]\[5\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894049 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[6\] register_file.vhdl(32) " "Inferred latch for \"registers\[12\]\[6\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894049 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[7\] register_file.vhdl(32) " "Inferred latch for \"registers\[12\]\[7\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894049 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[8\] register_file.vhdl(32) " "Inferred latch for \"registers\[12\]\[8\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894049 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[9\] register_file.vhdl(32) " "Inferred latch for \"registers\[12\]\[9\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894049 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[10\] register_file.vhdl(32) " "Inferred latch for \"registers\[12\]\[10\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894049 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[11\] register_file.vhdl(32) " "Inferred latch for \"registers\[12\]\[11\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894049 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[12\] register_file.vhdl(32) " "Inferred latch for \"registers\[12\]\[12\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894049 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[13\] register_file.vhdl(32) " "Inferred latch for \"registers\[12\]\[13\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894049 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[14\] register_file.vhdl(32) " "Inferred latch for \"registers\[12\]\[14\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894049 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[15\] register_file.vhdl(32) " "Inferred latch for \"registers\[12\]\[15\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894049 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[16\] register_file.vhdl(32) " "Inferred latch for \"registers\[12\]\[16\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894049 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[17\] register_file.vhdl(32) " "Inferred latch for \"registers\[12\]\[17\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894050 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[18\] register_file.vhdl(32) " "Inferred latch for \"registers\[12\]\[18\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894050 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[19\] register_file.vhdl(32) " "Inferred latch for \"registers\[12\]\[19\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894050 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[20\] register_file.vhdl(32) " "Inferred latch for \"registers\[12\]\[20\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894050 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[21\] register_file.vhdl(32) " "Inferred latch for \"registers\[12\]\[21\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894050 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[22\] register_file.vhdl(32) " "Inferred latch for \"registers\[12\]\[22\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894050 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[23\] register_file.vhdl(32) " "Inferred latch for \"registers\[12\]\[23\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894050 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[24\] register_file.vhdl(32) " "Inferred latch for \"registers\[12\]\[24\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894050 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[25\] register_file.vhdl(32) " "Inferred latch for \"registers\[12\]\[25\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894050 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[26\] register_file.vhdl(32) " "Inferred latch for \"registers\[12\]\[26\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894050 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[27\] register_file.vhdl(32) " "Inferred latch for \"registers\[12\]\[27\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894050 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[28\] register_file.vhdl(32) " "Inferred latch for \"registers\[12\]\[28\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894050 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[29\] register_file.vhdl(32) " "Inferred latch for \"registers\[12\]\[29\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894050 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[30\] register_file.vhdl(32) " "Inferred latch for \"registers\[12\]\[30\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894050 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[12\]\[31\] register_file.vhdl(32) " "Inferred latch for \"registers\[12\]\[31\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894050 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[0\] register_file.vhdl(32) " "Inferred latch for \"registers\[11\]\[0\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894050 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[1\] register_file.vhdl(32) " "Inferred latch for \"registers\[11\]\[1\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894050 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[2\] register_file.vhdl(32) " "Inferred latch for \"registers\[11\]\[2\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894050 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[3\] register_file.vhdl(32) " "Inferred latch for \"registers\[11\]\[3\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894050 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[4\] register_file.vhdl(32) " "Inferred latch for \"registers\[11\]\[4\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894050 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[5\] register_file.vhdl(32) " "Inferred latch for \"registers\[11\]\[5\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894050 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[6\] register_file.vhdl(32) " "Inferred latch for \"registers\[11\]\[6\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894050 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[7\] register_file.vhdl(32) " "Inferred latch for \"registers\[11\]\[7\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894050 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[8\] register_file.vhdl(32) " "Inferred latch for \"registers\[11\]\[8\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894050 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[9\] register_file.vhdl(32) " "Inferred latch for \"registers\[11\]\[9\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894050 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[10\] register_file.vhdl(32) " "Inferred latch for \"registers\[11\]\[10\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894050 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[11\] register_file.vhdl(32) " "Inferred latch for \"registers\[11\]\[11\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894050 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[12\] register_file.vhdl(32) " "Inferred latch for \"registers\[11\]\[12\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894050 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[13\] register_file.vhdl(32) " "Inferred latch for \"registers\[11\]\[13\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894050 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[14\] register_file.vhdl(32) " "Inferred latch for \"registers\[11\]\[14\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894050 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[15\] register_file.vhdl(32) " "Inferred latch for \"registers\[11\]\[15\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894050 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[16\] register_file.vhdl(32) " "Inferred latch for \"registers\[11\]\[16\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894050 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[17\] register_file.vhdl(32) " "Inferred latch for \"registers\[11\]\[17\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894051 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[18\] register_file.vhdl(32) " "Inferred latch for \"registers\[11\]\[18\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894051 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[19\] register_file.vhdl(32) " "Inferred latch for \"registers\[11\]\[19\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894051 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[20\] register_file.vhdl(32) " "Inferred latch for \"registers\[11\]\[20\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894051 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[21\] register_file.vhdl(32) " "Inferred latch for \"registers\[11\]\[21\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894051 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[22\] register_file.vhdl(32) " "Inferred latch for \"registers\[11\]\[22\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894051 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[23\] register_file.vhdl(32) " "Inferred latch for \"registers\[11\]\[23\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894051 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[24\] register_file.vhdl(32) " "Inferred latch for \"registers\[11\]\[24\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894051 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[25\] register_file.vhdl(32) " "Inferred latch for \"registers\[11\]\[25\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894051 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[26\] register_file.vhdl(32) " "Inferred latch for \"registers\[11\]\[26\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894051 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[27\] register_file.vhdl(32) " "Inferred latch for \"registers\[11\]\[27\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894051 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[28\] register_file.vhdl(32) " "Inferred latch for \"registers\[11\]\[28\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894051 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[29\] register_file.vhdl(32) " "Inferred latch for \"registers\[11\]\[29\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894051 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[30\] register_file.vhdl(32) " "Inferred latch for \"registers\[11\]\[30\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894051 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[11\]\[31\] register_file.vhdl(32) " "Inferred latch for \"registers\[11\]\[31\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894051 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[0\] register_file.vhdl(32) " "Inferred latch for \"registers\[10\]\[0\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894051 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[1\] register_file.vhdl(32) " "Inferred latch for \"registers\[10\]\[1\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894051 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[2\] register_file.vhdl(32) " "Inferred latch for \"registers\[10\]\[2\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894051 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[3\] register_file.vhdl(32) " "Inferred latch for \"registers\[10\]\[3\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894051 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[4\] register_file.vhdl(32) " "Inferred latch for \"registers\[10\]\[4\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894051 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[5\] register_file.vhdl(32) " "Inferred latch for \"registers\[10\]\[5\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894051 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[6\] register_file.vhdl(32) " "Inferred latch for \"registers\[10\]\[6\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894051 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[7\] register_file.vhdl(32) " "Inferred latch for \"registers\[10\]\[7\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894051 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[8\] register_file.vhdl(32) " "Inferred latch for \"registers\[10\]\[8\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894051 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[9\] register_file.vhdl(32) " "Inferred latch for \"registers\[10\]\[9\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894051 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[10\] register_file.vhdl(32) " "Inferred latch for \"registers\[10\]\[10\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894051 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[11\] register_file.vhdl(32) " "Inferred latch for \"registers\[10\]\[11\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894051 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[12\] register_file.vhdl(32) " "Inferred latch for \"registers\[10\]\[12\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894051 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[13\] register_file.vhdl(32) " "Inferred latch for \"registers\[10\]\[13\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894051 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[14\] register_file.vhdl(32) " "Inferred latch for \"registers\[10\]\[14\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894051 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[15\] register_file.vhdl(32) " "Inferred latch for \"registers\[10\]\[15\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894051 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[16\] register_file.vhdl(32) " "Inferred latch for \"registers\[10\]\[16\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894052 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[17\] register_file.vhdl(32) " "Inferred latch for \"registers\[10\]\[17\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894052 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[18\] register_file.vhdl(32) " "Inferred latch for \"registers\[10\]\[18\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894052 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[19\] register_file.vhdl(32) " "Inferred latch for \"registers\[10\]\[19\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894052 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[20\] register_file.vhdl(32) " "Inferred latch for \"registers\[10\]\[20\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894052 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[21\] register_file.vhdl(32) " "Inferred latch for \"registers\[10\]\[21\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894052 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[22\] register_file.vhdl(32) " "Inferred latch for \"registers\[10\]\[22\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894052 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[23\] register_file.vhdl(32) " "Inferred latch for \"registers\[10\]\[23\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894052 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[24\] register_file.vhdl(32) " "Inferred latch for \"registers\[10\]\[24\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894052 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[25\] register_file.vhdl(32) " "Inferred latch for \"registers\[10\]\[25\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894052 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[26\] register_file.vhdl(32) " "Inferred latch for \"registers\[10\]\[26\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894052 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[27\] register_file.vhdl(32) " "Inferred latch for \"registers\[10\]\[27\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894052 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[28\] register_file.vhdl(32) " "Inferred latch for \"registers\[10\]\[28\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894052 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[29\] register_file.vhdl(32) " "Inferred latch for \"registers\[10\]\[29\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894052 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[30\] register_file.vhdl(32) " "Inferred latch for \"registers\[10\]\[30\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894052 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[10\]\[31\] register_file.vhdl(32) " "Inferred latch for \"registers\[10\]\[31\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894052 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[0\] register_file.vhdl(32) " "Inferred latch for \"registers\[9\]\[0\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894052 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[1\] register_file.vhdl(32) " "Inferred latch for \"registers\[9\]\[1\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894052 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[2\] register_file.vhdl(32) " "Inferred latch for \"registers\[9\]\[2\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894052 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[3\] register_file.vhdl(32) " "Inferred latch for \"registers\[9\]\[3\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894052 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[4\] register_file.vhdl(32) " "Inferred latch for \"registers\[9\]\[4\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894052 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[5\] register_file.vhdl(32) " "Inferred latch for \"registers\[9\]\[5\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894052 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[6\] register_file.vhdl(32) " "Inferred latch for \"registers\[9\]\[6\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894052 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[7\] register_file.vhdl(32) " "Inferred latch for \"registers\[9\]\[7\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894052 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[8\] register_file.vhdl(32) " "Inferred latch for \"registers\[9\]\[8\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894052 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[9\] register_file.vhdl(32) " "Inferred latch for \"registers\[9\]\[9\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894052 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[10\] register_file.vhdl(32) " "Inferred latch for \"registers\[9\]\[10\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894052 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[11\] register_file.vhdl(32) " "Inferred latch for \"registers\[9\]\[11\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894052 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[12\] register_file.vhdl(32) " "Inferred latch for \"registers\[9\]\[12\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894052 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[13\] register_file.vhdl(32) " "Inferred latch for \"registers\[9\]\[13\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894052 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[14\] register_file.vhdl(32) " "Inferred latch for \"registers\[9\]\[14\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894052 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[15\] register_file.vhdl(32) " "Inferred latch for \"registers\[9\]\[15\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894052 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[16\] register_file.vhdl(32) " "Inferred latch for \"registers\[9\]\[16\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894053 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[17\] register_file.vhdl(32) " "Inferred latch for \"registers\[9\]\[17\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894053 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[18\] register_file.vhdl(32) " "Inferred latch for \"registers\[9\]\[18\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894053 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[19\] register_file.vhdl(32) " "Inferred latch for \"registers\[9\]\[19\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894053 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[20\] register_file.vhdl(32) " "Inferred latch for \"registers\[9\]\[20\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894053 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[21\] register_file.vhdl(32) " "Inferred latch for \"registers\[9\]\[21\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894053 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[22\] register_file.vhdl(32) " "Inferred latch for \"registers\[9\]\[22\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894053 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[23\] register_file.vhdl(32) " "Inferred latch for \"registers\[9\]\[23\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894053 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[24\] register_file.vhdl(32) " "Inferred latch for \"registers\[9\]\[24\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894053 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[25\] register_file.vhdl(32) " "Inferred latch for \"registers\[9\]\[25\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894053 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[26\] register_file.vhdl(32) " "Inferred latch for \"registers\[9\]\[26\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894053 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[27\] register_file.vhdl(32) " "Inferred latch for \"registers\[9\]\[27\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894053 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[28\] register_file.vhdl(32) " "Inferred latch for \"registers\[9\]\[28\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894053 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[29\] register_file.vhdl(32) " "Inferred latch for \"registers\[9\]\[29\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894053 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[30\] register_file.vhdl(32) " "Inferred latch for \"registers\[9\]\[30\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894053 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[9\]\[31\] register_file.vhdl(32) " "Inferred latch for \"registers\[9\]\[31\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894053 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[0\] register_file.vhdl(32) " "Inferred latch for \"registers\[8\]\[0\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894053 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[1\] register_file.vhdl(32) " "Inferred latch for \"registers\[8\]\[1\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894053 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[2\] register_file.vhdl(32) " "Inferred latch for \"registers\[8\]\[2\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894053 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[3\] register_file.vhdl(32) " "Inferred latch for \"registers\[8\]\[3\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894053 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[4\] register_file.vhdl(32) " "Inferred latch for \"registers\[8\]\[4\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894053 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[5\] register_file.vhdl(32) " "Inferred latch for \"registers\[8\]\[5\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894053 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[6\] register_file.vhdl(32) " "Inferred latch for \"registers\[8\]\[6\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894053 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[7\] register_file.vhdl(32) " "Inferred latch for \"registers\[8\]\[7\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894053 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[8\] register_file.vhdl(32) " "Inferred latch for \"registers\[8\]\[8\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894053 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[9\] register_file.vhdl(32) " "Inferred latch for \"registers\[8\]\[9\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894053 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[10\] register_file.vhdl(32) " "Inferred latch for \"registers\[8\]\[10\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894053 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[11\] register_file.vhdl(32) " "Inferred latch for \"registers\[8\]\[11\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894053 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[12\] register_file.vhdl(32) " "Inferred latch for \"registers\[8\]\[12\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894053 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[13\] register_file.vhdl(32) " "Inferred latch for \"registers\[8\]\[13\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894053 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[14\] register_file.vhdl(32) " "Inferred latch for \"registers\[8\]\[14\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894053 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[15\] register_file.vhdl(32) " "Inferred latch for \"registers\[8\]\[15\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894053 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[16\] register_file.vhdl(32) " "Inferred latch for \"registers\[8\]\[16\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894054 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[17\] register_file.vhdl(32) " "Inferred latch for \"registers\[8\]\[17\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894054 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[18\] register_file.vhdl(32) " "Inferred latch for \"registers\[8\]\[18\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894054 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[19\] register_file.vhdl(32) " "Inferred latch for \"registers\[8\]\[19\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894054 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[20\] register_file.vhdl(32) " "Inferred latch for \"registers\[8\]\[20\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894054 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[21\] register_file.vhdl(32) " "Inferred latch for \"registers\[8\]\[21\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894054 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[22\] register_file.vhdl(32) " "Inferred latch for \"registers\[8\]\[22\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894054 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[23\] register_file.vhdl(32) " "Inferred latch for \"registers\[8\]\[23\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894054 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[24\] register_file.vhdl(32) " "Inferred latch for \"registers\[8\]\[24\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894054 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[25\] register_file.vhdl(32) " "Inferred latch for \"registers\[8\]\[25\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894054 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[26\] register_file.vhdl(32) " "Inferred latch for \"registers\[8\]\[26\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894054 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[27\] register_file.vhdl(32) " "Inferred latch for \"registers\[8\]\[27\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894054 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[28\] register_file.vhdl(32) " "Inferred latch for \"registers\[8\]\[28\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894054 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[29\] register_file.vhdl(32) " "Inferred latch for \"registers\[8\]\[29\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894054 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[30\] register_file.vhdl(32) " "Inferred latch for \"registers\[8\]\[30\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894054 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[8\]\[31\] register_file.vhdl(32) " "Inferred latch for \"registers\[8\]\[31\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894054 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[0\] register_file.vhdl(32) " "Inferred latch for \"registers\[7\]\[0\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894054 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[1\] register_file.vhdl(32) " "Inferred latch for \"registers\[7\]\[1\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894054 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[2\] register_file.vhdl(32) " "Inferred latch for \"registers\[7\]\[2\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894054 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[3\] register_file.vhdl(32) " "Inferred latch for \"registers\[7\]\[3\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894054 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[4\] register_file.vhdl(32) " "Inferred latch for \"registers\[7\]\[4\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894054 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[5\] register_file.vhdl(32) " "Inferred latch for \"registers\[7\]\[5\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894054 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[6\] register_file.vhdl(32) " "Inferred latch for \"registers\[7\]\[6\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894054 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[7\] register_file.vhdl(32) " "Inferred latch for \"registers\[7\]\[7\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894054 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[8\] register_file.vhdl(32) " "Inferred latch for \"registers\[7\]\[8\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894054 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[9\] register_file.vhdl(32) " "Inferred latch for \"registers\[7\]\[9\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894054 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[10\] register_file.vhdl(32) " "Inferred latch for \"registers\[7\]\[10\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894054 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[11\] register_file.vhdl(32) " "Inferred latch for \"registers\[7\]\[11\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894054 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[12\] register_file.vhdl(32) " "Inferred latch for \"registers\[7\]\[12\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894054 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[13\] register_file.vhdl(32) " "Inferred latch for \"registers\[7\]\[13\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894054 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[14\] register_file.vhdl(32) " "Inferred latch for \"registers\[7\]\[14\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894054 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[15\] register_file.vhdl(32) " "Inferred latch for \"registers\[7\]\[15\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894054 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[16\] register_file.vhdl(32) " "Inferred latch for \"registers\[7\]\[16\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894055 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[17\] register_file.vhdl(32) " "Inferred latch for \"registers\[7\]\[17\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894055 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[18\] register_file.vhdl(32) " "Inferred latch for \"registers\[7\]\[18\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894055 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[19\] register_file.vhdl(32) " "Inferred latch for \"registers\[7\]\[19\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894055 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[20\] register_file.vhdl(32) " "Inferred latch for \"registers\[7\]\[20\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894055 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[21\] register_file.vhdl(32) " "Inferred latch for \"registers\[7\]\[21\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894055 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[22\] register_file.vhdl(32) " "Inferred latch for \"registers\[7\]\[22\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894055 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[23\] register_file.vhdl(32) " "Inferred latch for \"registers\[7\]\[23\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894055 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[24\] register_file.vhdl(32) " "Inferred latch for \"registers\[7\]\[24\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894055 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[25\] register_file.vhdl(32) " "Inferred latch for \"registers\[7\]\[25\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894055 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[26\] register_file.vhdl(32) " "Inferred latch for \"registers\[7\]\[26\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894055 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[27\] register_file.vhdl(32) " "Inferred latch for \"registers\[7\]\[27\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894055 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[28\] register_file.vhdl(32) " "Inferred latch for \"registers\[7\]\[28\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894055 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[29\] register_file.vhdl(32) " "Inferred latch for \"registers\[7\]\[29\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894055 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[30\] register_file.vhdl(32) " "Inferred latch for \"registers\[7\]\[30\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894055 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[7\]\[31\] register_file.vhdl(32) " "Inferred latch for \"registers\[7\]\[31\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894055 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[0\] register_file.vhdl(32) " "Inferred latch for \"registers\[6\]\[0\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894055 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[1\] register_file.vhdl(32) " "Inferred latch for \"registers\[6\]\[1\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894055 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[2\] register_file.vhdl(32) " "Inferred latch for \"registers\[6\]\[2\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894055 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[3\] register_file.vhdl(32) " "Inferred latch for \"registers\[6\]\[3\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894055 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[4\] register_file.vhdl(32) " "Inferred latch for \"registers\[6\]\[4\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894055 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[5\] register_file.vhdl(32) " "Inferred latch for \"registers\[6\]\[5\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894055 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[6\] register_file.vhdl(32) " "Inferred latch for \"registers\[6\]\[6\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894055 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[7\] register_file.vhdl(32) " "Inferred latch for \"registers\[6\]\[7\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894055 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[8\] register_file.vhdl(32) " "Inferred latch for \"registers\[6\]\[8\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894055 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[9\] register_file.vhdl(32) " "Inferred latch for \"registers\[6\]\[9\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894055 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[10\] register_file.vhdl(32) " "Inferred latch for \"registers\[6\]\[10\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894055 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[11\] register_file.vhdl(32) " "Inferred latch for \"registers\[6\]\[11\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894055 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[12\] register_file.vhdl(32) " "Inferred latch for \"registers\[6\]\[12\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894055 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[13\] register_file.vhdl(32) " "Inferred latch for \"registers\[6\]\[13\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894055 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[14\] register_file.vhdl(32) " "Inferred latch for \"registers\[6\]\[14\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894055 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[15\] register_file.vhdl(32) " "Inferred latch for \"registers\[6\]\[15\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894055 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[16\] register_file.vhdl(32) " "Inferred latch for \"registers\[6\]\[16\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894056 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[17\] register_file.vhdl(32) " "Inferred latch for \"registers\[6\]\[17\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894056 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[18\] register_file.vhdl(32) " "Inferred latch for \"registers\[6\]\[18\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894056 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[19\] register_file.vhdl(32) " "Inferred latch for \"registers\[6\]\[19\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894056 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[20\] register_file.vhdl(32) " "Inferred latch for \"registers\[6\]\[20\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894056 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[21\] register_file.vhdl(32) " "Inferred latch for \"registers\[6\]\[21\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894056 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[22\] register_file.vhdl(32) " "Inferred latch for \"registers\[6\]\[22\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894056 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[23\] register_file.vhdl(32) " "Inferred latch for \"registers\[6\]\[23\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894056 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[24\] register_file.vhdl(32) " "Inferred latch for \"registers\[6\]\[24\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894056 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[25\] register_file.vhdl(32) " "Inferred latch for \"registers\[6\]\[25\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894056 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[26\] register_file.vhdl(32) " "Inferred latch for \"registers\[6\]\[26\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894056 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[27\] register_file.vhdl(32) " "Inferred latch for \"registers\[6\]\[27\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894056 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[28\] register_file.vhdl(32) " "Inferred latch for \"registers\[6\]\[28\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894056 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[29\] register_file.vhdl(32) " "Inferred latch for \"registers\[6\]\[29\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894056 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[30\] register_file.vhdl(32) " "Inferred latch for \"registers\[6\]\[30\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894056 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[6\]\[31\] register_file.vhdl(32) " "Inferred latch for \"registers\[6\]\[31\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894056 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[0\] register_file.vhdl(32) " "Inferred latch for \"registers\[5\]\[0\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894056 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[1\] register_file.vhdl(32) " "Inferred latch for \"registers\[5\]\[1\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894056 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[2\] register_file.vhdl(32) " "Inferred latch for \"registers\[5\]\[2\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894056 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[3\] register_file.vhdl(32) " "Inferred latch for \"registers\[5\]\[3\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894056 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[4\] register_file.vhdl(32) " "Inferred latch for \"registers\[5\]\[4\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894056 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[5\] register_file.vhdl(32) " "Inferred latch for \"registers\[5\]\[5\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894056 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[6\] register_file.vhdl(32) " "Inferred latch for \"registers\[5\]\[6\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894056 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[7\] register_file.vhdl(32) " "Inferred latch for \"registers\[5\]\[7\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894056 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[8\] register_file.vhdl(32) " "Inferred latch for \"registers\[5\]\[8\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894056 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[9\] register_file.vhdl(32) " "Inferred latch for \"registers\[5\]\[9\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894056 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[10\] register_file.vhdl(32) " "Inferred latch for \"registers\[5\]\[10\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894056 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[11\] register_file.vhdl(32) " "Inferred latch for \"registers\[5\]\[11\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894056 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[12\] register_file.vhdl(32) " "Inferred latch for \"registers\[5\]\[12\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894056 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[13\] register_file.vhdl(32) " "Inferred latch for \"registers\[5\]\[13\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894056 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[14\] register_file.vhdl(32) " "Inferred latch for \"registers\[5\]\[14\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894056 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[15\] register_file.vhdl(32) " "Inferred latch for \"registers\[5\]\[15\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894057 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[16\] register_file.vhdl(32) " "Inferred latch for \"registers\[5\]\[16\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894057 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[17\] register_file.vhdl(32) " "Inferred latch for \"registers\[5\]\[17\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894057 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[18\] register_file.vhdl(32) " "Inferred latch for \"registers\[5\]\[18\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894057 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[19\] register_file.vhdl(32) " "Inferred latch for \"registers\[5\]\[19\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894057 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[20\] register_file.vhdl(32) " "Inferred latch for \"registers\[5\]\[20\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894057 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[21\] register_file.vhdl(32) " "Inferred latch for \"registers\[5\]\[21\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894057 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[22\] register_file.vhdl(32) " "Inferred latch for \"registers\[5\]\[22\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894057 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[23\] register_file.vhdl(32) " "Inferred latch for \"registers\[5\]\[23\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894057 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[24\] register_file.vhdl(32) " "Inferred latch for \"registers\[5\]\[24\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894057 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[25\] register_file.vhdl(32) " "Inferred latch for \"registers\[5\]\[25\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894057 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[26\] register_file.vhdl(32) " "Inferred latch for \"registers\[5\]\[26\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894057 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[27\] register_file.vhdl(32) " "Inferred latch for \"registers\[5\]\[27\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894057 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[28\] register_file.vhdl(32) " "Inferred latch for \"registers\[5\]\[28\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894057 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[29\] register_file.vhdl(32) " "Inferred latch for \"registers\[5\]\[29\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894057 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[30\] register_file.vhdl(32) " "Inferred latch for \"registers\[5\]\[30\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894057 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[5\]\[31\] register_file.vhdl(32) " "Inferred latch for \"registers\[5\]\[31\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894057 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[0\] register_file.vhdl(32) " "Inferred latch for \"registers\[4\]\[0\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894057 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[1\] register_file.vhdl(32) " "Inferred latch for \"registers\[4\]\[1\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894057 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[2\] register_file.vhdl(32) " "Inferred latch for \"registers\[4\]\[2\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894057 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[3\] register_file.vhdl(32) " "Inferred latch for \"registers\[4\]\[3\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894057 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[4\] register_file.vhdl(32) " "Inferred latch for \"registers\[4\]\[4\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894057 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[5\] register_file.vhdl(32) " "Inferred latch for \"registers\[4\]\[5\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894057 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[6\] register_file.vhdl(32) " "Inferred latch for \"registers\[4\]\[6\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894057 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[7\] register_file.vhdl(32) " "Inferred latch for \"registers\[4\]\[7\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894057 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[8\] register_file.vhdl(32) " "Inferred latch for \"registers\[4\]\[8\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894057 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[9\] register_file.vhdl(32) " "Inferred latch for \"registers\[4\]\[9\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894057 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[10\] register_file.vhdl(32) " "Inferred latch for \"registers\[4\]\[10\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894057 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[11\] register_file.vhdl(32) " "Inferred latch for \"registers\[4\]\[11\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894057 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[12\] register_file.vhdl(32) " "Inferred latch for \"registers\[4\]\[12\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894057 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[13\] register_file.vhdl(32) " "Inferred latch for \"registers\[4\]\[13\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894057 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[14\] register_file.vhdl(32) " "Inferred latch for \"registers\[4\]\[14\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894057 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[15\] register_file.vhdl(32) " "Inferred latch for \"registers\[4\]\[15\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894057 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[16\] register_file.vhdl(32) " "Inferred latch for \"registers\[4\]\[16\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894058 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[17\] register_file.vhdl(32) " "Inferred latch for \"registers\[4\]\[17\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894058 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[18\] register_file.vhdl(32) " "Inferred latch for \"registers\[4\]\[18\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894058 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[19\] register_file.vhdl(32) " "Inferred latch for \"registers\[4\]\[19\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894058 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[20\] register_file.vhdl(32) " "Inferred latch for \"registers\[4\]\[20\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894058 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[21\] register_file.vhdl(32) " "Inferred latch for \"registers\[4\]\[21\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894058 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[22\] register_file.vhdl(32) " "Inferred latch for \"registers\[4\]\[22\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894058 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[23\] register_file.vhdl(32) " "Inferred latch for \"registers\[4\]\[23\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894058 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[24\] register_file.vhdl(32) " "Inferred latch for \"registers\[4\]\[24\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894058 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[25\] register_file.vhdl(32) " "Inferred latch for \"registers\[4\]\[25\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894058 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[26\] register_file.vhdl(32) " "Inferred latch for \"registers\[4\]\[26\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894058 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[27\] register_file.vhdl(32) " "Inferred latch for \"registers\[4\]\[27\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894058 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[28\] register_file.vhdl(32) " "Inferred latch for \"registers\[4\]\[28\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894058 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[29\] register_file.vhdl(32) " "Inferred latch for \"registers\[4\]\[29\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894058 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[30\] register_file.vhdl(32) " "Inferred latch for \"registers\[4\]\[30\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894058 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[4\]\[31\] register_file.vhdl(32) " "Inferred latch for \"registers\[4\]\[31\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894058 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[0\] register_file.vhdl(32) " "Inferred latch for \"registers\[3\]\[0\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894058 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[1\] register_file.vhdl(32) " "Inferred latch for \"registers\[3\]\[1\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894058 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[2\] register_file.vhdl(32) " "Inferred latch for \"registers\[3\]\[2\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894058 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[3\] register_file.vhdl(32) " "Inferred latch for \"registers\[3\]\[3\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894058 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[4\] register_file.vhdl(32) " "Inferred latch for \"registers\[3\]\[4\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894058 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[5\] register_file.vhdl(32) " "Inferred latch for \"registers\[3\]\[5\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894058 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[6\] register_file.vhdl(32) " "Inferred latch for \"registers\[3\]\[6\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894058 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[7\] register_file.vhdl(32) " "Inferred latch for \"registers\[3\]\[7\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894058 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[8\] register_file.vhdl(32) " "Inferred latch for \"registers\[3\]\[8\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894058 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[9\] register_file.vhdl(32) " "Inferred latch for \"registers\[3\]\[9\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894058 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[10\] register_file.vhdl(32) " "Inferred latch for \"registers\[3\]\[10\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894058 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[11\] register_file.vhdl(32) " "Inferred latch for \"registers\[3\]\[11\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894058 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[12\] register_file.vhdl(32) " "Inferred latch for \"registers\[3\]\[12\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894058 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[13\] register_file.vhdl(32) " "Inferred latch for \"registers\[3\]\[13\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894058 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[14\] register_file.vhdl(32) " "Inferred latch for \"registers\[3\]\[14\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894058 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[15\] register_file.vhdl(32) " "Inferred latch for \"registers\[3\]\[15\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894059 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[16\] register_file.vhdl(32) " "Inferred latch for \"registers\[3\]\[16\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894059 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[17\] register_file.vhdl(32) " "Inferred latch for \"registers\[3\]\[17\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894059 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[18\] register_file.vhdl(32) " "Inferred latch for \"registers\[3\]\[18\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894059 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[19\] register_file.vhdl(32) " "Inferred latch for \"registers\[3\]\[19\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894059 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[20\] register_file.vhdl(32) " "Inferred latch for \"registers\[3\]\[20\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894059 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[21\] register_file.vhdl(32) " "Inferred latch for \"registers\[3\]\[21\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894059 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[22\] register_file.vhdl(32) " "Inferred latch for \"registers\[3\]\[22\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894059 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[23\] register_file.vhdl(32) " "Inferred latch for \"registers\[3\]\[23\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894059 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[24\] register_file.vhdl(32) " "Inferred latch for \"registers\[3\]\[24\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894059 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[25\] register_file.vhdl(32) " "Inferred latch for \"registers\[3\]\[25\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894059 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[26\] register_file.vhdl(32) " "Inferred latch for \"registers\[3\]\[26\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894059 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[27\] register_file.vhdl(32) " "Inferred latch for \"registers\[3\]\[27\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894059 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[28\] register_file.vhdl(32) " "Inferred latch for \"registers\[3\]\[28\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894059 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[29\] register_file.vhdl(32) " "Inferred latch for \"registers\[3\]\[29\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894059 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[30\] register_file.vhdl(32) " "Inferred latch for \"registers\[3\]\[30\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894059 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[3\]\[31\] register_file.vhdl(32) " "Inferred latch for \"registers\[3\]\[31\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894059 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[0\] register_file.vhdl(32) " "Inferred latch for \"registers\[2\]\[0\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894059 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[1\] register_file.vhdl(32) " "Inferred latch for \"registers\[2\]\[1\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894059 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[2\] register_file.vhdl(32) " "Inferred latch for \"registers\[2\]\[2\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894059 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[3\] register_file.vhdl(32) " "Inferred latch for \"registers\[2\]\[3\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894059 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[4\] register_file.vhdl(32) " "Inferred latch for \"registers\[2\]\[4\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894059 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[5\] register_file.vhdl(32) " "Inferred latch for \"registers\[2\]\[5\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894059 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[6\] register_file.vhdl(32) " "Inferred latch for \"registers\[2\]\[6\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894059 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[7\] register_file.vhdl(32) " "Inferred latch for \"registers\[2\]\[7\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894059 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[8\] register_file.vhdl(32) " "Inferred latch for \"registers\[2\]\[8\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894059 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[9\] register_file.vhdl(32) " "Inferred latch for \"registers\[2\]\[9\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894059 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[10\] register_file.vhdl(32) " "Inferred latch for \"registers\[2\]\[10\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894059 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[11\] register_file.vhdl(32) " "Inferred latch for \"registers\[2\]\[11\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894059 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[12\] register_file.vhdl(32) " "Inferred latch for \"registers\[2\]\[12\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894059 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[13\] register_file.vhdl(32) " "Inferred latch for \"registers\[2\]\[13\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894059 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[14\] register_file.vhdl(32) " "Inferred latch for \"registers\[2\]\[14\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894059 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[15\] register_file.vhdl(32) " "Inferred latch for \"registers\[2\]\[15\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894060 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[16\] register_file.vhdl(32) " "Inferred latch for \"registers\[2\]\[16\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894060 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[17\] register_file.vhdl(32) " "Inferred latch for \"registers\[2\]\[17\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894060 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[18\] register_file.vhdl(32) " "Inferred latch for \"registers\[2\]\[18\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894060 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[19\] register_file.vhdl(32) " "Inferred latch for \"registers\[2\]\[19\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894060 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[20\] register_file.vhdl(32) " "Inferred latch for \"registers\[2\]\[20\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894060 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[21\] register_file.vhdl(32) " "Inferred latch for \"registers\[2\]\[21\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894060 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[22\] register_file.vhdl(32) " "Inferred latch for \"registers\[2\]\[22\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894060 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[23\] register_file.vhdl(32) " "Inferred latch for \"registers\[2\]\[23\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894060 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[24\] register_file.vhdl(32) " "Inferred latch for \"registers\[2\]\[24\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894060 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[25\] register_file.vhdl(32) " "Inferred latch for \"registers\[2\]\[25\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894060 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[26\] register_file.vhdl(32) " "Inferred latch for \"registers\[2\]\[26\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894060 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[27\] register_file.vhdl(32) " "Inferred latch for \"registers\[2\]\[27\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894060 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[28\] register_file.vhdl(32) " "Inferred latch for \"registers\[2\]\[28\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894060 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[29\] register_file.vhdl(32) " "Inferred latch for \"registers\[2\]\[29\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894060 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[30\] register_file.vhdl(32) " "Inferred latch for \"registers\[2\]\[30\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894060 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[2\]\[31\] register_file.vhdl(32) " "Inferred latch for \"registers\[2\]\[31\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894060 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[0\] register_file.vhdl(32) " "Inferred latch for \"registers\[1\]\[0\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894060 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[1\] register_file.vhdl(32) " "Inferred latch for \"registers\[1\]\[1\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894060 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[2\] register_file.vhdl(32) " "Inferred latch for \"registers\[1\]\[2\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894060 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[3\] register_file.vhdl(32) " "Inferred latch for \"registers\[1\]\[3\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894060 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[4\] register_file.vhdl(32) " "Inferred latch for \"registers\[1\]\[4\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894060 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[5\] register_file.vhdl(32) " "Inferred latch for \"registers\[1\]\[5\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894060 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[6\] register_file.vhdl(32) " "Inferred latch for \"registers\[1\]\[6\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894060 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[7\] register_file.vhdl(32) " "Inferred latch for \"registers\[1\]\[7\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894060 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[8\] register_file.vhdl(32) " "Inferred latch for \"registers\[1\]\[8\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894060 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[9\] register_file.vhdl(32) " "Inferred latch for \"registers\[1\]\[9\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894060 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[10\] register_file.vhdl(32) " "Inferred latch for \"registers\[1\]\[10\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894060 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[11\] register_file.vhdl(32) " "Inferred latch for \"registers\[1\]\[11\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894060 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[12\] register_file.vhdl(32) " "Inferred latch for \"registers\[1\]\[12\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894060 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[13\] register_file.vhdl(32) " "Inferred latch for \"registers\[1\]\[13\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894060 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[14\] register_file.vhdl(32) " "Inferred latch for \"registers\[1\]\[14\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894061 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[15\] register_file.vhdl(32) " "Inferred latch for \"registers\[1\]\[15\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894061 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[16\] register_file.vhdl(32) " "Inferred latch for \"registers\[1\]\[16\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894061 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[17\] register_file.vhdl(32) " "Inferred latch for \"registers\[1\]\[17\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894061 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[18\] register_file.vhdl(32) " "Inferred latch for \"registers\[1\]\[18\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894061 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[19\] register_file.vhdl(32) " "Inferred latch for \"registers\[1\]\[19\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894061 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[20\] register_file.vhdl(32) " "Inferred latch for \"registers\[1\]\[20\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894061 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[21\] register_file.vhdl(32) " "Inferred latch for \"registers\[1\]\[21\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894061 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[22\] register_file.vhdl(32) " "Inferred latch for \"registers\[1\]\[22\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894061 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[23\] register_file.vhdl(32) " "Inferred latch for \"registers\[1\]\[23\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894061 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[24\] register_file.vhdl(32) " "Inferred latch for \"registers\[1\]\[24\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894061 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[25\] register_file.vhdl(32) " "Inferred latch for \"registers\[1\]\[25\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894061 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[26\] register_file.vhdl(32) " "Inferred latch for \"registers\[1\]\[26\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894061 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[27\] register_file.vhdl(32) " "Inferred latch for \"registers\[1\]\[27\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894061 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[28\] register_file.vhdl(32) " "Inferred latch for \"registers\[1\]\[28\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894061 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[29\] register_file.vhdl(32) " "Inferred latch for \"registers\[1\]\[29\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894061 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[30\] register_file.vhdl(32) " "Inferred latch for \"registers\[1\]\[30\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894061 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[1\]\[31\] register_file.vhdl(32) " "Inferred latch for \"registers\[1\]\[31\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894061 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[0\] register_file.vhdl(32) " "Inferred latch for \"registers\[0\]\[0\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894061 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[1\] register_file.vhdl(32) " "Inferred latch for \"registers\[0\]\[1\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894061 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[2\] register_file.vhdl(32) " "Inferred latch for \"registers\[0\]\[2\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894061 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[3\] register_file.vhdl(32) " "Inferred latch for \"registers\[0\]\[3\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894061 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[4\] register_file.vhdl(32) " "Inferred latch for \"registers\[0\]\[4\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894061 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[5\] register_file.vhdl(32) " "Inferred latch for \"registers\[0\]\[5\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894061 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[6\] register_file.vhdl(32) " "Inferred latch for \"registers\[0\]\[6\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894061 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[7\] register_file.vhdl(32) " "Inferred latch for \"registers\[0\]\[7\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894061 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[8\] register_file.vhdl(32) " "Inferred latch for \"registers\[0\]\[8\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894061 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[9\] register_file.vhdl(32) " "Inferred latch for \"registers\[0\]\[9\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894061 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[10\] register_file.vhdl(32) " "Inferred latch for \"registers\[0\]\[10\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894061 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[11\] register_file.vhdl(32) " "Inferred latch for \"registers\[0\]\[11\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894061 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[12\] register_file.vhdl(32) " "Inferred latch for \"registers\[0\]\[12\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894061 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[13\] register_file.vhdl(32) " "Inferred latch for \"registers\[0\]\[13\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894061 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[14\] register_file.vhdl(32) " "Inferred latch for \"registers\[0\]\[14\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894061 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[15\] register_file.vhdl(32) " "Inferred latch for \"registers\[0\]\[15\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894062 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[16\] register_file.vhdl(32) " "Inferred latch for \"registers\[0\]\[16\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894062 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[17\] register_file.vhdl(32) " "Inferred latch for \"registers\[0\]\[17\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894062 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[18\] register_file.vhdl(32) " "Inferred latch for \"registers\[0\]\[18\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894062 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[19\] register_file.vhdl(32) " "Inferred latch for \"registers\[0\]\[19\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894062 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[20\] register_file.vhdl(32) " "Inferred latch for \"registers\[0\]\[20\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894062 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[21\] register_file.vhdl(32) " "Inferred latch for \"registers\[0\]\[21\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894062 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[22\] register_file.vhdl(32) " "Inferred latch for \"registers\[0\]\[22\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894062 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[23\] register_file.vhdl(32) " "Inferred latch for \"registers\[0\]\[23\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894062 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[24\] register_file.vhdl(32) " "Inferred latch for \"registers\[0\]\[24\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894062 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[25\] register_file.vhdl(32) " "Inferred latch for \"registers\[0\]\[25\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894062 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[26\] register_file.vhdl(32) " "Inferred latch for \"registers\[0\]\[26\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894062 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[27\] register_file.vhdl(32) " "Inferred latch for \"registers\[0\]\[27\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894062 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[28\] register_file.vhdl(32) " "Inferred latch for \"registers\[0\]\[28\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894062 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[29\] register_file.vhdl(32) " "Inferred latch for \"registers\[0\]\[29\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894062 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[30\] register_file.vhdl(32) " "Inferred latch for \"registers\[0\]\[30\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894062 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "registers\[0\]\[31\] register_file.vhdl(32) " "Inferred latch for \"registers\[0\]\[31\]\" at register_file.vhdl(32)" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894062 "|datapath_123|REGISTER_FILE:RF"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_32_BIT ALU_32_BIT:ALU " "Elaborating entity \"ALU_32_BIT\" for hierarchy \"ALU_32_BIT:ALU\"" {  } { { "datapath_123.vhdl" "ALU" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/datapath_123.vhdl" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627034894063 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sumsub_out alu_32_bit.vhd(29) " "VHDL Process Statement warning at alu_32_bit.vhd(29): inferring latch(es) for signal or variable \"sumsub_out\", which holds its previous value in one or more paths through the process" {  } { { "../01-alu_32_bit/alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1627034894066 "|datapath_123|ALU_32_BIT:ALU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "FLAG_B alu_32_bit.vhd(29) " "VHDL Process Statement warning at alu_32_bit.vhd(29): inferring latch(es) for signal or variable \"FLAG_B\", which holds its previous value in one or more paths through the process" {  } { { "../01-alu_32_bit/alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1627034894066 "|datapath_123|ALU_32_BIT:ALU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RZ alu_32_bit.vhd(29) " "VHDL Process Statement warning at alu_32_bit.vhd(29): inferring latch(es) for signal or variable \"RZ\", which holds its previous value in one or more paths through the process" {  } { { "../01-alu_32_bit/alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1627034894066 "|datapath_123|ALU_32_BIT:ALU"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "FLAG_B\[7..2\] alu_32_bit.vhd(17) " "Using initial value X (don't care) for net \"FLAG_B\[7..2\]\" at alu_32_bit.vhd(17)" {  } { { "../01-alu_32_bit/alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 17 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894066 "|datapath_123|ALU_32_BIT:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RZ\[0\] alu_32_bit.vhd(29) " "Inferred latch for \"RZ\[0\]\" at alu_32_bit.vhd(29)" {  } { { "../01-alu_32_bit/alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894066 "|datapath_123|ALU_32_BIT:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RZ\[1\] alu_32_bit.vhd(29) " "Inferred latch for \"RZ\[1\]\" at alu_32_bit.vhd(29)" {  } { { "../01-alu_32_bit/alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894066 "|datapath_123|ALU_32_BIT:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RZ\[2\] alu_32_bit.vhd(29) " "Inferred latch for \"RZ\[2\]\" at alu_32_bit.vhd(29)" {  } { { "../01-alu_32_bit/alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894066 "|datapath_123|ALU_32_BIT:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RZ\[3\] alu_32_bit.vhd(29) " "Inferred latch for \"RZ\[3\]\" at alu_32_bit.vhd(29)" {  } { { "../01-alu_32_bit/alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894066 "|datapath_123|ALU_32_BIT:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RZ\[4\] alu_32_bit.vhd(29) " "Inferred latch for \"RZ\[4\]\" at alu_32_bit.vhd(29)" {  } { { "../01-alu_32_bit/alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894066 "|datapath_123|ALU_32_BIT:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RZ\[5\] alu_32_bit.vhd(29) " "Inferred latch for \"RZ\[5\]\" at alu_32_bit.vhd(29)" {  } { { "../01-alu_32_bit/alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894066 "|datapath_123|ALU_32_BIT:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RZ\[6\] alu_32_bit.vhd(29) " "Inferred latch for \"RZ\[6\]\" at alu_32_bit.vhd(29)" {  } { { "../01-alu_32_bit/alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894066 "|datapath_123|ALU_32_BIT:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RZ\[7\] alu_32_bit.vhd(29) " "Inferred latch for \"RZ\[7\]\" at alu_32_bit.vhd(29)" {  } { { "../01-alu_32_bit/alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894066 "|datapath_123|ALU_32_BIT:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RZ\[8\] alu_32_bit.vhd(29) " "Inferred latch for \"RZ\[8\]\" at alu_32_bit.vhd(29)" {  } { { "../01-alu_32_bit/alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894066 "|datapath_123|ALU_32_BIT:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RZ\[9\] alu_32_bit.vhd(29) " "Inferred latch for \"RZ\[9\]\" at alu_32_bit.vhd(29)" {  } { { "../01-alu_32_bit/alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894066 "|datapath_123|ALU_32_BIT:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RZ\[10\] alu_32_bit.vhd(29) " "Inferred latch for \"RZ\[10\]\" at alu_32_bit.vhd(29)" {  } { { "../01-alu_32_bit/alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894066 "|datapath_123|ALU_32_BIT:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RZ\[11\] alu_32_bit.vhd(29) " "Inferred latch for \"RZ\[11\]\" at alu_32_bit.vhd(29)" {  } { { "../01-alu_32_bit/alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894067 "|datapath_123|ALU_32_BIT:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RZ\[12\] alu_32_bit.vhd(29) " "Inferred latch for \"RZ\[12\]\" at alu_32_bit.vhd(29)" {  } { { "../01-alu_32_bit/alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894067 "|datapath_123|ALU_32_BIT:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RZ\[13\] alu_32_bit.vhd(29) " "Inferred latch for \"RZ\[13\]\" at alu_32_bit.vhd(29)" {  } { { "../01-alu_32_bit/alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894067 "|datapath_123|ALU_32_BIT:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RZ\[14\] alu_32_bit.vhd(29) " "Inferred latch for \"RZ\[14\]\" at alu_32_bit.vhd(29)" {  } { { "../01-alu_32_bit/alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894067 "|datapath_123|ALU_32_BIT:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RZ\[15\] alu_32_bit.vhd(29) " "Inferred latch for \"RZ\[15\]\" at alu_32_bit.vhd(29)" {  } { { "../01-alu_32_bit/alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894067 "|datapath_123|ALU_32_BIT:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RZ\[16\] alu_32_bit.vhd(29) " "Inferred latch for \"RZ\[16\]\" at alu_32_bit.vhd(29)" {  } { { "../01-alu_32_bit/alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894067 "|datapath_123|ALU_32_BIT:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RZ\[17\] alu_32_bit.vhd(29) " "Inferred latch for \"RZ\[17\]\" at alu_32_bit.vhd(29)" {  } { { "../01-alu_32_bit/alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894067 "|datapath_123|ALU_32_BIT:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RZ\[18\] alu_32_bit.vhd(29) " "Inferred latch for \"RZ\[18\]\" at alu_32_bit.vhd(29)" {  } { { "../01-alu_32_bit/alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894067 "|datapath_123|ALU_32_BIT:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RZ\[19\] alu_32_bit.vhd(29) " "Inferred latch for \"RZ\[19\]\" at alu_32_bit.vhd(29)" {  } { { "../01-alu_32_bit/alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894067 "|datapath_123|ALU_32_BIT:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RZ\[20\] alu_32_bit.vhd(29) " "Inferred latch for \"RZ\[20\]\" at alu_32_bit.vhd(29)" {  } { { "../01-alu_32_bit/alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894067 "|datapath_123|ALU_32_BIT:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RZ\[21\] alu_32_bit.vhd(29) " "Inferred latch for \"RZ\[21\]\" at alu_32_bit.vhd(29)" {  } { { "../01-alu_32_bit/alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894067 "|datapath_123|ALU_32_BIT:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RZ\[22\] alu_32_bit.vhd(29) " "Inferred latch for \"RZ\[22\]\" at alu_32_bit.vhd(29)" {  } { { "../01-alu_32_bit/alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894067 "|datapath_123|ALU_32_BIT:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RZ\[23\] alu_32_bit.vhd(29) " "Inferred latch for \"RZ\[23\]\" at alu_32_bit.vhd(29)" {  } { { "../01-alu_32_bit/alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894067 "|datapath_123|ALU_32_BIT:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RZ\[24\] alu_32_bit.vhd(29) " "Inferred latch for \"RZ\[24\]\" at alu_32_bit.vhd(29)" {  } { { "../01-alu_32_bit/alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894067 "|datapath_123|ALU_32_BIT:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RZ\[25\] alu_32_bit.vhd(29) " "Inferred latch for \"RZ\[25\]\" at alu_32_bit.vhd(29)" {  } { { "../01-alu_32_bit/alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894067 "|datapath_123|ALU_32_BIT:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RZ\[26\] alu_32_bit.vhd(29) " "Inferred latch for \"RZ\[26\]\" at alu_32_bit.vhd(29)" {  } { { "../01-alu_32_bit/alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894067 "|datapath_123|ALU_32_BIT:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RZ\[27\] alu_32_bit.vhd(29) " "Inferred latch for \"RZ\[27\]\" at alu_32_bit.vhd(29)" {  } { { "../01-alu_32_bit/alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894067 "|datapath_123|ALU_32_BIT:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RZ\[28\] alu_32_bit.vhd(29) " "Inferred latch for \"RZ\[28\]\" at alu_32_bit.vhd(29)" {  } { { "../01-alu_32_bit/alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894067 "|datapath_123|ALU_32_BIT:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RZ\[29\] alu_32_bit.vhd(29) " "Inferred latch for \"RZ\[29\]\" at alu_32_bit.vhd(29)" {  } { { "../01-alu_32_bit/alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894067 "|datapath_123|ALU_32_BIT:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RZ\[30\] alu_32_bit.vhd(29) " "Inferred latch for \"RZ\[30\]\" at alu_32_bit.vhd(29)" {  } { { "../01-alu_32_bit/alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894067 "|datapath_123|ALU_32_BIT:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RZ\[31\] alu_32_bit.vhd(29) " "Inferred latch for \"RZ\[31\]\" at alu_32_bit.vhd(29)" {  } { { "../01-alu_32_bit/alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894067 "|datapath_123|ALU_32_BIT:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FLAG_B\[0\] alu_32_bit.vhd(29) " "Inferred latch for \"FLAG_B\[0\]\" at alu_32_bit.vhd(29)" {  } { { "../01-alu_32_bit/alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894067 "|datapath_123|ALU_32_BIT:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FLAG_B\[1\] alu_32_bit.vhd(29) " "Inferred latch for \"FLAG_B\[1\]\" at alu_32_bit.vhd(29)" {  } { { "../01-alu_32_bit/alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894067 "|datapath_123|ALU_32_BIT:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumsub_out\[0\] alu_32_bit.vhd(29) " "Inferred latch for \"sumsub_out\[0\]\" at alu_32_bit.vhd(29)" {  } { { "../01-alu_32_bit/alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894067 "|datapath_123|ALU_32_BIT:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumsub_out\[1\] alu_32_bit.vhd(29) " "Inferred latch for \"sumsub_out\[1\]\" at alu_32_bit.vhd(29)" {  } { { "../01-alu_32_bit/alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894067 "|datapath_123|ALU_32_BIT:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumsub_out\[2\] alu_32_bit.vhd(29) " "Inferred latch for \"sumsub_out\[2\]\" at alu_32_bit.vhd(29)" {  } { { "../01-alu_32_bit/alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894067 "|datapath_123|ALU_32_BIT:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumsub_out\[3\] alu_32_bit.vhd(29) " "Inferred latch for \"sumsub_out\[3\]\" at alu_32_bit.vhd(29)" {  } { { "../01-alu_32_bit/alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894067 "|datapath_123|ALU_32_BIT:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumsub_out\[4\] alu_32_bit.vhd(29) " "Inferred latch for \"sumsub_out\[4\]\" at alu_32_bit.vhd(29)" {  } { { "../01-alu_32_bit/alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894067 "|datapath_123|ALU_32_BIT:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumsub_out\[5\] alu_32_bit.vhd(29) " "Inferred latch for \"sumsub_out\[5\]\" at alu_32_bit.vhd(29)" {  } { { "../01-alu_32_bit/alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894067 "|datapath_123|ALU_32_BIT:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumsub_out\[6\] alu_32_bit.vhd(29) " "Inferred latch for \"sumsub_out\[6\]\" at alu_32_bit.vhd(29)" {  } { { "../01-alu_32_bit/alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894067 "|datapath_123|ALU_32_BIT:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumsub_out\[7\] alu_32_bit.vhd(29) " "Inferred latch for \"sumsub_out\[7\]\" at alu_32_bit.vhd(29)" {  } { { "../01-alu_32_bit/alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894067 "|datapath_123|ALU_32_BIT:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumsub_out\[8\] alu_32_bit.vhd(29) " "Inferred latch for \"sumsub_out\[8\]\" at alu_32_bit.vhd(29)" {  } { { "../01-alu_32_bit/alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894067 "|datapath_123|ALU_32_BIT:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumsub_out\[9\] alu_32_bit.vhd(29) " "Inferred latch for \"sumsub_out\[9\]\" at alu_32_bit.vhd(29)" {  } { { "../01-alu_32_bit/alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894068 "|datapath_123|ALU_32_BIT:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumsub_out\[10\] alu_32_bit.vhd(29) " "Inferred latch for \"sumsub_out\[10\]\" at alu_32_bit.vhd(29)" {  } { { "../01-alu_32_bit/alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894068 "|datapath_123|ALU_32_BIT:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumsub_out\[11\] alu_32_bit.vhd(29) " "Inferred latch for \"sumsub_out\[11\]\" at alu_32_bit.vhd(29)" {  } { { "../01-alu_32_bit/alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894068 "|datapath_123|ALU_32_BIT:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumsub_out\[12\] alu_32_bit.vhd(29) " "Inferred latch for \"sumsub_out\[12\]\" at alu_32_bit.vhd(29)" {  } { { "../01-alu_32_bit/alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894068 "|datapath_123|ALU_32_BIT:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumsub_out\[13\] alu_32_bit.vhd(29) " "Inferred latch for \"sumsub_out\[13\]\" at alu_32_bit.vhd(29)" {  } { { "../01-alu_32_bit/alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894068 "|datapath_123|ALU_32_BIT:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumsub_out\[14\] alu_32_bit.vhd(29) " "Inferred latch for \"sumsub_out\[14\]\" at alu_32_bit.vhd(29)" {  } { { "../01-alu_32_bit/alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894068 "|datapath_123|ALU_32_BIT:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumsub_out\[15\] alu_32_bit.vhd(29) " "Inferred latch for \"sumsub_out\[15\]\" at alu_32_bit.vhd(29)" {  } { { "../01-alu_32_bit/alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894068 "|datapath_123|ALU_32_BIT:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumsub_out\[16\] alu_32_bit.vhd(29) " "Inferred latch for \"sumsub_out\[16\]\" at alu_32_bit.vhd(29)" {  } { { "../01-alu_32_bit/alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894068 "|datapath_123|ALU_32_BIT:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumsub_out\[17\] alu_32_bit.vhd(29) " "Inferred latch for \"sumsub_out\[17\]\" at alu_32_bit.vhd(29)" {  } { { "../01-alu_32_bit/alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894068 "|datapath_123|ALU_32_BIT:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumsub_out\[18\] alu_32_bit.vhd(29) " "Inferred latch for \"sumsub_out\[18\]\" at alu_32_bit.vhd(29)" {  } { { "../01-alu_32_bit/alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894068 "|datapath_123|ALU_32_BIT:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumsub_out\[19\] alu_32_bit.vhd(29) " "Inferred latch for \"sumsub_out\[19\]\" at alu_32_bit.vhd(29)" {  } { { "../01-alu_32_bit/alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894068 "|datapath_123|ALU_32_BIT:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumsub_out\[20\] alu_32_bit.vhd(29) " "Inferred latch for \"sumsub_out\[20\]\" at alu_32_bit.vhd(29)" {  } { { "../01-alu_32_bit/alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894068 "|datapath_123|ALU_32_BIT:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumsub_out\[21\] alu_32_bit.vhd(29) " "Inferred latch for \"sumsub_out\[21\]\" at alu_32_bit.vhd(29)" {  } { { "../01-alu_32_bit/alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894068 "|datapath_123|ALU_32_BIT:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumsub_out\[22\] alu_32_bit.vhd(29) " "Inferred latch for \"sumsub_out\[22\]\" at alu_32_bit.vhd(29)" {  } { { "../01-alu_32_bit/alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894068 "|datapath_123|ALU_32_BIT:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumsub_out\[23\] alu_32_bit.vhd(29) " "Inferred latch for \"sumsub_out\[23\]\" at alu_32_bit.vhd(29)" {  } { { "../01-alu_32_bit/alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894068 "|datapath_123|ALU_32_BIT:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumsub_out\[24\] alu_32_bit.vhd(29) " "Inferred latch for \"sumsub_out\[24\]\" at alu_32_bit.vhd(29)" {  } { { "../01-alu_32_bit/alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894068 "|datapath_123|ALU_32_BIT:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumsub_out\[25\] alu_32_bit.vhd(29) " "Inferred latch for \"sumsub_out\[25\]\" at alu_32_bit.vhd(29)" {  } { { "../01-alu_32_bit/alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894068 "|datapath_123|ALU_32_BIT:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumsub_out\[26\] alu_32_bit.vhd(29) " "Inferred latch for \"sumsub_out\[26\]\" at alu_32_bit.vhd(29)" {  } { { "../01-alu_32_bit/alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894068 "|datapath_123|ALU_32_BIT:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumsub_out\[27\] alu_32_bit.vhd(29) " "Inferred latch for \"sumsub_out\[27\]\" at alu_32_bit.vhd(29)" {  } { { "../01-alu_32_bit/alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894068 "|datapath_123|ALU_32_BIT:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumsub_out\[28\] alu_32_bit.vhd(29) " "Inferred latch for \"sumsub_out\[28\]\" at alu_32_bit.vhd(29)" {  } { { "../01-alu_32_bit/alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894068 "|datapath_123|ALU_32_BIT:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumsub_out\[29\] alu_32_bit.vhd(29) " "Inferred latch for \"sumsub_out\[29\]\" at alu_32_bit.vhd(29)" {  } { { "../01-alu_32_bit/alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894068 "|datapath_123|ALU_32_BIT:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumsub_out\[30\] alu_32_bit.vhd(29) " "Inferred latch for \"sumsub_out\[30\]\" at alu_32_bit.vhd(29)" {  } { { "../01-alu_32_bit/alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894068 "|datapath_123|ALU_32_BIT:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumsub_out\[31\] alu_32_bit.vhd(29) " "Inferred latch for \"sumsub_out\[31\]\" at alu_32_bit.vhd(29)" {  } { { "../01-alu_32_bit/alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894068 "|datapath_123|ALU_32_BIT:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumsub_out\[32\] alu_32_bit.vhd(29) " "Inferred latch for \"sumsub_out\[32\]\" at alu_32_bit.vhd(29)" {  } { { "../01-alu_32_bit/alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034894068 "|datapath_123|ALU_32_BIT:ALU"}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REGISTER32:IR\|d_out\[12\] " "Converted tri-state buffer \"REGISTER32:IR\|d_out\[12\]\" feeding internal logic into a wire" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1627034894384 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REGISTER32:IR\|d_out\[13\] " "Converted tri-state buffer \"REGISTER32:IR\|d_out\[13\]\" feeding internal logic into a wire" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1627034894384 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REGISTER32:IR\|d_out\[14\] " "Converted tri-state buffer \"REGISTER32:IR\|d_out\[14\]\" feeding internal logic into a wire" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1627034894384 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REGISTER32:IR\|d_out\[15\] " "Converted tri-state buffer \"REGISTER32:IR\|d_out\[15\]\" feeding internal logic into a wire" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1627034894384 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REGISTER32:IR\|d_out\[16\] " "Converted tri-state buffer \"REGISTER32:IR\|d_out\[16\]\" feeding internal logic into a wire" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1627034894384 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REGISTER32:IR\|d_out\[17\] " "Converted tri-state buffer \"REGISTER32:IR\|d_out\[17\]\" feeding internal logic into a wire" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1627034894384 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REGISTER32:IR\|d_out\[18\] " "Converted tri-state buffer \"REGISTER32:IR\|d_out\[18\]\" feeding internal logic into a wire" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1627034894384 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REGISTER32:IR\|d_out\[19\] " "Converted tri-state buffer \"REGISTER32:IR\|d_out\[19\]\" feeding internal logic into a wire" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1627034894384 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REGISTER32:IR\|d_out\[20\] " "Converted tri-state buffer \"REGISTER32:IR\|d_out\[20\]\" feeding internal logic into a wire" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1627034894384 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REGISTER32:IR\|d_out\[21\] " "Converted tri-state buffer \"REGISTER32:IR\|d_out\[21\]\" feeding internal logic into a wire" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1627034894384 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REGISTER32:IR\|d_out\[22\] " "Converted tri-state buffer \"REGISTER32:IR\|d_out\[22\]\" feeding internal logic into a wire" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1627034894384 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REGISTER32:IR\|d_out\[23\] " "Converted tri-state buffer \"REGISTER32:IR\|d_out\[23\]\" feeding internal logic into a wire" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1627034894384 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REGISTER32:IR\|d_out\[24\] " "Converted tri-state buffer \"REGISTER32:IR\|d_out\[24\]\" feeding internal logic into a wire" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1627034894384 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REGISTER32:IR\|d_out\[25\] " "Converted tri-state buffer \"REGISTER32:IR\|d_out\[25\]\" feeding internal logic into a wire" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1627034894384 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REGISTER32:IR\|d_out\[26\] " "Converted tri-state buffer \"REGISTER32:IR\|d_out\[26\]\" feeding internal logic into a wire" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1627034894384 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REGISTER32:IR\|d_out\[27\] " "Converted tri-state buffer \"REGISTER32:IR\|d_out\[27\]\" feeding internal logic into a wire" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1627034894384 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REGISTER32:IR\|d_out\[28\] " "Converted tri-state buffer \"REGISTER32:IR\|d_out\[28\]\" feeding internal logic into a wire" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1627034894384 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REGISTER32:IR\|d_out\[29\] " "Converted tri-state buffer \"REGISTER32:IR\|d_out\[29\]\" feeding internal logic into a wire" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1627034894384 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REGISTER32:IR\|d_out\[30\] " "Converted tri-state buffer \"REGISTER32:IR\|d_out\[30\]\" feeding internal logic into a wire" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1627034894384 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REGISTER32:IR\|d_out\[31\] " "Converted tri-state buffer \"REGISTER32:IR\|d_out\[31\]\" feeding internal logic into a wire" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1627034894384 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAM:RAM_M\|rm\[12\] " "Converted tri-state buffer \"RAM:RAM_M\|rm\[12\]\" feeding internal logic into a wire" {  } { { "../03-RAM/RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/03-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1627034894384 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAM:RAM_M\|rm\[13\] " "Converted tri-state buffer \"RAM:RAM_M\|rm\[13\]\" feeding internal logic into a wire" {  } { { "../03-RAM/RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/03-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1627034894384 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAM:RAM_M\|rm\[14\] " "Converted tri-state buffer \"RAM:RAM_M\|rm\[14\]\" feeding internal logic into a wire" {  } { { "../03-RAM/RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/03-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1627034894384 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAM:RAM_M\|rm\[15\] " "Converted tri-state buffer \"RAM:RAM_M\|rm\[15\]\" feeding internal logic into a wire" {  } { { "../03-RAM/RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/03-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1627034894384 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAM:RAM_M\|rm\[16\] " "Converted tri-state buffer \"RAM:RAM_M\|rm\[16\]\" feeding internal logic into a wire" {  } { { "../03-RAM/RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/03-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1627034894384 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAM:RAM_M\|rm\[17\] " "Converted tri-state buffer \"RAM:RAM_M\|rm\[17\]\" feeding internal logic into a wire" {  } { { "../03-RAM/RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/03-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1627034894384 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAM:RAM_M\|rm\[18\] " "Converted tri-state buffer \"RAM:RAM_M\|rm\[18\]\" feeding internal logic into a wire" {  } { { "../03-RAM/RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/03-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1627034894384 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAM:RAM_M\|rm\[19\] " "Converted tri-state buffer \"RAM:RAM_M\|rm\[19\]\" feeding internal logic into a wire" {  } { { "../03-RAM/RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/03-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1627034894384 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAM:RAM_M\|rm\[20\] " "Converted tri-state buffer \"RAM:RAM_M\|rm\[20\]\" feeding internal logic into a wire" {  } { { "../03-RAM/RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/03-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1627034894384 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAM:RAM_M\|rm\[21\] " "Converted tri-state buffer \"RAM:RAM_M\|rm\[21\]\" feeding internal logic into a wire" {  } { { "../03-RAM/RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/03-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1627034894384 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAM:RAM_M\|rm\[22\] " "Converted tri-state buffer \"RAM:RAM_M\|rm\[22\]\" feeding internal logic into a wire" {  } { { "../03-RAM/RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/03-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1627034894384 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAM:RAM_M\|rm\[23\] " "Converted tri-state buffer \"RAM:RAM_M\|rm\[23\]\" feeding internal logic into a wire" {  } { { "../03-RAM/RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/03-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1627034894384 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAM:RAM_M\|rm\[24\] " "Converted tri-state buffer \"RAM:RAM_M\|rm\[24\]\" feeding internal logic into a wire" {  } { { "../03-RAM/RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/03-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1627034894384 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAM:RAM_M\|rm\[25\] " "Converted tri-state buffer \"RAM:RAM_M\|rm\[25\]\" feeding internal logic into a wire" {  } { { "../03-RAM/RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/03-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1627034894384 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAM:RAM_M\|rm\[26\] " "Converted tri-state buffer \"RAM:RAM_M\|rm\[26\]\" feeding internal logic into a wire" {  } { { "../03-RAM/RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/03-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1627034894384 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAM:RAM_M\|rm\[27\] " "Converted tri-state buffer \"RAM:RAM_M\|rm\[27\]\" feeding internal logic into a wire" {  } { { "../03-RAM/RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/03-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1627034894384 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAM:RAM_M\|rm\[28\] " "Converted tri-state buffer \"RAM:RAM_M\|rm\[28\]\" feeding internal logic into a wire" {  } { { "../03-RAM/RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/03-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1627034894384 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAM:RAM_M\|rm\[29\] " "Converted tri-state buffer \"RAM:RAM_M\|rm\[29\]\" feeding internal logic into a wire" {  } { { "../03-RAM/RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/03-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1627034894384 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAM:RAM_M\|rm\[30\] " "Converted tri-state buffer \"RAM:RAM_M\|rm\[30\]\" feeding internal logic into a wire" {  } { { "../03-RAM/RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/03-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1627034894384 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RAM:RAM_M\|rm\[31\] " "Converted tri-state buffer \"RAM:RAM_M\|rm\[31\]\" feeding internal logic into a wire" {  } { { "../03-RAM/RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/03-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1627034894384 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REGISTER32:MAR\|d_out\[2\] " "Converted tri-state buffer \"REGISTER32:MAR\|d_out\[2\]\" feeding internal logic into a wire" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1627034894384 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REGISTER32:MAR\|d_out\[3\] " "Converted tri-state buffer \"REGISTER32:MAR\|d_out\[3\]\" feeding internal logic into a wire" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1627034894384 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REGISTER32:MAR\|d_out\[4\] " "Converted tri-state buffer \"REGISTER32:MAR\|d_out\[4\]\" feeding internal logic into a wire" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1627034894384 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REGISTER32:MAR\|d_out\[5\] " "Converted tri-state buffer \"REGISTER32:MAR\|d_out\[5\]\" feeding internal logic into a wire" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1627034894384 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REGISTER32:MAR\|d_out\[6\] " "Converted tri-state buffer \"REGISTER32:MAR\|d_out\[6\]\" feeding internal logic into a wire" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1627034894384 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REGISTER32:MAR\|d_out\[7\] " "Converted tri-state buffer \"REGISTER32:MAR\|d_out\[7\]\" feeding internal logic into a wire" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1627034894384 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REGISTER32:MAR\|d_out\[8\] " "Converted tri-state buffer \"REGISTER32:MAR\|d_out\[8\]\" feeding internal logic into a wire" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1627034894384 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REGISTER32:MAR\|d_out\[9\] " "Converted tri-state buffer \"REGISTER32:MAR\|d_out\[9\]\" feeding internal logic into a wire" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1627034894384 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REGISTER32:MAR\|d_out\[10\] " "Converted tri-state buffer \"REGISTER32:MAR\|d_out\[10\]\" feeding internal logic into a wire" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1627034894384 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REGISTER32:MAR\|d_out\[11\] " "Converted tri-state buffer \"REGISTER32:MAR\|d_out\[11\]\" feeding internal logic into a wire" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1627034894384 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REGISTER32:MAR\|d_out\[12\] " "Converted tri-state buffer \"REGISTER32:MAR\|d_out\[12\]\" feeding internal logic into a wire" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1627034894384 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REGISTER32:MAR\|d_out\[13\] " "Converted tri-state buffer \"REGISTER32:MAR\|d_out\[13\]\" feeding internal logic into a wire" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1627034894384 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REGISTER32:MAR\|d_out\[14\] " "Converted tri-state buffer \"REGISTER32:MAR\|d_out\[14\]\" feeding internal logic into a wire" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1627034894384 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REGISTER32:MAR\|d_out\[15\] " "Converted tri-state buffer \"REGISTER32:MAR\|d_out\[15\]\" feeding internal logic into a wire" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1627034894384 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REGISTER32:MAR\|d_out\[16\] " "Converted tri-state buffer \"REGISTER32:MAR\|d_out\[16\]\" feeding internal logic into a wire" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1627034894384 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REGISTER32:MAR\|d_out\[17\] " "Converted tri-state buffer \"REGISTER32:MAR\|d_out\[17\]\" feeding internal logic into a wire" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1627034894384 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REGISTER32:MAR\|d_out\[18\] " "Converted tri-state buffer \"REGISTER32:MAR\|d_out\[18\]\" feeding internal logic into a wire" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1627034894384 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REGISTER32:MAR\|d_out\[19\] " "Converted tri-state buffer \"REGISTER32:MAR\|d_out\[19\]\" feeding internal logic into a wire" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1627034894384 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REGISTER32:MAR\|d_out\[20\] " "Converted tri-state buffer \"REGISTER32:MAR\|d_out\[20\]\" feeding internal logic into a wire" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1627034894384 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REGISTER32:MAR\|d_out\[21\] " "Converted tri-state buffer \"REGISTER32:MAR\|d_out\[21\]\" feeding internal logic into a wire" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1627034894384 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REGISTER32:MAR\|d_out\[22\] " "Converted tri-state buffer \"REGISTER32:MAR\|d_out\[22\]\" feeding internal logic into a wire" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1627034894384 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REGISTER32:MAR\|d_out\[23\] " "Converted tri-state buffer \"REGISTER32:MAR\|d_out\[23\]\" feeding internal logic into a wire" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1627034894384 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REGISTER32:MAR\|d_out\[24\] " "Converted tri-state buffer \"REGISTER32:MAR\|d_out\[24\]\" feeding internal logic into a wire" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1627034894384 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REGISTER32:MAR\|d_out\[25\] " "Converted tri-state buffer \"REGISTER32:MAR\|d_out\[25\]\" feeding internal logic into a wire" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1627034894384 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REGISTER32:MAR\|d_out\[26\] " "Converted tri-state buffer \"REGISTER32:MAR\|d_out\[26\]\" feeding internal logic into a wire" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1627034894384 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REGISTER32:MAR\|d_out\[27\] " "Converted tri-state buffer \"REGISTER32:MAR\|d_out\[27\]\" feeding internal logic into a wire" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1627034894384 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REGISTER32:MAR\|d_out\[28\] " "Converted tri-state buffer \"REGISTER32:MAR\|d_out\[28\]\" feeding internal logic into a wire" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1627034894384 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REGISTER32:MAR\|d_out\[29\] " "Converted tri-state buffer \"REGISTER32:MAR\|d_out\[29\]\" feeding internal logic into a wire" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1627034894384 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "REGISTER32:MAR\|d_out\[30\] " "Converted tri-state buffer \"REGISTER32:MAR\|d_out\[30\]\" feeding internal logic into a wire" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1627034894384 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1627034894384 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[17\]\[1\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[17\]\[1\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894623 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[17\]\[2\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[17\]\[2\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894623 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[17\]\[3\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[17\]\[3\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894623 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[17\]\[4\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[17\]\[4\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894624 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[17\]\[5\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[17\]\[5\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894624 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[17\]\[6\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[17\]\[6\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894624 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[17\]\[7\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[17\]\[7\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894624 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[17\]\[8\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[17\]\[8\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894624 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[17\]\[9\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[17\]\[9\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894624 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[17\]\[10\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[17\]\[10\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894624 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[17\]\[11\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[17\]\[11\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894624 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[17\]\[12\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[17\]\[12\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894624 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[17\]\[13\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[17\]\[13\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894624 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[17\]\[14\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[17\]\[14\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894624 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[17\]\[15\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[17\]\[15\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894624 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[17\]\[16\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[17\]\[16\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894624 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[17\]\[17\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[17\]\[17\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894624 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[17\]\[18\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[17\]\[18\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894624 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[17\]\[19\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[17\]\[19\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894624 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[17\]\[20\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[17\]\[20\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894624 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[17\]\[21\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[17\]\[21\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894624 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[17\]\[22\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[17\]\[22\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894624 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[17\]\[23\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[17\]\[23\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894624 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[17\]\[24\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[17\]\[24\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894624 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[17\]\[25\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[17\]\[25\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894624 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[17\]\[26\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[17\]\[26\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894624 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[17\]\[27\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[17\]\[27\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894625 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[17\]\[28\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[17\]\[28\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894625 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[17\]\[29\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[17\]\[29\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894625 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[17\]\[30\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[17\]\[30\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894625 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[17\]\[31\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[17\]\[31\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894625 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[16\]\[1\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[16\]\[1\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894625 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[16\]\[2\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[16\]\[2\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894625 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[16\]\[3\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[16\]\[3\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894625 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[16\]\[4\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[16\]\[4\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894625 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[16\]\[5\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[16\]\[5\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894625 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[16\]\[6\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[16\]\[6\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894625 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[16\]\[7\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[16\]\[7\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894625 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[16\]\[8\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[16\]\[8\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894625 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[16\]\[9\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[16\]\[9\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894625 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[16\]\[10\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[16\]\[10\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894625 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[16\]\[11\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[16\]\[11\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894625 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[16\]\[12\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[16\]\[12\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894625 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[16\]\[13\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[16\]\[13\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894625 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[16\]\[14\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[16\]\[14\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894625 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[16\]\[15\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[16\]\[15\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894625 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[16\]\[16\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[16\]\[16\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894625 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[16\]\[17\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[16\]\[17\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894625 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[16\]\[18\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[16\]\[18\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894625 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[16\]\[19\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[16\]\[19\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894625 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[16\]\[20\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[16\]\[20\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894625 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[16\]\[21\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[16\]\[21\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894626 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[16\]\[22\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[16\]\[22\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894626 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[16\]\[23\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[16\]\[23\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894626 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[16\]\[24\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[16\]\[24\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894626 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[16\]\[25\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[16\]\[25\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894626 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[16\]\[26\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[16\]\[26\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894626 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[16\]\[27\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[16\]\[27\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894626 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[16\]\[28\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[16\]\[28\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894626 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[16\]\[29\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[16\]\[29\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894626 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[16\]\[30\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[16\]\[30\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894626 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[16\]\[31\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[16\]\[31\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894626 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[2\]\[20\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[2\]\[20\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894626 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[2\]\[19\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[2\]\[19\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894626 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[2\]\[18\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[2\]\[18\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894626 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[2\]\[17\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[2\]\[17\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894626 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[2\]\[16\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[2\]\[16\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894626 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[2\]\[15\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[2\]\[15\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894626 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[2\]\[14\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[2\]\[14\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894626 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[2\]\[13\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[2\]\[13\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894626 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[2\]\[12\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[2\]\[12\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894626 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[2\]\[11\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[2\]\[11\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894626 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[2\]\[10\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[2\]\[10\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894626 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[2\]\[9\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[2\]\[9\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894626 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[2\]\[8\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[2\]\[8\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894626 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[2\]\[7\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[2\]\[7\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894627 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[2\]\[6\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[2\]\[6\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894627 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[2\]\[5\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[2\]\[5\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894627 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[2\]\[4\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[2\]\[4\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894627 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[2\]\[3\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[2\]\[3\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894627 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[2\]\[2\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[2\]\[2\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894627 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[2\]\[0\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[2\]\[0\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894627 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[17\]\[0\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[17\]\[0\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894627 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[16\]\[0\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[16\]\[0\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894627 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[1\]\[31\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[1\]\[31\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894627 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[1\]\[30\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[1\]\[30\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894627 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[1\]\[29\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[1\]\[29\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894627 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[1\]\[28\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[1\]\[28\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894627 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[1\]\[27\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[1\]\[27\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894627 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[1\]\[26\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[1\]\[26\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894627 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[1\]\[25\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[1\]\[25\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894628 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[1\]\[24\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[1\]\[24\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894628 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[1\]\[23\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[1\]\[23\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894628 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[1\]\[22\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[1\]\[22\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894628 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[1\]\[21\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[1\]\[21\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894628 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[1\]\[20\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[1\]\[20\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894628 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[1\]\[19\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[1\]\[19\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894628 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[1\]\[18\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[1\]\[18\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894628 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[1\]\[17\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[1\]\[17\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894628 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[1\]\[16\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[1\]\[16\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894628 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[1\]\[15\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[1\]\[15\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894628 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[1\]\[14\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[1\]\[14\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894628 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[1\]\[13\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[1\]\[13\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894628 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[1\]\[12\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[1\]\[12\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894628 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[1\]\[11\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[1\]\[11\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894628 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[1\]\[10\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[1\]\[10\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894628 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[1\]\[9\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[1\]\[9\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894628 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[1\]\[8\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[1\]\[8\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894628 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[1\]\[7\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[1\]\[7\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894628 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[1\]\[6\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[1\]\[6\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894628 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[1\]\[5\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[1\]\[5\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894628 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[1\]\[4\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[1\]\[4\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894628 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[1\]\[3\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[1\]\[3\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894628 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[1\]\[1\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[1\]\[1\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894628 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[1\]\[0\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[1\]\[0\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894628 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[2\]\[31\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[2\]\[31\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894629 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[2\]\[30\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[2\]\[30\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894629 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[2\]\[29\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[2\]\[29\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894629 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[2\]\[28\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[2\]\[28\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894629 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[2\]\[27\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[2\]\[27\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894629 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[2\]\[26\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[2\]\[26\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894629 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[2\]\[25\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[2\]\[25\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894629 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[2\]\[24\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[2\]\[24\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894629 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[2\]\[23\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[2\]\[23\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894629 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[2\]\[22\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[2\]\[22\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894629 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[2\]\[21\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[2\]\[21\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894629 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[17\]\[1\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[17\]\[1\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894636 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[17\]\[2\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[17\]\[2\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894636 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[17\]\[3\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[17\]\[3\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894636 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[17\]\[4\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[17\]\[4\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894636 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[17\]\[5\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[17\]\[5\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894636 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[17\]\[6\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[17\]\[6\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894636 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[17\]\[7\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[17\]\[7\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894636 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[17\]\[8\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[17\]\[8\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894636 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[17\]\[9\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[17\]\[9\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894636 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[17\]\[10\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[17\]\[10\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894636 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[17\]\[11\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[17\]\[11\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894636 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[17\]\[12\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[17\]\[12\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894636 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[17\]\[13\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[17\]\[13\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894636 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[17\]\[14\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[17\]\[14\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894636 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[17\]\[15\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[17\]\[15\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894636 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[17\]\[16\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[17\]\[16\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894636 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[17\]\[17\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[17\]\[17\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894636 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[17\]\[18\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[17\]\[18\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894636 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[17\]\[19\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[17\]\[19\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894636 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[17\]\[20\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[17\]\[20\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894636 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[17\]\[21\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[17\]\[21\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894636 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[17\]\[22\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[17\]\[22\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894636 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[17\]\[23\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[17\]\[23\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894637 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[17\]\[24\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[17\]\[24\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894637 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[17\]\[25\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[17\]\[25\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894637 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[17\]\[26\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[17\]\[26\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894637 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[17\]\[27\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[17\]\[27\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894637 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[17\]\[28\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[17\]\[28\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894637 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[17\]\[29\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[17\]\[29\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894637 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[17\]\[30\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[17\]\[30\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894637 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[17\]\[31\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[17\]\[31\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894637 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[16\]\[1\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[16\]\[1\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894637 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[16\]\[2\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[16\]\[2\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894637 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[16\]\[3\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[16\]\[3\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894637 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[16\]\[4\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[16\]\[4\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894637 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[16\]\[5\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[16\]\[5\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894637 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[16\]\[6\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[16\]\[6\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894637 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[16\]\[7\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[16\]\[7\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894637 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[16\]\[8\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[16\]\[8\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894637 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[16\]\[9\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[16\]\[9\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894637 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[16\]\[10\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[16\]\[10\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894637 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[16\]\[11\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[16\]\[11\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894637 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[16\]\[12\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[16\]\[12\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894637 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[16\]\[13\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[16\]\[13\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894637 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[16\]\[14\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[16\]\[14\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894637 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[16\]\[15\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[16\]\[15\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894637 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[16\]\[16\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[16\]\[16\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894637 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[16\]\[17\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[16\]\[17\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894638 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[16\]\[18\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[16\]\[18\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894638 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[16\]\[19\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[16\]\[19\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894638 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[16\]\[20\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[16\]\[20\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894638 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[16\]\[21\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[16\]\[21\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894638 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[16\]\[22\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[16\]\[22\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894638 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[16\]\[23\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[16\]\[23\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894638 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[16\]\[24\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[16\]\[24\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894638 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[16\]\[25\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[16\]\[25\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894638 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[16\]\[26\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[16\]\[26\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894638 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[16\]\[27\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[16\]\[27\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894638 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[16\]\[28\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[16\]\[28\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894638 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[16\]\[29\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[16\]\[29\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894638 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[16\]\[30\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[16\]\[30\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894638 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[16\]\[31\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[16\]\[31\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894638 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[2\]\[20\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[2\]\[20\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894638 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[2\]\[19\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[2\]\[19\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894638 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[2\]\[18\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[2\]\[18\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894638 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[2\]\[17\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[2\]\[17\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894638 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[2\]\[16\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[2\]\[16\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894638 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[2\]\[15\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[2\]\[15\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894638 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[2\]\[14\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[2\]\[14\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894638 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[2\]\[13\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[2\]\[13\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894638 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[2\]\[12\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[2\]\[12\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894639 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[2\]\[11\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[2\]\[11\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894639 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[2\]\[10\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[2\]\[10\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894639 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[2\]\[9\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[2\]\[9\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894639 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[2\]\[8\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[2\]\[8\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894639 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[2\]\[7\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[2\]\[7\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894639 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[2\]\[6\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[2\]\[6\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894639 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[2\]\[5\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[2\]\[5\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894639 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[2\]\[4\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[2\]\[4\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894639 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[2\]\[3\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[2\]\[3\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894639 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[2\]\[2\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[2\]\[2\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894639 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[2\]\[0\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[2\]\[0\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894639 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[17\]\[0\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[17\]\[0\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894639 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[16\]\[0\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[16\]\[0\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894639 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[1\]\[31\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[1\]\[31\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894639 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[1\]\[30\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[1\]\[30\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894639 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[1\]\[29\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[1\]\[29\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894639 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[1\]\[28\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[1\]\[28\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894640 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[1\]\[27\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[1\]\[27\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894640 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[1\]\[26\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[1\]\[26\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894640 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[1\]\[25\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[1\]\[25\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894640 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[1\]\[24\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[1\]\[24\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894640 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[1\]\[23\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[1\]\[23\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894640 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[1\]\[22\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[1\]\[22\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894640 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[1\]\[21\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[1\]\[21\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894640 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[1\]\[20\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[1\]\[20\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894640 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[1\]\[19\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[1\]\[19\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894640 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[1\]\[18\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[1\]\[18\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894640 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[1\]\[17\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[1\]\[17\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894640 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[1\]\[16\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[1\]\[16\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894640 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[1\]\[15\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[1\]\[15\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894640 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[1\]\[14\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[1\]\[14\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894640 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[1\]\[13\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[1\]\[13\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894640 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[1\]\[12\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[1\]\[12\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894640 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[1\]\[11\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[1\]\[11\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894640 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[1\]\[10\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[1\]\[10\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894640 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[1\]\[9\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[1\]\[9\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894640 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[1\]\[8\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[1\]\[8\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894640 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[1\]\[7\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[1\]\[7\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894640 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[1\]\[6\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[1\]\[6\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894640 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[1\]\[5\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[1\]\[5\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894640 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[1\]\[4\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[1\]\[4\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894640 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[1\]\[3\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[1\]\[3\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894640 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[1\]\[1\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[1\]\[1\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894640 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[1\]\[0\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[1\]\[0\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894641 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[2\]\[31\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[2\]\[31\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894641 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[2\]\[30\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[2\]\[30\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894641 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[2\]\[29\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[2\]\[29\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894641 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[2\]\[28\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[2\]\[28\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894641 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[2\]\[27\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[2\]\[27\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894641 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[2\]\[26\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[2\]\[26\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894641 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[2\]\[25\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[2\]\[25\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894641 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[2\]\[24\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[2\]\[24\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894641 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[2\]\[23\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[2\]\[23\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894641 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[2\]\[22\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[2\]\[22\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894641 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "REGISTER_FILE:RF\|registers\[2\]\[21\] " "LATCH primitive \"REGISTER_FILE:RF\|registers\[2\]\[21\]\" is permanently disabled" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894641 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ALU_32_BIT:ALU\|FLAG_B\[1\] " "LATCH primitive \"ALU_32_BIT:ALU\|FLAG_B\[1\]\" is permanently disabled" {  } { { "../01-alu_32_bit/alu_32_bit.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd" 29 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1627034894646 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "REGISTER32:IR\|data\[26\] REGISTER32:IR\|data\[30\] " "Duplicate LATCH primitive \"REGISTER32:IR\|data\[26\]\" merged with LATCH primitive \"REGISTER32:IR\|data\[30\]\"" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1627034895005 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "REGISTER32:IR\|data\[18\] REGISTER32:IR\|data\[22\] " "Duplicate LATCH primitive \"REGISTER32:IR\|data\[18\]\" merged with LATCH primitive \"REGISTER32:IR\|data\[22\]\"" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1627034895005 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1627034895005 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "RAM:RAM_M\|rm\[26\]~reg0 RAM:RAM_M\|rm\[26\]~reg0_emulated RAM:RAM_M\|rm\[26\]~1 " "Register \"RAM:RAM_M\|rm\[26\]~reg0\" is converted into an equivalent circuit using register \"RAM:RAM_M\|rm\[26\]~reg0_emulated\" and latch \"RAM:RAM_M\|rm\[26\]~1\"" {  } { { "../03-RAM/RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/03-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1627034895012 "|DATAPATH_123|RAM:RAM_M|rm[26]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "RAM:RAM_M\|rm\[18\]~reg0 RAM:RAM_M\|rm\[18\]~reg0_emulated RAM:RAM_M\|rm\[18\]~5 " "Register \"RAM:RAM_M\|rm\[18\]~reg0\" is converted into an equivalent circuit using register \"RAM:RAM_M\|rm\[18\]~reg0_emulated\" and latch \"RAM:RAM_M\|rm\[18\]~5\"" {  } { { "../03-RAM/RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/03-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1627034895012 "|DATAPATH_123|RAM:RAM_M|rm[18]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "RAM:RAM_M\|rm\[14\]~reg0 RAM:RAM_M\|rm\[14\]~reg0_emulated RAM:RAM_M\|rm\[14\]~9 " "Register \"RAM:RAM_M\|rm\[14\]~reg0\" is converted into an equivalent circuit using register \"RAM:RAM_M\|rm\[14\]~reg0_emulated\" and latch \"RAM:RAM_M\|rm\[14\]~9\"" {  } { { "../03-RAM/RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/03-RAM/RAM.vhdl" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1627034895012 "|DATAPATH_123|RAM:RAM_M|rm[14]~reg0"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1627034895012 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "flag_out\[1\] GND " "Pin \"flag_out\[1\]\" is stuck at GND" {  } { { "datapath_123.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/datapath_123.vhdl" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627034895069 "|DATAPATH_123|flag_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "flag_out\[2\] GND " "Pin \"flag_out\[2\]\" is stuck at GND" {  } { { "datapath_123.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/datapath_123.vhdl" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627034895069 "|DATAPATH_123|flag_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "flag_out\[3\] GND " "Pin \"flag_out\[3\]\" is stuck at GND" {  } { { "datapath_123.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/datapath_123.vhdl" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627034895069 "|DATAPATH_123|flag_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "flag_out\[4\] GND " "Pin \"flag_out\[4\]\" is stuck at GND" {  } { { "datapath_123.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/datapath_123.vhdl" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627034895069 "|DATAPATH_123|flag_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "flag_out\[5\] GND " "Pin \"flag_out\[5\]\" is stuck at GND" {  } { { "datapath_123.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/datapath_123.vhdl" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627034895069 "|DATAPATH_123|flag_out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "flag_out\[6\] GND " "Pin \"flag_out\[6\]\" is stuck at GND" {  } { { "datapath_123.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/datapath_123.vhdl" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627034895069 "|DATAPATH_123|flag_out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "flag_out\[7\] GND " "Pin \"flag_out\[7\]\" is stuck at GND" {  } { { "datapath_123.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/datapath_123.vhdl" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627034895069 "|DATAPATH_123|flag_out[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1627034895069 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1627034895148 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "49 " "49 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1627034895590 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1627034895744 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627034895744 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "375 " "Implemented 375 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1627034895810 ""} { "Info" "ICUT_CUT_TM_OPINS" "41 " "Implemented 41 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1627034895810 ""} { "Info" "ICUT_CUT_TM_LCELLS" "320 " "Implemented 320 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1627034895810 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1627034895810 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 363 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 363 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "449 " "Peak virtual memory: 449 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1627034895849 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 23 12:08:15 2021 " "Processing ended: Fri Jul 23 12:08:15 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1627034895849 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1627034895849 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1627034895849 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1627034895849 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1627034896782 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1627034896782 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 23 12:08:16 2021 " "Processing started: Fri Jul 23 12:08:16 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1627034896782 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1627034896782 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off datapath_123 -c datapath_123 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off datapath_123 -c datapath_123" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1627034896782 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1627034896819 ""}
{ "Info" "0" "" "Project  = datapath_123" {  } {  } 0 0 "Project  = datapath_123" 0 0 "Fitter" 0 0 1627034896820 ""}
{ "Info" "0" "" "Revision = datapath_123" {  } {  } 0 0 "Revision = datapath_123" 0 0 "Fitter" 0 0 1627034896820 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1627034896932 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1627034896932 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "datapath_123 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"datapath_123\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1627034896936 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1627034896984 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1627034896984 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1627034897207 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1627034897212 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1627034897257 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1627034897257 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484A7G " "Device 10M16DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1627034897257 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1627034897257 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1627034897257 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1627034897257 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484A7G " "Device 10M25DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1627034897257 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1627034897257 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1627034897257 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1627034897257 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1627034897257 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1627034897257 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1627034897257 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1627034897257 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "/home/edocit/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/edocit/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/" { { 0 { 0 ""} 0 598 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1627034897261 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "/home/edocit/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/edocit/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/" { { 0 { 0 ""} 0 600 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1627034897261 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "/home/edocit/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/edocit/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/" { { 0 { 0 ""} 0 602 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1627034897261 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "/home/edocit/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/edocit/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/" { { 0 { 0 ""} 0 604 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1627034897261 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "/home/edocit/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/edocit/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/" { { 0 { 0 ""} 0 606 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1627034897261 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "/home/edocit/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/edocit/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/" { { 0 { 0 ""} 0 608 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1627034897261 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "/home/edocit/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/edocit/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/" { { 0 { 0 ""} 0 610 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1627034897261 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "/home/edocit/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/edocit/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/" { { 0 { 0 ""} 0 612 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1627034897261 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1627034897261 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1627034897262 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1627034897262 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1627034897262 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1627034897262 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1627034897263 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "55 55 " "No exact pin location assignment(s) for 55 pins of 55 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1627034897439 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "171 " "The Timing Analyzer is analyzing 171 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1627034897945 ""}
{ "Info" "ISTA_SDC_FOUND" "datapath_123.out.sdc " "Reading SDC File: 'datapath_123.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1627034897946 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "reg_file_en " "Node: reg_file_en was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch REGISTER_FILE:RF\|registers\[0\]\[31\] reg_file_en " "Latch REGISTER_FILE:RF\|registers\[0\]\[31\] is being clocked by reg_file_en" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1627034897951 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1627034897951 "|DATAPATH_123|reg_file_en"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ir_wr_en " "Node: ir_wr_en was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch REGISTER32:IR\|data\[22\] ir_wr_en " "Latch REGISTER32:IR\|data\[22\] is being clocked by ir_wr_en" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1627034897951 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1627034897951 "|DATAPATH_123|ir_wr_en"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "mar_wr_en " "Node: mar_wr_en was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch REGISTER32:MAR\|data\[3\] mar_wr_en " "Latch REGISTER32:MAR\|data\[3\] is being clocked by mar_wr_en" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1627034897951 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1627034897951 "|DATAPATH_123|mar_wr_en"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "RAM:RAM_M\|cnt\[0\] " "Node: RAM:RAM_M\|cnt\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch RAM:RAM_M\|rm\[18\]~5 RAM:RAM_M\|cnt\[0\] " "Latch RAM:RAM_M\|rm\[18\]~5 is being clocked by RAM:RAM_M\|cnt\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1627034897951 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1627034897951 "|DATAPATH_123|RAM:RAM_M|cnt[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "alu_en " "Node: alu_en was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ALU_32_BIT:ALU\|RZ\[1\] alu_en " "Latch ALU_32_BIT:ALU\|RZ\[1\] is being clocked by alu_en" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1627034897951 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1627034897951 "|DATAPATH_123|alu_en"}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1627034897954 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1627034897954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1627034897954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000          clk " "   4.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1627034897954 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.608      ram_clk " "   4.608      ram_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1627034897954 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1627034897954 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "alu_en~input (placed in PIN M8 (CLK1n, DIFFIO_RX_L36n, DIFFOUT_L36n, High_Speed)) " "Automatically promoted node alu_en~input (placed in PIN M8 (CLK1n, DIFFIO_RX_L36n, DIFFOUT_L36n, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1627034898034 ""}  } { { "datapath_123.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/datapath_123.vhdl" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/" { { 0 { 0 ""} 0 581 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1627034898034 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reg_file_en~input (placed in PIN M9 (CLK1p, DIFFIO_RX_L36p, DIFFOUT_L36p, High_Speed)) " "Automatically promoted node reg_file_en~input (placed in PIN M9 (CLK1p, DIFFIO_RX_L36p, DIFFOUT_L36p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1627034898034 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "REGISTER_FILE:RF\|registers\[0\]\[0\]~0 " "Destination node REGISTER_FILE:RF\|registers\[0\]\[0\]~0" {  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } } { "temporary_test_loc" "" { Generic "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/" { { 0 { 0 ""} 0 494 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1627034898034 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "REGISTER_FILE:RF\|reg_process~0 " "Destination node REGISTER_FILE:RF\|reg_process~0" {  } { { "temporary_test_loc" "" { Generic "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/" { { 0 { 0 ""} 0 495 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1627034898034 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1627034898034 ""}  } { { "datapath_123.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/datapath_123.vhdl" 21 0 0 } } { "temporary_test_loc" "" { Generic "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/" { { 0 { 0 ""} 0 585 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1627034898034 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN N4 (CLK0n, DIFFIO_RX_L28n, DIFFOUT_L28n, High_Speed)) " "Automatically promoted node clk~input (placed in PIN N4 (CLK0n, DIFFIO_RX_L28n, DIFFOUT_L28n, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1627034898034 ""}  } { { "datapath_123.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/datapath_123.vhdl" 10 0 0 } } { "temporary_test_loc" "" { Generic "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/" { { 0 { 0 ""} 0 591 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1627034898034 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mar_wr_en~input (placed in PIN N5 (CLK0p, DIFFIO_RX_L28p, DIFFOUT_L28p, High_Speed)) " "Automatically promoted node mar_wr_en~input (placed in PIN N5 (CLK0p, DIFFIO_RX_L28p, DIFFOUT_L28p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G0 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1627034898034 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "REGISTER32:MAR\|d_out\[2\]\$latch~1 " "Destination node REGISTER32:MAR\|d_out\[2\]\$latch~1" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } } { "temporary_test_loc" "" { Generic "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/" { { 0 { 0 ""} 0 498 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1627034898034 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "REGISTER32:MAR\|d_out\[3\]\$latch~0 " "Destination node REGISTER32:MAR\|d_out\[3\]\$latch~0" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } } { "temporary_test_loc" "" { Generic "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/" { { 0 { 0 ""} 0 501 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1627034898034 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "REGISTER32:MAR\|d_out\[5\]\$latch~0 " "Destination node REGISTER32:MAR\|d_out\[5\]\$latch~0" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } } { "temporary_test_loc" "" { Generic "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/" { { 0 { 0 ""} 0 504 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1627034898034 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "REGISTER32:MAR\|d_out\[4\]\$latch~0 " "Destination node REGISTER32:MAR\|d_out\[4\]\$latch~0" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } } { "temporary_test_loc" "" { Generic "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/" { { 0 { 0 ""} 0 505 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1627034898034 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "REGISTER32:MAR\|d_out\[6\]\$latch~0 " "Destination node REGISTER32:MAR\|d_out\[6\]\$latch~0" {  } { { "../05-Register/register32.vhd" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd" 21 0 0 } } { "temporary_test_loc" "" { Generic "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/" { { 0 { 0 ""} 0 511 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1627034898034 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1627034898034 ""}  } { { "datapath_123.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/datapath_123.vhdl" 15 0 0 } } { "temporary_test_loc" "" { Generic "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/" { { 0 { 0 ""} 0 589 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1627034898034 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ram_clk~input (placed in PIN R11 (CLK7n, DIFFIO_TX_RX_B20n, DIFFOUT_B20n, High_Speed)) " "Automatically promoted node ram_clk~input (placed in PIN R11 (CLK7n, DIFFIO_TX_RX_B20n, DIFFOUT_B20n, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1627034898035 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAM:RAM_M\|cnt\[0\] " "Destination node RAM:RAM_M\|cnt\[0\]" {  } { { "../03-RAM/RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/03-RAM/RAM.vhdl" 36 -1 0 } } { "temporary_test_loc" "" { Generic "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/" { { 0 { 0 ""} 0 249 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1627034898035 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAM:RAM_M\|cnt\[1\] " "Destination node RAM:RAM_M\|cnt\[1\]" {  } { { "../03-RAM/RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/03-RAM/RAM.vhdl" 36 -1 0 } } { "temporary_test_loc" "" { Generic "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/" { { 0 { 0 ""} 0 250 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1627034898035 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAM:RAM_M\|cnt\[2\] " "Destination node RAM:RAM_M\|cnt\[2\]" {  } { { "../03-RAM/RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/03-RAM/RAM.vhdl" 36 -1 0 } } { "temporary_test_loc" "" { Generic "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/" { { 0 { 0 ""} 0 251 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1627034898035 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAM:RAM_M\|cnt\[3\] " "Destination node RAM:RAM_M\|cnt\[3\]" {  } { { "../03-RAM/RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/03-RAM/RAM.vhdl" 36 -1 0 } } { "temporary_test_loc" "" { Generic "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/" { { 0 { 0 ""} 0 252 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1627034898035 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAM:RAM_M\|cnt\[4\] " "Destination node RAM:RAM_M\|cnt\[4\]" {  } { { "../03-RAM/RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/03-RAM/RAM.vhdl" 36 -1 0 } } { "temporary_test_loc" "" { Generic "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/" { { 0 { 0 ""} 0 253 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1627034898035 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAM:RAM_M\|cnt\[5\] " "Destination node RAM:RAM_M\|cnt\[5\]" {  } { { "../03-RAM/RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/03-RAM/RAM.vhdl" 36 -1 0 } } { "temporary_test_loc" "" { Generic "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/" { { 0 { 0 ""} 0 254 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1627034898035 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAM:RAM_M\|cnt\[6\] " "Destination node RAM:RAM_M\|cnt\[6\]" {  } { { "../03-RAM/RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/03-RAM/RAM.vhdl" 36 -1 0 } } { "temporary_test_loc" "" { Generic "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/" { { 0 { 0 ""} 0 255 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1627034898035 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAM:RAM_M\|cnt\[7\] " "Destination node RAM:RAM_M\|cnt\[7\]" {  } { { "../03-RAM/RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/03-RAM/RAM.vhdl" 36 -1 0 } } { "temporary_test_loc" "" { Generic "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/" { { 0 { 0 ""} 0 256 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1627034898035 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAM:RAM_M\|cnt\[8\] " "Destination node RAM:RAM_M\|cnt\[8\]" {  } { { "../03-RAM/RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/03-RAM/RAM.vhdl" 36 -1 0 } } { "temporary_test_loc" "" { Generic "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/" { { 0 { 0 ""} 0 257 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1627034898035 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RAM:RAM_M\|cnt\[9\] " "Destination node RAM:RAM_M\|cnt\[9\]" {  } { { "../03-RAM/RAM.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/03-RAM/RAM.vhdl" 36 -1 0 } } { "temporary_test_loc" "" { Generic "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/" { { 0 { 0 ""} 0 258 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1627034898035 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1627034898035 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1627034898035 ""}  } { { "datapath_123.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/datapath_123.vhdl" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/" { { 0 { 0 ""} 0 579 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1627034898035 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "REGISTER_FILE:RF\|registers\[0\]\[0\]~0  " "Automatically promoted node REGISTER_FILE:RF\|registers\[0\]\[0\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1627034898035 ""}  } { { "../00-register_file/register_file.vhdl" "" { Text "/home/edocit/Documenti/AUGC/CPU_RISC_32/00-register_file/register_file.vhdl" 32 -1 0 } } { "temporary_test_loc" "" { Generic "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/" { { 0 { 0 ""} 0 494 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1627034898035 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1627034898450 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1627034898450 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1627034898450 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1627034898451 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1627034898452 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1627034898453 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1627034898453 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1627034898453 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1627034898467 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1627034898468 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1627034898468 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "50 unused 2.5V 9 41 0 " "Number of I/O pins in group: 50 (unused VREF, 2.5V VCCIO, 9 input, 41 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1627034898471 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1627034898471 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1627034898471 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 16 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1627034898472 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 20 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1627034898472 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 4 32 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1627034898472 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 47 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  47 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1627034898472 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 48 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1627034898472 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 40 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1627034898472 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 60 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  60 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1627034898472 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 52 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1627034898472 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 32 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1627034898472 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1627034898472 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1627034898472 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1627034898559 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1627034898563 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1627034900213 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1627034900348 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1627034900373 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1627034903920 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1627034903920 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1627034904475 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X22_Y33 X32_Y43 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X22_Y33 to location X32_Y43" {  } { { "loc" "" { Generic "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X22_Y33 to location X32_Y43"} { { 12 { 0 ""} 22 33 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1627034906426 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1627034906426 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1627034907763 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1627034907763 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1627034907765 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.19 " "Total time spent on timing analysis during the Fitter is 0.19 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1627034907955 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1627034907963 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1627034908348 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1627034908348 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1627034908847 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1627034909413 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/output_files/datapath_123.fit.smsg " "Generated suppressed messages file /home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/output_files/datapath_123.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1627034909659 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 10 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1109 " "Peak virtual memory: 1109 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1627034910122 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 23 12:08:30 2021 " "Processing ended: Fri Jul 23 12:08:30 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1627034910122 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1627034910122 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1627034910122 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1627034910122 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1627034911243 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1627034911244 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 23 12:08:31 2021 " "Processing started: Fri Jul 23 12:08:31 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1627034911244 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1627034911244 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off datapath_123 -c datapath_123 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off datapath_123 -c datapath_123" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1627034911244 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1627034911523 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1627034913499 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1627034913585 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "357 " "Peak virtual memory: 357 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1627034914626 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 23 12:08:34 2021 " "Processing ended: Fri Jul 23 12:08:34 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1627034914626 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1627034914626 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1627034914626 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1627034914626 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1627034914816 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1627034915644 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1627034915645 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 23 12:08:35 2021 " "Processing started: Fri Jul 23 12:08:35 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1627034915645 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1627034915645 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta datapath_123 -c datapath_123 " "Command: quartus_sta datapath_123 -c datapath_123" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1627034915645 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1627034915692 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1627034915832 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1627034915832 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1627034915891 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1627034915891 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "171 " "The Timing Analyzer is analyzing 171 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1627034916238 ""}
{ "Info" "ISTA_SDC_FOUND" "datapath_123.out.sdc " "Reading SDC File: 'datapath_123.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1627034916250 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "reg_file_en " "Node: reg_file_en was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch REGISTER_FILE:RF\|RA\[0\] reg_file_en " "Latch REGISTER_FILE:RF\|RA\[0\] is being clocked by reg_file_en" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1627034916255 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1627034916255 "|DATAPATH_123|reg_file_en"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "RAM:RAM_M\|cnt\[0\] " "Node: RAM:RAM_M\|cnt\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch RAM:RAM_M\|rm\[18\]~5 RAM:RAM_M\|cnt\[0\] " "Latch RAM:RAM_M\|rm\[18\]~5 is being clocked by RAM:RAM_M\|cnt\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1627034916255 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1627034916255 "|DATAPATH_123|RAM:RAM_M|cnt[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "mar_wr_en " "Node: mar_wr_en was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch REGISTER32:MAR\|data\[2\] mar_wr_en " "Latch REGISTER32:MAR\|data\[2\] is being clocked by mar_wr_en" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1627034916255 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1627034916255 "|DATAPATH_123|mar_wr_en"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "alu_en " "Node: alu_en was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ALU_32_BIT:ALU\|RZ\[1\] alu_en " "Latch ALU_32_BIT:ALU\|RZ\[1\] is being clocked by alu_en" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1627034916255 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1627034916255 "|DATAPATH_123|alu_en"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ir_wr_en " "Node: ir_wr_en was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch REGISTER32:IR\|data\[22\] ir_wr_en " "Latch REGISTER32:IR\|data\[22\] is being clocked by ir_wr_en" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1627034916255 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1627034916255 "|DATAPATH_123|ir_wr_en"}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1627034916258 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1627034916264 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1627034916269 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1627034916272 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.731 " "Worst-case setup slack is -3.731" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627034916272 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627034916272 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.731              -9.149 ram_clk  " "   -3.731              -9.149 ram_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627034916272 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.944               0.000 clk  " "    1.944               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627034916272 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1627034916272 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.341 " "Worst-case hold slack is 0.341" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627034916275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627034916275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.341               0.000 ram_clk  " "    0.341               0.000 ram_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627034916275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.636               0.000 clk  " "    0.636               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627034916275 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1627034916275 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.088 " "Worst-case recovery slack is 0.088" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627034916277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627034916277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.088               0.000 ram_clk  " "    0.088               0.000 ram_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627034916277 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1627034916277 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.033 " "Worst-case removal slack is 2.033" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627034916279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627034916279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.033               0.000 ram_clk  " "    2.033               0.000 ram_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627034916279 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1627034916279 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.000 " "Worst-case minimum pulse width slack is 0.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627034916279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627034916279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.000               0.000 clk  " "    0.000               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627034916279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.608               0.000 ram_clk  " "    0.608               0.000 ram_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627034916279 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1627034916279 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1627034916296 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1627034916325 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1627034917023 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "reg_file_en " "Node: reg_file_en was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch REGISTER_FILE:RF\|RA\[0\] reg_file_en " "Latch REGISTER_FILE:RF\|RA\[0\] is being clocked by reg_file_en" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1627034917113 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1627034917113 "|DATAPATH_123|reg_file_en"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "RAM:RAM_M\|cnt\[0\] " "Node: RAM:RAM_M\|cnt\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch RAM:RAM_M\|rm\[18\]~5 RAM:RAM_M\|cnt\[0\] " "Latch RAM:RAM_M\|rm\[18\]~5 is being clocked by RAM:RAM_M\|cnt\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1627034917113 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1627034917113 "|DATAPATH_123|RAM:RAM_M|cnt[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "mar_wr_en " "Node: mar_wr_en was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch REGISTER32:MAR\|data\[2\] mar_wr_en " "Latch REGISTER32:MAR\|data\[2\] is being clocked by mar_wr_en" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1627034917113 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1627034917113 "|DATAPATH_123|mar_wr_en"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "alu_en " "Node: alu_en was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ALU_32_BIT:ALU\|RZ\[1\] alu_en " "Latch ALU_32_BIT:ALU\|RZ\[1\] is being clocked by alu_en" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1627034917113 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1627034917113 "|DATAPATH_123|alu_en"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ir_wr_en " "Node: ir_wr_en was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch REGISTER32:IR\|data\[22\] ir_wr_en " "Latch REGISTER32:IR\|data\[22\] is being clocked by ir_wr_en" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1627034917113 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1627034917113 "|DATAPATH_123|ir_wr_en"}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1627034917124 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.440 " "Worst-case setup slack is -3.440" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627034917124 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627034917124 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.440              -6.496 ram_clk  " "   -3.440              -6.496 ram_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627034917124 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.137               0.000 clk  " "    2.137               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627034917124 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1627034917124 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.306 " "Worst-case hold slack is 0.306" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627034917127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627034917127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.306               0.000 ram_clk  " "    0.306               0.000 ram_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627034917127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.589               0.000 clk  " "    0.589               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627034917127 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1627034917127 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.457 " "Worst-case recovery slack is 0.457" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627034917129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627034917129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.457               0.000 ram_clk  " "    0.457               0.000 ram_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627034917129 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1627034917129 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.964 " "Worst-case removal slack is 1.964" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627034917131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627034917131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.964               0.000 ram_clk  " "    1.964               0.000 ram_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627034917131 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1627034917131 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.000 " "Worst-case minimum pulse width slack is 0.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627034917132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627034917132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.000               0.000 clk  " "    0.000               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627034917132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.608               0.000 ram_clk  " "    0.608               0.000 ram_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627034917132 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1627034917132 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1627034917152 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "reg_file_en " "Node: reg_file_en was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch REGISTER_FILE:RF\|RA\[0\] reg_file_en " "Latch REGISTER_FILE:RF\|RA\[0\] is being clocked by reg_file_en" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1627034917386 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1627034917386 "|DATAPATH_123|reg_file_en"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "RAM:RAM_M\|cnt\[0\] " "Node: RAM:RAM_M\|cnt\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch RAM:RAM_M\|rm\[18\]~5 RAM:RAM_M\|cnt\[0\] " "Latch RAM:RAM_M\|rm\[18\]~5 is being clocked by RAM:RAM_M\|cnt\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1627034917386 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1627034917386 "|DATAPATH_123|RAM:RAM_M|cnt[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "mar_wr_en " "Node: mar_wr_en was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch REGISTER32:MAR\|data\[2\] mar_wr_en " "Latch REGISTER32:MAR\|data\[2\] is being clocked by mar_wr_en" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1627034917386 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1627034917386 "|DATAPATH_123|mar_wr_en"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "alu_en " "Node: alu_en was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ALU_32_BIT:ALU\|RZ\[1\] alu_en " "Latch ALU_32_BIT:ALU\|RZ\[1\] is being clocked by alu_en" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1627034917386 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1627034917386 "|DATAPATH_123|alu_en"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ir_wr_en " "Node: ir_wr_en was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch REGISTER32:IR\|data\[22\] ir_wr_en " "Latch REGISTER32:IR\|data\[22\] is being clocked by ir_wr_en" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1627034917386 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1627034917386 "|DATAPATH_123|ir_wr_en"}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1627034917390 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.564 " "Worst-case setup slack is -1.564" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627034917390 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627034917390 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.564              -2.949 ram_clk  " "   -1.564              -2.949 ram_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627034917390 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.179               0.000 clk  " "    3.179               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627034917390 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1627034917390 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.148 " "Worst-case hold slack is 0.148" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627034917393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627034917393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.148               0.000 ram_clk  " "    0.148               0.000 ram_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627034917393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.243               0.000 clk  " "    0.243               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627034917393 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1627034917393 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 2.668 " "Worst-case recovery slack is 2.668" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627034917395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627034917395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.668               0.000 ram_clk  " "    2.668               0.000 ram_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627034917395 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1627034917395 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.547 " "Worst-case removal slack is 0.547" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627034917397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627034917397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.547               0.000 ram_clk  " "    0.547               0.000 ram_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627034917397 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1627034917397 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.000 " "Worst-case minimum pulse width slack is 0.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627034917398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627034917398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.000               0.000 clk  " "    0.000               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627034917398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.608               0.000 ram_clk  " "    0.608               0.000 ram_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627034917398 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1627034917398 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1627034918457 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1627034918459 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 20 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "504 " "Peak virtual memory: 504 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1627034918488 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 23 12:08:38 2021 " "Processing ended: Fri Jul 23 12:08:38 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1627034918488 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1627034918488 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1627034918488 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1627034918488 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1627034919555 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1627034919556 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 23 12:08:39 2021 " "Processing started: Fri Jul 23 12:08:39 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1627034919556 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1627034919556 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off datapath_123 -c datapath_123 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off datapath_123 -c datapath_123" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1627034919556 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1627034919848 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "datapath_123.vho /home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/simulation/modelsim/ simulation " "Generated file datapath_123.vho in folder \"/home/edocit/Documenti/AUGC/CPU_RISC_32/08-test_datapath_123/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1627034919949 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "601 " "Peak virtual memory: 601 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1627034919968 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 23 12:08:39 2021 " "Processing ended: Fri Jul 23 12:08:39 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1627034919968 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1627034919968 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1627034919968 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1627034919968 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 395 s " "Quartus Prime Full Compilation was successful. 0 errors, 395 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1627034920153 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1627034937774 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1627034937775 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 23 12:08:57 2021 " "Processing started: Fri Jul 23 12:08:57 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1627034937775 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1627034937775 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp datapath_123 -c datapath_123 --netlist_type=sgate " "Command: quartus_npp datapath_123 -c datapath_123 --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1627034937775 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1627034937887 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "497 " "Peak virtual memory: 497 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1627034938155 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 23 12:08:58 2021 " "Processing ended: Fri Jul 23 12:08:58 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1627034938155 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1627034938155 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1627034938155 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1627034938155 ""}
