#!/bin/sh -e
# This file is automatically generated by VCS.  Any changes you make
# to it will be overwritten the next time VCS is run.
vcs '-sverilog' '+vc' '-Mupdate' '-line' '-full64' '-kdb' '-nc' '-xprop=tmerge' '-lca' '-debug_access+all+reverse' '+define+' 'test/inv_sqrt_tb.sv' 'verilog/inv_sqrt.sv' 'verilog/fp_mul.sv' 'verilog/fp_add.sv' 'verilog/delay.sv' '-o' 'simv' 2>&1
