{"sections":[],"variants":[{"traits":[{"interfaceLanguage":"swift"}],"paths":["\/documentation\/vhdlparsing\/signaltype\/stdulogic"]}],"metadata":{"externalID":"s:11VHDLParsing10SignalTypeO9stdULogicyA2CmF","title":"SignalType.stdULogic","symbolKind":"case","modules":[{"name":"VHDLParsing"}],"role":"symbol","fragments":[{"kind":"keyword","text":"case"},{"text":" ","kind":"text"},{"text":"stdULogic","kind":"identifier"}],"roleHeading":"Case"},"primaryContentSections":[{"declarations":[{"tokens":[{"kind":"keyword","text":"case"},{"kind":"text","text":" "},{"kind":"identifier","text":"stdULogic"}],"languages":["swift"],"platforms":["Linux"]}],"kind":"declarations"}],"abstract":[{"text":"Standard unresolved logic (","type":"text"},{"code":"std_ulogic","type":"codeVoice"},{"text":").","type":"text"}],"identifier":{"url":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/SignalType\/stdULogic","interfaceLanguage":"swift"},"kind":"symbol","hierarchy":{"paths":[["doc:\/\/VHDLParsing\/documentation\/VHDLParsing","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/SignalType"]]},"schemaVersion":{"major":0,"patch":0,"minor":3},"references":{"doc://VHDLParsing/documentation/VHDLParsing":{"kind":"symbol","url":"\/documentation\/vhdlparsing","abstract":[],"role":"collection","title":"VHDLParsing","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing","type":"topic"},"doc://VHDLParsing/documentation/VHDLParsing/SignalType/stdULogic":{"title":"SignalType.stdULogic","fragments":[{"text":"case","kind":"keyword"},{"text":" ","kind":"text"},{"text":"stdULogic","kind":"identifier"}],"kind":"symbol","type":"topic","url":"\/documentation\/vhdlparsing\/signaltype\/stdulogic","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/SignalType\/stdULogic","role":"symbol","abstract":[{"type":"text","text":"Standard unresolved logic ("},{"type":"codeVoice","code":"std_ulogic"},{"type":"text","text":")."}]},"doc://VHDLParsing/documentation/VHDLParsing/SignalType":{"fragments":[{"kind":"keyword","text":"enum"},{"text":" ","kind":"text"},{"text":"SignalType","kind":"identifier"}],"title":"SignalType","kind":"symbol","navigatorTitle":[{"text":"SignalType","kind":"identifier"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/SignalType","role":"symbol","type":"topic","abstract":[{"text":"Valid VHDL Signal types.","type":"text"}],"url":"\/documentation\/vhdlparsing\/signaltype"}}}