Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Aug 24 03:50:02 2025
| Host         : LAPTOP-RG0KROU6 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file FFT_8_Point_Radix_2_Wrapper_control_sets_placed.rpt
| Design       : FFT_8_Point_Radix_2_Wrapper
| Device       : xc7z020
--------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     4 |
| Unused register locations in slices containing registers |    10 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|     10 |            1 |
|    16+ |            3 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |            1356 |          191 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             522 |          124 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------------+------------------+------------------+----------------+
|  Clock Signal  |           Enable Signal          | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+----------------------------------+------------------+------------------+----------------+
|  CLK_IBUF_BUFG | Count_module/Counter[4]_i_1_n_0  | RST_IBUF         |                2 |             10 |
|  CLK_IBUF_BUFG | Count_module/Shift_IN0_Real      | RST_IBUF         |               61 |            256 |
|  CLK_IBUF_BUFG | Count_module/SignalSample_0_Real | RST_IBUF         |               61 |            256 |
|  CLK_IBUF_BUFG |                                  | RST_IBUF         |              191 |           1356 |
+----------------+----------------------------------+------------------+------------------+----------------+


