STIL 1.0 { Design 2005; }
Header {
   Title "  TetraMAX(R)  O-2018.06-SP1-i20180719_204316 STIL output";
   Date "Fri Jan 28 02:48:16 2022";
   Source "  TetraMAX(R)  O-2018.06-SP1-i20180719_204316 STIL output";
   History {
      Ann {*  Incoming_Date "Fri Jan 28 02:47:54 2022"  *}
      Ann {*  Incoming_Src "Minimal STIL for design `async_fifo'"  *}
      Ann {*  Incoming_Date "Mon Jan 24 06:00:42 2022"  *}
      Ann {*  Incoming_Src "ABC Tool"  *}
      Ann {*      Collapsed Stuck Fault Summary Report *}
      Ann {* ----------------------------------------------- *}
      Ann {* fault class                     code   #faults *}
      Ann {* ------------------------------  ----  --------- *}
      Ann {* Detected                         DT       4441 *}
      Ann {*   detected_by_simulation         DS      (2795) *}
      Ann {*   detected_by_implication        DI      (1646) *}
      Ann {* Possibly detected                PT          0 *}
      Ann {* Undetectable                     UD         17 *}
      Ann {*   undetectable-tied              UT         (9) *}
      Ann {*   undetectable-blocked           UB         (4) *}
      Ann {*   undetectable-redundant         UR         (4) *}
      Ann {* ATPG untestable                  AU        748 *}
      Ann {*   atpg_untestable-not_detected   AN       (748) *}
      Ann {* Not detected                     ND          3 *}
      Ann {*   not-controlled                 NC         (3) *}
      Ann {* ----------------------------------------------- *}
      Ann {* total faults                              5209 *}
      Ann {* test coverage                            85.54% *}
      Ann {* fault coverage                           85.26% *}
      Ann {* ----------------------------------------------- *}
      Ann {*  *}
      Ann {*            Pattern Summary Report *}
      Ann {* ----------------------------------------------- *}
      Ann {* #internal patterns                          22 *}
      Ann {*     #basic_scan patterns                    21 *}
      Ann {*     #fast_sequential patterns                1 *}
      Ann {*          # 2-cycle patterns                  1 *}
      Ann {*          # 1-load patterns                   1 *}
      Ann {* ----------------------------------------------- *}
      Ann {*  *}
      Ann {* rule  severity  #fails  description *}
      Ann {* ----  --------  ------  --------------------------------- *}
      Ann {* B7    warning       16  undriven module output pin *}
      Ann {* B8    warning       10  unconnected module input pin *}
      Ann {* B9    warning       12  undriven module internal net *}
      Ann {* B10   warning       34  unconnected module internal net *}
      Ann {* S19   warning       23  nonscan cell disturb *}
      Ann {* C3    warning        1  no latch transparency when clocks off *}
      Ann {*  *}
      Ann {* clock_name        off  usage *}
      Ann {* ----------------  ---  -------------------------- *}
      Ann {* wclk               0   shift nonscan_DLAT nonscan_DFF  *}
      Ann {* rclk               0   shift nonscan_DLAT nonscan_DFF  *}
      Ann {* ate_wclk           0   master shift nonscan_DLAT nonscan_DFF  *}
      Ann {* ate_rclk           0   master shift nonscan_DLAT nonscan_DFF  *}
      Ann {* wrst_n             1   master reset  *}
      Ann {* rrst_n             1   master set reset  *}
      Ann {*  *}
      Ann {* port_name         constraint_value *}
      Ann {* ----------------  --------------- *}
      Ann {* atpg_mode           1 *}
      Ann {* test_mode           0 *}
      Ann {* occ_rst             0 *}
      Ann {* occ_mode            1 *}
      Ann {* pll_bypass          1 *}
      Ann {* test_mode1          0 *}
      Ann {*  *}
      Ann {* There are no equivalent pins *}
      Ann {* There are no net connections *}
      Ann {* top_module_name = async_fifo *}
      Ann {* Unified STIL Flow *}
      Ann {* serial_flag = 0 *}
   }
}
Signals {
   "wclk" In; "wrst_n" In; "wen" In; "wptr_clr" In; "wdata[7]" In; "wdata[6]" In;
   "wdata[5]" In; "wdata[4]" In; "wdata[3]" In; "wdata[2]" In; "wdata[1]" In; "wdata[0]" In;
   "rclk" In; "rrst_n" In; "ren" In; "rptr_clr" In; "near_full_mrgn[4]" In; "near_full_mrgn[3]" In;
   "near_full_mrgn[2]" In; "near_full_mrgn[1]" In; "near_full_mrgn[0]" In; "near_empty_mrgn[4]" In;
   "near_empty_mrgn[3]" In; "near_empty_mrgn[2]" In; "near_empty_mrgn[1]" In; 
   "near_empty_mrgn[0]" In; "test_si" In { ScanIn; } "test_se" In; "atpg_mode" In;
   "test_mode" In; "ate_wclk" In; "ate_rclk" In; "occ_rst" In; "occ_mode" In; "pll_bypass" In;
   "test_mode1" In; "test_si_1" In { ScanIn; } "test_si_2" In { ScanIn; } "test_si_3" In
   { ScanIn; } "rdata[7]" Out; "rdata[6]" Out; "rdata[5]" Out; "rdata[4]" Out; "rdata[3]" Out;
   "rdata[2]" Out; "rdata[1]" Out; "rdata[0]" Out; "full" Out; "empty" Out; "near_full" Out;
   "near_empty" Out; "over_flow" Out; "under_flow" Out; "test_so" Out { ScanOut; }
   "test_so_1" Out { ScanOut; } "test_so_2" Out { ScanOut; } "test_so_3" Out { ScanOut;
   } "occ_wclk/fast_clk_clkgt/U2/A2" Pseudo; "occ_wclk/U2/Z" Pseudo; "occ_rclk/U2/Z" Pseudo;
   "occ_rclk/fast_clk_clkgt/U2/A2" Pseudo;
}
SignalGroups {
   "_pi" = '"atpg_mode" + "near_empty_mrgn[0]" + "near_empty_mrgn[1]" +
   "near_empty_mrgn[2]" + "near_empty_mrgn[3]" + "near_empty_mrgn[4]" +
   "near_full_mrgn[0]" + "near_full_mrgn[1]" + "near_full_mrgn[2]" +
   "near_full_mrgn[3]" + "near_full_mrgn[4]" + "rclk" + "ren" + "rptr_clr" +
   "rrst_n" + "test_mode" + "test_se" + "test_si" + "wclk" + "wdata[0]" +
   "wdata[1]" + "wdata[2]" + "wdata[3]" + "wdata[4]" + "wdata[5]" + "wdata[6]" +
   "wdata[7]" + "wen" + "wptr_clr" + "wrst_n" + "ate_wclk" + "ate_rclk" +
   "occ_rst" + "occ_mode" + "pll_bypass" + "test_mode1" + "test_si_1" +
   "test_si_2" + "test_si_3"'; // #signals=39
   "all_inputs" = '"atpg_mode" + "near_empty_mrgn[0]" + "near_empty_mrgn[1]" +
   "near_empty_mrgn[2]" + "near_empty_mrgn[3]" + "near_empty_mrgn[4]" +
   "near_full_mrgn[0]" + "near_full_mrgn[1]" + "near_full_mrgn[2]" +
   "near_full_mrgn[3]" + "near_full_mrgn[4]" + "rclk" + "ren" + "rptr_clr" +
   "rrst_n" + "test_mode" + "test_se" + "test_si" + "wclk" + "wdata[0]" +
   "wdata[1]" + "wdata[2]" + "wdata[3]" + "wdata[4]" + "wdata[5]" + "wdata[6]" +
   "wdata[7]" + "wen" + "wptr_clr" + "wrst_n" + "ate_wclk" + "ate_rclk" +
   "occ_rst" + "occ_mode" + "pll_bypass" + "test_mode1" + "test_si_1" +
   "test_si_2" + "test_si_3"'; // #signals=39
   "all_outputs" = '"empty" + "full" + "near_empty" + "near_full" + "over_flow" +
   "rdata[0]" + "rdata[1]" + "rdata[2]" + "rdata[3]" + "rdata[4]" + "rdata[5]" +
   "rdata[6]" + "rdata[7]" + "test_so" + "under_flow" + "test_so_1" +
   "test_so_2" + "test_so_3"'; // #signals=18
   "all_ports" = '"all_inputs" + "all_outputs"'; // #signals=57
   "_in" = '"wclk" + "wrst_n" + "wen" + "wptr_clr" + "wdata[7]" + "wdata[6]" +
   "wdata[5]" + "wdata[4]" + "wdata[3]" + "wdata[2]" + "wdata[1]" + "wdata[0]" +
   "rclk" + "rrst_n" + "ren" + "rptr_clr" + "near_full_mrgn[4]" +
   "near_full_mrgn[3]" + "near_full_mrgn[2]" + "near_full_mrgn[1]" +
   "near_full_mrgn[0]" + "near_empty_mrgn[4]" + "near_empty_mrgn[3]" +
   "near_empty_mrgn[2]" + "near_empty_mrgn[1]" + "near_empty_mrgn[0]" +
   "test_si" + "test_se" + "atpg_mode" + "test_mode" + "ate_wclk" + "ate_rclk" +
   "occ_rst" + "occ_mode" + "pll_bypass" + "test_mode1" + "test_si_1" +
   "test_si_2" + "test_si_3"'; // #signals=39
   "_clk" = '"rclk" + "rrst_n" + "wclk" + "wrst_n" + "ate_wclk" + "ate_rclk"'; // #signals=6
   "_so" = '"test_so" + "test_so_1" + "test_so_2" + "test_so_3"' { ScanOut; } // #signals=4
   "_po" = '"empty" + "full" + "near_empty" + "near_full" + "over_flow" +
   "rdata[0]" + "rdata[1]" + "rdata[2]" + "rdata[3]" + "rdata[4]" + "rdata[5]" +
   "rdata[6]" + "rdata[7]" + "test_so" + "under_flow" + "test_so_1" +
   "test_so_2" + "test_so_3"'; // #signals=18
   "_out" = '"rdata[7]" + "rdata[6]" + "rdata[5]" + "rdata[4]" + "rdata[3]" +
   "rdata[2]" + "rdata[1]" + "rdata[0]" + "full" + "empty" + "near_full" +
   "near_empty" + "over_flow" + "under_flow" + "test_so" + "test_so_1" +
   "test_so_2" + "test_so_3"'; // #signals=18
   "_si" = '"test_si" + "test_si_1" + "test_si_2" + "test_si_3"' { ScanIn; } // #signals=4
}
Timing {
   WaveformTable "_allclock_launch_capture_WFT_" {
      Period '100ns';
      Waveforms {
         "all_inputs" { 0 { '0ns' D; } }
         "all_inputs" { 1 { '0ns' U; } }
         "all_inputs" { Z { '0ns' Z; } }
         "all_inputs" { N { '0ns' N; } }
         "all_outputs" { X { '0ns' X; '40ns' X; } }
         "all_outputs" { H { '0ns' X; '40ns' H; } }
         "all_outputs" { T { '0ns' X; '40ns' T; } }
         "all_outputs" { L { '0ns' X; '40ns' L; } }
         "wclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "rclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "ate_wclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "ate_rclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "wrst_n" { P { '0ns' U; '45ns' D; '55ns' U; } }
         "rrst_n" { P { '0ns' U; '45ns' D; '55ns' U; } }
      }
   }
   WaveformTable "_allclock_launch_WFT_" {
      Period '100ns';
      Waveforms {
         "all_inputs" { 0 { '0ns' D; } }
         "all_inputs" { 1 { '0ns' U; } }
         "all_inputs" { Z { '0ns' Z; } }
         "all_inputs" { N { '0ns' N; } }
         "all_outputs" { X { '0ns' X; '40ns' X; } }
         "all_outputs" { H { '0ns' X; '40ns' H; } }
         "all_outputs" { T { '0ns' X; '40ns' T; } }
         "all_outputs" { L { '0ns' X; '40ns' L; } }
         "wclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "rclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "ate_wclk" { P { '0ns' D; '97ns' U; '99ns' D; } }
         "ate_rclk" { P { '0ns' D; '97ns' U; '99ns' D; } }
         "wrst_n" { P { '0ns' U; '45ns' D; '55ns' U; } }
         "rrst_n" { P { '0ns' U; '45ns' D; '55ns' U; } }
      }
   }
   WaveformTable "_default_WFT_" {
      Period '100ns';
      Waveforms {
         "all_inputs" { 0 { '0ns' D; } }
         "all_inputs" { 1 { '0ns' U; } }
         "all_inputs" { Z { '0ns' Z; } }
         "all_inputs" { N { '0ns' N; } }
         "wrst_n" { P { '0ns' U; '45ns' D; '55ns' U; } }
         "rrst_n" { P { '0ns' U; '45ns' D; '55ns' U; } }
         "wclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "rclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "ate_wclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "ate_rclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "all_outputs" { X { '0ns' X; '40ns' X; } }
         "all_outputs" { H { '0ns' X; '40ns' H; } }
         "all_outputs" { T { '0ns' X; '40ns' T; } }
         "all_outputs" { L { '0ns' X; '40ns' L; } }
      }
   }
   WaveformTable "_multiclock_capture_WFT_" {
      Period '100ns';
      Waveforms {
         "all_inputs" { 0 { '0ns' D; } }
         "all_inputs" { 1 { '0ns' U; } }
         "all_inputs" { Z { '0ns' Z; } }
         "all_inputs" { N { '0ns' N; } }
         "all_outputs" { X { '0ns' X; '40ns' X; } }
         "all_outputs" { H { '0ns' X; '40ns' H; } }
         "all_outputs" { T { '0ns' X; '40ns' T; } }
         "all_outputs" { L { '0ns' X; '40ns' L; } }
         "wclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "rclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "ate_wclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "ate_rclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "wrst_n" { P { '0ns' U; '45ns' D; '55ns' U; } }
         "rrst_n" { P { '0ns' U; '45ns' D; '55ns' U; } }
      }
   }
   WaveformTable "_allclock_capture_WFT_" {
      Period '100ns';
      Waveforms {
         "all_inputs" { 0 { '0ns' D; } }
         "all_inputs" { 1 { '0ns' U; } }
         "all_inputs" { Z { '0ns' Z; } }
         "all_inputs" { N { '0ns' N; } }
         "all_outputs" { X { '0ns' X; '1ns' X; } }
         "all_outputs" { H { '0ns' X; '1ns' H; } }
         "all_outputs" { T { '0ns' X; '1ns' T; } }
         "all_outputs" { L { '0ns' X; '1ns' L; } }
         "wclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "rclk" { P { '0ns' D; '45ns' U; '55ns' D; } }
         "ate_wclk" { P { '0ns' D; '2ns' U; '4ns' D; } }
         "ate_rclk" { P { '0ns' D; '4ns' U; '6ns' D; } }
         "wrst_n" { P { '0ns' U; '45ns' D; '55ns' U; } }
         "rrst_n" { P { '0ns' U; '45ns' D; '55ns' U; } }
      }
   }
}
ScanStructures {
   ScanChain "1" {
      ScanLength 8;
      ScanIn "test_si";
      ScanOut "test_so";
      ScanInversion 0;
      ScanCells "async_fifo.snps_clk_chain_0.U_shftreg_0_ff_7_q_reg.D" 
      "async_fifo.snps_clk_chain_0.U_shftreg_0_ff_6_q_reg.D" 
      "async_fifo.snps_clk_chain_0.U_shftreg_0_ff_5_q_reg.D" 
      "async_fifo.snps_clk_chain_0.U_shftreg_0_ff_4_q_reg.D" 
      "async_fifo.snps_clk_chain_0.U_shftreg_0_ff_3_q_reg.D" 
      "async_fifo.snps_clk_chain_0.U_shftreg_0_ff_2_q_reg.D" 
      "async_fifo.snps_clk_chain_0.U_shftreg_0_ff_1_q_reg.D" 
      "async_fifo.snps_clk_chain_0.U_shftreg_0_ff_0_q_reg.D" ;
      ScanMasterClock "ate_wclk" ;
   }
   ScanChain "2" {
      ScanLength 8;
      ScanIn "test_si_1";
      ScanOut "test_so_1";
      ScanInversion 0;
      ScanCells "async_fifo.snps_clk_chain_1.U_shftreg_0_ff_7_q_reg.D" 
      "async_fifo.snps_clk_chain_1.U_shftreg_0_ff_6_q_reg.D" 
      "async_fifo.snps_clk_chain_1.U_shftreg_0_ff_5_q_reg.D" 
      "async_fifo.snps_clk_chain_1.U_shftreg_0_ff_4_q_reg.D" 
      "async_fifo.snps_clk_chain_1.U_shftreg_0_ff_3_q_reg.D" 
      "async_fifo.snps_clk_chain_1.U_shftreg_0_ff_2_q_reg.D" 
      "async_fifo.snps_clk_chain_1.U_shftreg_0_ff_1_q_reg.D" 
      "async_fifo.snps_clk_chain_1.U_shftreg_0_ff_0_q_reg.D" ;
      ScanMasterClock "ate_rclk" ;
   }
   ScanChain "3" {
      ScanLength 153;
      ScanIn "test_si_2";
      ScanOut "test_so_2";
      ScanInversion 0;
      ScanCells "async_fifo.sync_r2w.temp_reg_0_.SD" "async_fifo.sync_r2w.sync_out_reg_0_.D" 
      "async_fifo.sync_r2w.temp_reg_1_.SD" "async_fifo.sync_r2w.sync_out_reg_1_.D" 
      "async_fifo.sync_r2w.temp_reg_2_.SD" "async_fifo.sync_r2w.sync_out_reg_2_.D" 
      "async_fifo.R_0.SD" "async_fifo.R_1.SD" "async_fifo.R_2.SD" 
      "async_fifo.fifo_mem.mem_reg_0__0_.SD" "async_fifo.fifo_mem.mem_reg_0__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_0__2_.SD" "async_fifo.fifo_mem.mem_reg_0__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_0__4_.SD" "async_fifo.fifo_mem.mem_reg_0__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_0__6_.SD" "async_fifo.fifo_mem.mem_reg_0__7_.SD" 
      "async_fifo.fifo_mem.mem_reg_1__0_.SD" "async_fifo.fifo_mem.mem_reg_1__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_1__2_.SD" "async_fifo.fifo_mem.mem_reg_1__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_1__4_.SD" "async_fifo.fifo_mem.mem_reg_1__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_1__6_.SD" "async_fifo.fifo_mem.mem_reg_1__7_.SD" 
      "async_fifo.fifo_mem.mem_reg_2__0_.SD" "async_fifo.fifo_mem.mem_reg_2__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_2__2_.SD" "async_fifo.fifo_mem.mem_reg_2__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_2__4_.SD" "async_fifo.fifo_mem.mem_reg_2__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_2__6_.SD" "async_fifo.fifo_mem.mem_reg_2__7_.SD" 
      "async_fifo.fifo_mem.mem_reg_3__0_.SD" "async_fifo.fifo_mem.mem_reg_3__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_3__2_.SD" "async_fifo.fifo_mem.mem_reg_3__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_3__4_.SD" "async_fifo.fifo_mem.mem_reg_3__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_3__6_.SD" "async_fifo.fifo_mem.mem_reg_3__7_.SD" 
      "async_fifo.fifo_mem.mem_reg_4__0_.SD" "async_fifo.fifo_mem.mem_reg_4__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_4__2_.SD" "async_fifo.fifo_mem.mem_reg_4__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_4__4_.SD" "async_fifo.fifo_mem.mem_reg_4__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_4__6_.SD" "async_fifo.fifo_mem.mem_reg_4__7_.SD" 
      "async_fifo.fifo_mem.mem_reg_5__0_.SD" "async_fifo.fifo_mem.mem_reg_5__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_5__2_.SD" "async_fifo.fifo_mem.mem_reg_5__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_5__4_.SD" "async_fifo.fifo_mem.mem_reg_5__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_5__6_.SD" "async_fifo.fifo_mem.mem_reg_5__7_.SD" 
      "async_fifo.fifo_mem.mem_reg_6__0_.SD" "async_fifo.fifo_mem.mem_reg_6__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_6__2_.SD" "async_fifo.fifo_mem.mem_reg_6__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_6__4_.SD" "async_fifo.fifo_mem.mem_reg_6__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_6__6_.SD" "async_fifo.fifo_mem.mem_reg_6__7_.SD" 
      "async_fifo.fifo_mem.mem_reg_7__0_.SD" "async_fifo.fifo_mem.mem_reg_7__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_7__2_.SD" "async_fifo.fifo_mem.mem_reg_7__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_7__4_.SD" "async_fifo.fifo_mem.mem_reg_7__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_7__6_.SD" "async_fifo.fifo_mem.mem_reg_7__7_.SD" 
      "async_fifo.fifo_mem.mem_reg_8__0_.SD" "async_fifo.fifo_mem.mem_reg_8__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_8__2_.SD" "async_fifo.fifo_mem.mem_reg_8__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_8__4_.SD" "async_fifo.fifo_mem.mem_reg_8__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_8__6_.SD" "async_fifo.fifo_mem.mem_reg_8__7_.SD" 
      "async_fifo.fifo_mem.mem_reg_9__0_.SD" "async_fifo.fifo_mem.mem_reg_9__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_9__2_.SD" "async_fifo.fifo_mem.mem_reg_9__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_9__4_.SD" "async_fifo.fifo_mem.mem_reg_9__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_9__6_.SD" "async_fifo.fifo_mem.mem_reg_9__7_.SD" 
      "async_fifo.fifo_mem.mem_reg_10__0_.SD" "async_fifo.fifo_mem.mem_reg_10__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_10__2_.SD" "async_fifo.fifo_mem.mem_reg_10__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_10__4_.SD" "async_fifo.fifo_mem.mem_reg_10__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_10__6_.SD" "async_fifo.fifo_mem.mem_reg_10__7_.SD" 
      "async_fifo.fifo_mem.mem_reg_11__0_.SD" "async_fifo.fifo_mem.mem_reg_11__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_11__2_.SD" "async_fifo.fifo_mem.mem_reg_11__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_11__4_.SD" "async_fifo.fifo_mem.mem_reg_11__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_11__6_.SD" "async_fifo.fifo_mem.mem_reg_11__7_.SD" 
      "async_fifo.fifo_mem.mem_reg_12__0_.SD" "async_fifo.fifo_mem.mem_reg_12__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_12__2_.SD" "async_fifo.fifo_mem.mem_reg_12__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_12__4_.SD" "async_fifo.fifo_mem.mem_reg_12__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_12__6_.SD" "async_fifo.fifo_mem.mem_reg_12__7_.SD" 
      "async_fifo.fifo_mem.mem_reg_13__0_.SD" "async_fifo.fifo_mem.mem_reg_13__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_13__2_.SD" "async_fifo.fifo_mem.mem_reg_13__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_13__4_.SD" "async_fifo.fifo_mem.mem_reg_13__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_13__6_.SD" "async_fifo.fifo_mem.mem_reg_13__7_.SD" 
      "async_fifo.fifo_mem.mem_reg_14__0_.SD" "async_fifo.fifo_mem.mem_reg_14__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_14__2_.SD" "async_fifo.fifo_mem.mem_reg_14__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_14__4_.SD" "async_fifo.fifo_mem.mem_reg_14__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_14__6_.SD" "async_fifo.fifo_mem.mem_reg_14__7_.SD" 
      "async_fifo.fifo_mem.mem_reg_15__0_.SD" "async_fifo.fifo_mem.mem_reg_15__1_.SD" 
      "async_fifo.fifo_mem.mem_reg_15__2_.SD" "async_fifo.fifo_mem.mem_reg_15__3_.SD" 
      "async_fifo.fifo_mem.mem_reg_15__4_.SD" "async_fifo.fifo_mem.mem_reg_15__5_.SD" 
      "async_fifo.fifo_mem.mem_reg_15__6_.SD" "async_fifo.fifo_mem.mem_reg_15__7_.SD" 
      "async_fifo.sync_r2w.temp_reg_3_.SD" "async_fifo.sync_r2w.temp_reg_4_.SD" 
      "async_fifo.sync_rst_w.dff1_reg.SD" "async_fifo.sync_rst_w.dff2_reg.SD" 
      "async_fifo.wptr_full_full_reg.SD" "async_fifo.wptr_full_near_full_reg.SD" 
      "async_fifo.wptr_full_over_flow_reg.SD" "async_fifo.wptr_full_wbin_reg_0_.SD" 
      "async_fifo.wptr_full_wbin_reg_1_.SD" "async_fifo.wptr_full_wbin_reg_2_.SD" 
      "async_fifo.wptr_full_wbin_reg_3_.SD" "async_fifo.wptr_full_wbin_reg_4_.SD" 
      "async_fifo.wptr_full_wptr_reg_0_.SD" "async_fifo.wptr_full_wptr_reg_1_.SD" 
      "async_fifo.wptr_full_wptr_reg_2_.SD" "async_fifo.wptr_full_wptr_reg_3_.SD" ;
      ScanMasterClock "ate_wclk" ;
   }
   ScanChain "4" {
      ScanLength 24;
      ScanIn "test_si_3";
      ScanOut "test_so_3";
      ScanInversion 0;
      ScanCells "async_fifo.sync_w2r.temp_reg_0_.SD" "async_fifo.sync_w2r.sync_out_reg_0_.D" 
      "async_fifo.sync_w2r.temp_reg_1_.SD" "async_fifo.sync_w2r.sync_out_reg_1_.D" 
      "async_fifo.sync_w2r.temp_reg_2_.SD" "async_fifo.sync_w2r.sync_out_reg_2_.D" 
      "async_fifo.sync_w2r.temp_reg_3_.SD" "async_fifo.sync_w2r.sync_out_reg_3_.D" 
      "async_fifo.sync_w2r.temp_reg_4_.SD" "async_fifo.sync_w2r.sync_out_reg_4_.D" 
      "async_fifo.rptr_empty_empty_reg.SD" "async_fifo.rptr_empty_near_empty_reg.SD" 
      "async_fifo.rptr_empty_rbin_reg_0_.SD" "async_fifo.rptr_empty_rbin_reg_1_.SD" 
      "async_fifo.rptr_empty_rbin_reg_2_.SD" "async_fifo.rptr_empty_rbin_reg_3_.SD" 
      "async_fifo.rptr_empty_rbin_reg_4_.SD" "async_fifo.rptr_empty_rptr_reg_0_.SD" 
      "async_fifo.rptr_empty_rptr_reg_1_.SD" "async_fifo.rptr_empty_rptr_reg_2_.SD" 
      "async_fifo.rptr_empty_rptr_reg_3_.SD" "async_fifo.rptr_empty_under_flow_reg.SD" 
      "async_fifo.sync_rst_r.dff1_reg.SD" "async_fifo.sync_rst_r.dff2_reg.SD" ;
      ScanMasterClock "ate_rclk" ;
   }
}
PatternBurst "TM1_occ_bypass" {
   MacroDefs "TM1_occ_bypass";
   Procedures "TM1_occ_bypass";
   PatList { "_pattern_" {
   }
}}
PatternExec "TM1_occ_bypass" {
   PatternBurst "TM1_occ_bypass";
}
Procedures "TM1_occ_bypass" {
   "multiclock_capture" {
      W "_multiclock_capture_WFT_";
      C { "all_inputs"=1\r10 N 0NN100N0\r10 N 1000110NNN; "all_outputs"=\r18 X ; }
      F { "atpg_mode"=1; "test_mode"=0; "occ_rst"=0; "occ_mode"=1; "pll_bypass"=1; "test_mode1"=0; }
      V { "_pi"=\r39 # ; "_po"=\r18 # ; }
   }
   "allclock_capture" {
      W "_allclock_capture_WFT_";
      C { "all_inputs"=1\r10 N 0NN100N0\r10 N 1000110NNN; "all_outputs"=\r18 X ; }
      F { "atpg_mode"=1; "test_mode"=0; "occ_rst"=0; "occ_mode"=1; "pll_bypass"=1; "test_mode1"=0; }
      V { "_pi"=\r39 # ; "_po"=\r18 # ; }
   }
   "allclock_launch" {
      W "_allclock_launch_WFT_";
      C { "all_inputs"=1\r10 N 0NN100N0\r10 N 1000110NNN; "all_outputs"=\r18 X ; }
      F { "atpg_mode"=1; "test_mode"=0; "occ_rst"=0; "occ_mode"=1; "pll_bypass"=1; "test_mode1"=0; }
      V { "_pi"=\r39 # ; "_po"=\r18 # ; }
   }
   "allclock_launch_capture" {
      W "_allclock_launch_capture_WFT_";
      C { "all_inputs"=1\r10 N 0NN100N0\r10 N 1000110NNN; "all_outputs"=\r18 X ; }
      F { "atpg_mode"=1; "test_mode"=0; "occ_rst"=0; "occ_mode"=1; "pll_bypass"=1; "test_mode1"=0; }
      V { "_pi"=\r39 # ; "_po"=\r18 # ; }
   }
   "load_unload" {
      W "_default_WFT_";
      C { "atpg_mode"=1; "near_empty_mrgn[0]"=N; "near_empty_mrgn[1]"=N; "near_empty_mrgn[2]"=N; 
         "near_empty_mrgn[3]"=N; "near_empty_mrgn[4]"=N; "near_full_mrgn[0]"=N; "near_full_mrgn[1]"=N; 
         "near_full_mrgn[2]"=N; "near_full_mrgn[3]"=N; "near_full_mrgn[4]"=N; "rclk"=0; 
         "ren"=N; "rptr_clr"=N; "rrst_n"=1; "test_mode"=0; "test_se"=0; "test_si"=N; "wclk"=0; "wdata[0]"=N; 
         "wdata[1]"=N; "wdata[2]"=N; "wdata[3]"=N; "wdata[4]"=N; "wdata[5]"=N; "wdata[6]"=N; "wdata[7]"=N; 
         "wen"=N; "wptr_clr"=N; "wrst_n"=1; "empty"=X; "full"=X; "near_empty"=X; "near_full"=X; "over_flow"=X; 
         "rdata[0]"=X; "rdata[1]"=X; "rdata[2]"=X; "rdata[3]"=X; "rdata[4]"=X; "rdata[5]"=X; "rdata[6]"=X; 
         "rdata[7]"=X; "test_so"=X; "under_flow"=X; "ate_wclk"=0; "ate_rclk"=0; "occ_rst"=0; "occ_mode"=1; 
         "pll_bypass"=1; "test_mode1"=0; "test_si_1"=N; "test_so_1"=X; "test_si_2"=N; "test_so_2"=X; 
         "test_si_3"=N; "test_so_3"=X; }
      "TM1_occ_bypass_pre_shift": V { "test_se"=1; }
      Shift {          W "_default_WFT_";
         V { "_clk"=P1P1PP; "_si"=####; "_so"=####; }
      }
   }
}
MacroDefs "TM1_occ_bypass" {
   "test_setup" {
      W "_default_WFT_";
      C { "all_inputs"=\r39 N ; "all_outputs"=\r18 X ; }
      V { "atpg_mode"=1; "rclk"=0; "rrst_n"=1; "test_mode"=0; "wclk"=0; "wrst_n"=1; "ate_wclk"=0; "ate_rclk"=0; 
         "occ_mode"=1; "test_mode1"=0; }
      V { "test_se"=0; "occ_rst"=0; "pll_bypass"=1; }
   }
}
Pattern "_pattern_" {
   W "_multiclock_capture_WFT_";
   "precondition all Signals": C { "_pi"=\r39 0 ; "_po"=\r18 X ; }
   Macro "test_setup";
   Ann {* chain_test *}
   "pattern 0": Call "load_unload" { 
      "test_si"=00110011; "test_si_1"=00110011; "test_si_2"=001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110; 
      "test_si_3"=001100110011001100110011; }
   Call "multiclock_capture" { 
      "_pi"=100101000100011011000101010111000110011; "_po"=LHLHLHHLLHHLLLHLLL; }
   "pattern 1": Call "load_unload" { 
      "test_so"=LLHHLLHH; "test_so_1"=LLHHLLHH; "test_so_2"=LLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHLLHHL; 
      "test_so_3"=LLHHLLHHLLHHLLHHLLHHLLHH; "test_si"=10000010; "test_si_1"=00101111; 
      "test_si_2"=100101011111111101111111111111110111111111111111111111111111111101111111111111111111111111111111011111111111111111101011111111111111111111111111110110010; 
      "test_si_3"=111111110011100111110100; }
   Call "multiclock_capture" { 
      "_pi"=10101000101P00P010P0101010111P000110001; "_po"=LHHHHHHLHLHHHHHLHH; }
   "pattern 2": Call "load_unload" { 
      "test_so"=HLLLLLHL; "test_so_1"=LLHLHHHH; "test_so_2"=LLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLL; 
      "test_so_3"=LLLLLLLLLLLLLHLLLLLLLLLL; "test_si"=01010101; "test_si_1"=10101011; 
      "test_si_2"=001101111000100001111111011010010101010101010100100100110101001101001101001010100101010110110100101010100011010101010101010101011010101010010101010110101; 
      "test_si_3"=101100110100011010101101; }
   Call "multiclock_capture" { 
      "_pi"=110001010000011000010000000101PP0110011; "_po"=HLLLLHLHLHHLLLHHLH; }
   "pattern 3": Call "load_unload" { 
      "test_so"=LHLHLHLH; "test_so_1"=HLHLHLHH; "test_so_2"=HLLLHLLLLLHLLHXXLLLLLLLHLHHLHLLHLHLHLHLHLHLHLHLLHLLHLLHHLHLHLLHHLHLLHHLHLLHLHLHLLHLHLHLHHLHHLHLLHLHLHLHLLLHHLHLHLHLHLHLHLHLHLHLHHLHLHLHLHLLHLHLHLLLHXHXHX; 
      "test_so_3"=LHLLLLLLLLLLLLLXLXLXHXHX; "test_si"=01000110; "test_si_1"=01001011; 
      "test_si_2"=111110010000010101001101011011111010010001011101101011101001011100101100101001111101011001100101100001101101010110100000000011100101100001111111001101110; 
      "test_si_3"=101010110001010011111011; }
   Call "multiclock_capture" { 
      "_pi"=10011110011P11P010P0010100011P000110000; "_po"=HLLLLLLLHHLHLLHLHH; }
   "pattern 4": Call "load_unload" { 
      "test_so"=LHLLLHHL; "test_so_1"=LHLLHLHH; "test_so_2"=LLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLL; 
      "test_so_3"=LLLLLLLLLLLLLHLLLLLLLLLL; "test_si"=11001011; "test_si_1"=01000101; 
      "test_si_2"=011010100010110100111101010010001100100010000001001010011101110111111000100101101010000111011101000101000011000101100100011110011111101000010011011010000; 
      "test_si_3"=011110011001011001101110; }
   Call "multiclock_capture" { 
      "_pi"=101010001010011001P0111101100P0P0110111; "_po"=HLLHLLLLHHHHHHHLLL; }
   "pattern 5": Call "load_unload" { 
      "test_so"=HHLLHLHH; "test_so_1"=LHLLLHLH; "test_so_2"=LLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLL; 
      "test_so_3"=HHLLLLLLLLLLLLLXHXLXHXLX; "test_si"=10010111; "test_si_1"=10001110; 
      "test_si_2"=110100011110111010011110001001000110010001000000010101000010111010111100110010111101000010101110110010100001100011110010101111001111110101001001110111100; 
      "test_si_3"=110100101110100010110001; }
   Call "multiclock_capture" { 
      "_pi"=110100000010101000011110110101PP0110011; "_po"=LLHHHLLHLLHLLHLHHH; }
   "pattern 6": Call "load_unload" { 
      "test_so"=HLLHLHHH; "test_so_1"=HLLLHHHL; "test_so_2"=LHHLLLHLLLLHHHXXHLLHHHHLLLHLLHLLLHHLLHLLLHLLLLLLLHLHLHLLLLHLHHHLHLHHHHLLHHLLHLHHHHLHLLLLHLHLHHHLHHLLHLHLLLLHHLLLLHHLHHHHHLHHHHLLHHHHHHLHLHLLHLLHLHHHXHXLX; 
      "test_so_3"=HHLHLLLLHHHHLLLXLXHXLXHX; "test_si"=11101100; "test_si_1"=11001011; 
      "test_si_2"=001100100101100011010100111011010010100010001111010101000100000101110000001000001110001011111000111100100001011111001101001000000110101011001000111101100; 
      "test_si_3"=000011101000111111111100; }
   Call "multiclock_capture" { 
      "_pi"=101101101100111000P110001101110P0110110; "_po"=HHHLHLLLLLHLLHLHLL; }
   "pattern 7": Call "load_unload" { 
      "test_so"=HHHLHHLL; "test_so_1"=HHLLHLHH; "test_so_2"=LLHHLLHLLHLHHLLLHHLHLHLLHHHLHHLHLLHLHLLLHLLLHHHHLHLHLHLLLHLLLLLHLHHHLLLLLLHLLLLLHHHLLLHLHHHHHLLLHHHHLLHLLLLHLHHHHHLLHHLHLLHLLLLLLHHLHLHLHHLLHLLLHHHHLHHLL; 
      "test_so_3"=LHLLLLLLLLLLLLHLHLHLHHLH; "test_si"=01011011; "test_si_1"=10010011; 
      "test_si_2"=011111000010010001101010101101100101010010000110111010100010010000010100000100001011000110111100111110010100101110100110100100000011011101100100111100011; 
      "test_si_3"=010110010101101101011101; }
   Call "multiclock_capture" { 
      "_pi"=11101101101P111000000001101111P00110011; "_po"=LLHHLHLLHHHHHLLHLL; }
   "pattern 8": Call "load_unload" { 
      "test_so"=LHLHHLHH; "test_so_1"=HLLHLLHH; "test_so_2"=LLLLLLLLLLLLHHHHLHHLHLHLHLHHLHHLLHLHLHLLHLLLLHHLHHHLHLHLLLHLLHLLLLLHLHLLHLHHLLLLHLHHLLLHHLHHHHLLHHHHHLLHLHLLHLHHHLHLLHHLHLLHLLLLLLHHLHHHLHHLLHLLLLLLHLLHL; 
      "test_so_3"=LHLHHLLHLHLHHLHHLHLHHHLH; "test_si"=11110011; "test_si_1"=01110011; 
      "test_si_2"=010100010110101111101110011001001111000000101100010010110100011000110010110011010101001000110011101010110011111001100111001101000000111011011110010101011; 
      "test_si_3"=010001100010100000000111; }
   Call "multiclock_capture" { 
      "_pi"=11001111001P101000000110001111P00110010; "_po"=LLHHHLLHLHHLLHLLLL; }
   "pattern 9": Call "load_unload" { 
      "test_so"=HHHHLLHH; "test_so_1"=LHHHLLHH; "test_so_2"=LLLLLLLLLLLLLHLLHHHLHHHLLHHLLHLLHHHHLLLLLLHLHHLLLHLLHLHHLHLLLHHLLLHHLLHLHHLLHHLHLHLHLLHLLLHHLLHHHLHLHLHHLLHHHHHLLHHLLHHHHLLLHHLLLLLLHHHLHHLHHHHLHHLLLLHHH; 
      "test_so_3"=LHLLLHHLLLHLHLLLLLLLLHHH; "test_si"=11100011; "test_si_1"=11100111; 
      "test_si_2"=110011010001000100110111101100100011100001010110101001010010001111011001001001101110100101011000000101011101111100110011000110111000011100101111101111010; 
      "test_si_3"=111001000101000000001011; }
   Call "multiclock_capture" { 
      "_pi"=100111100100101001P011000110110P0110001; "_po"=LHLLLHLHLHLLLHHHHH; }
   "pattern 10": Call "load_unload" { 
      "test_so"=HHHLLLHH; "test_so_1"=HHHLLHHH; "test_so_2"=HHLLHHLHLLLHLLLHLLHHLHHHHLHHLLHLLLHHHLLLLHLHLHHLHLHLLHLHLLHLLLHHHHLHHLLHLLHLLHHLHHHLHLLHLHLHHLLLLLLHLHLHHHLHHHHHLLHHLLHHLLLHHLHHHLLLLHHHLLHLHHHHHLHHHHLHL; 
      "test_so_3"=HHLLHLHLLHHLHLLHLHLHLLHL; "test_si"=11000111; "test_si_1"=11001111; 
      "test_si_2"=110110101110011010011011000110011001110011101011010100101101000100101100110100110011010011101100010010100110111111011001010011010100001100010111010111100; 
      "test_si_3"=100010000111100101101010; }
   Call "multiclock_capture" { 
      "_pi"=101111001010001011P110001110010P0110010; "_po"=LLHHHLLHLHHLLHLHHH; }
   "pattern 11": Call "load_unload" { 
      "test_so"=HHLLLHHH; "test_so_1"=HLLHHHHL; "test_so_2"=HHLHHLHLHHHLLHHLHLLHHLHHLLLHHLLHHLLHHHLLHHHLHLHHLHLHLLHLHHLHLLLHLLHLHHLLHHLHLLHHLLHHLHLLHHHLHHLLLHLLHLHLLHHLHHHHHHLHHLLHLHLLHHLHLHLLLLHHLLLHLHHHLHLHHHHLL; 
      "test_so_3"=LLLHLLLLHHHHLLHLHHLHLHLL; "test_si"=11001010; "test_si_1"=01001001; 
      "test_si_2"=001011110101110000010110111100110101010010011010000101110111111011111000101011000101000001011001001100100110110000011000000110010111010100100111010001100; 
      "test_si_3"=110111011100100010001000; }
   Call "multiclock_capture" { 
      "_pi"=11101101000P11P011010100100011P00110110; "_po"=LHHLHLHLHHLLHHLLLH; }
   "pattern 12": Call "load_unload" { 
      "test_so"=HLLHLHLH; "test_so_1"=LHLLHLLH; "test_so_2"=LHLHHHHLHLHHHLXXLLHLHHLHHHHLLHHLHLHLHLLHLLHHLHLLLLHLHHHLHHHHHHLHHHHHLLLHLHLHHLLLHLHLLLLLHLHHLLHLLHHLLHLLHHLHHLLLLLHHLLLLLLHHLLHLHHHLHLHLLHLLHHHLHLLLXHXLX; 
      "test_so_3"=LLLLLLLLLLLLLHLLLLLLLLLL; "test_si"=11010110; "test_si_1"=01000100; 
      "test_si_2"=110101011101110100010000010001100011000001100010011101010110100100010010000100111010001011000011010011100010110101111000101100100110111010111111010001000; 
      "test_si_3"=000101000011111101010000; }
   Call "multiclock_capture" { 
      "_pi"=11001110011P101011001100011011P00110100; "_po"=HHHLHLLLHHHHLHLLHL; }
   "pattern 13": Call "load_unload" { 
      "test_so"=HLHLHHLH; "test_so_1"=LHLLLHLL; "test_so_2"=HLHLHLHHHLHHHLHLLLHLLLLLHLLLHHLLLHHLLLLLHHLLLHLLHHHLHLHLHHLHLLHLLLHLLHLLLLHLLHHHLHLLLHLHHLLLLHHLHLLHHHLLLHLHHLHLHHHHLLLHLHHLLHLLHHLHHHLHLHHHHHHLHLLLHLLLL; 
      "test_so_3"=LLLHLHLLLLHHHHHHLHLHLLLL; "test_si"=10101011; "test_si_1"=00001010; 
      "test_si_2"=101011101000100000011000101000110001100001110001111110100011010001101001000010010101000110100001111001110001011000111100000110011111011111011111110110000; 
      "test_si_3"=011010001111100001010100; }
   Call "multiclock_capture" { 
      "_pi"=100111001100101001011000001101PP0110100; "_po"=LLHLLLLLHHLLLHHLHL; }
   "pattern 14": Call "load_unload" { 
      "test_so"=HLHLHLHH; "test_so_1"=LLLLHLHL; "test_so_2"=LLLHHHHHLLHLLHXXLLLHHLLLHLHLLLHHHLLLLLHHLHHHLLLHHHHHHLHLLLHHLHLLLHHLHLLHLLLLHLLHLHLHLLLHHLHLLLLHHHHLLHHHLLLHLHHLLLHHHHLLLLLHHLLHHHHHLHHHHHLHHHHHLLLHXLXLX; 
      "test_so_3"=HHLHLLLHLLLLHLLXHXHXHXLX; "test_si"=10010100; "test_si_1"=11000011; 
      "test_si_2"=110011010000001110011111011011100101011000010111110000111000110001001010110000010010001000111111111001000001000010111010101100100110111100000011001101101; 
      "test_si_3"=000111001001101001100101; }
   Call "multiclock_capture" { 
      "_pi"=10101101111P11P011P1010010010P000110001; "_po"=LLHLLLHLHLLHLHLHHL; }
   "pattern 15": Call "load_unload" { 
      "test_so"=HLLHLHLL; "test_so_1"=HHLLLLHH; "test_so_2"=LLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLL; 
      "test_so_3"=LLLLLLLLLLLLLHLLLLLLLLLL; "test_si"=00101001; "test_si_1"=10000011; 
      "test_si_2"=100110100010000110001111101101110110101101000011001000011000011011100101001000001101000100011111001100101000101000010101110110010111011110000001000110011; 
      "test_si_3"=001110110111000110010011; }
   Call "multiclock_capture" { 
      "_pi"=110110111110101000000011000111PP0110100; "_po"=LLLHLHLLLHLHHLHHHL; }
   "pattern 16": Call "load_unload" { 
      "test_so"=LLHLHLLH; "test_so_1"=HLLLLLHH; "test_so_2"=LLLLLLLLLLLLLHXXHLLLHHHHHLHHLHHHLHHLHLHHLHLLLLHHLLHLLLLHHLLLLHHLHHHLLHLHLLHLLLLLHHLHLLLHLLLHHHHHLLHHLLHLLLLHHLLLLLLHLHLHHHLHHLLHLHHHLHHHHLLLLLLHHLHHXLXHX; 
      "test_so_3"=LHLLHLLHHLLLLLHXLXHXLXHX; "test_si"=00010001; "test_si_1"=01010011; 
      "test_si_2"=101000111000011100011100101001001110111101001010111011100001010110011100010101010010001011100000010011101101111110111110100100100110111110101100111110101; 
      "test_si_3"=111110000011101000111110; }
   Call "multiclock_capture" { 
      "_pi"=101000000010101000010111011101PP0110101; "_po"=LLHLLLHHHHHLHLHLHH; }
   "pattern 17": Call "load_unload" { 
      "test_so"=LLLHLLLH; "test_so_1"=LHLHLLHH; "test_so_2"=HHLLLHLLLLHLHHXXLLLHHHLLHLHLLHLLHHHLHHHHLHLLHLHLHHHLHHHLLLLHLHLHHLLHHHLLLHLHLHLHHHLHHHLHHHHLLLLLLHLLHHHLHHLHHHHHHLHHHHHLHLLHLLHLLHHLHHHHHLHLHHLLHHLHXHXHX; 
      "test_so_3"=HHLLHHLLLHLLLLLXLXHXHXLX; "test_si"=01100001; "test_si_1"=01110001; 
      "test_si_2"=110101110000100011010101001011011010110100001010100010011101110001100000001011110101101101011111101100001011010011101011001101101010001111111010100110110; 
      "test_si_3"=010111010001000011011101; }
   Call "multiclock_capture" { 
      "_pi"=110100110000101001011011100111PP0110001; "_po"=LLLLLHHLLLHLHLLLHL; }
   "pattern 18": Call "load_unload" { 
      "test_so"=LHHLLLLH; "test_so_1"=LHHHLLLH; "test_so_2"=LLLLLLLLLLLLLHXXHHLHLHLHLLHHHLHHHLHLHHLHLLLLHLHLHLLLHLLHHHLHHHLLLHHLLLLLLLHLHHHHLHLHHLHHLHLHHHHHHLHHLLLLHLHHLHLLHHHLHLHHLLHHLHHLHLHLLLHHHHHHHLHLLLLHXHXLX; 
      "test_so_3"=HHLHLHHHLLHLLLLXHXHXHXHX; "test_si"=01000110; "test_si_1"=11100110; 
      "test_si_2"=101110001000010011101010110101101001011001000101100001001010111011110000010101110110110100101111000110001101101001110101110110111001000100111101010001101; 
      "test_si_3"=110110011111001100110111; }
   Call "multiclock_capture" { 
      "_pi"=101001100010101001010110001111PP0110000; "_po"=LLLLLLHLHLHHHLLHHH; }
   "pattern 19": Call "load_unload" { 
      "test_so"=LHLLLHHL; "test_so_1"=HHHLLHHL; "test_so_2"=LLLLLLLLLLLLHHXXHHHLHLHLHHLHLHHLHLLHLHHLLHLLLHLHHLLLLHLLHLHLHHHLHHHHLLLLLHLHLHHHLHHLHHLHLLHLHHHHLLLHHLLLHHLHHLHLLHHHLHLHHHLHHLHHHLLLHHLHLLHHHHLHLLLLXHXHX; 
      "test_so_3"=HHLLLLLLLLLLLLHXLXHXHXHX; "test_si"=10001110; "test_si_1"=01001011; 
      "test_si_2"=011000011000101000110101101010111100101110100010000000101001011111111000111010110111011000010111000011000110110101111010011011011100100011011110100100011; 
      "test_si_3"=100100111100100001001111; }
   Call "multiclock_capture" { 
      "_pi"=110011000110101011P011100110110P0110000; "_po"=LLHLLLHLLLHLHHLLLH; }
   "pattern 20": Call "load_unload" { 
      "test_so"=HLLLHHHL; "test_so_1"=HLLHLHHL; "test_so_2"=LHHLLLLHHLLLHLHLLLHHLHLHHLHLHLHHHHLLHLHHHLHLLLHLLLLLLLHLHLLHLHHHHHHHHLLLHHHLHLHHLHHHLHHLLLLHLHHHLLLLHHLLLHHLHHLHLHHHHLHLLHHLHHLHHHLLHLLLHHLHHHHLHLLHLLLHH; 
      "test_so_3"=LLHLLHHHHLLHLLLLHLLHHHHL; "test_si"=10011101; "test_si_1"=10010011; 
      "test_si_2"=110000110000011111011010010101010010010110010001110000010000101111111100101101011111101100001011010001100011011011111101001101101010010000101111001001010; 
      "test_si_3"=011001011000011100111011; }
   Call "multiclock_capture" { 
      "_pi"=10011000110P011010011100111101P00110110; "_po"=HLLLLHLHLHHLHHHHHL; }
   Ann {* fast_sequential *}
   "pattern 21": Call "load_unload" { 
      "test_so"=LLHHHLHL; "test_so_1"=HLLHLLHH; "test_so_2"=HLLLLHHLLLLLHHHHHLHHLHLLHLHLHLHLLHLLHLHHLLHLLLHHHLLLLLHLLLLHLHHHHHHHHLLHLHHLHLHHHHHHLHHLLLLHLHHLHLLLHHLLLHHLHHLHHHHHHLHLLHHLHHLHLHLLHLLLLHLHHHHLLHLLHLHLH; 
      "test_so_3"=LHHLLHLHHLLLLHHHLLHHHLHH; "test_si"=10000011; "test_si_1"=11110010; 
      "test_si_2"=101100111110111110010011000110000101111100000010010000010110111000011110011011011001110111011100001001011111100010000010100111101001111101110010011100001; 
      "test_si_3"=011101110011010101000011; }
   Call "multiclock_capture" { 
      "_pi"=1001111111001110100011100100110P0110000; }
   Call "multiclock_capture" { 
      "_pi"=110111101010011010000000010011P00110101; "_po"=LLHHHLLHHHLHHHHHHH; }
   Ann {* fast_sequential *}
   "end 21 unload": Call "load_unload" { 
      "test_so"=LLLLLHHL; "test_so_1"=HHHLLHLL; "test_so_2"=LHHLLHHHHHLHHHHHLLHLLHHLLLHHLLLLHLHHHHHLLLLLLHLLHLLLLLHLHHLHHHLLLLHHHHLLHHLHHLHHLLHHHLHHHLHHHLLLLHLLHLHHHHHHLLLHLLLLLHLHLLHHHHLHLLHHHHHLHHHLLHLLHHHLLLLHL; 
      "test_so_3"=HHHLHHHLLHHLHLHLHLLLLHHL; }
}

// Patterns reference 71 V statements, generating 3567 test cycles
