Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Fri Apr 24 04:16:53 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.7.1908 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_gen/NonUniformILP/fir_gen_NonUniformILP_7_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.473ns  (required time - arrival time)
  Source:                 Delay1No29_instance/Y_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Delay1No12_instance/Y_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.105ns  (logic 0.248ns (7.987%)  route 2.857ns (92.013%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.932ns = ( 6.932 - 4.000 ) 
    Source Clock Delay      (SCD):    3.568ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.173ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    2.932ns
    Common Clock Delay      (CCD):    1.781ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      2.537ns (routing 1.147ns, distribution 1.390ns)
  Clock Net Delay (Destination): 2.194ns (routing 1.043ns, distribution 1.151ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AY9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AY9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.668     0.668 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.668    clk_IBUF_inst/OUT
    AY9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.668 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.003    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.031 r  clk_IBUF_BUFG_inst/O
    X5Y4 (CLOCK_ROOT)    net (fo=3971, routed)        2.537     3.568    Delay1No29_instance/clk_IBUF_BUFG
    SLICE_X125Y458       FDCE                                         r  Delay1No29_instance/Y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y458       FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     3.649 r  Delay1No29_instance/Y_reg[3]/Q
                         net (fo=1, routed)           2.831     6.480    MUX_Mult1_3_impl_0_instance/Q[3]
    SLR Crossing[1->0]   
    SLICE_X142Y238       LUT3 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.167     6.647 r  MUX_Mult1_3_impl_0_instance/Y[3]_i_1/O
                         net (fo=1, routed)           0.026     6.673    Delay1No12_instance/D[3]
    SLICE_X142Y238       FDCE                                         r  Delay1No12_instance/Y_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AY9                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AY9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.416     4.416 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.416    clk_IBUF_inst/OUT
    AY9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.416 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     4.714    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.738 r  clk_IBUF_BUFG_inst/O
    X5Y4 (CLOCK_ROOT)    net (fo=3971, routed)        2.194     6.932    Delay1No12_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X142Y238       FDCE                                         r  Delay1No12_instance/Y_reg[3]/C
                         clock pessimism              0.396     7.329    
                         inter-SLR compensation      -0.173     7.156    
                         clock uncertainty           -0.035     7.121    
    SLICE_X142Y238       FDCE (Setup_BFF2_SLICEM_C_D)
                                                      0.025     7.146    Delay1No12_instance/Y_reg[3]
  -------------------------------------------------------------------
                         required time                          7.146    
                         arrival time                          -6.673    
  -------------------------------------------------------------------
                         slack                                  0.473    




