// Seed: 1305327840
`celldefine `default_nettype id_1 `timescale 1ps / 1 ps
module module_0 (
    output id_0,
    input id_1,
    output logic id_2
);
  assign id_2 = 1;
  logic id_3;
  assign id_3 = id_1 ? id_1 : id_1 ? id_1 : {1{1}};
  assign id_3 = 1 ? 1 : id_3;
  assign id_0 = 1;
endmodule
