<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>dbcool_reg.h source code [netbsd/sys/dev/i2c/dbcool_reg.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/dev/i2c/dbcool_reg.h'; var root_path = '../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>netbsd</a>/<a href='../..'>sys</a>/<a href='..'>dev</a>/<a href='./'>i2c</a>/<a href='dbcool_reg.h.html'>dbcool_reg.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*	$NetBSD: dbcool_reg.h,v 1.7 2013/08/07 19:38:45 soren Exp $ */</i></td></tr>
<tr><th id="2">2</th><td></td></tr>
<tr><th id="3">3</th><td><i>/*-</i></td></tr>
<tr><th id="4">4</th><td><i> * Copyright (c) 2008 The NetBSD Foundation, Inc.</i></td></tr>
<tr><th id="5">5</th><td><i> * All rights reserved.</i></td></tr>
<tr><th id="6">6</th><td><i> *</i></td></tr>
<tr><th id="7">7</th><td><i> * This code is derived from software contributed to The NetBSD Foundation</i></td></tr>
<tr><th id="8">8</th><td><i> * by Paul Goyette</i></td></tr>
<tr><th id="9">9</th><td><i> *</i></td></tr>
<tr><th id="10">10</th><td><i> * Redistribution and use in source and binary forms, with or without</i></td></tr>
<tr><th id="11">11</th><td><i> * modification, are permitted provided that the following conditions</i></td></tr>
<tr><th id="12">12</th><td><i> * are met:</i></td></tr>
<tr><th id="13">13</th><td><i> * 1. Redistributions of source code must retain the above copyright</i></td></tr>
<tr><th id="14">14</th><td><i> *    notice, this list of conditions and the following disclaimer.</i></td></tr>
<tr><th id="15">15</th><td><i> * 2. Redistributions in binary form must reproduce the above copyright</i></td></tr>
<tr><th id="16">16</th><td><i> *    notice, this list of conditions and the following disclaimer in the</i></td></tr>
<tr><th id="17">17</th><td><i> *    documentation and/or other materials provided with the distribution.</i></td></tr>
<tr><th id="18">18</th><td><i> *</i></td></tr>
<tr><th id="19">19</th><td><i> * THIS SOFTWARE IS PROVIDED BY THE NETBSD FOUNDATION, INC. AND CONTRIBUTORS</i></td></tr>
<tr><th id="20">20</th><td><i> * ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED</i></td></tr>
<tr><th id="21">21</th><td><i> * TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR</i></td></tr>
<tr><th id="22">22</th><td><i> * PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL THE FOUNDATION OR CONTRIBUTORS</i></td></tr>
<tr><th id="23">23</th><td><i> * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR</i></td></tr>
<tr><th id="24">24</th><td><i> * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF</i></td></tr>
<tr><th id="25">25</th><td><i> * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS</i></td></tr>
<tr><th id="26">26</th><td><i> * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN</i></td></tr>
<tr><th id="27">27</th><td><i> * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)</i></td></tr>
<tr><th id="28">28</th><td><i> * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</i></td></tr>
<tr><th id="29">29</th><td><i> * POSSIBILITY OF SUCH DAMAGE.</i></td></tr>
<tr><th id="30">30</th><td><i> */</i></td></tr>
<tr><th id="31">31</th><td></td></tr>
<tr><th id="32">32</th><td><i>/* </i></td></tr>
<tr><th id="33">33</th><td><i> * a driver for the dbCool(tm) family of environmental controllers</i></td></tr>
<tr><th id="34">34</th><td><i> */</i></td></tr>
<tr><th id="35">35</th><td></td></tr>
<tr><th id="36">36</th><td><u>#<span data-ppcond="36">ifndef</span> <span class="macro" data-ref="_M/DBCOOLREG_H">DBCOOLREG_H</span></u></td></tr>
<tr><th id="37">37</th><td><u>#define <dfn class="macro" id="_M/DBCOOLREG_H" data-ref="_M/DBCOOLREG_H">DBCOOLREG_H</dfn></u></td></tr>
<tr><th id="38">38</th><td></td></tr>
<tr><th id="39">39</th><td><u>#include <a href="../../sys/cdefs.h.html">&lt;sys/cdefs.h&gt;</a></u></td></tr>
<tr><th id="40">40</th><td><a class="macro" href="../../sys/cdefs_elf.h.html#156" title="__asm(&quot;.pushsection &quot; &quot;.ident&quot; &quot;\n&quot; &quot;.asciz \&quot;&quot; &quot;$NetBSD: dbcool_reg.h,v 1.7 2013/08/07 19:38:45 soren Exp $&quot; &quot;\&quot;\n&quot; &quot;.popsection&quot;)" data-ref="_M/__KERNEL_RCSID">__KERNEL_RCSID</a>(<var>0</var>, <q>"$NetBSD: dbcool_reg.h,v 1.7 2013/08/07 19:38:45 soren Exp $"</q>);</td></tr>
<tr><th id="41">41</th><td></td></tr>
<tr><th id="42">42</th><td><u>#define <dfn class="macro" id="_M/DBCOOL_ADDRMASK" data-ref="_M/DBCOOL_ADDRMASK">DBCOOL_ADDRMASK</dfn>		0x3fc</u></td></tr>
<tr><th id="43">43</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_ADDR" data-ref="_M/DBCOOL_ADDR">DBCOOL_ADDR</dfn>		0x2c	/* Some chips have multiple addrs */</u></td></tr>
<tr><th id="44">44</th><td></td></tr>
<tr><th id="45">45</th><td><i>/* The dBCool chip family register set */</i></td></tr>
<tr><th id="46">46</th><td></td></tr>
<tr><th id="47">47</th><td><i>/* Not all registers are available on all chips! */</i></td></tr>
<tr><th id="48">48</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_CONFIG5A_REG" data-ref="_M/DBCOOL_CONFIG5A_REG">DBCOOL_CONFIG5A_REG</dfn>	0x04</u></td></tr>
<tr><th id="49">49</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_CONFIG6_REG" data-ref="_M/DBCOOL_CONFIG6_REG">DBCOOL_CONFIG6_REG</dfn>	0x10</u></td></tr>
<tr><th id="50">50</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_CONFIG7_REG" data-ref="_M/DBCOOL_CONFIG7_REG">DBCOOL_CONFIG7_REG</dfn>	0x11</u></td></tr>
<tr><th id="51">51</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_INTERNAL_TRIP" data-ref="_M/DBCOOL_INTERNAL_TRIP">DBCOOL_INTERNAL_TRIP</dfn>	0x13</u></td></tr>
<tr><th id="52">52</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_EXTERNAL_TRIP" data-ref="_M/DBCOOL_EXTERNAL_TRIP">DBCOOL_EXTERNAL_TRIP</dfn>	0x14</u></td></tr>
<tr><th id="53">53</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_TEST" data-ref="_M/DBCOOL_TEST">DBCOOL_TEST</dfn>		0x15</u></td></tr>
<tr><th id="54">54</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_CHANNEL_MODE" data-ref="_M/DBCOOL_CHANNEL_MODE">DBCOOL_CHANNEL_MODE</dfn>	0x16</u></td></tr>
<tr><th id="55">55</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_INT_TRIP_FIXED" data-ref="_M/DBCOOL_INT_TRIP_FIXED">DBCOOL_INT_TRIP_FIXED</dfn>	0x17</u></td></tr>
<tr><th id="56">56</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_EXT_TRIP_FIXED" data-ref="_M/DBCOOL_EXT_TRIP_FIXED">DBCOOL_EXT_TRIP_FIXED</dfn>	0x18</u></td></tr>
<tr><th id="57">57</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_ANALOG_OUT" data-ref="_M/DBCOOL_ANALOG_OUT">DBCOOL_ANALOG_OUT</dfn>	0x19</u></td></tr>
<tr><th id="58">58</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_PECI1_TEMP" data-ref="_M/DBCOOL_PECI1_TEMP">DBCOOL_PECI1_TEMP</dfn>	0x1A</u></td></tr>
<tr><th id="59">59</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_PECI2_TEMP" data-ref="_M/DBCOOL_PECI2_TEMP">DBCOOL_PECI2_TEMP</dfn>	0x1B</u></td></tr>
<tr><th id="60">60</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_PECI3_TEMP" data-ref="_M/DBCOOL_PECI3_TEMP">DBCOOL_PECI3_TEMP</dfn>	0x1C</u></td></tr>
<tr><th id="61">61</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_IMON" data-ref="_M/DBCOOL_IMON">DBCOOL_IMON</dfn>		0x1D</u></td></tr>
<tr><th id="62">62</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_VTT" data-ref="_M/DBCOOL_VTT">DBCOOL_VTT</dfn>		0x1E</u></td></tr>
<tr><th id="63">63</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_EXTRES_VTT_IMON" data-ref="_M/DBCOOL_EXTRES_VTT_IMON">DBCOOL_EXTRES_VTT_IMON</dfn>	0x1F</u></td></tr>
<tr><th id="64">64</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_OFFSET" data-ref="_M/DBCOOL_OFFSET">DBCOOL_OFFSET</dfn>		0x1F</u></td></tr>
<tr><th id="65">65</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_25VIN" data-ref="_M/DBCOOL_25VIN">DBCOOL_25VIN</dfn>		0x20</u></td></tr>
<tr><th id="66">66</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_VCCP" data-ref="_M/DBCOOL_VCCP">DBCOOL_VCCP</dfn>		0x21</u></td></tr>
<tr><th id="67">67</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_VCC" data-ref="_M/DBCOOL_VCC">DBCOOL_VCC</dfn>		0x22</u></td></tr>
<tr><th id="68">68</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_5VIN" data-ref="_M/DBCOOL_5VIN">DBCOOL_5VIN</dfn>		0x23</u></td></tr>
<tr><th id="69">69</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_12VIN" data-ref="_M/DBCOOL_12VIN">DBCOOL_12VIN</dfn>		0x24</u></td></tr>
<tr><th id="70">70</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_CPU_VOLTAGE2" data-ref="_M/DBCOOL_CPU_VOLTAGE2">DBCOOL_CPU_VOLTAGE2</dfn>	0x25</u></td></tr>
<tr><th id="71">71</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_REMOTE1_TEMP" data-ref="_M/DBCOOL_REMOTE1_TEMP">DBCOOL_REMOTE1_TEMP</dfn>	0x25</u></td></tr>
<tr><th id="72">72</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_LOCAL_TEMP" data-ref="_M/DBCOOL_LOCAL_TEMP">DBCOOL_LOCAL_TEMP</dfn>	0x26</u></td></tr>
<tr><th id="73">73</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_REMOTE2_TEMP" data-ref="_M/DBCOOL_REMOTE2_TEMP">DBCOOL_REMOTE2_TEMP</dfn>	0x27</u></td></tr>
<tr><th id="74">74</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_FAN1_TACH_LSB" data-ref="_M/DBCOOL_FAN1_TACH_LSB">DBCOOL_FAN1_TACH_LSB</dfn>	0x28</u></td></tr>
<tr><th id="75">75</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_FAN1_TACH_MSB" data-ref="_M/DBCOOL_FAN1_TACH_MSB">DBCOOL_FAN1_TACH_MSB</dfn>	0x29</u></td></tr>
<tr><th id="76">76</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_FAN2_TACH_LSB" data-ref="_M/DBCOOL_FAN2_TACH_LSB">DBCOOL_FAN2_TACH_LSB</dfn>	0x2A</u></td></tr>
<tr><th id="77">77</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_FAN2_TACH_MSB" data-ref="_M/DBCOOL_FAN2_TACH_MSB">DBCOOL_FAN2_TACH_MSB</dfn>	0x2B</u></td></tr>
<tr><th id="78">78</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_FAN3_TACH_LSB" data-ref="_M/DBCOOL_FAN3_TACH_LSB">DBCOOL_FAN3_TACH_LSB</dfn>	0x2C</u></td></tr>
<tr><th id="79">79</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_FAN3_TACH_MSB" data-ref="_M/DBCOOL_FAN3_TACH_MSB">DBCOOL_FAN3_TACH_MSB</dfn>	0x2D</u></td></tr>
<tr><th id="80">80</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_FAN4_TACH_LSB" data-ref="_M/DBCOOL_FAN4_TACH_LSB">DBCOOL_FAN4_TACH_LSB</dfn>	0x2E</u></td></tr>
<tr><th id="81">81</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_FAN4_TACH_MSB" data-ref="_M/DBCOOL_FAN4_TACH_MSB">DBCOOL_FAN4_TACH_MSB</dfn>	0x2F</u></td></tr>
<tr><th id="82">82</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_PWM1_CURDUTY" data-ref="_M/DBCOOL_PWM1_CURDUTY">DBCOOL_PWM1_CURDUTY</dfn>	0x30</u></td></tr>
<tr><th id="83">83</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_DAC0_START" data-ref="_M/DBCOOL_DAC0_START">DBCOOL_DAC0_START</dfn>	0x30</u></td></tr>
<tr><th id="84">84</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_PWM2_CURDUTY" data-ref="_M/DBCOOL_PWM2_CURDUTY">DBCOOL_PWM2_CURDUTY</dfn>	0x31</u></td></tr>
<tr><th id="85">85</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_DAC1_START" data-ref="_M/DBCOOL_DAC1_START">DBCOOL_DAC1_START</dfn>	0x31</u></td></tr>
<tr><th id="86">86</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_PWM3_CURDUTY" data-ref="_M/DBCOOL_PWM3_CURDUTY">DBCOOL_PWM3_CURDUTY</dfn>	0x32</u></td></tr>
<tr><th id="87">87</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_DAC0_MIN" data-ref="_M/DBCOOL_DAC0_MIN">DBCOOL_DAC0_MIN</dfn>		0x32</u></td></tr>
<tr><th id="88">88</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_PECI0" data-ref="_M/DBCOOL_PECI0">DBCOOL_PECI0</dfn>		0x33</u></td></tr>
<tr><th id="89">89</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_DAC1_MIN" data-ref="_M/DBCOOL_DAC1_MIN">DBCOOL_DAC1_MIN</dfn>		0x33</u></td></tr>
<tr><th id="90">90</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_PECI_LOWLIM" data-ref="_M/DBCOOL_PECI_LOWLIM">DBCOOL_PECI_LOWLIM</dfn>	0x34</u></td></tr>
<tr><th id="91">91</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_DAC0_MAX" data-ref="_M/DBCOOL_DAC0_MAX">DBCOOL_DAC0_MAX</dfn>		0x34</u></td></tr>
<tr><th id="92">92</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_PECI_HIGHLIM" data-ref="_M/DBCOOL_PECI_HIGHLIM">DBCOOL_PECI_HIGHLIM</dfn>	0x35</u></td></tr>
<tr><th id="93">93</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_DAC1_MAX" data-ref="_M/DBCOOL_DAC1_MAX">DBCOOL_DAC1_MAX</dfn>		0x35</u></td></tr>
<tr><th id="94">94</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_PECI_CFG1" data-ref="_M/DBCOOL_PECI_CFG1">DBCOOL_PECI_CFG1</dfn>	0x36</u></td></tr>
<tr><th id="95">95</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_DYNTMIN_CNTRL1" data-ref="_M/DBCOOL_DYNTMIN_CNTRL1">DBCOOL_DYNTMIN_CNTRL1</dfn>	0x36</u></td></tr>
<tr><th id="96">96</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_DYNTMIN_CNTRL2" data-ref="_M/DBCOOL_DYNTMIN_CNTRL2">DBCOOL_DYNTMIN_CNTRL2</dfn>	0x37</u></td></tr>
<tr><th id="97">97</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_PWM1_MAXDUTY" data-ref="_M/DBCOOL_PWM1_MAXDUTY">DBCOOL_PWM1_MAXDUTY</dfn>	0x38</u></td></tr>
<tr><th id="98">98</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_PWM2_MAXDUTY" data-ref="_M/DBCOOL_PWM2_MAXDUTY">DBCOOL_PWM2_MAXDUTY</dfn>	0x39</u></td></tr>
<tr><th id="99">99</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_PWM3_MAXDUTY" data-ref="_M/DBCOOL_PWM3_MAXDUTY">DBCOOL_PWM3_MAXDUTY</dfn>	0x3A</u></td></tr>
<tr><th id="100">100</th><td><i>/*</i></td></tr>
<tr><th id="101">101</th><td><i> * Note: ADT7490 reused the Device_ID register for PECI Tcontrol value</i></td></tr>
<tr><th id="102">102</th><td><i> * (equivalent to Ttherm for the regular temp sensors)</i></td></tr>
<tr><th id="103">103</th><td><i> */</i></td></tr>
<tr><th id="104">104</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_DEVICEID_REG" data-ref="_M/DBCOOL_DEVICEID_REG">DBCOOL_DEVICEID_REG</dfn>	0x3D</u></td></tr>
<tr><th id="105">105</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_PECI_TCONTROL" data-ref="_M/DBCOOL_PECI_TCONTROL">DBCOOL_PECI_TCONTROL</dfn>	0x3D</u></td></tr>
<tr><th id="106">106</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_COMPANYID_REG" data-ref="_M/DBCOOL_COMPANYID_REG">DBCOOL_COMPANYID_REG</dfn>	0x3E</u></td></tr>
<tr><th id="107">107</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_REVISION_REG" data-ref="_M/DBCOOL_REVISION_REG">DBCOOL_REVISION_REG</dfn>	0x3F</u></td></tr>
<tr><th id="108">108</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_CONFIG1_REG" data-ref="_M/DBCOOL_CONFIG1_REG">DBCOOL_CONFIG1_REG</dfn>	0x40</u></td></tr>
<tr><th id="109">109</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_DAC0_OUT" data-ref="_M/DBCOOL_DAC0_OUT">DBCOOL_DAC0_OUT</dfn>		0x40</u></td></tr>
<tr><th id="110">110</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_ISR1_REG" data-ref="_M/DBCOOL_ISR1_REG">DBCOOL_ISR1_REG</dfn>		0x41</u></td></tr>
<tr><th id="111">111</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_DAC1_OUT" data-ref="_M/DBCOOL_DAC1_OUT">DBCOOL_DAC1_OUT</dfn>		0x41</u></td></tr>
<tr><th id="112">112</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_ISR2_REG" data-ref="_M/DBCOOL_ISR2_REG">DBCOOL_ISR2_REG</dfn>		0x42</u></td></tr>
<tr><th id="113">113</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_ISR3_REG" data-ref="_M/DBCOOL_ISR3_REG">DBCOOL_ISR3_REG</dfn>		0x43</u></td></tr>
<tr><th id="114">114</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_VID_REG" data-ref="_M/DBCOOL_VID_REG">DBCOOL_VID_REG</dfn>		0x43</u></td></tr>
<tr><th id="115">115</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_25VIN_LOWLIM" data-ref="_M/DBCOOL_25VIN_LOWLIM">DBCOOL_25VIN_LOWLIM</dfn>	0x44</u></td></tr>
<tr><th id="116">116</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_25VIN_HIGHLIM" data-ref="_M/DBCOOL_25VIN_HIGHLIM">DBCOOL_25VIN_HIGHLIM</dfn>	0x45</u></td></tr>
<tr><th id="117">117</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_VCCP_LOWLIM" data-ref="_M/DBCOOL_VCCP_LOWLIM">DBCOOL_VCCP_LOWLIM</dfn>	0x46</u></td></tr>
<tr><th id="118">118</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_VCCP_HIGHLIM" data-ref="_M/DBCOOL_VCCP_HIGHLIM">DBCOOL_VCCP_HIGHLIM</dfn>	0x47</u></td></tr>
<tr><th id="119">119</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_VIDB" data-ref="_M/DBCOOL_VIDB">DBCOOL_VIDB</dfn>		0x47</u></td></tr>
<tr><th id="120">120</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_VCC_LOWLIM" data-ref="_M/DBCOOL_VCC_LOWLIM">DBCOOL_VCC_LOWLIM</dfn>	0x48</u></td></tr>
<tr><th id="121">121</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_VCC_HIGHLIM" data-ref="_M/DBCOOL_VCC_HIGHLIM">DBCOOL_VCC_HIGHLIM</dfn>	0x49</u></td></tr>
<tr><th id="122">122</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_VID4" data-ref="_M/DBCOOL_VID4">DBCOOL_VID4</dfn>		0x49</u></td></tr>
<tr><th id="123">123</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_5VIN_LOWLIM" data-ref="_M/DBCOOL_5VIN_LOWLIM">DBCOOL_5VIN_LOWLIM</dfn>	0x4A</u></td></tr>
<tr><th id="124">124</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_5VIN_HIGHLIM" data-ref="_M/DBCOOL_5VIN_HIGHLIM">DBCOOL_5VIN_HIGHLIM</dfn>	0x4B</u></td></tr>
<tr><th id="125">125</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_12VIN_LOWLIM" data-ref="_M/DBCOOL_12VIN_LOWLIM">DBCOOL_12VIN_LOWLIM</dfn>	0x4C</u></td></tr>
<tr><th id="126">126</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_12VIN_HIGHLIM" data-ref="_M/DBCOOL_12VIN_HIGHLIM">DBCOOL_12VIN_HIGHLIM</dfn>	0x4D</u></td></tr>
<tr><th id="127">127</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_REMOTE1_LOWLIM" data-ref="_M/DBCOOL_REMOTE1_LOWLIM">DBCOOL_REMOTE1_LOWLIM</dfn>	0x4E</u></td></tr>
<tr><th id="128">128</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_REMOTE1_HIGHLIM" data-ref="_M/DBCOOL_REMOTE1_HIGHLIM">DBCOOL_REMOTE1_HIGHLIM</dfn>	0x4F</u></td></tr>
<tr><th id="129">129</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_LOCAL_LOWLIM" data-ref="_M/DBCOOL_LOCAL_LOWLIM">DBCOOL_LOCAL_LOWLIM</dfn>	0x50</u></td></tr>
<tr><th id="130">130</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_LOCAL_HIGHLIM" data-ref="_M/DBCOOL_LOCAL_HIGHLIM">DBCOOL_LOCAL_HIGHLIM</dfn>	0x51</u></td></tr>
<tr><th id="131">131</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_REMOTE2_LOWLIM" data-ref="_M/DBCOOL_REMOTE2_LOWLIM">DBCOOL_REMOTE2_LOWLIM</dfn>	0x52</u></td></tr>
<tr><th id="132">132</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_REMOTE2_HIGHLIM" data-ref="_M/DBCOOL_REMOTE2_HIGHLIM">DBCOOL_REMOTE2_HIGHLIM</dfn>	0x53</u></td></tr>
<tr><th id="133">133</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_TACH1_MIN_LSB" data-ref="_M/DBCOOL_TACH1_MIN_LSB">DBCOOL_TACH1_MIN_LSB</dfn>	0x54</u></td></tr>
<tr><th id="134">134</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_TACH1_MIN_MSB" data-ref="_M/DBCOOL_TACH1_MIN_MSB">DBCOOL_TACH1_MIN_MSB</dfn>	0x55</u></td></tr>
<tr><th id="135">135</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_TACH2_MIN_LSB" data-ref="_M/DBCOOL_TACH2_MIN_LSB">DBCOOL_TACH2_MIN_LSB</dfn>	0x56</u></td></tr>
<tr><th id="136">136</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_TACH2_MIN_MSB" data-ref="_M/DBCOOL_TACH2_MIN_MSB">DBCOOL_TACH2_MIN_MSB</dfn>	0x57</u></td></tr>
<tr><th id="137">137</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_TACH3_MIN_LSB" data-ref="_M/DBCOOL_TACH3_MIN_LSB">DBCOOL_TACH3_MIN_LSB</dfn>	0x58</u></td></tr>
<tr><th id="138">138</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_TACH3_MIN_MSB" data-ref="_M/DBCOOL_TACH3_MIN_MSB">DBCOOL_TACH3_MIN_MSB</dfn>	0x59</u></td></tr>
<tr><th id="139">139</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_TACH4_MIN_LSB" data-ref="_M/DBCOOL_TACH4_MIN_LSB">DBCOOL_TACH4_MIN_LSB</dfn>	0x5A</u></td></tr>
<tr><th id="140">140</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_TACH4_MIN_MSB" data-ref="_M/DBCOOL_TACH4_MIN_MSB">DBCOOL_TACH4_MIN_MSB</dfn>	0x5B</u></td></tr>
<tr><th id="141">141</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_PWM1_CTL" data-ref="_M/DBCOOL_PWM1_CTL">DBCOOL_PWM1_CTL</dfn>		0x5C</u></td></tr>
<tr><th id="142">142</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_PWM2_CTL" data-ref="_M/DBCOOL_PWM2_CTL">DBCOOL_PWM2_CTL</dfn>		0x5D</u></td></tr>
<tr><th id="143">143</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_PWM3_CTL" data-ref="_M/DBCOOL_PWM3_CTL">DBCOOL_PWM3_CTL</dfn>		0x5E</u></td></tr>
<tr><th id="144">144</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_REMOTE1_TRANGE" data-ref="_M/DBCOOL_REMOTE1_TRANGE">DBCOOL_REMOTE1_TRANGE</dfn>	0x5F	/* Bits [7:4] */</u></td></tr>
<tr><th id="145">145</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_LOCAL_TRANGE" data-ref="_M/DBCOOL_LOCAL_TRANGE">DBCOOL_LOCAL_TRANGE</dfn>	0x60	/* Bits [7:4] */</u></td></tr>
<tr><th id="146">146</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_REMOTE2_TRANGE" data-ref="_M/DBCOOL_REMOTE2_TRANGE">DBCOOL_REMOTE2_TRANGE</dfn>	0x61	/* Bits [7:4] */</u></td></tr>
<tr><th id="147">147</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_ENH_ACOUST_1" data-ref="_M/DBCOOL_ENH_ACOUST_1">DBCOOL_ENH_ACOUST_1</dfn>	0x62</u></td></tr>
<tr><th id="148">148</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_ENH_ACOUST_2" data-ref="_M/DBCOOL_ENH_ACOUST_2">DBCOOL_ENH_ACOUST_2</dfn>	0x63</u></td></tr>
<tr><th id="149">149</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_PWM1_MINDUTY" data-ref="_M/DBCOOL_PWM1_MINDUTY">DBCOOL_PWM1_MINDUTY</dfn>	0x64</u></td></tr>
<tr><th id="150">150</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_PWM2_MINDUTY" data-ref="_M/DBCOOL_PWM2_MINDUTY">DBCOOL_PWM2_MINDUTY</dfn>	0x65</u></td></tr>
<tr><th id="151">151</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_PWM3_MINDUTY" data-ref="_M/DBCOOL_PWM3_MINDUTY">DBCOOL_PWM3_MINDUTY</dfn>	0x66</u></td></tr>
<tr><th id="152">152</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_REMOTE1_TMIN" data-ref="_M/DBCOOL_REMOTE1_TMIN">DBCOOL_REMOTE1_TMIN</dfn>	0x67</u></td></tr>
<tr><th id="153">153</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_LOCAL_TMIN" data-ref="_M/DBCOOL_LOCAL_TMIN">DBCOOL_LOCAL_TMIN</dfn>	0x68</u></td></tr>
<tr><th id="154">154</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_REMOTE2_TMIN" data-ref="_M/DBCOOL_REMOTE2_TMIN">DBCOOL_REMOTE2_TMIN</dfn>	0x69</u></td></tr>
<tr><th id="155">155</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_REMOTE1_TTHRESH" data-ref="_M/DBCOOL_REMOTE1_TTHRESH">DBCOOL_REMOTE1_TTHRESH</dfn>	0x6A</u></td></tr>
<tr><th id="156">156</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_LOCAL_TTHRESH" data-ref="_M/DBCOOL_LOCAL_TTHRESH">DBCOOL_LOCAL_TTHRESH</dfn>	0x6B</u></td></tr>
<tr><th id="157">157</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_REMOTE2_TTHRESH" data-ref="_M/DBCOOL_REMOTE2_TTHRESH">DBCOOL_REMOTE2_TTHRESH</dfn>	0x6C</u></td></tr>
<tr><th id="158">158</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_R1_LCL_TMIN_HYST" data-ref="_M/DBCOOL_R1_LCL_TMIN_HYST">DBCOOL_R1_LCL_TMIN_HYST</dfn>	0x6D</u></td></tr>
<tr><th id="159">159</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_R2_TMIN_HYST" data-ref="_M/DBCOOL_R2_TMIN_HYST">DBCOOL_R2_TMIN_HYST</dfn>	0x6E</u></td></tr>
<tr><th id="160">160</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_XNOR_ENABLE" data-ref="_M/DBCOOL_XNOR_ENABLE">DBCOOL_XNOR_ENABLE</dfn>	0x6F</u></td></tr>
<tr><th id="161">161</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_REMOTE1_TEMPOFF" data-ref="_M/DBCOOL_REMOTE1_TEMPOFF">DBCOOL_REMOTE1_TEMPOFF</dfn>	0x70</u></td></tr>
<tr><th id="162">162</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_LOCAL_TEMPOFF" data-ref="_M/DBCOOL_LOCAL_TEMPOFF">DBCOOL_LOCAL_TEMPOFF</dfn>	0x71</u></td></tr>
<tr><th id="163">163</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_REMOTE2_TEMPOFF" data-ref="_M/DBCOOL_REMOTE2_TEMPOFF">DBCOOL_REMOTE2_TEMPOFF</dfn>	0x72</u></td></tr>
<tr><th id="164">164</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_CONFIG2_REG" data-ref="_M/DBCOOL_CONFIG2_REG">DBCOOL_CONFIG2_REG</dfn>	0x73</u></td></tr>
<tr><th id="165">165</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_IMASK1_REG" data-ref="_M/DBCOOL_IMASK1_REG">DBCOOL_IMASK1_REG</dfn>	0x74</u></td></tr>
<tr><th id="166">166</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_IMASK2_REG" data-ref="_M/DBCOOL_IMASK2_REG">DBCOOL_IMASK2_REG</dfn>	0x75</u></td></tr>
<tr><th id="167">167</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_EXTRES1_REG" data-ref="_M/DBCOOL_EXTRES1_REG">DBCOOL_EXTRES1_REG</dfn>	0x76</u></td></tr>
<tr><th id="168">168</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_EXTRES2_REG" data-ref="_M/DBCOOL_EXTRES2_REG">DBCOOL_EXTRES2_REG</dfn>	0x77</u></td></tr>
<tr><th id="169">169</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_CONFIG3_REG" data-ref="_M/DBCOOL_CONFIG3_REG">DBCOOL_CONFIG3_REG</dfn>	0x78</u></td></tr>
<tr><th id="170">170</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_THERM_TIMERSTATUS_REG" data-ref="_M/DBCOOL_THERM_TIMERSTATUS_REG">DBCOOL_THERM_TIMERSTATUS_REG</dfn>	0x79</u></td></tr>
<tr><th id="171">171</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_THERM_TIMERLIMIT_REG" data-ref="_M/DBCOOL_THERM_TIMERLIMIT_REG">DBCOOL_THERM_TIMERLIMIT_REG</dfn>	0x7A</u></td></tr>
<tr><th id="172">172</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_TACHPULSE_REG" data-ref="_M/DBCOOL_TACHPULSE_REG">DBCOOL_TACHPULSE_REG</dfn>	0x7B</u></td></tr>
<tr><th id="173">173</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_CONFIG5_REG" data-ref="_M/DBCOOL_CONFIG5_REG">DBCOOL_CONFIG5_REG</dfn>	0x7C</u></td></tr>
<tr><th id="174">174</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_CONFIG4_REG" data-ref="_M/DBCOOL_CONFIG4_REG">DBCOOL_CONFIG4_REG</dfn>	0x7D</u></td></tr>
<tr><th id="175">175</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_TEST1_REG" data-ref="_M/DBCOOL_TEST1_REG">DBCOOL_TEST1_REG</dfn>	0x7E</u></td></tr>
<tr><th id="176">176</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_TEST2_REG" data-ref="_M/DBCOOL_TEST2_REG">DBCOOL_TEST2_REG</dfn>	0x7F</u></td></tr>
<tr><th id="177">177</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_GPIO_CONFIG" data-ref="_M/DBCOOL_GPIO_CONFIG">DBCOOL_GPIO_CONFIG</dfn>	0x80</u></td></tr>
<tr><th id="178">178</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_ISR4_REG" data-ref="_M/DBCOOL_ISR4_REG">DBCOOL_ISR4_REG</dfn>		0x81</u></td></tr>
<tr><th id="179">179</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_IMASK3_REG" data-ref="_M/DBCOOL_IMASK3_REG">DBCOOL_IMASK3_REG</dfn>	0x82</u></td></tr>
<tr><th id="180">180</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_IMASK4_REG" data-ref="_M/DBCOOL_IMASK4_REG">DBCOOL_IMASK4_REG</dfn>	0x83</u></td></tr>
<tr><th id="181">181</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_VTT_LOWLIM" data-ref="_M/DBCOOL_VTT_LOWLIM">DBCOOL_VTT_LOWLIM</dfn>	0x84</u></td></tr>
<tr><th id="182">182</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_IMON_LOWLIM" data-ref="_M/DBCOOL_IMON_LOWLIM">DBCOOL_IMON_LOWLIM</dfn>	0x85</u></td></tr>
<tr><th id="183">183</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_VTT_HIGHLIM" data-ref="_M/DBCOOL_VTT_HIGHLIM">DBCOOL_VTT_HIGHLIM</dfn>	0x86</u></td></tr>
<tr><th id="184">184</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_IMON_HIGHLIM" data-ref="_M/DBCOOL_IMON_HIGHLIM">DBCOOL_IMON_HIGHLIM</dfn>	0x87</u></td></tr>
<tr><th id="185">185</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_PECI_CFG2" data-ref="_M/DBCOOL_PECI_CFG2">DBCOOL_PECI_CFG2</dfn>	0x88</u></td></tr>
<tr><th id="186">186</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_TEST3_REG" data-ref="_M/DBCOOL_TEST3_REG">DBCOOL_TEST3_REG</dfn>	0x89</u></td></tr>
<tr><th id="187">187</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_PECI_OP_PT" data-ref="_M/DBCOOL_PECI_OP_PT">DBCOOL_PECI_OP_PT</dfn>	0x8A</u></td></tr>
<tr><th id="188">188</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_REMOTE1_OP_PT" data-ref="_M/DBCOOL_REMOTE1_OP_PT">DBCOOL_REMOTE1_OP_PT</dfn>	0x8B</u></td></tr>
<tr><th id="189">189</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_LOCAL_OP_PT" data-ref="_M/DBCOOL_LOCAL_OP_PT">DBCOOL_LOCAL_OP_PT</dfn>	0x8C</u></td></tr>
<tr><th id="190">190</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_REMOTE2_OP_PT" data-ref="_M/DBCOOL_REMOTE2_OP_PT">DBCOOL_REMOTE2_OP_PT</dfn>	0x8D</u></td></tr>
<tr><th id="191">191</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_DYNTMIN_CTL1" data-ref="_M/DBCOOL_DYNTMIN_CTL1">DBCOOL_DYNTMIN_CTL1</dfn>	0x8E</u></td></tr>
<tr><th id="192">192</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_DYNTMIN_CTL2" data-ref="_M/DBCOOL_DYNTMIN_CTL2">DBCOOL_DYNTMIN_CTL2</dfn>	0x8F</u></td></tr>
<tr><th id="193">193</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_DYNTMIN_CTL3" data-ref="_M/DBCOOL_DYNTMIN_CTL3">DBCOOL_DYNTMIN_CTL3</dfn>	0x90</u></td></tr>
<tr><th id="194">194</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_PECI0_TEMPOFF" data-ref="_M/DBCOOL_PECI0_TEMPOFF">DBCOOL_PECI0_TEMPOFF</dfn>	0x94</u></td></tr>
<tr><th id="195">195</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_PECI1_TEMPOFF" data-ref="_M/DBCOOL_PECI1_TEMPOFF">DBCOOL_PECI1_TEMPOFF</dfn>	0x95</u></td></tr>
<tr><th id="196">196</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_PECI2_TEMPOFF" data-ref="_M/DBCOOL_PECI2_TEMPOFF">DBCOOL_PECI2_TEMPOFF</dfn>	0x96</u></td></tr>
<tr><th id="197">197</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_PECI3_TEMPOFF" data-ref="_M/DBCOOL_PECI3_TEMPOFF">DBCOOL_PECI3_TEMPOFF</dfn>	0x97</u></td></tr>
<tr><th id="198">198</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_NO_REG" data-ref="_M/DBCOOL_NO_REG">DBCOOL_NO_REG</dfn>		0xff</u></td></tr>
<tr><th id="199">199</th><td></td></tr>
<tr><th id="200">200</th><td><i>/* Config register bit definitions */</i></td></tr>
<tr><th id="201">201</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_CFG1_START" data-ref="_M/DBCOOL_CFG1_START">DBCOOL_CFG1_START</dfn>	0x01</u></td></tr>
<tr><th id="202">202</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_CFG1_LOCK" data-ref="_M/DBCOOL_CFG1_LOCK">DBCOOL_CFG1_LOCK</dfn>	0x02</u></td></tr>
<tr><th id="203">203</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_CFG1_RDY" data-ref="_M/DBCOOL_CFG1_RDY">DBCOOL_CFG1_RDY</dfn>		0x04</u></td></tr>
<tr><th id="204">204</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_CFG1_FSPD" data-ref="_M/DBCOOL_CFG1_FSPD">DBCOOL_CFG1_FSPD</dfn>	0x08</u></td></tr>
<tr><th id="205">205</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_CFG1_VxI" data-ref="_M/DBCOOL_CFG1_VxI">DBCOOL_CFG1_VxI</dfn>		0x10</u></td></tr>
<tr><th id="206">206</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_CFG1_RESET" data-ref="_M/DBCOOL_CFG1_RESET">DBCOOL_CFG1_RESET</dfn>	0x10</u></td></tr>
<tr><th id="207">207</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_CFG1_FSPDIS" data-ref="_M/DBCOOL_CFG1_FSPDIS">DBCOOL_CFG1_FSPDIS</dfn>	0x20</u></td></tr>
<tr><th id="208">208</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_CFG1_12VVID4_SEL" data-ref="_M/DBCOOL_CFG1_12VVID4_SEL">DBCOOL_CFG1_12VVID4_SEL</dfn>	0x20</u></td></tr>
<tr><th id="209">209</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_CFG1_TODIS" data-ref="_M/DBCOOL_CFG1_TODIS">DBCOOL_CFG1_TODIS</dfn>	0x40</u></td></tr>
<tr><th id="210">210</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_CFG1_Vcc" data-ref="_M/DBCOOL_CFG1_Vcc">DBCOOL_CFG1_Vcc</dfn>		0x80</u></td></tr>
<tr><th id="211">211</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_CFG1_RESET_LATCH" data-ref="_M/DBCOOL_CFG1_RESET_LATCH">DBCOOL_CFG1_RESET_LATCH</dfn>	0x80</u></td></tr>
<tr><th id="212">212</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_CFG2_AIN1" data-ref="_M/DBCOOL_CFG2_AIN1">DBCOOL_CFG2_AIN1</dfn>	0x01</u></td></tr>
<tr><th id="213">213</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_CFG2_AIN2" data-ref="_M/DBCOOL_CFG2_AIN2">DBCOOL_CFG2_AIN2</dfn>	0x02</u></td></tr>
<tr><th id="214">214</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_CFG2_AIN3" data-ref="_M/DBCOOL_CFG2_AIN3">DBCOOL_CFG2_AIN3</dfn>	0x04</u></td></tr>
<tr><th id="215">215</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_CFG2_AIN4" data-ref="_M/DBCOOL_CFG2_AIN4">DBCOOL_CFG2_AIN4</dfn>	0x08</u></td></tr>
<tr><th id="216">216</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_CFG2_AVG" data-ref="_M/DBCOOL_CFG2_AVG">DBCOOL_CFG2_AVG</dfn>		0x10</u></td></tr>
<tr><th id="217">217</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_CFG2_ATTN" data-ref="_M/DBCOOL_CFG2_ATTN">DBCOOL_CFG2_ATTN</dfn>	0x20</u></td></tr>
<tr><th id="218">218</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_CFG2_CONV" data-ref="_M/DBCOOL_CFG2_CONV">DBCOOL_CFG2_CONV</dfn>	0x40</u></td></tr>
<tr><th id="219">219</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_CFG2_SHDN" data-ref="_M/DBCOOL_CFG2_SHDN">DBCOOL_CFG2_SHDN</dfn>	0x80</u></td></tr>
<tr><th id="220">220</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_CFG3_ALERT" data-ref="_M/DBCOOL_CFG3_ALERT">DBCOOL_CFG3_ALERT</dfn>	0x01</u></td></tr>
<tr><th id="221">221</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_CFG3_THERM" data-ref="_M/DBCOOL_CFG3_THERM">DBCOOL_CFG3_THERM</dfn>	0x02</u></td></tr>
<tr><th id="222">222</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_CFG3_BOOST" data-ref="_M/DBCOOL_CFG3_BOOST">DBCOOL_CFG3_BOOST</dfn>	0x04</u></td></tr>
<tr><th id="223">223</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_CFG3_FAST" data-ref="_M/DBCOOL_CFG3_FAST">DBCOOL_CFG3_FAST</dfn>	0x08</u></td></tr>
<tr><th id="224">224</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_CFG3_DC1" data-ref="_M/DBCOOL_CFG3_DC1">DBCOOL_CFG3_DC1</dfn>		0x10</u></td></tr>
<tr><th id="225">225</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_CFG3_DC2" data-ref="_M/DBCOOL_CFG3_DC2">DBCOOL_CFG3_DC2</dfn>		0x20</u></td></tr>
<tr><th id="226">226</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_CFG3_DC3" data-ref="_M/DBCOOL_CFG3_DC3">DBCOOL_CFG3_DC3</dfn>		0x40</u></td></tr>
<tr><th id="227">227</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_CFG3_DC4" data-ref="_M/DBCOOL_CFG3_DC4">DBCOOL_CFG3_DC4</dfn>		0x80</u></td></tr>
<tr><th id="228">228</th><td></td></tr>
<tr><th id="229">229</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_CFG4_PIN9FUNC" data-ref="_M/DBCOOL_CFG4_PIN9FUNC">DBCOOL_CFG4_PIN9FUNC</dfn>	0x03</u></td></tr>
<tr><th id="230">230</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_CFG4_AINL" data-ref="_M/DBCOOL_CFG4_AINL">DBCOOL_CFG4_AINL</dfn>	0x0C</u></td></tr>
<tr><th id="231">231</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_CFG4_BYPASS_ATTN" data-ref="_M/DBCOOL_CFG4_BYPASS_ATTN">DBCOOL_CFG4_BYPASS_ATTN</dfn>	0x20</u></td></tr>
<tr><th id="232">232</th><td></td></tr>
<tr><th id="233">233</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_CFG5_TWOSCOMP" data-ref="_M/DBCOOL_CFG5_TWOSCOMP">DBCOOL_CFG5_TWOSCOMP</dfn>	0x01</u></td></tr>
<tr><th id="234">234</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_CFG5_FREQ" data-ref="_M/DBCOOL_CFG5_FREQ">DBCOOL_CFG5_FREQ</dfn>	0x02</u></td></tr>
<tr><th id="235">235</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_CFG5_GPIOD" data-ref="_M/DBCOOL_CFG5_GPIOD">DBCOOL_CFG5_GPIOD</dfn>	0x04</u></td></tr>
<tr><th id="236">236</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_CFG5_GPIOP" data-ref="_M/DBCOOL_CFG5_GPIOP">DBCOOL_CFG5_GPIOP</dfn>	0x08</u></td></tr>
<tr><th id="237">237</th><td></td></tr>
<tr><th id="238">238</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_CFG6_SLOW_REM1" data-ref="_M/DBCOOL_CFG6_SLOW_REM1">DBCOOL_CFG6_SLOW_REM1</dfn>	0x01</u></td></tr>
<tr><th id="239">239</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_CFG6_SLOW_LOCAL" data-ref="_M/DBCOOL_CFG6_SLOW_LOCAL">DBCOOL_CFG6_SLOW_LOCAL</dfn>	0x02</u></td></tr>
<tr><th id="240">240</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_CFG6_SLOW_REM2" data-ref="_M/DBCOOL_CFG6_SLOW_REM2">DBCOOL_CFG6_SLOW_REM2</dfn>	0x04</u></td></tr>
<tr><th id="241">241</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_CFG6_THERM_MAN" data-ref="_M/DBCOOL_CFG6_THERM_MAN">DBCOOL_CFG6_THERM_MAN</dfn>	0x08</u></td></tr>
<tr><th id="242">242</th><td><u>#define <dfn class="macro" id="_M/DBCOOL_CFG6_VCCP_LOW" data-ref="_M/DBCOOL_CFG6_VCCP_LOW">DBCOOL_CFG6_VCCP_LOW</dfn>	0x40</u></td></tr>
<tr><th id="243">243</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_CFG6_EXTRASLOW" data-ref="_M/DBCOOL_CFG6_EXTRASLOW">DBCOOL_CFG6_EXTRASLOW</dfn>	0x80</u></td></tr>
<tr><th id="244">244</th><td></td></tr>
<tr><th id="245">245</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_CFG7_DIS_THERM_HYST" data-ref="_M/DBCOOL_CFG7_DIS_THERM_HYST">DBCOOL_CFG7_DIS_THERM_HYST</dfn>	0x10</u></td></tr>
<tr><th id="246">246</th><td></td></tr>
<tr><th id="247">247</th><td><i>/*</i></td></tr>
<tr><th id="248">248</th><td><i> * The ADT7466 is an orphan stepchild in the dbCool family</i></td></tr>
<tr><th id="249">249</th><td><i> */</i></td></tr>
<tr><th id="250">250</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_ADT7466_CONFIG1" data-ref="_M/DBCOOL_ADT7466_CONFIG1">DBCOOL_ADT7466_CONFIG1</dfn>		0x00</u></td></tr>
<tr><th id="251">251</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_ADT7466_CONFIG2" data-ref="_M/DBCOOL_ADT7466_CONFIG2">DBCOOL_ADT7466_CONFIG2</dfn>		0x01</u></td></tr>
<tr><th id="252">252</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_ADT7466_CONFIG3" data-ref="_M/DBCOOL_ADT7466_CONFIG3">DBCOOL_ADT7466_CONFIG3</dfn>		0x02</u></td></tr>
<tr><th id="253">253</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_ADT7466_CONFIG4" data-ref="_M/DBCOOL_ADT7466_CONFIG4">DBCOOL_ADT7466_CONFIG4</dfn>		0x03</u></td></tr>
<tr><th id="254">254</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_ADT7466_CONFIG5" data-ref="_M/DBCOOL_ADT7466_CONFIG5">DBCOOL_ADT7466_CONFIG5</dfn>		0x04</u></td></tr>
<tr><th id="255">255</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_ADT7466_AFC1" data-ref="_M/DBCOOL_ADT7466_AFC1">DBCOOL_ADT7466_AFC1</dfn>		0x05</u></td></tr>
<tr><th id="256">256</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_ADT7466_AFC2" data-ref="_M/DBCOOL_ADT7466_AFC2">DBCOOL_ADT7466_AFC2</dfn>		0x06</u></td></tr>
<tr><th id="257">257</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_ADT7466_REM_TEMP_LSB" data-ref="_M/DBCOOL_ADT7466_REM_TEMP_LSB">DBCOOL_ADT7466_REM_TEMP_LSB</dfn>	0x08</u></td></tr>
<tr><th id="258">258</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_ADT7466_LCL_TEMP_LSB" data-ref="_M/DBCOOL_ADT7466_LCL_TEMP_LSB">DBCOOL_ADT7466_LCL_TEMP_LSB</dfn>	0x09</u></td></tr>
<tr><th id="259">259</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_ADT7466_AIN1" data-ref="_M/DBCOOL_ADT7466_AIN1">DBCOOL_ADT7466_AIN1</dfn>		0x0A</u></td></tr>
<tr><th id="260">260</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_ADT7466_AIN2" data-ref="_M/DBCOOL_ADT7466_AIN2">DBCOOL_ADT7466_AIN2</dfn>		0x0B</u></td></tr>
<tr><th id="261">261</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_ADT7466_VCC" data-ref="_M/DBCOOL_ADT7466_VCC">DBCOOL_ADT7466_VCC</dfn>		0x0C</u></td></tr>
<tr><th id="262">262</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_ADT7466_REM_TEMP_MSB" data-ref="_M/DBCOOL_ADT7466_REM_TEMP_MSB">DBCOOL_ADT7466_REM_TEMP_MSB</dfn>	0x0D</u></td></tr>
<tr><th id="263">263</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_ADT7466_LCL_TEMP_MSB" data-ref="_M/DBCOOL_ADT7466_LCL_TEMP_MSB">DBCOOL_ADT7466_LCL_TEMP_MSB</dfn>	0x0E</u></td></tr>
<tr><th id="264">264</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_ADT7466_PROCHOT" data-ref="_M/DBCOOL_ADT7466_PROCHOT">DBCOOL_ADT7466_PROCHOT</dfn>		0x0F</u></td></tr>
<tr><th id="265">265</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_ADT7466_INTRPT1" data-ref="_M/DBCOOL_ADT7466_INTRPT1">DBCOOL_ADT7466_INTRPT1</dfn>		0x10</u></td></tr>
<tr><th id="266">266</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_ADT7466_INTRPT2" data-ref="_M/DBCOOL_ADT7466_INTRPT2">DBCOOL_ADT7466_INTRPT2</dfn>		0x11</u></td></tr>
<tr><th id="267">267</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_ADT7466_INTMSK1" data-ref="_M/DBCOOL_ADT7466_INTMSK1">DBCOOL_ADT7466_INTMSK1</dfn>		0x12</u></td></tr>
<tr><th id="268">268</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_ADT7466_INTMSK2" data-ref="_M/DBCOOL_ADT7466_INTMSK2">DBCOOL_ADT7466_INTMSK2</dfn>		0x13</u></td></tr>
<tr><th id="269">269</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_ADT7466_AIN1_LOLIM" data-ref="_M/DBCOOL_ADT7466_AIN1_LOLIM">DBCOOL_ADT7466_AIN1_LOLIM</dfn>	0x14</u></td></tr>
<tr><th id="270">270</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_ADT7466_AIN1_HILIM" data-ref="_M/DBCOOL_ADT7466_AIN1_HILIM">DBCOOL_ADT7466_AIN1_HILIM</dfn>	0x15</u></td></tr>
<tr><th id="271">271</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_ADT7466_AIN2_LOLIM" data-ref="_M/DBCOOL_ADT7466_AIN2_LOLIM">DBCOOL_ADT7466_AIN2_LOLIM</dfn>	0x16</u></td></tr>
<tr><th id="272">272</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_ADT7466_AIN2_HILIM" data-ref="_M/DBCOOL_ADT7466_AIN2_HILIM">DBCOOL_ADT7466_AIN2_HILIM</dfn>	0x17</u></td></tr>
<tr><th id="273">273</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_ADT7466_VCC_LOLIM" data-ref="_M/DBCOOL_ADT7466_VCC_LOLIM">DBCOOL_ADT7466_VCC_LOLIM</dfn>	0x18</u></td></tr>
<tr><th id="274">274</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_ADT7466_VCC_HILIM" data-ref="_M/DBCOOL_ADT7466_VCC_HILIM">DBCOOL_ADT7466_VCC_HILIM</dfn>	0x19</u></td></tr>
<tr><th id="275">275</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_ADT7466_REM_TEMP_LOLIM" data-ref="_M/DBCOOL_ADT7466_REM_TEMP_LOLIM">DBCOOL_ADT7466_REM_TEMP_LOLIM</dfn>	0x1A</u></td></tr>
<tr><th id="276">276</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_ADT7466_REM_TEMP_HILIM" data-ref="_M/DBCOOL_ADT7466_REM_TEMP_HILIM">DBCOOL_ADT7466_REM_TEMP_HILIM</dfn>	0x1B</u></td></tr>
<tr><th id="277">277</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_ADT7466_LCL_TEMP_LOLIM" data-ref="_M/DBCOOL_ADT7466_LCL_TEMP_LOLIM">DBCOOL_ADT7466_LCL_TEMP_LOLIM</dfn>	0x1C</u></td></tr>
<tr><th id="278">278</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_ADT7466_LCL_TEMP_HILIM" data-ref="_M/DBCOOL_ADT7466_LCL_TEMP_HILIM">DBCOOL_ADT7466_LCL_TEMP_HILIM</dfn>	0x1D</u></td></tr>
<tr><th id="279">279</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_ADT7466_PROCHOT_LIM" data-ref="_M/DBCOOL_ADT7466_PROCHOT_LIM">DBCOOL_ADT7466_PROCHOT_LIM</dfn>	0x1E</u></td></tr>
<tr><th id="280">280</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_ADT7466_AIN1_THERM" data-ref="_M/DBCOOL_ADT7466_AIN1_THERM">DBCOOL_ADT7466_AIN1_THERM</dfn>	0x1F</u></td></tr>
<tr><th id="281">281</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_ADT7466_AIN2_THREM" data-ref="_M/DBCOOL_ADT7466_AIN2_THREM">DBCOOL_ADT7466_AIN2_THREM</dfn>	0x20</u></td></tr>
<tr><th id="282">282</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_ADT7466_REM_THERM" data-ref="_M/DBCOOL_ADT7466_REM_THERM">DBCOOL_ADT7466_REM_THERM</dfn>	0x21</u></td></tr>
<tr><th id="283">283</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_ADT7466_LCL_THERM" data-ref="_M/DBCOOL_ADT7466_LCL_THERM">DBCOOL_ADT7466_LCL_THERM</dfn>	0x22</u></td></tr>
<tr><th id="284">284</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_ADT7466_AIN1_OFFSET" data-ref="_M/DBCOOL_ADT7466_AIN1_OFFSET">DBCOOL_ADT7466_AIN1_OFFSET</dfn>	0x24</u></td></tr>
<tr><th id="285">285</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_ADT7466_AIN2_OFFSET" data-ref="_M/DBCOOL_ADT7466_AIN2_OFFSET">DBCOOL_ADT7466_AIN2_OFFSET</dfn>	0x25</u></td></tr>
<tr><th id="286">286</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_ADT7466_REM_OFFSET" data-ref="_M/DBCOOL_ADT7466_REM_OFFSET">DBCOOL_ADT7466_REM_OFFSET</dfn>	0x26</u></td></tr>
<tr><th id="287">287</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_ADT7466_LCL_OFFSET" data-ref="_M/DBCOOL_ADT7466_LCL_OFFSET">DBCOOL_ADT7466_LCL_OFFSET</dfn>	0x27</u></td></tr>
<tr><th id="288">288</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_ADT7466_AIN1_TMIN" data-ref="_M/DBCOOL_ADT7466_AIN1_TMIN">DBCOOL_ADT7466_AIN1_TMIN</dfn>	0x28</u></td></tr>
<tr><th id="289">289</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_ADT7466_AIN2_TMIN" data-ref="_M/DBCOOL_ADT7466_AIN2_TMIN">DBCOOL_ADT7466_AIN2_TMIN</dfn>	0x29</u></td></tr>
<tr><th id="290">290</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_ADT7466_REM_TMIN" data-ref="_M/DBCOOL_ADT7466_REM_TMIN">DBCOOL_ADT7466_REM_TMIN</dfn>		0x2A</u></td></tr>
<tr><th id="291">291</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_ADT7466_LCL_TMIN" data-ref="_M/DBCOOL_ADT7466_LCL_TMIN">DBCOOL_ADT7466_LCL_TMIN</dfn>		0x2B</u></td></tr>
<tr><th id="292">292</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_ADT7466_AIN_RANGES" data-ref="_M/DBCOOL_ADT7466_AIN_RANGES">DBCOOL_ADT7466_AIN_RANGES</dfn>	0x2C</u></td></tr>
<tr><th id="293">293</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_ADT7466_LCL_REM_RANGES" data-ref="_M/DBCOOL_ADT7466_LCL_REM_RANGES">DBCOOL_ADT7466_LCL_REM_RANGES</dfn>	0x2D</u></td></tr>
<tr><th id="294">294</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_ADT7466_AIN_HYSTS" data-ref="_M/DBCOOL_ADT7466_AIN_HYSTS">DBCOOL_ADT7466_AIN_HYSTS</dfn>	0x2E</u></td></tr>
<tr><th id="295">295</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_ADT7466_LCL_REM_HYSTS" data-ref="_M/DBCOOL_ADT7466_LCL_REM_HYSTS">DBCOOL_ADT7466_LCL_REM_HYSTS</dfn>	0x2F</u></td></tr>
<tr><th id="296">296</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_ADT7466_FANA_STARTV" data-ref="_M/DBCOOL_ADT7466_FANA_STARTV">DBCOOL_ADT7466_FANA_STARTV</dfn>	0x30</u></td></tr>
<tr><th id="297">297</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_ADT7466_FANB_STARTV" data-ref="_M/DBCOOL_ADT7466_FANB_STARTV">DBCOOL_ADT7466_FANB_STARTV</dfn>	0x31</u></td></tr>
<tr><th id="298">298</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_ADT7466_FANA_MINV" data-ref="_M/DBCOOL_ADT7466_FANA_MINV">DBCOOL_ADT7466_FANA_MINV</dfn>	0x32</u></td></tr>
<tr><th id="299">299</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_ADT7466_FANB_MINV" data-ref="_M/DBCOOL_ADT7466_FANB_MINV">DBCOOL_ADT7466_FANB_MINV</dfn>	0x33</u></td></tr>
<tr><th id="300">300</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_ADT7466_FANA_MAXRPM_MSB" data-ref="_M/DBCOOL_ADT7466_FANA_MAXRPM_MSB">DBCOOL_ADT7466_FANA_MAXRPM_MSB</dfn>	0x34</u></td></tr>
<tr><th id="301">301</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_ADT7466_FANB_MAXRPM_MSB" data-ref="_M/DBCOOL_ADT7466_FANB_MAXRPM_MSB">DBCOOL_ADT7466_FANB_MAXRPM_MSB</dfn>	0x35</u></td></tr>
<tr><th id="302">302</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_ADT7466_ENH_ACOUSTICS" data-ref="_M/DBCOOL_ADT7466_ENH_ACOUSTICS">DBCOOL_ADT7466_ENH_ACOUSTICS</dfn>	0x36</u></td></tr>
<tr><th id="303">303</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_ADT7466_FAULT_INCR" data-ref="_M/DBCOOL_ADT7466_FAULT_INCR">DBCOOL_ADT7466_FAULT_INCR</dfn>	0x37</u></td></tr>
<tr><th id="304">304</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_ADT7466_TIMEOUT" data-ref="_M/DBCOOL_ADT7466_TIMEOUT">DBCOOL_ADT7466_TIMEOUT</dfn>		0x38</u></td></tr>
<tr><th id="305">305</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_ADT7466_PULSES" data-ref="_M/DBCOOL_ADT7466_PULSES">DBCOOL_ADT7466_PULSES</dfn>		0x39</u></td></tr>
<tr><th id="306">306</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_ADT7466_DRIVE1" data-ref="_M/DBCOOL_ADT7466_DRIVE1">DBCOOL_ADT7466_DRIVE1</dfn>		0x40</u></td></tr>
<tr><th id="307">307</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_ADT7466_DRIVE2" data-ref="_M/DBCOOL_ADT7466_DRIVE2">DBCOOL_ADT7466_DRIVE2</dfn>		0x41</u></td></tr>
<tr><th id="308">308</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_ADT7466_XOR_TEST" data-ref="_M/DBCOOL_ADT7466_XOR_TEST">DBCOOL_ADT7466_XOR_TEST</dfn>		0x42</u></td></tr>
<tr><th id="309">309</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_ADT7466_FANA_LSB" data-ref="_M/DBCOOL_ADT7466_FANA_LSB">DBCOOL_ADT7466_FANA_LSB</dfn>		0x48</u></td></tr>
<tr><th id="310">310</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_ADT7466_FANA_MSB" data-ref="_M/DBCOOL_ADT7466_FANA_MSB">DBCOOL_ADT7466_FANA_MSB</dfn>		0x49</u></td></tr>
<tr><th id="311">311</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_ADT7466_FANB_LSB" data-ref="_M/DBCOOL_ADT7466_FANB_LSB">DBCOOL_ADT7466_FANB_LSB</dfn>		0x4A</u></td></tr>
<tr><th id="312">312</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_ADT7466_FANB_MSB" data-ref="_M/DBCOOL_ADT7466_FANB_MSB">DBCOOL_ADT7466_FANB_MSB</dfn>		0x4B</u></td></tr>
<tr><th id="313">313</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_ADT7466_FANA_LOLIM_LSB" data-ref="_M/DBCOOL_ADT7466_FANA_LOLIM_LSB">DBCOOL_ADT7466_FANA_LOLIM_LSB</dfn>	0x4C</u></td></tr>
<tr><th id="314">314</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_ADT7466_FANA_LOLIM_MSB" data-ref="_M/DBCOOL_ADT7466_FANA_LOLIM_MSB">DBCOOL_ADT7466_FANA_LOLIM_MSB</dfn>	0x4D</u></td></tr>
<tr><th id="315">315</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_ADT7466_FANB_LOLIM_LSB" data-ref="_M/DBCOOL_ADT7466_FANB_LOLIM_LSB">DBCOOL_ADT7466_FANB_LOLIM_LSB</dfn>	0x4E</u></td></tr>
<tr><th id="316">316</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_ADT7466_FANB_LOLIM_MSB" data-ref="_M/DBCOOL_ADT7466_FANB_LOLIM_MSB">DBCOOL_ADT7466_FANB_LOLIM_MSB</dfn>	0x4F</u></td></tr>
<tr><th id="317">317</th><td></td></tr>
<tr><th id="318">318</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_ADT7466_CFG1_Vcc" data-ref="_M/DBCOOL_ADT7466_CFG1_Vcc">DBCOOL_ADT7466_CFG1_Vcc</dfn>		0x40</u></td></tr>
<tr><th id="319">319</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_ADT7466_CFG2_SHDN" data-ref="_M/DBCOOL_ADT7466_CFG2_SHDN">DBCOOL_ADT7466_CFG2_SHDN</dfn>	0x40</u></td></tr>
<tr><th id="320">320</th><td></td></tr>
<tr><th id="321">321</th><td><i>/*</i></td></tr>
<tr><th id="322">322</th><td><i> * Even though it's not really a member of the dbCool family, we also</i></td></tr>
<tr><th id="323">323</th><td><i> * support the ADM1030 chip.  It has a different register set.</i></td></tr>
<tr><th id="324">324</th><td><i> * the ADM1030 is in fact a cut down ADM1031 - the register set is identical</i></td></tr>
<tr><th id="325">325</th><td><i> * except the registers used for the extra temperature and fan control sensors</i></td></tr>
<tr><th id="326">326</th><td><i> * DBCOOL_ADM1030_* are present in both chips with identical functionality</i></td></tr>
<tr><th id="327">327</th><td><i> * DBCOOL_ADM1031_* are ADM1031 only</i></td></tr>
<tr><th id="328">328</th><td><i> */</i></td></tr>
<tr><th id="329">329</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_ADM1030_CFG1" data-ref="_M/DBCOOL_ADM1030_CFG1">DBCOOL_ADM1030_CFG1</dfn>		0x00</u></td></tr>
<tr><th id="330">330</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_ADM1030_CFG2" data-ref="_M/DBCOOL_ADM1030_CFG2">DBCOOL_ADM1030_CFG2</dfn>		0x01</u></td></tr>
<tr><th id="331">331</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_ADM1030_STATUS1" data-ref="_M/DBCOOL_ADM1030_STATUS1">DBCOOL_ADM1030_STATUS1</dfn>		0x02</u></td></tr>
<tr><th id="332">332</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_ADM1030_STATUS2" data-ref="_M/DBCOOL_ADM1030_STATUS2">DBCOOL_ADM1030_STATUS2</dfn>		0x03</u></td></tr>
<tr><th id="333">333</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_ADM1030_TEMP_EXTRES" data-ref="_M/DBCOOL_ADM1030_TEMP_EXTRES">DBCOOL_ADM1030_TEMP_EXTRES</dfn>	0x06</u></td></tr>
<tr><th id="334">334</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_ADM1030_TEST_REG" data-ref="_M/DBCOOL_ADM1030_TEST_REG">DBCOOL_ADM1030_TEST_REG</dfn>		0x07</u></td></tr>
<tr><th id="335">335</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_ADM1030_FAN_TACH" data-ref="_M/DBCOOL_ADM1030_FAN_TACH">DBCOOL_ADM1030_FAN_TACH</dfn>		0x08</u></td></tr>
<tr><th id="336">336</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_ADM1031_FAN2_TACH" data-ref="_M/DBCOOL_ADM1031_FAN2_TACH">DBCOOL_ADM1031_FAN2_TACH</dfn>	0x09</u></td></tr>
<tr><th id="337">337</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_ADM1030_L_TEMP" data-ref="_M/DBCOOL_ADM1030_L_TEMP">DBCOOL_ADM1030_L_TEMP</dfn>		0x0A</u></td></tr>
<tr><th id="338">338</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_ADM1030_R_TEMP" data-ref="_M/DBCOOL_ADM1030_R_TEMP">DBCOOL_ADM1030_R_TEMP</dfn>		0x0B</u></td></tr>
<tr><th id="339">339</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_ADM1031_R2_TEMP" data-ref="_M/DBCOOL_ADM1031_R2_TEMP">DBCOOL_ADM1031_R2_TEMP</dfn>		0x0C</u></td></tr>
<tr><th id="340">340</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_ADM1030_L_OFFSET" data-ref="_M/DBCOOL_ADM1030_L_OFFSET">DBCOOL_ADM1030_L_OFFSET</dfn>		0x0D</u></td></tr>
<tr><th id="341">341</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_ADM1030_R_OFFSET" data-ref="_M/DBCOOL_ADM1030_R_OFFSET">DBCOOL_ADM1030_R_OFFSET</dfn>		0x0E</u></td></tr>
<tr><th id="342">342</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_ADM1031_R2_OFFSET" data-ref="_M/DBCOOL_ADM1031_R2_OFFSET">DBCOOL_ADM1031_R2_OFFSET</dfn>	0x0F</u></td></tr>
<tr><th id="343">343</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_ADM1030_FAN_LO_LIM" data-ref="_M/DBCOOL_ADM1030_FAN_LO_LIM">DBCOOL_ADM1030_FAN_LO_LIM</dfn>	0x10</u></td></tr>
<tr><th id="344">344</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_ADM1031_FAN2_LO_LIM" data-ref="_M/DBCOOL_ADM1031_FAN2_LO_LIM">DBCOOL_ADM1031_FAN2_LO_LIM</dfn>	0x11</u></td></tr>
<tr><th id="345">345</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_ADM1030_L_HI_LIM" data-ref="_M/DBCOOL_ADM1030_L_HI_LIM">DBCOOL_ADM1030_L_HI_LIM</dfn>		0x14</u></td></tr>
<tr><th id="346">346</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_ADM1030_L_LO_LIM" data-ref="_M/DBCOOL_ADM1030_L_LO_LIM">DBCOOL_ADM1030_L_LO_LIM</dfn>		0x15</u></td></tr>
<tr><th id="347">347</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_ADM1030_L_TTHRESH" data-ref="_M/DBCOOL_ADM1030_L_TTHRESH">DBCOOL_ADM1030_L_TTHRESH</dfn>	0x16</u></td></tr>
<tr><th id="348">348</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_ADM1030_R_HI_LIM" data-ref="_M/DBCOOL_ADM1030_R_HI_LIM">DBCOOL_ADM1030_R_HI_LIM</dfn>		0x18</u></td></tr>
<tr><th id="349">349</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_ADM1030_R_LO_LIM" data-ref="_M/DBCOOL_ADM1030_R_LO_LIM">DBCOOL_ADM1030_R_LO_LIM</dfn>		0x19</u></td></tr>
<tr><th id="350">350</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_ADM1030_R_TTHRESH" data-ref="_M/DBCOOL_ADM1030_R_TTHRESH">DBCOOL_ADM1030_R_TTHRESH</dfn>	0x1A</u></td></tr>
<tr><th id="351">351</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_ADM1031_R2_HI_LIM" data-ref="_M/DBCOOL_ADM1031_R2_HI_LIM">DBCOOL_ADM1031_R2_HI_LIM</dfn>	0x1C</u></td></tr>
<tr><th id="352">352</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_ADM1031_R2_LO_LIM" data-ref="_M/DBCOOL_ADM1031_R2_LO_LIM">DBCOOL_ADM1031_R2_LO_LIM</dfn>	0x1D</u></td></tr>
<tr><th id="353">353</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_ADM1031_R2_TTHRESH" data-ref="_M/DBCOOL_ADM1031_R2_TTHRESH">DBCOOL_ADM1031_R2_TTHRESH</dfn>	0x1E</u></td></tr>
<tr><th id="354">354</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_ADM1030_FAN_CHAR" data-ref="_M/DBCOOL_ADM1030_FAN_CHAR">DBCOOL_ADM1030_FAN_CHAR</dfn>		0x20</u></td></tr>
<tr><th id="355">355</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_ADM1031_FAN2_CHAR" data-ref="_M/DBCOOL_ADM1031_FAN2_CHAR">DBCOOL_ADM1031_FAN2_CHAR</dfn>	0x21</u></td></tr>
<tr><th id="356">356</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_ADM1030_FAN_SPEED_CFG" data-ref="_M/DBCOOL_ADM1030_FAN_SPEED_CFG">DBCOOL_ADM1030_FAN_SPEED_CFG</dfn>	0x22</u></td></tr>
<tr><th id="357">357</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_ADM1030_FAN_FILTER" data-ref="_M/DBCOOL_ADM1030_FAN_FILTER">DBCOOL_ADM1030_FAN_FILTER</dfn>	0x23</u></td></tr>
<tr><th id="358">358</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_ADM1030_L_TMIN" data-ref="_M/DBCOOL_ADM1030_L_TMIN">DBCOOL_ADM1030_L_TMIN</dfn>		0x24</u></td></tr>
<tr><th id="359">359</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_ADM1030_R_TMIN" data-ref="_M/DBCOOL_ADM1030_R_TMIN">DBCOOL_ADM1030_R_TMIN</dfn>		0x25</u></td></tr>
<tr><th id="360">360</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_ADM1031_R2_TMIN" data-ref="_M/DBCOOL_ADM1031_R2_TMIN">DBCOOL_ADM1031_R2_TMIN</dfn>		0x26</u></td></tr>
<tr><th id="361">361</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_ADM1030_DEVICEID" data-ref="_M/DBCOOL_ADM1030_DEVICEID">DBCOOL_ADM1030_DEVICEID</dfn>		DBCOOL_DEVICEID_REG</u></td></tr>
<tr><th id="362">362</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_ADM1030_COMPANYID" data-ref="_M/DBCOOL_ADM1030_COMPANYID">DBCOOL_ADM1030_COMPANYID</dfn>	DBCOOL_COMPANYID_REG</u></td></tr>
<tr><th id="363">363</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_ADM1030_REVISION" data-ref="_M/DBCOOL_ADM1030_REVISION">DBCOOL_ADM1030_REVISION</dfn>		DBCOOL_REVISION_REG</u></td></tr>
<tr><th id="364">364</th><td></td></tr>
<tr><th id="365">365</th><td><i>/*      </i></td></tr>
<tr><th id="366">366</th><td><i> * Macros to locate limit registers for the various sensor types</i></td></tr>
<tr><th id="367">367</th><td><i> */</i>     </td></tr>
<tr><th id="368">368</th><td><u>#define <dfn class="macro" id="_M/DBCOOL_VOLT_LOLIM" data-ref="_M/DBCOOL_VOLT_LOLIM">DBCOOL_VOLT_LOLIM</dfn>(reg) ((reg - DBCOOL_25VIN) * 2 + DBCOOL_25VIN_LOWLIM)</u></td></tr>
<tr><th id="369">369</th><td><u>#define <dfn class="macro" id="_M/DBCOOL_VOLT_HILIM" data-ref="_M/DBCOOL_VOLT_HILIM">DBCOOL_VOLT_HILIM</dfn>(reg) (DBCOOL_VOLT_LOLIM(reg) + 1)</u></td></tr>
<tr><th id="370">370</th><td><u>#define <dfn class="macro" id="_M/DBCOOL_TEMP_LOLIM" data-ref="_M/DBCOOL_TEMP_LOLIM">DBCOOL_TEMP_LOLIM</dfn>(reg)		\</u></td></tr>
<tr><th id="371">371</th><td><u>		((reg - DBCOOL_LOCAL_TEMP) * 2 + DBCOOL_LOCAL_LOWLIM)</u></td></tr>
<tr><th id="372">372</th><td><u>#define <dfn class="macro" id="_M/DBCOOL_TEMP_HILIM" data-ref="_M/DBCOOL_TEMP_HILIM">DBCOOL_TEMP_HILIM</dfn>(reg) (DBCOOL_TEMP_LOLIM(reg) + 1)</u></td></tr>
<tr><th id="373">373</th><td><u>#define <dfn class="macro" id="_M/DBCOOL_TACH_LOLIM" data-ref="_M/DBCOOL_TACH_LOLIM">DBCOOL_TACH_LOLIM</dfn>(reg)		\</u></td></tr>
<tr><th id="374">374</th><td><u>		(reg - DBCOOL_FAN1_TACH_LSB + DBCOOL_TACH1_MIN_LSB)</u></td></tr>
<tr><th id="375">375</th><td><u>#define	<dfn class="macro" id="_M/ADM1030_TEMP_HILIM" data-ref="_M/ADM1030_TEMP_HILIM">ADM1030_TEMP_HILIM</dfn>(reg)		\</u></td></tr>
<tr><th id="376">376</th><td><u>		((reg - DBCOOL_ADM1030_L_TEMP) * 3 + DBCOOL_ADM1030_L_HI_LIM)</u></td></tr>
<tr><th id="377">377</th><td><u>#define	<dfn class="macro" id="_M/ADM1030_TEMP_LOLIM" data-ref="_M/ADM1030_TEMP_LOLIM">ADM1030_TEMP_LOLIM</dfn>(reg)		\</u></td></tr>
<tr><th id="378">378</th><td><u>		((reg - DBCOOL_ADM1030_L_TEMP) * 3 + DBCOOL_ADM1030_L_LO_LIM)</u></td></tr>
<tr><th id="379">379</th><td><u>#define <dfn class="macro" id="_M/ADT7466_LIM_OFFSET" data-ref="_M/ADT7466_LIM_OFFSET">ADT7466_LIM_OFFSET</dfn>(reg)         \</u></td></tr>
<tr><th id="380">380</th><td><u>		((reg - DBCOOL_AIN1) * 2 + DBCOOL_AIN1_LOWLIM)</u></td></tr>
<tr><th id="381">381</th><td><u>#define <dfn class="macro" id="_M/ADT7466_FAN_LIM_OFFSET" data-ref="_M/ADT7466_FAN_LIM_OFFSET">ADT7466_FAN_LIM_OFFSET</dfn>(reg)     \</u></td></tr>
<tr><th id="382">382</th><td><u>		(reg - DBCOOL_FANA_LSB + DBCOOL_FANA_LOWLIM_LSB)</u></td></tr>
<tr><th id="383">383</th><td></td></tr>
<tr><th id="384">384</th><td></td></tr>
<tr><th id="385">385</th><td><i>/* Company and Device ID values */</i></td></tr>
<tr><th id="386">386</th><td><u>#define	<dfn class="macro" id="_M/DBCOOL_COMPANYID" data-ref="_M/DBCOOL_COMPANYID">DBCOOL_COMPANYID</dfn>	0x41</u></td></tr>
<tr><th id="387">387</th><td><u>#define	<dfn class="macro" id="_M/SMSC_COMPANYID" data-ref="_M/SMSC_COMPANYID">SMSC_COMPANYID</dfn>		0x5c</u></td></tr>
<tr><th id="388">388</th><td><u>#define	<dfn class="macro" id="_M/EMC6D103S_REV_ID" data-ref="_M/EMC6D103S_REV_ID">EMC6D103S_REV_ID</dfn>	0x68 /* A0 stepping */</u></td></tr>
<tr><th id="389">389</th><td><u>#define	<dfn class="macro" id="_M/EMC6D103S_DEVICEID" data-ref="_M/EMC6D103S_DEVICEID">EMC6D103S_DEVICEID</dfn>	0xff /* device id not used */</u></td></tr>
<tr><th id="390">390</th><td></td></tr>
<tr><th id="391">391</th><td><u>#define	<dfn class="macro" id="_M/ADM1027_DEVICEID" data-ref="_M/ADM1027_DEVICEID">ADM1027_DEVICEID</dfn>	0x27</u></td></tr>
<tr><th id="392">392</th><td><u>#define	<dfn class="macro" id="_M/ADM1030_DEVICEID" data-ref="_M/ADM1030_DEVICEID">ADM1030_DEVICEID</dfn>	0x30</u></td></tr>
<tr><th id="393">393</th><td><u>#define	<dfn class="macro" id="_M/ADM1031_DEVICEID" data-ref="_M/ADM1031_DEVICEID">ADM1031_DEVICEID</dfn>	0x31</u></td></tr>
<tr><th id="394">394</th><td><u>#define	<dfn class="macro" id="_M/ADT7463_DEVICEID" data-ref="_M/ADT7463_DEVICEID">ADT7463_DEVICEID</dfn>	0x27</u></td></tr>
<tr><th id="395">395</th><td><u>#define	<dfn class="macro" id="_M/ADT7466_DEVICEID" data-ref="_M/ADT7466_DEVICEID">ADT7466_DEVICEID</dfn>	0x66</u></td></tr>
<tr><th id="396">396</th><td><u>#define	<dfn class="macro" id="_M/ADT7467_DEVICEID" data-ref="_M/ADT7467_DEVICEID">ADT7467_DEVICEID</dfn>	0x68	/* The ADT7467/7468 cannot be */</u></td></tr>
<tr><th id="397">397</th><td><u>#define	<dfn class="macro" id="_M/ADT7468_DEVICEID" data-ref="_M/ADT7468_DEVICEID">ADT7468_DEVICEID</dfn>	0x68	/* distinguished by DEVICEID  */</u></td></tr>
<tr><th id="398">398</th><td><u>#define	<dfn class="macro" id="_M/ADT7473_DEVICEID" data-ref="_M/ADT7473_DEVICEID">ADT7473_DEVICEID</dfn>	0x73</u></td></tr>
<tr><th id="399">399</th><td><u>#define	<dfn class="macro" id="_M/ADT7475_DEVICEID" data-ref="_M/ADT7475_DEVICEID">ADT7475_DEVICEID</dfn>	0x75</u></td></tr>
<tr><th id="400">400</th><td><u>#define	<dfn class="macro" id="_M/ADT7476_DEVICEID" data-ref="_M/ADT7476_DEVICEID">ADT7476_DEVICEID</dfn>	0x76</u></td></tr>
<tr><th id="401">401</th><td><u>#define	<dfn class="macro" id="_M/ADT7490_DEVICEID" data-ref="_M/ADT7490_DEVICEID">ADT7490_DEVICEID</dfn>	0xFF	/* Device ID not used on 7490 */</u></td></tr>
<tr><th id="402">402</th><td></td></tr>
<tr><th id="403">403</th><td><u>#define	<dfn class="macro" id="_M/ADM1027_REV_ID" data-ref="_M/ADM1027_REV_ID">ADM1027_REV_ID</dfn>		0x60</u></td></tr>
<tr><th id="404">404</th><td><u>#define	<dfn class="macro" id="_M/ADT7463_REV_ID1" data-ref="_M/ADT7463_REV_ID1">ADT7463_REV_ID1</dfn>		0x62</u></td></tr>
<tr><th id="405">405</th><td><u>#define	<dfn class="macro" id="_M/ADT7463_REV_ID2" data-ref="_M/ADT7463_REV_ID2">ADT7463_REV_ID2</dfn>		0x6A</u></td></tr>
<tr><th id="406">406</th><td><u>#define	<dfn class="macro" id="_M/ADT7467_REV_ID1" data-ref="_M/ADT7467_REV_ID1">ADT7467_REV_ID1</dfn>		0x71</u></td></tr>
<tr><th id="407">407</th><td><u>#define	<dfn class="macro" id="_M/ADT7467_REV_ID2" data-ref="_M/ADT7467_REV_ID2">ADT7467_REV_ID2</dfn>		0x72</u></td></tr>
<tr><th id="408">408</th><td><u>#define	<dfn class="macro" id="_M/ADT7473_REV_ID1" data-ref="_M/ADT7473_REV_ID1">ADT7473_REV_ID1</dfn>		0x68</u></td></tr>
<tr><th id="409">409</th><td><u>#define	<dfn class="macro" id="_M/ADT7473_REV_ID2" data-ref="_M/ADT7473_REV_ID2">ADT7473_REV_ID2</dfn>		0x69</u></td></tr>
<tr><th id="410">410</th><td><u>#define	<dfn class="macro" id="_M/ADT7490_REV_ID" data-ref="_M/ADT7490_REV_ID">ADT7490_REV_ID</dfn>		0x6E</u></td></tr>
<tr><th id="411">411</th><td></td></tr>
<tr><th id="412">412</th><td><u>#<span data-ppcond="36">endif</span> /* def DBCOOLREG_H */</u></td></tr>
<tr><th id="413">413</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='dbcool.c.html'>netbsd/sys/dev/i2c/dbcool.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
