Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/gideon/proj/ultimate/fpga/nios_dut/nios_dut.qsys --block-symbol-file --output-directory=/home/gideon/proj/ultimate/fpga/nios_dut/nios_dut --family="Cyclone IV E" --part=EP4CE22F17C8
Progress: Loading nios_dut/nios_dut.qsys
Progress: Reading input file
Progress: Adding audio_in_dma [altera_msgdma 15.1]
Progress: Parameterizing module audio_in_dma
Progress: Adding audio_out_dma [altera_msgdma 15.1]
Progress: Parameterizing module audio_out_dma
Progress: Adding avalon2mem_0 [avalon2mem 1.0]
Progress: Parameterizing module avalon2mem_0
Progress: Adding clk_0 [clock_source 15.1]
Progress: Parameterizing module clk_0
Progress: Adding io_bridge_0 [io_bridge 1.0]
Progress: Parameterizing module io_bridge_0
Progress: Adding io_bridge_1 [io_bridge 1.0]
Progress: Parameterizing module io_bridge_1
Progress: Adding jtag_dut_0 [jtag_dut 1.0]
Progress: Parameterizing module jtag_dut_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 15.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 15.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding pio_0 [altera_avalon_pio 15.1]
Progress: Parameterizing module pio_0
Progress: Adding pio_1 [altera_avalon_pio 15.1]
Progress: Parameterizing module pio_1
Progress: Adding pio_2 [altera_avalon_pio 15.1]
Progress: Parameterizing module pio_2
Progress: Adding pio_3 [altera_avalon_pio 15.1]
Progress: Parameterizing module pio_3
Progress: Adding uart_0 [altera_avalon_uart 15.1]
Progress: Parameterizing module uart_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios_dut.audio_in_dma: Response information port is disabled. Enable the response port if data transfer information is required by host
Info: nios_dut.pio_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_dut.pio_1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_dut.pio_2: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/gideon/proj/ultimate/fpga/nios_dut/nios_dut.qsys --synthesis=VHDL --output-directory=/home/gideon/proj/ultimate/fpga/nios_dut/nios_dut/synthesis --family="Cyclone IV E" --part=EP4CE22F17C8
Progress: Loading nios_dut/nios_dut.qsys
Progress: Reading input file
Progress: Adding audio_in_dma [altera_msgdma 15.1]
Progress: Parameterizing module audio_in_dma
Progress: Adding audio_out_dma [altera_msgdma 15.1]
Progress: Parameterizing module audio_out_dma
Progress: Adding avalon2mem_0 [avalon2mem 1.0]
Progress: Parameterizing module avalon2mem_0
Progress: Adding clk_0 [clock_source 15.1]
Progress: Parameterizing module clk_0
Progress: Adding io_bridge_0 [io_bridge 1.0]
Progress: Parameterizing module io_bridge_0
Progress: Adding io_bridge_1 [io_bridge 1.0]
Progress: Parameterizing module io_bridge_1
Progress: Adding jtag_dut_0 [jtag_dut 1.0]
Progress: Parameterizing module jtag_dut_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 15.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 15.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding pio_0 [altera_avalon_pio 15.1]
Progress: Parameterizing module pio_0
Progress: Adding pio_1 [altera_avalon_pio 15.1]
Progress: Parameterizing module pio_1
Progress: Adding pio_2 [altera_avalon_pio 15.1]
Progress: Parameterizing module pio_2
Progress: Adding pio_3 [altera_avalon_pio 15.1]
Progress: Parameterizing module pio_3
Progress: Adding uart_0 [altera_avalon_uart 15.1]
Progress: Parameterizing module uart_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios_dut.audio_in_dma: Response information port is disabled. Enable the response port if data transfer information is required by host
Info: nios_dut.pio_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_dut.pio_1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_dut.pio_2: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_dut: Generating nios_dut "nios_dut" for QUARTUS_SYNTH
Warning: nios_dut: "No matching role found for uart_0:s1:dataavailable (dataavailable)"
Warning: nios_dut: "No matching role found for uart_0:s1:readyfordata (readyfordata)"
Info: audio_in_dma: "nios_dut" instantiated altera_msgdma "audio_in_dma"
Info: audio_out_dma: "nios_dut" instantiated altera_msgdma "audio_out_dma"
Info: avalon2mem_0: "nios_dut" instantiated avalon2mem "avalon2mem_0"
Info: io_bridge_0: "nios_dut" instantiated io_bridge "io_bridge_0"
Info: jtag_dut_0: "nios_dut" instantiated jtag_dut "jtag_dut_0"
Info: nios2_gen2_0: "nios_dut" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info: onchip_memory2_0: Starting RTL generation for module 'nios_dut_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec /opt/altera_lite/15.1/quartus/linux64/perl/bin/perl -I /opt/altera_lite/15.1/quartus/linux64/perl/lib -I /opt/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /opt/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /opt/altera_lite/15.1/quartus/sopc_builder/bin -I /opt/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /opt/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_dut_onchip_memory2_0 --dir=/tmp/alt8192_9223370943288640183.dir/0051_onchip_memory2_0_gen/ --quartus_dir=/opt/altera_lite/15.1/quartus --verilog --config=/tmp/alt8192_9223370943288640183.dir/0051_onchip_memory2_0_gen//nios_dut_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'nios_dut_onchip_memory2_0'
Info: onchip_memory2_0: "nios_dut" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: pio_0: Starting RTL generation for module 'nios_dut_pio_0'
Info: pio_0:   Generation command is [exec /opt/altera_lite/15.1/quartus/linux64/perl/bin/perl -I /opt/altera_lite/15.1/quartus/linux64/perl/lib -I /opt/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /opt/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /opt/altera_lite/15.1/quartus/sopc_builder/bin -I /opt/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_dut_pio_0 --dir=/tmp/alt8192_9223370943288640183.dir/0052_pio_0_gen/ --quartus_dir=/opt/altera_lite/15.1/quartus --verilog --config=/tmp/alt8192_9223370943288640183.dir/0052_pio_0_gen//nios_dut_pio_0_component_configuration.pl  --do_build_sim=0  ]
Info: pio_0: Done RTL generation for module 'nios_dut_pio_0'
Info: pio_0: "nios_dut" instantiated altera_avalon_pio "pio_0"
Info: pio_1: Starting RTL generation for module 'nios_dut_pio_1'
Info: pio_1:   Generation command is [exec /opt/altera_lite/15.1/quartus/linux64/perl/bin/perl -I /opt/altera_lite/15.1/quartus/linux64/perl/lib -I /opt/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /opt/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /opt/altera_lite/15.1/quartus/sopc_builder/bin -I /opt/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_dut_pio_1 --dir=/tmp/alt8192_9223370943288640183.dir/0053_pio_1_gen/ --quartus_dir=/opt/altera_lite/15.1/quartus --verilog --config=/tmp/alt8192_9223370943288640183.dir/0053_pio_1_gen//nios_dut_pio_1_component_configuration.pl  --do_build_sim=0  ]
Info: pio_1: Done RTL generation for module 'nios_dut_pio_1'
Info: pio_1: "nios_dut" instantiated altera_avalon_pio "pio_1"
Info: pio_2: Starting RTL generation for module 'nios_dut_pio_2'
Info: pio_2:   Generation command is [exec /opt/altera_lite/15.1/quartus/linux64/perl/bin/perl -I /opt/altera_lite/15.1/quartus/linux64/perl/lib -I /opt/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /opt/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /opt/altera_lite/15.1/quartus/sopc_builder/bin -I /opt/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_dut_pio_2 --dir=/tmp/alt8192_9223370943288640183.dir/0054_pio_2_gen/ --quartus_dir=/opt/altera_lite/15.1/quartus --verilog --config=/tmp/alt8192_9223370943288640183.dir/0054_pio_2_gen//nios_dut_pio_2_component_configuration.pl  --do_build_sim=0  ]
Info: pio_2: Done RTL generation for module 'nios_dut_pio_2'
Info: pio_2: "nios_dut" instantiated altera_avalon_pio "pio_2"
Info: pio_3: Starting RTL generation for module 'nios_dut_pio_3'
Info: pio_3:   Generation command is [exec /opt/altera_lite/15.1/quartus/linux64/perl/bin/perl -I /opt/altera_lite/15.1/quartus/linux64/perl/lib -I /opt/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /opt/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /opt/altera_lite/15.1/quartus/sopc_builder/bin -I /opt/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_dut_pio_3 --dir=/tmp/alt8192_9223370943288640183.dir/0055_pio_3_gen/ --quartus_dir=/opt/altera_lite/15.1/quartus --verilog --config=/tmp/alt8192_9223370943288640183.dir/0055_pio_3_gen//nios_dut_pio_3_component_configuration.pl  --do_build_sim=0  ]
Info: pio_3: Done RTL generation for module 'nios_dut_pio_3'
Info: pio_3: "nios_dut" instantiated altera_avalon_pio "pio_3"
Info: uart_0: Starting RTL generation for module 'nios_dut_uart_0'
Info: uart_0:   Generation command is [exec /opt/altera_lite/15.1/quartus/linux64/perl/bin/perl -I /opt/altera_lite/15.1/quartus/linux64/perl/lib -I /opt/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /opt/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /opt/altera_lite/15.1/quartus/sopc_builder/bin -I /opt/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- /opt/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=nios_dut_uart_0 --dir=/tmp/alt8192_9223370943288640183.dir/0056_uart_0_gen/ --quartus_dir=/opt/altera_lite/15.1/quartus --verilog --config=/tmp/alt8192_9223370943288640183.dir/0056_uart_0_gen//nios_dut_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: uart_0: Done RTL generation for module 'nios_dut_uart_0'
Info: uart_0: "nios_dut" instantiated altera_avalon_uart "uart_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_013: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "nios_dut" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "nios_dut" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "nios_dut" instantiated altera_reset_controller "rst_controller"
Info: dispatcher_internal: "audio_in_dma" instantiated modular_sgdma_dispatcher "dispatcher_internal"
Info: write_mstr_internal: "audio_in_dma" instantiated dma_write_master "write_mstr_internal"
Info: read_mstr_internal: "audio_out_dma" instantiated dma_read_master "read_mstr_internal"
Info: cpu: Starting RTL generation for module 'nios_dut_nios2_gen2_0_cpu'
Info: cpu:   Generation command is [exec /opt/altera_lite/15.1/quartus/linux64//eperlcmd -I /opt/altera_lite/15.1/quartus/linux64//perl/lib -I /opt/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /opt/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /opt/altera_lite/15.1/quartus/sopc_builder/bin -I /opt/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /opt/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /opt/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /opt/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /opt/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=nios_dut_nios2_gen2_0_cpu --dir=/tmp/alt8192_9223370943288640183.dir/0062_cpu_gen/ --quartus_bindir=/opt/altera_lite/15.1/quartus/linux64/ --verilog --config=/tmp/alt8192_9223370943288640183.dir/0062_cpu_gen//nios_dut_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2019.10.23 11:16:28 (*) Starting Nios II generation
Info: cpu: # 2019.10.23 11:16:28 (*)   Checking for plaintext license.
Info: cpu: # 2019.10.23 11:16:33 (*)   Plaintext license not found.
Info: cpu: # 2019.10.23 11:16:33 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2019.10.23 11:16:33 (*)   Elaborating CPU configuration settings
Info: cpu: # 2019.10.23 11:16:33 (*)   Creating all objects for CPU
Info: cpu: # 2019.10.23 11:16:34 (*)   Generating RTL from CPU objects
Info: cpu: # 2019.10.23 11:16:34 (*)   Creating plain-text RTL
Info: cpu: # 2019.10.23 11:16:35 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'nios_dut_nios2_gen2_0_cpu'
Info: cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info: jtag_dut_0_avalon_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "jtag_dut_0_avalon_master_translator"
Info: avalon2mem_0_avalon_slave_0_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "avalon2mem_0_avalon_slave_0_translator"
Info: jtag_dut_0_avalon_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "jtag_dut_0_avalon_master_agent"
Info: avalon2mem_0_avalon_slave_0_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "avalon2mem_0_avalon_slave_0_agent"
Info: avalon2mem_0_avalon_slave_0_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "avalon2mem_0_avalon_slave_0_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info: router_006: "mm_interconnect_0" instantiated altera_merlin_router "router_006"
Info: router_007: "mm_interconnect_0" instantiated altera_merlin_router "router_007"
Info: router_008: "mm_interconnect_0" instantiated altera_merlin_router "router_008"
Info: router_010: "mm_interconnect_0" instantiated altera_merlin_router "router_010"
Info: router_012: "mm_interconnect_0" instantiated altera_merlin_router "router_012"
Info: io_bridge_1_avalon_slave_0_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "io_bridge_1_avalon_slave_0_burst_adapter"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_002"
Info: cmd_demux_003: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_003"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file /home/gideon/proj/ultimate/fpga/nios_dut/nios_dut/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: Reusing file /home/gideon/proj/ultimate/fpga/nios_dut/nios_dut/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_003: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_003"
Info: Reusing file /home/gideon/proj/ultimate/fpga/nios_dut/nios_dut/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/gideon/proj/ultimate/fpga/nios_dut/nios_dut/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file /home/gideon/proj/ultimate/fpga/nios_dut/nios_dut/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_002"
Info: Reusing file /home/gideon/proj/ultimate/fpga/nios_dut/nios_dut/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_003: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_003"
Info: Reusing file /home/gideon/proj/ultimate/fpga/nios_dut/nios_dut/synthesis/submodules/altera_merlin_arbitrator.sv
Info: audio_out_dma_descriptor_slave_cmd_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "audio_out_dma_descriptor_slave_cmd_width_adapter"
Info: Reusing file /home/gideon/proj/ultimate/fpga/nios_dut/nios_dut/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file /home/gideon/proj/ultimate/fpga/nios_dut/nios_dut/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_003: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_003"
Info: avalon_st_adapter_007: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_007"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_003" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_007" instantiated error_adapter "error_adapter_0"
Info: nios_dut: Done "nios_dut" with 56 modules, 90 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
