[{"DBLP title": "CoMETC: Coordinated management of energy/thermal/cooling in servers.", "DBLP authors": ["Raid Ayoub", "Rajib Nath", "Tajana Simunic Rosing"], "year": 2013, "MAG papers": [{"PaperId": 2046813310, "PaperTitle": "cometc coordinated management of energy thermal cooling in servers", "Year": 2013, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": ["intel", "university of california san diego", "university of california san diego"]}], "source": "ES"}, {"DBLP title": "Dynamic programming-based runtime thermal management (DPRTM): An online thermal control strategy for 3D-NoC systems.", "DBLP authors": ["Ra'ed Al-Dujaily", "Nizar Dahir", "Terrence S. T. Mak", "Fei Xia", "Alex Yakovlev"], "year": 2013, "MAG papers": [{"PaperId": 2054929864, "PaperTitle": "dynamic programming based runtime thermal management dprtm an online thermal control strategy for 3d noc systems", "Year": 2013, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["newcastle university", "university of southampton", "newcastle university", "the chinese university of hong kong", "newcastle university"]}], "source": "ES"}, {"DBLP title": "Improving the performance of port range check for network packet filtering.", "DBLP authors": ["Yen-Jen Chang", "Hsiang-Yu Lu"], "year": 2013, "MAG papers": [{"PaperId": 1991250698, "PaperTitle": "improving the performance of port range check for network packet filtering", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["national chung hsing university", "national chung hsing university"]}], "source": "ES"}, {"DBLP title": "Near-optimal and scalable intrasignal in-place optimization for non-overlapping and irregular access schemes.", "DBLP authors": ["Angeliki Kritikakou", "Francky Catthoor", "Vasilios I. Kelefouras", "Costas E. Goutis"], "year": 2013, "MAG papers": [{"PaperId": 2057347751, "PaperTitle": "near optimal and scalable intrasignal in place optimization for non overlapping and irregular access schemes", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["university of patras", "university of patras", "katholieke universiteit leuven", "university of patras"]}], "source": "ES"}, {"DBLP title": "Low-energy volatile STT-RAM cache design using cache-coherence-enabled adaptive refresh.", "DBLP authors": ["Jianhua Li", "Liang Shi", "Qing'an Li", "Chun Jason Xue", "Yiran Chen", "Yinlong Xu", "Wei Wang"], "year": 2013, "MAG papers": [{"PaperId": 2043957422, "PaperTitle": "low energy volatile stt ram cache design using cache coherence enabled adaptive refresh", "Year": 2013, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": ["chongqing university", "wuhan university", "hefei university of technology", "university of science and technology of china", "university of pittsburgh", "city university of hong kong", "hefei university of technology"]}], "source": "ES"}, {"DBLP title": "Performance bound analysis of analog circuits in frequency- and time-domain considering process variations.", "DBLP authors": ["Xuexin Liu", "Sheldon X.-D. Tan", "Adolfo Adair Palma-Rodriguez", "Esteban Tlelo-Cuautle", "Guoyong Shi"], "year": 2013, "MAG papers": [{"PaperId": 2096728620, "PaperTitle": "performance bound analysis of analog circuits in frequency and time domain considering process variations", "Year": 2013, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["national institute of astrophysics optics and electronics", "national institute of astrophysics optics and electronics", "university of california riverside", "shanghai jiao tong university", "university of california riverside"]}], "source": "ES"}, {"DBLP title": "Optimal common-centroid-based unit capacitor placements for yield enhancement of switched-capacitor circuits.", "DBLP authors": ["Chien-Chih Huang", "Chin-Long Wey", "Jwu-E Chen", "Pei-Wen Luo"], "year": 2013, "MAG papers": [{"PaperId": 2016340200, "PaperTitle": "optimal common centroid based unit capacitor placements for yield enhancement of switched capacitor circuits", "Year": 2013, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["national central university", "national chiao tung university", "industrial technology research institute", "national central university"]}], "source": "ES"}, {"DBLP title": "Built-in generation of multicycle functional broadside tests with observation points.", "DBLP authors": ["Irith Pomeranz"], "year": 2013, "MAG papers": [{"PaperId": 1990905411, "PaperTitle": "built in generation of multicycle functional broadside tests with observation points", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["purdue university"]}], "source": "ES"}, {"DBLP title": "Test compaction techniques for assertion-based test generation.", "DBLP authors": ["Jason G. Tong", "Marc Boule", "Zeljko Zilic"], "year": 2013, "MAG papers": [{"PaperId": 1971159340, "PaperTitle": "test compaction techniques for assertion based test generation", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["mcgill university", "mcgill university", "ecole de technologie superieure"]}], "source": "ES"}, {"DBLP title": "A survey and taxonomy of on-chip monitoring of multicore systems-on-chip.", "DBLP authors": ["George Kornaros", "Dionisios N. Pnevmatikatos"], "year": 2013, "MAG papers": [{"PaperId": 2044321560, "PaperTitle": "a survey and taxonomy of on chip monitoring of multicore systems on chip", "Year": 2013, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": ["technical university of crete", "technical university of crete"]}], "source": "ES"}, {"DBLP title": "Runtime verification for multicore SoC with high-quality trace data.", "DBLP authors": ["Rico Backasch", "Christian Hochberger", "Alexander Weiss", "Martin Leucker", "Richard Lasslop"], "year": 2013, "MAG papers": [{"PaperId": 2166915430, "PaperTitle": "runtime verification for multicore soc with high quality trace data", "Year": 2013, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": ["dresden university of technology", "university of lubeck", null, "technische universitat darmstadt", null]}], "source": "ES"}, {"DBLP title": "Coverage-directed observability-based validation for embedded software.", "DBLP authors": ["Jos\u00e9 C. Costa", "Jos\u00e9 C. Monteiro"], "year": 2013, "MAG papers": [{"PaperId": 2053296447, "PaperTitle": "coverage directed observability based validation for embedded software", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["technical university of lisbon", "technical university of lisbon"]}], "source": "ES"}, {"DBLP title": "t/t-Diagnosability of regular graphs under the PMC model.", "DBLP authors": ["Chun-An Chen", "Sun-Yuan Hsieh"], "year": 2013, "MAG papers": [{"PaperId": 2033142520, "PaperTitle": "t t diagnosability of regular graphs under the pmc model", "Year": 2013, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["national cheng kung university", "national cheng kung university"]}], "source": "ES"}, {"DBLP title": "Synthesis of networks of custom processing elements for real-time physical system emulation.", "DBLP authors": ["Chen Huang", "Bailey Miller", "Frank Vahid", "Tony Givargis"], "year": 2013, "MAG papers": [{"PaperId": 1997712831, "PaperTitle": "synthesis of networks of custom processing elements for real time physical system emulation", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["university of california irvine", "university of california riverside", "university of california riverside", "university of california riverside"]}], "source": "ES"}, {"DBLP title": "Resource-aware architectures for adaptive particle filter based visual target tracking.", "DBLP authors": ["Domenic Forte", "Ankur Srivastava"], "year": 2013, "MAG papers": [{"PaperId": 1973287945, "PaperTitle": "resource aware architectures for adaptive particle filter based visual target tracking", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["university of maryland college park", "university of maryland college park"]}], "source": "ES"}, {"DBLP title": "Shared recovery for energy efficiency and reliability enhancements in real-time applications with precedence constraints.", "DBLP authors": ["Baoxian Zhao", "Hakan Aydin", "Dakai Zhu"], "year": 2013, "MAG papers": [{"PaperId": 2119744277, "PaperTitle": "shared recovery for energy efficiency and reliability enhancements in real time applications with precedence constraints", "Year": 2013, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": ["university of texas at san antonio", "george mason university", "george mason university"]}], "source": "ES"}, {"DBLP title": "Achieving autonomous power management using reinforcement learning.", "DBLP authors": ["Hao Shen", "Ying Tan", "Jun Lu", "Qing Wu", "Qinru Qiu"], "year": 2013, "MAG papers": [{"PaperId": 1975844231, "PaperTitle": "achieving autonomous power management using reinforcement learning", "Year": 2013, "CitationCount": 37, "EstimatedCitation": 54, "Affiliations": ["syracuse university", "binghamton university", "binghamton university", "syracuse university", "air force research laboratory"]}], "source": "ES"}, {"DBLP title": "Reducing instruction bit-width for low-power VLIW architectures.", "DBLP authors": ["Jongwon Lee", "Jonghee M. Youn", "Doosan Cho", "Yunheung Paek"], "year": 2013, "MAG papers": [{"PaperId": 1978982849, "PaperTitle": "reducing instruction bit width for low power vliw architectures", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["seoul national university", "seoul national university", "seoul national university", "sunchon national university"]}], "source": "ES"}, {"DBLP title": "Low-power resource binding by postsilicon customization.", "DBLP authors": ["Mehrdad Majzoobi", "Joonho Kong", "Farinaz Koushanfar"], "year": 2013, "MAG papers": [{"PaperId": 2024735290, "PaperTitle": "low power resource binding by postsilicon customization", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["rice university", "rice university", "rice university"]}], "source": "ES"}, {"DBLP title": "Low-power anti-aging zero skew clock gating.", "DBLP authors": ["Shih-Hsu Huang", "Wen-Pin Tu", "Chia-Ming Chang", "Song-Bin Pan"], "year": 2013, "MAG papers": [{"PaperId": 1985539057, "PaperTitle": "low power anti aging zero skew clock gating", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["chung yuan christian university", "chung yuan christian university", "chung yuan christian university", "chung yuan christian university"]}], "source": "ES"}, {"DBLP title": "Composable thermal modeling and simulation for architecture-level thermal designs of multicore microprocessors.", "DBLP authors": ["Hai Wang", "Sheldon X.-D. Tan", "Duo Li", "Ashish Gupta", "Yuan Yuan"], "year": 2013, "MAG papers": [{"PaperId": 1973881538, "PaperTitle": "composable thermal modeling and simulation for architecture level thermal designs of multicore microprocessors", "Year": 2013, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": ["synopsys", "university of electronic science and technology of china", "university of electronic science and technology of china", "university of california riverside", "intel"]}], "source": "ES"}, {"DBLP title": "IC power delivery: Voltage regulation and conversion, system-level cooptimization and technology implications.", "DBLP authors": ["Zhiyu Zeng", "Suming Lai", "Peng Li"], "year": 2013, "MAG papers": [{"PaperId": 2058129208, "PaperTitle": "ic power delivery voltage regulation and conversion system level cooptimization and technology implications", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["texas a m university", "texas a m university", "texas a m university"]}], "source": "ES"}, {"DBLP title": "A study of row-based area-array I/O design planning in concurrent chip-package design flow.", "DBLP authors": ["Ren-Jie Lee", "Hung-Ming Chen"], "year": 2013, "MAG papers": [{"PaperId": 2035517962, "PaperTitle": "a study of row based area array i o design planning in concurrent chip package design flow", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["national chiao tung university", "national chiao tung university"]}], "source": "ES"}, {"DBLP title": "Revisiting automated physical synthesis of high-performance clock networks.", "DBLP authors": ["Matthew R. Guthaus", "Gustavo Wilke", "Ricardo Reis"], "year": 2013, "MAG papers": [{"PaperId": 2069142841, "PaperTitle": "revisiting automated physical synthesis of high performance clock networks", "Year": 2013, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": ["universidade federal do rio grande do sul", "university of california santa cruz", "universidade federal do rio grande do sul"]}], "source": "ES"}, {"DBLP title": "BonnRoute: Algorithms and data structures for fast and good VLSI routing.", "DBLP authors": ["Michael Gester", "Dirk M\u00fcller", "Tim Nieberg", "Christian Panten", "Christian Schulte", "Jens Vygen"], "year": 2013, "MAG papers": [{"PaperId": 1977985432, "PaperTitle": "bonnroute algorithms and data structures for fast and good vlsi routing", "Year": 2013, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": ["university of bonn", "university of bonn", "university of bonn", "university of bonn", "university of bonn", "university of bonn"]}], "source": "ES"}, {"DBLP title": "The survivability of design-specific spare placement in FPGA architectures with high defect rates.", "DBLP authors": ["Amit Agarwal", "Jason Cong", "Brian Tagiku"], "year": 2013, "MAG papers": [{"PaperId": 2137680068, "PaperTitle": "the survivability of design specific spare placement in fpga architectures with high defect rates", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["university of california los angeles", "google", "microsoft"]}], "source": "ES"}, {"DBLP title": "On bottleneck analysis in stochastic stream processing.", "DBLP authors": ["Raj Rao Nadakuditi", "Igor L. Markov"], "year": 2013, "MAG papers": [{"PaperId": 2083782403, "PaperTitle": "on bottleneck analysis in stochastic stream processing", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of michigan", "university of michigan"]}], "source": "ES"}, {"DBLP title": "How to efficiently implement dynamic circuit specialization systems.", "DBLP authors": ["Fatma Abouelella", "Tom Davidson", "Wim Meeus", "Karel Bruneel", "Dirk Stroobandt"], "year": 2013, "MAG papers": [{"PaperId": 2015780963, "PaperTitle": "how to efficiently implement dynamic circuit specialization systems", "Year": 2013, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["ghent university", "ghent university", "ghent university", "ghent university", "ghent university"]}], "source": "ES"}, {"DBLP title": "Thread-based multi-engine model checking for multicore platforms.", "DBLP authors": ["Gianpiero Cabodi", "Sergio Nocco", "Stefano Quer"], "year": 2013, "MAG papers": [{"PaperId": 1981164177, "PaperTitle": "thread based multi engine model checking for multicore platforms", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["polytechnic university of turin", "polytechnic university of turin", "polytechnic university of turin"]}], "source": "ES"}, {"DBLP title": "Analysis and minimization of power-transmission loss in locally daisy-chained systems by local energy buffering.", "DBLP authors": ["Sehwan Kim", "Pai H. Chou"], "year": 2013, "MAG papers": [{"PaperId": 2125389151, "PaperTitle": "analysis and minimization of power transmission loss in locally daisy chained systems by local energy buffering", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of california irvine", "university of california irvine"]}], "source": "ES"}, {"DBLP title": "Employing circadian rhythms to enhance power and reliability.", "DBLP authors": ["Saket Gupta", "Sachin S. Sapatnekar"], "year": 2013, "MAG papers": [{"PaperId": 1973169141, "PaperTitle": "employing circadian rhythms to enhance power and reliability", "Year": 2013, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": ["university of minnesota", "broadcom"]}], "source": "ES"}, {"DBLP title": "Routability optimization for crossbar-switch structured ASIC design.", "DBLP authors": ["Mei-Hsiang Tsai", "Po-Yang Hsu", "Hung-Yi Li", "Yi-Huang Hung", "Yi-Yu Liu"], "year": 2013, "MAG papers": [{"PaperId": 2062934711, "PaperTitle": "routability optimization for crossbar switch structured asic design", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["yuan ze university", "yuan ze university", "yuan ze university", "yuan ze university", "yuan ze university"]}], "source": "ES"}, {"DBLP title": "Agglomerative-based flip-flop merging and relocation for signal wirelength and clock tree optimization.", "DBLP authors": ["Shih-Ying Sean Liu", "Wan-Ting Lo", "Chieh-Jui Lee", "Hung-Ming Chen"], "year": 2013, "MAG papers": [{"PaperId": 1980077563, "PaperTitle": "agglomerative based flip flop merging and relocation for signal wirelength and clock tree optimization", "Year": 2013, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": ["national chiao tung university", "national chiao tung university", "national chiao tung university", "tsmc"]}], "source": "ES"}, {"DBLP title": "An efficient method for analyzing on-chip thermal reliability considering process variations.", "DBLP authors": ["Yu-Min Lee", "Pei-Yu Huang"], "year": 2013, "MAG papers": [{"PaperId": 2030474578, "PaperTitle": "an efficient method for analyzing on chip thermal reliability considering process variations", "Year": 2013, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["industrial technology research institute", "national chiao tung university"]}], "source": "ES"}, {"DBLP title": "Order statistics for correlated random variables and its application to at-speed testing.", "DBLP authors": ["Yiyu Shi", "Jinjun Xiong", "Vladimir Zolotov", "Chandu Visweswariah"], "year": 2013, "MAG papers": [{"PaperId": 2142666223, "PaperTitle": "order statistics for correlated random variables and its application to at speed testing", "Year": 2013, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["ibm", "ibm", "ibm", "missouri university of science and technology"]}], "source": "ES"}, {"DBLP title": "Power-safe application of tdf patterns to flip-chip designs during wafer test.", "DBLP authors": ["Wei Zhao", "Junxia Ma", "Mohammad Tehranipoor", "Sreejit Chakravarty"], "year": 2013, "MAG papers": [{"PaperId": 2127864206, "PaperTitle": "power safe application of tdf patterns to flip chip designs during wafer test", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["university of connecticut", "lsi corporation", "university of connecticut", "university of connecticut"]}], "source": "ES"}, {"DBLP title": "Test compaction for small-delay defects using an effective path selection scheme.", "DBLP authors": ["Dong Xiang", "Jianbo Li", "Krishnendu Chakrabarty", "Xijiang Lin"], "year": 2013, "MAG papers": [{"PaperId": 2041350247, "PaperTitle": "test compaction for small delay defects using an effective path selection scheme", "Year": 2013, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["mentor graphics", "tsinghua university", "tsinghua university", "duke university"]}], "source": "ES"}, {"DBLP title": "Dynamic power management for multidomain system-on-chip platforms: An optimal control approach.", "DBLP authors": ["Paul Bogdan", "Radu Marculescu", "Siddharth Jain"], "year": 2013, "MAG papers": [{"PaperId": 2006288141, "PaperTitle": "dynamic power management for multidomain system on chip platforms an optimal control approach", "Year": 2013, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": ["carnegie mellon university", "university of southern california", "indian institute of technology kanpur"]}], "source": "ES"}, {"DBLP title": "In-network monitoring and control policy for DVFS of CMP networks-on-chip and last level caches.", "DBLP authors": ["Xi Chen", "Zheng Xu", "Hyungjun Kim", "Paul Gratz", "Jiang Hu", "Michael Kishinevsky", "\u00dcmit Y. Ogras"], "year": 2013, "MAG papers": [{"PaperId": 2096835107, "PaperTitle": "in network monitoring and control policy for dvfs of cmp networks on chip and last level caches", "Year": 2013, "CitationCount": 29, "EstimatedCitation": 57, "Affiliations": ["intel", "texas a m university", "texas a m university", "texas a m university", "intel", "texas a m university", "texas a m university"]}], "source": "ES"}, {"DBLP title": "Adaptive virtual channel partitioning for network-on-chip in heterogeneous architectures.", "DBLP authors": ["Jaekyu Lee", "Si Li", "Hyesoon Kim", "Sudhakar Yalamanchili"], "year": 2013, "MAG papers": [{"PaperId": 2105572195, "PaperTitle": "adaptive virtual channel partitioning for network on chip in heterogeneous architectures", "Year": 2013, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": ["georgia institute of technology", "georgia institute of technology", "georgia institute of technology", "georgia institute of technology"]}], "source": "ES"}, {"DBLP title": "Ordering circuit establishment in multiplane NoCs.", "DBLP authors": ["Ahmed Abousamra", "Alex K. Jones", "Rami G. Melhem"], "year": 2013, "MAG papers": [{"PaperId": 2025823997, "PaperTitle": "ordering circuit establishment in multiplane nocs", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of pittsburgh", "university of pittsburgh", "university of pittsburgh"]}], "source": "ES"}, {"DBLP title": "Deflection routing in 3D network-on-chip with limited vertical bandwidth.", "DBLP authors": ["Jinho Lee", "Dongwook Lee", "Sunwook Kim", "Kiyoung Choi"], "year": 2013, "MAG papers": [{"PaperId": 2053756914, "PaperTitle": "deflection routing in 3d network on chip with limited vertical bandwidth", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["seoul national university", "seoul national university", "seoul national university", "seoul national university"]}], "source": "ES"}, {"DBLP title": "A fast and scalable multidimensional multiple-choice knapsack heuristic.", "DBLP authors": ["Hamid Shojaei", "Twan Basten", "Marc Geilen", "Azadeh Davoodi"], "year": 2013, "MAG papers": [{"PaperId": 2094860575, "PaperTitle": "a fast and scalable multidimensional multiple choice knapsack heuristic", "Year": 2013, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": ["eindhoven university of technology", "university of wisconsin madison", "eindhoven university of technology", "university of wisconsin madison"]}], "source": "ES"}, {"DBLP title": "Architecture customization of on-chip reconfigurable accelerators.", "DBLP authors": ["Jonghee W. Yoon", "Jongeun Lee", "Sanghyun Park", "Yongjoo Kim", "Jinyong Lee", "Yunheung Paek", "Doosan Cho"], "year": 2013, "MAG papers": [{"PaperId": 2116069425, "PaperTitle": "architecture customization of on chip reconfigurable accelerators", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["sunchon national university", "sunchon national university", "seoul national university", "seoul national university", "ulsan national institute of science and technology", "sunchon national university", "electronics and telecommunications research institute"]}], "source": "ES"}, {"DBLP title": "Enabling energy efficient reliability in embedded systems through smart cache cleaning.", "DBLP authors": ["Reiley Jeyapaul", "Aviral Shrivastava"], "year": 2013, "MAG papers": [{"PaperId": 2072882181, "PaperTitle": "enabling energy efficient reliability in embedded systems through smart cache cleaning", "Year": 2013, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["arizona state university", "arizona state university"]}], "source": "ES"}, {"DBLP title": "Hardware/software approaches for reducing the process variation impact on instruction fetches.", "DBLP authors": ["Ismail Kadayif", "Mahir Turkcan", "Seher Kiziltepe", "Ozcan Ozturk"], "year": 2013, "MAG papers": [{"PaperId": 1968677371, "PaperTitle": "hardware software approaches for reducing the process variation impact on instruction fetches", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["bilkent university", "canakkale onsekiz mart university", "canakkale onsekiz mart university", "canakkale onsekiz mart university"]}], "source": "ES"}, {"DBLP title": "Exploiting workload dynamics to improve SSD read latency via differentiated error correction codes.", "DBLP authors": ["Guanying Wu", "Xubin He", "Ningde Xie", "Tong Zhang"], "year": 2013, "MAG papers": [{"PaperId": 2010343672, "PaperTitle": "exploiting workload dynamics to improve ssd read latency via differentiated error correction codes", "Year": 2013, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": ["intel", "virginia commonwealth university", "rensselaer polytechnic institute", "virginia commonwealth university"]}], "source": "ES"}, {"DBLP title": "An index-based management scheme with adaptive caching for huge-scale low-cost embedded flash storages.", "DBLP authors": ["Po-Chun Huang", "Yuan-Hao Chang", "Tei-Wei Kuo"], "year": 2013, "MAG papers": [{"PaperId": 2020841880, "PaperTitle": "an index based management scheme with adaptive caching for huge scale low cost embedded flash storages", "Year": 2013, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["academia sinica", "national taiwan university", "academia sinica"]}], "source": "ES"}, {"DBLP title": "Common-source-line array: An area efficient memory architecture for bipolar nonvolatile devices.", "DBLP authors": ["Bo Zhao", "Jun Yang", "Youtao Zhang", "Yiran Chen", "Hai Li"], "year": 2013, "MAG papers": [{"PaperId": 2140017980, "PaperTitle": "common source line array an area efficient memory architecture for bipolar nonvolatile devices", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["university of pittsburgh", "university of pittsburgh", "university of pittsburgh", "university of pittsburgh", "university of pittsburgh"]}], "source": "ES"}, {"DBLP title": "A novel differential scan attack on advanced DFT structures.", "DBLP authors": ["Jean DaRolt", "Giorgio Di Natale", "Marie-Lise Flottes", "Bruno Rouzeyre"], "year": 2013, "MAG papers": [{"PaperId": 2025669099, "PaperTitle": "a novel differential scan attack on advanced dft structures", "Year": 2013, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": [null, null, null, null]}], "source": "ES"}, {"DBLP title": "A parallel dual-scanline algorithm for partitioning parameterized 45-degree polygons.", "DBLP authors": ["Yao-Lin Chang", "I-Lun Tseng"], "year": 2013, "MAG papers": [{"PaperId": 2012198150, "PaperTitle": "a parallel dual scanline algorithm for partitioning parameterized 45 degree polygons", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["yuan ze university", "yuan ze university"]}], "source": "ES"}, {"DBLP title": "Destination-based congestion awareness for adaptive routing in 2D mesh networks.", "DBLP authors": ["Rohit Sunkam Ramanujam", "Bill Lin"], "year": 2013, "MAG papers": [{"PaperId": 2051663873, "PaperTitle": "destination based congestion awareness for adaptive routing in 2d mesh networks", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["university of california san diego", "university of california san diego"]}], "source": "ES"}, {"DBLP title": "A routing algorithm for graphene nanoribbon circuit.", "DBLP authors": ["Tan Yan", "Qiang Ma", "Scott Chilstedt", "Martin D. F. Wong", "Deming Chen"], "year": 2013, "MAG papers": [{"PaperId": 2169500615, "PaperTitle": "a routing algorithm for graphene nanoribbon circuit", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["ibm", "synopsys", "university of illinois at urbana champaign", "university of illinois at urbana champaign", "synopsys"]}], "source": "ES"}]