// memory data file (do not edit the following line - required for mem load use)
// instance=/Processor_tb/processor/registers/general_regester
// format=mti addressradix=d dataradix=u version=1.0 wordsperline=1
0: 65535
1: 65534
2: 65534
3: 65534
4:     0
5: 65534
6:     0
7: 65534
