<!-- HTML header for doxygen 1.8.13-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<link rel="icon" href="logo.ico">
<title>HPM SDK: Data Fields - Variables</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="customdoxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><a href="https://www.hpmicro.com/"
     target="_blank"><img alt="Logo" src="logo.png"/></a></td>
  <td id="projectalign" style="padding-left: 1em;">
   <div id="projectname">HPM SDK
   </div>
   <div id="projectbrief">HPMicro Software Development Kit</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('functions_vars_d.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="contents">
&#160;

<h3><a id="index_d"></a>- d -</h3><ul>
<li>d_param
: <a class="el" href="structpwmv2__cmp__calculate__cfg.html#a2837554f3bb9d81246651900c717d5c3">pwmv2_cmp_calculate_cfg</a>
</li>
<li>DA_00
: <a class="el" href="structEUI__Type.html#a82f30cdb8188c0e935cd226b88f4636a">EUI_Type</a>
</li>
<li>DA_01
: <a class="el" href="structEUI__Type.html#acaacb640e71bac13633fe06b7515e7b5">EUI_Type</a>
</li>
<li>da_int_en
: <a class="el" href="structsmix__mixer__dst__config__t.html#aee5825450dbe0a5e477b4a39c487c92b">smix_mixer_dst_config_t</a>
</li>
<li>DAB_CTRL
: <a class="el" href="structEUI__Type.html#a9d806250a415ada360a1acdaab0a5c47">EUI_Type</a>
</li>
<li>dac_chn_i_sel
: <a class="el" href="structrdc__output__cfg.html#aa1cb391e5d5e99e80fdb23b6971c70bd">rdc_output_cfg</a>
</li>
<li>dac_chn_q_sel
: <a class="el" href="structrdc__output__cfg.html#a78e24858e56357385cd5e51c72756403">rdc_output_cfg</a>
</li>
<li>DAC_MATRIX_SEL
: <a class="el" href="structTRGM__Type.html#a4d53b57d326e61ee65a1ce4c4f5c22ca">TRGM_Type</a>
</li>
<li>DAC_MATRIX_SEL0
: <a class="el" href="structTRGM__Type.html#adf84074910a559eae81db8481da31554">TRGM_Type</a>
</li>
<li>DAC_MATRIX_SEL1
: <a class="el" href="structTRGM__Type.html#abbafa2f3133b0a09a80827bc8534663a">TRGM_Type</a>
</li>
<li>DAC_MATRIX_SEL2
: <a class="el" href="structTRGM__Type.html#a456ea891f0413a3ae38746f767f72992">TRGM_Type</a>
</li>
<li>DAC_MATRIX_SEL3
: <a class="el" href="structTRGM__Type.html#abffe054ccf8594dfd6922d330de48a56">TRGM_Type</a>
</li>
<li>DAC_MATRIX_SEL4
: <a class="el" href="structTRGM__Type.html#ae8ba790235be4880dbfa3dd8d5c56b4c">TRGM_Type</a>
</li>
<li>DAC_MATRIX_SEL5
: <a class="el" href="structTRGM__Type.html#a5c1bd3b03d10ca69eb2dfb2e368f6361">TRGM_Type</a>
</li>
<li>DAC_MATRIX_SEL6
: <a class="el" href="structTRGM__Type.html#a16ef759d579ba04c554e80dc6944198f">TRGM_Type</a>
</li>
<li>DAC_MATRIX_SEL7
: <a class="el" href="structTRGM__Type.html#ad57c3caa9090474860f0889e32450d3a">TRGM_Type</a>
</li>
<li>dac_mode
: <a class="el" href="structdac__config__t.html#acb23457ee2f29c06154f8a24d6d1dc8e">dac_config_t</a>
</li>
<li>DAC_VALUE_SV
: <a class="el" href="structPWMV2__Type.html#a578609d49783700763cf03bccc56a4c1">PWMV2_Type</a>
</li>
<li>DACCFG
: <a class="el" href="structACMP__Type.html#a429385471178e5501b8d172e7107b0d2">ACMP_Type</a>
</li>
<li>DACCLK
: <a class="el" href="structSYSCTL__Type.html#a815c5cf203ab21d480af93396e86d38d">SYSCTL_Type</a>
</li>
<li>DAT
: <a class="el" href="structSEI__Type.html#acb1ed96780d83e9b214c9205284cc27b">SEI_Type</a>
</li>
<li>DATA
: <a class="el" href="structBKEY__Type.html#a65407b8a1b6fd34b184ac14b3f036d43">BKEY_Type</a>
, <a class="el" href="structCRC__Type.html#af0308a53985f750508a809a7ba787077">CRC_Type</a>
</li>
<li>data
: <a class="el" href="structfemc__cmd__t.html#a6543de0d88f9baaf7453d25dd5324d4d">femc_cmd_t</a>
</li>
<li>DATA
: <a class="el" href="structI2C__Type.html#a8c61f6c4ce377961703ed67a83132051">I2C_Type</a>
, <a class="el" href="structLINV2__Type.html#a32720691501c8c31e75bd65ce2abe7a5">LINV2_Type</a>
, <a class="el" href="structOTP__Type.html#a4552240072a393822ae9c799bcf14556">OTP_Type</a>
</li>
<li>data
: <a class="el" href="structsdxc__handle__t.html#aa13ad3065d5c81de64a22fc8d7f70cff">sdxc_handle_t</a>
</li>
<li>DATA
: <a class="el" href="structSEI__Type.html#a9f2f63b46d74a66791e992203b4b73de">SEI_Type</a>
, <a class="el" href="structSMIX__Type.html#a8372b7461944930c7d5cf017cd85bb23">SMIX_Type</a>
, <a class="el" href="structSPI__Type.html#a63fce340a6d0378668d55df1e5c2dc99">SPI_Type</a>
</li>
<li>data_32
: <a class="el" href="structmcan__rx__message__struct.html#a2e429495bc75eca551e46771098a8a77">mcan_rx_message_struct</a>
, <a class="el" href="structmcan__tx__message__struct.html#ade8140a5ad4d6dc0bd0f23fb0983dc0a">mcan_tx_message_struct</a>
</li>
<li>data_8
: <a class="el" href="structmcan__rx__message__struct.html#a5251bea782969f9f71d585ea447f36ca">mcan_rx_message_struct</a>
, <a class="el" href="structmcan__tx__message__struct.html#aa469dadb5cd72362b7ec055b5f24f1ff">mcan_tx_message_struct</a>
</li>
<li>data_base_idx
: <a class="el" href="structsei__engine__config__t.html#a3e4bf13c9f7b2e27f67eb42e03115f10">sei_engine_config_t</a>
</li>
<li>data_buff
: <a class="el" href="structlin__trans__config__t.html#ab166cc5e567bd96cd744bd1812c2252c">lin_trans_config_t</a>
</li>
<li>DATA_BYTE
: <a class="el" href="structLINV2__Type.html#a7e323e9a3f05e3144e94046272eb5cc6">LINV2_Type</a>
</li>
<li>data_cdm_idx
: <a class="el" href="structsei__engine__config__t.html#a3def9015b1815a421b243bf6809d4738">sei_engine_config_t</a>
</li>
<li>DATA_CFG
: <a class="el" href="structSEI__Type.html#a660c2def999609fdfbe05666d8d1fc2c">SEI_Type</a>
</li>
<li>data_field_size
: <a class="el" href="structmcan__ram__config__struct.html#a16c4b1e23a1cf66c85cc1255809dfb53">mcan_ram_config_struct</a>
, <a class="el" href="structmcan__txbuf__elem__config__struct.html#a8ca16d799722c7f160619f5023e71ed1">mcan_txbuf_elem_config_struct</a>
</li>
<li>data_idle_high_z
: <a class="el" href="structsei__tranceiver__asynchronous__config__t.html#af3aab35d32d56018ec3cdfaf1c08372e">sei_tranceiver_asynchronous_config_t</a>
, <a class="el" href="structsei__tranceiver__synchronous__master__config__t.html#a7a82b2d0492bfb4ca6a7f2854ef8c09f">sei_tranceiver_synchronous_master_config_t</a>
, <a class="el" href="structsei__tranceiver__synchronous__slave__config__t.html#a983ccebade5ee2f5a0a8ca4fc861c98a">sei_tranceiver_synchronous_slave_config_t</a>
</li>
<li>data_idle_state
: <a class="el" href="structsei__tranceiver__asynchronous__config__t.html#a57f30842c4266edd5e72933ecfc54354">sei_tranceiver_asynchronous_config_t</a>
, <a class="el" href="structsei__tranceiver__synchronous__master__config__t.html#a1d7753ae1aaec7e839609f63b1419d70">sei_tranceiver_synchronous_master_config_t</a>
, <a class="el" href="structsei__tranceiver__synchronous__slave__config__t.html#ad1a841544589485ca707bf0eb55b63a1">sei_tranceiver_synchronous_slave_config_t</a>
</li>
<li>DATA_IDS_1
: <a class="el" href="structMIPI__CSI__Type.html#af01fa0f5998d8efefe6c47419f775009">MIPI_CSI_Type</a>
</li>
<li>DATA_IDS_2
: <a class="el" href="structMIPI__CSI__Type.html#abf5dcf5de88ddf73cd61575130e17ebb">MIPI_CSI_Type</a>
</li>
<li>DATA_IN0
: <a class="el" href="structEUI__Type.html#a5274c3a7b8656950817a9ea60ee90ff4">EUI_Type</a>
</li>
<li>DATA_IN1
: <a class="el" href="structEUI__Type.html#a5393c389ddb9e2b5087b879a9ab39657">EUI_Type</a>
</li>
<li>DATA_IN2
: <a class="el" href="structEUI__Type.html#ad14f4edeededbc997c2b132df1027955">EUI_Type</a>
</li>
<li>DATA_IN3
: <a class="el" href="structEUI__Type.html#ac39c4410a21df6eff2c7e38c68222890">EUI_Type</a>
</li>
<li>DATA_IN4
: <a class="el" href="structEUI__Type.html#a8bb52712330b6f1ef6b0f687169ebae1">EUI_Type</a>
</li>
<li>DATA_IN5
: <a class="el" href="structEUI__Type.html#ab0fb4b3e5dbca4e23931aeb5d4fdfdc9">EUI_Type</a>
</li>
<li>DATA_IN6
: <a class="el" href="structEUI__Type.html#a30721aa214c29ced9a95563917cd5abf">EUI_Type</a>
</li>
<li>DATA_IN7
: <a class="el" href="structEUI__Type.html#a536e14dee5e5d78a4312c7a42d65d91d">EUI_Type</a>
</li>
<li>DATA_LEN
: <a class="el" href="structLIN__Type.html#aa9e508fefa2a723eb787ecf74467dac7">LIN_Type</a>
</li>
<li>data_len
: <a class="el" href="structsei__tranceiver__asynchronous__config__t.html#a05d0c4c502f719bcf625e2d1ed8abaaf">sei_tranceiver_asynchronous_config_t</a>
</li>
<li>DATA_LEN_ID
: <a class="el" href="structLINV2__Type.html#a11e401888da4f6ad21f7d95f09c9e0cd">LINV2_Type</a>
</li>
<li>data_len_in_bits
: <a class="el" href="structspi__common__format__config__t.html#ae673051b9503727c7392cec1c437480c">spi_common_format_config_t</a>
</li>
<li>data_len_in_bytes
: <a class="el" href="structsdm__output__config__t.html#a4c8a80b94cd9ce8163b79a791cc54527">sdm_output_config_t</a>
</li>
<li>data_length
: <a class="el" href="structlin__trans__config__t.html#adebb7ec22c88e19fd8ceb731becf6d71">lin_trans_config_t</a>
</li>
<li>data_length_from_id
: <a class="el" href="structlin__trans__config__t.html#a300871cc44f357c1ef1d4a90e0cdfaf5">lin_trans_config_t</a>
</li>
<li>data_line
: <a class="el" href="structi2x__transfer__config.html#a1e265ba3f46f21c9f49bcfb1629c4fed">i2x_transfer_config</a>
</li>
<li>data_merge
: <a class="el" href="structspi__common__format__config__t.html#ae9fb042cafeced22e81d78bd7c2bfebb">spi_common_format_config_t</a>
</li>
<li>data_pack_msb
: <a class="el" href="structcam__config__t.html#ab1930e942b5bd3fd3ac1f2e87cb20f93">cam_config_t</a>
</li>
<li>data_pads
: <a class="el" href="structxpi__device__info__t.html#a082911b81a6f0b428644fabb4810ddd4">xpi_device_info_t</a>
, <a class="el" href="structxpi__io__config__t.html#af5e3a4a9ddfcfa9a3a267dbc305a3366">xpi_io_config_t</a>
, <a class="el" href="structxpi__ram__info__t.html#a808e7313e1de92eba9796cc1ec8329cb">xpi_ram_info_t</a>
</li>
<li>data_phase_fmt
: <a class="el" href="structspi__common__control__config__t.html#ade270abbbcfe0810b2a0edd85cdd4233">spi_common_control_config_t</a>
</li>
<li>data_rate_div4
: <a class="el" href="structlvds__phy__clk__reg.html#a8555912cc65eb6050d6ba6df0025378e">lvds_phy_clk_reg</a>
</li>
<li>data_ready_flag_by_fifo
: <a class="el" href="structsdm__filter__config__t.html#adfcad0a6a11ecb28a25c3d42ef16a972">sdm_filter_config_t</a>
</li>
<li>data_register_select
: <a class="el" href="structsei__sample__config__t.html#a02557c2da0e48ef8c6b88895d045c0c1">sei_sample_config_t</a>
, <a class="el" href="structsei__update__config__t.html#aa8f3563c2a01a8abd7f33d5e6279362e">sei_update_config_t</a>
</li>
<li>data_signal_sync
: <a class="el" href="structsdm__control__t.html#a54f3ca1c2b6ebb2814d70216aff2a0c4">sdm_control_t</a>
</li>
<li>data_src
: <a class="el" href="structlvb__ch__config.html#a9b881f1ff534bca8e29c1f6d904e9998">lvb_ch_config</a>
</li>
<li>DATA_ST
: <a class="el" href="structSMIX__Type.html#abf7e4c52a8a205d0af5d839b35a367c1">SMIX_Type</a>
</li>
<li>data_store_mode
: <a class="el" href="structcam__config__t.html#a1973b7aaa7f8376a199711b36177cccb">cam_config_t</a>
</li>
<li>data_type
: <a class="el" href="structfir__xfer__t.html#a2e16478723923d7874906fd40b4487dc">fir_xfer_t</a>
, <a class="el" href="structmipi__csi__config.html#a087cf4eacdb717b4d4af650dc6ef6b1c">mipi_csi_config</a>
</li>
<li>data_valid_time
: <a class="el" href="structxpi__device__config__t.html#a8b86866e42c8d57771fe6834d80cd35e">xpi_device_config_t</a>
, <a class="el" href="structxpi__device__info__t.html#abd7e2d2efdb52b2b9ae79113646fce25">xpi_device_info_t</a>
, <a class="el" href="structxpi__ram__info__t.html#a67d2dba57ab3ef4db2913586ff39e780">xpi_ram_info_t</a>
</li>
<li>data_width
: <a class="el" href="structdma__handshake__config.html#a05621e2b0dce236028862cb8af9bcc3d">dma_handshake_config</a>
, <a class="el" href="structlcb__cam__link__mode__config.html#a74e26185880946e20eb9d4adddbd8312">lcb_cam_link_mode_config</a>
, <a class="el" href="structlcb__display__mode__config.html#ad90fd5d942b4f9c11ea2dc211a80a14c">lcb_display_mode_config</a>
</li>
<li>DATABYTE
: <a class="el" href="structLIN__Type.html#a3ad74a5a991f7dfb770cf2eb0dbfb6ff">LIN_Type</a>
</li>
<li>DATSZ
: <a class="el" href="structFEMC__Type.html#a1cc12aad898c264e59f0b129b8f5674c">FEMC_Type</a>
</li>
<li>db
: <a class="el" href="structenet__tx__desc__t.html#a1673017869ac0796b749a5a993863a3a">enet_tx_desc_t</a>
</li>
<li>DB_00
: <a class="el" href="structEUI__Type.html#a8eac6dad530e317a4cf416d5c703b91c">EUI_Type</a>
</li>
<li>DB_01
: <a class="el" href="structEUI__Type.html#af95631e23c0c1bc9d5b5f822802324f3">EUI_Type</a>
</li>
<li>dbe
: <a class="el" href="structenet__rx__desc__t.html#a25a55f213d846bbcf2db67e59f077d16">enet_rx_desc_t</a>
</li>
<li>DBG0
: <a class="el" href="structDDRCTL__Type.html#a540af21f89f9e19867deae23c9677f0b">DDRCTL_Type</a>
</li>
<li>DBG1
: <a class="el" href="structDDRCTL__Type.html#a35455116a59e2b00321ade96b1f21f3e">DDRCTL_Type</a>
</li>
<li>DBGCAM
: <a class="el" href="structDDRCTL__Type.html#a874b8bd1e5a0b1d7b0e43e0e167924e3">DDRCTL_Type</a>
</li>
<li>DBGCMD
: <a class="el" href="structDDRCTL__Type.html#aa398218c2431d7245c19fec412deab93">DDRCTL_Type</a>
</li>
<li>DBGSTAT
: <a class="el" href="structDDRCTL__Type.html#a4570eed75b4eb7f3eac31fa835560450">DDRCTL_Type</a>
</li>
<li>DBTP
: <a class="el" href="structMCAN__Type.html#a0cbaf7a5bb3b670b88650838bb19a433">MCAN_Type</a>
</li>
<li>dc
: <a class="el" href="structenet__tx__desc__t.html#a89e935616e59c56c44ee76a2714e4c6a">enet_tx_desc_t</a>
</li>
<li>DC_00
: <a class="el" href="structEUI__Type.html#a31324727ffc8a9a84da4ba8a6bad35e1">EUI_Type</a>
</li>
<li>DC_01
: <a class="el" href="structEUI__Type.html#a7381935d8875432be85257c8044f3da2">EUI_Type</a>
</li>
<li>dc_block_offset
: <a class="el" href="structboot__header__t.html#a93b9734672a9028f245443d736827fa3">boot_header_t</a>
</li>
<li>DCD_CTRL
: <a class="el" href="structEUI__Type.html#af0039fd22152b99701f0891ea58a1e50">EUI_Type</a>
</li>
<li>DCDC_ADVMODE
: <a class="el" href="structPCFG__Type.html#a2ed915788a156b1238c16c3b57cdd805">PCFG_Type</a>
</li>
<li>DCDC_ADVPARAM
: <a class="el" href="structPCFG__Type.html#a2c91d236b231f510313dbfa8d0cf814b">PCFG_Type</a>
</li>
<li>DCDC_CURRENT
: <a class="el" href="structPCFG__Type.html#a3ec93835c570a8190308f3a3558b5489">PCFG_Type</a>
</li>
<li>DCDC_DEBUG
: <a class="el" href="structPCFG__Type.html#a91da04710464777e7d3e05a4f0d0aff6">PCFG_Type</a>
</li>
<li>DCDC_LPMODE
: <a class="el" href="structPCFG__Type.html#a53f0a476896eb49e4842552f26217092">PCFG_Type</a>
</li>
<li>DCDC_MISC
: <a class="el" href="structPCFG__Type.html#a8fadc33fca188ab59772d6c618598347">PCFG_Type</a>
</li>
<li>DCDC_MODE
: <a class="el" href="structPCFG__Type.html#a8f8df9a060162436678df7424ba9a351">PCFG_Type</a>
</li>
<li>DCDC_PROT
: <a class="el" href="structPCFG__Type.html#a881eacb50ae5005a4a72cc396e50f204">PCFG_Type</a>
</li>
<li>DCDC_RESUME_TIME
: <a class="el" href="structPCFG__Type.html#ab7e9a678c667c523452c20a7ddbe14f1">PCFG_Type</a>
</li>
<li>DCDC_START_TIME
: <a class="el" href="structPCFG__Type.html#a737858fc7e8524639f66e22a2e5536ee">PCFG_Type</a>
</li>
<li>DCDCM_ADVMODE
: <a class="el" href="structPCFG__Type.html#ad8e4879b7da44dc2b5d7a808c37717cc">PCFG_Type</a>
</li>
<li>DCDCM_ADVPARAM
: <a class="el" href="structPCFG__Type.html#a929ece94a3ca7bcc596b90d5c2209357">PCFG_Type</a>
</li>
<li>DCDCM_CURRENT
: <a class="el" href="structPCFG__Type.html#a2e83bccda7bceb1ab2172b014f143e9b">PCFG_Type</a>
</li>
<li>DCDCM_DEBUG
: <a class="el" href="structPCFG__Type.html#a888b76e6a676491c06764fee9c552697">PCFG_Type</a>
</li>
<li>DCDCM_LPMODE
: <a class="el" href="structPCFG__Type.html#ae8f9849343d6948969efa99a393a4cf0">PCFG_Type</a>
</li>
<li>DCDCM_MISC
: <a class="el" href="structPCFG__Type.html#a9e06a07d569808fda4f9c067fce85629">PCFG_Type</a>
</li>
<li>DCDCM_MODE
: <a class="el" href="structPCFG__Type.html#ab215c3966355fe749a86c76ba23c3966">PCFG_Type</a>
</li>
<li>DCDCM_POWER_CONFIG
: <a class="el" href="structPCFG__Type.html#a2268929d6f634758788f63cf946053c6">PCFG_Type</a>
</li>
<li>DCDCM_PROT
: <a class="el" href="structPCFG__Type.html#ac7c2e77fa5486cb46322b39589ed83ab">PCFG_Type</a>
</li>
<li>DCDCM_RESUME_TIME
: <a class="el" href="structPCFG__Type.html#a68dcceb1a17197b53fb9f9c497c9d7bd">PCFG_Type</a>
</li>
<li>DCDCM_START_TIME
: <a class="el" href="structPCFG__Type.html#a9723303f296879c883c670314caeac59">PCFG_Type</a>
</li>
<li>DCR
: <a class="el" href="structDDRPHY__Type.html#a622c440090defb5ebad977e5e1032446">DDRPHY_Type</a>
</li>
<li>DCUAR
: <a class="el" href="structDDRPHY__Type.html#ac5427f8d1964625ead707c0e674e6718">DDRPHY_Type</a>
</li>
<li>DCUDR
: <a class="el" href="structDDRPHY__Type.html#a15361d5d269a761f08b6a49ed1cfaf33">DDRPHY_Type</a>
</li>
<li>DCUGCR
: <a class="el" href="structDDRPHY__Type.html#a668b907ef946957d07488eb81f30de0a">DDRPHY_Type</a>
</li>
<li>DCULR
: <a class="el" href="structDDRPHY__Type.html#aa4ac8ce6329723e0308260ebce5ac0f2">DDRPHY_Type</a>
</li>
<li>DCURR
: <a class="el" href="structDDRPHY__Type.html#a91e7dcd6ccdc3ad5290ed8531542bd74">DDRPHY_Type</a>
</li>
<li>DCUSR0
: <a class="el" href="structDDRPHY__Type.html#a92aeca421bc67a2637a7c8d0dd0df571">DDRPHY_Type</a>
</li>
<li>DCUSR1
: <a class="el" href="structDDRPHY__Type.html#a5c0e1666a64666c54785188e9b056386">DDRPHY_Type</a>
</li>
<li>DCUTPR
: <a class="el" href="structDDRPHY__Type.html#ab6268d660e16378cb3aa610195785325">DDRPHY_Type</a>
</li>
<li>DD_00
: <a class="el" href="structEUI__Type.html#aa9fc5d6db3ead994d0f4ed799f58d6fd">EUI_Type</a>
</li>
<li>DD_01
: <a class="el" href="structEUI__Type.html#a1610c1602a034913ef923471a489d655">EUI_Type</a>
</li>
<li>ddr50_support
: <a class="el" href="structsdxc__capabilities__t.html#a2177ce4c40139f7bc675a5616e2a8d20">sdxc_capabilities_t</a>
</li>
<li>DE_00
: <a class="el" href="structEUI__Type.html#a2a3a11b97914a64e64d9d1a960068b4a">EUI_Type</a>
</li>
<li>DE_01
: <a class="el" href="structEUI__Type.html#a5748649d09532b5e05f044f3d9dd4b11">EUI_Type</a>
</li>
<li>DEACT_ST
: <a class="el" href="structSMIX__Type.html#ad57ae3646fb761550b3d0409f39d9652">SMIX_Type</a>
</li>
<li>deactivate_en
: <a class="el" href="structsmix__mixer__dst__config__t.html#a66c444d438d75cacbe7ae193ecaac0a5">smix_mixer_dst_config_t</a>
</li>
<li>DEAD_AREA
: <a class="el" href="structPWMV2__Type.html#a30011a727f8b284bc347622337c9ce03">PWMV2_Type</a>
</li>
<li>dead_zone_in_half_cycle
: <a class="el" href="structpwm__config.html#a79351b8cff2d0b380c817a8c74f47e45">pwm_config</a>
, <a class="el" href="structpwmv2__config.html#aa4a24155640783c1a48c019d86aa861d">pwmv2_config</a>
</li>
<li>DEADZONE_SHIFT
: <a class="el" href="structQEO__Type.html#a8c4868dda6d16a0456fa7c2315eaf63c">QEO_Type</a>
, <a class="el" href="structQEOV2__Type.html#aed008d716e8a5851f6acac132a62fd3e">QEOV2_Type</a>
</li>
<li>DEBUG0
: <a class="el" href="structQEO__Type.html#a0de6cca4bf7413977ad647a63fd7a154">QEO_Type</a>
, <a class="el" href="structQEOV2__Type.html#a0aa8253ae744b4ea03266bd4e18e778b">QEOV2_Type</a>
</li>
<li>DEBUG1
: <a class="el" href="structQEO__Type.html#ab36aa3d8201042816e11b61a5fc96e31">QEO_Type</a>
, <a class="el" href="structQEOV2__Type.html#a33ca3f2212bffaa94aae1a0f48ea9954">QEOV2_Type</a>
</li>
<li>DEBUG2
: <a class="el" href="structQEO__Type.html#a654dfa71ee14eeec61cfa553c3a57ccd">QEO_Type</a>
, <a class="el" href="structQEOV2__Type.html#aa0f24452645377ad828e59dce56e6bb6">QEOV2_Type</a>
</li>
<li>DEBUG3
: <a class="el" href="structQEO__Type.html#ad3ca5c9085c1b2ff898ca7929279eafb">QEO_Type</a>
, <a class="el" href="structQEOV2__Type.html#aeb3d7c3200e674cabf67e3de9c27ebd4">QEOV2_Type</a>
</li>
<li>DEBUG4
: <a class="el" href="structQEOV2__Type.html#a50173c4862094bfeff040032708fb735">QEOV2_Type</a>
</li>
<li>DEBUG5
: <a class="el" href="structQEOV2__Type.html#a56ad2556a8da384f9e2d78f9ba2e4c9d">QEOV2_Type</a>
</li>
<li>DEBUG_CFG_REG0
: <a class="el" href="structMIPI__CSI__PHY__Type.html#ad50f367dbbd9a397e3046050dee02ac8">MIPI_CSI_PHY_Type</a>
</li>
<li>DEBUG_CFG_REG1
: <a class="el" href="structMIPI__CSI__PHY__Type.html#a84bbb0965c172769983b926b68bb66a1">MIPI_CSI_PHY_Type</a>
</li>
<li>DEBUG_CFG_REG2
: <a class="el" href="structMIPI__CSI__PHY__Type.html#a6978a2d35cbbee01bfc403d6c4fbacc6">MIPI_CSI_PHY_Type</a>
</li>
<li>DEBUG_CFG_REG3
: <a class="el" href="structMIPI__CSI__PHY__Type.html#abc6601200fde8175512469d9ae8b71bb">MIPI_CSI_PHY_Type</a>
</li>
<li>DEBUG_CFG_REG4
: <a class="el" href="structMIPI__CSI__PHY__Type.html#ada775428af978f0bfda4e930f319b23f">MIPI_CSI_PHY_Type</a>
</li>
<li>DEBUG_CFG_REG5
: <a class="el" href="structMIPI__CSI__PHY__Type.html#a68d9012e1740638a41c11cdba1b258d6">MIPI_CSI_PHY_Type</a>
</li>
<li>DEBUG_INFO
: <a class="el" href="structMIPI__CSI__PHY__Type.html#a04359dd4a904fe5a5edf551d8e4201a0">MIPI_CSI_PHY_Type</a>
</li>
<li>debug_mode
: <a class="el" href="structgptmr__channel__config.html#af808f36009f5d35dff1d95e9d98ef355">gptmr_channel_config</a>
</li>
<li>DEBUG_STATUS0
: <a class="el" href="structVSC__Type.html#a42bc9401297997065e9d965e9eb8a33c">VSC_Type</a>
</li>
<li>DEBUG_STOP
: <a class="el" href="structPCFG__Type.html#ab2899d3bbb09e8423d80c147b59f5d96">PCFG_Type</a>
</li>
<li>dec_after_cic
: <a class="el" href="structpdm__config.html#af5ebf0fed0609f7fe055f95aff7d4b76">pdm_config</a>
</li>
<li>DEC_CTRL0
: <a class="el" href="structVAD__Type.html#a7f276be83c8f9dcf9ffa266fe3a4bf64">VAD_Type</a>
</li>
<li>DEC_CTRL1
: <a class="el" href="structVAD__Type.html#a46b88780c6bf5dc1cc6dcbcf10156492">VAD_Type</a>
</li>
<li>DEC_CTRL2
: <a class="el" href="structVAD__Type.html#abae6b80d5dcaaaf8957de52076428bcd">VAD_Type</a>
</li>
<li>dedicated_tx_buf_size
: <a class="el" href="unionmcan__txbuf__config__struct.html#a6df7ec33890f89f4785f84f1565f2c67">mcan_txbuf_config_struct</a>
</li>
<li>DEF_CTRL
: <a class="el" href="structEUI__Type.html#ab189d253a7f74b023d942cff93de86f6">EUI_Type</a>
</li>
<li>default_output_level
: <a class="el" href="structdao__config.html#a9793aea82359536d2a10efbca830d488">dao_config</a>
</li>
<li>deinit
: <a class="el" href="structotp__driver__interface__t.html#a373a9fb159d1d3c1236497dcad866768">otp_driver_interface_t</a>
</li>
<li>delay
: <a class="el" href="structsei__state__transition__latch__config__t.html#a3d4d0073d72305f6a8282d7cc506cb68">sei_state_transition_latch_config_t</a>
</li>
<li>delay_cell_disable
: <a class="el" href="structfemc__sdram__config__t.html#ae85a7796aabff05d4870e987e8a05521">femc_sdram_config_t</a>
</li>
<li>delay_cell_value
: <a class="el" href="structfemc__sdram__config__t.html#a6928bb76427d1a8f5ffc42ea50f902e3">femc_sdram_config_t</a>
</li>
<li>delay_degree_30
: <a class="el" href="structhpm__mcl__over__zero__cfg.html#a5458c84d677b5420c1fc13118cc8b49a">hpm_mcl_over_zero_cfg</a>
</li>
<li>delta_pos_done_trig_int
: <a class="el" href="structmmc__pred__mode__t.html#a84678952c1fea82efbb381f373969462">mmc_pred_mode_t</a>
</li>
<li>dest_port
: <a class="el" href="structtx__hdr__desc__t.html#a2459bcc1e51e2ce9fcaa6a7e44d039d9">tx_hdr_desc_t</a>
</li>
<li>deta
: <a class="el" href="structhpm__hfi__pll__para.html#a8fdba813575a7f5d101c3e65f21016e7">hpm_hfi_pll_para</a>
</li>
<li>detect_enable
: <a class="el" href="structhpm__uart__rxline__idle__detect__config.html#ae5ea10e82e39db0ac370cd541d4f630e">hpm_uart_rxline_idle_detect_config</a>
</li>
<li>detect_irq_enable
: <a class="el" href="structhpm__uart__rxline__idle__detect__config.html#a482090ac009e8d27aa35fe3e16585598">hpm_uart_rxline_idle_detect_config</a>
</li>
<li>device_cfg_addr
: <a class="el" href="structxpi__ram__info__t.html#a7a50edbd38589a4d015c25adee421626">xpi_ram_info_t</a>
</li>
<li>device_cfg_instr_seq
: <a class="el" href="structxpi__ram__info__t.html#a16bb85c47bc825bb9e1fd777f28a9457">xpi_ram_info_t</a>
</li>
<li>device_cfg_list
: <a class="el" href="structxpi__ram__info__t.html#add8008482a1ed38f4d1225284504b4f8">xpi_ram_info_t</a>
</li>
<li>device_config_params
: <a class="el" href="structxpi__ram__info__t.html#a86927ecbd293f305b5982ad3c5a74128">xpi_ram_info_t</a>
</li>
<li>device_info
: <a class="el" href="structxpi__nor__config__t.html#acd7d9ee2672907aa7bf988d7929f2530">xpi_nor_config_t</a>
, <a class="el" href="structxpi__ram__config__t.html#aedddfc877f6ff6bf285bc0fe19234206">xpi_ram_config_t</a>
</li>
<li>DEVICEADDR
: <a class="el" href="structUSB__Type.html#a4ef9291dee02e249c17154f6d0ee5dee">USB_Type</a>
</li>
<li>DF_00
: <a class="el" href="structEUI__Type.html#ac9fde1dfc7ed4c19162059ca47c4fb49">EUI_Type</a>
</li>
<li>DF_01
: <a class="el" href="structEUI__Type.html#a4ec17abc78a317fcd26a2128a0ffc1e6">EUI_Type</a>
</li>
<li>DFILPCFG0
: <a class="el" href="structDDRCTL__Type.html#a58edc10f3d696dce470801feea2fdb5a">DDRCTL_Type</a>
</li>
<li>DFIMISC
: <a class="el" href="structDDRCTL__Type.html#a28c3d6875d54b8c156d889d982857615">DDRCTL_Type</a>
</li>
<li>DFITMG0
: <a class="el" href="structDDRCTL__Type.html#acfc5847a2732a638fbeda594efd3c651">DDRCTL_Type</a>
</li>
<li>DFITMG1
: <a class="el" href="structDDRCTL__Type.html#ace3e06997abd81d58cb5e9cd49465c0d">DDRCTL_Type</a>
</li>
<li>DFITMG2
: <a class="el" href="structDDRCTL__Type.html#a7e918252aafc456c8a4da7c1c99f2714">DDRCTL_Type</a>
</li>
<li>DFIUPD0
: <a class="el" href="structDDRCTL__Type.html#a48c4bd99dd20a3b3d93bd4f85c856873">DDRCTL_Type</a>
</li>
<li>DFIUPD1
: <a class="el" href="structDDRCTL__Type.html#a3a9798d568a9f90dba84902afdac3fdd">DDRCTL_Type</a>
</li>
<li>DFIUPD2
: <a class="el" href="structDDRCTL__Type.html#abb1baf78046e210926628aabf7301122">DDRCTL_Type</a>
</li>
<li>DFIUPD3
: <a class="el" href="structDDRCTL__Type.html#a9b6f9045b99382ca7d71936325991c75">DDRCTL_Type</a>
</li>
<li>DG_00
: <a class="el" href="structEUI__Type.html#a97425f894448930739129bc4aa77f695">EUI_Type</a>
</li>
<li>DG_01
: <a class="el" href="structEUI__Type.html#aee00eaa1055bc90df88833c83fbdb4df">EUI_Type</a>
</li>
<li>DGH_CTRL
: <a class="el" href="structEUI__Type.html#a0a704bb5d02af92403b2c3b776fea09a">EUI_Type</a>
</li>
<li>DGO_CTR0
: <a class="el" href="structPDGO__Type.html#a05b0f6cebbf3762528efa9d3fb398568">PDGO_Type</a>
</li>
<li>DGO_CTR1
: <a class="el" href="structPDGO__Type.html#aedc5b3ac8071bee107db9667773ee5c4">PDGO_Type</a>
</li>
<li>DGO_CTR2
: <a class="el" href="structPDGO__Type.html#a32cb895587466bdf553ebd7861424f01">PDGO_Type</a>
</li>
<li>DGO_CTR3
: <a class="el" href="structPDGO__Type.html#a31f3b7eb3f21548fb243e6f2faeca945">PDGO_Type</a>
</li>
<li>DGO_CTR4
: <a class="el" href="structPDGO__Type.html#aba296e5f84b5fd77507869b7de39359b">PDGO_Type</a>
</li>
<li>DGO_GPR00
: <a class="el" href="structPDGO__Type.html#a20a75ce5743802e4d59e76797ea8b2c4">PDGO_Type</a>
</li>
<li>DGO_GPR01
: <a class="el" href="structPDGO__Type.html#a5fd22748214e898bae6e10afc18f0dac">PDGO_Type</a>
</li>
<li>DGO_GPR02
: <a class="el" href="structPDGO__Type.html#aaa4cd27f63c7c15699d05eb6d4525716">PDGO_Type</a>
</li>
<li>DGO_GPR03
: <a class="el" href="structPDGO__Type.html#a67a48430fdeee1c4f12b12e4e3eec75f">PDGO_Type</a>
</li>
<li>DGO_RC32K_CFG
: <a class="el" href="structPDGO__Type.html#a2c9ebd334a098865405bccf00771750f">PDGO_Type</a>
</li>
<li>DGO_TURNOFF
: <a class="el" href="structPDGO__Type.html#a6a19dfe9af0a16451bc070b2db38d89a">PDGO_Type</a>
</li>
<li>DH_00
: <a class="el" href="structEUI__Type.html#a41790e6dada1ec054850c4d51e494056">EUI_Type</a>
</li>
<li>DH_01
: <a class="el" href="structEUI__Type.html#ab1108a92d522d1f1f0f216c4e1531bf4">EUI_Type</a>
</li>
<li>DI
: <a class="el" href="structGPIO__Type.html#a3a8905d9990afdc8855ba3230fee5049">GPIO_Type</a>
</li>
<li>di0_vsync_polarity
: <a class="el" href="structlvb__config.html#a86728e79ae192b76226b15499e3b539f">lvb_config</a>
</li>
<li>di1_vsync_polarity
: <a class="el" href="structlvb__config.html#a8620e4d8ad5c083300310d97ca6e02d0">lvb_config</a>
</li>
<li>dic
: <a class="el" href="structenet__rx__desc__t.html#a0be515f08f7ab0158891d43c65d64c68">enet_rx_desc_t</a>
</li>
<li>diff_sel
: <a class="el" href="structadc12__channel__config__t.html#a70b2bf980ceb07bf5c1a5476553e4439">adc12_channel_config_t</a>
</li>
<li>DIMMCTL
: <a class="el" href="structDDRCTL__Type.html#a30c25b877a0bda893720dd03e4932ed8">DDRCTL_Type</a>
</li>
<li>DIO_OUT_DATA
: <a class="el" href="structESC__Type.html#a13d69dc32439661c9da10d682214a731">ESC_Type</a>
</li>
<li>dir
: <a class="el" href="structmtg__event__param.html#ab98fb508a0050ae27afcabaefa8c4944">mtg_event_param</a>
</li>
<li>dir_mode
: <a class="el" href="structmtg__event__param.html#afb96ad3f831f21ef57a5f76db770fca9">mtg_event_param</a>
</li>
<li>DIRECTIO
: <a class="el" href="structSPI__Type.html#ae7a012ea5966117d567abd8851814f45">SPI_Type</a>
</li>
<li>dis_osc_loop_clamp
: <a class="el" href="unionpla__ff__cfg.html#a849496e3f5931b3d0b8885607c27311b">pla_ff_cfg</a>
</li>
<li>disable
: <a class="el" href="structexip__driver__interface__t.html#ad5c39662d41a09040b877acd761d8e3d">exip_driver_interface_t</a>
</li>
<li>disable_auto_retransmission
: <a class="el" href="structmcan__config__struct.html#a72fb70555e55a6a470371d09dee8826f">mcan_config_struct</a>
</li>
<li>disable_clk_check
: <a class="el" href="structsei__state__transition__config__t.html#a86d811e133880fad93f4c392b81af0ee">sei_state_transition_config_t</a>
</li>
<li>disable_crc
: <a class="el" href="structenet__tx__control__config__t.html#a3e08cfc11d4d6e9b7cc84c474c8424cb">enet_tx_control_config_t</a>
</li>
<li>disable_eotp
: <a class="el" href="structmipi__dsi__config.html#a1de38f154f36d55c5733f80c51d45064">mipi_dsi_config</a>
</li>
<li>disable_instr_ptr_check
: <a class="el" href="structsei__state__transition__config__t.html#ae5fa5d8380892aa26d66c47be7492b04">sei_state_transition_config_t</a>
</li>
<li>disable_pad
: <a class="el" href="structenet__tx__control__config__t.html#a60f70c5dedc0a4ce85d3a48206396266">enet_tx_control_config_t</a>
</li>
<li>disable_protocol_exception_handling
: <a class="el" href="structmcan__config__struct.html#ad46cfc929a18252b6997ca96a4720df7">mcan_config_struct</a>
</li>
<li>disable_ptb_retransmission
: <a class="el" href="structcan__config__t.html#a6436316a8a55217dc68c09f69edcb3f3">can_config_t</a>
</li>
<li>disable_rxd_check
: <a class="el" href="structsei__state__transition__config__t.html#a468d6e4781072b58aa2720a752dd0a84">sei_state_transition_config_t</a>
</li>
<li>disable_stb_retransmission
: <a class="el" href="structcan__config__t.html#aa536f53638875b64336d3b23c9ddeda5">can_config_t</a>
</li>
<li>disable_timeout_check
: <a class="el" href="structsei__state__transition__config__t.html#aa1253bc955bfded7821c92990f431588">sei_state_transition_config_t</a>
</li>
<li>disable_txd_check
: <a class="el" href="structsei__state__transition__config__t.html#a915d984bbd5daa8cfb42dba509bfb7bf">sei_state_transition_config_t</a>
</li>
<li>discrete_line
: <a class="el" href="structmmc__track__pos__mode__t.html#aa2816d7ddec38898dab753c8437a50d4">mmc_track_pos_mode_t</a>
</li>
<li>discrete_pos_mode
: <a class="el" href="structmmc__track__pos__mode__t.html#a1d6b738a98bc7fbccedd52e05ae55cbe">mmc_track_pos_mode_t</a>
</li>
<li>DISCRETECFG0
: <a class="el" href="structMMC__Type.html#a1564bdd733969bfeea895f94210c716d">MMC_Type</a>
</li>
<li>DISCRETECFG1
: <a class="el" href="structMMC__Type.html#aa71688cd5fef5b391f825d857f74b03b">MMC_Type</a>
</li>
<li>DISP_WN_SIZE
: <a class="el" href="structLCDC__Type.html#ac90d6f00511815ab6954bf3809fff46e">LCDC_Type</a>
</li>
<li>display
: <a class="el" href="structlcb__config.html#a38f8eef774498910c99788d3ae12a9b6">lcb_config</a>
</li>
<li>display_mode
: <a class="el" href="structlcdc__control.html#a56031eaf5935e6d74d811556bf1b818c">lcdc_control</a>
</li>
<li>DIV
: <a class="el" href="structPLLCTLV2__Type.html#aca57af1e0e8db17f7e7c60a39d451dc0">PLLCTLV2_Type</a>
</li>
<li>DIV0
: <a class="el" href="structPLLCTL__Type.html#afe76a4b5ba8b170d40faf701c387f270">PLLCTL_Type</a>
</li>
<li>DIV1
: <a class="el" href="structPLLCTL__Type.html#ac31e7d887c0f815c47047a5e01e0304a">PLLCTL_Type</a>
</li>
<li>DIV_CFG
: <a class="el" href="structEUI__Type.html#a18a452d3c9a50893f0af3c2b394c5d27">EUI_Type</a>
</li>
<li>divide_by
: <a class="el" href="structmonitor__config.html#a892dc65ced8dfcdbff35c60dc19b24c3">monitor_config</a>
</li>
<li>DLANE0_PARA0
: <a class="el" href="structMIPI__DSI__PHY__Type.html#a30a34cadee763b87f0b69e73806dfdf5">MIPI_DSI_PHY_Type</a>
</li>
<li>DLANE0_PARA1
: <a class="el" href="structMIPI__DSI__PHY__Type.html#a1081affc584481e0f9a2ce2dcb2455df">MIPI_DSI_PHY_Type</a>
</li>
<li>DLANE0_PARA2
: <a class="el" href="structMIPI__DSI__PHY__Type.html#aa174748a782a0067b9511654a0abbe17">MIPI_DSI_PHY_Type</a>
</li>
<li>DLANE0_PARA3
: <a class="el" href="structMIPI__DSI__PHY__Type.html#ad2727135b385443c12b4ce16d25fd510">MIPI_DSI_PHY_Type</a>
</li>
<li>DLANE0_PARA4
: <a class="el" href="structMIPI__DSI__PHY__Type.html#a049f84e39d0bc8991686c1c8303f8ab1">MIPI_DSI_PHY_Type</a>
</li>
<li>DLANE1_PARA0
: <a class="el" href="structMIPI__DSI__PHY__Type.html#a2b0ce2a7d646d969d304ff73dcb81d24">MIPI_DSI_PHY_Type</a>
</li>
<li>DLANE1_PARA1
: <a class="el" href="structMIPI__DSI__PHY__Type.html#a0f2ad0adf25ba3bd33bf66b7e7e04634">MIPI_DSI_PHY_Type</a>
</li>
<li>DLANE1_PARA2
: <a class="el" href="structMIPI__DSI__PHY__Type.html#aa2babfee9e034ff476d8544fb9e42e19">MIPI_DSI_PHY_Type</a>
</li>
<li>DLANE1_PARA3
: <a class="el" href="structMIPI__DSI__PHY__Type.html#aa7319aee5e2e5aeb9b4d3ba2bc78cbf2">MIPI_DSI_PHY_Type</a>
</li>
<li>DLANE2_PARA0
: <a class="el" href="structMIPI__DSI__PHY__Type.html#a15ba2085ea892d32c273ddb4a5f32d87">MIPI_DSI_PHY_Type</a>
</li>
<li>DLANE2_PARA1
: <a class="el" href="structMIPI__DSI__PHY__Type.html#ad4ee8353bbac8bb33c5a17647c278fc4">MIPI_DSI_PHY_Type</a>
</li>
<li>DLANE2_PARA2
: <a class="el" href="structMIPI__DSI__PHY__Type.html#a1a54017764014b85edb872c91535e8e3">MIPI_DSI_PHY_Type</a>
</li>
<li>DLANE2_PARA3
: <a class="el" href="structMIPI__DSI__PHY__Type.html#aa97e70f9ba5abe9a608da5b3304165af">MIPI_DSI_PHY_Type</a>
</li>
<li>DLANE3_PARA0
: <a class="el" href="structMIPI__DSI__PHY__Type.html#a9af800168bdafa768dc7521358f964d7">MIPI_DSI_PHY_Type</a>
</li>
<li>DLANE3_PARA1
: <a class="el" href="structMIPI__DSI__PHY__Type.html#ae891dc50fc0832d2bb5de0fea958719b">MIPI_DSI_PHY_Type</a>
</li>
<li>DLANE3_PARA2
: <a class="el" href="structMIPI__DSI__PHY__Type.html#acc004c5f527e15f24dcf6801e5d5cbc4">MIPI_DSI_PHY_Type</a>
</li>
<li>DLANE3_PARA3
: <a class="el" href="structMIPI__DSI__PHY__Type.html#ab3282ec859da000b80ac3909f4d01c60">MIPI_DSI_PHY_Type</a>
</li>
<li>dlane_cfg
: <a class="el" href="structmipi__csi__phy__config.html#a9c01e71afb7903520dbb46e087bc50d2">mipi_csi_phy_config</a>
</li>
<li>dlc
: <a class="el" href="structmcan__rx__message__struct.html#adc8976664ea996174ae76a3758c05c3f">mcan_rx_message_struct</a>
, <a class="el" href="unionmcan__tx__event__fifo__elem__struct.html#a9dcb882e81303c3dc9dcfafa51ae8e44">mcan_tx_event_fifo_elem_struct</a>
, <a class="el" href="structmcan__tx__message__struct.html#a072f90f61ac83f85b108d7d02c403b4a">mcan_tx_message_struct</a>
</li>
<li>dline_adj
: <a class="el" href="structlcb__lvds__phy__data__lane__config.html#a8fded0bcd54c5a793a8431182a0ae858">lcb_lvds_phy_data_lane_config</a>
</li>
<li>DLL
: <a class="el" href="structUART__Type.html#ac0040d4240f7e88d48e05f8ff2c572fa">UART_Type</a>
</li>
<li>dll_dly_target
: <a class="el" href="structxpi__device__info__t.html#a81d08902206f561ed110beee921d6571">xpi_device_info_t</a>
</li>
<li>dll_tuning_int
: <a class="el" href="structlcb__lvds__phy__clk__lane__config.html#a383e69a5660611c4dcd0a59834f0abbe">lcb_lvds_phy_clk_lane_config</a>
</li>
<li>DLM
: <a class="el" href="structUART__Type.html#ad4da956414a893801819c5a5ec0af470">UART_Type</a>
</li>
<li>dly_target
: <a class="el" href="structxpi__device__config__t.html#a5562dda209b9024da117c0ba86febe89">xpi_device_config_t</a>
</li>
<li>DLYCFG
: <a class="el" href="structFEMC__Type.html#a2fd7a0feec72a8778575453d4bb4498a">FEMC_Type</a>
</li>
<li>DMA_AXI_MODE
: <a class="el" href="structENET__Type.html#a62a5c7f5bb17107ff3bf904afee981fd">ENET_Type</a>
</li>
<li>DMA_BUF_ADDR
: <a class="el" href="structXADC__Type.html#af1313ff362e3b80f3bcd3e5c0ccce4a3">XADC_Type</a>
</li>
<li>DMA_BUS_MODE
: <a class="el" href="structENET__Type.html#aacb2f9e76a5b5d3690698bd29a49f851">ENET_Type</a>
</li>
<li>DMA_BUS_STATUS
: <a class="el" href="structENET__Type.html#adda0844b93593884b41a5add8e751921">ENET_Type</a>
</li>
<li>DMA_CH
: <a class="el" href="structSMIX__Type.html#afbe9dbd6940ff046d8b365f01f21edef">SMIX_Type</a>
</li>
<li>DMA_CONTROL
: <a class="el" href="structLINV2__Type.html#a096f3e2486e6b067f150648250fe3563">LINV2_Type</a>
</li>
<li>DMA_CURR_HOST_RX_BUF
: <a class="el" href="structENET__Type.html#a2ae0939e6e9365149bc596301e749cf4">ENET_Type</a>
</li>
<li>DMA_CURR_HOST_RX_DESC
: <a class="el" href="structENET__Type.html#a59abfad193d12c2a22ac42803983fb03">ENET_Type</a>
</li>
<li>DMA_CURR_HOST_TX_BUF
: <a class="el" href="structENET__Type.html#a3a4e33241cf539af88654003afbba1ff">ENET_Type</a>
</li>
<li>DMA_CURR_HOST_TX_DESC
: <a class="el" href="structENET__Type.html#a097546fdb0719978fbb0e1dd8ddb6b6a">ENET_Type</a>
</li>
<li>DMA_EN
: <a class="el" href="structDAC__Type.html#accfb524e6e86525f274d37800532e8de">DAC_Type</a>
, <a class="el" href="structPWMV2__Type.html#aadb1b64c8899a5c5e0fadaacedda2118">PWMV2_Type</a>
</li>
<li>dma_enable
: <a class="el" href="structhpm__uart__config.html#afd4a3764c0b9fe86eb51f5cb30335e0d">hpm_uart_config</a>
, <a class="el" href="structuart__fifo__ctrl__t.html#a549af0c4fd2f3e3b45e0c939eb153edd">uart_fifo_ctrl_t</a>
</li>
<li>DMA_INTR_EN
: <a class="el" href="structENET__Type.html#ac402c286766acfcea1fa4b2d3c8ed50e">ENET_Type</a>
</li>
<li>DMA_MISS_OVF_CNT
: <a class="el" href="structENET__Type.html#afae78c743b777994400ab5dc5b4e08d7">ENET_Type</a>
</li>
<li>DMA_OP_MODE
: <a class="el" href="structENET__Type.html#aa25313e2fa76d336d0d12a2a14c417bc">ENET_Type</a>
</li>
<li>dma_pbl
: <a class="el" href="structenet__mac__config__t.html#afca52e51fa6c457bb98a1b905b72ad60">enet_mac_config_t</a>
</li>
<li>dma_request_event
: <a class="el" href="structgptmr__channel__config.html#a3b8ee229cfa9abd1422721cece031640">gptmr_channel_config</a>
</li>
<li>DMA_RX_DESC_LIST_ADDR
: <a class="el" href="structENET__Type.html#a55c1073e9e6fe22b0eb53a00d504590e">ENET_Type</a>
</li>
<li>DMA_RX_INTR_WDOG
: <a class="el" href="structENET__Type.html#ac789ad48568d00bc58c8de54c45972f4">ENET_Type</a>
</li>
<li>DMA_RX_POLL_DEMAND
: <a class="el" href="structENET__Type.html#aceef17e3f4369ee71a9d64b9e6c175ea">ENET_Type</a>
</li>
<li>DMA_ST
: <a class="el" href="structLCDC__Type.html#a5afc96384453d39e003dbcea7bcba8ae">LCDC_Type</a>
</li>
<li>DMA_STATUS
: <a class="el" href="structENET__Type.html#a3e3cffc0421c888a663a5d55ea6e1d76">ENET_Type</a>
</li>
<li>DMA_TX_DESC_LIST_ADDR
: <a class="el" href="structENET__Type.html#a23be98b455075ec09ae36bce4708b0ad">ENET_Type</a>
</li>
<li>DMA_TX_POLL_DEMAND
: <a class="el" href="structENET__Type.html#a041db793cfc42a462fa4abfc09be671b">ENET_Type</a>
</li>
<li>DMAC_ABRT_CMD
: <a class="el" href="structSMIX__Type.html#aa89b640b04df69cf68ac96768814d750">SMIX_Type</a>
</li>
<li>DMAC_ABRT_ST
: <a class="el" href="structSMIX__Type.html#a56188cf7267ffea5c41cffeb5807bffa">SMIX_Type</a>
</li>
<li>DMAC_CHEN
: <a class="el" href="structSMIX__Type.html#a04f93959e67f1d5ed93cae7a982b6f70">SMIX_Type</a>
</li>
<li>DMAC_CTRL
: <a class="el" href="structSMIX__Type.html#ac98c2d60aec53dd229edf87592e97690">SMIX_Type</a>
</li>
<li>DMAC_ERR_ST
: <a class="el" href="structSMIX__Type.html#ab07315442d3eaf137d3b3725501bd1f5">SMIX_Type</a>
</li>
<li>DMAC_ID
: <a class="el" href="structSMIX__Type.html#abd19943e5d8fe274a3097b3235711a92">SMIX_Type</a>
</li>
<li>DMAC_TC_ST
: <a class="el" href="structSMIX__Type.html#a2a4284f33dee7c50ba3de28fed63b836">SMIX_Type</a>
</li>
<li>DMACFG
: <a class="el" href="structDMA__Type.html#a23c7cde8527184fb1341a4107a40cba8">DMA_Type</a>
, <a class="el" href="structDMAV2__Type.html#a161ae2038d50b04b8bfef2870546a022">DMAV2_Type</a>
, <a class="el" href="structTRGM__Type.html#a4fbcb683c99d84951f4032c00df713bf">TRGM_Type</a>
</li>
<li>DMACTRL
: <a class="el" href="structDMA__Type.html#ad4a0abac7b6bf2fd56c0c3a22a64ae41">DMA_Type</a>
, <a class="el" href="structDMAV2__Type.html#a6267c7549d5edc9d41f66b282a6cf553">DMAV2_Type</a>
</li>
<li>DMAEN
: <a class="el" href="structACMP__Type.html#a9eabe437f7fd6766cc50b7c8ddfcc031">ACMP_Type</a>
, <a class="el" href="structHALL__Type.html#a55a58d444377185f24310e77ae6ac372">HALL_Type</a>
, <a class="el" href="structPWM__Type.html#a5b9a6e989a28df3360a420e526a2de51">PWM_Type</a>
, <a class="el" href="structQEI__Type.html#afaf2328cf20d66d7c1b53e580034dc4f">QEI_Type</a>
, <a class="el" href="structQEIV2__Type.html#a781fe687dd81b901614f1ee27f83d633">QEIV2_Type</a>
</li>
<li>DMASA_FB1
: <a class="el" href="structCAM__Type.html#a715eda01c1c628633d6bbfa9757594a7">CAM_Type</a>
</li>
<li>DMASA_FB2
: <a class="el" href="structCAM__Type.html#adafb78168ac3a329f26e2c4479a40912">CAM_Type</a>
</li>
<li>DMASA_UV1
: <a class="el" href="structCAM__Type.html#adcce521386d95fdc3b634c7fe70d6828">CAM_Type</a>
</li>
<li>DMASA_UV2
: <a class="el" href="structCAM__Type.html#a2af418df3e2d7c2d3d2316547fc66981">CAM_Type</a>
</li>
<li>dn_int_en
: <a class="el" href="structsmix__mixer__source__config__t.html#a0ea3fdceeff21df8b5c87e80bdde3a98">smix_mixer_source_config_t</a>
</li>
<li>DO
: <a class="el" href="structGPIO__Type.html#ab7a872cb77f400fb117d053f239a381b">GPIO_Type</a>
</li>
<li>dp
: <a class="el" href="structenet__tx__desc__t.html#a83ed43cb75ff4f4703c696dc8db101ec">enet_tx_desc_t</a>
</li>
<li>DPHY_RSTZ
: <a class="el" href="structMIPI__CSI__Type.html#a89ad1fbed2b77cf34644c140fc420669">MIPI_CSI_Type</a>
</li>
<li>DPI_CFG_POL
: <a class="el" href="structMIPI__DSI__Type.html#af9fc24e3f930a03cbcb6770053e4ecd6">MIPI_DSI_Type</a>
</li>
<li>DPI_COLOR_CODING
: <a class="el" href="structMIPI__DSI__Type.html#aa6054d2945657766e09053b4412bf6ad">MIPI_DSI_Type</a>
</li>
<li>DPI_COLOR_CODING_ACT
: <a class="el" href="structMIPI__DSI__Type.html#ad49092908ee852d9bcb33f0335b33880">MIPI_DSI_Type</a>
</li>
<li>DPI_LP_CMD_TIM
: <a class="el" href="structMIPI__DSI__Type.html#a9602193d8dcb1e06af258febd6597fa8">MIPI_DSI_Type</a>
</li>
<li>DPI_LP_CMD_TIM_ACT
: <a class="el" href="structMIPI__DSI__Type.html#a171cb28cdcd7fa32c52de6b4f88f5863">MIPI_DSI_Type</a>
</li>
<li>DPI_VCID
: <a class="el" href="structMIPI__DSI__Type.html#acda02e21f613e8ab5b9a1b44e41cc628">MIPI_DSI_Type</a>
</li>
<li>DPI_VCID_ACT
: <a class="el" href="structMIPI__DSI__Type.html#ae006c74143d9acdd37241275941c0a32">MIPI_DSI_Type</a>
</li>
<li>DQ_ADC_SW_READY
: <a class="el" href="structCLC__Type.html#afcde719e23be640745dc2a130f294321">CLC_Type</a>
</li>
<li>dq_valid_trig_enable
: <a class="el" href="structqeo__wave__mode__t.html#a4e5f2d393ccb3cb57c479c4e68df6f63">qeo_wave_mode_t</a>
</li>
<li>dqs
: <a class="el" href="structfemc__config__t.html#a5b8822040d51635978bc22665d9f4d76">femc_config_t</a>
</li>
<li>DRAMTMG0
: <a class="el" href="structDDRCTL__Type.html#abe589e52dab06180f53b8686e05ef068">DDRCTL_Type</a>
</li>
<li>DRAMTMG1
: <a class="el" href="structDDRCTL__Type.html#a8b4b196a30e54258e5e1f3d8446d3638">DDRCTL_Type</a>
</li>
<li>DRAMTMG2
: <a class="el" href="structDDRCTL__Type.html#a3a05344c8f72e19140ba42af2c5fbfb4">DDRCTL_Type</a>
</li>
<li>DRAMTMG3
: <a class="el" href="structDDRCTL__Type.html#a9eaeab335aee1e8603f3cef9fa519314">DDRCTL_Type</a>
</li>
<li>DRAMTMG4
: <a class="el" href="structDDRCTL__Type.html#a0436ee954ed8bb9a3bdc481984f63efe">DDRCTL_Type</a>
</li>
<li>DRAMTMG5
: <a class="el" href="structDDRCTL__Type.html#a8d5e79a312c2c8208e89063a1c161466">DDRCTL_Type</a>
</li>
<li>DRAMTMG8
: <a class="el" href="structDDRCTL__Type.html#aa1daef9f53271f44f74d89d5d0c39994">DDRCTL_Type</a>
</li>
<li>drive_strength
: <a class="el" href="structxpi__io__config__t.html#a9cbe7d558cbb6de230428556d4f2ca04">xpi_io_config_t</a>
, <a class="el" href="structxpi__nor__config__option__t.html#a9cfa890640c74d85d80e9eb20171a23f">xpi_nor_config_option_t</a>
, <a class="el" href="structxpi__nor__config__t.html#ab9d4c3f463d8b0103653d46cc2514c19">xpi_nor_config_t</a>
, <a class="el" href="structxpi__ram__config__option__t.html#abd158edf1ee3fb57db63fb7a191abb35">xpi_ram_config_option_t</a>
, <a class="el" href="structxpi__ram__config__t.html#a16a09ea9a5e7199d55683abd132413ad">xpi_ram_config_t</a>
</li>
<li>drv_type_a
: <a class="el" href="structsdxc__capabilities__t.html#a68e93dd21b2645afad0e238dcf541944">sdxc_capabilities_t</a>
</li>
<li>drv_type_c
: <a class="el" href="structsdxc__capabilities__t.html#aa8a7fa0037406b7288683f1c5bdfb359">sdxc_capabilities_t</a>
</li>
<li>drv_type_d
: <a class="el" href="structsdxc__capabilities__t.html#ae2d495065ca9cb652d1a120803ec2a7a">sdxc_capabilities_t</a>
</li>
<li>dse
: <a class="el" href="structenet__rx__desc__t.html#a1a0858109fac5a7cbfa62fb80393b3c0">enet_rx_desc_t</a>
</li>
<li>DSGCR
: <a class="el" href="structDDRPHY__Type.html#a8457ed8203d89600e9da33c6942a3d73">DDRPHY_Type</a>
</li>
<li>DSI_SETTING
: <a class="el" href="structPIXELMUX__Type.html#af9b2857710e18af3be1d32a7eaff09cf">PIXELMUX_Type</a>
</li>
<li>dst
: <a class="el" href="structdma__handshake__config.html#a59a125f3cb57c7b31651a03d5194c821">dma_handshake_config</a>
, <a class="el" href="structfft__xfer__t.html#a2075c0e96c978e459154b954e8f55677">fft_xfer_t</a>
, <a class="el" href="structfir__xfer__t.html#a56ecf2b249f3036ebb951195c6b2d492">fir_xfer_t</a>
</li>
<li>dst_addr
: <a class="el" href="structdma__channel__config.html#a61573001cee2cf4c07fafa82008376a9">dma_channel_config</a>
, <a class="el" href="structdma__linked__descriptor.html#a1f3b7926762967cdf1152e35fe36be64">dma_linked_descriptor</a>
, <a class="el" href="structsmix__dma__ch__config__t.html#a1adb1d070437cd033f93f0a9a2942ed9">smix_dma_ch_config_t</a>
, <a class="el" href="structsmix__dma__linked__descriptor__t.html#a1144715f9f359ed69e0d19f2d662a5ef">smix_dma_linked_descriptor_t</a>
</li>
<li>dst_addr_ctrl
: <a class="el" href="structdma__channel__config.html#a32da0a6928757a89be43722aaba86598">dma_channel_config</a>
, <a class="el" href="structsmix__dma__ch__config__t.html#a55b533400373be5356bd1dbfab5c51e4">smix_dma_ch_config_t</a>
</li>
<li>dst_addr_high
: <a class="el" href="structdma__linked__descriptor.html#adc08d5ca025c6265ba7d7d4643e56323">dma_linked_descriptor</a>
</li>
<li>dst_alpha
: <a class="el" href="structdispaly__alphablend__option.html#ab3e49ddbc53a9e93f8cd6f2f39c662f6">dispaly_alphablend_option</a>
</li>
<li>dst_alpha_op
: <a class="el" href="structdispaly__alphablend__option.html#ae31814301365cb999c4c1735702cb864">dispaly_alphablend_option</a>
</li>
<li>DST_CH
: <a class="el" href="structSMIX__Type.html#a8b4ab55ba37c61cb4a42d13374cd98ab">SMIX_Type</a>
</li>
<li>dst_data_type
: <a class="el" href="structfft__xfer__t.html#a528a4a741cc494d5e1c41a2c4a7e7373">fft_xfer_t</a>
</li>
<li>dst_fixed
: <a class="el" href="structdma__handshake__config.html#a267383e1d74800d3ba7bff7d9319059a">dma_handshake_config</a>
</li>
<li>dst_mode
: <a class="el" href="structdma__channel__config.html#aba4e194bd2d515fd5eb21f1fcd23d570">dma_channel_config</a>
, <a class="el" href="structsmix__dma__ch__config__t.html#a2c35df353914d4db3fd84bab5fe71d67">smix_dma_ch_config_t</a>
</li>
<li>dst_req_sel
: <a class="el" href="structsmix__dma__ch__config__t.html#a10d0cc2046d8713f5d5bcd630e54e89f">smix_dma_ch_config_t</a>
</li>
<li>dst_width
: <a class="el" href="structdma__channel__config.html#aeb58ed3b8d289bda735d3ce3e63db0d0">dma_channel_config</a>
, <a class="el" href="structsmix__dma__ch__config__t.html#ae1e4e2a33179535d12faee61d86512ad">smix_dma_ch_config_t</a>
</li>
<li>DSTADDR
: <a class="el" href="structDMA__Type.html#a7270be8bd84f318d84455dc804e6ba7c">DMA_Type</a>
, <a class="el" href="structDMAV2__Type.html#a3afd7a8d320e39b898b3c6cae97d07d2">DMAV2_Type</a>
, <a class="el" href="structSMIX__Type.html#a93975a58eb6028af19bb80a99ba02340">SMIX_Type</a>
</li>
<li>DSTADDRH
: <a class="el" href="structDMA__Type.html#a93ade2a3eae7c7776aac9d92240f2ca0">DMA_Type</a>
</li>
<li>DTAR0
: <a class="el" href="structDDRPHY__Type.html#a3cbb8d9b7ccbe1429df3372e15df0bc7">DDRPHY_Type</a>
</li>
<li>DTAR1
: <a class="el" href="structDDRPHY__Type.html#aaf5a46e7be1a3758914d54de4a5a40df">DDRPHY_Type</a>
</li>
<li>DTAR2
: <a class="el" href="structDDRPHY__Type.html#ad868399f318ea4b9a35d9eefcacde9e1">DDRPHY_Type</a>
</li>
<li>DTAR3
: <a class="el" href="structDDRPHY__Type.html#acc3ad55667336907dfcd2fd70f12cb79">DDRPHY_Type</a>
</li>
<li>DTCR
: <a class="el" href="structDDRPHY__Type.html#abd949883f73bd14511f1068a8a562bfb">DDRPHY_Type</a>
</li>
<li>DTDR0
: <a class="el" href="structDDRPHY__Type.html#a271c755d1c90960bf0094d3c3ddcc8e5">DDRPHY_Type</a>
</li>
<li>DTDR1
: <a class="el" href="structDDRPHY__Type.html#a7e37165ffef5026d6f1e14bdc2785e1a">DDRPHY_Type</a>
</li>
<li>DTEDR0
: <a class="el" href="structDDRPHY__Type.html#a33eb05dfc0b92fe33ab2d91b8ab9fd42">DDRPHY_Type</a>
</li>
<li>DTEDR1
: <a class="el" href="structDDRPHY__Type.html#aa915d9bfcb918203b269ac205fa06676">DDRPHY_Type</a>
</li>
<li>DTPR0
: <a class="el" href="structDDRPHY__Type.html#ab94bc088a4f9e856156edae5bef0c15f">DDRPHY_Type</a>
</li>
<li>DTPR1
: <a class="el" href="structDDRPHY__Type.html#a25ee5d2a259b58e688e7b4dce5a7ad50">DDRPHY_Type</a>
</li>
<li>DTPR2
: <a class="el" href="structDDRPHY__Type.html#a98ac00c75ea9737669c45701c8693c01">DDRPHY_Type</a>
</li>
<li>dummy_cnt
: <a class="el" href="structspi__common__control__config__t.html#a40f2304b0b01eee4236eb79150252eb8">spi_common_control_config_t</a>
</li>
<li>dummy_cycles
: <a class="el" href="structxpi__nor__config__option__t.html#a5c78da4c19691150d72d68d32919c93f">xpi_nor_config_option_t</a>
</li>
<li>DX
: <a class="el" href="structDDRPHY__Type.html#a158c3860e93bb25a3df3f0eb0c691ffb">DDRPHY_Type</a>
</li>
<li>DXCCR
: <a class="el" href="structDDRPHY__Type.html#adc0412945d7c717799ecbe3197ab4e0a">DDRPHY_Type</a>
</li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Fri Jun 28 2024 08:11:31 for HPM SDK by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
