/** ==================================================================
 *  @file   bte_cred.h                                                  
 *                                                                    
 *  @path   /ti/psp/iss/hal/cred_cram/cred/inc/cortexm3_sys_ape/                                                  
 *                                                                    
 *  @desc   This  File contains.                                      
 * ===================================================================
 *  Copyright (c) Texas Instruments Inc 2011, 2012                    
 *                                                                    
 *  Use of this software is controlled by the terms and conditions found
 *  in the license agreement under which this software has been supplied
 * ===================================================================*/

/* ============================================================================ 
 * TEXAS INSTRUMENTS INCORPORATED PROPRIETARY INFORMATION Property of Texas
 * Instruments For Unrestricted Internal Use Only Unauthorized reproduction
 * and/or distribution is strictly prohibited.  This product is protected
 * under copyright law and trade secret law as an unpublished work.  Created
 * 2008, (C) Copyright 2008 Texas Instruments.  All rights reserved. */

/**
 *  @Component:   BTE
 *
 *  @Filename:    bte_cred.h
 *
 *  @Description: Burst Translation Engine 
 *
 *  Generated by: Socrates CRED generator prototype
 *
    *//* ====================================================================== */

#ifndef __BTE_CRED_H
#define __BTE_CRED_H

#ifdef __cplusplus
extern "C" {
#endif

    /* 
     * Instance BTE of component BTE mapped in MONICA at address 0x55042000
     */

                                                                              /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BITFIELD
 *
 * @BRIEF        The bitfield must be defined according to register width
 *               of the component - 64/32/16/8
 *
    *//*------------------------------------------------------------------------ */
#undef BITFIELD
#define BITFIELD BITFIELD_32

    /* 
     *  List of Register arrays for component BTE
     *
     */

    /* 
     *  List of bundle arrays for component BTE
     *
     */
                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_CONTEXT
 *
 * @BRIEF        Bundle description is not available
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_CONTEXT                                   0x40ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_CONTEXT__ELSIZE
 *
 * @BRIEF        BTE_CONTEXT bundle array element size in Bytes
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_CONTEXT__ELSIZE                           0x20ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_CONTEXT__NELEMS
 *
 * @BRIEF        BTE_CONTEXT bundle array number of elements
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_CONTEXT__NELEMS                           8

    /* 
     *  List of bundles for component BTE
     *
     */

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_CONTEXT_CTRL__OFFSET
 *
 * @BRIEF        Register BTE_CONTEXT_CTRL offset in bundle BTE_CONTEXT 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_CONTEXT_CTRL__OFFSET                      0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_CONTEXT_BASE__OFFSET
 *
 * @BRIEF        Register BTE_CONTEXT_BASE offset in bundle BTE_CONTEXT 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_CONTEXT_BASE__OFFSET                      0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_CONTEXT_START__OFFSET
 *
 * @BRIEF        Register BTE_CONTEXT_START offset in bundle BTE_CONTEXT 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_CONTEXT_START__OFFSET                     0x8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_CONTEXT_END__OFFSET
 *
 * @BRIEF        Register BTE_CONTEXT_END offset in bundle BTE_CONTEXT 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_CONTEXT_END__OFFSET                       0xCul

    /* 
     * List of registers for component BTE
     *
     */

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_REVISION
 *
 * @BRIEF        IP Revision Identifier (X.Y.R) 
 *               Used by software to track features, bugs, and compatibility 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_REVISION                               0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_HWINFO
 *
 * @BRIEF        Information about the IP module's hardware configuration, 
 *               i.e. typically the module's HDL generics (if any). 
 *               Actual field format and encoding is up to the module's 
 *               designer to decide. 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_HWINFO                                 0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_SYSCONFIG
 *
 * @BRIEF        Clock management configuration 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_SYSCONFIG                              0x10ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQ_EOI
 *
 * @BRIEF        End Of Interrupt number specification 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQ_EOI                                0x1Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS_RAW
 *
 * @BRIEF        Per-event raw interrupt status vector 
 *               Raw status is set even if event is not enabled. 
 *               Write 1 to set the (raw) status, mostly for debug. 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS_RAW                          0x20ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS
 *
 * @BRIEF        Per-event "enabled" interrupt status vector. 
 *               Enabled status isn't set unless event is enabled. 
 *               Write 1 to clear the status after interrupt has been 
 *               serviced (raw status gets cleared, i.e. even if not 
 *               enabled). 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS                              0x24ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_SET
 *
 * @BRIEF        Per-event interrupt enable bit vector 
 *               Write 1 to set (enable interrupt). 
 *               Readout equal to corresponding _CLR register. 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_SET                          0x28ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_CLR
 *
 * @BRIEF        Per-event interrupt enable bit vector 
 *               Write 1 to clear (disable interrupt). 
 *               Readout equal to corresponding _SET register. 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_CLR                          0x2Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_CTRL
 *
 * @BRIEF        BTE control register 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_CTRL                                      0x30ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_CTRL1
 *
 * @BRIEF        BTE control register 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_CTRL1                                     0x34ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_CONTEXT_CTRL
 *
 * @BRIEF        Context control register 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_CONTEXT_CTRL                              0x40ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_CONTEXT_BASE
 *
 * @BRIEF        Address of the frame buffer in the tiler address space. 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_CONTEXT_BASE                              0x44ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_CONTEXT_START
 *
 * @BRIEF        Top-left corner of the context. 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_CONTEXT_START                             0x48ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_CONTEXT_END
 *
 * @BRIEF        Bottom right corner of the context. 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_CONTEXT_END                               0x4Cul

    /* 
     * List of register bitfields for component BTE
     *
     */

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_REVISION__SCHEME   
 *
 * @BRIEF        Used to distinguish between old scheme and current. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_REVISION__SCHEME                  BITFIELD(31, 30)
#define BTE__BTE_HL_REVISION__SCHEME__POS             30

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_REVISION__FUNC   
 *
 * @BRIEF        Function indicates a software compatible module family.   
 *               If there is no level of software compatibility a new Func 
 *               number (and hence REVISION) should be assigned. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_REVISION__FUNC                    BITFIELD(27, 16)
#define BTE__BTE_HL_REVISION__FUNC__POS               16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_REVISION__R_RTL   
 *
 * @BRIEF        RTL Version (R), maintained by IP design owner.  
 *               RTL follows a numbering such as X.Y.R.Z which are explained 
 *               in this table.  
 *               R changes ONLY when:  
 *               (1) PDS uploads occur which may have been due to spec 
 *               changes  
 *               (2) Bug fixes occur  
 *               (3) Resets to '0' when X or Y changes.  
 *               Design team has an internal 'Z' (customer invisible) number 
 *               which increments on every drop that happens due to DV and 
 *               RTL updates. Z resets to 0 when R increments. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_REVISION__R_RTL                   BITFIELD(15, 11)
#define BTE__BTE_HL_REVISION__R_RTL__POS              11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_REVISION__X_MAJOR   
 *
 * @BRIEF        Major Revision (X), maintained by IP specification owner.  
 *               X changes ONLY when:  
 *               (1) There is a major feature addition. An example would be 
 *               adding Master Mode to Utopia Level2. The Func field (or 
 *               Class/Type in old PID format) will remain the same.  
 *               X does NOT change due to:  
 *               (1) Bug fixes  
 *               (2) Change in feature parameters. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_REVISION__X_MAJOR                 BITFIELD(10, 8)
#define BTE__BTE_HL_REVISION__X_MAJOR__POS            8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_REVISION__CUSTOM   
 *
 * @BRIEF        Indicates a special version for a particular device. 
 *               Consequence of use may avoid use of standard Chip Support 
 *               Library (CSL) / Drivers. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_REVISION__CUSTOM                  BITFIELD(7, 6)
#define BTE__BTE_HL_REVISION__CUSTOM__POS             6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_REVISION__Y_MINOR   
 *
 * @BRIEF        Minor Revision (Y), maintained by IP specification owner.  
 *               Y changes ONLY when:  
 *               (1) Features are scaled (up or down). Flexibility exists in 
 *               that this feature scalability may either be represented in 
 *               the Y change or a specific register in the IP that indicates 
 *               which features are exactly available.  
 *               (2) When feature creeps from Is-Not list to Is list. But 
 *               this may not be the case once it sees silicon; in which case 
 *               X will change.  
 *               Y does NOT change due to:  
 *               (1) Bug fixes  
 *               (2) Typos or clarifications  
 *               (3) major functional/feature change/addition/deletion. 
 *               Instead these changes may be reflected via R, S, X as 
 *               applicable.  
 *               Spec owner maintains a customer-invisible number 'S' which 
 *               changes due to:  
 *               (1) Typos/clarifications  
 *               (2) Bug documentation. Note that this bug is not due to a 
 *               spec change but due to implementation. Nevertheless, the 
 *               spec tracks the IP bugs. An RTL release (say for silicon 
 *               PG1.1) that occurs due to bug fix should document the 
 *               corresponding spec number (X.Y.S) in its release notes. - 
 *               (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_REVISION__Y_MINOR                 BITFIELD(5, 0)
#define BTE__BTE_HL_REVISION__Y_MINOR__POS            0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_HWINFO__RESPFIFO   
 *
 * @BRIEF        Response FIFO size - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_HWINFO__RESPFIFO                  BITFIELD(23, 21)
#define BTE__BTE_HL_HWINFO__RESPFIFO__POS             21

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_HWINFO__CONTEXTS   
 *
 * @BRIEF        Number of contexts - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_HWINFO__CONTEXTS                  BITFIELD(20, 19)
#define BTE__BTE_HL_HWINFO__CONTEXTS__POS             19

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_HWINFO__MEMORY   
 *
 * @BRIEF        Memory size, in bytes. 
 *               Up to 4x64kBytes. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_HWINFO__MEMORY                    BITFIELD(18, 0)
#define BTE__BTE_HL_HWINFO__MEMORY__POS               0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_SYSCONFIG__IDLEMODE   
 *
 * @BRIEF        Configuration of the local target state management mode. 
 *               By definition, target can handle read/write transaction as 
 *               long as it is out of IDLE state. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_SYSCONFIG__IDLEMODE               BITFIELD(3, 2)
#define BTE__BTE_HL_SYSCONFIG__IDLEMODE__POS          2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_SYSCONFIG__SOFTRESET   
 *
 * @BRIEF        Software reset. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_SYSCONFIG__SOFTRESET              BITFIELD(0, 0)
#define BTE__BTE_HL_SYSCONFIG__SOFTRESET__POS         0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQ_EOI__LINE_NUMBER   
 *
 * @BRIEF        Software End Of Interrupt (EOI) control. Write number of 
 *               interrupt output. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQ_EOI__LINE_NUMBER              BITFIELD(0, 0)
#define BTE__BTE_HL_IRQ_EOI__LINE_NUMBER__POS         0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX7_ERR   
 *
 * @BRIEF        Read request received before sufficient data has been 
 *               pre-fetched. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX7_ERR       BITFIELD(31, 31)
#define BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX7_ERR__POS  31

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX6_ERR   
 *
 * @BRIEF        Read request received before sufficient data has been 
 *               pre-fetched. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX6_ERR       BITFIELD(30, 30)
#define BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX6_ERR__POS  30

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX5_ERR   
 *
 * @BRIEF        Read request received before sufficient data has been 
 *               pre-fetched. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX5_ERR       BITFIELD(29, 29)
#define BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX5_ERR__POS  29

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX4_ERR   
 *
 * @BRIEF        Read request received before sufficient data has been 
 *               pre-fetched. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX4_ERR       BITFIELD(28, 28)
#define BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX4_ERR__POS  28

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX3_ERR   
 *
 * @BRIEF        Read request received before sufficient data has been 
 *               pre-fetched. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX3_ERR       BITFIELD(27, 27)
#define BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX3_ERR__POS  27

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX2_ERR   
 *
 * @BRIEF        Read request received before sufficient data has been 
 *               pre-fetched. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX2_ERR       BITFIELD(26, 26)
#define BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX2_ERR__POS  26

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX1_ERR   
 *
 * @BRIEF        Read request received before sufficient data has been 
 *               pre-fetched. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX1_ERR       BITFIELD(25, 25)
#define BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX1_ERR__POS  25

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX0_ERR   
 *
 * @BRIEF        Read request received before sufficient data has been 
 *               pre-fetched. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX0_ERR       BITFIELD(24, 24)
#define BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX0_ERR__POS  24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX7_INVALID   
 *
 * @BRIEF        Invalid access. 
 *               Check the functional specification for more details. 
 *                - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX7_INVALID   BITFIELD(23, 23)
#define BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX7_INVALID__POS 23

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX6_INVALID   
 *
 * @BRIEF        Invalid access. 
 *               Check the functional specification for more details. 
 *                - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX6_INVALID   BITFIELD(22, 22)
#define BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX6_INVALID__POS 22

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX5_INVALID   
 *
 * @BRIEF        Invalid access. 
 *               Check the functional specification for more details. 
 *                - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX5_INVALID   BITFIELD(21, 21)
#define BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX5_INVALID__POS 21

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX4_INVALID   
 *
 * @BRIEF        Invalid access. 
 *               Check the functional specification for more details. 
 *                - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX4_INVALID   BITFIELD(20, 20)
#define BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX4_INVALID__POS 20

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX3_INVALID   
 *
 * @BRIEF        Invalid access. 
 *               Check the functional specification for more details. 
 *                - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX3_INVALID   BITFIELD(19, 19)
#define BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX3_INVALID__POS 19

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX2_INVALID   
 *
 * @BRIEF        Invalid access. 
 *               Check the functional specification for more details. 
 *                - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX2_INVALID   BITFIELD(18, 18)
#define BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX2_INVALID__POS 18

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX1_INVALID   
 *
 * @BRIEF        Invalid access. 
 *               Check the functional specification for more details. 
 *                - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX1_INVALID   BITFIELD(17, 17)
#define BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX1_INVALID__POS 17

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX0_INVALID   
 *
 * @BRIEF        Invalid access. 
 *               Check the functional specification for more details. 
 *                - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX0_INVALID   BITFIELD(16, 16)
#define BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX0_INVALID__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX7_DONE   
 *
 * @BRIEF        Context has been fully transferred to TILER - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX7_DONE      BITFIELD(15, 15)
#define BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX7_DONE__POS 15

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX6_DONE   
 *
 * @BRIEF        Context has been fully transferred to TILER - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX6_DONE      BITFIELD(14, 14)
#define BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX6_DONE__POS 14

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX5_DONE   
 *
 * @BRIEF        Context has been fully transferred to TILER - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX5_DONE      BITFIELD(13, 13)
#define BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX5_DONE__POS 13

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX4_DONE   
 *
 * @BRIEF        Context has been fully transferred to TILER - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX4_DONE      BITFIELD(12, 12)
#define BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX4_DONE__POS 12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX3_DONE   
 *
 * @BRIEF        Context has been fully transferred to TILER - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX3_DONE      BITFIELD(11, 11)
#define BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX3_DONE__POS 11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX2_DONE   
 *
 * @BRIEF        Context has been fully transferred to TILER - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX2_DONE      BITFIELD(10, 10)
#define BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX2_DONE__POS 10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX1_DONE   
 *
 * @BRIEF        Context has been fully transferred to TILER - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX1_DONE      BITFIELD(9, 9)
#define BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX1_DONE__POS 9

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX0_DONE   
 *
 * @BRIEF        Write mode: Context has been fully transferred to TILER 
 *               Read mode: Context prefetch has completed. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX0_DONE      BITFIELD(8, 8)
#define BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX0_DONE__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS_RAW__IRQ_INVALID   
 *
 * @BRIEF        Invalid access to the virtual space - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS_RAW__IRQ_INVALID        BITFIELD(1, 1)
#define BTE__BTE_HL_IRQSTATUS_RAW__IRQ_INVALID__POS   1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS_RAW__IRQ_OCP_ERR   
 *
 * @BRIEF        OCP error received from OCP master port. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS_RAW__IRQ_OCP_ERR        BITFIELD(0, 0)
#define BTE__BTE_HL_IRQSTATUS_RAW__IRQ_OCP_ERR__POS   0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS__IRQ_CTX7_ERR   
 *
 * @BRIEF        Read request received before sufficient data has been 
 *               pre-fetched. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS__IRQ_CTX7_ERR           BITFIELD(31, 31)
#define BTE__BTE_HL_IRQSTATUS__IRQ_CTX7_ERR__POS      31

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS__IRQ_CTX6_ERR   
 *
 * @BRIEF        Read request received before sufficient data has been 
 *               pre-fetched. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS__IRQ_CTX6_ERR           BITFIELD(30, 30)
#define BTE__BTE_HL_IRQSTATUS__IRQ_CTX6_ERR__POS      30

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS__IRQ_CTX5_ERR   
 *
 * @BRIEF        Read request received before sufficient data has been 
 *               pre-fetched. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS__IRQ_CTX5_ERR           BITFIELD(29, 29)
#define BTE__BTE_HL_IRQSTATUS__IRQ_CTX5_ERR__POS      29

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS__IRQ_CTX4_ERR   
 *
 * @BRIEF        Read request received before sufficient data has been 
 *               pre-fetched. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS__IRQ_CTX4_ERR           BITFIELD(28, 28)
#define BTE__BTE_HL_IRQSTATUS__IRQ_CTX4_ERR__POS      28

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS__IRQ_CTX3_ERR   
 *
 * @BRIEF        Read request received before sufficient data has been 
 *               pre-fetched. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS__IRQ_CTX3_ERR           BITFIELD(27, 27)
#define BTE__BTE_HL_IRQSTATUS__IRQ_CTX3_ERR__POS      27

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS__IRQ_CTX2_ERR   
 *
 * @BRIEF        Read request received before sufficient data has been 
 *               pre-fetched. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS__IRQ_CTX2_ERR           BITFIELD(26, 26)
#define BTE__BTE_HL_IRQSTATUS__IRQ_CTX2_ERR__POS      26

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS__IRQ_CTX1_ERR   
 *
 * @BRIEF        Read request received before sufficient data has been 
 *               pre-fetched. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS__IRQ_CTX1_ERR           BITFIELD(25, 25)
#define BTE__BTE_HL_IRQSTATUS__IRQ_CTX1_ERR__POS      25

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS__IRQ_CTX0_ERR   
 *
 * @BRIEF        Read request received before sufficient data has been 
 *               pre-fetched. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS__IRQ_CTX0_ERR           BITFIELD(24, 24)
#define BTE__BTE_HL_IRQSTATUS__IRQ_CTX0_ERR__POS      24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS__IRQ_CTX7_INVALID   
 *
 * @BRIEF        Invalid access. 
 *               Check the functional specification for more details. 
 *                - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS__IRQ_CTX7_INVALID       BITFIELD(23, 23)
#define BTE__BTE_HL_IRQSTATUS__IRQ_CTX7_INVALID__POS  23

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS__IRQ_CTX6_INVALID   
 *
 * @BRIEF        Invalid access. 
 *               Check the functional specification for more details. 
 *                - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS__IRQ_CTX6_INVALID       BITFIELD(22, 22)
#define BTE__BTE_HL_IRQSTATUS__IRQ_CTX6_INVALID__POS  22

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS__IRQ_CTX5_INVALID   
 *
 * @BRIEF        Invalid access. 
 *               Check the functional specification for more details. 
 *                - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS__IRQ_CTX5_INVALID       BITFIELD(21, 21)
#define BTE__BTE_HL_IRQSTATUS__IRQ_CTX5_INVALID__POS  21

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS__IRQ_CTX4_INVALID   
 *
 * @BRIEF        Invalid access. 
 *               Check the functional specification for more details. 
 *                - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS__IRQ_CTX4_INVALID       BITFIELD(20, 20)
#define BTE__BTE_HL_IRQSTATUS__IRQ_CTX4_INVALID__POS  20

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS__IRQ_CTX3_INVALID   
 *
 * @BRIEF        Invalid access. 
 *               Check the functional specification for more details. 
 *                - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS__IRQ_CTX3_INVALID       BITFIELD(19, 19)
#define BTE__BTE_HL_IRQSTATUS__IRQ_CTX3_INVALID__POS  19

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS__IRQ_CTX2_INVALID   
 *
 * @BRIEF        Invalid access. 
 *               Check the functional specification for more details. 
 *                - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS__IRQ_CTX2_INVALID       BITFIELD(18, 18)
#define BTE__BTE_HL_IRQSTATUS__IRQ_CTX2_INVALID__POS  18

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS__IRQ_CTX1_INVALID   
 *
 * @BRIEF        Invalid access. 
 *               Check the functional specification for more details. 
 *                - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS__IRQ_CTX1_INVALID       BITFIELD(17, 17)
#define BTE__BTE_HL_IRQSTATUS__IRQ_CTX1_INVALID__POS  17

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS__IRQ_CTX0_INVALID   
 *
 * @BRIEF        Invalid access. 
 *               Check the functional specification for more details. 
 *                - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS__IRQ_CTX0_INVALID       BITFIELD(16, 16)
#define BTE__BTE_HL_IRQSTATUS__IRQ_CTX0_INVALID__POS  16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS__IRQ_CTX7_DONE   
 *
 * @BRIEF        Context has been fully transferred to TILER - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS__IRQ_CTX7_DONE          BITFIELD(15, 15)
#define BTE__BTE_HL_IRQSTATUS__IRQ_CTX7_DONE__POS     15

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS__IRQ_CTX6_DONE   
 *
 * @BRIEF        Context has been fully transferred to TILER - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS__IRQ_CTX6_DONE          BITFIELD(14, 14)
#define BTE__BTE_HL_IRQSTATUS__IRQ_CTX6_DONE__POS     14

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS__IRQ_CTX5_DONE   
 *
 * @BRIEF        Context has been fully transferred to TILER - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS__IRQ_CTX5_DONE          BITFIELD(13, 13)
#define BTE__BTE_HL_IRQSTATUS__IRQ_CTX5_DONE__POS     13

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS__IRQ_CTX4_DONE   
 *
 * @BRIEF        Context has been fully transferred to TILER - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS__IRQ_CTX4_DONE          BITFIELD(12, 12)
#define BTE__BTE_HL_IRQSTATUS__IRQ_CTX4_DONE__POS     12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS__IRQ_CTX3_DONE   
 *
 * @BRIEF        Context has been fully transferred to TILER - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS__IRQ_CTX3_DONE          BITFIELD(11, 11)
#define BTE__BTE_HL_IRQSTATUS__IRQ_CTX3_DONE__POS     11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS__IRQ_CTX2_DONE   
 *
 * @BRIEF        Context has been fully transferred to TILER - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS__IRQ_CTX2_DONE          BITFIELD(10, 10)
#define BTE__BTE_HL_IRQSTATUS__IRQ_CTX2_DONE__POS     10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS__IRQ_CTX1_DONE   
 *
 * @BRIEF        Context has been fully transferred to TILER - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS__IRQ_CTX1_DONE          BITFIELD(9, 9)
#define BTE__BTE_HL_IRQSTATUS__IRQ_CTX1_DONE__POS     9

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS__IRQ_CTX0_DONE   
 *
 * @BRIEF        Write mode: Context has been fully transferred to TILER 
 *               Read mode: Context prefetch has completed. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS__IRQ_CTX0_DONE          BITFIELD(8, 8)
#define BTE__BTE_HL_IRQSTATUS__IRQ_CTX0_DONE__POS     8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS__IRQ_INVALID   
 *
 * @BRIEF        Invalid access to the virtual space - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS__IRQ_INVALID            BITFIELD(1, 1)
#define BTE__BTE_HL_IRQSTATUS__IRQ_INVALID__POS       1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS__IRQ_OCP_ERR   
 *
 * @BRIEF        OCP error received from OCP master port. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS__IRQ_OCP_ERR            BITFIELD(0, 0)
#define BTE__BTE_HL_IRQSTATUS__IRQ_OCP_ERR__POS       0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX7_ERR   
 *
 * @BRIEF        Read request received before sufficient data has been 
 *               pre-fetched. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX7_ERR       BITFIELD(31, 31)
#define BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX7_ERR__POS  31

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX6_ERR   
 *
 * @BRIEF        Read request received before sufficient data has been 
 *               pre-fetched. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX6_ERR       BITFIELD(30, 30)
#define BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX6_ERR__POS  30

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX5_ERR   
 *
 * @BRIEF        Read request received before sufficient data has been 
 *               pre-fetched. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX5_ERR       BITFIELD(29, 29)
#define BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX5_ERR__POS  29

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX4_ERR   
 *
 * @BRIEF        Read request received before sufficient data has been 
 *               pre-fetched. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX4_ERR       BITFIELD(28, 28)
#define BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX4_ERR__POS  28

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX3_ERR   
 *
 * @BRIEF        Read request received before sufficient data has been 
 *               pre-fetched. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX3_ERR       BITFIELD(27, 27)
#define BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX3_ERR__POS  27

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX2_ERR   
 *
 * @BRIEF        Read request received before sufficient data has been 
 *               pre-fetched. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX2_ERR       BITFIELD(26, 26)
#define BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX2_ERR__POS  26

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX1_ERR   
 *
 * @BRIEF        Read request received before sufficient data has been 
 *               pre-fetched. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX1_ERR       BITFIELD(25, 25)
#define BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX1_ERR__POS  25

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX0_ERR   
 *
 * @BRIEF        Read request received before sufficient data has been 
 *               pre-fetched. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX0_ERR       BITFIELD(24, 24)
#define BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX0_ERR__POS  24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX7_INVALID   
 *
 * @BRIEF        Invalid access. 
 *               Check the functional specification for more details. 
 *                - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX7_INVALID   BITFIELD(23, 23)
#define BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX7_INVALID__POS 23

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX6_INVALID   
 *
 * @BRIEF        Invalid access. 
 *               Check the functional specification for more details. 
 *                - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX6_INVALID   BITFIELD(22, 22)
#define BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX6_INVALID__POS 22

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX5_INVALID   
 *
 * @BRIEF        Invalid access. 
 *               Check the functional specification for more details. 
 *                - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX5_INVALID   BITFIELD(21, 21)
#define BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX5_INVALID__POS 21

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX4_INVALID   
 *
 * @BRIEF        Invalid access. 
 *               Check the functional specification for more details. 
 *                - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX4_INVALID   BITFIELD(20, 20)
#define BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX4_INVALID__POS 20

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX3_INVALID   
 *
 * @BRIEF        Invalid access. 
 *               Check the functional specification for more details. 
 *                - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX3_INVALID   BITFIELD(19, 19)
#define BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX3_INVALID__POS 19

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX2_INVALID   
 *
 * @BRIEF        Invalid access. 
 *               Check the functional specification for more details. 
 *                - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX2_INVALID   BITFIELD(18, 18)
#define BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX2_INVALID__POS 18

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX1_INVALID   
 *
 * @BRIEF        Invalid access. 
 *               Check the functional specification for more details. 
 *                - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX1_INVALID   BITFIELD(17, 17)
#define BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX1_INVALID__POS 17

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX0_INVALID   
 *
 * @BRIEF        Invalid access. 
 *               Check the functional specification for more details. 
 *                - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX0_INVALID   BITFIELD(16, 16)
#define BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX0_INVALID__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX7_DONE   
 *
 * @BRIEF        Context has been fully transferred to TILER - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX7_DONE      BITFIELD(15, 15)
#define BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX7_DONE__POS 15

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX6_DONE   
 *
 * @BRIEF        Context has been fully transferred to TILER - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX6_DONE      BITFIELD(14, 14)
#define BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX6_DONE__POS 14

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX5_DONE   
 *
 * @BRIEF        Context has been fully transferred to TILER - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX5_DONE      BITFIELD(13, 13)
#define BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX5_DONE__POS 13

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX4_DONE   
 *
 * @BRIEF        Context has been fully transferred to TILER - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX4_DONE      BITFIELD(12, 12)
#define BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX4_DONE__POS 12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX3_DONE   
 *
 * @BRIEF        Context has been fully transferred to TILER - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX3_DONE      BITFIELD(11, 11)
#define BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX3_DONE__POS 11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX2_DONE   
 *
 * @BRIEF        Context has been fully transferred to TILER - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX2_DONE      BITFIELD(10, 10)
#define BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX2_DONE__POS 10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX1_DONE   
 *
 * @BRIEF        Context has been fully transferred to TILER - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX1_DONE      BITFIELD(9, 9)
#define BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX1_DONE__POS 9

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX0_DONE   
 *
 * @BRIEF        Write mode: Context has been fully transferred to TILER 
 *               Read mode: Context prefetch has completed. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX0_DONE      BITFIELD(8, 8)
#define BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX0_DONE__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_SET__IRQ_INVALID   
 *
 * @BRIEF        Invalid access to the virtual space - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_SET__IRQ_INVALID        BITFIELD(1, 1)
#define BTE__BTE_HL_IRQENABLE_SET__IRQ_INVALID__POS   1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_SET__IRQ_OCP_ERR   
 *
 * @BRIEF        OCP error received from OCP master port. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_SET__IRQ_OCP_ERR        BITFIELD(0, 0)
#define BTE__BTE_HL_IRQENABLE_SET__IRQ_OCP_ERR__POS   0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX7_ERR   
 *
 * @BRIEF        Read request received before sufficient data has been 
 *               pre-fetched. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX7_ERR       BITFIELD(31, 31)
#define BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX7_ERR__POS  31

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX6_ERR   
 *
 * @BRIEF        Read request received before sufficient data has been 
 *               pre-fetched. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX6_ERR       BITFIELD(30, 30)
#define BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX6_ERR__POS  30

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX5_ERR   
 *
 * @BRIEF        Read request received before sufficient data has been 
 *               pre-fetched. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX5_ERR       BITFIELD(29, 29)
#define BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX5_ERR__POS  29

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX4_ERR   
 *
 * @BRIEF        Read request received before sufficient data has been 
 *               pre-fetched. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX4_ERR       BITFIELD(28, 28)
#define BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX4_ERR__POS  28

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX3_ERR   
 *
 * @BRIEF        Read request received before sufficient data has been 
 *               pre-fetched. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX3_ERR       BITFIELD(27, 27)
#define BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX3_ERR__POS  27

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX2_ERR   
 *
 * @BRIEF        Read request received before sufficient data has been 
 *               pre-fetched. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX2_ERR       BITFIELD(26, 26)
#define BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX2_ERR__POS  26

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX1_ERR   
 *
 * @BRIEF        Read request received before sufficient data has been 
 *               pre-fetched. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX1_ERR       BITFIELD(25, 25)
#define BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX1_ERR__POS  25

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX0_ERR   
 *
 * @BRIEF        Read request received before sufficient data has been 
 *               pre-fetched. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX0_ERR       BITFIELD(24, 24)
#define BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX0_ERR__POS  24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX7_INVALID   
 *
 * @BRIEF        Invalid access. 
 *               Check the functional specification for more details. 
 *                - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX7_INVALID   BITFIELD(23, 23)
#define BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX7_INVALID__POS 23

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX6_INVALID   
 *
 * @BRIEF        Invalid access. 
 *               Check the functional specification for more details. 
 *                - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX6_INVALID   BITFIELD(22, 22)
#define BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX6_INVALID__POS 22

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX5_INVALID   
 *
 * @BRIEF        Invalid access. 
 *               Check the functional specification for more details. 
 *                - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX5_INVALID   BITFIELD(21, 21)
#define BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX5_INVALID__POS 21

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX4_INVALID   
 *
 * @BRIEF        Invalid access. 
 *               Check the functional specification for more details. 
 *                - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX4_INVALID   BITFIELD(20, 20)
#define BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX4_INVALID__POS 20

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX3_INVALID   
 *
 * @BRIEF        Invalid access. 
 *               Check the functional specification for more details. 
 *                - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX3_INVALID   BITFIELD(19, 19)
#define BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX3_INVALID__POS 19

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX2_INVALID   
 *
 * @BRIEF        Invalid access. 
 *               Check the functional specification for more details. 
 *                - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX2_INVALID   BITFIELD(18, 18)
#define BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX2_INVALID__POS 18

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX1_INVALID   
 *
 * @BRIEF        Invalid access. 
 *               Check the functional specification for more details. 
 *                - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX1_INVALID   BITFIELD(17, 17)
#define BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX1_INVALID__POS 17

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX0_INVALID   
 *
 * @BRIEF        Invalid access. 
 *               Check the functional specification for more details. 
 *                - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX0_INVALID   BITFIELD(16, 16)
#define BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX0_INVALID__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX7_DONE   
 *
 * @BRIEF        Context has been fully transferred to TILER - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX7_DONE      BITFIELD(15, 15)
#define BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX7_DONE__POS 15

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX6_DONE   
 *
 * @BRIEF        Context has been fully transferred to TILER - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX6_DONE      BITFIELD(14, 14)
#define BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX6_DONE__POS 14

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX5_DONE   
 *
 * @BRIEF        Context has been fully transferred to TILER - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX5_DONE      BITFIELD(13, 13)
#define BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX5_DONE__POS 13

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX4_DONE   
 *
 * @BRIEF        Context has been fully transferred to TILER - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX4_DONE      BITFIELD(12, 12)
#define BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX4_DONE__POS 12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX3_DONE   
 *
 * @BRIEF        Context has been fully transferred to TILER - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX3_DONE      BITFIELD(11, 11)
#define BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX3_DONE__POS 11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX2_DONE   
 *
 * @BRIEF        Context has been fully transferred to TILER - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX2_DONE      BITFIELD(10, 10)
#define BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX2_DONE__POS 10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX1_DONE   
 *
 * @BRIEF        Context has been fully transferred to TILER - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX1_DONE      BITFIELD(9, 9)
#define BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX1_DONE__POS 9

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX0_DONE   
 *
 * @BRIEF        Write mode: Context has been fully transferred to TILER 
 *               Read mode: Context prefetch has completed. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX0_DONE      BITFIELD(8, 8)
#define BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX0_DONE__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_CLR__IRQ_INVALID   
 *
 * @BRIEF        Invalid access to the virtual space - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_CLR__IRQ_INVALID        BITFIELD(1, 1)
#define BTE__BTE_HL_IRQENABLE_CLR__IRQ_INVALID__POS   1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_CLR__IRQ_OCP_ERR   
 *
 * @BRIEF        OCP error received from OCP master port. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_CLR__IRQ_OCP_ERR        BITFIELD(0, 0)
#define BTE__BTE_HL_IRQENABLE_CLR__IRQ_OCP_ERR__POS   0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_CTRL__BW_LIMITER   
 *
 * @BRIEF        Minimum number of OCP cycles between two consecute buffer 
 *               flushing or prefetch requests. 
 *               Used to limit the bandwidth used to fill/empty buffers. 
 *               0: Maximum speed. Up to 1 request every 8 cycles (3.2 
 *               GBytes/s @ 200 Mhz) 
 *               1: Up to 1 request every 9 cycles. 
 *               1023: Minimum speed. Up to 1 request every 1031 cycles (24 
 *               MBytes/s @ 200 Mhz) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_CTRL__BW_LIMITER                     BITFIELD(31, 22)
#define BTE__BTE_CTRL__BW_LIMITER__POS                22

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_CTRL__BASE   
 *
 * @BRIEF        Base address of the virtual space translated by BTE. 
 *               Start address = BASE*512 Mbytes 
 *               End address = (BASE+1)*512 Mbytes - 1 
 *               For example: BASE=3 => 0x 0 6000 0000 - 0x 0 7FFF FFFF - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_CTRL__BASE                           BITFIELD(11, 8)
#define BTE__BTE_CTRL__BASE__POS                      8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_CTRL__POSTED   
 *
 * @BRIEF        Select among posted and non posted writes for translated 
 *               requests. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_CTRL__POSTED                         BITFIELD(5, 5)
#define BTE__BTE_CTRL__POSTED__POS                    5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_CTRL__TAG_CNT   
 *
 * @BRIEF        BTE could use up to TAG_CNT+1 tags on OCPO.  
 *               There could only be one outstanding request per tag. 
 *               TAG_CNT doesn't control the number of requests it could 
 *               handle on OCPI. 
 *               This register is internally shadowed.  
 *               Modifications are taken into account when there are no 
 *               outstanding transactions on OCPO. 
 *               TAG ID 0 to TAG_CNT are used on OCPO. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_CTRL__TAG_CNT                        BITFIELD(3, 0)
#define BTE__BTE_CTRL__TAG_CNT__POS                   0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_CTRL1__RESP_FIFO_THR   
 *
 * @BRIEF        BTE stops accepting new requests from OCPI (on a clean burst 
 *               boundary)  
 *               when the response FIFO contains more than RESP_FIFO_THR 
 *               words. 
 *               The reset value is FIFO_SIZE - 16 - 1 
 *               FIFO_SIZE = 8 * 2^RESPFIFO - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_CTRL1__RESP_FIFO_THR                 BITFIELD(6, 0)
#define BTE__BTE_CTRL1__RESP_FIFO_THR__POS            0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_CONTEXT_CTRL__TRIGGER   
 *
 * @BRIEF        Threshold used to trigger translated requests to OCPO.  
 *               Unit: words or 16 bytes 
 *               Valid range: 3 lines + 2 ... 4 lines 
 *               WRITE: 
 *               a 2D write is issued to OCPO when the internal buffer level  
 *               (including masked accesses) is superior or equal to TRIGGER  
 *               READ: 
 *               a 2D read is issued to OCPO when the internal buffer level  
 *               (including masked accesses) is inferior to TRIGGER. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_CONTEXT_CTRL__TRIGGER                BITFIELD(29, 16)
#define BTE__BTE_CONTEXT_CTRL__TRIGGER__POS           16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_CONTEXT_CTRL__INITSX   
 *
 * @BRIEF        Reset value to be used for SX__x. 
 *               Check the section describing the local buffer management for 
 *               details - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_CONTEXT_CTRL__INITSX                 BITFIELD(15, 15)
#define BTE__BTE_CONTEXT_CTRL__INITSX__POS            15

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_CONTEXT_CTRL__INITSY   
 *
 * @BRIEF        Reset value to be used for SY__x. 
 *               Check the section describing the local buffer management for 
 *               details - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_CONTEXT_CTRL__INITSY                 BITFIELD(14, 13)
#define BTE__BTE_CONTEXT_CTRL__INITSY__POS            13

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_CONTEXT_CTRL__ADDR32   
 *
 * @BRIEF        Controls the value of the OCP address bit 32 to be used for 
 *               translated accesses. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_CONTEXT_CTRL__ADDR32                 BITFIELD(12, 12)
#define BTE__BTE_CONTEXT_CTRL__ADDR32__POS            12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_CONTEXT_CTRL__AUTOFLUSH   
 *
 * @BRIEF        Controls automatic context flushing when an IDLE request is 
 *               received - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_CONTEXT_CTRL__AUTOFLUSH              BITFIELD(11, 11)
#define BTE__BTE_CONTEXT_CTRL__AUTOFLUSH__POS         11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_CONTEXT_CTRL__ONESHOT   
 *
 * @BRIEF        Selects one-shot or continuous mode - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_CONTEXT_CTRL__ONESHOT                BITFIELD(10, 10)
#define BTE__BTE_CONTEXT_CTRL__ONESHOT__POS           10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_CONTEXT_CTRL__GRID   
 *
 * @BRIEF        Grid used to access TILER - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_CONTEXT_CTRL__GRID                   BITFIELD(9, 8)
#define BTE__BTE_CONTEXT_CTRL__GRID__POS              8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_CONTEXT_CTRL__MODE   
 *
 * @BRIEF        Select the translation mode for the context - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_CONTEXT_CTRL__MODE                   BITFIELD(7, 6)
#define BTE__BTE_CONTEXT_CTRL__MODE__POS              6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_CONTEXT_CTRL__FLUSH   
 *
 * @BRIEF        Flushes all remaining data of the context to the TILER. - 
 *               (WO) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_CONTEXT_CTRL__FLUSH                  BITFIELD(2, 2)
#define BTE__BTE_CONTEXT_CTRL__FLUSH__POS             2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_CONTEXT_CTRL__STOP   
 *
 * @BRIEF        Stops the context on a clean OCP transaction boundary. - 
 *               (WO) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_CONTEXT_CTRL__STOP                   BITFIELD(1, 1)
#define BTE__BTE_CONTEXT_CTRL__STOP__POS              1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_CONTEXT_CTRL__START   
 *
 * @BRIEF        Resets the contexts internal state and enables the context 
 *               on a clean OCP transaction boundary. - (WO) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_CONTEXT_CTRL__START                  BITFIELD(0, 0)
#define BTE__BTE_CONTEXT_CTRL__START__POS             0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_CONTEXT_BASE__ADDR   
 *
 * @BRIEF        Address - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_CONTEXT_BASE__ADDR                   BITFIELD(31, 5)
#define BTE__BTE_CONTEXT_BASE__ADDR__POS              5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_CONTEXT_START__X   
 *
 * @BRIEF        Address, in 128-byte words - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_CONTEXT_START__X                     BITFIELD(15, 7)
#define BTE__BTE_CONTEXT_START__X__POS                7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_CONTEXT_END__Y   
 *
 * @BRIEF        Last line number for the context. 
 *               (0 corresponds to a context of 1 line) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_CONTEXT_END__Y                       BITFIELD(28, 16)
#define BTE__BTE_CONTEXT_END__Y__POS                  16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_CONTEXT_END__X   
 *
 * @BRIEF        Address, in 128-bit words, of the last column of the context 
 *               - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_CONTEXT_END__X                       BITFIELD(15, 4)
#define BTE__BTE_CONTEXT_END__X__POS                  4

    /* 
     * List of register bitfields values for component BTE
     *
     */

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_REVISION__SCHEME__LEGACY
 *
 * @BRIEF        Legacy ASP or WTBU scheme - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_REVISION__SCHEME__LEGACY          0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_REVISION__SCHEME__H08
 *
 * @BRIEF        Highlander 0.8 scheme - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_REVISION__SCHEME__H08             0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_REVISION__CUSTOM__STANDARD
 *
 * @BRIEF        Non custom (standard) revision - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_REVISION__CUSTOM__STANDARD        0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_HWINFO__RESPFIFO__RSZ1
 *
 * @BRIEF        Reserved - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_HWINFO__RESPFIFO__RSZ1            0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_HWINFO__RESPFIFO__S16
 *
 * @BRIEF        16x128 bits - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_HWINFO__RESPFIFO__S16             0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_HWINFO__RESPFIFO__S32
 *
 * @BRIEF        32x128 bits - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_HWINFO__RESPFIFO__S32             0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_HWINFO__RESPFIFO__S64
 *
 * @BRIEF        64x128 bits - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_HWINFO__RESPFIFO__S64             0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_HWINFO__RESPFIFO__S128
 *
 * @BRIEF        128x128 bits - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_HWINFO__RESPFIFO__S128            0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_HWINFO__RESPFIFO__RSZ2
 *
 * @BRIEF        Reserved - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_HWINFO__RESPFIFO__RSZ2            0x5ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_HWINFO__RESPFIFO__RSZ3
 *
 * @BRIEF        Reserved - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_HWINFO__RESPFIFO__RSZ3            0x6ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_HWINFO__RESPFIFO__RSZ4
 *
 * @BRIEF        Reserved - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_HWINFO__RESPFIFO__RSZ4            0x7ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_HWINFO__CONTEXTS__C2
 *
 * @BRIEF        2 contexts - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_HWINFO__CONTEXTS__C2              0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_HWINFO__CONTEXTS__C4
 *
 * @BRIEF        4 contexts - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_HWINFO__CONTEXTS__C4              0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_HWINFO__CONTEXTS__C8
 *
 * @BRIEF        8 contexts - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_HWINFO__CONTEXTS__C8              0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_HWINFO__CONTEXTS__RSV
 *
 * @BRIEF        Reserved - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_HWINFO__CONTEXTS__RSV             0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_SYSCONFIG__IDLEMODE__FORCEIDLE
 *
 * @BRIEF        An idle request is acknowledged unconditionally  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_SYSCONFIG__IDLEMODE__FORCEIDLE    0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_SYSCONFIG__IDLEMODE__NOIDLE
 *
 * @BRIEF        An idle request is never acknowledged  - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_SYSCONFIG__IDLEMODE__NOIDLE       0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_SYSCONFIG__IDLEMODE__SMARTIDLE1
 *
 * @BRIEF        Smart Idle mode. 
 *               Acknowledgement to an idle request is given based on the 
 *               internal activity of the module. 
 *               Check functional specification for details - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_SYSCONFIG__IDLEMODE__SMARTIDLE1   0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_SYSCONFIG__IDLEMODE__SMARTIDLE2
 *
 * @BRIEF        Reserved. Do not use - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_SYSCONFIG__IDLEMODE__SMARTIDLE2   0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_SYSCONFIG__SOFTRESET__DONE
 *
 * @BRIEF        Reset done, no pending action - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_SYSCONFIG__SOFTRESET__DONE        0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_SYSCONFIG__SOFTRESET__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_SYSCONFIG__SOFTRESET__NOACTION    0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_SYSCONFIG__SOFTRESET__RESET
 *
 * @BRIEF        Initiate software reset - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_SYSCONFIG__SOFTRESET__RESET       0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_SYSCONFIG__SOFTRESET__PENDING
 *
 * @BRIEF        Reset (software or other) ongoing - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_SYSCONFIG__SOFTRESET__PENDING     0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQ_EOI__LINE_NUMBER__EOI0
 *
 * @BRIEF        EOI for interrupt output line #0 - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQ_EOI__LINE_NUMBER__EOI0        0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQ_EOI__LINE_NUMBER__READ0
 *
 * @BRIEF        Reads always 0 (no EOI memory) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQ_EOI__LINE_NUMBER__READ0       0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX7_ERR__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX7_ERR__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX7_ERR__NOEVENT
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX7_ERR__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX7_ERR__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX7_ERR__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX7_ERR__SET
 *
 * @BRIEF        Set event (debug) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX7_ERR__SET  0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX6_ERR__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX6_ERR__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX6_ERR__NOEVENT
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX6_ERR__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX6_ERR__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX6_ERR__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX6_ERR__SET
 *
 * @BRIEF        Set event (debug) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX6_ERR__SET  0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX5_ERR__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX5_ERR__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX5_ERR__NOEVENT
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX5_ERR__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX5_ERR__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX5_ERR__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX5_ERR__SET
 *
 * @BRIEF        Set event (debug) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX5_ERR__SET  0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX4_ERR__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX4_ERR__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX4_ERR__NOEVENT
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX4_ERR__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX4_ERR__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX4_ERR__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX4_ERR__SET
 *
 * @BRIEF        Set event (debug) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX4_ERR__SET  0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX3_ERR__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX3_ERR__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX3_ERR__NOEVENT
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX3_ERR__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX3_ERR__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX3_ERR__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX3_ERR__SET
 *
 * @BRIEF        Set event (debug) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX3_ERR__SET  0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX2_ERR__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX2_ERR__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX2_ERR__NOEVENT
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX2_ERR__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX2_ERR__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX2_ERR__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX2_ERR__SET
 *
 * @BRIEF        Set event (debug) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX2_ERR__SET  0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX1_ERR__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX1_ERR__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX1_ERR__NOEVENT
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX1_ERR__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX1_ERR__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX1_ERR__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX1_ERR__SET
 *
 * @BRIEF        Set event (debug) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX1_ERR__SET  0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX0_ERR__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX0_ERR__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX0_ERR__NOEVENT
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX0_ERR__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX0_ERR__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX0_ERR__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX0_ERR__SET
 *
 * @BRIEF        Set event (debug) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX0_ERR__SET  0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX7_INVALID__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX7_INVALID__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX7_INVALID__NOEVENT
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX7_INVALID__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX7_INVALID__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX7_INVALID__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX7_INVALID__SET
 *
 * @BRIEF        Set event (debug) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX7_INVALID__SET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX6_INVALID__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX6_INVALID__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX6_INVALID__NOEVENT
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX6_INVALID__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX6_INVALID__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX6_INVALID__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX6_INVALID__SET
 *
 * @BRIEF        Set event (debug) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX6_INVALID__SET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX5_INVALID__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX5_INVALID__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX5_INVALID__NOEVENT
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX5_INVALID__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX5_INVALID__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX5_INVALID__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX5_INVALID__SET
 *
 * @BRIEF        Set event (debug) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX5_INVALID__SET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX4_INVALID__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX4_INVALID__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX4_INVALID__NOEVENT
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX4_INVALID__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX4_INVALID__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX4_INVALID__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX4_INVALID__SET
 *
 * @BRIEF        Set event (debug) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX4_INVALID__SET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX3_INVALID__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX3_INVALID__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX3_INVALID__NOEVENT
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX3_INVALID__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX3_INVALID__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX3_INVALID__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX3_INVALID__SET
 *
 * @BRIEF        Set event (debug) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX3_INVALID__SET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX2_INVALID__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX2_INVALID__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX2_INVALID__NOEVENT
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX2_INVALID__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX2_INVALID__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX2_INVALID__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX2_INVALID__SET
 *
 * @BRIEF        Set event (debug) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX2_INVALID__SET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX1_INVALID__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX1_INVALID__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX1_INVALID__NOEVENT
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX1_INVALID__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX1_INVALID__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX1_INVALID__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX1_INVALID__SET
 *
 * @BRIEF        Set event (debug) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX1_INVALID__SET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX0_INVALID__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX0_INVALID__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX0_INVALID__NOEVENT
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX0_INVALID__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX0_INVALID__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX0_INVALID__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX0_INVALID__SET
 *
 * @BRIEF        Set event (debug) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX0_INVALID__SET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX7_DONE__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX7_DONE__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX7_DONE__NOEVENT
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX7_DONE__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX7_DONE__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX7_DONE__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX7_DONE__SET
 *
 * @BRIEF        Set event (debug) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX7_DONE__SET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX6_DONE__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX6_DONE__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX6_DONE__NOEVENT
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX6_DONE__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX6_DONE__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX6_DONE__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX6_DONE__SET
 *
 * @BRIEF        Set event (debug) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX6_DONE__SET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX5_DONE__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX5_DONE__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX5_DONE__NOEVENT
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX5_DONE__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX5_DONE__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX5_DONE__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX5_DONE__SET
 *
 * @BRIEF        Set event (debug) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX5_DONE__SET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX4_DONE__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX4_DONE__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX4_DONE__NOEVENT
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX4_DONE__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX4_DONE__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX4_DONE__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX4_DONE__SET
 *
 * @BRIEF        Set event (debug) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX4_DONE__SET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX3_DONE__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX3_DONE__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX3_DONE__NOEVENT
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX3_DONE__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX3_DONE__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX3_DONE__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX3_DONE__SET
 *
 * @BRIEF        Set event (debug) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX3_DONE__SET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX2_DONE__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX2_DONE__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX2_DONE__NOEVENT
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX2_DONE__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX2_DONE__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX2_DONE__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX2_DONE__SET
 *
 * @BRIEF        Set event (debug) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX2_DONE__SET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX1_DONE__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX1_DONE__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX1_DONE__NOEVENT
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX1_DONE__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX1_DONE__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX1_DONE__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX1_DONE__SET
 *
 * @BRIEF        Set event (debug) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX1_DONE__SET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX0_DONE__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX0_DONE__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX0_DONE__NOEVENT
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX0_DONE__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX0_DONE__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX0_DONE__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX0_DONE__SET
 *
 * @BRIEF        Set event (debug) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS_RAW__IRQ_CTX0_DONE__SET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS_RAW__IRQ_INVALID__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS_RAW__IRQ_INVALID__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS_RAW__IRQ_INVALID__NOEVENT
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS_RAW__IRQ_INVALID__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS_RAW__IRQ_INVALID__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS_RAW__IRQ_INVALID__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS_RAW__IRQ_INVALID__SET
 *
 * @BRIEF        Set event (debug) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS_RAW__IRQ_INVALID__SET   0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS_RAW__IRQ_OCP_ERR__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS_RAW__IRQ_OCP_ERR__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS_RAW__IRQ_OCP_ERR__NOEVENT
 *
 * @BRIEF        No event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS_RAW__IRQ_OCP_ERR__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS_RAW__IRQ_OCP_ERR__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS_RAW__IRQ_OCP_ERR__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS_RAW__IRQ_OCP_ERR__SET
 *
 * @BRIEF        Set event (debug) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS_RAW__IRQ_OCP_ERR__SET   0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS__IRQ_CTX7_ERR__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS__IRQ_CTX7_ERR__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS__IRQ_CTX7_ERR__NOEVENT
 *
 * @BRIEF        No (enabled) event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS__IRQ_CTX7_ERR__NOEVENT  0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS__IRQ_CTX7_ERR__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS__IRQ_CTX7_ERR__PENDING  0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS__IRQ_CTX7_ERR__CLEAR
 *
 * @BRIEF        Clear (raw) event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS__IRQ_CTX7_ERR__CLEAR    0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS__IRQ_CTX6_ERR__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS__IRQ_CTX6_ERR__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS__IRQ_CTX6_ERR__NOEVENT
 *
 * @BRIEF        No (enabled) event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS__IRQ_CTX6_ERR__NOEVENT  0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS__IRQ_CTX6_ERR__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS__IRQ_CTX6_ERR__PENDING  0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS__IRQ_CTX6_ERR__CLEAR
 *
 * @BRIEF        Clear (raw) event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS__IRQ_CTX6_ERR__CLEAR    0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS__IRQ_CTX5_ERR__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS__IRQ_CTX5_ERR__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS__IRQ_CTX5_ERR__NOEVENT
 *
 * @BRIEF        No (enabled) event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS__IRQ_CTX5_ERR__NOEVENT  0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS__IRQ_CTX5_ERR__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS__IRQ_CTX5_ERR__PENDING  0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS__IRQ_CTX5_ERR__CLEAR
 *
 * @BRIEF        Clear (raw) event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS__IRQ_CTX5_ERR__CLEAR    0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS__IRQ_CTX4_ERR__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS__IRQ_CTX4_ERR__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS__IRQ_CTX4_ERR__NOEVENT
 *
 * @BRIEF        No (enabled) event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS__IRQ_CTX4_ERR__NOEVENT  0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS__IRQ_CTX4_ERR__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS__IRQ_CTX4_ERR__PENDING  0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS__IRQ_CTX4_ERR__CLEAR
 *
 * @BRIEF        Clear (raw) event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS__IRQ_CTX4_ERR__CLEAR    0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS__IRQ_CTX3_ERR__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS__IRQ_CTX3_ERR__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS__IRQ_CTX3_ERR__NOEVENT
 *
 * @BRIEF        No (enabled) event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS__IRQ_CTX3_ERR__NOEVENT  0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS__IRQ_CTX3_ERR__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS__IRQ_CTX3_ERR__PENDING  0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS__IRQ_CTX3_ERR__CLEAR
 *
 * @BRIEF        Clear (raw) event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS__IRQ_CTX3_ERR__CLEAR    0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS__IRQ_CTX2_ERR__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS__IRQ_CTX2_ERR__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS__IRQ_CTX2_ERR__NOEVENT
 *
 * @BRIEF        No (enabled) event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS__IRQ_CTX2_ERR__NOEVENT  0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS__IRQ_CTX2_ERR__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS__IRQ_CTX2_ERR__PENDING  0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS__IRQ_CTX2_ERR__CLEAR
 *
 * @BRIEF        Clear (raw) event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS__IRQ_CTX2_ERR__CLEAR    0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS__IRQ_CTX1_ERR__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS__IRQ_CTX1_ERR__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS__IRQ_CTX1_ERR__NOEVENT
 *
 * @BRIEF        No (enabled) event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS__IRQ_CTX1_ERR__NOEVENT  0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS__IRQ_CTX1_ERR__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS__IRQ_CTX1_ERR__PENDING  0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS__IRQ_CTX1_ERR__CLEAR
 *
 * @BRIEF        Clear (raw) event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS__IRQ_CTX1_ERR__CLEAR    0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS__IRQ_CTX0_ERR__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS__IRQ_CTX0_ERR__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS__IRQ_CTX0_ERR__NOEVENT
 *
 * @BRIEF        No (enabled) event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS__IRQ_CTX0_ERR__NOEVENT  0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS__IRQ_CTX0_ERR__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS__IRQ_CTX0_ERR__PENDING  0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS__IRQ_CTX0_ERR__CLEAR
 *
 * @BRIEF        Clear (raw) event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS__IRQ_CTX0_ERR__CLEAR    0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS__IRQ_CTX7_INVALID__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS__IRQ_CTX7_INVALID__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS__IRQ_CTX7_INVALID__NOEVENT
 *
 * @BRIEF        No (enabled) event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS__IRQ_CTX7_INVALID__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS__IRQ_CTX7_INVALID__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS__IRQ_CTX7_INVALID__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS__IRQ_CTX7_INVALID__CLEAR
 *
 * @BRIEF        Clear (raw) event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS__IRQ_CTX7_INVALID__CLEAR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS__IRQ_CTX6_INVALID__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS__IRQ_CTX6_INVALID__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS__IRQ_CTX6_INVALID__NOEVENT
 *
 * @BRIEF        No (enabled) event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS__IRQ_CTX6_INVALID__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS__IRQ_CTX6_INVALID__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS__IRQ_CTX6_INVALID__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS__IRQ_CTX6_INVALID__CLEAR
 *
 * @BRIEF        Clear (raw) event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS__IRQ_CTX6_INVALID__CLEAR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS__IRQ_CTX5_INVALID__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS__IRQ_CTX5_INVALID__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS__IRQ_CTX5_INVALID__NOEVENT
 *
 * @BRIEF        No (enabled) event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS__IRQ_CTX5_INVALID__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS__IRQ_CTX5_INVALID__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS__IRQ_CTX5_INVALID__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS__IRQ_CTX5_INVALID__CLEAR
 *
 * @BRIEF        Clear (raw) event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS__IRQ_CTX5_INVALID__CLEAR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS__IRQ_CTX4_INVALID__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS__IRQ_CTX4_INVALID__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS__IRQ_CTX4_INVALID__NOEVENT
 *
 * @BRIEF        No (enabled) event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS__IRQ_CTX4_INVALID__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS__IRQ_CTX4_INVALID__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS__IRQ_CTX4_INVALID__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS__IRQ_CTX4_INVALID__CLEAR
 *
 * @BRIEF        Clear (raw) event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS__IRQ_CTX4_INVALID__CLEAR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS__IRQ_CTX3_INVALID__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS__IRQ_CTX3_INVALID__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS__IRQ_CTX3_INVALID__NOEVENT
 *
 * @BRIEF        No (enabled) event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS__IRQ_CTX3_INVALID__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS__IRQ_CTX3_INVALID__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS__IRQ_CTX3_INVALID__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS__IRQ_CTX3_INVALID__CLEAR
 *
 * @BRIEF        Clear (raw) event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS__IRQ_CTX3_INVALID__CLEAR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS__IRQ_CTX2_INVALID__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS__IRQ_CTX2_INVALID__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS__IRQ_CTX2_INVALID__NOEVENT
 *
 * @BRIEF        No (enabled) event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS__IRQ_CTX2_INVALID__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS__IRQ_CTX2_INVALID__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS__IRQ_CTX2_INVALID__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS__IRQ_CTX2_INVALID__CLEAR
 *
 * @BRIEF        Clear (raw) event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS__IRQ_CTX2_INVALID__CLEAR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS__IRQ_CTX1_INVALID__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS__IRQ_CTX1_INVALID__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS__IRQ_CTX1_INVALID__NOEVENT
 *
 * @BRIEF        No (enabled) event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS__IRQ_CTX1_INVALID__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS__IRQ_CTX1_INVALID__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS__IRQ_CTX1_INVALID__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS__IRQ_CTX1_INVALID__CLEAR
 *
 * @BRIEF        Clear (raw) event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS__IRQ_CTX1_INVALID__CLEAR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS__IRQ_CTX0_INVALID__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS__IRQ_CTX0_INVALID__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS__IRQ_CTX0_INVALID__NOEVENT
 *
 * @BRIEF        No (enabled) event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS__IRQ_CTX0_INVALID__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS__IRQ_CTX0_INVALID__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS__IRQ_CTX0_INVALID__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS__IRQ_CTX0_INVALID__CLEAR
 *
 * @BRIEF        Clear (raw) event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS__IRQ_CTX0_INVALID__CLEAR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS__IRQ_CTX7_DONE__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS__IRQ_CTX7_DONE__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS__IRQ_CTX7_DONE__NOEVENT
 *
 * @BRIEF        No (enabled) event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS__IRQ_CTX7_DONE__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS__IRQ_CTX7_DONE__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS__IRQ_CTX7_DONE__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS__IRQ_CTX7_DONE__CLEAR
 *
 * @BRIEF        Clear (raw) event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS__IRQ_CTX7_DONE__CLEAR   0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS__IRQ_CTX6_DONE__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS__IRQ_CTX6_DONE__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS__IRQ_CTX6_DONE__NOEVENT
 *
 * @BRIEF        No (enabled) event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS__IRQ_CTX6_DONE__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS__IRQ_CTX6_DONE__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS__IRQ_CTX6_DONE__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS__IRQ_CTX6_DONE__CLEAR
 *
 * @BRIEF        Clear (raw) event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS__IRQ_CTX6_DONE__CLEAR   0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS__IRQ_CTX5_DONE__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS__IRQ_CTX5_DONE__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS__IRQ_CTX5_DONE__NOEVENT
 *
 * @BRIEF        No (enabled) event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS__IRQ_CTX5_DONE__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS__IRQ_CTX5_DONE__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS__IRQ_CTX5_DONE__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS__IRQ_CTX5_DONE__CLEAR
 *
 * @BRIEF        Clear (raw) event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS__IRQ_CTX5_DONE__CLEAR   0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS__IRQ_CTX4_DONE__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS__IRQ_CTX4_DONE__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS__IRQ_CTX4_DONE__NOEVENT
 *
 * @BRIEF        No (enabled) event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS__IRQ_CTX4_DONE__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS__IRQ_CTX4_DONE__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS__IRQ_CTX4_DONE__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS__IRQ_CTX4_DONE__CLEAR
 *
 * @BRIEF        Clear (raw) event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS__IRQ_CTX4_DONE__CLEAR   0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS__IRQ_CTX3_DONE__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS__IRQ_CTX3_DONE__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS__IRQ_CTX3_DONE__NOEVENT
 *
 * @BRIEF        No (enabled) event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS__IRQ_CTX3_DONE__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS__IRQ_CTX3_DONE__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS__IRQ_CTX3_DONE__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS__IRQ_CTX3_DONE__CLEAR
 *
 * @BRIEF        Clear (raw) event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS__IRQ_CTX3_DONE__CLEAR   0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS__IRQ_CTX2_DONE__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS__IRQ_CTX2_DONE__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS__IRQ_CTX2_DONE__NOEVENT
 *
 * @BRIEF        No (enabled) event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS__IRQ_CTX2_DONE__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS__IRQ_CTX2_DONE__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS__IRQ_CTX2_DONE__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS__IRQ_CTX2_DONE__CLEAR
 *
 * @BRIEF        Clear (raw) event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS__IRQ_CTX2_DONE__CLEAR   0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS__IRQ_CTX1_DONE__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS__IRQ_CTX1_DONE__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS__IRQ_CTX1_DONE__NOEVENT
 *
 * @BRIEF        No (enabled) event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS__IRQ_CTX1_DONE__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS__IRQ_CTX1_DONE__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS__IRQ_CTX1_DONE__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS__IRQ_CTX1_DONE__CLEAR
 *
 * @BRIEF        Clear (raw) event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS__IRQ_CTX1_DONE__CLEAR   0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS__IRQ_CTX0_DONE__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS__IRQ_CTX0_DONE__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS__IRQ_CTX0_DONE__NOEVENT
 *
 * @BRIEF        No (enabled) event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS__IRQ_CTX0_DONE__NOEVENT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS__IRQ_CTX0_DONE__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS__IRQ_CTX0_DONE__PENDING 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS__IRQ_CTX0_DONE__CLEAR
 *
 * @BRIEF        Clear (raw) event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS__IRQ_CTX0_DONE__CLEAR   0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS__IRQ_INVALID__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS__IRQ_INVALID__NOACTION  0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS__IRQ_INVALID__NOEVENT
 *
 * @BRIEF        No (enabled) event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS__IRQ_INVALID__NOEVENT   0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS__IRQ_INVALID__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS__IRQ_INVALID__PENDING   0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS__IRQ_INVALID__CLEAR
 *
 * @BRIEF        Clear (raw) event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS__IRQ_INVALID__CLEAR     0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS__IRQ_OCP_ERR__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS__IRQ_OCP_ERR__NOACTION  0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS__IRQ_OCP_ERR__NOEVENT
 *
 * @BRIEF        No (enabled) event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS__IRQ_OCP_ERR__NOEVENT   0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS__IRQ_OCP_ERR__PENDING
 *
 * @BRIEF        Event pending - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS__IRQ_OCP_ERR__PENDING   0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQSTATUS__IRQ_OCP_ERR__CLEAR
 *
 * @BRIEF        Clear (raw) event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQSTATUS__IRQ_OCP_ERR__CLEAR     0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX7_ERR__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX7_ERR__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX7_ERR__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX7_ERR__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX7_ERR__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX7_ERR__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX7_ERR__ENABLE
 *
 * @BRIEF        Enable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX7_ERR__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX6_ERR__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX6_ERR__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX6_ERR__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX6_ERR__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX6_ERR__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX6_ERR__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX6_ERR__ENABLE
 *
 * @BRIEF        Enable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX6_ERR__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX5_ERR__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX5_ERR__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX5_ERR__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX5_ERR__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX5_ERR__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX5_ERR__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX5_ERR__ENABLE
 *
 * @BRIEF        Enable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX5_ERR__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX4_ERR__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX4_ERR__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX4_ERR__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX4_ERR__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX4_ERR__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX4_ERR__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX4_ERR__ENABLE
 *
 * @BRIEF        Enable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX4_ERR__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX3_ERR__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX3_ERR__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX3_ERR__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX3_ERR__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX3_ERR__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX3_ERR__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX3_ERR__ENABLE
 *
 * @BRIEF        Enable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX3_ERR__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX2_ERR__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX2_ERR__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX2_ERR__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX2_ERR__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX2_ERR__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX2_ERR__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX2_ERR__ENABLE
 *
 * @BRIEF        Enable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX2_ERR__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX1_ERR__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX1_ERR__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX1_ERR__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX1_ERR__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX1_ERR__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX1_ERR__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX1_ERR__ENABLE
 *
 * @BRIEF        Enable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX1_ERR__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX0_ERR__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX0_ERR__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX0_ERR__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX0_ERR__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX0_ERR__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX0_ERR__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX0_ERR__ENABLE
 *
 * @BRIEF        Enable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX0_ERR__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX7_INVALID__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX7_INVALID__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX7_INVALID__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX7_INVALID__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX7_INVALID__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX7_INVALID__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX7_INVALID__ENABLE
 *
 * @BRIEF        Enable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX7_INVALID__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX6_INVALID__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX6_INVALID__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX6_INVALID__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX6_INVALID__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX6_INVALID__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX6_INVALID__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX6_INVALID__ENABLE
 *
 * @BRIEF        Enable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX6_INVALID__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX5_INVALID__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX5_INVALID__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX5_INVALID__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX5_INVALID__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX5_INVALID__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX5_INVALID__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX5_INVALID__ENABLE
 *
 * @BRIEF        Enable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX5_INVALID__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX4_INVALID__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX4_INVALID__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX4_INVALID__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX4_INVALID__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX4_INVALID__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX4_INVALID__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX4_INVALID__ENABLE
 *
 * @BRIEF        Enable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX4_INVALID__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX3_INVALID__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX3_INVALID__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX3_INVALID__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX3_INVALID__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX3_INVALID__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX3_INVALID__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX3_INVALID__ENABLE
 *
 * @BRIEF        Enable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX3_INVALID__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX2_INVALID__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX2_INVALID__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX2_INVALID__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX2_INVALID__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX2_INVALID__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX2_INVALID__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX2_INVALID__ENABLE
 *
 * @BRIEF        Enable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX2_INVALID__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX1_INVALID__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX1_INVALID__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX1_INVALID__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX1_INVALID__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX1_INVALID__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX1_INVALID__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX1_INVALID__ENABLE
 *
 * @BRIEF        Enable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX1_INVALID__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX0_INVALID__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX0_INVALID__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX0_INVALID__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX0_INVALID__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX0_INVALID__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX0_INVALID__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX0_INVALID__ENABLE
 *
 * @BRIEF        Enable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX0_INVALID__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX7_DONE__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX7_DONE__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX7_DONE__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX7_DONE__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX7_DONE__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX7_DONE__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX7_DONE__ENABLE
 *
 * @BRIEF        Enable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX7_DONE__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX6_DONE__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX6_DONE__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX6_DONE__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX6_DONE__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX6_DONE__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX6_DONE__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX6_DONE__ENABLE
 *
 * @BRIEF        Enable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX6_DONE__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX5_DONE__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX5_DONE__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX5_DONE__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX5_DONE__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX5_DONE__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX5_DONE__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX5_DONE__ENABLE
 *
 * @BRIEF        Enable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX5_DONE__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX4_DONE__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX4_DONE__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX4_DONE__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX4_DONE__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX4_DONE__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX4_DONE__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX4_DONE__ENABLE
 *
 * @BRIEF        Enable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX4_DONE__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX3_DONE__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX3_DONE__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX3_DONE__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX3_DONE__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX3_DONE__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX3_DONE__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX3_DONE__ENABLE
 *
 * @BRIEF        Enable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX3_DONE__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX2_DONE__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX2_DONE__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX2_DONE__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX2_DONE__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX2_DONE__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX2_DONE__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX2_DONE__ENABLE
 *
 * @BRIEF        Enable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX2_DONE__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX1_DONE__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX1_DONE__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX1_DONE__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX1_DONE__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX1_DONE__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX1_DONE__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX1_DONE__ENABLE
 *
 * @BRIEF        Enable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX1_DONE__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX0_DONE__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX0_DONE__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX0_DONE__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX0_DONE__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX0_DONE__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX0_DONE__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX0_DONE__ENABLE
 *
 * @BRIEF        Enable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_SET__IRQ_CTX0_DONE__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_SET__IRQ_INVALID__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_SET__IRQ_INVALID__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_SET__IRQ_INVALID__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_SET__IRQ_INVALID__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_SET__IRQ_INVALID__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_SET__IRQ_INVALID__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_SET__IRQ_INVALID__ENABLE
 *
 * @BRIEF        Enable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_SET__IRQ_INVALID__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_SET__IRQ_OCP_ERR__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_SET__IRQ_OCP_ERR__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_SET__IRQ_OCP_ERR__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_SET__IRQ_OCP_ERR__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_SET__IRQ_OCP_ERR__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_SET__IRQ_OCP_ERR__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_SET__IRQ_OCP_ERR__ENABLE
 *
 * @BRIEF        Enable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_SET__IRQ_OCP_ERR__ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX7_ERR__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX7_ERR__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX7_ERR__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX7_ERR__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX7_ERR__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX7_ERR__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX7_ERR__DISABLE
 *
 * @BRIEF        Disable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX7_ERR__DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX6_ERR__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX6_ERR__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX6_ERR__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX6_ERR__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX6_ERR__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX6_ERR__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX6_ERR__DISABLE
 *
 * @BRIEF        Disable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX6_ERR__DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX5_ERR__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX5_ERR__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX5_ERR__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX5_ERR__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX5_ERR__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX5_ERR__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX5_ERR__DISABLE
 *
 * @BRIEF        Disable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX5_ERR__DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX4_ERR__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX4_ERR__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX4_ERR__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX4_ERR__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX4_ERR__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX4_ERR__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX4_ERR__DISABLE
 *
 * @BRIEF        Disable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX4_ERR__DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX3_ERR__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX3_ERR__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX3_ERR__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX3_ERR__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX3_ERR__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX3_ERR__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX3_ERR__DISABLE
 *
 * @BRIEF        Disable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX3_ERR__DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX2_ERR__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX2_ERR__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX2_ERR__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX2_ERR__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX2_ERR__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX2_ERR__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX2_ERR__DISABLE
 *
 * @BRIEF        Disable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX2_ERR__DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX1_ERR__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX1_ERR__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX1_ERR__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX1_ERR__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX1_ERR__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX1_ERR__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX1_ERR__DISABLE
 *
 * @BRIEF        Disable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX1_ERR__DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX0_ERR__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX0_ERR__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX0_ERR__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX0_ERR__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX0_ERR__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX0_ERR__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX0_ERR__DISABLE
 *
 * @BRIEF        Disable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX0_ERR__DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX7_INVALID__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX7_INVALID__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX7_INVALID__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX7_INVALID__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX7_INVALID__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX7_INVALID__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX7_INVALID__DISABLE
 *
 * @BRIEF        Disable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX7_INVALID__DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX6_INVALID__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX6_INVALID__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX6_INVALID__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX6_INVALID__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX6_INVALID__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX6_INVALID__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX6_INVALID__DISABLE
 *
 * @BRIEF        Disable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX6_INVALID__DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX5_INVALID__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX5_INVALID__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX5_INVALID__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX5_INVALID__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX5_INVALID__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX5_INVALID__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX5_INVALID__DISABLE
 *
 * @BRIEF        Disable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX5_INVALID__DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX4_INVALID__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX4_INVALID__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX4_INVALID__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX4_INVALID__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX4_INVALID__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX4_INVALID__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX4_INVALID__DISABLE
 *
 * @BRIEF        Disable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX4_INVALID__DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX3_INVALID__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX3_INVALID__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX3_INVALID__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX3_INVALID__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX3_INVALID__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX3_INVALID__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX3_INVALID__DISABLE
 *
 * @BRIEF        Disable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX3_INVALID__DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX2_INVALID__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX2_INVALID__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX2_INVALID__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX2_INVALID__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX2_INVALID__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX2_INVALID__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX2_INVALID__DISABLE
 *
 * @BRIEF        Disable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX2_INVALID__DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX1_INVALID__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX1_INVALID__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX1_INVALID__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX1_INVALID__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX1_INVALID__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX1_INVALID__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX1_INVALID__DISABLE
 *
 * @BRIEF        Disable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX1_INVALID__DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX0_INVALID__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX0_INVALID__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX0_INVALID__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX0_INVALID__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX0_INVALID__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX0_INVALID__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX0_INVALID__DISABLE
 *
 * @BRIEF        Disable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX0_INVALID__DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX7_DONE__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX7_DONE__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX7_DONE__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX7_DONE__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX7_DONE__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX7_DONE__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX7_DONE__DISABLE
 *
 * @BRIEF        Disable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX7_DONE__DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX6_DONE__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX6_DONE__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX6_DONE__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX6_DONE__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX6_DONE__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX6_DONE__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX6_DONE__DISABLE
 *
 * @BRIEF        Disable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX6_DONE__DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX5_DONE__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX5_DONE__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX5_DONE__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX5_DONE__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX5_DONE__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX5_DONE__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX5_DONE__DISABLE
 *
 * @BRIEF        Disable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX5_DONE__DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX4_DONE__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX4_DONE__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX4_DONE__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX4_DONE__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX4_DONE__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX4_DONE__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX4_DONE__DISABLE
 *
 * @BRIEF        Disable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX4_DONE__DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX3_DONE__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX3_DONE__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX3_DONE__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX3_DONE__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX3_DONE__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX3_DONE__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX3_DONE__DISABLE
 *
 * @BRIEF        Disable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX3_DONE__DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX2_DONE__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX2_DONE__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX2_DONE__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX2_DONE__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX2_DONE__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX2_DONE__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX2_DONE__DISABLE
 *
 * @BRIEF        Disable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX2_DONE__DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX1_DONE__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX1_DONE__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX1_DONE__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX1_DONE__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX1_DONE__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX1_DONE__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX1_DONE__DISABLE
 *
 * @BRIEF        Disable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX1_DONE__DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX0_DONE__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX0_DONE__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX0_DONE__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX0_DONE__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX0_DONE__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX0_DONE__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX0_DONE__DISABLE
 *
 * @BRIEF        Disable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_CLR__IRQ_CTX0_DONE__DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_CLR__IRQ_INVALID__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_CLR__IRQ_INVALID__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_CLR__IRQ_INVALID__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_CLR__IRQ_INVALID__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_CLR__IRQ_INVALID__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_CLR__IRQ_INVALID__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_CLR__IRQ_INVALID__DISABLE
 *
 * @BRIEF        Disable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_CLR__IRQ_INVALID__DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_CLR__IRQ_OCP_ERR__NOACTION
 *
 * @BRIEF        No action - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_CLR__IRQ_OCP_ERR__NOACTION 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_CLR__IRQ_OCP_ERR__DISABLED
 *
 * @BRIEF        Interrupt disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_CLR__IRQ_OCP_ERR__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_CLR__IRQ_OCP_ERR__ENABLED
 *
 * @BRIEF        Interrupt enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_CLR__IRQ_OCP_ERR__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_HL_IRQENABLE_CLR__IRQ_OCP_ERR__DISABLE
 *
 * @BRIEF        Disable interrupt - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_HL_IRQENABLE_CLR__IRQ_OCP_ERR__DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_CTRL__POSTED__NONPOSTED
 *
 * @BRIEF        Use non posted writes - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_CTRL__POSTED__NONPOSTED              0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_CTRL__POSTED__POSTED
 *
 * @BRIEF        Use posted writes - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_CTRL__POSTED__POSTED                 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_CONTEXT_CTRL__AUTOFLUSH__DIS
 *
 * @BRIEF        Disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_CONTEXT_CTRL__AUTOFLUSH__DIS         0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_CONTEXT_CTRL__AUTOFLUSH__EN
 *
 * @BRIEF        Enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_CONTEXT_CTRL__AUTOFLUSH__EN          0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_CONTEXT_CTRL__ONESHOT__CONTINOUS
 *
 * @BRIEF        The context is automatically re-enabled when its end is 
 *               reached - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_CONTEXT_CTRL__ONESHOT__CONTINOUS     0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_CONTEXT_CTRL__ONESHOT__ONESHOT
 *
 * @BRIEF        The context is disabled when the end of a frame has been 
 *               reached - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_CONTEXT_CTRL__ONESHOT__ONESHOT       0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_CONTEXT_CTRL__GRID__G0
 *
 * @BRIEF        Stride = 16k 
 *               Sub-tile = 4x4 bytes 
 *               Tile = 32x32 bytes - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_CONTEXT_CTRL__GRID__G0               0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_CONTEXT_CTRL__GRID__G1
 *
 * @BRIEF        Stride = 8k 
 *               Sub-tile = 4x4 bytes 
 *               Tile = 32x32 bytes - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_CONTEXT_CTRL__GRID__G1               0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_CONTEXT_CTRL__GRID__G2
 *
 * @BRIEF        Stride = 32k 
 *               Sub-tile = 8x2 bytes 
 *               Tile = 64x16 bytes - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_CONTEXT_CTRL__GRID__G2               0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_CONTEXT_CTRL__GRID__G3
 *
 * @BRIEF        Stride = 16k 
 *               Sub-tile = 8x2 bytes 
 *               Tile = 64x16 bytes - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_CONTEXT_CTRL__GRID__G3               0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_CONTEXT_CTRL__MODE__WRITE
 *
 * @BRIEF        Write translation - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_CONTEXT_CTRL__MODE__WRITE            0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_CONTEXT_CTRL__MODE__READ
 *
 * @BRIEF        Read translation - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_CONTEXT_CTRL__MODE__READ             0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_CONTEXT_CTRL__MODE__MEMORY
 *
 * @BRIEF        Direct access to local buffer - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_CONTEXT_CTRL__MODE__MEMORY           0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_CONTEXT_CTRL__MODE__RSZ
 *
 * @BRIEF        reserved - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_CONTEXT_CTRL__MODE__RSZ              0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_CONTEXT_CTRL__FLUSH__NOEFF
 *
 * @BRIEF        No effect - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_CONTEXT_CTRL__FLUSH__NOEFF           0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_CONTEXT_CTRL__FLUSH__GO
 *
 * @BRIEF        Flush - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_CONTEXT_CTRL__FLUSH__GO              0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_CONTEXT_CTRL__STOP__NOEFFECT
 *
 * @BRIEF        No effect - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_CONTEXT_CTRL__STOP__NOEFFECT         0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_CONTEXT_CTRL__STOP__STOP
 *
 * @BRIEF        Stop the context - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_CONTEXT_CTRL__STOP__STOP             0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_CONTEXT_CTRL__START__NOEFFECT
 *
 * @BRIEF        No effect - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_CONTEXT_CTRL__START__NOEFFECT        0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BTE__BTE_CONTEXT_CTRL__START__ENABLE
 *
 * @BRIEF        Reset + Enable - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define BTE__BTE_CONTEXT_CTRL__START__ENABLE          0x1ul

#ifdef __cplusplus
}
#endif
#endif                                                     /* __BTE_CRED_H */
