   1              		.syntax unified
   2              		.cpu cortex-m4
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.file	"main.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.align	2
  19              		.global	proccess_rx
  20              		.thumb
  21              		.thumb_func
  23              	proccess_rx:
  24              	.LFB112:
  25              		.file 1 "../src/main.c"
   1:../src/main.c **** #include "main.h"
   2:../src/main.c **** 
   3:../src/main.c **** #define LED_R GPIO_Pin_14
   4:../src/main.c **** #define LED_G GPIO_Pin_12
   5:../src/main.c **** #define LED_B GPIO_Pin_15
   6:../src/main.c **** #define LED_O GPIO_Pin_13
   7:../src/main.c **** 
   8:../src/main.c **** #define SETREG BSRRL
   9:../src/main.c **** #define CLRREG BSRRH
  10:../src/main.c **** 
  11:../src/main.c **** extern volatile uint32_t Time;
  12:../src/main.c **** uint32_t Last_Blink = 0;
  13:../src/main.c **** uint32_t Last_Send = 0;
  14:../src/main.c **** 
  15:../src/main.c **** void proccess_rx(void);
  16:../src/main.c **** void init_output(void);
  17:../src/main.c **** void timer_init(void);
  18:../src/main.c **** 
  19:../src/main.c **** int main(void) {
  20:../src/main.c **** 	SysTick_Config(SystemCoreClock / 1000);
  21:../src/main.c **** 	STM_EVAL_LEDInit(LED3); // Oranzova
  22:../src/main.c **** 	STM_EVAL_LEDInit(LED4); // Zelena
  23:../src/main.c **** 	STM_EVAL_LEDInit(LED5); // Cervena
  24:../src/main.c **** 	STM_EVAL_LEDInit(LED6); // Modra
  25:../src/main.c **** 
  26:../src/main.c **** 	GPIOD->BSRRL = LED_G;
  27:../src/main.c **** 	Delay(1000);
  28:../src/main.c **** 	GPIOD->BSRRH = LED_G;
  29:../src/main.c **** 	Init_Comunication();
  30:../src/main.c **** 	timer_init();
  31:../src/main.c **** 
  32:../src/main.c **** 	USART_SendString(USART6, "\nSwitching Power Source Welcome\n");
  33:../src/main.c **** 	while (1) {
  34:../src/main.c **** 		GPIOD->ODR ^= LED_B;
  35:../src/main.c **** 		Delay(100);
  36:../src/main.c **** 	}
  37:../src/main.c **** }
  38:../src/main.c **** 
  39:../src/main.c **** char rx_buffer[50];
  40:../src/main.c **** char rx_last = 0;
  41:../src/main.c **** uint8_t rx_pointer = 0;
  42:../src/main.c **** 
  43:../src/main.c **** void USART6_IRQHandler(void) {
  44:../src/main.c **** 	char ch;
  45:../src/main.c **** 	ch = USART_ReceiveData(USART6);
  46:../src/main.c **** 
  47:../src/main.c **** 	if (ch == '\r' || ch == '\n') {
  48:../src/main.c **** 		if (rx_last != '\r') {
  49:../src/main.c **** 			rx_buffer[rx_pointer] = 0;
  50:../src/main.c **** 			proccess_rx();
  51:../src/main.c **** 			rx_pointer = 0;
  52:../src/main.c **** 		}
  53:../src/main.c **** 	} else if (ch == 8 && rx_pointer > 0) {
  54:../src/main.c **** 		rx_pointer--;
  55:../src/main.c **** 	} else {
  56:../src/main.c **** 		rx_buffer[rx_pointer++] = ch;
  57:../src/main.c **** 	}
  58:../src/main.c **** 	rx_last = ch;
  59:../src/main.c **** }
  60:../src/main.c **** 
  61:../src/main.c **** void proccess_rx(void) {
  26              		.loc 1 61 0
  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 0
  29              		@ frame_needed = 0, uses_anonymous_args = 0
  30 0000 08B5     		push	{r3, lr}
  31              		.cfi_def_cfa_offset 8
  32              		.cfi_offset 3, -8
  33              		.cfi_offset 14, -4
  62:../src/main.c **** 	uint32_t u, i;
  63:../src/main.c **** 
  64:../src/main.c **** 	switch (rx_buffer[0]) {
  34              		.loc 1 64 0
  35 0002 0E4B     		ldr	r3, .L7
  36 0004 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
  37 0006 612B     		cmp	r3, #97
  38 0008 0AD0     		beq	.L3
  39 000a 712B     		cmp	r3, #113
  40 000c 11D1     		bne	.L6
  65:../src/main.c **** 	case 'q':
  66:../src/main.c **** 		GPIO_SetBits(GPIOC, GPIO_Pin_0);
  41              		.loc 1 66 0
  42 000e 0C48     		ldr	r0, .L7+4
  43 0010 0121     		movs	r1, #1
  44 0012 FFF7FEFF 		bl	GPIO_SetBits
  45              	.LVL0:
  67:../src/main.c **** 		USART_SendString(USART6, "PC0 ON\n");
  46              		.loc 1 67 0
  47 0016 0B48     		ldr	r0, .L7+8
  48 0018 0B49     		ldr	r1, .L7+12
  49 001a FFF7FEFF 		bl	USART_SendString
  50              	.LVL1:
  68:../src/main.c **** 		break;
  51              		.loc 1 68 0
  52 001e 08BD     		pop	{r3, pc}
  53              	.L3:
  69:../src/main.c **** 	case 'a':
  70:../src/main.c **** 		GPIO_ResetBits(GPIOC, GPIO_Pin_0);
  54              		.loc 1 70 0
  55 0020 0748     		ldr	r0, .L7+4
  56 0022 0121     		movs	r1, #1
  57 0024 FFF7FEFF 		bl	GPIO_ResetBits
  58              	.LVL2:
  71:../src/main.c **** 		USART_SendString(USART6, "PC0 OFF\n");
  59              		.loc 1 71 0
  60 0028 0648     		ldr	r0, .L7+8
  61 002a 0849     		ldr	r1, .L7+16
  62 002c FFF7FEFF 		bl	USART_SendString
  63              	.LVL3:
  72:../src/main.c **** 		break;
  64              		.loc 1 72 0
  65 0030 08BD     		pop	{r3, pc}
  66              	.L6:
  73:../src/main.c **** 	default:
  74:../src/main.c **** 		USART_SendString(USART6, "Unknown command\n");
  67              		.loc 1 74 0
  68 0032 0448     		ldr	r0, .L7+8
  69 0034 0649     		ldr	r1, .L7+20
  70 0036 FFF7FEFF 		bl	USART_SendString
  71              	.LVL4:
  72 003a 08BD     		pop	{r3, pc}
  73              	.L8:
  74              		.align	2
  75              	.L7:
  76 003c 00000000 		.word	rx_buffer
  77 0040 00080240 		.word	1073874944
  78 0044 00140140 		.word	1073812480
  79 0048 00000000 		.word	.LC0
  80 004c 08000000 		.word	.LC1
  81 0050 14000000 		.word	.LC2
  82              		.cfi_endproc
  83              	.LFE112:
  85              		.align	2
  86              		.global	USART6_IRQHandler
  87              		.thumb
  88              		.thumb_func
  90              	USART6_IRQHandler:
  91              	.LFB111:
  43:../src/main.c **** void USART6_IRQHandler(void) {
  92              		.loc 1 43 0
  93              		.cfi_startproc
  94              		@ args = 0, pretend = 0, frame = 0
  95              		@ frame_needed = 0, uses_anonymous_args = 0
  96 0054 70B5     		push	{r4, r5, r6, lr}
  97              		.cfi_def_cfa_offset 16
  98              		.cfi_offset 4, -16
  99              		.cfi_offset 5, -12
 100              		.cfi_offset 6, -8
 101              		.cfi_offset 14, -4
  45:../src/main.c **** 	ch = USART_ReceiveData(USART6);
 102              		.loc 1 45 0
 103 0056 1348     		ldr	r0, .L14
 104 0058 FFF7FEFF 		bl	USART_ReceiveData
 105              	.LVL5:
 106 005c C4B2     		uxtb	r4, r0
 107              	.LVL6:
  47:../src/main.c **** 	if (ch == '\r' || ch == '\n') {
 108              		.loc 1 47 0
 109 005e 0D2C     		cmp	r4, #13
 110 0060 01D0     		beq	.L10
  47:../src/main.c **** 	if (ch == '\r' || ch == '\n') {
 111              		.loc 1 47 0 is_stmt 0 discriminator 1
 112 0062 0A2C     		cmp	r4, #10
 113 0064 0CD1     		bne	.L11
 114              	.L10:
  48:../src/main.c **** 		if (rx_last != '\r') {
 115              		.loc 1 48 0 is_stmt 1
 116 0066 104B     		ldr	r3, .L14+4
 117 0068 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 118 006a 0D2B     		cmp	r3, #13
 119 006c 17D0     		beq	.L12
  49:../src/main.c **** 			rx_buffer[rx_pointer] = 0;
 120              		.loc 1 49 0
 121 006e 0E4D     		ldr	r5, .L14+4
 122 0070 6B78     		ldrb	r3, [r5, #1]	@ zero_extendqisi2
 123 0072 0026     		movs	r6, #0
 124 0074 0D4A     		ldr	r2, .L14+8
 125 0076 D654     		strb	r6, [r2, r3]
  50:../src/main.c **** 			proccess_rx();
 126              		.loc 1 50 0
 127 0078 FFF7FEFF 		bl	proccess_rx
 128              	.LVL7:
  51:../src/main.c **** 			rx_pointer = 0;
 129              		.loc 1 51 0
 130 007c 6E70     		strb	r6, [r5, #1]
 131 007e 0EE0     		b	.L12
 132              	.LVL8:
 133              	.L11:
  53:../src/main.c **** 	} else if (ch == 8 && rx_pointer > 0) {
 134              		.loc 1 53 0
 135 0080 082C     		cmp	r4, #8
 136 0082 06D1     		bne	.L13
  53:../src/main.c **** 	} else if (ch == 8 && rx_pointer > 0) {
 137              		.loc 1 53 0 is_stmt 0 discriminator 1
 138 0084 084B     		ldr	r3, .L14+4
 139 0086 5B78     		ldrb	r3, [r3, #1]	@ zero_extendqisi2
 140 0088 1BB1     		cbz	r3, .L13
  54:../src/main.c **** 		rx_pointer--;
 141              		.loc 1 54 0 is_stmt 1
 142 008a 013B     		subs	r3, r3, #1
 143 008c 064A     		ldr	r2, .L14+4
 144 008e 5370     		strb	r3, [r2, #1]
 145 0090 05E0     		b	.L12
 146              	.L13:
  56:../src/main.c **** 		rx_buffer[rx_pointer++] = ch;
 147              		.loc 1 56 0
 148 0092 054A     		ldr	r2, .L14+4
 149 0094 5378     		ldrb	r3, [r2, #1]	@ zero_extendqisi2
 150 0096 591C     		adds	r1, r3, #1
 151 0098 5170     		strb	r1, [r2, #1]
 152 009a 044A     		ldr	r2, .L14+8
 153 009c D454     		strb	r4, [r2, r3]
 154              	.LVL9:
 155              	.L12:
  58:../src/main.c **** 	rx_last = ch;
 156              		.loc 1 58 0
 157 009e 024B     		ldr	r3, .L14+4
 158 00a0 1C70     		strb	r4, [r3]
 159 00a2 70BD     		pop	{r4, r5, r6, pc}
 160              	.LVL10:
 161              	.L15:
 162              		.align	2
 163              	.L14:
 164 00a4 00140140 		.word	1073812480
 165 00a8 00000000 		.word	.LANCHOR0
 166 00ac 00000000 		.word	rx_buffer
 167              		.cfi_endproc
 168              	.LFE111:
 170              		.align	2
 171              		.global	init_output
 172              		.thumb
 173              		.thumb_func
 175              	init_output:
 176              	.LFB113:
  75:../src/main.c **** 		break;
  76:../src/main.c **** 	}
  77:../src/main.c **** }
  78:../src/main.c **** 
  79:../src/main.c **** void init_output(void) {
 177              		.loc 1 79 0
 178              		.cfi_startproc
 179              		@ args = 0, pretend = 0, frame = 8
 180              		@ frame_needed = 0, uses_anonymous_args = 0
 181 00b0 00B5     		push	{lr}
 182              		.cfi_def_cfa_offset 4
 183              		.cfi_offset 14, -4
 184 00b2 83B0     		sub	sp, sp, #12
 185              		.cfi_def_cfa_offset 16
  80:../src/main.c **** 	GPIO_InitTypeDef GPIO_InitStructure;
  81:../src/main.c **** 	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0 | GPIO_Pin_3 | GPIO_Pin_5;
 186              		.loc 1 81 0
 187 00b4 2923     		movs	r3, #41
 188 00b6 0093     		str	r3, [sp]
  82:../src/main.c **** 	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
 189              		.loc 1 82 0
 190 00b8 0123     		movs	r3, #1
 191 00ba 8DF80430 		strb	r3, [sp, #4]
  83:../src/main.c **** 	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 192              		.loc 1 83 0
 193 00be 0023     		movs	r3, #0
 194 00c0 8DF80630 		strb	r3, [sp, #6]
  84:../src/main.c **** 	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz;
 195              		.loc 1 84 0
 196 00c4 0322     		movs	r2, #3
 197 00c6 8DF80520 		strb	r2, [sp, #5]
  85:../src/main.c **** 	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
 198              		.loc 1 85 0
 199 00ca 8DF80730 		strb	r3, [sp, #7]
  86:../src/main.c **** 	GPIO_Init(GPIOC, &GPIO_InitStructure);
 200              		.loc 1 86 0
 201 00ce 0348     		ldr	r0, .L17
 202 00d0 6946     		mov	r1, sp
 203 00d2 FFF7FEFF 		bl	GPIO_Init
 204              	.LVL11:
  87:../src/main.c **** }
 205              		.loc 1 87 0
 206 00d6 03B0     		add	sp, sp, #12
 207              		@ sp needed
 208 00d8 5DF804FB 		ldr	pc, [sp], #4
 209              	.L18:
 210              		.align	2
 211              	.L17:
 212 00dc 00080240 		.word	1073874944
 213              		.cfi_endproc
 214              	.LFE113:
 216              		.align	2
 217              		.global	timer_init
 218              		.thumb
 219              		.thumb_func
 221              	timer_init:
 222              	.LFB114:
  88:../src/main.c **** 
  89:../src/main.c **** void timer_init(void) {
 223              		.loc 1 89 0
 224              		.cfi_startproc
 225              		@ args = 0, pretend = 0, frame = 40
 226              		@ frame_needed = 0, uses_anonymous_args = 0
 227 00e0 F0B5     		push	{r4, r5, r6, r7, lr}
 228              		.cfi_def_cfa_offset 20
 229              		.cfi_offset 4, -20
 230              		.cfi_offset 5, -16
 231              		.cfi_offset 6, -12
 232              		.cfi_offset 7, -8
 233              		.cfi_offset 14, -4
 234 00e2 8BB0     		sub	sp, sp, #44
 235              		.cfi_def_cfa_offset 64
  90:../src/main.c **** 	TIM_TimeBaseInitTypeDef TIM_TimeBaseStructure;
  91:../src/main.c **** 
  92:../src/main.c **** 	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOB, ENABLE);
 236              		.loc 1 92 0
 237 00e4 0220     		movs	r0, #2
 238 00e6 0121     		movs	r1, #1
 239 00e8 FFF7FEFF 		bl	RCC_AHB1PeriphClockCmd
 240              	.LVL12:
  93:../src/main.c **** 	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM4, ENABLE);
 241              		.loc 1 93 0
 242 00ec 0420     		movs	r0, #4
 243 00ee 0121     		movs	r1, #1
 244 00f0 FFF7FEFF 		bl	RCC_APB1PeriphClockCmd
 245              	.LVL13:
 246              	.LBB10:
 247              	.LBB11:
 248              		.file 2 "C:\\Users\\Filip\\Eclipse\\MutalInductionTester\\CMSIS\\Include/core_cm4.h"
   1:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** /**************************************************************************//**
   2:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****  * @file     core_cm4.h
   3:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****  * @version  V2.10
   5:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****  * @date     19. July 2011
   6:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****  *
   7:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****  * @note
   8:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****  * Copyright (C) 2009-2011 ARM Limited. All rights reserved.
   9:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****  *
  10:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****  * @par
  11:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****  * ARM Limited (ARM) is supplying this software for use with Cortex-M
  12:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****  * processor based microcontrollers.  This file can be freely distributed
  13:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****  * within development tools that are supporting such ARM based processors.
  14:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****  *
  15:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****  * @par
  16:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****  * THIS SOFTWARE IS PROVIDED "AS IS".  NO WARRANTIES, WHETHER EXPRESS, IMPLIED
  17:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****  * OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF
  18:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****  * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE.
  19:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****  * ARM SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL, OR
  20:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****  * CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.
  21:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****  *
  22:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****  ******************************************************************************/
  23:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #if defined ( __ICCARM__ )
  24:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****  #pragma system_include  /* treat file as system include file for MISRA check */
  25:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #endif
  26:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
  27:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #ifdef __cplusplus
  28:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****  extern "C" {
  29:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #endif
  30:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
  31:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  32:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define __CORE_CM4_H_GENERIC
  33:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
  34:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
  35:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** /** \mainpage CMSIS Cortex-M4
  36:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
  37:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   This documentation describes the CMSIS Cortex-M Core Peripheral Access Layer.
  38:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   It consists of:
  39:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
  40:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****      - Cortex-M Core Register Definitions
  41:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****      - Cortex-M functions
  42:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****      - Cortex-M instructions
  43:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****      - Cortex-M SIMD instructions
  44:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
  45:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   The CMSIS Cortex-M4 Core Peripheral Access Layer contains C and assembly functions that ease
  46:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   access to the Cortex-M Core
  47:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****  */
  48:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
  49:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** /** \defgroup CMSIS_MISRA_Exceptions  CMSIS MISRA-C:2004 Compliance Exceptions
  50:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   CMSIS violates following MISRA-C2004 Rules:
  51:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   
  52:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****    - Violates MISRA 2004 Required Rule 8.5, object/function definition in header file.<br>
  53:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****      Function definitions in header files are used to allow 'inlining'. 
  54:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
  55:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****    - Violates MISRA 2004 Required Rule 18.4, declaration of union type or object of union type: '{.
  56:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****      Unions are used for effective representation of core registers.
  57:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****    
  58:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****    - Violates MISRA 2004 Advisory Rule 19.7, Function-like macro defined.<br>
  59:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****      Function-like macros are used to allow more efficient code. 
  60:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
  61:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****  */
  62:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
  63:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
  64:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** /*******************************************************************************
  65:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****  *                 CMSIS definitions
  66:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****  ******************************************************************************/
  67:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** /** \defgroup CMSIS_core_definitions CMSIS Core Definitions
  68:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   This file defines all structures and symbols for CMSIS core:
  69:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****    - CMSIS version number
  70:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****    - Cortex-M core
  71:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****    - Cortex-M core Revision Number
  72:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   @{
  73:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****  */
  74:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
  75:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** /*  CMSIS CM4 definitions */
  76:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (0x02)                                                       /*!<
  77:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (0x10)                                                       /*!<
  78:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16) | __CM4_CMSIS_VERSION_SUB) /*!<
  79:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
  80:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define __CORTEX_M                (0x04)                                                       /*!<
  81:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
  82:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
  83:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #if   defined ( __CC_ARM )
  84:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
  85:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
  86:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
  87:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #elif defined ( __ICCARM__ )
  88:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   #define __ASM           __asm                                       /*!< asm keyword for IAR Comp
  89:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   #define __INLINE        inline                                      /*!< inline keyword for IAR C
  90:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
  91:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #elif defined ( __GNUC__ )
  92:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for GNU Comp
  93:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for GNU C
  94:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
  95:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #elif defined ( __TASKING__ )
  96:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for TASKING 
  97:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for TASKI
  98:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
  99:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #endif
 100:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 101:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** /*!< __FPU_USED to be checked prior to making use of FPU specific registers and functions */
 102:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #if defined ( __CC_ARM )
 103:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   #if defined __TARGET_FPU_VFP
 104:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****     #if (__FPU_PRESENT == 1)
 105:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****       #define __FPU_USED       1
 106:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****     #else
 107:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
 108:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****       #define __FPU_USED       0
 109:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****     #endif
 110:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   #else
 111:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****     #define __FPU_USED         0
 112:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   #endif
 113:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 114:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #elif defined ( __ICCARM__ )
 115:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   #if defined __ARMVFP__
 116:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****     #if (__FPU_PRESENT == 1)
 117:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****       #define __FPU_USED       1
 118:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****     #else
 119:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
 120:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****       #define __FPU_USED       0
 121:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****     #endif
 122:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   #else
 123:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****     #define __FPU_USED         0
 124:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   #endif
 125:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 126:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #elif defined ( __GNUC__ )
 127:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 128:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****     #if (__FPU_PRESENT == 1)
 129:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****       #define __FPU_USED       1
 130:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****     #else
 131:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
 132:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****       #define __FPU_USED       0
 133:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****     #endif
 134:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   #else
 135:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****     #define __FPU_USED         0
 136:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   #endif
 137:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 138:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #elif defined ( __TASKING__ )
 139:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****     /* add preprocessor checks to define __FPU_USED */
 140:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****     #define __FPU_USED         0
 141:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #endif
 142:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 143:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #include <stdint.h>                      /*!< standard types definitions                      */
 144:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #include <core_cmInstr.h>                /*!< Core Instruction Access                         */
 145:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #include <core_cmFunc.h>                 /*!< Core Function Access                            */
 146:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #include <core_cm4_simd.h>               /*!< Compiler specific SIMD Intrinsics               */
 147:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 148:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 149:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 150:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #ifndef __CMSIS_GENERIC
 151:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 152:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 153:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 154:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 155:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** /* check device defines and use defaults */
 156:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 157:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   #ifndef __CM4_REV
 158:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****     #define __CM4_REV               0x0000
 159:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 160:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   #endif
 161:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 162:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   #ifndef __FPU_PRESENT
 163:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****     #define __FPU_PRESENT             0
 164:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 165:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   #endif
 166:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 167:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   #ifndef __MPU_PRESENT
 168:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****     #define __MPU_PRESENT             0
 169:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 170:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   #endif
 171:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 172:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 173:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****     #define __NVIC_PRIO_BITS          4
 174:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 175:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   #endif
 176:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 177:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 178:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****     #define __Vendor_SysTickConfig    0
 179:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 180:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   #endif
 181:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #endif
 182:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 183:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 184:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #ifdef __cplusplus
 185:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   #define   __I     volatile             /*!< defines 'read only' permissions                 */
 186:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #else
 187:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   #define   __I     volatile const       /*!< defines 'read only' permissions                 */
 188:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #endif
 189:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define     __O     volatile             /*!< defines 'write only' permissions                */
 190:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define     __IO    volatile             /*!< defines 'read / write' permissions              */
 191:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 192:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** /*@} end of group CMSIS_core_definitions */
 193:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 194:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 195:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 196:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** /*******************************************************************************
 197:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****  *                 Register Abstraction
 198:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****  ******************************************************************************/
 199:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** /** \defgroup CMSIS_core_register CMSIS Core Register
 200:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   Core Register contain:
 201:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   - Core Register
 202:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   - Core NVIC Register
 203:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   - Core SCB Register
 204:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   - Core SysTick Register
 205:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   - Core Debug Register
 206:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   - Core MPU Register
 207:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   - Core FPU Register
 208:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** */
 209:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 210:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** /** \ingroup  CMSIS_core_register
 211:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****     \defgroup CMSIS_CORE CMSIS Core
 212:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   Type definitions for the Cortex-M Core Registers
 213:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   @{
 214:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****  */
 215:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 216:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** /** \brief  Union type to access the Application Program Status Register (APSR).
 217:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****  */
 218:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** typedef union
 219:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** {
 220:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   struct
 221:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   {
 222:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #if (__CORTEX_M != 0x04)
 223:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****     uint32_t _reserved0:27;              /*!< bit:  0..26  Reserved                           */
 224:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #else
 225:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved                           */
 226:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags        */
 227:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved                           */
 228:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #endif
 229:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag          */
 230:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag       */
 231:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag          */
 232:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag           */
 233:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag       */
 234:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access                  */
 235:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 236:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** } APSR_Type;
 237:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 238:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 239:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** /** \brief  Union type to access the Interrupt Program Status Register (IPSR).
 240:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****  */
 241:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** typedef union
 242:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** {
 243:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   struct
 244:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   {
 245:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number                   */
 246:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved                           */
 247:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access                  */
 248:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 249:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** } IPSR_Type;
 250:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 251:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 252:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** /** \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 253:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****  */
 254:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** typedef union
 255:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** {
 256:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   struct
 257:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   {
 258:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number                   */
 259:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #if (__CORTEX_M != 0x04)
 260:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****     uint32_t _reserved0:15;              /*!< bit:  9..23  Reserved                           */
 261:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #else
 262:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****     uint32_t _reserved0:7;               /*!< bit:  9..15  Reserved                           */
 263:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags        */
 264:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved                           */
 265:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #endif
 266:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0)          */
 267:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****     uint32_t IT:2;                       /*!< bit: 25..26  saved IT state   (read 0)          */
 268:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag          */
 269:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag       */
 270:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag          */
 271:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag           */
 272:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag       */
 273:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access                  */
 274:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 275:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** } xPSR_Type;
 276:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 277:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 278:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** /** \brief  Union type to access the Control Registers (CONTROL).
 279:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****  */
 280:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** typedef union
 281:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** {
 282:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   struct
 283:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   {
 284:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 285:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used                   */
 286:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag           */
 287:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved                           */
 288:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access                  */
 289:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 290:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** } CONTROL_Type;
 291:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 292:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** /*@} end of group CMSIS_CORE */
 293:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 294:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 295:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** /** \ingroup  CMSIS_core_register
 296:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****     \defgroup CMSIS_NVIC CMSIS NVIC
 297:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   Type definitions for the Cortex-M NVIC Registers
 298:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   @{
 299:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****  */
 300:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 301:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** /** \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 302:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****  */
 303:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** typedef struct
 304:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** {
 305:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   __IO uint32_t ISER[8];                 /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register   
 306:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****        uint32_t RESERVED0[24];
 307:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   __IO uint32_t ICER[8];                 /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 308:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****        uint32_t RSERVED1[24];
 309:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   __IO uint32_t ISPR[8];                 /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register  
 310:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****        uint32_t RESERVED2[24];
 311:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   __IO uint32_t ICPR[8];                 /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 312:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****        uint32_t RESERVED3[24];
 313:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   __IO uint32_t IABR[8];                 /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register   
 314:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****        uint32_t RESERVED4[56];
 315:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   __IO uint8_t  IP[240];                 /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 316:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****        uint32_t RESERVED5[644];
 317:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   __O  uint32_t STIR;                    /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 318:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** }  NVIC_Type;
 319:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 320:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 321:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0                                          /*!< STIR: I
 322:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL << NVIC_STIR_INTID_Pos)            /*!< STIR: I
 323:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 324:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** /*@} end of group CMSIS_NVIC */
 325:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 326:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 327:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** /** \ingroup  CMSIS_core_register
 328:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****     \defgroup CMSIS_SCB CMSIS SCB
 329:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   Type definitions for the Cortex-M System Control Block Registers
 330:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   @{
 331:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****  */
 332:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 333:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** /** \brief  Structure type to access the System Control Block (SCB).
 334:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****  */
 335:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** typedef struct
 336:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** {
 337:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   __I  uint32_t CPUID;                   /*!< Offset: 0x000 (R/ )  CPUID Base Register             
 338:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   __IO uint32_t ICSR;                    /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 339:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   __IO uint32_t VTOR;                    /*!< Offset: 0x008 (R/W)  Vector Table Offset Register    
 340:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   __IO uint32_t AIRCR;                   /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 341:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   __IO uint32_t SCR;                     /*!< Offset: 0x010 (R/W)  System Control Register         
 342:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   __IO uint32_t CCR;                     /*!< Offset: 0x014 (R/W)  Configuration Control Register  
 343:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   __IO uint8_t  SHP[12];                 /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 344:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   __IO uint32_t SHCSR;                   /*!< Offset: 0x024 (R/W)  System Handler Control and State
 345:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   __IO uint32_t CFSR;                    /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 346:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   __IO uint32_t HFSR;                    /*!< Offset: 0x02C (R/W)  HardFault Status Register       
 347:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   __IO uint32_t DFSR;                    /*!< Offset: 0x030 (R/W)  Debug Fault Status Register     
 348:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   __IO uint32_t MMFAR;                   /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 349:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   __IO uint32_t BFAR;                    /*!< Offset: 0x038 (R/W)  BusFault Address Register       
 350:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   __IO uint32_t AFSR;                    /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 351:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   __I  uint32_t PFR[2];                  /*!< Offset: 0x040 (R/ )  Processor Feature Register      
 352:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   __I  uint32_t DFR;                     /*!< Offset: 0x048 (R/ )  Debug Feature Register          
 353:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   __I  uint32_t ADR;                     /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register      
 354:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   __I  uint32_t MMFR[4];                 /*!< Offset: 0x050 (R/ )  Memory Model Feature Register   
 355:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   __I  uint32_t ISAR[5];                 /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 356:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****        uint32_t RESERVED0[5];
 357:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   __IO uint32_t CPACR;                   /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 358:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** } SCB_Type;
 359:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 360:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** /* SCB CPUID Register Definitions */
 361:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24                                             /*!< SCB 
 362:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 363:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 364:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20                                             /*!< SCB 
 365:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 366:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 367:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16                                             /*!< SCB 
 368:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 369:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 370:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4                                             /*!< SCB 
 371:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 372:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 373:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0                                             /*!< SCB 
 374:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL << SCB_CPUID_REVISION_Pos)              /*!< SCB 
 375:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 376:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 377:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31                                             /*!< SCB 
 378:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 379:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 380:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28                                             /*!< SCB 
 381:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 382:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 383:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27                                             /*!< SCB 
 384:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 385:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 386:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26                                             /*!< SCB 
 387:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 388:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 389:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25                                             /*!< SCB 
 390:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 391:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 392:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23                                             /*!< SCB 
 393:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 394:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 395:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22                                             /*!< SCB 
 396:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 397:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 398:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12                                             /*!< SCB 
 399:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 400:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 401:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11                                             /*!< SCB 
 402:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 403:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 404:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0                                             /*!< SCB 
 405:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL << SCB_ICSR_VECTACTIVE_Pos)           /*!< SCB 
 406:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 407:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 408:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7                                             /*!< SCB 
 409:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 410:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 411:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 412:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16                                             /*!< SCB 
 413:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 414:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 415:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16                                             /*!< SCB 
 416:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 417:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 418:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15                                             /*!< SCB 
 419:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 420:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 421:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8                                             /*!< SCB 
 422:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 423:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 424:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2                                             /*!< SCB 
 425:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 426:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 427:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1                                             /*!< SCB 
 428:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 429:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 430:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0                                             /*!< SCB 
 431:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL << SCB_AIRCR_VECTRESET_Pos)               /*!< SCB 
 432:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 433:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** /* SCB System Control Register Definitions */
 434:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4                                             /*!< SCB 
 435:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 436:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 437:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2                                             /*!< SCB 
 438:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 439:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 440:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1                                             /*!< SCB 
 441:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 442:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 443:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** /* SCB Configuration Control Register Definitions */
 444:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9                                             /*!< SCB 
 445:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 446:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 447:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8                                             /*!< SCB 
 448:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 449:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 450:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4                                             /*!< SCB 
 451:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 452:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 453:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3                                             /*!< SCB 
 454:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 455:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 456:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1                                             /*!< SCB 
 457:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 458:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 459:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0                                             /*!< SCB 
 460:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL << SCB_CCR_NONBASETHRDENA_Pos)            /*!< SCB 
 461:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 462:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 463:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18                                             /*!< SCB 
 464:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 465:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 466:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17                                             /*!< SCB 
 467:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 468:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 469:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16                                             /*!< SCB 
 470:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 471:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 472:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15                                             /*!< SCB 
 473:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 474:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 475:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14                                             /*!< SCB 
 476:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 477:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 478:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13                                             /*!< SCB 
 479:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 480:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 481:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12                                             /*!< SCB 
 482:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 483:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 484:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11                                             /*!< SCB 
 485:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 486:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 487:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10                                             /*!< SCB 
 488:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 489:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 490:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8                                             /*!< SCB 
 491:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 492:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 493:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7                                             /*!< SCB 
 494:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 495:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 496:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3                                             /*!< SCB 
 497:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 498:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 499:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1                                             /*!< SCB 
 500:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 501:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 502:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0                                             /*!< SCB 
 503:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL << SCB_SHCSR_MEMFAULTACT_Pos)             /*!< SCB 
 504:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 505:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** /* SCB Configurable Fault Status Registers Definitions */
 506:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16                                             /*!< SCB 
 507:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 508:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 509:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8                                             /*!< SCB 
 510:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 511:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 512:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0                                             /*!< SCB 
 513:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL << SCB_CFSR_MEMFAULTSR_Pos)            /*!< SCB 
 514:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 515:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** /* SCB Hard Fault Status Registers Definitions */
 516:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31                                             /*!< SCB 
 517:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 518:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 519:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30                                             /*!< SCB 
 520:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 521:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 522:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1                                             /*!< SCB 
 523:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 524:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 525:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 526:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4                                             /*!< SCB 
 527:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 528:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 529:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3                                             /*!< SCB 
 530:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 531:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 532:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2                                             /*!< SCB 
 533:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 534:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 535:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1                                             /*!< SCB 
 536:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 537:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 538:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0                                             /*!< SCB 
 539:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL << SCB_DFSR_HALTED_Pos)                   /*!< SCB 
 540:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 541:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** /*@} end of group CMSIS_SCB */
 542:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 543:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 544:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** /** \ingroup  CMSIS_core_register
 545:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****     \defgroup CMSIS_SCnSCB CMSIS System Control and ID Register not in the SCB
 546:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   Type definitions for the Cortex-M System Control and ID Register not in the SCB
 547:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   @{
 548:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****  */
 549:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 550:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** /** \brief  Structure type to access the System Control and ID Register not in the SCB.
 551:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****  */
 552:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** typedef struct
 553:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** {
 554:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****        uint32_t RESERVED0[1];
 555:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   __I  uint32_t ICTR;                    /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 556:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   __IO uint32_t ACTLR;                   /*!< Offset: 0x008 (R/W)  Auxiliary Control Register      
 557:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** } SCnSCB_Type;
 558:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 559:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 560:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0                                          /*!< ICTR: I
 561:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL << SCnSCB_ICTR_INTLINESNUM_Pos)      /*!< ICTR: I
 562:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 563:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** /* Auxiliary Control Register Definitions */
 564:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9                                          /*!< ACTLR: 
 565:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 566:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 567:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8                                          /*!< ACTLR: 
 568:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 569:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 570:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2                                          /*!< ACTLR: 
 571:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 572:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 573:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1                                          /*!< ACTLR: 
 574:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 575:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 576:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0                                          /*!< ACTLR: 
 577:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL << SCnSCB_ACTLR_DISMCYCINT_Pos)        /*!< ACTLR: 
 578:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 579:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 580:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 581:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 582:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** /** \ingroup  CMSIS_core_register
 583:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****     \defgroup CMSIS_SysTick CMSIS SysTick
 584:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   Type definitions for the Cortex-M System Timer Registers
 585:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   @{
 586:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****  */
 587:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 588:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** /** \brief  Structure type to access the System Timer (SysTick).
 589:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****  */
 590:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** typedef struct
 591:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** {
 592:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   __IO uint32_t CTRL;                    /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 593:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   __IO uint32_t LOAD;                    /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register   
 594:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   __IO uint32_t VAL;                     /*!< Offset: 0x008 (R/W)  SysTick Current Value Register  
 595:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   __I  uint32_t CALIB;                   /*!< Offset: 0x00C (R/ )  SysTick Calibration Register    
 596:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** } SysTick_Type;
 597:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 598:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** /* SysTick Control / Status Register Definitions */
 599:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16                                             /*!< SysT
 600:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 601:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 602:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2                                             /*!< SysT
 603:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 604:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 605:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1                                             /*!< SysT
 606:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 607:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 608:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0                                             /*!< SysT
 609:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL << SysTick_CTRL_ENABLE_Pos)               /*!< SysT
 610:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 611:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** /* SysTick Reload Register Definitions */
 612:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0                                             /*!< SysT
 613:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL << SysTick_LOAD_RELOAD_Pos)        /*!< SysT
 614:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 615:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** /* SysTick Current Register Definitions */
 616:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0                                             /*!< SysT
 617:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL << SysTick_VAL_CURRENT_Pos)        /*!< SysT
 618:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 619:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** /* SysTick Calibration Register Definitions */
 620:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31                                             /*!< SysT
 621:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 622:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 623:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30                                             /*!< SysT
 624:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 625:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 626:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0                                             /*!< SysT
 627:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL << SysTick_VAL_CURRENT_Pos)        /*!< SysT
 628:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 629:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** /*@} end of group CMSIS_SysTick */
 630:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 631:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 632:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** /** \ingroup  CMSIS_core_register
 633:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****     \defgroup CMSIS_ITM CMSIS ITM
 634:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   Type definitions for the Cortex-M Instrumentation Trace Macrocell (ITM)
 635:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   @{
 636:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****  */
 637:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 638:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** /** \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 639:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****  */
 640:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** typedef struct
 641:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** {
 642:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   __O  union
 643:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   {
 644:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****     __O  uint8_t    u8;                  /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit         
 645:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****     __O  uint16_t   u16;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit        
 646:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****     __O  uint32_t   u32;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit        
 647:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   }  PORT [32];                          /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers     
 648:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****        uint32_t RESERVED0[864];
 649:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   __IO uint32_t TER;                     /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register       
 650:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****        uint32_t RESERVED1[15];
 651:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   __IO uint32_t TPR;                     /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register    
 652:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****        uint32_t RESERVED2[15];
 653:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   __IO uint32_t TCR;                     /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register      
 654:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** } ITM_Type;
 655:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 656:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 657:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0                                          /*!< ITM TPR
 658:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFUL << ITM_TPR_PRIVMASK_Pos)             /*!< ITM TPR
 659:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 660:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** /* ITM Trace Control Register Definitions */
 661:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23                                          /*!< ITM TCR
 662:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                   /*!< ITM TCR
 663:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 664:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16                                          /*!< ITM TCR
 665:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)          /*!< ITM TCR
 666:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 667:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10                                          /*!< ITM TCR
 668:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                /*!< ITM TCR
 669:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 670:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8                                          /*!< ITM TCR
 671:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)             /*!< ITM TCR
 672:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 673:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4                                          /*!< ITM TCR
 674:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                 /*!< ITM TCR
 675:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 676:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define ITM_TCR_TXENA_Pos                   3                                          /*!< ITM TCR
 677:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define ITM_TCR_TXENA_Msk                  (1UL << ITM_TCR_TXENA_Pos)                  /*!< ITM TCR
 678:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 679:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2                                          /*!< ITM TCR
 680:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                /*!< ITM TCR
 681:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 682:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1                                          /*!< ITM TCR
 683:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                  /*!< ITM TCR
 684:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 685:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0                                          /*!< ITM TCR
 686:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL << ITM_TCR_ITMENA_Pos)                 /*!< ITM TCR
 687:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 688:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 689:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 690:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 691:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #if (__MPU_PRESENT == 1)
 692:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** /** \ingroup  CMSIS_core_register
 693:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****     \defgroup CMSIS_MPU CMSIS MPU
 694:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   Type definitions for the Cortex-M Memory Protection Unit (MPU)
 695:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   @{
 696:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****  */
 697:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 698:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** /** \brief  Structure type to access the Memory Protection Unit (MPU).
 699:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****  */
 700:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** typedef struct
 701:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** {
 702:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   __I  uint32_t TYPE;                    /*!< Offset: 0x000 (R/ )  MPU Type Register               
 703:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   __IO uint32_t CTRL;                    /*!< Offset: 0x004 (R/W)  MPU Control Register            
 704:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   __IO uint32_t RNR;                     /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register      
 705:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   __IO uint32_t RBAR;                    /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
 706:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   __IO uint32_t RASR;                    /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
 707:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   __IO uint32_t RBAR_A1;                 /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
 708:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   __IO uint32_t RASR_A1;                 /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
 709:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   __IO uint32_t RBAR_A2;                 /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
 710:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   __IO uint32_t RASR_A2;                 /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
 711:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   __IO uint32_t RBAR_A3;                 /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
 712:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   __IO uint32_t RASR_A3;                 /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
 713:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** } MPU_Type;
 714:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 715:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** /* MPU Type Register */
 716:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16                                             /*!< MPU 
 717:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
 718:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 719:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8                                             /*!< MPU 
 720:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
 721:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 722:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0                                             /*!< MPU 
 723:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL << MPU_TYPE_SEPARATE_Pos)                 /*!< MPU 
 724:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 725:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** /* MPU Control Register */
 726:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2                                             /*!< MPU 
 727:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
 728:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 729:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1                                             /*!< MPU 
 730:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
 731:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 732:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0                                             /*!< MPU 
 733:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL << MPU_CTRL_ENABLE_Pos)                   /*!< MPU 
 734:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 735:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** /* MPU Region Number Register */
 736:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define MPU_RNR_REGION_Pos                  0                                             /*!< MPU 
 737:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL << MPU_RNR_REGION_Pos)                 /*!< MPU 
 738:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 739:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** /* MPU Region Base Address Register */
 740:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5                                             /*!< MPU 
 741:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
 742:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 743:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4                                             /*!< MPU 
 744:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
 745:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 746:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0                                             /*!< MPU 
 747:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL << MPU_RBAR_REGION_Pos)                 /*!< MPU 
 748:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 749:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** /* MPU Region Attribute and Size Register */
 750:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16                                             /*!< MPU 
 751:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
 752:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 753:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define MPU_RASR_SRD_Pos                    8                                             /*!< MPU 
 754:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
 755:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 756:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1                                             /*!< MPU 
 757:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
 758:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 759:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0                                             /*!< MPU 
 760:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL << MPU_RASR_ENABLE_Pos)                   /*!< MPU 
 761:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 762:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** /*@} end of group CMSIS_MPU */
 763:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #endif
 764:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 765:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 766:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #if (__FPU_PRESENT == 1)
 767:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** /** \ingroup  CMSIS_core_register
 768:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****     \defgroup CMSIS_FPU CMSIS FPU
 769:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   Type definitions for the Cortex-M Floating Point Unit (FPU)
 770:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   @{
 771:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****  */
 772:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 773:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** /** \brief  Structure type to access the Floating Point Unit (FPU).
 774:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****  */
 775:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** typedef struct
 776:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** {
 777:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****        uint32_t RESERVED0[1];
 778:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   __IO uint32_t FPCCR;                   /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
 779:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   __IO uint32_t FPCAR;                   /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
 780:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   __IO uint32_t FPDSCR;                  /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
 781:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   __I  uint32_t MVFR0;                   /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
 782:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   __I  uint32_t MVFR1;                   /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
 783:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** } FPU_Type;
 784:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 785:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** /* Floating-Point Context Control Register */
 786:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31                                             /*!< FPCC
 787:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
 788:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 789:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30                                             /*!< FPCC
 790:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
 791:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 792:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8                                             /*!< FPCC
 793:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
 794:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 795:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6                                             /*!< FPCC
 796:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
 797:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 798:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5                                             /*!< FPCC
 799:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
 800:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 801:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4                                             /*!< FPCC
 802:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
 803:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 804:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3                                             /*!< FPCC
 805:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
 806:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 807:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1                                             /*!< FPCC
 808:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
 809:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 810:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0                                             /*!< FPCC
 811:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL << FPU_FPCCR_LSPACT_Pos)                  /*!< FPCC
 812:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 813:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** /* Floating-Point Context Address Register */
 814:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3                                             /*!< FPCA
 815:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
 816:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 817:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** /* Floating-Point Default Status Control Register */
 818:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26                                             /*!< FPDS
 819:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
 820:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 821:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25                                             /*!< FPDS
 822:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
 823:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 824:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24                                             /*!< FPDS
 825:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
 826:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 827:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22                                             /*!< FPDS
 828:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
 829:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 830:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** /* Media and FP Feature Register 0 */
 831:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28                                             /*!< MVFR
 832:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
 833:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 834:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24                                             /*!< MVFR
 835:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
 836:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 837:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20                                             /*!< MVFR
 838:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
 839:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 840:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16                                             /*!< MVFR
 841:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
 842:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 843:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12                                             /*!< MVFR
 844:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
 845:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 846:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8                                             /*!< MVFR
 847:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
 848:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 849:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4                                             /*!< MVFR
 850:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
 851:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 852:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0                                             /*!< MVFR
 853:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL << FPU_MVFR0_A_SIMD_registers_Pos)      /*!< MVFR
 854:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 855:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** /* Media and FP Feature Register 1 */
 856:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28                                             /*!< MVFR
 857:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
 858:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 859:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24                                             /*!< MVFR
 860:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
 861:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 862:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4                                             /*!< MVFR
 863:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
 864:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 865:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0                                             /*!< MVFR
 866:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL << FPU_MVFR1_FtZ_mode_Pos)              /*!< MVFR
 867:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 868:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** /*@} end of group CMSIS_FPU */
 869:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #endif
 870:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 871:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 872:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** /** \ingroup  CMSIS_core_register
 873:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****     \defgroup CMSIS_CoreDebug CMSIS Core Debug
 874:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   Type definitions for the Cortex-M Core Debug Registers
 875:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   @{
 876:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****  */
 877:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 878:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** /** \brief  Structure type to access the Core Debug Register (CoreDebug).
 879:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****  */
 880:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** typedef struct
 881:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** {
 882:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   __IO uint32_t DHCSR;                   /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
 883:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   __O  uint32_t DCRSR;                   /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
 884:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   __IO uint32_t DCRDR;                   /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
 885:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   __IO uint32_t DEMCR;                   /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
 886:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** } CoreDebug_Type;
 887:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 888:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** /* Debug Halting Control and Status Register */
 889:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16                                             /*!< Core
 890:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
 891:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 892:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25                                             /*!< Core
 893:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
 894:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 895:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24                                             /*!< Core
 896:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
 897:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 898:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19                                             /*!< Core
 899:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
 900:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 901:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18                                             /*!< Core
 902:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
 903:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 904:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17                                             /*!< Core
 905:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
 906:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 907:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16                                             /*!< Core
 908:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
 909:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 910:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5                                             /*!< Core
 911:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
 912:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 913:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3                                             /*!< Core
 914:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
 915:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 916:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2                                             /*!< Core
 917:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
 918:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 919:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1                                             /*!< Core
 920:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
 921:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 922:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0                                             /*!< Core
 923:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL << CoreDebug_DHCSR_C_DEBUGEN_Pos)         /*!< Core
 924:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 925:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** /* Debug Core Register Selector Register */
 926:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16                                             /*!< Core
 927:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
 928:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 929:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0                                             /*!< Core
 930:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL << CoreDebug_DCRSR_REGSEL_Pos)         /*!< Core
 931:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 932:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** /* Debug Exception and Monitor Control Register */
 933:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24                                             /*!< Core
 934:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
 935:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 936:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19                                             /*!< Core
 937:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
 938:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 939:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18                                             /*!< Core
 940:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
 941:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 942:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17                                             /*!< Core
 943:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
 944:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 945:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16                                             /*!< Core
 946:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
 947:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 948:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10                                             /*!< Core
 949:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
 950:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 951:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9                                             /*!< Core
 952:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
 953:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 954:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8                                             /*!< Core
 955:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
 956:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 957:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7                                             /*!< Core
 958:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
 959:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 960:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6                                             /*!< Core
 961:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
 962:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 963:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5                                             /*!< Core
 964:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
 965:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 966:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4                                             /*!< Core
 967:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
 968:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 969:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0                                             /*!< Core
 970:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL << CoreDebug_DEMCR_VC_CORERESET_Pos)      /*!< Core
 971:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 972:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
 973:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 974:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 975:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** /** \ingroup  CMSIS_core_register
 976:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   @{
 977:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****  */
 978:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 979:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** /* Memory mapping of Cortex-M4 Hardware */
 980:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
 981:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address        
 982:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
 983:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address    
 984:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address       
 985:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
 986:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 987:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
 988:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
 989:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
 990:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
 991:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
 992:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
 993:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 994:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #if (__MPU_PRESENT == 1)
 995:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit  
 996:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit  
 997:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #endif
 998:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
 999:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #if (__FPU_PRESENT == 1)
1000:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   #define FPU_BASE          (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit     
1001:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   #define FPU               ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit     
1002:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #endif
1003:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
1004:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** /*@} */
1005:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
1006:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
1007:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
1008:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** /*******************************************************************************
1009:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****  *                Hardware Abstraction Layer
1010:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****  ******************************************************************************/
1011:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** /** \defgroup CMSIS_Core_FunctionInterface CMSIS Core Function Interface
1012:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   Core Function Interface contains:
1013:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   - Core NVIC Functions
1014:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   - Core SysTick Functions
1015:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   - Core Debug Functions
1016:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   - Core Register Access Functions
1017:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** */
1018:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
1019:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
1020:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
1021:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1022:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** /** \ingroup  CMSIS_Core_FunctionInterface
1023:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****     \defgroup CMSIS_Core_NVICFunctions CMSIS Core NVIC Functions
1024:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   @{
1025:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****  */
1026:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
1027:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** /** \brief  Set Priority Grouping
1028:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
1029:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   This function sets the priority grouping field using the required unlock sequence.
1030:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1031:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   Only values from 0..7 are used.
1032:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   In case of a conflict between priority grouping and available
1033:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
1034:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
1035:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****     \param [in]      PriorityGroup  Priority grouping field
1036:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****  */
1037:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** static __INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1038:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** {
1039:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   uint32_t reg_value;
1040:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 a
1041:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
1042:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1043:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to chan
1044:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   reg_value  =  (reg_value                                 |
1045:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****                 ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
1046:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****                 (PriorityGroupTmp << 8));                                     /* Insert write key a
1047:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   SCB->AIRCR =  reg_value;
1048:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** }
1049:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
1050:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
1051:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** /** \brief  Get Priority Grouping
1052:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
1053:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   This function gets the priority grouping from NVIC Interrupt Controller.
1054:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   Priority grouping is SCB->AIRCR [10:8] PRIGROUP field.
1055:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
1056:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****     \return                Priority grouping field
1057:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****  */
1058:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** static __INLINE uint32_t NVIC_GetPriorityGrouping(void)
1059:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** {
1060:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   return ((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos);   /* read priority grou
1061:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** }
1062:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
1063:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
1064:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** /** \brief  Enable External Interrupt
1065:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
1066:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****     This function enables a device specific interrupt in the NVIC interrupt controller.
1067:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****     The interrupt number cannot be a negative value.
1068:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
1069:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****     \param [in]      IRQn  Number of the external interrupt to enable
1070:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****  */
1071:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
1072:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** {
1073:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** /*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
1074:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32
 249              		.loc 2 1074 0
 250 00f4 4FF08042 		mov	r2, #1073741824
 251 00f8 344B     		ldr	r3, .L20
 252 00fa 1A60     		str	r2, [r3]
 253              	.LBE11:
 254              	.LBE10:
  94:../src/main.c **** 	NVIC_EnableIRQ(TIM4_IRQn);
  95:../src/main.c **** 
  96:../src/main.c **** 	//25Hz meren 200-1 50Hz 100-1 100Hz 50-1
  97:../src/main.c **** 	TIM_TimeBaseStructure.TIM_Period = 2048 - 1; //336
 255              		.loc 1 97 0
 256 00fc 40F2FF73 		movw	r3, #2047
 257 0100 0893     		str	r3, [sp, #32]
  98:../src/main.c **** 	TIM_TimeBaseStructure.TIM_Prescaler = 1 - 1;
 258              		.loc 1 98 0
 259 0102 0025     		movs	r5, #0
 260 0104 ADF81C50 		strh	r5, [sp, #28]	@ movhi
  99:../src/main.c **** 	TIM_TimeBaseStructure.TIM_ClockDivision = 0;
 261              		.loc 1 99 0
 262 0108 ADF82450 		strh	r5, [sp, #36]	@ movhi
 100:../src/main.c **** 	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
 263              		.loc 1 100 0
 264 010c ADF81E50 		strh	r5, [sp, #30]	@ movhi
 101:../src/main.c **** 
 102:../src/main.c **** 	TIM_TimeBaseInit(TIM4, &TIM_TimeBaseStructure);
 265              		.loc 1 102 0
 266 0110 2F4C     		ldr	r4, .L20+4
 267 0112 2046     		mov	r0, r4
 268 0114 07A9     		add	r1, sp, #28
 269 0116 FFF7FEFF 		bl	TIM_TimeBaseInit
 270              	.LVL14:
 103:../src/main.c **** 
 104:../src/main.c **** 	TIM_OCInitTypeDef TIM_OCInitStructure;
 105:../src/main.c **** 	TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM1;
 271              		.loc 1 105 0
 272 011a 6023     		movs	r3, #96
 273 011c ADF80830 		strh	r3, [sp, #8]	@ movhi
 106:../src/main.c **** 	TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable;
 274              		.loc 1 106 0
 275 0120 0126     		movs	r6, #1
 276 0122 ADF80A60 		strh	r6, [sp, #10]	@ movhi
 107:../src/main.c **** 	TIM_OCInitStructure.TIM_Pulse = 512;
 277              		.loc 1 107 0
 278 0126 4FF40073 		mov	r3, #512
 279 012a 0493     		str	r3, [sp, #16]
 108:../src/main.c **** 	TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_High;
 280              		.loc 1 108 0
 281 012c ADF81450 		strh	r5, [sp, #20]	@ movhi
 109:../src/main.c **** 	TIM_OC1Init(TIM4, &TIM_OCInitStructure);
 282              		.loc 1 109 0
 283 0130 2046     		mov	r0, r4
 284 0132 02A9     		add	r1, sp, #8
 285 0134 FFF7FEFF 		bl	TIM_OC1Init
 286              	.LVL15:
 110:../src/main.c **** 	TIM_OC1PreloadConfig(TIM4, TIM_OCPreload_Enable);
 287              		.loc 1 110 0
 288 0138 2046     		mov	r0, r4
 289 013a 0821     		movs	r1, #8
 290 013c FFF7FEFF 		bl	TIM_OC1PreloadConfig
 291              	.LVL16:
 111:../src/main.c **** 
 112:../src/main.c **** 	TIM_OCInitStructure.TIM_Pulse = 1024;
 292              		.loc 1 112 0
 293 0140 4FF48063 		mov	r3, #1024
 294 0144 0493     		str	r3, [sp, #16]
 113:../src/main.c **** 	TIM_OC2Init(TIM4, &TIM_OCInitStructure);
 295              		.loc 1 113 0
 296 0146 2046     		mov	r0, r4
 297 0148 02A9     		add	r1, sp, #8
 298 014a FFF7FEFF 		bl	TIM_OC2Init
 299              	.LVL17:
 114:../src/main.c **** 	TIM_OC2PreloadConfig(TIM4, TIM_OCPreload_Enable);
 300              		.loc 1 114 0
 301 014e 2046     		mov	r0, r4
 302 0150 0821     		movs	r1, #8
 303 0152 FFF7FEFF 		bl	TIM_OC2PreloadConfig
 304              	.LVL18:
 115:../src/main.c **** 
 116:../src/main.c **** 	TIM_OCInitStructure.TIM_Pulse = 1536;
 305              		.loc 1 116 0
 306 0156 4FF4C063 		mov	r3, #1536
 307 015a 0493     		str	r3, [sp, #16]
 117:../src/main.c **** 	TIM_OC3Init(TIM4, &TIM_OCInitStructure);
 308              		.loc 1 117 0
 309 015c 2046     		mov	r0, r4
 310 015e 02A9     		add	r1, sp, #8
 311 0160 FFF7FEFF 		bl	TIM_OC3Init
 312              	.LVL19:
 118:../src/main.c **** 	TIM_OC3PreloadConfig(TIM4, TIM_OCPreload_Enable);
 313              		.loc 1 118 0
 314 0164 2046     		mov	r0, r4
 315 0166 0821     		movs	r1, #8
 316 0168 FFF7FEFF 		bl	TIM_OC3PreloadConfig
 317              	.LVL20:
 119:../src/main.c **** 
 120:../src/main.c **** 	TIM_ARRPreloadConfig(TIM4, ENABLE);
 318              		.loc 1 120 0
 319 016c 2046     		mov	r0, r4
 320 016e 3146     		mov	r1, r6
 321 0170 FFF7FEFF 		bl	TIM_ARRPreloadConfig
 322              	.LVL21:
 121:../src/main.c **** 
 122:../src/main.c **** 
 123:../src/main.c **** 
 124:../src/main.c **** 	GPIO_InitTypeDef GPIO_InitStructure;
 125:../src/main.c **** 	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_6 | GPIO_Pin_7 | GPIO_Pin_8;
 323              		.loc 1 125 0
 324 0174 4FF4E073 		mov	r3, #448
 325 0178 0093     		str	r3, [sp]
 126:../src/main.c **** 	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
 326              		.loc 1 126 0
 327 017a 0227     		movs	r7, #2
 328 017c 8DF80470 		strb	r7, [sp, #4]
 127:../src/main.c **** 	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 329              		.loc 1 127 0
 330 0180 8DF80650 		strb	r5, [sp, #6]
 128:../src/main.c **** 	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz;
 331              		.loc 1 128 0
 332 0184 0323     		movs	r3, #3
 333 0186 8DF80530 		strb	r3, [sp, #5]
 129:../src/main.c **** 	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
 334              		.loc 1 129 0
 335 018a 8DF80750 		strb	r5, [sp, #7]
 130:../src/main.c **** 	GPIO_Init(GPIOB, &GPIO_InitStructure);
 336              		.loc 1 130 0
 337 018e 05F18045 		add	r5, r5, #1073741824
 338 0192 05F50135 		add	r5, r5, #132096
 339 0196 2846     		mov	r0, r5
 340 0198 6946     		mov	r1, sp
 341 019a FFF7FEFF 		bl	GPIO_Init
 342              	.LVL22:
 131:../src/main.c **** 
 132:../src/main.c **** 	GPIO_PinAFConfig(GPIOB, GPIO_PinSource6, GPIO_AF_TIM4);
 343              		.loc 1 132 0
 344 019e 2846     		mov	r0, r5
 345 01a0 0621     		movs	r1, #6
 346 01a2 3A46     		mov	r2, r7
 347 01a4 FFF7FEFF 		bl	GPIO_PinAFConfig
 348              	.LVL23:
 133:../src/main.c **** 	GPIO_PinAFConfig(GPIOB, GPIO_PinSource7, GPIO_AF_TIM4);
 349              		.loc 1 133 0
 350 01a8 2846     		mov	r0, r5
 351 01aa 0721     		movs	r1, #7
 352 01ac 3A46     		mov	r2, r7
 353 01ae FFF7FEFF 		bl	GPIO_PinAFConfig
 354              	.LVL24:
 134:../src/main.c **** 	GPIO_PinAFConfig(GPIOB, GPIO_PinSource8, GPIO_AF_TIM4);
 355              		.loc 1 134 0
 356 01b2 2846     		mov	r0, r5
 357 01b4 0821     		movs	r1, #8
 358 01b6 3A46     		mov	r2, r7
 359 01b8 FFF7FEFF 		bl	GPIO_PinAFConfig
 360              	.LVL25:
 135:../src/main.c **** 
 136:../src/main.c **** 	TIM4->DIER = TIM_DIER_UIE;  // povolen preruen
 361              		.loc 1 136 0
 362 01bc A681     		strh	r6, [r4, #12]	@ movhi
 137:../src/main.c **** 
 138:../src/main.c **** 	TIM_Cmd(TIM4, ENABLE);
 363              		.loc 1 138 0
 364 01be 2046     		mov	r0, r4
 365 01c0 3146     		mov	r1, r6
 366 01c2 FFF7FEFF 		bl	TIM_Cmd
 367              	.LVL26:
 139:../src/main.c **** }
 368              		.loc 1 139 0
 369 01c6 0BB0     		add	sp, sp, #44
 370              		@ sp needed
 371 01c8 F0BD     		pop	{r4, r5, r6, r7, pc}
 372              	.L21:
 373 01ca 00BF     		.align	2
 374              	.L20:
 375 01cc 00E100E0 		.word	-536813312
 376 01d0 00080040 		.word	1073743872
 377              		.cfi_endproc
 378              	.LFE114:
 380              		.align	2
 381              		.global	main
 382              		.thumb
 383              		.thumb_func
 385              	main:
 386              	.LFB110:
  19:../src/main.c **** int main(void) {
 387              		.loc 1 19 0
 388              		.cfi_startproc
 389              		@ args = 0, pretend = 0, frame = 0
 390              		@ frame_needed = 0, uses_anonymous_args = 0
 391 01d4 38B5     		push	{r3, r4, r5, lr}
 392              		.cfi_def_cfa_offset 16
 393              		.cfi_offset 3, -16
 394              		.cfi_offset 4, -12
 395              		.cfi_offset 5, -8
 396              		.cfi_offset 14, -4
  20:../src/main.c **** 	SysTick_Config(SystemCoreClock / 1000);
 397              		.loc 1 20 0
 398 01d6 1B4B     		ldr	r3, .L24
 399 01d8 1A68     		ldr	r2, [r3]
 400 01da 1B4B     		ldr	r3, .L24+4
 401 01dc A3FB0212 		umull	r1, r2, r3, r2
 402              	.LVL27:
 403              	.LBB12:
 404              	.LBB13:
1075:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** }
1076:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
1077:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
1078:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** /** \brief  Disable External Interrupt
1079:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
1080:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****     This function disables a device specific interrupt in the NVIC interrupt controller.
1081:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****     The interrupt number cannot be a negative value.
1082:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
1083:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****     \param [in]      IRQn  Number of the external interrupt to disable
1084:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****  */
1085:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
1086:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** {
1087:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
1088:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** }
1089:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
1090:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
1091:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** /** \brief  Get Pending Interrupt
1092:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
1093:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****     This function reads the pending register in the NVIC and returns the pending bit
1094:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****     for the specified interrupt.
1095:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
1096:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****     \param [in]      IRQn  Number of the interrupt for get pending
1097:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****     \return             0  Interrupt status is not pending
1098:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****     \return             1  Interrupt status is pending
1099:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****  */
1100:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** static __INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)
1101:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** {
1102:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   return((uint32_t) ((NVIC->ISPR[(uint32_t)(IRQn) >> 5] & (1 << ((uint32_t)(IRQn) & 0x1F)))?1:0)); 
1103:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** }
1104:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
1105:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
1106:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** /** \brief  Set Pending Interrupt
1107:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
1108:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****     This function sets the pending bit for the specified interrupt.
1109:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****     The interrupt number cannot be a negative value.
1110:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
1111:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****     \param [in]      IRQn  Number of the interrupt for set pending
1112:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****  */
1113:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** static __INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)
1114:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** {
1115:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   NVIC->ISPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* set interrupt pending 
1116:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** }
1117:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
1118:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
1119:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** /** \brief  Clear Pending Interrupt
1120:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
1121:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****     This function clears the pending bit for the specified interrupt.
1122:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****     The interrupt number cannot be a negative value.
1123:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
1124:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****     \param [in]      IRQn  Number of the interrupt for clear pending
1125:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****  */
1126:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1127:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** {
1128:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrup
1129:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** }
1130:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
1131:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
1132:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** /** \brief  Get Active Interrupt
1133:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
1134:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****     This function reads the active register in NVIC and returns the active bit.
1135:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****     \param [in]      IRQn  Number of the interrupt for get active
1136:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****     \return             0  Interrupt status is not active
1137:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****     \return             1  Interrupt status is active
1138:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****  */
1139:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** static __INLINE uint32_t NVIC_GetActive(IRQn_Type IRQn)
1140:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** {
1141:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   return((uint32_t)((NVIC->IABR[(uint32_t)(IRQn) >> 5] & (1 << ((uint32_t)(IRQn) & 0x1F)))?1:0)); /
1142:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** }
1143:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
1144:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
1145:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** /** \brief  Set Interrupt Priority
1146:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
1147:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****     This function sets the priority for the specified interrupt. The interrupt
1148:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****     number can be positive to specify an external (device specific)
1149:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****     interrupt, or negative to specify an internal (core) interrupt.
1150:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
1151:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****     Note: The priority cannot be set for every core interrupt.
1152:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
1153:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****     \param [in]      IRQn  Number of the interrupt for set priority
1154:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****     \param [in]  priority  Priority to set
1155:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****  */
1156:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** static __INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
1157:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** {
1158:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   if(IRQn < 0) {
1159:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****     SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set 
1160:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   else {
1161:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****     NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set 
1162:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** }
1163:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
1164:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
1165:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** /** \brief  Get Interrupt Priority
1166:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
1167:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****     This function reads the priority for the specified interrupt. The interrupt
1168:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****     number can be positive to specify an external (device specific)
1169:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****     interrupt, or negative to specify an internal (core) interrupt.
1170:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
1171:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****     The returned priority value is automatically aligned to the implemented
1172:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****     priority bits of the microcontroller.
1173:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
1174:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****     \param [in]   IRQn  Number of the interrupt for get priority
1175:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****     \return             Interrupt Priority
1176:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****  */
1177:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** static __INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn)
1178:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** {
1179:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
1180:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   if(IRQn < 0) {
1181:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****     return((uint32_t)(SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] >> (8 - __NVIC_PRIO_BITS)));  } /* get p
1182:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   else {
1183:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****     return((uint32_t)(NVIC->IP[(uint32_t)(IRQn)]           >> (8 - __NVIC_PRIO_BITS)));  } /* get p
1184:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** }
1185:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
1186:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
1187:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** /** \brief  Encode Priority
1188:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
1189:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****     This function encodes the priority for an interrupt with the given priority group,
1190:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****     preemptive priority value and sub priority value.
1191:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****     In case of a conflict between priority grouping and available
1192:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****     priority bits (__NVIC_PRIO_BITS) the samllest possible priority group is set.
1193:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
1194:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****     The returned priority value can be used for NVIC_SetPriority(...) function
1195:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
1196:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****     \param [in]     PriorityGroup  Used priority group
1197:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****     \param [in]   PreemptPriority  Preemptive priority value (starting from 0)
1198:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****     \param [in]       SubPriority  Sub priority value (starting from 0)
1199:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****     \return                        Encoded priority for the interrupt
1200:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****  */
1201:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** static __INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uin
1202:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** {
1203:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & 0x07);          /* only values 0..7 are used        
1204:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   uint32_t PreemptPriorityBits;
1205:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   uint32_t SubPriorityBits;
1206:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
1207:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - Priori
1208:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __
1209:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
1210:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   return (
1211:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****            ((PreemptPriority & ((1 << (PreemptPriorityBits)) - 1)) << SubPriorityBits) |
1212:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****            ((SubPriority     & ((1 << (SubPriorityBits    )) - 1)))
1213:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****          );
1214:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** }
1215:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
1216:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
1217:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** /** \brief  Decode Priority
1218:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
1219:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****     This function decodes an interrupt priority value with the given priority group to
1220:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****     preemptive priority value and sub priority value.
1221:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****     In case of a conflict between priority grouping and available
1222:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****     priority bits (__NVIC_PRIO_BITS) the samllest possible priority group is set.
1223:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
1224:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****     The priority value can be retrieved with NVIC_GetPriority(...) function
1225:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
1226:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****     \param [in]         Priority   Priority value
1227:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****     \param [in]     PriorityGroup  Used priority group
1228:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****     \param [out] pPreemptPriority  Preemptive priority value (starting from 0)
1229:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****     \param [out]     pSubPriority  Sub priority value (starting from 0)
1230:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****  */
1231:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** static __INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* pPre
1232:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** {
1233:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & 0x07);          /* only values 0..7 are used        
1234:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   uint32_t PreemptPriorityBits;
1235:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   uint32_t SubPriorityBits;
1236:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
1237:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - Priori
1238:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __
1239:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
1240:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   *pPreemptPriority = (Priority >> SubPriorityBits) & ((1 << (PreemptPriorityBits)) - 1);
1241:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   *pSubPriority     = (Priority                   ) & ((1 << (SubPriorityBits    )) - 1);
1242:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** }
1243:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
1244:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
1245:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** /** \brief  System Reset
1246:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
1247:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****     This function initiate a system reset request to reset the MCU.
1248:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****  */
1249:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** static __INLINE void NVIC_SystemReset(void)
1250:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** {
1251:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   __DSB();                                                     /* Ensure all outstanding memory acc
1252:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****                                                                   buffered write are completed befo
1253:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   SCB->AIRCR  = ((0x5FA << SCB_AIRCR_VECTKEY_Pos)      |
1254:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****                  (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
1255:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****                  SCB_AIRCR_SYSRESETREQ_Msk);                   /* Keep priority group unchanged */
1256:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   __DSB();                                                     /* Ensure completion of memory acces
1257:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   while(1);                                                    /* wait until reset */
1258:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** }
1259:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
1260:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** /*@} end of CMSIS_Core_NVICFunctions */
1261:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
1262:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
1263:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
1264:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** /* ##################################    SysTick function  ########################################
1265:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** /** \ingroup  CMSIS_Core_FunctionInterface
1266:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****     \defgroup CMSIS_Core_SysTickFunctions CMSIS Core SysTick Functions
1267:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   @{
1268:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****  */
1269:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
1270:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** #if (__Vendor_SysTickConfig == 0)
1271:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
1272:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** /** \brief  System Tick Configuration
1273:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
1274:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****     This function initialises the system tick timer and its interrupt and start the system tick tim
1275:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****     Counter is in free running mode to generate periodical interrupts.
1276:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
1277:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****     \param [in]  ticks  Number of ticks between two interrupts
1278:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****     \return          0  Function succeeded
1279:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****     \return          1  Function failed
1280:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****  */
1281:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** static __INLINE uint32_t SysTick_Config(uint32_t ticks)
1282:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** {
1283:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   if (ticks > SysTick_LOAD_RELOAD_Msk)  return (1);            /* Reload value impossible */
1284:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h **** 
1285:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   SysTick->LOAD  = (ticks & SysTick_LOAD_RELOAD_Msk) - 1;      /* set reload register */
 405              		.loc 2 1285 0
 406 01e0 9209     		lsrs	r2, r2, #6
 407              	.LVL28:
 408 01e2 013A     		subs	r2, r2, #1
 409              	.LVL29:
 410 01e4 194B     		ldr	r3, .L24+8
 411 01e6 5A60     		str	r2, [r3, #4]
 412              	.LVL30:
 413              	.LBB14:
 414              	.LBB15:
1159:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****     SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set 
 415              		.loc 2 1159 0
 416 01e8 F021     		movs	r1, #240
 417 01ea 194A     		ldr	r2, .L24+12
 418              	.LVL31:
 419 01ec 82F82310 		strb	r1, [r2, #35]
 420              	.LVL32:
 421              	.LBE15:
 422              	.LBE14:
1286:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Cortex-M0 System
1287:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
 423              		.loc 2 1287 0
 424 01f0 0024     		movs	r4, #0
 425 01f2 9C60     		str	r4, [r3, #8]
1288:C:\Users\Filip\Eclipse\MutalInductionTester\CMSIS\Include\core_cm4.h ****   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 426              		.loc 2 1288 0
 427 01f4 0722     		movs	r2, #7
 428 01f6 1A60     		str	r2, [r3]
 429              	.LBE13:
 430              	.LBE12:
  21:../src/main.c **** 	STM_EVAL_LEDInit(LED3); // Oranzova
 431              		.loc 1 21 0
 432 01f8 0120     		movs	r0, #1
 433 01fa FFF7FEFF 		bl	STM_EVAL_LEDInit
 434              	.LVL33:
  22:../src/main.c **** 	STM_EVAL_LEDInit(LED4); // Zelena
 435              		.loc 1 22 0
 436 01fe 2046     		mov	r0, r4
 437 0200 FFF7FEFF 		bl	STM_EVAL_LEDInit
 438              	.LVL34:
  23:../src/main.c **** 	STM_EVAL_LEDInit(LED5); // Cervena
 439              		.loc 1 23 0
 440 0204 0220     		movs	r0, #2
 441 0206 FFF7FEFF 		bl	STM_EVAL_LEDInit
 442              	.LVL35:
  24:../src/main.c **** 	STM_EVAL_LEDInit(LED6); // Modra
 443              		.loc 1 24 0
 444 020a 0320     		movs	r0, #3
 445 020c FFF7FEFF 		bl	STM_EVAL_LEDInit
 446              	.LVL36:
  26:../src/main.c **** 	GPIOD->BSRRL = LED_G;
 447              		.loc 1 26 0
 448 0210 104C     		ldr	r4, .L24+16
 449 0212 4FF48055 		mov	r5, #4096
 450 0216 2583     		strh	r5, [r4, #24]	@ movhi
  27:../src/main.c **** 	Delay(1000);
 451              		.loc 1 27 0
 452 0218 4FF47A70 		mov	r0, #1000
 453 021c FFF7FEFF 		bl	Delay
 454              	.LVL37:
  28:../src/main.c **** 	GPIOD->BSRRH = LED_G;
 455              		.loc 1 28 0
 456 0220 6583     		strh	r5, [r4, #26]	@ movhi
  29:../src/main.c **** 	Init_Comunication();
 457              		.loc 1 29 0
 458 0222 FFF7FEFF 		bl	Init_Comunication
 459              	.LVL38:
  30:../src/main.c **** 	timer_init();
 460              		.loc 1 30 0
 461 0226 FFF7FEFF 		bl	timer_init
 462              	.LVL39:
  32:../src/main.c **** 	USART_SendString(USART6, "\nSwitching Power Source Welcome\n");
 463              		.loc 1 32 0
 464 022a 0B48     		ldr	r0, .L24+20
 465 022c 0B49     		ldr	r1, .L24+24
 466 022e FFF7FEFF 		bl	USART_SendString
 467              	.LVL40:
  35:../src/main.c **** 		Delay(100);
 468              		.loc 1 35 0
 469 0232 6425     		movs	r5, #100
 470              	.L23:
  34:../src/main.c **** 		GPIOD->ODR ^= LED_B;
 471              		.loc 1 34 0 discriminator 1
 472 0234 6369     		ldr	r3, [r4, #20]
 473 0236 83F40043 		eor	r3, r3, #32768
 474 023a 6361     		str	r3, [r4, #20]
  35:../src/main.c **** 		Delay(100);
 475              		.loc 1 35 0 discriminator 1
 476 023c 2846     		mov	r0, r5
 477 023e FFF7FEFF 		bl	Delay
 478              	.LVL41:
 479 0242 F7E7     		b	.L23
 480              	.L25:
 481              		.align	2
 482              	.L24:
 483 0244 00000000 		.word	SystemCoreClock
 484 0248 D34D6210 		.word	274877907
 485 024c 10E000E0 		.word	-536813552
 486 0250 00ED00E0 		.word	-536810240
 487 0254 000C0240 		.word	1073875968
 488 0258 00140140 		.word	1073812480
 489 025c 28000000 		.word	.LC3
 490              		.cfi_endproc
 491              	.LFE110:
 493              		.align	2
 494              		.global	TIM4_IRQHandler
 495              		.thumb
 496              		.thumb_func
 498              	TIM4_IRQHandler:
 499              	.LFB115:
 140:../src/main.c **** 
 141:../src/main.c **** void TIM4_IRQHandler(void) {
 500              		.loc 1 141 0
 501              		.cfi_startproc
 502              		@ args = 0, pretend = 0, frame = 0
 503              		@ frame_needed = 0, uses_anonymous_args = 0
 504              		@ link register save eliminated.
 142:../src/main.c **** 	if (TIM4->SR & TIM_SR_UIF) // if UIF flag is set
 505              		.loc 1 142 0
 506 0260 084B     		ldr	r3, .L28
 507 0262 1B8A     		ldrh	r3, [r3, #16]
 508 0264 13F0010F 		tst	r3, #1
 509 0268 0BD0     		beq	.L26
 143:../src/main.c **** 	{
 144:../src/main.c **** 		TIM4->SR &= ~TIM_SR_UIF; // clear UIF flag
 510              		.loc 1 144 0
 511 026a 064A     		ldr	r2, .L28
 512 026c 138A     		ldrh	r3, [r2, #16]
 513 026e 23F00103 		bic	r3, r3, #1
 514 0272 1B04     		lsls	r3, r3, #16
 515 0274 1B0C     		lsrs	r3, r3, #16
 516 0276 1382     		strh	r3, [r2, #16]	@ movhi
 145:../src/main.c **** 		GPIOC->ODR ^= GPIO_Pin_5;
 517              		.loc 1 145 0
 518 0278 034B     		ldr	r3, .L28+4
 519 027a 5A69     		ldr	r2, [r3, #20]
 520 027c 82F02002 		eor	r2, r2, #32
 521 0280 5A61     		str	r2, [r3, #20]
 522              	.L26:
 523 0282 7047     		bx	lr
 524              	.L29:
 525              		.align	2
 526              	.L28:
 527 0284 00080040 		.word	1073743872
 528 0288 00080240 		.word	1073874944
 529              		.cfi_endproc
 530              	.LFE115:
 532              		.global	rx_pointer
 533              		.global	rx_last
 534              		.comm	rx_buffer,50,4
 535              		.global	Last_Send
 536              		.global	Last_Blink
 537              		.section	.rodata.str1.4,"aMS",%progbits,1
 538              		.align	2
 539              	.LC0:
 540 0000 50433020 		.ascii	"PC0 ON\012\000"
 540      4F4E0A00 
 541              	.LC1:
 542 0008 50433020 		.ascii	"PC0 OFF\012\000"
 542      4F46460A 
 542      00
 543 0011 000000   		.space	3
 544              	.LC2:
 545 0014 556E6B6E 		.ascii	"Unknown command\012\000"
 545      6F776E20 
 545      636F6D6D 
 545      616E640A 
 545      00
 546 0025 000000   		.space	3
 547              	.LC3:
 548 0028 0A537769 		.ascii	"\012Switching Power Source Welcome\012\000"
 548      74636869 
 548      6E672050 
 548      6F776572 
 548      20536F75 
 549 0049 000000   		.bss
 550              		.align	2
 551              		.set	.LANCHOR0,. + 0
 554              	rx_last:
 555 0000 00       		.space	1
 558              	rx_pointer:
 559 0001 00       		.space	1
 560 0002 0000     		.space	2
 563              	Last_Send:
 564 0004 00000000 		.space	4
 567              	Last_Blink:
 568 0008 00000000 		.space	4
 569              		.text
 570              	.Letext0:
 571              		.file 3 "C:\\Users\\Filip\\Eclipse\\MutalInductionTester\\STM32F4xx\\Include/stm32f4xx.h"
 572              		.file 4 "c:\\program files (x86)\\gnu tools arm embedded\\4.8 2014q1\\arm-none-eabi\\include\\mach
 573              		.file 5 "c:\\program files (x86)\\gnu tools arm embedded\\4.8 2014q1\\arm-none-eabi\\include\\stdi
 574              		.file 6 "C:\\Users\\Filip\\Eclipse\\MutalInductionTester\\STM32F4xx_StdPeriph_Driver\\inc/stm32f4x
 575              		.file 7 "C:\\Users\\Filip\\Eclipse\\MutalInductionTester\\STM32F4xx_StdPeriph_Driver\\inc/stm32f4x
 576              		.file 8 "C:\\Users\\Filip\\Eclipse\\MutalInductionTester\\Discovery/stm32f4_discovery.h"
 577              		.file 9 "C:\\Users\\Filip\\Eclipse\\MutalInductionTester\\STM32F4xx\\Include/system_stm32f4xx.h"
 578              		.file 10 "../src/comunication.h"
 579              		.file 11 "C:\\Users\\Filip\\Eclipse\\MutalInductionTester\\STM32F4xx_StdPeriph_Driver\\inc/stm32f4
 580              		.file 12 "../src/stm32f4xx_it.h"
 581              		.file 13 "C:\\Users\\Filip\\Eclipse\\MutalInductionTester\\STM32F4xx_StdPeriph_Driver\\inc/stm32f4
DEFINED SYMBOLS
                            *ABS*:00000000 main.c
C:\Users\Filip\AppData\Local\Temp\ccnIwKIx.s:18     .text:00000000 $t
C:\Users\Filip\AppData\Local\Temp\ccnIwKIx.s:23     .text:00000000 proccess_rx
C:\Users\Filip\AppData\Local\Temp\ccnIwKIx.s:76     .text:0000003c $d
                            *COM*:00000032 rx_buffer
C:\Users\Filip\AppData\Local\Temp\ccnIwKIx.s:85     .text:00000054 $t
C:\Users\Filip\AppData\Local\Temp\ccnIwKIx.s:90     .text:00000054 USART6_IRQHandler
C:\Users\Filip\AppData\Local\Temp\ccnIwKIx.s:164    .text:000000a4 $d
C:\Users\Filip\AppData\Local\Temp\ccnIwKIx.s:170    .text:000000b0 $t
C:\Users\Filip\AppData\Local\Temp\ccnIwKIx.s:175    .text:000000b0 init_output
C:\Users\Filip\AppData\Local\Temp\ccnIwKIx.s:212    .text:000000dc $d
C:\Users\Filip\AppData\Local\Temp\ccnIwKIx.s:216    .text:000000e0 $t
C:\Users\Filip\AppData\Local\Temp\ccnIwKIx.s:221    .text:000000e0 timer_init
C:\Users\Filip\AppData\Local\Temp\ccnIwKIx.s:375    .text:000001cc $d
C:\Users\Filip\AppData\Local\Temp\ccnIwKIx.s:380    .text:000001d4 $t
C:\Users\Filip\AppData\Local\Temp\ccnIwKIx.s:385    .text:000001d4 main
C:\Users\Filip\AppData\Local\Temp\ccnIwKIx.s:483    .text:00000244 $d
C:\Users\Filip\AppData\Local\Temp\ccnIwKIx.s:493    .text:00000260 $t
C:\Users\Filip\AppData\Local\Temp\ccnIwKIx.s:498    .text:00000260 TIM4_IRQHandler
C:\Users\Filip\AppData\Local\Temp\ccnIwKIx.s:527    .text:00000284 $d
C:\Users\Filip\AppData\Local\Temp\ccnIwKIx.s:558    .bss:00000001 rx_pointer
C:\Users\Filip\AppData\Local\Temp\ccnIwKIx.s:554    .bss:00000000 rx_last
C:\Users\Filip\AppData\Local\Temp\ccnIwKIx.s:563    .bss:00000004 Last_Send
C:\Users\Filip\AppData\Local\Temp\ccnIwKIx.s:567    .bss:00000008 Last_Blink
C:\Users\Filip\AppData\Local\Temp\ccnIwKIx.s:538    .rodata.str1.4:00000000 $d
C:\Users\Filip\AppData\Local\Temp\ccnIwKIx.s:550    .bss:00000000 $d
                     .debug_frame:00000010 $d
                           .group:00000000 wm4.1.2bb9d917777380cc06007ef782f1739f
                           .group:00000000 wm4.stm32f4xx.h.48.ab6cfc2433f704442c75c2d67f633280
                           .group:00000000 wm4.core_cm4.h.32.f824aba4d431a5bb4a51726bd5b62834
                           .group:00000000 wm4.features.h.22.6a4ca7cd053637cc1d0db6c16f39b2d7
                           .group:00000000 wm4._default_types.h.15.8b2cb27e528498f8ff711db085d6e489
                           .group:00000000 wm4.stdint.h.20.796e373797e732130a803d4c0338fa1b
                           .group:00000000 wm4.core_cmInstr.h.25.f50f886f2edf670cf199b35fd96f5c91
                           .group:00000000 wm4.core_cm4_simd.h.29.b4a3fdfb606cb3b26119424324d4b963
                           .group:00000000 wm4.core_cm4.h.153.5393ef7e6cebf34dd51ca528f9218ab3
                           .group:00000000 wm4.stm32f4xx.h.288.7f55b1a1f5e5bad6ffa2308f97f537d1
                           .group:00000000 wm4.stm32f4xx_conf.h.24.a762e2483b8e31b68046e44b31e1d406
                           .group:00000000 wm4.stm32f4xx_adc.h.102.2061aa73008746f3c2cc6ce8f635cad3
                           .group:00000000 wm4.stm32f4xx_can.h.25.87f18ca48b2692d39f76e87b1f07c953
                           .group:00000000 wm4.stm32f4xx_cryp.h.25.db1951c06ee684df97ea3a11aba6cb51
                           .group:00000000 wm4.stm32f4xx_dac.h.25.c43557a6416ea4dfa986c1209c2558d6
                           .group:00000000 wm4.stm32f4xx_dbgmcu.h.24.7aedfdcf091890b5cb96019bd29a2bfc
                           .group:00000000 wm4.stm32f4xx_dcmi.h.24.64883d9be802a535b1d7770d14da73e0
                           .group:00000000 wm4.stm32f4xx_dma.h.25.c1fa1d44ae0bc9c2b3a0d1d355d8c1e6
                           .group:00000000 wm4.stm32f4xx_exti.h.25.620998268d5d3d9042a8297fbe07d507
                           .group:00000000 wm4.stm32f4xx_flash.h.25.65d4f351b72ee41355279f70305f361a
                           .group:00000000 wm4.stm32f4xx_fsmc.h.25.b907ac7bd9bec46e02d06b137d53cfd8
                           .group:00000000 wm4.stm32f4xx_hash.h.25.633fb84f031cf2ab1bd834e536716dfa
                           .group:00000000 wm4.stm32f4xx_gpio.h.25.5bd1d790d742a307b55aea5fa8fcdae8
                           .group:00000000 wm4.stm32f4xx_i2c.h.25.8fcdb817a00a67d4624d79bab0d9275f
                           .group:00000000 wm4.stm32f4xx_iwdg.h.25.3013e8d2058415cb9d51af77f748a146
                           .group:00000000 wm4.stm32f4xx_pwr.h.25.41ffcb5dc896ed2d26edf4d9bbbfbe6f
                           .group:00000000 wm4.stm32f4xx_rcc.h.24.a10ec6e94989efb0f8f7f56448e9bb60
                           .group:00000000 wm4.stm32f4xx_rng.h.25.cdb5c5c07de6a48aedfde608da3f447e
                           .group:00000000 wm4.stm32f4xx_rtc.h.25.4809a79ad46ad97b4a01e735a96738eb
                           .group:00000000 wm4.stm32f4xx_sdio.h.25.406302aabae34eada94e5f2cde635a3e
                           .group:00000000 wm4.stm32f4xx_spi.h.25.980a9e96afe182c8b9cb91058a0693d6
                           .group:00000000 wm4.stm32f4xx_syscfg.h.25.9d5caab5677661b69e959531364e23d7
                           .group:00000000 wm4.stm32f4xx_tim.h.25.948f7fc943f34bd206e29758e77ee0a2
                           .group:00000000 wm4.stm32f4xx_usart.h.25.32a7aeff79714f90f8c4da45bf79808c
                           .group:00000000 wm4.stm32f4xx_wwdg.h.25.09d70b7849c6894ddf1e83c8e86b70e1
                           .group:00000000 wm4.misc.h.25.a0cb758c1f091b46f201b19cec9e63a1
                           .group:00000000 wm4.stm32f4xx.h.6972.f31ddedd83a17c461a3fab76f77123cb
                           .group:00000000 wm4.stm32f4_discovery.h.78.c367165d107ea55282abe6aeafb37731
                           .group:00000000 wm4.main.h.31.7921fdc33abf2c57d423fecbaab739ed

UNDEFINED SYMBOLS
GPIO_SetBits
USART_SendString
GPIO_ResetBits
USART_ReceiveData
GPIO_Init
RCC_AHB1PeriphClockCmd
RCC_APB1PeriphClockCmd
TIM_TimeBaseInit
TIM_OC1Init
TIM_OC1PreloadConfig
TIM_OC2Init
TIM_OC2PreloadConfig
TIM_OC3Init
TIM_OC3PreloadConfig
TIM_ARRPreloadConfig
GPIO_PinAFConfig
TIM_Cmd
STM_EVAL_LEDInit
Delay
Init_Comunication
SystemCoreClock
