{"name":"stm32_i2s_v12x","vers":"0.1.0","deps":[{"name":"cortex-m-rt","req":"^0.6.13","features":[],"optional":false,"default_features":true,"target":null,"kind":"dev"},{"name":"nb","req":"^1.0.0","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"nb","req":"^1.0.0","features":[],"optional":false,"default_features":true,"target":null,"kind":"dev"},{"name":"panic-rtt-target","req":"^0.1.1","features":["cortex-m"],"optional":false,"default_features":true,"target":null,"kind":"dev"},{"name":"rtt-target","req":"^0.3.0","features":["cortex-m"],"optional":false,"default_features":true,"target":null,"kind":"dev"},{"name":"vcell","req":"^0.1.3","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"}],"cksum":"6126527476ddbd8decc8b04e953384d38e6c855ab6d18d0799de3b0143060579","features":{},"yanked":false}
{"name":"stm32_i2s_v12x","vers":"0.2.0","deps":[{"name":"cortex-m-rt","req":"^0.6.13","features":[],"optional":false,"default_features":true,"target":null,"kind":"dev"},{"name":"nb","req":"^1.0.0","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"nb","req":"^1.0.0","features":[],"optional":false,"default_features":true,"target":null,"kind":"dev"},{"name":"panic-rtt-target","req":"^0.1.1","features":["cortex-m"],"optional":false,"default_features":true,"target":null,"kind":"dev"},{"name":"rtt-target","req":"^0.3.0","features":["cortex-m"],"optional":false,"default_features":true,"target":null,"kind":"dev"},{"name":"vcell","req":"^0.1.3","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"}],"cksum":"7d2be98a924a7f051473cd53f9aaae5b5adfa72d767a96aa22eaf9273937f4ad","features":{},"yanked":false}
{"name":"stm32_i2s_v12x","vers":"0.3.0","deps":[{"name":"cortex-m-rt","req":"^0.7","features":[],"optional":false,"default_features":true,"target":null,"kind":"dev"},{"name":"nb","req":"^1.0.0","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"nb","req":"^1.0.0","features":[],"optional":false,"default_features":true,"target":null,"kind":"dev"},{"name":"panic-rtt-target","req":"^0.1.1","features":["cortex-m"],"optional":false,"default_features":true,"target":null,"kind":"dev"},{"name":"rtt-target","req":"^0.3.0","features":["cortex-m"],"optional":false,"default_features":true,"target":null,"kind":"dev"},{"name":"stm32f4xx-hal","req":"^0.13.0","features":["stm32f412","rt"],"optional":false,"default_features":true,"target":null,"kind":"dev"},{"name":"vcell","req":"^0.1.3","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"}],"cksum":"809461fc21da65760080a0be66060ed06315a363e4c3831654f66a099ae8dc10","features":{},"yanked":false}
