#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x178f7c0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x17a7c80 .scope module, "tb" "tb" 3 132;
 .timescale -12 -12;
L_0x178d6a0 .functor NOT 1, L_0x1808170, C4<0>, C4<0>, C4<0>;
L_0x178dba0 .functor XOR 4, L_0x1807ba0, L_0x1807eb0, C4<0000>, C4<0000>;
L_0x178e320 .functor XOR 4, L_0x178dba0, L_0x1808000, C4<0000>, C4<0000>;
v0x17f6330_0 .net *"_ivl_10", 3 0, L_0x1808000;  1 drivers
v0x17f6430_0 .net *"_ivl_12", 3 0, L_0x178e320;  1 drivers
v0x17f6510_0 .net *"_ivl_2", 3 0, L_0x1807b00;  1 drivers
v0x17f65d0_0 .net *"_ivl_4", 3 0, L_0x1807ba0;  1 drivers
v0x17f66b0_0 .net *"_ivl_6", 3 0, L_0x1807eb0;  1 drivers
v0x17f67e0_0 .net *"_ivl_8", 3 0, L_0x178dba0;  1 drivers
v0x17f68c0_0 .var "clk", 0 0;
v0x17f6960_0 .net "dfr_dut", 0 0, v0x17f59e0_0;  1 drivers
v0x17f6a00_0 .net "dfr_ref", 0 0, L_0x18079e0;  1 drivers
v0x17f6b30_0 .net "fr1_dut", 0 0, v0x17f5aa0_0;  1 drivers
v0x17f6bd0_0 .net "fr1_ref", 0 0, L_0x18078f0;  1 drivers
v0x17f6ca0_0 .net "fr2_dut", 0 0, v0x17f5b40_0;  1 drivers
v0x17f6d70_0 .net "fr2_ref", 0 0, L_0x18077b0;  1 drivers
v0x17f6e40_0 .net "fr3_dut", 0 0, v0x17f5c00_0;  1 drivers
v0x17f6f10_0 .net "fr3_ref", 0 0, L_0x18076c0;  1 drivers
v0x17f6fe0_0 .net "reset", 0 0, v0x17f4e30_0;  1 drivers
v0x17f7080_0 .net "s", 3 1, v0x17f4ed0_0;  1 drivers
v0x17f7230_0 .var/2u "stats1", 351 0;
v0x17f72d0_0 .var/2u "strobe", 0 0;
v0x17f7370_0 .net "tb_match", 0 0, L_0x1808170;  1 drivers
v0x17f7440_0 .net "tb_mismatch", 0 0, L_0x178d6a0;  1 drivers
v0x17f74e0_0 .net "wavedrom_enable", 0 0, v0x17f51c0_0;  1 drivers
v0x17f75b0_0 .net "wavedrom_title", 511 0, v0x17f5280_0;  1 drivers
E_0x17a0bf0/0 .event negedge, v0x1795470_0;
E_0x17a0bf0/1 .event posedge, v0x1795470_0;
E_0x17a0bf0 .event/or E_0x17a0bf0/0, E_0x17a0bf0/1;
L_0x1807b00 .concat [ 1 1 1 1], L_0x18079e0, L_0x18078f0, L_0x18077b0, L_0x18076c0;
L_0x1807ba0 .concat [ 1 1 1 1], L_0x18079e0, L_0x18078f0, L_0x18077b0, L_0x18076c0;
L_0x1807eb0 .concat [ 1 1 1 1], v0x17f59e0_0, v0x17f5aa0_0, v0x17f5b40_0, v0x17f5c00_0;
L_0x1808000 .concat [ 1 1 1 1], L_0x18079e0, L_0x18078f0, L_0x18077b0, L_0x18076c0;
L_0x1808170 .cmp/eeq 4, L_0x1807b00, L_0x178e320;
S_0x17b3030 .scope module, "good1" "reference_module" 3 185, 3 4 0, S_0x17a7c80;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 3 "s";
    .port_info 3 /OUTPUT 1 "fr3";
    .port_info 4 /OUTPUT 1 "fr2";
    .port_info 5 /OUTPUT 1 "fr1";
    .port_info 6 /OUTPUT 1 "dfr";
P_0x17b3210 .param/l "A2" 0 3 13, +C4<00000000000000000000000000000000>;
P_0x17b3250 .param/l "B1" 0 3 13, +C4<00000000000000000000000000000001>;
P_0x17b3290 .param/l "B2" 0 3 13, +C4<00000000000000000000000000000010>;
P_0x17b32d0 .param/l "C1" 0 3 13, +C4<00000000000000000000000000000011>;
P_0x17b3310 .param/l "C2" 0 3 13, +C4<00000000000000000000000000000100>;
P_0x17b3350 .param/l "D1" 0 3 13, +C4<00000000000000000000000000000101>;
v0x1793d30_0 .net *"_ivl_6", 3 0, v0x178d9b0_0;  1 drivers
v0x1795470_0 .net "clk", 0 0, v0x17f68c0_0;  1 drivers
v0x178d710_0 .net "dfr", 0 0, L_0x18079e0;  alias, 1 drivers
v0x178d9b0_0 .var "fr", 3 0;
v0x178dc70_0 .net "fr1", 0 0, L_0x18078f0;  alias, 1 drivers
v0x178e470_0 .net "fr2", 0 0, L_0x18077b0;  alias, 1 drivers
v0x178e930_0 .net "fr3", 0 0, L_0x18076c0;  alias, 1 drivers
v0x17f3cb0_0 .var "next", 2 0;
v0x17f3d90_0 .net "reset", 0 0, v0x17f4e30_0;  alias, 1 drivers
v0x17f3e50_0 .net "s", 3 1, v0x17f4ed0_0;  alias, 1 drivers
v0x17f3f30_0 .var "state", 2 0;
E_0x17a1770 .event anyedge, v0x17f3f30_0;
E_0x17839f0 .event anyedge, v0x17f3f30_0, v0x17f3e50_0;
E_0x17d70a0 .event posedge, v0x1795470_0;
L_0x18076c0 .part v0x178d9b0_0, 3, 1;
L_0x18077b0 .part v0x178d9b0_0, 2, 1;
L_0x18078f0 .part v0x178d9b0_0, 1, 1;
L_0x18079e0 .part v0x178d9b0_0, 0, 1;
S_0x17f40f0 .scope module, "stim1" "stimulus_gen" 3 180, 3 49 0, S_0x17a7c80;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "reset";
    .port_info 2 /OUTPUT 3 "s";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
    .port_info 5 /INPUT 1 "tb_match";
v0x17f4d90_0 .net "clk", 0 0, v0x17f68c0_0;  alias, 1 drivers
v0x17f4e30_0 .var "reset", 0 0;
v0x17f4ed0_0 .var "s", 3 1;
v0x17f4f70_0 .var/i "sval", 31 0;
v0x17f5010_0 .net "tb_match", 0 0, L_0x1808170;  alias, 1 drivers
L_0x7f3c57c44018 .functor BUFT 1, C4<111011001000>, C4<0>, C4<0>, C4<0>;
v0x17f5100_0 .net "val", 11 0, L_0x7f3c57c44018;  1 drivers
v0x17f51c0_0 .var "wavedrom_enable", 0 0;
v0x17f5280_0 .var "wavedrom_title", 511 0;
S_0x17f4370 .scope task, "reset_test" "reset_test" 3 70, 3 70 0, S_0x17f40f0;
 .timescale -12 -12;
v0x17f45d0_0 .var/2u "arfail", 0 0;
v0x17f46b0_0 .var "async", 0 0;
v0x17f4770_0 .var/2u "datafail", 0 0;
v0x17f4810_0 .var/2u "srfail", 0 0;
E_0x17f4550 .event negedge, v0x1795470_0;
TD_tb.stim1.reset_test ;
    %wait E_0x17d70a0;
    %wait E_0x17d70a0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x17f4e30_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x17d70a0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0x17f4550;
    %load/vec4 v0x17f5010_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x17f4770_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x17f4e30_0, 0;
    %wait E_0x17d70a0;
    %load/vec4 v0x17f5010_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x17f45d0_0, 0, 1;
    %wait E_0x17d70a0;
    %load/vec4 v0x17f5010_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x17f4810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x17f4e30_0, 0;
    %load/vec4 v0x17f4810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 84 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x17f45d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0x17f46b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0x17f4770_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x17f46b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 86 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0x17f48d0 .scope task, "wavedrom_start" "wavedrom_start" 3 62, 3 62 0, S_0x17f40f0;
 .timescale -12 -12;
v0x17f4ad0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x17f4bb0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 65, 3 65 0, S_0x17f40f0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x17f5460 .scope module, "top_module1" "top_module" 3 194, 4 1 0, S_0x17a7c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 3 "s";
    .port_info 3 /OUTPUT 1 "fr3";
    .port_info 4 /OUTPUT 1 "fr2";
    .port_info 5 /OUTPUT 1 "fr1";
    .port_info 6 /OUTPUT 1 "dfr";
P_0x1790620 .param/l "S_Above_s3" 0 4 13, C4<000>;
P_0x1790660 .param/l "S_Below_s1" 0 4 16, C4<011>;
P_0x17906a0 .param/l "S_Between_s2_s1" 0 4 15, C4<010>;
P_0x17906e0 .param/l "S_Between_s3_s2" 0 4 14, C4<001>;
v0x17f58f0_0 .net "clk", 0 0, v0x17f68c0_0;  alias, 1 drivers
v0x17f59e0_0 .var "dfr", 0 0;
v0x17f5aa0_0 .var "fr1", 0 0;
v0x17f5b40_0 .var "fr2", 0 0;
v0x17f5c00_0 .var "fr3", 0 0;
v0x17f5d10_0 .net "reset", 0 0, v0x17f4e30_0;  alias, 1 drivers
v0x17f5e00_0 .net "s", 3 1, v0x17f4ed0_0;  alias, 1 drivers
v0x17f5f10_0 .var "state", 2 0;
S_0x17f6110 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 205, 3 205 0, S_0x17a7c80;
 .timescale -12 -12;
E_0x17a23a0 .event anyedge, v0x17f72d0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x17f72d0_0;
    %nor/r;
    %assign/vec4 v0x17f72d0_0, 0;
    %wait E_0x17a23a0;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0x17f40f0;
T_4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x17f4e30_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x17f4ed0_0, 0;
    %pushi/vec4 0, 0, 32;
    %pad/s 1;
    %store/vec4 v0x17f46b0_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0x17f4370;
    %join;
    %wait E_0x17d70a0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x17f4ed0_0, 0;
    %wait E_0x17d70a0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x17f4ed0_0, 0;
    %wait E_0x17f4550;
    %wait E_0x17d70a0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x17f4ed0_0, 0;
    %wait E_0x17d70a0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x17f4ed0_0, 0;
    %wait E_0x17d70a0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x17f4ed0_0, 0;
    %wait E_0x17d70a0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x17f4ed0_0, 0;
    %wait E_0x17d70a0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x17f4ed0_0, 0;
    %wait E_0x17d70a0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x17f4ed0_0, 0;
    %wait E_0x17d70a0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x17f4ed0_0, 0;
    %wait E_0x17d70a0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x17f4ed0_0, 0;
    %wait E_0x17d70a0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x17f4ed0_0, 0;
    %wait E_0x17d70a0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x17f4ed0_0, 0;
    %wait E_0x17d70a0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x17f4ed0_0, 0;
    %wait E_0x17f4550;
    %fork TD_tb.stim1.wavedrom_stop, S_0x17f4bb0;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x17f4f70_0, 0, 32;
    %pushi/vec4 1000, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x17d70a0;
    %load/vec4 v0x17f4f70_0;
    %load/vec4 v0x17f4f70_0;
    %cmpi/e 3, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_4.2, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_4.3, 8;
T_4.2 ; End of true expr.
    %vpi_func 3 120 "$random" 32 {0 0 0};
    %pushi/vec4 1, 0, 32;
    %and;
    %jmp/0 T_4.3, 8;
 ; End of false expr.
    %blend;
T_4.3;
    %add;
    %store/vec4 v0x17f4f70_0, 0, 32;
    %load/vec4 v0x17f5100_0;
    %load/vec4 v0x17f4f70_0;
    %pad/s 34;
    %muli 3, 0, 34;
    %part/s 3;
    %assign/vec4 v0x17f4ed0_0, 0;
    %wait E_0x17f4550;
    %load/vec4 v0x17f4f70_0;
    %load/vec4 v0x17f4f70_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_4.4, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_4.5, 8;
T_4.4 ; End of true expr.
    %vpi_func 3 123 "$random" 32 {0 0 0};
    %pushi/vec4 1, 0, 32;
    %and;
    %jmp/0 T_4.5, 8;
 ; End of false expr.
    %blend;
T_4.5;
    %sub;
    %store/vec4 v0x17f4f70_0, 0, 32;
    %load/vec4 v0x17f5100_0;
    %load/vec4 v0x17f4f70_0;
    %pad/s 34;
    %muli 3, 0, 34;
    %part/s 3;
    %assign/vec4 v0x17f4ed0_0, 0;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 127 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x17b3030;
T_5 ;
    %wait E_0x17d70a0;
    %load/vec4 v0x17f3d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x17f3f30_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x17f3cb0_0;
    %assign/vec4 v0x17f3f30_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x17b3030;
T_6 ;
    %wait E_0x17839f0;
    %load/vec4 v0x17f3f30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v0x17f3cb0_0, 0, 3;
    %jmp T_6.7;
T_6.0 ;
    %load/vec4 v0x17f3e50_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_6.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.9, 8;
T_6.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.9, 8;
 ; End of false expr.
    %blend;
T_6.9;
    %pad/s 3;
    %store/vec4 v0x17f3cb0_0, 0, 3;
    %jmp T_6.7;
T_6.1 ;
    %load/vec4 v0x17f3e50_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_6.10, 8;
    %pushi/vec4 3, 0, 32;
    %jmp/1 T_6.11, 8;
T_6.10 ; End of true expr.
    %load/vec4 v0x17f3e50_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 9;
    %jmp/0 T_6.12, 9;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 9;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 9;
 ; End of false expr.
    %blend;
T_6.13;
    %jmp/0 T_6.11, 8;
 ; End of false expr.
    %blend;
T_6.11;
    %pad/s 3;
    %store/vec4 v0x17f3cb0_0, 0, 3;
    %jmp T_6.7;
T_6.2 ;
    %load/vec4 v0x17f3e50_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 3, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %load/vec4 v0x17f3e50_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 9;
    %jmp/0 T_6.16, 9;
    %pushi/vec4 2, 0, 32;
    %jmp/1 T_6.17, 9;
T_6.16 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.17, 9;
 ; End of false expr.
    %blend;
T_6.17;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %pad/s 3;
    %store/vec4 v0x17f3cb0_0, 0, 3;
    %jmp T_6.7;
T_6.3 ;
    %load/vec4 v0x17f3e50_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0 T_6.18, 8;
    %pushi/vec4 5, 0, 32;
    %jmp/1 T_6.19, 8;
T_6.18 ; End of true expr.
    %load/vec4 v0x17f3e50_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %jmp/0 T_6.20, 9;
    %pushi/vec4 3, 0, 32;
    %jmp/1 T_6.21, 9;
T_6.20 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_6.21, 9;
 ; End of false expr.
    %blend;
T_6.21;
    %jmp/0 T_6.19, 8;
 ; End of false expr.
    %blend;
T_6.19;
    %pad/s 3;
    %store/vec4 v0x17f3cb0_0, 0, 3;
    %jmp T_6.7;
T_6.4 ;
    %load/vec4 v0x17f3e50_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0 T_6.22, 8;
    %pushi/vec4 5, 0, 32;
    %jmp/1 T_6.23, 8;
T_6.22 ; End of true expr.
    %load/vec4 v0x17f3e50_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %jmp/0 T_6.24, 9;
    %pushi/vec4 4, 0, 32;
    %jmp/1 T_6.25, 9;
T_6.24 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_6.25, 9;
 ; End of false expr.
    %blend;
T_6.25;
    %jmp/0 T_6.23, 8;
 ; End of false expr.
    %blend;
T_6.23;
    %pad/s 3;
    %store/vec4 v0x17f3cb0_0, 0, 3;
    %jmp T_6.7;
T_6.5 ;
    %load/vec4 v0x17f3e50_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0 T_6.26, 8;
    %pushi/vec4 5, 0, 32;
    %jmp/1 T_6.27, 8;
T_6.26 ; End of true expr.
    %pushi/vec4 4, 0, 32;
    %jmp/0 T_6.27, 8;
 ; End of false expr.
    %blend;
T_6.27;
    %pad/s 3;
    %store/vec4 v0x17f3cb0_0, 0, 3;
    %jmp T_6.7;
T_6.7 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x17b3030;
T_7 ;
Ewait_0 .event/or E_0x17a1770, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x17f3f30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x178d9b0_0, 0, 4;
    %jmp T_7.7;
T_7.0 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x178d9b0_0, 0, 4;
    %jmp T_7.7;
T_7.1 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x178d9b0_0, 0, 4;
    %jmp T_7.7;
T_7.2 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x178d9b0_0, 0, 4;
    %jmp T_7.7;
T_7.3 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x178d9b0_0, 0, 4;
    %jmp T_7.7;
T_7.4 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x178d9b0_0, 0, 4;
    %jmp T_7.7;
T_7.5 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x178d9b0_0, 0, 4;
    %jmp T_7.7;
T_7.7 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x17f5460;
T_8 ;
    %wait E_0x17d70a0;
    %load/vec4 v0x17f5d10_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_8.0, 4;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x17f5f10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x17f5c00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x17f5b40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x17f5aa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x17f59e0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x17f5f10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %jmp T_8.6;
T_8.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x17f5c00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x17f5b40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x17f5aa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x17f59e0_0, 0;
    %load/vec4 v0x17f5e00_0;
    %cmpi/u 2, 0, 3;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_8.7, 5;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x17f5f10_0, 0;
T_8.7 ;
    %jmp T_8.6;
T_8.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x17f5c00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x17f5b40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x17f5aa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x17f59e0_0, 0;
    %load/vec4 v0x17f5e00_0;
    %cmpi/u 2, 0, 3;
    %flag_get/vec4 5;
    %jmp/0 T_8.11, 5;
    %pushi/vec4 1, 0, 3;
    %load/vec4 v0x17f5e00_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_8.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.9, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x17f5f10_0, 0;
T_8.9 ;
    %load/vec4 v0x17f5e00_0;
    %cmpi/u 0, 0, 3;
    %flag_or 5, 4;
    %jmp/0xz  T_8.12, 5;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x17f5f10_0, 0;
T_8.12 ;
    %jmp T_8.6;
T_8.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x17f5c00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x17f5b40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x17f5aa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x17f59e0_0, 0;
    %load/vec4 v0x17f5e00_0;
    %cmpi/u 1, 0, 3;
    %jmp/0xz  T_8.14, 5;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x17f5f10_0, 0;
T_8.14 ;
    %load/vec4 v0x17f5e00_0;
    %cmpi/u 0, 0, 3;
    %flag_or 5, 4;
    %jmp/0xz  T_8.16, 5;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x17f5f10_0, 0;
T_8.16 ;
    %jmp T_8.6;
T_8.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x17f5c00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x17f5b40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x17f5aa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x17f59e0_0, 0;
    %load/vec4 v0x17f5e00_0;
    %cmpi/u 1, 0, 3;
    %jmp/0xz  T_8.18, 5;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x17f5f10_0, 0;
T_8.18 ;
    %load/vec4 v0x17f5e00_0;
    %cmpi/u 2, 0, 3;
    %flag_get/vec4 5;
    %jmp/0 T_8.22, 5;
    %pushi/vec4 1, 0, 3;
    %load/vec4 v0x17f5e00_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_8.22;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.20, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x17f5f10_0, 0;
T_8.20 ;
    %load/vec4 v0x17f5e00_0;
    %cmpi/u 3, 0, 3;
    %jmp/0xz  T_8.23, 5;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x17f5f10_0, 0;
T_8.23 ;
    %jmp T_8.6;
T_8.6 ;
    %pop/vec4 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x17a7c80;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17f68c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17f72d0_0, 0, 1;
    %end;
    .thread T_9, $init;
    .scope S_0x17a7c80;
T_10 ;
T_10.0 ;
    %delay 5, 0;
    %load/vec4 v0x17f68c0_0;
    %inv;
    %store/vec4 v0x17f68c0_0, 0, 1;
    %jmp T_10.0;
T_10.1 ;
    %end;
    .thread T_10;
    .scope S_0x17a7c80;
T_11 ;
    %vpi_call/w 3 172 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 173 "$dumpvars", 32'sb00000000000000000000000000000001, v0x17f4d90_0, v0x17f7440_0, v0x17f68c0_0, v0x17f6fe0_0, v0x17f7080_0, v0x17f6f10_0, v0x17f6e40_0, v0x17f6d70_0, v0x17f6ca0_0, v0x17f6bd0_0, v0x17f6b30_0, v0x17f6a00_0, v0x17f6960_0 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x17a7c80;
T_12 ;
    %load/vec4 v0x17f7230_0;
    %parti/u 32, 256, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v0x17f7230_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x17f7230_0;
    %parti/u 32, 224, 32;
    %vpi_call/w 3 214 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "fr3", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_12.1;
T_12.0 ;
    %vpi_call/w 3 215 "$display", "Hint: Output '%s' has no mismatches.", "fr3" {0 0 0};
T_12.1 ;
    %load/vec4 v0x17f7230_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %load/vec4 v0x17f7230_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x17f7230_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 216 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "fr2", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_12.3;
T_12.2 ;
    %vpi_call/w 3 217 "$display", "Hint: Output '%s' has no mismatches.", "fr2" {0 0 0};
T_12.3 ;
    %load/vec4 v0x17f7230_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.4, 4;
    %load/vec4 v0x17f7230_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x17f7230_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 218 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "fr1", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_12.5;
T_12.4 ;
    %vpi_call/w 3 219 "$display", "Hint: Output '%s' has no mismatches.", "fr1" {0 0 0};
T_12.5 ;
    %load/vec4 v0x17f7230_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.6, 4;
    %load/vec4 v0x17f7230_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x17f7230_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 220 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "dfr", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_12.7;
T_12.6 ;
    %vpi_call/w 3 221 "$display", "Hint: Output '%s' has no mismatches.", "dfr" {0 0 0};
T_12.7 ;
    %load/vec4 v0x17f7230_0;
    %parti/u 32, 320, 32;
    %load/vec4 v0x17f7230_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 223 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 224 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x17f7230_0;
    %parti/u 32, 320, 32;
    %load/vec4 v0x17f7230_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 225 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_12, $final;
    .scope S_0x17a7c80;
T_13 ;
    %wait E_0x17a0bf0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x17f7230_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17f7230_0, 4, 32;
    %load/vec4 v0x17f7370_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x17f7230_0;
    %parti/u 32, 320, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.2, 4;
    %vpi_func 3 236 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 288, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17f7230_0, 4, 32;
T_13.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x17f7230_0;
    %pushi/vec4 320, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 320, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17f7230_0, 4, 32;
T_13.0 ;
    %load/vec4 v0x17f6f10_0;
    %load/vec4 v0x17f6f10_0;
    %load/vec4 v0x17f6e40_0;
    %xor;
    %load/vec4 v0x17f6f10_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_13.4, 6;
    %load/vec4 v0x17f7230_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.6, 4;
    %vpi_func 3 240 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17f7230_0, 4, 32;
T_13.6 ;
    %load/vec4 v0x17f7230_0;
    %parti/u 32, 256, 32;
    %addi 1, 0, 32;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17f7230_0, 4, 32;
T_13.4 ;
    %load/vec4 v0x17f6d70_0;
    %load/vec4 v0x17f6d70_0;
    %load/vec4 v0x17f6ca0_0;
    %xor;
    %load/vec4 v0x17f6d70_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_13.8, 6;
    %load/vec4 v0x17f7230_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.10, 4;
    %vpi_func 3 243 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17f7230_0, 4, 32;
T_13.10 ;
    %load/vec4 v0x17f7230_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17f7230_0, 4, 32;
T_13.8 ;
    %load/vec4 v0x17f6bd0_0;
    %load/vec4 v0x17f6bd0_0;
    %load/vec4 v0x17f6b30_0;
    %xor;
    %load/vec4 v0x17f6bd0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_13.12, 6;
    %load/vec4 v0x17f7230_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.14, 4;
    %vpi_func 3 246 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17f7230_0, 4, 32;
T_13.14 ;
    %load/vec4 v0x17f7230_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17f7230_0, 4, 32;
T_13.12 ;
    %load/vec4 v0x17f6a00_0;
    %load/vec4 v0x17f6a00_0;
    %load/vec4 v0x17f6960_0;
    %xor;
    %load/vec4 v0x17f6a00_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_13.16, 6;
    %load/vec4 v0x17f7230_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.18, 4;
    %vpi_func 3 249 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17f7230_0, 4, 32;
T_13.18 ;
    %load/vec4 v0x17f7230_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17f7230_0, 4, 32;
T_13.16 ;
    %jmp T_13;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q4/ece241_2013_q4_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can1_depth5/human/ece241_2013_q4/iter2/response0/top_module.sv";
