[01/07 11:40:29      0s] 
[01/07 11:40:29      0s] Cadence Innovus(TM) Implementation System.
[01/07 11:40:29      0s] Copyright 2020 Cadence Design Systems, Inc. All rights reserved worldwide.
[01/07 11:40:29      0s] 
[01/07 11:40:29      0s] Version:	v20.11-s130_1, built Wed Aug 5 15:53:11 PDT 2020
[01/07 11:40:29      0s] Options:	
[01/07 11:40:29      0s] Date:		Tue Jan  7 11:40:29 2025
[01/07 11:40:29      0s] Host:		fatima.novalocal (x86_64 w/Linux 3.10.0-1160.99.1.el7.x86_64) (1core*4cpus*Intel(R) Xeon(R) CPU E5-2630 v3 @ 2.40GHz 16384KB)
[01/07 11:40:29      0s] OS:		CentOS Linux release 7.9.2009 (Core)
[01/07 11:40:29      0s] 
[01/07 11:40:29      0s] License:
[01/07 11:40:29      0s] 		invs	Innovus Implementation System	20.1	checkout succeeded
[01/07 11:40:29      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[01/07 11:41:02     17s] **WARN: (IMPOPT-801):	Genus executable not found in PATH. Install Genus, add the path to the genus executable in the PATH variable and rerun Innovus.
[01/07 11:41:04     19s] @(#)CDS: Innovus v20.11-s130_1 (64bit) 08/05/2020 15:53 (Linux 2.6.32-431.11.2.el6.x86_64)
[01/07 11:41:04     19s] @(#)CDS: NanoRoute 20.11-s130_1 NR200802-2257/20_11-UB (database version 18.20.512) {superthreading v2.9}
[01/07 11:41:04     19s] @(#)CDS: AAE 20.11-s008 (64bit) 08/05/2020 (Linux 2.6.32-431.11.2.el6.x86_64)
[01/07 11:41:04     19s] @(#)CDS: CTE 20.11-s059_1 () Aug  2 2020 05:46:30 ( )
[01/07 11:41:04     19s] @(#)CDS: SYNTECH 20.11-s028_1 () Aug  1 2020 06:14:27 ( )
[01/07 11:41:04     19s] @(#)CDS: CPE v20.11-s013
[01/07 11:41:04     19s] @(#)CDS: IQuantus/TQuantus 19.1.3-s260 (64bit) Thu May 28 10:57:28 PDT 2020 (Linux 2.6.32-431.11.2.el6.x86_64)
[01/07 11:41:04     19s] @(#)CDS: OA 22.60-s011 Tue Jun 16 12:27:00 2020
[01/07 11:41:04     19s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[01/07 11:41:04     19s] @(#)CDS: RCDB 11.15.0
[01/07 11:41:04     19s] @(#)CDS: STYLUS 20.10-p011_1 (06/03/2020 04:47 PDT)
[01/07 11:41:04     19s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_28450_fatima.novalocal_ist1112497_bZ4WMJ.

[01/07 11:41:04     19s] Change the soft stacksize limit to 0.2%RAM (31 mbytes). Set global soft_stack_size_limit to change the value.
[01/07 11:41:06     20s] 
[01/07 11:41:06     20s] **INFO:  MMMC transition support version v31-84 
[01/07 11:41:06     20s] 
[01/07 11:41:06     20s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[01/07 11:41:06     20s] <CMD> suppressMessage ENCEXT-2799
[01/07 11:41:06     20s] <CMD> win
[01/07 11:45:36     69s] <CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
[01/07 11:45:36     69s] <CMD> set conf_qxconf_file NULL
[01/07 11:45:36     69s] <CMD> set conf_qxlib_file NULL
[01/07 11:45:36     69s] <CMD> set defHierChar /
[01/07 11:45:36     69s] Set Default Input Pin Transition as 0.1 ps.
[01/07 11:45:36     69s] <CMD> set delaycal_input_transition_delay 0.1ps
[01/07 11:45:36     69s] <CMD> set distributed_client_message_echo 1
[01/07 11:45:36     69s] <CMD> set fpIsMaxIoHeight 0
[01/07 11:45:36     69s] <CMD> set gpsPrivate::dpgNewAddBufsDBUpdate 1
[01/07 11:45:36     69s] <CMD> set gpsPrivate::lsgEnableNewDbApiInRestruct 1
[01/07 11:45:36     69s] <CMD> set init_gnd_net dgnd
[01/07 11:45:36     69s] <CMD> set init_lef_file {../lef_libs/header8m2t_V55.lef ../lef_libs/fsc0h_d_generic_core.lef ../lef_libs/FSC0H_D_GENERIC_CORE_ANT_V55.lef}
[01/07 11:45:36     69s] <CMD> set init_mmmc_file counter4bit.view
[01/07 11:45:36     69s] <CMD> set init_oa_search_lib {}
[01/07 11:45:36     69s] <CMD> set init_pwr_net dvdd
[01/07 11:45:36     69s] <CMD> set init_verilog ../../SYNTHESIS/COUNTER4BIT/counter4bit_synth.v
[01/07 11:45:36     69s] <CMD> set pegDefaultResScaleFactor 1.000000
[01/07 11:45:36     69s] <CMD> set pegDetailResScaleFactor 1.000000
[01/07 11:45:36     69s] <CMD> set timing_library_float_precision_tol 0.000010
[01/07 11:45:36     69s] <CMD> set timing_library_load_pin_cap_indices {}
[01/07 11:45:36     69s] <CMD> set tso_post_client_restore_command {update_timing ; write_eco_opt_db ;}
[01/07 11:46:57     85s] <CMD> init_design
[01/07 11:46:57     85s] #% Begin Load MMMC data ... (date=01/07 11:46:57, mem=612.7M)
[01/07 11:46:57     85s] #% End Load MMMC data ... (date=01/07 11:46:57, total cpu=0:00:00.0, real=0:00:00.0, peak res=612.8M, current mem=612.8M)
[01/07 11:46:57     85s] 
[01/07 11:46:57     85s] Loading LEF file ../lef_libs/header8m2t_V55.lef ...
[01/07 11:46:57     85s] 
[01/07 11:46:57     85s] Loading LEF file ../lef_libs/fsc0h_d_generic_core.lef ...
[01/07 11:46:57     85s] WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
[01/07 11:46:57     85s] The LEF parser will ignore this statement.
[01/07 11:46:57     85s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file ../lef_libs/fsc0h_d_generic_core.lef at line 1.
[01/07 11:46:57     85s] Set DBUPerIGU to M2 pitch 400.
[01/07 11:46:57     85s] WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file ../lef_libs/fsc0h_d_generic_core.lef at line 41658.
[01/07 11:46:57     85s] 
[01/07 11:46:57     85s] Loading LEF file ../lef_libs/FSC0H_D_GENERIC_CORE_ANT_V55.lef ...
[01/07 11:46:57     85s] **WARN: (IMPLF-119):	LAYER 'metal1' has been found in the database. Its content except ANTENNA* data will be ignored.
[01/07 11:46:57     85s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[01/07 11:46:57     85s] Type 'man IMPLF-119' for more detail.
[01/07 11:46:57     85s] **WARN: (IMPLF-119):	LAYER 'metal2' has been found in the database. Its content except ANTENNA* data will be ignored.
[01/07 11:46:57     85s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[01/07 11:46:57     85s] Type 'man IMPLF-119' for more detail.
[01/07 11:46:57     85s] **WARN: (IMPLF-119):	LAYER 'metal3' has been found in the database. Its content except ANTENNA* data will be ignored.
[01/07 11:46:57     85s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[01/07 11:46:57     85s] Type 'man IMPLF-119' for more detail.
[01/07 11:46:57     85s] **WARN: (IMPLF-119):	LAYER 'metal4' has been found in the database. Its content except ANTENNA* data will be ignored.
[01/07 11:46:57     85s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[01/07 11:46:57     85s] Type 'man IMPLF-119' for more detail.
[01/07 11:46:57     85s] **WARN: (IMPLF-119):	LAYER 'metal5' has been found in the database. Its content except ANTENNA* data will be ignored.
[01/07 11:46:57     85s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[01/07 11:46:57     85s] Type 'man IMPLF-119' for more detail.
[01/07 11:46:57     85s] **WARN: (IMPLF-119):	LAYER 'metal6' has been found in the database. Its content except ANTENNA* data will be ignored.
[01/07 11:46:57     85s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[01/07 11:46:57     85s] Type 'man IMPLF-119' for more detail.
[01/07 11:46:57     85s] **WARN: (IMPLF-119):	LAYER 'metal7' has been found in the database. Its content except ANTENNA* data will be ignored.
[01/07 11:46:57     85s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[01/07 11:46:57     85s] Type 'man IMPLF-119' for more detail.
[01/07 11:46:57     85s] **WARN: (IMPLF-119):	LAYER 'metal8' has been found in the database. Its content except ANTENNA* data will be ignored.
[01/07 11:46:57     85s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[01/07 11:46:57     85s] Type 'man IMPLF-119' for more detail.
[01/07 11:46:57     85s] **WARN: (IMPLF-58):	MACRO 'AN2B1CHD' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[01/07 11:46:57     85s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[01/07 11:46:57     85s] Type 'man IMPLF-58' for more detail.
[01/07 11:46:57     85s] **WARN: (IMPLF-58):	MACRO 'AN2B1EHD' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[01/07 11:46:57     85s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[01/07 11:46:57     85s] Type 'man IMPLF-58' for more detail.
[01/07 11:46:57     85s] **WARN: (IMPLF-58):	MACRO 'AN2B1HHD' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[01/07 11:46:57     85s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[01/07 11:46:57     85s] Type 'man IMPLF-58' for more detail.
[01/07 11:46:57     85s] **WARN: (IMPLF-58):	MACRO 'AN2B1KHD' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[01/07 11:46:57     85s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[01/07 11:46:57     85s] Type 'man IMPLF-58' for more detail.
[01/07 11:46:57     85s] **WARN: (IMPLF-58):	MACRO 'AN2CHD' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[01/07 11:46:57     85s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[01/07 11:46:57     85s] Type 'man IMPLF-58' for more detail.
[01/07 11:46:57     85s] **WARN: (IMPLF-58):	MACRO 'AN2EHD' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[01/07 11:46:57     85s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[01/07 11:46:57     85s] Type 'man IMPLF-58' for more detail.
[01/07 11:46:57     85s] **WARN: (IMPLF-58):	MACRO 'AN2HHD' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[01/07 11:46:57     85s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[01/07 11:46:57     85s] Type 'man IMPLF-58' for more detail.
[01/07 11:46:57     85s] **WARN: (IMPLF-58):	MACRO 'AN2KHD' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[01/07 11:46:57     85s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[01/07 11:46:57     85s] Type 'man IMPLF-58' for more detail.
[01/07 11:46:57     85s] **WARN: (IMPLF-58):	MACRO 'AN3B1CHD' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[01/07 11:46:57     85s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[01/07 11:46:57     85s] Type 'man IMPLF-58' for more detail.
[01/07 11:46:57     85s] **WARN: (IMPLF-58):	MACRO 'AN3B1EHD' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[01/07 11:46:57     85s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[01/07 11:46:57     85s] Type 'man IMPLF-58' for more detail.
[01/07 11:46:57     85s] **WARN: (IMPLF-58):	MACRO 'AN3B1HHD' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[01/07 11:46:57     85s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[01/07 11:46:57     85s] Type 'man IMPLF-58' for more detail.
[01/07 11:46:57     85s] **WARN: (IMPLF-58):	MACRO 'AN3B2BHD' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[01/07 11:46:57     85s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[01/07 11:46:57     85s] Type 'man IMPLF-58' for more detail.
[01/07 11:46:57     85s] **WARN: (IMPLF-58):	MACRO 'AN3B2EHD' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[01/07 11:46:57     85s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[01/07 11:46:57     85s] Type 'man IMPLF-58' for more detail.
[01/07 11:46:57     85s] **WARN: (IMPLF-58):	MACRO 'AN3B2HHD' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[01/07 11:46:57     85s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[01/07 11:46:57     85s] Type 'man IMPLF-58' for more detail.
[01/07 11:46:57     85s] **WARN: (IMPLF-58):	MACRO 'AN3CHD' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[01/07 11:46:57     85s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[01/07 11:46:57     85s] Type 'man IMPLF-58' for more detail.
[01/07 11:46:57     85s] **WARN: (IMPLF-58):	MACRO 'AN3EHD' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[01/07 11:46:57     85s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[01/07 11:46:57     85s] Type 'man IMPLF-58' for more detail.
[01/07 11:46:57     85s] **WARN: (IMPLF-58):	MACRO 'AN3HHD' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[01/07 11:46:57     85s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[01/07 11:46:57     85s] Type 'man IMPLF-58' for more detail.
[01/07 11:46:57     85s] **WARN: (IMPLF-58):	MACRO 'AN4B1BHD' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[01/07 11:46:57     85s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[01/07 11:46:57     85s] Type 'man IMPLF-58' for more detail.
[01/07 11:46:57     85s] **WARN: (IMPLF-58):	MACRO 'AN4B1EHD' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[01/07 11:46:57     85s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[01/07 11:46:57     85s] Type 'man IMPLF-58' for more detail.
[01/07 11:46:57     85s] **WARN: (IMPLF-58):	MACRO 'AN4B1HHD' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[01/07 11:46:57     85s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[01/07 11:46:57     85s] Type 'man IMPLF-58' for more detail.
[01/07 11:46:57     85s] **WARN: (EMS-27):	Message (IMPLF-58) has exceeded the current message display limit of 20.
[01/07 11:46:57     85s] To increase the message display limit, refer to the product command reference manual.
[01/07 11:46:57     85s] WARNING (LEFPARS-2003): BUSBITCHARS is a required statement on LEF file with version 5.5 and earlier.
[01/07 11:46:57     85s] Without BUSBITCHARS defined, the LEF file is technically incorrect.
[01/07 11:46:57     85s] Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file ../lef_libs/FSC0H_D_GENERIC_CORE_ANT_V55.lef at line 17898.
[01/07 11:46:57     85s] WARNING (LEFPARS-2004): DIVIDERCHAR is a required statementon LEF file with version 5.5 and earlier.
[01/07 11:46:57     85s] Without DIVIDECHAR defined, the LEF file is technically incorrect.
[01/07 11:46:57     85s] Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file ../lef_libs/FSC0H_D_GENERIC_CORE_ANT_V55.lef at line 17898.
[01/07 11:46:57     85s] **WARN: (IMPLF-61):	407 duplicated MACRO definitions have been found in the LEF file(s). Their content except DENSITY and PIN ANTENNA* data, and certain properties, have been ignored.
[01/07 11:46:57     85s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[01/07 11:46:57     85s] Type 'man IMPLF-61' for more detail.
[01/07 11:46:57     85s] **WARN: (IMPLF-200):	Pin 'A' in macro 'ANTHD' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[01/07 11:46:57     85s] Type 'man IMPLF-200' for more detail.
[01/07 11:46:57     85s] 
[01/07 11:46:57     85s] viaInitial starts at Tue Jan  7 11:46:57 2025
viaInitial ends at Tue Jan  7 11:46:57 2025

##  Check design process and node:  
##  Both design process and tech node are not set.

[01/07 11:46:57     85s] Loading view definition file from counter4bit.view
[01/07 11:46:57     85s] Reading SS_LIB timing library '/afs/.ist.utl.pt/users/9/7/ist1112497/DIGITAL/SYNTHESIS/synthesis_libs/fsc0h_d_generic_core_ss1p08v125c.lib' ...
[01/07 11:46:59     87s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTHD'. The cell will only be used for analysis. (File /afs/.ist.utl.pt/users/9/7/ist1112497/DIGITAL/SYNTHESIS/synthesis_libs/fsc0h_d_generic_core_ss1p08v125c.lib)
[01/07 11:46:59     87s] Read 407 cells in library 'fsc0h_d_generic_core_ss1p08v125c' 
[01/07 11:46:59     87s] Reading FF_LIB timing library '/afs/.ist.utl.pt/users/9/7/ist1112497/DIGITAL/SYNTHESIS/synthesis_libs/fsc0h_d_generic_core_ff1p32vm40c.lib' ...
[01/07 11:47:01     89s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTHD'. The cell will only be used for analysis. (File /afs/.ist.utl.pt/users/9/7/ist1112497/DIGITAL/SYNTHESIS/synthesis_libs/fsc0h_d_generic_core_ff1p32vm40c.lib)
[01/07 11:47:01     89s] Read 407 cells in library 'fsc0h_d_generic_core_ff1p32vm40c' 
[01/07 11:47:02     89s] Ending "PreSetAnalysisView" (total cpu=0:00:04.5, real=0:00:05.0, peak res=748.3M, current mem=638.7M)
[01/07 11:47:02     89s] *** End library_loading (cpu=0.07min, real=0.08min, mem=21.0M, fe_cpu=1.50min, fe_real=6.55min, fe_mem=779.2M) ***
[01/07 11:47:02     89s] #% Begin Load netlist data ... (date=01/07 11:47:02, mem=637.9M)
[01/07 11:47:02     89s] *** Begin netlist parsing (mem=779.2M) ***
[01/07 11:47:02     89s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR4EHD' is defined in LEF but not in the timing library.
[01/07 11:47:02     89s] Type 'man IMPVL-159' for more detail.
[01/07 11:47:02     89s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR4EHD' is defined in LEF but not in the timing library.
[01/07 11:47:02     89s] Type 'man IMPVL-159' for more detail.
[01/07 11:47:02     89s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR3EHD' is defined in LEF but not in the timing library.
[01/07 11:47:02     89s] Type 'man IMPVL-159' for more detail.
[01/07 11:47:02     89s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR3EHD' is defined in LEF but not in the timing library.
[01/07 11:47:02     89s] Type 'man IMPVL-159' for more detail.
[01/07 11:47:02     89s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR3CHD' is defined in LEF but not in the timing library.
[01/07 11:47:02     89s] Type 'man IMPVL-159' for more detail.
[01/07 11:47:02     89s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR3CHD' is defined in LEF but not in the timing library.
[01/07 11:47:02     89s] Type 'man IMPVL-159' for more detail.
[01/07 11:47:02     89s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR2KHD' is defined in LEF but not in the timing library.
[01/07 11:47:02     89s] Type 'man IMPVL-159' for more detail.
[01/07 11:47:02     89s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR2KHD' is defined in LEF but not in the timing library.
[01/07 11:47:02     89s] Type 'man IMPVL-159' for more detail.
[01/07 11:47:02     89s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR2HHD' is defined in LEF but not in the timing library.
[01/07 11:47:02     89s] Type 'man IMPVL-159' for more detail.
[01/07 11:47:02     89s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR2HHD' is defined in LEF but not in the timing library.
[01/07 11:47:02     89s] Type 'man IMPVL-159' for more detail.
[01/07 11:47:02     89s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR2EHD' is defined in LEF but not in the timing library.
[01/07 11:47:02     89s] Type 'man IMPVL-159' for more detail.
[01/07 11:47:02     89s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR2EHD' is defined in LEF but not in the timing library.
[01/07 11:47:02     89s] Type 'man IMPVL-159' for more detail.
[01/07 11:47:02     89s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR2CHD' is defined in LEF but not in the timing library.
[01/07 11:47:02     89s] Type 'man IMPVL-159' for more detail.
[01/07 11:47:02     89s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR2CHD' is defined in LEF but not in the timing library.
[01/07 11:47:02     89s] Type 'man IMPVL-159' for more detail.
[01/07 11:47:02     89s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XNR4EHD' is defined in LEF but not in the timing library.
[01/07 11:47:02     89s] Type 'man IMPVL-159' for more detail.
[01/07 11:47:02     89s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XNR4EHD' is defined in LEF but not in the timing library.
[01/07 11:47:02     89s] Type 'man IMPVL-159' for more detail.
[01/07 11:47:02     89s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XNR3EHD' is defined in LEF but not in the timing library.
[01/07 11:47:02     89s] Type 'man IMPVL-159' for more detail.
[01/07 11:47:02     89s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XNR3EHD' is defined in LEF but not in the timing library.
[01/07 11:47:02     89s] Type 'man IMPVL-159' for more detail.
[01/07 11:47:02     89s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XNR3CHD' is defined in LEF but not in the timing library.
[01/07 11:47:02     89s] Type 'man IMPVL-159' for more detail.
[01/07 11:47:02     89s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XNR3CHD' is defined in LEF but not in the timing library.
[01/07 11:47:02     89s] Type 'man IMPVL-159' for more detail.
[01/07 11:47:02     89s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[01/07 11:47:02     89s] To increase the message display limit, refer to the product command reference manual.
[01/07 11:47:02     89s] Created 407 new cells from 2 timing libraries.
[01/07 11:47:02     89s] Reading netlist ...
[01/07 11:47:02     89s] Backslashed names will retain backslash and a trailing blank character.
[01/07 11:47:02     89s] Reading verilog netlist '../../SYNTHESIS/COUNTER4BIT/counter4bit_synth.v'
[01/07 11:47:02     89s] 
[01/07 11:47:02     89s] *** Memory Usage v#2 (Current mem = 779.152M, initial mem = 272.281M) ***
[01/07 11:47:02     89s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=779.2M) ***
[01/07 11:47:02     89s] #% End Load netlist data ... (date=01/07 11:47:02, total cpu=0:00:00.0, real=0:00:00.0, peak res=647.0M, current mem=647.0M)
[01/07 11:47:02     89s] Top level cell is counter4bit.
[01/07 11:47:02     90s] Hooked 814 DB cells to tlib cells.
[01/07 11:47:02     90s] Ending "BindLib:" (total cpu=0:00:00.4, real=0:00:00.0, peak res=684.3M, current mem=684.3M)
[01/07 11:47:02     90s] Starting recursive module instantiation check.
[01/07 11:47:02     90s] No recursion found.
[01/07 11:47:02     90s] Building hierarchical netlist for Cell counter4bit ...
[01/07 11:47:02     90s] *** Netlist is unique.
[01/07 11:47:02     90s] Setting Std. cell height to 3200 DBU (smallest netlist inst).
[01/07 11:47:02     90s] ** info: there are 823 modules.
[01/07 11:47:02     90s] ** info: there are 25 stdCell insts.
[01/07 11:47:02     90s] 
[01/07 11:47:02     90s] *** Memory Usage v#2 (Current mem = 830.578M, initial mem = 272.281M) ***
[01/07 11:47:02     90s] **WARN: (IMPFP-3961):	The techSite 'iocore_d' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/07 11:47:02     90s] Type 'man IMPFP-3961' for more detail.
[01/07 11:47:02     90s] **WARN: (IMPFP-3961):	The techSite 'iocore_c' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/07 11:47:02     90s] Type 'man IMPFP-3961' for more detail.
[01/07 11:47:02     90s] **WARN: (IMPFP-3961):	The techSite 'corner_ab' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/07 11:47:02     90s] Type 'man IMPFP-3961' for more detail.
[01/07 11:47:02     90s] **WARN: (IMPFP-3961):	The techSite 'corner_b' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/07 11:47:02     90s] Type 'man IMPFP-3961' for more detail.
[01/07 11:47:02     90s] **WARN: (IMPFP-3961):	The techSite 'corner_a' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/07 11:47:02     90s] Type 'man IMPFP-3961' for more detail.
[01/07 11:47:02     90s] **WARN: (IMPFP-3961):	The techSite 'iocore_o' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/07 11:47:02     90s] Type 'man IMPFP-3961' for more detail.
[01/07 11:47:02     90s] **WARN: (IMPFP-3961):	The techSite 'iocore_n' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/07 11:47:02     90s] Type 'man IMPFP-3961' for more detail.
[01/07 11:47:02     90s] **WARN: (IMPFP-3961):	The techSite 'iocore_k' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/07 11:47:02     90s] Type 'man IMPFP-3961' for more detail.
[01/07 11:47:02     90s] **WARN: (IMPFP-3961):	The techSite 'iocore_bs' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/07 11:47:02     90s] Type 'man IMPFP-3961' for more detail.
[01/07 11:47:02     90s] **WARN: (IMPFP-3961):	The techSite 'iocore_as' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/07 11:47:02     90s] Type 'man IMPFP-3961' for more detail.
[01/07 11:47:02     90s] **WARN: (IMPFP-3961):	The techSite 'iocore_b' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/07 11:47:02     90s] Type 'man IMPFP-3961' for more detail.
[01/07 11:47:02     90s] **WARN: (IMPFP-3961):	The techSite 'iocore_a' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/07 11:47:02     90s] Type 'man IMPFP-3961' for more detail.
[01/07 11:47:02     90s] **WARN: (IMPFP-3961):	The techSite 'corega_3200' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/07 11:47:02     90s] Type 'man IMPFP-3961' for more detail.
[01/07 11:47:02     90s] **WARN: (IMPFP-3961):	The techSite 'core_2800' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/07 11:47:02     90s] Type 'man IMPFP-3961' for more detail.
[01/07 11:47:02     90s] **WARN: (IMPFP-3961):	The techSite 'core_3200' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/07 11:47:02     90s] Type 'man IMPFP-3961' for more detail.
[01/07 11:47:02     90s] Set Default Net Delay as 1000 ps.
[01/07 11:47:02     90s] Set Default Net Load as 0.5 pF. 
[01/07 11:47:02     90s] Set Default Input Pin Transition as 0.1 ps.
[01/07 11:47:03     91s] Extraction setup Started 
[01/07 11:47:03     91s] Initializing multi-corner RC extraction with 2 active RC Corners ...
[01/07 11:47:03     91s] Reading Capacitance Table File captable.cap ...
[01/07 11:47:03     91s] Cap table was created using Encounter 14.26-s039_1.
[01/07 11:47:03     91s] Process name: MIXED_MODE_RFCMOS13_1P8M2T_MMC_FSG_TOP_METAL20K_L130E.
[01/07 11:47:03     91s] **WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[01/07 11:47:03     91s] **WARN: (IMPEXT-2771):	Via ALVIA specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[01/07 11:47:03     91s] Allocated an empty WireEdgeEnlargement table in SS_RC [7].
[01/07 11:47:03     91s] Allocated an empty WireEdgeEnlargement table in SS_RC [8].
[01/07 11:47:03     91s] **WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
[01/07 11:47:03     91s] Reading Capacitance Table File captable.cap ...
[01/07 11:47:03     91s] Cap table was created using Encounter 14.26-s039_1.
[01/07 11:47:03     91s] Process name: MIXED_MODE_RFCMOS13_1P8M2T_MMC_FSG_TOP_METAL20K_L130E.
[01/07 11:47:03     91s] **WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[01/07 11:47:03     91s] **WARN: (IMPEXT-2771):	Via ALVIA specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[01/07 11:47:03     91s] Allocated an empty WireEdgeEnlargement table in FF_RC [7].
[01/07 11:47:03     91s] Allocated an empty WireEdgeEnlargement table in FF_RC [8].
[01/07 11:47:03     91s] **WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
[01/07 11:47:03     91s] Importing multi-corner RC tables ... 
[01/07 11:47:03     91s] Summary of Active RC-Corners : 
[01/07 11:47:03     91s]  
[01/07 11:47:03     91s]  Analysis View: WC_AN
[01/07 11:47:03     91s]     RC-Corner Name        : SS_RC
[01/07 11:47:03     91s]     RC-Corner Index       : 0
[01/07 11:47:03     91s]     RC-Corner Temperature : 125 Celsius
[01/07 11:47:03     91s]     RC-Corner Cap Table   : 'captable.cap'
[01/07 11:47:03     91s]     RC-Corner PreRoute Res Factor         : 1.1
[01/07 11:47:03     91s]     RC-Corner PreRoute Cap Factor         : 1.1
[01/07 11:47:03     91s]     RC-Corner PostRoute Res Factor        : 1.1 {1.1 1 1}
[01/07 11:47:03     91s]     RC-Corner PostRoute Cap Factor        : 1.1 {1.1 1 1}
[01/07 11:47:03     91s]     RC-Corner PostRoute XCap Factor       : 1.1 {1.1 1 1}
[01/07 11:47:03     91s]     RC-Corner PreRoute Clock Res Factor   : 1.1
[01/07 11:47:03     91s]     RC-Corner PreRoute Clock Cap Factor   : 1.1
[01/07 11:47:03     91s]     RC-Corner PostRoute Clock Cap Factor  : 1.1 {1.1 1 1} 
[01/07 11:47:03     91s]     RC-Corner PostRoute Clock Res Factor  : 1.1 {1.1 1 1} 
[01/07 11:47:03     91s]  
[01/07 11:47:03     91s]  Analysis View: BC_AN
[01/07 11:47:03     91s]     RC-Corner Name        : FF_RC
[01/07 11:47:03     91s]     RC-Corner Index       : 1
[01/07 11:47:03     91s]     RC-Corner Temperature : -40 Celsius
[01/07 11:47:03     91s]     RC-Corner Cap Table   : 'captable.cap'
[01/07 11:47:03     91s]     RC-Corner PreRoute Res Factor         : 0.9
[01/07 11:47:03     91s]     RC-Corner PreRoute Cap Factor         : 0.9
[01/07 11:47:03     91s]     RC-Corner PostRoute Res Factor        : 0.9 {0.9 1 1}
[01/07 11:47:03     91s]     RC-Corner PostRoute Cap Factor        : 0.9 {0.9 1 1}
[01/07 11:47:03     91s]     RC-Corner PostRoute XCap Factor       : 0.9 {0.9 1 1}
[01/07 11:47:03     91s]     RC-Corner PreRoute Clock Res Factor   : 0.9
[01/07 11:47:03     91s]     RC-Corner PreRoute Clock Cap Factor   : 0.9
[01/07 11:47:03     91s]     RC-Corner PostRoute Clock Cap Factor  : 0.9 {0.9 1 1} 
[01/07 11:47:03     91s]     RC-Corner PostRoute Clock Res Factor  : 0.9 {0.9 1 1} 
[01/07 11:47:03     91s] LayerId::1 widthSet size::4
[01/07 11:47:03     91s] LayerId::2 widthSet size::4
[01/07 11:47:03     91s] LayerId::3 widthSet size::4
[01/07 11:47:03     91s] LayerId::4 widthSet size::4
[01/07 11:47:03     91s] LayerId::5 widthSet size::4
[01/07 11:47:03     91s] LayerId::6 widthSet size::4
[01/07 11:47:03     91s] LayerId::7 widthSet size::4
[01/07 11:47:03     91s] LayerId::8 widthSet size::5
[01/07 11:47:03     91s] Updating RC grid for preRoute extraction ...
[01/07 11:47:03     91s] Initializing multi-corner capacitance tables ... 
[01/07 11:47:03     91s] Initializing multi-corner resistance tables ...
[01/07 11:47:03     91s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 11:47:03     91s] {RT SS_RC 0 8 8 {7 0} 1}
[01/07 11:47:03     91s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.000000 ; newSi: 0.000000 ; pMod: 82 ; 
[01/07 11:47:03     91s] *Info: initialize multi-corner CTS.
[01/07 11:47:04     91s] Ending "SetAnalysisView" (total cpu=0:00:00.1, real=0:00:01.0, peak res=894.0M, current mem=678.2M)
[01/07 11:47:04     91s] Reading timing constraints file '../../SYNTHESIS/COUNTER4BIT/counter4bit_synth.sdc' ...
[01/07 11:47:04     91s] Current (total cpu=0:01:32, real=0:06:35, peak res=902.4M, current mem=902.4M)
[01/07 11:47:04     91s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../../SYNTHESIS/COUNTER4BIT/counter4bit_synth.sdc, Line 9).
[01/07 11:47:04     91s] 
[01/07 11:47:04     91s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../../SYNTHESIS/COUNTER4BIT/counter4bit_synth.sdc, Line 10).
[01/07 11:47:04     91s] 
[01/07 11:47:04     92s] INFO (CTE): Reading of timing constraints file ../../SYNTHESIS/COUNTER4BIT/counter4bit_synth.sdc completed, with 2 WARNING
[01/07 11:47:04     92s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=911.5M, current mem=911.5M)
[01/07 11:47:04     92s] Current (total cpu=0:01:32, real=0:06:35, peak res=911.5M, current mem=911.5M)
[01/07 11:47:04     92s] Reading timing constraints file '../../SYNTHESIS/COUNTER4BIT/counter4bit_synth.sdc' ...
[01/07 11:47:04     92s] Current (total cpu=0:01:32, real=0:06:35, peak res=911.5M, current mem=911.5M)
[01/07 11:47:04     92s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../../SYNTHESIS/COUNTER4BIT/counter4bit_synth.sdc, Line 9).
[01/07 11:47:04     92s] 
[01/07 11:47:04     92s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../../SYNTHESIS/COUNTER4BIT/counter4bit_synth.sdc, Line 10).
[01/07 11:47:04     92s] 
[01/07 11:47:04     92s] INFO (CTE): Reading of timing constraints file ../../SYNTHESIS/COUNTER4BIT/counter4bit_synth.sdc completed, with 2 WARNING
[01/07 11:47:04     92s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=911.7M, current mem=911.7M)
[01/07 11:47:04     92s] Current (total cpu=0:01:32, real=0:06:35, peak res=911.7M, current mem=911.7M)
[01/07 11:47:04     92s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[01/07 11:47:04     92s] Creating Cell Server ...(0, 1, 1, 1)
[01/07 11:47:04     92s] Summary for sequential cells identification: 
[01/07 11:47:04     92s]   Identified SBFF number: 88
[01/07 11:47:04     92s]   Identified MBFF number: 0
[01/07 11:47:04     92s]   Identified SB Latch number: 0
[01/07 11:47:04     92s]   Identified MB Latch number: 0
[01/07 11:47:04     92s]   Not identified SBFF number: 4
[01/07 11:47:04     92s]   Not identified MBFF number: 0
[01/07 11:47:04     92s]   Not identified SB Latch number: 0
[01/07 11:47:04     92s]   Not identified MB Latch number: 0
[01/07 11:47:04     92s]   Number of sequential cells which are not FFs: 26
[01/07 11:47:04     92s] Total number of combinational cells: 276
[01/07 11:47:04     92s] Total number of sequential cells: 118
[01/07 11:47:04     92s] Total number of tristate cells: 13
[01/07 11:47:04     92s] Total number of level shifter cells: 0
[01/07 11:47:04     92s] Total number of power gating cells: 0
[01/07 11:47:04     92s] Total number of isolation cells: 0
[01/07 11:47:04     92s] Total number of power switch cells: 0
[01/07 11:47:04     92s] Total number of pulse generator cells: 0
[01/07 11:47:04     92s] Total number of always on buffers: 0
[01/07 11:47:04     92s] Total number of retention cells: 0
[01/07 11:47:04     92s] List of usable buffers: BUFCKEHD BUFCHD BUFCKHHD BUFCKGHD BUFCKIHD BUFCKJHD BUFCKLHD BUFCKKHD BUFCKMHD BUFCKNHD BUFCKQHD BUFEHD BUFDHD BUFHHD BUFGHD BUFIHD BUFJHD BUFKHD BUFLHD BUFMHD BUFNHD BUFQHD
[01/07 11:47:04     92s] Total number of usable buffers: 22
[01/07 11:47:04     92s] List of unusable buffers:
[01/07 11:47:04     92s] Total number of unusable buffers: 0
[01/07 11:47:04     92s] List of usable inverters: INVCKDHD INVCHD INVCKGHD INVCKHHD INVCKIHD INVCKJHD INVCKKHD INVCKLHD INVCKMHD INVCKNHD INVCKQHD INVDHD INVGHD INVHHD INVJHD INVIHD INVKHD INVLHD INVMHD INVNHD INVQHD
[01/07 11:47:04     92s] Total number of usable inverters: 21
[01/07 11:47:04     92s] List of unusable inverters:
[01/07 11:47:04     92s] Total number of unusable inverters: 0
[01/07 11:47:04     92s] List of identified usable delay cells: DELAKHD DELBKHD DELDKHD DELCKHD
[01/07 11:47:04     92s] Total number of identified usable delay cells: 4
[01/07 11:47:04     92s] List of identified unusable delay cells:
[01/07 11:47:04     92s] Total number of identified unusable delay cells: 0
[01/07 11:47:04     92s] Creating Cell Server, finished. 
[01/07 11:47:04     92s] 
[01/07 11:47:04     92s] Deleting Cell Server ...
[01/07 11:47:04     92s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=941.8M, current mem=941.8M)
[01/07 11:47:04     92s] Creating Cell Server ...(0, 0, 0, 0)
[01/07 11:47:04     92s] Summary for sequential cells identification: 
[01/07 11:47:04     92s]   Identified SBFF number: 88
[01/07 11:47:04     92s]   Identified MBFF number: 0
[01/07 11:47:04     92s]   Identified SB Latch number: 0
[01/07 11:47:04     92s]   Identified MB Latch number: 0
[01/07 11:47:04     92s]   Not identified SBFF number: 4
[01/07 11:47:04     92s]   Not identified MBFF number: 0
[01/07 11:47:04     92s]   Not identified SB Latch number: 0
[01/07 11:47:04     92s]   Not identified MB Latch number: 0
[01/07 11:47:04     92s]   Number of sequential cells which are not FFs: 26
[01/07 11:47:04     92s]  Visiting view : WC_AN
[01/07 11:47:04     92s]    : PowerDomain = none : Weighted F : unweighted  = 29.10 (1.000) with rcCorner = 0
[01/07 11:47:04     92s]    : PowerDomain = none : Weighted F : unweighted  = 26.90 (1.000) with rcCorner = -1
[01/07 11:47:04     92s]  Visiting view : BC_AN
[01/07 11:47:04     92s]    : PowerDomain = none : Weighted F : unweighted  = 12.60 (1.000) with rcCorner = 1
[01/07 11:47:04     92s]    : PowerDomain = none : Weighted F : unweighted  = 11.50 (1.000) with rcCorner = -1
[01/07 11:47:04     92s]  Setting StdDelay to 29.10
[01/07 11:47:04     92s] Creating Cell Server, finished. 
[01/07 11:47:04     92s] 
[01/07 11:47:04     92s] 
[01/07 11:47:04     92s] *** Summary of all messages that are not suppressed in this session:
[01/07 11:47:04     92s] Severity  ID               Count  Summary                                  
[01/07 11:47:04     92s] WARNING   IMPLF-58           407  MACRO '%s' has been found in the databas...
[01/07 11:47:04     92s] WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
[01/07 11:47:04     92s] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[01/07 11:47:04     92s] WARNING   IMPLF-119            8  LAYER '%s' has been found in the databas...
[01/07 11:47:04     92s] WARNING   IMPFP-3961          15  The techSite '%s' has no related standar...
[01/07 11:47:04     92s] WARNING   IMPEXT-2710          2  Basic Cap table for layer M%d is ignored...
[01/07 11:47:04     92s] WARNING   IMPEXT-2760          2  Layer M%d specified in the cap table is ...
[01/07 11:47:04     92s] WARNING   IMPEXT-2771          2  Via %s specified in the cap table is ign...
[01/07 11:47:04     92s] WARNING   IMPVL-159          814  Pin '%s' of cell '%s' is defined in LEF ...
[01/07 11:47:04     92s] WARNING   TCLCMD-1461          4  Skipped unsupported command: %s          
[01/07 11:47:04     92s] WARNING   TECHLIB-302          2  No function defined for cell '%s'. The c...
[01/07 11:47:04     92s] *** Message Summary: 1258 warning(s), 0 error(s)
[01/07 11:47:04     92s] 
[01/07 11:48:00    102s] <CMD> getIoFlowFlag
[01/07 11:48:22    105s] <CMD> setIoFlowFlag 0
[01/07 11:48:22    105s] <CMD> floorPlan -site core -s 20.67 19.2 3.6 3.6 3.6 3.6
[01/07 11:48:22    105s] **WARN: (IMPFP-3961):	The techSite 'iocore_d' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/07 11:48:22    105s] Type 'man IMPFP-3961' for more detail.
[01/07 11:48:22    105s] **WARN: (IMPFP-3961):	The techSite 'iocore_c' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/07 11:48:22    105s] Type 'man IMPFP-3961' for more detail.
[01/07 11:48:22    105s] **WARN: (IMPFP-3961):	The techSite 'corner_ab' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/07 11:48:22    105s] Type 'man IMPFP-3961' for more detail.
[01/07 11:48:22    105s] **WARN: (IMPFP-3961):	The techSite 'corner_b' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/07 11:48:22    105s] Type 'man IMPFP-3961' for more detail.
[01/07 11:48:22    105s] **WARN: (IMPFP-3961):	The techSite 'corner_a' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/07 11:48:22    105s] Type 'man IMPFP-3961' for more detail.
[01/07 11:48:22    105s] **WARN: (IMPFP-3961):	The techSite 'iocore_o' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/07 11:48:22    105s] Type 'man IMPFP-3961' for more detail.
[01/07 11:48:22    105s] **WARN: (IMPFP-3961):	The techSite 'iocore_n' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/07 11:48:22    105s] Type 'man IMPFP-3961' for more detail.
[01/07 11:48:22    105s] **WARN: (IMPFP-3961):	The techSite 'iocore_k' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/07 11:48:22    105s] Type 'man IMPFP-3961' for more detail.
[01/07 11:48:22    105s] **WARN: (IMPFP-3961):	The techSite 'iocore_bs' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/07 11:48:22    105s] Type 'man IMPFP-3961' for more detail.
[01/07 11:48:22    105s] **WARN: (IMPFP-3961):	The techSite 'iocore_as' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/07 11:48:22    105s] Type 'man IMPFP-3961' for more detail.
[01/07 11:48:22    105s] **WARN: (IMPFP-3961):	The techSite 'iocore_b' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/07 11:48:22    105s] Type 'man IMPFP-3961' for more detail.
[01/07 11:48:22    105s] **WARN: (IMPFP-3961):	The techSite 'iocore_a' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/07 11:48:22    105s] Type 'man IMPFP-3961' for more detail.
[01/07 11:48:22    105s] **WARN: (IMPFP-3961):	The techSite 'corega_3200' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/07 11:48:22    105s] Type 'man IMPFP-3961' for more detail.
[01/07 11:48:22    105s] **WARN: (IMPFP-3961):	The techSite 'core_2800' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/07 11:48:22    105s] Type 'man IMPFP-3961' for more detail.
[01/07 11:48:22    105s] **WARN: (IMPFP-3961):	The techSite 'core_3200' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/07 11:48:22    105s] Type 'man IMPFP-3961' for more detail.
[01/07 11:48:22    105s] <CMD> uiSetTool select
[01/07 11:48:22    105s] <CMD> getIoFlowFlag
[01/07 11:48:22    105s] <CMD> fit
[01/07 11:49:00    113s] <CMD> setIoFlowFlag 0
[01/07 11:49:00    113s] <CMD> floorPlan -site core -s 22 19.2 3.6 3.6 3.6 3.6
[01/07 11:49:00    113s] **WARN: (IMPFP-3961):	The techSite 'iocore_d' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/07 11:49:00    113s] Type 'man IMPFP-3961' for more detail.
[01/07 11:49:00    113s] **WARN: (IMPFP-3961):	The techSite 'iocore_c' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/07 11:49:00    113s] Type 'man IMPFP-3961' for more detail.
[01/07 11:49:00    113s] **WARN: (IMPFP-3961):	The techSite 'corner_ab' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/07 11:49:00    113s] Type 'man IMPFP-3961' for more detail.
[01/07 11:49:00    113s] **WARN: (IMPFP-3961):	The techSite 'corner_b' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/07 11:49:00    113s] Type 'man IMPFP-3961' for more detail.
[01/07 11:49:00    113s] **WARN: (IMPFP-3961):	The techSite 'corner_a' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/07 11:49:00    113s] Type 'man IMPFP-3961' for more detail.
[01/07 11:49:00    113s] **WARN: (IMPFP-3961):	The techSite 'iocore_o' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/07 11:49:00    113s] Type 'man IMPFP-3961' for more detail.
[01/07 11:49:00    113s] **WARN: (IMPFP-3961):	The techSite 'iocore_n' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/07 11:49:00    113s] Type 'man IMPFP-3961' for more detail.
[01/07 11:49:00    113s] **WARN: (IMPFP-3961):	The techSite 'iocore_k' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/07 11:49:00    113s] Type 'man IMPFP-3961' for more detail.
[01/07 11:49:00    113s] **WARN: (IMPFP-3961):	The techSite 'iocore_bs' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/07 11:49:00    113s] Type 'man IMPFP-3961' for more detail.
[01/07 11:49:00    113s] **WARN: (IMPFP-3961):	The techSite 'iocore_as' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/07 11:49:00    113s] Type 'man IMPFP-3961' for more detail.
[01/07 11:49:00    113s] **WARN: (IMPFP-3961):	The techSite 'iocore_b' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/07 11:49:00    113s] Type 'man IMPFP-3961' for more detail.
[01/07 11:49:00    113s] **WARN: (IMPFP-3961):	The techSite 'iocore_a' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/07 11:49:00    113s] Type 'man IMPFP-3961' for more detail.
[01/07 11:49:00    113s] **WARN: (IMPFP-3961):	The techSite 'corega_3200' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/07 11:49:00    113s] Type 'man IMPFP-3961' for more detail.
[01/07 11:49:00    113s] **WARN: (IMPFP-3961):	The techSite 'core_2800' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/07 11:49:00    113s] Type 'man IMPFP-3961' for more detail.
[01/07 11:49:00    113s] **WARN: (IMPFP-3961):	The techSite 'core_3200' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/07 11:49:00    113s] Type 'man IMPFP-3961' for more detail.
[01/07 11:49:00    113s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[01/07 11:49:00    113s] <CMD> uiSetTool select
[01/07 11:49:00    113s] <CMD> getIoFlowFlag
[01/07 11:49:00    113s] <CMD> fit
[01/07 11:49:06    114s] <CMD> setIoFlowFlag 0
[01/07 11:49:06    114s] <CMD> floorPlan -site core -s 22.0 19.2 3.6 3.6 3.6 3.6
[01/07 11:49:06    114s] **WARN: (IMPFP-3961):	The techSite 'iocore_d' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/07 11:49:06    114s] Type 'man IMPFP-3961' for more detail.
[01/07 11:49:06    114s] **WARN: (IMPFP-3961):	The techSite 'iocore_c' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/07 11:49:06    114s] Type 'man IMPFP-3961' for more detail.
[01/07 11:49:06    114s] **WARN: (IMPFP-3961):	The techSite 'corner_ab' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/07 11:49:06    114s] Type 'man IMPFP-3961' for more detail.
[01/07 11:49:06    114s] **WARN: (IMPFP-3961):	The techSite 'corner_b' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/07 11:49:06    114s] Type 'man IMPFP-3961' for more detail.
[01/07 11:49:06    114s] **WARN: (IMPFP-3961):	The techSite 'corner_a' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/07 11:49:06    114s] Type 'man IMPFP-3961' for more detail.
[01/07 11:49:06    114s] **WARN: (IMPFP-3961):	The techSite 'iocore_o' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/07 11:49:06    114s] Type 'man IMPFP-3961' for more detail.
[01/07 11:49:06    114s] **WARN: (IMPFP-3961):	The techSite 'iocore_n' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/07 11:49:06    114s] Type 'man IMPFP-3961' for more detail.
[01/07 11:49:06    114s] **WARN: (IMPFP-3961):	The techSite 'iocore_k' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/07 11:49:06    114s] Type 'man IMPFP-3961' for more detail.
[01/07 11:49:06    114s] **WARN: (IMPFP-3961):	The techSite 'iocore_bs' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/07 11:49:06    114s] Type 'man IMPFP-3961' for more detail.
[01/07 11:49:06    114s] **WARN: (IMPFP-3961):	The techSite 'iocore_as' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/07 11:49:06    114s] Type 'man IMPFP-3961' for more detail.
[01/07 11:49:06    114s] **WARN: (IMPFP-3961):	The techSite 'iocore_b' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/07 11:49:06    114s] Type 'man IMPFP-3961' for more detail.
[01/07 11:49:06    114s] **WARN: (IMPFP-3961):	The techSite 'iocore_a' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/07 11:49:06    114s] Type 'man IMPFP-3961' for more detail.
[01/07 11:49:06    114s] **WARN: (IMPFP-3961):	The techSite 'corega_3200' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/07 11:49:06    114s] Type 'man IMPFP-3961' for more detail.
[01/07 11:49:06    114s] **WARN: (IMPFP-3961):	The techSite 'core_2800' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/07 11:49:06    114s] Type 'man IMPFP-3961' for more detail.
[01/07 11:49:06    114s] **WARN: (IMPFP-3961):	The techSite 'core_3200' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[01/07 11:49:06    114s] Type 'man IMPFP-3961' for more detail.
[01/07 11:49:06    114s] <CMD> uiSetTool select
[01/07 11:49:06    114s] <CMD> getIoFlowFlag
[01/07 11:49:06    114s] <CMD> fit
[01/07 11:50:32    129s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[01/07 11:50:32    129s] <CMD> setPinAssignMode -pinEditInBatch true
[01/07 11:50:32    129s] <CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 3 -spreadType center -spacing 0.4 -pin {count_dir enable reset}
[01/07 11:50:32    129s] #create default rule from bind_ndr_rule rule=0x7f36dc1ec3d0 0x7f36dc0b0570
[01/07 11:50:33    130s] ### import design signature (1): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 halo=0
[01/07 11:50:33    130s] Successfully spread [3] pins.
[01/07 11:50:33    130s] editPin : finished (cpu = 0:00:00.7 real = 0:00:01.0, mem = 1141.2M).
[01/07 11:50:33    130s] <CMD> setPinAssignMode -pinEditInBatch false
[01/07 11:50:50    133s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[01/07 11:50:50    133s] <CMD> setPinAssignMode -pinEditInBatch true
[01/07 11:50:50    133s] <CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 2 -spreadType center -spacing 0.4 -pin clk
[01/07 11:50:50    133s] ### import design signature (2): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 halo=0
[01/07 11:50:50    133s] Successfully spread [1] pins.
[01/07 11:50:50    133s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1145.0M).
[01/07 11:50:50    133s] <CMD> setPinAssignMode -pinEditInBatch false
[01/07 11:51:01    135s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[01/07 11:51:01    135s] <CMD> setPinAssignMode -pinEditInBatch true
[01/07 11:51:01    135s] <CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Right -layer 3 -spreadType center -spacing 0.4 -pin {{count[0]} {count[1]} {count[2]} {count[3]}}
[01/07 11:51:01    135s] ### import design signature (3): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 halo=0
[01/07 11:51:01    135s] Successfully spread [4] pins.
[01/07 11:51:01    135s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1145.0M).
[01/07 11:51:01    135s] <CMD> setPinAssignMode -pinEditInBatch false
[01/07 11:53:05    158s] <CMD> clearGlobalNets
[01/07 11:53:05    158s] <CMD> globalNetConnect dgnd -type pgpin -pin GND -instanceBasename *
[01/07 11:53:05    158s] <CMD> globalNetConnect dvdd -type pgpin -pin VCC -instanceBasename *
[01/07 11:53:43    165s] <CMD> set sprCreateIeRingOffset 1.0
[01/07 11:53:43    165s] <CMD> set sprCreateIeRingThreshold 1.0
[01/07 11:53:43    165s] <CMD> set sprCreateIeRingJogDistance 1.0
[01/07 11:53:43    165s] <CMD> set sprCreateIeRingLayers {}
[01/07 11:53:43    165s] <CMD> set sprCreateIeRingOffset 1.0
[01/07 11:53:43    165s] <CMD> set sprCreateIeRingThreshold 1.0
[01/07 11:53:43    165s] <CMD> set sprCreateIeRingJogDistance 1.0
[01/07 11:53:43    165s] <CMD> set sprCreateIeRingLayers {}
[01/07 11:53:43    165s] <CMD> set sprCreateIeStripeWidth 10.0
[01/07 11:53:43    165s] <CMD> set sprCreateIeStripeThreshold 1.0
[01/07 11:53:43    165s] <CMD> set sprCreateIeStripeWidth 10.0
[01/07 11:53:43    165s] <CMD> set sprCreateIeStripeThreshold 1.0
[01/07 11:53:43    165s] <CMD> set sprCreateIeRingOffset 1.0
[01/07 11:53:43    165s] <CMD> set sprCreateIeRingThreshold 1.0
[01/07 11:53:43    165s] <CMD> set sprCreateIeRingJogDistance 1.0
[01/07 11:53:43    165s] <CMD> set sprCreateIeRingLayers {}
[01/07 11:53:43    165s] <CMD> set sprCreateIeStripeWidth 10.0
[01/07 11:53:43    165s] <CMD> set sprCreateIeStripeThreshold 1.0
[01/07 11:54:20    172s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal8 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[01/07 11:54:20    172s] The ring targets are set to core/block ring wires.
[01/07 11:54:20    172s] addRing command will consider rows while creating rings.
[01/07 11:54:20    172s] addRing command will disallow rings to go over rows.
[01/07 11:54:20    172s] addRing command will ignore shorts while creating rings.
[01/07 11:54:20    172s] <CMD> addRing -nets {dgnd dvdd} -type core_rings -follow core -layer {top metal1 bottom metal1 left metal2 right metal2} -width {top 0.4 bottom 0.4 left 0.4 right 0.4} -spacing {top 0.4 bottom 0.4 left 0.4 right 0.4} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[01/07 11:54:20    172s] 
[01/07 11:54:20    172s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1156.0M)
[01/07 11:54:20    172s] **WARN: (IMPPP-193):	The currently specified top spacing 0.400000  might create min enclosed area violation. The required min enclosed area for layer metal1 is 0.307000. If violation happens, increase the spacing to around 0.604076. The recommended spacing is the square root of min enclosure area.
[01/07 11:54:20    172s] **WARN: (IMPPP-193):	The currently specified bottom spacing 0.400000  might create min enclosed area violation. The required min enclosed area for layer metal1 is 0.307000. If violation happens, increase the spacing to around 0.604076. The recommended spacing is the square root of min enclosure area.
[01/07 11:54:20    172s] **WARN: (IMPPP-193):	The currently specified left spacing 0.400000  might create min enclosed area violation. The required min enclosed area for layer metal2 is 0.307000. If violation happens, increase the spacing to around 0.604076. The recommended spacing is the square root of min enclosure area.
[01/07 11:54:20    172s] **WARN: (IMPPP-193):	The currently specified right spacing 0.400000  might create min enclosed area violation. The required min enclosed area for layer metal2 is 0.307000. If violation happens, increase the spacing to around 0.604076. The recommended spacing is the square root of min enclosure area.
[01/07 11:54:20    172s] Ring generation is complete.
[01/07 11:54:20    172s] vias are now being generated.
[01/07 11:54:20    172s] addRing created 8 wires.
[01/07 11:54:20    172s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[01/07 11:54:20    172s] +--------+----------------+----------------+
[01/07 11:54:20    172s] |  Layer |     Created    |     Deleted    |
[01/07 11:54:20    172s] +--------+----------------+----------------+
[01/07 11:54:20    172s] | metal1 |        4       |       NA       |
[01/07 11:54:20    172s] |   via  |        8       |        0       |
[01/07 11:54:20    172s] | metal2 |        4       |       NA       |
[01/07 11:54:20    172s] +--------+----------------+----------------+
[01/07 11:56:15    191s] <CMD> setSrouteMode -viaConnectToShape { noshape }
[01/07 11:56:15    191s] <CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { metal1(1) metal8(8) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { metal1(1) metal8(8) } -nets { dvdd dgnd } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { metal1(1) metal8(8) }
[01/07 11:56:15    191s] *** Begin SPECIAL ROUTE on Tue Jan  7 11:56:15 2025 ***
[01/07 11:56:15    191s] SPECIAL ROUTE ran on directory: /afs/.ist.utl.pt/users/9/7/ist1112497/DIGITAL/P_and_R/COUNTERBIT
[01/07 11:56:15    191s] SPECIAL ROUTE ran on machine: fatima.novalocal (Linux 3.10.0-1160.99.1.el7.x86_64 Xeon 2.40Ghz)
[01/07 11:56:15    191s] 
[01/07 11:56:15    191s] Begin option processing ...
[01/07 11:56:15    191s] srouteConnectPowerBump set to false
[01/07 11:56:15    191s] routeSelectNet set to "dvdd dgnd"
[01/07 11:56:15    191s] routeSpecial set to true
[01/07 11:56:15    191s] srouteBlockPin set to "useLef"
[01/07 11:56:15    191s] srouteBottomLayerLimit set to 1
[01/07 11:56:15    191s] srouteBottomTargetLayerLimit set to 1
[01/07 11:56:15    191s] srouteConnectConverterPin set to false
[01/07 11:56:15    191s] srouteCrossoverViaBottomLayer set to 1
[01/07 11:56:15    191s] srouteCrossoverViaTopLayer set to 8
[01/07 11:56:15    191s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[01/07 11:56:15    191s] srouteFollowCorePinEnd set to 3
[01/07 11:56:15    191s] srouteJogControl set to "preferWithChanges differentLayer"
[01/07 11:56:15    191s] srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
[01/07 11:56:15    191s] sroutePadPinAllPorts set to true
[01/07 11:56:15    191s] sroutePreserveExistingRoutes set to true
[01/07 11:56:15    191s] srouteRoutePowerBarPortOnBothDir set to true
[01/07 11:56:15    191s] srouteStopBlockPin set to "nearestTarget"
[01/07 11:56:15    191s] srouteTopLayerLimit set to 8
[01/07 11:56:15    191s] srouteTopTargetLayerLimit set to 8
[01/07 11:56:15    191s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2277.00 megs.
[01/07 11:56:15    191s] 
[01/07 11:56:15    191s] Reading DB technology information...
[01/07 11:56:15    191s] Finished reading DB technology information.
[01/07 11:56:15    191s] Reading floorplan and netlist information...
[01/07 11:56:15    191s] Finished reading floorplan and netlist information.
[01/07 11:56:15    191s] **WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
[01/07 11:56:15    191s] Read in 16 layers, 8 routing layers, 1 overlap layer
[01/07 11:56:15    191s] Read in 415 macros, 17 used
[01/07 11:56:15    191s] Read in 16 components
[01/07 11:56:15    191s]   16 core components: 16 unplaced, 0 placed, 0 fixed
[01/07 11:56:15    191s] Read in 8 physical pins
[01/07 11:56:15    191s]   8 physical pins: 0 unplaced, 8 placed, 0 fixed
[01/07 11:56:15    191s] Read in 8 nets
[01/07 11:56:15    191s] Read in 2 special nets, 2 routed
[01/07 11:56:15    191s] Read in 40 terminals
[01/07 11:56:15    191s] 2 nets selected.
[01/07 11:56:15    191s] 
[01/07 11:56:15    191s] Begin power routing ...
[01/07 11:56:15    191s] ### import design signature (4): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 halo=0
[01/07 11:56:15    191s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the dvdd net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[01/07 11:56:15    191s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the dvdd net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[01/07 11:56:15    191s] Type 'man IMPSR-1256' for more detail.
[01/07 11:56:15    191s] Cannot find any AREAIO class pad pin of net dvdd. Check net list, or change port class in the technology file, or change option to include pin in given range.
[01/07 11:56:15    191s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the dgnd net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[01/07 11:56:15    191s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the dgnd net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[01/07 11:56:15    191s] Type 'man IMPSR-1256' for more detail.
[01/07 11:56:15    191s] Cannot find any AREAIO class pad pin of net dgnd. Check net list, or change port class in the technology file, or change option to include pin in given range.
[01/07 11:56:15    191s] CPU time for FollowPin 0 seconds
[01/07 11:56:15    191s] CPU time for FollowPin 0 seconds
[01/07 11:56:15    191s]   Number of IO ports routed: 0
[01/07 11:56:15    191s]   Number of Block ports routed: 0
[01/07 11:56:15    191s]   Number of Stripe ports routed: 0
[01/07 11:56:15    191s]   Number of Core ports routed: 14
[01/07 11:56:15    191s]   Number of Pad ports routed: 0
[01/07 11:56:15    191s]   Number of Power Bump ports routed: 0
[01/07 11:56:15    191s]   Number of Followpin connections: 7
[01/07 11:56:15    191s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2293.00 megs.
[01/07 11:56:15    191s] 
[01/07 11:56:15    191s] 
[01/07 11:56:15    191s] 
[01/07 11:56:15    191s]  Begin updating DB with routing results ...
[01/07 11:56:15    191s]  Updating DB with 8 io pins ...
[01/07 11:56:15    191s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[01/07 11:56:15    191s] Pin and blockage extraction finished
[01/07 11:56:15    191s] 
[01/07 11:56:15    191s] sroute created 21 wires.
[01/07 11:56:15    191s] ViaGen created 14 vias, deleted 0 via to avoid violation.
[01/07 11:56:15    191s] +--------+----------------+----------------+
[01/07 11:56:15    191s] |  Layer |     Created    |     Deleted    |
[01/07 11:56:15    191s] +--------+----------------+----------------+
[01/07 11:56:15    191s] | metal1 |       21       |       NA       |
[01/07 11:56:15    191s] |   via  |       14       |        0       |
[01/07 11:56:15    191s] +--------+----------------+----------------+
[01/07 11:56:42    197s] <CMD> set sprCreateIeRingOffset 1.0
[01/07 11:56:42    197s] <CMD> set sprCreateIeRingThreshold 1.0
[01/07 11:56:42    197s] <CMD> set sprCreateIeRingJogDistance 1.0
[01/07 11:56:42    197s] <CMD> set sprCreateIeRingLayers {}
[01/07 11:56:42    197s] <CMD> set sprCreateIeRingOffset 1.0
[01/07 11:56:42    197s] <CMD> set sprCreateIeRingThreshold 1.0
[01/07 11:56:42    197s] <CMD> set sprCreateIeRingJogDistance 1.0
[01/07 11:56:42    197s] <CMD> set sprCreateIeRingLayers {}
[01/07 11:56:43    197s] <CMD> set sprCreateIeStripeWidth 10.0
[01/07 11:56:43    197s] <CMD> set sprCreateIeStripeThreshold 1.0
[01/07 11:56:43    197s] <CMD> set sprCreateIeStripeWidth 10.0
[01/07 11:56:43    197s] <CMD> set sprCreateIeStripeThreshold 1.0
[01/07 11:56:43    197s] <CMD> set sprCreateIeRingOffset 1.0
[01/07 11:56:43    197s] <CMD> set sprCreateIeRingThreshold 1.0
[01/07 11:56:43    197s] <CMD> set sprCreateIeRingJogDistance 1.0
[01/07 11:56:43    197s] <CMD> set sprCreateIeRingLayers {}
[01/07 11:56:43    197s] <CMD> set sprCreateIeStripeWidth 10.0
[01/07 11:56:43    197s] <CMD> set sprCreateIeStripeThreshold 1.0
[01/07 11:56:58    199s] <CMD> zoomBox 8.03100 6.29200 35.26800 19.17800
[01/07 11:56:58    199s] <CMD> zoomBox 10.98200 7.36100 34.13400 18.31500
[01/07 11:56:59    199s] <CMD> zoomBox 18.92200 10.23800 31.01000 15.95700
[01/07 11:57:01    199s] <CMD> zoomBox 11.01200 7.87900 34.17100 18.83600
[01/07 11:57:04    200s] <CMD> zoomBox -6.01900 2.94900 46.17700 27.64400
[01/07 11:57:05    200s] <CMD> zoomBox -17.57100 -0.44200 54.67300 33.73800
[01/07 11:58:17    213s] <CMD> zoomBox -17.57100 9.81200 54.67300 43.99200
[01/07 11:58:18    214s] <CMD> zoomBox -25.49800 8.03000 59.49600 48.24200
[01/07 11:58:20    214s] <CMD> zoomBox -17.57200 9.81200 54.67300 43.99200
[01/07 11:58:21    214s] <CMD> zoomBox -10.83500 11.32600 50.57400 40.38000
[01/07 11:58:40    217s] <CMD> fit
[01/07 12:00:24    235s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer metal8 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[01/07 12:00:24    235s] addStripe will allow jog to connect padcore ring and block ring.
[01/07 12:00:24    235s] 
[01/07 12:00:24    235s] Stripes will stop at the boundary of the specified area.
[01/07 12:00:24    235s] When breaking rings, the power planner will consider the existence of blocks.
[01/07 12:00:24    235s] Stripes will not extend to closest target.
[01/07 12:00:24    235s] The power planner will set stripe antenna targets to none (no trimming allowed).
[01/07 12:00:24    235s] Stripes will not be created over regions without power planning wires.
[01/07 12:00:24    235s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[01/07 12:00:24    235s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[01/07 12:00:24    235s] Offset for stripe breaking is set to 0.
[01/07 12:00:24    235s] <CMD> addStripe -nets {dvdd dgnd} -layer metal7 -direction horizontal -width 1 -spacing 0.4 -set_to_set_distance 100 -start_from right -start_offset 5 -stop_offset 5 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit metal8 -padcore_ring_bottom_layer_limit metal1 -block_ring_top_layer_limit metal8 -block_ring_bottom_layer_limit metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[01/07 12:00:24    235s] 
[01/07 12:00:24    235s] Initialize fgc environment(mem: 1186.4M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1186.4M)
[01/07 12:00:24    235s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1186.4M)
[01/07 12:00:24    235s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1186.4M)
[01/07 12:00:24    235s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1186.4M)
[01/07 12:00:24    235s] **WARN: (IMPPP-193):	The currently specified  spacing 0.400000 in -spacing option might create min enclosed area violation. The required min enclosed area for layer metal7 is 0.870000. If violation happens, increase the spacing to around 0.982738. The recommended spacing is the square root of min enclosure area.
[01/07 12:00:24    235s] Starting stripe generation ...
[01/07 12:00:24    235s] Non-Default Mode Option Settings :
[01/07 12:00:24    235s]   NONE
[01/07 12:00:24    235s] Stripe generation is complete.
[01/07 12:00:24    235s] vias are now being generated.
[01/07 12:00:24    235s] addStripe created 2 wires.
[01/07 12:00:24    235s] ViaGen created 20 vias, deleted 0 via to avoid violation.
[01/07 12:00:24    235s] +--------+----------------+----------------+
[01/07 12:00:24    235s] |  Layer |     Created    |     Deleted    |
[01/07 12:00:24    235s] +--------+----------------+----------------+
[01/07 12:00:24    235s] |  via2  |        4       |        0       |
[01/07 12:00:24    235s] |  via3  |        4       |        0       |
[01/07 12:00:24    235s] |  via4  |        4       |        0       |
[01/07 12:00:24    235s] |  via5  |        4       |        0       |
[01/07 12:00:24    235s] |  via6  |        4       |        0       |
[01/07 12:00:24    235s] | metal7 |        2       |       NA       |
[01/07 12:00:24    235s] +--------+----------------+----------------+
[01/07 12:00:29    236s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer metal8 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[01/07 12:00:29    236s] addStripe will allow jog to connect padcore ring and block ring.
[01/07 12:00:29    236s] 
[01/07 12:00:29    236s] Stripes will stop at the boundary of the specified area.
[01/07 12:00:29    236s] When breaking rings, the power planner will consider the existence of blocks.
[01/07 12:00:29    236s] Stripes will not extend to closest target.
[01/07 12:00:29    236s] The power planner will set stripe antenna targets to none (no trimming allowed).
[01/07 12:00:29    236s] Stripes will not be created over regions without power planning wires.
[01/07 12:00:29    236s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[01/07 12:00:29    236s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[01/07 12:00:29    236s] Offset for stripe breaking is set to 0.
[01/07 12:00:29    236s] <CMD> addStripe -nets {dvdd dgnd} -layer metal7 -direction vertical -width 1 -spacing 0.4 -set_to_set_distance 100 -start_from left -start_offset 5 -stop_offset 5 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit metal8 -padcore_ring_bottom_layer_limit metal1 -block_ring_top_layer_limit metal8 -block_ring_bottom_layer_limit metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[01/07 12:00:29    236s] 
[01/07 12:00:29    236s] Initialize fgc environment(mem: 1186.4M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1186.4M)
[01/07 12:00:29    236s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1186.4M)
[01/07 12:00:29    236s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1186.4M)
[01/07 12:00:29    236s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1186.4M)
[01/07 12:00:29    236s] **WARN: (IMPPP-193):	The currently specified  spacing 0.400000 in -spacing option might create min enclosed area violation. The required min enclosed area for layer metal7 is 0.870000. If violation happens, increase the spacing to around 0.982738. The recommended spacing is the square root of min enclosure area.
[01/07 12:00:29    236s] Starting stripe generation ...
[01/07 12:00:29    236s] Non-Default Mode Option Settings :
[01/07 12:00:29    236s]   NONE
[01/07 12:00:29    236s] Stripe generation is complete.
[01/07 12:00:29    236s] vias are now being generated.
[01/07 12:00:29    236s] addStripe created 4 wires.
[01/07 12:00:29    236s] ViaGen created 60 vias, deleted 0 via to avoid violation.
[01/07 12:00:29    236s] +--------+----------------+----------------+
[01/07 12:00:29    236s] |  Layer |     Created    |     Deleted    |
[01/07 12:00:29    236s] +--------+----------------+----------------+
[01/07 12:00:29    236s] |   via  |       10       |        0       |
[01/07 12:00:29    236s] |  via2  |       10       |        0       |
[01/07 12:00:29    236s] |  via3  |       10       |        0       |
[01/07 12:00:29    236s] |  via4  |       10       |        0       |
[01/07 12:00:29    236s] |  via5  |       10       |        0       |
[01/07 12:00:29    236s] |  via6  |       10       |        0       |
[01/07 12:00:29    236s] | metal7 |        4       |       NA       |
[01/07 12:00:29    236s] +--------+----------------+----------------+
[01/07 12:00:34    237s] <CMD> selectWire 2.0000 10.0000 27.2000 11.0000 7 dgnd
[01/07 12:00:37    237s] <CMD> undo
[01/07 12:00:43    237s] <CMD> deselectAll
[01/07 12:00:43    237s] <CMD> selectWire 1.2000 8.6000 28.0000 9.6000 7 dvdd
[01/07 12:00:46    237s] <CMD> deselectAll
[01/07 12:00:48    237s] <CMD> selectWire 1.2000 8.6000 28.0000 9.6000 7 dvdd
[01/07 12:00:49    237s] <CMD> deleteSelectedFromFPlan
[01/07 12:00:58    239s] <CMD> selectWire 2.0000 10.0000 27.2000 11.0000 7 dgnd
[01/07 12:01:00    239s] <CMD> deleteSelectedFromFPlan
[01/07 12:01:05    239s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer metal8 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[01/07 12:01:05    239s] addStripe will allow jog to connect padcore ring and block ring.
[01/07 12:01:05    239s] 
[01/07 12:01:05    239s] Stripes will stop at the boundary of the specified area.
[01/07 12:01:05    239s] When breaking rings, the power planner will consider the existence of blocks.
[01/07 12:01:05    239s] Stripes will not extend to closest target.
[01/07 12:01:05    239s] The power planner will set stripe antenna targets to none (no trimming allowed).
[01/07 12:01:05    239s] Stripes will not be created over regions without power planning wires.
[01/07 12:01:05    239s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[01/07 12:01:05    239s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[01/07 12:01:05    239s] Offset for stripe breaking is set to 0.
[01/07 12:01:05    239s] <CMD> addStripe -nets {dvdd dgnd} -layer metal7 -direction vertical -width 1 -spacing 0.4 -set_to_set_distance 100 -start_from left -start_offset 5 -stop_offset 5 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit metal8 -padcore_ring_bottom_layer_limit metal1 -block_ring_top_layer_limit metal8 -block_ring_bottom_layer_limit metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[01/07 12:01:05    239s] 
[01/07 12:01:05    239s] Initialize fgc environment(mem: 1186.4M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1186.4M)
[01/07 12:01:05    239s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1186.4M)
[01/07 12:01:05    239s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1186.4M)
[01/07 12:01:05    239s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1186.4M)
[01/07 12:01:05    239s] **WARN: (IMPPP-193):	The currently specified  spacing 0.400000 in -spacing option might create min enclosed area violation. The required min enclosed area for layer metal7 is 0.870000. If violation happens, increase the spacing to around 0.982738. The recommended spacing is the square root of min enclosure area.
[01/07 12:01:05    239s] Starting stripe generation ...
[01/07 12:01:05    239s] Non-Default Mode Option Settings :
[01/07 12:01:05    239s]   NONE
[01/07 12:01:05    239s] Stripe generation is complete.
[01/07 12:01:05    239s] vias are now being generated.
[01/07 12:01:05    239s] addStripe created 2 wires.
[01/07 12:01:05    239s] ViaGen created 66 vias, deleted 0 via to avoid violation.
[01/07 12:01:05    239s] +--------+----------------+----------------+
[01/07 12:01:05    239s] |  Layer |     Created    |     Deleted    |
[01/07 12:01:05    239s] +--------+----------------+----------------+
[01/07 12:01:05    239s] |   via  |       11       |        0       |
[01/07 12:01:05    239s] |  via2  |       11       |        0       |
[01/07 12:01:05    239s] |  via3  |       11       |        0       |
[01/07 12:01:05    239s] |  via4  |       11       |        0       |
[01/07 12:01:05    239s] |  via5  |       11       |        0       |
[01/07 12:01:05    239s] |  via6  |       11       |        0       |
[01/07 12:01:05    239s] | metal7 |        2       |       NA       |
[01/07 12:01:05    239s] +--------+----------------+----------------+
[01/07 12:07:32    313s] <CMD> saveFPlan counter4bit_PG_rings.fp
[01/07 12:07:53    316s] <CMD> setDesignMode -process 130
[01/07 12:07:53    316s] ##  Process: 130           (User Set)               
[01/07 12:07:53    316s] ##     Node: (not set)                           
[01/07 12:07:53    316s] 
##  Check design process and node:  
##  Design tech node is not set.

[01/07 12:07:53    316s] Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
[01/07 12:07:53    316s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[01/07 12:07:53    316s] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[01/07 12:07:53    316s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
[01/07 12:07:53    316s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
[01/07 12:08:47    327s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[01/07 12:08:47    327s] <CMD> timeDesign -prePlace -pathReports -drvReports -slackReports -numPaths 50 -prefix counter4bit_prePlace -outDir timingReports
[01/07 12:08:47    327s] Setting timing_disable_library_data_to_data_checks to 'true'.
[01/07 12:08:47    327s] Setting timing_disable_user_data_to_data_checks to 'true'.
[01/07 12:08:47    327s] Set Using Default Delay Limit as 101.
[01/07 12:08:47    327s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[01/07 12:08:47    327s] Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
[01/07 12:08:47    327s] Set Default Net Delay as 0 ps.
[01/07 12:08:47    327s] Set Default Net Load as 0 pF. 
[01/07 12:08:47    327s] Effort level <high> specified for reg2reg path_group
[01/07 12:08:48    328s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1214.8M
[01/07 12:08:48    328s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1214.8M
[01/07 12:08:48    328s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1214.8M
[01/07 12:08:48    328s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.030, REAL:0.032, MEM:1246.8M
[01/07 12:08:48    328s] Use non-trimmed site array because memory saving is not enough.
[01/07 12:08:48    328s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1246.8M
[01/07 12:08:48    328s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.001, MEM:1246.8M
[01/07 12:08:48    328s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.060, REAL:0.056, MEM:1246.8M
[01/07 12:08:48    328s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.060, REAL:0.057, MEM:1246.8M
[01/07 12:08:48    328s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1246.8M
[01/07 12:08:48    328s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1246.8M
[01/07 12:08:48    328s] Starting delay calculation for Setup views
[01/07 12:08:48    328s] **WARN: (IMPESI-3505):	setDelayCalMode -eng_copyNetPropToNewNet true (default=false) will be obsoleted along with its sgs2set equivalent.  This parameter will continue to be supported in the current release, but will be removed in the next major release of the software.
[01/07 12:08:48    328s] AAE DB initialization (MEM=1246.8 CPU=0:00:00.0 REAL=0:00:00.0) 
[01/07 12:08:48    328s] #################################################################################
[01/07 12:08:48    328s] # Design Stage: PreRoute
[01/07 12:08:48    328s] # Design Name: counter4bit
[01/07 12:08:48    328s] # Design Mode: 130nm
[01/07 12:08:48    328s] # Analysis Mode: MMMC Non-OCV 
[01/07 12:08:48    328s] # Parasitics Mode: No SPEF/RCDB 
[01/07 12:08:48    328s] # Signoff Settings: SI Off 
[01/07 12:08:48    328s] #################################################################################
[01/07 12:08:48    328s] Calculate delays in BcWc mode...
[01/07 12:08:48    328s] Topological Sorting (REAL = 0:00:00.0, MEM = 1246.8M, InitMEM = 1246.8M)
[01/07 12:08:48    328s] Start delay calculation (fullDC) (1 T). (MEM=1246.8)
[01/07 12:08:48    328s] Start AAE Lib Loading. (MEM=1258.31)
[01/07 12:08:48    328s] End AAE Lib Loading. (MEM=1267.85 CPU=0:00:00.0 Real=0:00:00.0)
[01/07 12:08:48    328s] End AAE Lib Interpolated Model. (MEM=1267.85 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/07 12:08:48    328s] First Iteration Infinite Tw... 
[01/07 12:08:48    328s] Total number of fetched objects 29
[01/07 12:08:49    328s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/07 12:08:49    328s] End delay calculation. (MEM=1243.92 CPU=0:00:00.0 REAL=0:00:01.0)
[01/07 12:08:49    328s] End delay calculation (fullDC). (MEM=1216.84 CPU=0:00:00.3 REAL=0:00:01.0)
[01/07 12:08:49    328s] *** CDM Built up (cpu=0:00:00.3  real=0:00:01.0  mem= 1216.8M) ***
[01/07 12:08:49    329s] *** Done Building Timing Graph (cpu=0:00:00.9 real=0:00:01.0 totSessionCpu=0:05:29 mem=1216.8M)
[01/07 12:08:49    329s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 WC_AN 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  8.281  |  8.281  |  9.226  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|    4    |    4    |    4    |
+--------------------+---------+---------+---------+

Density: 65.758%
------------------------------------------------------------
Set Using Default Delay Limit as 1000.
[01/07 12:08:49    329s] Resetting back High Fanout Nets as non-ideal
[01/07 12:08:49    329s] Set Default Net Delay as 1000 ps.
[01/07 12:08:49    329s] Set Default Net Load as 0.5 pF. 
[01/07 12:08:49    329s] Reported timing to dir timingReports
[01/07 12:08:49    329s] Total CPU time: 1.67 sec
[01/07 12:08:49    329s] Total Real time: 2.0 sec
[01/07 12:08:49    329s] Total Memory Usage: 1155.324219 Mbytes
[01/07 12:08:49    329s] 
[01/07 12:08:49    329s] =============================================================================================
[01/07 12:08:49    329s]  Final TAT Report for timeDesign
[01/07 12:08:49    329s] =============================================================================================
[01/07 12:08:49    329s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/07 12:08:49    329s] ---------------------------------------------------------------------------------------------
[01/07 12:08:49    329s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 12:08:49    329s] [ TimingUpdate           ]      1   0:00:00.0  (   0.4 % )     0:00:00.9 /  0:00:00.9    1.0
[01/07 12:08:49    329s] [ FullDelayCalc          ]      1   0:00:00.9  (  52.5 % )     0:00:00.9 /  0:00:00.9    1.0
[01/07 12:08:49    329s] [ OptSummaryReport       ]      1   0:00:00.2  (  10.5 % )     0:00:01.1 /  0:00:01.1    1.0
[01/07 12:08:49    329s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 12:08:49    329s] [ GenerateReports        ]      1   0:00:00.1  (   3.1 % )     0:00:00.1 /  0:00:00.0    0.4
[01/07 12:08:49    329s] [ ReportAnalysisSummary  ]      2   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 12:08:49    329s] [ MISC                   ]          0:00:00.6  (  33.0 % )     0:00:00.6 /  0:00:00.5    0.9
[01/07 12:08:49    329s] ---------------------------------------------------------------------------------------------
[01/07 12:08:49    329s]  timeDesign TOTAL                   0:00:01.7  ( 100.0 % )     0:00:01.7 /  0:00:01.6    0.9
[01/07 12:08:49    329s] ---------------------------------------------------------------------------------------------
[01/07 12:08:49    329s] 
[01/07 12:09:44    338s] <CMD> setPlaceMode -fp false
[01/07 12:09:44    338s] <CMD> place_design
[01/07 12:09:44    338s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 4, percentage of missing scan cell = 0.00% (0 / 4)
[01/07 12:09:44    338s] 
[01/07 12:09:44    338s] pdi colorize_geometry "" ""
[01/07 12:09:44    338s] 
[01/07 12:09:44    338s] ### Time Record (colorize_geometry) is installed.
[01/07 12:09:44    338s] #Start colorize_geometry on Tue Jan  7 12:09:44 2025
[01/07 12:09:44    338s] #
[01/07 12:09:44    338s] ### Time Record (Pre Callback) is installed.
[01/07 12:09:44    338s] ### Time Record (Pre Callback) is uninstalled.
[01/07 12:09:44    338s] ### Time Record (DB Import) is installed.
[01/07 12:09:44    338s] ### import design signature (5): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=28547554 placement=1144108932 pin_access=1 halo=0
[01/07 12:09:44    338s] ### Time Record (DB Import) is uninstalled.
[01/07 12:09:44    338s] ### Time Record (DB Export) is installed.
[01/07 12:09:44    338s] Extracting standard cell pins and blockage ...... 
[01/07 12:09:44    338s] Pin and blockage extraction finished
[01/07 12:09:44    338s] ### export design design signature (6): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=28547554 placement=1144108932 pin_access=1 halo=0
[01/07 12:09:44    338s] ### Time Record (DB Export) is uninstalled.
[01/07 12:09:44    338s] ### Time Record (Post Callback) is installed.
[01/07 12:09:44    338s] ### Time Record (Post Callback) is uninstalled.
[01/07 12:09:44    338s] #
[01/07 12:09:44    338s] #colorize_geometry statistics:
[01/07 12:09:44    338s] #Cpu time = 00:00:00
[01/07 12:09:44    338s] #Elapsed time = 00:00:00
[01/07 12:09:44    338s] #Increased memory = -4.66 (MB)
[01/07 12:09:44    338s] #Total memory = 1016.77 (MB)
[01/07 12:09:44    338s] #Peak memory = 1107.76 (MB)
[01/07 12:09:44    338s] #Number of warnings = 0
[01/07 12:09:44    338s] #Total number of warnings = 0
[01/07 12:09:44    338s] #Number of fails = 0
[01/07 12:09:44    338s] #Total number of fails = 0
[01/07 12:09:44    338s] #Complete colorize_geometry on Tue Jan  7 12:09:44 2025
[01/07 12:09:44    338s] #
[01/07 12:09:44    338s] ### import design signature (7): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 halo=0
[01/07 12:09:44    338s] ### Time Record (colorize_geometry) is uninstalled.
[01/07 12:09:44    338s] ### 
[01/07 12:09:44    338s] ###   Scalability Statistics
[01/07 12:09:44    338s] ### 
[01/07 12:09:44    338s] ### ------------------------+----------------+----------------+----------------+
[01/07 12:09:44    338s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[01/07 12:09:44    338s] ### ------------------------+----------------+----------------+----------------+
[01/07 12:09:44    338s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[01/07 12:09:44    338s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[01/07 12:09:44    338s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[01/07 12:09:44    338s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[01/07 12:09:44    338s] ###   Entire Command        |        00:00:00|        00:00:00|             1.0|
[01/07 12:09:44    338s] ### ------------------------+----------------+----------------+----------------+
[01/07 12:09:44    338s] ### 
[01/07 12:09:44    338s] *** Starting placeDesign default flow ***
[01/07 12:09:44    338s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 12:09:44    338s] ### Creating LA Mngr. totSessionCpu=0:05:38 mem=1159.0M
[01/07 12:09:44    338s] ### Creating LA Mngr, finished. totSessionCpu=0:05:38 mem=1159.0M
[01/07 12:09:44    338s] *** Start deleteBufferTree ***
[01/07 12:09:44    338s] Info: Detect buffers to remove automatically.
[01/07 12:09:44    338s] Analyzing netlist ...
[01/07 12:09:44    338s] Updating netlist
[01/07 12:09:44    338s] 
[01/07 12:09:44    338s] *summary: 2 instances (buffers/inverters) removed
[01/07 12:09:44    338s] *** Finish deleteBufferTree (0:00:00.1) ***
[01/07 12:09:44    338s] Deleting Cell Server ...
[01/07 12:09:44    338s] **INFO: Enable pre-place timing setting for timing analysis
[01/07 12:09:44    338s] Set Using Default Delay Limit as 101.
[01/07 12:09:44    338s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[01/07 12:09:44    338s] Set Default Net Delay as 0 ps.
[01/07 12:09:44    338s] Set Default Net Load as 0 pF. 
[01/07 12:09:44    338s] **INFO: Analyzing IO path groups for slack adjustment
[01/07 12:09:44    338s] Effort level <high> specified for reg2reg_tmp.28450 path_group
[01/07 12:09:44    338s] #################################################################################
[01/07 12:09:44    338s] # Design Stage: PreRoute
[01/07 12:09:44    338s] # Design Name: counter4bit
[01/07 12:09:44    338s] # Design Mode: 130nm
[01/07 12:09:44    338s] # Analysis Mode: MMMC Non-OCV 
[01/07 12:09:44    338s] # Parasitics Mode: No SPEF/RCDB 
[01/07 12:09:44    338s] # Signoff Settings: SI Off 
[01/07 12:09:44    338s] #################################################################################
[01/07 12:09:44    338s] Calculate delays in BcWc mode...
[01/07 12:09:44    338s] Topological Sorting (REAL = 0:00:00.0, MEM = 1181.4M, InitMEM = 1181.4M)
[01/07 12:09:44    338s] Start delay calculation (fullDC) (1 T). (MEM=1181.38)
[01/07 12:09:44    338s] End AAE Lib Interpolated Model. (MEM=1192.89 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/07 12:09:44    338s] Total number of fetched objects 27
[01/07 12:09:44    338s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/07 12:09:44    338s] End delay calculation. (MEM=1240.59 CPU=0:00:00.0 REAL=0:00:00.0)
[01/07 12:09:44    338s] End delay calculation (fullDC). (MEM=1240.59 CPU=0:00:00.1 REAL=0:00:00.0)
[01/07 12:09:44    338s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1240.6M) ***
[01/07 12:09:44    338s] **INFO: Disable pre-place timing setting for timing analysis
[01/07 12:09:44    338s] Set Using Default Delay Limit as 1000.
[01/07 12:09:44    338s] Set Default Net Delay as 1000 ps.
[01/07 12:09:44    338s] Set Default Net Load as 0.5 pF. 
[01/07 12:09:44    338s] **INFO: Pre-place timing setting for timing analysis already disabled
[01/07 12:09:44    338s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1231.1M
[01/07 12:09:44    338s] Deleted 0 physical inst  (cell - / prefix -).
[01/07 12:09:44    338s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:1231.1M
[01/07 12:09:44    338s] INFO: #ExclusiveGroups=0
[01/07 12:09:44    338s] INFO: There are no Exclusive Groups.
[01/07 12:09:44    338s] *** Starting "NanoPlace(TM) placement v#15 (mem=1231.1M)" ...
[01/07 12:09:44    338s] Creating Cell Server ...(0, 0, 0, 0)
[01/07 12:09:44    338s] Summary for sequential cells identification: 
[01/07 12:09:44    338s]   Identified SBFF number: 88
[01/07 12:09:44    338s]   Identified MBFF number: 0
[01/07 12:09:44    338s]   Identified SB Latch number: 0
[01/07 12:09:44    338s]   Identified MB Latch number: 0
[01/07 12:09:44    338s]   Not identified SBFF number: 4
[01/07 12:09:44    338s]   Not identified MBFF number: 0
[01/07 12:09:44    338s]   Not identified SB Latch number: 0
[01/07 12:09:44    338s]   Not identified MB Latch number: 0
[01/07 12:09:44    338s]   Number of sequential cells which are not FFs: 26
[01/07 12:09:44    338s]  Visiting view : WC_AN
[01/07 12:09:44    338s]    : PowerDomain = none : Weighted F : unweighted  = 29.10 (1.000) with rcCorner = 0
[01/07 12:09:44    338s]    : PowerDomain = none : Weighted F : unweighted  = 26.90 (1.000) with rcCorner = -1
[01/07 12:09:44    338s]  Visiting view : BC_AN
[01/07 12:09:44    338s]    : PowerDomain = none : Weighted F : unweighted  = 12.60 (1.000) with rcCorner = 1
[01/07 12:09:44    338s]    : PowerDomain = none : Weighted F : unweighted  = 11.50 (1.000) with rcCorner = -1
[01/07 12:09:44    338s]  Setting StdDelay to 29.10
[01/07 12:09:44    338s] Creating Cell Server, finished. 
[01/07 12:09:44    338s] 
[01/07 12:09:44    338s] Wait...
[01/07 12:09:47    341s] *** Build Buffered Sizing Timing Model (Used Compact Buffer Set) ...(cpu=0:00:02.5 mem=1239.1M) ***
[01/07 12:09:47    341s] **WARN: (IMPTS-141):	Cell (BHD1HD) is marked as dont_touch, but is not marked as dont_use.
[01/07 12:09:47    341s] **WARN: (IMPTS-141):	Cell (CKLDHD) is marked as dont_touch, but is not marked as dont_use.
[01/07 12:09:48    342s] *** Build Virtual Sizing Timing Model
[01/07 12:09:48    342s] (cpu=0:00:03.3 mem=1267.1M) ***
[01/07 12:09:48    342s] No user-set net weight.
[01/07 12:09:48    342s] Net fanout histogram:
[01/07 12:09:48    342s] 2		: 13 (48.1%) nets
[01/07 12:09:48    342s] 3		: 4 (14.8%) nets
[01/07 12:09:48    342s] 4     -	14	: 10 (37.0%) nets
[01/07 12:09:48    342s] 15    -	39	: 0 (0.0%) nets
[01/07 12:09:48    342s] 40    -	79	: 0 (0.0%) nets
[01/07 12:09:48    342s] 80    -	159	: 0 (0.0%) nets
[01/07 12:09:48    342s] 160   -	319	: 0 (0.0%) nets
[01/07 12:09:48    342s] 320   -	639	: 0 (0.0%) nets
[01/07 12:09:48    342s] 640   -	1279	: 0 (0.0%) nets
[01/07 12:09:48    342s] 1280  -	2559	: 0 (0.0%) nets
[01/07 12:09:48    342s] 2560  -	5119	: 0 (0.0%) nets
[01/07 12:09:48    342s] 5120+		: 0 (0.0%) nets
[01/07 12:09:48    342s] no activity file in design. spp won't run.
[01/07 12:09:48    342s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[01/07 12:09:48    342s] Scan chains were not defined.
[01/07 12:09:48    342s] z: 2, totalTracks: 1
[01/07 12:09:48    342s] z: 4, totalTracks: 1
[01/07 12:09:48    342s] z: 6, totalTracks: 1
[01/07 12:09:48    342s] z: 8, totalTracks: 1
[01/07 12:09:48    342s] #spOpts: N=130 
[01/07 12:09:48    342s] All LLGs are deleted
[01/07 12:09:48    342s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1270.1M
[01/07 12:09:48    342s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1270.1M
[01/07 12:09:48    342s] #std cell=23 (0 fixed + 23 movable) #buf cell=0 #inv cell=2 #block=0 (0 floating + 0 preplaced)
[01/07 12:09:48    342s] #ioInst=0 #net=27 #term=92 #term/net=3.41, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=8
[01/07 12:09:48    342s] stdCell: 23 single + 0 double + 0 multi
[01/07 12:09:48    342s] Total standard cell length = 0.0828 (mm), area = 0.0003 (mm^2)
[01/07 12:09:48    342s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1270.1M
[01/07 12:09:48    342s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1270.1M
[01/07 12:09:48    342s] Core basic site is core
[01/07 12:09:48    342s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1270.1M
[01/07 12:09:48    342s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.020, REAL:0.016, MEM:1303.1M
[01/07 12:09:48    342s] SiteArray: non-trimmed site array dimensions = 6 x 55
[01/07 12:09:48    342s] SiteArray: use 8,192 bytes
[01/07 12:09:48    342s] SiteArray: current memory after site array memory allocation 1303.1M
[01/07 12:09:48    342s] SiteArray: FP blocked sites are writable
[01/07 12:09:48    342s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/07 12:09:48    342s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1303.1M
[01/07 12:09:48    342s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1303.1M
[01/07 12:09:48    342s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.040, REAL:0.033, MEM:1303.1M
[01/07 12:09:48    342s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.033, MEM:1303.1M
[01/07 12:09:48    342s] OPERPROF: Starting pre-place ADS at level 1, MEM:1303.1M
[01/07 12:09:48    342s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1303.1M
[01/07 12:09:48    342s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1303.1M
[01/07 12:09:48    342s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1303.1M
[01/07 12:09:48    342s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1303.1M
[01/07 12:09:48    342s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1303.1M
[01/07 12:09:48    342s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:1303.1M
[01/07 12:09:48    342s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1303.1M
[01/07 12:09:48    342s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:1303.1M
[01/07 12:09:48    342s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.001, MEM:1303.1M
[01/07 12:09:48    342s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.000, REAL:0.001, MEM:1303.1M
[01/07 12:09:48    342s] ADSU 0.627 -> 0.627. GS 25.600
[01/07 12:09:48    342s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.000, REAL:0.002, MEM:1303.1M
[01/07 12:09:48    342s] Average module density = 0.627.
[01/07 12:09:48    342s] Density for the design = 0.627.
[01/07 12:09:48    342s]        = stdcell_area 207 sites (265 um^2) / alloc_area 330 sites (422 um^2).
[01/07 12:09:48    342s] Pin Density = 0.2788.
[01/07 12:09:48    342s]             = total # of pins 92 / total area 330.
[01/07 12:09:48    342s] OPERPROF: Starting spMPad at level 1, MEM:1303.1M
[01/07 12:09:48    342s] OPERPROF:   Starting spContextMPad at level 2, MEM:1303.1M
[01/07 12:09:48    342s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1303.1M
[01/07 12:09:48    342s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.000, MEM:1303.1M
[01/07 12:09:48    342s] Initial padding reaches pin density 0.455 for top
[01/07 12:09:48    342s] InitPadU 0.627 -> 0.785 for top
[01/07 12:09:48    342s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1303.1M
[01/07 12:09:48    342s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.000, MEM:1303.1M
[01/07 12:09:48    342s] === lastAutoLevel = 4 
[01/07 12:09:48    342s] OPERPROF: Starting spInitNetWt at level 1, MEM:1303.1M
[01/07 12:09:48    342s] 0 delay mode for cte enabled initNetWt.
[01/07 12:09:48    342s] no activity file in design. spp won't run.
[01/07 12:09:48    342s] [spp] 0
[01/07 12:09:48    342s] [adp] 0:1:1:3
[01/07 12:09:48    342s] 0 delay mode for cte disabled initNetWt.
[01/07 12:09:48    342s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.110, REAL:0.107, MEM:1322.7M
[01/07 12:09:48    342s] Clock gating cells determined by native netlist tracing.
[01/07 12:09:48    342s] no activity file in design. spp won't run.
[01/07 12:09:48    342s] no activity file in design. spp won't run.
[01/07 12:09:48    342s] Effort level <high> specified for reg2reg path_group
[01/07 12:09:48    342s] OPERPROF: Starting npMain at level 1, MEM:1325.5M
[01/07 12:09:49    342s] OPERPROF:   Starting npPlace at level 2, MEM:1325.5M
[01/07 12:09:49    342s] Iteration  1: Total net bbox = 1.798e+02 (1.36e+02 4.40e+01)
[01/07 12:09:49    342s]               Est.  stn bbox = 1.963e+02 (1.49e+02 4.73e+01)
[01/07 12:09:49    342s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1325.5M
[01/07 12:09:49    342s] Iteration  2: Total net bbox = 1.798e+02 (1.36e+02 4.40e+01)
[01/07 12:09:49    342s]               Est.  stn bbox = 1.963e+02 (1.49e+02 4.73e+01)
[01/07 12:09:49    342s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1325.5M
[01/07 12:09:49    342s] exp_mt_sequential is set from setPlaceMode option to 1
[01/07 12:09:49    342s] Setting dotProdMode from setPlaceMode option to Single-thread sequential mode
[01/07 12:09:49    342s] place_exp_mt_interval set to default 32
[01/07 12:09:49    342s] place_exp_mt_interval_bias (first half) set to default 0.750000
[01/07 12:09:49    342s] Iteration  3: Total net bbox = 1.392e+02 (1.15e+02 2.41e+01)
[01/07 12:09:49    342s]               Est.  stn bbox = 1.541e+02 (1.28e+02 2.64e+01)
[01/07 12:09:49    342s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1326.9M
[01/07 12:09:49    342s] Total number of setup views is 1.
[01/07 12:09:49    342s] Total number of active setup views is 1.
[01/07 12:09:49    342s] Active setup views:
[01/07 12:09:49    342s]     WC_AN
[01/07 12:09:49    342s] Iteration  4: Total net bbox = 2.834e+02 (1.60e+02 1.23e+02)
[01/07 12:09:49    342s]               Est.  stn bbox = 3.121e+02 (1.79e+02 1.33e+02)
[01/07 12:09:49    342s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1326.9M
[01/07 12:09:49    342s] Iteration  5: Total net bbox = 3.612e+02 (2.14e+02 1.47e+02)
[01/07 12:09:49    342s]               Est.  stn bbox = 3.932e+02 (2.35e+02 1.58e+02)
[01/07 12:09:49    342s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1326.9M
[01/07 12:09:49    342s] OPERPROF:   Finished npPlace at level 2, CPU:0.040, REAL:0.042, MEM:1326.9M
[01/07 12:09:49    342s] OPERPROF: Finished npMain at level 1, CPU:0.050, REAL:1.050, MEM:1326.9M
[01/07 12:09:49    342s] [adp] clock
[01/07 12:09:49    342s] [adp] weight, nr nets, wire length
[01/07 12:09:49    342s] [adp]      0        1  22.619000
[01/07 12:09:49    342s] [adp] data
[01/07 12:09:49    342s] [adp] weight, nr nets, wire length
[01/07 12:09:49    342s] [adp]      0       26  349.165000
[01/07 12:09:49    342s] [adp] 0.000000|0.000000|0.000000
[01/07 12:09:49    342s] Iteration  6: Total net bbox = 3.718e+02 (2.22e+02 1.49e+02)
[01/07 12:09:49    342s]               Est.  stn bbox = 4.060e+02 (2.45e+02 1.61e+02)
[01/07 12:09:49    342s]               cpu = 0:00:00.1 real = 0:00:01.0 mem = 1326.9M
[01/07 12:09:49    342s] *** cost = 3.718e+02 (2.22e+02 1.49e+02) (cpu for global=0:00:00.1) real=0:00:01.0***
[01/07 12:09:49    342s] Info: 0 clock gating cells identified, 0 (on average) moved 0/1
[01/07 12:09:49    342s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1326.9M
[01/07 12:09:49    342s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1326.9M
[01/07 12:09:49    342s] Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
[01/07 12:09:49    342s] Core Placement runtime cpu: 0:00:00.1 real: 0:00:01.0
[01/07 12:09:49    342s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[01/07 12:09:49    342s] Type 'man IMPSP-9025' for more detail.
[01/07 12:09:49    342s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1326.9M
[01/07 12:09:49    342s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1326.9M
[01/07 12:09:49    342s] z: 2, totalTracks: 1
[01/07 12:09:49    342s] z: 4, totalTracks: 1
[01/07 12:09:49    342s] z: 6, totalTracks: 1
[01/07 12:09:49    342s] z: 8, totalTracks: 1
[01/07 12:09:49    342s] #spOpts: N=130 mergeVia=F 
[01/07 12:09:49    342s] All LLGs are deleted
[01/07 12:09:49    342s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1326.9M
[01/07 12:09:49    342s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1326.9M
[01/07 12:09:49    342s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1326.9M
[01/07 12:09:49    342s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1326.9M
[01/07 12:09:49    342s] Core basic site is core
[01/07 12:09:49    342s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1326.9M
[01/07 12:09:49    342s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.020, REAL:0.021, MEM:1342.9M
[01/07 12:09:49    342s] Fast DP-INIT is on for default
[01/07 12:09:49    342s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/07 12:09:49    342s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.040, REAL:0.041, MEM:1342.9M
[01/07 12:09:49    342s] OPERPROF:       Starting CMU at level 4, MEM:1342.9M
[01/07 12:09:49    342s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1342.9M
[01/07 12:09:49    342s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.040, REAL:0.044, MEM:1342.9M
[01/07 12:09:49    342s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1342.9MB).
[01/07 12:09:49    342s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.050, REAL:0.051, MEM:1342.9M
[01/07 12:09:49    342s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.060, REAL:0.052, MEM:1342.9M
[01/07 12:09:49    342s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.28450.1
[01/07 12:09:49    342s] OPERPROF: Starting RefinePlace at level 1, MEM:1342.9M
[01/07 12:09:49    342s] *** Starting refinePlace (0:05:42 mem=1342.9M) ***
[01/07 12:09:49    342s] Total net bbox length = 3.718e+02 (2.225e+02 1.493e+02) (ext = 7.548e+01)
[01/07 12:09:49    342s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[01/07 12:09:49    342s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1342.9M
[01/07 12:09:49    342s] Starting refinePlace ...
[01/07 12:09:49    342s] ** Cut row section cpu time 0:00:00.0.
[01/07 12:09:49    342s]    Spread Effort: high, standalone mode, useDDP on.
[01/07 12:09:49    342s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1342.9MB) @(0:05:42 - 0:05:42).
[01/07 12:09:49    342s] Move report: preRPlace moves 23 insts, mean move: 0.76 um, max move: 2.13 um
[01/07 12:09:49    342s] 	Max move on inst (g503__5526): (14.91, 14.02) --> (13.60, 13.20)
[01/07 12:09:49    342s] 	Length: 6 sites, height: 1 rows, site name: core, cell type: AN2B1CHD
[01/07 12:09:49    342s] wireLenOptFixPriorityInst 0 inst fixed
[01/07 12:09:49    342s] Placement tweakage begins.
[01/07 12:09:49    342s] wire length = 4.464e+02
[01/07 12:09:49    342s] wire length = 4.228e+02
[01/07 12:09:49    342s] Placement tweakage ends.
[01/07 12:09:49    342s] Move report: tweak moves 8 insts, mean move: 3.00 um, max move: 4.40 um
[01/07 12:09:49    342s] 	Max move on inst (g509__1705): (22.80, 19.60) --> (18.40, 19.60)
[01/07 12:09:49    342s] 
[01/07 12:09:49    342s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[01/07 12:09:49    342s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[01/07 12:09:49    342s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1342.9MB) @(0:05:42 - 0:05:42).
[01/07 12:09:49    342s] Move report: Detail placement moves 23 insts, mean move: 1.61 um, max move: 5.12 um
[01/07 12:09:49    342s] 	Max move on inst (g501__8428): (19.05, 15.04) --> (22.80, 16.40)
[01/07 12:09:49    342s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1342.9MB
[01/07 12:09:49    342s] Statistics of distance of Instance movement in refine placement:
[01/07 12:09:49    342s]   maximum (X+Y) =         5.12 um
[01/07 12:09:49    342s]   inst (g501__8428) with max move: (19.048, 15.037) -> (22.8, 16.4)
[01/07 12:09:49    342s]   mean    (X+Y) =         1.61 um
[01/07 12:09:49    342s] Summary Report:
[01/07 12:09:49    342s] Instances move: 23 (out of 23 movable)
[01/07 12:09:49    342s] Instances flipped: 0
[01/07 12:09:49    342s] Mean displacement: 1.61 um
[01/07 12:09:49    342s] Max displacement: 5.12 um (Instance: g501__8428) (19.048, 15.037) -> (22.8, 16.4)
[01/07 12:09:49    342s] 	Length: 6 sites, height: 1 rows, site name: core, cell type: OAI12CHD
[01/07 12:09:49    342s] Total instances moved : 23
[01/07 12:09:49    342s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.020, REAL:0.023, MEM:1342.9M
[01/07 12:09:49    342s] Total net bbox length = 3.548e+02 (2.006e+02 1.542e+02) (ext = 7.760e+01)
[01/07 12:09:49    342s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1342.9MB
[01/07 12:09:49    342s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1342.9MB) @(0:05:42 - 0:05:42).
[01/07 12:09:49    342s] *** Finished refinePlace (0:05:42 mem=1342.9M) ***
[01/07 12:09:49    342s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.28450.1
[01/07 12:09:49    342s] OPERPROF: Finished RefinePlace at level 1, CPU:0.020, REAL:0.030, MEM:1342.9M
[01/07 12:09:49    342s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1342.9M
[01/07 12:09:49    342s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1342.9M
[01/07 12:09:49    342s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1342.9M
[01/07 12:09:49    342s] All LLGs are deleted
[01/07 12:09:49    342s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1342.9M
[01/07 12:09:49    342s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1342.9M
[01/07 12:09:49    342s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.003, MEM:1342.9M
[01/07 12:09:49    342s] *** End of Placement (cpu=0:00:03.8, real=0:00:05.0, mem=1342.9M) ***
[01/07 12:09:49    342s] z: 2, totalTracks: 1
[01/07 12:09:49    342s] z: 4, totalTracks: 1
[01/07 12:09:49    342s] z: 6, totalTracks: 1
[01/07 12:09:49    342s] z: 8, totalTracks: 1
[01/07 12:09:49    342s] #spOpts: N=130 mergeVia=F 
[01/07 12:09:49    342s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1342.9M
[01/07 12:09:49    342s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1342.9M
[01/07 12:09:49    342s] Core basic site is core
[01/07 12:09:49    342s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1342.9M
[01/07 12:09:49    342s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.013, MEM:1342.9M
[01/07 12:09:49    342s] Fast DP-INIT is on for default
[01/07 12:09:49    342s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/07 12:09:49    342s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.029, MEM:1342.9M
[01/07 12:09:49    342s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.029, MEM:1342.9M
[01/07 12:09:49    342s] OPERPROF: Starting Cal-LLG-Density-Map at level 1, MEM:1342.9M
[01/07 12:09:49    342s] OPERPROF: Finished Cal-LLG-Density-Map at level 1, CPU:0.000, REAL:0.000, MEM:1342.9M
[01/07 12:09:49    342s] default core: bins with density > 0.750 =  0.00 % ( 0 / 1 )
[01/07 12:09:49    342s] Density distribution unevenness ratio = 0.000%
[01/07 12:09:49    342s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1342.9M
[01/07 12:09:49    342s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1342.9M
[01/07 12:09:49    342s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1342.9M
[01/07 12:09:49    342s] All LLGs are deleted
[01/07 12:09:49    342s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1342.9M
[01/07 12:09:49    342s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1342.9M
[01/07 12:09:49    342s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.002, MEM:1342.9M
[01/07 12:09:49    342s] *** Free Virtual Timing Model ...(mem=1342.9M)
[01/07 12:09:49    342s] **INFO: Enable pre-place timing setting for timing analysis
[01/07 12:09:49    342s] Set Using Default Delay Limit as 101.
[01/07 12:09:49    342s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[01/07 12:09:49    342s] Set Default Net Delay as 0 ps.
[01/07 12:09:49    342s] Set Default Net Load as 0 pF. 
[01/07 12:09:49    342s] **INFO: Analyzing IO path groups for slack adjustment
[01/07 12:09:49    342s] Effort level <high> specified for reg2reg_tmp.28450 path_group
[01/07 12:09:49    342s] #################################################################################
[01/07 12:09:49    342s] # Design Stage: PreRoute
[01/07 12:09:49    342s] # Design Name: counter4bit
[01/07 12:09:49    342s] # Design Mode: 130nm
[01/07 12:09:49    342s] # Analysis Mode: MMMC Non-OCV 
[01/07 12:09:49    342s] # Parasitics Mode: No SPEF/RCDB 
[01/07 12:09:49    342s] # Signoff Settings: SI Off 
[01/07 12:09:49    342s] #################################################################################
[01/07 12:09:49    342s] Calculate delays in BcWc mode...
[01/07 12:09:49    342s] Topological Sorting (REAL = 0:00:00.0, MEM = 1342.9M, InitMEM = 1342.9M)
[01/07 12:09:49    342s] Start delay calculation (fullDC) (1 T). (MEM=1342.89)
[01/07 12:09:49    342s] End AAE Lib Interpolated Model. (MEM=1354.4 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/07 12:09:49    342s] Total number of fetched objects 27
[01/07 12:09:49    342s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/07 12:09:49    342s] End delay calculation. (MEM=1341.47 CPU=0:00:00.0 REAL=0:00:00.0)
[01/07 12:09:49    342s] End delay calculation (fullDC). (MEM=1341.47 CPU=0:00:00.1 REAL=0:00:00.0)
[01/07 12:09:49    342s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1341.5M) ***
[01/07 12:09:49    342s] **INFO: Disable pre-place timing setting for timing analysis
[01/07 12:09:49    342s] Set Using Default Delay Limit as 1000.
[01/07 12:09:49    342s] Set Default Net Delay as 1000 ps.
[01/07 12:09:49    342s] Set Default Net Load as 0.5 pF. 
[01/07 12:09:49    342s] Info: Disable timing driven in postCTS congRepair.
[01/07 12:09:49    342s] 
[01/07 12:09:49    342s] Starting congRepair ...
[01/07 12:09:49    342s] User Input Parameters:
[01/07 12:09:49    342s] - Congestion Driven    : On
[01/07 12:09:49    342s] - Timing Driven        : Off
[01/07 12:09:49    342s] - Area-Violation Based : On
[01/07 12:09:49    342s] - Start Rollback Level : -5
[01/07 12:09:49    342s] - Legalized            : On
[01/07 12:09:49    342s] - Window Based         : Off
[01/07 12:09:49    342s] - eDen incr mode       : Off
[01/07 12:09:49    342s] - Small incr mode      : Off
[01/07 12:09:49    342s] 
[01/07 12:09:49    342s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1332.0M
[01/07 12:09:49    342s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.020, REAL:0.020, MEM:1332.0M
[01/07 12:09:49    342s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1332.0M
[01/07 12:09:49    342s] Starting Early Global Route congestion estimation: mem = 1332.0M
[01/07 12:09:49    342s] (I)       Started Import and model ( Curr Mem: 1331.96 MB )
[01/07 12:09:49    342s] (I)       Started Create place DB ( Curr Mem: 1331.96 MB )
[01/07 12:09:49    342s] (I)       Started Import place data ( Curr Mem: 1331.96 MB )
[01/07 12:09:49    342s] (I)       Started Read instances and placement ( Curr Mem: 1331.96 MB )
[01/07 12:09:49    342s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1331.96 MB )
[01/07 12:09:49    342s] (I)       Started Read nets ( Curr Mem: 1331.96 MB )
[01/07 12:09:49    342s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1331.96 MB )
[01/07 12:09:49    342s] (I)       Finished Import place data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1331.96 MB )
[01/07 12:09:49    342s] (I)       Finished Create place DB ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1331.96 MB )
[01/07 12:09:49    342s] (I)       Started Create route DB ( Curr Mem: 1331.96 MB )
[01/07 12:09:49    342s] (I)       == Non-default Options ==
[01/07 12:09:49    342s] (I)       Maximum routing layer                              : 8
[01/07 12:09:49    342s] (I)       Number of threads                                  : 1
[01/07 12:09:49    342s] (I)       Use non-blocking free Dbs wires                    : false
[01/07 12:09:49    342s] (I)       Method to set GCell size                           : row
[01/07 12:09:49    342s] (I)       Counted 119 PG shapes. We will not process PG shapes layer by layer.
[01/07 12:09:49    342s] (I)       Started Import route data ( Curr Mem: 1331.96 MB )
[01/07 12:09:49    342s] (I)       Use row-based GCell size
[01/07 12:09:49    342s] (I)       Use row-based GCell align
[01/07 12:09:49    342s] (I)       GCell unit size   : 3200
[01/07 12:09:49    342s] (I)       GCell multiplier  : 1
[01/07 12:09:49    342s] (I)       GCell row height  : 3200
[01/07 12:09:49    342s] (I)       Actual row height : 3200
[01/07 12:09:49    342s] (I)       GCell align ref   : 3600 3600
[01/07 12:09:49    342s] [NR-eGR] Track table information for default rule: 
[01/07 12:09:49    342s] [NR-eGR] metal1 has no routable track
[01/07 12:09:49    342s] [NR-eGR] metal2 has single uniform track structure
[01/07 12:09:49    342s] [NR-eGR] metal3 has single uniform track structure
[01/07 12:09:49    342s] [NR-eGR] metal4 has single uniform track structure
[01/07 12:09:49    342s] [NR-eGR] metal5 has single uniform track structure
[01/07 12:09:49    342s] [NR-eGR] metal6 has single uniform track structure
[01/07 12:09:49    342s] [NR-eGR] metal7 has single uniform track structure
[01/07 12:09:49    342s] [NR-eGR] metal8 has single uniform track structure
[01/07 12:09:49    342s] (I)       ===========================================================================
[01/07 12:09:49    342s] (I)       == Report All Rule Vias ==
[01/07 12:09:49    342s] (I)       ===========================================================================
[01/07 12:09:49    342s] (I)        Via Rule : (Default)
[01/07 12:09:49    342s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[01/07 12:09:49    342s] (I)       ---------------------------------------------------------------------------
[01/07 12:09:49    342s] (I)        1    4 : VIA12_VV                   74 : VIA12_HH_2cut_alt_S      
[01/07 12:09:49    342s] (I)        2    7 : VIA23_VH                   45 : VIA23_DC_TOP             
[01/07 12:09:49    342s] (I)        3   11 : VIA34_VH                   48 : VIA34_DC_LEFT            
[01/07 12:09:49    342s] (I)        4   15 : VIA45_VH                   53 : VIA45_DC_TOP             
[01/07 12:09:49    342s] (I)        5   19 : VIA56_VH                   57 : VIA56_DC_TOP             
[01/07 12:09:49    342s] (I)        6   21 : VIA67_Def                  62 : VIA67_DC_DOWN            
[01/07 12:09:49    342s] (I)        7   22 : VIA78_Def                  65 : VIA78_DC_TOP             
[01/07 12:09:49    342s] (I)       ===========================================================================
[01/07 12:09:49    342s] (I)       Started Read blockages ( Layer 2-8 ) ( Curr Mem: 1331.96 MB )
[01/07 12:09:49    342s] (I)       Started Read routing blockages ( Curr Mem: 1331.96 MB )
[01/07 12:09:49    342s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1331.96 MB )
[01/07 12:09:49    342s] (I)       Started Read instance blockages ( Curr Mem: 1331.96 MB )
[01/07 12:09:49    342s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1331.96 MB )
[01/07 12:09:49    342s] (I)       Started Read PG blockages ( Curr Mem: 1331.96 MB )
[01/07 12:09:49    342s] [NR-eGR] Read 149 PG shapes
[01/07 12:09:49    342s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1331.96 MB )
[01/07 12:09:49    342s] (I)       Started Read boundary cut boxes ( Curr Mem: 1331.96 MB )
[01/07 12:09:49    342s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1331.96 MB )
[01/07 12:09:49    342s] [NR-eGR] #Routing Blockages  : 0
[01/07 12:09:49    342s] [NR-eGR] #Instance Blockages : 0
[01/07 12:09:49    342s] [NR-eGR] #PG Blockages       : 149
[01/07 12:09:49    342s] [NR-eGR] #Halo Blockages     : 0
[01/07 12:09:49    342s] [NR-eGR] #Boundary Blockages : 0
[01/07 12:09:49    342s] (I)       Finished Read blockages ( Layer 2-8 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1331.96 MB )
[01/07 12:09:49    342s] (I)       Started Read blackboxes ( Curr Mem: 1331.96 MB )
[01/07 12:09:49    342s] (I)       Design has 0 blackboxes considered as all layer blockages.
[01/07 12:09:49    342s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1331.96 MB )
[01/07 12:09:49    342s] (I)       Started Read prerouted ( Curr Mem: 1331.96 MB )
[01/07 12:09:49    342s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[01/07 12:09:49    342s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1331.96 MB )
[01/07 12:09:49    342s] (I)       Started Read unlegalized nets ( Curr Mem: 1331.96 MB )
[01/07 12:09:49    342s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1331.96 MB )
[01/07 12:09:49    342s] (I)       Started Read nets ( Curr Mem: 1331.96 MB )
[01/07 12:09:49    342s] [NR-eGR] Read numTotalNets=27  numIgnoredNets=0
[01/07 12:09:49    342s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1331.96 MB )
[01/07 12:09:49    342s] (I)       Started Set up via pillars ( Curr Mem: 1331.96 MB )
[01/07 12:09:49    342s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1331.96 MB )
[01/07 12:09:49    342s] (I)       early_global_route_priority property id does not exist.
[01/07 12:09:49    342s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1331.96 MB )
[01/07 12:09:49    342s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1331.96 MB )
[01/07 12:09:49    342s] (I)       Model blockages into capacity
[01/07 12:09:49    342s] (I)       Read Num Blocks=149  Num Prerouted Wires=0  Num CS=0
[01/07 12:09:49    342s] (I)       Started Initialize 3D capacity ( Curr Mem: 1331.96 MB )
[01/07 12:09:49    342s] (I)       Layer 1 (V) : #blockages 48 : #preroutes 0
[01/07 12:09:49    342s] (I)       Layer 2 (H) : #blockages 22 : #preroutes 0
[01/07 12:09:49    342s] (I)       Layer 3 (V) : #blockages 22 : #preroutes 0
[01/07 12:09:49    342s] (I)       Layer 4 (H) : #blockages 22 : #preroutes 0
[01/07 12:09:49    342s] (I)       Layer 5 (V) : #blockages 22 : #preroutes 0
[01/07 12:09:49    342s] (I)       Layer 6 (H) : #blockages 13 : #preroutes 0
[01/07 12:09:49    342s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[01/07 12:09:49    342s] (I)       Finished Initialize 3D capacity ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1331.96 MB )
[01/07 12:09:49    342s] (I)       -- layer congestion ratio --
[01/07 12:09:49    342s] (I)       Layer 1 : 0.100000
[01/07 12:09:49    342s] (I)       Layer 2 : 0.700000
[01/07 12:09:49    342s] (I)       Layer 3 : 0.700000
[01/07 12:09:49    342s] (I)       Layer 4 : 0.700000
[01/07 12:09:49    342s] (I)       Layer 5 : 0.700000
[01/07 12:09:49    342s] (I)       Layer 6 : 0.700000
[01/07 12:09:49    342s] (I)       Layer 7 : 0.700000
[01/07 12:09:49    342s] (I)       Layer 8 : 0.700000
[01/07 12:09:49    342s] (I)       ----------------------------
[01/07 12:09:49    342s] (I)       Number of ignored nets                =      0
[01/07 12:09:49    342s] (I)       Number of connected nets              =      0
[01/07 12:09:49    342s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[01/07 12:09:49    342s] (I)       Number of clock nets                  =      1.  Ignored: No
[01/07 12:09:49    342s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[01/07 12:09:49    342s] (I)       Number of special nets                =      0.  Ignored: Yes
[01/07 12:09:49    342s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[01/07 12:09:49    342s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[01/07 12:09:49    342s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[01/07 12:09:49    342s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[01/07 12:09:49    342s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/07 12:09:49    342s] (I)       Finished Import route data ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1331.96 MB )
[01/07 12:09:49    342s] (I)       Finished Create route DB ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1331.96 MB )
[01/07 12:09:49    342s] (I)       Started Read aux data ( Curr Mem: 1331.96 MB )
[01/07 12:09:49    342s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1331.96 MB )
[01/07 12:09:49    342s] (I)       Started Others data preparation ( Curr Mem: 1331.96 MB )
[01/07 12:09:49    342s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[01/07 12:09:49    342s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1331.96 MB )
[01/07 12:09:49    342s] (I)       Started Create route kernel ( Curr Mem: 1331.96 MB )
[01/07 12:09:49    342s] (I)       Ndr track 0 does not exist
[01/07 12:09:49    342s] (I)       ---------------------Grid Graph Info--------------------
[01/07 12:09:49    342s] (I)       Routing area        : (0, 0) - (29200, 26400)
[01/07 12:09:49    342s] (I)       Core area           : (3600, 3600) - (25600, 22800)
[01/07 12:09:49    342s] (I)       Site width          :   400  (dbu)
[01/07 12:09:49    342s] (I)       Row height          :  3200  (dbu)
[01/07 12:09:49    342s] (I)       GCell row height    :  3200  (dbu)
[01/07 12:09:49    342s] (I)       GCell width         :  3200  (dbu)
[01/07 12:09:49    342s] (I)       GCell height        :  3200  (dbu)
[01/07 12:09:49    342s] (I)       Grid                :     9     9     8
[01/07 12:09:49    342s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[01/07 12:09:49    342s] (I)       Vertical capacity   :     0  3200     0  3200     0  3200     0  3200
[01/07 12:09:49    342s] (I)       Horizontal capacity :     0     0  3200     0  3200     0  3200     0
[01/07 12:09:49    342s] (I)       Default wire width  :   160   200   200   200   200   200   400   400
[01/07 12:09:49    342s] (I)       Default wire space  :   160   200   200   200   200   200   400   400
[01/07 12:09:49    342s] (I)       Default wire pitch  :   320   400   400   400   400   400   800   800
[01/07 12:09:49    342s] (I)       Default pitch size  :   320   400   400   400   400   400   800   800
[01/07 12:09:49    342s] (I)       First track coord   :     0   200   200   200   200   200   800   800
[01/07 12:09:49    342s] (I)       Num tracks per GCell: 10.00  8.00  8.00  8.00  8.00  8.00  4.00  4.00
[01/07 12:09:49    342s] (I)       Total num of tracks :     0    73    66    73    66    73    32    36
[01/07 12:09:49    342s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[01/07 12:09:49    342s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[01/07 12:09:49    342s] (I)       --------------------------------------------------------
[01/07 12:09:49    342s] 
[01/07 12:09:49    342s] [NR-eGR] ============ Routing rule table ============
[01/07 12:09:49    342s] [NR-eGR] Rule id: 0  Nets: 27 
[01/07 12:09:49    342s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[01/07 12:09:49    342s] (I)       Pitch:  L1=320  L2=400  L3=400  L4=400  L5=400  L6=400  L7=800  L8=800
[01/07 12:09:49    342s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[01/07 12:09:49    342s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[01/07 12:09:49    342s] [NR-eGR] ========================================
[01/07 12:09:49    342s] [NR-eGR] 
[01/07 12:09:49    342s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[01/07 12:09:49    342s] (I)       blocked tracks on layer2 : = 136 / 657 (20.70%)
[01/07 12:09:49    342s] (I)       blocked tracks on layer3 : = 36 / 594 (6.06%)
[01/07 12:09:49    342s] (I)       blocked tracks on layer4 : = 56 / 657 (8.52%)
[01/07 12:09:49    342s] (I)       blocked tracks on layer5 : = 36 / 594 (6.06%)
[01/07 12:09:49    342s] (I)       blocked tracks on layer6 : = 56 / 657 (8.52%)
[01/07 12:09:49    342s] (I)       blocked tracks on layer7 : = 62 / 288 (21.53%)
[01/07 12:09:49    342s] (I)       blocked tracks on layer8 : = 0 / 324 (0.00%)
[01/07 12:09:49    342s] (I)       Finished Create route kernel ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1331.96 MB )
[01/07 12:09:49    342s] (I)       Finished Import and model ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1331.96 MB )
[01/07 12:09:49    342s] (I)       Reset routing kernel
[01/07 12:09:49    342s] (I)       Started Global Routing ( Curr Mem: 1331.96 MB )
[01/07 12:09:49    342s] (I)       Started Initialization ( Curr Mem: 1331.96 MB )
[01/07 12:09:49    342s] (I)       totalPins=92  totalGlobalPin=88 (95.65%)
[01/07 12:09:49    342s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1331.96 MB )
[01/07 12:09:49    342s] (I)       Started Net group 1 ( Curr Mem: 1331.96 MB )
[01/07 12:09:49    342s] (I)       Started Generate topology ( Curr Mem: 1331.96 MB )
[01/07 12:09:49    342s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1331.96 MB )
[01/07 12:09:49    342s] (I)       total 2D Cap : 3499 = (1376 H, 2123 V)
[01/07 12:09:49    342s] [NR-eGR] Layer group 1: route 27 net(s) in layer range [2, 8]
[01/07 12:09:49    342s] (I)       
[01/07 12:09:49    342s] (I)       ============  Phase 1a Route ============
[01/07 12:09:49    342s] (I)       Started Phase 1a ( Curr Mem: 1331.96 MB )
[01/07 12:09:49    342s] (I)       Started Pattern routing ( Curr Mem: 1331.96 MB )
[01/07 12:09:49    342s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1331.96 MB )
[01/07 12:09:49    342s] (I)       Usage: 119 = (63 H, 56 V) = (4.58% H, 2.64% V) = (2.016e+02um H, 1.792e+02um V)
[01/07 12:09:49    342s] (I)       Started Add via demand to 2D ( Curr Mem: 1331.96 MB )
[01/07 12:09:49    342s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1331.96 MB )
[01/07 12:09:49    342s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1331.96 MB )
[01/07 12:09:49    342s] (I)       
[01/07 12:09:49    342s] (I)       ============  Phase 1b Route ============
[01/07 12:09:49    342s] (I)       Started Phase 1b ( Curr Mem: 1331.96 MB )
[01/07 12:09:49    342s] (I)       Usage: 119 = (63 H, 56 V) = (4.58% H, 2.64% V) = (2.016e+02um H, 1.792e+02um V)
[01/07 12:09:49    342s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.808000e+02um
[01/07 12:09:49    342s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1331.96 MB )
[01/07 12:09:49    342s] (I)       
[01/07 12:09:49    342s] (I)       ============  Phase 1c Route ============
[01/07 12:09:49    342s] (I)       Started Phase 1c ( Curr Mem: 1331.96 MB )
[01/07 12:09:49    342s] (I)       Usage: 119 = (63 H, 56 V) = (4.58% H, 2.64% V) = (2.016e+02um H, 1.792e+02um V)
[01/07 12:09:49    342s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1331.96 MB )
[01/07 12:09:49    342s] (I)       
[01/07 12:09:49    342s] (I)       ============  Phase 1d Route ============
[01/07 12:09:49    342s] (I)       Started Phase 1d ( Curr Mem: 1331.96 MB )
[01/07 12:09:49    342s] (I)       Usage: 119 = (63 H, 56 V) = (4.58% H, 2.64% V) = (2.016e+02um H, 1.792e+02um V)
[01/07 12:09:49    342s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1331.96 MB )
[01/07 12:09:49    342s] (I)       
[01/07 12:09:49    342s] (I)       ============  Phase 1e Route ============
[01/07 12:09:49    342s] (I)       Started Phase 1e ( Curr Mem: 1331.96 MB )
[01/07 12:09:49    342s] (I)       Started Route legalization ( Curr Mem: 1331.96 MB )
[01/07 12:09:49    342s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1331.96 MB )
[01/07 12:09:49    342s] (I)       Usage: 119 = (63 H, 56 V) = (4.58% H, 2.64% V) = (2.016e+02um H, 1.792e+02um V)
[01/07 12:09:49    342s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.808000e+02um
[01/07 12:09:49    342s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1331.96 MB )
[01/07 12:09:49    342s] (I)       
[01/07 12:09:49    342s] (I)       ============  Phase 1l Route ============
[01/07 12:09:49    342s] (I)       Started Phase 1l ( Curr Mem: 1331.96 MB )
[01/07 12:09:49    342s] (I)       Started Layer assignment (1T) ( Curr Mem: 1331.96 MB )
[01/07 12:09:49    342s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1331.96 MB )
[01/07 12:09:49    342s] (I)       Finished Layer assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1339.96 MB )
[01/07 12:09:49    342s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1339.96 MB )
[01/07 12:09:49    342s] (I)       Finished Net group 1 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1339.96 MB )
[01/07 12:09:49    342s] (I)       Started Clean cong LA ( Curr Mem: 1339.96 MB )
[01/07 12:09:49    342s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1339.96 MB )
[01/07 12:09:49    342s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[01/07 12:09:49    342s] (I)       Layer  2:        478        90         0           0         576    ( 0.00%) 
[01/07 12:09:49    342s] (I)       Layer  3:        503        61         0           0         576    ( 0.00%) 
[01/07 12:09:49    342s] (I)       Layer  4:        557         4         0           0         576    ( 0.00%) 
[01/07 12:09:49    342s] (I)       Layer  5:        503         0         0           0         576    ( 0.00%) 
[01/07 12:09:49    342s] (I)       Layer  6:        557         0         0           0         576    ( 0.00%) 
[01/07 12:09:49    342s] (I)       Layer  7:        212         0         0          32         256    (11.11%) 
[01/07 12:09:49    342s] (I)       Layer  8:        288         0         0           0         288    ( 0.00%) 
[01/07 12:09:49    342s] (I)       Total:          3098       155         0          32        3424    ( 0.93%) 
[01/07 12:09:49    342s] (I)       
[01/07 12:09:49    342s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[01/07 12:09:49    342s] [NR-eGR]                        OverCon            
[01/07 12:09:49    342s] [NR-eGR]                         #Gcell     %Gcell
[01/07 12:09:49    342s] [NR-eGR]       Layer                (0)    OverCon 
[01/07 12:09:49    342s] [NR-eGR] ----------------------------------------------
[01/07 12:09:49    342s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[01/07 12:09:49    342s] [NR-eGR]  metal2  (2)         0( 0.00%)   ( 0.00%) 
[01/07 12:09:49    342s] [NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[01/07 12:09:49    342s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[01/07 12:09:49    342s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[01/07 12:09:49    342s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[01/07 12:09:49    342s] [NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[01/07 12:09:49    342s] [NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[01/07 12:09:49    342s] [NR-eGR] ----------------------------------------------
[01/07 12:09:49    342s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[01/07 12:09:49    342s] [NR-eGR] 
[01/07 12:09:49    342s] (I)       Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1339.96 MB )
[01/07 12:09:49    342s] (I)       Started Export 3D cong map ( Curr Mem: 1339.96 MB )
[01/07 12:09:49    342s] (I)       total 2D Cap : 3515 = (1376 H, 2139 V)
[01/07 12:09:49    342s] (I)       Started Export 2D cong map ( Curr Mem: 1339.96 MB )
[01/07 12:09:49    342s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[01/07 12:09:49    342s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[01/07 12:09:49    342s] (I)       Finished Export 2D cong map ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1339.96 MB )
[01/07 12:09:49    342s] (I)       Finished Export 3D cong map ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1339.96 MB )
[01/07 12:09:49    342s] Early Global Route congestion estimation runtime: 0.05 seconds, mem = 1340.0M
[01/07 12:09:49    342s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.050, REAL:0.046, MEM:1340.0M
[01/07 12:09:49    342s] OPERPROF: Starting HotSpotCal at level 1, MEM:1340.0M
[01/07 12:09:49    342s] [hotspot] +------------+---------------+---------------+
[01/07 12:09:49    342s] [hotspot] |            |   max hotspot | total hotspot |
[01/07 12:09:49    342s] [hotspot] +------------+---------------+---------------+
[01/07 12:09:49    342s] [hotspot] | normalized |          0.00 |          0.00 |
[01/07 12:09:49    342s] [hotspot] +------------+---------------+---------------+
[01/07 12:09:49    342s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[01/07 12:09:49    342s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[01/07 12:09:49    342s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.001, MEM:1340.0M
[01/07 12:09:49    342s] Skipped repairing congestion.
[01/07 12:09:49    342s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1340.0M
[01/07 12:09:49    342s] Starting Early Global Route wiring: mem = 1340.0M
[01/07 12:09:49    342s] (I)       Started Free existing wires ( Curr Mem: 1339.96 MB )
[01/07 12:09:49    342s] (I)       Finished Free existing wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1339.96 MB )
[01/07 12:09:49    342s] (I)       ============= Track Assignment ============
[01/07 12:09:49    342s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1339.96 MB )
[01/07 12:09:49    342s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1339.96 MB )
[01/07 12:09:49    342s] (I)       Started Track Assignment (1T) ( Curr Mem: 1339.96 MB )
[01/07 12:09:49    342s] (I)       Initialize Track Assignment ( max pin layer : 9 )
[01/07 12:09:49    342s] (I)       Current Track Assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1339.96 MB )
[01/07 12:09:49    342s] (I)       Run Multi-thread track assignment
[01/07 12:09:49    342s] (I)       Finished Track Assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1339.96 MB )
[01/07 12:09:49    342s] (I)       Started Export ( Curr Mem: 1339.96 MB )
[01/07 12:09:49    342s] [NR-eGR] Started Export DB wires ( Curr Mem: 1339.96 MB )
[01/07 12:09:49    342s] [NR-eGR] Started Export all nets ( Curr Mem: 1339.96 MB )
[01/07 12:09:49    342s] [NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1339.96 MB )
[01/07 12:09:49    342s] [NR-eGR] Started Set wire vias ( Curr Mem: 1339.96 MB )
[01/07 12:09:49    342s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1339.96 MB )
[01/07 12:09:49    342s] [NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1339.96 MB )
[01/07 12:09:49    342s] [NR-eGR] --------------------------------------------------------------------------
[01/07 12:09:49    342s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 84
[01/07 12:09:49    342s] [NR-eGR] metal2  (2V) length: 1.810000e+02um, number of vias: 136
[01/07 12:09:49    342s] [NR-eGR] metal3  (3H) length: 2.226000e+02um, number of vias: 4
[01/07 12:09:49    342s] [NR-eGR] metal4  (4V) length: 1.240000e+01um, number of vias: 0
[01/07 12:09:49    342s] [NR-eGR] metal5  (5H) length: 0.000000e+00um, number of vias: 0
[01/07 12:09:49    342s] [NR-eGR] metal6  (6V) length: 0.000000e+00um, number of vias: 0
[01/07 12:09:49    342s] [NR-eGR] metal7  (7H) length: 0.000000e+00um, number of vias: 0
[01/07 12:09:49    342s] [NR-eGR] metal8  (8V) length: 0.000000e+00um, number of vias: 0
[01/07 12:09:49    342s] [NR-eGR] Total length: 4.160000e+02um, number of vias: 224
[01/07 12:09:49    342s] [NR-eGR] --------------------------------------------------------------------------
[01/07 12:09:49    342s] [NR-eGR] Total eGR-routed clock nets wire length: 2.620000e+01um 
[01/07 12:09:49    342s] [NR-eGR] --------------------------------------------------------------------------
[01/07 12:09:49    342s] (I)       Started Update net boxes ( Curr Mem: 1339.96 MB )
[01/07 12:09:49    342s] (I)       Finished Update net boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1339.96 MB )
[01/07 12:09:49    342s] (I)       Started Update timing ( Curr Mem: 1339.96 MB )
[01/07 12:09:49    342s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1339.96 MB )
[01/07 12:09:49    342s] (I)       Finished Export ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1339.96 MB )
[01/07 12:09:49    342s] (I)       Started Postprocess design ( Curr Mem: 1339.96 MB )
[01/07 12:09:49    342s] (I)       Finished Postprocess design ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1257.96 MB )
[01/07 12:09:49    342s] Early Global Route wiring runtime: 0.03 seconds, mem = 1258.0M
[01/07 12:09:49    342s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.030, REAL:0.035, MEM:1258.0M
[01/07 12:09:49    342s] Tdgp not successfully inited but do clear! skip clearing
[01/07 12:09:49    342s] End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
[01/07 12:09:49    342s] *** Finishing placeDesign default flow ***
[01/07 12:09:49    342s] **placeDesign ... cpu = 0: 0: 5, real = 0: 0: 5, mem = 1258.0M **
[01/07 12:09:49    342s] Tdgp not successfully inited but do clear! skip clearing
[01/07 12:09:50    342s] 
[01/07 12:09:50    342s] *** Summary of all messages that are not suppressed in this session:
[01/07 12:09:50    342s] Severity  ID               Count  Summary                                  
[01/07 12:09:50    342s] WARNING   IMPTS-141            2  Cell (%s) is marked as dont_touch, but i...
[01/07 12:09:50    342s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[01/07 12:09:50    342s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[01/07 12:09:50    342s] *** Message Summary: 5 warning(s), 0 error(s)
[01/07 12:09:50    342s] 
[01/07 12:12:29    372s] <CMD> ccopt_design
[01/07 12:12:29    372s] #% Begin ccopt_design (date=01/07 12:12:29, mem=1054.0M)
[01/07 12:12:29    372s] Runtime...
[01/07 12:12:29    372s] **INFO: User's settings:
[01/07 12:12:29    372s] setNanoRouteMode -extractThirdPartyCompatible  false
[01/07 12:12:29    372s] setDesignMode -process                         130
[01/07 12:12:29    372s] setExtractRCMode -coupling_c_th                0.4
[01/07 12:12:29    372s] setExtractRCMode -engine                       preRoute
[01/07 12:12:29    372s] setExtractRCMode -relative_c_th                1
[01/07 12:12:29    372s] setExtractRCMode -total_c_th                   0
[01/07 12:12:29    372s] setDelayCalMode -enable_high_fanout            true
[01/07 12:12:29    372s] setDelayCalMode -eng_copyNetPropToNewNet       true
[01/07 12:12:29    372s] setDelayCalMode -engine                        aae
[01/07 12:12:29    372s] setDelayCalMode -ignoreNetLoad                 false
[01/07 12:12:29    372s] setOptMode -preserveAllSequential              true
[01/07 12:12:29    372s] setPlaceMode -place_design_floorplan_mode      false
[01/07 12:12:29    372s] 
[01/07 12:12:29    372s] (ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
[01/07 12:12:29    372s] (ccopt_design): create_ccopt_clock_tree_spec
[01/07 12:12:29    372s] Creating clock tree spec for modes (timing configs): SS_SDC FF_SDC
[01/07 12:12:29    372s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[01/07 12:12:29    372s] Reset timing graph...
[01/07 12:12:29    373s] Ignoring AAE DB Resetting ...
[01/07 12:12:29    373s] Reset timing graph done.
[01/07 12:12:29    373s] Ignoring AAE DB Resetting ...
[01/07 12:12:29    373s] Analyzing clock structure...
[01/07 12:12:29    373s] Analyzing clock structure done.
[01/07 12:12:29    373s] Reset timing graph...
[01/07 12:12:29    373s] Ignoring AAE DB Resetting ...
[01/07 12:12:29    373s] Reset timing graph done.
[01/07 12:12:29    373s] Extracting original clock gating for clk...
[01/07 12:12:29    373s]   clock_tree clk contains 4 sinks and 0 clock gates.
[01/07 12:12:29    373s]   Extraction for clk complete.
[01/07 12:12:29    373s] Extracting original clock gating for clk done.
[01/07 12:12:29    373s] The skew group clk/SS_SDC was created. It contains 4 sinks and 1 sources.
[01/07 12:12:29    373s] The skew group clk/FF_SDC was created. It contains 4 sinks and 1 sources.
[01/07 12:12:29    373s] Checking clock tree convergence...
[01/07 12:12:29    373s] Checking clock tree convergence done.
[01/07 12:12:29    373s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[01/07 12:12:29    373s] Set place::cacheFPlanSiteMark to 1
[01/07 12:12:29    373s] 'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
[01/07 12:12:29    373s] Using CCOpt effort standard.
[01/07 12:12:29    373s] CCOpt::Phase::Initialization...
[01/07 12:12:29    373s] Check Prerequisites...
[01/07 12:12:29    373s] Leaving CCOpt scope - CheckPlace...
[01/07 12:12:29    373s] OPERPROF: Starting checkPlace at level 1, MEM:1277.3M
[01/07 12:12:29    373s] z: 2, totalTracks: 1
[01/07 12:12:29    373s] z: 4, totalTracks: 1
[01/07 12:12:29    373s] z: 6, totalTracks: 1
[01/07 12:12:29    373s] z: 8, totalTracks: 1
[01/07 12:12:29    373s] #spOpts: N=130 
[01/07 12:12:29    373s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1277.3M
[01/07 12:12:29    373s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1277.3M
[01/07 12:12:29    373s] Core basic site is core
[01/07 12:12:29    373s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1277.3M
[01/07 12:12:29    373s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.030, REAL:0.027, MEM:1301.3M
[01/07 12:12:29    373s] SiteArray: non-trimmed site array dimensions = 6 x 55
[01/07 12:12:29    373s] SiteArray: use 8,192 bytes
[01/07 12:12:29    373s] SiteArray: current memory after site array memory allocation 1301.3M
[01/07 12:12:29    373s] SiteArray: FP blocked sites are writable
[01/07 12:12:29    373s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.030, REAL:0.029, MEM:1301.3M
[01/07 12:12:29    373s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.031, MEM:1301.3M
[01/07 12:12:29    373s] Begin checking placement ... (start mem=1277.3M, init mem=1301.3M)
[01/07 12:12:29    373s] 
[01/07 12:12:29    373s] Running CheckPlace using 1 thread in normal mode...
[01/07 12:12:29    373s] 
[01/07 12:12:29    373s] ...checkPlace normal is done!
[01/07 12:12:29    373s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1301.3M
[01/07 12:12:29    373s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:1301.3M
[01/07 12:12:29    373s] *info: Placed = 23            
[01/07 12:12:29    373s] *info: Unplaced = 0           
[01/07 12:12:29    373s] Placement Density:62.73%(265/422)
[01/07 12:12:29    373s] Placement Density (including fixed std cells):62.73%(265/422)
[01/07 12:12:29    373s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1301.3M
[01/07 12:12:29    373s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.010, REAL:0.000, MEM:1301.3M
[01/07 12:12:29    373s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1301.3M)
[01/07 12:12:29    373s] OPERPROF: Finished checkPlace at level 1, CPU:0.060, REAL:0.060, MEM:1301.3M
[01/07 12:12:29    373s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/07 12:12:29    373s] Innovus will update I/O latencies
[01/07 12:12:29    373s] Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.
[01/07 12:12:29    373s] 
[01/07 12:12:29    373s] 
[01/07 12:12:29    373s] 
[01/07 12:12:29    373s] Check Prerequisites done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/07 12:12:29    373s] CCOpt::Phase::Initialization done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/07 12:12:29    373s] Executing ccopt post-processing.
[01/07 12:12:29    373s] Synthesizing clock trees with CCOpt...
[01/07 12:12:29    373s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[01/07 12:12:29    373s] CCOpt::Phase::PreparingToBalance...
[01/07 12:12:29    373s] Leaving CCOpt scope - Initializing power interface...
[01/07 12:12:29    373s] Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 12:12:29    373s] 
[01/07 12:12:29    373s] Positive (advancing) pin insertion delays
[01/07 12:12:29    373s] =========================================
[01/07 12:12:29    373s] 
[01/07 12:12:29    373s] Found 0 advancing pin insertion delay (0.000% of 4 clock tree sinks)
[01/07 12:12:29    373s] 
[01/07 12:12:29    373s] Negative (delaying) pin insertion delays
[01/07 12:12:29    373s] ========================================
[01/07 12:12:29    373s] 
[01/07 12:12:29    373s] Found 0 delaying pin insertion delay (0.000% of 4 clock tree sinks)
[01/07 12:12:29    373s] **WARN: (IMPCCOPT-1127):	The skew group default.clk/SS_SDC has been identified as a duplicate of: clk/FF_SDC
[01/07 12:12:29    373s] The skew group clk/SS_SDC has been identified as a duplicate of: clk/FF_SDC, so it will not be cloned.
[01/07 12:12:29    373s] Notify start of optimization...
[01/07 12:12:29    373s] Notify start of optimization done.
[01/07 12:12:29    373s] Leaving CCOpt scope - optDesignGlobalRouteStep...
[01/07 12:12:29    373s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 12:12:29    373s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1301.3M
[01/07 12:12:29    373s] All LLGs are deleted
[01/07 12:12:29    373s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1301.3M
[01/07 12:12:29    373s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1301.3M
[01/07 12:12:29    373s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:1301.3M
[01/07 12:12:30    373s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 12:12:30    373s] ### Creating LA Mngr. totSessionCpu=0:06:13 mem=1301.3M
[01/07 12:12:30    373s] LayerId::1 widthSet size::4
[01/07 12:12:30    373s] LayerId::2 widthSet size::4
[01/07 12:12:30    373s] LayerId::3 widthSet size::4
[01/07 12:12:30    373s] LayerId::4 widthSet size::4
[01/07 12:12:30    373s] LayerId::5 widthSet size::4
[01/07 12:12:30    373s] LayerId::6 widthSet size::4
[01/07 12:12:30    373s] LayerId::7 widthSet size::4
[01/07 12:12:30    373s] LayerId::8 widthSet size::5
[01/07 12:12:30    373s] Updating RC grid for preRoute extraction ...
[01/07 12:12:30    373s] Initializing multi-corner capacitance tables ... 
[01/07 12:12:30    373s] Initializing multi-corner resistance tables ...
[01/07 12:12:30    373s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 12:12:30    373s] {RT SS_RC 0 8 8 {7 0} 1}
[01/07 12:12:30    373s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.000000 ; newSi: 0.000000 ; pMod: 82 ; 
[01/07 12:12:30    373s] ### Creating LA Mngr, finished. totSessionCpu=0:06:14 mem=1285.3M
[01/07 12:12:30    373s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1285.34 MB )
[01/07 12:12:30    373s] (I)       Started Import and model ( Curr Mem: 1285.34 MB )
[01/07 12:12:30    373s] (I)       Started Create place DB ( Curr Mem: 1285.34 MB )
[01/07 12:12:30    373s] (I)       Started Import place data ( Curr Mem: 1285.34 MB )
[01/07 12:12:30    373s] (I)       Started Read instances and placement ( Curr Mem: 1285.34 MB )
[01/07 12:12:30    373s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1285.34 MB )
[01/07 12:12:30    373s] (I)       Started Read nets ( Curr Mem: 1285.34 MB )
[01/07 12:12:30    373s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1285.34 MB )
[01/07 12:12:30    373s] (I)       Finished Import place data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1285.34 MB )
[01/07 12:12:30    373s] (I)       Finished Create place DB ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1285.34 MB )
[01/07 12:12:30    373s] (I)       Started Create route DB ( Curr Mem: 1285.34 MB )
[01/07 12:12:30    373s] (I)       == Non-default Options ==
[01/07 12:12:30    373s] (I)       Maximum routing layer                              : 8
[01/07 12:12:30    373s] (I)       Number of threads                                  : 1
[01/07 12:12:30    373s] (I)       Method to set GCell size                           : row
[01/07 12:12:30    373s] (I)       Counted 119 PG shapes. We will not process PG shapes layer by layer.
[01/07 12:12:30    373s] (I)       Started Import route data ( Curr Mem: 1285.34 MB )
[01/07 12:12:30    373s] (I)       Use row-based GCell size
[01/07 12:12:30    373s] (I)       Use row-based GCell align
[01/07 12:12:30    373s] (I)       GCell unit size   : 3200
[01/07 12:12:30    373s] (I)       GCell multiplier  : 1
[01/07 12:12:30    373s] (I)       GCell row height  : 3200
[01/07 12:12:30    373s] (I)       Actual row height : 3200
[01/07 12:12:30    373s] (I)       GCell align ref   : 3600 3600
[01/07 12:12:30    373s] [NR-eGR] Track table information for default rule: 
[01/07 12:12:30    373s] [NR-eGR] metal1 has no routable track
[01/07 12:12:30    373s] [NR-eGR] metal2 has single uniform track structure
[01/07 12:12:30    373s] [NR-eGR] metal3 has single uniform track structure
[01/07 12:12:30    373s] [NR-eGR] metal4 has single uniform track structure
[01/07 12:12:30    373s] [NR-eGR] metal5 has single uniform track structure
[01/07 12:12:30    373s] [NR-eGR] metal6 has single uniform track structure
[01/07 12:12:30    373s] [NR-eGR] metal7 has single uniform track structure
[01/07 12:12:30    373s] [NR-eGR] metal8 has single uniform track structure
[01/07 12:12:30    373s] (I)       ===========================================================================
[01/07 12:12:30    373s] (I)       == Report All Rule Vias ==
[01/07 12:12:30    373s] (I)       ===========================================================================
[01/07 12:12:30    373s] (I)        Via Rule : (Default)
[01/07 12:12:30    373s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[01/07 12:12:30    373s] (I)       ---------------------------------------------------------------------------
[01/07 12:12:30    373s] (I)        1    4 : VIA12_VV                   74 : VIA12_HH_2cut_alt_S      
[01/07 12:12:30    373s] (I)        2    7 : VIA23_VH                   45 : VIA23_DC_TOP             
[01/07 12:12:30    373s] (I)        3   11 : VIA34_VH                   48 : VIA34_DC_LEFT            
[01/07 12:12:30    373s] (I)        4   15 : VIA45_VH                   53 : VIA45_DC_TOP             
[01/07 12:12:30    373s] (I)        5   19 : VIA56_VH                   57 : VIA56_DC_TOP             
[01/07 12:12:30    373s] (I)        6   21 : VIA67_Def                  62 : VIA67_DC_DOWN            
[01/07 12:12:30    373s] (I)        7   22 : VIA78_Def                  65 : VIA78_DC_TOP             
[01/07 12:12:30    373s] (I)       ===========================================================================
[01/07 12:12:30    373s] (I)       Started Read blockages ( Layer 2-8 ) ( Curr Mem: 1285.34 MB )
[01/07 12:12:30    373s] (I)       Started Read routing blockages ( Curr Mem: 1285.34 MB )
[01/07 12:12:30    373s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1285.34 MB )
[01/07 12:12:30    373s] (I)       Started Read instance blockages ( Curr Mem: 1285.34 MB )
[01/07 12:12:30    373s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1285.34 MB )
[01/07 12:12:30    373s] (I)       Started Read PG blockages ( Curr Mem: 1285.34 MB )
[01/07 12:12:30    373s] [NR-eGR] Read 149 PG shapes
[01/07 12:12:30    373s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1285.34 MB )
[01/07 12:12:30    373s] (I)       Started Read boundary cut boxes ( Curr Mem: 1285.34 MB )
[01/07 12:12:30    373s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1285.34 MB )
[01/07 12:12:30    373s] [NR-eGR] #Routing Blockages  : 0
[01/07 12:12:30    373s] [NR-eGR] #Instance Blockages : 0
[01/07 12:12:30    373s] [NR-eGR] #PG Blockages       : 149
[01/07 12:12:30    373s] [NR-eGR] #Halo Blockages     : 0
[01/07 12:12:30    373s] [NR-eGR] #Boundary Blockages : 0
[01/07 12:12:30    373s] (I)       Finished Read blockages ( Layer 2-8 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1285.34 MB )
[01/07 12:12:30    373s] (I)       Started Read blackboxes ( Curr Mem: 1285.34 MB )
[01/07 12:12:30    373s] (I)       Design has 0 blackboxes considered as all layer blockages.
[01/07 12:12:30    373s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1285.34 MB )
[01/07 12:12:30    373s] (I)       Started Read prerouted ( Curr Mem: 1285.34 MB )
[01/07 12:12:30    373s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[01/07 12:12:30    373s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1285.34 MB )
[01/07 12:12:30    373s] (I)       Started Read unlegalized nets ( Curr Mem: 1285.34 MB )
[01/07 12:12:30    373s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1285.34 MB )
[01/07 12:12:30    373s] (I)       Started Read nets ( Curr Mem: 1285.34 MB )
[01/07 12:12:30    373s] [NR-eGR] Read numTotalNets=27  numIgnoredNets=0
[01/07 12:12:30    373s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1285.34 MB )
[01/07 12:12:30    373s] (I)       Started Set up via pillars ( Curr Mem: 1285.34 MB )
[01/07 12:12:30    373s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1285.34 MB )
[01/07 12:12:30    373s] (I)       early_global_route_priority property id does not exist.
[01/07 12:12:30    373s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1285.34 MB )
[01/07 12:12:30    373s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1285.34 MB )
[01/07 12:12:30    373s] (I)       Model blockages into capacity
[01/07 12:12:30    373s] (I)       Read Num Blocks=149  Num Prerouted Wires=0  Num CS=0
[01/07 12:12:30    373s] (I)       Started Initialize 3D capacity ( Curr Mem: 1285.34 MB )
[01/07 12:12:30    373s] (I)       Layer 1 (V) : #blockages 48 : #preroutes 0
[01/07 12:12:30    373s] (I)       Layer 2 (H) : #blockages 22 : #preroutes 0
[01/07 12:12:30    373s] (I)       Layer 3 (V) : #blockages 22 : #preroutes 0
[01/07 12:12:30    373s] (I)       Layer 4 (H) : #blockages 22 : #preroutes 0
[01/07 12:12:30    373s] (I)       Layer 5 (V) : #blockages 22 : #preroutes 0
[01/07 12:12:30    373s] (I)       Layer 6 (H) : #blockages 13 : #preroutes 0
[01/07 12:12:30    373s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[01/07 12:12:30    373s] (I)       Finished Initialize 3D capacity ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1285.34 MB )
[01/07 12:12:30    373s] (I)       -- layer congestion ratio --
[01/07 12:12:30    373s] (I)       Layer 1 : 0.100000
[01/07 12:12:30    373s] (I)       Layer 2 : 0.700000
[01/07 12:12:30    373s] (I)       Layer 3 : 0.700000
[01/07 12:12:30    373s] (I)       Layer 4 : 0.700000
[01/07 12:12:30    373s] (I)       Layer 5 : 0.700000
[01/07 12:12:30    373s] (I)       Layer 6 : 0.700000
[01/07 12:12:30    373s] (I)       Layer 7 : 0.700000
[01/07 12:12:30    373s] (I)       Layer 8 : 0.700000
[01/07 12:12:30    373s] (I)       ----------------------------
[01/07 12:12:30    373s] (I)       Number of ignored nets                =      0
[01/07 12:12:30    373s] (I)       Number of connected nets              =      0
[01/07 12:12:30    373s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[01/07 12:12:30    373s] (I)       Number of clock nets                  =      1.  Ignored: No
[01/07 12:12:30    373s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[01/07 12:12:30    373s] (I)       Number of special nets                =      0.  Ignored: Yes
[01/07 12:12:30    373s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[01/07 12:12:30    373s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[01/07 12:12:30    373s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[01/07 12:12:30    373s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[01/07 12:12:30    373s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/07 12:12:30    373s] (I)       Finished Import route data ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1285.34 MB )
[01/07 12:12:30    373s] (I)       Finished Create route DB ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1285.34 MB )
[01/07 12:12:30    373s] (I)       Started Read aux data ( Curr Mem: 1285.34 MB )
[01/07 12:12:30    373s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1285.34 MB )
[01/07 12:12:30    373s] (I)       Started Others data preparation ( Curr Mem: 1285.34 MB )
[01/07 12:12:30    373s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[01/07 12:12:30    373s] (I)       Finished Others data preparation ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1285.34 MB )
[01/07 12:12:30    373s] (I)       Started Create route kernel ( Curr Mem: 1285.34 MB )
[01/07 12:12:30    373s] (I)       Ndr track 0 does not exist
[01/07 12:12:30    373s] (I)       ---------------------Grid Graph Info--------------------
[01/07 12:12:30    373s] (I)       Routing area        : (0, 0) - (29200, 26400)
[01/07 12:12:30    373s] (I)       Core area           : (3600, 3600) - (25600, 22800)
[01/07 12:12:30    373s] (I)       Site width          :   400  (dbu)
[01/07 12:12:30    373s] (I)       Row height          :  3200  (dbu)
[01/07 12:12:30    373s] (I)       GCell row height    :  3200  (dbu)
[01/07 12:12:30    373s] (I)       GCell width         :  3200  (dbu)
[01/07 12:12:30    373s] (I)       GCell height        :  3200  (dbu)
[01/07 12:12:30    373s] (I)       Grid                :     9     9     8
[01/07 12:12:30    373s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[01/07 12:12:30    373s] (I)       Vertical capacity   :     0  3200     0  3200     0  3200     0  3200
[01/07 12:12:30    373s] (I)       Horizontal capacity :     0     0  3200     0  3200     0  3200     0
[01/07 12:12:30    373s] (I)       Default wire width  :   160   200   200   200   200   200   400   400
[01/07 12:12:30    373s] (I)       Default wire space  :   160   200   200   200   200   200   400   400
[01/07 12:12:30    373s] (I)       Default wire pitch  :   320   400   400   400   400   400   800   800
[01/07 12:12:30    373s] (I)       Default pitch size  :   320   400   400   400   400   400   800   800
[01/07 12:12:30    373s] (I)       First track coord   :     0   200   200   200   200   200   800   800
[01/07 12:12:30    373s] (I)       Num tracks per GCell: 10.00  8.00  8.00  8.00  8.00  8.00  4.00  4.00
[01/07 12:12:30    373s] (I)       Total num of tracks :     0    73    66    73    66    73    32    36
[01/07 12:12:30    373s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[01/07 12:12:30    373s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[01/07 12:12:30    373s] (I)       --------------------------------------------------------
[01/07 12:12:30    373s] 
[01/07 12:12:30    373s] [NR-eGR] ============ Routing rule table ============
[01/07 12:12:30    373s] [NR-eGR] Rule id: 0  Nets: 27 
[01/07 12:12:30    373s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[01/07 12:12:30    373s] (I)       Pitch:  L1=320  L2=400  L3=400  L4=400  L5=400  L6=400  L7=800  L8=800
[01/07 12:12:30    373s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[01/07 12:12:30    373s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[01/07 12:12:30    373s] [NR-eGR] ========================================
[01/07 12:12:30    373s] [NR-eGR] 
[01/07 12:12:30    373s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[01/07 12:12:30    373s] (I)       blocked tracks on layer2 : = 136 / 657 (20.70%)
[01/07 12:12:30    373s] (I)       blocked tracks on layer3 : = 36 / 594 (6.06%)
[01/07 12:12:30    373s] (I)       blocked tracks on layer4 : = 56 / 657 (8.52%)
[01/07 12:12:30    373s] (I)       blocked tracks on layer5 : = 36 / 594 (6.06%)
[01/07 12:12:30    373s] (I)       blocked tracks on layer6 : = 56 / 657 (8.52%)
[01/07 12:12:30    373s] (I)       blocked tracks on layer7 : = 62 / 288 (21.53%)
[01/07 12:12:30    373s] (I)       blocked tracks on layer8 : = 0 / 324 (0.00%)
[01/07 12:12:30    373s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1285.34 MB )
[01/07 12:12:30    373s] (I)       Finished Import and model ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1285.34 MB )
[01/07 12:12:30    373s] (I)       Reset routing kernel
[01/07 12:12:30    373s] (I)       Started Global Routing ( Curr Mem: 1285.34 MB )
[01/07 12:12:30    373s] (I)       Started Initialization ( Curr Mem: 1285.34 MB )
[01/07 12:12:30    373s] (I)       totalPins=92  totalGlobalPin=88 (95.65%)
[01/07 12:12:30    373s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1285.34 MB )
[01/07 12:12:30    373s] (I)       Started Net group 1 ( Curr Mem: 1285.34 MB )
[01/07 12:12:30    373s] (I)       Started Generate topology ( Curr Mem: 1285.34 MB )
[01/07 12:12:30    373s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1285.34 MB )
[01/07 12:12:30    373s] (I)       total 2D Cap : 3499 = (1376 H, 2123 V)
[01/07 12:12:30    373s] [NR-eGR] Layer group 1: route 27 net(s) in layer range [2, 8]
[01/07 12:12:30    373s] (I)       
[01/07 12:12:30    373s] (I)       ============  Phase 1a Route ============
[01/07 12:12:30    373s] (I)       Started Phase 1a ( Curr Mem: 1285.34 MB )
[01/07 12:12:30    373s] (I)       Started Pattern routing ( Curr Mem: 1285.34 MB )
[01/07 12:12:30    373s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1285.34 MB )
[01/07 12:12:30    373s] (I)       Usage: 119 = (63 H, 56 V) = (4.58% H, 2.64% V) = (2.016e+02um H, 1.792e+02um V)
[01/07 12:12:30    373s] (I)       Started Add via demand to 2D ( Curr Mem: 1285.34 MB )
[01/07 12:12:30    373s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1285.34 MB )
[01/07 12:12:30    373s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1285.34 MB )
[01/07 12:12:30    373s] (I)       
[01/07 12:12:30    373s] (I)       ============  Phase 1b Route ============
[01/07 12:12:30    373s] (I)       Started Phase 1b ( Curr Mem: 1285.34 MB )
[01/07 12:12:30    373s] (I)       Usage: 119 = (63 H, 56 V) = (4.58% H, 2.64% V) = (2.016e+02um H, 1.792e+02um V)
[01/07 12:12:30    373s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.808000e+02um
[01/07 12:12:30    373s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1285.34 MB )
[01/07 12:12:30    373s] (I)       
[01/07 12:12:30    373s] (I)       ============  Phase 1c Route ============
[01/07 12:12:30    373s] (I)       Started Phase 1c ( Curr Mem: 1285.34 MB )
[01/07 12:12:30    373s] (I)       Usage: 119 = (63 H, 56 V) = (4.58% H, 2.64% V) = (2.016e+02um H, 1.792e+02um V)
[01/07 12:12:30    373s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1285.34 MB )
[01/07 12:12:30    373s] (I)       
[01/07 12:12:30    373s] (I)       ============  Phase 1d Route ============
[01/07 12:12:30    373s] (I)       Started Phase 1d ( Curr Mem: 1285.34 MB )
[01/07 12:12:30    373s] (I)       Usage: 119 = (63 H, 56 V) = (4.58% H, 2.64% V) = (2.016e+02um H, 1.792e+02um V)
[01/07 12:12:30    373s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1285.34 MB )
[01/07 12:12:30    373s] (I)       
[01/07 12:12:30    373s] (I)       ============  Phase 1e Route ============
[01/07 12:12:30    373s] (I)       Started Phase 1e ( Curr Mem: 1285.34 MB )
[01/07 12:12:30    373s] (I)       Started Route legalization ( Curr Mem: 1285.34 MB )
[01/07 12:12:30    373s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1285.34 MB )
[01/07 12:12:30    373s] (I)       Usage: 119 = (63 H, 56 V) = (4.58% H, 2.64% V) = (2.016e+02um H, 1.792e+02um V)
[01/07 12:12:30    373s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.808000e+02um
[01/07 12:12:30    373s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1285.34 MB )
[01/07 12:12:30    373s] (I)       
[01/07 12:12:30    373s] (I)       ============  Phase 1l Route ============
[01/07 12:12:30    373s] (I)       Started Phase 1l ( Curr Mem: 1285.34 MB )
[01/07 12:12:30    373s] (I)       Started Layer assignment (1T) ( Curr Mem: 1285.34 MB )
[01/07 12:12:30    373s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1285.34 MB )
[01/07 12:12:30    373s] (I)       Finished Layer assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1285.34 MB )
[01/07 12:12:30    373s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1285.34 MB )
[01/07 12:12:30    373s] (I)       Finished Net group 1 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1285.34 MB )
[01/07 12:12:30    373s] (I)       Started Clean cong LA ( Curr Mem: 1285.34 MB )
[01/07 12:12:30    373s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1285.34 MB )
[01/07 12:12:30    373s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[01/07 12:12:30    373s] (I)       Layer  2:        478        90         0           0         576    ( 0.00%) 
[01/07 12:12:30    373s] (I)       Layer  3:        503        61         0           0         576    ( 0.00%) 
[01/07 12:12:30    373s] (I)       Layer  4:        557         4         0           0         576    ( 0.00%) 
[01/07 12:12:30    373s] (I)       Layer  5:        503         0         0           0         576    ( 0.00%) 
[01/07 12:12:30    373s] (I)       Layer  6:        557         0         0           0         576    ( 0.00%) 
[01/07 12:12:30    373s] (I)       Layer  7:        212         0         0          32         256    (11.11%) 
[01/07 12:12:30    373s] (I)       Layer  8:        288         0         0           0         288    ( 0.00%) 
[01/07 12:12:30    373s] (I)       Total:          3098       155         0          32        3424    ( 0.93%) 
[01/07 12:12:30    373s] (I)       
[01/07 12:12:30    373s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[01/07 12:12:30    373s] [NR-eGR]                        OverCon            
[01/07 12:12:30    373s] [NR-eGR]                         #Gcell     %Gcell
[01/07 12:12:30    373s] [NR-eGR]       Layer                (0)    OverCon 
[01/07 12:12:30    373s] [NR-eGR] ----------------------------------------------
[01/07 12:12:30    373s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[01/07 12:12:30    373s] [NR-eGR]  metal2  (2)         0( 0.00%)   ( 0.00%) 
[01/07 12:12:30    373s] [NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[01/07 12:12:30    373s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[01/07 12:12:30    373s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[01/07 12:12:30    373s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[01/07 12:12:30    373s] [NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[01/07 12:12:30    373s] [NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[01/07 12:12:30    373s] [NR-eGR] ----------------------------------------------
[01/07 12:12:30    373s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[01/07 12:12:30    373s] [NR-eGR] 
[01/07 12:12:30    373s] (I)       Finished Global Routing ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1285.34 MB )
[01/07 12:12:30    373s] (I)       Started Export 3D cong map ( Curr Mem: 1285.34 MB )
[01/07 12:12:30    373s] (I)       total 2D Cap : 3515 = (1376 H, 2139 V)
[01/07 12:12:30    373s] (I)       Started Export 2D cong map ( Curr Mem: 1285.34 MB )
[01/07 12:12:30    373s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[01/07 12:12:30    373s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[01/07 12:12:30    373s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1285.34 MB )
[01/07 12:12:30    373s] (I)       Finished Export 3D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1285.34 MB )
[01/07 12:12:30    373s] (I)       Started Free existing wires ( Curr Mem: 1285.34 MB )
[01/07 12:12:30    373s] (I)       Finished Free existing wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1285.34 MB )
[01/07 12:12:30    373s] (I)       ============= Track Assignment ============
[01/07 12:12:30    373s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1285.34 MB )
[01/07 12:12:30    373s] (I)       Finished Extract Global 3D Wires ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1285.34 MB )
[01/07 12:12:30    373s] (I)       Started Track Assignment (1T) ( Curr Mem: 1285.34 MB )
[01/07 12:12:30    373s] (I)       Initialize Track Assignment ( max pin layer : 9 )
[01/07 12:12:30    373s] (I)       Current Track Assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1285.34 MB )
[01/07 12:12:30    373s] (I)       Run Multi-thread track assignment
[01/07 12:12:30    373s] (I)       Finished Track Assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1285.34 MB )
[01/07 12:12:30    373s] (I)       Started Export ( Curr Mem: 1285.34 MB )
[01/07 12:12:30    373s] [NR-eGR] Started Export DB wires ( Curr Mem: 1285.34 MB )
[01/07 12:12:30    373s] [NR-eGR] Started Export all nets ( Curr Mem: 1285.34 MB )
[01/07 12:12:30    373s] [NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1285.34 MB )
[01/07 12:12:30    373s] [NR-eGR] Started Set wire vias ( Curr Mem: 1285.34 MB )
[01/07 12:12:30    373s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1285.34 MB )
[01/07 12:12:30    373s] [NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1285.34 MB )
[01/07 12:12:30    373s] [NR-eGR] --------------------------------------------------------------------------
[01/07 12:12:30    373s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 84
[01/07 12:12:30    373s] [NR-eGR] metal2  (2V) length: 1.810000e+02um, number of vias: 136
[01/07 12:12:30    373s] [NR-eGR] metal3  (3H) length: 2.226000e+02um, number of vias: 4
[01/07 12:12:30    373s] [NR-eGR] metal4  (4V) length: 1.240000e+01um, number of vias: 0
[01/07 12:12:30    373s] [NR-eGR] metal5  (5H) length: 0.000000e+00um, number of vias: 0
[01/07 12:12:30    373s] [NR-eGR] metal6  (6V) length: 0.000000e+00um, number of vias: 0
[01/07 12:12:30    373s] [NR-eGR] metal7  (7H) length: 0.000000e+00um, number of vias: 0
[01/07 12:12:30    373s] [NR-eGR] metal8  (8V) length: 0.000000e+00um, number of vias: 0
[01/07 12:12:30    373s] [NR-eGR] Total length: 4.160000e+02um, number of vias: 224
[01/07 12:12:30    373s] [NR-eGR] --------------------------------------------------------------------------
[01/07 12:12:30    373s] [NR-eGR] Total eGR-routed clock nets wire length: 2.620000e+01um 
[01/07 12:12:30    373s] [NR-eGR] --------------------------------------------------------------------------
[01/07 12:12:30    373s] (I)       Started Update net boxes ( Curr Mem: 1285.34 MB )
[01/07 12:12:30    373s] (I)       Finished Update net boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1285.34 MB )
[01/07 12:12:30    373s] (I)       Started Update timing ( Curr Mem: 1285.34 MB )
[01/07 12:12:30    373s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1285.34 MB )
[01/07 12:12:30    373s] (I)       Finished Export ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1285.34 MB )
[01/07 12:12:30    373s] (I)       Started Postprocess design ( Curr Mem: 1285.34 MB )
[01/07 12:12:30    373s] (I)       Finished Postprocess design ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1285.34 MB )
[01/07 12:12:30    373s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1285.34 MB )
[01/07 12:12:30    373s] Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.2 real=0:00:00.2)
[01/07 12:12:30    373s] Rebuilding timing graph...
[01/07 12:12:30    373s] Rebuilding timing graph done.
[01/07 12:12:30    373s] Legalization setup...
[01/07 12:12:30    373s] Using cell based legalization.
[01/07 12:12:30    373s] Initializing placement interface...
[01/07 12:12:30    373s]   Use check_library -place or consult logv if problems occur.
[01/07 12:12:30    373s] OPERPROF: Starting DPlace-Init at level 1, MEM:1301.4M
[01/07 12:12:30    373s] z: 2, totalTracks: 1
[01/07 12:12:30    373s] z: 4, totalTracks: 1
[01/07 12:12:30    373s] z: 6, totalTracks: 1
[01/07 12:12:30    373s] z: 8, totalTracks: 1
[01/07 12:12:30    373s] #spOpts: N=130 
[01/07 12:12:30    373s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1301.4M
[01/07 12:12:30    373s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1301.4M
[01/07 12:12:30    373s] Core basic site is core
[01/07 12:12:30    373s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1301.4M
[01/07 12:12:30    373s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.016, MEM:1301.4M
[01/07 12:12:30    373s] SiteArray: non-trimmed site array dimensions = 6 x 55
[01/07 12:12:30    373s] SiteArray: use 8,192 bytes
[01/07 12:12:30    373s] SiteArray: current memory after site array memory allocation 1301.4M
[01/07 12:12:30    373s] SiteArray: FP blocked sites are writable
[01/07 12:12:30    373s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/07 12:12:30    373s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1301.4M
[01/07 12:12:30    373s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:1301.4M
[01/07 12:12:30    373s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.030, REAL:0.040, MEM:1301.4M
[01/07 12:12:30    373s] OPERPROF:     Starting CMU at level 3, MEM:1301.4M
[01/07 12:12:30    373s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1301.4M
[01/07 12:12:30    373s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.042, MEM:1301.4M
[01/07 12:12:30    373s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1301.4MB).
[01/07 12:12:30    373s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.048, MEM:1301.4M
[01/07 12:12:30    373s] Initializing placement interface done.
[01/07 12:12:30    373s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1301.4M
[01/07 12:12:30    373s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.003, MEM:1301.4M
[01/07 12:12:30    373s] OPERPROF: Starting DPlace-Init at level 1, MEM:1301.4M
[01/07 12:12:30    373s] z: 2, totalTracks: 1
[01/07 12:12:30    373s] z: 4, totalTracks: 1
[01/07 12:12:30    373s] z: 6, totalTracks: 1
[01/07 12:12:30    373s] z: 8, totalTracks: 1
[01/07 12:12:30    373s] #spOpts: N=130 mergeVia=F 
[01/07 12:12:30    373s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1301.4M
[01/07 12:12:30    373s] OPERPROF:     Starting CMU at level 3, MEM:1301.4M
[01/07 12:12:30    373s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1301.4M
[01/07 12:12:30    373s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.016, MEM:1301.4M
[01/07 12:12:30    373s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1301.4MB).
[01/07 12:12:30    373s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.020, MEM:1301.4M
[01/07 12:12:30    373s] (I)       Load db... (mem=1301.4M)
[01/07 12:12:30    373s] (I)       Read data from FE... (mem=1301.4M)
[01/07 12:12:30    373s] (I)       Started Read instances and placement ( Curr Mem: 1301.43 MB )
[01/07 12:12:30    373s] (I)       Number of ignored instance 0
[01/07 12:12:30    373s] (I)       Number of inbound cells 0
[01/07 12:12:30    373s] (I)       numMoveCells=23, numMacros=0  numPads=8  numMultiRowHeightInsts=0
[01/07 12:12:30    373s] (I)       cell height: 3200, count: 23
[01/07 12:12:30    373s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1301.43 MB )
[01/07 12:12:30    373s] (I)       Read rows... (mem=1301.4M)
[01/07 12:12:30    373s] (I)       Done Read rows (cpu=0.000s, mem=1301.4M)
[01/07 12:12:30    373s] (I)       Done Read data from FE (cpu=0.000s, mem=1301.4M)
[01/07 12:12:30    373s] (I)       Done Load db (cpu=0.000s, mem=1301.4M)
[01/07 12:12:30    373s] (I)       Constructing placeable region... (mem=1301.4M)
[01/07 12:12:30    373s] (I)       Constructing bin map
[01/07 12:12:30    373s] (I)       Initialize bin information with width=32000 height=32000
[01/07 12:12:30    373s] (I)       Done constructing bin map
[01/07 12:12:30    373s] (I)       Removing 0 blocked bin with high fixed inst density
[01/07 12:12:30    373s] (I)       Compute region effective width... (mem=1301.4M)
[01/07 12:12:30    373s] (I)       Done Compute region effective width (cpu=0.000s, mem=1301.4M)
[01/07 12:12:30    373s] (I)       Done Constructing placeable region (cpu=0.000s, mem=1301.4M)
[01/07 12:12:30    373s] Legalization setup done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/07 12:12:30    373s] Validating CTS configuration...
[01/07 12:12:30    373s] Checking module port directions...
[01/07 12:12:30    373s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 12:12:30    373s] Non-default CCOpt properties:
[01/07 12:12:30    373s] cts_merge_clock_gates is set for at least one object
[01/07 12:12:30    373s] cts_merge_clock_logic is set for at least one object
[01/07 12:12:30    373s] route_type is set for at least one object
[01/07 12:12:30    373s] Route type trimming info:
[01/07 12:12:30    373s]   No route type modifications were made.
[01/07 12:12:30    373s] Accumulated time to calculate placeable region: 0
[01/07 12:12:30    373s] (I)       Initializing Steiner engine. 
[01/07 12:12:30    373s] LayerId::1 widthSet size::4
[01/07 12:12:30    373s] LayerId::2 widthSet size::4
[01/07 12:12:30    373s] LayerId::3 widthSet size::4
[01/07 12:12:30    373s] LayerId::4 widthSet size::4
[01/07 12:12:30    373s] LayerId::5 widthSet size::4
[01/07 12:12:30    373s] LayerId::6 widthSet size::4
[01/07 12:12:30    373s] LayerId::7 widthSet size::4
[01/07 12:12:30    373s] LayerId::8 widthSet size::5
[01/07 12:12:30    373s] Updating RC grid for preRoute extraction ...
[01/07 12:12:30    373s] Initializing multi-corner capacitance tables ... 
[01/07 12:12:30    373s] Initializing multi-corner resistance tables ...
[01/07 12:12:30    373s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 12:12:30    373s] {RT SS_RC 0 8 8 {7 0} 1}
[01/07 12:12:30    373s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.029808 ; aWlH: 0.000000 ; Pmax: 0.807400 ; wcR: 0.666700 ; newSi: 0.080900 ; pMod: 83 ; 
[01/07 12:12:30    373s] End AAE Lib Interpolated Model. (MEM=1301.43 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/07 12:12:30    373s] Library trimming buffers in power domain auto-default and half-corner SS_DELAY:setup.late removed 2 of 10 cells
[01/07 12:12:30    373s] Original list had 10 cells:
[01/07 12:12:30    373s] BUFCKQHD BUFCKNHD BUFCKMHD BUFCKLHD BUFCKKHD BUFCKJHD BUFCKIHD BUFCKHHD BUFCKGHD BUFCKEHD 
[01/07 12:12:30    373s] New trimmed list has 8 cells:
[01/07 12:12:30    373s] BUFCKQHD BUFCKNHD BUFCKMHD BUFCKLHD BUFCKJHD BUFCKIHD BUFCKHHD BUFCKEHD 
[01/07 12:12:30    373s] Accumulated time to calculate placeable region: 0
[01/07 12:12:30    373s] Library trimming inverters in power domain auto-default and half-corner SS_DELAY:setup.late removed 0 of 10 cells
[01/07 12:12:30    373s] Original list had 10 cells:
[01/07 12:12:30    373s] INVCKQHD INVCKNHD INVCKMHD INVCKLHD INVCKKHD INVCKJHD INVCKIHD INVCKHHD INVCKGHD INVCKDHD 
[01/07 12:12:30    373s] Library trimming was not able to trim any cells:
[01/07 12:12:30    373s] INVCKQHD INVCKNHD INVCKMHD INVCKLHD INVCKKHD INVCKJHD INVCKIHD INVCKHHD INVCKGHD INVCKDHD 
[01/07 12:12:30    373s] Accumulated time to calculate placeable region: 0
[01/07 12:12:32    376s] Clock tree balancer configuration for clock_tree clk:
[01/07 12:12:32    376s] Non-default CCOpt properties:
[01/07 12:12:32    376s]   cts_merge_clock_gates: true (default: false)
[01/07 12:12:32    376s]   cts_merge_clock_logic: true (default: false)
[01/07 12:12:32    376s]   route_type (leaf): default_route_type_leaf (default: default)
[01/07 12:12:32    376s]   route_type (trunk): default_route_type_nonleaf (default: default)
[01/07 12:12:32    376s]   route_type (top): default_route_type_nonleaf (default: default)
[01/07 12:12:32    376s] For power domain auto-default:
[01/07 12:12:32    376s]   Buffers:     {BUFCKQHD BUFCKNHD BUFCKMHD BUFCKLHD BUFCKJHD BUFCKIHD BUFCKHHD BUFCKEHD}
[01/07 12:12:32    376s]   Inverters:   INVCKQHD INVCKNHD INVCKMHD INVCKLHD INVCKKHD INVCKJHD INVCKIHD INVCKHHD INVCKGHD INVCKDHD 
[01/07 12:12:32    376s]   Clock gates: GCKETKHD GCKETHHD GCKETEHD GCKETCHD 
[01/07 12:12:32    376s]   Unblocked area available for placement of any clock cells in power_domain auto-default: 422.400um^2
[01/07 12:12:32    376s] Top Routing info:
[01/07 12:12:32    376s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
[01/07 12:12:32    376s]   Unshielded; Mask Constraint: 0; Source: route_type.
[01/07 12:12:32    376s] Trunk Routing info:
[01/07 12:12:32    376s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
[01/07 12:12:32    376s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[01/07 12:12:32    376s] Leaf Routing info:
[01/07 12:12:32    376s]   Route-type name: default_route_type_leaf; Top/bottom preferred layer name: metal4/metal3; 
[01/07 12:12:32    376s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[01/07 12:12:32    376s] For timing_corner SS_DELAY:setup, late and power domain auto-default:
[01/07 12:12:32    376s]   Slew time target (leaf):    0.290ns
[01/07 12:12:32    376s]   Slew time target (trunk):   0.290ns
[01/07 12:12:32    376s]   Slew time target (top):     0.294ns (Note: no nets are considered top nets in this clock tree)
[01/07 12:12:32    376s]   Buffer unit delay: 0.119ns
[01/07 12:12:32    376s]   Buffer max distance: 1150.770um
[01/07 12:12:32    376s] Fastest wire driving cells and distances:
[01/07 12:12:32    376s]   Buffer    : {lib_cell:BUFCKQHD, fastest_considered_half_corner=SS_DELAY:setup.late, optimalDrivingDistance=1150.770um, saturatedSlew=0.256ns, speed=5001.173um per ns, cellArea=43.380um^2 per 1000um}
[01/07 12:12:32    376s]   Inverter  : {lib_cell:INVCKQHD, fastest_considered_half_corner=SS_DELAY:setup.late, optimalDrivingDistance=939.478um, saturatedSlew=0.255ns, speed=5792.096um per ns, cellArea=35.424um^2 per 1000um}
[01/07 12:12:32    376s]   Clock gate: {lib_cell:GCKETKHD, fastest_considered_half_corner=SS_DELAY:setup.late, optimalDrivingDistance=409.442um, saturatedSlew=0.258ns, speed=1482.411um per ns, cellArea=81.281um^2 per 1000um}
[01/07 12:12:32    376s] 
[01/07 12:12:32    376s] 
[01/07 12:12:32    376s] Logic Sizing Table:
[01/07 12:12:32    376s] 
[01/07 12:12:32    376s] ----------------------------------------------------------
[01/07 12:12:32    376s] Cell    Instance count    Source    Eligible library cells
[01/07 12:12:32    376s] ----------------------------------------------------------
[01/07 12:12:32    376s]   (empty table)
[01/07 12:12:32    376s] ----------------------------------------------------------
[01/07 12:12:32    376s] 
[01/07 12:12:32    376s] 
[01/07 12:12:32    376s] Clock tree balancer configuration for skew_group clk/FF_SDC:
[01/07 12:12:32    376s]   Sources:                     pin clk
[01/07 12:12:32    376s]   Total number of sinks:       4
[01/07 12:12:32    376s]   Delay constrained sinks:     4
[01/07 12:12:32    376s]   Non-leaf sinks:              0
[01/07 12:12:32    376s]   Ignore pins:                 0
[01/07 12:12:32    376s]  Timing corner SS_DELAY:setup.late:
[01/07 12:12:32    376s]   Skew target:                 0.119ns
[01/07 12:12:32    376s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers metal3-metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[01/07 12:12:32    376s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers metal3-metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[01/07 12:12:32    376s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers metal3-metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[01/07 12:12:32    376s] Primary reporting skew groups are:
[01/07 12:12:32    376s] skew_group clk/FF_SDC with 4 clock sinks
[01/07 12:12:32    376s] 
[01/07 12:12:32    376s] Clock DAG stats initial state:
[01/07 12:12:32    376s]   cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[01/07 12:12:32    376s]   cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[01/07 12:12:32    376s]   hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/07 12:12:32    376s] Route-type name: default_route_type_leaf; Top/bottom preferred layer name: metal4/metal3; 
[01/07 12:12:32    376s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: #CUI#route_type#cts_route_type#.
[01/07 12:12:32    376s] 
[01/07 12:12:32    376s] Layer information for route type default_route_type_leaf:
[01/07 12:12:32    376s] 
[01/07 12:12:32    376s] ---------------------------------------------------------------------
[01/07 12:12:32    376s] Layer     Preferred    Route    Res.          Cap.          RC
[01/07 12:12:32    376s]                        Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[01/07 12:12:32    376s] ---------------------------------------------------------------------
[01/07 12:12:32    376s] metal1    N            H          0.635         0.215         0.137
[01/07 12:12:32    376s] metal2    N            V          0.496         0.245         0.122
[01/07 12:12:32    376s] metal3    Y            H          0.496         0.246         0.122
[01/07 12:12:32    376s] metal4    Y            V          0.496         0.246         0.122
[01/07 12:12:32    376s] metal5    N            H          0.496         0.246         0.122
[01/07 12:12:32    376s] metal6    N            V          0.496         0.233         0.115
[01/07 12:12:32    376s] metal7    N            H          0.098         0.244         0.024
[01/07 12:12:32    376s] metal8    N            V          0.054         0.324         0.018
[01/07 12:12:32    376s] ---------------------------------------------------------------------
[01/07 12:12:32    376s] 
[01/07 12:12:32    376s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
[01/07 12:12:32    376s] Unshielded; Mask Constraint: 0; Source: #CUI#route_type#cts_route_type#.
[01/07 12:12:32    376s] 
[01/07 12:12:32    376s] Layer information for route type default_route_type_nonleaf:
[01/07 12:12:32    376s] 
[01/07 12:12:32    376s] ---------------------------------------------------------------------
[01/07 12:12:32    376s] Layer     Preferred    Route    Res.          Cap.          RC
[01/07 12:12:32    376s]                        Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[01/07 12:12:32    376s] ---------------------------------------------------------------------
[01/07 12:12:32    376s] metal1    N            H          0.653         0.320         0.209
[01/07 12:12:32    376s] metal2    N            V          0.505         0.368         0.186
[01/07 12:12:32    376s] metal3    Y            H          0.505         0.368         0.186
[01/07 12:12:32    376s] metal4    Y            V          0.505         0.368         0.186
[01/07 12:12:32    376s] metal5    N            H          0.505         0.368         0.186
[01/07 12:12:32    376s] metal6    N            V          0.505         0.361         0.182
[01/07 12:12:32    376s] metal7    N            H          0.098         0.326         0.032
[01/07 12:12:32    376s] metal8    N            V          0.054         0.533         0.029
[01/07 12:12:32    376s] ---------------------------------------------------------------------
[01/07 12:12:32    376s] 
[01/07 12:12:32    376s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
[01/07 12:12:32    376s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: #CUI#route_type#cts_route_type#.
[01/07 12:12:32    376s] 
[01/07 12:12:32    376s] Layer information for route type default_route_type_nonleaf:
[01/07 12:12:32    376s] 
[01/07 12:12:32    376s] ---------------------------------------------------------------------
[01/07 12:12:32    376s] Layer     Preferred    Route    Res.          Cap.          RC
[01/07 12:12:32    376s]                        Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[01/07 12:12:32    376s] ---------------------------------------------------------------------
[01/07 12:12:32    376s] metal1    N            H          0.635         0.215         0.137
[01/07 12:12:32    376s] metal2    N            V          0.496         0.245         0.122
[01/07 12:12:32    376s] metal3    Y            H          0.496         0.246         0.122
[01/07 12:12:32    376s] metal4    Y            V          0.496         0.246         0.122
[01/07 12:12:32    376s] metal5    N            H          0.496         0.246         0.122
[01/07 12:12:32    376s] metal6    N            V          0.496         0.233         0.115
[01/07 12:12:32    376s] metal7    N            H          0.098         0.244         0.024
[01/07 12:12:32    376s] metal8    N            V          0.054         0.324         0.018
[01/07 12:12:32    376s] ---------------------------------------------------------------------
[01/07 12:12:32    376s] 
[01/07 12:12:32    376s] 
[01/07 12:12:32    376s] Via selection for estimated routes (rule default):
[01/07 12:12:32    376s] 
[01/07 12:12:32    376s] -------------------------------------------------------------------------------
[01/07 12:12:32    376s] Layer            Via Cell               Res.     Cap.     RC       Top of Stack
[01/07 12:12:32    376s] Range                                   (Ohm)    (fF)     (fs)     Only
[01/07 12:12:32    376s] -------------------------------------------------------------------------------
[01/07 12:12:32    376s] metal1-metal2    VIA12_VV               1.320    0.042    0.055    false
[01/07 12:12:32    376s] metal2-metal3    VIA23_VH               1.320    0.032    0.042    false
[01/07 12:12:32    376s] metal2-metal3    VIA23_stack_HAMMER1    1.320    0.052    0.068    true
[01/07 12:12:32    376s] metal3-metal4    VIA34_VH               1.320    0.032    0.042    false
[01/07 12:12:32    376s] metal3-metal4    VIA34_stack_HAMMER1    1.320    0.052    0.068    true
[01/07 12:12:32    376s] metal4-metal5    VIA45_VH               1.320    0.032    0.042    false
[01/07 12:12:32    376s] metal4-metal5    VIA45_stack_HAMMER1    1.320    0.052    0.068    true
[01/07 12:12:32    376s] metal5-metal6    VIA56_VH               1.320    0.031    0.041    false
[01/07 12:12:32    376s] metal5-metal6    VIA56_stack_HAMMER1    1.320    0.051    0.067    true
[01/07 12:12:32    376s] metal6-metal7    VIA67_Def              0.660    0.057    0.037    false
[01/07 12:12:32    376s] metal6-metal7    VIA67_stack_Def        0.660    0.057    0.037    true
[01/07 12:12:32    376s] metal7-metal8    VIA78_Def              0.143    0.045    0.006    false
[01/07 12:12:32    376s] metal7-metal8    VIA78_stack_HAMMER1    0.143    0.086    0.012    true
[01/07 12:12:32    376s] -------------------------------------------------------------------------------
[01/07 12:12:32    376s] 
[01/07 12:12:32    376s] No ideal or dont_touch nets found in the clock tree
[01/07 12:12:32    376s] No dont_touch hnets found in the clock tree
[01/07 12:12:32    376s] 
[01/07 12:12:32    376s] Filtering reasons for cell type: buffer
[01/07 12:12:32    376s] =======================================
[01/07 12:12:32    376s] 
[01/07 12:12:32    376s] -------------------------------------------------------------------------------------------------------------------------------------
[01/07 12:12:32    376s] Clock trees    Power domain    Reason                         Library cells
[01/07 12:12:32    376s] -------------------------------------------------------------------------------------------------------------------------------------
[01/07 12:12:32    376s] all            auto-default    Unbalanced rise/fall delays    { BUFCHD BUFDHD BUFEHD BUFGHD BUFHHD BUFIHD BUFJHD BUFKHD BUFLHD BUFMHD
[01/07 12:12:32    376s]                                                                 BUFNHD BUFQHD }
[01/07 12:12:32    376s] all            auto-default    Library trimming               { BUFCKGHD BUFCKKHD }
[01/07 12:12:32    376s] -------------------------------------------------------------------------------------------------------------------------------------
[01/07 12:12:32    376s] 
[01/07 12:12:32    376s] Filtering reasons for cell type: inverter
[01/07 12:12:32    376s] =========================================
[01/07 12:12:32    376s] 
[01/07 12:12:32    376s] -------------------------------------------------------------------------------------------------------------------------------------
[01/07 12:12:32    376s] Clock trees    Power domain    Reason                         Library cells
[01/07 12:12:32    376s] -------------------------------------------------------------------------------------------------------------------------------------
[01/07 12:12:32    376s] all            auto-default    Unbalanced rise/fall delays    { INVCHD INVDHD INVGHD INVHHD INVIHD INVJHD INVKHD INVLHD INVMHD INVNHD
[01/07 12:12:32    376s]                                                                 INVQHD }
[01/07 12:12:32    376s] -------------------------------------------------------------------------------------------------------------------------------------
[01/07 12:12:32    376s] 
[01/07 12:12:32    376s] 
[01/07 12:12:32    376s] Validating CTS configuration done. (took cpu=0:00:02.5 real=0:00:02.5)
[01/07 12:12:32    376s] CCOpt configuration status: all checks passed.
[01/07 12:12:32    376s] Adding exclusion drivers to pins that are effective_sink_type exclude...
[01/07 12:12:32    376s]     Adding exclusion drivers (these will be instances of the smallest area library cells).
[01/07 12:12:32    376s]   No exclusion drivers are needed.
[01/07 12:12:32    376s] Adding exclusion drivers to pins that are effective_sink_type exclude done.
[01/07 12:12:32    376s] Antenna diode management...
[01/07 12:12:32    376s]   Found 0 antenna diodes in the clock trees.
[01/07 12:12:32    376s]   
[01/07 12:12:32    376s] Antenna diode management done.
[01/07 12:12:32    376s] Adding driver cells for primary IOs...
[01/07 12:12:32    376s]   
[01/07 12:12:32    376s]   ----------------------------------------------------------------------------------------------
[01/07 12:12:32    376s]   CCOpt reported the following when adding drivers below input ports and above output ports     
[01/07 12:12:32    376s]   ----------------------------------------------------------------------------------------------
[01/07 12:12:32    376s]     (empty table)
[01/07 12:12:32    376s]   ----------------------------------------------------------------------------------------------
[01/07 12:12:32    376s]   
[01/07 12:12:32    376s]   
[01/07 12:12:32    376s] Adding driver cells for primary IOs done.
[01/07 12:12:32    376s] Adding driver cell for primary IO roots...
[01/07 12:12:32    376s] Adding driver cell for primary IO roots done.
[01/07 12:12:32    376s] Maximizing clock DAG abstraction...
[01/07 12:12:32    376s] Maximizing clock DAG abstraction done.
[01/07 12:12:32    376s] CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:02.8 real=0:00:02.8)
[01/07 12:12:32    376s] Synthesizing clock trees...
[01/07 12:12:32    376s]   Preparing To Balance...
[01/07 12:12:32    376s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1353.6M
[01/07 12:12:32    376s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.003, MEM:1353.6M
[01/07 12:12:32    376s] OPERPROF: Starting DPlace-Init at level 1, MEM:1353.6M
[01/07 12:12:32    376s] z: 2, totalTracks: 1
[01/07 12:12:32    376s] z: 4, totalTracks: 1
[01/07 12:12:32    376s] z: 6, totalTracks: 1
[01/07 12:12:32    376s] z: 8, totalTracks: 1
[01/07 12:12:32    376s] #spOpts: N=130 mergeVia=F 
[01/07 12:12:32    376s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1353.6M
[01/07 12:12:32    376s] OPERPROF:     Starting CMU at level 3, MEM:1353.6M
[01/07 12:12:32    376s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1353.6M
[01/07 12:12:32    376s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.025, MEM:1353.6M
[01/07 12:12:32    376s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1353.6MB).
[01/07 12:12:32    376s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.030, MEM:1353.6M
[01/07 12:12:32    376s]   Merging duplicate siblings in DAG...
[01/07 12:12:32    376s]     Clock DAG stats before merging:
[01/07 12:12:32    376s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[01/07 12:12:32    376s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[01/07 12:12:32    376s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/07 12:12:32    376s]     Resynthesising clock tree into netlist...
[01/07 12:12:32    376s]       Reset timing graph...
[01/07 12:12:32    376s] Ignoring AAE DB Resetting ...
[01/07 12:12:32    376s]       Reset timing graph done.
[01/07 12:12:32    376s]     Resynthesising clock tree into netlist done.
[01/07 12:12:32    376s]     
[01/07 12:12:32    376s]     Disconnecting clock tree from netlist...
[01/07 12:12:32    376s]     Disconnecting clock tree from netlist done.
[01/07 12:12:32    376s]   Merging duplicate siblings in DAG done.
[01/07 12:12:32    376s]   Preparing To Balance done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/07 12:12:32    376s]   CCOpt::Phase::Construction...
[01/07 12:12:32    376s]   Stage::Clustering...
[01/07 12:12:32    376s]   Clustering...
[01/07 12:12:32    376s]     Initialize for clustering...
[01/07 12:12:32    376s]     Clock DAG stats before clustering:
[01/07 12:12:32    376s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[01/07 12:12:32    376s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[01/07 12:12:32    376s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/07 12:12:32    376s]     Computing max distances from locked parents...
[01/07 12:12:32    376s]       Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
[01/07 12:12:32    376s]     Computing max distances from locked parents done.
[01/07 12:12:32    376s]     Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 12:12:32    376s]     Bottom-up phase...
[01/07 12:12:32    376s]     Clustering clock_tree clk...
[01/07 12:12:32    376s] End AAE Lib Interpolated Model. (MEM=1344.11 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/07 12:12:32    376s]     Clustering clock_tree clk done.
[01/07 12:12:32    376s]     Clock DAG stats after bottom-up phase:
[01/07 12:12:32    376s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[01/07 12:12:32    376s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[01/07 12:12:32    376s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/07 12:12:32    376s]     Bottom-up phase done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 12:12:32    376s]     Legalizing clock trees...
[01/07 12:12:32    376s]     Resynthesising clock tree into netlist...
[01/07 12:12:32    376s]       Reset timing graph...
[01/07 12:12:32    376s] Ignoring AAE DB Resetting ...
[01/07 12:12:32    376s]       Reset timing graph done.
[01/07 12:12:32    376s]     Resynthesising clock tree into netlist done.
[01/07 12:12:32    376s]     Commiting net attributes....
[01/07 12:12:32    376s]     Commiting net attributes. done.
[01/07 12:12:32    376s]     Leaving CCOpt scope - ClockRefiner...
[01/07 12:12:32    376s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1344.1M
[01/07 12:12:32    376s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.003, MEM:1344.1M
[01/07 12:12:32    376s]     Assigned high priority to 4 instances.
[01/07 12:12:32    376s]     Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
[01/07 12:12:32    376s]     Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Short checks only, Datapath : Short checks Only.
[01/07 12:12:32    376s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1344.1M
[01/07 12:12:32    376s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1344.1M
[01/07 12:12:32    376s] z: 2, totalTracks: 1
[01/07 12:12:32    376s] z: 4, totalTracks: 1
[01/07 12:12:32    376s] z: 6, totalTracks: 1
[01/07 12:12:32    376s] z: 8, totalTracks: 1
[01/07 12:12:32    376s] #spOpts: N=130 mergeVia=F 
[01/07 12:12:32    376s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1344.1M
[01/07 12:12:32    376s] OPERPROF:       Starting CMU at level 4, MEM:1344.1M
[01/07 12:12:32    376s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1344.1M
[01/07 12:12:32    376s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.020, REAL:0.027, MEM:1344.1M
[01/07 12:12:32    376s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1344.1MB).
[01/07 12:12:32    376s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.030, REAL:0.032, MEM:1344.1M
[01/07 12:12:32    376s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.030, REAL:0.033, MEM:1344.1M
[01/07 12:12:32    376s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.28450.2
[01/07 12:12:32    376s] OPERPROF: Starting RefinePlace at level 1, MEM:1344.1M
[01/07 12:12:32    376s] *** Starting refinePlace (0:06:16 mem=1344.1M) ***
[01/07 12:12:32    376s] Total net bbox length = 3.548e+02 (2.006e+02 1.542e+02) (ext = 7.760e+01)
[01/07 12:12:32    376s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[01/07 12:12:32    376s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1344.1M
[01/07 12:12:32    376s] Starting refinePlace ...
[01/07 12:12:32    376s] One DDP V2 for no tweak run.
[01/07 12:12:32    376s] ** Cut row section cpu time 0:00:00.0.
[01/07 12:12:32    376s]    Spread Effort: high, standalone mode, useDDP on.
[01/07 12:12:32    376s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1344.1MB) @(0:06:16 - 0:06:16).
[01/07 12:12:32    376s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[01/07 12:12:32    376s] wireLenOptFixPriorityInst 4 inst fixed
[01/07 12:12:32    376s] 
[01/07 12:12:32    376s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[01/07 12:12:32    376s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[01/07 12:12:32    376s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1344.1MB) @(0:06:16 - 0:06:16).
[01/07 12:12:32    376s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[01/07 12:12:32    376s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1344.1MB
[01/07 12:12:32    376s] Statistics of distance of Instance movement in refine placement:
[01/07 12:12:32    376s]   maximum (X+Y) =         0.00 um
[01/07 12:12:32    376s]   mean    (X+Y) =         0.00 um
[01/07 12:12:32    376s] Summary Report:
[01/07 12:12:32    376s] Instances move: 0 (out of 23 movable)
[01/07 12:12:32    376s] Instances flipped: 0
[01/07 12:12:32    376s] Mean displacement: 0.00 um
[01/07 12:12:32    376s] Max displacement: 0.00 um 
[01/07 12:12:32    376s] Total instances moved : 0
[01/07 12:12:32    376s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.010, REAL:0.010, MEM:1344.1M
[01/07 12:12:32    376s] Total net bbox length = 3.548e+02 (2.006e+02 1.542e+02) (ext = 7.760e+01)
[01/07 12:12:32    376s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1344.1MB
[01/07 12:12:32    376s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1344.1MB) @(0:06:16 - 0:06:16).
[01/07 12:12:32    376s] *** Finished refinePlace (0:06:16 mem=1344.1M) ***
[01/07 12:12:32    376s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.28450.2
[01/07 12:12:32    376s] OPERPROF: Finished RefinePlace at level 1, CPU:0.020, REAL:0.016, MEM:1344.1M
[01/07 12:12:32    376s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1344.1M
[01/07 12:12:32    376s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.003, MEM:1344.1M
[01/07 12:12:32    376s]     ClockRefiner summary
[01/07 12:12:32    376s]     All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 4).
[01/07 12:12:32    376s]     Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 0).
[01/07 12:12:32    376s]     Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 4).
[01/07 12:12:32    376s]     Revert refine place priority changes on 0 instances.
[01/07 12:12:32    376s] OPERPROF: Starting DPlace-Init at level 1, MEM:1344.1M
[01/07 12:12:32    376s] z: 2, totalTracks: 1
[01/07 12:12:32    376s] z: 4, totalTracks: 1
[01/07 12:12:32    376s] z: 6, totalTracks: 1
[01/07 12:12:32    376s] z: 8, totalTracks: 1
[01/07 12:12:32    376s] #spOpts: N=130 mergeVia=F 
[01/07 12:12:32    376s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1344.1M
[01/07 12:12:33    376s] OPERPROF:     Starting CMU at level 3, MEM:1344.1M
[01/07 12:12:33    376s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1344.1M
[01/07 12:12:33    376s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.031, MEM:1344.1M
[01/07 12:12:33    376s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:01.0, mem=1344.1MB).
[01/07 12:12:33    376s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.039, MEM:1344.1M
[01/07 12:12:33    376s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/07 12:12:33    376s]     Disconnecting clock tree from netlist...
[01/07 12:12:33    376s]     Disconnecting clock tree from netlist done.
[01/07 12:12:33    376s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1344.1M
[01/07 12:12:33    376s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.003, MEM:1344.1M
[01/07 12:12:33    376s] OPERPROF: Starting DPlace-Init at level 1, MEM:1344.1M
[01/07 12:12:33    376s] z: 2, totalTracks: 1
[01/07 12:12:33    376s] z: 4, totalTracks: 1
[01/07 12:12:33    376s] z: 6, totalTracks: 1
[01/07 12:12:33    376s] z: 8, totalTracks: 1
[01/07 12:12:33    376s] #spOpts: N=130 mergeVia=F 
[01/07 12:12:33    376s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1344.1M
[01/07 12:12:33    376s] OPERPROF:     Starting CMU at level 3, MEM:1344.1M
[01/07 12:12:33    376s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1344.1M
[01/07 12:12:33    376s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.027, MEM:1344.1M
[01/07 12:12:33    376s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1344.1MB).
[01/07 12:12:33    376s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.033, MEM:1344.1M
[01/07 12:12:33    376s]     Clock tree timing engine global stage delay update for SS_DELAY:setup.late...
[01/07 12:12:33    376s] End AAE Lib Interpolated Model. (MEM=1344.11 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/07 12:12:33    376s]     Clock tree timing engine global stage delay update for SS_DELAY:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 12:12:33    376s]     
[01/07 12:12:33    376s]     Clock tree legalization - Histogram:
[01/07 12:12:33    376s]     ====================================
[01/07 12:12:33    376s]     
[01/07 12:12:33    376s]     --------------------------------
[01/07 12:12:33    376s]     Movement (um)    Number of cells
[01/07 12:12:33    376s]     --------------------------------
[01/07 12:12:33    376s]       (empty table)
[01/07 12:12:33    376s]     --------------------------------
[01/07 12:12:33    376s]     
[01/07 12:12:33    376s]     
[01/07 12:12:33    376s]     Clock tree legalization - There are no Movements:
[01/07 12:12:33    376s]     =================================================
[01/07 12:12:33    376s]     
[01/07 12:12:33    376s]     ---------------------------------------------
[01/07 12:12:33    376s]     Movement (um)    Desired     Achieved    Node
[01/07 12:12:33    376s]                      location    location    
[01/07 12:12:33    376s]     ---------------------------------------------
[01/07 12:12:33    376s]       (empty table)
[01/07 12:12:33    376s]     ---------------------------------------------
[01/07 12:12:33    376s]     
[01/07 12:12:33    376s]     Legalizing clock trees done. (took cpu=0:00:00.2 real=0:00:00.2)
[01/07 12:12:33    376s]     Clock DAG stats after 'Clustering':
[01/07 12:12:33    376s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[01/07 12:12:33    376s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[01/07 12:12:33    376s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[01/07 12:12:33    376s]       sink capacitance : count=4, total=0.009pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.003pF
[01/07 12:12:33    376s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.005pF, total=0.005pF
[01/07 12:12:33    376s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=24.200um, total=24.200um
[01/07 12:12:33    376s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/07 12:12:33    376s]     Clock DAG net violations after 'Clustering': none
[01/07 12:12:33    376s]     Clock DAG primary half-corner transition distribution after 'Clustering':
[01/07 12:12:33    376s]       Leaf : target=0.290ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.174ns, 0 <= 0.232ns, 0 <= 0.261ns, 0 <= 0.276ns, 0 <= 0.290ns}
[01/07 12:12:33    376s]     Primary reporting skew groups after 'Clustering':
[01/07 12:12:33    376s]       skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.119], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[01/07 12:12:33    376s]           min path sink: count_reg[0]/CK
[01/07 12:12:33    376s]           max path sink: count_reg[0]/CK
[01/07 12:12:33    376s]     Skew group summary after 'Clustering':
[01/07 12:12:33    376s]       skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.119], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[01/07 12:12:33    376s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/07 12:12:33    376s]   Clustering done. (took cpu=0:00:00.2 real=0:00:00.2)
[01/07 12:12:33    376s]   
[01/07 12:12:33    376s]   Post-Clustering Statistics Report
[01/07 12:12:33    376s]   =================================
[01/07 12:12:33    376s]   
[01/07 12:12:33    376s]   Fanout Statistics:
[01/07 12:12:33    376s]   
[01/07 12:12:33    376s]   ----------------------------------------------------------------------------
[01/07 12:12:33    376s]   Net Type    Count    Mean      Min.      Max.      Std. Dev.    Fanout
[01/07 12:12:33    376s]                        Fanout    Fanout    Fanout    Fanout       Distribution
[01/07 12:12:33    376s]   ----------------------------------------------------------------------------
[01/07 12:12:33    376s]   Trunk         1      1.000       1         1         0.000      {1 <= 2}
[01/07 12:12:33    376s]   Leaf          1      4.000       4         4         0.000      {1 <= 4}
[01/07 12:12:33    376s]   ----------------------------------------------------------------------------
[01/07 12:12:33    376s]   
[01/07 12:12:33    376s]   Clustering Failure Statistics:
[01/07 12:12:33    376s]   
[01/07 12:12:33    376s]   --------------------------------
[01/07 12:12:33    376s]   Net Type    Clusters    Clusters
[01/07 12:12:33    376s]               Tried       Failed
[01/07 12:12:33    376s]   --------------------------------
[01/07 12:12:33    376s]     (empty table)
[01/07 12:12:33    376s]   --------------------------------
[01/07 12:12:33    376s]   
[01/07 12:12:33    376s]   Clustering Partition Statistics:
[01/07 12:12:33    376s]   
[01/07 12:12:33    376s]   ----------------------------------------------------------------------------------
[01/07 12:12:33    376s]   Net Type    Case B      Case C      Partition    Mean    Min     Max     Std. Dev.
[01/07 12:12:33    376s]               Fraction    Fraction    Count        Size    Size    Size    Size
[01/07 12:12:33    376s]   ----------------------------------------------------------------------------------
[01/07 12:12:33    376s]     (empty table)
[01/07 12:12:33    376s]   ----------------------------------------------------------------------------------
[01/07 12:12:33    376s]   
[01/07 12:12:33    376s]   
[01/07 12:12:33    376s]   Looking for fanout violations...
[01/07 12:12:33    376s]   Looking for fanout violations done.
[01/07 12:12:33    376s]   CongRepair After Initial Clustering...
[01/07 12:12:33    376s]   Reset timing graph...
[01/07 12:12:33    376s] Ignoring AAE DB Resetting ...
[01/07 12:12:33    376s]   Reset timing graph done.
[01/07 12:12:33    376s]   Leaving CCOpt scope - Early Global Route...
[01/07 12:12:33    376s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1344.1M
[01/07 12:12:33    376s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1344.1M
[01/07 12:12:33    376s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1344.1M
[01/07 12:12:33    376s] All LLGs are deleted
[01/07 12:12:33    376s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1344.1M
[01/07 12:12:33    376s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1344.1M
[01/07 12:12:33    376s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.004, MEM:1344.1M
[01/07 12:12:33    376s]   Clock implementation routing...
[01/07 12:12:33    376s] Net route status summary:
[01/07 12:12:33    376s]   Clock:         1 (unrouted=1, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[01/07 12:12:33    376s]   Non-clock:    28 (unrouted=2, trialRouted=26, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[01/07 12:12:33    376s]     Routing using eGR only...
[01/07 12:12:33    376s]       Early Global Route - eGR only step...
[01/07 12:12:33    376s] (ccopt eGR): There are 1 nets for routing of which 1 have one or more fixed wires.
[01/07 12:12:33    376s] (ccopt eGR): Start to route 1 all nets
[01/07 12:12:33    376s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1344.11 MB )
[01/07 12:12:33    376s] (I)       Started Import and model ( Curr Mem: 1344.11 MB )
[01/07 12:12:33    376s] (I)       Started Create place DB ( Curr Mem: 1344.11 MB )
[01/07 12:12:33    376s] (I)       Started Import place data ( Curr Mem: 1344.11 MB )
[01/07 12:12:33    376s] (I)       Started Read instances and placement ( Curr Mem: 1344.11 MB )
[01/07 12:12:33    376s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1344.11 MB )
[01/07 12:12:33    376s] (I)       Started Read nets ( Curr Mem: 1344.11 MB )
[01/07 12:12:33    376s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1344.11 MB )
[01/07 12:12:33    376s] (I)       Finished Import place data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1344.11 MB )
[01/07 12:12:33    376s] (I)       Finished Create place DB ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1344.11 MB )
[01/07 12:12:33    376s] (I)       Started Create route DB ( Curr Mem: 1344.11 MB )
[01/07 12:12:33    376s] (I)       == Non-default Options ==
[01/07 12:12:33    376s] (I)       Clean congestion better                            : true
[01/07 12:12:33    376s] (I)       Estimate vias on DPT layer                         : true
[01/07 12:12:33    376s] (I)       Clean congestion layer assignment rounds           : 3
[01/07 12:12:33    376s] (I)       Layer constraints as soft constraints              : true
[01/07 12:12:33    376s] (I)       Soft top layer                                     : true
[01/07 12:12:33    376s] (I)       Skip prospective layer relax nets                  : true
[01/07 12:12:33    376s] (I)       Better NDR handling                                : true
[01/07 12:12:33    376s] (I)       Improved NDR modeling in LA                        : true
[01/07 12:12:33    376s] (I)       Routing cost fix for NDR handling                  : true
[01/07 12:12:33    376s] (I)       Update initial WL after Phase 1a                   : true
[01/07 12:12:33    376s] (I)       Block tracks for preroutes                         : true
[01/07 12:12:33    376s] (I)       Assign IRoute by net group key                     : true
[01/07 12:12:33    376s] (I)       Block unroutable channels                          : true
[01/07 12:12:33    376s] (I)       Block unroutable channel fix                       : true
[01/07 12:12:33    376s] (I)       Block unroutable channels 3D                       : true
[01/07 12:12:33    376s] (I)       Bound layer relaxed segment wl                     : true
[01/07 12:12:33    376s] (I)       Bound layer relaxed segment wl fix                 : true
[01/07 12:12:33    376s] (I)       Blocked pin reach length threshold                 : 2
[01/07 12:12:33    376s] (I)       Check blockage within NDR space in TA              : true
[01/07 12:12:33    376s] (I)       Handle EOL spacing                                 : true
[01/07 12:12:33    376s] (I)       Merge PG vias by gap                               : true
[01/07 12:12:33    376s] (I)       Maximum routing layer                              : 8
[01/07 12:12:33    376s] (I)       Route selected nets only                           : true
[01/07 12:12:33    376s] (I)       Refine MST                                         : true
[01/07 12:12:33    376s] (I)       Honor PRL                                          : true
[01/07 12:12:33    376s] (I)       Strong congestion aware                            : true
[01/07 12:12:33    376s] (I)       Improved initial location for IRoutes              : true
[01/07 12:12:33    376s] (I)       Multi panel TA                                     : true
[01/07 12:12:33    376s] (I)       Penalize wire overlap                              : true
[01/07 12:12:33    376s] (I)       Expand small instance blockage                     : true
[01/07 12:12:33    376s] (I)       Reduce via in TA                                   : true
[01/07 12:12:33    376s] (I)       SS-aware routing                                   : true
[01/07 12:12:33    376s] (I)       Improve tree edge sharing                          : true
[01/07 12:12:33    376s] (I)       Improve 2D via estimation                          : true
[01/07 12:12:33    376s] (I)       Refine Steiner tree                                : true
[01/07 12:12:33    376s] (I)       Build spine tree                                   : true
[01/07 12:12:33    376s] (I)       Model pass through capacity                        : true
[01/07 12:12:33    376s] (I)       Extend blockages by a half GCell                   : true
[01/07 12:12:33    376s] (I)       Consider pin shapes                                : true
[01/07 12:12:33    376s] (I)       Consider pin shapes for all nodes                  : true
[01/07 12:12:33    376s] (I)       Consider NR APA                                    : true
[01/07 12:12:33    376s] (I)       Consider IO pin shape                              : true
[01/07 12:12:33    376s] (I)       Fix pin connection bug                             : true
[01/07 12:12:33    376s] (I)       Consider layer RC for local wires                  : true
[01/07 12:12:33    376s] (I)       LA-aware pin escape length                         : 2
[01/07 12:12:33    376s] (I)       Split for must join                                : true
[01/07 12:12:33    376s] (I)       Number of threads                                  : 1
[01/07 12:12:33    376s] (I)       Routing effort level                               : 10000
[01/07 12:12:33    376s] (I)       Special modeling for N7                            : 0
[01/07 12:12:33    376s] (I)       Special modeling for N6                            : 0
[01/07 12:12:33    376s] (I)       Special modeling for N3                            : 0
[01/07 12:12:33    376s] (I)       Special modeling for N5 v6                         : 0
[01/07 12:12:33    376s] (I)       Special modeling for N5PPv2                        : 0
[01/07 12:12:33    376s] (I)       Special settings for S3                            : 0
[01/07 12:12:33    376s] (I)       Special settings for S4                            : 0
[01/07 12:12:33    376s] (I)       Special settings for S5 v2                         : 0
[01/07 12:12:33    376s] (I)       Special settings for S7                            : 0
[01/07 12:12:33    376s] (I)       Special settings for S8                            : 0
[01/07 12:12:33    376s] (I)       Prefer layer length threshold                      : 8
[01/07 12:12:33    376s] (I)       Overflow penalty cost                              : 10
[01/07 12:12:33    376s] (I)       A-star cost                                        : 0.300000
[01/07 12:12:33    376s] (I)       Misalignment cost                                  : 10.000000
[01/07 12:12:33    376s] (I)       Threshold for short IRoute                         : 6
[01/07 12:12:33    376s] (I)       Via cost during post routing                       : 1.000000
[01/07 12:12:33    376s] (I)       Layer congestion ratios                            : { { 1.0 } }
[01/07 12:12:33    376s] (I)       Source-to-sink ratio                               : 0.300000
[01/07 12:12:33    376s] (I)       Scenic ratio bound                                 : 3.000000
[01/07 12:12:33    376s] (I)       Segment layer relax scenic ratio                   : 1.250000
[01/07 12:12:33    376s] (I)       Source-sink aware LA ratio                         : 0.500000
[01/07 12:12:33    376s] (I)       PG-aware similar topology routing                  : true
[01/07 12:12:33    376s] (I)       Maze routing via cost fix                          : true
[01/07 12:12:33    376s] (I)       Apply PRL on PG terms                              : true
[01/07 12:12:33    376s] (I)       Apply PRL on obs objects                           : true
[01/07 12:12:33    376s] (I)       Handle range-type spacing rules                    : true
[01/07 12:12:33    376s] (I)       PG gap threshold multiplier                        : 10.000000
[01/07 12:12:33    376s] (I)       Parallel spacing query fix                         : true
[01/07 12:12:33    376s] (I)       Force source to root IR                            : true
[01/07 12:12:33    376s] (I)       Layer Weights                                      : L2:4 L3:2.5
[01/07 12:12:33    376s] (I)       Do not relax to DPT layer                          : true
[01/07 12:12:33    376s] (I)       No DPT in post routing                             : true
[01/07 12:12:33    376s] (I)       Modeling PG via merging fix                        : true
[01/07 12:12:33    376s] (I)       Shield aware TA                                    : true
[01/07 12:12:33    376s] (I)       Strong shield aware TA                             : true
[01/07 12:12:33    376s] (I)       Overflow calculation fix in LA                     : true
[01/07 12:12:33    376s] (I)       Post routing fix                                   : true
[01/07 12:12:33    376s] (I)       Strong post routing                                : true
[01/07 12:12:33    376s] (I)       NDR via pillar fix                                 : true
[01/07 12:12:33    376s] (I)       Violation on path threshold                        : 1
[01/07 12:12:33    376s] (I)       Pass through capacity modeling                     : true
[01/07 12:12:33    376s] (I)       Select the non-relaxed segments in post routing stage : true
[01/07 12:12:33    376s] (I)       Method to set GCell size                           : row
[01/07 12:12:33    376s] (I)       Avoid high resistance layers                       : true
[01/07 12:12:33    376s] (I)       Counted 119 PG shapes. We will not process PG shapes layer by layer.
[01/07 12:12:33    376s] (I)       Started Import route data ( Curr Mem: 1344.11 MB )
[01/07 12:12:33    376s] (I)       Use row-based GCell size
[01/07 12:12:33    376s] (I)       Use row-based GCell align
[01/07 12:12:33    376s] (I)       GCell unit size   : 3200
[01/07 12:12:33    376s] (I)       GCell multiplier  : 1
[01/07 12:12:33    376s] (I)       GCell row height  : 3200
[01/07 12:12:33    376s] (I)       Actual row height : 3200
[01/07 12:12:33    376s] (I)       GCell align ref   : 3600 3600
[01/07 12:12:33    376s] [NR-eGR] Track table information for default rule: 
[01/07 12:12:33    376s] [NR-eGR] metal1 has no routable track
[01/07 12:12:33    376s] [NR-eGR] metal2 has single uniform track structure
[01/07 12:12:33    376s] [NR-eGR] metal3 has single uniform track structure
[01/07 12:12:33    376s] [NR-eGR] metal4 has single uniform track structure
[01/07 12:12:33    376s] [NR-eGR] metal5 has single uniform track structure
[01/07 12:12:33    376s] [NR-eGR] metal6 has single uniform track structure
[01/07 12:12:33    376s] [NR-eGR] metal7 has single uniform track structure
[01/07 12:12:33    376s] [NR-eGR] metal8 has single uniform track structure
[01/07 12:12:33    376s] (I)       ===========================================================================
[01/07 12:12:33    376s] (I)       == Report All Rule Vias ==
[01/07 12:12:33    376s] (I)       ===========================================================================
[01/07 12:12:33    376s] (I)        Via Rule : (Default)
[01/07 12:12:33    376s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[01/07 12:12:33    376s] (I)       ---------------------------------------------------------------------------
[01/07 12:12:33    376s] (I)        1    4 : VIA12_VV                   74 : VIA12_HH_2cut_alt_S      
[01/07 12:12:33    376s] (I)        2    7 : VIA23_VH                   45 : VIA23_DC_TOP             
[01/07 12:12:33    376s] (I)        3   11 : VIA34_VH                   48 : VIA34_DC_LEFT            
[01/07 12:12:33    376s] (I)        4   15 : VIA45_VH                   53 : VIA45_DC_TOP             
[01/07 12:12:33    376s] (I)        5   19 : VIA56_VH                   57 : VIA56_DC_TOP             
[01/07 12:12:33    376s] (I)        6   21 : VIA67_Def                  62 : VIA67_DC_DOWN            
[01/07 12:12:33    376s] (I)        7   22 : VIA78_Def                  65 : VIA78_DC_TOP             
[01/07 12:12:33    376s] (I)       ===========================================================================
[01/07 12:12:33    376s] (I)       Started Read blockages ( Layer 2-8 ) ( Curr Mem: 1344.11 MB )
[01/07 12:12:33    376s] (I)       Started Read routing blockages ( Curr Mem: 1344.11 MB )
[01/07 12:12:33    376s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1344.11 MB )
[01/07 12:12:33    376s] (I)       Started Read instance blockages ( Curr Mem: 1344.11 MB )
[01/07 12:12:33    376s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1344.11 MB )
[01/07 12:12:33    376s] (I)       Started Read PG blockages ( Curr Mem: 1344.11 MB )
[01/07 12:12:33    376s] [NR-eGR] Read 6 PG shapes
[01/07 12:12:33    376s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1344.11 MB )
[01/07 12:12:33    376s] (I)       Started Read boundary cut boxes ( Curr Mem: 1344.11 MB )
[01/07 12:12:33    376s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1344.11 MB )
[01/07 12:12:33    376s] [NR-eGR] #Routing Blockages  : 0
[01/07 12:12:33    376s] [NR-eGR] #Instance Blockages : 0
[01/07 12:12:33    376s] [NR-eGR] #PG Blockages       : 6
[01/07 12:12:33    376s] [NR-eGR] #Halo Blockages     : 0
[01/07 12:12:33    376s] [NR-eGR] #Boundary Blockages : 0
[01/07 12:12:33    376s] (I)       Finished Read blockages ( Layer 2-8 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1344.11 MB )
[01/07 12:12:33    376s] (I)       Started Read blackboxes ( Curr Mem: 1344.11 MB )
[01/07 12:12:33    376s] (I)       Design has 0 blackboxes considered as all layer blockages.
[01/07 12:12:33    376s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1344.11 MB )
[01/07 12:12:33    376s] (I)       Started Read prerouted ( Curr Mem: 1344.11 MB )
[01/07 12:12:33    376s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[01/07 12:12:33    376s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1344.11 MB )
[01/07 12:12:33    376s] (I)       Started Read unlegalized nets ( Curr Mem: 1344.11 MB )
[01/07 12:12:33    376s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1344.11 MB )
[01/07 12:12:33    376s] (I)       Started Read nets ( Curr Mem: 1344.11 MB )
[01/07 12:12:33    376s] [NR-eGR] Read numTotalNets=27  numIgnoredNets=26
[01/07 12:12:33    376s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1344.11 MB )
[01/07 12:12:33    376s] [NR-eGR] Connected 0 must-join pins/ports
[01/07 12:12:33    376s] (I)       Started Set up via pillars ( Curr Mem: 1344.11 MB )
[01/07 12:12:33    376s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1344.11 MB )
[01/07 12:12:33    376s] (I)       early_global_route_priority property id does not exist.
[01/07 12:12:33    376s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1344.11 MB )
[01/07 12:12:33    376s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1344.11 MB )
[01/07 12:12:33    376s] (I)       Model blockages into capacity
[01/07 12:12:33    376s] (I)       Read Num Blocks=74  Num Prerouted Wires=0  Num CS=0
[01/07 12:12:33    376s] (I)       Started Initialize 3D capacity ( Curr Mem: 1344.11 MB )
[01/07 12:12:33    376s] (I)       Layer 1 (V) : #blockages 25 : #preroutes 0
[01/07 12:12:33    376s] (I)       Layer 2 (H) : #blockages 11 : #preroutes 0
[01/07 12:12:33    376s] (I)       Layer 3 (V) : #blockages 7 : #preroutes 0
[01/07 12:12:33    376s] (I)       Layer 4 (H) : #blockages 11 : #preroutes 0
[01/07 12:12:33    376s] (I)       Layer 5 (V) : #blockages 7 : #preroutes 0
[01/07 12:12:33    376s] (I)       Layer 6 (H) : #blockages 13 : #preroutes 0
[01/07 12:12:33    376s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[01/07 12:12:33    376s] (I)       Finished Initialize 3D capacity ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1344.11 MB )
[01/07 12:12:33    376s] (I)       -- layer congestion ratio --
[01/07 12:12:33    376s] (I)       Layer 1 : 0.100000
[01/07 12:12:33    376s] (I)       Layer 2 : 0.700000
[01/07 12:12:33    376s] (I)       Layer 3 : 0.700000
[01/07 12:12:33    376s] (I)       Layer 4 : 1.000000
[01/07 12:12:33    376s] (I)       Layer 5 : 1.000000
[01/07 12:12:33    376s] (I)       Layer 6 : 1.000000
[01/07 12:12:33    376s] (I)       Layer 7 : 1.000000
[01/07 12:12:33    376s] (I)       Layer 8 : 1.000000
[01/07 12:12:33    376s] (I)       ----------------------------
[01/07 12:12:33    376s] (I)       Started Move terms for access ( Curr Mem: 1344.11 MB )
[01/07 12:12:33    376s] (I)       Moved 0 terms for better access 
[01/07 12:12:33    376s] (I)       Finished Move terms for access ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1344.11 MB )
[01/07 12:12:33    376s] (I)       Number of ignored nets                =      0
[01/07 12:12:33    376s] (I)       Number of connected nets              =      0
[01/07 12:12:33    376s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[01/07 12:12:33    376s] (I)       Number of clock nets                  =      1.  Ignored: No
[01/07 12:12:33    376s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[01/07 12:12:33    376s] (I)       Number of special nets                =      0.  Ignored: Yes
[01/07 12:12:33    376s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[01/07 12:12:33    376s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[01/07 12:12:33    376s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[01/07 12:12:33    376s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[01/07 12:12:33    376s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/07 12:12:33    376s] (I)       Finished Import route data ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1344.11 MB )
[01/07 12:12:33    376s] (I)       Finished Create route DB ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1344.11 MB )
[01/07 12:12:33    376s] (I)       Started Read aux data ( Curr Mem: 1344.11 MB )
[01/07 12:12:33    376s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1344.11 MB )
[01/07 12:12:33    376s] (I)       Started Others data preparation ( Curr Mem: 1344.11 MB )
[01/07 12:12:33    376s] [NR-eGR] There are 1 clock nets ( 1 with NDR ).
[01/07 12:12:33    376s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1344.11 MB )
[01/07 12:12:33    376s] (I)       Started Create route kernel ( Curr Mem: 1344.11 MB )
[01/07 12:12:33    376s] (I)       Ndr track 0 does not exist
[01/07 12:12:33    376s] (I)       Ndr track 0 does not exist
[01/07 12:12:33    376s] (I)       ---------------------Grid Graph Info--------------------
[01/07 12:12:33    376s] (I)       Routing area        : (0, 0) - (29200, 26400)
[01/07 12:12:33    376s] (I)       Core area           : (3600, 3600) - (25600, 22800)
[01/07 12:12:33    376s] (I)       Site width          :   400  (dbu)
[01/07 12:12:33    376s] (I)       Row height          :  3200  (dbu)
[01/07 12:12:33    376s] (I)       GCell row height    :  3200  (dbu)
[01/07 12:12:33    376s] (I)       GCell width         :  3200  (dbu)
[01/07 12:12:33    376s] (I)       GCell height        :  3200  (dbu)
[01/07 12:12:33    376s] (I)       Grid                :     9     9     8
[01/07 12:12:33    376s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[01/07 12:12:33    376s] (I)       Vertical capacity   :     0  3200     0  3200     0  3200     0  3200
[01/07 12:12:33    376s] (I)       Horizontal capacity :     0     0  3200     0  3200     0  3200     0
[01/07 12:12:33    376s] (I)       Default wire width  :   160   200   200   200   200   200   400   400
[01/07 12:12:33    376s] (I)       Default wire space  :   160   200   200   200   200   200   400   400
[01/07 12:12:33    376s] (I)       Default wire pitch  :   320   400   400   400   400   400   800   800
[01/07 12:12:33    376s] (I)       Default pitch size  :   320   400   400   400   400   400   800   800
[01/07 12:12:33    376s] (I)       First track coord   :     0   200   200   200   200   200   800   800
[01/07 12:12:33    376s] (I)       Num tracks per GCell: 10.00  8.00  8.00  8.00  8.00  8.00  4.00  4.00
[01/07 12:12:33    376s] (I)       Total num of tracks :     0    73    66    73    66    73    32    36
[01/07 12:12:33    376s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[01/07 12:12:33    376s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[01/07 12:12:33    376s] (I)       --------------------------------------------------------
[01/07 12:12:33    376s] 
[01/07 12:12:33    376s] [NR-eGR] ============ Routing rule table ============
[01/07 12:12:33    376s] [NR-eGR] Rule id: 0  Nets: 1 
[01/07 12:12:33    376s] (I)       ID:0  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[01/07 12:12:33    376s] (I)       Pitch:  L1=640  L2=800  L3=800  L4=800  L5=800  L6=800  L7=1600  L8=1600
[01/07 12:12:33    376s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2
[01/07 12:12:33    376s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[01/07 12:12:33    376s] [NR-eGR] Rule id: 1  Nets: 0 
[01/07 12:12:33    376s] (I)       ID:1  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[01/07 12:12:33    376s] (I)       Pitch:  L1=320  L2=400  L3=400  L4=400  L5=400  L6=400  L7=800  L8=800
[01/07 12:12:33    376s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[01/07 12:12:33    376s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[01/07 12:12:33    376s] [NR-eGR] ========================================
[01/07 12:12:33    376s] [NR-eGR] 
[01/07 12:12:33    376s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[01/07 12:12:33    376s] (I)       blocked tracks on layer2 : = 136 / 657 (20.70%)
[01/07 12:12:33    376s] (I)       blocked tracks on layer3 : = 36 / 594 (6.06%)
[01/07 12:12:33    376s] (I)       blocked tracks on layer4 : = 56 / 657 (8.52%)
[01/07 12:12:33    376s] (I)       blocked tracks on layer5 : = 36 / 594 (6.06%)
[01/07 12:12:33    376s] (I)       blocked tracks on layer6 : = 56 / 657 (8.52%)
[01/07 12:12:33    376s] (I)       blocked tracks on layer7 : = 62 / 288 (21.53%)
[01/07 12:12:33    376s] (I)       blocked tracks on layer8 : = 0 / 324 (0.00%)
[01/07 12:12:33    376s] (I)       Finished Create route kernel ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1344.11 MB )
[01/07 12:12:33    376s] (I)       Finished Import and model ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1344.11 MB )
[01/07 12:12:33    376s] (I)       Reset routing kernel
[01/07 12:12:33    376s] (I)       Started Global Routing ( Curr Mem: 1344.11 MB )
[01/07 12:12:33    376s] (I)       Started Initialization ( Curr Mem: 1344.11 MB )
[01/07 12:12:33    376s] (I)       totalPins=5  totalGlobalPin=5 (100.00%)
[01/07 12:12:33    376s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1344.11 MB )
[01/07 12:12:33    376s] (I)       Started Net group 1 ( Curr Mem: 1344.11 MB )
[01/07 12:12:33    376s] (I)       Started Generate topology ( Curr Mem: 1344.11 MB )
[01/07 12:12:33    376s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1344.11 MB )
[01/07 12:12:33    376s] (I)       total 2D Cap : 1189 = (572 H, 617 V)
[01/07 12:12:33    376s] [NR-eGR] Layer group 1: route 1 net(s) in layer range [3, 4]
[01/07 12:12:33    376s] (I)       
[01/07 12:12:33    376s] (I)       ============  Phase 1a Route ============
[01/07 12:12:33    376s] (I)       Started Phase 1a ( Curr Mem: 1344.11 MB )
[01/07 12:12:33    376s] (I)       Started Pattern routing ( Curr Mem: 1344.11 MB )
[01/07 12:12:33    376s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1344.11 MB )
[01/07 12:12:33    376s] (I)       Usage: 8 = (4 H, 4 V) = (0.70% H, 0.65% V) = (1.280e+01um H, 1.280e+01um V)
[01/07 12:12:33    376s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1344.11 MB )
[01/07 12:12:33    376s] (I)       
[01/07 12:12:33    376s] (I)       ============  Phase 1b Route ============
[01/07 12:12:33    376s] (I)       Started Phase 1b ( Curr Mem: 1344.11 MB )
[01/07 12:12:33    376s] (I)       Usage: 8 = (4 H, 4 V) = (0.70% H, 0.65% V) = (1.280e+01um H, 1.280e+01um V)
[01/07 12:12:33    376s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.560000e+01um
[01/07 12:12:33    376s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1344.11 MB )
[01/07 12:12:33    376s] (I)       
[01/07 12:12:33    376s] (I)       ============  Phase 1c Route ============
[01/07 12:12:33    376s] (I)       Started Phase 1c ( Curr Mem: 1344.11 MB )
[01/07 12:12:33    376s] (I)       Usage: 8 = (4 H, 4 V) = (0.70% H, 0.65% V) = (1.280e+01um H, 1.280e+01um V)
[01/07 12:12:33    376s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1344.11 MB )
[01/07 12:12:33    376s] (I)       
[01/07 12:12:33    376s] (I)       ============  Phase 1d Route ============
[01/07 12:12:33    376s] (I)       Started Phase 1d ( Curr Mem: 1344.11 MB )
[01/07 12:12:33    376s] (I)       Usage: 8 = (4 H, 4 V) = (0.70% H, 0.65% V) = (1.280e+01um H, 1.280e+01um V)
[01/07 12:12:33    376s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1344.11 MB )
[01/07 12:12:33    376s] (I)       
[01/07 12:12:33    376s] (I)       ============  Phase 1e Route ============
[01/07 12:12:33    376s] (I)       Started Phase 1e ( Curr Mem: 1344.11 MB )
[01/07 12:12:33    376s] (I)       Started Route legalization ( Curr Mem: 1344.11 MB )
[01/07 12:12:33    376s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1344.11 MB )
[01/07 12:12:33    376s] (I)       Usage: 8 = (4 H, 4 V) = (0.70% H, 0.65% V) = (1.280e+01um H, 1.280e+01um V)
[01/07 12:12:33    376s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.560000e+01um
[01/07 12:12:33    376s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1344.11 MB )
[01/07 12:12:33    376s] (I)       
[01/07 12:12:33    376s] (I)       ============  Phase 1f Route ============
[01/07 12:12:33    376s] (I)       Started Phase 1f ( Curr Mem: 1344.11 MB )
[01/07 12:12:33    376s] (I)       Usage: 8 = (4 H, 4 V) = (0.70% H, 0.65% V) = (1.280e+01um H, 1.280e+01um V)
[01/07 12:12:33    376s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1344.11 MB )
[01/07 12:12:33    376s] (I)       
[01/07 12:12:33    376s] (I)       ============  Phase 1g Route ============
[01/07 12:12:33    376s] (I)       Started Phase 1g ( Curr Mem: 1344.11 MB )
[01/07 12:12:33    376s] (I)       Started Post Routing ( Curr Mem: 1344.11 MB )
[01/07 12:12:33    376s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1344.11 MB )
[01/07 12:12:33    376s] (I)       Usage: 7 = (3 H, 4 V) = (0.52% H, 0.65% V) = (9.600e+00um H, 1.280e+01um V)
[01/07 12:12:33    376s] (I)       Finished Phase 1g ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1344.11 MB )
[01/07 12:12:33    376s] (I)       numNets=1  numFullyRipUpNets=0  numPartialRipUpNets=0 routedWL=7
[01/07 12:12:33    376s] (I)       
[01/07 12:12:33    376s] (I)       ============  Phase 1h Route ============
[01/07 12:12:33    376s] (I)       Started Phase 1h ( Curr Mem: 1344.11 MB )
[01/07 12:12:33    376s] (I)       Started Post Routing ( Curr Mem: 1344.11 MB )
[01/07 12:12:33    376s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1344.11 MB )
[01/07 12:12:33    376s] (I)       Usage: 7 = (3 H, 4 V) = (0.52% H, 0.65% V) = (9.600e+00um H, 1.280e+01um V)
[01/07 12:12:33    376s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1344.11 MB )
[01/07 12:12:33    376s] (I)       Started Layer assignment (1T) ( Curr Mem: 1344.11 MB )
[01/07 12:12:33    376s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1344.11 MB )
[01/07 12:12:33    376s] (I)       Finished Layer assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1344.11 MB )
[01/07 12:12:33    376s] (I)       Finished Net group 1 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1344.11 MB )
[01/07 12:12:33    376s] (I)       
[01/07 12:12:33    376s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[01/07 12:12:33    376s] [NR-eGR]                        OverCon            
[01/07 12:12:33    376s] [NR-eGR]                         #Gcell     %Gcell
[01/07 12:12:33    376s] [NR-eGR]       Layer                (0)    OverCon 
[01/07 12:12:33    376s] [NR-eGR] ----------------------------------------------
[01/07 12:12:33    376s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[01/07 12:12:33    376s] [NR-eGR]  metal2  (2)         0( 0.00%)   ( 0.00%) 
[01/07 12:12:33    376s] [NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[01/07 12:12:33    376s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[01/07 12:12:33    376s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[01/07 12:12:33    376s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[01/07 12:12:33    376s] [NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[01/07 12:12:33    376s] [NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[01/07 12:12:33    376s] [NR-eGR] ----------------------------------------------
[01/07 12:12:33    376s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[01/07 12:12:33    376s] [NR-eGR] 
[01/07 12:12:33    376s] (I)       Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1344.11 MB )
[01/07 12:12:33    376s] (I)       Started Export 3D cong map ( Curr Mem: 1344.11 MB )
[01/07 12:12:33    376s] (I)       total 2D Cap : 3525 = (1402 H, 2123 V)
[01/07 12:12:33    376s] (I)       Started Export 2D cong map ( Curr Mem: 1344.11 MB )
[01/07 12:12:33    376s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[01/07 12:12:33    376s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[01/07 12:12:33    376s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1344.11 MB )
[01/07 12:12:33    376s] (I)       Finished Export 3D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1344.11 MB )
[01/07 12:12:33    376s] (I)       Started Free existing wires ( Curr Mem: 1344.11 MB )
[01/07 12:12:33    376s] (I)       Finished Free existing wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1344.11 MB )
[01/07 12:12:33    376s] (I)       ============= Track Assignment ============
[01/07 12:12:33    376s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1344.11 MB )
[01/07 12:12:33    376s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1344.11 MB )
[01/07 12:12:33    376s] (I)       Started Track Assignment ( Curr Mem: 1344.11 MB )
[01/07 12:12:33    376s] (I)       Initialize Track Assignment ( max pin layer : 9 )
[01/07 12:12:33    376s] (I)       Current Track Assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1344.11 MB )
[01/07 12:12:33    376s] (I)       Run single-thread track assignment
[01/07 12:12:33    376s] (I)       Finished Track Assignment ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1344.11 MB )
[01/07 12:12:33    376s] (I)       Started Export ( Curr Mem: 1344.11 MB )
[01/07 12:12:33    376s] [NR-eGR] Started Export DB wires ( Curr Mem: 1344.11 MB )
[01/07 12:12:33    376s] [NR-eGR] Started Export all nets ( Curr Mem: 1344.11 MB )
[01/07 12:12:33    376s] [NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1344.11 MB )
[01/07 12:12:33    376s] [NR-eGR] Started Set wire vias ( Curr Mem: 1344.11 MB )
[01/07 12:12:33    376s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1344.11 MB )
[01/07 12:12:33    376s] [NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1344.11 MB )
[01/07 12:12:33    376s] [NR-eGR] --------------------------------------------------------------------------
[01/07 12:12:33    376s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 84
[01/07 12:12:33    376s] [NR-eGR] metal2  (2V) length: 1.790000e+02um, number of vias: 133
[01/07 12:12:33    376s] [NR-eGR] metal3  (3H) length: 2.226000e+02um, number of vias: 4
[01/07 12:12:33    376s] [NR-eGR] metal4  (4V) length: 1.240000e+01um, number of vias: 0
[01/07 12:12:33    376s] [NR-eGR] metal5  (5H) length: 0.000000e+00um, number of vias: 0
[01/07 12:12:33    376s] [NR-eGR] metal6  (6V) length: 0.000000e+00um, number of vias: 0
[01/07 12:12:33    376s] [NR-eGR] metal7  (7H) length: 0.000000e+00um, number of vias: 0
[01/07 12:12:33    376s] [NR-eGR] metal8  (8V) length: 0.000000e+00um, number of vias: 0
[01/07 12:12:33    376s] [NR-eGR] Total length: 4.140000e+02um, number of vias: 221
[01/07 12:12:33    376s] [NR-eGR] --------------------------------------------------------------------------
[01/07 12:12:33    376s] [NR-eGR] Total eGR-routed clock nets wire length: 2.420000e+01um 
[01/07 12:12:33    376s] [NR-eGR] --------------------------------------------------------------------------
[01/07 12:12:33    376s] [NR-eGR] Report for selected net(s) only.
[01/07 12:12:33    376s] [NR-eGR] metal1  (1H) length: 0.000000e+00um, number of vias: 4
[01/07 12:12:33    376s] [NR-eGR] metal2  (2V) length: 1.460000e+01um, number of vias: 5
[01/07 12:12:33    376s] [NR-eGR] metal3  (3H) length: 9.600000e+00um, number of vias: 0
[01/07 12:12:33    376s] [NR-eGR] metal4  (4V) length: 0.000000e+00um, number of vias: 0
[01/07 12:12:33    376s] [NR-eGR] metal5  (5H) length: 0.000000e+00um, number of vias: 0
[01/07 12:12:33    376s] [NR-eGR] metal6  (6V) length: 0.000000e+00um, number of vias: 0
[01/07 12:12:33    376s] [NR-eGR] metal7  (7H) length: 0.000000e+00um, number of vias: 0
[01/07 12:12:33    376s] [NR-eGR] metal8  (8V) length: 0.000000e+00um, number of vias: 0
[01/07 12:12:33    376s] [NR-eGR] Total length: 2.420000e+01um, number of vias: 9
[01/07 12:12:33    376s] [NR-eGR] --------------------------------------------------------------------------
[01/07 12:12:33    376s] [NR-eGR] Total routed clock nets wire length: 2.420000e+01um, number of vias: 9
[01/07 12:12:33    376s] [NR-eGR] --------------------------------------------------------------------------
[01/07 12:12:33    376s] (I)       Started Update net boxes ( Curr Mem: 1344.11 MB )
[01/07 12:12:33    376s] (I)       Finished Update net boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1344.11 MB )
[01/07 12:12:33    376s] (I)       Started Update timing ( Curr Mem: 1344.11 MB )
[01/07 12:12:33    376s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1344.11 MB )
[01/07 12:12:33    376s] (I)       Finished Export ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1344.11 MB )
[01/07 12:12:33    376s] (I)       Started Postprocess design ( Curr Mem: 1344.11 MB )
[01/07 12:12:33    376s] (I)       Finished Postprocess design ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1290.11 MB )
[01/07 12:12:33    376s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1290.11 MB )
[01/07 12:12:33    376s]       Early Global Route - eGR only step done. (took cpu=0:00:00.2 real=0:00:00.2)
[01/07 12:12:33    376s]     Routing using eGR only done.
[01/07 12:12:33    376s] Net route status summary:
[01/07 12:12:33    376s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[01/07 12:12:33    376s]   Non-clock:    28 (unrouted=2, trialRouted=26, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[01/07 12:12:33    376s] 
[01/07 12:12:33    376s] CCOPT: Done with clock implementation routing.
[01/07 12:12:33    376s] 
[01/07 12:12:33    376s]   Clock implementation routing done.
[01/07 12:12:33    376s]   Fixed 1 wires.
[01/07 12:12:33    376s]   CCOpt: Starting congestion repair using flow wrapper...
[01/07 12:12:33    376s]     Congestion Repair...
[01/07 12:12:33    376s] Info: Disable timing driven in postCTS congRepair.
[01/07 12:12:33    376s] 
[01/07 12:12:33    376s] Starting congRepair ...
[01/07 12:12:33    376s] User Input Parameters:
[01/07 12:12:33    376s] - Congestion Driven    : On
[01/07 12:12:33    376s] - Timing Driven        : Off
[01/07 12:12:33    376s] - Area-Violation Based : On
[01/07 12:12:33    376s] - Start Rollback Level : -5
[01/07 12:12:33    376s] - Legalized            : On
[01/07 12:12:33    376s] - Window Based         : Off
[01/07 12:12:33    376s] - eDen incr mode       : Off
[01/07 12:12:33    376s] - Small incr mode      : Off
[01/07 12:12:33    376s] 
[01/07 12:12:33    376s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1290.1M
[01/07 12:12:33    376s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.000, REAL:0.005, MEM:1290.1M
[01/07 12:12:33    376s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1290.1M
[01/07 12:12:33    376s] Starting Early Global Route congestion estimation: mem = 1290.1M
[01/07 12:12:33    376s] (I)       Started Import and model ( Curr Mem: 1290.11 MB )
[01/07 12:12:33    376s] (I)       Started Create place DB ( Curr Mem: 1290.11 MB )
[01/07 12:12:33    376s] (I)       Started Import place data ( Curr Mem: 1290.11 MB )
[01/07 12:12:33    376s] (I)       Started Read instances and placement ( Curr Mem: 1290.11 MB )
[01/07 12:12:33    376s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1290.11 MB )
[01/07 12:12:33    376s] (I)       Started Read nets ( Curr Mem: 1290.11 MB )
[01/07 12:12:33    376s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1290.11 MB )
[01/07 12:12:33    376s] (I)       Finished Import place data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1290.11 MB )
[01/07 12:12:33    376s] (I)       Finished Create place DB ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1290.11 MB )
[01/07 12:12:33    376s] (I)       Started Create route DB ( Curr Mem: 1290.11 MB )
[01/07 12:12:33    376s] (I)       == Non-default Options ==
[01/07 12:12:33    376s] (I)       Maximum routing layer                              : 8
[01/07 12:12:33    376s] (I)       Number of threads                                  : 1
[01/07 12:12:33    376s] (I)       Use non-blocking free Dbs wires                    : false
[01/07 12:12:33    376s] (I)       Method to set GCell size                           : row
[01/07 12:12:33    376s] (I)       Counted 119 PG shapes. We will not process PG shapes layer by layer.
[01/07 12:12:33    376s] (I)       Started Import route data ( Curr Mem: 1290.11 MB )
[01/07 12:12:33    376s] (I)       Use row-based GCell size
[01/07 12:12:33    376s] (I)       Use row-based GCell align
[01/07 12:12:33    376s] (I)       GCell unit size   : 3200
[01/07 12:12:33    376s] (I)       GCell multiplier  : 1
[01/07 12:12:33    376s] (I)       GCell row height  : 3200
[01/07 12:12:33    376s] (I)       Actual row height : 3200
[01/07 12:12:33    376s] (I)       GCell align ref   : 3600 3600
[01/07 12:12:33    376s] [NR-eGR] Track table information for default rule: 
[01/07 12:12:33    376s] [NR-eGR] metal1 has no routable track
[01/07 12:12:33    376s] [NR-eGR] metal2 has single uniform track structure
[01/07 12:12:33    376s] [NR-eGR] metal3 has single uniform track structure
[01/07 12:12:33    376s] [NR-eGR] metal4 has single uniform track structure
[01/07 12:12:33    376s] [NR-eGR] metal5 has single uniform track structure
[01/07 12:12:33    376s] [NR-eGR] metal6 has single uniform track structure
[01/07 12:12:33    376s] [NR-eGR] metal7 has single uniform track structure
[01/07 12:12:33    376s] [NR-eGR] metal8 has single uniform track structure
[01/07 12:12:33    376s] (I)       ===========================================================================
[01/07 12:12:33    376s] (I)       == Report All Rule Vias ==
[01/07 12:12:33    376s] (I)       ===========================================================================
[01/07 12:12:33    376s] (I)        Via Rule : (Default)
[01/07 12:12:33    376s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[01/07 12:12:33    376s] (I)       ---------------------------------------------------------------------------
[01/07 12:12:33    376s] (I)        1    4 : VIA12_VV                   74 : VIA12_HH_2cut_alt_S      
[01/07 12:12:33    376s] (I)        2    7 : VIA23_VH                   45 : VIA23_DC_TOP             
[01/07 12:12:33    376s] (I)        3   11 : VIA34_VH                   48 : VIA34_DC_LEFT            
[01/07 12:12:33    376s] (I)        4   15 : VIA45_VH                   53 : VIA45_DC_TOP             
[01/07 12:12:33    376s] (I)        5   19 : VIA56_VH                   57 : VIA56_DC_TOP             
[01/07 12:12:33    376s] (I)        6   21 : VIA67_Def                  62 : VIA67_DC_DOWN            
[01/07 12:12:33    376s] (I)        7   22 : VIA78_Def                  65 : VIA78_DC_TOP             
[01/07 12:12:33    376s] (I)       ===========================================================================
[01/07 12:12:33    376s] (I)       Started Read blockages ( Layer 2-8 ) ( Curr Mem: 1290.11 MB )
[01/07 12:12:33    376s] (I)       Started Read routing blockages ( Curr Mem: 1290.11 MB )
[01/07 12:12:33    376s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1290.11 MB )
[01/07 12:12:33    376s] (I)       Started Read instance blockages ( Curr Mem: 1290.11 MB )
[01/07 12:12:33    376s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1290.11 MB )
[01/07 12:12:33    376s] (I)       Started Read PG blockages ( Curr Mem: 1290.11 MB )
[01/07 12:12:33    376s] [NR-eGR] Read 149 PG shapes
[01/07 12:12:33    376s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1290.11 MB )
[01/07 12:12:33    376s] (I)       Started Read boundary cut boxes ( Curr Mem: 1290.11 MB )
[01/07 12:12:33    376s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1290.11 MB )
[01/07 12:12:33    376s] [NR-eGR] #Routing Blockages  : 0
[01/07 12:12:33    376s] [NR-eGR] #Instance Blockages : 0
[01/07 12:12:33    376s] [NR-eGR] #PG Blockages       : 149
[01/07 12:12:33    376s] [NR-eGR] #Halo Blockages     : 0
[01/07 12:12:33    376s] [NR-eGR] #Boundary Blockages : 0
[01/07 12:12:33    376s] (I)       Finished Read blockages ( Layer 2-8 ) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1290.11 MB )
[01/07 12:12:33    376s] (I)       Started Read blackboxes ( Curr Mem: 1290.11 MB )
[01/07 12:12:33    376s] (I)       Design has 0 blackboxes considered as all layer blockages.
[01/07 12:12:33    376s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1290.11 MB )
[01/07 12:12:33    376s] (I)       Started Read prerouted ( Curr Mem: 1290.11 MB )
[01/07 12:12:33    376s] [NR-eGR] Num Prerouted Nets = 1  Num Prerouted Wires = 10
[01/07 12:12:33    376s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1290.11 MB )
[01/07 12:12:33    376s] (I)       Started Read unlegalized nets ( Curr Mem: 1290.11 MB )
[01/07 12:12:33    376s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1290.11 MB )
[01/07 12:12:33    376s] (I)       Started Read nets ( Curr Mem: 1290.11 MB )
[01/07 12:12:33    376s] [NR-eGR] Read numTotalNets=27  numIgnoredNets=1
[01/07 12:12:33    376s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1290.11 MB )
[01/07 12:12:33    376s] (I)       Started Set up via pillars ( Curr Mem: 1290.11 MB )
[01/07 12:12:33    376s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1290.11 MB )
[01/07 12:12:33    376s] (I)       early_global_route_priority property id does not exist.
[01/07 12:12:33    376s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1290.11 MB )
[01/07 12:12:33    376s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1290.11 MB )
[01/07 12:12:33    376s] (I)       Model blockages into capacity
[01/07 12:12:33    376s] (I)       Read Num Blocks=149  Num Prerouted Wires=10  Num CS=0
[01/07 12:12:33    376s] (I)       Started Initialize 3D capacity ( Curr Mem: 1290.11 MB )
[01/07 12:12:33    376s] (I)       Layer 1 (V) : #blockages 48 : #preroutes 9
[01/07 12:12:33    376s] (I)       Layer 2 (H) : #blockages 22 : #preroutes 1
[01/07 12:12:33    376s] (I)       Layer 3 (V) : #blockages 22 : #preroutes 0
[01/07 12:12:33    376s] (I)       Layer 4 (H) : #blockages 22 : #preroutes 0
[01/07 12:12:33    376s] (I)       Layer 5 (V) : #blockages 22 : #preroutes 0
[01/07 12:12:33    376s] (I)       Layer 6 (H) : #blockages 13 : #preroutes 0
[01/07 12:12:33    376s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[01/07 12:12:33    376s] (I)       Finished Initialize 3D capacity ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1290.11 MB )
[01/07 12:12:33    376s] (I)       -- layer congestion ratio --
[01/07 12:12:33    376s] (I)       Layer 1 : 0.100000
[01/07 12:12:33    376s] (I)       Layer 2 : 0.700000
[01/07 12:12:33    376s] (I)       Layer 3 : 0.700000
[01/07 12:12:33    376s] (I)       Layer 4 : 0.700000
[01/07 12:12:33    376s] (I)       Layer 5 : 0.700000
[01/07 12:12:33    376s] (I)       Layer 6 : 0.700000
[01/07 12:12:33    376s] (I)       Layer 7 : 0.700000
[01/07 12:12:33    376s] (I)       Layer 8 : 0.700000
[01/07 12:12:33    376s] (I)       ----------------------------
[01/07 12:12:33    376s] (I)       Number of ignored nets                =      1
[01/07 12:12:33    376s] (I)       Number of connected nets              =      0
[01/07 12:12:33    376s] (I)       Number of fixed nets                  =      1.  Ignored: Yes
[01/07 12:12:33    376s] (I)       Number of clock nets                  =      1.  Ignored: No
[01/07 12:12:33    376s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[01/07 12:12:33    376s] (I)       Number of special nets                =      0.  Ignored: Yes
[01/07 12:12:33    376s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[01/07 12:12:33    376s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[01/07 12:12:33    376s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[01/07 12:12:33    376s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[01/07 12:12:33    376s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/07 12:12:33    376s] (I)       Finished Import route data ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1290.11 MB )
[01/07 12:12:33    376s] (I)       Finished Create route DB ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1290.11 MB )
[01/07 12:12:33    376s] (I)       Started Read aux data ( Curr Mem: 1290.11 MB )
[01/07 12:12:33    376s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1290.11 MB )
[01/07 12:12:33    376s] (I)       Started Others data preparation ( Curr Mem: 1290.11 MB )
[01/07 12:12:33    376s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1290.11 MB )
[01/07 12:12:33    376s] (I)       Started Create route kernel ( Curr Mem: 1290.11 MB )
[01/07 12:12:33    376s] (I)       Ndr track 0 does not exist
[01/07 12:12:33    376s] (I)       Ndr track 0 does not exist
[01/07 12:12:33    376s] (I)       ---------------------Grid Graph Info--------------------
[01/07 12:12:33    376s] (I)       Routing area        : (0, 0) - (29200, 26400)
[01/07 12:12:33    376s] (I)       Core area           : (3600, 3600) - (25600, 22800)
[01/07 12:12:33    376s] (I)       Site width          :   400  (dbu)
[01/07 12:12:33    376s] (I)       Row height          :  3200  (dbu)
[01/07 12:12:33    376s] (I)       GCell row height    :  3200  (dbu)
[01/07 12:12:33    376s] (I)       GCell width         :  3200  (dbu)
[01/07 12:12:33    376s] (I)       GCell height        :  3200  (dbu)
[01/07 12:12:33    376s] (I)       Grid                :     9     9     8
[01/07 12:12:33    376s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[01/07 12:12:33    376s] (I)       Vertical capacity   :     0  3200     0  3200     0  3200     0  3200
[01/07 12:12:33    376s] (I)       Horizontal capacity :     0     0  3200     0  3200     0  3200     0
[01/07 12:12:33    376s] (I)       Default wire width  :   160   200   200   200   200   200   400   400
[01/07 12:12:33    376s] (I)       Default wire space  :   160   200   200   200   200   200   400   400
[01/07 12:12:33    376s] (I)       Default wire pitch  :   320   400   400   400   400   400   800   800
[01/07 12:12:33    376s] (I)       Default pitch size  :   320   400   400   400   400   400   800   800
[01/07 12:12:33    376s] (I)       First track coord   :     0   200   200   200   200   200   800   800
[01/07 12:12:33    376s] (I)       Num tracks per GCell: 10.00  8.00  8.00  8.00  8.00  8.00  4.00  4.00
[01/07 12:12:33    376s] (I)       Total num of tracks :     0    73    66    73    66    73    32    36
[01/07 12:12:33    376s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[01/07 12:12:33    376s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[01/07 12:12:33    376s] (I)       --------------------------------------------------------
[01/07 12:12:33    376s] 
[01/07 12:12:33    376s] [NR-eGR] ============ Routing rule table ============
[01/07 12:12:33    376s] [NR-eGR] Rule id: 0  Nets: 0 
[01/07 12:12:33    376s] (I)       ID:0  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[01/07 12:12:33    376s] (I)       Pitch:  L1=640  L2=800  L3=800  L4=800  L5=800  L6=800  L7=1600  L8=1600
[01/07 12:12:33    376s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2
[01/07 12:12:33    376s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[01/07 12:12:33    376s] [NR-eGR] Rule id: 1  Nets: 26 
[01/07 12:12:33    376s] (I)       ID:1  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[01/07 12:12:33    376s] (I)       Pitch:  L1=320  L2=400  L3=400  L4=400  L5=400  L6=400  L7=800  L8=800
[01/07 12:12:33    376s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[01/07 12:12:33    376s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[01/07 12:12:33    376s] [NR-eGR] ========================================
[01/07 12:12:33    376s] [NR-eGR] 
[01/07 12:12:33    376s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[01/07 12:12:33    376s] (I)       blocked tracks on layer2 : = 136 / 657 (20.70%)
[01/07 12:12:33    376s] (I)       blocked tracks on layer3 : = 36 / 594 (6.06%)
[01/07 12:12:33    376s] (I)       blocked tracks on layer4 : = 56 / 657 (8.52%)
[01/07 12:12:33    376s] (I)       blocked tracks on layer5 : = 36 / 594 (6.06%)
[01/07 12:12:33    376s] (I)       blocked tracks on layer6 : = 56 / 657 (8.52%)
[01/07 12:12:33    376s] (I)       blocked tracks on layer7 : = 62 / 288 (21.53%)
[01/07 12:12:33    376s] (I)       blocked tracks on layer8 : = 0 / 324 (0.00%)
[01/07 12:12:33    376s] (I)       Finished Create route kernel ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1290.11 MB )
[01/07 12:12:33    376s] (I)       Finished Import and model ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1290.11 MB )
[01/07 12:12:33    376s] (I)       Reset routing kernel
[01/07 12:12:33    376s] (I)       Started Global Routing ( Curr Mem: 1290.11 MB )
[01/07 12:12:33    376s] (I)       Started Initialization ( Curr Mem: 1290.11 MB )
[01/07 12:12:33    376s] (I)       totalPins=87  totalGlobalPin=83 (95.40%)
[01/07 12:12:33    376s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1290.11 MB )
[01/07 12:12:33    376s] (I)       Started Net group 1 ( Curr Mem: 1290.11 MB )
[01/07 12:12:33    376s] (I)       Started Generate topology ( Curr Mem: 1290.11 MB )
[01/07 12:12:33    376s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1290.11 MB )
[01/07 12:12:33    376s] (I)       total 2D Cap : 3499 = (1376 H, 2123 V)
[01/07 12:12:33    376s] [NR-eGR] Layer group 1: route 26 net(s) in layer range [2, 8]
[01/07 12:12:33    376s] (I)       
[01/07 12:12:33    376s] (I)       ============  Phase 1a Route ============
[01/07 12:12:33    376s] (I)       Started Phase 1a ( Curr Mem: 1290.11 MB )
[01/07 12:12:33    376s] (I)       Started Pattern routing ( Curr Mem: 1290.11 MB )
[01/07 12:12:33    376s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1290.11 MB )
[01/07 12:12:33    376s] (I)       Usage: 111 = (60 H, 51 V) = (4.36% H, 2.40% V) = (1.920e+02um H, 1.632e+02um V)
[01/07 12:12:33    376s] (I)       Started Add via demand to 2D ( Curr Mem: 1290.11 MB )
[01/07 12:12:33    376s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1290.11 MB )
[01/07 12:12:33    376s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1290.11 MB )
[01/07 12:12:33    376s] (I)       
[01/07 12:12:33    376s] (I)       ============  Phase 1b Route ============
[01/07 12:12:33    376s] (I)       Started Phase 1b ( Curr Mem: 1290.11 MB )
[01/07 12:12:33    376s] (I)       Usage: 111 = (60 H, 51 V) = (4.36% H, 2.40% V) = (1.920e+02um H, 1.632e+02um V)
[01/07 12:12:33    376s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.552000e+02um
[01/07 12:12:33    376s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1290.11 MB )
[01/07 12:12:33    376s] (I)       
[01/07 12:12:33    376s] (I)       ============  Phase 1c Route ============
[01/07 12:12:33    376s] (I)       Started Phase 1c ( Curr Mem: 1290.11 MB )
[01/07 12:12:33    376s] (I)       Usage: 111 = (60 H, 51 V) = (4.36% H, 2.40% V) = (1.920e+02um H, 1.632e+02um V)
[01/07 12:12:33    376s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1290.11 MB )
[01/07 12:12:33    376s] (I)       
[01/07 12:12:33    376s] (I)       ============  Phase 1d Route ============
[01/07 12:12:33    376s] (I)       Started Phase 1d ( Curr Mem: 1290.11 MB )
[01/07 12:12:33    376s] (I)       Usage: 111 = (60 H, 51 V) = (4.36% H, 2.40% V) = (1.920e+02um H, 1.632e+02um V)
[01/07 12:12:33    376s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1290.11 MB )
[01/07 12:12:33    376s] (I)       
[01/07 12:12:33    376s] (I)       ============  Phase 1e Route ============
[01/07 12:12:33    376s] (I)       Started Phase 1e ( Curr Mem: 1290.11 MB )
[01/07 12:12:33    376s] (I)       Started Route legalization ( Curr Mem: 1290.11 MB )
[01/07 12:12:33    376s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1290.11 MB )
[01/07 12:12:33    376s] (I)       Usage: 111 = (60 H, 51 V) = (4.36% H, 2.40% V) = (1.920e+02um H, 1.632e+02um V)
[01/07 12:12:33    376s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.552000e+02um
[01/07 12:12:33    376s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1290.11 MB )
[01/07 12:12:33    376s] (I)       
[01/07 12:12:33    376s] (I)       ============  Phase 1l Route ============
[01/07 12:12:33    376s] (I)       Started Phase 1l ( Curr Mem: 1290.11 MB )
[01/07 12:12:33    376s] (I)       Started Layer assignment (1T) ( Curr Mem: 1290.11 MB )
[01/07 12:12:33    376s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1290.11 MB )
[01/07 12:12:33    376s] (I)       Finished Layer assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1290.11 MB )
[01/07 12:12:33    376s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1290.11 MB )
[01/07 12:12:33    376s] (I)       Finished Net group 1 ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1290.11 MB )
[01/07 12:12:33    376s] (I)       Started Clean cong LA ( Curr Mem: 1290.11 MB )
[01/07 12:12:33    376s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1290.11 MB )
[01/07 12:12:33    376s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[01/07 12:12:33    376s] (I)       Layer  2:        478       101         0           0         576    ( 0.00%) 
[01/07 12:12:33    376s] (I)       Layer  3:        503        67         0           0         576    ( 0.00%) 
[01/07 12:12:33    376s] (I)       Layer  4:        557         4         0           0         576    ( 0.00%) 
[01/07 12:12:33    376s] (I)       Layer  5:        503         0         0           0         576    ( 0.00%) 
[01/07 12:12:33    376s] (I)       Layer  6:        557         0         0           0         576    ( 0.00%) 
[01/07 12:12:33    376s] (I)       Layer  7:        212         0         0          32         256    (11.11%) 
[01/07 12:12:33    376s] (I)       Layer  8:        288         0         0           0         288    ( 0.00%) 
[01/07 12:12:33    376s] (I)       Total:          3098       172         0          32        3424    ( 0.93%) 
[01/07 12:12:33    376s] (I)       
[01/07 12:12:33    376s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[01/07 12:12:33    376s] [NR-eGR]                        OverCon            
[01/07 12:12:33    376s] [NR-eGR]                         #Gcell     %Gcell
[01/07 12:12:33    376s] [NR-eGR]       Layer                (0)    OverCon 
[01/07 12:12:33    376s] [NR-eGR] ----------------------------------------------
[01/07 12:12:33    376s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[01/07 12:12:33    376s] [NR-eGR]  metal2  (2)         0( 0.00%)   ( 0.00%) 
[01/07 12:12:33    376s] [NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[01/07 12:12:33    376s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[01/07 12:12:33    376s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[01/07 12:12:33    376s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[01/07 12:12:33    376s] [NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[01/07 12:12:33    376s] [NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[01/07 12:12:33    376s] [NR-eGR] ----------------------------------------------
[01/07 12:12:33    376s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[01/07 12:12:33    376s] [NR-eGR] 
[01/07 12:12:33    376s] (I)       Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1290.11 MB )
[01/07 12:12:33    376s] (I)       Started Export 3D cong map ( Curr Mem: 1290.11 MB )
[01/07 12:12:33    376s] (I)       total 2D Cap : 3515 = (1376 H, 2139 V)
[01/07 12:12:33    376s] (I)       Started Export 2D cong map ( Curr Mem: 1290.11 MB )
[01/07 12:12:33    376s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[01/07 12:12:33    376s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[01/07 12:12:33    376s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1290.11 MB )
[01/07 12:12:33    376s] (I)       Finished Export 3D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1290.11 MB )
[01/07 12:12:33    376s] Early Global Route congestion estimation runtime: 0.03 seconds, mem = 1290.1M
[01/07 12:12:33    376s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.030, REAL:0.028, MEM:1290.1M
[01/07 12:12:33    376s] OPERPROF: Starting HotSpotCal at level 1, MEM:1290.1M
[01/07 12:12:33    376s] [hotspot] +------------+---------------+---------------+
[01/07 12:12:33    376s] [hotspot] |            |   max hotspot | total hotspot |
[01/07 12:12:33    376s] [hotspot] +------------+---------------+---------------+
[01/07 12:12:33    376s] [hotspot] | normalized |          0.00 |          0.00 |
[01/07 12:12:33    376s] [hotspot] +------------+---------------+---------------+
[01/07 12:12:33    376s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[01/07 12:12:33    376s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[01/07 12:12:33    376s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.001, MEM:1290.1M
[01/07 12:12:33    376s] Skipped repairing congestion.
[01/07 12:12:33    376s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1290.1M
[01/07 12:12:33    376s] Starting Early Global Route wiring: mem = 1290.1M
[01/07 12:12:33    376s] (I)       Started Free existing wires ( Curr Mem: 1290.11 MB )
[01/07 12:12:33    376s] (I)       Finished Free existing wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1290.11 MB )
[01/07 12:12:33    376s] (I)       ============= Track Assignment ============
[01/07 12:12:33    376s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1290.11 MB )
[01/07 12:12:33    376s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1290.11 MB )
[01/07 12:12:33    376s] (I)       Started Track Assignment (1T) ( Curr Mem: 1290.11 MB )
[01/07 12:12:33    376s] (I)       Initialize Track Assignment ( max pin layer : 9 )
[01/07 12:12:33    376s] (I)       Current Track Assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1290.11 MB )
[01/07 12:12:33    376s] (I)       Run Multi-thread track assignment
[01/07 12:12:33    376s] (I)       Finished Track Assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1290.11 MB )
[01/07 12:12:33    376s] (I)       Started Export ( Curr Mem: 1290.11 MB )
[01/07 12:12:33    376s] [NR-eGR] Started Export DB wires ( Curr Mem: 1290.11 MB )
[01/07 12:12:33    376s] [NR-eGR] Started Export all nets ( Curr Mem: 1290.11 MB )
[01/07 12:12:33    376s] [NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1290.11 MB )
[01/07 12:12:33    376s] [NR-eGR] Started Set wire vias ( Curr Mem: 1290.11 MB )
[01/07 12:12:33    376s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1290.11 MB )
[01/07 12:12:33    376s] [NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1290.11 MB )
[01/07 12:12:33    376s] [NR-eGR] --------------------------------------------------------------------------
[01/07 12:12:33    376s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 84
[01/07 12:12:33    376s] [NR-eGR] metal2  (2V) length: 1.790000e+02um, number of vias: 129
[01/07 12:12:33    376s] [NR-eGR] metal3  (3H) length: 2.214000e+02um, number of vias: 4
[01/07 12:12:33    376s] [NR-eGR] metal4  (4V) length: 1.240000e+01um, number of vias: 0
[01/07 12:12:33    376s] [NR-eGR] metal5  (5H) length: 0.000000e+00um, number of vias: 0
[01/07 12:12:33    376s] [NR-eGR] metal6  (6V) length: 0.000000e+00um, number of vias: 0
[01/07 12:12:33    376s] [NR-eGR] metal7  (7H) length: 0.000000e+00um, number of vias: 0
[01/07 12:12:33    376s] [NR-eGR] metal8  (8V) length: 0.000000e+00um, number of vias: 0
[01/07 12:12:33    376s] [NR-eGR] Total length: 4.128000e+02um, number of vias: 217
[01/07 12:12:33    376s] [NR-eGR] --------------------------------------------------------------------------
[01/07 12:12:33    376s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[01/07 12:12:33    376s] [NR-eGR] --------------------------------------------------------------------------
[01/07 12:12:33    376s] (I)       Started Update net boxes ( Curr Mem: 1290.11 MB )
[01/07 12:12:33    376s] (I)       Finished Update net boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1290.11 MB )
[01/07 12:12:33    376s] (I)       Started Update timing ( Curr Mem: 1290.11 MB )
[01/07 12:12:33    376s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1290.11 MB )
[01/07 12:12:33    376s] (I)       Finished Export ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1290.11 MB )
[01/07 12:12:33    376s] (I)       Started Postprocess design ( Curr Mem: 1290.11 MB )
[01/07 12:12:33    376s] (I)       Finished Postprocess design ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1290.11 MB )
[01/07 12:12:33    376s] Early Global Route wiring runtime: 0.01 seconds, mem = 1290.1M
[01/07 12:12:33    376s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.010, REAL:0.011, MEM:1290.1M
[01/07 12:12:33    376s] Tdgp not successfully inited but do clear! skip clearing
[01/07 12:12:33    376s] End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
[01/07 12:12:33    376s]     Congestion Repair done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/07 12:12:33    376s]   CCOpt: Starting congestion repair using flow wrapper done.
[01/07 12:12:33    376s] OPERPROF: Starting DPlace-Init at level 1, MEM:1290.1M
[01/07 12:12:33    376s] z: 2, totalTracks: 1
[01/07 12:12:33    376s] z: 4, totalTracks: 1
[01/07 12:12:33    376s] z: 6, totalTracks: 1
[01/07 12:12:33    376s] z: 8, totalTracks: 1
[01/07 12:12:33    376s] #spOpts: N=130 
[01/07 12:12:33    376s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1290.1M
[01/07 12:12:33    376s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1290.1M
[01/07 12:12:33    376s] Core basic site is core
[01/07 12:12:33    376s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1290.1M
[01/07 12:12:33    376s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.009, MEM:1290.1M
[01/07 12:12:33    376s] Fast DP-INIT is on for default
[01/07 12:12:33    376s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/07 12:12:33    376s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.030, REAL:0.031, MEM:1290.1M
[01/07 12:12:33    376s] OPERPROF:     Starting CMU at level 3, MEM:1290.1M
[01/07 12:12:33    376s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1290.1M
[01/07 12:12:33    376s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.033, MEM:1290.1M
[01/07 12:12:33    376s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1290.1MB).
[01/07 12:12:33    376s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.039, MEM:1290.1M
[01/07 12:12:33    376s]   Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:00.3 real=0:00:00.3)
[01/07 12:12:33    376s]   Leaving CCOpt scope - extractRC...
[01/07 12:12:33    376s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[01/07 12:12:33    376s] Extraction called for design 'counter4bit' of instances=23 and nets=29 using extraction engine 'preRoute' .
[01/07 12:12:33    376s] PreRoute RC Extraction called for design counter4bit.
[01/07 12:12:33    376s] RC Extraction called in multi-corner(2) mode.
[01/07 12:12:33    376s] RCMode: PreRoute
[01/07 12:12:33    376s]       RC Corner Indexes            0       1   
[01/07 12:12:33    376s] Capacitance Scaling Factor   : 1.10000 0.90000 
[01/07 12:12:33    376s] Resistance Scaling Factor    : 1.10000 0.90000 
[01/07 12:12:33    376s] Clock Cap. Scaling Factor    : 1.10000 0.90000 
[01/07 12:12:33    376s] Clock Res. Scaling Factor    : 1.10000 0.90000 
[01/07 12:12:33    376s] Shrink Factor                : 1.00000
[01/07 12:12:33    376s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[01/07 12:12:33    376s] Using capacitance table file ...
[01/07 12:12:33    376s] LayerId::1 widthSet size::4
[01/07 12:12:33    376s] LayerId::2 widthSet size::4
[01/07 12:12:33    376s] LayerId::3 widthSet size::4
[01/07 12:12:33    376s] LayerId::4 widthSet size::4
[01/07 12:12:33    376s] LayerId::5 widthSet size::4
[01/07 12:12:33    376s] LayerId::6 widthSet size::4
[01/07 12:12:33    376s] LayerId::7 widthSet size::4
[01/07 12:12:33    376s] LayerId::8 widthSet size::5
[01/07 12:12:33    376s] Updating RC grid for preRoute extraction ...
[01/07 12:12:33    376s] Initializing multi-corner capacitance tables ... 
[01/07 12:12:33    376s] Initializing multi-corner resistance tables ...
[01/07 12:12:33    376s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 12:12:33    376s] {RT SS_RC 0 8 8 {7 0} 1}
[01/07 12:12:33    376s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.031909 ; aWlH: 0.000000 ; Pmax: 0.807500 ; wcR: 0.666700 ; newSi: 0.080900 ; pMod: 83 ; 
[01/07 12:12:33    376s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1290.109M)
[01/07 12:12:33    376s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[01/07 12:12:33    376s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/07 12:12:33    376s]   Not writing Steiner routes to the DB after clustering cong repair call.
[01/07 12:12:33    376s]   Clock tree timing engine global stage delay update for SS_DELAY:setup.late...
[01/07 12:12:33    376s] End AAE Lib Interpolated Model. (MEM=1290.11 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/07 12:12:33    376s]   Clock tree timing engine global stage delay update for SS_DELAY:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 12:12:33    376s]   Clock DAG stats after clustering cong repair call:
[01/07 12:12:33    376s]     cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[01/07 12:12:33    376s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[01/07 12:12:33    376s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[01/07 12:12:33    376s]     sink capacitance : count=4, total=0.009pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.003pF
[01/07 12:12:33    376s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.005pF, total=0.005pF
[01/07 12:12:33    376s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=24.200um, total=24.200um
[01/07 12:12:33    376s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/07 12:12:33    376s]   Clock DAG net violations after clustering cong repair call: none
[01/07 12:12:33    376s]   Clock DAG primary half-corner transition distribution after clustering cong repair call:
[01/07 12:12:33    376s]     Leaf : target=0.290ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.174ns, 0 <= 0.232ns, 0 <= 0.261ns, 0 <= 0.276ns, 0 <= 0.290ns}
[01/07 12:12:33    376s]   Primary reporting skew groups after clustering cong repair call:
[01/07 12:12:33    376s]     skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.119], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[01/07 12:12:33    376s]         min path sink: count_reg[0]/CK
[01/07 12:12:33    376s]         max path sink: count_reg[0]/CK
[01/07 12:12:33    376s]   Skew group summary after clustering cong repair call:
[01/07 12:12:33    376s]     skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.119], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[01/07 12:12:33    376s]   CongRepair After Initial Clustering done. (took cpu=0:00:00.4 real=0:00:00.4)
[01/07 12:12:33    376s]   Stage::Clustering done. (took cpu=0:00:00.6 real=0:00:00.6)
[01/07 12:12:33    376s]   Stage::DRV Fixing...
[01/07 12:12:33    376s]   Fixing clock tree slew time and max cap violations...
[01/07 12:12:33    376s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[01/07 12:12:33    376s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[01/07 12:12:33    376s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[01/07 12:12:33    376s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[01/07 12:12:33    376s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[01/07 12:12:33    376s]       sink capacitance : count=4, total=0.009pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.003pF
[01/07 12:12:33    376s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.005pF, total=0.005pF
[01/07 12:12:33    376s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=24.200um, total=24.200um
[01/07 12:12:33    376s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/07 12:12:33    376s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
[01/07 12:12:33    376s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
[01/07 12:12:33    376s]       Leaf : target=0.290ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.174ns, 0 <= 0.232ns, 0 <= 0.261ns, 0 <= 0.276ns, 0 <= 0.290ns}
[01/07 12:12:33    376s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
[01/07 12:12:33    376s]       skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.119]
[01/07 12:12:33    376s]           min path sink: count_reg[0]/CK
[01/07 12:12:33    376s]           max path sink: count_reg[0]/CK
[01/07 12:12:33    376s]     Skew group summary after 'Fixing clock tree slew time and max cap violations':
[01/07 12:12:33    376s]       skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.119]
[01/07 12:12:33    376s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/07 12:12:33    376s]   Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 12:12:33    376s]   Fixing clock tree slew time and max cap violations - detailed pass...
[01/07 12:12:33    376s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[01/07 12:12:33    376s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[01/07 12:12:33    376s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[01/07 12:12:33    376s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[01/07 12:12:33    376s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[01/07 12:12:33    376s]       sink capacitance : count=4, total=0.009pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.003pF
[01/07 12:12:33    376s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.005pF, total=0.005pF
[01/07 12:12:33    376s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=24.200um, total=24.200um
[01/07 12:12:33    376s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/07 12:12:33    376s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
[01/07 12:12:33    376s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
[01/07 12:12:33    376s]       Leaf : target=0.290ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.174ns, 0 <= 0.232ns, 0 <= 0.261ns, 0 <= 0.276ns, 0 <= 0.290ns}
[01/07 12:12:33    376s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
[01/07 12:12:33    376s]       skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.119], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[01/07 12:12:33    376s]           min path sink: count_reg[0]/CK
[01/07 12:12:33    376s]           max path sink: count_reg[0]/CK
[01/07 12:12:33    376s]     Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
[01/07 12:12:33    376s]       skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.119], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[01/07 12:12:33    376s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/07 12:12:33    376s]   Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 12:12:33    376s]   Stage::DRV Fixing done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 12:12:33    376s]   Stage::Insertion Delay Reduction...
[01/07 12:12:33    376s]   Removing unnecessary root buffering...
[01/07 12:12:33    376s]     Clock DAG stats after 'Removing unnecessary root buffering':
[01/07 12:12:33    376s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[01/07 12:12:33    376s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[01/07 12:12:33    376s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[01/07 12:12:33    376s]       sink capacitance : count=4, total=0.009pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.003pF
[01/07 12:12:33    376s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.005pF, total=0.005pF
[01/07 12:12:33    376s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=24.200um, total=24.200um
[01/07 12:12:33    376s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/07 12:12:33    376s]     Clock DAG net violations after 'Removing unnecessary root buffering': none
[01/07 12:12:33    376s]     Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
[01/07 12:12:33    376s]       Leaf : target=0.290ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.174ns, 0 <= 0.232ns, 0 <= 0.261ns, 0 <= 0.276ns, 0 <= 0.290ns}
[01/07 12:12:33    376s]     Primary reporting skew groups after 'Removing unnecessary root buffering':
[01/07 12:12:33    376s]       skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.119]
[01/07 12:12:33    376s]           min path sink: count_reg[0]/CK
[01/07 12:12:33    376s]           max path sink: count_reg[0]/CK
[01/07 12:12:33    376s]     Skew group summary after 'Removing unnecessary root buffering':
[01/07 12:12:33    376s]       skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.119]
[01/07 12:12:33    376s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/07 12:12:33    376s]   Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 12:12:33    376s]   Removing unconstrained drivers...
[01/07 12:12:33    376s]     Clock DAG stats after 'Removing unconstrained drivers':
[01/07 12:12:33    376s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[01/07 12:12:33    376s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[01/07 12:12:33    376s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[01/07 12:12:33    376s]       sink capacitance : count=4, total=0.009pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.003pF
[01/07 12:12:33    376s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.005pF, total=0.005pF
[01/07 12:12:33    376s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=24.200um, total=24.200um
[01/07 12:12:33    376s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/07 12:12:33    376s]     Clock DAG net violations after 'Removing unconstrained drivers': none
[01/07 12:12:33    376s]     Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
[01/07 12:12:33    376s]       Leaf : target=0.290ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.174ns, 0 <= 0.232ns, 0 <= 0.261ns, 0 <= 0.276ns, 0 <= 0.290ns}
[01/07 12:12:33    376s]     Primary reporting skew groups after 'Removing unconstrained drivers':
[01/07 12:12:33    376s]       skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.119]
[01/07 12:12:33    376s]           min path sink: count_reg[0]/CK
[01/07 12:12:33    376s]           max path sink: count_reg[0]/CK
[01/07 12:12:33    376s]     Skew group summary after 'Removing unconstrained drivers':
[01/07 12:12:33    376s]       skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.119]
[01/07 12:12:33    376s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/07 12:12:33    376s]   Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 12:12:33    376s]   Reducing insertion delay 1...
[01/07 12:12:33    377s]     Accumulated time to calculate placeable region: 0
[01/07 12:12:33    377s]     Accumulated time to calculate placeable region: 0
[01/07 12:12:33    377s]     Accumulated time to calculate placeable region: 0
[01/07 12:12:33    377s]     Accumulated time to calculate placeable region: 0
[01/07 12:12:33    377s]     Accumulated time to calculate placeable region: 0
[01/07 12:12:33    377s]     Accumulated time to calculate placeable region: 0
[01/07 12:12:33    377s]     Accumulated time to calculate placeable region: 0
[01/07 12:12:33    377s]     Clock DAG stats after 'Reducing insertion delay 1':
[01/07 12:12:33    377s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[01/07 12:12:33    377s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[01/07 12:12:33    377s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[01/07 12:12:33    377s]       sink capacitance : count=4, total=0.009pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.003pF
[01/07 12:12:33    377s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.005pF, total=0.005pF
[01/07 12:12:33    377s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=24.200um, total=24.200um
[01/07 12:12:33    377s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/07 12:12:33    377s]     Clock DAG net violations after 'Reducing insertion delay 1': none
[01/07 12:12:33    377s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
[01/07 12:12:33    377s]       Leaf : target=0.290ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.174ns, 0 <= 0.232ns, 0 <= 0.261ns, 0 <= 0.276ns, 0 <= 0.290ns}
[01/07 12:12:33    377s]     Primary reporting skew groups after 'Reducing insertion delay 1':
[01/07 12:12:33    377s]       skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.119]
[01/07 12:12:33    377s]           min path sink: count_reg[0]/CK
[01/07 12:12:33    377s]           max path sink: count_reg[0]/CK
[01/07 12:12:33    377s]     Skew group summary after 'Reducing insertion delay 1':
[01/07 12:12:33    377s]       skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.119]
[01/07 12:12:33    377s]     Legalizer API calls during this step: 8 succeeded with high effort: 8 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/07 12:12:33    377s]   Reducing insertion delay 1 done. (took cpu=0:00:00.1 real=0:00:00.0)
[01/07 12:12:33    377s]   Removing longest path buffering...
[01/07 12:12:33    377s]     Clock DAG stats after 'Removing longest path buffering':
[01/07 12:12:33    377s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[01/07 12:12:33    377s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[01/07 12:12:33    377s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[01/07 12:12:33    377s]       sink capacitance : count=4, total=0.009pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.003pF
[01/07 12:12:33    377s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.005pF, total=0.005pF
[01/07 12:12:33    377s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=24.200um, total=24.200um
[01/07 12:12:33    377s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/07 12:12:33    377s]     Clock DAG net violations after 'Removing longest path buffering': none
[01/07 12:12:33    377s]     Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
[01/07 12:12:33    377s]       Leaf : target=0.290ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.174ns, 0 <= 0.232ns, 0 <= 0.261ns, 0 <= 0.276ns, 0 <= 0.290ns}
[01/07 12:12:33    377s]     Primary reporting skew groups after 'Removing longest path buffering':
[01/07 12:12:33    377s]       skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.119]
[01/07 12:12:33    377s]           min path sink: count_reg[0]/CK
[01/07 12:12:33    377s]           max path sink: count_reg[0]/CK
[01/07 12:12:33    377s]     Skew group summary after 'Removing longest path buffering':
[01/07 12:12:33    377s]       skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.119]
[01/07 12:12:33    377s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/07 12:12:33    377s]   Removing longest path buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 12:12:33    377s]   Reducing insertion delay 2...
[01/07 12:12:33    377s]     Path optimization required 0 stage delay updates 
[01/07 12:12:33    377s]     Clock DAG stats after 'Reducing insertion delay 2':
[01/07 12:12:33    377s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[01/07 12:12:33    377s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[01/07 12:12:33    377s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[01/07 12:12:33    377s]       sink capacitance : count=4, total=0.009pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.003pF
[01/07 12:12:33    377s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.005pF, total=0.005pF
[01/07 12:12:33    377s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=24.200um, total=24.200um
[01/07 12:12:33    377s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/07 12:12:33    377s]     Clock DAG net violations after 'Reducing insertion delay 2': none
[01/07 12:12:33    377s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
[01/07 12:12:33    377s]       Leaf : target=0.290ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.174ns, 0 <= 0.232ns, 0 <= 0.261ns, 0 <= 0.276ns, 0 <= 0.290ns}
[01/07 12:12:33    377s]     Primary reporting skew groups after 'Reducing insertion delay 2':
[01/07 12:12:33    377s]       skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.119], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[01/07 12:12:33    377s]           min path sink: count_reg[0]/CK
[01/07 12:12:33    377s]           max path sink: count_reg[0]/CK
[01/07 12:12:33    377s]     Skew group summary after 'Reducing insertion delay 2':
[01/07 12:12:33    377s]       skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.119], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[01/07 12:12:33    377s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/07 12:12:33    377s]   Reducing insertion delay 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 12:12:33    377s]   Stage::Insertion Delay Reduction done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/07 12:12:33    377s]   CCOpt::Phase::Construction done. (took cpu=0:00:00.7 real=0:00:00.7)
[01/07 12:12:33    377s]   CCOpt::Phase::Implementation...
[01/07 12:12:33    377s]   Stage::Reducing Power...
[01/07 12:12:33    377s]   Improving clock tree routing...
[01/07 12:12:33    377s]     Iteration 1...
[01/07 12:12:33    377s]     Iteration 1 done.
[01/07 12:12:33    377s]     Clock DAG stats after 'Improving clock tree routing':
[01/07 12:12:33    377s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[01/07 12:12:33    377s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[01/07 12:12:33    377s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[01/07 12:12:33    377s]       sink capacitance : count=4, total=0.009pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.003pF
[01/07 12:12:33    377s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.005pF, total=0.005pF
[01/07 12:12:33    377s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=24.200um, total=24.200um
[01/07 12:12:33    377s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/07 12:12:33    377s]     Clock DAG net violations after 'Improving clock tree routing': none
[01/07 12:12:33    377s]     Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
[01/07 12:12:33    377s]       Leaf : target=0.290ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.174ns, 0 <= 0.232ns, 0 <= 0.261ns, 0 <= 0.276ns, 0 <= 0.290ns}
[01/07 12:12:33    377s]     Primary reporting skew groups after 'Improving clock tree routing':
[01/07 12:12:33    377s]       skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.119]
[01/07 12:12:33    377s]           min path sink: count_reg[0]/CK
[01/07 12:12:33    377s]           max path sink: count_reg[0]/CK
[01/07 12:12:33    377s]     Skew group summary after 'Improving clock tree routing':
[01/07 12:12:33    377s]       skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.119]
[01/07 12:12:33    377s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/07 12:12:33    377s]   Improving clock tree routing done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 12:12:33    377s]   Reducing clock tree power 1...
[01/07 12:12:33    377s]     Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[01/07 12:12:33    377s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 12:12:33    377s]     100% 
[01/07 12:12:33    377s]     Clock DAG stats after 'Reducing clock tree power 1':
[01/07 12:12:33    377s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[01/07 12:12:33    377s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[01/07 12:12:33    377s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[01/07 12:12:33    377s]       sink capacitance : count=4, total=0.009pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.003pF
[01/07 12:12:33    377s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.005pF, total=0.005pF
[01/07 12:12:33    377s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=24.200um, total=24.200um
[01/07 12:12:33    377s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/07 12:12:33    377s]     Clock DAG net violations after 'Reducing clock tree power 1': none
[01/07 12:12:33    377s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
[01/07 12:12:33    377s]       Leaf : target=0.290ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.174ns, 0 <= 0.232ns, 0 <= 0.261ns, 0 <= 0.276ns, 0 <= 0.290ns}
[01/07 12:12:33    377s]     Primary reporting skew groups after 'Reducing clock tree power 1':
[01/07 12:12:33    377s]       skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.119]
[01/07 12:12:33    377s]           min path sink: count_reg[0]/CK
[01/07 12:12:33    377s]           max path sink: count_reg[0]/CK
[01/07 12:12:33    377s]     Skew group summary after 'Reducing clock tree power 1':
[01/07 12:12:33    377s]       skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.119]
[01/07 12:12:33    377s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/07 12:12:33    377s]   Reducing clock tree power 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 12:12:33    377s]   Reducing clock tree power 2...
[01/07 12:12:33    377s]     Path optimization required 0 stage delay updates 
[01/07 12:12:33    377s]     Clock DAG stats after 'Reducing clock tree power 2':
[01/07 12:12:33    377s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[01/07 12:12:33    377s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[01/07 12:12:33    377s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[01/07 12:12:33    377s]       sink capacitance : count=4, total=0.009pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.003pF
[01/07 12:12:33    377s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.005pF, total=0.005pF
[01/07 12:12:33    377s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=24.200um, total=24.200um
[01/07 12:12:33    377s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/07 12:12:33    377s]     Clock DAG net violations after 'Reducing clock tree power 2': none
[01/07 12:12:33    377s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
[01/07 12:12:33    377s]       Leaf : target=0.290ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.174ns, 0 <= 0.232ns, 0 <= 0.261ns, 0 <= 0.276ns, 0 <= 0.290ns}
[01/07 12:12:33    377s]     Primary reporting skew groups after 'Reducing clock tree power 2':
[01/07 12:12:33    377s]       skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.119], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[01/07 12:12:33    377s]           min path sink: count_reg[0]/CK
[01/07 12:12:33    377s]           max path sink: count_reg[0]/CK
[01/07 12:12:33    377s]     Skew group summary after 'Reducing clock tree power 2':
[01/07 12:12:33    377s]       skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.119], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[01/07 12:12:33    377s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/07 12:12:33    377s]   Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 12:12:33    377s]   Stage::Reducing Power done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 12:12:33    377s]   Stage::Balancing...
[01/07 12:12:33    377s]   Approximately balancing fragments step...
[01/07 12:12:33    377s]     Resolve constraints - Approximately balancing fragments...
[01/07 12:12:33    377s]     Resolving skew group constraints...
[01/07 12:12:33    377s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[01/07 12:12:33    377s]     Resolving skew group constraints done.
[01/07 12:12:33    377s]     Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.1)
[01/07 12:12:33    377s]     Estimate delay to be added in balancing - Approximately balancing fragments...
[01/07 12:12:33    377s]     Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
[01/07 12:12:33    377s]     Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 12:12:33    377s]     Approximately balancing fragments...
[01/07 12:12:33    377s]       Moving gates to improve sub-tree skew...
[01/07 12:12:33    377s]         Tried: 2 Succeeded: 0
[01/07 12:12:33    377s]         Topology Tried: 0 Succeeded: 0
[01/07 12:12:33    377s]         0 Succeeded with SS ratio
[01/07 12:12:33    377s]         0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
[01/07 12:12:33    377s]         Total reducing skew: 0 Average reducing skew for 0 nets : 0
[01/07 12:12:33    377s]         Clock DAG stats after 'Moving gates to improve sub-tree skew':
[01/07 12:12:33    377s]           cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[01/07 12:12:33    377s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[01/07 12:12:33    377s]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[01/07 12:12:33    377s]           sink capacitance : count=4, total=0.009pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.003pF
[01/07 12:12:33    377s]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.005pF, total=0.005pF
[01/07 12:12:33    377s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=24.200um, total=24.200um
[01/07 12:12:33    377s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/07 12:12:33    377s]         Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
[01/07 12:12:33    377s]         Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
[01/07 12:12:33    377s]           Leaf : target=0.290ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.174ns, 0 <= 0.232ns, 0 <= 0.261ns, 0 <= 0.276ns, 0 <= 0.290ns}
[01/07 12:12:33    377s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/07 12:12:33    377s]       Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 12:12:33    377s]       Approximately balancing fragments bottom up...
[01/07 12:12:33    377s]         bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
[01/07 12:12:33    377s]         Clock DAG stats after 'Approximately balancing fragments bottom up':
[01/07 12:12:33    377s]           cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[01/07 12:12:33    377s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[01/07 12:12:33    377s]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[01/07 12:12:33    377s]           sink capacitance : count=4, total=0.009pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.003pF
[01/07 12:12:33    377s]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.005pF, total=0.005pF
[01/07 12:12:33    377s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=24.200um, total=24.200um
[01/07 12:12:33    377s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/07 12:12:33    377s]         Clock DAG net violations after 'Approximately balancing fragments bottom up': none
[01/07 12:12:33    377s]         Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
[01/07 12:12:33    377s]           Leaf : target=0.290ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.174ns, 0 <= 0.232ns, 0 <= 0.261ns, 0 <= 0.276ns, 0 <= 0.290ns}
[01/07 12:12:33    377s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/07 12:12:33    377s]       Approximately balancing fragments bottom up done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 12:12:33    377s]       Approximately balancing fragments, wire and cell delays...
[01/07 12:12:33    377s]       Approximately balancing fragments, wire and cell delays, iteration 1...
[01/07 12:12:33    377s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[01/07 12:12:33    377s]           cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[01/07 12:12:33    377s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[01/07 12:12:33    377s]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[01/07 12:12:33    377s]           sink capacitance : count=4, total=0.009pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.003pF
[01/07 12:12:33    377s]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.005pF, total=0.005pF
[01/07 12:12:33    377s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=24.200um, total=24.200um
[01/07 12:12:33    377s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/07 12:12:33    377s]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
[01/07 12:12:33    377s]         Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
[01/07 12:12:33    377s]           Leaf : target=0.290ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.174ns, 0 <= 0.232ns, 0 <= 0.261ns, 0 <= 0.276ns, 0 <= 0.290ns}
[01/07 12:12:33    377s]       Approximately balancing fragments, wire and cell delays, iteration 1 done.
[01/07 12:12:33    377s]       Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 12:12:33    377s]     Approximately balancing fragments done.
[01/07 12:12:33    377s]     Clock DAG stats after 'Approximately balancing fragments step':
[01/07 12:12:33    377s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[01/07 12:12:33    377s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[01/07 12:12:33    377s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[01/07 12:12:33    377s]       sink capacitance : count=4, total=0.009pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.003pF
[01/07 12:12:33    377s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.005pF, total=0.005pF
[01/07 12:12:33    377s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=24.200um, total=24.200um
[01/07 12:12:33    377s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/07 12:12:33    377s]     Clock DAG net violations after 'Approximately balancing fragments step': none
[01/07 12:12:33    377s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
[01/07 12:12:33    377s]       Leaf : target=0.290ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.174ns, 0 <= 0.232ns, 0 <= 0.261ns, 0 <= 0.276ns, 0 <= 0.290ns}
[01/07 12:12:33    377s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/07 12:12:33    377s]   Approximately balancing fragments step done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/07 12:12:33    377s]   Clock DAG stats after Approximately balancing fragments:
[01/07 12:12:33    377s]     cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[01/07 12:12:33    377s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[01/07 12:12:33    377s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[01/07 12:12:33    377s]     sink capacitance : count=4, total=0.009pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.003pF
[01/07 12:12:33    377s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.005pF, total=0.005pF
[01/07 12:12:33    377s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=24.200um, total=24.200um
[01/07 12:12:33    377s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/07 12:12:33    377s]   Clock DAG net violations after Approximately balancing fragments: none
[01/07 12:12:33    377s]   Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
[01/07 12:12:33    377s]     Leaf : target=0.290ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.174ns, 0 <= 0.232ns, 0 <= 0.261ns, 0 <= 0.276ns, 0 <= 0.290ns}
[01/07 12:12:33    377s]   Primary reporting skew groups after Approximately balancing fragments:
[01/07 12:12:33    377s]     skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.119]
[01/07 12:12:33    377s]         min path sink: count_reg[0]/CK
[01/07 12:12:33    377s]         max path sink: count_reg[0]/CK
[01/07 12:12:33    377s]   Skew group summary after Approximately balancing fragments:
[01/07 12:12:33    377s]     skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.119]
[01/07 12:12:33    377s]   Improving fragments clock skew...
[01/07 12:12:33    377s]     Clock DAG stats after 'Improving fragments clock skew':
[01/07 12:12:33    377s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[01/07 12:12:33    377s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[01/07 12:12:33    377s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[01/07 12:12:33    377s]       sink capacitance : count=4, total=0.009pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.003pF
[01/07 12:12:33    377s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.005pF, total=0.005pF
[01/07 12:12:33    377s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=24.200um, total=24.200um
[01/07 12:12:33    377s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/07 12:12:33    377s]     Clock DAG net violations after 'Improving fragments clock skew': none
[01/07 12:12:33    377s]     Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
[01/07 12:12:33    377s]       Leaf : target=0.290ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.174ns, 0 <= 0.232ns, 0 <= 0.261ns, 0 <= 0.276ns, 0 <= 0.290ns}
[01/07 12:12:33    377s]     Primary reporting skew groups after 'Improving fragments clock skew':
[01/07 12:12:33    377s]       skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.119]
[01/07 12:12:33    377s]           min path sink: count_reg[0]/CK
[01/07 12:12:33    377s]           max path sink: count_reg[0]/CK
[01/07 12:12:33    377s]     Skew group summary after 'Improving fragments clock skew':
[01/07 12:12:33    377s]       skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.119]
[01/07 12:12:33    377s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/07 12:12:33    377s]   Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 12:12:33    377s]   Approximately balancing step...
[01/07 12:12:33    377s]     Resolve constraints - Approximately balancing...
[01/07 12:12:33    377s]     Resolving skew group constraints...
[01/07 12:12:33    377s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[01/07 12:12:33    377s]     Resolving skew group constraints done.
[01/07 12:12:33    377s]     Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 12:12:33    377s]     Approximately balancing...
[01/07 12:12:33    377s]       Approximately balancing, wire and cell delays...
[01/07 12:12:33    377s]       Approximately balancing, wire and cell delays, iteration 1...
[01/07 12:12:33    377s]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
[01/07 12:12:33    377s]           cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[01/07 12:12:33    377s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[01/07 12:12:33    377s]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[01/07 12:12:33    377s]           sink capacitance : count=4, total=0.009pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.003pF
[01/07 12:12:33    377s]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.005pF, total=0.005pF
[01/07 12:12:33    377s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=24.200um, total=24.200um
[01/07 12:12:33    377s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/07 12:12:33    377s]         Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
[01/07 12:12:33    377s]         Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
[01/07 12:12:33    377s]           Leaf : target=0.290ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.174ns, 0 <= 0.232ns, 0 <= 0.261ns, 0 <= 0.276ns, 0 <= 0.290ns}
[01/07 12:12:33    377s]       Approximately balancing, wire and cell delays, iteration 1 done.
[01/07 12:12:33    377s]       Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 12:12:33    377s]     Approximately balancing done.
[01/07 12:12:33    377s]     Clock DAG stats after 'Approximately balancing step':
[01/07 12:12:33    377s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[01/07 12:12:33    377s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[01/07 12:12:33    377s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[01/07 12:12:33    377s]       sink capacitance : count=4, total=0.009pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.003pF
[01/07 12:12:33    377s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.005pF, total=0.005pF
[01/07 12:12:33    377s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=24.200um, total=24.200um
[01/07 12:12:33    377s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/07 12:12:33    377s]     Clock DAG net violations after 'Approximately balancing step': none
[01/07 12:12:33    377s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
[01/07 12:12:33    377s]       Leaf : target=0.290ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.174ns, 0 <= 0.232ns, 0 <= 0.261ns, 0 <= 0.276ns, 0 <= 0.290ns}
[01/07 12:12:33    377s]     Primary reporting skew groups after 'Approximately balancing step':
[01/07 12:12:33    377s]       skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.119]
[01/07 12:12:33    377s]           min path sink: count_reg[0]/CK
[01/07 12:12:33    377s]           max path sink: count_reg[0]/CK
[01/07 12:12:33    377s]     Skew group summary after 'Approximately balancing step':
[01/07 12:12:33    377s]       skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.119]
[01/07 12:12:33    377s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/07 12:12:33    377s]   Approximately balancing step done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 12:12:33    377s]   Fixing clock tree overload...
[01/07 12:12:33    377s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[01/07 12:12:33    377s]     Clock DAG stats after 'Fixing clock tree overload':
[01/07 12:12:33    377s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[01/07 12:12:33    377s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[01/07 12:12:33    377s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[01/07 12:12:33    377s]       sink capacitance : count=4, total=0.009pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.003pF
[01/07 12:12:33    377s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.005pF, total=0.005pF
[01/07 12:12:33    377s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=24.200um, total=24.200um
[01/07 12:12:33    377s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/07 12:12:33    377s]     Clock DAG net violations after 'Fixing clock tree overload': none
[01/07 12:12:33    377s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
[01/07 12:12:33    377s]       Leaf : target=0.290ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.174ns, 0 <= 0.232ns, 0 <= 0.261ns, 0 <= 0.276ns, 0 <= 0.290ns}
[01/07 12:12:33    377s]     Primary reporting skew groups after 'Fixing clock tree overload':
[01/07 12:12:33    377s]       skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.119]
[01/07 12:12:33    377s]           min path sink: count_reg[0]/CK
[01/07 12:12:33    377s]           max path sink: count_reg[0]/CK
[01/07 12:12:33    377s]     Skew group summary after 'Fixing clock tree overload':
[01/07 12:12:33    377s]       skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.119]
[01/07 12:12:33    377s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/07 12:12:33    377s]   Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 12:12:33    377s]   Approximately balancing paths...
[01/07 12:12:33    377s]     Added 0 buffers.
[01/07 12:12:33    377s]     Clock DAG stats after 'Approximately balancing paths':
[01/07 12:12:33    377s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[01/07 12:12:33    377s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[01/07 12:12:33    377s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[01/07 12:12:33    377s]       sink capacitance : count=4, total=0.009pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.003pF
[01/07 12:12:33    377s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.005pF, total=0.005pF
[01/07 12:12:33    377s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=24.200um, total=24.200um
[01/07 12:12:33    377s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/07 12:12:33    377s]     Clock DAG net violations after 'Approximately balancing paths': none
[01/07 12:12:33    377s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
[01/07 12:12:33    377s]       Leaf : target=0.290ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.174ns, 0 <= 0.232ns, 0 <= 0.261ns, 0 <= 0.276ns, 0 <= 0.290ns}
[01/07 12:12:33    377s]     Primary reporting skew groups after 'Approximately balancing paths':
[01/07 12:12:33    377s]       skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.119], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[01/07 12:12:33    377s]           min path sink: count_reg[0]/CK
[01/07 12:12:33    377s]           max path sink: count_reg[0]/CK
[01/07 12:12:33    377s]     Skew group summary after 'Approximately balancing paths':
[01/07 12:12:33    377s]       skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.119], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[01/07 12:12:33    377s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/07 12:12:33    377s]   Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 12:12:33    377s]   Stage::Balancing done. (took cpu=0:00:00.1 real=0:00:00.2)
[01/07 12:12:33    377s]   Stage::Polishing...
[01/07 12:12:33    377s]   Merging balancing drivers for power...
[01/07 12:12:33    377s]     Tried: 2 Succeeded: 0
[01/07 12:12:33    377s]     Clock tree timing engine global stage delay update for SS_DELAY:setup.late...
[01/07 12:12:33    377s]     Clock tree timing engine global stage delay update for SS_DELAY:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 12:12:33    377s]     Clock DAG stats after 'Merging balancing drivers for power':
[01/07 12:12:33    377s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[01/07 12:12:33    377s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[01/07 12:12:33    377s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[01/07 12:12:33    377s]       sink capacitance : count=4, total=0.009pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.003pF
[01/07 12:12:33    377s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.005pF, total=0.005pF
[01/07 12:12:33    377s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=24.200um, total=24.200um
[01/07 12:12:33    377s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/07 12:12:33    377s]     Clock DAG net violations after 'Merging balancing drivers for power': none
[01/07 12:12:33    377s]     Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
[01/07 12:12:33    377s]       Leaf : target=0.290ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.174ns, 0 <= 0.232ns, 0 <= 0.261ns, 0 <= 0.276ns, 0 <= 0.290ns}
[01/07 12:12:33    377s]     Primary reporting skew groups after 'Merging balancing drivers for power':
[01/07 12:12:33    377s]       skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.119]
[01/07 12:12:33    377s]           min path sink: count_reg[0]/CK
[01/07 12:12:33    377s]           max path sink: count_reg[0]/CK
[01/07 12:12:33    377s]     Skew group summary after 'Merging balancing drivers for power':
[01/07 12:12:33    377s]       skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.119]
[01/07 12:12:33    377s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/07 12:12:33    377s]   Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 12:12:33    377s]   Improving clock skew...
[01/07 12:12:33    377s]     Clock DAG stats after 'Improving clock skew':
[01/07 12:12:33    377s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[01/07 12:12:33    377s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[01/07 12:12:33    377s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[01/07 12:12:33    377s]       sink capacitance : count=4, total=0.009pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.003pF
[01/07 12:12:33    377s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.005pF, total=0.005pF
[01/07 12:12:33    377s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=24.200um, total=24.200um
[01/07 12:12:33    377s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/07 12:12:33    377s]     Clock DAG net violations after 'Improving clock skew': none
[01/07 12:12:33    377s]     Clock DAG primary half-corner transition distribution after 'Improving clock skew':
[01/07 12:12:33    377s]       Leaf : target=0.290ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.174ns, 0 <= 0.232ns, 0 <= 0.261ns, 0 <= 0.276ns, 0 <= 0.290ns}
[01/07 12:12:33    377s]     Primary reporting skew groups after 'Improving clock skew':
[01/07 12:12:33    377s]       skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.119], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[01/07 12:12:33    377s]           min path sink: count_reg[0]/CK
[01/07 12:12:33    377s]           max path sink: count_reg[0]/CK
[01/07 12:12:33    377s]     Skew group summary after 'Improving clock skew':
[01/07 12:12:33    377s]       skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.119], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[01/07 12:12:33    377s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/07 12:12:33    377s]   Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 12:12:33    377s]   Moving gates to reduce wire capacitance...
[01/07 12:12:33    377s]     Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
[01/07 12:12:33    377s]     Iteration 1...
[01/07 12:12:33    377s]       Artificially removing short and long paths...
[01/07 12:12:33    377s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/07 12:12:33    377s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 12:12:33    377s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
[01/07 12:12:33    377s]         Legalizing clock trees...
[01/07 12:12:33    377s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 12:12:33    377s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/07 12:12:33    377s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 12:12:33    377s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates...
[01/07 12:12:33    377s]         Moving gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[01/07 12:12:33    377s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 12:12:33    377s]         100% 
[01/07 12:12:33    377s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/07 12:12:33    377s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 12:12:33    377s]     Iteration 1 done.
[01/07 12:12:33    377s]     Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
[01/07 12:12:33    377s]     Clock DAG stats after 'Moving gates to reduce wire capacitance':
[01/07 12:12:33    377s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[01/07 12:12:33    377s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[01/07 12:12:33    377s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[01/07 12:12:33    377s]       sink capacitance : count=4, total=0.009pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.003pF
[01/07 12:12:33    377s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.005pF, total=0.005pF
[01/07 12:12:33    377s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=24.200um, total=24.200um
[01/07 12:12:33    377s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/07 12:12:33    377s]     Clock DAG net violations after 'Moving gates to reduce wire capacitance': none
[01/07 12:12:33    377s]     Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
[01/07 12:12:33    377s]       Leaf : target=0.290ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.174ns, 0 <= 0.232ns, 0 <= 0.261ns, 0 <= 0.276ns, 0 <= 0.290ns}
[01/07 12:12:33    377s]     Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
[01/07 12:12:33    377s]       skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.119], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[01/07 12:12:33    377s]           min path sink: count_reg[0]/CK
[01/07 12:12:33    377s]           max path sink: count_reg[0]/CK
[01/07 12:12:33    377s]     Skew group summary after 'Moving gates to reduce wire capacitance':
[01/07 12:12:33    377s]       skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.119], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[01/07 12:12:33    377s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/07 12:12:33    377s]   Moving gates to reduce wire capacitance done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 12:12:33    377s]   Reducing clock tree power 3...
[01/07 12:12:33    377s]     Artificially removing short and long paths...
[01/07 12:12:33    377s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/07 12:12:33    377s]     Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 12:12:33    377s]     Initial gate capacitance is (rise=0.009pF fall=0.009pF).
[01/07 12:12:33    377s]     Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[01/07 12:12:33    377s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 12:12:33    377s]     100% 
[01/07 12:12:33    377s]     Clock DAG stats after 'Reducing clock tree power 3':
[01/07 12:12:33    377s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[01/07 12:12:33    377s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[01/07 12:12:33    377s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[01/07 12:12:33    377s]       sink capacitance : count=4, total=0.009pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.003pF
[01/07 12:12:33    377s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.005pF, total=0.005pF
[01/07 12:12:33    377s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=24.200um, total=24.200um
[01/07 12:12:33    377s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/07 12:12:33    377s]     Clock DAG net violations after 'Reducing clock tree power 3': none
[01/07 12:12:33    377s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
[01/07 12:12:33    377s]       Leaf : target=0.290ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.174ns, 0 <= 0.232ns, 0 <= 0.261ns, 0 <= 0.276ns, 0 <= 0.290ns}
[01/07 12:12:33    377s]     Primary reporting skew groups after 'Reducing clock tree power 3':
[01/07 12:12:33    377s]       skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.119], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[01/07 12:12:33    377s]           min path sink: count_reg[0]/CK
[01/07 12:12:33    377s]           max path sink: count_reg[0]/CK
[01/07 12:12:33    377s]     Skew group summary after 'Reducing clock tree power 3':
[01/07 12:12:33    377s]       skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.119], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[01/07 12:12:33    377s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/07 12:12:33    377s]   Reducing clock tree power 3 done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 12:12:33    377s]   Improving insertion delay...
[01/07 12:12:33    377s]     Clock DAG stats after 'Improving insertion delay':
[01/07 12:12:33    377s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[01/07 12:12:33    377s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[01/07 12:12:33    377s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[01/07 12:12:33    377s]       sink capacitance : count=4, total=0.009pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.003pF
[01/07 12:12:33    377s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.005pF, total=0.005pF
[01/07 12:12:33    377s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=24.200um, total=24.200um
[01/07 12:12:33    377s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/07 12:12:33    377s]     Clock DAG net violations after 'Improving insertion delay': none
[01/07 12:12:33    377s]     Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
[01/07 12:12:33    377s]       Leaf : target=0.290ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.174ns, 0 <= 0.232ns, 0 <= 0.261ns, 0 <= 0.276ns, 0 <= 0.290ns}
[01/07 12:12:33    377s]     Primary reporting skew groups after 'Improving insertion delay':
[01/07 12:12:33    377s]       skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.119], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[01/07 12:12:33    377s]           min path sink: count_reg[0]/CK
[01/07 12:12:33    377s]           max path sink: count_reg[0]/CK
[01/07 12:12:33    377s]     Skew group summary after 'Improving insertion delay':
[01/07 12:12:33    377s]       skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.119], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[01/07 12:12:33    377s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/07 12:12:33    377s]   Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 12:12:33    377s]   Wire Opt OverFix...
[01/07 12:12:33    377s]     Wire Reduction extra effort...
[01/07 12:12:33    377s]       Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
[01/07 12:12:33    377s]       Artificially removing short and long paths...
[01/07 12:12:33    377s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/07 12:12:33    377s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 12:12:33    377s]       Global shorten wires A0...
[01/07 12:12:33    377s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/07 12:12:33    377s]       Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 12:12:33    377s]       Move For Wirelength - core...
[01/07 12:12:33    377s]         Move for wirelength. considered=1, filtered=1, permitted=0, cannotCompute=0, computed=0, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
[01/07 12:12:33    377s]         Max accepted move=0.000um, total accepted move=0.000um
[01/07 12:12:33    377s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/07 12:12:33    377s]       Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 12:12:33    377s]       Global shorten wires A1...
[01/07 12:12:33    377s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/07 12:12:33    377s]       Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 12:12:33    377s]       Move For Wirelength - core...
[01/07 12:12:33    377s]         Move for wirelength. considered=1, filtered=1, permitted=0, cannotCompute=0, computed=0, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
[01/07 12:12:33    377s]         Max accepted move=0.000um, total accepted move=0.000um
[01/07 12:12:33    377s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/07 12:12:33    377s]       Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 12:12:33    377s]       Global shorten wires B...
[01/07 12:12:33    377s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/07 12:12:33    377s]       Global shorten wires B done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 12:12:33    377s]       Move For Wirelength - branch...
[01/07 12:12:33    377s]         Move for wirelength. considered=1, filtered=1, permitted=0, cannotCompute=0, computed=0, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
[01/07 12:12:33    377s]         Max accepted move=0.000um, total accepted move=0.000um
[01/07 12:12:33    377s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/07 12:12:33    377s]       Move For Wirelength - branch done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 12:12:33    377s]       Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
[01/07 12:12:33    377s]       Clock DAG stats after 'Wire Reduction extra effort':
[01/07 12:12:33    377s]         cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[01/07 12:12:33    377s]         cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[01/07 12:12:33    377s]         cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[01/07 12:12:33    377s]         sink capacitance : count=4, total=0.009pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.003pF
[01/07 12:12:33    377s]         wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.005pF, total=0.005pF
[01/07 12:12:33    377s]         wire lengths     : top=0.000um, trunk=0.000um, leaf=24.200um, total=24.200um
[01/07 12:12:33    377s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/07 12:12:33    377s]       Clock DAG net violations after 'Wire Reduction extra effort': none
[01/07 12:12:33    377s]       Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
[01/07 12:12:33    377s]         Leaf : target=0.290ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.174ns, 0 <= 0.232ns, 0 <= 0.261ns, 0 <= 0.276ns, 0 <= 0.290ns}
[01/07 12:12:33    377s]       Primary reporting skew groups after 'Wire Reduction extra effort':
[01/07 12:12:33    377s]         skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.119], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[01/07 12:12:33    377s]             min path sink: count_reg[0]/CK
[01/07 12:12:33    377s]             max path sink: count_reg[0]/CK
[01/07 12:12:33    377s]       Skew group summary after 'Wire Reduction extra effort':
[01/07 12:12:33    377s]         skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.119], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[01/07 12:12:33    377s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/07 12:12:33    377s]     Wire Reduction extra effort done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 12:12:33    377s]     Optimizing orientation...
[01/07 12:12:33    377s]     FlipOpt...
[01/07 12:12:33    377s]     Disconnecting clock tree from netlist...
[01/07 12:12:33    377s]     Disconnecting clock tree from netlist done.
[01/07 12:12:33    377s]     Performing Single Threaded FlipOpt
[01/07 12:12:33    377s]     Optimizing orientation on clock cells...
[01/07 12:12:33    377s]       Orientation Wirelength Optimization: Attempted = 2 , Succeeded = 0 , Constraints Broken = 0 , CannotMove = 2 , Illegal = 0 , Other = 0
[01/07 12:12:33    377s]     Optimizing orientation on clock cells done.
[01/07 12:12:33    377s]     Resynthesising clock tree into netlist...
[01/07 12:12:33    377s]       Reset timing graph...
[01/07 12:12:33    377s] Ignoring AAE DB Resetting ...
[01/07 12:12:33    377s]       Reset timing graph done.
[01/07 12:12:33    377s]     Resynthesising clock tree into netlist done.
[01/07 12:12:33    377s]     FlipOpt done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 12:12:33    377s]     Optimizing orientation done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 12:12:33    377s] End AAE Lib Interpolated Model. (MEM=1331.32 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/07 12:12:33    377s]     Clock DAG stats after 'Wire Opt OverFix':
[01/07 12:12:33    377s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[01/07 12:12:33    377s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[01/07 12:12:33    377s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[01/07 12:12:33    377s]       sink capacitance : count=4, total=0.009pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.003pF
[01/07 12:12:33    377s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.005pF, total=0.005pF
[01/07 12:12:33    377s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=24.200um, total=24.200um
[01/07 12:12:33    377s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/07 12:12:33    377s]     Clock DAG net violations after 'Wire Opt OverFix': none
[01/07 12:12:33    377s]     Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
[01/07 12:12:33    377s]       Leaf : target=0.290ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.174ns, 0 <= 0.232ns, 0 <= 0.261ns, 0 <= 0.276ns, 0 <= 0.290ns}
[01/07 12:12:33    377s]     Primary reporting skew groups after 'Wire Opt OverFix':
[01/07 12:12:33    377s]       skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.119], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[01/07 12:12:33    377s]           min path sink: count_reg[0]/CK
[01/07 12:12:33    377s]           max path sink: count_reg[0]/CK
[01/07 12:12:33    377s]     Skew group summary after 'Wire Opt OverFix':
[01/07 12:12:33    377s]       skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.119], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[01/07 12:12:33    377s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/07 12:12:33    377s]   Wire Opt OverFix done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 12:12:33    377s]   Total capacitance is (rise=0.014pF fall=0.014pF), of which (rise=0.005pF fall=0.005pF) is wire, and (rise=0.009pF fall=0.009pF) is gate.
[01/07 12:12:33    377s]   Stage::Polishing done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/07 12:12:33    377s]   Stage::Updating netlist...
[01/07 12:12:33    377s]   Reset timing graph...
[01/07 12:12:33    377s] Ignoring AAE DB Resetting ...
[01/07 12:12:33    377s]   Reset timing graph done.
[01/07 12:12:33    377s]   Setting non-default rules before calling refine place.
[01/07 12:12:33    377s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1331.3M
[01/07 12:12:33    377s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.005, MEM:1331.3M
[01/07 12:12:33    377s]   Leaving CCOpt scope - ClockRefiner...
[01/07 12:12:33    377s]   Assigned high priority to 0 instances.
[01/07 12:12:33    377s]   Performing Clock Only Refine Place.
[01/07 12:12:33    377s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Skipped, Datapath : Skipped.
[01/07 12:12:33    377s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1331.3M
[01/07 12:12:33    377s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1331.3M
[01/07 12:12:33    377s] z: 2, totalTracks: 1
[01/07 12:12:33    377s] z: 4, totalTracks: 1
[01/07 12:12:33    377s] z: 6, totalTracks: 1
[01/07 12:12:33    377s] z: 8, totalTracks: 1
[01/07 12:12:33    377s] #spOpts: N=130 mergeVia=F 
[01/07 12:12:33    377s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1331.3M
[01/07 12:12:33    377s] OPERPROF:       Starting CMU at level 4, MEM:1331.3M
[01/07 12:12:33    377s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1331.3M
[01/07 12:12:33    377s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.030, REAL:0.028, MEM:1331.3M
[01/07 12:12:33    377s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1331.3MB).
[01/07 12:12:33    377s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.030, REAL:0.033, MEM:1331.3M
[01/07 12:12:33    377s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.030, REAL:0.034, MEM:1331.3M
[01/07 12:12:33    377s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.28450.3
[01/07 12:12:33    377s] OPERPROF: Starting RefinePlace at level 1, MEM:1331.3M
[01/07 12:12:33    377s] *** Starting refinePlace (0:06:17 mem=1331.3M) ***
[01/07 12:12:33    377s] Total net bbox length = 3.548e+02 (2.006e+02 1.542e+02) (ext = 7.760e+01)
[01/07 12:12:33    377s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[01/07 12:12:33    377s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1331.3M
[01/07 12:12:33    377s] Starting refinePlace ...
[01/07 12:12:33    377s] One DDP V2 for no tweak run.
[01/07 12:12:33    377s] ** Cut row section cpu time 0:00:00.0.
[01/07 12:12:33    377s]    Spread Effort: high, standalone mode, useDDP on.
[01/07 12:12:33    377s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1331.3MB) @(0:06:17 - 0:06:17).
[01/07 12:12:33    377s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[01/07 12:12:33    377s] wireLenOptFixPriorityInst 4 inst fixed
[01/07 12:12:33    377s] 
[01/07 12:12:33    377s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[01/07 12:12:33    377s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[01/07 12:12:33    377s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1331.3MB) @(0:06:17 - 0:06:17).
[01/07 12:12:33    377s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[01/07 12:12:33    377s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1331.3MB
[01/07 12:12:33    377s] Statistics of distance of Instance movement in refine placement:
[01/07 12:12:33    377s]   maximum (X+Y) =         0.00 um
[01/07 12:12:33    377s]   mean    (X+Y) =         0.00 um
[01/07 12:12:33    377s] Summary Report:
[01/07 12:12:33    377s] Instances move: 0 (out of 23 movable)
[01/07 12:12:33    377s] Instances flipped: 0
[01/07 12:12:33    377s] Mean displacement: 0.00 um
[01/07 12:12:33    377s] Max displacement: 0.00 um 
[01/07 12:12:33    377s] Total instances moved : 0
[01/07 12:12:33    377s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.000, REAL:0.008, MEM:1331.3M
[01/07 12:12:33    377s] Total net bbox length = 3.548e+02 (2.006e+02 1.542e+02) (ext = 7.760e+01)
[01/07 12:12:33    377s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1331.3MB
[01/07 12:12:33    377s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1331.3MB) @(0:06:17 - 0:06:17).
[01/07 12:12:33    377s] *** Finished refinePlace (0:06:17 mem=1331.3M) ***
[01/07 12:12:33    377s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.28450.3
[01/07 12:12:33    377s] OPERPROF: Finished RefinePlace at level 1, CPU:0.020, REAL:0.014, MEM:1331.3M
[01/07 12:12:33    377s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1331.3M
[01/07 12:12:33    377s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.003, MEM:1331.3M
[01/07 12:12:33    377s]   ClockRefiner summary
[01/07 12:12:33    377s]   All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 4).
[01/07 12:12:33    377s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 0).
[01/07 12:12:33    377s]   Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 4).
[01/07 12:12:33    377s]   Revert refine place priority changes on 0 instances.
[01/07 12:12:33    377s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/07 12:12:33    377s]   Stage::Updating netlist done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/07 12:12:33    377s]   CCOpt::Phase::Implementation done. (took cpu=0:00:00.3 real=0:00:00.3)
[01/07 12:12:33    377s]   CCOpt::Phase::eGRPC...
[01/07 12:12:33    377s]   eGR Post Conditioning loop iteration 0...
[01/07 12:12:33    377s]     Clock implementation routing...
[01/07 12:12:33    377s]       Leaving CCOpt scope - Routing Tools...
[01/07 12:12:33    377s] Net route status summary:
[01/07 12:12:33    377s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[01/07 12:12:33    377s]   Non-clock:    28 (unrouted=2, trialRouted=26, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[01/07 12:12:33    377s]       Routing using eGR only...
[01/07 12:12:33    377s]         Early Global Route - eGR only step...
[01/07 12:12:33    377s] (ccopt eGR): There are 1 nets for routing of which 1 have one or more fixed wires.
[01/07 12:12:34    377s] (ccopt eGR): Start to route 1 all nets
[01/07 12:12:34    377s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1331.32 MB )
[01/07 12:12:34    377s] (I)       Started Import and model ( Curr Mem: 1331.32 MB )
[01/07 12:12:34    377s] (I)       Started Create place DB ( Curr Mem: 1331.32 MB )
[01/07 12:12:34    377s] (I)       Started Import place data ( Curr Mem: 1331.32 MB )
[01/07 12:12:34    377s] (I)       Started Read instances and placement ( Curr Mem: 1331.32 MB )
[01/07 12:12:34    377s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1331.32 MB )
[01/07 12:12:34    377s] (I)       Started Read nets ( Curr Mem: 1331.32 MB )
[01/07 12:12:34    377s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1331.32 MB )
[01/07 12:12:34    377s] (I)       Finished Import place data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1331.32 MB )
[01/07 12:12:34    377s] (I)       Finished Create place DB ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1331.32 MB )
[01/07 12:12:34    377s] (I)       Started Create route DB ( Curr Mem: 1331.32 MB )
[01/07 12:12:34    377s] (I)       == Non-default Options ==
[01/07 12:12:34    377s] (I)       Clean congestion better                            : true
[01/07 12:12:34    377s] (I)       Estimate vias on DPT layer                         : true
[01/07 12:12:34    377s] (I)       Clean congestion layer assignment rounds           : 3
[01/07 12:12:34    377s] (I)       Layer constraints as soft constraints              : true
[01/07 12:12:34    377s] (I)       Soft top layer                                     : true
[01/07 12:12:34    377s] (I)       Skip prospective layer relax nets                  : true
[01/07 12:12:34    377s] (I)       Better NDR handling                                : true
[01/07 12:12:34    377s] (I)       Improved NDR modeling in LA                        : true
[01/07 12:12:34    377s] (I)       Routing cost fix for NDR handling                  : true
[01/07 12:12:34    377s] (I)       Update initial WL after Phase 1a                   : true
[01/07 12:12:34    377s] (I)       Block tracks for preroutes                         : true
[01/07 12:12:34    377s] (I)       Assign IRoute by net group key                     : true
[01/07 12:12:34    377s] (I)       Block unroutable channels                          : true
[01/07 12:12:34    377s] (I)       Block unroutable channel fix                       : true
[01/07 12:12:34    377s] (I)       Block unroutable channels 3D                       : true
[01/07 12:12:34    377s] (I)       Bound layer relaxed segment wl                     : true
[01/07 12:12:34    377s] (I)       Bound layer relaxed segment wl fix                 : true
[01/07 12:12:34    377s] (I)       Blocked pin reach length threshold                 : 2
[01/07 12:12:34    377s] (I)       Check blockage within NDR space in TA              : true
[01/07 12:12:34    377s] (I)       Handle EOL spacing                                 : true
[01/07 12:12:34    377s] (I)       Merge PG vias by gap                               : true
[01/07 12:12:34    377s] (I)       Maximum routing layer                              : 8
[01/07 12:12:34    377s] (I)       Route selected nets only                           : true
[01/07 12:12:34    377s] (I)       Refine MST                                         : true
[01/07 12:12:34    377s] (I)       Honor PRL                                          : true
[01/07 12:12:34    377s] (I)       Strong congestion aware                            : true
[01/07 12:12:34    377s] (I)       Improved initial location for IRoutes              : true
[01/07 12:12:34    377s] (I)       Multi panel TA                                     : true
[01/07 12:12:34    377s] (I)       Penalize wire overlap                              : true
[01/07 12:12:34    377s] (I)       Expand small instance blockage                     : true
[01/07 12:12:34    377s] (I)       Reduce via in TA                                   : true
[01/07 12:12:34    377s] (I)       SS-aware routing                                   : true
[01/07 12:12:34    377s] (I)       Improve tree edge sharing                          : true
[01/07 12:12:34    377s] (I)       Improve 2D via estimation                          : true
[01/07 12:12:34    377s] (I)       Refine Steiner tree                                : true
[01/07 12:12:34    377s] (I)       Build spine tree                                   : true
[01/07 12:12:34    377s] (I)       Model pass through capacity                        : true
[01/07 12:12:34    377s] (I)       Extend blockages by a half GCell                   : true
[01/07 12:12:34    377s] (I)       Consider pin shapes                                : true
[01/07 12:12:34    377s] (I)       Consider pin shapes for all nodes                  : true
[01/07 12:12:34    377s] (I)       Consider NR APA                                    : true
[01/07 12:12:34    377s] (I)       Consider IO pin shape                              : true
[01/07 12:12:34    377s] (I)       Fix pin connection bug                             : true
[01/07 12:12:34    377s] (I)       Consider layer RC for local wires                  : true
[01/07 12:12:34    377s] (I)       LA-aware pin escape length                         : 2
[01/07 12:12:34    377s] (I)       Split for must join                                : true
[01/07 12:12:34    377s] (I)       Number of threads                                  : 1
[01/07 12:12:34    377s] (I)       Routing effort level                               : 10000
[01/07 12:12:34    377s] (I)       Special modeling for N7                            : 0
[01/07 12:12:34    377s] (I)       Special modeling for N6                            : 0
[01/07 12:12:34    377s] (I)       Special modeling for N3                            : 0
[01/07 12:12:34    377s] (I)       Special modeling for N5 v6                         : 0
[01/07 12:12:34    377s] (I)       Special modeling for N5PPv2                        : 0
[01/07 12:12:34    377s] (I)       Special settings for S3                            : 0
[01/07 12:12:34    377s] (I)       Special settings for S4                            : 0
[01/07 12:12:34    377s] (I)       Special settings for S5 v2                         : 0
[01/07 12:12:34    377s] (I)       Special settings for S7                            : 0
[01/07 12:12:34    377s] (I)       Special settings for S8                            : 0
[01/07 12:12:34    377s] (I)       Prefer layer length threshold                      : 8
[01/07 12:12:34    377s] (I)       Overflow penalty cost                              : 10
[01/07 12:12:34    377s] (I)       A-star cost                                        : 0.300000
[01/07 12:12:34    377s] (I)       Misalignment cost                                  : 10.000000
[01/07 12:12:34    377s] (I)       Threshold for short IRoute                         : 6
[01/07 12:12:34    377s] (I)       Via cost during post routing                       : 1.000000
[01/07 12:12:34    377s] (I)       Layer congestion ratios                            : { { 1.0 } }
[01/07 12:12:34    377s] (I)       Source-to-sink ratio                               : 0.300000
[01/07 12:12:34    377s] (I)       Scenic ratio bound                                 : 3.000000
[01/07 12:12:34    377s] (I)       Segment layer relax scenic ratio                   : 1.250000
[01/07 12:12:34    377s] (I)       Source-sink aware LA ratio                         : 0.500000
[01/07 12:12:34    377s] (I)       PG-aware similar topology routing                  : true
[01/07 12:12:34    377s] (I)       Maze routing via cost fix                          : true
[01/07 12:12:34    377s] (I)       Apply PRL on PG terms                              : true
[01/07 12:12:34    377s] (I)       Apply PRL on obs objects                           : true
[01/07 12:12:34    377s] (I)       Handle range-type spacing rules                    : true
[01/07 12:12:34    377s] (I)       PG gap threshold multiplier                        : 10.000000
[01/07 12:12:34    377s] (I)       Parallel spacing query fix                         : true
[01/07 12:12:34    377s] (I)       Force source to root IR                            : true
[01/07 12:12:34    377s] (I)       Layer Weights                                      : L2:4 L3:2.5
[01/07 12:12:34    377s] (I)       Do not relax to DPT layer                          : true
[01/07 12:12:34    377s] (I)       No DPT in post routing                             : true
[01/07 12:12:34    377s] (I)       Modeling PG via merging fix                        : true
[01/07 12:12:34    377s] (I)       Shield aware TA                                    : true
[01/07 12:12:34    377s] (I)       Strong shield aware TA                             : true
[01/07 12:12:34    377s] (I)       Overflow calculation fix in LA                     : true
[01/07 12:12:34    377s] (I)       Post routing fix                                   : true
[01/07 12:12:34    377s] (I)       Strong post routing                                : true
[01/07 12:12:34    377s] (I)       NDR via pillar fix                                 : true
[01/07 12:12:34    377s] (I)       Violation on path threshold                        : 1
[01/07 12:12:34    377s] (I)       Pass through capacity modeling                     : true
[01/07 12:12:34    377s] (I)       Select the non-relaxed segments in post routing stage : true
[01/07 12:12:34    377s] (I)       Method to set GCell size                           : row
[01/07 12:12:34    377s] (I)       Avoid high resistance layers                       : true
[01/07 12:12:34    377s] (I)       Counted 119 PG shapes. We will not process PG shapes layer by layer.
[01/07 12:12:34    377s] (I)       Started Import route data ( Curr Mem: 1331.32 MB )
[01/07 12:12:34    377s] (I)       Use row-based GCell size
[01/07 12:12:34    377s] (I)       Use row-based GCell align
[01/07 12:12:34    377s] (I)       GCell unit size   : 3200
[01/07 12:12:34    377s] (I)       GCell multiplier  : 1
[01/07 12:12:34    377s] (I)       GCell row height  : 3200
[01/07 12:12:34    377s] (I)       Actual row height : 3200
[01/07 12:12:34    377s] (I)       GCell align ref   : 3600 3600
[01/07 12:12:34    377s] [NR-eGR] Track table information for default rule: 
[01/07 12:12:34    377s] [NR-eGR] metal1 has no routable track
[01/07 12:12:34    377s] [NR-eGR] metal2 has single uniform track structure
[01/07 12:12:34    377s] [NR-eGR] metal3 has single uniform track structure
[01/07 12:12:34    377s] [NR-eGR] metal4 has single uniform track structure
[01/07 12:12:34    377s] [NR-eGR] metal5 has single uniform track structure
[01/07 12:12:34    377s] [NR-eGR] metal6 has single uniform track structure
[01/07 12:12:34    377s] [NR-eGR] metal7 has single uniform track structure
[01/07 12:12:34    377s] [NR-eGR] metal8 has single uniform track structure
[01/07 12:12:34    377s] (I)       ===========================================================================
[01/07 12:12:34    377s] (I)       == Report All Rule Vias ==
[01/07 12:12:34    377s] (I)       ===========================================================================
[01/07 12:12:34    377s] (I)        Via Rule : (Default)
[01/07 12:12:34    377s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[01/07 12:12:34    377s] (I)       ---------------------------------------------------------------------------
[01/07 12:12:34    377s] (I)        1    4 : VIA12_VV                   74 : VIA12_HH_2cut_alt_S      
[01/07 12:12:34    377s] (I)        2    7 : VIA23_VH                   45 : VIA23_DC_TOP             
[01/07 12:12:34    377s] (I)        3   11 : VIA34_VH                   48 : VIA34_DC_LEFT            
[01/07 12:12:34    377s] (I)        4   15 : VIA45_VH                   53 : VIA45_DC_TOP             
[01/07 12:12:34    377s] (I)        5   19 : VIA56_VH                   57 : VIA56_DC_TOP             
[01/07 12:12:34    377s] (I)        6   21 : VIA67_Def                  62 : VIA67_DC_DOWN            
[01/07 12:12:34    377s] (I)        7   22 : VIA78_Def                  65 : VIA78_DC_TOP             
[01/07 12:12:34    377s] (I)       ===========================================================================
[01/07 12:12:34    377s] (I)       Started Read blockages ( Layer 2-8 ) ( Curr Mem: 1331.32 MB )
[01/07 12:12:34    377s] (I)       Started Read routing blockages ( Curr Mem: 1331.32 MB )
[01/07 12:12:34    377s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1331.32 MB )
[01/07 12:12:34    377s] (I)       Started Read instance blockages ( Curr Mem: 1331.32 MB )
[01/07 12:12:34    377s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1331.32 MB )
[01/07 12:12:34    377s] (I)       Started Read PG blockages ( Curr Mem: 1331.32 MB )
[01/07 12:12:34    377s] [NR-eGR] Read 6 PG shapes
[01/07 12:12:34    377s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1331.32 MB )
[01/07 12:12:34    377s] (I)       Started Read boundary cut boxes ( Curr Mem: 1331.32 MB )
[01/07 12:12:34    377s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1331.32 MB )
[01/07 12:12:34    377s] [NR-eGR] #Routing Blockages  : 0
[01/07 12:12:34    377s] [NR-eGR] #Instance Blockages : 0
[01/07 12:12:34    377s] [NR-eGR] #PG Blockages       : 6
[01/07 12:12:34    377s] [NR-eGR] #Halo Blockages     : 0
[01/07 12:12:34    377s] [NR-eGR] #Boundary Blockages : 0
[01/07 12:12:34    377s] (I)       Finished Read blockages ( Layer 2-8 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1331.32 MB )
[01/07 12:12:34    377s] (I)       Started Read blackboxes ( Curr Mem: 1331.32 MB )
[01/07 12:12:34    377s] (I)       Design has 0 blackboxes considered as all layer blockages.
[01/07 12:12:34    377s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1331.32 MB )
[01/07 12:12:34    377s] (I)       Started Read prerouted ( Curr Mem: 1331.32 MB )
[01/07 12:12:34    377s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[01/07 12:12:34    377s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1331.32 MB )
[01/07 12:12:34    377s] (I)       Started Read unlegalized nets ( Curr Mem: 1331.32 MB )
[01/07 12:12:34    377s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1331.32 MB )
[01/07 12:12:34    377s] (I)       Started Read nets ( Curr Mem: 1331.32 MB )
[01/07 12:12:34    377s] [NR-eGR] Read numTotalNets=27  numIgnoredNets=26
[01/07 12:12:34    377s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1331.32 MB )
[01/07 12:12:34    377s] [NR-eGR] Connected 0 must-join pins/ports
[01/07 12:12:34    377s] (I)       Started Set up via pillars ( Curr Mem: 1331.32 MB )
[01/07 12:12:34    377s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1331.32 MB )
[01/07 12:12:34    377s] (I)       early_global_route_priority property id does not exist.
[01/07 12:12:34    377s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1331.32 MB )
[01/07 12:12:34    377s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1331.32 MB )
[01/07 12:12:34    377s] (I)       Model blockages into capacity
[01/07 12:12:34    377s] (I)       Read Num Blocks=74  Num Prerouted Wires=0  Num CS=0
[01/07 12:12:34    377s] (I)       Started Initialize 3D capacity ( Curr Mem: 1331.32 MB )
[01/07 12:12:34    377s] (I)       Layer 1 (V) : #blockages 25 : #preroutes 0
[01/07 12:12:34    377s] (I)       Layer 2 (H) : #blockages 11 : #preroutes 0
[01/07 12:12:34    377s] (I)       Layer 3 (V) : #blockages 7 : #preroutes 0
[01/07 12:12:34    377s] (I)       Layer 4 (H) : #blockages 11 : #preroutes 0
[01/07 12:12:34    377s] (I)       Layer 5 (V) : #blockages 7 : #preroutes 0
[01/07 12:12:34    377s] (I)       Layer 6 (H) : #blockages 13 : #preroutes 0
[01/07 12:12:34    377s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[01/07 12:12:34    377s] (I)       Finished Initialize 3D capacity ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1331.32 MB )
[01/07 12:12:34    377s] (I)       -- layer congestion ratio --
[01/07 12:12:34    377s] (I)       Layer 1 : 0.100000
[01/07 12:12:34    377s] (I)       Layer 2 : 0.700000
[01/07 12:12:34    377s] (I)       Layer 3 : 0.700000
[01/07 12:12:34    377s] (I)       Layer 4 : 1.000000
[01/07 12:12:34    377s] (I)       Layer 5 : 1.000000
[01/07 12:12:34    377s] (I)       Layer 6 : 1.000000
[01/07 12:12:34    377s] (I)       Layer 7 : 1.000000
[01/07 12:12:34    377s] (I)       Layer 8 : 1.000000
[01/07 12:12:34    377s] (I)       ----------------------------
[01/07 12:12:34    377s] (I)       Started Move terms for access ( Curr Mem: 1331.32 MB )
[01/07 12:12:34    377s] (I)       Moved 0 terms for better access 
[01/07 12:12:34    377s] (I)       Finished Move terms for access ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1331.32 MB )
[01/07 12:12:34    377s] (I)       Number of ignored nets                =      0
[01/07 12:12:34    377s] (I)       Number of connected nets              =      0
[01/07 12:12:34    377s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[01/07 12:12:34    377s] (I)       Number of clock nets                  =      1.  Ignored: No
[01/07 12:12:34    377s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[01/07 12:12:34    377s] (I)       Number of special nets                =      0.  Ignored: Yes
[01/07 12:12:34    377s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[01/07 12:12:34    377s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[01/07 12:12:34    377s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[01/07 12:12:34    377s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[01/07 12:12:34    377s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/07 12:12:34    377s] (I)       Finished Import route data ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1331.32 MB )
[01/07 12:12:34    377s] (I)       Finished Create route DB ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1331.32 MB )
[01/07 12:12:34    377s] (I)       Started Read aux data ( Curr Mem: 1331.32 MB )
[01/07 12:12:34    377s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1331.32 MB )
[01/07 12:12:34    377s] (I)       Started Others data preparation ( Curr Mem: 1331.32 MB )
[01/07 12:12:34    377s] [NR-eGR] There are 1 clock nets ( 1 with NDR ).
[01/07 12:12:34    377s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1331.32 MB )
[01/07 12:12:34    377s] (I)       Started Create route kernel ( Curr Mem: 1331.32 MB )
[01/07 12:12:34    377s] (I)       Ndr track 0 does not exist
[01/07 12:12:34    377s] (I)       Ndr track 0 does not exist
[01/07 12:12:34    377s] (I)       ---------------------Grid Graph Info--------------------
[01/07 12:12:34    377s] (I)       Routing area        : (0, 0) - (29200, 26400)
[01/07 12:12:34    377s] (I)       Core area           : (3600, 3600) - (25600, 22800)
[01/07 12:12:34    377s] (I)       Site width          :   400  (dbu)
[01/07 12:12:34    377s] (I)       Row height          :  3200  (dbu)
[01/07 12:12:34    377s] (I)       GCell row height    :  3200  (dbu)
[01/07 12:12:34    377s] (I)       GCell width         :  3200  (dbu)
[01/07 12:12:34    377s] (I)       GCell height        :  3200  (dbu)
[01/07 12:12:34    377s] (I)       Grid                :     9     9     8
[01/07 12:12:34    377s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[01/07 12:12:34    377s] (I)       Vertical capacity   :     0  3200     0  3200     0  3200     0  3200
[01/07 12:12:34    377s] (I)       Horizontal capacity :     0     0  3200     0  3200     0  3200     0
[01/07 12:12:34    377s] (I)       Default wire width  :   160   200   200   200   200   200   400   400
[01/07 12:12:34    377s] (I)       Default wire space  :   160   200   200   200   200   200   400   400
[01/07 12:12:34    377s] (I)       Default wire pitch  :   320   400   400   400   400   400   800   800
[01/07 12:12:34    377s] (I)       Default pitch size  :   320   400   400   400   400   400   800   800
[01/07 12:12:34    377s] (I)       First track coord   :     0   200   200   200   200   200   800   800
[01/07 12:12:34    377s] (I)       Num tracks per GCell: 10.00  8.00  8.00  8.00  8.00  8.00  4.00  4.00
[01/07 12:12:34    377s] (I)       Total num of tracks :     0    73    66    73    66    73    32    36
[01/07 12:12:34    377s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[01/07 12:12:34    377s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[01/07 12:12:34    377s] (I)       --------------------------------------------------------
[01/07 12:12:34    377s] 
[01/07 12:12:34    377s] [NR-eGR] ============ Routing rule table ============
[01/07 12:12:34    377s] [NR-eGR] Rule id: 0  Nets: 1 
[01/07 12:12:34    377s] (I)       ID:0  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[01/07 12:12:34    377s] (I)       Pitch:  L1=640  L2=800  L3=800  L4=800  L5=800  L6=800  L7=1600  L8=1600
[01/07 12:12:34    377s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2
[01/07 12:12:34    377s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[01/07 12:12:34    377s] [NR-eGR] Rule id: 1  Nets: 0 
[01/07 12:12:34    377s] (I)       ID:1  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[01/07 12:12:34    377s] (I)       Pitch:  L1=320  L2=400  L3=400  L4=400  L5=400  L6=400  L7=800  L8=800
[01/07 12:12:34    377s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[01/07 12:12:34    377s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[01/07 12:12:34    377s] [NR-eGR] ========================================
[01/07 12:12:34    377s] [NR-eGR] 
[01/07 12:12:34    377s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[01/07 12:12:34    377s] (I)       blocked tracks on layer2 : = 136 / 657 (20.70%)
[01/07 12:12:34    377s] (I)       blocked tracks on layer3 : = 36 / 594 (6.06%)
[01/07 12:12:34    377s] (I)       blocked tracks on layer4 : = 56 / 657 (8.52%)
[01/07 12:12:34    377s] (I)       blocked tracks on layer5 : = 36 / 594 (6.06%)
[01/07 12:12:34    377s] (I)       blocked tracks on layer6 : = 56 / 657 (8.52%)
[01/07 12:12:34    377s] (I)       blocked tracks on layer7 : = 62 / 288 (21.53%)
[01/07 12:12:34    377s] (I)       blocked tracks on layer8 : = 0 / 324 (0.00%)
[01/07 12:12:34    377s] (I)       Finished Create route kernel ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1331.32 MB )
[01/07 12:12:34    377s] (I)       Finished Import and model ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1331.32 MB )
[01/07 12:12:34    377s] (I)       Reset routing kernel
[01/07 12:12:34    377s] (I)       Started Global Routing ( Curr Mem: 1331.32 MB )
[01/07 12:12:34    377s] (I)       Started Initialization ( Curr Mem: 1331.32 MB )
[01/07 12:12:34    377s] (I)       totalPins=5  totalGlobalPin=5 (100.00%)
[01/07 12:12:34    377s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1331.32 MB )
[01/07 12:12:34    377s] (I)       Started Net group 1 ( Curr Mem: 1331.32 MB )
[01/07 12:12:34    377s] (I)       Started Generate topology ( Curr Mem: 1331.32 MB )
[01/07 12:12:34    377s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1331.32 MB )
[01/07 12:12:34    377s] (I)       total 2D Cap : 1189 = (572 H, 617 V)
[01/07 12:12:34    377s] [NR-eGR] Layer group 1: route 1 net(s) in layer range [3, 4]
[01/07 12:12:34    377s] (I)       
[01/07 12:12:34    377s] (I)       ============  Phase 1a Route ============
[01/07 12:12:34    377s] (I)       Started Phase 1a ( Curr Mem: 1331.32 MB )
[01/07 12:12:34    377s] (I)       Started Pattern routing ( Curr Mem: 1331.32 MB )
[01/07 12:12:34    377s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1331.32 MB )
[01/07 12:12:34    377s] (I)       Usage: 8 = (4 H, 4 V) = (0.70% H, 0.65% V) = (1.280e+01um H, 1.280e+01um V)
[01/07 12:12:34    377s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1331.32 MB )
[01/07 12:12:34    377s] (I)       
[01/07 12:12:34    377s] (I)       ============  Phase 1b Route ============
[01/07 12:12:34    377s] (I)       Started Phase 1b ( Curr Mem: 1331.32 MB )
[01/07 12:12:34    377s] (I)       Usage: 8 = (4 H, 4 V) = (0.70% H, 0.65% V) = (1.280e+01um H, 1.280e+01um V)
[01/07 12:12:34    377s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.560000e+01um
[01/07 12:12:34    377s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1331.32 MB )
[01/07 12:12:34    377s] (I)       
[01/07 12:12:34    377s] (I)       ============  Phase 1c Route ============
[01/07 12:12:34    377s] (I)       Started Phase 1c ( Curr Mem: 1331.32 MB )
[01/07 12:12:34    377s] (I)       Usage: 8 = (4 H, 4 V) = (0.70% H, 0.65% V) = (1.280e+01um H, 1.280e+01um V)
[01/07 12:12:34    377s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1331.32 MB )
[01/07 12:12:34    377s] (I)       
[01/07 12:12:34    377s] (I)       ============  Phase 1d Route ============
[01/07 12:12:34    377s] (I)       Started Phase 1d ( Curr Mem: 1331.32 MB )
[01/07 12:12:34    377s] (I)       Usage: 8 = (4 H, 4 V) = (0.70% H, 0.65% V) = (1.280e+01um H, 1.280e+01um V)
[01/07 12:12:34    377s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1331.32 MB )
[01/07 12:12:34    377s] (I)       
[01/07 12:12:34    377s] (I)       ============  Phase 1e Route ============
[01/07 12:12:34    377s] (I)       Started Phase 1e ( Curr Mem: 1331.32 MB )
[01/07 12:12:34    377s] (I)       Started Route legalization ( Curr Mem: 1331.32 MB )
[01/07 12:12:34    377s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1331.32 MB )
[01/07 12:12:34    377s] (I)       Usage: 8 = (4 H, 4 V) = (0.70% H, 0.65% V) = (1.280e+01um H, 1.280e+01um V)
[01/07 12:12:34    377s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.560000e+01um
[01/07 12:12:34    377s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1331.32 MB )
[01/07 12:12:34    377s] (I)       
[01/07 12:12:34    377s] (I)       ============  Phase 1f Route ============
[01/07 12:12:34    377s] (I)       Started Phase 1f ( Curr Mem: 1331.32 MB )
[01/07 12:12:34    377s] (I)       Usage: 8 = (4 H, 4 V) = (0.70% H, 0.65% V) = (1.280e+01um H, 1.280e+01um V)
[01/07 12:12:34    377s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1331.32 MB )
[01/07 12:12:34    377s] (I)       
[01/07 12:12:34    377s] (I)       ============  Phase 1g Route ============
[01/07 12:12:34    377s] (I)       Started Phase 1g ( Curr Mem: 1331.32 MB )
[01/07 12:12:34    377s] (I)       Started Post Routing ( Curr Mem: 1331.32 MB )
[01/07 12:12:34    377s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1331.32 MB )
[01/07 12:12:34    377s] (I)       Usage: 7 = (3 H, 4 V) = (0.52% H, 0.65% V) = (9.600e+00um H, 1.280e+01um V)
[01/07 12:12:34    377s] (I)       Finished Phase 1g ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1331.32 MB )
[01/07 12:12:34    377s] (I)       numNets=1  numFullyRipUpNets=0  numPartialRipUpNets=0 routedWL=7
[01/07 12:12:34    377s] (I)       
[01/07 12:12:34    377s] (I)       ============  Phase 1h Route ============
[01/07 12:12:34    377s] (I)       Started Phase 1h ( Curr Mem: 1331.32 MB )
[01/07 12:12:34    377s] (I)       Started Post Routing ( Curr Mem: 1331.32 MB )
[01/07 12:12:34    377s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1331.32 MB )
[01/07 12:12:34    377s] (I)       Usage: 7 = (3 H, 4 V) = (0.52% H, 0.65% V) = (9.600e+00um H, 1.280e+01um V)
[01/07 12:12:34    377s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1331.32 MB )
[01/07 12:12:34    377s] (I)       Started Layer assignment (1T) ( Curr Mem: 1331.32 MB )
[01/07 12:12:34    377s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1331.32 MB )
[01/07 12:12:34    377s] (I)       Finished Layer assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1331.32 MB )
[01/07 12:12:34    377s] (I)       Finished Net group 1 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1331.32 MB )
[01/07 12:12:34    377s] (I)       
[01/07 12:12:34    377s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[01/07 12:12:34    377s] [NR-eGR]                        OverCon            
[01/07 12:12:34    377s] [NR-eGR]                         #Gcell     %Gcell
[01/07 12:12:34    377s] [NR-eGR]       Layer                (0)    OverCon 
[01/07 12:12:34    377s] [NR-eGR] ----------------------------------------------
[01/07 12:12:34    377s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[01/07 12:12:34    377s] [NR-eGR]  metal2  (2)         0( 0.00%)   ( 0.00%) 
[01/07 12:12:34    377s] [NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[01/07 12:12:34    377s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[01/07 12:12:34    377s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[01/07 12:12:34    377s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[01/07 12:12:34    377s] [NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[01/07 12:12:34    377s] [NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[01/07 12:12:34    377s] [NR-eGR] ----------------------------------------------
[01/07 12:12:34    377s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[01/07 12:12:34    377s] [NR-eGR] 
[01/07 12:12:34    377s] (I)       Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1331.32 MB )
[01/07 12:12:34    377s] (I)       Started Export 3D cong map ( Curr Mem: 1331.32 MB )
[01/07 12:12:34    377s] (I)       total 2D Cap : 3525 = (1402 H, 2123 V)
[01/07 12:12:34    377s] (I)       Started Export 2D cong map ( Curr Mem: 1331.32 MB )
[01/07 12:12:34    377s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[01/07 12:12:34    377s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[01/07 12:12:34    377s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1331.32 MB )
[01/07 12:12:34    377s] (I)       Finished Export 3D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1331.32 MB )
[01/07 12:12:34    377s] (I)       Started Free existing wires ( Curr Mem: 1331.32 MB )
[01/07 12:12:34    377s] (I)       Finished Free existing wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1331.32 MB )
[01/07 12:12:34    377s] (I)       ============= Track Assignment ============
[01/07 12:12:34    377s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1331.32 MB )
[01/07 12:12:34    377s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1331.32 MB )
[01/07 12:12:34    377s] (I)       Started Track Assignment ( Curr Mem: 1331.32 MB )
[01/07 12:12:34    377s] (I)       Initialize Track Assignment ( max pin layer : 9 )
[01/07 12:12:34    377s] (I)       Current Track Assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1331.32 MB )
[01/07 12:12:34    377s] (I)       Run single-thread track assignment
[01/07 12:12:34    377s] (I)       Finished Track Assignment ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1331.32 MB )
[01/07 12:12:34    377s] (I)       Started Export ( Curr Mem: 1331.32 MB )
[01/07 12:12:34    377s] [NR-eGR] Started Export DB wires ( Curr Mem: 1331.32 MB )
[01/07 12:12:34    377s] [NR-eGR] Started Export all nets ( Curr Mem: 1331.32 MB )
[01/07 12:12:34    377s] [NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1331.32 MB )
[01/07 12:12:34    377s] [NR-eGR] Started Set wire vias ( Curr Mem: 1331.32 MB )
[01/07 12:12:34    377s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1331.32 MB )
[01/07 12:12:34    377s] [NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1331.32 MB )
[01/07 12:12:34    377s] [NR-eGR] --------------------------------------------------------------------------
[01/07 12:12:34    377s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 84
[01/07 12:12:34    377s] [NR-eGR] metal2  (2V) length: 1.790000e+02um, number of vias: 129
[01/07 12:12:34    377s] [NR-eGR] metal3  (3H) length: 2.214000e+02um, number of vias: 4
[01/07 12:12:34    377s] [NR-eGR] metal4  (4V) length: 1.240000e+01um, number of vias: 0
[01/07 12:12:34    377s] [NR-eGR] metal5  (5H) length: 0.000000e+00um, number of vias: 0
[01/07 12:12:34    377s] [NR-eGR] metal6  (6V) length: 0.000000e+00um, number of vias: 0
[01/07 12:12:34    377s] [NR-eGR] metal7  (7H) length: 0.000000e+00um, number of vias: 0
[01/07 12:12:34    377s] [NR-eGR] metal8  (8V) length: 0.000000e+00um, number of vias: 0
[01/07 12:12:34    377s] [NR-eGR] Total length: 4.128000e+02um, number of vias: 217
[01/07 12:12:34    377s] [NR-eGR] --------------------------------------------------------------------------
[01/07 12:12:34    377s] [NR-eGR] Total eGR-routed clock nets wire length: 2.420000e+01um 
[01/07 12:12:34    377s] [NR-eGR] --------------------------------------------------------------------------
[01/07 12:12:34    377s] [NR-eGR] Report for selected net(s) only.
[01/07 12:12:34    377s] [NR-eGR] metal1  (1H) length: 0.000000e+00um, number of vias: 4
[01/07 12:12:34    377s] [NR-eGR] metal2  (2V) length: 1.460000e+01um, number of vias: 5
[01/07 12:12:34    377s] [NR-eGR] metal3  (3H) length: 9.600000e+00um, number of vias: 0
[01/07 12:12:34    377s] [NR-eGR] metal4  (4V) length: 0.000000e+00um, number of vias: 0
[01/07 12:12:34    377s] [NR-eGR] metal5  (5H) length: 0.000000e+00um, number of vias: 0
[01/07 12:12:34    377s] [NR-eGR] metal6  (6V) length: 0.000000e+00um, number of vias: 0
[01/07 12:12:34    377s] [NR-eGR] metal7  (7H) length: 0.000000e+00um, number of vias: 0
[01/07 12:12:34    377s] [NR-eGR] metal8  (8V) length: 0.000000e+00um, number of vias: 0
[01/07 12:12:34    377s] [NR-eGR] Total length: 2.420000e+01um, number of vias: 9
[01/07 12:12:34    377s] [NR-eGR] --------------------------------------------------------------------------
[01/07 12:12:34    377s] [NR-eGR] Total routed clock nets wire length: 2.420000e+01um, number of vias: 9
[01/07 12:12:34    377s] [NR-eGR] --------------------------------------------------------------------------
[01/07 12:12:34    377s] (I)       Started Update net boxes ( Curr Mem: 1331.32 MB )
[01/07 12:12:34    377s] (I)       Finished Update net boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1331.32 MB )
[01/07 12:12:34    377s] (I)       Started Update timing ( Curr Mem: 1331.32 MB )
[01/07 12:12:34    377s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1331.32 MB )
[01/07 12:12:34    377s] (I)       Finished Export ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1331.32 MB )
[01/07 12:12:34    377s] (I)       Started Postprocess design ( Curr Mem: 1331.32 MB )
[01/07 12:12:34    377s] (I)       Finished Postprocess design ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1290.32 MB )
[01/07 12:12:34    377s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.04 sec, Real: 0.05 sec, Curr Mem: 1290.32 MB )
[01/07 12:12:34    377s]         Early Global Route - eGR only step done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/07 12:12:34    377s] Set FIXED routing status on 1 net(s)
[01/07 12:12:34    377s]       Routing using eGR only done.
[01/07 12:12:34    377s] Net route status summary:
[01/07 12:12:34    377s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[01/07 12:12:34    377s]   Non-clock:    28 (unrouted=2, trialRouted=26, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[01/07 12:12:34    377s] 
[01/07 12:12:34    377s] CCOPT: Done with clock implementation routing.
[01/07 12:12:34    377s] 
[01/07 12:12:34    377s]       Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/07 12:12:34    377s]     Clock implementation routing done.
[01/07 12:12:34    377s]     Leaving CCOpt scope - extractRC...
[01/07 12:12:34    377s]     Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[01/07 12:12:34    377s] Extraction called for design 'counter4bit' of instances=23 and nets=29 using extraction engine 'preRoute' .
[01/07 12:12:34    377s] PreRoute RC Extraction called for design counter4bit.
[01/07 12:12:34    377s] RC Extraction called in multi-corner(2) mode.
[01/07 12:12:34    377s] RCMode: PreRoute
[01/07 12:12:34    377s]       RC Corner Indexes            0       1   
[01/07 12:12:34    377s] Capacitance Scaling Factor   : 1.10000 0.90000 
[01/07 12:12:34    377s] Resistance Scaling Factor    : 1.10000 0.90000 
[01/07 12:12:34    377s] Clock Cap. Scaling Factor    : 1.10000 0.90000 
[01/07 12:12:34    377s] Clock Res. Scaling Factor    : 1.10000 0.90000 
[01/07 12:12:34    377s] Shrink Factor                : 1.00000
[01/07 12:12:34    377s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[01/07 12:12:34    377s] Using capacitance table file ...
[01/07 12:12:34    377s] LayerId::1 widthSet size::4
[01/07 12:12:34    377s] LayerId::2 widthSet size::4
[01/07 12:12:34    377s] LayerId::3 widthSet size::4
[01/07 12:12:34    377s] LayerId::4 widthSet size::4
[01/07 12:12:34    377s] LayerId::5 widthSet size::4
[01/07 12:12:34    377s] LayerId::6 widthSet size::4
[01/07 12:12:34    377s] LayerId::7 widthSet size::4
[01/07 12:12:34    377s] LayerId::8 widthSet size::5
[01/07 12:12:34    377s] Updating RC grid for preRoute extraction ...
[01/07 12:12:34    377s] Initializing multi-corner capacitance tables ... 
[01/07 12:12:34    377s] Initializing multi-corner resistance tables ...
[01/07 12:12:34    377s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 12:12:34    377s] {RT SS_RC 0 8 8 {7 0} 1}
[01/07 12:12:34    377s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.031909 ; aWlH: 0.000000 ; Pmax: 0.807500 ; wcR: 0.666700 ; newSi: 0.080900 ; pMod: 83 ; 
[01/07 12:12:34    377s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1290.320M)
[01/07 12:12:34    377s]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[01/07 12:12:34    377s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/07 12:12:34    377s] OPERPROF: Starting DPlace-Init at level 1, MEM:1290.3M
[01/07 12:12:34    377s] z: 2, totalTracks: 1
[01/07 12:12:34    377s] z: 4, totalTracks: 1
[01/07 12:12:34    377s] z: 6, totalTracks: 1
[01/07 12:12:34    377s] z: 8, totalTracks: 1
[01/07 12:12:34    377s] #spOpts: N=130 mergeVia=F 
[01/07 12:12:34    377s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1290.3M
[01/07 12:12:34    377s] OPERPROF:     Starting CMU at level 3, MEM:1290.3M
[01/07 12:12:34    377s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1290.3M
[01/07 12:12:34    377s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.024, MEM:1290.3M
[01/07 12:12:34    377s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1290.3MB).
[01/07 12:12:34    377s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.030, MEM:1290.3M
[01/07 12:12:34    377s]     Calling post conditioning for eGRPC...
[01/07 12:12:34    377s]       eGRPC...
[01/07 12:12:34    377s]         eGRPC active optimizations:
[01/07 12:12:34    377s]          - Move Down
[01/07 12:12:34    377s]          - Downsizing before DRV sizing
[01/07 12:12:34    377s]          - DRV fixing with cell sizing
[01/07 12:12:34    377s]          - Move to fanout
[01/07 12:12:34    377s]          - Cloning
[01/07 12:12:34    377s]         
[01/07 12:12:34    377s]         Currently running CTS, using active skew data
[01/07 12:12:34    377s]         Reset bufferability constraints...
[01/07 12:12:34    377s]         Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
[01/07 12:12:34    377s]         Clock tree timing engine global stage delay update for SS_DELAY:setup.late...
[01/07 12:12:34    377s] End AAE Lib Interpolated Model. (MEM=1290.32 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/07 12:12:34    377s]         Clock tree timing engine global stage delay update for SS_DELAY:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 12:12:34    377s]         Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 12:12:34    377s]         Clock DAG stats eGRPC initial state:
[01/07 12:12:34    377s]           cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[01/07 12:12:34    377s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[01/07 12:12:34    377s]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[01/07 12:12:34    377s]           sink capacitance : count=4, total=0.009pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.003pF
[01/07 12:12:34    377s]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.005pF, total=0.005pF
[01/07 12:12:34    377s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=24.200um, total=24.200um
[01/07 12:12:34    377s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/07 12:12:34    377s]         Clock DAG net violations eGRPC initial state: none
[01/07 12:12:34    377s]         Clock DAG primary half-corner transition distribution eGRPC initial state:
[01/07 12:12:34    377s]           Leaf : target=0.290ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.174ns, 0 <= 0.232ns, 0 <= 0.261ns, 0 <= 0.276ns, 0 <= 0.290ns}
[01/07 12:12:34    377s]         Primary reporting skew groups eGRPC initial state:
[01/07 12:12:34    377s]           skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.119], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[01/07 12:12:34    377s]               min path sink: count_reg[0]/CK
[01/07 12:12:34    377s]               max path sink: count_reg[0]/CK
[01/07 12:12:34    377s]         Skew group summary eGRPC initial state:
[01/07 12:12:34    377s]           skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.119], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[01/07 12:12:34    377s]         eGRPC Moving buffers...
[01/07 12:12:34    377s]           Violation analysis...
[01/07 12:12:34    377s]           Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 12:12:34    377s]           Clock DAG stats after 'eGRPC Moving buffers':
[01/07 12:12:34    377s]             cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[01/07 12:12:34    377s]             cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[01/07 12:12:34    377s]             cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[01/07 12:12:34    377s]             sink capacitance : count=4, total=0.009pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.003pF
[01/07 12:12:34    377s]             wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.005pF, total=0.005pF
[01/07 12:12:34    377s]             wire lengths     : top=0.000um, trunk=0.000um, leaf=24.200um, total=24.200um
[01/07 12:12:34    377s]             hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/07 12:12:34    377s]           Clock DAG net violations after 'eGRPC Moving buffers': none
[01/07 12:12:34    377s]           Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
[01/07 12:12:34    377s]             Leaf : target=0.290ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.174ns, 0 <= 0.232ns, 0 <= 0.261ns, 0 <= 0.276ns, 0 <= 0.290ns}
[01/07 12:12:34    377s]           Primary reporting skew groups after 'eGRPC Moving buffers':
[01/07 12:12:34    377s]             skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.119], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[01/07 12:12:34    377s]                 min path sink: count_reg[0]/CK
[01/07 12:12:34    377s]                 max path sink: count_reg[0]/CK
[01/07 12:12:34    377s]           Skew group summary after 'eGRPC Moving buffers':
[01/07 12:12:34    377s]             skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.119], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[01/07 12:12:34    377s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/07 12:12:34    377s]         eGRPC Moving buffers done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 12:12:34    377s]         eGRPC Initial Pass of Downsizing Clock Tree cells...
[01/07 12:12:34    377s]           Artificially removing long paths...
[01/07 12:12:34    377s]             Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/07 12:12:34    377s]           Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 12:12:34    377s]           Modifying slew-target multiplier from 1 to 0.9
[01/07 12:12:34    377s]           Downsizing prefiltering...
[01/07 12:12:34    377s]           Downsizing prefiltering done.
[01/07 12:12:34    377s]           Downsizing: ...20% ...40% ...60% ...80% ...100% 
[01/07 12:12:34    377s]           DoDownSizing Summary : numSized = 0, numUnchanged = 1, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 0, numSkippedDueToCloseToSkewTarget = 0
[01/07 12:12:34    377s]           CCOpt-eGRPC Downsizing: considered: 1, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 1, attempted: 0, unsuccessful: 0, sized: 0
[01/07 12:12:34    377s]           Reverting slew-target multiplier from 0.9 to 1
[01/07 12:12:34    377s]           Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[01/07 12:12:34    377s]             cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[01/07 12:12:34    377s]             cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[01/07 12:12:34    377s]             cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[01/07 12:12:34    377s]             sink capacitance : count=4, total=0.009pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.003pF
[01/07 12:12:34    377s]             wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.005pF, total=0.005pF
[01/07 12:12:34    377s]             wire lengths     : top=0.000um, trunk=0.000um, leaf=24.200um, total=24.200um
[01/07 12:12:34    377s]             hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/07 12:12:34    377s]           Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells': none
[01/07 12:12:34    377s]           Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[01/07 12:12:34    377s]             Leaf : target=0.290ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.174ns, 0 <= 0.232ns, 0 <= 0.261ns, 0 <= 0.276ns, 0 <= 0.290ns}
[01/07 12:12:34    377s]           Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[01/07 12:12:34    377s]             skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.119], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[01/07 12:12:34    377s]                 min path sink: count_reg[0]/CK
[01/07 12:12:34    377s]                 max path sink: count_reg[0]/CK
[01/07 12:12:34    377s]           Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[01/07 12:12:34    377s]             skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.119], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[01/07 12:12:34    377s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/07 12:12:34    377s]         eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 12:12:34    377s]         eGRPC Fixing DRVs...
[01/07 12:12:34    377s]           Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[01/07 12:12:34    377s]           CCOpt-eGRPC: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[01/07 12:12:34    377s]           
[01/07 12:12:34    377s]           PRO Statistics: Fix DRVs (cell sizing):
[01/07 12:12:34    377s]           =======================================
[01/07 12:12:34    377s]           
[01/07 12:12:34    377s]           Cell changes by Net Type:
[01/07 12:12:34    377s]           
[01/07 12:12:34    377s]           -------------------------------------------------------------------------------------------------
[01/07 12:12:34    377s]           Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[01/07 12:12:34    377s]           -------------------------------------------------------------------------------------------------
[01/07 12:12:34    377s]           top                0            0           0            0                    0                0
[01/07 12:12:34    377s]           trunk              0            0           0            0                    0                0
[01/07 12:12:34    377s]           leaf               0            0           0            0                    0                0
[01/07 12:12:34    377s]           -------------------------------------------------------------------------------------------------
[01/07 12:12:34    377s]           Total              0            0           0            0                    0                0
[01/07 12:12:34    377s]           -------------------------------------------------------------------------------------------------
[01/07 12:12:34    377s]           
[01/07 12:12:34    377s]           Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
[01/07 12:12:34    377s]           Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[01/07 12:12:34    377s]           
[01/07 12:12:34    377s]           Clock DAG stats after 'eGRPC Fixing DRVs':
[01/07 12:12:34    377s]             cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[01/07 12:12:34    377s]             cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[01/07 12:12:34    377s]             cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[01/07 12:12:34    377s]             sink capacitance : count=4, total=0.009pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.003pF
[01/07 12:12:34    377s]             wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.005pF, total=0.005pF
[01/07 12:12:34    377s]             wire lengths     : top=0.000um, trunk=0.000um, leaf=24.200um, total=24.200um
[01/07 12:12:34    377s]             hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/07 12:12:34    377s]           Clock DAG net violations after 'eGRPC Fixing DRVs': none
[01/07 12:12:34    377s]           Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
[01/07 12:12:34    377s]             Leaf : target=0.290ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.174ns, 0 <= 0.232ns, 0 <= 0.261ns, 0 <= 0.276ns, 0 <= 0.290ns}
[01/07 12:12:34    377s]           Primary reporting skew groups after 'eGRPC Fixing DRVs':
[01/07 12:12:34    377s]             skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.119], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[01/07 12:12:34    377s]                 min path sink: count_reg[0]/CK
[01/07 12:12:34    377s]                 max path sink: count_reg[0]/CK
[01/07 12:12:34    377s]           Skew group summary after 'eGRPC Fixing DRVs':
[01/07 12:12:34    377s]             skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.119], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[01/07 12:12:34    377s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/07 12:12:34    377s]         eGRPC Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 12:12:34    377s]         
[01/07 12:12:34    377s]         Slew Diagnostics: After DRV fixing
[01/07 12:12:34    377s]         ==================================
[01/07 12:12:34    377s]         
[01/07 12:12:34    377s]         Global Causes:
[01/07 12:12:34    377s]         
[01/07 12:12:34    377s]         -------------------------------------
[01/07 12:12:34    377s]         Cause
[01/07 12:12:34    377s]         -------------------------------------
[01/07 12:12:34    377s]         DRV fixing with buffering is disabled
[01/07 12:12:34    377s]         -------------------------------------
[01/07 12:12:34    377s]         
[01/07 12:12:34    377s]         Top 5 overslews:
[01/07 12:12:34    377s]         
[01/07 12:12:34    377s]         ---------------------------------
[01/07 12:12:34    377s]         Overslew    Causes    Driving Pin
[01/07 12:12:34    377s]         ---------------------------------
[01/07 12:12:34    377s]           (empty table)
[01/07 12:12:34    377s]         ---------------------------------
[01/07 12:12:34    377s]         
[01/07 12:12:34    377s]         Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[01/07 12:12:34    377s]         
[01/07 12:12:34    377s]         -------------------
[01/07 12:12:34    377s]         Cause    Occurences
[01/07 12:12:34    377s]         -------------------
[01/07 12:12:34    377s]           (empty table)
[01/07 12:12:34    377s]         -------------------
[01/07 12:12:34    377s]         
[01/07 12:12:34    377s]         Violation diagnostics counts from the 0 nodes that have violations:
[01/07 12:12:34    377s]         
[01/07 12:12:34    377s]         -------------------
[01/07 12:12:34    377s]         Cause    Occurences
[01/07 12:12:34    377s]         -------------------
[01/07 12:12:34    377s]           (empty table)
[01/07 12:12:34    377s]         -------------------
[01/07 12:12:34    377s]         
[01/07 12:12:34    377s]         Reconnecting optimized routes...
[01/07 12:12:34    377s]         Reset timing graph...
[01/07 12:12:34    377s] Ignoring AAE DB Resetting ...
[01/07 12:12:34    377s]         Reset timing graph done.
[01/07 12:12:34    377s]         Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 12:12:34    377s]         Violation analysis...
[01/07 12:12:34    377s]         Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 12:12:34    377s]         Clock instances to consider for cloning: 0
[01/07 12:12:34    377s]         Reset timing graph...
[01/07 12:12:34    377s] Ignoring AAE DB Resetting ...
[01/07 12:12:34    377s]         Reset timing graph done.
[01/07 12:12:34    377s]         Set dirty flag on 0 instances, 0 nets
[01/07 12:12:34    377s]         Clock DAG stats before routing clock trees:
[01/07 12:12:34    377s]           cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[01/07 12:12:34    377s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[01/07 12:12:34    377s]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[01/07 12:12:34    377s]           sink capacitance : count=4, total=0.009pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.003pF
[01/07 12:12:34    377s]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.005pF, total=0.005pF
[01/07 12:12:34    377s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=24.200um, total=24.200um
[01/07 12:12:34    377s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/07 12:12:34    377s]         Clock DAG net violations before routing clock trees: none
[01/07 12:12:34    377s]         Clock DAG primary half-corner transition distribution before routing clock trees:
[01/07 12:12:34    377s]           Leaf : target=0.290ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.174ns, 0 <= 0.232ns, 0 <= 0.261ns, 0 <= 0.276ns, 0 <= 0.290ns}
[01/07 12:12:34    377s]         Primary reporting skew groups before routing clock trees:
[01/07 12:12:34    377s]           skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.119], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[01/07 12:12:34    377s]               min path sink: count_reg[0]/CK
[01/07 12:12:34    377s]               max path sink: count_reg[0]/CK
[01/07 12:12:34    377s]         Skew group summary before routing clock trees:
[01/07 12:12:34    377s]           skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.119], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[01/07 12:12:34    377s]       eGRPC done.
[01/07 12:12:34    377s]     Calling post conditioning for eGRPC done.
[01/07 12:12:34    377s]   eGR Post Conditioning loop iteration 0 done.
[01/07 12:12:34    377s]   Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
[01/07 12:12:34    377s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1328.5M
[01/07 12:12:34    377s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.004, MEM:1328.5M
[01/07 12:12:34    377s]   Leaving CCOpt scope - ClockRefiner...
[01/07 12:12:34    377s]   Assigned high priority to 0 instances.
[01/07 12:12:34    377s]   Performing Single Pass Refine Place.
[01/07 12:12:34    377s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : full DRC checks enabled, Datapath : full DRC checks enabled
[01/07 12:12:34    377s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1328.5M
[01/07 12:12:34    377s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1328.5M
[01/07 12:12:34    377s] z: 2, totalTracks: 1
[01/07 12:12:34    377s] z: 4, totalTracks: 1
[01/07 12:12:34    377s] z: 6, totalTracks: 1
[01/07 12:12:34    377s] z: 8, totalTracks: 1
[01/07 12:12:34    377s] #spOpts: N=130 mergeVia=F 
[01/07 12:12:34    377s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1328.5M
[01/07 12:12:34    377s] OPERPROF:       Starting CMU at level 4, MEM:1328.5M
[01/07 12:12:34    377s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1328.5M
[01/07 12:12:34    377s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.030, REAL:0.028, MEM:1328.5M
[01/07 12:12:34    377s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1328.5MB).
[01/07 12:12:34    377s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.040, REAL:0.035, MEM:1328.5M
[01/07 12:12:34    377s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.040, REAL:0.035, MEM:1328.5M
[01/07 12:12:34    377s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.28450.4
[01/07 12:12:34    377s] OPERPROF: Starting RefinePlace at level 1, MEM:1328.5M
[01/07 12:12:34    377s] *** Starting refinePlace (0:06:18 mem=1328.5M) ***
[01/07 12:12:34    377s] Total net bbox length = 3.548e+02 (2.006e+02 1.542e+02) (ext = 7.760e+01)
[01/07 12:12:34    377s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[01/07 12:12:34    377s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1328.5M
[01/07 12:12:34    377s] Starting refinePlace ...
[01/07 12:12:34    377s] One DDP V2 for no tweak run.
[01/07 12:12:34    377s] ** Cut row section cpu time 0:00:00.0.
[01/07 12:12:34    377s]    Spread Effort: high, standalone mode, useDDP on.
[01/07 12:12:34    377s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1328.5MB) @(0:06:18 - 0:06:18).
[01/07 12:12:34    377s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[01/07 12:12:34    377s] wireLenOptFixPriorityInst 4 inst fixed
[01/07 12:12:34    377s] 
[01/07 12:12:34    377s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[01/07 12:12:34    377s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[01/07 12:12:34    377s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1328.5MB) @(0:06:18 - 0:06:18).
[01/07 12:12:34    377s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[01/07 12:12:34    377s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1328.5MB
[01/07 12:12:34    377s] Statistics of distance of Instance movement in refine placement:
[01/07 12:12:34    377s]   maximum (X+Y) =         0.00 um
[01/07 12:12:34    377s]   mean    (X+Y) =         0.00 um
[01/07 12:12:34    377s] Summary Report:
[01/07 12:12:34    377s] Instances move: 0 (out of 23 movable)
[01/07 12:12:34    377s] Instances flipped: 0
[01/07 12:12:34    377s] Mean displacement: 0.00 um
[01/07 12:12:34    377s] Max displacement: 0.00 um 
[01/07 12:12:34    377s] Total instances moved : 0
[01/07 12:12:34    377s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.010, REAL:0.008, MEM:1328.5M
[01/07 12:12:34    377s] Total net bbox length = 3.548e+02 (2.006e+02 1.542e+02) (ext = 7.760e+01)
[01/07 12:12:34    377s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1328.5MB
[01/07 12:12:34    377s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1328.5MB) @(0:06:18 - 0:06:18).
[01/07 12:12:34    377s] *** Finished refinePlace (0:06:18 mem=1328.5M) ***
[01/07 12:12:34    377s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.28450.4
[01/07 12:12:34    377s] OPERPROF: Finished RefinePlace at level 1, CPU:0.010, REAL:0.014, MEM:1328.5M
[01/07 12:12:34    377s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1328.5M
[01/07 12:12:34    377s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.003, MEM:1328.5M
[01/07 12:12:34    377s]   ClockRefiner summary
[01/07 12:12:34    377s]   All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 4).
[01/07 12:12:34    377s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 0).
[01/07 12:12:34    377s]   Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 4).
[01/07 12:12:34    377s]   Revert refine place priority changes on 0 instances.
[01/07 12:12:34    377s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/07 12:12:34    377s]   CCOpt::Phase::eGRPC done. (took cpu=0:00:00.4 real=0:00:00.4)
[01/07 12:12:34    377s]   CCOpt::Phase::Routing...
[01/07 12:12:34    377s]   Clock implementation routing...
[01/07 12:12:34    377s]     Leaving CCOpt scope - Routing Tools...
[01/07 12:12:34    377s] Net route status summary:
[01/07 12:12:34    377s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[01/07 12:12:34    377s]   Non-clock:    28 (unrouted=2, trialRouted=26, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[01/07 12:12:34    377s]     Routing using eGR in eGR->NR Step...
[01/07 12:12:34    377s]       Early Global Route - eGR->NR step...
[01/07 12:12:34    377s] (ccopt eGR): There are 1 nets for routing of which 1 have one or more fixed wires.
[01/07 12:12:34    377s] (ccopt eGR): Start to route 1 all nets
[01/07 12:12:34    377s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1328.48 MB )
[01/07 12:12:34    377s] (I)       Started Import and model ( Curr Mem: 1328.48 MB )
[01/07 12:12:34    377s] (I)       Started Create place DB ( Curr Mem: 1328.48 MB )
[01/07 12:12:34    377s] (I)       Started Import place data ( Curr Mem: 1328.48 MB )
[01/07 12:12:34    377s] (I)       Started Read instances and placement ( Curr Mem: 1328.48 MB )
[01/07 12:12:34    377s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1328.48 MB )
[01/07 12:12:34    377s] (I)       Started Read nets ( Curr Mem: 1328.48 MB )
[01/07 12:12:34    377s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1328.48 MB )
[01/07 12:12:34    377s] (I)       Finished Import place data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1328.48 MB )
[01/07 12:12:34    377s] (I)       Finished Create place DB ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1328.48 MB )
[01/07 12:12:34    377s] (I)       Started Create route DB ( Curr Mem: 1328.48 MB )
[01/07 12:12:34    377s] (I)       == Non-default Options ==
[01/07 12:12:34    377s] (I)       Clean congestion better                            : true
[01/07 12:12:34    377s] (I)       Estimate vias on DPT layer                         : true
[01/07 12:12:34    377s] (I)       Clean congestion layer assignment rounds           : 3
[01/07 12:12:34    377s] (I)       Layer constraints as soft constraints              : true
[01/07 12:12:34    377s] (I)       Soft top layer                                     : true
[01/07 12:12:34    377s] (I)       Skip prospective layer relax nets                  : true
[01/07 12:12:34    377s] (I)       Better NDR handling                                : true
[01/07 12:12:34    377s] (I)       Improved NDR modeling in LA                        : true
[01/07 12:12:34    377s] (I)       Routing cost fix for NDR handling                  : true
[01/07 12:12:34    377s] (I)       Update initial WL after Phase 1a                   : true
[01/07 12:12:34    377s] (I)       Block tracks for preroutes                         : true
[01/07 12:12:34    377s] (I)       Assign IRoute by net group key                     : true
[01/07 12:12:34    377s] (I)       Block unroutable channels                          : true
[01/07 12:12:34    377s] (I)       Block unroutable channel fix                       : true
[01/07 12:12:34    377s] (I)       Block unroutable channels 3D                       : true
[01/07 12:12:34    377s] (I)       Bound layer relaxed segment wl                     : true
[01/07 12:12:34    377s] (I)       Bound layer relaxed segment wl fix                 : true
[01/07 12:12:34    377s] (I)       Blocked pin reach length threshold                 : 2
[01/07 12:12:34    377s] (I)       Check blockage within NDR space in TA              : true
[01/07 12:12:34    377s] (I)       Handle EOL spacing                                 : true
[01/07 12:12:34    377s] (I)       Merge PG vias by gap                               : true
[01/07 12:12:34    377s] (I)       Maximum routing layer                              : 8
[01/07 12:12:34    377s] (I)       Route selected nets only                           : true
[01/07 12:12:34    377s] (I)       Refine MST                                         : true
[01/07 12:12:34    377s] (I)       Honor PRL                                          : true
[01/07 12:12:34    377s] (I)       Strong congestion aware                            : true
[01/07 12:12:34    377s] (I)       Improved initial location for IRoutes              : true
[01/07 12:12:34    377s] (I)       Multi panel TA                                     : true
[01/07 12:12:34    377s] (I)       Penalize wire overlap                              : true
[01/07 12:12:34    377s] (I)       Expand small instance blockage                     : true
[01/07 12:12:34    377s] (I)       Reduce via in TA                                   : true
[01/07 12:12:34    377s] (I)       SS-aware routing                                   : true
[01/07 12:12:34    377s] (I)       Improve tree edge sharing                          : true
[01/07 12:12:34    377s] (I)       Improve 2D via estimation                          : true
[01/07 12:12:34    377s] (I)       Refine Steiner tree                                : true
[01/07 12:12:34    377s] (I)       Build spine tree                                   : true
[01/07 12:12:34    377s] (I)       Model pass through capacity                        : true
[01/07 12:12:34    377s] (I)       Extend blockages by a half GCell                   : true
[01/07 12:12:34    377s] (I)       Consider pin shapes                                : true
[01/07 12:12:34    377s] (I)       Consider pin shapes for all nodes                  : true
[01/07 12:12:34    377s] (I)       Consider NR APA                                    : true
[01/07 12:12:34    377s] (I)       Consider IO pin shape                              : true
[01/07 12:12:34    377s] (I)       Fix pin connection bug                             : true
[01/07 12:12:34    377s] (I)       Consider layer RC for local wires                  : true
[01/07 12:12:34    377s] (I)       LA-aware pin escape length                         : 2
[01/07 12:12:34    377s] (I)       Split for must join                                : true
[01/07 12:12:34    377s] (I)       Route guide main branches file                     : /tmp/innovus_temp_28450_fatima.novalocal_ist1112497_bZ4WMJ/.rgfWj3jyD.trunk.1
[01/07 12:12:34    377s] (I)       Route guide min downstream WL type                 : subtree
[01/07 12:12:34    377s] (I)       Number of threads                                  : 1
[01/07 12:12:34    377s] (I)       Routing effort level                               : 10000
[01/07 12:12:34    377s] (I)       Special modeling for N7                            : 0
[01/07 12:12:34    377s] (I)       Special modeling for N6                            : 0
[01/07 12:12:34    377s] (I)       Special modeling for N3                            : 0
[01/07 12:12:34    377s] (I)       Special modeling for N5 v6                         : 0
[01/07 12:12:34    377s] (I)       Special modeling for N5PPv2                        : 0
[01/07 12:12:34    377s] (I)       Special settings for S3                            : 0
[01/07 12:12:34    377s] (I)       Special settings for S4                            : 0
[01/07 12:12:34    377s] (I)       Special settings for S5 v2                         : 0
[01/07 12:12:34    377s] (I)       Special settings for S7                            : 0
[01/07 12:12:34    377s] (I)       Special settings for S8                            : 0
[01/07 12:12:34    377s] (I)       Prefer layer length threshold                      : 8
[01/07 12:12:34    377s] (I)       Overflow penalty cost                              : 10
[01/07 12:12:34    377s] (I)       A-star cost                                        : 0.300000
[01/07 12:12:34    377s] (I)       Misalignment cost                                  : 10.000000
[01/07 12:12:34    377s] (I)       Threshold for short IRoute                         : 6
[01/07 12:12:34    377s] (I)       Via cost during post routing                       : 1.000000
[01/07 12:12:34    377s] (I)       Layer congestion ratios                            : { { 1.0 } }
[01/07 12:12:34    377s] (I)       Source-to-sink ratio                               : 0.300000
[01/07 12:12:34    377s] (I)       Scenic ratio bound                                 : 3.000000
[01/07 12:12:34    377s] (I)       Segment layer relax scenic ratio                   : 1.250000
[01/07 12:12:34    377s] (I)       Source-sink aware LA ratio                         : 0.500000
[01/07 12:12:34    377s] (I)       PG-aware similar topology routing                  : true
[01/07 12:12:34    377s] (I)       Maze routing via cost fix                          : true
[01/07 12:12:34    377s] (I)       Apply PRL on PG terms                              : true
[01/07 12:12:34    377s] (I)       Apply PRL on obs objects                           : true
[01/07 12:12:34    377s] (I)       Handle range-type spacing rules                    : true
[01/07 12:12:34    377s] (I)       PG gap threshold multiplier                        : 10.000000
[01/07 12:12:34    377s] (I)       Parallel spacing query fix                         : true
[01/07 12:12:34    377s] (I)       Force source to root IR                            : true
[01/07 12:12:34    377s] (I)       Layer Weights                                      : L2:4 L3:2.5
[01/07 12:12:34    377s] (I)       Do not relax to DPT layer                          : true
[01/07 12:12:34    377s] (I)       No DPT in post routing                             : true
[01/07 12:12:34    377s] (I)       Modeling PG via merging fix                        : true
[01/07 12:12:34    377s] (I)       Shield aware TA                                    : true
[01/07 12:12:34    377s] (I)       Strong shield aware TA                             : true
[01/07 12:12:34    377s] (I)       Overflow calculation fix in LA                     : true
[01/07 12:12:34    377s] (I)       Post routing fix                                   : true
[01/07 12:12:34    377s] (I)       Strong post routing                                : true
[01/07 12:12:34    377s] (I)       NDR via pillar fix                                 : true
[01/07 12:12:34    377s] (I)       Violation on path threshold                        : 1
[01/07 12:12:34    377s] (I)       Pass through capacity modeling                     : true
[01/07 12:12:34    377s] (I)       Select the non-relaxed segments in post routing stage : true
[01/07 12:12:34    377s] (I)       Method to set GCell size                           : row
[01/07 12:12:34    377s] (I)       Avoid high resistance layers                       : true
[01/07 12:12:34    377s] (I)       Counted 119 PG shapes. We will not process PG shapes layer by layer.
[01/07 12:12:34    377s] (I)       Started Import route data ( Curr Mem: 1328.48 MB )
[01/07 12:12:34    377s] (I)       Use row-based GCell size
[01/07 12:12:34    377s] (I)       Use row-based GCell align
[01/07 12:12:34    377s] (I)       GCell unit size   : 3200
[01/07 12:12:34    377s] (I)       GCell multiplier  : 1
[01/07 12:12:34    377s] (I)       GCell row height  : 3200
[01/07 12:12:34    377s] (I)       Actual row height : 3200
[01/07 12:12:34    377s] (I)       GCell align ref   : 3600 3600
[01/07 12:12:34    377s] [NR-eGR] Track table information for default rule: 
[01/07 12:12:34    377s] [NR-eGR] metal1 has no routable track
[01/07 12:12:34    377s] [NR-eGR] metal2 has single uniform track structure
[01/07 12:12:34    377s] [NR-eGR] metal3 has single uniform track structure
[01/07 12:12:34    377s] [NR-eGR] metal4 has single uniform track structure
[01/07 12:12:34    377s] [NR-eGR] metal5 has single uniform track structure
[01/07 12:12:34    377s] [NR-eGR] metal6 has single uniform track structure
[01/07 12:12:34    377s] [NR-eGR] metal7 has single uniform track structure
[01/07 12:12:34    377s] [NR-eGR] metal8 has single uniform track structure
[01/07 12:12:34    377s] (I)       ===========================================================================
[01/07 12:12:34    377s] (I)       == Report All Rule Vias ==
[01/07 12:12:34    377s] (I)       ===========================================================================
[01/07 12:12:34    377s] (I)        Via Rule : (Default)
[01/07 12:12:34    377s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[01/07 12:12:34    377s] (I)       ---------------------------------------------------------------------------
[01/07 12:12:34    377s] (I)        1    4 : VIA12_VV                   74 : VIA12_HH_2cut_alt_S      
[01/07 12:12:34    377s] (I)        2    7 : VIA23_VH                   45 : VIA23_DC_TOP             
[01/07 12:12:34    377s] (I)        3   11 : VIA34_VH                   48 : VIA34_DC_LEFT            
[01/07 12:12:34    377s] (I)        4   15 : VIA45_VH                   53 : VIA45_DC_TOP             
[01/07 12:12:34    377s] (I)        5   19 : VIA56_VH                   57 : VIA56_DC_TOP             
[01/07 12:12:34    377s] (I)        6   21 : VIA67_Def                  62 : VIA67_DC_DOWN            
[01/07 12:12:34    377s] (I)        7   22 : VIA78_Def                  65 : VIA78_DC_TOP             
[01/07 12:12:34    377s] (I)       ===========================================================================
[01/07 12:12:34    377s] (I)       Started Read blockages ( Layer 2-8 ) ( Curr Mem: 1328.48 MB )
[01/07 12:12:34    377s] (I)       Started Read routing blockages ( Curr Mem: 1328.48 MB )
[01/07 12:12:34    377s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1328.48 MB )
[01/07 12:12:34    377s] (I)       Started Read instance blockages ( Curr Mem: 1328.48 MB )
[01/07 12:12:34    377s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1328.48 MB )
[01/07 12:12:34    377s] (I)       Started Read PG blockages ( Curr Mem: 1328.48 MB )
[01/07 12:12:34    377s] [NR-eGR] Read 6 PG shapes
[01/07 12:12:34    377s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1328.48 MB )
[01/07 12:12:34    377s] (I)       Started Read boundary cut boxes ( Curr Mem: 1328.48 MB )
[01/07 12:12:34    377s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1328.48 MB )
[01/07 12:12:34    377s] [NR-eGR] #Routing Blockages  : 0
[01/07 12:12:34    377s] [NR-eGR] #Instance Blockages : 0
[01/07 12:12:34    377s] [NR-eGR] #PG Blockages       : 6
[01/07 12:12:34    377s] [NR-eGR] #Halo Blockages     : 0
[01/07 12:12:34    377s] [NR-eGR] #Boundary Blockages : 0
[01/07 12:12:34    377s] (I)       Finished Read blockages ( Layer 2-8 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1328.48 MB )
[01/07 12:12:34    377s] (I)       Started Read blackboxes ( Curr Mem: 1328.48 MB )
[01/07 12:12:34    377s] (I)       Design has 0 blackboxes considered as all layer blockages.
[01/07 12:12:34    377s] (I)       Finished Read blackboxes ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1328.48 MB )
[01/07 12:12:34    377s] (I)       Started Read prerouted ( Curr Mem: 1328.48 MB )
[01/07 12:12:34    377s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[01/07 12:12:34    377s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1328.48 MB )
[01/07 12:12:34    377s] (I)       Started Read unlegalized nets ( Curr Mem: 1328.48 MB )
[01/07 12:12:34    377s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1328.48 MB )
[01/07 12:12:34    377s] (I)       Started Read nets ( Curr Mem: 1328.48 MB )
[01/07 12:12:34    377s] [NR-eGR] Read numTotalNets=27  numIgnoredNets=26
[01/07 12:12:34    377s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1328.48 MB )
[01/07 12:12:34    377s] [NR-eGR] Connected 0 must-join pins/ports
[01/07 12:12:34    377s] (I)       Started Set up via pillars ( Curr Mem: 1328.48 MB )
[01/07 12:12:34    377s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1328.48 MB )
[01/07 12:12:34    377s] (I)       early_global_route_priority property id does not exist.
[01/07 12:12:34    377s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1328.48 MB )
[01/07 12:12:34    377s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1328.48 MB )
[01/07 12:12:34    377s] (I)       Model blockages into capacity
[01/07 12:12:34    377s] (I)       Read Num Blocks=74  Num Prerouted Wires=0  Num CS=0
[01/07 12:12:34    377s] (I)       Started Initialize 3D capacity ( Curr Mem: 1328.48 MB )
[01/07 12:12:34    377s] (I)       Layer 1 (V) : #blockages 25 : #preroutes 0
[01/07 12:12:34    377s] (I)       Layer 2 (H) : #blockages 11 : #preroutes 0
[01/07 12:12:34    377s] (I)       Layer 3 (V) : #blockages 7 : #preroutes 0
[01/07 12:12:34    377s] (I)       Layer 4 (H) : #blockages 11 : #preroutes 0
[01/07 12:12:34    377s] (I)       Layer 5 (V) : #blockages 7 : #preroutes 0
[01/07 12:12:34    377s] (I)       Layer 6 (H) : #blockages 13 : #preroutes 0
[01/07 12:12:34    377s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[01/07 12:12:34    377s] (I)       Finished Initialize 3D capacity ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1328.48 MB )
[01/07 12:12:34    377s] (I)       -- layer congestion ratio --
[01/07 12:12:34    377s] (I)       Layer 1 : 0.100000
[01/07 12:12:34    377s] (I)       Layer 2 : 0.700000
[01/07 12:12:34    377s] (I)       Layer 3 : 0.700000
[01/07 12:12:34    377s] (I)       Layer 4 : 1.000000
[01/07 12:12:34    377s] (I)       Layer 5 : 1.000000
[01/07 12:12:34    377s] (I)       Layer 6 : 1.000000
[01/07 12:12:34    377s] (I)       Layer 7 : 1.000000
[01/07 12:12:34    377s] (I)       Layer 8 : 1.000000
[01/07 12:12:34    377s] (I)       ----------------------------
[01/07 12:12:34    377s] (I)       Started Move terms for access ( Curr Mem: 1328.48 MB )
[01/07 12:12:34    377s] (I)       Moved 0 terms for better access 
[01/07 12:12:34    377s] (I)       Finished Move terms for access ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1328.48 MB )
[01/07 12:12:34    377s] (I)       Number of ignored nets                =      0
[01/07 12:12:34    377s] (I)       Number of connected nets              =      0
[01/07 12:12:34    377s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[01/07 12:12:34    377s] (I)       Number of clock nets                  =      1.  Ignored: No
[01/07 12:12:34    377s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[01/07 12:12:34    377s] (I)       Number of special nets                =      0.  Ignored: Yes
[01/07 12:12:34    377s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[01/07 12:12:34    377s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[01/07 12:12:34    377s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[01/07 12:12:34    377s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[01/07 12:12:34    377s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/07 12:12:34    377s] (I)       Finished Import route data ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1328.48 MB )
[01/07 12:12:34    377s] (I)       Finished Create route DB ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1328.48 MB )
[01/07 12:12:34    377s] (I)       Started Read aux data ( Curr Mem: 1328.48 MB )
[01/07 12:12:34    377s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1328.48 MB )
[01/07 12:12:34    377s] (I)       Started Others data preparation ( Curr Mem: 1328.48 MB )
[01/07 12:12:34    377s] [NR-eGR] There are 1 clock nets ( 1 with NDR ).
[01/07 12:12:34    377s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1328.48 MB )
[01/07 12:12:34    377s] (I)       Started Create route kernel ( Curr Mem: 1328.48 MB )
[01/07 12:12:34    377s] (I)       Ndr track 0 does not exist
[01/07 12:12:34    377s] (I)       Ndr track 0 does not exist
[01/07 12:12:34    377s] (I)       ---------------------Grid Graph Info--------------------
[01/07 12:12:34    377s] (I)       Routing area        : (0, 0) - (29200, 26400)
[01/07 12:12:34    377s] (I)       Core area           : (3600, 3600) - (25600, 22800)
[01/07 12:12:34    377s] (I)       Site width          :   400  (dbu)
[01/07 12:12:34    377s] (I)       Row height          :  3200  (dbu)
[01/07 12:12:34    377s] (I)       GCell row height    :  3200  (dbu)
[01/07 12:12:34    377s] (I)       GCell width         :  3200  (dbu)
[01/07 12:12:34    377s] (I)       GCell height        :  3200  (dbu)
[01/07 12:12:34    377s] (I)       Grid                :     9     9     8
[01/07 12:12:34    377s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[01/07 12:12:34    377s] (I)       Vertical capacity   :     0  3200     0  3200     0  3200     0  3200
[01/07 12:12:34    377s] (I)       Horizontal capacity :     0     0  3200     0  3200     0  3200     0
[01/07 12:12:34    377s] (I)       Default wire width  :   160   200   200   200   200   200   400   400
[01/07 12:12:34    377s] (I)       Default wire space  :   160   200   200   200   200   200   400   400
[01/07 12:12:34    377s] (I)       Default wire pitch  :   320   400   400   400   400   400   800   800
[01/07 12:12:34    377s] (I)       Default pitch size  :   320   400   400   400   400   400   800   800
[01/07 12:12:34    377s] (I)       First track coord   :     0   200   200   200   200   200   800   800
[01/07 12:12:34    377s] (I)       Num tracks per GCell: 10.00  8.00  8.00  8.00  8.00  8.00  4.00  4.00
[01/07 12:12:34    377s] (I)       Total num of tracks :     0    73    66    73    66    73    32    36
[01/07 12:12:34    377s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[01/07 12:12:34    377s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[01/07 12:12:34    377s] (I)       --------------------------------------------------------
[01/07 12:12:34    377s] 
[01/07 12:12:34    377s] [NR-eGR] ============ Routing rule table ============
[01/07 12:12:34    377s] [NR-eGR] Rule id: 0  Nets: 1 
[01/07 12:12:34    377s] (I)       ID:0  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[01/07 12:12:34    377s] (I)       Pitch:  L1=640  L2=800  L3=800  L4=800  L5=800  L6=800  L7=1600  L8=1600
[01/07 12:12:34    377s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2
[01/07 12:12:34    377s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[01/07 12:12:34    377s] [NR-eGR] Rule id: 1  Nets: 0 
[01/07 12:12:34    377s] (I)       ID:1  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[01/07 12:12:34    377s] (I)       Pitch:  L1=320  L2=400  L3=400  L4=400  L5=400  L6=400  L7=800  L8=800
[01/07 12:12:34    377s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[01/07 12:12:34    377s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[01/07 12:12:34    377s] [NR-eGR] ========================================
[01/07 12:12:34    377s] [NR-eGR] 
[01/07 12:12:34    377s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[01/07 12:12:34    377s] (I)       blocked tracks on layer2 : = 136 / 657 (20.70%)
[01/07 12:12:34    377s] (I)       blocked tracks on layer3 : = 36 / 594 (6.06%)
[01/07 12:12:34    377s] (I)       blocked tracks on layer4 : = 56 / 657 (8.52%)
[01/07 12:12:34    377s] (I)       blocked tracks on layer5 : = 36 / 594 (6.06%)
[01/07 12:12:34    377s] (I)       blocked tracks on layer6 : = 56 / 657 (8.52%)
[01/07 12:12:34    377s] (I)       blocked tracks on layer7 : = 62 / 288 (21.53%)
[01/07 12:12:34    377s] (I)       blocked tracks on layer8 : = 0 / 324 (0.00%)
[01/07 12:12:34    377s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1328.48 MB )
[01/07 12:12:34    377s] (I)       Finished Import and model ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1328.48 MB )
[01/07 12:12:34    377s] (I)       Reset routing kernel
[01/07 12:12:34    377s] (I)       Started Global Routing ( Curr Mem: 1328.48 MB )
[01/07 12:12:34    377s] (I)       Started Initialization ( Curr Mem: 1328.48 MB )
[01/07 12:12:34    377s] (I)       totalPins=5  totalGlobalPin=5 (100.00%)
[01/07 12:12:34    377s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1328.48 MB )
[01/07 12:12:34    377s] (I)       Started Net group 1 ( Curr Mem: 1328.48 MB )
[01/07 12:12:34    377s] (I)       Started Generate topology ( Curr Mem: 1328.48 MB )
[01/07 12:12:34    377s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1328.48 MB )
[01/07 12:12:34    377s] (I)       total 2D Cap : 1189 = (572 H, 617 V)
[01/07 12:12:34    377s] [NR-eGR] Layer group 1: route 1 net(s) in layer range [3, 4]
[01/07 12:12:34    377s] (I)       
[01/07 12:12:34    377s] (I)       ============  Phase 1a Route ============
[01/07 12:12:34    377s] (I)       Started Phase 1a ( Curr Mem: 1328.48 MB )
[01/07 12:12:34    377s] (I)       Started Pattern routing ( Curr Mem: 1328.48 MB )
[01/07 12:12:34    377s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1328.48 MB )
[01/07 12:12:34    377s] (I)       Usage: 8 = (4 H, 4 V) = (0.70% H, 0.65% V) = (1.280e+01um H, 1.280e+01um V)
[01/07 12:12:34    377s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1328.48 MB )
[01/07 12:12:34    377s] (I)       
[01/07 12:12:34    377s] (I)       ============  Phase 1b Route ============
[01/07 12:12:34    377s] (I)       Started Phase 1b ( Curr Mem: 1328.48 MB )
[01/07 12:12:34    377s] (I)       Usage: 8 = (4 H, 4 V) = (0.70% H, 0.65% V) = (1.280e+01um H, 1.280e+01um V)
[01/07 12:12:34    377s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.560000e+01um
[01/07 12:12:34    377s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1328.48 MB )
[01/07 12:12:34    377s] (I)       
[01/07 12:12:34    377s] (I)       ============  Phase 1c Route ============
[01/07 12:12:34    377s] (I)       Started Phase 1c ( Curr Mem: 1328.48 MB )
[01/07 12:12:34    377s] (I)       Usage: 8 = (4 H, 4 V) = (0.70% H, 0.65% V) = (1.280e+01um H, 1.280e+01um V)
[01/07 12:12:34    377s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1328.48 MB )
[01/07 12:12:34    377s] (I)       
[01/07 12:12:34    377s] (I)       ============  Phase 1d Route ============
[01/07 12:12:34    377s] (I)       Started Phase 1d ( Curr Mem: 1328.48 MB )
[01/07 12:12:34    377s] (I)       Usage: 8 = (4 H, 4 V) = (0.70% H, 0.65% V) = (1.280e+01um H, 1.280e+01um V)
[01/07 12:12:34    377s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1328.48 MB )
[01/07 12:12:34    377s] (I)       
[01/07 12:12:34    377s] (I)       ============  Phase 1e Route ============
[01/07 12:12:34    377s] (I)       Started Phase 1e ( Curr Mem: 1328.48 MB )
[01/07 12:12:34    377s] (I)       Started Route legalization ( Curr Mem: 1328.48 MB )
[01/07 12:12:34    377s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1328.48 MB )
[01/07 12:12:34    377s] (I)       Usage: 8 = (4 H, 4 V) = (0.70% H, 0.65% V) = (1.280e+01um H, 1.280e+01um V)
[01/07 12:12:34    377s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.560000e+01um
[01/07 12:12:34    377s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1328.48 MB )
[01/07 12:12:34    377s] (I)       
[01/07 12:12:34    377s] (I)       ============  Phase 1f Route ============
[01/07 12:12:34    377s] (I)       Started Phase 1f ( Curr Mem: 1328.48 MB )
[01/07 12:12:34    377s] (I)       Usage: 8 = (4 H, 4 V) = (0.70% H, 0.65% V) = (1.280e+01um H, 1.280e+01um V)
[01/07 12:12:34    377s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1328.48 MB )
[01/07 12:12:34    377s] (I)       
[01/07 12:12:34    377s] (I)       ============  Phase 1g Route ============
[01/07 12:12:34    377s] (I)       Started Phase 1g ( Curr Mem: 1328.48 MB )
[01/07 12:12:34    377s] (I)       Started Post Routing ( Curr Mem: 1328.48 MB )
[01/07 12:12:34    377s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1328.48 MB )
[01/07 12:12:34    377s] (I)       Usage: 7 = (3 H, 4 V) = (0.52% H, 0.65% V) = (9.600e+00um H, 1.280e+01um V)
[01/07 12:12:34    377s] (I)       Finished Phase 1g ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1328.48 MB )
[01/07 12:12:34    377s] (I)       numNets=1  numFullyRipUpNets=0  numPartialRipUpNets=0 routedWL=7
[01/07 12:12:34    377s] (I)       
[01/07 12:12:34    377s] (I)       ============  Phase 1h Route ============
[01/07 12:12:34    377s] (I)       Started Phase 1h ( Curr Mem: 1328.48 MB )
[01/07 12:12:34    377s] (I)       Started Post Routing ( Curr Mem: 1328.48 MB )
[01/07 12:12:34    377s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1328.48 MB )
[01/07 12:12:34    377s] (I)       Usage: 7 = (3 H, 4 V) = (0.52% H, 0.65% V) = (9.600e+00um H, 1.280e+01um V)
[01/07 12:12:34    377s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1328.48 MB )
[01/07 12:12:34    377s] (I)       Started Layer assignment (1T) ( Curr Mem: 1328.48 MB )
[01/07 12:12:34    377s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1328.48 MB )
[01/07 12:12:34    377s] (I)       Finished Layer assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1328.48 MB )
[01/07 12:12:34    377s] (I)       Finished Net group 1 ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1328.48 MB )
[01/07 12:12:34    377s] (I)       
[01/07 12:12:34    377s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[01/07 12:12:34    377s] [NR-eGR]                        OverCon            
[01/07 12:12:34    377s] [NR-eGR]                         #Gcell     %Gcell
[01/07 12:12:34    377s] [NR-eGR]       Layer                (0)    OverCon 
[01/07 12:12:34    377s] [NR-eGR] ----------------------------------------------
[01/07 12:12:34    377s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[01/07 12:12:34    377s] [NR-eGR]  metal2  (2)         0( 0.00%)   ( 0.00%) 
[01/07 12:12:34    377s] [NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[01/07 12:12:34    377s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[01/07 12:12:34    377s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[01/07 12:12:34    377s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[01/07 12:12:34    377s] [NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[01/07 12:12:34    377s] [NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[01/07 12:12:34    377s] [NR-eGR] ----------------------------------------------
[01/07 12:12:34    377s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[01/07 12:12:34    377s] [NR-eGR] 
[01/07 12:12:34    377s] (I)       Finished Global Routing ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1328.48 MB )
[01/07 12:12:34    377s] (I)       Started Export 3D cong map ( Curr Mem: 1328.48 MB )
[01/07 12:12:34    377s] (I)       total 2D Cap : 3525 = (1402 H, 2123 V)
[01/07 12:12:34    377s] (I)       Started Export 2D cong map ( Curr Mem: 1328.48 MB )
[01/07 12:12:34    377s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[01/07 12:12:34    377s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[01/07 12:12:34    377s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1328.48 MB )
[01/07 12:12:34    377s] (I)       Finished Export 3D cong map ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1328.48 MB )
[01/07 12:12:34    377s] (I)       Started Free existing wires ( Curr Mem: 1328.48 MB )
[01/07 12:12:34    377s] (I)       Finished Free existing wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1328.48 MB )
[01/07 12:12:34    377s] (I)       ============= Track Assignment ============
[01/07 12:12:34    377s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1328.48 MB )
[01/07 12:12:34    377s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1328.48 MB )
[01/07 12:12:34    377s] (I)       Started Track Assignment ( Curr Mem: 1328.48 MB )
[01/07 12:12:34    377s] (I)       Initialize Track Assignment ( max pin layer : 9 )
[01/07 12:12:34    377s] (I)       Current Track Assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1328.48 MB )
[01/07 12:12:34    377s] (I)       Run single-thread track assignment
[01/07 12:12:34    377s] (I)       Finished Track Assignment ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1328.48 MB )
[01/07 12:12:34    377s] (I)       Started Export ( Curr Mem: 1328.48 MB )
[01/07 12:12:34    377s] [NR-eGR] Started Export DB wires ( Curr Mem: 1328.48 MB )
[01/07 12:12:34    377s] [NR-eGR] Started Export route guide file ( Curr Mem: 1328.48 MB )
[01/07 12:12:34    377s] [NR-eGR] Finished Export route guide file ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1328.48 MB )
[01/07 12:12:34    377s] [NR-eGR] Started Export all nets ( Curr Mem: 1328.48 MB )
[01/07 12:12:34    377s] [NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1328.48 MB )
[01/07 12:12:34    377s] [NR-eGR] Started Set wire vias ( Curr Mem: 1328.48 MB )
[01/07 12:12:34    377s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1328.48 MB )
[01/07 12:12:34    377s] [NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1328.48 MB )
[01/07 12:12:34    377s] [NR-eGR] --------------------------------------------------------------------------
[01/07 12:12:34    377s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 84
[01/07 12:12:34    377s] [NR-eGR] metal2  (2V) length: 1.790000e+02um, number of vias: 129
[01/07 12:12:34    377s] [NR-eGR] metal3  (3H) length: 2.214000e+02um, number of vias: 4
[01/07 12:12:34    377s] [NR-eGR] metal4  (4V) length: 1.240000e+01um, number of vias: 0
[01/07 12:12:34    377s] [NR-eGR] metal5  (5H) length: 0.000000e+00um, number of vias: 0
[01/07 12:12:34    377s] [NR-eGR] metal6  (6V) length: 0.000000e+00um, number of vias: 0
[01/07 12:12:34    377s] [NR-eGR] metal7  (7H) length: 0.000000e+00um, number of vias: 0
[01/07 12:12:34    377s] [NR-eGR] metal8  (8V) length: 0.000000e+00um, number of vias: 0
[01/07 12:12:34    377s] [NR-eGR] Total length: 4.128000e+02um, number of vias: 217
[01/07 12:12:34    377s] [NR-eGR] --------------------------------------------------------------------------
[01/07 12:12:34    377s] [NR-eGR] Total eGR-routed clock nets wire length: 2.420000e+01um 
[01/07 12:12:34    377s] [NR-eGR] --------------------------------------------------------------------------
[01/07 12:12:34    377s] [NR-eGR] Report for selected net(s) only.
[01/07 12:12:34    377s] [NR-eGR] metal1  (1H) length: 0.000000e+00um, number of vias: 4
[01/07 12:12:34    377s] [NR-eGR] metal2  (2V) length: 1.460000e+01um, number of vias: 5
[01/07 12:12:34    377s] [NR-eGR] metal3  (3H) length: 9.600000e+00um, number of vias: 0
[01/07 12:12:34    377s] [NR-eGR] metal4  (4V) length: 0.000000e+00um, number of vias: 0
[01/07 12:12:34    377s] [NR-eGR] metal5  (5H) length: 0.000000e+00um, number of vias: 0
[01/07 12:12:34    377s] [NR-eGR] metal6  (6V) length: 0.000000e+00um, number of vias: 0
[01/07 12:12:34    377s] [NR-eGR] metal7  (7H) length: 0.000000e+00um, number of vias: 0
[01/07 12:12:34    377s] [NR-eGR] metal8  (8V) length: 0.000000e+00um, number of vias: 0
[01/07 12:12:34    377s] [NR-eGR] Total length: 2.420000e+01um, number of vias: 9
[01/07 12:12:34    377s] [NR-eGR] --------------------------------------------------------------------------
[01/07 12:12:34    377s] [NR-eGR] Total routed clock nets wire length: 2.420000e+01um, number of vias: 9
[01/07 12:12:34    377s] [NR-eGR] --------------------------------------------------------------------------
[01/07 12:12:34    377s] (I)       Started Update net boxes ( Curr Mem: 1328.48 MB )
[01/07 12:12:34    377s] (I)       Finished Update net boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1328.48 MB )
[01/07 12:12:34    377s] (I)       Started Update timing ( Curr Mem: 1328.48 MB )
[01/07 12:12:34    377s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1328.48 MB )
[01/07 12:12:34    377s] (I)       Finished Export ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1328.48 MB )
[01/07 12:12:34    377s] (I)       Started Postprocess design ( Curr Mem: 1328.48 MB )
[01/07 12:12:34    377s] (I)       Finished Postprocess design ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1290.48 MB )
[01/07 12:12:34    377s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1290.48 MB )
[01/07 12:12:34    377s] Generated NR early global route guides for clocks to: /tmp/innovus_temp_28450_fatima.novalocal_ist1112497_bZ4WMJ/.rgfWj3jyD
[01/07 12:12:34    377s]       Early Global Route - eGR->NR step done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/07 12:12:34    377s]     Routing using eGR in eGR->NR Step done.
[01/07 12:12:34    377s]     Routing using NR in eGR->NR Step...
[01/07 12:12:34    377s] 
[01/07 12:12:34    377s] CCOPT: Preparing to route 1 clock nets with NanoRoute.
[01/07 12:12:34    377s]   All net are default rule.
[01/07 12:12:34    377s]   Removed pre-existing routes for 1 nets.
[01/07 12:12:34    377s]   Preferred NanoRoute mode settings: Current
[01/07 12:12:34    377s] **WARN: (IMPTCM-77):	Option "-routeExpDeterministicMultiThread" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[01/07 12:12:34    377s] #WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
[01/07 12:12:34    377s] #WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
[01/07 12:12:34    377s]       Clock detailed routing...
[01/07 12:12:34    377s]         NanoRoute...
[01/07 12:12:34    377s] % Begin globalDetailRoute (date=01/07 12:12:34, mem=1071.6M)
[01/07 12:12:34    377s] 
[01/07 12:12:34    377s] globalDetailRoute
[01/07 12:12:34    377s] 
[01/07 12:12:34    377s] ### Time Record (globalDetailRoute) is installed.
[01/07 12:12:34    377s] #Start globalDetailRoute on Tue Jan  7 12:12:34 2025
[01/07 12:12:34    377s] #
[01/07 12:12:34    377s] ### Time Record (Pre Callback) is installed.
[01/07 12:12:34    377s] ### Time Record (Pre Callback) is uninstalled.
[01/07 12:12:34    377s] ### Time Record (DB Import) is installed.
[01/07 12:12:34    377s] ### Time Record (Timing Data Generation) is installed.
[01/07 12:12:34    377s] ### Time Record (Timing Data Generation) is uninstalled.
[01/07 12:12:34    377s] #WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
[01/07 12:12:34    377s] ### Net info: total nets: 29
[01/07 12:12:34    377s] ### Net info: dirty nets: 1
[01/07 12:12:34    377s] ### Net info: marked as disconnected nets: 0
[01/07 12:12:34    377s] #num needed restored net=0
[01/07 12:12:34    377s] #need_extraction net=0 (total=29)
[01/07 12:12:34    377s] ### Net info: fully routed nets: 0
[01/07 12:12:34    377s] ### Net info: trivial (< 2 pins) nets: 2
[01/07 12:12:34    377s] ### Net info: unrouted nets: 27
[01/07 12:12:34    377s] ### Net info: re-extraction nets: 0
[01/07 12:12:34    377s] ### Net info: selected nets: 1
[01/07 12:12:34    377s] ### Net info: ignored nets: 0
[01/07 12:12:34    377s] ### Net info: skip routing nets: 0
[01/07 12:12:34    377s] ### import design signature (8): route=164926794 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1624226364 dirty_area=956713024 del_dirty_area=0 cell=603947521 placement=674531397 pin_access=1 halo=0
[01/07 12:12:34    377s] ### Time Record (DB Import) is uninstalled.
[01/07 12:12:34    377s] #NanoRoute Version 20.11-s130_1 NR200802-2257/20_11-UB
[01/07 12:12:34    377s] #RTESIG:78da8d934b6bc33010847beeaf58941c52a863edfa255f4b7b29f441681be8c528b16c1c
[01/07 12:12:34    377s] #       6c29587220ffbea23db5a4b6afab8f99d50cbb587e3c6c80115f230616235e203c6f8873
[01/07 12:12:34    377s] #       c129204ab290fc0883f73b76bd58bebcbe619441255bab60b533a6bd85c1aa1eac72aed1
[01/07 12:12:34    377s] #       f5cd0f439402715835daa95af5979934ffad539eb5ec9a3d94aa9243ebfee0114770fd30
[01/07 12:12:34    377s] #       e69a7884397334ada9cf0c56d6f5fef1222a044e7e027914793defe9b5941eba7f2821a6
[01/07 12:12:34    377s] #       16c398a633c33849674082664039010b5d770c1badcd69b08553ddb1201127bca8a46b3a
[01/07 12:12:34    377s] #       b9f673d99abd6c8bc63a44a438cf8add67bc7d7a0cd77d5d6d0fd1e17c3f9e22269900f6
[01/07 12:12:34    377s] #       bdce6844699c003b45136269c68159277529fb725c2ff3456ba3c75d459a4d1693533283
[01/07 12:12:34    377s] #       992e389f711498c77c0cbafa02aa1d17ca
[01/07 12:12:34    377s] #
[01/07 12:12:34    377s] #Skip comparing routing design signature in db-snapshot flow
[01/07 12:12:34    377s] ### Time Record (Data Preparation) is installed.
[01/07 12:12:34    377s] #RTESIG:78da8d934b4fc330108439f32b566e0f45a2ad77f3b073457041e2210454e212b98d13a5
[01/07 12:12:34    377s] #       4aec2a762af5df63c101814a92ebfad3cc78d69ecddfef5e80115f212e1d463c47787c21
[01/07 12:12:34    377s] #       ce25a7255122d61446b87cbb6197b3f9d3f32b46024ad5380d8badb5cd35f44e77e0b4f7
[01/07 12:12:34    377s] #       b5a9aebe19a21488c3a2365e57ba3bcfa4d96f9de264545befa0d0a5ea1bff078f3882ef
[01/07 12:12:34    377s] #       fa21d72420ccdb836d6c7562b070be0b8767512971f412c8a328e805cfa0a54ddffe4349
[01/07 12:12:34    377s] #       39160c631aef0ce3249d00499a0065046ceddbc3ba36c61e7b977bdd1e729271c2f352f9
[01/07 12:12:34    377s] #       ba55ab30578ddda926af9d47448a33916f3fe2cdc3fd7ad555e5661fed4fb7c32d622224
[01/07 12:12:34    377s] #       b0af388315a57102ec188d88a58203735e994275c5b09e088b36d60cbb0a9efe841b3296
[01/07 12:12:34    377s] #       a918dd6046c90466fc2564137e0f66311f822e3e016c7e247c
[01/07 12:12:34    377s] #
[01/07 12:12:34    377s] ### Time Record (Data Preparation) is uninstalled.
[01/07 12:12:34    377s] ### Time Record (Global Routing) is installed.
[01/07 12:12:34    377s] ### Time Record (Global Routing) is uninstalled.
[01/07 12:12:34    377s] ### Time Record (Data Preparation) is installed.
[01/07 12:12:34    377s] #Start routing data preparation on Tue Jan  7 12:12:34 2025
[01/07 12:12:34    377s] #
[01/07 12:12:34    378s] #Minimum voltage of a net in the design = 0.000.
[01/07 12:12:34    378s] #Maximum voltage of a net in the design = 1.320.
[01/07 12:12:34    378s] #Voltage range [0.000 - 1.320] has 27 nets.
[01/07 12:12:34    378s] #Voltage range [0.000 - 0.000] has 1 net.
[01/07 12:12:34    378s] #Voltage range [1.080 - 1.320] has 1 net.
[01/07 12:12:34    378s] ### Time Record (Cell Pin Access) is installed.
[01/07 12:12:34    378s] #Initial pin access analysis.
[01/07 12:12:34    378s] #Detail pin access analysis.
[01/07 12:12:34    378s] ### Time Record (Cell Pin Access) is uninstalled.
[01/07 12:12:34    378s] # metal1       H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.3400
[01/07 12:12:34    378s] # metal2       V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[01/07 12:12:34    378s] # metal3       H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[01/07 12:12:34    378s] # metal4       V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[01/07 12:12:34    378s] # metal5       H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[01/07 12:12:34    378s] # metal6       V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[01/07 12:12:34    378s] # metal7       H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[01/07 12:12:34    378s] # metal8       V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[01/07 12:12:34    378s] #Monitoring time of adding inner blkg by smac
[01/07 12:12:34    378s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1077.96 (MB), peak = 1184.32 (MB)
[01/07 12:12:34    378s] #Regenerating Ggrids automatically.
[01/07 12:12:34    378s] #Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.4000.
[01/07 12:12:34    378s] #Using automatically generated G-grids.
[01/07 12:12:34    378s] #Done routing data preparation.
[01/07 12:12:34    378s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1084.62 (MB), peak = 1184.32 (MB)
[01/07 12:12:34    378s] #reading routing guides ......
[01/07 12:12:34    378s] #
[01/07 12:12:34    378s] #Finished routing data preparation on Tue Jan  7 12:12:34 2025
[01/07 12:12:34    378s] #
[01/07 12:12:34    378s] #Cpu time = 00:00:00
[01/07 12:12:34    378s] #Elapsed time = 00:00:00
[01/07 12:12:34    378s] #Increased memory = 12.09 (MB)
[01/07 12:12:34    378s] #Total memory = 1084.73 (MB)
[01/07 12:12:34    378s] #Peak memory = 1184.32 (MB)
[01/07 12:12:34    378s] #
[01/07 12:12:34    378s] ### Time Record (Data Preparation) is uninstalled.
[01/07 12:12:34    378s] ### Time Record (Global Routing) is installed.
[01/07 12:12:34    378s] #
[01/07 12:12:34    378s] #Start global routing on Tue Jan  7 12:12:34 2025
[01/07 12:12:34    378s] #
[01/07 12:12:34    378s] #
[01/07 12:12:34    378s] #Start global routing initialization on Tue Jan  7 12:12:34 2025
[01/07 12:12:34    378s] #
[01/07 12:12:34    378s] #Number of eco nets is 0
[01/07 12:12:34    378s] #
[01/07 12:12:34    378s] #Start global routing data preparation on Tue Jan  7 12:12:34 2025
[01/07 12:12:34    378s] #
[01/07 12:12:34    378s] ### build_merged_routing_blockage_rect_list starts on Tue Jan  7 12:12:34 2025 with memory = 1084.78 (MB), peak = 1184.32 (MB)
[01/07 12:12:34    378s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[01/07 12:12:34    378s] #Start routing resource analysis on Tue Jan  7 12:12:34 2025
[01/07 12:12:34    378s] #
[01/07 12:12:34    378s] ### init_is_bin_blocked starts on Tue Jan  7 12:12:34 2025 with memory = 1084.82 (MB), peak = 1184.32 (MB)
[01/07 12:12:34    378s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[01/07 12:12:34    378s] ### PDHT_Row_Thread::compute_flow_cap starts on Tue Jan  7 12:12:34 2025 with memory = 1084.95 (MB), peak = 1184.32 (MB)
[01/07 12:12:34    378s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[01/07 12:12:34    378s] ### adjust_flow_cap starts on Tue Jan  7 12:12:34 2025 with memory = 1085.05 (MB), peak = 1184.32 (MB)
[01/07 12:12:34    378s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[01/07 12:12:34    378s] ### adjust_partial_route_blockage starts on Tue Jan  7 12:12:34 2025 with memory = 1085.05 (MB), peak = 1184.32 (MB)
[01/07 12:12:34    378s] ### adjust_partial_route_blockage cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[01/07 12:12:34    378s] ### set_via_blocked starts on Tue Jan  7 12:12:34 2025 with memory = 1085.05 (MB), peak = 1184.32 (MB)
[01/07 12:12:34    378s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[01/07 12:12:34    378s] ### copy_flow starts on Tue Jan  7 12:12:34 2025 with memory = 1085.05 (MB), peak = 1184.32 (MB)
[01/07 12:12:34    378s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[01/07 12:12:34    378s] #Routing resource analysis is done on Tue Jan  7 12:12:34 2025
[01/07 12:12:34    378s] #
[01/07 12:12:34    378s] ### report_flow_cap starts on Tue Jan  7 12:12:34 2025 with memory = 1085.06 (MB), peak = 1184.32 (MB)
[01/07 12:12:34    378s] #  Resource Analysis:
[01/07 12:12:34    378s] #
[01/07 12:12:34    378s] #               Routing  #Avail      #Track     #Total     %Gcell
[01/07 12:12:34    378s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[01/07 12:12:34    378s] #  --------------------------------------------------------------
[01/07 12:12:34    378s] #  metal1         H          66           0          20    25.00%
[01/07 12:12:34    378s] #  metal2         V          73           0          20     0.00%
[01/07 12:12:34    378s] #  metal3         H          66           0          20     0.00%
[01/07 12:12:34    378s] #  metal4         V          73           0          20     0.00%
[01/07 12:12:34    378s] #  metal5         H          66           0          20     0.00%
[01/07 12:12:34    378s] #  metal6         V          73           0          20     0.00%
[01/07 12:12:34    378s] #  metal7         H          32           0          20    10.00%
[01/07 12:12:34    378s] #  metal8         V          36           0          20     0.00%
[01/07 12:12:34    378s] #  --------------------------------------------------------------
[01/07 12:12:34    378s] #  Total                    485       0.00%         160     4.38%
[01/07 12:12:34    378s] #
[01/07 12:12:34    378s] #  1 nets (3.45%) with 1 preferred extra spacing.
[01/07 12:12:34    378s] #
[01/07 12:12:34    378s] #
[01/07 12:12:34    378s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[01/07 12:12:34    378s] ### analyze_m2_tracks starts on Tue Jan  7 12:12:34 2025 with memory = 1085.07 (MB), peak = 1184.32 (MB)
[01/07 12:12:34    378s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[01/07 12:12:34    378s] ### report_initial_resource starts on Tue Jan  7 12:12:34 2025 with memory = 1085.07 (MB), peak = 1184.32 (MB)
[01/07 12:12:34    378s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[01/07 12:12:34    378s] ### mark_pg_pins_accessibility starts on Tue Jan  7 12:12:34 2025 with memory = 1085.08 (MB), peak = 1184.32 (MB)
[01/07 12:12:34    378s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[01/07 12:12:34    378s] ### set_net_region starts on Tue Jan  7 12:12:34 2025 with memory = 1085.08 (MB), peak = 1184.32 (MB)
[01/07 12:12:34    378s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[01/07 12:12:34    378s] #
[01/07 12:12:34    378s] #Global routing data preparation is done on Tue Jan  7 12:12:34 2025
[01/07 12:12:34    378s] #
[01/07 12:12:34    378s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1085.09 (MB), peak = 1184.32 (MB)
[01/07 12:12:34    378s] #
[01/07 12:12:34    378s] ### prepare_level starts on Tue Jan  7 12:12:34 2025 with memory = 1085.10 (MB), peak = 1184.32 (MB)
[01/07 12:12:34    378s] #Routing guide is on.
[01/07 12:12:34    378s] ### init level 1 starts on Tue Jan  7 12:12:34 2025 with memory = 1085.11 (MB), peak = 1184.32 (MB)
[01/07 12:12:34    378s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[01/07 12:12:34    378s] ### Level 1 hgrid = 5 X 4
[01/07 12:12:34    378s] ### prepare_level_flow starts on Tue Jan  7 12:12:34 2025 with memory = 1085.15 (MB), peak = 1184.32 (MB)
[01/07 12:12:34    378s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[01/07 12:12:34    378s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[01/07 12:12:34    378s] #
[01/07 12:12:34    378s] #Global routing initialization is done on Tue Jan  7 12:12:34 2025
[01/07 12:12:34    378s] #
[01/07 12:12:34    378s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1085.16 (MB), peak = 1184.32 (MB)
[01/07 12:12:34    378s] #
[01/07 12:12:34    378s] #start global routing iteration 1...
[01/07 12:12:34    378s] ### init_flow_edge starts on Tue Jan  7 12:12:34 2025 with memory = 1085.21 (MB), peak = 1184.32 (MB)
[01/07 12:12:34    378s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[01/07 12:12:34    378s] ### routing at level 1 (topmost level) iter 0
[01/07 12:12:34    378s] ### measure_qor starts on Tue Jan  7 12:12:34 2025 with memory = 1088.57 (MB), peak = 1184.32 (MB)
[01/07 12:12:34    378s] ### measure_congestion starts on Tue Jan  7 12:12:34 2025 with memory = 1088.57 (MB), peak = 1184.32 (MB)
[01/07 12:12:34    378s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[01/07 12:12:34    378s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[01/07 12:12:34    378s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1088.55 (MB), peak = 1184.32 (MB)
[01/07 12:12:34    378s] #
[01/07 12:12:34    378s] #start global routing iteration 2...
[01/07 12:12:34    378s] ### routing at level 1 (topmost level) iter 1
[01/07 12:12:34    378s] ### measure_qor starts on Tue Jan  7 12:12:34 2025 with memory = 1088.62 (MB), peak = 1184.32 (MB)
[01/07 12:12:34    378s] ### measure_congestion starts on Tue Jan  7 12:12:34 2025 with memory = 1088.62 (MB), peak = 1184.32 (MB)
[01/07 12:12:34    378s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[01/07 12:12:34    378s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[01/07 12:12:34    378s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1088.62 (MB), peak = 1184.32 (MB)
[01/07 12:12:34    378s] #
[01/07 12:12:34    378s] ### route_end starts on Tue Jan  7 12:12:34 2025 with memory = 1088.63 (MB), peak = 1184.32 (MB)
[01/07 12:12:34    378s] #
[01/07 12:12:34    378s] #Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
[01/07 12:12:34    378s] #Total number of selected nets for routing = 1.
[01/07 12:12:34    378s] #Total number of unselected nets (but routable) for routing = 26 (skipped).
[01/07 12:12:34    378s] #Total number of nets in the design = 29.
[01/07 12:12:34    378s] #
[01/07 12:12:34    378s] #26 skipped nets do not have any wires.
[01/07 12:12:34    378s] #1 routable net has only global wires.
[01/07 12:12:34    378s] #1 global routed or unrouted (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
[01/07 12:12:34    378s] #
[01/07 12:12:34    378s] #Routed net constraints summary:
[01/07 12:12:34    378s] #------------------------------------------------
[01/07 12:12:34    378s] #        Rules   Pref Extra Space   Unconstrained  
[01/07 12:12:34    378s] #------------------------------------------------
[01/07 12:12:34    378s] #      Default                  1               0  
[01/07 12:12:34    378s] #------------------------------------------------
[01/07 12:12:34    378s] #        Total                  1               0  
[01/07 12:12:34    378s] #------------------------------------------------
[01/07 12:12:34    378s] #
[01/07 12:12:34    378s] #Routing constraints summary of the whole design:
[01/07 12:12:34    378s] #------------------------------------------------
[01/07 12:12:34    378s] #        Rules   Pref Extra Space   Unconstrained  
[01/07 12:12:34    378s] #------------------------------------------------
[01/07 12:12:34    378s] #      Default                  1              26  
[01/07 12:12:34    378s] #------------------------------------------------
[01/07 12:12:34    378s] #        Total                  1              26  
[01/07 12:12:34    378s] #------------------------------------------------
[01/07 12:12:34    378s] #
[01/07 12:12:34    378s] ### cal_base_flow starts on Tue Jan  7 12:12:34 2025 with memory = 1088.63 (MB), peak = 1184.32 (MB)
[01/07 12:12:34    378s] ### init_flow_edge starts on Tue Jan  7 12:12:34 2025 with memory = 1088.63 (MB), peak = 1184.32 (MB)
[01/07 12:12:34    378s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[01/07 12:12:34    378s] ### cal_flow starts on Tue Jan  7 12:12:34 2025 with memory = 1088.68 (MB), peak = 1184.32 (MB)
[01/07 12:12:34    378s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[01/07 12:12:34    378s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[01/07 12:12:34    378s] ### report_overcon starts on Tue Jan  7 12:12:34 2025 with memory = 1088.70 (MB), peak = 1184.32 (MB)
[01/07 12:12:34    378s] #
[01/07 12:12:34    378s] #  Congestion Analysis: (blocked Gcells are excluded)
[01/07 12:12:34    378s] #
[01/07 12:12:34    378s] #                 OverCon          
[01/07 12:12:34    378s] #                  #Gcell    %Gcell
[01/07 12:12:34    378s] #     Layer           (1)   OverCon  Flow/Cap
[01/07 12:12:34    378s] #  ----------------------------------------------
[01/07 12:12:34    378s] #  metal1        0(0.00%)   (0.00%)     0.80  
[01/07 12:12:34    378s] #  metal2        0(0.00%)   (0.00%)     0.25  
[01/07 12:12:34    378s] #  metal3        0(0.00%)   (0.00%)     0.10  
[01/07 12:12:34    378s] #  metal4        0(0.00%)   (0.00%)     0.10  
[01/07 12:12:34    378s] #  metal5        0(0.00%)   (0.00%)     0.07  
[01/07 12:12:34    378s] #  metal6        0(0.00%)   (0.00%)     0.10  
[01/07 12:12:34    378s] #  metal7        0(0.00%)   (0.00%)     0.20  
[01/07 12:12:34    378s] #  metal8        0(0.00%)   (0.00%)     0.00  
[01/07 12:12:34    378s] #  ----------------------------------------------
[01/07 12:12:34    378s] #     Total      0(0.00%)   (0.00%)
[01/07 12:12:34    378s] #
[01/07 12:12:34    378s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[01/07 12:12:34    378s] #  Overflow after GR: 0.00% H + 0.00% V
[01/07 12:12:34    378s] #
[01/07 12:12:34    378s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[01/07 12:12:34    378s] ### cal_base_flow starts on Tue Jan  7 12:12:34 2025 with memory = 1088.71 (MB), peak = 1184.32 (MB)
[01/07 12:12:34    378s] ### init_flow_edge starts on Tue Jan  7 12:12:34 2025 with memory = 1088.71 (MB), peak = 1184.32 (MB)
[01/07 12:12:34    378s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[01/07 12:12:35    378s] ### cal_flow starts on Tue Jan  7 12:12:34 2025 with memory = 1088.71 (MB), peak = 1184.32 (MB)
[01/07 12:12:35    378s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[01/07 12:12:35    378s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[01/07 12:12:35    378s] ### export_cong_map starts on Tue Jan  7 12:12:34 2025 with memory = 1088.71 (MB), peak = 1184.32 (MB)
[01/07 12:12:35    378s] ### PDZT_Export::export_cong_map starts on Tue Jan  7 12:12:34 2025 with memory = 1088.71 (MB), peak = 1184.32 (MB)
[01/07 12:12:35    378s] ### PDZT_Export::export_cong_map cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[01/07 12:12:35    378s] ### export_cong_map cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[01/07 12:12:35    378s] ### import_cong_map starts on Tue Jan  7 12:12:35 2025 with memory = 1088.71 (MB), peak = 1184.32 (MB)
[01/07 12:12:35    378s] ### import_cong_map cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[01/07 12:12:35    378s] ### update starts on Tue Jan  7 12:12:35 2025 with memory = 1088.71 (MB), peak = 1184.32 (MB)
[01/07 12:12:35    378s] #Complete Global Routing.
[01/07 12:12:35    378s] #Total number of nets with non-default rule or having extra spacing = 1
[01/07 12:12:35    378s] #Total wire length = 18 um.
[01/07 12:12:35    378s] #Total half perimeter of net bounding box = 22 um.
[01/07 12:12:35    378s] #Total wire length on LAYER metal1 = 0 um.
[01/07 12:12:35    378s] #Total wire length on LAYER metal2 = 12 um.
[01/07 12:12:35    378s] #Total wire length on LAYER metal3 = 6 um.
[01/07 12:12:35    378s] #Total wire length on LAYER metal4 = 0 um.
[01/07 12:12:35    378s] #Total wire length on LAYER metal5 = 0 um.
[01/07 12:12:35    378s] #Total wire length on LAYER metal6 = 0 um.
[01/07 12:12:35    378s] #Total wire length on LAYER metal7 = 0 um.
[01/07 12:12:35    378s] #Total wire length on LAYER metal8 = 0 um.
[01/07 12:12:35    378s] #Total number of vias = 6
[01/07 12:12:35    378s] #Up-Via Summary (total 6):
[01/07 12:12:35    378s] #           
[01/07 12:12:35    378s] #-----------------------
[01/07 12:12:35    378s] # metal1              4
[01/07 12:12:35    378s] # metal2              2
[01/07 12:12:35    378s] #-----------------------
[01/07 12:12:35    378s] #                     6 
[01/07 12:12:35    378s] #
[01/07 12:12:35    378s] #Total number of involved priority nets 1
[01/07 12:12:35    378s] #Maximum src to sink distance for priority net 16.7
[01/07 12:12:35    378s] #Average of max src_to_sink distance for priority net 16.7
[01/07 12:12:35    378s] #Average of ave src_to_sink distance for priority net 12.5
[01/07 12:12:35    378s] ### update cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[01/07 12:12:35    378s] ### report_overcon starts on Tue Jan  7 12:12:35 2025 with memory = 1089.16 (MB), peak = 1184.32 (MB)
[01/07 12:12:35    378s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[01/07 12:12:35    378s] ### report_overcon starts on Tue Jan  7 12:12:35 2025 with memory = 1089.16 (MB), peak = 1184.32 (MB)
[01/07 12:12:35    378s] #Max overcon = 0 track.
[01/07 12:12:35    378s] #Total overcon = 0.00%.
[01/07 12:12:35    378s] #Worst layer Gcell overcon rate = 0.00%.
[01/07 12:12:35    378s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[01/07 12:12:35    378s] ### route_end cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[01/07 12:12:35    378s] ### global_route design signature (11): route=190365780 net_attr=1049260335
[01/07 12:12:35    378s] #
[01/07 12:12:35    378s] #Global routing statistics:
[01/07 12:12:35    378s] #Cpu time = 00:00:00
[01/07 12:12:35    378s] #Elapsed time = 00:00:00
[01/07 12:12:35    378s] #Increased memory = 3.98 (MB)
[01/07 12:12:35    378s] #Total memory = 1088.72 (MB)
[01/07 12:12:35    378s] #Peak memory = 1184.32 (MB)
[01/07 12:12:35    378s] #
[01/07 12:12:35    378s] #Finished global routing on Tue Jan  7 12:12:35 2025
[01/07 12:12:35    378s] #
[01/07 12:12:35    378s] #
[01/07 12:12:35    378s] ### Time Record (Global Routing) is uninstalled.
[01/07 12:12:35    378s] ### Time Record (Data Preparation) is installed.
[01/07 12:12:35    378s] ### Time Record (Data Preparation) is uninstalled.
[01/07 12:12:35    378s] ### track-assign external-init starts on Tue Jan  7 12:12:35 2025 with memory = 1088.73 (MB), peak = 1184.32 (MB)
[01/07 12:12:35    378s] ### Time Record (Track Assignment) is installed.
[01/07 12:12:35    378s] #reading routing guides ......
[01/07 12:12:35    378s] ### Time Record (Track Assignment) is uninstalled.
[01/07 12:12:35    378s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[01/07 12:12:35    378s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1088.74 (MB), peak = 1184.32 (MB)
[01/07 12:12:35    378s] ### track-assign engine-init starts on Tue Jan  7 12:12:35 2025 with memory = 1088.75 (MB), peak = 1184.32 (MB)
[01/07 12:12:35    378s] ### Time Record (Track Assignment) is installed.
[01/07 12:12:35    378s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[01/07 12:12:35    378s] ### track-assign core-engine starts on Tue Jan  7 12:12:35 2025 with memory = 1088.79 (MB), peak = 1184.32 (MB)
[01/07 12:12:35    378s] #Start Track Assignment.
[01/07 12:12:35    378s] #Done with 1 horizontal wires in 1 hboxes and 3 vertical wires in 1 hboxes.
[01/07 12:12:35    378s] #Done with 1 horizontal wires in 1 hboxes and 3 vertical wires in 1 hboxes.
[01/07 12:12:35    378s] #Complete Track Assignment.
[01/07 12:12:35    378s] #Total number of nets with non-default rule or having extra spacing = 1
[01/07 12:12:35    378s] #Total wire length = 23 um.
[01/07 12:12:35    378s] #Total half perimeter of net bounding box = 22 um.
[01/07 12:12:35    378s] #Total wire length on LAYER metal1 = 2 um.
[01/07 12:12:35    378s] #Total wire length on LAYER metal2 = 10 um.
[01/07 12:12:35    378s] #Total wire length on LAYER metal3 = 11 um.
[01/07 12:12:35    378s] #Total wire length on LAYER metal4 = 0 um.
[01/07 12:12:35    378s] #Total wire length on LAYER metal5 = 0 um.
[01/07 12:12:35    378s] #Total wire length on LAYER metal6 = 0 um.
[01/07 12:12:35    378s] #Total wire length on LAYER metal7 = 0 um.
[01/07 12:12:35    378s] #Total wire length on LAYER metal8 = 0 um.
[01/07 12:12:35    378s] #Total number of vias = 6
[01/07 12:12:35    378s] #Up-Via Summary (total 6):
[01/07 12:12:35    378s] #           
[01/07 12:12:35    378s] #-----------------------
[01/07 12:12:35    378s] # metal1              4
[01/07 12:12:35    378s] # metal2              2
[01/07 12:12:35    378s] #-----------------------
[01/07 12:12:35    378s] #                     6 
[01/07 12:12:35    378s] #
[01/07 12:12:35    378s] ### track_assign design signature (14): route=2007411279
[01/07 12:12:35    378s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.2 GB
[01/07 12:12:35    378s] ### Time Record (Track Assignment) is uninstalled.
[01/07 12:12:35    378s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1088.98 (MB), peak = 1184.32 (MB)
[01/07 12:12:35    378s] #
[01/07 12:12:35    378s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[01/07 12:12:35    378s] #Cpu time = 00:00:00
[01/07 12:12:35    378s] #Elapsed time = 00:00:00
[01/07 12:12:35    378s] #Increased memory = 16.40 (MB)
[01/07 12:12:35    378s] #Total memory = 1088.98 (MB)
[01/07 12:12:35    378s] #Peak memory = 1184.32 (MB)
[01/07 12:12:35    378s] ### Time Record (Detail Routing) is installed.
[01/07 12:12:35    378s] ### max drc and si pitch = 2500 (  2.5000 um) MT-safe pitch = 2400 (  2.4000 um) patch pitch = 6800 (  6.8000 um)
[01/07 12:12:36    379s] #
[01/07 12:12:36    379s] #Start Detail Routing..
[01/07 12:12:36    379s] #start initial detail routing ...
[01/07 12:12:36    379s] ### Design has 0 dirty nets
[01/07 12:12:36    379s] # ECO: 0.0% of the total area was rechecked for DRC, and 100.0% required routing.
[01/07 12:12:36    379s] #   number of violations = 0
[01/07 12:12:36    379s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1093.71 (MB), peak = 1184.32 (MB)
[01/07 12:12:36    379s] #Complete Detail Routing.
[01/07 12:12:36    379s] #Total number of nets with non-default rule or having extra spacing = 1
[01/07 12:12:36    379s] #Total wire length = 31 um.
[01/07 12:12:36    379s] #Total half perimeter of net bounding box = 22 um.
[01/07 12:12:36    379s] #Total wire length on LAYER metal1 = 0 um.
[01/07 12:12:36    379s] #Total wire length on LAYER metal2 = 15 um.
[01/07 12:12:36    379s] #Total wire length on LAYER metal3 = 11 um.
[01/07 12:12:36    379s] #Total wire length on LAYER metal4 = 5 um.
[01/07 12:12:36    379s] #Total wire length on LAYER metal5 = 0 um.
[01/07 12:12:36    379s] #Total wire length on LAYER metal6 = 0 um.
[01/07 12:12:36    379s] #Total wire length on LAYER metal7 = 0 um.
[01/07 12:12:36    379s] #Total wire length on LAYER metal8 = 0 um.
[01/07 12:12:36    379s] #Total number of vias = 10
[01/07 12:12:36    379s] #Up-Via Summary (total 10):
[01/07 12:12:36    379s] #           
[01/07 12:12:36    379s] #-----------------------
[01/07 12:12:36    379s] # metal1              4
[01/07 12:12:36    379s] # metal2              4
[01/07 12:12:36    379s] # metal3              2
[01/07 12:12:36    379s] #-----------------------
[01/07 12:12:36    379s] #                    10 
[01/07 12:12:36    379s] #
[01/07 12:12:36    379s] #Total number of DRC violations = 0
[01/07 12:12:36    379s] ### Time Record (Detail Routing) is uninstalled.
[01/07 12:12:36    379s] #Cpu time = 00:00:01
[01/07 12:12:36    379s] #Elapsed time = 00:00:01
[01/07 12:12:36    379s] #Increased memory = 3.00 (MB)
[01/07 12:12:36    379s] #Total memory = 1091.98 (MB)
[01/07 12:12:36    379s] #Peak memory = 1184.32 (MB)
[01/07 12:12:36    379s] #detailRoute Statistics:
[01/07 12:12:36    379s] #Cpu time = 00:00:01
[01/07 12:12:36    379s] #Elapsed time = 00:00:01
[01/07 12:12:36    379s] #Increased memory = 3.00 (MB)
[01/07 12:12:36    379s] #Total memory = 1091.99 (MB)
[01/07 12:12:36    379s] #Peak memory = 1184.32 (MB)
[01/07 12:12:36    379s] #Skip updating routing design signature in db-snapshot flow
[01/07 12:12:36    379s] ### global_detail_route design signature (20): route=1481813298 flt_obj=0 vio=1905142130 shield_wire=1
[01/07 12:12:36    379s] ### Time Record (DB Export) is installed.
[01/07 12:12:36    379s] ### export design design signature (21): route=1481813298 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=323875396 dirty_area=0 del_dirty_area=0 cell=603947521 placement=674531397 pin_access=1124039633 halo=887397319
[01/07 12:12:36    379s] ### Time Record (DB Export) is uninstalled.
[01/07 12:12:36    379s] ### Time Record (Post Callback) is installed.
[01/07 12:12:36    379s] ### Time Record (Post Callback) is uninstalled.
[01/07 12:12:36    379s] #
[01/07 12:12:36    379s] #globalDetailRoute statistics:
[01/07 12:12:36    379s] #Cpu time = 00:00:02
[01/07 12:12:36    379s] #Elapsed time = 00:00:02
[01/07 12:12:36    379s] #Increased memory = 29.48 (MB)
[01/07 12:12:36    379s] #Total memory = 1101.12 (MB)
[01/07 12:12:36    379s] #Peak memory = 1184.32 (MB)
[01/07 12:12:36    379s] #Number of warnings = 1
[01/07 12:12:36    379s] #Total number of warnings = 3
[01/07 12:12:36    379s] #Number of fails = 0
[01/07 12:12:36    379s] #Total number of fails = 0
[01/07 12:12:36    379s] #Complete globalDetailRoute on Tue Jan  7 12:12:36 2025
[01/07 12:12:36    379s] #
[01/07 12:12:36    379s] ### import design signature (22): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1124039633 halo=0
[01/07 12:12:36    379s] ### Time Record (globalDetailRoute) is uninstalled.
[01/07 12:12:36    379s] ### 
[01/07 12:12:36    379s] ###   Scalability Statistics
[01/07 12:12:36    379s] ### 
[01/07 12:12:36    379s] ### --------------------------------+----------------+----------------+----------------+
[01/07 12:12:36    379s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[01/07 12:12:36    379s] ### --------------------------------+----------------+----------------+----------------+
[01/07 12:12:36    379s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[01/07 12:12:36    379s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[01/07 12:12:36    379s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[01/07 12:12:36    379s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[01/07 12:12:36    379s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[01/07 12:12:36    379s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[01/07 12:12:36    379s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[01/07 12:12:36    379s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[01/07 12:12:36    379s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[01/07 12:12:36    379s] ###   Detail Routing                |        00:00:01|        00:00:01|             1.0|
[01/07 12:12:36    379s] ###   Entire Command                |        00:00:02|        00:00:02|             1.0|
[01/07 12:12:36    379s] ### --------------------------------+----------------+----------------+----------------+
[01/07 12:12:36    379s] ### 
[01/07 12:12:36    379s] % End globalDetailRoute (date=01/07 12:12:36, total cpu=0:00:01.9, real=0:00:02.0, peak res=1100.9M, current mem=1100.9M)
[01/07 12:12:36    379s]         NanoRoute done. (took cpu=0:00:01.9 real=0:00:01.9)
[01/07 12:12:36    379s]       Clock detailed routing done.
[01/07 12:12:36    379s] Checking guided vs. routed lengths for 1 nets...
[01/07 12:12:36    379s] 
[01/07 12:12:36    379s]       
[01/07 12:12:36    379s]       Guided max path lengths
[01/07 12:12:36    379s]       =======================
[01/07 12:12:36    379s]       
[01/07 12:12:36    379s]       ---------------------------------------
[01/07 12:12:36    379s]       From (um)    To (um)    Number of paths
[01/07 12:12:36    379s]       ---------------------------------------
[01/07 12:12:36    379s]        14.000      16.000            1
[01/07 12:12:36    379s]       ---------------------------------------
[01/07 12:12:36    379s]       
[01/07 12:12:36    379s]       Deviation of routing from guided max path lengths
[01/07 12:12:36    379s]       =================================================
[01/07 12:12:36    379s]       
[01/07 12:12:36    379s]       -------------------------------------
[01/07 12:12:36    379s]       From (%)    To (%)    Number of paths
[01/07 12:12:36    379s]       -------------------------------------
[01/07 12:12:36    379s]       below       0.000            1
[01/07 12:12:36    379s]        0.000      1.000            0
[01/07 12:12:36    379s]       -------------------------------------
[01/07 12:12:36    379s]       
[01/07 12:12:36    379s] Set FIXED routing status on 1 net(s)
[01/07 12:12:36    379s]       Route Remaining Unrouted Nets...
[01/07 12:12:36    379s] Running earlyGlobalRoute to complete any remaining unrouted nets.
[01/07 12:12:36    379s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 12:12:36    379s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1306.9M
[01/07 12:12:36    379s] All LLGs are deleted
[01/07 12:12:36    379s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1306.9M
[01/07 12:12:36    379s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1306.9M
[01/07 12:12:36    379s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:1306.9M
[01/07 12:12:36    379s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 12:12:36    379s] ### Creating LA Mngr. totSessionCpu=0:06:20 mem=1306.9M
[01/07 12:12:36    379s] LayerId::1 widthSet size::4
[01/07 12:12:36    379s] LayerId::2 widthSet size::4
[01/07 12:12:36    379s] LayerId::3 widthSet size::4
[01/07 12:12:36    379s] LayerId::4 widthSet size::4
[01/07 12:12:36    379s] LayerId::5 widthSet size::4
[01/07 12:12:36    379s] LayerId::6 widthSet size::4
[01/07 12:12:36    379s] LayerId::7 widthSet size::4
[01/07 12:12:36    379s] LayerId::8 widthSet size::5
[01/07 12:12:36    379s] Updating RC grid for preRoute extraction ...
[01/07 12:12:36    379s] Initializing multi-corner capacitance tables ... 
[01/07 12:12:36    379s] Initializing multi-corner resistance tables ...
[01/07 12:12:36    379s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 12:12:36    379s] {RT SS_RC 0 8 8 {7 0} 1}
[01/07 12:12:36    379s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.807500 ; wcR: 0.666700 ; newSi: 0.080900 ; pMod: 83 ; 
[01/07 12:12:36    379s] ### Creating LA Mngr, finished. totSessionCpu=0:06:20 mem=1306.9M
[01/07 12:12:36    379s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1306.89 MB )
[01/07 12:12:36    379s] (I)       Started Import and model ( Curr Mem: 1306.89 MB )
[01/07 12:12:36    379s] (I)       Started Create place DB ( Curr Mem: 1306.89 MB )
[01/07 12:12:36    379s] (I)       Started Import place data ( Curr Mem: 1306.89 MB )
[01/07 12:12:36    379s] (I)       Started Read instances and placement ( Curr Mem: 1306.89 MB )
[01/07 12:12:36    379s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1306.89 MB )
[01/07 12:12:36    379s] (I)       Started Read nets ( Curr Mem: 1306.89 MB )
[01/07 12:12:36    379s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1306.89 MB )
[01/07 12:12:36    379s] (I)       Finished Import place data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1306.89 MB )
[01/07 12:12:36    379s] (I)       Finished Create place DB ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1306.89 MB )
[01/07 12:12:36    379s] (I)       Started Create route DB ( Curr Mem: 1306.89 MB )
[01/07 12:12:36    379s] (I)       == Non-default Options ==
[01/07 12:12:36    379s] (I)       Maximum routing layer                              : 8
[01/07 12:12:36    379s] (I)       Number of threads                                  : 1
[01/07 12:12:36    379s] (I)       Method to set GCell size                           : row
[01/07 12:12:36    379s] (I)       Counted 119 PG shapes. We will not process PG shapes layer by layer.
[01/07 12:12:36    379s] (I)       Started Import route data ( Curr Mem: 1306.89 MB )
[01/07 12:12:36    379s] (I)       Use row-based GCell size
[01/07 12:12:36    379s] (I)       Use row-based GCell align
[01/07 12:12:36    379s] (I)       GCell unit size   : 3200
[01/07 12:12:36    379s] (I)       GCell multiplier  : 1
[01/07 12:12:36    379s] (I)       GCell row height  : 3200
[01/07 12:12:36    379s] (I)       Actual row height : 3200
[01/07 12:12:36    379s] (I)       GCell align ref   : 3600 3600
[01/07 12:12:36    379s] [NR-eGR] Track table information for default rule: 
[01/07 12:12:36    379s] [NR-eGR] metal1 has no routable track
[01/07 12:12:36    379s] [NR-eGR] metal2 has single uniform track structure
[01/07 12:12:36    379s] [NR-eGR] metal3 has single uniform track structure
[01/07 12:12:36    379s] [NR-eGR] metal4 has single uniform track structure
[01/07 12:12:36    379s] [NR-eGR] metal5 has single uniform track structure
[01/07 12:12:36    379s] [NR-eGR] metal6 has single uniform track structure
[01/07 12:12:36    379s] [NR-eGR] metal7 has single uniform track structure
[01/07 12:12:36    379s] [NR-eGR] metal8 has single uniform track structure
[01/07 12:12:36    379s] (I)       ===========================================================================
[01/07 12:12:36    379s] (I)       == Report All Rule Vias ==
[01/07 12:12:36    379s] (I)       ===========================================================================
[01/07 12:12:36    379s] (I)        Via Rule : (Default)
[01/07 12:12:36    379s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[01/07 12:12:36    379s] (I)       ---------------------------------------------------------------------------
[01/07 12:12:36    379s] (I)        1    4 : VIA12_VV                   41 : VIA12_DC_TOP             
[01/07 12:12:36    379s] (I)        2    7 : VIA23_VH                   43 : VIA23_DC_RIGHT           
[01/07 12:12:36    379s] (I)        3   11 : VIA34_VH                   47 : VIA34_DC_RIGHT           
[01/07 12:12:36    379s] (I)        4   15 : VIA45_VH                   51 : VIA45_DC_RIGHT           
[01/07 12:12:36    379s] (I)        5   19 : VIA56_VH                   57 : VIA56_DC_TOP             
[01/07 12:12:36    379s] (I)        6   21 : VIA67_Def                  61 : VIA67_DC_TOP             
[01/07 12:12:36    379s] (I)        7   22 : VIA78_Def                  65 : VIA78_DC_TOP             
[01/07 12:12:36    379s] (I)       ===========================================================================
[01/07 12:12:36    379s] (I)       Started Read blockages ( Layer 2-8 ) ( Curr Mem: 1306.89 MB )
[01/07 12:12:36    379s] (I)       Started Read routing blockages ( Curr Mem: 1306.89 MB )
[01/07 12:12:36    379s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1306.89 MB )
[01/07 12:12:36    379s] (I)       Started Read instance blockages ( Curr Mem: 1306.89 MB )
[01/07 12:12:36    379s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1306.89 MB )
[01/07 12:12:36    379s] (I)       Started Read PG blockages ( Curr Mem: 1306.89 MB )
[01/07 12:12:36    379s] [NR-eGR] Read 149 PG shapes
[01/07 12:12:36    379s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1306.89 MB )
[01/07 12:12:36    379s] (I)       Started Read boundary cut boxes ( Curr Mem: 1306.89 MB )
[01/07 12:12:36    379s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1306.89 MB )
[01/07 12:12:36    379s] [NR-eGR] #Routing Blockages  : 0
[01/07 12:12:36    379s] [NR-eGR] #Instance Blockages : 0
[01/07 12:12:36    379s] [NR-eGR] #PG Blockages       : 149
[01/07 12:12:36    379s] [NR-eGR] #Halo Blockages     : 0
[01/07 12:12:36    379s] [NR-eGR] #Boundary Blockages : 0
[01/07 12:12:36    379s] (I)       Finished Read blockages ( Layer 2-8 ) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1306.89 MB )
[01/07 12:12:36    379s] (I)       Started Read blackboxes ( Curr Mem: 1306.89 MB )
[01/07 12:12:36    379s] (I)       Design has 0 blackboxes considered as all layer blockages.
[01/07 12:12:36    379s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1306.89 MB )
[01/07 12:12:36    379s] (I)       Started Read prerouted ( Curr Mem: 1306.89 MB )
[01/07 12:12:36    379s] [NR-eGR] Num Prerouted Nets = 1  Num Prerouted Wires = 14
[01/07 12:12:36    379s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1306.89 MB )
[01/07 12:12:36    379s] (I)       Started Read unlegalized nets ( Curr Mem: 1306.89 MB )
[01/07 12:12:36    379s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1306.89 MB )
[01/07 12:12:36    379s] (I)       Started Read nets ( Curr Mem: 1306.89 MB )
[01/07 12:12:36    379s] [NR-eGR] Read numTotalNets=27  numIgnoredNets=1
[01/07 12:12:36    379s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1306.89 MB )
[01/07 12:12:36    379s] (I)       Started Set up via pillars ( Curr Mem: 1306.89 MB )
[01/07 12:12:36    379s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1306.89 MB )
[01/07 12:12:36    379s] (I)       early_global_route_priority property id does not exist.
[01/07 12:12:36    379s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1306.89 MB )
[01/07 12:12:36    379s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1306.89 MB )
[01/07 12:12:36    379s] (I)       Model blockages into capacity
[01/07 12:12:36    379s] (I)       Read Num Blocks=149  Num Prerouted Wires=14  Num CS=0
[01/07 12:12:36    379s] (I)       Started Initialize 3D capacity ( Curr Mem: 1306.89 MB )
[01/07 12:12:36    379s] (I)       Layer 1 (V) : #blockages 48 : #preroutes 10
[01/07 12:12:36    379s] (I)       Layer 2 (H) : #blockages 22 : #preroutes 3
[01/07 12:12:36    379s] (I)       Layer 3 (V) : #blockages 22 : #preroutes 1
[01/07 12:12:36    379s] (I)       Layer 4 (H) : #blockages 22 : #preroutes 0
[01/07 12:12:36    379s] (I)       Layer 5 (V) : #blockages 22 : #preroutes 0
[01/07 12:12:36    379s] (I)       Layer 6 (H) : #blockages 13 : #preroutes 0
[01/07 12:12:36    379s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[01/07 12:12:36    379s] (I)       Finished Initialize 3D capacity ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1306.89 MB )
[01/07 12:12:36    379s] (I)       -- layer congestion ratio --
[01/07 12:12:36    379s] (I)       Layer 1 : 0.100000
[01/07 12:12:36    379s] (I)       Layer 2 : 0.700000
[01/07 12:12:36    379s] (I)       Layer 3 : 0.700000
[01/07 12:12:36    379s] (I)       Layer 4 : 0.700000
[01/07 12:12:36    379s] (I)       Layer 5 : 0.700000
[01/07 12:12:36    379s] (I)       Layer 6 : 0.700000
[01/07 12:12:36    379s] (I)       Layer 7 : 0.700000
[01/07 12:12:36    379s] (I)       Layer 8 : 0.700000
[01/07 12:12:36    379s] (I)       ----------------------------
[01/07 12:12:36    379s] (I)       Number of ignored nets                =      1
[01/07 12:12:36    379s] (I)       Number of connected nets              =      0
[01/07 12:12:36    379s] (I)       Number of fixed nets                  =      1.  Ignored: Yes
[01/07 12:12:36    379s] (I)       Number of clock nets                  =      1.  Ignored: No
[01/07 12:12:36    379s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[01/07 12:12:36    379s] (I)       Number of special nets                =      0.  Ignored: Yes
[01/07 12:12:36    379s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[01/07 12:12:36    379s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[01/07 12:12:36    379s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[01/07 12:12:36    379s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[01/07 12:12:36    379s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/07 12:12:36    379s] (I)       Finished Import route data ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1306.89 MB )
[01/07 12:12:36    379s] (I)       Finished Create route DB ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1306.89 MB )
[01/07 12:12:36    379s] (I)       Started Read aux data ( Curr Mem: 1306.89 MB )
[01/07 12:12:36    379s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1306.89 MB )
[01/07 12:12:36    379s] (I)       Started Others data preparation ( Curr Mem: 1306.89 MB )
[01/07 12:12:36    379s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1306.89 MB )
[01/07 12:12:36    379s] (I)       Started Create route kernel ( Curr Mem: 1306.89 MB )
[01/07 12:12:36    379s] (I)       Ndr track 0 does not exist
[01/07 12:12:36    379s] (I)       Ndr track 0 does not exist
[01/07 12:12:36    379s] (I)       ---------------------Grid Graph Info--------------------
[01/07 12:12:36    379s] (I)       Routing area        : (0, 0) - (29200, 26400)
[01/07 12:12:36    379s] (I)       Core area           : (3600, 3600) - (25600, 22800)
[01/07 12:12:36    379s] (I)       Site width          :   400  (dbu)
[01/07 12:12:36    379s] (I)       Row height          :  3200  (dbu)
[01/07 12:12:36    379s] (I)       GCell row height    :  3200  (dbu)
[01/07 12:12:36    379s] (I)       GCell width         :  3200  (dbu)
[01/07 12:12:36    379s] (I)       GCell height        :  3200  (dbu)
[01/07 12:12:36    379s] (I)       Grid                :     9     9     8
[01/07 12:12:36    379s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[01/07 12:12:36    379s] (I)       Vertical capacity   :     0  3200     0  3200     0  3200     0  3200
[01/07 12:12:36    379s] (I)       Horizontal capacity :     0     0  3200     0  3200     0  3200     0
[01/07 12:12:36    379s] (I)       Default wire width  :   160   200   200   200   200   200   400   400
[01/07 12:12:36    379s] (I)       Default wire space  :   160   200   200   200   200   200   400   400
[01/07 12:12:36    379s] (I)       Default wire pitch  :   320   400   400   400   400   400   800   800
[01/07 12:12:36    379s] (I)       Default pitch size  :   320   400   400   400   400   400   800   800
[01/07 12:12:36    379s] (I)       First track coord   :     0   200   200   200   200   200   800   800
[01/07 12:12:36    379s] (I)       Num tracks per GCell: 10.00  8.00  8.00  8.00  8.00  8.00  4.00  4.00
[01/07 12:12:36    379s] (I)       Total num of tracks :     0    73    66    73    66    73    32    36
[01/07 12:12:36    379s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[01/07 12:12:36    379s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[01/07 12:12:36    379s] (I)       --------------------------------------------------------
[01/07 12:12:36    379s] 
[01/07 12:12:36    379s] [NR-eGR] ============ Routing rule table ============
[01/07 12:12:36    379s] [NR-eGR] Rule id: 0  Nets: 0 
[01/07 12:12:36    379s] (I)       ID:0  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[01/07 12:12:36    379s] (I)       Pitch:  L1=640  L2=800  L3=800  L4=800  L5=800  L6=800  L7=1600  L8=1600
[01/07 12:12:36    379s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2
[01/07 12:12:36    379s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[01/07 12:12:36    379s] [NR-eGR] Rule id: 1  Nets: 26 
[01/07 12:12:36    379s] (I)       ID:1  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[01/07 12:12:36    379s] (I)       Pitch:  L1=320  L2=400  L3=400  L4=400  L5=400  L6=400  L7=800  L8=800
[01/07 12:12:36    379s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[01/07 12:12:36    379s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[01/07 12:12:36    379s] [NR-eGR] ========================================
[01/07 12:12:36    379s] [NR-eGR] 
[01/07 12:12:36    379s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[01/07 12:12:36    379s] (I)       blocked tracks on layer2 : = 136 / 657 (20.70%)
[01/07 12:12:36    379s] (I)       blocked tracks on layer3 : = 36 / 594 (6.06%)
[01/07 12:12:36    379s] (I)       blocked tracks on layer4 : = 56 / 657 (8.52%)
[01/07 12:12:36    379s] (I)       blocked tracks on layer5 : = 36 / 594 (6.06%)
[01/07 12:12:36    379s] (I)       blocked tracks on layer6 : = 56 / 657 (8.52%)
[01/07 12:12:36    379s] (I)       blocked tracks on layer7 : = 62 / 288 (21.53%)
[01/07 12:12:36    379s] (I)       blocked tracks on layer8 : = 0 / 324 (0.00%)
[01/07 12:12:36    379s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1306.89 MB )
[01/07 12:12:36    379s] (I)       Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1306.89 MB )
[01/07 12:12:36    379s] (I)       Reset routing kernel
[01/07 12:12:36    379s] (I)       Started Global Routing ( Curr Mem: 1306.89 MB )
[01/07 12:12:36    379s] (I)       Started Initialization ( Curr Mem: 1306.89 MB )
[01/07 12:12:36    379s] (I)       totalPins=87  totalGlobalPin=83 (95.40%)
[01/07 12:12:36    379s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1306.89 MB )
[01/07 12:12:36    379s] (I)       Started Net group 1 ( Curr Mem: 1306.89 MB )
[01/07 12:12:36    379s] (I)       Started Generate topology ( Curr Mem: 1306.89 MB )
[01/07 12:12:36    379s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1306.89 MB )
[01/07 12:12:36    379s] (I)       total 2D Cap : 3499 = (1376 H, 2123 V)
[01/07 12:12:36    379s] [NR-eGR] Layer group 1: route 26 net(s) in layer range [2, 8]
[01/07 12:12:36    379s] (I)       
[01/07 12:12:36    379s] (I)       ============  Phase 1a Route ============
[01/07 12:12:36    379s] (I)       Started Phase 1a ( Curr Mem: 1306.89 MB )
[01/07 12:12:36    379s] (I)       Started Pattern routing ( Curr Mem: 1306.89 MB )
[01/07 12:12:36    379s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1306.89 MB )
[01/07 12:12:36    379s] (I)       Usage: 111 = (60 H, 51 V) = (4.36% H, 2.40% V) = (1.920e+02um H, 1.632e+02um V)
[01/07 12:12:36    379s] (I)       Started Add via demand to 2D ( Curr Mem: 1306.89 MB )
[01/07 12:12:36    379s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1306.89 MB )
[01/07 12:12:36    379s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1306.89 MB )
[01/07 12:12:36    379s] (I)       
[01/07 12:12:36    379s] (I)       ============  Phase 1b Route ============
[01/07 12:12:36    379s] (I)       Started Phase 1b ( Curr Mem: 1306.89 MB )
[01/07 12:12:36    379s] (I)       Usage: 111 = (60 H, 51 V) = (4.36% H, 2.40% V) = (1.920e+02um H, 1.632e+02um V)
[01/07 12:12:36    379s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.552000e+02um
[01/07 12:12:36    379s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1306.89 MB )
[01/07 12:12:36    379s] (I)       
[01/07 12:12:36    379s] (I)       ============  Phase 1c Route ============
[01/07 12:12:36    379s] (I)       Started Phase 1c ( Curr Mem: 1306.89 MB )
[01/07 12:12:36    379s] (I)       Usage: 111 = (60 H, 51 V) = (4.36% H, 2.40% V) = (1.920e+02um H, 1.632e+02um V)
[01/07 12:12:36    379s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1306.89 MB )
[01/07 12:12:36    379s] (I)       
[01/07 12:12:36    379s] (I)       ============  Phase 1d Route ============
[01/07 12:12:36    379s] (I)       Started Phase 1d ( Curr Mem: 1306.89 MB )
[01/07 12:12:36    379s] (I)       Usage: 111 = (60 H, 51 V) = (4.36% H, 2.40% V) = (1.920e+02um H, 1.632e+02um V)
[01/07 12:12:36    379s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1306.89 MB )
[01/07 12:12:36    379s] (I)       
[01/07 12:12:36    379s] (I)       ============  Phase 1e Route ============
[01/07 12:12:36    379s] (I)       Started Phase 1e ( Curr Mem: 1306.89 MB )
[01/07 12:12:36    379s] (I)       Started Route legalization ( Curr Mem: 1306.89 MB )
[01/07 12:12:36    379s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1306.89 MB )
[01/07 12:12:36    379s] (I)       Usage: 111 = (60 H, 51 V) = (4.36% H, 2.40% V) = (1.920e+02um H, 1.632e+02um V)
[01/07 12:12:36    379s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.552000e+02um
[01/07 12:12:36    379s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1306.89 MB )
[01/07 12:12:36    379s] (I)       
[01/07 12:12:36    379s] (I)       ============  Phase 1l Route ============
[01/07 12:12:36    379s] (I)       Started Phase 1l ( Curr Mem: 1306.89 MB )
[01/07 12:12:36    379s] (I)       Started Layer assignment (1T) ( Curr Mem: 1306.89 MB )
[01/07 12:12:36    379s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1306.89 MB )
[01/07 12:12:36    379s] (I)       Finished Layer assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1306.89 MB )
[01/07 12:12:36    379s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1306.89 MB )
[01/07 12:12:36    379s] (I)       Finished Net group 1 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1306.89 MB )
[01/07 12:12:36    379s] (I)       Started Clean cong LA ( Curr Mem: 1306.89 MB )
[01/07 12:12:36    379s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1306.89 MB )
[01/07 12:12:36    379s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[01/07 12:12:36    379s] (I)       Layer  2:        478       100         0           0         576    ( 0.00%) 
[01/07 12:12:36    379s] (I)       Layer  3:        503        67         0           0         576    ( 0.00%) 
[01/07 12:12:36    379s] (I)       Layer  4:        557         8         0           0         576    ( 0.00%) 
[01/07 12:12:36    379s] (I)       Layer  5:        503         0         0           0         576    ( 0.00%) 
[01/07 12:12:36    379s] (I)       Layer  6:        557         0         0           0         576    ( 0.00%) 
[01/07 12:12:36    379s] (I)       Layer  7:        212         0         0          32         256    (11.11%) 
[01/07 12:12:36    379s] (I)       Layer  8:        288         0         0           0         288    ( 0.00%) 
[01/07 12:12:36    379s] (I)       Total:          3098       175         0          32        3424    ( 0.93%) 
[01/07 12:12:36    379s] (I)       
[01/07 12:12:36    379s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[01/07 12:12:36    379s] [NR-eGR]                        OverCon            
[01/07 12:12:36    379s] [NR-eGR]                         #Gcell     %Gcell
[01/07 12:12:36    379s] [NR-eGR]       Layer                (0)    OverCon 
[01/07 12:12:36    379s] [NR-eGR] ----------------------------------------------
[01/07 12:12:36    379s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[01/07 12:12:36    379s] [NR-eGR]  metal2  (2)         0( 0.00%)   ( 0.00%) 
[01/07 12:12:36    379s] [NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[01/07 12:12:36    379s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[01/07 12:12:36    379s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[01/07 12:12:36    379s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[01/07 12:12:36    379s] [NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[01/07 12:12:36    379s] [NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[01/07 12:12:36    379s] [NR-eGR] ----------------------------------------------
[01/07 12:12:36    379s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[01/07 12:12:36    379s] [NR-eGR] 
[01/07 12:12:36    379s] (I)       Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1306.89 MB )
[01/07 12:12:36    379s] (I)       Started Export 3D cong map ( Curr Mem: 1306.89 MB )
[01/07 12:12:36    379s] (I)       total 2D Cap : 3515 = (1376 H, 2139 V)
[01/07 12:12:36    379s] (I)       Started Export 2D cong map ( Curr Mem: 1306.89 MB )
[01/07 12:12:36    379s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[01/07 12:12:36    379s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[01/07 12:12:36    379s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1306.89 MB )
[01/07 12:12:36    379s] (I)       Finished Export 3D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1306.89 MB )
[01/07 12:12:36    379s] (I)       Started Free existing wires ( Curr Mem: 1306.89 MB )
[01/07 12:12:36    379s] (I)       Finished Free existing wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1306.89 MB )
[01/07 12:12:36    379s] (I)       ============= Track Assignment ============
[01/07 12:12:36    379s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1306.89 MB )
[01/07 12:12:36    379s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1306.89 MB )
[01/07 12:12:36    379s] (I)       Started Track Assignment (1T) ( Curr Mem: 1306.89 MB )
[01/07 12:12:36    379s] (I)       Initialize Track Assignment ( max pin layer : 9 )
[01/07 12:12:36    379s] (I)       Current Track Assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1306.89 MB )
[01/07 12:12:36    379s] (I)       Run Multi-thread track assignment
[01/07 12:12:36    379s] (I)       Finished Track Assignment (1T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1306.89 MB )
[01/07 12:12:36    379s] (I)       Started Export ( Curr Mem: 1306.89 MB )
[01/07 12:12:36    379s] [NR-eGR] Started Export DB wires ( Curr Mem: 1306.89 MB )
[01/07 12:12:36    379s] [NR-eGR] Started Export all nets ( Curr Mem: 1306.89 MB )
[01/07 12:12:36    379s] [NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1306.89 MB )
[01/07 12:12:36    379s] [NR-eGR] Started Set wire vias ( Curr Mem: 1306.89 MB )
[01/07 12:12:36    379s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1306.89 MB )
[01/07 12:12:36    379s] [NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1306.89 MB )
[01/07 12:12:36    379s] [NR-eGR] --------------------------------------------------------------------------
[01/07 12:12:36    379s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 84
[01/07 12:12:36    379s] [NR-eGR] metal2  (2V) length: 1.795400e+02um, number of vias: 128
[01/07 12:12:36    379s] [NR-eGR] metal3  (3H) length: 2.226000e+02um, number of vias: 6
[01/07 12:12:36    379s] [NR-eGR] metal4  (4V) length: 1.720000e+01um, number of vias: 0
[01/07 12:12:36    379s] [NR-eGR] metal5  (5H) length: 0.000000e+00um, number of vias: 0
[01/07 12:12:36    379s] [NR-eGR] metal6  (6V) length: 0.000000e+00um, number of vias: 0
[01/07 12:12:36    379s] [NR-eGR] metal7  (7H) length: 0.000000e+00um, number of vias: 0
[01/07 12:12:36    379s] [NR-eGR] metal8  (8V) length: 0.000000e+00um, number of vias: 0
[01/07 12:12:36    379s] [NR-eGR] Total length: 4.193400e+02um, number of vias: 218
[01/07 12:12:36    379s] [NR-eGR] --------------------------------------------------------------------------
[01/07 12:12:36    379s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[01/07 12:12:36    379s] [NR-eGR] --------------------------------------------------------------------------
[01/07 12:12:36    379s] (I)       Started Update net boxes ( Curr Mem: 1306.89 MB )
[01/07 12:12:36    379s] (I)       Finished Update net boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1306.89 MB )
[01/07 12:12:36    379s] (I)       Started Update timing ( Curr Mem: 1306.89 MB )
[01/07 12:12:36    379s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1306.89 MB )
[01/07 12:12:36    379s] (I)       Finished Export ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1306.89 MB )
[01/07 12:12:36    379s] (I)       Started Postprocess design ( Curr Mem: 1306.89 MB )
[01/07 12:12:36    379s] (I)       Finished Postprocess design ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1306.89 MB )
[01/07 12:12:36    379s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1306.89 MB )
[01/07 12:12:36    379s]       Route Remaining Unrouted Nets done. (took cpu=0:00:00.2 real=0:00:00.2)
[01/07 12:12:36    379s]     Routing using NR in eGR->NR Step done.
[01/07 12:12:36    379s] Net route status summary:
[01/07 12:12:36    379s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[01/07 12:12:36    379s]   Non-clock:    28 (unrouted=2, trialRouted=26, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[01/07 12:12:36    379s] 
[01/07 12:12:36    379s] CCOPT: Done with clock implementation routing.
[01/07 12:12:36    379s] 
[01/07 12:12:36    379s]     Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:02.2 real=0:00:02.3)
[01/07 12:12:36    379s]   Clock implementation routing done.
[01/07 12:12:36    379s]   Leaving CCOpt scope - extractRC...
[01/07 12:12:36    379s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[01/07 12:12:36    379s] Extraction called for design 'counter4bit' of instances=23 and nets=29 using extraction engine 'preRoute' .
[01/07 12:12:36    379s] PreRoute RC Extraction called for design counter4bit.
[01/07 12:12:36    379s] RC Extraction called in multi-corner(2) mode.
[01/07 12:12:36    379s] RCMode: PreRoute
[01/07 12:12:36    379s]       RC Corner Indexes            0       1   
[01/07 12:12:36    379s] Capacitance Scaling Factor   : 1.10000 0.90000 
[01/07 12:12:36    379s] Resistance Scaling Factor    : 1.10000 0.90000 
[01/07 12:12:36    379s] Clock Cap. Scaling Factor    : 1.10000 0.90000 
[01/07 12:12:36    379s] Clock Res. Scaling Factor    : 1.10000 0.90000 
[01/07 12:12:36    379s] Shrink Factor                : 1.00000
[01/07 12:12:36    379s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[01/07 12:12:36    379s] Using capacitance table file ...
[01/07 12:12:36    379s] LayerId::1 widthSet size::4
[01/07 12:12:36    379s] LayerId::2 widthSet size::4
[01/07 12:12:36    379s] LayerId::3 widthSet size::4
[01/07 12:12:36    379s] LayerId::4 widthSet size::4
[01/07 12:12:36    379s] LayerId::5 widthSet size::4
[01/07 12:12:36    379s] LayerId::6 widthSet size::4
[01/07 12:12:36    379s] LayerId::7 widthSet size::4
[01/07 12:12:36    379s] LayerId::8 widthSet size::5
[01/07 12:12:36    379s] Updating RC grid for preRoute extraction ...
[01/07 12:12:36    379s] Initializing multi-corner capacitance tables ... 
[01/07 12:12:36    379s] Initializing multi-corner resistance tables ...
[01/07 12:12:36    379s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 12:12:36    379s] {RT SS_RC 0 8 8 {7 0} 1}
[01/07 12:12:36    379s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.031909 ; aWlH: 0.000000 ; Pmax: 0.807500 ; wcR: 0.666700 ; newSi: 0.080900 ; pMod: 83 ; 
[01/07 12:12:36    379s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1306.891M)
[01/07 12:12:36    379s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[01/07 12:12:36    379s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/07 12:12:36    379s]   Clock tree timing engine global stage delay update for SS_DELAY:setup.late...
[01/07 12:12:36    379s] End AAE Lib Interpolated Model. (MEM=1306.89 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/07 12:12:36    380s]   Clock tree timing engine global stage delay update for SS_DELAY:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 12:12:36    380s]   Clock DAG stats after routing clock trees:
[01/07 12:12:36    380s]     cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[01/07 12:12:36    380s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[01/07 12:12:36    380s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[01/07 12:12:36    380s]     sink capacitance : count=4, total=0.009pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.003pF
[01/07 12:12:36    380s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.006pF, total=0.006pF
[01/07 12:12:36    380s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=30.740um, total=30.740um
[01/07 12:12:36    380s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/07 12:12:36    380s]   Clock DAG net violations after routing clock trees: none
[01/07 12:12:36    380s]   Clock DAG primary half-corner transition distribution after routing clock trees:
[01/07 12:12:36    380s]     Leaf : target=0.290ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.174ns, 0 <= 0.232ns, 0 <= 0.261ns, 0 <= 0.276ns, 0 <= 0.290ns}
[01/07 12:12:36    380s]   Primary reporting skew groups after routing clock trees:
[01/07 12:12:36    380s]     skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.119], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[01/07 12:12:36    380s]         min path sink: count_reg[0]/CK
[01/07 12:12:36    380s]         max path sink: count_reg[0]/CK
[01/07 12:12:36    380s]   Skew group summary after routing clock trees:
[01/07 12:12:36    380s]     skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.119], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[01/07 12:12:36    380s]   CCOpt::Phase::Routing done. (took cpu=0:00:02.3 real=0:00:02.4)
[01/07 12:12:36    380s]   CCOpt::Phase::PostConditioning...
[01/07 12:12:36    380s]   Post Conditioning - Blocking space for clock sinks to ensure they remain legal.
[01/07 12:12:36    380s] OPERPROF: Starting DPlace-Init at level 1, MEM:1354.6M
[01/07 12:12:36    380s] z: 2, totalTracks: 1
[01/07 12:12:36    380s] z: 4, totalTracks: 1
[01/07 12:12:36    380s] z: 6, totalTracks: 1
[01/07 12:12:36    380s] z: 8, totalTracks: 1
[01/07 12:12:36    380s] #spOpts: N=130 mergeVia=F 
[01/07 12:12:36    380s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1354.6M
[01/07 12:12:36    380s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1354.6M
[01/07 12:12:36    380s] Core basic site is core
[01/07 12:12:36    380s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1354.6M
[01/07 12:12:36    380s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.009, MEM:1354.6M
[01/07 12:12:36    380s] Fast DP-INIT is on for default
[01/07 12:12:36    380s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/07 12:12:36    380s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.040, REAL:0.034, MEM:1354.6M
[01/07 12:12:36    380s] OPERPROF:     Starting CMU at level 3, MEM:1354.6M
[01/07 12:12:36    380s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1354.6M
[01/07 12:12:36    380s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.036, MEM:1354.6M
[01/07 12:12:36    380s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1354.6MB).
[01/07 12:12:36    380s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.044, MEM:1354.6M
[01/07 12:12:36    380s]   Removing CTS place status from clock tree and sinks.
[01/07 12:12:36    380s]   Removed CTS place status from 0 clock cells (out of 2 ) and 0 clock sinks (out of 0 ).
[01/07 12:12:36    380s]   Switching to inst based legalization.
[01/07 12:12:36    380s]   PostConditioning...
[01/07 12:12:36    380s]     PostConditioning active optimizations:
[01/07 12:12:36    380s]      - DRV fixing with cell sizing and buffering
[01/07 12:12:36    380s]      - Skew fixing with cell sizing
[01/07 12:12:36    380s]     
[01/07 12:12:36    380s]     Currently running CTS, using active skew data
[01/07 12:12:36    380s]     Reset bufferability constraints...
[01/07 12:12:36    380s]     Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
[01/07 12:12:36    380s]     Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 12:12:36    380s]     PostConditioning Upsizing To Fix DRVs...
[01/07 12:12:36    380s]       Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
[01/07 12:12:36    380s]       CCOpt-PostConditioning: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[01/07 12:12:36    380s]       
[01/07 12:12:36    380s]       PRO Statistics: Fix DRVs (initial upsizing):
[01/07 12:12:36    380s]       ============================================
[01/07 12:12:36    380s]       
[01/07 12:12:36    380s]       Cell changes by Net Type:
[01/07 12:12:36    380s]       
[01/07 12:12:36    380s]       -------------------------------------------------------------------------------------------------
[01/07 12:12:36    380s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[01/07 12:12:36    380s]       -------------------------------------------------------------------------------------------------
[01/07 12:12:36    380s]       top                0            0           0            0                    0                0
[01/07 12:12:36    380s]       trunk              0            0           0            0                    0                0
[01/07 12:12:36    380s]       leaf               0            0           0            0                    0                0
[01/07 12:12:36    380s]       -------------------------------------------------------------------------------------------------
[01/07 12:12:36    380s]       Total              0            0           0            0                    0                0
[01/07 12:12:36    380s]       -------------------------------------------------------------------------------------------------
[01/07 12:12:36    380s]       
[01/07 12:12:36    380s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
[01/07 12:12:36    380s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[01/07 12:12:36    380s]       
[01/07 12:12:36    380s]       Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
[01/07 12:12:36    380s]         cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[01/07 12:12:36    380s]         cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[01/07 12:12:36    380s]         cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[01/07 12:12:36    380s]         sink capacitance : count=4, total=0.009pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.003pF
[01/07 12:12:36    380s]         wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.006pF, total=0.006pF
[01/07 12:12:36    380s]         wire lengths     : top=0.000um, trunk=0.000um, leaf=30.740um, total=30.740um
[01/07 12:12:36    380s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/07 12:12:36    380s]       Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs': none
[01/07 12:12:36    380s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
[01/07 12:12:36    380s]         Leaf : target=0.290ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.174ns, 0 <= 0.232ns, 0 <= 0.261ns, 0 <= 0.276ns, 0 <= 0.290ns}
[01/07 12:12:36    380s]       Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
[01/07 12:12:36    380s]         skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.119], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[01/07 12:12:36    380s]             min path sink: count_reg[0]/CK
[01/07 12:12:36    380s]             max path sink: count_reg[0]/CK
[01/07 12:12:36    380s]       Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
[01/07 12:12:36    380s]         skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.119], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[01/07 12:12:36    380s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/07 12:12:36    380s]     PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 12:12:36    380s]     Recomputing CTS skew targets...
[01/07 12:12:36    380s]     Resolving skew group constraints...
[01/07 12:12:36    380s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[01/07 12:12:36    380s]     Resolving skew group constraints done.
[01/07 12:12:36    380s]     Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 12:12:36    380s]     PostConditioning Fixing DRVs...
[01/07 12:12:36    380s]       Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[01/07 12:12:36    380s]       CCOpt-PostConditioning: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[01/07 12:12:36    380s]       
[01/07 12:12:36    380s]       PRO Statistics: Fix DRVs (cell sizing):
[01/07 12:12:36    380s]       =======================================
[01/07 12:12:36    380s]       
[01/07 12:12:36    380s]       Cell changes by Net Type:
[01/07 12:12:36    380s]       
[01/07 12:12:36    380s]       -------------------------------------------------------------------------------------------------
[01/07 12:12:36    380s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[01/07 12:12:36    380s]       -------------------------------------------------------------------------------------------------
[01/07 12:12:36    380s]       top                0            0           0            0                    0                0
[01/07 12:12:36    380s]       trunk              0            0           0            0                    0                0
[01/07 12:12:36    380s]       leaf               0            0           0            0                    0                0
[01/07 12:12:36    380s]       -------------------------------------------------------------------------------------------------
[01/07 12:12:36    380s]       Total              0            0           0            0                    0                0
[01/07 12:12:36    380s]       -------------------------------------------------------------------------------------------------
[01/07 12:12:36    380s]       
[01/07 12:12:36    380s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
[01/07 12:12:36    380s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[01/07 12:12:36    380s]       
[01/07 12:12:36    380s]       Clock DAG stats after 'PostConditioning Fixing DRVs':
[01/07 12:12:36    380s]         cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[01/07 12:12:36    380s]         cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[01/07 12:12:36    380s]         cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[01/07 12:12:36    380s]         sink capacitance : count=4, total=0.009pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.003pF
[01/07 12:12:36    380s]         wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.006pF, total=0.006pF
[01/07 12:12:36    380s]         wire lengths     : top=0.000um, trunk=0.000um, leaf=30.740um, total=30.740um
[01/07 12:12:36    380s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/07 12:12:36    380s]       Clock DAG net violations after 'PostConditioning Fixing DRVs': none
[01/07 12:12:36    380s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
[01/07 12:12:36    380s]         Leaf : target=0.290ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.174ns, 0 <= 0.232ns, 0 <= 0.261ns, 0 <= 0.276ns, 0 <= 0.290ns}
[01/07 12:12:36    380s]       Primary reporting skew groups after 'PostConditioning Fixing DRVs':
[01/07 12:12:36    380s]         skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.119], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[01/07 12:12:36    380s]             min path sink: count_reg[0]/CK
[01/07 12:12:36    380s]             max path sink: count_reg[0]/CK
[01/07 12:12:36    380s]       Skew group summary after 'PostConditioning Fixing DRVs':
[01/07 12:12:36    380s]         skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.119], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[01/07 12:12:36    380s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/07 12:12:36    380s]     PostConditioning Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 12:12:36    380s]     Buffering to fix DRVs...
[01/07 12:12:36    380s]     Fixing DRVs with route buffering pass 1. Quick buffering: enabled
[01/07 12:12:36    380s]     Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[01/07 12:12:36    380s]     Inserted 0 buffers and inverters.
[01/07 12:12:36    380s]     success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
[01/07 12:12:36    380s]     CCOpt-PostConditioning: nets considered: 1, nets tested: 1, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
[01/07 12:12:36    380s]     Clock DAG stats PostConditioning after re-buffering DRV fixing:
[01/07 12:12:36    380s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[01/07 12:12:36    380s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[01/07 12:12:36    380s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[01/07 12:12:36    380s]       sink capacitance : count=4, total=0.009pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.003pF
[01/07 12:12:36    380s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.006pF, total=0.006pF
[01/07 12:12:36    380s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=30.740um, total=30.740um
[01/07 12:12:36    380s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/07 12:12:36    380s]     Clock DAG net violations PostConditioning after re-buffering DRV fixing: none
[01/07 12:12:36    380s]     Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
[01/07 12:12:36    380s]       Leaf : target=0.290ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.174ns, 0 <= 0.232ns, 0 <= 0.261ns, 0 <= 0.276ns, 0 <= 0.290ns}
[01/07 12:12:36    380s]     Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
[01/07 12:12:36    380s]       skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.119], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[01/07 12:12:36    380s]           min path sink: count_reg[0]/CK
[01/07 12:12:36    380s]           max path sink: count_reg[0]/CK
[01/07 12:12:36    380s]     Skew group summary PostConditioning after re-buffering DRV fixing:
[01/07 12:12:36    380s]       skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.119], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[01/07 12:12:36    380s]     Buffering to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 12:12:36    380s]     
[01/07 12:12:36    380s]     Slew Diagnostics: After DRV fixing
[01/07 12:12:36    380s]     ==================================
[01/07 12:12:36    380s]     
[01/07 12:12:36    380s]     Global Causes:
[01/07 12:12:36    380s]     
[01/07 12:12:36    380s]     -----
[01/07 12:12:36    380s]     Cause
[01/07 12:12:36    380s]     -----
[01/07 12:12:36    380s]       (empty table)
[01/07 12:12:36    380s]     -----
[01/07 12:12:36    380s]     
[01/07 12:12:36    380s]     Top 5 overslews:
[01/07 12:12:36    380s]     
[01/07 12:12:36    380s]     ---------------------------------
[01/07 12:12:36    380s]     Overslew    Causes    Driving Pin
[01/07 12:12:36    380s]     ---------------------------------
[01/07 12:12:36    380s]       (empty table)
[01/07 12:12:36    380s]     ---------------------------------
[01/07 12:12:36    380s]     
[01/07 12:12:36    380s]     Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[01/07 12:12:36    380s]     
[01/07 12:12:36    380s]     -------------------
[01/07 12:12:36    380s]     Cause    Occurences
[01/07 12:12:36    380s]     -------------------
[01/07 12:12:36    380s]       (empty table)
[01/07 12:12:36    380s]     -------------------
[01/07 12:12:36    380s]     
[01/07 12:12:36    380s]     Violation diagnostics counts from the 0 nodes that have violations:
[01/07 12:12:36    380s]     
[01/07 12:12:36    380s]     -------------------
[01/07 12:12:36    380s]     Cause    Occurences
[01/07 12:12:36    380s]     -------------------
[01/07 12:12:36    380s]       (empty table)
[01/07 12:12:36    380s]     -------------------
[01/07 12:12:36    380s]     
[01/07 12:12:36    380s]     PostConditioning Fixing Skew by cell sizing...
[01/07 12:12:36    380s]       Path optimization required 0 stage delay updates 
[01/07 12:12:36    380s]       Resized 0 clock insts to decrease delay.
[01/07 12:12:36    380s]       Fixing short paths with downsize only
[01/07 12:12:36    380s]       Path optimization required 0 stage delay updates 
[01/07 12:12:36    380s]       Resized 0 clock insts to increase delay.
[01/07 12:12:36    380s]       
[01/07 12:12:36    380s]       PRO Statistics: Fix Skew (cell sizing):
[01/07 12:12:36    380s]       =======================================
[01/07 12:12:36    380s]       
[01/07 12:12:36    380s]       Cell changes by Net Type:
[01/07 12:12:36    380s]       
[01/07 12:12:36    380s]       -------------------------------------------------------------------------------------------------
[01/07 12:12:36    380s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[01/07 12:12:36    380s]       -------------------------------------------------------------------------------------------------
[01/07 12:12:36    380s]       top                0            0           0            0                    0                0
[01/07 12:12:36    380s]       trunk              0            0           0            0                    0                0
[01/07 12:12:36    380s]       leaf               0            0           0            0                    0                0
[01/07 12:12:36    380s]       -------------------------------------------------------------------------------------------------
[01/07 12:12:36    380s]       Total              0            0           0            0                    0                0
[01/07 12:12:36    380s]       -------------------------------------------------------------------------------------------------
[01/07 12:12:36    380s]       
[01/07 12:12:36    380s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
[01/07 12:12:36    380s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[01/07 12:12:36    380s]       
[01/07 12:12:36    380s]       Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
[01/07 12:12:36    380s]         cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[01/07 12:12:36    380s]         cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[01/07 12:12:36    380s]         cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[01/07 12:12:36    380s]         sink capacitance : count=4, total=0.009pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.003pF
[01/07 12:12:36    380s]         wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.006pF, total=0.006pF
[01/07 12:12:36    380s]         wire lengths     : top=0.000um, trunk=0.000um, leaf=30.740um, total=30.740um
[01/07 12:12:36    380s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/07 12:12:36    380s]       Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing': none
[01/07 12:12:36    380s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
[01/07 12:12:36    380s]         Leaf : target=0.290ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.174ns, 0 <= 0.232ns, 0 <= 0.261ns, 0 <= 0.276ns, 0 <= 0.290ns}
[01/07 12:12:36    380s]       Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
[01/07 12:12:36    380s]         skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.119], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[01/07 12:12:36    380s]             min path sink: count_reg[0]/CK
[01/07 12:12:36    380s]             max path sink: count_reg[0]/CK
[01/07 12:12:36    380s]       Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
[01/07 12:12:36    380s]         skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.119], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[01/07 12:12:36    380s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[01/07 12:12:36    380s]     PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 12:12:36    380s]     Reconnecting optimized routes...
[01/07 12:12:36    380s]     Reset timing graph...
[01/07 12:12:36    380s] Ignoring AAE DB Resetting ...
[01/07 12:12:36    380s]     Reset timing graph done.
[01/07 12:12:36    380s]     Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 12:12:36    380s] Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unnecessary.
[01/07 12:12:36    380s]     Set dirty flag on 0 instances, 0 nets
[01/07 12:12:36    380s]   PostConditioning done.
[01/07 12:12:36    380s] Net route status summary:
[01/07 12:12:36    380s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[01/07 12:12:36    380s]   Non-clock:    28 (unrouted=2, trialRouted=26, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[01/07 12:12:36    380s]   Update timing and DAG stats after post-conditioning...
[01/07 12:12:36    380s]   Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 12:12:36    380s]   Clock tree timing engine global stage delay update for SS_DELAY:setup.late...
[01/07 12:12:36    380s] End AAE Lib Interpolated Model. (MEM=1345.05 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/07 12:12:36    380s]   Clock tree timing engine global stage delay update for SS_DELAY:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 12:12:36    380s]   Clock DAG stats after post-conditioning:
[01/07 12:12:36    380s]     cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[01/07 12:12:36    380s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[01/07 12:12:36    380s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[01/07 12:12:36    380s]     sink capacitance : count=4, total=0.009pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.003pF
[01/07 12:12:36    380s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.006pF, total=0.006pF
[01/07 12:12:36    380s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=30.740um, total=30.740um
[01/07 12:12:36    380s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/07 12:12:36    380s]   Clock DAG net violations after post-conditioning: none
[01/07 12:12:36    380s]   Clock DAG primary half-corner transition distribution after post-conditioning:
[01/07 12:12:36    380s]     Leaf : target=0.290ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.174ns, 0 <= 0.232ns, 0 <= 0.261ns, 0 <= 0.276ns, 0 <= 0.290ns}
[01/07 12:12:36    380s]   Primary reporting skew groups after post-conditioning:
[01/07 12:12:36    380s]     skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.119], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[01/07 12:12:36    380s]         min path sink: count_reg[0]/CK
[01/07 12:12:36    380s]         max path sink: count_reg[0]/CK
[01/07 12:12:36    380s]   Skew group summary after post-conditioning:
[01/07 12:12:36    380s]     skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.119], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[01/07 12:12:36    380s]   CCOpt::Phase::PostConditioning done. (took cpu=0:00:00.1 real=0:00:00.1)
[01/07 12:12:36    380s]   Setting CTS place status to fixed for clock tree and sinks.
[01/07 12:12:36    380s]   numClockCells = 2, numClockCellsFixed = 2, numClockCellsRestored = 0, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[01/07 12:12:36    380s]   Post-balance tidy up or trial balance steps...
[01/07 12:12:36    380s]   
[01/07 12:12:36    380s]   Clock DAG stats at end of CTS:
[01/07 12:12:36    380s]   ==============================
[01/07 12:12:36    380s]   
[01/07 12:12:36    380s]   -----------------------------------------------------------
[01/07 12:12:36    380s]   Cell type                     Count    Area     Capacitance
[01/07 12:12:36    380s]   -----------------------------------------------------------
[01/07 12:12:36    380s]   Buffers                         0      0.000       0.000
[01/07 12:12:36    380s]   Inverters                       0      0.000       0.000
[01/07 12:12:36    380s]   Integrated Clock Gates          0      0.000       0.000
[01/07 12:12:36    380s]   Non-Integrated Clock Gates      0      0.000       0.000
[01/07 12:12:36    380s]   Clock Logic                     0      0.000       0.000
[01/07 12:12:36    380s]   All                             0      0.000       0.000
[01/07 12:12:36    380s]   -----------------------------------------------------------
[01/07 12:12:36    380s]   
[01/07 12:12:36    380s]   
[01/07 12:12:36    380s]   Clock DAG wire lengths at end of CTS:
[01/07 12:12:36    380s]   =====================================
[01/07 12:12:36    380s]   
[01/07 12:12:36    380s]   --------------------
[01/07 12:12:36    380s]   Type     Wire Length
[01/07 12:12:36    380s]   --------------------
[01/07 12:12:36    380s]   Top         0.000
[01/07 12:12:36    380s]   Trunk       0.000
[01/07 12:12:36    380s]   Leaf       30.740
[01/07 12:12:36    380s]   Total      30.740
[01/07 12:12:36    380s]   --------------------
[01/07 12:12:36    380s]   
[01/07 12:12:36    380s]   
[01/07 12:12:36    380s]   Clock DAG hp wire lengths at end of CTS:
[01/07 12:12:36    380s]   ========================================
[01/07 12:12:36    380s]   
[01/07 12:12:36    380s]   -----------------------
[01/07 12:12:36    380s]   Type     hp Wire Length
[01/07 12:12:36    380s]   -----------------------
[01/07 12:12:36    380s]   Top          0.000
[01/07 12:12:36    380s]   Trunk        0.000
[01/07 12:12:36    380s]   Leaf         0.000
[01/07 12:12:36    380s]   Total        0.000
[01/07 12:12:36    380s]   -----------------------
[01/07 12:12:36    380s]   
[01/07 12:12:36    380s]   
[01/07 12:12:36    380s]   Clock DAG capacitances at end of CTS:
[01/07 12:12:36    380s]   =====================================
[01/07 12:12:36    380s]   
[01/07 12:12:36    380s]   --------------------------------
[01/07 12:12:36    380s]   Type     Gate     Wire     Total
[01/07 12:12:36    380s]   --------------------------------
[01/07 12:12:36    380s]   Top      0.000    0.000    0.000
[01/07 12:12:36    380s]   Trunk    0.000    0.000    0.000
[01/07 12:12:36    380s]   Leaf     0.009    0.006    0.015
[01/07 12:12:36    380s]   Total    0.009    0.006    0.015
[01/07 12:12:36    380s]   --------------------------------
[01/07 12:12:36    380s]   
[01/07 12:12:36    380s]   
[01/07 12:12:36    380s]   Clock DAG sink capacitances at end of CTS:
[01/07 12:12:36    380s]   ==========================================
[01/07 12:12:36    380s]   
[01/07 12:12:36    380s]   --------------------------------------------------------
[01/07 12:12:36    380s]   Count    Total    Average    Std. Dev.    Min      Max
[01/07 12:12:36    380s]   --------------------------------------------------------
[01/07 12:12:36    380s]     4      0.009     0.002       0.001      0.002    0.003
[01/07 12:12:36    380s]   --------------------------------------------------------
[01/07 12:12:36    380s]   
[01/07 12:12:36    380s]   
[01/07 12:12:36    380s]   Clock DAG net violations at end of CTS:
[01/07 12:12:36    380s]   =======================================
[01/07 12:12:36    380s]   
[01/07 12:12:36    380s]   None
[01/07 12:12:36    380s]   
[01/07 12:12:36    380s]   
[01/07 12:12:36    380s]   Clock DAG primary half-corner transition distribution at end of CTS:
[01/07 12:12:36    380s]   ====================================================================
[01/07 12:12:36    380s]   
[01/07 12:12:36    380s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[01/07 12:12:36    380s]   Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
[01/07 12:12:36    380s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[01/07 12:12:36    380s]   Leaf        0.290       1       0.004       0.000      0.004    0.004    {1 <= 0.174ns, 0 <= 0.232ns, 0 <= 0.261ns, 0 <= 0.276ns, 0 <= 0.290ns}         -
[01/07 12:12:36    380s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[01/07 12:12:36    380s]   
[01/07 12:12:36    380s]   
[01/07 12:12:36    380s]   Primary reporting skew groups summary at end of CTS:
[01/07 12:12:36    380s]   ====================================================
[01/07 12:12:36    380s]   
[01/07 12:12:36    380s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------------
[01/07 12:12:36    380s]   Half-corner            Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[01/07 12:12:36    380s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------------
[01/07 12:12:36    380s]   SS_DELAY:setup.late    clk/FF_SDC    0.000     0.000     0.000       0.119         0.000           0.000           0.000        0.000     100% {0.000, 0.000}
[01/07 12:12:36    380s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------------
[01/07 12:12:36    380s]   
[01/07 12:12:36    380s]   
[01/07 12:12:36    380s]   Skew group summary at end of CTS:
[01/07 12:12:36    380s]   =================================
[01/07 12:12:36    380s]   
[01/07 12:12:36    380s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------------
[01/07 12:12:36    380s]   Half-corner            Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[01/07 12:12:36    380s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------------
[01/07 12:12:36    380s]   SS_DELAY:setup.late    clk/FF_SDC    0.000     0.000     0.000       0.119         0.000           0.000           0.000        0.000     100% {0.000, 0.000}
[01/07 12:12:36    380s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------------
[01/07 12:12:36    380s]   
[01/07 12:12:36    380s]   
[01/07 12:12:36    380s]   Found a total of 0 clock tree pins with a slew violation.
[01/07 12:12:36    380s]   
[01/07 12:12:36    380s]   Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 12:12:36    380s] Synthesizing clock trees done.
[01/07 12:12:36    380s] Tidy Up And Update Timing...
[01/07 12:12:36    380s] External - Set all clocks to propagated mode...
[01/07 12:12:36    380s] Innovus updating I/O latencies
[01/07 12:12:37    380s] #################################################################################
[01/07 12:12:37    380s] # Design Stage: PreRoute
[01/07 12:12:37    380s] # Design Name: counter4bit
[01/07 12:12:37    380s] # Design Mode: 130nm
[01/07 12:12:37    380s] # Analysis Mode: MMMC Non-OCV 
[01/07 12:12:37    380s] # Parasitics Mode: No SPEF/RCDB 
[01/07 12:12:37    380s] # Signoff Settings: SI Off 
[01/07 12:12:37    380s] #################################################################################
[01/07 12:12:37    380s] Topological Sorting (REAL = 0:00:00.0, MEM = 1365.6M, InitMEM = 1365.6M)
[01/07 12:12:37    380s] Start delay calculation (fullDC) (1 T). (MEM=1365.65)
[01/07 12:12:37    380s] End AAE Lib Interpolated Model. (MEM=1377.26 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/07 12:12:37    380s] Total number of fetched objects 27
[01/07 12:12:37    380s] Total number of fetched objects 27
[01/07 12:12:37    380s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/07 12:12:37    380s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/07 12:12:37    380s] End delay calculation. (MEM=1393.95 CPU=0:00:00.0 REAL=0:00:00.0)
[01/07 12:12:37    380s] End delay calculation (fullDC). (MEM=1393.95 CPU=0:00:00.0 REAL=0:00:00.0)
[01/07 12:12:37    380s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1394.0M) ***
[01/07 12:12:37    380s] Setting all clocks to propagated mode.
[01/07 12:12:37    380s] External - Set all clocks to propagated mode done. (took cpu=0:00:00.4 real=0:00:00.4)
[01/07 12:12:37    380s] Clock DAG stats after update timingGraph:
[01/07 12:12:37    380s]   cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[01/07 12:12:37    380s]   cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[01/07 12:12:37    380s]   cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
[01/07 12:12:37    380s]   sink capacitance : count=4, total=0.009pF, avg=0.002pF, sd=0.001pF, min=0.002pF, max=0.003pF
[01/07 12:12:37    380s]   wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.006pF, total=0.006pF
[01/07 12:12:37    380s]   wire lengths     : top=0.000um, trunk=0.000um, leaf=30.740um, total=30.740um
[01/07 12:12:37    380s]   hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[01/07 12:12:37    380s] Clock DAG net violations after update timingGraph: none
[01/07 12:12:37    380s] Clock DAG primary half-corner transition distribution after update timingGraph:
[01/07 12:12:37    380s]   Leaf : target=0.290ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.174ns, 0 <= 0.232ns, 0 <= 0.261ns, 0 <= 0.276ns, 0 <= 0.290ns}
[01/07 12:12:37    380s] Primary reporting skew groups after update timingGraph:
[01/07 12:12:37    380s]   skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.119], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[01/07 12:12:37    380s]       min path sink: count_reg[0]/CK
[01/07 12:12:37    380s]       max path sink: count_reg[0]/CK
[01/07 12:12:37    380s] Skew group summary after update timingGraph:
[01/07 12:12:37    380s]   skew_group clk/FF_SDC: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.119], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[01/07 12:12:37    380s] Logging CTS constraint violations...
[01/07 12:12:37    380s]   No violations found.
[01/07 12:12:37    380s] Logging CTS constraint violations done.
[01/07 12:12:37    380s] Tidy Up And Update Timing done. (took cpu=0:00:00.4 real=0:00:00.4)
[01/07 12:12:37    380s] Copying last skew targets (including wire skew targets) from clk/FF_SDC to clk/SS_SDC (the duplicate skew group).
[01/07 12:12:37    380s] Copying last insertion target (including wire insertion delay target) from clk/FF_SDC to clk/SS_SDC (the duplicate skew group).
[01/07 12:12:37    380s] Runtime done. (took cpu=0:00:07.8 real=0:00:07.9)
[01/07 12:12:37    380s] Runtime Report Coverage % = 92.7
[01/07 12:12:37    380s] Runtime Summary
[01/07 12:12:37    380s] ===============
[01/07 12:12:37    380s] Clock Runtime:  (48%) Core CTS           3.59 (Init 2.71, Construction 0.18, Implementation 0.29, eGRPC 0.22, PostConditioning 0.10, Other 0.09)
[01/07 12:12:37    380s] Clock Runtime:  (38%) CTS services       2.80 (RefinePlace 0.21, EarlyGlobalClock 0.32, NanoRoute 1.92, ExtractRC 0.34, TimingAnalysis 0.00)
[01/07 12:12:37    380s] Clock Runtime:  (12%) Other CTS          0.94 (Init 0.27, CongRepair/EGR-DP 0.25, TimingUpdate 0.42, Other 0.00)
[01/07 12:12:37    380s] Clock Runtime: (100%) Total              7.33
[01/07 12:12:37    380s] 
[01/07 12:12:37    380s] 
[01/07 12:12:37    380s] Runtime Summary:
[01/07 12:12:37    380s] ================
[01/07 12:12:37    380s] 
[01/07 12:12:37    380s] ------------------------------------------------------------------------------------------------------------------
[01/07 12:12:37    380s] wall  % time  children  called  name
[01/07 12:12:37    380s] ------------------------------------------------------------------------------------------------------------------
[01/07 12:12:37    380s] 7.90  100.00    7.90      0       
[01/07 12:12:37    380s] 7.90  100.00    7.33      1     Runtime
[01/07 12:12:37    380s] 0.07    0.84    0.07      1     CCOpt::Phase::Initialization
[01/07 12:12:37    380s] 0.07    0.83    0.06      1       Check Prerequisites
[01/07 12:12:37    380s] 0.06    0.79    0.00      1         Leaving CCOpt scope - CheckPlace
[01/07 12:12:37    380s] 2.85   36.01    2.78      1     CCOpt::Phase::PreparingToBalance
[01/07 12:12:37    380s] 0.00    0.01    0.00      1       Leaving CCOpt scope - Initializing power interface
[01/07 12:12:37    380s] 0.21    2.65    0.00      1       Leaving CCOpt scope - optDesignGlobalRouteStep
[01/07 12:12:37    380s] 0.08    1.04    0.00      1       Legalization setup
[01/07 12:12:37    380s] 2.49   31.50    0.00      1       Validating CTS configuration
[01/07 12:12:37    380s] 0.00    0.00    0.00      1         Checking module port directions
[01/07 12:12:37    380s] 0.07    0.88    0.00      1     Preparing To Balance
[01/07 12:12:37    380s] 0.71    9.00    0.71      1     CCOpt::Phase::Construction
[01/07 12:12:37    380s] 0.64    8.08    0.64      1       Stage::Clustering
[01/07 12:12:37    380s] 0.20    2.49    0.18      1         Clustering
[01/07 12:12:37    380s] 0.00    0.02    0.00      1           Initialize for clustering
[01/07 12:12:37    380s] 0.01    0.11    0.00      1           Bottom-up phase
[01/07 12:12:37    380s] 0.17    2.15    0.13      1           Legalizing clock trees
[01/07 12:12:37    380s] 0.11    1.33    0.00      1             Leaving CCOpt scope - ClockRefiner
[01/07 12:12:37    380s] 0.02    0.30    0.00      1             Clock tree timing engine global stage delay update for SS_DELAY:setup.late
[01/07 12:12:37    380s] 0.44    5.57    0.43      1         CongRepair After Initial Clustering
[01/07 12:12:37    380s] 0.30    3.82    0.25      1           Leaving CCOpt scope - Early Global Route
[01/07 12:12:37    380s] 0.16    1.98    0.00      1             Early Global Route - eGR only step
[01/07 12:12:37    380s] 0.09    1.15    0.00      1             Congestion Repair
[01/07 12:12:37    380s] 0.13    1.60    0.00      1           Leaving CCOpt scope - extractRC
[01/07 12:12:37    380s] 0.01    0.07    0.00      1           Clock tree timing engine global stage delay update for SS_DELAY:setup.late
[01/07 12:12:37    380s] 0.01    0.18    0.01      1       Stage::DRV Fixing
[01/07 12:12:37    380s] 0.01    0.08    0.00      1         Fixing clock tree slew time and max cap violations
[01/07 12:12:37    380s] 0.01    0.10    0.00      1         Fixing clock tree slew time and max cap violations - detailed pass
[01/07 12:12:37    380s] 0.06    0.72    0.06      1       Stage::Insertion Delay Reduction
[01/07 12:12:37    380s] 0.00    0.05    0.00      1         Removing unnecessary root buffering
[01/07 12:12:37    380s] 0.00    0.05    0.00      1         Removing unconstrained drivers
[01/07 12:12:37    380s] 0.04    0.48    0.00      1         Reducing insertion delay 1
[01/07 12:12:37    380s] 0.00    0.05    0.00      1         Removing longest path buffering
[01/07 12:12:37    380s] 0.01    0.08    0.00      1         Reducing insertion delay 2
[01/07 12:12:37    380s] 0.34    4.28    0.34      1     CCOpt::Phase::Implementation
[01/07 12:12:37    380s] 0.02    0.21    0.02      1       Stage::Reducing Power
[01/07 12:12:37    380s] 0.01    0.07    0.00      1         Improving clock tree routing
[01/07 12:12:37    380s] 0.01    0.09    0.00      1         Reducing clock tree power 1
[01/07 12:12:37    380s] 0.00    0.00    0.00      1           Legalizing clock trees
[01/07 12:12:37    380s] 0.00    0.04    0.00      1         Reducing clock tree power 2
[01/07 12:12:37    380s] 0.19    2.40    0.18      1       Stage::Balancing
[01/07 12:12:37    380s] 0.14    1.78    0.13      1         Approximately balancing fragments step
[01/07 12:12:37    380s] 0.11    1.40    0.00      1           Resolve constraints - Approximately balancing fragments
[01/07 12:12:37    380s] 0.01    0.09    0.00      1           Estimate delay to be added in balancing - Approximately balancing fragments
[01/07 12:12:37    380s] 0.00    0.06    0.00      1           Moving gates to improve sub-tree skew
[01/07 12:12:37    380s] 0.01    0.07    0.00      1           Approximately balancing fragments bottom up
[01/07 12:12:37    380s] 0.00    0.06    0.00      1           Approximately balancing fragments, wire and cell delays
[01/07 12:12:37    380s] 0.01    0.08    0.00      1         Improving fragments clock skew
[01/07 12:12:37    380s] 0.02    0.28    0.02      1         Approximately balancing step
[01/07 12:12:37    380s] 0.01    0.15    0.00      1           Resolve constraints - Approximately balancing
[01/07 12:12:37    380s] 0.00    0.05    0.00      1           Approximately balancing, wire and cell delays
[01/07 12:12:37    380s] 0.01    0.09    0.00      1         Fixing clock tree overload
[01/07 12:12:37    380s] 0.01    0.07    0.00      1         Approximately balancing paths
[01/07 12:12:37    380s] 0.07    0.83    0.06      1       Stage::Polishing
[01/07 12:12:37    380s] 0.01    0.10    0.00      1         Merging balancing drivers for power
[01/07 12:12:37    380s] 0.00    0.01    0.00      1           Clock tree timing engine global stage delay update for SS_DELAY:setup.late
[01/07 12:12:37    380s] 0.01    0.07    0.00      1         Improving clock skew
[01/07 12:12:37    380s] 0.01    0.18    0.01      1         Moving gates to reduce wire capacitance
[01/07 12:12:37    380s] 0.00    0.01    0.00      1           Artificially removing short and long paths
[01/07 12:12:37    380s] 0.00    0.02    0.00      1           Moving gates to reduce wire capacitance - iteration 1: WireCapReduction
[01/07 12:12:37    380s] 0.00    0.00    0.00      1             Legalizing clock trees
[01/07 12:12:37    380s] 0.00    0.05    0.00      1           Moving gates to reduce wire capacitance - iteration 1: MoveGates
[01/07 12:12:37    380s] 0.00    0.00    0.00      1             Legalizing clock trees
[01/07 12:12:37    380s] 0.01    0.11    0.00      1         Reducing clock tree power 3
[01/07 12:12:37    380s] 0.00    0.00    0.00      1           Artificially removing short and long paths
[01/07 12:12:37    380s] 0.00    0.00    0.00      1           Legalizing clock trees
[01/07 12:12:37    380s] 0.00    0.06    0.00      1         Improving insertion delay
[01/07 12:12:37    380s] 0.02    0.26    0.01      1         Wire Opt OverFix
[01/07 12:12:37    380s] 0.01    0.11    0.00      1           Wire Reduction extra effort
[01/07 12:12:37    380s] 0.00    0.00    0.00      1             Artificially removing short and long paths
[01/07 12:12:37    380s] 0.00    0.00    0.00      1             Global shorten wires A0
[01/07 12:12:37    380s] 0.00    0.01    0.00      2             Move For Wirelength - core
[01/07 12:12:37    380s] 0.00    0.00    0.00      1             Global shorten wires A1
[01/07 12:12:37    380s] 0.00    0.00    0.00      1             Global shorten wires B
[01/07 12:12:37    380s] 0.00    0.01    0.00      1             Move For Wirelength - branch
[01/07 12:12:37    380s] 0.00    0.03    0.00      1           Optimizing orientation
[01/07 12:12:37    380s] 0.00    0.02    0.00      1             FlipOpt
[01/07 12:12:37    380s] 0.07    0.83    0.05      1       Stage::Updating netlist
[01/07 12:12:37    380s] 0.05    0.66    0.00      1         Leaving CCOpt scope - ClockRefiner
[01/07 12:12:37    380s] 0.38    4.81    0.32      1     CCOpt::Phase::eGRPC
[01/07 12:12:37    380s] 0.13    1.64    0.13      1       Leaving CCOpt scope - Routing Tools
[01/07 12:12:37    380s] 0.13    1.62    0.00      1         Early Global Route - eGR only step
[01/07 12:12:37    380s] 0.11    1.38    0.00      1       Leaving CCOpt scope - extractRC
[01/07 12:12:37    380s] 0.00    0.06    0.00      1       Reset bufferability constraints
[01/07 12:12:37    380s] 0.00    0.05    0.00      1         Clock tree timing engine global stage delay update for SS_DELAY:setup.late
[01/07 12:12:37    380s] 0.00    0.06    0.00      1       eGRPC Moving buffers
[01/07 12:12:37    380s] 0.00    0.00    0.00      1         Violation analysis
[01/07 12:12:37    380s] 0.01    0.10    0.00      1       eGRPC Initial Pass of Downsizing Clock Tree cells
[01/07 12:12:37    380s] 0.00    0.00    0.00      1         Artificially removing long paths
[01/07 12:12:37    380s] 0.01    0.11    0.00      1       eGRPC Fixing DRVs
[01/07 12:12:37    380s] 0.00    0.01    0.00      1       Reconnecting optimized routes
[01/07 12:12:37    380s] 0.00    0.00    0.00      1       Violation analysis
[01/07 12:12:37    380s] 0.05    0.69    0.00      1       Leaving CCOpt scope - ClockRefiner
[01/07 12:12:37    380s] 2.38   30.07    2.37      1     CCOpt::Phase::Routing
[01/07 12:12:37    380s] 2.26   28.59    2.19      1       Leaving CCOpt scope - Routing Tools
[01/07 12:12:37    380s] 0.11    1.40    0.00      1         Early Global Route - eGR->NR step
[01/07 12:12:37    380s] 1.92   24.29    0.00      1         NanoRoute
[01/07 12:12:37    380s] 0.16    1.99    0.00      1         Route Remaining Unrouted Nets
[01/07 12:12:37    380s] 0.11    1.34    0.00      1       Leaving CCOpt scope - extractRC
[01/07 12:12:37    380s] 0.01    0.07    0.00      1       Clock tree timing engine global stage delay update for SS_DELAY:setup.late
[01/07 12:12:37    380s] 0.10    1.31    0.04      1     CCOpt::Phase::PostConditioning
[01/07 12:12:37    380s] 0.00    0.00    0.00      1       Reset bufferability constraints
[01/07 12:12:37    380s] 0.01    0.09    0.00      1       PostConditioning Upsizing To Fix DRVs
[01/07 12:12:37    380s] 0.01    0.12    0.00      1       Recomputing CTS skew targets
[01/07 12:12:37    380s] 0.01    0.10    0.00      1       PostConditioning Fixing DRVs
[01/07 12:12:37    380s] 0.01    0.09    0.00      1       Buffering to fix DRVs
[01/07 12:12:37    380s] 0.01    0.07    0.00      1       PostConditioning Fixing Skew by cell sizing
[01/07 12:12:37    380s] 0.00    0.01    0.00      1       Reconnecting optimized routes
[01/07 12:12:37    380s] 0.00    0.00    0.00      1       Update timing and DAG stats after post-conditioning
[01/07 12:12:37    380s] 0.01    0.07    0.00      1       Clock tree timing engine global stage delay update for SS_DELAY:setup.late
[01/07 12:12:37    380s] 0.01    0.10    0.00      1     Post-balance tidy up or trial balance steps
[01/07 12:12:37    380s] 0.43    5.41    0.42      1     Tidy Up And Update Timing
[01/07 12:12:37    380s] 0.42    5.35    0.00      1       External - Set all clocks to propagated mode
[01/07 12:12:37    380s] ------------------------------------------------------------------------------------------------------------------
[01/07 12:12:37    380s] 
[01/07 12:12:37    380s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[01/07 12:12:37    380s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1374.8M
[01/07 12:12:37    380s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.004, MEM:1374.8M
[01/07 12:12:37    380s] Synthesizing clock trees with CCOpt done.
[01/07 12:12:37    380s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[01/07 12:12:37    380s] Type 'man IMPSP-9025' for more detail.
[01/07 12:12:37    380s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1102.5M, totSessionCpu=0:06:21 **
[01/07 12:12:37    380s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[01/07 12:12:37    380s] Need call spDPlaceInit before registerPrioInstLoc.
[01/07 12:12:37    380s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 12:12:37    380s] GigaOpt running with 1 threads.
[01/07 12:12:37    380s] Info: 1 threads available for lower-level modules during optimization.
[01/07 12:12:37    380s] OPERPROF: Starting DPlace-Init at level 1, MEM:1291.9M
[01/07 12:12:37    380s] z: 2, totalTracks: 1
[01/07 12:12:37    380s] z: 4, totalTracks: 1
[01/07 12:12:37    380s] z: 6, totalTracks: 1
[01/07 12:12:37    380s] z: 8, totalTracks: 1
[01/07 12:12:37    380s] #spOpts: N=130 mergeVia=F 
[01/07 12:12:37    380s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1291.9M
[01/07 12:12:37    380s] OPERPROF:     Starting CMU at level 3, MEM:1291.9M
[01/07 12:12:37    380s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1291.9M
[01/07 12:12:37    380s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.022, MEM:1291.9M
[01/07 12:12:37    380s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1291.9MB).
[01/07 12:12:37    380s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.027, MEM:1291.9M
[01/07 12:12:37    380s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1291.9M
[01/07 12:12:37    380s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.003, MEM:1291.9M
[01/07 12:12:37    380s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 12:12:37    380s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 12:12:37    380s] 
[01/07 12:12:37    380s] Creating Lib Analyzer ...
[01/07 12:12:37    380s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 12:12:37    380s] Total number of usable buffers from Lib Analyzer: 22 ( BUFEHD BUFDHD BUFCKEHD BUFCHD BUFHHD BUFGHD BUFIHD BUFCKHHD BUFCKGHD BUFJHD BUFCKIHD BUFKHD BUFCKJHD BUFLHD BUFMHD BUFCKLHD BUFCKKHD BUFNHD BUFCKMHD BUFCKNHD BUFQHD BUFCKQHD)
[01/07 12:12:37    380s] Total number of usable inverters from Lib Analyzer: 21 ( INVDHD INVCKDHD INVCHD INVGHD INVCKGHD INVHHD INVCKHHD INVJHD INVIHD INVCKIHD INVCKJHD INVKHD INVCKKHD INVLHD INVCKLHD INVMHD INVCKMHD INVNHD INVCKNHD INVCKQHD INVQHD)
[01/07 12:12:37    380s] Total number of usable delay cells from Lib Analyzer: 4 ( DELDKHD DELCKHD DELBKHD DELAKHD)
[01/07 12:12:37    380s] 
[01/07 12:12:37    380s] {RT SS_RC 0 8 8 {7 0} 1}
[01/07 12:12:40    383s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:23 mem=1313.9M
[01/07 12:12:40    383s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:23 mem=1313.9M
[01/07 12:12:40    383s] Creating Lib Analyzer, finished. 
[01/07 12:12:40    383s] Effort level <high> specified for reg2reg path_group
[01/07 12:12:40    383s] **WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
[01/07 12:12:40    383s] To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
[01/07 12:12:40    383s] 			Cell CKLDHD is dont_touch but not dont_use
[01/07 12:12:40    383s] 			Cell CKLDHD is dont_touch but not dont_use
[01/07 12:12:40    383s] 			Cell BHD1HD is dont_touch but not dont_use
[01/07 12:12:40    383s] 			Cell BHD1HD is dont_touch but not dont_use
[01/07 12:12:40    383s] 	...
[01/07 12:12:40    383s] 	Reporting only the 20 first cells found...
[01/07 12:12:40    383s] 
[01/07 12:12:40    383s] **optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1135.2M, totSessionCpu=0:06:24 **
[01/07 12:12:40    383s] *** optDesign -postCTS ***
[01/07 12:12:40    383s] DRC Margin: user margin 0.0; extra margin 0.2
[01/07 12:12:40    383s] Hold Target Slack: user slack 0
[01/07 12:12:40    383s] Setup Target Slack: user slack 0; extra slack 0.0
[01/07 12:12:40    383s] setUsefulSkewMode -ecoRoute false
[01/07 12:12:40    383s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[01/07 12:12:40    383s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1315.9M
[01/07 12:12:40    383s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.015, MEM:1315.9M
[01/07 12:12:40    383s] Deleting Cell Server ...
[01/07 12:12:40    383s] Deleting Lib Analyzer.
[01/07 12:12:40    383s] Multi-VT timing optimization disabled based on library information.
[01/07 12:12:40    383s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[01/07 12:12:40    383s] Creating Cell Server ...(0, 0, 0, 0)
[01/07 12:12:40    383s] Summary for sequential cells identification: 
[01/07 12:12:40    383s]   Identified SBFF number: 88
[01/07 12:12:40    383s]   Identified MBFF number: 0
[01/07 12:12:40    383s]   Identified SB Latch number: 0
[01/07 12:12:40    383s]   Identified MB Latch number: 0
[01/07 12:12:40    383s]   Not identified SBFF number: 4
[01/07 12:12:40    383s]   Not identified MBFF number: 0
[01/07 12:12:40    383s]   Not identified SB Latch number: 0
[01/07 12:12:40    383s]   Not identified MB Latch number: 0
[01/07 12:12:40    383s]   Number of sequential cells which are not FFs: 26
[01/07 12:12:40    383s]  Visiting view : WC_AN
[01/07 12:12:40    383s]    : PowerDomain = none : Weighted F : unweighted  = 29.10 (1.000) with rcCorner = 0
[01/07 12:12:40    383s]    : PowerDomain = none : Weighted F : unweighted  = 26.90 (1.000) with rcCorner = -1
[01/07 12:12:40    383s]  Visiting view : BC_AN
[01/07 12:12:40    383s]    : PowerDomain = none : Weighted F : unweighted  = 12.60 (1.000) with rcCorner = 1
[01/07 12:12:40    383s]    : PowerDomain = none : Weighted F : unweighted  = 11.50 (1.000) with rcCorner = -1
[01/07 12:12:40    383s]  Setting StdDelay to 29.10
[01/07 12:12:40    383s] Creating Cell Server, finished. 
[01/07 12:12:40    383s] 
[01/07 12:12:40    383s] Deleting Cell Server ...
[01/07 12:12:40    383s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 12:12:40    383s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1315.9M
[01/07 12:12:40    383s] All LLGs are deleted
[01/07 12:12:40    383s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1315.9M
[01/07 12:12:40    383s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1315.9M
[01/07 12:12:40    383s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1315.9M
[01/07 12:12:40    383s] Start to check current routing status for nets...
[01/07 12:12:40    383s] All nets are already routed correctly.
[01/07 12:12:40    383s] End to check current routing status for nets (mem=1315.9M)
[01/07 12:12:40    383s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 12:12:40    383s] ### Creating TopoMgr, started
[01/07 12:12:40    383s] ### Creating TopoMgr, finished
[01/07 12:12:40    383s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 12:12:40    383s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 12:12:40    383s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 12:12:40    383s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 12:12:40    383s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 12:12:40    383s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 12:12:40    383s] 
[01/07 12:12:40    383s] Footprint cell information for calculating maxBufDist
[01/07 12:12:40    383s] Creating Cell Server ...(0, 0, 0, 0)
[01/07 12:12:40    383s] Summary for sequential cells identification: 
[01/07 12:12:40    383s]   Identified SBFF number: 88
[01/07 12:12:40    383s]   Identified MBFF number: 0
[01/07 12:12:40    383s]   Identified SB Latch number: 0
[01/07 12:12:40    383s]   Identified MB Latch number: 0
[01/07 12:12:40    383s]   Not identified SBFF number: 4
[01/07 12:12:40    383s]   Not identified MBFF number: 0
[01/07 12:12:40    383s]   Not identified SB Latch number: 0
[01/07 12:12:40    383s]   Not identified MB Latch number: 0
[01/07 12:12:40    383s]   Number of sequential cells which are not FFs: 26
[01/07 12:12:40    383s]  Visiting view : WC_AN
[01/07 12:12:40    383s]    : PowerDomain = none : Weighted F : unweighted  = 29.10 (1.000) with rcCorner = 0
[01/07 12:12:40    383s]    : PowerDomain = none : Weighted F : unweighted  = 26.90 (1.000) with rcCorner = -1
[01/07 12:12:40    383s]  Visiting view : BC_AN
[01/07 12:12:40    383s]    : PowerDomain = none : Weighted F : unweighted  = 12.60 (1.000) with rcCorner = 1
[01/07 12:12:40    383s]    : PowerDomain = none : Weighted F : unweighted  = 11.50 (1.000) with rcCorner = -1
[01/07 12:12:40    383s]  Setting StdDelay to 29.10
[01/07 12:12:40    383s] Creating Cell Server, finished. 
[01/07 12:12:40    383s] 
[01/07 12:12:40    383s] *info: There are 20 candidate Buffer cells
[01/07 12:12:40    383s] *info: There are 19 candidate Inverter cells
[01/07 12:12:40    383s] 
[01/07 12:12:40    383s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 12:12:41    384s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 12:12:41    384s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 12:12:41    384s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 12:12:41    384s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 12:12:41    384s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 12:12:41    384s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 12:12:41    384s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 12:12:41    384s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 12:12:41    384s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 12:12:41    384s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 12:12:41    384s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 12:12:41    384s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 12:12:41    384s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 12:12:41    384s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 12:12:41    384s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 12:12:41    384s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 12:12:41    384s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 12:12:41    384s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 12:12:41    384s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 12:12:41    384s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 12:12:41    384s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 12:12:41    384s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 12:12:41    384s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 12:12:41    384s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 12:12:41    384s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 12:12:41    384s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 12:12:41    384s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 12:12:41    384s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 12:12:41    384s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 12:12:41    384s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 12:12:41    384s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 12:12:41    384s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 12:12:41    384s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 12:12:41    384s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 12:12:41    384s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 12:12:41    384s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 12:12:41    384s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 12:12:41    384s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 12:12:41    384s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 12:12:41    384s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 12:12:41    384s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 12:12:41    384s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 12:12:41    384s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 12:12:41    384s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 12:12:41    384s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 12:12:41    384s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 12:12:41    384s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 12:12:41    384s] Compute RC Scale Done ...
[01/07 12:12:41    384s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1444.0M
[01/07 12:12:41    384s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1444.0M
[01/07 12:12:41    384s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1444.0M
[01/07 12:12:41    384s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.014, MEM:1460.0M
[01/07 12:12:41    384s] Fast DP-INIT is on for default
[01/07 12:12:41    384s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.029, MEM:1460.0M
[01/07 12:12:41    384s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.030, MEM:1460.0M
[01/07 12:12:41    384s] Starting delay calculation for Setup views
[01/07 12:12:41    384s] #################################################################################
[01/07 12:12:41    384s] # Design Stage: PreRoute
[01/07 12:12:41    384s] # Design Name: counter4bit
[01/07 12:12:41    384s] # Design Mode: 130nm
[01/07 12:12:41    384s] # Analysis Mode: MMMC Non-OCV 
[01/07 12:12:41    384s] # Parasitics Mode: No SPEF/RCDB 
[01/07 12:12:41    384s] # Signoff Settings: SI Off 
[01/07 12:12:41    384s] #################################################################################
[01/07 12:12:41    384s] Calculate delays in BcWc mode...
[01/07 12:12:41    384s] Topological Sorting (REAL = 0:00:00.0, MEM = 1458.0M, InitMEM = 1458.0M)
[01/07 12:12:41    384s] Start delay calculation (fullDC) (1 T). (MEM=1458.01)
[01/07 12:12:41    384s] End AAE Lib Interpolated Model. (MEM=1469.52 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/07 12:12:41    384s] Total number of fetched objects 27
[01/07 12:12:41    384s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/07 12:12:41    384s] End delay calculation. (MEM=1437.52 CPU=0:00:00.0 REAL=0:00:00.0)
[01/07 12:12:41    384s] End delay calculation (fullDC). (MEM=1437.52 CPU=0:00:00.1 REAL=0:00:00.0)
[01/07 12:12:41    384s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1437.5M) ***
[01/07 12:12:41    384s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:06:25 mem=1437.5M)
[01/07 12:12:41    384s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_AN 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  6.567  |  6.567  |  9.103  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|    4    |    4    |    4    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      2 (2)       |   -0.266   |      2 (2)       |
|   max_tran     |      2 (13)      |   -2.223   |      2 (13)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.727%
------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 1214.1M, totSessionCpu=0:06:25 **
[01/07 12:12:41    384s] ** INFO : this run is activating low effort ccoptDesign flow
[01/07 12:12:41    384s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/07 12:12:41    384s] ### Creating PhyDesignMc. totSessionCpu=0:06:25 mem=1382.8M
[01/07 12:12:41    384s] OPERPROF: Starting DPlace-Init at level 1, MEM:1382.8M
[01/07 12:12:41    384s] z: 2, totalTracks: 1
[01/07 12:12:41    384s] z: 4, totalTracks: 1
[01/07 12:12:41    384s] z: 6, totalTracks: 1
[01/07 12:12:41    384s] z: 8, totalTracks: 1
[01/07 12:12:41    384s] #spOpts: N=130 mergeVia=F 
[01/07 12:12:41    384s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1382.8M
[01/07 12:12:41    384s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.022, MEM:1382.8M
[01/07 12:12:41    384s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1382.8MB).
[01/07 12:12:41    384s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.029, MEM:1382.8M
[01/07 12:12:41    384s] TotalInstCnt at PhyDesignMc Initialization: 23
[01/07 12:12:41    384s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:25 mem=1382.8M
[01/07 12:12:41    384s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1382.8M
[01/07 12:12:41    384s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.003, MEM:1382.8M
[01/07 12:12:41    384s] TotalInstCnt at PhyDesignMc Destruction: 23
[01/07 12:12:41    384s] #optDebug: fT-E <X 2 0 0 1>
[01/07 12:12:41    384s] *** Starting optimizing excluded clock nets MEM= 1382.8M) ***
[01/07 12:12:41    384s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1382.8M) ***
[01/07 12:12:41    384s] *** Starting optimizing excluded clock nets MEM= 1382.8M) ***
[01/07 12:12:41    384s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1382.8M) ***
[01/07 12:12:41    384s] Info: Done creating the CCOpt slew target map.
[01/07 12:12:41    384s] Begin: GigaOpt high fanout net optimization
[01/07 12:12:41    384s] GigaOpt HFN: use maxLocalDensity 1.2
[01/07 12:12:41    384s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[01/07 12:12:41    384s] Info: 1 net with fixed/cover wires excluded.
[01/07 12:12:41    384s] Info: 1 clock net  excluded from IPO operation.
[01/07 12:12:41    384s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:06:24.8/0:31:58.6 (0.2), mem = 1382.8M
[01/07 12:12:41    384s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.28450.1
[01/07 12:12:41    384s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/07 12:12:41    384s] ### Creating PhyDesignMc. totSessionCpu=0:06:25 mem=1382.8M
[01/07 12:12:41    384s] OPERPROF: Starting DPlace-Init at level 1, MEM:1382.8M
[01/07 12:12:41    384s] z: 2, totalTracks: 1
[01/07 12:12:41    384s] z: 4, totalTracks: 1
[01/07 12:12:41    384s] z: 6, totalTracks: 1
[01/07 12:12:41    384s] z: 8, totalTracks: 1
[01/07 12:12:41    384s] #spOpts: N=130 mergeVia=F 
[01/07 12:12:41    384s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1382.8M
[01/07 12:12:41    384s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.022, MEM:1382.8M
[01/07 12:12:41    384s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1382.8MB).
[01/07 12:12:41    384s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.027, MEM:1382.8M
[01/07 12:12:41    384s] TotalInstCnt at PhyDesignMc Initialization: 23
[01/07 12:12:41    384s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:25 mem=1382.8M
[01/07 12:12:41    384s] ### Creating RouteCongInterface, started
[01/07 12:12:41    384s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 12:12:41    384s] 
[01/07 12:12:41    384s] Creating Lib Analyzer ...
[01/07 12:12:41    384s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 12:12:41    385s] Total number of usable buffers from Lib Analyzer: 20 ( BUFEHD BUFDHD BUFCKEHD BUFCHD BUFHHD BUFGHD BUFIHD BUFCKHHD BUFCKGHD BUFJHD BUFCKIHD BUFKHD BUFCKJHD BUFLHD BUFMHD BUFCKKHD BUFNHD BUFCKMHD BUFCKNHD BUFQHD)
[01/07 12:12:41    385s] Total number of usable inverters from Lib Analyzer: 19 ( INVDHD INVCKDHD INVCHD INVGHD INVCKGHD INVHHD INVCKHHD INVIHD INVCKIHD INVCKJHD INVKHD INVCKKHD INVLHD INVCKLHD INVCKMHD INVNHD INVCKNHD INVCKQHD INVQHD)
[01/07 12:12:41    385s] Total number of usable delay cells from Lib Analyzer: 4 ( DELDKHD DELCKHD DELBKHD DELAKHD)
[01/07 12:12:41    385s] 
[01/07 12:12:41    385s] {RT SS_RC 0 8 8 {7 0} 1}
[01/07 12:12:44    387s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:27 mem=1404.8M
[01/07 12:12:44    387s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:27 mem=1404.8M
[01/07 12:12:44    387s] Creating Lib Analyzer, finished. 
[01/07 12:12:44    387s] 
[01/07 12:12:44    387s] #optDebug:  {2, 1.000, 0.8500} {3, 0.833, 0.8500} {4, 0.667, 0.8500} {5, 0.500, 0.8390} {6, 0.167, 0.4651} {7, 0.167, 0.4651} {8, 0.083, 0.3895} 
[01/07 12:12:44    387s] 
[01/07 12:12:44    387s] #optDebug: {0, 1.000}
[01/07 12:12:44    387s] ### Creating RouteCongInterface, finished
[01/07 12:12:44    387s] ### Creating LA Mngr. totSessionCpu=0:06:27 mem=1404.8M
[01/07 12:12:44    387s] ### Creating LA Mngr, finished. totSessionCpu=0:06:27 mem=1404.8M
[01/07 12:12:48    391s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/07 12:12:48    391s] Total-nets :: 27, Stn-nets :: 0, ratio :: 0 %
[01/07 12:12:48    391s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1404.8M
[01/07 12:12:48    391s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.003, MEM:1404.8M
[01/07 12:12:48    391s] TotalInstCnt at PhyDesignMc Destruction: 23
[01/07 12:12:48    391s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.28450.1
[01/07 12:12:48    391s] *** DrvOpt [finish] : cpu/real = 0:00:06.9/0:00:06.9 (1.0), totSession cpu/real = 0:06:31.7/0:32:05.5 (0.2), mem = 1404.8M
[01/07 12:12:48    391s] 
[01/07 12:12:48    391s] =============================================================================================
[01/07 12:12:48    391s]  Step TAT Report for DrvOpt #1
[01/07 12:12:48    391s] =============================================================================================
[01/07 12:12:48    391s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/07 12:12:48    391s] ---------------------------------------------------------------------------------------------
[01/07 12:12:48    391s] [ LibAnalyzerInit        ]      1   0:00:02.6  (  37.2 % )     0:00:02.6 /  0:00:02.6    1.0
[01/07 12:12:48    391s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 12:12:48    391s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.0
[01/07 12:12:48    391s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.3 % )     0:00:02.6 /  0:00:02.6    1.0
[01/07 12:12:48    391s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 12:12:48    391s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 12:12:48    391s] [ MISC                   ]          0:00:04.3  (  62.0 % )     0:00:04.3 /  0:00:04.3    1.0
[01/07 12:12:48    391s] ---------------------------------------------------------------------------------------------
[01/07 12:12:48    391s]  DrvOpt #1 TOTAL                    0:00:06.9  ( 100.0 % )     0:00:06.9 /  0:00:06.9    1.0
[01/07 12:12:48    391s] ---------------------------------------------------------------------------------------------
[01/07 12:12:48    391s] 
[01/07 12:12:48    391s] GigaOpt HFN: restore maxLocalDensity to 0.98
[01/07 12:12:48    391s] End: GigaOpt high fanout net optimization
[01/07 12:12:48    391s] Deleting Lib Analyzer.
[01/07 12:12:48    391s] Begin: GigaOpt DRV Optimization
[01/07 12:12:48    391s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -postCTS
[01/07 12:12:48    391s] Info: 1 net with fixed/cover wires excluded.
[01/07 12:12:48    391s] Info: 1 clock net  excluded from IPO operation.
[01/07 12:12:48    391s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:06:31.8/0:32:05.6 (0.2), mem = 1404.8M
[01/07 12:12:48    391s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.28450.2
[01/07 12:12:48    391s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/07 12:12:48    391s] ### Creating PhyDesignMc. totSessionCpu=0:06:32 mem=1404.8M
[01/07 12:12:48    391s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[01/07 12:12:48    391s] OPERPROF: Starting DPlace-Init at level 1, MEM:1404.8M
[01/07 12:12:48    391s] z: 2, totalTracks: 1
[01/07 12:12:48    391s] z: 4, totalTracks: 1
[01/07 12:12:48    391s] z: 6, totalTracks: 1
[01/07 12:12:48    391s] z: 8, totalTracks: 1
[01/07 12:12:48    391s] #spOpts: N=130 mergeVia=F 
[01/07 12:12:48    391s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1404.8M
[01/07 12:12:48    391s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.022, MEM:1404.8M
[01/07 12:12:48    391s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1404.8MB).
[01/07 12:12:48    391s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.027, MEM:1404.8M
[01/07 12:12:48    391s] TotalInstCnt at PhyDesignMc Initialization: 23
[01/07 12:12:48    391s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:32 mem=1404.8M
[01/07 12:12:48    391s] ### Creating RouteCongInterface, started
[01/07 12:12:48    391s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 12:12:48    391s] 
[01/07 12:12:48    391s] Creating Lib Analyzer ...
[01/07 12:12:48    391s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 12:12:48    392s] Total number of usable buffers from Lib Analyzer: 20 ( BUFEHD BUFDHD BUFCKEHD BUFCHD BUFHHD BUFGHD BUFIHD BUFCKHHD BUFCKGHD BUFJHD BUFCKIHD BUFKHD BUFCKJHD BUFLHD BUFMHD BUFCKKHD BUFNHD BUFCKMHD BUFCKNHD BUFQHD)
[01/07 12:12:48    392s] Total number of usable inverters from Lib Analyzer: 19 ( INVDHD INVCKDHD INVCHD INVGHD INVCKGHD INVHHD INVCKHHD INVIHD INVCKIHD INVCKJHD INVKHD INVCKKHD INVLHD INVCKLHD INVCKMHD INVNHD INVCKNHD INVCKQHD INVQHD)
[01/07 12:12:48    392s] Total number of usable delay cells from Lib Analyzer: 4 ( DELDKHD DELCKHD DELBKHD DELAKHD)
[01/07 12:12:48    392s] 
[01/07 12:12:48    392s] {RT SS_RC 0 8 8 {7 0} 1}
[01/07 12:12:51    394s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:34 mem=1404.8M
[01/07 12:12:51    394s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:34 mem=1404.8M
[01/07 12:12:51    394s] Creating Lib Analyzer, finished. 
[01/07 12:12:51    394s] 
[01/07 12:12:51    394s] #optDebug:  {2, 1.000, 0.8500} {3, 0.833, 0.8500} {4, 0.667, 0.8500} {5, 0.500, 0.8390} {6, 0.167, 0.4651} {7, 0.167, 0.4651} {8, 0.083, 0.3895} 
[01/07 12:12:51    394s] 
[01/07 12:12:51    394s] #optDebug: {0, 1.000}
[01/07 12:12:51    394s] ### Creating RouteCongInterface, finished
[01/07 12:12:51    394s] ### Creating LA Mngr. totSessionCpu=0:06:34 mem=1404.8M
[01/07 12:12:51    394s] ### Creating LA Mngr, finished. totSessionCpu=0:06:34 mem=1404.8M
[01/07 12:12:55    398s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1423.9M
[01/07 12:12:55    398s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1423.9M
[01/07 12:12:55    398s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/07 12:12:55    398s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[01/07 12:12:55    398s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/07 12:12:55    398s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[01/07 12:12:55    398s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/07 12:12:55    398s] Info: violation cost 19.557049 (cap = 3.030744, tran = 16.526306, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/07 12:12:55    398s] |     2|    13|    -2.76|     2|     2|    -0.32|     0|     0|     0|     0|     6.57|     0.00|       0|       0|       0|  62.73|          |         |
[01/07 12:12:55    398s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/07 12:12:55    398s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     8.10|     0.00|       2|       0|       0|  67.58| 0:00:00.0|  1476.1M|
[01/07 12:12:55    398s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/07 12:12:55    398s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     8.10|     0.00|       0|       0|       0|  67.58| 0:00:00.0|  1476.1M|
[01/07 12:12:55    398s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/07 12:12:55    398s] Bottom Preferred Layer:
[01/07 12:12:55    398s] +---------------+------------+----------+
[01/07 12:12:55    398s] |     Layer     |    CLK     |   Rule   |
[01/07 12:12:55    398s] +---------------+------------+----------+
[01/07 12:12:55    398s] | metal3 (z=3)  |          1 | default  |
[01/07 12:12:55    398s] +---------------+------------+----------+
[01/07 12:12:55    398s] Via Pillar Rule:
[01/07 12:12:55    398s]     None
[01/07 12:12:55    398s] 
[01/07 12:12:55    398s] *** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1476.1M) ***
[01/07 12:12:55    398s] 
[01/07 12:12:55    398s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1476.1M
[01/07 12:12:55    398s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.004, MEM:1476.1M
[01/07 12:12:55    398s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1476.1M
[01/07 12:12:55    398s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1476.1M
[01/07 12:12:55    398s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1476.1M
[01/07 12:12:55    398s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.020, REAL:0.021, MEM:1476.1M
[01/07 12:12:55    398s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:1476.1M
[01/07 12:12:55    398s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:1476.1M
[01/07 12:12:55    398s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.020, REAL:0.026, MEM:1476.1M
[01/07 12:12:55    398s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.020, REAL:0.026, MEM:1476.1M
[01/07 12:12:55    398s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.28450.5
[01/07 12:12:55    398s] OPERPROF: Starting RefinePlace at level 1, MEM:1476.1M
[01/07 12:12:55    398s] *** Starting refinePlace (0:06:39 mem=1476.1M) ***
[01/07 12:12:55    398s] Total net bbox length = 3.624e+02 (2.046e+02 1.578e+02) (ext = 7.720e+01)
[01/07 12:12:55    398s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[01/07 12:12:55    398s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1476.1M
[01/07 12:12:55    398s] Starting refinePlace ...
[01/07 12:12:55    398s] One DDP V2 for no tweak run.
[01/07 12:12:55    398s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[01/07 12:12:55    398s] ** Cut row section cpu time 0:00:00.0.
[01/07 12:12:55    398s]    Spread Effort: high, standalone mode, useDDP on.
[01/07 12:12:55    398s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1476.1MB) @(0:06:39 - 0:06:39).
[01/07 12:12:55    398s] Move report: preRPlace moves 5 insts, mean move: 0.40 um, max move: 0.40 um
[01/07 12:12:55    398s] 	Max move on inst (FE_OFC1_count_1): (11.20, 16.40) --> (11.60, 16.40)
[01/07 12:12:55    398s] 	Length: 8 sites, height: 1 rows, site name: core, cell type: BUFJHD
[01/07 12:12:55    398s] wireLenOptFixPriorityInst 4 inst fixed
[01/07 12:12:55    398s] 
[01/07 12:12:55    398s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[01/07 12:12:55    398s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[01/07 12:12:55    398s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1476.1MB) @(0:06:39 - 0:06:39).
[01/07 12:12:55    398s] Move report: Detail placement moves 5 insts, mean move: 0.40 um, max move: 0.40 um
[01/07 12:12:55    398s] 	Max move on inst (FE_OFC1_count_1): (11.20, 16.40) --> (11.60, 16.40)
[01/07 12:12:55    398s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1476.1MB
[01/07 12:12:55    398s] Statistics of distance of Instance movement in refine placement:
[01/07 12:12:55    398s]   maximum (X+Y) =         0.40 um
[01/07 12:12:55    398s]   inst (FE_OFC1_count_1) with max move: (11.2, 16.4) -> (11.6, 16.4)
[01/07 12:12:55    398s]   mean    (X+Y) =         0.40 um
[01/07 12:12:55    398s] Summary Report:
[01/07 12:12:55    398s] Instances move: 5 (out of 25 movable)
[01/07 12:12:55    398s] Instances flipped: 0
[01/07 12:12:55    398s] Mean displacement: 0.40 um
[01/07 12:12:55    398s] Max displacement: 0.40 um (Instance: FE_OFC1_count_1) (11.2, 16.4) -> (11.6, 16.4)
[01/07 12:12:55    398s] 	Length: 8 sites, height: 1 rows, site name: core, cell type: BUFJHD
[01/07 12:12:55    398s] Total instances moved : 5
[01/07 12:12:55    398s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.010, REAL:0.008, MEM:1476.1M
[01/07 12:12:55    398s] Total net bbox length = 3.620e+02 (2.042e+02 1.578e+02) (ext = 7.640e+01)
[01/07 12:12:55    398s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1476.1MB
[01/07 12:12:55    398s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1476.1MB) @(0:06:39 - 0:06:39).
[01/07 12:12:55    398s] *** Finished refinePlace (0:06:39 mem=1476.1M) ***
[01/07 12:12:55    398s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.28450.5
[01/07 12:12:55    398s] OPERPROF: Finished RefinePlace at level 1, CPU:0.020, REAL:0.013, MEM:1476.1M
[01/07 12:12:55    398s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1476.1M
[01/07 12:12:55    398s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.003, MEM:1476.1M
[01/07 12:12:55    398s] *** maximum move = 0.40 um ***
[01/07 12:12:55    398s] *** Finished re-routing un-routed nets (1476.1M) ***
[01/07 12:12:55    398s] OPERPROF: Starting DPlace-Init at level 1, MEM:1476.1M
[01/07 12:12:55    398s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1476.1M
[01/07 12:12:55    398s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.016, MEM:1476.1M
[01/07 12:12:55    398s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:1476.1M
[01/07 12:12:55    398s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:1476.1M
[01/07 12:12:55    398s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.021, MEM:1476.1M
[01/07 12:12:55    398s] 
[01/07 12:12:55    398s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=1476.1M) ***
[01/07 12:12:55    398s] Total-nets :: 29, Stn-nets :: 4, ratio :: 13.7931 %
[01/07 12:12:55    398s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1457.0M
[01/07 12:12:55    398s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:1457.0M
[01/07 12:12:55    398s] TotalInstCnt at PhyDesignMc Destruction: 25
[01/07 12:12:55    398s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.28450.2
[01/07 12:12:55    398s] *** DrvOpt [finish] : cpu/real = 0:00:07.0/0:00:07.1 (1.0), totSession cpu/real = 0:06:38.8/0:32:12.6 (0.2), mem = 1457.0M
[01/07 12:12:55    398s] 
[01/07 12:12:55    398s] =============================================================================================
[01/07 12:12:55    398s]  Step TAT Report for DrvOpt #2
[01/07 12:12:55    398s] =============================================================================================
[01/07 12:12:55    398s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/07 12:12:55    398s] ---------------------------------------------------------------------------------------------
[01/07 12:12:55    398s] [ RefinePlace            ]      1   0:00:00.1  (   1.1 % )     0:00:00.1 /  0:00:00.1    1.0
[01/07 12:12:55    398s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 12:12:55    398s] [ LibAnalyzerInit        ]      1   0:00:02.6  (  37.1 % )     0:00:02.6 /  0:00:02.6    1.0
[01/07 12:12:55    398s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 12:12:55    398s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.0
[01/07 12:12:55    398s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.2 % )     0:00:02.6 /  0:00:02.6    1.0
[01/07 12:12:55    398s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 12:12:55    398s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.0 % )     0:00:00.1 /  0:00:00.1    0.7
[01/07 12:12:55    398s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 12:12:55    398s] [ OptEval                ]      1   0:00:00.1  (   1.4 % )     0:00:00.1 /  0:00:00.1    0.6
[01/07 12:12:55    398s] [ OptCommit              ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.6
[01/07 12:12:55    398s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    3.3
[01/07 12:12:55    398s] [ PostCommitDelayUpdate  ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.7
[01/07 12:12:55    398s] [ IncrDelayCalc          ]      7   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 12:12:55    398s] [ DrvFindVioNets         ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 12:12:55    398s] [ DrvComputeSummary      ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 12:12:55    398s] [ MISC                   ]          0:00:04.2  (  59.3 % )     0:00:04.2 /  0:00:04.2    1.0
[01/07 12:12:55    398s] ---------------------------------------------------------------------------------------------
[01/07 12:12:55    398s]  DrvOpt #2 TOTAL                    0:00:07.1  ( 100.0 % )     0:00:07.1 /  0:00:07.0    1.0
[01/07 12:12:55    398s] ---------------------------------------------------------------------------------------------
[01/07 12:12:55    398s] 
[01/07 12:12:55    398s] End: GigaOpt DRV Optimization
[01/07 12:12:55    398s] GigaOpt DRV: restore maxLocalDensity to 0.98
[01/07 12:12:55    398s] **optDesign ... cpu = 0:00:18, real = 0:00:18, mem = 1232.7M, totSessionCpu=0:06:39 **
[01/07 12:12:55    398s] Deleting Lib Analyzer.
[01/07 12:12:55    398s] Begin: GigaOpt Global Optimization
[01/07 12:12:55    398s] *info: use new DP (enabled)
[01/07 12:12:55    398s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[01/07 12:12:55    398s] Info: 1 net with fixed/cover wires excluded.
[01/07 12:12:55    398s] Info: 1 clock net  excluded from IPO operation.
[01/07 12:12:55    398s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:06:38.8/0:32:12.6 (0.2), mem = 1415.0M
[01/07 12:12:55    398s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.28450.3
[01/07 12:12:55    398s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/07 12:12:55    398s] ### Creating PhyDesignMc. totSessionCpu=0:06:39 mem=1415.0M
[01/07 12:12:55    398s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[01/07 12:12:55    398s] OPERPROF: Starting DPlace-Init at level 1, MEM:1415.0M
[01/07 12:12:55    398s] z: 2, totalTracks: 1
[01/07 12:12:55    398s] z: 4, totalTracks: 1
[01/07 12:12:55    398s] z: 6, totalTracks: 1
[01/07 12:12:55    398s] z: 8, totalTracks: 1
[01/07 12:12:55    398s] #spOpts: N=130 mergeVia=F 
[01/07 12:12:55    398s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1415.0M
[01/07 12:12:55    398s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.015, MEM:1415.0M
[01/07 12:12:55    398s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1415.0MB).
[01/07 12:12:55    398s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.019, MEM:1415.0M
[01/07 12:12:55    398s] TotalInstCnt at PhyDesignMc Initialization: 25
[01/07 12:12:55    398s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:39 mem=1415.0M
[01/07 12:12:55    398s] ### Creating RouteCongInterface, started
[01/07 12:12:55    398s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 12:12:55    398s] 
[01/07 12:12:55    398s] Creating Lib Analyzer ...
[01/07 12:12:55    398s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 12:12:55    399s] Total number of usable buffers from Lib Analyzer: 20 ( BUFEHD BUFDHD BUFCKEHD BUFCHD BUFHHD BUFGHD BUFIHD BUFCKHHD BUFCKGHD BUFJHD BUFCKIHD BUFKHD BUFCKJHD BUFLHD BUFMHD BUFCKKHD BUFNHD BUFCKMHD BUFCKNHD BUFQHD)
[01/07 12:12:55    399s] Total number of usable inverters from Lib Analyzer: 19 ( INVDHD INVCKDHD INVCHD INVGHD INVCKGHD INVHHD INVCKHHD INVIHD INVCKIHD INVCKJHD INVKHD INVCKKHD INVLHD INVCKLHD INVCKMHD INVNHD INVCKNHD INVCKQHD INVQHD)
[01/07 12:12:55    399s] Total number of usable delay cells from Lib Analyzer: 4 ( DELDKHD DELCKHD DELBKHD DELAKHD)
[01/07 12:12:55    399s] 
[01/07 12:12:55    399s] {RT SS_RC 0 8 8 {7 0} 1}
[01/07 12:12:58    401s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:41 mem=1415.0M
[01/07 12:12:58    401s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:41 mem=1415.0M
[01/07 12:12:58    401s] Creating Lib Analyzer, finished. 
[01/07 12:12:58    401s] 
[01/07 12:12:58    401s] #optDebug:  {2, 1.000, 0.8500} {3, 0.833, 0.8500} {4, 0.667, 0.8500} {5, 0.500, 0.8500} {6, 0.167, 0.5814} {7, 0.167, 0.5814} {8, 0.083, 0.4869} 
[01/07 12:12:58    401s] 
[01/07 12:12:58    401s] #optDebug: {0, 1.000}
[01/07 12:12:58    401s] ### Creating RouteCongInterface, finished
[01/07 12:12:58    401s] {MG  {7 0 9.2 0.317854} }
[01/07 12:12:58    401s] ### Creating LA Mngr. totSessionCpu=0:06:41 mem=1415.0M
[01/07 12:12:58    401s] ### Creating LA Mngr, finished. totSessionCpu=0:06:41 mem=1415.0M
[01/07 12:13:08    412s] *info: 1 clock net excluded
[01/07 12:13:08    412s] *info: 2 special nets excluded.
[01/07 12:13:08    412s] *info: 2 no-driver nets excluded.
[01/07 12:13:08    412s] *info: 1 net with fixed/cover wires excluded.
[01/07 12:13:11    414s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1434.1M
[01/07 12:13:11    414s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1434.1M
[01/07 12:13:12    415s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[01/07 12:13:12    415s] +--------+--------+----------+------------+--------+----------+---------+----------------+
[01/07 12:13:12    415s] |  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|   End Point    |
[01/07 12:13:12    415s] +--------+--------+----------+------------+--------+----------+---------+----------------+
[01/07 12:13:12    415s] |   0.000|   0.000|    67.58%|   0:00:00.0| 1434.1M|     WC_AN|       NA| NA             |
[01/07 12:13:12    415s] +--------+--------+----------+------------+--------+----------+---------+----------------+
[01/07 12:13:12    415s] 
[01/07 12:13:12    415s] *** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1434.1M) ***
[01/07 12:13:12    415s] 
[01/07 12:13:12    415s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1434.1M) ***
[01/07 12:13:12    415s] Bottom Preferred Layer:
[01/07 12:13:12    415s] +---------------+------------+----------+
[01/07 12:13:12    415s] |     Layer     |    CLK     |   Rule   |
[01/07 12:13:12    415s] +---------------+------------+----------+
[01/07 12:13:12    415s] | metal3 (z=3)  |          1 | default  |
[01/07 12:13:12    415s] +---------------+------------+----------+
[01/07 12:13:12    415s] Via Pillar Rule:
[01/07 12:13:12    415s]     None
[01/07 12:13:12    415s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[01/07 12:13:12    415s] Total-nets :: 29, Stn-nets :: 4, ratio :: 13.7931 %
[01/07 12:13:12    415s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1415.0M
[01/07 12:13:12    415s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.005, MEM:1415.0M
[01/07 12:13:12    415s] TotalInstCnt at PhyDesignMc Destruction: 25
[01/07 12:13:12    415s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.28450.3
[01/07 12:13:12    415s] *** SetupOpt [finish] : cpu/real = 0:00:16.5/0:00:16.5 (1.0), totSession cpu/real = 0:06:55.3/0:32:29.2 (0.2), mem = 1415.0M
[01/07 12:13:12    415s] 
[01/07 12:13:12    415s] =============================================================================================
[01/07 12:13:12    415s]  Step TAT Report for GlobalOpt #1
[01/07 12:13:12    415s] =============================================================================================
[01/07 12:13:12    415s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/07 12:13:12    415s] ---------------------------------------------------------------------------------------------
[01/07 12:13:12    415s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 12:13:12    415s] [ LibAnalyzerInit        ]      1   0:00:02.4  (  14.5 % )     0:00:02.4 /  0:00:02.4    1.0
[01/07 12:13:12    415s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 12:13:12    415s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.0
[01/07 12:13:12    415s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.1 % )     0:00:02.4 /  0:00:02.4    1.0
[01/07 12:13:12    415s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 12:13:12    415s] [ TransformInit          ]      1   0:00:13.6  (  82.2 % )     0:00:13.6 /  0:00:13.6    1.0
[01/07 12:13:12    415s] [ MISC                   ]          0:00:00.5  (   3.1 % )     0:00:00.5 /  0:00:00.5    1.0
[01/07 12:13:12    415s] ---------------------------------------------------------------------------------------------
[01/07 12:13:12    415s]  GlobalOpt #1 TOTAL                 0:00:16.5  ( 100.0 % )     0:00:16.5 /  0:00:16.5    1.0
[01/07 12:13:12    415s] ---------------------------------------------------------------------------------------------
[01/07 12:13:12    415s] 
[01/07 12:13:12    415s] End: GigaOpt Global Optimization
[01/07 12:13:12    415s] *** Timing Is met
[01/07 12:13:12    415s] *** Check timing (0:00:00.0)
[01/07 12:13:12    415s] Deleting Lib Analyzer.
[01/07 12:13:12    415s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[01/07 12:13:12    415s] Info: 1 net with fixed/cover wires excluded.
[01/07 12:13:12    415s] Info: 1 clock net  excluded from IPO operation.
[01/07 12:13:12    415s] ### Creating LA Mngr. totSessionCpu=0:06:55 mem=1413.0M
[01/07 12:13:12    415s] ### Creating LA Mngr, finished. totSessionCpu=0:06:55 mem=1413.0M
[01/07 12:13:12    415s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[01/07 12:13:12    415s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1413.0M
[01/07 12:13:12    415s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.023, MEM:1413.0M
[01/07 12:13:12    415s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/07 12:13:12    415s] ### Creating PhyDesignMc. totSessionCpu=0:06:55 mem=1432.1M
[01/07 12:13:12    415s] OPERPROF: Starting DPlace-Init at level 1, MEM:1432.1M
[01/07 12:13:12    415s] z: 2, totalTracks: 1
[01/07 12:13:12    415s] z: 4, totalTracks: 1
[01/07 12:13:12    415s] z: 6, totalTracks: 1
[01/07 12:13:12    415s] z: 8, totalTracks: 1
[01/07 12:13:12    415s] #spOpts: N=130 mergeVia=F 
[01/07 12:13:12    415s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1432.1M
[01/07 12:13:12    415s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.019, MEM:1432.1M
[01/07 12:13:12    415s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1432.1MB).
[01/07 12:13:12    415s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.023, MEM:1432.1M
[01/07 12:13:12    415s] TotalInstCnt at PhyDesignMc Initialization: 25
[01/07 12:13:12    415s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:55 mem=1432.1M
[01/07 12:13:12    415s] Begin: Area Reclaim Optimization
[01/07 12:13:12    415s] 
[01/07 12:13:12    415s] Creating Lib Analyzer ...
[01/07 12:13:12    415s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 12:13:12    415s] Total number of usable buffers from Lib Analyzer: 20 ( BUFEHD BUFDHD BUFCKEHD BUFCHD BUFHHD BUFGHD BUFIHD BUFCKHHD BUFCKGHD BUFJHD BUFCKIHD BUFKHD BUFCKJHD BUFLHD BUFMHD BUFCKKHD BUFNHD BUFCKMHD BUFCKNHD BUFQHD)
[01/07 12:13:12    415s] Total number of usable inverters from Lib Analyzer: 19 ( INVDHD INVCKDHD INVCHD INVGHD INVCKGHD INVHHD INVCKHHD INVIHD INVCKIHD INVCKJHD INVKHD INVCKKHD INVLHD INVCKLHD INVCKMHD INVNHD INVCKNHD INVCKQHD INVQHD)
[01/07 12:13:12    415s] Total number of usable delay cells from Lib Analyzer: 4 ( DELDKHD DELCKHD DELBKHD DELAKHD)
[01/07 12:13:12    415s] 
[01/07 12:13:12    415s] {RT SS_RC 0 8 8 {7 0} 1}
[01/07 12:13:14    417s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:58 mem=1434.1M
[01/07 12:13:14    417s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:58 mem=1434.1M
[01/07 12:13:14    417s] Creating Lib Analyzer, finished. 
[01/07 12:13:14    417s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:06:57.7/0:32:31.6 (0.2), mem = 1434.1M
[01/07 12:13:14    417s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.28450.4
[01/07 12:13:14    417s] ### Creating RouteCongInterface, started
[01/07 12:13:14    417s] 
[01/07 12:13:14    417s] #optDebug:  {2, 1.000, 0.8500} {3, 0.833, 0.8500} {4, 0.667, 0.8500} {5, 0.500, 0.8500} {6, 0.167, 0.5814} {7, 0.167, 0.5814} {8, 0.083, 0.4869} 
[01/07 12:13:14    417s] 
[01/07 12:13:14    417s] #optDebug: {0, 1.000}
[01/07 12:13:14    417s] ### Creating RouteCongInterface, finished
[01/07 12:13:14    417s] ### Creating LA Mngr. totSessionCpu=0:06:58 mem=1434.1M
[01/07 12:13:14    417s] ### Creating LA Mngr, finished. totSessionCpu=0:06:58 mem=1434.1M
[01/07 12:13:14    418s] Usable buffer cells for single buffer setup transform:
[01/07 12:13:14    418s] BUFEHD BUFDHD BUFCKEHD BUFCHD BUFHHD BUFGHD BUFIHD BUFCKHHD BUFCKGHD BUFJHD BUFCKIHD BUFKHD BUFCKJHD BUFLHD BUFMHD BUFCKKHD BUFNHD BUFCKMHD BUFCKNHD BUFQHD 
[01/07 12:13:14    418s] Number of usable buffer cells above: 20
[01/07 12:13:15    419s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1434.1M
[01/07 12:13:15    419s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1434.1M
[01/07 12:13:15    419s] Reclaim Optimization WNS Slack 0.087  TNS Slack 0.000 Density 67.58
[01/07 12:13:15    419s] +----------+---------+--------+--------+------------+--------+
[01/07 12:13:15    419s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[01/07 12:13:15    419s] +----------+---------+--------+--------+------------+--------+
[01/07 12:13:15    419s] |    67.58%|        -|   0.087|   0.000|   0:00:00.0| 1434.1M|
[01/07 12:13:15    419s] |    67.58%|        0|   0.087|   0.000|   0:00:00.0| 1453.1M|
[01/07 12:13:15    419s] #optDebug: <stH: 3.2000 MiSeL: 28.8760>
[01/07 12:13:15    419s] |    67.58%|        0|   0.087|   0.000|   0:00:00.0| 1453.1M|
[01/07 12:13:16    419s] |    67.58%|        0|   0.087|   0.000|   0:00:01.0| 1453.1M|
[01/07 12:13:16    419s] |    67.27%|        1|   0.087|   0.000|   0:00:00.0| 1476.7M|
[01/07 12:13:16    419s] |    67.27%|        0|   0.087|   0.000|   0:00:00.0| 1476.7M|
[01/07 12:13:16    419s] #optDebug: <stH: 3.2000 MiSeL: 28.8760>
[01/07 12:13:16    419s] |    67.27%|        0|   0.087|   0.000|   0:00:00.0| 1476.7M|
[01/07 12:13:16    419s] +----------+---------+--------+--------+------------+--------+
[01/07 12:13:16    419s] Reclaim Optimization End WNS Slack 0.087  TNS Slack 0.000 Density 67.27
[01/07 12:13:16    419s] 
[01/07 12:13:16    419s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 1 **
[01/07 12:13:16    419s] --------------------------------------------------------------
[01/07 12:13:16    419s] |                                   | Total     | Sequential |
[01/07 12:13:16    419s] --------------------------------------------------------------
[01/07 12:13:16    419s] | Num insts resized                 |       1  |       0    |
[01/07 12:13:16    419s] | Num insts undone                  |       0  |       0    |
[01/07 12:13:16    419s] | Num insts Downsized               |       1  |       0    |
[01/07 12:13:16    419s] | Num insts Samesized               |       0  |       0    |
[01/07 12:13:16    419s] | Num insts Upsized                 |       0  |       0    |
[01/07 12:13:16    419s] | Num multiple commits+uncommits    |       0  |       -    |
[01/07 12:13:16    419s] --------------------------------------------------------------
[01/07 12:13:16    419s] Bottom Preferred Layer:
[01/07 12:13:16    419s] +---------------+------------+----------+
[01/07 12:13:16    419s] |     Layer     |    CLK     |   Rule   |
[01/07 12:13:16    419s] +---------------+------------+----------+
[01/07 12:13:16    419s] | metal3 (z=3)  |          1 | default  |
[01/07 12:13:16    419s] +---------------+------------+----------+
[01/07 12:13:16    419s] Via Pillar Rule:
[01/07 12:13:16    419s]     None
[01/07 12:13:16    419s] End: Core Area Reclaim Optimization (cpu = 0:00:03.8) (real = 0:00:04.0) **
[01/07 12:13:16    419s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.28450.4
[01/07 12:13:16    419s] *** AreaOpt [finish] : cpu/real = 0:00:01.5/0:00:01.5 (1.0), totSession cpu/real = 0:06:59.2/0:32:33.0 (0.2), mem = 1476.7M
[01/07 12:13:16    419s] 
[01/07 12:13:16    419s] =============================================================================================
[01/07 12:13:16    419s]  Step TAT Report for AreaOpt #1
[01/07 12:13:16    419s] =============================================================================================
[01/07 12:13:16    419s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/07 12:13:16    419s] ---------------------------------------------------------------------------------------------
[01/07 12:13:16    419s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 12:13:16    419s] [ LibAnalyzerInit        ]      1   0:00:02.3  (  61.0 % )     0:00:02.3 /  0:00:02.3    1.0
[01/07 12:13:16    419s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 12:13:16    419s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 12:13:16    419s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 12:13:16    419s] [ OptSingleIteration     ]      6   0:00:00.0  (   0.6 % )     0:00:00.1 /  0:00:00.1    1.0
[01/07 12:13:16    419s] [ OptGetWeight           ]     28   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 12:13:16    419s] [ OptEval                ]     28   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    0.8
[01/07 12:13:16    419s] [ OptCommit              ]     28   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    2.1
[01/07 12:13:16    419s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 12:13:16    419s] [ PostCommitDelayUpdate  ]     28   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.8
[01/07 12:13:16    419s] [ IncrDelayCalc          ]      6   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.3
[01/07 12:13:16    419s] [ MISC                   ]          0:00:01.4  (  36.2 % )     0:00:01.4 /  0:00:01.4    1.0
[01/07 12:13:16    419s] ---------------------------------------------------------------------------------------------
[01/07 12:13:16    419s]  AreaOpt #1 TOTAL                   0:00:03.8  ( 100.0 % )     0:00:03.8 /  0:00:03.8    1.0
[01/07 12:13:16    419s] ---------------------------------------------------------------------------------------------
[01/07 12:13:16    419s] 
[01/07 12:13:16    419s] Executing incremental physical updates
[01/07 12:13:16    419s] Executing incremental physical updates
[01/07 12:13:16    419s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1457.7M
[01/07 12:13:16    419s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.004, MEM:1457.7M
[01/07 12:13:16    419s] TotalInstCnt at PhyDesignMc Destruction: 25
[01/07 12:13:16    419s] End: Area Reclaim Optimization (cpu=0:00:04, real=0:00:04, mem=1415.67M, totSessionCpu=0:06:59).
[01/07 12:13:16    419s] 
[01/07 12:13:16    419s] Active setup views:
[01/07 12:13:16    419s]  WC_AN
[01/07 12:13:16    419s]   Dominating endpoints: 0
[01/07 12:13:16    419s]   Dominating TNS: -0.000
[01/07 12:13:16    419s] 
[01/07 12:13:16    419s] Deleting Lib Analyzer.
[01/07 12:13:16    419s] **INFO: Flow update: Design timing is met.
[01/07 12:13:16    419s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 12:13:16    419s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[01/07 12:13:16    419s] **INFO: Flow update: Design timing is met.
[01/07 12:13:16    419s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -force -svrReclaim -rtrShortNets -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[01/07 12:13:16    419s] Info: 1 net with fixed/cover wires excluded.
[01/07 12:13:16    419s] Info: 1 clock net  excluded from IPO operation.
[01/07 12:13:16    419s] ### Creating LA Mngr. totSessionCpu=0:06:59 mem=1410.7M
[01/07 12:13:16    419s] ### Creating LA Mngr, finished. totSessionCpu=0:06:59 mem=1410.7M
[01/07 12:13:16    419s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/07 12:13:16    419s] ### Creating PhyDesignMc. totSessionCpu=0:06:59 mem=1429.7M
[01/07 12:13:16    419s] OPERPROF: Starting DPlace-Init at level 1, MEM:1429.7M
[01/07 12:13:16    419s] z: 2, totalTracks: 1
[01/07 12:13:16    419s] z: 4, totalTracks: 1
[01/07 12:13:16    419s] z: 6, totalTracks: 1
[01/07 12:13:16    419s] z: 8, totalTracks: 1
[01/07 12:13:16    419s] #spOpts: N=130 mergeVia=F 
[01/07 12:13:16    419s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1429.7M
[01/07 12:13:16    419s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.016, MEM:1429.7M
[01/07 12:13:16    419s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1429.7MB).
[01/07 12:13:16    419s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.021, MEM:1429.7M
[01/07 12:13:16    419s] TotalInstCnt at PhyDesignMc Initialization: 25
[01/07 12:13:16    419s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:59 mem=1429.7M
[01/07 12:13:16    419s] Begin: Area Reclaim Optimization
[01/07 12:13:16    419s] 
[01/07 12:13:16    419s] Creating Lib Analyzer ...
[01/07 12:13:16    419s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 12:13:16    419s] Total number of usable buffers from Lib Analyzer: 20 ( BUFEHD BUFDHD BUFCKEHD BUFCHD BUFHHD BUFGHD BUFIHD BUFCKHHD BUFCKGHD BUFJHD BUFCKIHD BUFKHD BUFCKJHD BUFLHD BUFMHD BUFCKKHD BUFNHD BUFCKMHD BUFCKNHD BUFQHD)
[01/07 12:13:16    419s] Total number of usable inverters from Lib Analyzer: 19 ( INVDHD INVCKDHD INVCHD INVGHD INVCKGHD INVHHD INVCKHHD INVIHD INVCKIHD INVCKJHD INVKHD INVCKKHD INVLHD INVCKLHD INVCKMHD INVNHD INVCKNHD INVCKQHD INVQHD)
[01/07 12:13:16    419s] Total number of usable delay cells from Lib Analyzer: 4 ( DELDKHD DELCKHD DELBKHD DELAKHD)
[01/07 12:13:16    419s] 
[01/07 12:13:16    419s] {RT SS_RC 0 8 8 {7 0} 1}
[01/07 12:13:18    421s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:07:02 mem=1433.8M
[01/07 12:13:18    421s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:07:02 mem=1433.8M
[01/07 12:13:18    421s] Creating Lib Analyzer, finished. 
[01/07 12:13:18    421s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:07:01.9/0:32:35.7 (0.2), mem = 1433.8M
[01/07 12:13:18    421s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.28450.5
[01/07 12:13:18    421s] ### Creating RouteCongInterface, started
[01/07 12:13:18    421s] 
[01/07 12:13:18    421s] #optDebug:  {2, 1.000, 0.8500} {3, 0.833, 0.8500} {4, 0.667, 0.8500} {5, 0.500, 0.8500} {6, 0.167, 0.5814} {7, 0.167, 0.5814} {8, 0.083, 0.4869} 
[01/07 12:13:18    421s] 
[01/07 12:13:18    421s] #optDebug: {0, 1.000}
[01/07 12:13:18    421s] ### Creating RouteCongInterface, finished
[01/07 12:13:18    421s] ### Creating LA Mngr. totSessionCpu=0:07:02 mem=1433.8M
[01/07 12:13:18    421s] ### Creating LA Mngr, finished. totSessionCpu=0:07:02 mem=1433.8M
[01/07 12:13:19    422s] Usable buffer cells for single buffer setup transform:
[01/07 12:13:19    422s] BUFEHD BUFDHD BUFCKEHD BUFCHD BUFHHD BUFGHD BUFIHD BUFCKHHD BUFCKGHD BUFJHD BUFCKIHD BUFKHD BUFCKJHD BUFLHD BUFMHD BUFCKKHD BUFNHD BUFCKMHD BUFCKNHD BUFQHD 
[01/07 12:13:19    422s] Number of usable buffer cells above: 20
[01/07 12:13:20    423s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1433.8M
[01/07 12:13:20    423s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1433.8M
[01/07 12:13:20    423s] Reclaim Optimization WNS Slack 0.058  TNS Slack 0.000 Density 67.27
[01/07 12:13:20    423s] +----------+---------+--------+--------+------------+--------+
[01/07 12:13:20    423s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[01/07 12:13:20    423s] +----------+---------+--------+--------+------------+--------+
[01/07 12:13:20    423s] |    67.27%|        -|   0.058|   0.000|   0:00:00.0| 1433.8M|
[01/07 12:13:20    423s] |    67.27%|        0|   0.058|   0.000|   0:00:00.0| 1452.8M|
[01/07 12:13:20    423s] #optDebug: <stH: 3.2000 MiSeL: 28.8760>
[01/07 12:13:20    423s] |    67.27%|        0|   0.058|   0.000|   0:00:00.0| 1452.8M|
[01/07 12:13:20    423s] |    67.27%|        0|   0.058|   0.000|   0:00:00.0| 1452.8M|
[01/07 12:13:20    423s] |    67.27%|        0|   0.058|   0.000|   0:00:00.0| 1452.8M|
[01/07 12:13:20    423s] #optDebug: <stH: 3.2000 MiSeL: 28.8760>
[01/07 12:13:20    423s] |    67.27%|        0|   0.058|   0.000|   0:00:00.0| 1452.8M|
[01/07 12:13:20    423s] +----------+---------+--------+--------+------------+--------+
[01/07 12:13:20    423s] Reclaim Optimization End WNS Slack 0.058  TNS Slack 0.000 Density 67.27
[01/07 12:13:20    423s] 
[01/07 12:13:20    423s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[01/07 12:13:20    423s] --------------------------------------------------------------
[01/07 12:13:20    423s] |                                   | Total     | Sequential |
[01/07 12:13:20    423s] --------------------------------------------------------------
[01/07 12:13:20    423s] | Num insts resized                 |       0  |       0    |
[01/07 12:13:20    423s] | Num insts undone                  |       0  |       0    |
[01/07 12:13:20    423s] | Num insts Downsized               |       0  |       0    |
[01/07 12:13:20    423s] | Num insts Samesized               |       0  |       0    |
[01/07 12:13:20    423s] | Num insts Upsized                 |       0  |       0    |
[01/07 12:13:20    423s] | Num multiple commits+uncommits    |       0  |       -    |
[01/07 12:13:20    423s] --------------------------------------------------------------
[01/07 12:13:20    423s] Bottom Preferred Layer:
[01/07 12:13:20    423s] +---------------+------------+----------+
[01/07 12:13:20    423s] |     Layer     |    CLK     |   Rule   |
[01/07 12:13:20    423s] +---------------+------------+----------+
[01/07 12:13:20    423s] | metal3 (z=3)  |          1 | default  |
[01/07 12:13:20    423s] +---------------+------------+----------+
[01/07 12:13:20    423s] Via Pillar Rule:
[01/07 12:13:20    423s]     None
[01/07 12:13:20    423s] End: Core Area Reclaim Optimization (cpu = 0:00:03.8) (real = 0:00:04.0) **
[01/07 12:13:20    423s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1452.8M
[01/07 12:13:20    423s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.003, MEM:1452.8M
[01/07 12:13:20    423s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1452.8M
[01/07 12:13:20    423s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1452.8M
[01/07 12:13:20    423s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1452.8M
[01/07 12:13:20    423s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.020, REAL:0.021, MEM:1452.8M
[01/07 12:13:20    423s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:1452.8M
[01/07 12:13:20    423s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:1452.8M
[01/07 12:13:20    423s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.030, REAL:0.026, MEM:1452.8M
[01/07 12:13:20    423s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.030, REAL:0.026, MEM:1452.8M
[01/07 12:13:20    423s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.28450.6
[01/07 12:13:20    423s] OPERPROF: Starting RefinePlace at level 1, MEM:1452.8M
[01/07 12:13:20    423s] *** Starting refinePlace (0:07:03 mem=1452.8M) ***
[01/07 12:13:20    423s] Total net bbox length = 3.620e+02 (2.042e+02 1.578e+02) (ext = 7.640e+01)
[01/07 12:13:20    423s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[01/07 12:13:20    423s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1452.8M
[01/07 12:13:20    423s] Starting refinePlace ...
[01/07 12:13:20    423s] One DDP V2 for no tweak run.
[01/07 12:13:20    423s] 
[01/07 12:13:20    423s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[01/07 12:13:20    423s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[01/07 12:13:20    423s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1452.8MB) @(0:07:03 - 0:07:03).
[01/07 12:13:20    423s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[01/07 12:13:20    423s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1452.8MB
[01/07 12:13:20    423s] Statistics of distance of Instance movement in refine placement:
[01/07 12:13:20    423s]   maximum (X+Y) =         0.00 um
[01/07 12:13:20    423s]   mean    (X+Y) =         0.00 um
[01/07 12:13:20    423s] Summary Report:
[01/07 12:13:20    423s] Instances move: 0 (out of 25 movable)
[01/07 12:13:20    423s] Instances flipped: 0
[01/07 12:13:20    423s] Mean displacement: 0.00 um
[01/07 12:13:20    423s] Max displacement: 0.00 um 
[01/07 12:13:20    423s] Total instances moved : 0
[01/07 12:13:20    423s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.010, REAL:0.005, MEM:1452.8M
[01/07 12:13:20    423s] Total net bbox length = 3.620e+02 (2.042e+02 1.578e+02) (ext = 7.640e+01)
[01/07 12:13:20    423s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1452.8MB
[01/07 12:13:20    423s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1452.8MB) @(0:07:03 - 0:07:03).
[01/07 12:13:20    423s] *** Finished refinePlace (0:07:03 mem=1452.8M) ***
[01/07 12:13:20    423s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.28450.6
[01/07 12:13:20    423s] OPERPROF: Finished RefinePlace at level 1, CPU:0.010, REAL:0.010, MEM:1452.8M
[01/07 12:13:20    423s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1452.8M
[01/07 12:13:20    423s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:1452.8M
[01/07 12:13:20    423s] *** maximum move = 0.00 um ***
[01/07 12:13:20    423s] *** Finished re-routing un-routed nets (1452.8M) ***
[01/07 12:13:20    423s] OPERPROF: Starting DPlace-Init at level 1, MEM:1452.8M
[01/07 12:13:20    423s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1452.8M
[01/07 12:13:20    423s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.018, MEM:1452.8M
[01/07 12:13:20    423s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:1452.8M
[01/07 12:13:20    423s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:1452.8M
[01/07 12:13:20    423s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.021, MEM:1452.8M
[01/07 12:13:20    423s] 
[01/07 12:13:20    423s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=1452.8M) ***
[01/07 12:13:20    423s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.28450.5
[01/07 12:13:20    423s] *** AreaOpt [finish] : cpu/real = 0:00:01.4/0:00:01.4 (1.0), totSession cpu/real = 0:07:03.3/0:32:37.1 (0.2), mem = 1452.8M
[01/07 12:13:20    423s] 
[01/07 12:13:20    423s] =============================================================================================
[01/07 12:13:20    423s]  Step TAT Report for AreaOpt #2
[01/07 12:13:20    423s] =============================================================================================
[01/07 12:13:20    423s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/07 12:13:20    423s] ---------------------------------------------------------------------------------------------
[01/07 12:13:20    423s] [ RefinePlace            ]      1   0:00:00.1  (   1.8 % )     0:00:00.1 /  0:00:00.1    0.8
[01/07 12:13:20    423s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 12:13:20    423s] [ LibAnalyzerInit        ]      1   0:00:02.5  (  63.4 % )     0:00:02.5 /  0:00:02.4    1.0
[01/07 12:13:20    423s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 12:13:20    423s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 12:13:20    423s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 12:13:20    423s] [ OptSingleIteration     ]      5   0:00:00.0  (   0.4 % )     0:00:00.1 /  0:00:00.1    0.9
[01/07 12:13:20    423s] [ OptGetWeight           ]     21   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 12:13:20    423s] [ OptEval                ]     21   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.9
[01/07 12:13:20    423s] [ OptCommit              ]     21   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 12:13:20    423s] [ PostCommitDelayUpdate  ]     22   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 12:13:20    423s] [ MISC                   ]          0:00:01.3  (  33.2 % )     0:00:01.3 /  0:00:01.3    1.0
[01/07 12:13:20    423s] ---------------------------------------------------------------------------------------------
[01/07 12:13:20    423s]  AreaOpt #2 TOTAL                   0:00:03.9  ( 100.0 % )     0:00:03.9 /  0:00:03.9    1.0
[01/07 12:13:20    423s] ---------------------------------------------------------------------------------------------
[01/07 12:13:20    423s] 
[01/07 12:13:20    423s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1433.8M
[01/07 12:13:20    423s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:1433.8M
[01/07 12:13:20    423s] TotalInstCnt at PhyDesignMc Destruction: 25
[01/07 12:13:20    423s] End: Area Reclaim Optimization (cpu=0:00:04, real=0:00:04, mem=1414.76M, totSessionCpu=0:07:03).
[01/07 12:13:20    423s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1414.8M
[01/07 12:13:20    423s] All LLGs are deleted
[01/07 12:13:20    423s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1414.8M
[01/07 12:13:20    423s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1414.8M
[01/07 12:13:20    423s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:1414.8M
[01/07 12:13:20    423s] ### Creating LA Mngr. totSessionCpu=0:07:03 mem=1414.8M
[01/07 12:13:20    423s] ### Creating LA Mngr, finished. totSessionCpu=0:07:03 mem=1414.8M
[01/07 12:13:20    423s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1414.76 MB )
[01/07 12:13:20    423s] (I)       Started Import and model ( Curr Mem: 1414.76 MB )
[01/07 12:13:20    423s] (I)       Started Create place DB ( Curr Mem: 1414.76 MB )
[01/07 12:13:20    423s] (I)       Started Import place data ( Curr Mem: 1414.76 MB )
[01/07 12:13:20    423s] (I)       Started Read instances and placement ( Curr Mem: 1414.76 MB )
[01/07 12:13:20    423s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1414.76 MB )
[01/07 12:13:20    423s] (I)       Started Read nets ( Curr Mem: 1414.76 MB )
[01/07 12:13:20    423s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1414.76 MB )
[01/07 12:13:20    423s] (I)       Finished Import place data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1414.76 MB )
[01/07 12:13:20    423s] (I)       Finished Create place DB ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1414.76 MB )
[01/07 12:13:20    423s] (I)       Started Create route DB ( Curr Mem: 1414.76 MB )
[01/07 12:13:20    423s] (I)       == Non-default Options ==
[01/07 12:13:20    423s] (I)       Maximum routing layer                              : 8
[01/07 12:13:20    423s] (I)       Number of threads                                  : 1
[01/07 12:13:20    423s] (I)       Method to set GCell size                           : row
[01/07 12:13:20    423s] (I)       Counted 119 PG shapes. We will not process PG shapes layer by layer.
[01/07 12:13:20    423s] (I)       Started Import route data ( Curr Mem: 1414.76 MB )
[01/07 12:13:20    423s] (I)       Use row-based GCell size
[01/07 12:13:20    423s] (I)       Use row-based GCell align
[01/07 12:13:20    423s] (I)       GCell unit size   : 3200
[01/07 12:13:20    423s] (I)       GCell multiplier  : 1
[01/07 12:13:20    423s] (I)       GCell row height  : 3200
[01/07 12:13:20    423s] (I)       Actual row height : 3200
[01/07 12:13:20    423s] (I)       GCell align ref   : 3600 3600
[01/07 12:13:20    423s] [NR-eGR] Track table information for default rule: 
[01/07 12:13:20    423s] [NR-eGR] metal1 has no routable track
[01/07 12:13:20    423s] [NR-eGR] metal2 has single uniform track structure
[01/07 12:13:20    423s] [NR-eGR] metal3 has single uniform track structure
[01/07 12:13:20    423s] [NR-eGR] metal4 has single uniform track structure
[01/07 12:13:20    423s] [NR-eGR] metal5 has single uniform track structure
[01/07 12:13:20    423s] [NR-eGR] metal6 has single uniform track structure
[01/07 12:13:20    423s] [NR-eGR] metal7 has single uniform track structure
[01/07 12:13:20    423s] [NR-eGR] metal8 has single uniform track structure
[01/07 12:13:20    423s] (I)       ===========================================================================
[01/07 12:13:20    423s] (I)       == Report All Rule Vias ==
[01/07 12:13:20    423s] (I)       ===========================================================================
[01/07 12:13:20    423s] (I)        Via Rule : (Default)
[01/07 12:13:20    423s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[01/07 12:13:20    423s] (I)       ---------------------------------------------------------------------------
[01/07 12:13:20    423s] (I)        1    4 : VIA12_VV                   41 : VIA12_DC_TOP             
[01/07 12:13:20    423s] (I)        2    7 : VIA23_VH                   43 : VIA23_DC_RIGHT           
[01/07 12:13:20    423s] (I)        3   11 : VIA34_VH                   47 : VIA34_DC_RIGHT           
[01/07 12:13:20    423s] (I)        4   15 : VIA45_VH                   51 : VIA45_DC_RIGHT           
[01/07 12:13:20    423s] (I)        5   19 : VIA56_VH                   57 : VIA56_DC_TOP             
[01/07 12:13:20    423s] (I)        6   21 : VIA67_Def                  61 : VIA67_DC_TOP             
[01/07 12:13:20    423s] (I)        7   22 : VIA78_Def                  65 : VIA78_DC_TOP             
[01/07 12:13:20    423s] (I)       ===========================================================================
[01/07 12:13:20    423s] (I)       Started Read blockages ( Layer 2-8 ) ( Curr Mem: 1414.76 MB )
[01/07 12:13:20    423s] (I)       Started Read routing blockages ( Curr Mem: 1414.76 MB )
[01/07 12:13:20    423s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1414.76 MB )
[01/07 12:13:20    423s] (I)       Started Read instance blockages ( Curr Mem: 1414.76 MB )
[01/07 12:13:20    423s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1414.76 MB )
[01/07 12:13:20    423s] (I)       Started Read PG blockages ( Curr Mem: 1414.76 MB )
[01/07 12:13:20    423s] [NR-eGR] Read 149 PG shapes
[01/07 12:13:20    423s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1414.76 MB )
[01/07 12:13:20    423s] (I)       Started Read boundary cut boxes ( Curr Mem: 1414.76 MB )
[01/07 12:13:20    423s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1414.76 MB )
[01/07 12:13:20    423s] [NR-eGR] #Routing Blockages  : 0
[01/07 12:13:20    423s] [NR-eGR] #Instance Blockages : 0
[01/07 12:13:20    423s] [NR-eGR] #PG Blockages       : 149
[01/07 12:13:20    423s] [NR-eGR] #Halo Blockages     : 0
[01/07 12:13:20    423s] [NR-eGR] #Boundary Blockages : 0
[01/07 12:13:20    423s] (I)       Finished Read blockages ( Layer 2-8 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1414.76 MB )
[01/07 12:13:20    423s] (I)       Started Read blackboxes ( Curr Mem: 1414.76 MB )
[01/07 12:13:20    423s] (I)       Design has 0 blackboxes considered as all layer blockages.
[01/07 12:13:20    423s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1414.76 MB )
[01/07 12:13:20    423s] (I)       Started Read prerouted ( Curr Mem: 1414.76 MB )
[01/07 12:13:20    423s] [NR-eGR] Num Prerouted Nets = 1  Num Prerouted Wires = 14
[01/07 12:13:20    423s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1414.76 MB )
[01/07 12:13:20    423s] (I)       Started Read unlegalized nets ( Curr Mem: 1414.76 MB )
[01/07 12:13:20    423s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1414.76 MB )
[01/07 12:13:20    423s] (I)       Started Read nets ( Curr Mem: 1414.76 MB )
[01/07 12:13:20    423s] [NR-eGR] Read numTotalNets=29  numIgnoredNets=1
[01/07 12:13:20    423s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1414.76 MB )
[01/07 12:13:20    423s] (I)       Started Set up via pillars ( Curr Mem: 1414.76 MB )
[01/07 12:13:20    423s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1414.76 MB )
[01/07 12:13:20    423s] (I)       early_global_route_priority property id does not exist.
[01/07 12:13:20    423s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1414.76 MB )
[01/07 12:13:20    423s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1414.76 MB )
[01/07 12:13:20    423s] (I)       Model blockages into capacity
[01/07 12:13:20    423s] (I)       Read Num Blocks=149  Num Prerouted Wires=14  Num CS=0
[01/07 12:13:20    423s] (I)       Started Initialize 3D capacity ( Curr Mem: 1414.76 MB )
[01/07 12:13:20    423s] (I)       Layer 1 (V) : #blockages 48 : #preroutes 10
[01/07 12:13:20    423s] (I)       Layer 2 (H) : #blockages 22 : #preroutes 3
[01/07 12:13:20    423s] (I)       Layer 3 (V) : #blockages 22 : #preroutes 1
[01/07 12:13:20    423s] (I)       Layer 4 (H) : #blockages 22 : #preroutes 0
[01/07 12:13:20    423s] (I)       Layer 5 (V) : #blockages 22 : #preroutes 0
[01/07 12:13:20    423s] (I)       Layer 6 (H) : #blockages 13 : #preroutes 0
[01/07 12:13:20    423s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[01/07 12:13:20    423s] (I)       Finished Initialize 3D capacity ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1414.76 MB )
[01/07 12:13:20    423s] (I)       -- layer congestion ratio --
[01/07 12:13:20    423s] (I)       Layer 1 : 0.100000
[01/07 12:13:20    423s] (I)       Layer 2 : 0.700000
[01/07 12:13:20    423s] (I)       Layer 3 : 0.700000
[01/07 12:13:20    423s] (I)       Layer 4 : 0.700000
[01/07 12:13:20    423s] (I)       Layer 5 : 0.700000
[01/07 12:13:20    423s] (I)       Layer 6 : 0.700000
[01/07 12:13:20    423s] (I)       Layer 7 : 0.700000
[01/07 12:13:20    423s] (I)       Layer 8 : 0.700000
[01/07 12:13:20    423s] (I)       ----------------------------
[01/07 12:13:20    423s] (I)       Number of ignored nets                =      1
[01/07 12:13:20    423s] (I)       Number of connected nets              =      0
[01/07 12:13:20    423s] (I)       Number of fixed nets                  =      1.  Ignored: Yes
[01/07 12:13:20    423s] (I)       Number of clock nets                  =      1.  Ignored: No
[01/07 12:13:20    423s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[01/07 12:13:20    423s] (I)       Number of special nets                =      0.  Ignored: Yes
[01/07 12:13:20    423s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[01/07 12:13:20    423s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[01/07 12:13:20    423s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[01/07 12:13:20    423s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[01/07 12:13:20    423s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[01/07 12:13:20    423s] (I)       Finished Import route data ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1414.76 MB )
[01/07 12:13:20    423s] (I)       Finished Create route DB ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1414.76 MB )
[01/07 12:13:20    423s] (I)       Started Read aux data ( Curr Mem: 1414.76 MB )
[01/07 12:13:20    423s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1414.76 MB )
[01/07 12:13:20    423s] (I)       Started Others data preparation ( Curr Mem: 1414.76 MB )
[01/07 12:13:20    423s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1414.76 MB )
[01/07 12:13:20    423s] (I)       Started Create route kernel ( Curr Mem: 1414.76 MB )
[01/07 12:13:20    423s] (I)       Ndr track 0 does not exist
[01/07 12:13:20    423s] (I)       Ndr track 0 does not exist
[01/07 12:13:20    423s] (I)       ---------------------Grid Graph Info--------------------
[01/07 12:13:20    423s] (I)       Routing area        : (0, 0) - (29200, 26400)
[01/07 12:13:20    423s] (I)       Core area           : (3600, 3600) - (25600, 22800)
[01/07 12:13:20    423s] (I)       Site width          :   400  (dbu)
[01/07 12:13:20    423s] (I)       Row height          :  3200  (dbu)
[01/07 12:13:20    423s] (I)       GCell row height    :  3200  (dbu)
[01/07 12:13:20    423s] (I)       GCell width         :  3200  (dbu)
[01/07 12:13:20    423s] (I)       GCell height        :  3200  (dbu)
[01/07 12:13:20    423s] (I)       Grid                :     9     9     8
[01/07 12:13:20    423s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[01/07 12:13:20    423s] (I)       Vertical capacity   :     0  3200     0  3200     0  3200     0  3200
[01/07 12:13:20    423s] (I)       Horizontal capacity :     0     0  3200     0  3200     0  3200     0
[01/07 12:13:20    423s] (I)       Default wire width  :   160   200   200   200   200   200   400   400
[01/07 12:13:20    423s] (I)       Default wire space  :   160   200   200   200   200   200   400   400
[01/07 12:13:20    423s] (I)       Default wire pitch  :   320   400   400   400   400   400   800   800
[01/07 12:13:20    423s] (I)       Default pitch size  :   320   400   400   400   400   400   800   800
[01/07 12:13:20    423s] (I)       First track coord   :     0   200   200   200   200   200   800   800
[01/07 12:13:20    423s] (I)       Num tracks per GCell: 10.00  8.00  8.00  8.00  8.00  8.00  4.00  4.00
[01/07 12:13:20    423s] (I)       Total num of tracks :     0    73    66    73    66    73    32    36
[01/07 12:13:20    423s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[01/07 12:13:20    423s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[01/07 12:13:20    423s] (I)       --------------------------------------------------------
[01/07 12:13:20    423s] 
[01/07 12:13:20    423s] [NR-eGR] ============ Routing rule table ============
[01/07 12:13:20    423s] [NR-eGR] Rule id: 0  Nets: 28 
[01/07 12:13:20    423s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[01/07 12:13:20    423s] (I)       Pitch:  L1=320  L2=400  L3=400  L4=400  L5=400  L6=400  L7=800  L8=800
[01/07 12:13:20    423s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[01/07 12:13:20    423s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[01/07 12:13:20    423s] [NR-eGR] Rule id: 1  Nets: 0 
[01/07 12:13:20    423s] (I)       ID:1  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[01/07 12:13:20    423s] (I)       Pitch:  L1=640  L2=800  L3=800  L4=800  L5=800  L6=800  L7=1600  L8=1600
[01/07 12:13:20    423s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2
[01/07 12:13:20    423s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[01/07 12:13:20    423s] [NR-eGR] ========================================
[01/07 12:13:20    423s] [NR-eGR] 
[01/07 12:13:20    423s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[01/07 12:13:20    423s] (I)       blocked tracks on layer2 : = 136 / 657 (20.70%)
[01/07 12:13:20    423s] (I)       blocked tracks on layer3 : = 36 / 594 (6.06%)
[01/07 12:13:20    423s] (I)       blocked tracks on layer4 : = 56 / 657 (8.52%)
[01/07 12:13:20    423s] (I)       blocked tracks on layer5 : = 36 / 594 (6.06%)
[01/07 12:13:20    423s] (I)       blocked tracks on layer6 : = 56 / 657 (8.52%)
[01/07 12:13:20    423s] (I)       blocked tracks on layer7 : = 62 / 288 (21.53%)
[01/07 12:13:20    423s] (I)       blocked tracks on layer8 : = 0 / 324 (0.00%)
[01/07 12:13:20    423s] (I)       Finished Create route kernel ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1414.76 MB )
[01/07 12:13:20    423s] (I)       Finished Import and model ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1414.76 MB )
[01/07 12:13:20    423s] (I)       Reset routing kernel
[01/07 12:13:20    423s] (I)       Started Global Routing ( Curr Mem: 1414.76 MB )
[01/07 12:13:20    423s] (I)       Started Initialization ( Curr Mem: 1414.76 MB )
[01/07 12:13:20    423s] (I)       totalPins=91  totalGlobalPin=85 (93.41%)
[01/07 12:13:20    423s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1414.76 MB )
[01/07 12:13:20    423s] (I)       Started Net group 1 ( Curr Mem: 1414.76 MB )
[01/07 12:13:20    423s] (I)       Started Generate topology ( Curr Mem: 1414.76 MB )
[01/07 12:13:20    423s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1414.76 MB )
[01/07 12:13:20    423s] (I)       total 2D Cap : 3499 = (1376 H, 2123 V)
[01/07 12:13:20    423s] [NR-eGR] Layer group 1: route 28 net(s) in layer range [2, 8]
[01/07 12:13:20    423s] (I)       
[01/07 12:13:20    423s] (I)       ============  Phase 1a Route ============
[01/07 12:13:20    423s] (I)       Started Phase 1a ( Curr Mem: 1414.76 MB )
[01/07 12:13:20    423s] (I)       Started Pattern routing ( Curr Mem: 1414.76 MB )
[01/07 12:13:20    423s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1414.76 MB )
[01/07 12:13:20    423s] (I)       Usage: 112 = (60 H, 52 V) = (4.36% H, 2.45% V) = (1.920e+02um H, 1.664e+02um V)
[01/07 12:13:20    423s] (I)       Started Add via demand to 2D ( Curr Mem: 1414.76 MB )
[01/07 12:13:20    423s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1414.76 MB )
[01/07 12:13:20    423s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1414.76 MB )
[01/07 12:13:20    423s] (I)       
[01/07 12:13:20    423s] (I)       ============  Phase 1b Route ============
[01/07 12:13:20    423s] (I)       Started Phase 1b ( Curr Mem: 1414.76 MB )
[01/07 12:13:20    423s] (I)       Usage: 112 = (60 H, 52 V) = (4.36% H, 2.45% V) = (1.920e+02um H, 1.664e+02um V)
[01/07 12:13:20    423s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.584000e+02um
[01/07 12:13:20    423s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1414.76 MB )
[01/07 12:13:20    423s] (I)       
[01/07 12:13:20    423s] (I)       ============  Phase 1c Route ============
[01/07 12:13:20    423s] (I)       Started Phase 1c ( Curr Mem: 1414.76 MB )
[01/07 12:13:20    423s] (I)       Usage: 112 = (60 H, 52 V) = (4.36% H, 2.45% V) = (1.920e+02um H, 1.664e+02um V)
[01/07 12:13:20    423s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1414.76 MB )
[01/07 12:13:20    423s] (I)       
[01/07 12:13:20    423s] (I)       ============  Phase 1d Route ============
[01/07 12:13:20    423s] (I)       Started Phase 1d ( Curr Mem: 1414.76 MB )
[01/07 12:13:20    423s] (I)       Usage: 112 = (60 H, 52 V) = (4.36% H, 2.45% V) = (1.920e+02um H, 1.664e+02um V)
[01/07 12:13:20    423s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1414.76 MB )
[01/07 12:13:20    423s] (I)       
[01/07 12:13:20    423s] (I)       ============  Phase 1e Route ============
[01/07 12:13:20    423s] (I)       Started Phase 1e ( Curr Mem: 1414.76 MB )
[01/07 12:13:20    423s] (I)       Started Route legalization ( Curr Mem: 1414.76 MB )
[01/07 12:13:20    423s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1414.76 MB )
[01/07 12:13:20    423s] (I)       Usage: 112 = (60 H, 52 V) = (4.36% H, 2.45% V) = (1.920e+02um H, 1.664e+02um V)
[01/07 12:13:20    423s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.584000e+02um
[01/07 12:13:20    423s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1414.76 MB )
[01/07 12:13:20    423s] (I)       
[01/07 12:13:20    423s] (I)       ============  Phase 1l Route ============
[01/07 12:13:20    423s] (I)       Started Phase 1l ( Curr Mem: 1414.76 MB )
[01/07 12:13:20    423s] (I)       Started Layer assignment (1T) ( Curr Mem: 1414.76 MB )
[01/07 12:13:20    423s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1414.76 MB )
[01/07 12:13:20    423s] (I)       Finished Layer assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1414.76 MB )
[01/07 12:13:20    423s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1414.76 MB )
[01/07 12:13:20    423s] (I)       Finished Net group 1 ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1414.76 MB )
[01/07 12:13:20    423s] (I)       Started Clean cong LA ( Curr Mem: 1414.76 MB )
[01/07 12:13:20    423s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1414.76 MB )
[01/07 12:13:20    423s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[01/07 12:13:20    423s] (I)       Layer  2:        478       101         0           0         576    ( 0.00%) 
[01/07 12:13:20    423s] (I)       Layer  3:        503        67         0           0         576    ( 0.00%) 
[01/07 12:13:20    423s] (I)       Layer  4:        557         8         0           0         576    ( 0.00%) 
[01/07 12:13:20    423s] (I)       Layer  5:        503         0         0           0         576    ( 0.00%) 
[01/07 12:13:20    423s] (I)       Layer  6:        557         0         0           0         576    ( 0.00%) 
[01/07 12:13:20    423s] (I)       Layer  7:        212         0         0          32         256    (11.11%) 
[01/07 12:13:20    423s] (I)       Layer  8:        288         0         0           0         288    ( 0.00%) 
[01/07 12:13:20    423s] (I)       Total:          3098       176         0          32        3424    ( 0.93%) 
[01/07 12:13:20    423s] (I)       
[01/07 12:13:20    423s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[01/07 12:13:20    423s] [NR-eGR]                        OverCon            
[01/07 12:13:20    423s] [NR-eGR]                         #Gcell     %Gcell
[01/07 12:13:20    423s] [NR-eGR]       Layer                (0)    OverCon 
[01/07 12:13:20    423s] [NR-eGR] ----------------------------------------------
[01/07 12:13:20    423s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[01/07 12:13:20    423s] [NR-eGR]  metal2  (2)         0( 0.00%)   ( 0.00%) 
[01/07 12:13:20    423s] [NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[01/07 12:13:20    423s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[01/07 12:13:20    423s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[01/07 12:13:20    423s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[01/07 12:13:20    423s] [NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[01/07 12:13:20    423s] [NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[01/07 12:13:20    423s] [NR-eGR] ----------------------------------------------
[01/07 12:13:20    423s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[01/07 12:13:20    423s] [NR-eGR] 
[01/07 12:13:20    423s] (I)       Finished Global Routing ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1414.76 MB )
[01/07 12:13:20    423s] (I)       Started Export 3D cong map ( Curr Mem: 1414.76 MB )
[01/07 12:13:20    423s] (I)       total 2D Cap : 3515 = (1376 H, 2139 V)
[01/07 12:13:20    423s] (I)       Started Export 2D cong map ( Curr Mem: 1414.76 MB )
[01/07 12:13:20    423s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[01/07 12:13:20    423s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[01/07 12:13:20    423s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1414.76 MB )
[01/07 12:13:20    423s] (I)       Finished Export 3D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1414.76 MB )
[01/07 12:13:20    423s] (I)       Started Free existing wires ( Curr Mem: 1414.76 MB )
[01/07 12:13:20    423s] (I)       Finished Free existing wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1414.76 MB )
[01/07 12:13:20    423s] (I)       ============= Track Assignment ============
[01/07 12:13:20    423s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1414.76 MB )
[01/07 12:13:20    423s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1414.76 MB )
[01/07 12:13:20    423s] (I)       Started Track Assignment (1T) ( Curr Mem: 1414.76 MB )
[01/07 12:13:20    423s] (I)       Initialize Track Assignment ( max pin layer : 9 )
[01/07 12:13:20    423s] (I)       Current Track Assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1414.76 MB )
[01/07 12:13:20    423s] (I)       Run Multi-thread track assignment
[01/07 12:13:20    423s] (I)       Finished Track Assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1414.76 MB )
[01/07 12:13:20    423s] (I)       Started Export ( Curr Mem: 1414.76 MB )
[01/07 12:13:20    423s] [NR-eGR] Started Export DB wires ( Curr Mem: 1414.76 MB )
[01/07 12:13:20    423s] [NR-eGR] Started Export all nets ( Curr Mem: 1414.76 MB )
[01/07 12:13:20    423s] [NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1414.76 MB )
[01/07 12:13:20    423s] [NR-eGR] Started Set wire vias ( Curr Mem: 1414.76 MB )
[01/07 12:13:20    423s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1414.76 MB )
[01/07 12:13:20    423s] [NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1414.76 MB )
[01/07 12:13:20    423s] [NR-eGR] --------------------------------------------------------------------------
[01/07 12:13:20    423s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 88
[01/07 12:13:20    423s] [NR-eGR] metal2  (2V) length: 1.851400e+02um, number of vias: 130
[01/07 12:13:20    423s] [NR-eGR] metal3  (3H) length: 2.218000e+02um, number of vias: 6
[01/07 12:13:20    423s] [NR-eGR] metal4  (4V) length: 1.720000e+01um, number of vias: 0
[01/07 12:13:20    423s] [NR-eGR] metal5  (5H) length: 0.000000e+00um, number of vias: 0
[01/07 12:13:20    423s] [NR-eGR] metal6  (6V) length: 0.000000e+00um, number of vias: 0
[01/07 12:13:20    423s] [NR-eGR] metal7  (7H) length: 0.000000e+00um, number of vias: 0
[01/07 12:13:20    423s] [NR-eGR] metal8  (8V) length: 0.000000e+00um, number of vias: 0
[01/07 12:13:20    423s] [NR-eGR] Total length: 4.241400e+02um, number of vias: 224
[01/07 12:13:20    423s] [NR-eGR] --------------------------------------------------------------------------
[01/07 12:13:20    423s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[01/07 12:13:20    423s] [NR-eGR] --------------------------------------------------------------------------
[01/07 12:13:20    423s] (I)       Started Update net boxes ( Curr Mem: 1414.76 MB )
[01/07 12:13:20    423s] (I)       Finished Update net boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1414.76 MB )
[01/07 12:13:20    423s] (I)       Started Update timing ( Curr Mem: 1414.76 MB )
[01/07 12:13:20    423s] (I)       Finished Update timing ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 1405.25 MB )
[01/07 12:13:20    423s] (I)       Finished Export ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 1405.25 MB )
[01/07 12:13:20    423s] (I)       Started Postprocess design ( Curr Mem: 1405.25 MB )
[01/07 12:13:20    423s] (I)       Finished Postprocess design ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1395.25 MB )
[01/07 12:13:20    423s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.10 sec, Real: 0.09 sec, Curr Mem: 1395.25 MB )
[01/07 12:13:20    423s] Extraction called for design 'counter4bit' of instances=25 and nets=31 using extraction engine 'preRoute' .
[01/07 12:13:20    423s] PreRoute RC Extraction called for design counter4bit.
[01/07 12:13:20    423s] RC Extraction called in multi-corner(2) mode.
[01/07 12:13:20    423s] RCMode: PreRoute
[01/07 12:13:20    423s]       RC Corner Indexes            0       1   
[01/07 12:13:20    423s] Capacitance Scaling Factor   : 1.10000 0.90000 
[01/07 12:13:20    423s] Resistance Scaling Factor    : 1.10000 0.90000 
[01/07 12:13:20    423s] Clock Cap. Scaling Factor    : 1.10000 0.90000 
[01/07 12:13:20    423s] Clock Res. Scaling Factor    : 1.10000 0.90000 
[01/07 12:13:20    423s] Shrink Factor                : 1.00000
[01/07 12:13:20    423s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[01/07 12:13:20    423s] Using capacitance table file ...
[01/07 12:13:20    423s] LayerId::1 widthSet size::4
[01/07 12:13:20    423s] LayerId::2 widthSet size::4
[01/07 12:13:20    423s] LayerId::3 widthSet size::4
[01/07 12:13:20    423s] LayerId::4 widthSet size::4
[01/07 12:13:20    423s] LayerId::5 widthSet size::4
[01/07 12:13:20    423s] LayerId::6 widthSet size::4
[01/07 12:13:20    423s] LayerId::7 widthSet size::4
[01/07 12:13:20    423s] LayerId::8 widthSet size::5
[01/07 12:13:20    423s] Updating RC grid for preRoute extraction ...
[01/07 12:13:20    423s] Initializing multi-corner capacitance tables ... 
[01/07 12:13:20    423s] Initializing multi-corner resistance tables ...
[01/07 12:13:20    423s] {RT SS_RC 0 8 8 {7 0} 1}
[01/07 12:13:20    423s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.031520 ; aWlH: 0.000000 ; Pmax: 0.807500 ; wcR: 0.666700 ; newSi: 0.080900 ; pMod: 83 ; 
[01/07 12:13:20    423s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1395.246M)
[01/07 12:13:20    423s] Compute RC Scale Done ...
[01/07 12:13:20    423s] OPERPROF: Starting HotSpotCal at level 1, MEM:1395.2M
[01/07 12:13:20    423s] [hotspot] +------------+---------------+---------------+
[01/07 12:13:20    423s] [hotspot] |            |   max hotspot | total hotspot |
[01/07 12:13:20    423s] [hotspot] +------------+---------------+---------------+
[01/07 12:13:20    423s] [hotspot] | normalized |          0.00 |          0.00 |
[01/07 12:13:20    423s] [hotspot] +------------+---------------+---------------+
[01/07 12:13:20    423s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[01/07 12:13:20    423s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[01/07 12:13:20    423s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.001, MEM:1395.2M
[01/07 12:13:20    423s] #################################################################################
[01/07 12:13:20    423s] # Design Stage: PreRoute
[01/07 12:13:20    423s] # Design Name: counter4bit
[01/07 12:13:20    423s] # Design Mode: 130nm
[01/07 12:13:20    423s] # Analysis Mode: MMMC Non-OCV 
[01/07 12:13:20    423s] # Parasitics Mode: No SPEF/RCDB 
[01/07 12:13:20    423s] # Signoff Settings: SI Off 
[01/07 12:13:20    423s] #################################################################################
[01/07 12:13:20    423s] Calculate delays in BcWc mode...
[01/07 12:13:20    423s] Topological Sorting (REAL = 0:00:00.0, MEM = 1393.3M, InitMEM = 1393.3M)
[01/07 12:13:20    423s] Start delay calculation (fullDC) (1 T). (MEM=1393.28)
[01/07 12:13:20    423s] End AAE Lib Interpolated Model. (MEM=1404.79 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/07 12:13:20    423s] Total number of fetched objects 29
[01/07 12:13:20    423s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/07 12:13:20    423s] End delay calculation. (MEM=1421.22 CPU=0:00:00.0 REAL=0:00:00.0)
[01/07 12:13:20    423s] End delay calculation (fullDC). (MEM=1421.22 CPU=0:00:00.1 REAL=0:00:00.0)
[01/07 12:13:20    423s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1421.2M) ***
[01/07 12:13:20    423s] Begin: GigaOpt postEco DRV Optimization
[01/07 12:13:20    423s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -postCTS
[01/07 12:13:20    423s] Info: 1 net with fixed/cover wires excluded.
[01/07 12:13:20    423s] Info: 1 clock net  excluded from IPO operation.
[01/07 12:13:20    423s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:07:03.7/0:32:37.6 (0.2), mem = 1421.2M
[01/07 12:13:20    423s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.28450.6
[01/07 12:13:20    423s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[01/07 12:13:20    423s] ### Creating PhyDesignMc. totSessionCpu=0:07:04 mem=1421.2M
[01/07 12:13:20    423s] OPERPROF: Starting DPlace-Init at level 1, MEM:1421.2M
[01/07 12:13:20    423s] z: 2, totalTracks: 1
[01/07 12:13:20    423s] z: 4, totalTracks: 1
[01/07 12:13:20    423s] z: 6, totalTracks: 1
[01/07 12:13:20    423s] z: 8, totalTracks: 1
[01/07 12:13:20    423s] #spOpts: N=130 mergeVia=F 
[01/07 12:13:20    423s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1421.2M
[01/07 12:13:20    423s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1421.2M
[01/07 12:13:20    423s] Core basic site is core
[01/07 12:13:20    423s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1421.2M
[01/07 12:13:20    423s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.011, MEM:1453.2M
[01/07 12:13:20    423s] Fast DP-INIT is on for default
[01/07 12:13:20    423s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/07 12:13:20    423s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.030, REAL:0.027, MEM:1453.2M
[01/07 12:13:20    423s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.028, MEM:1453.2M
[01/07 12:13:20    423s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1453.2MB).
[01/07 12:13:20    423s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.032, MEM:1453.2M
[01/07 12:13:20    423s] TotalInstCnt at PhyDesignMc Initialization: 25
[01/07 12:13:20    423s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:04 mem=1453.2M
[01/07 12:13:20    423s] ### Creating RouteCongInterface, started
[01/07 12:13:20    423s] 
[01/07 12:13:20    423s] #optDebug:  {2, 1.000, 0.8500} {3, 0.833, 0.8500} {4, 0.667, 0.8500} {5, 0.500, 0.8390} {6, 0.167, 0.4651} {7, 0.167, 0.4651} {8, 0.083, 0.3895} 
[01/07 12:13:20    423s] 
[01/07 12:13:20    423s] #optDebug: {0, 1.000}
[01/07 12:13:20    423s] ### Creating RouteCongInterface, finished
[01/07 12:13:20    423s] ### Creating LA Mngr. totSessionCpu=0:07:04 mem=1453.2M
[01/07 12:13:20    423s] ### Creating LA Mngr, finished. totSessionCpu=0:07:04 mem=1453.2M
[01/07 12:13:24    428s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1472.3M
[01/07 12:13:24    428s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1472.3M
[01/07 12:13:24    428s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/07 12:13:24    428s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[01/07 12:13:24    428s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/07 12:13:24    428s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[01/07 12:13:24    428s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/07 12:13:24    428s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/07 12:13:24    428s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     7.93|     0.00|       0|       0|       0|  67.27|          |         |
[01/07 12:13:24    428s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[01/07 12:13:24    428s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     7.93|     0.00|       0|       0|       0|  67.27| 0:00:00.0|  1472.3M|
[01/07 12:13:24    428s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[01/07 12:13:24    428s] Bottom Preferred Layer:
[01/07 12:13:24    428s] +---------------+------------+----------+
[01/07 12:13:24    428s] |     Layer     |    CLK     |   Rule   |
[01/07 12:13:24    428s] +---------------+------------+----------+
[01/07 12:13:24    428s] | metal3 (z=3)  |          1 | default  |
[01/07 12:13:24    428s] +---------------+------------+----------+
[01/07 12:13:24    428s] Via Pillar Rule:
[01/07 12:13:24    428s]     None
[01/07 12:13:24    428s] 
[01/07 12:13:24    428s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1472.3M) ***
[01/07 12:13:24    428s] 
[01/07 12:13:24    428s] Total-nets :: 29, Stn-nets :: 0, ratio :: 0 %
[01/07 12:13:24    428s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1453.2M
[01/07 12:13:24    428s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.004, MEM:1453.2M
[01/07 12:13:24    428s] TotalInstCnt at PhyDesignMc Destruction: 25
[01/07 12:13:24    428s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.28450.6
[01/07 12:13:24    428s] *** DrvOpt [finish] : cpu/real = 0:00:04.3/0:00:04.3 (1.0), totSession cpu/real = 0:07:08.0/0:32:41.9 (0.2), mem = 1453.2M
[01/07 12:13:24    428s] 
[01/07 12:13:24    428s] =============================================================================================
[01/07 12:13:24    428s]  Step TAT Report for DrvOpt #3
[01/07 12:13:24    428s] =============================================================================================
[01/07 12:13:24    428s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/07 12:13:24    428s] ---------------------------------------------------------------------------------------------
[01/07 12:13:24    428s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 12:13:24    428s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 12:13:24    428s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.9
[01/07 12:13:24    428s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 12:13:24    428s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0   81.9
[01/07 12:13:24    428s] [ DrvFindVioNets         ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 12:13:24    428s] [ DrvComputeSummary      ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    4.6
[01/07 12:13:24    428s] [ MISC                   ]          0:00:04.3  (  99.1 % )     0:00:04.3 /  0:00:04.2    1.0
[01/07 12:13:24    428s] ---------------------------------------------------------------------------------------------
[01/07 12:13:24    428s]  DrvOpt #3 TOTAL                    0:00:04.3  ( 100.0 % )     0:00:04.3 /  0:00:04.3    1.0
[01/07 12:13:24    428s] ---------------------------------------------------------------------------------------------
[01/07 12:13:24    428s] 
[01/07 12:13:24    428s] End: GigaOpt postEco DRV Optimization
[01/07 12:13:24    428s] **INFO: Flow update: Design timing is met.
[01/07 12:13:24    428s] Running refinePlace -preserveRouting true -hardFence false
[01/07 12:13:24    428s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1453.2M
[01/07 12:13:24    428s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1453.2M
[01/07 12:13:24    428s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1453.2M
[01/07 12:13:24    428s] z: 2, totalTracks: 1
[01/07 12:13:24    428s] z: 4, totalTracks: 1
[01/07 12:13:24    428s] z: 6, totalTracks: 1
[01/07 12:13:24    428s] z: 8, totalTracks: 1
[01/07 12:13:24    428s] #spOpts: N=130 
[01/07 12:13:24    428s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1453.2M
[01/07 12:13:24    428s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.020, REAL:0.022, MEM:1453.2M
[01/07 12:13:24    428s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1453.2MB).
[01/07 12:13:24    428s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.020, REAL:0.027, MEM:1453.2M
[01/07 12:13:24    428s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.030, REAL:0.028, MEM:1453.2M
[01/07 12:13:24    428s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.28450.7
[01/07 12:13:24    428s] OPERPROF:   Starting RefinePlace at level 2, MEM:1453.2M
[01/07 12:13:24    428s] *** Starting refinePlace (0:07:08 mem=1453.2M) ***
[01/07 12:13:24    428s] Total net bbox length = 3.620e+02 (2.042e+02 1.578e+02) (ext = 7.640e+01)
[01/07 12:13:24    428s] 
[01/07 12:13:24    428s] Starting Small incrNP...
[01/07 12:13:24    428s] User Input Parameters:
[01/07 12:13:24    428s] - Congestion Driven    : Off
[01/07 12:13:24    428s] - Timing Driven        : Off
[01/07 12:13:24    428s] - Area-Violation Based : Off
[01/07 12:13:24    428s] - Start Rollback Level : -5
[01/07 12:13:24    428s] - Legalized            : On
[01/07 12:13:24    428s] - Window Based         : Off
[01/07 12:13:24    428s] - eDen incr mode       : Off
[01/07 12:13:24    428s] - Small incr mode      : On
[01/07 12:13:24    428s] 
[01/07 12:13:24    428s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:1453.2M
[01/07 12:13:24    428s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.000, REAL:0.000, MEM:1453.2M
[01/07 12:13:24    428s] default core: bins with density > 0.750 =  0.00 % ( 0 / 1 )
[01/07 12:13:24    428s] Density distribution unevenness ratio = 0.000%
[01/07 12:13:24    428s] cost 0.672727, thresh 1.000000
[01/07 12:13:24    428s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1453.2M)
[01/07 12:13:24    428s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[01/07 12:13:24    428s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:1453.2M
[01/07 12:13:24    428s] Starting refinePlace ...
[01/07 12:13:24    428s] One DDP V2 for no tweak run.
[01/07 12:13:24    428s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[01/07 12:13:24    428s] ** Cut row section cpu time 0:00:00.0.
[01/07 12:13:24    428s]    Spread Effort: high, pre-route mode, useDDP on.
[01/07 12:13:24    428s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1453.2MB) @(0:07:08 - 0:07:08).
[01/07 12:13:24    428s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[01/07 12:13:24    428s] wireLenOptFixPriorityInst 4 inst fixed
[01/07 12:13:24    428s] 
[01/07 12:13:24    428s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[01/07 12:13:24    428s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[01/07 12:13:24    428s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1453.2MB) @(0:07:08 - 0:07:08).
[01/07 12:13:24    428s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[01/07 12:13:24    428s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1453.2MB
[01/07 12:13:24    428s] Statistics of distance of Instance movement in refine placement:
[01/07 12:13:24    428s]   maximum (X+Y) =         0.00 um
[01/07 12:13:24    428s]   mean    (X+Y) =         0.00 um
[01/07 12:13:24    428s] Summary Report:
[01/07 12:13:24    428s] Instances move: 0 (out of 25 movable)
[01/07 12:13:24    428s] Instances flipped: 0
[01/07 12:13:24    428s] Mean displacement: 0.00 um
[01/07 12:13:24    428s] Max displacement: 0.00 um 
[01/07 12:13:24    428s] Total instances moved : 0
[01/07 12:13:24    428s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.010, REAL:0.012, MEM:1453.2M
[01/07 12:13:24    428s] Total net bbox length = 3.620e+02 (2.042e+02 1.578e+02) (ext = 7.640e+01)
[01/07 12:13:24    428s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1453.2MB
[01/07 12:13:24    428s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1453.2MB) @(0:07:08 - 0:07:08).
[01/07 12:13:24    428s] *** Finished refinePlace (0:07:08 mem=1453.2M) ***
[01/07 12:13:24    428s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.28450.7
[01/07 12:13:24    428s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.020, REAL:0.018, MEM:1453.2M
[01/07 12:13:24    428s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:1453.2M
[01/07 12:13:24    428s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.000, REAL:0.003, MEM:1453.2M
[01/07 12:13:24    428s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.050, REAL:0.050, MEM:1453.2M
[01/07 12:13:25    428s] **INFO: Flow update: Design timing is met.
[01/07 12:13:25    428s] **INFO: Flow update: Design timing is met.
[01/07 12:13:25    428s] #optDebug: fT-D <X 1 0 0 0>
[01/07 12:13:25    428s] 
[01/07 12:13:25    428s] Active setup views:
[01/07 12:13:25    428s]  WC_AN
[01/07 12:13:25    428s]   Dominating endpoints: 0
[01/07 12:13:25    428s]   Dominating TNS: -0.000
[01/07 12:13:25    428s] 
[01/07 12:13:25    428s] Extraction called for design 'counter4bit' of instances=25 and nets=31 using extraction engine 'preRoute' .
[01/07 12:13:25    428s] PreRoute RC Extraction called for design counter4bit.
[01/07 12:13:25    428s] RC Extraction called in multi-corner(2) mode.
[01/07 12:13:25    428s] RCMode: PreRoute
[01/07 12:13:25    428s]       RC Corner Indexes            0       1   
[01/07 12:13:25    428s] Capacitance Scaling Factor   : 1.10000 0.90000 
[01/07 12:13:25    428s] Resistance Scaling Factor    : 1.10000 0.90000 
[01/07 12:13:25    428s] Clock Cap. Scaling Factor    : 1.10000 0.90000 
[01/07 12:13:25    428s] Clock Res. Scaling Factor    : 1.10000 0.90000 
[01/07 12:13:25    428s] Shrink Factor                : 1.00000
[01/07 12:13:25    428s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[01/07 12:13:25    428s] Using capacitance table file ...
[01/07 12:13:25    428s] LayerId::1 widthSet size::4
[01/07 12:13:25    428s] LayerId::2 widthSet size::4
[01/07 12:13:25    428s] LayerId::3 widthSet size::4
[01/07 12:13:25    428s] LayerId::4 widthSet size::4
[01/07 12:13:25    428s] LayerId::5 widthSet size::4
[01/07 12:13:25    428s] LayerId::6 widthSet size::4
[01/07 12:13:25    428s] LayerId::7 widthSet size::4
[01/07 12:13:25    428s] LayerId::8 widthSet size::5
[01/07 12:13:25    428s] Updating RC grid for preRoute extraction ...
[01/07 12:13:25    428s] Initializing multi-corner capacitance tables ... 
[01/07 12:13:25    428s] Initializing multi-corner resistance tables ...
[01/07 12:13:25    428s] {RT SS_RC 0 8 8 {7 0} 1}
[01/07 12:13:25    428s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.031520 ; aWlH: 0.000000 ; Pmax: 0.807500 ; wcR: 0.666700 ; newSi: 0.080900 ; pMod: 83 ; 
[01/07 12:13:25    428s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1389.711M)
[01/07 12:13:25    428s] Starting delay calculation for Setup views
[01/07 12:13:25    428s] #################################################################################
[01/07 12:13:25    428s] # Design Stage: PreRoute
[01/07 12:13:25    428s] # Design Name: counter4bit
[01/07 12:13:25    428s] # Design Mode: 130nm
[01/07 12:13:25    428s] # Analysis Mode: MMMC Non-OCV 
[01/07 12:13:25    428s] # Parasitics Mode: No SPEF/RCDB 
[01/07 12:13:25    428s] # Signoff Settings: SI Off 
[01/07 12:13:25    428s] #################################################################################
[01/07 12:13:25    428s] Calculate delays in BcWc mode...
[01/07 12:13:25    428s] Topological Sorting (REAL = 0:00:00.0, MEM = 1395.7M, InitMEM = 1395.7M)
[01/07 12:13:25    428s] Start delay calculation (fullDC) (1 T). (MEM=1395.74)
[01/07 12:13:25    428s] End AAE Lib Interpolated Model. (MEM=1407.26 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/07 12:13:25    428s] Total number of fetched objects 29
[01/07 12:13:25    428s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/07 12:13:25    428s] End delay calculation. (MEM=1422.95 CPU=0:00:00.0 REAL=0:00:00.0)
[01/07 12:13:25    428s] End delay calculation (fullDC). (MEM=1422.95 CPU=0:00:00.1 REAL=0:00:00.0)
[01/07 12:13:25    428s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1422.9M) ***
[01/07 12:13:25    428s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:07:08 mem=1422.9M)
[01/07 12:13:25    428s] Reported timing to dir ./timingReports
[01/07 12:13:25    428s] **optDesign ... cpu = 0:00:48, real = 0:00:48, mem = 1237.2M, totSessionCpu=0:07:08 **
[01/07 12:13:25    428s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1378.9M
[01/07 12:13:25    428s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.017, MEM:1378.9M
[01/07 12:13:27    428s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_AN 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  7.928  |  7.928  |  9.119  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|    4    |    4    |    4    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 67.273%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:48, real = 0:00:50, mem = 1238.4M, totSessionCpu=0:07:09 **
[01/07 12:13:27    428s] Deleting Cell Server ...
[01/07 12:13:27    428s] Deleting Lib Analyzer.
[01/07 12:13:27    428s] *** Finished optDesign ***
[01/07 12:13:27    428s] 
[01/07 12:13:27    428s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:01:03 real=  0:01:06)
[01/07 12:13:27    428s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:16.5 real=0:00:16.5)
[01/07 12:13:27    428s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:07.7 real=0:00:07.8)
[01/07 12:13:27    428s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:04.6 real=0:00:04.6)
[01/07 12:13:27    428s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[01/07 12:13:27    428s] Info: pop threads available for lower-level modules during optimization.
[01/07 12:13:27    428s] Info: Destroy the CCOpt slew target map.
[01/07 12:13:27    428s] clean pInstBBox. size 0
[01/07 12:13:27    428s] Set place::cacheFPlanSiteMark to 0
[01/07 12:13:27    428s] All LLGs are deleted
[01/07 12:13:27    428s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1394.2M
[01/07 12:13:27    428s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1394.2M
[01/07 12:13:27    428s] 
[01/07 12:13:27    428s] *** Summary of all messages that are not suppressed in this session:
[01/07 12:13:27    428s] Severity  ID               Count  Summary                                  
[01/07 12:13:27    428s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[01/07 12:13:27    428s] WARNING   IMPOPT-6118          1  The following cells have a dont_touch pr...
[01/07 12:13:27    428s] WARNING   IMPCCOPT-1361        3  Routing configuration for %s nets in clo...
[01/07 12:13:27    428s] WARNING   IMPCCOPT-1127        1  The skew group %s has been identified as...
[01/07 12:13:27    428s] WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
[01/07 12:13:27    428s] *** Message Summary: 7 warning(s), 0 error(s)
[01/07 12:13:27    428s] 
[01/07 12:13:27    428s] 
[01/07 12:13:27    428s] =============================================================================================
[01/07 12:13:27    428s]  Final TAT Report for ccopt_design
[01/07 12:13:27    428s] =============================================================================================
[01/07 12:13:27    428s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/07 12:13:27    428s] ---------------------------------------------------------------------------------------------
[01/07 12:13:27    428s] [ GlobalOpt              ]      1   0:00:16.5  (  28.3 % )     0:00:16.5 /  0:00:16.5    1.0
[01/07 12:13:27    428s] [ DrvOpt                 ]      3   0:00:18.2  (  31.2 % )     0:00:18.3 /  0:00:18.2    1.0
[01/07 12:13:27    428s] [ AreaOpt                ]      2   0:00:07.6  (  13.0 % )     0:00:07.7 /  0:00:07.6    1.0
[01/07 12:13:27    428s] [ ViewPruning            ]      8   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.2
[01/07 12:13:27    428s] [ IncrReplace            ]      1   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.1
[01/07 12:13:27    428s] [ RefinePlace            ]      3   0:00:00.2  (   0.4 % )     0:00:00.2 /  0:00:00.2    0.9
[01/07 12:13:27    428s] [ TimingUpdate           ]      4   0:00:00.0  (   0.0 % )     0:00:00.4 /  0:00:00.4    1.0
[01/07 12:13:27    428s] [ FullDelayCalc          ]      2   0:00:00.4  (   0.6 % )     0:00:00.4 /  0:00:00.4    1.0
[01/07 12:13:27    428s] [ OptSummaryReport       ]      2   0:00:00.1  (   0.2 % )     0:00:02.4 /  0:00:00.4    0.2
[01/07 12:13:27    428s] [ TimingReport           ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.0
[01/07 12:13:27    428s] [ DrvReport              ]      2   0:00:02.0  (   3.5 % )     0:00:02.0 /  0:00:00.0    0.0
[01/07 12:13:27    428s] [ GenerateReports        ]      1   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.0    0.7
[01/07 12:13:27    428s] [ MISC                   ]          0:00:13.2  (  22.6 % )     0:00:13.2 /  0:00:13.0    1.0
[01/07 12:13:27    428s] ---------------------------------------------------------------------------------------------
[01/07 12:13:27    428s]  ccopt_design TOTAL                 0:00:58.4  ( 100.0 % )     0:00:58.4 /  0:00:56.0    1.0
[01/07 12:13:27    428s] ---------------------------------------------------------------------------------------------
[01/07 12:13:27    428s] 
[01/07 12:13:27    428s] #% End ccopt_design (date=01/07 12:13:27, total cpu=0:00:56.2, real=0:00:58.0, peak res=1246.9M, current mem=1171.5M)
[01/07 12:13:51    433s] <CMD> report_ccopt_clock_trees
[01/07 12:13:51    433s] Clock tree timing engine global stage delay update for SS_DELAY:setup.early...
[01/07 12:13:51    433s] End AAE Lib Interpolated Model. (MEM=1335 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/07 12:13:51    433s] Clock tree timing engine global stage delay update for SS_DELAY:setup.early done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 12:13:51    433s] Clock tree timing engine global stage delay update for SS_DELAY:setup.late...
[01/07 12:13:51    433s] Clock tree timing engine global stage delay update for SS_DELAY:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 12:13:51    433s] Clock tree timing engine global stage delay update for FF_DELAY:hold.early...
[01/07 12:13:51    433s] Clock tree timing engine global stage delay update for FF_DELAY:hold.early done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 12:13:51    433s] Clock tree timing engine global stage delay update for FF_DELAY:hold.late...
[01/07 12:13:51    433s] Clock tree timing engine global stage delay update for FF_DELAY:hold.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[01/07 12:13:51    433s] 
[01/07 12:13:51    433s] Clock DAG stats:
[01/07 12:13:51    433s] ================
[01/07 12:13:51    433s] 
[01/07 12:13:51    433s] -----------------------------------------------------------
[01/07 12:13:51    433s] Cell type                     Count    Area     Capacitance
[01/07 12:13:51    433s] -----------------------------------------------------------
[01/07 12:13:51    433s] Buffers                         0      0.000       0.000
[01/07 12:13:51    433s] Inverters                       0      0.000       0.000
[01/07 12:13:51    433s] Integrated Clock Gates          0      0.000       0.000
[01/07 12:13:51    433s] Non-Integrated Clock Gates      0      0.000       0.000
[01/07 12:13:51    433s] Clock Logic                     0      0.000       0.000
[01/07 12:13:51    433s] All                             0      0.000       0.000
[01/07 12:13:51    433s] -----------------------------------------------------------
[01/07 12:13:51    433s] 
[01/07 12:13:51    433s] 
[01/07 12:13:51    433s] Clock DAG wire lengths:
[01/07 12:13:51    433s] =======================
[01/07 12:13:51    433s] 
[01/07 12:13:51    433s] --------------------
[01/07 12:13:51    433s] Type     Wire Length
[01/07 12:13:51    433s] --------------------
[01/07 12:13:51    433s] Top         0.000
[01/07 12:13:51    433s] Trunk       0.000
[01/07 12:13:51    433s] Leaf       30.740
[01/07 12:13:51    433s] Total      30.740
[01/07 12:13:51    433s] --------------------
[01/07 12:13:51    433s] 
[01/07 12:13:51    433s] 
[01/07 12:13:51    433s] Clock DAG hp wire lengths:
[01/07 12:13:51    433s] ==========================
[01/07 12:13:51    433s] 
[01/07 12:13:51    433s] -----------------------
[01/07 12:13:51    433s] Type     hp Wire Length
[01/07 12:13:51    433s] -----------------------
[01/07 12:13:51    433s] Top          0.000
[01/07 12:13:51    433s] Trunk        0.000
[01/07 12:13:51    433s] Leaf         0.000
[01/07 12:13:51    433s] Total        0.000
[01/07 12:13:51    433s] -----------------------
[01/07 12:13:51    433s] 
[01/07 12:13:51    433s] 
[01/07 12:13:51    433s] Clock DAG capacitances:
[01/07 12:13:51    433s] =======================
[01/07 12:13:51    433s] 
[01/07 12:13:51    433s] --------------------------------
[01/07 12:13:51    433s] Type     Gate     Wire     Total
[01/07 12:13:51    433s] --------------------------------
[01/07 12:13:51    433s] Top      0.000    0.000    0.000
[01/07 12:13:51    433s] Trunk    0.000    0.000    0.000
[01/07 12:13:51    433s] Leaf     0.009    0.006    0.015
[01/07 12:13:51    433s] Total    0.009    0.006    0.015
[01/07 12:13:51    433s] --------------------------------
[01/07 12:13:51    433s] 
[01/07 12:13:51    433s] 
[01/07 12:13:51    433s] Clock DAG sink capacitances:
[01/07 12:13:51    433s] ============================
[01/07 12:13:51    433s] 
[01/07 12:13:51    433s] --------------------------------------------------------
[01/07 12:13:51    433s] Count    Total    Average    Std. Dev.    Min      Max
[01/07 12:13:51    433s] --------------------------------------------------------
[01/07 12:13:51    433s]   4      0.009     0.002       0.001      0.002    0.003
[01/07 12:13:51    433s] --------------------------------------------------------
[01/07 12:13:51    433s] 
[01/07 12:13:51    433s] 
[01/07 12:13:51    433s] Clock DAG net violations:
[01/07 12:13:51    433s] =========================
[01/07 12:13:51    433s] 
[01/07 12:13:51    433s] None
[01/07 12:13:51    433s] 
[01/07 12:13:51    433s] 
[01/07 12:13:51    433s] Clock DAG primary half-corner transition distribution:
[01/07 12:13:51    433s] ======================================================
[01/07 12:13:51    433s] 
[01/07 12:13:51    433s] --------------------------------------------------------------------------------------------------------------------------------------------------------------
[01/07 12:13:51    433s] Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
[01/07 12:13:51    433s] --------------------------------------------------------------------------------------------------------------------------------------------------------------
[01/07 12:13:51    433s] Leaf        0.290       1       0.004       0.000      0.004    0.004    {1 <= 0.174ns, 0 <= 0.232ns, 0 <= 0.261ns, 0 <= 0.276ns, 0 <= 0.290ns}         -
[01/07 12:13:51    433s] --------------------------------------------------------------------------------------------------------------------------------------------------------------
[01/07 12:13:51    433s] 
[01/07 12:13:51    433s] 
[01/07 12:13:51    433s] 
[01/07 12:13:51    433s] Please note that the following tables reflect only the defined clock trees, so the flop counts might not include all flops in your design.
[01/07 12:13:51    433s] 
[01/07 12:13:51    433s] Clock Tree Summary:
[01/07 12:13:51    433s] ===================
[01/07 12:13:51    433s] 
[01/07 12:13:51    433s] ---------------------------------------------------------------------------------------------------------------------
[01/07 12:13:51    433s] Clock Tree  Clock  Bufs  Invs  Other  Max       Max     Max     Max          Standard   Wire   Gate   Clock Tree Root
[01/07 12:13:51    433s] Name        Gates              Clock  Non-leaf  Leaf    Length  Source-sink  cell area  cap    cap    
[01/07 12:13:51    433s]                                Cells  Fanout    Fanout  (um)    Resistance   (um^2)     (pF)   (pF)   
[01/07 12:13:51    433s]                                                                 (Ohms)                                
[01/07 12:13:51    433s] ---------------------------------------------------------------------------------------------------------------------
[01/07 12:13:51    433s] clk           0     0     0      0       0        4     14.34     129.181      0.000    0.006  0.009  clk
[01/07 12:13:51    433s] ---------------------------------------------------------------------------------------------------------------------
[01/07 12:13:51    433s] 
[01/07 12:13:51    433s] Clock Sink Summary:
[01/07 12:13:51    433s] ===================
[01/07 12:13:51    433s] 
[01/07 12:13:51    433s] -------------------------------------------------------------------------------------------------------------------------------------------
[01/07 12:13:51    433s] Clock Tree  Explicit      Implicit      Explicit     Implicit     Explicit   Implicit   Posedge  Negedge  Memory  Enable  Non enable  Other
[01/07 12:13:51    433s] Name        exclude pins  exclude pins  ignore pins  ignore pins  stop pins  stop pins  Flops    Flops    Clock   Latch   Latch       Sinks
[01/07 12:13:51    433s]                                                                                                           Pins    Sinks   Sinks       
[01/07 12:13:51    433s] -------------------------------------------------------------------------------------------------------------------------------------------
[01/07 12:13:51    433s] clk              0             0             0            0           0          0         4        0       0       0         0         0
[01/07 12:13:51    433s] -------------------------------------------------------------------------------------------------------------------------------------------
[01/07 12:13:51    433s] 
[01/07 12:13:51    433s] Summary across all clock trees:
[01/07 12:13:51    433s] ===============================
[01/07 12:13:51    433s] 
[01/07 12:13:51    433s] -----------------------------------------------------------------------------------------------------------
[01/07 12:13:51    433s] Clock  Bufs  Invs  Other  Max       Average   Max     Average  Max     Max          Standard   Wire   Gate
[01/07 12:13:51    433s] Gates              Clock  Non-leaf  Non-leaf  Leaf    Leaf     Length  Source-sink  cell area  cap    cap
[01/07 12:13:51    433s]                    Cells  Fanout    Fanout    Fanout  Fanout   (um)    Resistance   (um^2)     (pF)   (pF)
[01/07 12:13:51    433s]                                                                        (Ohms)                         
[01/07 12:13:51    433s] -----------------------------------------------------------------------------------------------------------
[01/07 12:13:51    433s]   0     0     0      0       0         0        4        4     14.340    12.918       0.000    0.006  0.009
[01/07 12:13:51    433s] -----------------------------------------------------------------------------------------------------------
[01/07 12:13:51    433s] 
[01/07 12:13:51    433s] Clock Sink Summary across all clock trees:
[01/07 12:13:51    433s] ==========================================
[01/07 12:13:51    433s] 
[01/07 12:13:51    433s] -------------------------------------------------------------------------------------------------------------------------------
[01/07 12:13:51    433s] Explicit      Implicit      Explicit     Implicit     Explicit   Implicit   Posedge  Negedge  Memory  Enable  Non enable  Other
[01/07 12:13:51    433s] exclude pins  exclude pins  ignore pins  ignore pins  stop pins  stop pins  Flops    Flops    Clock   Latch   Latch       Sinks
[01/07 12:13:51    433s]                                                                                               Pins    Sinks   Sinks       
[01/07 12:13:51    433s] -------------------------------------------------------------------------------------------------------------------------------
[01/07 12:13:51    433s]      0             0             0            0           0          0         4        0       0       0         0         0
[01/07 12:13:51    433s] -------------------------------------------------------------------------------------------------------------------------------
[01/07 12:13:51    433s] 
[01/07 12:13:51    433s] Physical metrics across all clock trees:
[01/07 12:13:51    433s] ========================================
[01/07 12:13:51    433s] 
[01/07 12:13:51    433s] -----------------------------------------------------------------------
[01/07 12:13:51    433s] Metric                               Minimum  Average  Maximum  Std.dev
[01/07 12:13:51    433s] -----------------------------------------------------------------------
[01/07 12:13:51    433s] Source-sink routed net length (um)   14.340   14.340   14.340    0.000
[01/07 12:13:51    433s] Source-sink manhattan distance (um)  14.600   14.600   14.600    0.000
[01/07 12:13:51    433s] Source-sink resistance (Ohm)         12.918   12.918   12.918    0.000
[01/07 12:13:51    433s] -----------------------------------------------------------------------
[01/07 12:13:51    433s] 
[01/07 12:13:51    433s] Transition distribution for half-corner SS_DELAY:setup.late:
[01/07 12:13:51    433s] ============================================================
[01/07 12:13:51    433s] 
[01/07 12:13:51    433s] --------------------------------------------------------------------------------------------------------------------------------------------------------------
[01/07 12:13:51    433s] Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
[01/07 12:13:51    433s] --------------------------------------------------------------------------------------------------------------------------------------------------------------
[01/07 12:13:51    433s] Leaf        0.290       1       0.004       0.000      0.004    0.004    {1 <= 0.174ns, 0 <= 0.232ns, 0 <= 0.261ns, 0 <= 0.276ns, 0 <= 0.290ns}         -
[01/07 12:13:51    433s] --------------------------------------------------------------------------------------------------------------------------------------------------------------
[01/07 12:13:51    433s] 
[01/07 12:13:51    433s] Count of violations across all clock trees:
[01/07 12:13:51    433s] ===========================================
[01/07 12:13:51    433s] 
[01/07 12:13:51    433s] ---------------------------------------------------------------------------------------
[01/07 12:13:51    433s] Clock Tree  # Max capacitance  # Max resistance  # Max length  # Max fanout  # Slew
[01/07 12:13:51    433s] Name        violations         violations        violations    violations    violations
[01/07 12:13:51    433s] ---------------------------------------------------------------------------------------
[01/07 12:13:51    433s] clk                 0                 0               0             0            0
[01/07 12:13:51    433s] ---------------------------------------------------------------------------------------
[01/07 12:13:51    433s] Total               0                 0               0             0            0
[01/07 12:13:51    433s] ---------------------------------------------------------------------------------------
[01/07 12:13:51    433s] 
[01/07 12:13:51    433s] Note the above table per clock tree is based on CCOpt clock tree view. The violations are counted across half corners.
[01/07 12:13:51    433s] 
[01/07 12:13:51    433s] Found a total of 0 clock tree pins with max capacitance violations.
[01/07 12:13:51    433s] Found a total of 0 clock tree nets with max resistance violations.
[01/07 12:13:51    433s] Found a total of 0 clock tree nets with max length violations.
[01/07 12:13:51    433s] Found a total of 0 clock tree nets with max fanout violations.
[01/07 12:13:51    433s] Found a total of 0 clock tree pins with a slew violation.
[01/07 12:13:51    433s] 
[01/07 12:13:51    433s] Report for clock tree: clk:
[01/07 12:13:51    433s] ===========================
[01/07 12:13:51    433s] 
[01/07 12:13:51    433s] Clock Tree Gating Structure (Logical):
[01/07 12:13:51    433s] 
[01/07 12:13:51    433s] # Full cycle clock gates   : 0
[01/07 12:13:51    433s] Minimum clock gating depth : 0
[01/07 12:13:51    433s] Maximum clock gating depth : 0
[01/07 12:13:51    433s] Clock gate area (um^2)     : 0.000
[01/07 12:13:51    433s] 
[01/07 12:13:51    433s] Clock Tree Buffering Structure (Logical):
[01/07 12:13:51    433s] 
[01/07 12:13:51    433s] # Buffers             : 0
[01/07 12:13:51    433s] # Inverters           : 0
[01/07 12:13:51    433s]   Total               : 0
[01/07 12:13:51    433s] Minimum depth         : 0
[01/07 12:13:51    433s] Maximum depth         : 0
[01/07 12:13:51    433s] Buffering area (um^2) : 0.000
[01/07 12:13:51    433s] 
[01/07 12:13:51    433s] Clock Tree Level Structure (Logical):
[01/07 12:13:51    433s] 
[01/07 12:13:51    433s] -----------------------------------------------------------------
[01/07 12:13:51    433s] Level  Full   Posedge  Negedge  Memory  Enable  Non enable  Other
[01/07 12:13:51    433s]        Cycle  Flops    Flops    Clock   Latch   Latch       Sinks
[01/07 12:13:51    433s]                                 Pins    Sinks   Sinks       
[01/07 12:13:51    433s] -----------------------------------------------------------------
[01/07 12:13:51    433s] root     0       4        0       0       0         0         0
[01/07 12:13:51    433s] -----------------------------------------------------------------
[01/07 12:13:51    433s] Total    0       4        0       0       0         0         0
[01/07 12:13:51    433s] -----------------------------------------------------------------
[01/07 12:13:51    433s] 
[01/07 12:13:51    433s] Target and measured clock slews (in ns):
[01/07 12:13:51    433s] 
[01/07 12:13:51    433s] -----------------------------------------------------------------------------------------------------------------------------------
[01/07 12:13:51    433s] Timing Corner         Worst Rising  Worst Falling  Worst Rising  Worst Falling  Leaf Slew      Leaf Slew  Trunk Slew     Trunk Slew
[01/07 12:13:51    433s]                       Leaf Slew     Leaf Slew      Trunk Slew    Trunk Slew     Target Type    Target     Target Type    Target
[01/07 12:13:51    433s] -----------------------------------------------------------------------------------------------------------------------------------
[01/07 12:13:51    433s] FF_DELAY:hold.early      0.004          0.004           -              -        ignored            -      ignored            -
[01/07 12:13:51    433s] FF_DELAY:hold.late       0.004          0.004           -              -        ignored            -      ignored            -
[01/07 12:13:51    433s] SS_DELAY:setup.early     0.004          0.004           -              -        ignored            -      ignored            -
[01/07 12:13:51    433s] SS_DELAY:setup.late      0.004          0.004           -              -        auto computed   0.290     auto computed   0.290
[01/07 12:13:51    433s] -----------------------------------------------------------------------------------------------------------------------------------
[01/07 12:13:51    433s] 
[01/07 12:13:51    433s] * - indicates that target was not met.
[01/07 12:13:51    433s] 
[01/07 12:13:51    433s] auto extracted - target was extracted from SDC.
[01/07 12:13:51    433s] auto computed - target was computed when balancing trees.
[01/07 12:13:51    433s] 
[01/07 12:13:51    433s] 
[01/07 12:14:39    442s] invalid command name "report_ccopt_clock_structure"
[01/07 12:15:41    452s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[01/07 12:15:41    452s] <CMD> timeDesign -preCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix counter4bit_preCTS -outDir timingReports
[01/07 12:15:41    452s] #optDebug: fT-S <1 1 0 0 0>
[01/07 12:15:41    452s] **Info: Trial Route has Max Route Layer 15/8.
[01/07 12:15:41    452s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1315.6M
[01/07 12:15:41    452s] All LLGs are deleted
[01/07 12:15:41    452s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1315.6M
[01/07 12:15:41    452s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1315.6M
[01/07 12:15:41    452s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.010, REAL:0.001, MEM:1315.6M
[01/07 12:15:41    452s] Start to check current routing status for nets...
[01/07 12:15:41    452s] All nets are already routed correctly.
[01/07 12:15:41    452s] End to check current routing status for nets (mem=1315.6M)
[01/07 12:15:41    452s] Effort level <high> specified for reg2reg path_group
[01/07 12:15:41    452s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1325.7M
[01/07 12:15:41    452s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1325.7M
[01/07 12:15:41    452s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1325.7M
[01/07 12:15:41    452s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.020, REAL:0.015, MEM:1342.4M
[01/07 12:15:41    452s] Fast DP-INIT is on for default
[01/07 12:15:41    452s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.040, REAL:0.036, MEM:1342.4M
[01/07 12:15:41    452s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.037, MEM:1342.4M
[01/07 12:15:41    452s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1342.4M
[01/07 12:15:41    452s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1342.4M
[01/07 12:15:41    452s] Starting delay calculation for Setup views
[01/07 12:15:41    452s] #################################################################################
[01/07 12:15:41    452s] # Design Stage: PreRoute
[01/07 12:15:41    452s] # Design Name: counter4bit
[01/07 12:15:41    452s] # Design Mode: 130nm
[01/07 12:15:41    452s] # Analysis Mode: MMMC Non-OCV 
[01/07 12:15:41    452s] # Parasitics Mode: No SPEF/RCDB 
[01/07 12:15:41    452s] # Signoff Settings: SI Off 
[01/07 12:15:41    452s] #################################################################################
[01/07 12:15:41    452s] Calculate delays in BcWc mode...
[01/07 12:15:41    452s] Topological Sorting (REAL = 0:00:00.0, MEM = 1340.4M, InitMEM = 1340.4M)
[01/07 12:15:41    452s] Start delay calculation (fullDC) (1 T). (MEM=1340.42)
[01/07 12:15:41    452s] End AAE Lib Interpolated Model. (MEM=1351.93 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/07 12:15:41    452s] Total number of fetched objects 29
[01/07 12:15:41    452s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/07 12:15:41    452s] End delay calculation. (MEM=1367.62 CPU=0:00:00.0 REAL=0:00:00.0)
[01/07 12:15:41    452s] End delay calculation (fullDC). (MEM=1367.62 CPU=0:00:00.1 REAL=0:00:00.0)
[01/07 12:15:41    452s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1367.6M) ***
[01/07 12:15:41    452s] *** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:07:33 mem=1367.6M)
[01/07 12:15:44    452s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 WC_AN 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  7.928  |  7.928  |  9.119  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|    4    |    4    |    4    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 67.273%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir timingReports
[01/07 12:15:44    452s] Total CPU time: 0.61 sec
[01/07 12:15:44    452s] Total Real time: 3.0 sec
[01/07 12:15:44    452s] Total Memory Usage: 1332.882812 Mbytes
[01/07 12:15:44    452s] 
[01/07 12:15:44    452s] =============================================================================================
[01/07 12:15:44    452s]  Final TAT Report for timeDesign
[01/07 12:15:44    452s] =============================================================================================
[01/07 12:15:44    452s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/07 12:15:44    452s] ---------------------------------------------------------------------------------------------
[01/07 12:15:44    452s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 12:15:44    452s] [ TimingUpdate           ]      1   0:00:00.0  (   0.2 % )     0:00:00.2 /  0:00:00.2    1.0
[01/07 12:15:44    452s] [ FullDelayCalc          ]      1   0:00:00.2  (   5.8 % )     0:00:00.2 /  0:00:00.1    1.0
[01/07 12:15:44    452s] [ OptSummaryReport       ]      1   0:00:00.1  (   2.8 % )     0:00:02.3 /  0:00:00.3    0.1
[01/07 12:15:44    452s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.1
[01/07 12:15:44    452s] [ DrvReport              ]      1   0:00:02.0  (  75.4 % )     0:00:02.0 /  0:00:00.0    0.0
[01/07 12:15:44    452s] [ GenerateReports        ]      1   0:00:00.1  (   2.9 % )     0:00:00.1 /  0:00:00.0    0.5
[01/07 12:15:44    452s] [ ReportTranViolation    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 12:15:44    452s] [ ReportCapViolation     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    8.2
[01/07 12:15:44    452s] [ ReportFanoutViolation  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 12:15:44    452s] [ ReportLenViolation     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 12:15:44    452s] [ GenerateDrvReportData  ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.7
[01/07 12:15:44    452s] [ ReportAnalysisSummary  ]      2   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.1
[01/07 12:15:44    452s] [ MISC                   ]          0:00:00.3  (  11.8 % )     0:00:00.3 /  0:00:00.3    0.9
[01/07 12:15:44    452s] ---------------------------------------------------------------------------------------------
[01/07 12:15:44    452s]  timeDesign TOTAL                   0:00:02.6  ( 100.0 % )     0:00:02.6 /  0:00:00.6    0.2
[01/07 12:15:44    452s] ---------------------------------------------------------------------------------------------
[01/07 12:15:44    452s] 
[01/07 12:15:44    452s] Info: pop threads available for lower-level modules during optimization.
[01/07 12:15:54    454s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[01/07 12:15:54    454s] <CMD> timeDesign -postCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix counter4bit_postCTS -outDir timingReports
[01/07 12:15:54    454s] Turning off fast DC mode./n**Info: Trial Route has Max Route Layer 15/8.
[01/07 12:15:54    454s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1315.4M
[01/07 12:15:54    454s] All LLGs are deleted
[01/07 12:15:54    454s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1315.4M
[01/07 12:15:54    454s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1315.4M
[01/07 12:15:54    454s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.010, REAL:0.000, MEM:1315.4M
[01/07 12:15:54    454s] Start to check current routing status for nets...
[01/07 12:15:54    454s] All nets are already routed correctly.
[01/07 12:15:54    454s] End to check current routing status for nets (mem=1315.4M)
[01/07 12:15:54    454s] Effort level <high> specified for reg2reg path_group
[01/07 12:15:54    454s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1325.4M
[01/07 12:15:54    454s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1325.4M
[01/07 12:15:54    454s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1325.4M
[01/07 12:15:54    454s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.009, MEM:1342.1M
[01/07 12:15:54    454s] Fast DP-INIT is on for default
[01/07 12:15:54    454s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.026, MEM:1342.1M
[01/07 12:15:54    454s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.027, MEM:1342.1M
[01/07 12:15:54    454s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1342.1M
[01/07 12:15:54    454s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1342.1M
[01/07 12:15:54    454s] Starting delay calculation for Setup views
[01/07 12:15:54    454s] #################################################################################
[01/07 12:15:54    454s] # Design Stage: PreRoute
[01/07 12:15:54    454s] # Design Name: counter4bit
[01/07 12:15:54    454s] # Design Mode: 130nm
[01/07 12:15:54    454s] # Analysis Mode: MMMC Non-OCV 
[01/07 12:15:54    454s] # Parasitics Mode: No SPEF/RCDB 
[01/07 12:15:54    454s] # Signoff Settings: SI Off 
[01/07 12:15:54    454s] #################################################################################
[01/07 12:15:54    454s] Calculate delays in BcWc mode...
[01/07 12:15:54    454s] Topological Sorting (REAL = 0:00:00.0, MEM = 1340.1M, InitMEM = 1340.1M)
[01/07 12:15:54    454s] Start delay calculation (fullDC) (1 T). (MEM=1340.14)
[01/07 12:15:54    454s] End AAE Lib Interpolated Model. (MEM=1351.66 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/07 12:15:54    454s] Total number of fetched objects 29
[01/07 12:15:54    454s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/07 12:15:54    454s] End delay calculation. (MEM=1365.35 CPU=0:00:00.0 REAL=0:00:00.0)
[01/07 12:15:54    454s] End delay calculation (fullDC). (MEM=1365.35 CPU=0:00:00.1 REAL=0:00:00.0)
[01/07 12:15:54    454s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1365.3M) ***
[01/07 12:15:54    454s] *** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:07:35 mem=1365.3M)
[01/07 12:15:56    455s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 WC_AN 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  7.928  |  7.928  |  9.119  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|    4    |    4    |    4    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 67.273%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir timingReports
[01/07 12:15:56    455s] Total CPU time: 0.45 sec
[01/07 12:15:56    455s] Total Real time: 2.0 sec
[01/07 12:15:56    455s] Total Memory Usage: 1333.609375 Mbytes
[01/07 12:15:56    455s] 
[01/07 12:15:56    455s] =============================================================================================
[01/07 12:15:56    455s]  Final TAT Report for timeDesign
[01/07 12:15:56    455s] =============================================================================================
[01/07 12:15:56    455s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/07 12:15:56    455s] ---------------------------------------------------------------------------------------------
[01/07 12:15:56    455s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 12:15:56    455s] [ TimingUpdate           ]      1   0:00:00.0  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.1
[01/07 12:15:56    455s] [ FullDelayCalc          ]      1   0:00:00.1  (   4.3 % )     0:00:00.1 /  0:00:00.1    1.1
[01/07 12:15:56    455s] [ OptSummaryReport       ]      1   0:00:00.1  (   2.3 % )     0:00:02.2 /  0:00:00.3    0.1
[01/07 12:15:56    455s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.9
[01/07 12:15:56    455s] [ DrvReport              ]      1   0:00:01.9  (  81.2 % )     0:00:01.9 /  0:00:00.0    0.0
[01/07 12:15:56    455s] [ GenerateReports        ]      1   0:00:00.1  (   2.4 % )     0:00:00.1 /  0:00:00.0    0.7
[01/07 12:15:56    455s] [ ReportTranViolation    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 12:15:56    455s] [ ReportCapViolation     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 12:15:56    455s] [ ReportFanoutViolation  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 12:15:56    455s] [ ReportLenViolation     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 12:15:56    455s] [ GenerateDrvReportData  ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 12:15:56    455s] [ ReportAnalysisSummary  ]      2   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    1.0
[01/07 12:15:56    455s] [ MISC                   ]          0:00:00.2  (   8.2 % )     0:00:00.2 /  0:00:00.2    0.9
[01/07 12:15:56    455s] ---------------------------------------------------------------------------------------------
[01/07 12:15:56    455s]  timeDesign TOTAL                   0:00:02.4  ( 100.0 % )     0:00:02.4 /  0:00:00.4    0.2
[01/07 12:15:56    455s] ---------------------------------------------------------------------------------------------
[01/07 12:15:56    455s] 
[01/07 12:15:56    455s] Info: pop threads available for lower-level modules during optimization.
[01/07 12:17:48    474s] <CMD> saveDesign counter4bit
[01/07 12:17:48    474s] #% Begin save design ... (date=01/07 12:17:48, mem=1175.4M)
[01/07 12:17:48    474s] % Begin Save ccopt configuration ... (date=01/07 12:17:48, mem=1177.4M)
[01/07 12:17:48    474s] % End Save ccopt configuration ... (date=01/07 12:17:48, total cpu=0:00:00.1, real=0:00:00.0, peak res=1177.7M, current mem=1177.7M)
[01/07 12:17:48    474s] % Begin Save netlist data ... (date=01/07 12:17:48, mem=1177.7M)
[01/07 12:17:48    474s] Writing Binary DB to counter4bit.dat/counter4bit.v.bin in single-threaded mode...
[01/07 12:17:48    474s] % End Save netlist data ... (date=01/07 12:17:48, total cpu=0:00:00.0, real=0:00:00.0, peak res=1177.8M, current mem=1177.8M)
[01/07 12:17:48    474s] Saving symbol-table file ...
[01/07 12:17:49    474s] Saving congestion map file counter4bit.dat/counter4bit.route.congmap.gz ...
[01/07 12:17:49    474s] % Begin Save AAE data ... (date=01/07 12:17:49, mem=1178.4M)
[01/07 12:17:49    474s] Saving AAE Data ...
[01/07 12:17:49    474s] % End Save AAE data ... (date=01/07 12:17:49, total cpu=0:00:00.0, real=0:00:00.0, peak res=1178.4M, current mem=1178.4M)
[01/07 12:17:49    474s] Saving preference file counter4bit.dat/gui.pref.tcl ...
[01/07 12:17:49    475s] Saving mode setting ...
[01/07 12:17:49    475s] Saving global file ...
[01/07 12:17:50    475s] % Begin Save floorplan data ... (date=01/07 12:17:50, mem=1179.5M)
[01/07 12:17:50    475s] Saving floorplan file ...
[01/07 12:17:50    475s] % End Save floorplan data ... (date=01/07 12:17:50, total cpu=0:00:00.0, real=0:00:00.0, peak res=1179.5M, current mem=1179.5M)
[01/07 12:17:50    475s] Saving PG file counter4bit.dat/counter4bit.pg.gz, version#2, (Created by Innovus v20.11-s130_1 on Tue Jan  7 12:17:50 2025)
[01/07 12:17:50    475s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1333.9M) ***
[01/07 12:17:50    475s] Saving Drc markers ...
[01/07 12:17:50    475s] ... No Drc file written since there is no markers found.
[01/07 12:17:50    475s] % Begin Save placement data ... (date=01/07 12:17:50, mem=1179.6M)
[01/07 12:17:50    475s] ** Saving stdCellPlacement_binary (version# 2) ...
[01/07 12:17:50    475s] Save Adaptive View Pruning View Names to Binary file
[01/07 12:17:50    475s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1336.9M) ***
[01/07 12:17:50    475s] % End Save placement data ... (date=01/07 12:17:50, total cpu=0:00:00.0, real=0:00:00.0, peak res=1179.6M, current mem=1179.6M)
[01/07 12:17:50    475s] % Begin Save routing data ... (date=01/07 12:17:50, mem=1179.6M)
[01/07 12:17:50    475s] Saving route file ...
[01/07 12:17:50    475s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1333.9M) ***
[01/07 12:17:50    475s] % End Save routing data ... (date=01/07 12:17:50, total cpu=0:00:00.0, real=0:00:00.0, peak res=1179.7M, current mem=1179.7M)
[01/07 12:17:51    475s] Saving property file counter4bit.dat/counter4bit.prop
[01/07 12:17:51    475s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:01.0 mem=1336.9M) ***
[01/07 12:17:51    475s] #Saving pin access data to file counter4bit.dat/counter4bit.apa ...
[01/07 12:17:51    475s] #
[01/07 12:17:51    475s] % Begin Save power constraints data ... (date=01/07 12:17:51, mem=1180.2M)
[01/07 12:17:51    475s] % End Save power constraints data ... (date=01/07 12:17:51, total cpu=0:00:00.0, real=0:00:00.0, peak res=1180.3M, current mem=1180.3M)
[01/07 12:17:57    481s] Generated self-contained design counter4bit.dat
[01/07 12:17:58    481s] #% End save design ... (date=01/07 12:17:58, total cpu=0:00:07.2, real=0:00:10.0, peak res=1187.3M, current mem=1187.3M)
[01/07 12:17:58    481s] *** Message Summary: 0 warning(s), 0 error(s)
[01/07 12:17:58    481s] 
[01/07 12:22:18    530s] <CMD> setNanoRouteMode -quiet -timingEngine {}
[01/07 12:22:18    530s] <CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
[01/07 12:22:18    530s] <CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
[01/07 12:22:18    530s] <CMD> setNanoRouteMode -quiet -drouteEndIteration default
[01/07 12:22:18    530s] **WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[01/07 12:22:18    530s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven false
[01/07 12:22:18    530s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven false
[01/07 12:22:18    530s] Running Native NanoRoute ...
[01/07 12:22:18    530s] <CMD> routeDesign -globalDetail
[01/07 12:22:18    530s] ### Time Record (routeDesign) is installed.
[01/07 12:22:18    530s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1188.67 (MB), peak = 1246.88 (MB)
[01/07 12:22:18    530s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[01/07 12:22:18    530s] **INFO: User settings:
[01/07 12:22:18    530s] setNanoRouteMode -extractThirdPartyCompatible                   false
[01/07 12:22:18    530s] setNanoRouteMode -grouteExpTdStdDelay                           29.1
[01/07 12:22:18    530s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
[01/07 12:22:18    530s] setNanoRouteMode -routeWithSiDriven                             false
[01/07 12:22:18    530s] setNanoRouteMode -routeWithTimingDriven                         false
[01/07 12:22:18    530s] setNanoRouteMode -timingEngine                                  {}
[01/07 12:22:18    530s] setDesignMode -process                                          130
[01/07 12:22:18    530s] setExtractRCMode -coupling_c_th                                 0.4
[01/07 12:22:18    530s] setExtractRCMode -engine                                        preRoute
[01/07 12:22:18    530s] setExtractRCMode -relative_c_th                                 1
[01/07 12:22:18    530s] setExtractRCMode -total_c_th                                    0
[01/07 12:22:18    530s] setDelayCalMode -enable_high_fanout                             true
[01/07 12:22:18    530s] setDelayCalMode -eng_copyNetPropToNewNet                        true
[01/07 12:22:18    530s] setDelayCalMode -engine                                         aae
[01/07 12:22:18    530s] setDelayCalMode -ignoreNetLoad                                  false
[01/07 12:22:18    530s] setSIMode -separate_delta_delay_on_data                         true
[01/07 12:22:18    530s] 
[01/07 12:22:18    530s] #**INFO: setDesignMode -flowEffort standard
[01/07 12:22:18    530s] #**INFO: multi-cut via swapping will not be performed after routing.
[01/07 12:22:18    530s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[01/07 12:22:18    530s] OPERPROF: Starting checkPlace at level 1, MEM:1386.0M
[01/07 12:22:18    530s] z: 2, totalTracks: 1
[01/07 12:22:18    530s] z: 4, totalTracks: 1
[01/07 12:22:18    530s] z: 6, totalTracks: 1
[01/07 12:22:18    530s] z: 8, totalTracks: 1
[01/07 12:22:18    530s] #spOpts: N=130 
[01/07 12:22:18    530s] All LLGs are deleted
[01/07 12:22:18    530s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1386.0M
[01/07 12:22:18    530s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1386.0M
[01/07 12:22:18    530s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1386.0M
[01/07 12:22:18    530s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1386.0M
[01/07 12:22:18    530s] Core basic site is core
[01/07 12:22:18    530s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1386.0M
[01/07 12:22:18    530s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.030, REAL:0.025, MEM:1402.7M
[01/07 12:22:18    530s] SiteArray: non-trimmed site array dimensions = 6 x 55
[01/07 12:22:18    530s] SiteArray: use 8,192 bytes
[01/07 12:22:18    530s] SiteArray: current memory after site array memory allocation 1402.7M
[01/07 12:22:18    530s] SiteArray: FP blocked sites are writable
[01/07 12:22:18    530s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.030, REAL:0.028, MEM:1402.7M
[01/07 12:22:18    530s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.029, MEM:1402.7M
[01/07 12:22:18    530s] Begin checking placement ... (start mem=1386.0M, init mem=1402.7M)
[01/07 12:22:18    530s] 
[01/07 12:22:18    530s] Running CheckPlace using 1 thread in normal mode...
[01/07 12:22:18    530s] 
[01/07 12:22:18    530s] ...checkPlace normal is done!
[01/07 12:22:18    530s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1402.7M
[01/07 12:22:18    530s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:1402.7M
[01/07 12:22:18    530s] *info: Placed = 25            
[01/07 12:22:18    530s] *info: Unplaced = 0           
[01/07 12:22:18    530s] Placement Density:67.27%(284/422)
[01/07 12:22:18    530s] Placement Density (including fixed std cells):67.27%(284/422)
[01/07 12:22:18    530s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1402.7M
[01/07 12:22:18    530s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1402.7M
[01/07 12:22:18    530s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1402.7M)
[01/07 12:22:18    530s] OPERPROF: Finished checkPlace at level 1, CPU:0.060, REAL:0.065, MEM:1402.7M
[01/07 12:22:18    530s] 
[01/07 12:22:18    530s] changeUseClockNetStatus Option :  -noFixedNetWires 
[01/07 12:22:18    530s] *** Changed status on (1) nets in Clock.
[01/07 12:22:18    530s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1402.7M) ***
[01/07 12:22:18    530s] 
[01/07 12:22:18    530s] globalDetailRoute
[01/07 12:22:18    530s] 
[01/07 12:22:18    530s] ### Time Record (globalDetailRoute) is installed.
[01/07 12:22:18    530s] #Start globalDetailRoute on Tue Jan  7 12:22:18 2025
[01/07 12:22:18    530s] #
[01/07 12:22:18    530s] ### Time Record (Pre Callback) is installed.
[01/07 12:22:18    530s] ### Time Record (Pre Callback) is uninstalled.
[01/07 12:22:18    530s] ### Time Record (DB Import) is installed.
[01/07 12:22:18    530s] ### Time Record (Timing Data Generation) is installed.
[01/07 12:22:18    530s] ### Time Record (Timing Data Generation) is uninstalled.
[01/07 12:22:18    530s] #WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
[01/07 12:22:18    530s] ### Net info: total nets: 31
[01/07 12:22:18    530s] ### Net info: dirty nets: 0
[01/07 12:22:18    530s] ### Net info: marked as disconnected nets: 0
[01/07 12:22:18    530s] #num needed restored net=0
[01/07 12:22:18    530s] #need_extraction net=0 (total=31)
[01/07 12:22:18    530s] ### Net info: fully routed nets: 1
[01/07 12:22:18    530s] ### Net info: trivial (< 2 pins) nets: 2
[01/07 12:22:18    530s] ### Net info: unrouted nets: 28
[01/07 12:22:18    530s] ### Net info: re-extraction nets: 0
[01/07 12:22:18    530s] ### Net info: ignored nets: 0
[01/07 12:22:18    530s] ### Net info: skip routing nets: 0
[01/07 12:22:18    530s] ### import design signature (23): route=1342216787 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=348774386 dirty_area=432488293 del_dirty_area=0 cell=603947521 placement=975365522 pin_access=1124039633 halo=0
[01/07 12:22:18    530s] ### Time Record (DB Import) is uninstalled.
[01/07 12:22:18    530s] #NanoRoute Version 20.11-s130_1 NR200802-2257/20_11-UB
[01/07 12:22:18    530s] #RTESIG:78da8dcf4d6fc2300c06e09df91556e0d049146c3734c975125798d0b62bcad6b4542aa9
[01/07 12:22:18    530s] #       94a487fdfb15edb4a97cf8683f7ae577bef8d81e4030ae88f248051e09760746d4c839f3
[01/07 12:22:18    530s] #       46ad795c51fefe2266f3c5fef58d4b03b5eda283ecb3efbb2554dfde9edb2fa85c6d872e
[01/07 12:22:18    530s] #       417429b5be79fee512252064ad4fae7161094374e11fd19afe264e182ab402362bc2cb40
[01/07 12:22:18    530s] #       5677bd4dd35212df8f93fa01b43112c4a96d4e02b298c2789976a5421031595fd9508dd6
[01/07 12:22:18    530s] #       f9e17c4d1208df7b7753e952420ac3cddf4ca1ee1730121f406a6c79b5e1d30f3c03a354
[01/07 12:22:18    530s] #
[01/07 12:22:18    530s] ### Time Record (Data Preparation) is installed.
[01/07 12:22:18    530s] #RTESIG:78da8dd0bd4ec330100060669ee2e4760852d3de5ddcd85e91ba02aa801519e2a4915247
[01/07 12:22:18    530s] #       b29da16f4f0a13286d7ae3dda7fb5b2cdf777b108c6ba23c52811f044f7b46d4c839f356
[01/07 12:22:18    530s] #       6d784c51fef628ee17cbe797572e0dd4b68b0eb2cfbeef56509dbc3db65f50b9da0e5d82
[01/07 12:22:18    530s] #       e8526a7df3f0cb254a40c85a9f5ce3c20a86e8c23fa235fded3861a8d00ad8ac09cf0159
[01/07 12:22:18    530s] #       ddf5364d4b493cdf4eea1bd0d6481087b63908c8620a6365da950a41c4647d6543355ae7
[01/07 12:22:18    530s] #       87e32549207cefdd55a5b004f1b3ddcc605d4a4861b87a8429d4fca546e20d488defb8b8
[01/07 12:22:18    530s] #       d1dd3773beb006
[01/07 12:22:18    530s] #
[01/07 12:22:18    530s] ### Time Record (Data Preparation) is uninstalled.
[01/07 12:22:18    530s] ### Time Record (Global Routing) is installed.
[01/07 12:22:18    530s] ### Time Record (Global Routing) is uninstalled.
[01/07 12:22:18    530s] ### Time Record (Data Preparation) is installed.
[01/07 12:22:18    530s] #Start routing data preparation on Tue Jan  7 12:22:18 2025
[01/07 12:22:18    530s] #
[01/07 12:22:18    530s] #Minimum voltage of a net in the design = 0.000.
[01/07 12:22:18    530s] #Maximum voltage of a net in the design = 1.320.
[01/07 12:22:18    530s] #Voltage range [0.000 - 1.320] has 29 nets.
[01/07 12:22:18    530s] #Voltage range [0.000 - 0.000] has 1 net.
[01/07 12:22:18    530s] #Voltage range [1.080 - 1.320] has 1 net.
[01/07 12:22:18    530s] ### Time Record (Cell Pin Access) is installed.
[01/07 12:22:18    530s] #Rebuild pin access data for design.
[01/07 12:22:18    530s] #Initial pin access analysis.
[01/07 12:22:18    531s] #Detail pin access analysis.
[01/07 12:22:18    531s] ### Time Record (Cell Pin Access) is uninstalled.
[01/07 12:22:18    531s] # metal1       H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.3400
[01/07 12:22:18    531s] # metal2       V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[01/07 12:22:18    531s] # metal3       H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[01/07 12:22:18    531s] # metal4       V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[01/07 12:22:18    531s] # metal5       H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[01/07 12:22:18    531s] # metal6       V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[01/07 12:22:18    531s] # metal7       H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[01/07 12:22:18    531s] # metal8       V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[01/07 12:22:18    531s] #Monitoring time of adding inner blkg by smac
[01/07 12:22:18    531s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1191.59 (MB), peak = 1246.88 (MB)
[01/07 12:22:18    531s] #Regenerating Ggrids automatically.
[01/07 12:22:18    531s] #Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.4000.
[01/07 12:22:18    531s] #Using automatically generated G-grids.
[01/07 12:22:18    531s] #Done routing data preparation.
[01/07 12:22:18    531s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1191.59 (MB), peak = 1246.88 (MB)
[01/07 12:22:18    531s] #
[01/07 12:22:18    531s] #Finished routing data preparation on Tue Jan  7 12:22:18 2025
[01/07 12:22:18    531s] #
[01/07 12:22:18    531s] #Cpu time = 00:00:00
[01/07 12:22:18    531s] #Elapsed time = 00:00:00
[01/07 12:22:18    531s] #Increased memory = 3.80 (MB)
[01/07 12:22:18    531s] #Total memory = 1191.59 (MB)
[01/07 12:22:18    531s] #Peak memory = 1246.88 (MB)
[01/07 12:22:18    531s] #
[01/07 12:22:18    531s] ### Time Record (Data Preparation) is uninstalled.
[01/07 12:22:18    531s] ### Time Record (Global Routing) is installed.
[01/07 12:22:18    531s] #
[01/07 12:22:18    531s] #Start global routing on Tue Jan  7 12:22:18 2025
[01/07 12:22:18    531s] #
[01/07 12:22:18    531s] #
[01/07 12:22:18    531s] #Start global routing initialization on Tue Jan  7 12:22:18 2025
[01/07 12:22:18    531s] #
[01/07 12:22:18    531s] #Number of eco nets is 0
[01/07 12:22:18    531s] #
[01/07 12:22:18    531s] #Start global routing data preparation on Tue Jan  7 12:22:18 2025
[01/07 12:22:18    531s] #
[01/07 12:22:18    531s] ### build_merged_routing_blockage_rect_list starts on Tue Jan  7 12:22:18 2025 with memory = 1191.59 (MB), peak = 1246.88 (MB)
[01/07 12:22:18    531s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[01/07 12:22:18    531s] #Start routing resource analysis on Tue Jan  7 12:22:18 2025
[01/07 12:22:18    531s] #
[01/07 12:22:18    531s] ### init_is_bin_blocked starts on Tue Jan  7 12:22:18 2025 with memory = 1191.59 (MB), peak = 1246.88 (MB)
[01/07 12:22:18    531s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[01/07 12:22:18    531s] ### PDHT_Row_Thread::compute_flow_cap starts on Tue Jan  7 12:22:18 2025 with memory = 1191.70 (MB), peak = 1246.88 (MB)
[01/07 12:22:18    531s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[01/07 12:22:18    531s] ### adjust_flow_cap starts on Tue Jan  7 12:22:18 2025 with memory = 1191.70 (MB), peak = 1246.88 (MB)
[01/07 12:22:18    531s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[01/07 12:22:18    531s] ### adjust_partial_route_blockage starts on Tue Jan  7 12:22:18 2025 with memory = 1191.70 (MB), peak = 1246.88 (MB)
[01/07 12:22:18    531s] ### adjust_partial_route_blockage cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[01/07 12:22:18    531s] ### set_via_blocked starts on Tue Jan  7 12:22:18 2025 with memory = 1191.70 (MB), peak = 1246.88 (MB)
[01/07 12:22:18    531s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[01/07 12:22:18    531s] ### copy_flow starts on Tue Jan  7 12:22:18 2025 with memory = 1191.70 (MB), peak = 1246.88 (MB)
[01/07 12:22:18    531s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[01/07 12:22:18    531s] #Routing resource analysis is done on Tue Jan  7 12:22:18 2025
[01/07 12:22:18    531s] #
[01/07 12:22:18    531s] ### report_flow_cap starts on Tue Jan  7 12:22:18 2025 with memory = 1191.70 (MB), peak = 1246.88 (MB)
[01/07 12:22:18    531s] #  Resource Analysis:
[01/07 12:22:18    531s] #
[01/07 12:22:18    531s] #               Routing  #Avail      #Track     #Total     %Gcell
[01/07 12:22:18    531s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[01/07 12:22:18    531s] #  --------------------------------------------------------------
[01/07 12:22:18    531s] #  metal1         H          66           0          20    30.00%
[01/07 12:22:18    531s] #  metal2         V          73           0          20     0.00%
[01/07 12:22:18    531s] #  metal3         H          66           0          20     0.00%
[01/07 12:22:18    531s] #  metal4         V          73           0          20     0.00%
[01/07 12:22:18    531s] #  metal5         H          66           0          20     0.00%
[01/07 12:22:18    531s] #  metal6         V          73           0          20     0.00%
[01/07 12:22:18    531s] #  metal7         H          32           0          20    10.00%
[01/07 12:22:18    531s] #  metal8         V          36           0          20     0.00%
[01/07 12:22:18    531s] #  --------------------------------------------------------------
[01/07 12:22:18    531s] #  Total                    485       0.00%         160     5.00%
[01/07 12:22:18    531s] #
[01/07 12:22:18    531s] #  1 nets (3.23%) with 1 preferred extra spacing.
[01/07 12:22:18    531s] #
[01/07 12:22:18    531s] #
[01/07 12:22:18    531s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[01/07 12:22:18    531s] ### analyze_m2_tracks starts on Tue Jan  7 12:22:18 2025 with memory = 1191.70 (MB), peak = 1246.88 (MB)
[01/07 12:22:18    531s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[01/07 12:22:18    531s] ### report_initial_resource starts on Tue Jan  7 12:22:18 2025 with memory = 1191.70 (MB), peak = 1246.88 (MB)
[01/07 12:22:18    531s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[01/07 12:22:18    531s] ### mark_pg_pins_accessibility starts on Tue Jan  7 12:22:18 2025 with memory = 1191.70 (MB), peak = 1246.88 (MB)
[01/07 12:22:18    531s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[01/07 12:22:18    531s] ### set_net_region starts on Tue Jan  7 12:22:18 2025 with memory = 1191.70 (MB), peak = 1246.88 (MB)
[01/07 12:22:18    531s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[01/07 12:22:18    531s] #
[01/07 12:22:18    531s] #Global routing data preparation is done on Tue Jan  7 12:22:18 2025
[01/07 12:22:18    531s] #
[01/07 12:22:18    531s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1191.70 (MB), peak = 1246.88 (MB)
[01/07 12:22:18    531s] #
[01/07 12:22:18    531s] ### prepare_level starts on Tue Jan  7 12:22:18 2025 with memory = 1191.70 (MB), peak = 1246.88 (MB)
[01/07 12:22:18    531s] ### init level 1 starts on Tue Jan  7 12:22:18 2025 with memory = 1191.70 (MB), peak = 1246.88 (MB)
[01/07 12:22:18    531s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[01/07 12:22:18    531s] ### Level 1 hgrid = 5 X 4
[01/07 12:22:18    531s] ### prepare_level_flow starts on Tue Jan  7 12:22:18 2025 with memory = 1191.70 (MB), peak = 1246.88 (MB)
[01/07 12:22:18    531s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[01/07 12:22:18    531s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[01/07 12:22:18    531s] #
[01/07 12:22:18    531s] #Global routing initialization is done on Tue Jan  7 12:22:18 2025
[01/07 12:22:18    531s] #
[01/07 12:22:18    531s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1191.70 (MB), peak = 1246.88 (MB)
[01/07 12:22:18    531s] #
[01/07 12:22:18    531s] #start global routing iteration 1...
[01/07 12:22:18    531s] ### init_flow_edge starts on Tue Jan  7 12:22:18 2025 with memory = 1191.70 (MB), peak = 1246.88 (MB)
[01/07 12:22:18    531s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[01/07 12:22:18    531s] ### routing at level 1 (topmost level) iter 0
[01/07 12:22:18    531s] ### measure_qor starts on Tue Jan  7 12:22:18 2025 with memory = 1194.84 (MB), peak = 1246.88 (MB)
[01/07 12:22:18    531s] ### measure_congestion starts on Tue Jan  7 12:22:18 2025 with memory = 1194.84 (MB), peak = 1246.88 (MB)
[01/07 12:22:18    531s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[01/07 12:22:18    531s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[01/07 12:22:18    531s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1194.81 (MB), peak = 1246.88 (MB)
[01/07 12:22:18    531s] #
[01/07 12:22:18    531s] #start global routing iteration 2...
[01/07 12:22:18    531s] ### routing at level 1 (topmost level) iter 1
[01/07 12:22:18    531s] ### measure_qor starts on Tue Jan  7 12:22:18 2025 with memory = 1194.81 (MB), peak = 1246.88 (MB)
[01/07 12:22:18    531s] ### measure_congestion starts on Tue Jan  7 12:22:18 2025 with memory = 1194.81 (MB), peak = 1246.88 (MB)
[01/07 12:22:18    531s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[01/07 12:22:18    531s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[01/07 12:22:18    531s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1194.81 (MB), peak = 1246.88 (MB)
[01/07 12:22:18    531s] #
[01/07 12:22:18    531s] ### route_end starts on Tue Jan  7 12:22:18 2025 with memory = 1194.81 (MB), peak = 1246.88 (MB)
[01/07 12:22:18    531s] #
[01/07 12:22:18    531s] #Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
[01/07 12:22:18    531s] #Total number of routable nets = 29.
[01/07 12:22:18    531s] #Total number of nets in the design = 31.
[01/07 12:22:18    531s] #
[01/07 12:22:18    531s] #28 routable nets have only global wires.
[01/07 12:22:18    531s] #1 routable net has only detail routed wires.
[01/07 12:22:18    531s] #1 detail routed (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
[01/07 12:22:18    531s] #
[01/07 12:22:18    531s] #Routed nets constraints summary:
[01/07 12:22:18    531s] #-----------------------------
[01/07 12:22:18    531s] #        Rules   Unconstrained  
[01/07 12:22:18    531s] #-----------------------------
[01/07 12:22:18    531s] #      Default              28  
[01/07 12:22:18    531s] #-----------------------------
[01/07 12:22:18    531s] #        Total              28  
[01/07 12:22:18    531s] #-----------------------------
[01/07 12:22:18    531s] #
[01/07 12:22:18    531s] #Routing constraints summary of the whole design:
[01/07 12:22:18    531s] #------------------------------------------------
[01/07 12:22:18    531s] #        Rules   Pref Extra Space   Unconstrained  
[01/07 12:22:18    531s] #------------------------------------------------
[01/07 12:22:18    531s] #      Default                  1              28  
[01/07 12:22:18    531s] #------------------------------------------------
[01/07 12:22:18    531s] #        Total                  1              28  
[01/07 12:22:18    531s] #------------------------------------------------
[01/07 12:22:18    531s] #
[01/07 12:22:18    531s] ### cal_base_flow starts on Tue Jan  7 12:22:18 2025 with memory = 1194.81 (MB), peak = 1246.88 (MB)
[01/07 12:22:18    531s] ### init_flow_edge starts on Tue Jan  7 12:22:18 2025 with memory = 1194.81 (MB), peak = 1246.88 (MB)
[01/07 12:22:18    531s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[01/07 12:22:18    531s] ### cal_flow starts on Tue Jan  7 12:22:18 2025 with memory = 1194.85 (MB), peak = 1246.88 (MB)
[01/07 12:22:18    531s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[01/07 12:22:18    531s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[01/07 12:22:18    531s] ### report_overcon starts on Tue Jan  7 12:22:18 2025 with memory = 1194.85 (MB), peak = 1246.88 (MB)
[01/07 12:22:18    531s] #
[01/07 12:22:18    531s] #  Congestion Analysis: (blocked Gcells are excluded)
[01/07 12:22:18    531s] #
[01/07 12:22:18    531s] #                 OverCon          
[01/07 12:22:18    531s] #                  #Gcell    %Gcell
[01/07 12:22:18    531s] #     Layer           (1)   OverCon  Flow/Cap
[01/07 12:22:18    531s] #  ----------------------------------------------
[01/07 12:22:18    531s] #  metal1        0(0.00%)   (0.00%)     0.82  
[01/07 12:22:18    531s] #  metal2        0(0.00%)   (0.00%)     0.49  
[01/07 12:22:18    531s] #  metal3        0(0.00%)   (0.00%)     0.27  
[01/07 12:22:18    531s] #  metal4        0(0.00%)   (0.00%)     0.11  
[01/07 12:22:18    531s] #  metal5        0(0.00%)   (0.00%)     0.07  
[01/07 12:22:18    531s] #  metal6        0(0.00%)   (0.00%)     0.10  
[01/07 12:22:18    531s] #  metal7        0(0.00%)   (0.00%)     0.20  
[01/07 12:22:18    531s] #  metal8        0(0.00%)   (0.00%)     0.00  
[01/07 12:22:18    531s] #  ----------------------------------------------
[01/07 12:22:18    531s] #     Total      0(0.00%)   (0.00%)
[01/07 12:22:18    531s] #
[01/07 12:22:18    531s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[01/07 12:22:18    531s] #  Overflow after GR: 0.00% H + 0.00% V
[01/07 12:22:18    531s] #
[01/07 12:22:18    531s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[01/07 12:22:18    531s] ### cal_base_flow starts on Tue Jan  7 12:22:18 2025 with memory = 1194.85 (MB), peak = 1246.88 (MB)
[01/07 12:22:18    531s] ### init_flow_edge starts on Tue Jan  7 12:22:18 2025 with memory = 1194.85 (MB), peak = 1246.88 (MB)
[01/07 12:22:18    531s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[01/07 12:22:18    531s] ### cal_flow starts on Tue Jan  7 12:22:18 2025 with memory = 1194.85 (MB), peak = 1246.88 (MB)
[01/07 12:22:18    531s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[01/07 12:22:18    531s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[01/07 12:22:18    531s] ### export_cong_map starts on Tue Jan  7 12:22:18 2025 with memory = 1194.85 (MB), peak = 1246.88 (MB)
[01/07 12:22:18    531s] ### PDZT_Export::export_cong_map starts on Tue Jan  7 12:22:18 2025 with memory = 1194.85 (MB), peak = 1246.88 (MB)
[01/07 12:22:18    531s] ### PDZT_Export::export_cong_map cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[01/07 12:22:18    531s] ### export_cong_map cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[01/07 12:22:18    531s] ### import_cong_map starts on Tue Jan  7 12:22:18 2025 with memory = 1194.85 (MB), peak = 1246.88 (MB)
[01/07 12:22:18    531s] #Hotspot report including placement blocked areas
[01/07 12:22:18    531s] OPERPROF: Starting HotSpotCal at level 1, MEM:1406.5M
[01/07 12:22:18    531s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[01/07 12:22:18    531s] [hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[01/07 12:22:18    531s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[01/07 12:22:18    531s] [hotspot] |   metal1(H)    |              0.00 |              0.00 |   (none)                            |
[01/07 12:22:18    531s] [hotspot] |   metal2(V)    |              0.00 |              0.00 |   (none)                            |
[01/07 12:22:18    531s] [hotspot] |   metal3(H)    |              0.00 |              0.00 |   (none)                            |
[01/07 12:22:18    531s] [hotspot] |   metal4(V)    |              0.00 |              0.00 |   (none)                            |
[01/07 12:22:18    531s] [hotspot] |   metal5(H)    |              0.00 |              0.00 |   (none)                            |
[01/07 12:22:18    531s] [hotspot] |   metal6(V)    |              0.00 |              0.00 |   (none)                            |
[01/07 12:22:18    531s] [hotspot] |   metal7(H)    |              0.00 |              0.00 |   (none)                            |
[01/07 12:22:18    531s] [hotspot] |   metal8(V)    |              0.00 |              0.00 |   (none)                            |
[01/07 12:22:18    531s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[01/07 12:22:18    531s] [hotspot] |      worst     |              0.00 |              0.00 |                                     |
[01/07 12:22:18    531s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[01/07 12:22:18    531s] [hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[01/07 12:22:18    531s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[01/07 12:22:18    531s] Local HotSpot Analysis (3d): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[01/07 12:22:18    531s] Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
[01/07 12:22:18    531s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[01/07 12:22:18    531s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.003, MEM:1406.5M
[01/07 12:22:18    531s] ### import_cong_map cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[01/07 12:22:18    531s] ### update starts on Tue Jan  7 12:22:18 2025 with memory = 1194.85 (MB), peak = 1246.88 (MB)
[01/07 12:22:18    531s] #Complete Global Routing.
[01/07 12:22:18    531s] #Total number of nets with non-default rule or having extra spacing = 1
[01/07 12:22:18    531s] #Total wire length = 352 um.
[01/07 12:22:18    531s] #Total half perimeter of net bounding box = 407 um.
[01/07 12:22:18    531s] #Total wire length on LAYER metal1 = 0 um.
[01/07 12:22:18    531s] #Total wire length on LAYER metal2 = 163 um.
[01/07 12:22:18    531s] #Total wire length on LAYER metal3 = 178 um.
[01/07 12:22:18    531s] #Total wire length on LAYER metal4 = 12 um.
[01/07 12:22:18    531s] #Total wire length on LAYER metal5 = 0 um.
[01/07 12:22:18    531s] #Total wire length on LAYER metal6 = 0 um.
[01/07 12:22:18    531s] #Total wire length on LAYER metal7 = 0 um.
[01/07 12:22:18    531s] #Total wire length on LAYER metal8 = 0 um.
[01/07 12:22:18    531s] #Total number of vias = 128
[01/07 12:22:18    531s] #Up-Via Summary (total 128):
[01/07 12:22:18    531s] #           
[01/07 12:22:18    531s] #-----------------------
[01/07 12:22:18    531s] # metal1             81
[01/07 12:22:18    531s] # metal2             43
[01/07 12:22:18    531s] # metal3              4
[01/07 12:22:18    531s] #-----------------------
[01/07 12:22:18    531s] #                   128 
[01/07 12:22:18    531s] #
[01/07 12:22:18    531s] ### update cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[01/07 12:22:18    531s] ### report_overcon starts on Tue Jan  7 12:22:18 2025 with memory = 1195.27 (MB), peak = 1246.88 (MB)
[01/07 12:22:18    531s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[01/07 12:22:18    531s] ### report_overcon starts on Tue Jan  7 12:22:18 2025 with memory = 1195.27 (MB), peak = 1246.88 (MB)
[01/07 12:22:18    531s] #Max overcon = 0 track.
[01/07 12:22:18    531s] #Total overcon = 0.00%.
[01/07 12:22:18    531s] #Worst layer Gcell overcon rate = 0.00%.
[01/07 12:22:18    531s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[01/07 12:22:18    531s] ### route_end cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[01/07 12:22:18    531s] ### global_route design signature (26): route=1641854898 net_attr=1203553320
[01/07 12:22:18    531s] #
[01/07 12:22:18    531s] #Global routing statistics:
[01/07 12:22:18    531s] #Cpu time = 00:00:00
[01/07 12:22:18    531s] #Elapsed time = 00:00:00
[01/07 12:22:18    531s] #Increased memory = 3.22 (MB)
[01/07 12:22:18    531s] #Total memory = 1194.82 (MB)
[01/07 12:22:18    531s] #Peak memory = 1246.88 (MB)
[01/07 12:22:18    531s] #
[01/07 12:22:18    531s] #Finished global routing on Tue Jan  7 12:22:18 2025
[01/07 12:22:18    531s] #
[01/07 12:22:18    531s] #
[01/07 12:22:18    531s] ### Time Record (Global Routing) is uninstalled.
[01/07 12:22:18    531s] ### Time Record (Data Preparation) is installed.
[01/07 12:22:18    531s] ### Time Record (Data Preparation) is uninstalled.
[01/07 12:22:18    531s] ### track-assign external-init starts on Tue Jan  7 12:22:18 2025 with memory = 1194.82 (MB), peak = 1246.88 (MB)
[01/07 12:22:18    531s] ### Time Record (Track Assignment) is installed.
[01/07 12:22:18    531s] ### Time Record (Track Assignment) is uninstalled.
[01/07 12:22:18    531s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[01/07 12:22:18    531s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1194.82 (MB), peak = 1246.88 (MB)
[01/07 12:22:18    531s] ### track-assign engine-init starts on Tue Jan  7 12:22:18 2025 with memory = 1194.82 (MB), peak = 1246.88 (MB)
[01/07 12:22:18    531s] ### Time Record (Track Assignment) is installed.
[01/07 12:22:18    531s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[01/07 12:22:18    531s] ### track-assign core-engine starts on Tue Jan  7 12:22:18 2025 with memory = 1194.82 (MB), peak = 1246.88 (MB)
[01/07 12:22:18    531s] #Start Track Assignment.
[01/07 12:22:18    531s] #Done with 31 horizontal wires in 1 hboxes and 22 vertical wires in 1 hboxes.
[01/07 12:22:18    531s] #Done with 4 horizontal wires in 1 hboxes and 3 vertical wires in 1 hboxes.
[01/07 12:22:18    531s] #Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
[01/07 12:22:18    531s] #
[01/07 12:22:18    531s] #Track assignment summary:
[01/07 12:22:18    531s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[01/07 12:22:18    531s] #------------------------------------------------------------------------
[01/07 12:22:18    531s] # metal1         0.00 	  0.00%  	  0.00% 	  0.00%
[01/07 12:22:18    531s] # metal2       132.03 	  0.15%  	  0.00% 	  0.00%
[01/07 12:22:18    531s] # metal3       169.04 	  0.00%  	  0.00% 	  0.00%
[01/07 12:22:18    531s] # metal4         6.60 	  0.00%  	  0.00% 	  0.00%
[01/07 12:22:18    531s] # metal5         0.00 	  0.00%  	  0.00% 	  0.00%
[01/07 12:22:18    531s] # metal6         0.00 	  0.00%  	  0.00% 	  0.00%
[01/07 12:22:18    531s] # metal7         0.00 	  0.00%  	  0.00% 	  0.00%
[01/07 12:22:18    531s] # metal8         0.00 	  0.00%  	  0.00% 	  0.00%
[01/07 12:22:18    531s] #------------------------------------------------------------------------
[01/07 12:22:18    531s] # All         307.67  	  0.07% 	  0.00% 	  0.00%
[01/07 12:22:18    531s] #Complete Track Assignment.
[01/07 12:22:18    531s] #Total number of nets with non-default rule or having extra spacing = 1
[01/07 12:22:18    531s] #Total wire length = 383 um.
[01/07 12:22:18    531s] #Total half perimeter of net bounding box = 407 um.
[01/07 12:22:18    531s] #Total wire length on LAYER metal1 = 40 um.
[01/07 12:22:18    531s] #Total wire length on LAYER metal2 = 143 um.
[01/07 12:22:18    531s] #Total wire length on LAYER metal3 = 188 um.
[01/07 12:22:18    531s] #Total wire length on LAYER metal4 = 11 um.
[01/07 12:22:18    531s] #Total wire length on LAYER metal5 = 0 um.
[01/07 12:22:18    531s] #Total wire length on LAYER metal6 = 0 um.
[01/07 12:22:18    531s] #Total wire length on LAYER metal7 = 0 um.
[01/07 12:22:18    531s] #Total wire length on LAYER metal8 = 0 um.
[01/07 12:22:18    531s] #Total number of vias = 128
[01/07 12:22:18    531s] #Up-Via Summary (total 128):
[01/07 12:22:18    531s] #           
[01/07 12:22:18    531s] #-----------------------
[01/07 12:22:18    531s] # metal1             81
[01/07 12:22:18    531s] # metal2             43
[01/07 12:22:18    531s] # metal3              4
[01/07 12:22:18    531s] #-----------------------
[01/07 12:22:18    531s] #                   128 
[01/07 12:22:18    531s] #
[01/07 12:22:18    531s] ### track_assign design signature (29): route=283582913
[01/07 12:22:18    531s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[01/07 12:22:18    531s] ### Time Record (Track Assignment) is uninstalled.
[01/07 12:22:18    531s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1194.83 (MB), peak = 1246.88 (MB)
[01/07 12:22:18    531s] #
[01/07 12:22:18    531s] #number of short segments in preferred routing layers
[01/07 12:22:18    531s] #	
[01/07 12:22:18    531s] #	
[01/07 12:22:18    531s] #
[01/07 12:22:18    531s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[01/07 12:22:18    531s] #Cpu time = 00:00:00
[01/07 12:22:18    531s] #Elapsed time = 00:00:00
[01/07 12:22:18    531s] #Increased memory = 7.11 (MB)
[01/07 12:22:18    531s] #Total memory = 1194.84 (MB)
[01/07 12:22:18    531s] #Peak memory = 1246.88 (MB)
[01/07 12:22:18    531s] ### Time Record (Detail Routing) is installed.
[01/07 12:22:18    531s] ### max drc and si pitch = 2500 (  2.5000 um) MT-safe pitch = 2400 (  2.4000 um) patch pitch = 6800 (  6.8000 um)
[01/07 12:22:20    532s] #
[01/07 12:22:20    532s] #Start Detail Routing..
[01/07 12:22:20    532s] #start initial detail routing ...
[01/07 12:22:20    532s] ### Design has 0 dirty nets, 20 dirty-areas)
[01/07 12:22:20    532s] #   number of violations = 0
[01/07 12:22:20    532s] #5 out of 25 instances (20.0%) need to be verified(marked ipoed), dirty area = 6.8%.
[01/07 12:22:20    532s] #82.3% of the total area is being checked for drcs
[01/07 12:22:20    532s] #82.3% of the total area was checked
[01/07 12:22:20    532s] #   number of violations = 0
[01/07 12:22:20    532s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1199.13 (MB), peak = 1246.88 (MB)
[01/07 12:22:20    532s] #Complete Detail Routing.
[01/07 12:22:20    532s] #Total number of nets with non-default rule or having extra spacing = 1
[01/07 12:22:20    532s] #Total wire length = 420 um.
[01/07 12:22:20    532s] #Total half perimeter of net bounding box = 407 um.
[01/07 12:22:20    532s] #Total wire length on LAYER metal1 = 25 um.
[01/07 12:22:20    532s] #Total wire length on LAYER metal2 = 210 um.
[01/07 12:22:20    532s] #Total wire length on LAYER metal3 = 172 um.
[01/07 12:22:20    532s] #Total wire length on LAYER metal4 = 12 um.
[01/07 12:22:20    532s] #Total wire length on LAYER metal5 = 0 um.
[01/07 12:22:20    532s] #Total wire length on LAYER metal6 = 0 um.
[01/07 12:22:20    532s] #Total wire length on LAYER metal7 = 0 um.
[01/07 12:22:20    532s] #Total wire length on LAYER metal8 = 0 um.
[01/07 12:22:20    532s] #Total number of vias = 136
[01/07 12:22:20    532s] #Up-Via Summary (total 136):
[01/07 12:22:20    532s] #           
[01/07 12:22:20    532s] #-----------------------
[01/07 12:22:20    532s] # metal1             86
[01/07 12:22:20    532s] # metal2             46
[01/07 12:22:20    532s] # metal3              4
[01/07 12:22:20    532s] #-----------------------
[01/07 12:22:20    532s] #                   136 
[01/07 12:22:20    532s] #
[01/07 12:22:20    532s] #Total number of DRC violations = 0
[01/07 12:22:20    532s] ### Time Record (Detail Routing) is uninstalled.
[01/07 12:22:20    532s] #Cpu time = 00:00:01
[01/07 12:22:20    532s] #Elapsed time = 00:00:01
[01/07 12:22:20    532s] #Increased memory = 2.56 (MB)
[01/07 12:22:20    532s] #Total memory = 1197.40 (MB)
[01/07 12:22:20    532s] #Peak memory = 1246.88 (MB)
[01/07 12:22:20    532s] ### Time Record (Antenna Fixing) is installed.
[01/07 12:22:20    532s] #
[01/07 12:22:20    532s] #start routing for process antenna violation fix ...
[01/07 12:22:20    532s] ### max drc and si pitch = 2500 (  2.5000 um) MT-safe pitch = 2400 (  2.4000 um) patch pitch = 6800 (  6.8000 um)
[01/07 12:22:21    533s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1199.20 (MB), peak = 1246.88 (MB)
[01/07 12:22:21    533s] #
[01/07 12:22:21    533s] #Total number of nets with non-default rule or having extra spacing = 1
[01/07 12:22:21    533s] #Total wire length = 420 um.
[01/07 12:22:21    533s] #Total half perimeter of net bounding box = 407 um.
[01/07 12:22:21    533s] #Total wire length on LAYER metal1 = 25 um.
[01/07 12:22:21    533s] #Total wire length on LAYER metal2 = 210 um.
[01/07 12:22:21    533s] #Total wire length on LAYER metal3 = 172 um.
[01/07 12:22:21    533s] #Total wire length on LAYER metal4 = 12 um.
[01/07 12:22:21    533s] #Total wire length on LAYER metal5 = 0 um.
[01/07 12:22:21    533s] #Total wire length on LAYER metal6 = 0 um.
[01/07 12:22:21    533s] #Total wire length on LAYER metal7 = 0 um.
[01/07 12:22:21    533s] #Total wire length on LAYER metal8 = 0 um.
[01/07 12:22:21    533s] #Total number of vias = 136
[01/07 12:22:21    533s] #Up-Via Summary (total 136):
[01/07 12:22:21    533s] #           
[01/07 12:22:21    533s] #-----------------------
[01/07 12:22:21    533s] # metal1             86
[01/07 12:22:21    533s] # metal2             46
[01/07 12:22:21    533s] # metal3              4
[01/07 12:22:21    533s] #-----------------------
[01/07 12:22:21    533s] #                   136 
[01/07 12:22:21    533s] #
[01/07 12:22:21    533s] #Total number of DRC violations = 0
[01/07 12:22:21    533s] #Total number of process antenna violations = 0
[01/07 12:22:21    533s] #Total number of net violated process antenna rule = 0 ant fix stage
[01/07 12:22:21    533s] #
[01/07 12:22:21    533s] #
[01/07 12:22:21    533s] #Total number of nets with non-default rule or having extra spacing = 1
[01/07 12:22:21    533s] #Total wire length = 420 um.
[01/07 12:22:21    533s] #Total half perimeter of net bounding box = 407 um.
[01/07 12:22:21    533s] #Total wire length on LAYER metal1 = 25 um.
[01/07 12:22:21    533s] #Total wire length on LAYER metal2 = 210 um.
[01/07 12:22:21    533s] #Total wire length on LAYER metal3 = 172 um.
[01/07 12:22:21    533s] #Total wire length on LAYER metal4 = 12 um.
[01/07 12:22:21    533s] #Total wire length on LAYER metal5 = 0 um.
[01/07 12:22:21    533s] #Total wire length on LAYER metal6 = 0 um.
[01/07 12:22:21    533s] #Total wire length on LAYER metal7 = 0 um.
[01/07 12:22:21    533s] #Total wire length on LAYER metal8 = 0 um.
[01/07 12:22:21    533s] #Total number of vias = 136
[01/07 12:22:21    533s] #Up-Via Summary (total 136):
[01/07 12:22:21    533s] #           
[01/07 12:22:21    533s] #-----------------------
[01/07 12:22:21    533s] # metal1             86
[01/07 12:22:21    533s] # metal2             46
[01/07 12:22:21    533s] # metal3              4
[01/07 12:22:21    533s] #-----------------------
[01/07 12:22:21    533s] #                   136 
[01/07 12:22:21    533s] #
[01/07 12:22:21    533s] #Total number of DRC violations = 0
[01/07 12:22:21    533s] #Total number of process antenna violations = 0
[01/07 12:22:21    533s] #Total number of net violated process antenna rule = 0 ant fix stage
[01/07 12:22:21    533s] #
[01/07 12:22:21    533s] ### Time Record (Antenna Fixing) is uninstalled.
[01/07 12:22:21    533s] ### Time Record (Post Route Wire Spreading) is installed.
[01/07 12:22:21    533s] ### max drc and si pitch = 2500 (  2.5000 um) MT-safe pitch = 2400 (  2.4000 um) patch pitch = 6800 (  6.8000 um)
[01/07 12:22:22    535s] #
[01/07 12:22:22    535s] #Start Post Route wire spreading..
[01/07 12:22:22    535s] ### max drc and si pitch = 2500 (  2.5000 um) MT-safe pitch = 2400 (  2.4000 um) patch pitch = 6800 (  6.8000 um)
[01/07 12:22:22    535s] #
[01/07 12:22:22    535s] #Start DRC checking..
[01/07 12:22:22    535s] #   number of violations = 0
[01/07 12:22:22    535s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1199.30 (MB), peak = 1246.88 (MB)
[01/07 12:22:22    535s] #CELL_VIEW counter4bit,init has no DRC violation.
[01/07 12:22:22    535s] #Total number of DRC violations = 0
[01/07 12:22:22    535s] #Total number of process antenna violations = 0
[01/07 12:22:22    535s] #Total number of net violated process antenna rule = 0 ant fix stage
[01/07 12:22:22    535s] #
[01/07 12:22:22    535s] #Start data preparation for wire spreading...
[01/07 12:22:22    535s] #
[01/07 12:22:22    535s] #Data preparation is done on Tue Jan  7 12:22:22 2025
[01/07 12:22:22    535s] #
[01/07 12:22:22    535s] ### track-assign engine-init starts on Tue Jan  7 12:22:22 2025 with memory = 1199.30 (MB), peak = 1246.88 (MB)
[01/07 12:22:22    535s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.2 GB
[01/07 12:22:22    535s] #
[01/07 12:22:22    535s] #Start Post Route Wire Spread.
[01/07 12:22:22    535s] #Done with 5 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
[01/07 12:22:22    535s] #Complete Post Route Wire Spread.
[01/07 12:22:22    535s] #
[01/07 12:22:22    535s] #Total number of nets with non-default rule or having extra spacing = 1
[01/07 12:22:22    535s] #Total wire length = 424 um.
[01/07 12:22:22    535s] #Total half perimeter of net bounding box = 407 um.
[01/07 12:22:22    535s] #Total wire length on LAYER metal1 = 25 um.
[01/07 12:22:22    535s] #Total wire length on LAYER metal2 = 210 um.
[01/07 12:22:22    535s] #Total wire length on LAYER metal3 = 176 um.
[01/07 12:22:22    535s] #Total wire length on LAYER metal4 = 12 um.
[01/07 12:22:22    535s] #Total wire length on LAYER metal5 = 0 um.
[01/07 12:22:22    535s] #Total wire length on LAYER metal6 = 0 um.
[01/07 12:22:22    535s] #Total wire length on LAYER metal7 = 0 um.
[01/07 12:22:22    535s] #Total wire length on LAYER metal8 = 0 um.
[01/07 12:22:22    535s] #Total number of vias = 136
[01/07 12:22:22    535s] #Up-Via Summary (total 136):
[01/07 12:22:22    535s] #           
[01/07 12:22:22    535s] #-----------------------
[01/07 12:22:22    535s] # metal1             86
[01/07 12:22:22    535s] # metal2             46
[01/07 12:22:22    535s] # metal3              4
[01/07 12:22:22    535s] #-----------------------
[01/07 12:22:22    535s] #                   136 
[01/07 12:22:22    535s] #
[01/07 12:22:22    535s] ### max drc and si pitch = 2500 (  2.5000 um) MT-safe pitch = 2400 (  2.4000 um) patch pitch = 6800 (  6.8000 um)
[01/07 12:22:22    535s] #
[01/07 12:22:22    535s] #Start DRC checking..
[01/07 12:22:22    535s] #   number of violations = 0
[01/07 12:22:22    535s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1199.21 (MB), peak = 1246.88 (MB)
[01/07 12:22:22    535s] #CELL_VIEW counter4bit,init has no DRC violation.
[01/07 12:22:22    535s] #Total number of DRC violations = 0
[01/07 12:22:22    535s] #Total number of process antenna violations = 0
[01/07 12:22:22    535s] #Total number of net violated process antenna rule = 0 ant fix stage
[01/07 12:22:22    535s] #   number of violations = 0
[01/07 12:22:22    535s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1199.21 (MB), peak = 1246.88 (MB)
[01/07 12:22:22    535s] #CELL_VIEW counter4bit,init has no DRC violation.
[01/07 12:22:22    535s] #Total number of DRC violations = 0
[01/07 12:22:22    535s] #Total number of process antenna violations = 0
[01/07 12:22:22    535s] #Total number of net violated process antenna rule = 0 ant fix stage
[01/07 12:22:22    535s] #Post Route wire spread is done.
[01/07 12:22:22    535s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[01/07 12:22:22    535s] #Total number of nets with non-default rule or having extra spacing = 1
[01/07 12:22:22    535s] #Total wire length = 424 um.
[01/07 12:22:22    535s] #Total half perimeter of net bounding box = 407 um.
[01/07 12:22:22    535s] #Total wire length on LAYER metal1 = 25 um.
[01/07 12:22:22    535s] #Total wire length on LAYER metal2 = 210 um.
[01/07 12:22:22    535s] #Total wire length on LAYER metal3 = 176 um.
[01/07 12:22:22    535s] #Total wire length on LAYER metal4 = 12 um.
[01/07 12:22:22    535s] #Total wire length on LAYER metal5 = 0 um.
[01/07 12:22:22    535s] #Total wire length on LAYER metal6 = 0 um.
[01/07 12:22:22    535s] #Total wire length on LAYER metal7 = 0 um.
[01/07 12:22:22    535s] #Total wire length on LAYER metal8 = 0 um.
[01/07 12:22:22    535s] #Total number of vias = 136
[01/07 12:22:22    535s] #Up-Via Summary (total 136):
[01/07 12:22:22    535s] #           
[01/07 12:22:22    535s] #-----------------------
[01/07 12:22:22    535s] # metal1             86
[01/07 12:22:22    535s] # metal2             46
[01/07 12:22:22    535s] # metal3              4
[01/07 12:22:22    535s] #-----------------------
[01/07 12:22:22    535s] #                   136 
[01/07 12:22:22    535s] #
[01/07 12:22:22    535s] #detailRoute Statistics:
[01/07 12:22:22    535s] #Cpu time = 00:00:04
[01/07 12:22:22    535s] #Elapsed time = 00:00:04
[01/07 12:22:22    535s] #Increased memory = 2.64 (MB)
[01/07 12:22:22    535s] #Total memory = 1197.48 (MB)
[01/07 12:22:22    535s] #Peak memory = 1246.88 (MB)
[01/07 12:22:22    535s] ### global_detail_route design signature (52): route=1437939261 flt_obj=0 vio=1905142130 shield_wire=1
[01/07 12:22:22    535s] ### Time Record (DB Export) is installed.
[01/07 12:22:22    535s] ### export design design signature (53): route=1437939261 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1678589059 dirty_area=0 del_dirty_area=0 cell=603947521 placement=975365522 pin_access=1517220327 halo=887397319
[01/07 12:22:22    535s] ### Time Record (DB Export) is uninstalled.
[01/07 12:22:22    535s] ### Time Record (Post Callback) is installed.
[01/07 12:22:23    535s] ### Time Record (Post Callback) is uninstalled.
[01/07 12:22:23    535s] #
[01/07 12:22:23    535s] #globalDetailRoute statistics:
[01/07 12:22:23    535s] #Cpu time = 00:00:05
[01/07 12:22:23    535s] #Elapsed time = 00:00:05
[01/07 12:22:23    535s] #Increased memory = -32.75 (MB)
[01/07 12:22:23    535s] #Total memory = 1156.60 (MB)
[01/07 12:22:23    535s] #Peak memory = 1246.88 (MB)
[01/07 12:22:23    535s] #Number of warnings = 1
[01/07 12:22:23    535s] #Total number of warnings = 7
[01/07 12:22:23    535s] #Number of fails = 0
[01/07 12:22:23    535s] #Total number of fails = 0
[01/07 12:22:23    535s] #Complete globalDetailRoute on Tue Jan  7 12:22:23 2025
[01/07 12:22:23    535s] #
[01/07 12:22:23    535s] ### import design signature (54): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1517220327 halo=0
[01/07 12:22:23    535s] ### Time Record (globalDetailRoute) is uninstalled.
[01/07 12:22:23    535s] #Default setup view is reset to WC_AN.
[01/07 12:22:23    535s] #Default setup view is reset to WC_AN.
[01/07 12:22:23    535s] #routeDesign: cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1132.66 (MB), peak = 1246.88 (MB)
[01/07 12:22:23    535s] *** Message Summary: 0 warning(s), 0 error(s)
[01/07 12:22:23    535s] 
[01/07 12:22:23    535s] ### Time Record (routeDesign) is uninstalled.
[01/07 12:22:23    535s] ### 
[01/07 12:22:23    535s] ###   Scalability Statistics
[01/07 12:22:23    535s] ### 
[01/07 12:22:23    535s] ### --------------------------------+----------------+----------------+----------------+
[01/07 12:22:23    535s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[01/07 12:22:23    535s] ### --------------------------------+----------------+----------------+----------------+
[01/07 12:22:23    535s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[01/07 12:22:23    535s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[01/07 12:22:23    535s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[01/07 12:22:23    535s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[01/07 12:22:23    535s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[01/07 12:22:23    535s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[01/07 12:22:23    535s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[01/07 12:22:23    535s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[01/07 12:22:23    535s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[01/07 12:22:23    535s] ###   Detail Routing                |        00:00:01|        00:00:01|             1.0|
[01/07 12:22:23    535s] ###   Antenna Fixing                |        00:00:01|        00:00:01|             1.0|
[01/07 12:22:23    535s] ###   Post Route Wire Spreading     |        00:00:01|        00:00:01|             1.0|
[01/07 12:22:23    535s] ###   Entire Command                |        00:00:05|        00:00:05|             1.0|
[01/07 12:22:23    535s] ### --------------------------------+----------------+----------------+----------------+
[01/07 12:22:23    535s] ### 
[01/07 12:22:51    540s] <CMD> fit
[01/07 12:26:00    576s] <CMD> verify_drc
[01/07 12:26:00    576s]  *** Starting Verify DRC (MEM: 1373.8) ***
[01/07 12:26:00    576s] 
[01/07 12:26:00    576s]   VERIFY DRC ...... Starting Verification
[01/07 12:26:00    576s]   VERIFY DRC ...... Initializing
[01/07 12:26:00    576s]   VERIFY DRC ...... Deleting Existing Violations
[01/07 12:26:00    576s]   VERIFY DRC ...... Creating Sub-Areas
[01/07 12:26:00    576s]   VERIFY DRC ...... Using new threading
[01/07 12:26:00    576s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 29.200 26.400} 1 of 1
[01/07 12:26:00    576s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[01/07 12:26:00    576s] 
[01/07 12:26:00    576s]   Verification Complete : 0 Viols.
[01/07 12:26:00    576s] 
[01/07 12:26:00    576s]  *** End Verify DRC (CPU: 0:00:00.0  ELAPSED TIME: 0.00  MEM: 0.0M) ***
[01/07 12:26:00    576s] 
[01/07 12:26:13    578s] <CMD> verify_connectivity
[01/07 12:26:13    578s] VERIFY_CONNECTIVITY use new engine.
[01/07 12:26:13    578s] 
[01/07 12:26:13    578s] ******** Start: VERIFY CONNECTIVITY ********
[01/07 12:26:13    578s] Start Time: Tue Jan  7 12:26:13 2025
[01/07 12:26:13    578s] 
[01/07 12:26:13    578s] Design Name: counter4bit
[01/07 12:26:13    578s] Database Units: 1000
[01/07 12:26:13    578s] Design Boundary: (0.0000, 0.0000) (29.2000, 26.4000)
[01/07 12:26:13    578s] Error Limit = 1000; Warning Limit = 50
[01/07 12:26:13    578s] Check all nets
[01/07 12:26:13    578s] 
[01/07 12:26:13    578s] Begin Summary 
[01/07 12:26:13    578s]   Found no problems or warnings.
[01/07 12:26:13    578s] End Summary
[01/07 12:26:13    578s] 
[01/07 12:26:13    578s] End Time: Tue Jan  7 12:26:13 2025
[01/07 12:26:13    578s] Time Elapsed: 0:00:00.0
[01/07 12:26:13    578s] 
[01/07 12:26:13    578s] ******** End: VERIFY CONNECTIVITY ********
[01/07 12:26:13    578s]   Verification Complete : 0 Viols.  0 Wrngs.
[01/07 12:26:13    578s]   (CPU Time: 0:00:00.0  MEM: 0.000M)
[01/07 12:26:13    578s] 
[01/07 12:28:07    600s] <CMD> saveDesign counter4bit
[01/07 12:28:07    600s] #% Begin save design ... (date=01/07 12:28:07, mem=1133.6M)
[01/07 12:28:07    600s] % Begin Save ccopt configuration ... (date=01/07 12:28:07, mem=1133.6M)
[01/07 12:28:07    600s] % End Save ccopt configuration ... (date=01/07 12:28:07, total cpu=0:00:00.1, real=0:00:00.0, peak res=1134.0M, current mem=1134.0M)
[01/07 12:28:07    600s] % Begin Save netlist data ... (date=01/07 12:28:07, mem=1134.0M)
[01/07 12:28:07    600s] Writing Binary DB to counter4bit.dat.tmp/counter4bit.v.bin in single-threaded mode...
[01/07 12:28:07    600s] % End Save netlist data ... (date=01/07 12:28:07, total cpu=0:00:00.0, real=0:00:00.0, peak res=1134.0M, current mem=1134.0M)
[01/07 12:28:07    600s] Saving symbol-table file ...
[01/07 12:28:08    600s] Saving congestion map file counter4bit.dat.tmp/counter4bit.route.congmap.gz ...
[01/07 12:28:08    600s] % Begin Save AAE data ... (date=01/07 12:28:08, mem=1134.1M)
[01/07 12:28:08    600s] Saving AAE Data ...
[01/07 12:28:08    600s] AAE DB initialization (MEM=1390.85 CPU=0:00:00.0 REAL=0:00:00.0) 
[01/07 12:28:08    601s] % End Save AAE data ... (date=01/07 12:28:08, total cpu=0:00:00.1, real=0:00:00.0, peak res=1134.6M, current mem=1134.6M)
[01/07 12:28:08    601s] Saving preference file counter4bit.dat.tmp/gui.pref.tcl ...
[01/07 12:28:08    601s] Saving mode setting ...
[01/07 12:28:08    601s] Saving global file ...
[01/07 12:28:09    601s] % Begin Save floorplan data ... (date=01/07 12:28:08, mem=1135.0M)
[01/07 12:28:09    601s] Saving floorplan file ...
[01/07 12:28:09    601s] % End Save floorplan data ... (date=01/07 12:28:09, total cpu=0:00:00.0, real=0:00:00.0, peak res=1135.0M, current mem=1135.0M)
[01/07 12:28:09    601s] Saving PG file counter4bit.dat.tmp/counter4bit.pg.gz, version#2, (Created by Innovus v20.11-s130_1 on Tue Jan  7 12:28:09 2025)
[01/07 12:28:09    601s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1390.4M) ***
[01/07 12:28:09    601s] Saving Drc markers ...
[01/07 12:28:09    601s] ... No Drc file written since there is no markers found.
[01/07 12:28:09    601s] % Begin Save placement data ... (date=01/07 12:28:09, mem=1135.0M)
[01/07 12:28:09    601s] ** Saving stdCellPlacement_binary (version# 2) ...
[01/07 12:28:09    601s] Save Adaptive View Pruning View Names to Binary file
[01/07 12:28:09    601s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1393.4M) ***
[01/07 12:28:09    601s] % End Save placement data ... (date=01/07 12:28:09, total cpu=0:00:00.0, real=0:00:00.0, peak res=1135.0M, current mem=1135.0M)
[01/07 12:28:09    601s] % Begin Save routing data ... (date=01/07 12:28:09, mem=1135.0M)
[01/07 12:28:09    601s] Saving route file ...
[01/07 12:28:09    601s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1390.4M) ***
[01/07 12:28:09    601s] % End Save routing data ... (date=01/07 12:28:09, total cpu=0:00:00.0, real=0:00:00.0, peak res=1135.0M, current mem=1135.0M)
[01/07 12:28:09    601s] Saving property file counter4bit.dat.tmp/counter4bit.prop
[01/07 12:28:09    601s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1393.4M) ***
[01/07 12:28:10    601s] #Saving pin access data to file counter4bit.dat.tmp/counter4bit.apa ...
[01/07 12:28:10    601s] #
[01/07 12:28:10    601s] % Begin Save power constraints data ... (date=01/07 12:28:10, mem=1135.1M)
[01/07 12:28:10    601s] % End Save power constraints data ... (date=01/07 12:28:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=1135.1M, current mem=1135.1M)
[01/07 12:28:16    607s] Generated self-contained design counter4bit.dat.tmp
[01/07 12:28:16    607s] #% End save design ... (date=01/07 12:28:16, total cpu=0:00:06.9, real=0:00:09.0, peak res=1136.6M, current mem=1136.6M)
[01/07 12:28:16    607s] *** Message Summary: 0 warning(s), 0 error(s)
[01/07 12:28:16    607s] 
[01/07 12:29:42    622s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[01/07 12:29:42    622s] <CMD> timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 50 -prefix counter4bit_postRoute -outDir timingReports
[01/07 12:29:42    622s] Switching SI Aware to true by default in postroute mode   
[01/07 12:29:42    622s] 
[01/07 12:29:42    622s] **ERROR: (IMPOPT-7027):	The analysis mode needs to be set to 'OCV' in post route stage for post route timing & optimization. To avoid this message & allow post route steps to proceed set 'setAnalysisMode -analysisType onChipVariation'. It is also recommended to set '-cppr both' alongside this to remove clock re-convergence pessimism for both setup and hold modes.
[01/07 12:29:42    622s] 
[01/07 12:30:06    626s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[01/07 12:30:06    626s] <CMD> timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 50 -prefix counter4bit_postRoute -outDir timingReports
[01/07 12:30:06    626s] 
[01/07 12:30:06    626s] **ERROR: (IMPOPT-7027):	The analysis mode needs to be set to 'OCV' in post route stage for post route timing & optimization. To avoid this message & allow post route steps to proceed set 'setAnalysisMode -analysisType onChipVariation'. It is also recommended to set '-cppr both' alongside this to remove clock re-convergence pessimism for both setup and hold modes.
[01/07 12:30:06    626s] 
[01/07 12:30:54    634s] <CMD> report_ccopt_clock_tree_structure
[01/07 12:30:54    634s] Clock tree clk:
[01/07 12:30:54    634s]  Total FF: 4
[01/07 12:30:54    634s]  Max Level: 2
[01/07 12:30:54    634s]   (L1) output port clk
[01/07 12:30:54    634s]    \_ ... (4 sinks omitted)
[01/07 12:30:54    634s] 
[01/07 12:31:06    637s] <CMD> setAnalysisMode -analysisType onChipVariation
[01/07 12:31:11    638s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[01/07 12:31:11    638s] <CMD> timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 50 -prefix counter4bit_postRoute -outDir timingReports
[01/07 12:31:11    638s]  Reset EOS DB
[01/07 12:31:11    638s] Ignoring AAE DB Resetting ...
[01/07 12:31:11    638s] Extraction called for design 'counter4bit' of instances=25 and nets=31 using extraction engine 'postRoute' at effort level 'low' .
[01/07 12:31:11    638s] PostRoute (effortLevel low) RC Extraction called for design counter4bit.
[01/07 12:31:11    638s] RC Extraction called in multi-corner(2) mode.
[01/07 12:31:11    638s] Process corner(s) are loaded.
[01/07 12:31:11    638s]  Corner: SS_RC
[01/07 12:31:11    638s]  Corner: FF_RC
[01/07 12:31:11    638s] extractDetailRC Option : -outfile /tmp/innovus_temp_28450_fatima.novalocal_ist1112497_bZ4WMJ/counter4bit_28450_AuVliQ.rcdb.d  -extended
[01/07 12:31:11    638s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[01/07 12:31:11    638s]       RC Corner Indexes            0       1   
[01/07 12:31:11    638s] Capacitance Scaling Factor   : 1.10000 0.90000 
[01/07 12:31:11    638s] Coupling Cap. Scaling Factor : 1.10000 0.90000 
[01/07 12:31:11    638s] Resistance Scaling Factor    : 1.10000 0.90000 
[01/07 12:31:11    638s] Clock Cap. Scaling Factor    : 1.10000 0.90000 
[01/07 12:31:11    638s] Clock Res. Scaling Factor    : 1.10000 0.90000 
[01/07 12:31:11    638s] Shrink Factor                : 1.00000
[01/07 12:31:11    638s] LayerId::1 widthSet size::4
[01/07 12:31:11    638s] LayerId::2 widthSet size::4
[01/07 12:31:11    638s] LayerId::3 widthSet size::4
[01/07 12:31:11    638s] LayerId::4 widthSet size::4
[01/07 12:31:11    638s] LayerId::5 widthSet size::4
[01/07 12:31:11    638s] LayerId::6 widthSet size::4
[01/07 12:31:11    638s] LayerId::7 widthSet size::4
[01/07 12:31:11    638s] LayerId::8 widthSet size::5
[01/07 12:31:11    638s] Initializing multi-corner capacitance tables ... 
[01/07 12:31:11    638s] Initializing multi-corner resistance tables ...
[01/07 12:31:11    638s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.018978 ; aWlH: 0.000000 ; Pmax: 0.806900 ; wcR: 0.666700 ; newSi: 0.080900 ; pMod: 83 ; 
[01/07 12:31:11    638s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1390.3M)
[01/07 12:31:11    638s] Creating parasitic data file '/tmp/innovus_temp_28450_fatima.novalocal_ist1112497_bZ4WMJ/counter4bit_28450_AuVliQ.rcdb.d' for storing RC.
[01/07 12:31:11    638s] Extracted 10.5263% (CPU Time= 0:00:00.1  MEM= 1414.3M)
[01/07 12:31:11    638s] Extracted 20.5742% (CPU Time= 0:00:00.1  MEM= 1414.3M)
[01/07 12:31:11    638s] Extracted 30.622% (CPU Time= 0:00:00.1  MEM= 1430.3M)
[01/07 12:31:11    638s] Extracted 40.6699% (CPU Time= 0:00:00.1  MEM= 1430.3M)
[01/07 12:31:11    638s] Extracted 50.7177% (CPU Time= 0:00:00.1  MEM= 1430.3M)
[01/07 12:31:11    638s] Extracted 60.7656% (CPU Time= 0:00:00.1  MEM= 1430.3M)
[01/07 12:31:11    638s] Extracted 70.8134% (CPU Time= 0:00:00.1  MEM= 1430.3M)
[01/07 12:31:11    638s] Extracted 80.8612% (CPU Time= 0:00:00.1  MEM= 1430.3M)
[01/07 12:31:11    638s] Extracted 90.9091% (CPU Time= 0:00:00.1  MEM= 1430.3M)
[01/07 12:31:11    638s] Extracted 100% (CPU Time= 0:00:00.1  MEM= 1430.3M)
[01/07 12:31:11    638s] Number of Extracted Resistors     : 353
[01/07 12:31:11    638s] Number of Extracted Ground Cap.   : 374
[01/07 12:31:11    638s] Number of Extracted Coupling Cap. : 468
[01/07 12:31:11    638s] Opening parasitic data file '/tmp/innovus_temp_28450_fatima.novalocal_ist1112497_bZ4WMJ/counter4bit_28450_AuVliQ.rcdb.d' for reading (mem: 1391.289M)
[01/07 12:31:11    638s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.4fF, relative_c_threshold=1, and total_c_threshold=0fF.
[01/07 12:31:11    638s]  Corner: SS_RC
[01/07 12:31:11    638s]  Corner: FF_RC
[01/07 12:31:11    638s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1391.3M)
[01/07 12:31:11    638s] Creating parasitic data file '/tmp/innovus_temp_28450_fatima.novalocal_ist1112497_bZ4WMJ/counter4bit_28450_AuVliQ.rcdb_Filter.rcdb.d' for storing RC.
[01/07 12:31:12    638s] Closing parasitic data file '/tmp/innovus_temp_28450_fatima.novalocal_ist1112497_bZ4WMJ/counter4bit_28450_AuVliQ.rcdb.d': 29 access done (mem: 1399.289M)
[01/07 12:31:12    638s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1399.289M)
[01/07 12:31:12    638s] Opening parasitic data file '/tmp/innovus_temp_28450_fatima.novalocal_ist1112497_bZ4WMJ/counter4bit_28450_AuVliQ.rcdb.d' for reading (mem: 1399.289M)
[01/07 12:31:12    638s] processing rcdb (/tmp/innovus_temp_28450_fatima.novalocal_ist1112497_bZ4WMJ/counter4bit_28450_AuVliQ.rcdb.d) for hinst (top) of cell (counter4bit);
[01/07 12:31:12    639s] Closing parasitic data file '/tmp/innovus_temp_28450_fatima.novalocal_ist1112497_bZ4WMJ/counter4bit_28450_AuVliQ.rcdb.d': 0 access done (mem: 1399.289M)
[01/07 12:31:12    639s] Lumped Parasitic Loading Completed (total cpu=0:00:00.4, real=0:00:00.0, current mem=1399.289M)
[01/07 12:31:12    639s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:01.0  MEM: 1399.289M)
[01/07 12:31:12    639s] Starting delay calculation for Setup views
[01/07 12:31:12    639s] AAE DB initialization (MEM=1416.37 CPU=0:00:00.0 REAL=0:00:00.0) 
[01/07 12:31:12    639s] Starting SI iteration 1 using Infinite Timing Windows
[01/07 12:31:13    639s] #################################################################################
[01/07 12:31:13    639s] # Design Stage: PostRoute
[01/07 12:31:13    639s] # Design Name: counter4bit
[01/07 12:31:13    639s] # Design Mode: 130nm
[01/07 12:31:13    639s] # Analysis Mode: MMMC OCV 
[01/07 12:31:13    639s] # Parasitics Mode: SPEF/RCDB 
[01/07 12:31:13    639s] # Signoff Settings: SI On 
[01/07 12:31:13    639s] #################################################################################
[01/07 12:31:13    639s] AAE_INFO: 1 threads acquired from CTE.
[01/07 12:31:13    639s] Setting infinite Tws ...
[01/07 12:31:13    639s] First Iteration Infinite Tw... 
[01/07 12:31:13    639s] Calculate early delays in OCV mode...
[01/07 12:31:13    639s] Calculate late delays in OCV mode...
[01/07 12:31:13    639s] Topological Sorting (REAL = 0:00:00.0, MEM = 1416.4M, InitMEM = 1416.4M)
[01/07 12:31:13    639s] Start delay calculation (fullDC) (1 T). (MEM=1416.37)
[01/07 12:31:13    639s] LayerId::1 widthSet size::4
[01/07 12:31:13    639s] LayerId::2 widthSet size::4
[01/07 12:31:13    639s] LayerId::3 widthSet size::4
[01/07 12:31:13    639s] LayerId::4 widthSet size::4
[01/07 12:31:13    639s] LayerId::5 widthSet size::4
[01/07 12:31:13    639s] LayerId::6 widthSet size::4
[01/07 12:31:13    639s] LayerId::7 widthSet size::4
[01/07 12:31:13    639s] LayerId::8 widthSet size::5
[01/07 12:31:13    639s] Initializing multi-corner capacitance tables ... 
[01/07 12:31:13    639s] Initializing multi-corner resistance tables ...
[01/07 12:31:13    639s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.018978 ; aWlH: 0.000000 ; Pmax: 0.806900 ; wcR: 0.666700 ; newSi: 0.080900 ; pMod: 83 ; 
[01/07 12:31:13    639s] Start AAE Lib Loading. (MEM=1427.98)
[01/07 12:31:13    639s] End AAE Lib Loading. (MEM=1437.52 CPU=0:00:00.0 Real=0:00:00.0)
[01/07 12:31:13    639s] End AAE Lib Interpolated Model. (MEM=1437.52 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/07 12:31:13    639s] Opening parasitic data file '/tmp/innovus_temp_28450_fatima.novalocal_ist1112497_bZ4WMJ/counter4bit_28450_AuVliQ.rcdb.d' for reading (mem: 1437.516M)
[01/07 12:31:13    639s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1437.5M)
[01/07 12:31:13    639s] Total number of fetched objects 29
[01/07 12:31:13    639s] AAE_INFO-618: Total number of nets in the design is 31,  100.0 percent of the nets selected for SI analysis
[01/07 12:31:13    639s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/07 12:31:13    639s] End delay calculation. (MEM=1470.73 CPU=0:00:00.1 REAL=0:00:00.0)
[01/07 12:31:13    639s] End delay calculation (fullDC). (MEM=1443.66 CPU=0:00:00.3 REAL=0:00:00.0)
[01/07 12:31:13    639s] *** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 1443.7M) ***
[01/07 12:31:13    639s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1443.7M)
[01/07 12:31:13    639s] Add other clocks and setupCteToAAEClockMapping during iter 1
[01/07 12:31:13    639s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1443.7M)
[01/07 12:31:13    639s] Starting SI iteration 2
[01/07 12:31:13    640s] Calculate early delays in OCV mode...
[01/07 12:31:13    640s] Calculate late delays in OCV mode...
[01/07 12:31:13    640s] Start delay calculation (fullDC) (1 T). (MEM=1405.77)
[01/07 12:31:13    640s] End AAE Lib Interpolated Model. (MEM=1405.77 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[01/07 12:31:13    640s] Glitch Analysis: View WC_AN -- Total Number of Nets Skipped = 0. 
[01/07 12:31:13    640s] Glitch Analysis: View WC_AN -- Total Number of Nets Analyzed = 29. 
[01/07 12:31:13    640s] Total number of fetched objects 29
[01/07 12:31:13    640s] AAE_INFO-618: Total number of nets in the design is 31,  3.2 percent of the nets selected for SI analysis
[01/07 12:31:13    640s] End delay calculation. (MEM=1444.94 CPU=0:00:00.0 REAL=0:00:00.0)
[01/07 12:31:13    640s] End delay calculation (fullDC). (MEM=1444.94 CPU=0:00:00.0 REAL=0:00:00.0)
[01/07 12:31:13    640s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1444.9M) ***
[01/07 12:31:13    640s] *** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:01.0 totSessionCpu=0:10:40 mem=1444.9M)
[01/07 12:31:13    640s] Effort level <high> specified for reg2reg path_group
[01/07 12:31:13    640s] All LLGs are deleted
[01/07 12:31:13    640s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1408.9M
[01/07 12:31:13    640s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1408.9M
[01/07 12:31:13    640s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1408.9M
[01/07 12:31:13    640s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1408.9M
[01/07 12:31:13    640s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1408.9M
[01/07 12:31:13    640s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.008, MEM:1440.9M
[01/07 12:31:13    640s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1440.9M
[01/07 12:31:13    640s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1440.9M
[01/07 12:31:13    640s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.040, REAL:0.039, MEM:1440.9M
[01/07 12:31:13    640s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.041, MEM:1440.9M
[01/07 12:31:13    640s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1440.9M
[01/07 12:31:13    640s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1440.9M
[01/07 12:31:16    640s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 WC_AN 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  7.872  |  7.872  |  9.087  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|    4    |    4    |    4    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 67.273%
Total number of glitch violations: 0
------------------------------------------------------------
Reported timing to dir timingReports
[01/07 12:31:16    640s] Total CPU time: 2.04 sec
[01/07 12:31:16    640s] Total Real time: 5.0 sec
[01/07 12:31:16    640s] Total Memory Usage: 1438.953125 Mbytes
[01/07 12:31:16    640s] Info: pop threads available for lower-level modules during optimization.
[01/07 12:31:16    640s] Reset AAE Options
[01/07 12:31:16    640s] 
[01/07 12:31:16    640s] =============================================================================================
[01/07 12:31:16    640s]  Final TAT Report for timeDesign
[01/07 12:31:16    640s] =============================================================================================
[01/07 12:31:16    640s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[01/07 12:31:16    640s] ---------------------------------------------------------------------------------------------
[01/07 12:31:16    640s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 12:31:16    640s] [ ExtractRC              ]      1   0:00:01.5  (  30.5 % )     0:00:01.5 /  0:00:00.8    0.6
[01/07 12:31:16    640s] [ TimingUpdate           ]      2   0:00:00.0  (   0.2 % )     0:00:00.9 /  0:00:00.8    1.0
[01/07 12:31:16    640s] [ FullDelayCalc          ]      1   0:00:00.9  (  17.6 % )     0:00:00.9 /  0:00:00.8    1.0
[01/07 12:31:16    640s] [ OptSummaryReport       ]      1   0:00:00.1  (   1.8 % )     0:00:02.4 /  0:00:00.2    0.1
[01/07 12:31:16    640s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.6
[01/07 12:31:16    640s] [ DrvReport              ]      1   0:00:02.0  (  39.7 % )     0:00:02.2 /  0:00:00.0    0.0
[01/07 12:31:16    640s] [ GenerateReports        ]      1   0:00:00.1  (   1.6 % )     0:00:00.1 /  0:00:00.0    0.6
[01/07 12:31:16    640s] [ ReportTranViolation    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 12:31:16    640s] [ ReportCapViolation     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 12:31:16    640s] [ ReportFanoutViolation  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 12:31:16    640s] [ ReportLenViolation     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 12:31:16    640s] [ ReportGlitchViolation  ]      1   0:00:00.3  (   5.5 % )     0:00:00.3 /  0:00:00.0    0.0
[01/07 12:31:16    640s] [ GenerateDrvReportData  ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[01/07 12:31:16    640s] [ ReportAnalysisSummary  ]      2   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.6
[01/07 12:31:16    640s] [ MISC                   ]          0:00:00.1  (   2.8 % )     0:00:00.1 /  0:00:00.1    1.1
[01/07 12:31:16    640s] ---------------------------------------------------------------------------------------------
[01/07 12:31:16    640s]  timeDesign TOTAL                   0:00:05.0  ( 100.0 % )     0:00:05.0 /  0:00:02.0    0.4
[01/07 12:31:16    640s] ---------------------------------------------------------------------------------------------
[01/07 12:31:16    640s] 
[01/07 12:31:40    644s] <CMD> getFillerMode -quiet
[01/07 12:32:28    651s] <CMD> addFiller -cell FILLER8EHD FILLER64EHD FILLER4EHD FILLER3HD FILLER32EHD FILLER2HD FILLER1HD FILLER16EHD -prefix FILLER
[01/07 12:32:28    651s] **WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
[01/07 12:32:28    651s] Type 'man IMPSP-5217' for more detail.
[01/07 12:32:28    651s] OPERPROF: Starting PlacementAddFillerCore
 at level 1, MEM:1442.7M
[01/07 12:32:28    651s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1442.7M
[01/07 12:32:28    651s] z: 2, totalTracks: 1
[01/07 12:32:28    651s] z: 4, totalTracks: 1
[01/07 12:32:28    651s] z: 6, totalTracks: 1
[01/07 12:32:28    651s] z: 8, totalTracks: 1
[01/07 12:32:28    651s] #spOpts: N=130 
[01/07 12:32:28    651s] All LLGs are deleted
[01/07 12:32:28    651s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1442.7M
[01/07 12:32:28    651s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.001, MEM:1442.7M
[01/07 12:32:28    651s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1442.7M
[01/07 12:32:28    651s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1442.7M
[01/07 12:32:28    651s] Core basic site is core
[01/07 12:32:28    651s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1442.7M
[01/07 12:32:28    651s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.020, REAL:0.022, MEM:1442.7M
[01/07 12:32:28    651s] SiteArray: non-trimmed site array dimensions = 6 x 55
[01/07 12:32:28    651s] SiteArray: use 8,192 bytes
[01/07 12:32:28    651s] SiteArray: current memory after site array memory allocation 1442.7M
[01/07 12:32:28    651s] SiteArray: FP blocked sites are writable
[01/07 12:32:28    651s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/07 12:32:28    651s] OPERPROF:         Starting RoutingBlockageFromWireViaStBox at level 5, MEM:1442.7M
[01/07 12:32:28    651s] Process 398 wires and vias for routing blockage and capacity analysis
[01/07 12:32:28    651s] OPERPROF:         Finished RoutingBlockageFromWireViaStBox at level 5, CPU:0.000, REAL:0.001, MEM:1442.7M
[01/07 12:32:28    651s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.060, REAL:0.058, MEM:1442.7M
[01/07 12:32:28    651s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.060, REAL:0.059, MEM:1442.7M
[01/07 12:32:28    651s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1442.7MB).
[01/07 12:32:28    651s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.080, REAL:0.083, MEM:1442.7M
[01/07 12:32:28    651s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:1442.7M
[01/07 12:32:28    651s]   Signal wire search tree: 353 elements. (cpu=0:00:00.0, mem=0.0M)
[01/07 12:32:28    651s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.000, REAL:0.001, MEM:1442.7M
[01/07 12:32:28    651s] OPERPROF:   Starting AddFillerWithCallMap at level 2, MEM:1442.7M
[01/07 12:32:28    651s] OPERPROF:     Starting AddFillerWithCallMap-Iter-1 at level 3, MEM:1442.7M
[01/07 12:32:28    651s] OPERPROF:       Starting AddFillerWithCallMap/AddFiller at level 4, MEM:1442.7M
[01/07 12:32:28    651s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:1442.7M
[01/07 12:32:28    651s] AddFiller init all instances time CPU:0.000, REAL:0.000
[01/07 12:32:28    651s] AddFiller main function time CPU:0.004, REAL:0.008
[01/07 12:32:28    651s] Filler instance commit time CPU:0.002, REAL:0.002
[01/07 12:32:28    651s] *INFO: Adding fillers to top-module.
[01/07 12:32:28    651s] *INFO:   Added 0 filler inst  (cell FILLER64EHD / prefix FILLER).
[01/07 12:32:28    651s] *INFO:   Added 0 filler inst  (cell FILLER32EHD / prefix FILLER).
[01/07 12:32:28    651s] *INFO:   Added 1 filler inst  (cell FILLER16EHD / prefix FILLER).
[01/07 12:32:28    651s] *INFO:   Added 5 filler insts (cell FILLER8EHD / prefix FILLER).
[01/07 12:32:28    651s] *INFO:   Added 6 filler insts (cell FILLER4EHD / prefix FILLER).
[01/07 12:32:28    651s] *INFO:   Added 6 filler insts (cell FILLER3HD / prefix FILLER).
[01/07 12:32:28    651s] *INFO:   Added 3 filler insts (cell FILLER2HD / prefix FILLER).
[01/07 12:32:28    651s] *INFO:   Added 4 filler insts (cell FILLER1HD / prefix FILLER).
[01/07 12:32:28    651s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.010, REAL:0.009, MEM:1442.7M
[01/07 12:32:28    651s] *INFO: Total 25 filler insts added - prefix FILLER (CPU: 0:00:00.1).
[01/07 12:32:28    651s] OPERPROF:       Finished AddFillerWithCallMap/AddFiller at level 4, CPU:0.010, REAL:0.011, MEM:1442.7M
[01/07 12:32:28    651s] OPERPROF:       Starting AddFillerWithCellMap/BatchGNCProcess at level 4, MEM:1442.7M
[01/07 12:32:28    651s] For 25 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
[01/07 12:32:28    651s] OPERPROF:       Finished AddFillerWithCellMap/BatchGNCProcess at level 4, CPU:0.000, REAL:0.001, MEM:1442.7M
[01/07 12:32:28    651s] OPERPROF:     Finished AddFillerWithCallMap-Iter-1 at level 3, CPU:0.010, REAL:0.013, MEM:1442.7M
[01/07 12:32:28    651s] OPERPROF:   Finished AddFillerWithCallMap at level 2, CPU:0.010, REAL:0.013, MEM:1442.7M
[01/07 12:32:28    651s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:1442.7M
[01/07 12:32:28    651s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1442.7M
[01/07 12:32:28    651s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.010, REAL:0.001, MEM:1442.7M
[01/07 12:32:28    651s] All LLGs are deleted
[01/07 12:32:28    651s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1442.7M
[01/07 12:32:28    651s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1442.7M
[01/07 12:32:28    651s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.010, REAL:0.007, MEM:1442.7M
[01/07 12:32:28    651s] OPERPROF: Finished PlacementAddFillerCore
 at level 1, CPU:0.100, REAL:0.106, MEM:1442.7M
[01/07 12:32:42    654s]  *** Starting Verify Geometry (MEM: 1442.7) ***
[01/07 12:32:42    654s] 
[01/07 12:32:42    654s] **WARN: (IMPVFG-257):	setVerifyGeometryMode/verifyGeometry command is obsolete and should not be used any more. It still works in this release but will be removed in future release. You should change to use set_verify_drc_mode/verify_drc which is the replacement tool for verifyGeometry.
[01/07 12:32:42    654s]   VERIFY GEOMETRY ...... Starting Verification
[01/07 12:32:42    654s]   VERIFY GEOMETRY ...... Initializing
[01/07 12:32:42    654s]   VERIFY GEOMETRY ...... Deleting Existing Violations
[01/07 12:32:42    654s]   VERIFY GEOMETRY ...... Creating Sub-Areas
[01/07 12:32:42    654s]                   ...... bin size: 3600
[01/07 12:32:42    654s]   VERIFY GEOMETRY ...... SubArea : 1 of 1
[01/07 12:32:43    654s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[01/07 12:32:43    654s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[01/07 12:32:43    654s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[01/07 12:32:43    654s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[01/07 12:32:43    654s]   VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
[01/07 12:32:43    654s] VG: elapsed time: 1.00
[01/07 12:32:43    654s] Begin Summary ...
[01/07 12:32:43    654s]   Cells       : 0
[01/07 12:32:43    654s]   SameNet     : 0
[01/07 12:32:43    654s]   Wiring      : 0
[01/07 12:32:43    654s]   Antenna     : 0
[01/07 12:32:43    654s]   Short       : 0
[01/07 12:32:43    654s]   Overlap     : 0
[01/07 12:32:43    654s] End Summary
[01/07 12:32:43    654s] 
[01/07 12:32:43    654s]   Verification Complete : 0 Viols.  0 Wrngs.
[01/07 12:32:43    654s] 
[01/07 12:32:43    654s] **********End: VERIFY GEOMETRY**********
[01/07 12:32:43    654s]  *** verify geometry (CPU: 0:00:00.3  MEM: 78.9M)
[01/07 12:32:43    654s] 
[01/07 12:32:54    656s] <CMD> verifyConnectivity
[01/07 12:32:54    656s] VERIFY_CONNECTIVITY use new engine.
[01/07 12:32:54    656s] 
[01/07 12:32:54    656s] ******** Start: VERIFY CONNECTIVITY ********
[01/07 12:32:54    656s] Start Time: Tue Jan  7 12:32:54 2025
[01/07 12:32:54    656s] 
[01/07 12:32:54    656s] Design Name: counter4bit
[01/07 12:32:54    656s] Database Units: 1000
[01/07 12:32:54    656s] Design Boundary: (0.0000, 0.0000) (29.2000, 26.4000)
[01/07 12:32:54    656s] Error Limit = 1000; Warning Limit = 50
[01/07 12:32:54    656s] Check all nets
[01/07 12:32:54    656s] 
[01/07 12:32:54    656s] Begin Summary 
[01/07 12:32:54    656s]   Found no problems or warnings.
[01/07 12:32:54    656s] End Summary
[01/07 12:32:54    656s] 
[01/07 12:32:54    656s] End Time: Tue Jan  7 12:32:54 2025
[01/07 12:32:54    656s] Time Elapsed: 0:00:00.0
[01/07 12:32:54    656s] 
[01/07 12:32:54    656s] ******** End: VERIFY CONNECTIVITY ********
[01/07 12:32:54    656s]   Verification Complete : 0 Viols.  0 Wrngs.
[01/07 12:32:54    656s]   (CPU Time: 0:00:00.0  MEM: 0.000M)
[01/07 12:32:54    656s] 
[01/07 12:33:39    665s] <CMD> checkDesign -all
[01/07 12:33:39    665s] Creating directory checkDesign.
[01/07 12:33:39    665s] OPERPROF: Starting checkPlace at level 1, MEM:1521.6M
[01/07 12:33:39    665s] z: 2, totalTracks: 1
[01/07 12:33:39    665s] z: 4, totalTracks: 1
[01/07 12:33:39    665s] z: 6, totalTracks: 1
[01/07 12:33:39    665s] z: 8, totalTracks: 1
[01/07 12:33:39    665s] #spOpts: N=130 
[01/07 12:33:39    665s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1521.6M
[01/07 12:33:39    665s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1521.6M
[01/07 12:33:39    665s] Core basic site is core
[01/07 12:33:39    665s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1521.6M
[01/07 12:33:39    665s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.020, REAL:0.019, MEM:1521.6M
[01/07 12:33:39    665s] SiteArray: non-trimmed site array dimensions = 6 x 55
[01/07 12:33:39    665s] SiteArray: use 8,192 bytes
[01/07 12:33:39    665s] SiteArray: current memory after site array memory allocation 1521.6M
[01/07 12:33:39    665s] SiteArray: FP blocked sites are writable
[01/07 12:33:39    665s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[01/07 12:33:39    665s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1521.6M
[01/07 12:33:39    665s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:1521.6M
[01/07 12:33:39    665s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.050, REAL:0.050, MEM:1521.6M
[01/07 12:33:39    665s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.052, MEM:1521.6M
[01/07 12:33:39    665s] Begin checking placement ... (start mem=1521.6M, init mem=1521.6M)
[01/07 12:33:39    665s] 
[01/07 12:33:39    665s] Running CheckPlace using 1 thread in normal mode...
[01/07 12:33:39    665s] 
[01/07 12:33:39    665s] ...checkPlace normal is done!
[01/07 12:33:39    665s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1521.6M
[01/07 12:33:39    665s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.010, REAL:0.000, MEM:1521.6M
[01/07 12:33:39    665s] *info: Recommended don't use cell = 0           
[01/07 12:33:39    665s] *info: Placed = 50            
[01/07 12:33:39    665s] *info: Unplaced = 0           
[01/07 12:33:39    665s] Placement Density:100.00%(422/422)
[01/07 12:33:39    665s] Placement Density (including fixed std cells):100.00%(422/422)
[01/07 12:33:39    665s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1521.6M
[01/07 12:33:39    665s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1521.6M
[01/07 12:33:39    665s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1521.6M)
[01/07 12:33:39    665s] OPERPROF: Finished checkPlace at level 1, CPU:0.070, REAL:0.086, MEM:1521.6M
[01/07 12:33:39    665s] ############################################################################
[01/07 12:33:39    665s] # Innovus Netlist Design Rule Check
[01/07 12:33:39    665s] # Tue Jan  7 12:33:39 2025

[01/07 12:33:39    665s] ############################################################################
[01/07 12:33:39    665s] Design: counter4bit
[01/07 12:33:39    665s] 
[01/07 12:33:39    665s] ------ Design Summary:
[01/07 12:33:39    665s] Total Standard Cell Number   (cells) : 50
[01/07 12:33:39    665s] Total Block Cell Number      (cells) : 0
[01/07 12:33:39    665s] Total I/O Pad Cell Number    (cells) : 0
[01/07 12:33:39    665s] Total Standard Cell Area     ( um^2) : 422.40
[01/07 12:33:39    665s] Total Block Cell Area        ( um^2) : 0.00
[01/07 12:33:39    665s] Total I/O Pad Cell Area      ( um^2) : 0.00
[01/07 12:33:39    665s] 
[01/07 12:33:39    665s] ------ Design Statistics:
[01/07 12:33:39    665s] 
[01/07 12:33:39    665s] Number of Instances            : 50
[01/07 12:33:39    665s] Number of Non-uniquified Insts : 38
[01/07 12:33:39    665s] Number of Nets                 : 31
[01/07 12:33:39    665s] Average number of Pins per Net : 3.10
[01/07 12:33:39    665s] Maximum number of Pins in Net  : 9
[01/07 12:33:39    665s] 
[01/07 12:33:39    665s] ------ I/O Port summary
[01/07 12:33:39    665s] 
[01/07 12:33:39    665s] Number of Primary I/O Ports    : 8
[01/07 12:33:39    665s] Number of Input Ports          : 4
[01/07 12:33:39    665s] Number of Output Ports         : 4
[01/07 12:33:39    665s] Number of Bidirectional Ports  : 0
[01/07 12:33:39    665s] Number of Power/Ground Ports   : 0
[01/07 12:33:39    665s] Number of Floating Ports                     *: 0
[01/07 12:33:39    665s] Number of Ports Connected to Multiple Pads   *: 0
[01/07 12:33:39    665s] Number of Ports Connected to Core Instances   : 8
[01/07 12:33:39    665s] **WARN: (IMPREPO-202):	There are 8 Ports connected to core instances.
[01/07 12:33:39    665s] 
[01/07 12:33:39    665s] ------ Design Rule Checking:
[01/07 12:33:39    665s] 
[01/07 12:33:39    665s] Number of Output Pins connect to Power/Ground *: 0
[01/07 12:33:39    665s] Number of Insts with Input Pins tied together ?: 1
[01/07 12:33:39    665s] Number of TieHi/Lo term nets not connected to instance's PG terms ?: 0
[01/07 12:33:39    665s] Number of Input/InOut Floating Pins            : 0
[01/07 12:33:39    665s] Number of Output Floating Pins                 : 0
[01/07 12:33:39    665s] Number of Output Term Marked TieHi/Lo         *: 0
[01/07 12:33:39    665s] 
[01/07 12:33:39    665s] **WARN: (IMPREPO-216):	There are 1 Instances with input pins tied together.
[01/07 12:33:39    665s] Number of nets with tri-state drivers          : 0
[01/07 12:33:39    665s] Number of nets with parallel drivers           : 0
[01/07 12:33:39    665s] Number of nets with multiple drivers           : 0
[01/07 12:33:39    665s] Number of nets with no driver (No FanIn)       : 0
[01/07 12:33:39    665s] Number of Output Floating nets (No FanOut)     : 0
[01/07 12:33:39    665s] Number of High Fanout nets (>50)               : 0
[01/07 12:33:39    665s] **WARN: (IMPREPO-213):	There are 8 I/O Pins connected to Non-IO Insts.
[01/07 12:33:39    665s] Checking for any assigns in the netlist...
[01/07 12:33:39    665s]   No assigns found.
[01/07 12:33:39    665s] Checking routing tracks.....
[01/07 12:33:39    665s] Checking other grids.....
[01/07 12:33:39    665s] Checking routing blockage.....
[01/07 12:33:39    665s] Checking components.....
[01/07 12:33:39    665s] Checking constraints (guide/region/fence).....
[01/07 12:33:39    665s] Checking groups.....
[01/07 12:33:39    665s] Checking Ptn Core Box.....
[01/07 12:33:39    665s] 
[01/07 12:33:39    665s] Checking Preroutes.....
[01/07 12:33:39    665s] No. of regular pre-routes not on tracks : 0 
[01/07 12:33:39    665s]  Design check done.
[01/07 12:33:39    665s] Report saved in file checkDesign/counter4bit.main.htm.ascii
[01/07 12:33:39    665s] 
[01/07 12:33:39    665s] *** Summary of all messages that are not suppressed in this session:
[01/07 12:33:39    665s] Severity  ID               Count  Summary                                  
[01/07 12:33:39    665s] WARNING   IMPREPO-202          1  There are %d Ports connected to core ins...
[01/07 12:33:39    665s] WARNING   IMPREPO-213          1  There are %d I/O Pins connected to Non-I...
[01/07 12:33:39    665s] WARNING   IMPREPO-216          1  There are %d Instances with input pins t...
[01/07 12:33:39    665s] *** Message Summary: 3 warning(s), 0 error(s)
[01/07 12:33:39    665s] 
[01/07 12:34:07    671s] <CMD> saveNetlist counter4bit_pr.v
[01/07 12:34:07    671s] Writing Netlist "counter4bit_pr.v" ...
[01/07 12:35:30    687s] <CMD> write_lef_abstract counter4bit.lef
[01/07 12:37:33    710s] <CMD> saveDesign counter4bit
[01/07 12:37:33    710s] The in-memory database contained RC information but was not saved. To save 
[01/07 12:37:33    710s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[01/07 12:37:33    710s] so it should only be saved when it is really desired.
[01/07 12:37:34    710s] #% Begin save design ... (date=01/07 12:37:33, mem=1196.5M)
[01/07 12:37:34    710s] % Begin Save ccopt configuration ... (date=01/07 12:37:34, mem=1196.5M)
[01/07 12:37:34    710s] % End Save ccopt configuration ... (date=01/07 12:37:34, total cpu=0:00:00.1, real=0:00:00.0, peak res=1196.5M, current mem=1196.5M)
[01/07 12:37:34    710s] % Begin Save netlist data ... (date=01/07 12:37:34, mem=1196.5M)
[01/07 12:37:34    710s] Writing Binary DB to counter4bit.dat.tmp/counter4bit.v.bin in single-threaded mode...
[01/07 12:37:34    710s] % End Save netlist data ... (date=01/07 12:37:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=1196.5M, current mem=1196.5M)
[01/07 12:37:34    710s] Saving symbol-table file ...
[01/07 12:37:34    710s] Saving congestion map file counter4bit.dat.tmp/counter4bit.route.congmap.gz ...
[01/07 12:37:34    710s] % Begin Save AAE data ... (date=01/07 12:37:34, mem=1196.6M)
[01/07 12:37:34    710s] Saving AAE Data ...
[01/07 12:37:34    710s] % End Save AAE data ... (date=01/07 12:37:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=1196.6M, current mem=1196.6M)
[01/07 12:37:35    710s] Saving preference file counter4bit.dat.tmp/gui.pref.tcl ...
[01/07 12:37:35    710s] Saving mode setting ...
[01/07 12:37:35    711s] Saving global file ...
[01/07 12:37:35    711s] % Begin Save floorplan data ... (date=01/07 12:37:35, mem=1196.6M)
[01/07 12:37:35    711s] Saving floorplan file ...
[01/07 12:37:35    711s] % End Save floorplan data ... (date=01/07 12:37:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=1196.6M, current mem=1196.6M)
[01/07 12:37:35    711s] Saving PG file counter4bit.dat.tmp/counter4bit.pg.gz, version#2, (Created by Innovus v20.11-s130_1 on Tue Jan  7 12:37:35 2025)
[01/07 12:37:36    711s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=1450.1M) ***
[01/07 12:37:36    711s] Saving Drc markers ...
[01/07 12:37:36    711s] ... No Drc file written since there is no markers found.
[01/07 12:37:36    711s] % Begin Save placement data ... (date=01/07 12:37:36, mem=1196.6M)
[01/07 12:37:36    711s] ** Saving stdCellPlacement_binary (version# 2) ...
[01/07 12:37:36    711s] Save Adaptive View Pruning View Names to Binary file
[01/07 12:37:36    711s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1453.1M) ***
[01/07 12:37:36    711s] % End Save placement data ... (date=01/07 12:37:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=1196.6M, current mem=1196.6M)
[01/07 12:37:36    711s] % Begin Save routing data ... (date=01/07 12:37:36, mem=1196.6M)
[01/07 12:37:36    711s] Saving route file ...
[01/07 12:37:36    711s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1450.1M) ***
[01/07 12:37:36    711s] % End Save routing data ... (date=01/07 12:37:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=1196.6M, current mem=1196.6M)
[01/07 12:37:36    711s] Saving property file counter4bit.dat.tmp/counter4bit.prop
[01/07 12:37:36    711s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1453.1M) ***
[01/07 12:37:36    711s] #Saving pin access data to file counter4bit.dat.tmp/counter4bit.apa ...
[01/07 12:37:36    711s] #
[01/07 12:37:36    711s] % Begin Save power constraints data ... (date=01/07 12:37:36, mem=1196.6M)
[01/07 12:37:36    711s] % End Save power constraints data ... (date=01/07 12:37:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=1196.6M, current mem=1196.6M)
[01/07 12:37:43    717s] Generated self-contained design counter4bit.dat.tmp
[01/07 12:37:43    717s] #% End save design ... (date=01/07 12:37:43, total cpu=0:00:07.3, real=0:00:09.0, peak res=1196.9M, current mem=1196.9M)
[01/07 12:37:43    717s] *** Message Summary: 0 warning(s), 0 error(s)
[01/07 12:37:43    717s] 
[01/07 12:43:10    780s] 
--------------------------------------------------------------------------------
Exiting Innovus on Tue Jan  7 12:43:10 2025
  Total CPU time:     0:13:14
  Total real time:    1:02:42
  Peak memory (main): 1280.07MB

[01/07 12:43:10    780s] 
[01/07 12:43:10    780s] *** Memory Usage v#2 (Current mem = 1453.922M, initial mem = 272.281M) ***
[01/07 12:43:10    780s] 
[01/07 12:43:10    780s] *** Summary of all messages that are not suppressed in this session:
[01/07 12:43:10    780s] Severity  ID               Count  Summary                                  
[01/07 12:43:10    780s] WARNING   IMPLF-58           407  MACRO '%s' has been found in the databas...
[01/07 12:43:10    780s] WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
[01/07 12:43:10    780s] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[01/07 12:43:10    780s] WARNING   IMPLF-119            8  LAYER '%s' has been found in the databas...
[01/07 12:43:10    780s] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[01/07 12:43:10    780s] WARNING   IMPFP-3961          60  The techSite '%s' has no related standar...
[01/07 12:43:10    780s] WARNING   IMPTS-141            2  Cell (%s) is marked as dont_touch, but i...
[01/07 12:43:10    780s] WARNING   IMPEXT-2710          2  Basic Cap table for layer M%d is ignored...
[01/07 12:43:10    780s] WARNING   IMPEXT-2760          2  Layer M%d specified in the cap table is ...
[01/07 12:43:10    780s] WARNING   IMPEXT-2771          2  Via %s specified in the cap table is ign...
[01/07 12:43:10    780s] WARNING   IMPVL-159          814  Pin '%s' of cell '%s' is defined in LEF ...
[01/07 12:43:10    780s] WARNING   IMPDC-1629           3  The default delay limit was set to %d. T...
[01/07 12:43:10    780s] WARNING   IMPESI-3505          1  setDelayCalMode -eng_%s (default=%s) wil...
[01/07 12:43:10    780s] WARNING   IMPVFG-257           1  setVerifyGeometryMode/verifyGeometry com...
[01/07 12:43:10    780s] WARNING   IMPPP-193            7  The currently specified %s spacing %f %s...
[01/07 12:43:10    780s] WARNING   IMPSR-4302           1  Cap-table/qrcTechFile is found in the de...
[01/07 12:43:10    780s] WARNING   IMPSR-1254           2  Unable to connect the specified objects,...
[01/07 12:43:10    780s] WARNING   IMPSR-1256           2  Unable to find any CORE class pad pin of...
[01/07 12:43:10    780s] WARNING   IMPSP-5217           1  addFiller command is running on a postRo...
[01/07 12:43:10    780s] WARNING   IMPSP-9025           2  No scan chain specified/traced.          
[01/07 12:43:10    780s] WARNING   IMPOPT-801           1  Genus executable not found in PATH%s. In...
[01/07 12:43:10    780s] ERROR     IMPOPT-7027          2  The analysis mode needs to be set to 'OC...
[01/07 12:43:10    780s] WARNING   IMPOPT-6118          1  The following cells have a dont_touch pr...
[01/07 12:43:10    780s] WARNING   IMPCCOPT-1361        3  Routing configuration for %s nets in clo...
[01/07 12:43:10    780s] WARNING   IMPCCOPT-1127        1  The skew group %s has been identified as...
[01/07 12:43:10    780s] WARNING   IMPREPO-202          1  There are %d Ports connected to core ins...
[01/07 12:43:10    780s] WARNING   IMPREPO-213          1  There are %d I/O Pins connected to Non-I...
[01/07 12:43:10    780s] WARNING   IMPREPO-216          1  There are %d Instances with input pins t...
[01/07 12:43:10    780s] WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
[01/07 12:43:10    780s] WARNING   TCLCMD-1461          4  Skipped unsupported command: %s          
[01/07 12:43:10    780s] WARNING   TECHLIB-302          2  No function defined for cell '%s'. The c...
[01/07 12:43:10    780s] *** Message Summary: 1337 warning(s), 2 error(s)
[01/07 12:43:10    780s] 
[01/07 12:43:10    780s] --- Ending "Innovus" (totcpu=0:13:00, real=1:02:41, mem=1453.9M) ---
