<?xml version="1.0" encoding="utf-8"?>
<Project DefaultTargets="Build" ToolsVersion="15.0" xmlns="http://schemas.microsoft.com/developer/msbuild/2003">
  <ItemGroup Label="ProjectConfigurations">
    <ProjectConfiguration Include="Debug|Win32">
      <Configuration>Debug</Configuration>
      <Platform>Win32</Platform>
    </ProjectConfiguration>
    <ProjectConfiguration Include="Release|Win32">
      <Configuration>Release</Configuration>
      <Platform>Win32</Platform>
    </ProjectConfiguration>
    <ProjectConfiguration Include="MinSizeRel|Win32">
      <Configuration>MinSizeRel</Configuration>
      <Platform>Win32</Platform>
    </ProjectConfiguration>
    <ProjectConfiguration Include="RelWithDebInfo|Win32">
      <Configuration>RelWithDebInfo</Configuration>
      <Platform>Win32</Platform>
    </ProjectConfiguration>
  </ItemGroup>
  <PropertyGroup Label="Globals">
    <ProjectGuid>{15D6C366-CE88-3D95-8E31-6679633D8050}</ProjectGuid>
    <WindowsTargetPlatformVersion>10.0.16299.0</WindowsTargetPlatformVersion>
    <Keyword>Win32Proj</Keyword>
    <Platform>Win32</Platform>
    <ProjectName>HexagonCommonTableGen</ProjectName>
    <VCProjectUpgraderObjectName>NoUpgrade</VCProjectUpgraderObjectName>
  </PropertyGroup>
  <Import Project="$(VCTargetsPath)\Microsoft.Cpp.Default.props" />
  <PropertyGroup Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'" Label="Configuration">
    <ConfigurationType>Utility</ConfigurationType>
    <CharacterSet>MultiByte</CharacterSet>
    <PlatformToolset>v141</PlatformToolset>
  </PropertyGroup>
  <PropertyGroup Condition="'$(Configuration)|$(Platform)'=='Release|Win32'" Label="Configuration">
    <ConfigurationType>Utility</ConfigurationType>
    <CharacterSet>MultiByte</CharacterSet>
    <PlatformToolset>v141</PlatformToolset>
  </PropertyGroup>
  <PropertyGroup Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'" Label="Configuration">
    <ConfigurationType>Utility</ConfigurationType>
    <CharacterSet>MultiByte</CharacterSet>
    <PlatformToolset>v141</PlatformToolset>
  </PropertyGroup>
  <PropertyGroup Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'" Label="Configuration">
    <ConfigurationType>Utility</ConfigurationType>
    <CharacterSet>MultiByte</CharacterSet>
    <PlatformToolset>v141</PlatformToolset>
  </PropertyGroup>
  <Import Project="$(VCTargetsPath)\Microsoft.Cpp.props" />
  <ImportGroup Label="ExtensionSettings">
  </ImportGroup>
  <ImportGroup Label="PropertySheets">
    <Import Project="$(UserRootDir)\Microsoft.Cpp.$(Platform).user.props" Condition="exists('$(UserRootDir)\Microsoft.Cpp.$(Platform).user.props')" Label="LocalAppDataPlatform" />
  </ImportGroup>
  <PropertyGroup Label="UserMacros" />
  <PropertyGroup>
    <_ProjectFileVersion>10.0.20506.1</_ProjectFileVersion>
    <IntDir Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">$(Platform)\$(Configuration)\$(ProjectName)\</IntDir>
    <IntDir Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">$(Platform)\$(Configuration)\$(ProjectName)\</IntDir>
    <IntDir Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">$(Platform)\$(Configuration)\$(ProjectName)\</IntDir>
    <IntDir Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">$(Platform)\$(Configuration)\$(ProjectName)\</IntDir>
  </PropertyGroup>
  <ItemDefinitionGroup Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">
    <Midl>
      <AdditionalIncludeDirectories>C:\tetsLLVM\llvm\mybuilddir\lib\Target\Hexagon;C:\tetsLLVM\llvm\lib\Target\Hexagon;C:\tetsLLVM\llvm\mybuilddir\include;C:\tetsLLVM\llvm\include;%(AdditionalIncludeDirectories)</AdditionalIncludeDirectories>
      <OutputDirectory>$(ProjectDir)/$(IntDir)</OutputDirectory>
      <HeaderFileName>%(Filename).h</HeaderFileName>
      <TypeLibraryName>%(Filename).tlb</TypeLibraryName>
      <InterfaceIdentifierFileName>%(Filename)_i.c</InterfaceIdentifierFileName>
      <ProxyFileName>%(Filename)_p.c</ProxyFileName>
    </Midl>
  </ItemDefinitionGroup>
  <ItemDefinitionGroup Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">
    <Midl>
      <AdditionalIncludeDirectories>C:\tetsLLVM\llvm\mybuilddir\lib\Target\Hexagon;C:\tetsLLVM\llvm\lib\Target\Hexagon;C:\tetsLLVM\llvm\mybuilddir\include;C:\tetsLLVM\llvm\include;%(AdditionalIncludeDirectories)</AdditionalIncludeDirectories>
      <OutputDirectory>$(ProjectDir)/$(IntDir)</OutputDirectory>
      <HeaderFileName>%(Filename).h</HeaderFileName>
      <TypeLibraryName>%(Filename).tlb</TypeLibraryName>
      <InterfaceIdentifierFileName>%(Filename)_i.c</InterfaceIdentifierFileName>
      <ProxyFileName>%(Filename)_p.c</ProxyFileName>
    </Midl>
  </ItemDefinitionGroup>
  <ItemDefinitionGroup Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">
    <Midl>
      <AdditionalIncludeDirectories>C:\tetsLLVM\llvm\mybuilddir\lib\Target\Hexagon;C:\tetsLLVM\llvm\lib\Target\Hexagon;C:\tetsLLVM\llvm\mybuilddir\include;C:\tetsLLVM\llvm\include;%(AdditionalIncludeDirectories)</AdditionalIncludeDirectories>
      <OutputDirectory>$(ProjectDir)/$(IntDir)</OutputDirectory>
      <HeaderFileName>%(Filename).h</HeaderFileName>
      <TypeLibraryName>%(Filename).tlb</TypeLibraryName>
      <InterfaceIdentifierFileName>%(Filename)_i.c</InterfaceIdentifierFileName>
      <ProxyFileName>%(Filename)_p.c</ProxyFileName>
    </Midl>
  </ItemDefinitionGroup>
  <ItemDefinitionGroup Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">
    <Midl>
      <AdditionalIncludeDirectories>C:\tetsLLVM\llvm\mybuilddir\lib\Target\Hexagon;C:\tetsLLVM\llvm\lib\Target\Hexagon;C:\tetsLLVM\llvm\mybuilddir\include;C:\tetsLLVM\llvm\include;%(AdditionalIncludeDirectories)</AdditionalIncludeDirectories>
      <OutputDirectory>$(ProjectDir)/$(IntDir)</OutputDirectory>
      <HeaderFileName>%(Filename).h</HeaderFileName>
      <TypeLibraryName>%(Filename).tlb</TypeLibraryName>
      <InterfaceIdentifierFileName>%(Filename)_i.c</InterfaceIdentifierFileName>
      <ProxyFileName>%(Filename)_p.c</ProxyFileName>
    </Midl>
  </ItemDefinitionGroup>
  <ItemGroup>
    <CustomBuild Include="C:\tetsLLVM\llvm\mybuilddir\CMakeFiles\206acf9daf688b30723aeb009599c9a1\HexagonGenAsmMatcher.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">Building HexagonGenAsmMatcher.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-asm-matcher -I C:/tetsLLVM/llvm/lib/Target/Hexagon -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/Hexagon/Hexagon.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/Hexagon/HexagonGenAsmMatcher.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/206acf9daf688b30723aeb009599c9a1/HexagonGenAsmMatcher.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\Hexagon\Hexagon.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonCallingConv.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepArch.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepIICHVX.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepIICScalar.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepITypes.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepMapAsm2Intrin.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepMappings.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepOperands.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIICHVX.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIICScalar.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonInstrFormatsV5.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonInstrFormatsV60.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonInstrFormatsV65.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIntrinsics.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIntrinsicsV5.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIntrinsicsV60.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonMapAsm2IntrinV62.gen.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonMapAsm2IntrinV65.gen.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonOperands.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonPatterns.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonPatternsHVX.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonPatternsV65.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonPseudo.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonSchedule.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV5.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV55.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV60.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV62.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV65.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV66.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\Hexagon.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\Hexagon\HexagonGenAsmMatcher.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">Building HexagonGenAsmMatcher.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-asm-matcher -I C:/tetsLLVM/llvm/lib/Target/Hexagon -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/Hexagon/Hexagon.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/Hexagon/HexagonGenAsmMatcher.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/206acf9daf688b30723aeb009599c9a1/HexagonGenAsmMatcher.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\Hexagon\Hexagon.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonCallingConv.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepArch.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepIICHVX.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepIICScalar.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepITypes.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepMapAsm2Intrin.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepMappings.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepOperands.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIICHVX.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIICScalar.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonInstrFormatsV5.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonInstrFormatsV60.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonInstrFormatsV65.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIntrinsics.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIntrinsicsV5.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIntrinsicsV60.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonMapAsm2IntrinV62.gen.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonMapAsm2IntrinV65.gen.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonOperands.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonPatterns.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonPatternsHVX.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonPatternsV65.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonPseudo.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonSchedule.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV5.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV55.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV60.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV62.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV65.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV66.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\Hexagon.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\Hexagon\HexagonGenAsmMatcher.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">Building HexagonGenAsmMatcher.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-asm-matcher -I C:/tetsLLVM/llvm/lib/Target/Hexagon -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/Hexagon/Hexagon.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/Hexagon/HexagonGenAsmMatcher.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/206acf9daf688b30723aeb009599c9a1/HexagonGenAsmMatcher.inc.rule;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\Hexagon\Hexagon.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonCallingConv.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepArch.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepIICHVX.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepIICScalar.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepITypes.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepMapAsm2Intrin.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepMappings.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepOperands.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIICHVX.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIICScalar.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonInstrFormatsV5.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonInstrFormatsV60.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonInstrFormatsV65.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIntrinsics.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIntrinsicsV5.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIntrinsicsV60.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonMapAsm2IntrinV62.gen.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonMapAsm2IntrinV65.gen.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonOperands.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonPatterns.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonPatternsHVX.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonPatternsV65.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonPseudo.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonSchedule.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV5.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV55.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV60.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV62.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV65.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV66.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\Hexagon.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\Hexagon\HexagonGenAsmMatcher.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">Building HexagonGenAsmMatcher.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-asm-matcher -I C:/tetsLLVM/llvm/lib/Target/Hexagon -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/Hexagon/Hexagon.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/Hexagon/HexagonGenAsmMatcher.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/206acf9daf688b30723aeb009599c9a1/HexagonGenAsmMatcher.inc.rule;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\Hexagon\Hexagon.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonCallingConv.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepArch.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepIICHVX.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepIICScalar.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepITypes.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepMapAsm2Intrin.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepMappings.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepOperands.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIICHVX.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIICScalar.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonInstrFormatsV5.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonInstrFormatsV60.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonInstrFormatsV65.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIntrinsics.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIntrinsicsV5.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIntrinsicsV60.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonMapAsm2IntrinV62.gen.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonMapAsm2IntrinV65.gen.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonOperands.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonPatterns.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonPatternsHVX.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonPatternsV65.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonPseudo.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonSchedule.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV5.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV55.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV60.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV62.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV65.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV66.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\Hexagon.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\Hexagon\HexagonGenAsmMatcher.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="C:\tetsLLVM\llvm\mybuilddir\CMakeFiles\206acf9daf688b30723aeb009599c9a1\HexagonGenAsmWriter.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">Building HexagonGenAsmWriter.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-asm-writer -I C:/tetsLLVM/llvm/lib/Target/Hexagon -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/Hexagon/Hexagon.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/Hexagon/HexagonGenAsmWriter.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/206acf9daf688b30723aeb009599c9a1/HexagonGenAsmWriter.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\Hexagon\Hexagon.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonCallingConv.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepArch.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepIICHVX.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepIICScalar.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepITypes.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepMapAsm2Intrin.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepMappings.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepOperands.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIICHVX.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIICScalar.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonInstrFormatsV5.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonInstrFormatsV60.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonInstrFormatsV65.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIntrinsics.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIntrinsicsV5.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIntrinsicsV60.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonMapAsm2IntrinV62.gen.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonMapAsm2IntrinV65.gen.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonOperands.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonPatterns.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonPatternsHVX.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonPatternsV65.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonPseudo.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonSchedule.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV5.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV55.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV60.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV62.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV65.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV66.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\Hexagon.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\Hexagon\HexagonGenAsmWriter.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">Building HexagonGenAsmWriter.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-asm-writer -I C:/tetsLLVM/llvm/lib/Target/Hexagon -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/Hexagon/Hexagon.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/Hexagon/HexagonGenAsmWriter.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/206acf9daf688b30723aeb009599c9a1/HexagonGenAsmWriter.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\Hexagon\Hexagon.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonCallingConv.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepArch.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepIICHVX.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepIICScalar.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepITypes.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepMapAsm2Intrin.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepMappings.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepOperands.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIICHVX.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIICScalar.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonInstrFormatsV5.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonInstrFormatsV60.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonInstrFormatsV65.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIntrinsics.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIntrinsicsV5.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIntrinsicsV60.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonMapAsm2IntrinV62.gen.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonMapAsm2IntrinV65.gen.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonOperands.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonPatterns.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonPatternsHVX.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonPatternsV65.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonPseudo.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonSchedule.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV5.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV55.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV60.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV62.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV65.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV66.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\Hexagon.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\Hexagon\HexagonGenAsmWriter.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">Building HexagonGenAsmWriter.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-asm-writer -I C:/tetsLLVM/llvm/lib/Target/Hexagon -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/Hexagon/Hexagon.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/Hexagon/HexagonGenAsmWriter.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/206acf9daf688b30723aeb009599c9a1/HexagonGenAsmWriter.inc.rule;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\Hexagon\Hexagon.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonCallingConv.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepArch.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepIICHVX.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepIICScalar.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepITypes.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepMapAsm2Intrin.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepMappings.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepOperands.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIICHVX.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIICScalar.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonInstrFormatsV5.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonInstrFormatsV60.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonInstrFormatsV65.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIntrinsics.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIntrinsicsV5.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIntrinsicsV60.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonMapAsm2IntrinV62.gen.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonMapAsm2IntrinV65.gen.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonOperands.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonPatterns.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonPatternsHVX.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonPatternsV65.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonPseudo.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonSchedule.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV5.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV55.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV60.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV62.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV65.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV66.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\Hexagon.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\Hexagon\HexagonGenAsmWriter.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">Building HexagonGenAsmWriter.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-asm-writer -I C:/tetsLLVM/llvm/lib/Target/Hexagon -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/Hexagon/Hexagon.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/Hexagon/HexagonGenAsmWriter.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/206acf9daf688b30723aeb009599c9a1/HexagonGenAsmWriter.inc.rule;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\Hexagon\Hexagon.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonCallingConv.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepArch.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepIICHVX.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepIICScalar.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepITypes.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepMapAsm2Intrin.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepMappings.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepOperands.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIICHVX.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIICScalar.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonInstrFormatsV5.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonInstrFormatsV60.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonInstrFormatsV65.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIntrinsics.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIntrinsicsV5.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIntrinsicsV60.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonMapAsm2IntrinV62.gen.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonMapAsm2IntrinV65.gen.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonOperands.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonPatterns.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonPatternsHVX.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonPatternsV65.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonPseudo.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonSchedule.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV5.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV55.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV60.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV62.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV65.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV66.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\Hexagon.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\Hexagon\HexagonGenAsmWriter.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="C:\tetsLLVM\llvm\mybuilddir\CMakeFiles\206acf9daf688b30723aeb009599c9a1\HexagonGenCallingConv.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">Building HexagonGenCallingConv.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-callingconv -I C:/tetsLLVM/llvm/lib/Target/Hexagon -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/Hexagon/Hexagon.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/Hexagon/HexagonGenCallingConv.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/206acf9daf688b30723aeb009599c9a1/HexagonGenCallingConv.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\Hexagon\Hexagon.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonCallingConv.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepArch.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepIICHVX.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepIICScalar.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepITypes.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepMapAsm2Intrin.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepMappings.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepOperands.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIICHVX.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIICScalar.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonInstrFormatsV5.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonInstrFormatsV60.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonInstrFormatsV65.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIntrinsics.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIntrinsicsV5.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIntrinsicsV60.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonMapAsm2IntrinV62.gen.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonMapAsm2IntrinV65.gen.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonOperands.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonPatterns.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonPatternsHVX.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonPatternsV65.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonPseudo.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonSchedule.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV5.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV55.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV60.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV62.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV65.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV66.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\Hexagon.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\Hexagon\HexagonGenCallingConv.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">Building HexagonGenCallingConv.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-callingconv -I C:/tetsLLVM/llvm/lib/Target/Hexagon -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/Hexagon/Hexagon.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/Hexagon/HexagonGenCallingConv.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/206acf9daf688b30723aeb009599c9a1/HexagonGenCallingConv.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\Hexagon\Hexagon.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonCallingConv.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepArch.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepIICHVX.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepIICScalar.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepITypes.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepMapAsm2Intrin.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepMappings.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepOperands.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIICHVX.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIICScalar.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonInstrFormatsV5.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonInstrFormatsV60.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonInstrFormatsV65.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIntrinsics.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIntrinsicsV5.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIntrinsicsV60.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonMapAsm2IntrinV62.gen.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonMapAsm2IntrinV65.gen.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonOperands.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonPatterns.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonPatternsHVX.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonPatternsV65.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonPseudo.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonSchedule.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV5.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV55.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV60.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV62.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV65.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV66.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\Hexagon.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\Hexagon\HexagonGenCallingConv.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">Building HexagonGenCallingConv.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-callingconv -I C:/tetsLLVM/llvm/lib/Target/Hexagon -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/Hexagon/Hexagon.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/Hexagon/HexagonGenCallingConv.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/206acf9daf688b30723aeb009599c9a1/HexagonGenCallingConv.inc.rule;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\Hexagon\Hexagon.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonCallingConv.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepArch.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepIICHVX.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepIICScalar.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepITypes.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepMapAsm2Intrin.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepMappings.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepOperands.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIICHVX.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIICScalar.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonInstrFormatsV5.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonInstrFormatsV60.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonInstrFormatsV65.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIntrinsics.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIntrinsicsV5.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIntrinsicsV60.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonMapAsm2IntrinV62.gen.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonMapAsm2IntrinV65.gen.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonOperands.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonPatterns.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonPatternsHVX.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonPatternsV65.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonPseudo.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonSchedule.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV5.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV55.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV60.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV62.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV65.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV66.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\Hexagon.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\Hexagon\HexagonGenCallingConv.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">Building HexagonGenCallingConv.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-callingconv -I C:/tetsLLVM/llvm/lib/Target/Hexagon -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/Hexagon/Hexagon.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/Hexagon/HexagonGenCallingConv.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/206acf9daf688b30723aeb009599c9a1/HexagonGenCallingConv.inc.rule;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\Hexagon\Hexagon.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonCallingConv.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepArch.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepIICHVX.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepIICScalar.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepITypes.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepMapAsm2Intrin.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepMappings.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepOperands.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIICHVX.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIICScalar.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonInstrFormatsV5.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonInstrFormatsV60.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonInstrFormatsV65.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIntrinsics.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIntrinsicsV5.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIntrinsicsV60.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonMapAsm2IntrinV62.gen.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonMapAsm2IntrinV65.gen.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonOperands.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonPatterns.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonPatternsHVX.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonPatternsV65.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonPseudo.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonSchedule.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV5.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV55.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV60.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV62.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV65.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV66.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\Hexagon.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\Hexagon\HexagonGenCallingConv.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="C:\tetsLLVM\llvm\mybuilddir\CMakeFiles\206acf9daf688b30723aeb009599c9a1\HexagonGenDAGISel.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">Building HexagonGenDAGISel.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-dag-isel -I C:/tetsLLVM/llvm/lib/Target/Hexagon -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/Hexagon/Hexagon.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/Hexagon/HexagonGenDAGISel.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/206acf9daf688b30723aeb009599c9a1/HexagonGenDAGISel.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\Hexagon\Hexagon.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonCallingConv.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepArch.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepIICHVX.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepIICScalar.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepITypes.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepMapAsm2Intrin.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepMappings.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepOperands.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIICHVX.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIICScalar.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonInstrFormatsV5.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonInstrFormatsV60.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonInstrFormatsV65.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIntrinsics.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIntrinsicsV5.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIntrinsicsV60.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonMapAsm2IntrinV62.gen.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonMapAsm2IntrinV65.gen.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonOperands.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonPatterns.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonPatternsHVX.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonPatternsV65.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonPseudo.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonSchedule.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV5.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV55.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV60.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV62.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV65.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV66.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\Hexagon.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\Hexagon\HexagonGenDAGISel.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">Building HexagonGenDAGISel.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-dag-isel -I C:/tetsLLVM/llvm/lib/Target/Hexagon -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/Hexagon/Hexagon.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/Hexagon/HexagonGenDAGISel.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/206acf9daf688b30723aeb009599c9a1/HexagonGenDAGISel.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\Hexagon\Hexagon.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonCallingConv.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepArch.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepIICHVX.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepIICScalar.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepITypes.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepMapAsm2Intrin.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepMappings.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepOperands.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIICHVX.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIICScalar.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonInstrFormatsV5.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonInstrFormatsV60.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonInstrFormatsV65.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIntrinsics.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIntrinsicsV5.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIntrinsicsV60.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonMapAsm2IntrinV62.gen.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonMapAsm2IntrinV65.gen.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonOperands.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonPatterns.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonPatternsHVX.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonPatternsV65.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonPseudo.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonSchedule.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV5.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV55.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV60.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV62.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV65.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV66.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\Hexagon.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\Hexagon\HexagonGenDAGISel.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">Building HexagonGenDAGISel.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-dag-isel -I C:/tetsLLVM/llvm/lib/Target/Hexagon -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/Hexagon/Hexagon.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/Hexagon/HexagonGenDAGISel.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/206acf9daf688b30723aeb009599c9a1/HexagonGenDAGISel.inc.rule;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\Hexagon\Hexagon.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonCallingConv.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepArch.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepIICHVX.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepIICScalar.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepITypes.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepMapAsm2Intrin.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepMappings.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepOperands.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIICHVX.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIICScalar.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonInstrFormatsV5.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonInstrFormatsV60.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonInstrFormatsV65.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIntrinsics.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIntrinsicsV5.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIntrinsicsV60.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonMapAsm2IntrinV62.gen.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonMapAsm2IntrinV65.gen.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonOperands.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonPatterns.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonPatternsHVX.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonPatternsV65.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonPseudo.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonSchedule.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV5.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV55.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV60.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV62.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV65.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV66.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\Hexagon.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\Hexagon\HexagonGenDAGISel.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">Building HexagonGenDAGISel.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-dag-isel -I C:/tetsLLVM/llvm/lib/Target/Hexagon -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/Hexagon/Hexagon.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/Hexagon/HexagonGenDAGISel.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/206acf9daf688b30723aeb009599c9a1/HexagonGenDAGISel.inc.rule;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\Hexagon\Hexagon.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonCallingConv.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepArch.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepIICHVX.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepIICScalar.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepITypes.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepMapAsm2Intrin.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepMappings.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepOperands.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIICHVX.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIICScalar.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonInstrFormatsV5.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonInstrFormatsV60.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonInstrFormatsV65.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIntrinsics.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIntrinsicsV5.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIntrinsicsV60.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonMapAsm2IntrinV62.gen.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonMapAsm2IntrinV65.gen.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonOperands.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonPatterns.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonPatternsHVX.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonPatternsV65.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonPseudo.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonSchedule.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV5.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV55.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV60.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV62.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV65.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV66.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\Hexagon.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\Hexagon\HexagonGenDAGISel.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="C:\tetsLLVM\llvm\mybuilddir\CMakeFiles\206acf9daf688b30723aeb009599c9a1\HexagonGenDFAPacketizer.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">Building HexagonGenDFAPacketizer.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-dfa-packetizer -I C:/tetsLLVM/llvm/lib/Target/Hexagon -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/Hexagon/Hexagon.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/Hexagon/HexagonGenDFAPacketizer.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/206acf9daf688b30723aeb009599c9a1/HexagonGenDFAPacketizer.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\Hexagon\Hexagon.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonCallingConv.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepArch.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepIICHVX.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepIICScalar.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepITypes.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepMapAsm2Intrin.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepMappings.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepOperands.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIICHVX.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIICScalar.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonInstrFormatsV5.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonInstrFormatsV60.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonInstrFormatsV65.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIntrinsics.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIntrinsicsV5.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIntrinsicsV60.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonMapAsm2IntrinV62.gen.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonMapAsm2IntrinV65.gen.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonOperands.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonPatterns.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonPatternsHVX.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonPatternsV65.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonPseudo.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonSchedule.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV5.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV55.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV60.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV62.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV65.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV66.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\Hexagon.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\Hexagon\HexagonGenDFAPacketizer.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">Building HexagonGenDFAPacketizer.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-dfa-packetizer -I C:/tetsLLVM/llvm/lib/Target/Hexagon -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/Hexagon/Hexagon.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/Hexagon/HexagonGenDFAPacketizer.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/206acf9daf688b30723aeb009599c9a1/HexagonGenDFAPacketizer.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\Hexagon\Hexagon.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonCallingConv.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepArch.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepIICHVX.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepIICScalar.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepITypes.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepMapAsm2Intrin.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepMappings.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepOperands.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIICHVX.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIICScalar.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonInstrFormatsV5.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonInstrFormatsV60.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonInstrFormatsV65.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIntrinsics.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIntrinsicsV5.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIntrinsicsV60.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonMapAsm2IntrinV62.gen.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonMapAsm2IntrinV65.gen.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonOperands.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonPatterns.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonPatternsHVX.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonPatternsV65.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonPseudo.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonSchedule.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV5.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV55.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV60.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV62.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV65.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV66.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\Hexagon.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\Hexagon\HexagonGenDFAPacketizer.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">Building HexagonGenDFAPacketizer.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-dfa-packetizer -I C:/tetsLLVM/llvm/lib/Target/Hexagon -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/Hexagon/Hexagon.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/Hexagon/HexagonGenDFAPacketizer.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/206acf9daf688b30723aeb009599c9a1/HexagonGenDFAPacketizer.inc.rule;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\Hexagon\Hexagon.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonCallingConv.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepArch.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepIICHVX.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepIICScalar.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepITypes.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepMapAsm2Intrin.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepMappings.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepOperands.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIICHVX.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIICScalar.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonInstrFormatsV5.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonInstrFormatsV60.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonInstrFormatsV65.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIntrinsics.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIntrinsicsV5.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIntrinsicsV60.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonMapAsm2IntrinV62.gen.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonMapAsm2IntrinV65.gen.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonOperands.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonPatterns.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonPatternsHVX.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonPatternsV65.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonPseudo.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonSchedule.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV5.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV55.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV60.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV62.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV65.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV66.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\Hexagon.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\Hexagon\HexagonGenDFAPacketizer.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">Building HexagonGenDFAPacketizer.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-dfa-packetizer -I C:/tetsLLVM/llvm/lib/Target/Hexagon -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/Hexagon/Hexagon.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/Hexagon/HexagonGenDFAPacketizer.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/206acf9daf688b30723aeb009599c9a1/HexagonGenDFAPacketizer.inc.rule;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\Hexagon\Hexagon.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonCallingConv.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepArch.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepIICHVX.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepIICScalar.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepITypes.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepMapAsm2Intrin.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepMappings.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepOperands.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIICHVX.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIICScalar.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonInstrFormatsV5.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonInstrFormatsV60.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonInstrFormatsV65.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIntrinsics.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIntrinsicsV5.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIntrinsicsV60.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonMapAsm2IntrinV62.gen.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonMapAsm2IntrinV65.gen.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonOperands.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonPatterns.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonPatternsHVX.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonPatternsV65.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonPseudo.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonSchedule.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV5.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV55.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV60.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV62.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV65.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV66.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\Hexagon.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\Hexagon\HexagonGenDFAPacketizer.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="C:\tetsLLVM\llvm\mybuilddir\CMakeFiles\206acf9daf688b30723aeb009599c9a1\HexagonGenDisassemblerTables.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">Building HexagonGenDisassemblerTables.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-disassembler -I C:/tetsLLVM/llvm/lib/Target/Hexagon -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/Hexagon/Hexagon.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/Hexagon/HexagonGenDisassemblerTables.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/206acf9daf688b30723aeb009599c9a1/HexagonGenDisassemblerTables.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\Hexagon\Hexagon.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonCallingConv.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepArch.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepIICHVX.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepIICScalar.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepITypes.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepMapAsm2Intrin.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepMappings.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepOperands.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIICHVX.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIICScalar.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonInstrFormatsV5.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonInstrFormatsV60.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonInstrFormatsV65.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIntrinsics.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIntrinsicsV5.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIntrinsicsV60.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonMapAsm2IntrinV62.gen.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonMapAsm2IntrinV65.gen.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonOperands.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonPatterns.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonPatternsHVX.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonPatternsV65.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonPseudo.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonSchedule.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV5.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV55.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV60.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV62.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV65.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV66.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\Hexagon.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\Hexagon\HexagonGenDisassemblerTables.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">Building HexagonGenDisassemblerTables.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-disassembler -I C:/tetsLLVM/llvm/lib/Target/Hexagon -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/Hexagon/Hexagon.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/Hexagon/HexagonGenDisassemblerTables.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/206acf9daf688b30723aeb009599c9a1/HexagonGenDisassemblerTables.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\Hexagon\Hexagon.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonCallingConv.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepArch.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepIICHVX.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepIICScalar.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepITypes.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepMapAsm2Intrin.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepMappings.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepOperands.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIICHVX.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIICScalar.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonInstrFormatsV5.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonInstrFormatsV60.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonInstrFormatsV65.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIntrinsics.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIntrinsicsV5.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIntrinsicsV60.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonMapAsm2IntrinV62.gen.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonMapAsm2IntrinV65.gen.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonOperands.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonPatterns.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonPatternsHVX.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonPatternsV65.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonPseudo.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonSchedule.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV5.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV55.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV60.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV62.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV65.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV66.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\Hexagon.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\Hexagon\HexagonGenDisassemblerTables.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">Building HexagonGenDisassemblerTables.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-disassembler -I C:/tetsLLVM/llvm/lib/Target/Hexagon -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/Hexagon/Hexagon.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/Hexagon/HexagonGenDisassemblerTables.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/206acf9daf688b30723aeb009599c9a1/HexagonGenDisassemblerTables.inc.rule;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\Hexagon\Hexagon.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonCallingConv.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepArch.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepIICHVX.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepIICScalar.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepITypes.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepMapAsm2Intrin.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepMappings.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepOperands.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIICHVX.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIICScalar.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonInstrFormatsV5.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonInstrFormatsV60.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonInstrFormatsV65.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIntrinsics.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIntrinsicsV5.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIntrinsicsV60.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonMapAsm2IntrinV62.gen.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonMapAsm2IntrinV65.gen.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonOperands.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonPatterns.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonPatternsHVX.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonPatternsV65.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonPseudo.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonSchedule.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV5.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV55.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV60.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV62.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV65.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV66.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\Hexagon.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\Hexagon\HexagonGenDisassemblerTables.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">Building HexagonGenDisassemblerTables.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-disassembler -I C:/tetsLLVM/llvm/lib/Target/Hexagon -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/Hexagon/Hexagon.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/Hexagon/HexagonGenDisassemblerTables.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/206acf9daf688b30723aeb009599c9a1/HexagonGenDisassemblerTables.inc.rule;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\Hexagon\Hexagon.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonCallingConv.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepArch.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepIICHVX.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepIICScalar.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepITypes.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepMapAsm2Intrin.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepMappings.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepOperands.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIICHVX.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIICScalar.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonInstrFormatsV5.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonInstrFormatsV60.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonInstrFormatsV65.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIntrinsics.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIntrinsicsV5.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIntrinsicsV60.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonMapAsm2IntrinV62.gen.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonMapAsm2IntrinV65.gen.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonOperands.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonPatterns.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonPatternsHVX.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonPatternsV65.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonPseudo.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonSchedule.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV5.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV55.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV60.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV62.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV65.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV66.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\Hexagon.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\Hexagon\HexagonGenDisassemblerTables.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="C:\tetsLLVM\llvm\mybuilddir\CMakeFiles\206acf9daf688b30723aeb009599c9a1\HexagonGenInstrInfo.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">Building HexagonGenInstrInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-instr-info -I C:/tetsLLVM/llvm/lib/Target/Hexagon -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/Hexagon/Hexagon.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/Hexagon/HexagonGenInstrInfo.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/206acf9daf688b30723aeb009599c9a1/HexagonGenInstrInfo.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\Hexagon\Hexagon.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonCallingConv.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepArch.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepIICHVX.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepIICScalar.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepITypes.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepMapAsm2Intrin.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepMappings.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepOperands.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIICHVX.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIICScalar.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonInstrFormatsV5.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonInstrFormatsV60.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonInstrFormatsV65.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIntrinsics.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIntrinsicsV5.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIntrinsicsV60.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonMapAsm2IntrinV62.gen.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonMapAsm2IntrinV65.gen.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonOperands.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonPatterns.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonPatternsHVX.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonPatternsV65.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonPseudo.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonSchedule.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV5.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV55.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV60.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV62.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV65.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV66.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\Hexagon.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\Hexagon\HexagonGenInstrInfo.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">Building HexagonGenInstrInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-instr-info -I C:/tetsLLVM/llvm/lib/Target/Hexagon -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/Hexagon/Hexagon.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/Hexagon/HexagonGenInstrInfo.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/206acf9daf688b30723aeb009599c9a1/HexagonGenInstrInfo.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\Hexagon\Hexagon.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonCallingConv.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepArch.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepIICHVX.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepIICScalar.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepITypes.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepMapAsm2Intrin.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepMappings.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepOperands.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIICHVX.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIICScalar.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonInstrFormatsV5.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonInstrFormatsV60.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonInstrFormatsV65.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIntrinsics.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIntrinsicsV5.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIntrinsicsV60.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonMapAsm2IntrinV62.gen.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonMapAsm2IntrinV65.gen.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonOperands.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonPatterns.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonPatternsHVX.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonPatternsV65.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonPseudo.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonSchedule.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV5.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV55.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV60.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV62.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV65.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV66.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\Hexagon.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\Hexagon\HexagonGenInstrInfo.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">Building HexagonGenInstrInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-instr-info -I C:/tetsLLVM/llvm/lib/Target/Hexagon -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/Hexagon/Hexagon.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/Hexagon/HexagonGenInstrInfo.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/206acf9daf688b30723aeb009599c9a1/HexagonGenInstrInfo.inc.rule;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\Hexagon\Hexagon.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonCallingConv.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepArch.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepIICHVX.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepIICScalar.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepITypes.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepMapAsm2Intrin.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepMappings.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepOperands.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIICHVX.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIICScalar.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonInstrFormatsV5.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonInstrFormatsV60.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonInstrFormatsV65.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIntrinsics.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIntrinsicsV5.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIntrinsicsV60.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonMapAsm2IntrinV62.gen.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonMapAsm2IntrinV65.gen.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonOperands.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonPatterns.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonPatternsHVX.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonPatternsV65.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonPseudo.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonSchedule.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV5.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV55.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV60.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV62.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV65.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV66.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\Hexagon.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\Hexagon\HexagonGenInstrInfo.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">Building HexagonGenInstrInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-instr-info -I C:/tetsLLVM/llvm/lib/Target/Hexagon -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/Hexagon/Hexagon.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/Hexagon/HexagonGenInstrInfo.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/206acf9daf688b30723aeb009599c9a1/HexagonGenInstrInfo.inc.rule;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\Hexagon\Hexagon.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonCallingConv.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepArch.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepIICHVX.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepIICScalar.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepITypes.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepMapAsm2Intrin.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepMappings.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepOperands.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIICHVX.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIICScalar.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonInstrFormatsV5.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonInstrFormatsV60.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonInstrFormatsV65.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIntrinsics.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIntrinsicsV5.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIntrinsicsV60.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonMapAsm2IntrinV62.gen.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonMapAsm2IntrinV65.gen.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonOperands.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonPatterns.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonPatternsHVX.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonPatternsV65.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonPseudo.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonSchedule.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV5.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV55.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV60.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV62.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV65.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV66.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\Hexagon.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\Hexagon\HexagonGenInstrInfo.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="C:\tetsLLVM\llvm\mybuilddir\CMakeFiles\206acf9daf688b30723aeb009599c9a1\HexagonGenMCCodeEmitter.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">Building HexagonGenMCCodeEmitter.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-emitter -I C:/tetsLLVM/llvm/lib/Target/Hexagon -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/Hexagon/Hexagon.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/Hexagon/HexagonGenMCCodeEmitter.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/206acf9daf688b30723aeb009599c9a1/HexagonGenMCCodeEmitter.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\Hexagon\Hexagon.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonCallingConv.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepArch.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepIICHVX.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepIICScalar.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepITypes.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepMapAsm2Intrin.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepMappings.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepOperands.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIICHVX.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIICScalar.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonInstrFormatsV5.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonInstrFormatsV60.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonInstrFormatsV65.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIntrinsics.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIntrinsicsV5.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIntrinsicsV60.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonMapAsm2IntrinV62.gen.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonMapAsm2IntrinV65.gen.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonOperands.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonPatterns.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonPatternsHVX.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonPatternsV65.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonPseudo.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonSchedule.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV5.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV55.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV60.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV62.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV65.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV66.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\Hexagon.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\Hexagon\HexagonGenMCCodeEmitter.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">Building HexagonGenMCCodeEmitter.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-emitter -I C:/tetsLLVM/llvm/lib/Target/Hexagon -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/Hexagon/Hexagon.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/Hexagon/HexagonGenMCCodeEmitter.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/206acf9daf688b30723aeb009599c9a1/HexagonGenMCCodeEmitter.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\Hexagon\Hexagon.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonCallingConv.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepArch.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepIICHVX.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepIICScalar.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepITypes.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepMapAsm2Intrin.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepMappings.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepOperands.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIICHVX.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIICScalar.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonInstrFormatsV5.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonInstrFormatsV60.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonInstrFormatsV65.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIntrinsics.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIntrinsicsV5.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIntrinsicsV60.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonMapAsm2IntrinV62.gen.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonMapAsm2IntrinV65.gen.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonOperands.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonPatterns.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonPatternsHVX.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonPatternsV65.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonPseudo.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonSchedule.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV5.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV55.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV60.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV62.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV65.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV66.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\Hexagon.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\Hexagon\HexagonGenMCCodeEmitter.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">Building HexagonGenMCCodeEmitter.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-emitter -I C:/tetsLLVM/llvm/lib/Target/Hexagon -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/Hexagon/Hexagon.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/Hexagon/HexagonGenMCCodeEmitter.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/206acf9daf688b30723aeb009599c9a1/HexagonGenMCCodeEmitter.inc.rule;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\Hexagon\Hexagon.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonCallingConv.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepArch.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepIICHVX.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepIICScalar.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepITypes.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepMapAsm2Intrin.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepMappings.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepOperands.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIICHVX.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIICScalar.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonInstrFormatsV5.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonInstrFormatsV60.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonInstrFormatsV65.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIntrinsics.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIntrinsicsV5.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIntrinsicsV60.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonMapAsm2IntrinV62.gen.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonMapAsm2IntrinV65.gen.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonOperands.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonPatterns.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonPatternsHVX.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonPatternsV65.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonPseudo.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonSchedule.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV5.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV55.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV60.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV62.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV65.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV66.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\Hexagon.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\Hexagon\HexagonGenMCCodeEmitter.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">Building HexagonGenMCCodeEmitter.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-emitter -I C:/tetsLLVM/llvm/lib/Target/Hexagon -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/Hexagon/Hexagon.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/Hexagon/HexagonGenMCCodeEmitter.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/206acf9daf688b30723aeb009599c9a1/HexagonGenMCCodeEmitter.inc.rule;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\Hexagon\Hexagon.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonCallingConv.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepArch.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepIICHVX.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepIICScalar.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepITypes.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepMapAsm2Intrin.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepMappings.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepOperands.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIICHVX.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIICScalar.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonInstrFormatsV5.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonInstrFormatsV60.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonInstrFormatsV65.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIntrinsics.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIntrinsicsV5.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIntrinsicsV60.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonMapAsm2IntrinV62.gen.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonMapAsm2IntrinV65.gen.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonOperands.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonPatterns.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonPatternsHVX.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonPatternsV65.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonPseudo.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonSchedule.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV5.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV55.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV60.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV62.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV65.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV66.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\Hexagon.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\Hexagon\HexagonGenMCCodeEmitter.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="C:\tetsLLVM\llvm\mybuilddir\CMakeFiles\206acf9daf688b30723aeb009599c9a1\HexagonGenRegisterInfo.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">Building HexagonGenRegisterInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-register-info -I C:/tetsLLVM/llvm/lib/Target/Hexagon -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/Hexagon/Hexagon.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/Hexagon/HexagonGenRegisterInfo.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/206acf9daf688b30723aeb009599c9a1/HexagonGenRegisterInfo.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\Hexagon\Hexagon.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonCallingConv.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepArch.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepIICHVX.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepIICScalar.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepITypes.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepMapAsm2Intrin.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepMappings.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepOperands.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIICHVX.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIICScalar.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonInstrFormatsV5.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonInstrFormatsV60.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonInstrFormatsV65.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIntrinsics.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIntrinsicsV5.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIntrinsicsV60.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonMapAsm2IntrinV62.gen.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonMapAsm2IntrinV65.gen.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonOperands.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonPatterns.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonPatternsHVX.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonPatternsV65.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonPseudo.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonSchedule.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV5.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV55.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV60.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV62.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV65.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV66.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\Hexagon.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\Hexagon\HexagonGenRegisterInfo.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">Building HexagonGenRegisterInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-register-info -I C:/tetsLLVM/llvm/lib/Target/Hexagon -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/Hexagon/Hexagon.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/Hexagon/HexagonGenRegisterInfo.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/206acf9daf688b30723aeb009599c9a1/HexagonGenRegisterInfo.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\Hexagon\Hexagon.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonCallingConv.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepArch.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepIICHVX.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepIICScalar.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepITypes.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepMapAsm2Intrin.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepMappings.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepOperands.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIICHVX.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIICScalar.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonInstrFormatsV5.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonInstrFormatsV60.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonInstrFormatsV65.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIntrinsics.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIntrinsicsV5.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIntrinsicsV60.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonMapAsm2IntrinV62.gen.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonMapAsm2IntrinV65.gen.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonOperands.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonPatterns.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonPatternsHVX.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonPatternsV65.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonPseudo.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonSchedule.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV5.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV55.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV60.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV62.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV65.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV66.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\Hexagon.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\Hexagon\HexagonGenRegisterInfo.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">Building HexagonGenRegisterInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-register-info -I C:/tetsLLVM/llvm/lib/Target/Hexagon -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/Hexagon/Hexagon.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/Hexagon/HexagonGenRegisterInfo.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/206acf9daf688b30723aeb009599c9a1/HexagonGenRegisterInfo.inc.rule;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\Hexagon\Hexagon.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonCallingConv.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepArch.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepIICHVX.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepIICScalar.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepITypes.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepMapAsm2Intrin.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepMappings.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepOperands.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIICHVX.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIICScalar.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonInstrFormatsV5.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonInstrFormatsV60.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonInstrFormatsV65.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIntrinsics.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIntrinsicsV5.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIntrinsicsV60.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonMapAsm2IntrinV62.gen.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonMapAsm2IntrinV65.gen.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonOperands.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonPatterns.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonPatternsHVX.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonPatternsV65.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonPseudo.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonSchedule.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV5.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV55.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV60.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV62.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV65.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV66.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\Hexagon.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\Hexagon\HexagonGenRegisterInfo.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">Building HexagonGenRegisterInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-register-info -I C:/tetsLLVM/llvm/lib/Target/Hexagon -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/Hexagon/Hexagon.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/Hexagon/HexagonGenRegisterInfo.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/206acf9daf688b30723aeb009599c9a1/HexagonGenRegisterInfo.inc.rule;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\Hexagon\Hexagon.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonCallingConv.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepArch.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepIICHVX.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepIICScalar.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepITypes.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepMapAsm2Intrin.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepMappings.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepOperands.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIICHVX.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIICScalar.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonInstrFormatsV5.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonInstrFormatsV60.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonInstrFormatsV65.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIntrinsics.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIntrinsicsV5.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIntrinsicsV60.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonMapAsm2IntrinV62.gen.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonMapAsm2IntrinV65.gen.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonOperands.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonPatterns.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonPatternsHVX.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonPatternsV65.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonPseudo.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonSchedule.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV5.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV55.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV60.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV62.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV65.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV66.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\Hexagon.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\Hexagon\HexagonGenRegisterInfo.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="C:\tetsLLVM\llvm\mybuilddir\CMakeFiles\206acf9daf688b30723aeb009599c9a1\HexagonGenSubtargetInfo.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">Building HexagonGenSubtargetInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-subtarget -I C:/tetsLLVM/llvm/lib/Target/Hexagon -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/Hexagon/Hexagon.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/Hexagon/HexagonGenSubtargetInfo.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/206acf9daf688b30723aeb009599c9a1/HexagonGenSubtargetInfo.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\Hexagon\Hexagon.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonCallingConv.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepArch.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepIICHVX.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepIICScalar.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepITypes.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepMapAsm2Intrin.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepMappings.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepOperands.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIICHVX.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIICScalar.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonInstrFormatsV5.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonInstrFormatsV60.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonInstrFormatsV65.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIntrinsics.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIntrinsicsV5.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIntrinsicsV60.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonMapAsm2IntrinV62.gen.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonMapAsm2IntrinV65.gen.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonOperands.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonPatterns.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonPatternsHVX.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonPatternsV65.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonPseudo.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonSchedule.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV5.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV55.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV60.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV62.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV65.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV66.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\Hexagon.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\Hexagon\HexagonGenSubtargetInfo.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">Building HexagonGenSubtargetInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-subtarget -I C:/tetsLLVM/llvm/lib/Target/Hexagon -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/Hexagon/Hexagon.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/Hexagon/HexagonGenSubtargetInfo.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/206acf9daf688b30723aeb009599c9a1/HexagonGenSubtargetInfo.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\Hexagon\Hexagon.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonCallingConv.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepArch.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepIICHVX.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepIICScalar.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepITypes.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepMapAsm2Intrin.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepMappings.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepOperands.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIICHVX.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIICScalar.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonInstrFormatsV5.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonInstrFormatsV60.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonInstrFormatsV65.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIntrinsics.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIntrinsicsV5.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIntrinsicsV60.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonMapAsm2IntrinV62.gen.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonMapAsm2IntrinV65.gen.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonOperands.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonPatterns.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonPatternsHVX.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonPatternsV65.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonPseudo.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonSchedule.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV5.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV55.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV60.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV62.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV65.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV66.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\Hexagon.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\Hexagon\HexagonGenSubtargetInfo.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">Building HexagonGenSubtargetInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-subtarget -I C:/tetsLLVM/llvm/lib/Target/Hexagon -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/Hexagon/Hexagon.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/Hexagon/HexagonGenSubtargetInfo.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/206acf9daf688b30723aeb009599c9a1/HexagonGenSubtargetInfo.inc.rule;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\Hexagon\Hexagon.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonCallingConv.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepArch.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepIICHVX.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepIICScalar.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepITypes.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepMapAsm2Intrin.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepMappings.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepOperands.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIICHVX.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIICScalar.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonInstrFormatsV5.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonInstrFormatsV60.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonInstrFormatsV65.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIntrinsics.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIntrinsicsV5.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIntrinsicsV60.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonMapAsm2IntrinV62.gen.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonMapAsm2IntrinV65.gen.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonOperands.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonPatterns.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonPatternsHVX.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonPatternsV65.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonPseudo.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonSchedule.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV5.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV55.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV60.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV62.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV65.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV66.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\Hexagon.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\Hexagon\HexagonGenSubtargetInfo.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">Building HexagonGenSubtargetInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-subtarget -I C:/tetsLLVM/llvm/lib/Target/Hexagon -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/Hexagon/Hexagon.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/Hexagon/HexagonGenSubtargetInfo.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/206acf9daf688b30723aeb009599c9a1/HexagonGenSubtargetInfo.inc.rule;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\Hexagon\Hexagon.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonCallingConv.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepArch.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepIICHVX.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepIICScalar.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepITypes.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepMapAsm2Intrin.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepMappings.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonDepOperands.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIICHVX.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIICScalar.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonInstrFormatsV5.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonInstrFormatsV60.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonInstrFormatsV65.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIntrinsics.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIntrinsicsV5.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonIntrinsicsV60.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonMapAsm2IntrinV62.gen.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonMapAsm2IntrinV65.gen.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonOperands.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonPatterns.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonPatternsHVX.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonPatternsV65.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonPseudo.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonSchedule.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV5.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV55.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV60.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV62.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV65.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\HexagonScheduleV66.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\Hexagon\Hexagon.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\Hexagon\HexagonGenSubtargetInfo.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="C:\tetsLLVM\llvm\mybuilddir\CMakeFiles\5732054c78284f8b435e219e1dbf23f8\HexagonCommonTableGen.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'"></Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">setlocal
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/5732054c78284f8b435e219e1dbf23f8/HexagonCommonTableGen.rule;C:\tetsLLVM\llvm\mybuilddir\lib\Target\Hexagon\HexagonGenAsmMatcher.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\Hexagon\HexagonGenAsmWriter.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\Hexagon\HexagonGenCallingConv.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\Hexagon\HexagonGenDAGISel.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\Hexagon\HexagonGenDFAPacketizer.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\Hexagon\HexagonGenDisassemblerTables.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\Hexagon\HexagonGenInstrInfo.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\Hexagon\HexagonGenMCCodeEmitter.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\Hexagon\HexagonGenRegisterInfo.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\Hexagon\HexagonGenSubtargetInfo.inc;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\Hexagon\CMakeFiles\HexagonCommonTableGen</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|Win32'"></Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">setlocal
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/5732054c78284f8b435e219e1dbf23f8/HexagonCommonTableGen.rule;C:\tetsLLVM\llvm\mybuilddir\lib\Target\Hexagon\HexagonGenAsmMatcher.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\Hexagon\HexagonGenAsmWriter.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\Hexagon\HexagonGenCallingConv.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\Hexagon\HexagonGenDAGISel.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\Hexagon\HexagonGenDFAPacketizer.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\Hexagon\HexagonGenDisassemblerTables.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\Hexagon\HexagonGenInstrInfo.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\Hexagon\HexagonGenMCCodeEmitter.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\Hexagon\HexagonGenRegisterInfo.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\Hexagon\HexagonGenSubtargetInfo.inc;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\Hexagon\CMakeFiles\HexagonCommonTableGen</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'"></Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">setlocal
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/5732054c78284f8b435e219e1dbf23f8/HexagonCommonTableGen.rule;C:\tetsLLVM\llvm\mybuilddir\lib\Target\Hexagon\HexagonGenAsmMatcher.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\Hexagon\HexagonGenAsmWriter.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\Hexagon\HexagonGenCallingConv.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\Hexagon\HexagonGenDAGISel.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\Hexagon\HexagonGenDFAPacketizer.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\Hexagon\HexagonGenDisassemblerTables.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\Hexagon\HexagonGenInstrInfo.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\Hexagon\HexagonGenMCCodeEmitter.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\Hexagon\HexagonGenRegisterInfo.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\Hexagon\HexagonGenSubtargetInfo.inc;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\Hexagon\CMakeFiles\HexagonCommonTableGen</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'"></Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">setlocal
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/5732054c78284f8b435e219e1dbf23f8/HexagonCommonTableGen.rule;C:\tetsLLVM\llvm\mybuilddir\lib\Target\Hexagon\HexagonGenAsmMatcher.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\Hexagon\HexagonGenAsmWriter.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\Hexagon\HexagonGenCallingConv.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\Hexagon\HexagonGenDAGISel.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\Hexagon\HexagonGenDFAPacketizer.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\Hexagon\HexagonGenDisassemblerTables.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\Hexagon\HexagonGenInstrInfo.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\Hexagon\HexagonGenMCCodeEmitter.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\Hexagon\HexagonGenRegisterInfo.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\Hexagon\HexagonGenSubtargetInfo.inc;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\Hexagon\CMakeFiles\HexagonCommonTableGen</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="C:\tetsLLVM\llvm\lib\Target\Hexagon\CMakeLists.txt">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">Building Custom Rule C:/tetsLLVM/llvm/lib/Target/Hexagon/CMakeLists.txt</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">setlocal
"C:\Program Files\CMake\bin\cmake.exe" -SC:/tetsLLVM/llvm -BC:/tetsLLVM/llvm/mybuilddir --check-stamp-file C:/tetsLLVM/llvm/mybuilddir/lib/Target/Hexagon/CMakeFiles/generate.stamp
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:/tetsLLVM/llvm/lib/Target/Hexagon/CMakeLists.txt;C:\tetsLLVM\llvm\lib\Target\Hexagon\CMakeLists.txt;C:\tetsLLVM\llvm\lib\Target\Hexagon\CMakeLists.txt;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\Hexagon\CMakeFiles\generate.stamp</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">Building Custom Rule C:/tetsLLVM/llvm/lib/Target/Hexagon/CMakeLists.txt</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">setlocal
"C:\Program Files\CMake\bin\cmake.exe" -SC:/tetsLLVM/llvm -BC:/tetsLLVM/llvm/mybuilddir --check-stamp-file C:/tetsLLVM/llvm/mybuilddir/lib/Target/Hexagon/CMakeFiles/generate.stamp
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:/tetsLLVM/llvm/lib/Target/Hexagon/CMakeLists.txt;C:\tetsLLVM\llvm\lib\Target\Hexagon\CMakeLists.txt;C:\tetsLLVM\llvm\lib\Target\Hexagon\CMakeLists.txt;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\Hexagon\CMakeFiles\generate.stamp</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">Building Custom Rule C:/tetsLLVM/llvm/lib/Target/Hexagon/CMakeLists.txt</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">setlocal
"C:\Program Files\CMake\bin\cmake.exe" -SC:/tetsLLVM/llvm -BC:/tetsLLVM/llvm/mybuilddir --check-stamp-file C:/tetsLLVM/llvm/mybuilddir/lib/Target/Hexagon/CMakeFiles/generate.stamp
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:/tetsLLVM/llvm/lib/Target/Hexagon/CMakeLists.txt;C:\tetsLLVM\llvm\lib\Target\Hexagon\CMakeLists.txt;C:\tetsLLVM\llvm\lib\Target\Hexagon\CMakeLists.txt;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\Hexagon\CMakeFiles\generate.stamp</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">Building Custom Rule C:/tetsLLVM/llvm/lib/Target/Hexagon/CMakeLists.txt</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">setlocal
"C:\Program Files\CMake\bin\cmake.exe" -SC:/tetsLLVM/llvm -BC:/tetsLLVM/llvm/mybuilddir --check-stamp-file C:/tetsLLVM/llvm/mybuilddir/lib/Target/Hexagon/CMakeFiles/generate.stamp
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:/tetsLLVM/llvm/lib/Target/Hexagon/CMakeLists.txt;C:\tetsLLVM\llvm\lib\Target\Hexagon\CMakeLists.txt;C:\tetsLLVM\llvm\lib\Target\Hexagon\CMakeLists.txt;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\Hexagon\CMakeFiles\generate.stamp</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <None Include="C:\tetsLLVM\llvm\mybuilddir\lib\Target\Hexagon\CMakeFiles\HexagonCommonTableGen" />
  </ItemGroup>
  <ItemGroup>
    <ProjectReference Include="C:\tetsLLVM\llvm\mybuilddir\ZERO_CHECK.vcxproj">
      <Project>{984D425B-D0AF-3E68-8EE1-923FA53F079C}</Project>
      <Name>ZERO_CHECK</Name>
      <ReferenceOutputAssembly>false</ReferenceOutputAssembly>
      <CopyToOutputDirectory>Never</CopyToOutputDirectory>
    </ProjectReference>
    <ProjectReference Include="C:\tetsLLVM\llvm\mybuilddir\include\llvm\IR\intrinsics_gen.vcxproj">
      <Project>{DEBC1075-77E6-380E-B4D3-CE7CB5106A0A}</Project>
      <Name>intrinsics_gen</Name>
      <ReferenceOutputAssembly>false</ReferenceOutputAssembly>
      <CopyToOutputDirectory>Never</CopyToOutputDirectory>
    </ProjectReference>
    <ProjectReference Include="C:\tetsLLVM\llvm\mybuilddir\utils\TableGen\llvm-tblgen.vcxproj">
      <Project>{AFE15AEC-F81C-3CA6-8DE9-D7AFED73AEB9}</Project>
      <Name>llvm-tblgen</Name>
      <ReferenceOutputAssembly>false</ReferenceOutputAssembly>
      <CopyToOutputDirectory>Never</CopyToOutputDirectory>
    </ProjectReference>
  </ItemGroup>
  <Import Project="$(VCTargetsPath)\Microsoft.Cpp.targets" />
  <ImportGroup Label="ExtensionTargets">
  </ImportGroup>
</Project>