# DODC-6-ALU-Testbench--Verilog-

University: ETH ZÃ¼rich  
Course: Design Of Digital Circuits 2018 (252-0028-00L)  
Assignment: 6  
Hardware: Basys 3 Artix-7 FPGA Trainer Board  
  
Implementing a test bench for the ALU we created in lab 5. Furthermore, we are using this test bench to debug a given ALU. Please read the project documentation in the repository to see what this project is about in detail.
