
typedef unsigned long size_t;
typedef long intptr_t; typedef unsigned long uintptr_t;
typedef long scalar_t__;

typedef int bool;






typedef int u32 ;
struct ath_hw {int dummy; } ;


 scalar_t__ AR_PHY_AIC_SRAM_ADDR_B0 ;
 scalar_t__ AR_PHY_AIC_SRAM_DATA_B0 ;
 scalar_t__ AR_PHY_BT_COEX_4 ;
 scalar_t__ AR_PHY_BT_COEX_5 ;
 int ATH_AIC_SRAM_AUTO_INCREMENT ;
 int ATH_AIC_SRAM_GAIN_TABLE_OFFSET ;
 int REG_WRITE (struct ath_hw*,scalar_t__,int) ;

__attribute__((used)) static void ar9003_aic_gain_table(struct ath_hw *ah)
{
 u32 aic_atten_word[19], i;


 REG_WRITE(ah, AR_PHY_BT_COEX_4, 0x2c200a00);
 REG_WRITE(ah, AR_PHY_BT_COEX_5, 0x5c4e4438);


 aic_atten_word[0] = (0x1 & 0xf) << 14 | (0x1f & 0x1f) << 9 | (0x0 & 0xf) << 5 |
  (0x1f & 0x1f);
 aic_atten_word[1] = (0x3 & 0xf) << 14 | (0x1f & 0x1f) << 9 | (0x2 & 0xf) << 5 |
  (0x1f & 0x1f);
 aic_atten_word[2] = (0x5 & 0xf) << 14 | (0x1f & 0x1f) << 9 | (0x4 & 0xf) << 5 |
  (0x1f & 0x1f);
 aic_atten_word[3] = (0x1 & 0xf) << 14 | (0x1e & 0x1f) << 9 | (0x0 & 0xf) << 5 |
  (0x1e & 0x1f);
 aic_atten_word[4] = (0x3 & 0xf) << 14 | (0x1e & 0x1f) << 9 | (0x2 & 0xf) << 5 |
  (0x1e & 0x1f);
 aic_atten_word[5] = (0x5 & 0xf) << 14 | (0x1e & 0x1f) << 9 | (0x4 & 0xf) << 5 |
  (0x1e & 0x1f);
 aic_atten_word[6] = (0x1 & 0xf) << 14 | (0xf & 0x1f) << 9 | (0x0 & 0xf) << 5 |
  (0xf & 0x1f);
 aic_atten_word[7] = (0x3 & 0xf) << 14 | (0xf & 0x1f) << 9 | (0x2 & 0xf) << 5 |
  (0xf & 0x1f);
 aic_atten_word[8] = (0x5 & 0xf) << 14 | (0xf & 0x1f) << 9 | (0x4 & 0xf) << 5 |
  (0xf & 0x1f);
 aic_atten_word[9] = (0x1 & 0xf) << 14 | (0x7 & 0x1f) << 9 | (0x0 & 0xf) << 5 |
  (0x7 & 0x1f);
 aic_atten_word[10] = (0x3 & 0xf) << 14 | (0x7 & 0x1f) << 9 | (0x2 & 0xf) << 5 |
  (0x7 & 0x1f);
 aic_atten_word[11] = (0x5 & 0xf) << 14 | (0x7 & 0x1f) << 9 | (0x4 & 0xf) << 5 |
  (0x7 & 0x1f);
 aic_atten_word[12] = (0x7 & 0xf) << 14 | (0x7 & 0x1f) << 9 | (0x6 & 0xf) << 5 |
  (0x7 & 0x1f);
 aic_atten_word[13] = (0x3 & 0xf) << 14 | (0x3 & 0x1f) << 9 | (0x2 & 0xf) << 5 |
  (0x3 & 0x1f);
 aic_atten_word[14] = (0x5 & 0xf) << 14 | (0x3 & 0x1f) << 9 | (0x4 & 0xf) << 5 |
  (0x3 & 0x1f);
 aic_atten_word[15] = (0x1 & 0xf) << 14 | (0x1 & 0x1f) << 9 | (0x0 & 0xf) << 5 |
  (0x1 & 0x1f);
 aic_atten_word[16] = (0x3 & 0xf) << 14 | (0x1 & 0x1f) << 9 | (0x2 & 0xf) << 5 |
  (0x1 & 0x1f);
 aic_atten_word[17] = (0x5 & 0xf) << 14 | (0x1 & 0x1f) << 9 | (0x4 & 0xf) << 5 |
  (0x1 & 0x1f);
 aic_atten_word[18] = (0x7 & 0xf) << 14 | (0x1 & 0x1f) << 9 | (0x6 & 0xf) << 5 |
  (0x1 & 0x1f);


 REG_WRITE(ah, (AR_PHY_AIC_SRAM_ADDR_B0 + 0x3000),
    (ATH_AIC_SRAM_AUTO_INCREMENT |
     ATH_AIC_SRAM_GAIN_TABLE_OFFSET));

 for (i = 0; i < 19; i++) {
  REG_WRITE(ah, (AR_PHY_AIC_SRAM_DATA_B0 + 0x3000),
     aic_atten_word[i]);
 }
}
