module alu (
    input  [7:0] a,
    input  [7:0] b,
    input  [2:0] op,
    output reg [7:0] result
);

always @(*) begin
    case(op)
        3'b000: result = a + b;      // Addition
        3'b001: result = a - b;      // Subtraction
        3'b010: result = a & b;      // AND
        3'b011: result = a | b;      // OR
        3'b100: result = a ^ b;      // XOR
        3'b101: result = ~a;         // NOT
        3'b110: result = a << 1;     // Left Shift
        3'b111: result = a >> 1;     // Right Shift
        default: result = 8'b0;
    endcase
end

endmodule