[2025-09-17 13:27:03] START suite=qualcomm_srv trace=srv761_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv761_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000003 cycles: 2577872 heartbeat IPC: 3.879 cumulative IPC: 3.879 (Simulation time: 00 hr 00 min 40 sec)
Warmup finished CPU 0 instructions: 20000001 cycles: 4999920 cumulative IPC: 4 (Simulation time: 00 hr 01 min 18 sec)
Warmup complete CPU 0 instructions: 20000001 cycles: 4999920 cumulative IPC: 4 (Simulation time: 00 hr 01 min 18 sec)
Heartbeat CPU 0 instructions: 20000006 cycles: 4999921 heartbeat IPC: 4.129 cumulative IPC: 5 (Simulation time: 00 hr 01 min 18 sec)
Heartbeat CPU 0 instructions: 30000006 cycles: 13225378 heartbeat IPC: 1.216 cumulative IPC: 1.216 (Simulation time: 00 hr 02 min 24 sec)
Heartbeat CPU 0 instructions: 40000009 cycles: 21404968 heartbeat IPC: 1.223 cumulative IPC: 1.219 (Simulation time: 00 hr 03 min 25 sec)
Heartbeat CPU 0 instructions: 50000012 cycles: 29599571 heartbeat IPC: 1.22 cumulative IPC: 1.22 (Simulation time: 00 hr 04 min 31 sec)
Heartbeat CPU 0 instructions: 60000013 cycles: 37861371 heartbeat IPC: 1.21 cumulative IPC: 1.217 (Simulation time: 00 hr 05 min 43 sec)
Heartbeat CPU 0 instructions: 70000015 cycles: 46116528 heartbeat IPC: 1.211 cumulative IPC: 1.216 (Simulation time: 00 hr 06 min 49 sec)
Heartbeat CPU 0 instructions: 80000018 cycles: 54457968 heartbeat IPC: 1.199 cumulative IPC: 1.213 (Simulation time: 00 hr 07 min 50 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv761_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000021 cycles: 62792516 heartbeat IPC: 1.2 cumulative IPC: 1.211 (Simulation time: 00 hr 08 min 52 sec)
Heartbeat CPU 0 instructions: 100000021 cycles: 71164688 heartbeat IPC: 1.194 cumulative IPC: 1.209 (Simulation time: 00 hr 09 min 59 sec)
Heartbeat CPU 0 instructions: 110000025 cycles: 79529028 heartbeat IPC: 1.196 cumulative IPC: 1.208 (Simulation time: 00 hr 11 min 10 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 82890528 cumulative IPC: 1.206 (Simulation time: 00 hr 12 min 18 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 82890528 cumulative IPC: 1.206 (Simulation time: 00 hr 12 min 18 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv761_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.206 instructions: 100000002 cycles: 82890528
CPU 0 Branch Prediction Accuracy: 92.63% MPKI: 13.09 Average ROB Occupancy at Mispredict: 30.47
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.08551
BRANCH_INDIRECT: 0.3703
BRANCH_CONDITIONAL: 11.26
BRANCH_DIRECT_CALL: 0.4207
BRANCH_INDIRECT_CALL: 0.5452
BRANCH_RETURN: 0.4056


====Backend Stall Breakdown====
ROB_STALL: 38756
LQ_STALL: 0
SQ_STALL: 59850


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 66
REPLAY_LOAD: 17
NON_REPLAY_LOAD: 11.45188

== Total ==
ADDR_TRANS: 66
REPLAY_LOAD: 17
NON_REPLAY_LOAD: 38673

== Counts ==
ADDR_TRANS: 1
REPLAY_LOAD: 1
NON_REPLAY_LOAD: 3377

cpu0->cpu0_STLB TOTAL        ACCESS:    2120359 HIT:    2119658 MISS:        701 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2120359 HIT:    2119658 MISS:        701 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 111.2 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9463922 HIT:    8718597 MISS:     745325 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7740627 HIT:    7067190 MISS:     673437 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     577716 HIT:     523614 MISS:      54102 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1144331 HIT:    1127205 MISS:      17126 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       1248 HIT:        588 MISS:        660 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 30.77 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15860154 HIT:    7739725 MISS:    8120429 MSHR_MERGE:    2013280
cpu0->cpu0_L1I LOAD         ACCESS:   15860154 HIT:    7739725 MISS:    8120429 MSHR_MERGE:    2013280
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 13.57 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30589986 HIT:   26696757 MISS:    3893229 MSHR_MERGE:    1680781
cpu0->cpu0_L1D LOAD         ACCESS:   16722478 HIT:   14599061 MISS:    2123417 MSHR_MERGE:     489936
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13866098 HIT:   12097564 MISS:    1768534 MSHR_MERGE:    1190815
cpu0->cpu0_L1D TRANSLATION  ACCESS:       1410 HIT:        132 MISS:       1278 MSHR_MERGE:         30
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 16.1 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   13011745 HIT:   10722939 MISS:    2288806 MSHR_MERGE:    1156695
cpu0->cpu0_ITLB LOAD         ACCESS:   13011745 HIT:   10722939 MISS:    2288806 MSHR_MERGE:    1156695
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.014 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   29106028 HIT:   27792349 MISS:    1313679 MSHR_MERGE:     325431
cpu0->cpu0_DTLB LOAD         ACCESS:   29106028 HIT:   27792349 MISS:    1313679 MSHR_MERGE:     325431
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.081 cycles
cpu0->LLC TOTAL        ACCESS:     842016 HIT:     832505 MISS:       9511 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     673437 HIT:     664152 MISS:       9285 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      54102 HIT:      54100 MISS:          2 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     113817 HIT:     113811 MISS:          6 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:        660 HIT:        442 MISS:        218 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 116.3 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:         19
  ROW_BUFFER_MISS:       9486
  AVG DBUS CONGESTED CYCLE: 2.992
Channel 0 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:          5
  FULL:          0
Channel 0 REFRESHES ISSUED:       6908

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       543470       510292        81094          680
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            6           69           47           23
  STLB miss resolved @ L2C                0           61          336          253           41
  STLB miss resolved @ LLC                0           16          194          243           38
  STLB miss resolved @ MEM                0            0           97          113          106

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             204939        44833      1556783       122975           12
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            6            3            0
  STLB miss resolved @ L2C                0            0            0            0            0
  STLB miss resolved @ LLC                0            9           14           29            0
  STLB miss resolved @ MEM                0            0            1            9            6
[2025-09-17 13:39:22] END   suite=qualcomm_srv trace=srv761_ap (rc=0)
