   1              	 .cpu cortex-m3
   2              	 .eabi_attribute 20,1
   3              	 .eabi_attribute 21,1
   4              	 .eabi_attribute 23,3
   5              	 .eabi_attribute 24,1
   6              	 .eabi_attribute 25,1
   7              	 .eabi_attribute 26,1
   8              	 .eabi_attribute 30,6
   9              	 .eabi_attribute 34,1
  10              	 .eabi_attribute 18,4
  11              	 .file "pio.c"
  12              	 .text
  13              	.Ltext0:
  14              	 .cfi_sections .debug_frame
  15              	 .section .bss.cpu_irq_critical_section_counter,"aw",%nobits
  16              	 .align 2
  19              	cpu_irq_critical_section_counter:
  20 0000 00000000 	 .space 4
  21              	 .section .bss.cpu_irq_prev_interrupt_state,"aw",%nobits
  24              	cpu_irq_prev_interrupt_state:
  25 0000 00       	 .space 1
  26              	 .section .text.pio_pull_up,"ax",%progbits
  27              	 .align 1
  28              	 .global pio_pull_up
  29              	 .arch armv7-m
  30              	 .syntax unified
  31              	 .thumb
  32              	 .thumb_func
  33              	 .fpu softvfp
  35              	pio_pull_up:
  36              	.LFB69:
  37              	 .file 1 ".././hal/sam3u1c/pio.c"
   1:.././hal/sam3u1c/pio.c **** /**
   2:.././hal/sam3u1c/pio.c ****  * \file
   3:.././hal/sam3u1c/pio.c ****  *
   4:.././hal/sam3u1c/pio.c ****  * \brief Parallel Input/Output (PIO) Controller driver for SAM.
   5:.././hal/sam3u1c/pio.c ****  *
   6:.././hal/sam3u1c/pio.c ****  * Copyright (c) 2011 - 2014 Atmel Corporation. All rights reserved.
   7:.././hal/sam3u1c/pio.c ****  *
   8:.././hal/sam3u1c/pio.c ****  * \asf_license_start
   9:.././hal/sam3u1c/pio.c ****  *
  10:.././hal/sam3u1c/pio.c ****  * \page License
  11:.././hal/sam3u1c/pio.c ****  *
  12:.././hal/sam3u1c/pio.c ****  * Redistribution and use in source and binary forms, with or without
  13:.././hal/sam3u1c/pio.c ****  * modification, are permitted provided that the following conditions are met:
  14:.././hal/sam3u1c/pio.c ****  *
  15:.././hal/sam3u1c/pio.c ****  * 1. Redistributions of source code must retain the above copyright notice,
  16:.././hal/sam3u1c/pio.c ****  *    this list of conditions and the following disclaimer.
  17:.././hal/sam3u1c/pio.c ****  *
  18:.././hal/sam3u1c/pio.c ****  * 2. Redistributions in binary form must reproduce the above copyright notice,
  19:.././hal/sam3u1c/pio.c ****  *    this list of conditions and the following disclaimer in the documentation
  20:.././hal/sam3u1c/pio.c ****  *    and/or other materials provided with the distribution.
  21:.././hal/sam3u1c/pio.c ****  *
  22:.././hal/sam3u1c/pio.c ****  * 3. The name of Atmel may not be used to endorse or promote products derived
  23:.././hal/sam3u1c/pio.c ****  *    from this software without specific prior written permission.
  24:.././hal/sam3u1c/pio.c ****  *
  25:.././hal/sam3u1c/pio.c ****  * 4. This software may only be redistributed and used in connection with an
  26:.././hal/sam3u1c/pio.c ****  *    Atmel microcontroller product.
  27:.././hal/sam3u1c/pio.c ****  *
  28:.././hal/sam3u1c/pio.c ****  * THIS SOFTWARE IS PROVIDED BY ATMEL "AS IS" AND ANY EXPRESS OR IMPLIED
  29:.././hal/sam3u1c/pio.c ****  * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
  30:.././hal/sam3u1c/pio.c ****  * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE
  31:.././hal/sam3u1c/pio.c ****  * EXPRESSLY AND SPECIFICALLY DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR
  32:.././hal/sam3u1c/pio.c ****  * ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  33:.././hal/sam3u1c/pio.c ****  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
  34:.././hal/sam3u1c/pio.c ****  * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
  35:.././hal/sam3u1c/pio.c ****  * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,
  36:.././hal/sam3u1c/pio.c ****  * STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN
  37:.././hal/sam3u1c/pio.c ****  * ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  38:.././hal/sam3u1c/pio.c ****  * POSSIBILITY OF SUCH DAMAGE.
  39:.././hal/sam3u1c/pio.c ****  *
  40:.././hal/sam3u1c/pio.c ****  * \asf_license_stop
  41:.././hal/sam3u1c/pio.c ****  *
  42:.././hal/sam3u1c/pio.c ****  */
  43:.././hal/sam3u1c/pio.c **** 
  44:.././hal/sam3u1c/pio.c **** #include "pio.h"
  45:.././hal/sam3u1c/pio.c **** 
  46:.././hal/sam3u1c/pio.c **** #ifndef PIO_WPMR_WPKEY_PASSWD
  47:.././hal/sam3u1c/pio.c **** #  define PIO_WPMR_WPKEY_PASSWD PIO_WPMR_WPKEY(0x50494Fu)
  48:.././hal/sam3u1c/pio.c **** #endif
  49:.././hal/sam3u1c/pio.c **** 
  50:.././hal/sam3u1c/pio.c **** /**
  51:.././hal/sam3u1c/pio.c ****  * \defgroup sam_drivers_pio_group Peripheral Parallel Input/Output (PIO) Controller
  52:.././hal/sam3u1c/pio.c ****  *
  53:.././hal/sam3u1c/pio.c ****  * \par Purpose
  54:.././hal/sam3u1c/pio.c ****  *
  55:.././hal/sam3u1c/pio.c ****  * The Parallel Input/Output Controller (PIO) manages up to 32 fully
  56:.././hal/sam3u1c/pio.c ****  * programmable input/output lines. Each I/O line may be dedicated as a
  57:.././hal/sam3u1c/pio.c ****  * general-purpose I/O or be assigned to a function of an embedded peripheral.
  58:.././hal/sam3u1c/pio.c ****  * This assures effective optimization of the pins of a product.
  59:.././hal/sam3u1c/pio.c ****  *
  60:.././hal/sam3u1c/pio.c ****  * @{
  61:.././hal/sam3u1c/pio.c ****  */
  62:.././hal/sam3u1c/pio.c **** 
  63:.././hal/sam3u1c/pio.c **** #ifndef FREQ_SLOW_CLOCK_EXT
  64:.././hal/sam3u1c/pio.c **** /* External slow clock frequency (hz) */
  65:.././hal/sam3u1c/pio.c **** #define FREQ_SLOW_CLOCK_EXT 32768
  66:.././hal/sam3u1c/pio.c **** #endif
  67:.././hal/sam3u1c/pio.c **** 
  68:.././hal/sam3u1c/pio.c **** /**
  69:.././hal/sam3u1c/pio.c ****  * \brief Configure PIO internal pull-up.
  70:.././hal/sam3u1c/pio.c ****  *
  71:.././hal/sam3u1c/pio.c ****  * \param p_pio Pointer to a PIO instance.
  72:.././hal/sam3u1c/pio.c ****  * \param ul_mask Bitmask of one or more pin(s) to configure.
  73:.././hal/sam3u1c/pio.c ****  * \param ul_pull_up_enable Indicates if the pin(s) internal pull-up shall be
  74:.././hal/sam3u1c/pio.c ****  * configured.
  75:.././hal/sam3u1c/pio.c ****  */
  76:.././hal/sam3u1c/pio.c **** void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
  77:.././hal/sam3u1c/pio.c **** 		const uint32_t ul_pull_up_enable)
  78:.././hal/sam3u1c/pio.c **** {
  38              	 .loc 1 78 1
  39              	 .cfi_startproc
  40              	 
  41              	 
  42              	 
  43 0000 80B4     	 push {r7}
  44              	.LCFI0:
  45              	 .cfi_def_cfa_offset 4
  46              	 .cfi_offset 7,-4
  47 0002 85B0     	 sub sp,sp,#20
  48              	.LCFI1:
  49              	 .cfi_def_cfa_offset 24
  50 0004 00AF     	 add r7,sp,#0
  51              	.LCFI2:
  52              	 .cfi_def_cfa_register 7
  53 0006 F860     	 str r0,[r7,#12]
  54 0008 B960     	 str r1,[r7,#8]
  55 000a 7A60     	 str r2,[r7,#4]
  79:.././hal/sam3u1c/pio.c **** 	/* Enable the pull-up(s) if necessary */
  80:.././hal/sam3u1c/pio.c **** 	if (ul_pull_up_enable) {
  56              	 .loc 1 80 5
  57 000c 7B68     	 ldr r3,[r7,#4]
  58 000e 002B     	 cmp r3,#0
  59 0010 03D0     	 beq .L2
  81:.././hal/sam3u1c/pio.c **** 		p_pio->PIO_PUER = ul_mask;
  60              	 .loc 1 81 19
  61 0012 FB68     	 ldr r3,[r7,#12]
  62 0014 BA68     	 ldr r2,[r7,#8]
  63 0016 5A66     	 str r2,[r3,#100]
  82:.././hal/sam3u1c/pio.c **** 	} else {
  83:.././hal/sam3u1c/pio.c **** 		p_pio->PIO_PUDR = ul_mask;
  84:.././hal/sam3u1c/pio.c **** 	}
  85:.././hal/sam3u1c/pio.c **** }
  64              	 .loc 1 85 1
  65 0018 02E0     	 b .L4
  66              	.L2:
  83:.././hal/sam3u1c/pio.c **** 	}
  67              	 .loc 1 83 19
  68 001a FB68     	 ldr r3,[r7,#12]
  69 001c BA68     	 ldr r2,[r7,#8]
  70 001e 1A66     	 str r2,[r3,#96]
  71              	.L4:
  72              	 .loc 1 85 1
  73 0020 00BF     	 nop
  74 0022 1437     	 adds r7,r7,#20
  75              	.LCFI3:
  76              	 .cfi_def_cfa_offset 4
  77 0024 BD46     	 mov sp,r7
  78              	.LCFI4:
  79              	 .cfi_def_cfa_register 13
  80              	 
  81 0026 80BC     	 pop {r7}
  82              	.LCFI5:
  83              	 .cfi_restore 7
  84              	 .cfi_def_cfa_offset 0
  85 0028 7047     	 bx lr
  86              	 .cfi_endproc
  87              	.LFE69:
  89              	 .section .text.pio_set_debounce_filter,"ax",%progbits
  90              	 .align 1
  91              	 .global pio_set_debounce_filter
  92              	 .syntax unified
  93              	 .thumb
  94              	 .thumb_func
  95              	 .fpu softvfp
  97              	pio_set_debounce_filter:
  98              	.LFB70:
  86:.././hal/sam3u1c/pio.c **** 
  87:.././hal/sam3u1c/pio.c **** /**
  88:.././hal/sam3u1c/pio.c ****  * \brief Configure Glitch or Debouncing filter for the specified input(s).
  89:.././hal/sam3u1c/pio.c ****  *
  90:.././hal/sam3u1c/pio.c ****  * \param p_pio Pointer to a PIO instance.
  91:.././hal/sam3u1c/pio.c ****  * \param ul_mask Bitmask of one or more pin(s) to configure.
  92:.././hal/sam3u1c/pio.c ****  * \param ul_cut_off Cuts off frequency for debouncing filter.
  93:.././hal/sam3u1c/pio.c ****  */
  94:.././hal/sam3u1c/pio.c **** void pio_set_debounce_filter(Pio *p_pio, const uint32_t ul_mask,
  95:.././hal/sam3u1c/pio.c **** 		const uint32_t ul_cut_off)
  96:.././hal/sam3u1c/pio.c **** {
  99              	 .loc 1 96 1
 100              	 .cfi_startproc
 101              	 
 102              	 
 103              	 
 104 0000 80B4     	 push {r7}
 105              	.LCFI6:
 106              	 .cfi_def_cfa_offset 4
 107              	 .cfi_offset 7,-4
 108 0002 85B0     	 sub sp,sp,#20
 109              	.LCFI7:
 110              	 .cfi_def_cfa_offset 24
 111 0004 00AF     	 add r7,sp,#0
 112              	.LCFI8:
 113              	 .cfi_def_cfa_register 7
 114 0006 F860     	 str r0,[r7,#12]
 115 0008 B960     	 str r1,[r7,#8]
 116 000a 7A60     	 str r2,[r7,#4]
  97:.././hal/sam3u1c/pio.c **** #if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM)
  98:.././hal/sam3u1c/pio.c **** 	/* Set Debouncing, 0 bit field no effect */
  99:.././hal/sam3u1c/pio.c **** 	p_pio->PIO_IFSCER = ul_mask;
 100:.././hal/sam3u1c/pio.c **** #elif (SAM3XA || SAM3U)
 101:.././hal/sam3u1c/pio.c **** 	/* Set Debouncing, 0 bit field no effect */
 102:.././hal/sam3u1c/pio.c **** 	p_pio->PIO_DIFSR = ul_mask;
 117              	 .loc 1 102 19
 118 000c FB68     	 ldr r3,[r7,#12]
 119 000e BA68     	 ldr r2,[r7,#8]
 120 0010 C3F88420 	 str r2,[r3,#132]
 103:.././hal/sam3u1c/pio.c **** #else
 104:.././hal/sam3u1c/pio.c **** #error "Unsupported device"
 105:.././hal/sam3u1c/pio.c **** #endif
 106:.././hal/sam3u1c/pio.c **** 
 107:.././hal/sam3u1c/pio.c **** 	/*
 108:.././hal/sam3u1c/pio.c **** 	 * The debouncing filter can filter a pulse of less than 1/2 Period of a
 109:.././hal/sam3u1c/pio.c **** 	 * programmable Divided Slow Clock:
 110:.././hal/sam3u1c/pio.c **** 	 * Tdiv_slclk = ((DIV+1)*2).Tslow_clock
 111:.././hal/sam3u1c/pio.c **** 	 */
 112:.././hal/sam3u1c/pio.c **** 	p_pio->PIO_SCDR = PIO_SCDR_DIV((FREQ_SLOW_CLOCK_EXT /
 121              	 .loc 1 112 20
 122 0014 7B68     	 ldr r3,[r7,#4]
 123 0016 5B00     	 lsls r3,r3,#1
 124 0018 4FF40042 	 mov r2,#32768
 125 001c B2FBF3F3 	 udiv r3,r2,r3
 126 0020 013B     	 subs r3,r3,#1
 127 0022 C3F30D02 	 ubfx r2,r3,#0,#14
 128              	 .loc 1 112 18
 129 0026 FB68     	 ldr r3,[r7,#12]
 130 0028 C3F88C20 	 str r2,[r3,#140]
 113:.././hal/sam3u1c/pio.c **** 			(2 * (ul_cut_off))) - 1);
 114:.././hal/sam3u1c/pio.c **** }
 131              	 .loc 1 114 1
 132 002c 00BF     	 nop
 133 002e 1437     	 adds r7,r7,#20
 134              	.LCFI9:
 135              	 .cfi_def_cfa_offset 4
 136 0030 BD46     	 mov sp,r7
 137              	.LCFI10:
 138              	 .cfi_def_cfa_register 13
 139              	 
 140 0032 80BC     	 pop {r7}
 141              	.LCFI11:
 142              	 .cfi_restore 7
 143              	 .cfi_def_cfa_offset 0
 144 0034 7047     	 bx lr
 145              	 .cfi_endproc
 146              	.LFE70:
 148              	 .section .text.pio_set,"ax",%progbits
 149              	 .align 1
 150              	 .global pio_set
 151              	 .syntax unified
 152              	 .thumb
 153              	 .thumb_func
 154              	 .fpu softvfp
 156              	pio_set:
 157              	.LFB71:
 115:.././hal/sam3u1c/pio.c **** 
 116:.././hal/sam3u1c/pio.c **** /**
 117:.././hal/sam3u1c/pio.c ****  * \brief Set a high output level on all the PIOs defined in ul_mask.
 118:.././hal/sam3u1c/pio.c ****  * This has no immediate effects on PIOs that are not output, but the PIO
 119:.././hal/sam3u1c/pio.c ****  * controller will save the value if they are changed to outputs.
 120:.././hal/sam3u1c/pio.c ****  *
 121:.././hal/sam3u1c/pio.c ****  * \param p_pio Pointer to a PIO instance.
 122:.././hal/sam3u1c/pio.c ****  * \param ul_mask Bitmask of one or more pin(s) to configure.
 123:.././hal/sam3u1c/pio.c ****  */
 124:.././hal/sam3u1c/pio.c **** void pio_set(Pio *p_pio, const uint32_t ul_mask)
 125:.././hal/sam3u1c/pio.c **** {
 158              	 .loc 1 125 1
 159              	 .cfi_startproc
 160              	 
 161              	 
 162              	 
 163 0000 80B4     	 push {r7}
 164              	.LCFI12:
 165              	 .cfi_def_cfa_offset 4
 166              	 .cfi_offset 7,-4
 167 0002 83B0     	 sub sp,sp,#12
 168              	.LCFI13:
 169              	 .cfi_def_cfa_offset 16
 170 0004 00AF     	 add r7,sp,#0
 171              	.LCFI14:
 172              	 .cfi_def_cfa_register 7
 173 0006 7860     	 str r0,[r7,#4]
 174 0008 3960     	 str r1,[r7]
 126:.././hal/sam3u1c/pio.c **** 	p_pio->PIO_SODR = ul_mask;
 175              	 .loc 1 126 18
 176 000a 7B68     	 ldr r3,[r7,#4]
 177 000c 3A68     	 ldr r2,[r7]
 178 000e 1A63     	 str r2,[r3,#48]
 127:.././hal/sam3u1c/pio.c **** }
 179              	 .loc 1 127 1
 180 0010 00BF     	 nop
 181 0012 0C37     	 adds r7,r7,#12
 182              	.LCFI15:
 183              	 .cfi_def_cfa_offset 4
 184 0014 BD46     	 mov sp,r7
 185              	.LCFI16:
 186              	 .cfi_def_cfa_register 13
 187              	 
 188 0016 80BC     	 pop {r7}
 189              	.LCFI17:
 190              	 .cfi_restore 7
 191              	 .cfi_def_cfa_offset 0
 192 0018 7047     	 bx lr
 193              	 .cfi_endproc
 194              	.LFE71:
 196              	 .section .text.pio_clear,"ax",%progbits
 197              	 .align 1
 198              	 .global pio_clear
 199              	 .syntax unified
 200              	 .thumb
 201              	 .thumb_func
 202              	 .fpu softvfp
 204              	pio_clear:
 205              	.LFB72:
 128:.././hal/sam3u1c/pio.c **** 
 129:.././hal/sam3u1c/pio.c **** /**
 130:.././hal/sam3u1c/pio.c ****  * \brief Set a low output level on all the PIOs defined in ul_mask.
 131:.././hal/sam3u1c/pio.c ****  * This has no immediate effects on PIOs that are not output, but the PIO
 132:.././hal/sam3u1c/pio.c ****  * controller will save the value if they are changed to outputs.
 133:.././hal/sam3u1c/pio.c ****  *
 134:.././hal/sam3u1c/pio.c ****  * \param p_pio Pointer to a PIO instance.
 135:.././hal/sam3u1c/pio.c ****  * \param ul_mask Bitmask of one or more pin(s) to configure.
 136:.././hal/sam3u1c/pio.c ****  */
 137:.././hal/sam3u1c/pio.c **** void pio_clear(Pio *p_pio, const uint32_t ul_mask)
 138:.././hal/sam3u1c/pio.c **** {
 206              	 .loc 1 138 1
 207              	 .cfi_startproc
 208              	 
 209              	 
 210              	 
 211 0000 80B4     	 push {r7}
 212              	.LCFI18:
 213              	 .cfi_def_cfa_offset 4
 214              	 .cfi_offset 7,-4
 215 0002 83B0     	 sub sp,sp,#12
 216              	.LCFI19:
 217              	 .cfi_def_cfa_offset 16
 218 0004 00AF     	 add r7,sp,#0
 219              	.LCFI20:
 220              	 .cfi_def_cfa_register 7
 221 0006 7860     	 str r0,[r7,#4]
 222 0008 3960     	 str r1,[r7]
 139:.././hal/sam3u1c/pio.c **** 	p_pio->PIO_CODR = ul_mask;
 223              	 .loc 1 139 18
 224 000a 7B68     	 ldr r3,[r7,#4]
 225 000c 3A68     	 ldr r2,[r7]
 226 000e 5A63     	 str r2,[r3,#52]
 140:.././hal/sam3u1c/pio.c **** }
 227              	 .loc 1 140 1
 228 0010 00BF     	 nop
 229 0012 0C37     	 adds r7,r7,#12
 230              	.LCFI21:
 231              	 .cfi_def_cfa_offset 4
 232 0014 BD46     	 mov sp,r7
 233              	.LCFI22:
 234              	 .cfi_def_cfa_register 13
 235              	 
 236 0016 80BC     	 pop {r7}
 237              	.LCFI23:
 238              	 .cfi_restore 7
 239              	 .cfi_def_cfa_offset 0
 240 0018 7047     	 bx lr
 241              	 .cfi_endproc
 242              	.LFE72:
 244              	 .section .text.pio_get,"ax",%progbits
 245              	 .align 1
 246              	 .global pio_get
 247              	 .syntax unified
 248              	 .thumb
 249              	 .thumb_func
 250              	 .fpu softvfp
 252              	pio_get:
 253              	.LFB73:
 141:.././hal/sam3u1c/pio.c **** 
 142:.././hal/sam3u1c/pio.c **** /**
 143:.././hal/sam3u1c/pio.c ****  * \brief Return 1 if one or more PIOs of the given Pin instance currently have
 144:.././hal/sam3u1c/pio.c ****  * a high level; otherwise returns 0. This method returns the actual value that
 145:.././hal/sam3u1c/pio.c ****  * is being read on the pin. To return the supposed output value of a pin, use
 146:.././hal/sam3u1c/pio.c ****  * pio_get_output_data_status() instead.
 147:.././hal/sam3u1c/pio.c ****  *
 148:.././hal/sam3u1c/pio.c ****  * \param p_pio Pointer to a PIO instance.
 149:.././hal/sam3u1c/pio.c ****  * \param ul_type PIO type.
 150:.././hal/sam3u1c/pio.c ****  * \param ul_mask Bitmask of one or more pin(s) to configure.
 151:.././hal/sam3u1c/pio.c ****  *
 152:.././hal/sam3u1c/pio.c ****  * \retval 1 at least one PIO currently has a high level.
 153:.././hal/sam3u1c/pio.c ****  * \retval 0 all PIOs have a low level.
 154:.././hal/sam3u1c/pio.c ****  */
 155:.././hal/sam3u1c/pio.c **** uint32_t pio_get(Pio *p_pio, const pio_type_t ul_type,
 156:.././hal/sam3u1c/pio.c **** 		const uint32_t ul_mask)
 157:.././hal/sam3u1c/pio.c **** {
 254              	 .loc 1 157 1
 255              	 .cfi_startproc
 256              	 
 257              	 
 258              	 
 259 0000 80B4     	 push {r7}
 260              	.LCFI24:
 261              	 .cfi_def_cfa_offset 4
 262              	 .cfi_offset 7,-4
 263 0002 87B0     	 sub sp,sp,#28
 264              	.LCFI25:
 265              	 .cfi_def_cfa_offset 32
 266 0004 00AF     	 add r7,sp,#0
 267              	.LCFI26:
 268              	 .cfi_def_cfa_register 7
 269 0006 F860     	 str r0,[r7,#12]
 270 0008 B960     	 str r1,[r7,#8]
 271 000a 7A60     	 str r2,[r7,#4]
 158:.././hal/sam3u1c/pio.c **** 	uint32_t ul_reg;
 159:.././hal/sam3u1c/pio.c **** 
 160:.././hal/sam3u1c/pio.c **** 	if ((ul_type == PIO_OUTPUT_0) || (ul_type == PIO_OUTPUT_1)) {
 272              	 .loc 1 160 5
 273 000c BB68     	 ldr r3,[r7,#8]
 274 000e B3F1405F 	 cmp r3,#805306368
 275 0012 03D0     	 beq .L9
 276              	 .loc 1 160 32 discriminator 1
 277 0014 BB68     	 ldr r3,[r7,#8]
 278 0016 B3F1605F 	 cmp r3,#939524096
 279 001a 03D1     	 bne .L10
 280              	.L9:
 161:.././hal/sam3u1c/pio.c **** 		ul_reg = p_pio->PIO_ODSR;
 281              	 .loc 1 161 10
 282 001c FB68     	 ldr r3,[r7,#12]
 283 001e 9B6B     	 ldr r3,[r3,#56]
 284 0020 7B61     	 str r3,[r7,#20]
 285 0022 02E0     	 b .L11
 286              	.L10:
 162:.././hal/sam3u1c/pio.c **** 	} else {
 163:.././hal/sam3u1c/pio.c **** 		ul_reg = p_pio->PIO_PDSR;
 287              	 .loc 1 163 10
 288 0024 FB68     	 ldr r3,[r7,#12]
 289 0026 DB6B     	 ldr r3,[r3,#60]
 290 0028 7B61     	 str r3,[r7,#20]
 291              	.L11:
 164:.././hal/sam3u1c/pio.c **** 	}
 165:.././hal/sam3u1c/pio.c **** 
 166:.././hal/sam3u1c/pio.c **** 	if ((ul_reg & ul_mask) == 0) {
 292              	 .loc 1 166 14
 293 002a 7A69     	 ldr r2,[r7,#20]
 294 002c 7B68     	 ldr r3,[r7,#4]
 295 002e 1340     	 ands r3,r3,r2
 296              	 .loc 1 166 5
 297 0030 002B     	 cmp r3,#0
 298 0032 01D1     	 bne .L12
 167:.././hal/sam3u1c/pio.c **** 		return 0;
 299              	 .loc 1 167 10
 300 0034 0023     	 movs r3,#0
 301 0036 00E0     	 b .L13
 302              	.L12:
 168:.././hal/sam3u1c/pio.c **** 	} else {
 169:.././hal/sam3u1c/pio.c **** 		return 1;
 303              	 .loc 1 169 10
 304 0038 0123     	 movs r3,#1
 305              	.L13:
 170:.././hal/sam3u1c/pio.c **** 	}
 171:.././hal/sam3u1c/pio.c **** }
 306              	 .loc 1 171 1
 307 003a 1846     	 mov r0,r3
 308 003c 1C37     	 adds r7,r7,#28
 309              	.LCFI27:
 310              	 .cfi_def_cfa_offset 4
 311 003e BD46     	 mov sp,r7
 312              	.LCFI28:
 313              	 .cfi_def_cfa_register 13
 314              	 
 315 0040 80BC     	 pop {r7}
 316              	.LCFI29:
 317              	 .cfi_restore 7
 318              	 .cfi_def_cfa_offset 0
 319 0042 7047     	 bx lr
 320              	 .cfi_endproc
 321              	.LFE73:
 323              	 .section .text.pio_set_peripheral,"ax",%progbits
 324              	 .align 1
 325              	 .global pio_set_peripheral
 326              	 .syntax unified
 327              	 .thumb
 328              	 .thumb_func
 329              	 .fpu softvfp
 331              	pio_set_peripheral:
 332              	.LFB74:
 172:.././hal/sam3u1c/pio.c **** 
 173:.././hal/sam3u1c/pio.c **** /**
 174:.././hal/sam3u1c/pio.c ****  * \brief Configure IO of a PIO controller as being controlled by a specific
 175:.././hal/sam3u1c/pio.c ****  * peripheral.
 176:.././hal/sam3u1c/pio.c ****  *
 177:.././hal/sam3u1c/pio.c ****  * \param p_pio Pointer to a PIO instance.
 178:.././hal/sam3u1c/pio.c ****  * \param ul_type PIO type.
 179:.././hal/sam3u1c/pio.c ****  * \param ul_mask Bitmask of one or more pin(s) to configure.
 180:.././hal/sam3u1c/pio.c ****  */
 181:.././hal/sam3u1c/pio.c **** void pio_set_peripheral(Pio *p_pio, const pio_type_t ul_type,
 182:.././hal/sam3u1c/pio.c **** 		const uint32_t ul_mask)
 183:.././hal/sam3u1c/pio.c **** {
 333              	 .loc 1 183 1
 334              	 .cfi_startproc
 335              	 
 336              	 
 337              	 
 338 0000 80B4     	 push {r7}
 339              	.LCFI30:
 340              	 .cfi_def_cfa_offset 4
 341              	 .cfi_offset 7,-4
 342 0002 87B0     	 sub sp,sp,#28
 343              	.LCFI31:
 344              	 .cfi_def_cfa_offset 32
 345 0004 00AF     	 add r7,sp,#0
 346              	.LCFI32:
 347              	 .cfi_def_cfa_register 7
 348 0006 F860     	 str r0,[r7,#12]
 349 0008 B960     	 str r1,[r7,#8]
 350 000a 7A60     	 str r2,[r7,#4]
 184:.././hal/sam3u1c/pio.c **** 	uint32_t ul_sr;
 185:.././hal/sam3u1c/pio.c **** 
 186:.././hal/sam3u1c/pio.c **** 	/* Disable interrupts on the pin(s) */
 187:.././hal/sam3u1c/pio.c **** 	p_pio->PIO_IDR = ul_mask;
 351              	 .loc 1 187 17
 352 000c FB68     	 ldr r3,[r7,#12]
 353 000e 7A68     	 ldr r2,[r7,#4]
 354 0010 5A64     	 str r2,[r3,#68]
 188:.././hal/sam3u1c/pio.c **** 
 189:.././hal/sam3u1c/pio.c **** #if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM)
 190:.././hal/sam3u1c/pio.c **** 	switch (ul_type) {
 191:.././hal/sam3u1c/pio.c **** 	case PIO_PERIPH_A:
 192:.././hal/sam3u1c/pio.c **** 		ul_sr = p_pio->PIO_ABCDSR[0];
 193:.././hal/sam3u1c/pio.c **** 		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
 194:.././hal/sam3u1c/pio.c **** 
 195:.././hal/sam3u1c/pio.c **** 		ul_sr = p_pio->PIO_ABCDSR[1];
 196:.././hal/sam3u1c/pio.c **** 		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
 197:.././hal/sam3u1c/pio.c **** 		break;
 198:.././hal/sam3u1c/pio.c **** 
 199:.././hal/sam3u1c/pio.c **** 	case PIO_PERIPH_B:
 200:.././hal/sam3u1c/pio.c **** 		ul_sr = p_pio->PIO_ABCDSR[0];
 201:.././hal/sam3u1c/pio.c **** 		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
 202:.././hal/sam3u1c/pio.c **** 
 203:.././hal/sam3u1c/pio.c **** 		ul_sr = p_pio->PIO_ABCDSR[1];
 204:.././hal/sam3u1c/pio.c **** 		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
 205:.././hal/sam3u1c/pio.c **** 		break;
 206:.././hal/sam3u1c/pio.c **** #if (!SAMG)
 207:.././hal/sam3u1c/pio.c **** 	case PIO_PERIPH_C:
 208:.././hal/sam3u1c/pio.c **** 		ul_sr = p_pio->PIO_ABCDSR[0];
 209:.././hal/sam3u1c/pio.c **** 		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
 210:.././hal/sam3u1c/pio.c **** 
 211:.././hal/sam3u1c/pio.c **** 		ul_sr = p_pio->PIO_ABCDSR[1];
 212:.././hal/sam3u1c/pio.c **** 		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
 213:.././hal/sam3u1c/pio.c **** 		break;
 214:.././hal/sam3u1c/pio.c **** 
 215:.././hal/sam3u1c/pio.c **** 	case PIO_PERIPH_D:
 216:.././hal/sam3u1c/pio.c **** 		ul_sr = p_pio->PIO_ABCDSR[0];
 217:.././hal/sam3u1c/pio.c **** 		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
 218:.././hal/sam3u1c/pio.c **** 
 219:.././hal/sam3u1c/pio.c **** 		ul_sr = p_pio->PIO_ABCDSR[1];
 220:.././hal/sam3u1c/pio.c **** 		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
 221:.././hal/sam3u1c/pio.c **** 		break;
 222:.././hal/sam3u1c/pio.c **** #endif
 223:.././hal/sam3u1c/pio.c **** 		/* Other types are invalid in this function */
 224:.././hal/sam3u1c/pio.c **** 	case PIO_INPUT:
 225:.././hal/sam3u1c/pio.c **** 	case PIO_OUTPUT_0:
 226:.././hal/sam3u1c/pio.c **** 	case PIO_OUTPUT_1:
 227:.././hal/sam3u1c/pio.c **** 	case PIO_NOT_A_PIN:
 228:.././hal/sam3u1c/pio.c **** 		return;
 229:.././hal/sam3u1c/pio.c **** 	}
 230:.././hal/sam3u1c/pio.c **** #elif (SAM3XA|| SAM3U)
 231:.././hal/sam3u1c/pio.c **** 	switch (ul_type) {
 355              	 .loc 1 231 2
 356 0012 BB68     	 ldr r3,[r7,#8]
 357 0014 B3F1605F 	 cmp r3,#939524096
 358 0018 3CD0     	 beq .L19
 359 001a BB68     	 ldr r3,[r7,#8]
 360 001c B3F1605F 	 cmp r3,#939524096
 361 0020 34D8     	 bhi .L16
 362 0022 BB68     	 ldr r3,[r7,#8]
 363 0024 B3F1405F 	 cmp r3,#805306368
 364 0028 34D0     	 beq .L19
 365 002a BB68     	 ldr r3,[r7,#8]
 366 002c B3F1405F 	 cmp r3,#805306368
 367 0030 2CD8     	 bhi .L16
 368 0032 BB68     	 ldr r3,[r7,#8]
 369 0034 B3F1205F 	 cmp r3,#671088640
 370 0038 2CD0     	 beq .L19
 371 003a BB68     	 ldr r3,[r7,#8]
 372 003c B3F1205F 	 cmp r3,#671088640
 373 0040 24D8     	 bhi .L16
 374 0042 BB68     	 ldr r3,[r7,#8]
 375 0044 B3F1805F 	 cmp r3,#268435456
 376 0048 17D0     	 beq .L17
 377 004a BB68     	 ldr r3,[r7,#8]
 378 004c B3F1805F 	 cmp r3,#268435456
 379 0050 1CD8     	 bhi .L16
 380 0052 BB68     	 ldr r3,[r7,#8]
 381 0054 002B     	 cmp r3,#0
 382 0056 1DD0     	 beq .L19
 383 0058 BB68     	 ldr r3,[r7,#8]
 384 005a B3F1006F 	 cmp r3,#134217728
 385 005e 15D1     	 bne .L16
 232:.././hal/sam3u1c/pio.c **** 	case PIO_PERIPH_A:
 233:.././hal/sam3u1c/pio.c **** 		ul_sr = p_pio->PIO_ABSR;
 386              	 .loc 1 233 9
 387 0060 FB68     	 ldr r3,[r7,#12]
 388 0062 1B6F     	 ldr r3,[r3,#112]
 389 0064 7B61     	 str r3,[r7,#20]
 234:.././hal/sam3u1c/pio.c **** 		p_pio->PIO_ABSR &= (~ul_mask & ul_sr);
 390              	 .loc 1 234 19
 391 0066 FB68     	 ldr r3,[r7,#12]
 392 0068 1A6F     	 ldr r2,[r3,#112]
 393              	 .loc 1 234 23
 394 006a 7B68     	 ldr r3,[r7,#4]
 395 006c D943     	 mvns r1,r3
 396              	 .loc 1 234 32
 397 006e 7B69     	 ldr r3,[r7,#20]
 398 0070 0B40     	 ands r3,r3,r1
 399              	 .loc 1 234 19
 400 0072 1A40     	 ands r2,r2,r3
 401 0074 FB68     	 ldr r3,[r7,#12]
 402 0076 1A67     	 str r2,[r3,#112]
 235:.././hal/sam3u1c/pio.c **** 		break;
 403              	 .loc 1 235 3
 404 0078 08E0     	 b .L16
 405              	.L17:
 236:.././hal/sam3u1c/pio.c **** 
 237:.././hal/sam3u1c/pio.c **** 	case PIO_PERIPH_B:
 238:.././hal/sam3u1c/pio.c **** 		ul_sr = p_pio->PIO_ABSR;
 406              	 .loc 1 238 9
 407 007a FB68     	 ldr r3,[r7,#12]
 408 007c 1B6F     	 ldr r3,[r3,#112]
 409 007e 7B61     	 str r3,[r7,#20]
 239:.././hal/sam3u1c/pio.c **** 		p_pio->PIO_ABSR = (ul_mask | ul_sr);
 410              	 .loc 1 239 30
 411 0080 7A68     	 ldr r2,[r7,#4]
 412 0082 7B69     	 ldr r3,[r7,#20]
 413 0084 1A43     	 orrs r2,r2,r3
 414              	 .loc 1 239 19
 415 0086 FB68     	 ldr r3,[r7,#12]
 416 0088 1A67     	 str r2,[r3,#112]
 240:.././hal/sam3u1c/pio.c **** 		break;
 417              	 .loc 1 240 3
 418 008a 00BF     	 nop
 419              	.L16:
 241:.././hal/sam3u1c/pio.c **** 
 242:.././hal/sam3u1c/pio.c **** 		// other types are invalid in this function
 243:.././hal/sam3u1c/pio.c **** 	case PIO_INPUT:
 244:.././hal/sam3u1c/pio.c **** 	case PIO_OUTPUT_0:
 245:.././hal/sam3u1c/pio.c **** 	case PIO_OUTPUT_1:
 246:.././hal/sam3u1c/pio.c **** 	case PIO_NOT_A_PIN:
 247:.././hal/sam3u1c/pio.c **** 		return;
 248:.././hal/sam3u1c/pio.c **** 	}
 249:.././hal/sam3u1c/pio.c **** #else
 250:.././hal/sam3u1c/pio.c **** #error "Unsupported device"
 251:.././hal/sam3u1c/pio.c **** #endif
 252:.././hal/sam3u1c/pio.c **** 
 253:.././hal/sam3u1c/pio.c **** 	/* Remove the pins from under the control of PIO */
 254:.././hal/sam3u1c/pio.c **** 	p_pio->PIO_PDR = ul_mask;
 420              	 .loc 1 254 17
 421 008c FB68     	 ldr r3,[r7,#12]
 422 008e 7A68     	 ldr r2,[r7,#4]
 423 0090 5A60     	 str r2,[r3,#4]
 424 0092 00E0     	 b .L14
 425              	.L19:
 247:.././hal/sam3u1c/pio.c **** 	}
 426              	 .loc 1 247 3
 427 0094 00BF     	 nop
 428              	.L14:
 255:.././hal/sam3u1c/pio.c **** }
 429              	 .loc 1 255 1
 430 0096 1C37     	 adds r7,r7,#28
 431              	.LCFI33:
 432              	 .cfi_def_cfa_offset 4
 433 0098 BD46     	 mov sp,r7
 434              	.LCFI34:
 435              	 .cfi_def_cfa_register 13
 436              	 
 437 009a 80BC     	 pop {r7}
 438              	.LCFI35:
 439              	 .cfi_restore 7
 440              	 .cfi_def_cfa_offset 0
 441 009c 7047     	 bx lr
 442              	 .cfi_endproc
 443              	.LFE74:
 445              	 .section .text.pio_set_input,"ax",%progbits
 446              	 .align 1
 447              	 .global pio_set_input
 448              	 .syntax unified
 449              	 .thumb
 450              	 .thumb_func
 451              	 .fpu softvfp
 453              	pio_set_input:
 454              	.LFB75:
 256:.././hal/sam3u1c/pio.c **** 
 257:.././hal/sam3u1c/pio.c **** /**
 258:.././hal/sam3u1c/pio.c ****  * \brief Configure one or more pin(s) or a PIO controller as inputs.
 259:.././hal/sam3u1c/pio.c ****  * Optionally, the corresponding internal pull-up(s) and glitch filter(s) can
 260:.././hal/sam3u1c/pio.c ****  * be enabled.
 261:.././hal/sam3u1c/pio.c ****  *
 262:.././hal/sam3u1c/pio.c ****  * \param p_pio Pointer to a PIO instance.
 263:.././hal/sam3u1c/pio.c ****  * \param ul_mask Bitmask indicating which pin(s) to configure as input(s).
 264:.././hal/sam3u1c/pio.c ****  * \param ul_attribute PIO attribute(s).
 265:.././hal/sam3u1c/pio.c ****  */
 266:.././hal/sam3u1c/pio.c **** void pio_set_input(Pio *p_pio, const uint32_t ul_mask,
 267:.././hal/sam3u1c/pio.c **** 		const uint32_t ul_attribute)
 268:.././hal/sam3u1c/pio.c **** {
 455              	 .loc 1 268 1
 456              	 .cfi_startproc
 457              	 
 458              	 
 459 0000 80B5     	 push {r7,lr}
 460              	.LCFI36:
 461              	 .cfi_def_cfa_offset 8
 462              	 .cfi_offset 7,-8
 463              	 .cfi_offset 14,-4
 464 0002 84B0     	 sub sp,sp,#16
 465              	.LCFI37:
 466              	 .cfi_def_cfa_offset 24
 467 0004 00AF     	 add r7,sp,#0
 468              	.LCFI38:
 469              	 .cfi_def_cfa_register 7
 470 0006 F860     	 str r0,[r7,#12]
 471 0008 B960     	 str r1,[r7,#8]
 472 000a 7A60     	 str r2,[r7,#4]
 269:.././hal/sam3u1c/pio.c **** 	pio_disable_interrupt(p_pio, ul_mask);
 473              	 .loc 1 269 2
 474 000c B968     	 ldr r1,[r7,#8]
 475 000e F868     	 ldr r0,[r7,#12]
 476 0010 194B     	 ldr r3,.L25
 477 0012 9847     	 blx r3
 478              	.LVL0:
 270:.././hal/sam3u1c/pio.c **** 	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);
 479              	 .loc 1 270 2
 480 0014 7B68     	 ldr r3,[r7,#4]
 481 0016 03F00103 	 and r3,r3,#1
 482 001a 1A46     	 mov r2,r3
 483 001c B968     	 ldr r1,[r7,#8]
 484 001e F868     	 ldr r0,[r7,#12]
 485 0020 164B     	 ldr r3,.L25+4
 486 0022 9847     	 blx r3
 487              	.LVL1:
 271:.././hal/sam3u1c/pio.c **** 
 272:.././hal/sam3u1c/pio.c **** 	/* Enable Input Filter if necessary */
 273:.././hal/sam3u1c/pio.c **** 	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
 488              	 .loc 1 273 19
 489 0024 7B68     	 ldr r3,[r7,#4]
 490 0026 03F00A03 	 and r3,r3,#10
 491              	 .loc 1 273 5
 492 002a 002B     	 cmp r3,#0
 493 002c 03D0     	 beq .L21
 274:.././hal/sam3u1c/pio.c **** 		p_pio->PIO_IFER = ul_mask;
 494              	 .loc 1 274 19
 495 002e FB68     	 ldr r3,[r7,#12]
 496 0030 BA68     	 ldr r2,[r7,#8]
 497 0032 1A62     	 str r2,[r3,#32]
 498 0034 02E0     	 b .L22
 499              	.L21:
 275:.././hal/sam3u1c/pio.c **** 	} else {
 276:.././hal/sam3u1c/pio.c **** 		p_pio->PIO_IFDR = ul_mask;
 500              	 .loc 1 276 19
 501 0036 FB68     	 ldr r3,[r7,#12]
 502 0038 BA68     	 ldr r2,[r7,#8]
 503 003a 5A62     	 str r2,[r3,#36]
 504              	.L22:
 277:.././hal/sam3u1c/pio.c **** 	}
 278:.././hal/sam3u1c/pio.c **** 
 279:.././hal/sam3u1c/pio.c **** #if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM)
 280:.././hal/sam3u1c/pio.c **** 	/* Enable de-glitch or de-bounce if necessary */
 281:.././hal/sam3u1c/pio.c **** 	if (ul_attribute & PIO_DEGLITCH) {
 282:.././hal/sam3u1c/pio.c **** 		p_pio->PIO_IFSCDR = ul_mask;
 283:.././hal/sam3u1c/pio.c **** 	} else {
 284:.././hal/sam3u1c/pio.c **** 		if (ul_attribute & PIO_DEBOUNCE) {
 285:.././hal/sam3u1c/pio.c **** 			p_pio->PIO_IFSCER = ul_mask;
 286:.././hal/sam3u1c/pio.c **** 		}
 287:.././hal/sam3u1c/pio.c **** 	}
 288:.././hal/sam3u1c/pio.c **** #elif (SAM3XA|| SAM3U)
 289:.././hal/sam3u1c/pio.c **** 	/* Enable de-glitch or de-bounce if necessary */
 290:.././hal/sam3u1c/pio.c **** 	if (ul_attribute & PIO_DEGLITCH) {
 505              	 .loc 1 290 19
 506 003c 7B68     	 ldr r3,[r7,#4]
 507 003e 03F00203 	 and r3,r3,#2
 508              	 .loc 1 290 5
 509 0042 002B     	 cmp r3,#0
 510 0044 04D0     	 beq .L23
 291:.././hal/sam3u1c/pio.c **** 		p_pio->PIO_SCIFSR = ul_mask;
 511              	 .loc 1 291 21
 512 0046 FB68     	 ldr r3,[r7,#12]
 513 0048 BA68     	 ldr r2,[r7,#8]
 514 004a C3F88020 	 str r2,[r3,#128]
 515 004e 08E0     	 b .L24
 516              	.L23:
 292:.././hal/sam3u1c/pio.c **** 	} else {
 293:.././hal/sam3u1c/pio.c **** 		if (ul_attribute & PIO_DEBOUNCE) {
 517              	 .loc 1 293 20
 518 0050 7B68     	 ldr r3,[r7,#4]
 519 0052 03F00803 	 and r3,r3,#8
 520              	 .loc 1 293 6
 521 0056 002B     	 cmp r3,#0
 522 0058 03D0     	 beq .L24
 294:.././hal/sam3u1c/pio.c **** 			p_pio->PIO_DIFSR = ul_mask;
 523              	 .loc 1 294 21
 524 005a FB68     	 ldr r3,[r7,#12]
 525 005c BA68     	 ldr r2,[r7,#8]
 526 005e C3F88420 	 str r2,[r3,#132]
 527              	.L24:
 295:.././hal/sam3u1c/pio.c **** 		}
 296:.././hal/sam3u1c/pio.c **** 	}
 297:.././hal/sam3u1c/pio.c **** #else
 298:.././hal/sam3u1c/pio.c **** #error "Unsupported device"
 299:.././hal/sam3u1c/pio.c **** #endif
 300:.././hal/sam3u1c/pio.c **** 
 301:.././hal/sam3u1c/pio.c **** 	/* Configure pin as input */
 302:.././hal/sam3u1c/pio.c **** 	p_pio->PIO_ODR = ul_mask;
 528              	 .loc 1 302 17
 529 0062 FB68     	 ldr r3,[r7,#12]
 530 0064 BA68     	 ldr r2,[r7,#8]
 531 0066 5A61     	 str r2,[r3,#20]
 303:.././hal/sam3u1c/pio.c **** 	p_pio->PIO_PER = ul_mask;
 532              	 .loc 1 303 17
 533 0068 FB68     	 ldr r3,[r7,#12]
 534 006a BA68     	 ldr r2,[r7,#8]
 535 006c 1A60     	 str r2,[r3]
 304:.././hal/sam3u1c/pio.c **** }
 536              	 .loc 1 304 1
 537 006e 00BF     	 nop
 538 0070 1037     	 adds r7,r7,#16
 539              	.LCFI39:
 540              	 .cfi_def_cfa_offset 8
 541 0072 BD46     	 mov sp,r7
 542              	.LCFI40:
 543              	 .cfi_def_cfa_register 13
 544              	 
 545 0074 80BD     	 pop {r7,pc}
 546              	.L26:
 547 0076 00BF     	 .align 2
 548              	.L25:
 549 0078 00000000 	 .word pio_disable_interrupt
 550 007c 00000000 	 .word pio_pull_up
 551              	 .cfi_endproc
 552              	.LFE75:
 554              	 .section .text.pio_set_output,"ax",%progbits
 555              	 .align 1
 556              	 .global pio_set_output
 557              	 .syntax unified
 558              	 .thumb
 559              	 .thumb_func
 560              	 .fpu softvfp
 562              	pio_set_output:
 563              	.LFB76:
 305:.././hal/sam3u1c/pio.c **** 
 306:.././hal/sam3u1c/pio.c **** /**
 307:.././hal/sam3u1c/pio.c ****  * \brief Configure one or more pin(s) of a PIO controller as outputs, with
 308:.././hal/sam3u1c/pio.c ****  * the given default value. Optionally, the multi-drive feature can be enabled
 309:.././hal/sam3u1c/pio.c ****  * on the pin(s).
 310:.././hal/sam3u1c/pio.c ****  *
 311:.././hal/sam3u1c/pio.c ****  * \param p_pio Pointer to a PIO instance.
 312:.././hal/sam3u1c/pio.c ****  * \param ul_mask Bitmask indicating which pin(s) to configure.
 313:.././hal/sam3u1c/pio.c ****  * \param ul_default_level Default level on the pin(s).
 314:.././hal/sam3u1c/pio.c ****  * \param ul_multidrive_enable Indicates if the pin(s) shall be configured as
 315:.././hal/sam3u1c/pio.c ****  * open-drain.
 316:.././hal/sam3u1c/pio.c ****  * \param ul_pull_up_enable Indicates if the pin shall have its pull-up
 317:.././hal/sam3u1c/pio.c ****  * activated.
 318:.././hal/sam3u1c/pio.c ****  */
 319:.././hal/sam3u1c/pio.c **** void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
 320:.././hal/sam3u1c/pio.c **** 		const uint32_t ul_default_level,
 321:.././hal/sam3u1c/pio.c **** 		const uint32_t ul_multidrive_enable,
 322:.././hal/sam3u1c/pio.c **** 		const uint32_t ul_pull_up_enable)
 323:.././hal/sam3u1c/pio.c **** {
 564              	 .loc 1 323 1
 565              	 .cfi_startproc
 566              	 
 567              	 
 568 0000 80B5     	 push {r7,lr}
 569              	.LCFI41:
 570              	 .cfi_def_cfa_offset 8
 571              	 .cfi_offset 7,-8
 572              	 .cfi_offset 14,-4
 573 0002 84B0     	 sub sp,sp,#16
 574              	.LCFI42:
 575              	 .cfi_def_cfa_offset 24
 576 0004 00AF     	 add r7,sp,#0
 577              	.LCFI43:
 578              	 .cfi_def_cfa_register 7
 579 0006 F860     	 str r0,[r7,#12]
 580 0008 B960     	 str r1,[r7,#8]
 581 000a 7A60     	 str r2,[r7,#4]
 582 000c 3B60     	 str r3,[r7]
 324:.././hal/sam3u1c/pio.c **** 	pio_disable_interrupt(p_pio, ul_mask);
 583              	 .loc 1 324 2
 584 000e B968     	 ldr r1,[r7,#8]
 585 0010 F868     	 ldr r0,[r7,#12]
 586 0012 124B     	 ldr r3,.L32
 587 0014 9847     	 blx r3
 588              	.LVL2:
 325:.././hal/sam3u1c/pio.c **** 	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);
 589              	 .loc 1 325 2
 590 0016 BA69     	 ldr r2,[r7,#24]
 591 0018 B968     	 ldr r1,[r7,#8]
 592 001a F868     	 ldr r0,[r7,#12]
 593 001c 104B     	 ldr r3,.L32+4
 594 001e 9847     	 blx r3
 595              	.LVL3:
 326:.././hal/sam3u1c/pio.c **** 
 327:.././hal/sam3u1c/pio.c **** 	/* Enable multi-drive if necessary */
 328:.././hal/sam3u1c/pio.c **** 	if (ul_multidrive_enable) {
 596              	 .loc 1 328 5
 597 0020 3B68     	 ldr r3,[r7]
 598 0022 002B     	 cmp r3,#0
 599 0024 03D0     	 beq .L28
 329:.././hal/sam3u1c/pio.c **** 		p_pio->PIO_MDER = ul_mask;
 600              	 .loc 1 329 19
 601 0026 FB68     	 ldr r3,[r7,#12]
 602 0028 BA68     	 ldr r2,[r7,#8]
 603 002a 1A65     	 str r2,[r3,#80]
 604 002c 02E0     	 b .L29
 605              	.L28:
 330:.././hal/sam3u1c/pio.c **** 	} else {
 331:.././hal/sam3u1c/pio.c **** 		p_pio->PIO_MDDR = ul_mask;
 606              	 .loc 1 331 19
 607 002e FB68     	 ldr r3,[r7,#12]
 608 0030 BA68     	 ldr r2,[r7,#8]
 609 0032 5A65     	 str r2,[r3,#84]
 610              	.L29:
 332:.././hal/sam3u1c/pio.c **** 	}
 333:.././hal/sam3u1c/pio.c **** 
 334:.././hal/sam3u1c/pio.c **** 	/* Set default value */
 335:.././hal/sam3u1c/pio.c **** 	if (ul_default_level) {
 611              	 .loc 1 335 5
 612 0034 7B68     	 ldr r3,[r7,#4]
 613 0036 002B     	 cmp r3,#0
 614 0038 03D0     	 beq .L30
 336:.././hal/sam3u1c/pio.c **** 		p_pio->PIO_SODR = ul_mask;
 615              	 .loc 1 336 19
 616 003a FB68     	 ldr r3,[r7,#12]
 617 003c BA68     	 ldr r2,[r7,#8]
 618 003e 1A63     	 str r2,[r3,#48]
 619 0040 02E0     	 b .L31
 620              	.L30:
 337:.././hal/sam3u1c/pio.c **** 	} else {
 338:.././hal/sam3u1c/pio.c **** 		p_pio->PIO_CODR = ul_mask;
 621              	 .loc 1 338 19
 622 0042 FB68     	 ldr r3,[r7,#12]
 623 0044 BA68     	 ldr r2,[r7,#8]
 624 0046 5A63     	 str r2,[r3,#52]
 625              	.L31:
 339:.././hal/sam3u1c/pio.c **** 	}
 340:.././hal/sam3u1c/pio.c **** 
 341:.././hal/sam3u1c/pio.c **** 	/* Configure pin(s) as output(s) */
 342:.././hal/sam3u1c/pio.c **** 	p_pio->PIO_OER = ul_mask;
 626              	 .loc 1 342 17
 627 0048 FB68     	 ldr r3,[r7,#12]
 628 004a BA68     	 ldr r2,[r7,#8]
 629 004c 1A61     	 str r2,[r3,#16]
 343:.././hal/sam3u1c/pio.c **** 	p_pio->PIO_PER = ul_mask;
 630              	 .loc 1 343 17
 631 004e FB68     	 ldr r3,[r7,#12]
 632 0050 BA68     	 ldr r2,[r7,#8]
 633 0052 1A60     	 str r2,[r3]
 344:.././hal/sam3u1c/pio.c **** }
 634              	 .loc 1 344 1
 635 0054 00BF     	 nop
 636 0056 1037     	 adds r7,r7,#16
 637              	.LCFI44:
 638              	 .cfi_def_cfa_offset 8
 639 0058 BD46     	 mov sp,r7
 640              	.LCFI45:
 641              	 .cfi_def_cfa_register 13
 642              	 
 643 005a 80BD     	 pop {r7,pc}
 644              	.L33:
 645              	 .align 2
 646              	.L32:
 647 005c 00000000 	 .word pio_disable_interrupt
 648 0060 00000000 	 .word pio_pull_up
 649              	 .cfi_endproc
 650              	.LFE76:
 652              	 .section .text.pio_configure,"ax",%progbits
 653              	 .align 1
 654              	 .global pio_configure
 655              	 .syntax unified
 656              	 .thumb
 657              	 .thumb_func
 658              	 .fpu softvfp
 660              	pio_configure:
 661              	.LFB77:
 345:.././hal/sam3u1c/pio.c **** 
 346:.././hal/sam3u1c/pio.c **** /**
 347:.././hal/sam3u1c/pio.c ****  * \brief Perform complete pin(s) configuration; general attributes and PIO init
 348:.././hal/sam3u1c/pio.c ****  * if necessary.
 349:.././hal/sam3u1c/pio.c ****  *
 350:.././hal/sam3u1c/pio.c ****  * \param p_pio Pointer to a PIO instance.
 351:.././hal/sam3u1c/pio.c ****  * \param ul_type PIO type.
 352:.././hal/sam3u1c/pio.c ****  * \param ul_mask Bitmask of one or more pin(s) to configure.
 353:.././hal/sam3u1c/pio.c ****  * \param ul_attribute Pins attributes.
 354:.././hal/sam3u1c/pio.c ****  *
 355:.././hal/sam3u1c/pio.c ****  * \return Whether the pin(s) have been configured properly.
 356:.././hal/sam3u1c/pio.c ****  */
 357:.././hal/sam3u1c/pio.c **** uint32_t pio_configure(Pio *p_pio, const pio_type_t ul_type,
 358:.././hal/sam3u1c/pio.c **** 		const uint32_t ul_mask, const uint32_t ul_attribute)
 359:.././hal/sam3u1c/pio.c **** {
 662              	 .loc 1 359 1
 663              	 .cfi_startproc
 664              	 
 665              	 
 666 0000 90B5     	 push {r4,r7,lr}
 667              	.LCFI46:
 668              	 .cfi_def_cfa_offset 12
 669              	 .cfi_offset 4,-12
 670              	 .cfi_offset 7,-8
 671              	 .cfi_offset 14,-4
 672 0002 87B0     	 sub sp,sp,#28
 673              	.LCFI47:
 674              	 .cfi_def_cfa_offset 40
 675 0004 02AF     	 add r7,sp,#8
 676              	.LCFI48:
 677              	 .cfi_def_cfa 7,32
 678 0006 F860     	 str r0,[r7,#12]
 679 0008 B960     	 str r1,[r7,#8]
 680 000a 7A60     	 str r2,[r7,#4]
 681 000c 3B60     	 str r3,[r7]
 360:.././hal/sam3u1c/pio.c **** 	/* Configure pins */
 361:.././hal/sam3u1c/pio.c **** 	switch (ul_type) {
 682              	 .loc 1 361 2
 683 000e BB68     	 ldr r3,[r7,#8]
 684 0010 B3F1605F 	 cmp r3,#939524096
 685 0014 2FD0     	 beq .L35
 686 0016 BB68     	 ldr r3,[r7,#8]
 687 0018 B3F1605F 	 cmp r3,#939524096
 688 001c 42D8     	 bhi .L36
 689 001e BB68     	 ldr r3,[r7,#8]
 690 0020 B3F1405F 	 cmp r3,#805306368
 691 0024 27D0     	 beq .L35
 692 0026 BB68     	 ldr r3,[r7,#8]
 693 0028 B3F1405F 	 cmp r3,#805306368
 694 002c 3AD8     	 bhi .L36
 695 002e BB68     	 ldr r3,[r7,#8]
 696 0030 B3F1205F 	 cmp r3,#671088640
 697 0034 19D0     	 beq .L37
 698 0036 BB68     	 ldr r3,[r7,#8]
 699 0038 B3F1205F 	 cmp r3,#671088640
 700 003c 32D8     	 bhi .L36
 701 003e BB68     	 ldr r3,[r7,#8]
 702 0040 B3F1006F 	 cmp r3,#134217728
 703 0044 03D0     	 beq .L38
 704 0046 BB68     	 ldr r3,[r7,#8]
 705 0048 B3F1805F 	 cmp r3,#268435456
 706 004c 2AD1     	 bne .L36
 707              	.L38:
 362:.././hal/sam3u1c/pio.c **** 	case PIO_PERIPH_A:
 363:.././hal/sam3u1c/pio.c **** 	case PIO_PERIPH_B:
 364:.././hal/sam3u1c/pio.c **** #if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM)
 365:.././hal/sam3u1c/pio.c **** 	case PIO_PERIPH_C:
 366:.././hal/sam3u1c/pio.c **** 	case PIO_PERIPH_D:
 367:.././hal/sam3u1c/pio.c **** #endif
 368:.././hal/sam3u1c/pio.c **** 		pio_set_peripheral(p_pio, ul_type, ul_mask);
 708              	 .loc 1 368 3
 709 004e 7A68     	 ldr r2,[r7,#4]
 710 0050 B968     	 ldr r1,[r7,#8]
 711 0052 F868     	 ldr r0,[r7,#12]
 712 0054 174B     	 ldr r3,.L41
 713 0056 9847     	 blx r3
 714              	.LVL4:
 369:.././hal/sam3u1c/pio.c **** 		pio_pull_up(p_pio, ul_mask, (ul_attribute & PIO_PULLUP));
 715              	 .loc 1 369 3
 716 0058 3B68     	 ldr r3,[r7]
 717 005a 03F00103 	 and r3,r3,#1
 718 005e 1A46     	 mov r2,r3
 719 0060 7968     	 ldr r1,[r7,#4]
 720 0062 F868     	 ldr r0,[r7,#12]
 721 0064 144B     	 ldr r3,.L41+4
 722 0066 9847     	 blx r3
 723              	.LVL5:
 370:.././hal/sam3u1c/pio.c **** 		break;
 724              	 .loc 1 370 3
 725 0068 1EE0     	 b .L39
 726              	.L37:
 371:.././hal/sam3u1c/pio.c **** 
 372:.././hal/sam3u1c/pio.c **** 	case PIO_INPUT:
 373:.././hal/sam3u1c/pio.c **** 		pio_set_input(p_pio, ul_mask, ul_attribute);
 727              	 .loc 1 373 3
 728 006a 3A68     	 ldr r2,[r7]
 729 006c 7968     	 ldr r1,[r7,#4]
 730 006e F868     	 ldr r0,[r7,#12]
 731 0070 124B     	 ldr r3,.L41+8
 732 0072 9847     	 blx r3
 733              	.LVL6:
 374:.././hal/sam3u1c/pio.c **** 		break;
 734              	 .loc 1 374 3
 735 0074 18E0     	 b .L39
 736              	.L35:
 375:.././hal/sam3u1c/pio.c **** 
 376:.././hal/sam3u1c/pio.c **** 	case PIO_OUTPUT_0:
 377:.././hal/sam3u1c/pio.c **** 	case PIO_OUTPUT_1:
 378:.././hal/sam3u1c/pio.c **** 		pio_set_output(p_pio, ul_mask, (ul_type == PIO_OUTPUT_1),
 737              	 .loc 1 378 3
 738 0076 BB68     	 ldr r3,[r7,#8]
 739 0078 B3F1605F 	 cmp r3,#939524096
 740 007c 0CBF     	 ite eq
 741 007e 0123     	 moveq r3,#1
 742 0080 0023     	 movne r3,#0
 743 0082 DBB2     	 uxtb r3,r3
 744 0084 1946     	 mov r1,r3
 379:.././hal/sam3u1c/pio.c **** 				(ul_attribute & PIO_OPENDRAIN) ? 1 : 0,
 745              	 .loc 1 379 40
 746 0086 3B68     	 ldr r3,[r7]
 747 0088 9B08     	 lsrs r3,r3,#2
 378:.././hal/sam3u1c/pio.c **** 				(ul_attribute & PIO_OPENDRAIN) ? 1 : 0,
 748              	 .loc 1 378 3
 749 008a 03F00102 	 and r2,r3,#1
 750 008e 3B68     	 ldr r3,[r7]
 751 0090 03F00103 	 and r3,r3,#1
 752 0094 0093     	 str r3,[sp]
 753 0096 1346     	 mov r3,r2
 754 0098 0A46     	 mov r2,r1
 755 009a 7968     	 ldr r1,[r7,#4]
 756 009c F868     	 ldr r0,[r7,#12]
 757 009e 084C     	 ldr r4,.L41+12
 758 00a0 A047     	 blx r4
 759              	.LVL7:
 380:.././hal/sam3u1c/pio.c **** 				(ul_attribute & PIO_PULLUP) ? 1 : 0);
 381:.././hal/sam3u1c/pio.c **** 		break;
 760              	 .loc 1 381 3
 761 00a2 01E0     	 b .L39
 762              	.L36:
 382:.././hal/sam3u1c/pio.c **** 
 383:.././hal/sam3u1c/pio.c **** 	default:
 384:.././hal/sam3u1c/pio.c **** 		return 0;
 763              	 .loc 1 384 10
 764 00a4 0023     	 movs r3,#0
 765 00a6 00E0     	 b .L40
 766              	.L39:
 385:.././hal/sam3u1c/pio.c **** 	}
 386:.././hal/sam3u1c/pio.c **** 
 387:.././hal/sam3u1c/pio.c **** 	return 1;
 767              	 .loc 1 387 9
 768 00a8 0123     	 movs r3,#1
 769              	.L40:
 388:.././hal/sam3u1c/pio.c **** }
 770              	 .loc 1 388 1
 771 00aa 1846     	 mov r0,r3
 772 00ac 1437     	 adds r7,r7,#20
 773              	.LCFI49:
 774              	 .cfi_def_cfa_offset 12
 775 00ae BD46     	 mov sp,r7
 776              	.LCFI50:
 777              	 .cfi_def_cfa_register 13
 778              	 
 779 00b0 90BD     	 pop {r4,r7,pc}
 780              	.L42:
 781 00b2 00BF     	 .align 2
 782              	.L41:
 783 00b4 00000000 	 .word pio_set_peripheral
 784 00b8 00000000 	 .word pio_pull_up
 785 00bc 00000000 	 .word pio_set_input
 786 00c0 00000000 	 .word pio_set_output
 787              	 .cfi_endproc
 788              	.LFE77:
 790              	 .section .text.pio_get_output_data_status,"ax",%progbits
 791              	 .align 1
 792              	 .global pio_get_output_data_status
 793              	 .syntax unified
 794              	 .thumb
 795              	 .thumb_func
 796              	 .fpu softvfp
 798              	pio_get_output_data_status:
 799              	.LFB78:
 389:.././hal/sam3u1c/pio.c **** 
 390:.././hal/sam3u1c/pio.c **** /**
 391:.././hal/sam3u1c/pio.c ****  * \brief Return 1 if one or more PIOs of the given Pin are configured to
 392:.././hal/sam3u1c/pio.c ****  * output a high level (even if they are not output).
 393:.././hal/sam3u1c/pio.c ****  * To get the actual value of the pin, use PIO_Get() instead.
 394:.././hal/sam3u1c/pio.c ****  *
 395:.././hal/sam3u1c/pio.c ****  * \param p_pio Pointer to a PIO instance.
 396:.././hal/sam3u1c/pio.c ****  * \param ul_mask Bitmask of one or more pin(s).
 397:.././hal/sam3u1c/pio.c ****  *
 398:.././hal/sam3u1c/pio.c ****  * \retval 1 At least one PIO is configured to output a high level.
 399:.././hal/sam3u1c/pio.c ****  * \retval 0 All PIOs are configured to output a low level.
 400:.././hal/sam3u1c/pio.c ****  */
 401:.././hal/sam3u1c/pio.c **** uint32_t pio_get_output_data_status(const Pio *p_pio,
 402:.././hal/sam3u1c/pio.c **** 		const uint32_t ul_mask)
 403:.././hal/sam3u1c/pio.c **** {
 800              	 .loc 1 403 1
 801              	 .cfi_startproc
 802              	 
 803              	 
 804              	 
 805 0000 80B4     	 push {r7}
 806              	.LCFI51:
 807              	 .cfi_def_cfa_offset 4
 808              	 .cfi_offset 7,-4
 809 0002 83B0     	 sub sp,sp,#12
 810              	.LCFI52:
 811              	 .cfi_def_cfa_offset 16
 812 0004 00AF     	 add r7,sp,#0
 813              	.LCFI53:
 814              	 .cfi_def_cfa_register 7
 815 0006 7860     	 str r0,[r7,#4]
 816 0008 3960     	 str r1,[r7]
 404:.././hal/sam3u1c/pio.c **** 	if ((p_pio->PIO_ODSR & ul_mask) == 0) {
 817              	 .loc 1 404 12
 818 000a 7B68     	 ldr r3,[r7,#4]
 819 000c 9A6B     	 ldr r2,[r3,#56]
 820              	 .loc 1 404 23
 821 000e 3B68     	 ldr r3,[r7]
 822 0010 1340     	 ands r3,r3,r2
 823              	 .loc 1 404 5
 824 0012 002B     	 cmp r3,#0
 825 0014 01D1     	 bne .L44
 405:.././hal/sam3u1c/pio.c **** 		return 0;
 826              	 .loc 1 405 10
 827 0016 0023     	 movs r3,#0
 828 0018 00E0     	 b .L45
 829              	.L44:
 406:.././hal/sam3u1c/pio.c **** 	} else {
 407:.././hal/sam3u1c/pio.c **** 		return 1;
 830              	 .loc 1 407 10
 831 001a 0123     	 movs r3,#1
 832              	.L45:
 408:.././hal/sam3u1c/pio.c **** 	}
 409:.././hal/sam3u1c/pio.c **** }
 833              	 .loc 1 409 1
 834 001c 1846     	 mov r0,r3
 835 001e 0C37     	 adds r7,r7,#12
 836              	.LCFI54:
 837              	 .cfi_def_cfa_offset 4
 838 0020 BD46     	 mov sp,r7
 839              	.LCFI55:
 840              	 .cfi_def_cfa_register 13
 841              	 
 842 0022 80BC     	 pop {r7}
 843              	.LCFI56:
 844              	 .cfi_restore 7
 845              	 .cfi_def_cfa_offset 0
 846 0024 7047     	 bx lr
 847              	 .cfi_endproc
 848              	.LFE78:
 850              	 .section .text.pio_set_multi_driver,"ax",%progbits
 851              	 .align 1
 852              	 .global pio_set_multi_driver
 853              	 .syntax unified
 854              	 .thumb
 855              	 .thumb_func
 856              	 .fpu softvfp
 858              	pio_set_multi_driver:
 859              	.LFB79:
 410:.././hal/sam3u1c/pio.c **** 
 411:.././hal/sam3u1c/pio.c **** /**
 412:.././hal/sam3u1c/pio.c ****  * \brief Configure PIO pin multi-driver.
 413:.././hal/sam3u1c/pio.c ****  *
 414:.././hal/sam3u1c/pio.c ****  * \param p_pio Pointer to a PIO instance.
 415:.././hal/sam3u1c/pio.c ****  * \param ul_mask Bitmask of one or more pin(s) to configure.
 416:.././hal/sam3u1c/pio.c ****  * \param ul_multi_driver_enable Indicates if the pin(s) multi-driver shall be
 417:.././hal/sam3u1c/pio.c ****  * configured.
 418:.././hal/sam3u1c/pio.c ****  */
 419:.././hal/sam3u1c/pio.c **** void pio_set_multi_driver(Pio *p_pio, const uint32_t ul_mask,
 420:.././hal/sam3u1c/pio.c **** 		const uint32_t ul_multi_driver_enable)
 421:.././hal/sam3u1c/pio.c **** {
 860              	 .loc 1 421 1
 861              	 .cfi_startproc
 862              	 
 863              	 
 864              	 
 865 0000 80B4     	 push {r7}
 866              	.LCFI57:
 867              	 .cfi_def_cfa_offset 4
 868              	 .cfi_offset 7,-4
 869 0002 85B0     	 sub sp,sp,#20
 870              	.LCFI58:
 871              	 .cfi_def_cfa_offset 24
 872 0004 00AF     	 add r7,sp,#0
 873              	.LCFI59:
 874              	 .cfi_def_cfa_register 7
 875 0006 F860     	 str r0,[r7,#12]
 876 0008 B960     	 str r1,[r7,#8]
 877 000a 7A60     	 str r2,[r7,#4]
 422:.././hal/sam3u1c/pio.c **** 	/* Enable the multi-driver if necessary */
 423:.././hal/sam3u1c/pio.c **** 	if (ul_multi_driver_enable) {
 878              	 .loc 1 423 5
 879 000c 7B68     	 ldr r3,[r7,#4]
 880 000e 002B     	 cmp r3,#0
 881 0010 03D0     	 beq .L47
 424:.././hal/sam3u1c/pio.c **** 		p_pio->PIO_MDER = ul_mask;
 882              	 .loc 1 424 19
 883 0012 FB68     	 ldr r3,[r7,#12]
 884 0014 BA68     	 ldr r2,[r7,#8]
 885 0016 1A65     	 str r2,[r3,#80]
 425:.././hal/sam3u1c/pio.c **** 	} else {
 426:.././hal/sam3u1c/pio.c **** 		p_pio->PIO_MDDR = ul_mask;
 427:.././hal/sam3u1c/pio.c **** 	}
 428:.././hal/sam3u1c/pio.c **** }
 886              	 .loc 1 428 1
 887 0018 02E0     	 b .L49
 888              	.L47:
 426:.././hal/sam3u1c/pio.c **** 	}
 889              	 .loc 1 426 19
 890 001a FB68     	 ldr r3,[r7,#12]
 891 001c BA68     	 ldr r2,[r7,#8]
 892 001e 5A65     	 str r2,[r3,#84]
 893              	.L49:
 894              	 .loc 1 428 1
 895 0020 00BF     	 nop
 896 0022 1437     	 adds r7,r7,#20
 897              	.LCFI60:
 898              	 .cfi_def_cfa_offset 4
 899 0024 BD46     	 mov sp,r7
 900              	.LCFI61:
 901              	 .cfi_def_cfa_register 13
 902              	 
 903 0026 80BC     	 pop {r7}
 904              	.LCFI62:
 905              	 .cfi_restore 7
 906              	 .cfi_def_cfa_offset 0
 907 0028 7047     	 bx lr
 908              	 .cfi_endproc
 909              	.LFE79:
 911              	 .section .text.pio_get_multi_driver_status,"ax",%progbits
 912              	 .align 1
 913              	 .global pio_get_multi_driver_status
 914              	 .syntax unified
 915              	 .thumb
 916              	 .thumb_func
 917              	 .fpu softvfp
 919              	pio_get_multi_driver_status:
 920              	.LFB80:
 429:.././hal/sam3u1c/pio.c **** 
 430:.././hal/sam3u1c/pio.c **** /**
 431:.././hal/sam3u1c/pio.c ****  * \brief Get multi-driver status.
 432:.././hal/sam3u1c/pio.c ****  *
 433:.././hal/sam3u1c/pio.c ****  * \param p_pio Pointer to a PIO instance.
 434:.././hal/sam3u1c/pio.c ****  *
 435:.././hal/sam3u1c/pio.c ****  * \return The multi-driver mask value.
 436:.././hal/sam3u1c/pio.c ****  */
 437:.././hal/sam3u1c/pio.c **** uint32_t pio_get_multi_driver_status(const Pio *p_pio)
 438:.././hal/sam3u1c/pio.c **** {
 921              	 .loc 1 438 1
 922              	 .cfi_startproc
 923              	 
 924              	 
 925              	 
 926 0000 80B4     	 push {r7}
 927              	.LCFI63:
 928              	 .cfi_def_cfa_offset 4
 929              	 .cfi_offset 7,-4
 930 0002 83B0     	 sub sp,sp,#12
 931              	.LCFI64:
 932              	 .cfi_def_cfa_offset 16
 933 0004 00AF     	 add r7,sp,#0
 934              	.LCFI65:
 935              	 .cfi_def_cfa_register 7
 936 0006 7860     	 str r0,[r7,#4]
 439:.././hal/sam3u1c/pio.c **** 	return p_pio->PIO_MDSR;
 937              	 .loc 1 439 14
 938 0008 7B68     	 ldr r3,[r7,#4]
 939 000a 9B6D     	 ldr r3,[r3,#88]
 440:.././hal/sam3u1c/pio.c **** }
 940              	 .loc 1 440 1
 941 000c 1846     	 mov r0,r3
 942 000e 0C37     	 adds r7,r7,#12
 943              	.LCFI66:
 944              	 .cfi_def_cfa_offset 4
 945 0010 BD46     	 mov sp,r7
 946              	.LCFI67:
 947              	 .cfi_def_cfa_register 13
 948              	 
 949 0012 80BC     	 pop {r7}
 950              	.LCFI68:
 951              	 .cfi_restore 7
 952              	 .cfi_def_cfa_offset 0
 953 0014 7047     	 bx lr
 954              	 .cfi_endproc
 955              	.LFE80:
 957              	 .section .text.pio_enable_output_write,"ax",%progbits
 958              	 .align 1
 959              	 .global pio_enable_output_write
 960              	 .syntax unified
 961              	 .thumb
 962              	 .thumb_func
 963              	 .fpu softvfp
 965              	pio_enable_output_write:
 966              	.LFB81:
 441:.././hal/sam3u1c/pio.c **** 
 442:.././hal/sam3u1c/pio.c **** 
 443:.././hal/sam3u1c/pio.c **** #if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM)
 444:.././hal/sam3u1c/pio.c **** /**
 445:.././hal/sam3u1c/pio.c ****  * \brief Configure PIO pin internal pull-down.
 446:.././hal/sam3u1c/pio.c ****  *
 447:.././hal/sam3u1c/pio.c ****  * \param p_pio Pointer to a PIO instance.
 448:.././hal/sam3u1c/pio.c ****  * \param ul_mask Bitmask of one or more pin(s) to configure.
 449:.././hal/sam3u1c/pio.c ****  * \param ul_pull_down_enable Indicates if the pin(s) internal pull-down shall
 450:.././hal/sam3u1c/pio.c ****  * be configured.
 451:.././hal/sam3u1c/pio.c ****  */
 452:.././hal/sam3u1c/pio.c **** void pio_pull_down(Pio *p_pio, const uint32_t ul_mask,
 453:.././hal/sam3u1c/pio.c **** 		const uint32_t ul_pull_down_enable)
 454:.././hal/sam3u1c/pio.c **** {
 455:.././hal/sam3u1c/pio.c **** 	/* Enable the pull-down if necessary */
 456:.././hal/sam3u1c/pio.c **** 	if (ul_pull_down_enable) {
 457:.././hal/sam3u1c/pio.c **** 		p_pio->PIO_PPDER = ul_mask;
 458:.././hal/sam3u1c/pio.c **** 	} else {
 459:.././hal/sam3u1c/pio.c **** 		p_pio->PIO_PPDDR = ul_mask;
 460:.././hal/sam3u1c/pio.c **** 	}
 461:.././hal/sam3u1c/pio.c **** }
 462:.././hal/sam3u1c/pio.c **** #endif
 463:.././hal/sam3u1c/pio.c **** 
 464:.././hal/sam3u1c/pio.c **** /**
 465:.././hal/sam3u1c/pio.c ****  * \brief Enable PIO output write for synchronous data output.
 466:.././hal/sam3u1c/pio.c ****  *
 467:.././hal/sam3u1c/pio.c ****  * \param p_pio Pointer to a PIO instance.
 468:.././hal/sam3u1c/pio.c ****  * \param ul_mask Bitmask of one or more pin(s) to configure.
 469:.././hal/sam3u1c/pio.c ****  */
 470:.././hal/sam3u1c/pio.c **** void pio_enable_output_write(Pio *p_pio, const uint32_t ul_mask)
 471:.././hal/sam3u1c/pio.c **** {
 967              	 .loc 1 471 1
 968              	 .cfi_startproc
 969              	 
 970              	 
 971              	 
 972 0000 80B4     	 push {r7}
 973              	.LCFI69:
 974              	 .cfi_def_cfa_offset 4
 975              	 .cfi_offset 7,-4
 976 0002 83B0     	 sub sp,sp,#12
 977              	.LCFI70:
 978              	 .cfi_def_cfa_offset 16
 979 0004 00AF     	 add r7,sp,#0
 980              	.LCFI71:
 981              	 .cfi_def_cfa_register 7
 982 0006 7860     	 str r0,[r7,#4]
 983 0008 3960     	 str r1,[r7]
 472:.././hal/sam3u1c/pio.c **** 	p_pio->PIO_OWER = ul_mask;
 984              	 .loc 1 472 18
 985 000a 7B68     	 ldr r3,[r7,#4]
 986 000c 3A68     	 ldr r2,[r7]
 987 000e C3F8A020 	 str r2,[r3,#160]
 473:.././hal/sam3u1c/pio.c **** }
 988              	 .loc 1 473 1
 989 0012 00BF     	 nop
 990 0014 0C37     	 adds r7,r7,#12
 991              	.LCFI72:
 992              	 .cfi_def_cfa_offset 4
 993 0016 BD46     	 mov sp,r7
 994              	.LCFI73:
 995              	 .cfi_def_cfa_register 13
 996              	 
 997 0018 80BC     	 pop {r7}
 998              	.LCFI74:
 999              	 .cfi_restore 7
 1000              	 .cfi_def_cfa_offset 0
 1001 001a 7047     	 bx lr
 1002              	 .cfi_endproc
 1003              	.LFE81:
 1005              	 .section .text.pio_disable_output_write,"ax",%progbits
 1006              	 .align 1
 1007              	 .global pio_disable_output_write
 1008              	 .syntax unified
 1009              	 .thumb
 1010              	 .thumb_func
 1011              	 .fpu softvfp
 1013              	pio_disable_output_write:
 1014              	.LFB82:
 474:.././hal/sam3u1c/pio.c **** 
 475:.././hal/sam3u1c/pio.c **** /**
 476:.././hal/sam3u1c/pio.c ****  * \brief Disable PIO output write.
 477:.././hal/sam3u1c/pio.c ****  *
 478:.././hal/sam3u1c/pio.c ****  * \param p_pio Pointer to a PIO instance.
 479:.././hal/sam3u1c/pio.c ****  * \param ul_mask Bitmask of one or more pin(s) to configure.
 480:.././hal/sam3u1c/pio.c ****  */
 481:.././hal/sam3u1c/pio.c **** void pio_disable_output_write(Pio *p_pio, const uint32_t ul_mask)
 482:.././hal/sam3u1c/pio.c **** {
 1015              	 .loc 1 482 1
 1016              	 .cfi_startproc
 1017              	 
 1018              	 
 1019              	 
 1020 0000 80B4     	 push {r7}
 1021              	.LCFI75:
 1022              	 .cfi_def_cfa_offset 4
 1023              	 .cfi_offset 7,-4
 1024 0002 83B0     	 sub sp,sp,#12
 1025              	.LCFI76:
 1026              	 .cfi_def_cfa_offset 16
 1027 0004 00AF     	 add r7,sp,#0
 1028              	.LCFI77:
 1029              	 .cfi_def_cfa_register 7
 1030 0006 7860     	 str r0,[r7,#4]
 1031 0008 3960     	 str r1,[r7]
 483:.././hal/sam3u1c/pio.c **** 	p_pio->PIO_OWDR = ul_mask;
 1032              	 .loc 1 483 18
 1033 000a 7B68     	 ldr r3,[r7,#4]
 1034 000c 3A68     	 ldr r2,[r7]
 1035 000e C3F8A420 	 str r2,[r3,#164]
 484:.././hal/sam3u1c/pio.c **** }
 1036              	 .loc 1 484 1
 1037 0012 00BF     	 nop
 1038 0014 0C37     	 adds r7,r7,#12
 1039              	.LCFI78:
 1040              	 .cfi_def_cfa_offset 4
 1041 0016 BD46     	 mov sp,r7
 1042              	.LCFI79:
 1043              	 .cfi_def_cfa_register 13
 1044              	 
 1045 0018 80BC     	 pop {r7}
 1046              	.LCFI80:
 1047              	 .cfi_restore 7
 1048              	 .cfi_def_cfa_offset 0
 1049 001a 7047     	 bx lr
 1050              	 .cfi_endproc
 1051              	.LFE82:
 1053              	 .section .text.pio_get_output_write_status,"ax",%progbits
 1054              	 .align 1
 1055              	 .global pio_get_output_write_status
 1056              	 .syntax unified
 1057              	 .thumb
 1058              	 .thumb_func
 1059              	 .fpu softvfp
 1061              	pio_get_output_write_status:
 1062              	.LFB83:
 485:.././hal/sam3u1c/pio.c **** 
 486:.././hal/sam3u1c/pio.c **** /**
 487:.././hal/sam3u1c/pio.c ****  * \brief Read PIO output write status.
 488:.././hal/sam3u1c/pio.c ****  *
 489:.././hal/sam3u1c/pio.c ****  * \param p_pio Pointer to a PIO instance.
 490:.././hal/sam3u1c/pio.c ****  *
 491:.././hal/sam3u1c/pio.c ****  * \return The output write mask value.
 492:.././hal/sam3u1c/pio.c ****  */
 493:.././hal/sam3u1c/pio.c **** uint32_t pio_get_output_write_status(const Pio *p_pio)
 494:.././hal/sam3u1c/pio.c **** {
 1063              	 .loc 1 494 1
 1064              	 .cfi_startproc
 1065              	 
 1066              	 
 1067              	 
 1068 0000 80B4     	 push {r7}
 1069              	.LCFI81:
 1070              	 .cfi_def_cfa_offset 4
 1071              	 .cfi_offset 7,-4
 1072 0002 83B0     	 sub sp,sp,#12
 1073              	.LCFI82:
 1074              	 .cfi_def_cfa_offset 16
 1075 0004 00AF     	 add r7,sp,#0
 1076              	.LCFI83:
 1077              	 .cfi_def_cfa_register 7
 1078 0006 7860     	 str r0,[r7,#4]
 495:.././hal/sam3u1c/pio.c **** 	return p_pio->PIO_OWSR;
 1079              	 .loc 1 495 14
 1080 0008 7B68     	 ldr r3,[r7,#4]
 1081 000a D3F8A830 	 ldr r3,[r3,#168]
 496:.././hal/sam3u1c/pio.c **** }
 1082              	 .loc 1 496 1
 1083 000e 1846     	 mov r0,r3
 1084 0010 0C37     	 adds r7,r7,#12
 1085              	.LCFI84:
 1086              	 .cfi_def_cfa_offset 4
 1087 0012 BD46     	 mov sp,r7
 1088              	.LCFI85:
 1089              	 .cfi_def_cfa_register 13
 1090              	 
 1091 0014 80BC     	 pop {r7}
 1092              	.LCFI86:
 1093              	 .cfi_restore 7
 1094              	 .cfi_def_cfa_offset 0
 1095 0016 7047     	 bx lr
 1096              	 .cfi_endproc
 1097              	.LFE83:
 1099              	 .section .text.pio_sync_output_write,"ax",%progbits
 1100              	 .align 1
 1101              	 .global pio_sync_output_write
 1102              	 .syntax unified
 1103              	 .thumb
 1104              	 .thumb_func
 1105              	 .fpu softvfp
 1107              	pio_sync_output_write:
 1108              	.LFB84:
 497:.././hal/sam3u1c/pio.c **** 
 498:.././hal/sam3u1c/pio.c **** /**
 499:.././hal/sam3u1c/pio.c ****  * \brief Synchronously write on output pins.
 500:.././hal/sam3u1c/pio.c ****  * \note Only bits unmasked by PIO_OWSR (Output Write Status Register) are
 501:.././hal/sam3u1c/pio.c ****  * written.
 502:.././hal/sam3u1c/pio.c ****  *
 503:.././hal/sam3u1c/pio.c ****  * \param p_pio Pointer to a PIO instance.
 504:.././hal/sam3u1c/pio.c ****  * \param ul_mask Bitmask of one or more pin(s) to configure.
 505:.././hal/sam3u1c/pio.c ****  */
 506:.././hal/sam3u1c/pio.c **** void pio_sync_output_write(Pio *p_pio, const uint32_t ul_mask)
 507:.././hal/sam3u1c/pio.c **** {
 1109              	 .loc 1 507 1
 1110              	 .cfi_startproc
 1111              	 
 1112              	 
 1113              	 
 1114 0000 80B4     	 push {r7}
 1115              	.LCFI87:
 1116              	 .cfi_def_cfa_offset 4
 1117              	 .cfi_offset 7,-4
 1118 0002 83B0     	 sub sp,sp,#12
 1119              	.LCFI88:
 1120              	 .cfi_def_cfa_offset 16
 1121 0004 00AF     	 add r7,sp,#0
 1122              	.LCFI89:
 1123              	 .cfi_def_cfa_register 7
 1124 0006 7860     	 str r0,[r7,#4]
 1125 0008 3960     	 str r1,[r7]
 508:.././hal/sam3u1c/pio.c **** 	p_pio->PIO_ODSR = ul_mask;
 1126              	 .loc 1 508 18
 1127 000a 7B68     	 ldr r3,[r7,#4]
 1128 000c 3A68     	 ldr r2,[r7]
 1129 000e 9A63     	 str r2,[r3,#56]
 509:.././hal/sam3u1c/pio.c **** }
 1130              	 .loc 1 509 1
 1131 0010 00BF     	 nop
 1132 0012 0C37     	 adds r7,r7,#12
 1133              	.LCFI90:
 1134              	 .cfi_def_cfa_offset 4
 1135 0014 BD46     	 mov sp,r7
 1136              	.LCFI91:
 1137              	 .cfi_def_cfa_register 13
 1138              	 
 1139 0016 80BC     	 pop {r7}
 1140              	.LCFI92:
 1141              	 .cfi_restore 7
 1142              	 .cfi_def_cfa_offset 0
 1143 0018 7047     	 bx lr
 1144              	 .cfi_endproc
 1145              	.LFE84:
 1147              	 .section .text.pio_configure_interrupt,"ax",%progbits
 1148              	 .align 1
 1149              	 .global pio_configure_interrupt
 1150              	 .syntax unified
 1151              	 .thumb
 1152              	 .thumb_func
 1153              	 .fpu softvfp
 1155              	pio_configure_interrupt:
 1156              	.LFB85:
 510:.././hal/sam3u1c/pio.c **** 
 511:.././hal/sam3u1c/pio.c **** #if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM)
 512:.././hal/sam3u1c/pio.c **** /**
 513:.././hal/sam3u1c/pio.c ****  * \brief Configure PIO pin schmitt trigger. By default the Schmitt trigger is
 514:.././hal/sam3u1c/pio.c ****  * active.
 515:.././hal/sam3u1c/pio.c ****  * Disabling the Schmitt Trigger is requested when using the QTouch Library.
 516:.././hal/sam3u1c/pio.c ****  *
 517:.././hal/sam3u1c/pio.c ****  * \param p_pio Pointer to a PIO instance.
 518:.././hal/sam3u1c/pio.c ****  * \param ul_mask Bitmask of one or more pin(s) to configure.
 519:.././hal/sam3u1c/pio.c ****  */
 520:.././hal/sam3u1c/pio.c **** void pio_set_schmitt_trigger(Pio *p_pio, const uint32_t ul_mask)
 521:.././hal/sam3u1c/pio.c **** {
 522:.././hal/sam3u1c/pio.c **** 	p_pio->PIO_SCHMITT = ul_mask;
 523:.././hal/sam3u1c/pio.c **** }
 524:.././hal/sam3u1c/pio.c **** 
 525:.././hal/sam3u1c/pio.c **** /**
 526:.././hal/sam3u1c/pio.c ****  * \brief Get PIO pin schmitt trigger status.
 527:.././hal/sam3u1c/pio.c ****  *
 528:.././hal/sam3u1c/pio.c ****  * \param p_pio Pointer to a PIO instance.
 529:.././hal/sam3u1c/pio.c ****  *
 530:.././hal/sam3u1c/pio.c ****  * \return The schmitt trigger mask value.
 531:.././hal/sam3u1c/pio.c ****  */
 532:.././hal/sam3u1c/pio.c **** uint32_t pio_get_schmitt_trigger(const Pio *p_pio)
 533:.././hal/sam3u1c/pio.c **** {
 534:.././hal/sam3u1c/pio.c **** 	return p_pio->PIO_SCHMITT;
 535:.././hal/sam3u1c/pio.c **** }
 536:.././hal/sam3u1c/pio.c **** #endif
 537:.././hal/sam3u1c/pio.c **** 
 538:.././hal/sam3u1c/pio.c **** /**
 539:.././hal/sam3u1c/pio.c ****  * \brief Configure the given interrupt source.
 540:.././hal/sam3u1c/pio.c ****  * Interrupt can be configured to trigger on rising edge, falling edge,
 541:.././hal/sam3u1c/pio.c ****  * high level, low level or simply on level change.
 542:.././hal/sam3u1c/pio.c ****  *
 543:.././hal/sam3u1c/pio.c ****  * \param p_pio Pointer to a PIO instance.
 544:.././hal/sam3u1c/pio.c ****  * \param ul_mask Interrupt source bit map.
 545:.././hal/sam3u1c/pio.c ****  * \param ul_attr Interrupt source attributes.
 546:.././hal/sam3u1c/pio.c ****  */
 547:.././hal/sam3u1c/pio.c **** void pio_configure_interrupt(Pio *p_pio, const uint32_t ul_mask,
 548:.././hal/sam3u1c/pio.c **** 		const uint32_t ul_attr)
 549:.././hal/sam3u1c/pio.c **** {
 1157              	 .loc 1 549 1
 1158              	 .cfi_startproc
 1159              	 
 1160              	 
 1161              	 
 1162 0000 80B4     	 push {r7}
 1163              	.LCFI93:
 1164              	 .cfi_def_cfa_offset 4
 1165              	 .cfi_offset 7,-4
 1166 0002 85B0     	 sub sp,sp,#20
 1167              	.LCFI94:
 1168              	 .cfi_def_cfa_offset 24
 1169 0004 00AF     	 add r7,sp,#0
 1170              	.LCFI95:
 1171              	 .cfi_def_cfa_register 7
 1172 0006 F860     	 str r0,[r7,#12]
 1173 0008 B960     	 str r1,[r7,#8]
 1174 000a 7A60     	 str r2,[r7,#4]
 550:.././hal/sam3u1c/pio.c **** 	/* Configure additional interrupt mode registers. */
 551:.././hal/sam3u1c/pio.c **** 	if (ul_attr & PIO_IT_AIME) {
 1175              	 .loc 1 551 14
 1176 000c 7B68     	 ldr r3,[r7,#4]
 1177 000e 03F01003 	 and r3,r3,#16
 1178              	 .loc 1 551 5
 1179 0012 002B     	 cmp r3,#0
 1180 0014 20D0     	 beq .L58
 552:.././hal/sam3u1c/pio.c **** 		/* Enable additional interrupt mode. */
 553:.././hal/sam3u1c/pio.c **** 		p_pio->PIO_AIMER = ul_mask;
 1181              	 .loc 1 553 20
 1182 0016 FB68     	 ldr r3,[r7,#12]
 1183 0018 BA68     	 ldr r2,[r7,#8]
 1184 001a C3F8B020 	 str r2,[r3,#176]
 554:.././hal/sam3u1c/pio.c **** 
 555:.././hal/sam3u1c/pio.c **** 		/* If bit field of the selected pin is 1, set as
 556:.././hal/sam3u1c/pio.c **** 		   Rising Edge/High level detection event. */
 557:.././hal/sam3u1c/pio.c **** 		if (ul_attr & PIO_IT_RE_OR_HL) {
 1185              	 .loc 1 557 15
 1186 001e 7B68     	 ldr r3,[r7,#4]
 1187 0020 03F02003 	 and r3,r3,#32
 1188              	 .loc 1 557 6
 1189 0024 002B     	 cmp r3,#0
 1190 0026 04D0     	 beq .L59
 558:.././hal/sam3u1c/pio.c **** 			/* Rising Edge or High Level */
 559:.././hal/sam3u1c/pio.c **** 			p_pio->PIO_REHLSR = ul_mask;
 1191              	 .loc 1 559 22
 1192 0028 FB68     	 ldr r3,[r7,#12]
 1193 002a BA68     	 ldr r2,[r7,#8]
 1194 002c C3F8D420 	 str r2,[r3,#212]
 1195 0030 03E0     	 b .L60
 1196              	.L59:
 560:.././hal/sam3u1c/pio.c **** 		} else {
 561:.././hal/sam3u1c/pio.c **** 			/* Falling Edge or Low Level */
 562:.././hal/sam3u1c/pio.c **** 			p_pio->PIO_FELLSR = ul_mask;
 1197              	 .loc 1 562 22
 1198 0032 FB68     	 ldr r3,[r7,#12]
 1199 0034 BA68     	 ldr r2,[r7,#8]
 1200 0036 C3F8D020 	 str r2,[r3,#208]
 1201              	.L60:
 563:.././hal/sam3u1c/pio.c **** 		}
 564:.././hal/sam3u1c/pio.c **** 
 565:.././hal/sam3u1c/pio.c **** 		/* If bit field of the selected pin is 1, set as
 566:.././hal/sam3u1c/pio.c **** 		   edge detection source. */
 567:.././hal/sam3u1c/pio.c **** 		if (ul_attr & PIO_IT_EDGE) {
 1202              	 .loc 1 567 15
 1203 003a 7B68     	 ldr r3,[r7,#4]
 1204 003c 03F04003 	 and r3,r3,#64
 1205              	 .loc 1 567 6
 1206 0040 002B     	 cmp r3,#0
 1207 0042 04D0     	 beq .L61
 568:.././hal/sam3u1c/pio.c **** 			/* Edge select */
 569:.././hal/sam3u1c/pio.c **** 			p_pio->PIO_ESR = ul_mask;
 1208              	 .loc 1 569 19
 1209 0044 FB68     	 ldr r3,[r7,#12]
 1210 0046 BA68     	 ldr r2,[r7,#8]
 1211 0048 C3F8C020 	 str r2,[r3,#192]
 570:.././hal/sam3u1c/pio.c **** 		} else {
 571:.././hal/sam3u1c/pio.c **** 			/* Level select */
 572:.././hal/sam3u1c/pio.c **** 			p_pio->PIO_LSR = ul_mask;
 573:.././hal/sam3u1c/pio.c **** 		}
 574:.././hal/sam3u1c/pio.c **** 	} else {
 575:.././hal/sam3u1c/pio.c **** 		/* Disable additional interrupt mode. */
 576:.././hal/sam3u1c/pio.c **** 		p_pio->PIO_AIMDR = ul_mask;
 577:.././hal/sam3u1c/pio.c **** 	}
 578:.././hal/sam3u1c/pio.c **** }
 1212              	 .loc 1 578 1
 1213 004c 08E0     	 b .L63
 1214              	.L61:
 572:.././hal/sam3u1c/pio.c **** 		}
 1215              	 .loc 1 572 19
 1216 004e FB68     	 ldr r3,[r7,#12]
 1217 0050 BA68     	 ldr r2,[r7,#8]
 1218 0052 C3F8C420 	 str r2,[r3,#196]
 1219              	 .loc 1 578 1
 1220 0056 03E0     	 b .L63
 1221              	.L58:
 576:.././hal/sam3u1c/pio.c **** 	}
 1222              	 .loc 1 576 20
 1223 0058 FB68     	 ldr r3,[r7,#12]
 1224 005a BA68     	 ldr r2,[r7,#8]
 1225 005c C3F8B420 	 str r2,[r3,#180]
 1226              	.L63:
 1227              	 .loc 1 578 1
 1228 0060 00BF     	 nop
 1229 0062 1437     	 adds r7,r7,#20
 1230              	.LCFI96:
 1231              	 .cfi_def_cfa_offset 4
 1232 0064 BD46     	 mov sp,r7
 1233              	.LCFI97:
 1234              	 .cfi_def_cfa_register 13
 1235              	 
 1236 0066 80BC     	 pop {r7}
 1237              	.LCFI98:
 1238              	 .cfi_restore 7
 1239              	 .cfi_def_cfa_offset 0
 1240 0068 7047     	 bx lr
 1241              	 .cfi_endproc
 1242              	.LFE85:
 1244              	 .section .text.pio_enable_interrupt,"ax",%progbits
 1245              	 .align 1
 1246              	 .global pio_enable_interrupt
 1247              	 .syntax unified
 1248              	 .thumb
 1249              	 .thumb_func
 1250              	 .fpu softvfp
 1252              	pio_enable_interrupt:
 1253              	.LFB86:
 579:.././hal/sam3u1c/pio.c **** 
 580:.././hal/sam3u1c/pio.c **** /**
 581:.././hal/sam3u1c/pio.c ****  * \brief Enable the given interrupt source.
 582:.././hal/sam3u1c/pio.c ****  * The PIO must be configured as an NVIC interrupt source as well.
 583:.././hal/sam3u1c/pio.c ****  * The status register of the corresponding PIO controller is cleared
 584:.././hal/sam3u1c/pio.c ****  * prior to enabling the interrupt.
 585:.././hal/sam3u1c/pio.c ****  *
 586:.././hal/sam3u1c/pio.c ****  * \param p_pio Pointer to a PIO instance.
 587:.././hal/sam3u1c/pio.c ****  * \param ul_mask Interrupt sources bit map.
 588:.././hal/sam3u1c/pio.c ****  */
 589:.././hal/sam3u1c/pio.c **** void pio_enable_interrupt(Pio *p_pio, const uint32_t ul_mask)
 590:.././hal/sam3u1c/pio.c **** {
 1254              	 .loc 1 590 1
 1255              	 .cfi_startproc
 1256              	 
 1257              	 
 1258              	 
 1259 0000 80B4     	 push {r7}
 1260              	.LCFI99:
 1261              	 .cfi_def_cfa_offset 4
 1262              	 .cfi_offset 7,-4
 1263 0002 83B0     	 sub sp,sp,#12
 1264              	.LCFI100:
 1265              	 .cfi_def_cfa_offset 16
 1266 0004 00AF     	 add r7,sp,#0
 1267              	.LCFI101:
 1268              	 .cfi_def_cfa_register 7
 1269 0006 7860     	 str r0,[r7,#4]
 1270 0008 3960     	 str r1,[r7]
 591:.././hal/sam3u1c/pio.c **** 	p_pio->PIO_ISR;
 1271              	 .loc 1 591 7
 1272 000a 7B68     	 ldr r3,[r7,#4]
 1273 000c DB6C     	 ldr r3,[r3,#76]
 592:.././hal/sam3u1c/pio.c **** 	p_pio->PIO_IER = ul_mask;
 1274              	 .loc 1 592 17
 1275 000e 7B68     	 ldr r3,[r7,#4]
 1276 0010 3A68     	 ldr r2,[r7]
 1277 0012 1A64     	 str r2,[r3,#64]
 593:.././hal/sam3u1c/pio.c **** }
 1278              	 .loc 1 593 1
 1279 0014 00BF     	 nop
 1280 0016 0C37     	 adds r7,r7,#12
 1281              	.LCFI102:
 1282              	 .cfi_def_cfa_offset 4
 1283 0018 BD46     	 mov sp,r7
 1284              	.LCFI103:
 1285              	 .cfi_def_cfa_register 13
 1286              	 
 1287 001a 80BC     	 pop {r7}
 1288              	.LCFI104:
 1289              	 .cfi_restore 7
 1290              	 .cfi_def_cfa_offset 0
 1291 001c 7047     	 bx lr
 1292              	 .cfi_endproc
 1293              	.LFE86:
 1295              	 .section .text.pio_disable_interrupt,"ax",%progbits
 1296              	 .align 1
 1297              	 .global pio_disable_interrupt
 1298              	 .syntax unified
 1299              	 .thumb
 1300              	 .thumb_func
 1301              	 .fpu softvfp
 1303              	pio_disable_interrupt:
 1304              	.LFB87:
 594:.././hal/sam3u1c/pio.c **** 
 595:.././hal/sam3u1c/pio.c **** /**
 596:.././hal/sam3u1c/pio.c ****  * \brief Disable a given interrupt source, with no added side effects.
 597:.././hal/sam3u1c/pio.c ****  *
 598:.././hal/sam3u1c/pio.c ****  * \param p_pio Pointer to a PIO instance.
 599:.././hal/sam3u1c/pio.c ****  * \param ul_mask Interrupt sources bit map.
 600:.././hal/sam3u1c/pio.c ****  */
 601:.././hal/sam3u1c/pio.c **** void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
 602:.././hal/sam3u1c/pio.c **** {
 1305              	 .loc 1 602 1
 1306              	 .cfi_startproc
 1307              	 
 1308              	 
 1309              	 
 1310 0000 80B4     	 push {r7}
 1311              	.LCFI105:
 1312              	 .cfi_def_cfa_offset 4
 1313              	 .cfi_offset 7,-4
 1314 0002 83B0     	 sub sp,sp,#12
 1315              	.LCFI106:
 1316              	 .cfi_def_cfa_offset 16
 1317 0004 00AF     	 add r7,sp,#0
 1318              	.LCFI107:
 1319              	 .cfi_def_cfa_register 7
 1320 0006 7860     	 str r0,[r7,#4]
 1321 0008 3960     	 str r1,[r7]
 603:.././hal/sam3u1c/pio.c **** 	p_pio->PIO_IDR = ul_mask;
 1322              	 .loc 1 603 17
 1323 000a 7B68     	 ldr r3,[r7,#4]
 1324 000c 3A68     	 ldr r2,[r7]
 1325 000e 5A64     	 str r2,[r3,#68]
 604:.././hal/sam3u1c/pio.c **** }
 1326              	 .loc 1 604 1
 1327 0010 00BF     	 nop
 1328 0012 0C37     	 adds r7,r7,#12
 1329              	.LCFI108:
 1330              	 .cfi_def_cfa_offset 4
 1331 0014 BD46     	 mov sp,r7
 1332              	.LCFI109:
 1333              	 .cfi_def_cfa_register 13
 1334              	 
 1335 0016 80BC     	 pop {r7}
 1336              	.LCFI110:
 1337              	 .cfi_restore 7
 1338              	 .cfi_def_cfa_offset 0
 1339 0018 7047     	 bx lr
 1340              	 .cfi_endproc
 1341              	.LFE87:
 1343              	 .section .text.pio_get_interrupt_status,"ax",%progbits
 1344              	 .align 1
 1345              	 .global pio_get_interrupt_status
 1346              	 .syntax unified
 1347              	 .thumb
 1348              	 .thumb_func
 1349              	 .fpu softvfp
 1351              	pio_get_interrupt_status:
 1352              	.LFB88:
 605:.././hal/sam3u1c/pio.c **** 
 606:.././hal/sam3u1c/pio.c **** /**
 607:.././hal/sam3u1c/pio.c ****  * \brief Read PIO interrupt status.
 608:.././hal/sam3u1c/pio.c ****  *
 609:.././hal/sam3u1c/pio.c ****  * \param p_pio Pointer to a PIO instance.
 610:.././hal/sam3u1c/pio.c ****  *
 611:.././hal/sam3u1c/pio.c ****  * \return The interrupt status mask value.
 612:.././hal/sam3u1c/pio.c ****  */
 613:.././hal/sam3u1c/pio.c **** uint32_t pio_get_interrupt_status(const Pio *p_pio)
 614:.././hal/sam3u1c/pio.c **** {
 1353              	 .loc 1 614 1
 1354              	 .cfi_startproc
 1355              	 
 1356              	 
 1357              	 
 1358 0000 80B4     	 push {r7}
 1359              	.LCFI111:
 1360              	 .cfi_def_cfa_offset 4
 1361              	 .cfi_offset 7,-4
 1362 0002 83B0     	 sub sp,sp,#12
 1363              	.LCFI112:
 1364              	 .cfi_def_cfa_offset 16
 1365 0004 00AF     	 add r7,sp,#0
 1366              	.LCFI113:
 1367              	 .cfi_def_cfa_register 7
 1368 0006 7860     	 str r0,[r7,#4]
 615:.././hal/sam3u1c/pio.c **** 	return p_pio->PIO_ISR;
 1369              	 .loc 1 615 14
 1370 0008 7B68     	 ldr r3,[r7,#4]
 1371 000a DB6C     	 ldr r3,[r3,#76]
 616:.././hal/sam3u1c/pio.c **** }
 1372              	 .loc 1 616 1
 1373 000c 1846     	 mov r0,r3
 1374 000e 0C37     	 adds r7,r7,#12
 1375              	.LCFI114:
 1376              	 .cfi_def_cfa_offset 4
 1377 0010 BD46     	 mov sp,r7
 1378              	.LCFI115:
 1379              	 .cfi_def_cfa_register 13
 1380              	 
 1381 0012 80BC     	 pop {r7}
 1382              	.LCFI116:
 1383              	 .cfi_restore 7
 1384              	 .cfi_def_cfa_offset 0
 1385 0014 7047     	 bx lr
 1386              	 .cfi_endproc
 1387              	.LFE88:
 1389              	 .section .text.pio_get_interrupt_mask,"ax",%progbits
 1390              	 .align 1
 1391              	 .global pio_get_interrupt_mask
 1392              	 .syntax unified
 1393              	 .thumb
 1394              	 .thumb_func
 1395              	 .fpu softvfp
 1397              	pio_get_interrupt_mask:
 1398              	.LFB89:
 617:.././hal/sam3u1c/pio.c **** 
 618:.././hal/sam3u1c/pio.c **** /**
 619:.././hal/sam3u1c/pio.c ****  * \brief Read PIO interrupt mask.
 620:.././hal/sam3u1c/pio.c ****  *
 621:.././hal/sam3u1c/pio.c ****  * \param p_pio Pointer to a PIO instance.
 622:.././hal/sam3u1c/pio.c ****  *
 623:.././hal/sam3u1c/pio.c ****  * \return The interrupt mask value.
 624:.././hal/sam3u1c/pio.c ****  */
 625:.././hal/sam3u1c/pio.c **** uint32_t pio_get_interrupt_mask(const Pio *p_pio)
 626:.././hal/sam3u1c/pio.c **** {
 1399              	 .loc 1 626 1
 1400              	 .cfi_startproc
 1401              	 
 1402              	 
 1403              	 
 1404 0000 80B4     	 push {r7}
 1405              	.LCFI117:
 1406              	 .cfi_def_cfa_offset 4
 1407              	 .cfi_offset 7,-4
 1408 0002 83B0     	 sub sp,sp,#12
 1409              	.LCFI118:
 1410              	 .cfi_def_cfa_offset 16
 1411 0004 00AF     	 add r7,sp,#0
 1412              	.LCFI119:
 1413              	 .cfi_def_cfa_register 7
 1414 0006 7860     	 str r0,[r7,#4]
 627:.././hal/sam3u1c/pio.c **** 	return p_pio->PIO_IMR;
 1415              	 .loc 1 627 14
 1416 0008 7B68     	 ldr r3,[r7,#4]
 1417 000a 9B6C     	 ldr r3,[r3,#72]
 628:.././hal/sam3u1c/pio.c **** }
 1418              	 .loc 1 628 1
 1419 000c 1846     	 mov r0,r3
 1420 000e 0C37     	 adds r7,r7,#12
 1421              	.LCFI120:
 1422              	 .cfi_def_cfa_offset 4
 1423 0010 BD46     	 mov sp,r7
 1424              	.LCFI121:
 1425              	 .cfi_def_cfa_register 13
 1426              	 
 1427 0012 80BC     	 pop {r7}
 1428              	.LCFI122:
 1429              	 .cfi_restore 7
 1430              	 .cfi_def_cfa_offset 0
 1431 0014 7047     	 bx lr
 1432              	 .cfi_endproc
 1433              	.LFE89:
 1435              	 .section .text.pio_set_additional_interrupt_mode,"ax",%progbits
 1436              	 .align 1
 1437              	 .global pio_set_additional_interrupt_mode
 1438              	 .syntax unified
 1439              	 .thumb
 1440              	 .thumb_func
 1441              	 .fpu softvfp
 1443              	pio_set_additional_interrupt_mode:
 1444              	.LFB90:
 629:.././hal/sam3u1c/pio.c **** 
 630:.././hal/sam3u1c/pio.c **** /**
 631:.././hal/sam3u1c/pio.c ****  * \brief Set additional interrupt mode.
 632:.././hal/sam3u1c/pio.c ****  *
 633:.././hal/sam3u1c/pio.c ****  * \param p_pio Pointer to a PIO instance.
 634:.././hal/sam3u1c/pio.c ****  * \param ul_mask Interrupt sources bit map.
 635:.././hal/sam3u1c/pio.c ****  * \param ul_attribute Pin(s) attributes.
 636:.././hal/sam3u1c/pio.c ****  */
 637:.././hal/sam3u1c/pio.c **** void pio_set_additional_interrupt_mode(Pio *p_pio,
 638:.././hal/sam3u1c/pio.c **** 		const uint32_t ul_mask, const uint32_t ul_attribute)
 639:.././hal/sam3u1c/pio.c **** {
 1445              	 .loc 1 639 1
 1446              	 .cfi_startproc
 1447              	 
 1448              	 
 1449              	 
 1450 0000 80B4     	 push {r7}
 1451              	.LCFI123:
 1452              	 .cfi_def_cfa_offset 4
 1453              	 .cfi_offset 7,-4
 1454 0002 85B0     	 sub sp,sp,#20
 1455              	.LCFI124:
 1456              	 .cfi_def_cfa_offset 24
 1457 0004 00AF     	 add r7,sp,#0
 1458              	.LCFI125:
 1459              	 .cfi_def_cfa_register 7
 1460 0006 F860     	 str r0,[r7,#12]
 1461 0008 B960     	 str r1,[r7,#8]
 1462 000a 7A60     	 str r2,[r7,#4]
 640:.././hal/sam3u1c/pio.c **** 	/* Enables additional interrupt mode if needed */
 641:.././hal/sam3u1c/pio.c **** 	if (ul_attribute & PIO_IT_AIME) {
 1463              	 .loc 1 641 19
 1464 000c 7B68     	 ldr r3,[r7,#4]
 1465 000e 03F01003 	 and r3,r3,#16
 1466              	 .loc 1 641 5
 1467 0012 002B     	 cmp r3,#0
 1468 0014 20D0     	 beq .L71
 642:.././hal/sam3u1c/pio.c **** 		/* Enables additional interrupt mode */
 643:.././hal/sam3u1c/pio.c **** 		p_pio->PIO_AIMER = ul_mask;
 1469              	 .loc 1 643 20
 1470 0016 FB68     	 ldr r3,[r7,#12]
 1471 0018 BA68     	 ldr r2,[r7,#8]
 1472 001a C3F8B020 	 str r2,[r3,#176]
 644:.././hal/sam3u1c/pio.c **** 
 645:.././hal/sam3u1c/pio.c **** 		/* Configures the Polarity of the event detection */
 646:.././hal/sam3u1c/pio.c **** 		/* (Rising/Falling Edge or High/Low Level) */
 647:.././hal/sam3u1c/pio.c **** 		if (ul_attribute & PIO_IT_RE_OR_HL) {
 1473              	 .loc 1 647 20
 1474 001e 7B68     	 ldr r3,[r7,#4]
 1475 0020 03F02003 	 and r3,r3,#32
 1476              	 .loc 1 647 6
 1477 0024 002B     	 cmp r3,#0
 1478 0026 04D0     	 beq .L72
 648:.././hal/sam3u1c/pio.c **** 			/* Rising Edge or High Level */
 649:.././hal/sam3u1c/pio.c **** 			p_pio->PIO_REHLSR = ul_mask;
 1479              	 .loc 1 649 22
 1480 0028 FB68     	 ldr r3,[r7,#12]
 1481 002a BA68     	 ldr r2,[r7,#8]
 1482 002c C3F8D420 	 str r2,[r3,#212]
 1483 0030 03E0     	 b .L73
 1484              	.L72:
 650:.././hal/sam3u1c/pio.c **** 		} else {
 651:.././hal/sam3u1c/pio.c **** 			/* Falling Edge or Low Level */
 652:.././hal/sam3u1c/pio.c **** 			p_pio->PIO_FELLSR = ul_mask;
 1485              	 .loc 1 652 22
 1486 0032 FB68     	 ldr r3,[r7,#12]
 1487 0034 BA68     	 ldr r2,[r7,#8]
 1488 0036 C3F8D020 	 str r2,[r3,#208]
 1489              	.L73:
 653:.././hal/sam3u1c/pio.c **** 		}
 654:.././hal/sam3u1c/pio.c **** 
 655:.././hal/sam3u1c/pio.c **** 		/* Configures the type of event detection (Edge or Level) */
 656:.././hal/sam3u1c/pio.c **** 		if (ul_attribute & PIO_IT_EDGE) {
 1490              	 .loc 1 656 20
 1491 003a 7B68     	 ldr r3,[r7,#4]
 1492 003c 03F04003 	 and r3,r3,#64
 1493              	 .loc 1 656 6
 1494 0040 002B     	 cmp r3,#0
 1495 0042 04D0     	 beq .L74
 657:.././hal/sam3u1c/pio.c **** 			/* Edge select */
 658:.././hal/sam3u1c/pio.c **** 			p_pio->PIO_ESR = ul_mask;
 1496              	 .loc 1 658 19
 1497 0044 FB68     	 ldr r3,[r7,#12]
 1498 0046 BA68     	 ldr r2,[r7,#8]
 1499 0048 C3F8C020 	 str r2,[r3,#192]
 659:.././hal/sam3u1c/pio.c **** 		} else {
 660:.././hal/sam3u1c/pio.c **** 			/* Level select */
 661:.././hal/sam3u1c/pio.c **** 			p_pio->PIO_LSR = ul_mask;
 662:.././hal/sam3u1c/pio.c **** 		}
 663:.././hal/sam3u1c/pio.c **** 	} else {
 664:.././hal/sam3u1c/pio.c **** 		/* Disable additional interrupt mode */
 665:.././hal/sam3u1c/pio.c **** 		p_pio->PIO_AIMDR = ul_mask;
 666:.././hal/sam3u1c/pio.c **** 	}
 667:.././hal/sam3u1c/pio.c **** }
 1500              	 .loc 1 667 1
 1501 004c 08E0     	 b .L76
 1502              	.L74:
 661:.././hal/sam3u1c/pio.c **** 		}
 1503              	 .loc 1 661 19
 1504 004e FB68     	 ldr r3,[r7,#12]
 1505 0050 BA68     	 ldr r2,[r7,#8]
 1506 0052 C3F8C420 	 str r2,[r3,#196]
 1507              	 .loc 1 667 1
 1508 0056 03E0     	 b .L76
 1509              	.L71:
 665:.././hal/sam3u1c/pio.c **** 	}
 1510              	 .loc 1 665 20
 1511 0058 FB68     	 ldr r3,[r7,#12]
 1512 005a BA68     	 ldr r2,[r7,#8]
 1513 005c C3F8B420 	 str r2,[r3,#180]
 1514              	.L76:
 1515              	 .loc 1 667 1
 1516 0060 00BF     	 nop
 1517 0062 1437     	 adds r7,r7,#20
 1518              	.LCFI126:
 1519              	 .cfi_def_cfa_offset 4
 1520 0064 BD46     	 mov sp,r7
 1521              	.LCFI127:
 1522              	 .cfi_def_cfa_register 13
 1523              	 
 1524 0066 80BC     	 pop {r7}
 1525              	.LCFI128:
 1526              	 .cfi_restore 7
 1527              	 .cfi_def_cfa_offset 0
 1528 0068 7047     	 bx lr
 1529              	 .cfi_endproc
 1530              	.LFE90:
 1532              	 .section .text.pio_set_writeprotect,"ax",%progbits
 1533              	 .align 1
 1534              	 .global pio_set_writeprotect
 1535              	 .syntax unified
 1536              	 .thumb
 1537              	 .thumb_func
 1538              	 .fpu softvfp
 1540              	pio_set_writeprotect:
 1541              	.LFB91:
 668:.././hal/sam3u1c/pio.c **** 
 669:.././hal/sam3u1c/pio.c **** #ifndef PIO_WPMR_WPKEY_PASSWD
 670:.././hal/sam3u1c/pio.c **** #define PIO_WPMR_WPKEY_PASSWD    PIO_WPMR_WPKEY(0x50494FU)
 671:.././hal/sam3u1c/pio.c **** #endif
 672:.././hal/sam3u1c/pio.c **** 
 673:.././hal/sam3u1c/pio.c **** /**
 674:.././hal/sam3u1c/pio.c ****  * \brief Enable or disable write protect of PIO registers.
 675:.././hal/sam3u1c/pio.c ****  *
 676:.././hal/sam3u1c/pio.c ****  * \param p_pio Pointer to a PIO instance.
 677:.././hal/sam3u1c/pio.c ****  * \param ul_enable 1 to enable, 0 to disable.
 678:.././hal/sam3u1c/pio.c ****  */
 679:.././hal/sam3u1c/pio.c **** void pio_set_writeprotect(Pio *p_pio, const uint32_t ul_enable)
 680:.././hal/sam3u1c/pio.c **** {
 1542              	 .loc 1 680 1
 1543              	 .cfi_startproc
 1544              	 
 1545              	 
 1546              	 
 1547 0000 80B4     	 push {r7}
 1548              	.LCFI129:
 1549              	 .cfi_def_cfa_offset 4
 1550              	 .cfi_offset 7,-4
 1551 0002 83B0     	 sub sp,sp,#12
 1552              	.LCFI130:
 1553              	 .cfi_def_cfa_offset 16
 1554 0004 00AF     	 add r7,sp,#0
 1555              	.LCFI131:
 1556              	 .cfi_def_cfa_register 7
 1557 0006 7860     	 str r0,[r7,#4]
 1558 0008 3960     	 str r1,[r7]
 681:.././hal/sam3u1c/pio.c **** 	p_pio->PIO_WPMR = PIO_WPMR_WPKEY_PASSWD | ul_enable;
 1559              	 .loc 1 681 42
 1560 000a 3A68     	 ldr r2,[r7]
 1561 000c 044B     	 ldr r3,.L78
 1562 000e 1343     	 orrs r3,r3,r2
 1563              	 .loc 1 681 18
 1564 0010 7A68     	 ldr r2,[r7,#4]
 1565 0012 C2F8E430 	 str r3,[r2,#228]
 682:.././hal/sam3u1c/pio.c **** }
 1566              	 .loc 1 682 1
 1567 0016 00BF     	 nop
 1568 0018 0C37     	 adds r7,r7,#12
 1569              	.LCFI132:
 1570              	 .cfi_def_cfa_offset 4
 1571 001a BD46     	 mov sp,r7
 1572              	.LCFI133:
 1573              	 .cfi_def_cfa_register 13
 1574              	 
 1575 001c 80BC     	 pop {r7}
 1576              	.LCFI134:
 1577              	 .cfi_restore 7
 1578              	 .cfi_def_cfa_offset 0
 1579 001e 7047     	 bx lr
 1580              	.L79:
 1581              	 .align 2
 1582              	.L78:
 1583 0020 004F4950 	 .word 1346981632
 1584              	 .cfi_endproc
 1585              	.LFE91:
 1587              	 .section .text.pio_get_writeprotect_status,"ax",%progbits
 1588              	 .align 1
 1589              	 .global pio_get_writeprotect_status
 1590              	 .syntax unified
 1591              	 .thumb
 1592              	 .thumb_func
 1593              	 .fpu softvfp
 1595              	pio_get_writeprotect_status:
 1596              	.LFB92:
 683:.././hal/sam3u1c/pio.c **** 
 684:.././hal/sam3u1c/pio.c **** /**
 685:.././hal/sam3u1c/pio.c ****  * \brief Read write protect status.
 686:.././hal/sam3u1c/pio.c ****  *
 687:.././hal/sam3u1c/pio.c ****  * \param p_pio Pointer to a PIO instance.
 688:.././hal/sam3u1c/pio.c ****  *
 689:.././hal/sam3u1c/pio.c ****  * \return Return write protect status.
 690:.././hal/sam3u1c/pio.c ****  */
 691:.././hal/sam3u1c/pio.c **** uint32_t pio_get_writeprotect_status(const Pio *p_pio)
 692:.././hal/sam3u1c/pio.c **** {
 1597              	 .loc 1 692 1
 1598              	 .cfi_startproc
 1599              	 
 1600              	 
 1601              	 
 1602 0000 80B4     	 push {r7}
 1603              	.LCFI135:
 1604              	 .cfi_def_cfa_offset 4
 1605              	 .cfi_offset 7,-4
 1606 0002 83B0     	 sub sp,sp,#12
 1607              	.LCFI136:
 1608              	 .cfi_def_cfa_offset 16
 1609 0004 00AF     	 add r7,sp,#0
 1610              	.LCFI137:
 1611              	 .cfi_def_cfa_register 7
 1612 0006 7860     	 str r0,[r7,#4]
 693:.././hal/sam3u1c/pio.c **** 	return p_pio->PIO_WPSR;
 1613              	 .loc 1 693 14
 1614 0008 7B68     	 ldr r3,[r7,#4]
 1615 000a D3F8E830 	 ldr r3,[r3,#232]
 694:.././hal/sam3u1c/pio.c **** }
 1616              	 .loc 1 694 1
 1617 000e 1846     	 mov r0,r3
 1618 0010 0C37     	 adds r7,r7,#12
 1619              	.LCFI138:
 1620              	 .cfi_def_cfa_offset 4
 1621 0012 BD46     	 mov sp,r7
 1622              	.LCFI139:
 1623              	 .cfi_def_cfa_register 13
 1624              	 
 1625 0014 80BC     	 pop {r7}
 1626              	.LCFI140:
 1627              	 .cfi_restore 7
 1628              	 .cfi_def_cfa_offset 0
 1629 0016 7047     	 bx lr
 1630              	 .cfi_endproc
 1631              	.LFE92:
 1633              	 .section .text.pio_get_pin_value,"ax",%progbits
 1634              	 .align 1
 1635              	 .global pio_get_pin_value
 1636              	 .syntax unified
 1637              	 .thumb
 1638              	 .thumb_func
 1639              	 .fpu softvfp
 1641              	pio_get_pin_value:
 1642              	.LFB93:
 695:.././hal/sam3u1c/pio.c **** 
 696:.././hal/sam3u1c/pio.c **** /**
 697:.././hal/sam3u1c/pio.c ****  * \brief Return the value of a pin.
 698:.././hal/sam3u1c/pio.c ****  *
 699:.././hal/sam3u1c/pio.c ****  * \param ul_pin The pin number.
 700:.././hal/sam3u1c/pio.c ****  *
 701:.././hal/sam3u1c/pio.c ****  * \return The pin value.
 702:.././hal/sam3u1c/pio.c ****  *
 703:.././hal/sam3u1c/pio.c ****  * \note If pin is output: a pull-up or pull-down could hide the actual value.
 704:.././hal/sam3u1c/pio.c ****  *       The function \ref pio_get can be called to get the actual pin output
 705:.././hal/sam3u1c/pio.c ****  *       level.
 706:.././hal/sam3u1c/pio.c ****  * \note If pin is input: PIOx must be clocked to sample the signal.
 707:.././hal/sam3u1c/pio.c ****  *       See PMC driver.
 708:.././hal/sam3u1c/pio.c ****  */
 709:.././hal/sam3u1c/pio.c **** uint32_t pio_get_pin_value(uint32_t ul_pin)
 710:.././hal/sam3u1c/pio.c **** {
 1643              	 .loc 1 710 1
 1644              	 .cfi_startproc
 1645              	 
 1646              	 
 1647 0000 80B5     	 push {r7,lr}
 1648              	.LCFI141:
 1649              	 .cfi_def_cfa_offset 8
 1650              	 .cfi_offset 7,-8
 1651              	 .cfi_offset 14,-4
 1652 0002 84B0     	 sub sp,sp,#16
 1653              	.LCFI142:
 1654              	 .cfi_def_cfa_offset 24
 1655 0004 00AF     	 add r7,sp,#0
 1656              	.LCFI143:
 1657              	 .cfi_def_cfa_register 7
 1658 0006 7860     	 str r0,[r7,#4]
 711:.././hal/sam3u1c/pio.c **** 	Pio *p_pio = pio_get_pin_group(ul_pin);
 1659              	 .loc 1 711 15
 1660 0008 7868     	 ldr r0,[r7,#4]
 1661 000a 084B     	 ldr r3,.L84
 1662 000c 9847     	 blx r3
 1663              	.LVL8:
 1664 000e F860     	 str r0,[r7,#12]
 712:.././hal/sam3u1c/pio.c **** 
 713:.././hal/sam3u1c/pio.c **** 	return (p_pio->PIO_PDSR >> (ul_pin & 0x1F)) & 1;
 1665              	 .loc 1 713 15
 1666 0010 FB68     	 ldr r3,[r7,#12]
 1667 0012 DA6B     	 ldr r2,[r3,#60]
 1668              	 .loc 1 713 37
 1669 0014 7B68     	 ldr r3,[r7,#4]
 1670 0016 03F01F03 	 and r3,r3,#31
 1671              	 .loc 1 713 26
 1672 001a 22FA03F3 	 lsr r3,r2,r3
 1673              	 .loc 1 713 46
 1674 001e 03F00103 	 and r3,r3,#1
 714:.././hal/sam3u1c/pio.c **** }
 1675              	 .loc 1 714 1
 1676 0022 1846     	 mov r0,r3
 1677 0024 1037     	 adds r7,r7,#16
 1678              	.LCFI144:
 1679              	 .cfi_def_cfa_offset 8
 1680 0026 BD46     	 mov sp,r7
 1681              	.LCFI145:
 1682              	 .cfi_def_cfa_register 13
 1683              	 
 1684 0028 80BD     	 pop {r7,pc}
 1685              	.L85:
 1686 002a 00BF     	 .align 2
 1687              	.L84:
 1688 002c 00000000 	 .word pio_get_pin_group
 1689              	 .cfi_endproc
 1690              	.LFE93:
 1692              	 .section .text.pio_set_pin_high,"ax",%progbits
 1693              	 .align 1
 1694              	 .global pio_set_pin_high
 1695              	 .syntax unified
 1696              	 .thumb
 1697              	 .thumb_func
 1698              	 .fpu softvfp
 1700              	pio_set_pin_high:
 1701              	.LFB94:
 715:.././hal/sam3u1c/pio.c **** 
 716:.././hal/sam3u1c/pio.c **** /**
 717:.././hal/sam3u1c/pio.c ****  * \brief Drive a GPIO pin to 1.
 718:.././hal/sam3u1c/pio.c ****  *
 719:.././hal/sam3u1c/pio.c ****  * \param ul_pin The pin index.
 720:.././hal/sam3u1c/pio.c ****  *
 721:.././hal/sam3u1c/pio.c ****  * \note The function \ref pio_configure_pin must be called beforehand.
 722:.././hal/sam3u1c/pio.c ****  */
 723:.././hal/sam3u1c/pio.c **** void pio_set_pin_high(uint32_t ul_pin)
 724:.././hal/sam3u1c/pio.c **** {
 1702              	 .loc 1 724 1
 1703              	 .cfi_startproc
 1704              	 
 1705              	 
 1706 0000 80B5     	 push {r7,lr}
 1707              	.LCFI146:
 1708              	 .cfi_def_cfa_offset 8
 1709              	 .cfi_offset 7,-8
 1710              	 .cfi_offset 14,-4
 1711 0002 84B0     	 sub sp,sp,#16
 1712              	.LCFI147:
 1713              	 .cfi_def_cfa_offset 24
 1714 0004 00AF     	 add r7,sp,#0
 1715              	.LCFI148:
 1716              	 .cfi_def_cfa_register 7
 1717 0006 7860     	 str r0,[r7,#4]
 725:.././hal/sam3u1c/pio.c **** 	Pio *p_pio = pio_get_pin_group(ul_pin);
 1718              	 .loc 1 725 15
 1719 0008 7868     	 ldr r0,[r7,#4]
 1720 000a 084B     	 ldr r3,.L87
 1721 000c 9847     	 blx r3
 1722              	.LVL9:
 1723 000e F860     	 str r0,[r7,#12]
 726:.././hal/sam3u1c/pio.c **** 
 727:.././hal/sam3u1c/pio.c **** 	/* Value to be driven on the I/O line: 1. */
 728:.././hal/sam3u1c/pio.c **** 	p_pio->PIO_SODR = 1 << (ul_pin & 0x1F);
 1724              	 .loc 1 728 33
 1725 0010 7B68     	 ldr r3,[r7,#4]
 1726 0012 03F01F03 	 and r3,r3,#31
 1727              	 .loc 1 728 22
 1728 0016 0122     	 movs r2,#1
 1729 0018 02FA03F3 	 lsl r3,r2,r3
 1730 001c 1A46     	 mov r2,r3
 1731              	 .loc 1 728 18
 1732 001e FB68     	 ldr r3,[r7,#12]
 1733 0020 1A63     	 str r2,[r3,#48]
 729:.././hal/sam3u1c/pio.c **** }
 1734              	 .loc 1 729 1
 1735 0022 00BF     	 nop
 1736 0024 1037     	 adds r7,r7,#16
 1737              	.LCFI149:
 1738              	 .cfi_def_cfa_offset 8
 1739 0026 BD46     	 mov sp,r7
 1740              	.LCFI150:
 1741              	 .cfi_def_cfa_register 13
 1742              	 
 1743 0028 80BD     	 pop {r7,pc}
 1744              	.L88:
 1745 002a 00BF     	 .align 2
 1746              	.L87:
 1747 002c 00000000 	 .word pio_get_pin_group
 1748              	 .cfi_endproc
 1749              	.LFE94:
 1751              	 .section .text.pio_set_pin_low,"ax",%progbits
 1752              	 .align 1
 1753              	 .global pio_set_pin_low
 1754              	 .syntax unified
 1755              	 .thumb
 1756              	 .thumb_func
 1757              	 .fpu softvfp
 1759              	pio_set_pin_low:
 1760              	.LFB95:
 730:.././hal/sam3u1c/pio.c **** 
 731:.././hal/sam3u1c/pio.c **** /**
 732:.././hal/sam3u1c/pio.c ****  * \brief Drive a GPIO pin to 0.
 733:.././hal/sam3u1c/pio.c ****  *
 734:.././hal/sam3u1c/pio.c ****  * \param ul_pin The pin index.
 735:.././hal/sam3u1c/pio.c ****  *
 736:.././hal/sam3u1c/pio.c ****  * \note The function \ref pio_configure_pin must be called before.
 737:.././hal/sam3u1c/pio.c ****  */
 738:.././hal/sam3u1c/pio.c **** void pio_set_pin_low(uint32_t ul_pin)
 739:.././hal/sam3u1c/pio.c **** {
 1761              	 .loc 1 739 1
 1762              	 .cfi_startproc
 1763              	 
 1764              	 
 1765 0000 80B5     	 push {r7,lr}
 1766              	.LCFI151:
 1767              	 .cfi_def_cfa_offset 8
 1768              	 .cfi_offset 7,-8
 1769              	 .cfi_offset 14,-4
 1770 0002 84B0     	 sub sp,sp,#16
 1771              	.LCFI152:
 1772              	 .cfi_def_cfa_offset 24
 1773 0004 00AF     	 add r7,sp,#0
 1774              	.LCFI153:
 1775              	 .cfi_def_cfa_register 7
 1776 0006 7860     	 str r0,[r7,#4]
 740:.././hal/sam3u1c/pio.c **** 	Pio *p_pio = pio_get_pin_group(ul_pin);
 1777              	 .loc 1 740 15
 1778 0008 7868     	 ldr r0,[r7,#4]
 1779 000a 084B     	 ldr r3,.L90
 1780 000c 9847     	 blx r3
 1781              	.LVL10:
 1782 000e F860     	 str r0,[r7,#12]
 741:.././hal/sam3u1c/pio.c **** 
 742:.././hal/sam3u1c/pio.c **** 	/* Value to be driven on the I/O line: 0. */
 743:.././hal/sam3u1c/pio.c **** 	p_pio->PIO_CODR = 1 << (ul_pin & 0x1F);
 1783              	 .loc 1 743 33
 1784 0010 7B68     	 ldr r3,[r7,#4]
 1785 0012 03F01F03 	 and r3,r3,#31
 1786              	 .loc 1 743 22
 1787 0016 0122     	 movs r2,#1
 1788 0018 02FA03F3 	 lsl r3,r2,r3
 1789 001c 1A46     	 mov r2,r3
 1790              	 .loc 1 743 18
 1791 001e FB68     	 ldr r3,[r7,#12]
 1792 0020 5A63     	 str r2,[r3,#52]
 744:.././hal/sam3u1c/pio.c **** }
 1793              	 .loc 1 744 1
 1794 0022 00BF     	 nop
 1795 0024 1037     	 adds r7,r7,#16
 1796              	.LCFI154:
 1797              	 .cfi_def_cfa_offset 8
 1798 0026 BD46     	 mov sp,r7
 1799              	.LCFI155:
 1800              	 .cfi_def_cfa_register 13
 1801              	 
 1802 0028 80BD     	 pop {r7,pc}
 1803              	.L91:
 1804 002a 00BF     	 .align 2
 1805              	.L90:
 1806 002c 00000000 	 .word pio_get_pin_group
 1807              	 .cfi_endproc
 1808              	.LFE95:
 1810              	 .section .text.pio_toggle_pin,"ax",%progbits
 1811              	 .align 1
 1812              	 .global pio_toggle_pin
 1813              	 .syntax unified
 1814              	 .thumb
 1815              	 .thumb_func
 1816              	 .fpu softvfp
 1818              	pio_toggle_pin:
 1819              	.LFB96:
 745:.././hal/sam3u1c/pio.c **** 
 746:.././hal/sam3u1c/pio.c **** /**
 747:.././hal/sam3u1c/pio.c ****  * \brief Toggle a GPIO pin.
 748:.././hal/sam3u1c/pio.c ****  *
 749:.././hal/sam3u1c/pio.c ****  * \param ul_pin The pin index.
 750:.././hal/sam3u1c/pio.c ****  *
 751:.././hal/sam3u1c/pio.c ****  * \note The function \ref pio_configure_pin must be called before.
 752:.././hal/sam3u1c/pio.c ****  */
 753:.././hal/sam3u1c/pio.c **** void pio_toggle_pin(uint32_t ul_pin)
 754:.././hal/sam3u1c/pio.c **** {
 1820              	 .loc 1 754 1
 1821              	 .cfi_startproc
 1822              	 
 1823              	 
 1824 0000 80B5     	 push {r7,lr}
 1825              	.LCFI156:
 1826              	 .cfi_def_cfa_offset 8
 1827              	 .cfi_offset 7,-8
 1828              	 .cfi_offset 14,-4
 1829 0002 84B0     	 sub sp,sp,#16
 1830              	.LCFI157:
 1831              	 .cfi_def_cfa_offset 24
 1832 0004 00AF     	 add r7,sp,#0
 1833              	.LCFI158:
 1834              	 .cfi_def_cfa_register 7
 1835 0006 7860     	 str r0,[r7,#4]
 755:.././hal/sam3u1c/pio.c **** 	Pio *p_pio = pio_get_pin_group(ul_pin);
 1836              	 .loc 1 755 15
 1837 0008 7868     	 ldr r0,[r7,#4]
 1838 000a 124B     	 ldr r3,.L96
 1839 000c 9847     	 blx r3
 1840              	.LVL11:
 1841 000e F860     	 str r0,[r7,#12]
 756:.././hal/sam3u1c/pio.c **** 
 757:.././hal/sam3u1c/pio.c **** 	if (p_pio->PIO_ODSR & (1 << (ul_pin & 0x1F))) {
 1842              	 .loc 1 757 11
 1843 0010 FB68     	 ldr r3,[r7,#12]
 1844 0012 9B6B     	 ldr r3,[r3,#56]
 1845              	 .loc 1 757 38
 1846 0014 7A68     	 ldr r2,[r7,#4]
 1847 0016 02F01F02 	 and r2,r2,#31
 1848              	 .loc 1 757 27
 1849 001a 0121     	 movs r1,#1
 1850 001c 01FA02F2 	 lsl r2,r1,r2
 1851              	 .loc 1 757 22
 1852 0020 1340     	 ands r3,r3,r2
 1853              	 .loc 1 757 5
 1854 0022 002B     	 cmp r3,#0
 1855 0024 09D0     	 beq .L93
 758:.././hal/sam3u1c/pio.c **** 		/* Value to be driven on the I/O line: 0. */
 759:.././hal/sam3u1c/pio.c **** 		p_pio->PIO_CODR = 1 << (ul_pin & 0x1F);
 1856              	 .loc 1 759 34
 1857 0026 7B68     	 ldr r3,[r7,#4]
 1858 0028 03F01F03 	 and r3,r3,#31
 1859              	 .loc 1 759 23
 1860 002c 0122     	 movs r2,#1
 1861 002e 02FA03F3 	 lsl r3,r2,r3
 1862 0032 1A46     	 mov r2,r3
 1863              	 .loc 1 759 19
 1864 0034 FB68     	 ldr r3,[r7,#12]
 1865 0036 5A63     	 str r2,[r3,#52]
 760:.././hal/sam3u1c/pio.c **** 	} else {
 761:.././hal/sam3u1c/pio.c **** 		/* Value to be driven on the I/O line: 1. */
 762:.././hal/sam3u1c/pio.c **** 		p_pio->PIO_SODR = 1 << (ul_pin & 0x1F);
 763:.././hal/sam3u1c/pio.c **** 	}
 764:.././hal/sam3u1c/pio.c **** }
 1866              	 .loc 1 764 1
 1867 0038 08E0     	 b .L95
 1868              	.L93:
 762:.././hal/sam3u1c/pio.c **** 	}
 1869              	 .loc 1 762 34
 1870 003a 7B68     	 ldr r3,[r7,#4]
 1871 003c 03F01F03 	 and r3,r3,#31
 762:.././hal/sam3u1c/pio.c **** 	}
 1872              	 .loc 1 762 23
 1873 0040 0122     	 movs r2,#1
 1874 0042 02FA03F3 	 lsl r3,r2,r3
 1875 0046 1A46     	 mov r2,r3
 762:.././hal/sam3u1c/pio.c **** 	}
 1876              	 .loc 1 762 19
 1877 0048 FB68     	 ldr r3,[r7,#12]
 1878 004a 1A63     	 str r2,[r3,#48]
 1879              	.L95:
 1880              	 .loc 1 764 1
 1881 004c 00BF     	 nop
 1882 004e 1037     	 adds r7,r7,#16
 1883              	.LCFI159:
 1884              	 .cfi_def_cfa_offset 8
 1885 0050 BD46     	 mov sp,r7
 1886              	.LCFI160:
 1887              	 .cfi_def_cfa_register 13
 1888              	 
 1889 0052 80BD     	 pop {r7,pc}
 1890              	.L97:
 1891              	 .align 2
 1892              	.L96:
 1893 0054 00000000 	 .word pio_get_pin_group
 1894              	 .cfi_endproc
 1895              	.LFE96:
 1897              	 .section .text.pio_configure_pin,"ax",%progbits
 1898              	 .align 1
 1899              	 .global pio_configure_pin
 1900              	 .syntax unified
 1901              	 .thumb
 1902              	 .thumb_func
 1903              	 .fpu softvfp
 1905              	pio_configure_pin:
 1906              	.LFB97:
 765:.././hal/sam3u1c/pio.c **** 
 766:.././hal/sam3u1c/pio.c **** /**
 767:.././hal/sam3u1c/pio.c ****  * \brief Perform complete pin(s) configuration; general attributes and PIO init
 768:.././hal/sam3u1c/pio.c ****  * if necessary.
 769:.././hal/sam3u1c/pio.c ****  *
 770:.././hal/sam3u1c/pio.c ****  * \param ul_pin Bitmask of one or more pin(s) to configure.
 771:.././hal/sam3u1c/pio.c ****  * \param ul_flags Pins attributes.
 772:.././hal/sam3u1c/pio.c ****  *
 773:.././hal/sam3u1c/pio.c ****  * \return Whether the pin(s) have been configured properly.
 774:.././hal/sam3u1c/pio.c ****  */
 775:.././hal/sam3u1c/pio.c **** uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
 776:.././hal/sam3u1c/pio.c **** {
 1907              	 .loc 1 776 1
 1908              	 .cfi_startproc
 1909              	 
 1910              	 
 1911 0000 90B5     	 push {r4,r7,lr}
 1912              	.LCFI161:
 1913              	 .cfi_def_cfa_offset 12
 1914              	 .cfi_offset 4,-12
 1915              	 .cfi_offset 7,-8
 1916              	 .cfi_offset 14,-4
 1917 0002 87B0     	 sub sp,sp,#28
 1918              	.LCFI162:
 1919              	 .cfi_def_cfa_offset 40
 1920 0004 02AF     	 add r7,sp,#8
 1921              	.LCFI163:
 1922              	 .cfi_def_cfa 7,32
 1923 0006 7860     	 str r0,[r7,#4]
 1924 0008 3960     	 str r1,[r7]
 777:.././hal/sam3u1c/pio.c **** 	Pio *p_pio = pio_get_pin_group(ul_pin);
 1925              	 .loc 1 777 15
 1926 000a 7868     	 ldr r0,[r7,#4]
 1927 000c 434B     	 ldr r3,.L106
 1928 000e 9847     	 blx r3
 1929              	.LVL12:
 1930 0010 F860     	 str r0,[r7,#12]
 778:.././hal/sam3u1c/pio.c **** 
 779:.././hal/sam3u1c/pio.c **** 	/* Configure pins */
 780:.././hal/sam3u1c/pio.c **** 	switch (ul_flags & PIO_TYPE_Msk) {
 1931              	 .loc 1 780 19
 1932 0012 3B68     	 ldr r3,[r7]
 1933 0014 03F0F043 	 and r3,r3,#2013265920
 1934              	 .loc 1 780 2
 1935 0018 B3F1605F 	 cmp r3,#939524096
 1936 001c 57D0     	 beq .L99
 1937 001e B3F1605F 	 cmp r3,#939524096
 1938 0022 73D8     	 bhi .L100
 1939 0024 B3F1405F 	 cmp r3,#805306368
 1940 0028 51D0     	 beq .L99
 1941 002a B3F1405F 	 cmp r3,#805306368
 1942 002e 6DD8     	 bhi .L100
 1943 0030 B3F1205F 	 cmp r3,#671088640
 1944 0034 3FD0     	 beq .L101
 1945 0036 B3F1205F 	 cmp r3,#671088640
 1946 003a 67D8     	 bhi .L100
 1947 003c B3F1006F 	 cmp r3,#134217728
 1948 0040 03D0     	 beq .L102
 1949 0042 B3F1805F 	 cmp r3,#268435456
 1950 0046 1BD0     	 beq .L103
 1951 0048 60E0     	 b .L100
 1952              	.L102:
 781:.././hal/sam3u1c/pio.c **** 	case PIO_TYPE_PIO_PERIPH_A:
 782:.././hal/sam3u1c/pio.c **** 		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
 1953              	 .loc 1 782 57
 1954 004a 7B68     	 ldr r3,[r7,#4]
 1955 004c 03F01F03 	 and r3,r3,#31
 1956              	 .loc 1 782 46
 1957 0050 0122     	 movs r2,#1
 1958 0052 02FA03F3 	 lsl r3,r2,r3
 1959              	 .loc 1 782 3
 1960 0056 1A46     	 mov r2,r3
 1961 0058 4FF00061 	 mov r1,#134217728
 1962 005c F868     	 ldr r0,[r7,#12]
 1963 005e 304B     	 ldr r3,.L106+4
 1964 0060 9847     	 blx r3
 1965              	.LVL13:
 783:.././hal/sam3u1c/pio.c **** 		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
 1966              	 .loc 1 783 36
 1967 0062 7B68     	 ldr r3,[r7,#4]
 1968 0064 03F01F03 	 and r3,r3,#31
 1969              	 .loc 1 783 25
 1970 0068 0122     	 movs r2,#1
 1971 006a 02FA03F3 	 lsl r3,r2,r3
 1972              	 .loc 1 783 3
 1973 006e 1946     	 mov r1,r3
 1974 0070 3B68     	 ldr r3,[r7]
 1975 0072 03F00103 	 and r3,r3,#1
 1976 0076 1A46     	 mov r2,r3
 1977 0078 F868     	 ldr r0,[r7,#12]
 1978 007a 2A4B     	 ldr r3,.L106+8
 1979 007c 9847     	 blx r3
 1980              	.LVL14:
 784:.././hal/sam3u1c/pio.c **** 				(ul_flags & PIO_PULLUP));
 785:.././hal/sam3u1c/pio.c **** 		break;
 1981              	 .loc 1 785 3
 1982 007e 47E0     	 b .L104
 1983              	.L103:
 786:.././hal/sam3u1c/pio.c **** 	case PIO_TYPE_PIO_PERIPH_B:
 787:.././hal/sam3u1c/pio.c **** 		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
 1984              	 .loc 1 787 57
 1985 0080 7B68     	 ldr r3,[r7,#4]
 1986 0082 03F01F03 	 and r3,r3,#31
 1987              	 .loc 1 787 46
 1988 0086 0122     	 movs r2,#1
 1989 0088 02FA03F3 	 lsl r3,r2,r3
 1990              	 .loc 1 787 3
 1991 008c 1A46     	 mov r2,r3
 1992 008e 4FF08051 	 mov r1,#268435456
 1993 0092 F868     	 ldr r0,[r7,#12]
 1994 0094 224B     	 ldr r3,.L106+4
 1995 0096 9847     	 blx r3
 1996              	.LVL15:
 788:.././hal/sam3u1c/pio.c **** 		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
 1997              	 .loc 1 788 36
 1998 0098 7B68     	 ldr r3,[r7,#4]
 1999 009a 03F01F03 	 and r3,r3,#31
 2000              	 .loc 1 788 25
 2001 009e 0122     	 movs r2,#1
 2002 00a0 02FA03F3 	 lsl r3,r2,r3
 2003              	 .loc 1 788 3
 2004 00a4 1946     	 mov r1,r3
 2005 00a6 3B68     	 ldr r3,[r7]
 2006 00a8 03F00103 	 and r3,r3,#1
 2007 00ac 1A46     	 mov r2,r3
 2008 00ae F868     	 ldr r0,[r7,#12]
 2009 00b0 1C4B     	 ldr r3,.L106+8
 2010 00b2 9847     	 blx r3
 2011              	.LVL16:
 789:.././hal/sam3u1c/pio.c **** 				(ul_flags & PIO_PULLUP));
 790:.././hal/sam3u1c/pio.c **** 		break;
 2012              	 .loc 1 790 3
 2013 00b4 2CE0     	 b .L104
 2014              	.L101:
 791:.././hal/sam3u1c/pio.c **** #if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM)
 792:.././hal/sam3u1c/pio.c **** 	case PIO_TYPE_PIO_PERIPH_C:
 793:.././hal/sam3u1c/pio.c **** 		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
 794:.././hal/sam3u1c/pio.c **** 		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
 795:.././hal/sam3u1c/pio.c **** 				(ul_flags & PIO_PULLUP));
 796:.././hal/sam3u1c/pio.c **** 		break;
 797:.././hal/sam3u1c/pio.c **** 	case PIO_TYPE_PIO_PERIPH_D:
 798:.././hal/sam3u1c/pio.c **** 		pio_set_peripheral(p_pio, PIO_PERIPH_D, (1 << (ul_pin & 0x1F)));
 799:.././hal/sam3u1c/pio.c **** 		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
 800:.././hal/sam3u1c/pio.c **** 				(ul_flags & PIO_PULLUP));
 801:.././hal/sam3u1c/pio.c **** 		break;
 802:.././hal/sam3u1c/pio.c **** #endif
 803:.././hal/sam3u1c/pio.c **** 
 804:.././hal/sam3u1c/pio.c **** 	case PIO_TYPE_PIO_INPUT:
 805:.././hal/sam3u1c/pio.c **** 		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
 2015              	 .loc 1 805 38
 2016 00b6 7B68     	 ldr r3,[r7,#4]
 2017 00b8 03F01F03 	 and r3,r3,#31
 2018              	 .loc 1 805 27
 2019 00bc 0122     	 movs r2,#1
 2020 00be 02FA03F3 	 lsl r3,r2,r3
 2021              	 .loc 1 805 3
 2022 00c2 3A68     	 ldr r2,[r7]
 2023 00c4 1946     	 mov r1,r3
 2024 00c6 F868     	 ldr r0,[r7,#12]
 2025 00c8 174B     	 ldr r3,.L106+12
 2026 00ca 9847     	 blx r3
 2027              	.LVL17:
 806:.././hal/sam3u1c/pio.c **** 		break;
 2028              	 .loc 1 806 3
 2029 00cc 20E0     	 b .L104
 2030              	.L99:
 807:.././hal/sam3u1c/pio.c **** 
 808:.././hal/sam3u1c/pio.c **** 	case PIO_TYPE_PIO_OUTPUT_0:
 809:.././hal/sam3u1c/pio.c **** 	case PIO_TYPE_PIO_OUTPUT_1:
 810:.././hal/sam3u1c/pio.c **** 		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
 2031              	 .loc 1 810 39
 2032 00ce 7B68     	 ldr r3,[r7,#4]
 2033 00d0 03F01F03 	 and r3,r3,#31
 2034              	 .loc 1 810 28
 2035 00d4 0122     	 movs r2,#1
 2036 00d6 02FA03F3 	 lsl r3,r2,r3
 2037              	 .loc 1 810 3
 2038 00da 1946     	 mov r1,r3
 811:.././hal/sam3u1c/pio.c **** 				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
 2039              	 .loc 1 811 16
 2040 00dc 3B68     	 ldr r3,[r7]
 2041 00de 03F06053 	 and r3,r3,#939524096
 810:.././hal/sam3u1c/pio.c **** 				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
 2042              	 .loc 1 810 3
 2043 00e2 B3F1605F 	 cmp r3,#939524096
 2044 00e6 0CBF     	 ite eq
 2045 00e8 0123     	 moveq r3,#1
 2046 00ea 0023     	 movne r3,#0
 2047 00ec DBB2     	 uxtb r3,r3
 2048 00ee 1846     	 mov r0,r3
 812:.././hal/sam3u1c/pio.c **** 				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
 813:.././hal/sam3u1c/pio.c **** 				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
 2049              	 .loc 1 813 36
 2050 00f0 3B68     	 ldr r3,[r7]
 2051 00f2 9B08     	 lsrs r3,r3,#2
 810:.././hal/sam3u1c/pio.c **** 				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
 2052              	 .loc 1 810 3
 2053 00f4 03F00102 	 and r2,r3,#1
 2054 00f8 3B68     	 ldr r3,[r7]
 2055 00fa 03F00103 	 and r3,r3,#1
 2056 00fe 0093     	 str r3,[sp]
 2057 0100 1346     	 mov r3,r2
 2058 0102 0246     	 mov r2,r0
 2059 0104 F868     	 ldr r0,[r7,#12]
 2060 0106 094C     	 ldr r4,.L106+16
 2061 0108 A047     	 blx r4
 2062              	.LVL18:
 814:.././hal/sam3u1c/pio.c **** 				(ul_flags & PIO_PULLUP) ? 1 : 0);
 815:.././hal/sam3u1c/pio.c **** 		break;
 2063              	 .loc 1 815 3
 2064 010a 01E0     	 b .L104
 2065              	.L100:
 816:.././hal/sam3u1c/pio.c **** 
 817:.././hal/sam3u1c/pio.c **** 	default:
 818:.././hal/sam3u1c/pio.c **** 		return 0;
 2066              	 .loc 1 818 10
 2067 010c 0023     	 movs r3,#0
 2068 010e 00E0     	 b .L105
 2069              	.L104:
 819:.././hal/sam3u1c/pio.c **** 	}
 820:.././hal/sam3u1c/pio.c **** 
 821:.././hal/sam3u1c/pio.c **** 	return 1;
 2070              	 .loc 1 821 9
 2071 0110 0123     	 movs r3,#1
 2072              	.L105:
 822:.././hal/sam3u1c/pio.c **** }
 2073              	 .loc 1 822 1
 2074 0112 1846     	 mov r0,r3
 2075 0114 1437     	 adds r7,r7,#20
 2076              	.LCFI164:
 2077              	 .cfi_def_cfa_offset 12
 2078 0116 BD46     	 mov sp,r7
 2079              	.LCFI165:
 2080              	 .cfi_def_cfa_register 13
 2081              	 
 2082 0118 90BD     	 pop {r4,r7,pc}
 2083              	.L107:
 2084 011a 00BF     	 .align 2
 2085              	.L106:
 2086 011c 00000000 	 .word pio_get_pin_group
 2087 0120 00000000 	 .word pio_set_peripheral
 2088 0124 00000000 	 .word pio_pull_up
 2089 0128 00000000 	 .word pio_set_input
 2090 012c 00000000 	 .word pio_set_output
 2091              	 .cfi_endproc
 2092              	.LFE97:
 2094              	 .section .text.pio_set_pin_group_high,"ax",%progbits
 2095              	 .align 1
 2096              	 .global pio_set_pin_group_high
 2097              	 .syntax unified
 2098              	 .thumb
 2099              	 .thumb_func
 2100              	 .fpu softvfp
 2102              	pio_set_pin_group_high:
 2103              	.LFB98:
 823:.././hal/sam3u1c/pio.c **** 
 824:.././hal/sam3u1c/pio.c **** /**
 825:.././hal/sam3u1c/pio.c ****  * \brief Drive a GPIO port to 1.
 826:.././hal/sam3u1c/pio.c ****  *
 827:.././hal/sam3u1c/pio.c ****  * \param p_pio Base address of the PIO port.
 828:.././hal/sam3u1c/pio.c ****  * \param ul_mask Bitmask of one or more pin(s) to toggle.
 829:.././hal/sam3u1c/pio.c ****  */
 830:.././hal/sam3u1c/pio.c **** void pio_set_pin_group_high(Pio *p_pio, uint32_t ul_mask)
 831:.././hal/sam3u1c/pio.c **** {
 2104              	 .loc 1 831 1
 2105              	 .cfi_startproc
 2106              	 
 2107              	 
 2108              	 
 2109 0000 80B4     	 push {r7}
 2110              	.LCFI166:
 2111              	 .cfi_def_cfa_offset 4
 2112              	 .cfi_offset 7,-4
 2113 0002 83B0     	 sub sp,sp,#12
 2114              	.LCFI167:
 2115              	 .cfi_def_cfa_offset 16
 2116 0004 00AF     	 add r7,sp,#0
 2117              	.LCFI168:
 2118              	 .cfi_def_cfa_register 7
 2119 0006 7860     	 str r0,[r7,#4]
 2120 0008 3960     	 str r1,[r7]
 832:.././hal/sam3u1c/pio.c **** 	/* Value to be driven on the I/O line: 1. */
 833:.././hal/sam3u1c/pio.c **** 	p_pio->PIO_SODR = ul_mask;
 2121              	 .loc 1 833 18
 2122 000a 7B68     	 ldr r3,[r7,#4]
 2123 000c 3A68     	 ldr r2,[r7]
 2124 000e 1A63     	 str r2,[r3,#48]
 834:.././hal/sam3u1c/pio.c **** }
 2125              	 .loc 1 834 1
 2126 0010 00BF     	 nop
 2127 0012 0C37     	 adds r7,r7,#12
 2128              	.LCFI169:
 2129              	 .cfi_def_cfa_offset 4
 2130 0014 BD46     	 mov sp,r7
 2131              	.LCFI170:
 2132              	 .cfi_def_cfa_register 13
 2133              	 
 2134 0016 80BC     	 pop {r7}
 2135              	.LCFI171:
 2136              	 .cfi_restore 7
 2137              	 .cfi_def_cfa_offset 0
 2138 0018 7047     	 bx lr
 2139              	 .cfi_endproc
 2140              	.LFE98:
 2142              	 .section .text.pio_set_pin_group_low,"ax",%progbits
 2143              	 .align 1
 2144              	 .global pio_set_pin_group_low
 2145              	 .syntax unified
 2146              	 .thumb
 2147              	 .thumb_func
 2148              	 .fpu softvfp
 2150              	pio_set_pin_group_low:
 2151              	.LFB99:
 835:.././hal/sam3u1c/pio.c **** 
 836:.././hal/sam3u1c/pio.c **** /**
 837:.././hal/sam3u1c/pio.c ****  * \brief Drive a GPIO port to 0.
 838:.././hal/sam3u1c/pio.c ****  *
 839:.././hal/sam3u1c/pio.c ****  * \param p_pio Base address of the PIO port.
 840:.././hal/sam3u1c/pio.c ****  * \param ul_mask Bitmask of one or more pin(s) to toggle.
 841:.././hal/sam3u1c/pio.c ****  */
 842:.././hal/sam3u1c/pio.c **** void pio_set_pin_group_low(Pio *p_pio, uint32_t ul_mask)
 843:.././hal/sam3u1c/pio.c **** {
 2152              	 .loc 1 843 1
 2153              	 .cfi_startproc
 2154              	 
 2155              	 
 2156              	 
 2157 0000 80B4     	 push {r7}
 2158              	.LCFI172:
 2159              	 .cfi_def_cfa_offset 4
 2160              	 .cfi_offset 7,-4
 2161 0002 83B0     	 sub sp,sp,#12
 2162              	.LCFI173:
 2163              	 .cfi_def_cfa_offset 16
 2164 0004 00AF     	 add r7,sp,#0
 2165              	.LCFI174:
 2166              	 .cfi_def_cfa_register 7
 2167 0006 7860     	 str r0,[r7,#4]
 2168 0008 3960     	 str r1,[r7]
 844:.././hal/sam3u1c/pio.c **** 	/* Value to be driven on the I/O line: 0. */
 845:.././hal/sam3u1c/pio.c **** 	p_pio->PIO_CODR = ul_mask;
 2169              	 .loc 1 845 18
 2170 000a 7B68     	 ldr r3,[r7,#4]
 2171 000c 3A68     	 ldr r2,[r7]
 2172 000e 5A63     	 str r2,[r3,#52]
 846:.././hal/sam3u1c/pio.c **** }
 2173              	 .loc 1 846 1
 2174 0010 00BF     	 nop
 2175 0012 0C37     	 adds r7,r7,#12
 2176              	.LCFI175:
 2177              	 .cfi_def_cfa_offset 4
 2178 0014 BD46     	 mov sp,r7
 2179              	.LCFI176:
 2180              	 .cfi_def_cfa_register 13
 2181              	 
 2182 0016 80BC     	 pop {r7}
 2183              	.LCFI177:
 2184              	 .cfi_restore 7
 2185              	 .cfi_def_cfa_offset 0
 2186 0018 7047     	 bx lr
 2187              	 .cfi_endproc
 2188              	.LFE99:
 2190              	 .section .text.pio_toggle_pin_group,"ax",%progbits
 2191              	 .align 1
 2192              	 .global pio_toggle_pin_group
 2193              	 .syntax unified
 2194              	 .thumb
 2195              	 .thumb_func
 2196              	 .fpu softvfp
 2198              	pio_toggle_pin_group:
 2199              	.LFB100:
 847:.././hal/sam3u1c/pio.c **** 
 848:.././hal/sam3u1c/pio.c **** /**
 849:.././hal/sam3u1c/pio.c ****  * \brief Toggle a GPIO group.
 850:.././hal/sam3u1c/pio.c ****  *
 851:.././hal/sam3u1c/pio.c ****  * \param p_pio Pointer to a PIO instance.
 852:.././hal/sam3u1c/pio.c ****  * \param ul_mask Bitmask of one or more pin(s) to configure.
 853:.././hal/sam3u1c/pio.c ****  */
 854:.././hal/sam3u1c/pio.c **** void pio_toggle_pin_group(Pio *p_pio, uint32_t ul_mask)
 855:.././hal/sam3u1c/pio.c **** {
 2200              	 .loc 1 855 1
 2201              	 .cfi_startproc
 2202              	 
 2203              	 
 2204              	 
 2205 0000 80B4     	 push {r7}
 2206              	.LCFI178:
 2207              	 .cfi_def_cfa_offset 4
 2208              	 .cfi_offset 7,-4
 2209 0002 83B0     	 sub sp,sp,#12
 2210              	.LCFI179:
 2211              	 .cfi_def_cfa_offset 16
 2212 0004 00AF     	 add r7,sp,#0
 2213              	.LCFI180:
 2214              	 .cfi_def_cfa_register 7
 2215 0006 7860     	 str r0,[r7,#4]
 2216 0008 3960     	 str r1,[r7]
 856:.././hal/sam3u1c/pio.c **** 	if (p_pio->PIO_ODSR & ul_mask) {
 2217              	 .loc 1 856 11
 2218 000a 7B68     	 ldr r3,[r7,#4]
 2219 000c 9A6B     	 ldr r2,[r3,#56]
 2220              	 .loc 1 856 22
 2221 000e 3B68     	 ldr r3,[r7]
 2222 0010 1340     	 ands r3,r3,r2
 2223              	 .loc 1 856 5
 2224 0012 002B     	 cmp r3,#0
 2225 0014 03D0     	 beq .L111
 857:.././hal/sam3u1c/pio.c **** 		/* Value to be driven on the I/O line: 0. */
 858:.././hal/sam3u1c/pio.c **** 		p_pio->PIO_CODR = ul_mask;
 2226              	 .loc 1 858 19
 2227 0016 7B68     	 ldr r3,[r7,#4]
 2228 0018 3A68     	 ldr r2,[r7]
 2229 001a 5A63     	 str r2,[r3,#52]
 859:.././hal/sam3u1c/pio.c **** 	} else {
 860:.././hal/sam3u1c/pio.c **** 		/* Value to be driven on the I/O line: 1. */
 861:.././hal/sam3u1c/pio.c **** 		p_pio->PIO_SODR = ul_mask;
 862:.././hal/sam3u1c/pio.c **** 	}
 863:.././hal/sam3u1c/pio.c **** }
 2230              	 .loc 1 863 1
 2231 001c 02E0     	 b .L113
 2232              	.L111:
 861:.././hal/sam3u1c/pio.c **** 	}
 2233              	 .loc 1 861 19
 2234 001e 7B68     	 ldr r3,[r7,#4]
 2235 0020 3A68     	 ldr r2,[r7]
 2236 0022 1A63     	 str r2,[r3,#48]
 2237              	.L113:
 2238              	 .loc 1 863 1
 2239 0024 00BF     	 nop
 2240 0026 0C37     	 adds r7,r7,#12
 2241              	.LCFI181:
 2242              	 .cfi_def_cfa_offset 4
 2243 0028 BD46     	 mov sp,r7
 2244              	.LCFI182:
 2245              	 .cfi_def_cfa_register 13
 2246              	 
 2247 002a 80BC     	 pop {r7}
 2248              	.LCFI183:
 2249              	 .cfi_restore 7
 2250              	 .cfi_def_cfa_offset 0
 2251 002c 7047     	 bx lr
 2252              	 .cfi_endproc
 2253              	.LFE100:
 2255              	 .section .text.pio_configure_pin_group,"ax",%progbits
 2256              	 .align 1
 2257              	 .global pio_configure_pin_group
 2258              	 .syntax unified
 2259              	 .thumb
 2260              	 .thumb_func
 2261              	 .fpu softvfp
 2263              	pio_configure_pin_group:
 2264              	.LFB101:
 864:.././hal/sam3u1c/pio.c **** 
 865:.././hal/sam3u1c/pio.c **** /**
 866:.././hal/sam3u1c/pio.c ****  * \brief Perform complete pin(s) configuration; general attributes and PIO init
 867:.././hal/sam3u1c/pio.c ****  * if necessary.
 868:.././hal/sam3u1c/pio.c ****  *
 869:.././hal/sam3u1c/pio.c ****  * \param p_pio Pointer to a PIO instance.
 870:.././hal/sam3u1c/pio.c ****  * \param ul_mask Bitmask of one or more pin(s) to configure.
 871:.././hal/sam3u1c/pio.c ****  * \param ul_flags Pin(s) attributes.
 872:.././hal/sam3u1c/pio.c ****  *
 873:.././hal/sam3u1c/pio.c ****  * \return Whether the pin(s) have been configured properly.
 874:.././hal/sam3u1c/pio.c ****  */
 875:.././hal/sam3u1c/pio.c **** uint32_t pio_configure_pin_group(Pio *p_pio,
 876:.././hal/sam3u1c/pio.c **** 		uint32_t ul_mask, const uint32_t ul_flags)
 877:.././hal/sam3u1c/pio.c **** {
 2265              	 .loc 1 877 1
 2266              	 .cfi_startproc
 2267              	 
 2268              	 
 2269 0000 90B5     	 push {r4,r7,lr}
 2270              	.LCFI184:
 2271              	 .cfi_def_cfa_offset 12
 2272              	 .cfi_offset 4,-12
 2273              	 .cfi_offset 7,-8
 2274              	 .cfi_offset 14,-4
 2275 0002 87B0     	 sub sp,sp,#28
 2276              	.LCFI185:
 2277              	 .cfi_def_cfa_offset 40
 2278 0004 02AF     	 add r7,sp,#8
 2279              	.LCFI186:
 2280              	 .cfi_def_cfa 7,32
 2281 0006 F860     	 str r0,[r7,#12]
 2282 0008 B960     	 str r1,[r7,#8]
 2283 000a 7A60     	 str r2,[r7,#4]
 878:.././hal/sam3u1c/pio.c **** 	/* Configure pins */
 879:.././hal/sam3u1c/pio.c **** 	switch (ul_flags & PIO_TYPE_Msk) {
 2284              	 .loc 1 879 19
 2285 000c 7B68     	 ldr r3,[r7,#4]
 2286 000e 03F0F043 	 and r3,r3,#2013265920
 2287              	 .loc 1 879 2
 2288 0012 B3F1605F 	 cmp r3,#939524096
 2289 0016 39D0     	 beq .L115
 2290 0018 B3F1605F 	 cmp r3,#939524096
 2291 001c 4FD8     	 bhi .L116
 2292 001e B3F1405F 	 cmp r3,#805306368
 2293 0022 33D0     	 beq .L115
 2294 0024 B3F1405F 	 cmp r3,#805306368
 2295 0028 49D8     	 bhi .L116
 2296 002a B3F1205F 	 cmp r3,#671088640
 2297 002e 27D0     	 beq .L117
 2298 0030 B3F1205F 	 cmp r3,#671088640
 2299 0034 43D8     	 bhi .L116
 2300 0036 B3F1006F 	 cmp r3,#134217728
 2301 003a 03D0     	 beq .L118
 2302 003c B3F1805F 	 cmp r3,#268435456
 2303 0040 0FD0     	 beq .L119
 2304 0042 3CE0     	 b .L116
 2305              	.L118:
 880:.././hal/sam3u1c/pio.c **** 	case PIO_TYPE_PIO_PERIPH_A:
 881:.././hal/sam3u1c/pio.c **** 		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
 2306              	 .loc 1 881 3
 2307 0044 BA68     	 ldr r2,[r7,#8]
 2308 0046 4FF00061 	 mov r1,#134217728
 2309 004a F868     	 ldr r0,[r7,#12]
 2310 004c 1F4B     	 ldr r3,.L122
 2311 004e 9847     	 blx r3
 2312              	.LVL19:
 882:.././hal/sam3u1c/pio.c **** 		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
 2313              	 .loc 1 882 3
 2314 0050 7B68     	 ldr r3,[r7,#4]
 2315 0052 03F00103 	 and r3,r3,#1
 2316 0056 1A46     	 mov r2,r3
 2317 0058 B968     	 ldr r1,[r7,#8]
 2318 005a F868     	 ldr r0,[r7,#12]
 2319 005c 1C4B     	 ldr r3,.L122+4
 2320 005e 9847     	 blx r3
 2321              	.LVL20:
 883:.././hal/sam3u1c/pio.c **** 		break;
 2322              	 .loc 1 883 3
 2323 0060 2FE0     	 b .L120
 2324              	.L119:
 884:.././hal/sam3u1c/pio.c **** 	case PIO_TYPE_PIO_PERIPH_B:
 885:.././hal/sam3u1c/pio.c **** 		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
 2325              	 .loc 1 885 3
 2326 0062 BA68     	 ldr r2,[r7,#8]
 2327 0064 4FF08051 	 mov r1,#268435456
 2328 0068 F868     	 ldr r0,[r7,#12]
 2329 006a 184B     	 ldr r3,.L122
 2330 006c 9847     	 blx r3
 2331              	.LVL21:
 886:.././hal/sam3u1c/pio.c **** 		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
 2332              	 .loc 1 886 3
 2333 006e 7B68     	 ldr r3,[r7,#4]
 2334 0070 03F00103 	 and r3,r3,#1
 2335 0074 1A46     	 mov r2,r3
 2336 0076 B968     	 ldr r1,[r7,#8]
 2337 0078 F868     	 ldr r0,[r7,#12]
 2338 007a 154B     	 ldr r3,.L122+4
 2339 007c 9847     	 blx r3
 2340              	.LVL22:
 887:.././hal/sam3u1c/pio.c **** 		break;
 2341              	 .loc 1 887 3
 2342 007e 20E0     	 b .L120
 2343              	.L117:
 888:.././hal/sam3u1c/pio.c **** #if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM)
 889:.././hal/sam3u1c/pio.c **** 	case PIO_TYPE_PIO_PERIPH_C:
 890:.././hal/sam3u1c/pio.c **** 		pio_set_peripheral(p_pio, PIO_PERIPH_C, ul_mask);
 891:.././hal/sam3u1c/pio.c **** 		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
 892:.././hal/sam3u1c/pio.c **** 		break;
 893:.././hal/sam3u1c/pio.c **** 	case PIO_TYPE_PIO_PERIPH_D:
 894:.././hal/sam3u1c/pio.c **** 		pio_set_peripheral(p_pio, PIO_PERIPH_D, ul_mask);
 895:.././hal/sam3u1c/pio.c **** 		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
 896:.././hal/sam3u1c/pio.c **** 		break;
 897:.././hal/sam3u1c/pio.c **** #endif
 898:.././hal/sam3u1c/pio.c **** 
 899:.././hal/sam3u1c/pio.c **** 	case PIO_TYPE_PIO_INPUT:
 900:.././hal/sam3u1c/pio.c **** 		pio_set_input(p_pio, ul_mask, ul_flags);
 2344              	 .loc 1 900 3
 2345 0080 7A68     	 ldr r2,[r7,#4]
 2346 0082 B968     	 ldr r1,[r7,#8]
 2347 0084 F868     	 ldr r0,[r7,#12]
 2348 0086 134B     	 ldr r3,.L122+8
 2349 0088 9847     	 blx r3
 2350              	.LVL23:
 901:.././hal/sam3u1c/pio.c **** 		break;
 2351              	 .loc 1 901 3
 2352 008a 1AE0     	 b .L120
 2353              	.L115:
 902:.././hal/sam3u1c/pio.c **** 
 903:.././hal/sam3u1c/pio.c **** 	case PIO_TYPE_PIO_OUTPUT_0:
 904:.././hal/sam3u1c/pio.c **** 	case PIO_TYPE_PIO_OUTPUT_1:
 905:.././hal/sam3u1c/pio.c **** 		pio_set_output(p_pio, ul_mask,
 906:.././hal/sam3u1c/pio.c **** 				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
 2354              	 .loc 1 906 16
 2355 008c 7B68     	 ldr r3,[r7,#4]
 2356 008e 03F06053 	 and r3,r3,#939524096
 905:.././hal/sam3u1c/pio.c **** 				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
 2357              	 .loc 1 905 3
 2358 0092 B3F1605F 	 cmp r3,#939524096
 2359 0096 0CBF     	 ite eq
 2360 0098 0123     	 moveq r3,#1
 2361 009a 0023     	 movne r3,#0
 2362 009c DBB2     	 uxtb r3,r3
 2363 009e 1946     	 mov r1,r3
 907:.././hal/sam3u1c/pio.c **** 				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
 908:.././hal/sam3u1c/pio.c **** 				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
 2364              	 .loc 1 908 36
 2365 00a0 7B68     	 ldr r3,[r7,#4]
 2366 00a2 9B08     	 lsrs r3,r3,#2
 905:.././hal/sam3u1c/pio.c **** 				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
 2367              	 .loc 1 905 3
 2368 00a4 03F00102 	 and r2,r3,#1
 2369 00a8 7B68     	 ldr r3,[r7,#4]
 2370 00aa 03F00103 	 and r3,r3,#1
 2371 00ae 0093     	 str r3,[sp]
 2372 00b0 1346     	 mov r3,r2
 2373 00b2 0A46     	 mov r2,r1
 2374 00b4 B968     	 ldr r1,[r7,#8]
 2375 00b6 F868     	 ldr r0,[r7,#12]
 2376 00b8 074C     	 ldr r4,.L122+12
 2377 00ba A047     	 blx r4
 2378              	.LVL24:
 909:.././hal/sam3u1c/pio.c **** 				(ul_flags & PIO_PULLUP) ? 1 : 0);
 910:.././hal/sam3u1c/pio.c **** 		break;
 2379              	 .loc 1 910 3
 2380 00bc 01E0     	 b .L120
 2381              	.L116:
 911:.././hal/sam3u1c/pio.c **** 
 912:.././hal/sam3u1c/pio.c **** 	default:
 913:.././hal/sam3u1c/pio.c **** 		return 0;
 2382              	 .loc 1 913 10
 2383 00be 0023     	 movs r3,#0
 2384 00c0 00E0     	 b .L121
 2385              	.L120:
 914:.././hal/sam3u1c/pio.c **** 	}
 915:.././hal/sam3u1c/pio.c **** 
 916:.././hal/sam3u1c/pio.c **** 	return 1;
 2386              	 .loc 1 916 9
 2387 00c2 0123     	 movs r3,#1
 2388              	.L121:
 917:.././hal/sam3u1c/pio.c **** }
 2389              	 .loc 1 917 1
 2390 00c4 1846     	 mov r0,r3
 2391 00c6 1437     	 adds r7,r7,#20
 2392              	.LCFI187:
 2393              	 .cfi_def_cfa_offset 12
 2394 00c8 BD46     	 mov sp,r7
 2395              	.LCFI188:
 2396              	 .cfi_def_cfa_register 13
 2397              	 
 2398 00ca 90BD     	 pop {r4,r7,pc}
 2399              	.L123:
 2400              	 .align 2
 2401              	.L122:
 2402 00cc 00000000 	 .word pio_set_peripheral
 2403 00d0 00000000 	 .word pio_pull_up
 2404 00d4 00000000 	 .word pio_set_input
 2405 00d8 00000000 	 .word pio_set_output
 2406              	 .cfi_endproc
 2407              	.LFE101:
 2409              	 .section .text.pio_enable_pin_interrupt,"ax",%progbits
 2410              	 .align 1
 2411              	 .global pio_enable_pin_interrupt
 2412              	 .syntax unified
 2413              	 .thumb
 2414              	 .thumb_func
 2415              	 .fpu softvfp
 2417              	pio_enable_pin_interrupt:
 2418              	.LFB102:
 918:.././hal/sam3u1c/pio.c **** 
 919:.././hal/sam3u1c/pio.c **** /**
 920:.././hal/sam3u1c/pio.c ****  * \brief Enable interrupt for a GPIO pin.
 921:.././hal/sam3u1c/pio.c ****  *
 922:.././hal/sam3u1c/pio.c ****  * \param ul_pin The pin index.
 923:.././hal/sam3u1c/pio.c ****  *
 924:.././hal/sam3u1c/pio.c ****  * \note The function \ref gpio_configure_pin must be called before.
 925:.././hal/sam3u1c/pio.c ****  */
 926:.././hal/sam3u1c/pio.c **** void pio_enable_pin_interrupt(uint32_t ul_pin)
 927:.././hal/sam3u1c/pio.c **** {
 2419              	 .loc 1 927 1
 2420              	 .cfi_startproc
 2421              	 
 2422              	 
 2423 0000 80B5     	 push {r7,lr}
 2424              	.LCFI189:
 2425              	 .cfi_def_cfa_offset 8
 2426              	 .cfi_offset 7,-8
 2427              	 .cfi_offset 14,-4
 2428 0002 84B0     	 sub sp,sp,#16
 2429              	.LCFI190:
 2430              	 .cfi_def_cfa_offset 24
 2431 0004 00AF     	 add r7,sp,#0
 2432              	.LCFI191:
 2433              	 .cfi_def_cfa_register 7
 2434 0006 7860     	 str r0,[r7,#4]
 928:.././hal/sam3u1c/pio.c **** 	Pio *p_pio = pio_get_pin_group(ul_pin);
 2435              	 .loc 1 928 15
 2436 0008 7868     	 ldr r0,[r7,#4]
 2437 000a 084B     	 ldr r3,.L125
 2438 000c 9847     	 blx r3
 2439              	.LVL25:
 2440 000e F860     	 str r0,[r7,#12]
 929:.././hal/sam3u1c/pio.c **** 
 930:.././hal/sam3u1c/pio.c **** 	p_pio->PIO_IER = 1 << (ul_pin & 0x1F);
 2441              	 .loc 1 930 32
 2442 0010 7B68     	 ldr r3,[r7,#4]
 2443 0012 03F01F03 	 and r3,r3,#31
 2444              	 .loc 1 930 21
 2445 0016 0122     	 movs r2,#1
 2446 0018 02FA03F3 	 lsl r3,r2,r3
 2447 001c 1A46     	 mov r2,r3
 2448              	 .loc 1 930 17
 2449 001e FB68     	 ldr r3,[r7,#12]
 2450 0020 1A64     	 str r2,[r3,#64]
 931:.././hal/sam3u1c/pio.c **** }
 2451              	 .loc 1 931 1
 2452 0022 00BF     	 nop
 2453 0024 1037     	 adds r7,r7,#16
 2454              	.LCFI192:
 2455              	 .cfi_def_cfa_offset 8
 2456 0026 BD46     	 mov sp,r7
 2457              	.LCFI193:
 2458              	 .cfi_def_cfa_register 13
 2459              	 
 2460 0028 80BD     	 pop {r7,pc}
 2461              	.L126:
 2462 002a 00BF     	 .align 2
 2463              	.L125:
 2464 002c 00000000 	 .word pio_get_pin_group
 2465              	 .cfi_endproc
 2466              	.LFE102:
 2468              	 .section .text.pio_disable_pin_interrupt,"ax",%progbits
 2469              	 .align 1
 2470              	 .global pio_disable_pin_interrupt
 2471              	 .syntax unified
 2472              	 .thumb
 2473              	 .thumb_func
 2474              	 .fpu softvfp
 2476              	pio_disable_pin_interrupt:
 2477              	.LFB103:
 932:.././hal/sam3u1c/pio.c **** 
 933:.././hal/sam3u1c/pio.c **** 
 934:.././hal/sam3u1c/pio.c **** /**
 935:.././hal/sam3u1c/pio.c ****  * \brief Disable interrupt for a GPIO pin.
 936:.././hal/sam3u1c/pio.c ****  *
 937:.././hal/sam3u1c/pio.c ****  * \param ul_pin The pin index.
 938:.././hal/sam3u1c/pio.c ****  *
 939:.././hal/sam3u1c/pio.c ****  * \note The function \ref gpio_configure_pin must be called before.
 940:.././hal/sam3u1c/pio.c ****  */
 941:.././hal/sam3u1c/pio.c **** void pio_disable_pin_interrupt(uint32_t ul_pin)
 942:.././hal/sam3u1c/pio.c **** {
 2478              	 .loc 1 942 1
 2479              	 .cfi_startproc
 2480              	 
 2481              	 
 2482 0000 80B5     	 push {r7,lr}
 2483              	.LCFI194:
 2484              	 .cfi_def_cfa_offset 8
 2485              	 .cfi_offset 7,-8
 2486              	 .cfi_offset 14,-4
 2487 0002 84B0     	 sub sp,sp,#16
 2488              	.LCFI195:
 2489              	 .cfi_def_cfa_offset 24
 2490 0004 00AF     	 add r7,sp,#0
 2491              	.LCFI196:
 2492              	 .cfi_def_cfa_register 7
 2493 0006 7860     	 str r0,[r7,#4]
 943:.././hal/sam3u1c/pio.c **** 	Pio *p_pio = pio_get_pin_group(ul_pin);
 2494              	 .loc 1 943 15
 2495 0008 7868     	 ldr r0,[r7,#4]
 2496 000a 084B     	 ldr r3,.L128
 2497 000c 9847     	 blx r3
 2498              	.LVL26:
 2499 000e F860     	 str r0,[r7,#12]
 944:.././hal/sam3u1c/pio.c **** 
 945:.././hal/sam3u1c/pio.c **** 	p_pio->PIO_IDR = 1 << (ul_pin & 0x1F);
 2500              	 .loc 1 945 32
 2501 0010 7B68     	 ldr r3,[r7,#4]
 2502 0012 03F01F03 	 and r3,r3,#31
 2503              	 .loc 1 945 21
 2504 0016 0122     	 movs r2,#1
 2505 0018 02FA03F3 	 lsl r3,r2,r3
 2506 001c 1A46     	 mov r2,r3
 2507              	 .loc 1 945 17
 2508 001e FB68     	 ldr r3,[r7,#12]
 2509 0020 5A64     	 str r2,[r3,#68]
 946:.././hal/sam3u1c/pio.c **** }
 2510              	 .loc 1 946 1
 2511 0022 00BF     	 nop
 2512 0024 1037     	 adds r7,r7,#16
 2513              	.LCFI197:
 2514              	 .cfi_def_cfa_offset 8
 2515 0026 BD46     	 mov sp,r7
 2516              	.LCFI198:
 2517              	 .cfi_def_cfa_register 13
 2518              	 
 2519 0028 80BD     	 pop {r7,pc}
 2520              	.L129:
 2521 002a 00BF     	 .align 2
 2522              	.L128:
 2523 002c 00000000 	 .word pio_get_pin_group
 2524              	 .cfi_endproc
 2525              	.LFE103:
 2527              	 .section .text.pio_get_pin_group,"ax",%progbits
 2528              	 .align 1
 2529              	 .global pio_get_pin_group
 2530              	 .syntax unified
 2531              	 .thumb
 2532              	 .thumb_func
 2533              	 .fpu softvfp
 2535              	pio_get_pin_group:
 2536              	.LFB104:
 947:.././hal/sam3u1c/pio.c **** 
 948:.././hal/sam3u1c/pio.c **** 
 949:.././hal/sam3u1c/pio.c **** /**
 950:.././hal/sam3u1c/pio.c ****  * \brief Return GPIO port for a GPIO pin.
 951:.././hal/sam3u1c/pio.c ****  *
 952:.././hal/sam3u1c/pio.c ****  * \param ul_pin The pin index.
 953:.././hal/sam3u1c/pio.c ****  *
 954:.././hal/sam3u1c/pio.c ****  * \return Pointer to \ref Pio struct for GPIO port.
 955:.././hal/sam3u1c/pio.c ****  */
 956:.././hal/sam3u1c/pio.c **** Pio *pio_get_pin_group(uint32_t ul_pin)
 957:.././hal/sam3u1c/pio.c **** {
 2537              	 .loc 1 957 1
 2538              	 .cfi_startproc
 2539              	 
 2540              	 
 2541              	 
 2542 0000 80B4     	 push {r7}
 2543              	.LCFI199:
 2544              	 .cfi_def_cfa_offset 4
 2545              	 .cfi_offset 7,-4
 2546 0002 85B0     	 sub sp,sp,#20
 2547              	.LCFI200:
 2548              	 .cfi_def_cfa_offset 24
 2549 0004 00AF     	 add r7,sp,#0
 2550              	.LCFI201:
 2551              	 .cfi_def_cfa_register 7
 2552 0006 7860     	 str r0,[r7,#4]
 958:.././hal/sam3u1c/pio.c **** 	Pio *p_pio;
 959:.././hal/sam3u1c/pio.c **** 
 960:.././hal/sam3u1c/pio.c **** #if (SAM4C || SAM4CP)
 961:.././hal/sam3u1c/pio.c **** #  ifdef ID_PIOD
 962:.././hal/sam3u1c/pio.c **** 	if (ul_pin > PIO_PC9_IDX) {
 963:.././hal/sam3u1c/pio.c **** 		p_pio = PIOD;
 964:.././hal/sam3u1c/pio.c **** 	} else if (ul_pin > PIO_PB31_IDX) {
 965:.././hal/sam3u1c/pio.c **** #  else
 966:.././hal/sam3u1c/pio.c **** 	if  (ul_pin > PIO_PB31_IDX) {
 967:.././hal/sam3u1c/pio.c **** #  endif
 968:.././hal/sam3u1c/pio.c **** 		p_pio = PIOC;
 969:.././hal/sam3u1c/pio.c **** 	} else {
 970:.././hal/sam3u1c/pio.c **** 		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
 971:.././hal/sam3u1c/pio.c **** 	}
 972:.././hal/sam3u1c/pio.c **** #elif (SAM4CM)
 973:.././hal/sam3u1c/pio.c **** 	if (ul_pin > PIO_PB21_IDX) {
 974:.././hal/sam3u1c/pio.c **** 		p_pio = PIOC;
 975:.././hal/sam3u1c/pio.c **** 	} else {
 976:.././hal/sam3u1c/pio.c **** 		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
 977:.././hal/sam3u1c/pio.c **** 	}
 978:.././hal/sam3u1c/pio.c **** #else
 979:.././hal/sam3u1c/pio.c **** 	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
 2553              	 .loc 1 979 56
 2554 0008 7B68     	 ldr r3,[r7,#4]
 2555 000a 5B09     	 lsrs r3,r3,#5
 2556              	 .loc 1 979 33
 2557 000c 03F50013 	 add r3,r3,#2097152
 2558 0010 03F20673 	 addw r3,r3,#1798
 2559 0014 5B02     	 lsls r3,r3,#9
 2560              	 .loc 1 979 8
 2561 0016 FB60     	 str r3,[r7,#12]
 980:.././hal/sam3u1c/pio.c **** #endif
 981:.././hal/sam3u1c/pio.c **** 	return p_pio;
 2562              	 .loc 1 981 9
 2563 0018 FB68     	 ldr r3,[r7,#12]
 982:.././hal/sam3u1c/pio.c **** }
 2564              	 .loc 1 982 1
 2565 001a 1846     	 mov r0,r3
 2566 001c 1437     	 adds r7,r7,#20
 2567              	.LCFI202:
 2568              	 .cfi_def_cfa_offset 4
 2569 001e BD46     	 mov sp,r7
 2570              	.LCFI203:
 2571              	 .cfi_def_cfa_register 13
 2572              	 
 2573 0020 80BC     	 pop {r7}
 2574              	.LCFI204:
 2575              	 .cfi_restore 7
 2576              	 .cfi_def_cfa_offset 0
 2577 0022 7047     	 bx lr
 2578              	 .cfi_endproc
 2579              	.LFE104:
 2581              	 .section .text.pio_get_pin_group_id,"ax",%progbits
 2582              	 .align 1
 2583              	 .global pio_get_pin_group_id
 2584              	 .syntax unified
 2585              	 .thumb
 2586              	 .thumb_func
 2587              	 .fpu softvfp
 2589              	pio_get_pin_group_id:
 2590              	.LFB105:
 983:.././hal/sam3u1c/pio.c **** 
 984:.././hal/sam3u1c/pio.c **** /**
 985:.././hal/sam3u1c/pio.c ****  * \brief Return GPIO port peripheral ID for a GPIO pin.
 986:.././hal/sam3u1c/pio.c ****  *
 987:.././hal/sam3u1c/pio.c ****  * \param ul_pin The pin index.
 988:.././hal/sam3u1c/pio.c ****  *
 989:.././hal/sam3u1c/pio.c ****  * \return GPIO port peripheral ID.
 990:.././hal/sam3u1c/pio.c ****  */
 991:.././hal/sam3u1c/pio.c **** uint32_t pio_get_pin_group_id(uint32_t ul_pin)
 992:.././hal/sam3u1c/pio.c **** {
 2591              	 .loc 1 992 1
 2592              	 .cfi_startproc
 2593              	 
 2594              	 
 2595              	 
 2596 0000 80B4     	 push {r7}
 2597              	.LCFI205:
 2598              	 .cfi_def_cfa_offset 4
 2599              	 .cfi_offset 7,-4
 2600 0002 85B0     	 sub sp,sp,#20
 2601              	.LCFI206:
 2602              	 .cfi_def_cfa_offset 24
 2603 0004 00AF     	 add r7,sp,#0
 2604              	.LCFI207:
 2605              	 .cfi_def_cfa_register 7
 2606 0006 7860     	 str r0,[r7,#4]
 993:.././hal/sam3u1c/pio.c **** 	uint32_t ul_id;
 994:.././hal/sam3u1c/pio.c **** 
 995:.././hal/sam3u1c/pio.c **** #if (SAM4C || SAM4CP)
 996:.././hal/sam3u1c/pio.c **** #  ifdef ID_PIOD
 997:.././hal/sam3u1c/pio.c **** 	if (ul_pin > PIO_PC9_IDX) {
 998:.././hal/sam3u1c/pio.c **** 		ul_id = ID_PIOD;
 999:.././hal/sam3u1c/pio.c **** 	} else if (ul_pin > PIO_PB31_IDX) {
1000:.././hal/sam3u1c/pio.c **** #  else
1001:.././hal/sam3u1c/pio.c **** 	if (ul_pin > PIO_PB31_IDX) {
1002:.././hal/sam3u1c/pio.c **** #  endif
1003:.././hal/sam3u1c/pio.c **** 		ul_id = ID_PIOC;
1004:.././hal/sam3u1c/pio.c **** 	} else {
1005:.././hal/sam3u1c/pio.c **** 		ul_id = ID_PIOA + (ul_pin >> 5);
1006:.././hal/sam3u1c/pio.c **** 	}
1007:.././hal/sam3u1c/pio.c **** #elif (SAM4CM)
1008:.././hal/sam3u1c/pio.c **** 	if (ul_pin > PIO_PB21_IDX) {
1009:.././hal/sam3u1c/pio.c **** 		ul_id = ID_PIOC;
1010:.././hal/sam3u1c/pio.c **** 	} else {
1011:.././hal/sam3u1c/pio.c **** 		ul_id = ID_PIOA + (ul_pin >> 5);
1012:.././hal/sam3u1c/pio.c **** 	}
1013:.././hal/sam3u1c/pio.c **** #else
1014:.././hal/sam3u1c/pio.c **** 	ul_id = ID_PIOA + (ul_pin >> 5);
 2607              	 .loc 1 1014 28
 2608 0008 7B68     	 ldr r3,[r7,#4]
 2609 000a 5B09     	 lsrs r3,r3,#5
 2610              	 .loc 1 1014 8
 2611 000c 0A33     	 adds r3,r3,#10
 2612 000e FB60     	 str r3,[r7,#12]
1015:.././hal/sam3u1c/pio.c **** #endif
1016:.././hal/sam3u1c/pio.c **** 	return ul_id;
 2613              	 .loc 1 1016 9
 2614 0010 FB68     	 ldr r3,[r7,#12]
1017:.././hal/sam3u1c/pio.c **** }
 2615              	 .loc 1 1017 1
 2616 0012 1846     	 mov r0,r3
 2617 0014 1437     	 adds r7,r7,#20
 2618              	.LCFI208:
 2619              	 .cfi_def_cfa_offset 4
 2620 0016 BD46     	 mov sp,r7
 2621              	.LCFI209:
 2622              	 .cfi_def_cfa_register 13
 2623              	 
 2624 0018 80BC     	 pop {r7}
 2625              	.LCFI210:
 2626              	 .cfi_restore 7
 2627              	 .cfi_def_cfa_offset 0
 2628 001a 7047     	 bx lr
 2629              	 .cfi_endproc
 2630              	.LFE105:
 2632              	 .section .text.pio_get_pin_group_mask,"ax",%progbits
 2633              	 .align 1
 2634              	 .global pio_get_pin_group_mask
 2635              	 .syntax unified
 2636              	 .thumb
 2637              	 .thumb_func
 2638              	 .fpu softvfp
 2640              	pio_get_pin_group_mask:
 2641              	.LFB106:
1018:.././hal/sam3u1c/pio.c **** 
1019:.././hal/sam3u1c/pio.c **** 
1020:.././hal/sam3u1c/pio.c **** /**
1021:.././hal/sam3u1c/pio.c ****  * \brief Return GPIO port pin mask for a GPIO pin.
1022:.././hal/sam3u1c/pio.c ****  *
1023:.././hal/sam3u1c/pio.c ****  * \param ul_pin The pin index.
1024:.././hal/sam3u1c/pio.c ****  *
1025:.././hal/sam3u1c/pio.c ****  * \return GPIO port pin mask.
1026:.././hal/sam3u1c/pio.c ****  */
1027:.././hal/sam3u1c/pio.c **** uint32_t pio_get_pin_group_mask(uint32_t ul_pin)
1028:.././hal/sam3u1c/pio.c **** {
 2642              	 .loc 1 1028 1
 2643              	 .cfi_startproc
 2644              	 
 2645              	 
 2646              	 
 2647 0000 80B4     	 push {r7}
 2648              	.LCFI211:
 2649              	 .cfi_def_cfa_offset 4
 2650              	 .cfi_offset 7,-4
 2651 0002 85B0     	 sub sp,sp,#20
 2652              	.LCFI212:
 2653              	 .cfi_def_cfa_offset 24
 2654 0004 00AF     	 add r7,sp,#0
 2655              	.LCFI213:
 2656              	 .cfi_def_cfa_register 7
 2657 0006 7860     	 str r0,[r7,#4]
1029:.././hal/sam3u1c/pio.c **** 	uint32_t ul_mask = 1 << (ul_pin & 0x1F);
 2658              	 .loc 1 1029 34
 2659 0008 7B68     	 ldr r3,[r7,#4]
 2660 000a 03F01F03 	 and r3,r3,#31
 2661              	 .loc 1 1029 23
 2662 000e 0122     	 movs r2,#1
 2663 0010 02FA03F3 	 lsl r3,r2,r3
 2664              	 .loc 1 1029 11
 2665 0014 FB60     	 str r3,[r7,#12]
1030:.././hal/sam3u1c/pio.c **** 	return ul_mask;
 2666              	 .loc 1 1030 9
 2667 0016 FB68     	 ldr r3,[r7,#12]
1031:.././hal/sam3u1c/pio.c **** }
 2668              	 .loc 1 1031 1
 2669 0018 1846     	 mov r0,r3
 2670 001a 1437     	 adds r7,r7,#20
 2671              	.LCFI214:
 2672              	 .cfi_def_cfa_offset 4
 2673 001c BD46     	 mov sp,r7
 2674              	.LCFI215:
 2675              	 .cfi_def_cfa_register 13
 2676              	 
 2677 001e 80BC     	 pop {r7}
 2678              	.LCFI216:
 2679              	 .cfi_restore 7
 2680              	 .cfi_def_cfa_offset 0
 2681 0020 7047     	 bx lr
 2682              	 .cfi_endproc
 2683              	.LFE106:
 2685              	 .text
 2686              	.Letext0:
 2687              	 .file 2 "c:\\program files (x86)\\gnu arm embedded toolchain\\9 2020-q2-update\\arm-none-eabi\\include\\machine\\_default_types.h"
 2688              	 .file 3 "c:\\program files (x86)\\gnu arm embedded toolchain\\9 2020-q2-update\\arm-none-eabi\\include\\sys\\_stdint.h"
 2689              	 .file 4 ".././hal/sam3u1c/inc/sam3u1c.h"
 2690              	 .file 5 ".././hal/sam3u1c/inc/core_cm3.h"
 2691              	 .file 6 ".././hal/sam3u1c/inc/system_sam3u.h"
 2692              	 .file 7 ".././hal/sam3u1c/inc/component/component_pio.h"
 2693              	 .file 8 "c:\\program files (x86)\\gnu arm embedded toolchain\\9 2020-q2-update\\lib\\gcc\\arm-none-eabi\\9.3.1\\include\\stddef.h"
 2694              	 .file 9 "c:\\program files (x86)\\gnu arm embedded toolchain\\9 2020-q2-update\\arm-none-eabi\\include\\sys\\_types.h"
 2695              	 .file 10 "c:\\program files (x86)\\gnu arm embedded toolchain\\9 2020-q2-update\\arm-none-eabi\\include\\sys\\reent.h"
 2696              	 .file 11 "c:\\program files (x86)\\gnu arm embedded toolchain\\9 2020-q2-update\\arm-none-eabi\\include\\sys\\lock.h"
 2697              	 .file 12 "c:\\program files (x86)\\gnu arm embedded toolchain\\9 2020-q2-update\\arm-none-eabi\\include\\stdlib.h"
 2698              	 .file 13 ".././hal/sam3u1c/inc/interrupt/interrupt_sam_nvic.h"
 2699              	 .file 14 ".././hal/sam3u1c/inc/pio.h"
DEFINED SYMBOLS
                            *ABS*:00000000 pio.c
    {standard input}:16     .bss.cpu_irq_critical_section_counter:00000000 $d
    {standard input}:19     .bss.cpu_irq_critical_section_counter:00000000 cpu_irq_critical_section_counter
    {standard input}:24     .bss.cpu_irq_prev_interrupt_state:00000000 cpu_irq_prev_interrupt_state
    {standard input}:25     .bss.cpu_irq_prev_interrupt_state:00000000 $d
    {standard input}:27     .text.pio_pull_up:00000000 $t
    {standard input}:35     .text.pio_pull_up:00000000 pio_pull_up
    {standard input}:90     .text.pio_set_debounce_filter:00000000 $t
    {standard input}:97     .text.pio_set_debounce_filter:00000000 pio_set_debounce_filter
    {standard input}:149    .text.pio_set:00000000 $t
    {standard input}:156    .text.pio_set:00000000 pio_set
    {standard input}:197    .text.pio_clear:00000000 $t
    {standard input}:204    .text.pio_clear:00000000 pio_clear
    {standard input}:245    .text.pio_get:00000000 $t
    {standard input}:252    .text.pio_get:00000000 pio_get
    {standard input}:324    .text.pio_set_peripheral:00000000 $t
    {standard input}:331    .text.pio_set_peripheral:00000000 pio_set_peripheral
    {standard input}:446    .text.pio_set_input:00000000 $t
    {standard input}:453    .text.pio_set_input:00000000 pio_set_input
    {standard input}:549    .text.pio_set_input:00000078 $d
    {standard input}:1303   .text.pio_disable_interrupt:00000000 pio_disable_interrupt
    {standard input}:555    .text.pio_set_output:00000000 $t
    {standard input}:562    .text.pio_set_output:00000000 pio_set_output
    {standard input}:647    .text.pio_set_output:0000005c $d
    {standard input}:653    .text.pio_configure:00000000 $t
    {standard input}:660    .text.pio_configure:00000000 pio_configure
    {standard input}:783    .text.pio_configure:000000b4 $d
    {standard input}:791    .text.pio_get_output_data_status:00000000 $t
    {standard input}:798    .text.pio_get_output_data_status:00000000 pio_get_output_data_status
    {standard input}:851    .text.pio_set_multi_driver:00000000 $t
    {standard input}:858    .text.pio_set_multi_driver:00000000 pio_set_multi_driver
    {standard input}:912    .text.pio_get_multi_driver_status:00000000 $t
    {standard input}:919    .text.pio_get_multi_driver_status:00000000 pio_get_multi_driver_status
    {standard input}:958    .text.pio_enable_output_write:00000000 $t
    {standard input}:965    .text.pio_enable_output_write:00000000 pio_enable_output_write
    {standard input}:1006   .text.pio_disable_output_write:00000000 $t
    {standard input}:1013   .text.pio_disable_output_write:00000000 pio_disable_output_write
    {standard input}:1054   .text.pio_get_output_write_status:00000000 $t
    {standard input}:1061   .text.pio_get_output_write_status:00000000 pio_get_output_write_status
    {standard input}:1100   .text.pio_sync_output_write:00000000 $t
    {standard input}:1107   .text.pio_sync_output_write:00000000 pio_sync_output_write
    {standard input}:1148   .text.pio_configure_interrupt:00000000 $t
    {standard input}:1155   .text.pio_configure_interrupt:00000000 pio_configure_interrupt
    {standard input}:1245   .text.pio_enable_interrupt:00000000 $t
    {standard input}:1252   .text.pio_enable_interrupt:00000000 pio_enable_interrupt
    {standard input}:1296   .text.pio_disable_interrupt:00000000 $t
    {standard input}:1344   .text.pio_get_interrupt_status:00000000 $t
    {standard input}:1351   .text.pio_get_interrupt_status:00000000 pio_get_interrupt_status
    {standard input}:1390   .text.pio_get_interrupt_mask:00000000 $t
    {standard input}:1397   .text.pio_get_interrupt_mask:00000000 pio_get_interrupt_mask
    {standard input}:1436   .text.pio_set_additional_interrupt_mode:00000000 $t
    {standard input}:1443   .text.pio_set_additional_interrupt_mode:00000000 pio_set_additional_interrupt_mode
    {standard input}:1533   .text.pio_set_writeprotect:00000000 $t
    {standard input}:1540   .text.pio_set_writeprotect:00000000 pio_set_writeprotect
    {standard input}:1583   .text.pio_set_writeprotect:00000020 $d
    {standard input}:1588   .text.pio_get_writeprotect_status:00000000 $t
    {standard input}:1595   .text.pio_get_writeprotect_status:00000000 pio_get_writeprotect_status
    {standard input}:1634   .text.pio_get_pin_value:00000000 $t
    {standard input}:1641   .text.pio_get_pin_value:00000000 pio_get_pin_value
    {standard input}:1688   .text.pio_get_pin_value:0000002c $d
    {standard input}:2535   .text.pio_get_pin_group:00000000 pio_get_pin_group
    {standard input}:1693   .text.pio_set_pin_high:00000000 $t
    {standard input}:1700   .text.pio_set_pin_high:00000000 pio_set_pin_high
    {standard input}:1747   .text.pio_set_pin_high:0000002c $d
    {standard input}:1752   .text.pio_set_pin_low:00000000 $t
    {standard input}:1759   .text.pio_set_pin_low:00000000 pio_set_pin_low
    {standard input}:1806   .text.pio_set_pin_low:0000002c $d
    {standard input}:1811   .text.pio_toggle_pin:00000000 $t
    {standard input}:1818   .text.pio_toggle_pin:00000000 pio_toggle_pin
    {standard input}:1893   .text.pio_toggle_pin:00000054 $d
    {standard input}:1898   .text.pio_configure_pin:00000000 $t
    {standard input}:1905   .text.pio_configure_pin:00000000 pio_configure_pin
    {standard input}:2086   .text.pio_configure_pin:0000011c $d
    {standard input}:2095   .text.pio_set_pin_group_high:00000000 $t
    {standard input}:2102   .text.pio_set_pin_group_high:00000000 pio_set_pin_group_high
    {standard input}:2143   .text.pio_set_pin_group_low:00000000 $t
    {standard input}:2150   .text.pio_set_pin_group_low:00000000 pio_set_pin_group_low
    {standard input}:2191   .text.pio_toggle_pin_group:00000000 $t
    {standard input}:2198   .text.pio_toggle_pin_group:00000000 pio_toggle_pin_group
    {standard input}:2256   .text.pio_configure_pin_group:00000000 $t
    {standard input}:2263   .text.pio_configure_pin_group:00000000 pio_configure_pin_group
    {standard input}:2402   .text.pio_configure_pin_group:000000cc $d
    {standard input}:2410   .text.pio_enable_pin_interrupt:00000000 $t
    {standard input}:2417   .text.pio_enable_pin_interrupt:00000000 pio_enable_pin_interrupt
    {standard input}:2464   .text.pio_enable_pin_interrupt:0000002c $d
    {standard input}:2469   .text.pio_disable_pin_interrupt:00000000 $t
    {standard input}:2476   .text.pio_disable_pin_interrupt:00000000 pio_disable_pin_interrupt
    {standard input}:2523   .text.pio_disable_pin_interrupt:0000002c $d
    {standard input}:2528   .text.pio_get_pin_group:00000000 $t
    {standard input}:2582   .text.pio_get_pin_group_id:00000000 $t
    {standard input}:2589   .text.pio_get_pin_group_id:00000000 pio_get_pin_group_id
    {standard input}:2633   .text.pio_get_pin_group_mask:00000000 $t
    {standard input}:2640   .text.pio_get_pin_group_mask:00000000 pio_get_pin_group_mask
                           .group:00000000 wm4.0.2cd8a2cb7ff4c48cec7eeec776a1dd8c
                           .group:00000000 wm4.stddef.h.39.27677723d43e5b5a7afdf8d798429f1d
                           .group:00000000 wm4.parts.h.45.afc900689b2c82332e69d798acedc875
                           .group:00000000 wm4.tpaste.h.45.af3ee36765243b162c88f7f944858426
                           .group:00000000 wm4.stringz.h.45.c4f6cbe0005e6c1d2139bc6c0e4f4722
                           .group:00000000 wm4.mrepeat.h.59.c5daaed201a4340b0edf435161d0b77f
                           .group:00000000 wm4._newlib_version.h.4.1ef4e12f167f8b69d7c30054be56050d
                           .group:00000000 wm4.features.h.33.5bd1eea2d80518b50f7af0b5ce6750e0
                           .group:00000000 wm4._default_types.h.15.247e5cd201eca3442cbf5404108c4935
                           .group:00000000 wm4._intsup.h.10.48bafbb683905c4daa4565a85aeeb264
                           .group:00000000 wm4._stdint.h.10.c24fa3af3bc1706662bb5593a907e841
                           .group:00000000 wm4.stdint.h.23.d53047a68f4a85177f80b422d52785ed
                           .group:00000000 wm4.sam3u1c.h.220.c0b54b5a55bc87791749ae17b1487779
                           .group:00000000 wm4.core_cm3.h.32.5c59c312db585622d253fdb887b0afb1
                           .group:00000000 wm4.core_cmInstr.h.25.d8165482ef3061013a2fc83e2d85f3d9
                           .group:00000000 wm4.core_cm3.h.127.b561404f2a159dc517b409bc244d16c1
                           .group:00000000 wm4.component_adc.h.43.d49887380d07d1cd08cc4e37b3485e31
                           .group:00000000 wm4.component_adc12b.h.43.eadc09f1073923fb91f1f393cc397dcb
                           .group:00000000 wm4.component_chipid.h.43.15825c969b1cc9eeea3d9416499874c8
                           .group:00000000 wm4.component_dmac.h.43.cc8187b1cf6bfeadc91b14fdd28b9e8b
                           .group:00000000 wm4.component_efc.h.43.cb1b3997ad9ea3733ad421ecbfd02fdd
                           .group:00000000 wm4.component_gpbr.h.43.49b7e13894fe38b29f2243bbbe530227
                           .group:00000000 wm4.component_hsmci.h.43.7b7194c92e1480c038f3342f7cec440a
                           .group:00000000 wm4.component_matrix.h.43.1d209838fb75b4827119203a357141ee
                           .group:00000000 wm4.component_pdc.h.43.19528a5f9ef5a348234ea06f89069c55
                           .group:00000000 wm4.component_pio.h.43.163b46c3683ccf92e8de39a5554f50e8
                           .group:00000000 wm4.component_pmc.h.43.ee4f030602866917aeed15fb2b948de8
                           .group:00000000 wm4.component_pwm.h.43.ab6262a86f0aea354b43fe6dce7e7eb3
                           .group:00000000 wm4.component_rstc.h.43.4eb59dc2ddcf585fabf251d0c329fcdd
                           .group:00000000 wm4.component_rtc.h.43.ba8ccafc772b11d562a3cceab8b95072
                           .group:00000000 wm4.component_rtt.h.43.3206ef8f067e5e747c3c4c7e719c1429
                           .group:00000000 wm4.component_smc.h.43.907847915f1a5616734199d7e34424fa
                           .group:00000000 wm4.component_spi.h.43.a2a09df64ab768c0a32be55285c74ded
                           .group:00000000 wm4.component_ssc.h.43.d7c78f990c13fc511671b64798c4bcd0
                           .group:00000000 wm4.component_supc.h.43.7d17f8e5ed3ba815e84381152735062f
                           .group:00000000 wm4.component_tc.h.43.662eac8137408372b4f9d26c0b5f8621
                           .group:00000000 wm4.component_twi.h.43.eda18625bd851fc4605861f5b3240c0b
                           .group:00000000 wm4.component_uart.h.43.2d92735c5ea05c973661e1ba99a2f37c
                           .group:00000000 wm4.component_udphs.h.43.21cecd26a4e44df0013037f29f2716e4
                           .group:00000000 wm4.component_usart.h.43.7872f8f455adb38b67b9fbdb15657fbe
                           .group:00000000 wm4.component_wdt.h.43.e31e10a5469b62c3660b49ab250f802f
                           .group:00000000 wm4.instance_hsmci.h.43.e233236cc7fd5a805539a7ecc0e1d8d2
                           .group:00000000 wm4.instance_ssc.h.43.c0cfabc3b9f3bb60745c913111bce965
                           .group:00000000 wm4.instance_spi.h.43.570ae46af19e4179d9796872b9a8b9bc
                           .group:00000000 wm4.instance_tc0.h.43.049b3a82387d2961594190609e896a29
                           .group:00000000 wm4.instance_twi0.h.43.255dc0afa9e0d45eaea0a935eca2f103
                           .group:00000000 wm4.instance_twi1.h.43.652d1d407893f259f2a817544ba662c2
                           .group:00000000 wm4.instance_pwm.h.43.88294acec3ca56d6fc521038521a1567
                           .group:00000000 wm4.instance_usart0.h.43.e26677512aee3dd3bedd71d394410000
                           .group:00000000 wm4.instance_usart1.h.43.1ba97dbc6610d9fb3132b9d845688201
                           .group:00000000 wm4.instance_usart2.h.43.baa1bf30b3c5acdee90c4a1f50fe9ebd
                           .group:00000000 wm4.instance_udphs.h.43.b1ce94181e0d1f22877b81c6040a4363
                           .group:00000000 wm4.instance_adc12b.h.43.d73ed59e867ccdfdb846d9ef32a50c0c
                           .group:00000000 wm4.instance_adc.h.43.2b7611a00afeb4c555339b844d4b8456
                           .group:00000000 wm4.instance_dmac.h.43.ee72691d84889c8f285932be4a075ddb
                           .group:00000000 wm4.instance_smc.h.43.29610fd00979caaaa65821ad40e9da06
                           .group:00000000 wm4.instance_matrix.h.43.01ee474141594385374c41a29daeeefe
                           .group:00000000 wm4.instance_pmc.h.43.37430325ed7b8b24c3fe640c41c29ef5
                           .group:00000000 wm4.instance_uart.h.43.bd378395ba022bc8670c82ebe656fbbd
                           .group:00000000 wm4.instance_chipid.h.43.29cd8fb600f149aa58830fcc78fe36f9
                           .group:00000000 wm4.instance_efc0.h.43.6b85dba20721a7e9fc4350e78d193680
                           .group:00000000 wm4.instance_efc1.h.43.2c5e94fc4d2742678318d73450d08d57
                           .group:00000000 wm4.instance_pioa.h.43.eeb46cc3bfe01a1f28e67aa3a6851ed8
                           .group:00000000 wm4.instance_piob.h.43.652ce26b6c37ac56f9ed42a9216d9aca
                           .group:00000000 wm4.instance_rstc.h.43.c5de224364a50a85f237c0b864aa4c8f
                           .group:00000000 wm4.instance_supc.h.43.a5f1a5ca08f468ccf34ed3653e045f1f
                           .group:00000000 wm4.instance_rtt.h.43.8622b192c23334996132415e3095df7f
                           .group:00000000 wm4.instance_wdt.h.43.407ea53e133eacf09acf2c7fcb6b7524
                           .group:00000000 wm4.instance_rtc.h.43.f70b77f9180401c8d9d920cb4a1cd166
                           .group:00000000 wm4.instance_gpbr.h.43.9066cb40d557f6755101368854272348
                           .group:00000000 wm4.sam3u1c.h.312.ae446d8e874d34ca3df78faf190c678f
                           .group:00000000 wm4.pio_sam3u1c.h.43.18b24f16e1710ff2a400d88fe33c5107
                           .group:00000000 wm4.sam3u1c.h.442.cd4bbc3af493e98bc9b60c2905132ed0
                           .group:00000000 wm4.newlib.h.8.7cb3972cd43265932d4782d5eb589854
                           .group:00000000 wm4.ieeefp.h.77.f33a4dce62116f6f5175ff8bae57a54c
                           .group:00000000 wm4.config.h.224.c701144a7b0518c6ee9b9b5465b79f81
                           .group:00000000 wm4._ansi.h.31.de524f58584151836e90d8620a16f8e8
                           .group:00000000 wm4.stdio.h.31.7c0e28c411445f3f9c5b11accf882760
                           .group:00000000 wm4.stddef.h.155.ba788add86a0e365f264484f110c3c29
                           .group:00000000 wm4.cdefs.h.49.2bf373aedffd8b393ccd11dc057e8547
                           .group:00000000 wm4.stdarg.h.34.3a23a216c0c293b3d2ea2e89281481e6
                           .group:00000000 wm4._types.h.20.dd0d04dca3800a0d2a6129b87f3adbb2
                           .group:00000000 wm4.stddef.h.155.3588ebfdd1e8c7ede80509bb9c3b8009
                           .group:00000000 wm4._types.h.127.34941de1b2539d59d5cac00e0dd27a45
                           .group:00000000 wm4.reent.h.17.e292bf8b0bec6c96e131a54347145a30
                           .group:00000000 wm4.lock.h.2.1461d1fff82dffe8bfddc23307f6484f
                           .group:00000000 wm4.reent.h.77.dcd6129ff07fe81bd5636db29abe53b2
                           .group:00000000 wm4.types.h.40.8b6acba56cefbb11746718204edc8f5e
                           .group:00000000 wm4._endian.h.31.65a10590763c3dde1ac4a7f66d7d4891
                           .group:00000000 wm4.endian.h.9.49f3a4695c1b61e8a0808de3c4a106cb
                           .group:00000000 wm4._timeval.h.32.bec3221fa7a9bb0bdde696c9c57e47d2
                           .group:00000000 wm4.timespec.h.41.d855182eb0e690443ab8651bcedca6e1
                           .group:00000000 wm4.select.h.19.97ca6fd0c752a0f3b6719fd314d361e6
                           .group:00000000 wm4.types.h.51.5571ec98f267d17d3c670b7a3ba33afa
                           .group:00000000 wm4.sched.h.22.c60982713a5c428609783c78f9c78d95
                           .group:00000000 wm4._pthreadtypes.h.36.fcee9961c35163dde6267ef772ad1972
                           .group:00000000 wm4.stdio.h.2.4aa87247282eca6c8f36f9de33d8df1a
                           .group:00000000 wm4.stdio.h.81.932d0c162786b883f622b8d05c120c78
                           .group:00000000 wm4.stdbool.h.29.07dce69c3b78884144b7f7bd19483461
                           .group:00000000 wm4.stdlib.h.13.4ed386f5c1a80d71e72172885d946ef2
                           .group:00000000 wm4.alloca.h.8.dfc0c703c47ec3e69746825b17d9e66d
                           .group:00000000 wm4.stdlib.h.56.f4862cfbf4363a1db01842d5bdf72c18
                           .group:00000000 wm4.compiler.h.88.0e6ad966134fa012ce9a34053d3f48aa
                           .group:00000000 wm4.interrupt_sam_nvic.h.45.4876da6c127868305d66389e87e0876f
                           .group:00000000 wm4.compiler.h.425.66dd29c210af3287ed85ec3553a3e6b1
                           .group:00000000 wm4.pio.h.54.7fad645764d96df2216e592c321b3717

NO UNDEFINED SYMBOLS
