Warning: Unsupported TensorFlow Lite semantics for QUANTIZE 'tfl.quantize'. Placing on CPU instead
 - Input(s), Output and Weight tensors must have quantization parameters
   Op has tensors with missing quantization parameters: serving_default_x:0
Warning: Unsupported TensorFlow Lite semantics for DEQUANTIZE 'PartitionedCall:0'. Placing on CPU instead
 - Input(s), Output and Weight tensors must have quantization parameters
   Op has tensors with missing quantization parameters: PartitionedCall:0
Warning: Quantize operation is unknown or unsupported, placing on CPU

Network summary for hard-hat_quant
Accelerator configuration               Ethos_U65_256
System configuration                 internal-default
Memory mode                          internal-default
Accelerator clock                                1000 MHz
Design peak SRAM bandwidth                      16.00 GB/s
Design peak DRAM bandwidth                       3.75 GB/s

Total SRAM used                                384.00 KiB
Total DRAM used                               7220.97 KiB

CPU operators = 2 (0.7%)
NPU operators = 266 (99.3%)

Average SRAM bandwidth                           2.36 GB/s
Input   SRAM bandwidth                          21.85 MB/batch
Weight  SRAM bandwidth                          20.91 MB/batch
Output  SRAM bandwidth                           0.00 MB/batch
Total   SRAM bandwidth                          42.85 MB/batch
Total   SRAM bandwidth            per input     42.85 MB/inference (batch size 1)

Average DRAM bandwidth                           1.85 GB/s
Input   DRAM bandwidth                          11.53 MB/batch
Weight  DRAM bandwidth                           6.20 MB/batch
Output  DRAM bandwidth                          15.84 MB/batch
Total   DRAM bandwidth                          33.59 MB/batch
Total   DRAM bandwidth            per input     33.59 MB/inference (batch size 1)

Neural network macs                        1267634048 MACs/batch
Network Tops/s                                   0.14 Tops/s

NPU cycles                                   14586127 cycles/batch
SRAM Access cycles                            2297668 cycles/batch
DRAM Access cycles                            8207018 cycles/batch
On-chip Flash Access cycles                         0 cycles/batch
Off-chip Flash Access cycles                        0 cycles/batch
Total cycles                                 18142844 cycles/batch

Batch Inference time                18.14 ms,   55.12 inferences/s (batch size 1)

