# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Projeto_1_AC_Processador-FPGA.srcs/sources_1/new/Memoria_instrucoes.vhd" \
"../../../../Projeto_1_AC_Processador-FPGA.srcs/sim_1/new/Memoria_instrucoes_TB.vhd" \

# Do not sort compile order
nosort
