Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date         : Mon Oct  9 12:46:11 2017
| Host         : uwlogin.cern.ch running 64-bit Scientific Linux CERN SLC release 6.9 (Carbon)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file ctp7_top_timing_summary_routed.rpt -rpx ctp7_top_timing_summary_routed.rpx
| Design       : ctp7_top
| Device       : 7vx690t-ffg1927
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.599      -35.461                    528               150671        0.036        0.000                      0               150223        0.264        0.000                       0                102638  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                    Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                    ------------         ----------      --------------
axi_c2c_selio_rx_clk_in                                                  {0.000 1.667}        3.333           300.030         
  clk_out                                                                {0.833 2.500}        3.333           300.030         
  clkfbout                                                               {0.000 1.666}        3.333           300.030         
clk_200_diff_in_clk_p                                                    {0.000 2.500}        5.000           200.000         
  clk_out1_v7_bd_clk_wiz_0_0                                             {0.000 2.500}        5.000           200.000         
  clk_out3_v7_bd_clk_wiz_0_0                                             {0.000 10.000}       20.000          50.000          
  clk_out4_v7_bd_clk_wiz_0_0                                             {0.000 2.083}        4.167           240.000         
  clkfbout_v7_bd_clk_wiz_0_0                                             {0.000 2.500}        5.000           200.000         
dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}       33.000          30.303          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
axi_c2c_selio_rx_clk_in                                                                                                                                                                                                    0.666        0.000                       0                     1  
  clk_out                                                                      0.171        0.000                      0                 2470        0.058        0.000                      0                 2113        0.898        0.000                       0                  1453  
  clkfbout                                                                                                                                                                                                                 1.924        0.000                       0                     3  
clk_200_diff_in_clk_p                                                                                                                                                                                                      1.100        0.000                       0                     1  
  clk_out1_v7_bd_clk_wiz_0_0                                                   1.819        0.000                      0                    8        0.131        0.000                      0                    8        0.264        0.000                       0                    12  
  clk_out3_v7_bd_clk_wiz_0_0                                                   6.683        0.000                      0                11101        0.085        0.000                      0                11101        9.232        0.000                       0                  2994  
  clk_out4_v7_bd_clk_wiz_0_0                                                  -0.599      -35.461                    528               135658        0.036        0.000                      0               135658        1.115        0.000                       0                 97785  
  clkfbout_v7_bd_clk_wiz_0_0                                                                                                                                                                                               3.929        0.000                       0                     2  
dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       26.482        0.000                      0                  697        0.048        0.000                      0                  697       15.732        0.000                       0                   387  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                  To Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                  --------                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out3_v7_bd_clk_wiz_0_0  clk_out                           2.592        0.000                      0                   41                                                                        
clk_out                     clk_out3_v7_bd_clk_wiz_0_0       19.111        0.000                      0                   50                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                               From Clock                                                               To Clock                                                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                               ----------                                                               --------                                                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                        clk_out                                                                  clk_out                                                                        1.426        0.000                      0                  214        0.266        0.000                      0                  214  
**async_default**                                                        clk_out3_v7_bd_clk_wiz_0_0                                               clk_out3_v7_bd_clk_wiz_0_0                                                    17.482        0.000                      0                  235        0.295        0.000                      0                  235  
**async_default**                                                        clk_out4_v7_bd_clk_wiz_0_0                                               clk_out4_v7_bd_clk_wiz_0_0                                                     2.019        0.000                      0                   97        0.255        0.000                      0                   97  
**async_default**                                                        dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       27.434        0.000                      0                  100        0.260        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  axi_c2c_selio_rx_clk_in
  To Clock:  axi_c2c_selio_rx_clk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.666ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         axi_c2c_selio_rx_clk_in
Waveform(ns):       { 0.000 1.667 }
Period(ns):         3.333
Sources:            { axi_c2c_zynq_to_v7_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         3.333       2.262      MMCME2_ADV_X0Y6  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       3.333       96.667     MMCME2_ADV_X0Y6  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.000         1.666       0.666      MMCME2_ADV_X0Y6  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.000         1.666       0.666      MMCME2_ADV_X0Y6  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.000         1.667       0.667      MMCME2_ADV_X0Y6  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.000         1.667       0.667      MMCME2_ADV_X0Y6  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out
  To Clock:  clk_out

Setup :            0  Failing Endpoints,  Worst Slack        0.171ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.898ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.171ns  (required time - arrival time)
  Source:                 i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out  {rise@0.833ns fall@2.500ns period=3.333ns})
  Destination:            i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_output_inst/ddr_output_gen.output_ddr_pins[9].gen_oddr.oddr_inst/R
                            (rising edge-triggered cell ODDR clocked by clk_out  {rise@0.833ns fall@2.500ns period=3.333ns})
  Path Group:             clk_out
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        2.947ns  (logic 0.223ns (7.567%)  route 2.724ns (92.433%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y301                                     0.000     0.000 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/C
    SLICE_X49Y301        FDPE (Prop_fdpe_C_Q)         0.223     0.223 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/Q
                         net (fo=384, routed)         2.724     2.947    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_output_inst/reset_in
    OLOGIC_X0Y337        ODDR                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_output_inst/ddr_output_gen.output_ddr_pins[9].gen_oddr.oddr_inst/R
  -------------------------------------------------------------------    -------------------

                         max delay                    3.333     3.333    
    OLOGIC_X0Y337        ODDR (Recov_oddr_C_R)       -0.215     3.118    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_output_inst/ddr_output_gen.output_ddr_pins[9].gen_oddr.oddr_inst
  -------------------------------------------------------------------
                         required time                          3.118    
                         arrival time                          -2.947    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.211ns  (required time - arrival time)
  Source:                 i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out  {rise@0.833ns fall@2.500ns period=3.333ns})
  Destination:            i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_output_inst/ddr_output_gen.output_ddr_pins[8].gen_oddr.oddr_inst/R
                            (rising edge-triggered cell ODDR clocked by clk_out  {rise@0.833ns fall@2.500ns period=3.333ns})
  Path Group:             clk_out
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        2.907ns  (logic 0.223ns (7.672%)  route 2.684ns (92.328%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y301                                     0.000     0.000 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/C
    SLICE_X49Y301        FDPE (Prop_fdpe_C_Q)         0.223     0.223 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/Q
                         net (fo=384, routed)         2.684     2.907    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_output_inst/reset_in
    OLOGIC_X0Y338        ODDR                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_output_inst/ddr_output_gen.output_ddr_pins[8].gen_oddr.oddr_inst/R
  -------------------------------------------------------------------    -------------------

                         max delay                    3.333     3.333    
    OLOGIC_X0Y338        ODDR (Recov_oddr_C_R)       -0.215     3.118    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_output_inst/ddr_output_gen.output_ddr_pins[8].gen_oddr.oddr_inst
  -------------------------------------------------------------------
                         required time                          3.118    
                         arrival time                          -2.907    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.217ns  (required time - arrival time)
  Source:                 i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out  {rise@0.833ns fall@2.500ns period=3.333ns})
  Destination:            i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_output_inst/ddr_output_gen.output_ddr_pins[16].gen_oddr.oddr_inst/R
                            (rising edge-triggered cell ODDR clocked by clk_out  {rise@0.833ns fall@2.500ns period=3.333ns})
  Path Group:             clk_out
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        2.901ns  (logic 0.223ns (7.687%)  route 2.678ns (92.313%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y301                                     0.000     0.000 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/C
    SLICE_X49Y301        FDPE (Prop_fdpe_C_Q)         0.223     0.223 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/Q
                         net (fo=384, routed)         2.678     2.901    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_output_inst/reset_in
    OLOGIC_X0Y333        ODDR                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_output_inst/ddr_output_gen.output_ddr_pins[16].gen_oddr.oddr_inst/R
  -------------------------------------------------------------------    -------------------

                         max delay                    3.333     3.333    
    OLOGIC_X0Y333        ODDR (Recov_oddr_C_R)       -0.215     3.118    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_output_inst/ddr_output_gen.output_ddr_pins[16].gen_oddr.oddr_inst
  -------------------------------------------------------------------
                         required time                          3.118    
                         arrival time                          -2.901    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.252ns  (required time - arrival time)
  Source:                 i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out  {rise@0.833ns fall@2.500ns period=3.333ns})
  Destination:            i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.data_stage_sel1_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.833ns fall@2.500ns period=3.333ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        2.800ns  (logic 0.223ns (7.964%)  route 2.577ns (92.036%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y301                                     0.000     0.000 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/C
    SLICE_X49Y301        FDPE (Prop_fdpe_C_Q)         0.223     0.223 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/Q
                         net (fo=384, routed)         2.577     2.800    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_phy_calib_inst/reset_in
    SLICE_X32Y310        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.data_stage_sel1_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         max delay                    3.333     3.333    
    SLICE_X32Y310        FDRE (Setup_fdre_C_R)       -0.281     3.052    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.data_stage_sel1_reg[31]
  -------------------------------------------------------------------
                         required time                          3.052    
                         arrival time                          -2.800    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (required time - arrival time)
  Source:                 i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out  {rise@0.833ns fall@2.500ns period=3.333ns})
  Destination:            i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.data_stage_sel1_reg[32]/R
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.833ns fall@2.500ns period=3.333ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        2.800ns  (logic 0.223ns (7.964%)  route 2.577ns (92.036%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y301                                     0.000     0.000 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/C
    SLICE_X49Y301        FDPE (Prop_fdpe_C_Q)         0.223     0.223 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/Q
                         net (fo=384, routed)         2.577     2.800    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_phy_calib_inst/reset_in
    SLICE_X32Y310        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.data_stage_sel1_reg[32]/R
  -------------------------------------------------------------------    -------------------

                         max delay                    3.333     3.333    
    SLICE_X32Y310        FDRE (Setup_fdre_C_R)       -0.281     3.052    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.data_stage_sel1_reg[32]
  -------------------------------------------------------------------
                         required time                          3.052    
                         arrival time                          -2.800    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.257ns  (required time - arrival time)
  Source:                 i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out  {rise@0.833ns fall@2.500ns period=3.333ns})
  Destination:            i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_output_inst/ddr_output_gen.output_ddr_pins[13].gen_oddr.oddr_inst/R
                            (rising edge-triggered cell ODDR clocked by clk_out  {rise@0.833ns fall@2.500ns period=3.333ns})
  Path Group:             clk_out
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        2.861ns  (logic 0.223ns (7.793%)  route 2.638ns (92.207%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y301                                     0.000     0.000 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/C
    SLICE_X49Y301        FDPE (Prop_fdpe_C_Q)         0.223     0.223 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/Q
                         net (fo=384, routed)         2.638     2.861    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_output_inst/reset_in
    OLOGIC_X0Y336        ODDR                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_output_inst/ddr_output_gen.output_ddr_pins[13].gen_oddr.oddr_inst/R
  -------------------------------------------------------------------    -------------------

                         max delay                    3.333     3.333    
    OLOGIC_X0Y336        ODDR (Recov_oddr_C_R)       -0.215     3.118    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_output_inst/ddr_output_gen.output_ddr_pins[13].gen_oddr.oddr_inst
  -------------------------------------------------------------------
                         required time                          3.118    
                         arrival time                          -2.861    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.262ns  (required time - arrival time)
  Source:                 i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out  {rise@0.833ns fall@2.500ns period=3.333ns})
  Destination:            i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_output_inst/ddr_output_gen.output_ddr_pins[15].gen_oddr.oddr_inst/R
                            (rising edge-triggered cell ODDR clocked by clk_out  {rise@0.833ns fall@2.500ns period=3.333ns})
  Path Group:             clk_out
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        2.856ns  (logic 0.223ns (7.807%)  route 2.633ns (92.193%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y301                                     0.000     0.000 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/C
    SLICE_X49Y301        FDPE (Prop_fdpe_C_Q)         0.223     0.223 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/Q
                         net (fo=384, routed)         2.633     2.856    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_output_inst/reset_in
    OLOGIC_X0Y334        ODDR                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_output_inst/ddr_output_gen.output_ddr_pins[15].gen_oddr.oddr_inst/R
  -------------------------------------------------------------------    -------------------

                         max delay                    3.333     3.333    
    OLOGIC_X0Y334        ODDR (Recov_oddr_C_R)       -0.215     3.118    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_output_inst/ddr_output_gen.output_ddr_pins[15].gen_oddr.oddr_inst
  -------------------------------------------------------------------
                         required time                          3.118    
                         arrival time                          -2.856    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.289ns  (required time - arrival time)
  Source:                 i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.833ns fall@2.500ns period=3.333ns})
  Destination:            i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.f1_val_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.833ns fall@2.500ns period=3.333ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out rise@4.166ns - clk_out rise@0.833ns)
  Data Path Delay:        2.925ns  (logic 0.675ns (23.080%)  route 2.250ns (76.920%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 2.675 - 4.166 ) 
    Source Clock Delay      (SCD):    -2.120ns = ( -1.287 - 0.833 ) 
    Clock Pessimism Removal (CPR):    -0.628ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.833     0.833 r  
    AU33                                              0.000     0.833 r  axi_c2c_zynq_to_v7_clk (IN)
                         net (fo=0)                   0.000     0.833    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    AU33                 IBUF (Prop_ibuf_I_O)         0.927     1.760 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.081     2.841    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.378    -4.537 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.662    -2.875    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -2.782 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=1451, routed)        1.495    -1.287    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_phy_calib_inst/clk_in
    SLICE_X50Y310        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y310        FDRE (Prop_fdre_C_Q)         0.259    -1.028 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_reg[0]/Q
                         net (fo=130, routed)         2.250     1.222    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_phy_calib_inst/Q[0]
    SLICE_X37Y307        LUT6 (Prop_lut6_I3_O)        0.043     1.265 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_phy_calib_inst/f1_val0_carry_i_3/O
                         net (fo=1, routed)           0.000     1.265    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_phy_calib_inst/f1_val0_carry_i_3_n_0
    SLICE_X37Y307        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     1.532 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_phy_calib_inst/f1_val0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.532    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_phy_calib_inst/f1_val0_carry_n_0
    SLICE_X37Y308        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.585 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_phy_calib_inst/f1_val0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.585    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_phy_calib_inst/f1_val0_carry__0_n_0
    SLICE_X37Y309        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.638 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_phy_calib_inst/f1_val0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.638    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_phy_calib_inst/f1_val0
    SLICE_X37Y309        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.f1_val_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    4.166     4.166 r  
    AU33                                              0.000     4.166 r  axi_c2c_zynq_to_v7_clk (IN)
                         net (fo=0)                   0.000     4.166    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    AU33                 IBUF (Prop_ibuf_I_O)         0.829     4.995 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           0.986     5.981    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.292    -0.311 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.530     1.219    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     1.302 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=1451, routed)        1.373     2.675    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_phy_calib_inst/clk_in
    SLICE_X37Y309        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.f1_val_reg[0]/C
                         clock pessimism             -0.628     2.047    
                         clock uncertainty           -0.054     1.993    
    SLICE_X37Y309        FDRE (Setup_fdre_C_D)       -0.066     1.927    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.f1_val_reg[0]
  -------------------------------------------------------------------
                         required time                          1.927    
                         arrival time                          -1.638    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.296ns  (required time - arrival time)
  Source:                 i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[7].wr_rst_ext_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.833ns fall@2.500ns period=3.333ns})
  Destination:            i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out  {rise@0.833ns fall@2.500ns period=3.333ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out rise@4.166ns - clk_out rise@0.833ns)
  Data Path Delay:        2.741ns  (logic 0.868ns (31.667%)  route 1.873ns (68.333%))
  Logic Levels:           5  (CARRY4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.670ns = ( 2.496 - 4.166 ) 
    Source Clock Delay      (SCD):    -2.117ns = ( -1.284 - 0.833 ) 
    Clock Pessimism Removal (CPR):    -0.738ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.833     0.833 r  
    AU33                                              0.000     0.833 r  axi_c2c_zynq_to_v7_clk (IN)
                         net (fo=0)                   0.000     0.833    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    AU33                 IBUF (Prop_ibuf_I_O)         0.927     1.760 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.081     2.841    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.378    -4.537 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.662    -2.875    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -2.782 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=1451, routed)        1.498    -1.284    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[7].wr_rst_ext_inst/rx_user_clk
    SLICE_X49Y300        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[7].wr_rst_ext_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y300        FDRE (Prop_fdre_C_Q)         0.204    -1.080 f  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[7].wr_rst_ext_inst/Q_reg_reg[0]/Q
                         net (fo=3, routed)           0.412    -0.668    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[3].arst_sync_inst/Q_reg_reg[0]_5
    SLICE_X49Y297        LUT5 (Prop_lut5_I2_O)        0.125    -0.543 f  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[3].arst_sync_inst/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_i_q_i_2/O
                         net (fo=3, routed)           0.107    -0.436    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[5].arst_sync_inst/Q_reg_reg[0]_3
    SLICE_X49Y297        LUT6 (Prop_lut6_I4_O)        0.043    -0.393 f  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[5].arst_sync_inst/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_3/O
                         net (fo=6, routed)           0.683     0.290    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/Q_reg_reg[0]
    SLICE_X52Y296        LUT5 (Prop_lut5_I4_O)        0.043     0.333 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_2/O
                         net (fo=25, routed)          0.672     1.004    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/E[0]
    SLICE_X51Y296        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287     1.291 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     1.291    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry_n_0
    SLICE_X51Y297        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     1.457 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_carry__0/O[1]
                         net (fo=1, routed)           0.000     1.457    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/plusOp_116[6]
    SLICE_X51Y297        FDCE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    4.166     4.166 r  
    AU33                                              0.000     4.166 r  axi_c2c_zynq_to_v7_clk (IN)
                         net (fo=0)                   0.000     4.166    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    AU33                 IBUF (Prop_ibuf_I_O)         0.829     4.995 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           0.986     5.981    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.292    -0.311 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.530     1.219    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     1.302 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=1451, routed)        1.194     2.496    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/rx_user_clk
    SLICE_X51Y297        FDCE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[6]/C
                         clock pessimism             -0.738     1.758    
                         clock uncertainty           -0.054     1.704    
    SLICE_X51Y297        FDCE (Setup_fdce_C_D)        0.049     1.753    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[6]
  -------------------------------------------------------------------
                         required time                          1.753    
                         arrival time                          -1.457    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.298ns  (required time - arrival time)
  Source:                 i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out  {rise@0.833ns fall@2.500ns period=3.333ns})
  Destination:            i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.833ns fall@2.500ns period=3.333ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out rise@4.166ns - clk_out rise@0.833ns)
  Data Path Delay:        2.835ns  (logic 1.800ns (63.485%)  route 1.035ns (36.515%))
  Logic Levels:           0  
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.691ns = ( 2.475 - 4.166 ) 
    Source Clock Delay      (SCD):    -2.210ns = ( -1.377 - 0.833 ) 
    Clock Pessimism Removal (CPR):    -0.658ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.833     0.833 r  
    AU33                                              0.000     0.833 r  axi_c2c_zynq_to_v7_clk (IN)
                         net (fo=0)                   0.000     0.833    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    AU33                 IBUF (Prop_ibuf_I_O)         0.927     1.760 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.081     2.841    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.378    -4.537 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.662    -2.875    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -2.782 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=1451, routed)        1.405    -1.377    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rx_user_clk
    RAMB36_X3Y56         RAMB36E1                                     r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y56         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[16])
                                                      1.800     0.423 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DOADO[16]
                         net (fo=1, routed)           1.035     1.458    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/doutb[11]
    SLICE_X55Y282        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    4.166     4.166 r  
    AU33                                              0.000     4.166 r  axi_c2c_zynq_to_v7_clk (IN)
                         net (fo=0)                   0.000     4.166    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    AU33                 IBUF (Prop_ibuf_I_O)         0.829     4.995 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           0.986     5.981    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.292    -0.311 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.530     1.219    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     1.302 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=1451, routed)        1.173     2.475    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rx_user_clk
    SLICE_X55Y282        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[11]/C
                         clock pessimism             -0.658     1.817    
                         clock uncertainty           -0.054     1.763    
    SLICE_X55Y282        FDRE (Setup_fdre_C_D)       -0.007     1.756    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[11]
  -------------------------------------------------------------------
                         required time                          1.756    
                         arrival time                          -1.458    
  -------------------------------------------------------------------
                         slack                                  0.298    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.data_out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.833ns fall@2.500ns period=3.333ns})
  Destination:            i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/sio_io_stage.rx_user_data_flop_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.833ns fall@2.500ns period=3.333ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@0.833ns - clk_out rise@0.833ns)
  Data Path Delay:        0.225ns  (logic 0.100ns (44.422%)  route 0.125ns (55.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.506ns = ( 0.327 - 0.833 ) 
    Source Clock Delay      (SCD):    -0.384ns = ( 0.449 - 0.833 ) 
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.833     0.833 r  
    AU33                                              0.000     0.833 r  axi_c2c_zynq_to_v7_clk (IN)
                         net (fo=0)                   0.000     0.833    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    AU33                 IBUF (Prop_ibuf_I_O)         0.465     1.298 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           0.503     1.801    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.843    -1.042 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.747    -0.295    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.269 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=1451, routed)        0.718     0.449    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_phy_calib_inst/clk_in
    SLICE_X31Y300        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.data_out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y300        FDRE (Prop_fdre_C_Q)         0.100     0.549 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.data_out_reg[28]/Q
                         net (fo=4, routed)           0.125     0.674    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/deskew_enable_gen.data_out_reg[33][28]
    SLICE_X31Y298        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/sio_io_stage.rx_user_data_flop_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.833     0.833 r  
    AU33                                              0.000     0.833 r  axi_c2c_zynq_to_v7_clk (IN)
                         net (fo=0)                   0.000     0.833    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    AU33                 IBUF (Prop_ibuf_I_O)         0.545     1.378 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           0.553     1.931    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.294    -1.363 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.814    -0.549    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -0.519 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=1451, routed)        0.846     0.327    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/rx_user_clk
    SLICE_X31Y298        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/sio_io_stage.rx_user_data_flop_reg[28]/C
                         clock pessimism              0.242     0.569    
    SLICE_X31Y298        FDRE (Hold_fdre_C_D)         0.047     0.616    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/sio_io_stage.rx_user_data_flop_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.616    
                         arrival time                           0.674    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[6].rd_rst_wr_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.833ns fall@2.500ns period=3.333ns})
  Destination:            i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_rrst_done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.833ns fall@2.500ns period=3.333ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@0.833ns - clk_out rise@0.833ns)
  Data Path Delay:        0.191ns  (logic 0.128ns (67.077%)  route 0.063ns (32.923%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.554ns = ( 0.279 - 0.833 ) 
    Source Clock Delay      (SCD):    -0.512ns = ( 0.321 - 0.833 ) 
    Clock Pessimism Removal (CPR):    -0.053ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.833     0.833 r  
    AU33                                              0.000     0.833 r  axi_c2c_zynq_to_v7_clk (IN)
                         net (fo=0)                   0.000     0.833    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    AU33                 IBUF (Prop_ibuf_I_O)         0.465     1.298 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           0.503     1.801    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.843    -1.042 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.747    -0.295    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.269 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=1451, routed)        0.590     0.321    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[6].rd_rst_wr_inst/rx_user_clk
    SLICE_X55Y288        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[6].rd_rst_wr_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y288        FDRE (Prop_fdre_C_Q)         0.100     0.421 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[6].rd_rst_wr_inst/Q_reg_reg[0]/Q
                         net (fo=2, routed)           0.063     0.484    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[7].rd_rst_wr_inst/out
    SLICE_X54Y288        LUT4 (Prop_lut4_I3_O)        0.028     0.512 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[7].rd_rst_wr_inst/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_rrst_done_i_1__0/O
                         net (fo=1, routed)           0.000     0.512    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[7].rd_rst_wr_inst_n_1
    SLICE_X54Y288        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_rrst_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.833     0.833 r  
    AU33                                              0.000     0.833 r  axi_c2c_zynq_to_v7_clk (IN)
                         net (fo=0)                   0.000     0.833    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    AU33                 IBUF (Prop_ibuf_I_O)         0.545     1.378 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           0.553     1.931    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.294    -1.363 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.814    -0.549    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -0.519 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=1451, routed)        0.798     0.279    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rx_user_clk
    SLICE_X54Y288        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_rrst_done_reg/C
                         clock pessimism              0.053     0.332    
    SLICE_X54Y288        FDRE (Hold_fdre_C_D)         0.087     0.419    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.fifo_rrst_done_reg
  -------------------------------------------------------------------
                         required time                         -0.419    
                         arrival time                           0.512    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/axi_chip2chip_phy_init_inst/state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.833ns fall@2.500ns period=3.333ns})
  Destination:            i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/axi_chip2chip_phy_init_inst/tx_phy_ctrl_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out  {rise@0.833ns fall@2.500ns period=3.333ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@0.833ns - clk_out rise@0.833ns)
  Data Path Delay:        0.302ns  (logic 0.157ns (51.981%)  route 0.145ns (48.019%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.509ns = ( 0.324 - 0.833 ) 
    Source Clock Delay      (SCD):    -0.386ns = ( 0.447 - 0.833 ) 
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.833     0.833 r  
    AU33                                              0.000     0.833 r  axi_c2c_zynq_to_v7_clk (IN)
                         net (fo=0)                   0.000     0.833    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    AU33                 IBUF (Prop_ibuf_I_O)         0.465     1.298 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           0.503     1.801    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.843    -1.042 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.747    -0.295    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.269 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=1451, routed)        0.716     0.447    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/axi_chip2chip_phy_init_inst/clk_in
    SLICE_X45Y300        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/axi_chip2chip_phy_init_inst/state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y300        FDRE (Prop_fdre_C_Q)         0.091     0.538 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/axi_chip2chip_phy_init_inst/state_reg[6]/Q
                         net (fo=7, routed)           0.145     0.683    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/axi_chip2chip_phy_init_inst/state[6]
    SLICE_X46Y299        LUT5 (Prop_lut5_I2_O)        0.066     0.749 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/axi_chip2chip_phy_init_inst/tx_phy_ctrl[1]_i_1/O
                         net (fo=1, routed)           0.000     0.749    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/axi_chip2chip_phy_init_inst/tx_phy_ctrl[1]_i_1_n_0
    SLICE_X46Y299        FDCE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/axi_chip2chip_phy_init_inst/tx_phy_ctrl_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.833     0.833 r  
    AU33                                              0.000     0.833 r  axi_c2c_zynq_to_v7_clk (IN)
                         net (fo=0)                   0.000     0.833    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    AU33                 IBUF (Prop_ibuf_I_O)         0.545     1.378 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           0.553     1.931    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.294    -1.363 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.814    -0.549    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -0.519 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=1451, routed)        0.843     0.324    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/axi_chip2chip_phy_init_inst/clk_in
    SLICE_X46Y299        FDCE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/axi_chip2chip_phy_init_inst/tx_phy_ctrl_reg[1]/C
                         clock pessimism              0.242     0.566    
    SLICE_X46Y299        FDCE (Hold_fdce_C_D)         0.087     0.653    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/axi_chip2chip_phy_init_inst/tx_phy_ctrl_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.653    
                         arrival time                           0.749    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.data_out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.833ns fall@2.500ns period=3.333ns})
  Destination:            i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/sio_io_stage.rx_user_data_flop_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.833ns fall@2.500ns period=3.333ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@0.833ns - clk_out rise@0.833ns)
  Data Path Delay:        0.265ns  (logic 0.100ns (37.666%)  route 0.165ns (62.334%))
  Logic Levels:           0  
  Clock Path Skew:        0.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.506ns = ( 0.327 - 0.833 ) 
    Source Clock Delay      (SCD):    -0.384ns = ( 0.449 - 0.833 ) 
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.833     0.833 r  
    AU33                                              0.000     0.833 r  axi_c2c_zynq_to_v7_clk (IN)
                         net (fo=0)                   0.000     0.833    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    AU33                 IBUF (Prop_ibuf_I_O)         0.465     1.298 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           0.503     1.801    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.843    -1.042 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.747    -0.295    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.269 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=1451, routed)        0.718     0.449    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_phy_calib_inst/clk_in
    SLICE_X31Y300        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.data_out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y300        FDRE (Prop_fdre_C_Q)         0.100     0.549 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.data_out_reg[29]/Q
                         net (fo=4, routed)           0.165     0.715    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/deskew_enable_gen.data_out_reg[33][29]
    SLICE_X33Y298        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/sio_io_stage.rx_user_data_flop_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.833     0.833 r  
    AU33                                              0.000     0.833 r  axi_c2c_zynq_to_v7_clk (IN)
                         net (fo=0)                   0.000     0.833    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    AU33                 IBUF (Prop_ibuf_I_O)         0.545     1.378 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           0.553     1.931    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.294    -1.363 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.814    -0.549    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -0.519 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=1451, routed)        0.846     0.327    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/rx_user_clk
    SLICE_X33Y298        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/sio_io_stage.rx_user_data_flop_reg[29]/C
                         clock pessimism              0.242     0.569    
    SLICE_X33Y298        FDRE (Hold_fdre_C_D)         0.044     0.613    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/sio_io_stage.rx_user_data_flop_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.613    
                         arrival time                           0.715    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out  {rise@0.833ns fall@2.500ns period=3.333ns})
  Destination:            i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out  {rise@0.833ns fall@2.500ns period=3.333ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@0.833ns - clk_out rise@0.833ns)
  Data Path Delay:        0.361ns  (logic 0.100ns (27.727%)  route 0.261ns (72.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.516ns = ( 0.317 - 0.833 ) 
    Source Clock Delay      (SCD):    -0.473ns = ( 0.360 - 0.833 ) 
    Clock Pessimism Removal (CPR):    -0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.833     0.833 r  
    AU33                                              0.000     0.833 r  axi_c2c_zynq_to_v7_clk (IN)
                         net (fo=0)                   0.000     0.833    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    AU33                 IBUF (Prop_ibuf_I_O)         0.465     1.298 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           0.503     1.801    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.843    -1.042 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.747    -0.295    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.269 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=1451, routed)        0.629     0.360    i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/rx_user_clk
    SLICE_X35Y268        FDCE                                         r  i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y268        FDCE (Prop_fdce_C_Q)         0.100     0.460 r  i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=34, routed)          0.261     0.721    i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/ADDRD3
    SLICE_X36Y267        RAMD32                                       r  i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.833     0.833 r  
    AU33                                              0.000     0.833 r  axi_c2c_zynq_to_v7_clk (IN)
                         net (fo=0)                   0.000     0.833    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    AU33                 IBUF (Prop_ibuf_I_O)         0.545     1.378 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           0.553     1.931    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.294    -1.363 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.814    -0.549    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -0.519 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=1451, routed)        0.836     0.317    i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/WCLK
    SLICE_X36Y267        RAMD32                                       r  i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA/CLK
                         clock pessimism              0.077     0.394    
    SLICE_X36Y267        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.225     0.619    i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         -0.619    
                         arrival time                           0.721    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out  {rise@0.833ns fall@2.500ns period=3.333ns})
  Destination:            i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out  {rise@0.833ns fall@2.500ns period=3.333ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@0.833ns - clk_out rise@0.833ns)
  Data Path Delay:        0.361ns  (logic 0.100ns (27.727%)  route 0.261ns (72.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.516ns = ( 0.317 - 0.833 ) 
    Source Clock Delay      (SCD):    -0.473ns = ( 0.360 - 0.833 ) 
    Clock Pessimism Removal (CPR):    -0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.833     0.833 r  
    AU33                                              0.000     0.833 r  axi_c2c_zynq_to_v7_clk (IN)
                         net (fo=0)                   0.000     0.833    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    AU33                 IBUF (Prop_ibuf_I_O)         0.465     1.298 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           0.503     1.801    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.843    -1.042 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.747    -0.295    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.269 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=1451, routed)        0.629     0.360    i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/rx_user_clk
    SLICE_X35Y268        FDCE                                         r  i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y268        FDCE (Prop_fdce_C_Q)         0.100     0.460 r  i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=34, routed)          0.261     0.721    i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/ADDRD3
    SLICE_X36Y267        RAMD32                                       r  i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.833     0.833 r  
    AU33                                              0.000     0.833 r  axi_c2c_zynq_to_v7_clk (IN)
                         net (fo=0)                   0.000     0.833    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    AU33                 IBUF (Prop_ibuf_I_O)         0.545     1.378 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           0.553     1.931    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.294    -1.363 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.814    -0.549    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -0.519 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=1451, routed)        0.836     0.317    i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/WCLK
    SLICE_X36Y267        RAMD32                                       r  i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA_D1/CLK
                         clock pessimism              0.077     0.394    
    SLICE_X36Y267        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.225     0.619    i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.619    
                         arrival time                           0.721    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out  {rise@0.833ns fall@2.500ns period=3.333ns})
  Destination:            i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out  {rise@0.833ns fall@2.500ns period=3.333ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@0.833ns - clk_out rise@0.833ns)
  Data Path Delay:        0.361ns  (logic 0.100ns (27.727%)  route 0.261ns (72.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.516ns = ( 0.317 - 0.833 ) 
    Source Clock Delay      (SCD):    -0.473ns = ( 0.360 - 0.833 ) 
    Clock Pessimism Removal (CPR):    -0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.833     0.833 r  
    AU33                                              0.000     0.833 r  axi_c2c_zynq_to_v7_clk (IN)
                         net (fo=0)                   0.000     0.833    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    AU33                 IBUF (Prop_ibuf_I_O)         0.465     1.298 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           0.503     1.801    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.843    -1.042 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.747    -0.295    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.269 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=1451, routed)        0.629     0.360    i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/rx_user_clk
    SLICE_X35Y268        FDCE                                         r  i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y268        FDCE (Prop_fdce_C_Q)         0.100     0.460 r  i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=34, routed)          0.261     0.721    i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/ADDRD3
    SLICE_X36Y267        RAMD32                                       r  i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.833     0.833 r  
    AU33                                              0.000     0.833 r  axi_c2c_zynq_to_v7_clk (IN)
                         net (fo=0)                   0.000     0.833    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    AU33                 IBUF (Prop_ibuf_I_O)         0.545     1.378 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           0.553     1.931    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.294    -1.363 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.814    -0.549    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -0.519 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=1451, routed)        0.836     0.317    i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/WCLK
    SLICE_X36Y267        RAMD32                                       r  i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB/CLK
                         clock pessimism              0.077     0.394    
    SLICE_X36Y267        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.225     0.619    i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB
  -------------------------------------------------------------------
                         required time                         -0.619    
                         arrival time                           0.721    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out  {rise@0.833ns fall@2.500ns period=3.333ns})
  Destination:            i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out  {rise@0.833ns fall@2.500ns period=3.333ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@0.833ns - clk_out rise@0.833ns)
  Data Path Delay:        0.361ns  (logic 0.100ns (27.727%)  route 0.261ns (72.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.516ns = ( 0.317 - 0.833 ) 
    Source Clock Delay      (SCD):    -0.473ns = ( 0.360 - 0.833 ) 
    Clock Pessimism Removal (CPR):    -0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.833     0.833 r  
    AU33                                              0.000     0.833 r  axi_c2c_zynq_to_v7_clk (IN)
                         net (fo=0)                   0.000     0.833    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    AU33                 IBUF (Prop_ibuf_I_O)         0.465     1.298 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           0.503     1.801    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.843    -1.042 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.747    -0.295    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.269 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=1451, routed)        0.629     0.360    i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/rx_user_clk
    SLICE_X35Y268        FDCE                                         r  i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y268        FDCE (Prop_fdce_C_Q)         0.100     0.460 r  i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=34, routed)          0.261     0.721    i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/ADDRD3
    SLICE_X36Y267        RAMD32                                       r  i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.833     0.833 r  
    AU33                                              0.000     0.833 r  axi_c2c_zynq_to_v7_clk (IN)
                         net (fo=0)                   0.000     0.833    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    AU33                 IBUF (Prop_ibuf_I_O)         0.545     1.378 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           0.553     1.931    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.294    -1.363 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.814    -0.549    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -0.519 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=1451, routed)        0.836     0.317    i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/WCLK
    SLICE_X36Y267        RAMD32                                       r  i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB_D1/CLK
                         clock pessimism              0.077     0.394    
    SLICE_X36Y267        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.225     0.619    i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.619    
                         arrival time                           0.721    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out  {rise@0.833ns fall@2.500ns period=3.333ns})
  Destination:            i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out  {rise@0.833ns fall@2.500ns period=3.333ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@0.833ns - clk_out rise@0.833ns)
  Data Path Delay:        0.361ns  (logic 0.100ns (27.727%)  route 0.261ns (72.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.516ns = ( 0.317 - 0.833 ) 
    Source Clock Delay      (SCD):    -0.473ns = ( 0.360 - 0.833 ) 
    Clock Pessimism Removal (CPR):    -0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.833     0.833 r  
    AU33                                              0.000     0.833 r  axi_c2c_zynq_to_v7_clk (IN)
                         net (fo=0)                   0.000     0.833    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    AU33                 IBUF (Prop_ibuf_I_O)         0.465     1.298 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           0.503     1.801    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.843    -1.042 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.747    -0.295    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.269 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=1451, routed)        0.629     0.360    i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/rx_user_clk
    SLICE_X35Y268        FDCE                                         r  i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y268        FDCE (Prop_fdce_C_Q)         0.100     0.460 r  i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=34, routed)          0.261     0.721    i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/ADDRD3
    SLICE_X36Y267        RAMD32                                       r  i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.833     0.833 r  
    AU33                                              0.000     0.833 r  axi_c2c_zynq_to_v7_clk (IN)
                         net (fo=0)                   0.000     0.833    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    AU33                 IBUF (Prop_ibuf_I_O)         0.545     1.378 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           0.553     1.931    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.294    -1.363 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.814    -0.549    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -0.519 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=1451, routed)        0.836     0.317    i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/WCLK
    SLICE_X36Y267        RAMD32                                       r  i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC/CLK
                         clock pessimism              0.077     0.394    
    SLICE_X36Y267        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.225     0.619    i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC
  -------------------------------------------------------------------
                         required time                         -0.619    
                         arrival time                           0.721    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out  {rise@0.833ns fall@2.500ns period=3.333ns})
  Destination:            i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out  {rise@0.833ns fall@2.500ns period=3.333ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@0.833ns - clk_out rise@0.833ns)
  Data Path Delay:        0.361ns  (logic 0.100ns (27.727%)  route 0.261ns (72.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.516ns = ( 0.317 - 0.833 ) 
    Source Clock Delay      (SCD):    -0.473ns = ( 0.360 - 0.833 ) 
    Clock Pessimism Removal (CPR):    -0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.833     0.833 r  
    AU33                                              0.000     0.833 r  axi_c2c_zynq_to_v7_clk (IN)
                         net (fo=0)                   0.000     0.833    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    AU33                 IBUF (Prop_ibuf_I_O)         0.465     1.298 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           0.503     1.801    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.843    -1.042 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.747    -0.295    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.269 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=1451, routed)        0.629     0.360    i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/rx_user_clk
    SLICE_X35Y268        FDCE                                         r  i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y268        FDCE (Prop_fdce_C_Q)         0.100     0.460 r  i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=34, routed)          0.261     0.721    i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/ADDRD3
    SLICE_X36Y267        RAMD32                                       r  i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.833     0.833 r  
    AU33                                              0.000     0.833 r  axi_c2c_zynq_to_v7_clk (IN)
                         net (fo=0)                   0.000     0.833    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    AU33                 IBUF (Prop_ibuf_I_O)         0.545     1.378 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           0.553     1.931    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.294    -1.363 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.814    -0.549    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -0.519 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=1451, routed)        0.836     0.317    i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/WCLK
    SLICE_X36Y267        RAMD32                                       r  i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC_D1/CLK
                         clock pessimism              0.077     0.394    
    SLICE_X36Y267        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.225     0.619    i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.619    
                         arrival time                           0.721    
  -------------------------------------------------------------------
                         slack                                  0.102    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out
Waveform(ns):       { 0.833 2.500 }
Period(ns):         3.333
Sources:            { i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYE2/C          n/a            2.000         3.333       1.333      IDELAY_X0Y322    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/ddr_idelay_gen.ddr_idelay_inst[0].gen_idelaye2.IDELAYE2_inst/C
Min Period        n/a     IDELAYE2/C          n/a            2.000         3.333       1.333      IDELAY_X0Y310    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/ddr_idelay_gen.ddr_idelay_inst[10].gen_idelaye2.IDELAYE2_inst/C
Min Period        n/a     IDELAYE2/C          n/a            2.000         3.333       1.333      IDELAY_X0Y309    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/ddr_idelay_gen.ddr_idelay_inst[11].gen_idelaye2.IDELAYE2_inst/C
Min Period        n/a     IDELAYE2/C          n/a            2.000         3.333       1.333      IDELAY_X0Y308    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/ddr_idelay_gen.ddr_idelay_inst[12].gen_idelaye2.IDELAYE2_inst/C
Min Period        n/a     IDELAYE2/C          n/a            2.000         3.333       1.333      IDELAY_X0Y307    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/ddr_idelay_gen.ddr_idelay_inst[13].gen_idelaye2.IDELAYE2_inst/C
Min Period        n/a     IDELAYE2/C          n/a            2.000         3.333       1.333      IDELAY_X0Y303    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/ddr_idelay_gen.ddr_idelay_inst[14].gen_idelaye2.IDELAYE2_inst/C
Min Period        n/a     IDELAYE2/C          n/a            2.000         3.333       1.333      IDELAY_X0Y342    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/ddr_idelay_gen.ddr_idelay_inst[15].gen_idelaye2.IDELAYE2_inst/C
Min Period        n/a     IDELAYE2/C          n/a            2.000         3.333       1.333      IDELAY_X0Y341    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/ddr_idelay_gen.ddr_idelay_inst[16].gen_idelaye2.IDELAYE2_inst/C
Min Period        n/a     IDELAYE2/C          n/a            2.000         3.333       1.333      IDELAY_X0Y321    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/ddr_idelay_gen.ddr_idelay_inst[1].gen_idelaye2.IDELAYE2_inst/C
Min Period        n/a     IDELAYE2/C          n/a            2.000         3.333       1.333      IDELAY_X0Y320    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/ddr_idelay_gen.ddr_idelay_inst[2].gen_idelaye2.IDELAYE2_inst/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       3.333       210.027    MMCME2_ADV_X0Y6  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         1.666       0.898      SLICE_X36Y268    i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         1.666       0.898      SLICE_X36Y268    i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         1.666       0.898      SLICE_X36Y268    i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         1.666       0.898      SLICE_X36Y268    i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         1.666       0.898      SLICE_X36Y268    i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         1.666       0.898      SLICE_X36Y268    i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.768         1.666       0.898      SLICE_X36Y268    i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.768         1.666       0.898      SLICE_X36Y268    i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         1.666       0.898      SLICE_X36Y265    i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_19/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         1.666       0.898      SLICE_X36Y265    i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_19/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         1.666       0.898      SLICE_X36Y267    i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         1.666       0.898      SLICE_X36Y267    i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         1.666       0.898      SLICE_X36Y267    i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         1.666       0.898      SLICE_X36Y267    i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         1.666       0.898      SLICE_X36Y267    i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         1.666       0.898      SLICE_X36Y267    i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.768         1.666       0.898      SLICE_X36Y267    i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.768         1.666       0.898      SLICE_X36Y267    i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         1.667       0.899      SLICE_X36Y268    i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         1.667       0.899      SLICE_X36Y268    i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.924ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.333
Sources:            { i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         3.333       1.924      BUFGCTRL_X0Y20   i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/fb_bufg_inst/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         3.333       2.262      MMCME2_ADV_X0Y6  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         3.333       2.262      MMCME2_ADV_X0Y6  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       3.333       96.667     MMCME2_ADV_X0Y6  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       3.333       210.027    MMCME2_ADV_X0Y6  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_200_diff_in_clk_p
  To Clock:  clk_200_diff_in_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_200_diff_in_clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_200_diff_in_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME2_ADV_X0Y9  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X0Y9  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y9  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y9  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y9  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y9  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_v7_bd_clk_wiz_0_0
  To Clock:  clk_out1_v7_bd_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.819ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.819ns  (required time - arrival time)
  Source:                 i_v7_bd/clk_wiz_0/inst/seq_reg1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_v7_bd/clk_wiz_0/inst/clkout1_buf/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clk_out1_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_v7_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_v7_bd_clk_wiz_0_0 rise@5.000ns - clk_out1_v7_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.329ns  (logic 0.259ns (7.781%)  route 3.070ns (92.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.991ns = ( 8.991 - 5.000 ) 
    Source Clock Delay      (SCD):    3.854ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.859     0.859 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.940    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.017 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.130     3.147    i_v7_bd/clk_wiz_0/inst/clk_out1_v7_bd_clk_wiz_0_0
    BUFHCE_X0Y108        BUFH (Prop_bufh_I_O)         0.103     3.250 r  i_v7_bd/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.604     3.854    i_v7_bd/clk_wiz_0/inst/clk_out1_v7_bd_clk_wiz_0_0_en_clk
    SLICE_X104Y450       FDRE                                         r  i_v7_bd/clk_wiz_0/inst/seq_reg1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y450       FDRE (Prop_fdre_C_Q)         0.259     4.113 r  i_v7_bd/clk_wiz_0/inst/seq_reg1_reg[7]/Q
                         net (fo=1, routed)           3.070     7.182    i_v7_bd/clk_wiz_0/inst/seq_reg1[7]
    BUFGCTRL_X0Y18       BUFGCTRL                                     r  i_v7_bd/clk_wiz_0/inst/clkout1_buf/CE0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_v7_bd_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    H28                                               0.000     5.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     5.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.757     5.757 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.743    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     6.816 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.175     8.991    i_v7_bd/clk_wiz_0/inst/clk_out1_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL                                     r  i_v7_bd/clk_wiz_0/inst/clkout1_buf/I0
                         clock pessimism              0.201     9.192    
                         clock uncertainty           -0.058     9.133    
    BUFGCTRL_X0Y18       BUFGCTRL (Setup_bufgctrl_I0_CE0)
                                                     -0.132     9.001    i_v7_bd/clk_wiz_0/inst/clkout1_buf
  -------------------------------------------------------------------
                         required time                          9.001    
                         arrival time                          -7.182    
  -------------------------------------------------------------------
                         slack                                  1.819    

Slack (MET) :             4.271ns  (required time - arrival time)
  Source:                 i_v7_bd/clk_wiz_0/inst/seq_reg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_v7_bd/clk_wiz_0/inst/seq_reg1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_v7_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_v7_bd_clk_wiz_0_0 rise@5.000ns - clk_out1_v7_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.236ns (38.741%)  route 0.373ns (61.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.456ns = ( 8.456 - 5.000 ) 
    Source Clock Delay      (SCD):    3.854ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.859     0.859 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.940    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.017 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.130     3.147    i_v7_bd/clk_wiz_0/inst/clk_out1_v7_bd_clk_wiz_0_0
    BUFHCE_X0Y108        BUFH (Prop_bufh_I_O)         0.103     3.250 r  i_v7_bd/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.604     3.854    i_v7_bd/clk_wiz_0/inst/clk_out1_v7_bd_clk_wiz_0_0_en_clk
    SLICE_X104Y450       FDRE                                         r  i_v7_bd/clk_wiz_0/inst/seq_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y450       FDRE (Prop_fdre_C_Q)         0.236     4.090 r  i_v7_bd/clk_wiz_0/inst/seq_reg1_reg[2]/Q
                         net (fo=1, routed)           0.373     4.463    i_v7_bd/clk_wiz_0/inst/seq_reg1[2]
    SLICE_X104Y450       FDRE                                         r  i_v7_bd/clk_wiz_0/inst/seq_reg1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_v7_bd_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    H28                                               0.000     5.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     5.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.757     5.757 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.743    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     6.816 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.017     7.833    i_v7_bd/clk_wiz_0/inst/clk_out1_v7_bd_clk_wiz_0_0
    BUFHCE_X0Y108        BUFH (Prop_bufh_I_O)         0.066     7.899 r  i_v7_bd/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.557     8.456    i_v7_bd/clk_wiz_0/inst/clk_out1_v7_bd_clk_wiz_0_0_en_clk
    SLICE_X104Y450       FDRE                                         r  i_v7_bd/clk_wiz_0/inst/seq_reg1_reg[3]/C
                         clock pessimism              0.398     8.854    
                         clock uncertainty           -0.058     8.795    
    SLICE_X104Y450       FDRE (Setup_fdre_C_D)       -0.061     8.734    i_v7_bd/clk_wiz_0/inst/seq_reg1_reg[3]
  -------------------------------------------------------------------
                         required time                          8.734    
                         arrival time                          -4.463    
  -------------------------------------------------------------------
                         slack                                  4.271    

Slack (MET) :             4.279ns  (required time - arrival time)
  Source:                 i_v7_bd/clk_wiz_0/inst/seq_reg1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_v7_bd/clk_wiz_0/inst/seq_reg1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_v7_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_v7_bd_clk_wiz_0_0 rise@5.000ns - clk_out1_v7_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.236ns (39.052%)  route 0.368ns (60.948%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.456ns = ( 8.456 - 5.000 ) 
    Source Clock Delay      (SCD):    3.854ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.859     0.859 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.940    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.017 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.130     3.147    i_v7_bd/clk_wiz_0/inst/clk_out1_v7_bd_clk_wiz_0_0
    BUFHCE_X0Y108        BUFH (Prop_bufh_I_O)         0.103     3.250 r  i_v7_bd/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.604     3.854    i_v7_bd/clk_wiz_0/inst/clk_out1_v7_bd_clk_wiz_0_0_en_clk
    SLICE_X104Y450       FDRE                                         r  i_v7_bd/clk_wiz_0/inst/seq_reg1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y450       FDRE (Prop_fdre_C_Q)         0.236     4.090 r  i_v7_bd/clk_wiz_0/inst/seq_reg1_reg[4]/Q
                         net (fo=1, routed)           0.368     4.458    i_v7_bd/clk_wiz_0/inst/seq_reg1[4]
    SLICE_X104Y450       FDRE                                         r  i_v7_bd/clk_wiz_0/inst/seq_reg1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_v7_bd_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    H28                                               0.000     5.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     5.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.757     5.757 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.743    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     6.816 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.017     7.833    i_v7_bd/clk_wiz_0/inst/clk_out1_v7_bd_clk_wiz_0_0
    BUFHCE_X0Y108        BUFH (Prop_bufh_I_O)         0.066     7.899 r  i_v7_bd/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.557     8.456    i_v7_bd/clk_wiz_0/inst/clk_out1_v7_bd_clk_wiz_0_0_en_clk
    SLICE_X104Y450       FDRE                                         r  i_v7_bd/clk_wiz_0/inst/seq_reg1_reg[5]/C
                         clock pessimism              0.398     8.854    
                         clock uncertainty           -0.058     8.795    
    SLICE_X104Y450       FDRE (Setup_fdre_C_D)       -0.058     8.737    i_v7_bd/clk_wiz_0/inst/seq_reg1_reg[5]
  -------------------------------------------------------------------
                         required time                          8.737    
                         arrival time                          -4.458    
  -------------------------------------------------------------------
                         slack                                  4.279    

Slack (MET) :             4.308ns  (required time - arrival time)
  Source:                 i_v7_bd/clk_wiz_0/inst/seq_reg1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_v7_bd/clk_wiz_0/inst/seq_reg1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_v7_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_v7_bd_clk_wiz_0_0 rise@5.000ns - clk_out1_v7_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.259ns (40.071%)  route 0.387ns (59.929%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.456ns = ( 8.456 - 5.000 ) 
    Source Clock Delay      (SCD):    3.854ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.859     0.859 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.940    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.017 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.130     3.147    i_v7_bd/clk_wiz_0/inst/clk_out1_v7_bd_clk_wiz_0_0
    BUFHCE_X0Y108        BUFH (Prop_bufh_I_O)         0.103     3.250 r  i_v7_bd/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.604     3.854    i_v7_bd/clk_wiz_0/inst/clk_out1_v7_bd_clk_wiz_0_0_en_clk
    SLICE_X104Y450       FDRE                                         r  i_v7_bd/clk_wiz_0/inst/seq_reg1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y450       FDRE (Prop_fdre_C_Q)         0.259     4.113 r  i_v7_bd/clk_wiz_0/inst/seq_reg1_reg[5]/Q
                         net (fo=1, routed)           0.387     4.500    i_v7_bd/clk_wiz_0/inst/seq_reg1[5]
    SLICE_X104Y450       FDRE                                         r  i_v7_bd/clk_wiz_0/inst/seq_reg1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_v7_bd_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    H28                                               0.000     5.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     5.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.757     5.757 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.743    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     6.816 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.017     7.833    i_v7_bd/clk_wiz_0/inst/clk_out1_v7_bd_clk_wiz_0_0
    BUFHCE_X0Y108        BUFH (Prop_bufh_I_O)         0.066     7.899 r  i_v7_bd/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.557     8.456    i_v7_bd/clk_wiz_0/inst/clk_out1_v7_bd_clk_wiz_0_0_en_clk
    SLICE_X104Y450       FDRE                                         r  i_v7_bd/clk_wiz_0/inst/seq_reg1_reg[6]/C
                         clock pessimism              0.398     8.854    
                         clock uncertainty           -0.058     8.795    
    SLICE_X104Y450       FDRE (Setup_fdre_C_D)        0.013     8.808    i_v7_bd/clk_wiz_0/inst/seq_reg1_reg[6]
  -------------------------------------------------------------------
                         required time                          8.808    
                         arrival time                          -4.500    
  -------------------------------------------------------------------
                         slack                                  4.308    

Slack (MET) :             4.311ns  (required time - arrival time)
  Source:                 i_v7_bd/clk_wiz_0/inst/seq_reg1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_v7_bd/clk_wiz_0/inst/seq_reg1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_v7_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_v7_bd_clk_wiz_0_0 rise@5.000ns - clk_out1_v7_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.643ns  (logic 0.259ns (40.258%)  route 0.384ns (59.742%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.456ns = ( 8.456 - 5.000 ) 
    Source Clock Delay      (SCD):    3.854ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.859     0.859 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.940    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.017 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.130     3.147    i_v7_bd/clk_wiz_0/inst/clk_out1_v7_bd_clk_wiz_0_0
    BUFHCE_X0Y108        BUFH (Prop_bufh_I_O)         0.103     3.250 r  i_v7_bd/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.604     3.854    i_v7_bd/clk_wiz_0/inst/clk_out1_v7_bd_clk_wiz_0_0_en_clk
    SLICE_X104Y450       FDRE                                         r  i_v7_bd/clk_wiz_0/inst/seq_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y450       FDRE (Prop_fdre_C_Q)         0.259     4.113 r  i_v7_bd/clk_wiz_0/inst/seq_reg1_reg[3]/Q
                         net (fo=1, routed)           0.384     4.497    i_v7_bd/clk_wiz_0/inst/seq_reg1[3]
    SLICE_X104Y450       FDRE                                         r  i_v7_bd/clk_wiz_0/inst/seq_reg1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_v7_bd_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    H28                                               0.000     5.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     5.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.757     5.757 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.743    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     6.816 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.017     7.833    i_v7_bd/clk_wiz_0/inst/clk_out1_v7_bd_clk_wiz_0_0
    BUFHCE_X0Y108        BUFH (Prop_bufh_I_O)         0.066     7.899 r  i_v7_bd/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.557     8.456    i_v7_bd/clk_wiz_0/inst/clk_out1_v7_bd_clk_wiz_0_0_en_clk
    SLICE_X104Y450       FDRE                                         r  i_v7_bd/clk_wiz_0/inst/seq_reg1_reg[4]/C
                         clock pessimism              0.398     8.854    
                         clock uncertainty           -0.058     8.795    
    SLICE_X104Y450       FDRE (Setup_fdre_C_D)        0.013     8.808    i_v7_bd/clk_wiz_0/inst/seq_reg1_reg[4]
  -------------------------------------------------------------------
                         required time                          8.808    
                         arrival time                          -4.497    
  -------------------------------------------------------------------
                         slack                                  4.311    

Slack (MET) :             4.410ns  (required time - arrival time)
  Source:                 i_v7_bd/clk_wiz_0/inst/seq_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_v7_bd/clk_wiz_0/inst/seq_reg1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_v7_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_v7_bd_clk_wiz_0_0 rise@5.000ns - clk_out1_v7_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.236ns (51.819%)  route 0.219ns (48.181%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.456ns = ( 8.456 - 5.000 ) 
    Source Clock Delay      (SCD):    3.854ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.859     0.859 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.940    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.017 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.130     3.147    i_v7_bd/clk_wiz_0/inst/clk_out1_v7_bd_clk_wiz_0_0
    BUFHCE_X0Y108        BUFH (Prop_bufh_I_O)         0.103     3.250 r  i_v7_bd/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.604     3.854    i_v7_bd/clk_wiz_0/inst/clk_out1_v7_bd_clk_wiz_0_0_en_clk
    SLICE_X104Y450       FDRE                                         r  i_v7_bd/clk_wiz_0/inst/seq_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y450       FDRE (Prop_fdre_C_Q)         0.236     4.090 r  i_v7_bd/clk_wiz_0/inst/seq_reg1_reg[1]/Q
                         net (fo=1, routed)           0.219     4.309    i_v7_bd/clk_wiz_0/inst/seq_reg1[1]
    SLICE_X104Y450       FDRE                                         r  i_v7_bd/clk_wiz_0/inst/seq_reg1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_v7_bd_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    H28                                               0.000     5.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     5.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.757     5.757 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.743    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     6.816 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.017     7.833    i_v7_bd/clk_wiz_0/inst/clk_out1_v7_bd_clk_wiz_0_0
    BUFHCE_X0Y108        BUFH (Prop_bufh_I_O)         0.066     7.899 r  i_v7_bd/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.557     8.456    i_v7_bd/clk_wiz_0/inst/clk_out1_v7_bd_clk_wiz_0_0_en_clk
    SLICE_X104Y450       FDRE                                         r  i_v7_bd/clk_wiz_0/inst/seq_reg1_reg[2]/C
                         clock pessimism              0.398     8.854    
                         clock uncertainty           -0.058     8.795    
    SLICE_X104Y450       FDRE (Setup_fdre_C_D)       -0.076     8.719    i_v7_bd/clk_wiz_0/inst/seq_reg1_reg[2]
  -------------------------------------------------------------------
                         required time                          8.719    
                         arrival time                          -4.309    
  -------------------------------------------------------------------
                         slack                                  4.410    

Slack (MET) :             4.534ns  (required time - arrival time)
  Source:                 i_v7_bd/clk_wiz_0/inst/seq_reg1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_v7_bd/clk_wiz_0/inst/seq_reg1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_v7_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_v7_bd_clk_wiz_0_0 rise@5.000ns - clk_out1_v7_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.236ns (68.336%)  route 0.109ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.456ns = ( 8.456 - 5.000 ) 
    Source Clock Delay      (SCD):    3.854ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.859     0.859 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.940    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.017 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.130     3.147    i_v7_bd/clk_wiz_0/inst/clk_out1_v7_bd_clk_wiz_0_0
    BUFHCE_X0Y108        BUFH (Prop_bufh_I_O)         0.103     3.250 r  i_v7_bd/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.604     3.854    i_v7_bd/clk_wiz_0/inst/clk_out1_v7_bd_clk_wiz_0_0_en_clk
    SLICE_X104Y450       FDRE                                         r  i_v7_bd/clk_wiz_0/inst/seq_reg1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y450       FDRE (Prop_fdre_C_Q)         0.236     4.090 r  i_v7_bd/clk_wiz_0/inst/seq_reg1_reg[6]/Q
                         net (fo=1, routed)           0.109     4.199    i_v7_bd/clk_wiz_0/inst/seq_reg1[6]
    SLICE_X104Y450       FDRE                                         r  i_v7_bd/clk_wiz_0/inst/seq_reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_v7_bd_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    H28                                               0.000     5.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     5.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.757     5.757 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.743    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     6.816 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.017     7.833    i_v7_bd/clk_wiz_0/inst/clk_out1_v7_bd_clk_wiz_0_0
    BUFHCE_X0Y108        BUFH (Prop_bufh_I_O)         0.066     7.899 r  i_v7_bd/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.557     8.456    i_v7_bd/clk_wiz_0/inst/clk_out1_v7_bd_clk_wiz_0_0_en_clk
    SLICE_X104Y450       FDRE                                         r  i_v7_bd/clk_wiz_0/inst/seq_reg1_reg[7]/C
                         clock pessimism              0.398     8.854    
                         clock uncertainty           -0.058     8.795    
    SLICE_X104Y450       FDRE (Setup_fdre_C_D)       -0.062     8.733    i_v7_bd/clk_wiz_0/inst/seq_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                          8.733    
                         arrival time                          -4.199    
  -------------------------------------------------------------------
                         slack                                  4.534    

Slack (MET) :             4.583ns  (required time - arrival time)
  Source:                 i_v7_bd/clk_wiz_0/inst/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_v7_bd/clk_wiz_0/inst/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_v7_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_v7_bd_clk_wiz_0_0 rise@5.000ns - clk_out1_v7_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.259ns (70.023%)  route 0.111ns (29.977%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.456ns = ( 8.456 - 5.000 ) 
    Source Clock Delay      (SCD):    3.854ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.859     0.859 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.940    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.017 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.130     3.147    i_v7_bd/clk_wiz_0/inst/clk_out1_v7_bd_clk_wiz_0_0
    BUFHCE_X0Y108        BUFH (Prop_bufh_I_O)         0.103     3.250 r  i_v7_bd/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.604     3.854    i_v7_bd/clk_wiz_0/inst/clk_out1_v7_bd_clk_wiz_0_0_en_clk
    SLICE_X104Y450       FDRE                                         r  i_v7_bd/clk_wiz_0/inst/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y450       FDRE (Prop_fdre_C_Q)         0.259     4.113 r  i_v7_bd/clk_wiz_0/inst/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.111     4.223    i_v7_bd/clk_wiz_0/inst/seq_reg1[0]
    SLICE_X104Y450       FDRE                                         r  i_v7_bd/clk_wiz_0/inst/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_v7_bd_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    H28                                               0.000     5.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     5.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.757     5.757 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.743    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     6.816 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.017     7.833    i_v7_bd/clk_wiz_0/inst/clk_out1_v7_bd_clk_wiz_0_0
    BUFHCE_X0Y108        BUFH (Prop_bufh_I_O)         0.066     7.899 r  i_v7_bd/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.557     8.456    i_v7_bd/clk_wiz_0/inst/clk_out1_v7_bd_clk_wiz_0_0_en_clk
    SLICE_X104Y450       FDRE                                         r  i_v7_bd/clk_wiz_0/inst/seq_reg1_reg[1]/C
                         clock pessimism              0.398     8.854    
                         clock uncertainty           -0.058     8.795    
    SLICE_X104Y450       FDRE (Setup_fdre_C_D)        0.011     8.806    i_v7_bd/clk_wiz_0/inst/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                          8.806    
                         arrival time                          -4.223    
  -------------------------------------------------------------------
                         slack                                  4.583    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 i_v7_bd/clk_wiz_0/inst/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_v7_bd/clk_wiz_0/inst/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_v7_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_v7_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_v7_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.925ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.342     0.342 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.845    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.895 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.351     1.246    i_v7_bd/clk_wiz_0/inst/clk_out1_v7_bd_clk_wiz_0_0
    BUFHCE_X0Y108        BUFH (Prop_bufh_I_O)         0.023     1.269 r  i_v7_bd/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.289     1.558    i_v7_bd/clk_wiz_0/inst/clk_out1_v7_bd_clk_wiz_0_0_en_clk
    SLICE_X104Y450       FDRE                                         r  i_v7_bd/clk_wiz_0/inst/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y450       FDRE (Prop_fdre_C_Q)         0.118     1.676 r  i_v7_bd/clk_wiz_0/inst/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.055     1.731    i_v7_bd/clk_wiz_0/inst/seq_reg1[0]
    SLICE_X104Y450       FDRE                                         r  i_v7_bd/clk_wiz_0/inst/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.423     0.423 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.976    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.029 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.408     1.437    i_v7_bd/clk_wiz_0/inst/clk_out1_v7_bd_clk_wiz_0_0
    BUFHCE_X0Y108        BUFH (Prop_bufh_I_O)         0.045     1.482 r  i_v7_bd/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.443     1.925    i_v7_bd/clk_wiz_0/inst/clk_out1_v7_bd_clk_wiz_0_0_en_clk
    SLICE_X104Y450       FDRE                                         r  i_v7_bd/clk_wiz_0/inst/seq_reg1_reg[1]/C
                         clock pessimism             -0.367     1.558    
    SLICE_X104Y450       FDRE (Hold_fdre_C_D)         0.042     1.600    i_v7_bd/clk_wiz_0/inst/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 i_v7_bd/clk_wiz_0/inst/seq_reg1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_v7_bd/clk_wiz_0/inst/seq_reg1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_v7_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_v7_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_v7_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.159ns  (logic 0.107ns (67.148%)  route 0.052ns (32.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.925ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.342     0.342 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.845    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.895 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.351     1.246    i_v7_bd/clk_wiz_0/inst/clk_out1_v7_bd_clk_wiz_0_0
    BUFHCE_X0Y108        BUFH (Prop_bufh_I_O)         0.023     1.269 r  i_v7_bd/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.289     1.558    i_v7_bd/clk_wiz_0/inst/clk_out1_v7_bd_clk_wiz_0_0_en_clk
    SLICE_X104Y450       FDRE                                         r  i_v7_bd/clk_wiz_0/inst/seq_reg1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y450       FDRE (Prop_fdre_C_Q)         0.107     1.665 r  i_v7_bd/clk_wiz_0/inst/seq_reg1_reg[6]/Q
                         net (fo=1, routed)           0.052     1.717    i_v7_bd/clk_wiz_0/inst/seq_reg1[6]
    SLICE_X104Y450       FDRE                                         r  i_v7_bd/clk_wiz_0/inst/seq_reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.423     0.423 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.976    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.029 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.408     1.437    i_v7_bd/clk_wiz_0/inst/clk_out1_v7_bd_clk_wiz_0_0
    BUFHCE_X0Y108        BUFH (Prop_bufh_I_O)         0.045     1.482 r  i_v7_bd/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.443     1.925    i_v7_bd/clk_wiz_0/inst/clk_out1_v7_bd_clk_wiz_0_0_en_clk
    SLICE_X104Y450       FDRE                                         r  i_v7_bd/clk_wiz_0/inst/seq_reg1_reg[7]/C
                         clock pessimism             -0.367     1.558    
    SLICE_X104Y450       FDRE (Hold_fdre_C_D)         0.015     1.573    i_v7_bd/clk_wiz_0/inst/seq_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 i_v7_bd/clk_wiz_0/inst/seq_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_v7_bd/clk_wiz_0/inst/seq_reg1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_v7_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_v7_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_v7_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.107ns (50.369%)  route 0.105ns (49.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.925ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.342     0.342 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.845    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.895 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.351     1.246    i_v7_bd/clk_wiz_0/inst/clk_out1_v7_bd_clk_wiz_0_0
    BUFHCE_X0Y108        BUFH (Prop_bufh_I_O)         0.023     1.269 r  i_v7_bd/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.289     1.558    i_v7_bd/clk_wiz_0/inst/clk_out1_v7_bd_clk_wiz_0_0_en_clk
    SLICE_X104Y450       FDRE                                         r  i_v7_bd/clk_wiz_0/inst/seq_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y450       FDRE (Prop_fdre_C_Q)         0.107     1.665 r  i_v7_bd/clk_wiz_0/inst/seq_reg1_reg[1]/Q
                         net (fo=1, routed)           0.105     1.770    i_v7_bd/clk_wiz_0/inst/seq_reg1[1]
    SLICE_X104Y450       FDRE                                         r  i_v7_bd/clk_wiz_0/inst/seq_reg1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.423     0.423 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.976    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.029 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.408     1.437    i_v7_bd/clk_wiz_0/inst/clk_out1_v7_bd_clk_wiz_0_0
    BUFHCE_X0Y108        BUFH (Prop_bufh_I_O)         0.045     1.482 r  i_v7_bd/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.443     1.925    i_v7_bd/clk_wiz_0/inst/clk_out1_v7_bd_clk_wiz_0_0_en_clk
    SLICE_X104Y450       FDRE                                         r  i_v7_bd/clk_wiz_0/inst/seq_reg1_reg[2]/C
                         clock pessimism             -0.367     1.558    
    SLICE_X104Y450       FDRE (Hold_fdre_C_D)         0.002     1.560    i_v7_bd/clk_wiz_0/inst/seq_reg1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 i_v7_bd/clk_wiz_0/inst/seq_reg1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_v7_bd/clk_wiz_0/inst/seq_reg1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_v7_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_v7_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_v7_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.118ns (37.538%)  route 0.196ns (62.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.925ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.342     0.342 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.845    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.895 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.351     1.246    i_v7_bd/clk_wiz_0/inst/clk_out1_v7_bd_clk_wiz_0_0
    BUFHCE_X0Y108        BUFH (Prop_bufh_I_O)         0.023     1.269 r  i_v7_bd/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.289     1.558    i_v7_bd/clk_wiz_0/inst/clk_out1_v7_bd_clk_wiz_0_0_en_clk
    SLICE_X104Y450       FDRE                                         r  i_v7_bd/clk_wiz_0/inst/seq_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y450       FDRE (Prop_fdre_C_Q)         0.118     1.676 r  i_v7_bd/clk_wiz_0/inst/seq_reg1_reg[3]/Q
                         net (fo=1, routed)           0.196     1.872    i_v7_bd/clk_wiz_0/inst/seq_reg1[3]
    SLICE_X104Y450       FDRE                                         r  i_v7_bd/clk_wiz_0/inst/seq_reg1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.423     0.423 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.976    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.029 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.408     1.437    i_v7_bd/clk_wiz_0/inst/clk_out1_v7_bd_clk_wiz_0_0
    BUFHCE_X0Y108        BUFH (Prop_bufh_I_O)         0.045     1.482 r  i_v7_bd/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.443     1.925    i_v7_bd/clk_wiz_0/inst/clk_out1_v7_bd_clk_wiz_0_0_en_clk
    SLICE_X104Y450       FDRE                                         r  i_v7_bd/clk_wiz_0/inst/seq_reg1_reg[4]/C
                         clock pessimism             -0.367     1.558    
    SLICE_X104Y450       FDRE (Hold_fdre_C_D)         0.045     1.603    i_v7_bd/clk_wiz_0/inst/seq_reg1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 i_v7_bd/clk_wiz_0/inst/seq_reg1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_v7_bd/clk_wiz_0/inst/seq_reg1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_v7_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_v7_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_v7_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.107ns (36.478%)  route 0.186ns (63.522%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.925ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.342     0.342 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.845    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.895 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.351     1.246    i_v7_bd/clk_wiz_0/inst/clk_out1_v7_bd_clk_wiz_0_0
    BUFHCE_X0Y108        BUFH (Prop_bufh_I_O)         0.023     1.269 r  i_v7_bd/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.289     1.558    i_v7_bd/clk_wiz_0/inst/clk_out1_v7_bd_clk_wiz_0_0_en_clk
    SLICE_X104Y450       FDRE                                         r  i_v7_bd/clk_wiz_0/inst/seq_reg1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y450       FDRE (Prop_fdre_C_Q)         0.107     1.665 r  i_v7_bd/clk_wiz_0/inst/seq_reg1_reg[4]/Q
                         net (fo=1, routed)           0.186     1.851    i_v7_bd/clk_wiz_0/inst/seq_reg1[4]
    SLICE_X104Y450       FDRE                                         r  i_v7_bd/clk_wiz_0/inst/seq_reg1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.423     0.423 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.976    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.029 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.408     1.437    i_v7_bd/clk_wiz_0/inst/clk_out1_v7_bd_clk_wiz_0_0
    BUFHCE_X0Y108        BUFH (Prop_bufh_I_O)         0.045     1.482 r  i_v7_bd/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.443     1.925    i_v7_bd/clk_wiz_0/inst/clk_out1_v7_bd_clk_wiz_0_0_en_clk
    SLICE_X104Y450       FDRE                                         r  i_v7_bd/clk_wiz_0/inst/seq_reg1_reg[5]/C
                         clock pessimism             -0.367     1.558    
    SLICE_X104Y450       FDRE (Hold_fdre_C_D)         0.023     1.581    i_v7_bd/clk_wiz_0/inst/seq_reg1_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 i_v7_bd/clk_wiz_0/inst/seq_reg1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_v7_bd/clk_wiz_0/inst/seq_reg1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_v7_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_v7_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_v7_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.118ns (37.301%)  route 0.198ns (62.699%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.925ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.342     0.342 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.845    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.895 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.351     1.246    i_v7_bd/clk_wiz_0/inst/clk_out1_v7_bd_clk_wiz_0_0
    BUFHCE_X0Y108        BUFH (Prop_bufh_I_O)         0.023     1.269 r  i_v7_bd/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.289     1.558    i_v7_bd/clk_wiz_0/inst/clk_out1_v7_bd_clk_wiz_0_0_en_clk
    SLICE_X104Y450       FDRE                                         r  i_v7_bd/clk_wiz_0/inst/seq_reg1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y450       FDRE (Prop_fdre_C_Q)         0.118     1.676 r  i_v7_bd/clk_wiz_0/inst/seq_reg1_reg[5]/Q
                         net (fo=1, routed)           0.198     1.874    i_v7_bd/clk_wiz_0/inst/seq_reg1[5]
    SLICE_X104Y450       FDRE                                         r  i_v7_bd/clk_wiz_0/inst/seq_reg1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.423     0.423 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.976    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.029 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.408     1.437    i_v7_bd/clk_wiz_0/inst/clk_out1_v7_bd_clk_wiz_0_0
    BUFHCE_X0Y108        BUFH (Prop_bufh_I_O)         0.045     1.482 r  i_v7_bd/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.443     1.925    i_v7_bd/clk_wiz_0/inst/clk_out1_v7_bd_clk_wiz_0_0_en_clk
    SLICE_X104Y450       FDRE                                         r  i_v7_bd/clk_wiz_0/inst/seq_reg1_reg[6]/C
                         clock pessimism             -0.367     1.558    
    SLICE_X104Y450       FDRE (Hold_fdre_C_D)         0.045     1.603    i_v7_bd/clk_wiz_0/inst/seq_reg1_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 i_v7_bd/clk_wiz_0/inst/seq_reg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_v7_bd/clk_wiz_0/inst/seq_reg1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_v7_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_v7_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_v7_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.107ns (35.647%)  route 0.193ns (64.353%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.925ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.342     0.342 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.845    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.895 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.351     1.246    i_v7_bd/clk_wiz_0/inst/clk_out1_v7_bd_clk_wiz_0_0
    BUFHCE_X0Y108        BUFH (Prop_bufh_I_O)         0.023     1.269 r  i_v7_bd/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.289     1.558    i_v7_bd/clk_wiz_0/inst/clk_out1_v7_bd_clk_wiz_0_0_en_clk
    SLICE_X104Y450       FDRE                                         r  i_v7_bd/clk_wiz_0/inst/seq_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y450       FDRE (Prop_fdre_C_Q)         0.107     1.665 r  i_v7_bd/clk_wiz_0/inst/seq_reg1_reg[2]/Q
                         net (fo=1, routed)           0.193     1.858    i_v7_bd/clk_wiz_0/inst/seq_reg1[2]
    SLICE_X104Y450       FDRE                                         r  i_v7_bd/clk_wiz_0/inst/seq_reg1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.423     0.423 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.976    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.029 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.408     1.437    i_v7_bd/clk_wiz_0/inst/clk_out1_v7_bd_clk_wiz_0_0
    BUFHCE_X0Y108        BUFH (Prop_bufh_I_O)         0.045     1.482 r  i_v7_bd/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.443     1.925    i_v7_bd/clk_wiz_0/inst/clk_out1_v7_bd_clk_wiz_0_0_en_clk
    SLICE_X104Y450       FDRE                                         r  i_v7_bd/clk_wiz_0/inst/seq_reg1_reg[3]/C
                         clock pessimism             -0.367     1.558    
    SLICE_X104Y450       FDRE (Hold_fdre_C_D)         0.021     1.579    i_v7_bd/clk_wiz_0/inst/seq_reg1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.752ns  (arrival time - required time)
  Source:                 i_v7_bd/clk_wiz_0/inst/seq_reg1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_v7_bd/clk_wiz_0/inst/clkout1_buf/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clk_out1_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_v7_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_v7_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_v7_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.690ns  (logic 0.118ns (6.984%)  route 1.572ns (93.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.751ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.443ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.342     0.342 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.845    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.895 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.351     1.246    i_v7_bd/clk_wiz_0/inst/clk_out1_v7_bd_clk_wiz_0_0
    BUFHCE_X0Y108        BUFH (Prop_bufh_I_O)         0.023     1.269 r  i_v7_bd/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.289     1.558    i_v7_bd/clk_wiz_0/inst/clk_out1_v7_bd_clk_wiz_0_0_en_clk
    SLICE_X104Y450       FDRE                                         r  i_v7_bd/clk_wiz_0/inst/seq_reg1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y450       FDRE (Prop_fdre_C_Q)         0.118     1.676 r  i_v7_bd/clk_wiz_0/inst/seq_reg1_reg[7]/Q
                         net (fo=1, routed)           1.572     3.247    i_v7_bd/clk_wiz_0/inst/seq_reg1[7]
    BUFGCTRL_X0Y18       BUFGCTRL                                     r  i_v7_bd/clk_wiz_0/inst/clkout1_buf/CE0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.423     0.423 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.976    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.029 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.414     2.443    i_v7_bd/clk_wiz_0/inst/clk_out1_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL                                     r  i_v7_bd/clk_wiz_0/inst/clkout1_buf/I0
                         clock pessimism             -0.134     2.309    
    BUFGCTRL_X0Y18       BUFGCTRL (Hold_bufgctrl_I0_CE0)
                                                      0.187     2.496    i_v7_bd/clk_wiz_0/inst/clkout1_buf
  -------------------------------------------------------------------
                         required time                         -2.496    
                         arrival time                           3.247    
  -------------------------------------------------------------------
                         slack                                  0.752    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_v7_bd_clk_wiz_0_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK   n/a            2.438         5.000       2.562      IDELAYCTRL_X0Y6  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/idelayctrl_gen.IDELAYCTRL_inst/REFCLK
Min Period        n/a     BUFGCTRL/I0         n/a            1.409         5.000       3.592      BUFGCTRL_X0Y18   i_v7_bd/clk_wiz_0/inst/clkout1_buf/I0
Min Period        n/a     BUFH/I              n/a            1.409         5.000       3.592      BUFHCE_X0Y108    i_v7_bd/clk_wiz_0/inst/clkout1_buf_en/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         5.000       3.929      MMCME2_ADV_X0Y9  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            0.750         5.000       4.250      SLICE_X104Y450   i_v7_bd/clk_wiz_0/inst/seq_reg1_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.750         5.000       4.250      SLICE_X104Y450   i_v7_bd/clk_wiz_0/inst/seq_reg1_reg[2]/C
Min Period        n/a     FDRE/C              n/a            0.750         5.000       4.250      SLICE_X104Y450   i_v7_bd/clk_wiz_0/inst/seq_reg1_reg[4]/C
Min Period        n/a     FDRE/C              n/a            0.750         5.000       4.250      SLICE_X104Y450   i_v7_bd/clk_wiz_0/inst/seq_reg1_reg[6]/C
Min Period        n/a     FDRE/C              n/a            0.700         5.000       4.300      SLICE_X104Y450   i_v7_bd/clk_wiz_0/inst/seq_reg1_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.700         5.000       4.300      SLICE_X104Y450   i_v7_bd/clk_wiz_0/inst/seq_reg1_reg[3]/C
Max Period        n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y6  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/idelayctrl_gen.IDELAYCTRL_inst/REFCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y9  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X104Y450   i_v7_bd/clk_wiz_0/inst/seq_reg1_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X104Y450   i_v7_bd/clk_wiz_0/inst/seq_reg1_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X104Y450   i_v7_bd/clk_wiz_0/inst/seq_reg1_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X104Y450   i_v7_bd/clk_wiz_0/inst/seq_reg1_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X104Y450   i_v7_bd/clk_wiz_0/inst/seq_reg1_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X104Y450   i_v7_bd/clk_wiz_0/inst/seq_reg1_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X104Y450   i_v7_bd/clk_wiz_0/inst/seq_reg1_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X104Y450   i_v7_bd/clk_wiz_0/inst/seq_reg1_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X104Y450   i_v7_bd/clk_wiz_0/inst/seq_reg1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X104Y450   i_v7_bd/clk_wiz_0/inst/seq_reg1_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X104Y450   i_v7_bd/clk_wiz_0/inst/seq_reg1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X104Y450   i_v7_bd/clk_wiz_0/inst/seq_reg1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X104Y450   i_v7_bd/clk_wiz_0/inst/seq_reg1_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X104Y450   i_v7_bd/clk_wiz_0/inst/seq_reg1_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X104Y450   i_v7_bd/clk_wiz_0/inst/seq_reg1_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X104Y450   i_v7_bd/clk_wiz_0/inst/seq_reg1_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X104Y450   i_v7_bd/clk_wiz_0/inst/seq_reg1_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X104Y450   i_v7_bd/clk_wiz_0/inst/seq_reg1_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X104Y450   i_v7_bd/clk_wiz_0/inst/seq_reg1_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X104Y450   i_v7_bd/clk_wiz_0/inst/seq_reg1_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_v7_bd_clk_wiz_0_0
  To Clock:  clk_out3_v7_bd_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        6.683ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.683ns  (required time - arrival time)
  Source:                 i_v7_bd/axi_interconnect_0/s00_couplers/s00_regslice/inst/w_pipe/m_payload_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_pattern_io_engine/gen_OUTPUT_bRAM_1[10].OUTPUT_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_v7_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_v7_bd_clk_wiz_0_0 rise@20.000ns - clk_out3_v7_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.531ns  (logic 0.223ns (1.780%)  route 12.308ns (98.220%))
  Logic Levels:           0  
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.387ns = ( 25.387 - 20.000 ) 
    Source Clock Delay      (SCD):    6.057ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.859     0.859 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.940    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.017 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           2.373     4.390    i_v7_bd/clk_wiz_0/inst/clk_out3_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.483 r  i_v7_bd/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2983, routed)        1.574     6.057    i_v7_bd/axi_interconnect_0/s00_couplers/s00_regslice/inst/w_pipe/aclk
    SLICE_X37Y199        FDRE                                         r  i_v7_bd/axi_interconnect_0/s00_couplers/s00_regslice/inst/w_pipe/m_payload_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y199        FDRE (Prop_fdre_C_Q)         0.223     6.280 r  i_v7_bd/axi_interconnect_0/s00_couplers/s00_regslice/inst/w_pipe/m_payload_i_reg[9]/Q
                         net (fo=120, routed)        12.308    18.588    i_pattern_io_engine/gen_OUTPUT_bRAM_1[10].OUTPUT_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[9]
    RAMB36_X6Y37         RAMB36E1                                     r  i_pattern_io_engine/gen_OUTPUT_bRAM_1[10].OUTPUT_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_v7_bd_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H28                                               0.000    20.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000    20.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.757    20.757 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.743    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    21.816 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           2.175    23.991    i_v7_bd/clk_wiz_0/inst/clk_out3_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    24.074 r  i_v7_bd/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2983, routed)        1.314    25.387    i_pattern_io_engine/gen_OUTPUT_bRAM_1[10].OUTPUT_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X6Y37         RAMB36E1                                     r  i_pattern_io_engine/gen_OUTPUT_bRAM_1[10].OUTPUT_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.497    25.884    
                         clock uncertainty           -0.070    25.814    
    RAMB36_X6Y37         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[9])
                                                     -0.543    25.271    i_pattern_io_engine/gen_OUTPUT_bRAM_1[10].OUTPUT_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         25.271    
                         arrival time                         -18.588    
  -------------------------------------------------------------------
                         slack                                  6.683    

Slack (MET) :             6.962ns  (required time - arrival time)
  Source:                 i_v7_bd/axi_interconnect_0/s00_couplers/s00_regslice/inst/w_pipe/m_payload_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_pattern_io_engine/gen_OUTPUT_bRAM_1[5].OUTPUT_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_v7_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_v7_bd_clk_wiz_0_0 rise@20.000ns - clk_out3_v7_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.151ns  (logic 0.223ns (1.835%)  route 11.928ns (98.165%))
  Logic Levels:           0  
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.359ns = ( 25.359 - 20.000 ) 
    Source Clock Delay      (SCD):    6.057ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.859     0.859 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.940    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.017 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           2.373     4.390    i_v7_bd/clk_wiz_0/inst/clk_out3_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.483 r  i_v7_bd/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2983, routed)        1.574     6.057    i_v7_bd/axi_interconnect_0/s00_couplers/s00_regslice/inst/w_pipe/aclk
    SLICE_X37Y199        FDRE                                         r  i_v7_bd/axi_interconnect_0/s00_couplers/s00_regslice/inst/w_pipe/m_payload_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y199        FDRE (Prop_fdre_C_Q)         0.223     6.280 r  i_v7_bd/axi_interconnect_0/s00_couplers/s00_regslice/inst/w_pipe/m_payload_i_reg[9]/Q
                         net (fo=120, routed)        11.928    18.208    i_pattern_io_engine/gen_OUTPUT_bRAM_1[5].OUTPUT_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[9]
    RAMB36_X7Y35         RAMB36E1                                     r  i_pattern_io_engine/gen_OUTPUT_bRAM_1[5].OUTPUT_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_v7_bd_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H28                                               0.000    20.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000    20.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.757    20.757 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.743    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    21.816 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           2.175    23.991    i_v7_bd/clk_wiz_0/inst/clk_out3_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    24.074 r  i_v7_bd/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2983, routed)        1.286    25.359    i_pattern_io_engine/gen_OUTPUT_bRAM_1[5].OUTPUT_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X7Y35         RAMB36E1                                     r  i_pattern_io_engine/gen_OUTPUT_bRAM_1[5].OUTPUT_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.424    25.783    
                         clock uncertainty           -0.070    25.713    
    RAMB36_X7Y35         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[9])
                                                     -0.543    25.170    i_pattern_io_engine/gen_OUTPUT_bRAM_1[5].OUTPUT_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         25.170    
                         arrival time                         -18.208    
  -------------------------------------------------------------------
                         slack                                  6.962    

Slack (MET) :             7.071ns  (required time - arrival time)
  Source:                 i_v7_bd/axi_interconnect_0/s00_couplers/s00_regslice/inst/w_pipe/m_payload_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_pattern_io_engine/gen_OUTPUT_bRAM_1[9].OUTPUT_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_v7_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_v7_bd_clk_wiz_0_0 rise@20.000ns - clk_out3_v7_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.140ns  (logic 0.223ns (1.837%)  route 11.917ns (98.163%))
  Logic Levels:           0  
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.384ns = ( 25.384 - 20.000 ) 
    Source Clock Delay      (SCD):    6.057ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.859     0.859 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.940    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.017 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           2.373     4.390    i_v7_bd/clk_wiz_0/inst/clk_out3_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.483 r  i_v7_bd/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2983, routed)        1.574     6.057    i_v7_bd/axi_interconnect_0/s00_couplers/s00_regslice/inst/w_pipe/aclk
    SLICE_X37Y199        FDRE                                         r  i_v7_bd/axi_interconnect_0/s00_couplers/s00_regslice/inst/w_pipe/m_payload_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y199        FDRE (Prop_fdre_C_Q)         0.223     6.280 r  i_v7_bd/axi_interconnect_0/s00_couplers/s00_regslice/inst/w_pipe/m_payload_i_reg[9]/Q
                         net (fo=120, routed)        11.917    18.197    i_pattern_io_engine/gen_OUTPUT_bRAM_1[9].OUTPUT_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[9]
    RAMB36_X6Y36         RAMB36E1                                     r  i_pattern_io_engine/gen_OUTPUT_bRAM_1[9].OUTPUT_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_v7_bd_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H28                                               0.000    20.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000    20.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.757    20.757 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.743    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    21.816 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           2.175    23.991    i_v7_bd/clk_wiz_0/inst/clk_out3_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    24.074 r  i_v7_bd/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2983, routed)        1.311    25.384    i_pattern_io_engine/gen_OUTPUT_bRAM_1[9].OUTPUT_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X6Y36         RAMB36E1                                     r  i_pattern_io_engine/gen_OUTPUT_bRAM_1[9].OUTPUT_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.497    25.881    
                         clock uncertainty           -0.070    25.811    
    RAMB36_X6Y36         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[9])
                                                     -0.543    25.268    i_pattern_io_engine/gen_OUTPUT_bRAM_1[9].OUTPUT_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         25.268    
                         arrival time                         -18.197    
  -------------------------------------------------------------------
                         slack                                  7.071    

Slack (MET) :             7.099ns  (required time - arrival time)
  Source:                 i_v7_bd/axi_interconnect_0/s00_couplers/s00_regslice/inst/w_pipe/m_payload_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_pattern_io_engine/gen_OUTPUT_bRAM_1[8].OUTPUT_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_v7_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_v7_bd_clk_wiz_0_0 rise@20.000ns - clk_out3_v7_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.012ns  (logic 0.223ns (1.856%)  route 11.789ns (98.144%))
  Logic Levels:           0  
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.357ns = ( 25.357 - 20.000 ) 
    Source Clock Delay      (SCD):    6.057ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.859     0.859 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.940    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.017 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           2.373     4.390    i_v7_bd/clk_wiz_0/inst/clk_out3_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.483 r  i_v7_bd/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2983, routed)        1.574     6.057    i_v7_bd/axi_interconnect_0/s00_couplers/s00_regslice/inst/w_pipe/aclk
    SLICE_X37Y199        FDRE                                         r  i_v7_bd/axi_interconnect_0/s00_couplers/s00_regslice/inst/w_pipe/m_payload_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y199        FDRE (Prop_fdre_C_Q)         0.223     6.280 r  i_v7_bd/axi_interconnect_0/s00_couplers/s00_regslice/inst/w_pipe/m_payload_i_reg[9]/Q
                         net (fo=120, routed)        11.789    18.069    i_pattern_io_engine/gen_OUTPUT_bRAM_1[8].OUTPUT_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[9]
    RAMB36_X7Y34         RAMB36E1                                     r  i_pattern_io_engine/gen_OUTPUT_bRAM_1[8].OUTPUT_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_v7_bd_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H28                                               0.000    20.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000    20.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.757    20.757 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.743    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    21.816 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           2.175    23.991    i_v7_bd/clk_wiz_0/inst/clk_out3_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    24.074 r  i_v7_bd/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2983, routed)        1.284    25.357    i_pattern_io_engine/gen_OUTPUT_bRAM_1[8].OUTPUT_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X7Y34         RAMB36E1                                     r  i_pattern_io_engine/gen_OUTPUT_bRAM_1[8].OUTPUT_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.424    25.781    
                         clock uncertainty           -0.070    25.711    
    RAMB36_X7Y34         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[9])
                                                     -0.543    25.168    i_pattern_io_engine/gen_OUTPUT_bRAM_1[8].OUTPUT_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         25.168    
                         arrival time                         -18.069    
  -------------------------------------------------------------------
                         slack                                  7.099    

Slack (MET) :             7.196ns  (required time - arrival time)
  Source:                 i_v7_bd/axi_interconnect_0/s00_couplers/s00_regslice/inst/w_pipe/m_payload_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_pattern_io_engine/gen_OUTPUT_bRAM_1[8].OUTPUT_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_v7_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_v7_bd_clk_wiz_0_0 rise@20.000ns - clk_out3_v7_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.085ns  (logic 0.259ns (2.143%)  route 11.826ns (97.857%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.357ns = ( 25.357 - 20.000 ) 
    Source Clock Delay      (SCD):    5.885ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.859     0.859 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.940    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.017 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           2.373     4.390    i_v7_bd/clk_wiz_0/inst/clk_out3_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.483 r  i_v7_bd/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2983, routed)        1.402     5.885    i_v7_bd/axi_interconnect_0/s00_couplers/s00_regslice/inst/w_pipe/aclk
    SLICE_X34Y203        FDRE                                         r  i_v7_bd/axi_interconnect_0/s00_couplers/s00_regslice/inst/w_pipe/m_payload_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y203        FDRE (Prop_fdre_C_Q)         0.259     6.144 r  i_v7_bd/axi_interconnect_0/s00_couplers/s00_regslice/inst/w_pipe/m_payload_i_reg[6]/Q
                         net (fo=120, routed)        11.826    17.970    i_pattern_io_engine/gen_OUTPUT_bRAM_1[8].OUTPUT_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[6]
    RAMB36_X7Y34         RAMB36E1                                     r  i_pattern_io_engine/gen_OUTPUT_bRAM_1[8].OUTPUT_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_v7_bd_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H28                                               0.000    20.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000    20.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.757    20.757 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.743    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    21.816 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           2.175    23.991    i_v7_bd/clk_wiz_0/inst/clk_out3_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    24.074 r  i_v7_bd/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2983, routed)        1.284    25.357    i_pattern_io_engine/gen_OUTPUT_bRAM_1[8].OUTPUT_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X7Y34         RAMB36E1                                     r  i_pattern_io_engine/gen_OUTPUT_bRAM_1[8].OUTPUT_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.422    25.779    
                         clock uncertainty           -0.070    25.709    
    RAMB36_X7Y34         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.543    25.166    i_pattern_io_engine/gen_OUTPUT_bRAM_1[8].OUTPUT_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         25.166    
                         arrival time                         -17.970    
  -------------------------------------------------------------------
                         slack                                  7.196    

Slack (MET) :             7.235ns  (required time - arrival time)
  Source:                 i_v7_bd/axi_interconnect_0/s00_couplers/s00_regslice/inst/w_pipe/m_payload_i_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_pattern_io_engine/gen_OUTPUT_bram_0[30].OUTPUT_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[23]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_v7_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_v7_bd_clk_wiz_0_0 rise@20.000ns - clk_out3_v7_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.054ns  (logic 0.259ns (2.149%)  route 11.795ns (97.851%))
  Logic Levels:           0  
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.534ns = ( 25.534 - 20.000 ) 
    Source Clock Delay      (SCD):    6.056ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.859     0.859 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.940    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.017 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           2.373     4.390    i_v7_bd/clk_wiz_0/inst/clk_out3_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.483 r  i_v7_bd/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2983, routed)        1.573     6.056    i_v7_bd/axi_interconnect_0/s00_couplers/s00_regslice/inst/w_pipe/aclk
    SLICE_X40Y198        FDRE                                         r  i_v7_bd/axi_interconnect_0/s00_couplers/s00_regslice/inst/w_pipe/m_payload_i_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y198        FDRE (Prop_fdre_C_Q)         0.259     6.315 r  i_v7_bd/axi_interconnect_0/s00_couplers/s00_regslice/inst/w_pipe/m_payload_i_reg[23]/Q
                         net (fo=117, routed)        11.795    18.110    i_pattern_io_engine/gen_OUTPUT_bram_0[30].OUTPUT_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[23]
    RAMB36_X7Y26         RAMB36E1                                     r  i_pattern_io_engine/gen_OUTPUT_bram_0[30].OUTPUT_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[23]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_v7_bd_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H28                                               0.000    20.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000    20.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.757    20.757 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.743    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    21.816 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           2.175    23.991    i_v7_bd/clk_wiz_0/inst/clk_out3_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    24.074 r  i_v7_bd/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2983, routed)        1.461    25.534    i_pattern_io_engine/gen_OUTPUT_bram_0[30].OUTPUT_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X7Y26         RAMB36E1                                     r  i_pattern_io_engine/gen_OUTPUT_bram_0[30].OUTPUT_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.424    25.958    
                         clock uncertainty           -0.070    25.888    
    RAMB36_X7Y26         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[23])
                                                     -0.543    25.345    i_pattern_io_engine/gen_OUTPUT_bram_0[30].OUTPUT_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         25.345    
                         arrival time                         -18.110    
  -------------------------------------------------------------------
                         slack                                  7.235    

Slack (MET) :             7.402ns  (required time - arrival time)
  Source:                 i_v7_bd/axi_interconnect_0/s00_couplers/s00_regslice/inst/w_pipe/m_payload_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_pattern_io_engine/gen_OUTPUT_bRAM_1[7].OUTPUT_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_v7_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_v7_bd_clk_wiz_0_0 rise@20.000ns - clk_out3_v7_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.805ns  (logic 0.223ns (1.889%)  route 11.582ns (98.111%))
  Logic Levels:           0  
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.379ns = ( 25.379 - 20.000 ) 
    Source Clock Delay      (SCD):    6.057ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.859     0.859 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.940    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.017 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           2.373     4.390    i_v7_bd/clk_wiz_0/inst/clk_out3_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.483 r  i_v7_bd/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2983, routed)        1.574     6.057    i_v7_bd/axi_interconnect_0/s00_couplers/s00_regslice/inst/w_pipe/aclk
    SLICE_X37Y199        FDRE                                         r  i_v7_bd/axi_interconnect_0/s00_couplers/s00_regslice/inst/w_pipe/m_payload_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y199        FDRE (Prop_fdre_C_Q)         0.223     6.280 r  i_v7_bd/axi_interconnect_0/s00_couplers/s00_regslice/inst/w_pipe/m_payload_i_reg[9]/Q
                         net (fo=120, routed)        11.582    17.861    i_pattern_io_engine/gen_OUTPUT_bRAM_1[7].OUTPUT_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[9]
    RAMB36_X6Y35         RAMB36E1                                     r  i_pattern_io_engine/gen_OUTPUT_bRAM_1[7].OUTPUT_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_v7_bd_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H28                                               0.000    20.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000    20.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.757    20.757 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.743    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    21.816 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           2.175    23.991    i_v7_bd/clk_wiz_0/inst/clk_out3_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    24.074 r  i_v7_bd/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2983, routed)        1.306    25.379    i_pattern_io_engine/gen_OUTPUT_bRAM_1[7].OUTPUT_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X6Y35         RAMB36E1                                     r  i_pattern_io_engine/gen_OUTPUT_bRAM_1[7].OUTPUT_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.497    25.876    
                         clock uncertainty           -0.070    25.806    
    RAMB36_X6Y35         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[9])
                                                     -0.543    25.263    i_pattern_io_engine/gen_OUTPUT_bRAM_1[7].OUTPUT_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         25.263    
                         arrival time                         -17.861    
  -------------------------------------------------------------------
                         slack                                  7.402    

Slack (MET) :             7.455ns  (required time - arrival time)
  Source:                 i_v7_bd/axi_interconnect_0/s00_couplers/s00_regslice/inst/w_pipe/m_payload_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_pattern_io_engine/gen_OUTPUT_bRAM_1[10].OUTPUT_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_v7_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_v7_bd_clk_wiz_0_0 rise@20.000ns - clk_out3_v7_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.856ns  (logic 0.259ns (2.184%)  route 11.597ns (97.816%))
  Logic Levels:           0  
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.387ns = ( 25.387 - 20.000 ) 
    Source Clock Delay      (SCD):    5.885ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.859     0.859 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.940    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.017 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           2.373     4.390    i_v7_bd/clk_wiz_0/inst/clk_out3_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.483 r  i_v7_bd/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2983, routed)        1.402     5.885    i_v7_bd/axi_interconnect_0/s00_couplers/s00_regslice/inst/w_pipe/aclk
    SLICE_X34Y203        FDRE                                         r  i_v7_bd/axi_interconnect_0/s00_couplers/s00_regslice/inst/w_pipe/m_payload_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y203        FDRE (Prop_fdre_C_Q)         0.259     6.144 r  i_v7_bd/axi_interconnect_0/s00_couplers/s00_regslice/inst/w_pipe/m_payload_i_reg[6]/Q
                         net (fo=120, routed)        11.597    17.741    i_pattern_io_engine/gen_OUTPUT_bRAM_1[10].OUTPUT_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[6]
    RAMB36_X6Y37         RAMB36E1                                     r  i_pattern_io_engine/gen_OUTPUT_bRAM_1[10].OUTPUT_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_v7_bd_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H28                                               0.000    20.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000    20.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.757    20.757 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.743    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    21.816 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           2.175    23.991    i_v7_bd/clk_wiz_0/inst/clk_out3_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    24.074 r  i_v7_bd/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2983, routed)        1.314    25.387    i_pattern_io_engine/gen_OUTPUT_bRAM_1[10].OUTPUT_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X6Y37         RAMB36E1                                     r  i_pattern_io_engine/gen_OUTPUT_bRAM_1[10].OUTPUT_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.422    25.809    
                         clock uncertainty           -0.070    25.739    
    RAMB36_X6Y37         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.543    25.196    i_pattern_io_engine/gen_OUTPUT_bRAM_1[10].OUTPUT_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         25.196    
                         arrival time                         -17.741    
  -------------------------------------------------------------------
                         slack                                  7.455    

Slack (MET) :             7.477ns  (required time - arrival time)
  Source:                 i_v7_bd/axi_interconnect_0/s00_couplers/s00_regslice/inst/w_pipe/m_payload_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_pattern_io_engine/gen_OUTPUT_bRAM_1[5].OUTPUT_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_v7_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_v7_bd_clk_wiz_0_0 rise@20.000ns - clk_out3_v7_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.807ns  (logic 0.259ns (2.194%)  route 11.548ns (97.806%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.359ns = ( 25.359 - 20.000 ) 
    Source Clock Delay      (SCD):    5.885ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.859     0.859 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.940    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.017 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           2.373     4.390    i_v7_bd/clk_wiz_0/inst/clk_out3_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.483 r  i_v7_bd/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2983, routed)        1.402     5.885    i_v7_bd/axi_interconnect_0/s00_couplers/s00_regslice/inst/w_pipe/aclk
    SLICE_X34Y203        FDRE                                         r  i_v7_bd/axi_interconnect_0/s00_couplers/s00_regslice/inst/w_pipe/m_payload_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y203        FDRE (Prop_fdre_C_Q)         0.259     6.144 r  i_v7_bd/axi_interconnect_0/s00_couplers/s00_regslice/inst/w_pipe/m_payload_i_reg[6]/Q
                         net (fo=120, routed)        11.548    17.691    i_pattern_io_engine/gen_OUTPUT_bRAM_1[5].OUTPUT_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[6]
    RAMB36_X7Y35         RAMB36E1                                     r  i_pattern_io_engine/gen_OUTPUT_bRAM_1[5].OUTPUT_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_v7_bd_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H28                                               0.000    20.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000    20.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.757    20.757 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.743    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    21.816 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           2.175    23.991    i_v7_bd/clk_wiz_0/inst/clk_out3_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    24.074 r  i_v7_bd/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2983, routed)        1.286    25.359    i_pattern_io_engine/gen_OUTPUT_bRAM_1[5].OUTPUT_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X7Y35         RAMB36E1                                     r  i_pattern_io_engine/gen_OUTPUT_bRAM_1[5].OUTPUT_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.422    25.781    
                         clock uncertainty           -0.070    25.711    
    RAMB36_X7Y35         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.543    25.168    i_pattern_io_engine/gen_OUTPUT_bRAM_1[5].OUTPUT_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         25.168    
                         arrival time                         -17.691    
  -------------------------------------------------------------------
                         slack                                  7.477    

Slack (MET) :             7.505ns  (required time - arrival time)
  Source:                 i_v7_bd/axi_interconnect_0/s00_couplers/s00_regslice/inst/w_pipe/m_payload_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_pattern_io_engine/gen_OUTPUT_bRAM_1[9].OUTPUT_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_v7_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_v7_bd_clk_wiz_0_0 rise@20.000ns - clk_out3_v7_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.804ns  (logic 0.259ns (2.194%)  route 11.545ns (97.806%))
  Logic Levels:           0  
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.384ns = ( 25.384 - 20.000 ) 
    Source Clock Delay      (SCD):    5.885ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.859     0.859 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.940    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.017 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           2.373     4.390    i_v7_bd/clk_wiz_0/inst/clk_out3_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.483 r  i_v7_bd/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2983, routed)        1.402     5.885    i_v7_bd/axi_interconnect_0/s00_couplers/s00_regslice/inst/w_pipe/aclk
    SLICE_X34Y203        FDRE                                         r  i_v7_bd/axi_interconnect_0/s00_couplers/s00_regslice/inst/w_pipe/m_payload_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y203        FDRE (Prop_fdre_C_Q)         0.259     6.144 r  i_v7_bd/axi_interconnect_0/s00_couplers/s00_regslice/inst/w_pipe/m_payload_i_reg[6]/Q
                         net (fo=120, routed)        11.545    17.688    i_pattern_io_engine/gen_OUTPUT_bRAM_1[9].OUTPUT_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[6]
    RAMB36_X6Y36         RAMB36E1                                     r  i_pattern_io_engine/gen_OUTPUT_bRAM_1[9].OUTPUT_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_v7_bd_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H28                                               0.000    20.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000    20.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.757    20.757 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.743    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    21.816 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           2.175    23.991    i_v7_bd/clk_wiz_0/inst/clk_out3_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    24.074 r  i_v7_bd/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2983, routed)        1.311    25.384    i_pattern_io_engine/gen_OUTPUT_bRAM_1[9].OUTPUT_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X6Y36         RAMB36E1                                     r  i_pattern_io_engine/gen_OUTPUT_bRAM_1[9].OUTPUT_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.422    25.806    
                         clock uncertainty           -0.070    25.736    
    RAMB36_X6Y36         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.543    25.193    i_pattern_io_engine/gen_OUTPUT_bRAM_1[9].OUTPUT_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         25.193    
                         arrival time                         -17.688    
  -------------------------------------------------------------------
                         slack                                  7.505    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_decoder_inst/ch0_data_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/awch_reg_slice_inst/storage_data1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_v7_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_v7_bd_clk_wiz_0_0 rise@0.000ns - clk_out3_v7_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.128ns (29.045%)  route 0.313ns (70.955%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.404ns
    Source Clock Delay      (SCD):    2.913ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.342     0.342 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.845    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.895 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.338     2.233    i_v7_bd/clk_wiz_0/inst/clk_out3_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.259 r  i_v7_bd/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2983, routed)        0.654     2.913    i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_decoder_inst/m_axi_lite_aclk
    SLICE_X37Y204        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_decoder_inst/ch0_data_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y204        FDRE (Prop_fdre_C_Q)         0.100     3.013 r  i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_decoder_inst/ch0_data_out_reg[14]/Q
                         net (fo=6, routed)           0.313     3.325    i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/awch_reg_slice_inst/Q[14]
    SLICE_X34Y199        LUT3 (Prop_lut3_I1_O)        0.028     3.353 r  i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/awch_reg_slice_inst/storage_data1[14]_i_1/O
                         net (fo=1, routed)           0.000     3.353    i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/awch_reg_slice_inst/storage_data1[14]_i_1_n_0
    SLICE_X34Y199        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/awch_reg_slice_inst/storage_data1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.423     0.423 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.976    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.029 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.414     2.443    i_v7_bd/clk_wiz_0/inst/clk_out3_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.473 r  i_v7_bd/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2983, routed)        0.931     3.404    i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/awch_reg_slice_inst/m_axi_lite_aclk
    SLICE_X34Y199        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/awch_reg_slice_inst/storage_data1_reg[14]/C
                         clock pessimism             -0.222     3.182    
    SLICE_X34Y199        FDRE (Hold_fdre_C_D)         0.087     3.269    i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/awch_reg_slice_inst/storage_data1_reg[14]
  -------------------------------------------------------------------
                         required time                         -3.269    
                         arrival time                           3.353    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/arch_reg_slice_inst/storage_data2_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/arch_reg_slice_inst/storage_data1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_v7_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_v7_bd_clk_wiz_0_0 rise@0.000ns - clk_out3_v7_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.128ns (69.743%)  route 0.056ns (30.257%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.404ns
    Source Clock Delay      (SCD):    2.966ns
    Clock Pessimism Removal (CPR):    0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.342     0.342 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.845    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.895 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.338     2.233    i_v7_bd/clk_wiz_0/inst/clk_out3_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.259 r  i_v7_bd/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2983, routed)        0.707     2.966    i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/arch_reg_slice_inst/m_axi_lite_aclk
    SLICE_X35Y197        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/arch_reg_slice_inst/storage_data2_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y197        FDRE (Prop_fdre_C_Q)         0.100     3.066 r  i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/arch_reg_slice_inst/storage_data2_reg[22]/Q
                         net (fo=1, routed)           0.056     3.121    i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/arch_reg_slice_inst/storage_data2_reg_n_0_[22]
    SLICE_X34Y197        LUT3 (Prop_lut3_I0_O)        0.028     3.149 r  i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/arch_reg_slice_inst/storage_data1[22]_i_1__0/O
                         net (fo=1, routed)           0.000     3.149    i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/arch_reg_slice_inst/storage_data1[22]_i_1__0_n_0
    SLICE_X34Y197        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/arch_reg_slice_inst/storage_data1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.423     0.423 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.976    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.029 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.414     2.443    i_v7_bd/clk_wiz_0/inst/clk_out3_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.473 r  i_v7_bd/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2983, routed)        0.931     3.404    i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/arch_reg_slice_inst/m_axi_lite_aclk
    SLICE_X34Y197        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/arch_reg_slice_inst/storage_data1_reg[22]/C
                         clock pessimism             -0.427     2.977    
    SLICE_X34Y197        FDRE (Hold_fdre_C_D)         0.087     3.064    i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/arch_reg_slice_inst/storage_data1_reg[22]
  -------------------------------------------------------------------
                         required time                         -3.064    
                         arrival time                           3.149    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/wch_reg_slice_inst/storage_data2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/wch_reg_slice_inst/storage_data1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_v7_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_v7_bd_clk_wiz_0_0 rise@0.000ns - clk_out3_v7_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.146ns (46.069%)  route 0.171ns (53.931%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.330ns
    Source Clock Delay      (SCD):    2.966ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.342     0.342 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.845    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.895 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.338     2.233    i_v7_bd/clk_wiz_0/inst/clk_out3_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.259 r  i_v7_bd/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2983, routed)        0.707     2.966    i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/wch_reg_slice_inst/m_axi_lite_aclk
    SLICE_X40Y199        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/wch_reg_slice_inst/storage_data2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y199        FDRE (Prop_fdre_C_Q)         0.118     3.084 r  i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/wch_reg_slice_inst/storage_data2_reg[4]/Q
                         net (fo=1, routed)           0.171     3.255    i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/wch_reg_slice_inst/storage_data2_reg_n_0_[4]
    SLICE_X40Y200        LUT3 (Prop_lut3_I0_O)        0.028     3.283 r  i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/wch_reg_slice_inst/storage_data1[4]_i_1__1/O
                         net (fo=1, routed)           0.000     3.283    i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/wch_reg_slice_inst/storage_data1[4]_i_1__1_n_0
    SLICE_X40Y200        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/wch_reg_slice_inst/storage_data1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.423     0.423 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.976    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.029 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.414     2.443    i_v7_bd/clk_wiz_0/inst/clk_out3_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.473 r  i_v7_bd/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2983, routed)        0.857     3.330    i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/wch_reg_slice_inst/m_axi_lite_aclk
    SLICE_X40Y200        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/wch_reg_slice_inst/storage_data1_reg[4]/C
                         clock pessimism             -0.222     3.108    
    SLICE_X40Y200        FDRE (Hold_fdre_C_D)         0.087     3.195    i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/wch_reg_slice_inst/storage_data1_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.195    
                         arrival time                           3.283    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[6].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out3_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_v7_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_v7_bd_clk_wiz_0_0 rise@0.000ns - clk_out3_v7_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.128ns (67.077%)  route 0.063ns (32.923%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.313ns
    Source Clock Delay      (SCD):    2.891ns
    Clock Pessimism Removal (CPR):    0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.342     0.342 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.845    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.895 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.338     2.233    i_v7_bd/clk_wiz_0/inst/clk_out3_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.259 r  i_v7_bd/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2983, routed)        0.632     2.891    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[6].wrst_inst/m_aclk
    SLICE_X33Y286        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[6].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y286        FDRE (Prop_fdre_C_Q)         0.100     2.991 f  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[6].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=2, routed)           0.063     3.054    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[6].wrst_inst/Q_reg
    SLICE_X32Y286        LUT2 (Prop_lut2_I1_O)        0.028     3.082 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[6].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=1, routed)           0.000     3.082    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[6].wrst_inst_n_1
    SLICE_X32Y286        FDPE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.423     0.423 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.976    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.029 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.414     2.443    i_v7_bd/clk_wiz_0/inst/clk_out3_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.473 r  i_v7_bd/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2983, routed)        0.840     3.313    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_aclk
    SLICE_X32Y286        FDPE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.411     2.902    
    SLICE_X32Y286        FDPE (Hold_fdpe_C_D)         0.087     2.989    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -2.989    
                         arrival time                           3.082    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[6].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out3_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_v7_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_v7_bd_clk_wiz_0_0 rise@0.000ns - clk_out3_v7_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.128ns (67.034%)  route 0.063ns (32.966%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.313ns
    Source Clock Delay      (SCD):    2.891ns
    Clock Pessimism Removal (CPR):    0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.342     0.342 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.845    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.895 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.338     2.233    i_v7_bd/clk_wiz_0/inst/clk_out3_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.259 r  i_v7_bd/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2983, routed)        0.632     2.891    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[6].rrst_inst/m_aclk
    SLICE_X31Y286        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[6].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y286        FDRE (Prop_fdre_C_Q)         0.100     2.991 f  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[6].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=2, routed)           0.063     3.054    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[6].rrst_inst/Q_reg
    SLICE_X30Y286        LUT2 (Prop_lut2_I1_O)        0.028     3.082 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[6].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1__1/O
                         net (fo=1, routed)           0.000     3.082    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[6].rrst_inst_n_1
    SLICE_X30Y286        FDPE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.423     0.423 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.976    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.029 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.414     2.443    i_v7_bd/clk_wiz_0/inst/clk_out3_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.473 r  i_v7_bd/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2983, routed)        0.840     3.313    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_aclk
    SLICE_X30Y286        FDPE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.411     2.902    
    SLICE_X30Y286        FDPE (Hold_fdpe_C_D)         0.087     2.989    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -2.989    
                         arrival time                           3.082    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 i_v7_bd/xadc_wiz_0/U0/AXI_XADC_CORE_I/do_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_v7_bd/xadc_wiz_0/U0/INTR_CTRLR_GEN_I.ip2bus_data_int_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_v7_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_v7_bd_clk_wiz_0_0 rise@0.000ns - clk_out3_v7_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.128ns (33.923%)  route 0.249ns (66.077%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.300ns
    Source Clock Delay      (SCD):    2.863ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.342     0.342 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.845    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.895 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.338     2.233    i_v7_bd/clk_wiz_0/inst/clk_out3_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.259 r  i_v7_bd/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2983, routed)        0.604     2.863    i_v7_bd/xadc_wiz_0/U0/AXI_XADC_CORE_I/s_axi_aclk
    SLICE_X49Y258        FDRE                                         r  i_v7_bd/xadc_wiz_0/U0/AXI_XADC_CORE_I/do_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y258        FDRE (Prop_fdre_C_Q)         0.100     2.963 r  i_v7_bd/xadc_wiz_0/U0/AXI_XADC_CORE_I/do_reg_reg[15]/Q
                         net (fo=1, routed)           0.249     3.212    i_v7_bd/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/do_reg_reg[15][15]
    SLICE_X48Y249        LUT6 (Prop_lut6_I4_O)        0.028     3.240 r  i_v7_bd/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INTR_CTRLR_GEN_I.ip2bus_data_int[16]_i_1/O
                         net (fo=1, routed)           0.000     3.240    i_v7_bd/xadc_wiz_0/U0/ip2bus_data_int1[16]
    SLICE_X48Y249        FDRE                                         r  i_v7_bd/xadc_wiz_0/U0/INTR_CTRLR_GEN_I.ip2bus_data_int_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.423     0.423 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.976    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.029 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.414     2.443    i_v7_bd/clk_wiz_0/inst/clk_out3_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.473 r  i_v7_bd/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2983, routed)        0.827     3.300    i_v7_bd/xadc_wiz_0/U0/s_axi_aclk
    SLICE_X48Y249        FDRE                                         r  i_v7_bd/xadc_wiz_0/U0/INTR_CTRLR_GEN_I.ip2bus_data_int_reg[16]/C
                         clock pessimism             -0.214     3.086    
    SLICE_X48Y249        FDRE (Hold_fdre_C_D)         0.060     3.146    i_v7_bd/xadc_wiz_0/U0/INTR_CTRLR_GEN_I.ip2bus_data_int_reg[16]
  -------------------------------------------------------------------
                         required time                         -3.146    
                         arrival time                           3.240    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 i_v7_bd/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[12].ce_out_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_v7_bd/xadc_wiz_0/U0/INTR_CTRLR_GEN_I.dummy_intr_reg_wrack_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_v7_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_v7_bd_clk_wiz_0_0 rise@0.000ns - clk_out3_v7_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.128ns (63.812%)  route 0.073ns (36.188%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.329ns
    Source Clock Delay      (SCD):    2.913ns
    Clock Pessimism Removal (CPR):    0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.342     0.342 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.845    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.895 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.338     2.233    i_v7_bd/clk_wiz_0/inst/clk_out3_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.259 r  i_v7_bd/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2983, routed)        0.654     2.913    i_v7_bd/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X41Y244        FDRE                                         r  i_v7_bd/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[12].ce_out_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y244        FDRE (Prop_fdre_C_Q)         0.100     3.013 r  i_v7_bd/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[12].ce_out_i_reg[12]/Q
                         net (fo=4, routed)           0.073     3.085    i_v7_bd/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/p_13_in
    SLICE_X40Y244        LUT6 (Prop_lut6_I3_O)        0.028     3.113 r  i_v7_bd/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INTR_CTRLR_GEN_I.dummy_intr_reg_wrack_i_1/O
                         net (fo=1, routed)           0.000     3.113    i_v7_bd/xadc_wiz_0/U0/p_3_out
    SLICE_X40Y244        FDRE                                         r  i_v7_bd/xadc_wiz_0/U0/INTR_CTRLR_GEN_I.dummy_intr_reg_wrack_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.423     0.423 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.976    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.029 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.414     2.443    i_v7_bd/clk_wiz_0/inst/clk_out3_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.473 r  i_v7_bd/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2983, routed)        0.856     3.329    i_v7_bd/xadc_wiz_0/U0/s_axi_aclk
    SLICE_X40Y244        FDRE                                         r  i_v7_bd/xadc_wiz_0/U0/INTR_CTRLR_GEN_I.dummy_intr_reg_wrack_reg/C
                         clock pessimism             -0.405     2.924    
    SLICE_X40Y244        FDRE (Hold_fdre_C_D)         0.087     3.011    i_v7_bd/xadc_wiz_0/U0/INTR_CTRLR_GEN_I.dummy_intr_reg_wrack_reg
  -------------------------------------------------------------------
                         required time                         -3.011    
                         arrival time                           3.113    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 i_v7_bd/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[12].ce_out_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_v7_bd/xadc_wiz_0/U0/INTR_CTRLR_GEN_I.dummy_intr_reg_rdack_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_v7_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_v7_bd_clk_wiz_0_0 rise@0.000ns - clk_out3_v7_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.128ns (63.495%)  route 0.074ns (36.505%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.329ns
    Source Clock Delay      (SCD):    2.913ns
    Clock Pessimism Removal (CPR):    0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.342     0.342 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.845    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.895 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.338     2.233    i_v7_bd/clk_wiz_0/inst/clk_out3_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.259 r  i_v7_bd/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2983, routed)        0.654     2.913    i_v7_bd/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X41Y244        FDRE                                         r  i_v7_bd/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[12].ce_out_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y244        FDRE (Prop_fdre_C_Q)         0.100     3.013 r  i_v7_bd/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[12].ce_out_i_reg[12]/Q
                         net (fo=4, routed)           0.074     3.086    i_v7_bd/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/p_13_in
    SLICE_X40Y244        LUT6 (Prop_lut6_I3_O)        0.028     3.114 r  i_v7_bd/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/INTR_CTRLR_GEN_I.dummy_intr_reg_rdack_i_1/O
                         net (fo=1, routed)           0.000     3.114    i_v7_bd/xadc_wiz_0/U0/p_5_out
    SLICE_X40Y244        FDRE                                         r  i_v7_bd/xadc_wiz_0/U0/INTR_CTRLR_GEN_I.dummy_intr_reg_rdack_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.423     0.423 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.976    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.029 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.414     2.443    i_v7_bd/clk_wiz_0/inst/clk_out3_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.473 r  i_v7_bd/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2983, routed)        0.856     3.329    i_v7_bd/xadc_wiz_0/U0/s_axi_aclk
    SLICE_X40Y244        FDRE                                         r  i_v7_bd/xadc_wiz_0/U0/INTR_CTRLR_GEN_I.dummy_intr_reg_rdack_reg/C
                         clock pessimism             -0.405     2.924    
    SLICE_X40Y244        FDRE (Hold_fdre_C_D)         0.087     3.011    i_v7_bd/xadc_wiz_0/U0/INTR_CTRLR_GEN_I.dummy_intr_reg_rdack_reg
  -------------------------------------------------------------------
                         required time                         -3.011    
                         arrival time                           3.114    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 i_v7_bd/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_v7_bd/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_v7_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_v7_bd_clk_wiz_0_0 rise@0.000ns - clk_out3_v7_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.129ns (60.984%)  route 0.083ns (39.016%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.391ns
    Source Clock Delay      (SCD):    2.957ns
    Clock Pessimism Removal (CPR):    0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.342     0.342 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.845    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.895 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.338     2.233    i_v7_bd/clk_wiz_0/inst/clk_out3_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.259 r  i_v7_bd/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2983, routed)        0.698     2.957    i_v7_bd/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X41Y180        FDRE                                         r  i_v7_bd/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y180        FDRE (Prop_fdre_C_Q)         0.100     3.057 r  i_v7_bd/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[26]/Q
                         net (fo=1, routed)           0.083     3.139    i_v7_bd/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg_n_0_[26]
    SLICE_X40Y180        LUT3 (Prop_lut3_I2_O)        0.029     3.168 r  i_v7_bd/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[26]_i_1/O
                         net (fo=1, routed)           0.000     3.168    i_v7_bd/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[26]
    SLICE_X40Y180        FDRE                                         r  i_v7_bd/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.423     0.423 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.976    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.029 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.414     2.443    i_v7_bd/clk_wiz_0/inst/clk_out3_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.473 r  i_v7_bd/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2983, routed)        0.918     3.391    i_v7_bd/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X40Y180        FDRE                                         r  i_v7_bd/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[26]/C
                         clock pessimism             -0.423     2.968    
    SLICE_X40Y180        FDRE (Hold_fdre_C_D)         0.096     3.064    i_v7_bd/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[26]
  -------------------------------------------------------------------
                         required time                         -3.064    
                         arrival time                           3.168    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_decoder_inst/ch0_data_out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/awch_reg_slice_inst/storage_data1_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_v7_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_v7_bd_clk_wiz_0_0 rise@0.000ns - clk_out3_v7_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.146ns (31.832%)  route 0.313ns (68.168%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.402ns
    Source Clock Delay      (SCD):    2.914ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.342     0.342 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.845    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.895 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.338     2.233    i_v7_bd/clk_wiz_0/inst/clk_out3_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.259 r  i_v7_bd/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2983, routed)        0.655     2.914    i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_decoder_inst/m_axi_lite_aclk
    SLICE_X36Y202        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_decoder_inst/ch0_data_out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y202        FDRE (Prop_fdre_C_Q)         0.118     3.032 r  i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_decoder_inst/ch0_data_out_reg[29]/Q
                         net (fo=6, routed)           0.313     3.344    i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/awch_reg_slice_inst/Q[29]
    SLICE_X36Y196        LUT3 (Prop_lut3_I1_O)        0.028     3.372 r  i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/awch_reg_slice_inst/storage_data1[29]_i_1/O
                         net (fo=1, routed)           0.000     3.372    i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/awch_reg_slice_inst/storage_data1[29]_i_1_n_0
    SLICE_X36Y196        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/awch_reg_slice_inst/storage_data1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.423     0.423 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.976    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.029 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.414     2.443    i_v7_bd/clk_wiz_0/inst/clk_out3_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.473 r  i_v7_bd/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2983, routed)        0.929     3.402    i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/awch_reg_slice_inst/m_axi_lite_aclk
    SLICE_X36Y196        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/awch_reg_slice_inst/storage_data1_reg[29]/C
                         clock pessimism             -0.222     3.180    
    SLICE_X36Y196        FDRE (Hold_fdre_C_D)         0.087     3.267    i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/awch_reg_slice_inst/storage_data1_reg[29]
  -------------------------------------------------------------------
                         required time                         -3.267    
                         arrival time                           3.372    
  -------------------------------------------------------------------
                         slack                                  0.106    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_v7_bd_clk_wiz_0_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         20.000      16.000     XADC_X0Y0        i_v7_bd/xadc_wiz_0/U0/AXI_XADC_CORE_I/XADC_INST/DCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         20.000      18.161     RAMB36_X5Y36     i_pattern_io_engine/gen_OUTPUT_bRAM_1[0].OUTPUT_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         20.000      18.161     RAMB36_X6Y37     i_pattern_io_engine/gen_OUTPUT_bRAM_1[10].OUTPUT_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         20.000      18.161     RAMB36_X4Y34     i_pattern_io_engine/gen_OUTPUT_bRAM_1[11].OUTPUT_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         20.000      18.161     RAMB36_X4Y35     i_pattern_io_engine/gen_OUTPUT_bRAM_1[12].OUTPUT_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         20.000      18.161     RAMB36_X5Y35     i_pattern_io_engine/gen_OUTPUT_bRAM_1[13].OUTPUT_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         20.000      18.161     RAMB36_X4Y37     i_pattern_io_engine/gen_OUTPUT_bRAM_1[14].OUTPUT_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         20.000      18.161     RAMB36_X4Y36     i_pattern_io_engine/gen_OUTPUT_bRAM_1[15].OUTPUT_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         20.000      18.161     RAMB36_X6Y33     i_pattern_io_engine/gen_OUTPUT_bRAM_1[1].OUTPUT_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         20.000      18.161     RAMB36_X6Y32     i_pattern_io_engine/gen_OUTPUT_bRAM_1[2].OUTPUT_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y9  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         10.000      9.232      SLICE_X50Y278    i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_19/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         10.000      9.232      SLICE_X50Y278    i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_19/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         10.000      9.232      SLICE_X50Y278    i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_19/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         10.000      9.232      SLICE_X50Y278    i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_19/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         10.000      9.232      SLICE_X50Y278    i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_19/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         10.000      9.232      SLICE_X50Y278    i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_19/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.768         10.000      9.232      SLICE_X50Y278    i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_19/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.768         10.000      9.232      SLICE_X50Y278    i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_19/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         10.000      9.232      SLICE_X42Y291    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         10.000      9.232      SLICE_X42Y291    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         10.000      9.232      SLICE_X50Y277    i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         10.000      9.232      SLICE_X50Y277    i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         10.000      9.232      SLICE_X50Y277    i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         10.000      9.232      SLICE_X50Y277    i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         10.000      9.232      SLICE_X50Y277    i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         10.000      9.232      SLICE_X50Y277    i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.768         10.000      9.232      SLICE_X50Y277    i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.768         10.000      9.232      SLICE_X50Y277    i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         10.000      9.232      SLICE_X50Y278    i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_19/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         10.000      9.232      SLICE_X50Y278    i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_19/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_v7_bd_clk_wiz_0_0
  To Clock:  clk_out4_v7_bd_clk_wiz_0_0

Setup :          528  Failing Endpoints,  Worst Slack       -0.599ns,  Total Violation      -35.461ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.115ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.599ns  (required time - arrival time)
  Source:                 i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_431_reg_9808_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_439_reg_9855_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out4_v7_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out4_v7_bd_clk_wiz_0_0 rise@4.167ns - clk_out4_v7_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.422ns  (logic 2.047ns (46.286%)  route 2.375ns (53.713%))
  Logic Levels:           23  (CARRY4=21 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.268ns = ( 9.434 - 4.167 ) 
    Source Clock Delay      (SCD):    5.889ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.859     0.859 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.940    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.017 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           2.373     4.390    i_v7_bd/clk_wiz_0/inst/clk_out4_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.483 r  i_v7_bd/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97792, routed)       1.406     5.889    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/ap_clk
    SLICE_X89Y300        FDRE                                         r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_431_reg_9808_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y300        FDRE (Prop_fdre_C_Q)         0.223     6.112 f  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_431_reg_9808_reg[2]/Q
                         net (fo=4, routed)           0.822     6.933    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_431_reg_9808[2]
    SLICE_X77Y282        LUT1 (Prop_lut1_I0_O)        0.043     6.976 r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_432_reg_9835[7]_i_10__1/O
                         net (fo=1, routed)           0.000     6.976    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_432_reg_9835[7]_i_10__1_n_0
    SLICE_X77Y282        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.243 r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_432_reg_9835_reg[7]_i_6__1/CO[3]
                         net (fo=1, routed)           0.000     7.243    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_432_reg_9835_reg[7]_i_6__1_n_0
    SLICE_X77Y283        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.296 r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_432_reg_9835_reg[11]_i_6__1/CO[3]
                         net (fo=1, routed)           0.000     7.296    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_432_reg_9835_reg[11]_i_6__1_n_0
    SLICE_X77Y284        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.349 r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_432_reg_9835_reg[15]_i_6__1/CO[3]
                         net (fo=1, routed)           0.000     7.349    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_432_reg_9835_reg[15]_i_6__1_n_0
    SLICE_X77Y285        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.402 r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_432_reg_9835_reg[19]_i_6__1/CO[3]
                         net (fo=1, routed)           0.000     7.402    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_432_reg_9835_reg[19]_i_6__1_n_0
    SLICE_X77Y286        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.455 r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_432_reg_9835_reg[23]_i_6__1/CO[3]
                         net (fo=1, routed)           0.000     7.455    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_432_reg_9835_reg[23]_i_6__1_n_0
    SLICE_X77Y287        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.508 r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_432_reg_9835_reg[27]_i_6__1/CO[3]
                         net (fo=1, routed)           0.000     7.508    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_432_reg_9835_reg[27]_i_6__1_n_0
    SLICE_X77Y288        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.561 r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_432_reg_9835_reg[31]_i_6__1/CO[3]
                         net (fo=1, routed)           0.000     7.561    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_432_reg_9835_reg[31]_i_6__1_n_0
    SLICE_X77Y289        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.614 r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_432_reg_9835_reg[35]_i_6__1/CO[3]
                         net (fo=1, routed)           0.000     7.614    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_432_reg_9835_reg[35]_i_6__1_n_0
    SLICE_X77Y290        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.667 r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_432_reg_9835_reg[39]_i_6__1/CO[3]
                         net (fo=1, routed)           0.000     7.667    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_432_reg_9835_reg[39]_i_6__1_n_0
    SLICE_X77Y291        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.720 r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_432_reg_9835_reg[43]_i_6__1/CO[3]
                         net (fo=1, routed)           0.000     7.720    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_432_reg_9835_reg[43]_i_6__1_n_0
    SLICE_X77Y292        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.773 r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_432_reg_9835_reg[47]_i_6__1/CO[3]
                         net (fo=1, routed)           0.000     7.773    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_432_reg_9835_reg[47]_i_6__1_n_0
    SLICE_X77Y293        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.826 r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_432_reg_9835_reg[51]_i_6__1/CO[3]
                         net (fo=1, routed)           0.000     7.826    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_432_reg_9835_reg[51]_i_6__1_n_0
    SLICE_X77Y294        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.879 r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_432_reg_9835_reg[55]_i_6__1/CO[3]
                         net (fo=1, routed)           0.000     7.879    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_432_reg_9835_reg[55]_i_6__1_n_0
    SLICE_X77Y295        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.932 r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_432_reg_9835_reg[59]_i_6__1/CO[3]
                         net (fo=1, routed)           0.000     7.932    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_432_reg_9835_reg[59]_i_6__1_n_0
    SLICE_X77Y296        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.985 r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_432_reg_9835_reg[63]_i_6__1/CO[3]
                         net (fo=1, routed)           0.000     7.985    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_432_reg_9835_reg[63]_i_6__1_n_0
    SLICE_X77Y297        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.038 r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_432_reg_9835_reg[67]_i_6__1/CO[3]
                         net (fo=1, routed)           0.000     8.038    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_432_reg_9835_reg[67]_i_6__1_n_0
    SLICE_X77Y298        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.091 r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_432_reg_9835_reg[70]_i_7__1/CO[3]
                         net (fo=1, routed)           0.000     8.091    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_432_reg_9835_reg[70]_i_7__1_n_0
    SLICE_X77Y299        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.144 r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_432_reg_9835_reg[70]_i_6__1/CO[3]
                         net (fo=1, routed)           0.001     8.145    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_432_reg_9835_reg[70]_i_6__1_n_0
    SLICE_X77Y300        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     8.256 r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_439_reg_9855_reg[1]_i_6__1/O[0]
                         net (fo=1, routed)           0.345     8.601    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/op_V_assign_0_69_addsub_1_fu_1041/p_Val2_s_fu_42_p2[73]
    SLICE_X76Y300        LUT4 (Prop_lut4_I2_O)        0.124     8.725 r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_439_reg_9855[1]_i_4__1/O
                         net (fo=1, routed)           0.000     8.725    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_439_reg_9855[1]_i_4__1_n_0
    SLICE_X76Y300        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     8.992 r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_439_reg_9855_reg[1]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     8.992    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_439_reg_9855_reg[1]_i_1__1_n_0
    SLICE_X76Y301        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     9.103 r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_439_reg_9855_reg[5]_i_1__1/O[2]
                         net (fo=1, routed)           1.208    10.311    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/op_V_assign_0_69_addsub_1_fu_1041_ap_return[78]
    SLICE_X51Y298        FDRE                                         r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_439_reg_9855_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_v7_bd_clk_wiz_0_0 rise edge)
                                                      4.167     4.167 r  
    H28                                               0.000     4.167 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     4.167    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.757     4.923 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     5.909    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     5.982 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           2.175     8.157    i_v7_bd/clk_wiz_0/inst/clk_out4_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     8.240 r  i_v7_bd/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97792, routed)       1.194     9.434    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/ap_clk
    SLICE_X51Y298        FDRE                                         r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_439_reg_9855_reg[7]/C
                         clock pessimism              0.422     9.856    
                         clock uncertainty           -0.057     9.799    
    SLICE_X51Y298        FDRE (Setup_fdre_C_D)       -0.087     9.712    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_439_reg_9855_reg[7]
  -------------------------------------------------------------------
                         required time                          9.712    
                         arrival time                         -10.311    
  -------------------------------------------------------------------
                         slack                                 -0.599    

Slack (VIOLATED) :        -0.560ns  (required time - arrival time)
  Source:                 i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_431_reg_9808_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_439_reg_9855_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out4_v7_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out4_v7_bd_clk_wiz_0_0 rise@4.167ns - clk_out4_v7_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.380ns  (logic 2.049ns (46.776%)  route 2.331ns (53.224%))
  Logic Levels:           22  (CARRY4=20 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.268ns = ( 9.434 - 4.167 ) 
    Source Clock Delay      (SCD):    5.889ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.859     0.859 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.940    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.017 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           2.373     4.390    i_v7_bd/clk_wiz_0/inst/clk_out4_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.483 r  i_v7_bd/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97792, routed)       1.406     5.889    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/ap_clk
    SLICE_X89Y300        FDRE                                         r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_431_reg_9808_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y300        FDRE (Prop_fdre_C_Q)         0.223     6.112 f  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_431_reg_9808_reg[2]/Q
                         net (fo=4, routed)           0.822     6.933    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_431_reg_9808[2]
    SLICE_X77Y282        LUT1 (Prop_lut1_I0_O)        0.043     6.976 r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_432_reg_9835[7]_i_10__1/O
                         net (fo=1, routed)           0.000     6.976    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_432_reg_9835[7]_i_10__1_n_0
    SLICE_X77Y282        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.243 r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_432_reg_9835_reg[7]_i_6__1/CO[3]
                         net (fo=1, routed)           0.000     7.243    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_432_reg_9835_reg[7]_i_6__1_n_0
    SLICE_X77Y283        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.296 r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_432_reg_9835_reg[11]_i_6__1/CO[3]
                         net (fo=1, routed)           0.000     7.296    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_432_reg_9835_reg[11]_i_6__1_n_0
    SLICE_X77Y284        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.349 r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_432_reg_9835_reg[15]_i_6__1/CO[3]
                         net (fo=1, routed)           0.000     7.349    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_432_reg_9835_reg[15]_i_6__1_n_0
    SLICE_X77Y285        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.402 r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_432_reg_9835_reg[19]_i_6__1/CO[3]
                         net (fo=1, routed)           0.000     7.402    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_432_reg_9835_reg[19]_i_6__1_n_0
    SLICE_X77Y286        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.455 r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_432_reg_9835_reg[23]_i_6__1/CO[3]
                         net (fo=1, routed)           0.000     7.455    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_432_reg_9835_reg[23]_i_6__1_n_0
    SLICE_X77Y287        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.508 r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_432_reg_9835_reg[27]_i_6__1/CO[3]
                         net (fo=1, routed)           0.000     7.508    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_432_reg_9835_reg[27]_i_6__1_n_0
    SLICE_X77Y288        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.561 r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_432_reg_9835_reg[31]_i_6__1/CO[3]
                         net (fo=1, routed)           0.000     7.561    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_432_reg_9835_reg[31]_i_6__1_n_0
    SLICE_X77Y289        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.614 r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_432_reg_9835_reg[35]_i_6__1/CO[3]
                         net (fo=1, routed)           0.000     7.614    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_432_reg_9835_reg[35]_i_6__1_n_0
    SLICE_X77Y290        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.667 r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_432_reg_9835_reg[39]_i_6__1/CO[3]
                         net (fo=1, routed)           0.000     7.667    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_432_reg_9835_reg[39]_i_6__1_n_0
    SLICE_X77Y291        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.720 r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_432_reg_9835_reg[43]_i_6__1/CO[3]
                         net (fo=1, routed)           0.000     7.720    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_432_reg_9835_reg[43]_i_6__1_n_0
    SLICE_X77Y292        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.773 r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_432_reg_9835_reg[47]_i_6__1/CO[3]
                         net (fo=1, routed)           0.000     7.773    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_432_reg_9835_reg[47]_i_6__1_n_0
    SLICE_X77Y293        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.826 r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_432_reg_9835_reg[51]_i_6__1/CO[3]
                         net (fo=1, routed)           0.000     7.826    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_432_reg_9835_reg[51]_i_6__1_n_0
    SLICE_X77Y294        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.879 r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_432_reg_9835_reg[55]_i_6__1/CO[3]
                         net (fo=1, routed)           0.000     7.879    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_432_reg_9835_reg[55]_i_6__1_n_0
    SLICE_X77Y295        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.932 r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_432_reg_9835_reg[59]_i_6__1/CO[3]
                         net (fo=1, routed)           0.000     7.932    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_432_reg_9835_reg[59]_i_6__1_n_0
    SLICE_X77Y296        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.985 r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_432_reg_9835_reg[63]_i_6__1/CO[3]
                         net (fo=1, routed)           0.000     7.985    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_432_reg_9835_reg[63]_i_6__1_n_0
    SLICE_X77Y297        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.038 r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_432_reg_9835_reg[67]_i_6__1/CO[3]
                         net (fo=1, routed)           0.000     8.038    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_432_reg_9835_reg[67]_i_6__1_n_0
    SLICE_X77Y298        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     8.149 r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_432_reg_9835_reg[70]_i_7__1/O[0]
                         net (fo=1, routed)           0.345     8.495    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/op_V_assign_0_69_addsub_1_fu_1041/p_Val2_s_fu_42_p2[65]
    SLICE_X76Y298        LUT4 (Prop_lut4_I2_O)        0.124     8.619 r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_432_reg_9835[67]_i_4__1/O
                         net (fo=1, routed)           0.000     8.619    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_432_reg_9835[67]_i_4__1_n_0
    SLICE_X76Y298        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     8.886 r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_432_reg_9835_reg[67]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     8.886    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_432_reg_9835_reg[67]_i_1__1_n_0
    SLICE_X76Y299        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.939 r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_432_reg_9835_reg[70]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     8.939    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_432_reg_9835_reg[70]_i_1__1_n_0
    SLICE_X76Y300        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     9.105 r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_439_reg_9855_reg[1]_i_1__1/O[1]
                         net (fo=1, routed)           1.164    10.269    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/op_V_assign_0_69_addsub_1_fu_1041_ap_return[73]
    SLICE_X51Y298        FDRE                                         r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_439_reg_9855_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_v7_bd_clk_wiz_0_0 rise edge)
                                                      4.167     4.167 r  
    H28                                               0.000     4.167 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     4.167    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.757     4.923 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     5.909    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     5.982 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           2.175     8.157    i_v7_bd/clk_wiz_0/inst/clk_out4_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     8.240 r  i_v7_bd/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97792, routed)       1.194     9.434    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/ap_clk
    SLICE_X51Y298        FDRE                                         r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_439_reg_9855_reg[2]/C
                         clock pessimism              0.422     9.856    
                         clock uncertainty           -0.057     9.799    
    SLICE_X51Y298        FDRE (Setup_fdre_C_D)       -0.090     9.709    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_439_reg_9855_reg[2]
  -------------------------------------------------------------------
                         required time                          9.709    
                         arrival time                         -10.269    
  -------------------------------------------------------------------
                         slack                                 -0.560    

Slack (VIOLATED) :        -0.260ns  (required time - arrival time)
  Source:                 i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_431_reg_9808_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_439_reg_9855_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out4_v7_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out4_v7_bd_clk_wiz_0_0 rise@4.167ns - clk_out4_v7_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.999ns  (logic 2.047ns (51.187%)  route 1.952ns (48.813%))
  Logic Levels:           23  (CARRY4=21 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.179ns = ( 9.345 - 4.167 ) 
    Source Clock Delay      (SCD):    5.889ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.859     0.859 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.940    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.017 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           2.373     4.390    i_v7_bd/clk_wiz_0/inst/clk_out4_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.483 r  i_v7_bd/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97792, routed)       1.406     5.889    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/ap_clk
    SLICE_X89Y300        FDRE                                         r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_431_reg_9808_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y300        FDRE (Prop_fdre_C_Q)         0.223     6.112 f  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_431_reg_9808_reg[2]/Q
                         net (fo=4, routed)           0.822     6.933    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_431_reg_9808[2]
    SLICE_X77Y282        LUT1 (Prop_lut1_I0_O)        0.043     6.976 r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_432_reg_9835[7]_i_10__1/O
                         net (fo=1, routed)           0.000     6.976    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_432_reg_9835[7]_i_10__1_n_0
    SLICE_X77Y282        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.243 r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_432_reg_9835_reg[7]_i_6__1/CO[3]
                         net (fo=1, routed)           0.000     7.243    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_432_reg_9835_reg[7]_i_6__1_n_0
    SLICE_X77Y283        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.296 r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_432_reg_9835_reg[11]_i_6__1/CO[3]
                         net (fo=1, routed)           0.000     7.296    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_432_reg_9835_reg[11]_i_6__1_n_0
    SLICE_X77Y284        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.349 r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_432_reg_9835_reg[15]_i_6__1/CO[3]
                         net (fo=1, routed)           0.000     7.349    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_432_reg_9835_reg[15]_i_6__1_n_0
    SLICE_X77Y285        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.402 r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_432_reg_9835_reg[19]_i_6__1/CO[3]
                         net (fo=1, routed)           0.000     7.402    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_432_reg_9835_reg[19]_i_6__1_n_0
    SLICE_X77Y286        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.455 r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_432_reg_9835_reg[23]_i_6__1/CO[3]
                         net (fo=1, routed)           0.000     7.455    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_432_reg_9835_reg[23]_i_6__1_n_0
    SLICE_X77Y287        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.508 r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_432_reg_9835_reg[27]_i_6__1/CO[3]
                         net (fo=1, routed)           0.000     7.508    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_432_reg_9835_reg[27]_i_6__1_n_0
    SLICE_X77Y288        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.561 r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_432_reg_9835_reg[31]_i_6__1/CO[3]
                         net (fo=1, routed)           0.000     7.561    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_432_reg_9835_reg[31]_i_6__1_n_0
    SLICE_X77Y289        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.614 r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_432_reg_9835_reg[35]_i_6__1/CO[3]
                         net (fo=1, routed)           0.000     7.614    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_432_reg_9835_reg[35]_i_6__1_n_0
    SLICE_X77Y290        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.667 r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_432_reg_9835_reg[39]_i_6__1/CO[3]
                         net (fo=1, routed)           0.000     7.667    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_432_reg_9835_reg[39]_i_6__1_n_0
    SLICE_X77Y291        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.720 r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_432_reg_9835_reg[43]_i_6__1/CO[3]
                         net (fo=1, routed)           0.000     7.720    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_432_reg_9835_reg[43]_i_6__1_n_0
    SLICE_X77Y292        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.773 r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_432_reg_9835_reg[47]_i_6__1/CO[3]
                         net (fo=1, routed)           0.000     7.773    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_432_reg_9835_reg[47]_i_6__1_n_0
    SLICE_X77Y293        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.826 r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_432_reg_9835_reg[51]_i_6__1/CO[3]
                         net (fo=1, routed)           0.000     7.826    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_432_reg_9835_reg[51]_i_6__1_n_0
    SLICE_X77Y294        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.879 r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_432_reg_9835_reg[55]_i_6__1/CO[3]
                         net (fo=1, routed)           0.000     7.879    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_432_reg_9835_reg[55]_i_6__1_n_0
    SLICE_X77Y295        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.932 r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_432_reg_9835_reg[59]_i_6__1/CO[3]
                         net (fo=1, routed)           0.000     7.932    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_432_reg_9835_reg[59]_i_6__1_n_0
    SLICE_X77Y296        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.985 r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_432_reg_9835_reg[63]_i_6__1/CO[3]
                         net (fo=1, routed)           0.000     7.985    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_432_reg_9835_reg[63]_i_6__1_n_0
    SLICE_X77Y297        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.038 r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_432_reg_9835_reg[67]_i_6__1/CO[3]
                         net (fo=1, routed)           0.000     8.038    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_432_reg_9835_reg[67]_i_6__1_n_0
    SLICE_X77Y298        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.091 r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_432_reg_9835_reg[70]_i_7__1/CO[3]
                         net (fo=1, routed)           0.000     8.091    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_432_reg_9835_reg[70]_i_7__1_n_0
    SLICE_X77Y299        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.144 r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_432_reg_9835_reg[70]_i_6__1/CO[3]
                         net (fo=1, routed)           0.001     8.145    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_432_reg_9835_reg[70]_i_6__1_n_0
    SLICE_X77Y300        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     8.256 r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_439_reg_9855_reg[1]_i_6__1/O[0]
                         net (fo=1, routed)           0.345     8.601    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/op_V_assign_0_69_addsub_1_fu_1041/p_Val2_s_fu_42_p2[73]
    SLICE_X76Y300        LUT4 (Prop_lut4_I2_O)        0.124     8.725 r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_439_reg_9855[1]_i_4__1/O
                         net (fo=1, routed)           0.000     8.725    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_439_reg_9855[1]_i_4__1_n_0
    SLICE_X76Y300        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     8.992 r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_439_reg_9855_reg[1]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     8.992    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_439_reg_9855_reg[1]_i_1__1_n_0
    SLICE_X76Y301        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     9.103 r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_439_reg_9855_reg[5]_i_1__1/O[0]
                         net (fo=1, routed)           0.784     9.888    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/op_V_assign_0_69_addsub_1_fu_1041_ap_return[76]
    SLICE_X68Y281        FDRE                                         r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_439_reg_9855_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_v7_bd_clk_wiz_0_0 rise edge)
                                                      4.167     4.167 r  
    H28                                               0.000     4.167 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     4.167    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.757     4.923 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     5.909    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     5.982 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           2.175     8.157    i_v7_bd/clk_wiz_0/inst/clk_out4_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     8.240 r  i_v7_bd/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97792, routed)       1.105     9.345    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/ap_clk
    SLICE_X68Y281        FDRE                                         r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_439_reg_9855_reg[5]/C
                         clock pessimism              0.422     9.767    
                         clock uncertainty           -0.057     9.710    
    SLICE_X68Y281        FDRE (Setup_fdre_C_D)       -0.083     9.627    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_439_reg_9855_reg[5]
  -------------------------------------------------------------------
                         required time                          9.627    
                         arrival time                          -9.888    
  -------------------------------------------------------------------
                         slack                                 -0.260    

Slack (VIOLATED) :        -0.257ns  (required time - arrival time)
  Source:                 i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_431_reg_9808_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_439_reg_9855_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out4_v7_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out4_v7_bd_clk_wiz_0_0 rise@4.167ns - clk_out4_v7_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.081ns  (logic 1.979ns (48.497%)  route 2.102ns (51.503%))
  Logic Levels:           21  (CARRY4=19 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.245ns = ( 9.411 - 4.167 ) 
    Source Clock Delay      (SCD):    5.889ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.859     0.859 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.940    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.017 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           2.373     4.390    i_v7_bd/clk_wiz_0/inst/clk_out4_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.483 r  i_v7_bd/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97792, routed)       1.406     5.889    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/ap_clk
    SLICE_X89Y300        FDRE                                         r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_431_reg_9808_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y300        FDRE (Prop_fdre_C_Q)         0.223     6.112 f  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_431_reg_9808_reg[2]/Q
                         net (fo=4, routed)           0.822     6.933    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_431_reg_9808[2]
    SLICE_X77Y282        LUT1 (Prop_lut1_I0_O)        0.043     6.976 r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_432_reg_9835[7]_i_10__1/O
                         net (fo=1, routed)           0.000     6.976    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_432_reg_9835[7]_i_10__1_n_0
    SLICE_X77Y282        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.243 r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_432_reg_9835_reg[7]_i_6__1/CO[3]
                         net (fo=1, routed)           0.000     7.243    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_432_reg_9835_reg[7]_i_6__1_n_0
    SLICE_X77Y283        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.296 r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_432_reg_9835_reg[11]_i_6__1/CO[3]
                         net (fo=1, routed)           0.000     7.296    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_432_reg_9835_reg[11]_i_6__1_n_0
    SLICE_X77Y284        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.349 r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_432_reg_9835_reg[15]_i_6__1/CO[3]
                         net (fo=1, routed)           0.000     7.349    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_432_reg_9835_reg[15]_i_6__1_n_0
    SLICE_X77Y285        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.402 r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_432_reg_9835_reg[19]_i_6__1/CO[3]
                         net (fo=1, routed)           0.000     7.402    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_432_reg_9835_reg[19]_i_6__1_n_0
    SLICE_X77Y286        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.455 r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_432_reg_9835_reg[23]_i_6__1/CO[3]
                         net (fo=1, routed)           0.000     7.455    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_432_reg_9835_reg[23]_i_6__1_n_0
    SLICE_X77Y287        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.508 r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_432_reg_9835_reg[27]_i_6__1/CO[3]
                         net (fo=1, routed)           0.000     7.508    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_432_reg_9835_reg[27]_i_6__1_n_0
    SLICE_X77Y288        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.561 r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_432_reg_9835_reg[31]_i_6__1/CO[3]
                         net (fo=1, routed)           0.000     7.561    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_432_reg_9835_reg[31]_i_6__1_n_0
    SLICE_X77Y289        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.614 r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_432_reg_9835_reg[35]_i_6__1/CO[3]
                         net (fo=1, routed)           0.000     7.614    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_432_reg_9835_reg[35]_i_6__1_n_0
    SLICE_X77Y290        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.667 r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_432_reg_9835_reg[39]_i_6__1/CO[3]
                         net (fo=1, routed)           0.000     7.667    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_432_reg_9835_reg[39]_i_6__1_n_0
    SLICE_X77Y291        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.720 r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_432_reg_9835_reg[43]_i_6__1/CO[3]
                         net (fo=1, routed)           0.000     7.720    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_432_reg_9835_reg[43]_i_6__1_n_0
    SLICE_X77Y292        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.773 r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_432_reg_9835_reg[47]_i_6__1/CO[3]
                         net (fo=1, routed)           0.000     7.773    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_432_reg_9835_reg[47]_i_6__1_n_0
    SLICE_X77Y293        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.826 r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_432_reg_9835_reg[51]_i_6__1/CO[3]
                         net (fo=1, routed)           0.000     7.826    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_432_reg_9835_reg[51]_i_6__1_n_0
    SLICE_X77Y294        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.879 r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_432_reg_9835_reg[55]_i_6__1/CO[3]
                         net (fo=1, routed)           0.000     7.879    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_432_reg_9835_reg[55]_i_6__1_n_0
    SLICE_X77Y295        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.932 r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_432_reg_9835_reg[59]_i_6__1/CO[3]
                         net (fo=1, routed)           0.000     7.932    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_432_reg_9835_reg[59]_i_6__1_n_0
    SLICE_X77Y296        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.985 r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_432_reg_9835_reg[63]_i_6__1/CO[3]
                         net (fo=1, routed)           0.000     7.985    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_432_reg_9835_reg[63]_i_6__1_n_0
    SLICE_X77Y297        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.038 r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_432_reg_9835_reg[67]_i_6__1/CO[3]
                         net (fo=1, routed)           0.000     8.038    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_432_reg_9835_reg[67]_i_6__1_n_0
    SLICE_X77Y298        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     8.149 r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_432_reg_9835_reg[70]_i_7__1/O[0]
                         net (fo=1, routed)           0.345     8.495    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/op_V_assign_0_69_addsub_1_fu_1041/p_Val2_s_fu_42_p2[65]
    SLICE_X76Y298        LUT4 (Prop_lut4_I2_O)        0.124     8.619 r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_432_reg_9835[67]_i_4__1/O
                         net (fo=1, routed)           0.000     8.619    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_432_reg_9835[67]_i_4__1_n_0
    SLICE_X76Y298        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     8.886 r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_432_reg_9835_reg[67]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     8.886    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_432_reg_9835_reg[67]_i_1__1_n_0
    SLICE_X76Y299        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     9.035 r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_432_reg_9835_reg[70]_i_1__1/O[3]
                         net (fo=1, routed)           0.934     9.969    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/op_V_assign_0_69_addsub_1_fu_1041_ap_return[71]
    SLICE_X54Y279        FDRE                                         r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_439_reg_9855_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_v7_bd_clk_wiz_0_0 rise edge)
                                                      4.167     4.167 r  
    H28                                               0.000     4.167 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     4.167    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.757     4.923 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     5.909    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     5.982 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           2.175     8.157    i_v7_bd/clk_wiz_0/inst/clk_out4_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     8.240 r  i_v7_bd/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97792, routed)       1.171     9.411    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/ap_clk
    SLICE_X54Y279        FDRE                                         r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_439_reg_9855_reg[0]/C
                         clock pessimism              0.422     9.833    
                         clock uncertainty           -0.057     9.776    
    SLICE_X54Y279        FDRE (Setup_fdre_C_D)       -0.064     9.712    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_439_reg_9855_reg[0]
  -------------------------------------------------------------------
                         required time                          9.712    
                         arrival time                          -9.969    
  -------------------------------------------------------------------
                         slack                                 -0.257    

Slack (VIOLATED) :        -0.243ns  (required time - arrival time)
  Source:                 i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_434_reg_9840_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_445_reg_9892_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out4_v7_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out4_v7_bd_clk_wiz_0_0 rise@4.167ns - clk_out4_v7_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.968ns  (logic 2.125ns (53.551%)  route 1.843ns (46.449%))
  Logic Levels:           23  (CARRY4=21 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.151ns = ( 9.317 - 4.167 ) 
    Source Clock Delay      (SCD):    5.868ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.859     0.859 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.940    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.017 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           2.373     4.390    i_v7_bd/clk_wiz_0/inst/clk_out4_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.483 r  i_v7_bd/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97792, routed)       1.385     5.868    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/ap_clk
    SLICE_X102Y306       FDRE                                         r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_434_reg_9840_reg[71]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y306       FDRE (Prop_fdre_C_Q)         0.259     6.127 f  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_434_reg_9840_reg[71]/Q
                         net (fo=4, routed)           0.636     6.763    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/op_V_assign_0_70_addsub_1_fu_1048/tmp_434_reg_9840[0]
    SLICE_X102Y285       LUT1 (Prop_lut1_I0_O)        0.043     6.806 r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/op_V_assign_0_70_addsub_1_fu_1048/tmp_438_reg_9872[7]_i_7__1/O
                         net (fo=1, routed)           0.301     7.106    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/op_V_assign_0_70_addsub_1_fu_1048/tmp_438_reg_9872[7]_i_7__1_n_0
    SLICE_X104Y282       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297     7.403 r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/op_V_assign_0_70_addsub_1_fu_1048/tmp_438_reg_9872_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.403    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/op_V_assign_0_70_addsub_1_fu_1048/tmp_438_reg_9872_reg[7]_i_6_n_0
    SLICE_X104Y283       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.457 r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/op_V_assign_0_70_addsub_1_fu_1048/tmp_438_reg_9872_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.457    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/op_V_assign_0_70_addsub_1_fu_1048/tmp_438_reg_9872_reg[11]_i_6_n_0
    SLICE_X104Y284       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.511 r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/op_V_assign_0_70_addsub_1_fu_1048/tmp_438_reg_9872_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.511    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/op_V_assign_0_70_addsub_1_fu_1048/tmp_438_reg_9872_reg[15]_i_6_n_0
    SLICE_X104Y285       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.565 r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/op_V_assign_0_70_addsub_1_fu_1048/tmp_438_reg_9872_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.565    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/op_V_assign_0_70_addsub_1_fu_1048/tmp_438_reg_9872_reg[19]_i_6_n_0
    SLICE_X104Y286       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.619 r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/op_V_assign_0_70_addsub_1_fu_1048/tmp_438_reg_9872_reg[23]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.619    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/op_V_assign_0_70_addsub_1_fu_1048/tmp_438_reg_9872_reg[23]_i_6_n_0
    SLICE_X104Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.673 r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/op_V_assign_0_70_addsub_1_fu_1048/tmp_438_reg_9872_reg[27]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.673    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/op_V_assign_0_70_addsub_1_fu_1048/tmp_438_reg_9872_reg[27]_i_6_n_0
    SLICE_X104Y288       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.727 r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/op_V_assign_0_70_addsub_1_fu_1048/tmp_438_reg_9872_reg[31]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.727    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/op_V_assign_0_70_addsub_1_fu_1048/tmp_438_reg_9872_reg[31]_i_6_n_0
    SLICE_X104Y289       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.781 r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/op_V_assign_0_70_addsub_1_fu_1048/tmp_438_reg_9872_reg[35]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.781    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/op_V_assign_0_70_addsub_1_fu_1048/tmp_438_reg_9872_reg[35]_i_6_n_0
    SLICE_X104Y290       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.835 r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/op_V_assign_0_70_addsub_1_fu_1048/tmp_438_reg_9872_reg[39]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.835    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/op_V_assign_0_70_addsub_1_fu_1048/tmp_438_reg_9872_reg[39]_i_6_n_0
    SLICE_X104Y291       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.889 r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/op_V_assign_0_70_addsub_1_fu_1048/tmp_438_reg_9872_reg[43]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.889    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/op_V_assign_0_70_addsub_1_fu_1048/tmp_438_reg_9872_reg[43]_i_6_n_0
    SLICE_X104Y292       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.943 r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/op_V_assign_0_70_addsub_1_fu_1048/tmp_438_reg_9872_reg[47]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.943    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/op_V_assign_0_70_addsub_1_fu_1048/tmp_438_reg_9872_reg[47]_i_6_n_0
    SLICE_X104Y293       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.997 r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/op_V_assign_0_70_addsub_1_fu_1048/tmp_438_reg_9872_reg[51]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.997    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/op_V_assign_0_70_addsub_1_fu_1048/tmp_438_reg_9872_reg[51]_i_6_n_0
    SLICE_X104Y294       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.051 r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/op_V_assign_0_70_addsub_1_fu_1048/tmp_438_reg_9872_reg[55]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.051    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/op_V_assign_0_70_addsub_1_fu_1048/tmp_438_reg_9872_reg[55]_i_6_n_0
    SLICE_X104Y295       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.105 r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/op_V_assign_0_70_addsub_1_fu_1048/tmp_438_reg_9872_reg[59]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.105    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/op_V_assign_0_70_addsub_1_fu_1048/tmp_438_reg_9872_reg[59]_i_6_n_0
    SLICE_X104Y296       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.159 r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/op_V_assign_0_70_addsub_1_fu_1048/tmp_438_reg_9872_reg[63]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.159    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/op_V_assign_0_70_addsub_1_fu_1048/tmp_438_reg_9872_reg[63]_i_6_n_0
    SLICE_X104Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.213 r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/op_V_assign_0_70_addsub_1_fu_1048/tmp_438_reg_9872_reg[67]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.213    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/op_V_assign_0_70_addsub_1_fu_1048/tmp_438_reg_9872_reg[67]_i_6_n_0
    SLICE_X104Y298       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.267 r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/op_V_assign_0_70_addsub_1_fu_1048/tmp_438_reg_9872_reg[71]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.267    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/op_V_assign_0_70_addsub_1_fu_1048/tmp_438_reg_9872_reg[71]_i_7_n_0
    SLICE_X104Y299       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     8.375 r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/op_V_assign_0_70_addsub_1_fu_1048/tmp_438_reg_9872_reg[71]_i_6/O[0]
                         net (fo=1, routed)           0.300     8.675    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/op_V_assign_0_70_addsub_1_fu_1048/p_Val2_s_fu_42_p2[69]
    SLICE_X103Y299       LUT4 (Prop_lut4_I2_O)        0.123     8.798 r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/op_V_assign_0_70_addsub_1_fu_1048/tmp_438_reg_9872[71]_i_4__1/O
                         net (fo=1, routed)           0.000     8.798    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/op_V_assign_0_70_addsub_1_fu_1048/tmp_438_reg_9872[71]_i_4__1_n_0
    SLICE_X103Y299       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     9.065 r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/op_V_assign_0_70_addsub_1_fu_1048/tmp_438_reg_9872_reg[71]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.066    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/op_V_assign_0_70_addsub_1_fu_1048/tmp_438_reg_9872_reg[71]_i_1_n_0
    SLICE_X103Y300       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.119 r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/op_V_assign_0_70_addsub_1_fu_1048/tmp_445_reg_9892_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.119    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/op_V_assign_0_70_addsub_1_fu_1048/tmp_445_reg_9892_reg[0]_i_1_n_0
    SLICE_X103Y301       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     9.230 r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/op_V_assign_0_70_addsub_1_fu_1048/tmp_445_reg_9892_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.606     9.836    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/op_V_assign_0_70_addsub_1_fu_1048_ap_return[78]
    SLICE_X103Y282       FDRE                                         r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_445_reg_9892_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_v7_bd_clk_wiz_0_0 rise edge)
                                                      4.167     4.167 r  
    H28                                               0.000     4.167 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     4.167    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.757     4.923 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     5.909    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     5.982 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           2.175     8.157    i_v7_bd/clk_wiz_0/inst/clk_out4_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     8.240 r  i_v7_bd/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97792, routed)       1.077     9.317    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/ap_clk
    SLICE_X103Y282       FDRE                                         r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_445_reg_9892_reg[6]/C
                         clock pessimism              0.422     9.739    
                         clock uncertainty           -0.057     9.682    
    SLICE_X103Y282       FDRE (Setup_fdre_C_D)       -0.089     9.593    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_445_reg_9892_reg[6]
  -------------------------------------------------------------------
                         required time                          9.593    
                         arrival time                          -9.836    
  -------------------------------------------------------------------
                         slack                                 -0.243    

Slack (VIOLATED) :        -0.237ns  (required time - arrival time)
  Source:                 i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_42_i_reg_10254_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/loc_V_2_reg_10298_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out4_v7_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out4_v7_bd_clk_wiz_0_0 rise@4.167ns - clk_out4_v7_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.329ns  (logic 0.302ns (6.976%)  route 4.027ns (93.024%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.244ns = ( 9.410 - 4.167 ) 
    Source Clock Delay      (SCD):    5.748ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.859     0.859 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.940    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.017 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           2.373     4.390    i_v7_bd/clk_wiz_0/inst/clk_out4_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.483 r  i_v7_bd/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97792, routed)       1.265     5.748    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/ap_clk
    SLICE_X130Y272       FDRE                                         r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_42_i_reg_10254_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y272       FDRE (Prop_fdre_C_Q)         0.259     6.007 r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_42_i_reg_10254_reg[0]/Q
                         net (fo=60, routed)          4.027    10.033    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_42_i_reg_10254
    SLICE_X56Y267        LUT5 (Prop_lut5_I3_O)        0.043    10.076 r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/loc_V_2_reg_10298[5]_i_1__1/O
                         net (fo=1, routed)           0.000    10.076    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/loc_V_2_fu_6867_p3[5]
    SLICE_X56Y267        FDRE                                         r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/loc_V_2_reg_10298_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_v7_bd_clk_wiz_0_0 rise edge)
                                                      4.167     4.167 r  
    H28                                               0.000     4.167 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     4.167    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.757     4.923 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     5.909    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     5.982 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           2.175     8.157    i_v7_bd/clk_wiz_0/inst/clk_out4_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     8.240 r  i_v7_bd/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97792, routed)       1.170     9.410    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/ap_clk
    SLICE_X56Y267        FDRE                                         r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/loc_V_2_reg_10298_reg[5]/C
                         clock pessimism              0.422     9.832    
                         clock uncertainty           -0.057     9.775    
    SLICE_X56Y267        FDRE (Setup_fdre_C_D)        0.064     9.839    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/loc_V_2_reg_10298_reg[5]
  -------------------------------------------------------------------
                         required time                          9.839    
                         arrival time                         -10.076    
  -------------------------------------------------------------------
                         slack                                 -0.237    

Slack (VIOLATED) :        -0.213ns  (required time - arrival time)
  Source:                 i_Make_lut_met_0/U0/ap_CS_fsm_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            i_Make_lut_met_0/U0/ap_pipeline_reg_pp0_iter18_tmp_187_reg_4049_reg[6]_srl18/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out4_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out4_v7_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out4_v7_bd_clk_wiz_0_0 rise@4.167ns - clk_out4_v7_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.270ns  (logic 0.223ns (5.223%)  route 4.047ns (94.777%))
  Logic Levels:           0  
  Clock Path Skew:        0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.512ns = ( 9.678 - 4.167 ) 
    Source Clock Delay      (SCD):    5.711ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.859     0.859 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.940    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.017 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           2.373     4.390    i_v7_bd/clk_wiz_0/inst/clk_out4_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.483 r  i_v7_bd/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97792, routed)       1.228     5.711    i_Make_lut_met_0/U0/ap_clk
    SLICE_X107Y201       FDRE                                         r  i_Make_lut_met_0/U0/ap_CS_fsm_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y201       FDRE (Prop_fdre_C_Q)         0.223     5.934 r  i_Make_lut_met_0/U0/ap_CS_fsm_reg[5]/Q
                         net (fo=710, routed)         4.047     9.980    i_Make_lut_met_0/U0/ap_CS_fsm_pp0_stage5
    SLICE_X118Y138       SRLC32E                                      r  i_Make_lut_met_0/U0/ap_pipeline_reg_pp0_iter18_tmp_187_reg_4049_reg[6]_srl18/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_v7_bd_clk_wiz_0_0 rise edge)
                                                      4.167     4.167 r  
    H28                                               0.000     4.167 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     4.167    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.757     4.923 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     5.909    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     5.982 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           2.175     8.157    i_v7_bd/clk_wiz_0/inst/clk_out4_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     8.240 r  i_v7_bd/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97792, routed)       1.438     9.678    i_Make_lut_met_0/U0/ap_clk
    SLICE_X118Y138       SRLC32E                                      r  i_Make_lut_met_0/U0/ap_pipeline_reg_pp0_iter18_tmp_187_reg_4049_reg[6]_srl18/CLK
                         clock pessimism              0.422    10.100    
                         clock uncertainty           -0.057    10.043    
    SLICE_X118Y138       SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.276     9.767    i_Make_lut_met_0/U0/ap_pipeline_reg_pp0_iter18_tmp_187_reg_4049_reg[6]_srl18
  -------------------------------------------------------------------
                         required time                          9.767    
                         arrival time                          -9.980    
  -------------------------------------------------------------------
                         slack                                 -0.213    

Slack (VIOLATED) :        -0.213ns  (required time - arrival time)
  Source:                 i_Make_lut_met_0/U0/ap_CS_fsm_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            i_Make_lut_met_0/U0/ap_pipeline_reg_pp0_iter18_tmp_190_reg_4064_reg[6]_srl18/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out4_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out4_v7_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out4_v7_bd_clk_wiz_0_0 rise@4.167ns - clk_out4_v7_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.270ns  (logic 0.223ns (5.223%)  route 4.047ns (94.777%))
  Logic Levels:           0  
  Clock Path Skew:        0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.512ns = ( 9.678 - 4.167 ) 
    Source Clock Delay      (SCD):    5.711ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.859     0.859 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.940    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.017 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           2.373     4.390    i_v7_bd/clk_wiz_0/inst/clk_out4_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.483 r  i_v7_bd/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97792, routed)       1.228     5.711    i_Make_lut_met_0/U0/ap_clk
    SLICE_X107Y201       FDRE                                         r  i_Make_lut_met_0/U0/ap_CS_fsm_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y201       FDRE (Prop_fdre_C_Q)         0.223     5.934 r  i_Make_lut_met_0/U0/ap_CS_fsm_reg[5]/Q
                         net (fo=710, routed)         4.047     9.980    i_Make_lut_met_0/U0/ap_CS_fsm_pp0_stage5
    SLICE_X118Y138       SRLC32E                                      r  i_Make_lut_met_0/U0/ap_pipeline_reg_pp0_iter18_tmp_190_reg_4064_reg[6]_srl18/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_v7_bd_clk_wiz_0_0 rise edge)
                                                      4.167     4.167 r  
    H28                                               0.000     4.167 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     4.167    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.757     4.923 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     5.909    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     5.982 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           2.175     8.157    i_v7_bd/clk_wiz_0/inst/clk_out4_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     8.240 r  i_v7_bd/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97792, routed)       1.438     9.678    i_Make_lut_met_0/U0/ap_clk
    SLICE_X118Y138       SRLC32E                                      r  i_Make_lut_met_0/U0/ap_pipeline_reg_pp0_iter18_tmp_190_reg_4064_reg[6]_srl18/CLK
                         clock pessimism              0.422    10.100    
                         clock uncertainty           -0.057    10.043    
    SLICE_X118Y138       SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.276     9.767    i_Make_lut_met_0/U0/ap_pipeline_reg_pp0_iter18_tmp_190_reg_4064_reg[6]_srl18
  -------------------------------------------------------------------
                         required time                          9.767    
                         arrival time                          -9.980    
  -------------------------------------------------------------------
                         slack                                 -0.213    

Slack (VIOLATED) :        -0.213ns  (required time - arrival time)
  Source:                 i_Make_lut_met_0/U0/ap_CS_fsm_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            i_Make_lut_met_0/U0/ap_pipeline_reg_pp0_iter18_tmp_191_reg_4074_reg[12]_srl18/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out4_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out4_v7_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out4_v7_bd_clk_wiz_0_0 rise@4.167ns - clk_out4_v7_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.270ns  (logic 0.223ns (5.223%)  route 4.047ns (94.777%))
  Logic Levels:           0  
  Clock Path Skew:        0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.512ns = ( 9.678 - 4.167 ) 
    Source Clock Delay      (SCD):    5.711ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.859     0.859 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.940    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.017 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           2.373     4.390    i_v7_bd/clk_wiz_0/inst/clk_out4_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.483 r  i_v7_bd/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97792, routed)       1.228     5.711    i_Make_lut_met_0/U0/ap_clk
    SLICE_X107Y201       FDRE                                         r  i_Make_lut_met_0/U0/ap_CS_fsm_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y201       FDRE (Prop_fdre_C_Q)         0.223     5.934 r  i_Make_lut_met_0/U0/ap_CS_fsm_reg[5]/Q
                         net (fo=710, routed)         4.047     9.980    i_Make_lut_met_0/U0/ap_CS_fsm_pp0_stage5
    SLICE_X118Y138       SRLC32E                                      r  i_Make_lut_met_0/U0/ap_pipeline_reg_pp0_iter18_tmp_191_reg_4074_reg[12]_srl18/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_v7_bd_clk_wiz_0_0 rise edge)
                                                      4.167     4.167 r  
    H28                                               0.000     4.167 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     4.167    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.757     4.923 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     5.909    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     5.982 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           2.175     8.157    i_v7_bd/clk_wiz_0/inst/clk_out4_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     8.240 r  i_v7_bd/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97792, routed)       1.438     9.678    i_Make_lut_met_0/U0/ap_clk
    SLICE_X118Y138       SRLC32E                                      r  i_Make_lut_met_0/U0/ap_pipeline_reg_pp0_iter18_tmp_191_reg_4074_reg[12]_srl18/CLK
                         clock pessimism              0.422    10.100    
                         clock uncertainty           -0.057    10.043    
    SLICE_X118Y138       SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.276     9.767    i_Make_lut_met_0/U0/ap_pipeline_reg_pp0_iter18_tmp_191_reg_4074_reg[12]_srl18
  -------------------------------------------------------------------
                         required time                          9.767    
                         arrival time                          -9.980    
  -------------------------------------------------------------------
                         slack                                 -0.213    

Slack (VIOLATED) :        -0.213ns  (required time - arrival time)
  Source:                 i_Make_lut_met_0/U0/ap_CS_fsm_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            i_Make_lut_met_0/U0/ap_pipeline_reg_pp0_iter18_tmp_191_reg_4074_reg[15]_srl18/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out4_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out4_v7_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out4_v7_bd_clk_wiz_0_0 rise@4.167ns - clk_out4_v7_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.270ns  (logic 0.223ns (5.223%)  route 4.047ns (94.777%))
  Logic Levels:           0  
  Clock Path Skew:        0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.512ns = ( 9.678 - 4.167 ) 
    Source Clock Delay      (SCD):    5.711ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.859     0.859 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.940    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.017 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           2.373     4.390    i_v7_bd/clk_wiz_0/inst/clk_out4_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.483 r  i_v7_bd/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97792, routed)       1.228     5.711    i_Make_lut_met_0/U0/ap_clk
    SLICE_X107Y201       FDRE                                         r  i_Make_lut_met_0/U0/ap_CS_fsm_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y201       FDRE (Prop_fdre_C_Q)         0.223     5.934 r  i_Make_lut_met_0/U0/ap_CS_fsm_reg[5]/Q
                         net (fo=710, routed)         4.047     9.980    i_Make_lut_met_0/U0/ap_CS_fsm_pp0_stage5
    SLICE_X118Y138       SRLC32E                                      r  i_Make_lut_met_0/U0/ap_pipeline_reg_pp0_iter18_tmp_191_reg_4074_reg[15]_srl18/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_v7_bd_clk_wiz_0_0 rise edge)
                                                      4.167     4.167 r  
    H28                                               0.000     4.167 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     4.167    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.757     4.923 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     5.909    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     5.982 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           2.175     8.157    i_v7_bd/clk_wiz_0/inst/clk_out4_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     8.240 r  i_v7_bd/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97792, routed)       1.438     9.678    i_Make_lut_met_0/U0/ap_clk
    SLICE_X118Y138       SRLC32E                                      r  i_Make_lut_met_0/U0/ap_pipeline_reg_pp0_iter18_tmp_191_reg_4074_reg[15]_srl18/CLK
                         clock pessimism              0.422    10.100    
                         clock uncertainty           -0.057    10.043    
    SLICE_X118Y138       SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.276     9.767    i_Make_lut_met_0/U0/ap_pipeline_reg_pp0_iter18_tmp_191_reg_4074_reg[15]_srl18
  -------------------------------------------------------------------
                         required time                          9.767    
                         arrival time                          -9.980    
  -------------------------------------------------------------------
                         slack                                 -0.213    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_65_reg_7603_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_71_reg_7640_reg[75]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out4_v7_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_v7_bd_clk_wiz_0_0 rise@0.000ns - clk_out4_v7_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.329ns (76.932%)  route 0.099ns (23.068%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.358ns
    Source Clock Delay      (SCD):    2.836ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.342     0.342 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.845    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.895 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           1.338     2.233    i_v7_bd/clk_wiz_0/inst/clk_out4_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.259 r  i_v7_bd/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97792, routed)       0.577     2.836    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/ap_clk
    SLICE_X153Y296       FDRE                                         r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_65_reg_7603_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y296       FDRE (Prop_fdre_C_Q)         0.100     2.936 r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_65_reg_7603_reg[61]/Q
                         net (fo=2, routed)           0.098     3.034    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/op_V_assign_2_0_10_addsub_2_fu_1727/a_V[59]
    SLICE_X154Y296       LUT2 (Prop_lut2_I0_O)        0.028     3.062 r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/op_V_assign_2_0_10_addsub_2_fu_1727/tmp_71_reg_7640[62]_i_3__1/O
                         net (fo=1, routed)           0.000     3.062    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/op_V_assign_2_0_10_addsub_2_fu_1727/tmp_71_reg_7640[62]_i_3__1_n_0
    SLICE_X154Y296       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.079     3.141 r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/op_V_assign_2_0_10_addsub_2_fu_1727/tmp_71_reg_7640_reg[62]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     3.141    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/op_V_assign_2_0_10_addsub_2_fu_1727/tmp_71_reg_7640_reg[62]_i_1__1_n_0
    SLICE_X154Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     3.168 r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/op_V_assign_2_0_10_addsub_2_fu_1727/tmp_71_reg_7640_reg[66]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     3.168    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/op_V_assign_2_0_10_addsub_2_fu_1727/tmp_71_reg_7640_reg[66]_i_1__1_n_0
    SLICE_X154Y298       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     3.195 r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/op_V_assign_2_0_10_addsub_2_fu_1727/tmp_71_reg_7640_reg[70]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     3.195    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/op_V_assign_2_0_10_addsub_2_fu_1727/tmp_71_reg_7640_reg[70]_i_1__1_n_0
    SLICE_X154Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     3.222 r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/op_V_assign_2_0_10_addsub_2_fu_1727/tmp_71_reg_7640_reg[74]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     3.222    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/op_V_assign_2_0_10_addsub_2_fu_1727/tmp_71_reg_7640_reg[74]_i_1__1_n_0
    SLICE_X154Y300       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     3.263 r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/op_V_assign_2_0_10_addsub_2_fu_1727/tmp_71_reg_7640_reg[75]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     3.263    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/op_V_assign_2_0_10_addsub_2_fu_1727_ap_return[75]
    SLICE_X154Y300       FDRE                                         r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_71_reg_7640_reg[75]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.423     0.423 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.976    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.029 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           1.414     2.443    i_v7_bd/clk_wiz_0/inst/clk_out4_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.473 r  i_v7_bd/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97792, routed)       0.885     3.358    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/ap_clk
    SLICE_X154Y300       FDRE                                         r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_71_reg_7640_reg[75]/C
                         clock pessimism             -0.222     3.136    
    SLICE_X154Y300       FDRE (Hold_fdre_C_D)         0.092     3.228    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_71_reg_7640_reg[75]
  -------------------------------------------------------------------
                         required time                         -3.228    
                         arrival time                           3.263    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_113_reg_7899_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_119_reg_7936_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out4_v7_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_v7_bd_clk_wiz_0_0 rise@0.000ns - clk_out4_v7_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.326ns (79.412%)  route 0.085ns (20.588%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.433ns
    Source Clock Delay      (SCD):    2.910ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.342     0.342 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.845    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.895 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           1.338     2.233    i_v7_bd/clk_wiz_0/inst/clk_out4_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.259 r  i_v7_bd/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97792, routed)       0.651     2.910    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/ap_clk
    SLICE_X176Y298       FDRE                                         r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_113_reg_7899_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y298       FDRE (Prop_fdre_C_Q)         0.118     3.028 r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_113_reg_7899_reg[49]/Q
                         net (fo=2, routed)           0.084     3.112    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/op_V_assign_2_0_18_addsub_2_fu_1791/a_V[49]
    SLICE_X177Y298       LUT2 (Prop_lut2_I0_O)        0.028     3.140 r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/op_V_assign_2_0_18_addsub_2_fu_1791/tmp_119_reg_7936[52]_i_5__1/O
                         net (fo=1, routed)           0.000     3.140    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/op_V_assign_2_0_18_addsub_2_fu_1791/tmp_119_reg_7936[52]_i_5__1_n_0
    SLICE_X177Y298       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.114     3.254 r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/op_V_assign_2_0_18_addsub_2_fu_1791/tmp_119_reg_7936_reg[52]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     3.254    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/op_V_assign_2_0_18_addsub_2_fu_1791/tmp_119_reg_7936_reg[52]_i_1__1_n_0
    SLICE_X177Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     3.279 r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/op_V_assign_2_0_18_addsub_2_fu_1791/tmp_119_reg_7936_reg[56]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     3.279    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/op_V_assign_2_0_18_addsub_2_fu_1791/tmp_119_reg_7936_reg[56]_i_1__1_n_0
    SLICE_X177Y300       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     3.320 r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/op_V_assign_2_0_18_addsub_2_fu_1791/tmp_119_reg_7936_reg[60]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     3.320    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/op_V_assign_2_0_18_addsub_2_fu_1791_ap_return[57]
    SLICE_X177Y300       FDRE                                         r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_119_reg_7936_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.423     0.423 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.976    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.029 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           1.414     2.443    i_v7_bd/clk_wiz_0/inst/clk_out4_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.473 r  i_v7_bd/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97792, routed)       0.960     3.433    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/ap_clk
    SLICE_X177Y300       FDRE                                         r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_119_reg_7936_reg[57]/C
                         clock pessimism             -0.222     3.211    
    SLICE_X177Y300       FDRE (Hold_fdre_C_D)         0.071     3.282    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_119_reg_7936_reg[57]
  -------------------------------------------------------------------
                         required time                         -3.282    
                         arrival time                           3.320    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_53_reg_7529_reg[65]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_59_reg_7566_reg[73]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out4_v7_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_v7_bd_clk_wiz_0_0 rise@0.000ns - clk_out4_v7_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.326ns (79.412%)  route 0.085ns (20.588%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.357ns
    Source Clock Delay      (SCD):    2.835ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.342     0.342 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.845    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.895 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           1.338     2.233    i_v7_bd/clk_wiz_0/inst/clk_out4_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.259 r  i_v7_bd/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97792, routed)       0.576     2.835    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/ap_clk
    SLICE_X148Y298       FDRE                                         r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_53_reg_7529_reg[65]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y298       FDRE (Prop_fdre_C_Q)         0.118     2.953 r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_53_reg_7529_reg[65]/Q
                         net (fo=2, routed)           0.084     3.037    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/op_V_assign_2_0_9_addsub_2_fu_1711/a_V[65]
    SLICE_X149Y298       LUT2 (Prop_lut2_I0_O)        0.028     3.065 r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/op_V_assign_2_0_9_addsub_2_fu_1711/tmp_59_reg_7566[68]_i_5__1/O
                         net (fo=1, routed)           0.000     3.065    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/op_V_assign_2_0_9_addsub_2_fu_1711/tmp_59_reg_7566[68]_i_5__1_n_0
    SLICE_X149Y298       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.114     3.179 r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/op_V_assign_2_0_9_addsub_2_fu_1711/tmp_59_reg_7566_reg[68]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     3.179    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/op_V_assign_2_0_9_addsub_2_fu_1711/tmp_59_reg_7566_reg[68]_i_1__1_n_0
    SLICE_X149Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     3.204 r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/op_V_assign_2_0_9_addsub_2_fu_1711/tmp_59_reg_7566_reg[72]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     3.204    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/op_V_assign_2_0_9_addsub_2_fu_1711/tmp_59_reg_7566_reg[72]_i_1__1_n_0
    SLICE_X149Y300       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     3.245 r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/op_V_assign_2_0_9_addsub_2_fu_1711/tmp_59_reg_7566_reg[75]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     3.245    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/op_V_assign_2_0_9_addsub_2_fu_1711_ap_return[73]
    SLICE_X149Y300       FDRE                                         r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_59_reg_7566_reg[73]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.423     0.423 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.976    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.029 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           1.414     2.443    i_v7_bd/clk_wiz_0/inst/clk_out4_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.473 r  i_v7_bd/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97792, routed)       0.884     3.357    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/ap_clk
    SLICE_X149Y300       FDRE                                         r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_59_reg_7566_reg[73]/C
                         clock pessimism             -0.222     3.135    
    SLICE_X149Y300       FDRE (Hold_fdre_C_D)         0.071     3.206    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_59_reg_7566_reg[73]
  -------------------------------------------------------------------
                         required time                         -3.206    
                         arrival time                           3.245    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_95_reg_7788_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_101_reg_7825_reg[65]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out4_v7_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_v7_bd_clk_wiz_0_0 rise@0.000ns - clk_out4_v7_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.322ns (77.197%)  route 0.095ns (22.803%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.406ns
    Source Clock Delay      (SCD):    2.882ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.342     0.342 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.845    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.895 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           1.338     2.233    i_v7_bd/clk_wiz_0/inst/clk_out4_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.259 r  i_v7_bd/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97792, routed)       0.623     2.882    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/ap_clk
    SLICE_X172Y296       FDRE                                         r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_95_reg_7788_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X172Y296       FDRE (Prop_fdre_C_Q)         0.118     3.000 r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_95_reg_7788_reg[55]/Q
                         net (fo=2, routed)           0.094     3.094    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/op_V_assign_2_0_15_addsub_2_fu_1767/a_V[55]
    SLICE_X173Y297       LUT2 (Prop_lut2_I0_O)        0.028     3.122 r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/op_V_assign_2_0_15_addsub_2_fu_1767/tmp_101_reg_7825[56]_i_3__1/O
                         net (fo=1, routed)           0.000     3.122    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/op_V_assign_2_0_15_addsub_2_fu_1767/tmp_101_reg_7825[56]_i_3__1_n_0
    SLICE_X173Y297       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.085     3.207 r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/op_V_assign_2_0_15_addsub_2_fu_1767/tmp_101_reg_7825_reg[56]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     3.207    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/op_V_assign_2_0_15_addsub_2_fu_1767/tmp_101_reg_7825_reg[56]_i_1__1_n_0
    SLICE_X173Y298       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     3.232 r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/op_V_assign_2_0_15_addsub_2_fu_1767/tmp_101_reg_7825_reg[60]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     3.232    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/op_V_assign_2_0_15_addsub_2_fu_1767/tmp_101_reg_7825_reg[60]_i_1__1_n_0
    SLICE_X173Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     3.257 r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/op_V_assign_2_0_15_addsub_2_fu_1767/tmp_101_reg_7825_reg[64]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     3.258    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/op_V_assign_2_0_15_addsub_2_fu_1767/tmp_101_reg_7825_reg[64]_i_1__1_n_0
    SLICE_X173Y300       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     3.299 r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/op_V_assign_2_0_15_addsub_2_fu_1767/tmp_101_reg_7825_reg[68]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     3.299    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/op_V_assign_2_0_15_addsub_2_fu_1767_ap_return[65]
    SLICE_X173Y300       FDRE                                         r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_101_reg_7825_reg[65]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.423     0.423 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.976    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.029 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           1.414     2.443    i_v7_bd/clk_wiz_0/inst/clk_out4_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.473 r  i_v7_bd/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97792, routed)       0.933     3.406    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/ap_clk
    SLICE_X173Y300       FDRE                                         r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_101_reg_7825_reg[65]/C
                         clock pessimism             -0.222     3.184    
    SLICE_X173Y300       FDRE (Hold_fdre_C_D)         0.071     3.255    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_101_reg_7825_reg[65]
  -------------------------------------------------------------------
                         required time                         -3.255    
                         arrival time                           3.299    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_113_reg_7899_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_119_reg_7936_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out4_v7_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_v7_bd_clk_wiz_0_0 rise@0.000ns - clk_out4_v7_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.337ns (79.949%)  route 0.085ns (20.051%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.433ns
    Source Clock Delay      (SCD):    2.910ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.342     0.342 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.845    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.895 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           1.338     2.233    i_v7_bd/clk_wiz_0/inst/clk_out4_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.259 r  i_v7_bd/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97792, routed)       0.651     2.910    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/ap_clk
    SLICE_X176Y298       FDRE                                         r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_113_reg_7899_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y298       FDRE (Prop_fdre_C_Q)         0.118     3.028 r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_113_reg_7899_reg[49]/Q
                         net (fo=2, routed)           0.084     3.112    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/op_V_assign_2_0_18_addsub_2_fu_1791/a_V[49]
    SLICE_X177Y298       LUT2 (Prop_lut2_I0_O)        0.028     3.140 r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/op_V_assign_2_0_18_addsub_2_fu_1791/tmp_119_reg_7936[52]_i_5__1/O
                         net (fo=1, routed)           0.000     3.140    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/op_V_assign_2_0_18_addsub_2_fu_1791/tmp_119_reg_7936[52]_i_5__1_n_0
    SLICE_X177Y298       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.114     3.254 r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/op_V_assign_2_0_18_addsub_2_fu_1791/tmp_119_reg_7936_reg[52]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     3.254    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/op_V_assign_2_0_18_addsub_2_fu_1791/tmp_119_reg_7936_reg[52]_i_1__1_n_0
    SLICE_X177Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     3.279 r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/op_V_assign_2_0_18_addsub_2_fu_1791/tmp_119_reg_7936_reg[56]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     3.279    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/op_V_assign_2_0_18_addsub_2_fu_1791/tmp_119_reg_7936_reg[56]_i_1__1_n_0
    SLICE_X177Y300       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.052     3.331 r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/op_V_assign_2_0_18_addsub_2_fu_1791/tmp_119_reg_7936_reg[60]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     3.331    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/op_V_assign_2_0_18_addsub_2_fu_1791_ap_return[59]
    SLICE_X177Y300       FDRE                                         r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_119_reg_7936_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.423     0.423 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.976    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.029 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           1.414     2.443    i_v7_bd/clk_wiz_0/inst/clk_out4_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.473 r  i_v7_bd/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97792, routed)       0.960     3.433    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/ap_clk
    SLICE_X177Y300       FDRE                                         r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_119_reg_7936_reg[59]/C
                         clock pessimism             -0.222     3.211    
    SLICE_X177Y300       FDRE (Hold_fdre_C_D)         0.071     3.282    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_119_reg_7936_reg[59]
  -------------------------------------------------------------------
                         required time                         -3.282    
                         arrival time                           3.331    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 i_ila_hls/U0/PROBE_PIPE.shift_probes_reg[0][271]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            i_ila_hls/U0/ila_core_inst/shifted_data_in_reg[7][271]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out4_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out4_v7_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_v7_bd_clk_wiz_0_0 rise@0.000ns - clk_out4_v7_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.091ns (45.405%)  route 0.109ns (54.595%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.475ns
    Source Clock Delay      (SCD):    2.999ns
    Clock Pessimism Removal (CPR):    0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.342     0.342 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.845    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.895 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           1.338     2.233    i_v7_bd/clk_wiz_0/inst/clk_out4_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.259 r  i_v7_bd/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97792, routed)       0.740     2.999    i_ila_hls/U0/clk1x
    SLICE_X143Y84        FDRE                                         r  i_ila_hls/U0/PROBE_PIPE.shift_probes_reg[0][271]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y84        FDRE (Prop_fdre_C_Q)         0.091     3.090 r  i_ila_hls/U0/PROBE_PIPE.shift_probes_reg[0][271]/Q
                         net (fo=2, routed)           0.109     3.199    i_ila_hls/U0/ila_core_inst/PROBE_PIPE.shift_probes_reg[0][389][271]
    SLICE_X144Y84        SRL16E                                       r  i_ila_hls/U0/ila_core_inst/shifted_data_in_reg[7][271]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.423     0.423 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.976    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.029 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           1.414     2.443    i_v7_bd/clk_wiz_0/inst/clk_out4_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.473 r  i_v7_bd/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97792, routed)       1.002     3.475    i_ila_hls/U0/ila_core_inst/clk
    SLICE_X144Y84        SRL16E                                       r  i_ila_hls/U0/ila_core_inst/shifted_data_in_reg[7][271]_srl8/CLK
                         clock pessimism             -0.442     3.033    
    SLICE_X144Y84        SRL16E (Hold_srl16e_CLK_D)
                                                      0.116     3.149    i_ila_hls/U0/ila_core_inst/shifted_data_in_reg[7][271]_srl8
  -------------------------------------------------------------------
                         required time                         -3.149    
                         arrival time                           3.199    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_399_reg_9601_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_405_reg_9638_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out4_v7_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_v7_bd_clk_wiz_0_0 rise@0.000ns - clk_out4_v7_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.296ns (70.389%)  route 0.125ns (29.611%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.436ns
    Source Clock Delay      (SCD):    2.895ns
    Clock Pessimism Removal (CPR):    0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.342     0.342 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.845    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.895 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           1.338     2.233    i_v7_bd/clk_wiz_0/inst/clk_out4_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.259 r  i_v7_bd/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97792, routed)       0.636     2.895    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/ap_clk
    SLICE_X68Y348        FDRE                                         r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_399_reg_9601_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y348        FDRE (Prop_fdre_C_Q)         0.118     3.013 r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_399_reg_9601_reg[55]/Q
                         net (fo=2, routed)           0.124     3.137    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_399_reg_9601[55]
    SLICE_X69Y348        LUT2 (Prop_lut2_I0_O)        0.028     3.165 r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_405_reg_9638[55]_i_2__1/O
                         net (fo=1, routed)           0.000     3.165    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/op_V_assign_2_0_64_addsub_2_fu_2159/tmp_399_reg_9601_reg[55][3]
    SLICE_X69Y348        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.084     3.249 r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/op_V_assign_2_0_64_addsub_2_fu_2159/tmp_405_reg_9638_reg[55]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     3.249    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/op_V_assign_2_0_64_addsub_2_fu_2159/tmp_405_reg_9638_reg[55]_i_1__1_n_0
    SLICE_X69Y349        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     3.274 r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/op_V_assign_2_0_64_addsub_2_fu_2159/tmp_405_reg_9638_reg[59]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     3.274    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/op_V_assign_2_0_64_addsub_2_fu_2159/tmp_405_reg_9638_reg[59]_i_1__1_n_0
    SLICE_X69Y350        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     3.315 r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/op_V_assign_2_0_64_addsub_2_fu_2159/tmp_405_reg_9638_reg[63]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     3.315    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/op_V_assign_2_0_64_addsub_2_fu_2159_ap_return[60]
    SLICE_X69Y350        FDRE                                         r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_405_reg_9638_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.423     0.423 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.976    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.029 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           1.414     2.443    i_v7_bd/clk_wiz_0/inst/clk_out4_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.473 r  i_v7_bd/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97792, routed)       0.963     3.436    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/ap_clk
    SLICE_X69Y350        FDRE                                         r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_405_reg_9638_reg[60]/C
                         clock pessimism             -0.242     3.194    
    SLICE_X69Y350        FDRE (Hold_fdre_C_D)         0.071     3.265    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_405_reg_9638_reg[60]
  -------------------------------------------------------------------
                         required time                         -3.265    
                         arrival time                           3.315    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_53_reg_7529_reg[65]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_59_reg_7566_reg[75]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out4_v7_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_v7_bd_clk_wiz_0_0 rise@0.000ns - clk_out4_v7_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.337ns (79.949%)  route 0.085ns (20.051%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.357ns
    Source Clock Delay      (SCD):    2.835ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.342     0.342 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.845    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.895 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           1.338     2.233    i_v7_bd/clk_wiz_0/inst/clk_out4_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.259 r  i_v7_bd/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97792, routed)       0.576     2.835    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/ap_clk
    SLICE_X148Y298       FDRE                                         r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_53_reg_7529_reg[65]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y298       FDRE (Prop_fdre_C_Q)         0.118     2.953 r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_53_reg_7529_reg[65]/Q
                         net (fo=2, routed)           0.084     3.037    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/op_V_assign_2_0_9_addsub_2_fu_1711/a_V[65]
    SLICE_X149Y298       LUT2 (Prop_lut2_I0_O)        0.028     3.065 r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/op_V_assign_2_0_9_addsub_2_fu_1711/tmp_59_reg_7566[68]_i_5__1/O
                         net (fo=1, routed)           0.000     3.065    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/op_V_assign_2_0_9_addsub_2_fu_1711/tmp_59_reg_7566[68]_i_5__1_n_0
    SLICE_X149Y298       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.114     3.179 r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/op_V_assign_2_0_9_addsub_2_fu_1711/tmp_59_reg_7566_reg[68]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     3.179    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/op_V_assign_2_0_9_addsub_2_fu_1711/tmp_59_reg_7566_reg[68]_i_1__1_n_0
    SLICE_X149Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     3.204 r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/op_V_assign_2_0_9_addsub_2_fu_1711/tmp_59_reg_7566_reg[72]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     3.204    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/op_V_assign_2_0_9_addsub_2_fu_1711/tmp_59_reg_7566_reg[72]_i_1__1_n_0
    SLICE_X149Y300       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.052     3.256 r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/op_V_assign_2_0_9_addsub_2_fu_1711/tmp_59_reg_7566_reg[75]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     3.256    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/op_V_assign_2_0_9_addsub_2_fu_1711_ap_return[75]
    SLICE_X149Y300       FDRE                                         r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_59_reg_7566_reg[75]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.423     0.423 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.976    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.029 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           1.414     2.443    i_v7_bd/clk_wiz_0/inst/clk_out4_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.473 r  i_v7_bd/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97792, routed)       0.884     3.357    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/ap_clk
    SLICE_X149Y300       FDRE                                         r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_59_reg_7566_reg[75]/C
                         clock pessimism             -0.222     3.135    
    SLICE_X149Y300       FDRE (Hold_fdre_C_D)         0.071     3.206    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_59_reg_7566_reg[75]
  -------------------------------------------------------------------
                         required time                         -3.206    
                         arrival time                           3.256    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_65_reg_7603_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_72_reg_7645_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out4_v7_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_v7_bd_clk_wiz_0_0 rise@0.000ns - clk_out4_v7_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.348ns (77.914%)  route 0.099ns (22.086%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.358ns
    Source Clock Delay      (SCD):    2.836ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.342     0.342 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.845    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.895 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           1.338     2.233    i_v7_bd/clk_wiz_0/inst/clk_out4_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.259 r  i_v7_bd/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97792, routed)       0.577     2.836    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/ap_clk
    SLICE_X153Y296       FDRE                                         r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_65_reg_7603_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y296       FDRE (Prop_fdre_C_Q)         0.100     2.936 r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_65_reg_7603_reg[61]/Q
                         net (fo=2, routed)           0.098     3.034    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/op_V_assign_2_0_10_addsub_2_fu_1727/a_V[59]
    SLICE_X154Y296       LUT2 (Prop_lut2_I0_O)        0.028     3.062 r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/op_V_assign_2_0_10_addsub_2_fu_1727/tmp_71_reg_7640[62]_i_3__1/O
                         net (fo=1, routed)           0.000     3.062    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/op_V_assign_2_0_10_addsub_2_fu_1727/tmp_71_reg_7640[62]_i_3__1_n_0
    SLICE_X154Y296       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.079     3.141 r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/op_V_assign_2_0_10_addsub_2_fu_1727/tmp_71_reg_7640_reg[62]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     3.141    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/op_V_assign_2_0_10_addsub_2_fu_1727/tmp_71_reg_7640_reg[62]_i_1__1_n_0
    SLICE_X154Y297       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     3.168 r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/op_V_assign_2_0_10_addsub_2_fu_1727/tmp_71_reg_7640_reg[66]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     3.168    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/op_V_assign_2_0_10_addsub_2_fu_1727/tmp_71_reg_7640_reg[66]_i_1__1_n_0
    SLICE_X154Y298       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     3.195 r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/op_V_assign_2_0_10_addsub_2_fu_1727/tmp_71_reg_7640_reg[70]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     3.195    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/op_V_assign_2_0_10_addsub_2_fu_1727/tmp_71_reg_7640_reg[70]_i_1__1_n_0
    SLICE_X154Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     3.222 r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/op_V_assign_2_0_10_addsub_2_fu_1727/tmp_71_reg_7640_reg[74]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     3.222    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/op_V_assign_2_0_10_addsub_2_fu_1727/tmp_71_reg_7640_reg[74]_i_1__1_n_0
    SLICE_X154Y300       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.060     3.282 r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/op_V_assign_2_0_10_addsub_2_fu_1727/tmp_71_reg_7640_reg[75]_i_1__1/O[1]
                         net (fo=1, routed)           0.000     3.282    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/op_V_assign_2_0_10_addsub_2_fu_1727_ap_return[77]
    SLICE_X154Y300       FDRE                                         r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_72_reg_7645_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.423     0.423 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.976    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.029 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           1.414     2.443    i_v7_bd/clk_wiz_0/inst/clk_out4_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.473 r  i_v7_bd/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97792, routed)       0.885     3.358    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/ap_clk
    SLICE_X154Y300       FDRE                                         r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_72_reg_7645_reg[0]/C
                         clock pessimism             -0.222     3.136    
    SLICE_X154Y300       FDRE (Hold_fdre_C_D)         0.092     3.228    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_72_reg_7645_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.228    
                         arrival time                           3.282    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_95_reg_7788_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_101_reg_7825_reg[67]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out4_v7_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_v7_bd_clk_wiz_0_0 rise@0.000ns - clk_out4_v7_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.333ns (77.783%)  route 0.095ns (22.217%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.406ns
    Source Clock Delay      (SCD):    2.882ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.342     0.342 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.845    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.895 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           1.338     2.233    i_v7_bd/clk_wiz_0/inst/clk_out4_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.259 r  i_v7_bd/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97792, routed)       0.623     2.882    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/ap_clk
    SLICE_X172Y296       FDRE                                         r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_95_reg_7788_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X172Y296       FDRE (Prop_fdre_C_Q)         0.118     3.000 r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_95_reg_7788_reg[55]/Q
                         net (fo=2, routed)           0.094     3.094    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/op_V_assign_2_0_15_addsub_2_fu_1767/a_V[55]
    SLICE_X173Y297       LUT2 (Prop_lut2_I0_O)        0.028     3.122 r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/op_V_assign_2_0_15_addsub_2_fu_1767/tmp_101_reg_7825[56]_i_3__1/O
                         net (fo=1, routed)           0.000     3.122    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/op_V_assign_2_0_15_addsub_2_fu_1767/tmp_101_reg_7825[56]_i_3__1_n_0
    SLICE_X173Y297       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.085     3.207 r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/op_V_assign_2_0_15_addsub_2_fu_1767/tmp_101_reg_7825_reg[56]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     3.207    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/op_V_assign_2_0_15_addsub_2_fu_1767/tmp_101_reg_7825_reg[56]_i_1__1_n_0
    SLICE_X173Y298       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     3.232 r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/op_V_assign_2_0_15_addsub_2_fu_1767/tmp_101_reg_7825_reg[60]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     3.232    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/op_V_assign_2_0_15_addsub_2_fu_1767/tmp_101_reg_7825_reg[60]_i_1__1_n_0
    SLICE_X173Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     3.257 r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/op_V_assign_2_0_15_addsub_2_fu_1767/tmp_101_reg_7825_reg[64]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     3.258    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/op_V_assign_2_0_15_addsub_2_fu_1767/tmp_101_reg_7825_reg[64]_i_1__1_n_0
    SLICE_X173Y300       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.052     3.310 r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/op_V_assign_2_0_15_addsub_2_fu_1767/tmp_101_reg_7825_reg[68]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     3.310    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/op_V_assign_2_0_15_addsub_2_fu_1767_ap_return[67]
    SLICE_X173Y300       FDRE                                         r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_101_reg_7825_reg[67]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.423     0.423 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.976    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.029 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           1.414     2.443    i_v7_bd/clk_wiz_0/inst/clk_out4_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.473 r  i_v7_bd/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97792, routed)       0.933     3.406    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/ap_clk
    SLICE_X173Y300       FDRE                                         r  i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_101_reg_7825_reg[67]/C
                         clock pessimism             -0.222     3.184    
    SLICE_X173Y300       FDRE (Hold_fdre_C_D)         0.071     3.255    i_Make_lut_met_0/U0/grp_sin_cos_range_redux_s_fu_2226/tmp_101_reg_7825_reg[67]
  -------------------------------------------------------------------
                         required time                         -3.255    
                         arrival time                           3.310    
  -------------------------------------------------------------------
                         slack                                  0.055    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out4_v7_bd_clk_wiz_0_0
Waveform(ns):       { 0.000 2.083 }
Period(ns):         4.167
Sources:            { i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.052         4.167       1.115      DSP48_X5Y94      i_Make_lut_met_0/U0/Make_LUT_MET_dmulyd2_U93/Make_LUT_MET_ap_dmul_8_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.052         4.167       1.115      DSP48_X7Y85      i_Make_lut_met_0/U0/Make_LUT_MET_dmulyd2_U89/Make_LUT_MET_ap_dmul_8_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.052         4.167       1.115      DSP48_X4Y94      i_Make_lut_met_0/U0/Make_LUT_MET_dmulyd2_U92/Make_LUT_MET_ap_dmul_8_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.052         4.167       1.115      DSP48_X8Y65      i_Make_lut_met_0/U0/Make_LUT_MET_fmulvdy_U79/Make_LUT_MET_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.052         4.167       1.115      DSP48_X1Y85      i_Make_lut_met_0/U0/Make_LUT_MET_dmulyd2_U91/Make_LUT_MET_ap_dmul_8_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.052         4.167       1.115      DSP48_X3Y86      i_Make_lut_met_0/U0/Make_LUT_MET_dmulyd2_U88/Make_LUT_MET_ap_dmul_8_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.052         4.167       1.115      DSP48_X2Y85      i_Make_lut_met_0/U0/Make_LUT_MET_dmulyd2_U90/Make_LUT_MET_ap_dmul_8_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.052         4.167       1.115      DSP48_X10Y67     i_Make_lut_met_0/U0/Make_LUT_MET_fmulvdy_U80/Make_LUT_MET_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.052         4.167       1.115      DSP48_X9Y71      i_Make_lut_met_0/U0/Make_LUT_MET_fmulvdy_U81/Make_LUT_MET_ap_fmul_3_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.772         4.167       1.395      DSP48_X4Y90      i_Make_lut_met_0/U0/Make_LUT_MET_dmulyd2_U92/Make_LUT_MET_ap_dmul_8_max_dsp_64_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/CLK
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       4.167       209.193    MMCME2_ADV_X0Y9  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         2.083       1.315      SLICE_X74Y86     dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         2.083       1.315      SLICE_X74Y86     dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         2.083       1.315      SLICE_X74Y86     dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         2.083       1.315      SLICE_X74Y86     dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         2.083       1.315      SLICE_X74Y86     dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         2.083       1.315      SLICE_X74Y86     dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.768         2.083       1.315      SLICE_X74Y86     dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.768         2.083       1.315      SLICE_X74Y86     dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         2.083       1.315      SLICE_X74Y85     dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         2.083       1.315      SLICE_X74Y85     dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         2.083       1.315      SLICE_X92Y84     dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         2.083       1.315      SLICE_X92Y84     dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         2.083       1.315      SLICE_X92Y84     dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         2.083       1.315      SLICE_X92Y84     dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         2.083       1.315      SLICE_X92Y84     dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         2.083       1.315      SLICE_X92Y84     dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.768         2.083       1.315      SLICE_X92Y84     dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.768         2.083       1.315      SLICE_X92Y84     dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         2.083       1.315      SLICE_X74Y86     dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         2.083       1.315      SLICE_X74Y86     dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_v7_bd_clk_wiz_0_0
  To Clock:  clkfbout_v7_bd_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_v7_bd_clk_wiz_0_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      MMCME2_ADV_X0Y9  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      MMCME2_ADV_X0Y9  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X0Y9  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y9  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       26.482ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.732ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.482ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.130ns  (logic 0.395ns (6.444%)  route 5.735ns (93.556%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.719ns = ( 35.719 - 33.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.376     1.376    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.469 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         1.521     2.990    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X49Y197        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y197        FDRE (Prop_fdre_C_Q)         0.223     3.213 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=34, routed)          1.395     4.608    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X56Y193        LUT6 (Prop_lut6_I2_O)        0.043     4.651 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.883     5.535    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X78Y193        LUT5 (Prop_lut5_I3_O)        0.043     5.578 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           2.549     8.126    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X89Y108        LUT4 (Prop_lut4_I1_O)        0.043     8.169 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.598     8.768    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X89Y109        LUT6 (Prop_lut6_I5_O)        0.043     8.811 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.309     9.119    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X90Y110        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.179    34.179    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    34.262 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         1.457    35.719    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X90Y110        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.222    35.941    
                         clock uncertainty           -0.035    35.906    
    SLICE_X90Y110        FDRE (Setup_fdre_C_R)       -0.304    35.602    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         35.602    
                         arrival time                          -9.119    
  -------------------------------------------------------------------
                         slack                                 26.482    

Slack (MET) :             26.482ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.130ns  (logic 0.395ns (6.444%)  route 5.735ns (93.556%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.719ns = ( 35.719 - 33.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.376     1.376    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.469 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         1.521     2.990    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X49Y197        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y197        FDRE (Prop_fdre_C_Q)         0.223     3.213 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=34, routed)          1.395     4.608    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X56Y193        LUT6 (Prop_lut6_I2_O)        0.043     4.651 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.883     5.535    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X78Y193        LUT5 (Prop_lut5_I3_O)        0.043     5.578 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           2.549     8.126    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X89Y108        LUT4 (Prop_lut4_I1_O)        0.043     8.169 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.598     8.768    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X89Y109        LUT6 (Prop_lut6_I5_O)        0.043     8.811 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.309     9.119    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X90Y110        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.179    34.179    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    34.262 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         1.457    35.719    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X90Y110        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C
                         clock pessimism              0.222    35.941    
                         clock uncertainty           -0.035    35.906    
    SLICE_X90Y110        FDRE (Setup_fdre_C_R)       -0.304    35.602    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         35.602    
                         arrival time                          -9.119    
  -------------------------------------------------------------------
                         slack                                 26.482    

Slack (MET) :             26.482ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.130ns  (logic 0.395ns (6.444%)  route 5.735ns (93.556%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.719ns = ( 35.719 - 33.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.376     1.376    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.469 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         1.521     2.990    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X49Y197        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y197        FDRE (Prop_fdre_C_Q)         0.223     3.213 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=34, routed)          1.395     4.608    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X56Y193        LUT6 (Prop_lut6_I2_O)        0.043     4.651 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.883     5.535    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X78Y193        LUT5 (Prop_lut5_I3_O)        0.043     5.578 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           2.549     8.126    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X89Y108        LUT4 (Prop_lut4_I1_O)        0.043     8.169 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.598     8.768    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X89Y109        LUT6 (Prop_lut6_I5_O)        0.043     8.811 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.309     9.119    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X90Y110        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.179    34.179    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    34.262 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         1.457    35.719    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X90Y110        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C
                         clock pessimism              0.222    35.941    
                         clock uncertainty           -0.035    35.906    
    SLICE_X90Y110        FDRE (Setup_fdre_C_R)       -0.304    35.602    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         35.602    
                         arrival time                          -9.119    
  -------------------------------------------------------------------
                         slack                                 26.482    

Slack (MET) :             26.482ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.130ns  (logic 0.395ns (6.444%)  route 5.735ns (93.556%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.719ns = ( 35.719 - 33.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.376     1.376    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.469 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         1.521     2.990    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X49Y197        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y197        FDRE (Prop_fdre_C_Q)         0.223     3.213 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=34, routed)          1.395     4.608    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X56Y193        LUT6 (Prop_lut6_I2_O)        0.043     4.651 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.883     5.535    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X78Y193        LUT5 (Prop_lut5_I3_O)        0.043     5.578 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           2.549     8.126    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X89Y108        LUT4 (Prop_lut4_I1_O)        0.043     8.169 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.598     8.768    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X89Y109        LUT6 (Prop_lut6_I5_O)        0.043     8.811 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.309     9.119    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X90Y110        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.179    34.179    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    34.262 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         1.457    35.719    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X90Y110        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C
                         clock pessimism              0.222    35.941    
                         clock uncertainty           -0.035    35.906    
    SLICE_X90Y110        FDRE (Setup_fdre_C_R)       -0.304    35.602    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         35.602    
                         arrival time                          -9.119    
  -------------------------------------------------------------------
                         slack                                 26.482    

Slack (MET) :             26.482ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.130ns  (logic 0.395ns (6.444%)  route 5.735ns (93.556%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.719ns = ( 35.719 - 33.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.376     1.376    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.469 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         1.521     2.990    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X49Y197        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y197        FDRE (Prop_fdre_C_Q)         0.223     3.213 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=34, routed)          1.395     4.608    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X56Y193        LUT6 (Prop_lut6_I2_O)        0.043     4.651 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.883     5.535    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X78Y193        LUT5 (Prop_lut5_I3_O)        0.043     5.578 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           2.549     8.126    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X89Y108        LUT4 (Prop_lut4_I1_O)        0.043     8.169 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.598     8.768    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X89Y109        LUT6 (Prop_lut6_I5_O)        0.043     8.811 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.309     9.119    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X90Y110        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.179    34.179    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    34.262 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         1.457    35.719    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X90Y110        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C
                         clock pessimism              0.222    35.941    
                         clock uncertainty           -0.035    35.906    
    SLICE_X90Y110        FDRE (Setup_fdre_C_R)       -0.304    35.602    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]
  -------------------------------------------------------------------
                         required time                         35.602    
                         arrival time                          -9.119    
  -------------------------------------------------------------------
                         slack                                 26.482    

Slack (MET) :             26.482ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.130ns  (logic 0.395ns (6.444%)  route 5.735ns (93.556%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.719ns = ( 35.719 - 33.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.376     1.376    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.469 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         1.521     2.990    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X49Y197        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y197        FDRE (Prop_fdre_C_Q)         0.223     3.213 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=34, routed)          1.395     4.608    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X56Y193        LUT6 (Prop_lut6_I2_O)        0.043     4.651 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.883     5.535    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X78Y193        LUT5 (Prop_lut5_I3_O)        0.043     5.578 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           2.549     8.126    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X89Y108        LUT4 (Prop_lut4_I1_O)        0.043     8.169 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.598     8.768    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X89Y109        LUT6 (Prop_lut6_I5_O)        0.043     8.811 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.309     9.119    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X90Y110        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.179    34.179    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    34.262 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         1.457    35.719    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X90Y110        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/C
                         clock pessimism              0.222    35.941    
                         clock uncertainty           -0.035    35.906    
    SLICE_X90Y110        FDRE (Setup_fdre_C_R)       -0.304    35.602    dbg_hub/inst/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]
  -------------------------------------------------------------------
                         required time                         35.602    
                         arrival time                          -9.119    
  -------------------------------------------------------------------
                         slack                                 26.482    

Slack (MET) :             26.911ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.613ns  (logic 0.358ns (6.379%)  route 5.255ns (93.621%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.724ns = ( 35.724 - 33.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.376     1.376    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.469 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         1.521     2.990    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X49Y197        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y197        FDRE (Prop_fdre_C_Q)         0.223     3.213 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=34, routed)          1.395     4.608    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X56Y193        LUT6 (Prop_lut6_I2_O)        0.043     4.651 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.883     5.535    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X78Y193        LUT5 (Prop_lut5_I3_O)        0.043     5.578 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           2.549     8.126    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X89Y108        LUT5 (Prop_lut5_I2_O)        0.049     8.175 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[3]_i_1/O
                         net (fo=4, routed)           0.427     8.602    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/iTARGET_reg[10]
    SLICE_X89Y106        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.179    34.179    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    34.262 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         1.462    35.724    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X89Y106        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]/C
                         clock pessimism              0.222    35.946    
                         clock uncertainty           -0.035    35.911    
    SLICE_X89Y106        FDRE (Setup_fdre_C_R)       -0.397    35.514    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]
  -------------------------------------------------------------------
                         required time                         35.514    
                         arrival time                          -8.602    
  -------------------------------------------------------------------
                         slack                                 26.911    

Slack (MET) :             26.911ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.613ns  (logic 0.358ns (6.379%)  route 5.255ns (93.621%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.724ns = ( 35.724 - 33.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.376     1.376    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.469 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         1.521     2.990    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X49Y197        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y197        FDRE (Prop_fdre_C_Q)         0.223     3.213 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=34, routed)          1.395     4.608    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X56Y193        LUT6 (Prop_lut6_I2_O)        0.043     4.651 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.883     5.535    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X78Y193        LUT5 (Prop_lut5_I3_O)        0.043     5.578 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           2.549     8.126    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X89Y108        LUT5 (Prop_lut5_I2_O)        0.049     8.175 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[3]_i_1/O
                         net (fo=4, routed)           0.427     8.602    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/iTARGET_reg[10]
    SLICE_X89Y106        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.179    34.179    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    34.262 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         1.462    35.724    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X89Y106        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[1]/C
                         clock pessimism              0.222    35.946    
                         clock uncertainty           -0.035    35.911    
    SLICE_X89Y106        FDRE (Setup_fdre_C_R)       -0.397    35.514    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[1]
  -------------------------------------------------------------------
                         required time                         35.514    
                         arrival time                          -8.602    
  -------------------------------------------------------------------
                         slack                                 26.911    

Slack (MET) :             26.911ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.613ns  (logic 0.358ns (6.379%)  route 5.255ns (93.621%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.724ns = ( 35.724 - 33.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.376     1.376    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.469 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         1.521     2.990    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X49Y197        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y197        FDRE (Prop_fdre_C_Q)         0.223     3.213 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=34, routed)          1.395     4.608    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X56Y193        LUT6 (Prop_lut6_I2_O)        0.043     4.651 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.883     5.535    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X78Y193        LUT5 (Prop_lut5_I3_O)        0.043     5.578 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           2.549     8.126    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X89Y108        LUT5 (Prop_lut5_I2_O)        0.049     8.175 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[3]_i_1/O
                         net (fo=4, routed)           0.427     8.602    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/iTARGET_reg[10]
    SLICE_X89Y106        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.179    34.179    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    34.262 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         1.462    35.724    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X89Y106        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[2]/C
                         clock pessimism              0.222    35.946    
                         clock uncertainty           -0.035    35.911    
    SLICE_X89Y106        FDRE (Setup_fdre_C_R)       -0.397    35.514    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[2]
  -------------------------------------------------------------------
                         required time                         35.514    
                         arrival time                          -8.602    
  -------------------------------------------------------------------
                         slack                                 26.911    

Slack (MET) :             26.911ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.613ns  (logic 0.358ns (6.379%)  route 5.255ns (93.621%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.724ns = ( 35.724 - 33.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.376     1.376    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.469 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         1.521     2.990    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X49Y197        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y197        FDRE (Prop_fdre_C_Q)         0.223     3.213 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=34, routed)          1.395     4.608    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X56Y193        LUT6 (Prop_lut6_I2_O)        0.043     4.651 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.883     5.535    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X78Y193        LUT5 (Prop_lut5_I3_O)        0.043     5.578 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           2.549     8.126    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]
    SLICE_X89Y108        LUT5 (Prop_lut5_I2_O)        0.049     8.175 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[3]_i_1/O
                         net (fo=4, routed)           0.427     8.602    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/iTARGET_reg[10]
    SLICE_X89Y106        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.179    34.179    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    34.262 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         1.462    35.724    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X89Y106        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[3]/C
                         clock pessimism              0.222    35.946    
                         clock uncertainty           -0.035    35.911    
    SLICE_X89Y106        FDRE (Setup_fdre_C_R)       -0.397    35.514    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[3]
  -------------------------------------------------------------------
                         required time                         35.514    
                         arrival time                          -8.602    
  -------------------------------------------------------------------
                         slack                                 26.911    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.100ns (48.055%)  route 0.108ns (51.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.838ns
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.351ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.723     0.723    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.749 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         0.709     1.458    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X95Y84         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y84         FDCE (Prop_fdce_C_Q)         0.100     1.558 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/Q
                         net (fo=2, routed)           0.108     1.666    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIA0
    SLICE_X96Y84         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.842     0.842    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.872 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         0.966     1.838    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X96Y84         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.351     1.487    
    SLICE_X96Y84         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     1.618    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.666    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.100ns (47.413%)  route 0.111ns (52.587%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.836ns
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.351ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.723     0.723    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.749 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         0.707     1.456    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X95Y82         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y82         FDCE (Prop_fdce_C_Q)         0.100     1.556 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/Q
                         net (fo=2, routed)           0.111     1.667    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIC0
    SLICE_X96Y82         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.842     0.842    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.872 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         0.964     1.836    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X96Y82         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
                         clock pessimism             -0.351     1.485    
    SLICE_X96Y82         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     1.614    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.667    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.100ns (47.639%)  route 0.110ns (52.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.836ns
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.351ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.723     0.723    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.749 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         0.707     1.456    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X95Y82         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y82         FDCE (Prop_fdce_C_Q)         0.100     1.556 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/Q
                         net (fo=2, routed)           0.110     1.666    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIB1
    SLICE_X96Y82         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.842     0.842    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.872 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         0.964     1.836    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X96Y82         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
                         clock pessimism             -0.351     1.485    
    SLICE_X96Y82         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115     1.600    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.666    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.091ns (45.546%)  route 0.109ns (54.454%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.838ns
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.351ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.723     0.723    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.749 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         0.709     1.458    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X95Y84         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y84         FDCE (Prop_fdce_C_Q)         0.091     1.549 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/Q
                         net (fo=2, routed)           0.109     1.658    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIB1
    SLICE_X96Y84         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.842     0.842    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.872 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         0.966     1.838    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X96Y84         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.351     1.487    
    SLICE_X96Y84         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.077     1.564    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.658    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.846ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.383ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.723     0.723    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.749 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         0.714     1.463    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/m_bscan_tck[0]
    SLICE_X85Y83         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y83         FDCE (Prop_fdce_C_Q)         0.100     1.563 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.055     1.618    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[3]
    SLICE_X85Y83         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.842     0.842    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.872 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         0.974     1.846    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/m_bscan_tck[0]
    SLICE_X85Y83         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.383     1.463    
    SLICE_X85Y83         FDCE (Hold_fdce_C_D)         0.047     1.510    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.510    
                         arrival time                           1.618    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.849ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.383ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.723     0.723    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.749 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         0.717     1.466    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X81Y85         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y85         FDPE (Prop_fdpe_C_Q)         0.100     1.566 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/Q
                         net (fo=1, routed)           0.055     1.621    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg1
    SLICE_X81Y85         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.842     0.842    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.872 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         0.977     1.849    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X81Y85         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism             -0.383     1.466    
    SLICE_X81Y85         FDPE (Hold_fdpe_C_D)         0.047     1.513    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.513    
                         arrival time                           1.621    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.829ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.723     0.723    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.749 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         0.698     1.447    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/m_bscan_tck[0]
    SLICE_X99Y82         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y82         FDCE (Prop_fdce_C_Q)         0.100     1.547 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.055     1.602    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[2]
    SLICE_X99Y82         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.842     0.842    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.872 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         0.957     1.829    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/m_bscan_tck[0]
    SLICE_X99Y82         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.382     1.447    
    SLICE_X99Y82         FDCE (Hold_fdce_C_D)         0.047     1.494    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.494    
                         arrival time                           1.602    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.840ns
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.723     0.723    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.749 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         0.709     1.458    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X93Y84         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y84         FDRE (Prop_fdre_C_Q)         0.100     1.558 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/Q
                         net (fo=1, routed)           0.055     1.613    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1
    SLICE_X93Y84         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.842     0.842    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.872 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         0.968     1.840    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X93Y84         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/C
                         clock pessimism             -0.382     1.458    
    SLICE_X93Y84         FDRE (Hold_fdre_C_D)         0.047     1.505    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg
  -------------------------------------------------------------------
                         required time                         -1.505    
                         arrival time                           1.613    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.100ns (63.290%)  route 0.058ns (36.710%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.844ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.384ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.723     0.723    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.749 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         0.711     1.460    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X94Y89         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y89         FDRE (Prop_fdre_C_Q)         0.100     1.560 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[9]/Q
                         net (fo=2, routed)           0.058     1.618    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[9]
    SLICE_X94Y89         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.842     0.842    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.872 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         0.972     1.844    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X94Y89         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[8]/C
                         clock pessimism             -0.384     1.460    
    SLICE_X94Y89         FDRE (Hold_fdre_C_D)         0.049     1.509    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.509    
                         arrival time                           1.618    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.091ns (38.611%)  route 0.145ns (61.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.836ns
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.351ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.723     0.723    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.749 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         0.707     1.456    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X95Y82         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y82         FDCE (Prop_fdce_C_Q)         0.091     1.547 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/Q
                         net (fo=2, routed)           0.145     1.692    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIB0
    SLICE_X96Y82         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.842     0.842    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.872 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         0.964     1.836    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X96Y82         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
                         clock pessimism             -0.351     1.485    
    SLICE_X96Y82         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.096     1.581    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.692    
  -------------------------------------------------------------------
                         slack                                  0.111    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.409         33.000      31.591     BUFGCTRL_X0Y0  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X94Y84   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X94Y84   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[2]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X90Y90   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[3]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X88Y87   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X89Y87   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X90Y87   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X91Y86   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X90Y87   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_en_reg/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X92Y87   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[3]/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X96Y84   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X96Y84   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X96Y84   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X96Y84   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X96Y84   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X96Y84   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.768         16.500      15.732     SLICE_X96Y84   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.768         16.500      15.732     SLICE_X96Y84   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X96Y82   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X96Y82   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X96Y84   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X96Y84   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X96Y84   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X96Y84   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X96Y84   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X96Y84   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.768         16.500      15.732     SLICE_X96Y84   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.768         16.500      15.732     SLICE_X96Y84   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X96Y83   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X96Y83   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_v7_bd_clk_wiz_0_0
  To Clock:  clk_out

Setup :            0  Failing Endpoints,  Worst Slack        2.592ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.592ns  (required time - arrival time)
  Source:                 i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out  {rise@0.833ns fall@2.500ns period=3.333ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        0.762ns  (logic 0.259ns (33.988%)  route 0.503ns (66.012%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y300                                     0.000     0.000 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X60Y300        FDCE (Prop_fdce_C_Q)         0.259     0.259 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.503     0.762    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X56Y297        FDCE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.333     3.333    
    SLICE_X56Y297        FDCE (Setup_fdce_C_D)        0.021     3.354    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          3.354    
                         arrival time                          -0.762    
  -------------------------------------------------------------------
                         slack                                  2.592    

Slack (MET) :             2.601ns  (required time - arrival time)
  Source:                 i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out  {rise@0.833ns fall@2.500ns period=3.333ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        0.723ns  (logic 0.223ns (30.855%)  route 0.500ns (69.145%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y288                                     0.000     0.000 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X73Y288        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.500     0.723    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X61Y289        FDCE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.333     3.333    
    SLICE_X61Y289        FDCE (Setup_fdce_C_D)       -0.009     3.324    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          3.324    
                         arrival time                          -0.723    
  -------------------------------------------------------------------
                         slack                                  2.601    

Slack (MET) :             2.608ns  (required time - arrival time)
  Source:                 i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out  {rise@0.833ns fall@2.500ns period=3.333ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        0.717ns  (logic 0.223ns (31.113%)  route 0.494ns (68.887%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y291                                     0.000     0.000 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[4]/C
    SLICE_X28Y291        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[4]/Q
                         net (fo=1, routed)           0.494     0.717    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[4]
    SLICE_X29Y295        FDCE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.333     3.333    
    SLICE_X29Y295        FDCE (Setup_fdce_C_D)       -0.008     3.325    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          3.325    
                         arrival time                          -0.717    
  -------------------------------------------------------------------
                         slack                                  2.608    

Slack (MET) :             2.616ns  (required time - arrival time)
  Source:                 i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out  {rise@0.833ns fall@2.500ns period=3.333ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        0.708ns  (logic 0.259ns (36.605%)  route 0.449ns (63.395%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y299                                     0.000     0.000 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[7]/C
    SLICE_X60Y299        FDCE (Prop_fdce_C_Q)         0.259     0.259 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[7]/Q
                         net (fo=1, routed)           0.449     0.708    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[7]
    SLICE_X55Y297        FDCE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.333     3.333    
    SLICE_X55Y297        FDCE (Setup_fdce_C_D)       -0.009     3.324    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          3.324    
                         arrival time                          -0.708    
  -------------------------------------------------------------------
                         slack                                  2.616    

Slack (MET) :             2.623ns  (required time - arrival time)
  Source:                 i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out  {rise@0.833ns fall@2.500ns period=3.333ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        0.701ns  (logic 0.259ns (36.957%)  route 0.442ns (63.043%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y300                                     0.000     0.000 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[4]/C
    SLICE_X60Y300        FDCE (Prop_fdce_C_Q)         0.259     0.259 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[4]/Q
                         net (fo=1, routed)           0.442     0.701    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[4]
    SLICE_X57Y297        FDCE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.333     3.333    
    SLICE_X57Y297        FDCE (Setup_fdce_C_D)       -0.009     3.324    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          3.324    
                         arrival time                          -0.701    
  -------------------------------------------------------------------
                         slack                                  2.623    

Slack (MET) :             2.669ns  (required time - arrival time)
  Source:                 i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out  {rise@0.833ns fall@2.500ns period=3.333ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        0.685ns  (logic 0.259ns (37.803%)  route 0.426ns (62.197%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y300                                     0.000     0.000 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X60Y300        FDCE (Prop_fdce_C_Q)         0.259     0.259 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.426     0.685    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X56Y298        FDCE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.333     3.333    
    SLICE_X56Y298        FDCE (Setup_fdce_C_D)        0.021     3.354    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          3.354    
                         arrival time                          -0.685    
  -------------------------------------------------------------------
                         slack                                  2.669    

Slack (MET) :             2.672ns  (required time - arrival time)
  Source:                 i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out  {rise@0.833ns fall@2.500ns period=3.333ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        0.682ns  (logic 0.259ns (37.989%)  route 0.423ns (62.011%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y301                                     0.000     0.000 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X60Y301        FDCE (Prop_fdce_C_Q)         0.259     0.259 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.423     0.682    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X58Y298        FDCE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.333     3.333    
    SLICE_X58Y298        FDCE (Setup_fdce_C_D)        0.021     3.354    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.354    
                         arrival time                          -0.682    
  -------------------------------------------------------------------
                         slack                                  2.672    

Slack (MET) :             2.675ns  (required time - arrival time)
  Source:                 i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out  {rise@0.833ns fall@2.500ns period=3.333ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        0.649ns  (logic 0.223ns (34.365%)  route 0.426ns (65.635%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y289                                     0.000     0.000 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[7]/C
    SLICE_X27Y289        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[7]/Q
                         net (fo=1, routed)           0.426     0.649    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[7]
    SLICE_X28Y292        FDCE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.333     3.333    
    SLICE_X28Y292        FDCE (Setup_fdce_C_D)       -0.009     3.324    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          3.324    
                         arrival time                          -0.649    
  -------------------------------------------------------------------
                         slack                                  2.675    

Slack (MET) :             2.675ns  (required time - arrival time)
  Source:                 i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out  {rise@0.833ns fall@2.500ns period=3.333ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        0.679ns  (logic 0.223ns (32.851%)  route 0.456ns (67.149%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y287                                     0.000     0.000 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[6]/C
    SLICE_X67Y287        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[6]/Q
                         net (fo=1, routed)           0.456     0.679    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[6]
    SLICE_X60Y287        FDCE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.333     3.333    
    SLICE_X60Y287        FDCE (Setup_fdce_C_D)        0.021     3.354    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          3.354    
                         arrival time                          -0.679    
  -------------------------------------------------------------------
                         slack                                  2.675    

Slack (MET) :             2.681ns  (required time - arrival time)
  Source:                 i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out  {rise@0.833ns fall@2.500ns period=3.333ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        0.643ns  (logic 0.259ns (40.251%)  route 0.384ns (59.749%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y287                                     0.000     0.000 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[5]/C
    SLICE_X68Y287        FDCE (Prop_fdce_C_Q)         0.259     0.259 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[5]/Q
                         net (fo=1, routed)           0.384     0.643    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[5]
    SLICE_X61Y288        FDCE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.333     3.333    
    SLICE_X61Y288        FDCE (Setup_fdce_C_D)       -0.009     3.324    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          3.324    
                         arrival time                          -0.643    
  -------------------------------------------------------------------
                         slack                                  2.681    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out
  To Clock:  clk_out3_v7_bd_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       19.111ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.111ns  (required time - arrival time)
  Source:                 i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out  {rise@0.833ns fall@2.500ns period=3.333ns})
  Destination:            i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_v7_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.882ns  (logic 0.259ns (29.363%)  route 0.623ns (70.637%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y281                                     0.000     0.000 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X42Y281        FDCE (Prop_fdce_C_Q)         0.259     0.259 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.623     0.882    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X35Y282        FDCE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X35Y282        FDCE (Setup_fdce_C_D)       -0.007    19.993    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         19.993    
                         arrival time                          -0.882    
  -------------------------------------------------------------------
                         slack                                 19.111    

Slack (MET) :             19.244ns  (required time - arrival time)
  Source:                 i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out  {rise@0.833ns fall@2.500ns period=3.333ns})
  Destination:            i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_v7_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.777ns  (logic 0.259ns (33.332%)  route 0.518ns (66.668%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y287                                     0.000     0.000 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[4]/C
    SLICE_X58Y287        FDCE (Prop_fdce_C_Q)         0.259     0.259 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[4]/Q
                         net (fo=1, routed)           0.518     0.777    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[4]
    SLICE_X66Y287        FDCE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X66Y287        FDCE (Setup_fdce_C_D)        0.021    20.021    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         20.021    
                         arrival time                          -0.777    
  -------------------------------------------------------------------
                         slack                                 19.244    

Slack (MET) :             19.263ns  (required time - arrival time)
  Source:                 i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out  {rise@0.833ns fall@2.500ns period=3.333ns})
  Destination:            i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_v7_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.758ns  (logic 0.223ns (29.420%)  route 0.535ns (70.580%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y288                                     0.000     0.000 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X59Y288        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.535     0.758    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X68Y288        FDCE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X68Y288        FDCE (Setup_fdce_C_D)        0.021    20.021    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         20.021    
                         arrival time                          -0.758    
  -------------------------------------------------------------------
                         slack                                 19.263    

Slack (MET) :             19.265ns  (required time - arrival time)
  Source:                 i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out  {rise@0.833ns fall@2.500ns period=3.333ns})
  Destination:            i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_v7_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.756ns  (logic 0.223ns (29.499%)  route 0.533ns (70.501%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y287                                     0.000     0.000 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[6]/C
    SLICE_X59Y287        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[6]/Q
                         net (fo=1, routed)           0.533     0.756    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[6]
    SLICE_X68Y286        FDCE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X68Y286        FDCE (Setup_fdce_C_D)        0.021    20.021    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         20.021    
                         arrival time                          -0.756    
  -------------------------------------------------------------------
                         slack                                 19.265    

Slack (MET) :             19.268ns  (required time - arrival time)
  Source:                 i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out  {rise@0.833ns fall@2.500ns period=3.333ns})
  Destination:            i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_v7_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.753ns  (logic 0.259ns (34.392%)  route 0.494ns (65.608%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y299                                     0.000     0.000 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X54Y299        FDCE (Prop_fdce_C_Q)         0.259     0.259 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.494     0.753    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X58Y302        FDCE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X58Y302        FDCE (Setup_fdce_C_D)        0.021    20.021    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         20.021    
                         arrival time                          -0.753    
  -------------------------------------------------------------------
                         slack                                 19.268    

Slack (MET) :             19.273ns  (required time - arrival time)
  Source:                 i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out  {rise@0.833ns fall@2.500ns period=3.333ns})
  Destination:            i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_v7_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.718ns  (logic 0.223ns (31.075%)  route 0.495ns (68.925%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y281                                     0.000     0.000 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X45Y281        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.495     0.718    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X35Y283        FDCE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X35Y283        FDCE (Setup_fdce_C_D)       -0.009    19.991    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         19.991    
                         arrival time                          -0.718    
  -------------------------------------------------------------------
                         slack                                 19.273    

Slack (MET) :             19.282ns  (required time - arrival time)
  Source:                 i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out  {rise@0.833ns fall@2.500ns period=3.333ns})
  Destination:            i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_v7_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.739ns  (logic 0.259ns (35.065%)  route 0.480ns (64.935%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y298                                     0.000     0.000 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X54Y298        FDCE (Prop_fdce_C_Q)         0.259     0.259 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.480     0.739    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X58Y301        FDCE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X58Y301        FDCE (Setup_fdce_C_D)        0.021    20.021    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         20.021    
                         arrival time                          -0.739    
  -------------------------------------------------------------------
                         slack                                 19.282    

Slack (MET) :             19.289ns  (required time - arrival time)
  Source:                 i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out  {rise@0.833ns fall@2.500ns period=3.333ns})
  Destination:            i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_v7_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.649ns  (logic 0.236ns (36.359%)  route 0.413ns (63.641%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y288                                     0.000     0.000 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[7]/C
    SLICE_X60Y288        FDCE (Prop_fdce_C_Q)         0.236     0.236 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[7]/Q
                         net (fo=1, routed)           0.413     0.649    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[7]
    SLICE_X66Y288        FDCE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X66Y288        FDCE (Setup_fdce_C_D)       -0.062    19.938    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         19.938    
                         arrival time                          -0.649    
  -------------------------------------------------------------------
                         slack                                 19.289    

Slack (MET) :             19.305ns  (required time - arrival time)
  Source:                 i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out  {rise@0.833ns fall@2.500ns period=3.333ns})
  Destination:            i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_v7_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.686ns  (logic 0.223ns (32.509%)  route 0.463ns (67.491%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y288                                     0.000     0.000 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X61Y288        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.463     0.686    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X67Y288        FDCE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X67Y288        FDCE (Setup_fdce_C_D)       -0.009    19.991    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         19.991    
                         arrival time                          -0.686    
  -------------------------------------------------------------------
                         slack                                 19.305    

Slack (MET) :             19.311ns  (required time - arrival time)
  Source:                 i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out  {rise@0.833ns fall@2.500ns period=3.333ns})
  Destination:            i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out3_v7_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.710ns  (logic 0.259ns (36.470%)  route 0.451ns (63.530%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y298                                     0.000     0.000 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X54Y298        FDCE (Prop_fdce_C_Q)         0.259     0.259 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.451     0.710    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X54Y302        FDCE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X54Y302        FDCE (Setup_fdce_C_D)        0.021    20.021    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         20.021    
                         arrival time                          -0.710    
  -------------------------------------------------------------------
                         slack                                 19.311    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out
  To Clock:  clk_out

Setup :            0  Failing Endpoints,  Worst Slack        1.426ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.266ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.426ns  (required time - arrival time)
  Source:                 i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.833ns fall@2.500ns period=3.333ns})
  Destination:            i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out  {rise@0.833ns fall@2.500ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out rise@4.166ns - clk_out rise@0.833ns)
  Data Path Delay:        1.559ns  (logic 0.236ns (15.134%)  route 1.323ns (84.866%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.630ns = ( 2.536 - 4.166 ) 
    Source Clock Delay      (SCD):    -2.231ns = ( -1.398 - 0.833 ) 
    Clock Pessimism Removal (CPR):    -0.658ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.833     0.833 r  
    AU33                                              0.000     0.833 r  axi_c2c_zynq_to_v7_clk (IN)
                         net (fo=0)                   0.000     0.833    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    AU33                 IBUF (Prop_ibuf_I_O)         0.927     1.760 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.081     2.841    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.378    -4.537 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.662    -2.875    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -2.782 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=1451, routed)        1.384    -1.398    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/rx_user_clk
    SLICE_X36Y286        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y286        FDRE (Prop_fdre_C_Q)         0.236    -1.162 f  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/Q
                         net (fo=37, routed)          1.323     0.162    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/out
    SLICE_X42Y281        FDCE                                         f  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    4.166     4.166 r  
    AU33                                              0.000     4.166 r  axi_c2c_zynq_to_v7_clk (IN)
                         net (fo=0)                   0.000     4.166    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    AU33                 IBUF (Prop_ibuf_I_O)         0.829     4.995 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           0.986     5.981    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.292    -0.311 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.530     1.219    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     1.302 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=1451, routed)        1.234     2.536    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rx_user_clk
    SLICE_X42Y281        FDCE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                         clock pessimism             -0.658     1.878    
                         clock uncertainty           -0.054     1.824    
    SLICE_X42Y281        FDCE (Recov_fdce_C_CLR)     -0.237     1.587    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                          1.587    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  1.426    

Slack (MET) :             1.426ns  (required time - arrival time)
  Source:                 i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.833ns fall@2.500ns period=3.333ns})
  Destination:            i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out  {rise@0.833ns fall@2.500ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out rise@4.166ns - clk_out rise@0.833ns)
  Data Path Delay:        1.559ns  (logic 0.236ns (15.134%)  route 1.323ns (84.866%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.630ns = ( 2.536 - 4.166 ) 
    Source Clock Delay      (SCD):    -2.231ns = ( -1.398 - 0.833 ) 
    Clock Pessimism Removal (CPR):    -0.658ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.833     0.833 r  
    AU33                                              0.000     0.833 r  axi_c2c_zynq_to_v7_clk (IN)
                         net (fo=0)                   0.000     0.833    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    AU33                 IBUF (Prop_ibuf_I_O)         0.927     1.760 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.081     2.841    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.378    -4.537 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.662    -2.875    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -2.782 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=1451, routed)        1.384    -1.398    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/rx_user_clk
    SLICE_X36Y286        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y286        FDRE (Prop_fdre_C_Q)         0.236    -1.162 f  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/Q
                         net (fo=37, routed)          1.323     0.162    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/out
    SLICE_X42Y281        FDCE                                         f  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    4.166     4.166 r  
    AU33                                              0.000     4.166 r  axi_c2c_zynq_to_v7_clk (IN)
                         net (fo=0)                   0.000     4.166    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    AU33                 IBUF (Prop_ibuf_I_O)         0.829     4.995 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           0.986     5.981    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.292    -0.311 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.530     1.219    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     1.302 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=1451, routed)        1.234     2.536    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rx_user_clk
    SLICE_X42Y281        FDCE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                         clock pessimism             -0.658     1.878    
                         clock uncertainty           -0.054     1.824    
    SLICE_X42Y281        FDCE (Recov_fdce_C_CLR)     -0.237     1.587    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                          1.587    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  1.426    

Slack (MET) :             1.426ns  (required time - arrival time)
  Source:                 i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.833ns fall@2.500ns period=3.333ns})
  Destination:            i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out  {rise@0.833ns fall@2.500ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out rise@4.166ns - clk_out rise@0.833ns)
  Data Path Delay:        1.559ns  (logic 0.236ns (15.134%)  route 1.323ns (84.866%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.630ns = ( 2.536 - 4.166 ) 
    Source Clock Delay      (SCD):    -2.231ns = ( -1.398 - 0.833 ) 
    Clock Pessimism Removal (CPR):    -0.658ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.833     0.833 r  
    AU33                                              0.000     0.833 r  axi_c2c_zynq_to_v7_clk (IN)
                         net (fo=0)                   0.000     0.833    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    AU33                 IBUF (Prop_ibuf_I_O)         0.927     1.760 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.081     2.841    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.378    -4.537 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.662    -2.875    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -2.782 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=1451, routed)        1.384    -1.398    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/rx_user_clk
    SLICE_X36Y286        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y286        FDRE (Prop_fdre_C_Q)         0.236    -1.162 f  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/Q
                         net (fo=37, routed)          1.323     0.162    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/out
    SLICE_X42Y281        FDCE                                         f  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    4.166     4.166 r  
    AU33                                              0.000     4.166 r  axi_c2c_zynq_to_v7_clk (IN)
                         net (fo=0)                   0.000     4.166    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    AU33                 IBUF (Prop_ibuf_I_O)         0.829     4.995 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           0.986     5.981    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.292    -0.311 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.530     1.219    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     1.302 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=1451, routed)        1.234     2.536    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rx_user_clk
    SLICE_X42Y281        FDCE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                         clock pessimism             -0.658     1.878    
                         clock uncertainty           -0.054     1.824    
    SLICE_X42Y281        FDCE (Recov_fdce_C_CLR)     -0.237     1.587    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                          1.587    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  1.426    

Slack (MET) :             1.426ns  (required time - arrival time)
  Source:                 i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.833ns fall@2.500ns period=3.333ns})
  Destination:            i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out  {rise@0.833ns fall@2.500ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out rise@4.166ns - clk_out rise@0.833ns)
  Data Path Delay:        1.559ns  (logic 0.236ns (15.134%)  route 1.323ns (84.866%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.630ns = ( 2.536 - 4.166 ) 
    Source Clock Delay      (SCD):    -2.231ns = ( -1.398 - 0.833 ) 
    Clock Pessimism Removal (CPR):    -0.658ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.833     0.833 r  
    AU33                                              0.000     0.833 r  axi_c2c_zynq_to_v7_clk (IN)
                         net (fo=0)                   0.000     0.833    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    AU33                 IBUF (Prop_ibuf_I_O)         0.927     1.760 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.081     2.841    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.378    -4.537 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.662    -2.875    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -2.782 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=1451, routed)        1.384    -1.398    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/rx_user_clk
    SLICE_X36Y286        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y286        FDRE (Prop_fdre_C_Q)         0.236    -1.162 f  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/Q
                         net (fo=37, routed)          1.323     0.162    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/out
    SLICE_X42Y281        FDCE                                         f  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    4.166     4.166 r  
    AU33                                              0.000     4.166 r  axi_c2c_zynq_to_v7_clk (IN)
                         net (fo=0)                   0.000     4.166    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    AU33                 IBUF (Prop_ibuf_I_O)         0.829     4.995 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           0.986     5.981    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.292    -0.311 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.530     1.219    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     1.302 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=1451, routed)        1.234     2.536    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rx_user_clk
    SLICE_X42Y281        FDCE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[7]/C
                         clock pessimism             -0.658     1.878    
                         clock uncertainty           -0.054     1.824    
    SLICE_X42Y281        FDCE (Recov_fdce_C_CLR)     -0.237     1.587    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[7]
  -------------------------------------------------------------------
                         required time                          1.587    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  1.426    

Slack (MET) :             1.455ns  (required time - arrival time)
  Source:                 i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.833ns fall@2.500ns period=3.333ns})
  Destination:            i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out  {rise@0.833ns fall@2.500ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out rise@4.166ns - clk_out rise@0.833ns)
  Data Path Delay:        1.569ns  (logic 0.223ns (14.216%)  route 1.346ns (85.784%))
  Logic Levels:           0  
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.688ns = ( 2.478 - 4.166 ) 
    Source Clock Delay      (SCD):    -2.278ns = ( -1.445 - 0.833 ) 
    Clock Pessimism Removal (CPR):    -0.658ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.833     0.833 r  
    AU33                                              0.000     0.833 r  axi_c2c_zynq_to_v7_clk (IN)
                         net (fo=0)                   0.000     0.833    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    AU33                 IBUF (Prop_ibuf_I_O)         0.927     1.760 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.081     2.841    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.378    -4.537 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.662    -2.875    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -2.782 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=1451, routed)        1.337    -1.445    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rx_user_clk
    SLICE_X48Y297        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y297        FDRE (Prop_fdre_C_Q)         0.223    -1.222 f  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/Q
                         net (fo=83, routed)          1.346     0.124    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X58Y298        FDCE                                         f  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    4.166     4.166 r  
    AU33                                              0.000     4.166 r  axi_c2c_zynq_to_v7_clk (IN)
                         net (fo=0)                   0.000     4.166    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    AU33                 IBUF (Prop_ibuf_I_O)         0.829     4.995 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           0.986     5.981    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.292    -0.311 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.530     1.219    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     1.302 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=1451, routed)        1.176     2.478    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/rx_user_clk
    SLICE_X58Y298        FDCE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.658     1.820    
                         clock uncertainty           -0.054     1.766    
    SLICE_X58Y298        FDCE (Recov_fdce_C_CLR)     -0.187     1.579    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          1.579    
                         arrival time                          -0.124    
  -------------------------------------------------------------------
                         slack                                  1.455    

Slack (MET) :             1.455ns  (required time - arrival time)
  Source:                 i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.833ns fall@2.500ns period=3.333ns})
  Destination:            i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[3].wr_stg_inst/Q_reg_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out  {rise@0.833ns fall@2.500ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out rise@4.166ns - clk_out rise@0.833ns)
  Data Path Delay:        1.569ns  (logic 0.223ns (14.216%)  route 1.346ns (85.784%))
  Logic Levels:           0  
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.688ns = ( 2.478 - 4.166 ) 
    Source Clock Delay      (SCD):    -2.278ns = ( -1.445 - 0.833 ) 
    Clock Pessimism Removal (CPR):    -0.658ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.833     0.833 r  
    AU33                                              0.000     0.833 r  axi_c2c_zynq_to_v7_clk (IN)
                         net (fo=0)                   0.000     0.833    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    AU33                 IBUF (Prop_ibuf_I_O)         0.927     1.760 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.081     2.841    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.378    -4.537 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.662    -2.875    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -2.782 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=1451, routed)        1.337    -1.445    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rx_user_clk
    SLICE_X48Y297        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y297        FDRE (Prop_fdre_C_Q)         0.223    -1.222 f  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/Q
                         net (fo=83, routed)          1.346     0.124    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[3].wr_stg_inst/AR[0]
    SLICE_X58Y298        FDCE                                         f  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[3].wr_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    4.166     4.166 r  
    AU33                                              0.000     4.166 r  axi_c2c_zynq_to_v7_clk (IN)
                         net (fo=0)                   0.000     4.166    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    AU33                 IBUF (Prop_ibuf_I_O)         0.829     4.995 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           0.986     5.981    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.292    -0.311 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.530     1.219    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     1.302 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=1451, routed)        1.176     2.478    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[3].wr_stg_inst/rx_user_clk
    SLICE_X58Y298        FDCE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[3].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.658     1.820    
                         clock uncertainty           -0.054     1.766    
    SLICE_X58Y298        FDCE (Recov_fdce_C_CLR)     -0.187     1.579    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[3].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          1.579    
                         arrival time                          -0.124    
  -------------------------------------------------------------------
                         slack                                  1.455    

Slack (MET) :             1.455ns  (required time - arrival time)
  Source:                 i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.833ns fall@2.500ns period=3.333ns})
  Destination:            i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[5].wr_stg_inst/Q_reg_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out  {rise@0.833ns fall@2.500ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out rise@4.166ns - clk_out rise@0.833ns)
  Data Path Delay:        1.569ns  (logic 0.223ns (14.216%)  route 1.346ns (85.784%))
  Logic Levels:           0  
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.688ns = ( 2.478 - 4.166 ) 
    Source Clock Delay      (SCD):    -2.278ns = ( -1.445 - 0.833 ) 
    Clock Pessimism Removal (CPR):    -0.658ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.833     0.833 r  
    AU33                                              0.000     0.833 r  axi_c2c_zynq_to_v7_clk (IN)
                         net (fo=0)                   0.000     0.833    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    AU33                 IBUF (Prop_ibuf_I_O)         0.927     1.760 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.081     2.841    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.378    -4.537 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.662    -2.875    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -2.782 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=1451, routed)        1.337    -1.445    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rx_user_clk
    SLICE_X48Y297        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y297        FDRE (Prop_fdre_C_Q)         0.223    -1.222 f  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/Q
                         net (fo=83, routed)          1.346     0.124    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[5].wr_stg_inst/AR[0]
    SLICE_X58Y298        FDCE                                         f  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[5].wr_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    4.166     4.166 r  
    AU33                                              0.000     4.166 r  axi_c2c_zynq_to_v7_clk (IN)
                         net (fo=0)                   0.000     4.166    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    AU33                 IBUF (Prop_ibuf_I_O)         0.829     4.995 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           0.986     5.981    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.292    -0.311 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.530     1.219    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     1.302 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=1451, routed)        1.176     2.478    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[5].wr_stg_inst/rx_user_clk
    SLICE_X58Y298        FDCE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[5].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.658     1.820    
                         clock uncertainty           -0.054     1.766    
    SLICE_X58Y298        FDCE (Recov_fdce_C_CLR)     -0.187     1.579    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[5].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          1.579    
                         arrival time                          -0.124    
  -------------------------------------------------------------------
                         slack                                  1.455    

Slack (MET) :             1.469ns  (required time - arrival time)
  Source:                 i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.833ns fall@2.500ns period=3.333ns})
  Destination:            i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out  {rise@0.833ns fall@2.500ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out rise@4.166ns - clk_out rise@0.833ns)
  Data Path Delay:        1.457ns  (logic 0.236ns (16.194%)  route 1.221ns (83.806%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.631ns = ( 2.535 - 4.166 ) 
    Source Clock Delay      (SCD):    -2.231ns = ( -1.398 - 0.833 ) 
    Clock Pessimism Removal (CPR):    -0.658ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.833     0.833 r  
    AU33                                              0.000     0.833 r  axi_c2c_zynq_to_v7_clk (IN)
                         net (fo=0)                   0.000     0.833    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    AU33                 IBUF (Prop_ibuf_I_O)         0.927     1.760 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.081     2.841    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.378    -4.537 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.662    -2.875    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -2.782 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=1451, routed)        1.384    -1.398    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/rx_user_clk
    SLICE_X36Y286        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y286        FDRE (Prop_fdre_C_Q)         0.236    -1.162 f  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/Q
                         net (fo=37, routed)          1.221     0.060    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/out
    SLICE_X45Y281        FDCE                                         f  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    4.166     4.166 r  
    AU33                                              0.000     4.166 r  axi_c2c_zynq_to_v7_clk (IN)
                         net (fo=0)                   0.000     4.166    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    AU33                 IBUF (Prop_ibuf_I_O)         0.829     4.995 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           0.986     5.981    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.292    -0.311 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.530     1.219    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     1.302 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=1451, routed)        1.233     2.535    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rx_user_clk
    SLICE_X45Y281        FDCE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                         clock pessimism             -0.658     1.877    
                         clock uncertainty           -0.054     1.823    
    SLICE_X45Y281        FDCE (Recov_fdce_C_CLR)     -0.295     1.528    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                          1.528    
                         arrival time                          -0.060    
  -------------------------------------------------------------------
                         slack                                  1.469    

Slack (MET) :             1.469ns  (required time - arrival time)
  Source:                 i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.833ns fall@2.500ns period=3.333ns})
  Destination:            i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out  {rise@0.833ns fall@2.500ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out rise@4.166ns - clk_out rise@0.833ns)
  Data Path Delay:        1.457ns  (logic 0.236ns (16.194%)  route 1.221ns (83.806%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.631ns = ( 2.535 - 4.166 ) 
    Source Clock Delay      (SCD):    -2.231ns = ( -1.398 - 0.833 ) 
    Clock Pessimism Removal (CPR):    -0.658ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.833     0.833 r  
    AU33                                              0.000     0.833 r  axi_c2c_zynq_to_v7_clk (IN)
                         net (fo=0)                   0.000     0.833    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    AU33                 IBUF (Prop_ibuf_I_O)         0.927     1.760 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.081     2.841    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.378    -4.537 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.662    -2.875    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -2.782 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=1451, routed)        1.384    -1.398    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/rx_user_clk
    SLICE_X36Y286        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y286        FDRE (Prop_fdre_C_Q)         0.236    -1.162 f  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/Q
                         net (fo=37, routed)          1.221     0.060    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/out
    SLICE_X45Y281        FDCE                                         f  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    4.166     4.166 r  
    AU33                                              0.000     4.166 r  axi_c2c_zynq_to_v7_clk (IN)
                         net (fo=0)                   0.000     4.166    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    AU33                 IBUF (Prop_ibuf_I_O)         0.829     4.995 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           0.986     5.981    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.292    -0.311 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.530     1.219    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     1.302 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=1451, routed)        1.233     2.535    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rx_user_clk
    SLICE_X45Y281        FDCE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[4]/C
                         clock pessimism             -0.658     1.877    
                         clock uncertainty           -0.054     1.823    
    SLICE_X45Y281        FDCE (Recov_fdce_C_CLR)     -0.295     1.528    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[4]
  -------------------------------------------------------------------
                         required time                          1.528    
                         arrival time                          -0.060    
  -------------------------------------------------------------------
                         slack                                  1.469    

Slack (MET) :             1.469ns  (required time - arrival time)
  Source:                 i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.833ns fall@2.500ns period=3.333ns})
  Destination:            i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out  {rise@0.833ns fall@2.500ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out rise@4.166ns - clk_out rise@0.833ns)
  Data Path Delay:        1.457ns  (logic 0.236ns (16.194%)  route 1.221ns (83.806%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.631ns = ( 2.535 - 4.166 ) 
    Source Clock Delay      (SCD):    -2.231ns = ( -1.398 - 0.833 ) 
    Clock Pessimism Removal (CPR):    -0.658ns
  Clock Uncertainty:      0.054ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.833     0.833 r  
    AU33                                              0.000     0.833 r  axi_c2c_zynq_to_v7_clk (IN)
                         net (fo=0)                   0.000     0.833    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    AU33                 IBUF (Prop_ibuf_I_O)         0.927     1.760 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.081     2.841    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.378    -4.537 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.662    -2.875    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -2.782 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=1451, routed)        1.384    -1.398    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/rx_user_clk
    SLICE_X36Y286        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y286        FDRE (Prop_fdre_C_Q)         0.236    -1.162 f  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/Q
                         net (fo=37, routed)          1.221     0.060    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/out
    SLICE_X45Y281        FDCE                                         f  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    4.166     4.166 r  
    AU33                                              0.000     4.166 r  axi_c2c_zynq_to_v7_clk (IN)
                         net (fo=0)                   0.000     4.166    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    AU33                 IBUF (Prop_ibuf_I_O)         0.829     4.995 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           0.986     5.981    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.292    -0.311 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.530     1.219    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     1.302 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=1451, routed)        1.233     2.535    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rx_user_clk
    SLICE_X45Y281        FDCE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[5]/C
                         clock pessimism             -0.658     1.877    
                         clock uncertainty           -0.054     1.823    
    SLICE_X45Y281        FDCE (Recov_fdce_C_CLR)     -0.295     1.528    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[5]
  -------------------------------------------------------------------
                         required time                          1.528    
                         arrival time                          -0.060    
  -------------------------------------------------------------------
                         slack                                  1.469    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.833ns fall@2.500ns period=3.333ns})
  Destination:            i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/CLR
                            (removal check against rising-edge clock clk_out  {rise@0.833ns fall@2.500ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@0.833ns - clk_out rise@0.833ns)
  Data Path Delay:        0.285ns  (logic 0.100ns (35.112%)  route 0.185ns (64.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.474ns = ( 0.359 - 0.833 ) 
    Source Clock Delay      (SCD):    -0.466ns = ( 0.367 - 0.833 ) 
    Clock Pessimism Removal (CPR):    -0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.833     0.833 r  
    AU33                                              0.000     0.833 r  axi_c2c_zynq_to_v7_clk (IN)
                         net (fo=0)                   0.000     0.833    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    AU33                 IBUF (Prop_ibuf_I_O)         0.465     1.298 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           0.503     1.801    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.843    -1.042 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.747    -0.295    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.269 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=1451, routed)        0.636     0.367    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rx_user_clk
    SLICE_X31Y295        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y295        FDRE (Prop_fdre_C_Q)         0.100     0.467 f  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/Q
                         net (fo=93, routed)          0.185     0.652    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X24Y295        FDCE                                         f  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.833     0.833 r  
    AU33                                              0.000     0.833 r  axi_c2c_zynq_to_v7_clk (IN)
                         net (fo=0)                   0.000     0.833    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    AU33                 IBUF (Prop_ibuf_I_O)         0.545     1.378 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           0.553     1.931    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.294    -1.363 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.814    -0.549    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -0.519 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=1451, routed)        0.878     0.359    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/rx_user_clk
    SLICE_X24Y295        FDCE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/C
                         clock pessimism              0.077     0.436    
    SLICE_X24Y295        FDCE (Remov_fdce_C_CLR)     -0.050     0.386    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.386    
                         arrival time                           0.652    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.833ns fall@2.500ns period=3.333ns})
  Destination:            i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[5]/CLR
                            (removal check against rising-edge clock clk_out  {rise@0.833ns fall@2.500ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@0.833ns - clk_out rise@0.833ns)
  Data Path Delay:        0.285ns  (logic 0.100ns (35.112%)  route 0.185ns (64.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.474ns = ( 0.359 - 0.833 ) 
    Source Clock Delay      (SCD):    -0.466ns = ( 0.367 - 0.833 ) 
    Clock Pessimism Removal (CPR):    -0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.833     0.833 r  
    AU33                                              0.000     0.833 r  axi_c2c_zynq_to_v7_clk (IN)
                         net (fo=0)                   0.000     0.833    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    AU33                 IBUF (Prop_ibuf_I_O)         0.465     1.298 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           0.503     1.801    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.843    -1.042 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.747    -0.295    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.269 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=1451, routed)        0.636     0.367    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rx_user_clk
    SLICE_X31Y295        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y295        FDRE (Prop_fdre_C_Q)         0.100     0.467 f  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/Q
                         net (fo=93, routed)          0.185     0.652    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X24Y295        FDCE                                         f  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.833     0.833 r  
    AU33                                              0.000     0.833 r  axi_c2c_zynq_to_v7_clk (IN)
                         net (fo=0)                   0.000     0.833    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    AU33                 IBUF (Prop_ibuf_I_O)         0.545     1.378 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           0.553     1.931    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.294    -1.363 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.814    -0.549    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -0.519 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=1451, routed)        0.878     0.359    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/rx_user_clk
    SLICE_X24Y295        FDCE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[5]/C
                         clock pessimism              0.077     0.436    
    SLICE_X24Y295        FDCE (Remov_fdce_C_CLR)     -0.050     0.386    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.386    
                         arrival time                           0.652    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.833ns fall@2.500ns period=3.333ns})
  Destination:            i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[3].wr_stg_inst/Q_reg_reg[5]/CLR
                            (removal check against rising-edge clock clk_out  {rise@0.833ns fall@2.500ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@0.833ns - clk_out rise@0.833ns)
  Data Path Delay:        0.285ns  (logic 0.100ns (35.112%)  route 0.185ns (64.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.474ns = ( 0.359 - 0.833 ) 
    Source Clock Delay      (SCD):    -0.466ns = ( 0.367 - 0.833 ) 
    Clock Pessimism Removal (CPR):    -0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.833     0.833 r  
    AU33                                              0.000     0.833 r  axi_c2c_zynq_to_v7_clk (IN)
                         net (fo=0)                   0.000     0.833    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    AU33                 IBUF (Prop_ibuf_I_O)         0.465     1.298 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           0.503     1.801    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.843    -1.042 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.747    -0.295    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.269 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=1451, routed)        0.636     0.367    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rx_user_clk
    SLICE_X31Y295        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y295        FDRE (Prop_fdre_C_Q)         0.100     0.467 f  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/Q
                         net (fo=93, routed)          0.185     0.652    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[3].wr_stg_inst/AR[0]
    SLICE_X24Y295        FDCE                                         f  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[3].wr_stg_inst/Q_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.833     0.833 r  
    AU33                                              0.000     0.833 r  axi_c2c_zynq_to_v7_clk (IN)
                         net (fo=0)                   0.000     0.833    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    AU33                 IBUF (Prop_ibuf_I_O)         0.545     1.378 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           0.553     1.931    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.294    -1.363 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.814    -0.549    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -0.519 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=1451, routed)        0.878     0.359    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[3].wr_stg_inst/rx_user_clk
    SLICE_X24Y295        FDCE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[3].wr_stg_inst/Q_reg_reg[5]/C
                         clock pessimism              0.077     0.436    
    SLICE_X24Y295        FDCE (Remov_fdce_C_CLR)     -0.050     0.386    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[3].wr_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.386    
                         arrival time                           0.652    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.833ns fall@2.500ns period=3.333ns})
  Destination:            i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[4].wr_stg_inst/Q_reg_reg[5]/CLR
                            (removal check against rising-edge clock clk_out  {rise@0.833ns fall@2.500ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@0.833ns - clk_out rise@0.833ns)
  Data Path Delay:        0.285ns  (logic 0.100ns (35.112%)  route 0.185ns (64.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.474ns = ( 0.359 - 0.833 ) 
    Source Clock Delay      (SCD):    -0.466ns = ( 0.367 - 0.833 ) 
    Clock Pessimism Removal (CPR):    -0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.833     0.833 r  
    AU33                                              0.000     0.833 r  axi_c2c_zynq_to_v7_clk (IN)
                         net (fo=0)                   0.000     0.833    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    AU33                 IBUF (Prop_ibuf_I_O)         0.465     1.298 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           0.503     1.801    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.843    -1.042 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.747    -0.295    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.269 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=1451, routed)        0.636     0.367    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rx_user_clk
    SLICE_X31Y295        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y295        FDRE (Prop_fdre_C_Q)         0.100     0.467 f  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/Q
                         net (fo=93, routed)          0.185     0.652    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[4].wr_stg_inst/AR[0]
    SLICE_X24Y295        FDCE                                         f  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[4].wr_stg_inst/Q_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.833     0.833 r  
    AU33                                              0.000     0.833 r  axi_c2c_zynq_to_v7_clk (IN)
                         net (fo=0)                   0.000     0.833    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    AU33                 IBUF (Prop_ibuf_I_O)         0.545     1.378 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           0.553     1.931    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.294    -1.363 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.814    -0.549    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -0.519 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=1451, routed)        0.878     0.359    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[4].wr_stg_inst/rx_user_clk
    SLICE_X24Y295        FDCE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[4].wr_stg_inst/Q_reg_reg[5]/C
                         clock pessimism              0.077     0.436    
    SLICE_X24Y295        FDCE (Remov_fdce_C_CLR)     -0.050     0.386    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[4].wr_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.386    
                         arrival time                           0.652    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.833ns fall@2.500ns period=3.333ns})
  Destination:            i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[5].wr_stg_inst/Q_reg_reg[5]/CLR
                            (removal check against rising-edge clock clk_out  {rise@0.833ns fall@2.500ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@0.833ns - clk_out rise@0.833ns)
  Data Path Delay:        0.285ns  (logic 0.100ns (35.112%)  route 0.185ns (64.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.474ns = ( 0.359 - 0.833 ) 
    Source Clock Delay      (SCD):    -0.466ns = ( 0.367 - 0.833 ) 
    Clock Pessimism Removal (CPR):    -0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.833     0.833 r  
    AU33                                              0.000     0.833 r  axi_c2c_zynq_to_v7_clk (IN)
                         net (fo=0)                   0.000     0.833    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    AU33                 IBUF (Prop_ibuf_I_O)         0.465     1.298 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           0.503     1.801    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.843    -1.042 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.747    -0.295    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.269 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=1451, routed)        0.636     0.367    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rx_user_clk
    SLICE_X31Y295        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y295        FDRE (Prop_fdre_C_Q)         0.100     0.467 f  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/Q
                         net (fo=93, routed)          0.185     0.652    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[5].wr_stg_inst/AR[0]
    SLICE_X24Y295        FDCE                                         f  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[5].wr_stg_inst/Q_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.833     0.833 r  
    AU33                                              0.000     0.833 r  axi_c2c_zynq_to_v7_clk (IN)
                         net (fo=0)                   0.000     0.833    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    AU33                 IBUF (Prop_ibuf_I_O)         0.545     1.378 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           0.553     1.931    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.294    -1.363 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.814    -0.549    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -0.519 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=1451, routed)        0.878     0.359    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[5].wr_stg_inst/rx_user_clk
    SLICE_X24Y295        FDCE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[5].wr_stg_inst/Q_reg_reg[5]/C
                         clock pessimism              0.077     0.436    
    SLICE_X24Y295        FDCE (Remov_fdce_C_CLR)     -0.050     0.386    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[5].wr_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.386    
                         arrival time                           0.652    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out  {rise@0.833ns fall@2.500ns period=3.333ns})
  Destination:            i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out  {rise@0.833ns fall@2.500ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@0.833ns - clk_out rise@0.833ns)
  Data Path Delay:        0.260ns  (logic 0.107ns (41.210%)  route 0.153ns (58.790%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.519ns = ( 0.314 - 0.833 ) 
    Source Clock Delay      (SCD):    -0.475ns = ( 0.358 - 0.833 ) 
    Clock Pessimism Removal (CPR):    -0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.833     0.833 r  
    AU33                                              0.000     0.833 r  axi_c2c_zynq_to_v7_clk (IN)
                         net (fo=0)                   0.000     0.833    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    AU33                 IBUF (Prop_ibuf_I_O)         0.465     1.298 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           0.503     1.801    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.843    -1.042 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.747    -0.295    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.269 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=1451, routed)        0.627     0.358    i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rx_user_clk
    SLICE_X36Y270        FDPE                                         r  i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y270        FDPE (Prop_fdpe_C_Q)         0.107     0.465 f  i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.153     0.618    i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X34Y270        FDPE                                         f  i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.833     0.833 r  
    AU33                                              0.000     0.833 r  axi_c2c_zynq_to_v7_clk (IN)
                         net (fo=0)                   0.000     0.833    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    AU33                 IBUF (Prop_ibuf_I_O)         0.545     1.378 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           0.553     1.931    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.294    -1.363 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.814    -0.549    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -0.519 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=1451, routed)        0.833     0.314    i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/rx_user_clk
    SLICE_X34Y270        FDPE                                         r  i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.077     0.391    
    SLICE_X34Y270        FDPE (Remov_fdpe_C_PRE)     -0.088     0.303    i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.303    
                         arrival time                           0.618    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out  {rise@0.833ns fall@2.500ns period=3.333ns})
  Destination:            i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_out  {rise@0.833ns fall@2.500ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@0.833ns - clk_out rise@0.833ns)
  Data Path Delay:        0.260ns  (logic 0.107ns (41.210%)  route 0.153ns (58.790%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.519ns = ( 0.314 - 0.833 ) 
    Source Clock Delay      (SCD):    -0.475ns = ( 0.358 - 0.833 ) 
    Clock Pessimism Removal (CPR):    -0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.833     0.833 r  
    AU33                                              0.000     0.833 r  axi_c2c_zynq_to_v7_clk (IN)
                         net (fo=0)                   0.000     0.833    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    AU33                 IBUF (Prop_ibuf_I_O)         0.465     1.298 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           0.503     1.801    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.843    -1.042 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.747    -0.295    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.269 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=1451, routed)        0.627     0.358    i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rx_user_clk
    SLICE_X36Y270        FDPE                                         r  i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y270        FDPE (Prop_fdpe_C_Q)         0.107     0.465 f  i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.153     0.618    i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X34Y270        FDPE                                         f  i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.833     0.833 r  
    AU33                                              0.000     0.833 r  axi_c2c_zynq_to_v7_clk (IN)
                         net (fo=0)                   0.000     0.833    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    AU33                 IBUF (Prop_ibuf_I_O)         0.545     1.378 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           0.553     1.931    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.294    -1.363 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.814    -0.549    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -0.519 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=1451, routed)        0.833     0.314    i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/rx_user_clk
    SLICE_X34Y270        FDPE                                         r  i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.077     0.391    
    SLICE_X34Y270        FDPE (Remov_fdpe_C_PRE)     -0.088     0.303    i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -0.303    
                         arrival time                           0.618    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out  {rise@0.833ns fall@2.500ns period=3.333ns})
  Destination:            i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/PRE
                            (removal check against rising-edge clock clk_out  {rise@0.833ns fall@2.500ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@0.833ns - clk_out rise@0.833ns)
  Data Path Delay:        0.249ns  (logic 0.107ns (42.943%)  route 0.142ns (57.057%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.507ns = ( 0.326 - 0.833 ) 
    Source Clock Delay      (SCD):    -0.466ns = ( 0.367 - 0.833 ) 
    Clock Pessimism Removal (CPR):    -0.055ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.833     0.833 r  
    AU33                                              0.000     0.833 r  axi_c2c_zynq_to_v7_clk (IN)
                         net (fo=0)                   0.000     0.833    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    AU33                 IBUF (Prop_ibuf_I_O)         0.465     1.298 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           0.503     1.801    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.843    -1.042 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.747    -0.295    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.269 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=1451, routed)        0.636     0.367    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rx_user_clk
    SLICE_X32Y296        FDPE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y296        FDPE (Prop_fdpe_C_Q)         0.107     0.474 f  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.142     0.616    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/grstd1.grst_full.grst_f.rst_d2_reg
    SLICE_X30Y296        FDPE                                         f  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.833     0.833 r  
    AU33                                              0.000     0.833 r  axi_c2c_zynq_to_v7_clk (IN)
                         net (fo=0)                   0.000     0.833    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    AU33                 IBUF (Prop_ibuf_I_O)         0.545     1.378 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           0.553     1.931    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.294    -1.363 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.814    -0.549    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -0.519 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=1451, routed)        0.845     0.326    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/rx_user_clk
    SLICE_X30Y296        FDPE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/C
                         clock pessimism              0.055     0.381    
    SLICE_X30Y296        FDPE (Remov_fdpe_C_PRE)     -0.088     0.293    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg
  -------------------------------------------------------------------
                         required time                         -0.293    
                         arrival time                           0.616    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out  {rise@0.833ns fall@2.500ns period=3.333ns})
  Destination:            i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_out  {rise@0.833ns fall@2.500ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@0.833ns - clk_out rise@0.833ns)
  Data Path Delay:        0.249ns  (logic 0.107ns (42.943%)  route 0.142ns (57.057%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.507ns = ( 0.326 - 0.833 ) 
    Source Clock Delay      (SCD):    -0.466ns = ( 0.367 - 0.833 ) 
    Clock Pessimism Removal (CPR):    -0.055ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.833     0.833 r  
    AU33                                              0.000     0.833 r  axi_c2c_zynq_to_v7_clk (IN)
                         net (fo=0)                   0.000     0.833    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    AU33                 IBUF (Prop_ibuf_I_O)         0.465     1.298 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           0.503     1.801    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.843    -1.042 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.747    -0.295    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.269 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=1451, routed)        0.636     0.367    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rx_user_clk
    SLICE_X32Y296        FDPE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y296        FDPE (Prop_fdpe_C_Q)         0.107     0.474 f  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.142     0.616    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/grstd1.grst_full.grst_f.rst_d2_reg
    SLICE_X30Y296        FDPE                                         f  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.833     0.833 r  
    AU33                                              0.000     0.833 r  axi_c2c_zynq_to_v7_clk (IN)
                         net (fo=0)                   0.000     0.833    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    AU33                 IBUF (Prop_ibuf_I_O)         0.545     1.378 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           0.553     1.931    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.294    -1.363 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.814    -0.549    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -0.519 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=1451, routed)        0.845     0.326    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/rx_user_clk
    SLICE_X30Y296        FDPE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.055     0.381    
    SLICE_X30Y296        FDPE (Remov_fdpe_C_PRE)     -0.088     0.293    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -0.293    
                         arrival time                           0.616    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@0.833ns fall@2.500ns period=3.333ns})
  Destination:            i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/CLR
                            (removal check against rising-edge clock clk_out  {rise@0.833ns fall@2.500ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@0.833ns - clk_out rise@0.833ns)
  Data Path Delay:        0.332ns  (logic 0.100ns (30.161%)  route 0.232ns (69.839%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.476ns = ( 0.357 - 0.833 ) 
    Source Clock Delay      (SCD):    -0.466ns = ( 0.367 - 0.833 ) 
    Clock Pessimism Removal (CPR):    -0.077ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    0.833     0.833 r  
    AU33                                              0.000     0.833 r  axi_c2c_zynq_to_v7_clk (IN)
                         net (fo=0)                   0.000     0.833    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    AU33                 IBUF (Prop_ibuf_I_O)         0.465     1.298 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           0.503     1.801    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.843    -1.042 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.747    -0.295    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.269 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=1451, routed)        0.636     0.367    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rx_user_clk
    SLICE_X31Y295        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y295        FDRE (Prop_fdre_C_Q)         0.100     0.467 f  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/Q
                         net (fo=93, routed)          0.232     0.699    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X29Y295        FDCE                                         f  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    0.833     0.833 r  
    AU33                                              0.000     0.833 r  axi_c2c_zynq_to_v7_clk (IN)
                         net (fo=0)                   0.000     0.833    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    AU33                 IBUF (Prop_ibuf_I_O)         0.545     1.378 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           0.553     1.931    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.294    -1.363 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.814    -0.549    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -0.519 r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_phy_inst/slave_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=1451, routed)        0.876     0.357    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/rx_user_clk
    SLICE_X29Y295        FDCE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/C
                         clock pessimism              0.077     0.434    
    SLICE_X29Y295        FDCE (Remov_fdce_C_CLR)     -0.069     0.365    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.365    
                         arrival time                           0.699    
  -------------------------------------------------------------------
                         slack                                  0.334    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out3_v7_bd_clk_wiz_0_0
  To Clock:  clk_out3_v7_bd_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       17.482ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.295ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.482ns  (required time - arrival time)
  Source:                 i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out3_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_v7_bd_clk_wiz_0_0 rise@20.000ns - clk_out3_v7_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.077ns  (logic 0.204ns (9.820%)  route 1.873ns (90.180%))
  Logic Levels:           0  
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.320ns = ( 25.320 - 20.000 ) 
    Source Clock Delay      (SCD):    5.820ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.859     0.859 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.940    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.017 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           2.373     4.390    i_v7_bd/clk_wiz_0/inst/clk_out3_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.483 r  i_v7_bd/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2983, routed)        1.337     5.820    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/m_aclk
    SLICE_X48Y298        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y298        FDRE (Prop_fdre_C_Q)         0.204     6.024 f  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/Q
                         net (fo=81, routed)          1.873     7.897    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/out
    SLICE_X61Y300        FDCE                                         f  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_v7_bd_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H28                                               0.000    20.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000    20.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.757    20.757 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.743    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    21.816 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           2.175    23.991    i_v7_bd/clk_wiz_0/inst/clk_out3_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    24.074 r  i_v7_bd/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2983, routed)        1.246    25.320    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/m_aclk
    SLICE_X61Y300        FDCE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[5]/C
                         clock pessimism              0.422    25.742    
                         clock uncertainty           -0.070    25.671    
    SLICE_X61Y300        FDCE (Recov_fdce_C_CLR)     -0.292    25.379    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[5]
  -------------------------------------------------------------------
                         required time                         25.379    
                         arrival time                          -7.897    
  -------------------------------------------------------------------
                         slack                                 17.482    

Slack (MET) :             17.482ns  (required time - arrival time)
  Source:                 i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out3_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_v7_bd_clk_wiz_0_0 rise@20.000ns - clk_out3_v7_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.077ns  (logic 0.204ns (9.820%)  route 1.873ns (90.180%))
  Logic Levels:           0  
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.320ns = ( 25.320 - 20.000 ) 
    Source Clock Delay      (SCD):    5.820ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.859     0.859 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.940    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.017 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           2.373     4.390    i_v7_bd/clk_wiz_0/inst/clk_out3_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.483 r  i_v7_bd/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2983, routed)        1.337     5.820    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/m_aclk
    SLICE_X48Y298        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y298        FDRE (Prop_fdre_C_Q)         0.204     6.024 f  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/Q
                         net (fo=81, routed)          1.873     7.897    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/out
    SLICE_X61Y300        FDCE                                         f  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_v7_bd_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H28                                               0.000    20.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000    20.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.757    20.757 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.743    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    21.816 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           2.175    23.991    i_v7_bd/clk_wiz_0/inst/clk_out3_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    24.074 r  i_v7_bd/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2983, routed)        1.246    25.320    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/m_aclk
    SLICE_X61Y300        FDCE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[6]/C
                         clock pessimism              0.422    25.742    
                         clock uncertainty           -0.070    25.671    
    SLICE_X61Y300        FDCE (Recov_fdce_C_CLR)     -0.292    25.379    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[6]
  -------------------------------------------------------------------
                         required time                         25.379    
                         arrival time                          -7.897    
  -------------------------------------------------------------------
                         slack                                 17.482    

Slack (MET) :             17.483ns  (required time - arrival time)
  Source:                 i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out3_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_v7_bd_clk_wiz_0_0 rise@20.000ns - clk_out3_v7_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.083ns  (logic 0.204ns (9.792%)  route 1.879ns (90.208%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.189ns = ( 25.189 - 20.000 ) 
    Source Clock Delay      (SCD):    5.820ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.859     0.859 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.940    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.017 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           2.373     4.390    i_v7_bd/clk_wiz_0/inst/clk_out3_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.483 r  i_v7_bd/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2983, routed)        1.337     5.820    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/m_aclk
    SLICE_X48Y298        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y298        FDRE (Prop_fdre_C_Q)         0.204     6.024 f  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/Q
                         net (fo=81, routed)          1.879     7.903    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/out
    SLICE_X60Y299        FDCE                                         f  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_v7_bd_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H28                                               0.000    20.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000    20.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.757    20.757 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.743    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    21.816 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           2.175    23.991    i_v7_bd/clk_wiz_0/inst/clk_out3_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    24.074 r  i_v7_bd/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2983, routed)        1.115    25.189    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/m_aclk
    SLICE_X60Y299        FDCE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[7]/C
                         clock pessimism              0.502    25.691    
                         clock uncertainty           -0.070    25.620    
    SLICE_X60Y299        FDCE (Recov_fdce_C_CLR)     -0.234    25.386    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[7]
  -------------------------------------------------------------------
                         required time                         25.386    
                         arrival time                          -7.903    
  -------------------------------------------------------------------
                         slack                                 17.483    

Slack (MET) :             17.540ns  (required time - arrival time)
  Source:                 i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out3_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_v7_bd_clk_wiz_0_0 rise@20.000ns - clk_out3_v7_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.077ns  (logic 0.204ns (9.820%)  route 1.873ns (90.180%))
  Logic Levels:           0  
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.320ns = ( 25.320 - 20.000 ) 
    Source Clock Delay      (SCD):    5.820ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.859     0.859 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.940    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.017 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           2.373     4.390    i_v7_bd/clk_wiz_0/inst/clk_out3_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.483 r  i_v7_bd/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2983, routed)        1.337     5.820    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/m_aclk
    SLICE_X48Y298        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y298        FDRE (Prop_fdre_C_Q)         0.204     6.024 f  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/Q
                         net (fo=81, routed)          1.873     7.897    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/out
    SLICE_X60Y300        FDCE                                         f  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_v7_bd_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H28                                               0.000    20.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000    20.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.757    20.757 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.743    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    21.816 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           2.175    23.991    i_v7_bd/clk_wiz_0/inst/clk_out3_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    24.074 r  i_v7_bd/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2983, routed)        1.246    25.320    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/m_aclk
    SLICE_X60Y300        FDCE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                         clock pessimism              0.422    25.742    
                         clock uncertainty           -0.070    25.671    
    SLICE_X60Y300        FDCE (Recov_fdce_C_CLR)     -0.234    25.437    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                         25.437    
                         arrival time                          -7.897    
  -------------------------------------------------------------------
                         slack                                 17.540    

Slack (MET) :             17.540ns  (required time - arrival time)
  Source:                 i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out3_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_v7_bd_clk_wiz_0_0 rise@20.000ns - clk_out3_v7_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.077ns  (logic 0.204ns (9.820%)  route 1.873ns (90.180%))
  Logic Levels:           0  
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.320ns = ( 25.320 - 20.000 ) 
    Source Clock Delay      (SCD):    5.820ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.859     0.859 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.940    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.017 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           2.373     4.390    i_v7_bd/clk_wiz_0/inst/clk_out3_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.483 r  i_v7_bd/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2983, routed)        1.337     5.820    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/m_aclk
    SLICE_X48Y298        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y298        FDRE (Prop_fdre_C_Q)         0.204     6.024 f  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/Q
                         net (fo=81, routed)          1.873     7.897    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/out
    SLICE_X60Y300        FDCE                                         f  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_v7_bd_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H28                                               0.000    20.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000    20.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.757    20.757 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.743    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    21.816 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           2.175    23.991    i_v7_bd/clk_wiz_0/inst/clk_out3_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    24.074 r  i_v7_bd/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2983, routed)        1.246    25.320    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/m_aclk
    SLICE_X60Y300        FDCE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                         clock pessimism              0.422    25.742    
                         clock uncertainty           -0.070    25.671    
    SLICE_X60Y300        FDCE (Recov_fdce_C_CLR)     -0.234    25.437    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         25.437    
                         arrival time                          -7.897    
  -------------------------------------------------------------------
                         slack                                 17.540    

Slack (MET) :             17.540ns  (required time - arrival time)
  Source:                 i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out3_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_v7_bd_clk_wiz_0_0 rise@20.000ns - clk_out3_v7_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.077ns  (logic 0.204ns (9.820%)  route 1.873ns (90.180%))
  Logic Levels:           0  
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.320ns = ( 25.320 - 20.000 ) 
    Source Clock Delay      (SCD):    5.820ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.859     0.859 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.940    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.017 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           2.373     4.390    i_v7_bd/clk_wiz_0/inst/clk_out3_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.483 r  i_v7_bd/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2983, routed)        1.337     5.820    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/m_aclk
    SLICE_X48Y298        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y298        FDRE (Prop_fdre_C_Q)         0.204     6.024 f  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/Q
                         net (fo=81, routed)          1.873     7.897    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/out
    SLICE_X60Y300        FDCE                                         f  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_v7_bd_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H28                                               0.000    20.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000    20.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.757    20.757 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.743    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    21.816 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           2.175    23.991    i_v7_bd/clk_wiz_0/inst/clk_out3_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    24.074 r  i_v7_bd/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2983, routed)        1.246    25.320    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/m_aclk
    SLICE_X60Y300        FDCE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                         clock pessimism              0.422    25.742    
                         clock uncertainty           -0.070    25.671    
    SLICE_X60Y300        FDCE (Recov_fdce_C_CLR)     -0.234    25.437    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                         25.437    
                         arrival time                          -7.897    
  -------------------------------------------------------------------
                         slack                                 17.540    

Slack (MET) :             17.540ns  (required time - arrival time)
  Source:                 i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out3_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_v7_bd_clk_wiz_0_0 rise@20.000ns - clk_out3_v7_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.077ns  (logic 0.204ns (9.820%)  route 1.873ns (90.180%))
  Logic Levels:           0  
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.320ns = ( 25.320 - 20.000 ) 
    Source Clock Delay      (SCD):    5.820ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.859     0.859 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.940    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.017 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           2.373     4.390    i_v7_bd/clk_wiz_0/inst/clk_out3_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.483 r  i_v7_bd/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2983, routed)        1.337     5.820    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/m_aclk
    SLICE_X48Y298        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y298        FDRE (Prop_fdre_C_Q)         0.204     6.024 f  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/Q
                         net (fo=81, routed)          1.873     7.897    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/out
    SLICE_X60Y300        FDCE                                         f  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_v7_bd_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H28                                               0.000    20.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000    20.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.757    20.757 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.743    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    21.816 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           2.175    23.991    i_v7_bd/clk_wiz_0/inst/clk_out3_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    24.074 r  i_v7_bd/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2983, routed)        1.246    25.320    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/m_aclk
    SLICE_X60Y300        FDCE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[4]/C
                         clock pessimism              0.422    25.742    
                         clock uncertainty           -0.070    25.671    
    SLICE_X60Y300        FDCE (Recov_fdce_C_CLR)     -0.234    25.437    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[4]
  -------------------------------------------------------------------
                         required time                         25.437    
                         arrival time                          -7.897    
  -------------------------------------------------------------------
                         slack                                 17.540    

Slack (MET) :             17.588ns  (required time - arrival time)
  Source:                 i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out3_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_v7_bd_clk_wiz_0_0 rise@20.000ns - clk_out3_v7_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.996ns  (logic 0.204ns (10.219%)  route 1.792ns (89.781%))
  Logic Levels:           0  
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.320ns = ( 25.320 - 20.000 ) 
    Source Clock Delay      (SCD):    5.820ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.859     0.859 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.940    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.017 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           2.373     4.390    i_v7_bd/clk_wiz_0/inst/clk_out3_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.483 r  i_v7_bd/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2983, routed)        1.337     5.820    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/m_aclk
    SLICE_X48Y298        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y298        FDRE (Prop_fdre_C_Q)         0.204     6.024 f  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/Q
                         net (fo=81, routed)          1.792     7.816    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/out
    SLICE_X60Y301        FDCE                                         f  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_v7_bd_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H28                                               0.000    20.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000    20.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.757    20.757 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.743    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    21.816 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           2.175    23.991    i_v7_bd/clk_wiz_0/inst/clk_out3_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    24.074 r  i_v7_bd/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2983, routed)        1.246    25.320    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/m_aclk
    SLICE_X60Y301        FDCE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[7]/C
                         clock pessimism              0.422    25.742    
                         clock uncertainty           -0.070    25.671    
    SLICE_X60Y301        FDCE (Recov_fdce_C_CLR)     -0.267    25.404    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[7]
  -------------------------------------------------------------------
                         required time                         25.404    
                         arrival time                          -7.816    
  -------------------------------------------------------------------
                         slack                                 17.588    

Slack (MET) :             17.621ns  (required time - arrival time)
  Source:                 i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out3_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_v7_bd_clk_wiz_0_0 rise@20.000ns - clk_out3_v7_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.996ns  (logic 0.204ns (10.219%)  route 1.792ns (89.781%))
  Logic Levels:           0  
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.320ns = ( 25.320 - 20.000 ) 
    Source Clock Delay      (SCD):    5.820ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.859     0.859 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.940    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.017 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           2.373     4.390    i_v7_bd/clk_wiz_0/inst/clk_out3_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.483 r  i_v7_bd/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2983, routed)        1.337     5.820    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/m_aclk
    SLICE_X48Y298        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y298        FDRE (Prop_fdre_C_Q)         0.204     6.024 f  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/Q
                         net (fo=81, routed)          1.792     7.816    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/out
    SLICE_X60Y301        FDCE                                         f  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_v7_bd_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H28                                               0.000    20.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000    20.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.757    20.757 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.743    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    21.816 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           2.175    23.991    i_v7_bd/clk_wiz_0/inst/clk_out3_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    24.074 r  i_v7_bd/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2983, routed)        1.246    25.320    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/m_aclk
    SLICE_X60Y301        FDCE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                         clock pessimism              0.422    25.742    
                         clock uncertainty           -0.070    25.671    
    SLICE_X60Y301        FDCE (Recov_fdce_C_CLR)     -0.234    25.437    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         25.437    
                         arrival time                          -7.816    
  -------------------------------------------------------------------
                         slack                                 17.621    

Slack (MET) :             17.845ns  (required time - arrival time)
  Source:                 i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out3_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_v7_bd_clk_wiz_0_0 rise@20.000ns - clk_out3_v7_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.675ns  (logic 0.204ns (12.182%)  route 1.471ns (87.818%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.182ns = ( 25.182 - 20.000 ) 
    Source Clock Delay      (SCD):    5.802ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.859     0.859 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.940    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.017 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           2.373     4.390    i_v7_bd/clk_wiz_0/inst/clk_out3_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.483 r  i_v7_bd/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2983, routed)        1.319     5.802    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/m_aclk
    SLICE_X55Y287        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y287        FDRE (Prop_fdre_C_Q)         0.204     6.006 f  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst/Q_reg_reg[0]/Q
                         net (fo=81, routed)          1.471     7.476    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/out
    SLICE_X73Y288        FDCE                                         f  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_v7_bd_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H28                                               0.000    20.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000    20.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.757    20.757 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    21.743    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    21.816 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           2.175    23.991    i_v7_bd/clk_wiz_0/inst/clk_out3_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    24.074 r  i_v7_bd/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2983, routed)        1.108    25.182    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/m_aclk
    SLICE_X73Y288        FDCE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                         clock pessimism              0.502    25.684    
                         clock uncertainty           -0.070    25.613    
    SLICE_X73Y288        FDCE (Recov_fdce_C_CLR)     -0.292    25.321    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         25.321    
                         arrival time                          -7.476    
  -------------------------------------------------------------------
                         slack                                 17.845    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/PRE
                            (removal check against rising-edge clock clk_out3_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_v7_bd_clk_wiz_0_0 rise@0.000ns - clk_out3_v7_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.091ns (46.341%)  route 0.105ns (53.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.307ns
    Source Clock Delay      (SCD):    2.887ns
    Clock Pessimism Removal (CPR):    0.409ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.342     0.342 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.845    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.895 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.338     2.233    i_v7_bd/clk_wiz_0/inst/clk_out3_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.259 r  i_v7_bd/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2983, routed)        0.628     2.887    i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_axi_lite_aclk
    SLICE_X47Y266        FDPE                                         r  i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y266        FDPE (Prop_fdpe_C_Q)         0.091     2.978 f  i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=4, routed)           0.105     3.083    i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/out
    SLICE_X47Y267        FDPE                                         f  i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.423     0.423 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.976    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.029 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.414     2.443    i_v7_bd/clk_wiz_0/inst/clk_out3_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.473 r  i_v7_bd/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2983, routed)        0.834     3.307    i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/m_axi_lite_aclk
    SLICE_X47Y267        FDPE                                         r  i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/C
                         clock pessimism             -0.409     2.898    
    SLICE_X47Y267        FDPE (Remov_fdpe_C_PRE)     -0.110     2.788    i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg
  -------------------------------------------------------------------
                         required time                         -2.788    
                         arrival time                           3.083    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_out3_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_v7_bd_clk_wiz_0_0 rise@0.000ns - clk_out3_v7_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.091ns (37.963%)  route 0.149ns (62.037%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.312ns
    Source Clock Delay      (SCD):    2.891ns
    Clock Pessimism Removal (CPR):    0.408ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.342     0.342 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.845    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.895 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.338     2.233    i_v7_bd/clk_wiz_0/inst/clk_out3_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.259 r  i_v7_bd/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2983, routed)        0.632     2.891    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_aclk
    SLICE_X35Y286        FDPE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y286        FDPE (Prop_fdpe_C_Q)         0.091     2.982 f  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=2, routed)           0.149     3.130    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/grstd1.grst_full.grst_f.rst_d2_reg
    SLICE_X34Y285        FDPE                                         f  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.423     0.423 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.976    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.029 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.414     2.443    i_v7_bd/clk_wiz_0/inst/clk_out3_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.473 r  i_v7_bd/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2983, routed)        0.839     3.312    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/m_aclk
    SLICE_X34Y285        FDPE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.408     2.904    
    SLICE_X34Y285        FDPE (Remov_fdpe_C_PRE)     -0.090     2.814    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -2.814    
                         arrival time                           3.130    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out3_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_v7_bd_clk_wiz_0_0 rise@0.000ns - clk_out3_v7_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.091ns (37.952%)  route 0.149ns (62.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.306ns
    Source Clock Delay      (SCD):    2.887ns
    Clock Pessimism Removal (CPR):    0.409ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.342     0.342 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.845    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.895 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.338     2.233    i_v7_bd/clk_wiz_0/inst/clk_out3_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.259 r  i_v7_bd/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2983, routed)        0.628     2.887    i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_axi_lite_aclk
    SLICE_X47Y266        FDPE                                         r  i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y266        FDPE (Prop_fdpe_C_Q)         0.091     2.978 f  i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=4, routed)           0.149     3.127    i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/grstd1.grst_full.grst_f.rst_d2_reg
    SLICE_X46Y268        FDPE                                         f  i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.423     0.423 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.976    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.029 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.414     2.443    i_v7_bd/clk_wiz_0/inst/clk_out3_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.473 r  i_v7_bd/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2983, routed)        0.833     3.306    i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/m_axi_lite_aclk
    SLICE_X46Y268        FDPE                                         r  i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.409     2.897    
    SLICE_X46Y268        FDPE (Remov_fdpe_C_PRE)     -0.090     2.807    i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.807    
                         arrival time                           3.127    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_out3_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_v7_bd_clk_wiz_0_0 rise@0.000ns - clk_out3_v7_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.091ns (37.952%)  route 0.149ns (62.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.306ns
    Source Clock Delay      (SCD):    2.887ns
    Clock Pessimism Removal (CPR):    0.409ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.342     0.342 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.845    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.895 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.338     2.233    i_v7_bd/clk_wiz_0/inst/clk_out3_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.259 r  i_v7_bd/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2983, routed)        0.628     2.887    i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_axi_lite_aclk
    SLICE_X47Y266        FDPE                                         r  i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y266        FDPE (Prop_fdpe_C_Q)         0.091     2.978 f  i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=4, routed)           0.149     3.127    i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/grstd1.grst_full.grst_f.rst_d2_reg
    SLICE_X46Y268        FDPE                                         f  i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.423     0.423 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.976    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.029 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.414     2.443    i_v7_bd/clk_wiz_0/inst/clk_out3_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.473 r  i_v7_bd/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2983, routed)        0.833     3.306    i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/m_axi_lite_aclk
    SLICE_X46Y268        FDPE                                         r  i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.409     2.897    
    SLICE_X46Y268        FDPE (Remov_fdpe_C_PRE)     -0.090     2.807    i_v7_bd/axi_chip2chip_0/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -2.807    
                         arrival time                           3.127    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock clk_out3_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_v7_bd_clk_wiz_0_0 rise@0.000ns - clk_out3_v7_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.100ns (33.754%)  route 0.196ns (66.246%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.311ns
    Source Clock Delay      (SCD):    2.892ns
    Clock Pessimism Removal (CPR):    0.408ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.342     0.342 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.845    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.895 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.338     2.233    i_v7_bd/clk_wiz_0/inst/clk_out3_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.259 r  i_v7_bd/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2983, routed)        0.633     2.892    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_aclk
    SLICE_X35Y287        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y287        FDRE (Prop_fdre_C_Q)         0.100     2.992 f  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/Q
                         net (fo=56, routed)          0.196     3.188    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X34Y284        FDCE                                         f  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.423     0.423 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.976    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.029 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.414     2.443    i_v7_bd/clk_wiz_0/inst/clk_out3_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.473 r  i_v7_bd/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2983, routed)        0.838     3.311    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/m_aclk
    SLICE_X34Y284        FDCE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/C
                         clock pessimism             -0.408     2.903    
    SLICE_X34Y284        FDCE (Remov_fdce_C_CLR)     -0.050     2.853    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.853    
                         arrival time                           3.188    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[5]/CLR
                            (removal check against rising-edge clock clk_out3_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_v7_bd_clk_wiz_0_0 rise@0.000ns - clk_out3_v7_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.100ns (33.754%)  route 0.196ns (66.246%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.311ns
    Source Clock Delay      (SCD):    2.892ns
    Clock Pessimism Removal (CPR):    0.408ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.342     0.342 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.845    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.895 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.338     2.233    i_v7_bd/clk_wiz_0/inst/clk_out3_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.259 r  i_v7_bd/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2983, routed)        0.633     2.892    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_aclk
    SLICE_X35Y287        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y287        FDRE (Prop_fdre_C_Q)         0.100     2.992 f  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/Q
                         net (fo=56, routed)          0.196     3.188    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X35Y284        FDCE                                         f  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.423     0.423 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.976    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.029 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.414     2.443    i_v7_bd/clk_wiz_0/inst/clk_out3_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.473 r  i_v7_bd/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2983, routed)        0.838     3.311    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/m_aclk
    SLICE_X35Y284        FDCE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[5]/C
                         clock pessimism             -0.408     2.903    
    SLICE_X35Y284        FDCE (Remov_fdce_C_CLR)     -0.069     2.834    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.834    
                         arrival time                           3.188    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[6]/CLR
                            (removal check against rising-edge clock clk_out3_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_v7_bd_clk_wiz_0_0 rise@0.000ns - clk_out3_v7_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.100ns (33.754%)  route 0.196ns (66.246%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.311ns
    Source Clock Delay      (SCD):    2.892ns
    Clock Pessimism Removal (CPR):    0.408ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.342     0.342 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.845    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.895 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.338     2.233    i_v7_bd/clk_wiz_0/inst/clk_out3_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.259 r  i_v7_bd/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2983, routed)        0.633     2.892    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_aclk
    SLICE_X35Y287        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y287        FDRE (Prop_fdre_C_Q)         0.100     2.992 f  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/Q
                         net (fo=56, routed)          0.196     3.188    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X35Y284        FDCE                                         f  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.423     0.423 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.976    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.029 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.414     2.443    i_v7_bd/clk_wiz_0/inst/clk_out3_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.473 r  i_v7_bd/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2983, routed)        0.838     3.311    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/m_aclk
    SLICE_X35Y284        FDCE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[6]/C
                         clock pessimism             -0.408     2.903    
    SLICE_X35Y284        FDCE (Remov_fdce_C_CLR)     -0.069     2.834    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.834    
                         arrival time                           3.188    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[7]/CLR
                            (removal check against rising-edge clock clk_out3_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_v7_bd_clk_wiz_0_0 rise@0.000ns - clk_out3_v7_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.100ns (33.754%)  route 0.196ns (66.246%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.311ns
    Source Clock Delay      (SCD):    2.892ns
    Clock Pessimism Removal (CPR):    0.408ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.342     0.342 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.845    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.895 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.338     2.233    i_v7_bd/clk_wiz_0/inst/clk_out3_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.259 r  i_v7_bd/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2983, routed)        0.633     2.892    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_aclk
    SLICE_X35Y287        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y287        FDRE (Prop_fdre_C_Q)         0.100     2.992 f  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/Q
                         net (fo=56, routed)          0.196     3.188    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X35Y284        FDCE                                         f  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.423     0.423 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.976    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.029 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.414     2.443    i_v7_bd/clk_wiz_0/inst/clk_out3_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.473 r  i_v7_bd/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2983, routed)        0.838     3.311    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/m_aclk
    SLICE_X35Y284        FDCE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[7]/C
                         clock pessimism             -0.408     2.903    
    SLICE_X35Y284        FDCE (Remov_fdce_C_CLR)     -0.069     2.834    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.834    
                         arrival time                           3.188    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[8]/CLR
                            (removal check against rising-edge clock clk_out3_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_v7_bd_clk_wiz_0_0 rise@0.000ns - clk_out3_v7_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.100ns (33.754%)  route 0.196ns (66.246%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.311ns
    Source Clock Delay      (SCD):    2.892ns
    Clock Pessimism Removal (CPR):    0.408ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.342     0.342 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.845    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.895 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.338     2.233    i_v7_bd/clk_wiz_0/inst/clk_out3_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.259 r  i_v7_bd/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2983, routed)        0.633     2.892    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_aclk
    SLICE_X35Y287        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y287        FDRE (Prop_fdre_C_Q)         0.100     2.992 f  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/Q
                         net (fo=56, routed)          0.196     3.188    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X35Y284        FDCE                                         f  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.423     0.423 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.976    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.029 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.414     2.443    i_v7_bd/clk_wiz_0/inst/clk_out3_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.473 r  i_v7_bd/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2983, routed)        0.838     3.311    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/m_aclk
    SLICE_X35Y284        FDCE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[8]/C
                         clock pessimism             -0.408     2.903    
    SLICE_X35Y284        FDCE (Remov_fdce_C_CLR)     -0.069     2.834    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.834    
                         arrival time                           3.188    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out3_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_v7_bd_clk_wiz_0_0 rise@0.000ns - clk_out3_v7_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.100ns (28.611%)  route 0.250ns (71.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.311ns
    Source Clock Delay      (SCD):    2.892ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.342     0.342 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.845    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.895 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.338     2.233    i_v7_bd/clk_wiz_0/inst/clk_out3_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.259 r  i_v7_bd/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2983, routed)        0.633     2.892    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_aclk
    SLICE_X35Y287        FDRE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y287        FDRE (Prop_fdre_C_Q)         0.100     2.992 f  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.safety_ckt_wr_rst_i_reg/Q
                         net (fo=56, routed)          0.250     3.241    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X36Y284        FDCE                                         f  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.423     0.423 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.976    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.029 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.414     2.443    i_v7_bd/clk_wiz_0/inst/clk_out3_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.473 r  i_v7_bd/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2983, routed)        0.838     3.311    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/m_aclk
    SLICE_X36Y284        FDCE                                         r  i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.387     2.924    
    SLICE_X36Y284        FDCE (Remov_fdce_C_CLR)     -0.050     2.874    i_v7_bd/axi_chip2chip_0/inst/slave_fpga_gen.axi_chip2chip_slave_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.874    
                         arrival time                           3.241    
  -------------------------------------------------------------------
                         slack                                  0.368    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out4_v7_bd_clk_wiz_0_0
  To Clock:  clk_out4_v7_bd_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        2.019ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.255ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.019ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_5_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_out4_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out4_v7_bd_clk_wiz_0_0 rise@4.167ns - clk_out4_v7_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.873ns  (logic 0.302ns (16.127%)  route 1.571ns (83.873%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.704ns = ( 9.870 - 4.167 ) 
    Source Clock Delay      (SCD):    6.245ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.859     0.859 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.940    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.017 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           2.373     4.390    i_v7_bd/clk_wiz_0/inst/clk_out4_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.483 r  i_v7_bd/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97792, routed)       1.762     6.245    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X92Y83         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y83         FDRE (Prop_fdre_C_Q)         0.259     6.504 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_5_reg/Q
                         net (fo=1, routed)           0.528     7.032    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/icn_cmd_en_5_reg
    SLICE_X91Y83         LUT2 (Prop_lut2_I0_O)        0.043     7.075 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1__0/O
                         net (fo=20, routed)          1.042     8.117    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg_0
    SLICE_X81Y82         FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_v7_bd_clk_wiz_0_0 rise edge)
                                                      4.167     4.167 r  
    H28                                               0.000     4.167 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     4.167    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.757     4.923 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     5.909    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     5.982 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           2.175     8.157    i_v7_bd/clk_wiz_0/inst/clk_out4_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     8.240 r  i_v7_bd/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97792, routed)       1.630     9.870    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X81Y82         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.501    10.371    
                         clock uncertainty           -0.057    10.314    
    SLICE_X81Y82         FDPE (Recov_fdpe_C_PRE)     -0.178    10.136    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         10.136    
                         arrival time                          -8.117    
  -------------------------------------------------------------------
                         slack                                  2.019    

Slack (MET) :             2.019ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_5_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_out4_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out4_v7_bd_clk_wiz_0_0 rise@4.167ns - clk_out4_v7_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.873ns  (logic 0.302ns (16.127%)  route 1.571ns (83.873%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.704ns = ( 9.870 - 4.167 ) 
    Source Clock Delay      (SCD):    6.245ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.859     0.859 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.940    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.017 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           2.373     4.390    i_v7_bd/clk_wiz_0/inst/clk_out4_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.483 r  i_v7_bd/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97792, routed)       1.762     6.245    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X92Y83         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y83         FDRE (Prop_fdre_C_Q)         0.259     6.504 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_5_reg/Q
                         net (fo=1, routed)           0.528     7.032    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/icn_cmd_en_5_reg
    SLICE_X91Y83         LUT2 (Prop_lut2_I0_O)        0.043     7.075 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1__0/O
                         net (fo=20, routed)          1.042     8.117    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg_0
    SLICE_X81Y82         FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_v7_bd_clk_wiz_0_0 rise edge)
                                                      4.167     4.167 r  
    H28                                               0.000     4.167 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     4.167    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.757     4.923 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     5.909    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     5.982 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           2.175     8.157    i_v7_bd/clk_wiz_0/inst/clk_out4_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     8.240 r  i_v7_bd/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97792, routed)       1.630     9.870    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X81Y82         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.501    10.371    
                         clock uncertainty           -0.057    10.314    
    SLICE_X81Y82         FDPE (Recov_fdpe_C_PRE)     -0.178    10.136    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         10.136    
                         arrival time                          -8.117    
  -------------------------------------------------------------------
                         slack                                  2.019    

Slack (MET) :             2.647ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/PRE
                            (recovery check against rising-edge clock clk_out4_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out4_v7_bd_clk_wiz_0_0 rise@4.167ns - clk_out4_v7_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.241ns  (logic 0.223ns (17.970%)  route 1.018ns (82.030%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.702ns = ( 9.868 - 4.167 ) 
    Source Clock Delay      (SCD):    6.247ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.859     0.859 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.940    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.017 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           2.373     4.390    i_v7_bd/clk_wiz_0/inst/clk_out4_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.483 r  i_v7_bd/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97792, routed)       1.764     6.247    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X94Y85         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y85         FDRE (Prop_fdre_C_Q)         0.223     6.470 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         1.018     7.487    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X87Y83         FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_v7_bd_clk_wiz_0_0 rise edge)
                                                      4.167     4.167 r  
    H28                                               0.000     4.167 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     4.167    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.757     4.923 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     5.909    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     5.982 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           2.175     8.157    i_v7_bd/clk_wiz_0/inst/clk_out4_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     8.240 r  i_v7_bd/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97792, routed)       1.628     9.868    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X87Y83         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/C
                         clock pessimism              0.501    10.369    
                         clock uncertainty           -0.057    10.312    
    SLICE_X87Y83         FDPE (Recov_fdpe_C_PRE)     -0.178    10.134    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg
  -------------------------------------------------------------------
                         required time                         10.134    
                         arrival time                          -7.487    
  -------------------------------------------------------------------
                         slack                                  2.647    

Slack (MET) :             2.654ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out4_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out4_v7_bd_clk_wiz_0_0 rise@4.167ns - clk_out4_v7_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.234ns  (logic 0.330ns (26.751%)  route 0.904ns (73.249%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.705ns = ( 9.871 - 4.167 ) 
    Source Clock Delay      (SCD):    6.250ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.859     0.859 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.940    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.017 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           2.373     4.390    i_v7_bd/clk_wiz_0/inst/clk_out4_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.483 r  i_v7_bd/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97792, routed)       1.767     6.250    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/clk
    SLICE_X76Y79         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y79         FDRE (Prop_fdre_C_Q)         0.204     6.454 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.459     6.913    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X76Y79         LUT2 (Prop_lut2_I1_O)        0.126     7.039 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1__0/O
                         net (fo=3, routed)           0.445     7.483    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X80Y83         FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_v7_bd_clk_wiz_0_0 rise edge)
                                                      4.167     4.167 r  
    H28                                               0.000     4.167 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     4.167    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.757     4.923 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     5.909    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     5.982 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           2.175     8.157    i_v7_bd/clk_wiz_0/inst/clk_out4_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     8.240 r  i_v7_bd/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97792, routed)       1.631     9.871    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X80Y83         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.501    10.372    
                         clock uncertainty           -0.057    10.315    
    SLICE_X80Y83         FDPE (Recov_fdpe_C_PRE)     -0.178    10.137    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         10.137    
                         arrival time                          -7.483    
  -------------------------------------------------------------------
                         slack                                  2.654    

Slack (MET) :             2.654ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out4_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out4_v7_bd_clk_wiz_0_0 rise@4.167ns - clk_out4_v7_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.234ns  (logic 0.330ns (26.751%)  route 0.904ns (73.249%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.705ns = ( 9.871 - 4.167 ) 
    Source Clock Delay      (SCD):    6.250ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.859     0.859 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.940    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.017 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           2.373     4.390    i_v7_bd/clk_wiz_0/inst/clk_out4_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.483 r  i_v7_bd/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97792, routed)       1.767     6.250    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/clk
    SLICE_X76Y79         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y79         FDRE (Prop_fdre_C_Q)         0.204     6.454 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.459     6.913    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X76Y79         LUT2 (Prop_lut2_I1_O)        0.126     7.039 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1__0/O
                         net (fo=3, routed)           0.445     7.483    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X80Y83         FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_v7_bd_clk_wiz_0_0 rise edge)
                                                      4.167     4.167 r  
    H28                                               0.000     4.167 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     4.167    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.757     4.923 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     5.909    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     5.982 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           2.175     8.157    i_v7_bd/clk_wiz_0/inst/clk_out4_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     8.240 r  i_v7_bd/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97792, routed)       1.631     9.871    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X80Y83         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.501    10.372    
                         clock uncertainty           -0.057    10.315    
    SLICE_X80Y83         FDPE (Recov_fdpe_C_PRE)     -0.178    10.137    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         10.137    
                         arrival time                          -7.483    
  -------------------------------------------------------------------
                         slack                                  2.654    

Slack (MET) :             2.654ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out4_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out4_v7_bd_clk_wiz_0_0 rise@4.167ns - clk_out4_v7_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.234ns  (logic 0.330ns (26.751%)  route 0.904ns (73.249%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.705ns = ( 9.871 - 4.167 ) 
    Source Clock Delay      (SCD):    6.250ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.859     0.859 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.940    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.017 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           2.373     4.390    i_v7_bd/clk_wiz_0/inst/clk_out4_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.483 r  i_v7_bd/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97792, routed)       1.767     6.250    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/clk
    SLICE_X76Y79         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y79         FDRE (Prop_fdre_C_Q)         0.204     6.454 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.459     6.913    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X76Y79         LUT2 (Prop_lut2_I1_O)        0.126     7.039 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1__0/O
                         net (fo=3, routed)           0.445     7.483    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X80Y83         FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_v7_bd_clk_wiz_0_0 rise edge)
                                                      4.167     4.167 r  
    H28                                               0.000     4.167 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     4.167    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.757     4.923 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     5.909    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     5.982 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           2.175     8.157    i_v7_bd/clk_wiz_0/inst/clk_out4_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     8.240 r  i_v7_bd/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97792, routed)       1.631     9.871    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X80Y83         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism              0.501    10.372    
                         clock uncertainty           -0.057    10.315    
    SLICE_X80Y83         FDPE (Recov_fdpe_C_PRE)     -0.178    10.137    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         10.137    
                         arrival time                          -7.483    
  -------------------------------------------------------------------
                         slack                                  2.654    

Slack (MET) :             2.694ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/CLR
                            (recovery check against rising-edge clock clk_out4_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out4_v7_bd_clk_wiz_0_0 rise@4.167ns - clk_out4_v7_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.158ns  (logic 0.223ns (19.264%)  route 0.935ns (80.736%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.705ns = ( 9.871 - 4.167 ) 
    Source Clock Delay      (SCD):    6.252ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.859     0.859 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.940    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.017 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           2.373     4.390    i_v7_bd/clk_wiz_0/inst/clk_out4_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.483 r  i_v7_bd/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97792, routed)       1.769     6.252    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X80Y83         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y83         FDPE (Prop_fdpe_C_Q)         0.223     6.475 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.935     7.409    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out[0]
    SLICE_X87Y86         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_v7_bd_clk_wiz_0_0 rise edge)
                                                      4.167     4.167 r  
    H28                                               0.000     4.167 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     4.167    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.757     4.923 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     5.909    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     5.982 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           2.175     8.157    i_v7_bd/clk_wiz_0/inst/clk_out4_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     8.240 r  i_v7_bd/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97792, routed)       1.631     9.871    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/clk
    SLICE_X87Y86         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.501    10.372    
                         clock uncertainty           -0.057    10.315    
    SLICE_X87Y86         FDCE (Recov_fdce_C_CLR)     -0.212    10.103    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         10.103    
                         arrival time                          -7.409    
  -------------------------------------------------------------------
                         slack                                  2.694    

Slack (MET) :             2.694ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/CLR
                            (recovery check against rising-edge clock clk_out4_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out4_v7_bd_clk_wiz_0_0 rise@4.167ns - clk_out4_v7_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.158ns  (logic 0.223ns (19.264%)  route 0.935ns (80.736%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.705ns = ( 9.871 - 4.167 ) 
    Source Clock Delay      (SCD):    6.252ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.859     0.859 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.940    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.017 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           2.373     4.390    i_v7_bd/clk_wiz_0/inst/clk_out4_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.483 r  i_v7_bd/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97792, routed)       1.769     6.252    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X80Y83         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y83         FDPE (Prop_fdpe_C_Q)         0.223     6.475 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.935     7.409    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out[0]
    SLICE_X87Y86         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_v7_bd_clk_wiz_0_0 rise edge)
                                                      4.167     4.167 r  
    H28                                               0.000     4.167 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     4.167    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.757     4.923 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     5.909    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     5.982 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           2.175     8.157    i_v7_bd/clk_wiz_0/inst/clk_out4_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     8.240 r  i_v7_bd/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97792, routed)       1.631     9.871    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/clk
    SLICE_X87Y86         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.501    10.372    
                         clock uncertainty           -0.057    10.315    
    SLICE_X87Y86         FDCE (Recov_fdce_C_CLR)     -0.212    10.103    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         10.103    
                         arrival time                          -7.409    
  -------------------------------------------------------------------
                         slack                                  2.694    

Slack (MET) :             2.764ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/CLR
                            (recovery check against rising-edge clock clk_out4_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out4_v7_bd_clk_wiz_0_0 rise@4.167ns - clk_out4_v7_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.091ns  (logic 0.223ns (20.446%)  route 0.868ns (79.554%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.703ns = ( 9.869 - 4.167 ) 
    Source Clock Delay      (SCD):    6.247ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.859     0.859 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.940    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.017 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           2.373     4.390    i_v7_bd/clk_wiz_0/inst/clk_out4_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.483 r  i_v7_bd/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97792, routed)       1.764     6.247    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X94Y85         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y85         FDRE (Prop_fdre_C_Q)         0.223     6.470 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         0.868     7.337    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X89Y84         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_v7_bd_clk_wiz_0_0 rise edge)
                                                      4.167     4.167 r  
    H28                                               0.000     4.167 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     4.167    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.757     4.923 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     5.909    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     5.982 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           2.175     8.157    i_v7_bd/clk_wiz_0/inst/clk_out4_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     8.240 r  i_v7_bd/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97792, routed)       1.629     9.869    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X89Y84         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/C
                         clock pessimism              0.501    10.370    
                         clock uncertainty           -0.057    10.313    
    SLICE_X89Y84         FDCE (Recov_fdce_C_CLR)     -0.212    10.101    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg
  -------------------------------------------------------------------
                         required time                         10.101    
                         arrival time                          -7.337    
  -------------------------------------------------------------------
                         slack                                  2.764    

Slack (MET) :             2.765ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out4_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out4_v7_bd_clk_wiz_0_0 rise@4.167ns - clk_out4_v7_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.135ns  (logic 0.330ns (29.080%)  route 0.805ns (70.920%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.685ns = ( 9.851 - 4.167 ) 
    Source Clock Delay      (SCD):    6.231ns
    Clock Pessimism Removal (CPR):    0.523ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.859     0.859 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.940    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.017 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           2.373     4.390    i_v7_bd/clk_wiz_0/inst/clk_out4_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.483 r  i_v7_bd/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97792, routed)       1.748     6.231    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/clk
    SLICE_X99Y81         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y81         FDRE (Prop_fdre_C_Q)         0.204     6.435 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.459     6.894    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X99Y81         LUT2 (Prop_lut2_I1_O)        0.126     7.020 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.346     7.365    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X98Y80         FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_v7_bd_clk_wiz_0_0 rise edge)
                                                      4.167     4.167 r  
    H28                                               0.000     4.167 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     4.167    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.757     4.923 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     5.909    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     5.982 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           2.175     8.157    i_v7_bd/clk_wiz_0/inst/clk_out4_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     8.240 r  i_v7_bd/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97792, routed)       1.611     9.851    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X98Y80         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.523    10.374    
                         clock uncertainty           -0.057    10.317    
    SLICE_X98Y80         FDPE (Recov_fdpe_C_PRE)     -0.187    10.130    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         10.130    
                         arrival time                          -7.365    
  -------------------------------------------------------------------
                         slack                                  2.765    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out4_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_v7_bd_clk_wiz_0_0 rise@0.000ns - clk_out4_v7_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.118ns (54.476%)  route 0.099ns (45.524%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.430ns
    Source Clock Delay      (SCD):    2.957ns
    Clock Pessimism Removal (CPR):    0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.342     0.342 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.845    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.895 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           1.338     2.233    i_v7_bd/clk_wiz_0/inst/clk_out4_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.259 r  i_v7_bd/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97792, routed)       0.698     2.957    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X98Y80         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y80         FDPE (Prop_fdpe_C_Q)         0.118     3.075 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.099     3.173    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X100Y80        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.423     0.423 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.976    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.029 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           1.414     2.443    i_v7_bd/clk_wiz_0/inst/clk_out4_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.473 r  i_v7_bd/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97792, routed)       0.957     3.430    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/clk
    SLICE_X100Y80        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.461     2.969    
    SLICE_X100Y80        FDCE (Remov_fdce_C_CLR)     -0.050     2.919    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.919    
                         arrival time                           3.173    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out4_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_v7_bd_clk_wiz_0_0 rise@0.000ns - clk_out4_v7_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.118ns (54.476%)  route 0.099ns (45.524%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.430ns
    Source Clock Delay      (SCD):    2.957ns
    Clock Pessimism Removal (CPR):    0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.342     0.342 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.845    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.895 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           1.338     2.233    i_v7_bd/clk_wiz_0/inst/clk_out4_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.259 r  i_v7_bd/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97792, routed)       0.698     2.957    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X98Y80         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y80         FDPE (Prop_fdpe_C_Q)         0.118     3.075 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.099     3.173    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X100Y80        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.423     0.423 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.976    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.029 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           1.414     2.443    i_v7_bd/clk_wiz_0/inst/clk_out4_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.473 r  i_v7_bd/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97792, routed)       0.957     3.430    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/clk
    SLICE_X100Y80        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.461     2.969    
    SLICE_X100Y80        FDCE (Remov_fdce_C_CLR)     -0.050     2.919    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.919    
                         arrival time                           3.173    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out4_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_v7_bd_clk_wiz_0_0 rise@0.000ns - clk_out4_v7_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.118ns (54.476%)  route 0.099ns (45.524%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.430ns
    Source Clock Delay      (SCD):    2.957ns
    Clock Pessimism Removal (CPR):    0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.342     0.342 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.845    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.895 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           1.338     2.233    i_v7_bd/clk_wiz_0/inst/clk_out4_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.259 r  i_v7_bd/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97792, routed)       0.698     2.957    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X98Y80         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y80         FDPE (Prop_fdpe_C_Q)         0.118     3.075 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.099     3.173    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X100Y80        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.423     0.423 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.976    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.029 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           1.414     2.443    i_v7_bd/clk_wiz_0/inst/clk_out4_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.473 r  i_v7_bd/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97792, routed)       0.957     3.430    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/clk
    SLICE_X100Y80        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.461     2.969    
    SLICE_X100Y80        FDCE (Remov_fdce_C_CLR)     -0.050     2.919    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.919    
                         arrival time                           3.173    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out4_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_v7_bd_clk_wiz_0_0 rise@0.000ns - clk_out4_v7_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.118ns (54.476%)  route 0.099ns (45.524%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.430ns
    Source Clock Delay      (SCD):    2.957ns
    Clock Pessimism Removal (CPR):    0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.342     0.342 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.845    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.895 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           1.338     2.233    i_v7_bd/clk_wiz_0/inst/clk_out4_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.259 r  i_v7_bd/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97792, routed)       0.698     2.957    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X98Y80         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y80         FDPE (Prop_fdpe_C_Q)         0.118     3.075 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.099     3.173    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X100Y80        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.423     0.423 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.976    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.029 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           1.414     2.443    i_v7_bd/clk_wiz_0/inst/clk_out4_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.473 r  i_v7_bd/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97792, routed)       0.957     3.430    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/clk
    SLICE_X100Y80        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.461     2.969    
    SLICE_X100Y80        FDCE (Remov_fdce_C_CLR)     -0.050     2.919    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.919    
                         arrival time                           3.173    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_out4_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_v7_bd_clk_wiz_0_0 rise@0.000ns - clk_out4_v7_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.107ns (53.872%)  route 0.092ns (46.128%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.430ns
    Source Clock Delay      (SCD):    2.956ns
    Clock Pessimism Removal (CPR):    0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.342     0.342 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.845    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.895 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           1.338     2.233    i_v7_bd/clk_wiz_0/inst/clk_out4_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.259 r  i_v7_bd/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97792, routed)       0.697     2.956    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X98Y79         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y79         FDPE (Prop_fdpe_C_Q)         0.107     3.063 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.092     3.154    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X99Y80         FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.423     0.423 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.976    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.029 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           1.414     2.443    i_v7_bd/clk_wiz_0/inst/clk_out4_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.473 r  i_v7_bd/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97792, routed)       0.957     3.430    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X99Y80         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.461     2.969    
    SLICE_X99Y80         FDPE (Remov_fdpe_C_PRE)     -0.108     2.861    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -2.861    
                         arrival time                           3.154    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/CLR
                            (removal check against rising-edge clock clk_out4_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_v7_bd_clk_wiz_0_0 rise@0.000ns - clk_out4_v7_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.100ns (36.848%)  route 0.171ns (63.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.446ns
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.342     0.342 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.845    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.895 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           1.338     2.233    i_v7_bd/clk_wiz_0/inst/clk_out4_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.259 r  i_v7_bd/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97792, routed)       0.711     2.970    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X94Y85         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y85         FDRE (Prop_fdre_C_Q)         0.100     3.070 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         0.171     3.241    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X90Y85         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.423     0.423 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.976    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.029 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           1.414     2.443    i_v7_bd/clk_wiz_0/inst/clk_out4_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.473 r  i_v7_bd/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97792, routed)       0.973     3.446    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X90Y85         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/C
                         clock pessimism             -0.442     3.004    
    SLICE_X90Y85         FDCE (Remov_fdce_C_CLR)     -0.069     2.935    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg
  -------------------------------------------------------------------
                         required time                         -2.935    
                         arrival time                           3.241    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/CLR
                            (removal check against rising-edge clock clk_out4_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_v7_bd_clk_wiz_0_0 rise@0.000ns - clk_out4_v7_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.100ns (36.848%)  route 0.171ns (63.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.446ns
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.342     0.342 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.845    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.895 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           1.338     2.233    i_v7_bd/clk_wiz_0/inst/clk_out4_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.259 r  i_v7_bd/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97792, routed)       0.711     2.970    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X94Y85         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y85         FDRE (Prop_fdre_C_Q)         0.100     3.070 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         0.171     3.241    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X90Y85         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.423     0.423 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.976    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.029 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           1.414     2.443    i_v7_bd/clk_wiz_0/inst/clk_out4_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.473 r  i_v7_bd/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97792, routed)       0.973     3.446    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X90Y85         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/C
                         clock pessimism             -0.442     3.004    
    SLICE_X90Y85         FDCE (Remov_fdce_C_CLR)     -0.069     2.935    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg
  -------------------------------------------------------------------
                         required time                         -2.935    
                         arrival time                           3.241    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/CLR
                            (removal check against rising-edge clock clk_out4_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_v7_bd_clk_wiz_0_0 rise@0.000ns - clk_out4_v7_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.100ns (36.848%)  route 0.171ns (63.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.446ns
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.342     0.342 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.845    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.895 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           1.338     2.233    i_v7_bd/clk_wiz_0/inst/clk_out4_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.259 r  i_v7_bd/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97792, routed)       0.711     2.970    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X94Y85         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y85         FDRE (Prop_fdre_C_Q)         0.100     3.070 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         0.171     3.241    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X90Y85         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.423     0.423 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.976    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.029 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           1.414     2.443    i_v7_bd/clk_wiz_0/inst/clk_out4_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.473 r  i_v7_bd/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97792, routed)       0.973     3.446    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X90Y85         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/C
                         clock pessimism             -0.442     3.004    
    SLICE_X90Y85         FDCE (Remov_fdce_C_CLR)     -0.069     2.935    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg
  -------------------------------------------------------------------
                         required time                         -2.935    
                         arrival time                           3.241    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rdmux_sel_r_reg[0]/CLR
                            (removal check against rising-edge clock clk_out4_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_v7_bd_clk_wiz_0_0 rise@0.000ns - clk_out4_v7_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.100ns (36.848%)  route 0.171ns (63.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.446ns
    Source Clock Delay      (SCD):    2.970ns
    Clock Pessimism Removal (CPR):    0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.342     0.342 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.845    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.895 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           1.338     2.233    i_v7_bd/clk_wiz_0/inst/clk_out4_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.259 r  i_v7_bd/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97792, routed)       0.711     2.970    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X94Y85         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y85         FDRE (Prop_fdre_C_Q)         0.100     3.070 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         0.171     3.241    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X90Y85         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rdmux_sel_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.423     0.423 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.976    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.029 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           1.414     2.443    i_v7_bd/clk_wiz_0/inst/clk_out4_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.473 r  i_v7_bd/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97792, routed)       0.973     3.446    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X90Y85         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rdmux_sel_r_reg[0]/C
                         clock pessimism             -0.442     3.004    
    SLICE_X90Y85         FDCE (Remov_fdce_C_CLR)     -0.069     2.935    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rdmux_sel_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.935    
                         arrival time                           3.241    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_out4_v7_bd_clk_wiz_0_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_v7_bd_clk_wiz_0_0 rise@0.000ns - clk_out4_v7_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.100ns (39.450%)  route 0.153ns (60.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.448ns
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.462ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.342     0.342 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.845    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.895 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           1.338     2.233    i_v7_bd/clk_wiz_0/inst/clk_out4_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.259 r  i_v7_bd/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97792, routed)       0.715     2.974    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X87Y84         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y84         FDCE (Prop_fdce_C_Q)         0.100     3.074 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/Q
                         net (fo=2, routed)           0.153     3.227    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clr_rd_req
    SLICE_X88Y84         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_v7_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H28                                               0.000     0.000 r  clk_200_diff_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_v7_bd/clk_wiz_0/inst/clk_in1_p
    H28                  IBUFDS (Prop_ibufds_I_O)     0.423     0.423 r  i_v7_bd/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.976    i_v7_bd/clk_wiz_0/inst/clk_in1_v7_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y9      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.029 r  i_v7_bd/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=2, routed)           1.414     2.443    i_v7_bd/clk_wiz_0/inst/clk_out4_v7_bd_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.473 r  i_v7_bd/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=97792, routed)       0.975     3.448    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clk
    SLICE_X88Y84         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/C
                         clock pessimism             -0.462     2.986    
    SLICE_X88Y84         FDCE (Remov_fdce_C_CLR)     -0.069     2.917    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                         -2.917    
                         arrival time                           3.227    
  -------------------------------------------------------------------
                         slack                                  0.310    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       27.434ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.260ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.434ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.271ns  (logic 0.352ns (6.678%)  route 4.919ns (93.322%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.720ns = ( 35.720 - 33.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.376     1.376    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.469 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         1.521     2.990    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X49Y197        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y197        FDRE (Prop_fdre_C_Q)         0.223     3.213 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=34, routed)          1.395     4.608    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X56Y193        LUT6 (Prop_lut6_I2_O)        0.043     4.651 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.881     5.533    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X78Y193        LUT4 (Prop_lut4_I3_O)        0.043     5.576 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.915     7.490    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]_0
    SLICE_X88Y118        LUT1 (Prop_lut1_I0_O)        0.043     7.533 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.727     8.261    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X90Y108        FDCE                                         f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.179    34.179    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    34.262 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         1.458    35.720    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X90Y108        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.222    35.942    
                         clock uncertainty           -0.035    35.907    
    SLICE_X90Y108        FDCE (Recov_fdce_C_CLR)     -0.212    35.695    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         35.695    
                         arrival time                          -8.261    
  -------------------------------------------------------------------
                         slack                                 27.434    

Slack (MET) :             27.434ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.271ns  (logic 0.352ns (6.678%)  route 4.919ns (93.322%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.720ns = ( 35.720 - 33.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.376     1.376    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.469 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         1.521     2.990    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X49Y197        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y197        FDRE (Prop_fdre_C_Q)         0.223     3.213 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=34, routed)          1.395     4.608    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X56Y193        LUT6 (Prop_lut6_I2_O)        0.043     4.651 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.881     5.533    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X78Y193        LUT4 (Prop_lut4_I3_O)        0.043     5.576 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.915     7.490    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]_0
    SLICE_X88Y118        LUT1 (Prop_lut1_I0_O)        0.043     7.533 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.727     8.261    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X90Y108        FDCE                                         f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.179    34.179    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    34.262 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         1.458    35.720    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X90Y108        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.222    35.942    
                         clock uncertainty           -0.035    35.907    
    SLICE_X90Y108        FDCE (Recov_fdce_C_CLR)     -0.212    35.695    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         35.695    
                         arrival time                          -8.261    
  -------------------------------------------------------------------
                         slack                                 27.434    

Slack (MET) :             27.612ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.092ns  (logic 0.352ns (6.912%)  route 4.740ns (93.088%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.720ns = ( 35.720 - 33.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.376     1.376    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.469 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         1.521     2.990    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X49Y197        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y197        FDRE (Prop_fdre_C_Q)         0.223     3.213 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=34, routed)          1.395     4.608    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X56Y193        LUT6 (Prop_lut6_I2_O)        0.043     4.651 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.881     5.533    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X78Y193        LUT4 (Prop_lut4_I3_O)        0.043     5.576 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.915     7.490    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]_0
    SLICE_X88Y118        LUT1 (Prop_lut1_I0_O)        0.043     7.533 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.549     8.082    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X90Y109        FDCE                                         f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.179    34.179    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    34.262 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         1.458    35.720    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X90Y109        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.222    35.942    
                         clock uncertainty           -0.035    35.907    
    SLICE_X90Y109        FDCE (Recov_fdce_C_CLR)     -0.212    35.695    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         35.695    
                         arrival time                          -8.082    
  -------------------------------------------------------------------
                         slack                                 27.612    

Slack (MET) :             27.612ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.092ns  (logic 0.352ns (6.912%)  route 4.740ns (93.088%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.720ns = ( 35.720 - 33.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.376     1.376    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.469 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         1.521     2.990    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X49Y197        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y197        FDRE (Prop_fdre_C_Q)         0.223     3.213 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=34, routed)          1.395     4.608    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X56Y193        LUT6 (Prop_lut6_I2_O)        0.043     4.651 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.881     5.533    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X78Y193        LUT4 (Prop_lut4_I3_O)        0.043     5.576 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.915     7.490    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]_0
    SLICE_X88Y118        LUT1 (Prop_lut1_I0_O)        0.043     7.533 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.549     8.082    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X90Y109        FDCE                                         f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.179    34.179    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    34.262 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         1.458    35.720    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X90Y109        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.222    35.942    
                         clock uncertainty           -0.035    35.907    
    SLICE_X90Y109        FDCE (Recov_fdce_C_CLR)     -0.212    35.695    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         35.695    
                         arrival time                          -8.082    
  -------------------------------------------------------------------
                         slack                                 27.612    

Slack (MET) :             27.612ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.092ns  (logic 0.352ns (6.912%)  route 4.740ns (93.088%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.720ns = ( 35.720 - 33.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.376     1.376    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.469 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         1.521     2.990    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X49Y197        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y197        FDRE (Prop_fdre_C_Q)         0.223     3.213 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=34, routed)          1.395     4.608    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X56Y193        LUT6 (Prop_lut6_I2_O)        0.043     4.651 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.881     5.533    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X78Y193        LUT4 (Prop_lut4_I3_O)        0.043     5.576 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.915     7.490    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]_0
    SLICE_X88Y118        LUT1 (Prop_lut1_I0_O)        0.043     7.533 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.549     8.082    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X90Y109        FDCE                                         f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.179    34.179    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    34.262 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         1.458    35.720    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X90Y109        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.222    35.942    
                         clock uncertainty           -0.035    35.907    
    SLICE_X90Y109        FDCE (Recov_fdce_C_CLR)     -0.212    35.695    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         35.695    
                         arrival time                          -8.082    
  -------------------------------------------------------------------
                         slack                                 27.612    

Slack (MET) :             27.612ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.092ns  (logic 0.352ns (6.912%)  route 4.740ns (93.088%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.720ns = ( 35.720 - 33.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.376     1.376    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.469 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         1.521     2.990    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X49Y197        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y197        FDRE (Prop_fdre_C_Q)         0.223     3.213 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=34, routed)          1.395     4.608    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X56Y193        LUT6 (Prop_lut6_I2_O)        0.043     4.651 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.881     5.533    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X78Y193        LUT4 (Prop_lut4_I3_O)        0.043     5.576 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.915     7.490    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]_0
    SLICE_X88Y118        LUT1 (Prop_lut1_I0_O)        0.043     7.533 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.549     8.082    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X90Y109        FDCE                                         f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.179    34.179    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    34.262 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         1.458    35.720    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X90Y109        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.222    35.942    
                         clock uncertainty           -0.035    35.907    
    SLICE_X90Y109        FDCE (Recov_fdce_C_CLR)     -0.212    35.695    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         35.695    
                         arrival time                          -8.082    
  -------------------------------------------------------------------
                         slack                                 27.612    

Slack (MET) :             27.639ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.069ns  (logic 0.352ns (6.944%)  route 4.717ns (93.056%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.723ns = ( 35.723 - 33.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.376     1.376    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.469 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         1.521     2.990    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X49Y197        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y197        FDRE (Prop_fdre_C_Q)         0.223     3.213 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=34, routed)          1.395     4.608    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X56Y193        LUT6 (Prop_lut6_I2_O)        0.043     4.651 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.881     5.533    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X78Y193        LUT4 (Prop_lut4_I3_O)        0.043     5.576 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.915     7.490    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]_0
    SLICE_X88Y118        LUT1 (Prop_lut1_I0_O)        0.043     7.533 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.526     8.059    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X89Y108        FDCE                                         f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.179    34.179    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    34.262 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         1.461    35.723    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X89Y108        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.222    35.945    
                         clock uncertainty           -0.035    35.910    
    SLICE_X89Y108        FDCE (Recov_fdce_C_CLR)     -0.212    35.698    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         35.698    
                         arrival time                          -8.059    
  -------------------------------------------------------------------
                         slack                                 27.639    

Slack (MET) :             27.639ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.069ns  (logic 0.352ns (6.944%)  route 4.717ns (93.056%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.723ns = ( 35.723 - 33.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.376     1.376    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.469 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         1.521     2.990    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X49Y197        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y197        FDRE (Prop_fdre_C_Q)         0.223     3.213 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=34, routed)          1.395     4.608    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X56Y193        LUT6 (Prop_lut6_I2_O)        0.043     4.651 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.881     5.533    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X78Y193        LUT4 (Prop_lut4_I3_O)        0.043     5.576 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.915     7.490    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]_0
    SLICE_X88Y118        LUT1 (Prop_lut1_I0_O)        0.043     7.533 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.526     8.059    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X89Y108        FDCE                                         f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.179    34.179    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    34.262 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         1.461    35.723    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X89Y108        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.222    35.945    
                         clock uncertainty           -0.035    35.910    
    SLICE_X89Y108        FDCE (Recov_fdce_C_CLR)     -0.212    35.698    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         35.698    
                         arrival time                          -8.059    
  -------------------------------------------------------------------
                         slack                                 27.639    

Slack (MET) :             27.639ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.069ns  (logic 0.352ns (6.944%)  route 4.717ns (93.056%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.723ns = ( 35.723 - 33.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.376     1.376    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.469 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         1.521     2.990    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X49Y197        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y197        FDRE (Prop_fdre_C_Q)         0.223     3.213 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=34, routed)          1.395     4.608    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X56Y193        LUT6 (Prop_lut6_I2_O)        0.043     4.651 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.881     5.533    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X78Y193        LUT4 (Prop_lut4_I3_O)        0.043     5.576 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.915     7.490    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]_0
    SLICE_X88Y118        LUT1 (Prop_lut1_I0_O)        0.043     7.533 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.526     8.059    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X89Y108        FDCE                                         f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.179    34.179    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    34.262 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         1.461    35.723    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X89Y108        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.222    35.945    
                         clock uncertainty           -0.035    35.910    
    SLICE_X89Y108        FDCE (Recov_fdce_C_CLR)     -0.212    35.698    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         35.698    
                         arrival time                          -8.059    
  -------------------------------------------------------------------
                         slack                                 27.639    

Slack (MET) :             27.639ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.069ns  (logic 0.352ns (6.944%)  route 4.717ns (93.056%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.723ns = ( 35.723 - 33.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.376     1.376    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     1.469 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         1.521     2.990    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X49Y197        FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y197        FDRE (Prop_fdre_C_Q)         0.223     3.213 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=34, routed)          1.395     4.608    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X56Y193        LUT6 (Prop_lut6_I2_O)        0.043     4.651 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.881     5.533    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X78Y193        LUT4 (Prop_lut4_I3_O)        0.043     5.576 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.915     7.490    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]_0
    SLICE_X88Y118        LUT1 (Prop_lut1_I0_O)        0.043     7.533 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.526     8.059    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X89Y108        FDCE                                         f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.179    34.179    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    34.262 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         1.461    35.723    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X89Y108        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.222    35.945    
                         clock uncertainty           -0.035    35.910    
    SLICE_X89Y108        FDCE (Recov_fdce_C_CLR)     -0.212    35.698    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         35.698    
                         arrival time                          -8.059    
  -------------------------------------------------------------------
                         slack                                 27.639    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.302%)  route 0.103ns (50.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.846ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.723     0.723    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.749 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         0.714     1.463    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X83Y83         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y83         FDPE (Prop_fdpe_C_Q)         0.100     1.563 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.103     1.666    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X85Y83         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.842     0.842    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.872 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         0.974     1.846    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/m_bscan_tck[0]
    SLICE_X85Y83         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.371     1.475    
    SLICE_X85Y83         FDCE (Remov_fdce_C_CLR)     -0.069     1.406    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.406    
                         arrival time                           1.666    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.302%)  route 0.103ns (50.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.846ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.723     0.723    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.749 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         0.714     1.463    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X83Y83         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y83         FDPE (Prop_fdpe_C_Q)         0.100     1.563 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.103     1.666    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X85Y83         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.842     0.842    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.872 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         0.974     1.846    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/m_bscan_tck[0]
    SLICE_X85Y83         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.371     1.475    
    SLICE_X85Y83         FDCE (Remov_fdce_C_CLR)     -0.069     1.406    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.406    
                         arrival time                           1.666    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.302%)  route 0.103ns (50.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.846ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.723     0.723    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.749 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         0.714     1.463    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X83Y83         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y83         FDPE (Prop_fdpe_C_Q)         0.100     1.563 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.103     1.666    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X85Y83         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.842     0.842    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.872 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         0.974     1.846    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/m_bscan_tck[0]
    SLICE_X85Y83         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                         clock pessimism             -0.371     1.475    
    SLICE_X85Y83         FDCE (Remov_fdce_C_CLR)     -0.069     1.406    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.406    
                         arrival time                           1.666    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.100ns (48.798%)  route 0.105ns (51.202%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.846ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.723     0.723    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.749 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         0.714     1.463    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X83Y83         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y83         FDPE (Prop_fdpe_C_Q)         0.100     1.563 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.105     1.668    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X84Y83         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.842     0.842    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.872 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         0.974     1.846    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/m_bscan_tck[0]
    SLICE_X84Y83         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.371     1.475    
    SLICE_X84Y83         FDCE (Remov_fdce_C_CLR)     -0.069     1.406    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.406    
                         arrival time                           1.668    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.100ns (48.798%)  route 0.105ns (51.202%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.846ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.723     0.723    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.749 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         0.714     1.463    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X83Y83         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y83         FDPE (Prop_fdpe_C_Q)         0.100     1.563 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.105     1.668    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X84Y83         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.842     0.842    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.872 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         0.974     1.846    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/m_bscan_tck[0]
    SLICE_X84Y83         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.371     1.475    
    SLICE_X84Y83         FDCE (Remov_fdce_C_CLR)     -0.069     1.406    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.406    
                         arrival time                           1.668    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.100ns (48.798%)  route 0.105ns (51.202%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.846ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.723     0.723    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.749 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         0.714     1.463    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X83Y83         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y83         FDPE (Prop_fdpe_C_Q)         0.100     1.563 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.105     1.668    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X84Y83         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.842     0.842    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.872 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         0.974     1.846    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/m_bscan_tck[0]
    SLICE_X84Y83         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/C
                         clock pessimism             -0.371     1.475    
    SLICE_X84Y83         FDCE (Remov_fdce_C_CLR)     -0.069     1.406    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.406    
                         arrival time                           1.668    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.100ns (48.798%)  route 0.105ns (51.202%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.846ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.723     0.723    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.749 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         0.714     1.463    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X83Y83         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y83         FDPE (Prop_fdpe_C_Q)         0.100     1.563 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.105     1.668    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X84Y83         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.842     0.842    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.872 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         0.974     1.846    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/m_bscan_tck[0]
    SLICE_X84Y83         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/C
                         clock pessimism             -0.371     1.475    
    SLICE_X84Y83         FDCE (Remov_fdce_C_CLR)     -0.069     1.406    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.406    
                         arrival time                           1.668    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.100ns (48.798%)  route 0.105ns (51.202%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.846ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.723     0.723    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.749 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         0.714     1.463    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X83Y83         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y83         FDPE (Prop_fdpe_C_Q)         0.100     1.563 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.105     1.668    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X84Y83         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.842     0.842    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.872 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         0.974     1.846    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/m_bscan_tck[0]
    SLICE_X84Y83         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/C
                         clock pessimism             -0.371     1.475    
    SLICE_X84Y83         FDCE (Remov_fdce_C_CLR)     -0.069     1.406    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.406    
                         arrival time                           1.668    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.100ns (48.798%)  route 0.105ns (51.202%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.846ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.723     0.723    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.749 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         0.714     1.463    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X83Y83         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y83         FDPE (Prop_fdpe_C_Q)         0.100     1.563 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.105     1.668    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X84Y83         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.842     0.842    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.872 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         0.974     1.846    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/m_bscan_tck[0]
    SLICE_X84Y83         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/C
                         clock pessimism             -0.371     1.475    
    SLICE_X84Y83         FDCE (Remov_fdce_C_CLR)     -0.069     1.406    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.406    
                         arrival time                           1.668    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.100ns (42.289%)  route 0.136ns (57.711%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.830ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.723     0.723    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.749 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         0.698     1.447    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X101Y82        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y82        FDPE (Prop_fdpe_C_Q)         0.100     1.547 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.136     1.683    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X98Y83         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.842     0.842    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.872 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=386, routed)         0.958     1.830    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X98Y83         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.370     1.460    
    SLICE_X98Y83         FDCE (Remov_fdce_C_CLR)     -0.050     1.410    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.410    
                         arrival time                           1.683    
  -------------------------------------------------------------------
                         slack                                  0.273    





