// Seed: 1214335399
`timescale 1 ps / 1ps
module module_0 (
    input logic id_0,
    output id_1,
    input id_2,
    input id_3,
    output logic id_4,
    input id_5,
    output id_6
);
  assign id_1 = id_5;
endmodule
