#! c:/iverilog-x86/bin/vvp
:ivl_version "10.0 (stable)" "(v10_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_00658338 .scope module, "sramGTK" "sramGTK" 2 4;
 .timescale 0 0;
v006505e8_0 .net "clockBench", 0 0, v006430b0_0;  1 drivers
v00650380_0 .net "keyBench", 3 0, v00643318_0;  1 drivers
v006503d8_0 .net "ledrBench", 9 0, L_006597a0;  1 drivers
v0064ff08_0 .net "swBench", 9 0, v006433c8_0;  1 drivers
S_00658408 .scope module, "aTester" "Tester" 2 16, 2 27 0, S_00658338;
 .timescale 0 0;
    .port_info 0 /OUTPUT 10 "swTest"
    .port_info 1 /OUTPUT 4 "keyTest"
    .port_info 2 /OUTPUT 1 "clockTest"
    .port_info 3 /INPUT 10 "ledrTest"
P_0065b168 .param/l "stimDelay" 0 2 34, +C4<00000000000000000000000010010110>;
v006430b0_0 .var "clockTest", 0 0;
v00643318_0 .var "keyTest", 3 0;
v00642ce8_0 .net "ledrTest", 9 0, L_006597a0;  alias, 1 drivers
v006433c8_0 .var "swTest", 9 0;
S_00b43350 .scope module, "mySramDemo" "sramDemo" 2 13, 3 7 0, S_00658338;
 .timescale 0 0;
    .port_info 0 /OUTPUT 10 "LEDR"
    .port_info 1 /INPUT 10 "SW"
    .port_info 2 /INPUT 4 "KEY"
    .port_info 3 /INPUT 1 "CLOCK_50"
P_006528d0 .param/l "idle" 0 3 41, C4<000>;
P_006528f0 .param/l "readDo" 0 3 42, C4<110>;
P_00652910 .param/l "readSet" 0 3 42, C4<111>;
P_00652930 .param/l "writeDo" 0 3 41, C4<011>;
P_00652950 .param/l "writeSet" 0 3 41, C4<001>;
L_00659320 .functor NOT 1, L_00650c70, C4<0>, C4<0>, C4<0>;
L_00659368 .functor NOT 1, L_006509b0, C4<0>, C4<0>, C4<0>;
L_006597a0 .functor BUFZ 10, v006500c0_0, C4<0000000000>, C4<0000000000>, C4<0000000000>;
v00650488_0 .net "CLOCK_50", 0 0, v006430b0_0;  alias, 1 drivers
v006506f0_0 .net "KEY", 3 0, v00643318_0;  alias, 1 drivers
v00650430_0 .net "LEDR", 9 0, L_006597a0;  alias, 1 drivers
v00650640_0 .net "SW", 9 0, v006433c8_0;  alias, 1 drivers
o0065c264 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0064fd50_0 name=_s0
v00650698_0 .net *"_s11", 0 0, L_006509b0;  1 drivers
v0064fe00_0 .net *"_s7", 0 0, L_00650c70;  1 drivers
v00650748_0 .var "adrx", 10 0;
v006507a0_0 .net "clk", 31 0, v00642d98_0;  1 drivers
RS_0065c15c .resolv tri, L_00650538, L_00650c18;
v00650068_0 .net8 "data", 15 0, RS_0065c15c;  2 drivers
v006507f8_0 .net "enterRead", 0 0, L_00659320;  1 drivers
v00650220_0 .net "enterWrite", 0 0, L_00659368;  1 drivers
v006500c0_0 .var "ledDriver", 9 0;
v0064fe58_0 .var "mem", 15 0;
v0064feb0_0 .var "nOE", 0 0;
v006504e0_0 .var "read", 0 0;
v00650278_0 .net "rst", 0 0, L_006508a8;  1 drivers
v006502d0_0 .var "state", 2 0;
L_00650c18 .functor MUXZ 16, o0065c264, v0064fe58_0, v0064feb0_0, C4<>;
L_006508a8 .part v006433c8_0, 9, 1;
L_00650c70 .part v00643318_0, 0, 1;
L_006509b0 .part v00643318_0, 1, 1;
S_00b43420 .scope module, "cdiv" "clock_divider" 3 27, 3 127 0, S_00b43350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /OUTPUT 32 "divided_clocks"
v00642e48_0 .net "clock", 0 0, v006430b0_0;  alias, 1 drivers
v00642d98_0 .var "divided_clocks", 31 0;
E_0065b280 .event posedge, v006430b0_0;
S_00654008 .scope module, "mySram" "sram" 3 30, 4 4 0, S_00b43350;
 .timescale 0 0;
    .port_info 0 /INOUT 16 "data"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 11 "adrx"
    .port_info 3 /INPUT 1 "nOE"
    .port_info 4 /INPUT 1 "read"
L_00659758 .functor NOT 1, v0064feb0_0, C4<0>, C4<0>, C4<0>;
v00642ef8_0 .net *"_s0", 0 0, L_00659758;  1 drivers
L_0068a010 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00643000_0 .net *"_s11", 1 0, L_0068a010;  1 drivers
o0065c0fc .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v00643160_0 name=_s2
v006431b8_0 .net *"_s6", 15 0, L_0064ff60;  1 drivers
v00643058_0 .net *"_s8", 12 0, L_0064ffb8;  1 drivers
v00643108_0 .net "adrx", 10 0, v00650748_0;  1 drivers
v00643210_0 .net "clk", 0 0, v006430b0_0;  alias, 1 drivers
v00650170_0 .net8 "data", 15 0, RS_0065c15c;  alias, 2 drivers
v006501c8_0 .var "mar", 10 0;
v00650118_0 .var "mdr", 15 0;
v0064fda8_0 .net "mdrInput", 15 0, L_00650b68;  1 drivers
v00650010 .array "mem", 2047 0, 15 0;
v00650590_0 .net "nOE", 0 0, v0064feb0_0;  1 drivers
v00650328_0 .net "read", 0 0, v006504e0_0;  1 drivers
E_0065b2a8 .event posedge, v00650328_0;
L_00650538 .functor MUXZ 16, o0065c0fc, v00650118_0, L_00659758, C4<>;
L_0064ff60 .array/port v00650010, L_0064ffb8;
L_0064ffb8 .concat [ 11 2 0 0], v006501c8_0, L_0068a010;
L_00650b68 .functor MUXZ 16, RS_0065c15c, L_0064ff60, v006504e0_0, C4<>;
    .scope S_00b43420;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00642d98_0, 0, 32;
    %end;
    .thread T_0;
    .scope S_00b43420;
T_1 ;
    %wait E_0065b280;
    %load/vec4 v00642d98_0;
    %addi 1, 0, 32;
    %store/vec4 v00642d98_0, 0, 32;
    %jmp T_1;
    .thread T_1;
    .scope S_00654008;
T_2 ;
    %wait E_0065b280;
    %load/vec4 v00643108_0;
    %assign/vec4 v006501c8_0, 0;
    %load/vec4 v0064fda8_0;
    %assign/vec4 v00650118_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_00654008;
T_3 ;
    %wait E_0065b2a8;
    %load/vec4 v00650118_0;
    %load/vec4 v006501c8_0;
    %pad/u 13;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00650010, 0, 4;
    %jmp T_3;
    .thread T_3;
    .scope S_00b43350;
T_4 ;
    %wait E_0065b280;
    %load/vec4 v00650278_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v006500c0_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v006500c0_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0064feb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v006504e0_0, 0;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v00650748_0, 0;
    %pushi/vec4 127, 0, 16;
    %assign/vec4 v0064fe58_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v006502d0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v006502d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v006502d0_0, 0;
    %jmp T_4.8;
T_4.2 ;
    %load/vec4 v006507f8_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.9, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v006500c0_0, 0;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v00650748_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0064feb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v006504e0_0, 0;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v006502d0_0, 0;
    %jmp T_4.10;
T_4.9 ;
    %load/vec4 v00650220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.11, 8;
    %pushi/vec4 3, 0, 10;
    %assign/vec4 v006500c0_0, 0;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v00650748_0, 0;
    %pushi/vec4 127, 0, 16;
    %assign/vec4 v0064fe58_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0064feb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v006504e0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v006502d0_0, 0;
    %jmp T_4.12;
T_4.11 ;
    %pushi/vec4 2, 0, 10;
    %assign/vec4 v006500c0_0, 0;
T_4.12 ;
T_4.10 ;
    %jmp T_4.8;
T_4.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v006504e0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v006502d0_0, 0;
    %jmp T_4.8;
T_4.4 ;
    %load/vec4 v00650748_0;
    %parti/s 8, 0, 2;
    %cmpi/e 127, 0, 8;
    %jmp/0xz  T_4.13, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v006504e0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v006502d0_0, 0;
    %jmp T_4.14;
T_4.13 ;
    %load/vec4 v0064fe58_0;
    %subi 1, 0, 16;
    %assign/vec4 v0064fe58_0, 0;
    %load/vec4 v00650748_0;
    %addi 1, 0, 11;
    %assign/vec4 v00650748_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v006504e0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v006502d0_0, 0;
T_4.14 ;
    %jmp T_4.8;
T_4.5 ;
    %load/vec4 v00650068_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v006500c0_0, 4, 5;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v006502d0_0, 0;
    %jmp T_4.8;
T_4.6 ;
    %load/vec4 v00650748_0;
    %parti/s 8, 0, 2;
    %cmpi/e 127, 0, 8;
    %jmp/0xz  T_4.15, 4;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v00650748_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v006502d0_0, 0;
    %jmp T_4.16;
T_4.15 ;
    %load/vec4 v00650748_0;
    %addi 1, 0, 11;
    %assign/vec4 v00650748_0, 0;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v006502d0_0, 0;
T_4.16 ;
    %jmp T_4.8;
T_4.8 ;
    %pop/vec4 1;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_00658408;
T_5 ;
    %delay 15, 0;
    %load/vec4 v006430b0_0;
    %inv;
    %store/vec4 v006430b0_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_00658408;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v006430b0_0, 0, 1;
    %delay 150, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v006433c8_0, 4, 1;
    %delay 150, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v006433c8_0, 4, 1;
    %delay 150, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00643318_0, 4, 1;
    %delay 150, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00643318_0, 4, 1;
    %delay 9000, 0;
    %delay 150, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00643318_0, 4, 1;
    %delay 150, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00643318_0, 4, 1;
    %delay 9000, 0;
    %vpi_call 2 58 "$finish" {0 0 0};
    %end;
    .thread T_6;
    .scope S_00658338;
T_7 ;
    %vpi_call 2 21 "$dumpfile", "sramDemo.vcd" {0 0 0};
    %vpi_call 2 22 "$dumpvars", 32'sb00000000000000000000000000000001, S_00b43350 {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "sramGTK.v";
    "./sramDemo.v";
    "./sram.v";
