
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//b2sum_gcc_-O2:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401558 <.init>:
  401558:	stp	x29, x30, [sp, #-16]!
  40155c:	mov	x29, sp
  401560:	bl	402d24 <ferror@plt+0x13e4>
  401564:	ldp	x29, x30, [sp], #16
  401568:	ret

Disassembly of section .plt:

0000000000401570 <mbrtowc@plt-0x20>:
  401570:	stp	x16, x30, [sp, #-16]!
  401574:	adrp	x16, 41b000 <ferror@plt+0x196c0>
  401578:	ldr	x17, [x16, #4088]
  40157c:	add	x16, x16, #0xff8
  401580:	br	x17
  401584:	nop
  401588:	nop
  40158c:	nop

0000000000401590 <mbrtowc@plt>:
  401590:	adrp	x16, 41c000 <ferror@plt+0x1a6c0>
  401594:	ldr	x17, [x16]
  401598:	add	x16, x16, #0x0
  40159c:	br	x17

00000000004015a0 <memcpy@plt>:
  4015a0:	adrp	x16, 41c000 <ferror@plt+0x1a6c0>
  4015a4:	ldr	x17, [x16, #8]
  4015a8:	add	x16, x16, #0x8
  4015ac:	br	x17

00000000004015b0 <_exit@plt>:
  4015b0:	adrp	x16, 41c000 <ferror@plt+0x1a6c0>
  4015b4:	ldr	x17, [x16, #16]
  4015b8:	add	x16, x16, #0x10
  4015bc:	br	x17

00000000004015c0 <fwrite_unlocked@plt>:
  4015c0:	adrp	x16, 41c000 <ferror@plt+0x1a6c0>
  4015c4:	ldr	x17, [x16, #24]
  4015c8:	add	x16, x16, #0x18
  4015cc:	br	x17

00000000004015d0 <strtoul@plt>:
  4015d0:	adrp	x16, 41c000 <ferror@plt+0x1a6c0>
  4015d4:	ldr	x17, [x16, #32]
  4015d8:	add	x16, x16, #0x20
  4015dc:	br	x17

00000000004015e0 <strlen@plt>:
  4015e0:	adrp	x16, 41c000 <ferror@plt+0x1a6c0>
  4015e4:	ldr	x17, [x16, #40]
  4015e8:	add	x16, x16, #0x28
  4015ec:	br	x17

00000000004015f0 <exit@plt>:
  4015f0:	adrp	x16, 41c000 <ferror@plt+0x1a6c0>
  4015f4:	ldr	x17, [x16, #48]
  4015f8:	add	x16, x16, #0x30
  4015fc:	br	x17

0000000000401600 <error@plt>:
  401600:	adrp	x16, 41c000 <ferror@plt+0x1a6c0>
  401604:	ldr	x17, [x16, #56]
  401608:	add	x16, x16, #0x38
  40160c:	br	x17

0000000000401610 <__cxa_atexit@plt>:
  401610:	adrp	x16, 41c000 <ferror@plt+0x1a6c0>
  401614:	ldr	x17, [x16, #64]
  401618:	add	x16, x16, #0x40
  40161c:	br	x17

0000000000401620 <setvbuf@plt>:
  401620:	adrp	x16, 41c000 <ferror@plt+0x1a6c0>
  401624:	ldr	x17, [x16, #72]
  401628:	add	x16, x16, #0x48
  40162c:	br	x17

0000000000401630 <lseek@plt>:
  401630:	adrp	x16, 41c000 <ferror@plt+0x1a6c0>
  401634:	ldr	x17, [x16, #80]
  401638:	add	x16, x16, #0x50
  40163c:	br	x17

0000000000401640 <__fpending@plt>:
  401640:	adrp	x16, 41c000 <ferror@plt+0x1a6c0>
  401644:	ldr	x17, [x16, #88]
  401648:	add	x16, x16, #0x58
  40164c:	br	x17

0000000000401650 <__ctype_tolower_loc@plt>:
  401650:	adrp	x16, 41c000 <ferror@plt+0x1a6c0>
  401654:	ldr	x17, [x16, #96]
  401658:	add	x16, x16, #0x60
  40165c:	br	x17

0000000000401660 <fileno@plt>:
  401660:	adrp	x16, 41c000 <ferror@plt+0x1a6c0>
  401664:	ldr	x17, [x16, #104]
  401668:	add	x16, x16, #0x68
  40166c:	br	x17

0000000000401670 <__memcpy_chk@plt>:
  401670:	adrp	x16, 41c000 <ferror@plt+0x1a6c0>
  401674:	ldr	x17, [x16, #112]
  401678:	add	x16, x16, #0x70
  40167c:	br	x17

0000000000401680 <fclose@plt>:
  401680:	adrp	x16, 41c000 <ferror@plt+0x1a6c0>
  401684:	ldr	x17, [x16, #120]
  401688:	add	x16, x16, #0x78
  40168c:	br	x17

0000000000401690 <nl_langinfo@plt>:
  401690:	adrp	x16, 41c000 <ferror@plt+0x1a6c0>
  401694:	ldr	x17, [x16, #128]
  401698:	add	x16, x16, #0x80
  40169c:	br	x17

00000000004016a0 <fopen@plt>:
  4016a0:	adrp	x16, 41c000 <ferror@plt+0x1a6c0>
  4016a4:	ldr	x17, [x16, #136]
  4016a8:	add	x16, x16, #0x88
  4016ac:	br	x17

00000000004016b0 <malloc@plt>:
  4016b0:	adrp	x16, 41c000 <ferror@plt+0x1a6c0>
  4016b4:	ldr	x17, [x16, #144]
  4016b8:	add	x16, x16, #0x90
  4016bc:	br	x17

00000000004016c0 <strncmp@plt>:
  4016c0:	adrp	x16, 41c000 <ferror@plt+0x1a6c0>
  4016c4:	ldr	x17, [x16, #152]
  4016c8:	add	x16, x16, #0x98
  4016cc:	br	x17

00000000004016d0 <bindtextdomain@plt>:
  4016d0:	adrp	x16, 41c000 <ferror@plt+0x1a6c0>
  4016d4:	ldr	x17, [x16, #160]
  4016d8:	add	x16, x16, #0xa0
  4016dc:	br	x17

00000000004016e0 <__libc_start_main@plt>:
  4016e0:	adrp	x16, 41c000 <ferror@plt+0x1a6c0>
  4016e4:	ldr	x17, [x16, #168]
  4016e8:	add	x16, x16, #0xa8
  4016ec:	br	x17

00000000004016f0 <__printf_chk@plt>:
  4016f0:	adrp	x16, 41c000 <ferror@plt+0x1a6c0>
  4016f4:	ldr	x17, [x16, #176]
  4016f8:	add	x16, x16, #0xb0
  4016fc:	br	x17

0000000000401700 <memset@plt>:
  401700:	adrp	x16, 41c000 <ferror@plt+0x1a6c0>
  401704:	ldr	x17, [x16, #184]
  401708:	add	x16, x16, #0xb8
  40170c:	br	x17

0000000000401710 <fdopen@plt>:
  401710:	adrp	x16, 41c000 <ferror@plt+0x1a6c0>
  401714:	ldr	x17, [x16, #192]
  401718:	add	x16, x16, #0xc0
  40171c:	br	x17

0000000000401720 <__strtoul_internal@plt>:
  401720:	adrp	x16, 41c000 <ferror@plt+0x1a6c0>
  401724:	ldr	x17, [x16, #200]
  401728:	add	x16, x16, #0xc8
  40172c:	br	x17

0000000000401730 <calloc@plt>:
  401730:	adrp	x16, 41c000 <ferror@plt+0x1a6c0>
  401734:	ldr	x17, [x16, #208]
  401738:	add	x16, x16, #0xd0
  40173c:	br	x17

0000000000401740 <realloc@plt>:
  401740:	adrp	x16, 41c000 <ferror@plt+0x1a6c0>
  401744:	ldr	x17, [x16, #216]
  401748:	add	x16, x16, #0xd8
  40174c:	br	x17

0000000000401750 <close@plt>:
  401750:	adrp	x16, 41c000 <ferror@plt+0x1a6c0>
  401754:	ldr	x17, [x16, #224]
  401758:	add	x16, x16, #0xe0
  40175c:	br	x17

0000000000401760 <strrchr@plt>:
  401760:	adrp	x16, 41c000 <ferror@plt+0x1a6c0>
  401764:	ldr	x17, [x16, #232]
  401768:	add	x16, x16, #0xe8
  40176c:	br	x17

0000000000401770 <__gmon_start__@plt>:
  401770:	adrp	x16, 41c000 <ferror@plt+0x1a6c0>
  401774:	ldr	x17, [x16, #240]
  401778:	add	x16, x16, #0xf0
  40177c:	br	x17

0000000000401780 <abort@plt>:
  401780:	adrp	x16, 41c000 <ferror@plt+0x1a6c0>
  401784:	ldr	x17, [x16, #248]
  401788:	add	x16, x16, #0xf8
  40178c:	br	x17

0000000000401790 <posix_fadvise@plt>:
  401790:	adrp	x16, 41c000 <ferror@plt+0x1a6c0>
  401794:	ldr	x17, [x16, #256]
  401798:	add	x16, x16, #0x100
  40179c:	br	x17

00000000004017a0 <mbsinit@plt>:
  4017a0:	adrp	x16, 41c000 <ferror@plt+0x1a6c0>
  4017a4:	ldr	x17, [x16, #264]
  4017a8:	add	x16, x16, #0x108
  4017ac:	br	x17

00000000004017b0 <__overflow@plt>:
  4017b0:	adrp	x16, 41c000 <ferror@plt+0x1a6c0>
  4017b4:	ldr	x17, [x16, #272]
  4017b8:	add	x16, x16, #0x110
  4017bc:	br	x17

00000000004017c0 <feof@plt>:
  4017c0:	adrp	x16, 41c000 <ferror@plt+0x1a6c0>
  4017c4:	ldr	x17, [x16, #280]
  4017c8:	add	x16, x16, #0x118
  4017cc:	br	x17

00000000004017d0 <memcmp@plt>:
  4017d0:	adrp	x16, 41c000 <ferror@plt+0x1a6c0>
  4017d4:	ldr	x17, [x16, #288]
  4017d8:	add	x16, x16, #0x120
  4017dc:	br	x17

00000000004017e0 <textdomain@plt>:
  4017e0:	adrp	x16, 41c000 <ferror@plt+0x1a6c0>
  4017e4:	ldr	x17, [x16, #296]
  4017e8:	add	x16, x16, #0x128
  4017ec:	br	x17

00000000004017f0 <getopt_long@plt>:
  4017f0:	adrp	x16, 41c000 <ferror@plt+0x1a6c0>
  4017f4:	ldr	x17, [x16, #304]
  4017f8:	add	x16, x16, #0x130
  4017fc:	br	x17

0000000000401800 <__fprintf_chk@plt>:
  401800:	adrp	x16, 41c000 <ferror@plt+0x1a6c0>
  401804:	ldr	x17, [x16, #312]
  401808:	add	x16, x16, #0x138
  40180c:	br	x17

0000000000401810 <strcmp@plt>:
  401810:	adrp	x16, 41c000 <ferror@plt+0x1a6c0>
  401814:	ldr	x17, [x16, #320]
  401818:	add	x16, x16, #0x140
  40181c:	br	x17

0000000000401820 <__ctype_b_loc@plt>:
  401820:	adrp	x16, 41c000 <ferror@plt+0x1a6c0>
  401824:	ldr	x17, [x16, #328]
  401828:	add	x16, x16, #0x148
  40182c:	br	x17

0000000000401830 <fseeko@plt>:
  401830:	adrp	x16, 41c000 <ferror@plt+0x1a6c0>
  401834:	ldr	x17, [x16, #336]
  401838:	add	x16, x16, #0x150
  40183c:	br	x17

0000000000401840 <fread@plt>:
  401840:	adrp	x16, 41c000 <ferror@plt+0x1a6c0>
  401844:	ldr	x17, [x16, #344]
  401848:	add	x16, x16, #0x158
  40184c:	br	x17

0000000000401850 <free@plt>:
  401850:	adrp	x16, 41c000 <ferror@plt+0x1a6c0>
  401854:	ldr	x17, [x16, #352]
  401858:	add	x16, x16, #0x160
  40185c:	br	x17

0000000000401860 <__ctype_get_mb_cur_max@plt>:
  401860:	adrp	x16, 41c000 <ferror@plt+0x1a6c0>
  401864:	ldr	x17, [x16, #360]
  401868:	add	x16, x16, #0x168
  40186c:	br	x17

0000000000401870 <strchr@plt>:
  401870:	adrp	x16, 41c000 <ferror@plt+0x1a6c0>
  401874:	ldr	x17, [x16, #368]
  401878:	add	x16, x16, #0x170
  40187c:	br	x17

0000000000401880 <fwrite@plt>:
  401880:	adrp	x16, 41c000 <ferror@plt+0x1a6c0>
  401884:	ldr	x17, [x16, #376]
  401888:	add	x16, x16, #0x178
  40188c:	br	x17

0000000000401890 <fcntl@plt>:
  401890:	adrp	x16, 41c000 <ferror@plt+0x1a6c0>
  401894:	ldr	x17, [x16, #384]
  401898:	add	x16, x16, #0x180
  40189c:	br	x17

00000000004018a0 <dcngettext@plt>:
  4018a0:	adrp	x16, 41c000 <ferror@plt+0x1a6c0>
  4018a4:	ldr	x17, [x16, #392]
  4018a8:	add	x16, x16, #0x188
  4018ac:	br	x17

00000000004018b0 <fflush@plt>:
  4018b0:	adrp	x16, 41c000 <ferror@plt+0x1a6c0>
  4018b4:	ldr	x17, [x16, #400]
  4018b8:	add	x16, x16, #0x190
  4018bc:	br	x17

00000000004018c0 <dcgettext@plt>:
  4018c0:	adrp	x16, 41c000 <ferror@plt+0x1a6c0>
  4018c4:	ldr	x17, [x16, #408]
  4018c8:	add	x16, x16, #0x198
  4018cc:	br	x17

00000000004018d0 <fputs_unlocked@plt>:
  4018d0:	adrp	x16, 41c000 <ferror@plt+0x1a6c0>
  4018d4:	ldr	x17, [x16, #416]
  4018d8:	add	x16, x16, #0x1a0
  4018dc:	br	x17

00000000004018e0 <__freading@plt>:
  4018e0:	adrp	x16, 41c000 <ferror@plt+0x1a6c0>
  4018e4:	ldr	x17, [x16, #424]
  4018e8:	add	x16, x16, #0x1a8
  4018ec:	br	x17

00000000004018f0 <iswprint@plt>:
  4018f0:	adrp	x16, 41c000 <ferror@plt+0x1a6c0>
  4018f4:	ldr	x17, [x16, #432]
  4018f8:	add	x16, x16, #0x1b0
  4018fc:	br	x17

0000000000401900 <__assert_fail@plt>:
  401900:	adrp	x16, 41c000 <ferror@plt+0x1a6c0>
  401904:	ldr	x17, [x16, #440]
  401908:	add	x16, x16, #0x1b8
  40190c:	br	x17

0000000000401910 <__errno_location@plt>:
  401910:	adrp	x16, 41c000 <ferror@plt+0x1a6c0>
  401914:	ldr	x17, [x16, #448]
  401918:	add	x16, x16, #0x1c0
  40191c:	br	x17

0000000000401920 <__getdelim@plt>:
  401920:	adrp	x16, 41c000 <ferror@plt+0x1a6c0>
  401924:	ldr	x17, [x16, #456]
  401928:	add	x16, x16, #0x1c8
  40192c:	br	x17

0000000000401930 <setlocale@plt>:
  401930:	adrp	x16, 41c000 <ferror@plt+0x1a6c0>
  401934:	ldr	x17, [x16, #464]
  401938:	add	x16, x16, #0x1d0
  40193c:	br	x17

0000000000401940 <ferror@plt>:
  401940:	adrp	x16, 41c000 <ferror@plt+0x1a6c0>
  401944:	ldr	x17, [x16, #472]
  401948:	add	x16, x16, #0x1d8
  40194c:	br	x17

Disassembly of section .text:

0000000000401950 <.text>:
  401950:	stp	x29, x30, [sp, #-400]!
  401954:	mov	x29, sp
  401958:	stp	x19, x20, [sp, #16]
  40195c:	mov	w20, w0
  401960:	mov	x19, x1
  401964:	ldr	x0, [x1]
  401968:	stp	x21, x22, [sp, #32]
  40196c:	adrp	x21, 408000 <ferror@plt+0x66c0>
  401970:	stp	x23, x24, [sp, #48]
  401974:	add	x21, x21, #0xf08
  401978:	adrp	x22, 41c000 <ferror@plt+0x1a6c0>
  40197c:	stp	x25, x26, [sp, #64]
  401980:	add	x22, x22, #0x2b0
  401984:	mov	w25, #0x0                   	// #0
  401988:	stp	x27, x28, [sp, #80]
  40198c:	bl	405918 <ferror@plt+0x3fd8>
  401990:	adrp	x0, 409000 <ferror@plt+0x76c0>
  401994:	add	x28, x0, #0x5a8
  401998:	mov	w0, #0x6                   	// #6
  40199c:	mov	x1, x28
  4019a0:	bl	401930 <setlocale@plt>
  4019a4:	adrp	x1, 409000 <ferror@plt+0x76c0>
  4019a8:	add	x1, x1, #0x6b8
  4019ac:	mov	x0, x21
  4019b0:	bl	4016d0 <bindtextdomain@plt>
  4019b4:	mov	x0, x21
  4019b8:	mov	x24, x28
  4019bc:	bl	4017e0 <textdomain@plt>
  4019c0:	adrp	x21, 409000 <ferror@plt+0x76c0>
  4019c4:	adrp	x0, 405000 <ferror@plt+0x36c0>
  4019c8:	add	x0, x0, #0x730
  4019cc:	bl	408eb8 <ferror@plt+0x7578>
  4019d0:	add	x21, x21, #0x738
  4019d4:	adrp	x0, 41c000 <ferror@plt+0x1a6c0>
  4019d8:	mov	x3, #0x0                   	// #0
  4019dc:	mov	w2, #0x1                   	// #1
  4019e0:	mov	x1, #0x0                   	// #0
  4019e4:	ldr	x0, [x0, #656]
  4019e8:	mov	w26, #0xffffffff            	// #-1
  4019ec:	mov	w27, #0x0                   	// #0
  4019f0:	bl	401620 <setvbuf@plt>
  4019f4:	adrp	x0, 409000 <ferror@plt+0x76c0>
  4019f8:	add	x0, x0, #0xc68
  4019fc:	add	x23, x0, #0x70
  401a00:	str	x0, [sp, #128]
  401a04:	nop
  401a08:	mov	x3, x23
  401a0c:	mov	x2, x21
  401a10:	mov	x1, x19
  401a14:	mov	w0, w20
  401a18:	mov	x4, #0x0                   	// #0
  401a1c:	bl	4017f0 <getopt_long@plt>
  401a20:	cmn	w0, #0x1
  401a24:	b.eq	401a80 <ferror@plt+0x140>  // b.none
  401a28:	cmp	w0, #0x77
  401a2c:	b.eq	401c38 <ferror@plt+0x2f8>  // b.none
  401a30:	b.le	401b00 <ferror@plt+0x1c0>
  401a34:	cmp	w0, #0x102
  401a38:	b.eq	401c4c <ferror@plt+0x30c>  // b.none
  401a3c:	b.gt	401bd0 <ferror@plt+0x290>
  401a40:	cmp	w0, #0x100
  401a44:	b.eq	401c60 <ferror@plt+0x320>  // b.none
  401a48:	cmp	w0, #0x101
  401a4c:	b.ne	401bbc <ferror@plt+0x27c>  // b.any
  401a50:	mov	w0, #0x1                   	// #1
  401a54:	mov	x3, x23
  401a58:	mov	x2, x21
  401a5c:	mov	x1, x19
  401a60:	mov	x4, #0x0                   	// #0
  401a64:	strb	w0, [x22, #25]
  401a68:	mov	w0, w20
  401a6c:	strb	wzr, [x22, #26]
  401a70:	strb	wzr, [x22, #27]
  401a74:	bl	4017f0 <getopt_long@plt>
  401a78:	cmn	w0, #0x1
  401a7c:	b.ne	401a28 <ferror@plt+0xe8>  // b.any
  401a80:	adrp	x1, 41c000 <ferror@plt+0x1a6c0>
  401a84:	add	x28, x1, #0x2b0
  401a88:	mov	x2, #0x3                   	// #3
  401a8c:	ldr	x0, [x28, #16]
  401a90:	str	x2, [x28, #32]
  401a94:	cmp	x0, #0x200
  401a98:	b.hi	402c5c <ferror@plt+0x131c>  // b.pmore
  401a9c:	cmp	x0, #0x0
  401aa0:	ccmp	w27, #0x0, #0x0, eq  // eq = none
  401aa4:	b.eq	401fa0 <ferror@plt+0x660>  // b.none
  401aa8:	ldr	x0, [x28, #16]
  401aac:	cmp	w26, #0x0
  401ab0:	csel	w2, w25, wzr, eq  // eq = none
  401ab4:	lsr	x0, x0, #2
  401ab8:	str	x0, [x1, #688]
  401abc:	cbnz	w2, 402c4c <ferror@plt+0x130c>
  401ac0:	adrp	x0, 41c000 <ferror@plt+0x1a6c0>
  401ac4:	ldrb	w0, [x0, #496]
  401ac8:	cmp	w0, #0xa
  401acc:	b.eq	401cac <ferror@plt+0x36c>  // b.none
  401ad0:	cbnz	w27, 402c0c <ferror@plt+0x12cc>
  401ad4:	ldrb	w0, [x28, #24]
  401ad8:	cbnz	w0, 402bfc <ferror@plt+0x12bc>
  401adc:	ldrb	w0, [x28, #25]
  401ae0:	cbnz	w0, 402bec <ferror@plt+0x12ac>
  401ae4:	ldrb	w0, [x28, #26]
  401ae8:	cbz	w0, 4027dc <ferror@plt+0xe9c>
  401aec:	cbnz	w27, 401ce8 <ferror@plt+0x3a8>
  401af0:	adrp	x1, 409000 <ferror@plt+0x76c0>
  401af4:	mov	w2, #0x5                   	// #5
  401af8:	add	x1, x1, #0x8f0
  401afc:	b	4027fc <ferror@plt+0xebc>
  401b00:	cmp	w0, #0x63
  401b04:	b.eq	401c30 <ferror@plt+0x2f0>  // b.none
  401b08:	b.le	401bf4 <ferror@plt+0x2b4>
  401b0c:	cmp	w0, #0x6c
  401b10:	b.ne	401be4 <ferror@plt+0x2a4>  // b.any
  401b14:	adrp	x24, 41c000 <ferror@plt+0x1a6c0>
  401b18:	mov	w2, #0x5                   	// #5
  401b1c:	adrp	x1, 409000 <ferror@plt+0x76c0>
  401b20:	mov	x0, #0x0                   	// #0
  401b24:	ldr	x3, [x24, #640]
  401b28:	add	x1, x1, #0x6d0
  401b2c:	str	x3, [sp, #104]
  401b30:	bl	4018c0 <dcgettext@plt>
  401b34:	mov	x4, x0
  401b38:	ldr	x3, [sp, #104]
  401b3c:	mov	w5, #0x0                   	// #0
  401b40:	mov	x2, #0xffffffffffffffff    	// #-1
  401b44:	mov	x1, #0x0                   	// #0
  401b48:	mov	x0, x3
  401b4c:	mov	x3, x28
  401b50:	bl	407d68 <ferror@plt+0x6428>
  401b54:	str	x0, [x22, #16]
  401b58:	ldr	x24, [x24, #640]
  401b5c:	tst	x0, #0x7
  401b60:	b.eq	401a08 <ferror@plt+0xc8>  // b.none
  401b64:	adrp	x1, 409000 <ferror@plt+0x76c0>
  401b68:	add	x1, x1, #0x6e0
  401b6c:	mov	w2, #0x5                   	// #5
  401b70:	mov	x0, #0x0                   	// #0
  401b74:	bl	4018c0 <dcgettext@plt>
  401b78:	mov	x19, x0
  401b7c:	mov	x0, x24
  401b80:	bl	407428 <ferror@plt+0x5ae8>
  401b84:	mov	x3, x0
  401b88:	mov	x2, x19
  401b8c:	mov	w1, #0x0                   	// #0
  401b90:	mov	w0, #0x0                   	// #0
  401b94:	bl	401600 <error@plt>
  401b98:	mov	w2, #0x5                   	// #5
  401b9c:	adrp	x1, 409000 <ferror@plt+0x76c0>
  401ba0:	mov	x0, #0x0                   	// #0
  401ba4:	add	x1, x1, #0x6f8
  401ba8:	bl	4018c0 <dcgettext@plt>
  401bac:	mov	x2, x0
  401bb0:	mov	w1, #0x0                   	// #0
  401bb4:	mov	w0, #0x1                   	// #1
  401bb8:	bl	401600 <error@plt>
  401bbc:	cmp	w0, #0x7a
  401bc0:	b.ne	401c28 <ferror@plt+0x2e8>  // b.any
  401bc4:	adrp	x0, 41c000 <ferror@plt+0x1a6c0>
  401bc8:	strb	wzr, [x0, #496]
  401bcc:	b	401a08 <ferror@plt+0xc8>
  401bd0:	cmp	w0, #0x103
  401bd4:	b.ne	401c0c <ferror@plt+0x2cc>  // b.any
  401bd8:	mov	w0, #0x1                   	// #1
  401bdc:	strb	w0, [x22, #28]
  401be0:	b	401a08 <ferror@plt+0xc8>
  401be4:	cmp	w0, #0x74
  401be8:	b.ne	401c28 <ferror@plt+0x2e8>  // b.any
  401bec:	mov	w26, #0x0                   	// #0
  401bf0:	b	401a08 <ferror@plt+0xc8>
  401bf4:	cmn	w0, #0x2
  401bf8:	b.eq	402b60 <ferror@plt+0x1220>  // b.none
  401bfc:	cmp	w0, #0x62
  401c00:	b.ne	401c20 <ferror@plt+0x2e0>  // b.any
  401c04:	mov	w26, #0x1                   	// #1
  401c08:	b	401a08 <ferror@plt+0xc8>
  401c0c:	cmp	w0, #0x104
  401c10:	b.ne	401c28 <ferror@plt+0x2e8>  // b.any
  401c14:	mov	w25, #0x1                   	// #1
  401c18:	mov	w26, w25
  401c1c:	b	401a08 <ferror@plt+0xc8>
  401c20:	cmn	w0, #0x3
  401c24:	b.eq	401c6c <ferror@plt+0x32c>  // b.none
  401c28:	mov	w0, #0x1                   	// #1
  401c2c:	bl	403178 <ferror@plt+0x1838>
  401c30:	mov	w27, #0x1                   	// #1
  401c34:	b	401a08 <ferror@plt+0xc8>
  401c38:	mov	w0, #0x1                   	// #1
  401c3c:	strb	wzr, [x22, #25]
  401c40:	strb	w0, [x22, #26]
  401c44:	strb	wzr, [x22, #27]
  401c48:	b	401a08 <ferror@plt+0xc8>
  401c4c:	mov	w0, #0x1                   	// #1
  401c50:	strb	wzr, [x22, #25]
  401c54:	strb	wzr, [x22, #26]
  401c58:	strb	w0, [x22, #27]
  401c5c:	b	401a08 <ferror@plt+0xc8>
  401c60:	mov	w0, #0x1                   	// #1
  401c64:	strb	w0, [x22, #24]
  401c68:	b	401a08 <ferror@plt+0xc8>
  401c6c:	adrp	x1, 41c000 <ferror@plt+0x1a6c0>
  401c70:	adrp	x0, 41c000 <ferror@plt+0x1a6c0>
  401c74:	adrp	x5, 409000 <ferror@plt+0x76c0>
  401c78:	adrp	x4, 409000 <ferror@plt+0x76c0>
  401c7c:	ldr	x0, [x0, #656]
  401c80:	add	x5, x5, #0x718
  401c84:	ldr	x3, [x1, #512]
  401c88:	add	x4, x4, #0x728
  401c8c:	adrp	x2, 409000 <ferror@plt+0x76c0>
  401c90:	adrp	x1, 408000 <ferror@plt+0x66c0>
  401c94:	add	x2, x2, #0x600
  401c98:	add	x1, x1, #0xf98
  401c9c:	mov	x6, #0x0                   	// #0
  401ca0:	bl	407860 <ferror@plt+0x5f20>
  401ca4:	mov	w0, #0x0                   	// #0
  401ca8:	bl	4015f0 <exit@plt>
  401cac:	cmp	w27, #0x0
  401cb0:	ccmp	w25, #0x0, #0x4, ne  // ne = any
  401cb4:	b.ne	402bd0 <ferror@plt+0x1290>  // b.any
  401cb8:	cmp	w26, #0x0
  401cbc:	ccmp	w27, #0x0, #0x4, ge  // ge = tcont
  401cc0:	b.ne	402c1c <ferror@plt+0x12dc>  // b.any
  401cc4:	ldrb	w0, [x28, #24]
  401cc8:	cbz	w0, 402be0 <ferror@plt+0x12a0>
  401ccc:	cbz	w27, 402bfc <ferror@plt+0x12bc>
  401cd0:	ldrb	w0, [x28, #26]
  401cd4:	cbnz	w0, 401ce8 <ferror@plt+0x3a8>
  401cd8:	ldrb	w0, [x28, #28]
  401cdc:	eor	w1, w27, #0x1
  401ce0:	tst	w1, w0
  401ce4:	b.ne	402c3c <ferror@plt+0x12fc>  // b.any
  401ce8:	adrp	x0, 41c000 <ferror@plt+0x1a6c0>
  401cec:	add	x2, x19, w20, sxtw #3
  401cf0:	str	x2, [sp, #184]
  401cf4:	sbfiz	x1, x20, #3, #32
  401cf8:	ldr	w0, [x0, #648]
  401cfc:	cmp	w0, w20
  401d00:	b.ne	401d18 <ferror@plt+0x3d8>  // b.any
  401d04:	add	x2, x2, #0x8
  401d08:	str	x2, [sp, #184]
  401d0c:	adrp	x2, 409000 <ferror@plt+0x76c0>
  401d10:	add	x2, x2, #0x9b0
  401d14:	str	x2, [x19, x1]
  401d18:	ldr	x1, [sp, #184]
  401d1c:	add	x0, x19, w0, sxtw #3
  401d20:	str	x0, [sp, #136]
  401d24:	cmp	x1, x0
  401d28:	b.ls	402afc <ferror@plt+0x11bc>  // b.plast
  401d2c:	mov	w0, #0x20                  	// #32
  401d30:	cmp	w26, #0x1
  401d34:	mov	w1, #0x2a                  	// #42
  401d38:	adrp	x2, 409000 <ferror@plt+0x76c0>
  401d3c:	csel	w3, w1, w0, eq  // eq = none
  401d40:	add	x0, x2, #0x9e8
  401d44:	str	x0, [sp, #200]
  401d48:	mov	w0, #0x1                   	// #1
  401d4c:	str	w0, [sp, #180]
  401d50:	stp	w25, w3, [sp, #212]
  401d54:	str	w3, [sp, #220]
  401d58:	ldr	x0, [sp, #136]
  401d5c:	ldr	x0, [x0]
  401d60:	str	x0, [sp, #120]
  401d64:	cbz	w27, 402458 <ferror@plt+0xb18>
  401d68:	adrp	x1, 409000 <ferror@plt+0x76c0>
  401d6c:	add	x1, x1, #0x9b0
  401d70:	bl	401810 <strcmp@plt>
  401d74:	str	w0, [sp, #176]
  401d78:	cbnz	w0, 402610 <ferror@plt+0xcd0>
  401d7c:	mov	w3, #0x1                   	// #1
  401d80:	adrp	x1, 409000 <ferror@plt+0x76c0>
  401d84:	mov	w2, #0x5                   	// #5
  401d88:	add	x1, x1, #0x9b8
  401d8c:	mov	x0, #0x0                   	// #0
  401d90:	strb	w3, [x28, #8]
  401d94:	bl	4018c0 <dcgettext@plt>
  401d98:	str	x0, [sp, #120]
  401d9c:	adrp	x1, 41c000 <ferror@plt+0x1a6c0>
  401da0:	ldr	x21, [x1, #664]
  401da4:	adrp	x22, 409000 <ferror@plt+0x76c0>
  401da8:	add	x22, x22, #0x20
  401dac:	mov	x23, #0x0                   	// #0
  401db0:	mov	x20, #0x1                   	// #1
  401db4:	str	x23, [sp, #104]
  401db8:	str	wzr, [sp, #144]
  401dbc:	str	xzr, [sp, #152]
  401dc0:	str	xzr, [sp, #192]
  401dc4:	str	wzr, [sp, #208]
  401dc8:	stp	xzr, xzr, [sp, #232]
  401dcc:	nop
  401dd0:	mov	x3, x21
  401dd4:	add	x1, sp, #0xf0
  401dd8:	add	x0, sp, #0xe8
  401ddc:	mov	w2, #0xa                   	// #10
  401de0:	bl	401920 <__getdelim@plt>
  401de4:	mov	x19, x0
  401de8:	cmp	x0, #0x0
  401dec:	b.le	402168 <ferror@plt+0x828>
  401df0:	ldr	x24, [sp, #232]
  401df4:	ldrb	w1, [x24]
  401df8:	cmp	w1, #0x23
  401dfc:	b.eq	401f50 <ferror@plt+0x610>  // b.none
  401e00:	sub	x0, x0, #0x1
  401e04:	ldrb	w2, [x24, x0]
  401e08:	cmp	w2, #0xa
  401e0c:	b.ne	401e20 <ferror@plt+0x4e0>  // b.any
  401e10:	strb	wzr, [x24, x0]
  401e14:	mov	x19, x0
  401e18:	ldr	x24, [sp, #232]
  401e1c:	ldrb	w1, [x24]
  401e20:	cmp	w1, #0x20
  401e24:	mov	x23, #0x0                   	// #0
  401e28:	ccmp	w1, #0x9, #0x4, ne  // ne = any
  401e2c:	b.ne	401e44 <ferror@plt+0x504>  // b.any
  401e30:	add	x23, x23, #0x1
  401e34:	ldrb	w1, [x24, x23]
  401e38:	cmp	w1, #0x20
  401e3c:	ccmp	w1, #0x9, #0x4, ne  // ne = any
  401e40:	b.eq	401e30 <ferror@plt+0x4f0>  // b.none
  401e44:	str	wzr, [sp, #112]
  401e48:	cmp	w1, #0x5c
  401e4c:	b.ne	401e58 <ferror@plt+0x518>  // b.any
  401e50:	add	x23, x23, #0x1
  401e54:	str	w27, [sp, #112]
  401e58:	add	x26, x24, x23
  401e5c:	mov	x1, x22
  401e60:	mov	x0, x26
  401e64:	mov	x2, #0x6                   	// #6
  401e68:	bl	4016c0 <strncmp@plt>
  401e6c:	cbnz	w0, 401fac <ferror@plt+0x66c>
  401e70:	add	x6, x23, #0x6
  401e74:	add	x0, x24, #0x7
  401e78:	add	x25, x24, x6
  401e7c:	sub	x1, x23, x25
  401e80:	ldrb	w4, [x24, x6]
  401e84:	add	x3, x0, x1
  401e88:	cbnz	w4, 401eb0 <ferror@plt+0x570>
  401e8c:	b	4021f8 <ferror@plt+0x8b8>
  401e90:	cmp	w4, #0x2d
  401e94:	b.eq	4021f8 <ferror@plt+0x8b8>  // b.none
  401e98:	cmp	w4, #0x28
  401e9c:	b.eq	40241c <ferror@plt+0xadc>  // b.none
  401ea0:	add	x6, x6, #0x1
  401ea4:	add	x25, x25, x3
  401ea8:	ldrb	w4, [x24, x6]
  401eac:	cbz	w4, 4021f8 <ferror@plt+0x8b8>
  401eb0:	cmp	w4, #0x20
  401eb4:	ccmp	w4, #0x9, #0x4, ne  // ne = any
  401eb8:	b.ne	401e90 <ferror@plt+0x550>  // b.any
  401ebc:	ldr	x1, [sp, #128]
  401ec0:	strb	wzr, [x25]
  401ec4:	mov	x0, x26
  401ec8:	mov	x3, #0x0                   	// #0
  401ecc:	add	x1, x1, #0x240
  401ed0:	mov	x2, #0x0                   	// #0
  401ed4:	str	x6, [sp, #160]
  401ed8:	str	w4, [sp, #168]
  401edc:	bl	405320 <ferror@plt+0x39e0>
  401ee0:	tbnz	x0, #63, 401f3c <ferror@plt+0x5fc>
  401ee4:	ldr	w4, [sp, #168]
  401ee8:	str	w0, [x28, #40]
  401eec:	cmp	w4, #0x28
  401ef0:	ldr	x6, [sp, #160]
  401ef4:	b.eq	402448 <ferror@plt+0xb08>  // b.none
  401ef8:	add	x6, x6, #0x1
  401efc:	cmp	w4, #0x2d
  401f00:	add	x23, x24, x6
  401f04:	mov	x0, x23
  401f08:	b.eq	402240 <ferror@plt+0x900>  // b.none
  401f0c:	nop
  401f10:	mov	x1, #0x200                 	// #512
  401f14:	str	x1, [x28, #16]
  401f18:	mov	x1, #0x80                  	// #128
  401f1c:	ldrb	w0, [x0]
  401f20:	str	x1, [x28]
  401f24:	cmp	w0, #0x20
  401f28:	b.ne	401f34 <ferror@plt+0x5f4>  // b.any
  401f2c:	add	x6, x6, #0x1
  401f30:	ldrb	w0, [x24, x6]
  401f34:	cmp	w0, #0x28
  401f38:	b.eq	402568 <ferror@plt+0xc28>  // b.none
  401f3c:	ldr	x1, [sp, #104]
  401f40:	ldrb	w0, [x28, #26]
  401f44:	add	x1, x1, #0x1
  401f48:	str	x1, [sp, #104]
  401f4c:	cbnz	w0, 4022a4 <ferror@plt+0x964>
  401f50:	ldr	w0, [x21]
  401f54:	tst	w0, #0x30
  401f58:	b.ne	402168 <ferror@plt+0x828>  // b.any
  401f5c:	adds	x20, x20, #0x1
  401f60:	b.ne	401dd0 <ferror@plt+0x490>  // b.any
  401f64:	mov	w2, #0x5                   	// #5
  401f68:	adrp	x1, 409000 <ferror@plt+0x76c0>
  401f6c:	mov	x0, #0x0                   	// #0
  401f70:	add	x1, x1, #0x9c8
  401f74:	bl	4018c0 <dcgettext@plt>
  401f78:	mov	x19, x0
  401f7c:	ldr	x2, [sp, #120]
  401f80:	mov	w1, #0x3                   	// #3
  401f84:	mov	w0, #0x0                   	// #0
  401f88:	bl	4072b0 <ferror@plt+0x5970>
  401f8c:	mov	x3, x0
  401f90:	mov	x2, x19
  401f94:	mov	w1, #0x0                   	// #0
  401f98:	mov	w0, #0x1                   	// #1
  401f9c:	bl	401600 <error@plt>
  401fa0:	mov	x0, #0x200                 	// #512
  401fa4:	str	x0, [x28, #16]
  401fa8:	b	401aa8 <ferror@plt+0x168>
  401fac:	ldrb	w25, [x24, x23]
  401fb0:	sub	x2, x19, x23
  401fb4:	ldr	x0, [x28, #32]
  401fb8:	cmp	w25, #0x5c
  401fbc:	cinc	x0, x0, eq  // eq = none
  401fc0:	cmp	x2, x0
  401fc4:	b.cc	401f3c <ferror@plt+0x5fc>  // b.lo, b.ul, b.last
  401fc8:	str	xzr, [x28]
  401fcc:	bl	401820 <__ctype_b_loc@plt>
  401fd0:	mov	w4, #0x0                   	// #0
  401fd4:	mov	x2, #0x0                   	// #0
  401fd8:	ldr	x6, [x0]
  401fdc:	b	401fec <ferror@plt+0x6ac>
  401fe0:	ldrb	w25, [x26, x0]
  401fe4:	mov	x2, x0
  401fe8:	mov	w4, w27
  401fec:	ubfiz	x25, x25, #1, #8
  401ff0:	add	x0, x2, #0x1
  401ff4:	ldrh	w1, [x6, x25]
  401ff8:	tbnz	w1, #12, 401fe0 <ferror@plt+0x6a0>
  401ffc:	cbz	w4, 401f3c <ferror@plt+0x5fc>
  402000:	str	x2, [x28]
  402004:	sub	x0, x2, #0x2
  402008:	cmp	x0, #0x7e
  40200c:	b.hi	401f3c <ferror@plt+0x5fc>  // b.pmore
  402010:	tbnz	w2, #0, 401f3c <ferror@plt+0x5fc>
  402014:	add	x25, x23, x2
  402018:	lsl	x2, x2, #2
  40201c:	str	x2, [x28, #16]
  402020:	ldrb	w0, [x24, x25]
  402024:	cmp	w0, #0x20
  402028:	ccmp	w0, #0x9, #0x4, ne  // ne = any
  40202c:	b.ne	401f3c <ferror@plt+0x5fc>  // b.any
  402030:	strb	wzr, [x24, x25]
  402034:	mov	x0, x26
  402038:	bl	402e68 <ferror@plt+0x1528>
  40203c:	tst	w0, #0xff
  402040:	b.eq	401f3c <ferror@plt+0x5fc>  // b.none
  402044:	adrp	x0, 41c000 <ferror@plt+0x1a6c0>
  402048:	add	x0, x0, #0x1f0
  40204c:	add	x1, x25, #0x1
  402050:	sub	x2, x19, x1
  402054:	cmp	x2, #0x1
  402058:	ldr	w2, [x0, #4]
  40205c:	b.eq	402670 <ferror@plt+0xd30>  // b.none
  402060:	ldrb	w4, [x24, x1]
  402064:	mov	w6, #0x2a                  	// #42
  402068:	cmp	w4, #0x20
  40206c:	ccmp	w4, w6, #0x4, ne  // ne = any
  402070:	b.ne	402670 <ferror@plt+0xd30>  // b.any
  402074:	cmp	w2, #0x1
  402078:	b.eq	402084 <ferror@plt+0x744>  // b.none
  40207c:	add	x1, x25, #0x2
  402080:	str	wzr, [x0, #4]
  402084:	ldr	w0, [sp, #112]
  402088:	add	x25, x24, x1
  40208c:	cbnz	w0, 402acc <ferror@plt+0x118c>
  402090:	ldr	w0, [sp, #176]
  402094:	cbnz	w0, 4020b0 <ferror@plt+0x770>
  402098:	ldrb	w0, [x25]
  40209c:	cmp	w0, #0x2d
  4020a0:	b.ne	4020b0 <ferror@plt+0x770>  // b.any
  4020a4:	ldrb	w0, [x25, #1]
  4020a8:	cbz	w0, 401f3c <ferror@plt+0x5fc>
  4020ac:	nop
  4020b0:	ldrb	w23, [x28, #25]
  4020b4:	cbnz	w23, 402410 <ferror@plt+0xad0>
  4020b8:	mov	x0, x25
  4020bc:	mov	w1, #0xa                   	// #10
  4020c0:	bl	401870 <strchr@plt>
  4020c4:	cmp	x0, #0x0
  4020c8:	csel	w23, wzr, w27, eq  // eq = none
  4020cc:	cset	w19, ne  // ne = any
  4020d0:	add	x2, sp, #0xf8
  4020d4:	add	x1, sp, #0x148
  4020d8:	mov	x0, x25
  4020dc:	bl	402fa0 <ferror@plt+0x1660>
  4020e0:	ands	w8, w0, #0xff
  4020e4:	b.ne	4022e8 <ferror@plt+0x9a8>  // b.any
  4020e8:	ldr	x1, [sp, #152]
  4020ec:	ldrb	w0, [x28, #25]
  4020f0:	add	x1, x1, #0x1
  4020f4:	str	x1, [sp, #152]
  4020f8:	cbnz	w0, 402158 <ferror@plt+0x818>
  4020fc:	cbz	w19, 402124 <ferror@plt+0x7e4>
  402100:	adrp	x0, 41c000 <ferror@plt+0x1a6c0>
  402104:	ldr	x0, [x0, #656]
  402108:	ldp	x1, x2, [x0, #40]
  40210c:	cmp	x1, x2
  402110:	b.cs	402b08 <ferror@plt+0x11c8>  // b.hs, b.nlast
  402114:	add	x2, x1, #0x1
  402118:	str	x2, [x0, #40]
  40211c:	mov	w0, #0x5c                  	// #92
  402120:	strb	w0, [x1]
  402124:	mov	w1, w23
  402128:	mov	x0, x25
  40212c:	bl	402ed8 <ferror@plt+0x1598>
  402130:	mov	w2, #0x5                   	// #5
  402134:	adrp	x1, 409000 <ferror@plt+0x76c0>
  402138:	mov	x0, #0x0                   	// #0
  40213c:	add	x1, x1, #0xa18
  402140:	bl	4018c0 <dcgettext@plt>
  402144:	mov	x2, x0
  402148:	adrp	x1, 409000 <ferror@plt+0x76c0>
  40214c:	mov	w0, #0x1                   	// #1
  402150:	add	x1, x1, #0xa30
  402154:	bl	4016f0 <__printf_chk@plt>
  402158:	str	w27, [sp, #144]
  40215c:	ldr	w0, [x21]
  402160:	tst	w0, #0x30
  402164:	b.eq	401f5c <ferror@plt+0x61c>  // b.none
  402168:	ldr	x0, [sp, #232]
  40216c:	ldr	x23, [sp, #104]
  402170:	bl	401850 <free@plt>
  402174:	ldr	w0, [x21]
  402178:	and	w19, w0, #0x20
  40217c:	tbnz	w0, #5, 402718 <ferror@plt+0xdd8>
  402180:	ldr	w0, [sp, #176]
  402184:	cbnz	w0, 4026a8 <ferror@plt+0xd68>
  402188:	ldr	w0, [sp, #144]
  40218c:	cbz	w0, 4026b8 <ferror@plt+0xd78>
  402190:	ldrb	w0, [x28, #25]
  402194:	cbnz	w0, 402664 <ferror@plt+0xd24>
  402198:	cbnz	x23, 402a18 <ferror@plt+0x10d8>
  40219c:	ldr	x0, [sp, #152]
  4021a0:	cbnz	x0, 4029dc <ferror@plt+0x109c>
  4021a4:	ldr	x0, [sp, #192]
  4021a8:	cbnz	x0, 4029a0 <ferror@plt+0x1060>
  4021ac:	ldrb	w0, [x28, #24]
  4021b0:	cbz	w0, 402664 <ferror@plt+0xd24>
  4021b4:	ldr	w0, [sp, #208]
  4021b8:	cbz	w0, 402818 <ferror@plt+0xed8>
  4021bc:	ldr	x0, [sp, #152]
  4021c0:	ldr	x1, [sp, #192]
  4021c4:	orr	x0, x0, x1
  4021c8:	cbnz	x0, 4021e4 <ferror@plt+0x8a4>
  4021cc:	ldrb	w19, [x28, #28]
  4021d0:	cmp	x23, #0x0
  4021d4:	cset	w0, eq  // eq = none
  4021d8:	eor	w19, w19, #0x1
  4021dc:	orr	w0, w0, w19
  4021e0:	and	w19, w0, #0xff
  4021e4:	and	w0, w19, #0x1
  4021e8:	ldr	w1, [sp, #180]
  4021ec:	and	w0, w0, w1
  4021f0:	str	w0, [sp, #180]
  4021f4:	b	402474 <ferror@plt+0xb34>
  4021f8:	ldr	x1, [sp, #128]
  4021fc:	strb	wzr, [x25]
  402200:	mov	x0, x26
  402204:	mov	x3, #0x0                   	// #0
  402208:	add	x1, x1, #0x240
  40220c:	mov	x2, #0x0                   	// #0
  402210:	str	w4, [sp, #160]
  402214:	str	x6, [sp, #168]
  402218:	bl	405320 <ferror@plt+0x39e0>
  40221c:	ldr	w4, [sp, #160]
  402220:	ldr	x6, [sp, #168]
  402224:	tbnz	x0, #63, 401f3c <ferror@plt+0x5fc>
  402228:	add	x6, x6, #0x1
  40222c:	str	w0, [x28, #40]
  402230:	add	x23, x24, x6
  402234:	cmp	w4, #0x2d
  402238:	mov	x0, x23
  40223c:	b.ne	401f10 <ferror@plt+0x5d0>  // b.any
  402240:	add	x3, sp, #0xf8
  402244:	mov	x4, #0x0                   	// #0
  402248:	mov	w2, #0x0                   	// #0
  40224c:	mov	x1, #0x0                   	// #0
  402250:	str	x6, [sp, #160]
  402254:	bl	407d90 <ferror@plt+0x6450>
  402258:	cbnz	w0, 401f3c <ferror@plt+0x5fc>
  40225c:	ldr	x1, [sp, #248]
  402260:	sub	x0, x1, #0x1
  402264:	cmp	x0, #0x1ff
  402268:	b.hi	401f3c <ferror@plt+0x5fc>  // b.pmore
  40226c:	tst	x1, #0x7
  402270:	b.ne	401f3c <ferror@plt+0x5fc>  // b.any
  402274:	str	x1, [x28, #16]
  402278:	ldr	x6, [sp, #160]
  40227c:	b	402288 <ferror@plt+0x948>
  402280:	add	x6, x6, #0x1
  402284:	add	x23, x24, x6
  402288:	ldrb	w2, [x24, x6]
  40228c:	sub	w2, w2, #0x30
  402290:	cmp	w2, #0x9
  402294:	b.ls	402280 <ferror@plt+0x940>  // b.plast
  402298:	mov	x0, x23
  40229c:	lsr	x1, x1, #2
  4022a0:	b	401f1c <ferror@plt+0x5dc>
  4022a4:	ldr	x1, [sp, #200]
  4022a8:	mov	w2, #0x5                   	// #5
  4022ac:	mov	x0, #0x0                   	// #0
  4022b0:	bl	4018c0 <dcgettext@plt>
  4022b4:	mov	x19, x0
  4022b8:	ldr	x2, [sp, #120]
  4022bc:	mov	w1, #0x3                   	// #3
  4022c0:	mov	w0, #0x0                   	// #0
  4022c4:	bl	4072b0 <ferror@plt+0x5970>
  4022c8:	mov	x3, x0
  4022cc:	mov	x5, x22
  4022d0:	mov	x4, x20
  4022d4:	mov	x2, x19
  4022d8:	mov	w1, #0x0                   	// #0
  4022dc:	mov	w0, #0x0                   	// #0
  4022e0:	bl	401600 <error@plt>
  4022e4:	b	401f50 <ferror@plt+0x610>
  4022e8:	ldrb	w0, [x28, #24]
  4022ec:	cbz	w0, 4022f8 <ferror@plt+0x9b8>
  4022f0:	ldrb	w0, [sp, #248]
  4022f4:	cbnz	w0, 402158 <ferror@plt+0x818>
  4022f8:	ldr	x10, [x28]
  4022fc:	cmp	xzr, x10, lsr #1
  402300:	lsr	x10, x10, #1
  402304:	b.eq	402680 <ferror@plt+0xd40>  // b.none
  402308:	str	w8, [sp, #112]
  40230c:	mov	x24, #0x0                   	// #0
  402310:	str	x10, [sp, #144]
  402314:	bl	401650 <__ctype_tolower_loc@plt>
  402318:	ldr	x1, [sp, #128]
  40231c:	mov	x7, x26
  402320:	ldr	w8, [sp, #112]
  402324:	add	x2, sp, #0x148
  402328:	add	x6, x1, #0x200
  40232c:	ldr	x4, [x0]
  402330:	ldr	x10, [sp, #144]
  402334:	b	402368 <ferror@plt+0xa28>
  402338:	ldrb	w1, [x7, #1]
  40233c:	and	x0, x0, #0xf
  402340:	add	x0, x6, x0
  402344:	ldr	w1, [x4, x1, lsl #2]
  402348:	ldrb	w0, [x0, #80]
  40234c:	cmp	w1, w0
  402350:	b.ne	402388 <ferror@plt+0xa48>  // b.any
  402354:	add	x24, x24, #0x1
  402358:	add	x7, x7, #0x2
  40235c:	cmp	x10, x24
  402360:	add	x2, x2, #0x1
  402364:	b.eq	402680 <ferror@plt+0xd40>  // b.none
  402368:	ldrb	w0, [x2]
  40236c:	ldrb	w3, [x7]
  402370:	ubfx	x1, x0, #4, #4
  402374:	add	x1, x6, x1
  402378:	ldr	w3, [x4, x3, lsl #2]
  40237c:	ldrb	w1, [x1, #80]
  402380:	cmp	w3, w1
  402384:	b.eq	402338 <ferror@plt+0x9f8>  // b.none
  402388:	ldr	x1, [sp, #192]
  40238c:	ldrb	w0, [x28, #25]
  402390:	add	x1, x1, #0x1
  402394:	str	x1, [sp, #192]
  402398:	cbnz	w0, 402158 <ferror@plt+0x818>
  40239c:	cbz	w19, 4023c4 <ferror@plt+0xa84>
  4023a0:	adrp	x0, 41c000 <ferror@plt+0x1a6c0>
  4023a4:	ldr	x0, [x0, #656]
  4023a8:	ldp	x1, x2, [x0, #40]
  4023ac:	cmp	x1, x2
  4023b0:	b.cs	402b28 <ferror@plt+0x11e8>  // b.hs, b.nlast
  4023b4:	add	x2, x1, #0x1
  4023b8:	str	x2, [x0, #40]
  4023bc:	mov	w0, #0x5c                  	// #92
  4023c0:	strb	w0, [x1]
  4023c4:	mov	w1, w23
  4023c8:	mov	x0, x25
  4023cc:	str	x10, [sp, #112]
  4023d0:	bl	402ed8 <ferror@plt+0x1598>
  4023d4:	ldr	x10, [sp, #112]
  4023d8:	cmp	x10, x24
  4023dc:	b.eq	4027c4 <ferror@plt+0xe84>  // b.none
  4023e0:	adrp	x1, 409000 <ferror@plt+0x76c0>
  4023e4:	add	x1, x1, #0xa38
  4023e8:	mov	w2, #0x5                   	// #5
  4023ec:	mov	x0, #0x0                   	// #0
  4023f0:	bl	4018c0 <dcgettext@plt>
  4023f4:	adrp	x1, 409000 <ferror@plt+0x76c0>
  4023f8:	mov	x2, x0
  4023fc:	add	x1, x1, #0xa30
  402400:	mov	w0, #0x1                   	// #1
  402404:	bl	4016f0 <__printf_chk@plt>
  402408:	str	w27, [sp, #144]
  40240c:	b	40215c <ferror@plt+0x81c>
  402410:	mov	w23, #0x0                   	// #0
  402414:	mov	w19, #0x0                   	// #0
  402418:	b	4020d0 <ferror@plt+0x790>
  40241c:	ldr	x1, [sp, #128]
  402420:	strb	wzr, [x25]
  402424:	mov	x0, x26
  402428:	mov	x3, #0x0                   	// #0
  40242c:	add	x1, x1, #0x240
  402430:	mov	x2, #0x0                   	// #0
  402434:	str	x6, [sp, #160]
  402438:	bl	405320 <ferror@plt+0x39e0>
  40243c:	ldr	x6, [sp, #160]
  402440:	tbnz	x0, #63, 401f3c <ferror@plt+0x5fc>
  402444:	str	w0, [x28, #40]
  402448:	mov	w0, #0x28                  	// #40
  40244c:	strb	w0, [x25]
  402450:	add	x0, x24, x6
  402454:	b	401f10 <ferror@plt+0x5d0>
  402458:	ldr	x0, [sp, #120]
  40245c:	add	x2, sp, #0x148
  402460:	add	x1, sp, #0x100
  402464:	bl	402fa0 <ferror@plt+0x1660>
  402468:	ands	w19, w0, #0xff
  40246c:	b.ne	4024bc <ferror@plt+0xb7c>  // b.any
  402470:	str	w19, [sp, #180]
  402474:	ldr	x0, [sp, #136]
  402478:	ldr	x1, [sp, #184]
  40247c:	add	x0, x0, #0x8
  402480:	str	x0, [sp, #136]
  402484:	cmp	x1, x0
  402488:	b.hi	401d58 <ferror@plt+0x418>  // b.pmore
  40248c:	ldrb	w0, [x28, #8]
  402490:	cbnz	w0, 402940 <ferror@plt+0x1000>
  402494:	ldr	w0, [sp, #180]
  402498:	ldp	x19, x20, [sp, #16]
  40249c:	eor	w0, w0, #0x1
  4024a0:	and	w0, w0, #0xff
  4024a4:	ldp	x21, x22, [sp, #32]
  4024a8:	ldp	x23, x24, [sp, #48]
  4024ac:	ldp	x25, x26, [sp, #64]
  4024b0:	ldp	x27, x28, [sp, #80]
  4024b4:	ldp	x29, x30, [sp], #400
  4024b8:	ret
  4024bc:	ldr	x0, [sp, #120]
  4024c0:	mov	w1, #0x5c                  	// #92
  4024c4:	bl	401870 <strchr@plt>
  4024c8:	cbz	x0, 402984 <ferror@plt+0x1044>
  4024cc:	adrp	x0, 41c000 <ferror@plt+0x1a6c0>
  4024d0:	adrp	x1, 41c000 <ferror@plt+0x1a6c0>
  4024d4:	add	x21, x1, #0x1f0
  4024d8:	ldrb	w0, [x0, #496]
  4024dc:	cmp	w0, #0xa
  4024e0:	b.eq	402858 <ferror@plt+0xf18>  // b.none
  4024e4:	ldr	w0, [sp, #212]
  4024e8:	cbnz	w0, 402a50 <ferror@plt+0x1110>
  4024ec:	ldr	x0, [x28]
  4024f0:	adrp	x20, 41c000 <ferror@plt+0x1a6c0>
  4024f4:	cmp	xzr, x0, lsr #1
  4024f8:	b.eq	40275c <ferror@plt+0xe1c>  // b.none
  4024fc:	add	x20, x20, #0x290
  402500:	mov	w19, #0x0                   	// #0
  402504:	adrp	x24, 409000 <ferror@plt+0x76c0>
  402508:	add	x23, sp, #0x100
  40250c:	add	x24, x24, #0xbe8
  402510:	mov	x22, #0x0                   	// #0
  402514:	nop
  402518:	ldrb	w2, [x23], #1
  40251c:	mov	x1, x24
  402520:	mov	w0, #0x1                   	// #1
  402524:	add	x22, x22, #0x1
  402528:	bl	4016f0 <__printf_chk@plt>
  40252c:	ldr	x0, [x28]
  402530:	cmp	x22, x0, lsr #1
  402534:	b.cc	402518 <ferror@plt+0xbd8>  // b.lo, b.ul, b.last
  402538:	ldr	w0, [sp, #212]
  40253c:	cbz	w0, 402764 <ferror@plt+0xe24>
  402540:	ldr	x0, [x20]
  402544:	ldrb	w1, [x21]
  402548:	ldr	w19, [sp, #180]
  40254c:	ldp	x2, x3, [x0, #40]
  402550:	cmp	x2, x3
  402554:	b.cs	402b14 <ferror@plt+0x11d4>  // b.hs, b.nlast
  402558:	add	x3, x2, #0x1
  40255c:	str	x3, [x0, #40]
  402560:	strb	w1, [x2]
  402564:	b	402470 <ferror@plt+0xb30>
  402568:	add	x6, x6, #0x1
  40256c:	subs	x19, x19, x6
  402570:	b.eq	401f3c <ferror@plt+0x5fc>  // b.none
  402574:	add	x25, x24, x6
  402578:	subs	x19, x19, #0x1
  40257c:	b.ne	40258c <ferror@plt+0xc4c>  // b.any
  402580:	b	402700 <ferror@plt+0xdc0>
  402584:	subs	x19, x19, #0x1
  402588:	b.eq	402700 <ferror@plt+0xdc0>  // b.none
  40258c:	ldrb	w0, [x25, x19]
  402590:	add	x9, x25, x19
  402594:	cmp	w0, #0x29
  402598:	b.ne	402584 <ferror@plt+0xc44>  // b.any
  40259c:	ldr	w0, [sp, #112]
  4025a0:	cbnz	w0, 402ae8 <ferror@plt+0x11a8>
  4025a4:	add	x8, x19, #0x1
  4025a8:	strb	wzr, [x9]
  4025ac:	ldrb	w0, [x25, x8]
  4025b0:	cmp	w0, #0x20
  4025b4:	ccmp	w0, #0x9, #0x4, ne  // ne = any
  4025b8:	b.ne	4025d4 <ferror@plt+0xc94>  // b.any
  4025bc:	nop
  4025c0:	add	x8, x8, #0x1
  4025c4:	ldrb	w0, [x25, x8]
  4025c8:	cmp	w0, #0x20
  4025cc:	ccmp	w0, #0x9, #0x4, ne  // ne = any
  4025d0:	b.eq	4025c0 <ferror@plt+0xc80>  // b.none
  4025d4:	cmp	w0, #0x3d
  4025d8:	b.ne	401f3c <ferror@plt+0x5fc>  // b.any
  4025dc:	add	x8, x8, #0x1
  4025e0:	add	x0, x25, x8
  4025e4:	ldrb	w1, [x0]
  4025e8:	mov	x26, x0
  4025ec:	add	x0, x0, #0x1
  4025f0:	cmp	w1, #0x20
  4025f4:	ccmp	w1, #0x9, #0x4, ne  // ne = any
  4025f8:	b.eq	4025e4 <ferror@plt+0xca4>  // b.none
  4025fc:	mov	x0, x26
  402600:	bl	402e68 <ferror@plt+0x1528>
  402604:	and	w0, w0, #0xff
  402608:	cbnz	w0, 402090 <ferror@plt+0x750>
  40260c:	b	401f3c <ferror@plt+0x5fc>
  402610:	ldr	x0, [sp, #120]
  402614:	adrp	x1, 408000 <ferror@plt+0x66c0>
  402618:	add	x1, x1, #0xf90
  40261c:	bl	405850 <ferror@plt+0x3f10>
  402620:	mov	x21, x0
  402624:	cbnz	x0, 401da4 <ferror@plt+0x464>
  402628:	bl	401910 <__errno_location@plt>
  40262c:	mov	x3, x0
  402630:	ldr	x2, [sp, #120]
  402634:	mov	w1, #0x3                   	// #3
  402638:	ldr	w19, [x3]
  40263c:	mov	w0, #0x0                   	// #0
  402640:	bl	4072b0 <ferror@plt+0x5970>
  402644:	mov	x3, x0
  402648:	mov	w1, w19
  40264c:	mov	w0, #0x0                   	// #0
  402650:	adrp	x2, 409000 <ferror@plt+0x76c0>
  402654:	add	x2, x2, #0x6f0
  402658:	bl	401600 <error@plt>
  40265c:	mov	w0, #0x0                   	// #0
  402660:	b	4021e8 <ferror@plt+0x8a8>
  402664:	ldr	w0, [sp, #208]
  402668:	cbnz	w0, 4021bc <ferror@plt+0x87c>
  40266c:	b	4021e4 <ferror@plt+0x8a4>
  402670:	cbz	w2, 401f3c <ferror@plt+0x5fc>
  402674:	mov	w2, #0x1                   	// #1
  402678:	str	w2, [x0, #4]
  40267c:	b	402084 <ferror@plt+0x744>
  402680:	ldrb	w0, [x28, #25]
  402684:	str	w0, [sp, #208]
  402688:	cbnz	w0, 402158 <ferror@plt+0x818>
  40268c:	ldrb	w0, [x28, #27]
  402690:	str	w0, [sp, #208]
  402694:	cbnz	w0, 402158 <ferror@plt+0x818>
  402698:	cbz	w19, 4027b4 <ferror@plt+0xe74>
  40269c:	mov	x24, x10
  4026a0:	str	w8, [sp, #208]
  4026a4:	b	4023a0 <ferror@plt+0xa60>
  4026a8:	mov	x0, x21
  4026ac:	bl	4088d8 <ferror@plt+0x6f98>
  4026b0:	cbz	w0, 402188 <ferror@plt+0x848>
  4026b4:	b	402628 <ferror@plt+0xce8>
  4026b8:	mov	w2, #0x5                   	// #5
  4026bc:	adrp	x1, 409000 <ferror@plt+0x76c0>
  4026c0:	mov	x0, #0x0                   	// #0
  4026c4:	add	x1, x1, #0xa58
  4026c8:	bl	4018c0 <dcgettext@plt>
  4026cc:	mov	x20, x0
  4026d0:	ldr	x2, [sp, #120]
  4026d4:	mov	w1, #0x3                   	// #3
  4026d8:	mov	w0, #0x0                   	// #0
  4026dc:	bl	4072b0 <ferror@plt+0x5970>
  4026e0:	mov	x3, x0
  4026e4:	mov	x2, x20
  4026e8:	adrp	x4, 409000 <ferror@plt+0x76c0>
  4026ec:	mov	w1, #0x0                   	// #0
  4026f0:	add	x4, x4, #0x20
  4026f4:	mov	w0, #0x0                   	// #0
  4026f8:	bl	401600 <error@plt>
  4026fc:	b	4021e4 <ferror@plt+0x8a4>
  402700:	ldrb	w0, [x25]
  402704:	cmp	w0, #0x29
  402708:	b.ne	401f3c <ferror@plt+0x5fc>  // b.any
  40270c:	mov	x9, x25
  402710:	mov	x19, #0x0                   	// #0
  402714:	b	40259c <ferror@plt+0xc5c>
  402718:	mov	w2, #0x5                   	// #5
  40271c:	adrp	x1, 409000 <ferror@plt+0x76c0>
  402720:	mov	x0, #0x0                   	// #0
  402724:	add	x1, x1, #0xa48
  402728:	bl	4018c0 <dcgettext@plt>
  40272c:	mov	x19, x0
  402730:	ldr	x2, [sp, #120]
  402734:	mov	w1, #0x3                   	// #3
  402738:	mov	w0, #0x0                   	// #0
  40273c:	bl	4072b0 <ferror@plt+0x5970>
  402740:	mov	x3, x0
  402744:	mov	x2, x19
  402748:	mov	w0, #0x0                   	// #0
  40274c:	mov	w1, #0x0                   	// #0
  402750:	bl	401600 <error@plt>
  402754:	mov	w0, #0x0                   	// #0
  402758:	b	4021e8 <ferror@plt+0x8a8>
  40275c:	add	x20, x20, #0x290
  402760:	mov	w19, #0x0                   	// #0
  402764:	ldr	x0, [x20]
  402768:	ldp	x1, x2, [x0, #40]
  40276c:	cmp	x1, x2
  402770:	b.cs	402b54 <ferror@plt+0x1214>  // b.hs, b.nlast
  402774:	add	x2, x1, #0x1
  402778:	str	x2, [x0, #40]
  40277c:	mov	w0, #0x20                  	// #32
  402780:	strb	w0, [x1]
  402784:	ldr	x0, [x20]
  402788:	ldp	x1, x2, [x0, #40]
  40278c:	cmp	x1, x2
  402790:	b.cs	402b48 <ferror@plt+0x1208>  // b.hs, b.nlast
  402794:	add	x2, x1, #0x1
  402798:	str	x2, [x0, #40]
  40279c:	ldrb	w0, [sp, #216]
  4027a0:	strb	w0, [x1]
  4027a4:	ldr	x0, [sp, #120]
  4027a8:	mov	w1, w19
  4027ac:	bl	402ed8 <ferror@plt+0x1598>
  4027b0:	b	402540 <ferror@plt+0xc00>
  4027b4:	mov	w1, w23
  4027b8:	mov	x0, x25
  4027bc:	str	w8, [sp, #208]
  4027c0:	bl	402ed8 <ferror@plt+0x1598>
  4027c4:	ldrb	w0, [x28, #27]
  4027c8:	cbnz	w0, 402158 <ferror@plt+0x818>
  4027cc:	adrp	x1, 409000 <ferror@plt+0x76c0>
  4027d0:	mov	w2, #0x5                   	// #5
  4027d4:	add	x1, x1, #0xa40
  4027d8:	b	4023ec <ferror@plt+0xaac>
  4027dc:	ldrb	w0, [x28, #27]
  4027e0:	eor	w0, w0, #0x1
  4027e4:	orr	w0, w27, w0
  4027e8:	tst	w0, #0xff
  4027ec:	b.ne	401cd8 <ferror@plt+0x398>  // b.any
  4027f0:	adrp	x1, 409000 <ferror@plt+0x76c0>
  4027f4:	add	x1, x1, #0x930
  4027f8:	mov	w2, #0x5                   	// #5
  4027fc:	mov	x0, #0x0                   	// #0
  402800:	bl	4018c0 <dcgettext@plt>
  402804:	mov	w1, #0x0                   	// #0
  402808:	mov	x2, x0
  40280c:	mov	w0, #0x0                   	// #0
  402810:	bl	401600 <error@plt>
  402814:	b	401c28 <ferror@plt+0x2e8>
  402818:	mov	w2, #0x5                   	// #5
  40281c:	adrp	x1, 409000 <ferror@plt+0x76c0>
  402820:	mov	x0, #0x0                   	// #0
  402824:	add	x1, x1, #0xbb0
  402828:	bl	4018c0 <dcgettext@plt>
  40282c:	mov	x20, x0
  402830:	ldr	x2, [sp, #120]
  402834:	mov	w1, #0x3                   	// #3
  402838:	mov	w0, #0x0                   	// #0
  40283c:	bl	4072b0 <ferror@plt+0x5970>
  402840:	mov	x3, x0
  402844:	mov	x2, x20
  402848:	mov	w1, #0x0                   	// #0
  40284c:	mov	w0, #0x0                   	// #0
  402850:	bl	401600 <error@plt>
  402854:	b	4021e4 <ferror@plt+0x8a4>
  402858:	ldr	w0, [sp, #212]
  40285c:	cbz	w0, 402b1c <ferror@plt+0x11dc>
  402860:	adrp	x0, 41c000 <ferror@plt+0x1a6c0>
  402864:	adrp	x1, 41c000 <ferror@plt+0x1a6c0>
  402868:	add	x20, x1, #0x290
  40286c:	ldr	x0, [x0, #656]
  402870:	ldp	x1, x2, [x0, #40]
  402874:	cmp	x2, x1
  402878:	b.ls	402b68 <ferror@plt+0x1228>  // b.plast
  40287c:	add	x2, x1, #0x1
  402880:	str	x2, [x0, #40]
  402884:	mov	w0, #0x5c                  	// #92
  402888:	strb	w0, [x1]
  40288c:	ldr	x2, [sp, #128]
  402890:	adrp	x1, 41c000 <ferror@plt+0x1a6c0>
  402894:	ldr	w0, [x28, #40]
  402898:	ldr	x1, [x1, #656]
  40289c:	add	x0, x2, x0, lsl #3
  4028a0:	ldr	x0, [x0, #576]
  4028a4:	bl	4018d0 <fputs_unlocked@plt>
  4028a8:	ldr	x2, [x28, #16]
  4028ac:	cmp	x2, #0x1ff
  4028b0:	b.hi	402c34 <ferror@plt+0x12f4>  // b.pmore
  4028b4:	adrp	x1, 409000 <ferror@plt+0x76c0>
  4028b8:	mov	w0, #0x1                   	// #1
  4028bc:	add	x1, x1, #0xbd0
  4028c0:	bl	4016f0 <__printf_chk@plt>
  4028c4:	adrp	x1, 41c000 <ferror@plt+0x1a6c0>
  4028c8:	mov	x2, #0x2                   	// #2
  4028cc:	adrp	x0, 409000 <ferror@plt+0x76c0>
  4028d0:	add	x0, x0, #0xbd8
  4028d4:	ldr	x3, [x1, #656]
  4028d8:	mov	x1, #0x1                   	// #1
  4028dc:	bl	4015c0 <fwrite_unlocked@plt>
  4028e0:	ldr	x0, [sp, #120]
  4028e4:	mov	w1, #0x1                   	// #1
  4028e8:	bl	402ed8 <ferror@plt+0x1598>
  4028ec:	adrp	x1, 41c000 <ferror@plt+0x1a6c0>
  4028f0:	adrp	x0, 409000 <ferror@plt+0x76c0>
  4028f4:	mov	x2, #0x4                   	// #4
  4028f8:	add	x0, x0, #0xbe0
  4028fc:	ldr	x3, [x1, #656]
  402900:	mov	x1, #0x1                   	// #1
  402904:	bl	4015c0 <fwrite_unlocked@plt>
  402908:	ldr	w0, [sp, #212]
  40290c:	cbnz	w0, 402c2c <ferror@plt+0x12ec>
  402910:	ldr	x0, [x20]
  402914:	ldp	x1, x2, [x0, #40]
  402918:	cmp	x1, x2
  40291c:	b.cs	402b3c <ferror@plt+0x11fc>  // b.hs, b.nlast
  402920:	add	x2, x1, #0x1
  402924:	str	x2, [x0, #40]
  402928:	mov	w0, #0x5c                  	// #92
  40292c:	strb	w0, [x1]
  402930:	ldr	x0, [x28]
  402934:	cmp	xzr, x0, lsr #1
  402938:	b.ne	402504 <ferror@plt+0xbc4>  // b.any
  40293c:	b	402764 <ferror@plt+0xe24>
  402940:	adrp	x0, 41c000 <ferror@plt+0x1a6c0>
  402944:	ldr	x0, [x0, #664]
  402948:	bl	4088d8 <ferror@plt+0x6f98>
  40294c:	cmn	w0, #0x1
  402950:	b.ne	402494 <ferror@plt+0xb54>  // b.any
  402954:	bl	401910 <__errno_location@plt>
  402958:	mov	x3, x0
  40295c:	mov	w2, #0x5                   	// #5
  402960:	adrp	x1, 409000 <ferror@plt+0x76c0>
  402964:	mov	x0, #0x0                   	// #0
  402968:	add	x1, x1, #0x9b8
  40296c:	ldr	w19, [x3]
  402970:	bl	4018c0 <dcgettext@plt>
  402974:	mov	x2, x0
  402978:	mov	w0, #0x1                   	// #1
  40297c:	mov	w1, w19
  402980:	bl	401600 <error@plt>
  402984:	ldr	x0, [sp, #120]
  402988:	mov	w1, #0xa                   	// #10
  40298c:	bl	401870 <strchr@plt>
  402990:	cbnz	x0, 4024cc <ferror@plt+0xb8c>
  402994:	adrp	x21, 41c000 <ferror@plt+0x1a6c0>
  402998:	add	x21, x21, #0x1f0
  40299c:	b	4024e4 <ferror@plt+0xba4>
  4029a0:	mov	w4, #0x5                   	// #5
  4029a4:	mov	x20, x0
  4029a8:	mov	x3, x0
  4029ac:	adrp	x2, 409000 <ferror@plt+0x76c0>
  4029b0:	adrp	x1, 409000 <ferror@plt+0x76c0>
  4029b4:	add	x2, x2, #0xb50
  4029b8:	add	x1, x1, #0xb80
  4029bc:	mov	x0, #0x0                   	// #0
  4029c0:	bl	4018a0 <dcngettext@plt>
  4029c4:	mov	x2, x0
  4029c8:	mov	x3, x20
  4029cc:	mov	w1, #0x0                   	// #0
  4029d0:	mov	w0, #0x0                   	// #0
  4029d4:	bl	401600 <error@plt>
  4029d8:	b	4021ac <ferror@plt+0x86c>
  4029dc:	mov	w4, #0x5                   	// #5
  4029e0:	mov	x20, x0
  4029e4:	mov	x3, x0
  4029e8:	adrp	x2, 409000 <ferror@plt+0x76c0>
  4029ec:	adrp	x1, 409000 <ferror@plt+0x76c0>
  4029f0:	add	x2, x2, #0xaf0
  4029f4:	add	x1, x1, #0xb20
  4029f8:	mov	x0, #0x0                   	// #0
  4029fc:	bl	4018a0 <dcngettext@plt>
  402a00:	mov	x2, x0
  402a04:	mov	x3, x20
  402a08:	mov	w1, #0x0                   	// #0
  402a0c:	mov	w0, #0x0                   	// #0
  402a10:	bl	401600 <error@plt>
  402a14:	b	4021a4 <ferror@plt+0x864>
  402a18:	mov	w4, #0x5                   	// #5
  402a1c:	mov	x3, x23
  402a20:	adrp	x2, 409000 <ferror@plt+0x76c0>
  402a24:	adrp	x1, 409000 <ferror@plt+0x76c0>
  402a28:	add	x2, x2, #0xa90
  402a2c:	add	x1, x1, #0xac0
  402a30:	mov	x0, #0x0                   	// #0
  402a34:	bl	4018a0 <dcngettext@plt>
  402a38:	mov	x3, x23
  402a3c:	mov	x2, x0
  402a40:	mov	w1, #0x0                   	// #0
  402a44:	mov	w0, #0x0                   	// #0
  402a48:	bl	401600 <error@plt>
  402a4c:	b	40219c <ferror@plt+0x85c>
  402a50:	ldr	x2, [sp, #128]
  402a54:	adrp	x1, 41c000 <ferror@plt+0x1a6c0>
  402a58:	ldr	w0, [x28, #40]
  402a5c:	add	x20, x1, #0x290
  402a60:	ldr	x1, [x1, #656]
  402a64:	add	x0, x2, x0, lsl #3
  402a68:	ldr	x0, [x0, #576]
  402a6c:	bl	4018d0 <fputs_unlocked@plt>
  402a70:	ldr	x2, [x28, #16]
  402a74:	cmp	x2, #0x1ff
  402a78:	b.ls	402b74 <ferror@plt+0x1234>  // b.plast
  402a7c:	mov	w19, #0x0                   	// #0
  402a80:	ldr	x3, [x20]
  402a84:	mov	x2, #0x2                   	// #2
  402a88:	mov	x1, #0x1                   	// #1
  402a8c:	adrp	x0, 409000 <ferror@plt+0x76c0>
  402a90:	add	x0, x0, #0xbd8
  402a94:	bl	4015c0 <fwrite_unlocked@plt>
  402a98:	ldr	x0, [sp, #120]
  402a9c:	mov	w1, w19
  402aa0:	bl	402ed8 <ferror@plt+0x1598>
  402aa4:	ldr	x3, [x20]
  402aa8:	adrp	x0, 409000 <ferror@plt+0x76c0>
  402aac:	mov	x2, #0x4                   	// #4
  402ab0:	add	x0, x0, #0xbe0
  402ab4:	mov	x1, #0x1                   	// #1
  402ab8:	bl	4015c0 <fwrite_unlocked@plt>
  402abc:	ldr	x0, [x28]
  402ac0:	cmp	xzr, x0, lsr #1
  402ac4:	b.ne	402504 <ferror@plt+0xbc4>  // b.any
  402ac8:	b	402538 <ferror@plt+0xbf8>
  402acc:	sub	x1, x19, x1
  402ad0:	mov	x0, x25
  402ad4:	bl	402de0 <ferror@plt+0x14a0>
  402ad8:	cmp	x0, #0x0
  402adc:	cset	w0, ne  // ne = any
  402ae0:	cbnz	w0, 402090 <ferror@plt+0x750>
  402ae4:	b	401f3c <ferror@plt+0x5fc>
  402ae8:	mov	x1, x19
  402aec:	mov	x0, x25
  402af0:	bl	402de0 <ferror@plt+0x14a0>
  402af4:	cbnz	x0, 4025a4 <ferror@plt+0xc64>
  402af8:	b	401f3c <ferror@plt+0x5fc>
  402afc:	mov	w0, #0x1                   	// #1
  402b00:	str	w0, [sp, #180]
  402b04:	b	40248c <ferror@plt+0xb4c>
  402b08:	mov	w1, #0x5c                  	// #92
  402b0c:	bl	4017b0 <__overflow@plt>
  402b10:	b	402124 <ferror@plt+0x7e4>
  402b14:	bl	4017b0 <__overflow@plt>
  402b18:	b	402470 <ferror@plt+0xb30>
  402b1c:	adrp	x20, 41c000 <ferror@plt+0x1a6c0>
  402b20:	add	x20, x20, #0x290
  402b24:	b	402910 <ferror@plt+0xfd0>
  402b28:	mov	w1, #0x5c                  	// #92
  402b2c:	str	x10, [sp, #112]
  402b30:	bl	4017b0 <__overflow@plt>
  402b34:	ldr	x10, [sp, #112]
  402b38:	b	4023c4 <ferror@plt+0xa84>
  402b3c:	mov	w1, #0x5c                  	// #92
  402b40:	bl	4017b0 <__overflow@plt>
  402b44:	b	402930 <ferror@plt+0xff0>
  402b48:	ldr	w1, [sp, #220]
  402b4c:	bl	4017b0 <__overflow@plt>
  402b50:	b	4027a4 <ferror@plt+0xe64>
  402b54:	mov	w1, #0x20                  	// #32
  402b58:	bl	4017b0 <__overflow@plt>
  402b5c:	b	402784 <ferror@plt+0xe44>
  402b60:	mov	w0, #0x0                   	// #0
  402b64:	bl	403178 <ferror@plt+0x1838>
  402b68:	mov	w1, #0x5c                  	// #92
  402b6c:	bl	4017b0 <__overflow@plt>
  402b70:	b	40288c <ferror@plt+0xf4c>
  402b74:	adrp	x1, 409000 <ferror@plt+0x76c0>
  402b78:	mov	w0, #0x1                   	// #1
  402b7c:	add	x1, x1, #0xbd0
  402b80:	bl	4016f0 <__printf_chk@plt>
  402b84:	adrp	x1, 41c000 <ferror@plt+0x1a6c0>
  402b88:	mov	x2, #0x2                   	// #2
  402b8c:	adrp	x0, 409000 <ferror@plt+0x76c0>
  402b90:	add	x0, x0, #0xbd8
  402b94:	ldr	x3, [x1, #656]
  402b98:	mov	x1, #0x1                   	// #1
  402b9c:	mov	w19, #0x0                   	// #0
  402ba0:	bl	4015c0 <fwrite_unlocked@plt>
  402ba4:	ldr	x0, [sp, #120]
  402ba8:	mov	w1, #0x0                   	// #0
  402bac:	bl	402ed8 <ferror@plt+0x1598>
  402bb0:	adrp	x1, 41c000 <ferror@plt+0x1a6c0>
  402bb4:	adrp	x0, 409000 <ferror@plt+0x76c0>
  402bb8:	mov	x2, #0x4                   	// #4
  402bbc:	add	x0, x0, #0xbe0
  402bc0:	ldr	x3, [x1, #656]
  402bc4:	mov	x1, #0x1                   	// #1
  402bc8:	bl	4015c0 <fwrite_unlocked@plt>
  402bcc:	b	402abc <ferror@plt+0x117c>
  402bd0:	adrp	x1, 409000 <ferror@plt+0x76c0>
  402bd4:	mov	w2, #0x5                   	// #5
  402bd8:	add	x1, x1, #0x7d8
  402bdc:	b	4027fc <ferror@plt+0xebc>
  402be0:	ldrb	w0, [x28, #25]
  402be4:	cbz	w0, 401ae4 <ferror@plt+0x1a4>
  402be8:	cbnz	w27, 401cd0 <ferror@plt+0x390>
  402bec:	adrp	x1, 409000 <ferror@plt+0x76c0>
  402bf0:	mov	w2, #0x5                   	// #5
  402bf4:	add	x1, x1, #0x8b0
  402bf8:	b	4027fc <ferror@plt+0xebc>
  402bfc:	adrp	x1, 409000 <ferror@plt+0x76c0>
  402c00:	mov	w2, #0x5                   	// #5
  402c04:	add	x1, x1, #0x868
  402c08:	b	4027fc <ferror@plt+0xebc>
  402c0c:	adrp	x1, 409000 <ferror@plt+0x76c0>
  402c10:	mov	w2, #0x5                   	// #5
  402c14:	add	x1, x1, #0x798
  402c18:	b	4027fc <ferror@plt+0xebc>
  402c1c:	adrp	x1, 409000 <ferror@plt+0x76c0>
  402c20:	mov	w2, #0x5                   	// #5
  402c24:	add	x1, x1, #0x818
  402c28:	b	4027fc <ferror@plt+0xebc>
  402c2c:	ldr	w19, [sp, #212]
  402c30:	b	402abc <ferror@plt+0x117c>
  402c34:	ldr	w19, [sp, #212]
  402c38:	b	402a80 <ferror@plt+0x1140>
  402c3c:	adrp	x1, 409000 <ferror@plt+0x76c0>
  402c40:	mov	w2, #0x5                   	// #5
  402c44:	add	x1, x1, #0x970
  402c48:	b	4027fc <ferror@plt+0xebc>
  402c4c:	adrp	x1, 409000 <ferror@plt+0x76c0>
  402c50:	mov	w2, #0x5                   	// #5
  402c54:	add	x1, x1, #0x770
  402c58:	b	4027fc <ferror@plt+0xebc>
  402c5c:	adrp	x1, 409000 <ferror@plt+0x76c0>
  402c60:	add	x1, x1, #0x6e0
  402c64:	mov	w2, #0x5                   	// #5
  402c68:	mov	x0, #0x0                   	// #0
  402c6c:	bl	4018c0 <dcgettext@plt>
  402c70:	mov	x19, x0
  402c74:	mov	x0, x24
  402c78:	bl	407428 <ferror@plt+0x5ae8>
  402c7c:	mov	x3, x0
  402c80:	mov	x2, x19
  402c84:	mov	w1, #0x0                   	// #0
  402c88:	mov	w0, #0x0                   	// #0
  402c8c:	bl	401600 <error@plt>
  402c90:	mov	w2, #0x5                   	// #5
  402c94:	adrp	x1, 409000 <ferror@plt+0x76c0>
  402c98:	mov	x0, #0x0                   	// #0
  402c9c:	add	x1, x1, #0x740
  402ca0:	bl	4018c0 <dcgettext@plt>
  402ca4:	mov	x19, x0
  402ca8:	ldr	x0, [sp, #128]
  402cac:	ldr	w1, [x28, #40]
  402cb0:	add	x1, x0, x1, lsl #3
  402cb4:	ldr	x0, [x1, #560]
  402cb8:	bl	407428 <ferror@plt+0x5ae8>
  402cbc:	mov	x3, x0
  402cc0:	mov	x2, x19
  402cc4:	mov	x4, #0x200                 	// #512
  402cc8:	mov	w1, #0x0                   	// #0
  402ccc:	mov	w0, #0x1                   	// #1
  402cd0:	bl	401600 <error@plt>
  402cd4:	mov	x29, #0x0                   	// #0
  402cd8:	mov	x30, #0x0                   	// #0
  402cdc:	mov	x5, x0
  402ce0:	ldr	x1, [sp]
  402ce4:	add	x2, sp, #0x8
  402ce8:	mov	x6, sp
  402cec:	movz	x0, #0x0, lsl #48
  402cf0:	movk	x0, #0x0, lsl #32
  402cf4:	movk	x0, #0x40, lsl #16
  402cf8:	movk	x0, #0x1950
  402cfc:	movz	x3, #0x0, lsl #48
  402d00:	movk	x3, #0x0, lsl #32
  402d04:	movk	x3, #0x40, lsl #16
  402d08:	movk	x3, #0x8e30
  402d0c:	movz	x4, #0x0, lsl #48
  402d10:	movk	x4, #0x0, lsl #32
  402d14:	movk	x4, #0x40, lsl #16
  402d18:	movk	x4, #0x8eb0
  402d1c:	bl	4016e0 <__libc_start_main@plt>
  402d20:	bl	401780 <abort@plt>
  402d24:	adrp	x0, 41b000 <ferror@plt+0x196c0>
  402d28:	ldr	x0, [x0, #4064]
  402d2c:	cbz	x0, 402d34 <ferror@plt+0x13f4>
  402d30:	b	401770 <__gmon_start__@plt>
  402d34:	ret
  402d38:	adrp	x0, 41c000 <ferror@plt+0x1a6c0>
  402d3c:	add	x0, x0, #0x270
  402d40:	adrp	x1, 41c000 <ferror@plt+0x1a6c0>
  402d44:	add	x1, x1, #0x270
  402d48:	cmp	x1, x0
  402d4c:	b.eq	402d64 <ferror@plt+0x1424>  // b.none
  402d50:	adrp	x1, 408000 <ferror@plt+0x66c0>
  402d54:	ldr	x1, [x1, #3808]
  402d58:	cbz	x1, 402d64 <ferror@plt+0x1424>
  402d5c:	mov	x16, x1
  402d60:	br	x16
  402d64:	ret
  402d68:	adrp	x0, 41c000 <ferror@plt+0x1a6c0>
  402d6c:	add	x0, x0, #0x270
  402d70:	adrp	x1, 41c000 <ferror@plt+0x1a6c0>
  402d74:	add	x1, x1, #0x270
  402d78:	sub	x1, x1, x0
  402d7c:	lsr	x2, x1, #63
  402d80:	add	x1, x2, x1, asr #3
  402d84:	cmp	xzr, x1, asr #1
  402d88:	asr	x1, x1, #1
  402d8c:	b.eq	402da4 <ferror@plt+0x1464>  // b.none
  402d90:	adrp	x2, 408000 <ferror@plt+0x66c0>
  402d94:	ldr	x2, [x2, #3816]
  402d98:	cbz	x2, 402da4 <ferror@plt+0x1464>
  402d9c:	mov	x16, x2
  402da0:	br	x16
  402da4:	ret
  402da8:	stp	x29, x30, [sp, #-32]!
  402dac:	mov	x29, sp
  402db0:	str	x19, [sp, #16]
  402db4:	adrp	x19, 41c000 <ferror@plt+0x1a6c0>
  402db8:	ldrb	w0, [x19, #680]
  402dbc:	cbnz	w0, 402dcc <ferror@plt+0x148c>
  402dc0:	bl	402d38 <ferror@plt+0x13f8>
  402dc4:	mov	w0, #0x1                   	// #1
  402dc8:	strb	w0, [x19, #680]
  402dcc:	ldr	x19, [sp, #16]
  402dd0:	ldp	x29, x30, [sp], #32
  402dd4:	ret
  402dd8:	b	402d68 <ferror@plt+0x1428>
  402ddc:	nop
  402de0:	add	x3, x0, #0x1
  402de4:	sub	x6, x1, #0x1
  402de8:	mov	x2, #0x0                   	// #0
  402dec:	mov	w7, #0xa                   	// #10
  402df0:	cbz	x1, 402e2c <ferror@plt+0x14ec>
  402df4:	ldrb	w4, [x0, x2]
  402df8:	cmp	w4, #0x5c
  402dfc:	cbz	w4, 402e28 <ferror@plt+0x14e8>
  402e00:	mov	x5, x3
  402e04:	b.ne	402e30 <ferror@plt+0x14f0>  // b.any
  402e08:	cmp	x6, x2
  402e0c:	add	x2, x2, #0x1
  402e10:	b.eq	402e28 <ferror@plt+0x14e8>  // b.none
  402e14:	ldrb	w4, [x0, x2]
  402e18:	cmp	w4, #0x5c
  402e1c:	b.eq	402e60 <ferror@plt+0x1520>  // b.none
  402e20:	cmp	w4, #0x6e
  402e24:	b.eq	402e58 <ferror@plt+0x1518>  // b.none
  402e28:	mov	x0, #0x0                   	// #0
  402e2c:	ret
  402e30:	sturb	w4, [x3, #-1]
  402e34:	add	x2, x2, #0x1
  402e38:	add	x3, x3, #0x1
  402e3c:	cmp	x1, x2
  402e40:	b.hi	402df4 <ferror@plt+0x14b4>  // b.pmore
  402e44:	add	x1, x0, x1
  402e48:	cmp	x5, x1
  402e4c:	b.cs	402e2c <ferror@plt+0x14ec>  // b.hs, b.nlast
  402e50:	strb	wzr, [x5]
  402e54:	ret
  402e58:	sturb	w7, [x3, #-1]
  402e5c:	b	402e34 <ferror@plt+0x14f4>
  402e60:	sturb	w4, [x3, #-1]
  402e64:	b	402e34 <ferror@plt+0x14f4>
  402e68:	stp	x29, x30, [sp, #-32]!
  402e6c:	adrp	x1, 41c000 <ferror@plt+0x1a6c0>
  402e70:	mov	x29, sp
  402e74:	stp	x19, x20, [sp, #16]
  402e78:	mov	x19, x0
  402e7c:	ldr	x20, [x1, #688]
  402e80:	cbz	x20, 402ec0 <ferror@plt+0x1580>
  402e84:	bl	401820 <__ctype_b_loc@plt>
  402e88:	mov	w1, #0x0                   	// #0
  402e8c:	ldr	x2, [x0]
  402e90:	b	402e9c <ferror@plt+0x155c>
  402e94:	cmp	x20, w1, uxtw
  402e98:	b.ls	402ec0 <ferror@plt+0x1580>  // b.plast
  402e9c:	ldrb	w0, [x19]
  402ea0:	add	w1, w1, #0x1
  402ea4:	add	x19, x19, #0x1
  402ea8:	ldrh	w0, [x2, x0, lsl #1]
  402eac:	tbnz	w0, #12, 402e94 <ferror@plt+0x1554>
  402eb0:	mov	w0, #0x0                   	// #0
  402eb4:	ldp	x19, x20, [sp, #16]
  402eb8:	ldp	x29, x30, [sp], #32
  402ebc:	ret
  402ec0:	ldrb	w0, [x19]
  402ec4:	ldp	x19, x20, [sp, #16]
  402ec8:	cmp	w0, #0x0
  402ecc:	cset	w0, eq  // eq = none
  402ed0:	ldp	x29, x30, [sp], #32
  402ed4:	ret
  402ed8:	tst	w1, #0xff
  402edc:	b.eq	402f94 <ferror@plt+0x1654>  // b.none
  402ee0:	stp	x29, x30, [sp, #-48]!
  402ee4:	mov	x29, sp
  402ee8:	stp	x19, x20, [sp, #16]
  402eec:	adrp	x20, 41c000 <ferror@plt+0x1a6c0>
  402ef0:	mov	x19, x0
  402ef4:	ldrb	w1, [x0]
  402ef8:	add	x20, x20, #0x290
  402efc:	cbz	w1, 402f68 <ferror@plt+0x1628>
  402f00:	stp	x21, x22, [sp, #32]
  402f04:	adrp	x22, 408000 <ferror@plt+0x66c0>
  402f08:	adrp	x21, 408000 <ferror@plt+0x66c0>
  402f0c:	add	x22, x22, #0xf80
  402f10:	add	x21, x21, #0xf88
  402f14:	b	402f38 <ferror@plt+0x15f8>
  402f18:	ldp	x0, x2, [x3, #40]
  402f1c:	add	x4, x0, #0x1
  402f20:	cmp	x0, x2
  402f24:	b.cs	402f88 <ferror@plt+0x1648>  // b.hs, b.nlast
  402f28:	str	x4, [x3, #40]
  402f2c:	strb	w1, [x0]
  402f30:	ldrb	w1, [x19, #1]!
  402f34:	cbz	w1, 402f64 <ferror@plt+0x1624>
  402f38:	cmp	w1, #0xa
  402f3c:	ldr	x3, [x20]
  402f40:	b.eq	402f74 <ferror@plt+0x1634>  // b.none
  402f44:	cmp	w1, #0x5c
  402f48:	b.ne	402f18 <ferror@plt+0x15d8>  // b.any
  402f4c:	mov	x1, #0x1                   	// #1
  402f50:	mov	x0, x21
  402f54:	mov	x2, #0x2                   	// #2
  402f58:	bl	4015c0 <fwrite_unlocked@plt>
  402f5c:	ldrb	w1, [x19, #1]!
  402f60:	cbnz	w1, 402f38 <ferror@plt+0x15f8>
  402f64:	ldp	x21, x22, [sp, #32]
  402f68:	ldp	x19, x20, [sp, #16]
  402f6c:	ldp	x29, x30, [sp], #48
  402f70:	ret
  402f74:	mov	x0, x22
  402f78:	mov	x2, #0x2                   	// #2
  402f7c:	mov	x1, #0x1                   	// #1
  402f80:	bl	4015c0 <fwrite_unlocked@plt>
  402f84:	b	402f30 <ferror@plt+0x15f0>
  402f88:	mov	x0, x3
  402f8c:	bl	4017b0 <__overflow@plt>
  402f90:	b	402f30 <ferror@plt+0x15f0>
  402f94:	adrp	x1, 41c000 <ferror@plt+0x1a6c0>
  402f98:	ldr	x1, [x1, #656]
  402f9c:	b	4018d0 <fputs_unlocked@plt>
  402fa0:	stp	x29, x30, [sp, #-64]!
  402fa4:	mov	x29, sp
  402fa8:	stp	x19, x20, [sp, #16]
  402fac:	mov	x19, x0
  402fb0:	stp	x21, x22, [sp, #32]
  402fb4:	mov	x22, x1
  402fb8:	mov	x21, x2
  402fbc:	ldrb	w3, [x0]
  402fc0:	subs	w3, w3, #0x2d
  402fc4:	b.ne	402fcc <ferror@plt+0x168c>  // b.any
  402fc8:	ldrb	w3, [x0, #1]
  402fcc:	strb	wzr, [x21]
  402fd0:	cbnz	w3, 403030 <ferror@plt+0x16f0>
  402fd4:	str	x23, [sp, #48]
  402fd8:	adrp	x23, 41c000 <ferror@plt+0x1a6c0>
  402fdc:	adrp	x21, 41c000 <ferror@plt+0x1a6c0>
  402fe0:	add	x21, x21, #0x2b0
  402fe4:	ldr	x20, [x23, #664]
  402fe8:	mov	w0, #0x1                   	// #1
  402fec:	mov	w1, #0x2                   	// #2
  402ff0:	strb	w0, [x21, #8]
  402ff4:	mov	x0, x20
  402ff8:	bl	405818 <ferror@plt+0x3ed8>
  402ffc:	ldr	x2, [x21, #16]
  403000:	mov	x1, x22
  403004:	mov	x0, x20
  403008:	lsr	x2, x2, #3
  40300c:	bl	405228 <ferror@plt+0x38e8>
  403010:	cbnz	w0, 4030c0 <ferror@plt+0x1780>
  403014:	ldr	x23, [sp, #48]
  403018:	mov	w22, #0x1                   	// #1
  40301c:	mov	w0, w22
  403020:	ldp	x19, x20, [sp, #16]
  403024:	ldp	x21, x22, [sp, #32]
  403028:	ldp	x29, x30, [sp], #64
  40302c:	ret
  403030:	mov	x0, x19
  403034:	adrp	x1, 408000 <ferror@plt+0x66c0>
  403038:	add	x1, x1, #0xf90
  40303c:	bl	405850 <ferror@plt+0x3f10>
  403040:	mov	x20, x0
  403044:	cbz	x0, 403114 <ferror@plt+0x17d4>
  403048:	mov	w1, #0x2                   	// #2
  40304c:	bl	405818 <ferror@plt+0x3ed8>
  403050:	adrp	x2, 41c000 <ferror@plt+0x1a6c0>
  403054:	mov	x1, x22
  403058:	mov	x0, x20
  40305c:	ldr	x2, [x2, #704]
  403060:	lsr	x2, x2, #3
  403064:	bl	405228 <ferror@plt+0x38e8>
  403068:	cbnz	w0, 4030b4 <ferror@plt+0x1774>
  40306c:	mov	x0, x20
  403070:	bl	4088d8 <ferror@plt+0x6f98>
  403074:	cbz	w0, 403018 <ferror@plt+0x16d8>
  403078:	bl	401910 <__errno_location@plt>
  40307c:	mov	x3, x0
  403080:	mov	x2, x19
  403084:	mov	w1, #0x3                   	// #3
  403088:	mov	w0, #0x0                   	// #0
  40308c:	mov	w22, #0x0                   	// #0
  403090:	ldr	w19, [x3]
  403094:	bl	4072b0 <ferror@plt+0x5970>
  403098:	adrp	x2, 409000 <ferror@plt+0x76c0>
  40309c:	mov	x3, x0
  4030a0:	mov	w1, w19
  4030a4:	add	x2, x2, #0x6f0
  4030a8:	mov	w0, #0x0                   	// #0
  4030ac:	bl	401600 <error@plt>
  4030b0:	b	40301c <ferror@plt+0x16dc>
  4030b4:	str	x23, [sp, #48]
  4030b8:	adrp	x23, 41c000 <ferror@plt+0x1a6c0>
  4030bc:	nop
  4030c0:	bl	401910 <__errno_location@plt>
  4030c4:	mov	x3, x0
  4030c8:	mov	x2, x19
  4030cc:	mov	w1, #0x3                   	// #3
  4030d0:	mov	w0, #0x0                   	// #0
  4030d4:	mov	w22, #0x0                   	// #0
  4030d8:	ldr	w19, [x3]
  4030dc:	bl	4072b0 <ferror@plt+0x5970>
  4030e0:	adrp	x2, 409000 <ferror@plt+0x76c0>
  4030e4:	mov	x3, x0
  4030e8:	mov	w1, w19
  4030ec:	mov	w0, #0x0                   	// #0
  4030f0:	add	x2, x2, #0x6f0
  4030f4:	bl	401600 <error@plt>
  4030f8:	ldr	x0, [x23, #664]
  4030fc:	cmp	x0, x20
  403100:	b.eq	403160 <ferror@plt+0x1820>  // b.none
  403104:	mov	x0, x20
  403108:	bl	4088d8 <ferror@plt+0x6f98>
  40310c:	ldr	x23, [sp, #48]
  403110:	b	40301c <ferror@plt+0x16dc>
  403114:	adrp	x0, 41c000 <ferror@plt+0x1a6c0>
  403118:	ldrb	w22, [x0, #712]
  40311c:	bl	401910 <__errno_location@plt>
  403120:	ldr	w20, [x0]
  403124:	cbz	w22, 403130 <ferror@plt+0x17f0>
  403128:	cmp	w20, #0x2
  40312c:	b.eq	403168 <ferror@plt+0x1828>  // b.none
  403130:	mov	x2, x19
  403134:	mov	w1, #0x3                   	// #3
  403138:	mov	w0, #0x0                   	// #0
  40313c:	bl	4072b0 <ferror@plt+0x5970>
  403140:	mov	w1, w20
  403144:	mov	x3, x0
  403148:	adrp	x2, 409000 <ferror@plt+0x76c0>
  40314c:	mov	w0, #0x0                   	// #0
  403150:	add	x2, x2, #0x6f0
  403154:	mov	w22, #0x0                   	// #0
  403158:	bl	401600 <error@plt>
  40315c:	b	40301c <ferror@plt+0x16dc>
  403160:	ldr	x23, [sp, #48]
  403164:	b	40301c <ferror@plt+0x16dc>
  403168:	mov	w0, #0x1                   	// #1
  40316c:	strb	w0, [x21]
  403170:	b	40301c <ferror@plt+0x16dc>
  403174:	nop
  403178:	stp	x29, x30, [sp, #-176]!
  40317c:	mov	x29, sp
  403180:	stp	x19, x20, [sp, #16]
  403184:	mov	w20, w0
  403188:	stp	x21, x22, [sp, #32]
  40318c:	str	x23, [sp, #48]
  403190:	cbz	w0, 4031d0 <ferror@plt+0x1890>
  403194:	adrp	x0, 41c000 <ferror@plt+0x1a6c0>
  403198:	mov	w2, #0x5                   	// #5
  40319c:	adrp	x1, 408000 <ferror@plt+0x66c0>
  4031a0:	add	x1, x1, #0xfb0
  4031a4:	ldr	x19, [x0, #632]
  4031a8:	mov	x0, #0x0                   	// #0
  4031ac:	bl	4018c0 <dcgettext@plt>
  4031b0:	mov	x2, x0
  4031b4:	adrp	x3, 41c000 <ferror@plt+0x1a6c0>
  4031b8:	mov	x0, x19
  4031bc:	mov	w1, #0x1                   	// #1
  4031c0:	ldr	x3, [x3, #752]
  4031c4:	bl	401800 <__fprintf_chk@plt>
  4031c8:	mov	w0, w20
  4031cc:	bl	4015f0 <exit@plt>
  4031d0:	mov	w2, #0x5                   	// #5
  4031d4:	adrp	x1, 408000 <ferror@plt+0x66c0>
  4031d8:	mov	x0, #0x0                   	// #0
  4031dc:	add	x1, x1, #0xfd8
  4031e0:	bl	4018c0 <dcgettext@plt>
  4031e4:	adrp	x21, 409000 <ferror@plt+0x76c0>
  4031e8:	adrp	x1, 41c000 <ferror@plt+0x1a6c0>
  4031ec:	add	x21, x21, #0x20
  4031f0:	mov	x3, x21
  4031f4:	mov	w4, #0x200                 	// #512
  4031f8:	ldr	x2, [x1, #752]
  4031fc:	adrp	x19, 41c000 <ferror@plt+0x1a6c0>
  403200:	mov	x1, x0
  403204:	mov	w0, #0x1                   	// #1
  403208:	adrp	x22, 408000 <ferror@plt+0x66c0>
  40320c:	add	x22, x22, #0xf98
  403210:	bl	4016f0 <__printf_chk@plt>
  403214:	mov	w2, #0x5                   	// #5
  403218:	adrp	x1, 409000 <ferror@plt+0x76c0>
  40321c:	mov	x0, #0x0                   	// #0
  403220:	add	x1, x1, #0x28
  403224:	bl	4018c0 <dcgettext@plt>
  403228:	ldr	x1, [x19, #656]
  40322c:	bl	4018d0 <fputs_unlocked@plt>
  403230:	mov	w2, #0x5                   	// #5
  403234:	adrp	x1, 409000 <ferror@plt+0x76c0>
  403238:	mov	x0, #0x0                   	// #0
  40323c:	add	x1, x1, #0x60
  403240:	bl	4018c0 <dcgettext@plt>
  403244:	ldr	x1, [x19, #656]
  403248:	bl	4018d0 <fputs_unlocked@plt>
  40324c:	mov	w2, #0x5                   	// #5
  403250:	adrp	x1, 409000 <ferror@plt+0x76c0>
  403254:	mov	x0, #0x0                   	// #0
  403258:	add	x1, x1, #0x90
  40325c:	bl	4018c0 <dcgettext@plt>
  403260:	mov	x1, x0
  403264:	mov	x2, x21
  403268:	mov	w0, #0x1                   	// #1
  40326c:	bl	4016f0 <__printf_chk@plt>
  403270:	add	x21, sp, #0x40
  403274:	mov	w2, #0x5                   	// #5
  403278:	adrp	x1, 409000 <ferror@plt+0x76c0>
  40327c:	mov	x0, #0x0                   	// #0
  403280:	add	x1, x1, #0xd8
  403284:	bl	4018c0 <dcgettext@plt>
  403288:	ldr	x1, [x19, #656]
  40328c:	bl	4018d0 <fputs_unlocked@plt>
  403290:	mov	w2, #0x5                   	// #5
  403294:	adrp	x1, 409000 <ferror@plt+0x76c0>
  403298:	mov	x0, #0x0                   	// #0
  40329c:	add	x1, x1, #0x170
  4032a0:	bl	4018c0 <dcgettext@plt>
  4032a4:	ldr	x1, [x19, #656]
  4032a8:	bl	4018d0 <fputs_unlocked@plt>
  4032ac:	mov	w2, #0x5                   	// #5
  4032b0:	adrp	x1, 409000 <ferror@plt+0x76c0>
  4032b4:	mov	x0, #0x0                   	// #0
  4032b8:	add	x1, x1, #0x1a8
  4032bc:	bl	4018c0 <dcgettext@plt>
  4032c0:	ldr	x1, [x19, #656]
  4032c4:	bl	4018d0 <fputs_unlocked@plt>
  4032c8:	mov	w2, #0x5                   	// #5
  4032cc:	adrp	x1, 409000 <ferror@plt+0x76c0>
  4032d0:	mov	x0, #0x0                   	// #0
  4032d4:	add	x1, x1, #0x1e0
  4032d8:	bl	4018c0 <dcgettext@plt>
  4032dc:	ldr	x1, [x19, #656]
  4032e0:	bl	4018d0 <fputs_unlocked@plt>
  4032e4:	mov	w2, #0x5                   	// #5
  4032e8:	adrp	x1, 409000 <ferror@plt+0x76c0>
  4032ec:	mov	x0, #0x0                   	// #0
  4032f0:	add	x1, x1, #0x260
  4032f4:	bl	4018c0 <dcgettext@plt>
  4032f8:	ldr	x1, [x19, #656]
  4032fc:	bl	4018d0 <fputs_unlocked@plt>
  403300:	mov	w2, #0x5                   	// #5
  403304:	adrp	x1, 409000 <ferror@plt+0x76c0>
  403308:	mov	x0, #0x0                   	// #0
  40330c:	add	x1, x1, #0x418
  403310:	bl	4018c0 <dcgettext@plt>
  403314:	ldr	x1, [x19, #656]
  403318:	bl	4018d0 <fputs_unlocked@plt>
  40331c:	mov	w2, #0x5                   	// #5
  403320:	adrp	x1, 409000 <ferror@plt+0x76c0>
  403324:	mov	x0, #0x0                   	// #0
  403328:	add	x1, x1, #0x448
  40332c:	bl	4018c0 <dcgettext@plt>
  403330:	ldr	x1, [x19, #656]
  403334:	bl	4018d0 <fputs_unlocked@plt>
  403338:	mov	w2, #0x5                   	// #5
  40333c:	adrp	x1, 409000 <ferror@plt+0x76c0>
  403340:	mov	x0, #0x0                   	// #0
  403344:	add	x1, x1, #0x480
  403348:	bl	4018c0 <dcgettext@plt>
  40334c:	mov	x1, x0
  403350:	adrp	x2, 409000 <ferror@plt+0x76c0>
  403354:	mov	w0, #0x1                   	// #1
  403358:	add	x2, x2, #0x5b0
  40335c:	bl	4016f0 <__printf_chk@plt>
  403360:	adrp	x2, 409000 <ferror@plt+0x76c0>
  403364:	add	x2, x2, #0xc68
  403368:	ldp	x4, x5, [x2, #16]
  40336c:	stp	x4, x5, [sp, #80]
  403370:	ldp	x1, x0, [x2]
  403374:	stp	x1, x0, [sp, #64]
  403378:	ldp	x4, x5, [x2, #32]
  40337c:	stp	x4, x5, [sp, #96]
  403380:	ldp	x4, x5, [x2, #48]
  403384:	stp	x4, x5, [sp, #112]
  403388:	ldp	x4, x5, [x2, #64]
  40338c:	stp	x4, x5, [sp, #128]
  403390:	ldp	x4, x5, [x2, #80]
  403394:	stp	x4, x5, [sp, #144]
  403398:	ldp	x2, x3, [x2, #96]
  40339c:	stp	x2, x3, [sp, #160]
  4033a0:	cbnz	x1, 403474 <ferror@plt+0x1b34>
  4033a4:	ldr	x23, [x21, #8]
  4033a8:	adrp	x1, 409000 <ferror@plt+0x76c0>
  4033ac:	mov	w2, #0x5                   	// #5
  4033b0:	add	x1, x1, #0x5c0
  4033b4:	mov	x0, #0x0                   	// #0
  4033b8:	cbz	x23, 403484 <ferror@plt+0x1b44>
  4033bc:	bl	4018c0 <dcgettext@plt>
  4033c0:	adrp	x21, 409000 <ferror@plt+0x76c0>
  4033c4:	add	x21, x21, #0x5d8
  4033c8:	adrp	x2, 409000 <ferror@plt+0x76c0>
  4033cc:	mov	x3, x21
  4033d0:	add	x2, x2, #0x600
  4033d4:	mov	x1, x0
  4033d8:	mov	w0, #0x1                   	// #1
  4033dc:	bl	4016f0 <__printf_chk@plt>
  4033e0:	mov	x1, #0x0                   	// #0
  4033e4:	mov	w0, #0x5                   	// #5
  4033e8:	bl	401930 <setlocale@plt>
  4033ec:	cbz	x0, 403404 <ferror@plt+0x1ac4>
  4033f0:	adrp	x1, 409000 <ferror@plt+0x76c0>
  4033f4:	mov	x2, #0x3                   	// #3
  4033f8:	add	x1, x1, #0x610
  4033fc:	bl	4016c0 <strncmp@plt>
  403400:	cbnz	w0, 403520 <ferror@plt+0x1be0>
  403404:	mov	w2, #0x5                   	// #5
  403408:	adrp	x1, 409000 <ferror@plt+0x76c0>
  40340c:	mov	x0, #0x0                   	// #0
  403410:	add	x1, x1, #0x660
  403414:	bl	4018c0 <dcgettext@plt>
  403418:	mov	x1, x0
  40341c:	mov	x3, x22
  403420:	mov	x2, x21
  403424:	mov	w0, #0x1                   	// #1
  403428:	bl	4016f0 <__printf_chk@plt>
  40342c:	mov	w2, #0x5                   	// #5
  403430:	adrp	x1, 409000 <ferror@plt+0x76c0>
  403434:	mov	x0, #0x0                   	// #0
  403438:	add	x1, x1, #0x680
  40343c:	bl	4018c0 <dcgettext@plt>
  403440:	mov	x1, x0
  403444:	cmp	x23, x22
  403448:	adrp	x2, 409000 <ferror@plt+0x76c0>
  40344c:	adrp	x3, 408000 <ferror@plt+0x66c0>
  403450:	add	x2, x2, #0x5a8
  403454:	add	x3, x3, #0xfa0
  403458:	csel	x3, x3, x2, eq  // eq = none
  40345c:	mov	x2, x23
  403460:	mov	w0, #0x1                   	// #1
  403464:	bl	4016f0 <__printf_chk@plt>
  403468:	b	4031c8 <ferror@plt+0x1888>
  40346c:	ldr	x1, [x21, #16]!
  403470:	cbz	x1, 4033a4 <ferror@plt+0x1a64>
  403474:	mov	x0, x22
  403478:	bl	401810 <strcmp@plt>
  40347c:	cbnz	w0, 40346c <ferror@plt+0x1b2c>
  403480:	b	4033a4 <ferror@plt+0x1a64>
  403484:	bl	4018c0 <dcgettext@plt>
  403488:	adrp	x21, 409000 <ferror@plt+0x76c0>
  40348c:	add	x21, x21, #0x5d8
  403490:	adrp	x2, 409000 <ferror@plt+0x76c0>
  403494:	mov	x3, x21
  403498:	add	x2, x2, #0x600
  40349c:	mov	x1, x0
  4034a0:	mov	w0, #0x1                   	// #1
  4034a4:	bl	4016f0 <__printf_chk@plt>
  4034a8:	mov	x1, #0x0                   	// #0
  4034ac:	mov	w0, #0x5                   	// #5
  4034b0:	bl	401930 <setlocale@plt>
  4034b4:	cbz	x0, 4034cc <ferror@plt+0x1b8c>
  4034b8:	adrp	x1, 409000 <ferror@plt+0x76c0>
  4034bc:	mov	x2, #0x3                   	// #3
  4034c0:	add	x1, x1, #0x610
  4034c4:	bl	4016c0 <strncmp@plt>
  4034c8:	cbnz	w0, 40351c <ferror@plt+0x1bdc>
  4034cc:	mov	w2, #0x5                   	// #5
  4034d0:	adrp	x1, 409000 <ferror@plt+0x76c0>
  4034d4:	mov	x0, #0x0                   	// #0
  4034d8:	add	x1, x1, #0x660
  4034dc:	bl	4018c0 <dcgettext@plt>
  4034e0:	mov	x1, x0
  4034e4:	mov	x3, x22
  4034e8:	mov	x2, x21
  4034ec:	mov	w0, #0x1                   	// #1
  4034f0:	bl	4016f0 <__printf_chk@plt>
  4034f4:	adrp	x1, 409000 <ferror@plt+0x76c0>
  4034f8:	mov	w2, #0x5                   	// #5
  4034fc:	add	x1, x1, #0x680
  403500:	mov	x0, #0x0                   	// #0
  403504:	bl	4018c0 <dcgettext@plt>
  403508:	mov	x23, x22
  40350c:	adrp	x3, 408000 <ferror@plt+0x66c0>
  403510:	mov	x1, x0
  403514:	add	x3, x3, #0xfa0
  403518:	b	40345c <ferror@plt+0x1b1c>
  40351c:	mov	x23, x22
  403520:	mov	w2, #0x5                   	// #5
  403524:	adrp	x1, 409000 <ferror@plt+0x76c0>
  403528:	mov	x0, #0x0                   	// #0
  40352c:	add	x1, x1, #0x618
  403530:	bl	4018c0 <dcgettext@plt>
  403534:	ldr	x1, [x19, #656]
  403538:	bl	4018d0 <fputs_unlocked@plt>
  40353c:	b	403404 <ferror@plt+0x1ac4>
  403540:	stp	x29, x30, [sp, #-368]!
  403544:	sub	x1, x1, #0x8
  403548:	mov	x2, #0x1                   	// #1
  40354c:	mov	x29, sp
  403550:	stp	x19, x20, [sp, #16]
  403554:	stp	x21, x22, [sp, #32]
  403558:	stp	x23, x24, [sp, #48]
  40355c:	stp	x25, x26, [sp, #64]
  403560:	stp	x27, x28, [sp, #80]
  403564:	nop
  403568:	add	x3, sp, #0x70
  40356c:	add	x3, x3, x2, lsl #3
  403570:	ldr	x4, [x1, x2, lsl #3]
  403574:	add	x2, x2, #0x1
  403578:	stur	x4, [x3, #-8]
  40357c:	cmp	x2, #0x11
  403580:	b.ne	403568 <ferror@plt+0x1c28>  // b.any
  403584:	sub	x4, x0, #0x8
  403588:	mov	x1, #0x1                   	// #1
  40358c:	nop
  403590:	add	x2, sp, #0xf0
  403594:	add	x2, x2, x1, lsl #3
  403598:	ldr	x3, [x4, x1, lsl #3]
  40359c:	add	x1, x1, #0x1
  4035a0:	stur	x3, [x2, #-8]
  4035a4:	cmp	x1, #0x9
  4035a8:	b.ne	403590 <ferror@plt+0x1c50>  // b.any
  4035ac:	ldp	x12, x11, [sp, #248]
  4035b0:	mov	x4, #0x6c1f                	// #27679
  4035b4:	ldp	x8, x6, [sp, #280]
  4035b8:	movk	x4, #0x2b3e, lsl #16
  4035bc:	ldp	x1, x17, [sp, #128]
  4035c0:	movk	x4, #0x688c, lsl #32
  4035c4:	ldp	x3, x2, [x0, #64]
  4035c8:	movk	x4, #0x9b05, lsl #48
  4035cc:	add	x12, x8, x12
  4035d0:	mov	x16, #0x82d1                	// #33489
  4035d4:	ldp	x22, x9, [sp, #232]
  4035d8:	add	x12, x12, x1
  4035dc:	ldp	x10, x7, [sp, #264]
  4035e0:	eor	x2, x12, x2
  4035e4:	ldp	x19, x20, [sp, #112]
  4035e8:	eor	x2, x2, x4
  4035ec:	ldp	x28, x18, [sp, #144]
  4035f0:	mov	x13, #0x2179                	// #8569
  4035f4:	ldp	x1, x4, [x0, #80]
  4035f8:	mov	x15, #0xbd6b                	// #48491
  4035fc:	ldr	x5, [sp, #296]
  403600:	add	x9, x7, x9
  403604:	ldr	x21, [sp, #160]
  403608:	add	x11, x6, x11
  40360c:	add	x10, x5, x10
  403610:	movk	x16, #0xade6, lsl #16
  403614:	movk	x13, #0x137e, lsl #16
  403618:	movk	x15, #0xfb41, lsl #16
  40361c:	add	x10, x10, x21
  403620:	add	x9, x9, x19
  403624:	add	x11, x11, x28
  403628:	movk	x16, #0x527f, lsl #32
  40362c:	movk	x13, #0xcd19, lsl #32
  403630:	movk	x15, #0xd9ab, lsl #32
  403634:	eor	x3, x9, x3
  403638:	eor	x1, x11, x1
  40363c:	eor	x4, x10, x4
  403640:	movk	x16, #0x510e, lsl #48
  403644:	movk	x13, #0x5be0, lsl #48
  403648:	movk	x15, #0x1f83, lsl #48
  40364c:	mov	x14, #0xa73b                	// #42811
  403650:	eor	x3, x3, x16
  403654:	eor	x1, x1, x15
  403658:	eor	x4, x4, x13
  40365c:	movk	x14, #0x84ca, lsl #16
  403660:	mov	x16, #0xf82b                	// #63531
  403664:	mov	x15, #0xc908                	// #51464
  403668:	mov	x13, #0x36f1                	// #14065
  40366c:	movk	x14, #0xae85, lsl #32
  403670:	ror	x2, x2, #32
  403674:	movk	x16, #0xfe94, lsl #16
  403678:	movk	x15, #0xf3bc, lsl #16
  40367c:	movk	x13, #0x5f1d, lsl #16
  403680:	ror	x3, x3, #32
  403684:	ror	x4, x4, #32
  403688:	movk	x14, #0xbb67, lsl #48
  40368c:	ror	x1, x1, #32
  403690:	add	x14, x2, x14
  403694:	movk	x16, #0xf372, lsl #32
  403698:	movk	x15, #0xe667, lsl #32
  40369c:	movk	x13, #0xf53a, lsl #32
  4036a0:	eor	x8, x8, x14
  4036a4:	add	x12, x12, x17
  4036a8:	movk	x16, #0x3c6e, lsl #48
  4036ac:	movk	x15, #0x6a09, lsl #48
  4036b0:	add	x16, x1, x16
  4036b4:	add	x15, x3, x15
  4036b8:	movk	x13, #0xa54f, lsl #48
  4036bc:	add	x13, x4, x13
  4036c0:	ldr	x17, [sp, #168]
  4036c4:	eor	x7, x7, x15
  4036c8:	eor	x5, x5, x13
  4036cc:	eor	x6, x6, x16
  4036d0:	ror	x8, x8, #24
  4036d4:	add	x12, x12, x8
  4036d8:	ror	x7, x7, #24
  4036dc:	ror	x5, x5, #24
  4036e0:	add	x10, x10, x17
  4036e4:	ror	x6, x6, #24
  4036e8:	add	x9, x9, x20
  4036ec:	add	x11, x11, x18
  4036f0:	add	x9, x9, x7
  4036f4:	add	x11, x11, x6
  4036f8:	add	x10, x10, x5
  4036fc:	eor	x2, x12, x2
  403700:	ldp	x23, x26, [sp, #176]
  403704:	eor	x3, x9, x3
  403708:	eor	x1, x11, x1
  40370c:	eor	x4, x10, x4
  403710:	ldp	x24, x30, [sp, #192]
  403714:	ror	x2, x2, #16
  403718:	ldp	x25, x27, [sp, #216]
  40371c:	add	x14, x14, x2
  403720:	ror	x3, x3, #16
  403724:	ror	x1, x1, #16
  403728:	add	x15, x15, x3
  40372c:	ror	x4, x4, #16
  403730:	add	x16, x16, x1
  403734:	add	x13, x13, x4
  403738:	eor	x8, x14, x8
  40373c:	eor	x7, x15, x7
  403740:	ldr	x17, [sp, #208]
  403744:	eor	x6, x16, x6
  403748:	eor	x5, x13, x5
  40374c:	ror	x8, x8, #63
  403750:	add	x9, x9, x23
  403754:	ror	x7, x7, #63
  403758:	add	x9, x9, x8
  40375c:	ror	x6, x6, #63
  403760:	add	x11, x11, x17
  403764:	ror	x5, x5, #63
  403768:	add	x12, x12, x24
  40376c:	add	x10, x10, x27
  403770:	add	x12, x12, x6
  403774:	add	x10, x10, x7
  403778:	add	x11, x11, x5
  40377c:	eor	x4, x9, x4
  403780:	eor	x3, x12, x3
  403784:	eor	x1, x10, x1
  403788:	eor	x2, x11, x2
  40378c:	ror	x4, x4, #32
  403790:	add	x16, x16, x4
  403794:	ror	x3, x3, #32
  403798:	ror	x1, x1, #32
  40379c:	add	x13, x13, x3
  4037a0:	ror	x2, x2, #32
  4037a4:	add	x14, x14, x1
  4037a8:	add	x15, x15, x2
  4037ac:	eor	x8, x16, x8
  4037b0:	eor	x6, x13, x6
  4037b4:	eor	x7, x14, x7
  4037b8:	eor	x5, x15, x5
  4037bc:	add	x9, x9, x26
  4037c0:	ror	x8, x8, #24
  4037c4:	add	x9, x9, x8
  4037c8:	ror	x6, x6, #24
  4037cc:	ror	x7, x7, #24
  4037d0:	add	x11, x11, x25
  4037d4:	ror	x5, x5, #24
  4037d8:	add	x12, x12, x30
  4037dc:	add	x10, x10, x22
  4037e0:	add	x12, x12, x6
  4037e4:	add	x10, x10, x7
  4037e8:	add	x11, x11, x5
  4037ec:	eor	x4, x9, x4
  4037f0:	eor	x3, x12, x3
  4037f4:	eor	x1, x10, x1
  4037f8:	eor	x2, x11, x2
  4037fc:	ror	x4, x4, #16
  403800:	add	x16, x16, x4
  403804:	ror	x3, x3, #16
  403808:	ror	x1, x1, #16
  40380c:	add	x13, x13, x3
  403810:	ror	x2, x2, #16
  403814:	add	x14, x14, x1
  403818:	add	x15, x15, x2
  40381c:	eor	x8, x16, x8
  403820:	eor	x6, x13, x6
  403824:	eor	x7, x14, x7
  403828:	eor	x5, x15, x5
  40382c:	add	x12, x28, x12
  403830:	ror	x8, x8, #63
  403834:	add	x12, x12, x8
  403838:	ror	x6, x6, #63
  40383c:	add	x10, x25, x10
  403840:	ror	x7, x7, #63
  403844:	add	x11, x26, x11
  403848:	ror	x5, x5, #63
  40384c:	add	x9, x9, x27
  403850:	add	x11, x11, x6
  403854:	add	x9, x9, x7
  403858:	add	x10, x10, x5
  40385c:	eor	x2, x12, x2
  403860:	eor	x3, x9, x3
  403864:	eor	x1, x11, x1
  403868:	eor	x4, x10, x4
  40386c:	ror	x2, x2, #32
  403870:	add	x14, x14, x2
  403874:	ror	x3, x3, #32
  403878:	ror	x1, x1, #32
  40387c:	add	x16, x16, x1
  403880:	ror	x4, x4, #32
  403884:	add	x15, x15, x3
  403888:	add	x13, x13, x4
  40388c:	eor	x8, x14, x8
  403890:	eor	x6, x16, x6
  403894:	eor	x7, x15, x7
  403898:	eor	x5, x13, x5
  40389c:	add	x12, x23, x12
  4038a0:	ror	x8, x8, #24
  4038a4:	add	x12, x12, x8
  4038a8:	ror	x6, x6, #24
  4038ac:	ror	x7, x7, #24
  4038b0:	add	x10, x21, x10
  4038b4:	ror	x5, x5, #24
  4038b8:	add	x9, x24, x9
  4038bc:	add	x11, x22, x11
  4038c0:	add	x9, x9, x7
  4038c4:	add	x11, x11, x6
  4038c8:	add	x10, x10, x5
  4038cc:	eor	x2, x12, x2
  4038d0:	eor	x3, x9, x3
  4038d4:	eor	x1, x11, x1
  4038d8:	eor	x4, x10, x4
  4038dc:	ror	x2, x2, #16
  4038e0:	add	x14, x14, x2
  4038e4:	ror	x3, x3, #16
  4038e8:	ror	x1, x1, #16
  4038ec:	add	x15, x15, x3
  4038f0:	ror	x4, x4, #16
  4038f4:	add	x16, x16, x1
  4038f8:	add	x13, x13, x4
  4038fc:	eor	x8, x14, x8
  403900:	eor	x7, x15, x7
  403904:	eor	x6, x16, x6
  403908:	eor	x5, x13, x5
  40390c:	add	x9, x20, x9
  403910:	ror	x8, x8, #63
  403914:	str	x0, [sp, #104]
  403918:	add	x9, x9, x8
  40391c:	ldr	x0, [sp, #128]
  403920:	ror	x7, x7, #63
  403924:	ror	x6, x6, #63
  403928:	add	x12, x19, x12
  40392c:	ror	x5, x5, #63
  403930:	add	x11, x30, x11
  403934:	add	x10, x18, x10
  403938:	add	x12, x12, x6
  40393c:	add	x11, x11, x5
  403940:	add	x10, x10, x7
  403944:	eor	x4, x9, x4
  403948:	eor	x3, x12, x3
  40394c:	eor	x2, x11, x2
  403950:	eor	x1, x10, x1
  403954:	add	x12, x0, x12
  403958:	ldr	x0, [sp, #168]
  40395c:	ror	x4, x4, #32
  403960:	add	x16, x16, x4
  403964:	ror	x3, x3, #32
  403968:	ror	x2, x2, #32
  40396c:	add	x13, x13, x3
  403970:	ror	x1, x1, #32
  403974:	add	x15, x15, x2
  403978:	add	x14, x14, x1
  40397c:	eor	x8, x16, x8
  403980:	add	x11, x0, x11
  403984:	ldr	x0, [sp, #136]
  403988:	eor	x6, x13, x6
  40398c:	eor	x5, x15, x5
  403990:	eor	x7, x14, x7
  403994:	add	x9, x17, x9
  403998:	ror	x8, x8, #24
  40399c:	add	x9, x9, x8
  4039a0:	ror	x6, x6, #24
  4039a4:	ror	x5, x5, #24
  4039a8:	add	x10, x0, x10
  4039ac:	ror	x7, x7, #24
  4039b0:	add	x12, x12, x6
  4039b4:	add	x11, x11, x5
  4039b8:	add	x10, x10, x7
  4039bc:	eor	x4, x9, x4
  4039c0:	eor	x3, x12, x3
  4039c4:	eor	x2, x11, x2
  4039c8:	eor	x1, x10, x1
  4039cc:	ror	x4, x4, #16
  4039d0:	add	x16, x16, x4
  4039d4:	ror	x3, x3, #16
  4039d8:	ror	x2, x2, #16
  4039dc:	add	x13, x13, x3
  4039e0:	ror	x1, x1, #16
  4039e4:	add	x15, x15, x2
  4039e8:	add	x14, x14, x1
  4039ec:	eor	x8, x16, x8
  4039f0:	eor	x6, x13, x6
  4039f4:	eor	x5, x15, x5
  4039f8:	eor	x7, x14, x7
  4039fc:	add	x12, x17, x12
  403a00:	ror	x8, x8, #63
  403a04:	add	x12, x12, x8
  403a08:	ror	x6, x6, #63
  403a0c:	ror	x5, x5, #63
  403a10:	add	x9, x30, x9
  403a14:	ror	x7, x7, #63
  403a18:	add	x11, x18, x11
  403a1c:	add	x10, x22, x10
  403a20:	add	x11, x11, x6
  403a24:	add	x9, x9, x7
  403a28:	add	x10, x10, x5
  403a2c:	eor	x2, x12, x2
  403a30:	eor	x1, x11, x1
  403a34:	eor	x3, x9, x3
  403a38:	eor	x4, x10, x4
  403a3c:	ror	x2, x2, #32
  403a40:	add	x14, x14, x2
  403a44:	ror	x1, x1, #32
  403a48:	ror	x3, x3, #32
  403a4c:	add	x16, x16, x1
  403a50:	ror	x4, x4, #32
  403a54:	add	x15, x15, x3
  403a58:	add	x13, x13, x4
  403a5c:	eor	x8, x14, x8
  403a60:	eor	x6, x16, x6
  403a64:	ldr	x0, [sp, #128]
  403a68:	eor	x7, x15, x7
  403a6c:	eor	x5, x13, x5
  403a70:	ror	x8, x8, #24
  403a74:	add	x12, x19, x12
  403a78:	ror	x6, x6, #24
  403a7c:	add	x12, x12, x8
  403a80:	ror	x7, x7, #24
  403a84:	add	x10, x25, x10
  403a88:	ror	x5, x5, #24
  403a8c:	add	x11, x0, x11
  403a90:	add	x9, x23, x9
  403a94:	add	x9, x9, x7
  403a98:	add	x10, x10, x5
  403a9c:	add	x11, x11, x6
  403aa0:	eor	x2, x12, x2
  403aa4:	eor	x3, x9, x3
  403aa8:	eor	x4, x10, x4
  403aac:	eor	x1, x11, x1
  403ab0:	ror	x2, x2, #16
  403ab4:	ldr	x0, [sp, #136]
  403ab8:	add	x14, x14, x2
  403abc:	ror	x3, x3, #16
  403ac0:	ror	x4, x4, #16
  403ac4:	add	x15, x15, x3
  403ac8:	ror	x1, x1, #16
  403acc:	add	x13, x13, x4
  403ad0:	add	x16, x16, x1
  403ad4:	eor	x8, x14, x8
  403ad8:	add	x12, x0, x12
  403adc:	ldr	x0, [sp, #168]
  403ae0:	eor	x7, x15, x7
  403ae4:	eor	x5, x13, x5
  403ae8:	eor	x6, x16, x6
  403aec:	add	x9, x24, x9
  403af0:	ror	x8, x8, #63
  403af4:	add	x9, x9, x8
  403af8:	ror	x7, x7, #63
  403afc:	add	x10, x26, x10
  403b00:	ror	x5, x5, #63
  403b04:	add	x11, x0, x11
  403b08:	ror	x6, x6, #63
  403b0c:	add	x10, x10, x7
  403b10:	add	x12, x12, x6
  403b14:	add	x11, x11, x5
  403b18:	eor	x4, x9, x4
  403b1c:	eor	x1, x10, x1
  403b20:	eor	x3, x12, x3
  403b24:	eor	x2, x11, x2
  403b28:	ror	x4, x4, #32
  403b2c:	add	x16, x16, x4
  403b30:	ror	x1, x1, #32
  403b34:	ror	x3, x3, #32
  403b38:	add	x14, x14, x1
  403b3c:	ror	x2, x2, #32
  403b40:	add	x13, x13, x3
  403b44:	add	x15, x15, x2
  403b48:	eor	x8, x16, x8
  403b4c:	eor	x7, x14, x7
  403b50:	eor	x6, x13, x6
  403b54:	eor	x5, x15, x5
  403b58:	add	x9, x27, x9
  403b5c:	ror	x8, x8, #24
  403b60:	add	x9, x9, x8
  403b64:	ror	x7, x7, #24
  403b68:	add	x12, x21, x12
  403b6c:	ror	x6, x6, #24
  403b70:	add	x10, x28, x10
  403b74:	ror	x5, x5, #24
  403b78:	add	x11, x20, x11
  403b7c:	add	x10, x10, x7
  403b80:	add	x12, x12, x6
  403b84:	add	x11, x11, x5
  403b88:	eor	x4, x9, x4
  403b8c:	eor	x1, x10, x1
  403b90:	eor	x3, x12, x3
  403b94:	eor	x2, x11, x2
  403b98:	ldr	x0, [sp, #136]
  403b9c:	ror	x4, x4, #16
  403ba0:	add	x16, x16, x4
  403ba4:	ror	x1, x1, #16
  403ba8:	ror	x3, x3, #16
  403bac:	add	x14, x14, x1
  403bb0:	ror	x2, x2, #16
  403bb4:	add	x13, x13, x3
  403bb8:	add	x15, x15, x2
  403bbc:	eor	x8, x16, x8
  403bc0:	add	x12, x0, x12
  403bc4:	ldr	x0, [sp, #168]
  403bc8:	eor	x7, x14, x7
  403bcc:	eor	x6, x13, x6
  403bd0:	eor	x5, x15, x5
  403bd4:	ror	x8, x8, #63
  403bd8:	add	x12, x12, x8
  403bdc:	ror	x7, x7, #63
  403be0:	ror	x6, x6, #63
  403be4:	add	x11, x25, x11
  403be8:	ror	x5, x5, #63
  403bec:	add	x9, x0, x9
  403bf0:	add	x10, x30, x10
  403bf4:	add	x11, x11, x6
  403bf8:	add	x10, x10, x5
  403bfc:	add	x9, x9, x7
  403c00:	eor	x2, x12, x2
  403c04:	eor	x1, x11, x1
  403c08:	eor	x4, x10, x4
  403c0c:	eor	x3, x9, x3
  403c10:	ror	x2, x2, #32
  403c14:	add	x14, x14, x2
  403c18:	ror	x1, x1, #32
  403c1c:	ror	x4, x4, #32
  403c20:	add	x16, x16, x1
  403c24:	ror	x3, x3, #32
  403c28:	add	x13, x13, x4
  403c2c:	add	x15, x15, x3
  403c30:	eor	x8, x14, x8
  403c34:	eor	x6, x16, x6
  403c38:	eor	x5, x13, x5
  403c3c:	eor	x7, x15, x7
  403c40:	add	x12, x20, x12
  403c44:	ror	x8, x8, #24
  403c48:	add	x12, x12, x8
  403c4c:	ror	x6, x6, #24
  403c50:	add	x11, x17, x11
  403c54:	ror	x5, x5, #24
  403c58:	add	x9, x26, x9
  403c5c:	ror	x7, x7, #24
  403c60:	add	x10, x27, x10
  403c64:	add	x11, x11, x6
  403c68:	add	x10, x10, x5
  403c6c:	add	x9, x9, x7
  403c70:	eor	x2, x12, x2
  403c74:	eor	x1, x11, x1
  403c78:	eor	x4, x10, x4
  403c7c:	eor	x3, x9, x3
  403c80:	ror	x2, x2, #16
  403c84:	add	x14, x14, x2
  403c88:	ror	x1, x1, #16
  403c8c:	ror	x4, x4, #16
  403c90:	ror	x3, x3, #16
  403c94:	ldr	x0, [sp, #128]
  403c98:	add	x16, x16, x1
  403c9c:	add	x13, x13, x4
  403ca0:	add	x15, x15, x3
  403ca4:	eor	x8, x14, x8
  403ca8:	eor	x6, x16, x6
  403cac:	eor	x5, x13, x5
  403cb0:	eor	x7, x15, x7
  403cb4:	add	x9, x0, x9
  403cb8:	ror	x8, x8, #63
  403cbc:	add	x9, x9, x8
  403cc0:	ror	x6, x6, #63
  403cc4:	ror	x5, x5, #63
  403cc8:	add	x11, x28, x11
  403ccc:	ror	x7, x7, #63
  403cd0:	add	x10, x22, x10
  403cd4:	add	x12, x18, x12
  403cd8:	add	x11, x11, x5
  403cdc:	add	x12, x12, x6
  403ce0:	add	x10, x10, x7
  403ce4:	eor	x4, x9, x4
  403ce8:	eor	x2, x11, x2
  403cec:	eor	x3, x12, x3
  403cf0:	eor	x1, x10, x1
  403cf4:	ror	x4, x4, #32
  403cf8:	add	x16, x16, x4
  403cfc:	ror	x2, x2, #32
  403d00:	ror	x3, x3, #32
  403d04:	add	x13, x13, x3
  403d08:	ror	x1, x1, #32
  403d0c:	add	x15, x15, x2
  403d10:	add	x14, x14, x1
  403d14:	eor	x8, x16, x8
  403d18:	eor	x6, x13, x6
  403d1c:	eor	x5, x15, x5
  403d20:	eor	x7, x14, x7
  403d24:	add	x9, x21, x9
  403d28:	ror	x8, x8, #24
  403d2c:	add	x9, x9, x8
  403d30:	ror	x6, x6, #24
  403d34:	ror	x5, x5, #24
  403d38:	add	x11, x19, x11
  403d3c:	ror	x7, x7, #24
  403d40:	add	x12, x24, x12
  403d44:	add	x10, x23, x10
  403d48:	add	x12, x12, x6
  403d4c:	add	x11, x11, x5
  403d50:	add	x10, x10, x7
  403d54:	eor	x4, x9, x4
  403d58:	eor	x3, x12, x3
  403d5c:	eor	x2, x11, x2
  403d60:	eor	x1, x10, x1
  403d64:	ror	x4, x4, #16
  403d68:	add	x16, x16, x4
  403d6c:	ror	x3, x3, #16
  403d70:	ror	x2, x2, #16
  403d74:	add	x13, x13, x3
  403d78:	ror	x1, x1, #16
  403d7c:	add	x15, x15, x2
  403d80:	add	x14, x14, x1
  403d84:	eor	x8, x16, x8
  403d88:	eor	x6, x13, x6
  403d8c:	eor	x5, x15, x5
  403d90:	eor	x7, x14, x7
  403d94:	add	x12, x18, x12
  403d98:	ror	x8, x8, #63
  403d9c:	add	x12, x12, x8
  403da0:	ror	x6, x6, #63
  403da4:	ror	x5, x5, #63
  403da8:	add	x9, x26, x9
  403dac:	ror	x7, x7, #63
  403db0:	add	x11, x0, x11
  403db4:	add	x10, x24, x10
  403db8:	add	x10, x10, x5
  403dbc:	add	x11, x11, x6
  403dc0:	add	x9, x9, x7
  403dc4:	eor	x2, x12, x2
  403dc8:	eor	x1, x11, x1
  403dcc:	eor	x3, x9, x3
  403dd0:	eor	x4, x10, x4
  403dd4:	ror	x2, x2, #32
  403dd8:	add	x14, x14, x2
  403ddc:	ror	x1, x1, #32
  403de0:	ror	x3, x3, #32
  403de4:	ror	x4, x4, #32
  403de8:	ldr	x0, [sp, #168]
  403dec:	add	x16, x16, x1
  403df0:	add	x15, x15, x3
  403df4:	add	x13, x13, x4
  403df8:	eor	x8, x14, x8
  403dfc:	eor	x6, x16, x6
  403e00:	eor	x7, x15, x7
  403e04:	eor	x5, x13, x5
  403e08:	add	x12, x0, x12
  403e0c:	ror	x8, x8, #24
  403e10:	add	x12, x12, x8
  403e14:	ror	x6, x6, #24
  403e18:	ror	x7, x7, #24
  403e1c:	add	x9, x19, x9
  403e20:	ror	x5, x5, #24
  403e24:	add	x11, x28, x11
  403e28:	add	x10, x22, x10
  403e2c:	add	x9, x9, x7
  403e30:	add	x11, x11, x6
  403e34:	add	x10, x10, x5
  403e38:	eor	x2, x12, x2
  403e3c:	eor	x3, x9, x3
  403e40:	eor	x1, x11, x1
  403e44:	eor	x4, x10, x4
  403e48:	ror	x2, x2, #16
  403e4c:	add	x14, x14, x2
  403e50:	ror	x3, x3, #16
  403e54:	ror	x1, x1, #16
  403e58:	add	x15, x15, x3
  403e5c:	ror	x4, x4, #16
  403e60:	add	x16, x16, x1
  403e64:	add	x13, x13, x4
  403e68:	eor	x8, x14, x8
  403e6c:	eor	x7, x15, x7
  403e70:	ldr	x0, [sp, #136]
  403e74:	eor	x6, x16, x6
  403e78:	eor	x5, x13, x5
  403e7c:	ror	x8, x8, #63
  403e80:	add	x9, x27, x9
  403e84:	ror	x7, x7, #63
  403e88:	add	x9, x9, x8
  403e8c:	ror	x6, x6, #63
  403e90:	add	x11, x21, x11
  403e94:	ror	x5, x5, #63
  403e98:	add	x10, x0, x10
  403e9c:	add	x12, x30, x12
  403ea0:	add	x11, x11, x5
  403ea4:	add	x12, x12, x6
  403ea8:	add	x10, x10, x7
  403eac:	eor	x4, x9, x4
  403eb0:	eor	x3, x12, x3
  403eb4:	eor	x2, x11, x2
  403eb8:	eor	x1, x10, x1
  403ebc:	ror	x4, x4, #32
  403ec0:	add	x16, x16, x4
  403ec4:	ror	x3, x3, #32
  403ec8:	ror	x2, x2, #32
  403ecc:	add	x13, x13, x3
  403ed0:	ror	x1, x1, #32
  403ed4:	add	x15, x15, x2
  403ed8:	add	x14, x14, x1
  403edc:	eor	x8, x16, x8
  403ee0:	eor	x6, x13, x6
  403ee4:	eor	x5, x15, x5
  403ee8:	eor	x7, x14, x7
  403eec:	add	x9, x20, x9
  403ef0:	ror	x8, x8, #24
  403ef4:	add	x9, x9, x8
  403ef8:	add	x12, x17, x12
  403efc:	ror	x6, x6, #24
  403f00:	ror	x5, x5, #24
  403f04:	add	x10, x25, x10
  403f08:	ror	x7, x7, #24
  403f0c:	add	x11, x23, x11
  403f10:	add	x12, x12, x6
  403f14:	add	x11, x11, x5
  403f18:	add	x10, x10, x7
  403f1c:	eor	x4, x9, x4
  403f20:	eor	x3, x12, x3
  403f24:	eor	x2, x11, x2
  403f28:	eor	x1, x10, x1
  403f2c:	ror	x4, x4, #16
  403f30:	add	x16, x16, x4
  403f34:	ror	x3, x3, #16
  403f38:	ror	x2, x2, #16
  403f3c:	add	x13, x13, x3
  403f40:	ror	x1, x1, #16
  403f44:	add	x15, x15, x2
  403f48:	add	x14, x14, x1
  403f4c:	eor	x8, x16, x8
  403f50:	eor	x6, x13, x6
  403f54:	ldr	x0, [sp, #128]
  403f58:	eor	x5, x15, x5
  403f5c:	eor	x7, x14, x7
  403f60:	add	x12, x21, x12
  403f64:	ror	x8, x8, #63
  403f68:	add	x12, x12, x8
  403f6c:	ror	x6, x6, #63
  403f70:	ror	x5, x5, #63
  403f74:	add	x9, x0, x9
  403f78:	ror	x7, x7, #63
  403f7c:	add	x11, x19, x11
  403f80:	add	x10, x23, x10
  403f84:	add	x11, x11, x6
  403f88:	add	x10, x10, x5
  403f8c:	add	x9, x9, x7
  403f90:	eor	x2, x12, x2
  403f94:	eor	x1, x11, x1
  403f98:	eor	x4, x10, x4
  403f9c:	eor	x3, x9, x3
  403fa0:	ror	x2, x2, #32
  403fa4:	add	x14, x14, x2
  403fa8:	ror	x1, x1, #32
  403fac:	ror	x4, x4, #32
  403fb0:	add	x16, x16, x1
  403fb4:	ror	x3, x3, #32
  403fb8:	add	x13, x13, x4
  403fbc:	add	x15, x15, x3
  403fc0:	eor	x8, x14, x8
  403fc4:	eor	x6, x16, x6
  403fc8:	ldr	x0, [sp, #136]
  403fcc:	eor	x5, x13, x5
  403fd0:	eor	x7, x15, x7
  403fd4:	ror	x8, x8, #24
  403fd8:	add	x12, x24, x12
  403fdc:	ror	x6, x6, #24
  403fe0:	add	x12, x12, x8
  403fe4:	ror	x5, x5, #24
  403fe8:	add	x9, x17, x9
  403fec:	ror	x7, x7, #24
  403ff0:	add	x10, x0, x10
  403ff4:	add	x11, x30, x11
  403ff8:	add	x11, x11, x6
  403ffc:	add	x9, x9, x7
  404000:	add	x10, x10, x5
  404004:	eor	x2, x12, x2
  404008:	eor	x1, x11, x1
  40400c:	eor	x3, x9, x3
  404010:	eor	x4, x10, x4
  404014:	ror	x2, x2, #16
  404018:	add	x14, x14, x2
  40401c:	ror	x1, x1, #16
  404020:	ror	x3, x3, #16
  404024:	add	x16, x16, x1
  404028:	ror	x4, x4, #16
  40402c:	add	x15, x15, x3
  404030:	add	x13, x13, x4
  404034:	eor	x8, x14, x8
  404038:	eor	x6, x16, x6
  40403c:	ldr	x0, [sp, #168]
  404040:	eor	x7, x15, x7
  404044:	eor	x5, x13, x5
  404048:	ror	x8, x8, #63
  40404c:	add	x9, x28, x9
  404050:	ror	x6, x6, #63
  404054:	add	x9, x9, x8
  404058:	ror	x7, x7, #63
  40405c:	add	x12, x0, x12
  404060:	ror	x5, x5, #63
  404064:	add	x11, x22, x11
  404068:	add	x10, x20, x10
  40406c:	add	x11, x11, x5
  404070:	add	x10, x10, x7
  404074:	add	x12, x12, x6
  404078:	eor	x4, x9, x4
  40407c:	eor	x2, x11, x2
  404080:	eor	x1, x10, x1
  404084:	eor	x3, x12, x3
  404088:	ror	x4, x4, #32
  40408c:	add	x16, x16, x4
  404090:	ror	x2, x2, #32
  404094:	ror	x1, x1, #32
  404098:	add	x15, x15, x2
  40409c:	ror	x3, x3, #32
  4040a0:	add	x14, x14, x1
  4040a4:	add	x13, x13, x3
  4040a8:	eor	x8, x16, x8
  4040ac:	eor	x5, x15, x5
  4040b0:	eor	x7, x14, x7
  4040b4:	eor	x6, x13, x6
  4040b8:	add	x9, x25, x9
  4040bc:	ror	x8, x8, #24
  4040c0:	add	x9, x9, x8
  4040c4:	ror	x5, x5, #24
  4040c8:	add	x10, x26, x10
  4040cc:	ror	x7, x7, #24
  4040d0:	add	x11, x27, x11
  4040d4:	ror	x6, x6, #24
  4040d8:	add	x12, x18, x12
  4040dc:	add	x11, x11, x5
  4040e0:	add	x10, x10, x7
  4040e4:	add	x12, x12, x6
  4040e8:	eor	x4, x9, x4
  4040ec:	eor	x2, x11, x2
  4040f0:	eor	x1, x10, x1
  4040f4:	eor	x3, x12, x3
  4040f8:	ror	x4, x4, #16
  4040fc:	add	x16, x16, x4
  404100:	ror	x2, x2, #16
  404104:	ror	x1, x1, #16
  404108:	add	x15, x15, x2
  40410c:	ror	x3, x3, #16
  404110:	add	x14, x14, x1
  404114:	add	x13, x13, x3
  404118:	eor	x8, x16, x8
  40411c:	eor	x5, x15, x5
  404120:	eor	x7, x14, x7
  404124:	eor	x6, x13, x6
  404128:	add	x12, x20, x12
  40412c:	ror	x8, x8, #63
  404130:	add	x12, x12, x8
  404134:	add	x9, x17, x9
  404138:	ror	x5, x5, #63
  40413c:	ror	x7, x7, #63
  404140:	add	x11, x27, x11
  404144:	ror	x6, x6, #63
  404148:	add	x10, x28, x10
  40414c:	add	x9, x9, x7
  404150:	add	x10, x10, x5
  404154:	add	x11, x11, x6
  404158:	eor	x2, x12, x2
  40415c:	eor	x4, x10, x4
  404160:	eor	x1, x11, x1
  404164:	eor	x3, x9, x3
  404168:	ror	x2, x2, #32
  40416c:	add	x14, x14, x2
  404170:	ror	x4, x4, #32
  404174:	ror	x1, x1, #32
  404178:	add	x16, x16, x1
  40417c:	ror	x3, x3, #32
  404180:	add	x15, x15, x3
  404184:	add	x13, x13, x4
  404188:	eor	x8, x14, x8
  40418c:	eor	x6, x16, x6
  404190:	eor	x7, x15, x7
  404194:	eor	x5, x13, x5
  404198:	add	x12, x22, x12
  40419c:	ror	x8, x8, #24
  4041a0:	add	x12, x12, x8
  4041a4:	ror	x6, x6, #24
  4041a8:	add	x11, x25, x11
  4041ac:	ror	x7, x7, #24
  4041b0:	add	x10, x24, x10
  4041b4:	ror	x5, x5, #24
  4041b8:	add	x9, x18, x9
  4041bc:	add	x11, x11, x6
  4041c0:	add	x9, x9, x7
  4041c4:	add	x10, x10, x5
  4041c8:	eor	x2, x12, x2
  4041cc:	eor	x3, x9, x3
  4041d0:	eor	x1, x11, x1
  4041d4:	eor	x4, x10, x4
  4041d8:	ror	x2, x2, #16
  4041dc:	add	x14, x14, x2
  4041e0:	ror	x3, x3, #16
  4041e4:	ror	x1, x1, #16
  4041e8:	add	x15, x15, x3
  4041ec:	ror	x4, x4, #16
  4041f0:	add	x16, x16, x1
  4041f4:	add	x13, x13, x4
  4041f8:	eor	x8, x14, x8
  4041fc:	eor	x7, x15, x7
  404200:	eor	x6, x16, x6
  404204:	eor	x5, x13, x5
  404208:	add	x9, x19, x9
  40420c:	ror	x8, x8, #63
  404210:	add	x9, x9, x8
  404214:	add	x12, x21, x12
  404218:	ror	x7, x7, #63
  40421c:	add	x11, x26, x11
  404220:	ror	x6, x6, #63
  404224:	add	x10, x23, x10
  404228:	ror	x5, x5, #63
  40422c:	add	x12, x12, x6
  404230:	add	x11, x11, x5
  404234:	add	x10, x10, x7
  404238:	eor	x4, x9, x4
  40423c:	eor	x3, x12, x3
  404240:	eor	x2, x11, x2
  404244:	eor	x1, x10, x1
  404248:	add	x9, x0, x9
  40424c:	ldr	x0, [sp, #136]
  404250:	ror	x4, x4, #32
  404254:	add	x16, x16, x4
  404258:	ror	x3, x3, #32
  40425c:	ror	x2, x2, #32
  404260:	add	x13, x13, x3
  404264:	ror	x1, x1, #32
  404268:	add	x15, x15, x2
  40426c:	add	x14, x14, x1
  404270:	eor	x8, x16, x8
  404274:	add	x12, x0, x12
  404278:	ldr	x0, [sp, #128]
  40427c:	eor	x6, x13, x6
  404280:	eor	x5, x15, x5
  404284:	eor	x7, x14, x7
  404288:	ror	x8, x8, #24
  40428c:	add	x9, x9, x8
  404290:	ror	x6, x6, #24
  404294:	ror	x5, x5, #24
  404298:	add	x11, x0, x11
  40429c:	ror	x7, x7, #24
  4042a0:	add	x10, x30, x10
  4042a4:	add	x12, x12, x6
  4042a8:	add	x10, x10, x7
  4042ac:	add	x11, x11, x5
  4042b0:	eor	x4, x9, x4
  4042b4:	eor	x1, x10, x1
  4042b8:	eor	x3, x12, x3
  4042bc:	eor	x2, x11, x2
  4042c0:	ldr	x0, [sp, #168]
  4042c4:	ror	x4, x4, #16
  4042c8:	add	x16, x16, x4
  4042cc:	ror	x1, x1, #16
  4042d0:	ror	x3, x3, #16
  4042d4:	add	x14, x14, x1
  4042d8:	ror	x2, x2, #16
  4042dc:	add	x13, x13, x3
  4042e0:	add	x15, x15, x2
  4042e4:	eor	x8, x16, x8
  4042e8:	add	x12, x0, x12
  4042ec:	ldr	x0, [sp, #136]
  4042f0:	eor	x7, x14, x7
  4042f4:	eor	x6, x13, x6
  4042f8:	eor	x5, x15, x5
  4042fc:	add	x9, x25, x9
  404300:	ror	x8, x8, #63
  404304:	add	x12, x12, x8
  404308:	ror	x7, x7, #63
  40430c:	ror	x6, x6, #63
  404310:	add	x11, x17, x11
  404314:	ror	x5, x5, #63
  404318:	add	x10, x0, x10
  40431c:	add	x9, x9, x7
  404320:	add	x11, x11, x6
  404324:	add	x10, x10, x5
  404328:	eor	x2, x12, x2
  40432c:	eor	x3, x9, x3
  404330:	eor	x1, x11, x1
  404334:	eor	x4, x10, x4
  404338:	ror	x2, x2, #32
  40433c:	add	x14, x14, x2
  404340:	ror	x3, x3, #32
  404344:	ror	x1, x1, #32
  404348:	add	x16, x16, x1
  40434c:	ror	x4, x4, #32
  404350:	add	x15, x15, x3
  404354:	add	x13, x13, x4
  404358:	eor	x8, x14, x8
  40435c:	eor	x6, x16, x6
  404360:	eor	x7, x15, x7
  404364:	eor	x5, x13, x5
  404368:	add	x12, x27, x12
  40436c:	ror	x8, x8, #24
  404370:	add	x12, x12, x8
  404374:	ror	x6, x6, #24
  404378:	ror	x7, x7, #24
  40437c:	add	x10, x26, x10
  404380:	ror	x5, x5, #24
  404384:	add	x9, x30, x9
  404388:	add	x11, x20, x11
  40438c:	add	x9, x9, x7
  404390:	add	x11, x11, x6
  404394:	add	x10, x10, x5
  404398:	eor	x2, x12, x2
  40439c:	eor	x3, x9, x3
  4043a0:	eor	x1, x11, x1
  4043a4:	eor	x4, x10, x4
  4043a8:	ror	x2, x2, #16
  4043ac:	add	x14, x14, x2
  4043b0:	ror	x3, x3, #16
  4043b4:	ror	x1, x1, #16
  4043b8:	add	x15, x15, x3
  4043bc:	ror	x4, x4, #16
  4043c0:	add	x16, x16, x1
  4043c4:	add	x13, x13, x4
  4043c8:	eor	x8, x14, x8
  4043cc:	eor	x7, x15, x7
  4043d0:	ldr	x0, [sp, #128]
  4043d4:	eor	x6, x16, x6
  4043d8:	eor	x5, x13, x5
  4043dc:	ror	x8, x8, #63
  4043e0:	add	x9, x18, x9
  4043e4:	ror	x7, x7, #63
  4043e8:	add	x9, x9, x8
  4043ec:	ror	x6, x6, #63
  4043f0:	add	x10, x0, x10
  4043f4:	ror	x5, x5, #63
  4043f8:	add	x11, x23, x11
  4043fc:	add	x12, x22, x12
  404400:	add	x12, x12, x6
  404404:	add	x11, x11, x5
  404408:	add	x10, x10, x7
  40440c:	eor	x4, x9, x4
  404410:	eor	x3, x12, x3
  404414:	eor	x2, x11, x2
  404418:	eor	x1, x10, x1
  40441c:	ror	x4, x4, #32
  404420:	add	x16, x16, x4
  404424:	ror	x3, x3, #32
  404428:	ror	x2, x2, #32
  40442c:	add	x13, x13, x3
  404430:	ror	x1, x1, #32
  404434:	add	x15, x15, x2
  404438:	add	x14, x14, x1
  40443c:	eor	x8, x16, x8
  404440:	eor	x6, x13, x6
  404444:	eor	x5, x15, x5
  404448:	eor	x7, x14, x7
  40444c:	add	x9, x19, x9
  404450:	ror	x8, x8, #24
  404454:	add	x9, x9, x8
  404458:	ror	x6, x6, #24
  40445c:	add	x11, x21, x11
  404460:	ror	x5, x5, #24
  404464:	add	x12, x28, x12
  404468:	ror	x7, x7, #24
  40446c:	add	x10, x24, x10
  404470:	add	x12, x12, x6
  404474:	add	x11, x11, x5
  404478:	add	x10, x10, x7
  40447c:	eor	x4, x9, x4
  404480:	eor	x3, x12, x3
  404484:	eor	x2, x11, x2
  404488:	eor	x1, x10, x1
  40448c:	ror	x4, x4, #16
  404490:	add	x16, x16, x4
  404494:	ror	x3, x3, #16
  404498:	ror	x2, x2, #16
  40449c:	add	x13, x13, x3
  4044a0:	ror	x1, x1, #16
  4044a4:	add	x15, x15, x2
  4044a8:	add	x14, x14, x1
  4044ac:	eor	x8, x16, x8
  4044b0:	eor	x6, x13, x6
  4044b4:	eor	x5, x15, x5
  4044b8:	eor	x7, x14, x7
  4044bc:	add	x12, x27, x12
  4044c0:	ror	x8, x8, #63
  4044c4:	add	x12, x12, x8
  4044c8:	ror	x6, x6, #63
  4044cc:	add	x9, x21, x9
  4044d0:	ror	x5, x5, #63
  4044d4:	add	x11, x30, x11
  4044d8:	ror	x7, x7, #63
  4044dc:	add	x10, x19, x10
  4044e0:	add	x11, x11, x6
  4044e4:	add	x9, x9, x7
  4044e8:	add	x10, x10, x5
  4044ec:	eor	x2, x12, x2
  4044f0:	eor	x1, x11, x1
  4044f4:	eor	x3, x9, x3
  4044f8:	eor	x4, x10, x4
  4044fc:	ror	x2, x2, #32
  404500:	add	x14, x14, x2
  404504:	ror	x1, x1, #32
  404508:	ror	x3, x3, #32
  40450c:	add	x16, x16, x1
  404510:	ror	x4, x4, #32
  404514:	add	x15, x15, x3
  404518:	add	x13, x13, x4
  40451c:	eor	x8, x14, x8
  404520:	eor	x6, x16, x6
  404524:	ldr	x0, [sp, #136]
  404528:	eor	x7, x15, x7
  40452c:	eor	x5, x13, x5
  404530:	add	x12, x26, x12
  404534:	ror	x8, x8, #24
  404538:	add	x12, x12, x8
  40453c:	ror	x6, x6, #24
  404540:	ror	x7, x7, #24
  404544:	add	x11, x0, x11
  404548:	ror	x5, x5, #24
  40454c:	add	x9, x22, x9
  404550:	add	x10, x23, x10
  404554:	add	x9, x9, x7
  404558:	add	x10, x10, x5
  40455c:	add	x11, x11, x6
  404560:	eor	x2, x12, x2
  404564:	eor	x3, x9, x3
  404568:	eor	x4, x10, x4
  40456c:	eor	x1, x11, x1
  404570:	ror	x2, x2, #16
  404574:	add	x14, x14, x2
  404578:	ror	x3, x3, #16
  40457c:	ror	x4, x4, #16
  404580:	add	x15, x15, x3
  404584:	ror	x1, x1, #16
  404588:	add	x13, x13, x4
  40458c:	add	x16, x16, x1
  404590:	eor	x8, x14, x8
  404594:	eor	x7, x15, x7
  404598:	eor	x5, x13, x5
  40459c:	eor	x6, x16, x6
  4045a0:	add	x9, x17, x9
  4045a4:	ror	x8, x8, #63
  4045a8:	add	x9, x9, x8
  4045ac:	add	x12, x25, x12
  4045b0:	ror	x7, x7, #63
  4045b4:	ror	x5, x5, #63
  4045b8:	add	x10, x24, x10
  4045bc:	ror	x6, x6, #63
  4045c0:	add	x11, x20, x11
  4045c4:	add	x10, x10, x7
  4045c8:	add	x12, x12, x6
  4045cc:	add	x11, x11, x5
  4045d0:	eor	x4, x9, x4
  4045d4:	eor	x3, x12, x3
  4045d8:	eor	x2, x11, x2
  4045dc:	eor	x1, x10, x1
  4045e0:	ldr	x0, [sp, #128]
  4045e4:	ror	x4, x4, #32
  4045e8:	add	x16, x16, x4
  4045ec:	ror	x3, x3, #32
  4045f0:	ror	x2, x2, #32
  4045f4:	add	x13, x13, x3
  4045f8:	ror	x1, x1, #32
  4045fc:	add	x15, x15, x2
  404600:	add	x14, x14, x1
  404604:	eor	x8, x16, x8
  404608:	add	x9, x0, x9
  40460c:	ldr	x0, [sp, #168]
  404610:	eor	x6, x13, x6
  404614:	eor	x5, x15, x5
  404618:	eor	x7, x14, x7
  40461c:	ror	x8, x8, #24
  404620:	add	x9, x9, x8
  404624:	ror	x6, x6, #24
  404628:	ror	x5, x5, #24
  40462c:	add	x12, x0, x12
  404630:	ror	x7, x7, #24
  404634:	add	x11, x28, x11
  404638:	add	x10, x18, x10
  40463c:	add	x11, x11, x5
  404640:	add	x10, x10, x7
  404644:	add	x12, x12, x6
  404648:	eor	x4, x9, x4
  40464c:	eor	x2, x11, x2
  404650:	eor	x1, x10, x1
  404654:	eor	x3, x12, x3
  404658:	ror	x4, x4, #16
  40465c:	add	x16, x16, x4
  404660:	ror	x2, x2, #16
  404664:	ror	x1, x1, #16
  404668:	add	x15, x15, x2
  40466c:	ror	x3, x3, #16
  404670:	add	x14, x14, x1
  404674:	add	x13, x13, x3
  404678:	eor	x8, x16, x8
  40467c:	eor	x5, x15, x5
  404680:	eor	x7, x14, x7
  404684:	eor	x6, x13, x6
  404688:	add	x12, x23, x12
  40468c:	ror	x8, x8, #63
  404690:	add	x12, x12, x8
  404694:	ror	x5, x5, #63
  404698:	ror	x7, x7, #63
  40469c:	add	x11, x0, x11
  4046a0:	ror	x6, x6, #63
  4046a4:	add	x10, x20, x10
  4046a8:	add	x9, x24, x9
  4046ac:	add	x10, x10, x5
  4046b0:	add	x9, x9, x7
  4046b4:	add	x11, x11, x6
  4046b8:	eor	x2, x12, x2
  4046bc:	eor	x4, x10, x4
  4046c0:	eor	x1, x11, x1
  4046c4:	eor	x3, x9, x3
  4046c8:	ror	x2, x2, #32
  4046cc:	add	x14, x14, x2
  4046d0:	ror	x4, x4, #32
  4046d4:	ror	x1, x1, #32
  4046d8:	add	x16, x16, x1
  4046dc:	ror	x3, x3, #32
  4046e0:	add	x15, x15, x3
  4046e4:	add	x13, x13, x4
  4046e8:	eor	x8, x14, x8
  4046ec:	eor	x6, x16, x6
  4046f0:	ldr	x0, [sp, #128]
  4046f4:	eor	x7, x15, x7
  4046f8:	eor	x5, x13, x5
  4046fc:	ror	x8, x8, #24
  404700:	add	x12, x28, x12
  404704:	ror	x6, x6, #24
  404708:	add	x12, x12, x8
  40470c:	ror	x7, x7, #24
  404710:	add	x11, x21, x11
  404714:	ror	x5, x5, #24
  404718:	add	x9, x0, x9
  40471c:	add	x10, x18, x10
  404720:	add	x11, x11, x6
  404724:	add	x10, x10, x5
  404728:	add	x9, x9, x7
  40472c:	eor	x2, x12, x2
  404730:	eor	x1, x11, x1
  404734:	eor	x4, x10, x4
  404738:	eor	x3, x9, x3
  40473c:	ror	x2, x2, #16
  404740:	add	x14, x14, x2
  404744:	ror	x1, x1, #16
  404748:	ror	x4, x4, #16
  40474c:	add	x16, x16, x1
  404750:	ror	x3, x3, #16
  404754:	add	x13, x13, x4
  404758:	add	x15, x15, x3
  40475c:	eor	x8, x14, x8
  404760:	eor	x6, x16, x6
  404764:	ldr	x0, [sp, #136]
  404768:	eor	x5, x13, x5
  40476c:	eor	x7, x15, x7
  404770:	ror	x8, x8, #63
  404774:	add	x9, x22, x9
  404778:	add	x12, x26, x12
  40477c:	add	x9, x9, x8
  404780:	ror	x6, x6, #63
  404784:	add	x10, x25, x10
  404788:	ror	x5, x5, #63
  40478c:	add	x11, x0, x11
  404790:	ror	x7, x7, #63
  404794:	add	x12, x12, x6
  404798:	add	x10, x10, x7
  40479c:	add	x11, x11, x5
  4047a0:	eor	x4, x9, x4
  4047a4:	eor	x3, x12, x3
  4047a8:	eor	x1, x10, x1
  4047ac:	eor	x2, x11, x2
  4047b0:	ror	x4, x4, #32
  4047b4:	add	x16, x16, x4
  4047b8:	ror	x3, x3, #32
  4047bc:	ror	x1, x1, #32
  4047c0:	add	x13, x13, x3
  4047c4:	ror	x2, x2, #32
  4047c8:	add	x14, x14, x1
  4047cc:	add	x15, x15, x2
  4047d0:	eor	x8, x16, x8
  4047d4:	eor	x6, x13, x6
  4047d8:	eor	x7, x14, x7
  4047dc:	eor	x5, x15, x5
  4047e0:	add	x9, x30, x9
  4047e4:	ror	x8, x8, #24
  4047e8:	add	x9, x9, x8
  4047ec:	ror	x6, x6, #24
  4047f0:	ror	x7, x7, #24
  4047f4:	add	x11, x17, x11
  4047f8:	ror	x5, x5, #24
  4047fc:	add	x12, x27, x12
  404800:	add	x10, x19, x10
  404804:	add	x12, x12, x6
  404808:	add	x10, x10, x7
  40480c:	add	x11, x11, x5
  404810:	eor	x4, x9, x4
  404814:	eor	x3, x12, x3
  404818:	eor	x1, x10, x1
  40481c:	eor	x2, x11, x2
  404820:	ror	x4, x4, #16
  404824:	add	x16, x16, x4
  404828:	ror	x3, x3, #16
  40482c:	ror	x1, x1, #16
  404830:	ror	x2, x2, #16
  404834:	ldr	x0, [sp, #128]
  404838:	add	x13, x13, x3
  40483c:	add	x14, x14, x1
  404840:	add	x15, x15, x2
  404844:	eor	x8, x16, x8
  404848:	eor	x6, x13, x6
  40484c:	eor	x7, x14, x7
  404850:	eor	x5, x15, x5
  404854:	add	x12, x0, x12
  404858:	ror	x8, x8, #63
  40485c:	add	x12, x12, x8
  404860:	ror	x6, x6, #63
  404864:	add	x10, x21, x10
  404868:	ror	x7, x7, #63
  40486c:	add	x9, x19, x9
  404870:	ror	x5, x5, #63
  404874:	add	x11, x28, x11
  404878:	add	x9, x9, x7
  40487c:	add	x11, x11, x6
  404880:	add	x10, x10, x5
  404884:	eor	x2, x12, x2
  404888:	eor	x3, x9, x3
  40488c:	eor	x1, x11, x1
  404890:	eor	x4, x10, x4
  404894:	ldr	x0, [sp, #136]
  404898:	ror	x2, x2, #32
  40489c:	add	x14, x14, x2
  4048a0:	ror	x3, x3, #32
  4048a4:	ror	x1, x1, #32
  4048a8:	add	x16, x16, x1
  4048ac:	ror	x4, x4, #32
  4048b0:	add	x15, x15, x3
  4048b4:	add	x13, x13, x4
  4048b8:	eor	x8, x14, x8
  4048bc:	add	x12, x0, x12
  4048c0:	ldr	x0, [sp, #168]
  4048c4:	eor	x6, x16, x6
  4048c8:	eor	x7, x15, x7
  4048cc:	eor	x5, x13, x5
  4048d0:	ror	x8, x8, #24
  4048d4:	add	x12, x12, x8
  4048d8:	ror	x6, x6, #24
  4048dc:	ror	x7, x7, #24
  4048e0:	add	x10, x0, x10
  4048e4:	ror	x5, x5, #24
  4048e8:	add	x9, x20, x9
  4048ec:	add	x11, x18, x11
  4048f0:	add	x9, x9, x7
  4048f4:	add	x11, x11, x6
  4048f8:	add	x10, x10, x5
  4048fc:	eor	x2, x12, x2
  404900:	eor	x3, x9, x3
  404904:	eor	x1, x11, x1
  404908:	eor	x4, x10, x4
  40490c:	ror	x2, x2, #16
  404910:	add	x14, x14, x2
  404914:	ror	x3, x3, #16
  404918:	ror	x1, x1, #16
  40491c:	add	x15, x15, x3
  404920:	ror	x4, x4, #16
  404924:	add	x16, x16, x1
  404928:	add	x13, x13, x4
  40492c:	eor	x8, x14, x8
  404930:	eor	x7, x15, x7
  404934:	eor	x6, x16, x6
  404938:	eor	x5, x13, x5
  40493c:	add	x9, x23, x9
  404940:	ror	x8, x8, #63
  404944:	add	x9, x9, x8
  404948:	ror	x7, x7, #63
  40494c:	add	x11, x17, x11
  404950:	ror	x6, x6, #63
  404954:	add	x12, x24, x12
  404958:	ror	x5, x5, #63
  40495c:	add	x10, x27, x10
  404960:	add	x12, x12, x6
  404964:	add	x11, x11, x5
  404968:	add	x10, x10, x7
  40496c:	eor	x4, x9, x4
  404970:	eor	x3, x12, x3
  404974:	eor	x2, x11, x2
  404978:	eor	x1, x10, x1
  40497c:	ror	x4, x4, #32
  404980:	add	x16, x16, x4
  404984:	ror	x3, x3, #32
  404988:	ror	x2, x2, #32
  40498c:	add	x13, x13, x3
  404990:	ror	x1, x1, #32
  404994:	add	x15, x15, x2
  404998:	add	x14, x14, x1
  40499c:	eor	x8, x16, x8
  4049a0:	eor	x6, x13, x6
  4049a4:	eor	x5, x15, x5
  4049a8:	eor	x7, x14, x7
  4049ac:	add	x9, x26, x9
  4049b0:	ror	x8, x8, #24
  4049b4:	add	x9, x9, x8
  4049b8:	ror	x6, x6, #24
  4049bc:	add	x11, x25, x11
  4049c0:	ror	x5, x5, #24
  4049c4:	add	x12, x30, x12
  4049c8:	ror	x7, x7, #24
  4049cc:	add	x10, x22, x10
  4049d0:	add	x12, x12, x6
  4049d4:	add	x11, x11, x5
  4049d8:	add	x10, x10, x7
  4049dc:	eor	x4, x9, x4
  4049e0:	eor	x3, x12, x3
  4049e4:	eor	x2, x11, x2
  4049e8:	eor	x1, x10, x1
  4049ec:	ror	x4, x4, #16
  4049f0:	add	x16, x16, x4
  4049f4:	ror	x3, x3, #16
  4049f8:	ror	x2, x2, #16
  4049fc:	add	x13, x13, x3
  404a00:	ror	x1, x1, #16
  404a04:	add	x15, x15, x2
  404a08:	add	x14, x14, x1
  404a0c:	eor	x8, x16, x8
  404a10:	eor	x6, x13, x6
  404a14:	eor	x5, x15, x5
  404a18:	eor	x7, x14, x7
  404a1c:	add	x12, x28, x12
  404a20:	ror	x8, x8, #63
  404a24:	add	x12, x12, x8
  404a28:	ror	x6, x6, #63
  404a2c:	add	x11, x26, x11
  404a30:	ror	x5, x5, #63
  404a34:	add	x10, x25, x10
  404a38:	ror	x7, x7, #63
  404a3c:	add	x9, x27, x9
  404a40:	add	x11, x11, x6
  404a44:	add	x9, x9, x7
  404a48:	add	x10, x10, x5
  404a4c:	eor	x2, x12, x2
  404a50:	eor	x1, x11, x1
  404a54:	eor	x3, x9, x3
  404a58:	eor	x4, x10, x4
  404a5c:	ror	x2, x2, #32
  404a60:	add	x14, x14, x2
  404a64:	ror	x1, x1, #32
  404a68:	ror	x3, x3, #32
  404a6c:	add	x16, x16, x1
  404a70:	ror	x4, x4, #32
  404a74:	add	x15, x15, x3
  404a78:	add	x13, x13, x4
  404a7c:	eor	x8, x14, x8
  404a80:	eor	x6, x16, x6
  404a84:	eor	x7, x15, x7
  404a88:	eor	x5, x13, x5
  404a8c:	add	x12, x23, x12
  404a90:	ror	x8, x8, #24
  404a94:	add	x12, x12, x8
  404a98:	ror	x6, x6, #24
  404a9c:	ror	x7, x7, #24
  404aa0:	add	x10, x21, x10
  404aa4:	ror	x5, x5, #24
  404aa8:	add	x9, x24, x9
  404aac:	add	x11, x22, x11
  404ab0:	add	x9, x9, x7
  404ab4:	add	x11, x11, x6
  404ab8:	add	x10, x10, x5
  404abc:	eor	x2, x12, x2
  404ac0:	eor	x3, x9, x3
  404ac4:	eor	x1, x11, x1
  404ac8:	eor	x4, x10, x4
  404acc:	ror	x21, x2, #16
  404ad0:	add	x14, x14, x21
  404ad4:	ror	x26, x3, #16
  404ad8:	ror	x25, x1, #16
  404adc:	add	x15, x15, x26
  404ae0:	ror	x4, x4, #16
  404ae4:	add	x16, x16, x25
  404ae8:	add	x13, x13, x4
  404aec:	eor	x8, x14, x8
  404af0:	eor	x7, x15, x7
  404af4:	eor	x6, x16, x6
  404af8:	eor	x5, x13, x5
  404afc:	add	x9, x20, x9
  404b00:	ror	x8, x8, #63
  404b04:	ldr	x0, [sp, #128]
  404b08:	add	x9, x9, x8
  404b0c:	ror	x7, x7, #63
  404b10:	ror	x6, x6, #63
  404b14:	add	x1, x19, x12
  404b18:	ror	x5, x5, #63
  404b1c:	add	x3, x30, x11
  404b20:	add	x2, x18, x10
  404b24:	add	x1, x1, x6
  404b28:	add	x3, x3, x5
  404b2c:	add	x2, x2, x7
  404b30:	eor	x4, x9, x4
  404b34:	eor	x26, x1, x26
  404b38:	eor	x21, x3, x21
  404b3c:	eor	x25, x2, x25
  404b40:	add	x1, x0, x1
  404b44:	ldr	x0, [sp, #168]
  404b48:	ror	x4, x4, #32
  404b4c:	add	x16, x16, x4
  404b50:	ror	x26, x26, #32
  404b54:	ror	x21, x21, #32
  404b58:	add	x13, x13, x26
  404b5c:	ror	x25, x25, #32
  404b60:	add	x15, x15, x21
  404b64:	add	x14, x14, x25
  404b68:	eor	x8, x16, x8
  404b6c:	add	x3, x0, x3
  404b70:	ldr	x0, [sp, #136]
  404b74:	eor	x6, x13, x6
  404b78:	eor	x5, x15, x5
  404b7c:	eor	x7, x14, x7
  404b80:	add	x17, x17, x9
  404b84:	ror	x8, x8, #24
  404b88:	add	x17, x17, x8
  404b8c:	ror	x6, x6, #24
  404b90:	ror	x5, x5, #24
  404b94:	add	x2, x0, x2
  404b98:	ror	x7, x7, #24
  404b9c:	add	x1, x1, x6
  404ba0:	add	x3, x3, x5
  404ba4:	add	x2, x2, x7
  404ba8:	eor	x4, x17, x4
  404bac:	eor	x26, x1, x26
  404bb0:	eor	x21, x3, x21
  404bb4:	eor	x25, x2, x25
  404bb8:	ror	x4, x4, #16
  404bbc:	add	x16, x16, x4
  404bc0:	ror	x26, x26, #16
  404bc4:	ror	x21, x21, #16
  404bc8:	add	x13, x13, x26
  404bcc:	ror	x25, x25, #16
  404bd0:	add	x15, x15, x21
  404bd4:	add	x14, x14, x25
  404bd8:	eor	x8, x16, x8
  404bdc:	eor	x6, x13, x6
  404be0:	eor	x5, x15, x5
  404be4:	eor	x7, x14, x7
  404be8:	str	x1, [sp, #248]
  404bec:	ror	x8, x8, #63
  404bf0:	str	x8, [sp, #280]
  404bf4:	ror	x6, x6, #63
  404bf8:	str	x16, [sp, #320]
  404bfc:	ror	x5, x5, #63
  404c00:	str	x26, [sp, #336]
  404c04:	ror	x7, x7, #63
  404c08:	str	x4, [sp, #360]
  404c0c:	mov	x1, #0x0                   	// #0
  404c10:	stp	x3, x2, [sp, #256]
  404c14:	str	x7, [sp, #272]
  404c18:	stp	x6, x5, [sp, #288]
  404c1c:	stp	x15, x14, [sp, #304]
  404c20:	str	x13, [sp, #328]
  404c24:	stp	x21, x25, [sp, #344]
  404c28:	ldr	x0, [sp, #104]
  404c2c:	b	404c34 <ferror@plt+0x32f4>
  404c30:	ldr	x17, [x3, #8]
  404c34:	add	x2, sp, #0xf0
  404c38:	add	x3, x2, x1
  404c3c:	cmp	x1, #0x38
  404c40:	ldr	x2, [x0, x1]
  404c44:	ldr	x4, [x3, #64]
  404c48:	eor	x2, x2, x4
  404c4c:	eor	x2, x2, x17
  404c50:	str	x2, [x0, x1]
  404c54:	add	x1, x1, #0x8
  404c58:	b.ne	404c30 <ferror@plt+0x32f0>  // b.any
  404c5c:	ldp	x19, x20, [sp, #16]
  404c60:	ldp	x21, x22, [sp, #32]
  404c64:	ldp	x23, x24, [sp, #48]
  404c68:	ldp	x25, x26, [sp, #64]
  404c6c:	ldp	x27, x28, [sp, #80]
  404c70:	ldp	x29, x30, [sp], #368
  404c74:	ret
  404c78:	stp	x29, x30, [sp, #-64]!
  404c7c:	mov	x29, sp
  404c80:	stp	x23, x24, [sp, #48]
  404c84:	add	x23, x0, #0x60
  404c88:	ldr	x24, [x0, #224]
  404c8c:	stp	x19, x20, [sp, #16]
  404c90:	mov	x19, x0
  404c94:	stp	x21, x22, [sp, #32]
  404c98:	mov	x21, x2
  404c9c:	mov	x2, #0x80                  	// #128
  404ca0:	sub	x2, x2, x24
  404ca4:	mov	x22, x1
  404ca8:	add	x0, x23, x24
  404cac:	cmp	x2, x21
  404cb0:	b.cc	404ce0 <ferror@plt+0x33a0>  // b.lo, b.ul, b.last
  404cb4:	mov	x1, x22
  404cb8:	mov	x2, x21
  404cbc:	bl	4015a0 <memcpy@plt>
  404cc0:	ldr	x2, [x19, #224]
  404cc4:	ldp	x23, x24, [sp, #48]
  404cc8:	add	x21, x2, x21
  404ccc:	str	x21, [x19, #224]
  404cd0:	ldp	x19, x20, [sp, #16]
  404cd4:	ldp	x21, x22, [sp, #32]
  404cd8:	ldp	x29, x30, [sp], #64
  404cdc:	ret
  404ce0:	str	xzr, [x19, #224]
  404ce4:	add	x20, x1, x2
  404ce8:	sub	x21, x21, #0x80
  404cec:	bl	4015a0 <memcpy@plt>
  404cf0:	add	x21, x24, x21
  404cf4:	ldp	x0, x2, [x19, #64]
  404cf8:	mov	x1, x23
  404cfc:	add	x0, x0, #0x80
  404d00:	str	x0, [x19, #64]
  404d04:	cmp	x0, #0x7f
  404d08:	cinc	x0, x2, ls  // ls = plast
  404d0c:	str	x0, [x19, #72]
  404d10:	mov	x0, x19
  404d14:	bl	403540 <ferror@plt+0x1c00>
  404d18:	cmp	x21, #0x80
  404d1c:	b.ls	404d74 <ferror@plt+0x3434>  // b.plast
  404d20:	sub	x24, x21, #0x81
  404d24:	lsr	x24, x24, #7
  404d28:	add	x22, x24, #0x1
  404d2c:	add	x22, x20, x22, lsl #7
  404d30:	ldp	x0, x3, [x19, #64]
  404d34:	mov	x1, x20
  404d38:	add	x20, x20, #0x80
  404d3c:	add	x0, x0, #0x80
  404d40:	str	x0, [x19, #64]
  404d44:	cmp	x0, #0x7f
  404d48:	cinc	x0, x3, ls  // ls = plast
  404d4c:	str	x0, [x19, #72]
  404d50:	mov	x0, x19
  404d54:	bl	403540 <ferror@plt+0x1c00>
  404d58:	cmp	x22, x20
  404d5c:	b.ne	404d30 <ferror@plt+0x33f0>  // b.any
  404d60:	ldr	x0, [x19, #224]
  404d64:	sub	x21, x21, #0x80
  404d68:	sub	x21, x21, x24, lsl #7
  404d6c:	add	x0, x23, x0
  404d70:	b	404cb4 <ferror@plt+0x3374>
  404d74:	ldr	x0, [x19, #224]
  404d78:	mov	x22, x20
  404d7c:	add	x0, x23, x0
  404d80:	b	404cb4 <ferror@plt+0x3374>
  404d84:	nop
  404d88:	mov	x4, x0
  404d8c:	mov	x5, #0xc908                	// #51464
  404d90:	mov	x12, #0xa73b                	// #42811
  404d94:	mov	x11, #0xf82b                	// #63531
  404d98:	mov	x10, #0x36f1                	// #14065
  404d9c:	mov	x9, #0x82d1                	// #33489
  404da0:	mov	x8, #0x6c1f                	// #27679
  404da4:	mov	x7, #0xbd6b                	// #48491
  404da8:	mov	x6, #0x2179                	// #8569
  404dac:	movk	x5, #0xf3bc, lsl #16
  404db0:	movk	x12, #0x84ca, lsl #16
  404db4:	movk	x11, #0xfe94, lsl #16
  404db8:	movk	x10, #0x5f1d, lsl #16
  404dbc:	movk	x9, #0xade6, lsl #16
  404dc0:	movk	x8, #0x2b3e, lsl #16
  404dc4:	movk	x7, #0xfb41, lsl #16
  404dc8:	movk	x6, #0x137e, lsl #16
  404dcc:	movk	x5, #0xe667, lsl #32
  404dd0:	movk	x12, #0xae85, lsl #32
  404dd4:	movk	x11, #0xf372, lsl #32
  404dd8:	movk	x10, #0xf53a, lsl #32
  404ddc:	movk	x9, #0x527f, lsl #32
  404de0:	movk	x8, #0x688c, lsl #32
  404de4:	movk	x7, #0xd9ab, lsl #32
  404de8:	movk	x6, #0xcd19, lsl #32
  404dec:	movk	x5, #0x6a09, lsl #48
  404df0:	movk	x12, #0xbb67, lsl #48
  404df4:	movk	x11, #0x3c6e, lsl #48
  404df8:	movk	x10, #0xa54f, lsl #48
  404dfc:	movk	x9, #0x510e, lsl #48
  404e00:	movk	x8, #0x9b05, lsl #48
  404e04:	movk	x7, #0x1f83, lsl #48
  404e08:	movk	x6, #0x5be0, lsl #48
  404e0c:	mov	x0, x5
  404e10:	mov	x2, #0x0                   	// #0
  404e14:	stp	x5, x12, [x4]
  404e18:	stp	x11, x10, [x4, #16]
  404e1c:	stp	x9, x8, [x4, #32]
  404e20:	stp	x7, x6, [x4, #48]
  404e24:	stp	xzr, xzr, [x4, #64]
  404e28:	stp	xzr, xzr, [x4, #80]
  404e2c:	stp	xzr, xzr, [x4, #96]
  404e30:	stp	xzr, xzr, [x4, #112]
  404e34:	stp	xzr, xzr, [x4, #128]
  404e38:	stp	xzr, xzr, [x4, #144]
  404e3c:	stp	xzr, xzr, [x4, #160]
  404e40:	stp	xzr, xzr, [x4, #176]
  404e44:	stp	xzr, xzr, [x4, #192]
  404e48:	stp	xzr, xzr, [x4, #208]
  404e4c:	stp	xzr, xzr, [x4, #224]
  404e50:	str	xzr, [x4, #240]
  404e54:	b	404e5c <ferror@plt+0x351c>
  404e58:	ldr	x0, [x4, x2, lsl #3]
  404e5c:	ldr	x3, [x1, x2, lsl #3]
  404e60:	eor	x3, x3, x0
  404e64:	str	x3, [x4, x2, lsl #3]
  404e68:	add	x2, x2, #0x1
  404e6c:	cmp	x2, #0x8
  404e70:	b.ne	404e58 <ferror@plt+0x3518>  // b.any
  404e74:	ldrb	w1, [x1]
  404e78:	mov	w0, #0x0                   	// #0
  404e7c:	str	x1, [x4, #232]
  404e80:	ret
  404e84:	nop
  404e88:	mov	x2, x1
  404e8c:	sub	x1, x1, #0x1
  404e90:	cmp	x1, #0x3f
  404e94:	b.hi	404ee0 <ferror@plt+0x35a0>  // b.pmore
  404e98:	stp	x29, x30, [sp, #-80]!
  404e9c:	mov	x4, #0x100                 	// #256
  404ea0:	movk	x4, #0x1, lsl #16
  404ea4:	add	x3, sp, #0x22
  404ea8:	mov	x29, sp
  404eac:	add	x1, sp, #0x10
  404eb0:	stur	xzr, [sp, #34]
  404eb4:	stp	xzr, xzr, [sp, #48]
  404eb8:	str	wzr, [x3, #8]
  404ebc:	strh	wzr, [x3, #12]
  404ec0:	strb	w2, [sp, #16]
  404ec4:	stur	x4, [sp, #17]
  404ec8:	stur	xzr, [sp, #25]
  404ecc:	strb	wzr, [sp, #33]
  404ed0:	stp	xzr, xzr, [sp, #64]
  404ed4:	bl	404d88 <ferror@plt+0x3448>
  404ed8:	ldp	x29, x30, [sp], #80
  404edc:	ret
  404ee0:	mov	w0, #0xffffffff            	// #-1
  404ee4:	ret
  404ee8:	mov	x4, x1
  404eec:	sub	x1, x1, #0x1
  404ef0:	cmp	x1, #0x3f
  404ef4:	b.hi	404fcc <ferror@plt+0x368c>  // b.pmore
  404ef8:	sub	x1, x3, #0x1
  404efc:	mov	x14, x2
  404f00:	cmp	x1, #0x3f
  404f04:	mov	x13, x3
  404f08:	ccmp	x2, #0x0, #0x4, ls  // ls = plast
  404f0c:	b.eq	404fcc <ferror@plt+0x368c>  // b.none
  404f10:	stp	x29, x30, [sp, #-224]!
  404f14:	mov	x3, #0x101                 	// #257
  404f18:	add	x2, sp, #0x32
  404f1c:	mov	x29, sp
  404f20:	add	x1, sp, #0x20
  404f24:	str	x19, [sp, #16]
  404f28:	mov	x19, x0
  404f2c:	stur	xzr, [sp, #50]
  404f30:	stp	xzr, xzr, [sp, #64]
  404f34:	str	wzr, [x2, #8]
  404f38:	strh	wzr, [x2, #12]
  404f3c:	strb	w4, [sp, #32]
  404f40:	strb	w13, [sp, #33]
  404f44:	stur	x3, [sp, #34]
  404f48:	stur	xzr, [sp, #42]
  404f4c:	stp	xzr, xzr, [sp, #80]
  404f50:	bl	404d88 <ferror@plt+0x3448>
  404f54:	tbnz	w0, #31, 404fc4 <ferror@plt+0x3684>
  404f58:	mov	x3, #0x80                  	// #128
  404f5c:	mov	x2, x13
  404f60:	mov	x1, x14
  404f64:	add	x0, sp, #0x60
  404f68:	stp	xzr, xzr, [sp, #96]
  404f6c:	stp	xzr, xzr, [sp, #112]
  404f70:	stp	xzr, xzr, [sp, #128]
  404f74:	stp	xzr, xzr, [sp, #144]
  404f78:	stp	xzr, xzr, [sp, #160]
  404f7c:	stp	xzr, xzr, [sp, #176]
  404f80:	stp	xzr, xzr, [sp, #192]
  404f84:	stp	xzr, xzr, [sp, #208]
  404f88:	bl	401670 <__memcpy_chk@plt>
  404f8c:	mov	x0, x19
  404f90:	add	x1, sp, #0x60
  404f94:	mov	x2, #0x80                  	// #128
  404f98:	bl	404c78 <ferror@plt+0x3338>
  404f9c:	adrp	x1, 41c000 <ferror@plt+0x1a6c0>
  404fa0:	add	x0, sp, #0x60
  404fa4:	mov	x2, #0x80                  	// #128
  404fa8:	ldr	x3, [x1, #504]
  404fac:	mov	w1, #0x0                   	// #0
  404fb0:	blr	x3
  404fb4:	mov	w0, #0x0                   	// #0
  404fb8:	ldr	x19, [sp, #16]
  404fbc:	ldp	x29, x30, [sp], #224
  404fc0:	ret
  404fc4:	mov	w0, #0xffffffff            	// #-1
  404fc8:	b	404fb8 <ferror@plt+0x3678>
  404fcc:	mov	w0, #0xffffffff            	// #-1
  404fd0:	ret
  404fd4:	nop
  404fd8:	cbz	x2, 404ff4 <ferror@plt+0x36b4>
  404fdc:	stp	x29, x30, [sp, #-16]!
  404fe0:	mov	x29, sp
  404fe4:	bl	404c78 <ferror@plt+0x3338>
  404fe8:	mov	w0, #0x0                   	// #0
  404fec:	ldp	x29, x30, [sp], #16
  404ff0:	ret
  404ff4:	mov	w0, #0x0                   	// #0
  404ff8:	ret
  404ffc:	nop
  405000:	stp	x29, x30, [sp, #-112]!
  405004:	mov	x29, sp
  405008:	stp	xzr, xzr, [sp, #48]
  40500c:	stp	xzr, xzr, [sp, #64]
  405010:	stp	xzr, xzr, [sp, #80]
  405014:	stp	xzr, xzr, [sp, #96]
  405018:	cbz	x1, 405134 <ferror@plt+0x37f4>
  40501c:	stp	x19, x20, [sp, #16]
  405020:	mov	x20, x0
  405024:	ldr	x0, [x0, #232]
  405028:	cmp	x0, x2
  40502c:	b.hi	405128 <ferror@plt+0x37e8>  // b.pmore
  405030:	ldr	x19, [x20, #80]
  405034:	cbnz	x19, 405128 <ferror@plt+0x37e8>
  405038:	stp	x21, x22, [sp, #32]
  40503c:	mov	x21, x1
  405040:	ldp	x1, x2, [x20, #64]
  405044:	ldr	x0, [x20, #224]
  405048:	ldrb	w3, [x20, #240]
  40504c:	adds	x1, x0, x1
  405050:	cinc	x2, x2, cs  // cs = hs, nlast
  405054:	stp	x1, x2, [x20, #64]
  405058:	cbnz	w3, 40511c <ferror@plt+0x37dc>
  40505c:	mov	x1, #0xffffffffffffffff    	// #-1
  405060:	mov	x2, #0x80                  	// #128
  405064:	sub	x2, x2, x0
  405068:	str	x1, [x20, #80]
  40506c:	add	x22, x20, #0x60
  405070:	mov	w1, #0x0                   	// #0
  405074:	add	x0, x22, x0
  405078:	bl	401700 <memset@plt>
  40507c:	mov	x1, x22
  405080:	mov	x0, x20
  405084:	bl	403540 <ferror@plt+0x1c00>
  405088:	add	x3, sp, #0x30
  40508c:	nop
  405090:	ldr	x2, [x20, x19, lsl #3]
  405094:	strb	w2, [x3]
  405098:	add	x19, x19, #0x1
  40509c:	add	x3, x3, #0x8
  4050a0:	cmp	x19, #0x8
  4050a4:	lsr	x8, x2, #8
  4050a8:	lsr	x7, x2, #16
  4050ac:	lsr	x6, x2, #24
  4050b0:	lsr	x5, x2, #32
  4050b4:	lsr	x4, x2, #40
  4050b8:	lsr	x0, x2, #48
  4050bc:	lsr	x2, x2, #56
  4050c0:	sturb	w8, [x3, #-7]
  4050c4:	sturb	w7, [x3, #-6]
  4050c8:	sturb	w6, [x3, #-5]
  4050cc:	sturb	w5, [x3, #-4]
  4050d0:	sturb	w4, [x3, #-3]
  4050d4:	sturb	w0, [x3, #-2]
  4050d8:	sturb	w2, [x3, #-1]
  4050dc:	b.ne	405090 <ferror@plt+0x3750>  // b.any
  4050e0:	ldr	x2, [x20, #232]
  4050e4:	mov	x0, x21
  4050e8:	add	x1, sp, #0x30
  4050ec:	bl	4015a0 <memcpy@plt>
  4050f0:	adrp	x1, 41c000 <ferror@plt+0x1a6c0>
  4050f4:	add	x0, sp, #0x30
  4050f8:	mov	x2, #0x40                  	// #64
  4050fc:	ldr	x3, [x1, #504]
  405100:	mov	w1, #0x0                   	// #0
  405104:	blr	x3
  405108:	ldp	x19, x20, [sp, #16]
  40510c:	mov	w0, #0x0                   	// #0
  405110:	ldp	x21, x22, [sp, #32]
  405114:	ldp	x29, x30, [sp], #112
  405118:	ret
  40511c:	mov	x1, #0xffffffffffffffff    	// #-1
  405120:	str	x1, [x20, #88]
  405124:	b	40505c <ferror@plt+0x371c>
  405128:	mov	w0, #0xffffffff            	// #-1
  40512c:	ldp	x19, x20, [sp, #16]
  405130:	b	405114 <ferror@plt+0x37d4>
  405134:	mov	w0, #0xffffffff            	// #-1
  405138:	b	405114 <ferror@plt+0x37d4>
  40513c:	nop
  405140:	cmp	x2, #0x0
  405144:	ccmp	x3, #0x0, #0x4, eq  // eq = none
  405148:	ccmp	x0, #0x0, #0x4, eq  // eq = none
  40514c:	b.eq	405214 <ferror@plt+0x38d4>  // b.none
  405150:	stp	x29, x30, [sp, #-320]!
  405154:	cmp	x4, #0x0
  405158:	ccmp	x5, #0x0, #0x4, eq  // eq = none
  40515c:	mov	x29, sp
  405160:	stp	x21, x22, [sp, #32]
  405164:	mov	x22, x2
  405168:	mov	x2, x4
  40516c:	b.ne	405200 <ferror@plt+0x38c0>  // b.any
  405170:	stp	x19, x20, [sp, #16]
  405174:	mov	x20, x0
  405178:	sub	x0, x1, #0x1
  40517c:	cmp	x0, #0x3f
  405180:	mov	x4, #0x40                  	// #64
  405184:	mov	x21, x1
  405188:	ccmp	x5, x4, #0x2, ls  // ls = plast
  40518c:	b.hi	405208 <ferror@plt+0x38c8>  // b.pmore
  405190:	str	x23, [sp, #48]
  405194:	mov	x19, x3
  405198:	add	x23, sp, #0x48
  40519c:	cbz	x5, 4051ec <ferror@plt+0x38ac>
  4051a0:	mov	x3, x5
  4051a4:	mov	x0, x23
  4051a8:	bl	404ee8 <ferror@plt+0x35a8>
  4051ac:	tbnz	w0, #31, 4051f8 <ferror@plt+0x38b8>
  4051b0:	cbz	x19, 4051c4 <ferror@plt+0x3884>
  4051b4:	mov	x2, x19
  4051b8:	mov	x1, x22
  4051bc:	mov	x0, x23
  4051c0:	bl	404c78 <ferror@plt+0x3338>
  4051c4:	mov	x1, x20
  4051c8:	mov	x0, x23
  4051cc:	mov	x2, x21
  4051d0:	bl	405000 <ferror@plt+0x36c0>
  4051d4:	ldp	x19, x20, [sp, #16]
  4051d8:	mov	w0, #0x0                   	// #0
  4051dc:	ldr	x23, [sp, #48]
  4051e0:	ldp	x21, x22, [sp, #32]
  4051e4:	ldp	x29, x30, [sp], #320
  4051e8:	ret
  4051ec:	mov	x0, x23
  4051f0:	bl	404e88 <ferror@plt+0x3548>
  4051f4:	tbz	w0, #31, 4051b0 <ferror@plt+0x3870>
  4051f8:	ldp	x19, x20, [sp, #16]
  4051fc:	ldr	x23, [sp, #48]
  405200:	mov	w0, #0xffffffff            	// #-1
  405204:	b	4051e0 <ferror@plt+0x38a0>
  405208:	mov	w0, #0xffffffff            	// #-1
  40520c:	ldp	x19, x20, [sp, #16]
  405210:	b	4051e0 <ferror@plt+0x38a0>
  405214:	mov	w0, #0xffffffff            	// #-1
  405218:	ret
  40521c:	nop
  405220:	b	405140 <ferror@plt+0x3800>
  405224:	nop
  405228:	stp	x29, x30, [sp, #-320]!
  40522c:	mov	x29, sp
  405230:	stp	x19, x20, [sp, #16]
  405234:	mov	x20, x0
  405238:	mov	x0, #0x8000                	// #32768
  40523c:	stp	x23, x24, [sp, #48]
  405240:	mov	x24, x1
  405244:	mov	x23, x2
  405248:	bl	4016b0 <malloc@plt>
  40524c:	cbz	x0, 405310 <ferror@plt+0x39d0>
  405250:	mov	x1, x23
  405254:	stp	x21, x22, [sp, #32]
  405258:	mov	x21, x0
  40525c:	mov	x22, #0x8000                	// #32768
  405260:	add	x0, sp, #0x48
  405264:	bl	404e88 <ferror@plt+0x3548>
  405268:	mov	x19, #0x0                   	// #0
  40526c:	b	40527c <ferror@plt+0x393c>
  405270:	cbz	x3, 4052b8 <ferror@plt+0x3978>
  405274:	bl	4017c0 <feof@plt>
  405278:	cbnz	w0, 4052c4 <ferror@plt+0x3984>
  40527c:	mov	x3, x20
  405280:	sub	x2, x22, x19
  405284:	add	x0, x21, x19
  405288:	mov	x1, #0x1                   	// #1
  40528c:	bl	401840 <fread@plt>
  405290:	mov	x3, x0
  405294:	add	x19, x19, x3
  405298:	mov	x0, x20
  40529c:	cmp	x19, #0x8, lsl #12
  4052a0:	b.ne	405270 <ferror@plt+0x3930>  // b.any
  4052a4:	mov	x2, x19
  4052a8:	mov	x1, x21
  4052ac:	add	x0, sp, #0x48
  4052b0:	bl	404fd8 <ferror@plt+0x3698>
  4052b4:	b	405268 <ferror@plt+0x3928>
  4052b8:	mov	w20, #0xffffffff            	// #-1
  4052bc:	bl	401940 <ferror@plt>
  4052c0:	cbnz	w0, 4052dc <ferror@plt+0x399c>
  4052c4:	cbnz	x19, 4052fc <ferror@plt+0x39bc>
  4052c8:	mov	x2, x23
  4052cc:	mov	x1, x24
  4052d0:	add	x0, sp, #0x48
  4052d4:	mov	w20, #0x0                   	// #0
  4052d8:	bl	405000 <ferror@plt+0x36c0>
  4052dc:	mov	x0, x21
  4052e0:	bl	401850 <free@plt>
  4052e4:	ldp	x21, x22, [sp, #32]
  4052e8:	mov	w0, w20
  4052ec:	ldp	x19, x20, [sp, #16]
  4052f0:	ldp	x23, x24, [sp, #48]
  4052f4:	ldp	x29, x30, [sp], #320
  4052f8:	ret
  4052fc:	mov	x2, x19
  405300:	mov	x1, x21
  405304:	add	x0, sp, #0x48
  405308:	bl	404fd8 <ferror@plt+0x3698>
  40530c:	b	4052c8 <ferror@plt+0x3988>
  405310:	mov	w20, #0xffffffff            	// #-1
  405314:	b	4052e8 <ferror@plt+0x39a8>
  405318:	mov	w0, #0x1                   	// #1
  40531c:	b	403178 <ferror@plt+0x1838>
  405320:	stp	x29, x30, [sp, #-96]!
  405324:	mov	x29, sp
  405328:	stp	x23, x24, [sp, #48]
  40532c:	mov	x24, x1
  405330:	stp	x21, x22, [sp, #32]
  405334:	mov	x21, x3
  405338:	stp	x25, x26, [sp, #64]
  40533c:	mov	x26, x2
  405340:	mov	x25, x0
  405344:	stp	x27, x28, [sp, #80]
  405348:	bl	4015e0 <strlen@plt>
  40534c:	ldr	x28, [x24]
  405350:	cbz	x28, 405440 <ferror@plt+0x3b00>
  405354:	mov	x22, x0
  405358:	mov	w27, #0x0                   	// #0
  40535c:	mov	x23, #0xffffffffffffffff    	// #-1
  405360:	stp	x19, x20, [sp, #16]
  405364:	mov	x20, x26
  405368:	mov	x19, #0x0                   	// #0
  40536c:	b	405390 <ferror@plt+0x3a50>
  405370:	cbz	x26, 405414 <ferror@plt+0x3ad4>
  405374:	bl	4017d0 <memcmp@plt>
  405378:	cmp	w0, #0x0
  40537c:	csinc	w27, w27, wzr, eq  // eq = none
  405380:	add	x19, x19, #0x1
  405384:	add	x20, x20, x21
  405388:	ldr	x28, [x24, x19, lsl #3]
  40538c:	cbz	x28, 4053e8 <ferror@plt+0x3aa8>
  405390:	mov	x1, x25
  405394:	mov	x2, x22
  405398:	mov	x0, x28
  40539c:	bl	4016c0 <strncmp@plt>
  4053a0:	mov	w1, w0
  4053a4:	mov	x0, x28
  4053a8:	cbnz	w1, 405380 <ferror@plt+0x3a40>
  4053ac:	bl	4015e0 <strlen@plt>
  4053b0:	mov	x3, x0
  4053b4:	mov	x2, x21
  4053b8:	madd	x0, x23, x21, x26
  4053bc:	mov	x1, x20
  4053c0:	cmp	x3, x22
  4053c4:	b.eq	40541c <ferror@plt+0x3adc>  // b.none
  4053c8:	cmn	x23, #0x1
  4053cc:	b.ne	405370 <ferror@plt+0x3a30>  // b.any
  4053d0:	mov	x23, x19
  4053d4:	add	x19, x19, #0x1
  4053d8:	add	x20, x20, x21
  4053dc:	ldr	x28, [x24, x19, lsl #3]
  4053e0:	cbnz	x28, 405390 <ferror@plt+0x3a50>
  4053e4:	nop
  4053e8:	ldp	x19, x20, [sp, #16]
  4053ec:	cmp	w27, #0x0
  4053f0:	mov	x0, #0xfffffffffffffffe    	// #-2
  4053f4:	csel	x23, x23, x0, eq  // eq = none
  4053f8:	mov	x0, x23
  4053fc:	ldp	x21, x22, [sp, #32]
  405400:	ldp	x23, x24, [sp, #48]
  405404:	ldp	x25, x26, [sp, #64]
  405408:	ldp	x27, x28, [sp, #80]
  40540c:	ldp	x29, x30, [sp], #96
  405410:	ret
  405414:	mov	w27, #0x1                   	// #1
  405418:	b	405380 <ferror@plt+0x3a40>
  40541c:	mov	x23, x19
  405420:	mov	x0, x23
  405424:	ldp	x19, x20, [sp, #16]
  405428:	ldp	x21, x22, [sp, #32]
  40542c:	ldp	x23, x24, [sp, #48]
  405430:	ldp	x25, x26, [sp, #64]
  405434:	ldp	x27, x28, [sp, #80]
  405438:	ldp	x29, x30, [sp], #96
  40543c:	ret
  405440:	mov	x23, #0xffffffffffffffff    	// #-1
  405444:	b	4053f8 <ferror@plt+0x3ab8>
  405448:	stp	x29, x30, [sp, #-48]!
  40544c:	cmn	x2, #0x1
  405450:	mov	x29, sp
  405454:	stp	x19, x20, [sp, #16]
  405458:	mov	x20, x0
  40545c:	str	x21, [sp, #32]
  405460:	mov	x21, x1
  405464:	b.eq	4054c4 <ferror@plt+0x3b84>  // b.none
  405468:	adrp	x1, 409000 <ferror@plt+0x76c0>
  40546c:	mov	w2, #0x5                   	// #5
  405470:	add	x1, x1, #0xef0
  405474:	mov	x0, #0x0                   	// #0
  405478:	bl	4018c0 <dcgettext@plt>
  40547c:	mov	x19, x0
  405480:	mov	x2, x21
  405484:	mov	w1, #0x8                   	// #8
  405488:	mov	w0, #0x0                   	// #0
  40548c:	bl	407150 <ferror@plt+0x5810>
  405490:	mov	x1, x20
  405494:	mov	x20, x0
  405498:	mov	w0, #0x1                   	// #1
  40549c:	bl	407410 <ferror@plt+0x5ad0>
  4054a0:	mov	x3, x20
  4054a4:	mov	x2, x19
  4054a8:	ldp	x19, x20, [sp, #16]
  4054ac:	mov	x4, x0
  4054b0:	ldr	x21, [sp, #32]
  4054b4:	mov	w1, #0x0                   	// #0
  4054b8:	ldp	x29, x30, [sp], #48
  4054bc:	mov	w0, #0x0                   	// #0
  4054c0:	b	401600 <error@plt>
  4054c4:	adrp	x1, 409000 <ferror@plt+0x76c0>
  4054c8:	mov	w2, #0x5                   	// #5
  4054cc:	add	x1, x1, #0xed0
  4054d0:	mov	x0, #0x0                   	// #0
  4054d4:	bl	4018c0 <dcgettext@plt>
  4054d8:	mov	x19, x0
  4054dc:	b	405480 <ferror@plt+0x3b40>
  4054e0:	stp	x29, x30, [sp, #-112]!
  4054e4:	mov	x29, sp
  4054e8:	stp	x27, x28, [sp, #80]
  4054ec:	adrp	x28, 41c000 <ferror@plt+0x1a6c0>
  4054f0:	stp	x19, x20, [sp, #16]
  4054f4:	mov	x20, x1
  4054f8:	adrp	x1, 409000 <ferror@plt+0x76c0>
  4054fc:	add	x1, x1, #0xf10
  405500:	stp	x21, x22, [sp, #32]
  405504:	mov	x22, x2
  405508:	mov	w2, #0x5                   	// #5
  40550c:	stp	x23, x24, [sp, #48]
  405510:	mov	x24, x0
  405514:	mov	x0, #0x0                   	// #0
  405518:	bl	4018c0 <dcgettext@plt>
  40551c:	ldr	x1, [x28, #632]
  405520:	bl	4018d0 <fputs_unlocked@plt>
  405524:	ldr	x21, [x24]
  405528:	cbz	x21, 4055a0 <ferror@plt+0x3c60>
  40552c:	adrp	x27, 409000 <ferror@plt+0x76c0>
  405530:	add	x27, x27, #0xf30
  405534:	stp	x25, x26, [sp, #64]
  405538:	adrp	x26, 409000 <ferror@plt+0x76c0>
  40553c:	add	x25, x28, #0x278
  405540:	add	x26, x26, #0xf28
  405544:	mov	x23, #0x0                   	// #0
  405548:	mov	x19, #0x0                   	// #0
  40554c:	nop
  405550:	cbz	x19, 405568 <ferror@plt+0x3c28>
  405554:	mov	x2, x22
  405558:	mov	x1, x20
  40555c:	mov	x0, x23
  405560:	bl	4017d0 <memcmp@plt>
  405564:	cbz	w0, 4055d8 <ferror@plt+0x3c98>
  405568:	ldr	x23, [x25]
  40556c:	mov	x0, x21
  405570:	bl	407428 <ferror@plt+0x5ae8>
  405574:	mov	x3, x0
  405578:	mov	x2, x26
  40557c:	mov	x0, x23
  405580:	mov	w1, #0x1                   	// #1
  405584:	mov	x23, x20
  405588:	bl	401800 <__fprintf_chk@plt>
  40558c:	add	x19, x19, #0x1
  405590:	add	x20, x20, x22
  405594:	ldr	x21, [x24, x19, lsl #3]
  405598:	cbnz	x21, 405550 <ferror@plt+0x3c10>
  40559c:	ldp	x25, x26, [sp, #64]
  4055a0:	ldr	x0, [x28, #632]
  4055a4:	ldp	x1, x2, [x0, #40]
  4055a8:	cmp	x1, x2
  4055ac:	b.cs	405604 <ferror@plt+0x3cc4>  // b.hs, b.nlast
  4055b0:	add	x2, x1, #0x1
  4055b4:	str	x2, [x0, #40]
  4055b8:	mov	w0, #0xa                   	// #10
  4055bc:	strb	w0, [x1]
  4055c0:	ldp	x19, x20, [sp, #16]
  4055c4:	ldp	x21, x22, [sp, #32]
  4055c8:	ldp	x23, x24, [sp, #48]
  4055cc:	ldp	x27, x28, [sp, #80]
  4055d0:	ldp	x29, x30, [sp], #112
  4055d4:	ret
  4055d8:	ldr	x1, [x25]
  4055dc:	mov	x0, x21
  4055e0:	str	x1, [sp, #104]
  4055e4:	bl	407428 <ferror@plt+0x5ae8>
  4055e8:	mov	x3, x0
  4055ec:	ldr	x1, [sp, #104]
  4055f0:	mov	x2, x27
  4055f4:	mov	x0, x1
  4055f8:	mov	w1, #0x1                   	// #1
  4055fc:	bl	401800 <__fprintf_chk@plt>
  405600:	b	40558c <ferror@plt+0x3c4c>
  405604:	ldp	x19, x20, [sp, #16]
  405608:	mov	w1, #0xa                   	// #10
  40560c:	ldp	x21, x22, [sp, #32]
  405610:	ldp	x23, x24, [sp, #48]
  405614:	ldp	x27, x28, [sp, #80]
  405618:	ldp	x29, x30, [sp], #112
  40561c:	b	4017b0 <__overflow@plt>
  405620:	stp	x29, x30, [sp, #-64]!
  405624:	mov	x29, sp
  405628:	stp	x19, x20, [sp, #16]
  40562c:	mov	x19, x2
  405630:	mov	x20, x3
  405634:	stp	x21, x22, [sp, #32]
  405638:	mov	x22, x1
  40563c:	mov	x21, x4
  405640:	mov	x3, x4
  405644:	mov	x2, x20
  405648:	mov	x1, x19
  40564c:	stp	x23, x24, [sp, #48]
  405650:	mov	x24, x0
  405654:	mov	x23, x5
  405658:	mov	x0, x22
  40565c:	bl	405320 <ferror@plt+0x39e0>
  405660:	tbnz	x0, #63, 405678 <ferror@plt+0x3d38>
  405664:	ldp	x19, x20, [sp, #16]
  405668:	ldp	x21, x22, [sp, #32]
  40566c:	ldp	x23, x24, [sp, #48]
  405670:	ldp	x29, x30, [sp], #64
  405674:	ret
  405678:	mov	x2, x0
  40567c:	mov	x1, x22
  405680:	mov	x0, x24
  405684:	bl	405448 <ferror@plt+0x3b08>
  405688:	mov	x0, x19
  40568c:	mov	x2, x21
  405690:	mov	x1, x20
  405694:	bl	4054e0 <ferror@plt+0x3ba0>
  405698:	blr	x23
  40569c:	mov	x0, #0xffffffffffffffff    	// #-1
  4056a0:	b	405664 <ferror@plt+0x3d24>
  4056a4:	nop
  4056a8:	stp	x29, x30, [sp, #-64]!
  4056ac:	mov	x29, sp
  4056b0:	stp	x21, x22, [sp, #32]
  4056b4:	ldr	x22, [x1]
  4056b8:	cbz	x22, 405700 <ferror@plt+0x3dc0>
  4056bc:	mov	x21, x3
  4056c0:	stp	x19, x20, [sp, #16]
  4056c4:	mov	x19, x2
  4056c8:	add	x20, x1, #0x8
  4056cc:	str	x23, [sp, #48]
  4056d0:	mov	x23, x0
  4056d4:	b	4056e4 <ferror@plt+0x3da4>
  4056d8:	ldr	x22, [x20], #8
  4056dc:	add	x19, x19, x21
  4056e0:	cbz	x22, 4056f8 <ferror@plt+0x3db8>
  4056e4:	mov	x2, x21
  4056e8:	mov	x1, x19
  4056ec:	mov	x0, x23
  4056f0:	bl	4017d0 <memcmp@plt>
  4056f4:	cbnz	w0, 4056d8 <ferror@plt+0x3d98>
  4056f8:	ldp	x19, x20, [sp, #16]
  4056fc:	ldr	x23, [sp, #48]
  405700:	mov	x0, x22
  405704:	ldp	x21, x22, [sp, #32]
  405708:	ldp	x29, x30, [sp], #64
  40570c:	ret
  405710:	adrp	x1, 41c000 <ferror@plt+0x1a6c0>
  405714:	str	x0, [x1, #736]
  405718:	ret
  40571c:	nop
  405720:	adrp	x1, 41c000 <ferror@plt+0x1a6c0>
  405724:	strb	w0, [x1, #744]
  405728:	ret
  40572c:	nop
  405730:	stp	x29, x30, [sp, #-48]!
  405734:	adrp	x0, 41c000 <ferror@plt+0x1a6c0>
  405738:	mov	x29, sp
  40573c:	ldr	x0, [x0, #656]
  405740:	bl	408d20 <ferror@plt+0x73e0>
  405744:	cbz	w0, 40577c <ferror@plt+0x3e3c>
  405748:	stp	x19, x20, [sp, #16]
  40574c:	adrp	x20, 41c000 <ferror@plt+0x1a6c0>
  405750:	add	x0, x20, #0x2e0
  405754:	str	x21, [sp, #32]
  405758:	ldrb	w21, [x0, #8]
  40575c:	bl	401910 <__errno_location@plt>
  405760:	mov	x19, x0
  405764:	cbz	w21, 405794 <ferror@plt+0x3e54>
  405768:	ldr	w0, [x0]
  40576c:	cmp	w0, #0x20
  405770:	b.ne	405794 <ferror@plt+0x3e54>  // b.any
  405774:	ldp	x19, x20, [sp, #16]
  405778:	ldr	x21, [sp, #32]
  40577c:	adrp	x0, 41c000 <ferror@plt+0x1a6c0>
  405780:	ldr	x0, [x0, #632]
  405784:	bl	408d20 <ferror@plt+0x73e0>
  405788:	cbnz	w0, 4057e8 <ferror@plt+0x3ea8>
  40578c:	ldp	x29, x30, [sp], #48
  405790:	ret
  405794:	mov	w2, #0x5                   	// #5
  405798:	adrp	x1, 409000 <ferror@plt+0x76c0>
  40579c:	mov	x0, #0x0                   	// #0
  4057a0:	add	x1, x1, #0xf38
  4057a4:	bl	4018c0 <dcgettext@plt>
  4057a8:	ldr	x2, [x20, #736]
  4057ac:	mov	x20, x0
  4057b0:	cbz	x2, 4057f4 <ferror@plt+0x3eb4>
  4057b4:	ldr	w19, [x19]
  4057b8:	mov	x0, x2
  4057bc:	bl	407298 <ferror@plt+0x5958>
  4057c0:	mov	x3, x0
  4057c4:	adrp	x2, 409000 <ferror@plt+0x76c0>
  4057c8:	mov	w1, w19
  4057cc:	mov	x4, x20
  4057d0:	add	x2, x2, #0xf48
  4057d4:	mov	w0, #0x0                   	// #0
  4057d8:	bl	401600 <error@plt>
  4057dc:	adrp	x0, 41c000 <ferror@plt+0x1a6c0>
  4057e0:	ldr	w0, [x0, #528]
  4057e4:	bl	4015b0 <_exit@plt>
  4057e8:	stp	x19, x20, [sp, #16]
  4057ec:	str	x21, [sp, #32]
  4057f0:	b	4057dc <ferror@plt+0x3e9c>
  4057f4:	ldr	w1, [x19]
  4057f8:	mov	x3, x0
  4057fc:	adrp	x2, 409000 <ferror@plt+0x76c0>
  405800:	mov	w0, #0x0                   	// #0
  405804:	add	x2, x2, #0x6f0
  405808:	bl	401600 <error@plt>
  40580c:	b	4057dc <ferror@plt+0x3e9c>
  405810:	b	401790 <posix_fadvise@plt>
  405814:	nop
  405818:	cbz	x0, 405848 <ferror@plt+0x3f08>
  40581c:	stp	x29, x30, [sp, #-32]!
  405820:	mov	x29, sp
  405824:	str	x19, [sp, #16]
  405828:	mov	w19, w1
  40582c:	bl	401660 <fileno@plt>
  405830:	mov	w3, w19
  405834:	mov	x2, #0x0                   	// #0
  405838:	ldr	x19, [sp, #16]
  40583c:	mov	x1, #0x0                   	// #0
  405840:	ldp	x29, x30, [sp], #32
  405844:	b	401790 <posix_fadvise@plt>
  405848:	ret
  40584c:	nop
  405850:	stp	x29, x30, [sp, #-48]!
  405854:	mov	x29, sp
  405858:	stp	x19, x20, [sp, #16]
  40585c:	mov	x20, x1
  405860:	bl	4016a0 <fopen@plt>
  405864:	mov	x19, x0
  405868:	cbz	x0, 405878 <ferror@plt+0x3f38>
  40586c:	bl	401660 <fileno@plt>
  405870:	cmp	w0, #0x2
  405874:	b.ls	405888 <ferror@plt+0x3f48>  // b.plast
  405878:	mov	x0, x19
  40587c:	ldp	x19, x20, [sp, #16]
  405880:	ldp	x29, x30, [sp], #48
  405884:	ret
  405888:	str	x21, [sp, #32]
  40588c:	bl	407448 <ferror@plt+0x5b08>
  405890:	mov	w21, w0
  405894:	tbnz	w0, #31, 4058f0 <ferror@plt+0x3fb0>
  405898:	mov	x0, x19
  40589c:	bl	4088d8 <ferror@plt+0x6f98>
  4058a0:	cbnz	w0, 4058cc <ferror@plt+0x3f8c>
  4058a4:	mov	x1, x20
  4058a8:	mov	w0, w21
  4058ac:	bl	401710 <fdopen@plt>
  4058b0:	mov	x19, x0
  4058b4:	cbz	x0, 4058cc <ferror@plt+0x3f8c>
  4058b8:	mov	x0, x19
  4058bc:	ldp	x19, x20, [sp, #16]
  4058c0:	ldr	x21, [sp, #32]
  4058c4:	ldp	x29, x30, [sp], #48
  4058c8:	ret
  4058cc:	bl	401910 <__errno_location@plt>
  4058d0:	mov	x20, x0
  4058d4:	mov	w0, w21
  4058d8:	mov	x19, #0x0                   	// #0
  4058dc:	ldr	w21, [x20]
  4058e0:	bl	401750 <close@plt>
  4058e4:	str	w21, [x20]
  4058e8:	ldr	x21, [sp, #32]
  4058ec:	b	405878 <ferror@plt+0x3f38>
  4058f0:	bl	401910 <__errno_location@plt>
  4058f4:	mov	x20, x0
  4058f8:	mov	x0, x19
  4058fc:	mov	x19, #0x0                   	// #0
  405900:	ldr	w21, [x20]
  405904:	bl	4088d8 <ferror@plt+0x6f98>
  405908:	str	w21, [x20]
  40590c:	ldr	x21, [sp, #32]
  405910:	b	405878 <ferror@plt+0x3f38>
  405914:	nop
  405918:	stp	x29, x30, [sp, #-48]!
  40591c:	mov	x29, sp
  405920:	stp	x19, x20, [sp, #16]
  405924:	cbz	x0, 4059fc <ferror@plt+0x40bc>
  405928:	mov	x19, x0
  40592c:	mov	w1, #0x2f                  	// #47
  405930:	bl	401760 <strrchr@plt>
  405934:	mov	x20, x0
  405938:	cbz	x0, 40599c <ferror@plt+0x405c>
  40593c:	str	x21, [sp, #32]
  405940:	add	x21, x0, #0x1
  405944:	sub	x0, x21, x19
  405948:	cmp	x0, #0x6
  40594c:	b.le	4059b8 <ferror@plt+0x4078>
  405950:	adrp	x1, 409000 <ferror@plt+0x76c0>
  405954:	sub	x0, x20, #0x6
  405958:	add	x1, x1, #0xf88
  40595c:	mov	x2, #0x7                   	// #7
  405960:	bl	4016c0 <strncmp@plt>
  405964:	cbnz	w0, 4059b8 <ferror@plt+0x4078>
  405968:	ldrb	w0, [x20, #1]
  40596c:	cmp	w0, #0x6c
  405970:	b.ne	4059d8 <ferror@plt+0x4098>  // b.any
  405974:	ldrb	w0, [x21, #1]
  405978:	cmp	w0, #0x74
  40597c:	b.ne	4059d8 <ferror@plt+0x4098>  // b.any
  405980:	ldrb	w0, [x21, #2]
  405984:	cmp	w0, #0x2d
  405988:	b.ne	4059d8 <ferror@plt+0x4098>  // b.any
  40598c:	adrp	x0, 41c000 <ferror@plt+0x1a6c0>
  405990:	add	x19, x20, #0x4
  405994:	ldr	x21, [sp, #32]
  405998:	str	x19, [x0, #672]
  40599c:	adrp	x1, 41c000 <ferror@plt+0x1a6c0>
  4059a0:	adrp	x0, 41c000 <ferror@plt+0x1a6c0>
  4059a4:	str	x19, [x1, #752]
  4059a8:	str	x19, [x0, #624]
  4059ac:	ldp	x19, x20, [sp, #16]
  4059b0:	ldp	x29, x30, [sp], #48
  4059b4:	ret
  4059b8:	adrp	x1, 41c000 <ferror@plt+0x1a6c0>
  4059bc:	adrp	x0, 41c000 <ferror@plt+0x1a6c0>
  4059c0:	ldr	x21, [sp, #32]
  4059c4:	str	x19, [x1, #752]
  4059c8:	str	x19, [x0, #624]
  4059cc:	ldp	x19, x20, [sp, #16]
  4059d0:	ldp	x29, x30, [sp], #48
  4059d4:	ret
  4059d8:	adrp	x1, 41c000 <ferror@plt+0x1a6c0>
  4059dc:	adrp	x0, 41c000 <ferror@plt+0x1a6c0>
  4059e0:	mov	x19, x21
  4059e4:	str	x19, [x1, #752]
  4059e8:	str	x19, [x0, #624]
  4059ec:	ldp	x19, x20, [sp, #16]
  4059f0:	ldr	x21, [sp, #32]
  4059f4:	ldp	x29, x30, [sp], #48
  4059f8:	ret
  4059fc:	adrp	x3, 41c000 <ferror@plt+0x1a6c0>
  405a00:	mov	x2, #0x37                  	// #55
  405a04:	mov	x1, #0x1                   	// #1
  405a08:	adrp	x0, 409000 <ferror@plt+0x76c0>
  405a0c:	ldr	x3, [x3, #632]
  405a10:	add	x0, x0, #0xf50
  405a14:	str	x21, [sp, #32]
  405a18:	bl	401880 <fwrite@plt>
  405a1c:	bl	401780 <abort@plt>
  405a20:	stp	xzr, xzr, [x8]
  405a24:	cmp	w0, #0xa
  405a28:	stp	xzr, xzr, [x8, #16]
  405a2c:	stp	xzr, xzr, [x8, #32]
  405a30:	str	xzr, [x8, #48]
  405a34:	b.eq	405a40 <ferror@plt+0x4100>  // b.none
  405a38:	str	w0, [x8]
  405a3c:	ret
  405a40:	stp	x29, x30, [sp, #-16]!
  405a44:	mov	x29, sp
  405a48:	bl	401780 <abort@plt>
  405a4c:	nop
  405a50:	stp	x29, x30, [sp, #-48]!
  405a54:	mov	w2, #0x5                   	// #5
  405a58:	mov	x29, sp
  405a5c:	stp	x19, x20, [sp, #16]
  405a60:	mov	x20, x0
  405a64:	str	x21, [sp, #32]
  405a68:	mov	w21, w1
  405a6c:	mov	x1, x0
  405a70:	mov	x0, #0x0                   	// #0
  405a74:	bl	4018c0 <dcgettext@plt>
  405a78:	mov	x19, x0
  405a7c:	cmp	x20, x0
  405a80:	b.eq	405a98 <ferror@plt+0x4158>  // b.none
  405a84:	mov	x0, x19
  405a88:	ldp	x19, x20, [sp, #16]
  405a8c:	ldr	x21, [sp, #32]
  405a90:	ldp	x29, x30, [sp], #48
  405a94:	ret
  405a98:	bl	408df0 <ferror@plt+0x74b0>
  405a9c:	ldrb	w1, [x0]
  405aa0:	and	w1, w1, #0xffffffdf
  405aa4:	cmp	w1, #0x55
  405aa8:	b.ne	405b0c <ferror@plt+0x41cc>  // b.any
  405aac:	ldrb	w1, [x0, #1]
  405ab0:	and	w1, w1, #0xffffffdf
  405ab4:	cmp	w1, #0x54
  405ab8:	b.ne	405b88 <ferror@plt+0x4248>  // b.any
  405abc:	ldrb	w1, [x0, #2]
  405ac0:	and	w1, w1, #0xffffffdf
  405ac4:	cmp	w1, #0x46
  405ac8:	b.ne	405b88 <ferror@plt+0x4248>  // b.any
  405acc:	ldrb	w1, [x0, #3]
  405ad0:	cmp	w1, #0x2d
  405ad4:	b.ne	405b88 <ferror@plt+0x4248>  // b.any
  405ad8:	ldrb	w1, [x0, #4]
  405adc:	cmp	w1, #0x38
  405ae0:	b.ne	405b88 <ferror@plt+0x4248>  // b.any
  405ae4:	ldrb	w0, [x0, #5]
  405ae8:	cbnz	w0, 405b88 <ferror@plt+0x4248>
  405aec:	ldrb	w1, [x19]
  405af0:	adrp	x0, 409000 <ferror@plt+0x76c0>
  405af4:	adrp	x19, 409000 <ferror@plt+0x76c0>
  405af8:	add	x0, x0, #0xf98
  405afc:	cmp	w1, #0x60
  405b00:	add	x19, x19, #0xfb0
  405b04:	csel	x19, x19, x0, eq  // eq = none
  405b08:	b	405a84 <ferror@plt+0x4144>
  405b0c:	cmp	w1, #0x47
  405b10:	b.ne	405b88 <ferror@plt+0x4248>  // b.any
  405b14:	ldrb	w1, [x0, #1]
  405b18:	and	w1, w1, #0xffffffdf
  405b1c:	cmp	w1, #0x42
  405b20:	b.ne	405b88 <ferror@plt+0x4248>  // b.any
  405b24:	ldrb	w1, [x0, #2]
  405b28:	cmp	w1, #0x31
  405b2c:	b.ne	405b88 <ferror@plt+0x4248>  // b.any
  405b30:	ldrb	w1, [x0, #3]
  405b34:	cmp	w1, #0x38
  405b38:	b.ne	405b88 <ferror@plt+0x4248>  // b.any
  405b3c:	ldrb	w1, [x0, #4]
  405b40:	cmp	w1, #0x30
  405b44:	b.ne	405b88 <ferror@plt+0x4248>  // b.any
  405b48:	ldrb	w1, [x0, #5]
  405b4c:	cmp	w1, #0x33
  405b50:	b.ne	405b88 <ferror@plt+0x4248>  // b.any
  405b54:	ldrb	w1, [x0, #6]
  405b58:	cmp	w1, #0x30
  405b5c:	b.ne	405b88 <ferror@plt+0x4248>  // b.any
  405b60:	ldrb	w0, [x0, #7]
  405b64:	cbnz	w0, 405b88 <ferror@plt+0x4248>
  405b68:	ldrb	w1, [x19]
  405b6c:	adrp	x0, 409000 <ferror@plt+0x76c0>
  405b70:	adrp	x19, 409000 <ferror@plt+0x76c0>
  405b74:	add	x0, x0, #0xfa0
  405b78:	cmp	w1, #0x60
  405b7c:	add	x19, x19, #0xfa8
  405b80:	csel	x19, x19, x0, eq  // eq = none
  405b84:	b	405a84 <ferror@plt+0x4144>
  405b88:	cmp	w21, #0x9
  405b8c:	adrp	x0, 409000 <ferror@plt+0x76c0>
  405b90:	adrp	x19, 409000 <ferror@plt+0x76c0>
  405b94:	add	x0, x0, #0xfb8
  405b98:	add	x19, x19, #0xf90
  405b9c:	csel	x19, x19, x0, eq  // eq = none
  405ba0:	mov	x0, x19
  405ba4:	ldp	x19, x20, [sp, #16]
  405ba8:	ldr	x21, [sp, #32]
  405bac:	ldp	x29, x30, [sp], #48
  405bb0:	ret
  405bb4:	nop
  405bb8:	sub	sp, sp, #0xf0
  405bbc:	stp	x29, x30, [sp, #16]
  405bc0:	add	x29, sp, #0x10
  405bc4:	stp	x19, x20, [sp, #32]
  405bc8:	mov	w19, w5
  405bcc:	and	w20, w5, #0x2
  405bd0:	stp	x21, x22, [sp, #48]
  405bd4:	stp	x23, x24, [sp, #64]
  405bd8:	mov	x23, x1
  405bdc:	stp	x25, x26, [sp, #80]
  405be0:	mov	w26, w4
  405be4:	mov	x25, x3
  405be8:	stp	x27, x28, [sp, #96]
  405bec:	mov	x28, x0
  405bf0:	mov	x27, x2
  405bf4:	str	x6, [sp, #112]
  405bf8:	str	w5, [sp, #200]
  405bfc:	str	x7, [sp, #208]
  405c00:	bl	401860 <__ctype_get_mb_cur_max@plt>
  405c04:	mov	x1, x19
  405c08:	str	x0, [sp, #192]
  405c0c:	cmp	w26, #0x4
  405c10:	ubfx	x11, x1, #1, #1
  405c14:	ldr	x6, [sp, #112]
  405c18:	b.eq	4068b0 <ferror@plt+0x4f70>  // b.none
  405c1c:	b.ls	405c84 <ferror@plt+0x4344>  // b.plast
  405c20:	cmp	w26, #0x7
  405c24:	b.eq	406740 <ferror@plt+0x4e00>  // b.none
  405c28:	b.ls	4063ac <ferror@plt+0x4a6c>  // b.plast
  405c2c:	sub	w0, w26, #0x8
  405c30:	cmp	w0, #0x2
  405c34:	b.hi	406bcc <ferror@plt+0x528c>  // b.pmore
  405c38:	cmp	w26, #0xa
  405c3c:	b.ne	4067b4 <ferror@plt+0x4e74>  // b.any
  405c40:	mov	x19, #0x0                   	// #0
  405c44:	cbz	w20, 406a2c <ferror@plt+0x50ec>
  405c48:	ldr	x0, [sp, #240]
  405c4c:	str	w11, [sp, #136]
  405c50:	str	x6, [sp, #144]
  405c54:	bl	4015e0 <strlen@plt>
  405c58:	mov	x12, x0
  405c5c:	ldr	x0, [sp, #240]
  405c60:	mov	w10, #0x1                   	// #1
  405c64:	ldr	w11, [sp, #136]
  405c68:	mov	w5, w10
  405c6c:	mov	w7, #0x0                   	// #0
  405c70:	str	x0, [sp, #112]
  405c74:	str	wzr, [sp, #120]
  405c78:	str	xzr, [sp, #128]
  405c7c:	ldr	x6, [sp, #144]
  405c80:	b	405cc8 <ferror@plt+0x4388>
  405c84:	cmp	w26, #0x1
  405c88:	b.eq	40670c <ferror@plt+0x4dcc>  // b.none
  405c8c:	b.ls	406380 <ferror@plt+0x4a40>  // b.plast
  405c90:	cmp	w26, #0x2
  405c94:	b.eq	4068d4 <ferror@plt+0x4f94>  // b.none
  405c98:	mov	w10, #0x1                   	// #1
  405c9c:	adrp	x26, 409000 <ferror@plt+0x76c0>
  405ca0:	mov	w11, w10
  405ca4:	mov	w5, w10
  405ca8:	add	x0, x26, #0xfb8
  405cac:	mov	w7, #0x0                   	// #0
  405cb0:	mov	x12, #0x1                   	// #1
  405cb4:	mov	x19, #0x0                   	// #0
  405cb8:	mov	w26, #0x2                   	// #2
  405cbc:	str	x0, [sp, #112]
  405cc0:	str	wzr, [sp, #120]
  405cc4:	str	xzr, [sp, #128]
  405cc8:	mov	w22, w5
  405ccc:	mov	w24, w7
  405cd0:	mov	x20, #0x0                   	// #0
  405cd4:	nop
  405cd8:	cmp	x25, x20
  405cdc:	cset	w21, ne  // ne = any
  405ce0:	cmn	x25, #0x1
  405ce4:	b.eq	405db4 <ferror@plt+0x4474>  // b.none
  405ce8:	cbz	w21, 405dc4 <ferror@plt+0x4484>
  405cec:	cmp	w26, #0x2
  405cf0:	add	x3, x27, x20
  405cf4:	cset	w5, ne  // ne = any
  405cf8:	ands	w5, w22, w5
  405cfc:	b.eq	4062cc <ferror@plt+0x498c>  // b.none
  405d00:	cbz	x12, 405fc0 <ferror@plt+0x4680>
  405d04:	cmp	x12, #0x1
  405d08:	add	x1, x20, x12
  405d0c:	ccmn	x25, #0x1, #0x0, hi  // hi = pmore
  405d10:	b.ne	405d48 <ferror@plt+0x4408>  // b.any
  405d14:	mov	x0, x27
  405d18:	str	x1, [sp, #136]
  405d1c:	str	w5, [sp, #144]
  405d20:	stp	x3, x12, [sp, #152]
  405d24:	stp	w11, w10, [sp, #172]
  405d28:	str	x6, [sp, #184]
  405d2c:	bl	4015e0 <strlen@plt>
  405d30:	ldp	x3, x12, [sp, #152]
  405d34:	mov	x25, x0
  405d38:	ldr	w5, [sp, #144]
  405d3c:	ldp	w11, w10, [sp, #172]
  405d40:	ldr	x1, [sp, #136]
  405d44:	ldr	x6, [sp, #184]
  405d48:	cmp	x1, x25
  405d4c:	b.hi	405fc0 <ferror@plt+0x4680>  // b.pmore
  405d50:	ldr	x1, [sp, #112]
  405d54:	mov	x2, x12
  405d58:	mov	x0, x3
  405d5c:	stp	x3, x12, [sp, #136]
  405d60:	str	w5, [sp, #152]
  405d64:	str	w11, [sp, #160]
  405d68:	str	w10, [sp, #172]
  405d6c:	str	x6, [sp, #176]
  405d70:	bl	4017d0 <memcmp@plt>
  405d74:	ldr	w5, [sp, #152]
  405d78:	ldr	w11, [sp, #160]
  405d7c:	ldr	w10, [sp, #172]
  405d80:	ldp	x3, x12, [sp, #136]
  405d84:	ldr	x6, [sp, #176]
  405d88:	cbnz	w0, 405fc0 <ferror@plt+0x4680>
  405d8c:	cbnz	w11, 4060b8 <ferror@plt+0x4778>
  405d90:	ldrb	w4, [x3]
  405d94:	cmp	w4, #0x7e
  405d98:	b.hi	405fd0 <ferror@plt+0x4690>  // b.pmore
  405d9c:	adrp	x0, 40a000 <ferror@plt+0x86c0>
  405da0:	add	x0, x0, #0x38
  405da4:	ldrh	w0, [x0, w4, uxtw #1]
  405da8:	adr	x1, 405db4 <ferror@plt+0x4474>
  405dac:	add	x0, x1, w0, sxth #2
  405db0:	br	x0
  405db4:	ldrb	w0, [x27, x20]
  405db8:	cmp	w0, #0x0
  405dbc:	cset	w21, ne  // ne = any
  405dc0:	cbnz	w21, 405cec <ferror@plt+0x43ac>
  405dc4:	cmp	w26, #0x2
  405dc8:	mov	w5, w22
  405dcc:	cset	w0, eq  // eq = none
  405dd0:	mov	w7, w24
  405dd4:	cmp	w0, #0x0
  405dd8:	ccmp	w11, #0x0, #0x4, ne  // ne = any
  405ddc:	ccmp	x19, #0x0, #0x0, ne  // ne = any
  405de0:	b.eq	406b74 <ferror@plt+0x5234>  // b.none
  405de4:	eor	w11, w11, #0x1
  405de8:	ands	w0, w0, w11
  405dec:	b.eq	406ad4 <ferror@plt+0x5194>  // b.none
  405df0:	ldr	w1, [sp, #120]
  405df4:	cbz	w1, 406ad8 <ferror@plt+0x5198>
  405df8:	cbnz	w10, 406b30 <ferror@plt+0x51f0>
  405dfc:	ldr	x2, [sp, #128]
  405e00:	cmp	x23, #0x0
  405e04:	cset	w0, eq  // eq = none
  405e08:	cmp	x2, #0x0
  405e0c:	mov	x1, x2
  405e10:	csel	w0, w0, wzr, ne  // ne = any
  405e14:	cbz	w0, 406b60 <ferror@plt+0x5220>
  405e18:	adrp	x26, 409000 <ferror@plt+0x76c0>
  405e1c:	mov	x12, #0x1                   	// #1
  405e20:	mov	w11, #0x0                   	// #0
  405e24:	mov	x19, x12
  405e28:	str	w0, [sp, #120]
  405e2c:	mov	w0, #0x27                  	// #39
  405e30:	strb	w0, [x28]
  405e34:	ldr	x23, [sp, #128]
  405e38:	str	x1, [sp, #128]
  405e3c:	add	x1, x26, #0xfb8
  405e40:	mov	w26, #0x2                   	// #2
  405e44:	str	x1, [sp, #112]
  405e48:	b	405cc8 <ferror@plt+0x4388>
  405e4c:	mov	w0, w5
  405e50:	mov	w21, w5
  405e54:	mov	w5, w0
  405e58:	mov	w1, #0x0                   	// #0
  405e5c:	nop
  405e60:	cbz	x6, 405f78 <ferror@plt+0x4638>
  405e64:	ubfx	x0, x4, #5, #8
  405e68:	ldr	w0, [x6, x0, lsl #2]
  405e6c:	lsr	w0, w0, w4
  405e70:	tbz	w0, #0, 405f78 <ferror@plt+0x4638>
  405e74:	cmp	w26, #0x2
  405e78:	cset	w0, eq  // eq = none
  405e7c:	cbnz	w11, 4061f8 <ferror@plt+0x48b8>
  405e80:	eor	w1, w24, #0x1
  405e84:	ands	w0, w0, w1
  405e88:	b.eq	405ecc <ferror@plt+0x458c>  // b.none
  405e8c:	cmp	x23, x19
  405e90:	b.ls	405e9c <ferror@plt+0x455c>  // b.plast
  405e94:	mov	w1, #0x27                  	// #39
  405e98:	strb	w1, [x28, x19]
  405e9c:	add	x1, x19, #0x1
  405ea0:	cmp	x23, x1
  405ea4:	b.ls	405eb0 <ferror@plt+0x4570>  // b.plast
  405ea8:	mov	w2, #0x24                  	// #36
  405eac:	strb	w2, [x28, x1]
  405eb0:	add	x1, x19, #0x2
  405eb4:	cmp	x23, x1
  405eb8:	b.ls	405ec4 <ferror@plt+0x4584>  // b.plast
  405ebc:	mov	w2, #0x27                  	// #39
  405ec0:	strb	w2, [x28, x1]
  405ec4:	add	x19, x19, #0x3
  405ec8:	mov	w24, w0
  405ecc:	cmp	x19, x23
  405ed0:	b.cs	405edc <ferror@plt+0x459c>  // b.hs, b.nlast
  405ed4:	mov	w0, #0x5c                  	// #92
  405ed8:	strb	w0, [x28, x19]
  405edc:	add	x19, x19, #0x1
  405ee0:	add	x20, x20, #0x1
  405ee4:	cmp	x19, x23
  405ee8:	b.cs	405ef0 <ferror@plt+0x45b0>  // b.hs, b.nlast
  405eec:	strb	w4, [x28, x19]
  405ef0:	cmp	w21, #0x0
  405ef4:	add	x19, x19, #0x1
  405ef8:	csel	w10, w10, wzr, ne  // ne = any
  405efc:	b	405cd8 <ferror@plt+0x4398>
  405f00:	cbnz	w11, 406b1c <ferror@plt+0x51dc>
  405f04:	ldr	x1, [sp, #128]
  405f08:	cmp	x23, #0x0
  405f0c:	mov	x0, #0x0                   	// #0
  405f10:	ccmp	x1, #0x0, #0x0, ne  // ne = any
  405f14:	b.eq	405f58 <ferror@plt+0x4618>  // b.none
  405f18:	cmp	x23, x19
  405f1c:	b.ls	405f28 <ferror@plt+0x45e8>  // b.plast
  405f20:	mov	w0, #0x27                  	// #39
  405f24:	strb	w0, [x28, x19]
  405f28:	add	x0, x19, #0x1
  405f2c:	cmp	x23, x0
  405f30:	b.ls	405f3c <ferror@plt+0x45fc>  // b.plast
  405f34:	mov	w1, #0x5c                  	// #92
  405f38:	strb	w1, [x28, x0]
  405f3c:	add	x1, x19, #0x2
  405f40:	mov	x0, x23
  405f44:	cmp	x23, x1
  405f48:	b.ls	406bac <ferror@plt+0x526c>  // b.plast
  405f4c:	ldr	x23, [sp, #128]
  405f50:	mov	w2, #0x27                  	// #39
  405f54:	strb	w2, [x28, x1]
  405f58:	add	x19, x19, #0x3
  405f5c:	str	x23, [sp, #128]
  405f60:	mov	x23, x0
  405f64:	mov	w1, #0x0                   	// #0
  405f68:	mov	w24, #0x0                   	// #0
  405f6c:	mov	w4, #0x27                  	// #39
  405f70:	str	w21, [sp, #120]
  405f74:	nop
  405f78:	cbnz	w5, 405e74 <ferror@plt+0x4534>
  405f7c:	eor	w1, w1, #0x1
  405f80:	add	x20, x20, #0x1
  405f84:	and	w1, w24, w1
  405f88:	and	w1, w1, #0xff
  405f8c:	cbz	w1, 405ee4 <ferror@plt+0x45a4>
  405f90:	cmp	x23, x19
  405f94:	b.ls	405fa0 <ferror@plt+0x4660>  // b.plast
  405f98:	mov	w0, #0x27                  	// #39
  405f9c:	strb	w0, [x28, x19]
  405fa0:	add	x0, x19, #0x1
  405fa4:	cmp	x23, x0
  405fa8:	b.ls	405fb4 <ferror@plt+0x4674>  // b.plast
  405fac:	mov	w1, #0x27                  	// #39
  405fb0:	strb	w1, [x28, x0]
  405fb4:	add	x19, x19, #0x2
  405fb8:	mov	w24, #0x0                   	// #0
  405fbc:	b	405ee4 <ferror@plt+0x45a4>
  405fc0:	ldrb	w4, [x3]
  405fc4:	cmp	w4, #0x7e
  405fc8:	b.ls	406354 <ferror@plt+0x4a14>  // b.plast
  405fcc:	mov	w5, #0x0                   	// #0
  405fd0:	ldr	x0, [sp, #192]
  405fd4:	cmp	x0, #0x1
  405fd8:	b.ne	406480 <ferror@plt+0x4b40>  // b.any
  405fdc:	str	w4, [sp, #136]
  405fe0:	str	w5, [sp, #144]
  405fe4:	str	x12, [sp, #152]
  405fe8:	str	w11, [sp, #160]
  405fec:	str	w10, [sp, #172]
  405ff0:	str	x6, [sp, #176]
  405ff4:	bl	401820 <__ctype_b_loc@plt>
  405ff8:	ldr	w4, [sp, #136]
  405ffc:	ldr	x0, [x0]
  406000:	ldr	w5, [sp, #144]
  406004:	ldr	w11, [sp, #160]
  406008:	ldrh	w21, [x0, w4, uxtw #1]
  40600c:	ldr	w10, [sp, #172]
  406010:	ands	w0, w21, #0x4000
  406014:	cset	w2, eq  // eq = none
  406018:	ubfx	x21, x21, #14, #1
  40601c:	ldr	x12, [sp, #152]
  406020:	and	w2, w22, w2
  406024:	ldr	x6, [sp, #176]
  406028:	ldr	x8, [sp, #192]
  40602c:	cbnz	w2, 406894 <ferror@plt+0x4f54>
  406030:	cmp	w26, #0x2
  406034:	cset	w1, eq  // eq = none
  406038:	eor	w0, w22, #0x1
  40603c:	orr	w1, w1, w0
  406040:	cbz	w1, 405e60 <ferror@plt+0x4520>
  406044:	mov	w1, #0x0                   	// #0
  406048:	cbnz	w11, 405e60 <ferror@plt+0x4520>
  40604c:	nop
  406050:	cbnz	w5, 405e74 <ferror@plt+0x4534>
  406054:	b	405f7c <ferror@plt+0x463c>
  406058:	mov	w5, #0x0                   	// #0
  40605c:	cmp	x25, #0x1
  406060:	cset	w0, ne  // ne = any
  406064:	cmn	x25, #0x1
  406068:	b.ne	406078 <ferror@plt+0x4738>  // b.any
  40606c:	ldrb	w0, [x27, #1]
  406070:	cmp	w0, #0x0
  406074:	cset	w0, ne  // ne = any
  406078:	cmp	w26, #0x2
  40607c:	cset	w1, eq  // eq = none
  406080:	cbz	w0, 406094 <ferror@plt+0x4754>
  406084:	mov	w21, #0x0                   	// #0
  406088:	b	406038 <ferror@plt+0x46f8>
  40608c:	cmp	w26, #0x2
  406090:	cset	w1, eq  // eq = none
  406094:	cbnz	x20, 406084 <ferror@plt+0x4744>
  406098:	cmp	w11, #0x0
  40609c:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  4060a0:	b.eq	406038 <ferror@plt+0x46f8>  // b.none
  4060a4:	mov	w5, w22
  4060a8:	mov	w26, #0x2                   	// #2
  4060ac:	cmp	w5, #0x0
  4060b0:	mov	w0, #0x4                   	// #4
  4060b4:	csel	w26, w26, w0, eq  // eq = none
  4060b8:	ldr	x7, [sp, #208]
  4060bc:	mov	w4, w26
  4060c0:	ldr	x0, [sp, #240]
  4060c4:	str	x0, [sp]
  4060c8:	ldr	w0, [sp, #200]
  4060cc:	mov	x3, x25
  4060d0:	mov	x2, x27
  4060d4:	mov	x1, x23
  4060d8:	and	w5, w0, #0xfffffffd
  4060dc:	mov	x6, #0x0                   	// #0
  4060e0:	mov	x0, x28
  4060e4:	bl	405bb8 <ferror@plt+0x4278>
  4060e8:	mov	x19, x0
  4060ec:	mov	x0, x19
  4060f0:	ldp	x29, x30, [sp, #16]
  4060f4:	ldp	x19, x20, [sp, #32]
  4060f8:	ldp	x21, x22, [sp, #48]
  4060fc:	ldp	x23, x24, [sp, #64]
  406100:	ldp	x25, x26, [sp, #80]
  406104:	ldp	x27, x28, [sp, #96]
  406108:	add	sp, sp, #0xf0
  40610c:	ret
  406110:	mov	w5, #0x0                   	// #0
  406114:	cmp	w26, #0x2
  406118:	b.eq	406450 <ferror@plt+0x4b10>  // b.none
  40611c:	cmp	w22, #0x0
  406120:	mov	w4, #0x5c                  	// #92
  406124:	ccmp	w11, #0x0, #0x4, ne  // ne = any
  406128:	mov	w0, w4
  40612c:	ccmp	x12, #0x0, #0x4, ne  // ne = any
  406130:	b.ne	406780 <ferror@plt+0x4e40>  // b.any
  406134:	cbnz	w22, 4067f0 <ferror@plt+0x4eb0>
  406138:	mov	w21, #0x0                   	// #0
  40613c:	mov	w1, #0x0                   	// #0
  406140:	cbnz	w11, 405e60 <ferror@plt+0x4520>
  406144:	b	406050 <ferror@plt+0x4710>
  406148:	mov	w5, #0x0                   	// #0
  40614c:	cmp	w26, #0x2
  406150:	b.eq	406468 <ferror@plt+0x4b28>  // b.none
  406154:	cmp	w26, #0x5
  406158:	b.ne	406180 <ferror@plt+0x4840>  // b.any
  40615c:	ldr	x0, [sp, #200]
  406160:	tbz	w0, #2, 406180 <ferror@plt+0x4840>
  406164:	add	x7, x20, #0x2
  406168:	cmp	x7, x25
  40616c:	b.cs	406180 <ferror@plt+0x4840>  // b.hs, b.nlast
  406170:	ldrb	w4, [x3, #1]
  406174:	cmp	w4, #0x3f
  406178:	b.eq	40695c <ferror@plt+0x501c>  // b.none
  40617c:	nop
  406180:	mov	w1, #0x0                   	// #0
  406184:	mov	w21, #0x0                   	// #0
  406188:	mov	w4, #0x3f                  	// #63
  40618c:	b	406038 <ferror@plt+0x46f8>
  406190:	mov	w5, #0x0                   	// #0
  406194:	cmp	w26, #0x2
  406198:	b.eq	405f00 <ferror@plt+0x45c0>  // b.none
  40619c:	mov	w1, #0x0                   	// #0
  4061a0:	mov	w4, #0x27                  	// #39
  4061a4:	str	w21, [sp, #120]
  4061a8:	b	406038 <ferror@plt+0x46f8>
  4061ac:	mov	w0, #0x74                  	// #116
  4061b0:	cmp	w11, #0x0
  4061b4:	ccmp	w26, #0x2, #0x0, ne  // ne = any
  4061b8:	b.eq	4060a4 <ferror@plt+0x4764>  // b.none
  4061bc:	cbz	w22, 406138 <ferror@plt+0x47f8>
  4061c0:	b	4067f0 <ferror@plt+0x4eb0>
  4061c4:	mov	w4, #0x62                  	// #98
  4061c8:	cmp	w26, #0x2
  4061cc:	cset	w0, eq  // eq = none
  4061d0:	cbnz	w11, 4061f8 <ferror@plt+0x48b8>
  4061d4:	mov	w21, #0x0                   	// #0
  4061d8:	b	405ecc <ferror@plt+0x458c>
  4061dc:	mov	w4, #0x66                  	// #102
  4061e0:	b	4061c8 <ferror@plt+0x4888>
  4061e4:	mov	w4, #0x6e                  	// #110
  4061e8:	mov	w21, #0x0                   	// #0
  4061ec:	cmp	w26, #0x2
  4061f0:	cset	w0, eq  // eq = none
  4061f4:	cbz	w11, 405e80 <ferror@plt+0x4540>
  4061f8:	and	w5, w22, w0
  4061fc:	b	4060ac <ferror@plt+0x476c>
  406200:	mov	w4, #0x72                  	// #114
  406204:	mov	w21, #0x0                   	// #0
  406208:	b	4061ec <ferror@plt+0x48ac>
  40620c:	mov	w4, #0x61                  	// #97
  406210:	b	4061c8 <ferror@plt+0x4888>
  406214:	cbnz	w11, 406b24 <ferror@plt+0x51e4>
  406218:	mov	w5, #0x0                   	// #0
  40621c:	cmp	w26, #0x2
  406220:	eor	w1, w24, #0x1
  406224:	cset	w0, eq  // eq = none
  406228:	ands	w1, w0, w1
  40622c:	b.eq	406430 <ferror@plt+0x4af0>  // b.none
  406230:	cmp	x23, x19
  406234:	b.ls	406240 <ferror@plt+0x4900>  // b.plast
  406238:	mov	w2, #0x27                  	// #39
  40623c:	strb	w2, [x28, x19]
  406240:	add	x2, x19, #0x1
  406244:	cmp	x23, x2
  406248:	b.ls	406254 <ferror@plt+0x4914>  // b.plast
  40624c:	mov	w3, #0x24                  	// #36
  406250:	strb	w3, [x28, x2]
  406254:	add	x2, x19, #0x2
  406258:	cmp	x23, x2
  40625c:	b.ls	406268 <ferror@plt+0x4928>  // b.plast
  406260:	mov	w3, #0x27                  	// #39
  406264:	strb	w3, [x28, x2]
  406268:	add	x2, x19, #0x3
  40626c:	cmp	x23, x2
  406270:	b.ls	406768 <ferror@plt+0x4e28>  // b.plast
  406274:	mov	w24, w1
  406278:	mov	w1, #0x5c                  	// #92
  40627c:	strb	w1, [x28, x2]
  406280:	cmp	w26, #0x2
  406284:	add	x19, x2, #0x1
  406288:	b.eq	406948 <ferror@plt+0x5008>  // b.none
  40628c:	add	x1, x20, #0x1
  406290:	mov	w4, #0x30                  	// #48
  406294:	cmp	x1, x25
  406298:	b.cs	4062b0 <ferror@plt+0x4970>  // b.hs, b.nlast
  40629c:	ldrb	w1, [x27, x1]
  4062a0:	sub	w1, w1, #0x30
  4062a4:	and	w1, w1, #0xff
  4062a8:	cmp	w1, #0x9
  4062ac:	b.ls	4067fc <ferror@plt+0x4ebc>  // b.plast
  4062b0:	eor	w1, w22, #0x1
  4062b4:	orr	w0, w0, w1
  4062b8:	mov	w1, w21
  4062bc:	mov	w21, #0x0                   	// #0
  4062c0:	cbz	w0, 405e60 <ferror@plt+0x4520>
  4062c4:	cbnz	w5, 405e74 <ferror@plt+0x4534>
  4062c8:	b	405f7c <ferror@plt+0x463c>
  4062cc:	ldrb	w4, [x27, x20]
  4062d0:	cmp	w4, #0x7e
  4062d4:	b.hi	405fd0 <ferror@plt+0x4690>  // b.pmore
  4062d8:	adrp	x0, 40a000 <ferror@plt+0x86c0>
  4062dc:	add	x0, x0, #0x138
  4062e0:	ldrh	w0, [x0, w4, uxtw #1]
  4062e4:	adr	x1, 4062f0 <ferror@plt+0x49b0>
  4062e8:	add	x0, x1, w0, sxth #2
  4062ec:	br	x0
  4062f0:	cmp	w26, #0x2
  4062f4:	mov	w21, #0x0                   	// #0
  4062f8:	cset	w1, eq  // eq = none
  4062fc:	cmp	w11, #0x0
  406300:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  406304:	b.eq	406038 <ferror@plt+0x46f8>  // b.none
  406308:	b	4060a4 <ferror@plt+0x4764>
  40630c:	cmp	w26, #0x2
  406310:	cset	w1, eq  // eq = none
  406314:	cmp	w11, #0x0
  406318:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  40631c:	b.eq	406038 <ferror@plt+0x46f8>  // b.none
  406320:	b	4060a4 <ferror@plt+0x4764>
  406324:	cbnz	w22, 406214 <ferror@plt+0x48d4>
  406328:	ldr	x0, [sp, #200]
  40632c:	mov	w5, #0x0                   	// #0
  406330:	tbz	w0, #0, 406138 <ferror@plt+0x47f8>
  406334:	add	x20, x20, #0x1
  406338:	b	405cd8 <ferror@plt+0x4398>
  40633c:	mov	w0, #0x66                  	// #102
  406340:	cbz	w22, 406138 <ferror@plt+0x47f8>
  406344:	b	4067f0 <ferror@plt+0x4eb0>
  406348:	mov	w0, #0x62                  	// #98
  40634c:	cbz	w22, 406138 <ferror@plt+0x47f8>
  406350:	b	4067f0 <ferror@plt+0x4eb0>
  406354:	adrp	x0, 40a000 <ferror@plt+0x86c0>
  406358:	add	x0, x0, #0x238
  40635c:	ldrh	w0, [x0, w4, uxtw #1]
  406360:	adr	x1, 40636c <ferror@plt+0x4a2c>
  406364:	add	x0, x1, w0, sxth #2
  406368:	br	x0
  40636c:	mov	w0, #0x0                   	// #0
  406370:	b	405e50 <ferror@plt+0x4510>
  406374:	mov	w0, #0x0                   	// #0
  406378:	mov	w5, #0x0                   	// #0
  40637c:	b	405e50 <ferror@plt+0x4510>
  406380:	cbnz	w26, 406bcc <ferror@plt+0x528c>
  406384:	mov	w10, #0x1                   	// #1
  406388:	mov	w7, #0x0                   	// #0
  40638c:	mov	w11, #0x0                   	// #0
  406390:	mov	w5, #0x0                   	// #0
  406394:	mov	x12, #0x0                   	// #0
  406398:	mov	x19, #0x0                   	// #0
  40639c:	str	xzr, [sp, #112]
  4063a0:	str	wzr, [sp, #120]
  4063a4:	str	xzr, [sp, #128]
  4063a8:	b	405cc8 <ferror@plt+0x4388>
  4063ac:	cmp	w26, #0x5
  4063b0:	b.ne	4063f4 <ferror@plt+0x4ab4>  // b.any
  4063b4:	cbnz	w20, 4069ec <ferror@plt+0x50ac>
  4063b8:	cbz	x23, 406918 <ferror@plt+0x4fd8>
  4063bc:	mov	w0, #0x22                  	// #34
  4063c0:	mov	w10, #0x1                   	// #1
  4063c4:	mov	x12, #0x1                   	// #1
  4063c8:	adrp	x1, 409000 <ferror@plt+0x76c0>
  4063cc:	mov	w5, w10
  4063d0:	add	x1, x1, #0xf90
  4063d4:	mov	x19, x12
  4063d8:	mov	w7, #0x0                   	// #0
  4063dc:	mov	w11, #0x0                   	// #0
  4063e0:	strb	w0, [x28]
  4063e4:	str	x1, [sp, #112]
  4063e8:	str	wzr, [sp, #120]
  4063ec:	str	xzr, [sp, #128]
  4063f0:	b	405cc8 <ferror@plt+0x4388>
  4063f4:	cmp	w26, #0x6
  4063f8:	b.ne	406bcc <ferror@plt+0x528c>  // b.any
  4063fc:	adrp	x26, 409000 <ferror@plt+0x76c0>
  406400:	mov	w10, #0x1                   	// #1
  406404:	add	x0, x26, #0xf90
  406408:	mov	w11, w10
  40640c:	mov	w5, w10
  406410:	mov	w7, #0x0                   	// #0
  406414:	mov	x12, #0x1                   	// #1
  406418:	mov	x19, #0x0                   	// #0
  40641c:	mov	w26, #0x5                   	// #5
  406420:	str	x0, [sp, #112]
  406424:	str	wzr, [sp, #120]
  406428:	str	xzr, [sp, #128]
  40642c:	b	405cc8 <ferror@plt+0x4388>
  406430:	mov	x2, x19
  406434:	cmp	x23, x19
  406438:	b.ls	406280 <ferror@plt+0x4940>  // b.plast
  40643c:	mov	w1, w24
  406440:	mov	w24, w1
  406444:	mov	w1, #0x5c                  	// #92
  406448:	strb	w1, [x28, x2]
  40644c:	b	406280 <ferror@plt+0x4940>
  406450:	cbnz	w11, 406b1c <ferror@plt+0x51dc>
  406454:	add	x20, x20, #0x1
  406458:	mov	w1, w24
  40645c:	mov	w21, #0x0                   	// #0
  406460:	mov	w4, #0x5c                  	// #92
  406464:	b	405f8c <ferror@plt+0x464c>
  406468:	cbnz	w11, 406b1c <ferror@plt+0x51dc>
  40646c:	mov	w21, #0x0                   	// #0
  406470:	mov	w1, #0x0                   	// #0
  406474:	mov	w4, #0x3f                  	// #63
  406478:	cbnz	w5, 405e74 <ferror@plt+0x4534>
  40647c:	b	405f7c <ferror@plt+0x463c>
  406480:	str	xzr, [sp, #232]
  406484:	cmn	x25, #0x1
  406488:	b.ne	4064c8 <ferror@plt+0x4b88>  // b.any
  40648c:	mov	x0, x27
  406490:	str	w4, [sp, #136]
  406494:	str	w5, [sp, #144]
  406498:	str	x12, [sp, #152]
  40649c:	str	w11, [sp, #160]
  4064a0:	str	w10, [sp, #172]
  4064a4:	str	x6, [sp, #176]
  4064a8:	bl	4015e0 <strlen@plt>
  4064ac:	ldr	w4, [sp, #136]
  4064b0:	mov	x25, x0
  4064b4:	ldr	w5, [sp, #144]
  4064b8:	ldr	w11, [sp, #160]
  4064bc:	ldr	w10, [sp, #172]
  4064c0:	ldr	x12, [sp, #152]
  4064c4:	ldr	x6, [sp, #176]
  4064c8:	mov	x8, #0x0                   	// #0
  4064cc:	str	x19, [sp, #184]
  4064d0:	mov	w19, w21
  4064d4:	mov	x21, x8
  4064d8:	str	w11, [sp, #136]
  4064dc:	str	x12, [sp, #144]
  4064e0:	str	w24, [sp, #152]
  4064e4:	str	w10, [sp, #160]
  4064e8:	stp	w4, w5, [sp, #172]
  4064ec:	str	x6, [sp, #216]
  4064f0:	add	x24, x20, x21
  4064f4:	add	x3, sp, #0xe8
  4064f8:	sub	x2, x25, x24
  4064fc:	add	x1, x27, x24
  406500:	add	x0, sp, #0xe4
  406504:	bl	408ca0 <ferror@plt+0x7360>
  406508:	mov	x13, #0x2b                  	// #43
  40650c:	mov	x3, x0
  406510:	movk	x13, #0x2, lsl #32
  406514:	cbz	x0, 40655c <ferror@plt+0x4c1c>
  406518:	cmn	x0, #0x1
  40651c:	b.eq	406a54 <ferror@plt+0x5114>  // b.none
  406520:	cmn	x0, #0x2
  406524:	mov	x7, #0x1                   	// #1
  406528:	b.eq	406a80 <ferror@plt+0x5140>  // b.none
  40652c:	ldr	w0, [sp, #136]
  406530:	cmp	w0, #0x0
  406534:	ccmp	w26, #0x2, #0x0, ne  // ne = any
  406538:	b.eq	4066c0 <ferror@plt+0x4d80>  // b.none
  40653c:	ldr	w0, [sp, #228]
  406540:	add	x21, x21, x3
  406544:	bl	4018f0 <iswprint@plt>
  406548:	cmp	w0, #0x0
  40654c:	csel	w19, w19, wzr, ne  // ne = any
  406550:	add	x0, sp, #0xe8
  406554:	bl	4017a0 <mbsinit@plt>
  406558:	cbz	w0, 4064f0 <ferror@plt+0x4bb0>
  40655c:	eor	w2, w19, #0x1
  406560:	mov	x8, x21
  406564:	ldr	w11, [sp, #136]
  406568:	mov	w21, w19
  40656c:	ldr	w24, [sp, #152]
  406570:	and	w2, w22, w2
  406574:	ldr	w10, [sp, #160]
  406578:	ldp	w4, w5, [sp, #172]
  40657c:	ldr	x12, [sp, #144]
  406580:	ldr	x19, [sp, #184]
  406584:	ldr	x6, [sp, #216]
  406588:	cmp	x8, #0x1
  40658c:	b.ls	40602c <ferror@plt+0x46ec>  // b.plast
  406590:	add	x8, x8, x20
  406594:	mov	w14, #0x0                   	// #0
  406598:	mov	w3, #0x27                  	// #39
  40659c:	mov	w7, #0x5c                  	// #92
  4065a0:	mov	w9, #0x24                  	// #36
  4065a4:	cbz	w2, 406664 <ferror@plt+0x4d24>
  4065a8:	cmp	w26, #0x2
  4065ac:	cset	w0, eq  // eq = none
  4065b0:	cbnz	w11, 4068a8 <ferror@plt+0x4f68>
  4065b4:	eor	w1, w24, #0x1
  4065b8:	ands	w0, w0, w1
  4065bc:	b.eq	4065f4 <ferror@plt+0x4cb4>  // b.none
  4065c0:	cmp	x23, x19
  4065c4:	b.ls	4065cc <ferror@plt+0x4c8c>  // b.plast
  4065c8:	strb	w3, [x28, x19]
  4065cc:	add	x1, x19, #0x1
  4065d0:	cmp	x23, x1
  4065d4:	b.ls	4065dc <ferror@plt+0x4c9c>  // b.plast
  4065d8:	strb	w9, [x28, x1]
  4065dc:	add	x1, x19, #0x2
  4065e0:	cmp	x23, x1
  4065e4:	b.ls	4065ec <ferror@plt+0x4cac>  // b.plast
  4065e8:	strb	w3, [x28, x1]
  4065ec:	add	x19, x19, #0x3
  4065f0:	mov	w24, w0
  4065f4:	cmp	x23, x19
  4065f8:	b.ls	406600 <ferror@plt+0x4cc0>  // b.plast
  4065fc:	strb	w7, [x28, x19]
  406600:	add	x0, x19, #0x1
  406604:	cmp	x23, x0
  406608:	b.ls	406618 <ferror@plt+0x4cd8>  // b.plast
  40660c:	lsr	w1, w4, #6
  406610:	add	w1, w1, #0x30
  406614:	strb	w1, [x28, x0]
  406618:	add	x0, x19, #0x2
  40661c:	cmp	x23, x0
  406620:	b.ls	406630 <ferror@plt+0x4cf0>  // b.plast
  406624:	ubfx	x1, x4, #3, #3
  406628:	add	w1, w1, #0x30
  40662c:	strb	w1, [x28, x0]
  406630:	and	w4, w4, #0x7
  406634:	add	x20, x20, #0x1
  406638:	add	w4, w4, #0x30
  40663c:	cmp	x20, x8
  406640:	add	x19, x19, #0x3
  406644:	b.cs	405ee4 <ferror@plt+0x45a4>  // b.hs, b.nlast
  406648:	mov	w14, w2
  40664c:	cmp	x23, x19
  406650:	b.ls	406658 <ferror@plt+0x4d18>  // b.plast
  406654:	strb	w4, [x28, x19]
  406658:	ldrb	w4, [x27, x20]
  40665c:	add	x19, x19, #0x1
  406660:	cbnz	w2, 4065a8 <ferror@plt+0x4c68>
  406664:	eor	w0, w14, #0x1
  406668:	and	w0, w24, w0
  40666c:	and	w0, w0, #0xff
  406670:	cbz	w5, 406684 <ferror@plt+0x4d44>
  406674:	cmp	x23, x19
  406678:	b.ls	406680 <ferror@plt+0x4d40>  // b.plast
  40667c:	strb	w7, [x28, x19]
  406680:	add	x19, x19, #0x1
  406684:	add	x20, x20, #0x1
  406688:	cmp	x20, x8
  40668c:	b.cs	4068a0 <ferror@plt+0x4f60>  // b.hs, b.nlast
  406690:	cbz	w0, 406910 <ferror@plt+0x4fd0>
  406694:	cmp	x23, x19
  406698:	b.ls	4066a0 <ferror@plt+0x4d60>  // b.plast
  40669c:	strb	w3, [x28, x19]
  4066a0:	add	x0, x19, #0x1
  4066a4:	cmp	x23, x0
  4066a8:	b.ls	4066b0 <ferror@plt+0x4d70>  // b.plast
  4066ac:	strb	w3, [x28, x0]
  4066b0:	add	x19, x19, #0x2
  4066b4:	mov	w5, #0x0                   	// #0
  4066b8:	mov	w24, #0x0                   	// #0
  4066bc:	b	40664c <ferror@plt+0x4d0c>
  4066c0:	cmp	x3, #0x1
  4066c4:	b.eq	40653c <ferror@plt+0x4bfc>  // b.none
  4066c8:	add	x2, x24, #0x1
  4066cc:	add	x0, x27, x3
  4066d0:	add	x2, x27, x2
  4066d4:	add	x9, x0, x24
  4066d8:	b	4066e8 <ferror@plt+0x4da8>
  4066dc:	add	x2, x2, #0x1
  4066e0:	cmp	x9, x2
  4066e4:	b.eq	40653c <ferror@plt+0x4bfc>  // b.none
  4066e8:	ldrb	w0, [x2]
  4066ec:	sub	w0, w0, #0x5b
  4066f0:	and	w0, w0, #0xff
  4066f4:	cmp	w0, #0x21
  4066f8:	b.hi	4066dc <ferror@plt+0x4d9c>  // b.pmore
  4066fc:	lsl	x0, x7, x0
  406700:	tst	x0, x13
  406704:	b.eq	4066dc <ferror@plt+0x4d9c>  // b.none
  406708:	b	4060a4 <ferror@plt+0x4764>
  40670c:	mov	w10, w26
  406710:	mov	w11, w26
  406714:	adrp	x26, 409000 <ferror@plt+0x76c0>
  406718:	add	x0, x26, #0xfb8
  40671c:	str	x0, [sp, #112]
  406720:	str	wzr, [sp, #120]
  406724:	mov	w7, #0x0                   	// #0
  406728:	mov	w5, #0x0                   	// #0
  40672c:	mov	x12, #0x1                   	// #1
  406730:	mov	x19, #0x0                   	// #0
  406734:	mov	w26, #0x2                   	// #2
  406738:	str	xzr, [sp, #128]
  40673c:	b	405cc8 <ferror@plt+0x4388>
  406740:	mov	w10, #0x1                   	// #1
  406744:	mov	w7, #0x0                   	// #0
  406748:	mov	w5, w10
  40674c:	mov	w11, #0x0                   	// #0
  406750:	mov	x12, #0x0                   	// #0
  406754:	mov	x19, #0x0                   	// #0
  406758:	str	xzr, [sp, #112]
  40675c:	str	wzr, [sp, #120]
  406760:	str	xzr, [sp, #128]
  406764:	b	405cc8 <ferror@plt+0x4388>
  406768:	add	x19, x19, #0x4
  40676c:	mov	w24, w1
  406770:	mov	w21, #0x0                   	// #0
  406774:	mov	w4, #0x30                  	// #48
  406778:	cbnz	w5, 405e74 <ferror@plt+0x4534>
  40677c:	b	405f7c <ferror@plt+0x463c>
  406780:	add	x20, x20, #0x1
  406784:	mov	w1, w24
  406788:	mov	w21, #0x0                   	// #0
  40678c:	b	405f8c <ferror@plt+0x464c>
  406790:	mov	w0, w5
  406794:	mov	w5, #0x0                   	// #0
  406798:	b	405e50 <ferror@plt+0x4510>
  40679c:	mov	w0, #0x0                   	// #0
  4067a0:	cbnz	x20, 406884 <ferror@plt+0x4f44>
  4067a4:	mov	w21, w5
  4067a8:	mov	w1, #0x0                   	// #0
  4067ac:	mov	w5, w0
  4067b0:	b	406038 <ferror@plt+0x46f8>
  4067b4:	mov	w1, w26
  4067b8:	adrp	x0, 409000 <ferror@plt+0x76c0>
  4067bc:	add	x0, x0, #0xfc0
  4067c0:	str	w11, [sp, #112]
  4067c4:	str	x6, [sp, #120]
  4067c8:	bl	405a50 <ferror@plt+0x4110>
  4067cc:	adrp	x1, 409000 <ferror@plt+0x76c0>
  4067d0:	str	x0, [sp, #208]
  4067d4:	add	x0, x1, #0xfb8
  4067d8:	mov	w1, w26
  4067dc:	bl	405a50 <ferror@plt+0x4110>
  4067e0:	str	x0, [sp, #240]
  4067e4:	ldr	w11, [sp, #112]
  4067e8:	ldr	x6, [sp, #120]
  4067ec:	b	405c40 <ferror@plt+0x4300>
  4067f0:	mov	w4, w0
  4067f4:	mov	w21, #0x0                   	// #0
  4067f8:	b	4061ec <ferror@plt+0x48ac>
  4067fc:	cmp	x23, x19
  406800:	b.ls	406808 <ferror@plt+0x4ec8>  // b.plast
  406804:	strb	w4, [x28, x19]
  406808:	add	x1, x2, #0x2
  40680c:	cmp	x23, x1
  406810:	b.ls	40681c <ferror@plt+0x4edc>  // b.plast
  406814:	mov	w3, #0x30                  	// #48
  406818:	strb	w3, [x28, x1]
  40681c:	add	x19, x2, #0x3
  406820:	mov	w4, #0x30                  	// #48
  406824:	b	4062b0 <ferror@plt+0x4970>
  406828:	mov	w0, #0x76                  	// #118
  40682c:	cbz	w22, 406138 <ferror@plt+0x47f8>
  406830:	b	4067f0 <ferror@plt+0x4eb0>
  406834:	mov	w0, #0x72                  	// #114
  406838:	b	4061b0 <ferror@plt+0x4870>
  40683c:	mov	w0, #0x61                  	// #97
  406840:	cbz	w22, 406138 <ferror@plt+0x47f8>
  406844:	b	4067f0 <ferror@plt+0x4eb0>
  406848:	mov	w0, #0x6e                  	// #110
  40684c:	b	4061b0 <ferror@plt+0x4870>
  406850:	mov	w0, #0x0                   	// #0
  406854:	mov	w21, w5
  406858:	mov	w1, #0x0                   	// #0
  40685c:	mov	w5, w0
  406860:	mov	w4, #0x20                  	// #32
  406864:	b	406038 <ferror@plt+0x46f8>
  406868:	mov	w5, #0x0                   	// #0
  40686c:	mov	w0, #0x74                  	// #116
  406870:	b	4061b0 <ferror@plt+0x4870>
  406874:	mov	w5, #0x0                   	// #0
  406878:	mov	w0, #0x76                  	// #118
  40687c:	cbz	w22, 406138 <ferror@plt+0x47f8>
  406880:	b	4067f0 <ferror@plt+0x4eb0>
  406884:	mov	w5, w0
  406888:	mov	w21, #0x0                   	// #0
  40688c:	mov	w1, #0x0                   	// #0
  406890:	b	405e60 <ferror@plt+0x4520>
  406894:	mov	w2, w22
  406898:	mov	w21, #0x0                   	// #0
  40689c:	b	406590 <ferror@plt+0x4c50>
  4068a0:	mov	w1, w0
  4068a4:	b	405f8c <ferror@plt+0x464c>
  4068a8:	mov	w5, w0
  4068ac:	b	4060ac <ferror@plt+0x476c>
  4068b0:	mov	w5, #0x1                   	// #1
  4068b4:	cbz	w20, 4068dc <ferror@plt+0x4f9c>
  4068b8:	mov	w10, #0x1                   	// #1
  4068bc:	adrp	x26, 409000 <ferror@plt+0x76c0>
  4068c0:	mov	w11, w10
  4068c4:	add	x0, x26, #0xfb8
  4068c8:	str	x0, [sp, #112]
  4068cc:	str	wzr, [sp, #120]
  4068d0:	b	406724 <ferror@plt+0x4de4>
  4068d4:	cbnz	w20, 406b7c <ferror@plt+0x523c>
  4068d8:	mov	w5, #0x0                   	// #0
  4068dc:	cbnz	x23, 406bb4 <ferror@plt+0x5274>
  4068e0:	adrp	x26, 409000 <ferror@plt+0x76c0>
  4068e4:	mov	x12, #0x1                   	// #1
  4068e8:	add	x0, x26, #0xfb8
  4068ec:	mov	x19, x12
  4068f0:	mov	w10, #0x1                   	// #1
  4068f4:	mov	w7, #0x0                   	// #0
  4068f8:	mov	w11, #0x0                   	// #0
  4068fc:	mov	w26, #0x2                   	// #2
  406900:	str	x0, [sp, #112]
  406904:	str	wzr, [sp, #120]
  406908:	str	xzr, [sp, #128]
  40690c:	b	405cc8 <ferror@plt+0x4388>
  406910:	mov	w5, #0x0                   	// #0
  406914:	b	40664c <ferror@plt+0x4d0c>
  406918:	mov	w10, #0x1                   	// #1
  40691c:	mov	x12, #0x1                   	// #1
  406920:	adrp	x0, 409000 <ferror@plt+0x76c0>
  406924:	mov	w5, w10
  406928:	add	x0, x0, #0xf90
  40692c:	mov	x19, x12
  406930:	mov	w7, #0x0                   	// #0
  406934:	mov	w11, #0x0                   	// #0
  406938:	str	x0, [sp, #112]
  40693c:	str	wzr, [sp, #120]
  406940:	str	xzr, [sp, #128]
  406944:	b	405cc8 <ferror@plt+0x4388>
  406948:	mov	w1, w21
  40694c:	mov	w4, #0x30                  	// #48
  406950:	mov	w21, #0x0                   	// #0
  406954:	cbnz	w5, 405e74 <ferror@plt+0x4534>
  406958:	b	405f7c <ferror@plt+0x463c>
  40695c:	ldrb	w3, [x27, x7]
  406960:	cmp	w3, #0x3e
  406964:	b.hi	406b68 <ferror@plt+0x5228>  // b.pmore
  406968:	mov	x0, #0x1                   	// #1
  40696c:	mov	x2, #0xa38200000000        	// #179778741075968
  406970:	movk	x2, #0x7000, lsl #48
  406974:	lsl	x0, x0, x3
  406978:	mov	w1, #0x0                   	// #0
  40697c:	tst	x0, x2
  406980:	mov	w21, #0x0                   	// #0
  406984:	b.eq	406038 <ferror@plt+0x46f8>  // b.none
  406988:	cbnz	w11, 4060b8 <ferror@plt+0x4778>
  40698c:	cmp	x23, x19
  406990:	b.ls	406998 <ferror@plt+0x5058>  // b.plast
  406994:	strb	w4, [x28, x19]
  406998:	add	x0, x19, #0x1
  40699c:	cmp	x23, x0
  4069a0:	b.ls	4069ac <ferror@plt+0x506c>  // b.plast
  4069a4:	mov	w1, #0x22                  	// #34
  4069a8:	strb	w1, [x28, x0]
  4069ac:	add	x0, x19, #0x2
  4069b0:	cmp	x23, x0
  4069b4:	b.ls	4069c0 <ferror@plt+0x5080>  // b.plast
  4069b8:	mov	w1, #0x22                  	// #34
  4069bc:	strb	w1, [x28, x0]
  4069c0:	add	x0, x19, #0x3
  4069c4:	cmp	x23, x0
  4069c8:	b.ls	4069d4 <ferror@plt+0x5094>  // b.plast
  4069cc:	mov	w1, #0x3f                  	// #63
  4069d0:	strb	w1, [x28, x0]
  4069d4:	add	x19, x19, #0x4
  4069d8:	mov	w4, w3
  4069dc:	mov	x20, x7
  4069e0:	mov	w0, #0x0                   	// #0
  4069e4:	mov	w21, #0x0                   	// #0
  4069e8:	b	4062b0 <ferror@plt+0x4970>
  4069ec:	mov	w10, #0x1                   	// #1
  4069f0:	adrp	x0, 409000 <ferror@plt+0x76c0>
  4069f4:	mov	w11, w10
  4069f8:	add	x0, x0, #0xf90
  4069fc:	mov	w5, w10
  406a00:	mov	w7, #0x0                   	// #0
  406a04:	mov	x12, #0x1                   	// #1
  406a08:	mov	x19, #0x0                   	// #0
  406a0c:	str	x0, [sp, #112]
  406a10:	str	wzr, [sp, #120]
  406a14:	str	xzr, [sp, #128]
  406a18:	b	405cc8 <ferror@plt+0x4388>
  406a1c:	mov	w0, w5
  406a20:	b	4067a0 <ferror@plt+0x4e60>
  406a24:	mov	w0, w5
  406a28:	b	406854 <ferror@plt+0x4f14>
  406a2c:	ldr	x1, [sp, #208]
  406a30:	ldrb	w0, [x1]
  406a34:	cbz	w0, 405c48 <ferror@plt+0x4308>
  406a38:	cmp	x23, x19
  406a3c:	b.ls	406a44 <ferror@plt+0x5104>  // b.plast
  406a40:	strb	w0, [x28, x19]
  406a44:	add	x19, x19, #0x1
  406a48:	ldrb	w0, [x1, x19]
  406a4c:	cbnz	w0, 406a38 <ferror@plt+0x50f8>
  406a50:	b	405c48 <ferror@plt+0x4308>
  406a54:	mov	x8, x21
  406a58:	ldr	w11, [sp, #136]
  406a5c:	ldr	w24, [sp, #152]
  406a60:	mov	w2, w22
  406a64:	ldr	w10, [sp, #160]
  406a68:	mov	w21, #0x0                   	// #0
  406a6c:	ldp	w4, w5, [sp, #172]
  406a70:	ldr	x12, [sp, #144]
  406a74:	ldr	x19, [sp, #184]
  406a78:	ldr	x6, [sp, #216]
  406a7c:	b	406588 <ferror@plt+0x4c48>
  406a80:	mov	x9, x24
  406a84:	cmp	x24, x25
  406a88:	ldr	w11, [sp, #136]
  406a8c:	mov	x8, x21
  406a90:	ldr	w24, [sp, #152]
  406a94:	ldr	w10, [sp, #160]
  406a98:	ldp	w4, w5, [sp, #172]
  406a9c:	ldr	x12, [sp, #144]
  406aa0:	ldr	x19, [sp, #184]
  406aa4:	ldr	x6, [sp, #216]
  406aa8:	b.cc	406ac0 <ferror@plt+0x5180>  // b.lo, b.ul, b.last
  406aac:	b	406ac8 <ferror@plt+0x5188>
  406ab0:	add	x8, x8, #0x1
  406ab4:	add	x9, x20, x8
  406ab8:	cmp	x25, x9
  406abc:	b.ls	406ac8 <ferror@plt+0x5188>  // b.plast
  406ac0:	ldrb	w0, [x27, x9]
  406ac4:	cbnz	w0, 406ab0 <ferror@plt+0x5170>
  406ac8:	mov	w2, w22
  406acc:	mov	w21, #0x0                   	// #0
  406ad0:	b	406588 <ferror@plt+0x4c48>
  406ad4:	mov	w0, w11
  406ad8:	ldr	x1, [sp, #112]
  406adc:	cmp	x1, #0x0
  406ae0:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  406ae4:	b.eq	406b0c <ferror@plt+0x51cc>  // b.none
  406ae8:	ldrb	w0, [x1]
  406aec:	cbz	w0, 406b0c <ferror@plt+0x51cc>
  406af0:	sub	x26, x1, x19
  406af4:	cmp	x23, x19
  406af8:	b.ls	406b00 <ferror@plt+0x51c0>  // b.plast
  406afc:	strb	w0, [x28, x19]
  406b00:	add	x19, x19, #0x1
  406b04:	ldrb	w0, [x26, x19]
  406b08:	cbnz	w0, 406af4 <ferror@plt+0x51b4>
  406b0c:	cmp	x23, x19
  406b10:	b.ls	4060ec <ferror@plt+0x47ac>  // b.plast
  406b14:	strb	wzr, [x28, x19]
  406b18:	b	4060ec <ferror@plt+0x47ac>
  406b1c:	mov	w5, w22
  406b20:	b	4060ac <ferror@plt+0x476c>
  406b24:	cmp	w26, #0x2
  406b28:	cset	w5, eq  // eq = none
  406b2c:	b	4060ac <ferror@plt+0x476c>
  406b30:	ldr	w5, [sp, #200]
  406b34:	mov	x3, x25
  406b38:	ldr	x1, [sp, #128]
  406b3c:	mov	x2, x27
  406b40:	ldr	x7, [sp, #208]
  406b44:	mov	w4, #0x5                   	// #5
  406b48:	ldr	x0, [sp, #240]
  406b4c:	str	x0, [sp]
  406b50:	mov	x0, x28
  406b54:	bl	405bb8 <ferror@plt+0x4278>
  406b58:	mov	x19, x0
  406b5c:	b	4060ec <ferror@plt+0x47ac>
  406b60:	ldr	w0, [sp, #120]
  406b64:	b	406ad8 <ferror@plt+0x5198>
  406b68:	mov	w1, #0x0                   	// #0
  406b6c:	mov	w21, #0x0                   	// #0
  406b70:	b	406038 <ferror@plt+0x46f8>
  406b74:	mov	w26, #0x2                   	// #2
  406b78:	b	4060ac <ferror@plt+0x476c>
  406b7c:	mov	w10, #0x1                   	// #1
  406b80:	adrp	x0, 409000 <ferror@plt+0x76c0>
  406b84:	mov	w11, w10
  406b88:	add	x0, x0, #0xfb8
  406b8c:	mov	w7, #0x0                   	// #0
  406b90:	mov	w5, #0x0                   	// #0
  406b94:	mov	x12, #0x1                   	// #1
  406b98:	mov	x19, #0x0                   	// #0
  406b9c:	str	x0, [sp, #112]
  406ba0:	str	wzr, [sp, #120]
  406ba4:	str	xzr, [sp, #128]
  406ba8:	b	405cc8 <ferror@plt+0x4388>
  406bac:	ldr	x23, [sp, #128]
  406bb0:	b	405f58 <ferror@plt+0x4618>
  406bb4:	mov	w7, #0x0                   	// #0
  406bb8:	mov	w0, #0x0                   	// #0
  406bbc:	mov	w10, #0x1                   	// #1
  406bc0:	mov	x1, #0x0                   	// #0
  406bc4:	str	x23, [sp, #128]
  406bc8:	b	405e18 <ferror@plt+0x44d8>
  406bcc:	bl	401780 <abort@plt>
  406bd0:	sub	sp, sp, #0x80
  406bd4:	stp	x29, x30, [sp, #16]
  406bd8:	add	x29, sp, #0x10
  406bdc:	stp	x19, x20, [sp, #32]
  406be0:	mov	w19, w0
  406be4:	mov	x20, x3
  406be8:	stp	x21, x22, [sp, #48]
  406bec:	stp	x23, x24, [sp, #64]
  406bf0:	mov	x23, x1
  406bf4:	mov	x24, x2
  406bf8:	stp	x25, x26, [sp, #80]
  406bfc:	stp	x27, x28, [sp, #96]
  406c00:	bl	401910 <__errno_location@plt>
  406c04:	mov	x22, x0
  406c08:	ldr	w0, [x0]
  406c0c:	adrp	x27, 41c000 <ferror@plt+0x1a6c0>
  406c10:	str	w0, [sp, #116]
  406c14:	ldr	x21, [x27, #536]
  406c18:	tbnz	w19, #31, 406d70 <ferror@plt+0x5430>
  406c1c:	add	x26, x27, #0x218
  406c20:	ldr	w0, [x26, #8]
  406c24:	cmp	w0, w19
  406c28:	b.gt	406c78 <ferror@plt+0x5338>
  406c2c:	mov	w0, #0x7fffffff            	// #2147483647
  406c30:	cmp	w19, w0
  406c34:	b.eq	406d6c <ferror@plt+0x542c>  // b.none
  406c38:	add	w28, w19, #0x1
  406c3c:	add	x0, x26, #0x10
  406c40:	cmp	x21, x0
  406c44:	sbfiz	x1, x28, #4, #32
  406c48:	b.eq	406d50 <ferror@plt+0x5410>  // b.none
  406c4c:	mov	x0, x21
  406c50:	bl	407a08 <ferror@plt+0x60c8>
  406c54:	mov	x21, x0
  406c58:	str	x0, [x27, #536]
  406c5c:	ldr	w0, [x26, #8]
  406c60:	mov	w1, #0x0                   	// #0
  406c64:	sub	w2, w28, w0
  406c68:	add	x0, x21, w0, sxtw #4
  406c6c:	sbfiz	x2, x2, #4, #32
  406c70:	bl	401700 <memset@plt>
  406c74:	str	w28, [x26, #8]
  406c78:	sbfiz	x19, x19, #4, #32
  406c7c:	add	x26, x20, #0x8
  406c80:	add	x0, x21, x19
  406c84:	str	x0, [sp, #120]
  406c88:	ldp	w4, w5, [x20]
  406c8c:	mov	x6, x26
  406c90:	ldr	x7, [x20, #40]
  406c94:	orr	w25, w5, #0x1
  406c98:	ldr	x27, [x21, x19]
  406c9c:	mov	x3, x24
  406ca0:	ldr	x28, [x0, #8]
  406ca4:	mov	x1, x27
  406ca8:	ldr	x0, [x20, #48]
  406cac:	str	x0, [sp]
  406cb0:	mov	x2, x23
  406cb4:	mov	w5, w25
  406cb8:	mov	x0, x28
  406cbc:	bl	405bb8 <ferror@plt+0x4278>
  406cc0:	cmp	x27, x0
  406cc4:	b.hi	406d24 <ferror@plt+0x53e4>  // b.pmore
  406cc8:	add	x27, x0, #0x1
  406ccc:	str	x27, [x21, x19]
  406cd0:	adrp	x0, 41c000 <ferror@plt+0x1a6c0>
  406cd4:	add	x0, x0, #0x2f8
  406cd8:	cmp	x28, x0
  406cdc:	b.eq	406ce8 <ferror@plt+0x53a8>  // b.none
  406ce0:	mov	x0, x28
  406ce4:	bl	401850 <free@plt>
  406ce8:	mov	x0, x27
  406cec:	bl	4079a8 <ferror@plt+0x6068>
  406cf0:	ldr	x1, [sp, #120]
  406cf4:	mov	x28, x0
  406cf8:	ldr	w4, [x20]
  406cfc:	mov	x6, x26
  406d00:	ldr	x7, [x20, #40]
  406d04:	str	x0, [x1, #8]
  406d08:	ldr	x1, [x20, #48]
  406d0c:	str	x1, [sp]
  406d10:	mov	w5, w25
  406d14:	mov	x3, x24
  406d18:	mov	x2, x23
  406d1c:	mov	x1, x27
  406d20:	bl	405bb8 <ferror@plt+0x4278>
  406d24:	ldr	w0, [sp, #116]
  406d28:	ldp	x29, x30, [sp, #16]
  406d2c:	ldp	x19, x20, [sp, #32]
  406d30:	ldp	x23, x24, [sp, #64]
  406d34:	ldp	x25, x26, [sp, #80]
  406d38:	str	w0, [x22]
  406d3c:	mov	x0, x28
  406d40:	ldp	x21, x22, [sp, #48]
  406d44:	ldp	x27, x28, [sp, #96]
  406d48:	add	sp, sp, #0x80
  406d4c:	ret
  406d50:	mov	x0, #0x0                   	// #0
  406d54:	bl	407a08 <ferror@plt+0x60c8>
  406d58:	mov	x21, x0
  406d5c:	str	x0, [x27, #536]
  406d60:	ldp	x0, x1, [x26, #16]
  406d64:	stp	x0, x1, [x21]
  406d68:	b	406c5c <ferror@plt+0x531c>
  406d6c:	bl	407c00 <ferror@plt+0x62c0>
  406d70:	bl	401780 <abort@plt>
  406d74:	nop
  406d78:	stp	x29, x30, [sp, #-48]!
  406d7c:	mov	x29, sp
  406d80:	stp	x19, x20, [sp, #16]
  406d84:	mov	x20, x0
  406d88:	str	x21, [sp, #32]
  406d8c:	bl	401910 <__errno_location@plt>
  406d90:	adrp	x2, 41c000 <ferror@plt+0x1a6c0>
  406d94:	mov	x19, x0
  406d98:	add	x2, x2, #0x2f8
  406d9c:	cmp	x20, #0x0
  406da0:	add	x2, x2, #0x100
  406da4:	mov	x1, #0x38                  	// #56
  406da8:	ldr	w21, [x19]
  406dac:	csel	x0, x2, x20, eq  // eq = none
  406db0:	bl	407ba0 <ferror@plt+0x6260>
  406db4:	str	w21, [x19]
  406db8:	ldp	x19, x20, [sp, #16]
  406dbc:	ldr	x21, [sp, #32]
  406dc0:	ldp	x29, x30, [sp], #48
  406dc4:	ret
  406dc8:	adrp	x1, 41c000 <ferror@plt+0x1a6c0>
  406dcc:	add	x1, x1, #0x2f8
  406dd0:	cmp	x0, #0x0
  406dd4:	add	x1, x1, #0x100
  406dd8:	csel	x0, x1, x0, eq  // eq = none
  406ddc:	ldr	w0, [x0]
  406de0:	ret
  406de4:	nop
  406de8:	adrp	x2, 41c000 <ferror@plt+0x1a6c0>
  406dec:	add	x2, x2, #0x2f8
  406df0:	cmp	x0, #0x0
  406df4:	add	x2, x2, #0x100
  406df8:	csel	x0, x2, x0, eq  // eq = none
  406dfc:	str	w1, [x0]
  406e00:	ret
  406e04:	nop
  406e08:	adrp	x3, 41c000 <ferror@plt+0x1a6c0>
  406e0c:	add	x3, x3, #0x2f8
  406e10:	cmp	x0, #0x0
  406e14:	add	x3, x3, #0x100
  406e18:	csel	x0, x3, x0, eq  // eq = none
  406e1c:	ubfx	x4, x1, #5, #3
  406e20:	add	x3, x0, #0x8
  406e24:	and	w1, w1, #0x1f
  406e28:	ldr	w5, [x3, x4, lsl #2]
  406e2c:	lsr	w0, w5, w1
  406e30:	eor	w2, w0, w2
  406e34:	and	w2, w2, #0x1
  406e38:	and	w0, w0, #0x1
  406e3c:	lsl	w2, w2, w1
  406e40:	eor	w2, w2, w5
  406e44:	str	w2, [x3, x4, lsl #2]
  406e48:	ret
  406e4c:	nop
  406e50:	adrp	x3, 41c000 <ferror@plt+0x1a6c0>
  406e54:	add	x3, x3, #0x2f8
  406e58:	cmp	x0, #0x0
  406e5c:	add	x3, x3, #0x100
  406e60:	csel	x2, x3, x0, eq  // eq = none
  406e64:	ldr	w0, [x2, #4]
  406e68:	str	w1, [x2, #4]
  406e6c:	ret
  406e70:	adrp	x3, 41c000 <ferror@plt+0x1a6c0>
  406e74:	add	x3, x3, #0x2f8
  406e78:	cmp	x0, #0x0
  406e7c:	add	x3, x3, #0x100
  406e80:	csel	x0, x3, x0, eq  // eq = none
  406e84:	mov	w3, #0xa                   	// #10
  406e88:	cmp	x1, #0x0
  406e8c:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  406e90:	str	w3, [x0]
  406e94:	b.eq	406ea0 <ferror@plt+0x5560>  // b.none
  406e98:	stp	x1, x2, [x0, #40]
  406e9c:	ret
  406ea0:	stp	x29, x30, [sp, #-16]!
  406ea4:	mov	x29, sp
  406ea8:	bl	401780 <abort@plt>
  406eac:	nop
  406eb0:	sub	sp, sp, #0x50
  406eb4:	adrp	x5, 41c000 <ferror@plt+0x1a6c0>
  406eb8:	stp	x29, x30, [sp, #16]
  406ebc:	add	x29, sp, #0x10
  406ec0:	stp	x19, x20, [sp, #32]
  406ec4:	mov	x19, x4
  406ec8:	add	x4, x5, #0x2f8
  406ecc:	cmp	x19, #0x0
  406ed0:	add	x4, x4, #0x100
  406ed4:	csel	x19, x4, x19, eq  // eq = none
  406ed8:	mov	x20, x3
  406edc:	stp	x21, x22, [sp, #48]
  406ee0:	mov	x21, x0
  406ee4:	mov	x22, x1
  406ee8:	str	x23, [sp, #64]
  406eec:	mov	x23, x2
  406ef0:	bl	401910 <__errno_location@plt>
  406ef4:	ldp	x7, x8, [x19, #40]
  406ef8:	mov	x3, x20
  406efc:	mov	x20, x0
  406f00:	mov	x0, x21
  406f04:	ldp	w4, w5, [x19]
  406f08:	mov	x2, x23
  406f0c:	ldr	w21, [x20]
  406f10:	mov	x1, x22
  406f14:	str	x8, [sp]
  406f18:	add	x6, x19, #0x8
  406f1c:	bl	405bb8 <ferror@plt+0x4278>
  406f20:	ldp	x29, x30, [sp, #16]
  406f24:	ldr	x23, [sp, #64]
  406f28:	str	w21, [x20]
  406f2c:	ldp	x19, x20, [sp, #32]
  406f30:	ldp	x21, x22, [sp, #48]
  406f34:	add	sp, sp, #0x50
  406f38:	ret
  406f3c:	nop
  406f40:	sub	sp, sp, #0x70
  406f44:	adrp	x4, 41c000 <ferror@plt+0x1a6c0>
  406f48:	add	x4, x4, #0x2f8
  406f4c:	cmp	x3, #0x0
  406f50:	add	x4, x4, #0x100
  406f54:	stp	x29, x30, [sp, #16]
  406f58:	add	x29, sp, #0x10
  406f5c:	stp	x19, x20, [sp, #32]
  406f60:	csel	x19, x4, x3, eq  // eq = none
  406f64:	mov	x20, x2
  406f68:	stp	x21, x22, [sp, #48]
  406f6c:	mov	x22, x0
  406f70:	stp	x23, x24, [sp, #64]
  406f74:	mov	x23, x1
  406f78:	stp	x25, x26, [sp, #80]
  406f7c:	stp	x27, x28, [sp, #96]
  406f80:	bl	401910 <__errno_location@plt>
  406f84:	ldr	w28, [x0]
  406f88:	ldp	w4, w5, [x19]
  406f8c:	mov	x21, x0
  406f90:	ldp	x7, x0, [x19, #40]
  406f94:	cmp	x20, #0x0
  406f98:	cset	w24, eq  // eq = none
  406f9c:	add	x27, x19, #0x8
  406fa0:	orr	w24, w24, w5
  406fa4:	mov	x6, x27
  406fa8:	mov	x3, x23
  406fac:	mov	x2, x22
  406fb0:	mov	w5, w24
  406fb4:	str	x0, [sp]
  406fb8:	mov	x1, #0x0                   	// #0
  406fbc:	mov	x0, #0x0                   	// #0
  406fc0:	bl	405bb8 <ferror@plt+0x4278>
  406fc4:	add	x26, x0, #0x1
  406fc8:	mov	x25, x0
  406fcc:	mov	x0, x26
  406fd0:	bl	4079a8 <ferror@plt+0x6068>
  406fd4:	ldp	x7, x1, [x19, #40]
  406fd8:	mov	w5, w24
  406fdc:	ldr	w4, [x19]
  406fe0:	mov	x6, x27
  406fe4:	str	x1, [sp]
  406fe8:	mov	x3, x23
  406fec:	mov	x2, x22
  406ff0:	mov	x19, x0
  406ff4:	mov	x1, x26
  406ff8:	bl	405bb8 <ferror@plt+0x4278>
  406ffc:	str	w28, [x21]
  407000:	cbz	x20, 407008 <ferror@plt+0x56c8>
  407004:	str	x25, [x20]
  407008:	mov	x0, x19
  40700c:	ldp	x29, x30, [sp, #16]
  407010:	ldp	x19, x20, [sp, #32]
  407014:	ldp	x21, x22, [sp, #48]
  407018:	ldp	x23, x24, [sp, #64]
  40701c:	ldp	x25, x26, [sp, #80]
  407020:	ldp	x27, x28, [sp, #96]
  407024:	add	sp, sp, #0x70
  407028:	ret
  40702c:	nop
  407030:	mov	x3, x2
  407034:	mov	x2, #0x0                   	// #0
  407038:	b	406f40 <ferror@plt+0x5600>
  40703c:	nop
  407040:	stp	x29, x30, [sp, #-64]!
  407044:	mov	x29, sp
  407048:	stp	x21, x22, [sp, #32]
  40704c:	str	x23, [sp, #48]
  407050:	adrp	x23, 41c000 <ferror@plt+0x1a6c0>
  407054:	add	x22, x23, #0x218
  407058:	stp	x19, x20, [sp, #16]
  40705c:	ldr	x21, [x23, #536]
  407060:	ldr	w20, [x22, #8]
  407064:	cmp	w20, #0x1
  407068:	b.le	407090 <ferror@plt+0x5750>
  40706c:	sub	w0, w20, #0x2
  407070:	add	x20, x21, #0x28
  407074:	add	x19, x21, #0x18
  407078:	add	x20, x20, w0, uxtw #4
  40707c:	nop
  407080:	ldr	x0, [x19], #16
  407084:	bl	401850 <free@plt>
  407088:	cmp	x19, x20
  40708c:	b.ne	407080 <ferror@plt+0x5740>  // b.any
  407090:	ldr	x0, [x21, #8]
  407094:	adrp	x19, 41c000 <ferror@plt+0x1a6c0>
  407098:	add	x19, x19, #0x2f8
  40709c:	cmp	x0, x19
  4070a0:	b.eq	4070b0 <ferror@plt+0x5770>  // b.none
  4070a4:	bl	401850 <free@plt>
  4070a8:	mov	x0, #0x100                 	// #256
  4070ac:	stp	x0, x19, [x22, #16]
  4070b0:	add	x19, x22, #0x10
  4070b4:	cmp	x21, x19
  4070b8:	b.eq	4070c8 <ferror@plt+0x5788>  // b.none
  4070bc:	mov	x0, x21
  4070c0:	bl	401850 <free@plt>
  4070c4:	str	x19, [x23, #536]
  4070c8:	mov	w0, #0x1                   	// #1
  4070cc:	str	w0, [x22, #8]
  4070d0:	ldp	x19, x20, [sp, #16]
  4070d4:	ldp	x21, x22, [sp, #32]
  4070d8:	ldr	x23, [sp, #48]
  4070dc:	ldp	x29, x30, [sp], #64
  4070e0:	ret
  4070e4:	nop
  4070e8:	adrp	x3, 41c000 <ferror@plt+0x1a6c0>
  4070ec:	add	x3, x3, #0x2f8
  4070f0:	add	x3, x3, #0x100
  4070f4:	mov	x2, #0xffffffffffffffff    	// #-1
  4070f8:	b	406bd0 <ferror@plt+0x5290>
  4070fc:	nop
  407100:	adrp	x3, 41c000 <ferror@plt+0x1a6c0>
  407104:	add	x3, x3, #0x2f8
  407108:	add	x3, x3, #0x100
  40710c:	b	406bd0 <ferror@plt+0x5290>
  407110:	adrp	x3, 41c000 <ferror@plt+0x1a6c0>
  407114:	add	x3, x3, #0x2f8
  407118:	mov	x1, x0
  40711c:	add	x3, x3, #0x100
  407120:	mov	x2, #0xffffffffffffffff    	// #-1
  407124:	mov	w0, #0x0                   	// #0
  407128:	b	406bd0 <ferror@plt+0x5290>
  40712c:	nop
  407130:	adrp	x3, 41c000 <ferror@plt+0x1a6c0>
  407134:	add	x3, x3, #0x2f8
  407138:	mov	x2, x1
  40713c:	add	x3, x3, #0x100
  407140:	mov	x1, x0
  407144:	mov	w0, #0x0                   	// #0
  407148:	b	406bd0 <ferror@plt+0x5290>
  40714c:	nop
  407150:	stp	x29, x30, [sp, #-96]!
  407154:	add	x8, sp, #0x28
  407158:	mov	x29, sp
  40715c:	stp	x19, x20, [sp, #16]
  407160:	mov	x20, x2
  407164:	mov	w19, w0
  407168:	mov	w0, w1
  40716c:	bl	405a20 <ferror@plt+0x40e0>
  407170:	add	x3, sp, #0x28
  407174:	mov	x1, x20
  407178:	mov	w0, w19
  40717c:	mov	x2, #0xffffffffffffffff    	// #-1
  407180:	bl	406bd0 <ferror@plt+0x5290>
  407184:	ldp	x19, x20, [sp, #16]
  407188:	ldp	x29, x30, [sp], #96
  40718c:	ret
  407190:	stp	x29, x30, [sp, #-112]!
  407194:	add	x8, sp, #0x38
  407198:	mov	x29, sp
  40719c:	stp	x19, x20, [sp, #16]
  4071a0:	mov	x20, x2
  4071a4:	mov	w19, w0
  4071a8:	mov	w0, w1
  4071ac:	str	x21, [sp, #32]
  4071b0:	mov	x21, x3
  4071b4:	bl	405a20 <ferror@plt+0x40e0>
  4071b8:	add	x3, sp, #0x38
  4071bc:	mov	x2, x21
  4071c0:	mov	x1, x20
  4071c4:	mov	w0, w19
  4071c8:	bl	406bd0 <ferror@plt+0x5290>
  4071cc:	ldp	x19, x20, [sp, #16]
  4071d0:	ldr	x21, [sp, #32]
  4071d4:	ldp	x29, x30, [sp], #112
  4071d8:	ret
  4071dc:	nop
  4071e0:	mov	x2, x1
  4071e4:	mov	w1, w0
  4071e8:	mov	w0, #0x0                   	// #0
  4071ec:	b	407150 <ferror@plt+0x5810>
  4071f0:	mov	x4, x1
  4071f4:	mov	x3, x2
  4071f8:	mov	w1, w0
  4071fc:	mov	x2, x4
  407200:	mov	w0, #0x0                   	// #0
  407204:	b	407190 <ferror@plt+0x5850>
  407208:	adrp	x3, 41c000 <ferror@plt+0x1a6c0>
  40720c:	add	x3, x3, #0x2f8
  407210:	stp	x29, x30, [sp, #-80]!
  407214:	add	x5, x3, #0x100
  407218:	ubfx	x7, x2, #5, #3
  40721c:	mov	x29, sp
  407220:	ldp	x8, x9, [x3, #256]
  407224:	stp	x8, x9, [sp, #24]
  407228:	add	x6, sp, #0x20
  40722c:	and	w8, w2, #0x1f
  407230:	add	x4, sp, #0x18
  407234:	ldp	x2, x3, [x3, #272]
  407238:	stp	x2, x3, [sp, #40]
  40723c:	ldp	x2, x3, [x5, #32]
  407240:	stp	x2, x3, [sp, #56]
  407244:	mov	x2, x1
  407248:	mov	x3, x4
  40724c:	ldr	x1, [x5, #48]
  407250:	str	x1, [sp, #72]
  407254:	mov	x1, x0
  407258:	mov	w0, #0x0                   	// #0
  40725c:	ldr	w5, [x6, x7, lsl #2]
  407260:	lsr	w4, w5, w8
  407264:	mvn	w4, w4
  407268:	and	w4, w4, #0x1
  40726c:	lsl	w4, w4, w8
  407270:	eor	w4, w4, w5
  407274:	str	w4, [x6, x7, lsl #2]
  407278:	bl	406bd0 <ferror@plt+0x5290>
  40727c:	ldp	x29, x30, [sp], #80
  407280:	ret
  407284:	nop
  407288:	mov	w2, w1
  40728c:	mov	x1, #0xffffffffffffffff    	// #-1
  407290:	b	407208 <ferror@plt+0x58c8>
  407294:	nop
  407298:	mov	w2, #0x3a                  	// #58
  40729c:	mov	x1, #0xffffffffffffffff    	// #-1
  4072a0:	b	407208 <ferror@plt+0x58c8>
  4072a4:	nop
  4072a8:	mov	w2, #0x3a                  	// #58
  4072ac:	b	407208 <ferror@plt+0x58c8>
  4072b0:	stp	x29, x30, [sp, #-160]!
  4072b4:	mov	x29, sp
  4072b8:	add	x8, sp, #0x20
  4072bc:	stp	x19, x20, [sp, #16]
  4072c0:	mov	x20, x2
  4072c4:	mov	w19, w0
  4072c8:	mov	w0, w1
  4072cc:	bl	405a20 <ferror@plt+0x40e0>
  4072d0:	ldp	x0, x1, [sp, #32]
  4072d4:	stp	x0, x1, [sp, #104]
  4072d8:	add	x3, sp, #0x68
  4072dc:	ldr	w2, [sp, #116]
  4072e0:	mov	x1, x20
  4072e4:	ldp	x6, x7, [sp, #48]
  4072e8:	mvn	w4, w2
  4072ec:	ldp	x8, x9, [sp, #64]
  4072f0:	and	w4, w4, #0x4000000
  4072f4:	ldr	x5, [sp, #80]
  4072f8:	eor	w4, w4, w2
  4072fc:	mov	w0, w19
  407300:	mov	x2, #0xffffffffffffffff    	// #-1
  407304:	str	w4, [sp, #116]
  407308:	stp	x6, x7, [sp, #120]
  40730c:	stp	x8, x9, [sp, #136]
  407310:	str	x5, [sp, #152]
  407314:	bl	406bd0 <ferror@plt+0x5290>
  407318:	ldp	x19, x20, [sp, #16]
  40731c:	ldp	x29, x30, [sp], #160
  407320:	ret
  407324:	nop
  407328:	adrp	x5, 41c000 <ferror@plt+0x1a6c0>
  40732c:	add	x5, x5, #0x2f8
  407330:	stp	x29, x30, [sp, #-80]!
  407334:	mov	x6, x1
  407338:	mov	w1, #0xa                   	// #10
  40733c:	mov	x29, sp
  407340:	ldp	x8, x9, [x5, #256]
  407344:	stp	x8, x9, [sp, #24]
  407348:	cmp	x6, #0x0
  40734c:	str	w1, [sp, #24]
  407350:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  407354:	ldp	x10, x11, [x5, #272]
  407358:	stp	x10, x11, [sp, #40]
  40735c:	ldp	x8, x9, [x5, #288]
  407360:	stp	x8, x9, [sp, #56]
  407364:	ldr	x1, [x5, #304]
  407368:	str	x1, [sp, #72]
  40736c:	b.eq	407390 <ferror@plt+0x5a50>  // b.none
  407370:	mov	x5, x2
  407374:	mov	x1, x3
  407378:	mov	x2, x4
  40737c:	add	x3, sp, #0x18
  407380:	stp	x6, x5, [sp, #64]
  407384:	bl	406bd0 <ferror@plt+0x5290>
  407388:	ldp	x29, x30, [sp], #80
  40738c:	ret
  407390:	bl	401780 <abort@plt>
  407394:	nop
  407398:	mov	x4, #0xffffffffffffffff    	// #-1
  40739c:	b	407328 <ferror@plt+0x59e8>
  4073a0:	mov	x4, x1
  4073a4:	mov	x3, x2
  4073a8:	mov	x1, x0
  4073ac:	mov	x2, x4
  4073b0:	mov	w0, #0x0                   	// #0
  4073b4:	mov	x4, #0xffffffffffffffff    	// #-1
  4073b8:	b	407328 <ferror@plt+0x59e8>
  4073bc:	nop
  4073c0:	mov	x4, x1
  4073c4:	mov	x5, x2
  4073c8:	mov	x1, x0
  4073cc:	mov	x2, x4
  4073d0:	mov	w0, #0x0                   	// #0
  4073d4:	mov	x4, x3
  4073d8:	mov	x3, x5
  4073dc:	b	407328 <ferror@plt+0x59e8>
  4073e0:	adrp	x3, 41c000 <ferror@plt+0x1a6c0>
  4073e4:	add	x3, x3, #0x218
  4073e8:	add	x3, x3, #0x20
  4073ec:	b	406bd0 <ferror@plt+0x5290>
  4073f0:	adrp	x3, 41c000 <ferror@plt+0x1a6c0>
  4073f4:	add	x3, x3, #0x218
  4073f8:	mov	x2, x1
  4073fc:	add	x3, x3, #0x20
  407400:	mov	x1, x0
  407404:	mov	w0, #0x0                   	// #0
  407408:	b	406bd0 <ferror@plt+0x5290>
  40740c:	nop
  407410:	adrp	x3, 41c000 <ferror@plt+0x1a6c0>
  407414:	add	x3, x3, #0x218
  407418:	add	x3, x3, #0x20
  40741c:	mov	x2, #0xffffffffffffffff    	// #-1
  407420:	b	406bd0 <ferror@plt+0x5290>
  407424:	nop
  407428:	adrp	x3, 41c000 <ferror@plt+0x1a6c0>
  40742c:	add	x3, x3, #0x218
  407430:	mov	x1, x0
  407434:	add	x3, x3, #0x20
  407438:	mov	x2, #0xffffffffffffffff    	// #-1
  40743c:	mov	w0, #0x0                   	// #0
  407440:	b	406bd0 <ferror@plt+0x5290>
  407444:	nop
  407448:	mov	w2, #0x3                   	// #3
  40744c:	mov	w1, #0x0                   	// #0
  407450:	b	408968 <ferror@plt+0x7028>
  407454:	nop
  407458:	sub	sp, sp, #0x50
  40745c:	stp	x29, x30, [sp, #32]
  407460:	add	x29, sp, #0x20
  407464:	stp	x19, x20, [sp, #48]
  407468:	mov	x19, x5
  40746c:	mov	x20, x4
  407470:	str	x21, [sp, #64]
  407474:	mov	x5, x3
  407478:	mov	x21, x0
  40747c:	cbz	x1, 407658 <ferror@plt+0x5d18>
  407480:	mov	x4, x2
  407484:	mov	x3, x1
  407488:	adrp	x2, 40a000 <ferror@plt+0x86c0>
  40748c:	mov	w1, #0x1                   	// #1
  407490:	add	x2, x2, #0x3b8
  407494:	bl	401800 <__fprintf_chk@plt>
  407498:	mov	w2, #0x5                   	// #5
  40749c:	adrp	x1, 40a000 <ferror@plt+0x86c0>
  4074a0:	mov	x0, #0x0                   	// #0
  4074a4:	add	x1, x1, #0x3d0
  4074a8:	bl	4018c0 <dcgettext@plt>
  4074ac:	mov	x3, x0
  4074b0:	mov	w4, #0x7e3                 	// #2019
  4074b4:	mov	w1, #0x1                   	// #1
  4074b8:	mov	x0, x21
  4074bc:	adrp	x2, 40a000 <ferror@plt+0x86c0>
  4074c0:	add	x2, x2, #0x6c8
  4074c4:	bl	401800 <__fprintf_chk@plt>
  4074c8:	mov	w2, #0x5                   	// #5
  4074cc:	adrp	x1, 40a000 <ferror@plt+0x86c0>
  4074d0:	mov	x0, #0x0                   	// #0
  4074d4:	add	x1, x1, #0x3d8
  4074d8:	bl	4018c0 <dcgettext@plt>
  4074dc:	mov	x1, x21
  4074e0:	bl	4018d0 <fputs_unlocked@plt>
  4074e4:	cmp	x19, #0x5
  4074e8:	b.eq	407674 <ferror@plt+0x5d34>  // b.none
  4074ec:	b.hi	407540 <ferror@plt+0x5c00>  // b.pmore
  4074f0:	cmp	x19, #0x2
  4074f4:	b.eq	4076b4 <ferror@plt+0x5d74>  // b.none
  4074f8:	b.ls	4075b4 <ferror@plt+0x5c74>  // b.plast
  4074fc:	cmp	x19, #0x3
  407500:	b.eq	407734 <ferror@plt+0x5df4>  // b.none
  407504:	mov	w2, #0x5                   	// #5
  407508:	adrp	x1, 40a000 <ferror@plt+0x86c0>
  40750c:	mov	x0, #0x0                   	// #0
  407510:	add	x1, x1, #0x4f0
  407514:	bl	4018c0 <dcgettext@plt>
  407518:	mov	x2, x0
  40751c:	ldp	x3, x4, [x20]
  407520:	mov	x0, x21
  407524:	ldp	x5, x6, [x20, #16]
  407528:	mov	w1, #0x1                   	// #1
  40752c:	ldp	x29, x30, [sp, #32]
  407530:	ldp	x19, x20, [sp, #48]
  407534:	ldr	x21, [sp, #64]
  407538:	add	sp, sp, #0x50
  40753c:	b	401800 <__fprintf_chk@plt>
  407540:	cmp	x19, #0x8
  407544:	b.eq	407770 <ferror@plt+0x5e30>  // b.none
  407548:	b.ls	4075f8 <ferror@plt+0x5cb8>  // b.plast
  40754c:	cmp	x19, #0x9
  407550:	b.ne	407724 <ferror@plt+0x5de4>  // b.any
  407554:	adrp	x1, 40a000 <ferror@plt+0x86c0>
  407558:	add	x1, x1, #0x5c0
  40755c:	mov	w2, #0x5                   	// #5
  407560:	mov	x0, #0x0                   	// #0
  407564:	bl	4018c0 <dcgettext@plt>
  407568:	ldp	x7, x8, [x20, #32]
  40756c:	mov	x2, x0
  407570:	ldp	x3, x4, [x20]
  407574:	mov	x0, x21
  407578:	ldp	x5, x6, [x20, #16]
  40757c:	str	x8, [sp]
  407580:	mov	w1, #0x1                   	// #1
  407584:	ldr	x8, [x20, #48]
  407588:	str	x8, [sp, #8]
  40758c:	ldr	x8, [x20, #56]
  407590:	str	x8, [sp, #16]
  407594:	ldr	x8, [x20, #64]
  407598:	str	x8, [sp, #24]
  40759c:	bl	401800 <__fprintf_chk@plt>
  4075a0:	ldp	x29, x30, [sp, #32]
  4075a4:	ldp	x19, x20, [sp, #48]
  4075a8:	ldr	x21, [sp, #64]
  4075ac:	add	sp, sp, #0x50
  4075b0:	ret
  4075b4:	cbz	x19, 407644 <ferror@plt+0x5d04>
  4075b8:	cmp	x19, #0x1
  4075bc:	b.ne	407724 <ferror@plt+0x5de4>  // b.any
  4075c0:	mov	w2, #0x5                   	// #5
  4075c4:	adrp	x1, 40a000 <ferror@plt+0x86c0>
  4075c8:	mov	x0, #0x0                   	// #0
  4075cc:	add	x1, x1, #0x4a8
  4075d0:	bl	4018c0 <dcgettext@plt>
  4075d4:	mov	x2, x0
  4075d8:	mov	w1, w19
  4075dc:	mov	x0, x21
  4075e0:	ldr	x3, [x20]
  4075e4:	ldp	x29, x30, [sp, #32]
  4075e8:	ldp	x19, x20, [sp, #48]
  4075ec:	ldr	x21, [sp, #64]
  4075f0:	add	sp, sp, #0x50
  4075f4:	b	401800 <__fprintf_chk@plt>
  4075f8:	cmp	x19, #0x6
  4075fc:	b.eq	4076ec <ferror@plt+0x5dac>  // b.none
  407600:	cmp	x19, #0x7
  407604:	b.ne	407724 <ferror@plt+0x5de4>  // b.any
  407608:	mov	w2, #0x5                   	// #5
  40760c:	adrp	x1, 40a000 <ferror@plt+0x86c0>
  407610:	mov	x0, #0x0                   	// #0
  407614:	add	x1, x1, #0x560
  407618:	bl	4018c0 <dcgettext@plt>
  40761c:	mov	x2, x0
  407620:	ldp	x7, x8, [x20, #32]
  407624:	mov	x0, x21
  407628:	ldp	x3, x4, [x20]
  40762c:	mov	w1, #0x1                   	// #1
  407630:	ldp	x5, x6, [x20, #16]
  407634:	str	x8, [sp]
  407638:	ldr	x8, [x20, #48]
  40763c:	str	x8, [sp, #8]
  407640:	bl	401800 <__fprintf_chk@plt>
  407644:	ldp	x29, x30, [sp, #32]
  407648:	ldp	x19, x20, [sp, #48]
  40764c:	ldr	x21, [sp, #64]
  407650:	add	sp, sp, #0x50
  407654:	ret
  407658:	mov	x4, x3
  40765c:	mov	w1, #0x1                   	// #1
  407660:	mov	x3, x2
  407664:	adrp	x2, 40a000 <ferror@plt+0x86c0>
  407668:	add	x2, x2, #0x3c8
  40766c:	bl	401800 <__fprintf_chk@plt>
  407670:	b	407498 <ferror@plt+0x5b58>
  407674:	mov	w2, w19
  407678:	adrp	x1, 40a000 <ferror@plt+0x86c0>
  40767c:	mov	x0, #0x0                   	// #0
  407680:	add	x1, x1, #0x510
  407684:	bl	4018c0 <dcgettext@plt>
  407688:	mov	x2, x0
  40768c:	ldp	x3, x4, [x20]
  407690:	mov	x0, x21
  407694:	ldp	x5, x6, [x20, #16]
  407698:	mov	w1, #0x1                   	// #1
  40769c:	ldp	x29, x30, [sp, #32]
  4076a0:	ldr	x7, [x20, #32]
  4076a4:	ldp	x19, x20, [sp, #48]
  4076a8:	ldr	x21, [sp, #64]
  4076ac:	add	sp, sp, #0x50
  4076b0:	b	401800 <__fprintf_chk@plt>
  4076b4:	mov	w2, #0x5                   	// #5
  4076b8:	adrp	x1, 40a000 <ferror@plt+0x86c0>
  4076bc:	mov	x0, #0x0                   	// #0
  4076c0:	add	x1, x1, #0x4b8
  4076c4:	bl	4018c0 <dcgettext@plt>
  4076c8:	mov	x2, x0
  4076cc:	ldp	x3, x4, [x20]
  4076d0:	mov	x0, x21
  4076d4:	ldp	x29, x30, [sp, #32]
  4076d8:	mov	w1, #0x1                   	// #1
  4076dc:	ldp	x19, x20, [sp, #48]
  4076e0:	ldr	x21, [sp, #64]
  4076e4:	add	sp, sp, #0x50
  4076e8:	b	401800 <__fprintf_chk@plt>
  4076ec:	mov	w2, #0x5                   	// #5
  4076f0:	adrp	x1, 40a000 <ferror@plt+0x86c0>
  4076f4:	mov	x0, #0x0                   	// #0
  4076f8:	add	x1, x1, #0x538
  4076fc:	bl	4018c0 <dcgettext@plt>
  407700:	mov	x2, x0
  407704:	ldp	x3, x4, [x20]
  407708:	mov	x0, x21
  40770c:	ldp	x5, x6, [x20, #16]
  407710:	mov	w1, #0x1                   	// #1
  407714:	ldp	x7, x8, [x20, #32]
  407718:	str	x8, [sp]
  40771c:	bl	401800 <__fprintf_chk@plt>
  407720:	b	407644 <ferror@plt+0x5d04>
  407724:	adrp	x1, 40a000 <ferror@plt+0x86c0>
  407728:	mov	w2, #0x5                   	// #5
  40772c:	add	x1, x1, #0x5f8
  407730:	b	407560 <ferror@plt+0x5c20>
  407734:	mov	w2, #0x5                   	// #5
  407738:	adrp	x1, 40a000 <ferror@plt+0x86c0>
  40773c:	mov	x0, #0x0                   	// #0
  407740:	add	x1, x1, #0x4d0
  407744:	bl	4018c0 <dcgettext@plt>
  407748:	mov	x2, x0
  40774c:	ldp	x3, x4, [x20]
  407750:	mov	x0, x21
  407754:	ldr	x5, [x20, #16]
  407758:	mov	w1, #0x1                   	// #1
  40775c:	ldp	x29, x30, [sp, #32]
  407760:	ldp	x19, x20, [sp, #48]
  407764:	ldr	x21, [sp, #64]
  407768:	add	sp, sp, #0x50
  40776c:	b	401800 <__fprintf_chk@plt>
  407770:	mov	w2, #0x5                   	// #5
  407774:	adrp	x1, 40a000 <ferror@plt+0x86c0>
  407778:	mov	x0, #0x0                   	// #0
  40777c:	add	x1, x1, #0x590
  407780:	bl	4018c0 <dcgettext@plt>
  407784:	mov	x2, x0
  407788:	ldp	x7, x8, [x20, #32]
  40778c:	mov	x0, x21
  407790:	ldp	x3, x4, [x20]
  407794:	mov	w1, #0x1                   	// #1
  407798:	ldp	x5, x6, [x20, #16]
  40779c:	str	x8, [sp]
  4077a0:	ldr	x8, [x20, #48]
  4077a4:	str	x8, [sp, #8]
  4077a8:	ldr	x8, [x20, #56]
  4077ac:	str	x8, [sp, #16]
  4077b0:	bl	401800 <__fprintf_chk@plt>
  4077b4:	b	407644 <ferror@plt+0x5d04>
  4077b8:	ldr	x5, [x4]
  4077bc:	cbz	x5, 4077d8 <ferror@plt+0x5e98>
  4077c0:	mov	x5, #0x0                   	// #0
  4077c4:	nop
  4077c8:	add	x5, x5, #0x1
  4077cc:	ldr	x6, [x4, x5, lsl #3]
  4077d0:	cbnz	x6, 4077c8 <ferror@plt+0x5e88>
  4077d4:	b	407458 <ferror@plt+0x5b18>
  4077d8:	mov	x5, #0x0                   	// #0
  4077dc:	b	407458 <ferror@plt+0x5b18>
  4077e0:	stp	x29, x30, [sp, #-96]!
  4077e4:	mov	x5, #0x0                   	// #0
  4077e8:	mov	x29, sp
  4077ec:	add	x8, sp, #0x10
  4077f0:	ldr	w7, [x4, #24]
  4077f4:	ldp	x6, x11, [x4]
  4077f8:	b	407820 <ferror@plt+0x5ee0>
  4077fc:	mov	x4, x6
  407800:	add	x8, x8, #0x8
  407804:	and	x6, x10, #0xfffffffffffffff8
  407808:	ldr	x4, [x4]
  40780c:	stur	x4, [x8, #-8]
  407810:	cbz	x4, 407850 <ferror@plt+0x5f10>
  407814:	add	x5, x5, #0x1
  407818:	cmp	x5, #0xa
  40781c:	b.eq	407850 <ferror@plt+0x5f10>  // b.none
  407820:	add	x10, x6, #0xf
  407824:	add	w9, w7, #0x8
  407828:	tbz	w7, #31, 4077fc <ferror@plt+0x5ebc>
  40782c:	add	x4, x11, w7, sxtw
  407830:	add	x10, x6, #0xf
  407834:	mov	w7, w9
  407838:	cmp	w9, #0x0
  40783c:	b.gt	4077fc <ferror@plt+0x5ebc>
  407840:	ldr	x4, [x4]
  407844:	str	x4, [x8]
  407848:	add	x8, x8, #0x8
  40784c:	cbnz	x4, 407814 <ferror@plt+0x5ed4>
  407850:	add	x4, sp, #0x10
  407854:	bl	407458 <ferror@plt+0x5b18>
  407858:	ldp	x29, x30, [sp], #96
  40785c:	ret
  407860:	stp	x29, x30, [sp, #-288]!
  407864:	mov	w12, #0xffffffe0            	// #-32
  407868:	mov	w13, #0xffffff80            	// #-128
  40786c:	mov	x29, sp
  407870:	add	x14, sp, #0x100
  407874:	add	x11, sp, #0x120
  407878:	add	x9, sp, #0x30
  40787c:	mov	w8, w12
  407880:	mov	x10, #0x0                   	// #0
  407884:	stp	x11, x11, [sp, #16]
  407888:	str	x14, [sp, #32]
  40788c:	stp	w12, w13, [sp, #40]
  407890:	str	q0, [sp, #128]
  407894:	str	q1, [sp, #144]
  407898:	str	q2, [sp, #160]
  40789c:	str	q3, [sp, #176]
  4078a0:	str	q4, [sp, #192]
  4078a4:	str	q5, [sp, #208]
  4078a8:	str	q6, [sp, #224]
  4078ac:	str	q7, [sp, #240]
  4078b0:	stp	x4, x5, [sp, #256]
  4078b4:	stp	x6, x7, [sp, #272]
  4078b8:	b	4078e0 <ferror@plt+0x5fa0>
  4078bc:	mov	x4, x11
  4078c0:	add	x9, x9, #0x8
  4078c4:	add	x11, x11, #0x8
  4078c8:	ldr	x4, [x4]
  4078cc:	stur	x4, [x9, #-8]
  4078d0:	cbz	x4, 40790c <ferror@plt+0x5fcc>
  4078d4:	add	x10, x10, #0x1
  4078d8:	cmp	x10, #0xa
  4078dc:	b.eq	40790c <ferror@plt+0x5fcc>  // b.none
  4078e0:	add	w5, w8, #0x8
  4078e4:	tbz	w8, #31, 4078bc <ferror@plt+0x5f7c>
  4078e8:	add	x4, sp, #0x120
  4078ec:	cmp	w5, #0x0
  4078f0:	add	x4, x4, w8, sxtw
  4078f4:	mov	w8, w5
  4078f8:	b.gt	4078bc <ferror@plt+0x5f7c>
  4078fc:	ldr	x4, [x4]
  407900:	str	x4, [x9]
  407904:	add	x9, x9, #0x8
  407908:	cbnz	x4, 4078d4 <ferror@plt+0x5f94>
  40790c:	add	x4, sp, #0x30
  407910:	mov	x5, x10
  407914:	bl	407458 <ferror@plt+0x5b18>
  407918:	ldp	x29, x30, [sp], #288
  40791c:	ret
  407920:	stp	x29, x30, [sp, #-16]!
  407924:	mov	w2, #0x5                   	// #5
  407928:	adrp	x1, 40a000 <ferror@plt+0x86c0>
  40792c:	mov	x29, sp
  407930:	add	x1, x1, #0x638
  407934:	mov	x0, #0x0                   	// #0
  407938:	bl	4018c0 <dcgettext@plt>
  40793c:	mov	x1, x0
  407940:	adrp	x2, 40a000 <ferror@plt+0x86c0>
  407944:	mov	w0, #0x1                   	// #1
  407948:	add	x2, x2, #0x650
  40794c:	bl	4016f0 <__printf_chk@plt>
  407950:	mov	w2, #0x5                   	// #5
  407954:	adrp	x1, 40a000 <ferror@plt+0x86c0>
  407958:	mov	x0, #0x0                   	// #0
  40795c:	add	x1, x1, #0x668
  407960:	bl	4018c0 <dcgettext@plt>
  407964:	mov	x1, x0
  407968:	adrp	x3, 409000 <ferror@plt+0x76c0>
  40796c:	add	x3, x3, #0x5d8
  407970:	adrp	x2, 409000 <ferror@plt+0x76c0>
  407974:	mov	w0, #0x1                   	// #1
  407978:	add	x2, x2, #0x600
  40797c:	bl	4016f0 <__printf_chk@plt>
  407980:	mov	w2, #0x5                   	// #5
  407984:	adrp	x1, 40a000 <ferror@plt+0x86c0>
  407988:	mov	x0, #0x0                   	// #0
  40798c:	add	x1, x1, #0x680
  407990:	bl	4018c0 <dcgettext@plt>
  407994:	ldp	x29, x30, [sp], #16
  407998:	adrp	x1, 41c000 <ferror@plt+0x1a6c0>
  40799c:	ldr	x1, [x1, #656]
  4079a0:	b	4018d0 <fputs_unlocked@plt>
  4079a4:	nop
  4079a8:	stp	x29, x30, [sp, #-32]!
  4079ac:	mov	x29, sp
  4079b0:	str	x19, [sp, #16]
  4079b4:	mov	x19, x0
  4079b8:	bl	4016b0 <malloc@plt>
  4079bc:	cmp	x0, #0x0
  4079c0:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  4079c4:	b.ne	4079d4 <ferror@plt+0x6094>  // b.any
  4079c8:	ldr	x19, [sp, #16]
  4079cc:	ldp	x29, x30, [sp], #32
  4079d0:	ret
  4079d4:	bl	407c00 <ferror@plt+0x62c0>
  4079d8:	umulh	x2, x0, x1
  4079dc:	mul	x0, x0, x1
  4079e0:	cmp	x2, #0x0
  4079e4:	cset	x1, ne  // ne = any
  4079e8:	tbnz	x0, #63, 4079f4 <ferror@plt+0x60b4>
  4079ec:	cbnz	x1, 4079f4 <ferror@plt+0x60b4>
  4079f0:	b	4079a8 <ferror@plt+0x6068>
  4079f4:	stp	x29, x30, [sp, #-16]!
  4079f8:	mov	x29, sp
  4079fc:	bl	407c00 <ferror@plt+0x62c0>
  407a00:	b	4079a8 <ferror@plt+0x6068>
  407a04:	nop
  407a08:	stp	x29, x30, [sp, #-32]!
  407a0c:	cmp	x1, #0x0
  407a10:	ccmp	x0, #0x0, #0x4, eq  // eq = none
  407a14:	mov	x29, sp
  407a18:	b.ne	407a40 <ferror@plt+0x6100>  // b.any
  407a1c:	str	x19, [sp, #16]
  407a20:	mov	x19, x1
  407a24:	bl	401740 <realloc@plt>
  407a28:	cmp	x0, #0x0
  407a2c:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  407a30:	b.ne	407a50 <ferror@plt+0x6110>  // b.any
  407a34:	ldr	x19, [sp, #16]
  407a38:	ldp	x29, x30, [sp], #32
  407a3c:	ret
  407a40:	bl	401850 <free@plt>
  407a44:	mov	x0, #0x0                   	// #0
  407a48:	ldp	x29, x30, [sp], #32
  407a4c:	ret
  407a50:	bl	407c00 <ferror@plt+0x62c0>
  407a54:	nop
  407a58:	umulh	x3, x1, x2
  407a5c:	mul	x1, x1, x2
  407a60:	cmp	x3, #0x0
  407a64:	cset	x2, ne  // ne = any
  407a68:	tbnz	x1, #63, 407a74 <ferror@plt+0x6134>
  407a6c:	cbnz	x2, 407a74 <ferror@plt+0x6134>
  407a70:	b	407a08 <ferror@plt+0x60c8>
  407a74:	stp	x29, x30, [sp, #-16]!
  407a78:	mov	x29, sp
  407a7c:	bl	407c00 <ferror@plt+0x62c0>
  407a80:	mov	x4, x1
  407a84:	ldr	x3, [x1]
  407a88:	cbz	x0, 407ab4 <ferror@plt+0x6174>
  407a8c:	mov	x1, #0x5555555555555555    	// #6148914691236517205
  407a90:	movk	x1, #0x5554
  407a94:	udiv	x1, x1, x2
  407a98:	cmp	x1, x3
  407a9c:	b.ls	407ad0 <ferror@plt+0x6190>  // b.plast
  407aa0:	add	x1, x3, #0x1
  407aa4:	add	x3, x1, x3, lsr #1
  407aa8:	mul	x1, x3, x2
  407aac:	str	x3, [x4]
  407ab0:	b	407a08 <ferror@plt+0x60c8>
  407ab4:	cbz	x3, 407adc <ferror@plt+0x619c>
  407ab8:	umulh	x5, x3, x2
  407abc:	mul	x1, x3, x2
  407ac0:	cmp	x5, #0x0
  407ac4:	cset	x2, ne  // ne = any
  407ac8:	tbnz	x1, #63, 407ad0 <ferror@plt+0x6190>
  407acc:	cbz	x2, 407aac <ferror@plt+0x616c>
  407ad0:	stp	x29, x30, [sp, #-16]!
  407ad4:	mov	x29, sp
  407ad8:	bl	407c00 <ferror@plt+0x62c0>
  407adc:	mov	x3, #0x80                  	// #128
  407ae0:	cmp	x2, x3
  407ae4:	udiv	x3, x3, x2
  407ae8:	cinc	x3, x3, hi  // hi = pmore
  407aec:	b	407ab8 <ferror@plt+0x6178>
  407af0:	mov	x2, x1
  407af4:	ldr	x1, [x1]
  407af8:	cbz	x0, 407b1c <ferror@plt+0x61dc>
  407afc:	mov	x3, #0x5555555555555555    	// #6148914691236517205
  407b00:	movk	x3, #0x5553
  407b04:	cmp	x1, x3
  407b08:	b.hi	407b34 <ferror@plt+0x61f4>  // b.pmore
  407b0c:	add	x3, x1, #0x1
  407b10:	add	x1, x3, x1, lsr #1
  407b14:	str	x1, [x2]
  407b18:	b	407a08 <ferror@plt+0x60c8>
  407b1c:	cmp	x1, #0x0
  407b20:	cbnz	x1, 407b30 <ferror@plt+0x61f0>
  407b24:	mov	x1, #0x80                  	// #128
  407b28:	str	x1, [x2]
  407b2c:	b	407a08 <ferror@plt+0x60c8>
  407b30:	b.ge	407b14 <ferror@plt+0x61d4>  // b.tcont
  407b34:	stp	x29, x30, [sp, #-16]!
  407b38:	mov	x29, sp
  407b3c:	bl	407c00 <ferror@plt+0x62c0>
  407b40:	stp	x29, x30, [sp, #-32]!
  407b44:	mov	x29, sp
  407b48:	str	x19, [sp, #16]
  407b4c:	mov	x19, x0
  407b50:	bl	4079a8 <ferror@plt+0x6068>
  407b54:	mov	x2, x19
  407b58:	mov	w1, #0x0                   	// #0
  407b5c:	ldr	x19, [sp, #16]
  407b60:	ldp	x29, x30, [sp], #32
  407b64:	b	401700 <memset@plt>
  407b68:	umulh	x4, x0, x1
  407b6c:	stp	x29, x30, [sp, #-16]!
  407b70:	mul	x2, x0, x1
  407b74:	cmp	x4, #0x0
  407b78:	mov	x29, sp
  407b7c:	cset	x3, ne  // ne = any
  407b80:	tbnz	x2, #63, 407b98 <ferror@plt+0x6258>
  407b84:	cbnz	x3, 407b98 <ferror@plt+0x6258>
  407b88:	bl	401730 <calloc@plt>
  407b8c:	cbz	x0, 407b98 <ferror@plt+0x6258>
  407b90:	ldp	x29, x30, [sp], #16
  407b94:	ret
  407b98:	bl	407c00 <ferror@plt+0x62c0>
  407b9c:	nop
  407ba0:	stp	x29, x30, [sp, #-32]!
  407ba4:	mov	x29, sp
  407ba8:	stp	x19, x20, [sp, #16]
  407bac:	mov	x19, x1
  407bb0:	mov	x20, x0
  407bb4:	mov	x0, x1
  407bb8:	bl	4079a8 <ferror@plt+0x6068>
  407bbc:	mov	x2, x19
  407bc0:	mov	x1, x20
  407bc4:	ldp	x19, x20, [sp, #16]
  407bc8:	ldp	x29, x30, [sp], #32
  407bcc:	b	4015a0 <memcpy@plt>
  407bd0:	stp	x29, x30, [sp, #-32]!
  407bd4:	mov	x29, sp
  407bd8:	str	x19, [sp, #16]
  407bdc:	mov	x19, x0
  407be0:	bl	4015e0 <strlen@plt>
  407be4:	mov	x1, x0
  407be8:	mov	x0, x19
  407bec:	add	x1, x1, #0x1
  407bf0:	ldr	x19, [sp, #16]
  407bf4:	ldp	x29, x30, [sp], #32
  407bf8:	b	407ba0 <ferror@plt+0x6260>
  407bfc:	nop
  407c00:	stp	x29, x30, [sp, #-32]!
  407c04:	adrp	x0, 41c000 <ferror@plt+0x1a6c0>
  407c08:	mov	w2, #0x5                   	// #5
  407c0c:	mov	x29, sp
  407c10:	str	x19, [sp, #16]
  407c14:	adrp	x1, 40a000 <ferror@plt+0x86c0>
  407c18:	ldr	w19, [x0, #528]
  407c1c:	add	x1, x1, #0x6f8
  407c20:	mov	x0, #0x0                   	// #0
  407c24:	bl	4018c0 <dcgettext@plt>
  407c28:	adrp	x2, 409000 <ferror@plt+0x76c0>
  407c2c:	mov	x3, x0
  407c30:	add	x2, x2, #0x6f0
  407c34:	mov	w0, w19
  407c38:	mov	w1, #0x0                   	// #0
  407c3c:	bl	401600 <error@plt>
  407c40:	bl	401780 <abort@plt>
  407c44:	nop
  407c48:	stp	x29, x30, [sp, #-80]!
  407c4c:	mov	x29, sp
  407c50:	stp	x19, x20, [sp, #16]
  407c54:	mov	w19, w6
  407c58:	stp	x21, x22, [sp, #32]
  407c5c:	mov	x22, x5
  407c60:	mov	x21, x0
  407c64:	stp	x23, x24, [sp, #48]
  407c68:	mov	x24, x2
  407c6c:	mov	x23, x3
  407c70:	mov	w2, w1
  407c74:	add	x3, sp, #0x48
  407c78:	mov	x1, #0x0                   	// #0
  407c7c:	bl	408330 <ferror@plt+0x69f0>
  407c80:	cbnz	w0, 407cb8 <ferror@plt+0x6378>
  407c84:	ldr	x20, [sp, #72]
  407c88:	cmp	x20, x24
  407c8c:	ccmp	x20, x23, #0x2, cs  // cs = hs, nlast
  407c90:	b.ls	407d0c <ferror@plt+0x63cc>  // b.plast
  407c94:	bl	401910 <__errno_location@plt>
  407c98:	mov	x1, #0x3fffffff            	// #1073741823
  407c9c:	cmp	x20, x1
  407ca0:	b.ls	407d24 <ferror@plt+0x63e4>  // b.plast
  407ca4:	mov	w20, #0x4b                  	// #75
  407ca8:	str	w20, [x0]
  407cac:	cbnz	w19, 407ce4 <ferror@plt+0x63a4>
  407cb0:	mov	w19, #0x1                   	// #1
  407cb4:	b	407ce4 <ferror@plt+0x63a4>
  407cb8:	mov	w20, w0
  407cbc:	bl	401910 <__errno_location@plt>
  407cc0:	cmp	w20, #0x1
  407cc4:	b.eq	407d38 <ferror@plt+0x63f8>  // b.none
  407cc8:	cmp	w20, #0x3
  407ccc:	b.eq	407d50 <ferror@plt+0x6410>  // b.none
  407cd0:	ldr	w20, [x0]
  407cd4:	cmp	w19, #0x0
  407cd8:	csinc	w19, w19, wzr, ne  // ne = any
  407cdc:	cmp	w20, #0x16
  407ce0:	csel	w20, w20, wzr, ne  // ne = any
  407ce4:	mov	x0, x21
  407ce8:	bl	407428 <ferror@plt+0x5ae8>
  407cec:	mov	w1, w20
  407cf0:	mov	x4, x0
  407cf4:	mov	x3, x22
  407cf8:	mov	w0, w19
  407cfc:	adrp	x2, 409000 <ferror@plt+0x76c0>
  407d00:	add	x2, x2, #0xf48
  407d04:	bl	401600 <error@plt>
  407d08:	ldr	x20, [sp, #72]
  407d0c:	mov	x0, x20
  407d10:	ldp	x19, x20, [sp, #16]
  407d14:	ldp	x21, x22, [sp, #32]
  407d18:	ldp	x23, x24, [sp, #48]
  407d1c:	ldp	x29, x30, [sp], #80
  407d20:	ret
  407d24:	mov	w20, #0x22                  	// #34
  407d28:	str	w20, [x0]
  407d2c:	cbnz	w19, 407ce4 <ferror@plt+0x63a4>
  407d30:	mov	w19, #0x1                   	// #1
  407d34:	b	407ce4 <ferror@plt+0x63a4>
  407d38:	cmp	w19, #0x0
  407d3c:	mov	w1, #0x4b                  	// #75
  407d40:	csel	w19, w19, w20, ne  // ne = any
  407d44:	mov	w20, w1
  407d48:	str	w1, [x0]
  407d4c:	b	407ce4 <ferror@plt+0x63a4>
  407d50:	str	wzr, [x0]
  407d54:	mov	w20, #0x0                   	// #0
  407d58:	cbnz	w19, 407ce4 <ferror@plt+0x63a4>
  407d5c:	mov	w20, w19
  407d60:	mov	w19, #0x1                   	// #1
  407d64:	b	407ce4 <ferror@plt+0x63a4>
  407d68:	mov	x8, x2
  407d6c:	mov	x6, x3
  407d70:	mov	x7, x4
  407d74:	mov	x2, x1
  407d78:	mov	x4, x6
  407d7c:	mov	x3, x8
  407d80:	mov	w6, w5
  407d84:	mov	w1, #0xa                   	// #10
  407d88:	mov	x5, x7
  407d8c:	b	407c48 <ferror@plt+0x6308>
  407d90:	stp	x29, x30, [sp, #-112]!
  407d94:	cmp	w2, #0x24
  407d98:	mov	x29, sp
  407d9c:	stp	x19, x20, [sp, #16]
  407da0:	stp	x21, x22, [sp, #32]
  407da4:	stp	x23, x24, [sp, #48]
  407da8:	stp	x25, x26, [sp, #64]
  407dac:	stp	x27, x28, [sp, #80]
  407db0:	b.hi	4082d0 <ferror@plt+0x6990>  // b.pmore
  407db4:	cmp	x1, #0x0
  407db8:	mov	x19, x0
  407dbc:	add	x0, sp, #0x68
  407dc0:	mov	x21, x3
  407dc4:	csel	x25, x0, x1, eq  // eq = none
  407dc8:	mov	w22, w2
  407dcc:	mov	x23, x4
  407dd0:	bl	401910 <__errno_location@plt>
  407dd4:	str	wzr, [x0]
  407dd8:	mov	x20, x0
  407ddc:	bl	401820 <__ctype_b_loc@plt>
  407de0:	ldrb	w3, [x19]
  407de4:	mov	x5, x19
  407de8:	ldr	x1, [x0]
  407dec:	b	407df4 <ferror@plt+0x64b4>
  407df0:	ldrb	w3, [x5, #1]!
  407df4:	ubfiz	x4, x3, #1, #8
  407df8:	ldrh	w4, [x1, x4]
  407dfc:	tbnz	w4, #13, 407df0 <ferror@plt+0x64b0>
  407e00:	cmp	w3, #0x2d
  407e04:	b.eq	407e80 <ferror@plt+0x6540>  // b.none
  407e08:	mov	w2, w22
  407e0c:	mov	x1, x25
  407e10:	mov	x0, x19
  407e14:	bl	4015d0 <strtoul@plt>
  407e18:	ldr	x28, [x25]
  407e1c:	mov	x26, x0
  407e20:	cmp	x28, x19
  407e24:	b.eq	407e74 <ferror@plt+0x6534>  // b.none
  407e28:	ldr	w0, [x20]
  407e2c:	cbz	w0, 407e6c <ferror@plt+0x652c>
  407e30:	cmp	w0, #0x22
  407e34:	mov	w27, #0x1                   	// #1
  407e38:	b.ne	407e80 <ferror@plt+0x6540>  // b.any
  407e3c:	cbz	x23, 407e48 <ferror@plt+0x6508>
  407e40:	ldrb	w24, [x28]
  407e44:	cbnz	w24, 407f50 <ferror@plt+0x6610>
  407e48:	str	x26, [x21]
  407e4c:	mov	w0, w27
  407e50:	ldp	x19, x20, [sp, #16]
  407e54:	ldp	x21, x22, [sp, #32]
  407e58:	ldp	x23, x24, [sp, #48]
  407e5c:	ldp	x25, x26, [sp, #64]
  407e60:	ldp	x27, x28, [sp, #80]
  407e64:	ldp	x29, x30, [sp], #112
  407e68:	ret
  407e6c:	mov	w27, #0x0                   	// #0
  407e70:	b	407e3c <ferror@plt+0x64fc>
  407e74:	cbz	x23, 407e80 <ferror@plt+0x6540>
  407e78:	ldrb	w24, [x19]
  407e7c:	cbnz	w24, 407ea4 <ferror@plt+0x6564>
  407e80:	mov	w27, #0x4                   	// #4
  407e84:	mov	w0, w27
  407e88:	ldp	x19, x20, [sp, #16]
  407e8c:	ldp	x21, x22, [sp, #32]
  407e90:	ldp	x23, x24, [sp, #48]
  407e94:	ldp	x25, x26, [sp, #64]
  407e98:	ldp	x27, x28, [sp, #80]
  407e9c:	ldp	x29, x30, [sp], #112
  407ea0:	ret
  407ea4:	mov	w1, w24
  407ea8:	mov	x0, x23
  407eac:	mov	w27, #0x0                   	// #0
  407eb0:	mov	x26, #0x1                   	// #1
  407eb4:	bl	401870 <strchr@plt>
  407eb8:	cbz	x0, 407e80 <ferror@plt+0x6540>
  407ebc:	sub	w2, w24, #0x45
  407ec0:	and	w2, w2, #0xff
  407ec4:	cmp	w2, #0x2f
  407ec8:	b.hi	407f68 <ferror@plt+0x6628>  // b.pmore
  407ecc:	mov	x3, #0x8945                	// #35141
  407ed0:	mov	x19, #0x1                   	// #1
  407ed4:	movk	x3, #0x30, lsl #16
  407ed8:	lsl	x2, x19, x2
  407edc:	movk	x3, #0x8144, lsl #32
  407ee0:	mov	w22, w19
  407ee4:	tst	x2, x3
  407ee8:	mov	x20, #0x400                 	// #1024
  407eec:	b.ne	4080d0 <ferror@plt+0x6790>  // b.any
  407ef0:	cmp	w24, #0x5a
  407ef4:	b.eq	408284 <ferror@plt+0x6944>  // b.none
  407ef8:	b.hi	408004 <ferror@plt+0x66c4>  // b.pmore
  407efc:	cmp	w24, #0x4d
  407f00:	b.eq	4080ac <ferror@plt+0x676c>  // b.none
  407f04:	b.hi	407f98 <ferror@plt+0x6658>  // b.pmore
  407f08:	cmp	w24, #0x45
  407f0c:	b.eq	40822c <ferror@plt+0x68ec>  // b.none
  407f10:	b.ls	407f74 <ferror@plt+0x6634>  // b.plast
  407f14:	cmp	w24, #0x47
  407f18:	b.eq	408020 <ferror@plt+0x66e0>  // b.none
  407f1c:	cmp	w24, #0x4b
  407f20:	b.ne	407f60 <ferror@plt+0x6620>  // b.any
  407f24:	sxtw	x19, w22
  407f28:	umulh	x0, x26, x20
  407f2c:	cbnz	x0, 4080c4 <ferror@plt+0x6784>
  407f30:	mul	x26, x26, x20
  407f34:	add	x0, x28, x19
  407f38:	str	x0, [x25]
  407f3c:	orr	w0, w27, #0x2
  407f40:	ldrb	w1, [x28, x19]
  407f44:	cmp	w1, #0x0
  407f48:	csel	w27, w0, w27, ne  // ne = any
  407f4c:	b	407e48 <ferror@plt+0x6508>
  407f50:	mov	w1, w24
  407f54:	mov	x0, x23
  407f58:	bl	401870 <strchr@plt>
  407f5c:	cbnz	x0, 407ebc <ferror@plt+0x657c>
  407f60:	orr	w27, w27, #0x2
  407f64:	b	407e48 <ferror@plt+0x6508>
  407f68:	mov	w22, #0x1                   	// #1
  407f6c:	mov	x20, #0x400                 	// #1024
  407f70:	b	407ef0 <ferror@plt+0x65b0>
  407f74:	sxtw	x19, w22
  407f78:	cmp	w24, #0x42
  407f7c:	b.ne	407f60 <ferror@plt+0x6620>  // b.any
  407f80:	lsr	x0, x26, #54
  407f84:	lsl	x26, x26, #10
  407f88:	cmp	x0, #0x0
  407f8c:	csinc	w27, w27, wzr, eq  // eq = none
  407f90:	csinv	x26, x26, xzr, eq  // eq = none
  407f94:	b	407f34 <ferror@plt+0x65f4>
  407f98:	cmp	w24, #0x54
  407f9c:	b.eq	40825c <ferror@plt+0x691c>  // b.none
  407fa0:	sxtw	x19, w22
  407fa4:	cmp	w24, #0x59
  407fa8:	b.ne	407fd4 <ferror@plt+0x6694>  // b.any
  407fac:	mov	w0, #0x8                   	// #8
  407fb0:	mov	w2, #0x0                   	// #0
  407fb4:	nop
  407fb8:	umulh	x1, x26, x20
  407fbc:	cbnz	x1, 408320 <ferror@plt+0x69e0>
  407fc0:	mul	x26, x26, x20
  407fc4:	subs	w0, w0, #0x1
  407fc8:	b.ne	407fb8 <ferror@plt+0x6678>  // b.any
  407fcc:	orr	w27, w27, w2
  407fd0:	b	407f34 <ferror@plt+0x65f4>
  407fd4:	sxtw	x19, w22
  407fd8:	cmp	w24, #0x50
  407fdc:	b.ne	407f60 <ferror@plt+0x6620>  // b.any
  407fe0:	mov	w0, #0x5                   	// #5
  407fe4:	mov	w2, #0x0                   	// #0
  407fe8:	umulh	x1, x26, x20
  407fec:	cbnz	x1, 408314 <ferror@plt+0x69d4>
  407ff0:	mul	x26, x26, x20
  407ff4:	subs	w0, w0, #0x1
  407ff8:	b.ne	407fe8 <ferror@plt+0x66a8>  // b.any
  407ffc:	orr	w27, w27, w2
  408000:	b	407f34 <ferror@plt+0x65f4>
  408004:	cmp	w24, #0x6b
  408008:	b.eq	407f24 <ferror@plt+0x65e4>  // b.none
  40800c:	b.hi	408078 <ferror@plt+0x6738>  // b.pmore
  408010:	cmp	w24, #0x63
  408014:	b.eq	408254 <ferror@plt+0x6914>  // b.none
  408018:	cmp	w24, #0x67
  40801c:	b.ne	408054 <ferror@plt+0x6714>  // b.any
  408020:	sxtw	x19, w22
  408024:	umulh	x0, x26, x20
  408028:	cbnz	x0, 4082c0 <ferror@plt+0x6980>
  40802c:	mul	x26, x26, x20
  408030:	umulh	x0, x26, x20
  408034:	cbnz	x0, 4082c0 <ferror@plt+0x6980>
  408038:	mul	x26, x26, x20
  40803c:	umulh	x0, x26, x20
  408040:	cbnz	x0, 4082c0 <ferror@plt+0x6980>
  408044:	mov	w0, #0x0                   	// #0
  408048:	mul	x26, x26, x20
  40804c:	orr	w27, w27, w0
  408050:	b	407f34 <ferror@plt+0x65f4>
  408054:	sxtw	x19, w22
  408058:	cmp	w24, #0x62
  40805c:	b.ne	407f60 <ferror@plt+0x6620>  // b.any
  408060:	lsr	x0, x26, #55
  408064:	lsl	x26, x26, #9
  408068:	cmp	x0, #0x0
  40806c:	csinc	w27, w27, wzr, eq  // eq = none
  408070:	csinv	x26, x26, xzr, eq  // eq = none
  408074:	b	407f34 <ferror@plt+0x65f4>
  408078:	cmp	w24, #0x74
  40807c:	b.eq	40825c <ferror@plt+0x691c>  // b.none
  408080:	cmp	w24, #0x77
  408084:	sxtw	x19, w22
  408088:	b.ne	4080a4 <ferror@plt+0x6764>  // b.any
  40808c:	lsr	x0, x26, #63
  408090:	lsl	x26, x26, #1
  408094:	cmp	x0, #0x0
  408098:	csinc	w27, w27, wzr, eq  // eq = none
  40809c:	csinv	x26, x26, xzr, eq  // eq = none
  4080a0:	b	407f34 <ferror@plt+0x65f4>
  4080a4:	cmp	w24, #0x6d
  4080a8:	b.ne	407f60 <ferror@plt+0x6620>  // b.any
  4080ac:	sxtw	x19, w22
  4080b0:	umulh	x0, x26, x20
  4080b4:	cbnz	x0, 4080c4 <ferror@plt+0x6784>
  4080b8:	mul	x26, x26, x20
  4080bc:	umulh	x0, x26, x20
  4080c0:	cbz	x0, 407f30 <ferror@plt+0x65f0>
  4080c4:	mov	w27, #0x1                   	// #1
  4080c8:	mov	x26, #0xffffffffffffffff    	// #-1
  4080cc:	b	407f34 <ferror@plt+0x65f4>
  4080d0:	mov	x0, x23
  4080d4:	mov	w1, #0x30                  	// #48
  4080d8:	bl	401870 <strchr@plt>
  4080dc:	cbz	x0, 407ef0 <ferror@plt+0x65b0>
  4080e0:	ldrb	w0, [x28, #1]
  4080e4:	cmp	w0, #0x44
  4080e8:	b.eq	40817c <ferror@plt+0x683c>  // b.none
  4080ec:	cmp	w0, #0x69
  4080f0:	b.eq	40813c <ferror@plt+0x67fc>  // b.none
  4080f4:	cmp	w0, #0x42
  4080f8:	b.eq	40817c <ferror@plt+0x683c>  // b.none
  4080fc:	cmp	w24, #0x5a
  408100:	b.eq	408150 <ferror@plt+0x6810>  // b.none
  408104:	b.hi	4081a4 <ferror@plt+0x6864>  // b.pmore
  408108:	cmp	w24, #0x4d
  40810c:	b.eq	40819c <ferror@plt+0x685c>  // b.none
  408110:	b.hi	4081d0 <ferror@plt+0x6890>  // b.pmore
  408114:	cmp	w24, #0x45
  408118:	b.eq	4082ac <ferror@plt+0x696c>  // b.none
  40811c:	b.ls	4081ec <ferror@plt+0x68ac>  // b.plast
  408120:	cmp	w24, #0x47
  408124:	b.eq	40828c <ferror@plt+0x694c>  // b.none
  408128:	cmp	w24, #0x4b
  40812c:	b.ne	407f60 <ferror@plt+0x6620>  // b.any
  408130:	mov	x19, #0x1                   	// #1
  408134:	mov	x20, #0x400                 	// #1024
  408138:	b	407f28 <ferror@plt+0x65e8>
  40813c:	ldrb	w1, [x28, #2]
  408140:	mov	w0, #0x3                   	// #3
  408144:	cmp	w1, #0x42
  408148:	csel	w22, w19, w0, ne  // ne = any
  40814c:	b	407ef0 <ferror@plt+0x65b0>
  408150:	mov	x20, #0x400                 	// #1024
  408154:	mov	w0, #0x7                   	// #7
  408158:	mov	w2, #0x0                   	// #0
  40815c:	nop
  408160:	umulh	x1, x26, x20
  408164:	cbnz	x1, 4082fc <ferror@plt+0x69bc>
  408168:	mul	x26, x26, x20
  40816c:	subs	w0, w0, #0x1
  408170:	b.ne	408160 <ferror@plt+0x6820>  // b.any
  408174:	orr	w27, w27, w2
  408178:	b	407f34 <ferror@plt+0x65f4>
  40817c:	mov	w22, #0x2                   	// #2
  408180:	mov	x20, #0x3e8                 	// #1000
  408184:	b	407ef0 <ferror@plt+0x65b0>
  408188:	cmp	w24, #0x6b
  40818c:	b.eq	408130 <ferror@plt+0x67f0>  // b.none
  408190:	cmp	w24, #0x6d
  408194:	mov	x19, #0x1                   	// #1
  408198:	b.ne	407f60 <ferror@plt+0x6620>  // b.any
  40819c:	mov	x20, #0x400                 	// #1024
  4081a0:	b	4080b0 <ferror@plt+0x6770>
  4081a4:	cmp	w24, #0x67
  4081a8:	b.eq	4082b8 <ferror@plt+0x6978>  // b.none
  4081ac:	b.ls	408200 <ferror@plt+0x68c0>  // b.plast
  4081b0:	cmp	w24, #0x74
  4081b4:	b.eq	4082a0 <ferror@plt+0x6960>  // b.none
  4081b8:	b.ls	408188 <ferror@plt+0x6848>  // b.plast
  4081bc:	cmp	w24, #0x77
  4081c0:	mov	x19, #0x1                   	// #1
  4081c4:	b.eq	40808c <ferror@plt+0x674c>  // b.none
  4081c8:	orr	w27, w27, #0x2
  4081cc:	b	407e48 <ferror@plt+0x6508>
  4081d0:	cmp	w24, #0x54
  4081d4:	b.eq	4082a0 <ferror@plt+0x6960>  // b.none
  4081d8:	cmp	w24, #0x59
  4081dc:	b.ne	408218 <ferror@plt+0x68d8>  // b.any
  4081e0:	mov	x19, #0x1                   	// #1
  4081e4:	mov	x20, #0x400                 	// #1024
  4081e8:	b	407fac <ferror@plt+0x666c>
  4081ec:	cmp	w24, #0x42
  4081f0:	mov	x19, #0x1                   	// #1
  4081f4:	b.eq	407f80 <ferror@plt+0x6640>  // b.none
  4081f8:	orr	w27, w27, #0x2
  4081fc:	b	407e48 <ferror@plt+0x6508>
  408200:	cmp	w24, #0x62
  408204:	b.eq	408298 <ferror@plt+0x6958>  // b.none
  408208:	cmp	w24, #0x63
  40820c:	mov	x19, #0x1                   	// #1
  408210:	b.eq	407f34 <ferror@plt+0x65f4>  // b.none
  408214:	b	407f60 <ferror@plt+0x6620>
  408218:	cmp	w24, #0x50
  40821c:	b.ne	407f60 <ferror@plt+0x6620>  // b.any
  408220:	mov	x19, #0x1                   	// #1
  408224:	mov	x20, #0x400                 	// #1024
  408228:	b	407fe0 <ferror@plt+0x66a0>
  40822c:	sxtw	x19, w22
  408230:	mov	w0, #0x6                   	// #6
  408234:	mov	w2, #0x0                   	// #0
  408238:	umulh	x1, x26, x20
  40823c:	cbnz	x1, 4082f0 <ferror@plt+0x69b0>
  408240:	mul	x26, x26, x20
  408244:	subs	w0, w0, #0x1
  408248:	b.ne	408238 <ferror@plt+0x68f8>  // b.any
  40824c:	orr	w27, w27, w2
  408250:	b	407f34 <ferror@plt+0x65f4>
  408254:	sxtw	x19, w22
  408258:	b	407f34 <ferror@plt+0x65f4>
  40825c:	sxtw	x19, w22
  408260:	mov	w0, #0x4                   	// #4
  408264:	mov	w2, #0x0                   	// #0
  408268:	umulh	x1, x26, x20
  40826c:	cbnz	x1, 408308 <ferror@plt+0x69c8>
  408270:	mul	x26, x26, x20
  408274:	subs	w0, w0, #0x1
  408278:	b.ne	408268 <ferror@plt+0x6928>  // b.any
  40827c:	orr	w27, w27, w2
  408280:	b	407f34 <ferror@plt+0x65f4>
  408284:	sxtw	x19, w22
  408288:	b	408154 <ferror@plt+0x6814>
  40828c:	mov	x19, #0x1                   	// #1
  408290:	mov	x20, #0x400                 	// #1024
  408294:	b	408024 <ferror@plt+0x66e4>
  408298:	mov	x19, #0x1                   	// #1
  40829c:	b	408060 <ferror@plt+0x6720>
  4082a0:	mov	x19, #0x1                   	// #1
  4082a4:	mov	x20, #0x400                 	// #1024
  4082a8:	b	408260 <ferror@plt+0x6920>
  4082ac:	mov	x19, #0x1                   	// #1
  4082b0:	mov	x20, #0x400                 	// #1024
  4082b4:	b	408230 <ferror@plt+0x68f0>
  4082b8:	mov	x20, #0x400                 	// #1024
  4082bc:	b	408024 <ferror@plt+0x66e4>
  4082c0:	mov	w0, #0x1                   	// #1
  4082c4:	mov	x26, #0xffffffffffffffff    	// #-1
  4082c8:	orr	w27, w27, w0
  4082cc:	b	407f34 <ferror@plt+0x65f4>
  4082d0:	adrp	x3, 40a000 <ferror@plt+0x86c0>
  4082d4:	adrp	x1, 40a000 <ferror@plt+0x86c0>
  4082d8:	adrp	x0, 40a000 <ferror@plt+0x86c0>
  4082dc:	add	x3, x3, #0x748
  4082e0:	add	x1, x1, #0x710
  4082e4:	add	x0, x0, #0x720
  4082e8:	mov	w2, #0x54                  	// #84
  4082ec:	bl	401900 <__assert_fail@plt>
  4082f0:	mov	w2, #0x1                   	// #1
  4082f4:	mov	x26, #0xffffffffffffffff    	// #-1
  4082f8:	b	408244 <ferror@plt+0x6904>
  4082fc:	mov	w2, #0x1                   	// #1
  408300:	mov	x26, #0xffffffffffffffff    	// #-1
  408304:	b	40816c <ferror@plt+0x682c>
  408308:	mov	w2, #0x1                   	// #1
  40830c:	mov	x26, #0xffffffffffffffff    	// #-1
  408310:	b	408274 <ferror@plt+0x6934>
  408314:	mov	w2, #0x1                   	// #1
  408318:	mov	x26, #0xffffffffffffffff    	// #-1
  40831c:	b	407ff4 <ferror@plt+0x66b4>
  408320:	mov	w2, #0x1                   	// #1
  408324:	mov	x26, #0xffffffffffffffff    	// #-1
  408328:	b	407fc4 <ferror@plt+0x6684>
  40832c:	nop
  408330:	stp	x29, x30, [sp, #-112]!
  408334:	cmp	w2, #0x24
  408338:	mov	x29, sp
  40833c:	stp	x19, x20, [sp, #16]
  408340:	stp	x21, x22, [sp, #32]
  408344:	stp	x23, x24, [sp, #48]
  408348:	b.hi	408860 <ferror@plt+0x6f20>  // b.pmore
  40834c:	cmp	x1, #0x0
  408350:	mov	x19, x0
  408354:	add	x0, sp, #0x68
  408358:	mov	x21, x3
  40835c:	csel	x24, x0, x1, eq  // eq = none
  408360:	mov	w22, w2
  408364:	mov	x23, x4
  408368:	stp	x27, x28, [sp, #80]
  40836c:	bl	401910 <__errno_location@plt>
  408370:	str	wzr, [x0]
  408374:	mov	x20, x0
  408378:	bl	401820 <__ctype_b_loc@plt>
  40837c:	ldrb	w3, [x19]
  408380:	mov	x5, x19
  408384:	ldr	x1, [x0]
  408388:	b	408390 <ferror@plt+0x6a50>
  40838c:	ldrb	w3, [x5, #1]!
  408390:	ubfiz	x4, x3, #1, #8
  408394:	ldrh	w4, [x1, x4]
  408398:	tbnz	w4, #13, 40838c <ferror@plt+0x6a4c>
  40839c:	cmp	w3, #0x2d
  4083a0:	b.eq	408428 <ferror@plt+0x6ae8>  // b.none
  4083a4:	mov	w2, w22
  4083a8:	mov	x1, x24
  4083ac:	mov	x0, x19
  4083b0:	mov	w3, #0x0                   	// #0
  4083b4:	stp	x25, x26, [sp, #64]
  4083b8:	bl	401720 <__strtoul_internal@plt>
  4083bc:	mov	x26, x0
  4083c0:	ldr	x28, [x24]
  4083c4:	cmp	x28, x19
  4083c8:	b.eq	408418 <ferror@plt+0x6ad8>  // b.none
  4083cc:	ldr	w0, [x20]
  4083d0:	cbz	w0, 408410 <ferror@plt+0x6ad0>
  4083d4:	cmp	w0, #0x22
  4083d8:	mov	w27, #0x1                   	// #1
  4083dc:	b.ne	408424 <ferror@plt+0x6ae4>  // b.any
  4083e0:	cbz	x23, 4083ec <ferror@plt+0x6aac>
  4083e4:	ldrb	w25, [x28]
  4083e8:	cbnz	w25, 4086c4 <ferror@plt+0x6d84>
  4083ec:	str	x26, [x21]
  4083f0:	mov	w0, w27
  4083f4:	ldp	x19, x20, [sp, #16]
  4083f8:	ldp	x21, x22, [sp, #32]
  4083fc:	ldp	x23, x24, [sp, #48]
  408400:	ldp	x25, x26, [sp, #64]
  408404:	ldp	x27, x28, [sp, #80]
  408408:	ldp	x29, x30, [sp], #112
  40840c:	ret
  408410:	mov	w27, #0x0                   	// #0
  408414:	b	4083e0 <ferror@plt+0x6aa0>
  408418:	cbz	x23, 408424 <ferror@plt+0x6ae4>
  40841c:	ldrb	w25, [x19]
  408420:	cbnz	w25, 408448 <ferror@plt+0x6b08>
  408424:	ldp	x25, x26, [sp, #64]
  408428:	mov	w27, #0x4                   	// #4
  40842c:	mov	w0, w27
  408430:	ldp	x19, x20, [sp, #16]
  408434:	ldp	x21, x22, [sp, #32]
  408438:	ldp	x23, x24, [sp, #48]
  40843c:	ldp	x27, x28, [sp, #80]
  408440:	ldp	x29, x30, [sp], #112
  408444:	ret
  408448:	mov	w1, w25
  40844c:	mov	x0, x23
  408450:	mov	w27, #0x0                   	// #0
  408454:	mov	x26, #0x1                   	// #1
  408458:	bl	401870 <strchr@plt>
  40845c:	cbz	x0, 408424 <ferror@plt+0x6ae4>
  408460:	sub	w2, w25, #0x45
  408464:	and	w2, w2, #0xff
  408468:	cmp	w2, #0x2f
  40846c:	b.hi	4084f4 <ferror@plt+0x6bb4>  // b.pmore
  408470:	mov	x3, #0x8945                	// #35141
  408474:	mov	x19, #0x1                   	// #1
  408478:	movk	x3, #0x30, lsl #16
  40847c:	lsl	x2, x19, x2
  408480:	movk	x3, #0x8144, lsl #32
  408484:	mov	w22, w19
  408488:	tst	x2, x3
  40848c:	mov	x20, #0x400                 	// #1024
  408490:	b.ne	408658 <ferror@plt+0x6d18>  // b.any
  408494:	cmp	w25, #0x5a
  408498:	b.eq	408824 <ferror@plt+0x6ee4>  // b.none
  40849c:	b.hi	40858c <ferror@plt+0x6c4c>  // b.pmore
  4084a0:	cmp	w25, #0x4d
  4084a4:	b.eq	408634 <ferror@plt+0x6cf4>  // b.none
  4084a8:	b.hi	408524 <ferror@plt+0x6be4>  // b.pmore
  4084ac:	cmp	w25, #0x45
  4084b0:	b.eq	4087d4 <ferror@plt+0x6e94>  // b.none
  4084b4:	b.ls	408500 <ferror@plt+0x6bc0>  // b.plast
  4084b8:	cmp	w25, #0x47
  4084bc:	b.eq	4085a8 <ferror@plt+0x6c68>  // b.none
  4084c0:	cmp	w25, #0x4b
  4084c4:	b.ne	4086d4 <ferror@plt+0x6d94>  // b.any
  4084c8:	sxtw	x19, w22
  4084cc:	umulh	x0, x26, x20
  4084d0:	cbnz	x0, 40864c <ferror@plt+0x6d0c>
  4084d4:	mul	x26, x26, x20
  4084d8:	add	x0, x28, x19
  4084dc:	str	x0, [x24]
  4084e0:	orr	w0, w27, #0x2
  4084e4:	ldrb	w1, [x28, x19]
  4084e8:	cmp	w1, #0x0
  4084ec:	csel	w27, w0, w27, ne  // ne = any
  4084f0:	b	4083ec <ferror@plt+0x6aac>
  4084f4:	mov	w22, #0x1                   	// #1
  4084f8:	mov	x20, #0x400                 	// #1024
  4084fc:	b	408494 <ferror@plt+0x6b54>
  408500:	sxtw	x19, w22
  408504:	cmp	w25, #0x42
  408508:	b.ne	4086d4 <ferror@plt+0x6d94>  // b.any
  40850c:	lsr	x0, x26, #54
  408510:	lsl	x26, x26, #10
  408514:	cmp	x0, #0x0
  408518:	csinc	w27, w27, wzr, eq  // eq = none
  40851c:	csinv	x26, x26, xzr, eq  // eq = none
  408520:	b	4084d8 <ferror@plt+0x6b98>
  408524:	cmp	w25, #0x54
  408528:	b.eq	4087fc <ferror@plt+0x6ebc>  // b.none
  40852c:	sxtw	x19, w22
  408530:	cmp	w25, #0x59
  408534:	b.ne	40855c <ferror@plt+0x6c1c>  // b.any
  408538:	mov	w0, #0x8                   	// #8
  40853c:	mov	w2, #0x0                   	// #0
  408540:	umulh	x1, x26, x20
  408544:	cbnz	x1, 4088a4 <ferror@plt+0x6f64>
  408548:	mul	x26, x26, x20
  40854c:	subs	w0, w0, #0x1
  408550:	b.ne	408540 <ferror@plt+0x6c00>  // b.any
  408554:	orr	w27, w27, w2
  408558:	b	4084d8 <ferror@plt+0x6b98>
  40855c:	sxtw	x19, w22
  408560:	cmp	w25, #0x50
  408564:	b.ne	4086d4 <ferror@plt+0x6d94>  // b.any
  408568:	mov	w0, #0x5                   	// #5
  40856c:	mov	w2, #0x0                   	// #0
  408570:	umulh	x1, x26, x20
  408574:	cbnz	x1, 408898 <ferror@plt+0x6f58>
  408578:	mul	x26, x26, x20
  40857c:	subs	w0, w0, #0x1
  408580:	b.ne	408570 <ferror@plt+0x6c30>  // b.any
  408584:	orr	w27, w27, w2
  408588:	b	4084d8 <ferror@plt+0x6b98>
  40858c:	cmp	w25, #0x6b
  408590:	b.eq	4084c8 <ferror@plt+0x6b88>  // b.none
  408594:	b.hi	408600 <ferror@plt+0x6cc0>  // b.pmore
  408598:	cmp	w25, #0x63
  40859c:	b.eq	4087cc <ferror@plt+0x6e8c>  // b.none
  4085a0:	cmp	w25, #0x67
  4085a4:	b.ne	4085dc <ferror@plt+0x6c9c>  // b.any
  4085a8:	sxtw	x19, w22
  4085ac:	umulh	x0, x26, x20
  4085b0:	cbnz	x0, 408888 <ferror@plt+0x6f48>
  4085b4:	mul	x26, x26, x20
  4085b8:	umulh	x0, x26, x20
  4085bc:	cbnz	x0, 408888 <ferror@plt+0x6f48>
  4085c0:	mul	x26, x26, x20
  4085c4:	umulh	x0, x26, x20
  4085c8:	cbnz	x0, 408888 <ferror@plt+0x6f48>
  4085cc:	mov	w0, #0x0                   	// #0
  4085d0:	mul	x26, x26, x20
  4085d4:	orr	w27, w27, w0
  4085d8:	b	4084d8 <ferror@plt+0x6b98>
  4085dc:	sxtw	x19, w22
  4085e0:	cmp	w25, #0x62
  4085e4:	b.ne	4086d4 <ferror@plt+0x6d94>  // b.any
  4085e8:	lsr	x0, x26, #55
  4085ec:	lsl	x26, x26, #9
  4085f0:	cmp	x0, #0x0
  4085f4:	csinc	w27, w27, wzr, eq  // eq = none
  4085f8:	csinv	x26, x26, xzr, eq  // eq = none
  4085fc:	b	4084d8 <ferror@plt+0x6b98>
  408600:	cmp	w25, #0x74
  408604:	b.eq	4087fc <ferror@plt+0x6ebc>  // b.none
  408608:	cmp	w25, #0x77
  40860c:	sxtw	x19, w22
  408610:	b.ne	40862c <ferror@plt+0x6cec>  // b.any
  408614:	lsr	x0, x26, #63
  408618:	lsl	x26, x26, #1
  40861c:	cmp	x0, #0x0
  408620:	csinc	w27, w27, wzr, eq  // eq = none
  408624:	csinv	x26, x26, xzr, eq  // eq = none
  408628:	b	4084d8 <ferror@plt+0x6b98>
  40862c:	cmp	w25, #0x6d
  408630:	b.ne	4086d4 <ferror@plt+0x6d94>  // b.any
  408634:	sxtw	x19, w22
  408638:	umulh	x0, x26, x20
  40863c:	cbnz	x0, 40864c <ferror@plt+0x6d0c>
  408640:	mul	x26, x26, x20
  408644:	umulh	x0, x26, x20
  408648:	cbz	x0, 4084d4 <ferror@plt+0x6b94>
  40864c:	mov	w27, #0x1                   	// #1
  408650:	mov	x26, #0xffffffffffffffff    	// #-1
  408654:	b	4084d8 <ferror@plt+0x6b98>
  408658:	mov	x0, x23
  40865c:	mov	w1, #0x30                  	// #48
  408660:	bl	401870 <strchr@plt>
  408664:	cbz	x0, 408494 <ferror@plt+0x6b54>
  408668:	ldrb	w0, [x28, #1]
  40866c:	cmp	w0, #0x44
  408670:	b.eq	40871c <ferror@plt+0x6ddc>  // b.none
  408674:	cmp	w0, #0x69
  408678:	b.eq	4086dc <ferror@plt+0x6d9c>  // b.none
  40867c:	cmp	w0, #0x42
  408680:	b.eq	40871c <ferror@plt+0x6ddc>  // b.none
  408684:	cmp	w25, #0x5a
  408688:	b.eq	4086f0 <ferror@plt+0x6db0>  // b.none
  40868c:	b.hi	408744 <ferror@plt+0x6e04>  // b.pmore
  408690:	cmp	w25, #0x4d
  408694:	b.eq	40873c <ferror@plt+0x6dfc>  // b.none
  408698:	b.hi	408770 <ferror@plt+0x6e30>  // b.pmore
  40869c:	cmp	w25, #0x45
  4086a0:	b.eq	40884c <ferror@plt+0x6f0c>  // b.none
  4086a4:	b.ls	40878c <ferror@plt+0x6e4c>  // b.plast
  4086a8:	cmp	w25, #0x47
  4086ac:	b.eq	40882c <ferror@plt+0x6eec>  // b.none
  4086b0:	cmp	w25, #0x4b
  4086b4:	b.ne	4086d4 <ferror@plt+0x6d94>  // b.any
  4086b8:	mov	x19, #0x1                   	// #1
  4086bc:	mov	x20, #0x400                 	// #1024
  4086c0:	b	4084cc <ferror@plt+0x6b8c>
  4086c4:	mov	w1, w25
  4086c8:	mov	x0, x23
  4086cc:	bl	401870 <strchr@plt>
  4086d0:	cbnz	x0, 408460 <ferror@plt+0x6b20>
  4086d4:	orr	w27, w27, #0x2
  4086d8:	b	4083ec <ferror@plt+0x6aac>
  4086dc:	ldrb	w1, [x28, #2]
  4086e0:	mov	w0, #0x3                   	// #3
  4086e4:	cmp	w1, #0x42
  4086e8:	csel	w22, w19, w0, ne  // ne = any
  4086ec:	b	408494 <ferror@plt+0x6b54>
  4086f0:	mov	x20, #0x400                 	// #1024
  4086f4:	mov	w0, #0x7                   	// #7
  4086f8:	mov	w2, #0x0                   	// #0
  4086fc:	nop
  408700:	umulh	x1, x26, x20
  408704:	cbnz	x1, 4088bc <ferror@plt+0x6f7c>
  408708:	mul	x26, x26, x20
  40870c:	subs	w0, w0, #0x1
  408710:	b.ne	408700 <ferror@plt+0x6dc0>  // b.any
  408714:	orr	w27, w27, w2
  408718:	b	4084d8 <ferror@plt+0x6b98>
  40871c:	mov	w22, #0x2                   	// #2
  408720:	mov	x20, #0x3e8                 	// #1000
  408724:	b	408494 <ferror@plt+0x6b54>
  408728:	cmp	w25, #0x6b
  40872c:	b.eq	4086b8 <ferror@plt+0x6d78>  // b.none
  408730:	cmp	w25, #0x6d
  408734:	mov	x19, #0x1                   	// #1
  408738:	b.ne	4086d4 <ferror@plt+0x6d94>  // b.any
  40873c:	mov	x20, #0x400                 	// #1024
  408740:	b	408638 <ferror@plt+0x6cf8>
  408744:	cmp	w25, #0x67
  408748:	b.eq	408858 <ferror@plt+0x6f18>  // b.none
  40874c:	b.ls	4087a0 <ferror@plt+0x6e60>  // b.plast
  408750:	cmp	w25, #0x74
  408754:	b.eq	408840 <ferror@plt+0x6f00>  // b.none
  408758:	b.ls	408728 <ferror@plt+0x6de8>  // b.plast
  40875c:	cmp	w25, #0x77
  408760:	mov	x19, #0x1                   	// #1
  408764:	b.eq	408614 <ferror@plt+0x6cd4>  // b.none
  408768:	orr	w27, w27, #0x2
  40876c:	b	4083ec <ferror@plt+0x6aac>
  408770:	cmp	w25, #0x54
  408774:	b.eq	408840 <ferror@plt+0x6f00>  // b.none
  408778:	cmp	w25, #0x59
  40877c:	b.ne	4087b8 <ferror@plt+0x6e78>  // b.any
  408780:	mov	x19, #0x1                   	// #1
  408784:	mov	x20, #0x400                 	// #1024
  408788:	b	408538 <ferror@plt+0x6bf8>
  40878c:	cmp	w25, #0x42
  408790:	mov	x19, #0x1                   	// #1
  408794:	b.eq	40850c <ferror@plt+0x6bcc>  // b.none
  408798:	orr	w27, w27, #0x2
  40879c:	b	4083ec <ferror@plt+0x6aac>
  4087a0:	cmp	w25, #0x62
  4087a4:	b.eq	408838 <ferror@plt+0x6ef8>  // b.none
  4087a8:	cmp	w25, #0x63
  4087ac:	mov	x19, #0x1                   	// #1
  4087b0:	b.eq	4084d8 <ferror@plt+0x6b98>  // b.none
  4087b4:	b	4086d4 <ferror@plt+0x6d94>
  4087b8:	cmp	w25, #0x50
  4087bc:	b.ne	4086d4 <ferror@plt+0x6d94>  // b.any
  4087c0:	mov	x19, #0x1                   	// #1
  4087c4:	mov	x20, #0x400                 	// #1024
  4087c8:	b	408568 <ferror@plt+0x6c28>
  4087cc:	sxtw	x19, w22
  4087d0:	b	4084d8 <ferror@plt+0x6b98>
  4087d4:	sxtw	x19, w22
  4087d8:	mov	w0, #0x6                   	// #6
  4087dc:	mov	w2, #0x0                   	// #0
  4087e0:	umulh	x1, x26, x20
  4087e4:	cbnz	x1, 4088b0 <ferror@plt+0x6f70>
  4087e8:	mul	x26, x26, x20
  4087ec:	subs	w0, w0, #0x1
  4087f0:	b.ne	4087e0 <ferror@plt+0x6ea0>  // b.any
  4087f4:	orr	w27, w27, w2
  4087f8:	b	4084d8 <ferror@plt+0x6b98>
  4087fc:	sxtw	x19, w22
  408800:	mov	w0, #0x4                   	// #4
  408804:	mov	w2, #0x0                   	// #0
  408808:	umulh	x1, x26, x20
  40880c:	cbnz	x1, 4088c8 <ferror@plt+0x6f88>
  408810:	mul	x26, x26, x20
  408814:	subs	w0, w0, #0x1
  408818:	b.ne	408808 <ferror@plt+0x6ec8>  // b.any
  40881c:	orr	w27, w27, w2
  408820:	b	4084d8 <ferror@plt+0x6b98>
  408824:	sxtw	x19, w22
  408828:	b	4086f4 <ferror@plt+0x6db4>
  40882c:	mov	x19, #0x1                   	// #1
  408830:	mov	x20, #0x400                 	// #1024
  408834:	b	4085ac <ferror@plt+0x6c6c>
  408838:	mov	x19, #0x1                   	// #1
  40883c:	b	4085e8 <ferror@plt+0x6ca8>
  408840:	mov	x19, #0x1                   	// #1
  408844:	mov	x20, #0x400                 	// #1024
  408848:	b	408800 <ferror@plt+0x6ec0>
  40884c:	mov	x19, #0x1                   	// #1
  408850:	mov	x20, #0x400                 	// #1024
  408854:	b	4087d8 <ferror@plt+0x6e98>
  408858:	mov	x20, #0x400                 	// #1024
  40885c:	b	4085ac <ferror@plt+0x6c6c>
  408860:	adrp	x3, 40a000 <ferror@plt+0x86c0>
  408864:	adrp	x1, 40a000 <ferror@plt+0x86c0>
  408868:	adrp	x0, 40a000 <ferror@plt+0x86c0>
  40886c:	add	x3, x3, #0x758
  408870:	add	x1, x1, #0x710
  408874:	add	x0, x0, #0x720
  408878:	mov	w2, #0x54                  	// #84
  40887c:	stp	x25, x26, [sp, #64]
  408880:	stp	x27, x28, [sp, #80]
  408884:	bl	401900 <__assert_fail@plt>
  408888:	mov	w0, #0x1                   	// #1
  40888c:	mov	x26, #0xffffffffffffffff    	// #-1
  408890:	orr	w27, w27, w0
  408894:	b	4084d8 <ferror@plt+0x6b98>
  408898:	mov	w2, #0x1                   	// #1
  40889c:	mov	x26, #0xffffffffffffffff    	// #-1
  4088a0:	b	40857c <ferror@plt+0x6c3c>
  4088a4:	mov	w2, #0x1                   	// #1
  4088a8:	mov	x26, #0xffffffffffffffff    	// #-1
  4088ac:	b	40854c <ferror@plt+0x6c0c>
  4088b0:	mov	w2, #0x1                   	// #1
  4088b4:	mov	x26, #0xffffffffffffffff    	// #-1
  4088b8:	b	4087ec <ferror@plt+0x6eac>
  4088bc:	mov	w2, #0x1                   	// #1
  4088c0:	mov	x26, #0xffffffffffffffff    	// #-1
  4088c4:	b	40870c <ferror@plt+0x6dcc>
  4088c8:	mov	w2, #0x1                   	// #1
  4088cc:	mov	x26, #0xffffffffffffffff    	// #-1
  4088d0:	b	408814 <ferror@plt+0x6ed4>
  4088d4:	nop
  4088d8:	stp	x29, x30, [sp, #-32]!
  4088dc:	mov	x29, sp
  4088e0:	stp	x19, x20, [sp, #16]
  4088e4:	mov	x19, x0
  4088e8:	bl	401660 <fileno@plt>
  4088ec:	tbnz	w0, #31, 408948 <ferror@plt+0x7008>
  4088f0:	mov	x0, x19
  4088f4:	bl	4018e0 <__freading@plt>
  4088f8:	cbnz	w0, 40892c <ferror@plt+0x6fec>
  4088fc:	mov	x0, x19
  408900:	bl	408bc0 <ferror@plt+0x7280>
  408904:	cbz	w0, 408948 <ferror@plt+0x7008>
  408908:	bl	401910 <__errno_location@plt>
  40890c:	mov	x20, x0
  408910:	mov	x0, x19
  408914:	ldr	w19, [x20]
  408918:	bl	401680 <fclose@plt>
  40891c:	cbnz	w19, 408958 <ferror@plt+0x7018>
  408920:	ldp	x19, x20, [sp, #16]
  408924:	ldp	x29, x30, [sp], #32
  408928:	ret
  40892c:	mov	x0, x19
  408930:	bl	401660 <fileno@plt>
  408934:	mov	w2, #0x1                   	// #1
  408938:	mov	x1, #0x0                   	// #0
  40893c:	bl	401630 <lseek@plt>
  408940:	cmn	x0, #0x1
  408944:	b.ne	4088fc <ferror@plt+0x6fbc>  // b.any
  408948:	mov	x0, x19
  40894c:	ldp	x19, x20, [sp, #16]
  408950:	ldp	x29, x30, [sp], #32
  408954:	b	401680 <fclose@plt>
  408958:	mov	w0, #0xffffffff            	// #-1
  40895c:	str	w19, [x20]
  408960:	b	408920 <ferror@plt+0x6fe0>
  408964:	nop
  408968:	stp	x29, x30, [sp, #-112]!
  40896c:	mov	w6, #0xffffffe0            	// #-32
  408970:	mov	x29, sp
  408974:	add	x7, sp, #0x50
  408978:	stp	x19, x20, [sp, #16]
  40897c:	str	x7, [sp, #64]
  408980:	stp	w6, wzr, [sp, #72]
  408984:	stp	x2, x3, [sp, #80]
  408988:	add	x2, sp, #0x70
  40898c:	stp	x2, x2, [sp, #48]
  408990:	stp	x4, x5, [sp, #96]
  408994:	cbz	w1, 408a54 <ferror@plt+0x7114>
  408998:	mov	w20, w0
  40899c:	mov	w3, w1
  4089a0:	cmp	w1, #0x406
  4089a4:	b.eq	408a70 <ferror@plt+0x7130>  // b.none
  4089a8:	cmp	w1, #0xb
  4089ac:	b.gt	4089f8 <ferror@plt+0x70b8>
  4089b0:	cmp	w1, #0x0
  4089b4:	b.le	408a24 <ferror@plt+0x70e4>
  4089b8:	mov	x1, #0x1                   	// #1
  4089bc:	mov	x2, #0x514                 	// #1300
  4089c0:	lsl	x1, x1, x3
  4089c4:	tst	x1, x2
  4089c8:	b.ne	408aec <ferror@plt+0x71ac>  // b.any
  4089cc:	mov	x2, #0xa0a                 	// #2570
  4089d0:	tst	x1, x2
  4089d4:	b.eq	408a24 <ferror@plt+0x70e4>  // b.none
  4089d8:	mov	w1, w3
  4089dc:	mov	w0, w20
  4089e0:	bl	401890 <fcntl@plt>
  4089e4:	mov	w19, w0
  4089e8:	mov	w0, w19
  4089ec:	ldp	x19, x20, [sp, #16]
  4089f0:	ldp	x29, x30, [sp], #112
  4089f4:	ret
  4089f8:	sub	w0, w1, #0x400
  4089fc:	cmp	w0, #0xa
  408a00:	b.hi	408a24 <ferror@plt+0x70e4>  // b.pmore
  408a04:	mov	x1, #0x1                   	// #1
  408a08:	mov	x2, #0x2c5                 	// #709
  408a0c:	lsl	x1, x1, x0
  408a10:	tst	x1, x2
  408a14:	b.ne	408aec <ferror@plt+0x71ac>  // b.any
  408a18:	mov	x2, #0x502                 	// #1282
  408a1c:	tst	x1, x2
  408a20:	b.ne	4089d8 <ferror@plt+0x7098>  // b.any
  408a24:	ldr	w0, [sp, #72]
  408a28:	ldr	x1, [sp, #48]
  408a2c:	tbnz	w0, #31, 408b98 <ferror@plt+0x7258>
  408a30:	ldr	x2, [x1]
  408a34:	mov	w0, w20
  408a38:	mov	w1, w3
  408a3c:	bl	401890 <fcntl@plt>
  408a40:	mov	w19, w0
  408a44:	mov	w0, w19
  408a48:	ldp	x19, x20, [sp, #16]
  408a4c:	ldp	x29, x30, [sp], #112
  408a50:	ret
  408a54:	ldr	w2, [sp, #80]
  408a58:	bl	401890 <fcntl@plt>
  408a5c:	mov	w19, w0
  408a60:	mov	w0, w19
  408a64:	ldp	x19, x20, [sp, #16]
  408a68:	ldp	x29, x30, [sp], #112
  408a6c:	ret
  408a70:	stp	x21, x22, [sp, #32]
  408a74:	adrp	x21, 41c000 <ferror@plt+0x1a6c0>
  408a78:	mov	w2, #0xffffffe8            	// #-24
  408a7c:	str	w2, [sp, #72]
  408a80:	ldr	w2, [x21, #1072]
  408a84:	ldr	w22, [sp, #80]
  408a88:	tbnz	w2, #31, 408ab8 <ferror@plt+0x7178>
  408a8c:	mov	w2, w22
  408a90:	bl	401890 <fcntl@plt>
  408a94:	mov	w19, w0
  408a98:	tbnz	w0, #31, 408b1c <ferror@plt+0x71dc>
  408a9c:	mov	w0, #0x1                   	// #1
  408aa0:	str	w0, [x21, #1072]
  408aa4:	mov	w0, w19
  408aa8:	ldp	x19, x20, [sp, #16]
  408aac:	ldp	x21, x22, [sp, #32]
  408ab0:	ldp	x29, x30, [sp], #112
  408ab4:	ret
  408ab8:	mov	w2, w22
  408abc:	mov	w1, #0x0                   	// #0
  408ac0:	bl	401890 <fcntl@plt>
  408ac4:	mov	w19, w0
  408ac8:	tbnz	w0, #31, 408ad8 <ferror@plt+0x7198>
  408acc:	ldr	w0, [x21, #1072]
  408ad0:	cmn	w0, #0x1
  408ad4:	b.eq	408b4c <ferror@plt+0x720c>  // b.none
  408ad8:	mov	w0, w19
  408adc:	ldp	x19, x20, [sp, #16]
  408ae0:	ldp	x21, x22, [sp, #32]
  408ae4:	ldp	x29, x30, [sp], #112
  408ae8:	ret
  408aec:	ldr	w0, [sp, #72]
  408af0:	ldr	x1, [sp, #48]
  408af4:	tbnz	w0, #31, 408bac <ferror@plt+0x726c>
  408af8:	ldr	w2, [x1]
  408afc:	mov	w0, w20
  408b00:	mov	w1, w3
  408b04:	bl	401890 <fcntl@plt>
  408b08:	mov	w19, w0
  408b0c:	mov	w0, w19
  408b10:	ldp	x19, x20, [sp, #16]
  408b14:	ldp	x29, x30, [sp], #112
  408b18:	ret
  408b1c:	bl	401910 <__errno_location@plt>
  408b20:	ldr	w0, [x0]
  408b24:	cmp	w0, #0x16
  408b28:	b.ne	408a9c <ferror@plt+0x715c>  // b.any
  408b2c:	mov	w2, w22
  408b30:	mov	w0, w20
  408b34:	mov	w1, #0x0                   	// #0
  408b38:	bl	401890 <fcntl@plt>
  408b3c:	mov	w19, w0
  408b40:	tbnz	w0, #31, 408ad8 <ferror@plt+0x7198>
  408b44:	mov	w0, #0xffffffff            	// #-1
  408b48:	str	w0, [x21, #1072]
  408b4c:	mov	w0, w19
  408b50:	mov	w1, #0x1                   	// #1
  408b54:	bl	401890 <fcntl@plt>
  408b58:	tbnz	w0, #31, 408b74 <ferror@plt+0x7234>
  408b5c:	orr	w2, w0, #0x1
  408b60:	mov	w1, #0x2                   	// #2
  408b64:	mov	w0, w19
  408b68:	bl	401890 <fcntl@plt>
  408b6c:	cmn	w0, #0x1
  408b70:	b.ne	408ad8 <ferror@plt+0x7198>  // b.any
  408b74:	bl	401910 <__errno_location@plt>
  408b78:	mov	x20, x0
  408b7c:	mov	w0, w19
  408b80:	mov	w19, #0xffffffff            	// #-1
  408b84:	ldr	w21, [x20]
  408b88:	bl	401750 <close@plt>
  408b8c:	str	w21, [x20]
  408b90:	ldp	x21, x22, [sp, #32]
  408b94:	b	4089e8 <ferror@plt+0x70a8>
  408b98:	cmn	w0, #0x7
  408b9c:	b.ge	408a30 <ferror@plt+0x70f0>  // b.tcont
  408ba0:	ldr	x1, [sp, #56]
  408ba4:	add	x1, x1, w0, sxtw
  408ba8:	b	408a30 <ferror@plt+0x70f0>
  408bac:	cmn	w0, #0x7
  408bb0:	b.ge	408af8 <ferror@plt+0x71b8>  // b.tcont
  408bb4:	ldr	x1, [sp, #56]
  408bb8:	add	x1, x1, w0, sxtw
  408bbc:	b	408af8 <ferror@plt+0x71b8>
  408bc0:	stp	x29, x30, [sp, #-32]!
  408bc4:	mov	x29, sp
  408bc8:	str	x19, [sp, #16]
  408bcc:	mov	x19, x0
  408bd0:	cbz	x0, 408be4 <ferror@plt+0x72a4>
  408bd4:	bl	4018e0 <__freading@plt>
  408bd8:	cbz	w0, 408be4 <ferror@plt+0x72a4>
  408bdc:	ldr	w0, [x19]
  408be0:	tbnz	w0, #8, 408bf4 <ferror@plt+0x72b4>
  408be4:	mov	x0, x19
  408be8:	ldr	x19, [sp, #16]
  408bec:	ldp	x29, x30, [sp], #32
  408bf0:	b	4018b0 <fflush@plt>
  408bf4:	mov	x0, x19
  408bf8:	mov	w2, #0x1                   	// #1
  408bfc:	mov	x1, #0x0                   	// #0
  408c00:	bl	408c18 <ferror@plt+0x72d8>
  408c04:	mov	x0, x19
  408c08:	ldr	x19, [sp, #16]
  408c0c:	ldp	x29, x30, [sp], #32
  408c10:	b	4018b0 <fflush@plt>
  408c14:	nop
  408c18:	stp	x29, x30, [sp, #-48]!
  408c1c:	mov	x29, sp
  408c20:	ldp	x3, x4, [x0, #8]
  408c24:	str	x19, [sp, #16]
  408c28:	mov	x19, x0
  408c2c:	cmp	x4, x3
  408c30:	b.eq	408c44 <ferror@plt+0x7304>  // b.none
  408c34:	mov	x0, x19
  408c38:	ldr	x19, [sp, #16]
  408c3c:	ldp	x29, x30, [sp], #48
  408c40:	b	401830 <fseeko@plt>
  408c44:	ldp	x3, x4, [x0, #32]
  408c48:	cmp	x4, x3
  408c4c:	b.ne	408c34 <ferror@plt+0x72f4>  // b.any
  408c50:	ldr	x3, [x0, #72]
  408c54:	cbnz	x3, 408c34 <ferror@plt+0x72f4>
  408c58:	str	x1, [sp, #32]
  408c5c:	str	w2, [sp, #44]
  408c60:	bl	401660 <fileno@plt>
  408c64:	ldr	w2, [sp, #44]
  408c68:	ldr	x1, [sp, #32]
  408c6c:	bl	401630 <lseek@plt>
  408c70:	mov	x1, x0
  408c74:	cmn	x0, #0x1
  408c78:	b.eq	408c90 <ferror@plt+0x7350>  // b.none
  408c7c:	ldr	w2, [x19]
  408c80:	mov	w0, #0x0                   	// #0
  408c84:	str	x1, [x19, #144]
  408c88:	and	w1, w2, #0xffffffef
  408c8c:	str	w1, [x19]
  408c90:	ldr	x19, [sp, #16]
  408c94:	ldp	x29, x30, [sp], #48
  408c98:	ret
  408c9c:	nop
  408ca0:	stp	x29, x30, [sp, #-64]!
  408ca4:	cmp	x0, #0x0
  408ca8:	add	x4, sp, #0x3c
  408cac:	mov	x29, sp
  408cb0:	stp	x19, x20, [sp, #16]
  408cb4:	csel	x19, x4, x0, eq  // eq = none
  408cb8:	mov	x20, x2
  408cbc:	mov	x0, x19
  408cc0:	str	x21, [sp, #32]
  408cc4:	mov	x21, x1
  408cc8:	bl	401590 <mbrtowc@plt>
  408ccc:	cmp	x20, #0x0
  408cd0:	mov	x20, x0
  408cd4:	ccmn	x0, #0x3, #0x0, ne  // ne = any
  408cd8:	b.hi	408cf0 <ferror@plt+0x73b0>  // b.pmore
  408cdc:	mov	x0, x20
  408ce0:	ldp	x19, x20, [sp, #16]
  408ce4:	ldr	x21, [sp, #32]
  408ce8:	ldp	x29, x30, [sp], #64
  408cec:	ret
  408cf0:	mov	w0, #0x0                   	// #0
  408cf4:	bl	408d90 <ferror@plt+0x7450>
  408cf8:	tst	w0, #0xff
  408cfc:	b.ne	408cdc <ferror@plt+0x739c>  // b.any
  408d00:	ldrb	w0, [x21]
  408d04:	mov	x20, #0x1                   	// #1
  408d08:	str	w0, [x19]
  408d0c:	mov	x0, x20
  408d10:	ldp	x19, x20, [sp, #16]
  408d14:	ldr	x21, [sp, #32]
  408d18:	ldp	x29, x30, [sp], #64
  408d1c:	ret
  408d20:	stp	x29, x30, [sp, #-32]!
  408d24:	mov	x29, sp
  408d28:	stp	x19, x20, [sp, #16]
  408d2c:	mov	x19, x0
  408d30:	bl	401640 <__fpending@plt>
  408d34:	mov	x20, x0
  408d38:	mov	x0, x19
  408d3c:	ldr	w19, [x19]
  408d40:	and	w19, w19, #0x20
  408d44:	bl	4088d8 <ferror@plt+0x6f98>
  408d48:	cbnz	w19, 408d70 <ferror@plt+0x7430>
  408d4c:	cbz	w0, 408d64 <ferror@plt+0x7424>
  408d50:	cbnz	x20, 408d88 <ferror@plt+0x7448>
  408d54:	bl	401910 <__errno_location@plt>
  408d58:	ldr	w0, [x0]
  408d5c:	cmp	w0, #0x9
  408d60:	csetm	w0, ne  // ne = any
  408d64:	ldp	x19, x20, [sp, #16]
  408d68:	ldp	x29, x30, [sp], #32
  408d6c:	ret
  408d70:	cbnz	w0, 408d88 <ferror@plt+0x7448>
  408d74:	bl	401910 <__errno_location@plt>
  408d78:	mov	x1, x0
  408d7c:	mov	w0, #0xffffffff            	// #-1
  408d80:	str	wzr, [x1]
  408d84:	b	408d64 <ferror@plt+0x7424>
  408d88:	mov	w0, #0xffffffff            	// #-1
  408d8c:	b	408d64 <ferror@plt+0x7424>
  408d90:	stp	x29, x30, [sp, #-16]!
  408d94:	mov	x1, #0x0                   	// #0
  408d98:	mov	x29, sp
  408d9c:	bl	401930 <setlocale@plt>
  408da0:	mov	w1, #0x1                   	// #1
  408da4:	cbz	x0, 408dc8 <ferror@plt+0x7488>
  408da8:	ldrb	w1, [x0]
  408dac:	cmp	w1, #0x43
  408db0:	b.eq	408dd4 <ferror@plt+0x7494>  // b.none
  408db4:	adrp	x1, 40a000 <ferror@plt+0x86c0>
  408db8:	add	x1, x1, #0x768
  408dbc:	bl	401810 <strcmp@plt>
  408dc0:	cmp	w0, #0x0
  408dc4:	cset	w1, ne  // ne = any
  408dc8:	mov	w0, w1
  408dcc:	ldp	x29, x30, [sp], #16
  408dd0:	ret
  408dd4:	ldrb	w2, [x0, #1]
  408dd8:	mov	w1, #0x0                   	// #0
  408ddc:	cbnz	w2, 408db4 <ferror@plt+0x7474>
  408de0:	mov	w0, w1
  408de4:	ldp	x29, x30, [sp], #16
  408de8:	ret
  408dec:	nop
  408df0:	stp	x29, x30, [sp, #-16]!
  408df4:	mov	w0, #0xe                   	// #14
  408df8:	mov	x29, sp
  408dfc:	bl	401690 <nl_langinfo@plt>
  408e00:	cbz	x0, 408e20 <ferror@plt+0x74e0>
  408e04:	ldrb	w2, [x0]
  408e08:	adrp	x1, 40a000 <ferror@plt+0x86c0>
  408e0c:	add	x1, x1, #0x770
  408e10:	cmp	w2, #0x0
  408e14:	csel	x0, x1, x0, eq  // eq = none
  408e18:	ldp	x29, x30, [sp], #16
  408e1c:	ret
  408e20:	ldp	x29, x30, [sp], #16
  408e24:	adrp	x0, 40a000 <ferror@plt+0x86c0>
  408e28:	add	x0, x0, #0x770
  408e2c:	ret
  408e30:	stp	x29, x30, [sp, #-64]!
  408e34:	mov	x29, sp
  408e38:	stp	x19, x20, [sp, #16]
  408e3c:	adrp	x20, 41b000 <ferror@plt+0x196c0>
  408e40:	add	x20, x20, #0xdf0
  408e44:	stp	x21, x22, [sp, #32]
  408e48:	adrp	x21, 41b000 <ferror@plt+0x196c0>
  408e4c:	add	x21, x21, #0xde8
  408e50:	sub	x20, x20, x21
  408e54:	mov	w22, w0
  408e58:	stp	x23, x24, [sp, #48]
  408e5c:	mov	x23, x1
  408e60:	mov	x24, x2
  408e64:	bl	401558 <mbrtowc@plt-0x38>
  408e68:	cmp	xzr, x20, asr #3
  408e6c:	b.eq	408e98 <ferror@plt+0x7558>  // b.none
  408e70:	asr	x20, x20, #3
  408e74:	mov	x19, #0x0                   	// #0
  408e78:	ldr	x3, [x21, x19, lsl #3]
  408e7c:	mov	x2, x24
  408e80:	add	x19, x19, #0x1
  408e84:	mov	x1, x23
  408e88:	mov	w0, w22
  408e8c:	blr	x3
  408e90:	cmp	x20, x19
  408e94:	b.ne	408e78 <ferror@plt+0x7538>  // b.any
  408e98:	ldp	x19, x20, [sp, #16]
  408e9c:	ldp	x21, x22, [sp, #32]
  408ea0:	ldp	x23, x24, [sp, #48]
  408ea4:	ldp	x29, x30, [sp], #64
  408ea8:	ret
  408eac:	nop
  408eb0:	ret
  408eb4:	nop
  408eb8:	adrp	x2, 41c000 <ferror@plt+0x1a6c0>
  408ebc:	mov	x1, #0x0                   	// #0
  408ec0:	ldr	x2, [x2, #488]
  408ec4:	b	401610 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000408ec8 <.fini>:
  408ec8:	stp	x29, x30, [sp, #-16]!
  408ecc:	mov	x29, sp
  408ed0:	ldp	x29, x30, [sp], #16
  408ed4:	ret
