{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1537917694932 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1537917694932 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 25 20:21:34 2018 " "Processing started: Tue Sep 25 20:21:34 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1537917694932 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1537917694932 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CAMINHO_DADOS -c CAMINHO_DADOS " "Command: quartus_map --read_settings_files=on --write_settings_files=off CAMINHO_DADOS -c CAMINHO_DADOS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1537917694932 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1537917695246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/projects/processador/ula/ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vhdl/projects/processador/ula/ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-BEHAVIORAL " "Found design unit 1: ULA-BEHAVIORAL" {  } { { "../ULA/ULA.vhd" "" { Text "D:/VHDL/projects/processador/ULA/ULA.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537917695592 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "../ULA/ULA.vhd" "" { Text "D:/VHDL/projects/processador/ULA/ULA.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537917695592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537917695592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/projects/processador/registradores/registrador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vhdl/projects/processador/registradores/registrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REGISTRADOR-BEHAVIORAL " "Found design unit 1: REGISTRADOR-BEHAVIORAL" {  } { { "../registradores/REGISTRADOR.vhd" "" { Text "D:/VHDL/projects/processador/registradores/REGISTRADOR.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537917695592 ""} { "Info" "ISGN_ENTITY_NAME" "1 REGISTRADOR " "Found entity 1: REGISTRADOR" {  } { { "../registradores/REGISTRADOR.vhd" "" { Text "D:/VHDL/projects/processador/registradores/REGISTRADOR.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537917695592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537917695592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/projects/processador/mux/multiplexador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vhdl/projects/processador/mux/multiplexador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MULTIPLEXADOR-behavioral " "Found design unit 1: MULTIPLEXADOR-behavioral" {  } { { "../mux/MULTIPLEXADOR.vhd" "" { Text "D:/VHDL/projects/processador/mux/MULTIPLEXADOR.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537917695600 ""} { "Info" "ISGN_ENTITY_NAME" "1 MULTIPLEXADOR " "Found entity 1: MULTIPLEXADOR" {  } { { "../mux/MULTIPLEXADOR.vhd" "" { Text "D:/VHDL/projects/processador/mux/MULTIPLEXADOR.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537917695600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537917695600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/projects/processador/banco_de_registradores/banco_de_registradores.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vhdl/projects/processador/banco_de_registradores/banco_de_registradores.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BANCO_DE_REGISTRADORES-BEHAVIORAL " "Found design unit 1: BANCO_DE_REGISTRADORES-BEHAVIORAL" {  } { { "../banco_de_registradores/BANCO_DE_REGISTRADORES.vhd" "" { Text "D:/VHDL/projects/processador/banco_de_registradores/BANCO_DE_REGISTRADORES.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537917695600 ""} { "Info" "ISGN_ENTITY_NAME" "1 BANCO_DE_REGISTRADORES " "Found entity 1: BANCO_DE_REGISTRADORES" {  } { { "../banco_de_registradores/BANCO_DE_REGISTRADORES.vhd" "" { Text "D:/VHDL/projects/processador/banco_de_registradores/BANCO_DE_REGISTRADORES.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537917695600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537917695600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "caminho_dados.vhd 2 1 " "Found 2 design units, including 1 entities, in source file caminho_dados.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CAMINHO_DADOS-BEHAVIORAL " "Found design unit 1: CAMINHO_DADOS-BEHAVIORAL" {  } { { "CAMINHO_DADOS.vhd" "" { Text "D:/VHDL/projects/processador/caminho_dados/CAMINHO_DADOS.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537917695600 ""} { "Info" "ISGN_ENTITY_NAME" "1 CAMINHO_DADOS " "Found entity 1: CAMINHO_DADOS" {  } { { "CAMINHO_DADOS.vhd" "" { Text "D:/VHDL/projects/processador/caminho_dados/CAMINHO_DADOS.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537917695600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537917695600 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "DOWN ULA.vhd(13) " "VHDL error at ULA.vhd(13): object \"DOWN\" is used but not declared" {  } { { "../ULA/ULA.vhd" "" { Text "D:/VHDL/projects/processador/ULA/ULA.vhd" 13 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Quartus II" 0 -1 1537917695600 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4678 " "Peak virtual memory: 4678 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1537917695718 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Sep 25 20:21:35 2018 " "Processing ended: Tue Sep 25 20:21:35 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1537917695718 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1537917695718 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1537917695718 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1537917695718 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 0 s " "Quartus II Full Compilation was unsuccessful. 3 errors, 0 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1537917696332 ""}
