<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE module SYSTEM "../../../dtd/module.dtd">
<module name="ap210_interconnect_functional_requirements" part="1619" version="1" sc4.working_group="3" wg.number="1655" wg.number.arm="1656" wg.number.mim="1657" wg.number.arm_lf="1718" wg.number.mim_lf="1719" checklist.internal_review="1740" checklist.project_leader="1741" checklist.convener="1742" status="CD-TS" language="E" publication.year="" published="n" rcs.date="$Date: 2005/08/18 08:52:53 $" rcs.revision="$Revision: 1.20 $" development.folder="dvlp" xmlns:xlink="http://www.w3.org/1999/xlink">
    <keywords>
    module,electrical, network analysis, function, requirement,functional allocation, optical, magnetic, embedded component, printed component, routing
 </keywords>
    
    <contacts>
        <projlead ref="AP210.projlead"/>
        <editor ref="pdmmodules.editor"/>
    </contacts>
    <purpose>
   <p>
     This part of ISO 10303 specifies an application module for the
     representation of interconnect functional requirements.
This Data includes the device data from conformance class 1 (only the functional device information)
specific to an interconnect product (e.g., pcb, substrate, flex board). The functional
view of Devices which are fabricated as part of the interconnect product fabrication process (
e.g., printed inductors, printed connectors, embedded passives such as printed capacitors) are included in the functional definition.
Discrete physical devices which are embedded (e.g., MOS Transistor die) are considered to be external to the interconnect product
since they are not fabricated as part of the direct realization of the interconnect product. Configuration management information and
design management information is provided.
   </p>
 </purpose>
    <inscope>
        <li>nodal network representation of the behaviour of the interconnect;</li>
        <li>allocation of functions in the nodal network representation to embedded physical components that implement the functionality;</li>
        <li>allocation of functions in the nodal network representation to printed components that implement the functionality;</li>
        <li>mapping the set of nodes in the hierarchical network representation to the physical network that is implemeting the functional node.</li>
<!--        
		<li>items within the scope of application module <module_ref linkend="ap210_functional_decomposition:1_scope">Ap210 functional decomposition</module_ref>, ISO/CD-TS 10303-1614;</li>
		<li>items within the scope of application module <module_ref linkend="functional_decomposition_to_interconnect_design:1_scope">Functional decomposition to interconnect design</module_ref>, ISO/CD-TS 10303-1677;</li>
		<li>items within the scope of application module <module_ref linkend="functional_decomposition_with_nodal_representation_to_packaged_mapping:1_scope">Functional decomposition with nodal representation to packaged mapping</module_ref>, ISO/CD-TS 10303-1678;</li>
		<li>items within the scope of application module <module_ref linkend="planned_characteristic:1_scope">Planned characteristic</module_ref>, ISO/CD-TS 10303-1733;</li>
		<li>items within the scope of application module <module_ref linkend="test_requirement_allocation:1_scope">Test requirement allocation</module_ref>, ISO/CD-TS 10303-1751.</li>
-->		
    </inscope>
    <outscope>
        <li>algorithmic representation of the behaviour of the interconnect;</li>
        <li>shape representation of the interconnect.</li>
    </outscope>
    <arm>
        <express-g>
            <imgfile file="armexpg1.xml"/>
        </express-g>
    </arm>
    <arm_lf/>
    <mapping_table>
        
    </mapping_table>
    <mim>
        <express-g>
            <imgfile file="mimexpg1.xml"/>
        </express-g>
    </mim>
    <mim_lf/>    
</module>
