
<!doctype html>
<html lang="en" class="no-js">
  <head>
    
      <meta charset="utf-8">
      <meta name="viewport" content="width=device-width,initial-scale=1">
      
      
      
      
        <link rel="prev" href="../../fim_dev/ug_dev_fim_ofs/">
      
      
        <link rel="next" href="../../../../../f2000x/ug_dev_pim_based_afu/">
      
      <link rel="icon" href="../../../../../assets/images/favicon.png">
      <meta name="generator" content="mkdocs-1.4.3, mkdocs-material-9.1.9">
    
    
      
        <title>Workload Developer Guide - OFS</title>
      
    
    
      <link rel="stylesheet" href="../../../../../assets/stylesheets/main.85bb2934.min.css">
      
      

    
    
    
      
        
        
        <link rel="preconnect" href="https://fonts.gstatic.com" crossorigin>
        <link rel="stylesheet" href="https://fonts.googleapis.com/css?family=Roboto:300,300i,400,400i,700,700i%7CRoboto+Mono:400,400i,700,700i&display=fallback">
        <style>:root{--md-text-font:"Roboto";--md-code-font:"Roboto Mono"}</style>
      
    
    
      <link rel="stylesheet" href="../../../../../stylesheets/extra.css">
    
    <script>__md_scope=new URL("../../../../..",location),__md_hash=e=>[...e].reduce((e,_)=>(e<<5)-e+_.charCodeAt(0),0),__md_get=(e,_=localStorage,t=__md_scope)=>JSON.parse(_.getItem(t.pathname+"."+e)),__md_set=(e,_,t=localStorage,a=__md_scope)=>{try{t.setItem(a.pathname+"."+e,JSON.stringify(_))}catch(e){}}</script>
    
      

    
    
    
   <link href="../../../../../assets/stylesheets/glightbox.min.css" rel="stylesheet"/><style>
        html.glightbox-open { overflow: initial; height: 100%; }
        .gslide-title { margin-top: 0px; user-select: text; }
        .gslide-desc { color: #666; user-select: text; }
        .gslide-image img { background: white; }
        
            .gscrollbar-fixer { padding-right: 15px; }
            .gdesc-inner { font-size: 0.75rem; }
            body[data-md-color-scheme="slate"] .gdesc-inner { background: var(--md-default-bg-color);}
            body[data-md-color-scheme="slate"] .gslide-title { color: var(--md-default-fg-color);}
            body[data-md-color-scheme="slate"] .gslide-desc { color: var(--md-default-fg-color);}
            </style> <script src="../../../../../assets/javascripts/glightbox.min.js"></script></head>
  
  
    <body dir="ltr">
  
    
    
      <script>var palette=__md_get("__palette");if(palette&&"object"==typeof palette.color)for(var key of Object.keys(palette.color))document.body.setAttribute("data-md-color-"+key,palette.color[key])</script>
    
    <input class="md-toggle" data-md-toggle="drawer" type="checkbox" id="__drawer" autocomplete="off">
    <input class="md-toggle" data-md-toggle="search" type="checkbox" id="__search" autocomplete="off">
    <label class="md-overlay" for="__drawer"></label>
    <div data-md-component="skip">
      
        
        <a href="#afu-developer-guide-ofs-for-agilextm-7-fpga-soc-attach-fpgas" class="md-skip">
          Skip to content
        </a>
      
    </div>
    <div data-md-component="announce">
      
    </div>
    
      <div data-md-color-scheme="default" data-md-component="outdated" hidden>
        
      </div>
    
    
      

  

<header class="md-header md-header--shadow md-header--lifted" data-md-component="header">
  <nav class="md-header__inner md-grid" aria-label="Header">
    <a href="../../../../.." title="OFS" class="md-header__button md-logo" aria-label="OFS" data-md-component="logo">
      
  
  <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M12 8a3 3 0 0 0 3-3 3 3 0 0 0-3-3 3 3 0 0 0-3 3 3 3 0 0 0 3 3m0 3.54C9.64 9.35 6.5 8 3 8v11c3.5 0 6.64 1.35 9 3.54 2.36-2.19 5.5-3.54 9-3.54V8c-3.5 0-6.64 1.35-9 3.54Z"/></svg>

    </a>
    <label class="md-header__button md-icon" for="__drawer">
      <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M3 6h18v2H3V6m0 5h18v2H3v-2m0 5h18v2H3v-2Z"/></svg>
    </label>
    <div class="md-header__title" data-md-component="header-title">
      <div class="md-header__ellipsis">
        <div class="md-header__topic">
          <span class="md-ellipsis">
            OFS
          </span>
        </div>
        <div class="md-header__topic" data-md-component="header-topic">
          <span class="md-ellipsis">
            
              Workload Developer Guide
            
          </span>
        </div>
      </div>
    </div>
    
    
    
      <label class="md-header__button md-icon" for="__search">
        <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M9.5 3A6.5 6.5 0 0 1 16 9.5c0 1.61-.59 3.09-1.56 4.23l.27.27h.79l5 5-1.5 1.5-5-5v-.79l-.27-.27A6.516 6.516 0 0 1 9.5 16 6.5 6.5 0 0 1 3 9.5 6.5 6.5 0 0 1 9.5 3m0 2C7 5 5 7 5 9.5S7 14 9.5 14 14 12 14 9.5 12 5 9.5 5Z"/></svg>
      </label>
      <div class="md-search" data-md-component="search" role="dialog">
  <label class="md-search__overlay" for="__search"></label>
  <div class="md-search__inner" role="search">
    <form class="md-search__form" name="search">
      <input type="text" class="md-search__input" name="query" aria-label="Search" placeholder="Search" autocapitalize="off" autocorrect="off" autocomplete="off" spellcheck="false" data-md-component="search-query" required>
      <label class="md-search__icon md-icon" for="__search">
        <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M9.5 3A6.5 6.5 0 0 1 16 9.5c0 1.61-.59 3.09-1.56 4.23l.27.27h.79l5 5-1.5 1.5-5-5v-.79l-.27-.27A6.516 6.516 0 0 1 9.5 16 6.5 6.5 0 0 1 3 9.5 6.5 6.5 0 0 1 9.5 3m0 2C7 5 5 7 5 9.5S7 14 9.5 14 14 12 14 9.5 12 5 9.5 5Z"/></svg>
        <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M20 11v2H8l5.5 5.5-1.42 1.42L4.16 12l7.92-7.92L13.5 5.5 8 11h12Z"/></svg>
      </label>
      <nav class="md-search__options" aria-label="Search">
        
        <button type="reset" class="md-search__icon md-icon" title="Clear" aria-label="Clear" tabindex="-1">
          <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M19 6.41 17.59 5 12 10.59 6.41 5 5 6.41 10.59 12 5 17.59 6.41 19 12 13.41 17.59 19 19 17.59 13.41 12 19 6.41Z"/></svg>
        </button>
      </nav>
      
        <div class="md-search__suggest" data-md-component="search-suggest"></div>
      
    </form>
    <div class="md-search__output">
      <div class="md-search__scrollwrap" data-md-scrollfix>
        <div class="md-search-result" data-md-component="search-result">
          <div class="md-search-result__meta">
            Initializing search
          </div>
          <ol class="md-search-result__list" role="presentation"></ol>
        </div>
      </div>
    </div>
  </div>
</div>
    
    
      <div class="md-header__source">
        <a href="https://github.com/ofs" title="Go to repository" class="md-source" data-md-component="source">
  <div class="md-source__icon md-icon">
    
    <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 448 512"><!--! Font Awesome Free 6.4.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2023 Fonticons, Inc.--><path d="M439.55 236.05 244 40.45a28.87 28.87 0 0 0-40.81 0l-40.66 40.63 51.52 51.52c27.06-9.14 52.68 16.77 43.39 43.68l49.66 49.66c34.23-11.8 61.18 31 35.47 56.69-26.49 26.49-70.21-2.87-56-37.34L240.22 199v121.85c25.3 12.54 22.26 41.85 9.08 55a34.34 34.34 0 0 1-48.55 0c-17.57-17.6-11.07-46.91 11.25-56v-123c-20.8-8.51-24.6-30.74-18.64-45L142.57 101 8.45 235.14a28.86 28.86 0 0 0 0 40.81l195.61 195.6a28.86 28.86 0 0 0 40.8 0l194.69-194.69a28.86 28.86 0 0 0 0-40.81z"/></svg>
  </div>
  <div class="md-source__repository">
    ofs
  </div>
</a>
      </div>
    
  </nav>
  
    
      
<nav class="md-tabs" aria-label="Tabs" data-md-component="tabs">
  <div class="md-grid">
    <ul class="md-tabs__list">
      
        
  
  


  <li class="md-tabs__item">
    <a href="../../../../.." class="md-tabs__link">
      Welcome
    </a>
  </li>

      
        
  
  


  
  
  
    <li class="md-tabs__item">
      <a href="../../../../common/user_guides/ug_fpga_developer/ug_fpga_developer/" class="md-tabs__link">
        Start Here
      </a>
    </li>
  

      
        
  
  


  
  
  
    <li class="md-tabs__item">
      <a href="../../../../doc_modules/contents_s10_pcie_attach/" class="md-tabs__link">
        Stratix® 10 PCIe Attach OFS
      </a>
    </li>
  

      
        
  
  


  
  
  
    <li class="md-tabs__item">
      <a href="../../../../doc_modules/contents_agx7_pcie_attach/" class="md-tabs__link">
        Agilex™ PCIe Attach OFS
      </a>
    </li>
  

      
        
  
  
    
  


  
  
  
    <li class="md-tabs__item">
      <a href="../../../../doc_modules/contents_agx7_soc_attach/" class="md-tabs__link md-tabs__link--active">
        Agilex™ SoC Attach OFS
      </a>
    </li>
  

      
        
  
  


  
  
  
    <li class="md-tabs__item">
      <a href="../../../../common/user_guides/oneapi_asp/ug_oneapi_asp/" class="md-tabs__link">
        oneAPI
      </a>
    </li>
  

      
        
  
  


  
  
  
    <li class="md-tabs__item">
      <a href="../../../../common/sw_installation/pcie_attach/sw_install_pcie_attach/" class="md-tabs__link">
        OFS Software
      </a>
    </li>
  

      
    </ul>
  </div>
</nav>
    
  
</header>
    
    <div class="md-container" data-md-component="container">
      
      
        
      
      <main class="md-main" data-md-component="main">
        <div class="md-main__inner md-grid">
          
            
              
              <div class="md-sidebar md-sidebar--primary" data-md-component="sidebar" data-md-type="navigation" >
                <div class="md-sidebar__scrollwrap">
                  <div class="md-sidebar__inner">
                    

  


<nav class="md-nav md-nav--primary md-nav--lifted" aria-label="Navigation" data-md-level="0">
  <label class="md-nav__title" for="__drawer">
    <a href="../../../../.." title="OFS" class="md-nav__button md-logo" aria-label="OFS" data-md-component="logo">
      
  
  <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M12 8a3 3 0 0 0 3-3 3 3 0 0 0-3-3 3 3 0 0 0-3 3 3 3 0 0 0 3 3m0 3.54C9.64 9.35 6.5 8 3 8v11c3.5 0 6.64 1.35 9 3.54 2.36-2.19 5.5-3.54 9-3.54V8c-3.5 0-6.64 1.35-9 3.54Z"/></svg>

    </a>
    OFS
  </label>
  
    <div class="md-nav__source">
      <a href="https://github.com/ofs" title="Go to repository" class="md-source" data-md-component="source">
  <div class="md-source__icon md-icon">
    
    <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 448 512"><!--! Font Awesome Free 6.4.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2023 Fonticons, Inc.--><path d="M439.55 236.05 244 40.45a28.87 28.87 0 0 0-40.81 0l-40.66 40.63 51.52 51.52c27.06-9.14 52.68 16.77 43.39 43.68l49.66 49.66c34.23-11.8 61.18 31 35.47 56.69-26.49 26.49-70.21-2.87-56-37.34L240.22 199v121.85c25.3 12.54 22.26 41.85 9.08 55a34.34 34.34 0 0 1-48.55 0c-17.57-17.6-11.07-46.91 11.25-56v-123c-20.8-8.51-24.6-30.74-18.64-45L142.57 101 8.45 235.14a28.86 28.86 0 0 0 0 40.81l195.61 195.6a28.86 28.86 0 0 0 40.8 0l194.69-194.69a28.86 28.86 0 0 0 0-40.81z"/></svg>
  </div>
  <div class="md-source__repository">
    ofs
  </div>
</a>
    </div>
  
  <ul class="md-nav__list" data-md-scrollfix>
    
      
      
      

  
  
  
    <li class="md-nav__item">
      <a href="../../../../.." class="md-nav__link">
        Welcome
      </a>
    </li>
  

    
      
      
      

  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_2" >
      
      
        
          
        
          
        
          
        
      
      
        <label class="md-nav__link" for="__nav_2" id="__nav_2_label" tabindex="0">
          Start Here
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="1" aria-labelledby="__nav_2_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_2">
          <span class="md-nav__icon md-icon"></span>
          Start Here
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../common/user_guides/ug_fpga_developer/ug_fpga_developer/" class="md-nav__link">
        FPGA Developer Journey Guide
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../common/user_guides/ug_sw_developer/ug_sw_developer/" class="md-nav__link">
        Software Developer Journey Guide
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../doc_modules/Glossary/" class="md-nav__link">
        Glossary
      </a>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

    
      
      
      

  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_3" >
      
      
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
      
      
        <label class="md-nav__link" for="__nav_3" id="__nav_3_label" tabindex="0">
          Stratix® 10 PCIe Attach OFS
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="1" aria-labelledby="__nav_3_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_3">
          <span class="md-nav__icon md-icon"></span>
          Stratix® 10 PCIe Attach OFS
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../doc_modules/contents_s10_pcie_attach/" class="md-nav__link">
        Overview
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../d5005/adp_board_installation_guidelines/" class="md-nav__link">
        Board Installation Guide (Intel® FPGA PAC D5005)
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../common/sw_installation/pcie_attach/sw_install_pcie_attach/" class="md-nav__link">
        Software Installation Guide
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../d5005/user_guides/ug_qs_ofs_d5005/ug_qs_ofs_d5005/" class="md-nav__link">
        Getting Started Guide
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../d5005/user_guides/ug_eval_ofs_d5005/ug_eval_script_ofs_d5005/" class="md-nav__link">
        Automated Evaluation Guide
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../d5005/reference_manuals/ofs_fim/mnl_fim_ofs_d5005/" class="md-nav__link">
        Shell Technical Reference Manual
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../d5005/dev_guides/fim_dev/ug_dev_fim_ofs_d5005/" class="md-nav__link">
        Shell Developer Guide
      </a>
    </li>
  

            
          
            
              
  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_3_8" >
      
      
        
          
        
          
        
          
        
          
        
      
      
        <label class="md-nav__link" for="__nav_3_8" id="__nav_3_8_label" tabindex="0">
          Workload Development
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="2" aria-labelledby="__nav_3_8_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_3_8">
          <span class="md-nav__icon md-icon"></span>
          Workload Development
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../d5005/dev_guides/afu_dev/ug_dev_afu_d5005/" class="md-nav__link">
        Workload Developer Guide
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../d5005/ug_dev_pim_based_afu/" class="md-nav__link">
        PIM Based AFU Developer Guide
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../d5005/ug_dev_afu_host_software/" class="md-nav__link">
        AFU Host Software Developer Guide
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../d5005/ug_dev_afu_sim_env/" class="md-nav__link">
        AFU Simulation Environment User Guide
      </a>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../d5005/user_guides/ug_sim_ofs_d5005/ug_sim_ofs_d5005/" class="md-nav__link">
        Simulation User Guide
      </a>
    </li>
  

            
          
            
              
  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_3_10" >
      
      
        
          
        
          
        
      
      
        <label class="md-nav__link" for="__nav_3_10" id="__nav_3_10_label" tabindex="0">
          Virtualization
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="2" aria-labelledby="__nav_3_10_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_3_10">
          <span class="md-nav__icon md-icon"></span>
          Virtualization
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../d5005/ug_docker/" class="md-nav__link">
        Docker User Guide
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../d5005/ug_kvm/" class="md-nav__link">
        KVM User Guide
      </a>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

    
      
      
      

  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_4" >
      
      
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
      
      
        <label class="md-nav__link" for="__nav_4" id="__nav_4_label" tabindex="0">
          Agilex™ PCIe Attach OFS
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="1" aria-labelledby="__nav_4_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_4">
          <span class="md-nav__icon md-icon"></span>
          Agilex™ PCIe Attach OFS
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../doc_modules/contents_agx7_pcie_attach/" class="md-nav__link">
        Overview
      </a>
    </li>
  

            
          
            
              
  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_4_2" >
      
      
        
          
        
          
        
          
        
      
      
        <label class="md-nav__link" for="__nav_4_2" id="__nav_4_2_label" tabindex="0">
          Board Installation Guides
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="2" aria-labelledby="__nav_4_2_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_4_2">
          <span class="md-nav__icon md-icon"></span>
          Board Installation Guides
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../n6001/adp_board_installation_guidelines/" class="md-nav__link">
        Intel® FPGA SmartNIC N6000/1-PL
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../common/board_installation/devkit_board_installation/devkit_board_installation_guidelines/" class="md-nav__link">
        Agilex™ 7 FPGA I-Series and F-Series Development Kits
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../common/board_installation/agx5_devkit_installation/agx5_devkit_install/" class="md-nav__link">
        Agilex™ 5 FPGA Modular Development Kit
      </a>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../common/sw_installation/pcie_attach/sw_install_pcie_attach/" class="md-nav__link">
        Software Installation Guide
      </a>
    </li>
  

            
          
            
              
  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_4_4" >
      
      
        
          
        
          
        
          
        
          
        
      
      
        <label class="md-nav__link" for="__nav_4_4" id="__nav_4_4_label" tabindex="0">
          Getting Started Guides
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="2" aria-labelledby="__nav_4_4_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_4_4">
          <span class="md-nav__icon md-icon"></span>
          Getting Started Guides
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../iseries_devkit/user_guides/ug_qs_ofs_iseries/ug_qs_ofs_iseries/" class="md-nav__link">
        OFS for Agilex™ 7 FPGA I-Series Development Kit (2xR-Tile,1xF-Tile)
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../ftile_devkit/user_guides/ug_qs_ofs_ftile/ug_qs_ofs_ftile/" class="md-nav__link">
        OFS for Agilex™ 7 FPGA F-Series Development Kit (2xF-Tile)
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../agx5/user_guides/ug_qs_ofs_agx5/ug_qs_ofs_agx5/" class="md-nav__link">
        OFS for Agilex™ 5 FPGA Modular Development Kit
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../n6001/user_guides/ug_qs_ofs_n6001/ug_qs_ofs_n6001/" class="md-nav__link">
        OFS for Intel® FPGA SmartNIC N6001-PL
      </a>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../common/user_guides/ug_eval_script_ofs_agx7_pcie_attach/ug_eval_script_ofs_agx7_pcie_attach/" class="md-nav__link">
        Automated Evaluation Guide
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../n6001/reference_manuals/ofs_fim/mnl_fim_ofs_n6001/" class="md-nav__link">
        Shell Technical Reference Manual
      </a>
    </li>
  

            
          
            
              
  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_4_7" >
      
      
        
          
        
          
        
          
        
      
      
        <label class="md-nav__link" for="__nav_4_7" id="__nav_4_7_label" tabindex="0">
          Shell Developer Guides
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="2" aria-labelledby="__nav_4_7_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_4_7">
          <span class="md-nav__icon md-icon"></span>
          Shell Developer Guides
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../iseries_devkit/dev_guides/fim_dev/ug_ofs_iseries_dk_fim_dev/" class="md-nav__link">
        PCIe Attach I-Series (2xR-Tile, F-Tile)
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../ftile_devkit/dev_guides/fim_dev/ug_ofs_ftile_dk_fim_dev/" class="md-nav__link">
        PCIe Attach F-Series (2xF-Tile)
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../n6001/dev_guides/fim_dev/ug_dev_fim_ofs_n6001/" class="md-nav__link">
        PCIe Attach F-Series (P-Tile/E-Tile)
      </a>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../n6001/dev_guides/hps_dev/hps_developer_ug/" class="md-nav__link">
        HPS Developer Guide
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../common/user_guides/ug_sim_ofs_agx7_pcie_attach/ug_sim_ofs_agx7_pcie_attach/" class="md-nav__link">
        Simulation User Guide
      </a>
    </li>
  

            
          
            
              
  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_4_10" >
      
      
        
          
        
          
        
          
        
          
        
          
        
      
      
        <label class="md-nav__link" for="__nav_4_10" id="__nav_4_10_label" tabindex="0">
          Workload Development
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="2" aria-labelledby="__nav_4_10_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_4_10">
          <span class="md-nav__icon md-icon"></span>
          Workload Development
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../common/user_guides/afu_dev/ug_dev_afu_ofs_agx7_pcie_attach/ug_dev_afu_ofs_agx7_pcie_attach/" class="md-nav__link">
        Agilex™ 7 Workload Developer Guide
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../agx5/dev_guides/afu_dev/ug_dev_afu_ofs_agx5/" class="md-nav__link">
        Agilex™ 5 Workload Developer Guide
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../n6001/ug_dev_pim_based_afu/" class="md-nav__link">
        PIM Based AFU Developer Guide
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../n6001/ug_dev_afu_host_software/" class="md-nav__link">
        AFU Host Software Developer Guide
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../n6001/ug_dev_afu_sim_env/" class="md-nav__link">
        AFU Simulation Environment User Guide
      </a>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

            
          
            
              
  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_4_11" >
      
      
        
          
        
          
        
      
      
        <label class="md-nav__link" for="__nav_4_11" id="__nav_4_11_label" tabindex="0">
          Virtualization
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="2" aria-labelledby="__nav_4_11_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_4_11">
          <span class="md-nav__icon md-icon"></span>
          Virtualization
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../n6001/ug_docker/" class="md-nav__link">
        Docker User Guide
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../n6001/ug_kvm/" class="md-nav__link">
        KVM User Guide
      </a>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../common/user_guides/ug_troubleshoot/ug_agx7_troubleshoot/" class="md-nav__link">
        Troubleshooting Guide
      </a>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

    
      
      
      

  
  
    
  
  
    
    <li class="md-nav__item md-nav__item--active md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_5" checked>
      
      
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
      
      
        <label class="md-nav__link" for="__nav_5" id="__nav_5_label" tabindex="0">
          Agilex™ SoC Attach OFS
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="1" aria-labelledby="__nav_5_label" aria-expanded="true">
        <label class="md-nav__title" for="__nav_5">
          <span class="md-nav__icon md-icon"></span>
          Agilex™ SoC Attach OFS
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../doc_modules/contents_agx7_soc_attach/" class="md-nav__link">
        Overview
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../common/board_installation/f2000x_board_installation/f2000x_board_installation/" class="md-nav__link">
        Board Installation Guide (Intel® IPU Platform F2000X-PL)
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../common/sw_installation/soc_attach/sw_install_soc_attach/" class="md-nav__link">
        Software Installation Guide for SoC Attach
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../user_guides/ug_qs_ofs_f2000x/ug_qs_ofs_f2000x/" class="md-nav__link">
        Getting Started Guide
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../user_guides/ug_eval_ofs/ug_eval_script_ofs_f2000x/" class="md-nav__link">
        Automated Evaluation Guide
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../reference_manuals/ofs_fim/mnl_fim_ofs/" class="md-nav__link">
        Shell Technical Reference Manual
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../fim_dev/ug_dev_fim_ofs/" class="md-nav__link">
        Shell Developer Guide
      </a>
    </li>
  

            
          
            
              
  
  
    
  
  
    
    <li class="md-nav__item md-nav__item--active md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_5_8" checked>
      
      
        
          
        
          
        
          
        
          
        
      
      
        <label class="md-nav__link" for="__nav_5_8" id="__nav_5_8_label" tabindex="0">
          Workload Development
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="2" aria-labelledby="__nav_5_8_label" aria-expanded="true">
        <label class="md-nav__title" for="__nav_5_8">
          <span class="md-nav__icon md-icon"></span>
          Workload Development
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
    
  
  
    <li class="md-nav__item md-nav__item--active">
      
      <input class="md-nav__toggle md-toggle" type="checkbox" id="__toc">
      
      
        
      
      
        <label class="md-nav__link md-nav__link--active" for="__toc">
          Workload Developer Guide
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <a href="./" class="md-nav__link md-nav__link--active">
        Workload Developer Guide
      </a>
      
        

<nav class="md-nav md-nav--secondary" aria-label="Table of contents">
  
  
  
    
  
  
    <label class="md-nav__title" for="__toc">
      <span class="md-nav__icon md-icon"></span>
      Table of contents
    </label>
    <ul class="md-nav__list" data-md-component="toc" data-md-scrollfix>
      
        <li class="md-nav__item">
  <a href="#1-introduction" class="md-nav__link">
    1. Introduction
  </a>
  
    <nav class="md-nav" aria-label="1. Introduction">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#11-document-organization" class="md-nav__link">
    1.1. Document Organization
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#12-prerequisite" class="md-nav__link">
    1.2. Prerequisite
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#13-acceleration-functional-unit-afu-development-flow" class="md-nav__link">
    1.3. Acceleration Functional Unit (AFU) Development Flow
  </a>
  
    <nav class="md-nav" aria-label="1.3. Acceleration Functional Unit (AFU) Development Flow">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#131-understanding-platform-capabilities" class="md-nav__link">
    1.3.1. Understanding Platform Capabilities
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#132-high-level-data-flow" class="md-nav__link">
    1.3.2. High Level Data Flow
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#133-considerations-for-pim-usage" class="md-nav__link">
    1.3.3. Considerations for PIM Usage
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#134-afu-interfaces-included-with-ipu-platform-f2000x-pl" class="md-nav__link">
    1.3.4. AFU Interfaces Included with IPU Platform F2000X-PL
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
        
      </ul>
    </nav>
  
</li>
      
        <li class="md-nav__item">
  <a href="#2-set-up-afu-development-environment" class="md-nav__link">
    2. Set Up AFU Development Environment
  </a>
  
    <nav class="md-nav" aria-label="2. Set Up AFU Development Environment">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#21-prepare-afu-development-environment" class="md-nav__link">
    2.1. Prepare AFU development environment
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#22-installation-of-quartus-and-required-patches" class="md-nav__link">
    2.2. Installation of Quartus and required patches
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#23-installation-of-support-tools" class="md-nav__link">
    2.3. Installation of Support Tools
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#24-installation-of-opae-sdk" class="md-nav__link">
    2.4. Installation of OPAE SDK
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#25-download-the-basic-building-blocks-repositories" class="md-nav__link">
    2.5. Download the Basic Building Blocks repositories
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#26-build-or-download-the-relocatable-pr-build-tree" class="md-nav__link">
    2.6. Build or download the relocatable PR build tree
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#27-download-fim-to-fpga" class="md-nav__link">
    2.7. Download FIM to FPGA
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#28-set-up-required-environment-variables" class="md-nav__link">
    2.8. Set up required Environment Variables
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
      
        <li class="md-nav__item">
  <a href="#3-compiling-an-afu" class="md-nav__link">
    3. Compiling an AFU
  </a>
  
    <nav class="md-nav" aria-label="3. Compiling an AFU">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#31-creating-the-afu-synthesis-environment" class="md-nav__link">
    3.1. Creating the AFU Synthesis Environment
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#32-building-and-running-host_chan_mmio-example-afu" class="md-nav__link">
    3.2. Building and Running host_chan_mmio example AFU
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#33-building-and-running-the-hello_world-example-afu" class="md-nav__link">
    3.3. Building and running the hello_world example AFU
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#34-modify-the-afu-user-clocks-frequency" class="md-nav__link">
    3.4. Modify the AFU user clocks frequency
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
      
        <li class="md-nav__item">
  <a href="#4-simulating-an-afu-using-ase" class="md-nav__link">
    4. Simulating an AFU using ASE
  </a>
  
    <nav class="md-nav" aria-label="4. Simulating an AFU using ASE">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#41-set-up-steps-to-run-ase" class="md-nav__link">
    4.1. Set Up Steps to Run ASE
  </a>
  
    <nav class="md-nav" aria-label="4.1. Set Up Steps to Run ASE">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#411-install-opae-sdk" class="md-nav__link">
    4.1.1. Install OPAE SDK
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#412-install-ase-tools" class="md-nav__link">
    4.1.2 Install ASE Tools
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#413-setup-required-ase-environment-variables" class="md-nav__link">
    4.1.3. Setup Required ASE Environment Variables
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
        
          <li class="md-nav__item">
  <a href="#42-simulating-the-host_chan_mmio-afu" class="md-nav__link">
    4.2. Simulating the host_chan_mmio AFU
  </a>
  
    <nav class="md-nav" aria-label="4.2. Simulating the host_chan_mmio AFU">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#421-set-up-and-run-the-hw-simulation-process" class="md-nav__link">
    4.2.1 Set Up and Run the HW Simulation Process
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#422-set-up-and-run-the-sw-process" class="md-nav__link">
    4.2.2 Set Up and Run the SW Process
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
        
          <li class="md-nav__item">
  <a href="#43-simulating-the-hello_world-afu" class="md-nav__link">
    4.3 Simulating the hello_world AFU
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
      
        <li class="md-nav__item">
  <a href="#5-adding-remote-signal-tap-logic-analyzer-to-debug-the-afu" class="md-nav__link">
    5. Adding Remote Signal Tap Logic Analyzer to debug the AFU
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#6-disabling-the-flr-function-level-reset-during-afu-debugging" class="md-nav__link">
    6. Disabling the FLR (Function Level Reset) during AFU Debugging
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#7-how-to-modify-the-pfvf-mux-configuration" class="md-nav__link">
    7. How to modify the PF/VF MUX configuration
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#notices-disclaimers" class="md-nav__link">
    Notices &amp; Disclaimers
  </a>
  
</li>
      
    </ul>
  
</nav>
      
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../f2000x/ug_dev_pim_based_afu/" class="md-nav__link">
        PIM Based AFU Developer Guide
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../f2000x/ug_dev_afu_host_software/" class="md-nav__link">
        AFU Host Software Developer Guide
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../f2000x/ug_dev_afu_sim_env/" class="md-nav__link">
        AFU Simulation Environment User Guide
      </a>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../user_guides/ug_sim_ofs/ug_sim_ofs/" class="md-nav__link">
        Simulation User Guide
      </a>
    </li>
  

            
          
            
              
  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_5_10" >
      
      
        
          
        
          
        
      
      
        <label class="md-nav__link" for="__nav_5_10" id="__nav_5_10_label" tabindex="0">
          Virtualization
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="2" aria-labelledby="__nav_5_10_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_5_10">
          <span class="md-nav__icon md-icon"></span>
          Virtualization
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../f2000x/ug_docker/" class="md-nav__link">
        Docker User Guide
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../f2000x/ug_kvm/" class="md-nav__link">
        KVM User Guide
      </a>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

    
      
      
      

  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_6" >
      
      
        
          
        
          
        
      
      
        <label class="md-nav__link" for="__nav_6" id="__nav_6_label" tabindex="0">
          oneAPI
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="1" aria-labelledby="__nav_6_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_6">
          <span class="md-nav__icon md-icon"></span>
          oneAPI
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../common/user_guides/oneapi_asp/ug_oneapi_asp/" class="md-nav__link">
        oneAPI ASP Getting Started User Guide
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../common/reference_manual/oneapi_asp/oneapi_asp_ref_mnl/" class="md-nav__link">
        oneAPI Accelerator Support Package(ASP) Reference Manual
      </a>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

    
      
      
      

  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_7" >
      
      
        
          
        
          
        
          
        
          
        
          
        
      
      
        <label class="md-nav__link" for="__nav_7" id="__nav_7_label" tabindex="0">
          OFS Software
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="1" aria-labelledby="__nav_7_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_7">
          <span class="md-nav__icon md-icon"></span>
          OFS Software
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../common/sw_installation/pcie_attach/sw_install_pcie_attach/" class="md-nav__link">
        Software Installation Guide OFS for PCIe Attach
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../common/sw_installation/soc_attach/sw_install_soc_attach/" class="md-nav__link">
        Software Installation Guide OFS for SoC Attach
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../common/reference_manual/ofs_sw/mnl_sw_ofs/" class="md-nav__link">
        Software Reference Manual
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../common/reference_manual/driver_dev_qs/driver_dev_qs/" class="md-nav__link">
        Driver Development Quick Start Guidelines for Linux DFL
      </a>
    </li>
  

            
          
            
              
  
  
  
    
    <li class="md-nav__item md-nav__item--nested">
      
      
      
      
      <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_7_5" >
      
      
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
          
        
      
      
        <label class="md-nav__link" for="__nav_7_5" id="__nav_7_5_label" tabindex="0">
          OPAE FPGA Tools
          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <nav class="md-nav" data-md-level="2" aria-labelledby="__nav_7_5_label" aria-expanded="false">
        <label class="md-nav__title" for="__nav_7_5">
          <span class="md-nav__icon md-icon"></span>
          OPAE FPGA Tools
        </label>
        <ul class="md-nav__list" data-md-scrollfix>
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../sw/fpga_tools/fpgainfo/fpgainfo/" class="md-nav__link">
        fpgainfo
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../sw/fpga_tools/fpgasupdate/fpgasupdate/" class="md-nav__link">
        fpgasupdate
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../sw/fpga_tools/mmlink/mmlink/" class="md-nav__link">
        mmlink
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../sw/fpga_tools/packager/packager/" class="md-nav__link">
        packager
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../sw/fpga_tools/userclk/userclk/" class="md-nav__link">
        userclk
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../sw/fpga_tools/hssi/hssi/" class="md-nav__link">
        hssi
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../sw/fpga_tools/pci_device/pci_device/" class="md-nav__link">
        pci_device
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../sw/fpga_tools/opae.io/opae.io/" class="md-nav__link">
        opae.io
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../sw/fpga_tools/rsu/rsu/" class="md-nav__link">
        rsu
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../sw/fpga_tools/host_exerciser/host_exerciser/" class="md-nav__link">
        host_exerciser
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../sw/fpga_tools/hssi_ethernet/hssistats/" class="md-nav__link">
        HSSI ethernet statistics
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../sw/fpga_tools/hssi_ethernet/hssimac/" class="md-nav__link">
        HSSI ethernet mac
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../sw/fpga_tools/mem_tg/mem_tg/" class="md-nav__link">
        mem_tg
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../sw/fpga_tools/vabtool/vabtool/" class="md-nav__link">
        vabtool
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../sw/fpga_tools/opaevfio/opaevfio/" class="md-nav__link">
        opaevfio
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../sw/fpga_tools/ofs.uio/ofs.uio/" class="md-nav__link">
        ofs.uio
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../sw/fpga_tools/opaeuio/opaeuio/" class="md-nav__link">
        opaeuio
      </a>
    </li>
  

            
          
            
              
  
  
  
    <li class="md-nav__item">
      <a href="../../../../../sw/fpga_tools/fpgad/fpgad/" class="md-nav__link">
        fpgad
      </a>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

            
          
        </ul>
      </nav>
    </li>
  

    
  </ul>
</nav>
                  </div>
                </div>
              </div>
            
            
              
              <div class="md-sidebar md-sidebar--secondary" data-md-component="sidebar" data-md-type="toc" >
                <div class="md-sidebar__scrollwrap">
                  <div class="md-sidebar__inner">
                    

<nav class="md-nav md-nav--secondary" aria-label="Table of contents">
  
  
  
    
  
  
    <label class="md-nav__title" for="__toc">
      <span class="md-nav__icon md-icon"></span>
      Table of contents
    </label>
    <ul class="md-nav__list" data-md-component="toc" data-md-scrollfix>
      
        <li class="md-nav__item">
  <a href="#1-introduction" class="md-nav__link">
    1. Introduction
  </a>
  
    <nav class="md-nav" aria-label="1. Introduction">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#11-document-organization" class="md-nav__link">
    1.1. Document Organization
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#12-prerequisite" class="md-nav__link">
    1.2. Prerequisite
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#13-acceleration-functional-unit-afu-development-flow" class="md-nav__link">
    1.3. Acceleration Functional Unit (AFU) Development Flow
  </a>
  
    <nav class="md-nav" aria-label="1.3. Acceleration Functional Unit (AFU) Development Flow">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#131-understanding-platform-capabilities" class="md-nav__link">
    1.3.1. Understanding Platform Capabilities
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#132-high-level-data-flow" class="md-nav__link">
    1.3.2. High Level Data Flow
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#133-considerations-for-pim-usage" class="md-nav__link">
    1.3.3. Considerations for PIM Usage
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#134-afu-interfaces-included-with-ipu-platform-f2000x-pl" class="md-nav__link">
    1.3.4. AFU Interfaces Included with IPU Platform F2000X-PL
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
        
      </ul>
    </nav>
  
</li>
      
        <li class="md-nav__item">
  <a href="#2-set-up-afu-development-environment" class="md-nav__link">
    2. Set Up AFU Development Environment
  </a>
  
    <nav class="md-nav" aria-label="2. Set Up AFU Development Environment">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#21-prepare-afu-development-environment" class="md-nav__link">
    2.1. Prepare AFU development environment
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#22-installation-of-quartus-and-required-patches" class="md-nav__link">
    2.2. Installation of Quartus and required patches
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#23-installation-of-support-tools" class="md-nav__link">
    2.3. Installation of Support Tools
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#24-installation-of-opae-sdk" class="md-nav__link">
    2.4. Installation of OPAE SDK
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#25-download-the-basic-building-blocks-repositories" class="md-nav__link">
    2.5. Download the Basic Building Blocks repositories
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#26-build-or-download-the-relocatable-pr-build-tree" class="md-nav__link">
    2.6. Build or download the relocatable PR build tree
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#27-download-fim-to-fpga" class="md-nav__link">
    2.7. Download FIM to FPGA
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#28-set-up-required-environment-variables" class="md-nav__link">
    2.8. Set up required Environment Variables
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
      
        <li class="md-nav__item">
  <a href="#3-compiling-an-afu" class="md-nav__link">
    3. Compiling an AFU
  </a>
  
    <nav class="md-nav" aria-label="3. Compiling an AFU">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#31-creating-the-afu-synthesis-environment" class="md-nav__link">
    3.1. Creating the AFU Synthesis Environment
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#32-building-and-running-host_chan_mmio-example-afu" class="md-nav__link">
    3.2. Building and Running host_chan_mmio example AFU
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#33-building-and-running-the-hello_world-example-afu" class="md-nav__link">
    3.3. Building and running the hello_world example AFU
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#34-modify-the-afu-user-clocks-frequency" class="md-nav__link">
    3.4. Modify the AFU user clocks frequency
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
      
        <li class="md-nav__item">
  <a href="#4-simulating-an-afu-using-ase" class="md-nav__link">
    4. Simulating an AFU using ASE
  </a>
  
    <nav class="md-nav" aria-label="4. Simulating an AFU using ASE">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#41-set-up-steps-to-run-ase" class="md-nav__link">
    4.1. Set Up Steps to Run ASE
  </a>
  
    <nav class="md-nav" aria-label="4.1. Set Up Steps to Run ASE">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#411-install-opae-sdk" class="md-nav__link">
    4.1.1. Install OPAE SDK
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#412-install-ase-tools" class="md-nav__link">
    4.1.2 Install ASE Tools
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#413-setup-required-ase-environment-variables" class="md-nav__link">
    4.1.3. Setup Required ASE Environment Variables
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
        
          <li class="md-nav__item">
  <a href="#42-simulating-the-host_chan_mmio-afu" class="md-nav__link">
    4.2. Simulating the host_chan_mmio AFU
  </a>
  
    <nav class="md-nav" aria-label="4.2. Simulating the host_chan_mmio AFU">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#421-set-up-and-run-the-hw-simulation-process" class="md-nav__link">
    4.2.1 Set Up and Run the HW Simulation Process
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#422-set-up-and-run-the-sw-process" class="md-nav__link">
    4.2.2 Set Up and Run the SW Process
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
        
          <li class="md-nav__item">
  <a href="#43-simulating-the-hello_world-afu" class="md-nav__link">
    4.3 Simulating the hello_world AFU
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
      
        <li class="md-nav__item">
  <a href="#5-adding-remote-signal-tap-logic-analyzer-to-debug-the-afu" class="md-nav__link">
    5. Adding Remote Signal Tap Logic Analyzer to debug the AFU
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#6-disabling-the-flr-function-level-reset-during-afu-debugging" class="md-nav__link">
    6. Disabling the FLR (Function Level Reset) during AFU Debugging
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#7-how-to-modify-the-pfvf-mux-configuration" class="md-nav__link">
    7. How to modify the PF/VF MUX configuration
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#notices-disclaimers" class="md-nav__link">
    Notices &amp; Disclaimers
  </a>
  
</li>
      
    </ul>
  
</nav>
                  </div>
                </div>
              </div>
            
          
          
            <div class="md-content" data-md-component="content">
              <article class="md-content__inner md-typeset">
                
                  

  
  


<h1 id="afu-developer-guide-ofs-for-agilextm-7-fpga-soc-attach-fpgas"><strong><abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> Developer Guide: <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> for Agilex™ 7 FPGA SoC Attach FPGAs</strong><a class="headerlink" href="#afu-developer-guide-ofs-for-agilextm-7-fpga-soc-attach-fpgas" title="Permanent link">&para;</a></h1>
<p>Last updated: <strong>September 25, 2025</strong> </p>
<h2 id="1-introduction"><strong>1. Introduction</strong><a class="headerlink" href="#1-introduction" title="Permanent link">&para;</a></h2>
<p>This document is a design guide for the creation of an Accelerator Functional Unit (<abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr>) using Open FPGA Stack (<abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr>) for Agilex™ 7 FPGAs SoC Attach. The <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> concept consists of separating out the FPGA design development process into two parts, the construction of the foundational FPGA Interface Manager (<abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr>), and the development of the Acceleration Function Unit (<abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr>), as shown in the diagram below.</p>
<p><a class="glightbox" href="../images/FIM_top_intro.png" data-type="image" data-width="100%" data-height="auto" data-desc-position="bottom"><img alt="" src="../images/FIM_top_intro.png" /></a></p>
<p>This diagram shows the separation of FPGA board interface development from the internal FPGA workload creation.  This separation starts with the FPGA Interface Manager (<abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr>) which consists of the external interfaces and board management functions.  The <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> is the base system layer and is typically provided by board vendors. The <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> interface is specific to a particular physical platform.  The <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> makes use of the external interfaces with user defined logic to perform a specific application.  By separating out the lengthy and complicated process of developing and integrating external interfaces for an FPGA into a board allows the <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> developer to focus on the needs of their workload.  <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> for Agilex™ 7 FPGAs SoC Attach provides the following tools for rapid <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> development:</p>
<ul>
<li>Scripts for both compilation and simulation setup</li>
<li>Optional Platform Interface Manager (<abbr title="Platform Interface Manager, An interface manager that comprises two components: a configurable platform specific interface for board developers and a collection of shims that AFU developers can use to handle clock crossing, response sorting, buffering and different protocols.">PIM</abbr>) which is a set of SystemVerilog shims and scripts for flexible <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> to <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> interfacing</li>
<li>Acceleration Simulation Environment (ASE) which is a hardware/software co-simulation environment scripts for compilation and Acceleration</li>
<li>Integration with Open Programmable Acceleration Engine (OPAE) SDK for rapid software development for your <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> application</li>
</ul>
<p>Please notice in the above block diagram that the <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> region consists of static and partial reconfiguration (<abbr title="Partial Reconfiguration, The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. In the context of Intel FPGA PAC, a PR bitstream refers to an Intel FPGA PAC AFU. Refer to Partial Reconfiguration support page.">PR</abbr>) regions where the <abbr title="Partial Reconfiguration, The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. In the context of Intel FPGA PAC, a PR bitstream refers to an Intel FPGA PAC AFU. Refer to Partial Reconfiguration support page.">PR</abbr> region can be dynamically reconfigured while the remaining FPGA design continues to function.  Creating <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> logic for the static region is described in <a href="https://ofs.github.io/ofs-2025.1-1/hw/f2000x/dev_guides/fim_dev/ug_dev_fim_ofs/">Shell Developer Guide: <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> for Agilex™ 7 SoC Attach FPGAs</a>. This guide covers logic in the <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> Main region.</p>
<h3 id="11-document-organization"><strong>1.1. Document Organization</strong><a class="headerlink" href="#11-document-organization" title="Permanent link">&para;</a></h3>
<p>This document is organized as follows:</p>
<ul>
<li>Description of design flow</li>
<li>Interfaces and functionality provided in the Agilex™ 7 FPGAs SoC Attach <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr></li>
<li>Setup of the <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> Development environment</li>
<li>Synthesize the <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> example</li>
<li>Testing the <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> example on the IPU Platform F2000X-PL card</li>
<li>Hardware/Software co-simulation using ASE</li>
<li>Debugging an <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> with Remote Signal Tap</li>
</ul>
<p>This guide provides theory followed by tutorial steps to solidify your <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> development knowledge.</p>
<blockquote>
<p><strong><em>NOTE:</em></strong>  </p>
<p><strong>This guide uses the Intel® Infrastructure Processing Unit (Intel® IPU) Platform F2000X-PL as the platform for all tutorial steps. Additionally, this guide and the tutorial steps can be used with other Agilex™ 7 FPGAs SoC Attach platforms..</strong></p>
<p><strong>Some of the document links in this guide are specific to the IPU Platform F2000X-PL .   If using a different platform, please use the associated documentation for your platform as there could be differences in building the <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> and downloading <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> images.</strong><br />
</p>
</blockquote>
<p>If you have worked with previous Altera® Programmable Acceleration products, you will find out that <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> for Agilex™ 7 FPGAs SoC Attach is similar. However, there are differences and you are advised to carefully read and follow the tutorial steps to fully understand the design tools and flow.</p>
<h3 id="12-prerequisite"><strong>1.2. Prerequisite</strong><a class="headerlink" href="#12-prerequisite" title="Permanent link">&para;</a></h3>
<p>This guide assumes you have the following FPGA logic design-related knowledge and skills:</p>
<ul>
<li>FPGA compilation flows including the Quartus® Prime Pro Edition design flow</li>
<li>Static Timing closure, including familiarity with the Timing Analyzer tool in Quartus® Prime Pro Edition software, applying timing constraints, Synopsys* Design Constraints (.sdc) language and Tcl scripting, and design methods to close on timing critical paths.</li>
<li>RTL and coding practices to create synthesizable logic.</li>
<li>Understanding of AXI and Avalon memory mapped and streaming interfaces.</li>
<li>Simulation of complex RTL using industry standard simulators (Synopsys® VCS® or Siemens® QuestaSim®).</li>
<li>Signal Tap Logic Analyzer tool in the Quartus® Prime Pro Edition software.</li>
</ul>
<p>You are strongly encouraged to review the <a href="https://ofs.github.io/ofs-2025.1-1/hw/f2000x/dev_guides/fim_dev/ug_dev_fim_ofs/">Shell Developer Guide: <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> for Agilex™ 7 SoC Attach FPGAs</a>.</p>
<h3 id="13-acceleration-functional-unit-afu-development-flow"><strong>1.3. Acceleration Functional Unit (<abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr>) Development Flow</strong><a class="headerlink" href="#13-acceleration-functional-unit-afu-development-flow" title="Permanent link">&para;</a></h3>
<p>The <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> development flow is shown below:
<a class="glightbox" href="../images/AFU_Dev_Flow.png" data-type="image" data-width="100%" data-height="auto" data-desc-position="bottom"><img alt="" src="../images/AFU_Dev_Flow.png" /></a></p>
<h4 id="131-understanding-platform-capabilities"><strong>1.3.1. Understanding Platform Capabilities</strong><a class="headerlink" href="#131-understanding-platform-capabilities" title="Permanent link">&para;</a></h4>
<p>The block diagram of the F2000x Board is shown below:</p>
<p><a class="glightbox" href="../images/F2000x_Board.png" data-type="image" data-width="100%" data-height="auto" data-desc-position="bottom"><img alt="" src="../images/F2000x_Board.png" /></a></p>
<p>The F2000x <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> provided with this release is shown below:</p>
<p><a class="glightbox" href="../images/F2000x_FIM.png" data-type="image" data-width="100%" data-height="auto" data-desc-position="bottom"><img alt="" src="../images/F2000x_FIM.png" /></a></p>
<p>This release F2000x <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> provides the following features:</p>
<ul>
<li>Host interface<ul>
<li>PCIe Gen4 x 16</li>
<li>2 - PFs </li>
<li>MSI-X interrupts</li>
<li>Logic to demonstrate simple PCIe loopback</li>
</ul>
</li>
<li>Network interface<ul>
<li>2 - QSFP28/56 cages</li>
<li>8 X 25 GbE with exerciser logic demonstrating traffic generation/monitoring</li>
</ul>
</li>
<li>External Memory - DDR4 - 2400<ul>
<li>4 Banks - 4 GB organized as 1 Gb x 32 with 1 Gb x 8 ECC</li>
<li>Memory exerciser logic demonstrating external memory operation</li>
</ul>
</li>
<li>Board Management<ul>
<li>SPI interface</li>
<li>FPGA management and configuration</li>
<li>Example logic showing DFH operation</li>
</ul>
</li>
<li>Partial reconfiguration control logic</li>
<li>SoC - Xeon Icelake-D subsystem with embedded Linux<ul>
<li>PCIe Gen4 x 16 interface to FPGA</li>
<li>1 - PF, 3 - VF, AXI-S TLP packets</li>
<li>DDR Memory<ul>
<li>2 Banks - 8 GB organized as 1 Gb x 64 with 1 Gb x 8 ECC</li>
<li>NVMe SSD - 64 GB</li>
</ul>
</li>
</ul>
</li>
</ul>
<h4 id="132-high-level-data-flow"><strong>1.3.2. High Level Data Flow</strong><a class="headerlink" href="#132-high-level-data-flow" title="Permanent link">&para;</a></h4>
<p>The <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> high level data flow is shown below:</p>
<p><a class="glightbox" href="../images/OFS_DataFlow.png" data-type="image" data-width="100%" data-height="auto" data-desc-position="bottom"><img alt="" src="../images/OFS_DataFlow.png" /></a></p>
<h4 id="133-considerations-for-pim-usage"><strong>1.3.3. Considerations for <abbr title="Platform Interface Manager, An interface manager that comprises two components: a configurable platform specific interface for board developers and a collection of shims that AFU developers can use to handle clock crossing, response sorting, buffering and different protocols.">PIM</abbr> Usage</strong><a class="headerlink" href="#133-considerations-for-pim-usage" title="Permanent link">&para;</a></h4>
<p>When creating an <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr>, a designer needs to decide of what type of interfaces the <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> will provide to the platform (<abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr>).  The <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> can use the native interfaces (i.e. PCIe TLP commands) provided by the <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> or standard memory mapped interfaces (i.e. AXI-MM or AVMM) by using the <abbr title="Platform Interface Manager, An interface manager that comprises two components: a configurable platform specific interface for board developers and a collection of shims that AFU developers can use to handle clock crossing, response sorting, buffering and different protocols.">PIM</abbr>.  The <abbr title="Platform Interface Manager, An interface manager that comprises two components: a configurable platform specific interface for board developers and a collection of shims that AFU developers can use to handle clock crossing, response sorting, buffering and different protocols.">PIM</abbr> is an abstraction layer consisting of a collection of SystemVerilog interfaces and shims to enable partial <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> portability across hardware despite variations in hardware topology and native interfaces. The <abbr title="Platform Interface Manager, An interface manager that comprises two components: a configurable platform specific interface for board developers and a collection of shims that AFU developers can use to handle clock crossing, response sorting, buffering and different protocols.">PIM</abbr> adds a level of logic between the <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> and the <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> converting the native interfaces from the <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> to match the interfaces provided by the <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr>.</p>
<p><a class="glightbox" href="../images/pim_based_afu.png" data-type="image" data-width="100%" data-height="auto" data-desc-position="bottom"><img alt="" src="../images/pim_based_afu.png" /></a></p>
<p>The following resources are available to assist in creating an <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr>:</p>
<p><a href="https://github.com/OFS/ofs-platform-afu-bbb/blob/master/plat_if_develop/ofs_plat_if/docs/PIM_core_concepts.md"><abbr title="Platform Interface Manager, An interface manager that comprises two components: a configurable platform specific interface for board developers and a collection of shims that AFU developers can use to handle clock crossing, response sorting, buffering and different protocols.">PIM</abbr> Core Concepts</a> provides details on using the <abbr title="Platform Interface Manager, An interface manager that comprises two components: a configurable platform specific interface for board developers and a collection of shims that AFU developers can use to handle clock crossing, response sorting, buffering and different protocols.">PIM</abbr> and its capabilities. </p>
<p><a href="https://ofs.github.io/ofs-2025.1-1/hw/common/user_guides/afu_dev/ug_dev_pim_based_afu/ug_dev_pim_based_afu/"><abbr title="Platform Interface Manager, An interface manager that comprises two components: a configurable platform specific interface for board developers and a collection of shims that AFU developers can use to handle clock crossing, response sorting, buffering and different protocols.">PIM</abbr> Based <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> Developer Guide</a> provides details on interfacing your <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> to the <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> using the <abbr title="Platform Interface Manager, An interface manager that comprises two components: a configurable platform specific interface for board developers and a collection of shims that AFU developers can use to handle clock crossing, response sorting, buffering and different protocols.">PIM</abbr>.</p>
<p>The <a href="https://github.com/OFS/examples-afu.git">examples-afu</a> repo provides several <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> examples: </p>
<table>
<thead>
<tr>
<th>Example</th>
<th>Description</th>
<th><abbr title="Platform Interface Manager, An interface manager that comprises two components: a configurable platform specific interface for board developers and a collection of shims that AFU developers can use to handle clock crossing, response sorting, buffering and different protocols.">PIM</abbr>-based</th>
<th>Hybrid</th>
<th>Native</th>
</tr>
</thead>
<tbody>
<tr>
<td>clocks</td>
<td>Example <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> using user configurable clocks.</td>
<td>X</td>
<td></td>
<td></td>
</tr>
<tr>
<td>copy_engine</td>
<td>Example <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> moving data between host channel and a data engine.</td>
<td>X</td>
<td></td>
<td></td>
</tr>
<tr>
<td>dma</td>
<td>Example <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> moving data between host channel and local memory with a DMA.</td>
<td>X</td>
<td></td>
<td></td>
</tr>
<tr>
<td>hello_world</td>
<td>Example <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> sending "Hello World!" to host channel.</td>
<td>X</td>
<td>X</td>
<td>X</td>
</tr>
<tr>
<td>local_memory</td>
<td>Example <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> reading and writing local memory.</td>
<td>X</td>
<td>X</td>
<td></td>
</tr>
</tbody>
</table>
<p>These examples can be run with the current <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> package.  There are three <a href="https://github.com/OFS/examples-afu/tree/main/tutorial/afu_types"><abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> types</a> of examples provided (<abbr title="Platform Interface Manager, An interface manager that comprises two components: a configurable platform specific interface for board developers and a collection of shims that AFU developers can use to handle clock crossing, response sorting, buffering and different protocols.">PIM</abbr> based, hybrid and native).  Each example provides the following:</p>
<ul>
<li>RTL, which includes the following interfaces: <ul>
<li><a href="https://github.com/OFS/ofs-platform-afu-bbb/blob/master/plat_if_develop/ofs_plat_if/docs/PIM_ifc_host_channel.md">Host Channel</a>: <ul>
<li>Host memory, providing a DMA interface.</li>
<li><abbr title="Memory Mapped Input/Output, Users may map and access both control registers and system memory buffers with accelerators.">MMIO</abbr>, providing a CSR interface.  </li>
</ul>
</li>
<li><a href="https://github.com/OFS/ofs-platform-afu-bbb/blob/master/plat_if_develop/ofs_plat_if/docs/PIM_ifc_local_mem.md">Local Memory</a></li>
</ul>
</li>
<li>Host software example interfacing to the CSR interface and host memory interface, using the <a href="https://ofs.github.io/ofs-2025.1-1/sw/fpga_api/prog_guide/readme/#opae-c-api-programming-guide">OPAE C API</a>.</li>
<li>Accelerator Description File .json file</li>
<li>Source file list</li>
</ul>
<h4 id="134-afu-interfaces-included-with-ipu-platform-f2000x-pl"><strong>1.3.4. <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> Interfaces Included with IPU Platform F2000X-PL</strong><a class="headerlink" href="#134-afu-interfaces-included-with-ipu-platform-f2000x-pl" title="Permanent link">&para;</a></h4>
<p>The figure below shows the interfaces available to the <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> in this architecture. It also shows the design hierarchy with module names from the fim (top.sv) to the <abbr title="Partial Reconfiguration, The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. In the context of Intel FPGA PAC, a PR bitstream refers to an Intel FPGA PAC AFU. Refer to Partial Reconfiguration support page.">PR</abbr> region <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> (afu_main.sv).
One of the main differences from the Stratix 10 <abbr title="Programmable Acceleration Card: FPGA based Accelerator card">PAC</abbr> <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> architecture to this one is the presence of the static port gasket region (port_gasket.sv) that has components to facilitate the <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> and also consists of the <abbr title="Partial Reconfiguration, The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. In the context of Intel FPGA PAC, a PR bitstream refers to an Intel FPGA PAC AFU. Refer to Partial Reconfiguration support page.">PR</abbr> region (afu_main.sv) via the <abbr title="Partial Reconfiguration, The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. In the context of Intel FPGA PAC, a PR bitstream refers to an Intel FPGA PAC AFU. Refer to Partial Reconfiguration support page.">PR</abbr> slot. The Port Gasket contains all the <abbr title="Partial Reconfiguration, The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. In the context of Intel FPGA PAC, a PR bitstream refers to an Intel FPGA PAC AFU. Refer to Partial Reconfiguration support page.">PR</abbr> specific modules and logic, e.g., <abbr title="Partial Reconfiguration, The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. In the context of Intel FPGA PAC, a PR bitstream refers to an Intel FPGA PAC AFU. Refer to Partial Reconfiguration support page.">PR</abbr> slot reset/freeze control, user clock, remote STP etc. Architecturally, a Port Gasket can have multiple <abbr title="Partial Reconfiguration, The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. In the context of Intel FPGA PAC, a PR bitstream refers to an Intel FPGA PAC AFU. Refer to Partial Reconfiguration support page.">PR</abbr> slots where user workload can be programmed into. However, only one <abbr title="Partial Reconfiguration, The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. In the context of Intel FPGA PAC, a PR bitstream refers to an Intel FPGA PAC AFU. Refer to Partial Reconfiguration support page.">PR</abbr> slot is supported for <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> Release for Agilex. Everything in the Port Gasket until the <abbr title="Partial Reconfiguration, The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. In the context of Intel FPGA PAC, a PR bitstream refers to an Intel FPGA PAC AFU. Refer to Partial Reconfiguration support page.">PR</abbr> slot should be provided by the <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> developer. The task of the <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> developer is to add their desired application in the afu_main.sv module by stripping out unwanted logic and instantiating the target accelerator.
As shown in the figure below, here are the interfaces connected to the <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> (highlighted in green) via the SoC Attach <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr>:</p>
<ol>
<li>AXI Streaming (AXI-S) interface to the Host via PCIe Gen4x16</li>
<li>AXI Memory Mapped Channels (4) to the DDR4 EMIF interface</li>
<li>AXI Streaming (AXI-S) interface to the HSSI 25 Gb Ethernet</li>
</ol>
<p><a class="glightbox" href="../images/N6000_AFU_IF.png" data-type="image" data-width="100%" data-height="auto" data-desc-position="bottom"><img alt="" src="../images/N6000_AFU_IF.png" /></a></p>
<h2 id="2-set-up-afu-development-environment"><strong>2. Set Up <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> Development Environment</strong><a class="headerlink" href="#2-set-up-afu-development-environment" title="Permanent link">&para;</a></h2>
<p>This section covers the setup of the <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> development environment.</p>
<h3 id="21-prepare-afu-development-environment"><strong>2.1. Prepare <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> development environment</strong><a class="headerlink" href="#21-prepare-afu-development-environment" title="Permanent link">&para;</a></h3>
<p>A typical development and hardware test environment consists of a development server or workstation with FPGA development tools installed and a separate server with the target <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> compatible FPGA PCIe card installed.  The typical usage and flow of data between these two servers is shown below:</p>
<p><a class="glightbox" href="../images/AFU_Dev_Deploy.png" data-type="image" data-width="100%" data-height="auto" data-desc-position="bottom"><img alt="" src="../images/AFU_Dev_Deploy.png" /></a></p>
<p>Note: both development and hardware testing can be performed on the same server if desired.</p>
<p>This guide uses IPU Platform F2000X-PL as the target <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> compatible FPGA PCIe card for demonstration steps.  The IPU Platform F2000X-PL must be fully installed following the <a href="https://ofs.github.io/ofs-2025.1-1/hw/common/board_installation/f2000x_board_installation/f2000x_board_installation">Board Installation Guide: <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> For Agilex™ 7 SoC Attach IPU F2000X-PL</a>. If using a different <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> FPGA PCIe card, contact your supplier for instructions on how to install and operate user developed AFUs.</p>
<p>The following is a summary of the steps to set up for <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> development:</p>
<ol>
<li>Install Quartus Prime Pro Version 23.4 for Linux with Agilex device support and required Quartus patches.</li>
<li>Make sure support tools are installed and meet version requirements.</li>
<li>Install <abbr title="Open Programmable Acceleration Engine Software Development Kit, A collection of libraries and tools to facilitate the development of software applications and accelerators using OPAE.">OPAE SDK</abbr>.</li>
<li>Download the Basic Building Blocks repository.</li>
<li>Build or download the relocatable <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> <abbr title="Partial Reconfiguration, The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. In the context of Intel FPGA PAC, a PR bitstream refers to an Intel FPGA PAC AFU. Refer to Partial Reconfiguration support page.">PR</abbr>-able build tree based on your Agilex FPGA PCIe Attach <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr>.</li>
<li>Download <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> to the Agilex FPGA PCIe Attach platform.</li>
</ol>
<p>Building AFUs with <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> for Agilex requires the build machine to have at least 64 GB of RAM. </p>
<h3 id="22-installation-of-quartus-and-required-patches"><strong>2.2. Installation of Quartus and required patches</strong><a class="headerlink" href="#22-installation-of-quartus-and-required-patches" title="Permanent link">&para;</a></h3>
<h3 id="23-installation-of-support-tools"><strong>2.3. Installation of Support Tools</strong><a class="headerlink" href="#23-installation-of-support-tools" title="Permanent link">&para;</a></h3>
<p>Make sure support tools are installed and meet version requirements.</p>
<p>The <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> provided Quartus build scripts require the following tools. Verify these are installed in your development environment.</p>
<table>
<thead>
<tr>
<th>Item</th>
<th>Version</th>
</tr>
</thead>
<tbody>
<tr>
<td>Python</td>
<td>3.6.8</td>
</tr>
<tr>
<td>GCC</td>
<td>8.5.0</td>
</tr>
<tr>
<td>cmake</td>
<td>3.15</td>
</tr>
<tr>
<td>git</td>
<td>1.8.3.1</td>
</tr>
<tr>
<td>perl</td>
<td>5.8.8</td>
</tr>
</tbody>
</table>
<h3 id="24-installation-of-opae-sdk"><strong>2.4. Installation of <abbr title="Open Programmable Acceleration Engine Software Development Kit, A collection of libraries and tools to facilitate the development of software applications and accelerators using OPAE.">OPAE SDK</abbr></strong><a class="headerlink" href="#24-installation-of-opae-sdk" title="Permanent link">&para;</a></h3>
<p>Working with the IPU Platform F2000X-PL card requires <strong>opae-2.12.0-5</strong>. Follow the instructions in the <a href="https://ofs.github.io/ofs-2025.1-1/hw/common/sw_installation/soc_attach/sw_install_soc_attach">Software Installation Guide: <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> for Agilex™ 7 SoC Attach FPGAs</a> to build and install the required <abbr title="Open Programmable Acceleration Engine Software Development Kit, A collection of libraries and tools to facilitate the development of software applications and accelerators using OPAE.">OPAE SDK</abbr> for the IPU Platform F2000X-PL. Make sure to check out the cloned repository to tag <strong>2.12.0-5</strong> and branch <strong>release/2.12.0</strong>.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-0-1" name="__codelineno-0-1" href="#__codelineno-0-1"></a>$<span class="w"> </span>git<span class="w"> </span>checkout<span class="w"> </span>tags/2.12.0-5<span class="w"> </span>-b<span class="w"> </span>release/2.12.0
</code></pre></div>
<blockquote>
<p>Note: The tutorial steps provided in the next sections assume the <abbr title="Open Programmable Acceleration Engine Software Development Kit, A collection of libraries and tools to facilitate the development of software applications and accelerators using OPAE.">OPAE SDK</abbr> is installed in default system locations, under the directory, <code>/usr</code>. In most system configurations, this will allow the OS and tools to automatically locate the OPAE binaries, scripts, libraries and include files required for the compilation and simulation of the <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> and AFUs.</p>
</blockquote>
<h3 id="25-download-the-basic-building-blocks-repositories"><strong>2.5. Download the Basic Building Blocks repositories</strong><a class="headerlink" href="#25-download-the-basic-building-blocks-repositories" title="Permanent link">&para;</a></h3>
<p>The <code>ofs-platform-afu-bbb</code> repository contains the <abbr title="Platform Interface Manager, An interface manager that comprises two components: a configurable platform specific interface for board developers and a collection of shims that AFU developers can use to handle clock crossing, response sorting, buffering and different protocols.">PIM</abbr> files as well as example <abbr title="Platform Interface Manager, An interface manager that comprises two components: a configurable platform specific interface for board developers and a collection of shims that AFU developers can use to handle clock crossing, response sorting, buffering and different protocols.">PIM</abbr>-based AFUs that can be used for testing and demonstration purposes. This guide will use the <code>host_chan_mmio</code> <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> example in the <a href="https://github.com/OFS/ofs-platform-afu-bbb">ofs-platform-afu-bbb</a> repository and the <code>hello_world</code> sample in the <a href="https://github.com/OFS/examples-afu.git">examples-afu</a> repository to demonstrate how to synthesize, load, simulate, and test a <abbr title="Platform Interface Manager, An interface manager that comprises two components: a configurable platform specific interface for board developers and a collection of shims that AFU developers can use to handle clock crossing, response sorting, buffering and different protocols.">PIM</abbr>-based <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> using the IPU Platform F2000X-PL card with the SoC Attach <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr>.</p>
<p>Execute the next commands to clone the <abbr title="Basic Building Block, Features within an AFU or part of an FPGA interface that can be reused across designs. These building blocks do not have stringent interface requirements like the FIM's AFU and host interface requires. All BBBs must have a (globally unique identifier) GUID.">BBB</abbr> repositories.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-1-1" name="__codelineno-1-1" href="#__codelineno-1-1"></a><span class="w">  </span><span class="c1"># Create top level directory for AFU development</span>
<a id="__codelineno-1-2" name="__codelineno-1-2" href="#__codelineno-1-2"></a>$<span class="w"> </span>mkdir<span class="w"> </span>OFS_BUILD_ROOT
<a id="__codelineno-1-3" name="__codelineno-1-3" href="#__codelineno-1-3"></a>$<span class="w"> </span><span class="nb">cd</span><span class="w"> </span>OFS_BUILD_ROOT
<a id="__codelineno-1-4" name="__codelineno-1-4" href="#__codelineno-1-4"></a>$<span class="w"> </span><span class="nb">export</span><span class="w"> </span><span class="nv">OFS_BUILD_ROOT</span><span class="o">=</span><span class="nv">$PWD</span>
<a id="__codelineno-1-5" name="__codelineno-1-5" href="#__codelineno-1-5"></a>
<a id="__codelineno-1-6" name="__codelineno-1-6" href="#__codelineno-1-6"></a><span class="w">  </span><span class="c1"># Clone the ofs-platform-afu-bbb repository.</span>
<a id="__codelineno-1-7" name="__codelineno-1-7" href="#__codelineno-1-7"></a>$<span class="w"> </span><span class="nb">cd</span><span class="w"> </span><span class="nv">$OFS_BUILD_ROOT</span>
<a id="__codelineno-1-8" name="__codelineno-1-8" href="#__codelineno-1-8"></a>$<span class="w"> </span>git<span class="w"> </span>clone<span class="w"> </span>https://github.com/OFS/ofs-platform-afu-bbb.git
<a id="__codelineno-1-9" name="__codelineno-1-9" href="#__codelineno-1-9"></a>$<span class="w"> </span><span class="nb">cd</span><span class="w"> </span>ofs-platform-afu-bbb
<a id="__codelineno-1-10" name="__codelineno-1-10" href="#__codelineno-1-10"></a>$<span class="w"> </span>git<span class="w"> </span>checkout<span class="w"> </span>tags/ofs-2024.1-1
<a id="__codelineno-1-11" name="__codelineno-1-11" href="#__codelineno-1-11"></a>$<span class="w"> </span><span class="nb">export</span><span class="w"> </span><span class="nv">OFS_PLATFORM_AFU_BBB</span><span class="o">=</span><span class="nv">$PWD</span>
<a id="__codelineno-1-12" name="__codelineno-1-12" href="#__codelineno-1-12"></a>
<a id="__codelineno-1-13" name="__codelineno-1-13" href="#__codelineno-1-13"></a><span class="w">  </span><span class="c1"># Verify retrieval</span>
<a id="__codelineno-1-14" name="__codelineno-1-14" href="#__codelineno-1-14"></a>$<span class="w"> </span>ls
<a id="__codelineno-1-15" name="__codelineno-1-15" href="#__codelineno-1-15"></a>LICENSE<span class="w">  </span>plat_if_develop<span class="w">  </span>plat_if_release<span class="w">  </span>plat_if_tests<span class="w">  </span>README.md
</code></pre></div>
<p>The documentation in the <a href="https://github.com/OFS/ofs-platform-afu-bbb">ofs-platform-afu-bbb</a> repository further addresses
  - The <abbr title="Platform Interface Manager, An interface manager that comprises two components: a configurable platform specific interface for board developers and a collection of shims that AFU developers can use to handle clock crossing, response sorting, buffering and different protocols.">PIM</abbr> concept.
  - The structure of the <abbr title="Platform Interface Manager, An interface manager that comprises two components: a configurable platform specific interface for board developers and a collection of shims that AFU developers can use to handle clock crossing, response sorting, buffering and different protocols.">PIM</abbr>-based <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> examples.
  - How to generate a release and configure the <abbr title="Platform Interface Manager, An interface manager that comprises two components: a configurable platform specific interface for board developers and a collection of shims that AFU developers can use to handle clock crossing, response sorting, buffering and different protocols.">PIM</abbr>.
  - How to connect an <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> to an <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr>.</p>
<h3 id="26-build-or-download-the-relocatable-pr-build-tree"><strong>2.6. Build or download the relocatable <abbr title="Partial Reconfiguration, The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. In the context of Intel FPGA PAC, a PR bitstream refers to an Intel FPGA PAC AFU. Refer to Partial Reconfiguration support page.">PR</abbr> build tree</strong><a class="headerlink" href="#26-build-or-download-the-relocatable-pr-build-tree" title="Permanent link">&para;</a></h3>
<p>A relocatable <abbr title="Partial Reconfiguration, The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. In the context of Intel FPGA PAC, a PR bitstream refers to an Intel FPGA PAC AFU. Refer to Partial Reconfiguration support page.">PR</abbr> build tree is needed to build the <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> partial reconfiguration area for the intended <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr>. The tree is relocatable and may be copied to a new location. It does not depend on files in the original <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> build.</p>
<p>You can use the IPU Platform F2000X-PL release package and download the <abbr title="Partial Reconfiguration, The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. In the context of Intel FPGA PAC, a PR bitstream refers to an Intel FPGA PAC AFU. Refer to Partial Reconfiguration support page.">PR</abbr> build tree and <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> images, to develop your <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr>.  These are located at <a href="https://github.com/OFS/ofs-f2000x-pl/releases/ofs-2024.1-1"><abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr>-F2000X-PL release</a>  </p>
<p>Or you can build your own <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> and generate the <abbr title="Partial Reconfiguration, The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. In the context of Intel FPGA PAC, a PR bitstream refers to an Intel FPGA PAC AFU. Refer to Partial Reconfiguration support page.">PR</abbr> build tree during the process.</p>
<p>To download and untar the pr_build_template:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-2-1" name="__codelineno-2-1" href="#__codelineno-2-1"></a>$<span class="w"> </span><span class="nb">cd</span><span class="w"> </span><span class="nv">$OFS_BUILD_ROOT</span>
<a id="__codelineno-2-2" name="__codelineno-2-2" href="#__codelineno-2-2"></a>$<span class="w"> </span>wget<span class="w"> </span>https://github.com/OFS/ofs-f2000x-pl/releases/download/ofs-2024.1-1/f2000x-images_ofs-2024-1-1.tar.gz
<a id="__codelineno-2-3" name="__codelineno-2-3" href="#__codelineno-2-3"></a>$<span class="w"> </span>tar<span class="w"> </span>-zxvf<span class="w"> </span>f2000x-images_ofs-2024-1-1.tar.gz
<a id="__codelineno-2-4" name="__codelineno-2-4" href="#__codelineno-2-4"></a>$<span class="w"> </span><span class="nb">cd</span><span class="w"> </span>f2000x-images_ofs-2024-1-1/
<a id="__codelineno-2-5" name="__codelineno-2-5" href="#__codelineno-2-5"></a>$<span class="w"> </span>mkdir<span class="w"> </span>pr_build_template
<a id="__codelineno-2-6" name="__codelineno-2-6" href="#__codelineno-2-6"></a>$<span class="w"> </span>tar<span class="w"> </span>-zxvf<span class="w"> </span>pr_build_template.tar.gz<span class="w"> </span>-C<span class="w"> </span>./pr_build_template
<a id="__codelineno-2-7" name="__codelineno-2-7" href="#__codelineno-2-7"></a>$<span class="w"> </span><span class="nb">cd</span><span class="w"> </span>pr_build_template
<a id="__codelineno-2-8" name="__codelineno-2-8" href="#__codelineno-2-8"></a>$<span class="w"> </span><span class="nb">export</span><span class="w"> </span><span class="nv">OPAE_PLATFORM_ROOT</span><span class="o">=</span><span class="nv">$PWD</span>
</code></pre></div>
<p>To build your own <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> and generate the <abbr title="Partial Reconfiguration, The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. In the context of Intel FPGA PAC, a PR bitstream refers to an Intel FPGA PAC AFU. Refer to Partial Reconfiguration support page.">PR</abbr> build tree for the IPU Platform F2000X-PL platform, refer the <a href="https://ofs.github.io/ofs-2025.1-1/hw/f2000x/dev_guides/fim_dev/ug_dev_fim_ofs/">Shell Developer Guide: <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> for Agilex™ 7 SoC Attach FPGAs</a> and follow the Out-of-Tree <abbr title="Partial Reconfiguration, The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. In the context of Intel FPGA PAC, a PR bitstream refers to an Intel FPGA PAC AFU. Refer to Partial Reconfiguration support page.">PR</abbr> <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> build flow.  If you are using a different platform, refer to the Shell Developer Guide for your platform and follow the Out-of-Tree <abbr title="Partial Reconfiguration, The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. In the context of Intel FPGA PAC, a PR bitstream refers to an Intel FPGA PAC AFU. Refer to Partial Reconfiguration support page.">PR</abbr> <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> build flow.</p>
<h3 id="27-download-fim-to-fpga"><strong>2.7. Download <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> to FPGA</strong><a class="headerlink" href="#27-download-fim-to-fpga" title="Permanent link">&para;</a></h3>
<p>The <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> requires that the <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> from which the <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> is derived be loaded onto the FPGA.   </p>
<p>If you are using the IPU Platform F2000X-PL release package downloaded in the previous section, copy the associated <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> files to the SoC:
<div class="highlight"><pre><span></span><code><a id="__codelineno-3-1" name="__codelineno-3-1" href="#__codelineno-3-1"></a><span class="c1"># On Development Host</span>
<a id="__codelineno-3-2" name="__codelineno-3-2" href="#__codelineno-3-2"></a>$<span class="w"> </span><span class="nb">cd</span><span class="w"> </span><span class="nv">$OFS_BUILD_ROOT</span>/f2000x-images_ofs-<span class="si">${</span><span class="p">{ env.COMMON_OFS_RELEASE_TAR </span><span class="si">}</span><span class="o">}</span>/
<a id="__codelineno-3-3" name="__codelineno-3-3" href="#__codelineno-3-3"></a>$<span class="w"> </span>scp<span class="w"> </span>ofs_top_page1_unsigned_user1.bin<span class="w"> </span>&lt;user&gt;@&lt;SoC<span class="w"> </span>IP<span class="w"> </span>address&gt;:&lt;/remote/directory&gt;
<a id="__codelineno-3-4" name="__codelineno-3-4" href="#__codelineno-3-4"></a>$<span class="w"> </span>scp<span class="w"> </span>ofs_top_page2_unsigned_user2.bin<span class="w"> </span>&lt;user&gt;@&lt;SoC<span class="w"> </span>IP<span class="w"> </span>address&gt;:&lt;/remote/directory&gt;
</code></pre></div></p>
<p>If you are generating your own <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr>, use the unsigned FPGA binary images from your <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> build and copy over to the SoC. </p>
<p>To downlaod the <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> to the IPU Platform F2000X-PL platform:
<div class="highlight"><pre><span></span><code><a id="__codelineno-4-1" name="__codelineno-4-1" href="#__codelineno-4-1"></a><span class="c1"># On SoC</span>
<a id="__codelineno-4-2" name="__codelineno-4-2" href="#__codelineno-4-2"></a>$<span class="w"> </span>sudo<span class="w"> </span>fpgasupdate<span class="w"> </span>ofs_top_page1_unsigned_user1.bin<span class="w"> </span>
<a id="__codelineno-4-3" name="__codelineno-4-3" href="#__codelineno-4-3"></a>$<span class="w"> </span>sudo<span class="w"> </span>fpgasupdate<span class="w"> </span>ofs_top_page2_unsigned_user2.bin<span class="w"> </span>
<a id="__codelineno-4-4" name="__codelineno-4-4" href="#__codelineno-4-4"></a>$<span class="w"> </span>sudo<span class="w"> </span>rsu<span class="w"> </span>fpga<span class="w"> </span>--page<span class="o">=</span>user1<span class="w"> </span>
</code></pre></div></p>
<p>If you are using a different platform, refer to the documentation for your platform to download the <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> images onto your Agilex™ SoC Attach Platform.</p>
<h3 id="28-set-up-required-environment-variables"><strong>2.8. Set up required Environment Variables</strong><a class="headerlink" href="#28-set-up-required-environment-variables" title="Permanent link">&para;</a></h3>
<p>Set the required environment variables as shown below. These environment variables must be set prior to simulation or compilation tasks. You can create a simple script to set these variables and save time going forward.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-5-1" name="__codelineno-5-1" href="#__codelineno-5-1"></a><span class="c1"># If not already done, export OFS_BUILD_ROOT to the top level directory for AFU development</span>
<a id="__codelineno-5-2" name="__codelineno-5-2" href="#__codelineno-5-2"></a>$<span class="w"> </span><span class="nb">export</span><span class="w"> </span><span class="nv">OFS_BUILD_ROOT</span><span class="o">=</span>&lt;path<span class="w"> </span>to<span class="w"> </span>ofs<span class="w"> </span>build<span class="w"> </span>directory&gt;
<a id="__codelineno-5-3" name="__codelineno-5-3" href="#__codelineno-5-3"></a>
<a id="__codelineno-5-4" name="__codelineno-5-4" href="#__codelineno-5-4"></a><span class="c1"># If not already done, export OPAE_PLATFORM_ROOT to the PR build tree directory</span>
<a id="__codelineno-5-5" name="__codelineno-5-5" href="#__codelineno-5-5"></a>$<span class="w"> </span><span class="nb">export</span><span class="w"> </span><span class="nv">OPAE_PLATFORM_ROOT</span><span class="o">=</span>&lt;path<span class="w"> </span>to<span class="w"> </span>pr<span class="w"> </span>build<span class="w"> </span>tree&gt;
<a id="__codelineno-5-6" name="__codelineno-5-6" href="#__codelineno-5-6"></a>
<a id="__codelineno-5-7" name="__codelineno-5-7" href="#__codelineno-5-7"></a><span class="c1"># If not already done, export OFS_PLATFORM_AFU_BBB to the clone of ofs-platform-afu-bbb repository which contains PIM files and AFU examples.</span>
<a id="__codelineno-5-8" name="__codelineno-5-8" href="#__codelineno-5-8"></a>$<span class="w"> </span><span class="nb">export</span><span class="w"> </span><span class="nv">OFS_PLATFORM_AFU_BBB</span><span class="o">=</span>&lt;path<span class="w"> </span>to<span class="w"> </span>ofs-platform-afu-bbb&gt;<span class="w"> </span>
<a id="__codelineno-5-9" name="__codelineno-5-9" href="#__codelineno-5-9"></a>
<a id="__codelineno-5-10" name="__codelineno-5-10" href="#__codelineno-5-10"></a><span class="c1"># Quartus Tools</span>
<a id="__codelineno-5-11" name="__codelineno-5-11" href="#__codelineno-5-11"></a><span class="c1"># Note, QUARTUS_HOME is your Quartus installation directory, e.g. $QUARTUS_HOME/bin contains Quartus executable.</span>
<a id="__codelineno-5-12" name="__codelineno-5-12" href="#__codelineno-5-12"></a>$<span class="w"> </span><span class="nb">export</span><span class="w"> </span><span class="nv">QUARTUS_HOME</span><span class="o">=</span>&lt;user_path&gt;/intelFPGA_pro/23.4/quartus
<a id="__codelineno-5-13" name="__codelineno-5-13" href="#__codelineno-5-13"></a>$<span class="w"> </span><span class="nb">export</span><span class="w"> </span><span class="nv">QUARTUS_ROOTDIR</span><span class="o">=</span><span class="nv">$QUARTUS_HOME</span>
<a id="__codelineno-5-14" name="__codelineno-5-14" href="#__codelineno-5-14"></a>$<span class="w"> </span><span class="nb">export</span><span class="w"> </span><span class="nv">QUARTUS_INSTALL_DIR</span><span class="o">=</span><span class="nv">$QUARTUS_ROOTDIR</span>
<a id="__codelineno-5-15" name="__codelineno-5-15" href="#__codelineno-5-15"></a>$<span class="w"> </span><span class="nb">export</span><span class="w"> </span><span class="nv">QUARTUS_ROOTDIR_OVERRIDE</span><span class="o">=</span><span class="nv">$QUARTUS_ROOTDIR</span>
<a id="__codelineno-5-16" name="__codelineno-5-16" href="#__codelineno-5-16"></a>$<span class="w"> </span><span class="nb">export</span><span class="w"> </span><span class="nv">IMPORT_IP_ROOTDIR</span><span class="o">=</span><span class="nv">$QUARTUS_ROOTDIR</span>/../ip
<a id="__codelineno-5-17" name="__codelineno-5-17" href="#__codelineno-5-17"></a>$<span class="w"> </span><span class="nb">export</span><span class="w"> </span><span class="nv">IP_ROOTDIR</span><span class="o">=</span><span class="nv">$QUARTUS_ROOTDIR</span>/../ip
<a id="__codelineno-5-18" name="__codelineno-5-18" href="#__codelineno-5-18"></a>$<span class="w"> </span><span class="nb">export</span><span class="w"> </span><span class="nv">QSYS_ROOTDIR</span><span class="o">=</span><span class="nv">$QUARTUS_ROOTDIR</span>/../qsys
<a id="__codelineno-5-19" name="__codelineno-5-19" href="#__codelineno-5-19"></a>$<span class="w"> </span><span class="nb">export</span><span class="w"> </span><span class="nv">PATH</span><span class="o">=</span><span class="nv">$QUARTUS_HOME</span>/bin:<span class="nv">$QSYS_ROOTDIR</span>/bin:<span class="nv">$QUARTUS_HOME</span>/sopc_builder/bin/:<span class="nv">$PATH</span>
<a id="__codelineno-5-20" name="__codelineno-5-20" href="#__codelineno-5-20"></a>
<a id="__codelineno-5-21" name="__codelineno-5-21" href="#__codelineno-5-21"></a><span class="c1"># OPAE SDK release</span>
<a id="__codelineno-5-22" name="__codelineno-5-22" href="#__codelineno-5-22"></a>$<span class="w"> </span><span class="nb">export</span><span class="w"> </span><span class="nv">OPAE_SDK_REPO_BRANCH</span><span class="o">=</span>release/2.12.0
<a id="__codelineno-5-23" name="__codelineno-5-23" href="#__codelineno-5-23"></a>
<a id="__codelineno-5-24" name="__codelineno-5-24" href="#__codelineno-5-24"></a><span class="c1"># OPAE and MPF libraries must either be on the default linker search paths or on both LIBRARY_PATH and LD_LIBRARY_PATH.  </span>
<a id="__codelineno-5-25" name="__codelineno-5-25" href="#__codelineno-5-25"></a>$<span class="w"> </span><span class="nb">export</span><span class="w"> </span><span class="nv">OPAE_LOC</span><span class="o">=</span>/usr
<a id="__codelineno-5-26" name="__codelineno-5-26" href="#__codelineno-5-26"></a>$<span class="w"> </span><span class="nb">export</span><span class="w"> </span><span class="nv">LIBRARY_PATH</span><span class="o">=</span><span class="nv">$OPAE_LOC</span>/lib:<span class="nv">$LIBRARY_PATH</span>
<a id="__codelineno-5-27" name="__codelineno-5-27" href="#__codelineno-5-27"></a>$<span class="w"> </span><span class="nb">export</span><span class="w"> </span><span class="nv">LD_LIBRARY_PATH</span><span class="o">=</span><span class="nv">$OPAE_LOC</span>/lib64:<span class="nv">$LD_LIBRARY_PATH</span>
</code></pre></div>
<h2 id="3-compiling-an-afu"><strong>3. Compiling an <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr></strong><a class="headerlink" href="#3-compiling-an-afu" title="Permanent link">&para;</a></h2>
<p>In this section, you will use the relocatable <abbr title="Partial Reconfiguration, The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. In the context of Intel FPGA PAC, a PR bitstream refers to an Intel FPGA PAC AFU. Refer to Partial Reconfiguration support page.">PR</abbr> build tree created in the previous steps from the <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> to compile an example <abbr title="Platform Interface Manager, An interface manager that comprises two components: a configurable platform specific interface for board developers and a collection of shims that AFU developers can use to handle clock crossing, response sorting, buffering and different protocols.">PIM</abbr>-based <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr>. This section will be developed around the <code>host_chan_mmio</code> and <code>hello_world</code> <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> examples to showcase the synthesis of a <abbr title="Platform Interface Manager, An interface manager that comprises two components: a configurable platform specific interface for board developers and a collection of shims that AFU developers can use to handle clock crossing, response sorting, buffering and different protocols.">PIM</abbr>-based <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr>.</p>
<p>The build steps presented below demonstrate the ease in building and running an actual <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> on the board. To successfully execute the instructions in this section, you must have set up your development environment and have a relocateable <abbr title="Partial Reconfiguration, The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. In the context of Intel FPGA PAC, a PR bitstream refers to an Intel FPGA PAC AFU. Refer to Partial Reconfiguration support page.">PR</abbr> Build tree as instructed in section 2 of this document.</p>
<p>The build steps presented below demonstrate the ease in building and running an actual <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> on the board. To successfully execute the instructions in this section, you must have set up your development environment and have a relocateable <abbr title="Partial Reconfiguration, The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. In the context of Intel FPGA PAC, a PR bitstream refers to an Intel FPGA PAC AFU. Refer to Partial Reconfiguration support page.">PR</abbr> Build tree as instructed in section 2 of this document.</p>
<h3 id="31-creating-the-afu-synthesis-environment"><strong>3.1. Creating the <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> Synthesis Environment</strong><a class="headerlink" href="#31-creating-the-afu-synthesis-environment" title="Permanent link">&para;</a></h3>
<p>The <abbr title="Platform Interface Manager, An interface manager that comprises two components: a configurable platform specific interface for board developers and a collection of shims that AFU developers can use to handle clock crossing, response sorting, buffering and different protocols.">PIM</abbr> flow provides the script <code>afu_synth_setup</code> to create the synthesis environment to build the <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> examples. See how to use it below.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-6-1" name="__codelineno-6-1" href="#__codelineno-6-1"></a>usage: afu_synth_setup [-h] -s SOURCES [-p PLATFORM] [-l LIB] [-f] dst
<a id="__codelineno-6-2" name="__codelineno-6-2" href="#__codelineno-6-2"></a>
<a id="__codelineno-6-3" name="__codelineno-6-3" href="#__codelineno-6-3"></a>Generate a Quartus build environment for an AFU. A build environment is
<a id="__codelineno-6-4" name="__codelineno-6-4" href="#__codelineno-6-4"></a>instantiated from a release and then configured for the specified AFU. AFU
<a id="__codelineno-6-5" name="__codelineno-6-5" href="#__codelineno-6-5"></a>source files are specified in a text file that is parsed by rtl_src_config,
<a id="__codelineno-6-6" name="__codelineno-6-6" href="#__codelineno-6-6"></a>which is part of the OPAE base environment.
<a id="__codelineno-6-7" name="__codelineno-6-7" href="#__codelineno-6-7"></a>
<a id="__codelineno-6-8" name="__codelineno-6-8" href="#__codelineno-6-8"></a>positional arguments:
<a id="__codelineno-6-9" name="__codelineno-6-9" href="#__codelineno-6-9"></a>  dst                   Target directory path (directory must not exist).
<a id="__codelineno-6-10" name="__codelineno-6-10" href="#__codelineno-6-10"></a>
<a id="__codelineno-6-11" name="__codelineno-6-11" href="#__codelineno-6-11"></a>optional arguments:
<a id="__codelineno-6-12" name="__codelineno-6-12" href="#__codelineno-6-12"></a>  -h, --help            show this help message and exit
<a id="__codelineno-6-13" name="__codelineno-6-13" href="#__codelineno-6-13"></a>  -s SOURCES, --sources SOURCES
<a id="__codelineno-6-14" name="__codelineno-6-14" href="#__codelineno-6-14"></a>                        AFU source specification file that will be passed to
<a id="__codelineno-6-15" name="__codelineno-6-15" href="#__codelineno-6-15"></a>                        rtl_src_config. See &quot;rtl_src_config --help&quot; for the
<a id="__codelineno-6-16" name="__codelineno-6-16" href="#__codelineno-6-16"></a>                        file&#39;s syntax. rtl_src_config translates the source
<a id="__codelineno-6-17" name="__codelineno-6-17" href="#__codelineno-6-17"></a>                        list into either Quartus or RTL simulator syntax.
<a id="__codelineno-6-18" name="__codelineno-6-18" href="#__codelineno-6-18"></a>  -p PLATFORM, --platform PLATFORM
<a id="__codelineno-6-19" name="__codelineno-6-19" href="#__codelineno-6-19"></a>                        FPGA platform name.
<a id="__codelineno-6-20" name="__codelineno-6-20" href="#__codelineno-6-20"></a>  -l LIB, --lib LIB     FPGA platform release hw/lib directory. If not
<a id="__codelineno-6-21" name="__codelineno-6-21" href="#__codelineno-6-21"></a>                        specified, the environment variables OPAE_FPGA_HW_LIB
<a id="__codelineno-6-22" name="__codelineno-6-22" href="#__codelineno-6-22"></a>                        and then BBS_LIB_PATH are checked.
<a id="__codelineno-6-23" name="__codelineno-6-23" href="#__codelineno-6-23"></a>  -f, --force           Overwrite target directory if it exists.
</code></pre></div>
<h3 id="32-building-and-running-host_chan_mmio-example-afu"><strong>3.2. Building and Running host_chan_mmio example <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr></strong><a class="headerlink" href="#32-building-and-running-host_chan_mmio-example-afu" title="Permanent link">&para;</a></h3>
<p>The <code>$OFS_PLATFORM_AFU_BBB/plat_if_tests/host_chan_mmio</code> is a simple example demonstrating both hardware and software access to an <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr>. The <code>host_chan_mmio</code> example <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> consists of the following files.  The hw directory contains the RTL to implement the hardware functionality using Avalon and AXI interfaces. However, this guide will use the AXI version of the <code>host_chan_mmio</code> <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> to go through the compilation steps. The sw directory of the <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> contains the source code of the host application that communicates with the actual <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> hardware.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-7-1" name="__codelineno-7-1" href="#__codelineno-7-1"></a>host_chan_mmio
<a id="__codelineno-7-2" name="__codelineno-7-2" href="#__codelineno-7-2"></a>├──<span class="w"> </span>hw
<a id="__codelineno-7-3" name="__codelineno-7-3" href="#__codelineno-7-3"></a>│<span class="w">   </span>└──<span class="w"> </span>rtl
<a id="__codelineno-7-4" name="__codelineno-7-4" href="#__codelineno-7-4"></a>│<span class="w">       </span>├──<span class="w"> </span>avalon
<a id="__codelineno-7-5" name="__codelineno-7-5" href="#__codelineno-7-5"></a>│<span class="w">       </span>│<span class="w">   </span>├──<span class="w"> </span>afu_avalon512.sv
<a id="__codelineno-7-6" name="__codelineno-7-6" href="#__codelineno-7-6"></a>│<span class="w">       </span>│<span class="w">   </span>├──<span class="w"> </span>afu_avalon.sv
<a id="__codelineno-7-7" name="__codelineno-7-7" href="#__codelineno-7-7"></a>│<span class="w">       </span>│<span class="w">   </span>├──<span class="w"> </span>ofs_plat_afu_avalon512.sv
<a id="__codelineno-7-8" name="__codelineno-7-8" href="#__codelineno-7-8"></a>│<span class="w">       </span>│<span class="w">   </span>├──<span class="w"> </span>ofs_plat_afu_avalon_from_ccip.sv
<a id="__codelineno-7-9" name="__codelineno-7-9" href="#__codelineno-7-9"></a>│<span class="w">       </span>│<span class="w">   </span>└──<span class="w"> </span>ofs_plat_afu_avalon.sv
<a id="__codelineno-7-10" name="__codelineno-7-10" href="#__codelineno-7-10"></a>│<span class="w">       </span>├──<span class="w"> </span>axi
<a id="__codelineno-7-11" name="__codelineno-7-11" href="#__codelineno-7-11"></a>│<span class="w">       </span>│<span class="w">   </span>├──<span class="w"> </span>afu_axi512.sv
<a id="__codelineno-7-12" name="__codelineno-7-12" href="#__codelineno-7-12"></a>│<span class="w">       </span>│<span class="w">   </span>├──<span class="w"> </span>afu_axi.sv
<a id="__codelineno-7-13" name="__codelineno-7-13" href="#__codelineno-7-13"></a>│<span class="w">       </span>│<span class="w">   </span>├──<span class="w"> </span>ofs_plat_afu_axi512.sv
<a id="__codelineno-7-14" name="__codelineno-7-14" href="#__codelineno-7-14"></a>│<span class="w">       </span>│<span class="w">   </span>├──<span class="w"> </span>ofs_plat_afu_axi_from_ccip.sv
<a id="__codelineno-7-15" name="__codelineno-7-15" href="#__codelineno-7-15"></a>│<span class="w">       </span>│<span class="w">   </span>└──<span class="w"> </span>ofs_plat_afu_axi.sv
<a id="__codelineno-7-16" name="__codelineno-7-16" href="#__codelineno-7-16"></a>│<span class="w">       </span>├──<span class="w"> </span>host_chan_mmio.json
<a id="__codelineno-7-17" name="__codelineno-7-17" href="#__codelineno-7-17"></a>│<span class="w">       </span>├──<span class="w"> </span>test_mmio_avalon0_from_ccip.txt
<a id="__codelineno-7-18" name="__codelineno-7-18" href="#__codelineno-7-18"></a>│<span class="w">       </span>├──<span class="w"> </span>test_mmio_avalon1.txt
<a id="__codelineno-7-19" name="__codelineno-7-19" href="#__codelineno-7-19"></a>│<span class="w">       </span>├──<span class="w"> </span>test_mmio_avalon2_512rw.txt
<a id="__codelineno-7-20" name="__codelineno-7-20" href="#__codelineno-7-20"></a>│<span class="w">       </span>├──<span class="w"> </span>test_mmio_axi0_from_ccip.txt
<a id="__codelineno-7-21" name="__codelineno-7-21" href="#__codelineno-7-21"></a>│<span class="w">       </span>├──<span class="w"> </span>test_mmio_axi1.txt
<a id="__codelineno-7-22" name="__codelineno-7-22" href="#__codelineno-7-22"></a>│<span class="w">       </span>└──<span class="w"> </span>test_mmio_axi2_512rw.txt
<a id="__codelineno-7-23" name="__codelineno-7-23" href="#__codelineno-7-23"></a>└──<span class="w"> </span>sw
<a id="__codelineno-7-24" name="__codelineno-7-24" href="#__codelineno-7-24"></a><span class="w">    </span>├──<span class="w"> </span>main.c
<a id="__codelineno-7-25" name="__codelineno-7-25" href="#__codelineno-7-25"></a><span class="w">    </span>├──<span class="w"> </span>Makefile
</code></pre></div>
<p>Execute <code>afu_synth_setup</code> as follows to create the synthesis environment for a <code>host_chan_mmio</code> <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> that fits the SoC Attach <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> previously constructed.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-8-1" name="__codelineno-8-1" href="#__codelineno-8-1"></a>$<span class="w"> </span><span class="nb">cd</span><span class="w"> </span><span class="nv">$OFS_PLATFORM_AFU_BBB</span>/plat_if_tests/host_chan_mmio
<a id="__codelineno-8-2" name="__codelineno-8-2" href="#__codelineno-8-2"></a>$<span class="w"> </span>afu_synth_setup<span class="w"> </span>-s<span class="w"> </span>./hw/rtl/test_mmio_axi1.txt<span class="w"> </span>afu_dev
</code></pre></div>
<p>Now, move into the synthesis environment <code>afu_dev</code> directory just created. From there, execute the <code>afu_synth</code> command. The successful completion of the command will produce the <code>host_chan_mmio.gbs</code> file under the synthesis environment directory, <code>$OFS_PLATFORM_AFU_BBB/plat_if_tests/host_chan_mmio/afu_dev</code>.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-9-1" name="__codelineno-9-1" href="#__codelineno-9-1"></a>$<span class="w"> </span><span class="nb">cd</span><span class="w"> </span>afu_dev
<a id="__codelineno-9-2" name="__codelineno-9-2" href="#__codelineno-9-2"></a>$<span class="w"> </span><span class="nv">$OPAE_PLATFORM_ROOT</span>/bin/afu_synth
<a id="__codelineno-9-3" name="__codelineno-9-3" href="#__codelineno-9-3"></a>Compiling<span class="w"> </span>ofs_top<span class="w"> </span>ofs_pr_afu
<a id="__codelineno-9-4" name="__codelineno-9-4" href="#__codelineno-9-4"></a>Generating<span class="w"> </span>host_chan_mmio.gbs
<a id="__codelineno-9-5" name="__codelineno-9-5" href="#__codelineno-9-5"></a><span class="o">==================================</span>
<a id="__codelineno-9-6" name="__codelineno-9-6" href="#__codelineno-9-6"></a>...
<a id="__codelineno-9-7" name="__codelineno-9-7" href="#__codelineno-9-7"></a>...
<a id="__codelineno-9-8" name="__codelineno-9-8" href="#__codelineno-9-8"></a><span class="o">===========================================================================</span>
<a id="__codelineno-9-9" name="__codelineno-9-9" href="#__codelineno-9-9"></a><span class="w"> </span>PR<span class="w"> </span>AFU<span class="w"> </span>compilation<span class="w"> </span><span class="nb">complete</span>
<a id="__codelineno-9-10" name="__codelineno-9-10" href="#__codelineno-9-10"></a><span class="w"> </span>AFU<span class="w"> </span>gbs<span class="w"> </span>file<span class="w"> </span>is<span class="w"> </span><span class="s1">&#39;host_chan_mmio.gbs&#39;</span>
<a id="__codelineno-9-11" name="__codelineno-9-11" href="#__codelineno-9-11"></a><span class="w"> </span>Design<span class="w"> </span>meets<span class="w"> </span><span class="nv">timing</span>
<a id="__codelineno-9-12" name="__codelineno-9-12" href="#__codelineno-9-12"></a><span class="o">===========================================================================</span>
</code></pre></div>
<p>The previous output indicates the successful compilation of the <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> and the compliance with the timing requirements. Analyze the reports generated in case the design does not meet timing. The timing reports are stored in the directory, <code>$OFS_PLATFORM_AFU_BBB/plat_if_tests/host_chan_mmio/afu_dev/build/syn/syn_top/output_files/timing_report</code>.</p>
<p>Once the compilation finishes successfully, load the new <code>host_chan_mmio.gbs</code> bitstream file into the partial reconfiguration region of the target IPU Platform F2000X-PL board. Keep in mind, that the loaded image is dynamic - this image is not stored in flash and if the card is power cycled, then the <abbr title="Partial Reconfiguration, The ability to dynamically reconfigure a portion of an FPGA while the remaining FPGA design continues to function. In the context of Intel FPGA PAC, a PR bitstream refers to an Intel FPGA PAC AFU. Refer to Partial Reconfiguration support page.">PR</abbr> region is re-loaded with the default <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr>.</p>
<p>To load the image, perform the following steps:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-10-1" name="__codelineno-10-1" href="#__codelineno-10-1"></a><span class="c1"># On Development Host</span>
<a id="__codelineno-10-2" name="__codelineno-10-2" href="#__codelineno-10-2"></a>$<span class="w"> </span><span class="nb">cd</span><span class="w"> </span><span class="nv">$OFS_PLATFORM_AFU_BBB</span>/plat_if_tests/host_chan_mmio/afu_dev
<a id="__codelineno-10-3" name="__codelineno-10-3" href="#__codelineno-10-3"></a><span class="c1"># Copy FIM files to SoC</span>
<a id="__codelineno-10-4" name="__codelineno-10-4" href="#__codelineno-10-4"></a>$<span class="w"> </span>scp<span class="w"> </span>host_chan_mmio.gbs<span class="w"> </span>&lt;user&gt;@&lt;SoC<span class="w"> </span>IP<span class="w"> </span>address&gt;:&lt;/remote/directory&gt;
</code></pre></div>
<div class="highlight"><pre><span></span><code><a id="__codelineno-11-1" name="__codelineno-11-1" href="#__codelineno-11-1"></a><span class="c1"># On SoC</span>
<a id="__codelineno-11-2" name="__codelineno-11-2" href="#__codelineno-11-2"></a>$<span class="w"> </span><span class="nb">cd</span><span class="w"> </span>&lt;/remote/directory&gt;
<a id="__codelineno-11-3" name="__codelineno-11-3" href="#__codelineno-11-3"></a>$<span class="w"> </span>fpgasupdate<span class="w"> </span>host_chan_mmio.gbs<span class="w"> </span>
<a id="__codelineno-11-4" name="__codelineno-11-4" href="#__codelineno-11-4"></a><span class="o">[</span><span class="m">2022</span>-04-15<span class="w"> </span><span class="m">20</span>:22:18.85<span class="o">]</span><span class="w"> </span><span class="o">[</span>WARNING<span class="w"> </span><span class="o">]</span><span class="w"> </span>Update<span class="w"> </span>starting.<span class="w"> </span>Please<span class="w"> </span><span class="k">do</span><span class="w"> </span>not<span class="w"> </span>interrupt.
<a id="__codelineno-11-5" name="__codelineno-11-5" href="#__codelineno-11-5"></a><span class="o">[</span><span class="m">2022</span>-04-15<span class="w"> </span><span class="m">20</span>:22:19.75<span class="o">]</span><span class="w"> </span><span class="o">[</span>INFO<span class="w">    </span><span class="o">]</span><span class="w"> </span>
<a id="__codelineno-11-6" name="__codelineno-11-6" href="#__codelineno-11-6"></a>Partial<span class="w"> </span>Reconfiguration<span class="w"> </span>OK
<a id="__codelineno-11-7" name="__codelineno-11-7" href="#__codelineno-11-7"></a><span class="o">[</span><span class="m">2022</span>-04-15<span class="w"> </span><span class="m">20</span>:22:19.75<span class="o">]</span><span class="w"> </span><span class="o">[</span>INFO<span class="w">    </span><span class="o">]</span><span class="w"> </span>Total<span class="w"> </span>time:<span class="w"> </span><span class="m">0</span>:00:00.90
</code></pre></div>
<p>Set up your board to work with the newly loaded <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr>.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-12-1" name="__codelineno-12-1" href="#__codelineno-12-1"></a><span class="c1"># On SoC</span>
<a id="__codelineno-12-2" name="__codelineno-12-2" href="#__codelineno-12-2"></a>
<a id="__codelineno-12-3" name="__codelineno-12-3" href="#__codelineno-12-3"></a><span class="c1"># Verify PCIe b.d.f</span>
<a id="__codelineno-12-4" name="__codelineno-12-4" href="#__codelineno-12-4"></a><span class="c1"># For the following example, the F2000x SKU2 PCIe b:d.f is 15:00.0,</span>
<a id="__codelineno-12-5" name="__codelineno-12-5" href="#__codelineno-12-5"></a><span class="c1"># however this may be different in your system</span>
<a id="__codelineno-12-6" name="__codelineno-12-6" href="#__codelineno-12-6"></a>$<span class="w">  </span>fpgainfo<span class="w"> </span>fme
<a id="__codelineno-12-7" name="__codelineno-12-7" href="#__codelineno-12-7"></a>Intel<span class="w"> </span>IPU<span class="w"> </span>Platform<span class="w"> </span>F2000X-PL
<a id="__codelineno-12-8" name="__codelineno-12-8" href="#__codelineno-12-8"></a>Board<span class="w"> </span>Management<span class="w"> </span>Controller<span class="w"> </span>NIOS<span class="w"> </span>FW<span class="w"> </span>version:<span class="w"> </span><span class="m">1</span>.2.4
<a id="__codelineno-12-9" name="__codelineno-12-9" href="#__codelineno-12-9"></a>Board<span class="w"> </span>Management<span class="w"> </span>Controller<span class="w"> </span>Build<span class="w"> </span>version:<span class="w"> </span><span class="m">1</span>.2.4
<a id="__codelineno-12-10" name="__codelineno-12-10" href="#__codelineno-12-10"></a>//******<span class="w"> </span>FME<span class="w"> </span>******//
<a id="__codelineno-12-11" name="__codelineno-12-11" href="#__codelineno-12-11"></a>Object<span class="w"> </span>Id<span class="w">                        </span>:<span class="w"> </span>0xF000000
<a id="__codelineno-12-12" name="__codelineno-12-12" href="#__codelineno-12-12"></a>PCIe<span class="w"> </span>s:b:d.f<span class="w">                     </span>:<span class="w"> </span><span class="m">0000</span>:15:00.0
<a id="__codelineno-12-13" name="__codelineno-12-13" href="#__codelineno-12-13"></a>Vendor<span class="w"> </span>Id<span class="w">                        </span>:<span class="w"> </span>0x8086
<a id="__codelineno-12-14" name="__codelineno-12-14" href="#__codelineno-12-14"></a>Device<span class="w"> </span>Id<span class="w">                        </span>:<span class="w"> </span>0xBCCE
<a id="__codelineno-12-15" name="__codelineno-12-15" href="#__codelineno-12-15"></a>SubVendor<span class="w"> </span>Id<span class="w">                     </span>:<span class="w"> </span>0x8086
<a id="__codelineno-12-16" name="__codelineno-12-16" href="#__codelineno-12-16"></a>SubDevice<span class="w"> </span>Id<span class="w">                     </span>:<span class="w"> </span>0x17D4
<a id="__codelineno-12-17" name="__codelineno-12-17" href="#__codelineno-12-17"></a>Socket<span class="w"> </span>Id<span class="w">                        </span>:<span class="w"> </span>0x00
<a id="__codelineno-12-18" name="__codelineno-12-18" href="#__codelineno-12-18"></a>Ports<span class="w"> </span>Num<span class="w">                        </span>:<span class="w"> </span><span class="m">01</span>
<a id="__codelineno-12-19" name="__codelineno-12-19" href="#__codelineno-12-19"></a>...
<a id="__codelineno-12-20" name="__codelineno-12-20" href="#__codelineno-12-20"></a>
<a id="__codelineno-12-21" name="__codelineno-12-21" href="#__codelineno-12-21"></a><span class="c1"># Create the Virtual Functions (VFs) provided by the FIM, the default FIM has 3 VFs</span>
<a id="__codelineno-12-22" name="__codelineno-12-22" href="#__codelineno-12-22"></a>$<span class="w"> </span>pci_device<span class="w"> </span><span class="m">15</span>:00.0<span class="w"> </span>vf<span class="w"> </span><span class="m">3</span>
<a id="__codelineno-12-23" name="__codelineno-12-23" href="#__codelineno-12-23"></a>
<a id="__codelineno-12-24" name="__codelineno-12-24" href="#__codelineno-12-24"></a><span class="c1"># Verify the VFs have been added (device id: bccf)</span>
<a id="__codelineno-12-25" name="__codelineno-12-25" href="#__codelineno-12-25"></a>$<span class="w"> </span>lspci<span class="w"> </span>-s<span class="w"> </span><span class="m">15</span>:00
<a id="__codelineno-12-26" name="__codelineno-12-26" href="#__codelineno-12-26"></a><span class="m">15</span>:00.0<span class="w"> </span>Processing<span class="w"> </span>accelerators:<span class="w"> </span>Intel<span class="w"> </span>Corporation<span class="w"> </span>Device<span class="w"> </span>bcce<span class="w"> </span><span class="o">(</span>rev<span class="w"> </span><span class="m">01</span><span class="o">)</span>
<a id="__codelineno-12-27" name="__codelineno-12-27" href="#__codelineno-12-27"></a><span class="m">15</span>:00.1<span class="w"> </span>Processing<span class="w"> </span>accelerators:<span class="w"> </span>Intel<span class="w"> </span>Corporation<span class="w"> </span>Device<span class="w"> </span>bccf
<a id="__codelineno-12-28" name="__codelineno-12-28" href="#__codelineno-12-28"></a><span class="m">15</span>:00.2<span class="w"> </span>Processing<span class="w"> </span>accelerators:<span class="w"> </span>Intel<span class="w"> </span>Corporation<span class="w"> </span>Device<span class="w"> </span>bccf
<a id="__codelineno-12-29" name="__codelineno-12-29" href="#__codelineno-12-29"></a><span class="m">15</span>:00.3<span class="w"> </span>Processing<span class="w"> </span>accelerators:<span class="w"> </span>Intel<span class="w"> </span>Corporation<span class="w"> </span>Device<span class="w"> </span>bccf
<a id="__codelineno-12-30" name="__codelineno-12-30" href="#__codelineno-12-30"></a>
<a id="__codelineno-12-31" name="__codelineno-12-31" href="#__codelineno-12-31"></a>
<a id="__codelineno-12-32" name="__codelineno-12-32" href="#__codelineno-12-32"></a><span class="c1"># Bind VFs to VFIO driver. </span>
<a id="__codelineno-12-33" name="__codelineno-12-33" href="#__codelineno-12-33"></a>
<a id="__codelineno-12-34" name="__codelineno-12-34" href="#__codelineno-12-34"></a>$<span class="w">  </span>opae.io<span class="w"> </span>init<span class="w"> </span>-d<span class="w"> </span><span class="m">0000</span>:15:00.1<span class="w"> </span>
<a id="__codelineno-12-35" name="__codelineno-12-35" href="#__codelineno-12-35"></a>opae.io<span class="w"> </span><span class="m">0</span>.2.5
<a id="__codelineno-12-36" name="__codelineno-12-36" href="#__codelineno-12-36"></a>Unbinding<span class="w"> </span><span class="o">(</span>0x8086,0xbccf<span class="o">)</span><span class="w"> </span>at<span class="w"> </span><span class="m">0000</span>:15:00.1<span class="w"> </span>from<span class="w"> </span>dfl-pci
<a id="__codelineno-12-37" name="__codelineno-12-37" href="#__codelineno-12-37"></a>Binding<span class="w"> </span><span class="o">(</span>0x8086,0xbccf<span class="o">)</span><span class="w"> </span>at<span class="w"> </span><span class="m">0000</span>:15:00.1<span class="w"> </span>to<span class="w"> </span>vfio-pci
<a id="__codelineno-12-38" name="__codelineno-12-38" href="#__codelineno-12-38"></a>iommu<span class="w"> </span>group<span class="w"> </span><span class="k">for</span><span class="w"> </span><span class="o">(</span>0x8086,0xbccf<span class="o">)</span><span class="w"> </span>at<span class="w"> </span><span class="m">0000</span>:15:00.1<span class="w"> </span>is<span class="w"> </span><span class="m">52</span>
<a id="__codelineno-12-39" name="__codelineno-12-39" href="#__codelineno-12-39"></a>
<a id="__codelineno-12-40" name="__codelineno-12-40" href="#__codelineno-12-40"></a>$<span class="w"> </span>opae.io<span class="w"> </span>init<span class="w"> </span>-d<span class="w"> </span><span class="m">0000</span>:15:00.2
<a id="__codelineno-12-41" name="__codelineno-12-41" href="#__codelineno-12-41"></a>opae.io<span class="w"> </span><span class="m">0</span>.2.5
<a id="__codelineno-12-42" name="__codelineno-12-42" href="#__codelineno-12-42"></a>Unbinding<span class="w"> </span><span class="o">(</span>0x8086,0xbccf<span class="o">)</span><span class="w"> </span>at<span class="w"> </span><span class="m">0000</span>:15:00.2<span class="w"> </span>from<span class="w"> </span>dfl-pci
<a id="__codelineno-12-43" name="__codelineno-12-43" href="#__codelineno-12-43"></a>Binding<span class="w"> </span><span class="o">(</span>0x8086,0xbccf<span class="o">)</span><span class="w"> </span>at<span class="w"> </span><span class="m">0000</span>:15:00.2<span class="w"> </span>to<span class="w"> </span>vfio-pci
<a id="__codelineno-12-44" name="__codelineno-12-44" href="#__codelineno-12-44"></a>iommu<span class="w"> </span>group<span class="w"> </span><span class="k">for</span><span class="w"> </span><span class="o">(</span>0x8086,0xbccf<span class="o">)</span><span class="w"> </span>at<span class="w"> </span><span class="m">0000</span>:15:00.2<span class="w"> </span>is<span class="w"> </span><span class="m">53</span>
<a id="__codelineno-12-45" name="__codelineno-12-45" href="#__codelineno-12-45"></a>
<a id="__codelineno-12-46" name="__codelineno-12-46" href="#__codelineno-12-46"></a>$<span class="w">  </span>opae.io<span class="w"> </span>init<span class="w"> </span>-d<span class="w"> </span><span class="m">0000</span>:15:00.3
<a id="__codelineno-12-47" name="__codelineno-12-47" href="#__codelineno-12-47"></a>opae.io<span class="w"> </span><span class="m">0</span>.2.5
<a id="__codelineno-12-48" name="__codelineno-12-48" href="#__codelineno-12-48"></a>Unbinding<span class="w"> </span><span class="o">(</span>0x8086,0xbccf<span class="o">)</span><span class="w"> </span>at<span class="w"> </span><span class="m">0000</span>:15:00.3<span class="w"> </span>from<span class="w"> </span>dfl-pci
<a id="__codelineno-12-49" name="__codelineno-12-49" href="#__codelineno-12-49"></a>Binding<span class="w"> </span><span class="o">(</span>0x8086,0xbccf<span class="o">)</span><span class="w"> </span>at<span class="w"> </span><span class="m">0000</span>:15:00.3<span class="w"> </span>to<span class="w"> </span>vfio-pci
<a id="__codelineno-12-50" name="__codelineno-12-50" href="#__codelineno-12-50"></a>iommu<span class="w"> </span>group<span class="w"> </span><span class="k">for</span><span class="w"> </span><span class="o">(</span>0x8086,0xbccf<span class="o">)</span><span class="w"> </span>at<span class="w"> </span><span class="m">0000</span>:15:00.3<span class="w"> </span>is<span class="w"> </span><span class="m">54</span>
<a id="__codelineno-12-51" name="__codelineno-12-51" href="#__codelineno-12-51"></a>
<a id="__codelineno-12-52" name="__codelineno-12-52" href="#__codelineno-12-52"></a><span class="c1"># Verify the new AFU is loaded.  The host_chan_mmio AFU GUID is &quot;76d7ae9c-f66b-461f-816a-5428bcebdbc5&quot;.</span>
<a id="__codelineno-12-53" name="__codelineno-12-53" href="#__codelineno-12-53"></a>
<a id="__codelineno-12-54" name="__codelineno-12-54" href="#__codelineno-12-54"></a>$<span class="w"> </span>fpgainfo<span class="w"> </span>port
<a id="__codelineno-12-55" name="__codelineno-12-55" href="#__codelineno-12-55"></a>//******<span class="w"> </span>PORT<span class="w"> </span>******//
<a id="__codelineno-12-56" name="__codelineno-12-56" href="#__codelineno-12-56"></a>Object<span class="w"> </span>Id<span class="w">                        </span>:<span class="w"> </span>0xF100000
<a id="__codelineno-12-57" name="__codelineno-12-57" href="#__codelineno-12-57"></a>PCIe<span class="w"> </span>s:b:d.f<span class="w">                     </span>:<span class="w"> </span><span class="m">0000</span>:15:00.0
<a id="__codelineno-12-58" name="__codelineno-12-58" href="#__codelineno-12-58"></a>Vendor<span class="w"> </span>Id<span class="w">                        </span>:<span class="w"> </span>0x8086
<a id="__codelineno-12-59" name="__codelineno-12-59" href="#__codelineno-12-59"></a>Device<span class="w"> </span>Id<span class="w">                        </span>:<span class="w"> </span>0xBCCE
<a id="__codelineno-12-60" name="__codelineno-12-60" href="#__codelineno-12-60"></a>SubVendor<span class="w"> </span>Id<span class="w">                     </span>:<span class="w"> </span>0x8086
<a id="__codelineno-12-61" name="__codelineno-12-61" href="#__codelineno-12-61"></a>SubDevice<span class="w"> </span>Id<span class="w">                     </span>:<span class="w"> </span>0x17D4
<a id="__codelineno-12-62" name="__codelineno-12-62" href="#__codelineno-12-62"></a>Socket<span class="w"> </span>Id<span class="w">                        </span>:<span class="w"> </span>0x00
<a id="__codelineno-12-63" name="__codelineno-12-63" href="#__codelineno-12-63"></a>//******<span class="w"> </span>PORT<span class="w"> </span>******//
<a id="__codelineno-12-64" name="__codelineno-12-64" href="#__codelineno-12-64"></a>Object<span class="w"> </span>Id<span class="w">                        </span>:<span class="w"> </span>0x6015000000000000
<a id="__codelineno-12-65" name="__codelineno-12-65" href="#__codelineno-12-65"></a>PCIe<span class="w"> </span>s:b:d.f<span class="w">                     </span>:<span class="w"> </span><span class="m">0000</span>:15:00.3
<a id="__codelineno-12-66" name="__codelineno-12-66" href="#__codelineno-12-66"></a>Vendor<span class="w"> </span>Id<span class="w">                        </span>:<span class="w"> </span>0x8086
<a id="__codelineno-12-67" name="__codelineno-12-67" href="#__codelineno-12-67"></a>Device<span class="w"> </span>Id<span class="w">                        </span>:<span class="w"> </span>0xBCCF
<a id="__codelineno-12-68" name="__codelineno-12-68" href="#__codelineno-12-68"></a>SubVendor<span class="w"> </span>Id<span class="w">                     </span>:<span class="w"> </span>0x8086
<a id="__codelineno-12-69" name="__codelineno-12-69" href="#__codelineno-12-69"></a>SubDevice<span class="w"> </span>Id<span class="w">                     </span>:<span class="w"> </span>0x17D4
<a id="__codelineno-12-70" name="__codelineno-12-70" href="#__codelineno-12-70"></a>Socket<span class="w"> </span>Id<span class="w">                        </span>:<span class="w"> </span>0x00
<a id="__codelineno-12-71" name="__codelineno-12-71" href="#__codelineno-12-71"></a>Accelerator<span class="w"> </span>GUID<span class="w">                 </span>:<span class="w"> </span>d15ab1ed-0000-0000-0210-000000000000
<a id="__codelineno-12-72" name="__codelineno-12-72" href="#__codelineno-12-72"></a>//******<span class="w"> </span>PORT<span class="w"> </span>******//
<a id="__codelineno-12-73" name="__codelineno-12-73" href="#__codelineno-12-73"></a>Object<span class="w"> </span>Id<span class="w">                        </span>:<span class="w"> </span>0x4015000000000000
<a id="__codelineno-12-74" name="__codelineno-12-74" href="#__codelineno-12-74"></a>PCIe<span class="w"> </span>s:b:d.f<span class="w">                     </span>:<span class="w"> </span><span class="m">0000</span>:15:00.2
<a id="__codelineno-12-75" name="__codelineno-12-75" href="#__codelineno-12-75"></a>Vendor<span class="w"> </span>Id<span class="w">                        </span>:<span class="w"> </span>0x8086
<a id="__codelineno-12-76" name="__codelineno-12-76" href="#__codelineno-12-76"></a>Device<span class="w"> </span>Id<span class="w">                        </span>:<span class="w"> </span>0xBCCF
<a id="__codelineno-12-77" name="__codelineno-12-77" href="#__codelineno-12-77"></a>SubVendor<span class="w"> </span>Id<span class="w">                     </span>:<span class="w"> </span>0x8086
<a id="__codelineno-12-78" name="__codelineno-12-78" href="#__codelineno-12-78"></a>SubDevice<span class="w"> </span>Id<span class="w">                     </span>:<span class="w"> </span>0x17D4
<a id="__codelineno-12-79" name="__codelineno-12-79" href="#__codelineno-12-79"></a>Socket<span class="w"> </span>Id<span class="w">                        </span>:<span class="w"> </span>0x00
<a id="__codelineno-12-80" name="__codelineno-12-80" href="#__codelineno-12-80"></a>Accelerator<span class="w"> </span>GUID<span class="w">                 </span>:<span class="w"> </span>d15ab1ed-0000-0000-0110-000000000000
<a id="__codelineno-12-81" name="__codelineno-12-81" href="#__codelineno-12-81"></a>//******<span class="w"> </span>PORT<span class="w"> </span>******//
<a id="__codelineno-12-82" name="__codelineno-12-82" href="#__codelineno-12-82"></a>Object<span class="w"> </span>Id<span class="w">                        </span>:<span class="w"> </span>0x2015000000000000
<a id="__codelineno-12-83" name="__codelineno-12-83" href="#__codelineno-12-83"></a>PCIe<span class="w"> </span>s:b:d.f<span class="w">                     </span>:<span class="w"> </span><span class="m">0000</span>:15:00.1
<a id="__codelineno-12-84" name="__codelineno-12-84" href="#__codelineno-12-84"></a>Vendor<span class="w"> </span>Id<span class="w">                        </span>:<span class="w"> </span>0x8086
<a id="__codelineno-12-85" name="__codelineno-12-85" href="#__codelineno-12-85"></a>Device<span class="w"> </span>Id<span class="w">                        </span>:<span class="w"> </span>0xBCCF
<a id="__codelineno-12-86" name="__codelineno-12-86" href="#__codelineno-12-86"></a>SubVendor<span class="w"> </span>Id<span class="w">                     </span>:<span class="w"> </span>0x8086
<a id="__codelineno-12-87" name="__codelineno-12-87" href="#__codelineno-12-87"></a>SubDevice<span class="w"> </span>Id<span class="w">                     </span>:<span class="w"> </span>0x17D4
<a id="__codelineno-12-88" name="__codelineno-12-88" href="#__codelineno-12-88"></a>Socket<span class="w"> </span>Id<span class="w">                        </span>:<span class="w"> </span>0x00
<a id="__codelineno-12-89" name="__codelineno-12-89" href="#__codelineno-12-89"></a>Accelerator<span class="w"> </span>GUID<span class="w">                 </span>:<span class="w"> </span>76d7ae9c-f66b-461f-816a-5428bcebdbc5
</code></pre></div>
<p>Now, navigate to the directory of the <code>host_chan_mmio</code> <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> containing the host application's source code, <code>$OFS_PLATFORM_AFU_BBB/plat_if_tests/host_chan_mmio/sw</code>. Once there, compile the <code>host_chan_mmio</code> host application and execute it on the host server to excercise the functionality of the <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr>.</p>
<blockquote>
<p>Note: If <abbr title="Open Programmable Acceleration Engine Software Development Kit, A collection of libraries and tools to facilitate the development of software applications and accelerators using OPAE.">OPAE SDK</abbr> libraries were not installed in the default systems directories under <code>/usr</code>, you need to set the <code>OPAE_LOC</code>, <code>LIBRARY_PATH</code>, and <code>LD_LIBRARY_PATH</code> environment variables to the custom locations where the <abbr title="Open Programmable Acceleration Engine Software Development Kit, A collection of libraries and tools to facilitate the development of software applications and accelerators using OPAE.">OPAE SDK</abbr> libraries were installed.</p>
</blockquote>
<div class="highlight"><pre><span></span><code><a id="__codelineno-13-1" name="__codelineno-13-1" href="#__codelineno-13-1"></a><span class="c1"># On Development Host, move to the sw directory of the the host_chan_mmio AFU. This directory holds the source for the host application.</span>
<a id="__codelineno-13-2" name="__codelineno-13-2" href="#__codelineno-13-2"></a>$<span class="w"> </span><span class="nb">cd</span><span class="w"> </span><span class="nv">$OFS_PLATFORM_AFU_BBB</span>/plat_if_tests/host_chan_mmio/sw
<a id="__codelineno-13-3" name="__codelineno-13-3" href="#__codelineno-13-3"></a>$<span class="w"> </span>make
<a id="__codelineno-13-4" name="__codelineno-13-4" href="#__codelineno-13-4"></a><span class="c1"># Copy application to SoC</span>
<a id="__codelineno-13-5" name="__codelineno-13-5" href="#__codelineno-13-5"></a>$<span class="w"> </span>scp<span class="w"> </span>host_chan_mmio<span class="w"> </span>&lt;user&gt;@&lt;SoC<span class="w"> </span>IP<span class="w"> </span>address&gt;:&lt;/remote/directory&gt;
</code></pre></div>
<div class="highlight"><pre><span></span><code><a id="__codelineno-14-1" name="__codelineno-14-1" href="#__codelineno-14-1"></a><span class="c1"># On SoC, Run the application</span>
<a id="__codelineno-14-2" name="__codelineno-14-2" href="#__codelineno-14-2"></a>$<span class="w"> </span><span class="nb">cd</span><span class="w"> </span>&lt;/remote/directory&gt;
<a id="__codelineno-14-3" name="__codelineno-14-3" href="#__codelineno-14-3"></a>$<span class="w">  </span>./host_chan_mmio
<a id="__codelineno-14-4" name="__codelineno-14-4" href="#__codelineno-14-4"></a>AFU<span class="w"> </span>ID:<span class="w">  </span>76d7ae9cf66b461f<span class="w"> </span>816a5428bcebdbc5
<a id="__codelineno-14-5" name="__codelineno-14-5" href="#__codelineno-14-5"></a>AFU<span class="w"> </span>MMIO<span class="w"> </span>interface:<span class="w"> </span>AXI<span class="w"> </span>Lite
<a id="__codelineno-14-6" name="__codelineno-14-6" href="#__codelineno-14-6"></a>AFU<span class="w"> </span>MMIO<span class="w"> </span><span class="nb">read</span><span class="w"> </span>bus<span class="w"> </span>width:<span class="w"> </span><span class="m">64</span><span class="w"> </span>bits
<a id="__codelineno-14-7" name="__codelineno-14-7" href="#__codelineno-14-7"></a><span class="m">512</span><span class="w"> </span>bit<span class="w"> </span>MMIO<span class="w"> </span>write<span class="w"> </span>supported:<span class="w"> </span>yes
<a id="__codelineno-14-8" name="__codelineno-14-8" href="#__codelineno-14-8"></a>AFU<span class="w"> </span>pClk<span class="w"> </span>frequency:<span class="w"> </span><span class="m">470</span><span class="w"> </span>MHz
<a id="__codelineno-14-9" name="__codelineno-14-9" href="#__codelineno-14-9"></a>
<a id="__codelineno-14-10" name="__codelineno-14-10" href="#__codelineno-14-10"></a>Testing<span class="w"> </span><span class="m">32</span><span class="w"> </span>bit<span class="w"> </span>MMIO<span class="w"> </span>reads:
<a id="__codelineno-14-11" name="__codelineno-14-11" href="#__codelineno-14-11"></a><span class="w">  </span>PASS<span class="w"> </span>-<span class="w"> </span><span class="m">4</span><span class="w"> </span>tests
<a id="__codelineno-14-12" name="__codelineno-14-12" href="#__codelineno-14-12"></a>
<a id="__codelineno-14-13" name="__codelineno-14-13" href="#__codelineno-14-13"></a>Testing<span class="w"> </span><span class="m">32</span><span class="w"> </span>bit<span class="w"> </span>MMIO<span class="w"> </span>writes:
<a id="__codelineno-14-14" name="__codelineno-14-14" href="#__codelineno-14-14"></a><span class="w">  </span>PASS<span class="w"> </span>-<span class="w"> </span><span class="m">5</span><span class="w"> </span>tests
<a id="__codelineno-14-15" name="__codelineno-14-15" href="#__codelineno-14-15"></a>
<a id="__codelineno-14-16" name="__codelineno-14-16" href="#__codelineno-14-16"></a>Testing<span class="w"> </span><span class="m">64</span><span class="w"> </span>bit<span class="w"> </span>MMIO<span class="w"> </span>writes:
<a id="__codelineno-14-17" name="__codelineno-14-17" href="#__codelineno-14-17"></a><span class="w">  </span>PASS<span class="w"> </span>-<span class="w"> </span><span class="m">5</span><span class="w"> </span>tests
<a id="__codelineno-14-18" name="__codelineno-14-18" href="#__codelineno-14-18"></a>
<a id="__codelineno-14-19" name="__codelineno-14-19" href="#__codelineno-14-19"></a>Testing<span class="w"> </span><span class="m">512</span><span class="w"> </span>bit<span class="w"> </span>MMIO<span class="w"> </span>writes:
<a id="__codelineno-14-20" name="__codelineno-14-20" href="#__codelineno-14-20"></a><span class="w">  </span>PASS
</code></pre></div>
<h3 id="33-building-and-running-the-hello_world-example-afu"><strong>3.3. Building and running the hello_world example <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr></strong><a class="headerlink" href="#33-building-and-running-the-hello_world-example-afu" title="Permanent link">&para;</a></h3>
<p>The platform-independent <a href="https://github.com/OFS/examples-afu.git">examples-afu</a> repository also provides some interesting example AFUs. In this section, you will compile and execute the <abbr title="Platform Interface Manager, An interface manager that comprises two components: a configurable platform specific interface for board developers and a collection of shims that AFU developers can use to handle clock crossing, response sorting, buffering and different protocols.">PIM</abbr> based <code>hello_world</code> <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr>. The RTL of the <code>hello_world</code> <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> receives from the host application an address via memory mapped I/O (<abbr title="Memory Mapped Input/Output, Users may map and access both control registers and system memory buffers with accelerators.">MMIO</abbr>) write and generates a DMA write to the memory line at that address. The content written to memory is the string "Hello world!". The host application spins, waiting for the memory line to be updated. Once available, the software prints out the string.</p>
<p>The <code>hello_world</code> example <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> consists of the following files. The <strong>hw</strong> directory contains the RTL to implement the hardware functionality using CCIP, Avalon, and AXI interfaces. However, this guide will use the AXI version of the <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> to go through the compilation steps. The <strong>sw</strong> directory of the <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> contains the source code of the host application that communicates with the <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> hardware.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-15-1" name="__codelineno-15-1" href="#__codelineno-15-1"></a>hello_world
<a id="__codelineno-15-2" name="__codelineno-15-2" href="#__codelineno-15-2"></a>├──<span class="w"> </span>hw
<a id="__codelineno-15-3" name="__codelineno-15-3" href="#__codelineno-15-3"></a>│<span class="w">   </span>└──<span class="w"> </span>rtl
<a id="__codelineno-15-4" name="__codelineno-15-4" href="#__codelineno-15-4"></a>│<span class="w">       </span>├──<span class="w"> </span>avalon
<a id="__codelineno-15-5" name="__codelineno-15-5" href="#__codelineno-15-5"></a>│<span class="w">       </span>│<span class="w">   </span>├──<span class="w"> </span>hello_world_avalon.sv
<a id="__codelineno-15-6" name="__codelineno-15-6" href="#__codelineno-15-6"></a>│<span class="w">       </span>│<span class="w">   </span>├──<span class="w"> </span>ofs_plat_afu.sv
<a id="__codelineno-15-7" name="__codelineno-15-7" href="#__codelineno-15-7"></a>│<span class="w">       </span>│<span class="w">   </span>└──<span class="w"> </span>sources.txt
<a id="__codelineno-15-8" name="__codelineno-15-8" href="#__codelineno-15-8"></a>│<span class="w">       </span>├──<span class="w"> </span>axi
<a id="__codelineno-15-9" name="__codelineno-15-9" href="#__codelineno-15-9"></a>│<span class="w">       </span>│<span class="w">   </span>├──<span class="w"> </span>hello_world_axi.sv
<a id="__codelineno-15-10" name="__codelineno-15-10" href="#__codelineno-15-10"></a>│<span class="w">       </span>│<span class="w">   </span>├──<span class="w"> </span>ofs_plat_afu.sv
<a id="__codelineno-15-11" name="__codelineno-15-11" href="#__codelineno-15-11"></a>│<span class="w">       </span>│<span class="w">   </span>└──<span class="w"> </span>sources.txt
<a id="__codelineno-15-12" name="__codelineno-15-12" href="#__codelineno-15-12"></a>│<span class="w">       </span>├──<span class="w"> </span>ccip
<a id="__codelineno-15-13" name="__codelineno-15-13" href="#__codelineno-15-13"></a>│<span class="w">       </span>│<span class="w">   </span>├──<span class="w"> </span>hello_world_ccip.sv
<a id="__codelineno-15-14" name="__codelineno-15-14" href="#__codelineno-15-14"></a>│<span class="w">       </span>│<span class="w">   </span>├──<span class="w"> </span>ofs_plat_afu.sv
<a id="__codelineno-15-15" name="__codelineno-15-15" href="#__codelineno-15-15"></a>│<span class="w">       </span>│<span class="w">   </span>└──<span class="w"> </span>sources.txt
<a id="__codelineno-15-16" name="__codelineno-15-16" href="#__codelineno-15-16"></a>│<span class="w">       </span>└──<span class="w"> </span>hello_world.json
<a id="__codelineno-15-17" name="__codelineno-15-17" href="#__codelineno-15-17"></a>├──<span class="w"> </span>README.md
<a id="__codelineno-15-18" name="__codelineno-15-18" href="#__codelineno-15-18"></a>└──<span class="w"> </span>sw
<a id="__codelineno-15-19" name="__codelineno-15-19" href="#__codelineno-15-19"></a><span class="w">    </span>├──<span class="w"> </span>hello_world
<a id="__codelineno-15-20" name="__codelineno-15-20" href="#__codelineno-15-20"></a><span class="w">    </span>├──<span class="w"> </span>hello_world.c
<a id="__codelineno-15-21" name="__codelineno-15-21" href="#__codelineno-15-21"></a><span class="w">    </span>├──<span class="w"> </span>Makefile
<a id="__codelineno-15-22" name="__codelineno-15-22" href="#__codelineno-15-22"></a><span class="w">    </span>└──<span class="w"> </span>obj
<a id="__codelineno-15-23" name="__codelineno-15-23" href="#__codelineno-15-23"></a><span class="w">        </span>├──<span class="w"> </span>afu_json_info.h
<a id="__codelineno-15-24" name="__codelineno-15-24" href="#__codelineno-15-24"></a><span class="w">        </span>└──<span class="w"> </span>hello_world.o
</code></pre></div>
<p>The following instructions can be used to compile other <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> samples accompanying this repository.</p>
<p>If not done already, download and clone the <a href="https://github.com/OFS/examples-afu.git">examples-afu</a> repository.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-16-1" name="__codelineno-16-1" href="#__codelineno-16-1"></a>$<span class="w"> </span><span class="nb">cd</span><span class="w"> </span><span class="nv">$OFS_BUILD_ROOT</span><span class="w"> </span>
<a id="__codelineno-16-2" name="__codelineno-16-2" href="#__codelineno-16-2"></a>$<span class="w"> </span>git<span class="w"> </span>clone<span class="w"> </span>https://github.com/OFS/examples-afu.git
<a id="__codelineno-16-3" name="__codelineno-16-3" href="#__codelineno-16-3"></a>$<span class="w"> </span><span class="nb">cd</span><span class="w"> </span>examples-afu
<a id="__codelineno-16-4" name="__codelineno-16-4" href="#__codelineno-16-4"></a>$<span class="w"> </span>git<span class="w"> </span>checkout<span class="w"> </span>tags/ofs-2024.1-1
</code></pre></div>
<p>Compile the <code>hello_word</code> sample <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr>. 
<div class="highlight"><pre><span></span><code><a id="__codelineno-17-1" name="__codelineno-17-1" href="#__codelineno-17-1"></a>$<span class="w"> </span><span class="nb">cd</span><span class="w"> </span><span class="nv">$OFS_BUILD_ROOT</span>/examples-afu/tutorial/afu_types/01_pim_ifc/hello_world
<a id="__codelineno-17-2" name="__codelineno-17-2" href="#__codelineno-17-2"></a>$<span class="w"> </span>afu_synth_setup<span class="w"> </span>--source<span class="w"> </span>hw/rtl/axi/sources.txt<span class="w"> </span>afu_dev
<a id="__codelineno-17-3" name="__codelineno-17-3" href="#__codelineno-17-3"></a>$<span class="w"> </span><span class="nb">cd</span><span class="w"> </span>afu_dev
<a id="__codelineno-17-4" name="__codelineno-17-4" href="#__codelineno-17-4"></a>$<span class="w"> </span><span class="si">${</span><span class="nv">OPAE_PLATFORM_ROOT</span><span class="si">}</span>/bin/afu_synth
<a id="__codelineno-17-5" name="__codelineno-17-5" href="#__codelineno-17-5"></a>Compiling<span class="w"> </span>ofs_top<span class="w"> </span>ofs_pr_afu
<a id="__codelineno-17-6" name="__codelineno-17-6" href="#__codelineno-17-6"></a>Generating<span class="w"> </span>hello_world.gbs
<a id="__codelineno-17-7" name="__codelineno-17-7" href="#__codelineno-17-7"></a><span class="o">==================================</span>
<a id="__codelineno-17-8" name="__codelineno-17-8" href="#__codelineno-17-8"></a>.
<a id="__codelineno-17-9" name="__codelineno-17-9" href="#__codelineno-17-9"></a>.
<a id="__codelineno-17-10" name="__codelineno-17-10" href="#__codelineno-17-10"></a>.
<a id="__codelineno-17-11" name="__codelineno-17-11" href="#__codelineno-17-11"></a><span class="o">===========================================================================</span>
<a id="__codelineno-17-12" name="__codelineno-17-12" href="#__codelineno-17-12"></a><span class="w"> </span>PR<span class="w"> </span>AFU<span class="w"> </span>compilation<span class="w"> </span><span class="nb">complete</span>
<a id="__codelineno-17-13" name="__codelineno-17-13" href="#__codelineno-17-13"></a><span class="w"> </span>AFU<span class="w"> </span>gbs<span class="w"> </span>file<span class="w"> </span>is<span class="w"> </span><span class="s1">&#39;hello_world.gbs&#39;</span>
<a id="__codelineno-17-14" name="__codelineno-17-14" href="#__codelineno-17-14"></a><span class="w"> </span>Design<span class="w"> </span>meets<span class="w"> </span><span class="nv">timing</span>
<a id="__codelineno-17-15" name="__codelineno-17-15" href="#__codelineno-17-15"></a><span class="o">===========================================================================</span>
</code></pre></div></p>
<p>To test the <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> in actual hardware, load the <code>hello_world.gbs</code> to the IPU Platform F2000X-PL card. For this step to be successful, the SoC Attach <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> must have already been loaded to the IPU Platform F2000X-PL card following the steps described in Section 2 of this document.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-18-1" name="__codelineno-18-1" href="#__codelineno-18-1"></a>$<span class="w"> </span><span class="nb">cd</span><span class="w"> </span><span class="nv">$OFS_BUILD_ROOT</span>/examples-afu/tutorial/afu_types/01_pim_ifc/hello_world/afu_dev/
<a id="__codelineno-18-2" name="__codelineno-18-2" href="#__codelineno-18-2"></a><span class="c1"># Copy FIM files to SoC</span>
<a id="__codelineno-18-3" name="__codelineno-18-3" href="#__codelineno-18-3"></a>$<span class="w"> </span>scp<span class="w"> </span>hello_world.gbs<span class="w"> </span>&lt;user&gt;@&lt;SoC<span class="w"> </span>IP<span class="w"> </span>address&gt;:&lt;/remote/directory&gt;
</code></pre></div>
<div class="highlight"><pre><span></span><code><a id="__codelineno-19-1" name="__codelineno-19-1" href="#__codelineno-19-1"></a><span class="c1"># On SoC</span>
<a id="__codelineno-19-2" name="__codelineno-19-2" href="#__codelineno-19-2"></a>$<span class="w"> </span><span class="nb">cd</span><span class="w"> </span>&lt;/remote/directory&gt;
<a id="__codelineno-19-3" name="__codelineno-19-3" href="#__codelineno-19-3"></a>$<span class="w"> </span>fpgasupdate<span class="w"> </span>hello_world.gbs<span class="w"> </span>
<a id="__codelineno-19-4" name="__codelineno-19-4" href="#__codelineno-19-4"></a><span class="o">[</span><span class="m">2022</span>-04-15<span class="w"> </span><span class="m">20</span>:22:18.85<span class="o">]</span><span class="w"> </span><span class="o">[</span>WARNING<span class="w"> </span><span class="o">]</span><span class="w"> </span>Update<span class="w"> </span>starting.<span class="w"> </span>Please<span class="w"> </span><span class="k">do</span><span class="w"> </span>not<span class="w"> </span>interrupt.
<a id="__codelineno-19-5" name="__codelineno-19-5" href="#__codelineno-19-5"></a><span class="o">[</span><span class="m">2022</span>-04-15<span class="w"> </span><span class="m">20</span>:22:19.75<span class="o">]</span><span class="w"> </span><span class="o">[</span>INFO<span class="w">    </span><span class="o">]</span><span class="w"> </span>
<a id="__codelineno-19-6" name="__codelineno-19-6" href="#__codelineno-19-6"></a>Partial<span class="w"> </span>Reconfiguration<span class="w"> </span>OK
<a id="__codelineno-19-7" name="__codelineno-19-7" href="#__codelineno-19-7"></a><span class="o">[</span><span class="m">2022</span>-04-15<span class="w"> </span><span class="m">20</span>:22:19.75<span class="o">]</span><span class="w"> </span><span class="o">[</span>INFO<span class="w">    </span><span class="o">]</span><span class="w"> </span>Total<span class="w"> </span>time:<span class="w"> </span><span class="m">0</span>:00:00.90
</code></pre></div>
<p>Set up your IPU Platform F2000X-PL board to work with the newly loaded <code>hello_world.gbs</code> file.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-20-1" name="__codelineno-20-1" href="#__codelineno-20-1"></a><span class="c1"># On SoC</span>
<a id="__codelineno-20-2" name="__codelineno-20-2" href="#__codelineno-20-2"></a>
<a id="__codelineno-20-3" name="__codelineno-20-3" href="#__codelineno-20-3"></a><span class="c1"># Verify PCIe b.d.f</span>
<a id="__codelineno-20-4" name="__codelineno-20-4" href="#__codelineno-20-4"></a><span class="c1"># For the following example, the F2000x SKU2 PCIe b:d.f is 15:00.0,</span>
<a id="__codelineno-20-5" name="__codelineno-20-5" href="#__codelineno-20-5"></a><span class="c1"># however this may be different in your system</span>
<a id="__codelineno-20-6" name="__codelineno-20-6" href="#__codelineno-20-6"></a>$<span class="w">  </span>fpgainfo<span class="w"> </span>fme
<a id="__codelineno-20-7" name="__codelineno-20-7" href="#__codelineno-20-7"></a>Intel<span class="w"> </span>IPU<span class="w"> </span>Platform<span class="w"> </span>F2000X-PL
<a id="__codelineno-20-8" name="__codelineno-20-8" href="#__codelineno-20-8"></a>Board<span class="w"> </span>Management<span class="w"> </span>Controller<span class="w"> </span>NIOS<span class="w"> </span>FW<span class="w"> </span>version:<span class="w"> </span><span class="m">1</span>.2.4
<a id="__codelineno-20-9" name="__codelineno-20-9" href="#__codelineno-20-9"></a>Board<span class="w"> </span>Management<span class="w"> </span>Controller<span class="w"> </span>Build<span class="w"> </span>version:<span class="w"> </span><span class="m">1</span>.2.4
<a id="__codelineno-20-10" name="__codelineno-20-10" href="#__codelineno-20-10"></a>//******<span class="w"> </span>FME<span class="w"> </span>******//
<a id="__codelineno-20-11" name="__codelineno-20-11" href="#__codelineno-20-11"></a>Object<span class="w"> </span>Id<span class="w">                        </span>:<span class="w"> </span>0xF000000
<a id="__codelineno-20-12" name="__codelineno-20-12" href="#__codelineno-20-12"></a>PCIe<span class="w"> </span>s:b:d.f<span class="w">                     </span>:<span class="w"> </span><span class="m">0000</span>:15:00.0
<a id="__codelineno-20-13" name="__codelineno-20-13" href="#__codelineno-20-13"></a>Vendor<span class="w"> </span>Id<span class="w">                        </span>:<span class="w"> </span>0x8086
<a id="__codelineno-20-14" name="__codelineno-20-14" href="#__codelineno-20-14"></a>Device<span class="w"> </span>Id<span class="w">                        </span>:<span class="w"> </span>0xBCCE
<a id="__codelineno-20-15" name="__codelineno-20-15" href="#__codelineno-20-15"></a>SubVendor<span class="w"> </span>Id<span class="w">                     </span>:<span class="w"> </span>0x8086
<a id="__codelineno-20-16" name="__codelineno-20-16" href="#__codelineno-20-16"></a>SubDevice<span class="w"> </span>Id<span class="w">                     </span>:<span class="w"> </span>0x17D4
<a id="__codelineno-20-17" name="__codelineno-20-17" href="#__codelineno-20-17"></a>Socket<span class="w"> </span>Id<span class="w">                        </span>:<span class="w"> </span>0x00
<a id="__codelineno-20-18" name="__codelineno-20-18" href="#__codelineno-20-18"></a>Ports<span class="w"> </span>Num<span class="w">                        </span>:<span class="w"> </span><span class="m">01</span>
<a id="__codelineno-20-19" name="__codelineno-20-19" href="#__codelineno-20-19"></a>...
<a id="__codelineno-20-20" name="__codelineno-20-20" href="#__codelineno-20-20"></a>
<a id="__codelineno-20-21" name="__codelineno-20-21" href="#__codelineno-20-21"></a><span class="c1"># Create the Virtual Functions (VFs) provided by the FIM, the default FIM has 3 VFs</span>
<a id="__codelineno-20-22" name="__codelineno-20-22" href="#__codelineno-20-22"></a>$<span class="w"> </span>pci_device<span class="w"> </span><span class="m">15</span>:00.0<span class="w"> </span>vf<span class="w"> </span><span class="m">3</span>
<a id="__codelineno-20-23" name="__codelineno-20-23" href="#__codelineno-20-23"></a>
<a id="__codelineno-20-24" name="__codelineno-20-24" href="#__codelineno-20-24"></a><span class="c1"># Verify the VFs have been added (device id: bccf)</span>
<a id="__codelineno-20-25" name="__codelineno-20-25" href="#__codelineno-20-25"></a>$<span class="w"> </span>lspci<span class="w"> </span>-s<span class="w"> </span><span class="m">15</span>:00
<a id="__codelineno-20-26" name="__codelineno-20-26" href="#__codelineno-20-26"></a><span class="m">15</span>:00.0<span class="w"> </span>Processing<span class="w"> </span>accelerators:<span class="w"> </span>Intel<span class="w"> </span>Corporation<span class="w"> </span>Device<span class="w"> </span>bcce<span class="w"> </span><span class="o">(</span>rev<span class="w"> </span><span class="m">01</span><span class="o">)</span>
<a id="__codelineno-20-27" name="__codelineno-20-27" href="#__codelineno-20-27"></a><span class="m">15</span>:00.1<span class="w"> </span>Processing<span class="w"> </span>accelerators:<span class="w"> </span>Intel<span class="w"> </span>Corporation<span class="w"> </span>Device<span class="w"> </span>bccf
<a id="__codelineno-20-28" name="__codelineno-20-28" href="#__codelineno-20-28"></a><span class="m">15</span>:00.2<span class="w"> </span>Processing<span class="w"> </span>accelerators:<span class="w"> </span>Intel<span class="w"> </span>Corporation<span class="w"> </span>Device<span class="w"> </span>bccf
<a id="__codelineno-20-29" name="__codelineno-20-29" href="#__codelineno-20-29"></a><span class="m">15</span>:00.3<span class="w"> </span>Processing<span class="w"> </span>accelerators:<span class="w"> </span>Intel<span class="w"> </span>Corporation<span class="w"> </span>Device<span class="w"> </span>bccf
<a id="__codelineno-20-30" name="__codelineno-20-30" href="#__codelineno-20-30"></a>
<a id="__codelineno-20-31" name="__codelineno-20-31" href="#__codelineno-20-31"></a>
<a id="__codelineno-20-32" name="__codelineno-20-32" href="#__codelineno-20-32"></a><span class="c1"># Bind VFs to VFIO driver.</span>
<a id="__codelineno-20-33" name="__codelineno-20-33" href="#__codelineno-20-33"></a>
<a id="__codelineno-20-34" name="__codelineno-20-34" href="#__codelineno-20-34"></a>$<span class="w"> </span>opae.io<span class="w"> </span>init<span class="w"> </span>-d<span class="w"> </span><span class="m">0000</span>:15:00.1
<a id="__codelineno-20-35" name="__codelineno-20-35" href="#__codelineno-20-35"></a>opae.io<span class="w"> </span><span class="m">0</span>.2.5
<a id="__codelineno-20-36" name="__codelineno-20-36" href="#__codelineno-20-36"></a>Unbinding<span class="w"> </span><span class="o">(</span>0x8086,0xbccf<span class="o">)</span><span class="w"> </span>at<span class="w"> </span><span class="m">0000</span>:15:00.1<span class="w"> </span>from<span class="w"> </span>dfl-pci
<a id="__codelineno-20-37" name="__codelineno-20-37" href="#__codelineno-20-37"></a>Binding<span class="w"> </span><span class="o">(</span>0x8086,0xbccf<span class="o">)</span><span class="w"> </span>at<span class="w"> </span><span class="m">0000</span>:15:00.1<span class="w"> </span>to<span class="w"> </span>vfio-pci
<a id="__codelineno-20-38" name="__codelineno-20-38" href="#__codelineno-20-38"></a>iommu<span class="w"> </span>group<span class="w"> </span><span class="k">for</span><span class="w"> </span><span class="o">(</span>0x8086,0xbccf<span class="o">)</span><span class="w"> </span>at<span class="w"> </span><span class="m">0000</span>:15:00.1<span class="w"> </span>is<span class="w"> </span><span class="m">52</span>
<a id="__codelineno-20-39" name="__codelineno-20-39" href="#__codelineno-20-39"></a>
<a id="__codelineno-20-40" name="__codelineno-20-40" href="#__codelineno-20-40"></a>$<span class="w"> </span>opae.io<span class="w"> </span>init<span class="w"> </span>-d<span class="w"> </span><span class="m">0000</span>:15:00.2
<a id="__codelineno-20-41" name="__codelineno-20-41" href="#__codelineno-20-41"></a>opae.io<span class="w"> </span><span class="m">0</span>.2.5
<a id="__codelineno-20-42" name="__codelineno-20-42" href="#__codelineno-20-42"></a>Unbinding<span class="w"> </span><span class="o">(</span>0x8086,0xbccf<span class="o">)</span><span class="w"> </span>at<span class="w"> </span><span class="m">0000</span>:15:00.2<span class="w"> </span>from<span class="w"> </span>dfl-pci
<a id="__codelineno-20-43" name="__codelineno-20-43" href="#__codelineno-20-43"></a>Binding<span class="w"> </span><span class="o">(</span>0x8086,0xbccf<span class="o">)</span><span class="w"> </span>at<span class="w"> </span><span class="m">0000</span>:15:00.2<span class="w"> </span>to<span class="w"> </span>vfio-pci
<a id="__codelineno-20-44" name="__codelineno-20-44" href="#__codelineno-20-44"></a>iommu<span class="w"> </span>group<span class="w"> </span><span class="k">for</span><span class="w"> </span><span class="o">(</span>0x8086,0xbccf<span class="o">)</span><span class="w"> </span>at<span class="w"> </span><span class="m">0000</span>:15:00.2<span class="w"> </span>is<span class="w"> </span><span class="m">53</span>
<a id="__codelineno-20-45" name="__codelineno-20-45" href="#__codelineno-20-45"></a>
<a id="__codelineno-20-46" name="__codelineno-20-46" href="#__codelineno-20-46"></a>$<span class="w"> </span>opae.io<span class="w"> </span>init<span class="w"> </span>-d<span class="w"> </span><span class="m">0000</span>:15:00.3
<a id="__codelineno-20-47" name="__codelineno-20-47" href="#__codelineno-20-47"></a>opae.io<span class="w"> </span><span class="m">0</span>.2.5
<a id="__codelineno-20-48" name="__codelineno-20-48" href="#__codelineno-20-48"></a>Unbinding<span class="w"> </span><span class="o">(</span>0x8086,0xbccf<span class="o">)</span><span class="w"> </span>at<span class="w"> </span><span class="m">0000</span>:15:00.3<span class="w"> </span>from<span class="w"> </span>dfl-pci
<a id="__codelineno-20-49" name="__codelineno-20-49" href="#__codelineno-20-49"></a>Binding<span class="w"> </span><span class="o">(</span>0x8086,0xbccf<span class="o">)</span><span class="w"> </span>at<span class="w"> </span><span class="m">0000</span>:15:00.3<span class="w"> </span>to<span class="w"> </span>vfio-pci
<a id="__codelineno-20-50" name="__codelineno-20-50" href="#__codelineno-20-50"></a>iommu<span class="w"> </span>group<span class="w"> </span><span class="k">for</span><span class="w"> </span><span class="o">(</span>0x8086,0xbccf<span class="o">)</span><span class="w"> </span>at<span class="w"> </span><span class="m">0000</span>:15:00.3<span class="w"> </span>is<span class="w"> </span><span class="m">54</span>
<a id="__codelineno-20-51" name="__codelineno-20-51" href="#__codelineno-20-51"></a>
<a id="__codelineno-20-52" name="__codelineno-20-52" href="#__codelineno-20-52"></a><span class="c1"># Verify the new AFU is loaded.  The hello_world AFU GUID is &quot;c6aa954a-9b91-4a37-abc1-1d9f0709dcc3&quot;.</span>
<a id="__codelineno-20-53" name="__codelineno-20-53" href="#__codelineno-20-53"></a>
<a id="__codelineno-20-54" name="__codelineno-20-54" href="#__codelineno-20-54"></a>$<span class="w"> </span>fpgainfo<span class="w"> </span>port
<a id="__codelineno-20-55" name="__codelineno-20-55" href="#__codelineno-20-55"></a>//******<span class="w"> </span>PORT<span class="w"> </span>******//
<a id="__codelineno-20-56" name="__codelineno-20-56" href="#__codelineno-20-56"></a>Object<span class="w"> </span>Id<span class="w">                        </span>:<span class="w"> </span>0xF100000
<a id="__codelineno-20-57" name="__codelineno-20-57" href="#__codelineno-20-57"></a>PCIe<span class="w"> </span>s:b:d.f<span class="w">                     </span>:<span class="w"> </span><span class="m">0000</span>:15:00.0
<a id="__codelineno-20-58" name="__codelineno-20-58" href="#__codelineno-20-58"></a>Vendor<span class="w"> </span>Id<span class="w">                        </span>:<span class="w"> </span>0x8086
<a id="__codelineno-20-59" name="__codelineno-20-59" href="#__codelineno-20-59"></a>Device<span class="w"> </span>Id<span class="w">                        </span>:<span class="w"> </span>0xBCCE
<a id="__codelineno-20-60" name="__codelineno-20-60" href="#__codelineno-20-60"></a>SubVendor<span class="w"> </span>Id<span class="w">                     </span>:<span class="w"> </span>0x8086
<a id="__codelineno-20-61" name="__codelineno-20-61" href="#__codelineno-20-61"></a>SubDevice<span class="w"> </span>Id<span class="w">                     </span>:<span class="w"> </span>0x17D4
<a id="__codelineno-20-62" name="__codelineno-20-62" href="#__codelineno-20-62"></a>Socket<span class="w"> </span>Id<span class="w">                        </span>:<span class="w"> </span>0x00
<a id="__codelineno-20-63" name="__codelineno-20-63" href="#__codelineno-20-63"></a>//******<span class="w"> </span>PORT<span class="w"> </span>******//
<a id="__codelineno-20-64" name="__codelineno-20-64" href="#__codelineno-20-64"></a>Object<span class="w"> </span>Id<span class="w">                        </span>:<span class="w"> </span>0x6015000000000000
<a id="__codelineno-20-65" name="__codelineno-20-65" href="#__codelineno-20-65"></a>PCIe<span class="w"> </span>s:b:d.f<span class="w">                     </span>:<span class="w"> </span><span class="m">0000</span>:15:00.3
<a id="__codelineno-20-66" name="__codelineno-20-66" href="#__codelineno-20-66"></a>Vendor<span class="w"> </span>Id<span class="w">                        </span>:<span class="w"> </span>0x8086
<a id="__codelineno-20-67" name="__codelineno-20-67" href="#__codelineno-20-67"></a>Device<span class="w"> </span>Id<span class="w">                        </span>:<span class="w"> </span>0xBCCF
<a id="__codelineno-20-68" name="__codelineno-20-68" href="#__codelineno-20-68"></a>SubVendor<span class="w"> </span>Id<span class="w">                     </span>:<span class="w"> </span>0x8086
<a id="__codelineno-20-69" name="__codelineno-20-69" href="#__codelineno-20-69"></a>SubDevice<span class="w"> </span>Id<span class="w">                     </span>:<span class="w"> </span>0x17D4
<a id="__codelineno-20-70" name="__codelineno-20-70" href="#__codelineno-20-70"></a>Socket<span class="w"> </span>Id<span class="w">                        </span>:<span class="w"> </span>0x00
<a id="__codelineno-20-71" name="__codelineno-20-71" href="#__codelineno-20-71"></a>Accelerator<span class="w"> </span>GUID<span class="w">                 </span>:<span class="w"> </span>d15ab1ed-0000-0000-0210-000000000000
<a id="__codelineno-20-72" name="__codelineno-20-72" href="#__codelineno-20-72"></a>//******<span class="w"> </span>PORT<span class="w"> </span>******//
<a id="__codelineno-20-73" name="__codelineno-20-73" href="#__codelineno-20-73"></a>Object<span class="w"> </span>Id<span class="w">                        </span>:<span class="w"> </span>0x4015000000000000
<a id="__codelineno-20-74" name="__codelineno-20-74" href="#__codelineno-20-74"></a>PCIe<span class="w"> </span>s:b:d.f<span class="w">                     </span>:<span class="w"> </span><span class="m">0000</span>:15:00.2
<a id="__codelineno-20-75" name="__codelineno-20-75" href="#__codelineno-20-75"></a>Vendor<span class="w"> </span>Id<span class="w">                        </span>:<span class="w"> </span>0x8086
<a id="__codelineno-20-76" name="__codelineno-20-76" href="#__codelineno-20-76"></a>Device<span class="w"> </span>Id<span class="w">                        </span>:<span class="w"> </span>0xBCCF
<a id="__codelineno-20-77" name="__codelineno-20-77" href="#__codelineno-20-77"></a>SubVendor<span class="w"> </span>Id<span class="w">                     </span>:<span class="w"> </span>0x8086
<a id="__codelineno-20-78" name="__codelineno-20-78" href="#__codelineno-20-78"></a>SubDevice<span class="w"> </span>Id<span class="w">                     </span>:<span class="w"> </span>0x17D4
<a id="__codelineno-20-79" name="__codelineno-20-79" href="#__codelineno-20-79"></a>Socket<span class="w"> </span>Id<span class="w">                        </span>:<span class="w"> </span>0x00
<a id="__codelineno-20-80" name="__codelineno-20-80" href="#__codelineno-20-80"></a>Accelerator<span class="w"> </span>GUID<span class="w">                 </span>:<span class="w"> </span>d15ab1ed-0000-0000-0110-000000000000
<a id="__codelineno-20-81" name="__codelineno-20-81" href="#__codelineno-20-81"></a>//******<span class="w"> </span>PORT<span class="w"> </span>******//
<a id="__codelineno-20-82" name="__codelineno-20-82" href="#__codelineno-20-82"></a>Object<span class="w"> </span>Id<span class="w">                        </span>:<span class="w"> </span>0x2015000000000000
<a id="__codelineno-20-83" name="__codelineno-20-83" href="#__codelineno-20-83"></a>PCIe<span class="w"> </span>s:b:d.f<span class="w">                     </span>:<span class="w"> </span><span class="m">0000</span>:15:00.1
<a id="__codelineno-20-84" name="__codelineno-20-84" href="#__codelineno-20-84"></a>Vendor<span class="w"> </span>Id<span class="w">                        </span>:<span class="w"> </span>0x8086
<a id="__codelineno-20-85" name="__codelineno-20-85" href="#__codelineno-20-85"></a>Device<span class="w"> </span>Id<span class="w">                        </span>:<span class="w"> </span>0xBCCF
<a id="__codelineno-20-86" name="__codelineno-20-86" href="#__codelineno-20-86"></a>SubVendor<span class="w"> </span>Id<span class="w">                     </span>:<span class="w"> </span>0x8086
<a id="__codelineno-20-87" name="__codelineno-20-87" href="#__codelineno-20-87"></a>SubDevice<span class="w"> </span>Id<span class="w">                     </span>:<span class="w"> </span>0x17D4
<a id="__codelineno-20-88" name="__codelineno-20-88" href="#__codelineno-20-88"></a>Socket<span class="w"> </span>Id<span class="w">                        </span>:<span class="w"> </span>0x00
<a id="__codelineno-20-89" name="__codelineno-20-89" href="#__codelineno-20-89"></a>Accelerator<span class="w"> </span>GUID<span class="w">                 </span>:<span class="w"> </span>c6aa954a-9b91-4a37-abc1-1d9f0709dcc3
</code></pre></div>
<p>Compile and execute the host application of the <code>hello_world</code> <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr>. You should see the application outputs the "Hello world!" message in the terminal.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-21-1" name="__codelineno-21-1" href="#__codelineno-21-1"></a><span class="c1"># On Development Host, move to the sw directory of the hello_world AFU and build application</span>
<a id="__codelineno-21-2" name="__codelineno-21-2" href="#__codelineno-21-2"></a>$<span class="w"> </span><span class="nb">cd</span><span class="w"> </span><span class="nv">$OFS_BUILD_ROOT</span>/examples-afu/tutorial/afu_types/01_pim_ifc/hello_world/sw
<a id="__codelineno-21-3" name="__codelineno-21-3" href="#__codelineno-21-3"></a>$<span class="w"> </span>make
<a id="__codelineno-21-4" name="__codelineno-21-4" href="#__codelineno-21-4"></a><span class="c1"># Copy application to SoC</span>
<a id="__codelineno-21-5" name="__codelineno-21-5" href="#__codelineno-21-5"></a>$<span class="w"> </span>scp<span class="w"> </span>hello_world<span class="w"> </span>&lt;user&gt;@&lt;SoC<span class="w"> </span>IP<span class="w"> </span>address&gt;:&lt;/remote/directory&gt;
</code></pre></div>
<div class="highlight"><pre><span></span><code><a id="__codelineno-22-1" name="__codelineno-22-1" href="#__codelineno-22-1"></a><span class="c1"># On SoC, Run the application</span>
<a id="__codelineno-22-2" name="__codelineno-22-2" href="#__codelineno-22-2"></a>$<span class="w"> </span><span class="nb">cd</span><span class="w"> </span>&lt;/remote/directory&gt;
<a id="__codelineno-22-3" name="__codelineno-22-3" href="#__codelineno-22-3"></a>$<span class="w"> </span>./hello_world
<a id="__codelineno-22-4" name="__codelineno-22-4" href="#__codelineno-22-4"></a>Hello<span class="w"> </span>world!
</code></pre></div>
<h3 id="34-modify-the-afu-user-clocks-frequency"><strong>3.4. Modify the <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> user clocks frequency</strong><a class="headerlink" href="#34-modify-the-afu-user-clocks-frequency" title="Permanent link">&para;</a></h3>
<p><abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> user clocks are currently not supported in F2000x base <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> configuration.</p>
<h2 id="4-simulating-an-afu-using-ase"><strong>4. Simulating an <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> using ASE</strong><a class="headerlink" href="#4-simulating-an-afu-using-ase" title="Permanent link">&para;</a></h2>
<p>The Application Simulation Environment (ASE) is a hardware/software co-simulation environment for your <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr>. See diagram below illustrating ASE operation:</p>
<p><a class="glightbox" href="../images/ASE_HighLevel.png" data-type="image" data-width="100%" data-height="auto" data-desc-position="bottom"><img alt="" src="../images/ASE_HighLevel.png" /></a></p>
<p>ASE uses the simulator Direct Programming Interface (DPI) to provide HW/SW connectivity.  The PCIe connection to the <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> under testing is emulated with a transactional model.</p>
<p>The following list describes ASE operation:</p>
<ul>
<li>Attempts to replicate the transactions that will be seen in real system.</li>
<li>Provides a memory model to <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr>, so illegal memory accesses can be identified early.</li>
<li>Not a cache simulator.</li>
<li>Does not guarantee synthesizability or timing closure.</li>
<li>Does not model system latency.</li>
<li>No administrator privileges are needed to run ASE.  All code is user level.</li>
</ul>
<p>The remainder of this section is a tutorial providing the steps on how to run ASE with either Synopsys® VCS® or Siemens® QuestaSim® using an example <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> and the <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> build tree previously created in this guide.</p>
<h3 id="41-set-up-steps-to-run-ase"><strong>4.1. Set Up Steps to Run ASE</strong><a class="headerlink" href="#41-set-up-steps-to-run-ase" title="Permanent link">&para;</a></h3>
<p>In this section you will set up your server to support ASE by independently downloading and installing <abbr title="Open Programmable Acceleration Engine Software Development Kit, A collection of libraries and tools to facilitate the development of software applications and accelerators using OPAE.">OPAE SDK</abbr> and ASE. Then, set up the required environment variables.</p>
<h4 id="411-install-opae-sdk"><strong>4.1.1. Install <abbr title="Open Programmable Acceleration Engine Software Development Kit, A collection of libraries and tools to facilitate the development of software applications and accelerators using OPAE.">OPAE SDK</abbr></strong><a class="headerlink" href="#411-install-opae-sdk" title="Permanent link">&para;</a></h4>
<p>The F2000x SKU2 card requires <strong>2.12.0-5</strong>. Follow the instructions in the <a href="https://ofs.github.io/ofs-2025.1-1/hw/common/sw_installation/soc_attach/sw_install_soc_attach">Software Installation Guide: <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> for Agilex™ 7 SoC Attach FPGAs</a> to build and install the required <abbr title="Open Programmable Acceleration Engine Software Development Kit, A collection of libraries and tools to facilitate the development of software applications and accelerators using OPAE.">OPAE SDK</abbr> for the IPU Platform F2000X-PL. Make sure to check out the cloned repository to tag <strong>2.12.0-5</strong> and branch <strong>release/2.12.0</strong>.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-23-1" name="__codelineno-23-1" href="#__codelineno-23-1"></a>$<span class="w"> </span>git<span class="w"> </span>checkout<span class="w"> </span>tags/2.12.0-5<span class="w"> </span>-b<span class="w"> </span>release/2.12.0
</code></pre></div>
<h4 id="412-install-ase-tools"><strong>4.1.2 Install ASE Tools</strong><a class="headerlink" href="#412-install-ase-tools" title="Permanent link">&para;</a></h4>
<p>ASE is an RTL simulator for OPAE-based AFUs. The simulator emulates both the <abbr title="Open Programmable Acceleration Engine Software Development Kit, A collection of libraries and tools to facilitate the development of software applications and accelerators using OPAE.">OPAE SDK</abbr> software user space API and the <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> RTL interface. The majority of the <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> as well as devices such as PCIe and local memory are emulated with simple functional models.</p>
<p>ASE must be installed separatedly from the <abbr title="Open Programmable Acceleration Engine Software Development Kit, A collection of libraries and tools to facilitate the development of software applications and accelerators using OPAE.">OPAE SDK</abbr>. However, the recommendation is to install it in the same target directory as <abbr title="Open Programmable Acceleration Engine Software Development Kit, A collection of libraries and tools to facilitate the development of software applications and accelerators using OPAE.">OPAE SDK</abbr>.</p>
<ol>
<li>
<p>If not done already, set the environment variables as described in section, <a href="#2-set-up-afu-development-environment">Set Up <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> Development Environment</a>.</p>
</li>
<li>
<p>Clone the <code>opae-sim</code> repository.
<div class="highlight"><pre><span></span><code><a id="__codelineno-24-1" name="__codelineno-24-1" href="#__codelineno-24-1"></a>$<span class="w"> </span><span class="nb">cd</span><span class="w"> </span><span class="nv">$OFS_BUILD_ROOT</span>
<a id="__codelineno-24-2" name="__codelineno-24-2" href="#__codelineno-24-2"></a>$<span class="w"> </span>git<span class="w"> </span>clone<span class="w"> </span>https://github.com/OFS/opae-sim.git
<a id="__codelineno-24-3" name="__codelineno-24-3" href="#__codelineno-24-3"></a>$<span class="w"> </span><span class="nb">cd</span><span class="w"> </span>opae-sim
<a id="__codelineno-24-4" name="__codelineno-24-4" href="#__codelineno-24-4"></a>$<span class="w"> </span>git<span class="w"> </span>checkout<span class="w"> </span>tags/2.12.0-1<span class="w"> </span>-b<span class="w"> </span>release/2.12.0<span class="w"> </span>
</code></pre></div></p>
</li>
<li>
<p>Create a build directory and build ASE to be installed under the default system directories along with <abbr title="Open Programmable Acceleration Engine Software Development Kit, A collection of libraries and tools to facilitate the development of software applications and accelerators using OPAE.">OPAE SDK</abbr>.
<div class="highlight"><pre><span></span><code><a id="__codelineno-25-1" name="__codelineno-25-1" href="#__codelineno-25-1"></a>$<span class="w"> </span>mkdir<span class="w"> </span>build
<a id="__codelineno-25-2" name="__codelineno-25-2" href="#__codelineno-25-2"></a>$<span class="w"> </span><span class="nb">cd</span><span class="w"> </span>build
<a id="__codelineno-25-3" name="__codelineno-25-3" href="#__codelineno-25-3"></a>$<span class="w"> </span>cmake<span class="w">  </span>-DCMAKE_INSTALL_PREFIX<span class="o">=</span>/usr<span class="w"> </span>..
<a id="__codelineno-25-4" name="__codelineno-25-4" href="#__codelineno-25-4"></a>$<span class="w"> </span>make
</code></pre></div></p>
</li>
</ol>
<p>Optionally, if the desire is to install ASE binaries in a different location to the system's default, provide the path to CMAKE through the CMAKE_INSTALL_PREFIX switch, as follows.
<div class="highlight"><pre><span></span><code><a id="__codelineno-26-1" name="__codelineno-26-1" href="#__codelineno-26-1"></a>$<span class="w"> </span>cmake<span class="w"> </span>-DCMAKE_INSTALL_PREFIX<span class="o">=</span>&lt;&lt;/some/arbitrary/path&gt;&gt;<span class="w"> </span>..<span class="w">  </span>
</code></pre></div></p>
<ol>
<li>Install ASE binaries and libraries under the system directory <code>/usr</code>.
<div class="highlight"><pre><span></span><code><a id="__codelineno-27-1" name="__codelineno-27-1" href="#__codelineno-27-1"></a>$<span class="w"> </span>sudo<span class="w"> </span>make<span class="w"> </span>install<span class="w">  </span>
</code></pre></div></li>
</ol>
<h4 id="413-setup-required-ase-environment-variables"><strong>4.1.3. Setup Required ASE Environment Variables</strong><a class="headerlink" href="#413-setup-required-ase-environment-variables" title="Permanent link">&para;</a></h4>
<p>The values set to the following environment variables assume the <abbr title="Open Programmable Acceleration Engine Software Development Kit, A collection of libraries and tools to facilitate the development of software applications and accelerators using OPAE.">OPAE SDK</abbr> and ASE were installed in the default system directories below <code>/usr</code>. Setup these variables in the shell where ASE will be executed. You may wish to add these variables to the script you created to facilitate configuring your environment.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-28-1" name="__codelineno-28-1" href="#__codelineno-28-1"></a>$<span class="w"> </span><span class="nb">export</span><span class="w"> </span><span class="nv">OPAE_PLATFORM_ROOT</span><span class="o">=</span>&lt;path<span class="w"> </span>to<span class="w"> </span>PR<span class="w"> </span>build<span class="w"> </span>tree&gt;
<a id="__codelineno-28-2" name="__codelineno-28-2" href="#__codelineno-28-2"></a>$<span class="w"> </span><span class="nb">cd</span><span class="w"> </span>/usr/bin
<a id="__codelineno-28-3" name="__codelineno-28-3" href="#__codelineno-28-3"></a>$<span class="w"> </span><span class="nb">export</span><span class="w"> </span><span class="nv">PATH</span><span class="o">=</span><span class="nv">$PWD</span>:<span class="nv">$PATH</span>
<a id="__codelineno-28-4" name="__codelineno-28-4" href="#__codelineno-28-4"></a>$<span class="w"> </span><span class="nb">cd</span><span class="w"> </span>/usr/lib/python*/site-packages
<a id="__codelineno-28-5" name="__codelineno-28-5" href="#__codelineno-28-5"></a>$<span class="w"> </span><span class="nb">export</span><span class="w"> </span><span class="nv">PYTHONPATH</span><span class="o">=</span><span class="nv">$PWD</span>
<a id="__codelineno-28-6" name="__codelineno-28-6" href="#__codelineno-28-6"></a>$<span class="w"> </span><span class="nb">cd</span><span class="w"> </span>/usr/lib
<a id="__codelineno-28-7" name="__codelineno-28-7" href="#__codelineno-28-7"></a>$<span class="w"> </span><span class="nb">export</span><span class="w"> </span><span class="nv">LIBRARY_PATH</span><span class="o">=</span><span class="nv">$PWD</span>
<a id="__codelineno-28-8" name="__codelineno-28-8" href="#__codelineno-28-8"></a>$<span class="w"> </span><span class="nb">cd</span><span class="w"> </span>/usr/lib64
<a id="__codelineno-28-9" name="__codelineno-28-9" href="#__codelineno-28-9"></a>$<span class="w"> </span><span class="nb">export</span><span class="w"> </span><span class="nv">LD_LIBRARY_PATH</span><span class="o">=</span><span class="nv">$PWD</span>
<a id="__codelineno-28-10" name="__codelineno-28-10" href="#__codelineno-28-10"></a>$<span class="w"> </span><span class="nb">cd</span><span class="w"> </span><span class="nv">$OFS_BUILD_ROOT</span>/ofs-platform-afu-bbb
<a id="__codelineno-28-11" name="__codelineno-28-11" href="#__codelineno-28-11"></a>$<span class="w"> </span><span class="nb">export</span><span class="w"> </span><span class="nv">OFS_PLATFORM_AFU_BBB</span><span class="o">=</span><span class="nv">$PWD</span>
<a id="__codelineno-28-12" name="__codelineno-28-12" href="#__codelineno-28-12"></a>
<a id="__codelineno-28-13" name="__codelineno-28-13" href="#__codelineno-28-13"></a><span class="w">  </span><span class="c1">## For VCS, set the following:</span>
<a id="__codelineno-28-14" name="__codelineno-28-14" href="#__codelineno-28-14"></a>$<span class="w"> </span><span class="nb">export</span><span class="w"> </span><span class="nv">VCS_HOME</span><span class="o">=</span>&lt;Set<span class="w"> </span>the<span class="w"> </span>path<span class="w"> </span>to<span class="w"> </span>VCS<span class="w"> </span>installation<span class="w"> </span>directory&gt;
<a id="__codelineno-28-15" name="__codelineno-28-15" href="#__codelineno-28-15"></a>$<span class="w"> </span><span class="nb">export</span><span class="w"> </span><span class="nv">PATH</span><span class="o">=</span><span class="nv">$VCS_HOME</span>/bin:<span class="nv">$PATH</span>
<a id="__codelineno-28-16" name="__codelineno-28-16" href="#__codelineno-28-16"></a>
<a id="__codelineno-28-17" name="__codelineno-28-17" href="#__codelineno-28-17"></a><span class="w">  </span><span class="c1">## For QuestaSIM, set the following:</span>
<a id="__codelineno-28-18" name="__codelineno-28-18" href="#__codelineno-28-18"></a>$<span class="w"> </span><span class="nb">export</span><span class="w"> </span><span class="nv">MTI_HOME</span><span class="o">=</span>&lt;path<span class="w"> </span>to<span class="w"> </span>Modelsim<span class="w"> </span>installation<span class="w"> </span>directory&gt;
<a id="__codelineno-28-19" name="__codelineno-28-19" href="#__codelineno-28-19"></a>$<span class="w"> </span><span class="nb">export</span><span class="w"> </span><span class="nv">PATH</span><span class="o">=</span><span class="nv">$MTI_HOME</span>/linux_x86_64/:<span class="nv">$MTI_HOME</span>/bin/:<span class="nv">$PATH</span>
</code></pre></div>
<h3 id="42-simulating-the-host_chan_mmio-afu"><strong>4.2. Simulating the host_chan_mmio <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr></strong><a class="headerlink" href="#42-simulating-the-host_chan_mmio-afu" title="Permanent link">&para;</a></h3>
<p>The <code>$OFS_PLATFORM_AFU_BBB/plat_if_tests/host_chan_mmio</code> is a simple example demonstrating both hardware and software access to an <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr>. The <code>host_chan_mmio</code> example <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> consists of the following files:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-29-1" name="__codelineno-29-1" href="#__codelineno-29-1"></a>host_chan_mmio
<a id="__codelineno-29-2" name="__codelineno-29-2" href="#__codelineno-29-2"></a>├── hw
<a id="__codelineno-29-3" name="__codelineno-29-3" href="#__codelineno-29-3"></a>│   └── rtl
<a id="__codelineno-29-4" name="__codelineno-29-4" href="#__codelineno-29-4"></a>│       ├── avalon
<a id="__codelineno-29-5" name="__codelineno-29-5" href="#__codelineno-29-5"></a>│       │   ├── afu_avalon512.sv
<a id="__codelineno-29-6" name="__codelineno-29-6" href="#__codelineno-29-6"></a>│       │   ├── afu_avalon.sv
<a id="__codelineno-29-7" name="__codelineno-29-7" href="#__codelineno-29-7"></a>│       │   ├── ofs_plat_afu_avalon512.sv
<a id="__codelineno-29-8" name="__codelineno-29-8" href="#__codelineno-29-8"></a>│       │   ├── ofs_plat_afu_avalon_from_ccip.sv
<a id="__codelineno-29-9" name="__codelineno-29-9" href="#__codelineno-29-9"></a>│       │   └── ofs_plat_afu_avalon.sv
<a id="__codelineno-29-10" name="__codelineno-29-10" href="#__codelineno-29-10"></a>│       ├── axi
<a id="__codelineno-29-11" name="__codelineno-29-11" href="#__codelineno-29-11"></a>│       │   ├── afu_axi512.sv
<a id="__codelineno-29-12" name="__codelineno-29-12" href="#__codelineno-29-12"></a>│       │   ├── afu_axi.sv
<a id="__codelineno-29-13" name="__codelineno-29-13" href="#__codelineno-29-13"></a>│       │   ├── ofs_plat_afu_axi512.sv
<a id="__codelineno-29-14" name="__codelineno-29-14" href="#__codelineno-29-14"></a>│       │   ├── ofs_plat_afu_axi_from_ccip.sv
<a id="__codelineno-29-15" name="__codelineno-29-15" href="#__codelineno-29-15"></a>│       │   └── ofs_plat_afu_axi.sv
<a id="__codelineno-29-16" name="__codelineno-29-16" href="#__codelineno-29-16"></a>│       ├── host_chan_mmio.json
<a id="__codelineno-29-17" name="__codelineno-29-17" href="#__codelineno-29-17"></a>│       ├── test_mmio_avalon0_from_ccip.txt
<a id="__codelineno-29-18" name="__codelineno-29-18" href="#__codelineno-29-18"></a>│       ├── test_mmio_avalon1.txt
<a id="__codelineno-29-19" name="__codelineno-29-19" href="#__codelineno-29-19"></a>│       ├── test_mmio_avalon2_512rw.txt
<a id="__codelineno-29-20" name="__codelineno-29-20" href="#__codelineno-29-20"></a>│       ├── test_mmio_axi0_from_ccip.txt
<a id="__codelineno-29-21" name="__codelineno-29-21" href="#__codelineno-29-21"></a>│       ├── test_mmio_axi1.txt
<a id="__codelineno-29-22" name="__codelineno-29-22" href="#__codelineno-29-22"></a>│       └── test_mmio_axi2_512rw.txt
<a id="__codelineno-29-23" name="__codelineno-29-23" href="#__codelineno-29-23"></a>└── sw
<a id="__codelineno-29-24" name="__codelineno-29-24" href="#__codelineno-29-24"></a>    ├── main.c
<a id="__codelineno-29-25" name="__codelineno-29-25" href="#__codelineno-29-25"></a>    ├── Makefile
</code></pre></div>
<p>This example <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> contains examples using both Avalon and AXI interface buses. This guide will use the AXI version of the <code>host_chan_mmio</code> <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr>.</p>
<p>ASE uses client-server application architecture to deliver hardware/software co-simulation.  You require one shell for the hardware based simulation and another shell where the software application is running. The hardware is started first with a simulation compilation and simulator startup script, once the simulator has loaded the design, it will wait until the software process starts. Once the software process starts, the simulator proceeds.  Transaction logging and waveform capture is performed.</p>
<h4 id="421-set-up-and-run-the-hw-simulation-process"><strong>4.2.1 Set Up and Run the HW Simulation Process</strong><a class="headerlink" href="#421-set-up-and-run-the-hw-simulation-process" title="Permanent link">&para;</a></h4>
<p>You will run the <code>afu_sim_setup</code> script to create the scripts for running the ASE environment.  The <code>afu_sim_setup</code> script has the following usage:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-30-1" name="__codelineno-30-1" href="#__codelineno-30-1"></a>usage: afu_sim_setup [-h] -s SOURCES [-p PLATFORM] [-t {VCS,QUESTA,MODELSIM}]
<a id="__codelineno-30-2" name="__codelineno-30-2" href="#__codelineno-30-2"></a>                     [-f] [--ase-mode ASE_MODE] [--ase-verbose]
<a id="__codelineno-30-3" name="__codelineno-30-3" href="#__codelineno-30-3"></a>                     dst
<a id="__codelineno-30-4" name="__codelineno-30-4" href="#__codelineno-30-4"></a>
<a id="__codelineno-30-5" name="__codelineno-30-5" href="#__codelineno-30-5"></a>Generate an ASE simulation environment for an AFU. An ASE environment is
<a id="__codelineno-30-6" name="__codelineno-30-6" href="#__codelineno-30-6"></a>instantiated from the OPAE installation and then configured for the specified
<a id="__codelineno-30-7" name="__codelineno-30-7" href="#__codelineno-30-7"></a>AFU. AFU source files are specified in a text file that is parsed by
<a id="__codelineno-30-8" name="__codelineno-30-8" href="#__codelineno-30-8"></a>rtl_src_config, which is also part of the OPAE base environment.
<a id="__codelineno-30-9" name="__codelineno-30-9" href="#__codelineno-30-9"></a>
<a id="__codelineno-30-10" name="__codelineno-30-10" href="#__codelineno-30-10"></a>positional arguments:
<a id="__codelineno-30-11" name="__codelineno-30-11" href="#__codelineno-30-11"></a>  dst                   Target directory path (directory must not exist).
<a id="__codelineno-30-12" name="__codelineno-30-12" href="#__codelineno-30-12"></a>
<a id="__codelineno-30-13" name="__codelineno-30-13" href="#__codelineno-30-13"></a>optional arguments:
<a id="__codelineno-30-14" name="__codelineno-30-14" href="#__codelineno-30-14"></a>  -h, --help            show this help message and exit
<a id="__codelineno-30-15" name="__codelineno-30-15" href="#__codelineno-30-15"></a>  -s SOURCES, --sources SOURCES
<a id="__codelineno-30-16" name="__codelineno-30-16" href="#__codelineno-30-16"></a>                        AFU source specification file that will be passed to
<a id="__codelineno-30-17" name="__codelineno-30-17" href="#__codelineno-30-17"></a>                        rtl_src_config. See &quot;rtl_src_config --help&quot; for the
<a id="__codelineno-30-18" name="__codelineno-30-18" href="#__codelineno-30-18"></a>                        file&#39;s syntax. rtl_src_config translates the source
<a id="__codelineno-30-19" name="__codelineno-30-19" href="#__codelineno-30-19"></a>                        list into either Quartus or RTL simulator syntax.
<a id="__codelineno-30-20" name="__codelineno-30-20" href="#__codelineno-30-20"></a>  -p PLATFORM, --platform PLATFORM
<a id="__codelineno-30-21" name="__codelineno-30-21" href="#__codelineno-30-21"></a>                        FPGA Platform to simulate.
<a id="__codelineno-30-22" name="__codelineno-30-22" href="#__codelineno-30-22"></a>  -t {VCS,QUESTA,MODELSIM}, --tool {VCS,QUESTA,MODELSIM}
<a id="__codelineno-30-23" name="__codelineno-30-23" href="#__codelineno-30-23"></a>                        Default simulator.
<a id="__codelineno-30-24" name="__codelineno-30-24" href="#__codelineno-30-24"></a>  -f, --force           Overwrite target directory if it exists.
<a id="__codelineno-30-25" name="__codelineno-30-25" href="#__codelineno-30-25"></a>  --ase-mode ASE_MODE   ASE execution mode (default, mode 3, exits on
<a id="__codelineno-30-26" name="__codelineno-30-26" href="#__codelineno-30-26"></a>                        completion). See ase.cfg in the target directory.
<a id="__codelineno-30-27" name="__codelineno-30-27" href="#__codelineno-30-27"></a>  --ase-verbose         When set, ASE prints each CCI-P transaction to the
<a id="__codelineno-30-28" name="__codelineno-30-28" href="#__codelineno-30-28"></a>                        command line. Transactions are always logged to
<a id="__codelineno-30-29" name="__codelineno-30-29" href="#__codelineno-30-29"></a>                        work/ccip_transactions.tsv, even when not set. This
<a id="__codelineno-30-30" name="__codelineno-30-30" href="#__codelineno-30-30"></a>                        switch sets ENABLE_CL_VIEW in ase.cfg.
</code></pre></div>
<p>Run <code>afu_sim_setup</code> to create the ASE simulation environment for the <code>host_chan_mmio</code> example <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr>. The <code>'-t VCS'</code> option indicates to prepare the ASE simulation environment for Synopsys® VCS®.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-31-1" name="__codelineno-31-1" href="#__codelineno-31-1"></a>$<span class="w"> </span><span class="nb">cd</span><span class="w"> </span><span class="nv">$OFS_PLATFORM_AFU_BBB</span>/plat_if_tests/host_chan_mmio
<a id="__codelineno-31-2" name="__codelineno-31-2" href="#__codelineno-31-2"></a>$<span class="w"> </span>afu_sim_setup<span class="w"> </span>-s<span class="w"> </span>./hw/rtl/test_mmio_axi1.txt<span class="w"> </span>-t<span class="w"> </span>VCS<span class="w"> </span>afu_sim
<a id="__codelineno-31-3" name="__codelineno-31-3" href="#__codelineno-31-3"></a>
<a id="__codelineno-31-4" name="__codelineno-31-4" href="#__codelineno-31-4"></a>Copying<span class="w"> </span>ASE<span class="w"> </span>from<span class="w"> </span>/opae-sdk/install-opae-sdk/share/opae/ase...
<a id="__codelineno-31-5" name="__codelineno-31-5" href="#__codelineno-31-5"></a><span class="c1">#################################################################</span>
<a id="__codelineno-31-6" name="__codelineno-31-6" href="#__codelineno-31-6"></a><span class="c1">#                                                               #</span>
<a id="__codelineno-31-7" name="__codelineno-31-7" href="#__codelineno-31-7"></a><span class="c1">#             OPAE Intel(R) Xeon(R) + FPGA Library              #</span>
<a id="__codelineno-31-8" name="__codelineno-31-8" href="#__codelineno-31-8"></a><span class="c1">#               AFU Simulation Environment (ASE)                #</span>
<a id="__codelineno-31-9" name="__codelineno-31-9" href="#__codelineno-31-9"></a><span class="c1">#                                                               #</span>
<a id="__codelineno-31-10" name="__codelineno-31-10" href="#__codelineno-31-10"></a><span class="c1">#################################################################</span>
<a id="__codelineno-31-11" name="__codelineno-31-11" href="#__codelineno-31-11"></a>
<a id="__codelineno-31-12" name="__codelineno-31-12" href="#__codelineno-31-12"></a>Tool<span class="w"> </span>Brand:<span class="w"> </span>VCS
<a id="__codelineno-31-13" name="__codelineno-31-13" href="#__codelineno-31-13"></a>Loading<span class="w"> </span>platform<span class="w"> </span>database:<span class="w"> </span>/ofs-f2000x-pl/work_pr/build_tree/hw/lib/platform/platform_db/ofs_agilex_adp.json
<a id="__codelineno-31-14" name="__codelineno-31-14" href="#__codelineno-31-14"></a>Loading<span class="w"> </span>platform-params<span class="w"> </span>database:<span class="w"> </span>/usr/share/opae/platform/platform_db/platform_defaults.json
<a id="__codelineno-31-15" name="__codelineno-31-15" href="#__codelineno-31-15"></a>Loading<span class="w"> </span>AFU<span class="w"> </span>database:<span class="w"> </span>/usr/share/opae/platform/afu_top_ifc_db/ofs_plat_afu.json
<a id="__codelineno-31-16" name="__codelineno-31-16" href="#__codelineno-31-16"></a>Writing<span class="w"> </span>rtl/platform_afu_top_config.vh
<a id="__codelineno-31-17" name="__codelineno-31-17" href="#__codelineno-31-17"></a>Writing<span class="w"> </span>rtl/platform_if_addenda.txt
<a id="__codelineno-31-18" name="__codelineno-31-18" href="#__codelineno-31-18"></a>Writing<span class="w"> </span>rtl/platform_if_includes.txt
<a id="__codelineno-31-19" name="__codelineno-31-19" href="#__codelineno-31-19"></a>Writing<span class="w"> </span>rtl/ase_platform_name.txt
<a id="__codelineno-31-20" name="__codelineno-31-20" href="#__codelineno-31-20"></a>Writing<span class="w"> </span>rtl/ase_platform_config.mk<span class="w"> </span>and<span class="w"> </span>rtl/ase_platform_config.cmake
<a id="__codelineno-31-21" name="__codelineno-31-21" href="#__codelineno-31-21"></a>ASE<span class="w"> </span>Platform:<span class="w"> </span>discrete<span class="w"> </span><span class="o">(</span>FPGA_PLATFORM_DISCRETE<span class="o">)</span>
</code></pre></div>
<p>The <code>afu_sim_setup</code> creates the ASE scripts in the directory <code>host_chan_mmio_sim</code> where the <code>afu_sim_setup</code> script was run.  Start the simulator as shown below:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-32-1" name="__codelineno-32-1" href="#__codelineno-32-1"></a>$<span class="w"> </span><span class="nb">cd</span><span class="w"> </span>afu_sim
<a id="__codelineno-32-2" name="__codelineno-32-2" href="#__codelineno-32-2"></a>$<span class="w"> </span>make
<a id="__codelineno-32-3" name="__codelineno-32-3" href="#__codelineno-32-3"></a>$<span class="w"> </span>make<span class="w"> </span>sim
</code></pre></div>
<p>This process launches the <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> hardware simulator. Before moving to the next section, pay attention to the simulator output highlighted in the image below.</p>
<p><a class="glightbox" href="../images/ASE_HW.png" data-type="image" data-width="100%" data-height="auto" data-desc-position="bottom"><img alt="" src="../images/ASE_HW.png" /></a></p>
<p>The simulation artifacts are stored in host_chan_mmio/work and consist of:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-33-1" name="__codelineno-33-1" href="#__codelineno-33-1"></a>log_ase_events.tsv
<a id="__codelineno-33-2" name="__codelineno-33-2" href="#__codelineno-33-2"></a>log_ofs_plat_host_chan.tsv 
<a id="__codelineno-33-3" name="__codelineno-33-3" href="#__codelineno-33-3"></a>log_ofs_plat_local_mem.tsv 
<a id="__codelineno-33-4" name="__codelineno-33-4" href="#__codelineno-33-4"></a>log_pf_vf_mux_A.tsv 
<a id="__codelineno-33-5" name="__codelineno-33-5" href="#__codelineno-33-5"></a>log_pf_vf_mux_B.tsv 
</code></pre></div>
<h4 id="422-set-up-and-run-the-sw-process"><strong>4.2.2 Set Up and Run the SW Process</strong><a class="headerlink" href="#422-set-up-and-run-the-sw-process" title="Permanent link">&para;</a></h4>
<p>Open an additional shell to build and run the host application that communicates with the actual <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> hardware. Set up the same environment variable you have set up in the shell you have been working on until this point. </p>
<p>Additionally, as indicated by the hardware simulator output that is currently executing in the "simulator shell", copy and paste the line <code>"export ASE_WORKDIR=..."</code>, into the new "software shell". See the last image of the previous section.</p>
<p><div class="highlight"><pre><span></span><code><a id="__codelineno-34-1" name="__codelineno-34-1" href="#__codelineno-34-1"></a>$<span class="w"> </span><span class="nb">export</span><span class="w"> </span><span class="nv">ASE_WORKDIR</span><span class="o">=</span><span class="nv">$OFS_PLATFORM_AFU_BBB</span>/plat_if_tests/host_chan_mmio/afu_sim/work
</code></pre></div>
Then, go to the sw directory of the <code>host_chan_mmio</code> <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> example to compile the host application.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-35-1" name="__codelineno-35-1" href="#__codelineno-35-1"></a>$<span class="w"> </span><span class="nb">cd</span><span class="w"> </span><span class="nv">$OFS_PLATFORM_AFU_BBB</span>/plat_if_tests/host_chan_mmio/sw<span class="w">  </span>
<a id="__codelineno-35-2" name="__codelineno-35-2" href="#__codelineno-35-2"></a>$<span class="w"> </span>make
<a id="__codelineno-35-3" name="__codelineno-35-3" href="#__codelineno-35-3"></a>
<a id="__codelineno-35-4" name="__codelineno-35-4" href="#__codelineno-35-4"></a>afu_json_mgr<span class="w"> </span>json-info<span class="w"> </span>--afu-json<span class="o">=</span>../hw/rtl/host_chan_mmio.json<span class="w"> </span>--c-hdr<span class="o">=</span>obj/afu_json_info.h
<a id="__codelineno-35-5" name="__codelineno-35-5" href="#__codelineno-35-5"></a>Writing<span class="w"> </span>obj/afu_json_info.h
<a id="__codelineno-35-6" name="__codelineno-35-6" href="#__codelineno-35-6"></a>cc<span class="w"> </span>-g<span class="w"> </span>-O2<span class="w"> </span>-std<span class="o">=</span>gnu99<span class="w"> </span>-fstack-protector<span class="w"> </span>-fPIE<span class="w"> </span>-fPIC<span class="w"> </span>-D_FORTIFY_SOURCE<span class="o">=</span><span class="m">2</span><span class="w"> </span>-Wformat<span class="w"> </span>-Wformat-security<span class="w"> </span>-I../../common/sw<span class="w"> </span>-I./obj<span class="w"> </span>-c<span class="w"> </span>main.c<span class="w"> </span>-o<span class="w"> </span>obj/main.o
<a id="__codelineno-35-7" name="__codelineno-35-7" href="#__codelineno-35-7"></a>cc<span class="w"> </span>-g<span class="w"> </span>-O2<span class="w"> </span>-std<span class="o">=</span>gnu99<span class="w"> </span>-fstack-protector<span class="w"> </span>-fPIE<span class="w"> </span>-fPIC<span class="w"> </span>-D_FORTIFY_SOURCE<span class="o">=</span><span class="m">2</span><span class="w"> </span>-Wformat<span class="w"> </span>-Wformat-security<span class="w"> </span>-I../../common/sw<span class="w"> </span>-I./obj<span class="w"> </span>-c<span class="w"> </span>test_host_chan_mmio.c<span class="w"> </span>-o<span class="w"> </span>obj/test_host_chan_mmio.o
<a id="__codelineno-35-8" name="__codelineno-35-8" href="#__codelineno-35-8"></a>cc<span class="w"> </span>-g<span class="w"> </span>-O2<span class="w"> </span>-std<span class="o">=</span>gnu99<span class="w"> </span>-fstack-protector<span class="w"> </span>-fPIE<span class="w"> </span>-fPIC<span class="w"> </span>-D_FORTIFY_SOURCE<span class="o">=</span><span class="m">2</span><span class="w"> </span>-Wformat<span class="w"> </span>-Wformat-security<span class="w"> </span>-I../../common/sw<span class="w"> </span>-I./obj<span class="w"> </span>-c<span class="w"> </span>../../common/sw/connect.c<span class="w"> </span>-o<span class="w"> </span>obj/connect.o
<a id="__codelineno-35-9" name="__codelineno-35-9" href="#__codelineno-35-9"></a>cc<span class="w"> </span>-g<span class="w"> </span>-O2<span class="w"> </span>-std<span class="o">=</span>gnu99<span class="w"> </span>-fstack-protector<span class="w"> </span>-fPIE<span class="w"> </span>-fPIC<span class="w"> </span>-D_FORTIFY_SOURCE<span class="o">=</span><span class="m">2</span><span class="w"> </span>-Wformat<span class="w"> </span>-Wformat-security<span class="w"> </span>-I../../common/sw<span class="w"> </span>-I./obj<span class="w"> </span>-c<span class="w"> </span>../../common/sw/csr_mgr.c<span class="w"> </span>-o<span class="w"> </span>obj/csr_mgr.o
<a id="__codelineno-35-10" name="__codelineno-35-10" href="#__codelineno-35-10"></a>cc<span class="w"> </span>-g<span class="w"> </span>-O2<span class="w"> </span>-std<span class="o">=</span>gnu99<span class="w"> </span>-fstack-protector<span class="w"> </span>-fPIE<span class="w"> </span>-fPIC<span class="w"> </span>-D_FORTIFY_SOURCE<span class="o">=</span><span class="m">2</span><span class="w"> </span>-Wformat<span class="w"> </span>-Wformat-security<span class="w"> </span>-I../../common/sw<span class="w"> </span>-I./obj<span class="w"> </span>-c<span class="w"> </span>../../common/sw/hash32.c<span class="w"> </span>-o<span class="w"> </span>obj/hash32.o
<a id="__codelineno-35-11" name="__codelineno-35-11" href="#__codelineno-35-11"></a>cc<span class="w"> </span>-g<span class="w"> </span>-O2<span class="w"> </span>-std<span class="o">=</span>gnu99<span class="w"> </span>-fstack-protector<span class="w"> </span>-fPIE<span class="w"> </span>-fPIC<span class="w"> </span>-D_FORTIFY_SOURCE<span class="o">=</span><span class="m">2</span><span class="w"> </span>-Wformat<span class="w"> </span>-Wformat-security<span class="w"> </span>-I../../common/sw<span class="w"> </span>-I./obj<span class="w"> </span>-c<span class="w"> </span>../../common/sw/test_data.c<span class="w"> </span>-o<span class="w"> </span>obj/test_data.o
<a id="__codelineno-35-12" name="__codelineno-35-12" href="#__codelineno-35-12"></a>cc<span class="w"> </span>-o<span class="w"> </span>host_chan_mmio<span class="w"> </span>obj/main.o<span class="w"> </span>obj/test_host_chan_mmio.o<span class="w"> </span>obj/connect.o<span class="w"> </span>obj/csr_mgr.o<span class="w"> </span>obj/hash32.o<span class="w"> </span>obj/test_data.o<span class="w">  </span>-z<span class="w"> </span>noexecstack<span class="w"> </span>-z<span class="w"> </span>relro<span class="w"> </span>-z<span class="w"> </span>now<span class="w"> </span>-pie<span class="w"> </span>-luuid<span class="w"> </span>-lopae-c-ase
</code></pre></div>
<p>Now, launch the host application to exercise the <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> hardware running on the simulator shell. The next image shows the <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> hardware simulation process on the left side shell. The right hand shell shows the host application's output of a successful simulation.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-36-1" name="__codelineno-36-1" href="#__codelineno-36-1"></a>$<span class="w"> </span>with_ase<span class="w"> </span>./host_chan_mmio
<a id="__codelineno-36-2" name="__codelineno-36-2" href="#__codelineno-36-2"></a><span class="w">  </span><span class="o">[</span>APP<span class="o">]</span><span class="w">  </span>Initializing<span class="w"> </span>simulation<span class="w"> </span>session<span class="w"> </span>...
<a id="__codelineno-36-3" name="__codelineno-36-3" href="#__codelineno-36-3"></a>Running<span class="w"> </span><span class="k">in</span><span class="w"> </span>ASE<span class="w"> </span>mode
<a id="__codelineno-36-4" name="__codelineno-36-4" href="#__codelineno-36-4"></a>AFU<span class="w"> </span>ID:<span class="w">  </span>76d7ae9cf66b461f<span class="w"> </span>816a5428bcebdbc5
<a id="__codelineno-36-5" name="__codelineno-36-5" href="#__codelineno-36-5"></a>AFU<span class="w"> </span>MMIO<span class="w"> </span>interface:<span class="w"> </span>AXI<span class="w"> </span>Lite
<a id="__codelineno-36-6" name="__codelineno-36-6" href="#__codelineno-36-6"></a>AFU<span class="w"> </span>MMIO<span class="w"> </span><span class="nb">read</span><span class="w"> </span>bus<span class="w"> </span>width:<span class="w"> </span><span class="m">64</span><span class="w"> </span>bits
<a id="__codelineno-36-7" name="__codelineno-36-7" href="#__codelineno-36-7"></a><span class="m">512</span><span class="w"> </span>bit<span class="w"> </span>MMIO<span class="w"> </span>write<span class="w"> </span>supported:<span class="w"> </span>yes
<a id="__codelineno-36-8" name="__codelineno-36-8" href="#__codelineno-36-8"></a>AFU<span class="w"> </span>pClk<span class="w"> </span>frequency:<span class="w"> </span><span class="m">470</span><span class="w"> </span>MHz
<a id="__codelineno-36-9" name="__codelineno-36-9" href="#__codelineno-36-9"></a>
<a id="__codelineno-36-10" name="__codelineno-36-10" href="#__codelineno-36-10"></a>Testing<span class="w"> </span><span class="m">32</span><span class="w"> </span>bit<span class="w"> </span>MMIO<span class="w"> </span>reads:
<a id="__codelineno-36-11" name="__codelineno-36-11" href="#__codelineno-36-11"></a><span class="w">  </span>PASS<span class="w"> </span>-<span class="w"> </span><span class="m">4</span><span class="w"> </span>tests
<a id="__codelineno-36-12" name="__codelineno-36-12" href="#__codelineno-36-12"></a>
<a id="__codelineno-36-13" name="__codelineno-36-13" href="#__codelineno-36-13"></a>Testing<span class="w"> </span><span class="m">32</span><span class="w"> </span>bit<span class="w"> </span>MMIO<span class="w"> </span>writes:
<a id="__codelineno-36-14" name="__codelineno-36-14" href="#__codelineno-36-14"></a><span class="w">  </span>PASS<span class="w"> </span>-<span class="w"> </span><span class="m">5</span><span class="w"> </span>tests
<a id="__codelineno-36-15" name="__codelineno-36-15" href="#__codelineno-36-15"></a>
<a id="__codelineno-36-16" name="__codelineno-36-16" href="#__codelineno-36-16"></a>Testing<span class="w"> </span><span class="m">64</span><span class="w"> </span>bit<span class="w"> </span>MMIO<span class="w"> </span>writes:
<a id="__codelineno-36-17" name="__codelineno-36-17" href="#__codelineno-36-17"></a><span class="w">  </span>PASS<span class="w"> </span>-<span class="w"> </span><span class="m">5</span><span class="w"> </span>tests
<a id="__codelineno-36-18" name="__codelineno-36-18" href="#__codelineno-36-18"></a>
<a id="__codelineno-36-19" name="__codelineno-36-19" href="#__codelineno-36-19"></a>Testing<span class="w"> </span><span class="m">512</span><span class="w"> </span>bit<span class="w"> </span>MMIO<span class="w"> </span>writes:
<a id="__codelineno-36-20" name="__codelineno-36-20" href="#__codelineno-36-20"></a><span class="w">  </span>PASS
<a id="__codelineno-36-21" name="__codelineno-36-21" href="#__codelineno-36-21"></a><span class="w">  </span><span class="o">[</span>APP<span class="o">]</span><span class="w">  </span>Deinitializing<span class="w"> </span>simulation<span class="w"> </span>session
<a id="__codelineno-36-22" name="__codelineno-36-22" href="#__codelineno-36-22"></a><span class="w">  </span><span class="o">[</span>APP<span class="o">]</span><span class="w">         </span>Took<span class="w"> </span><span class="m">1</span>,003,771,568<span class="w"> </span>nsec
<a id="__codelineno-36-23" name="__codelineno-36-23" href="#__codelineno-36-23"></a><span class="w">  </span><span class="o">[</span>APP<span class="o">]</span><span class="w">  </span>Session<span class="w"> </span>ended
</code></pre></div>
<p><a class="glightbox" href="../images/ASE_Run.png" data-type="image" data-width="100%" data-height="auto" data-desc-position="bottom"><img alt="" src="../images/ASE_Run.png" /></a>
<br/><br/></p>
<p>Finally, on the hardware simulation shell, you can view the wave forms by invoking the following command.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-37-1" name="__codelineno-37-1" href="#__codelineno-37-1"></a>$<span class="w"> </span>make<span class="w"> </span>wave
</code></pre></div>
<p>This brings up the Synopsys® VCS® simulator GUI and loads the simulation waveform files. Use the Hierarchy window to navigate to the <strong>afu</strong> instance located under, <code>ase_top | ase_top_plat | ase_afu_main_pcie_ss | ase_afu_main_emul | afu_main | port_afu_instances | ofs_plat_afu | afu</code> , as shown below.</p>
<p><a class="glightbox" href="../images/ASE_VCS_hier_2023_2.png" data-type="image" data-width="100%" data-height="auto" data-desc-position="bottom"><img alt="" src="../images/ASE_VCS_hier_2023_2.png" /></a></p>
<p>Right click on the <code>afu (afu)</code> entry to display the drop-down menu. Then, click on <code>Add to Waves | New Wave View</code> to display the following waveforms window.</p>
<p><a class="glightbox" href="../images/ASE_VCS_AFU_Waveforms_2023_2.png" data-type="image" data-width="100%" data-height="auto" data-desc-position="bottom"><img alt="" src="../images/ASE_VCS_AFU_Waveforms_2023_2.png" /></a></p>
<p></br></br></p>
<h3 id="43-simulating-the-hello_world-afu"><strong>4.3 Simulating the hello_world <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr></strong><a class="headerlink" href="#43-simulating-the-hello_world-afu" title="Permanent link">&para;</a></h3>
<p>In this section you will quickly simulate the <abbr title="Platform Interface Manager, An interface manager that comprises two components: a configurable platform specific interface for board developers and a collection of shims that AFU developers can use to handle clock crossing, response sorting, buffering and different protocols.">PIM</abbr>-based <code>hello_world</code> sample <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> accompanying the examples-afu repository.</p>
<ol>
<li>
<p>Set the environment variables as described in section <a href="#41-set-up-steps-to-run-ase">4.1. Set Up Steps to Run ASE</a>.</p>
</li>
<li>
<p>Prepare an RTL simulation environment for the AXI version of the <code>hello_world</code> <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr>.</p>
</li>
</ol>
<p>Simulation with ASE requires two software processes, one to simulate the <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> RTL and the other to run the host software that excercises the <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr>. To construct an RTL simulation environment under the directory <code>simulation</code>, execute the following.</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-38-1" name="__codelineno-38-1" href="#__codelineno-38-1"></a>$<span class="w"> </span><span class="nb">cd</span><span class="w"> </span><span class="nv">$OFS_BUILD_ROOT</span>/examples-afu/tutorial/afu_types/01_pim_ifc/hello_world
<a id="__codelineno-38-2" name="__codelineno-38-2" href="#__codelineno-38-2"></a>$<span class="w"> </span>afu_sim_setup<span class="w"> </span>-s<span class="w"> </span>./hw/rtl/axi/sources.txt<span class="w"> </span>-t<span class="w"> </span>VCS<span class="w"> </span>afu_sim
<a id="__codelineno-38-3" name="__codelineno-38-3" href="#__codelineno-38-3"></a>
<a id="__codelineno-38-4" name="__codelineno-38-4" href="#__codelineno-38-4"></a>
<a id="__codelineno-38-5" name="__codelineno-38-5" href="#__codelineno-38-5"></a>Copying<span class="w"> </span>ASE<span class="w"> </span>from<span class="w"> </span>/usr/local/share/opae/ase...
<a id="__codelineno-38-6" name="__codelineno-38-6" href="#__codelineno-38-6"></a><span class="c1">#################################################################</span>
<a id="__codelineno-38-7" name="__codelineno-38-7" href="#__codelineno-38-7"></a><span class="c1">#                                                               #</span>
<a id="__codelineno-38-8" name="__codelineno-38-8" href="#__codelineno-38-8"></a><span class="c1">#             OPAE Intel(R) Xeon(R) + FPGA Library              #</span>
<a id="__codelineno-38-9" name="__codelineno-38-9" href="#__codelineno-38-9"></a><span class="c1">#               AFU Simulation Environment (ASE)                #</span>
<a id="__codelineno-38-10" name="__codelineno-38-10" href="#__codelineno-38-10"></a><span class="c1">#                                                               #</span>
<a id="__codelineno-38-11" name="__codelineno-38-11" href="#__codelineno-38-11"></a><span class="c1">#################################################################</span>
<a id="__codelineno-38-12" name="__codelineno-38-12" href="#__codelineno-38-12"></a>
<a id="__codelineno-38-13" name="__codelineno-38-13" href="#__codelineno-38-13"></a>Tool<span class="w"> </span>Brand:<span class="w"> </span>VCS
<a id="__codelineno-38-14" name="__codelineno-38-14" href="#__codelineno-38-14"></a>Loading<span class="w"> </span>platform<span class="w"> </span>database:<span class="w"> </span>/home/&lt;user_area&gt;/ofs-f2000x-pl/work_pr/pr_build_template/hw/lib/platform/platform_db/ofs_agilex_adp.json
<a id="__codelineno-38-15" name="__codelineno-38-15" href="#__codelineno-38-15"></a>Loading<span class="w"> </span>platform-params<span class="w"> </span>database:<span class="w"> </span>/usr/share/opae/platform/platform_db/platform_defaults.json
<a id="__codelineno-38-16" name="__codelineno-38-16" href="#__codelineno-38-16"></a>Loading<span class="w"> </span>AFU<span class="w"> </span>database:<span class="w"> </span>/usr/share/opae/platform/afu_top_ifc_db/ofs_plat_afu.json
<a id="__codelineno-38-17" name="__codelineno-38-17" href="#__codelineno-38-17"></a>Writing<span class="w"> </span>rtl/platform_afu_top_config.vh
<a id="__codelineno-38-18" name="__codelineno-38-18" href="#__codelineno-38-18"></a>Writing<span class="w"> </span>rtl/platform_if_addenda.txt
<a id="__codelineno-38-19" name="__codelineno-38-19" href="#__codelineno-38-19"></a>Writing<span class="w"> </span>rtl/platform_if_includes.txt
<a id="__codelineno-38-20" name="__codelineno-38-20" href="#__codelineno-38-20"></a>Writing<span class="w"> </span>rtl/ase_platform_name.txt
<a id="__codelineno-38-21" name="__codelineno-38-21" href="#__codelineno-38-21"></a>Writing<span class="w"> </span>rtl/ase_platform_config.mk<span class="w"> </span>and<span class="w"> </span>rtl/ase_platform_config.cmake
<a id="__codelineno-38-22" name="__codelineno-38-22" href="#__codelineno-38-22"></a>ASE<span class="w"> </span>Platform:<span class="w"> </span>discrete<span class="w"> </span><span class="o">(</span>FPGA_PLATFORM_DISCRETE<span class="o">)</span>
</code></pre></div>
<p>The <code>afu_sim_setup</code> script constructs an ASE environment in the <code>hello_world_sim</code> subdirectory. If the command fails, confirm that the path to the afu_sim_setup is on your PATH environment variable (in the <abbr title="Open Programmable Acceleration Engine Software Development Kit, A collection of libraries and tools to facilitate the development of software applications and accelerators using OPAE.">OPAE SDK</abbr> bin directory) and that your Python version is at least 2.7.</p>
<ol>
<li>Build and execute the <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> RTL simulator.</li>
</ol>
<div class="highlight"><pre><span></span><code><a id="__codelineno-39-1" name="__codelineno-39-1" href="#__codelineno-39-1"></a>$<span class="w"> </span><span class="nb">cd</span><span class="w"> </span><span class="nv">$OFS_BUILD_ROOT</span>/examples-afu/tutorial/afu_types/01_pim_ifc/hello_world/afu_sim
<a id="__codelineno-39-2" name="__codelineno-39-2" href="#__codelineno-39-2"></a>$<span class="w"> </span>make
<a id="__codelineno-39-3" name="__codelineno-39-3" href="#__codelineno-39-3"></a>$<span class="w"> </span>make<span class="w"> </span>sim<span class="w">  </span>
</code></pre></div>
<p>The previous commands will build and run the Synopsys® VCS® RTL simulator, which prints a message saying it is ready for simulation. The simulation process also prints a message instructing you to set the ASE_WORKDIR environment variable in a second shell.</p>
<ol>
<li>
<p>Open a second shell where you will build and execute the host software. In this new "software shell", set up the environment variables you have set up so far in the "hardware simulation" shell.</p>
</li>
<li>
<p>Also, set the ASE_WORKDIR environment variable following the instructions given in the "hardware simulation" shell.
<div class="highlight"><pre><span></span><code><a id="__codelineno-40-1" name="__codelineno-40-1" href="#__codelineno-40-1"></a>$<span class="w"> </span><span class="nb">export</span><span class="w"> </span><span class="nv">ASE_WORKDIR</span><span class="o">=</span><span class="nv">$OFS_BUILD_ROOT</span>/examples-afu/tutorial/afu_types/01_pim_ifc/hello_world/afu_sim/work
</code></pre></div></p>
</li>
<li>
<p>Then, move to the <strong>sw</strong> directory of the <code>hello_world</code> <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> sample to build the host software.
<div class="highlight"><pre><span></span><code><a id="__codelineno-41-1" name="__codelineno-41-1" href="#__codelineno-41-1"></a>$<span class="w"> </span><span class="nb">cd</span><span class="w"> </span><span class="nv">$OFS_BUILD_ROOT</span>/examples-afu/tutorial/afu_types/01_pim_ifc/hello_world/sw
<a id="__codelineno-41-2" name="__codelineno-41-2" href="#__codelineno-41-2"></a>$<span class="w"> </span>make<span class="w">      </span>
</code></pre></div></p>
</li>
<li>
<p>Run the <code>hello_world</code> host application to resume the work of the RTL simulation. The host software process and the RTL simulation execute in lockstep. If successful, you should see the <strong>Hello world!</strong> output.</p>
</li>
</ol>
<div class="highlight"><pre><span></span><code><a id="__codelineno-42-1" name="__codelineno-42-1" href="#__codelineno-42-1"></a>$<span class="w"> </span>with_ase<span class="w"> </span>./hello_world
<a id="__codelineno-42-2" name="__codelineno-42-2" href="#__codelineno-42-2"></a>
<a id="__codelineno-42-3" name="__codelineno-42-3" href="#__codelineno-42-3"></a><span class="w">  </span><span class="o">[</span>APP<span class="o">]</span><span class="w">  </span>Initializing<span class="w"> </span>simulation<span class="w"> </span>session<span class="w"> </span>...
<a id="__codelineno-42-4" name="__codelineno-42-4" href="#__codelineno-42-4"></a>Hello<span class="w"> </span>world!
<a id="__codelineno-42-5" name="__codelineno-42-5" href="#__codelineno-42-5"></a><span class="w">  </span><span class="o">[</span>APP<span class="o">]</span><span class="w">  </span>Deinitializing<span class="w"> </span>simulation<span class="w"> </span>session
<a id="__codelineno-42-6" name="__codelineno-42-6" href="#__codelineno-42-6"></a><span class="w">  </span><span class="o">[</span>APP<span class="o">]</span><span class="w">         </span>Took<span class="w"> </span><span class="m">43</span>,978,424<span class="w"> </span>nsec
<a id="__codelineno-42-7" name="__codelineno-42-7" href="#__codelineno-42-7"></a><span class="w">  </span><span class="o">[</span>APP<span class="o">]</span><span class="w">  </span>Session<span class="w"> </span>ended
</code></pre></div>
<p>The image below shows the simulation of the <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> hardware and the execution of the host application side-by-side.</p>
<p></br></p>
<p><a class="glightbox" href="../images/ASE_Run_hello_world.png" data-type="image" data-width="100%" data-height="auto" data-desc-position="bottom"><img alt="" src="../images/ASE_Run_hello_world.png" /></a></p>
<p></br></p>
<ol>
<li>Finally, on the hardware simulation shell, you can view the wave forms by invoking the following command.
<div class="highlight"><pre><span></span><code><a id="__codelineno-43-1" name="__codelineno-43-1" href="#__codelineno-43-1"></a>make<span class="w"> </span>wave
</code></pre></div></li>
</ol>
<p>This brings up the DVE GUI and loads the simulation waveform files. Use the Hierarchy window to navigate to the <strong>afu</strong> instance located under, <code>ase_top | ase_top_plat | ase_afu_main_pcie_ss | ase_afu_main_emul | afu_main | port_afu_instances | ofs_plat_afu | hello_afu</code>, as shown below.</p>
<p><a class="glightbox" href="../images/ASE_VCS_hier_hello_world_2023_2.png" data-type="image" data-width="100%" data-height="auto" data-desc-position="bottom"><img alt="" src="../images/ASE_VCS_hier_hello_world_2023_2.png" /></a></p>
<p>Right click on the <code>hello_afu</code> entry to display the drop-down menu. Then, click on <code>Add to Waves | New Wave View</code> to display the following waveforms window.</p>
<p><a class="glightbox" href="../images/ASE_VCS_AFU_Hello_World_Waveforms_2023_2.png" data-type="image" data-width="100%" data-height="auto" data-desc-position="bottom"><img alt="" src="../images/ASE_VCS_AFU_Hello_World_Waveforms_2023_2.png" /></a></p>
<p></br></br></p>
<h2 id="5-adding-remote-signal-tap-logic-analyzer-to-debug-the-afu"><strong>5. Adding Remote Signal Tap Logic Analyzer to debug the <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr></strong><a class="headerlink" href="#5-adding-remote-signal-tap-logic-analyzer-to-debug-the-afu" title="Permanent link">&para;</a></h2>
<p>Remote Signal Tap is currently not supported in F2000x base <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr> configuration.</p>
<h2 id="6-disabling-the-flr-function-level-reset-during-afu-debugging"><strong>6. Disabling the FLR (Function Level Reset) during <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> Debugging</strong><a class="headerlink" href="#6-disabling-the-flr-function-level-reset-during-afu-debugging" title="Permanent link">&para;</a></h2>
<p>The <code>vfio-pci</code> driver implementation will automatically issue an FLR (Function Level Reset) signal every time a new host application is executed. This signal is triggered whenever an application opens a <code>/dev/vfio*</code> file and is expected behavior for the <code>vfio</code> driver architecture.</p>
<p>You may also encounter issues while debugging an <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> when executing the <abbr title="Open Programmable Acceleration Engine Software Development Kit, A collection of libraries and tools to facilitate the development of software applications and accelerators using OPAE.">OPAE SDK</abbr> tool <code>opae.io</code> with <code>peek/poke</code> subcommands, which will automatically set register values if they are connected to a reset. The <abbr title="Open Programmable Acceleration Engine Software Development Kit, A collection of libraries and tools to facilitate the development of software applications and accelerators using OPAE.">OPAE SDK</abbr> function <code>fpgaReset()</code> will also not accept devices bound to the <code>vfio-pci</code> driver. Both of these behaviors can be worked around if they are not desired.</p>
<p>You can use the following steps to enable / disable FLR for a specific device bound to the <code>vfio-pci</code> driver. In this example we will use an <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> enabled PCIe device at BDF af:00.0, and will disable FLR on a VF at address af:00.5.</p>
<p>Disable FLR:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-44-1" name="__codelineno-44-1" href="#__codelineno-44-1"></a><span class="nb">cd</span><span class="w"> </span>/sys/bus/pci/devices/0000:ae:00.0/0000:af:00.5
<a id="__codelineno-44-2" name="__codelineno-44-2" href="#__codelineno-44-2"></a><span class="nb">echo</span><span class="w"> </span><span class="s2">&quot;&quot;</span><span class="w"> </span>&gt;<span class="w"> </span>reset_method
<a id="__codelineno-44-3" name="__codelineno-44-3" href="#__codelineno-44-3"></a>cat<span class="w"> </span>reset_method
</code></pre></div>
<p>Enable FLR:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-45-1" name="__codelineno-45-1" href="#__codelineno-45-1"></a><span class="nb">cd</span><span class="w"> </span>/sys/bus/pci/devices/0000:ae:00.0/0000:af:00.5
<a id="__codelineno-45-2" name="__codelineno-45-2" href="#__codelineno-45-2"></a><span class="nb">echo</span><span class="w"> </span><span class="s2">&quot;flr&quot;</span><span class="w"> </span>&gt;<span class="w"> </span>reset_method
<a id="__codelineno-45-3" name="__codelineno-45-3" href="#__codelineno-45-3"></a>cat<span class="w"> </span>reset_method
</code></pre></div>
<p>If you wish to manually reset your currently configured <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr> without resetting the entire <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr>, you can use the <abbr title="Open Programmable Acceleration Engine Software Development Kit, A collection of libraries and tools to facilitate the development of software applications and accelerators using OPAE.">OPAE SDK</abbr> function <code>fpgaEnumerate()</code>. This will issue a reset on the <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr>'s <abbr title="Virtual Function Input/Output, An IOMMU/device agnostic framework for exposing direct device access to userspace.">VFIO</abbr> DEVICE_GROUP. To avoid issuing an FLR to the entire <abbr title="FPGA Interface Manager, Provides platform management, functionality, clocks, resets and standard interfaces to host and AFUs. The FIM resides in the static region of the FPGA and contains the FPGA Management Engine (FME) and I/O ring.">FIM</abbr>, you need to call this function after disabling FLR as shown above.</p>
<p>If you wish to debug your <abbr title="Accelerator Functional Unit, Hardware Accelerator implemented in FPGA logic which offloads a computational operation for an application from the CPU to improve performance. Note: An AFU region is the part of the design where an AFU may reside. This AFU may or may not be a partial reconfiguration region">AFU</abbr>'s register space without changing any of its register values using <code>opae.io</code>, you need to execute a <code>opae.io</code> compatible python script. An example application is shown below:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-46-1" name="__codelineno-46-1" href="#__codelineno-46-1"></a>opae.io<span class="w"> </span>--version
<a id="__codelineno-46-2" name="__codelineno-46-2" href="#__codelineno-46-2"></a>opae.io<span class="w"> </span><span class="m">1</span>.0.0
<a id="__codelineno-46-3" name="__codelineno-46-3" href="#__codelineno-46-3"></a>
<a id="__codelineno-46-4" name="__codelineno-46-4" href="#__codelineno-46-4"></a>sudo<span class="w"> </span>opae.io<span class="w"> </span>init<span class="w"> </span>-d<span class="w"> </span>BDF<span class="w"> </span><span class="nv">$USER</span>
<a id="__codelineno-46-5" name="__codelineno-46-5" href="#__codelineno-46-5"></a>opae.io<span class="w"> </span>script<span class="w"> </span>sample.py
<a id="__codelineno-46-6" name="__codelineno-46-6" href="#__codelineno-46-6"></a>Value@0x0<span class="w">     </span><span class="o">=</span><span class="w"> </span>0x4000000010000000
<a id="__codelineno-46-7" name="__codelineno-46-7" href="#__codelineno-46-7"></a>Value@0x12060<span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="m">100</span>
</code></pre></div>
<p><code>Sample.py</code> contents:</p>
<div class="highlight"><pre><span></span><code><a id="__codelineno-47-1" name="__codelineno-47-1" href="#__codelineno-47-1"></a><span class="kn">import</span> <span class="nn">sys</span>
<a id="__codelineno-47-2" name="__codelineno-47-2" href="#__codelineno-47-2"></a>
<a id="__codelineno-47-3" name="__codelineno-47-3" href="#__codelineno-47-3"></a><span class="k">def</span> <span class="nf">main</span><span class="p">():</span>
<a id="__codelineno-47-4" name="__codelineno-47-4" href="#__codelineno-47-4"></a>    <span class="c1"># Check opae.io initialization</span>
<a id="__codelineno-47-5" name="__codelineno-47-5" href="#__codelineno-47-5"></a>    <span class="k">if</span> <span class="n">the_region</span> <span class="ow">is</span> <span class="kc">None</span> <span class="p">:</span>
<a id="__codelineno-47-6" name="__codelineno-47-6" href="#__codelineno-47-6"></a>        <span class="nb">print</span><span class="p">(</span><span class="s2">&quot;</span><span class="se">\&#39;</span><span class="s2">opae.io</span><span class="se">\&#39;</span><span class="s2"> initialization has not been performed, please bind the device in question to vfio-pci.&quot;</span><span class="p">)</span>
<a id="__codelineno-47-7" name="__codelineno-47-7" href="#__codelineno-47-7"></a>        <span class="n">sys</span><span class="o">.</span><span class="n">exit</span><span class="p">(</span><span class="mi">1</span><span class="p">)</span>
<a id="__codelineno-47-8" name="__codelineno-47-8" href="#__codelineno-47-8"></a>    <span class="n">v</span> <span class="o">=</span> <span class="n">the_region</span><span class="o">.</span><span class="n">read64</span><span class="p">(</span><span class="mh">0x0</span><span class="p">)</span>
<a id="__codelineno-47-9" name="__codelineno-47-9" href="#__codelineno-47-9"></a>    <span class="nb">print</span><span class="p">(</span><span class="s2">&quot;Value@0x0     = 0x</span><span class="si">{:016X}</span><span class="s2">&quot;</span><span class="o">.</span><span class="n">format</span><span class="p">(</span><span class="n">v</span><span class="p">))</span>
<a id="__codelineno-47-10" name="__codelineno-47-10" href="#__codelineno-47-10"></a>    <span class="n">the_region</span><span class="o">.</span><span class="n">write32</span><span class="p">(</span><span class="mh">0x12060</span><span class="p">,</span><span class="mi">100</span><span class="p">)</span>
<a id="__codelineno-47-11" name="__codelineno-47-11" href="#__codelineno-47-11"></a>    <span class="n">v</span> <span class="o">=</span> <span class="n">the_region</span><span class="o">.</span><span class="n">read32</span><span class="p">(</span><span class="mh">0x12060</span><span class="p">)</span>
<a id="__codelineno-47-12" name="__codelineno-47-12" href="#__codelineno-47-12"></a>    <span class="nb">print</span><span class="p">(</span><span class="s2">&quot;Value@0x12060 = </span><span class="si">{:d}</span><span class="s2">&quot;</span><span class="o">.</span><span class="n">format</span><span class="p">(</span><span class="n">v</span><span class="p">))</span>
<a id="__codelineno-47-13" name="__codelineno-47-13" href="#__codelineno-47-13"></a>
<a id="__codelineno-47-14" name="__codelineno-47-14" href="#__codelineno-47-14"></a><span class="c1">####################################</span>
<a id="__codelineno-47-15" name="__codelineno-47-15" href="#__codelineno-47-15"></a>
<a id="__codelineno-47-16" name="__codelineno-47-16" href="#__codelineno-47-16"></a><span class="k">if</span> <span class="vm">__name__</span> <span class="o">==</span> <span class="s2">&quot;__main__&quot;</span><span class="p">:</span>
<a id="__codelineno-47-17" name="__codelineno-47-17" href="#__codelineno-47-17"></a>    <span class="n">main</span><span class="p">()</span>
</code></pre></div>
<h2 id="7-how-to-modify-the-pfvf-mux-configuration"><strong>7. How to modify the PF/VF MUX configuration</strong><a class="headerlink" href="#7-how-to-modify-the-pfvf-mux-configuration" title="Permanent link">&para;</a></h2>
<p>For information on how to modify the PF/VF mapping for your own design, refer to the <a href="https://ofs.github.io/ofs-2025.1-1/hw/f2000x/dev_guides/fim_dev/ug_dev_fim_ofs/">Shell Developer Guide: <abbr title="Open FPGA Stack, A modular collection of hardware platform components, open source software, and broad ecosystem support that provides a standard and scalable model for AFU and software developers to optimize and reuse their designs.">OFS</abbr> for Agilex™ 7 SoC Attach FPGAs</a>.</p>
<h2 id="notices-disclaimers">Notices &amp; Disclaimers<a class="headerlink" href="#notices-disclaimers" title="Permanent link">&para;</a></h2>
<p>Altera® Corporation technologies may require enabled hardware, software or service activation. No product or component can be absolutely secure. Performance varies by use, configuration and other factors. Your costs and results may vary. You may not use or facilitate the use of this document in connection with any infringement or other legal analysis concerning Altera or Intel products described herein. You agree to grant Altera Corporation a non-exclusive, royalty-free license to any patent claim thereafter drafted which includes subject matter disclosed herein. No license (express or implied, by estoppel or otherwise) to any intellectual property rights is granted by this document, with the sole exception that you may publish an unmodified copy. You may create software implementations based on this document and in compliance with the foregoing that are intended to execute on the Altera or Intel product(s) referenced in this document. No rights are granted to create modifications or derivatives of this document. The products described may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request. Altera disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade. You are responsible for safety of the overall system, including compliance with applicable safety-related requirements or standards. © Altera Corporation. Altera, the Altera logo, and other Altera marks are trademarks of Altera Corporation. Other names and brands may be claimed as the property of others.</p>
<p>OpenCL* and the OpenCL* logo are trademarks of Apple Inc. used by permission of the Khronos Group™. </p>





                
              </article>
            </div>
          
          
        </div>
        
          <button type="button" class="md-top md-icon" data-md-component="top" hidden>
            <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M13 20h-2V8l-5.5 5.5-1.42-1.42L12 4.16l7.92 7.92-1.42 1.42L13 8v12Z"/></svg>
            Back to top
          </button>
        
      </main>
      
        <footer class="md-footer">
  
  <div class="md-footer-meta md-typeset">
    <div class="md-footer-meta__inner md-grid">
      <div class="md-copyright">
  
  
    Made with
    <a href="https://squidfunk.github.io/mkdocs-material/" target="_blank" rel="noopener">
      Material for MkDocs
    </a>
  
</div>
      
    </div>
  </div>
</footer>
      
    </div>
    <div class="md-dialog" data-md-component="dialog">
      <div class="md-dialog__inner md-typeset"></div>
    </div>
    
    <script id="__config" type="application/json">{"base": "../../../../..", "features": ["navigation.instant", "navigation.tracking", "navigation.tabs", "navigation.tabs.sticky", "navigation.top", "navigation.indexes", "search.suggest", "search.highlight", "content.code.copy", "navigation.indexes", "toc.follow"], "search": "../../../../../assets/javascripts/workers/search.208ed371.min.js", "translations": {"clipboard.copied": "Copied to clipboard", "clipboard.copy": "Copy to clipboard", "search.result.more.one": "1 more on this page", "search.result.more.other": "# more on this page", "search.result.none": "No matching documents", "search.result.one": "1 matching document", "search.result.other": "# matching documents", "search.result.placeholder": "Type to start searching", "search.result.term.missing": "Missing", "select.version": "Select version"}, "version": {"default": "ofs-2023.1", "provider": "mike"}}</script>
    
    
      <script src="../../../../../assets/javascripts/bundle.fac441b0.min.js"></script>
      
    
  <script>document$.subscribe(() => {const lightbox = GLightbox({"touchNavigation": true, "loop": false, "zoomable": true, "draggable": true, "openEffect": "zoom", "closeEffect": "zoom", "slideEffect": "slide"});})</script></body>
</html>