

Implementation tool: Xilinx Vivado v.2019.1
Project:             FIR16BitA
Solution:            solution1
Device target:       xc7z020-clg400-1
Report date:         Wed Jul 01 00:58:03 CEST 2020

#=== Post-Implementation Resource usage ===
SLICE:         2425
LUT:           6212
FF:            6425
DSP:              3
BRAM:             1
SRL:              1
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    9.806
CP achieved post-implementation:    9.631
Timing met
