#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xdde160 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xdde2f0 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0xdd2310 .functor NOT 1, L_0xe0bf50, C4<0>, C4<0>, C4<0>;
L_0xe0bc60 .functor XOR 1, L_0xe0ba70, L_0xe0bbc0, C4<0>, C4<0>;
L_0xe0be40 .functor XOR 1, L_0xe0bc60, L_0xe0bd70, C4<0>, C4<0>;
v0xe09f20_0 .net *"_ivl_10", 0 0, L_0xe0bd70;  1 drivers
v0xe0a020_0 .net *"_ivl_12", 0 0, L_0xe0be40;  1 drivers
v0xe0a100_0 .net *"_ivl_2", 0 0, L_0xe0b9d0;  1 drivers
v0xe0a1c0_0 .net *"_ivl_4", 0 0, L_0xe0ba70;  1 drivers
v0xe0a2a0_0 .net *"_ivl_6", 0 0, L_0xe0bbc0;  1 drivers
v0xe0a3d0_0 .net *"_ivl_8", 0 0, L_0xe0bc60;  1 drivers
v0xe0a4b0_0 .net "a", 0 0, v0xe08ed0_0;  1 drivers
v0xe0a550_0 .net "b", 0 0, v0xe08f70_0;  1 drivers
v0xe0a5f0_0 .net "c", 0 0, v0xe09010_0;  1 drivers
v0xe0a690_0 .var "clk", 0 0;
v0xe0a730_0 .net "d", 0 0, v0xe09180_0;  1 drivers
v0xe0a7d0_0 .net "out_dut", 0 0, v0xe09b90_0;  1 drivers
v0xe0a870_0 .net "out_ref", 0 0, L_0xe0b870;  1 drivers
v0xe0a910_0 .var/2u "stats1", 159 0;
v0xe0a9b0_0 .var/2u "strobe", 0 0;
v0xe0aa50_0 .net "tb_match", 0 0, L_0xe0bf50;  1 drivers
v0xe0ab10_0 .net "tb_mismatch", 0 0, L_0xdd2310;  1 drivers
v0xe0ace0_0 .net "wavedrom_enable", 0 0, v0xe09270_0;  1 drivers
v0xe0ad80_0 .net "wavedrom_title", 511 0, v0xe09310_0;  1 drivers
L_0xe0b9d0 .concat [ 1 0 0 0], L_0xe0b870;
L_0xe0ba70 .concat [ 1 0 0 0], L_0xe0b870;
L_0xe0bbc0 .concat [ 1 0 0 0], v0xe09b90_0;
L_0xe0bd70 .concat [ 1 0 0 0], L_0xe0b870;
L_0xe0bf50 .cmp/eeq 1, L_0xe0b9d0, L_0xe0be40;
S_0xdde480 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0xdde2f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0xddec00 .functor NOT 1, v0xe09010_0, C4<0>, C4<0>, C4<0>;
L_0xdd2bd0 .functor NOT 1, v0xe08f70_0, C4<0>, C4<0>, C4<0>;
L_0xe0afc0 .functor AND 1, L_0xddec00, L_0xdd2bd0, C4<1>, C4<1>;
L_0xe0b060 .functor NOT 1, v0xe09180_0, C4<0>, C4<0>, C4<0>;
L_0xe0b190 .functor NOT 1, v0xe08ed0_0, C4<0>, C4<0>, C4<0>;
L_0xe0b290 .functor AND 1, L_0xe0b060, L_0xe0b190, C4<1>, C4<1>;
L_0xe0b370 .functor OR 1, L_0xe0afc0, L_0xe0b290, C4<0>, C4<0>;
L_0xe0b430 .functor AND 1, v0xe08ed0_0, v0xe09010_0, C4<1>, C4<1>;
L_0xe0b4f0 .functor AND 1, L_0xe0b430, v0xe09180_0, C4<1>, C4<1>;
L_0xe0b5b0 .functor OR 1, L_0xe0b370, L_0xe0b4f0, C4<0>, C4<0>;
L_0xe0b720 .functor AND 1, v0xe08f70_0, v0xe09010_0, C4<1>, C4<1>;
L_0xe0b790 .functor AND 1, L_0xe0b720, v0xe09180_0, C4<1>, C4<1>;
L_0xe0b870 .functor OR 1, L_0xe0b5b0, L_0xe0b790, C4<0>, C4<0>;
v0xdd2580_0 .net *"_ivl_0", 0 0, L_0xddec00;  1 drivers
v0xdd2620_0 .net *"_ivl_10", 0 0, L_0xe0b290;  1 drivers
v0xe076c0_0 .net *"_ivl_12", 0 0, L_0xe0b370;  1 drivers
v0xe07780_0 .net *"_ivl_14", 0 0, L_0xe0b430;  1 drivers
v0xe07860_0 .net *"_ivl_16", 0 0, L_0xe0b4f0;  1 drivers
v0xe07990_0 .net *"_ivl_18", 0 0, L_0xe0b5b0;  1 drivers
v0xe07a70_0 .net *"_ivl_2", 0 0, L_0xdd2bd0;  1 drivers
v0xe07b50_0 .net *"_ivl_20", 0 0, L_0xe0b720;  1 drivers
v0xe07c30_0 .net *"_ivl_22", 0 0, L_0xe0b790;  1 drivers
v0xe07d10_0 .net *"_ivl_4", 0 0, L_0xe0afc0;  1 drivers
v0xe07df0_0 .net *"_ivl_6", 0 0, L_0xe0b060;  1 drivers
v0xe07ed0_0 .net *"_ivl_8", 0 0, L_0xe0b190;  1 drivers
v0xe07fb0_0 .net "a", 0 0, v0xe08ed0_0;  alias, 1 drivers
v0xe08070_0 .net "b", 0 0, v0xe08f70_0;  alias, 1 drivers
v0xe08130_0 .net "c", 0 0, v0xe09010_0;  alias, 1 drivers
v0xe081f0_0 .net "d", 0 0, v0xe09180_0;  alias, 1 drivers
v0xe082b0_0 .net "out", 0 0, L_0xe0b870;  alias, 1 drivers
S_0xe08410 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0xdde2f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0xe08ed0_0 .var "a", 0 0;
v0xe08f70_0 .var "b", 0 0;
v0xe09010_0 .var "c", 0 0;
v0xe090e0_0 .net "clk", 0 0, v0xe0a690_0;  1 drivers
v0xe09180_0 .var "d", 0 0;
v0xe09270_0 .var "wavedrom_enable", 0 0;
v0xe09310_0 .var "wavedrom_title", 511 0;
S_0xe086b0 .scope begin, "$unm_blk_2" "$unm_blk_2" 3 38, 3 38 0, S_0xe08410;
 .timescale -12 -12;
v0xe08910_0 .var/2s "count", 31 0;
E_0xdd8e40/0 .event negedge, v0xe090e0_0;
E_0xdd8e40/1 .event posedge, v0xe090e0_0;
E_0xdd8e40 .event/or E_0xdd8e40/0, E_0xdd8e40/1;
E_0xdd9090 .event negedge, v0xe090e0_0;
E_0xdc19f0 .event posedge, v0xe090e0_0;
S_0xe08a10 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0xe08410;
 .timescale -12 -12;
v0xe08c10_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xe08cf0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0xe08410;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xe09470 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0xdde2f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
v0xe09790_0 .net "a", 0 0, v0xe08ed0_0;  alias, 1 drivers
v0xe098a0_0 .net "b", 0 0, v0xe08f70_0;  alias, 1 drivers
v0xe099b0_0 .net "c", 0 0, v0xe09010_0;  alias, 1 drivers
v0xe09aa0_0 .net "d", 0 0, v0xe09180_0;  alias, 1 drivers
v0xe09b90_0 .var "out", 0 0;
E_0xdd8be0 .event anyedge, v0xe07fb0_0, v0xe08070_0, v0xe08130_0, v0xe081f0_0;
S_0xe09d00 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0xdde2f0;
 .timescale -12 -12;
E_0xde9080 .event anyedge, v0xe0a9b0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xe0a9b0_0;
    %nor/r;
    %assign/vec4 v0xe0a9b0_0, 0;
    %wait E_0xde9080;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xe08410;
T_3 ;
    %fork t_1, S_0xe086b0;
    %jmp t_0;
    .scope S_0xe086b0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xe08910_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe09180_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe09010_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe08f70_0, 0;
    %assign/vec4 v0xe08ed0_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xdc19f0;
    %load/vec4 v0xe08910_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0xe08910_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xe09180_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe09010_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe08f70_0, 0;
    %assign/vec4 v0xe08ed0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0xdd9090;
    %fork TD_tb.stim1.wavedrom_stop, S_0xe08cf0;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xdd8e40;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0xe08ed0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe08f70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe09010_0, 0;
    %assign/vec4 v0xe09180_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0xe08410;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0xe09470;
T_4 ;
    %wait E_0xdd8be0;
    %load/vec4 v0xe09790_0;
    %load/vec4 v0xe098a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xe099b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xe09aa0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %jmp T_4.16;
T_4.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xe09b90_0, 0, 1;
    %jmp T_4.16;
T_4.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xe09b90_0, 0, 1;
    %jmp T_4.16;
T_4.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xe09b90_0, 0, 1;
    %jmp T_4.16;
T_4.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe09b90_0, 0, 1;
    %jmp T_4.16;
T_4.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xe09b90_0, 0, 1;
    %jmp T_4.16;
T_4.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe09b90_0, 0, 1;
    %jmp T_4.16;
T_4.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe09b90_0, 0, 1;
    %jmp T_4.16;
T_4.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xe09b90_0, 0, 1;
    %jmp T_4.16;
T_4.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xe09b90_0, 0, 1;
    %jmp T_4.16;
T_4.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xe09b90_0, 0, 1;
    %jmp T_4.16;
T_4.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe09b90_0, 0, 1;
    %jmp T_4.16;
T_4.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xe09b90_0, 0, 1;
    %jmp T_4.16;
T_4.12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe09b90_0, 0, 1;
    %jmp T_4.16;
T_4.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xe09b90_0, 0, 1;
    %jmp T_4.16;
T_4.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xe09b90_0, 0, 1;
    %jmp T_4.16;
T_4.15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xe09b90_0, 0, 1;
    %jmp T_4.16;
T_4.16 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0xdde2f0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe0a690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe0a9b0_0, 0, 1;
    %end;
    .thread T_5, $init;
    .scope S_0xdde2f0;
T_6 ;
T_6.0 ;
    %delay 5, 0;
    %load/vec4 v0xe0a690_0;
    %inv;
    %store/vec4 v0xe0a690_0, 0, 1;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .thread T_6;
    .scope S_0xdde2f0;
T_7 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0xe090e0_0, v0xe0ab10_0, v0xe0a4b0_0, v0xe0a550_0, v0xe0a5f0_0, v0xe0a730_0, v0xe0a870_0, v0xe0a7d0_0 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0xdde2f0;
T_8 ;
    %load/vec4 v0xe0a910_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0xe0a910_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xe0a910_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.1;
T_8.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_8.1 ;
    %load/vec4 v0xe0a910_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xe0a910_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xe0a910_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xe0a910_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_8, $final;
    .scope S_0xdde2f0;
T_9 ;
    %wait E_0xdd8e40;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xe0a910_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe0a910_0, 4, 32;
    %load/vec4 v0xe0aa50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0xe0a910_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe0a910_0, 4, 32;
T_9.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xe0a910_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe0a910_0, 4, 32;
T_9.0 ;
    %load/vec4 v0xe0a870_0;
    %load/vec4 v0xe0a870_0;
    %load/vec4 v0xe0a7d0_0;
    %xor;
    %load/vec4 v0xe0a870_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.4, 6;
    %load/vec4 v0xe0a910_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe0a910_0, 4, 32;
T_9.6 ;
    %load/vec4 v0xe0a910_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe0a910_0, 4, 32;
T_9.4 ;
    %jmp T_9;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can5_depth5/human/kmap2/iter1/response1/top_module.sv";
