Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Thu Aug 26 11:31:41 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/iir_sos16/UniformILPNew/iir_sos16_UniformILPNew_105_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.447ns  (required time - arrival time)
  Source:                 Delay1No6_instance/Y_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum1_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.476ns  (logic 1.019ns (29.315%)  route 2.457ns (70.685%))
  Logic Levels:           10  (CARRY8=3 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.702ns = ( 5.702 - 4.000 ) 
    Source Clock Delay      (SCD):    2.128ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.177ns (routing 0.170ns, distribution 1.007ns)
  Clock Net Delay (Destination): 1.042ns (routing 0.155ns, distribution 0.887ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=12603, routed)       1.177     2.128    Delay1No6_instance/clk_IBUF_BUFG
    SLICE_X118Y437       FDCE                                         r  Delay1No6_instance/Y_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y437       FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     2.206 r  Delay1No6_instance/Y_reg[11]/Q
                         net (fo=4, routed)           0.846     3.052    Delay1No6_instance/Q[11]
    SLICE_X140Y452       LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.123     3.175 r  Delay1No6_instance/geqOp_carry_i_11__3/O
                         net (fo=1, routed)           0.011     3.186    Sum1_0_impl_instance/FPAddSubOp_instance/S[5]
    SLICE_X140Y452       CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     3.341 r  Sum1_0_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     3.367    Sum1_0_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X140Y453       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.382 r  Sum1_0_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     3.408    Sum1_0_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X140Y454       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     3.460 r  Sum1_0_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=72, routed)          0.229     3.689    Delay1No6_instance/CO[0]
    SLICE_X141Y453       LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.100     3.789 f  Delay1No6_instance/shiftedFracY_d1[49]_i_8__3/O
                         net (fo=2, routed)           0.105     3.894    Delay1No6_instance/shiftedFracY_d1[49]_i_8__3_n_0
    SLICE_X141Y452       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.125     4.019 f  Delay1No6_instance/shiftedFracY_d1[32]_i_9__3/O
                         net (fo=3, routed)           0.199     4.218    Delay1No6_instance/shiftedFracY_d1[32]_i_9__3_n_0
    SLICE_X141Y452       LUT5 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.038     4.256 r  Delay1No6_instance/shiftedFracY_d1[45]_i_4__2/O
                         net (fo=31, routed)          0.338     4.594    Delay1No7_instance/Y_reg[23]_0
    SLICE_X138Y448       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.036     4.630 r  Delay1No7_instance/shiftedFracY_d1[17]_i_3__3/O
                         net (fo=5, routed)           0.296     4.926    Delay1No7_instance/shiftedFracY_d1_reg[38][4]
    SLICE_X142Y448       LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.145     5.071 r  Delay1No7_instance/shiftedFracY_d1[29]_i_2__3/O
                         net (fo=2, routed)           0.323     5.394    Delay1No6_instance/Y_reg[26]_0[6]
    SLICE_X145Y452       LUT5 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.152     5.546 r  Delay1No6_instance/shiftedFracY_d1[13]_i_1__3/O
                         net (fo=1, routed)           0.058     5.604    Sum1_0_impl_instance/FPAddSubOp_instance/shiftedFracY[2]
    SLICE_X145Y452       FDRE                                         r  Sum1_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=12603, routed)       1.042     5.702    Sum1_0_impl_instance/FPAddSubOp_instance/clk
    SLICE_X145Y452       FDRE                                         r  Sum1_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[13]/C
                         clock pessimism              0.359     6.061    
                         clock uncertainty           -0.035     6.025    
    SLICE_X145Y452       FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025     6.050    Sum1_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[13]
  -------------------------------------------------------------------
                         required time                          6.050    
                         arrival time                          -5.604    
  -------------------------------------------------------------------
                         slack                                  0.447    




