
ethernet_http.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001f03c  08000200  08000200  00001200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00015a18  0801f23c  0801f23c  0002023c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08034c54  08034c54  000362d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08034c54  08034c54  00035c54  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08034c5c  08034c5c  000362d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08034c5c  08034c5c  00035c5c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08034c60  08034c60  00035c60  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000194  20000000  08034c64  00036000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .RxDecripSection 000000a0  20000194  08034df8  00036194  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .TxDecripSection 000000a0  20000234  08034e98  00036234  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 11 .bss          0000fe84  200002d4  08034f38  000362d4  2**2
                  ALLOC
 12 ._user_heap_stack 00000600  20010158  08034f38  00037158  2**0
                  ALLOC
 13 .ARM.attributes 0000002e  00000000  00000000  000362d4  2**0
                  CONTENTS, READONLY
 14 .debug_info   000422ff  00000000  00000000  00036302  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 0000a139  00000000  00000000  00078601  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00002ee8  00000000  00000000  00082740  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 000024e4  00000000  00000000  00085628  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  0003e3a4  00000000  00000000  00087b0c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00049fe6  00000000  00000000  000c5eb0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    00126c0e  00000000  00000000  0010fe96  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000043  00000000  00000000  00236aa4  2**0
                  CONTENTS, READONLY
 22 .debug_frame  0000ccc4  00000000  00000000  00236ae8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 00000058  00000000  00000000  002437ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	@ (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	@ (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	@ (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	200002d4 	.word	0x200002d4
 800021c:	00000000 	.word	0x00000000
 8000220:	0801f224 	.word	0x0801f224

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	@ (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	@ (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	@ (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	200002d8 	.word	0x200002d8
 800023c:	0801f224 	.word	0x0801f224

08000240 <strcmp>:
 8000240:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000244:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000248:	2a01      	cmp	r2, #1
 800024a:	bf28      	it	cs
 800024c:	429a      	cmpcs	r2, r3
 800024e:	d0f7      	beq.n	8000240 <strcmp>
 8000250:	1ad0      	subs	r0, r2, r3
 8000252:	4770      	bx	lr

08000254 <strlen>:
 8000254:	4603      	mov	r3, r0
 8000256:	f813 2b01 	ldrb.w	r2, [r3], #1
 800025a:	2a00      	cmp	r2, #0
 800025c:	d1fb      	bne.n	8000256 <strlen+0x2>
 800025e:	1a18      	subs	r0, r3, r0
 8000260:	3801      	subs	r0, #1
 8000262:	4770      	bx	lr
	...

08000270 <memchr>:
 8000270:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000274:	2a10      	cmp	r2, #16
 8000276:	db2b      	blt.n	80002d0 <memchr+0x60>
 8000278:	f010 0f07 	tst.w	r0, #7
 800027c:	d008      	beq.n	8000290 <memchr+0x20>
 800027e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000282:	3a01      	subs	r2, #1
 8000284:	428b      	cmp	r3, r1
 8000286:	d02d      	beq.n	80002e4 <memchr+0x74>
 8000288:	f010 0f07 	tst.w	r0, #7
 800028c:	b342      	cbz	r2, 80002e0 <memchr+0x70>
 800028e:	d1f6      	bne.n	800027e <memchr+0xe>
 8000290:	b4f0      	push	{r4, r5, r6, r7}
 8000292:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000296:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800029a:	f022 0407 	bic.w	r4, r2, #7
 800029e:	f07f 0700 	mvns.w	r7, #0
 80002a2:	2300      	movs	r3, #0
 80002a4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80002a8:	3c08      	subs	r4, #8
 80002aa:	ea85 0501 	eor.w	r5, r5, r1
 80002ae:	ea86 0601 	eor.w	r6, r6, r1
 80002b2:	fa85 f547 	uadd8	r5, r5, r7
 80002b6:	faa3 f587 	sel	r5, r3, r7
 80002ba:	fa86 f647 	uadd8	r6, r6, r7
 80002be:	faa5 f687 	sel	r6, r5, r7
 80002c2:	b98e      	cbnz	r6, 80002e8 <memchr+0x78>
 80002c4:	d1ee      	bne.n	80002a4 <memchr+0x34>
 80002c6:	bcf0      	pop	{r4, r5, r6, r7}
 80002c8:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002cc:	f002 0207 	and.w	r2, r2, #7
 80002d0:	b132      	cbz	r2, 80002e0 <memchr+0x70>
 80002d2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002d6:	3a01      	subs	r2, #1
 80002d8:	ea83 0301 	eor.w	r3, r3, r1
 80002dc:	b113      	cbz	r3, 80002e4 <memchr+0x74>
 80002de:	d1f8      	bne.n	80002d2 <memchr+0x62>
 80002e0:	2000      	movs	r0, #0
 80002e2:	4770      	bx	lr
 80002e4:	3801      	subs	r0, #1
 80002e6:	4770      	bx	lr
 80002e8:	2d00      	cmp	r5, #0
 80002ea:	bf06      	itte	eq
 80002ec:	4635      	moveq	r5, r6
 80002ee:	3803      	subeq	r0, #3
 80002f0:	3807      	subne	r0, #7
 80002f2:	f015 0f01 	tst.w	r5, #1
 80002f6:	d107      	bne.n	8000308 <memchr+0x98>
 80002f8:	3001      	adds	r0, #1
 80002fa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002fe:	bf02      	ittt	eq
 8000300:	3001      	addeq	r0, #1
 8000302:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000306:	3001      	addeq	r0, #1
 8000308:	bcf0      	pop	{r4, r5, r6, r7}
 800030a:	3801      	subs	r0, #1
 800030c:	4770      	bx	lr
 800030e:	bf00      	nop

08000310 <__aeabi_ldivmod>:
 8000310:	b97b      	cbnz	r3, 8000332 <__aeabi_ldivmod+0x22>
 8000312:	b972      	cbnz	r2, 8000332 <__aeabi_ldivmod+0x22>
 8000314:	2900      	cmp	r1, #0
 8000316:	bfbe      	ittt	lt
 8000318:	2000      	movlt	r0, #0
 800031a:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 800031e:	e006      	blt.n	800032e <__aeabi_ldivmod+0x1e>
 8000320:	bf08      	it	eq
 8000322:	2800      	cmpeq	r0, #0
 8000324:	bf1c      	itt	ne
 8000326:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 800032a:	f04f 30ff 	movne.w	r0, #4294967295
 800032e:	f000 b9d3 	b.w	80006d8 <__aeabi_idiv0>
 8000332:	f1ad 0c08 	sub.w	ip, sp, #8
 8000336:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800033a:	2900      	cmp	r1, #0
 800033c:	db09      	blt.n	8000352 <__aeabi_ldivmod+0x42>
 800033e:	2b00      	cmp	r3, #0
 8000340:	db1a      	blt.n	8000378 <__aeabi_ldivmod+0x68>
 8000342:	f000 f84d 	bl	80003e0 <__udivmoddi4>
 8000346:	f8dd e004 	ldr.w	lr, [sp, #4]
 800034a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800034e:	b004      	add	sp, #16
 8000350:	4770      	bx	lr
 8000352:	4240      	negs	r0, r0
 8000354:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000358:	2b00      	cmp	r3, #0
 800035a:	db1b      	blt.n	8000394 <__aeabi_ldivmod+0x84>
 800035c:	f000 f840 	bl	80003e0 <__udivmoddi4>
 8000360:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000364:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000368:	b004      	add	sp, #16
 800036a:	4240      	negs	r0, r0
 800036c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000370:	4252      	negs	r2, r2
 8000372:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000376:	4770      	bx	lr
 8000378:	4252      	negs	r2, r2
 800037a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800037e:	f000 f82f 	bl	80003e0 <__udivmoddi4>
 8000382:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000386:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800038a:	b004      	add	sp, #16
 800038c:	4240      	negs	r0, r0
 800038e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000392:	4770      	bx	lr
 8000394:	4252      	negs	r2, r2
 8000396:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800039a:	f000 f821 	bl	80003e0 <__udivmoddi4>
 800039e:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003a2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003a6:	b004      	add	sp, #16
 80003a8:	4252      	negs	r2, r2
 80003aa:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80003ae:	4770      	bx	lr

080003b0 <__aeabi_uldivmod>:
 80003b0:	b953      	cbnz	r3, 80003c8 <__aeabi_uldivmod+0x18>
 80003b2:	b94a      	cbnz	r2, 80003c8 <__aeabi_uldivmod+0x18>
 80003b4:	2900      	cmp	r1, #0
 80003b6:	bf08      	it	eq
 80003b8:	2800      	cmpeq	r0, #0
 80003ba:	bf1c      	itt	ne
 80003bc:	f04f 31ff 	movne.w	r1, #4294967295
 80003c0:	f04f 30ff 	movne.w	r0, #4294967295
 80003c4:	f000 b988 	b.w	80006d8 <__aeabi_idiv0>
 80003c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003d0:	f000 f806 	bl	80003e0 <__udivmoddi4>
 80003d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003dc:	b004      	add	sp, #16
 80003de:	4770      	bx	lr

080003e0 <__udivmoddi4>:
 80003e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003e4:	9d08      	ldr	r5, [sp, #32]
 80003e6:	468e      	mov	lr, r1
 80003e8:	4604      	mov	r4, r0
 80003ea:	4688      	mov	r8, r1
 80003ec:	2b00      	cmp	r3, #0
 80003ee:	d14a      	bne.n	8000486 <__udivmoddi4+0xa6>
 80003f0:	428a      	cmp	r2, r1
 80003f2:	4617      	mov	r7, r2
 80003f4:	d962      	bls.n	80004bc <__udivmoddi4+0xdc>
 80003f6:	fab2 f682 	clz	r6, r2
 80003fa:	b14e      	cbz	r6, 8000410 <__udivmoddi4+0x30>
 80003fc:	f1c6 0320 	rsb	r3, r6, #32
 8000400:	fa01 f806 	lsl.w	r8, r1, r6
 8000404:	fa20 f303 	lsr.w	r3, r0, r3
 8000408:	40b7      	lsls	r7, r6
 800040a:	ea43 0808 	orr.w	r8, r3, r8
 800040e:	40b4      	lsls	r4, r6
 8000410:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000414:	fa1f fc87 	uxth.w	ip, r7
 8000418:	fbb8 f1fe 	udiv	r1, r8, lr
 800041c:	0c23      	lsrs	r3, r4, #16
 800041e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000422:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000426:	fb01 f20c 	mul.w	r2, r1, ip
 800042a:	429a      	cmp	r2, r3
 800042c:	d909      	bls.n	8000442 <__udivmoddi4+0x62>
 800042e:	18fb      	adds	r3, r7, r3
 8000430:	f101 30ff 	add.w	r0, r1, #4294967295
 8000434:	f080 80ea 	bcs.w	800060c <__udivmoddi4+0x22c>
 8000438:	429a      	cmp	r2, r3
 800043a:	f240 80e7 	bls.w	800060c <__udivmoddi4+0x22c>
 800043e:	3902      	subs	r1, #2
 8000440:	443b      	add	r3, r7
 8000442:	1a9a      	subs	r2, r3, r2
 8000444:	b2a3      	uxth	r3, r4
 8000446:	fbb2 f0fe 	udiv	r0, r2, lr
 800044a:	fb0e 2210 	mls	r2, lr, r0, r2
 800044e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000452:	fb00 fc0c 	mul.w	ip, r0, ip
 8000456:	459c      	cmp	ip, r3
 8000458:	d909      	bls.n	800046e <__udivmoddi4+0x8e>
 800045a:	18fb      	adds	r3, r7, r3
 800045c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000460:	f080 80d6 	bcs.w	8000610 <__udivmoddi4+0x230>
 8000464:	459c      	cmp	ip, r3
 8000466:	f240 80d3 	bls.w	8000610 <__udivmoddi4+0x230>
 800046a:	443b      	add	r3, r7
 800046c:	3802      	subs	r0, #2
 800046e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000472:	eba3 030c 	sub.w	r3, r3, ip
 8000476:	2100      	movs	r1, #0
 8000478:	b11d      	cbz	r5, 8000482 <__udivmoddi4+0xa2>
 800047a:	40f3      	lsrs	r3, r6
 800047c:	2200      	movs	r2, #0
 800047e:	e9c5 3200 	strd	r3, r2, [r5]
 8000482:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000486:	428b      	cmp	r3, r1
 8000488:	d905      	bls.n	8000496 <__udivmoddi4+0xb6>
 800048a:	b10d      	cbz	r5, 8000490 <__udivmoddi4+0xb0>
 800048c:	e9c5 0100 	strd	r0, r1, [r5]
 8000490:	2100      	movs	r1, #0
 8000492:	4608      	mov	r0, r1
 8000494:	e7f5      	b.n	8000482 <__udivmoddi4+0xa2>
 8000496:	fab3 f183 	clz	r1, r3
 800049a:	2900      	cmp	r1, #0
 800049c:	d146      	bne.n	800052c <__udivmoddi4+0x14c>
 800049e:	4573      	cmp	r3, lr
 80004a0:	d302      	bcc.n	80004a8 <__udivmoddi4+0xc8>
 80004a2:	4282      	cmp	r2, r0
 80004a4:	f200 8105 	bhi.w	80006b2 <__udivmoddi4+0x2d2>
 80004a8:	1a84      	subs	r4, r0, r2
 80004aa:	eb6e 0203 	sbc.w	r2, lr, r3
 80004ae:	2001      	movs	r0, #1
 80004b0:	4690      	mov	r8, r2
 80004b2:	2d00      	cmp	r5, #0
 80004b4:	d0e5      	beq.n	8000482 <__udivmoddi4+0xa2>
 80004b6:	e9c5 4800 	strd	r4, r8, [r5]
 80004ba:	e7e2      	b.n	8000482 <__udivmoddi4+0xa2>
 80004bc:	2a00      	cmp	r2, #0
 80004be:	f000 8090 	beq.w	80005e2 <__udivmoddi4+0x202>
 80004c2:	fab2 f682 	clz	r6, r2
 80004c6:	2e00      	cmp	r6, #0
 80004c8:	f040 80a4 	bne.w	8000614 <__udivmoddi4+0x234>
 80004cc:	1a8a      	subs	r2, r1, r2
 80004ce:	0c03      	lsrs	r3, r0, #16
 80004d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004d4:	b280      	uxth	r0, r0
 80004d6:	b2bc      	uxth	r4, r7
 80004d8:	2101      	movs	r1, #1
 80004da:	fbb2 fcfe 	udiv	ip, r2, lr
 80004de:	fb0e 221c 	mls	r2, lr, ip, r2
 80004e2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80004e6:	fb04 f20c 	mul.w	r2, r4, ip
 80004ea:	429a      	cmp	r2, r3
 80004ec:	d907      	bls.n	80004fe <__udivmoddi4+0x11e>
 80004ee:	18fb      	adds	r3, r7, r3
 80004f0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80004f4:	d202      	bcs.n	80004fc <__udivmoddi4+0x11c>
 80004f6:	429a      	cmp	r2, r3
 80004f8:	f200 80e0 	bhi.w	80006bc <__udivmoddi4+0x2dc>
 80004fc:	46c4      	mov	ip, r8
 80004fe:	1a9b      	subs	r3, r3, r2
 8000500:	fbb3 f2fe 	udiv	r2, r3, lr
 8000504:	fb0e 3312 	mls	r3, lr, r2, r3
 8000508:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800050c:	fb02 f404 	mul.w	r4, r2, r4
 8000510:	429c      	cmp	r4, r3
 8000512:	d907      	bls.n	8000524 <__udivmoddi4+0x144>
 8000514:	18fb      	adds	r3, r7, r3
 8000516:	f102 30ff 	add.w	r0, r2, #4294967295
 800051a:	d202      	bcs.n	8000522 <__udivmoddi4+0x142>
 800051c:	429c      	cmp	r4, r3
 800051e:	f200 80ca 	bhi.w	80006b6 <__udivmoddi4+0x2d6>
 8000522:	4602      	mov	r2, r0
 8000524:	1b1b      	subs	r3, r3, r4
 8000526:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800052a:	e7a5      	b.n	8000478 <__udivmoddi4+0x98>
 800052c:	f1c1 0620 	rsb	r6, r1, #32
 8000530:	408b      	lsls	r3, r1
 8000532:	fa22 f706 	lsr.w	r7, r2, r6
 8000536:	431f      	orrs	r7, r3
 8000538:	fa0e f401 	lsl.w	r4, lr, r1
 800053c:	fa20 f306 	lsr.w	r3, r0, r6
 8000540:	fa2e fe06 	lsr.w	lr, lr, r6
 8000544:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000548:	4323      	orrs	r3, r4
 800054a:	fa00 f801 	lsl.w	r8, r0, r1
 800054e:	fa1f fc87 	uxth.w	ip, r7
 8000552:	fbbe f0f9 	udiv	r0, lr, r9
 8000556:	0c1c      	lsrs	r4, r3, #16
 8000558:	fb09 ee10 	mls	lr, r9, r0, lr
 800055c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000560:	fb00 fe0c 	mul.w	lr, r0, ip
 8000564:	45a6      	cmp	lr, r4
 8000566:	fa02 f201 	lsl.w	r2, r2, r1
 800056a:	d909      	bls.n	8000580 <__udivmoddi4+0x1a0>
 800056c:	193c      	adds	r4, r7, r4
 800056e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000572:	f080 809c 	bcs.w	80006ae <__udivmoddi4+0x2ce>
 8000576:	45a6      	cmp	lr, r4
 8000578:	f240 8099 	bls.w	80006ae <__udivmoddi4+0x2ce>
 800057c:	3802      	subs	r0, #2
 800057e:	443c      	add	r4, r7
 8000580:	eba4 040e 	sub.w	r4, r4, lr
 8000584:	fa1f fe83 	uxth.w	lr, r3
 8000588:	fbb4 f3f9 	udiv	r3, r4, r9
 800058c:	fb09 4413 	mls	r4, r9, r3, r4
 8000590:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000594:	fb03 fc0c 	mul.w	ip, r3, ip
 8000598:	45a4      	cmp	ip, r4
 800059a:	d908      	bls.n	80005ae <__udivmoddi4+0x1ce>
 800059c:	193c      	adds	r4, r7, r4
 800059e:	f103 3eff 	add.w	lr, r3, #4294967295
 80005a2:	f080 8082 	bcs.w	80006aa <__udivmoddi4+0x2ca>
 80005a6:	45a4      	cmp	ip, r4
 80005a8:	d97f      	bls.n	80006aa <__udivmoddi4+0x2ca>
 80005aa:	3b02      	subs	r3, #2
 80005ac:	443c      	add	r4, r7
 80005ae:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80005b2:	eba4 040c 	sub.w	r4, r4, ip
 80005b6:	fba0 ec02 	umull	lr, ip, r0, r2
 80005ba:	4564      	cmp	r4, ip
 80005bc:	4673      	mov	r3, lr
 80005be:	46e1      	mov	r9, ip
 80005c0:	d362      	bcc.n	8000688 <__udivmoddi4+0x2a8>
 80005c2:	d05f      	beq.n	8000684 <__udivmoddi4+0x2a4>
 80005c4:	b15d      	cbz	r5, 80005de <__udivmoddi4+0x1fe>
 80005c6:	ebb8 0203 	subs.w	r2, r8, r3
 80005ca:	eb64 0409 	sbc.w	r4, r4, r9
 80005ce:	fa04 f606 	lsl.w	r6, r4, r6
 80005d2:	fa22 f301 	lsr.w	r3, r2, r1
 80005d6:	431e      	orrs	r6, r3
 80005d8:	40cc      	lsrs	r4, r1
 80005da:	e9c5 6400 	strd	r6, r4, [r5]
 80005de:	2100      	movs	r1, #0
 80005e0:	e74f      	b.n	8000482 <__udivmoddi4+0xa2>
 80005e2:	fbb1 fcf2 	udiv	ip, r1, r2
 80005e6:	0c01      	lsrs	r1, r0, #16
 80005e8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80005ec:	b280      	uxth	r0, r0
 80005ee:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80005f2:	463b      	mov	r3, r7
 80005f4:	4638      	mov	r0, r7
 80005f6:	463c      	mov	r4, r7
 80005f8:	46b8      	mov	r8, r7
 80005fa:	46be      	mov	lr, r7
 80005fc:	2620      	movs	r6, #32
 80005fe:	fbb1 f1f7 	udiv	r1, r1, r7
 8000602:	eba2 0208 	sub.w	r2, r2, r8
 8000606:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800060a:	e766      	b.n	80004da <__udivmoddi4+0xfa>
 800060c:	4601      	mov	r1, r0
 800060e:	e718      	b.n	8000442 <__udivmoddi4+0x62>
 8000610:	4610      	mov	r0, r2
 8000612:	e72c      	b.n	800046e <__udivmoddi4+0x8e>
 8000614:	f1c6 0220 	rsb	r2, r6, #32
 8000618:	fa2e f302 	lsr.w	r3, lr, r2
 800061c:	40b7      	lsls	r7, r6
 800061e:	40b1      	lsls	r1, r6
 8000620:	fa20 f202 	lsr.w	r2, r0, r2
 8000624:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000628:	430a      	orrs	r2, r1
 800062a:	fbb3 f8fe 	udiv	r8, r3, lr
 800062e:	b2bc      	uxth	r4, r7
 8000630:	fb0e 3318 	mls	r3, lr, r8, r3
 8000634:	0c11      	lsrs	r1, r2, #16
 8000636:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800063a:	fb08 f904 	mul.w	r9, r8, r4
 800063e:	40b0      	lsls	r0, r6
 8000640:	4589      	cmp	r9, r1
 8000642:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000646:	b280      	uxth	r0, r0
 8000648:	d93e      	bls.n	80006c8 <__udivmoddi4+0x2e8>
 800064a:	1879      	adds	r1, r7, r1
 800064c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000650:	d201      	bcs.n	8000656 <__udivmoddi4+0x276>
 8000652:	4589      	cmp	r9, r1
 8000654:	d81f      	bhi.n	8000696 <__udivmoddi4+0x2b6>
 8000656:	eba1 0109 	sub.w	r1, r1, r9
 800065a:	fbb1 f9fe 	udiv	r9, r1, lr
 800065e:	fb09 f804 	mul.w	r8, r9, r4
 8000662:	fb0e 1119 	mls	r1, lr, r9, r1
 8000666:	b292      	uxth	r2, r2
 8000668:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800066c:	4542      	cmp	r2, r8
 800066e:	d229      	bcs.n	80006c4 <__udivmoddi4+0x2e4>
 8000670:	18ba      	adds	r2, r7, r2
 8000672:	f109 31ff 	add.w	r1, r9, #4294967295
 8000676:	d2c4      	bcs.n	8000602 <__udivmoddi4+0x222>
 8000678:	4542      	cmp	r2, r8
 800067a:	d2c2      	bcs.n	8000602 <__udivmoddi4+0x222>
 800067c:	f1a9 0102 	sub.w	r1, r9, #2
 8000680:	443a      	add	r2, r7
 8000682:	e7be      	b.n	8000602 <__udivmoddi4+0x222>
 8000684:	45f0      	cmp	r8, lr
 8000686:	d29d      	bcs.n	80005c4 <__udivmoddi4+0x1e4>
 8000688:	ebbe 0302 	subs.w	r3, lr, r2
 800068c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000690:	3801      	subs	r0, #1
 8000692:	46e1      	mov	r9, ip
 8000694:	e796      	b.n	80005c4 <__udivmoddi4+0x1e4>
 8000696:	eba7 0909 	sub.w	r9, r7, r9
 800069a:	4449      	add	r1, r9
 800069c:	f1a8 0c02 	sub.w	ip, r8, #2
 80006a0:	fbb1 f9fe 	udiv	r9, r1, lr
 80006a4:	fb09 f804 	mul.w	r8, r9, r4
 80006a8:	e7db      	b.n	8000662 <__udivmoddi4+0x282>
 80006aa:	4673      	mov	r3, lr
 80006ac:	e77f      	b.n	80005ae <__udivmoddi4+0x1ce>
 80006ae:	4650      	mov	r0, sl
 80006b0:	e766      	b.n	8000580 <__udivmoddi4+0x1a0>
 80006b2:	4608      	mov	r0, r1
 80006b4:	e6fd      	b.n	80004b2 <__udivmoddi4+0xd2>
 80006b6:	443b      	add	r3, r7
 80006b8:	3a02      	subs	r2, #2
 80006ba:	e733      	b.n	8000524 <__udivmoddi4+0x144>
 80006bc:	f1ac 0c02 	sub.w	ip, ip, #2
 80006c0:	443b      	add	r3, r7
 80006c2:	e71c      	b.n	80004fe <__udivmoddi4+0x11e>
 80006c4:	4649      	mov	r1, r9
 80006c6:	e79c      	b.n	8000602 <__udivmoddi4+0x222>
 80006c8:	eba1 0109 	sub.w	r1, r1, r9
 80006cc:	46c4      	mov	ip, r8
 80006ce:	fbb1 f9fe 	udiv	r9, r1, lr
 80006d2:	fb09 f804 	mul.w	r8, r9, r4
 80006d6:	e7c4      	b.n	8000662 <__udivmoddi4+0x282>

080006d8 <__aeabi_idiv0>:
 80006d8:	4770      	bx	lr
 80006da:	bf00      	nop

080006dc <TrimRead>:



// Read the Trimming parameters saved in the NVM ROM of the device
void TrimRead(void)
{
 80006dc:	b580      	push	{r7, lr}
 80006de:	b08c      	sub	sp, #48	@ 0x30
 80006e0:	af04      	add	r7, sp, #16
	uint8_t trimdata[32];
	// Read NVM from 0x88 to 0xA1
	HAL_I2C_Mem_Read(BME280_I2C, BME280_ADDRESS, 0x88, 1, trimdata, 25, HAL_MAX_DELAY);
 80006e2:	f04f 33ff 	mov.w	r3, #4294967295
 80006e6:	9302      	str	r3, [sp, #8]
 80006e8:	2319      	movs	r3, #25
 80006ea:	9301      	str	r3, [sp, #4]
 80006ec:	463b      	mov	r3, r7
 80006ee:	9300      	str	r3, [sp, #0]
 80006f0:	2301      	movs	r3, #1
 80006f2:	2288      	movs	r2, #136	@ 0x88
 80006f4:	21ec      	movs	r1, #236	@ 0xec
 80006f6:	485f      	ldr	r0, [pc, #380]	@ (8000874 <TrimRead+0x198>)
 80006f8:	f003 fe9c 	bl	8004434 <HAL_I2C_Mem_Read>

	// Read NVM from 0xE1 to 0xE7
	HAL_I2C_Mem_Read(BME280_I2C, BME280_ADDRESS, 0xE1, 1, (uint8_t *)trimdata+25, 7, HAL_MAX_DELAY);
 80006fc:	463b      	mov	r3, r7
 80006fe:	3319      	adds	r3, #25
 8000700:	f04f 32ff 	mov.w	r2, #4294967295
 8000704:	9202      	str	r2, [sp, #8]
 8000706:	2207      	movs	r2, #7
 8000708:	9201      	str	r2, [sp, #4]
 800070a:	9300      	str	r3, [sp, #0]
 800070c:	2301      	movs	r3, #1
 800070e:	22e1      	movs	r2, #225	@ 0xe1
 8000710:	21ec      	movs	r1, #236	@ 0xec
 8000712:	4858      	ldr	r0, [pc, #352]	@ (8000874 <TrimRead+0x198>)
 8000714:	f003 fe8e 	bl	8004434 <HAL_I2C_Mem_Read>

	// Arrange the data as per the datasheet (page no. 24)
	dig_T1 = (trimdata[1]<<8) | trimdata[0];
 8000718:	787b      	ldrb	r3, [r7, #1]
 800071a:	b21b      	sxth	r3, r3
 800071c:	021b      	lsls	r3, r3, #8
 800071e:	b21a      	sxth	r2, r3
 8000720:	783b      	ldrb	r3, [r7, #0]
 8000722:	b21b      	sxth	r3, r3
 8000724:	4313      	orrs	r3, r2
 8000726:	b21b      	sxth	r3, r3
 8000728:	b29a      	uxth	r2, r3
 800072a:	4b53      	ldr	r3, [pc, #332]	@ (8000878 <TrimRead+0x19c>)
 800072c:	801a      	strh	r2, [r3, #0]
	dig_T2 = (trimdata[3]<<8) | trimdata[2];
 800072e:	78fb      	ldrb	r3, [r7, #3]
 8000730:	b21b      	sxth	r3, r3
 8000732:	021b      	lsls	r3, r3, #8
 8000734:	b21a      	sxth	r2, r3
 8000736:	78bb      	ldrb	r3, [r7, #2]
 8000738:	b21b      	sxth	r3, r3
 800073a:	4313      	orrs	r3, r2
 800073c:	b21a      	sxth	r2, r3
 800073e:	4b4f      	ldr	r3, [pc, #316]	@ (800087c <TrimRead+0x1a0>)
 8000740:	801a      	strh	r2, [r3, #0]
	dig_T3 = (trimdata[5]<<8) | trimdata[4];
 8000742:	797b      	ldrb	r3, [r7, #5]
 8000744:	b21b      	sxth	r3, r3
 8000746:	021b      	lsls	r3, r3, #8
 8000748:	b21a      	sxth	r2, r3
 800074a:	793b      	ldrb	r3, [r7, #4]
 800074c:	b21b      	sxth	r3, r3
 800074e:	4313      	orrs	r3, r2
 8000750:	b21a      	sxth	r2, r3
 8000752:	4b4b      	ldr	r3, [pc, #300]	@ (8000880 <TrimRead+0x1a4>)
 8000754:	801a      	strh	r2, [r3, #0]
	dig_P1 = (trimdata[7]<<8) | trimdata[5];
 8000756:	79fb      	ldrb	r3, [r7, #7]
 8000758:	b21b      	sxth	r3, r3
 800075a:	021b      	lsls	r3, r3, #8
 800075c:	b21a      	sxth	r2, r3
 800075e:	797b      	ldrb	r3, [r7, #5]
 8000760:	b21b      	sxth	r3, r3
 8000762:	4313      	orrs	r3, r2
 8000764:	b21b      	sxth	r3, r3
 8000766:	b29a      	uxth	r2, r3
 8000768:	4b46      	ldr	r3, [pc, #280]	@ (8000884 <TrimRead+0x1a8>)
 800076a:	801a      	strh	r2, [r3, #0]
	dig_P2 = (trimdata[9]<<8) | trimdata[6];
 800076c:	7a7b      	ldrb	r3, [r7, #9]
 800076e:	b21b      	sxth	r3, r3
 8000770:	021b      	lsls	r3, r3, #8
 8000772:	b21a      	sxth	r2, r3
 8000774:	79bb      	ldrb	r3, [r7, #6]
 8000776:	b21b      	sxth	r3, r3
 8000778:	4313      	orrs	r3, r2
 800077a:	b21a      	sxth	r2, r3
 800077c:	4b42      	ldr	r3, [pc, #264]	@ (8000888 <TrimRead+0x1ac>)
 800077e:	801a      	strh	r2, [r3, #0]
	dig_P3 = (trimdata[11]<<8) | trimdata[10];
 8000780:	7afb      	ldrb	r3, [r7, #11]
 8000782:	b21b      	sxth	r3, r3
 8000784:	021b      	lsls	r3, r3, #8
 8000786:	b21a      	sxth	r2, r3
 8000788:	7abb      	ldrb	r3, [r7, #10]
 800078a:	b21b      	sxth	r3, r3
 800078c:	4313      	orrs	r3, r2
 800078e:	b21a      	sxth	r2, r3
 8000790:	4b3e      	ldr	r3, [pc, #248]	@ (800088c <TrimRead+0x1b0>)
 8000792:	801a      	strh	r2, [r3, #0]
	dig_P4 = (trimdata[13]<<8) | trimdata[12];
 8000794:	7b7b      	ldrb	r3, [r7, #13]
 8000796:	b21b      	sxth	r3, r3
 8000798:	021b      	lsls	r3, r3, #8
 800079a:	b21a      	sxth	r2, r3
 800079c:	7b3b      	ldrb	r3, [r7, #12]
 800079e:	b21b      	sxth	r3, r3
 80007a0:	4313      	orrs	r3, r2
 80007a2:	b21a      	sxth	r2, r3
 80007a4:	4b3a      	ldr	r3, [pc, #232]	@ (8000890 <TrimRead+0x1b4>)
 80007a6:	801a      	strh	r2, [r3, #0]
	dig_P5 = (trimdata[15]<<8) | trimdata[14];
 80007a8:	7bfb      	ldrb	r3, [r7, #15]
 80007aa:	b21b      	sxth	r3, r3
 80007ac:	021b      	lsls	r3, r3, #8
 80007ae:	b21a      	sxth	r2, r3
 80007b0:	7bbb      	ldrb	r3, [r7, #14]
 80007b2:	b21b      	sxth	r3, r3
 80007b4:	4313      	orrs	r3, r2
 80007b6:	b21a      	sxth	r2, r3
 80007b8:	4b36      	ldr	r3, [pc, #216]	@ (8000894 <TrimRead+0x1b8>)
 80007ba:	801a      	strh	r2, [r3, #0]
	dig_P6 = (trimdata[17]<<8) | trimdata[16];
 80007bc:	7c7b      	ldrb	r3, [r7, #17]
 80007be:	b21b      	sxth	r3, r3
 80007c0:	021b      	lsls	r3, r3, #8
 80007c2:	b21a      	sxth	r2, r3
 80007c4:	7c3b      	ldrb	r3, [r7, #16]
 80007c6:	b21b      	sxth	r3, r3
 80007c8:	4313      	orrs	r3, r2
 80007ca:	b21a      	sxth	r2, r3
 80007cc:	4b32      	ldr	r3, [pc, #200]	@ (8000898 <TrimRead+0x1bc>)
 80007ce:	801a      	strh	r2, [r3, #0]
	dig_P7 = (trimdata[19]<<8) | trimdata[18];
 80007d0:	7cfb      	ldrb	r3, [r7, #19]
 80007d2:	b21b      	sxth	r3, r3
 80007d4:	021b      	lsls	r3, r3, #8
 80007d6:	b21a      	sxth	r2, r3
 80007d8:	7cbb      	ldrb	r3, [r7, #18]
 80007da:	b21b      	sxth	r3, r3
 80007dc:	4313      	orrs	r3, r2
 80007de:	b21a      	sxth	r2, r3
 80007e0:	4b2e      	ldr	r3, [pc, #184]	@ (800089c <TrimRead+0x1c0>)
 80007e2:	801a      	strh	r2, [r3, #0]
	dig_P8 = (trimdata[21]<<8) | trimdata[20];
 80007e4:	7d7b      	ldrb	r3, [r7, #21]
 80007e6:	b21b      	sxth	r3, r3
 80007e8:	021b      	lsls	r3, r3, #8
 80007ea:	b21a      	sxth	r2, r3
 80007ec:	7d3b      	ldrb	r3, [r7, #20]
 80007ee:	b21b      	sxth	r3, r3
 80007f0:	4313      	orrs	r3, r2
 80007f2:	b21a      	sxth	r2, r3
 80007f4:	4b2a      	ldr	r3, [pc, #168]	@ (80008a0 <TrimRead+0x1c4>)
 80007f6:	801a      	strh	r2, [r3, #0]
	dig_P9 = (trimdata[23]<<8) | trimdata[22];
 80007f8:	7dfb      	ldrb	r3, [r7, #23]
 80007fa:	b21b      	sxth	r3, r3
 80007fc:	021b      	lsls	r3, r3, #8
 80007fe:	b21a      	sxth	r2, r3
 8000800:	7dbb      	ldrb	r3, [r7, #22]
 8000802:	b21b      	sxth	r3, r3
 8000804:	4313      	orrs	r3, r2
 8000806:	b21a      	sxth	r2, r3
 8000808:	4b26      	ldr	r3, [pc, #152]	@ (80008a4 <TrimRead+0x1c8>)
 800080a:	801a      	strh	r2, [r3, #0]
	dig_H1 = trimdata[24];
 800080c:	7e3b      	ldrb	r3, [r7, #24]
 800080e:	461a      	mov	r2, r3
 8000810:	4b25      	ldr	r3, [pc, #148]	@ (80008a8 <TrimRead+0x1cc>)
 8000812:	801a      	strh	r2, [r3, #0]
	dig_H2 = (trimdata[26]<<8) | trimdata[25];
 8000814:	7ebb      	ldrb	r3, [r7, #26]
 8000816:	b21b      	sxth	r3, r3
 8000818:	021b      	lsls	r3, r3, #8
 800081a:	b21a      	sxth	r2, r3
 800081c:	7e7b      	ldrb	r3, [r7, #25]
 800081e:	b21b      	sxth	r3, r3
 8000820:	4313      	orrs	r3, r2
 8000822:	b21a      	sxth	r2, r3
 8000824:	4b21      	ldr	r3, [pc, #132]	@ (80008ac <TrimRead+0x1d0>)
 8000826:	801a      	strh	r2, [r3, #0]
	dig_H3 = (trimdata[27]);
 8000828:	7efb      	ldrb	r3, [r7, #27]
 800082a:	461a      	mov	r2, r3
 800082c:	4b20      	ldr	r3, [pc, #128]	@ (80008b0 <TrimRead+0x1d4>)
 800082e:	801a      	strh	r2, [r3, #0]
	dig_H4 = (trimdata[28]<<4) | (trimdata[29] & 0x0f);
 8000830:	7f3b      	ldrb	r3, [r7, #28]
 8000832:	b21b      	sxth	r3, r3
 8000834:	011b      	lsls	r3, r3, #4
 8000836:	b21a      	sxth	r2, r3
 8000838:	7f7b      	ldrb	r3, [r7, #29]
 800083a:	b21b      	sxth	r3, r3
 800083c:	f003 030f 	and.w	r3, r3, #15
 8000840:	b21b      	sxth	r3, r3
 8000842:	4313      	orrs	r3, r2
 8000844:	b21a      	sxth	r2, r3
 8000846:	4b1b      	ldr	r3, [pc, #108]	@ (80008b4 <TrimRead+0x1d8>)
 8000848:	801a      	strh	r2, [r3, #0]
	dig_H5 = (trimdata[30]<<4) | (trimdata[29]>>4);
 800084a:	7fbb      	ldrb	r3, [r7, #30]
 800084c:	b21b      	sxth	r3, r3
 800084e:	011b      	lsls	r3, r3, #4
 8000850:	b21a      	sxth	r2, r3
 8000852:	7f7b      	ldrb	r3, [r7, #29]
 8000854:	091b      	lsrs	r3, r3, #4
 8000856:	b2db      	uxtb	r3, r3
 8000858:	b21b      	sxth	r3, r3
 800085a:	4313      	orrs	r3, r2
 800085c:	b21a      	sxth	r2, r3
 800085e:	4b16      	ldr	r3, [pc, #88]	@ (80008b8 <TrimRead+0x1dc>)
 8000860:	801a      	strh	r2, [r3, #0]
	dig_H6 = (trimdata[31]);
 8000862:	7ffb      	ldrb	r3, [r7, #31]
 8000864:	b21a      	sxth	r2, r3
 8000866:	4b15      	ldr	r3, [pc, #84]	@ (80008bc <TrimRead+0x1e0>)
 8000868:	801a      	strh	r2, [r3, #0]
}
 800086a:	bf00      	nop
 800086c:	3720      	adds	r7, #32
 800086e:	46bd      	mov	sp, r7
 8000870:	bd80      	pop	{r7, pc}
 8000872:	bf00      	nop
 8000874:	200005dc 	.word	0x200005dc
 8000878:	20000300 	.word	0x20000300
 800087c:	20000308 	.word	0x20000308
 8000880:	2000030a 	.word	0x2000030a
 8000884:	20000302 	.word	0x20000302
 8000888:	2000030c 	.word	0x2000030c
 800088c:	2000030e 	.word	0x2000030e
 8000890:	20000310 	.word	0x20000310
 8000894:	20000312 	.word	0x20000312
 8000898:	20000314 	.word	0x20000314
 800089c:	20000316 	.word	0x20000316
 80008a0:	20000318 	.word	0x20000318
 80008a4:	2000031a 	.word	0x2000031a
 80008a8:	20000304 	.word	0x20000304
 80008ac:	2000031c 	.word	0x2000031c
 80008b0:	20000306 	.word	0x20000306
 80008b4:	2000031e 	.word	0x2000031e
 80008b8:	20000320 	.word	0x20000320
 80008bc:	20000322 	.word	0x20000322

080008c0 <BME280_Config>:
 *         IIR is used to avoid the short term fluctuations
 *         Check datasheet page no 18 and page no 30
 */

int BME280_Config (uint8_t osrs_t, uint8_t osrs_p, uint8_t osrs_h, uint8_t mode, uint8_t t_sb, uint8_t filter)
{
 80008c0:	b590      	push	{r4, r7, lr}
 80008c2:	b089      	sub	sp, #36	@ 0x24
 80008c4:	af04      	add	r7, sp, #16
 80008c6:	4604      	mov	r4, r0
 80008c8:	4608      	mov	r0, r1
 80008ca:	4611      	mov	r1, r2
 80008cc:	461a      	mov	r2, r3
 80008ce:	4623      	mov	r3, r4
 80008d0:	71fb      	strb	r3, [r7, #7]
 80008d2:	4603      	mov	r3, r0
 80008d4:	71bb      	strb	r3, [r7, #6]
 80008d6:	460b      	mov	r3, r1
 80008d8:	717b      	strb	r3, [r7, #5]
 80008da:	4613      	mov	r3, r2
 80008dc:	713b      	strb	r3, [r7, #4]
	// Read the Trimming parameters
	TrimRead();
 80008de:	f7ff fefd 	bl	80006dc <TrimRead>


	uint8_t datatowrite = 0;
 80008e2:	2300      	movs	r3, #0
 80008e4:	73fb      	strb	r3, [r7, #15]
	uint8_t datacheck = 0;
 80008e6:	2300      	movs	r3, #0
 80008e8:	73bb      	strb	r3, [r7, #14]

	// Reset the device
	datatowrite = 0xB6;  // reset sequence
 80008ea:	23b6      	movs	r3, #182	@ 0xb6
 80008ec:	73fb      	strb	r3, [r7, #15]
	if (HAL_I2C_Mem_Write(BME280_I2C, BME280_ADDRESS, RESET_REG, 1, &datatowrite, 1, 1000) != HAL_OK)
 80008ee:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80008f2:	9302      	str	r3, [sp, #8]
 80008f4:	2301      	movs	r3, #1
 80008f6:	9301      	str	r3, [sp, #4]
 80008f8:	f107 030f 	add.w	r3, r7, #15
 80008fc:	9300      	str	r3, [sp, #0]
 80008fe:	2301      	movs	r3, #1
 8000900:	22e0      	movs	r2, #224	@ 0xe0
 8000902:	21ec      	movs	r1, #236	@ 0xec
 8000904:	4859      	ldr	r0, [pc, #356]	@ (8000a6c <BME280_Config+0x1ac>)
 8000906:	f003 fc81 	bl	800420c <HAL_I2C_Mem_Write>
 800090a:	4603      	mov	r3, r0
 800090c:	2b00      	cmp	r3, #0
 800090e:	d002      	beq.n	8000916 <BME280_Config+0x56>
	{
		return -1;
 8000910:	f04f 33ff 	mov.w	r3, #4294967295
 8000914:	e0a5      	b.n	8000a62 <BME280_Config+0x1a2>
	}

	HAL_Delay (100);
 8000916:	2064      	movs	r0, #100	@ 0x64
 8000918:	f001 fdfc 	bl	8002514 <HAL_Delay>


	// write the humidity oversampling to 0xF2
	datatowrite = osrs_h;
 800091c:	797b      	ldrb	r3, [r7, #5]
 800091e:	73fb      	strb	r3, [r7, #15]
	if (HAL_I2C_Mem_Write(BME280_I2C, BME280_ADDRESS, CTRL_HUM_REG, 1, &datatowrite, 1, 1000) != HAL_OK)
 8000920:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000924:	9302      	str	r3, [sp, #8]
 8000926:	2301      	movs	r3, #1
 8000928:	9301      	str	r3, [sp, #4]
 800092a:	f107 030f 	add.w	r3, r7, #15
 800092e:	9300      	str	r3, [sp, #0]
 8000930:	2301      	movs	r3, #1
 8000932:	22f2      	movs	r2, #242	@ 0xf2
 8000934:	21ec      	movs	r1, #236	@ 0xec
 8000936:	484d      	ldr	r0, [pc, #308]	@ (8000a6c <BME280_Config+0x1ac>)
 8000938:	f003 fc68 	bl	800420c <HAL_I2C_Mem_Write>
 800093c:	4603      	mov	r3, r0
 800093e:	2b00      	cmp	r3, #0
 8000940:	d002      	beq.n	8000948 <BME280_Config+0x88>
	{
		return -1;
 8000942:	f04f 33ff 	mov.w	r3, #4294967295
 8000946:	e08c      	b.n	8000a62 <BME280_Config+0x1a2>
	}
	HAL_Delay (100);
 8000948:	2064      	movs	r0, #100	@ 0x64
 800094a:	f001 fde3 	bl	8002514 <HAL_Delay>
	HAL_I2C_Mem_Read(BME280_I2C, BME280_ADDRESS, CTRL_HUM_REG, 1, &datacheck, 1, 1000);
 800094e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000952:	9302      	str	r3, [sp, #8]
 8000954:	2301      	movs	r3, #1
 8000956:	9301      	str	r3, [sp, #4]
 8000958:	f107 030e 	add.w	r3, r7, #14
 800095c:	9300      	str	r3, [sp, #0]
 800095e:	2301      	movs	r3, #1
 8000960:	22f2      	movs	r2, #242	@ 0xf2
 8000962:	21ec      	movs	r1, #236	@ 0xec
 8000964:	4841      	ldr	r0, [pc, #260]	@ (8000a6c <BME280_Config+0x1ac>)
 8000966:	f003 fd65 	bl	8004434 <HAL_I2C_Mem_Read>
	if (datacheck != datatowrite)
 800096a:	7bba      	ldrb	r2, [r7, #14]
 800096c:	7bfb      	ldrb	r3, [r7, #15]
 800096e:	429a      	cmp	r2, r3
 8000970:	d002      	beq.n	8000978 <BME280_Config+0xb8>
	{
		return -1;
 8000972:	f04f 33ff 	mov.w	r3, #4294967295
 8000976:	e074      	b.n	8000a62 <BME280_Config+0x1a2>
	}


	// write the standby time and IIR filter coeff to 0xF5
	datatowrite = (t_sb <<5) |(filter << 2);
 8000978:	f997 3020 	ldrsb.w	r3, [r7, #32]
 800097c:	015b      	lsls	r3, r3, #5
 800097e:	b25a      	sxtb	r2, r3
 8000980:	f997 3024 	ldrsb.w	r3, [r7, #36]	@ 0x24
 8000984:	009b      	lsls	r3, r3, #2
 8000986:	b25b      	sxtb	r3, r3
 8000988:	4313      	orrs	r3, r2
 800098a:	b25b      	sxtb	r3, r3
 800098c:	b2db      	uxtb	r3, r3
 800098e:	73fb      	strb	r3, [r7, #15]
	if (HAL_I2C_Mem_Write(BME280_I2C, BME280_ADDRESS, CONFIG_REG, 1, &datatowrite, 1, 1000) != HAL_OK)
 8000990:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000994:	9302      	str	r3, [sp, #8]
 8000996:	2301      	movs	r3, #1
 8000998:	9301      	str	r3, [sp, #4]
 800099a:	f107 030f 	add.w	r3, r7, #15
 800099e:	9300      	str	r3, [sp, #0]
 80009a0:	2301      	movs	r3, #1
 80009a2:	22f5      	movs	r2, #245	@ 0xf5
 80009a4:	21ec      	movs	r1, #236	@ 0xec
 80009a6:	4831      	ldr	r0, [pc, #196]	@ (8000a6c <BME280_Config+0x1ac>)
 80009a8:	f003 fc30 	bl	800420c <HAL_I2C_Mem_Write>
 80009ac:	4603      	mov	r3, r0
 80009ae:	2b00      	cmp	r3, #0
 80009b0:	d002      	beq.n	80009b8 <BME280_Config+0xf8>
	{
		return -1;
 80009b2:	f04f 33ff 	mov.w	r3, #4294967295
 80009b6:	e054      	b.n	8000a62 <BME280_Config+0x1a2>
	}
	HAL_Delay (100);
 80009b8:	2064      	movs	r0, #100	@ 0x64
 80009ba:	f001 fdab 	bl	8002514 <HAL_Delay>
	HAL_I2C_Mem_Read(BME280_I2C, BME280_ADDRESS, CONFIG_REG, 1, &datacheck, 1, 1000);
 80009be:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80009c2:	9302      	str	r3, [sp, #8]
 80009c4:	2301      	movs	r3, #1
 80009c6:	9301      	str	r3, [sp, #4]
 80009c8:	f107 030e 	add.w	r3, r7, #14
 80009cc:	9300      	str	r3, [sp, #0]
 80009ce:	2301      	movs	r3, #1
 80009d0:	22f5      	movs	r2, #245	@ 0xf5
 80009d2:	21ec      	movs	r1, #236	@ 0xec
 80009d4:	4825      	ldr	r0, [pc, #148]	@ (8000a6c <BME280_Config+0x1ac>)
 80009d6:	f003 fd2d 	bl	8004434 <HAL_I2C_Mem_Read>
	if (datacheck != datatowrite)
 80009da:	7bba      	ldrb	r2, [r7, #14]
 80009dc:	7bfb      	ldrb	r3, [r7, #15]
 80009de:	429a      	cmp	r2, r3
 80009e0:	d002      	beq.n	80009e8 <BME280_Config+0x128>
	{
		return -1;
 80009e2:	f04f 33ff 	mov.w	r3, #4294967295
 80009e6:	e03c      	b.n	8000a62 <BME280_Config+0x1a2>
	}


	// write the pressure and temp oversampling along with mode to 0xF4
	datatowrite = (osrs_t <<5) |(osrs_p << 2) | mode;
 80009e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80009ec:	015b      	lsls	r3, r3, #5
 80009ee:	b25a      	sxtb	r2, r3
 80009f0:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80009f4:	009b      	lsls	r3, r3, #2
 80009f6:	b25b      	sxtb	r3, r3
 80009f8:	4313      	orrs	r3, r2
 80009fa:	b25a      	sxtb	r2, r3
 80009fc:	f997 3004 	ldrsb.w	r3, [r7, #4]
 8000a00:	4313      	orrs	r3, r2
 8000a02:	b25b      	sxtb	r3, r3
 8000a04:	b2db      	uxtb	r3, r3
 8000a06:	73fb      	strb	r3, [r7, #15]
	if (HAL_I2C_Mem_Write(BME280_I2C, BME280_ADDRESS, CTRL_MEAS_REG, 1, &datatowrite, 1, 1000) != HAL_OK)
 8000a08:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000a0c:	9302      	str	r3, [sp, #8]
 8000a0e:	2301      	movs	r3, #1
 8000a10:	9301      	str	r3, [sp, #4]
 8000a12:	f107 030f 	add.w	r3, r7, #15
 8000a16:	9300      	str	r3, [sp, #0]
 8000a18:	2301      	movs	r3, #1
 8000a1a:	22f4      	movs	r2, #244	@ 0xf4
 8000a1c:	21ec      	movs	r1, #236	@ 0xec
 8000a1e:	4813      	ldr	r0, [pc, #76]	@ (8000a6c <BME280_Config+0x1ac>)
 8000a20:	f003 fbf4 	bl	800420c <HAL_I2C_Mem_Write>
 8000a24:	4603      	mov	r3, r0
 8000a26:	2b00      	cmp	r3, #0
 8000a28:	d002      	beq.n	8000a30 <BME280_Config+0x170>
	{
		return -1;
 8000a2a:	f04f 33ff 	mov.w	r3, #4294967295
 8000a2e:	e018      	b.n	8000a62 <BME280_Config+0x1a2>
	}
	HAL_Delay (100);
 8000a30:	2064      	movs	r0, #100	@ 0x64
 8000a32:	f001 fd6f 	bl	8002514 <HAL_Delay>
	HAL_I2C_Mem_Read(BME280_I2C, BME280_ADDRESS, CTRL_MEAS_REG, 1, &datacheck, 1, 1000);
 8000a36:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000a3a:	9302      	str	r3, [sp, #8]
 8000a3c:	2301      	movs	r3, #1
 8000a3e:	9301      	str	r3, [sp, #4]
 8000a40:	f107 030e 	add.w	r3, r7, #14
 8000a44:	9300      	str	r3, [sp, #0]
 8000a46:	2301      	movs	r3, #1
 8000a48:	22f4      	movs	r2, #244	@ 0xf4
 8000a4a:	21ec      	movs	r1, #236	@ 0xec
 8000a4c:	4807      	ldr	r0, [pc, #28]	@ (8000a6c <BME280_Config+0x1ac>)
 8000a4e:	f003 fcf1 	bl	8004434 <HAL_I2C_Mem_Read>
	if (datacheck != datatowrite)
 8000a52:	7bba      	ldrb	r2, [r7, #14]
 8000a54:	7bfb      	ldrb	r3, [r7, #15]
 8000a56:	429a      	cmp	r2, r3
 8000a58:	d002      	beq.n	8000a60 <BME280_Config+0x1a0>
	{
		return -1;
 8000a5a:	f04f 33ff 	mov.w	r3, #4294967295
 8000a5e:	e000      	b.n	8000a62 <BME280_Config+0x1a2>
	}

	return 0;
 8000a60:	2300      	movs	r3, #0
}
 8000a62:	4618      	mov	r0, r3
 8000a64:	3714      	adds	r7, #20
 8000a66:	46bd      	mov	sp, r7
 8000a68:	bd90      	pop	{r4, r7, pc}
 8000a6a:	bf00      	nop
 8000a6c:	200005dc 	.word	0x200005dc

08000a70 <BMEReadRaw>:


int BMEReadRaw(void)
{
 8000a70:	b580      	push	{r7, lr}
 8000a72:	b086      	sub	sp, #24
 8000a74:	af04      	add	r7, sp, #16
	uint8_t RawData[8];

	// Check the chip ID before reading
	HAL_I2C_Mem_Read(&hi2c2, BME280_ADDRESS, ID_REG, 1, &chipID, 1, 1000);
 8000a76:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000a7a:	9302      	str	r3, [sp, #8]
 8000a7c:	2301      	movs	r3, #1
 8000a7e:	9301      	str	r3, [sp, #4]
 8000a80:	4b1e      	ldr	r3, [pc, #120]	@ (8000afc <BMEReadRaw+0x8c>)
 8000a82:	9300      	str	r3, [sp, #0]
 8000a84:	2301      	movs	r3, #1
 8000a86:	22d0      	movs	r2, #208	@ 0xd0
 8000a88:	21ec      	movs	r1, #236	@ 0xec
 8000a8a:	481d      	ldr	r0, [pc, #116]	@ (8000b00 <BMEReadRaw+0x90>)
 8000a8c:	f003 fcd2 	bl	8004434 <HAL_I2C_Mem_Read>

	if (chipID == 0x60)
 8000a90:	4b1a      	ldr	r3, [pc, #104]	@ (8000afc <BMEReadRaw+0x8c>)
 8000a92:	781b      	ldrb	r3, [r3, #0]
 8000a94:	2b60      	cmp	r3, #96	@ 0x60
 8000a96:	d12a      	bne.n	8000aee <BMEReadRaw+0x7e>
	{
		// Read the Registers 0xF7 to 0xFE
		HAL_I2C_Mem_Read(BME280_I2C, BME280_ADDRESS, PRESS_MSB_REG, 1, RawData, 8, HAL_MAX_DELAY);
 8000a98:	f04f 33ff 	mov.w	r3, #4294967295
 8000a9c:	9302      	str	r3, [sp, #8]
 8000a9e:	2308      	movs	r3, #8
 8000aa0:	9301      	str	r3, [sp, #4]
 8000aa2:	463b      	mov	r3, r7
 8000aa4:	9300      	str	r3, [sp, #0]
 8000aa6:	2301      	movs	r3, #1
 8000aa8:	22f7      	movs	r2, #247	@ 0xf7
 8000aaa:	21ec      	movs	r1, #236	@ 0xec
 8000aac:	4814      	ldr	r0, [pc, #80]	@ (8000b00 <BMEReadRaw+0x90>)
 8000aae:	f003 fcc1 	bl	8004434 <HAL_I2C_Mem_Read>

		/* Calculate the Raw data for the parameters
		 * Here the Pressure and Temperature are in 20 bit format and humidity in 16 bit format
		 */
		pRaw = (RawData[0]<<12)|(RawData[1]<<4)|(RawData[2]>>4);
 8000ab2:	783b      	ldrb	r3, [r7, #0]
 8000ab4:	031a      	lsls	r2, r3, #12
 8000ab6:	787b      	ldrb	r3, [r7, #1]
 8000ab8:	011b      	lsls	r3, r3, #4
 8000aba:	4313      	orrs	r3, r2
 8000abc:	78ba      	ldrb	r2, [r7, #2]
 8000abe:	0912      	lsrs	r2, r2, #4
 8000ac0:	b2d2      	uxtb	r2, r2
 8000ac2:	4313      	orrs	r3, r2
 8000ac4:	4a0f      	ldr	r2, [pc, #60]	@ (8000b04 <BMEReadRaw+0x94>)
 8000ac6:	6013      	str	r3, [r2, #0]
		tRaw = (RawData[3]<<12)|(RawData[4]<<4)|(RawData[5]>>4);
 8000ac8:	78fb      	ldrb	r3, [r7, #3]
 8000aca:	031a      	lsls	r2, r3, #12
 8000acc:	793b      	ldrb	r3, [r7, #4]
 8000ace:	011b      	lsls	r3, r3, #4
 8000ad0:	4313      	orrs	r3, r2
 8000ad2:	797a      	ldrb	r2, [r7, #5]
 8000ad4:	0912      	lsrs	r2, r2, #4
 8000ad6:	b2d2      	uxtb	r2, r2
 8000ad8:	4313      	orrs	r3, r2
 8000ada:	4a0b      	ldr	r2, [pc, #44]	@ (8000b08 <BMEReadRaw+0x98>)
 8000adc:	6013      	str	r3, [r2, #0]
		hRaw = (RawData[6]<<8)|(RawData[7]);
 8000ade:	79bb      	ldrb	r3, [r7, #6]
 8000ae0:	021b      	lsls	r3, r3, #8
 8000ae2:	79fa      	ldrb	r2, [r7, #7]
 8000ae4:	4313      	orrs	r3, r2
 8000ae6:	4a09      	ldr	r2, [pc, #36]	@ (8000b0c <BMEReadRaw+0x9c>)
 8000ae8:	6013      	str	r3, [r2, #0]

		return 0;
 8000aea:	2300      	movs	r3, #0
 8000aec:	e001      	b.n	8000af2 <BMEReadRaw+0x82>
	}

	else return -1;
 8000aee:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000af2:	4618      	mov	r0, r3
 8000af4:	3708      	adds	r7, #8
 8000af6:	46bd      	mov	sp, r7
 8000af8:	bd80      	pop	{r7, pc}
 8000afa:	bf00      	nop
 8000afc:	200002f0 	.word	0x200002f0
 8000b00:	200005dc 	.word	0x200005dc
 8000b04:	200002f8 	.word	0x200002f8
 8000b08:	200002f4 	.word	0x200002f4
 8000b0c:	200002fc 	.word	0x200002fc

08000b10 <BME280_compensate_T_int32>:
/* Returns temperature in DegC, resolution is 0.01 DegC. Output value of “5123” equals 51.23 DegC.
   t_fine carries fine temperature as global value
*/
int32_t t_fine;
int32_t BME280_compensate_T_int32(int32_t adc_T)
{
 8000b10:	b480      	push	{r7}
 8000b12:	b087      	sub	sp, #28
 8000b14:	af00      	add	r7, sp, #0
 8000b16:	6078      	str	r0, [r7, #4]
	int32_t var1, var2, T;
	var1 = ((((adc_T>>3) - ((int32_t)dig_T1<<1))) * ((int32_t)dig_T2)) >> 11;
 8000b18:	687b      	ldr	r3, [r7, #4]
 8000b1a:	10da      	asrs	r2, r3, #3
 8000b1c:	4b19      	ldr	r3, [pc, #100]	@ (8000b84 <BME280_compensate_T_int32+0x74>)
 8000b1e:	881b      	ldrh	r3, [r3, #0]
 8000b20:	005b      	lsls	r3, r3, #1
 8000b22:	1ad3      	subs	r3, r2, r3
 8000b24:	4a18      	ldr	r2, [pc, #96]	@ (8000b88 <BME280_compensate_T_int32+0x78>)
 8000b26:	f9b2 2000 	ldrsh.w	r2, [r2]
 8000b2a:	fb02 f303 	mul.w	r3, r2, r3
 8000b2e:	12db      	asrs	r3, r3, #11
 8000b30:	617b      	str	r3, [r7, #20]
	var2 = (((((adc_T>>4) - ((int32_t)dig_T1)) * ((adc_T>>4) - ((int32_t)dig_T1)))>> 12) *((int32_t)dig_T3)) >> 14;
 8000b32:	687b      	ldr	r3, [r7, #4]
 8000b34:	111b      	asrs	r3, r3, #4
 8000b36:	4a13      	ldr	r2, [pc, #76]	@ (8000b84 <BME280_compensate_T_int32+0x74>)
 8000b38:	8812      	ldrh	r2, [r2, #0]
 8000b3a:	1a9b      	subs	r3, r3, r2
 8000b3c:	687a      	ldr	r2, [r7, #4]
 8000b3e:	1112      	asrs	r2, r2, #4
 8000b40:	4910      	ldr	r1, [pc, #64]	@ (8000b84 <BME280_compensate_T_int32+0x74>)
 8000b42:	8809      	ldrh	r1, [r1, #0]
 8000b44:	1a52      	subs	r2, r2, r1
 8000b46:	fb02 f303 	mul.w	r3, r2, r3
 8000b4a:	131b      	asrs	r3, r3, #12
 8000b4c:	4a0f      	ldr	r2, [pc, #60]	@ (8000b8c <BME280_compensate_T_int32+0x7c>)
 8000b4e:	f9b2 2000 	ldrsh.w	r2, [r2]
 8000b52:	fb02 f303 	mul.w	r3, r2, r3
 8000b56:	139b      	asrs	r3, r3, #14
 8000b58:	613b      	str	r3, [r7, #16]
	t_fine = var1 + var2;
 8000b5a:	697a      	ldr	r2, [r7, #20]
 8000b5c:	693b      	ldr	r3, [r7, #16]
 8000b5e:	4413      	add	r3, r2
 8000b60:	4a0b      	ldr	r2, [pc, #44]	@ (8000b90 <BME280_compensate_T_int32+0x80>)
 8000b62:	6013      	str	r3, [r2, #0]
	T = (t_fine * 5 + 128) >> 8;
 8000b64:	4b0a      	ldr	r3, [pc, #40]	@ (8000b90 <BME280_compensate_T_int32+0x80>)
 8000b66:	681a      	ldr	r2, [r3, #0]
 8000b68:	4613      	mov	r3, r2
 8000b6a:	009b      	lsls	r3, r3, #2
 8000b6c:	4413      	add	r3, r2
 8000b6e:	3380      	adds	r3, #128	@ 0x80
 8000b70:	121b      	asrs	r3, r3, #8
 8000b72:	60fb      	str	r3, [r7, #12]
	return T;
 8000b74:	68fb      	ldr	r3, [r7, #12]
}
 8000b76:	4618      	mov	r0, r3
 8000b78:	371c      	adds	r7, #28
 8000b7a:	46bd      	mov	sp, r7
 8000b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b80:	4770      	bx	lr
 8000b82:	bf00      	nop
 8000b84:	20000300 	.word	0x20000300
 8000b88:	20000308 	.word	0x20000308
 8000b8c:	2000030a 	.word	0x2000030a
 8000b90:	20000324 	.word	0x20000324

08000b94 <BME280_compensate_P_int64>:
#if SUPPORT_64BIT
/* Returns pressure in Pa as unsigned 32 bit integer in Q24.8 format (24 integer bits and 8 fractional bits).
   Output value of “24674867” represents 24674867/256 = 96386.2 Pa = 963.862 hPa
*/
uint32_t BME280_compensate_P_int64(int32_t adc_P)
{
 8000b94:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8000b98:	b0ca      	sub	sp, #296	@ 0x128
 8000b9a:	af00      	add	r7, sp, #0
 8000b9c:	f8c7 010c 	str.w	r0, [r7, #268]	@ 0x10c
	int64_t var1, var2, p;
	var1 = ((int64_t)t_fine) - 128000;
 8000ba0:	4baf      	ldr	r3, [pc, #700]	@ (8000e60 <BME280_compensate_P_int64+0x2cc>)
 8000ba2:	681b      	ldr	r3, [r3, #0]
 8000ba4:	17da      	asrs	r2, r3, #31
 8000ba6:	461c      	mov	r4, r3
 8000ba8:	4615      	mov	r5, r2
 8000baa:	f5b4 3afa 	subs.w	sl, r4, #128000	@ 0x1f400
 8000bae:	f145 3bff 	adc.w	fp, r5, #4294967295
 8000bb2:	e9c7 ab48 	strd	sl, fp, [r7, #288]	@ 0x120
	var2 = var1 * var1 * (int64_t)dig_P6;
 8000bb6:	f8d7 2124 	ldr.w	r2, [r7, #292]	@ 0x124
 8000bba:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8000bbe:	fb03 f102 	mul.w	r1, r3, r2
 8000bc2:	f8d7 2124 	ldr.w	r2, [r7, #292]	@ 0x124
 8000bc6:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8000bca:	fb02 f303 	mul.w	r3, r2, r3
 8000bce:	18ca      	adds	r2, r1, r3
 8000bd0:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8000bd4:	fba3 8903 	umull	r8, r9, r3, r3
 8000bd8:	eb02 0309 	add.w	r3, r2, r9
 8000bdc:	4699      	mov	r9, r3
 8000bde:	4ba1      	ldr	r3, [pc, #644]	@ (8000e64 <BME280_compensate_P_int64+0x2d0>)
 8000be0:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000be4:	b21b      	sxth	r3, r3
 8000be6:	17da      	asrs	r2, r3, #31
 8000be8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8000bec:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8000bf0:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	@ 0xb8
 8000bf4:	4603      	mov	r3, r0
 8000bf6:	fb03 f209 	mul.w	r2, r3, r9
 8000bfa:	460b      	mov	r3, r1
 8000bfc:	fb08 f303 	mul.w	r3, r8, r3
 8000c00:	4413      	add	r3, r2
 8000c02:	4602      	mov	r2, r0
 8000c04:	fba8 1202 	umull	r1, r2, r8, r2
 8000c08:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8000c0c:	460a      	mov	r2, r1
 8000c0e:	f8c7 20c0 	str.w	r2, [r7, #192]	@ 0xc0
 8000c12:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8000c16:	4413      	add	r3, r2
 8000c18:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8000c1c:	e9d7 3430 	ldrd	r3, r4, [r7, #192]	@ 0xc0
 8000c20:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
 8000c24:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
	var2 = var2 + ((var1*(int64_t)dig_P5)<<17);
 8000c28:	4b8f      	ldr	r3, [pc, #572]	@ (8000e68 <BME280_compensate_P_int64+0x2d4>)
 8000c2a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000c2e:	b21b      	sxth	r3, r3
 8000c30:	17da      	asrs	r2, r3, #31
 8000c32:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8000c36:	f8c7 20b4 	str.w	r2, [r7, #180]	@ 0xb4
 8000c3a:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8000c3e:	e9d7 452c 	ldrd	r4, r5, [r7, #176]	@ 0xb0
 8000c42:	462a      	mov	r2, r5
 8000c44:	fb02 f203 	mul.w	r2, r2, r3
 8000c48:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8000c4c:	4621      	mov	r1, r4
 8000c4e:	fb01 f303 	mul.w	r3, r1, r3
 8000c52:	441a      	add	r2, r3
 8000c54:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8000c58:	4621      	mov	r1, r4
 8000c5a:	fba3 1301 	umull	r1, r3, r3, r1
 8000c5e:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8000c62:	460b      	mov	r3, r1
 8000c64:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8000c68:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8000c6c:	18d3      	adds	r3, r2, r3
 8000c6e:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8000c72:	f04f 0000 	mov.w	r0, #0
 8000c76:	f04f 0100 	mov.w	r1, #0
 8000c7a:	e9d7 4540 	ldrd	r4, r5, [r7, #256]	@ 0x100
 8000c7e:	462b      	mov	r3, r5
 8000c80:	0459      	lsls	r1, r3, #17
 8000c82:	4623      	mov	r3, r4
 8000c84:	ea41 31d3 	orr.w	r1, r1, r3, lsr #15
 8000c88:	4623      	mov	r3, r4
 8000c8a:	0458      	lsls	r0, r3, #17
 8000c8c:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 8000c90:	1814      	adds	r4, r2, r0
 8000c92:	643c      	str	r4, [r7, #64]	@ 0x40
 8000c94:	414b      	adcs	r3, r1
 8000c96:	647b      	str	r3, [r7, #68]	@ 0x44
 8000c98:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	@ 0x40
 8000c9c:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
	var2 = var2 + (((int64_t)dig_P4)<<35);
 8000ca0:	4b72      	ldr	r3, [pc, #456]	@ (8000e6c <BME280_compensate_P_int64+0x2d8>)
 8000ca2:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000ca6:	b21b      	sxth	r3, r3
 8000ca8:	17da      	asrs	r2, r3, #31
 8000caa:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8000cae:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8000cb2:	f04f 0000 	mov.w	r0, #0
 8000cb6:	f04f 0100 	mov.w	r1, #0
 8000cba:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8000cbe:	00d9      	lsls	r1, r3, #3
 8000cc0:	2000      	movs	r0, #0
 8000cc2:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 8000cc6:	1814      	adds	r4, r2, r0
 8000cc8:	63bc      	str	r4, [r7, #56]	@ 0x38
 8000cca:	414b      	adcs	r3, r1
 8000ccc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8000cce:	e9d7 340e 	ldrd	r3, r4, [r7, #56]	@ 0x38
 8000cd2:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
	var1 = ((var1 * var1 * (int64_t)dig_P3)>>8) + ((var1 * (int64_t)dig_P2)<<12);
 8000cd6:	f8d7 2124 	ldr.w	r2, [r7, #292]	@ 0x124
 8000cda:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8000cde:	fb03 f102 	mul.w	r1, r3, r2
 8000ce2:	f8d7 2124 	ldr.w	r2, [r7, #292]	@ 0x124
 8000ce6:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8000cea:	fb02 f303 	mul.w	r3, r2, r3
 8000cee:	18ca      	adds	r2, r1, r3
 8000cf0:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8000cf4:	fba3 1303 	umull	r1, r3, r3, r3
 8000cf8:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8000cfc:	460b      	mov	r3, r1
 8000cfe:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8000d02:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8000d06:	18d3      	adds	r3, r2, r3
 8000d08:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8000d0c:	4b58      	ldr	r3, [pc, #352]	@ (8000e70 <BME280_compensate_P_int64+0x2dc>)
 8000d0e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000d12:	b21b      	sxth	r3, r3
 8000d14:	17da      	asrs	r2, r3, #31
 8000d16:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8000d1a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8000d1e:	e9d7 453e 	ldrd	r4, r5, [r7, #248]	@ 0xf8
 8000d22:	462b      	mov	r3, r5
 8000d24:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8000d28:	4642      	mov	r2, r8
 8000d2a:	fb02 f203 	mul.w	r2, r2, r3
 8000d2e:	464b      	mov	r3, r9
 8000d30:	4621      	mov	r1, r4
 8000d32:	fb01 f303 	mul.w	r3, r1, r3
 8000d36:	4413      	add	r3, r2
 8000d38:	4622      	mov	r2, r4
 8000d3a:	4641      	mov	r1, r8
 8000d3c:	fba2 1201 	umull	r1, r2, r2, r1
 8000d40:	f8c7 20f4 	str.w	r2, [r7, #244]	@ 0xf4
 8000d44:	460a      	mov	r2, r1
 8000d46:	f8c7 20f0 	str.w	r2, [r7, #240]	@ 0xf0
 8000d4a:	f8d7 20f4 	ldr.w	r2, [r7, #244]	@ 0xf4
 8000d4e:	4413      	add	r3, r2
 8000d50:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8000d54:	f04f 0000 	mov.w	r0, #0
 8000d58:	f04f 0100 	mov.w	r1, #0
 8000d5c:	e9d7 453c 	ldrd	r4, r5, [r7, #240]	@ 0xf0
 8000d60:	4623      	mov	r3, r4
 8000d62:	0a18      	lsrs	r0, r3, #8
 8000d64:	462b      	mov	r3, r5
 8000d66:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 8000d6a:	462b      	mov	r3, r5
 8000d6c:	1219      	asrs	r1, r3, #8
 8000d6e:	4b41      	ldr	r3, [pc, #260]	@ (8000e74 <BME280_compensate_P_int64+0x2e0>)
 8000d70:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000d74:	b21b      	sxth	r3, r3
 8000d76:	17da      	asrs	r2, r3, #31
 8000d78:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8000d7c:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8000d80:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8000d84:	e9d7 8926 	ldrd	r8, r9, [r7, #152]	@ 0x98
 8000d88:	464a      	mov	r2, r9
 8000d8a:	fb02 f203 	mul.w	r2, r2, r3
 8000d8e:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8000d92:	4644      	mov	r4, r8
 8000d94:	fb04 f303 	mul.w	r3, r4, r3
 8000d98:	441a      	add	r2, r3
 8000d9a:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8000d9e:	4644      	mov	r4, r8
 8000da0:	fba3 4304 	umull	r4, r3, r3, r4
 8000da4:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8000da8:	4623      	mov	r3, r4
 8000daa:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8000dae:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8000db2:	18d3      	adds	r3, r2, r3
 8000db4:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8000db8:	f04f 0200 	mov.w	r2, #0
 8000dbc:	f04f 0300 	mov.w	r3, #0
 8000dc0:	e9d7 893a 	ldrd	r8, r9, [r7, #232]	@ 0xe8
 8000dc4:	464c      	mov	r4, r9
 8000dc6:	0323      	lsls	r3, r4, #12
 8000dc8:	4644      	mov	r4, r8
 8000dca:	ea43 5314 	orr.w	r3, r3, r4, lsr #20
 8000dce:	4644      	mov	r4, r8
 8000dd0:	0322      	lsls	r2, r4, #12
 8000dd2:	1884      	adds	r4, r0, r2
 8000dd4:	633c      	str	r4, [r7, #48]	@ 0x30
 8000dd6:	eb41 0303 	adc.w	r3, r1, r3
 8000dda:	637b      	str	r3, [r7, #52]	@ 0x34
 8000ddc:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	@ 0x30
 8000de0:	e9c7 3448 	strd	r3, r4, [r7, #288]	@ 0x120
	var1 = (((((int64_t)1)<<47)+var1))*((int64_t)dig_P1)>>33;
 8000de4:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 8000de8:	f503 4100 	add.w	r1, r3, #32768	@ 0x8000
 8000dec:	f8c7 1094 	str.w	r1, [r7, #148]	@ 0x94
 8000df0:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
 8000df4:	4b20      	ldr	r3, [pc, #128]	@ (8000e78 <BME280_compensate_P_int64+0x2e4>)
 8000df6:	881b      	ldrh	r3, [r3, #0]
 8000df8:	b29b      	uxth	r3, r3
 8000dfa:	2200      	movs	r2, #0
 8000dfc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8000e00:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8000e04:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8000e08:	462b      	mov	r3, r5
 8000e0a:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8000e0e:	4642      	mov	r2, r8
 8000e10:	fb02 f203 	mul.w	r2, r2, r3
 8000e14:	464b      	mov	r3, r9
 8000e16:	4621      	mov	r1, r4
 8000e18:	fb01 f303 	mul.w	r3, r1, r3
 8000e1c:	4413      	add	r3, r2
 8000e1e:	4622      	mov	r2, r4
 8000e20:	4641      	mov	r1, r8
 8000e22:	fba2 1201 	umull	r1, r2, r2, r1
 8000e26:	f8c7 20e4 	str.w	r2, [r7, #228]	@ 0xe4
 8000e2a:	460a      	mov	r2, r1
 8000e2c:	f8c7 20e0 	str.w	r2, [r7, #224]	@ 0xe0
 8000e30:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8000e34:	4413      	add	r3, r2
 8000e36:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8000e3a:	f04f 0200 	mov.w	r2, #0
 8000e3e:	f04f 0300 	mov.w	r3, #0
 8000e42:	e9d7 4538 	ldrd	r4, r5, [r7, #224]	@ 0xe0
 8000e46:	4629      	mov	r1, r5
 8000e48:	104a      	asrs	r2, r1, #1
 8000e4a:	4629      	mov	r1, r5
 8000e4c:	17cb      	asrs	r3, r1, #31
 8000e4e:	e9c7 2348 	strd	r2, r3, [r7, #288]	@ 0x120
	if (var1 == 0)
 8000e52:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 8000e56:	4313      	orrs	r3, r2
 8000e58:	d110      	bne.n	8000e7c <BME280_compensate_P_int64+0x2e8>
	{
		return 0; // avoid exception caused by division by zero
 8000e5a:	2300      	movs	r3, #0
 8000e5c:	e154      	b.n	8001108 <BME280_compensate_P_int64+0x574>
 8000e5e:	bf00      	nop
 8000e60:	20000324 	.word	0x20000324
 8000e64:	20000314 	.word	0x20000314
 8000e68:	20000312 	.word	0x20000312
 8000e6c:	20000310 	.word	0x20000310
 8000e70:	2000030e 	.word	0x2000030e
 8000e74:	2000030c 	.word	0x2000030c
 8000e78:	20000302 	.word	0x20000302
	}
	p = 1048576-adc_P;
 8000e7c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8000e80:	f5c3 1380 	rsb	r3, r3, #1048576	@ 0x100000
 8000e84:	17da      	asrs	r2, r3, #31
 8000e86:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000e88:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8000e8a:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	@ 0x28
 8000e8e:	e9c7 3444 	strd	r3, r4, [r7, #272]	@ 0x110
	p = (((p<<31)-var2)*3125)/var1;
 8000e92:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8000e96:	105b      	asrs	r3, r3, #1
 8000e98:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8000e9c:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8000ea0:	07db      	lsls	r3, r3, #31
 8000ea2:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8000ea6:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 8000eaa:	e9d7 4520 	ldrd	r4, r5, [r7, #128]	@ 0x80
 8000eae:	4621      	mov	r1, r4
 8000eb0:	1a89      	subs	r1, r1, r2
 8000eb2:	67b9      	str	r1, [r7, #120]	@ 0x78
 8000eb4:	4629      	mov	r1, r5
 8000eb6:	eb61 0303 	sbc.w	r3, r1, r3
 8000eba:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8000ebc:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8000ec0:	4622      	mov	r2, r4
 8000ec2:	462b      	mov	r3, r5
 8000ec4:	1891      	adds	r1, r2, r2
 8000ec6:	6239      	str	r1, [r7, #32]
 8000ec8:	415b      	adcs	r3, r3
 8000eca:	627b      	str	r3, [r7, #36]	@ 0x24
 8000ecc:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8000ed0:	4621      	mov	r1, r4
 8000ed2:	1851      	adds	r1, r2, r1
 8000ed4:	61b9      	str	r1, [r7, #24]
 8000ed6:	4629      	mov	r1, r5
 8000ed8:	414b      	adcs	r3, r1
 8000eda:	61fb      	str	r3, [r7, #28]
 8000edc:	f04f 0200 	mov.w	r2, #0
 8000ee0:	f04f 0300 	mov.w	r3, #0
 8000ee4:	e9d7 8906 	ldrd	r8, r9, [r7, #24]
 8000ee8:	4649      	mov	r1, r9
 8000eea:	018b      	lsls	r3, r1, #6
 8000eec:	4641      	mov	r1, r8
 8000eee:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8000ef2:	4641      	mov	r1, r8
 8000ef4:	018a      	lsls	r2, r1, #6
 8000ef6:	4641      	mov	r1, r8
 8000ef8:	1889      	adds	r1, r1, r2
 8000efa:	6139      	str	r1, [r7, #16]
 8000efc:	4649      	mov	r1, r9
 8000efe:	eb43 0101 	adc.w	r1, r3, r1
 8000f02:	6179      	str	r1, [r7, #20]
 8000f04:	f04f 0200 	mov.w	r2, #0
 8000f08:	f04f 0300 	mov.w	r3, #0
 8000f0c:	e9d7 8904 	ldrd	r8, r9, [r7, #16]
 8000f10:	4649      	mov	r1, r9
 8000f12:	008b      	lsls	r3, r1, #2
 8000f14:	4641      	mov	r1, r8
 8000f16:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8000f1a:	4641      	mov	r1, r8
 8000f1c:	008a      	lsls	r2, r1, #2
 8000f1e:	4610      	mov	r0, r2
 8000f20:	4619      	mov	r1, r3
 8000f22:	4603      	mov	r3, r0
 8000f24:	4622      	mov	r2, r4
 8000f26:	189b      	adds	r3, r3, r2
 8000f28:	60bb      	str	r3, [r7, #8]
 8000f2a:	460b      	mov	r3, r1
 8000f2c:	462a      	mov	r2, r5
 8000f2e:	eb42 0303 	adc.w	r3, r2, r3
 8000f32:	60fb      	str	r3, [r7, #12]
 8000f34:	f04f 0200 	mov.w	r2, #0
 8000f38:	f04f 0300 	mov.w	r3, #0
 8000f3c:	e9d7 8902 	ldrd	r8, r9, [r7, #8]
 8000f40:	4649      	mov	r1, r9
 8000f42:	008b      	lsls	r3, r1, #2
 8000f44:	4641      	mov	r1, r8
 8000f46:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8000f4a:	4641      	mov	r1, r8
 8000f4c:	008a      	lsls	r2, r1, #2
 8000f4e:	4610      	mov	r0, r2
 8000f50:	4619      	mov	r1, r3
 8000f52:	4603      	mov	r3, r0
 8000f54:	4622      	mov	r2, r4
 8000f56:	189b      	adds	r3, r3, r2
 8000f58:	673b      	str	r3, [r7, #112]	@ 0x70
 8000f5a:	462b      	mov	r3, r5
 8000f5c:	460a      	mov	r2, r1
 8000f5e:	eb42 0303 	adc.w	r3, r2, r3
 8000f62:	677b      	str	r3, [r7, #116]	@ 0x74
 8000f64:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 8000f68:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
 8000f6c:	f7ff f9d0 	bl	8000310 <__aeabi_ldivmod>
 8000f70:	4602      	mov	r2, r0
 8000f72:	460b      	mov	r3, r1
 8000f74:	e9c7 2344 	strd	r2, r3, [r7, #272]	@ 0x110
	var1 = (((int64_t)dig_P9) * (p>>13) * (p>>13)) >> 25;
 8000f78:	4b66      	ldr	r3, [pc, #408]	@ (8001114 <BME280_compensate_P_int64+0x580>)
 8000f7a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000f7e:	b21b      	sxth	r3, r3
 8000f80:	17da      	asrs	r2, r3, #31
 8000f82:	66bb      	str	r3, [r7, #104]	@ 0x68
 8000f84:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8000f86:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	@ 0x110
 8000f8a:	f04f 0000 	mov.w	r0, #0
 8000f8e:	f04f 0100 	mov.w	r1, #0
 8000f92:	0b50      	lsrs	r0, r2, #13
 8000f94:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 8000f98:	1359      	asrs	r1, r3, #13
 8000f9a:	e9d7 451a 	ldrd	r4, r5, [r7, #104]	@ 0x68
 8000f9e:	462b      	mov	r3, r5
 8000fa0:	fb00 f203 	mul.w	r2, r0, r3
 8000fa4:	4623      	mov	r3, r4
 8000fa6:	fb03 f301 	mul.w	r3, r3, r1
 8000faa:	4413      	add	r3, r2
 8000fac:	4622      	mov	r2, r4
 8000fae:	fba2 1200 	umull	r1, r2, r2, r0
 8000fb2:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8000fb6:	460a      	mov	r2, r1
 8000fb8:	f8c7 20d8 	str.w	r2, [r7, #216]	@ 0xd8
 8000fbc:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8000fc0:	4413      	add	r3, r2
 8000fc2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8000fc6:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	@ 0x110
 8000fca:	f04f 0000 	mov.w	r0, #0
 8000fce:	f04f 0100 	mov.w	r1, #0
 8000fd2:	0b50      	lsrs	r0, r2, #13
 8000fd4:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 8000fd8:	1359      	asrs	r1, r3, #13
 8000fda:	e9d7 4536 	ldrd	r4, r5, [r7, #216]	@ 0xd8
 8000fde:	462b      	mov	r3, r5
 8000fe0:	fb00 f203 	mul.w	r2, r0, r3
 8000fe4:	4623      	mov	r3, r4
 8000fe6:	fb03 f301 	mul.w	r3, r3, r1
 8000fea:	4413      	add	r3, r2
 8000fec:	4622      	mov	r2, r4
 8000fee:	fba2 1200 	umull	r1, r2, r2, r0
 8000ff2:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8000ff6:	460a      	mov	r2, r1
 8000ff8:	f8c7 20d0 	str.w	r2, [r7, #208]	@ 0xd0
 8000ffc:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 8001000:	4413      	add	r3, r2
 8001002:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8001006:	f04f 0200 	mov.w	r2, #0
 800100a:	f04f 0300 	mov.w	r3, #0
 800100e:	e9d7 4534 	ldrd	r4, r5, [r7, #208]	@ 0xd0
 8001012:	4621      	mov	r1, r4
 8001014:	0e4a      	lsrs	r2, r1, #25
 8001016:	4629      	mov	r1, r5
 8001018:	ea42 12c1 	orr.w	r2, r2, r1, lsl #7
 800101c:	4629      	mov	r1, r5
 800101e:	164b      	asrs	r3, r1, #25
 8001020:	e9c7 2348 	strd	r2, r3, [r7, #288]	@ 0x120
	var2 = (((int64_t)dig_P8) * p) >> 19;
 8001024:	4b3c      	ldr	r3, [pc, #240]	@ (8001118 <BME280_compensate_P_int64+0x584>)
 8001026:	f9b3 3000 	ldrsh.w	r3, [r3]
 800102a:	b21b      	sxth	r3, r3
 800102c:	17da      	asrs	r2, r3, #31
 800102e:	663b      	str	r3, [r7, #96]	@ 0x60
 8001030:	667a      	str	r2, [r7, #100]	@ 0x64
 8001032:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8001036:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 800103a:	462a      	mov	r2, r5
 800103c:	fb02 f203 	mul.w	r2, r2, r3
 8001040:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8001044:	4621      	mov	r1, r4
 8001046:	fb01 f303 	mul.w	r3, r1, r3
 800104a:	4413      	add	r3, r2
 800104c:	f8d7 2110 	ldr.w	r2, [r7, #272]	@ 0x110
 8001050:	4621      	mov	r1, r4
 8001052:	fba2 1201 	umull	r1, r2, r2, r1
 8001056:	f8c7 20cc 	str.w	r2, [r7, #204]	@ 0xcc
 800105a:	460a      	mov	r2, r1
 800105c:	f8c7 20c8 	str.w	r2, [r7, #200]	@ 0xc8
 8001060:	f8d7 20cc 	ldr.w	r2, [r7, #204]	@ 0xcc
 8001064:	4413      	add	r3, r2
 8001066:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800106a:	f04f 0200 	mov.w	r2, #0
 800106e:	f04f 0300 	mov.w	r3, #0
 8001072:	e9d7 4532 	ldrd	r4, r5, [r7, #200]	@ 0xc8
 8001076:	4621      	mov	r1, r4
 8001078:	0cca      	lsrs	r2, r1, #19
 800107a:	4629      	mov	r1, r5
 800107c:	ea42 3241 	orr.w	r2, r2, r1, lsl #13
 8001080:	4629      	mov	r1, r5
 8001082:	14cb      	asrs	r3, r1, #19
 8001084:	e9c7 2346 	strd	r2, r3, [r7, #280]	@ 0x118
	p = ((p + var1 + var2) >> 8) + (((int64_t)dig_P7)<<4);
 8001088:	e9d7 0144 	ldrd	r0, r1, [r7, #272]	@ 0x110
 800108c:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 8001090:	1884      	adds	r4, r0, r2
 8001092:	65bc      	str	r4, [r7, #88]	@ 0x58
 8001094:	eb41 0303 	adc.w	r3, r1, r3
 8001098:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800109a:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 800109e:	e9d7 4516 	ldrd	r4, r5, [r7, #88]	@ 0x58
 80010a2:	4621      	mov	r1, r4
 80010a4:	1889      	adds	r1, r1, r2
 80010a6:	6539      	str	r1, [r7, #80]	@ 0x50
 80010a8:	4629      	mov	r1, r5
 80010aa:	eb43 0101 	adc.w	r1, r3, r1
 80010ae:	6579      	str	r1, [r7, #84]	@ 0x54
 80010b0:	f04f 0000 	mov.w	r0, #0
 80010b4:	f04f 0100 	mov.w	r1, #0
 80010b8:	e9d7 4514 	ldrd	r4, r5, [r7, #80]	@ 0x50
 80010bc:	4623      	mov	r3, r4
 80010be:	0a18      	lsrs	r0, r3, #8
 80010c0:	462b      	mov	r3, r5
 80010c2:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 80010c6:	462b      	mov	r3, r5
 80010c8:	1219      	asrs	r1, r3, #8
 80010ca:	4b14      	ldr	r3, [pc, #80]	@ (800111c <BME280_compensate_P_int64+0x588>)
 80010cc:	f9b3 3000 	ldrsh.w	r3, [r3]
 80010d0:	b21b      	sxth	r3, r3
 80010d2:	17da      	asrs	r2, r3, #31
 80010d4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80010d6:	64fa      	str	r2, [r7, #76]	@ 0x4c
 80010d8:	f04f 0200 	mov.w	r2, #0
 80010dc:	f04f 0300 	mov.w	r3, #0
 80010e0:	e9d7 8912 	ldrd	r8, r9, [r7, #72]	@ 0x48
 80010e4:	464c      	mov	r4, r9
 80010e6:	0123      	lsls	r3, r4, #4
 80010e8:	4644      	mov	r4, r8
 80010ea:	ea43 7314 	orr.w	r3, r3, r4, lsr #28
 80010ee:	4644      	mov	r4, r8
 80010f0:	0122      	lsls	r2, r4, #4
 80010f2:	1884      	adds	r4, r0, r2
 80010f4:	603c      	str	r4, [r7, #0]
 80010f6:	eb41 0303 	adc.w	r3, r1, r3
 80010fa:	607b      	str	r3, [r7, #4]
 80010fc:	e9d7 3400 	ldrd	r3, r4, [r7]
 8001100:	e9c7 3444 	strd	r3, r4, [r7, #272]	@ 0x110
	return (uint32_t)p;
 8001104:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
}
 8001108:	4618      	mov	r0, r3
 800110a:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 800110e:	46bd      	mov	sp, r7
 8001110:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001114:	2000031a 	.word	0x2000031a
 8001118:	20000318 	.word	0x20000318
 800111c:	20000316 	.word	0x20000316

08001120 <bme280_compensate_H_int32>:

/* Returns humidity in %RH as unsigned 32 bit integer in Q22.10 format (22 integer and 10 fractional bits).
   Output value of “47445” represents 47445/1024 = 46.333 %RH
*/
uint32_t bme280_compensate_H_int32(int32_t adc_H)
{
 8001120:	b480      	push	{r7}
 8001122:	b085      	sub	sp, #20
 8001124:	af00      	add	r7, sp, #0
 8001126:	6078      	str	r0, [r7, #4]
	int32_t v_x1_u32r;
	v_x1_u32r = (t_fine - ((int32_t)76800));
 8001128:	4b2c      	ldr	r3, [pc, #176]	@ (80011dc <bme280_compensate_H_int32+0xbc>)
 800112a:	681b      	ldr	r3, [r3, #0]
 800112c:	f5a3 3396 	sub.w	r3, r3, #76800	@ 0x12c00
 8001130:	60fb      	str	r3, [r7, #12]
	v_x1_u32r = (((((adc_H << 14) - (((int32_t)dig_H4) << 20) - (((int32_t)dig_H5) *\
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	039a      	lsls	r2, r3, #14
 8001136:	4b2a      	ldr	r3, [pc, #168]	@ (80011e0 <bme280_compensate_H_int32+0xc0>)
 8001138:	f9b3 3000 	ldrsh.w	r3, [r3]
 800113c:	051b      	lsls	r3, r3, #20
 800113e:	1ad2      	subs	r2, r2, r3
 8001140:	4b28      	ldr	r3, [pc, #160]	@ (80011e4 <bme280_compensate_H_int32+0xc4>)
 8001142:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001146:	4619      	mov	r1, r3
 8001148:	68fb      	ldr	r3, [r7, #12]
 800114a:	fb01 f303 	mul.w	r3, r1, r3
 800114e:	1ad3      	subs	r3, r2, r3
			v_x1_u32r)) + ((int32_t)16384)) >> 15) * (((((((v_x1_u32r *\
 8001150:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8001154:	13db      	asrs	r3, r3, #15
					((int32_t)dig_H6)) >> 10) * (((v_x1_u32r * ((int32_t)dig_H3)) >> 11) +\
 8001156:	4a24      	ldr	r2, [pc, #144]	@ (80011e8 <bme280_compensate_H_int32+0xc8>)
 8001158:	f9b2 2000 	ldrsh.w	r2, [r2]
 800115c:	4611      	mov	r1, r2
			v_x1_u32r)) + ((int32_t)16384)) >> 15) * (((((((v_x1_u32r *\
 800115e:	68fa      	ldr	r2, [r7, #12]
 8001160:	fb01 f202 	mul.w	r2, r1, r2
					((int32_t)dig_H6)) >> 10) * (((v_x1_u32r * ((int32_t)dig_H3)) >> 11) +\
 8001164:	1292      	asrs	r2, r2, #10
 8001166:	4921      	ldr	r1, [pc, #132]	@ (80011ec <bme280_compensate_H_int32+0xcc>)
 8001168:	8809      	ldrh	r1, [r1, #0]
 800116a:	4608      	mov	r0, r1
 800116c:	68f9      	ldr	r1, [r7, #12]
 800116e:	fb00 f101 	mul.w	r1, r0, r1
 8001172:	12c9      	asrs	r1, r1, #11
 8001174:	f501 4100 	add.w	r1, r1, #32768	@ 0x8000
 8001178:	fb01 f202 	mul.w	r2, r1, r2
							((int32_t)32768))) >> 10) + ((int32_t)2097152)) * ((int32_t)dig_H2) +\
 800117c:	1292      	asrs	r2, r2, #10
 800117e:	f502 1200 	add.w	r2, r2, #2097152	@ 0x200000
 8001182:	491b      	ldr	r1, [pc, #108]	@ (80011f0 <bme280_compensate_H_int32+0xd0>)
 8001184:	f9b1 1000 	ldrsh.w	r1, [r1]
 8001188:	fb01 f202 	mul.w	r2, r1, r2
 800118c:	f502 5200 	add.w	r2, r2, #8192	@ 0x2000
					8192) >> 14));
 8001190:	1392      	asrs	r2, r2, #14
	v_x1_u32r = (((((adc_H << 14) - (((int32_t)dig_H4) << 20) - (((int32_t)dig_H5) *\
 8001192:	fb02 f303 	mul.w	r3, r2, r3
 8001196:	60fb      	str	r3, [r7, #12]
	v_x1_u32r = (v_x1_u32r - (((((v_x1_u32r >> 15) * (v_x1_u32r >> 15)) >> 7) *\
 8001198:	68fb      	ldr	r3, [r7, #12]
 800119a:	13db      	asrs	r3, r3, #15
 800119c:	68fa      	ldr	r2, [r7, #12]
 800119e:	13d2      	asrs	r2, r2, #15
 80011a0:	fb02 f303 	mul.w	r3, r2, r3
 80011a4:	11db      	asrs	r3, r3, #7
			((int32_t)dig_H1)) >> 4));
 80011a6:	4a13      	ldr	r2, [pc, #76]	@ (80011f4 <bme280_compensate_H_int32+0xd4>)
 80011a8:	8812      	ldrh	r2, [r2, #0]
	v_x1_u32r = (v_x1_u32r - (((((v_x1_u32r >> 15) * (v_x1_u32r >> 15)) >> 7) *\
 80011aa:	fb02 f303 	mul.w	r3, r2, r3
			((int32_t)dig_H1)) >> 4));
 80011ae:	111b      	asrs	r3, r3, #4
	v_x1_u32r = (v_x1_u32r - (((((v_x1_u32r >> 15) * (v_x1_u32r >> 15)) >> 7) *\
 80011b0:	68fa      	ldr	r2, [r7, #12]
 80011b2:	1ad3      	subs	r3, r2, r3
 80011b4:	60fb      	str	r3, [r7, #12]
	v_x1_u32r = (v_x1_u32r < 0 ? 0 : v_x1_u32r);
 80011b6:	68fb      	ldr	r3, [r7, #12]
 80011b8:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 80011bc:	60fb      	str	r3, [r7, #12]
	v_x1_u32r = (v_x1_u32r > 419430400 ? 419430400 : v_x1_u32r);
 80011be:	68fb      	ldr	r3, [r7, #12]
 80011c0:	f1b3 5fc8 	cmp.w	r3, #419430400	@ 0x19000000
 80011c4:	bfa8      	it	ge
 80011c6:	f04f 53c8 	movge.w	r3, #419430400	@ 0x19000000
 80011ca:	60fb      	str	r3, [r7, #12]
	return (uint32_t)(v_x1_u32r>>12);
 80011cc:	68fb      	ldr	r3, [r7, #12]
 80011ce:	131b      	asrs	r3, r3, #12
}
 80011d0:	4618      	mov	r0, r3
 80011d2:	3714      	adds	r7, #20
 80011d4:	46bd      	mov	sp, r7
 80011d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011da:	4770      	bx	lr
 80011dc:	20000324 	.word	0x20000324
 80011e0:	2000031e 	.word	0x2000031e
 80011e4:	20000320 	.word	0x20000320
 80011e8:	20000322 	.word	0x20000322
 80011ec:	20000306 	.word	0x20000306
 80011f0:	2000031c 	.word	0x2000031c
 80011f4:	20000304 	.word	0x20000304

080011f8 <BME280_Measure>:

/* measure the temp, pressure and humidity
 * the values will be stored in the parameters passed to the function
 */
void BME280_Measure (void)
{
 80011f8:	b580      	push	{r7, lr}
 80011fa:	af00      	add	r7, sp, #0
	if (BMEReadRaw() == 0)
 80011fc:	f7ff fc38 	bl	8000a70 <BMEReadRaw>
 8001200:	4603      	mov	r3, r0
 8001202:	2b00      	cmp	r3, #0
 8001204:	d154      	bne.n	80012b0 <BME280_Measure+0xb8>
	{
		  if (tRaw == 0x800000) Temperature = 0; // value in case temp measurement was disabled
 8001206:	4b38      	ldr	r3, [pc, #224]	@ (80012e8 <BME280_Measure+0xf0>)
 8001208:	681b      	ldr	r3, [r3, #0]
 800120a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800120e:	d104      	bne.n	800121a <BME280_Measure+0x22>
 8001210:	4b36      	ldr	r3, [pc, #216]	@ (80012ec <BME280_Measure+0xf4>)
 8001212:	f04f 0200 	mov.w	r2, #0
 8001216:	601a      	str	r2, [r3, #0]
 8001218:	e011      	b.n	800123e <BME280_Measure+0x46>
		  else
		  {
			  Temperature = (BME280_compensate_T_int32 (tRaw))/100.0;  // as per datasheet, the temp is x100
 800121a:	4b33      	ldr	r3, [pc, #204]	@ (80012e8 <BME280_Measure+0xf0>)
 800121c:	681b      	ldr	r3, [r3, #0]
 800121e:	4618      	mov	r0, r3
 8001220:	f7ff fc76 	bl	8000b10 <BME280_compensate_T_int32>
 8001224:	ee07 0a90 	vmov	s15, r0
 8001228:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 800122c:	ed9f 5b28 	vldr	d5, [pc, #160]	@ 80012d0 <BME280_Measure+0xd8>
 8001230:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8001234:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8001238:	4b2c      	ldr	r3, [pc, #176]	@ (80012ec <BME280_Measure+0xf4>)
 800123a:	edc3 7a00 	vstr	s15, [r3]
		  }

		  if (pRaw == 0x800000) Pressure = 0; // value in case temp measurement was disabled
 800123e:	4b2c      	ldr	r3, [pc, #176]	@ (80012f0 <BME280_Measure+0xf8>)
 8001240:	681b      	ldr	r3, [r3, #0]
 8001242:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8001246:	d104      	bne.n	8001252 <BME280_Measure+0x5a>
 8001248:	4b2a      	ldr	r3, [pc, #168]	@ (80012f4 <BME280_Measure+0xfc>)
 800124a:	f04f 0200 	mov.w	r2, #0
 800124e:	601a      	str	r2, [r3, #0]
 8001250:	e011      	b.n	8001276 <BME280_Measure+0x7e>
		  else
		  {
#if SUPPORT_64BIT
			  Pressure = (BME280_compensate_P_int64 (pRaw))/256.0;  // as per datasheet, the pressure is x256
 8001252:	4b27      	ldr	r3, [pc, #156]	@ (80012f0 <BME280_Measure+0xf8>)
 8001254:	681b      	ldr	r3, [r3, #0]
 8001256:	4618      	mov	r0, r3
 8001258:	f7ff fc9c 	bl	8000b94 <BME280_compensate_P_int64>
 800125c:	ee07 0a90 	vmov	s15, r0
 8001260:	eeb8 6b67 	vcvt.f64.u32	d6, s15
 8001264:	ed9f 5b1c 	vldr	d5, [pc, #112]	@ 80012d8 <BME280_Measure+0xe0>
 8001268:	ee86 7b05 	vdiv.f64	d7, d6, d5
 800126c:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8001270:	4b20      	ldr	r3, [pc, #128]	@ (80012f4 <BME280_Measure+0xfc>)
 8001272:	edc3 7a00 	vstr	s15, [r3]
			  Pressure = (BME280_compensate_P_int32 (pRaw));  // as per datasheet, the pressure is Pa

#endif
		  }

		  if (hRaw == 0x8000) Humidity = 0; // value in case temp measurement was disabled
 8001276:	4b20      	ldr	r3, [pc, #128]	@ (80012f8 <BME280_Measure+0x100>)
 8001278:	681b      	ldr	r3, [r3, #0]
 800127a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800127e:	d104      	bne.n	800128a <BME280_Measure+0x92>
 8001280:	4b1e      	ldr	r3, [pc, #120]	@ (80012fc <BME280_Measure+0x104>)
 8001282:	f04f 0200 	mov.w	r2, #0
 8001286:	601a      	str	r2, [r3, #0]
	// if the device is detached
	else
	{
		Temperature = Pressure = Humidity = 0;
	}
}
 8001288:	e01e      	b.n	80012c8 <BME280_Measure+0xd0>
			  Humidity = (bme280_compensate_H_int32 (hRaw))/1024.0;  // as per datasheet, the temp is x1024
 800128a:	4b1b      	ldr	r3, [pc, #108]	@ (80012f8 <BME280_Measure+0x100>)
 800128c:	681b      	ldr	r3, [r3, #0]
 800128e:	4618      	mov	r0, r3
 8001290:	f7ff ff46 	bl	8001120 <bme280_compensate_H_int32>
 8001294:	ee07 0a90 	vmov	s15, r0
 8001298:	eeb8 6b67 	vcvt.f64.u32	d6, s15
 800129c:	ed9f 5b10 	vldr	d5, [pc, #64]	@ 80012e0 <BME280_Measure+0xe8>
 80012a0:	ee86 7b05 	vdiv.f64	d7, d6, d5
 80012a4:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80012a8:	4b14      	ldr	r3, [pc, #80]	@ (80012fc <BME280_Measure+0x104>)
 80012aa:	edc3 7a00 	vstr	s15, [r3]
}
 80012ae:	e00b      	b.n	80012c8 <BME280_Measure+0xd0>
		Temperature = Pressure = Humidity = 0;
 80012b0:	4b12      	ldr	r3, [pc, #72]	@ (80012fc <BME280_Measure+0x104>)
 80012b2:	f04f 0200 	mov.w	r2, #0
 80012b6:	601a      	str	r2, [r3, #0]
 80012b8:	4b10      	ldr	r3, [pc, #64]	@ (80012fc <BME280_Measure+0x104>)
 80012ba:	681b      	ldr	r3, [r3, #0]
 80012bc:	4a0d      	ldr	r2, [pc, #52]	@ (80012f4 <BME280_Measure+0xfc>)
 80012be:	6013      	str	r3, [r2, #0]
 80012c0:	4b0c      	ldr	r3, [pc, #48]	@ (80012f4 <BME280_Measure+0xfc>)
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	4a09      	ldr	r2, [pc, #36]	@ (80012ec <BME280_Measure+0xf4>)
 80012c6:	6013      	str	r3, [r2, #0]
}
 80012c8:	bf00      	nop
 80012ca:	bd80      	pop	{r7, pc}
 80012cc:	f3af 8000 	nop.w
 80012d0:	00000000 	.word	0x00000000
 80012d4:	40590000 	.word	0x40590000
 80012d8:	00000000 	.word	0x00000000
 80012dc:	40700000 	.word	0x40700000
 80012e0:	00000000 	.word	0x00000000
 80012e4:	40900000 	.word	0x40900000
 80012e8:	200002f4 	.word	0x200002f4
 80012ec:	200005c8 	.word	0x200005c8
 80012f0:	200002f8 	.word	0x200002f8
 80012f4:	200005cc 	.word	0x200005cc
 80012f8:	200002fc 	.word	0x200002fc
 80012fc:	200005d0 	.word	0x200005d0

08001300 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8001300:	b480      	push	{r7}
 8001302:	b085      	sub	sp, #20
 8001304:	af00      	add	r7, sp, #0
 8001306:	60f8      	str	r0, [r7, #12]
 8001308:	60b9      	str	r1, [r7, #8]
 800130a:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 800130c:	68fb      	ldr	r3, [r7, #12]
 800130e:	4a07      	ldr	r2, [pc, #28]	@ (800132c <vApplicationGetIdleTaskMemory+0x2c>)
 8001310:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8001312:	68bb      	ldr	r3, [r7, #8]
 8001314:	4a06      	ldr	r2, [pc, #24]	@ (8001330 <vApplicationGetIdleTaskMemory+0x30>)
 8001316:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	2280      	movs	r2, #128	@ 0x80
 800131c:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 800131e:	bf00      	nop
 8001320:	3714      	adds	r7, #20
 8001322:	46bd      	mov	sp, r7
 8001324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001328:	4770      	bx	lr
 800132a:	bf00      	nop
 800132c:	20000328 	.word	0x20000328
 8001330:	200003c8 	.word	0x200003c8

08001334 <http_server>:

extern float Temperature, Pressure, Humidity;
extern uint8_t alert[3];
uint8_t datatest[50];
static void http_server(struct netconn *conn)
{
 8001334:	b580      	push	{r7, lr}
 8001336:	b090      	sub	sp, #64	@ 0x40
 8001338:	af02      	add	r7, sp, #8
 800133a:	6078      	str	r0, [r7, #4]
	char* buf;
	u16_t buflen;
	struct fs_file file;

	/* Read the data from the port, blocking if nothing yet there */
	recv_err = netconn_recv(conn, &inbuf);
 800133c:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001340:	4619      	mov	r1, r3
 8001342:	6878      	ldr	r0, [r7, #4]
 8001344:	f00e ff7e 	bl	8010244 <netconn_recv>
 8001348:	4603      	mov	r3, r0
 800134a:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

	if (recv_err == ERR_OK)
 800134e:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 8001352:	2b00      	cmp	r3, #0
 8001354:	f040 80f5 	bne.w	8001542 <http_server+0x20e>
	{
		if (netconn_err(conn) == ERR_OK)
 8001358:	6878      	ldr	r0, [r7, #4]
 800135a:	f00f f8fc 	bl	8010556 <netconn_err>
 800135e:	4603      	mov	r3, r0
 8001360:	2b00      	cmp	r3, #0
 8001362:	f040 80ee 	bne.w	8001542 <http_server+0x20e>
		{
			/* Get the data pointer and length of the data inside a netbuf */
			netbuf_data(inbuf, (void**)&buf, &buflen);
 8001366:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001368:	f107 0222 	add.w	r2, r7, #34	@ 0x22
 800136c:	f107 0124 	add.w	r1, r7, #36	@ 0x24
 8001370:	4618      	mov	r0, r3
 8001372:	f010 fd01 	bl	8011d78 <netbuf_data>

			/* Check if request to get the index.html */
			if (strncmp((char const *)buf,"GET /index.html",15)==0)
 8001376:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001378:	220f      	movs	r2, #15
 800137a:	4977      	ldr	r1, [pc, #476]	@ (8001558 <http_server+0x224>)
 800137c:	4618      	mov	r0, r3
 800137e:	f01c ff6e 	bl	801e25e <strncmp>
 8001382:	4603      	mov	r3, r0
 8001384:	2b00      	cmp	r3, #0
 8001386:	d113      	bne.n	80013b0 <http_server+0x7c>
			{
				fs_open(&file, "/index.html");
 8001388:	f107 030c 	add.w	r3, r7, #12
 800138c:	4973      	ldr	r1, [pc, #460]	@ (800155c <http_server+0x228>)
 800138e:	4618      	mov	r0, r3
 8001390:	f010 fef4 	bl	801217c <fs_open>
				netconn_write(conn, (const unsigned char*)(file.data), (size_t)file.len, NETCONN_NOCOPY);
 8001394:	68f9      	ldr	r1, [r7, #12]
 8001396:	693b      	ldr	r3, [r7, #16]
 8001398:	461a      	mov	r2, r3
 800139a:	2300      	movs	r3, #0
 800139c:	9300      	str	r3, [sp, #0]
 800139e:	2300      	movs	r3, #0
 80013a0:	6878      	ldr	r0, [r7, #4]
 80013a2:	f00e ffc9 	bl	8010338 <netconn_write_partly>
				fs_close(&file);
 80013a6:	f107 030c 	add.w	r3, r7, #12
 80013aa:	4618      	mov	r0, r3
 80013ac:	f010 ff24 	bl	80121f8 <fs_close>
			}

			if (strncmp((char const *)buf,"GET /img/humidity.png",21)==0)
 80013b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80013b2:	2215      	movs	r2, #21
 80013b4:	496a      	ldr	r1, [pc, #424]	@ (8001560 <http_server+0x22c>)
 80013b6:	4618      	mov	r0, r3
 80013b8:	f01c ff51 	bl	801e25e <strncmp>
 80013bc:	4603      	mov	r3, r0
 80013be:	2b00      	cmp	r3, #0
 80013c0:	d113      	bne.n	80013ea <http_server+0xb6>
			{

				fs_open(&file, "/img/humidity.png");
 80013c2:	f107 030c 	add.w	r3, r7, #12
 80013c6:	4967      	ldr	r1, [pc, #412]	@ (8001564 <http_server+0x230>)
 80013c8:	4618      	mov	r0, r3
 80013ca:	f010 fed7 	bl	801217c <fs_open>
				netconn_write(conn, (const unsigned char*)(file.data), (size_t)file.len, NETCONN_NOCOPY);
 80013ce:	68f9      	ldr	r1, [r7, #12]
 80013d0:	693b      	ldr	r3, [r7, #16]
 80013d2:	461a      	mov	r2, r3
 80013d4:	2300      	movs	r3, #0
 80013d6:	9300      	str	r3, [sp, #0]
 80013d8:	2300      	movs	r3, #0
 80013da:	6878      	ldr	r0, [r7, #4]
 80013dc:	f00e ffac 	bl	8010338 <netconn_write_partly>
				fs_close(&file);
 80013e0:	f107 030c 	add.w	r3, r7, #12
 80013e4:	4618      	mov	r0, r3
 80013e6:	f010 ff07 	bl	80121f8 <fs_close>

			}
			if (strncmp((char const *)buf,"GET /img/pressure.png",21)==0)
 80013ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80013ec:	2215      	movs	r2, #21
 80013ee:	495e      	ldr	r1, [pc, #376]	@ (8001568 <http_server+0x234>)
 80013f0:	4618      	mov	r0, r3
 80013f2:	f01c ff34 	bl	801e25e <strncmp>
 80013f6:	4603      	mov	r3, r0
 80013f8:	2b00      	cmp	r3, #0
 80013fa:	d113      	bne.n	8001424 <http_server+0xf0>
			{
				fs_open(&file, "/img/pressure.png");
 80013fc:	f107 030c 	add.w	r3, r7, #12
 8001400:	495a      	ldr	r1, [pc, #360]	@ (800156c <http_server+0x238>)
 8001402:	4618      	mov	r0, r3
 8001404:	f010 feba 	bl	801217c <fs_open>
				netconn_write(conn, (const unsigned char*)(file.data), (size_t)file.len, NETCONN_NOCOPY);
 8001408:	68f9      	ldr	r1, [r7, #12]
 800140a:	693b      	ldr	r3, [r7, #16]
 800140c:	461a      	mov	r2, r3
 800140e:	2300      	movs	r3, #0
 8001410:	9300      	str	r3, [sp, #0]
 8001412:	2300      	movs	r3, #0
 8001414:	6878      	ldr	r0, [r7, #4]
 8001416:	f00e ff8f 	bl	8010338 <netconn_write_partly>
				fs_close(&file);
 800141a:	f107 030c 	add.w	r3, r7, #12
 800141e:	4618      	mov	r0, r3
 8001420:	f010 feea 	bl	80121f8 <fs_close>

			}
			if (strncmp((char const *)buf,"GET /img/temperature.png",24)==0)
 8001424:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001426:	2218      	movs	r2, #24
 8001428:	4951      	ldr	r1, [pc, #324]	@ (8001570 <http_server+0x23c>)
 800142a:	4618      	mov	r0, r3
 800142c:	f01c ff17 	bl	801e25e <strncmp>
 8001430:	4603      	mov	r3, r0
 8001432:	2b00      	cmp	r3, #0
 8001434:	d113      	bne.n	800145e <http_server+0x12a>
			{
				fs_open(&file, "/img/temperature.png");
 8001436:	f107 030c 	add.w	r3, r7, #12
 800143a:	494e      	ldr	r1, [pc, #312]	@ (8001574 <http_server+0x240>)
 800143c:	4618      	mov	r0, r3
 800143e:	f010 fe9d 	bl	801217c <fs_open>
				netconn_write(conn, (const unsigned char*)(file.data), (size_t)file.len, NETCONN_NOCOPY);
 8001442:	68f9      	ldr	r1, [r7, #12]
 8001444:	693b      	ldr	r3, [r7, #16]
 8001446:	461a      	mov	r2, r3
 8001448:	2300      	movs	r3, #0
 800144a:	9300      	str	r3, [sp, #0]
 800144c:	2300      	movs	r3, #0
 800144e:	6878      	ldr	r0, [r7, #4]
 8001450:	f00e ff72 	bl	8010338 <netconn_write_partly>
				fs_close(&file);
 8001454:	f107 030c 	add.w	r3, r7, #12
 8001458:	4618      	mov	r0, r3
 800145a:	f010 fecd 	bl	80121f8 <fs_close>
			}

			if (strncmp((char const *)buf,"GET /get_value",14)==0)
 800145e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001460:	220e      	movs	r2, #14
 8001462:	4945      	ldr	r1, [pc, #276]	@ (8001578 <http_server+0x244>)
 8001464:	4618      	mov	r0, r3
 8001466:	f01c fefa 	bl	801e25e <strncmp>
 800146a:	4603      	mov	r3, r0
 800146c:	2b00      	cmp	r3, #0
 800146e:	d129      	bne.n	80014c4 <http_server+0x190>
			{
				char *pagedata;
				pagedata = pvPortMalloc(10);
 8001470:	200a      	movs	r0, #10
 8001472:	f00e f9b9 	bl	800f7e8 <pvPortMalloc>
 8001476:	6338      	str	r0, [r7, #48]	@ 0x30
				int len = sprintf (pagedata, "%d %d %d", (int)Temperature, (int)Pressure, (int)Humidity);
 8001478:	4b40      	ldr	r3, [pc, #256]	@ (800157c <http_server+0x248>)
 800147a:	edd3 7a00 	vldr	s15, [r3]
 800147e:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 8001482:	4b3f      	ldr	r3, [pc, #252]	@ (8001580 <http_server+0x24c>)
 8001484:	edd3 7a00 	vldr	s15, [r3]
 8001488:	eefd 6ae7 	vcvt.s32.f32	s13, s15
 800148c:	4b3d      	ldr	r3, [pc, #244]	@ (8001584 <http_server+0x250>)
 800148e:	edd3 7a00 	vldr	s15, [r3]
 8001492:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001496:	ee17 3a90 	vmov	r3, s15
 800149a:	9300      	str	r3, [sp, #0]
 800149c:	ee16 3a90 	vmov	r3, s13
 80014a0:	ee17 2a10 	vmov	r2, s14
 80014a4:	4938      	ldr	r1, [pc, #224]	@ (8001588 <http_server+0x254>)
 80014a6:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80014a8:	f01c fe42 	bl	801e130 <siprintf>
 80014ac:	62f8      	str	r0, [r7, #44]	@ 0x2c
				netconn_write(conn, (const unsigned char*)pagedata, (size_t)len, NETCONN_NOCOPY);
 80014ae:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80014b0:	2300      	movs	r3, #0
 80014b2:	9300      	str	r3, [sp, #0]
 80014b4:	2300      	movs	r3, #0
 80014b6:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80014b8:	6878      	ldr	r0, [r7, #4]
 80014ba:	f00e ff3d 	bl	8010338 <netconn_write_partly>
				vPortFree(pagedata);
 80014be:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80014c0:	f00e fa60 	bl	800f984 <vPortFree>
			}
			if (strncmp((char const *)buf,"GET /TEMP=",10)==0)
 80014c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80014c6:	220a      	movs	r2, #10
 80014c8:	4930      	ldr	r1, [pc, #192]	@ (800158c <http_server+0x258>)
 80014ca:	4618      	mov	r0, r3
 80014cc:	f01c fec7 	bl	801e25e <strncmp>
 80014d0:	4603      	mov	r3, r0
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	d104      	bne.n	80014e0 <http_server+0x1ac>
			{
				alert[0]=buf[10];
 80014d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80014d8:	330a      	adds	r3, #10
 80014da:	781a      	ldrb	r2, [r3, #0]
 80014dc:	4b2c      	ldr	r3, [pc, #176]	@ (8001590 <http_server+0x25c>)
 80014de:	701a      	strb	r2, [r3, #0]

			}
			if (strncmp((char const *)buf,"GET /PRES=",10)==0)
 80014e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80014e2:	220a      	movs	r2, #10
 80014e4:	492b      	ldr	r1, [pc, #172]	@ (8001594 <http_server+0x260>)
 80014e6:	4618      	mov	r0, r3
 80014e8:	f01c feb9 	bl	801e25e <strncmp>
 80014ec:	4603      	mov	r3, r0
 80014ee:	2b00      	cmp	r3, #0
 80014f0:	d104      	bne.n	80014fc <http_server+0x1c8>
						{

							alert[1]=buf[10];
 80014f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80014f4:	330a      	adds	r3, #10
 80014f6:	781a      	ldrb	r2, [r3, #0]
 80014f8:	4b25      	ldr	r3, [pc, #148]	@ (8001590 <http_server+0x25c>)
 80014fa:	705a      	strb	r2, [r3, #1]

						}
			if (strncmp((char const *)buf,"GET /HUMID=",11)==0)
 80014fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80014fe:	220b      	movs	r2, #11
 8001500:	4925      	ldr	r1, [pc, #148]	@ (8001598 <http_server+0x264>)
 8001502:	4618      	mov	r0, r3
 8001504:	f01c feab 	bl	801e25e <strncmp>
 8001508:	4603      	mov	r3, r0
 800150a:	2b00      	cmp	r3, #0
 800150c:	d105      	bne.n	800151a <http_server+0x1e6>
						{
							//memcpy(datatest,buf,50);
							alert[2]=buf[11];
 800150e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001510:	330b      	adds	r3, #11
 8001512:	781a      	ldrb	r2, [r3, #0]
 8001514:	4b1e      	ldr	r3, [pc, #120]	@ (8001590 <http_server+0x25c>)
 8001516:	709a      	strb	r2, [r3, #2]
 8001518:	e013      	b.n	8001542 <http_server+0x20e>
						}
			else
			{
				fs_open(&file, "/404.html");
 800151a:	f107 030c 	add.w	r3, r7, #12
 800151e:	491f      	ldr	r1, [pc, #124]	@ (800159c <http_server+0x268>)
 8001520:	4618      	mov	r0, r3
 8001522:	f010 fe2b 	bl	801217c <fs_open>
				netconn_write(conn, (const unsigned char*)(file.data), (size_t)file.len, NETCONN_NOCOPY);
 8001526:	68f9      	ldr	r1, [r7, #12]
 8001528:	693b      	ldr	r3, [r7, #16]
 800152a:	461a      	mov	r2, r3
 800152c:	2300      	movs	r3, #0
 800152e:	9300      	str	r3, [sp, #0]
 8001530:	2300      	movs	r3, #0
 8001532:	6878      	ldr	r0, [r7, #4]
 8001534:	f00e ff00 	bl	8010338 <netconn_write_partly>
				fs_close(&file);
 8001538:	f107 030c 	add.w	r3, r7, #12
 800153c:	4618      	mov	r0, r3
 800153e:	f010 fe5b 	bl	80121f8 <fs_close>
			}
		}
	}
	/* Close the connection (server closes in HTTP) */
	netconn_close(conn);
 8001542:	6878      	ldr	r0, [r7, #4]
 8001544:	f00e fffa 	bl	801053c <netconn_close>

	/* Delete the buffer (netconn_recv gives us ownership,
   so we have to make sure to deallocate the buffer) */
	netbuf_delete(inbuf);
 8001548:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800154a:	4618      	mov	r0, r3
 800154c:	f010 fbf4 	bl	8011d38 <netbuf_delete>
}
 8001550:	bf00      	nop
 8001552:	3738      	adds	r7, #56	@ 0x38
 8001554:	46bd      	mov	sp, r7
 8001556:	bd80      	pop	{r7, pc}
 8001558:	0801f23c 	.word	0x0801f23c
 800155c:	0801f24c 	.word	0x0801f24c
 8001560:	0801f258 	.word	0x0801f258
 8001564:	0801f270 	.word	0x0801f270
 8001568:	0801f284 	.word	0x0801f284
 800156c:	0801f29c 	.word	0x0801f29c
 8001570:	0801f2b0 	.word	0x0801f2b0
 8001574:	0801f2cc 	.word	0x0801f2cc
 8001578:	0801f2e4 	.word	0x0801f2e4
 800157c:	200005c8 	.word	0x200005c8
 8001580:	200005cc 	.word	0x200005cc
 8001584:	200005d0 	.word	0x200005d0
 8001588:	0801f2f4 	.word	0x0801f2f4
 800158c:	0801f300 	.word	0x0801f300
 8001590:	200005d8 	.word	0x200005d8
 8001594:	0801f30c 	.word	0x0801f30c
 8001598:	0801f318 	.word	0x0801f318
 800159c:	0801f324 	.word	0x0801f324

080015a0 <http_thread>:


static void http_thread(void *arg)
{ 
 80015a0:	b580      	push	{r7, lr}
 80015a2:	b086      	sub	sp, #24
 80015a4:	af00      	add	r7, sp, #0
 80015a6:	6078      	str	r0, [r7, #4]
  struct netconn *conn, *newconn;
  err_t err, accept_err;
  
  /* Create a new TCP connection handle */
  conn = netconn_new(NETCONN_TCP);
 80015a8:	2200      	movs	r2, #0
 80015aa:	2100      	movs	r1, #0
 80015ac:	2010      	movs	r0, #16
 80015ae:	f00e fb23 	bl	800fbf8 <netconn_new_with_proto_and_callback>
 80015b2:	6178      	str	r0, [r7, #20]
  
  if (conn!= NULL)
 80015b4:	697b      	ldr	r3, [r7, #20]
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	d023      	beq.n	8001602 <http_thread+0x62>
  {
    /* Bind to port 80 (HTTP) with default IP address */
    err = netconn_bind(conn, IP_ADDR_ANY, 80);
 80015ba:	2250      	movs	r2, #80	@ 0x50
 80015bc:	4913      	ldr	r1, [pc, #76]	@ (800160c <http_thread+0x6c>)
 80015be:	6978      	ldr	r0, [r7, #20]
 80015c0:	f00e fbd4 	bl	800fd6c <netconn_bind>
 80015c4:	4603      	mov	r3, r0
 80015c6:	74fb      	strb	r3, [r7, #19]
    
    if (err == ERR_OK)
 80015c8:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80015cc:	2b00      	cmp	r3, #0
 80015ce:	d118      	bne.n	8001602 <http_thread+0x62>
    {
      /* Put the connection into LISTEN state */
      netconn_listen(conn);
 80015d0:	21ff      	movs	r1, #255	@ 0xff
 80015d2:	6978      	ldr	r0, [r7, #20]
 80015d4:	f00e fc02 	bl	800fddc <netconn_listen_with_backlog>
  
      while(1) 
      {
        /* accept any incoming connection */
        accept_err = netconn_accept(conn, &newconn);
 80015d8:	f107 030c 	add.w	r3, r7, #12
 80015dc:	4619      	mov	r1, r3
 80015de:	6978      	ldr	r0, [r7, #20]
 80015e0:	f00e fc28 	bl	800fe34 <netconn_accept>
 80015e4:	4603      	mov	r3, r0
 80015e6:	74bb      	strb	r3, [r7, #18]
        if(accept_err == ERR_OK)
 80015e8:	f997 3012 	ldrsb.w	r3, [r7, #18]
 80015ec:	2b00      	cmp	r3, #0
 80015ee:	d1f3      	bne.n	80015d8 <http_thread+0x38>
        {
          /* serve connection */
          http_server(newconn);
 80015f0:	68fb      	ldr	r3, [r7, #12]
 80015f2:	4618      	mov	r0, r3
 80015f4:	f7ff fe9e 	bl	8001334 <http_server>

          /* delete connection */
          netconn_delete(newconn);
 80015f8:	68fb      	ldr	r3, [r7, #12]
 80015fa:	4618      	mov	r0, r3
 80015fc:	f00e fb9a 	bl	800fd34 <netconn_delete>
        accept_err = netconn_accept(conn, &newconn);
 8001600:	e7ea      	b.n	80015d8 <http_thread+0x38>
        }
      }
    }
  }
}
 8001602:	bf00      	nop
 8001604:	3718      	adds	r7, #24
 8001606:	46bd      	mov	sp, r7
 8001608:	bd80      	pop	{r7, pc}
 800160a:	bf00      	nop
 800160c:	08034b58 	.word	0x08034b58

08001610 <http_server_init>:



void http_server_init()
{
 8001610:	b580      	push	{r7, lr}
 8001612:	b082      	sub	sp, #8
 8001614:	af02      	add	r7, sp, #8
  sys_thread_new("http_thread", http_thread, NULL, DEFAULT_THREAD_STACKSIZE, osPriorityNormal);
 8001616:	2300      	movs	r3, #0
 8001618:	9300      	str	r3, [sp, #0]
 800161a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800161e:	2200      	movs	r2, #0
 8001620:	4903      	ldr	r1, [pc, #12]	@ (8001630 <http_server_init+0x20>)
 8001622:	4804      	ldr	r0, [pc, #16]	@ (8001634 <http_server_init+0x24>)
 8001624:	f01b fdda 	bl	801d1dc <sys_thread_new>
}
 8001628:	bf00      	nop
 800162a:	46bd      	mov	sp, r7
 800162c:	bd80      	pop	{r7, pc}
 800162e:	bf00      	nop
 8001630:	080015a1 	.word	0x080015a1
 8001634:	0801f330 	.word	0x0801f330

08001638 <SCB_EnableICache>:
/**
  \brief   Enable I-Cache
  \details Turns on I-Cache
  */
__STATIC_INLINE void SCB_EnableICache (void)
{
 8001638:	b480      	push	{r7}
 800163a:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 800163c:	f3bf 8f4f 	dsb	sy
}
 8001640:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001642:	f3bf 8f6f 	isb	sy
}
 8001646:	bf00      	nop
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8001648:	4b0d      	ldr	r3, [pc, #52]	@ (8001680 <SCB_EnableICache+0x48>)
 800164a:	2200      	movs	r2, #0
 800164c:	f8c3 2250 	str.w	r2, [r3, #592]	@ 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8001650:	f3bf 8f4f 	dsb	sy
}
 8001654:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001656:	f3bf 8f6f 	isb	sy
}
 800165a:	bf00      	nop
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 800165c:	4b08      	ldr	r3, [pc, #32]	@ (8001680 <SCB_EnableICache+0x48>)
 800165e:	695b      	ldr	r3, [r3, #20]
 8001660:	4a07      	ldr	r2, [pc, #28]	@ (8001680 <SCB_EnableICache+0x48>)
 8001662:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001666:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8001668:	f3bf 8f4f 	dsb	sy
}
 800166c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800166e:	f3bf 8f6f 	isb	sy
}
 8001672:	bf00      	nop
    __DSB();
    __ISB();
  #endif
}
 8001674:	bf00      	nop
 8001676:	46bd      	mov	sp, r7
 8001678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800167c:	4770      	bx	lr
 800167e:	bf00      	nop
 8001680:	e000ed00 	.word	0xe000ed00

08001684 <SCB_EnableDCache>:
/**
  \brief   Enable D-Cache
  \details Turns on D-Cache
  */
__STATIC_INLINE void SCB_EnableDCache (void)
{
 8001684:	b480      	push	{r7}
 8001686:	b085      	sub	sp, #20
 8001688:	af00      	add	r7, sp, #0
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/  /* Level 1 data cache */
 800168a:	4b1f      	ldr	r3, [pc, #124]	@ (8001708 <SCB_EnableDCache+0x84>)
 800168c:	2200      	movs	r2, #0
 800168e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 8001692:	f3bf 8f4f 	dsb	sy
}
 8001696:	bf00      	nop
    __DSB();

    ccsidr = SCB->CCSIDR;
 8001698:	4b1b      	ldr	r3, [pc, #108]	@ (8001708 <SCB_EnableDCache+0x84>)
 800169a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800169e:	607b      	str	r3, [r7, #4]

                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	0b5b      	lsrs	r3, r3, #13
 80016a4:	f3c3 030e 	ubfx	r3, r3, #0, #15
 80016a8:	60fb      	str	r3, [r7, #12]
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	08db      	lsrs	r3, r3, #3
 80016ae:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80016b2:	60bb      	str	r3, [r7, #8]
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 80016b4:	68fb      	ldr	r3, [r7, #12]
 80016b6:	015a      	lsls	r2, r3, #5
 80016b8:	f643 73e0 	movw	r3, #16352	@ 0x3fe0
 80016bc:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 80016be:	68ba      	ldr	r2, [r7, #8]
 80016c0:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 80016c2:	4911      	ldr	r1, [pc, #68]	@ (8001708 <SCB_EnableDCache+0x84>)
 80016c4:	4313      	orrs	r3, r2
 80016c6:	f8c1 3260 	str.w	r3, [r1, #608]	@ 0x260
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 80016ca:	68bb      	ldr	r3, [r7, #8]
 80016cc:	1e5a      	subs	r2, r3, #1
 80016ce:	60ba      	str	r2, [r7, #8]
 80016d0:	2b00      	cmp	r3, #0
 80016d2:	d1ef      	bne.n	80016b4 <SCB_EnableDCache+0x30>
    } while(sets-- != 0U);
 80016d4:	68fb      	ldr	r3, [r7, #12]
 80016d6:	1e5a      	subs	r2, r3, #1
 80016d8:	60fa      	str	r2, [r7, #12]
 80016da:	2b00      	cmp	r3, #0
 80016dc:	d1e5      	bne.n	80016aa <SCB_EnableDCache+0x26>
  __ASM volatile ("dsb 0xF":::"memory");
 80016de:	f3bf 8f4f 	dsb	sy
}
 80016e2:	bf00      	nop
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 80016e4:	4b08      	ldr	r3, [pc, #32]	@ (8001708 <SCB_EnableDCache+0x84>)
 80016e6:	695b      	ldr	r3, [r3, #20]
 80016e8:	4a07      	ldr	r2, [pc, #28]	@ (8001708 <SCB_EnableDCache+0x84>)
 80016ea:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80016ee:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 80016f0:	f3bf 8f4f 	dsb	sy
}
 80016f4:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80016f6:	f3bf 8f6f 	isb	sy
}
 80016fa:	bf00      	nop

    __DSB();
    __ISB();
  #endif
}
 80016fc:	bf00      	nop
 80016fe:	3714      	adds	r7, #20
 8001700:	46bd      	mov	sp, r7
 8001702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001706:	4770      	bx	lr
 8001708:	e000ed00 	.word	0xe000ed00

0800170c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800170c:	b5b0      	push	{r4, r5, r7, lr}
 800170e:	b096      	sub	sp, #88	@ 0x58
 8001710:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 8001712:	f000 fadb 	bl	8001ccc <MPU_Config>

  /* Enable the CPU Cache */

  /* Enable I-Cache---------------------------------------------------------*/
  SCB_EnableICache();
 8001716:	f7ff ff8f 	bl	8001638 <SCB_EnableICache>

  /* Enable D-Cache---------------------------------------------------------*/
  SCB_EnableDCache();
 800171a:	f7ff ffb3 	bl	8001684 <SCB_EnableDCache>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800171e:	f000 fecc 	bl	80024ba <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001722:	f000 f84d 	bl	80017c0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001726:	f000 f92f 	bl	8001988 <MX_GPIO_Init>
  MX_I2C2_Init();
 800172a:	f000 f8bd 	bl	80018a8 <MX_I2C2_Init>
  MX_USART2_UART_Init();
 800172e:	f000 f8fb 	bl	8001928 <MX_USART2_UART_Init>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityAboveNormal, 0, 512);
 8001732:	4b1d      	ldr	r3, [pc, #116]	@ (80017a8 <main+0x9c>)
 8001734:	f107 043c 	add.w	r4, r7, #60	@ 0x3c
 8001738:	461d      	mov	r5, r3
 800173a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800173c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800173e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001742:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8001746:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 800174a:	2100      	movs	r1, #0
 800174c:	4618      	mov	r0, r3
 800174e:	f00b f938 	bl	800c9c2 <osThreadCreate>
 8001752:	4603      	mov	r3, r0
 8001754:	4a15      	ldr	r2, [pc, #84]	@ (80017ac <main+0xa0>)
 8001756:	6013      	str	r3, [r2, #0]

  /* definition and creation of myTask02 */
  osThreadDef(myTask02, StartTask02, osPriorityIdle, 0, 128);
 8001758:	4b15      	ldr	r3, [pc, #84]	@ (80017b0 <main+0xa4>)
 800175a:	f107 0420 	add.w	r4, r7, #32
 800175e:	461d      	mov	r5, r3
 8001760:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001762:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001764:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001768:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  myTask02Handle = osThreadCreate(osThread(myTask02), NULL);
 800176c:	f107 0320 	add.w	r3, r7, #32
 8001770:	2100      	movs	r1, #0
 8001772:	4618      	mov	r0, r3
 8001774:	f00b f925 	bl	800c9c2 <osThreadCreate>
 8001778:	4603      	mov	r3, r0
 800177a:	4a0e      	ldr	r2, [pc, #56]	@ (80017b4 <main+0xa8>)
 800177c:	6013      	str	r3, [r2, #0]

  /* definition and creation of myTask03 */
  osThreadDef(myTask03, StartTask03, osPriorityIdle, 0, 128);
 800177e:	4b0e      	ldr	r3, [pc, #56]	@ (80017b8 <main+0xac>)
 8001780:	1d3c      	adds	r4, r7, #4
 8001782:	461d      	mov	r5, r3
 8001784:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001786:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001788:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800178c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  myTask03Handle = osThreadCreate(osThread(myTask03), NULL);
 8001790:	1d3b      	adds	r3, r7, #4
 8001792:	2100      	movs	r1, #0
 8001794:	4618      	mov	r0, r3
 8001796:	f00b f914 	bl	800c9c2 <osThreadCreate>
 800179a:	4603      	mov	r3, r0
 800179c:	4a07      	ldr	r2, [pc, #28]	@ (80017bc <main+0xb0>)
 800179e:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 80017a0:	f00b f8f8 	bl	800c994 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80017a4:	bf00      	nop
 80017a6:	e7fd      	b.n	80017a4 <main+0x98>
 80017a8:	0801f348 	.word	0x0801f348
 80017ac:	200006b8 	.word	0x200006b8
 80017b0:	0801f370 	.word	0x0801f370
 80017b4:	200006bc 	.word	0x200006bc
 80017b8:	0801f398 	.word	0x0801f398
 80017bc:	200006c0 	.word	0x200006c0

080017c0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80017c0:	b580      	push	{r7, lr}
 80017c2:	b094      	sub	sp, #80	@ 0x50
 80017c4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80017c6:	f107 031c 	add.w	r3, r7, #28
 80017ca:	2234      	movs	r2, #52	@ 0x34
 80017cc:	2100      	movs	r1, #0
 80017ce:	4618      	mov	r0, r3
 80017d0:	f01c fd3d 	bl	801e24e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80017d4:	f107 0308 	add.w	r3, r7, #8
 80017d8:	2200      	movs	r2, #0
 80017da:	601a      	str	r2, [r3, #0]
 80017dc:	605a      	str	r2, [r3, #4]
 80017de:	609a      	str	r2, [r3, #8]
 80017e0:	60da      	str	r2, [r3, #12]
 80017e2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80017e4:	4b2e      	ldr	r3, [pc, #184]	@ (80018a0 <SystemClock_Config+0xe0>)
 80017e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017e8:	4a2d      	ldr	r2, [pc, #180]	@ (80018a0 <SystemClock_Config+0xe0>)
 80017ea:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80017ee:	6413      	str	r3, [r2, #64]	@ 0x40
 80017f0:	4b2b      	ldr	r3, [pc, #172]	@ (80018a0 <SystemClock_Config+0xe0>)
 80017f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017f4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80017f8:	607b      	str	r3, [r7, #4]
 80017fa:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80017fc:	4b29      	ldr	r3, [pc, #164]	@ (80018a4 <SystemClock_Config+0xe4>)
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8001804:	4a27      	ldr	r2, [pc, #156]	@ (80018a4 <SystemClock_Config+0xe4>)
 8001806:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800180a:	6013      	str	r3, [r2, #0]
 800180c:	4b25      	ldr	r3, [pc, #148]	@ (80018a4 <SystemClock_Config+0xe4>)
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001814:	603b      	str	r3, [r7, #0]
 8001816:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE;
 8001818:	2303      	movs	r3, #3
 800181a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800181c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001820:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001822:	2301      	movs	r3, #1
 8001824:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001826:	2310      	movs	r3, #16
 8001828:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800182a:	2302      	movs	r3, #2
 800182c:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800182e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001832:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001834:	2304      	movs	r3, #4
 8001836:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 96;
 8001838:	2360      	movs	r3, #96	@ 0x60
 800183a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800183c:	2302      	movs	r3, #2
 800183e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001840:	2304      	movs	r3, #4
 8001842:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001844:	2302      	movs	r3, #2
 8001846:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001848:	f107 031c 	add.w	r3, r7, #28
 800184c:	4618      	mov	r0, r3
 800184e:	f004 fd3d 	bl	80062cc <HAL_RCC_OscConfig>
 8001852:	4603      	mov	r3, r0
 8001854:	2b00      	cmp	r3, #0
 8001856:	d001      	beq.n	800185c <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8001858:	f000 fa86 	bl	8001d68 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 800185c:	f004 fce6 	bl	800622c <HAL_PWREx_EnableOverDrive>
 8001860:	4603      	mov	r3, r0
 8001862:	2b00      	cmp	r3, #0
 8001864:	d001      	beq.n	800186a <SystemClock_Config+0xaa>
  {
    Error_Handler();
 8001866:	f000 fa7f 	bl	8001d68 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800186a:	230f      	movs	r3, #15
 800186c:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800186e:	2302      	movs	r3, #2
 8001870:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001872:	2300      	movs	r3, #0
 8001874:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001876:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800187a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800187c:	2300      	movs	r3, #0
 800187e:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8001880:	f107 0308 	add.w	r3, r7, #8
 8001884:	2103      	movs	r1, #3
 8001886:	4618      	mov	r0, r3
 8001888:	f004 ffce 	bl	8006828 <HAL_RCC_ClockConfig>
 800188c:	4603      	mov	r3, r0
 800188e:	2b00      	cmp	r3, #0
 8001890:	d001      	beq.n	8001896 <SystemClock_Config+0xd6>
  {
    Error_Handler();
 8001892:	f000 fa69 	bl	8001d68 <Error_Handler>
  }
}
 8001896:	bf00      	nop
 8001898:	3750      	adds	r7, #80	@ 0x50
 800189a:	46bd      	mov	sp, r7
 800189c:	bd80      	pop	{r7, pc}
 800189e:	bf00      	nop
 80018a0:	40023800 	.word	0x40023800
 80018a4:	40007000 	.word	0x40007000

080018a8 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 80018a8:	b580      	push	{r7, lr}
 80018aa:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80018ac:	4b1b      	ldr	r3, [pc, #108]	@ (800191c <MX_I2C2_Init+0x74>)
 80018ae:	4a1c      	ldr	r2, [pc, #112]	@ (8001920 <MX_I2C2_Init+0x78>)
 80018b0:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x20303E5D;
 80018b2:	4b1a      	ldr	r3, [pc, #104]	@ (800191c <MX_I2C2_Init+0x74>)
 80018b4:	4a1b      	ldr	r2, [pc, #108]	@ (8001924 <MX_I2C2_Init+0x7c>)
 80018b6:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 80018b8:	4b18      	ldr	r3, [pc, #96]	@ (800191c <MX_I2C2_Init+0x74>)
 80018ba:	2200      	movs	r2, #0
 80018bc:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80018be:	4b17      	ldr	r3, [pc, #92]	@ (800191c <MX_I2C2_Init+0x74>)
 80018c0:	2201      	movs	r2, #1
 80018c2:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80018c4:	4b15      	ldr	r3, [pc, #84]	@ (800191c <MX_I2C2_Init+0x74>)
 80018c6:	2200      	movs	r2, #0
 80018c8:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 80018ca:	4b14      	ldr	r3, [pc, #80]	@ (800191c <MX_I2C2_Init+0x74>)
 80018cc:	2200      	movs	r2, #0
 80018ce:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80018d0:	4b12      	ldr	r3, [pc, #72]	@ (800191c <MX_I2C2_Init+0x74>)
 80018d2:	2200      	movs	r2, #0
 80018d4:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80018d6:	4b11      	ldr	r3, [pc, #68]	@ (800191c <MX_I2C2_Init+0x74>)
 80018d8:	2200      	movs	r2, #0
 80018da:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80018dc:	4b0f      	ldr	r3, [pc, #60]	@ (800191c <MX_I2C2_Init+0x74>)
 80018de:	2200      	movs	r2, #0
 80018e0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80018e2:	480e      	ldr	r0, [pc, #56]	@ (800191c <MX_I2C2_Init+0x74>)
 80018e4:	f002 fbf6 	bl	80040d4 <HAL_I2C_Init>
 80018e8:	4603      	mov	r3, r0
 80018ea:	2b00      	cmp	r3, #0
 80018ec:	d001      	beq.n	80018f2 <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 80018ee:	f000 fa3b 	bl	8001d68 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80018f2:	2100      	movs	r1, #0
 80018f4:	4809      	ldr	r0, [pc, #36]	@ (800191c <MX_I2C2_Init+0x74>)
 80018f6:	f003 f979 	bl	8004bec <HAL_I2CEx_ConfigAnalogFilter>
 80018fa:	4603      	mov	r3, r0
 80018fc:	2b00      	cmp	r3, #0
 80018fe:	d001      	beq.n	8001904 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8001900:	f000 fa32 	bl	8001d68 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8001904:	2100      	movs	r1, #0
 8001906:	4805      	ldr	r0, [pc, #20]	@ (800191c <MX_I2C2_Init+0x74>)
 8001908:	f003 f9bb 	bl	8004c82 <HAL_I2CEx_ConfigDigitalFilter>
 800190c:	4603      	mov	r3, r0
 800190e:	2b00      	cmp	r3, #0
 8001910:	d001      	beq.n	8001916 <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 8001912:	f000 fa29 	bl	8001d68 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001916:	bf00      	nop
 8001918:	bd80      	pop	{r7, pc}
 800191a:	bf00      	nop
 800191c:	200005dc 	.word	0x200005dc
 8001920:	40005800 	.word	0x40005800
 8001924:	20303e5d 	.word	0x20303e5d

08001928 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001928:	b580      	push	{r7, lr}
 800192a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800192c:	4b14      	ldr	r3, [pc, #80]	@ (8001980 <MX_USART2_UART_Init+0x58>)
 800192e:	4a15      	ldr	r2, [pc, #84]	@ (8001984 <MX_USART2_UART_Init+0x5c>)
 8001930:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001932:	4b13      	ldr	r3, [pc, #76]	@ (8001980 <MX_USART2_UART_Init+0x58>)
 8001934:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001938:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800193a:	4b11      	ldr	r3, [pc, #68]	@ (8001980 <MX_USART2_UART_Init+0x58>)
 800193c:	2200      	movs	r2, #0
 800193e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001940:	4b0f      	ldr	r3, [pc, #60]	@ (8001980 <MX_USART2_UART_Init+0x58>)
 8001942:	2200      	movs	r2, #0
 8001944:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001946:	4b0e      	ldr	r3, [pc, #56]	@ (8001980 <MX_USART2_UART_Init+0x58>)
 8001948:	2200      	movs	r2, #0
 800194a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX;
 800194c:	4b0c      	ldr	r3, [pc, #48]	@ (8001980 <MX_USART2_UART_Init+0x58>)
 800194e:	2208      	movs	r2, #8
 8001950:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001952:	4b0b      	ldr	r3, [pc, #44]	@ (8001980 <MX_USART2_UART_Init+0x58>)
 8001954:	2200      	movs	r2, #0
 8001956:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001958:	4b09      	ldr	r3, [pc, #36]	@ (8001980 <MX_USART2_UART_Init+0x58>)
 800195a:	2200      	movs	r2, #0
 800195c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800195e:	4b08      	ldr	r3, [pc, #32]	@ (8001980 <MX_USART2_UART_Init+0x58>)
 8001960:	2200      	movs	r2, #0
 8001962:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001964:	4b06      	ldr	r3, [pc, #24]	@ (8001980 <MX_USART2_UART_Init+0x58>)
 8001966:	2200      	movs	r2, #0
 8001968:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800196a:	4805      	ldr	r0, [pc, #20]	@ (8001980 <MX_USART2_UART_Init+0x58>)
 800196c:	f006 f8b0 	bl	8007ad0 <HAL_UART_Init>
 8001970:	4603      	mov	r3, r0
 8001972:	2b00      	cmp	r3, #0
 8001974:	d001      	beq.n	800197a <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001976:	f000 f9f7 	bl	8001d68 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800197a:	bf00      	nop
 800197c:	bd80      	pop	{r7, pc}
 800197e:	bf00      	nop
 8001980:	20000630 	.word	0x20000630
 8001984:	40004400 	.word	0x40004400

08001988 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001988:	b580      	push	{r7, lr}
 800198a:	b08c      	sub	sp, #48	@ 0x30
 800198c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800198e:	f107 031c 	add.w	r3, r7, #28
 8001992:	2200      	movs	r2, #0
 8001994:	601a      	str	r2, [r3, #0]
 8001996:	605a      	str	r2, [r3, #4]
 8001998:	609a      	str	r2, [r3, #8]
 800199a:	60da      	str	r2, [r3, #12]
 800199c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800199e:	4b4f      	ldr	r3, [pc, #316]	@ (8001adc <MX_GPIO_Init+0x154>)
 80019a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019a2:	4a4e      	ldr	r2, [pc, #312]	@ (8001adc <MX_GPIO_Init+0x154>)
 80019a4:	f043 0304 	orr.w	r3, r3, #4
 80019a8:	6313      	str	r3, [r2, #48]	@ 0x30
 80019aa:	4b4c      	ldr	r3, [pc, #304]	@ (8001adc <MX_GPIO_Init+0x154>)
 80019ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019ae:	f003 0304 	and.w	r3, r3, #4
 80019b2:	61bb      	str	r3, [r7, #24]
 80019b4:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80019b6:	4b49      	ldr	r3, [pc, #292]	@ (8001adc <MX_GPIO_Init+0x154>)
 80019b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019ba:	4a48      	ldr	r2, [pc, #288]	@ (8001adc <MX_GPIO_Init+0x154>)
 80019bc:	f043 0320 	orr.w	r3, r3, #32
 80019c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80019c2:	4b46      	ldr	r3, [pc, #280]	@ (8001adc <MX_GPIO_Init+0x154>)
 80019c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019c6:	f003 0320 	and.w	r3, r3, #32
 80019ca:	617b      	str	r3, [r7, #20]
 80019cc:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80019ce:	4b43      	ldr	r3, [pc, #268]	@ (8001adc <MX_GPIO_Init+0x154>)
 80019d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019d2:	4a42      	ldr	r2, [pc, #264]	@ (8001adc <MX_GPIO_Init+0x154>)
 80019d4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80019d8:	6313      	str	r3, [r2, #48]	@ 0x30
 80019da:	4b40      	ldr	r3, [pc, #256]	@ (8001adc <MX_GPIO_Init+0x154>)
 80019dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019de:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80019e2:	613b      	str	r3, [r7, #16]
 80019e4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80019e6:	4b3d      	ldr	r3, [pc, #244]	@ (8001adc <MX_GPIO_Init+0x154>)
 80019e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019ea:	4a3c      	ldr	r2, [pc, #240]	@ (8001adc <MX_GPIO_Init+0x154>)
 80019ec:	f043 0301 	orr.w	r3, r3, #1
 80019f0:	6313      	str	r3, [r2, #48]	@ 0x30
 80019f2:	4b3a      	ldr	r3, [pc, #232]	@ (8001adc <MX_GPIO_Init+0x154>)
 80019f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019f6:	f003 0301 	and.w	r3, r3, #1
 80019fa:	60fb      	str	r3, [r7, #12]
 80019fc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80019fe:	4b37      	ldr	r3, [pc, #220]	@ (8001adc <MX_GPIO_Init+0x154>)
 8001a00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a02:	4a36      	ldr	r2, [pc, #216]	@ (8001adc <MX_GPIO_Init+0x154>)
 8001a04:	f043 0302 	orr.w	r3, r3, #2
 8001a08:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a0a:	4b34      	ldr	r3, [pc, #208]	@ (8001adc <MX_GPIO_Init+0x154>)
 8001a0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a0e:	f003 0302 	and.w	r3, r3, #2
 8001a12:	60bb      	str	r3, [r7, #8]
 8001a14:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001a16:	4b31      	ldr	r3, [pc, #196]	@ (8001adc <MX_GPIO_Init+0x154>)
 8001a18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a1a:	4a30      	ldr	r2, [pc, #192]	@ (8001adc <MX_GPIO_Init+0x154>)
 8001a1c:	f043 0308 	orr.w	r3, r3, #8
 8001a20:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a22:	4b2e      	ldr	r3, [pc, #184]	@ (8001adc <MX_GPIO_Init+0x154>)
 8001a24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a26:	f003 0308 	and.w	r3, r3, #8
 8001a2a:	607b      	str	r3, [r7, #4]
 8001a2c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001a2e:	4b2b      	ldr	r3, [pc, #172]	@ (8001adc <MX_GPIO_Init+0x154>)
 8001a30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a32:	4a2a      	ldr	r2, [pc, #168]	@ (8001adc <MX_GPIO_Init+0x154>)
 8001a34:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001a38:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a3a:	4b28      	ldr	r3, [pc, #160]	@ (8001adc <MX_GPIO_Init+0x154>)
 8001a3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a3e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001a42:	603b      	str	r3, [r7, #0]
 8001a44:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(HUMID_SWITCH_GPIO_Port, HUMID_SWITCH_Pin, GPIO_PIN_RESET);
 8001a46:	2200      	movs	r2, #0
 8001a48:	2101      	movs	r1, #1
 8001a4a:	4825      	ldr	r0, [pc, #148]	@ (8001ae0 <MX_GPIO_Init+0x158>)
 8001a4c:	f002 fb0e 	bl	800406c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(TEMP_SWITCH_GPIO_Port, TEMP_SWITCH_Pin, GPIO_PIN_RESET);
 8001a50:	2200      	movs	r2, #0
 8001a52:	2108      	movs	r1, #8
 8001a54:	4823      	ldr	r0, [pc, #140]	@ (8001ae4 <MX_GPIO_Init+0x15c>)
 8001a56:	f002 fb09 	bl	800406c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_7, GPIO_PIN_RESET);
 8001a5a:	2200      	movs	r2, #0
 8001a5c:	2181      	movs	r1, #129	@ 0x81
 8001a5e:	4822      	ldr	r0, [pc, #136]	@ (8001ae8 <MX_GPIO_Init+0x160>)
 8001a60:	f002 fb04 	bl	800406c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8001a64:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001a68:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001a6a:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001a6e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a70:	2300      	movs	r3, #0
 8001a72:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8001a74:	f107 031c 	add.w	r3, r7, #28
 8001a78:	4619      	mov	r1, r3
 8001a7a:	4819      	ldr	r0, [pc, #100]	@ (8001ae0 <MX_GPIO_Init+0x158>)
 8001a7c:	f002 f94a 	bl	8003d14 <HAL_GPIO_Init>

  /*Configure GPIO pin : HUMID_SWITCH_Pin */
  GPIO_InitStruct.Pin = HUMID_SWITCH_Pin;
 8001a80:	2301      	movs	r3, #1
 8001a82:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a84:	2301      	movs	r3, #1
 8001a86:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a88:	2300      	movs	r3, #0
 8001a8a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a8c:	2300      	movs	r3, #0
 8001a8e:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(HUMID_SWITCH_GPIO_Port, &GPIO_InitStruct);
 8001a90:	f107 031c 	add.w	r3, r7, #28
 8001a94:	4619      	mov	r1, r3
 8001a96:	4812      	ldr	r0, [pc, #72]	@ (8001ae0 <MX_GPIO_Init+0x158>)
 8001a98:	f002 f93c 	bl	8003d14 <HAL_GPIO_Init>

  /*Configure GPIO pin : TEMP_SWITCH_Pin */
  GPIO_InitStruct.Pin = TEMP_SWITCH_Pin;
 8001a9c:	2308      	movs	r3, #8
 8001a9e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001aa0:	2301      	movs	r3, #1
 8001aa2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aa4:	2300      	movs	r3, #0
 8001aa6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001aa8:	2300      	movs	r3, #0
 8001aaa:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(TEMP_SWITCH_GPIO_Port, &GPIO_InitStruct);
 8001aac:	f107 031c 	add.w	r3, r7, #28
 8001ab0:	4619      	mov	r1, r3
 8001ab2:	480c      	ldr	r0, [pc, #48]	@ (8001ae4 <MX_GPIO_Init+0x15c>)
 8001ab4:	f002 f92e 	bl	8003d14 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB7 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_7;
 8001ab8:	2381      	movs	r3, #129	@ 0x81
 8001aba:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001abc:	2301      	movs	r3, #1
 8001abe:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ac0:	2300      	movs	r3, #0
 8001ac2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ac4:	2300      	movs	r3, #0
 8001ac6:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ac8:	f107 031c 	add.w	r3, r7, #28
 8001acc:	4619      	mov	r1, r3
 8001ace:	4806      	ldr	r0, [pc, #24]	@ (8001ae8 <MX_GPIO_Init+0x160>)
 8001ad0:	f002 f920 	bl	8003d14 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* USER CODE END MX_GPIO_Init_2 */
}
 8001ad4:	bf00      	nop
 8001ad6:	3730      	adds	r7, #48	@ 0x30
 8001ad8:	46bd      	mov	sp, r7
 8001ada:	bd80      	pop	{r7, pc}
 8001adc:	40023800 	.word	0x40023800
 8001ae0:	40020800 	.word	0x40020800
 8001ae4:	40020000 	.word	0x40020000
 8001ae8:	40020400 	.word	0x40020400

08001aec <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8001aec:	b580      	push	{r7, lr}
 8001aee:	b084      	sub	sp, #16
 8001af0:	af02      	add	r7, sp, #8
 8001af2:	6078      	str	r0, [r7, #4]
  /* init code for LWIP */
  MX_LWIP_Init();
 8001af4:	f008 f880 	bl	8009bf8 <MX_LWIP_Init>

  /* init code for USB_DEVICE */
  MX_USB_DEVICE_Init();
 8001af8:	f01b fbb4 	bl	801d264 <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 5 */
  http_server_init();
 8001afc:	f7ff fd88 	bl	8001610 <http_server_init>
  BME280_Config(OSRS_2, OSRS_16, OSRS_1, MODE_NORMAL, T_SB_0p5, IIR_16);
 8001b00:	2304      	movs	r3, #4
 8001b02:	9301      	str	r3, [sp, #4]
 8001b04:	2300      	movs	r3, #0
 8001b06:	9300      	str	r3, [sp, #0]
 8001b08:	2303      	movs	r3, #3
 8001b0a:	2201      	movs	r2, #1
 8001b0c:	2105      	movs	r1, #5
 8001b0e:	2002      	movs	r0, #2
 8001b10:	f7fe fed6 	bl	80008c0 <BME280_Config>
  //CDC_Transmit_FS(USB_secondMessage,strlen(USB_firstMessage));
  /* Infinite loop */
  for(;;)
  {

    osDelay(1);
 8001b14:	2001      	movs	r0, #1
 8001b16:	f00a ffac 	bl	800ca72 <osDelay>
 8001b1a:	e7fb      	b.n	8001b14 <StartDefaultTask+0x28>

08001b1c <StartTask02>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask02 */
void StartTask02(void const * argument)
{
 8001b1c:	b580      	push	{r7, lr}
 8001b1e:	b086      	sub	sp, #24
 8001b20:	af00      	add	r7, sp, #0
 8001b22:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask02 */
  /* Infinite loop */
  for(;;)
  {
	BME280_Measure();
 8001b24:	f7ff fb68 	bl	80011f8 <BME280_Measure>
	HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_7);
 8001b28:	2180      	movs	r1, #128	@ 0x80
 8001b2a:	4824      	ldr	r0, [pc, #144]	@ (8001bbc <StartTask02+0xa0>)
 8001b2c:	f002 fab7 	bl	800409e <HAL_GPIO_TogglePin>
	int Temperature_rest = (int)((Temperature - (int)Temperature) * 100);
 8001b30:	4b23      	ldr	r3, [pc, #140]	@ (8001bc0 <StartTask02+0xa4>)
 8001b32:	ed93 7a00 	vldr	s14, [r3]
 8001b36:	4b22      	ldr	r3, [pc, #136]	@ (8001bc0 <StartTask02+0xa4>)
 8001b38:	edd3 7a00 	vldr	s15, [r3]
 8001b3c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001b40:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001b44:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001b48:	ed9f 7a1e 	vldr	s14, [pc, #120]	@ 8001bc4 <StartTask02+0xa8>
 8001b4c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001b50:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001b54:	ee17 3a90 	vmov	r3, s15
 8001b58:	617b      	str	r3, [r7, #20]
	int Pressure_rest = (int)((Pressure - (int)Pressure) * 100);
 8001b5a:	4b1b      	ldr	r3, [pc, #108]	@ (8001bc8 <StartTask02+0xac>)
 8001b5c:	ed93 7a00 	vldr	s14, [r3]
 8001b60:	4b19      	ldr	r3, [pc, #100]	@ (8001bc8 <StartTask02+0xac>)
 8001b62:	edd3 7a00 	vldr	s15, [r3]
 8001b66:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001b6a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001b6e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001b72:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 8001bc4 <StartTask02+0xa8>
 8001b76:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001b7a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001b7e:	ee17 3a90 	vmov	r3, s15
 8001b82:	613b      	str	r3, [r7, #16]
	int Humidity_rest = (int)((Humidity - (int)Humidity) * 100);
 8001b84:	4b11      	ldr	r3, [pc, #68]	@ (8001bcc <StartTask02+0xb0>)
 8001b86:	ed93 7a00 	vldr	s14, [r3]
 8001b8a:	4b10      	ldr	r3, [pc, #64]	@ (8001bcc <StartTask02+0xb0>)
 8001b8c:	edd3 7a00 	vldr	s15, [r3]
 8001b90:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001b94:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001b98:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001b9c:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 8001bc4 <StartTask02+0xa8>
 8001ba0:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001ba4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001ba8:	ee17 3a90 	vmov	r3, s15
 8001bac:	60fb      	str	r3, [r7, #12]
    osDelay(500);
 8001bae:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001bb2:	f00a ff5e 	bl	800ca72 <osDelay>
  {
 8001bb6:	bf00      	nop
 8001bb8:	e7b4      	b.n	8001b24 <StartTask02+0x8>
 8001bba:	bf00      	nop
 8001bbc:	40020400 	.word	0x40020400
 8001bc0:	200005c8 	.word	0x200005c8
 8001bc4:	42c80000 	.word	0x42c80000
 8001bc8:	200005cc 	.word	0x200005cc
 8001bcc:	200005d0 	.word	0x200005d0

08001bd0 <StartTask03>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask03 */
void StartTask03(void const * argument)
{
 8001bd0:	b590      	push	{r4, r7, lr}
 8001bd2:	b087      	sub	sp, #28
 8001bd4:	af04      	add	r7, sp, #16
 8001bd6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask03 */
  /* Infinite loop */
  for(;;)
  {
	sprintf(USB_TxData,"Temperature- %d.%d,     Pressure- %d.%d,     Humidity- %d.%d\n\r", (int)Temperature, Temperature_rest, (int)Pressure, Pressure_rest, (int)Humidity, Humidity_rest);
 8001bd8:	4b31      	ldr	r3, [pc, #196]	@ (8001ca0 <StartTask03+0xd0>)
 8001bda:	edd3 7a00 	vldr	s15, [r3]
 8001bde:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 8001be2:	4b30      	ldr	r3, [pc, #192]	@ (8001ca4 <StartTask03+0xd4>)
 8001be4:	781b      	ldrb	r3, [r3, #0]
 8001be6:	4619      	mov	r1, r3
 8001be8:	4b2f      	ldr	r3, [pc, #188]	@ (8001ca8 <StartTask03+0xd8>)
 8001bea:	edd3 7a00 	vldr	s15, [r3]
 8001bee:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001bf2:	ee17 0a90 	vmov	r0, s15
 8001bf6:	4b2d      	ldr	r3, [pc, #180]	@ (8001cac <StartTask03+0xdc>)
 8001bf8:	781b      	ldrb	r3, [r3, #0]
 8001bfa:	461a      	mov	r2, r3
 8001bfc:	4b2c      	ldr	r3, [pc, #176]	@ (8001cb0 <StartTask03+0xe0>)
 8001bfe:	edd3 7a00 	vldr	s15, [r3]
 8001c02:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001c06:	ee17 4a90 	vmov	r4, s15
 8001c0a:	4b2a      	ldr	r3, [pc, #168]	@ (8001cb4 <StartTask03+0xe4>)
 8001c0c:	781b      	ldrb	r3, [r3, #0]
 8001c0e:	9303      	str	r3, [sp, #12]
 8001c10:	9402      	str	r4, [sp, #8]
 8001c12:	9201      	str	r2, [sp, #4]
 8001c14:	9000      	str	r0, [sp, #0]
 8001c16:	460b      	mov	r3, r1
 8001c18:	ee17 2a10 	vmov	r2, s14
 8001c1c:	4926      	ldr	r1, [pc, #152]	@ (8001cb8 <StartTask03+0xe8>)
 8001c1e:	4827      	ldr	r0, [pc, #156]	@ (8001cbc <StartTask03+0xec>)
 8001c20:	f01c fa86 	bl	801e130 <siprintf>
	CDC_Transmit_FS(USB_TxData, strlen(USB_TxData));
 8001c24:	4825      	ldr	r0, [pc, #148]	@ (8001cbc <StartTask03+0xec>)
 8001c26:	f7fe fb15 	bl	8000254 <strlen>
 8001c2a:	4603      	mov	r3, r0
 8001c2c:	4619      	mov	r1, r3
 8001c2e:	4823      	ldr	r0, [pc, #140]	@ (8001cbc <StartTask03+0xec>)
 8001c30:	f01b fbd6 	bl	801d3e0 <CDC_Transmit_FS>
	data[0]=160;
 8001c34:	4b22      	ldr	r3, [pc, #136]	@ (8001cc0 <StartTask03+0xf0>)
 8001c36:	22a0      	movs	r2, #160	@ 0xa0
 8001c38:	701a      	strb	r2, [r3, #0]
	data[1]=(int)Temperature;
 8001c3a:	4b19      	ldr	r3, [pc, #100]	@ (8001ca0 <StartTask03+0xd0>)
 8001c3c:	edd3 7a00 	vldr	s15, [r3]
 8001c40:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001c44:	edc7 7a00 	vstr	s15, [r7]
 8001c48:	783a      	ldrb	r2, [r7, #0]
 8001c4a:	4b1d      	ldr	r3, [pc, #116]	@ (8001cc0 <StartTask03+0xf0>)
 8001c4c:	705a      	strb	r2, [r3, #1]
	data[2]=(uint8_t)(Pressure/1000);
 8001c4e:	4b16      	ldr	r3, [pc, #88]	@ (8001ca8 <StartTask03+0xd8>)
 8001c50:	ed93 7a00 	vldr	s14, [r3]
 8001c54:	eddf 6a1b 	vldr	s13, [pc, #108]	@ 8001cc4 <StartTask03+0xf4>
 8001c58:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001c5c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001c60:	edc7 7a00 	vstr	s15, [r7]
 8001c64:	783b      	ldrb	r3, [r7, #0]
 8001c66:	b2da      	uxtb	r2, r3
 8001c68:	4b15      	ldr	r3, [pc, #84]	@ (8001cc0 <StartTask03+0xf0>)
 8001c6a:	709a      	strb	r2, [r3, #2]
	data[3]=(int)Humidity;
 8001c6c:	4b10      	ldr	r3, [pc, #64]	@ (8001cb0 <StartTask03+0xe0>)
 8001c6e:	edd3 7a00 	vldr	s15, [r3]
 8001c72:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001c76:	edc7 7a00 	vstr	s15, [r7]
 8001c7a:	783a      	ldrb	r2, [r7, #0]
 8001c7c:	4b10      	ldr	r3, [pc, #64]	@ (8001cc0 <StartTask03+0xf0>)
 8001c7e:	70da      	strb	r2, [r3, #3]
	data[4]=254;
 8001c80:	4b0f      	ldr	r3, [pc, #60]	@ (8001cc0 <StartTask03+0xf0>)
 8001c82:	22fe      	movs	r2, #254	@ 0xfe
 8001c84:	711a      	strb	r2, [r3, #4]
	HAL_UART_Transmit(&huart2, data, sizeof(data), HAL_MAX_DELAY);
 8001c86:	f04f 33ff 	mov.w	r3, #4294967295
 8001c8a:	2205      	movs	r2, #5
 8001c8c:	490c      	ldr	r1, [pc, #48]	@ (8001cc0 <StartTask03+0xf0>)
 8001c8e:	480e      	ldr	r0, [pc, #56]	@ (8001cc8 <StartTask03+0xf8>)
 8001c90:	f005 ff6c 	bl	8007b6c <HAL_UART_Transmit>
    osDelay(800);
 8001c94:	f44f 7048 	mov.w	r0, #800	@ 0x320
 8001c98:	f00a feeb 	bl	800ca72 <osDelay>
  {
 8001c9c:	bf00      	nop
 8001c9e:	e79b      	b.n	8001bd8 <StartTask03+0x8>
 8001ca0:	200005c8 	.word	0x200005c8
 8001ca4:	200005d4 	.word	0x200005d4
 8001ca8:	200005cc 	.word	0x200005cc
 8001cac:	200005d5 	.word	0x200005d5
 8001cb0:	200005d0 	.word	0x200005d0
 8001cb4:	200005d6 	.word	0x200005d6
 8001cb8:	0801f3b4 	.word	0x0801f3b4
 8001cbc:	200006c4 	.word	0x200006c4
 8001cc0:	20000000 	.word	0x20000000
 8001cc4:	447a0000 	.word	0x447a0000
 8001cc8:	20000630 	.word	0x20000630

08001ccc <MPU_Config>:
}

 /* MPU Configuration */

void MPU_Config(void)
{
 8001ccc:	b580      	push	{r7, lr}
 8001cce:	b084      	sub	sp, #16
 8001cd0:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8001cd2:	463b      	mov	r3, r7
 8001cd4:	2200      	movs	r2, #0
 8001cd6:	601a      	str	r2, [r3, #0]
 8001cd8:	605a      	str	r2, [r3, #4]
 8001cda:	609a      	str	r2, [r3, #8]
 8001cdc:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8001cde:	f000 fd2b 	bl	8002738 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8001ce2:	2301      	movs	r3, #1
 8001ce4:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8001ce6:	2300      	movs	r3, #0
 8001ce8:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x20020000;
 8001cea:	4b14      	ldr	r3, [pc, #80]	@ (8001d3c <MPU_Config+0x70>)
 8001cec:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_16KB;
 8001cee:	230d      	movs	r3, #13
 8001cf0:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x0;
 8001cf2:	2300      	movs	r3, #0
 8001cf4:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL1;
 8001cf6:	2301      	movs	r3, #1
 8001cf8:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
 8001cfa:	2303      	movs	r3, #3
 8001cfc:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8001cfe:	2301      	movs	r3, #1
 8001d00:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_NOT_SHAREABLE;
 8001d02:	2300      	movs	r3, #0
 8001d04:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8001d06:	2300      	movs	r3, #0
 8001d08:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8001d0a:	2300      	movs	r3, #0
 8001d0c:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8001d0e:	463b      	mov	r3, r7
 8001d10:	4618      	mov	r0, r3
 8001d12:	f000 fd49 	bl	80027a8 <HAL_MPU_ConfigRegion>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Number = MPU_REGION_NUMBER1;
 8001d16:	2301      	movs	r3, #1
 8001d18:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x20040000;
 8001d1a:	4b09      	ldr	r3, [pc, #36]	@ (8001d40 <MPU_Config+0x74>)
 8001d1c:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_32KB;
 8001d1e:	230e      	movs	r3, #14
 8001d20:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8001d22:	2301      	movs	r3, #1
 8001d24:	737b      	strb	r3, [r7, #13]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8001d26:	463b      	mov	r3, r7
 8001d28:	4618      	mov	r0, r3
 8001d2a:	f000 fd3d 	bl	80027a8 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8001d2e:	2004      	movs	r0, #4
 8001d30:	f000 fd1a 	bl	8002768 <HAL_MPU_Enable>

}
 8001d34:	bf00      	nop
 8001d36:	3710      	adds	r7, #16
 8001d38:	46bd      	mov	sp, r7
 8001d3a:	bd80      	pop	{r7, pc}
 8001d3c:	20020000 	.word	0x20020000
 8001d40:	20040000 	.word	0x20040000

08001d44 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001d44:	b580      	push	{r7, lr}
 8001d46:	b082      	sub	sp, #8
 8001d48:	af00      	add	r7, sp, #0
 8001d4a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	4a04      	ldr	r2, [pc, #16]	@ (8001d64 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001d52:	4293      	cmp	r3, r2
 8001d54:	d101      	bne.n	8001d5a <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8001d56:	f000 fbbd 	bl	80024d4 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001d5a:	bf00      	nop
 8001d5c:	3708      	adds	r7, #8
 8001d5e:	46bd      	mov	sp, r7
 8001d60:	bd80      	pop	{r7, pc}
 8001d62:	bf00      	nop
 8001d64:	40001000 	.word	0x40001000

08001d68 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001d68:	b480      	push	{r7}
 8001d6a:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8001d6c:	b672      	cpsid	i
}
 8001d6e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001d70:	bf00      	nop
 8001d72:	e7fd      	b.n	8001d70 <Error_Handler+0x8>

08001d74 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001d74:	b580      	push	{r7, lr}
 8001d76:	b082      	sub	sp, #8
 8001d78:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8001d7a:	4b11      	ldr	r3, [pc, #68]	@ (8001dc0 <HAL_MspInit+0x4c>)
 8001d7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d7e:	4a10      	ldr	r2, [pc, #64]	@ (8001dc0 <HAL_MspInit+0x4c>)
 8001d80:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001d84:	6413      	str	r3, [r2, #64]	@ 0x40
 8001d86:	4b0e      	ldr	r3, [pc, #56]	@ (8001dc0 <HAL_MspInit+0x4c>)
 8001d88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d8a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001d8e:	607b      	str	r3, [r7, #4]
 8001d90:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d92:	4b0b      	ldr	r3, [pc, #44]	@ (8001dc0 <HAL_MspInit+0x4c>)
 8001d94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d96:	4a0a      	ldr	r2, [pc, #40]	@ (8001dc0 <HAL_MspInit+0x4c>)
 8001d98:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001d9c:	6453      	str	r3, [r2, #68]	@ 0x44
 8001d9e:	4b08      	ldr	r3, [pc, #32]	@ (8001dc0 <HAL_MspInit+0x4c>)
 8001da0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001da2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001da6:	603b      	str	r3, [r7, #0]
 8001da8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001daa:	2200      	movs	r2, #0
 8001dac:	210f      	movs	r1, #15
 8001dae:	f06f 0001 	mvn.w	r0, #1
 8001db2:	f000 fc97 	bl	80026e4 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001db6:	bf00      	nop
 8001db8:	3708      	adds	r7, #8
 8001dba:	46bd      	mov	sp, r7
 8001dbc:	bd80      	pop	{r7, pc}
 8001dbe:	bf00      	nop
 8001dc0:	40023800 	.word	0x40023800

08001dc4 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001dc4:	b580      	push	{r7, lr}
 8001dc6:	b0ae      	sub	sp, #184	@ 0xb8
 8001dc8:	af00      	add	r7, sp, #0
 8001dca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001dcc:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001dd0:	2200      	movs	r2, #0
 8001dd2:	601a      	str	r2, [r3, #0]
 8001dd4:	605a      	str	r2, [r3, #4]
 8001dd6:	609a      	str	r2, [r3, #8]
 8001dd8:	60da      	str	r2, [r3, #12]
 8001dda:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001ddc:	f107 0314 	add.w	r3, r7, #20
 8001de0:	2290      	movs	r2, #144	@ 0x90
 8001de2:	2100      	movs	r1, #0
 8001de4:	4618      	mov	r0, r3
 8001de6:	f01c fa32 	bl	801e24e <memset>
  if(hi2c->Instance==I2C2)
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	4a21      	ldr	r2, [pc, #132]	@ (8001e74 <HAL_I2C_MspInit+0xb0>)
 8001df0:	4293      	cmp	r3, r2
 8001df2:	d13b      	bne.n	8001e6c <HAL_I2C_MspInit+0xa8>

    /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8001df4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001df8:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8001dfa:	2300      	movs	r3, #0
 8001dfc:	67fb      	str	r3, [r7, #124]	@ 0x7c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001dfe:	f107 0314 	add.w	r3, r7, #20
 8001e02:	4618      	mov	r0, r3
 8001e04:	f004 ff68 	bl	8006cd8 <HAL_RCCEx_PeriphCLKConfig>
 8001e08:	4603      	mov	r3, r0
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d001      	beq.n	8001e12 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8001e0e:	f7ff ffab 	bl	8001d68 <Error_Handler>
    }

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8001e12:	4b19      	ldr	r3, [pc, #100]	@ (8001e78 <HAL_I2C_MspInit+0xb4>)
 8001e14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e16:	4a18      	ldr	r2, [pc, #96]	@ (8001e78 <HAL_I2C_MspInit+0xb4>)
 8001e18:	f043 0320 	orr.w	r3, r3, #32
 8001e1c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e1e:	4b16      	ldr	r3, [pc, #88]	@ (8001e78 <HAL_I2C_MspInit+0xb4>)
 8001e20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e22:	f003 0320 	and.w	r3, r3, #32
 8001e26:	613b      	str	r3, [r7, #16]
 8001e28:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PF0     ------> I2C2_SDA
    PF1     ------> I2C2_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001e2a:	2303      	movs	r3, #3
 8001e2c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001e30:	2312      	movs	r3, #18
 8001e32:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e36:	2300      	movs	r3, #0
 8001e38:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e3c:	2303      	movs	r3, #3
 8001e3e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001e42:	2304      	movs	r3, #4
 8001e44:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001e48:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001e4c:	4619      	mov	r1, r3
 8001e4e:	480b      	ldr	r0, [pc, #44]	@ (8001e7c <HAL_I2C_MspInit+0xb8>)
 8001e50:	f001 ff60 	bl	8003d14 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001e54:	4b08      	ldr	r3, [pc, #32]	@ (8001e78 <HAL_I2C_MspInit+0xb4>)
 8001e56:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e58:	4a07      	ldr	r2, [pc, #28]	@ (8001e78 <HAL_I2C_MspInit+0xb4>)
 8001e5a:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001e5e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001e60:	4b05      	ldr	r3, [pc, #20]	@ (8001e78 <HAL_I2C_MspInit+0xb4>)
 8001e62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e64:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001e68:	60fb      	str	r3, [r7, #12]
 8001e6a:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C2_MspInit 1 */

  }

}
 8001e6c:	bf00      	nop
 8001e6e:	37b8      	adds	r7, #184	@ 0xb8
 8001e70:	46bd      	mov	sp, r7
 8001e72:	bd80      	pop	{r7, pc}
 8001e74:	40005800 	.word	0x40005800
 8001e78:	40023800 	.word	0x40023800
 8001e7c:	40021400 	.word	0x40021400

08001e80 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001e80:	b580      	push	{r7, lr}
 8001e82:	b0ae      	sub	sp, #184	@ 0xb8
 8001e84:	af00      	add	r7, sp, #0
 8001e86:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e88:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001e8c:	2200      	movs	r2, #0
 8001e8e:	601a      	str	r2, [r3, #0]
 8001e90:	605a      	str	r2, [r3, #4]
 8001e92:	609a      	str	r2, [r3, #8]
 8001e94:	60da      	str	r2, [r3, #12]
 8001e96:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001e98:	f107 0314 	add.w	r3, r7, #20
 8001e9c:	2290      	movs	r2, #144	@ 0x90
 8001e9e:	2100      	movs	r1, #0
 8001ea0:	4618      	mov	r0, r3
 8001ea2:	f01c f9d4 	bl	801e24e <memset>
  if(huart->Instance==USART2)
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	4a21      	ldr	r2, [pc, #132]	@ (8001f30 <HAL_UART_MspInit+0xb0>)
 8001eac:	4293      	cmp	r3, r2
 8001eae:	d13a      	bne.n	8001f26 <HAL_UART_MspInit+0xa6>

    /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001eb0:	2380      	movs	r3, #128	@ 0x80
 8001eb2:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Usart2ClockSelection = RCC_USART2CLKSOURCE_HSI;
 8001eb4:	2308      	movs	r3, #8
 8001eb6:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001eb8:	f107 0314 	add.w	r3, r7, #20
 8001ebc:	4618      	mov	r0, r3
 8001ebe:	f004 ff0b 	bl	8006cd8 <HAL_RCCEx_PeriphCLKConfig>
 8001ec2:	4603      	mov	r3, r0
 8001ec4:	2b00      	cmp	r3, #0
 8001ec6:	d001      	beq.n	8001ecc <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001ec8:	f7ff ff4e 	bl	8001d68 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001ecc:	4b19      	ldr	r3, [pc, #100]	@ (8001f34 <HAL_UART_MspInit+0xb4>)
 8001ece:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ed0:	4a18      	ldr	r2, [pc, #96]	@ (8001f34 <HAL_UART_MspInit+0xb4>)
 8001ed2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001ed6:	6413      	str	r3, [r2, #64]	@ 0x40
 8001ed8:	4b16      	ldr	r3, [pc, #88]	@ (8001f34 <HAL_UART_MspInit+0xb4>)
 8001eda:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001edc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001ee0:	613b      	str	r3, [r7, #16]
 8001ee2:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001ee4:	4b13      	ldr	r3, [pc, #76]	@ (8001f34 <HAL_UART_MspInit+0xb4>)
 8001ee6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ee8:	4a12      	ldr	r2, [pc, #72]	@ (8001f34 <HAL_UART_MspInit+0xb4>)
 8001eea:	f043 0308 	orr.w	r3, r3, #8
 8001eee:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ef0:	4b10      	ldr	r3, [pc, #64]	@ (8001f34 <HAL_UART_MspInit+0xb4>)
 8001ef2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ef4:	f003 0308 	and.w	r3, r3, #8
 8001ef8:	60fb      	str	r3, [r7, #12]
 8001efa:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PD5     ------> USART2_TX
    PD6     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8001efc:	2360      	movs	r3, #96	@ 0x60
 8001efe:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f02:	2302      	movs	r3, #2
 8001f04:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f08:	2300      	movs	r3, #0
 8001f0a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f0e:	2303      	movs	r3, #3
 8001f10:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001f14:	2307      	movs	r3, #7
 8001f16:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001f1a:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001f1e:	4619      	mov	r1, r3
 8001f20:	4805      	ldr	r0, [pc, #20]	@ (8001f38 <HAL_UART_MspInit+0xb8>)
 8001f22:	f001 fef7 	bl	8003d14 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8001f26:	bf00      	nop
 8001f28:	37b8      	adds	r7, #184	@ 0xb8
 8001f2a:	46bd      	mov	sp, r7
 8001f2c:	bd80      	pop	{r7, pc}
 8001f2e:	bf00      	nop
 8001f30:	40004400 	.word	0x40004400
 8001f34:	40023800 	.word	0x40023800
 8001f38:	40020c00 	.word	0x40020c00

08001f3c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001f3c:	b580      	push	{r7, lr}
 8001f3e:	b08e      	sub	sp, #56	@ 0x38
 8001f40:	af00      	add	r7, sp, #0
 8001f42:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8001f44:	2300      	movs	r3, #0
 8001f46:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8001f48:	2300      	movs	r3, #0
 8001f4a:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8001f4c:	4b33      	ldr	r3, [pc, #204]	@ (800201c <HAL_InitTick+0xe0>)
 8001f4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f50:	4a32      	ldr	r2, [pc, #200]	@ (800201c <HAL_InitTick+0xe0>)
 8001f52:	f043 0310 	orr.w	r3, r3, #16
 8001f56:	6413      	str	r3, [r2, #64]	@ 0x40
 8001f58:	4b30      	ldr	r3, [pc, #192]	@ (800201c <HAL_InitTick+0xe0>)
 8001f5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f5c:	f003 0310 	and.w	r3, r3, #16
 8001f60:	60fb      	str	r3, [r7, #12]
 8001f62:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001f64:	f107 0210 	add.w	r2, r7, #16
 8001f68:	f107 0314 	add.w	r3, r7, #20
 8001f6c:	4611      	mov	r1, r2
 8001f6e:	4618      	mov	r0, r3
 8001f70:	f004 fe80 	bl	8006c74 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8001f74:	6a3b      	ldr	r3, [r7, #32]
 8001f76:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8001f78:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d103      	bne.n	8001f86 <HAL_InitTick+0x4a>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001f7e:	f004 fe51 	bl	8006c24 <HAL_RCC_GetPCLK1Freq>
 8001f82:	6378      	str	r0, [r7, #52]	@ 0x34
 8001f84:	e004      	b.n	8001f90 <HAL_InitTick+0x54>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8001f86:	f004 fe4d 	bl	8006c24 <HAL_RCC_GetPCLK1Freq>
 8001f8a:	4603      	mov	r3, r0
 8001f8c:	005b      	lsls	r3, r3, #1
 8001f8e:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001f90:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001f92:	4a23      	ldr	r2, [pc, #140]	@ (8002020 <HAL_InitTick+0xe4>)
 8001f94:	fba2 2303 	umull	r2, r3, r2, r3
 8001f98:	0c9b      	lsrs	r3, r3, #18
 8001f9a:	3b01      	subs	r3, #1
 8001f9c:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8001f9e:	4b21      	ldr	r3, [pc, #132]	@ (8002024 <HAL_InitTick+0xe8>)
 8001fa0:	4a21      	ldr	r2, [pc, #132]	@ (8002028 <HAL_InitTick+0xec>)
 8001fa2:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8001fa4:	4b1f      	ldr	r3, [pc, #124]	@ (8002024 <HAL_InitTick+0xe8>)
 8001fa6:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001faa:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8001fac:	4a1d      	ldr	r2, [pc, #116]	@ (8002024 <HAL_InitTick+0xe8>)
 8001fae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001fb0:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8001fb2:	4b1c      	ldr	r3, [pc, #112]	@ (8002024 <HAL_InitTick+0xe8>)
 8001fb4:	2200      	movs	r2, #0
 8001fb6:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001fb8:	4b1a      	ldr	r3, [pc, #104]	@ (8002024 <HAL_InitTick+0xe8>)
 8001fba:	2200      	movs	r2, #0
 8001fbc:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001fbe:	4b19      	ldr	r3, [pc, #100]	@ (8002024 <HAL_InitTick+0xe8>)
 8001fc0:	2200      	movs	r2, #0
 8001fc2:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8001fc4:	4817      	ldr	r0, [pc, #92]	@ (8002024 <HAL_InitTick+0xe8>)
 8001fc6:	f005 faaf 	bl	8007528 <HAL_TIM_Base_Init>
 8001fca:	4603      	mov	r3, r0
 8001fcc:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8001fd0:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	d11b      	bne.n	8002010 <HAL_InitTick+0xd4>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8001fd8:	4812      	ldr	r0, [pc, #72]	@ (8002024 <HAL_InitTick+0xe8>)
 8001fda:	f005 fb07 	bl	80075ec <HAL_TIM_Base_Start_IT>
 8001fde:	4603      	mov	r3, r0
 8001fe0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8001fe4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001fe8:	2b00      	cmp	r3, #0
 8001fea:	d111      	bne.n	8002010 <HAL_InitTick+0xd4>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001fec:	2036      	movs	r0, #54	@ 0x36
 8001fee:	f000 fb95 	bl	800271c <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	2b0f      	cmp	r3, #15
 8001ff6:	d808      	bhi.n	800200a <HAL_InitTick+0xce>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8001ff8:	2200      	movs	r2, #0
 8001ffa:	6879      	ldr	r1, [r7, #4]
 8001ffc:	2036      	movs	r0, #54	@ 0x36
 8001ffe:	f000 fb71 	bl	80026e4 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002002:	4a0a      	ldr	r2, [pc, #40]	@ (800202c <HAL_InitTick+0xf0>)
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	6013      	str	r3, [r2, #0]
 8002008:	e002      	b.n	8002010 <HAL_InitTick+0xd4>
      }
      else
      {
        status = HAL_ERROR;
 800200a:	2301      	movs	r3, #1
 800200c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8002010:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8002014:	4618      	mov	r0, r3
 8002016:	3738      	adds	r7, #56	@ 0x38
 8002018:	46bd      	mov	sp, r7
 800201a:	bd80      	pop	{r7, pc}
 800201c:	40023800 	.word	0x40023800
 8002020:	431bde83 	.word	0x431bde83
 8002024:	20000714 	.word	0x20000714
 8002028:	40001000 	.word	0x40001000
 800202c:	2000000c 	.word	0x2000000c

08002030 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002030:	b480      	push	{r7}
 8002032:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002034:	bf00      	nop
 8002036:	e7fd      	b.n	8002034 <NMI_Handler+0x4>

08002038 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002038:	b480      	push	{r7}
 800203a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800203c:	bf00      	nop
 800203e:	e7fd      	b.n	800203c <HardFault_Handler+0x4>

08002040 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002040:	b480      	push	{r7}
 8002042:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002044:	bf00      	nop
 8002046:	e7fd      	b.n	8002044 <MemManage_Handler+0x4>

08002048 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002048:	b480      	push	{r7}
 800204a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800204c:	bf00      	nop
 800204e:	e7fd      	b.n	800204c <BusFault_Handler+0x4>

08002050 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002050:	b480      	push	{r7}
 8002052:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002054:	bf00      	nop
 8002056:	e7fd      	b.n	8002054 <UsageFault_Handler+0x4>

08002058 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002058:	b480      	push	{r7}
 800205a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800205c:	bf00      	nop
 800205e:	46bd      	mov	sp, r7
 8002060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002064:	4770      	bx	lr
	...

08002068 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8002068:	b580      	push	{r7, lr}
 800206a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 800206c:	4802      	ldr	r0, [pc, #8]	@ (8002078 <TIM6_DAC_IRQHandler+0x10>)
 800206e:	f005 fb35 	bl	80076dc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8002072:	bf00      	nop
 8002074:	bd80      	pop	{r7, pc}
 8002076:	bf00      	nop
 8002078:	20000714 	.word	0x20000714

0800207c <ETH_IRQHandler>:

/**
  * @brief This function handles Ethernet global interrupt.
  */
void ETH_IRQHandler(void)
{
 800207c:	b580      	push	{r7, lr}
 800207e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ETH_IRQn 0 */

  /* USER CODE END ETH_IRQn 0 */
  HAL_ETH_IRQHandler(&heth);
 8002080:	4802      	ldr	r0, [pc, #8]	@ (800208c <ETH_IRQHandler+0x10>)
 8002082:	f000 ff5f 	bl	8002f44 <HAL_ETH_IRQHandler>
  /* USER CODE BEGIN ETH_IRQn 1 */

  /* USER CODE END ETH_IRQn 1 */
}
 8002086:	bf00      	nop
 8002088:	bd80      	pop	{r7, pc}
 800208a:	bf00      	nop
 800208c:	20005148 	.word	0x20005148

08002090 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8002090:	b580      	push	{r7, lr}
 8002092:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8002094:	4802      	ldr	r0, [pc, #8]	@ (80020a0 <OTG_FS_IRQHandler+0x10>)
 8002096:	f002 ff78 	bl	8004f8a <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 800209a:	bf00      	nop
 800209c:	bd80      	pop	{r7, pc}
 800209e:	bf00      	nop
 80020a0:	2000fb2c 	.word	0x2000fb2c

080020a4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80020a4:	b480      	push	{r7}
 80020a6:	af00      	add	r7, sp, #0
  return 1;
 80020a8:	2301      	movs	r3, #1
}
 80020aa:	4618      	mov	r0, r3
 80020ac:	46bd      	mov	sp, r7
 80020ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b2:	4770      	bx	lr

080020b4 <_kill>:

int _kill(int pid, int sig)
{
 80020b4:	b480      	push	{r7}
 80020b6:	b083      	sub	sp, #12
 80020b8:	af00      	add	r7, sp, #0
 80020ba:	6078      	str	r0, [r7, #4]
 80020bc:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80020be:	4b05      	ldr	r3, [pc, #20]	@ (80020d4 <_kill+0x20>)
 80020c0:	2216      	movs	r2, #22
 80020c2:	601a      	str	r2, [r3, #0]
  return -1;
 80020c4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80020c8:	4618      	mov	r0, r3
 80020ca:	370c      	adds	r7, #12
 80020cc:	46bd      	mov	sp, r7
 80020ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d2:	4770      	bx	lr
 80020d4:	20010150 	.word	0x20010150

080020d8 <_exit>:

void _exit (int status)
{
 80020d8:	b580      	push	{r7, lr}
 80020da:	b082      	sub	sp, #8
 80020dc:	af00      	add	r7, sp, #0
 80020de:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80020e0:	f04f 31ff 	mov.w	r1, #4294967295
 80020e4:	6878      	ldr	r0, [r7, #4]
 80020e6:	f7ff ffe5 	bl	80020b4 <_kill>
  while (1) {}    /* Make sure we hang here */
 80020ea:	bf00      	nop
 80020ec:	e7fd      	b.n	80020ea <_exit+0x12>

080020ee <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80020ee:	b580      	push	{r7, lr}
 80020f0:	b086      	sub	sp, #24
 80020f2:	af00      	add	r7, sp, #0
 80020f4:	60f8      	str	r0, [r7, #12]
 80020f6:	60b9      	str	r1, [r7, #8]
 80020f8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80020fa:	2300      	movs	r3, #0
 80020fc:	617b      	str	r3, [r7, #20]
 80020fe:	e00a      	b.n	8002116 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002100:	f3af 8000 	nop.w
 8002104:	4601      	mov	r1, r0
 8002106:	68bb      	ldr	r3, [r7, #8]
 8002108:	1c5a      	adds	r2, r3, #1
 800210a:	60ba      	str	r2, [r7, #8]
 800210c:	b2ca      	uxtb	r2, r1
 800210e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002110:	697b      	ldr	r3, [r7, #20]
 8002112:	3301      	adds	r3, #1
 8002114:	617b      	str	r3, [r7, #20]
 8002116:	697a      	ldr	r2, [r7, #20]
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	429a      	cmp	r2, r3
 800211c:	dbf0      	blt.n	8002100 <_read+0x12>
  }

  return len;
 800211e:	687b      	ldr	r3, [r7, #4]
}
 8002120:	4618      	mov	r0, r3
 8002122:	3718      	adds	r7, #24
 8002124:	46bd      	mov	sp, r7
 8002126:	bd80      	pop	{r7, pc}

08002128 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002128:	b580      	push	{r7, lr}
 800212a:	b086      	sub	sp, #24
 800212c:	af00      	add	r7, sp, #0
 800212e:	60f8      	str	r0, [r7, #12]
 8002130:	60b9      	str	r1, [r7, #8]
 8002132:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002134:	2300      	movs	r3, #0
 8002136:	617b      	str	r3, [r7, #20]
 8002138:	e009      	b.n	800214e <_write+0x26>
  {
    __io_putchar(*ptr++);
 800213a:	68bb      	ldr	r3, [r7, #8]
 800213c:	1c5a      	adds	r2, r3, #1
 800213e:	60ba      	str	r2, [r7, #8]
 8002140:	781b      	ldrb	r3, [r3, #0]
 8002142:	4618      	mov	r0, r3
 8002144:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002148:	697b      	ldr	r3, [r7, #20]
 800214a:	3301      	adds	r3, #1
 800214c:	617b      	str	r3, [r7, #20]
 800214e:	697a      	ldr	r2, [r7, #20]
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	429a      	cmp	r2, r3
 8002154:	dbf1      	blt.n	800213a <_write+0x12>
  }
  return len;
 8002156:	687b      	ldr	r3, [r7, #4]
}
 8002158:	4618      	mov	r0, r3
 800215a:	3718      	adds	r7, #24
 800215c:	46bd      	mov	sp, r7
 800215e:	bd80      	pop	{r7, pc}

08002160 <_close>:

int _close(int file)
{
 8002160:	b480      	push	{r7}
 8002162:	b083      	sub	sp, #12
 8002164:	af00      	add	r7, sp, #0
 8002166:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002168:	f04f 33ff 	mov.w	r3, #4294967295
}
 800216c:	4618      	mov	r0, r3
 800216e:	370c      	adds	r7, #12
 8002170:	46bd      	mov	sp, r7
 8002172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002176:	4770      	bx	lr

08002178 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002178:	b480      	push	{r7}
 800217a:	b083      	sub	sp, #12
 800217c:	af00      	add	r7, sp, #0
 800217e:	6078      	str	r0, [r7, #4]
 8002180:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002182:	683b      	ldr	r3, [r7, #0]
 8002184:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002188:	605a      	str	r2, [r3, #4]
  return 0;
 800218a:	2300      	movs	r3, #0
}
 800218c:	4618      	mov	r0, r3
 800218e:	370c      	adds	r7, #12
 8002190:	46bd      	mov	sp, r7
 8002192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002196:	4770      	bx	lr

08002198 <_isatty>:

int _isatty(int file)
{
 8002198:	b480      	push	{r7}
 800219a:	b083      	sub	sp, #12
 800219c:	af00      	add	r7, sp, #0
 800219e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80021a0:	2301      	movs	r3, #1
}
 80021a2:	4618      	mov	r0, r3
 80021a4:	370c      	adds	r7, #12
 80021a6:	46bd      	mov	sp, r7
 80021a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ac:	4770      	bx	lr

080021ae <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80021ae:	b480      	push	{r7}
 80021b0:	b085      	sub	sp, #20
 80021b2:	af00      	add	r7, sp, #0
 80021b4:	60f8      	str	r0, [r7, #12]
 80021b6:	60b9      	str	r1, [r7, #8]
 80021b8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80021ba:	2300      	movs	r3, #0
}
 80021bc:	4618      	mov	r0, r3
 80021be:	3714      	adds	r7, #20
 80021c0:	46bd      	mov	sp, r7
 80021c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c6:	4770      	bx	lr

080021c8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80021c8:	b480      	push	{r7}
 80021ca:	b087      	sub	sp, #28
 80021cc:	af00      	add	r7, sp, #0
 80021ce:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80021d0:	4a14      	ldr	r2, [pc, #80]	@ (8002224 <_sbrk+0x5c>)
 80021d2:	4b15      	ldr	r3, [pc, #84]	@ (8002228 <_sbrk+0x60>)
 80021d4:	1ad3      	subs	r3, r2, r3
 80021d6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80021d8:	697b      	ldr	r3, [r7, #20]
 80021da:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80021dc:	4b13      	ldr	r3, [pc, #76]	@ (800222c <_sbrk+0x64>)
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	d102      	bne.n	80021ea <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80021e4:	4b11      	ldr	r3, [pc, #68]	@ (800222c <_sbrk+0x64>)
 80021e6:	4a12      	ldr	r2, [pc, #72]	@ (8002230 <_sbrk+0x68>)
 80021e8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80021ea:	4b10      	ldr	r3, [pc, #64]	@ (800222c <_sbrk+0x64>)
 80021ec:	681a      	ldr	r2, [r3, #0]
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	4413      	add	r3, r2
 80021f2:	693a      	ldr	r2, [r7, #16]
 80021f4:	429a      	cmp	r2, r3
 80021f6:	d205      	bcs.n	8002204 <_sbrk+0x3c>
  {
    errno = ENOMEM;
 80021f8:	4b0e      	ldr	r3, [pc, #56]	@ (8002234 <_sbrk+0x6c>)
 80021fa:	220c      	movs	r2, #12
 80021fc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80021fe:	f04f 33ff 	mov.w	r3, #4294967295
 8002202:	e009      	b.n	8002218 <_sbrk+0x50>
  }

  prev_heap_end = __sbrk_heap_end;
 8002204:	4b09      	ldr	r3, [pc, #36]	@ (800222c <_sbrk+0x64>)
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800220a:	4b08      	ldr	r3, [pc, #32]	@ (800222c <_sbrk+0x64>)
 800220c:	681a      	ldr	r2, [r3, #0]
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	4413      	add	r3, r2
 8002212:	4a06      	ldr	r2, [pc, #24]	@ (800222c <_sbrk+0x64>)
 8002214:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002216:	68fb      	ldr	r3, [r7, #12]
}
 8002218:	4618      	mov	r0, r3
 800221a:	371c      	adds	r7, #28
 800221c:	46bd      	mov	sp, r7
 800221e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002222:	4770      	bx	lr
 8002224:	20080000 	.word	0x20080000
 8002228:	00000400 	.word	0x00000400
 800222c:	20000760 	.word	0x20000760
 8002230:	20010158 	.word	0x20010158
 8002234:	20010150 	.word	0x20010150

08002238 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002238:	b480      	push	{r7}
 800223a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800223c:	4b06      	ldr	r3, [pc, #24]	@ (8002258 <SystemInit+0x20>)
 800223e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002242:	4a05      	ldr	r2, [pc, #20]	@ (8002258 <SystemInit+0x20>)
 8002244:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002248:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800224c:	bf00      	nop
 800224e:	46bd      	mov	sp, r7
 8002250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002254:	4770      	bx	lr
 8002256:	bf00      	nop
 8002258:	e000ed00 	.word	0xe000ed00

0800225c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 800225c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002294 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002260:	f7ff ffea 	bl	8002238 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002264:	480c      	ldr	r0, [pc, #48]	@ (8002298 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002266:	490d      	ldr	r1, [pc, #52]	@ (800229c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002268:	4a0d      	ldr	r2, [pc, #52]	@ (80022a0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800226a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800226c:	e002      	b.n	8002274 <LoopCopyDataInit>

0800226e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800226e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002270:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002272:	3304      	adds	r3, #4

08002274 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002274:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002276:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002278:	d3f9      	bcc.n	800226e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800227a:	4a0a      	ldr	r2, [pc, #40]	@ (80022a4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800227c:	4c0a      	ldr	r4, [pc, #40]	@ (80022a8 <LoopFillZerobss+0x22>)
  movs r3, #0
 800227e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002280:	e001      	b.n	8002286 <LoopFillZerobss>

08002282 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002282:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002284:	3204      	adds	r2, #4

08002286 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002286:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002288:	d3fb      	bcc.n	8002282 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 800228a:	f01c f8af 	bl	801e3ec <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800228e:	f7ff fa3d 	bl	800170c <main>
  bx  lr    
 8002292:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002294:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 8002298:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800229c:	20000194 	.word	0x20000194
  ldr r2, =_sidata
 80022a0:	08034c64 	.word	0x08034c64
  ldr r2, =_sbss
 80022a4:	200002d4 	.word	0x200002d4
  ldr r4, =_ebss
 80022a8:	20010158 	.word	0x20010158

080022ac <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80022ac:	e7fe      	b.n	80022ac <ADC_IRQHandler>

080022ae <LAN8742_RegisterBusIO>:
  * @param  ioctx: holds device IO functions.
  * @retval LAN8742_STATUS_OK  if OK
  *         LAN8742_STATUS_ERROR if missing mandatory function
  */
int32_t  LAN8742_RegisterBusIO(lan8742_Object_t *pObj, lan8742_IOCtx_t *ioctx)
{
 80022ae:	b480      	push	{r7}
 80022b0:	b083      	sub	sp, #12
 80022b2:	af00      	add	r7, sp, #0
 80022b4:	6078      	str	r0, [r7, #4]
 80022b6:	6039      	str	r1, [r7, #0]
  if(!pObj || !ioctx->ReadReg || !ioctx->WriteReg || !ioctx->GetTick)
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d00b      	beq.n	80022d6 <LAN8742_RegisterBusIO+0x28>
 80022be:	683b      	ldr	r3, [r7, #0]
 80022c0:	68db      	ldr	r3, [r3, #12]
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d007      	beq.n	80022d6 <LAN8742_RegisterBusIO+0x28>
 80022c6:	683b      	ldr	r3, [r7, #0]
 80022c8:	689b      	ldr	r3, [r3, #8]
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	d003      	beq.n	80022d6 <LAN8742_RegisterBusIO+0x28>
 80022ce:	683b      	ldr	r3, [r7, #0]
 80022d0:	691b      	ldr	r3, [r3, #16]
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	d102      	bne.n	80022dc <LAN8742_RegisterBusIO+0x2e>
  {
    return LAN8742_STATUS_ERROR;
 80022d6:	f04f 33ff 	mov.w	r3, #4294967295
 80022da:	e014      	b.n	8002306 <LAN8742_RegisterBusIO+0x58>
  }

  pObj->IO.Init = ioctx->Init;
 80022dc:	683b      	ldr	r3, [r7, #0]
 80022de:	681a      	ldr	r2, [r3, #0]
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	609a      	str	r2, [r3, #8]
  pObj->IO.DeInit = ioctx->DeInit;
 80022e4:	683b      	ldr	r3, [r7, #0]
 80022e6:	685a      	ldr	r2, [r3, #4]
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	60da      	str	r2, [r3, #12]
  pObj->IO.ReadReg = ioctx->ReadReg;
 80022ec:	683b      	ldr	r3, [r7, #0]
 80022ee:	68da      	ldr	r2, [r3, #12]
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	615a      	str	r2, [r3, #20]
  pObj->IO.WriteReg = ioctx->WriteReg;
 80022f4:	683b      	ldr	r3, [r7, #0]
 80022f6:	689a      	ldr	r2, [r3, #8]
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	611a      	str	r2, [r3, #16]
  pObj->IO.GetTick = ioctx->GetTick;
 80022fc:	683b      	ldr	r3, [r7, #0]
 80022fe:	691a      	ldr	r2, [r3, #16]
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	619a      	str	r2, [r3, #24]

  return LAN8742_STATUS_OK;
 8002304:	2300      	movs	r3, #0
}
 8002306:	4618      	mov	r0, r3
 8002308:	370c      	adds	r7, #12
 800230a:	46bd      	mov	sp, r7
 800230c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002310:	4770      	bx	lr

08002312 <LAN8742_Init>:
  * @retval LAN8742_STATUS_OK  if OK
  *         LAN8742_STATUS_ADDRESS_ERROR if cannot find device address
  *         LAN8742_STATUS_READ_ERROR if cannot read register
  */
 int32_t LAN8742_Init(lan8742_Object_t *pObj)
 {
 8002312:	b580      	push	{r7, lr}
 8002314:	b086      	sub	sp, #24
 8002316:	af00      	add	r7, sp, #0
 8002318:	6078      	str	r0, [r7, #4]
   uint32_t regvalue = 0, addr = 0;
 800231a:	2300      	movs	r3, #0
 800231c:	60fb      	str	r3, [r7, #12]
 800231e:	2300      	movs	r3, #0
 8002320:	617b      	str	r3, [r7, #20]
   int32_t status = LAN8742_STATUS_OK;
 8002322:	2300      	movs	r3, #0
 8002324:	613b      	str	r3, [r7, #16]

   if(pObj->Is_Initialized == 0)
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	685b      	ldr	r3, [r3, #4]
 800232a:	2b00      	cmp	r3, #0
 800232c:	d139      	bne.n	80023a2 <LAN8742_Init+0x90>
   {
     if(pObj->IO.Init != 0)
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	689b      	ldr	r3, [r3, #8]
 8002332:	2b00      	cmp	r3, #0
 8002334:	d002      	beq.n	800233c <LAN8742_Init+0x2a>
     {
       /* GPIO and Clocks initialization */
       pObj->IO.Init();
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	689b      	ldr	r3, [r3, #8]
 800233a:	4798      	blx	r3
     }

     /* for later check */
     pObj->DevAddr = LAN8742_MAX_DEV_ADDR + 1;
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	2220      	movs	r2, #32
 8002340:	601a      	str	r2, [r3, #0]

     /* Get the device address from special mode register */
     for(addr = 0; addr <= LAN8742_MAX_DEV_ADDR; addr ++)
 8002342:	2300      	movs	r3, #0
 8002344:	617b      	str	r3, [r7, #20]
 8002346:	e01c      	b.n	8002382 <LAN8742_Init+0x70>
     {
       if(pObj->IO.ReadReg(addr, LAN8742_SMR, &regvalue) < 0)
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	695b      	ldr	r3, [r3, #20]
 800234c:	f107 020c 	add.w	r2, r7, #12
 8002350:	2112      	movs	r1, #18
 8002352:	6978      	ldr	r0, [r7, #20]
 8002354:	4798      	blx	r3
 8002356:	4603      	mov	r3, r0
 8002358:	2b00      	cmp	r3, #0
 800235a:	da03      	bge.n	8002364 <LAN8742_Init+0x52>
       {
         status = LAN8742_STATUS_READ_ERROR;
 800235c:	f06f 0304 	mvn.w	r3, #4
 8002360:	613b      	str	r3, [r7, #16]
         /* Can't read from this device address
            continue with next address */
         continue;
 8002362:	e00b      	b.n	800237c <LAN8742_Init+0x6a>
       }

       if((regvalue & LAN8742_SMR_PHY_ADDR) == addr)
 8002364:	68fb      	ldr	r3, [r7, #12]
 8002366:	f003 031f 	and.w	r3, r3, #31
 800236a:	697a      	ldr	r2, [r7, #20]
 800236c:	429a      	cmp	r2, r3
 800236e:	d105      	bne.n	800237c <LAN8742_Init+0x6a>
       {
         pObj->DevAddr = addr;
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	697a      	ldr	r2, [r7, #20]
 8002374:	601a      	str	r2, [r3, #0]
         status = LAN8742_STATUS_OK;
 8002376:	2300      	movs	r3, #0
 8002378:	613b      	str	r3, [r7, #16]
         break;
 800237a:	e005      	b.n	8002388 <LAN8742_Init+0x76>
     for(addr = 0; addr <= LAN8742_MAX_DEV_ADDR; addr ++)
 800237c:	697b      	ldr	r3, [r7, #20]
 800237e:	3301      	adds	r3, #1
 8002380:	617b      	str	r3, [r7, #20]
 8002382:	697b      	ldr	r3, [r7, #20]
 8002384:	2b1f      	cmp	r3, #31
 8002386:	d9df      	bls.n	8002348 <LAN8742_Init+0x36>
       }
     }

     if(pObj->DevAddr > LAN8742_MAX_DEV_ADDR)
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	2b1f      	cmp	r3, #31
 800238e:	d902      	bls.n	8002396 <LAN8742_Init+0x84>
     {
       status = LAN8742_STATUS_ADDRESS_ERROR;
 8002390:	f06f 0302 	mvn.w	r3, #2
 8002394:	613b      	str	r3, [r7, #16]
     }

     /* if device address is matched */
     if(status == LAN8742_STATUS_OK)
 8002396:	693b      	ldr	r3, [r7, #16]
 8002398:	2b00      	cmp	r3, #0
 800239a:	d102      	bne.n	80023a2 <LAN8742_Init+0x90>
     {
       pObj->Is_Initialized = 1;
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	2201      	movs	r2, #1
 80023a0:	605a      	str	r2, [r3, #4]
     }
   }

   return status;
 80023a2:	693b      	ldr	r3, [r7, #16]
 }
 80023a4:	4618      	mov	r0, r3
 80023a6:	3718      	adds	r7, #24
 80023a8:	46bd      	mov	sp, r7
 80023aa:	bd80      	pop	{r7, pc}

080023ac <LAN8742_GetLinkState>:
  *         LAN8742_STATUS_10MBITS_HALFDUPLEX  if 10Mb/s HD
  *         LAN8742_STATUS_READ_ERROR if cannot read register
  *         LAN8742_STATUS_WRITE_ERROR if cannot write to register
  */
int32_t LAN8742_GetLinkState(lan8742_Object_t *pObj)
{
 80023ac:	b580      	push	{r7, lr}
 80023ae:	b084      	sub	sp, #16
 80023b0:	af00      	add	r7, sp, #0
 80023b2:	6078      	str	r0, [r7, #4]
  uint32_t readval = 0;
 80023b4:	2300      	movs	r3, #0
 80023b6:	60fb      	str	r3, [r7, #12]

  /* Read Status register  */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BSR, &readval) < 0)
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	695b      	ldr	r3, [r3, #20]
 80023bc:	687a      	ldr	r2, [r7, #4]
 80023be:	6810      	ldr	r0, [r2, #0]
 80023c0:	f107 020c 	add.w	r2, r7, #12
 80023c4:	2101      	movs	r1, #1
 80023c6:	4798      	blx	r3
 80023c8:	4603      	mov	r3, r0
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	da02      	bge.n	80023d4 <LAN8742_GetLinkState+0x28>
  {
    return LAN8742_STATUS_READ_ERROR;
 80023ce:	f06f 0304 	mvn.w	r3, #4
 80023d2:	e06e      	b.n	80024b2 <LAN8742_GetLinkState+0x106>
  }

  /* Read Status register again */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BSR, &readval) < 0)
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	695b      	ldr	r3, [r3, #20]
 80023d8:	687a      	ldr	r2, [r7, #4]
 80023da:	6810      	ldr	r0, [r2, #0]
 80023dc:	f107 020c 	add.w	r2, r7, #12
 80023e0:	2101      	movs	r1, #1
 80023e2:	4798      	blx	r3
 80023e4:	4603      	mov	r3, r0
 80023e6:	2b00      	cmp	r3, #0
 80023e8:	da02      	bge.n	80023f0 <LAN8742_GetLinkState+0x44>
  {
    return LAN8742_STATUS_READ_ERROR;
 80023ea:	f06f 0304 	mvn.w	r3, #4
 80023ee:	e060      	b.n	80024b2 <LAN8742_GetLinkState+0x106>
  }

  if((readval & LAN8742_BSR_LINK_STATUS) == 0)
 80023f0:	68fb      	ldr	r3, [r7, #12]
 80023f2:	f003 0304 	and.w	r3, r3, #4
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d101      	bne.n	80023fe <LAN8742_GetLinkState+0x52>
  {
    /* Return Link Down status */
    return LAN8742_STATUS_LINK_DOWN;
 80023fa:	2301      	movs	r3, #1
 80023fc:	e059      	b.n	80024b2 <LAN8742_GetLinkState+0x106>
  }

  /* Check Auto negotiation */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BCR, &readval) < 0)
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	695b      	ldr	r3, [r3, #20]
 8002402:	687a      	ldr	r2, [r7, #4]
 8002404:	6810      	ldr	r0, [r2, #0]
 8002406:	f107 020c 	add.w	r2, r7, #12
 800240a:	2100      	movs	r1, #0
 800240c:	4798      	blx	r3
 800240e:	4603      	mov	r3, r0
 8002410:	2b00      	cmp	r3, #0
 8002412:	da02      	bge.n	800241a <LAN8742_GetLinkState+0x6e>
  {
    return LAN8742_STATUS_READ_ERROR;
 8002414:	f06f 0304 	mvn.w	r3, #4
 8002418:	e04b      	b.n	80024b2 <LAN8742_GetLinkState+0x106>
  }

  if((readval & LAN8742_BCR_AUTONEGO_EN) != LAN8742_BCR_AUTONEGO_EN)
 800241a:	68fb      	ldr	r3, [r7, #12]
 800241c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002420:	2b00      	cmp	r3, #0
 8002422:	d11b      	bne.n	800245c <LAN8742_GetLinkState+0xb0>
  {
    if(((readval & LAN8742_BCR_SPEED_SELECT) == LAN8742_BCR_SPEED_SELECT) && ((readval & LAN8742_BCR_DUPLEX_MODE) == LAN8742_BCR_DUPLEX_MODE))
 8002424:	68fb      	ldr	r3, [r7, #12]
 8002426:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800242a:	2b00      	cmp	r3, #0
 800242c:	d006      	beq.n	800243c <LAN8742_GetLinkState+0x90>
 800242e:	68fb      	ldr	r3, [r7, #12]
 8002430:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002434:	2b00      	cmp	r3, #0
 8002436:	d001      	beq.n	800243c <LAN8742_GetLinkState+0x90>
    {
      return LAN8742_STATUS_100MBITS_FULLDUPLEX;
 8002438:	2302      	movs	r3, #2
 800243a:	e03a      	b.n	80024b2 <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_BCR_SPEED_SELECT) == LAN8742_BCR_SPEED_SELECT)
 800243c:	68fb      	ldr	r3, [r7, #12]
 800243e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002442:	2b00      	cmp	r3, #0
 8002444:	d001      	beq.n	800244a <LAN8742_GetLinkState+0x9e>
    {
      return LAN8742_STATUS_100MBITS_HALFDUPLEX;
 8002446:	2303      	movs	r3, #3
 8002448:	e033      	b.n	80024b2 <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_BCR_DUPLEX_MODE) == LAN8742_BCR_DUPLEX_MODE)
 800244a:	68fb      	ldr	r3, [r7, #12]
 800244c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002450:	2b00      	cmp	r3, #0
 8002452:	d001      	beq.n	8002458 <LAN8742_GetLinkState+0xac>
    {
      return LAN8742_STATUS_10MBITS_FULLDUPLEX;
 8002454:	2304      	movs	r3, #4
 8002456:	e02c      	b.n	80024b2 <LAN8742_GetLinkState+0x106>
    }
    else
    {
      return LAN8742_STATUS_10MBITS_HALFDUPLEX;
 8002458:	2305      	movs	r3, #5
 800245a:	e02a      	b.n	80024b2 <LAN8742_GetLinkState+0x106>
    }
  }
  else /* Auto Nego enabled */
  {
    if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_PHYSCSR, &readval) < 0)
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	695b      	ldr	r3, [r3, #20]
 8002460:	687a      	ldr	r2, [r7, #4]
 8002462:	6810      	ldr	r0, [r2, #0]
 8002464:	f107 020c 	add.w	r2, r7, #12
 8002468:	211f      	movs	r1, #31
 800246a:	4798      	blx	r3
 800246c:	4603      	mov	r3, r0
 800246e:	2b00      	cmp	r3, #0
 8002470:	da02      	bge.n	8002478 <LAN8742_GetLinkState+0xcc>
    {
      return LAN8742_STATUS_READ_ERROR;
 8002472:	f06f 0304 	mvn.w	r3, #4
 8002476:	e01c      	b.n	80024b2 <LAN8742_GetLinkState+0x106>
    }

    /* Check if auto nego not done */
    if((readval & LAN8742_PHYSCSR_AUTONEGO_DONE) == 0)
 8002478:	68fb      	ldr	r3, [r7, #12]
 800247a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800247e:	2b00      	cmp	r3, #0
 8002480:	d101      	bne.n	8002486 <LAN8742_GetLinkState+0xda>
    {
      return LAN8742_STATUS_AUTONEGO_NOTDONE;
 8002482:	2306      	movs	r3, #6
 8002484:	e015      	b.n	80024b2 <LAN8742_GetLinkState+0x106>
    }

    if((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_100BTX_FD)
 8002486:	68fb      	ldr	r3, [r7, #12]
 8002488:	f003 031c 	and.w	r3, r3, #28
 800248c:	2b18      	cmp	r3, #24
 800248e:	d101      	bne.n	8002494 <LAN8742_GetLinkState+0xe8>
    {
      return LAN8742_STATUS_100MBITS_FULLDUPLEX;
 8002490:	2302      	movs	r3, #2
 8002492:	e00e      	b.n	80024b2 <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_100BTX_HD)
 8002494:	68fb      	ldr	r3, [r7, #12]
 8002496:	f003 031c 	and.w	r3, r3, #28
 800249a:	2b08      	cmp	r3, #8
 800249c:	d101      	bne.n	80024a2 <LAN8742_GetLinkState+0xf6>
    {
      return LAN8742_STATUS_100MBITS_HALFDUPLEX;
 800249e:	2303      	movs	r3, #3
 80024a0:	e007      	b.n	80024b2 <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_10BT_FD)
 80024a2:	68fb      	ldr	r3, [r7, #12]
 80024a4:	f003 031c 	and.w	r3, r3, #28
 80024a8:	2b14      	cmp	r3, #20
 80024aa:	d101      	bne.n	80024b0 <LAN8742_GetLinkState+0x104>
    {
      return LAN8742_STATUS_10MBITS_FULLDUPLEX;
 80024ac:	2304      	movs	r3, #4
 80024ae:	e000      	b.n	80024b2 <LAN8742_GetLinkState+0x106>
    }
    else
    {
      return LAN8742_STATUS_10MBITS_HALFDUPLEX;
 80024b0:	2305      	movs	r3, #5
    }
  }
}
 80024b2:	4618      	mov	r0, r3
 80024b4:	3710      	adds	r7, #16
 80024b6:	46bd      	mov	sp, r7
 80024b8:	bd80      	pop	{r7, pc}

080024ba <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80024ba:	b580      	push	{r7, lr}
 80024bc:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80024be:	2003      	movs	r0, #3
 80024c0:	f000 f905 	bl	80026ce <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80024c4:	200f      	movs	r0, #15
 80024c6:	f7ff fd39 	bl	8001f3c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80024ca:	f7ff fc53 	bl	8001d74 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80024ce:	2300      	movs	r3, #0
}
 80024d0:	4618      	mov	r0, r3
 80024d2:	bd80      	pop	{r7, pc}

080024d4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80024d4:	b480      	push	{r7}
 80024d6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80024d8:	4b06      	ldr	r3, [pc, #24]	@ (80024f4 <HAL_IncTick+0x20>)
 80024da:	781b      	ldrb	r3, [r3, #0]
 80024dc:	461a      	mov	r2, r3
 80024de:	4b06      	ldr	r3, [pc, #24]	@ (80024f8 <HAL_IncTick+0x24>)
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	4413      	add	r3, r2
 80024e4:	4a04      	ldr	r2, [pc, #16]	@ (80024f8 <HAL_IncTick+0x24>)
 80024e6:	6013      	str	r3, [r2, #0]
}
 80024e8:	bf00      	nop
 80024ea:	46bd      	mov	sp, r7
 80024ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f0:	4770      	bx	lr
 80024f2:	bf00      	nop
 80024f4:	20000010 	.word	0x20000010
 80024f8:	20000764 	.word	0x20000764

080024fc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80024fc:	b480      	push	{r7}
 80024fe:	af00      	add	r7, sp, #0
  return uwTick;
 8002500:	4b03      	ldr	r3, [pc, #12]	@ (8002510 <HAL_GetTick+0x14>)
 8002502:	681b      	ldr	r3, [r3, #0]
}
 8002504:	4618      	mov	r0, r3
 8002506:	46bd      	mov	sp, r7
 8002508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800250c:	4770      	bx	lr
 800250e:	bf00      	nop
 8002510:	20000764 	.word	0x20000764

08002514 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002514:	b580      	push	{r7, lr}
 8002516:	b084      	sub	sp, #16
 8002518:	af00      	add	r7, sp, #0
 800251a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800251c:	f7ff ffee 	bl	80024fc <HAL_GetTick>
 8002520:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002526:	68fb      	ldr	r3, [r7, #12]
 8002528:	f1b3 3fff 	cmp.w	r3, #4294967295
 800252c:	d005      	beq.n	800253a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800252e:	4b0a      	ldr	r3, [pc, #40]	@ (8002558 <HAL_Delay+0x44>)
 8002530:	781b      	ldrb	r3, [r3, #0]
 8002532:	461a      	mov	r2, r3
 8002534:	68fb      	ldr	r3, [r7, #12]
 8002536:	4413      	add	r3, r2
 8002538:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800253a:	bf00      	nop
 800253c:	f7ff ffde 	bl	80024fc <HAL_GetTick>
 8002540:	4602      	mov	r2, r0
 8002542:	68bb      	ldr	r3, [r7, #8]
 8002544:	1ad3      	subs	r3, r2, r3
 8002546:	68fa      	ldr	r2, [r7, #12]
 8002548:	429a      	cmp	r2, r3
 800254a:	d8f7      	bhi.n	800253c <HAL_Delay+0x28>
  {
  }
}
 800254c:	bf00      	nop
 800254e:	bf00      	nop
 8002550:	3710      	adds	r7, #16
 8002552:	46bd      	mov	sp, r7
 8002554:	bd80      	pop	{r7, pc}
 8002556:	bf00      	nop
 8002558:	20000010 	.word	0x20000010

0800255c <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 800255c:	b480      	push	{r7}
 800255e:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16U);
 8002560:	4b03      	ldr	r3, [pc, #12]	@ (8002570 <HAL_GetREVID+0x14>)
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	0c1b      	lsrs	r3, r3, #16
}
 8002566:	4618      	mov	r0, r3
 8002568:	46bd      	mov	sp, r7
 800256a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800256e:	4770      	bx	lr
 8002570:	e0042000 	.word	0xe0042000

08002574 <__NVIC_SetPriorityGrouping>:
{
 8002574:	b480      	push	{r7}
 8002576:	b085      	sub	sp, #20
 8002578:	af00      	add	r7, sp, #0
 800257a:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	f003 0307 	and.w	r3, r3, #7
 8002582:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002584:	4b0b      	ldr	r3, [pc, #44]	@ (80025b4 <__NVIC_SetPriorityGrouping+0x40>)
 8002586:	68db      	ldr	r3, [r3, #12]
 8002588:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800258a:	68ba      	ldr	r2, [r7, #8]
 800258c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002590:	4013      	ands	r3, r2
 8002592:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002594:	68fb      	ldr	r3, [r7, #12]
 8002596:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002598:	68bb      	ldr	r3, [r7, #8]
 800259a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 800259c:	4b06      	ldr	r3, [pc, #24]	@ (80025b8 <__NVIC_SetPriorityGrouping+0x44>)
 800259e:	4313      	orrs	r3, r2
 80025a0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80025a2:	4a04      	ldr	r2, [pc, #16]	@ (80025b4 <__NVIC_SetPriorityGrouping+0x40>)
 80025a4:	68bb      	ldr	r3, [r7, #8]
 80025a6:	60d3      	str	r3, [r2, #12]
}
 80025a8:	bf00      	nop
 80025aa:	3714      	adds	r7, #20
 80025ac:	46bd      	mov	sp, r7
 80025ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b2:	4770      	bx	lr
 80025b4:	e000ed00 	.word	0xe000ed00
 80025b8:	05fa0000 	.word	0x05fa0000

080025bc <__NVIC_GetPriorityGrouping>:
{
 80025bc:	b480      	push	{r7}
 80025be:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80025c0:	4b04      	ldr	r3, [pc, #16]	@ (80025d4 <__NVIC_GetPriorityGrouping+0x18>)
 80025c2:	68db      	ldr	r3, [r3, #12]
 80025c4:	0a1b      	lsrs	r3, r3, #8
 80025c6:	f003 0307 	and.w	r3, r3, #7
}
 80025ca:	4618      	mov	r0, r3
 80025cc:	46bd      	mov	sp, r7
 80025ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025d2:	4770      	bx	lr
 80025d4:	e000ed00 	.word	0xe000ed00

080025d8 <__NVIC_EnableIRQ>:
{
 80025d8:	b480      	push	{r7}
 80025da:	b083      	sub	sp, #12
 80025dc:	af00      	add	r7, sp, #0
 80025de:	4603      	mov	r3, r0
 80025e0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80025e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	db0b      	blt.n	8002602 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80025ea:	79fb      	ldrb	r3, [r7, #7]
 80025ec:	f003 021f 	and.w	r2, r3, #31
 80025f0:	4907      	ldr	r1, [pc, #28]	@ (8002610 <__NVIC_EnableIRQ+0x38>)
 80025f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025f6:	095b      	lsrs	r3, r3, #5
 80025f8:	2001      	movs	r0, #1
 80025fa:	fa00 f202 	lsl.w	r2, r0, r2
 80025fe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8002602:	bf00      	nop
 8002604:	370c      	adds	r7, #12
 8002606:	46bd      	mov	sp, r7
 8002608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800260c:	4770      	bx	lr
 800260e:	bf00      	nop
 8002610:	e000e100 	.word	0xe000e100

08002614 <__NVIC_SetPriority>:
{
 8002614:	b480      	push	{r7}
 8002616:	b083      	sub	sp, #12
 8002618:	af00      	add	r7, sp, #0
 800261a:	4603      	mov	r3, r0
 800261c:	6039      	str	r1, [r7, #0]
 800261e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002620:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002624:	2b00      	cmp	r3, #0
 8002626:	db0a      	blt.n	800263e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002628:	683b      	ldr	r3, [r7, #0]
 800262a:	b2da      	uxtb	r2, r3
 800262c:	490c      	ldr	r1, [pc, #48]	@ (8002660 <__NVIC_SetPriority+0x4c>)
 800262e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002632:	0112      	lsls	r2, r2, #4
 8002634:	b2d2      	uxtb	r2, r2
 8002636:	440b      	add	r3, r1
 8002638:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 800263c:	e00a      	b.n	8002654 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800263e:	683b      	ldr	r3, [r7, #0]
 8002640:	b2da      	uxtb	r2, r3
 8002642:	4908      	ldr	r1, [pc, #32]	@ (8002664 <__NVIC_SetPriority+0x50>)
 8002644:	79fb      	ldrb	r3, [r7, #7]
 8002646:	f003 030f 	and.w	r3, r3, #15
 800264a:	3b04      	subs	r3, #4
 800264c:	0112      	lsls	r2, r2, #4
 800264e:	b2d2      	uxtb	r2, r2
 8002650:	440b      	add	r3, r1
 8002652:	761a      	strb	r2, [r3, #24]
}
 8002654:	bf00      	nop
 8002656:	370c      	adds	r7, #12
 8002658:	46bd      	mov	sp, r7
 800265a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800265e:	4770      	bx	lr
 8002660:	e000e100 	.word	0xe000e100
 8002664:	e000ed00 	.word	0xe000ed00

08002668 <NVIC_EncodePriority>:
{
 8002668:	b480      	push	{r7}
 800266a:	b089      	sub	sp, #36	@ 0x24
 800266c:	af00      	add	r7, sp, #0
 800266e:	60f8      	str	r0, [r7, #12]
 8002670:	60b9      	str	r1, [r7, #8]
 8002672:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002674:	68fb      	ldr	r3, [r7, #12]
 8002676:	f003 0307 	and.w	r3, r3, #7
 800267a:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800267c:	69fb      	ldr	r3, [r7, #28]
 800267e:	f1c3 0307 	rsb	r3, r3, #7
 8002682:	2b04      	cmp	r3, #4
 8002684:	bf28      	it	cs
 8002686:	2304      	movcs	r3, #4
 8002688:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800268a:	69fb      	ldr	r3, [r7, #28]
 800268c:	3304      	adds	r3, #4
 800268e:	2b06      	cmp	r3, #6
 8002690:	d902      	bls.n	8002698 <NVIC_EncodePriority+0x30>
 8002692:	69fb      	ldr	r3, [r7, #28]
 8002694:	3b03      	subs	r3, #3
 8002696:	e000      	b.n	800269a <NVIC_EncodePriority+0x32>
 8002698:	2300      	movs	r3, #0
 800269a:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800269c:	f04f 32ff 	mov.w	r2, #4294967295
 80026a0:	69bb      	ldr	r3, [r7, #24]
 80026a2:	fa02 f303 	lsl.w	r3, r2, r3
 80026a6:	43da      	mvns	r2, r3
 80026a8:	68bb      	ldr	r3, [r7, #8]
 80026aa:	401a      	ands	r2, r3
 80026ac:	697b      	ldr	r3, [r7, #20]
 80026ae:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80026b0:	f04f 31ff 	mov.w	r1, #4294967295
 80026b4:	697b      	ldr	r3, [r7, #20]
 80026b6:	fa01 f303 	lsl.w	r3, r1, r3
 80026ba:	43d9      	mvns	r1, r3
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80026c0:	4313      	orrs	r3, r2
}
 80026c2:	4618      	mov	r0, r3
 80026c4:	3724      	adds	r7, #36	@ 0x24
 80026c6:	46bd      	mov	sp, r7
 80026c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026cc:	4770      	bx	lr

080026ce <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80026ce:	b580      	push	{r7, lr}
 80026d0:	b082      	sub	sp, #8
 80026d2:	af00      	add	r7, sp, #0
 80026d4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80026d6:	6878      	ldr	r0, [r7, #4]
 80026d8:	f7ff ff4c 	bl	8002574 <__NVIC_SetPriorityGrouping>
}
 80026dc:	bf00      	nop
 80026de:	3708      	adds	r7, #8
 80026e0:	46bd      	mov	sp, r7
 80026e2:	bd80      	pop	{r7, pc}

080026e4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80026e4:	b580      	push	{r7, lr}
 80026e6:	b086      	sub	sp, #24
 80026e8:	af00      	add	r7, sp, #0
 80026ea:	4603      	mov	r3, r0
 80026ec:	60b9      	str	r1, [r7, #8]
 80026ee:	607a      	str	r2, [r7, #4]
 80026f0:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80026f2:	2300      	movs	r3, #0
 80026f4:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80026f6:	f7ff ff61 	bl	80025bc <__NVIC_GetPriorityGrouping>
 80026fa:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80026fc:	687a      	ldr	r2, [r7, #4]
 80026fe:	68b9      	ldr	r1, [r7, #8]
 8002700:	6978      	ldr	r0, [r7, #20]
 8002702:	f7ff ffb1 	bl	8002668 <NVIC_EncodePriority>
 8002706:	4602      	mov	r2, r0
 8002708:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800270c:	4611      	mov	r1, r2
 800270e:	4618      	mov	r0, r3
 8002710:	f7ff ff80 	bl	8002614 <__NVIC_SetPriority>
}
 8002714:	bf00      	nop
 8002716:	3718      	adds	r7, #24
 8002718:	46bd      	mov	sp, r7
 800271a:	bd80      	pop	{r7, pc}

0800271c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800271c:	b580      	push	{r7, lr}
 800271e:	b082      	sub	sp, #8
 8002720:	af00      	add	r7, sp, #0
 8002722:	4603      	mov	r3, r0
 8002724:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002726:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800272a:	4618      	mov	r0, r3
 800272c:	f7ff ff54 	bl	80025d8 <__NVIC_EnableIRQ>
}
 8002730:	bf00      	nop
 8002732:	3708      	adds	r7, #8
 8002734:	46bd      	mov	sp, r7
 8002736:	bd80      	pop	{r7, pc}

08002738 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8002738:	b480      	push	{r7}
 800273a:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 800273c:	f3bf 8f5f 	dmb	sy
}
 8002740:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8002742:	4b07      	ldr	r3, [pc, #28]	@ (8002760 <HAL_MPU_Disable+0x28>)
 8002744:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002746:	4a06      	ldr	r2, [pc, #24]	@ (8002760 <HAL_MPU_Disable+0x28>)
 8002748:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800274c:	6253      	str	r3, [r2, #36]	@ 0x24
  
  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 800274e:	4b05      	ldr	r3, [pc, #20]	@ (8002764 <HAL_MPU_Disable+0x2c>)
 8002750:	2200      	movs	r2, #0
 8002752:	605a      	str	r2, [r3, #4]
}
 8002754:	bf00      	nop
 8002756:	46bd      	mov	sp, r7
 8002758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800275c:	4770      	bx	lr
 800275e:	bf00      	nop
 8002760:	e000ed00 	.word	0xe000ed00
 8002764:	e000ed90 	.word	0xe000ed90

08002768 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8002768:	b480      	push	{r7}
 800276a:	b083      	sub	sp, #12
 800276c:	af00      	add	r7, sp, #0
 800276e:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8002770:	4a0b      	ldr	r2, [pc, #44]	@ (80027a0 <HAL_MPU_Enable+0x38>)
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	f043 0301 	orr.w	r3, r3, #1
 8002778:	6053      	str	r3, [r2, #4]
  
  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 800277a:	4b0a      	ldr	r3, [pc, #40]	@ (80027a4 <HAL_MPU_Enable+0x3c>)
 800277c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800277e:	4a09      	ldr	r2, [pc, #36]	@ (80027a4 <HAL_MPU_Enable+0x3c>)
 8002780:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002784:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8002786:	f3bf 8f4f 	dsb	sy
}
 800278a:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800278c:	f3bf 8f6f 	isb	sy
}
 8002790:	bf00      	nop
  
  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8002792:	bf00      	nop
 8002794:	370c      	adds	r7, #12
 8002796:	46bd      	mov	sp, r7
 8002798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800279c:	4770      	bx	lr
 800279e:	bf00      	nop
 80027a0:	e000ed90 	.word	0xe000ed90
 80027a4:	e000ed00 	.word	0xe000ed00

080027a8 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(MPU_Region_InitTypeDef *MPU_Init)
{
 80027a8:	b480      	push	{r7}
 80027aa:	b083      	sub	sp, #12
 80027ac:	af00      	add	r7, sp, #0
 80027ae:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	785a      	ldrb	r2, [r3, #1]
 80027b4:	4b1b      	ldr	r3, [pc, #108]	@ (8002824 <HAL_MPU_ConfigRegion+0x7c>)
 80027b6:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 80027b8:	4b1a      	ldr	r3, [pc, #104]	@ (8002824 <HAL_MPU_ConfigRegion+0x7c>)
 80027ba:	691b      	ldr	r3, [r3, #16]
 80027bc:	4a19      	ldr	r2, [pc, #100]	@ (8002824 <HAL_MPU_ConfigRegion+0x7c>)
 80027be:	f023 0301 	bic.w	r3, r3, #1
 80027c2:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 80027c4:	4a17      	ldr	r2, [pc, #92]	@ (8002824 <HAL_MPU_ConfigRegion+0x7c>)
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	685b      	ldr	r3, [r3, #4]
 80027ca:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	7b1b      	ldrb	r3, [r3, #12]
 80027d0:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	7adb      	ldrb	r3, [r3, #11]
 80027d6:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80027d8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	7a9b      	ldrb	r3, [r3, #10]
 80027de:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 80027e0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	7b5b      	ldrb	r3, [r3, #13]
 80027e6:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 80027e8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	7b9b      	ldrb	r3, [r3, #14]
 80027ee:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 80027f0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	7bdb      	ldrb	r3, [r3, #15]
 80027f6:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 80027f8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	7a5b      	ldrb	r3, [r3, #9]
 80027fe:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8002800:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	7a1b      	ldrb	r3, [r3, #8]
 8002806:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8002808:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 800280a:	687a      	ldr	r2, [r7, #4]
 800280c:	7812      	ldrb	r2, [r2, #0]
 800280e:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002810:	4a04      	ldr	r2, [pc, #16]	@ (8002824 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8002812:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002814:	6113      	str	r3, [r2, #16]
}
 8002816:	bf00      	nop
 8002818:	370c      	adds	r7, #12
 800281a:	46bd      	mov	sp, r7
 800281c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002820:	4770      	bx	lr
 8002822:	bf00      	nop
 8002824:	e000ed90 	.word	0xe000ed90

08002828 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8002828:	b580      	push	{r7, lr}
 800282a:	b084      	sub	sp, #16
 800282c:	af00      	add	r7, sp, #0
 800282e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	2b00      	cmp	r3, #0
 8002834:	d101      	bne.n	800283a <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 8002836:	2301      	movs	r3, #1
 8002838:	e086      	b.n	8002948 <HAL_ETH_Init+0x120>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002840:	2b00      	cmp	r3, #0
 8002842:	d106      	bne.n	8002852 <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	2223      	movs	r2, #35	@ 0x23
 8002848:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 800284c:	6878      	ldr	r0, [r7, #4]
 800284e:	f007 fe2d 	bl	800a4ac <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002852:	4b3f      	ldr	r3, [pc, #252]	@ (8002950 <HAL_ETH_Init+0x128>)
 8002854:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002856:	4a3e      	ldr	r2, [pc, #248]	@ (8002950 <HAL_ETH_Init+0x128>)
 8002858:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800285c:	6453      	str	r3, [r2, #68]	@ 0x44
 800285e:	4b3c      	ldr	r3, [pc, #240]	@ (8002950 <HAL_ETH_Init+0x128>)
 8002860:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002862:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002866:	60bb      	str	r3, [r7, #8]
 8002868:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 800286a:	4b3a      	ldr	r3, [pc, #232]	@ (8002954 <HAL_ETH_Init+0x12c>)
 800286c:	685b      	ldr	r3, [r3, #4]
 800286e:	4a39      	ldr	r2, [pc, #228]	@ (8002954 <HAL_ETH_Init+0x12c>)
 8002870:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8002874:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 8002876:	4b37      	ldr	r3, [pc, #220]	@ (8002954 <HAL_ETH_Init+0x12c>)
 8002878:	685a      	ldr	r2, [r3, #4]
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	689b      	ldr	r3, [r3, #8]
 800287e:	4935      	ldr	r1, [pc, #212]	@ (8002954 <HAL_ETH_Init+0x12c>)
 8002880:	4313      	orrs	r3, r2
 8002882:	604b      	str	r3, [r1, #4]
  /* Dummy read to sync SYSCFG with ETH */
  (void)SYSCFG->PMC;
 8002884:	4b33      	ldr	r3, [pc, #204]	@ (8002954 <HAL_ETH_Init+0x12c>)
 8002886:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	687a      	ldr	r2, [r7, #4]
 8002894:	6812      	ldr	r2, [r2, #0]
 8002896:	f043 0301 	orr.w	r3, r3, #1
 800289a:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800289e:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80028a0:	f7ff fe2c 	bl	80024fc <HAL_GetTick>
 80028a4:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 80028a6:	e011      	b.n	80028cc <HAL_ETH_Init+0xa4>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 80028a8:	f7ff fe28 	bl	80024fc <HAL_GetTick>
 80028ac:	4602      	mov	r2, r0
 80028ae:	68fb      	ldr	r3, [r7, #12]
 80028b0:	1ad3      	subs	r3, r2, r3
 80028b2:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80028b6:	d909      	bls.n	80028cc <HAL_ETH_Init+0xa4>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	2204      	movs	r2, #4
 80028bc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	22e0      	movs	r2, #224	@ 0xe0
 80028c4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      /* Return Error */
      return HAL_ERROR;
 80028c8:	2301      	movs	r3, #1
 80028ca:	e03d      	b.n	8002948 <HAL_ETH_Init+0x120>
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	f003 0301 	and.w	r3, r3, #1
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d1e4      	bne.n	80028a8 <HAL_ETH_Init+0x80>
    }
  }


  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 80028de:	6878      	ldr	r0, [r7, #4]
 80028e0:	f000 ff5c 	bl	800379c <ETH_MACDMAConfig>


  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 80028e4:	6878      	ldr	r0, [r7, #4]
 80028e6:	f001 f807 	bl	80038f8 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 80028ea:	6878      	ldr	r0, [r7, #4]
 80028ec:	f001 f85d 	bl	80039aa <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	685b      	ldr	r3, [r3, #4]
 80028f4:	461a      	mov	r2, r3
 80028f6:	2100      	movs	r1, #0
 80028f8:	6878      	ldr	r0, [r7, #4]
 80028fa:	f000 ffc5 	bl	8003888 <ETH_MACAddressConfig>

  /* Disable MMC Interrupts */
  SET_BIT(heth->Instance->MACIMR, ETH_MACIMR_TSTIM | ETH_MACIMR_PMTIM);
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	f442 7202 	orr.w	r2, r2, #520	@ 0x208
 800290c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Disable Rx MMC Interrupts */
  SET_BIT(heth->Instance->MMCRIMR, ETH_MMCRIMR_RGUFM | ETH_MMCRIMR_RFAEM | \
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	f8d3 110c 	ldr.w	r1, [r3, #268]	@ 0x10c
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	681a      	ldr	r2, [r3, #0]
 800291a:	4b0f      	ldr	r3, [pc, #60]	@ (8002958 <HAL_ETH_Init+0x130>)
 800291c:	430b      	orrs	r3, r1
 800291e:	f8c2 310c 	str.w	r3, [r2, #268]	@ 0x10c
          ETH_MMCRIMR_RFCEM);

  /* Disable Tx MMC Interrupts */
  SET_BIT(heth->Instance->MMCTIMR, ETH_MMCTIMR_TGFM | ETH_MMCTIMR_TGFMSCM | \
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	f8d3 2110 	ldr.w	r2, [r3, #272]	@ 0x110
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	f442 1203 	orr.w	r2, r2, #2146304	@ 0x20c000
 8002932:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
          ETH_MMCTIMR_TGFSCM);

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	2200      	movs	r2, #0
 800293a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  heth->gState = HAL_ETH_STATE_READY;
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	2210      	movs	r2, #16
 8002942:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8002946:	2300      	movs	r3, #0
}
 8002948:	4618      	mov	r0, r3
 800294a:	3710      	adds	r7, #16
 800294c:	46bd      	mov	sp, r7
 800294e:	bd80      	pop	{r7, pc}
 8002950:	40023800 	.word	0x40023800
 8002954:	40013800 	.word	0x40013800
 8002958:	00020060 	.word	0x00020060

0800295c <HAL_ETH_Start_IT>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Start_IT(ETH_HandleTypeDef *heth)
{
 800295c:	b580      	push	{r7, lr}
 800295e:	b084      	sub	sp, #16
 8002960:	af00      	add	r7, sp, #0
 8002962:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg1;

  if (heth->gState == HAL_ETH_STATE_READY)
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800296a:	2b10      	cmp	r3, #16
 800296c:	d15f      	bne.n	8002a2e <HAL_ETH_Start_IT+0xd2>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	2223      	movs	r2, #35	@ 0x23
 8002972:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* save IT mode to ETH Handle */
    heth->RxDescList.ItMode = 1U;
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	2201      	movs	r2, #1
 800297a:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set number of descriptors to build */
    heth->RxDescList.RxBuildDescCnt = ETH_RX_DESC_CNT;
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	2204      	movs	r2, #4
 8002980:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Build all descriptors */
    ETH_UpdateDescriptor(heth);
 8002982:	6878      	ldr	r0, [r7, #4]
 8002984:	f000 f9f6 	bl	8002d74 <ETH_UpdateDescriptor>

    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8002990:	2001      	movs	r0, #1
 8002992:	f7ff fdbf 	bl	8002514 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	68fa      	ldr	r2, [r7, #12]
 800299c:	601a      	str	r2, [r3, #0]

    /* Enable the DMA transmission */
    SET_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_ST);
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80029a6:	699b      	ldr	r3, [r3, #24]
 80029a8:	687a      	ldr	r2, [r7, #4]
 80029aa:	6812      	ldr	r2, [r2, #0]
 80029ac:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80029b0:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80029b4:	6193      	str	r3, [r2, #24]

    /* Enable the DMA reception */
    SET_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_SR);
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80029be:	699b      	ldr	r3, [r3, #24]
 80029c0:	687a      	ldr	r2, [r7, #4]
 80029c2:	6812      	ldr	r2, [r2, #0]
 80029c4:	f043 0302 	orr.w	r3, r3, #2
 80029c8:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80029cc:	6193      	str	r3, [r2, #24]

    /* Flush Transmit FIFO */
    ETH_FlushTransmitFIFO(heth);
 80029ce:	6878      	ldr	r0, [r7, #4]
 80029d0:	f000 fd80 	bl	80034d4 <ETH_FlushTransmitFIFO>


    /* Enable the MAC transmission */
    SET_BIT(heth->Instance->MACCR, ETH_MACCR_TE);
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	681a      	ldr	r2, [r3, #0]
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	f042 0208 	orr.w	r2, r2, #8
 80029e2:	601a      	str	r2, [r3, #0]

    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 80029ec:	2001      	movs	r0, #1
 80029ee:	f7ff fd91 	bl	8002514 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	68fa      	ldr	r2, [r7, #12]
 80029f8:	601a      	str	r2, [r3, #0]

    /* Enable the MAC reception */
    SET_BIT(heth->Instance->MACCR, ETH_MACCR_RE);
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	681a      	ldr	r2, [r3, #0]
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	f042 0204 	orr.w	r2, r2, #4
 8002a08:	601a      	str	r2, [r3, #0]
    /* Enable ETH DMA interrupts:
    - Tx complete interrupt
    - Rx complete interrupt
    - Fatal bus interrupt
    */
    __HAL_ETH_DMA_ENABLE_IT(heth, (ETH_DMAIER_NISE | ETH_DMAIER_RIE | ETH_DMAIER_TIE  |
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002a12:	69d9      	ldr	r1, [r3, #28]
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	681a      	ldr	r2, [r3, #0]
 8002a18:	4b07      	ldr	r3, [pc, #28]	@ (8002a38 <HAL_ETH_Start_IT+0xdc>)
 8002a1a:	430b      	orrs	r3, r1
 8002a1c:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8002a20:	61d3      	str	r3, [r2, #28]
                                   ETH_DMAIER_FBEIE | ETH_DMAIER_AISE | ETH_DMAIER_RBUIE));

    heth->gState = HAL_ETH_STATE_STARTED;
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	2223      	movs	r2, #35	@ 0x23
 8002a26:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    return HAL_OK;
 8002a2a:	2300      	movs	r3, #0
 8002a2c:	e000      	b.n	8002a30 <HAL_ETH_Start_IT+0xd4>
  }
  else
  {
    return HAL_ERROR;
 8002a2e:	2301      	movs	r3, #1
  }
}
 8002a30:	4618      	mov	r0, r3
 8002a32:	3710      	adds	r7, #16
 8002a34:	46bd      	mov	sp, r7
 8002a36:	bd80      	pop	{r7, pc}
 8002a38:	0001a0c1 	.word	0x0001a0c1

08002a3c <HAL_ETH_Stop_IT>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Stop_IT(ETH_HandleTypeDef *heth)
{
 8002a3c:	b580      	push	{r7, lr}
 8002a3e:	b086      	sub	sp, #24
 8002a40:	af00      	add	r7, sp, #0
 8002a42:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t descindex;
  uint32_t tmpreg1;

  if (heth->gState == HAL_ETH_STATE_STARTED)
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002a4a:	2b23      	cmp	r3, #35	@ 0x23
 8002a4c:	d16e      	bne.n	8002b2c <HAL_ETH_Stop_IT+0xf0>
  {
    /* Set the ETH peripheral state to BUSY */
    heth->gState = HAL_ETH_STATE_BUSY;
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	2223      	movs	r2, #35	@ 0x23
 8002a52:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    __HAL_ETH_DMA_DISABLE_IT(heth, (ETH_DMAIER_NISE | ETH_DMAIER_RIE | ETH_DMAIER_TIE  |
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002a5e:	69d9      	ldr	r1, [r3, #28]
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681a      	ldr	r2, [r3, #0]
 8002a64:	4b34      	ldr	r3, [pc, #208]	@ (8002b38 <HAL_ETH_Stop_IT+0xfc>)
 8002a66:	400b      	ands	r3, r1
 8002a68:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8002a6c:	61d3      	str	r3, [r2, #28]
                                    ETH_DMAIER_FBEIE | ETH_DMAIER_AISE | ETH_DMAIER_RBUIE));

    /* Disable the DMA transmission */
    CLEAR_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_ST);
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002a76:	699b      	ldr	r3, [r3, #24]
 8002a78:	687a      	ldr	r2, [r7, #4]
 8002a7a:	6812      	ldr	r2, [r2, #0]
 8002a7c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8002a80:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8002a84:	6193      	str	r3, [r2, #24]

    /* Disable the DMA reception */
    CLEAR_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_SR);
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002a8e:	699b      	ldr	r3, [r3, #24]
 8002a90:	687a      	ldr	r2, [r7, #4]
 8002a92:	6812      	ldr	r2, [r2, #0]
 8002a94:	f023 0302 	bic.w	r3, r3, #2
 8002a98:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8002a9c:	6193      	str	r3, [r2, #24]

    /* Disable the MAC reception */
    CLEAR_BIT(heth->Instance->MACCR, ETH_MACCR_RE);
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	681a      	ldr	r2, [r3, #0]
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	f022 0204 	bic.w	r2, r2, #4
 8002aac:	601a      	str	r2, [r3, #0]


    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	613b      	str	r3, [r7, #16]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8002ab6:	2001      	movs	r0, #1
 8002ab8:	f7ff fd2c 	bl	8002514 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	693a      	ldr	r2, [r7, #16]
 8002ac2:	601a      	str	r2, [r3, #0]

    /* Flush Transmit FIFO */
    ETH_FlushTransmitFIFO(heth);
 8002ac4:	6878      	ldr	r0, [r7, #4]
 8002ac6:	f000 fd05 	bl	80034d4 <ETH_FlushTransmitFIFO>

    /* Disable the MAC transmission */
    CLEAR_BIT(heth->Instance->MACCR, ETH_MACCR_TE);
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	681a      	ldr	r2, [r3, #0]
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	f022 0208 	bic.w	r2, r2, #8
 8002ad8:	601a      	str	r2, [r3, #0]

    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	613b      	str	r3, [r7, #16]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8002ae2:	2001      	movs	r0, #1
 8002ae4:	f7ff fd16 	bl	8002514 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	693a      	ldr	r2, [r7, #16]
 8002aee:	601a      	str	r2, [r3, #0]

    /* Clear IOC bit to all Rx descriptors */
    for (descindex = 0; descindex < (uint32_t)ETH_RX_DESC_CNT; descindex++)
 8002af0:	2300      	movs	r3, #0
 8002af2:	617b      	str	r3, [r7, #20]
 8002af4:	e00e      	b.n	8002b14 <HAL_ETH_Stop_IT+0xd8>
    {
      dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descindex];
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	697a      	ldr	r2, [r7, #20]
 8002afa:	3212      	adds	r2, #18
 8002afc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002b00:	60fb      	str	r3, [r7, #12]
      SET_BIT(dmarxdesc->DESC1, ETH_DMARXDESC_DIC);
 8002b02:	68fb      	ldr	r3, [r7, #12]
 8002b04:	685b      	ldr	r3, [r3, #4]
 8002b06:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8002b0a:	68fb      	ldr	r3, [r7, #12]
 8002b0c:	605a      	str	r2, [r3, #4]
    for (descindex = 0; descindex < (uint32_t)ETH_RX_DESC_CNT; descindex++)
 8002b0e:	697b      	ldr	r3, [r7, #20]
 8002b10:	3301      	adds	r3, #1
 8002b12:	617b      	str	r3, [r7, #20]
 8002b14:	697b      	ldr	r3, [r7, #20]
 8002b16:	2b03      	cmp	r3, #3
 8002b18:	d9ed      	bls.n	8002af6 <HAL_ETH_Stop_IT+0xba>
    }

    heth->RxDescList.ItMode = 0U;
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	2200      	movs	r2, #0
 8002b1e:	659a      	str	r2, [r3, #88]	@ 0x58

    heth->gState = HAL_ETH_STATE_READY;
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	2210      	movs	r2, #16
 8002b24:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Return function status */
    return HAL_OK;
 8002b28:	2300      	movs	r3, #0
 8002b2a:	e000      	b.n	8002b2e <HAL_ETH_Stop_IT+0xf2>
  }
  else
  {
    return HAL_ERROR;
 8002b2c:	2301      	movs	r3, #1
  }
}
 8002b2e:	4618      	mov	r0, r3
 8002b30:	3718      	adds	r7, #24
 8002b32:	46bd      	mov	sp, r7
 8002b34:	bd80      	pop	{r7, pc}
 8002b36:	bf00      	nop
 8002b38:	fffe5f3e 	.word	0xfffe5f3e

08002b3c <HAL_ETH_Transmit_IT>:
  *         the configuration information for ETHERNET module
  * @param  pTxConfig: Hold the configuration of packet to be transmitted
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Transmit_IT(ETH_HandleTypeDef *heth, ETH_TxPacketConfigTypeDef *pTxConfig)
{
 8002b3c:	b580      	push	{r7, lr}
 8002b3e:	b082      	sub	sp, #8
 8002b40:	af00      	add	r7, sp, #0
 8002b42:	6078      	str	r0, [r7, #4]
 8002b44:	6039      	str	r1, [r7, #0]
  if (pTxConfig == NULL)
 8002b46:	683b      	ldr	r3, [r7, #0]
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	d109      	bne.n	8002b60 <HAL_ETH_Transmit_IT+0x24>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_PARAM;
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002b52:	f043 0201 	orr.w	r2, r3, #1
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    return HAL_ERROR;
 8002b5c:	2301      	movs	r3, #1
 8002b5e:	e045      	b.n	8002bec <HAL_ETH_Transmit_IT+0xb0>
  }

  if (heth->gState == HAL_ETH_STATE_STARTED)
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002b66:	2b23      	cmp	r3, #35	@ 0x23
 8002b68:	d13f      	bne.n	8002bea <HAL_ETH_Transmit_IT+0xae>
  {
    /* Save the packet pointer to release.  */
    heth->TxDescList.CurrentPacketAddress = (uint32_t *)pTxConfig->pData;
 8002b6a:	683b      	ldr	r3, [r7, #0]
 8002b6c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Config DMA Tx descriptor by Tx Packet info */
    if (ETH_Prepare_Tx_Descriptors(heth, pTxConfig, 1) != HAL_ETH_ERROR_NONE)
 8002b72:	2201      	movs	r2, #1
 8002b74:	6839      	ldr	r1, [r7, #0]
 8002b76:	6878      	ldr	r0, [r7, #4]
 8002b78:	f000 ff86 	bl	8003a88 <ETH_Prepare_Tx_Descriptors>
 8002b7c:	4603      	mov	r3, r0
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d009      	beq.n	8002b96 <HAL_ETH_Transmit_IT+0x5a>
    {
      heth->ErrorCode |= HAL_ETH_ERROR_BUSY;
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002b88:	f043 0202 	orr.w	r2, r3, #2
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      return HAL_ERROR;
 8002b92:	2301      	movs	r3, #1
 8002b94:	e02a      	b.n	8002bec <HAL_ETH_Transmit_IT+0xb0>
  __ASM volatile ("dsb 0xF":::"memory");
 8002b96:	f3bf 8f4f 	dsb	sy
}
 8002b9a:	bf00      	nop

    /* Ensure completion of descriptor preparation before transmission start */
    __DSB();

    /* Incr current tx desc index */
    INCR_TX_DESC_INDEX(heth->TxDescList.CurTxDesc, 1U);
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ba0:	1c5a      	adds	r2, r3, #1
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	629a      	str	r2, [r3, #40]	@ 0x28
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002baa:	2b03      	cmp	r3, #3
 8002bac:	d904      	bls.n	8002bb8 <HAL_ETH_Transmit_IT+0x7c>
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002bb2:	1f1a      	subs	r2, r3, #4
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Start transmission */
    /* issue a poll command to Tx DMA by writing address of next immediate free descriptor */
    if (((heth->Instance)->DMASR & ETH_DMASR_TBUS) != (uint32_t)RESET)
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002bc0:	695b      	ldr	r3, [r3, #20]
 8002bc2:	f003 0304 	and.w	r3, r3, #4
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	d00d      	beq.n	8002be6 <HAL_ETH_Transmit_IT+0xaa>
    {
      /* Clear TBUS ETHERNET DMA flag */
      (heth->Instance)->DMASR = ETH_DMASR_TBUS;
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002bd2:	461a      	mov	r2, r3
 8002bd4:	2304      	movs	r3, #4
 8002bd6:	6153      	str	r3, [r2, #20]
      /* Resume DMA transmission*/
      (heth->Instance)->DMATPDR = 0U;
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002be0:	461a      	mov	r2, r3
 8002be2:	2300      	movs	r3, #0
 8002be4:	6053      	str	r3, [r2, #4]
    }

    return HAL_OK;
 8002be6:	2300      	movs	r3, #0
 8002be8:	e000      	b.n	8002bec <HAL_ETH_Transmit_IT+0xb0>

  }
  else
  {
    return HAL_ERROR;
 8002bea:	2301      	movs	r3, #1
  }
}
 8002bec:	4618      	mov	r0, r3
 8002bee:	3708      	adds	r7, #8
 8002bf0:	46bd      	mov	sp, r7
 8002bf2:	bd80      	pop	{r7, pc}

08002bf4 <HAL_ETH_ReadData>:
  *         the configuration information for ETHERNET module
  * @param  pAppBuff: Pointer to an application buffer to receive the packet.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadData(ETH_HandleTypeDef *heth, void **pAppBuff)
{
 8002bf4:	b580      	push	{r7, lr}
 8002bf6:	b088      	sub	sp, #32
 8002bf8:	af00      	add	r7, sp, #0
 8002bfa:	6078      	str	r0, [r7, #4]
 8002bfc:	6039      	str	r1, [r7, #0]
  uint32_t descidx;
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t desccnt = 0U;
 8002bfe:	2300      	movs	r3, #0
 8002c00:	617b      	str	r3, [r7, #20]
  uint32_t desccntmax;
  uint32_t bufflength;
  uint8_t rxdataready = 0U;
 8002c02:	2300      	movs	r3, #0
 8002c04:	74fb      	strb	r3, [r7, #19]

  if (pAppBuff == NULL)
 8002c06:	683b      	ldr	r3, [r7, #0]
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	d109      	bne.n	8002c20 <HAL_ETH_ReadData+0x2c>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_PARAM;
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002c12:	f043 0201 	orr.w	r2, r3, #1
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    return HAL_ERROR;
 8002c1c:	2301      	movs	r3, #1
 8002c1e:	e0a4      	b.n	8002d6a <HAL_ETH_ReadData+0x176>
  }

  if (heth->gState != HAL_ETH_STATE_STARTED)
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002c26:	2b23      	cmp	r3, #35	@ 0x23
 8002c28:	d001      	beq.n	8002c2e <HAL_ETH_ReadData+0x3a>
  {
    return HAL_ERROR;
 8002c2a:	2301      	movs	r3, #1
 8002c2c:	e09d      	b.n	8002d6a <HAL_ETH_ReadData+0x176>
  }

  descidx = heth->RxDescList.RxDescIdx;
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c32:	61fb      	str	r3, [r7, #28]
  dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	69fa      	ldr	r2, [r7, #28]
 8002c38:	3212      	adds	r2, #18
 8002c3a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002c3e:	61bb      	str	r3, [r7, #24]
  desccntmax = ETH_RX_DESC_CNT - heth->RxDescList.RxBuildDescCnt;
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002c44:	f1c3 0304 	rsb	r3, r3, #4
 8002c48:	60fb      	str	r3, [r7, #12]

  /* Check if descriptor is not owned by DMA */
  while ((READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (desccnt < desccntmax)
 8002c4a:	e066      	b.n	8002d1a <HAL_ETH_ReadData+0x126>
         && (rxdataready == 0U))
  {
    if (READ_BIT(dmarxdesc->DESC0,  ETH_DMARXDESC_LS)  != (uint32_t)RESET)
 8002c4c:	69bb      	ldr	r3, [r7, #24]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	d007      	beq.n	8002c68 <HAL_ETH_ReadData+0x74>
    {
      /* Get timestamp high */
      heth->RxDescList.TimeStamp.TimeStampHigh = dmarxdesc->DESC7;
 8002c58:	69bb      	ldr	r3, [r7, #24]
 8002c5a:	69da      	ldr	r2, [r3, #28]
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	679a      	str	r2, [r3, #120]	@ 0x78
      /* Get timestamp low */
      heth->RxDescList.TimeStamp.TimeStampLow  = dmarxdesc->DESC6;
 8002c60:	69bb      	ldr	r3, [r7, #24]
 8002c62:	699a      	ldr	r2, [r3, #24]
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	675a      	str	r2, [r3, #116]	@ 0x74
    }
    if ((READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_FS) != (uint32_t)RESET) || (heth->RxDescList.pRxStart != NULL))
 8002c68:	69bb      	ldr	r3, [r7, #24]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	d103      	bne.n	8002c7c <HAL_ETH_ReadData+0x88>
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d03c      	beq.n	8002cf6 <HAL_ETH_ReadData+0x102>
    {
      /* Check first descriptor */
      if (READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_FS) != (uint32_t)RESET)
 8002c7c:	69bb      	ldr	r3, [r7, #24]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002c84:	2b00      	cmp	r3, #0
 8002c86:	d005      	beq.n	8002c94 <HAL_ETH_ReadData+0xa0>
      {
        heth->RxDescList.RxDescCnt = 0;
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	2200      	movs	r2, #0
 8002c8c:	661a      	str	r2, [r3, #96]	@ 0x60
        heth->RxDescList.RxDataLength = 0;
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	2200      	movs	r2, #0
 8002c92:	665a      	str	r2, [r3, #100]	@ 0x64
      }

      /* Get the Frame Length of the received packet: substruct 4 bytes of the CRC */
      bufflength = ((dmarxdesc->DESC0 & ETH_DMARXDESC_FL) >> ETH_DMARXDESC_FRAMELENGTHSHIFT);
 8002c94:	69bb      	ldr	r3, [r7, #24]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	0c1b      	lsrs	r3, r3, #16
 8002c9a:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8002c9e:	60bb      	str	r3, [r7, #8]

      /* Check if last descriptor */
      if (READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_LS) != (uint32_t)RESET)
 8002ca0:	69bb      	ldr	r3, [r7, #24]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	d005      	beq.n	8002cb8 <HAL_ETH_ReadData+0xc4>
      {
        /* Save Last descriptor index */
        heth->RxDescList.pRxLastRxDesc = dmarxdesc->DESC0;
 8002cac:	69bb      	ldr	r3, [r7, #24]
 8002cae:	681a      	ldr	r2, [r3, #0]
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	671a      	str	r2, [r3, #112]	@ 0x70

        /* Packet ready */
        rxdataready = 1;
 8002cb4:	2301      	movs	r3, #1
 8002cb6:	74fb      	strb	r3, [r7, #19]
      }

      /* Link data */
      WRITE_REG(dmarxdesc->BackupAddr0, dmarxdesc->DESC2);
 8002cb8:	69bb      	ldr	r3, [r7, #24]
 8002cba:	689a      	ldr	r2, [r3, #8]
 8002cbc:	69bb      	ldr	r3, [r7, #24]
 8002cbe:	621a      	str	r2, [r3, #32]
      /*Call registered Link callback*/
      heth->rxLinkCallback(&heth->RxDescList.pRxStart, &heth->RxDescList.pRxEnd,
                           (uint8_t *)dmarxdesc->BackupAddr0, bufflength);
#else
      /* Link callback */
      HAL_ETH_RxLinkCallback(&heth->RxDescList.pRxStart, &heth->RxDescList.pRxEnd,
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	f103 007c 	add.w	r0, r3, #124	@ 0x7c
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	f103 0180 	add.w	r1, r3, #128	@ 0x80
                             (uint8_t *)dmarxdesc->BackupAddr0, (uint16_t) bufflength);
 8002ccc:	69bb      	ldr	r3, [r7, #24]
 8002cce:	6a1b      	ldr	r3, [r3, #32]
      HAL_ETH_RxLinkCallback(&heth->RxDescList.pRxStart, &heth->RxDescList.pRxEnd,
 8002cd0:	461a      	mov	r2, r3
 8002cd2:	68bb      	ldr	r3, [r7, #8]
 8002cd4:	b29b      	uxth	r3, r3
 8002cd6:	f007 fdb5 	bl	800a844 <HAL_ETH_RxLinkCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
      heth->RxDescList.RxDescCnt++;
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002cde:	1c5a      	adds	r2, r3, #1
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	661a      	str	r2, [r3, #96]	@ 0x60
      heth->RxDescList.RxDataLength += bufflength;
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8002ce8:	68bb      	ldr	r3, [r7, #8]
 8002cea:	441a      	add	r2, r3
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Clear buffer pointer */
      dmarxdesc->BackupAddr0 = 0;
 8002cf0:	69bb      	ldr	r3, [r7, #24]
 8002cf2:	2200      	movs	r2, #0
 8002cf4:	621a      	str	r2, [r3, #32]
    }

    /* Increment current rx descriptor index */
    INCR_RX_DESC_INDEX(descidx, 1U);
 8002cf6:	69fb      	ldr	r3, [r7, #28]
 8002cf8:	3301      	adds	r3, #1
 8002cfa:	61fb      	str	r3, [r7, #28]
 8002cfc:	69fb      	ldr	r3, [r7, #28]
 8002cfe:	2b03      	cmp	r3, #3
 8002d00:	d902      	bls.n	8002d08 <HAL_ETH_ReadData+0x114>
 8002d02:	69fb      	ldr	r3, [r7, #28]
 8002d04:	3b04      	subs	r3, #4
 8002d06:	61fb      	str	r3, [r7, #28]
    /* Get current descriptor address */
    dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	69fa      	ldr	r2, [r7, #28]
 8002d0c:	3212      	adds	r2, #18
 8002d0e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002d12:	61bb      	str	r3, [r7, #24]
    desccnt++;
 8002d14:	697b      	ldr	r3, [r7, #20]
 8002d16:	3301      	adds	r3, #1
 8002d18:	617b      	str	r3, [r7, #20]
  while ((READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (desccnt < desccntmax)
 8002d1a:	69bb      	ldr	r3, [r7, #24]
 8002d1c:	681b      	ldr	r3, [r3, #0]
         && (rxdataready == 0U))
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	db06      	blt.n	8002d30 <HAL_ETH_ReadData+0x13c>
  while ((READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (desccnt < desccntmax)
 8002d22:	697a      	ldr	r2, [r7, #20]
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	429a      	cmp	r2, r3
 8002d28:	d202      	bcs.n	8002d30 <HAL_ETH_ReadData+0x13c>
         && (rxdataready == 0U))
 8002d2a:	7cfb      	ldrb	r3, [r7, #19]
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d08d      	beq.n	8002c4c <HAL_ETH_ReadData+0x58>
  }

  heth->RxDescList.RxBuildDescCnt += desccnt;
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8002d34:	697b      	ldr	r3, [r7, #20]
 8002d36:	441a      	add	r2, r3
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	66da      	str	r2, [r3, #108]	@ 0x6c
  if ((heth->RxDescList.RxBuildDescCnt) != 0U)
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	d002      	beq.n	8002d4a <HAL_ETH_ReadData+0x156>
  {
    /* Update Descriptors */
    ETH_UpdateDescriptor(heth);
 8002d44:	6878      	ldr	r0, [r7, #4]
 8002d46:	f000 f815 	bl	8002d74 <ETH_UpdateDescriptor>
  }

  heth->RxDescList.RxDescIdx = descidx;
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	69fa      	ldr	r2, [r7, #28]
 8002d4e:	65da      	str	r2, [r3, #92]	@ 0x5c

  if (rxdataready == 1U)
 8002d50:	7cfb      	ldrb	r3, [r7, #19]
 8002d52:	2b01      	cmp	r3, #1
 8002d54:	d108      	bne.n	8002d68 <HAL_ETH_ReadData+0x174>
  {
    /* Return received packet */
    *pAppBuff = heth->RxDescList.pRxStart;
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
 8002d5a:	683b      	ldr	r3, [r7, #0]
 8002d5c:	601a      	str	r2, [r3, #0]
    /* Reset first element */
    heth->RxDescList.pRxStart = NULL;
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	2200      	movs	r2, #0
 8002d62:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8002d64:	2300      	movs	r3, #0
 8002d66:	e000      	b.n	8002d6a <HAL_ETH_ReadData+0x176>
  }

  /* Packet not ready */
  return HAL_ERROR;
 8002d68:	2301      	movs	r3, #1
}
 8002d6a:	4618      	mov	r0, r3
 8002d6c:	3720      	adds	r7, #32
 8002d6e:	46bd      	mov	sp, r7
 8002d70:	bd80      	pop	{r7, pc}
	...

08002d74 <ETH_UpdateDescriptor>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_UpdateDescriptor(ETH_HandleTypeDef *heth)
{
 8002d74:	b580      	push	{r7, lr}
 8002d76:	b088      	sub	sp, #32
 8002d78:	af00      	add	r7, sp, #0
 8002d7a:	6078      	str	r0, [r7, #4]
  uint32_t descidx;
  uint32_t tailidx;
  uint32_t desccount;
  ETH_DMADescTypeDef *dmarxdesc;
  uint8_t *buff = NULL;
 8002d7c:	2300      	movs	r3, #0
 8002d7e:	60bb      	str	r3, [r7, #8]
  uint8_t allocStatus = 1U;
 8002d80:	2301      	movs	r3, #1
 8002d82:	74fb      	strb	r3, [r7, #19]

  descidx = heth->RxDescList.RxBuildDescIdx;
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002d88:	61fb      	str	r3, [r7, #28]
  dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	69fa      	ldr	r2, [r7, #28]
 8002d8e:	3212      	adds	r2, #18
 8002d90:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002d94:	617b      	str	r3, [r7, #20]
  desccount = heth->RxDescList.RxBuildDescCnt;
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002d9a:	61bb      	str	r3, [r7, #24]

  while ((desccount > 0U) && (allocStatus != 0U))
 8002d9c:	e042      	b.n	8002e24 <ETH_UpdateDescriptor+0xb0>
  {
    /* Check if a buffer's attached the descriptor */
    if (READ_REG(dmarxdesc->BackupAddr0) == 0U)
 8002d9e:	697b      	ldr	r3, [r7, #20]
 8002da0:	6a1b      	ldr	r3, [r3, #32]
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d112      	bne.n	8002dcc <ETH_UpdateDescriptor+0x58>
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
      /*Call registered Allocate callback*/
      heth->rxAllocateCallback(&buff);
#else
      /* Allocate callback */
      HAL_ETH_RxAllocateCallback(&buff);
 8002da6:	f107 0308 	add.w	r3, r7, #8
 8002daa:	4618      	mov	r0, r3
 8002dac:	f007 fd1a 	bl	800a7e4 <HAL_ETH_RxAllocateCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
      if (buff == NULL)
 8002db0:	68bb      	ldr	r3, [r7, #8]
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d102      	bne.n	8002dbc <ETH_UpdateDescriptor+0x48>
      {
        allocStatus = 0U;
 8002db6:	2300      	movs	r3, #0
 8002db8:	74fb      	strb	r3, [r7, #19]
 8002dba:	e007      	b.n	8002dcc <ETH_UpdateDescriptor+0x58>
      }
      else
      {
        WRITE_REG(dmarxdesc->BackupAddr0, (uint32_t)buff);
 8002dbc:	68bb      	ldr	r3, [r7, #8]
 8002dbe:	461a      	mov	r2, r3
 8002dc0:	697b      	ldr	r3, [r7, #20]
 8002dc2:	621a      	str	r2, [r3, #32]
        WRITE_REG(dmarxdesc->DESC2, (uint32_t)buff);
 8002dc4:	68bb      	ldr	r3, [r7, #8]
 8002dc6:	461a      	mov	r2, r3
 8002dc8:	697b      	ldr	r3, [r7, #20]
 8002dca:	609a      	str	r2, [r3, #8]
      }
    }

    if (allocStatus != 0U)
 8002dcc:	7cfb      	ldrb	r3, [r7, #19]
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	d028      	beq.n	8002e24 <ETH_UpdateDescriptor+0xb0>
    {
      if (heth->RxDescList.ItMode == 0U)
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d106      	bne.n	8002de8 <ETH_UpdateDescriptor+0x74>
      {
        WRITE_REG(dmarxdesc->DESC1, heth->Init.RxBuffLen | ETH_DMARXDESC_DIC | ETH_DMARXDESC_RCH);
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	695a      	ldr	r2, [r3, #20]
 8002dde:	4b26      	ldr	r3, [pc, #152]	@ (8002e78 <ETH_UpdateDescriptor+0x104>)
 8002de0:	4313      	orrs	r3, r2
 8002de2:	697a      	ldr	r2, [r7, #20]
 8002de4:	6053      	str	r3, [r2, #4]
 8002de6:	e005      	b.n	8002df4 <ETH_UpdateDescriptor+0x80>
      }
      else
      {
        WRITE_REG(dmarxdesc->DESC1, heth->Init.RxBuffLen | ETH_DMARXDESC_RCH);
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	695b      	ldr	r3, [r3, #20]
 8002dec:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8002df0:	697b      	ldr	r3, [r7, #20]
 8002df2:	605a      	str	r2, [r3, #4]
      }

      SET_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_OWN);
 8002df4:	697b      	ldr	r3, [r7, #20]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8002dfc:	697b      	ldr	r3, [r7, #20]
 8002dfe:	601a      	str	r2, [r3, #0]

      /* Increment current rx descriptor index */
      INCR_RX_DESC_INDEX(descidx, 1U);
 8002e00:	69fb      	ldr	r3, [r7, #28]
 8002e02:	3301      	adds	r3, #1
 8002e04:	61fb      	str	r3, [r7, #28]
 8002e06:	69fb      	ldr	r3, [r7, #28]
 8002e08:	2b03      	cmp	r3, #3
 8002e0a:	d902      	bls.n	8002e12 <ETH_UpdateDescriptor+0x9e>
 8002e0c:	69fb      	ldr	r3, [r7, #28]
 8002e0e:	3b04      	subs	r3, #4
 8002e10:	61fb      	str	r3, [r7, #28]
      /* Get current descriptor address */
      dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	69fa      	ldr	r2, [r7, #28]
 8002e16:	3212      	adds	r2, #18
 8002e18:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002e1c:	617b      	str	r3, [r7, #20]
      desccount--;
 8002e1e:	69bb      	ldr	r3, [r7, #24]
 8002e20:	3b01      	subs	r3, #1
 8002e22:	61bb      	str	r3, [r7, #24]
  while ((desccount > 0U) && (allocStatus != 0U))
 8002e24:	69bb      	ldr	r3, [r7, #24]
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d002      	beq.n	8002e30 <ETH_UpdateDescriptor+0xbc>
 8002e2a:	7cfb      	ldrb	r3, [r7, #19]
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d1b6      	bne.n	8002d9e <ETH_UpdateDescriptor+0x2a>
    }
  }

  if (heth->RxDescList.RxBuildDescCnt != desccount)
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002e34:	69ba      	ldr	r2, [r7, #24]
 8002e36:	429a      	cmp	r2, r3
 8002e38:	d01a      	beq.n	8002e70 <ETH_UpdateDescriptor+0xfc>
  {
    /* Set the tail pointer index */
    tailidx = (descidx + 1U) % ETH_RX_DESC_CNT;
 8002e3a:	69fb      	ldr	r3, [r7, #28]
 8002e3c:	3301      	adds	r3, #1
 8002e3e:	f003 0303 	and.w	r3, r3, #3
 8002e42:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("dmb 0xF":::"memory");
 8002e44:	f3bf 8f5f 	dmb	sy
}
 8002e48:	bf00      	nop

    /* DMB instruction to avoid race condition */
    __DMB();

    /* Set the Tail pointer address */
    WRITE_REG(heth->Instance->DMARPDR, ((uint32_t)(heth->Init.RxDesc + (tailidx))));
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	6919      	ldr	r1, [r3, #16]
 8002e4e:	68fa      	ldr	r2, [r7, #12]
 8002e50:	4613      	mov	r3, r2
 8002e52:	009b      	lsls	r3, r3, #2
 8002e54:	4413      	add	r3, r2
 8002e56:	00db      	lsls	r3, r3, #3
 8002e58:	18ca      	adds	r2, r1, r3
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002e62:	609a      	str	r2, [r3, #8]

    heth->RxDescList.RxBuildDescIdx = descidx;
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	69fa      	ldr	r2, [r7, #28]
 8002e68:	669a      	str	r2, [r3, #104]	@ 0x68
    heth->RxDescList.RxBuildDescCnt = desccount;
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	69ba      	ldr	r2, [r7, #24]
 8002e6e:	66da      	str	r2, [r3, #108]	@ 0x6c
  }
}
 8002e70:	bf00      	nop
 8002e72:	3720      	adds	r7, #32
 8002e74:	46bd      	mov	sp, r7
 8002e76:	bd80      	pop	{r7, pc}
 8002e78:	80004000 	.word	0x80004000

08002e7c <HAL_ETH_ReleaseTxPacket>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReleaseTxPacket(ETH_HandleTypeDef *heth)
{
 8002e7c:	b580      	push	{r7, lr}
 8002e7e:	b086      	sub	sp, #24
 8002e80:	af00      	add	r7, sp, #0
 8002e82:	6078      	str	r0, [r7, #4]
  ETH_TxDescListTypeDef *dmatxdesclist = &heth->TxDescList;
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	3318      	adds	r3, #24
 8002e88:	60bb      	str	r3, [r7, #8]
  uint32_t numOfBuf =  dmatxdesclist->BuffersInUse;
 8002e8a:	68bb      	ldr	r3, [r7, #8]
 8002e8c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e8e:	617b      	str	r3, [r7, #20]
  uint32_t idx =       dmatxdesclist->releaseIndex;
 8002e90:	68bb      	ldr	r3, [r7, #8]
 8002e92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e94:	613b      	str	r3, [r7, #16]
  uint8_t pktTxStatus = 1U;
 8002e96:	2301      	movs	r3, #1
 8002e98:	73fb      	strb	r3, [r7, #15]
#ifdef HAL_ETH_USE_PTP
  ETH_TimeStampTypeDef *timestamp = &heth->TxTimestamp;
#endif /* HAL_ETH_USE_PTP */

  /* Loop through buffers in use.  */
  while ((numOfBuf != 0U) && (pktTxStatus != 0U))
 8002e9a:	e047      	b.n	8002f2c <HAL_ETH_ReleaseTxPacket+0xb0>
  {
    pktInUse = 1U;
 8002e9c:	2301      	movs	r3, #1
 8002e9e:	73bb      	strb	r3, [r7, #14]
    numOfBuf--;
 8002ea0:	697b      	ldr	r3, [r7, #20]
 8002ea2:	3b01      	subs	r3, #1
 8002ea4:	617b      	str	r3, [r7, #20]
    /* If no packet, just examine the next packet.  */
    if (dmatxdesclist->PacketAddress[idx] == NULL)
 8002ea6:	68ba      	ldr	r2, [r7, #8]
 8002ea8:	693b      	ldr	r3, [r7, #16]
 8002eaa:	3304      	adds	r3, #4
 8002eac:	009b      	lsls	r3, r3, #2
 8002eae:	4413      	add	r3, r2
 8002eb0:	685b      	ldr	r3, [r3, #4]
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d10a      	bne.n	8002ecc <HAL_ETH_ReleaseTxPacket+0x50>
    {
      /* No packet in use, skip to next.  */
      INCR_TX_DESC_INDEX(idx, 1U);
 8002eb6:	693b      	ldr	r3, [r7, #16]
 8002eb8:	3301      	adds	r3, #1
 8002eba:	613b      	str	r3, [r7, #16]
 8002ebc:	693b      	ldr	r3, [r7, #16]
 8002ebe:	2b03      	cmp	r3, #3
 8002ec0:	d902      	bls.n	8002ec8 <HAL_ETH_ReleaseTxPacket+0x4c>
 8002ec2:	693b      	ldr	r3, [r7, #16]
 8002ec4:	3b04      	subs	r3, #4
 8002ec6:	613b      	str	r3, [r7, #16]
      pktInUse = 0U;
 8002ec8:	2300      	movs	r3, #0
 8002eca:	73bb      	strb	r3, [r7, #14]
    }

    if (pktInUse != 0U)
 8002ecc:	7bbb      	ldrb	r3, [r7, #14]
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d02c      	beq.n	8002f2c <HAL_ETH_ReleaseTxPacket+0xb0>
    {
      /* Determine if the packet has been transmitted.  */
      if ((heth->Init.TxDesc[idx].DESC0 & ETH_DMATXDESC_OWN) == 0U)
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	68d9      	ldr	r1, [r3, #12]
 8002ed6:	693a      	ldr	r2, [r7, #16]
 8002ed8:	4613      	mov	r3, r2
 8002eda:	009b      	lsls	r3, r3, #2
 8002edc:	4413      	add	r3, r2
 8002ede:	00db      	lsls	r3, r3, #3
 8002ee0:	440b      	add	r3, r1
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	db1f      	blt.n	8002f28 <HAL_ETH_ReleaseTxPacket+0xac>
        {
          HAL_ETH_TxPtpCallback(dmatxdesclist->PacketAddress[idx], timestamp);
        }
#endif  /* HAL_ETH_USE_PTP */
        /* Release the packet.  */
        HAL_ETH_TxFreeCallback(dmatxdesclist->PacketAddress[idx]);
 8002ee8:	68ba      	ldr	r2, [r7, #8]
 8002eea:	693b      	ldr	r3, [r7, #16]
 8002eec:	3304      	adds	r3, #4
 8002eee:	009b      	lsls	r3, r3, #2
 8002ef0:	4413      	add	r3, r2
 8002ef2:	685b      	ldr	r3, [r3, #4]
 8002ef4:	4618      	mov	r0, r3
 8002ef6:	f007 fce7 	bl	800a8c8 <HAL_ETH_TxFreeCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */

        /* Clear the entry in the in-use array.  */
        dmatxdesclist->PacketAddress[idx] = NULL;
 8002efa:	68ba      	ldr	r2, [r7, #8]
 8002efc:	693b      	ldr	r3, [r7, #16]
 8002efe:	3304      	adds	r3, #4
 8002f00:	009b      	lsls	r3, r3, #2
 8002f02:	4413      	add	r3, r2
 8002f04:	2200      	movs	r2, #0
 8002f06:	605a      	str	r2, [r3, #4]

        /* Update the transmit relesae index and number of buffers in use.  */
        INCR_TX_DESC_INDEX(idx, 1U);
 8002f08:	693b      	ldr	r3, [r7, #16]
 8002f0a:	3301      	adds	r3, #1
 8002f0c:	613b      	str	r3, [r7, #16]
 8002f0e:	693b      	ldr	r3, [r7, #16]
 8002f10:	2b03      	cmp	r3, #3
 8002f12:	d902      	bls.n	8002f1a <HAL_ETH_ReleaseTxPacket+0x9e>
 8002f14:	693b      	ldr	r3, [r7, #16]
 8002f16:	3b04      	subs	r3, #4
 8002f18:	613b      	str	r3, [r7, #16]
        dmatxdesclist->BuffersInUse = numOfBuf;
 8002f1a:	68bb      	ldr	r3, [r7, #8]
 8002f1c:	697a      	ldr	r2, [r7, #20]
 8002f1e:	629a      	str	r2, [r3, #40]	@ 0x28
        dmatxdesclist->releaseIndex = idx;
 8002f20:	68bb      	ldr	r3, [r7, #8]
 8002f22:	693a      	ldr	r2, [r7, #16]
 8002f24:	62da      	str	r2, [r3, #44]	@ 0x2c
 8002f26:	e001      	b.n	8002f2c <HAL_ETH_ReleaseTxPacket+0xb0>
      }
      else
      {
        /* Get out of the loop!  */
        pktTxStatus = 0U;
 8002f28:	2300      	movs	r3, #0
 8002f2a:	73fb      	strb	r3, [r7, #15]
  while ((numOfBuf != 0U) && (pktTxStatus != 0U))
 8002f2c:	697b      	ldr	r3, [r7, #20]
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d002      	beq.n	8002f38 <HAL_ETH_ReleaseTxPacket+0xbc>
 8002f32:	7bfb      	ldrb	r3, [r7, #15]
 8002f34:	2b00      	cmp	r3, #0
 8002f36:	d1b1      	bne.n	8002e9c <HAL_ETH_ReleaseTxPacket+0x20>
      }
    }
  }
  return HAL_OK;
 8002f38:	2300      	movs	r3, #0
}
 8002f3a:	4618      	mov	r0, r3
 8002f3c:	3718      	adds	r7, #24
 8002f3e:	46bd      	mov	sp, r7
 8002f40:	bd80      	pop	{r7, pc}
	...

08002f44 <HAL_ETH_IRQHandler>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
void HAL_ETH_IRQHandler(ETH_HandleTypeDef *heth)
{
 8002f44:	b580      	push	{r7, lr}
 8002f46:	b086      	sub	sp, #24
 8002f48:	af00      	add	r7, sp, #0
 8002f4a:	6078      	str	r0, [r7, #4]
  uint32_t mac_flag = READ_REG(heth->Instance->MACSR);
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002f52:	617b      	str	r3, [r7, #20]
  uint32_t dma_flag = READ_REG(heth->Instance->DMASR);
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002f5c:	695b      	ldr	r3, [r3, #20]
 8002f5e:	613b      	str	r3, [r7, #16]
  uint32_t dma_itsource = READ_REG(heth->Instance->DMAIER);
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002f68:	69db      	ldr	r3, [r3, #28]
 8002f6a:	60fb      	str	r3, [r7, #12]
  uint32_t exti_flag = READ_REG(EXTI->PR);
 8002f6c:	4b4b      	ldr	r3, [pc, #300]	@ (800309c <HAL_ETH_IRQHandler+0x158>)
 8002f6e:	695b      	ldr	r3, [r3, #20]
 8002f70:	60bb      	str	r3, [r7, #8]

  /* Packet received */
  if (((dma_flag & ETH_DMASR_RS) != 0U) && ((dma_itsource & ETH_DMAIER_RIE) != 0U))
 8002f72:	693b      	ldr	r3, [r7, #16]
 8002f74:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d00e      	beq.n	8002f9a <HAL_ETH_IRQHandler+0x56>
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	d009      	beq.n	8002f9a <HAL_ETH_IRQHandler+0x56>
  {
    /* Clear the Eth DMA Rx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMASR_RS | ETH_DMASR_NIS);
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002f8e:	461a      	mov	r2, r3
 8002f90:	4b43      	ldr	r3, [pc, #268]	@ (80030a0 <HAL_ETH_IRQHandler+0x15c>)
 8002f92:	6153      	str	r3, [r2, #20]
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*Call registered Receive complete callback*/
    heth->RxCpltCallback(heth);
#else
    /* Receive complete callback */
    HAL_ETH_RxCpltCallback(heth);
 8002f94:	6878      	ldr	r0, [r7, #4]
 8002f96:	f006 ff9d 	bl	8009ed4 <HAL_ETH_RxCpltCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }

  /* Packet transmitted */
  if (((dma_flag & ETH_DMASR_TS) != 0U) && ((dma_itsource & ETH_DMAIER_TIE) != 0U))
 8002f9a:	693b      	ldr	r3, [r7, #16]
 8002f9c:	f003 0301 	and.w	r3, r3, #1
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	d00f      	beq.n	8002fc4 <HAL_ETH_IRQHandler+0x80>
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	f003 0301 	and.w	r3, r3, #1
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d00a      	beq.n	8002fc4 <HAL_ETH_IRQHandler+0x80>
  {
    /* Clear the Eth DMA Tx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMASR_TS | ETH_DMASR_NIS);
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002fb6:	461a      	mov	r2, r3
 8002fb8:	f04f 1301 	mov.w	r3, #65537	@ 0x10001
 8002fbc:	6153      	str	r3, [r2, #20]
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*Call registered Transmit complete callback*/
    heth->TxCpltCallback(heth);
#else
    /* Transfer complete callback */
    HAL_ETH_TxCpltCallback(heth);
 8002fbe:	6878      	ldr	r0, [r7, #4]
 8002fc0:	f006 ff98 	bl	8009ef4 <HAL_ETH_TxCpltCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }

  /* ETH DMA Error */
  if (((dma_flag & ETH_DMASR_AIS) != 0U) && ((dma_itsource & ETH_DMAIER_AISE) != 0U))
 8002fc4:	693b      	ldr	r3, [r7, #16]
 8002fc6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d042      	beq.n	8003054 <HAL_ETH_IRQHandler+0x110>
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	d03d      	beq.n	8003054 <HAL_ETH_IRQHandler+0x110>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_DMA;
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002fde:	f043 0208 	orr.w	r2, r3, #8
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    /* if fatal bus error occurred */
    if ((dma_flag & ETH_DMASR_FBES) != 0U)
 8002fe8:	693b      	ldr	r3, [r7, #16]
 8002fea:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d01a      	beq.n	8003028 <HAL_ETH_IRQHandler+0xe4>
    {
      /* Get DMA error code  */
      heth->DMAErrorCode = READ_BIT(heth->Instance->DMASR, (ETH_DMASR_FBES | ETH_DMASR_TPS | ETH_DMASR_RPS));
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002ffa:	695a      	ldr	r2, [r3, #20]
 8002ffc:	4b29      	ldr	r3, [pc, #164]	@ (80030a4 <HAL_ETH_IRQHandler+0x160>)
 8002ffe:	4013      	ands	r3, r2
 8003000:	687a      	ldr	r2, [r7, #4]
 8003002:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c

      /* Disable all interrupts */
      __HAL_ETH_DMA_DISABLE_IT(heth, ETH_DMAIER_NISE | ETH_DMAIER_AISE);
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800300e:	69db      	ldr	r3, [r3, #28]
 8003010:	687a      	ldr	r2, [r7, #4]
 8003012:	6812      	ldr	r2, [r2, #0]
 8003014:	f423 33c0 	bic.w	r3, r3, #98304	@ 0x18000
 8003018:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800301c:	61d3      	str	r3, [r2, #28]

      /* Set HAL state to ERROR */
      heth->gState = HAL_ETH_STATE_ERROR;
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	22e0      	movs	r2, #224	@ 0xe0
 8003022:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
 8003026:	e012      	b.n	800304e <HAL_ETH_IRQHandler+0x10a>
    }
    else
    {
      /* Get DMA error status  */
      heth->DMAErrorCode = READ_BIT(heth->Instance->DMASR, (ETH_DMASR_ETS | ETH_DMASR_RWTS |
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003030:	695a      	ldr	r2, [r3, #20]
 8003032:	f248 6380 	movw	r3, #34432	@ 0x8680
 8003036:	4013      	ands	r3, r2
 8003038:	687a      	ldr	r2, [r7, #4]
 800303a:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
                                                            ETH_DMASR_RBUS | ETH_DMASR_AIS));

      /* Clear the interrupt summary flag */
      __HAL_ETH_DMA_CLEAR_IT(heth, (ETH_DMASR_ETS | ETH_DMASR_RWTS |
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003046:	461a      	mov	r2, r3
 8003048:	f248 6380 	movw	r3, #34432	@ 0x8680
 800304c:	6153      	str	r3, [r2, #20]
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered Error callback*/
    heth->ErrorCallback(heth);
#else
    /* Ethernet DMA Error callback */
    HAL_ETH_ErrorCallback(heth);
 800304e:	6878      	ldr	r0, [r7, #4]
 8003050:	f006 ff60 	bl	8009f14 <HAL_ETH_ErrorCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }


  /* ETH PMT IT */
  if ((mac_flag & ETH_MAC_PMT_IT) != 0U)
 8003054:	697b      	ldr	r3, [r7, #20]
 8003056:	f003 0308 	and.w	r3, r3, #8
 800305a:	2b00      	cmp	r3, #0
 800305c:	d00e      	beq.n	800307c <HAL_ETH_IRQHandler+0x138>
  {
    /* Get MAC Wake-up source and clear the status register pending bit */
    heth->MACWakeUpEvent = READ_BIT(heth->Instance->MACPMTCSR, (ETH_MACPMTCSR_WFR | ETH_MACPMTCSR_MPR));
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003064:	f003 0260 	and.w	r2, r3, #96	@ 0x60
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered PMT callback*/
    heth->PMTCallback(heth);
#else
    /* Ethernet PMT callback */
    HAL_ETH_PMTCallback(heth);
 800306e:	6878      	ldr	r0, [r7, #4]
 8003070:	f000 f81a 	bl	80030a8 <HAL_ETH_PMTCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */

    heth->MACWakeUpEvent = (uint32_t)(0x0U);
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	2200      	movs	r2, #0
 8003078:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
  }


  /* check ETH WAKEUP exti flag */
  if ((exti_flag & ETH_WAKEUP_EXTI_LINE) != 0U)
 800307c:	68bb      	ldr	r3, [r7, #8]
 800307e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003082:	2b00      	cmp	r3, #0
 8003084:	d006      	beq.n	8003094 <HAL_ETH_IRQHandler+0x150>
  {
    /* Clear ETH WAKEUP Exti pending bit */
    __HAL_ETH_WAKEUP_EXTI_CLEAR_FLAG(ETH_WAKEUP_EXTI_LINE);
 8003086:	4b05      	ldr	r3, [pc, #20]	@ (800309c <HAL_ETH_IRQHandler+0x158>)
 8003088:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 800308c:	615a      	str	r2, [r3, #20]
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered WakeUp callback*/
    heth->WakeUpCallback(heth);
#else
    /* ETH WAKEUP callback */
    HAL_ETH_WakeUpCallback(heth);
 800308e:	6878      	ldr	r0, [r7, #4]
 8003090:	f000 f814 	bl	80030bc <HAL_ETH_WakeUpCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }
}
 8003094:	bf00      	nop
 8003096:	3718      	adds	r7, #24
 8003098:	46bd      	mov	sp, r7
 800309a:	bd80      	pop	{r7, pc}
 800309c:	40013c00 	.word	0x40013c00
 80030a0:	00010040 	.word	0x00010040
 80030a4:	007e2000 	.word	0x007e2000

080030a8 <HAL_ETH_PMTCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_PMTCallback(ETH_HandleTypeDef *heth)
{
 80030a8:	b480      	push	{r7}
 80030aa:	b083      	sub	sp, #12
 80030ac:	af00      	add	r7, sp, #0
 80030ae:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_PMTCallback could be implemented in the user file
  */
}
 80030b0:	bf00      	nop
 80030b2:	370c      	adds	r7, #12
 80030b4:	46bd      	mov	sp, r7
 80030b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ba:	4770      	bx	lr

080030bc <HAL_ETH_WakeUpCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_WakeUpCallback(ETH_HandleTypeDef *heth)
{
 80030bc:	b480      	push	{r7}
 80030be:	b083      	sub	sp, #12
 80030c0:	af00      	add	r7, sp, #0
 80030c2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ETH_WakeUpCallback could be implemented in the user file
   */
}
 80030c4:	bf00      	nop
 80030c6:	370c      	adds	r7, #12
 80030c8:	46bd      	mov	sp, r7
 80030ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ce:	4770      	bx	lr

080030d0 <HAL_ETH_ReadPHYRegister>:
  * @param pRegValue: parameter to hold read value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadPHYRegister(ETH_HandleTypeDef *heth, uint32_t PHYAddr, uint32_t PHYReg,
                                          uint32_t *pRegValue)
{
 80030d0:	b580      	push	{r7, lr}
 80030d2:	b086      	sub	sp, #24
 80030d4:	af00      	add	r7, sp, #0
 80030d6:	60f8      	str	r0, [r7, #12]
 80030d8:	60b9      	str	r1, [r7, #8]
 80030da:	607a      	str	r2, [r7, #4]
 80030dc:	603b      	str	r3, [r7, #0]
  uint32_t tmpreg1;
  uint32_t tickstart;

  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = heth->Instance->MACMIIAR;
 80030de:	68fb      	ldr	r3, [r7, #12]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	691b      	ldr	r3, [r3, #16]
 80030e4:	617b      	str	r3, [r7, #20]

  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
 80030e6:	697b      	ldr	r3, [r7, #20]
 80030e8:	f003 031c 	and.w	r3, r3, #28
 80030ec:	617b      	str	r3, [r7, #20]

  /* Prepare the MII address register value */
  tmpreg1 |= ((PHYAddr << 11U) & ETH_MACMIIAR_PA);                        /* Set the PHY device address   */
 80030ee:	68bb      	ldr	r3, [r7, #8]
 80030f0:	02db      	lsls	r3, r3, #11
 80030f2:	b29b      	uxth	r3, r3
 80030f4:	697a      	ldr	r2, [r7, #20]
 80030f6:	4313      	orrs	r3, r2
 80030f8:	617b      	str	r3, [r7, #20]
  tmpreg1 |= (((uint32_t)PHYReg << 6U) & ETH_MACMIIAR_MR);                /* Set the PHY register address */
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	019b      	lsls	r3, r3, #6
 80030fe:	f403 63f8 	and.w	r3, r3, #1984	@ 0x7c0
 8003102:	697a      	ldr	r2, [r7, #20]
 8003104:	4313      	orrs	r3, r2
 8003106:	617b      	str	r3, [r7, #20]
  tmpreg1 &= ~ETH_MACMIIAR_MW;                                            /* Set the read mode            */
 8003108:	697b      	ldr	r3, [r7, #20]
 800310a:	f023 0302 	bic.w	r3, r3, #2
 800310e:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MB;                                             /* Set the MII Busy bit         */
 8003110:	697b      	ldr	r3, [r7, #20]
 8003112:	f043 0301 	orr.w	r3, r3, #1
 8003116:	617b      	str	r3, [r7, #20]

  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg1;
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	697a      	ldr	r2, [r7, #20]
 800311e:	611a      	str	r2, [r3, #16]


  tickstart = HAL_GetTick();
 8003120:	f7ff f9ec 	bl	80024fc <HAL_GetTick>
 8003124:	6138      	str	r0, [r7, #16]

  /* Check for the Busy flag */
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8003126:	e00d      	b.n	8003144 <HAL_ETH_ReadPHYRegister+0x74>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > PHY_READ_TO)
 8003128:	f7ff f9e8 	bl	80024fc <HAL_GetTick>
 800312c:	4602      	mov	r2, r0
 800312e:	693b      	ldr	r3, [r7, #16]
 8003130:	1ad3      	subs	r3, r2, r3
 8003132:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003136:	d301      	bcc.n	800313c <HAL_ETH_ReadPHYRegister+0x6c>
    {
      return HAL_ERROR;
 8003138:	2301      	movs	r3, #1
 800313a:	e010      	b.n	800315e <HAL_ETH_ReadPHYRegister+0x8e>
    }

    tmpreg1 = heth->Instance->MACMIIAR;
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	691b      	ldr	r3, [r3, #16]
 8003142:	617b      	str	r3, [r7, #20]
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8003144:	697b      	ldr	r3, [r7, #20]
 8003146:	f003 0301 	and.w	r3, r3, #1
 800314a:	2b00      	cmp	r3, #0
 800314c:	d1ec      	bne.n	8003128 <HAL_ETH_ReadPHYRegister+0x58>
  }

  /* Get MACMIIDR value */
  *pRegValue = (uint16_t)(heth->Instance->MACMIIDR);
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	695b      	ldr	r3, [r3, #20]
 8003154:	b29b      	uxth	r3, r3
 8003156:	461a      	mov	r2, r3
 8003158:	683b      	ldr	r3, [r7, #0]
 800315a:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 800315c:	2300      	movs	r3, #0
}
 800315e:	4618      	mov	r0, r3
 8003160:	3718      	adds	r7, #24
 8003162:	46bd      	mov	sp, r7
 8003164:	bd80      	pop	{r7, pc}

08003166 <HAL_ETH_WritePHYRegister>:
  * @param  RegValue: the value to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_WritePHYRegister(const ETH_HandleTypeDef *heth, uint32_t PHYAddr, uint32_t PHYReg,
                                           uint32_t RegValue)
{
 8003166:	b580      	push	{r7, lr}
 8003168:	b086      	sub	sp, #24
 800316a:	af00      	add	r7, sp, #0
 800316c:	60f8      	str	r0, [r7, #12]
 800316e:	60b9      	str	r1, [r7, #8]
 8003170:	607a      	str	r2, [r7, #4]
 8003172:	603b      	str	r3, [r7, #0]
  uint32_t tmpreg1;
  uint32_t tickstart;

  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = heth->Instance->MACMIIAR;
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	691b      	ldr	r3, [r3, #16]
 800317a:	617b      	str	r3, [r7, #20]

  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
 800317c:	697b      	ldr	r3, [r7, #20]
 800317e:	f003 031c 	and.w	r3, r3, #28
 8003182:	617b      	str	r3, [r7, #20]

  /* Prepare the MII register address value */
  tmpreg1 |= ((PHYAddr << 11U) & ETH_MACMIIAR_PA);                      /* Set the PHY device address */
 8003184:	68bb      	ldr	r3, [r7, #8]
 8003186:	02db      	lsls	r3, r3, #11
 8003188:	b29b      	uxth	r3, r3
 800318a:	697a      	ldr	r2, [r7, #20]
 800318c:	4313      	orrs	r3, r2
 800318e:	617b      	str	r3, [r7, #20]
  tmpreg1 |= (((uint32_t)PHYReg << 6U) & ETH_MACMIIAR_MR);              /* Set the PHY register address */
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	019b      	lsls	r3, r3, #6
 8003194:	f403 63f8 	and.w	r3, r3, #1984	@ 0x7c0
 8003198:	697a      	ldr	r2, [r7, #20]
 800319a:	4313      	orrs	r3, r2
 800319c:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MW;                                           /* Set the write mode */
 800319e:	697b      	ldr	r3, [r7, #20]
 80031a0:	f043 0302 	orr.w	r3, r3, #2
 80031a4:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MB;                                           /* Set the MII Busy bit */
 80031a6:	697b      	ldr	r3, [r7, #20]
 80031a8:	f043 0301 	orr.w	r3, r3, #1
 80031ac:	617b      	str	r3, [r7, #20]

  /* Give the value to the MII data register */
  heth->Instance->MACMIIDR = (uint16_t)RegValue;
 80031ae:	683b      	ldr	r3, [r7, #0]
 80031b0:	b29a      	uxth	r2, r3
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	615a      	str	r2, [r3, #20]

  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg1;
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	697a      	ldr	r2, [r7, #20]
 80031be:	611a      	str	r2, [r3, #16]

  /* Get tick */
  tickstart = HAL_GetTick();
 80031c0:	f7ff f99c 	bl	80024fc <HAL_GetTick>
 80031c4:	6138      	str	r0, [r7, #16]

  /* Check for the Busy flag */
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 80031c6:	e00d      	b.n	80031e4 <HAL_ETH_WritePHYRegister+0x7e>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > PHY_WRITE_TO)
 80031c8:	f7ff f998 	bl	80024fc <HAL_GetTick>
 80031cc:	4602      	mov	r2, r0
 80031ce:	693b      	ldr	r3, [r7, #16]
 80031d0:	1ad3      	subs	r3, r2, r3
 80031d2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80031d6:	d301      	bcc.n	80031dc <HAL_ETH_WritePHYRegister+0x76>
    {
      return HAL_ERROR;
 80031d8:	2301      	movs	r3, #1
 80031da:	e009      	b.n	80031f0 <HAL_ETH_WritePHYRegister+0x8a>
    }

    tmpreg1 = heth->Instance->MACMIIAR;
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	691b      	ldr	r3, [r3, #16]
 80031e2:	617b      	str	r3, [r7, #20]
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 80031e4:	697b      	ldr	r3, [r7, #20]
 80031e6:	f003 0301 	and.w	r3, r3, #1
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d1ec      	bne.n	80031c8 <HAL_ETH_WritePHYRegister+0x62>
  }

  return HAL_OK;
 80031ee:	2300      	movs	r3, #0
}
 80031f0:	4618      	mov	r0, r3
 80031f2:	3718      	adds	r7, #24
 80031f4:	46bd      	mov	sp, r7
 80031f6:	bd80      	pop	{r7, pc}

080031f8 <HAL_ETH_GetMACConfig>:
  * @param  macconf: pointer to a ETH_MACConfigTypeDef structure that will hold
  *         the configuration of the MAC.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_ETH_GetMACConfig(const ETH_HandleTypeDef *heth, ETH_MACConfigTypeDef *macconf)
{
 80031f8:	b480      	push	{r7}
 80031fa:	b083      	sub	sp, #12
 80031fc:	af00      	add	r7, sp, #0
 80031fe:	6078      	str	r0, [r7, #4]
 8003200:	6039      	str	r1, [r7, #0]
  if (macconf == NULL)
 8003202:	683b      	ldr	r3, [r7, #0]
 8003204:	2b00      	cmp	r3, #0
 8003206:	d101      	bne.n	800320c <HAL_ETH_GetMACConfig+0x14>
  {
    return HAL_ERROR;
 8003208:	2301      	movs	r3, #1
 800320a:	e0e6      	b.n	80033da <HAL_ETH_GetMACConfig+0x1e2>
  }

  /* Get MAC parameters */
  macconf->DeferralCheck = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DC) >> 4) > 0U) ? ENABLE : DISABLE;
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	f003 0310 	and.w	r3, r3, #16
 8003216:	2b00      	cmp	r3, #0
 8003218:	bf14      	ite	ne
 800321a:	2301      	movne	r3, #1
 800321c:	2300      	moveq	r3, #0
 800321e:	b2db      	uxtb	r3, r3
 8003220:	461a      	mov	r2, r3
 8003222:	683b      	ldr	r3, [r7, #0]
 8003224:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
  macconf->BackOffLimit = READ_BIT(heth->Instance->MACCR, ETH_MACCR_BL);
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	f003 0260 	and.w	r2, r3, #96	@ 0x60
 8003232:	683b      	ldr	r3, [r7, #0]
 8003234:	625a      	str	r2, [r3, #36]	@ 0x24
  macconf->RetryTransmission = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_RD) >> 9) == 0U) ? ENABLE : DISABLE;
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003240:	2b00      	cmp	r3, #0
 8003242:	bf0c      	ite	eq
 8003244:	2301      	moveq	r3, #1
 8003246:	2300      	movne	r3, #0
 8003248:	b2db      	uxtb	r3, r3
 800324a:	461a      	mov	r2, r3
 800324c:	683b      	ldr	r3, [r7, #0]
 800324e:	f883 2020 	strb.w	r2, [r3, #32]
  macconf->CarrierSenseDuringTransmit = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_CSD) >> 16) > 0U)
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
                                        ? ENABLE : DISABLE;
 800325c:	2b00      	cmp	r3, #0
 800325e:	bf14      	ite	ne
 8003260:	2301      	movne	r3, #1
 8003262:	2300      	moveq	r3, #0
 8003264:	b2db      	uxtb	r3, r3
 8003266:	461a      	mov	r2, r3
  macconf->CarrierSenseDuringTransmit = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_CSD) >> 16) > 0U)
 8003268:	683b      	ldr	r3, [r7, #0]
 800326a:	77da      	strb	r2, [r3, #31]
  macconf->ReceiveOwn = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_ROD) >> 13) == 0U) ? ENABLE : DISABLE;
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003276:	2b00      	cmp	r3, #0
 8003278:	bf0c      	ite	eq
 800327a:	2301      	moveq	r3, #1
 800327c:	2300      	movne	r3, #0
 800327e:	b2db      	uxtb	r3, r3
 8003280:	461a      	mov	r2, r3
 8003282:	683b      	ldr	r3, [r7, #0]
 8003284:	779a      	strb	r2, [r3, #30]
  macconf->LoopbackMode = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_LM) >> 12) > 0U) ? ENABLE : DISABLE;
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003290:	2b00      	cmp	r3, #0
 8003292:	bf14      	ite	ne
 8003294:	2301      	movne	r3, #1
 8003296:	2300      	moveq	r3, #0
 8003298:	b2db      	uxtb	r3, r3
 800329a:	461a      	mov	r2, r3
 800329c:	683b      	ldr	r3, [r7, #0]
 800329e:	771a      	strb	r2, [r3, #28]
  macconf->DuplexMode = READ_BIT(heth->Instance->MACCR, ETH_MACCR_DM);
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	f403 6200 	and.w	r2, r3, #2048	@ 0x800
 80032aa:	683b      	ldr	r3, [r7, #0]
 80032ac:	619a      	str	r2, [r3, #24]
  macconf->Speed = READ_BIT(heth->Instance->MACCR, ETH_MACCR_FES);
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	f403 4280 	and.w	r2, r3, #16384	@ 0x4000
 80032b8:	683b      	ldr	r3, [r7, #0]
 80032ba:	615a      	str	r2, [r3, #20]
  macconf->Jabber = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_JD) >> 22) == 0U) ? ENABLE : DISABLE;
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	bf0c      	ite	eq
 80032ca:	2301      	moveq	r3, #1
 80032cc:	2300      	movne	r3, #0
 80032ce:	b2db      	uxtb	r3, r3
 80032d0:	461a      	mov	r2, r3
 80032d2:	683b      	ldr	r3, [r7, #0]
 80032d4:	745a      	strb	r2, [r3, #17]
  macconf->Watchdog = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_WD) >> 23) == 0U) ? ENABLE : DISABLE;
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	bf0c      	ite	eq
 80032e4:	2301      	moveq	r3, #1
 80032e6:	2300      	movne	r3, #0
 80032e8:	b2db      	uxtb	r3, r3
 80032ea:	461a      	mov	r2, r3
 80032ec:	683b      	ldr	r3, [r7, #0]
 80032ee:	741a      	strb	r2, [r3, #16]
  macconf->AutomaticPadCRCStrip = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_APCS) >> 7) > 0U) ? ENABLE : DISABLE;
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	bf14      	ite	ne
 80032fe:	2301      	movne	r3, #1
 8003300:	2300      	moveq	r3, #0
 8003302:	b2db      	uxtb	r3, r3
 8003304:	461a      	mov	r2, r3
 8003306:	683b      	ldr	r3, [r7, #0]
 8003308:	73da      	strb	r2, [r3, #15]
  macconf->InterPacketGapVal = READ_BIT(heth->Instance->MACCR, ETH_MACCR_IFG);
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	f403 2260 	and.w	r2, r3, #917504	@ 0xe0000
 8003314:	683b      	ldr	r3, [r7, #0]
 8003316:	609a      	str	r2, [r3, #8]
  macconf->ChecksumOffload = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_IPCO) >> 10U) > 0U) ? ENABLE : DISABLE;
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003322:	2b00      	cmp	r3, #0
 8003324:	bf14      	ite	ne
 8003326:	2301      	movne	r3, #1
 8003328:	2300      	moveq	r3, #0
 800332a:	b2db      	uxtb	r3, r3
 800332c:	461a      	mov	r2, r3
 800332e:	683b      	ldr	r3, [r7, #0]
 8003330:	711a      	strb	r2, [r3, #4]
  macconf->CRCStripTypePacket = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_CSTF) >> 25U) > 0U) ? ENABLE : DISABLE;
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800333c:	2b00      	cmp	r3, #0
 800333e:	bf14      	ite	ne
 8003340:	2301      	movne	r3, #1
 8003342:	2300      	moveq	r3, #0
 8003344:	b2db      	uxtb	r3, r3
 8003346:	461a      	mov	r2, r3
 8003348:	683b      	ldr	r3, [r7, #0]
 800334a:	739a      	strb	r2, [r3, #14]

  macconf->TransmitFlowControl = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_TFCE) >> 1) > 0U) ? ENABLE : DISABLE;
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	699b      	ldr	r3, [r3, #24]
 8003352:	f003 0302 	and.w	r3, r3, #2
 8003356:	2b00      	cmp	r3, #0
 8003358:	bf14      	ite	ne
 800335a:	2301      	movne	r3, #1
 800335c:	2300      	moveq	r3, #0
 800335e:	b2db      	uxtb	r3, r3
 8003360:	461a      	mov	r2, r3
 8003362:	683b      	ldr	r3, [r7, #0]
 8003364:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  macconf->ZeroQuantaPause = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_ZQPD) >> 7) == 0U) ? ENABLE : DISABLE;
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	699b      	ldr	r3, [r3, #24]
 800336e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003372:	2b00      	cmp	r3, #0
 8003374:	bf0c      	ite	eq
 8003376:	2301      	moveq	r3, #1
 8003378:	2300      	movne	r3, #0
 800337a:	b2db      	uxtb	r3, r3
 800337c:	461a      	mov	r2, r3
 800337e:	683b      	ldr	r3, [r7, #0]
 8003380:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
  macconf->PauseLowThreshold = READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_PLT);
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	699b      	ldr	r3, [r3, #24]
 800338a:	f003 0230 	and.w	r2, r3, #48	@ 0x30
 800338e:	683b      	ldr	r3, [r7, #0]
 8003390:	651a      	str	r2, [r3, #80]	@ 0x50
  macconf->PauseTime = (READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_PT) >> 16);
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	699b      	ldr	r3, [r3, #24]
 8003398:	0c1b      	lsrs	r3, r3, #16
 800339a:	b29a      	uxth	r2, r3
 800339c:	683b      	ldr	r3, [r7, #0]
 800339e:	649a      	str	r2, [r3, #72]	@ 0x48
  macconf->ReceiveFlowControl = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_RFCE) >> 2U) > 0U) ? ENABLE : DISABLE;
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	699b      	ldr	r3, [r3, #24]
 80033a6:	f003 0304 	and.w	r3, r3, #4
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	bf14      	ite	ne
 80033ae:	2301      	movne	r3, #1
 80033b0:	2300      	moveq	r3, #0
 80033b2:	b2db      	uxtb	r3, r3
 80033b4:	461a      	mov	r2, r3
 80033b6:	683b      	ldr	r3, [r7, #0]
 80033b8:	f883 2056 	strb.w	r2, [r3, #86]	@ 0x56
  macconf->UnicastPausePacketDetect = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_UPFD) >> 3U) > 0U)
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	699b      	ldr	r3, [r3, #24]
 80033c2:	f003 0308 	and.w	r3, r3, #8
                                      ? ENABLE : DISABLE;
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	bf14      	ite	ne
 80033ca:	2301      	movne	r3, #1
 80033cc:	2300      	moveq	r3, #0
 80033ce:	b2db      	uxtb	r3, r3
 80033d0:	461a      	mov	r2, r3
  macconf->UnicastPausePacketDetect = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_UPFD) >> 3U) > 0U)
 80033d2:	683b      	ldr	r3, [r7, #0]
 80033d4:	f883 2055 	strb.w	r2, [r3, #85]	@ 0x55

  return HAL_OK;
 80033d8:	2300      	movs	r3, #0
}
 80033da:	4618      	mov	r0, r3
 80033dc:	370c      	adds	r7, #12
 80033de:	46bd      	mov	sp, r7
 80033e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033e4:	4770      	bx	lr

080033e6 <HAL_ETH_SetMACConfig>:
  * @param  macconf: pointer to a ETH_MACConfigTypeDef structure that contains
  *         the configuration of the MAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 80033e6:	b580      	push	{r7, lr}
 80033e8:	b082      	sub	sp, #8
 80033ea:	af00      	add	r7, sp, #0
 80033ec:	6078      	str	r0, [r7, #4]
 80033ee:	6039      	str	r1, [r7, #0]
  if (macconf == NULL)
 80033f0:	683b      	ldr	r3, [r7, #0]
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d101      	bne.n	80033fa <HAL_ETH_SetMACConfig+0x14>
  {
    return HAL_ERROR;
 80033f6:	2301      	movs	r3, #1
 80033f8:	e00b      	b.n	8003412 <HAL_ETH_SetMACConfig+0x2c>
  }

  if (heth->gState == HAL_ETH_STATE_READY)
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003400:	2b10      	cmp	r3, #16
 8003402:	d105      	bne.n	8003410 <HAL_ETH_SetMACConfig+0x2a>
  {
    ETH_SetMACConfig(heth, macconf);
 8003404:	6839      	ldr	r1, [r7, #0]
 8003406:	6878      	ldr	r0, [r7, #4]
 8003408:	f000 f88a 	bl	8003520 <ETH_SetMACConfig>

    return HAL_OK;
 800340c:	2300      	movs	r3, #0
 800340e:	e000      	b.n	8003412 <HAL_ETH_SetMACConfig+0x2c>
  }
  else
  {
    return HAL_ERROR;
 8003410:	2301      	movs	r3, #1
  }
}
 8003412:	4618      	mov	r0, r3
 8003414:	3708      	adds	r7, #8
 8003416:	46bd      	mov	sp, r7
 8003418:	bd80      	pop	{r7, pc}
	...

0800341c <HAL_ETH_SetMDIOClockRange>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
void HAL_ETH_SetMDIOClockRange(ETH_HandleTypeDef *heth)
{
 800341c:	b580      	push	{r7, lr}
 800341e:	b084      	sub	sp, #16
 8003420:	af00      	add	r7, sp, #0
 8003422:	6078      	str	r0, [r7, #4]
  uint32_t hclk;
  uint32_t tmpreg;

  /* Get the ETHERNET MACMIIAR value */
  tmpreg = (heth->Instance)->MACMIIAR;
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	691b      	ldr	r3, [r3, #16]
 800342a:	60fb      	str	r3, [r7, #12]
  /* Clear CSR Clock Range CR[2:0] bits */
  tmpreg &= ETH_MACMIIAR_CR_MASK;
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	f023 031c 	bic.w	r3, r3, #28
 8003432:	60fb      	str	r3, [r7, #12]

  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 8003434:	f003 fbea 	bl	8006c0c <HAL_RCC_GetHCLKFreq>
 8003438:	60b8      	str	r0, [r7, #8]

  /* Set CR bits depending on hclk value */
  if (hclk < 35000000U)
 800343a:	68bb      	ldr	r3, [r7, #8]
 800343c:	4a14      	ldr	r2, [pc, #80]	@ (8003490 <HAL_ETH_SetMDIOClockRange+0x74>)
 800343e:	4293      	cmp	r3, r2
 8003440:	d804      	bhi.n	800344c <HAL_ETH_SetMDIOClockRange+0x30>
  {
    /* CSR Clock Range between 0-35 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div16;
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	f043 0308 	orr.w	r3, r3, #8
 8003448:	60fb      	str	r3, [r7, #12]
 800344a:	e019      	b.n	8003480 <HAL_ETH_SetMDIOClockRange+0x64>
  }
  else if (hclk < 60000000U)
 800344c:	68bb      	ldr	r3, [r7, #8]
 800344e:	4a11      	ldr	r2, [pc, #68]	@ (8003494 <HAL_ETH_SetMDIOClockRange+0x78>)
 8003450:	4293      	cmp	r3, r2
 8003452:	d204      	bcs.n	800345e <HAL_ETH_SetMDIOClockRange+0x42>
  {
    /* CSR Clock Range between 35-60 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div26;
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	f043 030c 	orr.w	r3, r3, #12
 800345a:	60fb      	str	r3, [r7, #12]
 800345c:	e010      	b.n	8003480 <HAL_ETH_SetMDIOClockRange+0x64>
  }
  else if (hclk < 100000000U)
 800345e:	68bb      	ldr	r3, [r7, #8]
 8003460:	4a0d      	ldr	r2, [pc, #52]	@ (8003498 <HAL_ETH_SetMDIOClockRange+0x7c>)
 8003462:	4293      	cmp	r3, r2
 8003464:	d90c      	bls.n	8003480 <HAL_ETH_SetMDIOClockRange+0x64>
  {
    /* CSR Clock Range between 60-100 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div42;
  }
  else if (hclk < 150000000U)
 8003466:	68bb      	ldr	r3, [r7, #8]
 8003468:	4a0c      	ldr	r2, [pc, #48]	@ (800349c <HAL_ETH_SetMDIOClockRange+0x80>)
 800346a:	4293      	cmp	r3, r2
 800346c:	d804      	bhi.n	8003478 <HAL_ETH_SetMDIOClockRange+0x5c>
  {
    /* CSR Clock Range between 100-150 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div62;
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	f043 0304 	orr.w	r3, r3, #4
 8003474:	60fb      	str	r3, [r7, #12]
 8003476:	e003      	b.n	8003480 <HAL_ETH_SetMDIOClockRange+0x64>
  }
  else /* (hclk >= 150000000)  */
  {
    /* CSR Clock >= 150 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div102;
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	f043 0310 	orr.w	r3, r3, #16
 800347e:	60fb      	str	r3, [r7, #12]
  }

  /* Write to ETHERNET MAC MIIAR: Configure the ETHERNET CSR Clock Range */
  (heth->Instance)->MACMIIAR = (uint32_t)tmpreg;
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	68fa      	ldr	r2, [r7, #12]
 8003486:	611a      	str	r2, [r3, #16]
}
 8003488:	bf00      	nop
 800348a:	3710      	adds	r7, #16
 800348c:	46bd      	mov	sp, r7
 800348e:	bd80      	pop	{r7, pc}
 8003490:	02160ebf 	.word	0x02160ebf
 8003494:	03938700 	.word	0x03938700
 8003498:	05f5e0ff 	.word	0x05f5e0ff
 800349c:	08f0d17f 	.word	0x08f0d17f

080034a0 <HAL_ETH_GetError>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval ETH Error Code
  */
uint32_t HAL_ETH_GetError(const ETH_HandleTypeDef *heth)
{
 80034a0:	b480      	push	{r7}
 80034a2:	b083      	sub	sp, #12
 80034a4:	af00      	add	r7, sp, #0
 80034a6:	6078      	str	r0, [r7, #4]
  return heth->ErrorCode;
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
}
 80034ae:	4618      	mov	r0, r3
 80034b0:	370c      	adds	r7, #12
 80034b2:	46bd      	mov	sp, r7
 80034b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034b8:	4770      	bx	lr

080034ba <HAL_ETH_GetDMAError>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval ETH DMA Error Code
  */
uint32_t HAL_ETH_GetDMAError(const ETH_HandleTypeDef *heth)
{
 80034ba:	b480      	push	{r7}
 80034bc:	b083      	sub	sp, #12
 80034be:	af00      	add	r7, sp, #0
 80034c0:	6078      	str	r0, [r7, #4]
  return heth->DMAErrorCode;
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
}
 80034c8:	4618      	mov	r0, r3
 80034ca:	370c      	adds	r7, #12
 80034cc:	46bd      	mov	sp, r7
 80034ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034d2:	4770      	bx	lr

080034d4 <ETH_FlushTransmitFIFO>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_FlushTransmitFIFO(ETH_HandleTypeDef *heth)
{
 80034d4:	b580      	push	{r7, lr}
 80034d6:	b084      	sub	sp, #16
 80034d8:	af00      	add	r7, sp, #0
 80034da:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg = 0;
 80034dc:	2300      	movs	r3, #0
 80034de:	60fb      	str	r3, [r7, #12]

  /* Set the Flush Transmit FIFO bit */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_FTF;
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80034e8:	699b      	ldr	r3, [r3, #24]
 80034ea:	687a      	ldr	r2, [r7, #4]
 80034ec:	6812      	ldr	r2, [r2, #0]
 80034ee:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80034f2:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80034f6:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg = (heth->Instance)->DMAOMR;
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003500:	699b      	ldr	r3, [r3, #24]
 8003502:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8003504:	2001      	movs	r0, #1
 8003506:	f7ff f805 	bl	8002514 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg;
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	681a      	ldr	r2, [r3, #0]
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8003514:	6193      	str	r3, [r2, #24]
}
 8003516:	bf00      	nop
 8003518:	3710      	adds	r7, #16
 800351a:	46bd      	mov	sp, r7
 800351c:	bd80      	pop	{r7, pc}
	...

08003520 <ETH_SetMACConfig>:

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth, const ETH_MACConfigTypeDef *macconf)
{
 8003520:	b580      	push	{r7, lr}
 8003522:	b084      	sub	sp, #16
 8003524:	af00      	add	r7, sp, #0
 8003526:	6078      	str	r0, [r7, #4]
 8003528:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	60fb      	str	r3, [r7, #12]
  /* Clear CSTF, WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 8003532:	68fa      	ldr	r2, [r7, #12]
 8003534:	4b53      	ldr	r3, [pc, #332]	@ (8003684 <ETH_SetMACConfig+0x164>)
 8003536:	4013      	ands	r3, r2
 8003538:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 800353a:	683b      	ldr	r3, [r7, #0]
 800353c:	7b9b      	ldrb	r3, [r3, #14]
 800353e:	065b      	lsls	r3, r3, #25
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8003540:	683a      	ldr	r2, [r7, #0]
 8003542:	7c12      	ldrb	r2, [r2, #16]
 8003544:	2a00      	cmp	r2, #0
 8003546:	d102      	bne.n	800354e <ETH_SetMACConfig+0x2e>
 8003548:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 800354c:	e000      	b.n	8003550 <ETH_SetMACConfig+0x30>
 800354e:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 8003550:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8003552:	683a      	ldr	r2, [r7, #0]
 8003554:	7c52      	ldrb	r2, [r2, #17]
 8003556:	2a00      	cmp	r2, #0
 8003558:	d102      	bne.n	8003560 <ETH_SetMACConfig+0x40>
 800355a:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 800355e:	e000      	b.n	8003562 <ETH_SetMACConfig+0x42>
 8003560:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8003562:	431a      	orrs	r2, r3
                        (uint32_t)macconf->InterPacketGapVal |
 8003564:	683b      	ldr	r3, [r7, #0]
 8003566:	689b      	ldr	r3, [r3, #8]
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8003568:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 800356a:	683b      	ldr	r3, [r7, #0]
 800356c:	7fdb      	ldrb	r3, [r3, #31]
 800356e:	041b      	lsls	r3, r3, #16
                        (uint32_t)macconf->InterPacketGapVal |
 8003570:	431a      	orrs	r2, r3
                        macconf->Speed |
 8003572:	683b      	ldr	r3, [r7, #0]
 8003574:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8003576:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8003578:	683a      	ldr	r2, [r7, #0]
 800357a:	7f92      	ldrb	r2, [r2, #30]
 800357c:	2a00      	cmp	r2, #0
 800357e:	d102      	bne.n	8003586 <ETH_SetMACConfig+0x66>
 8003580:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003584:	e000      	b.n	8003588 <ETH_SetMACConfig+0x68>
 8003586:	2200      	movs	r2, #0
                        macconf->Speed |
 8003588:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 800358a:	683b      	ldr	r3, [r7, #0]
 800358c:	7f1b      	ldrb	r3, [r3, #28]
 800358e:	031b      	lsls	r3, r3, #12
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8003590:	431a      	orrs	r2, r3
                        macconf->DuplexMode |
 8003592:	683b      	ldr	r3, [r7, #0]
 8003594:	699b      	ldr	r3, [r3, #24]
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8003596:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8003598:	683b      	ldr	r3, [r7, #0]
 800359a:	791b      	ldrb	r3, [r3, #4]
 800359c:	029b      	lsls	r3, r3, #10
                        macconf->DuplexMode |
 800359e:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 80035a0:	683a      	ldr	r2, [r7, #0]
 80035a2:	f892 2020 	ldrb.w	r2, [r2, #32]
 80035a6:	2a00      	cmp	r2, #0
 80035a8:	d102      	bne.n	80035b0 <ETH_SetMACConfig+0x90>
 80035aa:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80035ae:	e000      	b.n	80035b2 <ETH_SetMACConfig+0x92>
 80035b0:	2200      	movs	r2, #0
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 80035b2:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 80035b4:	683b      	ldr	r3, [r7, #0]
 80035b6:	7bdb      	ldrb	r3, [r3, #15]
 80035b8:	01db      	lsls	r3, r3, #7
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 80035ba:	431a      	orrs	r2, r3
                        macconf->BackOffLimit |
 80035bc:	683b      	ldr	r3, [r7, #0]
 80035be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 80035c0:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->DeferralCheck << 4U));
 80035c2:	683b      	ldr	r3, [r7, #0]
 80035c4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80035c8:	011b      	lsls	r3, r3, #4
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 80035ca:	4313      	orrs	r3, r2
 80035cc:	68fa      	ldr	r2, [r7, #12]
 80035ce:	4313      	orrs	r3, r2
 80035d0:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	68fa      	ldr	r2, [r7, #12]
 80035d8:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80035e2:	2001      	movs	r0, #1
 80035e4:	f7fe ff96 	bl	8002514 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	68fa      	ldr	r2, [r7, #12]
 80035ee:	601a      	str	r2, [r3, #0]

  /*----------------------- ETHERNET MACFCR Configuration --------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	699b      	ldr	r3, [r3, #24]
 80035f6:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 80035f8:	68fa      	ldr	r2, [r7, #12]
 80035fa:	f64f 7341 	movw	r3, #65345	@ 0xff41
 80035fe:	4013      	ands	r3, r2
 8003600:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8003602:	683b      	ldr	r3, [r7, #0]
 8003604:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003606:	041b      	lsls	r3, r3, #16
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8003608:	683a      	ldr	r2, [r7, #0]
 800360a:	f892 204c 	ldrb.w	r2, [r2, #76]	@ 0x4c
 800360e:	2a00      	cmp	r2, #0
 8003610:	d101      	bne.n	8003616 <ETH_SetMACConfig+0xf6>
 8003612:	2280      	movs	r2, #128	@ 0x80
 8003614:	e000      	b.n	8003618 <ETH_SetMACConfig+0xf8>
 8003616:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8003618:	431a      	orrs	r2, r3
                        macconf->PauseLowThreshold |
 800361a:	683b      	ldr	r3, [r7, #0]
 800361c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 800361e:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8003620:	683a      	ldr	r2, [r7, #0]
 8003622:	f892 2055 	ldrb.w	r2, [r2, #85]	@ 0x55
 8003626:	2a01      	cmp	r2, #1
 8003628:	d101      	bne.n	800362e <ETH_SetMACConfig+0x10e>
 800362a:	2208      	movs	r2, #8
 800362c:	e000      	b.n	8003630 <ETH_SetMACConfig+0x110>
 800362e:	2200      	movs	r2, #0
                        macconf->PauseLowThreshold |
 8003630:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 8003632:	683a      	ldr	r2, [r7, #0]
 8003634:	f892 2056 	ldrb.w	r2, [r2, #86]	@ 0x56
 8003638:	2a01      	cmp	r2, #1
 800363a:	d101      	bne.n	8003640 <ETH_SetMACConfig+0x120>
 800363c:	2204      	movs	r2, #4
 800363e:	e000      	b.n	8003642 <ETH_SetMACConfig+0x122>
 8003640:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8003642:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 8003644:	683a      	ldr	r2, [r7, #0]
 8003646:	f892 2054 	ldrb.w	r2, [r2, #84]	@ 0x54
 800364a:	2a01      	cmp	r2, #1
 800364c:	d101      	bne.n	8003652 <ETH_SetMACConfig+0x132>
 800364e:	2202      	movs	r2, #2
 8003650:	e000      	b.n	8003654 <ETH_SetMACConfig+0x134>
 8003652:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8003654:	4313      	orrs	r3, r2
 8003656:	68fa      	ldr	r2, [r7, #12]
 8003658:	4313      	orrs	r3, r2
 800365a:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	68fa      	ldr	r2, [r7, #12]
 8003662:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	699b      	ldr	r3, [r3, #24]
 800366a:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800366c:	2001      	movs	r0, #1
 800366e:	f7fe ff51 	bl	8002514 <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	68fa      	ldr	r2, [r7, #12]
 8003678:	619a      	str	r2, [r3, #24]
}
 800367a:	bf00      	nop
 800367c:	3710      	adds	r7, #16
 800367e:	46bd      	mov	sp, r7
 8003680:	bd80      	pop	{r7, pc}
 8003682:	bf00      	nop
 8003684:	fd20810f 	.word	0xfd20810f

08003688 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth, const ETH_DMAConfigTypeDef *dmaconf)
{
 8003688:	b580      	push	{r7, lr}
 800368a:	b084      	sub	sp, #16
 800368c:	af00      	add	r7, sp, #0
 800368e:	6078      	str	r0, [r7, #4]
 8003690:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800369a:	699b      	ldr	r3, [r3, #24]
 800369c:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 800369e:	68fa      	ldr	r2, [r7, #12]
 80036a0:	4b3d      	ldr	r3, [pc, #244]	@ (8003798 <ETH_SetDMAConfig+0x110>)
 80036a2:	4013      	ands	r3, r2
 80036a4:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 80036a6:	683b      	ldr	r3, [r7, #0]
 80036a8:	7b1b      	ldrb	r3, [r3, #12]
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d102      	bne.n	80036b4 <ETH_SetDMAConfig+0x2c>
 80036ae:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 80036b2:	e000      	b.n	80036b6 <ETH_SetDMAConfig+0x2e>
 80036b4:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 80036b6:	683b      	ldr	r3, [r7, #0]
 80036b8:	7b5b      	ldrb	r3, [r3, #13]
 80036ba:	065b      	lsls	r3, r3, #25
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 80036bc:	4313      	orrs	r3, r2
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 80036be:	683a      	ldr	r2, [r7, #0]
 80036c0:	7f52      	ldrb	r2, [r2, #29]
 80036c2:	2a00      	cmp	r2, #0
 80036c4:	d102      	bne.n	80036cc <ETH_SetDMAConfig+0x44>
 80036c6:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80036ca:	e000      	b.n	80036ce <ETH_SetDMAConfig+0x46>
 80036cc:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 80036ce:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 80036d0:	683b      	ldr	r3, [r7, #0]
 80036d2:	7b9b      	ldrb	r3, [r3, #14]
 80036d4:	055b      	lsls	r3, r3, #21
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 80036d6:	431a      	orrs	r2, r3
                        dmaconf->TransmitThresholdControl |
 80036d8:	683b      	ldr	r3, [r7, #0]
 80036da:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 80036dc:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 80036de:	683b      	ldr	r3, [r7, #0]
 80036e0:	7f1b      	ldrb	r3, [r3, #28]
 80036e2:	01db      	lsls	r3, r3, #7
                        dmaconf->TransmitThresholdControl |
 80036e4:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 80036e6:	683b      	ldr	r3, [r7, #0]
 80036e8:	7f9b      	ldrb	r3, [r3, #30]
 80036ea:	019b      	lsls	r3, r3, #6
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 80036ec:	431a      	orrs	r2, r3
                        dmaconf->ReceiveThresholdControl |
 80036ee:	683b      	ldr	r3, [r7, #0]
 80036f0:	6a1b      	ldr	r3, [r3, #32]
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 80036f2:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 80036f4:	683b      	ldr	r3, [r7, #0]
 80036f6:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80036fa:	009b      	lsls	r3, r3, #2
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 80036fc:	4313      	orrs	r3, r2
 80036fe:	68fa      	ldr	r2, [r7, #12]
 8003700:	4313      	orrs	r3, r2
 8003702:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800370c:	461a      	mov	r2, r3
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800371a:	699b      	ldr	r3, [r3, #24]
 800371c:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800371e:	2001      	movs	r0, #1
 8003720:	f7fe fef8 	bl	8002514 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800372c:	461a      	mov	r2, r3
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	6193      	str	r3, [r2, #24]

  /*----------------------- ETHERNET DMABMR Configuration --------------------*/
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8003732:	683b      	ldr	r3, [r7, #0]
 8003734:	791b      	ldrb	r3, [r3, #4]
 8003736:	065a      	lsls	r2, r3, #25
                                        dmaconf->BurstMode |
 8003738:	683b      	ldr	r3, [r7, #0]
 800373a:	689b      	ldr	r3, [r3, #8]
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 800373c:	431a      	orrs	r2, r3
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 800373e:	683b      	ldr	r3, [r7, #0]
 8003740:	699b      	ldr	r3, [r3, #24]
                                        dmaconf->BurstMode |
 8003742:	431a      	orrs	r2, r3
                                                                       Rx it is applied for the other */
                                        dmaconf->TxDMABurstLength |
 8003744:	683b      	ldr	r3, [r7, #0]
 8003746:	691b      	ldr	r3, [r3, #16]
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8003748:	431a      	orrs	r2, r3
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 800374a:	683b      	ldr	r3, [r7, #0]
 800374c:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003750:	01db      	lsls	r3, r3, #7
                                        dmaconf->TxDMABurstLength |
 8003752:	431a      	orrs	r2, r3
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8003754:	683b      	ldr	r3, [r7, #0]
 8003756:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003758:	009b      	lsls	r3, r3, #2
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 800375a:	431a      	orrs	r2, r3
                                        dmaconf->DMAArbitration |
 800375c:	683b      	ldr	r3, [r7, #0]
 800375e:	681b      	ldr	r3, [r3, #0]
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8003760:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8003762:	687a      	ldr	r2, [r7, #4]
 8003764:	6812      	ldr	r2, [r2, #0]
 8003766:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800376a:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800376e:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800377c:	2001      	movs	r0, #1
 800377e:	f7fe fec9 	bl	8002514 <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800378a:	461a      	mov	r2, r3
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	6013      	str	r3, [r2, #0]
}
 8003790:	bf00      	nop
 8003792:	3710      	adds	r7, #16
 8003794:	46bd      	mov	sp, r7
 8003796:	bd80      	pop	{r7, pc}
 8003798:	f8de3f23 	.word	0xf8de3f23

0800379c <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 800379c:	b580      	push	{r7, lr}
 800379e:	b0a6      	sub	sp, #152	@ 0x98
 80037a0:	af00      	add	r7, sp, #0
 80037a2:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.Watchdog = ENABLE;
 80037a4:	2301      	movs	r3, #1
 80037a6:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
  macDefaultConf.Jabber = ENABLE;
 80037aa:	2301      	movs	r3, #1
 80037ac:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
  macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 80037b0:	2300      	movs	r3, #0
 80037b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 80037b4:	2300      	movs	r3, #0
 80037b6:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
  macDefaultConf.ReceiveOwn = ENABLE;
 80037ba:	2301      	movs	r3, #1
 80037bc:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
  macDefaultConf.LoopbackMode = DISABLE;
 80037c0:	2300      	movs	r3, #0
 80037c2:	f887 3050 	strb.w	r3, [r7, #80]	@ 0x50
  macDefaultConf.CRCStripTypePacket = ENABLE;
 80037c6:	2301      	movs	r3, #1
 80037c8:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  macDefaultConf.ChecksumOffload = ENABLE;
 80037cc:	2301      	movs	r3, #1
 80037ce:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
  macDefaultConf.RetryTransmission = DISABLE;
 80037d2:	2300      	movs	r3, #0
 80037d4:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
  macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 80037d8:	2300      	movs	r3, #0
 80037da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 80037de:	2300      	movs	r3, #0
 80037e0:	65bb      	str	r3, [r7, #88]	@ 0x58
  macDefaultConf.DeferralCheck = DISABLE;
 80037e2:	2300      	movs	r3, #0
 80037e4:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
  macDefaultConf.PauseTime = 0x0U;
 80037e8:	2300      	movs	r3, #0
 80037ea:	67fb      	str	r3, [r7, #124]	@ 0x7c
  macDefaultConf.ZeroQuantaPause = DISABLE;
 80037ec:	2300      	movs	r3, #0
 80037ee:	f887 3080 	strb.w	r3, [r7, #128]	@ 0x80
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 80037f2:	2300      	movs	r3, #0
 80037f4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  macDefaultConf.ReceiveFlowControl = DISABLE;
 80037f8:	2300      	movs	r3, #0
 80037fa:	f887 308a 	strb.w	r3, [r7, #138]	@ 0x8a
  macDefaultConf.TransmitFlowControl = DISABLE;
 80037fe:	2300      	movs	r3, #0
 8003800:	f887 3088 	strb.w	r3, [r7, #136]	@ 0x88
  macDefaultConf.Speed = ETH_SPEED_100M;
 8003804:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8003808:	64bb      	str	r3, [r7, #72]	@ 0x48
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 800380a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800380e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 8003810:	2300      	movs	r3, #0
 8003812:	f887 3089 	strb.w	r3, [r7, #137]	@ 0x89

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 8003816:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800381a:	4619      	mov	r1, r3
 800381c:	6878      	ldr	r0, [r7, #4]
 800381e:	f7ff fe7f 	bl	8003520 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
 8003822:	2301      	movs	r3, #1
 8003824:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.ReceiveStoreForward = ENABLE;
 8003826:	2301      	movs	r3, #1
 8003828:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.FlushRxPacket = ENABLE;
 800382a:	2301      	movs	r3, #1
 800382c:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  dmaDefaultConf.TransmitStoreForward = ENABLE;
 8003830:	2301      	movs	r3, #1
 8003832:	75bb      	strb	r3, [r7, #22]
  dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 8003834:	2300      	movs	r3, #0
 8003836:	61fb      	str	r3, [r7, #28]
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
 8003838:	2300      	movs	r3, #0
 800383a:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 800383e:	2300      	movs	r3, #0
 8003840:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 8003844:	2300      	movs	r3, #0
 8003846:	62bb      	str	r3, [r7, #40]	@ 0x28
  dmaDefaultConf.SecondFrameOperate = ENABLE;
 8003848:	2301      	movs	r3, #1
 800384a:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 800384e:	2301      	movs	r3, #1
 8003850:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 8003852:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003856:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8003858:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800385c:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 800385e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003862:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 8003864:	2301      	movs	r3, #1
 8003866:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
 800386a:	2300      	movs	r3, #0
 800386c:	633b      	str	r3, [r7, #48]	@ 0x30
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 800386e:	2300      	movs	r3, #0
 8003870:	60bb      	str	r3, [r7, #8]

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 8003872:	f107 0308 	add.w	r3, r7, #8
 8003876:	4619      	mov	r1, r3
 8003878:	6878      	ldr	r0, [r7, #4]
 800387a:	f7ff ff05 	bl	8003688 <ETH_SetDMAConfig>
}
 800387e:	bf00      	nop
 8003880:	3798      	adds	r7, #152	@ 0x98
 8003882:	46bd      	mov	sp, r7
 8003884:	bd80      	pop	{r7, pc}
	...

08003888 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 8003888:	b480      	push	{r7}
 800388a:	b087      	sub	sp, #28
 800388c:	af00      	add	r7, sp, #0
 800388e:	60f8      	str	r0, [r7, #12]
 8003890:	60b9      	str	r1, [r7, #8]
 8003892:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	3305      	adds	r3, #5
 8003898:	781b      	ldrb	r3, [r3, #0]
 800389a:	021b      	lsls	r3, r3, #8
 800389c:	687a      	ldr	r2, [r7, #4]
 800389e:	3204      	adds	r2, #4
 80038a0:	7812      	ldrb	r2, [r2, #0]
 80038a2:	4313      	orrs	r3, r2
 80038a4:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 80038a6:	68ba      	ldr	r2, [r7, #8]
 80038a8:	4b11      	ldr	r3, [pc, #68]	@ (80038f0 <ETH_MACAddressConfig+0x68>)
 80038aa:	4413      	add	r3, r2
 80038ac:	461a      	mov	r2, r3
 80038ae:	697b      	ldr	r3, [r7, #20]
 80038b0:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	3303      	adds	r3, #3
 80038b6:	781b      	ldrb	r3, [r3, #0]
 80038b8:	061a      	lsls	r2, r3, #24
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	3302      	adds	r3, #2
 80038be:	781b      	ldrb	r3, [r3, #0]
 80038c0:	041b      	lsls	r3, r3, #16
 80038c2:	431a      	orrs	r2, r3
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	3301      	adds	r3, #1
 80038c8:	781b      	ldrb	r3, [r3, #0]
 80038ca:	021b      	lsls	r3, r3, #8
 80038cc:	4313      	orrs	r3, r2
 80038ce:	687a      	ldr	r2, [r7, #4]
 80038d0:	7812      	ldrb	r2, [r2, #0]
 80038d2:	4313      	orrs	r3, r2
 80038d4:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 80038d6:	68ba      	ldr	r2, [r7, #8]
 80038d8:	4b06      	ldr	r3, [pc, #24]	@ (80038f4 <ETH_MACAddressConfig+0x6c>)
 80038da:	4413      	add	r3, r2
 80038dc:	461a      	mov	r2, r3
 80038de:	697b      	ldr	r3, [r7, #20]
 80038e0:	6013      	str	r3, [r2, #0]
}
 80038e2:	bf00      	nop
 80038e4:	371c      	adds	r7, #28
 80038e6:	46bd      	mov	sp, r7
 80038e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ec:	4770      	bx	lr
 80038ee:	bf00      	nop
 80038f0:	40028040 	.word	0x40028040
 80038f4:	40028044 	.word	0x40028044

080038f8 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 80038f8:	b480      	push	{r7}
 80038fa:	b085      	sub	sp, #20
 80038fc:	af00      	add	r7, sp, #0
 80038fe:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8003900:	2300      	movs	r3, #0
 8003902:	60fb      	str	r3, [r7, #12]
 8003904:	e03e      	b.n	8003984 <ETH_DMATxDescListInit+0x8c>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	68d9      	ldr	r1, [r3, #12]
 800390a:	68fa      	ldr	r2, [r7, #12]
 800390c:	4613      	mov	r3, r2
 800390e:	009b      	lsls	r3, r3, #2
 8003910:	4413      	add	r3, r2
 8003912:	00db      	lsls	r3, r3, #3
 8003914:	440b      	add	r3, r1
 8003916:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0U);
 8003918:	68bb      	ldr	r3, [r7, #8]
 800391a:	2200      	movs	r2, #0
 800391c:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0U);
 800391e:	68bb      	ldr	r3, [r7, #8]
 8003920:	2200      	movs	r2, #0
 8003922:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0U);
 8003924:	68bb      	ldr	r3, [r7, #8]
 8003926:	2200      	movs	r2, #0
 8003928:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0U);
 800392a:	68bb      	ldr	r3, [r7, #8]
 800392c:	2200      	movs	r2, #0
 800392e:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 8003930:	68b9      	ldr	r1, [r7, #8]
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	68fa      	ldr	r2, [r7, #12]
 8003936:	3206      	adds	r2, #6
 8003938:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Set Second Address Chained bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 800393c:	68bb      	ldr	r3, [r7, #8]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8003944:	68bb      	ldr	r3, [r7, #8]
 8003946:	601a      	str	r2, [r3, #0]

    if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	2b02      	cmp	r3, #2
 800394c:	d80c      	bhi.n	8003968 <ETH_DMATxDescListInit+0x70>
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	68d9      	ldr	r1, [r3, #12]
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	1c5a      	adds	r2, r3, #1
 8003956:	4613      	mov	r3, r2
 8003958:	009b      	lsls	r3, r3, #2
 800395a:	4413      	add	r3, r2
 800395c:	00db      	lsls	r3, r3, #3
 800395e:	440b      	add	r3, r1
 8003960:	461a      	mov	r2, r3
 8003962:	68bb      	ldr	r3, [r7, #8]
 8003964:	60da      	str	r2, [r3, #12]
 8003966:	e004      	b.n	8003972 <ETH_DMATxDescListInit+0x7a>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	68db      	ldr	r3, [r3, #12]
 800396c:	461a      	mov	r2, r3
 800396e:	68bb      	ldr	r3, [r7, #8]
 8003970:	60da      	str	r2, [r3, #12]
    }

    /* Set the DMA Tx descriptors checksum insertion */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 8003972:	68bb      	ldr	r3, [r7, #8]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	f443 0240 	orr.w	r2, r3, #12582912	@ 0xc00000
 800397a:	68bb      	ldr	r3, [r7, #8]
 800397c:	601a      	str	r2, [r3, #0]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	3301      	adds	r3, #1
 8003982:	60fb      	str	r3, [r7, #12]
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	2b03      	cmp	r3, #3
 8003988:	d9bd      	bls.n	8003906 <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	2200      	movs	r2, #0
 800398e:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	68da      	ldr	r2, [r3, #12]
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800399c:	611a      	str	r2, [r3, #16]
}
 800399e:	bf00      	nop
 80039a0:	3714      	adds	r7, #20
 80039a2:	46bd      	mov	sp, r7
 80039a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039a8:	4770      	bx	lr

080039aa <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 80039aa:	b480      	push	{r7}
 80039ac:	b085      	sub	sp, #20
 80039ae:	af00      	add	r7, sp, #0
 80039b0:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 80039b2:	2300      	movs	r3, #0
 80039b4:	60fb      	str	r3, [r7, #12]
 80039b6:	e048      	b.n	8003a4a <ETH_DMARxDescListInit+0xa0>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	6919      	ldr	r1, [r3, #16]
 80039bc:	68fa      	ldr	r2, [r7, #12]
 80039be:	4613      	mov	r3, r2
 80039c0:	009b      	lsls	r3, r3, #2
 80039c2:	4413      	add	r3, r2
 80039c4:	00db      	lsls	r3, r3, #3
 80039c6:	440b      	add	r3, r1
 80039c8:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0U);
 80039ca:	68bb      	ldr	r3, [r7, #8]
 80039cc:	2200      	movs	r2, #0
 80039ce:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0U);
 80039d0:	68bb      	ldr	r3, [r7, #8]
 80039d2:	2200      	movs	r2, #0
 80039d4:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0U);
 80039d6:	68bb      	ldr	r3, [r7, #8]
 80039d8:	2200      	movs	r2, #0
 80039da:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0U);
 80039dc:	68bb      	ldr	r3, [r7, #8]
 80039de:	2200      	movs	r2, #0
 80039e0:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0U);
 80039e2:	68bb      	ldr	r3, [r7, #8]
 80039e4:	2200      	movs	r2, #0
 80039e6:	621a      	str	r2, [r3, #32]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0U);
 80039e8:	68bb      	ldr	r3, [r7, #8]
 80039ea:	2200      	movs	r2, #0
 80039ec:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set Own bit of the Rx descriptor Status */
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 80039ee:	68bb      	ldr	r3, [r7, #8]
 80039f0:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80039f4:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    dmarxdesc->DESC1 = heth->Init.RxBuffLen | ETH_DMARXDESC_RCH;
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	695b      	ldr	r3, [r3, #20]
 80039fa:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 80039fe:	68bb      	ldr	r3, [r7, #8]
 8003a00:	605a      	str	r2, [r3, #4]

    /* Enable Ethernet DMA Rx Descriptor interrupt */
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 8003a02:	68bb      	ldr	r3, [r7, #8]
 8003a04:	685b      	ldr	r3, [r3, #4]
 8003a06:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8003a0a:	68bb      	ldr	r3, [r7, #8]
 8003a0c:	605a      	str	r2, [r3, #4]
    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 8003a0e:	68b9      	ldr	r1, [r7, #8]
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	68fa      	ldr	r2, [r7, #12]
 8003a14:	3212      	adds	r2, #18
 8003a16:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	2b02      	cmp	r3, #2
 8003a1e:	d80c      	bhi.n	8003a3a <ETH_DMARxDescListInit+0x90>
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	6919      	ldr	r1, [r3, #16]
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	1c5a      	adds	r2, r3, #1
 8003a28:	4613      	mov	r3, r2
 8003a2a:	009b      	lsls	r3, r3, #2
 8003a2c:	4413      	add	r3, r2
 8003a2e:	00db      	lsls	r3, r3, #3
 8003a30:	440b      	add	r3, r1
 8003a32:	461a      	mov	r2, r3
 8003a34:	68bb      	ldr	r3, [r7, #8]
 8003a36:	60da      	str	r2, [r3, #12]
 8003a38:	e004      	b.n	8003a44 <ETH_DMARxDescListInit+0x9a>
    }
    else
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	691b      	ldr	r3, [r3, #16]
 8003a3e:	461a      	mov	r2, r3
 8003a40:	68bb      	ldr	r3, [r7, #8]
 8003a42:	60da      	str	r2, [r3, #12]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	3301      	adds	r3, #1
 8003a48:	60fb      	str	r3, [r7, #12]
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	2b03      	cmp	r3, #3
 8003a4e:	d9b3      	bls.n	80039b8 <ETH_DMARxDescListInit+0xe>
    }
  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0U);
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	2200      	movs	r2, #0
 8003a54:	65da      	str	r2, [r3, #92]	@ 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0U);
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	2200      	movs	r2, #0
 8003a5a:	661a      	str	r2, [r3, #96]	@ 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0U);
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	2200      	movs	r2, #0
 8003a60:	669a      	str	r2, [r3, #104]	@ 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0U);
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	2200      	movs	r2, #0
 8003a66:	66da      	str	r2, [r3, #108]	@ 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0U);
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	2200      	movs	r2, #0
 8003a6c:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	691a      	ldr	r2, [r3, #16]
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8003a7a:	60da      	str	r2, [r3, #12]
}
 8003a7c:	bf00      	nop
 8003a7e:	3714      	adds	r7, #20
 8003a80:	46bd      	mov	sp, r7
 8003a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a86:	4770      	bx	lr

08003a88 <ETH_Prepare_Tx_Descriptors>:
  * @param  ItMode: Enable or disable Tx EOT interrept
  * @retval Status
  */
static uint32_t ETH_Prepare_Tx_Descriptors(ETH_HandleTypeDef *heth, const ETH_TxPacketConfigTypeDef *pTxConfig,
                                           uint32_t ItMode)
{
 8003a88:	b480      	push	{r7}
 8003a8a:	b091      	sub	sp, #68	@ 0x44
 8003a8c:	af00      	add	r7, sp, #0
 8003a8e:	60f8      	str	r0, [r7, #12]
 8003a90:	60b9      	str	r1, [r7, #8]
 8003a92:	607a      	str	r2, [r7, #4]
  ETH_TxDescListTypeDef *dmatxdesclist = &heth->TxDescList;
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	3318      	adds	r3, #24
 8003a98:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t descidx = dmatxdesclist->CurTxDesc;
 8003a9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a9c:	691b      	ldr	r3, [r3, #16]
 8003a9e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t firstdescidx = dmatxdesclist->CurTxDesc;
 8003aa0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003aa2:	691b      	ldr	r3, [r3, #16]
 8003aa4:	623b      	str	r3, [r7, #32]
  uint32_t idx;
  uint32_t descnbr = 0;
 8003aa6:	2300      	movs	r3, #0
 8003aa8:	637b      	str	r3, [r7, #52]	@ 0x34
  ETH_DMADescTypeDef *dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8003aaa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003aac:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003aae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003ab2:	633b      	str	r3, [r7, #48]	@ 0x30

  ETH_BufferTypeDef  *txbuffer = pTxConfig->TxBuffer;
 8003ab4:	68bb      	ldr	r3, [r7, #8]
 8003ab6:	689b      	ldr	r3, [r3, #8]
 8003ab8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint32_t           bd_count = 0;
 8003aba:	2300      	movs	r3, #0
 8003abc:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t primask_bit;

  /* Current Tx Descriptor Owned by DMA: cannot be used by the application  */
  if ((READ_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN) == ETH_DMATXDESC_OWN)
 8003abe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8003ac6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003aca:	d007      	beq.n	8003adc <ETH_Prepare_Tx_Descriptors+0x54>
      || (dmatxdesclist->PacketAddress[descidx] != NULL))
 8003acc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003ace:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003ad0:	3304      	adds	r3, #4
 8003ad2:	009b      	lsls	r3, r3, #2
 8003ad4:	4413      	add	r3, r2
 8003ad6:	685b      	ldr	r3, [r3, #4]
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d001      	beq.n	8003ae0 <ETH_Prepare_Tx_Descriptors+0x58>
  {
    return HAL_ETH_ERROR_BUSY;
 8003adc:	2302      	movs	r3, #2
 8003ade:	e111      	b.n	8003d04 <ETH_Prepare_Tx_Descriptors+0x27c>
  }


  descnbr += 1U;
 8003ae0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003ae2:	3301      	adds	r3, #1
 8003ae4:	637b      	str	r3, [r7, #52]	@ 0x34

  /* Set header or buffer 1 address */
  WRITE_REG(dmatxdesc->DESC2, (uint32_t)txbuffer->buffer);
 8003ae6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	461a      	mov	r2, r3
 8003aec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003aee:	609a      	str	r2, [r3, #8]

  /* Set header or buffer 1 Length */
  MODIFY_REG(dmatxdesc->DESC1, ETH_DMATXDESC_TBS1, txbuffer->len);
 8003af0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003af2:	685a      	ldr	r2, [r3, #4]
 8003af4:	4b86      	ldr	r3, [pc, #536]	@ (8003d10 <ETH_Prepare_Tx_Descriptors+0x288>)
 8003af6:	4013      	ands	r3, r2
 8003af8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003afa:	6852      	ldr	r2, [r2, #4]
 8003afc:	431a      	orrs	r2, r3
 8003afe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b00:	605a      	str	r2, [r3, #4]

  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CSUM) != 0U)
 8003b02:	68bb      	ldr	r3, [r7, #8]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	f003 0301 	and.w	r3, r3, #1
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d008      	beq.n	8003b20 <ETH_Prepare_Tx_Descriptors+0x98>
  {
    MODIFY_REG(dmatxdesc->DESC0, ETH_DMATXDESC_CIC, pTxConfig->ChecksumCtrl);
 8003b0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003b16:	68bb      	ldr	r3, [r7, #8]
 8003b18:	695b      	ldr	r3, [r3, #20]
 8003b1a:	431a      	orrs	r2, r3
 8003b1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b1e:	601a      	str	r2, [r3, #0]
  }

  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CRCPAD) != 0U)
 8003b20:	68bb      	ldr	r3, [r7, #8]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	f003 0320 	and.w	r3, r3, #32
 8003b28:	2b00      	cmp	r3, #0
 8003b2a:	d008      	beq.n	8003b3e <ETH_Prepare_Tx_Descriptors+0xb6>
  {
    MODIFY_REG(dmatxdesc->DESC0, ETH_CRC_PAD_DISABLE, pTxConfig->CRCPadCtrl);
 8003b2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003b34:	68bb      	ldr	r3, [r7, #8]
 8003b36:	691b      	ldr	r3, [r3, #16]
 8003b38:	431a      	orrs	r2, r3
 8003b3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b3c:	601a      	str	r2, [r3, #0]
  }


  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_VLANTAG) != 0U)
 8003b3e:	68bb      	ldr	r3, [r7, #8]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	f003 0304 	and.w	r3, r3, #4
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d005      	beq.n	8003b56 <ETH_Prepare_Tx_Descriptors+0xce>
  {
    /* Set Vlan Type */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_VF);
 8003b4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8003b52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b54:	601a      	str	r2, [r3, #0]
  }

  /* Mark it as First Descriptor */
  SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_FS);
 8003b56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8003b5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b60:	601a      	str	r2, [r3, #0]

  /* only if the packet is split into more than one descriptors > 1 */
  while (txbuffer->next != NULL)
 8003b62:	e082      	b.n	8003c6a <ETH_Prepare_Tx_Descriptors+0x1e2>
  {
    /* Clear the LD bit of previous descriptor */
    CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_LS);
 8003b64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8003b6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b6e:	601a      	str	r2, [r3, #0]
    if (ItMode != ((uint32_t)RESET))
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d006      	beq.n	8003b84 <ETH_Prepare_Tx_Descriptors+0xfc>
    {
      /* Set Interrupt on completion bit */
      SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_IC);
 8003b76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8003b7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b80:	601a      	str	r2, [r3, #0]
 8003b82:	e005      	b.n	8003b90 <ETH_Prepare_Tx_Descriptors+0x108>
    }
    else
    {
      /* Clear Interrupt on completion bit */
      CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_IC);
 8003b84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8003b8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b8e:	601a      	str	r2, [r3, #0]
    }
    /* Increment current tx descriptor index */
    INCR_TX_DESC_INDEX(descidx, 1U);
 8003b90:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003b92:	3301      	adds	r3, #1
 8003b94:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003b96:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003b98:	2b03      	cmp	r3, #3
 8003b9a:	d902      	bls.n	8003ba2 <ETH_Prepare_Tx_Descriptors+0x11a>
 8003b9c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003b9e:	3b04      	subs	r3, #4
 8003ba0:	63fb      	str	r3, [r7, #60]	@ 0x3c
    /* Get current descriptor address */
    dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8003ba2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ba4:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003ba6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003baa:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Current Tx Descriptor Owned by DMA: cannot be used by the application  */
    if ((READ_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN) == ETH_DMATXDESC_OWN)
 8003bac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8003bb4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003bb8:	d007      	beq.n	8003bca <ETH_Prepare_Tx_Descriptors+0x142>
        || (dmatxdesclist->PacketAddress[descidx] != NULL))
 8003bba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003bbc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003bbe:	3304      	adds	r3, #4
 8003bc0:	009b      	lsls	r3, r3, #2
 8003bc2:	4413      	add	r3, r2
 8003bc4:	685b      	ldr	r3, [r3, #4]
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d029      	beq.n	8003c1e <ETH_Prepare_Tx_Descriptors+0x196>
    {
      descidx = firstdescidx;
 8003bca:	6a3b      	ldr	r3, [r7, #32]
 8003bcc:	63fb      	str	r3, [r7, #60]	@ 0x3c
      dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8003bce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bd0:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003bd2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003bd6:	633b      	str	r3, [r7, #48]	@ 0x30

      /* clear previous desc own bit */
      for (idx = 0; idx < descnbr; idx ++)
 8003bd8:	2300      	movs	r3, #0
 8003bda:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003bdc:	e019      	b.n	8003c12 <ETH_Prepare_Tx_Descriptors+0x18a>
  __ASM volatile ("dmb 0xF":::"memory");
 8003bde:	f3bf 8f5f 	dmb	sy
}
 8003be2:	bf00      	nop
      {
        /* Ensure rest of descriptor is written to RAM before the OWN bit */
        __DMB();

        CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN);
 8003be4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8003bec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003bee:	601a      	str	r2, [r3, #0]

        /* Increment current tx descriptor index */
        INCR_TX_DESC_INDEX(descidx, 1U);
 8003bf0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003bf2:	3301      	adds	r3, #1
 8003bf4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003bf6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003bf8:	2b03      	cmp	r3, #3
 8003bfa:	d902      	bls.n	8003c02 <ETH_Prepare_Tx_Descriptors+0x17a>
 8003bfc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003bfe:	3b04      	subs	r3, #4
 8003c00:	63fb      	str	r3, [r7, #60]	@ 0x3c
        /* Get current descriptor address */
        dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8003c02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c04:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003c06:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003c0a:	633b      	str	r3, [r7, #48]	@ 0x30
      for (idx = 0; idx < descnbr; idx ++)
 8003c0c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003c0e:	3301      	adds	r3, #1
 8003c10:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003c12:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8003c14:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003c16:	429a      	cmp	r2, r3
 8003c18:	d3e1      	bcc.n	8003bde <ETH_Prepare_Tx_Descriptors+0x156>
      }

      return HAL_ETH_ERROR_BUSY;
 8003c1a:	2302      	movs	r3, #2
 8003c1c:	e072      	b.n	8003d04 <ETH_Prepare_Tx_Descriptors+0x27c>
    }

    /* Clear the FD bit of new Descriptor */
    CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_FS);
 8003c1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8003c26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c28:	601a      	str	r2, [r3, #0]

    descnbr += 1U;
 8003c2a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003c2c:	3301      	adds	r3, #1
 8003c2e:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Get the next Tx buffer in the list */
    txbuffer = txbuffer->next;
 8003c30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003c32:	689b      	ldr	r3, [r3, #8]
 8003c34:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Set header or buffer 1 address */
    WRITE_REG(dmatxdesc->DESC2, (uint32_t)txbuffer->buffer);
 8003c36:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	461a      	mov	r2, r3
 8003c3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c3e:	609a      	str	r2, [r3, #8]

    /* Set header or buffer 1 Length */
    MODIFY_REG(dmatxdesc->DESC1, ETH_DMATXDESC_TBS1, txbuffer->len);
 8003c40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c42:	685a      	ldr	r2, [r3, #4]
 8003c44:	4b32      	ldr	r3, [pc, #200]	@ (8003d10 <ETH_Prepare_Tx_Descriptors+0x288>)
 8003c46:	4013      	ands	r3, r2
 8003c48:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003c4a:	6852      	ldr	r2, [r2, #4]
 8003c4c:	431a      	orrs	r2, r3
 8003c4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c50:	605a      	str	r2, [r3, #4]

    bd_count += 1U;
 8003c52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003c54:	3301      	adds	r3, #1
 8003c56:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("dmb 0xF":::"memory");
 8003c58:	f3bf 8f5f 	dmb	sy
}
 8003c5c:	bf00      	nop

    /* Ensure rest of descriptor is written to RAM before the OWN bit */
    __DMB();
    /* Set Own bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN);
 8003c5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8003c66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c68:	601a      	str	r2, [r3, #0]
  while (txbuffer->next != NULL)
 8003c6a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003c6c:	689b      	ldr	r3, [r3, #8]
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	f47f af78 	bne.w	8003b64 <ETH_Prepare_Tx_Descriptors+0xdc>
  }

  if (ItMode != ((uint32_t)RESET))
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	d006      	beq.n	8003c88 <ETH_Prepare_Tx_Descriptors+0x200>
  {
    /* Set Interrupt on completion bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_IC);
 8003c7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8003c82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c84:	601a      	str	r2, [r3, #0]
 8003c86:	e005      	b.n	8003c94 <ETH_Prepare_Tx_Descriptors+0x20c>
  }
  else
  {
    /* Clear Interrupt on completion bit */
    CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_IC);
 8003c88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8003c90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c92:	601a      	str	r2, [r3, #0]
  }

  /* Mark it as LAST descriptor */
  SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_LS);
 8003c94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8003c9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c9e:	601a      	str	r2, [r3, #0]

  /* Get address of first descriptor */
  dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[firstdescidx];
 8003ca0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ca2:	6a3a      	ldr	r2, [r7, #32]
 8003ca4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003ca8:	633b      	str	r3, [r7, #48]	@ 0x30
  __ASM volatile ("dmb 0xF":::"memory");
 8003caa:	f3bf 8f5f 	dmb	sy
}
 8003cae:	bf00      	nop
  /* Ensure rest of descriptor is written to RAM before the OWN bit */
  __DMB();
  /* set OWN bit of FIRST descriptor */
  SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN);
 8003cb0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8003cb8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003cba:	601a      	str	r2, [r3, #0]
  /* Save the current packet address to expose it to the application */
  dmatxdesclist->PacketAddress[descidx] = dmatxdesclist->CurrentPacketAddress;
 8003cbc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cbe:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003cc0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003cc2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003cc4:	3304      	adds	r3, #4
 8003cc6:	009b      	lsls	r3, r3, #2
 8003cc8:	440b      	add	r3, r1
 8003cca:	605a      	str	r2, [r3, #4]

  dmatxdesclist->CurTxDesc = descidx;
 8003ccc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cce:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003cd0:	611a      	str	r2, [r3, #16]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003cd2:	f3ef 8310 	mrs	r3, PRIMASK
 8003cd6:	613b      	str	r3, [r7, #16]
  return(result);
 8003cd8:	693b      	ldr	r3, [r7, #16]

  /* Enter critical section */
  primask_bit = __get_PRIMASK();
 8003cda:	61fb      	str	r3, [r7, #28]
 8003cdc:	2301      	movs	r3, #1
 8003cde:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003ce0:	697b      	ldr	r3, [r7, #20]
 8003ce2:	f383 8810 	msr	PRIMASK, r3
}
 8003ce6:	bf00      	nop
  __set_PRIMASK(1);

  dmatxdesclist->BuffersInUse += bd_count + 1U;
 8003ce8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cea:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003cec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003cee:	4413      	add	r3, r2
 8003cf0:	1c5a      	adds	r2, r3, #1
 8003cf2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cf4:	629a      	str	r2, [r3, #40]	@ 0x28
 8003cf6:	69fb      	ldr	r3, [r7, #28]
 8003cf8:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003cfa:	69bb      	ldr	r3, [r7, #24]
 8003cfc:	f383 8810 	msr	PRIMASK, r3
}
 8003d00:	bf00      	nop

  /* Exit critical section: restore previous priority mask */
  __set_PRIMASK(primask_bit);

  /* Return function status */
  return HAL_ETH_ERROR_NONE;
 8003d02:	2300      	movs	r3, #0
}
 8003d04:	4618      	mov	r0, r3
 8003d06:	3744      	adds	r7, #68	@ 0x44
 8003d08:	46bd      	mov	sp, r7
 8003d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d0e:	4770      	bx	lr
 8003d10:	ffffe000 	.word	0xffffe000

08003d14 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003d14:	b480      	push	{r7}
 8003d16:	b089      	sub	sp, #36	@ 0x24
 8003d18:	af00      	add	r7, sp, #0
 8003d1a:	6078      	str	r0, [r7, #4]
 8003d1c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8003d1e:	2300      	movs	r3, #0
 8003d20:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8003d22:	2300      	movs	r3, #0
 8003d24:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8003d26:	2300      	movs	r3, #0
 8003d28:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8003d2a:	2300      	movs	r3, #0
 8003d2c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8003d2e:	2300      	movs	r3, #0
 8003d30:	61fb      	str	r3, [r7, #28]
 8003d32:	e175      	b.n	8004020 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8003d34:	2201      	movs	r2, #1
 8003d36:	69fb      	ldr	r3, [r7, #28]
 8003d38:	fa02 f303 	lsl.w	r3, r2, r3
 8003d3c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003d3e:	683b      	ldr	r3, [r7, #0]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	697a      	ldr	r2, [r7, #20]
 8003d44:	4013      	ands	r3, r2
 8003d46:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 8003d48:	693a      	ldr	r2, [r7, #16]
 8003d4a:	697b      	ldr	r3, [r7, #20]
 8003d4c:	429a      	cmp	r2, r3
 8003d4e:	f040 8164 	bne.w	800401a <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003d52:	683b      	ldr	r3, [r7, #0]
 8003d54:	685b      	ldr	r3, [r3, #4]
 8003d56:	f003 0303 	and.w	r3, r3, #3
 8003d5a:	2b01      	cmp	r3, #1
 8003d5c:	d005      	beq.n	8003d6a <HAL_GPIO_Init+0x56>
 8003d5e:	683b      	ldr	r3, [r7, #0]
 8003d60:	685b      	ldr	r3, [r3, #4]
 8003d62:	f003 0303 	and.w	r3, r3, #3
 8003d66:	2b02      	cmp	r3, #2
 8003d68:	d130      	bne.n	8003dcc <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	689b      	ldr	r3, [r3, #8]
 8003d6e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8003d70:	69fb      	ldr	r3, [r7, #28]
 8003d72:	005b      	lsls	r3, r3, #1
 8003d74:	2203      	movs	r2, #3
 8003d76:	fa02 f303 	lsl.w	r3, r2, r3
 8003d7a:	43db      	mvns	r3, r3
 8003d7c:	69ba      	ldr	r2, [r7, #24]
 8003d7e:	4013      	ands	r3, r2
 8003d80:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8003d82:	683b      	ldr	r3, [r7, #0]
 8003d84:	68da      	ldr	r2, [r3, #12]
 8003d86:	69fb      	ldr	r3, [r7, #28]
 8003d88:	005b      	lsls	r3, r3, #1
 8003d8a:	fa02 f303 	lsl.w	r3, r2, r3
 8003d8e:	69ba      	ldr	r2, [r7, #24]
 8003d90:	4313      	orrs	r3, r2
 8003d92:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	69ba      	ldr	r2, [r7, #24]
 8003d98:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	685b      	ldr	r3, [r3, #4]
 8003d9e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003da0:	2201      	movs	r2, #1
 8003da2:	69fb      	ldr	r3, [r7, #28]
 8003da4:	fa02 f303 	lsl.w	r3, r2, r3
 8003da8:	43db      	mvns	r3, r3
 8003daa:	69ba      	ldr	r2, [r7, #24]
 8003dac:	4013      	ands	r3, r2
 8003dae:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003db0:	683b      	ldr	r3, [r7, #0]
 8003db2:	685b      	ldr	r3, [r3, #4]
 8003db4:	091b      	lsrs	r3, r3, #4
 8003db6:	f003 0201 	and.w	r2, r3, #1
 8003dba:	69fb      	ldr	r3, [r7, #28]
 8003dbc:	fa02 f303 	lsl.w	r3, r2, r3
 8003dc0:	69ba      	ldr	r2, [r7, #24]
 8003dc2:	4313      	orrs	r3, r2
 8003dc4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	69ba      	ldr	r2, [r7, #24]
 8003dca:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003dcc:	683b      	ldr	r3, [r7, #0]
 8003dce:	685b      	ldr	r3, [r3, #4]
 8003dd0:	f003 0303 	and.w	r3, r3, #3
 8003dd4:	2b03      	cmp	r3, #3
 8003dd6:	d017      	beq.n	8003e08 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	68db      	ldr	r3, [r3, #12]
 8003ddc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8003dde:	69fb      	ldr	r3, [r7, #28]
 8003de0:	005b      	lsls	r3, r3, #1
 8003de2:	2203      	movs	r2, #3
 8003de4:	fa02 f303 	lsl.w	r3, r2, r3
 8003de8:	43db      	mvns	r3, r3
 8003dea:	69ba      	ldr	r2, [r7, #24]
 8003dec:	4013      	ands	r3, r2
 8003dee:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8003df0:	683b      	ldr	r3, [r7, #0]
 8003df2:	689a      	ldr	r2, [r3, #8]
 8003df4:	69fb      	ldr	r3, [r7, #28]
 8003df6:	005b      	lsls	r3, r3, #1
 8003df8:	fa02 f303 	lsl.w	r3, r2, r3
 8003dfc:	69ba      	ldr	r2, [r7, #24]
 8003dfe:	4313      	orrs	r3, r2
 8003e00:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	69ba      	ldr	r2, [r7, #24]
 8003e06:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003e08:	683b      	ldr	r3, [r7, #0]
 8003e0a:	685b      	ldr	r3, [r3, #4]
 8003e0c:	f003 0303 	and.w	r3, r3, #3
 8003e10:	2b02      	cmp	r3, #2
 8003e12:	d123      	bne.n	8003e5c <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8003e14:	69fb      	ldr	r3, [r7, #28]
 8003e16:	08da      	lsrs	r2, r3, #3
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	3208      	adds	r2, #8
 8003e1c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003e20:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8003e22:	69fb      	ldr	r3, [r7, #28]
 8003e24:	f003 0307 	and.w	r3, r3, #7
 8003e28:	009b      	lsls	r3, r3, #2
 8003e2a:	220f      	movs	r2, #15
 8003e2c:	fa02 f303 	lsl.w	r3, r2, r3
 8003e30:	43db      	mvns	r3, r3
 8003e32:	69ba      	ldr	r2, [r7, #24]
 8003e34:	4013      	ands	r3, r2
 8003e36:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8003e38:	683b      	ldr	r3, [r7, #0]
 8003e3a:	691a      	ldr	r2, [r3, #16]
 8003e3c:	69fb      	ldr	r3, [r7, #28]
 8003e3e:	f003 0307 	and.w	r3, r3, #7
 8003e42:	009b      	lsls	r3, r3, #2
 8003e44:	fa02 f303 	lsl.w	r3, r2, r3
 8003e48:	69ba      	ldr	r2, [r7, #24]
 8003e4a:	4313      	orrs	r3, r2
 8003e4c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8003e4e:	69fb      	ldr	r3, [r7, #28]
 8003e50:	08da      	lsrs	r2, r3, #3
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	3208      	adds	r2, #8
 8003e56:	69b9      	ldr	r1, [r7, #24]
 8003e58:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8003e62:	69fb      	ldr	r3, [r7, #28]
 8003e64:	005b      	lsls	r3, r3, #1
 8003e66:	2203      	movs	r2, #3
 8003e68:	fa02 f303 	lsl.w	r3, r2, r3
 8003e6c:	43db      	mvns	r3, r3
 8003e6e:	69ba      	ldr	r2, [r7, #24]
 8003e70:	4013      	ands	r3, r2
 8003e72:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8003e74:	683b      	ldr	r3, [r7, #0]
 8003e76:	685b      	ldr	r3, [r3, #4]
 8003e78:	f003 0203 	and.w	r2, r3, #3
 8003e7c:	69fb      	ldr	r3, [r7, #28]
 8003e7e:	005b      	lsls	r3, r3, #1
 8003e80:	fa02 f303 	lsl.w	r3, r2, r3
 8003e84:	69ba      	ldr	r2, [r7, #24]
 8003e86:	4313      	orrs	r3, r2
 8003e88:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	69ba      	ldr	r2, [r7, #24]
 8003e8e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003e90:	683b      	ldr	r3, [r7, #0]
 8003e92:	685b      	ldr	r3, [r3, #4]
 8003e94:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	f000 80be 	beq.w	800401a <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003e9e:	4b66      	ldr	r3, [pc, #408]	@ (8004038 <HAL_GPIO_Init+0x324>)
 8003ea0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ea2:	4a65      	ldr	r2, [pc, #404]	@ (8004038 <HAL_GPIO_Init+0x324>)
 8003ea4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003ea8:	6453      	str	r3, [r2, #68]	@ 0x44
 8003eaa:	4b63      	ldr	r3, [pc, #396]	@ (8004038 <HAL_GPIO_Init+0x324>)
 8003eac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003eae:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003eb2:	60fb      	str	r3, [r7, #12]
 8003eb4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8003eb6:	4a61      	ldr	r2, [pc, #388]	@ (800403c <HAL_GPIO_Init+0x328>)
 8003eb8:	69fb      	ldr	r3, [r7, #28]
 8003eba:	089b      	lsrs	r3, r3, #2
 8003ebc:	3302      	adds	r3, #2
 8003ebe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003ec2:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8003ec4:	69fb      	ldr	r3, [r7, #28]
 8003ec6:	f003 0303 	and.w	r3, r3, #3
 8003eca:	009b      	lsls	r3, r3, #2
 8003ecc:	220f      	movs	r2, #15
 8003ece:	fa02 f303 	lsl.w	r3, r2, r3
 8003ed2:	43db      	mvns	r3, r3
 8003ed4:	69ba      	ldr	r2, [r7, #24]
 8003ed6:	4013      	ands	r3, r2
 8003ed8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	4a58      	ldr	r2, [pc, #352]	@ (8004040 <HAL_GPIO_Init+0x32c>)
 8003ede:	4293      	cmp	r3, r2
 8003ee0:	d037      	beq.n	8003f52 <HAL_GPIO_Init+0x23e>
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	4a57      	ldr	r2, [pc, #348]	@ (8004044 <HAL_GPIO_Init+0x330>)
 8003ee6:	4293      	cmp	r3, r2
 8003ee8:	d031      	beq.n	8003f4e <HAL_GPIO_Init+0x23a>
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	4a56      	ldr	r2, [pc, #344]	@ (8004048 <HAL_GPIO_Init+0x334>)
 8003eee:	4293      	cmp	r3, r2
 8003ef0:	d02b      	beq.n	8003f4a <HAL_GPIO_Init+0x236>
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	4a55      	ldr	r2, [pc, #340]	@ (800404c <HAL_GPIO_Init+0x338>)
 8003ef6:	4293      	cmp	r3, r2
 8003ef8:	d025      	beq.n	8003f46 <HAL_GPIO_Init+0x232>
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	4a54      	ldr	r2, [pc, #336]	@ (8004050 <HAL_GPIO_Init+0x33c>)
 8003efe:	4293      	cmp	r3, r2
 8003f00:	d01f      	beq.n	8003f42 <HAL_GPIO_Init+0x22e>
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	4a53      	ldr	r2, [pc, #332]	@ (8004054 <HAL_GPIO_Init+0x340>)
 8003f06:	4293      	cmp	r3, r2
 8003f08:	d019      	beq.n	8003f3e <HAL_GPIO_Init+0x22a>
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	4a52      	ldr	r2, [pc, #328]	@ (8004058 <HAL_GPIO_Init+0x344>)
 8003f0e:	4293      	cmp	r3, r2
 8003f10:	d013      	beq.n	8003f3a <HAL_GPIO_Init+0x226>
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	4a51      	ldr	r2, [pc, #324]	@ (800405c <HAL_GPIO_Init+0x348>)
 8003f16:	4293      	cmp	r3, r2
 8003f18:	d00d      	beq.n	8003f36 <HAL_GPIO_Init+0x222>
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	4a50      	ldr	r2, [pc, #320]	@ (8004060 <HAL_GPIO_Init+0x34c>)
 8003f1e:	4293      	cmp	r3, r2
 8003f20:	d007      	beq.n	8003f32 <HAL_GPIO_Init+0x21e>
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	4a4f      	ldr	r2, [pc, #316]	@ (8004064 <HAL_GPIO_Init+0x350>)
 8003f26:	4293      	cmp	r3, r2
 8003f28:	d101      	bne.n	8003f2e <HAL_GPIO_Init+0x21a>
 8003f2a:	2309      	movs	r3, #9
 8003f2c:	e012      	b.n	8003f54 <HAL_GPIO_Init+0x240>
 8003f2e:	230a      	movs	r3, #10
 8003f30:	e010      	b.n	8003f54 <HAL_GPIO_Init+0x240>
 8003f32:	2308      	movs	r3, #8
 8003f34:	e00e      	b.n	8003f54 <HAL_GPIO_Init+0x240>
 8003f36:	2307      	movs	r3, #7
 8003f38:	e00c      	b.n	8003f54 <HAL_GPIO_Init+0x240>
 8003f3a:	2306      	movs	r3, #6
 8003f3c:	e00a      	b.n	8003f54 <HAL_GPIO_Init+0x240>
 8003f3e:	2305      	movs	r3, #5
 8003f40:	e008      	b.n	8003f54 <HAL_GPIO_Init+0x240>
 8003f42:	2304      	movs	r3, #4
 8003f44:	e006      	b.n	8003f54 <HAL_GPIO_Init+0x240>
 8003f46:	2303      	movs	r3, #3
 8003f48:	e004      	b.n	8003f54 <HAL_GPIO_Init+0x240>
 8003f4a:	2302      	movs	r3, #2
 8003f4c:	e002      	b.n	8003f54 <HAL_GPIO_Init+0x240>
 8003f4e:	2301      	movs	r3, #1
 8003f50:	e000      	b.n	8003f54 <HAL_GPIO_Init+0x240>
 8003f52:	2300      	movs	r3, #0
 8003f54:	69fa      	ldr	r2, [r7, #28]
 8003f56:	f002 0203 	and.w	r2, r2, #3
 8003f5a:	0092      	lsls	r2, r2, #2
 8003f5c:	4093      	lsls	r3, r2
 8003f5e:	69ba      	ldr	r2, [r7, #24]
 8003f60:	4313      	orrs	r3, r2
 8003f62:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8003f64:	4935      	ldr	r1, [pc, #212]	@ (800403c <HAL_GPIO_Init+0x328>)
 8003f66:	69fb      	ldr	r3, [r7, #28]
 8003f68:	089b      	lsrs	r3, r3, #2
 8003f6a:	3302      	adds	r3, #2
 8003f6c:	69ba      	ldr	r2, [r7, #24]
 8003f6e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003f72:	4b3d      	ldr	r3, [pc, #244]	@ (8004068 <HAL_GPIO_Init+0x354>)
 8003f74:	689b      	ldr	r3, [r3, #8]
 8003f76:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003f78:	693b      	ldr	r3, [r7, #16]
 8003f7a:	43db      	mvns	r3, r3
 8003f7c:	69ba      	ldr	r2, [r7, #24]
 8003f7e:	4013      	ands	r3, r2
 8003f80:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003f82:	683b      	ldr	r3, [r7, #0]
 8003f84:	685b      	ldr	r3, [r3, #4]
 8003f86:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d003      	beq.n	8003f96 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8003f8e:	69ba      	ldr	r2, [r7, #24]
 8003f90:	693b      	ldr	r3, [r7, #16]
 8003f92:	4313      	orrs	r3, r2
 8003f94:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003f96:	4a34      	ldr	r2, [pc, #208]	@ (8004068 <HAL_GPIO_Init+0x354>)
 8003f98:	69bb      	ldr	r3, [r7, #24]
 8003f9a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003f9c:	4b32      	ldr	r3, [pc, #200]	@ (8004068 <HAL_GPIO_Init+0x354>)
 8003f9e:	68db      	ldr	r3, [r3, #12]
 8003fa0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003fa2:	693b      	ldr	r3, [r7, #16]
 8003fa4:	43db      	mvns	r3, r3
 8003fa6:	69ba      	ldr	r2, [r7, #24]
 8003fa8:	4013      	ands	r3, r2
 8003faa:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003fac:	683b      	ldr	r3, [r7, #0]
 8003fae:	685b      	ldr	r3, [r3, #4]
 8003fb0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	d003      	beq.n	8003fc0 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8003fb8:	69ba      	ldr	r2, [r7, #24]
 8003fba:	693b      	ldr	r3, [r7, #16]
 8003fbc:	4313      	orrs	r3, r2
 8003fbe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003fc0:	4a29      	ldr	r2, [pc, #164]	@ (8004068 <HAL_GPIO_Init+0x354>)
 8003fc2:	69bb      	ldr	r3, [r7, #24]
 8003fc4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003fc6:	4b28      	ldr	r3, [pc, #160]	@ (8004068 <HAL_GPIO_Init+0x354>)
 8003fc8:	685b      	ldr	r3, [r3, #4]
 8003fca:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003fcc:	693b      	ldr	r3, [r7, #16]
 8003fce:	43db      	mvns	r3, r3
 8003fd0:	69ba      	ldr	r2, [r7, #24]
 8003fd2:	4013      	ands	r3, r2
 8003fd4:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003fd6:	683b      	ldr	r3, [r7, #0]
 8003fd8:	685b      	ldr	r3, [r3, #4]
 8003fda:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	d003      	beq.n	8003fea <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8003fe2:	69ba      	ldr	r2, [r7, #24]
 8003fe4:	693b      	ldr	r3, [r7, #16]
 8003fe6:	4313      	orrs	r3, r2
 8003fe8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003fea:	4a1f      	ldr	r2, [pc, #124]	@ (8004068 <HAL_GPIO_Init+0x354>)
 8003fec:	69bb      	ldr	r3, [r7, #24]
 8003fee:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003ff0:	4b1d      	ldr	r3, [pc, #116]	@ (8004068 <HAL_GPIO_Init+0x354>)
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003ff6:	693b      	ldr	r3, [r7, #16]
 8003ff8:	43db      	mvns	r3, r3
 8003ffa:	69ba      	ldr	r2, [r7, #24]
 8003ffc:	4013      	ands	r3, r2
 8003ffe:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8004000:	683b      	ldr	r3, [r7, #0]
 8004002:	685b      	ldr	r3, [r3, #4]
 8004004:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004008:	2b00      	cmp	r3, #0
 800400a:	d003      	beq.n	8004014 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 800400c:	69ba      	ldr	r2, [r7, #24]
 800400e:	693b      	ldr	r3, [r7, #16]
 8004010:	4313      	orrs	r3, r2
 8004012:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004014:	4a14      	ldr	r2, [pc, #80]	@ (8004068 <HAL_GPIO_Init+0x354>)
 8004016:	69bb      	ldr	r3, [r7, #24]
 8004018:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 800401a:	69fb      	ldr	r3, [r7, #28]
 800401c:	3301      	adds	r3, #1
 800401e:	61fb      	str	r3, [r7, #28]
 8004020:	69fb      	ldr	r3, [r7, #28]
 8004022:	2b0f      	cmp	r3, #15
 8004024:	f67f ae86 	bls.w	8003d34 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8004028:	bf00      	nop
 800402a:	bf00      	nop
 800402c:	3724      	adds	r7, #36	@ 0x24
 800402e:	46bd      	mov	sp, r7
 8004030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004034:	4770      	bx	lr
 8004036:	bf00      	nop
 8004038:	40023800 	.word	0x40023800
 800403c:	40013800 	.word	0x40013800
 8004040:	40020000 	.word	0x40020000
 8004044:	40020400 	.word	0x40020400
 8004048:	40020800 	.word	0x40020800
 800404c:	40020c00 	.word	0x40020c00
 8004050:	40021000 	.word	0x40021000
 8004054:	40021400 	.word	0x40021400
 8004058:	40021800 	.word	0x40021800
 800405c:	40021c00 	.word	0x40021c00
 8004060:	40022000 	.word	0x40022000
 8004064:	40022400 	.word	0x40022400
 8004068:	40013c00 	.word	0x40013c00

0800406c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800406c:	b480      	push	{r7}
 800406e:	b083      	sub	sp, #12
 8004070:	af00      	add	r7, sp, #0
 8004072:	6078      	str	r0, [r7, #4]
 8004074:	460b      	mov	r3, r1
 8004076:	807b      	strh	r3, [r7, #2]
 8004078:	4613      	mov	r3, r2
 800407a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800407c:	787b      	ldrb	r3, [r7, #1]
 800407e:	2b00      	cmp	r3, #0
 8004080:	d003      	beq.n	800408a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004082:	887a      	ldrh	r2, [r7, #2]
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8004088:	e003      	b.n	8004092 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 800408a:	887b      	ldrh	r3, [r7, #2]
 800408c:	041a      	lsls	r2, r3, #16
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	619a      	str	r2, [r3, #24]
}
 8004092:	bf00      	nop
 8004094:	370c      	adds	r7, #12
 8004096:	46bd      	mov	sp, r7
 8004098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800409c:	4770      	bx	lr

0800409e <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin Specifies the pins to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800409e:	b480      	push	{r7}
 80040a0:	b085      	sub	sp, #20
 80040a2:	af00      	add	r7, sp, #0
 80040a4:	6078      	str	r0, [r7, #4]
 80040a6:	460b      	mov	r3, r1
 80040a8:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	695b      	ldr	r3, [r3, #20]
 80040ae:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80040b0:	887a      	ldrh	r2, [r7, #2]
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	4013      	ands	r3, r2
 80040b6:	041a      	lsls	r2, r3, #16
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	43d9      	mvns	r1, r3
 80040bc:	887b      	ldrh	r3, [r7, #2]
 80040be:	400b      	ands	r3, r1
 80040c0:	431a      	orrs	r2, r3
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	619a      	str	r2, [r3, #24]
}
 80040c6:	bf00      	nop
 80040c8:	3714      	adds	r7, #20
 80040ca:	46bd      	mov	sp, r7
 80040cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040d0:	4770      	bx	lr
	...

080040d4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80040d4:	b580      	push	{r7, lr}
 80040d6:	b082      	sub	sp, #8
 80040d8:	af00      	add	r7, sp, #0
 80040da:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d101      	bne.n	80040e6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80040e2:	2301      	movs	r3, #1
 80040e4:	e08b      	b.n	80041fe <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80040ec:	b2db      	uxtb	r3, r3
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d106      	bne.n	8004100 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	2200      	movs	r2, #0
 80040f6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80040fa:	6878      	ldr	r0, [r7, #4]
 80040fc:	f7fd fe62 	bl	8001dc4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	2224      	movs	r2, #36	@ 0x24
 8004104:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	681a      	ldr	r2, [r3, #0]
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	f022 0201 	bic.w	r2, r2, #1
 8004116:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	685a      	ldr	r2, [r3, #4]
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8004124:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	689a      	ldr	r2, [r3, #8]
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004134:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	68db      	ldr	r3, [r3, #12]
 800413a:	2b01      	cmp	r3, #1
 800413c:	d107      	bne.n	800414e <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	689a      	ldr	r2, [r3, #8]
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800414a:	609a      	str	r2, [r3, #8]
 800414c:	e006      	b.n	800415c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	689a      	ldr	r2, [r3, #8]
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 800415a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	68db      	ldr	r3, [r3, #12]
 8004160:	2b02      	cmp	r3, #2
 8004162:	d108      	bne.n	8004176 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	685a      	ldr	r2, [r3, #4]
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004172:	605a      	str	r2, [r3, #4]
 8004174:	e007      	b.n	8004186 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	685a      	ldr	r2, [r3, #4]
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004184:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	6859      	ldr	r1, [r3, #4]
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	681a      	ldr	r2, [r3, #0]
 8004190:	4b1d      	ldr	r3, [pc, #116]	@ (8004208 <HAL_I2C_Init+0x134>)
 8004192:	430b      	orrs	r3, r1
 8004194:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	68da      	ldr	r2, [r3, #12]
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80041a4:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	691a      	ldr	r2, [r3, #16]
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	695b      	ldr	r3, [r3, #20]
 80041ae:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	699b      	ldr	r3, [r3, #24]
 80041b6:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	430a      	orrs	r2, r1
 80041be:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	69d9      	ldr	r1, [r3, #28]
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	6a1a      	ldr	r2, [r3, #32]
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	430a      	orrs	r2, r1
 80041ce:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	681a      	ldr	r2, [r3, #0]
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	f042 0201 	orr.w	r2, r2, #1
 80041de:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	2200      	movs	r2, #0
 80041e4:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	2220      	movs	r2, #32
 80041ea:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	2200      	movs	r2, #0
 80041f2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	2200      	movs	r2, #0
 80041f8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 80041fc:	2300      	movs	r3, #0
}
 80041fe:	4618      	mov	r0, r3
 8004200:	3708      	adds	r7, #8
 8004202:	46bd      	mov	sp, r7
 8004204:	bd80      	pop	{r7, pc}
 8004206:	bf00      	nop
 8004208:	02008000 	.word	0x02008000

0800420c <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800420c:	b580      	push	{r7, lr}
 800420e:	b088      	sub	sp, #32
 8004210:	af02      	add	r7, sp, #8
 8004212:	60f8      	str	r0, [r7, #12]
 8004214:	4608      	mov	r0, r1
 8004216:	4611      	mov	r1, r2
 8004218:	461a      	mov	r2, r3
 800421a:	4603      	mov	r3, r0
 800421c:	817b      	strh	r3, [r7, #10]
 800421e:	460b      	mov	r3, r1
 8004220:	813b      	strh	r3, [r7, #8]
 8004222:	4613      	mov	r3, r2
 8004224:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800422c:	b2db      	uxtb	r3, r3
 800422e:	2b20      	cmp	r3, #32
 8004230:	f040 80f9 	bne.w	8004426 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8004234:	6a3b      	ldr	r3, [r7, #32]
 8004236:	2b00      	cmp	r3, #0
 8004238:	d002      	beq.n	8004240 <HAL_I2C_Mem_Write+0x34>
 800423a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800423c:	2b00      	cmp	r3, #0
 800423e:	d105      	bne.n	800424c <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004246:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8004248:	2301      	movs	r3, #1
 800424a:	e0ed      	b.n	8004428 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004252:	2b01      	cmp	r3, #1
 8004254:	d101      	bne.n	800425a <HAL_I2C_Mem_Write+0x4e>
 8004256:	2302      	movs	r3, #2
 8004258:	e0e6      	b.n	8004428 <HAL_I2C_Mem_Write+0x21c>
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	2201      	movs	r2, #1
 800425e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8004262:	f7fe f94b 	bl	80024fc <HAL_GetTick>
 8004266:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8004268:	697b      	ldr	r3, [r7, #20]
 800426a:	9300      	str	r3, [sp, #0]
 800426c:	2319      	movs	r3, #25
 800426e:	2201      	movs	r2, #1
 8004270:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8004274:	68f8      	ldr	r0, [r7, #12]
 8004276:	f000 fac3 	bl	8004800 <I2C_WaitOnFlagUntilTimeout>
 800427a:	4603      	mov	r3, r0
 800427c:	2b00      	cmp	r3, #0
 800427e:	d001      	beq.n	8004284 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8004280:	2301      	movs	r3, #1
 8004282:	e0d1      	b.n	8004428 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	2221      	movs	r2, #33	@ 0x21
 8004288:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	2240      	movs	r2, #64	@ 0x40
 8004290:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	2200      	movs	r2, #0
 8004298:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	6a3a      	ldr	r2, [r7, #32]
 800429e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80042a4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	2200      	movs	r2, #0
 80042aa:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80042ac:	88f8      	ldrh	r0, [r7, #6]
 80042ae:	893a      	ldrh	r2, [r7, #8]
 80042b0:	8979      	ldrh	r1, [r7, #10]
 80042b2:	697b      	ldr	r3, [r7, #20]
 80042b4:	9301      	str	r3, [sp, #4]
 80042b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80042b8:	9300      	str	r3, [sp, #0]
 80042ba:	4603      	mov	r3, r0
 80042bc:	68f8      	ldr	r0, [r7, #12]
 80042be:	f000 f9d3 	bl	8004668 <I2C_RequestMemoryWrite>
 80042c2:	4603      	mov	r3, r0
 80042c4:	2b00      	cmp	r3, #0
 80042c6:	d005      	beq.n	80042d4 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	2200      	movs	r2, #0
 80042cc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 80042d0:	2301      	movs	r3, #1
 80042d2:	e0a9      	b.n	8004428 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80042d8:	b29b      	uxth	r3, r3
 80042da:	2bff      	cmp	r3, #255	@ 0xff
 80042dc:	d90e      	bls.n	80042fc <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	22ff      	movs	r2, #255	@ 0xff
 80042e2:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80042e8:	b2da      	uxtb	r2, r3
 80042ea:	8979      	ldrh	r1, [r7, #10]
 80042ec:	2300      	movs	r3, #0
 80042ee:	9300      	str	r3, [sp, #0]
 80042f0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80042f4:	68f8      	ldr	r0, [r7, #12]
 80042f6:	f000 fc47 	bl	8004b88 <I2C_TransferConfig>
 80042fa:	e00f      	b.n	800431c <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004300:	b29a      	uxth	r2, r3
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800430a:	b2da      	uxtb	r2, r3
 800430c:	8979      	ldrh	r1, [r7, #10]
 800430e:	2300      	movs	r3, #0
 8004310:	9300      	str	r3, [sp, #0]
 8004312:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004316:	68f8      	ldr	r0, [r7, #12]
 8004318:	f000 fc36 	bl	8004b88 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800431c:	697a      	ldr	r2, [r7, #20]
 800431e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004320:	68f8      	ldr	r0, [r7, #12]
 8004322:	f000 fac6 	bl	80048b2 <I2C_WaitOnTXISFlagUntilTimeout>
 8004326:	4603      	mov	r3, r0
 8004328:	2b00      	cmp	r3, #0
 800432a:	d001      	beq.n	8004330 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 800432c:	2301      	movs	r3, #1
 800432e:	e07b      	b.n	8004428 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004334:	781a      	ldrb	r2, [r3, #0]
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004340:	1c5a      	adds	r2, r3, #1
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800434a:	b29b      	uxth	r3, r3
 800434c:	3b01      	subs	r3, #1
 800434e:	b29a      	uxth	r2, r3
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004358:	3b01      	subs	r3, #1
 800435a:	b29a      	uxth	r2, r3
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004364:	b29b      	uxth	r3, r3
 8004366:	2b00      	cmp	r3, #0
 8004368:	d034      	beq.n	80043d4 <HAL_I2C_Mem_Write+0x1c8>
 800436a:	68fb      	ldr	r3, [r7, #12]
 800436c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800436e:	2b00      	cmp	r3, #0
 8004370:	d130      	bne.n	80043d4 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8004372:	697b      	ldr	r3, [r7, #20]
 8004374:	9300      	str	r3, [sp, #0]
 8004376:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004378:	2200      	movs	r2, #0
 800437a:	2180      	movs	r1, #128	@ 0x80
 800437c:	68f8      	ldr	r0, [r7, #12]
 800437e:	f000 fa3f 	bl	8004800 <I2C_WaitOnFlagUntilTimeout>
 8004382:	4603      	mov	r3, r0
 8004384:	2b00      	cmp	r3, #0
 8004386:	d001      	beq.n	800438c <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8004388:	2301      	movs	r3, #1
 800438a:	e04d      	b.n	8004428 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004390:	b29b      	uxth	r3, r3
 8004392:	2bff      	cmp	r3, #255	@ 0xff
 8004394:	d90e      	bls.n	80043b4 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	22ff      	movs	r2, #255	@ 0xff
 800439a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80043a0:	b2da      	uxtb	r2, r3
 80043a2:	8979      	ldrh	r1, [r7, #10]
 80043a4:	2300      	movs	r3, #0
 80043a6:	9300      	str	r3, [sp, #0]
 80043a8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80043ac:	68f8      	ldr	r0, [r7, #12]
 80043ae:	f000 fbeb 	bl	8004b88 <I2C_TransferConfig>
 80043b2:	e00f      	b.n	80043d4 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80043b8:	b29a      	uxth	r2, r3
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80043be:	68fb      	ldr	r3, [r7, #12]
 80043c0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80043c2:	b2da      	uxtb	r2, r3
 80043c4:	8979      	ldrh	r1, [r7, #10]
 80043c6:	2300      	movs	r3, #0
 80043c8:	9300      	str	r3, [sp, #0]
 80043ca:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80043ce:	68f8      	ldr	r0, [r7, #12]
 80043d0:	f000 fbda 	bl	8004b88 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80043d8:	b29b      	uxth	r3, r3
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d19e      	bne.n	800431c <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80043de:	697a      	ldr	r2, [r7, #20]
 80043e0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80043e2:	68f8      	ldr	r0, [r7, #12]
 80043e4:	f000 faac 	bl	8004940 <I2C_WaitOnSTOPFlagUntilTimeout>
 80043e8:	4603      	mov	r3, r0
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d001      	beq.n	80043f2 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 80043ee:	2301      	movs	r3, #1
 80043f0:	e01a      	b.n	8004428 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	2220      	movs	r2, #32
 80043f8:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	6859      	ldr	r1, [r3, #4]
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	681a      	ldr	r2, [r3, #0]
 8004404:	4b0a      	ldr	r3, [pc, #40]	@ (8004430 <HAL_I2C_Mem_Write+0x224>)
 8004406:	400b      	ands	r3, r1
 8004408:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	2220      	movs	r2, #32
 800440e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004412:	68fb      	ldr	r3, [r7, #12]
 8004414:	2200      	movs	r2, #0
 8004416:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	2200      	movs	r2, #0
 800441e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004422:	2300      	movs	r3, #0
 8004424:	e000      	b.n	8004428 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8004426:	2302      	movs	r3, #2
  }
}
 8004428:	4618      	mov	r0, r3
 800442a:	3718      	adds	r7, #24
 800442c:	46bd      	mov	sp, r7
 800442e:	bd80      	pop	{r7, pc}
 8004430:	fe00e800 	.word	0xfe00e800

08004434 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004434:	b580      	push	{r7, lr}
 8004436:	b088      	sub	sp, #32
 8004438:	af02      	add	r7, sp, #8
 800443a:	60f8      	str	r0, [r7, #12]
 800443c:	4608      	mov	r0, r1
 800443e:	4611      	mov	r1, r2
 8004440:	461a      	mov	r2, r3
 8004442:	4603      	mov	r3, r0
 8004444:	817b      	strh	r3, [r7, #10]
 8004446:	460b      	mov	r3, r1
 8004448:	813b      	strh	r3, [r7, #8]
 800444a:	4613      	mov	r3, r2
 800444c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004454:	b2db      	uxtb	r3, r3
 8004456:	2b20      	cmp	r3, #32
 8004458:	f040 80fd 	bne.w	8004656 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 800445c:	6a3b      	ldr	r3, [r7, #32]
 800445e:	2b00      	cmp	r3, #0
 8004460:	d002      	beq.n	8004468 <HAL_I2C_Mem_Read+0x34>
 8004462:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8004464:	2b00      	cmp	r3, #0
 8004466:	d105      	bne.n	8004474 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800446e:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8004470:	2301      	movs	r3, #1
 8004472:	e0f1      	b.n	8004658 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800447a:	2b01      	cmp	r3, #1
 800447c:	d101      	bne.n	8004482 <HAL_I2C_Mem_Read+0x4e>
 800447e:	2302      	movs	r3, #2
 8004480:	e0ea      	b.n	8004658 <HAL_I2C_Mem_Read+0x224>
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	2201      	movs	r2, #1
 8004486:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800448a:	f7fe f837 	bl	80024fc <HAL_GetTick>
 800448e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8004490:	697b      	ldr	r3, [r7, #20]
 8004492:	9300      	str	r3, [sp, #0]
 8004494:	2319      	movs	r3, #25
 8004496:	2201      	movs	r2, #1
 8004498:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800449c:	68f8      	ldr	r0, [r7, #12]
 800449e:	f000 f9af 	bl	8004800 <I2C_WaitOnFlagUntilTimeout>
 80044a2:	4603      	mov	r3, r0
 80044a4:	2b00      	cmp	r3, #0
 80044a6:	d001      	beq.n	80044ac <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 80044a8:	2301      	movs	r3, #1
 80044aa:	e0d5      	b.n	8004658 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	2222      	movs	r2, #34	@ 0x22
 80044b0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	2240      	movs	r2, #64	@ 0x40
 80044b8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	2200      	movs	r2, #0
 80044c0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	6a3a      	ldr	r2, [r7, #32]
 80044c6:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80044cc:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	2200      	movs	r2, #0
 80044d2:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80044d4:	88f8      	ldrh	r0, [r7, #6]
 80044d6:	893a      	ldrh	r2, [r7, #8]
 80044d8:	8979      	ldrh	r1, [r7, #10]
 80044da:	697b      	ldr	r3, [r7, #20]
 80044dc:	9301      	str	r3, [sp, #4]
 80044de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80044e0:	9300      	str	r3, [sp, #0]
 80044e2:	4603      	mov	r3, r0
 80044e4:	68f8      	ldr	r0, [r7, #12]
 80044e6:	f000 f913 	bl	8004710 <I2C_RequestMemoryRead>
 80044ea:	4603      	mov	r3, r0
 80044ec:	2b00      	cmp	r3, #0
 80044ee:	d005      	beq.n	80044fc <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	2200      	movs	r2, #0
 80044f4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 80044f8:	2301      	movs	r3, #1
 80044fa:	e0ad      	b.n	8004658 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004500:	b29b      	uxth	r3, r3
 8004502:	2bff      	cmp	r3, #255	@ 0xff
 8004504:	d90e      	bls.n	8004524 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = 1U;
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	2201      	movs	r2, #1
 800450a:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004510:	b2da      	uxtb	r2, r3
 8004512:	8979      	ldrh	r1, [r7, #10]
 8004514:	4b52      	ldr	r3, [pc, #328]	@ (8004660 <HAL_I2C_Mem_Read+0x22c>)
 8004516:	9300      	str	r3, [sp, #0]
 8004518:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800451c:	68f8      	ldr	r0, [r7, #12]
 800451e:	f000 fb33 	bl	8004b88 <I2C_TransferConfig>
 8004522:	e00f      	b.n	8004544 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004528:	b29a      	uxth	r2, r3
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004532:	b2da      	uxtb	r2, r3
 8004534:	8979      	ldrh	r1, [r7, #10]
 8004536:	4b4a      	ldr	r3, [pc, #296]	@ (8004660 <HAL_I2C_Mem_Read+0x22c>)
 8004538:	9300      	str	r3, [sp, #0]
 800453a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800453e:	68f8      	ldr	r0, [r7, #12]
 8004540:	f000 fb22 	bl	8004b88 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8004544:	697b      	ldr	r3, [r7, #20]
 8004546:	9300      	str	r3, [sp, #0]
 8004548:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800454a:	2200      	movs	r2, #0
 800454c:	2104      	movs	r1, #4
 800454e:	68f8      	ldr	r0, [r7, #12]
 8004550:	f000 f956 	bl	8004800 <I2C_WaitOnFlagUntilTimeout>
 8004554:	4603      	mov	r3, r0
 8004556:	2b00      	cmp	r3, #0
 8004558:	d001      	beq.n	800455e <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 800455a:	2301      	movs	r3, #1
 800455c:	e07c      	b.n	8004658 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004568:	b2d2      	uxtb	r2, r2
 800456a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004570:	1c5a      	adds	r2, r3, #1
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800457a:	3b01      	subs	r3, #1
 800457c:	b29a      	uxth	r2, r3
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004586:	b29b      	uxth	r3, r3
 8004588:	3b01      	subs	r3, #1
 800458a:	b29a      	uxth	r2, r3
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004590:	68fb      	ldr	r3, [r7, #12]
 8004592:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004594:	b29b      	uxth	r3, r3
 8004596:	2b00      	cmp	r3, #0
 8004598:	d034      	beq.n	8004604 <HAL_I2C_Mem_Read+0x1d0>
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d130      	bne.n	8004604 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80045a2:	697b      	ldr	r3, [r7, #20]
 80045a4:	9300      	str	r3, [sp, #0]
 80045a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80045a8:	2200      	movs	r2, #0
 80045aa:	2180      	movs	r1, #128	@ 0x80
 80045ac:	68f8      	ldr	r0, [r7, #12]
 80045ae:	f000 f927 	bl	8004800 <I2C_WaitOnFlagUntilTimeout>
 80045b2:	4603      	mov	r3, r0
 80045b4:	2b00      	cmp	r3, #0
 80045b6:	d001      	beq.n	80045bc <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 80045b8:	2301      	movs	r3, #1
 80045ba:	e04d      	b.n	8004658 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80045c0:	b29b      	uxth	r3, r3
 80045c2:	2bff      	cmp	r3, #255	@ 0xff
 80045c4:	d90e      	bls.n	80045e4 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = 1U;
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	2201      	movs	r2, #1
 80045ca:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80045d0:	b2da      	uxtb	r2, r3
 80045d2:	8979      	ldrh	r1, [r7, #10]
 80045d4:	2300      	movs	r3, #0
 80045d6:	9300      	str	r3, [sp, #0]
 80045d8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80045dc:	68f8      	ldr	r0, [r7, #12]
 80045de:	f000 fad3 	bl	8004b88 <I2C_TransferConfig>
 80045e2:	e00f      	b.n	8004604 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80045e8:	b29a      	uxth	r2, r3
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80045f2:	b2da      	uxtb	r2, r3
 80045f4:	8979      	ldrh	r1, [r7, #10]
 80045f6:	2300      	movs	r3, #0
 80045f8:	9300      	str	r3, [sp, #0]
 80045fa:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80045fe:	68f8      	ldr	r0, [r7, #12]
 8004600:	f000 fac2 	bl	8004b88 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004608:	b29b      	uxth	r3, r3
 800460a:	2b00      	cmp	r3, #0
 800460c:	d19a      	bne.n	8004544 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800460e:	697a      	ldr	r2, [r7, #20]
 8004610:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004612:	68f8      	ldr	r0, [r7, #12]
 8004614:	f000 f994 	bl	8004940 <I2C_WaitOnSTOPFlagUntilTimeout>
 8004618:	4603      	mov	r3, r0
 800461a:	2b00      	cmp	r3, #0
 800461c:	d001      	beq.n	8004622 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 800461e:	2301      	movs	r3, #1
 8004620:	e01a      	b.n	8004658 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	2220      	movs	r2, #32
 8004628:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	6859      	ldr	r1, [r3, #4]
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	681a      	ldr	r2, [r3, #0]
 8004634:	4b0b      	ldr	r3, [pc, #44]	@ (8004664 <HAL_I2C_Mem_Read+0x230>)
 8004636:	400b      	ands	r3, r1
 8004638:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	2220      	movs	r2, #32
 800463e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	2200      	movs	r2, #0
 8004646:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	2200      	movs	r2, #0
 800464e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004652:	2300      	movs	r3, #0
 8004654:	e000      	b.n	8004658 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8004656:	2302      	movs	r3, #2
  }
}
 8004658:	4618      	mov	r0, r3
 800465a:	3718      	adds	r7, #24
 800465c:	46bd      	mov	sp, r7
 800465e:	bd80      	pop	{r7, pc}
 8004660:	80002400 	.word	0x80002400
 8004664:	fe00e800 	.word	0xfe00e800

08004668 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8004668:	b580      	push	{r7, lr}
 800466a:	b086      	sub	sp, #24
 800466c:	af02      	add	r7, sp, #8
 800466e:	60f8      	str	r0, [r7, #12]
 8004670:	4608      	mov	r0, r1
 8004672:	4611      	mov	r1, r2
 8004674:	461a      	mov	r2, r3
 8004676:	4603      	mov	r3, r0
 8004678:	817b      	strh	r3, [r7, #10]
 800467a:	460b      	mov	r3, r1
 800467c:	813b      	strh	r3, [r7, #8]
 800467e:	4613      	mov	r3, r2
 8004680:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8004682:	88fb      	ldrh	r3, [r7, #6]
 8004684:	b2da      	uxtb	r2, r3
 8004686:	8979      	ldrh	r1, [r7, #10]
 8004688:	4b20      	ldr	r3, [pc, #128]	@ (800470c <I2C_RequestMemoryWrite+0xa4>)
 800468a:	9300      	str	r3, [sp, #0]
 800468c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004690:	68f8      	ldr	r0, [r7, #12]
 8004692:	f000 fa79 	bl	8004b88 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004696:	69fa      	ldr	r2, [r7, #28]
 8004698:	69b9      	ldr	r1, [r7, #24]
 800469a:	68f8      	ldr	r0, [r7, #12]
 800469c:	f000 f909 	bl	80048b2 <I2C_WaitOnTXISFlagUntilTimeout>
 80046a0:	4603      	mov	r3, r0
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d001      	beq.n	80046aa <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 80046a6:	2301      	movs	r3, #1
 80046a8:	e02c      	b.n	8004704 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80046aa:	88fb      	ldrh	r3, [r7, #6]
 80046ac:	2b01      	cmp	r3, #1
 80046ae:	d105      	bne.n	80046bc <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80046b0:	893b      	ldrh	r3, [r7, #8]
 80046b2:	b2da      	uxtb	r2, r3
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	629a      	str	r2, [r3, #40]	@ 0x28
 80046ba:	e015      	b.n	80046e8 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80046bc:	893b      	ldrh	r3, [r7, #8]
 80046be:	0a1b      	lsrs	r3, r3, #8
 80046c0:	b29b      	uxth	r3, r3
 80046c2:	b2da      	uxtb	r2, r3
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80046ca:	69fa      	ldr	r2, [r7, #28]
 80046cc:	69b9      	ldr	r1, [r7, #24]
 80046ce:	68f8      	ldr	r0, [r7, #12]
 80046d0:	f000 f8ef 	bl	80048b2 <I2C_WaitOnTXISFlagUntilTimeout>
 80046d4:	4603      	mov	r3, r0
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	d001      	beq.n	80046de <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 80046da:	2301      	movs	r3, #1
 80046dc:	e012      	b.n	8004704 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80046de:	893b      	ldrh	r3, [r7, #8]
 80046e0:	b2da      	uxtb	r2, r3
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 80046e8:	69fb      	ldr	r3, [r7, #28]
 80046ea:	9300      	str	r3, [sp, #0]
 80046ec:	69bb      	ldr	r3, [r7, #24]
 80046ee:	2200      	movs	r2, #0
 80046f0:	2180      	movs	r1, #128	@ 0x80
 80046f2:	68f8      	ldr	r0, [r7, #12]
 80046f4:	f000 f884 	bl	8004800 <I2C_WaitOnFlagUntilTimeout>
 80046f8:	4603      	mov	r3, r0
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d001      	beq.n	8004702 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 80046fe:	2301      	movs	r3, #1
 8004700:	e000      	b.n	8004704 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8004702:	2300      	movs	r3, #0
}
 8004704:	4618      	mov	r0, r3
 8004706:	3710      	adds	r7, #16
 8004708:	46bd      	mov	sp, r7
 800470a:	bd80      	pop	{r7, pc}
 800470c:	80002000 	.word	0x80002000

08004710 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8004710:	b580      	push	{r7, lr}
 8004712:	b086      	sub	sp, #24
 8004714:	af02      	add	r7, sp, #8
 8004716:	60f8      	str	r0, [r7, #12]
 8004718:	4608      	mov	r0, r1
 800471a:	4611      	mov	r1, r2
 800471c:	461a      	mov	r2, r3
 800471e:	4603      	mov	r3, r0
 8004720:	817b      	strh	r3, [r7, #10]
 8004722:	460b      	mov	r3, r1
 8004724:	813b      	strh	r3, [r7, #8]
 8004726:	4613      	mov	r3, r2
 8004728:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800472a:	88fb      	ldrh	r3, [r7, #6]
 800472c:	b2da      	uxtb	r2, r3
 800472e:	8979      	ldrh	r1, [r7, #10]
 8004730:	4b20      	ldr	r3, [pc, #128]	@ (80047b4 <I2C_RequestMemoryRead+0xa4>)
 8004732:	9300      	str	r3, [sp, #0]
 8004734:	2300      	movs	r3, #0
 8004736:	68f8      	ldr	r0, [r7, #12]
 8004738:	f000 fa26 	bl	8004b88 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800473c:	69fa      	ldr	r2, [r7, #28]
 800473e:	69b9      	ldr	r1, [r7, #24]
 8004740:	68f8      	ldr	r0, [r7, #12]
 8004742:	f000 f8b6 	bl	80048b2 <I2C_WaitOnTXISFlagUntilTimeout>
 8004746:	4603      	mov	r3, r0
 8004748:	2b00      	cmp	r3, #0
 800474a:	d001      	beq.n	8004750 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 800474c:	2301      	movs	r3, #1
 800474e:	e02c      	b.n	80047aa <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004750:	88fb      	ldrh	r3, [r7, #6]
 8004752:	2b01      	cmp	r3, #1
 8004754:	d105      	bne.n	8004762 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004756:	893b      	ldrh	r3, [r7, #8]
 8004758:	b2da      	uxtb	r2, r3
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	629a      	str	r2, [r3, #40]	@ 0x28
 8004760:	e015      	b.n	800478e <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8004762:	893b      	ldrh	r3, [r7, #8]
 8004764:	0a1b      	lsrs	r3, r3, #8
 8004766:	b29b      	uxth	r3, r3
 8004768:	b2da      	uxtb	r2, r3
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004770:	69fa      	ldr	r2, [r7, #28]
 8004772:	69b9      	ldr	r1, [r7, #24]
 8004774:	68f8      	ldr	r0, [r7, #12]
 8004776:	f000 f89c 	bl	80048b2 <I2C_WaitOnTXISFlagUntilTimeout>
 800477a:	4603      	mov	r3, r0
 800477c:	2b00      	cmp	r3, #0
 800477e:	d001      	beq.n	8004784 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8004780:	2301      	movs	r3, #1
 8004782:	e012      	b.n	80047aa <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004784:	893b      	ldrh	r3, [r7, #8]
 8004786:	b2da      	uxtb	r2, r3
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800478e:	69fb      	ldr	r3, [r7, #28]
 8004790:	9300      	str	r3, [sp, #0]
 8004792:	69bb      	ldr	r3, [r7, #24]
 8004794:	2200      	movs	r2, #0
 8004796:	2140      	movs	r1, #64	@ 0x40
 8004798:	68f8      	ldr	r0, [r7, #12]
 800479a:	f000 f831 	bl	8004800 <I2C_WaitOnFlagUntilTimeout>
 800479e:	4603      	mov	r3, r0
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	d001      	beq.n	80047a8 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 80047a4:	2301      	movs	r3, #1
 80047a6:	e000      	b.n	80047aa <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 80047a8:	2300      	movs	r3, #0
}
 80047aa:	4618      	mov	r0, r3
 80047ac:	3710      	adds	r7, #16
 80047ae:	46bd      	mov	sp, r7
 80047b0:	bd80      	pop	{r7, pc}
 80047b2:	bf00      	nop
 80047b4:	80002000 	.word	0x80002000

080047b8 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80047b8:	b480      	push	{r7}
 80047ba:	b083      	sub	sp, #12
 80047bc:	af00      	add	r7, sp, #0
 80047be:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	699b      	ldr	r3, [r3, #24]
 80047c6:	f003 0302 	and.w	r3, r3, #2
 80047ca:	2b02      	cmp	r3, #2
 80047cc:	d103      	bne.n	80047d6 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	2200      	movs	r2, #0
 80047d4:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	699b      	ldr	r3, [r3, #24]
 80047dc:	f003 0301 	and.w	r3, r3, #1
 80047e0:	2b01      	cmp	r3, #1
 80047e2:	d007      	beq.n	80047f4 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	699a      	ldr	r2, [r3, #24]
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	f042 0201 	orr.w	r2, r2, #1
 80047f2:	619a      	str	r2, [r3, #24]
  }
}
 80047f4:	bf00      	nop
 80047f6:	370c      	adds	r7, #12
 80047f8:	46bd      	mov	sp, r7
 80047fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047fe:	4770      	bx	lr

08004800 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8004800:	b580      	push	{r7, lr}
 8004802:	b084      	sub	sp, #16
 8004804:	af00      	add	r7, sp, #0
 8004806:	60f8      	str	r0, [r7, #12]
 8004808:	60b9      	str	r1, [r7, #8]
 800480a:	603b      	str	r3, [r7, #0]
 800480c:	4613      	mov	r3, r2
 800480e:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004810:	e03b      	b.n	800488a <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004812:	69ba      	ldr	r2, [r7, #24]
 8004814:	6839      	ldr	r1, [r7, #0]
 8004816:	68f8      	ldr	r0, [r7, #12]
 8004818:	f000 f8d6 	bl	80049c8 <I2C_IsErrorOccurred>
 800481c:	4603      	mov	r3, r0
 800481e:	2b00      	cmp	r3, #0
 8004820:	d001      	beq.n	8004826 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8004822:	2301      	movs	r3, #1
 8004824:	e041      	b.n	80048aa <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004826:	683b      	ldr	r3, [r7, #0]
 8004828:	f1b3 3fff 	cmp.w	r3, #4294967295
 800482c:	d02d      	beq.n	800488a <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800482e:	f7fd fe65 	bl	80024fc <HAL_GetTick>
 8004832:	4602      	mov	r2, r0
 8004834:	69bb      	ldr	r3, [r7, #24]
 8004836:	1ad3      	subs	r3, r2, r3
 8004838:	683a      	ldr	r2, [r7, #0]
 800483a:	429a      	cmp	r2, r3
 800483c:	d302      	bcc.n	8004844 <I2C_WaitOnFlagUntilTimeout+0x44>
 800483e:	683b      	ldr	r3, [r7, #0]
 8004840:	2b00      	cmp	r3, #0
 8004842:	d122      	bne.n	800488a <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	699a      	ldr	r2, [r3, #24]
 800484a:	68bb      	ldr	r3, [r7, #8]
 800484c:	4013      	ands	r3, r2
 800484e:	68ba      	ldr	r2, [r7, #8]
 8004850:	429a      	cmp	r2, r3
 8004852:	bf0c      	ite	eq
 8004854:	2301      	moveq	r3, #1
 8004856:	2300      	movne	r3, #0
 8004858:	b2db      	uxtb	r3, r3
 800485a:	461a      	mov	r2, r3
 800485c:	79fb      	ldrb	r3, [r7, #7]
 800485e:	429a      	cmp	r2, r3
 8004860:	d113      	bne.n	800488a <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004866:	f043 0220 	orr.w	r2, r3, #32
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	2220      	movs	r2, #32
 8004872:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	2200      	movs	r2, #0
 800487a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	2200      	movs	r2, #0
 8004882:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8004886:	2301      	movs	r3, #1
 8004888:	e00f      	b.n	80048aa <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800488a:	68fb      	ldr	r3, [r7, #12]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	699a      	ldr	r2, [r3, #24]
 8004890:	68bb      	ldr	r3, [r7, #8]
 8004892:	4013      	ands	r3, r2
 8004894:	68ba      	ldr	r2, [r7, #8]
 8004896:	429a      	cmp	r2, r3
 8004898:	bf0c      	ite	eq
 800489a:	2301      	moveq	r3, #1
 800489c:	2300      	movne	r3, #0
 800489e:	b2db      	uxtb	r3, r3
 80048a0:	461a      	mov	r2, r3
 80048a2:	79fb      	ldrb	r3, [r7, #7]
 80048a4:	429a      	cmp	r2, r3
 80048a6:	d0b4      	beq.n	8004812 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80048a8:	2300      	movs	r3, #0
}
 80048aa:	4618      	mov	r0, r3
 80048ac:	3710      	adds	r7, #16
 80048ae:	46bd      	mov	sp, r7
 80048b0:	bd80      	pop	{r7, pc}

080048b2 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80048b2:	b580      	push	{r7, lr}
 80048b4:	b084      	sub	sp, #16
 80048b6:	af00      	add	r7, sp, #0
 80048b8:	60f8      	str	r0, [r7, #12]
 80048ba:	60b9      	str	r1, [r7, #8]
 80048bc:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80048be:	e033      	b.n	8004928 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80048c0:	687a      	ldr	r2, [r7, #4]
 80048c2:	68b9      	ldr	r1, [r7, #8]
 80048c4:	68f8      	ldr	r0, [r7, #12]
 80048c6:	f000 f87f 	bl	80049c8 <I2C_IsErrorOccurred>
 80048ca:	4603      	mov	r3, r0
 80048cc:	2b00      	cmp	r3, #0
 80048ce:	d001      	beq.n	80048d4 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80048d0:	2301      	movs	r3, #1
 80048d2:	e031      	b.n	8004938 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80048d4:	68bb      	ldr	r3, [r7, #8]
 80048d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80048da:	d025      	beq.n	8004928 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80048dc:	f7fd fe0e 	bl	80024fc <HAL_GetTick>
 80048e0:	4602      	mov	r2, r0
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	1ad3      	subs	r3, r2, r3
 80048e6:	68ba      	ldr	r2, [r7, #8]
 80048e8:	429a      	cmp	r2, r3
 80048ea:	d302      	bcc.n	80048f2 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80048ec:	68bb      	ldr	r3, [r7, #8]
 80048ee:	2b00      	cmp	r3, #0
 80048f0:	d11a      	bne.n	8004928 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	699b      	ldr	r3, [r3, #24]
 80048f8:	f003 0302 	and.w	r3, r3, #2
 80048fc:	2b02      	cmp	r3, #2
 80048fe:	d013      	beq.n	8004928 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004904:	f043 0220 	orr.w	r2, r3, #32
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	2220      	movs	r2, #32
 8004910:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	2200      	movs	r2, #0
 8004918:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	2200      	movs	r2, #0
 8004920:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8004924:	2301      	movs	r3, #1
 8004926:	e007      	b.n	8004938 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	699b      	ldr	r3, [r3, #24]
 800492e:	f003 0302 	and.w	r3, r3, #2
 8004932:	2b02      	cmp	r3, #2
 8004934:	d1c4      	bne.n	80048c0 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004936:	2300      	movs	r3, #0
}
 8004938:	4618      	mov	r0, r3
 800493a:	3710      	adds	r7, #16
 800493c:	46bd      	mov	sp, r7
 800493e:	bd80      	pop	{r7, pc}

08004940 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004940:	b580      	push	{r7, lr}
 8004942:	b084      	sub	sp, #16
 8004944:	af00      	add	r7, sp, #0
 8004946:	60f8      	str	r0, [r7, #12]
 8004948:	60b9      	str	r1, [r7, #8]
 800494a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800494c:	e02f      	b.n	80049ae <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800494e:	687a      	ldr	r2, [r7, #4]
 8004950:	68b9      	ldr	r1, [r7, #8]
 8004952:	68f8      	ldr	r0, [r7, #12]
 8004954:	f000 f838 	bl	80049c8 <I2C_IsErrorOccurred>
 8004958:	4603      	mov	r3, r0
 800495a:	2b00      	cmp	r3, #0
 800495c:	d001      	beq.n	8004962 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800495e:	2301      	movs	r3, #1
 8004960:	e02d      	b.n	80049be <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004962:	f7fd fdcb 	bl	80024fc <HAL_GetTick>
 8004966:	4602      	mov	r2, r0
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	1ad3      	subs	r3, r2, r3
 800496c:	68ba      	ldr	r2, [r7, #8]
 800496e:	429a      	cmp	r2, r3
 8004970:	d302      	bcc.n	8004978 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8004972:	68bb      	ldr	r3, [r7, #8]
 8004974:	2b00      	cmp	r3, #0
 8004976:	d11a      	bne.n	80049ae <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	699b      	ldr	r3, [r3, #24]
 800497e:	f003 0320 	and.w	r3, r3, #32
 8004982:	2b20      	cmp	r3, #32
 8004984:	d013      	beq.n	80049ae <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800498a:	f043 0220 	orr.w	r2, r3, #32
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	2220      	movs	r2, #32
 8004996:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	2200      	movs	r2, #0
 800499e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	2200      	movs	r2, #0
 80049a6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 80049aa:	2301      	movs	r3, #1
 80049ac:	e007      	b.n	80049be <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	699b      	ldr	r3, [r3, #24]
 80049b4:	f003 0320 	and.w	r3, r3, #32
 80049b8:	2b20      	cmp	r3, #32
 80049ba:	d1c8      	bne.n	800494e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80049bc:	2300      	movs	r3, #0
}
 80049be:	4618      	mov	r0, r3
 80049c0:	3710      	adds	r7, #16
 80049c2:	46bd      	mov	sp, r7
 80049c4:	bd80      	pop	{r7, pc}
	...

080049c8 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80049c8:	b580      	push	{r7, lr}
 80049ca:	b08a      	sub	sp, #40	@ 0x28
 80049cc:	af00      	add	r7, sp, #0
 80049ce:	60f8      	str	r0, [r7, #12]
 80049d0:	60b9      	str	r1, [r7, #8]
 80049d2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80049d4:	2300      	movs	r3, #0
 80049d6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	699b      	ldr	r3, [r3, #24]
 80049e0:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80049e2:	2300      	movs	r3, #0
 80049e4:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80049ea:	69bb      	ldr	r3, [r7, #24]
 80049ec:	f003 0310 	and.w	r3, r3, #16
 80049f0:	2b00      	cmp	r3, #0
 80049f2:	d068      	beq.n	8004ac6 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	2210      	movs	r2, #16
 80049fa:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80049fc:	e049      	b.n	8004a92 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80049fe:	68bb      	ldr	r3, [r7, #8]
 8004a00:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a04:	d045      	beq.n	8004a92 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8004a06:	f7fd fd79 	bl	80024fc <HAL_GetTick>
 8004a0a:	4602      	mov	r2, r0
 8004a0c:	69fb      	ldr	r3, [r7, #28]
 8004a0e:	1ad3      	subs	r3, r2, r3
 8004a10:	68ba      	ldr	r2, [r7, #8]
 8004a12:	429a      	cmp	r2, r3
 8004a14:	d302      	bcc.n	8004a1c <I2C_IsErrorOccurred+0x54>
 8004a16:	68bb      	ldr	r3, [r7, #8]
 8004a18:	2b00      	cmp	r3, #0
 8004a1a:	d13a      	bne.n	8004a92 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	685b      	ldr	r3, [r3, #4]
 8004a22:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004a26:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004a2e:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	699b      	ldr	r3, [r3, #24]
 8004a36:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004a3a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004a3e:	d121      	bne.n	8004a84 <I2C_IsErrorOccurred+0xbc>
 8004a40:	697b      	ldr	r3, [r7, #20]
 8004a42:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004a46:	d01d      	beq.n	8004a84 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8004a48:	7cfb      	ldrb	r3, [r7, #19]
 8004a4a:	2b20      	cmp	r3, #32
 8004a4c:	d01a      	beq.n	8004a84 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	685a      	ldr	r2, [r3, #4]
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004a5c:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8004a5e:	f7fd fd4d 	bl	80024fc <HAL_GetTick>
 8004a62:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004a64:	e00e      	b.n	8004a84 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8004a66:	f7fd fd49 	bl	80024fc <HAL_GetTick>
 8004a6a:	4602      	mov	r2, r0
 8004a6c:	69fb      	ldr	r3, [r7, #28]
 8004a6e:	1ad3      	subs	r3, r2, r3
 8004a70:	2b19      	cmp	r3, #25
 8004a72:	d907      	bls.n	8004a84 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8004a74:	6a3b      	ldr	r3, [r7, #32]
 8004a76:	f043 0320 	orr.w	r3, r3, #32
 8004a7a:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8004a7c:	2301      	movs	r3, #1
 8004a7e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8004a82:	e006      	b.n	8004a92 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	699b      	ldr	r3, [r3, #24]
 8004a8a:	f003 0320 	and.w	r3, r3, #32
 8004a8e:	2b20      	cmp	r3, #32
 8004a90:	d1e9      	bne.n	8004a66 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	699b      	ldr	r3, [r3, #24]
 8004a98:	f003 0320 	and.w	r3, r3, #32
 8004a9c:	2b20      	cmp	r3, #32
 8004a9e:	d003      	beq.n	8004aa8 <I2C_IsErrorOccurred+0xe0>
 8004aa0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004aa4:	2b00      	cmp	r3, #0
 8004aa6:	d0aa      	beq.n	80049fe <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8004aa8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	d103      	bne.n	8004ab8 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004ab0:	68fb      	ldr	r3, [r7, #12]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	2220      	movs	r2, #32
 8004ab6:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8004ab8:	6a3b      	ldr	r3, [r7, #32]
 8004aba:	f043 0304 	orr.w	r3, r3, #4
 8004abe:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8004ac0:	2301      	movs	r3, #1
 8004ac2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	699b      	ldr	r3, [r3, #24]
 8004acc:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8004ace:	69bb      	ldr	r3, [r7, #24]
 8004ad0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	d00b      	beq.n	8004af0 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8004ad8:	6a3b      	ldr	r3, [r7, #32]
 8004ada:	f043 0301 	orr.w	r3, r3, #1
 8004ade:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004ae8:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004aea:	2301      	movs	r3, #1
 8004aec:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8004af0:	69bb      	ldr	r3, [r7, #24]
 8004af2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	d00b      	beq.n	8004b12 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8004afa:	6a3b      	ldr	r3, [r7, #32]
 8004afc:	f043 0308 	orr.w	r3, r3, #8
 8004b00:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004b0a:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004b0c:	2301      	movs	r3, #1
 8004b0e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8004b12:	69bb      	ldr	r3, [r7, #24]
 8004b14:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004b18:	2b00      	cmp	r3, #0
 8004b1a:	d00b      	beq.n	8004b34 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8004b1c:	6a3b      	ldr	r3, [r7, #32]
 8004b1e:	f043 0302 	orr.w	r3, r3, #2
 8004b22:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004b2c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004b2e:	2301      	movs	r3, #1
 8004b30:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8004b34:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	d01c      	beq.n	8004b76 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8004b3c:	68f8      	ldr	r0, [r7, #12]
 8004b3e:	f7ff fe3b 	bl	80047b8 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	6859      	ldr	r1, [r3, #4]
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	681a      	ldr	r2, [r3, #0]
 8004b4c:	4b0d      	ldr	r3, [pc, #52]	@ (8004b84 <I2C_IsErrorOccurred+0x1bc>)
 8004b4e:	400b      	ands	r3, r1
 8004b50:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8004b52:	68fb      	ldr	r3, [r7, #12]
 8004b54:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004b56:	6a3b      	ldr	r3, [r7, #32]
 8004b58:	431a      	orrs	r2, r3
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	2220      	movs	r2, #32
 8004b62:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	2200      	movs	r2, #0
 8004b6a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	2200      	movs	r2, #0
 8004b72:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8004b76:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8004b7a:	4618      	mov	r0, r3
 8004b7c:	3728      	adds	r7, #40	@ 0x28
 8004b7e:	46bd      	mov	sp, r7
 8004b80:	bd80      	pop	{r7, pc}
 8004b82:	bf00      	nop
 8004b84:	fe00e800 	.word	0xfe00e800

08004b88 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8004b88:	b480      	push	{r7}
 8004b8a:	b087      	sub	sp, #28
 8004b8c:	af00      	add	r7, sp, #0
 8004b8e:	60f8      	str	r0, [r7, #12]
 8004b90:	607b      	str	r3, [r7, #4]
 8004b92:	460b      	mov	r3, r1
 8004b94:	817b      	strh	r3, [r7, #10]
 8004b96:	4613      	mov	r3, r2
 8004b98:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004b9a:	897b      	ldrh	r3, [r7, #10]
 8004b9c:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004ba0:	7a7b      	ldrb	r3, [r7, #9]
 8004ba2:	041b      	lsls	r3, r3, #16
 8004ba4:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004ba8:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004bae:	6a3b      	ldr	r3, [r7, #32]
 8004bb0:	4313      	orrs	r3, r2
 8004bb2:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004bb6:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	685a      	ldr	r2, [r3, #4]
 8004bbe:	6a3b      	ldr	r3, [r7, #32]
 8004bc0:	0d5b      	lsrs	r3, r3, #21
 8004bc2:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8004bc6:	4b08      	ldr	r3, [pc, #32]	@ (8004be8 <I2C_TransferConfig+0x60>)
 8004bc8:	430b      	orrs	r3, r1
 8004bca:	43db      	mvns	r3, r3
 8004bcc:	ea02 0103 	and.w	r1, r2, r3
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	697a      	ldr	r2, [r7, #20]
 8004bd6:	430a      	orrs	r2, r1
 8004bd8:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8004bda:	bf00      	nop
 8004bdc:	371c      	adds	r7, #28
 8004bde:	46bd      	mov	sp, r7
 8004be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004be4:	4770      	bx	lr
 8004be6:	bf00      	nop
 8004be8:	03ff63ff 	.word	0x03ff63ff

08004bec <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8004bec:	b480      	push	{r7}
 8004bee:	b083      	sub	sp, #12
 8004bf0:	af00      	add	r7, sp, #0
 8004bf2:	6078      	str	r0, [r7, #4]
 8004bf4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004bfc:	b2db      	uxtb	r3, r3
 8004bfe:	2b20      	cmp	r3, #32
 8004c00:	d138      	bne.n	8004c74 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004c08:	2b01      	cmp	r3, #1
 8004c0a:	d101      	bne.n	8004c10 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8004c0c:	2302      	movs	r3, #2
 8004c0e:	e032      	b.n	8004c76 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	2201      	movs	r2, #1
 8004c14:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	2224      	movs	r2, #36	@ 0x24
 8004c1c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	681a      	ldr	r2, [r3, #0]
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	f022 0201 	bic.w	r2, r2, #1
 8004c2e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	681a      	ldr	r2, [r3, #0]
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8004c3e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	6819      	ldr	r1, [r3, #0]
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	683a      	ldr	r2, [r7, #0]
 8004c4c:	430a      	orrs	r2, r1
 8004c4e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	681a      	ldr	r2, [r3, #0]
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	f042 0201 	orr.w	r2, r2, #1
 8004c5e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	2220      	movs	r2, #32
 8004c64:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	2200      	movs	r2, #0
 8004c6c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004c70:	2300      	movs	r3, #0
 8004c72:	e000      	b.n	8004c76 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004c74:	2302      	movs	r3, #2
  }
}
 8004c76:	4618      	mov	r0, r3
 8004c78:	370c      	adds	r7, #12
 8004c7a:	46bd      	mov	sp, r7
 8004c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c80:	4770      	bx	lr

08004c82 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8004c82:	b480      	push	{r7}
 8004c84:	b085      	sub	sp, #20
 8004c86:	af00      	add	r7, sp, #0
 8004c88:	6078      	str	r0, [r7, #4]
 8004c8a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004c92:	b2db      	uxtb	r3, r3
 8004c94:	2b20      	cmp	r3, #32
 8004c96:	d139      	bne.n	8004d0c <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004c9e:	2b01      	cmp	r3, #1
 8004ca0:	d101      	bne.n	8004ca6 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8004ca2:	2302      	movs	r3, #2
 8004ca4:	e033      	b.n	8004d0e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	2201      	movs	r2, #1
 8004caa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	2224      	movs	r2, #36	@ 0x24
 8004cb2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	681a      	ldr	r2, [r3, #0]
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	f022 0201 	bic.w	r2, r2, #1
 8004cc4:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8004cd4:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8004cd6:	683b      	ldr	r3, [r7, #0]
 8004cd8:	021b      	lsls	r3, r3, #8
 8004cda:	68fa      	ldr	r2, [r7, #12]
 8004cdc:	4313      	orrs	r3, r2
 8004cde:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	68fa      	ldr	r2, [r7, #12]
 8004ce6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	681a      	ldr	r2, [r3, #0]
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	f042 0201 	orr.w	r2, r2, #1
 8004cf6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	2220      	movs	r2, #32
 8004cfc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	2200      	movs	r2, #0
 8004d04:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004d08:	2300      	movs	r3, #0
 8004d0a:	e000      	b.n	8004d0e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8004d0c:	2302      	movs	r3, #2
  }
}
 8004d0e:	4618      	mov	r0, r3
 8004d10:	3714      	adds	r7, #20
 8004d12:	46bd      	mov	sp, r7
 8004d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d18:	4770      	bx	lr

08004d1a <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8004d1a:	b580      	push	{r7, lr}
 8004d1c:	b086      	sub	sp, #24
 8004d1e:	af02      	add	r7, sp, #8
 8004d20:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	2b00      	cmp	r3, #0
 8004d26:	d101      	bne.n	8004d2c <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8004d28:	2301      	movs	r3, #1
 8004d2a:	e108      	b.n	8004f3e <HAL_PCD_Init+0x224>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8004d38:	b2db      	uxtb	r3, r3
 8004d3a:	2b00      	cmp	r3, #0
 8004d3c:	d106      	bne.n	8004d4c <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	2200      	movs	r2, #0
 8004d42:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8004d46:	6878      	ldr	r0, [r7, #4]
 8004d48:	f018 fca4 	bl	801d694 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	2203      	movs	r2, #3
 8004d50:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8004d54:	68bb      	ldr	r3, [r7, #8]
 8004d56:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004d5a:	d102      	bne.n	8004d62 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	2200      	movs	r2, #0
 8004d60:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	4618      	mov	r0, r3
 8004d68:	f003 fd17 	bl	800879a <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	6818      	ldr	r0, [r3, #0]
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	7c1a      	ldrb	r2, [r3, #16]
 8004d74:	f88d 2000 	strb.w	r2, [sp]
 8004d78:	3304      	adds	r3, #4
 8004d7a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004d7c:	f003 fc00 	bl	8008580 <USB_CoreInit>
 8004d80:	4603      	mov	r3, r0
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	d005      	beq.n	8004d92 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	2202      	movs	r2, #2
 8004d8a:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8004d8e:	2301      	movs	r3, #1
 8004d90:	e0d5      	b.n	8004f3e <HAL_PCD_Init+0x224>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	2100      	movs	r1, #0
 8004d98:	4618      	mov	r0, r3
 8004d9a:	f003 fd0f 	bl	80087bc <USB_SetCurrentMode>
 8004d9e:	4603      	mov	r3, r0
 8004da0:	2b00      	cmp	r3, #0
 8004da2:	d005      	beq.n	8004db0 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	2202      	movs	r2, #2
 8004da8:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8004dac:	2301      	movs	r3, #1
 8004dae:	e0c6      	b.n	8004f3e <HAL_PCD_Init+0x224>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004db0:	2300      	movs	r3, #0
 8004db2:	73fb      	strb	r3, [r7, #15]
 8004db4:	e04a      	b.n	8004e4c <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8004db6:	7bfa      	ldrb	r2, [r7, #15]
 8004db8:	6879      	ldr	r1, [r7, #4]
 8004dba:	4613      	mov	r3, r2
 8004dbc:	00db      	lsls	r3, r3, #3
 8004dbe:	4413      	add	r3, r2
 8004dc0:	009b      	lsls	r3, r3, #2
 8004dc2:	440b      	add	r3, r1
 8004dc4:	3315      	adds	r3, #21
 8004dc6:	2201      	movs	r2, #1
 8004dc8:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8004dca:	7bfa      	ldrb	r2, [r7, #15]
 8004dcc:	6879      	ldr	r1, [r7, #4]
 8004dce:	4613      	mov	r3, r2
 8004dd0:	00db      	lsls	r3, r3, #3
 8004dd2:	4413      	add	r3, r2
 8004dd4:	009b      	lsls	r3, r3, #2
 8004dd6:	440b      	add	r3, r1
 8004dd8:	3314      	adds	r3, #20
 8004dda:	7bfa      	ldrb	r2, [r7, #15]
 8004ddc:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8004dde:	7bfa      	ldrb	r2, [r7, #15]
 8004de0:	7bfb      	ldrb	r3, [r7, #15]
 8004de2:	b298      	uxth	r0, r3
 8004de4:	6879      	ldr	r1, [r7, #4]
 8004de6:	4613      	mov	r3, r2
 8004de8:	00db      	lsls	r3, r3, #3
 8004dea:	4413      	add	r3, r2
 8004dec:	009b      	lsls	r3, r3, #2
 8004dee:	440b      	add	r3, r1
 8004df0:	332e      	adds	r3, #46	@ 0x2e
 8004df2:	4602      	mov	r2, r0
 8004df4:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8004df6:	7bfa      	ldrb	r2, [r7, #15]
 8004df8:	6879      	ldr	r1, [r7, #4]
 8004dfa:	4613      	mov	r3, r2
 8004dfc:	00db      	lsls	r3, r3, #3
 8004dfe:	4413      	add	r3, r2
 8004e00:	009b      	lsls	r3, r3, #2
 8004e02:	440b      	add	r3, r1
 8004e04:	3318      	adds	r3, #24
 8004e06:	2200      	movs	r2, #0
 8004e08:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8004e0a:	7bfa      	ldrb	r2, [r7, #15]
 8004e0c:	6879      	ldr	r1, [r7, #4]
 8004e0e:	4613      	mov	r3, r2
 8004e10:	00db      	lsls	r3, r3, #3
 8004e12:	4413      	add	r3, r2
 8004e14:	009b      	lsls	r3, r3, #2
 8004e16:	440b      	add	r3, r1
 8004e18:	331c      	adds	r3, #28
 8004e1a:	2200      	movs	r2, #0
 8004e1c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8004e1e:	7bfa      	ldrb	r2, [r7, #15]
 8004e20:	6879      	ldr	r1, [r7, #4]
 8004e22:	4613      	mov	r3, r2
 8004e24:	00db      	lsls	r3, r3, #3
 8004e26:	4413      	add	r3, r2
 8004e28:	009b      	lsls	r3, r3, #2
 8004e2a:	440b      	add	r3, r1
 8004e2c:	3320      	adds	r3, #32
 8004e2e:	2200      	movs	r2, #0
 8004e30:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8004e32:	7bfa      	ldrb	r2, [r7, #15]
 8004e34:	6879      	ldr	r1, [r7, #4]
 8004e36:	4613      	mov	r3, r2
 8004e38:	00db      	lsls	r3, r3, #3
 8004e3a:	4413      	add	r3, r2
 8004e3c:	009b      	lsls	r3, r3, #2
 8004e3e:	440b      	add	r3, r1
 8004e40:	3324      	adds	r3, #36	@ 0x24
 8004e42:	2200      	movs	r2, #0
 8004e44:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004e46:	7bfb      	ldrb	r3, [r7, #15]
 8004e48:	3301      	adds	r3, #1
 8004e4a:	73fb      	strb	r3, [r7, #15]
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	791b      	ldrb	r3, [r3, #4]
 8004e50:	7bfa      	ldrb	r2, [r7, #15]
 8004e52:	429a      	cmp	r2, r3
 8004e54:	d3af      	bcc.n	8004db6 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004e56:	2300      	movs	r3, #0
 8004e58:	73fb      	strb	r3, [r7, #15]
 8004e5a:	e044      	b.n	8004ee6 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8004e5c:	7bfa      	ldrb	r2, [r7, #15]
 8004e5e:	6879      	ldr	r1, [r7, #4]
 8004e60:	4613      	mov	r3, r2
 8004e62:	00db      	lsls	r3, r3, #3
 8004e64:	4413      	add	r3, r2
 8004e66:	009b      	lsls	r3, r3, #2
 8004e68:	440b      	add	r3, r1
 8004e6a:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8004e6e:	2200      	movs	r2, #0
 8004e70:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8004e72:	7bfa      	ldrb	r2, [r7, #15]
 8004e74:	6879      	ldr	r1, [r7, #4]
 8004e76:	4613      	mov	r3, r2
 8004e78:	00db      	lsls	r3, r3, #3
 8004e7a:	4413      	add	r3, r2
 8004e7c:	009b      	lsls	r3, r3, #2
 8004e7e:	440b      	add	r3, r1
 8004e80:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8004e84:	7bfa      	ldrb	r2, [r7, #15]
 8004e86:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8004e88:	7bfa      	ldrb	r2, [r7, #15]
 8004e8a:	6879      	ldr	r1, [r7, #4]
 8004e8c:	4613      	mov	r3, r2
 8004e8e:	00db      	lsls	r3, r3, #3
 8004e90:	4413      	add	r3, r2
 8004e92:	009b      	lsls	r3, r3, #2
 8004e94:	440b      	add	r3, r1
 8004e96:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8004e9a:	2200      	movs	r2, #0
 8004e9c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8004e9e:	7bfa      	ldrb	r2, [r7, #15]
 8004ea0:	6879      	ldr	r1, [r7, #4]
 8004ea2:	4613      	mov	r3, r2
 8004ea4:	00db      	lsls	r3, r3, #3
 8004ea6:	4413      	add	r3, r2
 8004ea8:	009b      	lsls	r3, r3, #2
 8004eaa:	440b      	add	r3, r1
 8004eac:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8004eb0:	2200      	movs	r2, #0
 8004eb2:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8004eb4:	7bfa      	ldrb	r2, [r7, #15]
 8004eb6:	6879      	ldr	r1, [r7, #4]
 8004eb8:	4613      	mov	r3, r2
 8004eba:	00db      	lsls	r3, r3, #3
 8004ebc:	4413      	add	r3, r2
 8004ebe:	009b      	lsls	r3, r3, #2
 8004ec0:	440b      	add	r3, r1
 8004ec2:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8004ec6:	2200      	movs	r2, #0
 8004ec8:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8004eca:	7bfa      	ldrb	r2, [r7, #15]
 8004ecc:	6879      	ldr	r1, [r7, #4]
 8004ece:	4613      	mov	r3, r2
 8004ed0:	00db      	lsls	r3, r3, #3
 8004ed2:	4413      	add	r3, r2
 8004ed4:	009b      	lsls	r3, r3, #2
 8004ed6:	440b      	add	r3, r1
 8004ed8:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8004edc:	2200      	movs	r2, #0
 8004ede:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004ee0:	7bfb      	ldrb	r3, [r7, #15]
 8004ee2:	3301      	adds	r3, #1
 8004ee4:	73fb      	strb	r3, [r7, #15]
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	791b      	ldrb	r3, [r3, #4]
 8004eea:	7bfa      	ldrb	r2, [r7, #15]
 8004eec:	429a      	cmp	r2, r3
 8004eee:	d3b5      	bcc.n	8004e5c <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	6818      	ldr	r0, [r3, #0]
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	7c1a      	ldrb	r2, [r3, #16]
 8004ef8:	f88d 2000 	strb.w	r2, [sp]
 8004efc:	3304      	adds	r3, #4
 8004efe:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004f00:	f003 fca8 	bl	8008854 <USB_DevInit>
 8004f04:	4603      	mov	r3, r0
 8004f06:	2b00      	cmp	r3, #0
 8004f08:	d005      	beq.n	8004f16 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	2202      	movs	r2, #2
 8004f0e:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8004f12:	2301      	movs	r3, #1
 8004f14:	e013      	b.n	8004f3e <HAL_PCD_Init+0x224>
  }

  hpcd->USB_Address = 0U;
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	2200      	movs	r2, #0
 8004f1a:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	2201      	movs	r2, #1
 8004f20:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	7b1b      	ldrb	r3, [r3, #12]
 8004f28:	2b01      	cmp	r3, #1
 8004f2a:	d102      	bne.n	8004f32 <HAL_PCD_Init+0x218>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8004f2c:	6878      	ldr	r0, [r7, #4]
 8004f2e:	f001 f959 	bl	80061e4 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	4618      	mov	r0, r3
 8004f38:	f004 fce7 	bl	800990a <USB_DevDisconnect>

  return HAL_OK;
 8004f3c:	2300      	movs	r3, #0
}
 8004f3e:	4618      	mov	r0, r3
 8004f40:	3710      	adds	r7, #16
 8004f42:	46bd      	mov	sp, r7
 8004f44:	bd80      	pop	{r7, pc}

08004f46 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8004f46:	b580      	push	{r7, lr}
 8004f48:	b082      	sub	sp, #8
 8004f4a:	af00      	add	r7, sp, #0
 8004f4c:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004f54:	2b01      	cmp	r3, #1
 8004f56:	d101      	bne.n	8004f5c <HAL_PCD_Start+0x16>
 8004f58:	2302      	movs	r3, #2
 8004f5a:	e012      	b.n	8004f82 <HAL_PCD_Start+0x3c>
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	2201      	movs	r2, #1
 8004f60:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  __HAL_PCD_ENABLE(hpcd);
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	4618      	mov	r0, r3
 8004f6a:	f003 fc05 	bl	8008778 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	4618      	mov	r0, r3
 8004f74:	f004 fca8 	bl	80098c8 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	2200      	movs	r2, #0
 8004f7c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8004f80:	2300      	movs	r3, #0
}
 8004f82:	4618      	mov	r0, r3
 8004f84:	3708      	adds	r7, #8
 8004f86:	46bd      	mov	sp, r7
 8004f88:	bd80      	pop	{r7, pc}

08004f8a <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8004f8a:	b590      	push	{r4, r7, lr}
 8004f8c:	b08d      	sub	sp, #52	@ 0x34
 8004f8e:	af00      	add	r7, sp, #0
 8004f90:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004f98:	6a3b      	ldr	r3, [r7, #32]
 8004f9a:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	4618      	mov	r0, r3
 8004fa2:	f004 fd66 	bl	8009a72 <USB_GetMode>
 8004fa6:	4603      	mov	r3, r0
 8004fa8:	2b00      	cmp	r3, #0
 8004faa:	f040 84b9 	bne.w	8005920 <HAL_PCD_IRQHandler+0x996>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	4618      	mov	r0, r3
 8004fb4:	f004 fcca 	bl	800994c <USB_ReadInterrupts>
 8004fb8:	4603      	mov	r3, r0
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	f000 84af 	beq.w	800591e <HAL_PCD_IRQHandler+0x994>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8004fc0:	69fb      	ldr	r3, [r7, #28]
 8004fc2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004fc6:	689b      	ldr	r3, [r3, #8]
 8004fc8:	0a1b      	lsrs	r3, r3, #8
 8004fca:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	4618      	mov	r0, r3
 8004fda:	f004 fcb7 	bl	800994c <USB_ReadInterrupts>
 8004fde:	4603      	mov	r3, r0
 8004fe0:	f003 0302 	and.w	r3, r3, #2
 8004fe4:	2b02      	cmp	r3, #2
 8004fe6:	d107      	bne.n	8004ff8 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	695a      	ldr	r2, [r3, #20]
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	f002 0202 	and.w	r2, r2, #2
 8004ff6:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	4618      	mov	r0, r3
 8004ffe:	f004 fca5 	bl	800994c <USB_ReadInterrupts>
 8005002:	4603      	mov	r3, r0
 8005004:	f003 0310 	and.w	r3, r3, #16
 8005008:	2b10      	cmp	r3, #16
 800500a:	d161      	bne.n	80050d0 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	699a      	ldr	r2, [r3, #24]
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	f022 0210 	bic.w	r2, r2, #16
 800501a:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 800501c:	6a3b      	ldr	r3, [r7, #32]
 800501e:	6a1b      	ldr	r3, [r3, #32]
 8005020:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8005022:	69bb      	ldr	r3, [r7, #24]
 8005024:	f003 020f 	and.w	r2, r3, #15
 8005028:	4613      	mov	r3, r2
 800502a:	00db      	lsls	r3, r3, #3
 800502c:	4413      	add	r3, r2
 800502e:	009b      	lsls	r3, r3, #2
 8005030:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005034:	687a      	ldr	r2, [r7, #4]
 8005036:	4413      	add	r3, r2
 8005038:	3304      	adds	r3, #4
 800503a:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 800503c:	69bb      	ldr	r3, [r7, #24]
 800503e:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8005042:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005046:	d124      	bne.n	8005092 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8005048:	69ba      	ldr	r2, [r7, #24]
 800504a:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 800504e:	4013      	ands	r3, r2
 8005050:	2b00      	cmp	r3, #0
 8005052:	d035      	beq.n	80050c0 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8005054:	697b      	ldr	r3, [r7, #20]
 8005056:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8005058:	69bb      	ldr	r3, [r7, #24]
 800505a:	091b      	lsrs	r3, r3, #4
 800505c:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800505e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005062:	b29b      	uxth	r3, r3
 8005064:	461a      	mov	r2, r3
 8005066:	6a38      	ldr	r0, [r7, #32]
 8005068:	f004 fadc 	bl	8009624 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800506c:	697b      	ldr	r3, [r7, #20]
 800506e:	68da      	ldr	r2, [r3, #12]
 8005070:	69bb      	ldr	r3, [r7, #24]
 8005072:	091b      	lsrs	r3, r3, #4
 8005074:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005078:	441a      	add	r2, r3
 800507a:	697b      	ldr	r3, [r7, #20]
 800507c:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800507e:	697b      	ldr	r3, [r7, #20]
 8005080:	695a      	ldr	r2, [r3, #20]
 8005082:	69bb      	ldr	r3, [r7, #24]
 8005084:	091b      	lsrs	r3, r3, #4
 8005086:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800508a:	441a      	add	r2, r3
 800508c:	697b      	ldr	r3, [r7, #20]
 800508e:	615a      	str	r2, [r3, #20]
 8005090:	e016      	b.n	80050c0 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8005092:	69bb      	ldr	r3, [r7, #24]
 8005094:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8005098:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800509c:	d110      	bne.n	80050c0 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80050a4:	2208      	movs	r2, #8
 80050a6:	4619      	mov	r1, r3
 80050a8:	6a38      	ldr	r0, [r7, #32]
 80050aa:	f004 fabb 	bl	8009624 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80050ae:	697b      	ldr	r3, [r7, #20]
 80050b0:	695a      	ldr	r2, [r3, #20]
 80050b2:	69bb      	ldr	r3, [r7, #24]
 80050b4:	091b      	lsrs	r3, r3, #4
 80050b6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80050ba:	441a      	add	r2, r3
 80050bc:	697b      	ldr	r3, [r7, #20]
 80050be:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	699a      	ldr	r2, [r3, #24]
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	f042 0210 	orr.w	r2, r2, #16
 80050ce:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	4618      	mov	r0, r3
 80050d6:	f004 fc39 	bl	800994c <USB_ReadInterrupts>
 80050da:	4603      	mov	r3, r0
 80050dc:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80050e0:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80050e4:	f040 80a7 	bne.w	8005236 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 80050e8:	2300      	movs	r3, #0
 80050ea:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	4618      	mov	r0, r3
 80050f2:	f004 fc3e 	bl	8009972 <USB_ReadDevAllOutEpInterrupt>
 80050f6:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 80050f8:	e099      	b.n	800522e <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 80050fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80050fc:	f003 0301 	and.w	r3, r3, #1
 8005100:	2b00      	cmp	r3, #0
 8005102:	f000 808e 	beq.w	8005222 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800510c:	b2d2      	uxtb	r2, r2
 800510e:	4611      	mov	r1, r2
 8005110:	4618      	mov	r0, r3
 8005112:	f004 fc62 	bl	80099da <USB_ReadDevOutEPInterrupt>
 8005116:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8005118:	693b      	ldr	r3, [r7, #16]
 800511a:	f003 0301 	and.w	r3, r3, #1
 800511e:	2b00      	cmp	r3, #0
 8005120:	d00c      	beq.n	800513c <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8005122:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005124:	015a      	lsls	r2, r3, #5
 8005126:	69fb      	ldr	r3, [r7, #28]
 8005128:	4413      	add	r3, r2
 800512a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800512e:	461a      	mov	r2, r3
 8005130:	2301      	movs	r3, #1
 8005132:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8005134:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005136:	6878      	ldr	r0, [r7, #4]
 8005138:	f000 fece 	bl	8005ed8 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 800513c:	693b      	ldr	r3, [r7, #16]
 800513e:	f003 0308 	and.w	r3, r3, #8
 8005142:	2b00      	cmp	r3, #0
 8005144:	d00c      	beq.n	8005160 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8005146:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005148:	015a      	lsls	r2, r3, #5
 800514a:	69fb      	ldr	r3, [r7, #28]
 800514c:	4413      	add	r3, r2
 800514e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005152:	461a      	mov	r2, r3
 8005154:	2308      	movs	r3, #8
 8005156:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8005158:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800515a:	6878      	ldr	r0, [r7, #4]
 800515c:	f000 ffa4 	bl	80060a8 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8005160:	693b      	ldr	r3, [r7, #16]
 8005162:	f003 0310 	and.w	r3, r3, #16
 8005166:	2b00      	cmp	r3, #0
 8005168:	d008      	beq.n	800517c <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 800516a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800516c:	015a      	lsls	r2, r3, #5
 800516e:	69fb      	ldr	r3, [r7, #28]
 8005170:	4413      	add	r3, r2
 8005172:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005176:	461a      	mov	r2, r3
 8005178:	2310      	movs	r3, #16
 800517a:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 800517c:	693b      	ldr	r3, [r7, #16]
 800517e:	f003 0302 	and.w	r3, r3, #2
 8005182:	2b00      	cmp	r3, #0
 8005184:	d030      	beq.n	80051e8 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8005186:	6a3b      	ldr	r3, [r7, #32]
 8005188:	695b      	ldr	r3, [r3, #20]
 800518a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800518e:	2b80      	cmp	r3, #128	@ 0x80
 8005190:	d109      	bne.n	80051a6 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8005192:	69fb      	ldr	r3, [r7, #28]
 8005194:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005198:	685b      	ldr	r3, [r3, #4]
 800519a:	69fa      	ldr	r2, [r7, #28]
 800519c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80051a0:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80051a4:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 80051a6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80051a8:	4613      	mov	r3, r2
 80051aa:	00db      	lsls	r3, r3, #3
 80051ac:	4413      	add	r3, r2
 80051ae:	009b      	lsls	r3, r3, #2
 80051b0:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80051b4:	687a      	ldr	r2, [r7, #4]
 80051b6:	4413      	add	r3, r2
 80051b8:	3304      	adds	r3, #4
 80051ba:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80051bc:	697b      	ldr	r3, [r7, #20]
 80051be:	78db      	ldrb	r3, [r3, #3]
 80051c0:	2b01      	cmp	r3, #1
 80051c2:	d108      	bne.n	80051d6 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 80051c4:	697b      	ldr	r3, [r7, #20]
 80051c6:	2200      	movs	r2, #0
 80051c8:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 80051ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051cc:	b2db      	uxtb	r3, r3
 80051ce:	4619      	mov	r1, r3
 80051d0:	6878      	ldr	r0, [r7, #4]
 80051d2:	f018 fb93 	bl	801d8fc <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 80051d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051d8:	015a      	lsls	r2, r3, #5
 80051da:	69fb      	ldr	r3, [r7, #28]
 80051dc:	4413      	add	r3, r2
 80051de:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80051e2:	461a      	mov	r2, r3
 80051e4:	2302      	movs	r3, #2
 80051e6:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80051e8:	693b      	ldr	r3, [r7, #16]
 80051ea:	f003 0320 	and.w	r3, r3, #32
 80051ee:	2b00      	cmp	r3, #0
 80051f0:	d008      	beq.n	8005204 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80051f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051f4:	015a      	lsls	r2, r3, #5
 80051f6:	69fb      	ldr	r3, [r7, #28]
 80051f8:	4413      	add	r3, r2
 80051fa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80051fe:	461a      	mov	r2, r3
 8005200:	2320      	movs	r3, #32
 8005202:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8005204:	693b      	ldr	r3, [r7, #16]
 8005206:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800520a:	2b00      	cmp	r3, #0
 800520c:	d009      	beq.n	8005222 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 800520e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005210:	015a      	lsls	r2, r3, #5
 8005212:	69fb      	ldr	r3, [r7, #28]
 8005214:	4413      	add	r3, r2
 8005216:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800521a:	461a      	mov	r2, r3
 800521c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8005220:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8005222:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005224:	3301      	adds	r3, #1
 8005226:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8005228:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800522a:	085b      	lsrs	r3, r3, #1
 800522c:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 800522e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005230:	2b00      	cmp	r3, #0
 8005232:	f47f af62 	bne.w	80050fa <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	4618      	mov	r0, r3
 800523c:	f004 fb86 	bl	800994c <USB_ReadInterrupts>
 8005240:	4603      	mov	r3, r0
 8005242:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005246:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800524a:	f040 80db 	bne.w	8005404 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	4618      	mov	r0, r3
 8005254:	f004 fba7 	bl	80099a6 <USB_ReadDevAllInEpInterrupt>
 8005258:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 800525a:	2300      	movs	r3, #0
 800525c:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 800525e:	e0cd      	b.n	80053fc <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8005260:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005262:	f003 0301 	and.w	r3, r3, #1
 8005266:	2b00      	cmp	r3, #0
 8005268:	f000 80c2 	beq.w	80053f0 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005272:	b2d2      	uxtb	r2, r2
 8005274:	4611      	mov	r1, r2
 8005276:	4618      	mov	r0, r3
 8005278:	f004 fbcd 	bl	8009a16 <USB_ReadDevInEPInterrupt>
 800527c:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 800527e:	693b      	ldr	r3, [r7, #16]
 8005280:	f003 0301 	and.w	r3, r3, #1
 8005284:	2b00      	cmp	r3, #0
 8005286:	d057      	beq.n	8005338 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8005288:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800528a:	f003 030f 	and.w	r3, r3, #15
 800528e:	2201      	movs	r2, #1
 8005290:	fa02 f303 	lsl.w	r3, r2, r3
 8005294:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8005296:	69fb      	ldr	r3, [r7, #28]
 8005298:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800529c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800529e:	68fb      	ldr	r3, [r7, #12]
 80052a0:	43db      	mvns	r3, r3
 80052a2:	69f9      	ldr	r1, [r7, #28]
 80052a4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80052a8:	4013      	ands	r3, r2
 80052aa:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 80052ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052ae:	015a      	lsls	r2, r3, #5
 80052b0:	69fb      	ldr	r3, [r7, #28]
 80052b2:	4413      	add	r3, r2
 80052b4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80052b8:	461a      	mov	r2, r3
 80052ba:	2301      	movs	r3, #1
 80052bc:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	799b      	ldrb	r3, [r3, #6]
 80052c2:	2b01      	cmp	r3, #1
 80052c4:	d132      	bne.n	800532c <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 80052c6:	6879      	ldr	r1, [r7, #4]
 80052c8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80052ca:	4613      	mov	r3, r2
 80052cc:	00db      	lsls	r3, r3, #3
 80052ce:	4413      	add	r3, r2
 80052d0:	009b      	lsls	r3, r3, #2
 80052d2:	440b      	add	r3, r1
 80052d4:	3320      	adds	r3, #32
 80052d6:	6819      	ldr	r1, [r3, #0]
 80052d8:	6878      	ldr	r0, [r7, #4]
 80052da:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80052dc:	4613      	mov	r3, r2
 80052de:	00db      	lsls	r3, r3, #3
 80052e0:	4413      	add	r3, r2
 80052e2:	009b      	lsls	r3, r3, #2
 80052e4:	4403      	add	r3, r0
 80052e6:	331c      	adds	r3, #28
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	4419      	add	r1, r3
 80052ec:	6878      	ldr	r0, [r7, #4]
 80052ee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80052f0:	4613      	mov	r3, r2
 80052f2:	00db      	lsls	r3, r3, #3
 80052f4:	4413      	add	r3, r2
 80052f6:	009b      	lsls	r3, r3, #2
 80052f8:	4403      	add	r3, r0
 80052fa:	3320      	adds	r3, #32
 80052fc:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 80052fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005300:	2b00      	cmp	r3, #0
 8005302:	d113      	bne.n	800532c <HAL_PCD_IRQHandler+0x3a2>
 8005304:	6879      	ldr	r1, [r7, #4]
 8005306:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005308:	4613      	mov	r3, r2
 800530a:	00db      	lsls	r3, r3, #3
 800530c:	4413      	add	r3, r2
 800530e:	009b      	lsls	r3, r3, #2
 8005310:	440b      	add	r3, r1
 8005312:	3324      	adds	r3, #36	@ 0x24
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	2b00      	cmp	r3, #0
 8005318:	d108      	bne.n	800532c <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	6818      	ldr	r0, [r3, #0]
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8005324:	461a      	mov	r2, r3
 8005326:	2101      	movs	r1, #1
 8005328:	f004 fbd6 	bl	8009ad8 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 800532c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800532e:	b2db      	uxtb	r3, r3
 8005330:	4619      	mov	r1, r3
 8005332:	6878      	ldr	r0, [r7, #4]
 8005334:	f018 fa5d 	bl	801d7f2 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8005338:	693b      	ldr	r3, [r7, #16]
 800533a:	f003 0308 	and.w	r3, r3, #8
 800533e:	2b00      	cmp	r3, #0
 8005340:	d008      	beq.n	8005354 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8005342:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005344:	015a      	lsls	r2, r3, #5
 8005346:	69fb      	ldr	r3, [r7, #28]
 8005348:	4413      	add	r3, r2
 800534a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800534e:	461a      	mov	r2, r3
 8005350:	2308      	movs	r3, #8
 8005352:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8005354:	693b      	ldr	r3, [r7, #16]
 8005356:	f003 0310 	and.w	r3, r3, #16
 800535a:	2b00      	cmp	r3, #0
 800535c:	d008      	beq.n	8005370 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 800535e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005360:	015a      	lsls	r2, r3, #5
 8005362:	69fb      	ldr	r3, [r7, #28]
 8005364:	4413      	add	r3, r2
 8005366:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800536a:	461a      	mov	r2, r3
 800536c:	2310      	movs	r3, #16
 800536e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8005370:	693b      	ldr	r3, [r7, #16]
 8005372:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005376:	2b00      	cmp	r3, #0
 8005378:	d008      	beq.n	800538c <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 800537a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800537c:	015a      	lsls	r2, r3, #5
 800537e:	69fb      	ldr	r3, [r7, #28]
 8005380:	4413      	add	r3, r2
 8005382:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005386:	461a      	mov	r2, r3
 8005388:	2340      	movs	r3, #64	@ 0x40
 800538a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 800538c:	693b      	ldr	r3, [r7, #16]
 800538e:	f003 0302 	and.w	r3, r3, #2
 8005392:	2b00      	cmp	r3, #0
 8005394:	d023      	beq.n	80053de <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8005396:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005398:	6a38      	ldr	r0, [r7, #32]
 800539a:	f003 fbb9 	bl	8008b10 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 800539e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80053a0:	4613      	mov	r3, r2
 80053a2:	00db      	lsls	r3, r3, #3
 80053a4:	4413      	add	r3, r2
 80053a6:	009b      	lsls	r3, r3, #2
 80053a8:	3310      	adds	r3, #16
 80053aa:	687a      	ldr	r2, [r7, #4]
 80053ac:	4413      	add	r3, r2
 80053ae:	3304      	adds	r3, #4
 80053b0:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80053b2:	697b      	ldr	r3, [r7, #20]
 80053b4:	78db      	ldrb	r3, [r3, #3]
 80053b6:	2b01      	cmp	r3, #1
 80053b8:	d108      	bne.n	80053cc <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 80053ba:	697b      	ldr	r3, [r7, #20]
 80053bc:	2200      	movs	r2, #0
 80053be:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 80053c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053c2:	b2db      	uxtb	r3, r3
 80053c4:	4619      	mov	r1, r3
 80053c6:	6878      	ldr	r0, [r7, #4]
 80053c8:	f018 faaa 	bl	801d920 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 80053cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053ce:	015a      	lsls	r2, r3, #5
 80053d0:	69fb      	ldr	r3, [r7, #28]
 80053d2:	4413      	add	r3, r2
 80053d4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80053d8:	461a      	mov	r2, r3
 80053da:	2302      	movs	r3, #2
 80053dc:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 80053de:	693b      	ldr	r3, [r7, #16]
 80053e0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80053e4:	2b00      	cmp	r3, #0
 80053e6:	d003      	beq.n	80053f0 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 80053e8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80053ea:	6878      	ldr	r0, [r7, #4]
 80053ec:	f000 fce8 	bl	8005dc0 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 80053f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053f2:	3301      	adds	r3, #1
 80053f4:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 80053f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80053f8:	085b      	lsrs	r3, r3, #1
 80053fa:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 80053fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80053fe:	2b00      	cmp	r3, #0
 8005400:	f47f af2e 	bne.w	8005260 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	4618      	mov	r0, r3
 800540a:	f004 fa9f 	bl	800994c <USB_ReadInterrupts>
 800540e:	4603      	mov	r3, r0
 8005410:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005414:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005418:	d122      	bne.n	8005460 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800541a:	69fb      	ldr	r3, [r7, #28]
 800541c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005420:	685b      	ldr	r3, [r3, #4]
 8005422:	69fa      	ldr	r2, [r7, #28]
 8005424:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005428:	f023 0301 	bic.w	r3, r3, #1
 800542c:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8005434:	2b01      	cmp	r3, #1
 8005436:	d108      	bne.n	800544a <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	2200      	movs	r2, #0
 800543c:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8005440:	2100      	movs	r1, #0
 8005442:	6878      	ldr	r0, [r7, #4]
 8005444:	f018 fc24 	bl	801dc90 <HAL_PCDEx_LPM_Callback>
 8005448:	e002      	b.n	8005450 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 800544a:	6878      	ldr	r0, [r7, #4]
 800544c:	f018 fa48 	bl	801d8e0 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	695a      	ldr	r2, [r3, #20]
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 800545e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	4618      	mov	r0, r3
 8005466:	f004 fa71 	bl	800994c <USB_ReadInterrupts>
 800546a:	4603      	mov	r3, r0
 800546c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005470:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005474:	d112      	bne.n	800549c <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8005476:	69fb      	ldr	r3, [r7, #28]
 8005478:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800547c:	689b      	ldr	r3, [r3, #8]
 800547e:	f003 0301 	and.w	r3, r3, #1
 8005482:	2b01      	cmp	r3, #1
 8005484:	d102      	bne.n	800548c <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8005486:	6878      	ldr	r0, [r7, #4]
 8005488:	f018 fa04 	bl	801d894 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	695a      	ldr	r2, [r3, #20]
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 800549a:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	4618      	mov	r0, r3
 80054a2:	f004 fa53 	bl	800994c <USB_ReadInterrupts>
 80054a6:	4603      	mov	r3, r0
 80054a8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80054ac:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80054b0:	d121      	bne.n	80054f6 <HAL_PCD_IRQHandler+0x56c>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	695a      	ldr	r2, [r3, #20]
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	f002 6200 	and.w	r2, r2, #134217728	@ 0x8000000
 80054c0:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 80054c8:	2b00      	cmp	r3, #0
 80054ca:	d111      	bne.n	80054f0 <HAL_PCD_IRQHandler+0x566>
      {
        hpcd->LPM_State = LPM_L1;
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	2201      	movs	r2, #1
 80054d0:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80054da:	089b      	lsrs	r3, r3, #2
 80054dc:	f003 020f 	and.w	r2, r3, #15
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	f8c3 24d0 	str.w	r2, [r3, #1232]	@ 0x4d0

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 80054e6:	2101      	movs	r1, #1
 80054e8:	6878      	ldr	r0, [r7, #4]
 80054ea:	f018 fbd1 	bl	801dc90 <HAL_PCDEx_LPM_Callback>
 80054ee:	e002      	b.n	80054f6 <HAL_PCD_IRQHandler+0x56c>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 80054f0:	6878      	ldr	r0, [r7, #4]
 80054f2:	f018 f9cf 	bl	801d894 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	4618      	mov	r0, r3
 80054fc:	f004 fa26 	bl	800994c <USB_ReadInterrupts>
 8005500:	4603      	mov	r3, r0
 8005502:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005506:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800550a:	f040 80b7 	bne.w	800567c <HAL_PCD_IRQHandler+0x6f2>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800550e:	69fb      	ldr	r3, [r7, #28]
 8005510:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005514:	685b      	ldr	r3, [r3, #4]
 8005516:	69fa      	ldr	r2, [r7, #28]
 8005518:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800551c:	f023 0301 	bic.w	r3, r3, #1
 8005520:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	2110      	movs	r1, #16
 8005528:	4618      	mov	r0, r3
 800552a:	f003 faf1 	bl	8008b10 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800552e:	2300      	movs	r3, #0
 8005530:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005532:	e046      	b.n	80055c2 <HAL_PCD_IRQHandler+0x638>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8005534:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005536:	015a      	lsls	r2, r3, #5
 8005538:	69fb      	ldr	r3, [r7, #28]
 800553a:	4413      	add	r3, r2
 800553c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005540:	461a      	mov	r2, r3
 8005542:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8005546:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8005548:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800554a:	015a      	lsls	r2, r3, #5
 800554c:	69fb      	ldr	r3, [r7, #28]
 800554e:	4413      	add	r3, r2
 8005550:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005558:	0151      	lsls	r1, r2, #5
 800555a:	69fa      	ldr	r2, [r7, #28]
 800555c:	440a      	add	r2, r1
 800555e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005562:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8005566:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8005568:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800556a:	015a      	lsls	r2, r3, #5
 800556c:	69fb      	ldr	r3, [r7, #28]
 800556e:	4413      	add	r3, r2
 8005570:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005574:	461a      	mov	r2, r3
 8005576:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800557a:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800557c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800557e:	015a      	lsls	r2, r3, #5
 8005580:	69fb      	ldr	r3, [r7, #28]
 8005582:	4413      	add	r3, r2
 8005584:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800558c:	0151      	lsls	r1, r2, #5
 800558e:	69fa      	ldr	r2, [r7, #28]
 8005590:	440a      	add	r2, r1
 8005592:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005596:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800559a:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800559c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800559e:	015a      	lsls	r2, r3, #5
 80055a0:	69fb      	ldr	r3, [r7, #28]
 80055a2:	4413      	add	r3, r2
 80055a4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80055ac:	0151      	lsls	r1, r2, #5
 80055ae:	69fa      	ldr	r2, [r7, #28]
 80055b0:	440a      	add	r2, r1
 80055b2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80055b6:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80055ba:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80055bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80055be:	3301      	adds	r3, #1
 80055c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	791b      	ldrb	r3, [r3, #4]
 80055c6:	461a      	mov	r2, r3
 80055c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80055ca:	4293      	cmp	r3, r2
 80055cc:	d3b2      	bcc.n	8005534 <HAL_PCD_IRQHandler+0x5aa>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 80055ce:	69fb      	ldr	r3, [r7, #28]
 80055d0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80055d4:	69db      	ldr	r3, [r3, #28]
 80055d6:	69fa      	ldr	r2, [r7, #28]
 80055d8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80055dc:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 80055e0:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	7bdb      	ldrb	r3, [r3, #15]
 80055e6:	2b00      	cmp	r3, #0
 80055e8:	d016      	beq.n	8005618 <HAL_PCD_IRQHandler+0x68e>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 80055ea:	69fb      	ldr	r3, [r7, #28]
 80055ec:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80055f0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80055f4:	69fa      	ldr	r2, [r7, #28]
 80055f6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80055fa:	f043 030b 	orr.w	r3, r3, #11
 80055fe:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8005602:	69fb      	ldr	r3, [r7, #28]
 8005604:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005608:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800560a:	69fa      	ldr	r2, [r7, #28]
 800560c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005610:	f043 030b 	orr.w	r3, r3, #11
 8005614:	6453      	str	r3, [r2, #68]	@ 0x44
 8005616:	e015      	b.n	8005644 <HAL_PCD_IRQHandler+0x6ba>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8005618:	69fb      	ldr	r3, [r7, #28]
 800561a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800561e:	695a      	ldr	r2, [r3, #20]
 8005620:	69fb      	ldr	r3, [r7, #28]
 8005622:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005626:	4619      	mov	r1, r3
 8005628:	f242 032b 	movw	r3, #8235	@ 0x202b
 800562c:	4313      	orrs	r3, r2
 800562e:	614b      	str	r3, [r1, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8005630:	69fb      	ldr	r3, [r7, #28]
 8005632:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005636:	691b      	ldr	r3, [r3, #16]
 8005638:	69fa      	ldr	r2, [r7, #28]
 800563a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800563e:	f043 030b 	orr.w	r3, r3, #11
 8005642:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8005644:	69fb      	ldr	r3, [r7, #28]
 8005646:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	69fa      	ldr	r2, [r7, #28]
 800564e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005652:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8005656:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	6818      	ldr	r0, [r3, #0]
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8005666:	461a      	mov	r2, r3
 8005668:	f004 fa36 	bl	8009ad8 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	695a      	ldr	r2, [r3, #20]
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 800567a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	4618      	mov	r0, r3
 8005682:	f004 f963 	bl	800994c <USB_ReadInterrupts>
 8005686:	4603      	mov	r3, r0
 8005688:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800568c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005690:	d123      	bne.n	80056da <HAL_PCD_IRQHandler+0x750>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	4618      	mov	r0, r3
 8005698:	f004 f9fa 	bl	8009a90 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	4618      	mov	r0, r3
 80056a2:	f003 faae 	bl	8008c02 <USB_GetDevSpeed>
 80056a6:	4603      	mov	r3, r0
 80056a8:	461a      	mov	r2, r3
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	681c      	ldr	r4, [r3, #0]
 80056b2:	f001 faab 	bl	8006c0c <HAL_RCC_GetHCLKFreq>
 80056b6:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80056bc:	461a      	mov	r2, r3
 80056be:	4620      	mov	r0, r4
 80056c0:	f002 ffb8 	bl	8008634 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 80056c4:	6878      	ldr	r0, [r7, #4]
 80056c6:	f018 f8bc 	bl	801d842 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	695a      	ldr	r2, [r3, #20]
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 80056d8:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	4618      	mov	r0, r3
 80056e0:	f004 f934 	bl	800994c <USB_ReadInterrupts>
 80056e4:	4603      	mov	r3, r0
 80056e6:	f003 0308 	and.w	r3, r3, #8
 80056ea:	2b08      	cmp	r3, #8
 80056ec:	d10a      	bne.n	8005704 <HAL_PCD_IRQHandler+0x77a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 80056ee:	6878      	ldr	r0, [r7, #4]
 80056f0:	f018 f899 	bl	801d826 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	695a      	ldr	r2, [r3, #20]
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	f002 0208 	and.w	r2, r2, #8
 8005702:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	4618      	mov	r0, r3
 800570a:	f004 f91f 	bl	800994c <USB_ReadInterrupts>
 800570e:	4603      	mov	r3, r0
 8005710:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005714:	2b80      	cmp	r3, #128	@ 0x80
 8005716:	d123      	bne.n	8005760 <HAL_PCD_IRQHandler+0x7d6>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8005718:	6a3b      	ldr	r3, [r7, #32]
 800571a:	699b      	ldr	r3, [r3, #24]
 800571c:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005720:	6a3b      	ldr	r3, [r7, #32]
 8005722:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005724:	2301      	movs	r3, #1
 8005726:	627b      	str	r3, [r7, #36]	@ 0x24
 8005728:	e014      	b.n	8005754 <HAL_PCD_IRQHandler+0x7ca>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 800572a:	6879      	ldr	r1, [r7, #4]
 800572c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800572e:	4613      	mov	r3, r2
 8005730:	00db      	lsls	r3, r3, #3
 8005732:	4413      	add	r3, r2
 8005734:	009b      	lsls	r3, r3, #2
 8005736:	440b      	add	r3, r1
 8005738:	f203 2357 	addw	r3, r3, #599	@ 0x257
 800573c:	781b      	ldrb	r3, [r3, #0]
 800573e:	2b01      	cmp	r3, #1
 8005740:	d105      	bne.n	800574e <HAL_PCD_IRQHandler+0x7c4>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8005742:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005744:	b2db      	uxtb	r3, r3
 8005746:	4619      	mov	r1, r3
 8005748:	6878      	ldr	r0, [r7, #4]
 800574a:	f000 fb08 	bl	8005d5e <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800574e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005750:	3301      	adds	r3, #1
 8005752:	627b      	str	r3, [r7, #36]	@ 0x24
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	791b      	ldrb	r3, [r3, #4]
 8005758:	461a      	mov	r2, r3
 800575a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800575c:	4293      	cmp	r3, r2
 800575e:	d3e4      	bcc.n	800572a <HAL_PCD_IRQHandler+0x7a0>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	4618      	mov	r0, r3
 8005766:	f004 f8f1 	bl	800994c <USB_ReadInterrupts>
 800576a:	4603      	mov	r3, r0
 800576c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005770:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005774:	d13c      	bne.n	80057f0 <HAL_PCD_IRQHandler+0x866>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005776:	2301      	movs	r3, #1
 8005778:	627b      	str	r3, [r7, #36]	@ 0x24
 800577a:	e02b      	b.n	80057d4 <HAL_PCD_IRQHandler+0x84a>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 800577c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800577e:	015a      	lsls	r2, r3, #5
 8005780:	69fb      	ldr	r3, [r7, #28]
 8005782:	4413      	add	r3, r2
 8005784:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800578c:	6879      	ldr	r1, [r7, #4]
 800578e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005790:	4613      	mov	r3, r2
 8005792:	00db      	lsls	r3, r3, #3
 8005794:	4413      	add	r3, r2
 8005796:	009b      	lsls	r3, r3, #2
 8005798:	440b      	add	r3, r1
 800579a:	3318      	adds	r3, #24
 800579c:	781b      	ldrb	r3, [r3, #0]
 800579e:	2b01      	cmp	r3, #1
 80057a0:	d115      	bne.n	80057ce <HAL_PCD_IRQHandler+0x844>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 80057a2:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80057a4:	2b00      	cmp	r3, #0
 80057a6:	da12      	bge.n	80057ce <HAL_PCD_IRQHandler+0x844>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 80057a8:	6879      	ldr	r1, [r7, #4]
 80057aa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80057ac:	4613      	mov	r3, r2
 80057ae:	00db      	lsls	r3, r3, #3
 80057b0:	4413      	add	r3, r2
 80057b2:	009b      	lsls	r3, r3, #2
 80057b4:	440b      	add	r3, r1
 80057b6:	3317      	adds	r3, #23
 80057b8:	2201      	movs	r2, #1
 80057ba:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 80057bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057be:	b2db      	uxtb	r3, r3
 80057c0:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80057c4:	b2db      	uxtb	r3, r3
 80057c6:	4619      	mov	r1, r3
 80057c8:	6878      	ldr	r0, [r7, #4]
 80057ca:	f000 fac8 	bl	8005d5e <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80057ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057d0:	3301      	adds	r3, #1
 80057d2:	627b      	str	r3, [r7, #36]	@ 0x24
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	791b      	ldrb	r3, [r3, #4]
 80057d8:	461a      	mov	r2, r3
 80057da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057dc:	4293      	cmp	r3, r2
 80057de:	d3cd      	bcc.n	800577c <HAL_PCD_IRQHandler+0x7f2>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	695a      	ldr	r2, [r3, #20]
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 80057ee:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	4618      	mov	r0, r3
 80057f6:	f004 f8a9 	bl	800994c <USB_ReadInterrupts>
 80057fa:	4603      	mov	r3, r0
 80057fc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005800:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005804:	d156      	bne.n	80058b4 <HAL_PCD_IRQHandler+0x92a>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005806:	2301      	movs	r3, #1
 8005808:	627b      	str	r3, [r7, #36]	@ 0x24
 800580a:	e045      	b.n	8005898 <HAL_PCD_IRQHandler+0x90e>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 800580c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800580e:	015a      	lsls	r2, r3, #5
 8005810:	69fb      	ldr	r3, [r7, #28]
 8005812:	4413      	add	r3, r2
 8005814:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800581c:	6879      	ldr	r1, [r7, #4]
 800581e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005820:	4613      	mov	r3, r2
 8005822:	00db      	lsls	r3, r3, #3
 8005824:	4413      	add	r3, r2
 8005826:	009b      	lsls	r3, r3, #2
 8005828:	440b      	add	r3, r1
 800582a:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 800582e:	781b      	ldrb	r3, [r3, #0]
 8005830:	2b01      	cmp	r3, #1
 8005832:	d12e      	bne.n	8005892 <HAL_PCD_IRQHandler+0x908>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8005834:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8005836:	2b00      	cmp	r3, #0
 8005838:	da2b      	bge.n	8005892 <HAL_PCD_IRQHandler+0x908>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 800583a:	69bb      	ldr	r3, [r7, #24]
 800583c:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 8005846:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800584a:	429a      	cmp	r2, r3
 800584c:	d121      	bne.n	8005892 <HAL_PCD_IRQHandler+0x908>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 800584e:	6879      	ldr	r1, [r7, #4]
 8005850:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005852:	4613      	mov	r3, r2
 8005854:	00db      	lsls	r3, r3, #3
 8005856:	4413      	add	r3, r2
 8005858:	009b      	lsls	r3, r3, #2
 800585a:	440b      	add	r3, r1
 800585c:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8005860:	2201      	movs	r2, #1
 8005862:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8005864:	6a3b      	ldr	r3, [r7, #32]
 8005866:	699b      	ldr	r3, [r3, #24]
 8005868:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800586c:	6a3b      	ldr	r3, [r7, #32]
 800586e:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8005870:	6a3b      	ldr	r3, [r7, #32]
 8005872:	695b      	ldr	r3, [r3, #20]
 8005874:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005878:	2b00      	cmp	r3, #0
 800587a:	d10a      	bne.n	8005892 <HAL_PCD_IRQHandler+0x908>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 800587c:	69fb      	ldr	r3, [r7, #28]
 800587e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005882:	685b      	ldr	r3, [r3, #4]
 8005884:	69fa      	ldr	r2, [r7, #28]
 8005886:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800588a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800588e:	6053      	str	r3, [r2, #4]
            break;
 8005890:	e008      	b.n	80058a4 <HAL_PCD_IRQHandler+0x91a>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005892:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005894:	3301      	adds	r3, #1
 8005896:	627b      	str	r3, [r7, #36]	@ 0x24
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	791b      	ldrb	r3, [r3, #4]
 800589c:	461a      	mov	r2, r3
 800589e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058a0:	4293      	cmp	r3, r2
 80058a2:	d3b3      	bcc.n	800580c <HAL_PCD_IRQHandler+0x882>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	695a      	ldr	r2, [r3, #20]
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 80058b2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	4618      	mov	r0, r3
 80058ba:	f004 f847 	bl	800994c <USB_ReadInterrupts>
 80058be:	4603      	mov	r3, r0
 80058c0:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80058c4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80058c8:	d10a      	bne.n	80058e0 <HAL_PCD_IRQHandler+0x956>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 80058ca:	6878      	ldr	r0, [r7, #4]
 80058cc:	f018 f83a 	bl	801d944 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	695a      	ldr	r2, [r3, #20]
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 80058de:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	4618      	mov	r0, r3
 80058e6:	f004 f831 	bl	800994c <USB_ReadInterrupts>
 80058ea:	4603      	mov	r3, r0
 80058ec:	f003 0304 	and.w	r3, r3, #4
 80058f0:	2b04      	cmp	r3, #4
 80058f2:	d115      	bne.n	8005920 <HAL_PCD_IRQHandler+0x996>
    {
      RegVal = hpcd->Instance->GOTGINT;
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	685b      	ldr	r3, [r3, #4]
 80058fa:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 80058fc:	69bb      	ldr	r3, [r7, #24]
 80058fe:	f003 0304 	and.w	r3, r3, #4
 8005902:	2b00      	cmp	r3, #0
 8005904:	d002      	beq.n	800590c <HAL_PCD_IRQHandler+0x982>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8005906:	6878      	ldr	r0, [r7, #4]
 8005908:	f018 f82a 	bl	801d960 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	6859      	ldr	r1, [r3, #4]
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	69ba      	ldr	r2, [r7, #24]
 8005918:	430a      	orrs	r2, r1
 800591a:	605a      	str	r2, [r3, #4]
 800591c:	e000      	b.n	8005920 <HAL_PCD_IRQHandler+0x996>
      return;
 800591e:	bf00      	nop
    }
  }
}
 8005920:	3734      	adds	r7, #52	@ 0x34
 8005922:	46bd      	mov	sp, r7
 8005924:	bd90      	pop	{r4, r7, pc}

08005926 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8005926:	b580      	push	{r7, lr}
 8005928:	b082      	sub	sp, #8
 800592a:	af00      	add	r7, sp, #0
 800592c:	6078      	str	r0, [r7, #4]
 800592e:	460b      	mov	r3, r1
 8005930:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8005938:	2b01      	cmp	r3, #1
 800593a:	d101      	bne.n	8005940 <HAL_PCD_SetAddress+0x1a>
 800593c:	2302      	movs	r3, #2
 800593e:	e012      	b.n	8005966 <HAL_PCD_SetAddress+0x40>
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	2201      	movs	r2, #1
 8005944:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	78fa      	ldrb	r2, [r7, #3]
 800594c:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	78fa      	ldrb	r2, [r7, #3]
 8005954:	4611      	mov	r1, r2
 8005956:	4618      	mov	r0, r3
 8005958:	f003 ff90 	bl	800987c <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	2200      	movs	r2, #0
 8005960:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8005964:	2300      	movs	r3, #0
}
 8005966:	4618      	mov	r0, r3
 8005968:	3708      	adds	r7, #8
 800596a:	46bd      	mov	sp, r7
 800596c:	bd80      	pop	{r7, pc}

0800596e <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 800596e:	b580      	push	{r7, lr}
 8005970:	b084      	sub	sp, #16
 8005972:	af00      	add	r7, sp, #0
 8005974:	6078      	str	r0, [r7, #4]
 8005976:	4608      	mov	r0, r1
 8005978:	4611      	mov	r1, r2
 800597a:	461a      	mov	r2, r3
 800597c:	4603      	mov	r3, r0
 800597e:	70fb      	strb	r3, [r7, #3]
 8005980:	460b      	mov	r3, r1
 8005982:	803b      	strh	r3, [r7, #0]
 8005984:	4613      	mov	r3, r2
 8005986:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8005988:	2300      	movs	r3, #0
 800598a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800598c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005990:	2b00      	cmp	r3, #0
 8005992:	da0f      	bge.n	80059b4 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005994:	78fb      	ldrb	r3, [r7, #3]
 8005996:	f003 020f 	and.w	r2, r3, #15
 800599a:	4613      	mov	r3, r2
 800599c:	00db      	lsls	r3, r3, #3
 800599e:	4413      	add	r3, r2
 80059a0:	009b      	lsls	r3, r3, #2
 80059a2:	3310      	adds	r3, #16
 80059a4:	687a      	ldr	r2, [r7, #4]
 80059a6:	4413      	add	r3, r2
 80059a8:	3304      	adds	r3, #4
 80059aa:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	2201      	movs	r2, #1
 80059b0:	705a      	strb	r2, [r3, #1]
 80059b2:	e00f      	b.n	80059d4 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80059b4:	78fb      	ldrb	r3, [r7, #3]
 80059b6:	f003 020f 	and.w	r2, r3, #15
 80059ba:	4613      	mov	r3, r2
 80059bc:	00db      	lsls	r3, r3, #3
 80059be:	4413      	add	r3, r2
 80059c0:	009b      	lsls	r3, r3, #2
 80059c2:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80059c6:	687a      	ldr	r2, [r7, #4]
 80059c8:	4413      	add	r3, r2
 80059ca:	3304      	adds	r3, #4
 80059cc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	2200      	movs	r2, #0
 80059d2:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 80059d4:	78fb      	ldrb	r3, [r7, #3]
 80059d6:	f003 030f 	and.w	r3, r3, #15
 80059da:	b2da      	uxtb	r2, r3
 80059dc:	68fb      	ldr	r3, [r7, #12]
 80059de:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 80059e0:	883a      	ldrh	r2, [r7, #0]
 80059e2:	68fb      	ldr	r3, [r7, #12]
 80059e4:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 80059e6:	68fb      	ldr	r3, [r7, #12]
 80059e8:	78ba      	ldrb	r2, [r7, #2]
 80059ea:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 80059ec:	68fb      	ldr	r3, [r7, #12]
 80059ee:	785b      	ldrb	r3, [r3, #1]
 80059f0:	2b00      	cmp	r3, #0
 80059f2:	d004      	beq.n	80059fe <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 80059f4:	68fb      	ldr	r3, [r7, #12]
 80059f6:	781b      	ldrb	r3, [r3, #0]
 80059f8:	461a      	mov	r2, r3
 80059fa:	68fb      	ldr	r3, [r7, #12]
 80059fc:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 80059fe:	78bb      	ldrb	r3, [r7, #2]
 8005a00:	2b02      	cmp	r3, #2
 8005a02:	d102      	bne.n	8005a0a <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8005a04:	68fb      	ldr	r3, [r7, #12]
 8005a06:	2200      	movs	r2, #0
 8005a08:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8005a10:	2b01      	cmp	r3, #1
 8005a12:	d101      	bne.n	8005a18 <HAL_PCD_EP_Open+0xaa>
 8005a14:	2302      	movs	r3, #2
 8005a16:	e00e      	b.n	8005a36 <HAL_PCD_EP_Open+0xc8>
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	2201      	movs	r2, #1
 8005a1c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	68f9      	ldr	r1, [r7, #12]
 8005a26:	4618      	mov	r0, r3
 8005a28:	f003 f910 	bl	8008c4c <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	2200      	movs	r2, #0
 8005a30:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 8005a34:	7afb      	ldrb	r3, [r7, #11]
}
 8005a36:	4618      	mov	r0, r3
 8005a38:	3710      	adds	r7, #16
 8005a3a:	46bd      	mov	sp, r7
 8005a3c:	bd80      	pop	{r7, pc}

08005a3e <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005a3e:	b580      	push	{r7, lr}
 8005a40:	b084      	sub	sp, #16
 8005a42:	af00      	add	r7, sp, #0
 8005a44:	6078      	str	r0, [r7, #4]
 8005a46:	460b      	mov	r3, r1
 8005a48:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8005a4a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005a4e:	2b00      	cmp	r3, #0
 8005a50:	da0f      	bge.n	8005a72 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005a52:	78fb      	ldrb	r3, [r7, #3]
 8005a54:	f003 020f 	and.w	r2, r3, #15
 8005a58:	4613      	mov	r3, r2
 8005a5a:	00db      	lsls	r3, r3, #3
 8005a5c:	4413      	add	r3, r2
 8005a5e:	009b      	lsls	r3, r3, #2
 8005a60:	3310      	adds	r3, #16
 8005a62:	687a      	ldr	r2, [r7, #4]
 8005a64:	4413      	add	r3, r2
 8005a66:	3304      	adds	r3, #4
 8005a68:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	2201      	movs	r2, #1
 8005a6e:	705a      	strb	r2, [r3, #1]
 8005a70:	e00f      	b.n	8005a92 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005a72:	78fb      	ldrb	r3, [r7, #3]
 8005a74:	f003 020f 	and.w	r2, r3, #15
 8005a78:	4613      	mov	r3, r2
 8005a7a:	00db      	lsls	r3, r3, #3
 8005a7c:	4413      	add	r3, r2
 8005a7e:	009b      	lsls	r3, r3, #2
 8005a80:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005a84:	687a      	ldr	r2, [r7, #4]
 8005a86:	4413      	add	r3, r2
 8005a88:	3304      	adds	r3, #4
 8005a8a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005a8c:	68fb      	ldr	r3, [r7, #12]
 8005a8e:	2200      	movs	r2, #0
 8005a90:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8005a92:	78fb      	ldrb	r3, [r7, #3]
 8005a94:	f003 030f 	and.w	r3, r3, #15
 8005a98:	b2da      	uxtb	r2, r3
 8005a9a:	68fb      	ldr	r3, [r7, #12]
 8005a9c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8005aa4:	2b01      	cmp	r3, #1
 8005aa6:	d101      	bne.n	8005aac <HAL_PCD_EP_Close+0x6e>
 8005aa8:	2302      	movs	r3, #2
 8005aaa:	e00e      	b.n	8005aca <HAL_PCD_EP_Close+0x8c>
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	2201      	movs	r2, #1
 8005ab0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	68f9      	ldr	r1, [r7, #12]
 8005aba:	4618      	mov	r0, r3
 8005abc:	f003 f94e 	bl	8008d5c <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	2200      	movs	r2, #0
 8005ac4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 8005ac8:	2300      	movs	r3, #0
}
 8005aca:	4618      	mov	r0, r3
 8005acc:	3710      	adds	r7, #16
 8005ace:	46bd      	mov	sp, r7
 8005ad0:	bd80      	pop	{r7, pc}

08005ad2 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8005ad2:	b580      	push	{r7, lr}
 8005ad4:	b086      	sub	sp, #24
 8005ad6:	af00      	add	r7, sp, #0
 8005ad8:	60f8      	str	r0, [r7, #12]
 8005ada:	607a      	str	r2, [r7, #4]
 8005adc:	603b      	str	r3, [r7, #0]
 8005ade:	460b      	mov	r3, r1
 8005ae0:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005ae2:	7afb      	ldrb	r3, [r7, #11]
 8005ae4:	f003 020f 	and.w	r2, r3, #15
 8005ae8:	4613      	mov	r3, r2
 8005aea:	00db      	lsls	r3, r3, #3
 8005aec:	4413      	add	r3, r2
 8005aee:	009b      	lsls	r3, r3, #2
 8005af0:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005af4:	68fa      	ldr	r2, [r7, #12]
 8005af6:	4413      	add	r3, r2
 8005af8:	3304      	adds	r3, #4
 8005afa:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8005afc:	697b      	ldr	r3, [r7, #20]
 8005afe:	687a      	ldr	r2, [r7, #4]
 8005b00:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8005b02:	697b      	ldr	r3, [r7, #20]
 8005b04:	683a      	ldr	r2, [r7, #0]
 8005b06:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8005b08:	697b      	ldr	r3, [r7, #20]
 8005b0a:	2200      	movs	r2, #0
 8005b0c:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8005b0e:	697b      	ldr	r3, [r7, #20]
 8005b10:	2200      	movs	r2, #0
 8005b12:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005b14:	7afb      	ldrb	r3, [r7, #11]
 8005b16:	f003 030f 	and.w	r3, r3, #15
 8005b1a:	b2da      	uxtb	r2, r3
 8005b1c:	697b      	ldr	r3, [r7, #20]
 8005b1e:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8005b20:	68fb      	ldr	r3, [r7, #12]
 8005b22:	799b      	ldrb	r3, [r3, #6]
 8005b24:	2b01      	cmp	r3, #1
 8005b26:	d102      	bne.n	8005b2e <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8005b28:	687a      	ldr	r2, [r7, #4]
 8005b2a:	697b      	ldr	r3, [r7, #20]
 8005b2c:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8005b2e:	68fb      	ldr	r3, [r7, #12]
 8005b30:	6818      	ldr	r0, [r3, #0]
 8005b32:	68fb      	ldr	r3, [r7, #12]
 8005b34:	799b      	ldrb	r3, [r3, #6]
 8005b36:	461a      	mov	r2, r3
 8005b38:	6979      	ldr	r1, [r7, #20]
 8005b3a:	f003 f9eb 	bl	8008f14 <USB_EPStartXfer>

  return HAL_OK;
 8005b3e:	2300      	movs	r3, #0
}
 8005b40:	4618      	mov	r0, r3
 8005b42:	3718      	adds	r7, #24
 8005b44:	46bd      	mov	sp, r7
 8005b46:	bd80      	pop	{r7, pc}

08005b48 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8005b48:	b480      	push	{r7}
 8005b4a:	b083      	sub	sp, #12
 8005b4c:	af00      	add	r7, sp, #0
 8005b4e:	6078      	str	r0, [r7, #4]
 8005b50:	460b      	mov	r3, r1
 8005b52:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8005b54:	78fb      	ldrb	r3, [r7, #3]
 8005b56:	f003 020f 	and.w	r2, r3, #15
 8005b5a:	6879      	ldr	r1, [r7, #4]
 8005b5c:	4613      	mov	r3, r2
 8005b5e:	00db      	lsls	r3, r3, #3
 8005b60:	4413      	add	r3, r2
 8005b62:	009b      	lsls	r3, r3, #2
 8005b64:	440b      	add	r3, r1
 8005b66:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 8005b6a:	681b      	ldr	r3, [r3, #0]
}
 8005b6c:	4618      	mov	r0, r3
 8005b6e:	370c      	adds	r7, #12
 8005b70:	46bd      	mov	sp, r7
 8005b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b76:	4770      	bx	lr

08005b78 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8005b78:	b580      	push	{r7, lr}
 8005b7a:	b086      	sub	sp, #24
 8005b7c:	af00      	add	r7, sp, #0
 8005b7e:	60f8      	str	r0, [r7, #12]
 8005b80:	607a      	str	r2, [r7, #4]
 8005b82:	603b      	str	r3, [r7, #0]
 8005b84:	460b      	mov	r3, r1
 8005b86:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005b88:	7afb      	ldrb	r3, [r7, #11]
 8005b8a:	f003 020f 	and.w	r2, r3, #15
 8005b8e:	4613      	mov	r3, r2
 8005b90:	00db      	lsls	r3, r3, #3
 8005b92:	4413      	add	r3, r2
 8005b94:	009b      	lsls	r3, r3, #2
 8005b96:	3310      	adds	r3, #16
 8005b98:	68fa      	ldr	r2, [r7, #12]
 8005b9a:	4413      	add	r3, r2
 8005b9c:	3304      	adds	r3, #4
 8005b9e:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8005ba0:	697b      	ldr	r3, [r7, #20]
 8005ba2:	687a      	ldr	r2, [r7, #4]
 8005ba4:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8005ba6:	697b      	ldr	r3, [r7, #20]
 8005ba8:	683a      	ldr	r2, [r7, #0]
 8005baa:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8005bac:	697b      	ldr	r3, [r7, #20]
 8005bae:	2200      	movs	r2, #0
 8005bb0:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 8005bb2:	697b      	ldr	r3, [r7, #20]
 8005bb4:	2201      	movs	r2, #1
 8005bb6:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005bb8:	7afb      	ldrb	r3, [r7, #11]
 8005bba:	f003 030f 	and.w	r3, r3, #15
 8005bbe:	b2da      	uxtb	r2, r3
 8005bc0:	697b      	ldr	r3, [r7, #20]
 8005bc2:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8005bc4:	68fb      	ldr	r3, [r7, #12]
 8005bc6:	799b      	ldrb	r3, [r3, #6]
 8005bc8:	2b01      	cmp	r3, #1
 8005bca:	d102      	bne.n	8005bd2 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8005bcc:	687a      	ldr	r2, [r7, #4]
 8005bce:	697b      	ldr	r3, [r7, #20]
 8005bd0:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8005bd2:	68fb      	ldr	r3, [r7, #12]
 8005bd4:	6818      	ldr	r0, [r3, #0]
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	799b      	ldrb	r3, [r3, #6]
 8005bda:	461a      	mov	r2, r3
 8005bdc:	6979      	ldr	r1, [r7, #20]
 8005bde:	f003 f999 	bl	8008f14 <USB_EPStartXfer>

  return HAL_OK;
 8005be2:	2300      	movs	r3, #0
}
 8005be4:	4618      	mov	r0, r3
 8005be6:	3718      	adds	r7, #24
 8005be8:	46bd      	mov	sp, r7
 8005bea:	bd80      	pop	{r7, pc}

08005bec <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005bec:	b580      	push	{r7, lr}
 8005bee:	b084      	sub	sp, #16
 8005bf0:	af00      	add	r7, sp, #0
 8005bf2:	6078      	str	r0, [r7, #4]
 8005bf4:	460b      	mov	r3, r1
 8005bf6:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8005bf8:	78fb      	ldrb	r3, [r7, #3]
 8005bfa:	f003 030f 	and.w	r3, r3, #15
 8005bfe:	687a      	ldr	r2, [r7, #4]
 8005c00:	7912      	ldrb	r2, [r2, #4]
 8005c02:	4293      	cmp	r3, r2
 8005c04:	d901      	bls.n	8005c0a <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8005c06:	2301      	movs	r3, #1
 8005c08:	e04f      	b.n	8005caa <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8005c0a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005c0e:	2b00      	cmp	r3, #0
 8005c10:	da0f      	bge.n	8005c32 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005c12:	78fb      	ldrb	r3, [r7, #3]
 8005c14:	f003 020f 	and.w	r2, r3, #15
 8005c18:	4613      	mov	r3, r2
 8005c1a:	00db      	lsls	r3, r3, #3
 8005c1c:	4413      	add	r3, r2
 8005c1e:	009b      	lsls	r3, r3, #2
 8005c20:	3310      	adds	r3, #16
 8005c22:	687a      	ldr	r2, [r7, #4]
 8005c24:	4413      	add	r3, r2
 8005c26:	3304      	adds	r3, #4
 8005c28:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005c2a:	68fb      	ldr	r3, [r7, #12]
 8005c2c:	2201      	movs	r2, #1
 8005c2e:	705a      	strb	r2, [r3, #1]
 8005c30:	e00d      	b.n	8005c4e <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8005c32:	78fa      	ldrb	r2, [r7, #3]
 8005c34:	4613      	mov	r3, r2
 8005c36:	00db      	lsls	r3, r3, #3
 8005c38:	4413      	add	r3, r2
 8005c3a:	009b      	lsls	r3, r3, #2
 8005c3c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005c40:	687a      	ldr	r2, [r7, #4]
 8005c42:	4413      	add	r3, r2
 8005c44:	3304      	adds	r3, #4
 8005c46:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005c48:	68fb      	ldr	r3, [r7, #12]
 8005c4a:	2200      	movs	r2, #0
 8005c4c:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8005c4e:	68fb      	ldr	r3, [r7, #12]
 8005c50:	2201      	movs	r2, #1
 8005c52:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005c54:	78fb      	ldrb	r3, [r7, #3]
 8005c56:	f003 030f 	and.w	r3, r3, #15
 8005c5a:	b2da      	uxtb	r2, r3
 8005c5c:	68fb      	ldr	r3, [r7, #12]
 8005c5e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8005c66:	2b01      	cmp	r3, #1
 8005c68:	d101      	bne.n	8005c6e <HAL_PCD_EP_SetStall+0x82>
 8005c6a:	2302      	movs	r3, #2
 8005c6c:	e01d      	b.n	8005caa <HAL_PCD_EP_SetStall+0xbe>
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	2201      	movs	r2, #1
 8005c72:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	68f9      	ldr	r1, [r7, #12]
 8005c7c:	4618      	mov	r0, r3
 8005c7e:	f003 fd29 	bl	80096d4 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8005c82:	78fb      	ldrb	r3, [r7, #3]
 8005c84:	f003 030f 	and.w	r3, r3, #15
 8005c88:	2b00      	cmp	r3, #0
 8005c8a:	d109      	bne.n	8005ca0 <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	6818      	ldr	r0, [r3, #0]
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	7999      	ldrb	r1, [r3, #6]
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8005c9a:	461a      	mov	r2, r3
 8005c9c:	f003 ff1c 	bl	8009ad8 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	2200      	movs	r2, #0
 8005ca4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8005ca8:	2300      	movs	r3, #0
}
 8005caa:	4618      	mov	r0, r3
 8005cac:	3710      	adds	r7, #16
 8005cae:	46bd      	mov	sp, r7
 8005cb0:	bd80      	pop	{r7, pc}

08005cb2 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005cb2:	b580      	push	{r7, lr}
 8005cb4:	b084      	sub	sp, #16
 8005cb6:	af00      	add	r7, sp, #0
 8005cb8:	6078      	str	r0, [r7, #4]
 8005cba:	460b      	mov	r3, r1
 8005cbc:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8005cbe:	78fb      	ldrb	r3, [r7, #3]
 8005cc0:	f003 030f 	and.w	r3, r3, #15
 8005cc4:	687a      	ldr	r2, [r7, #4]
 8005cc6:	7912      	ldrb	r2, [r2, #4]
 8005cc8:	4293      	cmp	r3, r2
 8005cca:	d901      	bls.n	8005cd0 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8005ccc:	2301      	movs	r3, #1
 8005cce:	e042      	b.n	8005d56 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8005cd0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005cd4:	2b00      	cmp	r3, #0
 8005cd6:	da0f      	bge.n	8005cf8 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005cd8:	78fb      	ldrb	r3, [r7, #3]
 8005cda:	f003 020f 	and.w	r2, r3, #15
 8005cde:	4613      	mov	r3, r2
 8005ce0:	00db      	lsls	r3, r3, #3
 8005ce2:	4413      	add	r3, r2
 8005ce4:	009b      	lsls	r3, r3, #2
 8005ce6:	3310      	adds	r3, #16
 8005ce8:	687a      	ldr	r2, [r7, #4]
 8005cea:	4413      	add	r3, r2
 8005cec:	3304      	adds	r3, #4
 8005cee:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005cf0:	68fb      	ldr	r3, [r7, #12]
 8005cf2:	2201      	movs	r2, #1
 8005cf4:	705a      	strb	r2, [r3, #1]
 8005cf6:	e00f      	b.n	8005d18 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005cf8:	78fb      	ldrb	r3, [r7, #3]
 8005cfa:	f003 020f 	and.w	r2, r3, #15
 8005cfe:	4613      	mov	r3, r2
 8005d00:	00db      	lsls	r3, r3, #3
 8005d02:	4413      	add	r3, r2
 8005d04:	009b      	lsls	r3, r3, #2
 8005d06:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005d0a:	687a      	ldr	r2, [r7, #4]
 8005d0c:	4413      	add	r3, r2
 8005d0e:	3304      	adds	r3, #4
 8005d10:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005d12:	68fb      	ldr	r3, [r7, #12]
 8005d14:	2200      	movs	r2, #0
 8005d16:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8005d18:	68fb      	ldr	r3, [r7, #12]
 8005d1a:	2200      	movs	r2, #0
 8005d1c:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005d1e:	78fb      	ldrb	r3, [r7, #3]
 8005d20:	f003 030f 	and.w	r3, r3, #15
 8005d24:	b2da      	uxtb	r2, r3
 8005d26:	68fb      	ldr	r3, [r7, #12]
 8005d28:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8005d30:	2b01      	cmp	r3, #1
 8005d32:	d101      	bne.n	8005d38 <HAL_PCD_EP_ClrStall+0x86>
 8005d34:	2302      	movs	r3, #2
 8005d36:	e00e      	b.n	8005d56 <HAL_PCD_EP_ClrStall+0xa4>
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	2201      	movs	r2, #1
 8005d3c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	68f9      	ldr	r1, [r7, #12]
 8005d46:	4618      	mov	r0, r3
 8005d48:	f003 fd32 	bl	80097b0 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	2200      	movs	r2, #0
 8005d50:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8005d54:	2300      	movs	r3, #0
}
 8005d56:	4618      	mov	r0, r3
 8005d58:	3710      	adds	r7, #16
 8005d5a:	46bd      	mov	sp, r7
 8005d5c:	bd80      	pop	{r7, pc}

08005d5e <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005d5e:	b580      	push	{r7, lr}
 8005d60:	b084      	sub	sp, #16
 8005d62:	af00      	add	r7, sp, #0
 8005d64:	6078      	str	r0, [r7, #4]
 8005d66:	460b      	mov	r3, r1
 8005d68:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8005d6a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005d6e:	2b00      	cmp	r3, #0
 8005d70:	da0c      	bge.n	8005d8c <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005d72:	78fb      	ldrb	r3, [r7, #3]
 8005d74:	f003 020f 	and.w	r2, r3, #15
 8005d78:	4613      	mov	r3, r2
 8005d7a:	00db      	lsls	r3, r3, #3
 8005d7c:	4413      	add	r3, r2
 8005d7e:	009b      	lsls	r3, r3, #2
 8005d80:	3310      	adds	r3, #16
 8005d82:	687a      	ldr	r2, [r7, #4]
 8005d84:	4413      	add	r3, r2
 8005d86:	3304      	adds	r3, #4
 8005d88:	60fb      	str	r3, [r7, #12]
 8005d8a:	e00c      	b.n	8005da6 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005d8c:	78fb      	ldrb	r3, [r7, #3]
 8005d8e:	f003 020f 	and.w	r2, r3, #15
 8005d92:	4613      	mov	r3, r2
 8005d94:	00db      	lsls	r3, r3, #3
 8005d96:	4413      	add	r3, r2
 8005d98:	009b      	lsls	r3, r3, #2
 8005d9a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005d9e:	687a      	ldr	r2, [r7, #4]
 8005da0:	4413      	add	r3, r2
 8005da2:	3304      	adds	r3, #4
 8005da4:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	68f9      	ldr	r1, [r7, #12]
 8005dac:	4618      	mov	r0, r3
 8005dae:	f003 fb51 	bl	8009454 <USB_EPStopXfer>
 8005db2:	4603      	mov	r3, r0
 8005db4:	72fb      	strb	r3, [r7, #11]

  return ret;
 8005db6:	7afb      	ldrb	r3, [r7, #11]
}
 8005db8:	4618      	mov	r0, r3
 8005dba:	3710      	adds	r7, #16
 8005dbc:	46bd      	mov	sp, r7
 8005dbe:	bd80      	pop	{r7, pc}

08005dc0 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8005dc0:	b580      	push	{r7, lr}
 8005dc2:	b08a      	sub	sp, #40	@ 0x28
 8005dc4:	af02      	add	r7, sp, #8
 8005dc6:	6078      	str	r0, [r7, #4]
 8005dc8:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005dd0:	697b      	ldr	r3, [r7, #20]
 8005dd2:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8005dd4:	683a      	ldr	r2, [r7, #0]
 8005dd6:	4613      	mov	r3, r2
 8005dd8:	00db      	lsls	r3, r3, #3
 8005dda:	4413      	add	r3, r2
 8005ddc:	009b      	lsls	r3, r3, #2
 8005dde:	3310      	adds	r3, #16
 8005de0:	687a      	ldr	r2, [r7, #4]
 8005de2:	4413      	add	r3, r2
 8005de4:	3304      	adds	r3, #4
 8005de6:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8005de8:	68fb      	ldr	r3, [r7, #12]
 8005dea:	695a      	ldr	r2, [r3, #20]
 8005dec:	68fb      	ldr	r3, [r7, #12]
 8005dee:	691b      	ldr	r3, [r3, #16]
 8005df0:	429a      	cmp	r2, r3
 8005df2:	d901      	bls.n	8005df8 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8005df4:	2301      	movs	r3, #1
 8005df6:	e06b      	b.n	8005ed0 <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 8005df8:	68fb      	ldr	r3, [r7, #12]
 8005dfa:	691a      	ldr	r2, [r3, #16]
 8005dfc:	68fb      	ldr	r3, [r7, #12]
 8005dfe:	695b      	ldr	r3, [r3, #20]
 8005e00:	1ad3      	subs	r3, r2, r3
 8005e02:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8005e04:	68fb      	ldr	r3, [r7, #12]
 8005e06:	689b      	ldr	r3, [r3, #8]
 8005e08:	69fa      	ldr	r2, [r7, #28]
 8005e0a:	429a      	cmp	r2, r3
 8005e0c:	d902      	bls.n	8005e14 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8005e0e:	68fb      	ldr	r3, [r7, #12]
 8005e10:	689b      	ldr	r3, [r3, #8]
 8005e12:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8005e14:	69fb      	ldr	r3, [r7, #28]
 8005e16:	3303      	adds	r3, #3
 8005e18:	089b      	lsrs	r3, r3, #2
 8005e1a:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8005e1c:	e02a      	b.n	8005e74 <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8005e1e:	68fb      	ldr	r3, [r7, #12]
 8005e20:	691a      	ldr	r2, [r3, #16]
 8005e22:	68fb      	ldr	r3, [r7, #12]
 8005e24:	695b      	ldr	r3, [r3, #20]
 8005e26:	1ad3      	subs	r3, r2, r3
 8005e28:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8005e2a:	68fb      	ldr	r3, [r7, #12]
 8005e2c:	689b      	ldr	r3, [r3, #8]
 8005e2e:	69fa      	ldr	r2, [r7, #28]
 8005e30:	429a      	cmp	r2, r3
 8005e32:	d902      	bls.n	8005e3a <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8005e34:	68fb      	ldr	r3, [r7, #12]
 8005e36:	689b      	ldr	r3, [r3, #8]
 8005e38:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8005e3a:	69fb      	ldr	r3, [r7, #28]
 8005e3c:	3303      	adds	r3, #3
 8005e3e:	089b      	lsrs	r3, r3, #2
 8005e40:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8005e42:	68fb      	ldr	r3, [r7, #12]
 8005e44:	68d9      	ldr	r1, [r3, #12]
 8005e46:	683b      	ldr	r3, [r7, #0]
 8005e48:	b2da      	uxtb	r2, r3
 8005e4a:	69fb      	ldr	r3, [r7, #28]
 8005e4c:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8005e52:	9300      	str	r3, [sp, #0]
 8005e54:	4603      	mov	r3, r0
 8005e56:	6978      	ldr	r0, [r7, #20]
 8005e58:	f003 fba6 	bl	80095a8 <USB_WritePacket>

    ep->xfer_buff  += len;
 8005e5c:	68fb      	ldr	r3, [r7, #12]
 8005e5e:	68da      	ldr	r2, [r3, #12]
 8005e60:	69fb      	ldr	r3, [r7, #28]
 8005e62:	441a      	add	r2, r3
 8005e64:	68fb      	ldr	r3, [r7, #12]
 8005e66:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8005e68:	68fb      	ldr	r3, [r7, #12]
 8005e6a:	695a      	ldr	r2, [r3, #20]
 8005e6c:	69fb      	ldr	r3, [r7, #28]
 8005e6e:	441a      	add	r2, r3
 8005e70:	68fb      	ldr	r3, [r7, #12]
 8005e72:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8005e74:	683b      	ldr	r3, [r7, #0]
 8005e76:	015a      	lsls	r2, r3, #5
 8005e78:	693b      	ldr	r3, [r7, #16]
 8005e7a:	4413      	add	r3, r2
 8005e7c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005e80:	699b      	ldr	r3, [r3, #24]
 8005e82:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8005e84:	69ba      	ldr	r2, [r7, #24]
 8005e86:	429a      	cmp	r2, r3
 8005e88:	d809      	bhi.n	8005e9e <PCD_WriteEmptyTxFifo+0xde>
 8005e8a:	68fb      	ldr	r3, [r7, #12]
 8005e8c:	695a      	ldr	r2, [r3, #20]
 8005e8e:	68fb      	ldr	r3, [r7, #12]
 8005e90:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8005e92:	429a      	cmp	r2, r3
 8005e94:	d203      	bcs.n	8005e9e <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8005e96:	68fb      	ldr	r3, [r7, #12]
 8005e98:	691b      	ldr	r3, [r3, #16]
 8005e9a:	2b00      	cmp	r3, #0
 8005e9c:	d1bf      	bne.n	8005e1e <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	691a      	ldr	r2, [r3, #16]
 8005ea2:	68fb      	ldr	r3, [r7, #12]
 8005ea4:	695b      	ldr	r3, [r3, #20]
 8005ea6:	429a      	cmp	r2, r3
 8005ea8:	d811      	bhi.n	8005ece <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8005eaa:	683b      	ldr	r3, [r7, #0]
 8005eac:	f003 030f 	and.w	r3, r3, #15
 8005eb0:	2201      	movs	r2, #1
 8005eb2:	fa02 f303 	lsl.w	r3, r2, r3
 8005eb6:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8005eb8:	693b      	ldr	r3, [r7, #16]
 8005eba:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005ebe:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005ec0:	68bb      	ldr	r3, [r7, #8]
 8005ec2:	43db      	mvns	r3, r3
 8005ec4:	6939      	ldr	r1, [r7, #16]
 8005ec6:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005eca:	4013      	ands	r3, r2
 8005ecc:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 8005ece:	2300      	movs	r3, #0
}
 8005ed0:	4618      	mov	r0, r3
 8005ed2:	3720      	adds	r7, #32
 8005ed4:	46bd      	mov	sp, r7
 8005ed6:	bd80      	pop	{r7, pc}

08005ed8 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8005ed8:	b580      	push	{r7, lr}
 8005eda:	b088      	sub	sp, #32
 8005edc:	af00      	add	r7, sp, #0
 8005ede:	6078      	str	r0, [r7, #4]
 8005ee0:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005ee8:	69fb      	ldr	r3, [r7, #28]
 8005eea:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8005eec:	69fb      	ldr	r3, [r7, #28]
 8005eee:	333c      	adds	r3, #60	@ 0x3c
 8005ef0:	3304      	adds	r3, #4
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8005ef6:	683b      	ldr	r3, [r7, #0]
 8005ef8:	015a      	lsls	r2, r3, #5
 8005efa:	69bb      	ldr	r3, [r7, #24]
 8005efc:	4413      	add	r3, r2
 8005efe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005f02:	689b      	ldr	r3, [r3, #8]
 8005f04:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	799b      	ldrb	r3, [r3, #6]
 8005f0a:	2b01      	cmp	r3, #1
 8005f0c:	d17b      	bne.n	8006006 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8005f0e:	693b      	ldr	r3, [r7, #16]
 8005f10:	f003 0308 	and.w	r3, r3, #8
 8005f14:	2b00      	cmp	r3, #0
 8005f16:	d015      	beq.n	8005f44 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005f18:	697b      	ldr	r3, [r7, #20]
 8005f1a:	4a61      	ldr	r2, [pc, #388]	@ (80060a0 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8005f1c:	4293      	cmp	r3, r2
 8005f1e:	f240 80b9 	bls.w	8006094 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8005f22:	693b      	ldr	r3, [r7, #16]
 8005f24:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005f28:	2b00      	cmp	r3, #0
 8005f2a:	f000 80b3 	beq.w	8006094 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005f2e:	683b      	ldr	r3, [r7, #0]
 8005f30:	015a      	lsls	r2, r3, #5
 8005f32:	69bb      	ldr	r3, [r7, #24]
 8005f34:	4413      	add	r3, r2
 8005f36:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005f3a:	461a      	mov	r2, r3
 8005f3c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005f40:	6093      	str	r3, [r2, #8]
 8005f42:	e0a7      	b.n	8006094 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8005f44:	693b      	ldr	r3, [r7, #16]
 8005f46:	f003 0320 	and.w	r3, r3, #32
 8005f4a:	2b00      	cmp	r3, #0
 8005f4c:	d009      	beq.n	8005f62 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8005f4e:	683b      	ldr	r3, [r7, #0]
 8005f50:	015a      	lsls	r2, r3, #5
 8005f52:	69bb      	ldr	r3, [r7, #24]
 8005f54:	4413      	add	r3, r2
 8005f56:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005f5a:	461a      	mov	r2, r3
 8005f5c:	2320      	movs	r3, #32
 8005f5e:	6093      	str	r3, [r2, #8]
 8005f60:	e098      	b.n	8006094 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8005f62:	693b      	ldr	r3, [r7, #16]
 8005f64:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8005f68:	2b00      	cmp	r3, #0
 8005f6a:	f040 8093 	bne.w	8006094 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005f6e:	697b      	ldr	r3, [r7, #20]
 8005f70:	4a4b      	ldr	r2, [pc, #300]	@ (80060a0 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8005f72:	4293      	cmp	r3, r2
 8005f74:	d90f      	bls.n	8005f96 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8005f76:	693b      	ldr	r3, [r7, #16]
 8005f78:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005f7c:	2b00      	cmp	r3, #0
 8005f7e:	d00a      	beq.n	8005f96 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005f80:	683b      	ldr	r3, [r7, #0]
 8005f82:	015a      	lsls	r2, r3, #5
 8005f84:	69bb      	ldr	r3, [r7, #24]
 8005f86:	4413      	add	r3, r2
 8005f88:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005f8c:	461a      	mov	r2, r3
 8005f8e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005f92:	6093      	str	r3, [r2, #8]
 8005f94:	e07e      	b.n	8006094 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8005f96:	683a      	ldr	r2, [r7, #0]
 8005f98:	4613      	mov	r3, r2
 8005f9a:	00db      	lsls	r3, r3, #3
 8005f9c:	4413      	add	r3, r2
 8005f9e:	009b      	lsls	r3, r3, #2
 8005fa0:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005fa4:	687a      	ldr	r2, [r7, #4]
 8005fa6:	4413      	add	r3, r2
 8005fa8:	3304      	adds	r3, #4
 8005faa:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8005fac:	68fb      	ldr	r3, [r7, #12]
 8005fae:	6a1a      	ldr	r2, [r3, #32]
 8005fb0:	683b      	ldr	r3, [r7, #0]
 8005fb2:	0159      	lsls	r1, r3, #5
 8005fb4:	69bb      	ldr	r3, [r7, #24]
 8005fb6:	440b      	add	r3, r1
 8005fb8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005fbc:	691b      	ldr	r3, [r3, #16]
 8005fbe:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005fc2:	1ad2      	subs	r2, r2, r3
 8005fc4:	68fb      	ldr	r3, [r7, #12]
 8005fc6:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 8005fc8:	683b      	ldr	r3, [r7, #0]
 8005fca:	2b00      	cmp	r3, #0
 8005fcc:	d114      	bne.n	8005ff8 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8005fce:	68fb      	ldr	r3, [r7, #12]
 8005fd0:	691b      	ldr	r3, [r3, #16]
 8005fd2:	2b00      	cmp	r3, #0
 8005fd4:	d109      	bne.n	8005fea <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	6818      	ldr	r0, [r3, #0]
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8005fe0:	461a      	mov	r2, r3
 8005fe2:	2101      	movs	r1, #1
 8005fe4:	f003 fd78 	bl	8009ad8 <USB_EP0_OutStart>
 8005fe8:	e006      	b.n	8005ff8 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	68da      	ldr	r2, [r3, #12]
 8005fee:	68fb      	ldr	r3, [r7, #12]
 8005ff0:	695b      	ldr	r3, [r3, #20]
 8005ff2:	441a      	add	r2, r3
 8005ff4:	68fb      	ldr	r3, [r7, #12]
 8005ff6:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8005ff8:	683b      	ldr	r3, [r7, #0]
 8005ffa:	b2db      	uxtb	r3, r3
 8005ffc:	4619      	mov	r1, r3
 8005ffe:	6878      	ldr	r0, [r7, #4]
 8006000:	f017 fbdc 	bl	801d7bc <HAL_PCD_DataOutStageCallback>
 8006004:	e046      	b.n	8006094 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8006006:	697b      	ldr	r3, [r7, #20]
 8006008:	4a26      	ldr	r2, [pc, #152]	@ (80060a4 <PCD_EP_OutXfrComplete_int+0x1cc>)
 800600a:	4293      	cmp	r3, r2
 800600c:	d124      	bne.n	8006058 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 800600e:	693b      	ldr	r3, [r7, #16]
 8006010:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006014:	2b00      	cmp	r3, #0
 8006016:	d00a      	beq.n	800602e <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8006018:	683b      	ldr	r3, [r7, #0]
 800601a:	015a      	lsls	r2, r3, #5
 800601c:	69bb      	ldr	r3, [r7, #24]
 800601e:	4413      	add	r3, r2
 8006020:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006024:	461a      	mov	r2, r3
 8006026:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800602a:	6093      	str	r3, [r2, #8]
 800602c:	e032      	b.n	8006094 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800602e:	693b      	ldr	r3, [r7, #16]
 8006030:	f003 0320 	and.w	r3, r3, #32
 8006034:	2b00      	cmp	r3, #0
 8006036:	d008      	beq.n	800604a <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8006038:	683b      	ldr	r3, [r7, #0]
 800603a:	015a      	lsls	r2, r3, #5
 800603c:	69bb      	ldr	r3, [r7, #24]
 800603e:	4413      	add	r3, r2
 8006040:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006044:	461a      	mov	r2, r3
 8006046:	2320      	movs	r3, #32
 8006048:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800604a:	683b      	ldr	r3, [r7, #0]
 800604c:	b2db      	uxtb	r3, r3
 800604e:	4619      	mov	r1, r3
 8006050:	6878      	ldr	r0, [r7, #4]
 8006052:	f017 fbb3 	bl	801d7bc <HAL_PCD_DataOutStageCallback>
 8006056:	e01d      	b.n	8006094 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8006058:	683b      	ldr	r3, [r7, #0]
 800605a:	2b00      	cmp	r3, #0
 800605c:	d114      	bne.n	8006088 <PCD_EP_OutXfrComplete_int+0x1b0>
 800605e:	6879      	ldr	r1, [r7, #4]
 8006060:	683a      	ldr	r2, [r7, #0]
 8006062:	4613      	mov	r3, r2
 8006064:	00db      	lsls	r3, r3, #3
 8006066:	4413      	add	r3, r2
 8006068:	009b      	lsls	r3, r3, #2
 800606a:	440b      	add	r3, r1
 800606c:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	2b00      	cmp	r3, #0
 8006074:	d108      	bne.n	8006088 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	6818      	ldr	r0, [r3, #0]
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8006080:	461a      	mov	r2, r3
 8006082:	2100      	movs	r1, #0
 8006084:	f003 fd28 	bl	8009ad8 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8006088:	683b      	ldr	r3, [r7, #0]
 800608a:	b2db      	uxtb	r3, r3
 800608c:	4619      	mov	r1, r3
 800608e:	6878      	ldr	r0, [r7, #4]
 8006090:	f017 fb94 	bl	801d7bc <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8006094:	2300      	movs	r3, #0
}
 8006096:	4618      	mov	r0, r3
 8006098:	3720      	adds	r7, #32
 800609a:	46bd      	mov	sp, r7
 800609c:	bd80      	pop	{r7, pc}
 800609e:	bf00      	nop
 80060a0:	4f54300a 	.word	0x4f54300a
 80060a4:	4f54310a 	.word	0x4f54310a

080060a8 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80060a8:	b580      	push	{r7, lr}
 80060aa:	b086      	sub	sp, #24
 80060ac:	af00      	add	r7, sp, #0
 80060ae:	6078      	str	r0, [r7, #4]
 80060b0:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80060b8:	697b      	ldr	r3, [r7, #20]
 80060ba:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 80060bc:	697b      	ldr	r3, [r7, #20]
 80060be:	333c      	adds	r3, #60	@ 0x3c
 80060c0:	3304      	adds	r3, #4
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80060c6:	683b      	ldr	r3, [r7, #0]
 80060c8:	015a      	lsls	r2, r3, #5
 80060ca:	693b      	ldr	r3, [r7, #16]
 80060cc:	4413      	add	r3, r2
 80060ce:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80060d2:	689b      	ldr	r3, [r3, #8]
 80060d4:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80060d6:	68fb      	ldr	r3, [r7, #12]
 80060d8:	4a15      	ldr	r2, [pc, #84]	@ (8006130 <PCD_EP_OutSetupPacket_int+0x88>)
 80060da:	4293      	cmp	r3, r2
 80060dc:	d90e      	bls.n	80060fc <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80060de:	68bb      	ldr	r3, [r7, #8]
 80060e0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80060e4:	2b00      	cmp	r3, #0
 80060e6:	d009      	beq.n	80060fc <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80060e8:	683b      	ldr	r3, [r7, #0]
 80060ea:	015a      	lsls	r2, r3, #5
 80060ec:	693b      	ldr	r3, [r7, #16]
 80060ee:	4413      	add	r3, r2
 80060f0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80060f4:	461a      	mov	r2, r3
 80060f6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80060fa:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 80060fc:	6878      	ldr	r0, [r7, #4]
 80060fe:	f017 fb4b 	bl	801d798 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8006102:	68fb      	ldr	r3, [r7, #12]
 8006104:	4a0a      	ldr	r2, [pc, #40]	@ (8006130 <PCD_EP_OutSetupPacket_int+0x88>)
 8006106:	4293      	cmp	r3, r2
 8006108:	d90c      	bls.n	8006124 <PCD_EP_OutSetupPacket_int+0x7c>
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	799b      	ldrb	r3, [r3, #6]
 800610e:	2b01      	cmp	r3, #1
 8006110:	d108      	bne.n	8006124 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	6818      	ldr	r0, [r3, #0]
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800611c:	461a      	mov	r2, r3
 800611e:	2101      	movs	r1, #1
 8006120:	f003 fcda 	bl	8009ad8 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8006124:	2300      	movs	r3, #0
}
 8006126:	4618      	mov	r0, r3
 8006128:	3718      	adds	r7, #24
 800612a:	46bd      	mov	sp, r7
 800612c:	bd80      	pop	{r7, pc}
 800612e:	bf00      	nop
 8006130:	4f54300a 	.word	0x4f54300a

08006134 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8006134:	b480      	push	{r7}
 8006136:	b085      	sub	sp, #20
 8006138:	af00      	add	r7, sp, #0
 800613a:	6078      	str	r0, [r7, #4]
 800613c:	460b      	mov	r3, r1
 800613e:	70fb      	strb	r3, [r7, #3]
 8006140:	4613      	mov	r3, r2
 8006142:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800614a:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 800614c:	78fb      	ldrb	r3, [r7, #3]
 800614e:	2b00      	cmp	r3, #0
 8006150:	d107      	bne.n	8006162 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8006152:	883b      	ldrh	r3, [r7, #0]
 8006154:	0419      	lsls	r1, r3, #16
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	68ba      	ldr	r2, [r7, #8]
 800615c:	430a      	orrs	r2, r1
 800615e:	629a      	str	r2, [r3, #40]	@ 0x28
 8006160:	e028      	b.n	80061b4 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006168:	0c1b      	lsrs	r3, r3, #16
 800616a:	68ba      	ldr	r2, [r7, #8]
 800616c:	4413      	add	r3, r2
 800616e:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8006170:	2300      	movs	r3, #0
 8006172:	73fb      	strb	r3, [r7, #15]
 8006174:	e00d      	b.n	8006192 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	681a      	ldr	r2, [r3, #0]
 800617a:	7bfb      	ldrb	r3, [r7, #15]
 800617c:	3340      	adds	r3, #64	@ 0x40
 800617e:	009b      	lsls	r3, r3, #2
 8006180:	4413      	add	r3, r2
 8006182:	685b      	ldr	r3, [r3, #4]
 8006184:	0c1b      	lsrs	r3, r3, #16
 8006186:	68ba      	ldr	r2, [r7, #8]
 8006188:	4413      	add	r3, r2
 800618a:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800618c:	7bfb      	ldrb	r3, [r7, #15]
 800618e:	3301      	adds	r3, #1
 8006190:	73fb      	strb	r3, [r7, #15]
 8006192:	7bfa      	ldrb	r2, [r7, #15]
 8006194:	78fb      	ldrb	r3, [r7, #3]
 8006196:	3b01      	subs	r3, #1
 8006198:	429a      	cmp	r2, r3
 800619a:	d3ec      	bcc.n	8006176 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 800619c:	883b      	ldrh	r3, [r7, #0]
 800619e:	0418      	lsls	r0, r3, #16
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	6819      	ldr	r1, [r3, #0]
 80061a4:	78fb      	ldrb	r3, [r7, #3]
 80061a6:	3b01      	subs	r3, #1
 80061a8:	68ba      	ldr	r2, [r7, #8]
 80061aa:	4302      	orrs	r2, r0
 80061ac:	3340      	adds	r3, #64	@ 0x40
 80061ae:	009b      	lsls	r3, r3, #2
 80061b0:	440b      	add	r3, r1
 80061b2:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 80061b4:	2300      	movs	r3, #0
}
 80061b6:	4618      	mov	r0, r3
 80061b8:	3714      	adds	r7, #20
 80061ba:	46bd      	mov	sp, r7
 80061bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061c0:	4770      	bx	lr

080061c2 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 80061c2:	b480      	push	{r7}
 80061c4:	b083      	sub	sp, #12
 80061c6:	af00      	add	r7, sp, #0
 80061c8:	6078      	str	r0, [r7, #4]
 80061ca:	460b      	mov	r3, r1
 80061cc:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	887a      	ldrh	r2, [r7, #2]
 80061d4:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 80061d6:	2300      	movs	r3, #0
}
 80061d8:	4618      	mov	r0, r3
 80061da:	370c      	adds	r7, #12
 80061dc:	46bd      	mov	sp, r7
 80061de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061e2:	4770      	bx	lr

080061e4 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80061e4:	b480      	push	{r7}
 80061e6:	b085      	sub	sp, #20
 80061e8:	af00      	add	r7, sp, #0
 80061ea:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	2201      	movs	r2, #1
 80061f6:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	2200      	movs	r2, #0
 80061fe:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8006202:	68fb      	ldr	r3, [r7, #12]
 8006204:	699b      	ldr	r3, [r3, #24]
 8006206:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800620a:	68fb      	ldr	r3, [r7, #12]
 800620c:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 800620e:	68fb      	ldr	r3, [r7, #12]
 8006210:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8006212:	4b05      	ldr	r3, [pc, #20]	@ (8006228 <HAL_PCDEx_ActivateLPM+0x44>)
 8006214:	4313      	orrs	r3, r2
 8006216:	68fa      	ldr	r2, [r7, #12]
 8006218:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 800621a:	2300      	movs	r3, #0
}
 800621c:	4618      	mov	r0, r3
 800621e:	3714      	adds	r7, #20
 8006220:	46bd      	mov	sp, r7
 8006222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006226:	4770      	bx	lr
 8006228:	10000003 	.word	0x10000003

0800622c <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 800622c:	b580      	push	{r7, lr}
 800622e:	b082      	sub	sp, #8
 8006230:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8006232:	2300      	movs	r3, #0
 8006234:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8006236:	4b23      	ldr	r3, [pc, #140]	@ (80062c4 <HAL_PWREx_EnableOverDrive+0x98>)
 8006238:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800623a:	4a22      	ldr	r2, [pc, #136]	@ (80062c4 <HAL_PWREx_EnableOverDrive+0x98>)
 800623c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006240:	6413      	str	r3, [r2, #64]	@ 0x40
 8006242:	4b20      	ldr	r3, [pc, #128]	@ (80062c4 <HAL_PWREx_EnableOverDrive+0x98>)
 8006244:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006246:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800624a:	603b      	str	r3, [r7, #0]
 800624c:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800624e:	4b1e      	ldr	r3, [pc, #120]	@ (80062c8 <HAL_PWREx_EnableOverDrive+0x9c>)
 8006250:	681b      	ldr	r3, [r3, #0]
 8006252:	4a1d      	ldr	r2, [pc, #116]	@ (80062c8 <HAL_PWREx_EnableOverDrive+0x9c>)
 8006254:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006258:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800625a:	f7fc f94f 	bl	80024fc <HAL_GetTick>
 800625e:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8006260:	e009      	b.n	8006276 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8006262:	f7fc f94b 	bl	80024fc <HAL_GetTick>
 8006266:	4602      	mov	r2, r0
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	1ad3      	subs	r3, r2, r3
 800626c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8006270:	d901      	bls.n	8006276 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8006272:	2303      	movs	r3, #3
 8006274:	e022      	b.n	80062bc <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8006276:	4b14      	ldr	r3, [pc, #80]	@ (80062c8 <HAL_PWREx_EnableOverDrive+0x9c>)
 8006278:	685b      	ldr	r3, [r3, #4]
 800627a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800627e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006282:	d1ee      	bne.n	8006262 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8006284:	4b10      	ldr	r3, [pc, #64]	@ (80062c8 <HAL_PWREx_EnableOverDrive+0x9c>)
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	4a0f      	ldr	r2, [pc, #60]	@ (80062c8 <HAL_PWREx_EnableOverDrive+0x9c>)
 800628a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800628e:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8006290:	f7fc f934 	bl	80024fc <HAL_GetTick>
 8006294:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8006296:	e009      	b.n	80062ac <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8006298:	f7fc f930 	bl	80024fc <HAL_GetTick>
 800629c:	4602      	mov	r2, r0
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	1ad3      	subs	r3, r2, r3
 80062a2:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80062a6:	d901      	bls.n	80062ac <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 80062a8:	2303      	movs	r3, #3
 80062aa:	e007      	b.n	80062bc <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80062ac:	4b06      	ldr	r3, [pc, #24]	@ (80062c8 <HAL_PWREx_EnableOverDrive+0x9c>)
 80062ae:	685b      	ldr	r3, [r3, #4]
 80062b0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80062b4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80062b8:	d1ee      	bne.n	8006298 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 80062ba:	2300      	movs	r3, #0
}
 80062bc:	4618      	mov	r0, r3
 80062be:	3708      	adds	r7, #8
 80062c0:	46bd      	mov	sp, r7
 80062c2:	bd80      	pop	{r7, pc}
 80062c4:	40023800 	.word	0x40023800
 80062c8:	40007000 	.word	0x40007000

080062cc <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80062cc:	b580      	push	{r7, lr}
 80062ce:	b086      	sub	sp, #24
 80062d0:	af00      	add	r7, sp, #0
 80062d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 80062d4:	2300      	movs	r3, #0
 80062d6:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	2b00      	cmp	r3, #0
 80062dc:	d101      	bne.n	80062e2 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 80062de:	2301      	movs	r3, #1
 80062e0:	e29b      	b.n	800681a <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	f003 0301 	and.w	r3, r3, #1
 80062ea:	2b00      	cmp	r3, #0
 80062ec:	f000 8087 	beq.w	80063fe <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80062f0:	4b96      	ldr	r3, [pc, #600]	@ (800654c <HAL_RCC_OscConfig+0x280>)
 80062f2:	689b      	ldr	r3, [r3, #8]
 80062f4:	f003 030c 	and.w	r3, r3, #12
 80062f8:	2b04      	cmp	r3, #4
 80062fa:	d00c      	beq.n	8006316 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80062fc:	4b93      	ldr	r3, [pc, #588]	@ (800654c <HAL_RCC_OscConfig+0x280>)
 80062fe:	689b      	ldr	r3, [r3, #8]
 8006300:	f003 030c 	and.w	r3, r3, #12
 8006304:	2b08      	cmp	r3, #8
 8006306:	d112      	bne.n	800632e <HAL_RCC_OscConfig+0x62>
 8006308:	4b90      	ldr	r3, [pc, #576]	@ (800654c <HAL_RCC_OscConfig+0x280>)
 800630a:	685b      	ldr	r3, [r3, #4]
 800630c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006310:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006314:	d10b      	bne.n	800632e <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006316:	4b8d      	ldr	r3, [pc, #564]	@ (800654c <HAL_RCC_OscConfig+0x280>)
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800631e:	2b00      	cmp	r3, #0
 8006320:	d06c      	beq.n	80063fc <HAL_RCC_OscConfig+0x130>
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	685b      	ldr	r3, [r3, #4]
 8006326:	2b00      	cmp	r3, #0
 8006328:	d168      	bne.n	80063fc <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800632a:	2301      	movs	r3, #1
 800632c:	e275      	b.n	800681a <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	685b      	ldr	r3, [r3, #4]
 8006332:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006336:	d106      	bne.n	8006346 <HAL_RCC_OscConfig+0x7a>
 8006338:	4b84      	ldr	r3, [pc, #528]	@ (800654c <HAL_RCC_OscConfig+0x280>)
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	4a83      	ldr	r2, [pc, #524]	@ (800654c <HAL_RCC_OscConfig+0x280>)
 800633e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006342:	6013      	str	r3, [r2, #0]
 8006344:	e02e      	b.n	80063a4 <HAL_RCC_OscConfig+0xd8>
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	685b      	ldr	r3, [r3, #4]
 800634a:	2b00      	cmp	r3, #0
 800634c:	d10c      	bne.n	8006368 <HAL_RCC_OscConfig+0x9c>
 800634e:	4b7f      	ldr	r3, [pc, #508]	@ (800654c <HAL_RCC_OscConfig+0x280>)
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	4a7e      	ldr	r2, [pc, #504]	@ (800654c <HAL_RCC_OscConfig+0x280>)
 8006354:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006358:	6013      	str	r3, [r2, #0]
 800635a:	4b7c      	ldr	r3, [pc, #496]	@ (800654c <HAL_RCC_OscConfig+0x280>)
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	4a7b      	ldr	r2, [pc, #492]	@ (800654c <HAL_RCC_OscConfig+0x280>)
 8006360:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006364:	6013      	str	r3, [r2, #0]
 8006366:	e01d      	b.n	80063a4 <HAL_RCC_OscConfig+0xd8>
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	685b      	ldr	r3, [r3, #4]
 800636c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006370:	d10c      	bne.n	800638c <HAL_RCC_OscConfig+0xc0>
 8006372:	4b76      	ldr	r3, [pc, #472]	@ (800654c <HAL_RCC_OscConfig+0x280>)
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	4a75      	ldr	r2, [pc, #468]	@ (800654c <HAL_RCC_OscConfig+0x280>)
 8006378:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800637c:	6013      	str	r3, [r2, #0]
 800637e:	4b73      	ldr	r3, [pc, #460]	@ (800654c <HAL_RCC_OscConfig+0x280>)
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	4a72      	ldr	r2, [pc, #456]	@ (800654c <HAL_RCC_OscConfig+0x280>)
 8006384:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006388:	6013      	str	r3, [r2, #0]
 800638a:	e00b      	b.n	80063a4 <HAL_RCC_OscConfig+0xd8>
 800638c:	4b6f      	ldr	r3, [pc, #444]	@ (800654c <HAL_RCC_OscConfig+0x280>)
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	4a6e      	ldr	r2, [pc, #440]	@ (800654c <HAL_RCC_OscConfig+0x280>)
 8006392:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006396:	6013      	str	r3, [r2, #0]
 8006398:	4b6c      	ldr	r3, [pc, #432]	@ (800654c <HAL_RCC_OscConfig+0x280>)
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	4a6b      	ldr	r2, [pc, #428]	@ (800654c <HAL_RCC_OscConfig+0x280>)
 800639e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80063a2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	685b      	ldr	r3, [r3, #4]
 80063a8:	2b00      	cmp	r3, #0
 80063aa:	d013      	beq.n	80063d4 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80063ac:	f7fc f8a6 	bl	80024fc <HAL_GetTick>
 80063b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80063b2:	e008      	b.n	80063c6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80063b4:	f7fc f8a2 	bl	80024fc <HAL_GetTick>
 80063b8:	4602      	mov	r2, r0
 80063ba:	693b      	ldr	r3, [r7, #16]
 80063bc:	1ad3      	subs	r3, r2, r3
 80063be:	2b64      	cmp	r3, #100	@ 0x64
 80063c0:	d901      	bls.n	80063c6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80063c2:	2303      	movs	r3, #3
 80063c4:	e229      	b.n	800681a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80063c6:	4b61      	ldr	r3, [pc, #388]	@ (800654c <HAL_RCC_OscConfig+0x280>)
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80063ce:	2b00      	cmp	r3, #0
 80063d0:	d0f0      	beq.n	80063b4 <HAL_RCC_OscConfig+0xe8>
 80063d2:	e014      	b.n	80063fe <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80063d4:	f7fc f892 	bl	80024fc <HAL_GetTick>
 80063d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80063da:	e008      	b.n	80063ee <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80063dc:	f7fc f88e 	bl	80024fc <HAL_GetTick>
 80063e0:	4602      	mov	r2, r0
 80063e2:	693b      	ldr	r3, [r7, #16]
 80063e4:	1ad3      	subs	r3, r2, r3
 80063e6:	2b64      	cmp	r3, #100	@ 0x64
 80063e8:	d901      	bls.n	80063ee <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80063ea:	2303      	movs	r3, #3
 80063ec:	e215      	b.n	800681a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80063ee:	4b57      	ldr	r3, [pc, #348]	@ (800654c <HAL_RCC_OscConfig+0x280>)
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80063f6:	2b00      	cmp	r3, #0
 80063f8:	d1f0      	bne.n	80063dc <HAL_RCC_OscConfig+0x110>
 80063fa:	e000      	b.n	80063fe <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80063fc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	f003 0302 	and.w	r3, r3, #2
 8006406:	2b00      	cmp	r3, #0
 8006408:	d069      	beq.n	80064de <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800640a:	4b50      	ldr	r3, [pc, #320]	@ (800654c <HAL_RCC_OscConfig+0x280>)
 800640c:	689b      	ldr	r3, [r3, #8]
 800640e:	f003 030c 	and.w	r3, r3, #12
 8006412:	2b00      	cmp	r3, #0
 8006414:	d00b      	beq.n	800642e <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006416:	4b4d      	ldr	r3, [pc, #308]	@ (800654c <HAL_RCC_OscConfig+0x280>)
 8006418:	689b      	ldr	r3, [r3, #8]
 800641a:	f003 030c 	and.w	r3, r3, #12
 800641e:	2b08      	cmp	r3, #8
 8006420:	d11c      	bne.n	800645c <HAL_RCC_OscConfig+0x190>
 8006422:	4b4a      	ldr	r3, [pc, #296]	@ (800654c <HAL_RCC_OscConfig+0x280>)
 8006424:	685b      	ldr	r3, [r3, #4]
 8006426:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800642a:	2b00      	cmp	r3, #0
 800642c:	d116      	bne.n	800645c <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800642e:	4b47      	ldr	r3, [pc, #284]	@ (800654c <HAL_RCC_OscConfig+0x280>)
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	f003 0302 	and.w	r3, r3, #2
 8006436:	2b00      	cmp	r3, #0
 8006438:	d005      	beq.n	8006446 <HAL_RCC_OscConfig+0x17a>
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	68db      	ldr	r3, [r3, #12]
 800643e:	2b01      	cmp	r3, #1
 8006440:	d001      	beq.n	8006446 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8006442:	2301      	movs	r3, #1
 8006444:	e1e9      	b.n	800681a <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006446:	4b41      	ldr	r3, [pc, #260]	@ (800654c <HAL_RCC_OscConfig+0x280>)
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	691b      	ldr	r3, [r3, #16]
 8006452:	00db      	lsls	r3, r3, #3
 8006454:	493d      	ldr	r1, [pc, #244]	@ (800654c <HAL_RCC_OscConfig+0x280>)
 8006456:	4313      	orrs	r3, r2
 8006458:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800645a:	e040      	b.n	80064de <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	68db      	ldr	r3, [r3, #12]
 8006460:	2b00      	cmp	r3, #0
 8006462:	d023      	beq.n	80064ac <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006464:	4b39      	ldr	r3, [pc, #228]	@ (800654c <HAL_RCC_OscConfig+0x280>)
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	4a38      	ldr	r2, [pc, #224]	@ (800654c <HAL_RCC_OscConfig+0x280>)
 800646a:	f043 0301 	orr.w	r3, r3, #1
 800646e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006470:	f7fc f844 	bl	80024fc <HAL_GetTick>
 8006474:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006476:	e008      	b.n	800648a <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006478:	f7fc f840 	bl	80024fc <HAL_GetTick>
 800647c:	4602      	mov	r2, r0
 800647e:	693b      	ldr	r3, [r7, #16]
 8006480:	1ad3      	subs	r3, r2, r3
 8006482:	2b02      	cmp	r3, #2
 8006484:	d901      	bls.n	800648a <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8006486:	2303      	movs	r3, #3
 8006488:	e1c7      	b.n	800681a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800648a:	4b30      	ldr	r3, [pc, #192]	@ (800654c <HAL_RCC_OscConfig+0x280>)
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	f003 0302 	and.w	r3, r3, #2
 8006492:	2b00      	cmp	r3, #0
 8006494:	d0f0      	beq.n	8006478 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006496:	4b2d      	ldr	r3, [pc, #180]	@ (800654c <HAL_RCC_OscConfig+0x280>)
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	691b      	ldr	r3, [r3, #16]
 80064a2:	00db      	lsls	r3, r3, #3
 80064a4:	4929      	ldr	r1, [pc, #164]	@ (800654c <HAL_RCC_OscConfig+0x280>)
 80064a6:	4313      	orrs	r3, r2
 80064a8:	600b      	str	r3, [r1, #0]
 80064aa:	e018      	b.n	80064de <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80064ac:	4b27      	ldr	r3, [pc, #156]	@ (800654c <HAL_RCC_OscConfig+0x280>)
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	4a26      	ldr	r2, [pc, #152]	@ (800654c <HAL_RCC_OscConfig+0x280>)
 80064b2:	f023 0301 	bic.w	r3, r3, #1
 80064b6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80064b8:	f7fc f820 	bl	80024fc <HAL_GetTick>
 80064bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80064be:	e008      	b.n	80064d2 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80064c0:	f7fc f81c 	bl	80024fc <HAL_GetTick>
 80064c4:	4602      	mov	r2, r0
 80064c6:	693b      	ldr	r3, [r7, #16]
 80064c8:	1ad3      	subs	r3, r2, r3
 80064ca:	2b02      	cmp	r3, #2
 80064cc:	d901      	bls.n	80064d2 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80064ce:	2303      	movs	r3, #3
 80064d0:	e1a3      	b.n	800681a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80064d2:	4b1e      	ldr	r3, [pc, #120]	@ (800654c <HAL_RCC_OscConfig+0x280>)
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	f003 0302 	and.w	r3, r3, #2
 80064da:	2b00      	cmp	r3, #0
 80064dc:	d1f0      	bne.n	80064c0 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	f003 0308 	and.w	r3, r3, #8
 80064e6:	2b00      	cmp	r3, #0
 80064e8:	d038      	beq.n	800655c <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	695b      	ldr	r3, [r3, #20]
 80064ee:	2b00      	cmp	r3, #0
 80064f0:	d019      	beq.n	8006526 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80064f2:	4b16      	ldr	r3, [pc, #88]	@ (800654c <HAL_RCC_OscConfig+0x280>)
 80064f4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80064f6:	4a15      	ldr	r2, [pc, #84]	@ (800654c <HAL_RCC_OscConfig+0x280>)
 80064f8:	f043 0301 	orr.w	r3, r3, #1
 80064fc:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80064fe:	f7fb fffd 	bl	80024fc <HAL_GetTick>
 8006502:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006504:	e008      	b.n	8006518 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006506:	f7fb fff9 	bl	80024fc <HAL_GetTick>
 800650a:	4602      	mov	r2, r0
 800650c:	693b      	ldr	r3, [r7, #16]
 800650e:	1ad3      	subs	r3, r2, r3
 8006510:	2b02      	cmp	r3, #2
 8006512:	d901      	bls.n	8006518 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8006514:	2303      	movs	r3, #3
 8006516:	e180      	b.n	800681a <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006518:	4b0c      	ldr	r3, [pc, #48]	@ (800654c <HAL_RCC_OscConfig+0x280>)
 800651a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800651c:	f003 0302 	and.w	r3, r3, #2
 8006520:	2b00      	cmp	r3, #0
 8006522:	d0f0      	beq.n	8006506 <HAL_RCC_OscConfig+0x23a>
 8006524:	e01a      	b.n	800655c <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006526:	4b09      	ldr	r3, [pc, #36]	@ (800654c <HAL_RCC_OscConfig+0x280>)
 8006528:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800652a:	4a08      	ldr	r2, [pc, #32]	@ (800654c <HAL_RCC_OscConfig+0x280>)
 800652c:	f023 0301 	bic.w	r3, r3, #1
 8006530:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006532:	f7fb ffe3 	bl	80024fc <HAL_GetTick>
 8006536:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006538:	e00a      	b.n	8006550 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800653a:	f7fb ffdf 	bl	80024fc <HAL_GetTick>
 800653e:	4602      	mov	r2, r0
 8006540:	693b      	ldr	r3, [r7, #16]
 8006542:	1ad3      	subs	r3, r2, r3
 8006544:	2b02      	cmp	r3, #2
 8006546:	d903      	bls.n	8006550 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8006548:	2303      	movs	r3, #3
 800654a:	e166      	b.n	800681a <HAL_RCC_OscConfig+0x54e>
 800654c:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006550:	4b92      	ldr	r3, [pc, #584]	@ (800679c <HAL_RCC_OscConfig+0x4d0>)
 8006552:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006554:	f003 0302 	and.w	r3, r3, #2
 8006558:	2b00      	cmp	r3, #0
 800655a:	d1ee      	bne.n	800653a <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	f003 0304 	and.w	r3, r3, #4
 8006564:	2b00      	cmp	r3, #0
 8006566:	f000 80a4 	beq.w	80066b2 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800656a:	4b8c      	ldr	r3, [pc, #560]	@ (800679c <HAL_RCC_OscConfig+0x4d0>)
 800656c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800656e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006572:	2b00      	cmp	r3, #0
 8006574:	d10d      	bne.n	8006592 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8006576:	4b89      	ldr	r3, [pc, #548]	@ (800679c <HAL_RCC_OscConfig+0x4d0>)
 8006578:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800657a:	4a88      	ldr	r2, [pc, #544]	@ (800679c <HAL_RCC_OscConfig+0x4d0>)
 800657c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006580:	6413      	str	r3, [r2, #64]	@ 0x40
 8006582:	4b86      	ldr	r3, [pc, #536]	@ (800679c <HAL_RCC_OscConfig+0x4d0>)
 8006584:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006586:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800658a:	60bb      	str	r3, [r7, #8]
 800658c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800658e:	2301      	movs	r3, #1
 8006590:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006592:	4b83      	ldr	r3, [pc, #524]	@ (80067a0 <HAL_RCC_OscConfig+0x4d4>)
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800659a:	2b00      	cmp	r3, #0
 800659c:	d118      	bne.n	80065d0 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 800659e:	4b80      	ldr	r3, [pc, #512]	@ (80067a0 <HAL_RCC_OscConfig+0x4d4>)
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	4a7f      	ldr	r2, [pc, #508]	@ (80067a0 <HAL_RCC_OscConfig+0x4d4>)
 80065a4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80065a8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80065aa:	f7fb ffa7 	bl	80024fc <HAL_GetTick>
 80065ae:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80065b0:	e008      	b.n	80065c4 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80065b2:	f7fb ffa3 	bl	80024fc <HAL_GetTick>
 80065b6:	4602      	mov	r2, r0
 80065b8:	693b      	ldr	r3, [r7, #16]
 80065ba:	1ad3      	subs	r3, r2, r3
 80065bc:	2b64      	cmp	r3, #100	@ 0x64
 80065be:	d901      	bls.n	80065c4 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 80065c0:	2303      	movs	r3, #3
 80065c2:	e12a      	b.n	800681a <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80065c4:	4b76      	ldr	r3, [pc, #472]	@ (80067a0 <HAL_RCC_OscConfig+0x4d4>)
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80065cc:	2b00      	cmp	r3, #0
 80065ce:	d0f0      	beq.n	80065b2 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	689b      	ldr	r3, [r3, #8]
 80065d4:	2b01      	cmp	r3, #1
 80065d6:	d106      	bne.n	80065e6 <HAL_RCC_OscConfig+0x31a>
 80065d8:	4b70      	ldr	r3, [pc, #448]	@ (800679c <HAL_RCC_OscConfig+0x4d0>)
 80065da:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80065dc:	4a6f      	ldr	r2, [pc, #444]	@ (800679c <HAL_RCC_OscConfig+0x4d0>)
 80065de:	f043 0301 	orr.w	r3, r3, #1
 80065e2:	6713      	str	r3, [r2, #112]	@ 0x70
 80065e4:	e02d      	b.n	8006642 <HAL_RCC_OscConfig+0x376>
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	689b      	ldr	r3, [r3, #8]
 80065ea:	2b00      	cmp	r3, #0
 80065ec:	d10c      	bne.n	8006608 <HAL_RCC_OscConfig+0x33c>
 80065ee:	4b6b      	ldr	r3, [pc, #428]	@ (800679c <HAL_RCC_OscConfig+0x4d0>)
 80065f0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80065f2:	4a6a      	ldr	r2, [pc, #424]	@ (800679c <HAL_RCC_OscConfig+0x4d0>)
 80065f4:	f023 0301 	bic.w	r3, r3, #1
 80065f8:	6713      	str	r3, [r2, #112]	@ 0x70
 80065fa:	4b68      	ldr	r3, [pc, #416]	@ (800679c <HAL_RCC_OscConfig+0x4d0>)
 80065fc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80065fe:	4a67      	ldr	r2, [pc, #412]	@ (800679c <HAL_RCC_OscConfig+0x4d0>)
 8006600:	f023 0304 	bic.w	r3, r3, #4
 8006604:	6713      	str	r3, [r2, #112]	@ 0x70
 8006606:	e01c      	b.n	8006642 <HAL_RCC_OscConfig+0x376>
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	689b      	ldr	r3, [r3, #8]
 800660c:	2b05      	cmp	r3, #5
 800660e:	d10c      	bne.n	800662a <HAL_RCC_OscConfig+0x35e>
 8006610:	4b62      	ldr	r3, [pc, #392]	@ (800679c <HAL_RCC_OscConfig+0x4d0>)
 8006612:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006614:	4a61      	ldr	r2, [pc, #388]	@ (800679c <HAL_RCC_OscConfig+0x4d0>)
 8006616:	f043 0304 	orr.w	r3, r3, #4
 800661a:	6713      	str	r3, [r2, #112]	@ 0x70
 800661c:	4b5f      	ldr	r3, [pc, #380]	@ (800679c <HAL_RCC_OscConfig+0x4d0>)
 800661e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006620:	4a5e      	ldr	r2, [pc, #376]	@ (800679c <HAL_RCC_OscConfig+0x4d0>)
 8006622:	f043 0301 	orr.w	r3, r3, #1
 8006626:	6713      	str	r3, [r2, #112]	@ 0x70
 8006628:	e00b      	b.n	8006642 <HAL_RCC_OscConfig+0x376>
 800662a:	4b5c      	ldr	r3, [pc, #368]	@ (800679c <HAL_RCC_OscConfig+0x4d0>)
 800662c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800662e:	4a5b      	ldr	r2, [pc, #364]	@ (800679c <HAL_RCC_OscConfig+0x4d0>)
 8006630:	f023 0301 	bic.w	r3, r3, #1
 8006634:	6713      	str	r3, [r2, #112]	@ 0x70
 8006636:	4b59      	ldr	r3, [pc, #356]	@ (800679c <HAL_RCC_OscConfig+0x4d0>)
 8006638:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800663a:	4a58      	ldr	r2, [pc, #352]	@ (800679c <HAL_RCC_OscConfig+0x4d0>)
 800663c:	f023 0304 	bic.w	r3, r3, #4
 8006640:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	689b      	ldr	r3, [r3, #8]
 8006646:	2b00      	cmp	r3, #0
 8006648:	d015      	beq.n	8006676 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800664a:	f7fb ff57 	bl	80024fc <HAL_GetTick>
 800664e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006650:	e00a      	b.n	8006668 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006652:	f7fb ff53 	bl	80024fc <HAL_GetTick>
 8006656:	4602      	mov	r2, r0
 8006658:	693b      	ldr	r3, [r7, #16]
 800665a:	1ad3      	subs	r3, r2, r3
 800665c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006660:	4293      	cmp	r3, r2
 8006662:	d901      	bls.n	8006668 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8006664:	2303      	movs	r3, #3
 8006666:	e0d8      	b.n	800681a <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006668:	4b4c      	ldr	r3, [pc, #304]	@ (800679c <HAL_RCC_OscConfig+0x4d0>)
 800666a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800666c:	f003 0302 	and.w	r3, r3, #2
 8006670:	2b00      	cmp	r3, #0
 8006672:	d0ee      	beq.n	8006652 <HAL_RCC_OscConfig+0x386>
 8006674:	e014      	b.n	80066a0 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006676:	f7fb ff41 	bl	80024fc <HAL_GetTick>
 800667a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800667c:	e00a      	b.n	8006694 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800667e:	f7fb ff3d 	bl	80024fc <HAL_GetTick>
 8006682:	4602      	mov	r2, r0
 8006684:	693b      	ldr	r3, [r7, #16]
 8006686:	1ad3      	subs	r3, r2, r3
 8006688:	f241 3288 	movw	r2, #5000	@ 0x1388
 800668c:	4293      	cmp	r3, r2
 800668e:	d901      	bls.n	8006694 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8006690:	2303      	movs	r3, #3
 8006692:	e0c2      	b.n	800681a <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006694:	4b41      	ldr	r3, [pc, #260]	@ (800679c <HAL_RCC_OscConfig+0x4d0>)
 8006696:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006698:	f003 0302 	and.w	r3, r3, #2
 800669c:	2b00      	cmp	r3, #0
 800669e:	d1ee      	bne.n	800667e <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80066a0:	7dfb      	ldrb	r3, [r7, #23]
 80066a2:	2b01      	cmp	r3, #1
 80066a4:	d105      	bne.n	80066b2 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80066a6:	4b3d      	ldr	r3, [pc, #244]	@ (800679c <HAL_RCC_OscConfig+0x4d0>)
 80066a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80066aa:	4a3c      	ldr	r2, [pc, #240]	@ (800679c <HAL_RCC_OscConfig+0x4d0>)
 80066ac:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80066b0:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	699b      	ldr	r3, [r3, #24]
 80066b6:	2b00      	cmp	r3, #0
 80066b8:	f000 80ae 	beq.w	8006818 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80066bc:	4b37      	ldr	r3, [pc, #220]	@ (800679c <HAL_RCC_OscConfig+0x4d0>)
 80066be:	689b      	ldr	r3, [r3, #8]
 80066c0:	f003 030c 	and.w	r3, r3, #12
 80066c4:	2b08      	cmp	r3, #8
 80066c6:	d06d      	beq.n	80067a4 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	699b      	ldr	r3, [r3, #24]
 80066cc:	2b02      	cmp	r3, #2
 80066ce:	d14b      	bne.n	8006768 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80066d0:	4b32      	ldr	r3, [pc, #200]	@ (800679c <HAL_RCC_OscConfig+0x4d0>)
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	4a31      	ldr	r2, [pc, #196]	@ (800679c <HAL_RCC_OscConfig+0x4d0>)
 80066d6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80066da:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80066dc:	f7fb ff0e 	bl	80024fc <HAL_GetTick>
 80066e0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80066e2:	e008      	b.n	80066f6 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80066e4:	f7fb ff0a 	bl	80024fc <HAL_GetTick>
 80066e8:	4602      	mov	r2, r0
 80066ea:	693b      	ldr	r3, [r7, #16]
 80066ec:	1ad3      	subs	r3, r2, r3
 80066ee:	2b02      	cmp	r3, #2
 80066f0:	d901      	bls.n	80066f6 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 80066f2:	2303      	movs	r3, #3
 80066f4:	e091      	b.n	800681a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80066f6:	4b29      	ldr	r3, [pc, #164]	@ (800679c <HAL_RCC_OscConfig+0x4d0>)
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80066fe:	2b00      	cmp	r3, #0
 8006700:	d1f0      	bne.n	80066e4 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	69da      	ldr	r2, [r3, #28]
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	6a1b      	ldr	r3, [r3, #32]
 800670a:	431a      	orrs	r2, r3
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006710:	019b      	lsls	r3, r3, #6
 8006712:	431a      	orrs	r2, r3
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006718:	085b      	lsrs	r3, r3, #1
 800671a:	3b01      	subs	r3, #1
 800671c:	041b      	lsls	r3, r3, #16
 800671e:	431a      	orrs	r2, r3
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006724:	061b      	lsls	r3, r3, #24
 8006726:	431a      	orrs	r2, r3
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800672c:	071b      	lsls	r3, r3, #28
 800672e:	491b      	ldr	r1, [pc, #108]	@ (800679c <HAL_RCC_OscConfig+0x4d0>)
 8006730:	4313      	orrs	r3, r2
 8006732:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006734:	4b19      	ldr	r3, [pc, #100]	@ (800679c <HAL_RCC_OscConfig+0x4d0>)
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	4a18      	ldr	r2, [pc, #96]	@ (800679c <HAL_RCC_OscConfig+0x4d0>)
 800673a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800673e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006740:	f7fb fedc 	bl	80024fc <HAL_GetTick>
 8006744:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006746:	e008      	b.n	800675a <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006748:	f7fb fed8 	bl	80024fc <HAL_GetTick>
 800674c:	4602      	mov	r2, r0
 800674e:	693b      	ldr	r3, [r7, #16]
 8006750:	1ad3      	subs	r3, r2, r3
 8006752:	2b02      	cmp	r3, #2
 8006754:	d901      	bls.n	800675a <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8006756:	2303      	movs	r3, #3
 8006758:	e05f      	b.n	800681a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800675a:	4b10      	ldr	r3, [pc, #64]	@ (800679c <HAL_RCC_OscConfig+0x4d0>)
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006762:	2b00      	cmp	r3, #0
 8006764:	d0f0      	beq.n	8006748 <HAL_RCC_OscConfig+0x47c>
 8006766:	e057      	b.n	8006818 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006768:	4b0c      	ldr	r3, [pc, #48]	@ (800679c <HAL_RCC_OscConfig+0x4d0>)
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	4a0b      	ldr	r2, [pc, #44]	@ (800679c <HAL_RCC_OscConfig+0x4d0>)
 800676e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006772:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006774:	f7fb fec2 	bl	80024fc <HAL_GetTick>
 8006778:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800677a:	e008      	b.n	800678e <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800677c:	f7fb febe 	bl	80024fc <HAL_GetTick>
 8006780:	4602      	mov	r2, r0
 8006782:	693b      	ldr	r3, [r7, #16]
 8006784:	1ad3      	subs	r3, r2, r3
 8006786:	2b02      	cmp	r3, #2
 8006788:	d901      	bls.n	800678e <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 800678a:	2303      	movs	r3, #3
 800678c:	e045      	b.n	800681a <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800678e:	4b03      	ldr	r3, [pc, #12]	@ (800679c <HAL_RCC_OscConfig+0x4d0>)
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006796:	2b00      	cmp	r3, #0
 8006798:	d1f0      	bne.n	800677c <HAL_RCC_OscConfig+0x4b0>
 800679a:	e03d      	b.n	8006818 <HAL_RCC_OscConfig+0x54c>
 800679c:	40023800 	.word	0x40023800
 80067a0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 80067a4:	4b1f      	ldr	r3, [pc, #124]	@ (8006824 <HAL_RCC_OscConfig+0x558>)
 80067a6:	685b      	ldr	r3, [r3, #4]
 80067a8:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	699b      	ldr	r3, [r3, #24]
 80067ae:	2b01      	cmp	r3, #1
 80067b0:	d030      	beq.n	8006814 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80067b2:	68fb      	ldr	r3, [r7, #12]
 80067b4:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80067bc:	429a      	cmp	r2, r3
 80067be:	d129      	bne.n	8006814 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80067c0:	68fb      	ldr	r3, [r7, #12]
 80067c2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80067ca:	429a      	cmp	r2, r3
 80067cc:	d122      	bne.n	8006814 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80067ce:	68fa      	ldr	r2, [r7, #12]
 80067d0:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80067d4:	4013      	ands	r3, r2
 80067d6:	687a      	ldr	r2, [r7, #4]
 80067d8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80067da:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80067dc:	4293      	cmp	r3, r2
 80067de:	d119      	bne.n	8006814 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80067e0:	68fb      	ldr	r3, [r7, #12]
 80067e2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80067ea:	085b      	lsrs	r3, r3, #1
 80067ec:	3b01      	subs	r3, #1
 80067ee:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80067f0:	429a      	cmp	r2, r3
 80067f2:	d10f      	bne.n	8006814 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80067f4:	68fb      	ldr	r3, [r7, #12]
 80067f6:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80067fe:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8006800:	429a      	cmp	r2, r3
 8006802:	d107      	bne.n	8006814 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8006804:	68fb      	ldr	r3, [r7, #12]
 8006806:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800680e:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006810:	429a      	cmp	r2, r3
 8006812:	d001      	beq.n	8006818 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 8006814:	2301      	movs	r3, #1
 8006816:	e000      	b.n	800681a <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 8006818:	2300      	movs	r3, #0
}
 800681a:	4618      	mov	r0, r3
 800681c:	3718      	adds	r7, #24
 800681e:	46bd      	mov	sp, r7
 8006820:	bd80      	pop	{r7, pc}
 8006822:	bf00      	nop
 8006824:	40023800 	.word	0x40023800

08006828 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006828:	b580      	push	{r7, lr}
 800682a:	b084      	sub	sp, #16
 800682c:	af00      	add	r7, sp, #0
 800682e:	6078      	str	r0, [r7, #4]
 8006830:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8006832:	2300      	movs	r3, #0
 8006834:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	2b00      	cmp	r3, #0
 800683a:	d101      	bne.n	8006840 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800683c:	2301      	movs	r3, #1
 800683e:	e0d0      	b.n	80069e2 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006840:	4b6a      	ldr	r3, [pc, #424]	@ (80069ec <HAL_RCC_ClockConfig+0x1c4>)
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	f003 030f 	and.w	r3, r3, #15
 8006848:	683a      	ldr	r2, [r7, #0]
 800684a:	429a      	cmp	r2, r3
 800684c:	d910      	bls.n	8006870 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800684e:	4b67      	ldr	r3, [pc, #412]	@ (80069ec <HAL_RCC_ClockConfig+0x1c4>)
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	f023 020f 	bic.w	r2, r3, #15
 8006856:	4965      	ldr	r1, [pc, #404]	@ (80069ec <HAL_RCC_ClockConfig+0x1c4>)
 8006858:	683b      	ldr	r3, [r7, #0]
 800685a:	4313      	orrs	r3, r2
 800685c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800685e:	4b63      	ldr	r3, [pc, #396]	@ (80069ec <HAL_RCC_ClockConfig+0x1c4>)
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	f003 030f 	and.w	r3, r3, #15
 8006866:	683a      	ldr	r2, [r7, #0]
 8006868:	429a      	cmp	r2, r3
 800686a:	d001      	beq.n	8006870 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800686c:	2301      	movs	r3, #1
 800686e:	e0b8      	b.n	80069e2 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	681b      	ldr	r3, [r3, #0]
 8006874:	f003 0302 	and.w	r3, r3, #2
 8006878:	2b00      	cmp	r3, #0
 800687a:	d020      	beq.n	80068be <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	f003 0304 	and.w	r3, r3, #4
 8006884:	2b00      	cmp	r3, #0
 8006886:	d005      	beq.n	8006894 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006888:	4b59      	ldr	r3, [pc, #356]	@ (80069f0 <HAL_RCC_ClockConfig+0x1c8>)
 800688a:	689b      	ldr	r3, [r3, #8]
 800688c:	4a58      	ldr	r2, [pc, #352]	@ (80069f0 <HAL_RCC_ClockConfig+0x1c8>)
 800688e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8006892:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	f003 0308 	and.w	r3, r3, #8
 800689c:	2b00      	cmp	r3, #0
 800689e:	d005      	beq.n	80068ac <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80068a0:	4b53      	ldr	r3, [pc, #332]	@ (80069f0 <HAL_RCC_ClockConfig+0x1c8>)
 80068a2:	689b      	ldr	r3, [r3, #8]
 80068a4:	4a52      	ldr	r2, [pc, #328]	@ (80069f0 <HAL_RCC_ClockConfig+0x1c8>)
 80068a6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80068aa:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80068ac:	4b50      	ldr	r3, [pc, #320]	@ (80069f0 <HAL_RCC_ClockConfig+0x1c8>)
 80068ae:	689b      	ldr	r3, [r3, #8]
 80068b0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	689b      	ldr	r3, [r3, #8]
 80068b8:	494d      	ldr	r1, [pc, #308]	@ (80069f0 <HAL_RCC_ClockConfig+0x1c8>)
 80068ba:	4313      	orrs	r3, r2
 80068bc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	681b      	ldr	r3, [r3, #0]
 80068c2:	f003 0301 	and.w	r3, r3, #1
 80068c6:	2b00      	cmp	r3, #0
 80068c8:	d040      	beq.n	800694c <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	685b      	ldr	r3, [r3, #4]
 80068ce:	2b01      	cmp	r3, #1
 80068d0:	d107      	bne.n	80068e2 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80068d2:	4b47      	ldr	r3, [pc, #284]	@ (80069f0 <HAL_RCC_ClockConfig+0x1c8>)
 80068d4:	681b      	ldr	r3, [r3, #0]
 80068d6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80068da:	2b00      	cmp	r3, #0
 80068dc:	d115      	bne.n	800690a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80068de:	2301      	movs	r3, #1
 80068e0:	e07f      	b.n	80069e2 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	685b      	ldr	r3, [r3, #4]
 80068e6:	2b02      	cmp	r3, #2
 80068e8:	d107      	bne.n	80068fa <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80068ea:	4b41      	ldr	r3, [pc, #260]	@ (80069f0 <HAL_RCC_ClockConfig+0x1c8>)
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80068f2:	2b00      	cmp	r3, #0
 80068f4:	d109      	bne.n	800690a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80068f6:	2301      	movs	r3, #1
 80068f8:	e073      	b.n	80069e2 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80068fa:	4b3d      	ldr	r3, [pc, #244]	@ (80069f0 <HAL_RCC_ClockConfig+0x1c8>)
 80068fc:	681b      	ldr	r3, [r3, #0]
 80068fe:	f003 0302 	and.w	r3, r3, #2
 8006902:	2b00      	cmp	r3, #0
 8006904:	d101      	bne.n	800690a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8006906:	2301      	movs	r3, #1
 8006908:	e06b      	b.n	80069e2 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800690a:	4b39      	ldr	r3, [pc, #228]	@ (80069f0 <HAL_RCC_ClockConfig+0x1c8>)
 800690c:	689b      	ldr	r3, [r3, #8]
 800690e:	f023 0203 	bic.w	r2, r3, #3
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	685b      	ldr	r3, [r3, #4]
 8006916:	4936      	ldr	r1, [pc, #216]	@ (80069f0 <HAL_RCC_ClockConfig+0x1c8>)
 8006918:	4313      	orrs	r3, r2
 800691a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800691c:	f7fb fdee 	bl	80024fc <HAL_GetTick>
 8006920:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006922:	e00a      	b.n	800693a <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006924:	f7fb fdea 	bl	80024fc <HAL_GetTick>
 8006928:	4602      	mov	r2, r0
 800692a:	68fb      	ldr	r3, [r7, #12]
 800692c:	1ad3      	subs	r3, r2, r3
 800692e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006932:	4293      	cmp	r3, r2
 8006934:	d901      	bls.n	800693a <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8006936:	2303      	movs	r3, #3
 8006938:	e053      	b.n	80069e2 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800693a:	4b2d      	ldr	r3, [pc, #180]	@ (80069f0 <HAL_RCC_ClockConfig+0x1c8>)
 800693c:	689b      	ldr	r3, [r3, #8]
 800693e:	f003 020c 	and.w	r2, r3, #12
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	685b      	ldr	r3, [r3, #4]
 8006946:	009b      	lsls	r3, r3, #2
 8006948:	429a      	cmp	r2, r3
 800694a:	d1eb      	bne.n	8006924 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800694c:	4b27      	ldr	r3, [pc, #156]	@ (80069ec <HAL_RCC_ClockConfig+0x1c4>)
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	f003 030f 	and.w	r3, r3, #15
 8006954:	683a      	ldr	r2, [r7, #0]
 8006956:	429a      	cmp	r2, r3
 8006958:	d210      	bcs.n	800697c <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800695a:	4b24      	ldr	r3, [pc, #144]	@ (80069ec <HAL_RCC_ClockConfig+0x1c4>)
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	f023 020f 	bic.w	r2, r3, #15
 8006962:	4922      	ldr	r1, [pc, #136]	@ (80069ec <HAL_RCC_ClockConfig+0x1c4>)
 8006964:	683b      	ldr	r3, [r7, #0]
 8006966:	4313      	orrs	r3, r2
 8006968:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800696a:	4b20      	ldr	r3, [pc, #128]	@ (80069ec <HAL_RCC_ClockConfig+0x1c4>)
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	f003 030f 	and.w	r3, r3, #15
 8006972:	683a      	ldr	r2, [r7, #0]
 8006974:	429a      	cmp	r2, r3
 8006976:	d001      	beq.n	800697c <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8006978:	2301      	movs	r3, #1
 800697a:	e032      	b.n	80069e2 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	f003 0304 	and.w	r3, r3, #4
 8006984:	2b00      	cmp	r3, #0
 8006986:	d008      	beq.n	800699a <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006988:	4b19      	ldr	r3, [pc, #100]	@ (80069f0 <HAL_RCC_ClockConfig+0x1c8>)
 800698a:	689b      	ldr	r3, [r3, #8]
 800698c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	68db      	ldr	r3, [r3, #12]
 8006994:	4916      	ldr	r1, [pc, #88]	@ (80069f0 <HAL_RCC_ClockConfig+0x1c8>)
 8006996:	4313      	orrs	r3, r2
 8006998:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	f003 0308 	and.w	r3, r3, #8
 80069a2:	2b00      	cmp	r3, #0
 80069a4:	d009      	beq.n	80069ba <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80069a6:	4b12      	ldr	r3, [pc, #72]	@ (80069f0 <HAL_RCC_ClockConfig+0x1c8>)
 80069a8:	689b      	ldr	r3, [r3, #8]
 80069aa:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	691b      	ldr	r3, [r3, #16]
 80069b2:	00db      	lsls	r3, r3, #3
 80069b4:	490e      	ldr	r1, [pc, #56]	@ (80069f0 <HAL_RCC_ClockConfig+0x1c8>)
 80069b6:	4313      	orrs	r3, r2
 80069b8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80069ba:	f000 f821 	bl	8006a00 <HAL_RCC_GetSysClockFreq>
 80069be:	4602      	mov	r2, r0
 80069c0:	4b0b      	ldr	r3, [pc, #44]	@ (80069f0 <HAL_RCC_ClockConfig+0x1c8>)
 80069c2:	689b      	ldr	r3, [r3, #8]
 80069c4:	091b      	lsrs	r3, r3, #4
 80069c6:	f003 030f 	and.w	r3, r3, #15
 80069ca:	490a      	ldr	r1, [pc, #40]	@ (80069f4 <HAL_RCC_ClockConfig+0x1cc>)
 80069cc:	5ccb      	ldrb	r3, [r1, r3]
 80069ce:	fa22 f303 	lsr.w	r3, r2, r3
 80069d2:	4a09      	ldr	r2, [pc, #36]	@ (80069f8 <HAL_RCC_ClockConfig+0x1d0>)
 80069d4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80069d6:	4b09      	ldr	r3, [pc, #36]	@ (80069fc <HAL_RCC_ClockConfig+0x1d4>)
 80069d8:	681b      	ldr	r3, [r3, #0]
 80069da:	4618      	mov	r0, r3
 80069dc:	f7fb faae 	bl	8001f3c <HAL_InitTick>

  return HAL_OK;
 80069e0:	2300      	movs	r3, #0
}
 80069e2:	4618      	mov	r0, r3
 80069e4:	3710      	adds	r7, #16
 80069e6:	46bd      	mov	sp, r7
 80069e8:	bd80      	pop	{r7, pc}
 80069ea:	bf00      	nop
 80069ec:	40023c00 	.word	0x40023c00
 80069f0:	40023800 	.word	0x40023800
 80069f4:	080229dc 	.word	0x080229dc
 80069f8:	20000008 	.word	0x20000008
 80069fc:	2000000c 	.word	0x2000000c

08006a00 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006a00:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006a04:	b094      	sub	sp, #80	@ 0x50
 8006a06:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8006a08:	2300      	movs	r3, #0
 8006a0a:	647b      	str	r3, [r7, #68]	@ 0x44
 8006a0c:	2300      	movs	r3, #0
 8006a0e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006a10:	2300      	movs	r3, #0
 8006a12:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0;
 8006a14:	2300      	movs	r3, #0
 8006a16:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006a18:	4b79      	ldr	r3, [pc, #484]	@ (8006c00 <HAL_RCC_GetSysClockFreq+0x200>)
 8006a1a:	689b      	ldr	r3, [r3, #8]
 8006a1c:	f003 030c 	and.w	r3, r3, #12
 8006a20:	2b08      	cmp	r3, #8
 8006a22:	d00d      	beq.n	8006a40 <HAL_RCC_GetSysClockFreq+0x40>
 8006a24:	2b08      	cmp	r3, #8
 8006a26:	f200 80e1 	bhi.w	8006bec <HAL_RCC_GetSysClockFreq+0x1ec>
 8006a2a:	2b00      	cmp	r3, #0
 8006a2c:	d002      	beq.n	8006a34 <HAL_RCC_GetSysClockFreq+0x34>
 8006a2e:	2b04      	cmp	r3, #4
 8006a30:	d003      	beq.n	8006a3a <HAL_RCC_GetSysClockFreq+0x3a>
 8006a32:	e0db      	b.n	8006bec <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006a34:	4b73      	ldr	r3, [pc, #460]	@ (8006c04 <HAL_RCC_GetSysClockFreq+0x204>)
 8006a36:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006a38:	e0db      	b.n	8006bf2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006a3a:	4b73      	ldr	r3, [pc, #460]	@ (8006c08 <HAL_RCC_GetSysClockFreq+0x208>)
 8006a3c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006a3e:	e0d8      	b.n	8006bf2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006a40:	4b6f      	ldr	r3, [pc, #444]	@ (8006c00 <HAL_RCC_GetSysClockFreq+0x200>)
 8006a42:	685b      	ldr	r3, [r3, #4]
 8006a44:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006a48:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8006a4a:	4b6d      	ldr	r3, [pc, #436]	@ (8006c00 <HAL_RCC_GetSysClockFreq+0x200>)
 8006a4c:	685b      	ldr	r3, [r3, #4]
 8006a4e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006a52:	2b00      	cmp	r3, #0
 8006a54:	d063      	beq.n	8006b1e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006a56:	4b6a      	ldr	r3, [pc, #424]	@ (8006c00 <HAL_RCC_GetSysClockFreq+0x200>)
 8006a58:	685b      	ldr	r3, [r3, #4]
 8006a5a:	099b      	lsrs	r3, r3, #6
 8006a5c:	2200      	movs	r2, #0
 8006a5e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006a60:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8006a62:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a64:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006a68:	633b      	str	r3, [r7, #48]	@ 0x30
 8006a6a:	2300      	movs	r3, #0
 8006a6c:	637b      	str	r3, [r7, #52]	@ 0x34
 8006a6e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8006a72:	4622      	mov	r2, r4
 8006a74:	462b      	mov	r3, r5
 8006a76:	f04f 0000 	mov.w	r0, #0
 8006a7a:	f04f 0100 	mov.w	r1, #0
 8006a7e:	0159      	lsls	r1, r3, #5
 8006a80:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006a84:	0150      	lsls	r0, r2, #5
 8006a86:	4602      	mov	r2, r0
 8006a88:	460b      	mov	r3, r1
 8006a8a:	4621      	mov	r1, r4
 8006a8c:	1a51      	subs	r1, r2, r1
 8006a8e:	6139      	str	r1, [r7, #16]
 8006a90:	4629      	mov	r1, r5
 8006a92:	eb63 0301 	sbc.w	r3, r3, r1
 8006a96:	617b      	str	r3, [r7, #20]
 8006a98:	f04f 0200 	mov.w	r2, #0
 8006a9c:	f04f 0300 	mov.w	r3, #0
 8006aa0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006aa4:	4659      	mov	r1, fp
 8006aa6:	018b      	lsls	r3, r1, #6
 8006aa8:	4651      	mov	r1, sl
 8006aaa:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8006aae:	4651      	mov	r1, sl
 8006ab0:	018a      	lsls	r2, r1, #6
 8006ab2:	4651      	mov	r1, sl
 8006ab4:	ebb2 0801 	subs.w	r8, r2, r1
 8006ab8:	4659      	mov	r1, fp
 8006aba:	eb63 0901 	sbc.w	r9, r3, r1
 8006abe:	f04f 0200 	mov.w	r2, #0
 8006ac2:	f04f 0300 	mov.w	r3, #0
 8006ac6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006aca:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006ace:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006ad2:	4690      	mov	r8, r2
 8006ad4:	4699      	mov	r9, r3
 8006ad6:	4623      	mov	r3, r4
 8006ad8:	eb18 0303 	adds.w	r3, r8, r3
 8006adc:	60bb      	str	r3, [r7, #8]
 8006ade:	462b      	mov	r3, r5
 8006ae0:	eb49 0303 	adc.w	r3, r9, r3
 8006ae4:	60fb      	str	r3, [r7, #12]
 8006ae6:	f04f 0200 	mov.w	r2, #0
 8006aea:	f04f 0300 	mov.w	r3, #0
 8006aee:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8006af2:	4629      	mov	r1, r5
 8006af4:	024b      	lsls	r3, r1, #9
 8006af6:	4621      	mov	r1, r4
 8006af8:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8006afc:	4621      	mov	r1, r4
 8006afe:	024a      	lsls	r2, r1, #9
 8006b00:	4610      	mov	r0, r2
 8006b02:	4619      	mov	r1, r3
 8006b04:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006b06:	2200      	movs	r2, #0
 8006b08:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006b0a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006b0c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8006b10:	f7f9 fc4e 	bl	80003b0 <__aeabi_uldivmod>
 8006b14:	4602      	mov	r2, r0
 8006b16:	460b      	mov	r3, r1
 8006b18:	4613      	mov	r3, r2
 8006b1a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006b1c:	e058      	b.n	8006bd0 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006b1e:	4b38      	ldr	r3, [pc, #224]	@ (8006c00 <HAL_RCC_GetSysClockFreq+0x200>)
 8006b20:	685b      	ldr	r3, [r3, #4]
 8006b22:	099b      	lsrs	r3, r3, #6
 8006b24:	2200      	movs	r2, #0
 8006b26:	4618      	mov	r0, r3
 8006b28:	4611      	mov	r1, r2
 8006b2a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8006b2e:	623b      	str	r3, [r7, #32]
 8006b30:	2300      	movs	r3, #0
 8006b32:	627b      	str	r3, [r7, #36]	@ 0x24
 8006b34:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8006b38:	4642      	mov	r2, r8
 8006b3a:	464b      	mov	r3, r9
 8006b3c:	f04f 0000 	mov.w	r0, #0
 8006b40:	f04f 0100 	mov.w	r1, #0
 8006b44:	0159      	lsls	r1, r3, #5
 8006b46:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006b4a:	0150      	lsls	r0, r2, #5
 8006b4c:	4602      	mov	r2, r0
 8006b4e:	460b      	mov	r3, r1
 8006b50:	4641      	mov	r1, r8
 8006b52:	ebb2 0a01 	subs.w	sl, r2, r1
 8006b56:	4649      	mov	r1, r9
 8006b58:	eb63 0b01 	sbc.w	fp, r3, r1
 8006b5c:	f04f 0200 	mov.w	r2, #0
 8006b60:	f04f 0300 	mov.w	r3, #0
 8006b64:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8006b68:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8006b6c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8006b70:	ebb2 040a 	subs.w	r4, r2, sl
 8006b74:	eb63 050b 	sbc.w	r5, r3, fp
 8006b78:	f04f 0200 	mov.w	r2, #0
 8006b7c:	f04f 0300 	mov.w	r3, #0
 8006b80:	00eb      	lsls	r3, r5, #3
 8006b82:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006b86:	00e2      	lsls	r2, r4, #3
 8006b88:	4614      	mov	r4, r2
 8006b8a:	461d      	mov	r5, r3
 8006b8c:	4643      	mov	r3, r8
 8006b8e:	18e3      	adds	r3, r4, r3
 8006b90:	603b      	str	r3, [r7, #0]
 8006b92:	464b      	mov	r3, r9
 8006b94:	eb45 0303 	adc.w	r3, r5, r3
 8006b98:	607b      	str	r3, [r7, #4]
 8006b9a:	f04f 0200 	mov.w	r2, #0
 8006b9e:	f04f 0300 	mov.w	r3, #0
 8006ba2:	e9d7 4500 	ldrd	r4, r5, [r7]
 8006ba6:	4629      	mov	r1, r5
 8006ba8:	028b      	lsls	r3, r1, #10
 8006baa:	4621      	mov	r1, r4
 8006bac:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006bb0:	4621      	mov	r1, r4
 8006bb2:	028a      	lsls	r2, r1, #10
 8006bb4:	4610      	mov	r0, r2
 8006bb6:	4619      	mov	r1, r3
 8006bb8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006bba:	2200      	movs	r2, #0
 8006bbc:	61bb      	str	r3, [r7, #24]
 8006bbe:	61fa      	str	r2, [r7, #28]
 8006bc0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006bc4:	f7f9 fbf4 	bl	80003b0 <__aeabi_uldivmod>
 8006bc8:	4602      	mov	r2, r0
 8006bca:	460b      	mov	r3, r1
 8006bcc:	4613      	mov	r3, r2
 8006bce:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8006bd0:	4b0b      	ldr	r3, [pc, #44]	@ (8006c00 <HAL_RCC_GetSysClockFreq+0x200>)
 8006bd2:	685b      	ldr	r3, [r3, #4]
 8006bd4:	0c1b      	lsrs	r3, r3, #16
 8006bd6:	f003 0303 	and.w	r3, r3, #3
 8006bda:	3301      	adds	r3, #1
 8006bdc:	005b      	lsls	r3, r3, #1
 8006bde:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8006be0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006be2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006be4:	fbb2 f3f3 	udiv	r3, r2, r3
 8006be8:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006bea:	e002      	b.n	8006bf2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006bec:	4b05      	ldr	r3, [pc, #20]	@ (8006c04 <HAL_RCC_GetSysClockFreq+0x204>)
 8006bee:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006bf0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006bf2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8006bf4:	4618      	mov	r0, r3
 8006bf6:	3750      	adds	r7, #80	@ 0x50
 8006bf8:	46bd      	mov	sp, r7
 8006bfa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006bfe:	bf00      	nop
 8006c00:	40023800 	.word	0x40023800
 8006c04:	00f42400 	.word	0x00f42400
 8006c08:	007a1200 	.word	0x007a1200

08006c0c <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006c0c:	b480      	push	{r7}
 8006c0e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006c10:	4b03      	ldr	r3, [pc, #12]	@ (8006c20 <HAL_RCC_GetHCLKFreq+0x14>)
 8006c12:	681b      	ldr	r3, [r3, #0]
}
 8006c14:	4618      	mov	r0, r3
 8006c16:	46bd      	mov	sp, r7
 8006c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c1c:	4770      	bx	lr
 8006c1e:	bf00      	nop
 8006c20:	20000008 	.word	0x20000008

08006c24 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006c24:	b580      	push	{r7, lr}
 8006c26:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8006c28:	f7ff fff0 	bl	8006c0c <HAL_RCC_GetHCLKFreq>
 8006c2c:	4602      	mov	r2, r0
 8006c2e:	4b05      	ldr	r3, [pc, #20]	@ (8006c44 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006c30:	689b      	ldr	r3, [r3, #8]
 8006c32:	0a9b      	lsrs	r3, r3, #10
 8006c34:	f003 0307 	and.w	r3, r3, #7
 8006c38:	4903      	ldr	r1, [pc, #12]	@ (8006c48 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006c3a:	5ccb      	ldrb	r3, [r1, r3]
 8006c3c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006c40:	4618      	mov	r0, r3
 8006c42:	bd80      	pop	{r7, pc}
 8006c44:	40023800 	.word	0x40023800
 8006c48:	080229ec 	.word	0x080229ec

08006c4c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006c4c:	b580      	push	{r7, lr}
 8006c4e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8006c50:	f7ff ffdc 	bl	8006c0c <HAL_RCC_GetHCLKFreq>
 8006c54:	4602      	mov	r2, r0
 8006c56:	4b05      	ldr	r3, [pc, #20]	@ (8006c6c <HAL_RCC_GetPCLK2Freq+0x20>)
 8006c58:	689b      	ldr	r3, [r3, #8]
 8006c5a:	0b5b      	lsrs	r3, r3, #13
 8006c5c:	f003 0307 	and.w	r3, r3, #7
 8006c60:	4903      	ldr	r1, [pc, #12]	@ (8006c70 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006c62:	5ccb      	ldrb	r3, [r1, r3]
 8006c64:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006c68:	4618      	mov	r0, r3
 8006c6a:	bd80      	pop	{r7, pc}
 8006c6c:	40023800 	.word	0x40023800
 8006c70:	080229ec 	.word	0x080229ec

08006c74 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8006c74:	b480      	push	{r7}
 8006c76:	b083      	sub	sp, #12
 8006c78:	af00      	add	r7, sp, #0
 8006c7a:	6078      	str	r0, [r7, #4]
 8006c7c:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	220f      	movs	r2, #15
 8006c82:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8006c84:	4b12      	ldr	r3, [pc, #72]	@ (8006cd0 <HAL_RCC_GetClockConfig+0x5c>)
 8006c86:	689b      	ldr	r3, [r3, #8]
 8006c88:	f003 0203 	and.w	r2, r3, #3
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8006c90:	4b0f      	ldr	r3, [pc, #60]	@ (8006cd0 <HAL_RCC_GetClockConfig+0x5c>)
 8006c92:	689b      	ldr	r3, [r3, #8]
 8006c94:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8006c9c:	4b0c      	ldr	r3, [pc, #48]	@ (8006cd0 <HAL_RCC_GetClockConfig+0x5c>)
 8006c9e:	689b      	ldr	r3, [r3, #8]
 8006ca0:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8006ca8:	4b09      	ldr	r3, [pc, #36]	@ (8006cd0 <HAL_RCC_GetClockConfig+0x5c>)
 8006caa:	689b      	ldr	r3, [r3, #8]
 8006cac:	08db      	lsrs	r3, r3, #3
 8006cae:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8006cb6:	4b07      	ldr	r3, [pc, #28]	@ (8006cd4 <HAL_RCC_GetClockConfig+0x60>)
 8006cb8:	681b      	ldr	r3, [r3, #0]
 8006cba:	f003 020f 	and.w	r2, r3, #15
 8006cbe:	683b      	ldr	r3, [r7, #0]
 8006cc0:	601a      	str	r2, [r3, #0]
}
 8006cc2:	bf00      	nop
 8006cc4:	370c      	adds	r7, #12
 8006cc6:	46bd      	mov	sp, r7
 8006cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ccc:	4770      	bx	lr
 8006cce:	bf00      	nop
 8006cd0:	40023800 	.word	0x40023800
 8006cd4:	40023c00 	.word	0x40023c00

08006cd8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006cd8:	b580      	push	{r7, lr}
 8006cda:	b088      	sub	sp, #32
 8006cdc:	af00      	add	r7, sp, #0
 8006cde:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8006ce0:	2300      	movs	r3, #0
 8006ce2:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8006ce4:	2300      	movs	r3, #0
 8006ce6:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8006ce8:	2300      	movs	r3, #0
 8006cea:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8006cec:	2300      	movs	r3, #0
 8006cee:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8006cf0:	2300      	movs	r3, #0
 8006cf2:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	f003 0301 	and.w	r3, r3, #1
 8006cfc:	2b00      	cmp	r3, #0
 8006cfe:	d012      	beq.n	8006d26 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8006d00:	4b69      	ldr	r3, [pc, #420]	@ (8006ea8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006d02:	689b      	ldr	r3, [r3, #8]
 8006d04:	4a68      	ldr	r2, [pc, #416]	@ (8006ea8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006d06:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8006d0a:	6093      	str	r3, [r2, #8]
 8006d0c:	4b66      	ldr	r3, [pc, #408]	@ (8006ea8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006d0e:	689a      	ldr	r2, [r3, #8]
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006d14:	4964      	ldr	r1, [pc, #400]	@ (8006ea8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006d16:	4313      	orrs	r3, r2
 8006d18:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006d1e:	2b00      	cmp	r3, #0
 8006d20:	d101      	bne.n	8006d26 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8006d22:	2301      	movs	r3, #1
 8006d24:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	681b      	ldr	r3, [r3, #0]
 8006d2a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8006d2e:	2b00      	cmp	r3, #0
 8006d30:	d017      	beq.n	8006d62 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006d32:	4b5d      	ldr	r3, [pc, #372]	@ (8006ea8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006d34:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006d38:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006d40:	4959      	ldr	r1, [pc, #356]	@ (8006ea8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006d42:	4313      	orrs	r3, r2
 8006d44:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006d4c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006d50:	d101      	bne.n	8006d56 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8006d52:	2301      	movs	r3, #1
 8006d54:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006d5a:	2b00      	cmp	r3, #0
 8006d5c:	d101      	bne.n	8006d62 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8006d5e:	2301      	movs	r3, #1
 8006d60:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	681b      	ldr	r3, [r3, #0]
 8006d66:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006d6a:	2b00      	cmp	r3, #0
 8006d6c:	d017      	beq.n	8006d9e <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8006d6e:	4b4e      	ldr	r3, [pc, #312]	@ (8006ea8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006d70:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006d74:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d7c:	494a      	ldr	r1, [pc, #296]	@ (8006ea8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006d7e:	4313      	orrs	r3, r2
 8006d80:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d88:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006d8c:	d101      	bne.n	8006d92 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8006d8e:	2301      	movs	r3, #1
 8006d90:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d96:	2b00      	cmp	r3, #0
 8006d98:	d101      	bne.n	8006d9e <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8006d9a:	2301      	movs	r3, #1
 8006d9c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	681b      	ldr	r3, [r3, #0]
 8006da2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006da6:	2b00      	cmp	r3, #0
 8006da8:	d001      	beq.n	8006dae <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8006daa:	2301      	movs	r3, #1
 8006dac:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	f003 0320 	and.w	r3, r3, #32
 8006db6:	2b00      	cmp	r3, #0
 8006db8:	f000 808b 	beq.w	8006ed2 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8006dbc:	4b3a      	ldr	r3, [pc, #232]	@ (8006ea8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006dbe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006dc0:	4a39      	ldr	r2, [pc, #228]	@ (8006ea8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006dc2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006dc6:	6413      	str	r3, [r2, #64]	@ 0x40
 8006dc8:	4b37      	ldr	r3, [pc, #220]	@ (8006ea8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006dca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006dcc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006dd0:	60bb      	str	r3, [r7, #8]
 8006dd2:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8006dd4:	4b35      	ldr	r3, [pc, #212]	@ (8006eac <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8006dd6:	681b      	ldr	r3, [r3, #0]
 8006dd8:	4a34      	ldr	r2, [pc, #208]	@ (8006eac <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8006dda:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006dde:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006de0:	f7fb fb8c 	bl	80024fc <HAL_GetTick>
 8006de4:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8006de6:	e008      	b.n	8006dfa <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006de8:	f7fb fb88 	bl	80024fc <HAL_GetTick>
 8006dec:	4602      	mov	r2, r0
 8006dee:	697b      	ldr	r3, [r7, #20]
 8006df0:	1ad3      	subs	r3, r2, r3
 8006df2:	2b64      	cmp	r3, #100	@ 0x64
 8006df4:	d901      	bls.n	8006dfa <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8006df6:	2303      	movs	r3, #3
 8006df8:	e38f      	b.n	800751a <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8006dfa:	4b2c      	ldr	r3, [pc, #176]	@ (8006eac <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006e02:	2b00      	cmp	r3, #0
 8006e04:	d0f0      	beq.n	8006de8 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8006e06:	4b28      	ldr	r3, [pc, #160]	@ (8006ea8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006e08:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006e0a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006e0e:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8006e10:	693b      	ldr	r3, [r7, #16]
 8006e12:	2b00      	cmp	r3, #0
 8006e14:	d035      	beq.n	8006e82 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006e1a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006e1e:	693a      	ldr	r2, [r7, #16]
 8006e20:	429a      	cmp	r2, r3
 8006e22:	d02e      	beq.n	8006e82 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006e24:	4b20      	ldr	r3, [pc, #128]	@ (8006ea8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006e26:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006e28:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006e2c:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8006e2e:	4b1e      	ldr	r3, [pc, #120]	@ (8006ea8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006e30:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006e32:	4a1d      	ldr	r2, [pc, #116]	@ (8006ea8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006e34:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006e38:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006e3a:	4b1b      	ldr	r3, [pc, #108]	@ (8006ea8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006e3c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006e3e:	4a1a      	ldr	r2, [pc, #104]	@ (8006ea8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006e40:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006e44:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8006e46:	4a18      	ldr	r2, [pc, #96]	@ (8006ea8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006e48:	693b      	ldr	r3, [r7, #16]
 8006e4a:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8006e4c:	4b16      	ldr	r3, [pc, #88]	@ (8006ea8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006e4e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006e50:	f003 0301 	and.w	r3, r3, #1
 8006e54:	2b01      	cmp	r3, #1
 8006e56:	d114      	bne.n	8006e82 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006e58:	f7fb fb50 	bl	80024fc <HAL_GetTick>
 8006e5c:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006e5e:	e00a      	b.n	8006e76 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006e60:	f7fb fb4c 	bl	80024fc <HAL_GetTick>
 8006e64:	4602      	mov	r2, r0
 8006e66:	697b      	ldr	r3, [r7, #20]
 8006e68:	1ad3      	subs	r3, r2, r3
 8006e6a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006e6e:	4293      	cmp	r3, r2
 8006e70:	d901      	bls.n	8006e76 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8006e72:	2303      	movs	r3, #3
 8006e74:	e351      	b.n	800751a <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006e76:	4b0c      	ldr	r3, [pc, #48]	@ (8006ea8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006e78:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006e7a:	f003 0302 	and.w	r3, r3, #2
 8006e7e:	2b00      	cmp	r3, #0
 8006e80:	d0ee      	beq.n	8006e60 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006e86:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006e8a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006e8e:	d111      	bne.n	8006eb4 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8006e90:	4b05      	ldr	r3, [pc, #20]	@ (8006ea8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006e92:	689b      	ldr	r3, [r3, #8]
 8006e94:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8006e9c:	4b04      	ldr	r3, [pc, #16]	@ (8006eb0 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8006e9e:	400b      	ands	r3, r1
 8006ea0:	4901      	ldr	r1, [pc, #4]	@ (8006ea8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006ea2:	4313      	orrs	r3, r2
 8006ea4:	608b      	str	r3, [r1, #8]
 8006ea6:	e00b      	b.n	8006ec0 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8006ea8:	40023800 	.word	0x40023800
 8006eac:	40007000 	.word	0x40007000
 8006eb0:	0ffffcff 	.word	0x0ffffcff
 8006eb4:	4bac      	ldr	r3, [pc, #688]	@ (8007168 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006eb6:	689b      	ldr	r3, [r3, #8]
 8006eb8:	4aab      	ldr	r2, [pc, #684]	@ (8007168 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006eba:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8006ebe:	6093      	str	r3, [r2, #8]
 8006ec0:	4ba9      	ldr	r3, [pc, #676]	@ (8007168 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006ec2:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006ec8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006ecc:	49a6      	ldr	r1, [pc, #664]	@ (8007168 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006ece:	4313      	orrs	r3, r2
 8006ed0:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	681b      	ldr	r3, [r3, #0]
 8006ed6:	f003 0310 	and.w	r3, r3, #16
 8006eda:	2b00      	cmp	r3, #0
 8006edc:	d010      	beq.n	8006f00 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8006ede:	4ba2      	ldr	r3, [pc, #648]	@ (8007168 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006ee0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006ee4:	4aa0      	ldr	r2, [pc, #640]	@ (8007168 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006ee6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006eea:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8006eee:	4b9e      	ldr	r3, [pc, #632]	@ (8007168 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006ef0:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ef8:	499b      	ldr	r1, [pc, #620]	@ (8007168 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006efa:	4313      	orrs	r3, r2
 8006efc:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006f08:	2b00      	cmp	r3, #0
 8006f0a:	d00a      	beq.n	8006f22 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8006f0c:	4b96      	ldr	r3, [pc, #600]	@ (8007168 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006f0e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006f12:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006f1a:	4993      	ldr	r1, [pc, #588]	@ (8007168 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006f1c:	4313      	orrs	r3, r2
 8006f1e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006f2a:	2b00      	cmp	r3, #0
 8006f2c:	d00a      	beq.n	8006f44 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8006f2e:	4b8e      	ldr	r3, [pc, #568]	@ (8007168 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006f30:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006f34:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006f3c:	498a      	ldr	r1, [pc, #552]	@ (8007168 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006f3e:	4313      	orrs	r3, r2
 8006f40:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	681b      	ldr	r3, [r3, #0]
 8006f48:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006f4c:	2b00      	cmp	r3, #0
 8006f4e:	d00a      	beq.n	8006f66 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8006f50:	4b85      	ldr	r3, [pc, #532]	@ (8007168 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006f52:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006f56:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006f5e:	4982      	ldr	r1, [pc, #520]	@ (8007168 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006f60:	4313      	orrs	r3, r2
 8006f62:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	681b      	ldr	r3, [r3, #0]
 8006f6a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006f6e:	2b00      	cmp	r3, #0
 8006f70:	d00a      	beq.n	8006f88 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8006f72:	4b7d      	ldr	r3, [pc, #500]	@ (8007168 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006f74:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006f78:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006f80:	4979      	ldr	r1, [pc, #484]	@ (8007168 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006f82:	4313      	orrs	r3, r2
 8006f84:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006f90:	2b00      	cmp	r3, #0
 8006f92:	d00a      	beq.n	8006faa <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006f94:	4b74      	ldr	r3, [pc, #464]	@ (8007168 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006f96:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006f9a:	f023 0203 	bic.w	r2, r3, #3
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006fa2:	4971      	ldr	r1, [pc, #452]	@ (8007168 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006fa4:	4313      	orrs	r3, r2
 8006fa6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	681b      	ldr	r3, [r3, #0]
 8006fae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006fb2:	2b00      	cmp	r3, #0
 8006fb4:	d00a      	beq.n	8006fcc <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8006fb6:	4b6c      	ldr	r3, [pc, #432]	@ (8007168 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006fb8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006fbc:	f023 020c 	bic.w	r2, r3, #12
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006fc4:	4968      	ldr	r1, [pc, #416]	@ (8007168 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006fc6:	4313      	orrs	r3, r2
 8006fc8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006fd4:	2b00      	cmp	r3, #0
 8006fd6:	d00a      	beq.n	8006fee <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8006fd8:	4b63      	ldr	r3, [pc, #396]	@ (8007168 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006fda:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006fde:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006fe6:	4960      	ldr	r1, [pc, #384]	@ (8007168 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006fe8:	4313      	orrs	r3, r2
 8006fea:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	681b      	ldr	r3, [r3, #0]
 8006ff2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006ff6:	2b00      	cmp	r3, #0
 8006ff8:	d00a      	beq.n	8007010 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8006ffa:	4b5b      	ldr	r3, [pc, #364]	@ (8007168 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006ffc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007000:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007008:	4957      	ldr	r1, [pc, #348]	@ (8007168 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800700a:	4313      	orrs	r3, r2
 800700c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	681b      	ldr	r3, [r3, #0]
 8007014:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007018:	2b00      	cmp	r3, #0
 800701a:	d00a      	beq.n	8007032 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800701c:	4b52      	ldr	r3, [pc, #328]	@ (8007168 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800701e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007022:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800702a:	494f      	ldr	r1, [pc, #316]	@ (8007168 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800702c:	4313      	orrs	r3, r2
 800702e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800703a:	2b00      	cmp	r3, #0
 800703c:	d00a      	beq.n	8007054 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 800703e:	4b4a      	ldr	r3, [pc, #296]	@ (8007168 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007040:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007044:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800704c:	4946      	ldr	r1, [pc, #280]	@ (8007168 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800704e:	4313      	orrs	r3, r2
 8007050:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	681b      	ldr	r3, [r3, #0]
 8007058:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800705c:	2b00      	cmp	r3, #0
 800705e:	d00a      	beq.n	8007076 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8007060:	4b41      	ldr	r3, [pc, #260]	@ (8007168 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007062:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007066:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800706e:	493e      	ldr	r1, [pc, #248]	@ (8007168 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007070:	4313      	orrs	r3, r2
 8007072:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	681b      	ldr	r3, [r3, #0]
 800707a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800707e:	2b00      	cmp	r3, #0
 8007080:	d00a      	beq.n	8007098 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8007082:	4b39      	ldr	r3, [pc, #228]	@ (8007168 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007084:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007088:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007090:	4935      	ldr	r1, [pc, #212]	@ (8007168 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007092:	4313      	orrs	r3, r2
 8007094:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	681b      	ldr	r3, [r3, #0]
 800709c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80070a0:	2b00      	cmp	r3, #0
 80070a2:	d00a      	beq.n	80070ba <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80070a4:	4b30      	ldr	r3, [pc, #192]	@ (8007168 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80070a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80070aa:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80070b2:	492d      	ldr	r1, [pc, #180]	@ (8007168 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80070b4:	4313      	orrs	r3, r2
 80070b6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	681b      	ldr	r3, [r3, #0]
 80070be:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80070c2:	2b00      	cmp	r3, #0
 80070c4:	d011      	beq.n	80070ea <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 80070c6:	4b28      	ldr	r3, [pc, #160]	@ (8007168 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80070c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80070cc:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80070d4:	4924      	ldr	r1, [pc, #144]	@ (8007168 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80070d6:	4313      	orrs	r3, r2
 80070d8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80070e0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80070e4:	d101      	bne.n	80070ea <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 80070e6:	2301      	movs	r3, #1
 80070e8:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	681b      	ldr	r3, [r3, #0]
 80070ee:	f003 0308 	and.w	r3, r3, #8
 80070f2:	2b00      	cmp	r3, #0
 80070f4:	d001      	beq.n	80070fa <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 80070f6:	2301      	movs	r3, #1
 80070f8:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8007102:	2b00      	cmp	r3, #0
 8007104:	d00a      	beq.n	800711c <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8007106:	4b18      	ldr	r3, [pc, #96]	@ (8007168 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007108:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800710c:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007114:	4914      	ldr	r1, [pc, #80]	@ (8007168 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007116:	4313      	orrs	r3, r2
 8007118:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	681b      	ldr	r3, [r3, #0]
 8007120:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007124:	2b00      	cmp	r3, #0
 8007126:	d00b      	beq.n	8007140 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8007128:	4b0f      	ldr	r3, [pc, #60]	@ (8007168 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800712a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800712e:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007138:	490b      	ldr	r1, [pc, #44]	@ (8007168 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800713a:	4313      	orrs	r3, r2
 800713c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	681b      	ldr	r3, [r3, #0]
 8007144:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8007148:	2b00      	cmp	r3, #0
 800714a:	d00f      	beq.n	800716c <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 800714c:	4b06      	ldr	r3, [pc, #24]	@ (8007168 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800714e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007152:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800715c:	4902      	ldr	r1, [pc, #8]	@ (8007168 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800715e:	4313      	orrs	r3, r2
 8007160:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8007164:	e002      	b.n	800716c <HAL_RCCEx_PeriphCLKConfig+0x494>
 8007166:	bf00      	nop
 8007168:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	681b      	ldr	r3, [r3, #0]
 8007170:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007174:	2b00      	cmp	r3, #0
 8007176:	d00b      	beq.n	8007190 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8007178:	4b8a      	ldr	r3, [pc, #552]	@ (80073a4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800717a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800717e:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007188:	4986      	ldr	r1, [pc, #536]	@ (80073a4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800718a:	4313      	orrs	r3, r2
 800718c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	681b      	ldr	r3, [r3, #0]
 8007194:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007198:	2b00      	cmp	r3, #0
 800719a:	d00b      	beq.n	80071b4 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 800719c:	4b81      	ldr	r3, [pc, #516]	@ (80073a4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800719e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80071a2:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80071ac:	497d      	ldr	r1, [pc, #500]	@ (80073a4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80071ae:	4313      	orrs	r3, r2
 80071b0:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80071b4:	69fb      	ldr	r3, [r7, #28]
 80071b6:	2b01      	cmp	r3, #1
 80071b8:	d006      	beq.n	80071c8 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	681b      	ldr	r3, [r3, #0]
 80071be:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80071c2:	2b00      	cmp	r3, #0
 80071c4:	f000 80d6 	beq.w	8007374 <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80071c8:	4b76      	ldr	r3, [pc, #472]	@ (80073a4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80071ca:	681b      	ldr	r3, [r3, #0]
 80071cc:	4a75      	ldr	r2, [pc, #468]	@ (80073a4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80071ce:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80071d2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80071d4:	f7fb f992 	bl	80024fc <HAL_GetTick>
 80071d8:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80071da:	e008      	b.n	80071ee <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80071dc:	f7fb f98e 	bl	80024fc <HAL_GetTick>
 80071e0:	4602      	mov	r2, r0
 80071e2:	697b      	ldr	r3, [r7, #20]
 80071e4:	1ad3      	subs	r3, r2, r3
 80071e6:	2b64      	cmp	r3, #100	@ 0x64
 80071e8:	d901      	bls.n	80071ee <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80071ea:	2303      	movs	r3, #3
 80071ec:	e195      	b.n	800751a <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80071ee:	4b6d      	ldr	r3, [pc, #436]	@ (80073a4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80071f0:	681b      	ldr	r3, [r3, #0]
 80071f2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80071f6:	2b00      	cmp	r3, #0
 80071f8:	d1f0      	bne.n	80071dc <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	681b      	ldr	r3, [r3, #0]
 80071fe:	f003 0301 	and.w	r3, r3, #1
 8007202:	2b00      	cmp	r3, #0
 8007204:	d021      	beq.n	800724a <HAL_RCCEx_PeriphCLKConfig+0x572>
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800720a:	2b00      	cmp	r3, #0
 800720c:	d11d      	bne.n	800724a <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800720e:	4b65      	ldr	r3, [pc, #404]	@ (80073a4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007210:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007214:	0c1b      	lsrs	r3, r3, #16
 8007216:	f003 0303 	and.w	r3, r3, #3
 800721a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800721c:	4b61      	ldr	r3, [pc, #388]	@ (80073a4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800721e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007222:	0e1b      	lsrs	r3, r3, #24
 8007224:	f003 030f 	and.w	r3, r3, #15
 8007228:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	685b      	ldr	r3, [r3, #4]
 800722e:	019a      	lsls	r2, r3, #6
 8007230:	693b      	ldr	r3, [r7, #16]
 8007232:	041b      	lsls	r3, r3, #16
 8007234:	431a      	orrs	r2, r3
 8007236:	68fb      	ldr	r3, [r7, #12]
 8007238:	061b      	lsls	r3, r3, #24
 800723a:	431a      	orrs	r2, r3
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	689b      	ldr	r3, [r3, #8]
 8007240:	071b      	lsls	r3, r3, #28
 8007242:	4958      	ldr	r1, [pc, #352]	@ (80073a4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007244:	4313      	orrs	r3, r2
 8007246:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8007252:	2b00      	cmp	r3, #0
 8007254:	d004      	beq.n	8007260 <HAL_RCCEx_PeriphCLKConfig+0x588>
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800725a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800725e:	d00a      	beq.n	8007276 <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	681b      	ldr	r3, [r3, #0]
 8007264:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8007268:	2b00      	cmp	r3, #0
 800726a:	d02e      	beq.n	80072ca <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007270:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007274:	d129      	bne.n	80072ca <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8007276:	4b4b      	ldr	r3, [pc, #300]	@ (80073a4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007278:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800727c:	0c1b      	lsrs	r3, r3, #16
 800727e:	f003 0303 	and.w	r3, r3, #3
 8007282:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8007284:	4b47      	ldr	r3, [pc, #284]	@ (80073a4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007286:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800728a:	0f1b      	lsrs	r3, r3, #28
 800728c:	f003 0307 	and.w	r3, r3, #7
 8007290:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	685b      	ldr	r3, [r3, #4]
 8007296:	019a      	lsls	r2, r3, #6
 8007298:	693b      	ldr	r3, [r7, #16]
 800729a:	041b      	lsls	r3, r3, #16
 800729c:	431a      	orrs	r2, r3
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	68db      	ldr	r3, [r3, #12]
 80072a2:	061b      	lsls	r3, r3, #24
 80072a4:	431a      	orrs	r2, r3
 80072a6:	68fb      	ldr	r3, [r7, #12]
 80072a8:	071b      	lsls	r3, r3, #28
 80072aa:	493e      	ldr	r1, [pc, #248]	@ (80073a4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80072ac:	4313      	orrs	r3, r2
 80072ae:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80072b2:	4b3c      	ldr	r3, [pc, #240]	@ (80073a4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80072b4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80072b8:	f023 021f 	bic.w	r2, r3, #31
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80072c0:	3b01      	subs	r3, #1
 80072c2:	4938      	ldr	r1, [pc, #224]	@ (80073a4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80072c4:	4313      	orrs	r3, r2
 80072c6:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	681b      	ldr	r3, [r3, #0]
 80072ce:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80072d2:	2b00      	cmp	r3, #0
 80072d4:	d01d      	beq.n	8007312 <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80072d6:	4b33      	ldr	r3, [pc, #204]	@ (80073a4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80072d8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80072dc:	0e1b      	lsrs	r3, r3, #24
 80072de:	f003 030f 	and.w	r3, r3, #15
 80072e2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80072e4:	4b2f      	ldr	r3, [pc, #188]	@ (80073a4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80072e6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80072ea:	0f1b      	lsrs	r3, r3, #28
 80072ec:	f003 0307 	and.w	r3, r3, #7
 80072f0:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	685b      	ldr	r3, [r3, #4]
 80072f6:	019a      	lsls	r2, r3, #6
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	691b      	ldr	r3, [r3, #16]
 80072fc:	041b      	lsls	r3, r3, #16
 80072fe:	431a      	orrs	r2, r3
 8007300:	693b      	ldr	r3, [r7, #16]
 8007302:	061b      	lsls	r3, r3, #24
 8007304:	431a      	orrs	r2, r3
 8007306:	68fb      	ldr	r3, [r7, #12]
 8007308:	071b      	lsls	r3, r3, #28
 800730a:	4926      	ldr	r1, [pc, #152]	@ (80073a4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800730c:	4313      	orrs	r3, r2
 800730e:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	681b      	ldr	r3, [r3, #0]
 8007316:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800731a:	2b00      	cmp	r3, #0
 800731c:	d011      	beq.n	8007342 <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	685b      	ldr	r3, [r3, #4]
 8007322:	019a      	lsls	r2, r3, #6
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	691b      	ldr	r3, [r3, #16]
 8007328:	041b      	lsls	r3, r3, #16
 800732a:	431a      	orrs	r2, r3
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	68db      	ldr	r3, [r3, #12]
 8007330:	061b      	lsls	r3, r3, #24
 8007332:	431a      	orrs	r2, r3
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	689b      	ldr	r3, [r3, #8]
 8007338:	071b      	lsls	r3, r3, #28
 800733a:	491a      	ldr	r1, [pc, #104]	@ (80073a4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800733c:	4313      	orrs	r3, r2
 800733e:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8007342:	4b18      	ldr	r3, [pc, #96]	@ (80073a4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007344:	681b      	ldr	r3, [r3, #0]
 8007346:	4a17      	ldr	r2, [pc, #92]	@ (80073a4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007348:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800734c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800734e:	f7fb f8d5 	bl	80024fc <HAL_GetTick>
 8007352:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8007354:	e008      	b.n	8007368 <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8007356:	f7fb f8d1 	bl	80024fc <HAL_GetTick>
 800735a:	4602      	mov	r2, r0
 800735c:	697b      	ldr	r3, [r7, #20]
 800735e:	1ad3      	subs	r3, r2, r3
 8007360:	2b64      	cmp	r3, #100	@ 0x64
 8007362:	d901      	bls.n	8007368 <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007364:	2303      	movs	r3, #3
 8007366:	e0d8      	b.n	800751a <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8007368:	4b0e      	ldr	r3, [pc, #56]	@ (80073a4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800736a:	681b      	ldr	r3, [r3, #0]
 800736c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007370:	2b00      	cmp	r3, #0
 8007372:	d0f0      	beq.n	8007356 <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8007374:	69bb      	ldr	r3, [r7, #24]
 8007376:	2b01      	cmp	r3, #1
 8007378:	f040 80ce 	bne.w	8007518 <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 800737c:	4b09      	ldr	r3, [pc, #36]	@ (80073a4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800737e:	681b      	ldr	r3, [r3, #0]
 8007380:	4a08      	ldr	r2, [pc, #32]	@ (80073a4 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007382:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007386:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007388:	f7fb f8b8 	bl	80024fc <HAL_GetTick>
 800738c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800738e:	e00b      	b.n	80073a8 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8007390:	f7fb f8b4 	bl	80024fc <HAL_GetTick>
 8007394:	4602      	mov	r2, r0
 8007396:	697b      	ldr	r3, [r7, #20]
 8007398:	1ad3      	subs	r3, r2, r3
 800739a:	2b64      	cmp	r3, #100	@ 0x64
 800739c:	d904      	bls.n	80073a8 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800739e:	2303      	movs	r3, #3
 80073a0:	e0bb      	b.n	800751a <HAL_RCCEx_PeriphCLKConfig+0x842>
 80073a2:	bf00      	nop
 80073a4:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80073a8:	4b5e      	ldr	r3, [pc, #376]	@ (8007524 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80073aa:	681b      	ldr	r3, [r3, #0]
 80073ac:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80073b0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80073b4:	d0ec      	beq.n	8007390 <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	681b      	ldr	r3, [r3, #0]
 80073ba:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80073be:	2b00      	cmp	r3, #0
 80073c0:	d003      	beq.n	80073ca <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80073c6:	2b00      	cmp	r3, #0
 80073c8:	d009      	beq.n	80073de <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	681b      	ldr	r3, [r3, #0]
 80073ce:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80073d2:	2b00      	cmp	r3, #0
 80073d4:	d02e      	beq.n	8007434 <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80073da:	2b00      	cmp	r3, #0
 80073dc:	d12a      	bne.n	8007434 <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80073de:	4b51      	ldr	r3, [pc, #324]	@ (8007524 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80073e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80073e4:	0c1b      	lsrs	r3, r3, #16
 80073e6:	f003 0303 	and.w	r3, r3, #3
 80073ea:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80073ec:	4b4d      	ldr	r3, [pc, #308]	@ (8007524 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80073ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80073f2:	0f1b      	lsrs	r3, r3, #28
 80073f4:	f003 0307 	and.w	r3, r3, #7
 80073f8:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	695b      	ldr	r3, [r3, #20]
 80073fe:	019a      	lsls	r2, r3, #6
 8007400:	693b      	ldr	r3, [r7, #16]
 8007402:	041b      	lsls	r3, r3, #16
 8007404:	431a      	orrs	r2, r3
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	699b      	ldr	r3, [r3, #24]
 800740a:	061b      	lsls	r3, r3, #24
 800740c:	431a      	orrs	r2, r3
 800740e:	68fb      	ldr	r3, [r7, #12]
 8007410:	071b      	lsls	r3, r3, #28
 8007412:	4944      	ldr	r1, [pc, #272]	@ (8007524 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8007414:	4313      	orrs	r3, r2
 8007416:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800741a:	4b42      	ldr	r3, [pc, #264]	@ (8007524 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800741c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007420:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007428:	3b01      	subs	r3, #1
 800742a:	021b      	lsls	r3, r3, #8
 800742c:	493d      	ldr	r1, [pc, #244]	@ (8007524 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800742e:	4313      	orrs	r3, r2
 8007430:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	681b      	ldr	r3, [r3, #0]
 8007438:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800743c:	2b00      	cmp	r3, #0
 800743e:	d022      	beq.n	8007486 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007444:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007448:	d11d      	bne.n	8007486 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800744a:	4b36      	ldr	r3, [pc, #216]	@ (8007524 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800744c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007450:	0e1b      	lsrs	r3, r3, #24
 8007452:	f003 030f 	and.w	r3, r3, #15
 8007456:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8007458:	4b32      	ldr	r3, [pc, #200]	@ (8007524 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800745a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800745e:	0f1b      	lsrs	r3, r3, #28
 8007460:	f003 0307 	and.w	r3, r3, #7
 8007464:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	695b      	ldr	r3, [r3, #20]
 800746a:	019a      	lsls	r2, r3, #6
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	6a1b      	ldr	r3, [r3, #32]
 8007470:	041b      	lsls	r3, r3, #16
 8007472:	431a      	orrs	r2, r3
 8007474:	693b      	ldr	r3, [r7, #16]
 8007476:	061b      	lsls	r3, r3, #24
 8007478:	431a      	orrs	r2, r3
 800747a:	68fb      	ldr	r3, [r7, #12]
 800747c:	071b      	lsls	r3, r3, #28
 800747e:	4929      	ldr	r1, [pc, #164]	@ (8007524 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8007480:	4313      	orrs	r3, r2
 8007482:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	681b      	ldr	r3, [r3, #0]
 800748a:	f003 0308 	and.w	r3, r3, #8
 800748e:	2b00      	cmp	r3, #0
 8007490:	d028      	beq.n	80074e4 <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8007492:	4b24      	ldr	r3, [pc, #144]	@ (8007524 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8007494:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007498:	0e1b      	lsrs	r3, r3, #24
 800749a:	f003 030f 	and.w	r3, r3, #15
 800749e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80074a0:	4b20      	ldr	r3, [pc, #128]	@ (8007524 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80074a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80074a6:	0c1b      	lsrs	r3, r3, #16
 80074a8:	f003 0303 	and.w	r3, r3, #3
 80074ac:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	695b      	ldr	r3, [r3, #20]
 80074b2:	019a      	lsls	r2, r3, #6
 80074b4:	68fb      	ldr	r3, [r7, #12]
 80074b6:	041b      	lsls	r3, r3, #16
 80074b8:	431a      	orrs	r2, r3
 80074ba:	693b      	ldr	r3, [r7, #16]
 80074bc:	061b      	lsls	r3, r3, #24
 80074be:	431a      	orrs	r2, r3
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	69db      	ldr	r3, [r3, #28]
 80074c4:	071b      	lsls	r3, r3, #28
 80074c6:	4917      	ldr	r1, [pc, #92]	@ (8007524 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80074c8:	4313      	orrs	r3, r2
 80074ca:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 80074ce:	4b15      	ldr	r3, [pc, #84]	@ (8007524 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80074d0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80074d4:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80074dc:	4911      	ldr	r1, [pc, #68]	@ (8007524 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80074de:	4313      	orrs	r3, r2
 80074e0:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80074e4:	4b0f      	ldr	r3, [pc, #60]	@ (8007524 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80074e6:	681b      	ldr	r3, [r3, #0]
 80074e8:	4a0e      	ldr	r2, [pc, #56]	@ (8007524 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80074ea:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80074ee:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80074f0:	f7fb f804 	bl	80024fc <HAL_GetTick>
 80074f4:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80074f6:	e008      	b.n	800750a <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80074f8:	f7fb f800 	bl	80024fc <HAL_GetTick>
 80074fc:	4602      	mov	r2, r0
 80074fe:	697b      	ldr	r3, [r7, #20]
 8007500:	1ad3      	subs	r3, r2, r3
 8007502:	2b64      	cmp	r3, #100	@ 0x64
 8007504:	d901      	bls.n	800750a <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007506:	2303      	movs	r3, #3
 8007508:	e007      	b.n	800751a <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800750a:	4b06      	ldr	r3, [pc, #24]	@ (8007524 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800750c:	681b      	ldr	r3, [r3, #0]
 800750e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007512:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007516:	d1ef      	bne.n	80074f8 <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 8007518:	2300      	movs	r3, #0
}
 800751a:	4618      	mov	r0, r3
 800751c:	3720      	adds	r7, #32
 800751e:	46bd      	mov	sp, r7
 8007520:	bd80      	pop	{r7, pc}
 8007522:	bf00      	nop
 8007524:	40023800 	.word	0x40023800

08007528 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007528:	b580      	push	{r7, lr}
 800752a:	b082      	sub	sp, #8
 800752c:	af00      	add	r7, sp, #0
 800752e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	2b00      	cmp	r3, #0
 8007534:	d101      	bne.n	800753a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007536:	2301      	movs	r3, #1
 8007538:	e049      	b.n	80075ce <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007540:	b2db      	uxtb	r3, r3
 8007542:	2b00      	cmp	r3, #0
 8007544:	d106      	bne.n	8007554 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	2200      	movs	r2, #0
 800754a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800754e:	6878      	ldr	r0, [r7, #4]
 8007550:	f000 f841 	bl	80075d6 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	2202      	movs	r2, #2
 8007558:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	681a      	ldr	r2, [r3, #0]
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	3304      	adds	r3, #4
 8007564:	4619      	mov	r1, r3
 8007566:	4610      	mov	r0, r2
 8007568:	f000 f9e8 	bl	800793c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	2201      	movs	r2, #1
 8007570:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	2201      	movs	r2, #1
 8007578:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	2201      	movs	r2, #1
 8007580:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	2201      	movs	r2, #1
 8007588:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	2201      	movs	r2, #1
 8007590:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	2201      	movs	r2, #1
 8007598:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	2201      	movs	r2, #1
 80075a0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	2201      	movs	r2, #1
 80075a8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	2201      	movs	r2, #1
 80075b0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	2201      	movs	r2, #1
 80075b8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	2201      	movs	r2, #1
 80075c0:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	2201      	movs	r2, #1
 80075c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80075cc:	2300      	movs	r3, #0
}
 80075ce:	4618      	mov	r0, r3
 80075d0:	3708      	adds	r7, #8
 80075d2:	46bd      	mov	sp, r7
 80075d4:	bd80      	pop	{r7, pc}

080075d6 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80075d6:	b480      	push	{r7}
 80075d8:	b083      	sub	sp, #12
 80075da:	af00      	add	r7, sp, #0
 80075dc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80075de:	bf00      	nop
 80075e0:	370c      	adds	r7, #12
 80075e2:	46bd      	mov	sp, r7
 80075e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075e8:	4770      	bx	lr
	...

080075ec <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80075ec:	b480      	push	{r7}
 80075ee:	b085      	sub	sp, #20
 80075f0:	af00      	add	r7, sp, #0
 80075f2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80075fa:	b2db      	uxtb	r3, r3
 80075fc:	2b01      	cmp	r3, #1
 80075fe:	d001      	beq.n	8007604 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8007600:	2301      	movs	r3, #1
 8007602:	e054      	b.n	80076ae <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	2202      	movs	r2, #2
 8007608:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	681b      	ldr	r3, [r3, #0]
 8007610:	68da      	ldr	r2, [r3, #12]
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	681b      	ldr	r3, [r3, #0]
 8007616:	f042 0201 	orr.w	r2, r2, #1
 800761a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	681b      	ldr	r3, [r3, #0]
 8007620:	4a26      	ldr	r2, [pc, #152]	@ (80076bc <HAL_TIM_Base_Start_IT+0xd0>)
 8007622:	4293      	cmp	r3, r2
 8007624:	d022      	beq.n	800766c <HAL_TIM_Base_Start_IT+0x80>
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	681b      	ldr	r3, [r3, #0]
 800762a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800762e:	d01d      	beq.n	800766c <HAL_TIM_Base_Start_IT+0x80>
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	681b      	ldr	r3, [r3, #0]
 8007634:	4a22      	ldr	r2, [pc, #136]	@ (80076c0 <HAL_TIM_Base_Start_IT+0xd4>)
 8007636:	4293      	cmp	r3, r2
 8007638:	d018      	beq.n	800766c <HAL_TIM_Base_Start_IT+0x80>
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	681b      	ldr	r3, [r3, #0]
 800763e:	4a21      	ldr	r2, [pc, #132]	@ (80076c4 <HAL_TIM_Base_Start_IT+0xd8>)
 8007640:	4293      	cmp	r3, r2
 8007642:	d013      	beq.n	800766c <HAL_TIM_Base_Start_IT+0x80>
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	681b      	ldr	r3, [r3, #0]
 8007648:	4a1f      	ldr	r2, [pc, #124]	@ (80076c8 <HAL_TIM_Base_Start_IT+0xdc>)
 800764a:	4293      	cmp	r3, r2
 800764c:	d00e      	beq.n	800766c <HAL_TIM_Base_Start_IT+0x80>
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	681b      	ldr	r3, [r3, #0]
 8007652:	4a1e      	ldr	r2, [pc, #120]	@ (80076cc <HAL_TIM_Base_Start_IT+0xe0>)
 8007654:	4293      	cmp	r3, r2
 8007656:	d009      	beq.n	800766c <HAL_TIM_Base_Start_IT+0x80>
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	681b      	ldr	r3, [r3, #0]
 800765c:	4a1c      	ldr	r2, [pc, #112]	@ (80076d0 <HAL_TIM_Base_Start_IT+0xe4>)
 800765e:	4293      	cmp	r3, r2
 8007660:	d004      	beq.n	800766c <HAL_TIM_Base_Start_IT+0x80>
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	681b      	ldr	r3, [r3, #0]
 8007666:	4a1b      	ldr	r2, [pc, #108]	@ (80076d4 <HAL_TIM_Base_Start_IT+0xe8>)
 8007668:	4293      	cmp	r3, r2
 800766a:	d115      	bne.n	8007698 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	681b      	ldr	r3, [r3, #0]
 8007670:	689a      	ldr	r2, [r3, #8]
 8007672:	4b19      	ldr	r3, [pc, #100]	@ (80076d8 <HAL_TIM_Base_Start_IT+0xec>)
 8007674:	4013      	ands	r3, r2
 8007676:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007678:	68fb      	ldr	r3, [r7, #12]
 800767a:	2b06      	cmp	r3, #6
 800767c:	d015      	beq.n	80076aa <HAL_TIM_Base_Start_IT+0xbe>
 800767e:	68fb      	ldr	r3, [r7, #12]
 8007680:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007684:	d011      	beq.n	80076aa <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	681b      	ldr	r3, [r3, #0]
 800768a:	681a      	ldr	r2, [r3, #0]
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	681b      	ldr	r3, [r3, #0]
 8007690:	f042 0201 	orr.w	r2, r2, #1
 8007694:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007696:	e008      	b.n	80076aa <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	681b      	ldr	r3, [r3, #0]
 800769c:	681a      	ldr	r2, [r3, #0]
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	681b      	ldr	r3, [r3, #0]
 80076a2:	f042 0201 	orr.w	r2, r2, #1
 80076a6:	601a      	str	r2, [r3, #0]
 80076a8:	e000      	b.n	80076ac <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80076aa:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80076ac:	2300      	movs	r3, #0
}
 80076ae:	4618      	mov	r0, r3
 80076b0:	3714      	adds	r7, #20
 80076b2:	46bd      	mov	sp, r7
 80076b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076b8:	4770      	bx	lr
 80076ba:	bf00      	nop
 80076bc:	40010000 	.word	0x40010000
 80076c0:	40000400 	.word	0x40000400
 80076c4:	40000800 	.word	0x40000800
 80076c8:	40000c00 	.word	0x40000c00
 80076cc:	40010400 	.word	0x40010400
 80076d0:	40014000 	.word	0x40014000
 80076d4:	40001800 	.word	0x40001800
 80076d8:	00010007 	.word	0x00010007

080076dc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80076dc:	b580      	push	{r7, lr}
 80076de:	b084      	sub	sp, #16
 80076e0:	af00      	add	r7, sp, #0
 80076e2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	681b      	ldr	r3, [r3, #0]
 80076e8:	68db      	ldr	r3, [r3, #12]
 80076ea:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	681b      	ldr	r3, [r3, #0]
 80076f0:	691b      	ldr	r3, [r3, #16]
 80076f2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80076f4:	68bb      	ldr	r3, [r7, #8]
 80076f6:	f003 0302 	and.w	r3, r3, #2
 80076fa:	2b00      	cmp	r3, #0
 80076fc:	d020      	beq.n	8007740 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80076fe:	68fb      	ldr	r3, [r7, #12]
 8007700:	f003 0302 	and.w	r3, r3, #2
 8007704:	2b00      	cmp	r3, #0
 8007706:	d01b      	beq.n	8007740 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	681b      	ldr	r3, [r3, #0]
 800770c:	f06f 0202 	mvn.w	r2, #2
 8007710:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	2201      	movs	r2, #1
 8007716:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	681b      	ldr	r3, [r3, #0]
 800771c:	699b      	ldr	r3, [r3, #24]
 800771e:	f003 0303 	and.w	r3, r3, #3
 8007722:	2b00      	cmp	r3, #0
 8007724:	d003      	beq.n	800772e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007726:	6878      	ldr	r0, [r7, #4]
 8007728:	f000 f8e9 	bl	80078fe <HAL_TIM_IC_CaptureCallback>
 800772c:	e005      	b.n	800773a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800772e:	6878      	ldr	r0, [r7, #4]
 8007730:	f000 f8db 	bl	80078ea <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007734:	6878      	ldr	r0, [r7, #4]
 8007736:	f000 f8ec 	bl	8007912 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	2200      	movs	r2, #0
 800773e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8007740:	68bb      	ldr	r3, [r7, #8]
 8007742:	f003 0304 	and.w	r3, r3, #4
 8007746:	2b00      	cmp	r3, #0
 8007748:	d020      	beq.n	800778c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800774a:	68fb      	ldr	r3, [r7, #12]
 800774c:	f003 0304 	and.w	r3, r3, #4
 8007750:	2b00      	cmp	r3, #0
 8007752:	d01b      	beq.n	800778c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	681b      	ldr	r3, [r3, #0]
 8007758:	f06f 0204 	mvn.w	r2, #4
 800775c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	2202      	movs	r2, #2
 8007762:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	681b      	ldr	r3, [r3, #0]
 8007768:	699b      	ldr	r3, [r3, #24]
 800776a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800776e:	2b00      	cmp	r3, #0
 8007770:	d003      	beq.n	800777a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007772:	6878      	ldr	r0, [r7, #4]
 8007774:	f000 f8c3 	bl	80078fe <HAL_TIM_IC_CaptureCallback>
 8007778:	e005      	b.n	8007786 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800777a:	6878      	ldr	r0, [r7, #4]
 800777c:	f000 f8b5 	bl	80078ea <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007780:	6878      	ldr	r0, [r7, #4]
 8007782:	f000 f8c6 	bl	8007912 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	2200      	movs	r2, #0
 800778a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800778c:	68bb      	ldr	r3, [r7, #8]
 800778e:	f003 0308 	and.w	r3, r3, #8
 8007792:	2b00      	cmp	r3, #0
 8007794:	d020      	beq.n	80077d8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8007796:	68fb      	ldr	r3, [r7, #12]
 8007798:	f003 0308 	and.w	r3, r3, #8
 800779c:	2b00      	cmp	r3, #0
 800779e:	d01b      	beq.n	80077d8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	681b      	ldr	r3, [r3, #0]
 80077a4:	f06f 0208 	mvn.w	r2, #8
 80077a8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	2204      	movs	r2, #4
 80077ae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	681b      	ldr	r3, [r3, #0]
 80077b4:	69db      	ldr	r3, [r3, #28]
 80077b6:	f003 0303 	and.w	r3, r3, #3
 80077ba:	2b00      	cmp	r3, #0
 80077bc:	d003      	beq.n	80077c6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80077be:	6878      	ldr	r0, [r7, #4]
 80077c0:	f000 f89d 	bl	80078fe <HAL_TIM_IC_CaptureCallback>
 80077c4:	e005      	b.n	80077d2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80077c6:	6878      	ldr	r0, [r7, #4]
 80077c8:	f000 f88f 	bl	80078ea <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80077cc:	6878      	ldr	r0, [r7, #4]
 80077ce:	f000 f8a0 	bl	8007912 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	2200      	movs	r2, #0
 80077d6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80077d8:	68bb      	ldr	r3, [r7, #8]
 80077da:	f003 0310 	and.w	r3, r3, #16
 80077de:	2b00      	cmp	r3, #0
 80077e0:	d020      	beq.n	8007824 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80077e2:	68fb      	ldr	r3, [r7, #12]
 80077e4:	f003 0310 	and.w	r3, r3, #16
 80077e8:	2b00      	cmp	r3, #0
 80077ea:	d01b      	beq.n	8007824 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	681b      	ldr	r3, [r3, #0]
 80077f0:	f06f 0210 	mvn.w	r2, #16
 80077f4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	2208      	movs	r2, #8
 80077fa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	681b      	ldr	r3, [r3, #0]
 8007800:	69db      	ldr	r3, [r3, #28]
 8007802:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007806:	2b00      	cmp	r3, #0
 8007808:	d003      	beq.n	8007812 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800780a:	6878      	ldr	r0, [r7, #4]
 800780c:	f000 f877 	bl	80078fe <HAL_TIM_IC_CaptureCallback>
 8007810:	e005      	b.n	800781e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007812:	6878      	ldr	r0, [r7, #4]
 8007814:	f000 f869 	bl	80078ea <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007818:	6878      	ldr	r0, [r7, #4]
 800781a:	f000 f87a 	bl	8007912 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	2200      	movs	r2, #0
 8007822:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8007824:	68bb      	ldr	r3, [r7, #8]
 8007826:	f003 0301 	and.w	r3, r3, #1
 800782a:	2b00      	cmp	r3, #0
 800782c:	d00c      	beq.n	8007848 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800782e:	68fb      	ldr	r3, [r7, #12]
 8007830:	f003 0301 	and.w	r3, r3, #1
 8007834:	2b00      	cmp	r3, #0
 8007836:	d007      	beq.n	8007848 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	681b      	ldr	r3, [r3, #0]
 800783c:	f06f 0201 	mvn.w	r2, #1
 8007840:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007842:	6878      	ldr	r0, [r7, #4]
 8007844:	f7fa fa7e 	bl	8001d44 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8007848:	68bb      	ldr	r3, [r7, #8]
 800784a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800784e:	2b00      	cmp	r3, #0
 8007850:	d104      	bne.n	800785c <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8007852:	68bb      	ldr	r3, [r7, #8]
 8007854:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8007858:	2b00      	cmp	r3, #0
 800785a:	d00c      	beq.n	8007876 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800785c:	68fb      	ldr	r3, [r7, #12]
 800785e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007862:	2b00      	cmp	r3, #0
 8007864:	d007      	beq.n	8007876 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	681b      	ldr	r3, [r3, #0]
 800786a:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800786e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007870:	6878      	ldr	r0, [r7, #4]
 8007872:	f000 f919 	bl	8007aa8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8007876:	68bb      	ldr	r3, [r7, #8]
 8007878:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800787c:	2b00      	cmp	r3, #0
 800787e:	d00c      	beq.n	800789a <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8007880:	68fb      	ldr	r3, [r7, #12]
 8007882:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007886:	2b00      	cmp	r3, #0
 8007888:	d007      	beq.n	800789a <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	681b      	ldr	r3, [r3, #0]
 800788e:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8007892:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8007894:	6878      	ldr	r0, [r7, #4]
 8007896:	f000 f911 	bl	8007abc <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800789a:	68bb      	ldr	r3, [r7, #8]
 800789c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80078a0:	2b00      	cmp	r3, #0
 80078a2:	d00c      	beq.n	80078be <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80078a4:	68fb      	ldr	r3, [r7, #12]
 80078a6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80078aa:	2b00      	cmp	r3, #0
 80078ac:	d007      	beq.n	80078be <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	681b      	ldr	r3, [r3, #0]
 80078b2:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80078b6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80078b8:	6878      	ldr	r0, [r7, #4]
 80078ba:	f000 f834 	bl	8007926 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80078be:	68bb      	ldr	r3, [r7, #8]
 80078c0:	f003 0320 	and.w	r3, r3, #32
 80078c4:	2b00      	cmp	r3, #0
 80078c6:	d00c      	beq.n	80078e2 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80078c8:	68fb      	ldr	r3, [r7, #12]
 80078ca:	f003 0320 	and.w	r3, r3, #32
 80078ce:	2b00      	cmp	r3, #0
 80078d0:	d007      	beq.n	80078e2 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	681b      	ldr	r3, [r3, #0]
 80078d6:	f06f 0220 	mvn.w	r2, #32
 80078da:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80078dc:	6878      	ldr	r0, [r7, #4]
 80078de:	f000 f8d9 	bl	8007a94 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80078e2:	bf00      	nop
 80078e4:	3710      	adds	r7, #16
 80078e6:	46bd      	mov	sp, r7
 80078e8:	bd80      	pop	{r7, pc}

080078ea <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80078ea:	b480      	push	{r7}
 80078ec:	b083      	sub	sp, #12
 80078ee:	af00      	add	r7, sp, #0
 80078f0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80078f2:	bf00      	nop
 80078f4:	370c      	adds	r7, #12
 80078f6:	46bd      	mov	sp, r7
 80078f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078fc:	4770      	bx	lr

080078fe <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80078fe:	b480      	push	{r7}
 8007900:	b083      	sub	sp, #12
 8007902:	af00      	add	r7, sp, #0
 8007904:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007906:	bf00      	nop
 8007908:	370c      	adds	r7, #12
 800790a:	46bd      	mov	sp, r7
 800790c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007910:	4770      	bx	lr

08007912 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007912:	b480      	push	{r7}
 8007914:	b083      	sub	sp, #12
 8007916:	af00      	add	r7, sp, #0
 8007918:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800791a:	bf00      	nop
 800791c:	370c      	adds	r7, #12
 800791e:	46bd      	mov	sp, r7
 8007920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007924:	4770      	bx	lr

08007926 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007926:	b480      	push	{r7}
 8007928:	b083      	sub	sp, #12
 800792a:	af00      	add	r7, sp, #0
 800792c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800792e:	bf00      	nop
 8007930:	370c      	adds	r7, #12
 8007932:	46bd      	mov	sp, r7
 8007934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007938:	4770      	bx	lr
	...

0800793c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800793c:	b480      	push	{r7}
 800793e:	b085      	sub	sp, #20
 8007940:	af00      	add	r7, sp, #0
 8007942:	6078      	str	r0, [r7, #4]
 8007944:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	681b      	ldr	r3, [r3, #0]
 800794a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	4a46      	ldr	r2, [pc, #280]	@ (8007a68 <TIM_Base_SetConfig+0x12c>)
 8007950:	4293      	cmp	r3, r2
 8007952:	d013      	beq.n	800797c <TIM_Base_SetConfig+0x40>
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800795a:	d00f      	beq.n	800797c <TIM_Base_SetConfig+0x40>
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	4a43      	ldr	r2, [pc, #268]	@ (8007a6c <TIM_Base_SetConfig+0x130>)
 8007960:	4293      	cmp	r3, r2
 8007962:	d00b      	beq.n	800797c <TIM_Base_SetConfig+0x40>
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	4a42      	ldr	r2, [pc, #264]	@ (8007a70 <TIM_Base_SetConfig+0x134>)
 8007968:	4293      	cmp	r3, r2
 800796a:	d007      	beq.n	800797c <TIM_Base_SetConfig+0x40>
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	4a41      	ldr	r2, [pc, #260]	@ (8007a74 <TIM_Base_SetConfig+0x138>)
 8007970:	4293      	cmp	r3, r2
 8007972:	d003      	beq.n	800797c <TIM_Base_SetConfig+0x40>
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	4a40      	ldr	r2, [pc, #256]	@ (8007a78 <TIM_Base_SetConfig+0x13c>)
 8007978:	4293      	cmp	r3, r2
 800797a:	d108      	bne.n	800798e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800797c:	68fb      	ldr	r3, [r7, #12]
 800797e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007982:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007984:	683b      	ldr	r3, [r7, #0]
 8007986:	685b      	ldr	r3, [r3, #4]
 8007988:	68fa      	ldr	r2, [r7, #12]
 800798a:	4313      	orrs	r3, r2
 800798c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	4a35      	ldr	r2, [pc, #212]	@ (8007a68 <TIM_Base_SetConfig+0x12c>)
 8007992:	4293      	cmp	r3, r2
 8007994:	d02b      	beq.n	80079ee <TIM_Base_SetConfig+0xb2>
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800799c:	d027      	beq.n	80079ee <TIM_Base_SetConfig+0xb2>
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	4a32      	ldr	r2, [pc, #200]	@ (8007a6c <TIM_Base_SetConfig+0x130>)
 80079a2:	4293      	cmp	r3, r2
 80079a4:	d023      	beq.n	80079ee <TIM_Base_SetConfig+0xb2>
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	4a31      	ldr	r2, [pc, #196]	@ (8007a70 <TIM_Base_SetConfig+0x134>)
 80079aa:	4293      	cmp	r3, r2
 80079ac:	d01f      	beq.n	80079ee <TIM_Base_SetConfig+0xb2>
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	4a30      	ldr	r2, [pc, #192]	@ (8007a74 <TIM_Base_SetConfig+0x138>)
 80079b2:	4293      	cmp	r3, r2
 80079b4:	d01b      	beq.n	80079ee <TIM_Base_SetConfig+0xb2>
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	4a2f      	ldr	r2, [pc, #188]	@ (8007a78 <TIM_Base_SetConfig+0x13c>)
 80079ba:	4293      	cmp	r3, r2
 80079bc:	d017      	beq.n	80079ee <TIM_Base_SetConfig+0xb2>
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	4a2e      	ldr	r2, [pc, #184]	@ (8007a7c <TIM_Base_SetConfig+0x140>)
 80079c2:	4293      	cmp	r3, r2
 80079c4:	d013      	beq.n	80079ee <TIM_Base_SetConfig+0xb2>
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	4a2d      	ldr	r2, [pc, #180]	@ (8007a80 <TIM_Base_SetConfig+0x144>)
 80079ca:	4293      	cmp	r3, r2
 80079cc:	d00f      	beq.n	80079ee <TIM_Base_SetConfig+0xb2>
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	4a2c      	ldr	r2, [pc, #176]	@ (8007a84 <TIM_Base_SetConfig+0x148>)
 80079d2:	4293      	cmp	r3, r2
 80079d4:	d00b      	beq.n	80079ee <TIM_Base_SetConfig+0xb2>
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	4a2b      	ldr	r2, [pc, #172]	@ (8007a88 <TIM_Base_SetConfig+0x14c>)
 80079da:	4293      	cmp	r3, r2
 80079dc:	d007      	beq.n	80079ee <TIM_Base_SetConfig+0xb2>
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	4a2a      	ldr	r2, [pc, #168]	@ (8007a8c <TIM_Base_SetConfig+0x150>)
 80079e2:	4293      	cmp	r3, r2
 80079e4:	d003      	beq.n	80079ee <TIM_Base_SetConfig+0xb2>
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	4a29      	ldr	r2, [pc, #164]	@ (8007a90 <TIM_Base_SetConfig+0x154>)
 80079ea:	4293      	cmp	r3, r2
 80079ec:	d108      	bne.n	8007a00 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80079ee:	68fb      	ldr	r3, [r7, #12]
 80079f0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80079f4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80079f6:	683b      	ldr	r3, [r7, #0]
 80079f8:	68db      	ldr	r3, [r3, #12]
 80079fa:	68fa      	ldr	r2, [r7, #12]
 80079fc:	4313      	orrs	r3, r2
 80079fe:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007a00:	68fb      	ldr	r3, [r7, #12]
 8007a02:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8007a06:	683b      	ldr	r3, [r7, #0]
 8007a08:	695b      	ldr	r3, [r3, #20]
 8007a0a:	4313      	orrs	r3, r2
 8007a0c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	68fa      	ldr	r2, [r7, #12]
 8007a12:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007a14:	683b      	ldr	r3, [r7, #0]
 8007a16:	689a      	ldr	r2, [r3, #8]
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007a1c:	683b      	ldr	r3, [r7, #0]
 8007a1e:	681a      	ldr	r2, [r3, #0]
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	4a10      	ldr	r2, [pc, #64]	@ (8007a68 <TIM_Base_SetConfig+0x12c>)
 8007a28:	4293      	cmp	r3, r2
 8007a2a:	d003      	beq.n	8007a34 <TIM_Base_SetConfig+0xf8>
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	4a12      	ldr	r2, [pc, #72]	@ (8007a78 <TIM_Base_SetConfig+0x13c>)
 8007a30:	4293      	cmp	r3, r2
 8007a32:	d103      	bne.n	8007a3c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007a34:	683b      	ldr	r3, [r7, #0]
 8007a36:	691a      	ldr	r2, [r3, #16]
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	2201      	movs	r2, #1
 8007a40:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	691b      	ldr	r3, [r3, #16]
 8007a46:	f003 0301 	and.w	r3, r3, #1
 8007a4a:	2b01      	cmp	r3, #1
 8007a4c:	d105      	bne.n	8007a5a <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	691b      	ldr	r3, [r3, #16]
 8007a52:	f023 0201 	bic.w	r2, r3, #1
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	611a      	str	r2, [r3, #16]
  }
}
 8007a5a:	bf00      	nop
 8007a5c:	3714      	adds	r7, #20
 8007a5e:	46bd      	mov	sp, r7
 8007a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a64:	4770      	bx	lr
 8007a66:	bf00      	nop
 8007a68:	40010000 	.word	0x40010000
 8007a6c:	40000400 	.word	0x40000400
 8007a70:	40000800 	.word	0x40000800
 8007a74:	40000c00 	.word	0x40000c00
 8007a78:	40010400 	.word	0x40010400
 8007a7c:	40014000 	.word	0x40014000
 8007a80:	40014400 	.word	0x40014400
 8007a84:	40014800 	.word	0x40014800
 8007a88:	40001800 	.word	0x40001800
 8007a8c:	40001c00 	.word	0x40001c00
 8007a90:	40002000 	.word	0x40002000

08007a94 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007a94:	b480      	push	{r7}
 8007a96:	b083      	sub	sp, #12
 8007a98:	af00      	add	r7, sp, #0
 8007a9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007a9c:	bf00      	nop
 8007a9e:	370c      	adds	r7, #12
 8007aa0:	46bd      	mov	sp, r7
 8007aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aa6:	4770      	bx	lr

08007aa8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007aa8:	b480      	push	{r7}
 8007aaa:	b083      	sub	sp, #12
 8007aac:	af00      	add	r7, sp, #0
 8007aae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007ab0:	bf00      	nop
 8007ab2:	370c      	adds	r7, #12
 8007ab4:	46bd      	mov	sp, r7
 8007ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aba:	4770      	bx	lr

08007abc <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8007abc:	b480      	push	{r7}
 8007abe:	b083      	sub	sp, #12
 8007ac0:	af00      	add	r7, sp, #0
 8007ac2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8007ac4:	bf00      	nop
 8007ac6:	370c      	adds	r7, #12
 8007ac8:	46bd      	mov	sp, r7
 8007aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ace:	4770      	bx	lr

08007ad0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007ad0:	b580      	push	{r7, lr}
 8007ad2:	b082      	sub	sp, #8
 8007ad4:	af00      	add	r7, sp, #0
 8007ad6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	2b00      	cmp	r3, #0
 8007adc:	d101      	bne.n	8007ae2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007ade:	2301      	movs	r3, #1
 8007ae0:	e040      	b.n	8007b64 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007ae6:	2b00      	cmp	r3, #0
 8007ae8:	d106      	bne.n	8007af8 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	2200      	movs	r2, #0
 8007aee:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007af2:	6878      	ldr	r0, [r7, #4]
 8007af4:	f7fa f9c4 	bl	8001e80 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	2224      	movs	r2, #36	@ 0x24
 8007afc:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	681b      	ldr	r3, [r3, #0]
 8007b02:	681a      	ldr	r2, [r3, #0]
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	681b      	ldr	r3, [r3, #0]
 8007b08:	f022 0201 	bic.w	r2, r2, #1
 8007b0c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007b12:	2b00      	cmp	r3, #0
 8007b14:	d002      	beq.n	8007b1c <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8007b16:	6878      	ldr	r0, [r7, #4]
 8007b18:	f000 fb16 	bl	8008148 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007b1c:	6878      	ldr	r0, [r7, #4]
 8007b1e:	f000 f8af 	bl	8007c80 <UART_SetConfig>
 8007b22:	4603      	mov	r3, r0
 8007b24:	2b01      	cmp	r3, #1
 8007b26:	d101      	bne.n	8007b2c <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8007b28:	2301      	movs	r3, #1
 8007b2a:	e01b      	b.n	8007b64 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	681b      	ldr	r3, [r3, #0]
 8007b30:	685a      	ldr	r2, [r3, #4]
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	681b      	ldr	r3, [r3, #0]
 8007b36:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8007b3a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	681b      	ldr	r3, [r3, #0]
 8007b40:	689a      	ldr	r2, [r3, #8]
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	681b      	ldr	r3, [r3, #0]
 8007b46:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8007b4a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	681b      	ldr	r3, [r3, #0]
 8007b50:	681a      	ldr	r2, [r3, #0]
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	681b      	ldr	r3, [r3, #0]
 8007b56:	f042 0201 	orr.w	r2, r2, #1
 8007b5a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007b5c:	6878      	ldr	r0, [r7, #4]
 8007b5e:	f000 fb95 	bl	800828c <UART_CheckIdleState>
 8007b62:	4603      	mov	r3, r0
}
 8007b64:	4618      	mov	r0, r3
 8007b66:	3708      	adds	r7, #8
 8007b68:	46bd      	mov	sp, r7
 8007b6a:	bd80      	pop	{r7, pc}

08007b6c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007b6c:	b580      	push	{r7, lr}
 8007b6e:	b08a      	sub	sp, #40	@ 0x28
 8007b70:	af02      	add	r7, sp, #8
 8007b72:	60f8      	str	r0, [r7, #12]
 8007b74:	60b9      	str	r1, [r7, #8]
 8007b76:	603b      	str	r3, [r7, #0]
 8007b78:	4613      	mov	r3, r2
 8007b7a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007b7c:	68fb      	ldr	r3, [r7, #12]
 8007b7e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007b80:	2b20      	cmp	r3, #32
 8007b82:	d177      	bne.n	8007c74 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8007b84:	68bb      	ldr	r3, [r7, #8]
 8007b86:	2b00      	cmp	r3, #0
 8007b88:	d002      	beq.n	8007b90 <HAL_UART_Transmit+0x24>
 8007b8a:	88fb      	ldrh	r3, [r7, #6]
 8007b8c:	2b00      	cmp	r3, #0
 8007b8e:	d101      	bne.n	8007b94 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8007b90:	2301      	movs	r3, #1
 8007b92:	e070      	b.n	8007c76 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007b94:	68fb      	ldr	r3, [r7, #12]
 8007b96:	2200      	movs	r2, #0
 8007b98:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007b9c:	68fb      	ldr	r3, [r7, #12]
 8007b9e:	2221      	movs	r2, #33	@ 0x21
 8007ba0:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007ba2:	f7fa fcab 	bl	80024fc <HAL_GetTick>
 8007ba6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8007ba8:	68fb      	ldr	r3, [r7, #12]
 8007baa:	88fa      	ldrh	r2, [r7, #6]
 8007bac:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8007bb0:	68fb      	ldr	r3, [r7, #12]
 8007bb2:	88fa      	ldrh	r2, [r7, #6]
 8007bb4:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007bb8:	68fb      	ldr	r3, [r7, #12]
 8007bba:	689b      	ldr	r3, [r3, #8]
 8007bbc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007bc0:	d108      	bne.n	8007bd4 <HAL_UART_Transmit+0x68>
 8007bc2:	68fb      	ldr	r3, [r7, #12]
 8007bc4:	691b      	ldr	r3, [r3, #16]
 8007bc6:	2b00      	cmp	r3, #0
 8007bc8:	d104      	bne.n	8007bd4 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8007bca:	2300      	movs	r3, #0
 8007bcc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8007bce:	68bb      	ldr	r3, [r7, #8]
 8007bd0:	61bb      	str	r3, [r7, #24]
 8007bd2:	e003      	b.n	8007bdc <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8007bd4:	68bb      	ldr	r3, [r7, #8]
 8007bd6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007bd8:	2300      	movs	r3, #0
 8007bda:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8007bdc:	e02f      	b.n	8007c3e <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007bde:	683b      	ldr	r3, [r7, #0]
 8007be0:	9300      	str	r3, [sp, #0]
 8007be2:	697b      	ldr	r3, [r7, #20]
 8007be4:	2200      	movs	r2, #0
 8007be6:	2180      	movs	r1, #128	@ 0x80
 8007be8:	68f8      	ldr	r0, [r7, #12]
 8007bea:	f000 fbf7 	bl	80083dc <UART_WaitOnFlagUntilTimeout>
 8007bee:	4603      	mov	r3, r0
 8007bf0:	2b00      	cmp	r3, #0
 8007bf2:	d004      	beq.n	8007bfe <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8007bf4:	68fb      	ldr	r3, [r7, #12]
 8007bf6:	2220      	movs	r2, #32
 8007bf8:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8007bfa:	2303      	movs	r3, #3
 8007bfc:	e03b      	b.n	8007c76 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8007bfe:	69fb      	ldr	r3, [r7, #28]
 8007c00:	2b00      	cmp	r3, #0
 8007c02:	d10b      	bne.n	8007c1c <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007c04:	69bb      	ldr	r3, [r7, #24]
 8007c06:	881b      	ldrh	r3, [r3, #0]
 8007c08:	461a      	mov	r2, r3
 8007c0a:	68fb      	ldr	r3, [r7, #12]
 8007c0c:	681b      	ldr	r3, [r3, #0]
 8007c0e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007c12:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8007c14:	69bb      	ldr	r3, [r7, #24]
 8007c16:	3302      	adds	r3, #2
 8007c18:	61bb      	str	r3, [r7, #24]
 8007c1a:	e007      	b.n	8007c2c <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8007c1c:	69fb      	ldr	r3, [r7, #28]
 8007c1e:	781a      	ldrb	r2, [r3, #0]
 8007c20:	68fb      	ldr	r3, [r7, #12]
 8007c22:	681b      	ldr	r3, [r3, #0]
 8007c24:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8007c26:	69fb      	ldr	r3, [r7, #28]
 8007c28:	3301      	adds	r3, #1
 8007c2a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007c2c:	68fb      	ldr	r3, [r7, #12]
 8007c2e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8007c32:	b29b      	uxth	r3, r3
 8007c34:	3b01      	subs	r3, #1
 8007c36:	b29a      	uxth	r2, r3
 8007c38:	68fb      	ldr	r3, [r7, #12]
 8007c3a:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8007c3e:	68fb      	ldr	r3, [r7, #12]
 8007c40:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8007c44:	b29b      	uxth	r3, r3
 8007c46:	2b00      	cmp	r3, #0
 8007c48:	d1c9      	bne.n	8007bde <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007c4a:	683b      	ldr	r3, [r7, #0]
 8007c4c:	9300      	str	r3, [sp, #0]
 8007c4e:	697b      	ldr	r3, [r7, #20]
 8007c50:	2200      	movs	r2, #0
 8007c52:	2140      	movs	r1, #64	@ 0x40
 8007c54:	68f8      	ldr	r0, [r7, #12]
 8007c56:	f000 fbc1 	bl	80083dc <UART_WaitOnFlagUntilTimeout>
 8007c5a:	4603      	mov	r3, r0
 8007c5c:	2b00      	cmp	r3, #0
 8007c5e:	d004      	beq.n	8007c6a <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8007c60:	68fb      	ldr	r3, [r7, #12]
 8007c62:	2220      	movs	r2, #32
 8007c64:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8007c66:	2303      	movs	r3, #3
 8007c68:	e005      	b.n	8007c76 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007c6a:	68fb      	ldr	r3, [r7, #12]
 8007c6c:	2220      	movs	r2, #32
 8007c6e:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8007c70:	2300      	movs	r3, #0
 8007c72:	e000      	b.n	8007c76 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8007c74:	2302      	movs	r3, #2
  }
}
 8007c76:	4618      	mov	r0, r3
 8007c78:	3720      	adds	r7, #32
 8007c7a:	46bd      	mov	sp, r7
 8007c7c:	bd80      	pop	{r7, pc}
	...

08007c80 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007c80:	b580      	push	{r7, lr}
 8007c82:	b088      	sub	sp, #32
 8007c84:	af00      	add	r7, sp, #0
 8007c86:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007c88:	2300      	movs	r3, #0
 8007c8a:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	689a      	ldr	r2, [r3, #8]
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	691b      	ldr	r3, [r3, #16]
 8007c94:	431a      	orrs	r2, r3
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	695b      	ldr	r3, [r3, #20]
 8007c9a:	431a      	orrs	r2, r3
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	69db      	ldr	r3, [r3, #28]
 8007ca0:	4313      	orrs	r3, r2
 8007ca2:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	681b      	ldr	r3, [r3, #0]
 8007ca8:	681a      	ldr	r2, [r3, #0]
 8007caa:	4ba6      	ldr	r3, [pc, #664]	@ (8007f44 <UART_SetConfig+0x2c4>)
 8007cac:	4013      	ands	r3, r2
 8007cae:	687a      	ldr	r2, [r7, #4]
 8007cb0:	6812      	ldr	r2, [r2, #0]
 8007cb2:	6979      	ldr	r1, [r7, #20]
 8007cb4:	430b      	orrs	r3, r1
 8007cb6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	681b      	ldr	r3, [r3, #0]
 8007cbc:	685b      	ldr	r3, [r3, #4]
 8007cbe:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	68da      	ldr	r2, [r3, #12]
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	681b      	ldr	r3, [r3, #0]
 8007cca:	430a      	orrs	r2, r1
 8007ccc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	699b      	ldr	r3, [r3, #24]
 8007cd2:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	6a1b      	ldr	r3, [r3, #32]
 8007cd8:	697a      	ldr	r2, [r7, #20]
 8007cda:	4313      	orrs	r3, r2
 8007cdc:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	681b      	ldr	r3, [r3, #0]
 8007ce2:	689b      	ldr	r3, [r3, #8]
 8007ce4:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	681b      	ldr	r3, [r3, #0]
 8007cec:	697a      	ldr	r2, [r7, #20]
 8007cee:	430a      	orrs	r2, r1
 8007cf0:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	681b      	ldr	r3, [r3, #0]
 8007cf6:	4a94      	ldr	r2, [pc, #592]	@ (8007f48 <UART_SetConfig+0x2c8>)
 8007cf8:	4293      	cmp	r3, r2
 8007cfa:	d120      	bne.n	8007d3e <UART_SetConfig+0xbe>
 8007cfc:	4b93      	ldr	r3, [pc, #588]	@ (8007f4c <UART_SetConfig+0x2cc>)
 8007cfe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007d02:	f003 0303 	and.w	r3, r3, #3
 8007d06:	2b03      	cmp	r3, #3
 8007d08:	d816      	bhi.n	8007d38 <UART_SetConfig+0xb8>
 8007d0a:	a201      	add	r2, pc, #4	@ (adr r2, 8007d10 <UART_SetConfig+0x90>)
 8007d0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007d10:	08007d21 	.word	0x08007d21
 8007d14:	08007d2d 	.word	0x08007d2d
 8007d18:	08007d27 	.word	0x08007d27
 8007d1c:	08007d33 	.word	0x08007d33
 8007d20:	2301      	movs	r3, #1
 8007d22:	77fb      	strb	r3, [r7, #31]
 8007d24:	e150      	b.n	8007fc8 <UART_SetConfig+0x348>
 8007d26:	2302      	movs	r3, #2
 8007d28:	77fb      	strb	r3, [r7, #31]
 8007d2a:	e14d      	b.n	8007fc8 <UART_SetConfig+0x348>
 8007d2c:	2304      	movs	r3, #4
 8007d2e:	77fb      	strb	r3, [r7, #31]
 8007d30:	e14a      	b.n	8007fc8 <UART_SetConfig+0x348>
 8007d32:	2308      	movs	r3, #8
 8007d34:	77fb      	strb	r3, [r7, #31]
 8007d36:	e147      	b.n	8007fc8 <UART_SetConfig+0x348>
 8007d38:	2310      	movs	r3, #16
 8007d3a:	77fb      	strb	r3, [r7, #31]
 8007d3c:	e144      	b.n	8007fc8 <UART_SetConfig+0x348>
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	681b      	ldr	r3, [r3, #0]
 8007d42:	4a83      	ldr	r2, [pc, #524]	@ (8007f50 <UART_SetConfig+0x2d0>)
 8007d44:	4293      	cmp	r3, r2
 8007d46:	d132      	bne.n	8007dae <UART_SetConfig+0x12e>
 8007d48:	4b80      	ldr	r3, [pc, #512]	@ (8007f4c <UART_SetConfig+0x2cc>)
 8007d4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007d4e:	f003 030c 	and.w	r3, r3, #12
 8007d52:	2b0c      	cmp	r3, #12
 8007d54:	d828      	bhi.n	8007da8 <UART_SetConfig+0x128>
 8007d56:	a201      	add	r2, pc, #4	@ (adr r2, 8007d5c <UART_SetConfig+0xdc>)
 8007d58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007d5c:	08007d91 	.word	0x08007d91
 8007d60:	08007da9 	.word	0x08007da9
 8007d64:	08007da9 	.word	0x08007da9
 8007d68:	08007da9 	.word	0x08007da9
 8007d6c:	08007d9d 	.word	0x08007d9d
 8007d70:	08007da9 	.word	0x08007da9
 8007d74:	08007da9 	.word	0x08007da9
 8007d78:	08007da9 	.word	0x08007da9
 8007d7c:	08007d97 	.word	0x08007d97
 8007d80:	08007da9 	.word	0x08007da9
 8007d84:	08007da9 	.word	0x08007da9
 8007d88:	08007da9 	.word	0x08007da9
 8007d8c:	08007da3 	.word	0x08007da3
 8007d90:	2300      	movs	r3, #0
 8007d92:	77fb      	strb	r3, [r7, #31]
 8007d94:	e118      	b.n	8007fc8 <UART_SetConfig+0x348>
 8007d96:	2302      	movs	r3, #2
 8007d98:	77fb      	strb	r3, [r7, #31]
 8007d9a:	e115      	b.n	8007fc8 <UART_SetConfig+0x348>
 8007d9c:	2304      	movs	r3, #4
 8007d9e:	77fb      	strb	r3, [r7, #31]
 8007da0:	e112      	b.n	8007fc8 <UART_SetConfig+0x348>
 8007da2:	2308      	movs	r3, #8
 8007da4:	77fb      	strb	r3, [r7, #31]
 8007da6:	e10f      	b.n	8007fc8 <UART_SetConfig+0x348>
 8007da8:	2310      	movs	r3, #16
 8007daa:	77fb      	strb	r3, [r7, #31]
 8007dac:	e10c      	b.n	8007fc8 <UART_SetConfig+0x348>
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	681b      	ldr	r3, [r3, #0]
 8007db2:	4a68      	ldr	r2, [pc, #416]	@ (8007f54 <UART_SetConfig+0x2d4>)
 8007db4:	4293      	cmp	r3, r2
 8007db6:	d120      	bne.n	8007dfa <UART_SetConfig+0x17a>
 8007db8:	4b64      	ldr	r3, [pc, #400]	@ (8007f4c <UART_SetConfig+0x2cc>)
 8007dba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007dbe:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8007dc2:	2b30      	cmp	r3, #48	@ 0x30
 8007dc4:	d013      	beq.n	8007dee <UART_SetConfig+0x16e>
 8007dc6:	2b30      	cmp	r3, #48	@ 0x30
 8007dc8:	d814      	bhi.n	8007df4 <UART_SetConfig+0x174>
 8007dca:	2b20      	cmp	r3, #32
 8007dcc:	d009      	beq.n	8007de2 <UART_SetConfig+0x162>
 8007dce:	2b20      	cmp	r3, #32
 8007dd0:	d810      	bhi.n	8007df4 <UART_SetConfig+0x174>
 8007dd2:	2b00      	cmp	r3, #0
 8007dd4:	d002      	beq.n	8007ddc <UART_SetConfig+0x15c>
 8007dd6:	2b10      	cmp	r3, #16
 8007dd8:	d006      	beq.n	8007de8 <UART_SetConfig+0x168>
 8007dda:	e00b      	b.n	8007df4 <UART_SetConfig+0x174>
 8007ddc:	2300      	movs	r3, #0
 8007dde:	77fb      	strb	r3, [r7, #31]
 8007de0:	e0f2      	b.n	8007fc8 <UART_SetConfig+0x348>
 8007de2:	2302      	movs	r3, #2
 8007de4:	77fb      	strb	r3, [r7, #31]
 8007de6:	e0ef      	b.n	8007fc8 <UART_SetConfig+0x348>
 8007de8:	2304      	movs	r3, #4
 8007dea:	77fb      	strb	r3, [r7, #31]
 8007dec:	e0ec      	b.n	8007fc8 <UART_SetConfig+0x348>
 8007dee:	2308      	movs	r3, #8
 8007df0:	77fb      	strb	r3, [r7, #31]
 8007df2:	e0e9      	b.n	8007fc8 <UART_SetConfig+0x348>
 8007df4:	2310      	movs	r3, #16
 8007df6:	77fb      	strb	r3, [r7, #31]
 8007df8:	e0e6      	b.n	8007fc8 <UART_SetConfig+0x348>
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	681b      	ldr	r3, [r3, #0]
 8007dfe:	4a56      	ldr	r2, [pc, #344]	@ (8007f58 <UART_SetConfig+0x2d8>)
 8007e00:	4293      	cmp	r3, r2
 8007e02:	d120      	bne.n	8007e46 <UART_SetConfig+0x1c6>
 8007e04:	4b51      	ldr	r3, [pc, #324]	@ (8007f4c <UART_SetConfig+0x2cc>)
 8007e06:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007e0a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8007e0e:	2bc0      	cmp	r3, #192	@ 0xc0
 8007e10:	d013      	beq.n	8007e3a <UART_SetConfig+0x1ba>
 8007e12:	2bc0      	cmp	r3, #192	@ 0xc0
 8007e14:	d814      	bhi.n	8007e40 <UART_SetConfig+0x1c0>
 8007e16:	2b80      	cmp	r3, #128	@ 0x80
 8007e18:	d009      	beq.n	8007e2e <UART_SetConfig+0x1ae>
 8007e1a:	2b80      	cmp	r3, #128	@ 0x80
 8007e1c:	d810      	bhi.n	8007e40 <UART_SetConfig+0x1c0>
 8007e1e:	2b00      	cmp	r3, #0
 8007e20:	d002      	beq.n	8007e28 <UART_SetConfig+0x1a8>
 8007e22:	2b40      	cmp	r3, #64	@ 0x40
 8007e24:	d006      	beq.n	8007e34 <UART_SetConfig+0x1b4>
 8007e26:	e00b      	b.n	8007e40 <UART_SetConfig+0x1c0>
 8007e28:	2300      	movs	r3, #0
 8007e2a:	77fb      	strb	r3, [r7, #31]
 8007e2c:	e0cc      	b.n	8007fc8 <UART_SetConfig+0x348>
 8007e2e:	2302      	movs	r3, #2
 8007e30:	77fb      	strb	r3, [r7, #31]
 8007e32:	e0c9      	b.n	8007fc8 <UART_SetConfig+0x348>
 8007e34:	2304      	movs	r3, #4
 8007e36:	77fb      	strb	r3, [r7, #31]
 8007e38:	e0c6      	b.n	8007fc8 <UART_SetConfig+0x348>
 8007e3a:	2308      	movs	r3, #8
 8007e3c:	77fb      	strb	r3, [r7, #31]
 8007e3e:	e0c3      	b.n	8007fc8 <UART_SetConfig+0x348>
 8007e40:	2310      	movs	r3, #16
 8007e42:	77fb      	strb	r3, [r7, #31]
 8007e44:	e0c0      	b.n	8007fc8 <UART_SetConfig+0x348>
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	681b      	ldr	r3, [r3, #0]
 8007e4a:	4a44      	ldr	r2, [pc, #272]	@ (8007f5c <UART_SetConfig+0x2dc>)
 8007e4c:	4293      	cmp	r3, r2
 8007e4e:	d125      	bne.n	8007e9c <UART_SetConfig+0x21c>
 8007e50:	4b3e      	ldr	r3, [pc, #248]	@ (8007f4c <UART_SetConfig+0x2cc>)
 8007e52:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007e56:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007e5a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007e5e:	d017      	beq.n	8007e90 <UART_SetConfig+0x210>
 8007e60:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007e64:	d817      	bhi.n	8007e96 <UART_SetConfig+0x216>
 8007e66:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007e6a:	d00b      	beq.n	8007e84 <UART_SetConfig+0x204>
 8007e6c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007e70:	d811      	bhi.n	8007e96 <UART_SetConfig+0x216>
 8007e72:	2b00      	cmp	r3, #0
 8007e74:	d003      	beq.n	8007e7e <UART_SetConfig+0x1fe>
 8007e76:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007e7a:	d006      	beq.n	8007e8a <UART_SetConfig+0x20a>
 8007e7c:	e00b      	b.n	8007e96 <UART_SetConfig+0x216>
 8007e7e:	2300      	movs	r3, #0
 8007e80:	77fb      	strb	r3, [r7, #31]
 8007e82:	e0a1      	b.n	8007fc8 <UART_SetConfig+0x348>
 8007e84:	2302      	movs	r3, #2
 8007e86:	77fb      	strb	r3, [r7, #31]
 8007e88:	e09e      	b.n	8007fc8 <UART_SetConfig+0x348>
 8007e8a:	2304      	movs	r3, #4
 8007e8c:	77fb      	strb	r3, [r7, #31]
 8007e8e:	e09b      	b.n	8007fc8 <UART_SetConfig+0x348>
 8007e90:	2308      	movs	r3, #8
 8007e92:	77fb      	strb	r3, [r7, #31]
 8007e94:	e098      	b.n	8007fc8 <UART_SetConfig+0x348>
 8007e96:	2310      	movs	r3, #16
 8007e98:	77fb      	strb	r3, [r7, #31]
 8007e9a:	e095      	b.n	8007fc8 <UART_SetConfig+0x348>
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	681b      	ldr	r3, [r3, #0]
 8007ea0:	4a2f      	ldr	r2, [pc, #188]	@ (8007f60 <UART_SetConfig+0x2e0>)
 8007ea2:	4293      	cmp	r3, r2
 8007ea4:	d125      	bne.n	8007ef2 <UART_SetConfig+0x272>
 8007ea6:	4b29      	ldr	r3, [pc, #164]	@ (8007f4c <UART_SetConfig+0x2cc>)
 8007ea8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007eac:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8007eb0:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007eb4:	d017      	beq.n	8007ee6 <UART_SetConfig+0x266>
 8007eb6:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007eba:	d817      	bhi.n	8007eec <UART_SetConfig+0x26c>
 8007ebc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007ec0:	d00b      	beq.n	8007eda <UART_SetConfig+0x25a>
 8007ec2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007ec6:	d811      	bhi.n	8007eec <UART_SetConfig+0x26c>
 8007ec8:	2b00      	cmp	r3, #0
 8007eca:	d003      	beq.n	8007ed4 <UART_SetConfig+0x254>
 8007ecc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007ed0:	d006      	beq.n	8007ee0 <UART_SetConfig+0x260>
 8007ed2:	e00b      	b.n	8007eec <UART_SetConfig+0x26c>
 8007ed4:	2301      	movs	r3, #1
 8007ed6:	77fb      	strb	r3, [r7, #31]
 8007ed8:	e076      	b.n	8007fc8 <UART_SetConfig+0x348>
 8007eda:	2302      	movs	r3, #2
 8007edc:	77fb      	strb	r3, [r7, #31]
 8007ede:	e073      	b.n	8007fc8 <UART_SetConfig+0x348>
 8007ee0:	2304      	movs	r3, #4
 8007ee2:	77fb      	strb	r3, [r7, #31]
 8007ee4:	e070      	b.n	8007fc8 <UART_SetConfig+0x348>
 8007ee6:	2308      	movs	r3, #8
 8007ee8:	77fb      	strb	r3, [r7, #31]
 8007eea:	e06d      	b.n	8007fc8 <UART_SetConfig+0x348>
 8007eec:	2310      	movs	r3, #16
 8007eee:	77fb      	strb	r3, [r7, #31]
 8007ef0:	e06a      	b.n	8007fc8 <UART_SetConfig+0x348>
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	681b      	ldr	r3, [r3, #0]
 8007ef6:	4a1b      	ldr	r2, [pc, #108]	@ (8007f64 <UART_SetConfig+0x2e4>)
 8007ef8:	4293      	cmp	r3, r2
 8007efa:	d138      	bne.n	8007f6e <UART_SetConfig+0x2ee>
 8007efc:	4b13      	ldr	r3, [pc, #76]	@ (8007f4c <UART_SetConfig+0x2cc>)
 8007efe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007f02:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8007f06:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8007f0a:	d017      	beq.n	8007f3c <UART_SetConfig+0x2bc>
 8007f0c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8007f10:	d82a      	bhi.n	8007f68 <UART_SetConfig+0x2e8>
 8007f12:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007f16:	d00b      	beq.n	8007f30 <UART_SetConfig+0x2b0>
 8007f18:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007f1c:	d824      	bhi.n	8007f68 <UART_SetConfig+0x2e8>
 8007f1e:	2b00      	cmp	r3, #0
 8007f20:	d003      	beq.n	8007f2a <UART_SetConfig+0x2aa>
 8007f22:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007f26:	d006      	beq.n	8007f36 <UART_SetConfig+0x2b6>
 8007f28:	e01e      	b.n	8007f68 <UART_SetConfig+0x2e8>
 8007f2a:	2300      	movs	r3, #0
 8007f2c:	77fb      	strb	r3, [r7, #31]
 8007f2e:	e04b      	b.n	8007fc8 <UART_SetConfig+0x348>
 8007f30:	2302      	movs	r3, #2
 8007f32:	77fb      	strb	r3, [r7, #31]
 8007f34:	e048      	b.n	8007fc8 <UART_SetConfig+0x348>
 8007f36:	2304      	movs	r3, #4
 8007f38:	77fb      	strb	r3, [r7, #31]
 8007f3a:	e045      	b.n	8007fc8 <UART_SetConfig+0x348>
 8007f3c:	2308      	movs	r3, #8
 8007f3e:	77fb      	strb	r3, [r7, #31]
 8007f40:	e042      	b.n	8007fc8 <UART_SetConfig+0x348>
 8007f42:	bf00      	nop
 8007f44:	efff69f3 	.word	0xefff69f3
 8007f48:	40011000 	.word	0x40011000
 8007f4c:	40023800 	.word	0x40023800
 8007f50:	40004400 	.word	0x40004400
 8007f54:	40004800 	.word	0x40004800
 8007f58:	40004c00 	.word	0x40004c00
 8007f5c:	40005000 	.word	0x40005000
 8007f60:	40011400 	.word	0x40011400
 8007f64:	40007800 	.word	0x40007800
 8007f68:	2310      	movs	r3, #16
 8007f6a:	77fb      	strb	r3, [r7, #31]
 8007f6c:	e02c      	b.n	8007fc8 <UART_SetConfig+0x348>
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	681b      	ldr	r3, [r3, #0]
 8007f72:	4a72      	ldr	r2, [pc, #456]	@ (800813c <UART_SetConfig+0x4bc>)
 8007f74:	4293      	cmp	r3, r2
 8007f76:	d125      	bne.n	8007fc4 <UART_SetConfig+0x344>
 8007f78:	4b71      	ldr	r3, [pc, #452]	@ (8008140 <UART_SetConfig+0x4c0>)
 8007f7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007f7e:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8007f82:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8007f86:	d017      	beq.n	8007fb8 <UART_SetConfig+0x338>
 8007f88:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8007f8c:	d817      	bhi.n	8007fbe <UART_SetConfig+0x33e>
 8007f8e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007f92:	d00b      	beq.n	8007fac <UART_SetConfig+0x32c>
 8007f94:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007f98:	d811      	bhi.n	8007fbe <UART_SetConfig+0x33e>
 8007f9a:	2b00      	cmp	r3, #0
 8007f9c:	d003      	beq.n	8007fa6 <UART_SetConfig+0x326>
 8007f9e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007fa2:	d006      	beq.n	8007fb2 <UART_SetConfig+0x332>
 8007fa4:	e00b      	b.n	8007fbe <UART_SetConfig+0x33e>
 8007fa6:	2300      	movs	r3, #0
 8007fa8:	77fb      	strb	r3, [r7, #31]
 8007faa:	e00d      	b.n	8007fc8 <UART_SetConfig+0x348>
 8007fac:	2302      	movs	r3, #2
 8007fae:	77fb      	strb	r3, [r7, #31]
 8007fb0:	e00a      	b.n	8007fc8 <UART_SetConfig+0x348>
 8007fb2:	2304      	movs	r3, #4
 8007fb4:	77fb      	strb	r3, [r7, #31]
 8007fb6:	e007      	b.n	8007fc8 <UART_SetConfig+0x348>
 8007fb8:	2308      	movs	r3, #8
 8007fba:	77fb      	strb	r3, [r7, #31]
 8007fbc:	e004      	b.n	8007fc8 <UART_SetConfig+0x348>
 8007fbe:	2310      	movs	r3, #16
 8007fc0:	77fb      	strb	r3, [r7, #31]
 8007fc2:	e001      	b.n	8007fc8 <UART_SetConfig+0x348>
 8007fc4:	2310      	movs	r3, #16
 8007fc6:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	69db      	ldr	r3, [r3, #28]
 8007fcc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007fd0:	d15b      	bne.n	800808a <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 8007fd2:	7ffb      	ldrb	r3, [r7, #31]
 8007fd4:	2b08      	cmp	r3, #8
 8007fd6:	d828      	bhi.n	800802a <UART_SetConfig+0x3aa>
 8007fd8:	a201      	add	r2, pc, #4	@ (adr r2, 8007fe0 <UART_SetConfig+0x360>)
 8007fda:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007fde:	bf00      	nop
 8007fe0:	08008005 	.word	0x08008005
 8007fe4:	0800800d 	.word	0x0800800d
 8007fe8:	08008015 	.word	0x08008015
 8007fec:	0800802b 	.word	0x0800802b
 8007ff0:	0800801b 	.word	0x0800801b
 8007ff4:	0800802b 	.word	0x0800802b
 8007ff8:	0800802b 	.word	0x0800802b
 8007ffc:	0800802b 	.word	0x0800802b
 8008000:	08008023 	.word	0x08008023
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008004:	f7fe fe0e 	bl	8006c24 <HAL_RCC_GetPCLK1Freq>
 8008008:	61b8      	str	r0, [r7, #24]
        break;
 800800a:	e013      	b.n	8008034 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800800c:	f7fe fe1e 	bl	8006c4c <HAL_RCC_GetPCLK2Freq>
 8008010:	61b8      	str	r0, [r7, #24]
        break;
 8008012:	e00f      	b.n	8008034 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008014:	4b4b      	ldr	r3, [pc, #300]	@ (8008144 <UART_SetConfig+0x4c4>)
 8008016:	61bb      	str	r3, [r7, #24]
        break;
 8008018:	e00c      	b.n	8008034 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800801a:	f7fe fcf1 	bl	8006a00 <HAL_RCC_GetSysClockFreq>
 800801e:	61b8      	str	r0, [r7, #24]
        break;
 8008020:	e008      	b.n	8008034 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008022:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008026:	61bb      	str	r3, [r7, #24]
        break;
 8008028:	e004      	b.n	8008034 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 800802a:	2300      	movs	r3, #0
 800802c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800802e:	2301      	movs	r3, #1
 8008030:	77bb      	strb	r3, [r7, #30]
        break;
 8008032:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8008034:	69bb      	ldr	r3, [r7, #24]
 8008036:	2b00      	cmp	r3, #0
 8008038:	d074      	beq.n	8008124 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800803a:	69bb      	ldr	r3, [r7, #24]
 800803c:	005a      	lsls	r2, r3, #1
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	685b      	ldr	r3, [r3, #4]
 8008042:	085b      	lsrs	r3, r3, #1
 8008044:	441a      	add	r2, r3
 8008046:	687b      	ldr	r3, [r7, #4]
 8008048:	685b      	ldr	r3, [r3, #4]
 800804a:	fbb2 f3f3 	udiv	r3, r2, r3
 800804e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008050:	693b      	ldr	r3, [r7, #16]
 8008052:	2b0f      	cmp	r3, #15
 8008054:	d916      	bls.n	8008084 <UART_SetConfig+0x404>
 8008056:	693b      	ldr	r3, [r7, #16]
 8008058:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800805c:	d212      	bcs.n	8008084 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800805e:	693b      	ldr	r3, [r7, #16]
 8008060:	b29b      	uxth	r3, r3
 8008062:	f023 030f 	bic.w	r3, r3, #15
 8008066:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8008068:	693b      	ldr	r3, [r7, #16]
 800806a:	085b      	lsrs	r3, r3, #1
 800806c:	b29b      	uxth	r3, r3
 800806e:	f003 0307 	and.w	r3, r3, #7
 8008072:	b29a      	uxth	r2, r3
 8008074:	89fb      	ldrh	r3, [r7, #14]
 8008076:	4313      	orrs	r3, r2
 8008078:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	681b      	ldr	r3, [r3, #0]
 800807e:	89fa      	ldrh	r2, [r7, #14]
 8008080:	60da      	str	r2, [r3, #12]
 8008082:	e04f      	b.n	8008124 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8008084:	2301      	movs	r3, #1
 8008086:	77bb      	strb	r3, [r7, #30]
 8008088:	e04c      	b.n	8008124 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 800808a:	7ffb      	ldrb	r3, [r7, #31]
 800808c:	2b08      	cmp	r3, #8
 800808e:	d828      	bhi.n	80080e2 <UART_SetConfig+0x462>
 8008090:	a201      	add	r2, pc, #4	@ (adr r2, 8008098 <UART_SetConfig+0x418>)
 8008092:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008096:	bf00      	nop
 8008098:	080080bd 	.word	0x080080bd
 800809c:	080080c5 	.word	0x080080c5
 80080a0:	080080cd 	.word	0x080080cd
 80080a4:	080080e3 	.word	0x080080e3
 80080a8:	080080d3 	.word	0x080080d3
 80080ac:	080080e3 	.word	0x080080e3
 80080b0:	080080e3 	.word	0x080080e3
 80080b4:	080080e3 	.word	0x080080e3
 80080b8:	080080db 	.word	0x080080db
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80080bc:	f7fe fdb2 	bl	8006c24 <HAL_RCC_GetPCLK1Freq>
 80080c0:	61b8      	str	r0, [r7, #24]
        break;
 80080c2:	e013      	b.n	80080ec <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80080c4:	f7fe fdc2 	bl	8006c4c <HAL_RCC_GetPCLK2Freq>
 80080c8:	61b8      	str	r0, [r7, #24]
        break;
 80080ca:	e00f      	b.n	80080ec <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80080cc:	4b1d      	ldr	r3, [pc, #116]	@ (8008144 <UART_SetConfig+0x4c4>)
 80080ce:	61bb      	str	r3, [r7, #24]
        break;
 80080d0:	e00c      	b.n	80080ec <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80080d2:	f7fe fc95 	bl	8006a00 <HAL_RCC_GetSysClockFreq>
 80080d6:	61b8      	str	r0, [r7, #24]
        break;
 80080d8:	e008      	b.n	80080ec <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80080da:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80080de:	61bb      	str	r3, [r7, #24]
        break;
 80080e0:	e004      	b.n	80080ec <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 80080e2:	2300      	movs	r3, #0
 80080e4:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80080e6:	2301      	movs	r3, #1
 80080e8:	77bb      	strb	r3, [r7, #30]
        break;
 80080ea:	bf00      	nop
    }

    if (pclk != 0U)
 80080ec:	69bb      	ldr	r3, [r7, #24]
 80080ee:	2b00      	cmp	r3, #0
 80080f0:	d018      	beq.n	8008124 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	685b      	ldr	r3, [r3, #4]
 80080f6:	085a      	lsrs	r2, r3, #1
 80080f8:	69bb      	ldr	r3, [r7, #24]
 80080fa:	441a      	add	r2, r3
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	685b      	ldr	r3, [r3, #4]
 8008100:	fbb2 f3f3 	udiv	r3, r2, r3
 8008104:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008106:	693b      	ldr	r3, [r7, #16]
 8008108:	2b0f      	cmp	r3, #15
 800810a:	d909      	bls.n	8008120 <UART_SetConfig+0x4a0>
 800810c:	693b      	ldr	r3, [r7, #16]
 800810e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008112:	d205      	bcs.n	8008120 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8008114:	693b      	ldr	r3, [r7, #16]
 8008116:	b29a      	uxth	r2, r3
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	681b      	ldr	r3, [r3, #0]
 800811c:	60da      	str	r2, [r3, #12]
 800811e:	e001      	b.n	8008124 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8008120:	2301      	movs	r3, #1
 8008122:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	2200      	movs	r2, #0
 8008128:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	2200      	movs	r2, #0
 800812e:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8008130:	7fbb      	ldrb	r3, [r7, #30]
}
 8008132:	4618      	mov	r0, r3
 8008134:	3720      	adds	r7, #32
 8008136:	46bd      	mov	sp, r7
 8008138:	bd80      	pop	{r7, pc}
 800813a:	bf00      	nop
 800813c:	40007c00 	.word	0x40007c00
 8008140:	40023800 	.word	0x40023800
 8008144:	00f42400 	.word	0x00f42400

08008148 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8008148:	b480      	push	{r7}
 800814a:	b083      	sub	sp, #12
 800814c:	af00      	add	r7, sp, #0
 800814e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008154:	f003 0308 	and.w	r3, r3, #8
 8008158:	2b00      	cmp	r3, #0
 800815a:	d00a      	beq.n	8008172 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	681b      	ldr	r3, [r3, #0]
 8008160:	685b      	ldr	r3, [r3, #4]
 8008162:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	681b      	ldr	r3, [r3, #0]
 800816e:	430a      	orrs	r2, r1
 8008170:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008176:	f003 0301 	and.w	r3, r3, #1
 800817a:	2b00      	cmp	r3, #0
 800817c:	d00a      	beq.n	8008194 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800817e:	687b      	ldr	r3, [r7, #4]
 8008180:	681b      	ldr	r3, [r3, #0]
 8008182:	685b      	ldr	r3, [r3, #4]
 8008184:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	681b      	ldr	r3, [r3, #0]
 8008190:	430a      	orrs	r2, r1
 8008192:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008198:	f003 0302 	and.w	r3, r3, #2
 800819c:	2b00      	cmp	r3, #0
 800819e:	d00a      	beq.n	80081b6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	681b      	ldr	r3, [r3, #0]
 80081a4:	685b      	ldr	r3, [r3, #4]
 80081a6:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	681b      	ldr	r3, [r3, #0]
 80081b2:	430a      	orrs	r2, r1
 80081b4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80081ba:	f003 0304 	and.w	r3, r3, #4
 80081be:	2b00      	cmp	r3, #0
 80081c0:	d00a      	beq.n	80081d8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80081c2:	687b      	ldr	r3, [r7, #4]
 80081c4:	681b      	ldr	r3, [r3, #0]
 80081c6:	685b      	ldr	r3, [r3, #4]
 80081c8:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	681b      	ldr	r3, [r3, #0]
 80081d4:	430a      	orrs	r2, r1
 80081d6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80081dc:	f003 0310 	and.w	r3, r3, #16
 80081e0:	2b00      	cmp	r3, #0
 80081e2:	d00a      	beq.n	80081fa <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	681b      	ldr	r3, [r3, #0]
 80081e8:	689b      	ldr	r3, [r3, #8]
 80081ea:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	681b      	ldr	r3, [r3, #0]
 80081f6:	430a      	orrs	r2, r1
 80081f8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80081fe:	f003 0320 	and.w	r3, r3, #32
 8008202:	2b00      	cmp	r3, #0
 8008204:	d00a      	beq.n	800821c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	681b      	ldr	r3, [r3, #0]
 800820a:	689b      	ldr	r3, [r3, #8]
 800820c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	681b      	ldr	r3, [r3, #0]
 8008218:	430a      	orrs	r2, r1
 800821a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008220:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008224:	2b00      	cmp	r3, #0
 8008226:	d01a      	beq.n	800825e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	681b      	ldr	r3, [r3, #0]
 800822c:	685b      	ldr	r3, [r3, #4]
 800822e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	681b      	ldr	r3, [r3, #0]
 800823a:	430a      	orrs	r2, r1
 800823c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008242:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008246:	d10a      	bne.n	800825e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	681b      	ldr	r3, [r3, #0]
 800824c:	685b      	ldr	r3, [r3, #4]
 800824e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8008252:	687b      	ldr	r3, [r7, #4]
 8008254:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	681b      	ldr	r3, [r3, #0]
 800825a:	430a      	orrs	r2, r1
 800825c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008262:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008266:	2b00      	cmp	r3, #0
 8008268:	d00a      	beq.n	8008280 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	681b      	ldr	r3, [r3, #0]
 800826e:	685b      	ldr	r3, [r3, #4]
 8008270:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	681b      	ldr	r3, [r3, #0]
 800827c:	430a      	orrs	r2, r1
 800827e:	605a      	str	r2, [r3, #4]
  }
}
 8008280:	bf00      	nop
 8008282:	370c      	adds	r7, #12
 8008284:	46bd      	mov	sp, r7
 8008286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800828a:	4770      	bx	lr

0800828c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800828c:	b580      	push	{r7, lr}
 800828e:	b098      	sub	sp, #96	@ 0x60
 8008290:	af02      	add	r7, sp, #8
 8008292:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	2200      	movs	r2, #0
 8008298:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800829c:	f7fa f92e 	bl	80024fc <HAL_GetTick>
 80082a0:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80082a2:	687b      	ldr	r3, [r7, #4]
 80082a4:	681b      	ldr	r3, [r3, #0]
 80082a6:	681b      	ldr	r3, [r3, #0]
 80082a8:	f003 0308 	and.w	r3, r3, #8
 80082ac:	2b08      	cmp	r3, #8
 80082ae:	d12e      	bne.n	800830e <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80082b0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80082b4:	9300      	str	r3, [sp, #0]
 80082b6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80082b8:	2200      	movs	r2, #0
 80082ba:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80082be:	6878      	ldr	r0, [r7, #4]
 80082c0:	f000 f88c 	bl	80083dc <UART_WaitOnFlagUntilTimeout>
 80082c4:	4603      	mov	r3, r0
 80082c6:	2b00      	cmp	r3, #0
 80082c8:	d021      	beq.n	800830e <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	681b      	ldr	r3, [r3, #0]
 80082ce:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80082d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80082d2:	e853 3f00 	ldrex	r3, [r3]
 80082d6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80082d8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80082da:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80082de:	653b      	str	r3, [r7, #80]	@ 0x50
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	681b      	ldr	r3, [r3, #0]
 80082e4:	461a      	mov	r2, r3
 80082e6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80082e8:	647b      	str	r3, [r7, #68]	@ 0x44
 80082ea:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80082ec:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80082ee:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80082f0:	e841 2300 	strex	r3, r2, [r1]
 80082f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80082f6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80082f8:	2b00      	cmp	r3, #0
 80082fa:	d1e6      	bne.n	80082ca <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80082fc:	687b      	ldr	r3, [r7, #4]
 80082fe:	2220      	movs	r2, #32
 8008300:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	2200      	movs	r2, #0
 8008306:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800830a:	2303      	movs	r3, #3
 800830c:	e062      	b.n	80083d4 <UART_CheckIdleState+0x148>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800830e:	687b      	ldr	r3, [r7, #4]
 8008310:	681b      	ldr	r3, [r3, #0]
 8008312:	681b      	ldr	r3, [r3, #0]
 8008314:	f003 0304 	and.w	r3, r3, #4
 8008318:	2b04      	cmp	r3, #4
 800831a:	d149      	bne.n	80083b0 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800831c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8008320:	9300      	str	r3, [sp, #0]
 8008322:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008324:	2200      	movs	r2, #0
 8008326:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800832a:	6878      	ldr	r0, [r7, #4]
 800832c:	f000 f856 	bl	80083dc <UART_WaitOnFlagUntilTimeout>
 8008330:	4603      	mov	r3, r0
 8008332:	2b00      	cmp	r3, #0
 8008334:	d03c      	beq.n	80083b0 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	681b      	ldr	r3, [r3, #0]
 800833a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800833c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800833e:	e853 3f00 	ldrex	r3, [r3]
 8008342:	623b      	str	r3, [r7, #32]
   return(result);
 8008344:	6a3b      	ldr	r3, [r7, #32]
 8008346:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800834a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	681b      	ldr	r3, [r3, #0]
 8008350:	461a      	mov	r2, r3
 8008352:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008354:	633b      	str	r3, [r7, #48]	@ 0x30
 8008356:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008358:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800835a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800835c:	e841 2300 	strex	r3, r2, [r1]
 8008360:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008362:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008364:	2b00      	cmp	r3, #0
 8008366:	d1e6      	bne.n	8008336 <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	681b      	ldr	r3, [r3, #0]
 800836c:	3308      	adds	r3, #8
 800836e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008370:	693b      	ldr	r3, [r7, #16]
 8008372:	e853 3f00 	ldrex	r3, [r3]
 8008376:	60fb      	str	r3, [r7, #12]
   return(result);
 8008378:	68fb      	ldr	r3, [r7, #12]
 800837a:	f023 0301 	bic.w	r3, r3, #1
 800837e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	681b      	ldr	r3, [r3, #0]
 8008384:	3308      	adds	r3, #8
 8008386:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008388:	61fa      	str	r2, [r7, #28]
 800838a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800838c:	69b9      	ldr	r1, [r7, #24]
 800838e:	69fa      	ldr	r2, [r7, #28]
 8008390:	e841 2300 	strex	r3, r2, [r1]
 8008394:	617b      	str	r3, [r7, #20]
   return(result);
 8008396:	697b      	ldr	r3, [r7, #20]
 8008398:	2b00      	cmp	r3, #0
 800839a:	d1e5      	bne.n	8008368 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	2220      	movs	r2, #32
 80083a0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	2200      	movs	r2, #0
 80083a8:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80083ac:	2303      	movs	r3, #3
 80083ae:	e011      	b.n	80083d4 <UART_CheckIdleState+0x148>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	2220      	movs	r2, #32
 80083b4:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	2220      	movs	r2, #32
 80083ba:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	2200      	movs	r2, #0
 80083c2:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	2200      	movs	r2, #0
 80083c8:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80083ca:	687b      	ldr	r3, [r7, #4]
 80083cc:	2200      	movs	r2, #0
 80083ce:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 80083d2:	2300      	movs	r3, #0
}
 80083d4:	4618      	mov	r0, r3
 80083d6:	3758      	adds	r7, #88	@ 0x58
 80083d8:	46bd      	mov	sp, r7
 80083da:	bd80      	pop	{r7, pc}

080083dc <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80083dc:	b580      	push	{r7, lr}
 80083de:	b084      	sub	sp, #16
 80083e0:	af00      	add	r7, sp, #0
 80083e2:	60f8      	str	r0, [r7, #12]
 80083e4:	60b9      	str	r1, [r7, #8]
 80083e6:	603b      	str	r3, [r7, #0]
 80083e8:	4613      	mov	r3, r2
 80083ea:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80083ec:	e04f      	b.n	800848e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80083ee:	69bb      	ldr	r3, [r7, #24]
 80083f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80083f4:	d04b      	beq.n	800848e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80083f6:	f7fa f881 	bl	80024fc <HAL_GetTick>
 80083fa:	4602      	mov	r2, r0
 80083fc:	683b      	ldr	r3, [r7, #0]
 80083fe:	1ad3      	subs	r3, r2, r3
 8008400:	69ba      	ldr	r2, [r7, #24]
 8008402:	429a      	cmp	r2, r3
 8008404:	d302      	bcc.n	800840c <UART_WaitOnFlagUntilTimeout+0x30>
 8008406:	69bb      	ldr	r3, [r7, #24]
 8008408:	2b00      	cmp	r3, #0
 800840a:	d101      	bne.n	8008410 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800840c:	2303      	movs	r3, #3
 800840e:	e04e      	b.n	80084ae <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8008410:	68fb      	ldr	r3, [r7, #12]
 8008412:	681b      	ldr	r3, [r3, #0]
 8008414:	681b      	ldr	r3, [r3, #0]
 8008416:	f003 0304 	and.w	r3, r3, #4
 800841a:	2b00      	cmp	r3, #0
 800841c:	d037      	beq.n	800848e <UART_WaitOnFlagUntilTimeout+0xb2>
 800841e:	68bb      	ldr	r3, [r7, #8]
 8008420:	2b80      	cmp	r3, #128	@ 0x80
 8008422:	d034      	beq.n	800848e <UART_WaitOnFlagUntilTimeout+0xb2>
 8008424:	68bb      	ldr	r3, [r7, #8]
 8008426:	2b40      	cmp	r3, #64	@ 0x40
 8008428:	d031      	beq.n	800848e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800842a:	68fb      	ldr	r3, [r7, #12]
 800842c:	681b      	ldr	r3, [r3, #0]
 800842e:	69db      	ldr	r3, [r3, #28]
 8008430:	f003 0308 	and.w	r3, r3, #8
 8008434:	2b08      	cmp	r3, #8
 8008436:	d110      	bne.n	800845a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008438:	68fb      	ldr	r3, [r7, #12]
 800843a:	681b      	ldr	r3, [r3, #0]
 800843c:	2208      	movs	r2, #8
 800843e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008440:	68f8      	ldr	r0, [r7, #12]
 8008442:	f000 f838 	bl	80084b6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8008446:	68fb      	ldr	r3, [r7, #12]
 8008448:	2208      	movs	r2, #8
 800844a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800844e:	68fb      	ldr	r3, [r7, #12]
 8008450:	2200      	movs	r2, #0
 8008452:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8008456:	2301      	movs	r3, #1
 8008458:	e029      	b.n	80084ae <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800845a:	68fb      	ldr	r3, [r7, #12]
 800845c:	681b      	ldr	r3, [r3, #0]
 800845e:	69db      	ldr	r3, [r3, #28]
 8008460:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008464:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008468:	d111      	bne.n	800848e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800846a:	68fb      	ldr	r3, [r7, #12]
 800846c:	681b      	ldr	r3, [r3, #0]
 800846e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8008472:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008474:	68f8      	ldr	r0, [r7, #12]
 8008476:	f000 f81e 	bl	80084b6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800847a:	68fb      	ldr	r3, [r7, #12]
 800847c:	2220      	movs	r2, #32
 800847e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008482:	68fb      	ldr	r3, [r7, #12]
 8008484:	2200      	movs	r2, #0
 8008486:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800848a:	2303      	movs	r3, #3
 800848c:	e00f      	b.n	80084ae <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800848e:	68fb      	ldr	r3, [r7, #12]
 8008490:	681b      	ldr	r3, [r3, #0]
 8008492:	69da      	ldr	r2, [r3, #28]
 8008494:	68bb      	ldr	r3, [r7, #8]
 8008496:	4013      	ands	r3, r2
 8008498:	68ba      	ldr	r2, [r7, #8]
 800849a:	429a      	cmp	r2, r3
 800849c:	bf0c      	ite	eq
 800849e:	2301      	moveq	r3, #1
 80084a0:	2300      	movne	r3, #0
 80084a2:	b2db      	uxtb	r3, r3
 80084a4:	461a      	mov	r2, r3
 80084a6:	79fb      	ldrb	r3, [r7, #7]
 80084a8:	429a      	cmp	r2, r3
 80084aa:	d0a0      	beq.n	80083ee <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80084ac:	2300      	movs	r3, #0
}
 80084ae:	4618      	mov	r0, r3
 80084b0:	3710      	adds	r7, #16
 80084b2:	46bd      	mov	sp, r7
 80084b4:	bd80      	pop	{r7, pc}

080084b6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80084b6:	b480      	push	{r7}
 80084b8:	b095      	sub	sp, #84	@ 0x54
 80084ba:	af00      	add	r7, sp, #0
 80084bc:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	681b      	ldr	r3, [r3, #0]
 80084c2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80084c6:	e853 3f00 	ldrex	r3, [r3]
 80084ca:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80084cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80084ce:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80084d2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	681b      	ldr	r3, [r3, #0]
 80084d8:	461a      	mov	r2, r3
 80084da:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80084dc:	643b      	str	r3, [r7, #64]	@ 0x40
 80084de:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084e0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80084e2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80084e4:	e841 2300 	strex	r3, r2, [r1]
 80084e8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80084ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80084ec:	2b00      	cmp	r3, #0
 80084ee:	d1e6      	bne.n	80084be <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	681b      	ldr	r3, [r3, #0]
 80084f4:	3308      	adds	r3, #8
 80084f6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084f8:	6a3b      	ldr	r3, [r7, #32]
 80084fa:	e853 3f00 	ldrex	r3, [r3]
 80084fe:	61fb      	str	r3, [r7, #28]
   return(result);
 8008500:	69fb      	ldr	r3, [r7, #28]
 8008502:	f023 0301 	bic.w	r3, r3, #1
 8008506:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008508:	687b      	ldr	r3, [r7, #4]
 800850a:	681b      	ldr	r3, [r3, #0]
 800850c:	3308      	adds	r3, #8
 800850e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008510:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008512:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008514:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008516:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008518:	e841 2300 	strex	r3, r2, [r1]
 800851c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800851e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008520:	2b00      	cmp	r3, #0
 8008522:	d1e5      	bne.n	80084f0 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008528:	2b01      	cmp	r3, #1
 800852a:	d118      	bne.n	800855e <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	681b      	ldr	r3, [r3, #0]
 8008530:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008532:	68fb      	ldr	r3, [r7, #12]
 8008534:	e853 3f00 	ldrex	r3, [r3]
 8008538:	60bb      	str	r3, [r7, #8]
   return(result);
 800853a:	68bb      	ldr	r3, [r7, #8]
 800853c:	f023 0310 	bic.w	r3, r3, #16
 8008540:	647b      	str	r3, [r7, #68]	@ 0x44
 8008542:	687b      	ldr	r3, [r7, #4]
 8008544:	681b      	ldr	r3, [r3, #0]
 8008546:	461a      	mov	r2, r3
 8008548:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800854a:	61bb      	str	r3, [r7, #24]
 800854c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800854e:	6979      	ldr	r1, [r7, #20]
 8008550:	69ba      	ldr	r2, [r7, #24]
 8008552:	e841 2300 	strex	r3, r2, [r1]
 8008556:	613b      	str	r3, [r7, #16]
   return(result);
 8008558:	693b      	ldr	r3, [r7, #16]
 800855a:	2b00      	cmp	r3, #0
 800855c:	d1e6      	bne.n	800852c <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800855e:	687b      	ldr	r3, [r7, #4]
 8008560:	2220      	movs	r2, #32
 8008562:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	2200      	movs	r2, #0
 800856a:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	2200      	movs	r2, #0
 8008570:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8008572:	bf00      	nop
 8008574:	3754      	adds	r7, #84	@ 0x54
 8008576:	46bd      	mov	sp, r7
 8008578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800857c:	4770      	bx	lr
	...

08008580 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8008580:	b084      	sub	sp, #16
 8008582:	b580      	push	{r7, lr}
 8008584:	b084      	sub	sp, #16
 8008586:	af00      	add	r7, sp, #0
 8008588:	6078      	str	r0, [r7, #4]
 800858a:	f107 001c 	add.w	r0, r7, #28
 800858e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8008592:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8008596:	2b01      	cmp	r3, #1
 8008598:	d121      	bne.n	80085de <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800859a:	687b      	ldr	r3, [r7, #4]
 800859c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800859e:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80085a6:	687b      	ldr	r3, [r7, #4]
 80085a8:	68da      	ldr	r2, [r3, #12]
 80085aa:	4b21      	ldr	r3, [pc, #132]	@ (8008630 <USB_CoreInit+0xb0>)
 80085ac:	4013      	ands	r3, r2
 80085ae:	687a      	ldr	r2, [r7, #4]
 80085b0:	60d3      	str	r3, [r2, #12]
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80085b2:	687b      	ldr	r3, [r7, #4]
 80085b4:	68db      	ldr	r3, [r3, #12]
 80085b6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80085ba:	687b      	ldr	r3, [r7, #4]
 80085bc:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80085be:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80085c2:	2b01      	cmp	r3, #1
 80085c4:	d105      	bne.n	80085d2 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	68db      	ldr	r3, [r3, #12]
 80085ca:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80085d2:	6878      	ldr	r0, [r7, #4]
 80085d4:	f001 fade 	bl	8009b94 <USB_CoreReset>
 80085d8:	4603      	mov	r3, r0
 80085da:	73fb      	strb	r3, [r7, #15]
 80085dc:	e010      	b.n	8008600 <USB_CoreInit+0x80>
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	68db      	ldr	r3, [r3, #12]
 80085e2:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80085ea:	6878      	ldr	r0, [r7, #4]
 80085ec:	f001 fad2 	bl	8009b94 <USB_CoreReset>
 80085f0:	4603      	mov	r3, r0
 80085f2:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80085f8:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if (cfg.dma_enable == 1U)
 8008600:	7fbb      	ldrb	r3, [r7, #30]
 8008602:	2b01      	cmp	r3, #1
 8008604:	d10b      	bne.n	800861e <USB_CoreInit+0x9e>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8008606:	687b      	ldr	r3, [r7, #4]
 8008608:	689b      	ldr	r3, [r3, #8]
 800860a:	f043 0206 	orr.w	r2, r3, #6
 800860e:	687b      	ldr	r3, [r7, #4]
 8008610:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	689b      	ldr	r3, [r3, #8]
 8008616:	f043 0220 	orr.w	r2, r3, #32
 800861a:	687b      	ldr	r3, [r7, #4]
 800861c:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800861e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008620:	4618      	mov	r0, r3
 8008622:	3710      	adds	r7, #16
 8008624:	46bd      	mov	sp, r7
 8008626:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800862a:	b004      	add	sp, #16
 800862c:	4770      	bx	lr
 800862e:	bf00      	nop
 8008630:	ffbdffbf 	.word	0xffbdffbf

08008634 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8008634:	b480      	push	{r7}
 8008636:	b087      	sub	sp, #28
 8008638:	af00      	add	r7, sp, #0
 800863a:	60f8      	str	r0, [r7, #12]
 800863c:	60b9      	str	r1, [r7, #8]
 800863e:	4613      	mov	r3, r2
 8008640:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8008642:	79fb      	ldrb	r3, [r7, #7]
 8008644:	2b02      	cmp	r3, #2
 8008646:	d165      	bne.n	8008714 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8008648:	68bb      	ldr	r3, [r7, #8]
 800864a:	4a41      	ldr	r2, [pc, #260]	@ (8008750 <USB_SetTurnaroundTime+0x11c>)
 800864c:	4293      	cmp	r3, r2
 800864e:	d906      	bls.n	800865e <USB_SetTurnaroundTime+0x2a>
 8008650:	68bb      	ldr	r3, [r7, #8]
 8008652:	4a40      	ldr	r2, [pc, #256]	@ (8008754 <USB_SetTurnaroundTime+0x120>)
 8008654:	4293      	cmp	r3, r2
 8008656:	d202      	bcs.n	800865e <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8008658:	230f      	movs	r3, #15
 800865a:	617b      	str	r3, [r7, #20]
 800865c:	e062      	b.n	8008724 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800865e:	68bb      	ldr	r3, [r7, #8]
 8008660:	4a3c      	ldr	r2, [pc, #240]	@ (8008754 <USB_SetTurnaroundTime+0x120>)
 8008662:	4293      	cmp	r3, r2
 8008664:	d306      	bcc.n	8008674 <USB_SetTurnaroundTime+0x40>
 8008666:	68bb      	ldr	r3, [r7, #8]
 8008668:	4a3b      	ldr	r2, [pc, #236]	@ (8008758 <USB_SetTurnaroundTime+0x124>)
 800866a:	4293      	cmp	r3, r2
 800866c:	d202      	bcs.n	8008674 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800866e:	230e      	movs	r3, #14
 8008670:	617b      	str	r3, [r7, #20]
 8008672:	e057      	b.n	8008724 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8008674:	68bb      	ldr	r3, [r7, #8]
 8008676:	4a38      	ldr	r2, [pc, #224]	@ (8008758 <USB_SetTurnaroundTime+0x124>)
 8008678:	4293      	cmp	r3, r2
 800867a:	d306      	bcc.n	800868a <USB_SetTurnaroundTime+0x56>
 800867c:	68bb      	ldr	r3, [r7, #8]
 800867e:	4a37      	ldr	r2, [pc, #220]	@ (800875c <USB_SetTurnaroundTime+0x128>)
 8008680:	4293      	cmp	r3, r2
 8008682:	d202      	bcs.n	800868a <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8008684:	230d      	movs	r3, #13
 8008686:	617b      	str	r3, [r7, #20]
 8008688:	e04c      	b.n	8008724 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800868a:	68bb      	ldr	r3, [r7, #8]
 800868c:	4a33      	ldr	r2, [pc, #204]	@ (800875c <USB_SetTurnaroundTime+0x128>)
 800868e:	4293      	cmp	r3, r2
 8008690:	d306      	bcc.n	80086a0 <USB_SetTurnaroundTime+0x6c>
 8008692:	68bb      	ldr	r3, [r7, #8]
 8008694:	4a32      	ldr	r2, [pc, #200]	@ (8008760 <USB_SetTurnaroundTime+0x12c>)
 8008696:	4293      	cmp	r3, r2
 8008698:	d802      	bhi.n	80086a0 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800869a:	230c      	movs	r3, #12
 800869c:	617b      	str	r3, [r7, #20]
 800869e:	e041      	b.n	8008724 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 80086a0:	68bb      	ldr	r3, [r7, #8]
 80086a2:	4a2f      	ldr	r2, [pc, #188]	@ (8008760 <USB_SetTurnaroundTime+0x12c>)
 80086a4:	4293      	cmp	r3, r2
 80086a6:	d906      	bls.n	80086b6 <USB_SetTurnaroundTime+0x82>
 80086a8:	68bb      	ldr	r3, [r7, #8]
 80086aa:	4a2e      	ldr	r2, [pc, #184]	@ (8008764 <USB_SetTurnaroundTime+0x130>)
 80086ac:	4293      	cmp	r3, r2
 80086ae:	d802      	bhi.n	80086b6 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 80086b0:	230b      	movs	r3, #11
 80086b2:	617b      	str	r3, [r7, #20]
 80086b4:	e036      	b.n	8008724 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 80086b6:	68bb      	ldr	r3, [r7, #8]
 80086b8:	4a2a      	ldr	r2, [pc, #168]	@ (8008764 <USB_SetTurnaroundTime+0x130>)
 80086ba:	4293      	cmp	r3, r2
 80086bc:	d906      	bls.n	80086cc <USB_SetTurnaroundTime+0x98>
 80086be:	68bb      	ldr	r3, [r7, #8]
 80086c0:	4a29      	ldr	r2, [pc, #164]	@ (8008768 <USB_SetTurnaroundTime+0x134>)
 80086c2:	4293      	cmp	r3, r2
 80086c4:	d802      	bhi.n	80086cc <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 80086c6:	230a      	movs	r3, #10
 80086c8:	617b      	str	r3, [r7, #20]
 80086ca:	e02b      	b.n	8008724 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 80086cc:	68bb      	ldr	r3, [r7, #8]
 80086ce:	4a26      	ldr	r2, [pc, #152]	@ (8008768 <USB_SetTurnaroundTime+0x134>)
 80086d0:	4293      	cmp	r3, r2
 80086d2:	d906      	bls.n	80086e2 <USB_SetTurnaroundTime+0xae>
 80086d4:	68bb      	ldr	r3, [r7, #8]
 80086d6:	4a25      	ldr	r2, [pc, #148]	@ (800876c <USB_SetTurnaroundTime+0x138>)
 80086d8:	4293      	cmp	r3, r2
 80086da:	d202      	bcs.n	80086e2 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 80086dc:	2309      	movs	r3, #9
 80086de:	617b      	str	r3, [r7, #20]
 80086e0:	e020      	b.n	8008724 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 80086e2:	68bb      	ldr	r3, [r7, #8]
 80086e4:	4a21      	ldr	r2, [pc, #132]	@ (800876c <USB_SetTurnaroundTime+0x138>)
 80086e6:	4293      	cmp	r3, r2
 80086e8:	d306      	bcc.n	80086f8 <USB_SetTurnaroundTime+0xc4>
 80086ea:	68bb      	ldr	r3, [r7, #8]
 80086ec:	4a20      	ldr	r2, [pc, #128]	@ (8008770 <USB_SetTurnaroundTime+0x13c>)
 80086ee:	4293      	cmp	r3, r2
 80086f0:	d802      	bhi.n	80086f8 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 80086f2:	2308      	movs	r3, #8
 80086f4:	617b      	str	r3, [r7, #20]
 80086f6:	e015      	b.n	8008724 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 80086f8:	68bb      	ldr	r3, [r7, #8]
 80086fa:	4a1d      	ldr	r2, [pc, #116]	@ (8008770 <USB_SetTurnaroundTime+0x13c>)
 80086fc:	4293      	cmp	r3, r2
 80086fe:	d906      	bls.n	800870e <USB_SetTurnaroundTime+0xda>
 8008700:	68bb      	ldr	r3, [r7, #8]
 8008702:	4a1c      	ldr	r2, [pc, #112]	@ (8008774 <USB_SetTurnaroundTime+0x140>)
 8008704:	4293      	cmp	r3, r2
 8008706:	d202      	bcs.n	800870e <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8008708:	2307      	movs	r3, #7
 800870a:	617b      	str	r3, [r7, #20]
 800870c:	e00a      	b.n	8008724 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800870e:	2306      	movs	r3, #6
 8008710:	617b      	str	r3, [r7, #20]
 8008712:	e007      	b.n	8008724 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8008714:	79fb      	ldrb	r3, [r7, #7]
 8008716:	2b00      	cmp	r3, #0
 8008718:	d102      	bne.n	8008720 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800871a:	2309      	movs	r3, #9
 800871c:	617b      	str	r3, [r7, #20]
 800871e:	e001      	b.n	8008724 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8008720:	2309      	movs	r3, #9
 8008722:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8008724:	68fb      	ldr	r3, [r7, #12]
 8008726:	68db      	ldr	r3, [r3, #12]
 8008728:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 800872c:	68fb      	ldr	r3, [r7, #12]
 800872e:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8008730:	68fb      	ldr	r3, [r7, #12]
 8008732:	68da      	ldr	r2, [r3, #12]
 8008734:	697b      	ldr	r3, [r7, #20]
 8008736:	029b      	lsls	r3, r3, #10
 8008738:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 800873c:	431a      	orrs	r2, r3
 800873e:	68fb      	ldr	r3, [r7, #12]
 8008740:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8008742:	2300      	movs	r3, #0
}
 8008744:	4618      	mov	r0, r3
 8008746:	371c      	adds	r7, #28
 8008748:	46bd      	mov	sp, r7
 800874a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800874e:	4770      	bx	lr
 8008750:	00d8acbf 	.word	0x00d8acbf
 8008754:	00e4e1c0 	.word	0x00e4e1c0
 8008758:	00f42400 	.word	0x00f42400
 800875c:	01067380 	.word	0x01067380
 8008760:	011a499f 	.word	0x011a499f
 8008764:	01312cff 	.word	0x01312cff
 8008768:	014ca43f 	.word	0x014ca43f
 800876c:	016e3600 	.word	0x016e3600
 8008770:	01a6ab1f 	.word	0x01a6ab1f
 8008774:	01e84800 	.word	0x01e84800

08008778 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8008778:	b480      	push	{r7}
 800877a:	b083      	sub	sp, #12
 800877c:	af00      	add	r7, sp, #0
 800877e:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	689b      	ldr	r3, [r3, #8]
 8008784:	f043 0201 	orr.w	r2, r3, #1
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800878c:	2300      	movs	r3, #0
}
 800878e:	4618      	mov	r0, r3
 8008790:	370c      	adds	r7, #12
 8008792:	46bd      	mov	sp, r7
 8008794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008798:	4770      	bx	lr

0800879a <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800879a:	b480      	push	{r7}
 800879c:	b083      	sub	sp, #12
 800879e:	af00      	add	r7, sp, #0
 80087a0:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	689b      	ldr	r3, [r3, #8]
 80087a6:	f023 0201 	bic.w	r2, r3, #1
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80087ae:	2300      	movs	r3, #0
}
 80087b0:	4618      	mov	r0, r3
 80087b2:	370c      	adds	r7, #12
 80087b4:	46bd      	mov	sp, r7
 80087b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087ba:	4770      	bx	lr

080087bc <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80087bc:	b580      	push	{r7, lr}
 80087be:	b084      	sub	sp, #16
 80087c0:	af00      	add	r7, sp, #0
 80087c2:	6078      	str	r0, [r7, #4]
 80087c4:	460b      	mov	r3, r1
 80087c6:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80087c8:	2300      	movs	r3, #0
 80087ca:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	68db      	ldr	r3, [r3, #12]
 80087d0:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80087d8:	78fb      	ldrb	r3, [r7, #3]
 80087da:	2b01      	cmp	r3, #1
 80087dc:	d115      	bne.n	800880a <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	68db      	ldr	r3, [r3, #12]
 80087e2:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80087ea:	200a      	movs	r0, #10
 80087ec:	f7f9 fe92 	bl	8002514 <HAL_Delay>
      ms += 10U;
 80087f0:	68fb      	ldr	r3, [r7, #12]
 80087f2:	330a      	adds	r3, #10
 80087f4:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80087f6:	6878      	ldr	r0, [r7, #4]
 80087f8:	f001 f93b 	bl	8009a72 <USB_GetMode>
 80087fc:	4603      	mov	r3, r0
 80087fe:	2b01      	cmp	r3, #1
 8008800:	d01e      	beq.n	8008840 <USB_SetCurrentMode+0x84>
 8008802:	68fb      	ldr	r3, [r7, #12]
 8008804:	2bc7      	cmp	r3, #199	@ 0xc7
 8008806:	d9f0      	bls.n	80087ea <USB_SetCurrentMode+0x2e>
 8008808:	e01a      	b.n	8008840 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800880a:	78fb      	ldrb	r3, [r7, #3]
 800880c:	2b00      	cmp	r3, #0
 800880e:	d115      	bne.n	800883c <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8008810:	687b      	ldr	r3, [r7, #4]
 8008812:	68db      	ldr	r3, [r3, #12]
 8008814:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800881c:	200a      	movs	r0, #10
 800881e:	f7f9 fe79 	bl	8002514 <HAL_Delay>
      ms += 10U;
 8008822:	68fb      	ldr	r3, [r7, #12]
 8008824:	330a      	adds	r3, #10
 8008826:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8008828:	6878      	ldr	r0, [r7, #4]
 800882a:	f001 f922 	bl	8009a72 <USB_GetMode>
 800882e:	4603      	mov	r3, r0
 8008830:	2b00      	cmp	r3, #0
 8008832:	d005      	beq.n	8008840 <USB_SetCurrentMode+0x84>
 8008834:	68fb      	ldr	r3, [r7, #12]
 8008836:	2bc7      	cmp	r3, #199	@ 0xc7
 8008838:	d9f0      	bls.n	800881c <USB_SetCurrentMode+0x60>
 800883a:	e001      	b.n	8008840 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800883c:	2301      	movs	r3, #1
 800883e:	e005      	b.n	800884c <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8008840:	68fb      	ldr	r3, [r7, #12]
 8008842:	2bc8      	cmp	r3, #200	@ 0xc8
 8008844:	d101      	bne.n	800884a <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8008846:	2301      	movs	r3, #1
 8008848:	e000      	b.n	800884c <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800884a:	2300      	movs	r3, #0
}
 800884c:	4618      	mov	r0, r3
 800884e:	3710      	adds	r7, #16
 8008850:	46bd      	mov	sp, r7
 8008852:	bd80      	pop	{r7, pc}

08008854 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8008854:	b084      	sub	sp, #16
 8008856:	b580      	push	{r7, lr}
 8008858:	b086      	sub	sp, #24
 800885a:	af00      	add	r7, sp, #0
 800885c:	6078      	str	r0, [r7, #4]
 800885e:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8008862:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8008866:	2300      	movs	r3, #0
 8008868:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800886e:	2300      	movs	r3, #0
 8008870:	613b      	str	r3, [r7, #16]
 8008872:	e009      	b.n	8008888 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8008874:	687a      	ldr	r2, [r7, #4]
 8008876:	693b      	ldr	r3, [r7, #16]
 8008878:	3340      	adds	r3, #64	@ 0x40
 800887a:	009b      	lsls	r3, r3, #2
 800887c:	4413      	add	r3, r2
 800887e:	2200      	movs	r2, #0
 8008880:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8008882:	693b      	ldr	r3, [r7, #16]
 8008884:	3301      	adds	r3, #1
 8008886:	613b      	str	r3, [r7, #16]
 8008888:	693b      	ldr	r3, [r7, #16]
 800888a:	2b0e      	cmp	r3, #14
 800888c:	d9f2      	bls.n	8008874 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800888e:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8008892:	2b00      	cmp	r3, #0
 8008894:	d11c      	bne.n	80088d0 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8008896:	68fb      	ldr	r3, [r7, #12]
 8008898:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800889c:	685b      	ldr	r3, [r3, #4]
 800889e:	68fa      	ldr	r2, [r7, #12]
 80088a0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80088a4:	f043 0302 	orr.w	r3, r3, #2
 80088a8:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80088ae:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 80088b6:	687b      	ldr	r3, [r7, #4]
 80088b8:	681b      	ldr	r3, [r3, #0]
 80088ba:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	681b      	ldr	r3, [r3, #0]
 80088c6:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	601a      	str	r2, [r3, #0]
 80088ce:	e005      	b.n	80088dc <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80088d4:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80088d8:	687b      	ldr	r3, [r7, #4]
 80088da:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80088dc:	68fb      	ldr	r3, [r7, #12]
 80088de:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80088e2:	461a      	mov	r2, r3
 80088e4:	2300      	movs	r3, #0
 80088e6:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80088e8:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80088ec:	2b01      	cmp	r3, #1
 80088ee:	d10d      	bne.n	800890c <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 80088f0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80088f4:	2b00      	cmp	r3, #0
 80088f6:	d104      	bne.n	8008902 <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 80088f8:	2100      	movs	r1, #0
 80088fa:	6878      	ldr	r0, [r7, #4]
 80088fc:	f000 f968 	bl	8008bd0 <USB_SetDevSpeed>
 8008900:	e008      	b.n	8008914 <USB_DevInit+0xc0>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8008902:	2101      	movs	r1, #1
 8008904:	6878      	ldr	r0, [r7, #4]
 8008906:	f000 f963 	bl	8008bd0 <USB_SetDevSpeed>
 800890a:	e003      	b.n	8008914 <USB_DevInit+0xc0>
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800890c:	2103      	movs	r1, #3
 800890e:	6878      	ldr	r0, [r7, #4]
 8008910:	f000 f95e 	bl	8008bd0 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8008914:	2110      	movs	r1, #16
 8008916:	6878      	ldr	r0, [r7, #4]
 8008918:	f000 f8fa 	bl	8008b10 <USB_FlushTxFifo>
 800891c:	4603      	mov	r3, r0
 800891e:	2b00      	cmp	r3, #0
 8008920:	d001      	beq.n	8008926 <USB_DevInit+0xd2>
  {
    ret = HAL_ERROR;
 8008922:	2301      	movs	r3, #1
 8008924:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8008926:	6878      	ldr	r0, [r7, #4]
 8008928:	f000 f924 	bl	8008b74 <USB_FlushRxFifo>
 800892c:	4603      	mov	r3, r0
 800892e:	2b00      	cmp	r3, #0
 8008930:	d001      	beq.n	8008936 <USB_DevInit+0xe2>
  {
    ret = HAL_ERROR;
 8008932:	2301      	movs	r3, #1
 8008934:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8008936:	68fb      	ldr	r3, [r7, #12]
 8008938:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800893c:	461a      	mov	r2, r3
 800893e:	2300      	movs	r3, #0
 8008940:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8008942:	68fb      	ldr	r3, [r7, #12]
 8008944:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008948:	461a      	mov	r2, r3
 800894a:	2300      	movs	r3, #0
 800894c:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800894e:	68fb      	ldr	r3, [r7, #12]
 8008950:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008954:	461a      	mov	r2, r3
 8008956:	2300      	movs	r3, #0
 8008958:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800895a:	2300      	movs	r3, #0
 800895c:	613b      	str	r3, [r7, #16]
 800895e:	e043      	b.n	80089e8 <USB_DevInit+0x194>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8008960:	693b      	ldr	r3, [r7, #16]
 8008962:	015a      	lsls	r2, r3, #5
 8008964:	68fb      	ldr	r3, [r7, #12]
 8008966:	4413      	add	r3, r2
 8008968:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800896c:	681b      	ldr	r3, [r3, #0]
 800896e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008972:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008976:	d118      	bne.n	80089aa <USB_DevInit+0x156>
    {
      if (i == 0U)
 8008978:	693b      	ldr	r3, [r7, #16]
 800897a:	2b00      	cmp	r3, #0
 800897c:	d10a      	bne.n	8008994 <USB_DevInit+0x140>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800897e:	693b      	ldr	r3, [r7, #16]
 8008980:	015a      	lsls	r2, r3, #5
 8008982:	68fb      	ldr	r3, [r7, #12]
 8008984:	4413      	add	r3, r2
 8008986:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800898a:	461a      	mov	r2, r3
 800898c:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8008990:	6013      	str	r3, [r2, #0]
 8008992:	e013      	b.n	80089bc <USB_DevInit+0x168>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8008994:	693b      	ldr	r3, [r7, #16]
 8008996:	015a      	lsls	r2, r3, #5
 8008998:	68fb      	ldr	r3, [r7, #12]
 800899a:	4413      	add	r3, r2
 800899c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80089a0:	461a      	mov	r2, r3
 80089a2:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80089a6:	6013      	str	r3, [r2, #0]
 80089a8:	e008      	b.n	80089bc <USB_DevInit+0x168>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 80089aa:	693b      	ldr	r3, [r7, #16]
 80089ac:	015a      	lsls	r2, r3, #5
 80089ae:	68fb      	ldr	r3, [r7, #12]
 80089b0:	4413      	add	r3, r2
 80089b2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80089b6:	461a      	mov	r2, r3
 80089b8:	2300      	movs	r3, #0
 80089ba:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 80089bc:	693b      	ldr	r3, [r7, #16]
 80089be:	015a      	lsls	r2, r3, #5
 80089c0:	68fb      	ldr	r3, [r7, #12]
 80089c2:	4413      	add	r3, r2
 80089c4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80089c8:	461a      	mov	r2, r3
 80089ca:	2300      	movs	r3, #0
 80089cc:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80089ce:	693b      	ldr	r3, [r7, #16]
 80089d0:	015a      	lsls	r2, r3, #5
 80089d2:	68fb      	ldr	r3, [r7, #12]
 80089d4:	4413      	add	r3, r2
 80089d6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80089da:	461a      	mov	r2, r3
 80089dc:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80089e0:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80089e2:	693b      	ldr	r3, [r7, #16]
 80089e4:	3301      	adds	r3, #1
 80089e6:	613b      	str	r3, [r7, #16]
 80089e8:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80089ec:	461a      	mov	r2, r3
 80089ee:	693b      	ldr	r3, [r7, #16]
 80089f0:	4293      	cmp	r3, r2
 80089f2:	d3b5      	bcc.n	8008960 <USB_DevInit+0x10c>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80089f4:	2300      	movs	r3, #0
 80089f6:	613b      	str	r3, [r7, #16]
 80089f8:	e043      	b.n	8008a82 <USB_DevInit+0x22e>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80089fa:	693b      	ldr	r3, [r7, #16]
 80089fc:	015a      	lsls	r2, r3, #5
 80089fe:	68fb      	ldr	r3, [r7, #12]
 8008a00:	4413      	add	r3, r2
 8008a02:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008a06:	681b      	ldr	r3, [r3, #0]
 8008a08:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008a0c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008a10:	d118      	bne.n	8008a44 <USB_DevInit+0x1f0>
    {
      if (i == 0U)
 8008a12:	693b      	ldr	r3, [r7, #16]
 8008a14:	2b00      	cmp	r3, #0
 8008a16:	d10a      	bne.n	8008a2e <USB_DevInit+0x1da>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8008a18:	693b      	ldr	r3, [r7, #16]
 8008a1a:	015a      	lsls	r2, r3, #5
 8008a1c:	68fb      	ldr	r3, [r7, #12]
 8008a1e:	4413      	add	r3, r2
 8008a20:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008a24:	461a      	mov	r2, r3
 8008a26:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8008a2a:	6013      	str	r3, [r2, #0]
 8008a2c:	e013      	b.n	8008a56 <USB_DevInit+0x202>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8008a2e:	693b      	ldr	r3, [r7, #16]
 8008a30:	015a      	lsls	r2, r3, #5
 8008a32:	68fb      	ldr	r3, [r7, #12]
 8008a34:	4413      	add	r3, r2
 8008a36:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008a3a:	461a      	mov	r2, r3
 8008a3c:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8008a40:	6013      	str	r3, [r2, #0]
 8008a42:	e008      	b.n	8008a56 <USB_DevInit+0x202>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8008a44:	693b      	ldr	r3, [r7, #16]
 8008a46:	015a      	lsls	r2, r3, #5
 8008a48:	68fb      	ldr	r3, [r7, #12]
 8008a4a:	4413      	add	r3, r2
 8008a4c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008a50:	461a      	mov	r2, r3
 8008a52:	2300      	movs	r3, #0
 8008a54:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8008a56:	693b      	ldr	r3, [r7, #16]
 8008a58:	015a      	lsls	r2, r3, #5
 8008a5a:	68fb      	ldr	r3, [r7, #12]
 8008a5c:	4413      	add	r3, r2
 8008a5e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008a62:	461a      	mov	r2, r3
 8008a64:	2300      	movs	r3, #0
 8008a66:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8008a68:	693b      	ldr	r3, [r7, #16]
 8008a6a:	015a      	lsls	r2, r3, #5
 8008a6c:	68fb      	ldr	r3, [r7, #12]
 8008a6e:	4413      	add	r3, r2
 8008a70:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008a74:	461a      	mov	r2, r3
 8008a76:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8008a7a:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008a7c:	693b      	ldr	r3, [r7, #16]
 8008a7e:	3301      	adds	r3, #1
 8008a80:	613b      	str	r3, [r7, #16]
 8008a82:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8008a86:	461a      	mov	r2, r3
 8008a88:	693b      	ldr	r3, [r7, #16]
 8008a8a:	4293      	cmp	r3, r2
 8008a8c:	d3b5      	bcc.n	80089fa <USB_DevInit+0x1a6>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8008a8e:	68fb      	ldr	r3, [r7, #12]
 8008a90:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008a94:	691b      	ldr	r3, [r3, #16]
 8008a96:	68fa      	ldr	r2, [r7, #12]
 8008a98:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008a9c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008aa0:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8008aa2:	687b      	ldr	r3, [r7, #4]
 8008aa4:	2200      	movs	r2, #0
 8008aa6:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8008aa8:	687b      	ldr	r3, [r7, #4]
 8008aaa:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8008aae:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8008ab0:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8008ab4:	2b00      	cmp	r3, #0
 8008ab6:	d105      	bne.n	8008ac4 <USB_DevInit+0x270>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8008ab8:	687b      	ldr	r3, [r7, #4]
 8008aba:	699b      	ldr	r3, [r3, #24]
 8008abc:	f043 0210 	orr.w	r2, r3, #16
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8008ac4:	687b      	ldr	r3, [r7, #4]
 8008ac6:	699a      	ldr	r2, [r3, #24]
 8008ac8:	4b0f      	ldr	r3, [pc, #60]	@ (8008b08 <USB_DevInit+0x2b4>)
 8008aca:	4313      	orrs	r3, r2
 8008acc:	687a      	ldr	r2, [r7, #4]
 8008ace:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8008ad0:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8008ad4:	2b00      	cmp	r3, #0
 8008ad6:	d005      	beq.n	8008ae4 <USB_DevInit+0x290>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8008ad8:	687b      	ldr	r3, [r7, #4]
 8008ada:	699b      	ldr	r3, [r3, #24]
 8008adc:	f043 0208 	orr.w	r2, r3, #8
 8008ae0:	687b      	ldr	r3, [r7, #4]
 8008ae2:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8008ae4:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8008ae8:	2b01      	cmp	r3, #1
 8008aea:	d105      	bne.n	8008af8 <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8008aec:	687b      	ldr	r3, [r7, #4]
 8008aee:	699a      	ldr	r2, [r3, #24]
 8008af0:	4b06      	ldr	r3, [pc, #24]	@ (8008b0c <USB_DevInit+0x2b8>)
 8008af2:	4313      	orrs	r3, r2
 8008af4:	687a      	ldr	r2, [r7, #4]
 8008af6:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8008af8:	7dfb      	ldrb	r3, [r7, #23]
}
 8008afa:	4618      	mov	r0, r3
 8008afc:	3718      	adds	r7, #24
 8008afe:	46bd      	mov	sp, r7
 8008b00:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8008b04:	b004      	add	sp, #16
 8008b06:	4770      	bx	lr
 8008b08:	803c3800 	.word	0x803c3800
 8008b0c:	40000004 	.word	0x40000004

08008b10 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8008b10:	b480      	push	{r7}
 8008b12:	b085      	sub	sp, #20
 8008b14:	af00      	add	r7, sp, #0
 8008b16:	6078      	str	r0, [r7, #4]
 8008b18:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8008b1a:	2300      	movs	r3, #0
 8008b1c:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008b1e:	68fb      	ldr	r3, [r7, #12]
 8008b20:	3301      	adds	r3, #1
 8008b22:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008b24:	68fb      	ldr	r3, [r7, #12]
 8008b26:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008b2a:	d901      	bls.n	8008b30 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8008b2c:	2303      	movs	r3, #3
 8008b2e:	e01b      	b.n	8008b68 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	691b      	ldr	r3, [r3, #16]
 8008b34:	2b00      	cmp	r3, #0
 8008b36:	daf2      	bge.n	8008b1e <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8008b38:	2300      	movs	r3, #0
 8008b3a:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8008b3c:	683b      	ldr	r3, [r7, #0]
 8008b3e:	019b      	lsls	r3, r3, #6
 8008b40:	f043 0220 	orr.w	r2, r3, #32
 8008b44:	687b      	ldr	r3, [r7, #4]
 8008b46:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008b48:	68fb      	ldr	r3, [r7, #12]
 8008b4a:	3301      	adds	r3, #1
 8008b4c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008b4e:	68fb      	ldr	r3, [r7, #12]
 8008b50:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008b54:	d901      	bls.n	8008b5a <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8008b56:	2303      	movs	r3, #3
 8008b58:	e006      	b.n	8008b68 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8008b5a:	687b      	ldr	r3, [r7, #4]
 8008b5c:	691b      	ldr	r3, [r3, #16]
 8008b5e:	f003 0320 	and.w	r3, r3, #32
 8008b62:	2b20      	cmp	r3, #32
 8008b64:	d0f0      	beq.n	8008b48 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8008b66:	2300      	movs	r3, #0
}
 8008b68:	4618      	mov	r0, r3
 8008b6a:	3714      	adds	r7, #20
 8008b6c:	46bd      	mov	sp, r7
 8008b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b72:	4770      	bx	lr

08008b74 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8008b74:	b480      	push	{r7}
 8008b76:	b085      	sub	sp, #20
 8008b78:	af00      	add	r7, sp, #0
 8008b7a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008b7c:	2300      	movs	r3, #0
 8008b7e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008b80:	68fb      	ldr	r3, [r7, #12]
 8008b82:	3301      	adds	r3, #1
 8008b84:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008b86:	68fb      	ldr	r3, [r7, #12]
 8008b88:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008b8c:	d901      	bls.n	8008b92 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8008b8e:	2303      	movs	r3, #3
 8008b90:	e018      	b.n	8008bc4 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008b92:	687b      	ldr	r3, [r7, #4]
 8008b94:	691b      	ldr	r3, [r3, #16]
 8008b96:	2b00      	cmp	r3, #0
 8008b98:	daf2      	bge.n	8008b80 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8008b9a:	2300      	movs	r3, #0
 8008b9c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8008b9e:	687b      	ldr	r3, [r7, #4]
 8008ba0:	2210      	movs	r2, #16
 8008ba2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008ba4:	68fb      	ldr	r3, [r7, #12]
 8008ba6:	3301      	adds	r3, #1
 8008ba8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008baa:	68fb      	ldr	r3, [r7, #12]
 8008bac:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008bb0:	d901      	bls.n	8008bb6 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8008bb2:	2303      	movs	r3, #3
 8008bb4:	e006      	b.n	8008bc4 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8008bb6:	687b      	ldr	r3, [r7, #4]
 8008bb8:	691b      	ldr	r3, [r3, #16]
 8008bba:	f003 0310 	and.w	r3, r3, #16
 8008bbe:	2b10      	cmp	r3, #16
 8008bc0:	d0f0      	beq.n	8008ba4 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8008bc2:	2300      	movs	r3, #0
}
 8008bc4:	4618      	mov	r0, r3
 8008bc6:	3714      	adds	r7, #20
 8008bc8:	46bd      	mov	sp, r7
 8008bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bce:	4770      	bx	lr

08008bd0 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8008bd0:	b480      	push	{r7}
 8008bd2:	b085      	sub	sp, #20
 8008bd4:	af00      	add	r7, sp, #0
 8008bd6:	6078      	str	r0, [r7, #4]
 8008bd8:	460b      	mov	r3, r1
 8008bda:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008bdc:	687b      	ldr	r3, [r7, #4]
 8008bde:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8008be0:	68fb      	ldr	r3, [r7, #12]
 8008be2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008be6:	681a      	ldr	r2, [r3, #0]
 8008be8:	78fb      	ldrb	r3, [r7, #3]
 8008bea:	68f9      	ldr	r1, [r7, #12]
 8008bec:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008bf0:	4313      	orrs	r3, r2
 8008bf2:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8008bf4:	2300      	movs	r3, #0
}
 8008bf6:	4618      	mov	r0, r3
 8008bf8:	3714      	adds	r7, #20
 8008bfa:	46bd      	mov	sp, r7
 8008bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c00:	4770      	bx	lr

08008c02 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 8008c02:	b480      	push	{r7}
 8008c04:	b087      	sub	sp, #28
 8008c06:	af00      	add	r7, sp, #0
 8008c08:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008c0a:	687b      	ldr	r3, [r7, #4]
 8008c0c:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8008c0e:	693b      	ldr	r3, [r7, #16]
 8008c10:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008c14:	689b      	ldr	r3, [r3, #8]
 8008c16:	f003 0306 	and.w	r3, r3, #6
 8008c1a:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8008c1c:	68fb      	ldr	r3, [r7, #12]
 8008c1e:	2b00      	cmp	r3, #0
 8008c20:	d102      	bne.n	8008c28 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8008c22:	2300      	movs	r3, #0
 8008c24:	75fb      	strb	r3, [r7, #23]
 8008c26:	e00a      	b.n	8008c3e <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8008c28:	68fb      	ldr	r3, [r7, #12]
 8008c2a:	2b02      	cmp	r3, #2
 8008c2c:	d002      	beq.n	8008c34 <USB_GetDevSpeed+0x32>
 8008c2e:	68fb      	ldr	r3, [r7, #12]
 8008c30:	2b06      	cmp	r3, #6
 8008c32:	d102      	bne.n	8008c3a <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8008c34:	2302      	movs	r3, #2
 8008c36:	75fb      	strb	r3, [r7, #23]
 8008c38:	e001      	b.n	8008c3e <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8008c3a:	230f      	movs	r3, #15
 8008c3c:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8008c3e:	7dfb      	ldrb	r3, [r7, #23]
}
 8008c40:	4618      	mov	r0, r3
 8008c42:	371c      	adds	r7, #28
 8008c44:	46bd      	mov	sp, r7
 8008c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c4a:	4770      	bx	lr

08008c4c <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8008c4c:	b480      	push	{r7}
 8008c4e:	b085      	sub	sp, #20
 8008c50:	af00      	add	r7, sp, #0
 8008c52:	6078      	str	r0, [r7, #4]
 8008c54:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008c56:	687b      	ldr	r3, [r7, #4]
 8008c58:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8008c5a:	683b      	ldr	r3, [r7, #0]
 8008c5c:	781b      	ldrb	r3, [r3, #0]
 8008c5e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8008c60:	683b      	ldr	r3, [r7, #0]
 8008c62:	785b      	ldrb	r3, [r3, #1]
 8008c64:	2b01      	cmp	r3, #1
 8008c66:	d139      	bne.n	8008cdc <USB_ActivateEndpoint+0x90>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8008c68:	68fb      	ldr	r3, [r7, #12]
 8008c6a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008c6e:	69da      	ldr	r2, [r3, #28]
 8008c70:	683b      	ldr	r3, [r7, #0]
 8008c72:	781b      	ldrb	r3, [r3, #0]
 8008c74:	f003 030f 	and.w	r3, r3, #15
 8008c78:	2101      	movs	r1, #1
 8008c7a:	fa01 f303 	lsl.w	r3, r1, r3
 8008c7e:	b29b      	uxth	r3, r3
 8008c80:	68f9      	ldr	r1, [r7, #12]
 8008c82:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008c86:	4313      	orrs	r3, r2
 8008c88:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8008c8a:	68bb      	ldr	r3, [r7, #8]
 8008c8c:	015a      	lsls	r2, r3, #5
 8008c8e:	68fb      	ldr	r3, [r7, #12]
 8008c90:	4413      	add	r3, r2
 8008c92:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008c96:	681b      	ldr	r3, [r3, #0]
 8008c98:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008c9c:	2b00      	cmp	r3, #0
 8008c9e:	d153      	bne.n	8008d48 <USB_ActivateEndpoint+0xfc>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8008ca0:	68bb      	ldr	r3, [r7, #8]
 8008ca2:	015a      	lsls	r2, r3, #5
 8008ca4:	68fb      	ldr	r3, [r7, #12]
 8008ca6:	4413      	add	r3, r2
 8008ca8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008cac:	681a      	ldr	r2, [r3, #0]
 8008cae:	683b      	ldr	r3, [r7, #0]
 8008cb0:	689b      	ldr	r3, [r3, #8]
 8008cb2:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8008cb6:	683b      	ldr	r3, [r7, #0]
 8008cb8:	791b      	ldrb	r3, [r3, #4]
 8008cba:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8008cbc:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8008cbe:	68bb      	ldr	r3, [r7, #8]
 8008cc0:	059b      	lsls	r3, r3, #22
 8008cc2:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8008cc4:	431a      	orrs	r2, r3
 8008cc6:	68bb      	ldr	r3, [r7, #8]
 8008cc8:	0159      	lsls	r1, r3, #5
 8008cca:	68fb      	ldr	r3, [r7, #12]
 8008ccc:	440b      	add	r3, r1
 8008cce:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008cd2:	4619      	mov	r1, r3
 8008cd4:	4b20      	ldr	r3, [pc, #128]	@ (8008d58 <USB_ActivateEndpoint+0x10c>)
 8008cd6:	4313      	orrs	r3, r2
 8008cd8:	600b      	str	r3, [r1, #0]
 8008cda:	e035      	b.n	8008d48 <USB_ActivateEndpoint+0xfc>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8008cdc:	68fb      	ldr	r3, [r7, #12]
 8008cde:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008ce2:	69da      	ldr	r2, [r3, #28]
 8008ce4:	683b      	ldr	r3, [r7, #0]
 8008ce6:	781b      	ldrb	r3, [r3, #0]
 8008ce8:	f003 030f 	and.w	r3, r3, #15
 8008cec:	2101      	movs	r1, #1
 8008cee:	fa01 f303 	lsl.w	r3, r1, r3
 8008cf2:	041b      	lsls	r3, r3, #16
 8008cf4:	68f9      	ldr	r1, [r7, #12]
 8008cf6:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008cfa:	4313      	orrs	r3, r2
 8008cfc:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8008cfe:	68bb      	ldr	r3, [r7, #8]
 8008d00:	015a      	lsls	r2, r3, #5
 8008d02:	68fb      	ldr	r3, [r7, #12]
 8008d04:	4413      	add	r3, r2
 8008d06:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008d0a:	681b      	ldr	r3, [r3, #0]
 8008d0c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008d10:	2b00      	cmp	r3, #0
 8008d12:	d119      	bne.n	8008d48 <USB_ActivateEndpoint+0xfc>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8008d14:	68bb      	ldr	r3, [r7, #8]
 8008d16:	015a      	lsls	r2, r3, #5
 8008d18:	68fb      	ldr	r3, [r7, #12]
 8008d1a:	4413      	add	r3, r2
 8008d1c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008d20:	681a      	ldr	r2, [r3, #0]
 8008d22:	683b      	ldr	r3, [r7, #0]
 8008d24:	689b      	ldr	r3, [r3, #8]
 8008d26:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8008d2a:	683b      	ldr	r3, [r7, #0]
 8008d2c:	791b      	ldrb	r3, [r3, #4]
 8008d2e:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8008d30:	430b      	orrs	r3, r1
 8008d32:	431a      	orrs	r2, r3
 8008d34:	68bb      	ldr	r3, [r7, #8]
 8008d36:	0159      	lsls	r1, r3, #5
 8008d38:	68fb      	ldr	r3, [r7, #12]
 8008d3a:	440b      	add	r3, r1
 8008d3c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008d40:	4619      	mov	r1, r3
 8008d42:	4b05      	ldr	r3, [pc, #20]	@ (8008d58 <USB_ActivateEndpoint+0x10c>)
 8008d44:	4313      	orrs	r3, r2
 8008d46:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8008d48:	2300      	movs	r3, #0
}
 8008d4a:	4618      	mov	r0, r3
 8008d4c:	3714      	adds	r7, #20
 8008d4e:	46bd      	mov	sp, r7
 8008d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d54:	4770      	bx	lr
 8008d56:	bf00      	nop
 8008d58:	10008000 	.word	0x10008000

08008d5c <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8008d5c:	b480      	push	{r7}
 8008d5e:	b085      	sub	sp, #20
 8008d60:	af00      	add	r7, sp, #0
 8008d62:	6078      	str	r0, [r7, #4]
 8008d64:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008d66:	687b      	ldr	r3, [r7, #4]
 8008d68:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8008d6a:	683b      	ldr	r3, [r7, #0]
 8008d6c:	781b      	ldrb	r3, [r3, #0]
 8008d6e:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8008d70:	683b      	ldr	r3, [r7, #0]
 8008d72:	785b      	ldrb	r3, [r3, #1]
 8008d74:	2b01      	cmp	r3, #1
 8008d76:	d161      	bne.n	8008e3c <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8008d78:	68bb      	ldr	r3, [r7, #8]
 8008d7a:	015a      	lsls	r2, r3, #5
 8008d7c:	68fb      	ldr	r3, [r7, #12]
 8008d7e:	4413      	add	r3, r2
 8008d80:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008d84:	681b      	ldr	r3, [r3, #0]
 8008d86:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008d8a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008d8e:	d11f      	bne.n	8008dd0 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8008d90:	68bb      	ldr	r3, [r7, #8]
 8008d92:	015a      	lsls	r2, r3, #5
 8008d94:	68fb      	ldr	r3, [r7, #12]
 8008d96:	4413      	add	r3, r2
 8008d98:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008d9c:	681b      	ldr	r3, [r3, #0]
 8008d9e:	68ba      	ldr	r2, [r7, #8]
 8008da0:	0151      	lsls	r1, r2, #5
 8008da2:	68fa      	ldr	r2, [r7, #12]
 8008da4:	440a      	add	r2, r1
 8008da6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008daa:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8008dae:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8008db0:	68bb      	ldr	r3, [r7, #8]
 8008db2:	015a      	lsls	r2, r3, #5
 8008db4:	68fb      	ldr	r3, [r7, #12]
 8008db6:	4413      	add	r3, r2
 8008db8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008dbc:	681b      	ldr	r3, [r3, #0]
 8008dbe:	68ba      	ldr	r2, [r7, #8]
 8008dc0:	0151      	lsls	r1, r2, #5
 8008dc2:	68fa      	ldr	r2, [r7, #12]
 8008dc4:	440a      	add	r2, r1
 8008dc6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008dca:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008dce:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8008dd0:	68fb      	ldr	r3, [r7, #12]
 8008dd2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008dd6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008dd8:	683b      	ldr	r3, [r7, #0]
 8008dda:	781b      	ldrb	r3, [r3, #0]
 8008ddc:	f003 030f 	and.w	r3, r3, #15
 8008de0:	2101      	movs	r1, #1
 8008de2:	fa01 f303 	lsl.w	r3, r1, r3
 8008de6:	b29b      	uxth	r3, r3
 8008de8:	43db      	mvns	r3, r3
 8008dea:	68f9      	ldr	r1, [r7, #12]
 8008dec:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008df0:	4013      	ands	r3, r2
 8008df2:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8008df4:	68fb      	ldr	r3, [r7, #12]
 8008df6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008dfa:	69da      	ldr	r2, [r3, #28]
 8008dfc:	683b      	ldr	r3, [r7, #0]
 8008dfe:	781b      	ldrb	r3, [r3, #0]
 8008e00:	f003 030f 	and.w	r3, r3, #15
 8008e04:	2101      	movs	r1, #1
 8008e06:	fa01 f303 	lsl.w	r3, r1, r3
 8008e0a:	b29b      	uxth	r3, r3
 8008e0c:	43db      	mvns	r3, r3
 8008e0e:	68f9      	ldr	r1, [r7, #12]
 8008e10:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008e14:	4013      	ands	r3, r2
 8008e16:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8008e18:	68bb      	ldr	r3, [r7, #8]
 8008e1a:	015a      	lsls	r2, r3, #5
 8008e1c:	68fb      	ldr	r3, [r7, #12]
 8008e1e:	4413      	add	r3, r2
 8008e20:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008e24:	681a      	ldr	r2, [r3, #0]
 8008e26:	68bb      	ldr	r3, [r7, #8]
 8008e28:	0159      	lsls	r1, r3, #5
 8008e2a:	68fb      	ldr	r3, [r7, #12]
 8008e2c:	440b      	add	r3, r1
 8008e2e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008e32:	4619      	mov	r1, r3
 8008e34:	4b35      	ldr	r3, [pc, #212]	@ (8008f0c <USB_DeactivateEndpoint+0x1b0>)
 8008e36:	4013      	ands	r3, r2
 8008e38:	600b      	str	r3, [r1, #0]
 8008e3a:	e060      	b.n	8008efe <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008e3c:	68bb      	ldr	r3, [r7, #8]
 8008e3e:	015a      	lsls	r2, r3, #5
 8008e40:	68fb      	ldr	r3, [r7, #12]
 8008e42:	4413      	add	r3, r2
 8008e44:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008e48:	681b      	ldr	r3, [r3, #0]
 8008e4a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008e4e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008e52:	d11f      	bne.n	8008e94 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8008e54:	68bb      	ldr	r3, [r7, #8]
 8008e56:	015a      	lsls	r2, r3, #5
 8008e58:	68fb      	ldr	r3, [r7, #12]
 8008e5a:	4413      	add	r3, r2
 8008e5c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008e60:	681b      	ldr	r3, [r3, #0]
 8008e62:	68ba      	ldr	r2, [r7, #8]
 8008e64:	0151      	lsls	r1, r2, #5
 8008e66:	68fa      	ldr	r2, [r7, #12]
 8008e68:	440a      	add	r2, r1
 8008e6a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008e6e:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8008e72:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8008e74:	68bb      	ldr	r3, [r7, #8]
 8008e76:	015a      	lsls	r2, r3, #5
 8008e78:	68fb      	ldr	r3, [r7, #12]
 8008e7a:	4413      	add	r3, r2
 8008e7c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008e80:	681b      	ldr	r3, [r3, #0]
 8008e82:	68ba      	ldr	r2, [r7, #8]
 8008e84:	0151      	lsls	r1, r2, #5
 8008e86:	68fa      	ldr	r2, [r7, #12]
 8008e88:	440a      	add	r2, r1
 8008e8a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008e8e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008e92:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8008e94:	68fb      	ldr	r3, [r7, #12]
 8008e96:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008e9a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008e9c:	683b      	ldr	r3, [r7, #0]
 8008e9e:	781b      	ldrb	r3, [r3, #0]
 8008ea0:	f003 030f 	and.w	r3, r3, #15
 8008ea4:	2101      	movs	r1, #1
 8008ea6:	fa01 f303 	lsl.w	r3, r1, r3
 8008eaa:	041b      	lsls	r3, r3, #16
 8008eac:	43db      	mvns	r3, r3
 8008eae:	68f9      	ldr	r1, [r7, #12]
 8008eb0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008eb4:	4013      	ands	r3, r2
 8008eb6:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8008eb8:	68fb      	ldr	r3, [r7, #12]
 8008eba:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008ebe:	69da      	ldr	r2, [r3, #28]
 8008ec0:	683b      	ldr	r3, [r7, #0]
 8008ec2:	781b      	ldrb	r3, [r3, #0]
 8008ec4:	f003 030f 	and.w	r3, r3, #15
 8008ec8:	2101      	movs	r1, #1
 8008eca:	fa01 f303 	lsl.w	r3, r1, r3
 8008ece:	041b      	lsls	r3, r3, #16
 8008ed0:	43db      	mvns	r3, r3
 8008ed2:	68f9      	ldr	r1, [r7, #12]
 8008ed4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008ed8:	4013      	ands	r3, r2
 8008eda:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8008edc:	68bb      	ldr	r3, [r7, #8]
 8008ede:	015a      	lsls	r2, r3, #5
 8008ee0:	68fb      	ldr	r3, [r7, #12]
 8008ee2:	4413      	add	r3, r2
 8008ee4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008ee8:	681a      	ldr	r2, [r3, #0]
 8008eea:	68bb      	ldr	r3, [r7, #8]
 8008eec:	0159      	lsls	r1, r3, #5
 8008eee:	68fb      	ldr	r3, [r7, #12]
 8008ef0:	440b      	add	r3, r1
 8008ef2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008ef6:	4619      	mov	r1, r3
 8008ef8:	4b05      	ldr	r3, [pc, #20]	@ (8008f10 <USB_DeactivateEndpoint+0x1b4>)
 8008efa:	4013      	ands	r3, r2
 8008efc:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8008efe:	2300      	movs	r3, #0
}
 8008f00:	4618      	mov	r0, r3
 8008f02:	3714      	adds	r7, #20
 8008f04:	46bd      	mov	sp, r7
 8008f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f0a:	4770      	bx	lr
 8008f0c:	ec337800 	.word	0xec337800
 8008f10:	eff37800 	.word	0xeff37800

08008f14 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8008f14:	b580      	push	{r7, lr}
 8008f16:	b08a      	sub	sp, #40	@ 0x28
 8008f18:	af02      	add	r7, sp, #8
 8008f1a:	60f8      	str	r0, [r7, #12]
 8008f1c:	60b9      	str	r1, [r7, #8]
 8008f1e:	4613      	mov	r3, r2
 8008f20:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008f22:	68fb      	ldr	r3, [r7, #12]
 8008f24:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8008f26:	68bb      	ldr	r3, [r7, #8]
 8008f28:	781b      	ldrb	r3, [r3, #0]
 8008f2a:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8008f2c:	68bb      	ldr	r3, [r7, #8]
 8008f2e:	785b      	ldrb	r3, [r3, #1]
 8008f30:	2b01      	cmp	r3, #1
 8008f32:	f040 8181 	bne.w	8009238 <USB_EPStartXfer+0x324>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8008f36:	68bb      	ldr	r3, [r7, #8]
 8008f38:	691b      	ldr	r3, [r3, #16]
 8008f3a:	2b00      	cmp	r3, #0
 8008f3c:	d132      	bne.n	8008fa4 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8008f3e:	69bb      	ldr	r3, [r7, #24]
 8008f40:	015a      	lsls	r2, r3, #5
 8008f42:	69fb      	ldr	r3, [r7, #28]
 8008f44:	4413      	add	r3, r2
 8008f46:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008f4a:	691a      	ldr	r2, [r3, #16]
 8008f4c:	69bb      	ldr	r3, [r7, #24]
 8008f4e:	0159      	lsls	r1, r3, #5
 8008f50:	69fb      	ldr	r3, [r7, #28]
 8008f52:	440b      	add	r3, r1
 8008f54:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008f58:	4619      	mov	r1, r3
 8008f5a:	4ba5      	ldr	r3, [pc, #660]	@ (80091f0 <USB_EPStartXfer+0x2dc>)
 8008f5c:	4013      	ands	r3, r2
 8008f5e:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8008f60:	69bb      	ldr	r3, [r7, #24]
 8008f62:	015a      	lsls	r2, r3, #5
 8008f64:	69fb      	ldr	r3, [r7, #28]
 8008f66:	4413      	add	r3, r2
 8008f68:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008f6c:	691b      	ldr	r3, [r3, #16]
 8008f6e:	69ba      	ldr	r2, [r7, #24]
 8008f70:	0151      	lsls	r1, r2, #5
 8008f72:	69fa      	ldr	r2, [r7, #28]
 8008f74:	440a      	add	r2, r1
 8008f76:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008f7a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8008f7e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8008f80:	69bb      	ldr	r3, [r7, #24]
 8008f82:	015a      	lsls	r2, r3, #5
 8008f84:	69fb      	ldr	r3, [r7, #28]
 8008f86:	4413      	add	r3, r2
 8008f88:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008f8c:	691a      	ldr	r2, [r3, #16]
 8008f8e:	69bb      	ldr	r3, [r7, #24]
 8008f90:	0159      	lsls	r1, r3, #5
 8008f92:	69fb      	ldr	r3, [r7, #28]
 8008f94:	440b      	add	r3, r1
 8008f96:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008f9a:	4619      	mov	r1, r3
 8008f9c:	4b95      	ldr	r3, [pc, #596]	@ (80091f4 <USB_EPStartXfer+0x2e0>)
 8008f9e:	4013      	ands	r3, r2
 8008fa0:	610b      	str	r3, [r1, #16]
 8008fa2:	e092      	b.n	80090ca <USB_EPStartXfer+0x1b6>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8008fa4:	69bb      	ldr	r3, [r7, #24]
 8008fa6:	015a      	lsls	r2, r3, #5
 8008fa8:	69fb      	ldr	r3, [r7, #28]
 8008faa:	4413      	add	r3, r2
 8008fac:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008fb0:	691a      	ldr	r2, [r3, #16]
 8008fb2:	69bb      	ldr	r3, [r7, #24]
 8008fb4:	0159      	lsls	r1, r3, #5
 8008fb6:	69fb      	ldr	r3, [r7, #28]
 8008fb8:	440b      	add	r3, r1
 8008fba:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008fbe:	4619      	mov	r1, r3
 8008fc0:	4b8c      	ldr	r3, [pc, #560]	@ (80091f4 <USB_EPStartXfer+0x2e0>)
 8008fc2:	4013      	ands	r3, r2
 8008fc4:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8008fc6:	69bb      	ldr	r3, [r7, #24]
 8008fc8:	015a      	lsls	r2, r3, #5
 8008fca:	69fb      	ldr	r3, [r7, #28]
 8008fcc:	4413      	add	r3, r2
 8008fce:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008fd2:	691a      	ldr	r2, [r3, #16]
 8008fd4:	69bb      	ldr	r3, [r7, #24]
 8008fd6:	0159      	lsls	r1, r3, #5
 8008fd8:	69fb      	ldr	r3, [r7, #28]
 8008fda:	440b      	add	r3, r1
 8008fdc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008fe0:	4619      	mov	r1, r3
 8008fe2:	4b83      	ldr	r3, [pc, #524]	@ (80091f0 <USB_EPStartXfer+0x2dc>)
 8008fe4:	4013      	ands	r3, r2
 8008fe6:	610b      	str	r3, [r1, #16]

      if (epnum == 0U)
 8008fe8:	69bb      	ldr	r3, [r7, #24]
 8008fea:	2b00      	cmp	r3, #0
 8008fec:	d11a      	bne.n	8009024 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 8008fee:	68bb      	ldr	r3, [r7, #8]
 8008ff0:	691a      	ldr	r2, [r3, #16]
 8008ff2:	68bb      	ldr	r3, [r7, #8]
 8008ff4:	689b      	ldr	r3, [r3, #8]
 8008ff6:	429a      	cmp	r2, r3
 8008ff8:	d903      	bls.n	8009002 <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 8008ffa:	68bb      	ldr	r3, [r7, #8]
 8008ffc:	689a      	ldr	r2, [r3, #8]
 8008ffe:	68bb      	ldr	r3, [r7, #8]
 8009000:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8009002:	69bb      	ldr	r3, [r7, #24]
 8009004:	015a      	lsls	r2, r3, #5
 8009006:	69fb      	ldr	r3, [r7, #28]
 8009008:	4413      	add	r3, r2
 800900a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800900e:	691b      	ldr	r3, [r3, #16]
 8009010:	69ba      	ldr	r2, [r7, #24]
 8009012:	0151      	lsls	r1, r2, #5
 8009014:	69fa      	ldr	r2, [r7, #28]
 8009016:	440a      	add	r2, r1
 8009018:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800901c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8009020:	6113      	str	r3, [r2, #16]
 8009022:	e01b      	b.n	800905c <USB_EPStartXfer+0x148>
      }
      else
      {
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8009024:	69bb      	ldr	r3, [r7, #24]
 8009026:	015a      	lsls	r2, r3, #5
 8009028:	69fb      	ldr	r3, [r7, #28]
 800902a:	4413      	add	r3, r2
 800902c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009030:	691a      	ldr	r2, [r3, #16]
                                       (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 8009032:	68bb      	ldr	r3, [r7, #8]
 8009034:	6919      	ldr	r1, [r3, #16]
 8009036:	68bb      	ldr	r3, [r7, #8]
 8009038:	689b      	ldr	r3, [r3, #8]
 800903a:	440b      	add	r3, r1
 800903c:	1e59      	subs	r1, r3, #1
 800903e:	68bb      	ldr	r3, [r7, #8]
 8009040:	689b      	ldr	r3, [r3, #8]
 8009042:	fbb1 f3f3 	udiv	r3, r1, r3
 8009046:	04d9      	lsls	r1, r3, #19
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8009048:	4b6b      	ldr	r3, [pc, #428]	@ (80091f8 <USB_EPStartXfer+0x2e4>)
 800904a:	400b      	ands	r3, r1
 800904c:	69b9      	ldr	r1, [r7, #24]
 800904e:	0148      	lsls	r0, r1, #5
 8009050:	69f9      	ldr	r1, [r7, #28]
 8009052:	4401      	add	r1, r0
 8009054:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8009058:	4313      	orrs	r3, r2
 800905a:	610b      	str	r3, [r1, #16]
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800905c:	69bb      	ldr	r3, [r7, #24]
 800905e:	015a      	lsls	r2, r3, #5
 8009060:	69fb      	ldr	r3, [r7, #28]
 8009062:	4413      	add	r3, r2
 8009064:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009068:	691a      	ldr	r2, [r3, #16]
 800906a:	68bb      	ldr	r3, [r7, #8]
 800906c:	691b      	ldr	r3, [r3, #16]
 800906e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009072:	69b9      	ldr	r1, [r7, #24]
 8009074:	0148      	lsls	r0, r1, #5
 8009076:	69f9      	ldr	r1, [r7, #28]
 8009078:	4401      	add	r1, r0
 800907a:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800907e:	4313      	orrs	r3, r2
 8009080:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 8009082:	68bb      	ldr	r3, [r7, #8]
 8009084:	791b      	ldrb	r3, [r3, #4]
 8009086:	2b01      	cmp	r3, #1
 8009088:	d11f      	bne.n	80090ca <USB_EPStartXfer+0x1b6>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800908a:	69bb      	ldr	r3, [r7, #24]
 800908c:	015a      	lsls	r2, r3, #5
 800908e:	69fb      	ldr	r3, [r7, #28]
 8009090:	4413      	add	r3, r2
 8009092:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009096:	691b      	ldr	r3, [r3, #16]
 8009098:	69ba      	ldr	r2, [r7, #24]
 800909a:	0151      	lsls	r1, r2, #5
 800909c:	69fa      	ldr	r2, [r7, #28]
 800909e:	440a      	add	r2, r1
 80090a0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80090a4:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 80090a8:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 80090aa:	69bb      	ldr	r3, [r7, #24]
 80090ac:	015a      	lsls	r2, r3, #5
 80090ae:	69fb      	ldr	r3, [r7, #28]
 80090b0:	4413      	add	r3, r2
 80090b2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80090b6:	691b      	ldr	r3, [r3, #16]
 80090b8:	69ba      	ldr	r2, [r7, #24]
 80090ba:	0151      	lsls	r1, r2, #5
 80090bc:	69fa      	ldr	r2, [r7, #28]
 80090be:	440a      	add	r2, r1
 80090c0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80090c4:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80090c8:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 80090ca:	79fb      	ldrb	r3, [r7, #7]
 80090cc:	2b01      	cmp	r3, #1
 80090ce:	d14b      	bne.n	8009168 <USB_EPStartXfer+0x254>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 80090d0:	68bb      	ldr	r3, [r7, #8]
 80090d2:	69db      	ldr	r3, [r3, #28]
 80090d4:	2b00      	cmp	r3, #0
 80090d6:	d009      	beq.n	80090ec <USB_EPStartXfer+0x1d8>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 80090d8:	69bb      	ldr	r3, [r7, #24]
 80090da:	015a      	lsls	r2, r3, #5
 80090dc:	69fb      	ldr	r3, [r7, #28]
 80090de:	4413      	add	r3, r2
 80090e0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80090e4:	461a      	mov	r2, r3
 80090e6:	68bb      	ldr	r3, [r7, #8]
 80090e8:	69db      	ldr	r3, [r3, #28]
 80090ea:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 80090ec:	68bb      	ldr	r3, [r7, #8]
 80090ee:	791b      	ldrb	r3, [r3, #4]
 80090f0:	2b01      	cmp	r3, #1
 80090f2:	d128      	bne.n	8009146 <USB_EPStartXfer+0x232>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80090f4:	69fb      	ldr	r3, [r7, #28]
 80090f6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80090fa:	689b      	ldr	r3, [r3, #8]
 80090fc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009100:	2b00      	cmp	r3, #0
 8009102:	d110      	bne.n	8009126 <USB_EPStartXfer+0x212>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8009104:	69bb      	ldr	r3, [r7, #24]
 8009106:	015a      	lsls	r2, r3, #5
 8009108:	69fb      	ldr	r3, [r7, #28]
 800910a:	4413      	add	r3, r2
 800910c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009110:	681b      	ldr	r3, [r3, #0]
 8009112:	69ba      	ldr	r2, [r7, #24]
 8009114:	0151      	lsls	r1, r2, #5
 8009116:	69fa      	ldr	r2, [r7, #28]
 8009118:	440a      	add	r2, r1
 800911a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800911e:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8009122:	6013      	str	r3, [r2, #0]
 8009124:	e00f      	b.n	8009146 <USB_EPStartXfer+0x232>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8009126:	69bb      	ldr	r3, [r7, #24]
 8009128:	015a      	lsls	r2, r3, #5
 800912a:	69fb      	ldr	r3, [r7, #28]
 800912c:	4413      	add	r3, r2
 800912e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009132:	681b      	ldr	r3, [r3, #0]
 8009134:	69ba      	ldr	r2, [r7, #24]
 8009136:	0151      	lsls	r1, r2, #5
 8009138:	69fa      	ldr	r2, [r7, #28]
 800913a:	440a      	add	r2, r1
 800913c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009140:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009144:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8009146:	69bb      	ldr	r3, [r7, #24]
 8009148:	015a      	lsls	r2, r3, #5
 800914a:	69fb      	ldr	r3, [r7, #28]
 800914c:	4413      	add	r3, r2
 800914e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009152:	681b      	ldr	r3, [r3, #0]
 8009154:	69ba      	ldr	r2, [r7, #24]
 8009156:	0151      	lsls	r1, r2, #5
 8009158:	69fa      	ldr	r2, [r7, #28]
 800915a:	440a      	add	r2, r1
 800915c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009160:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8009164:	6013      	str	r3, [r2, #0]
 8009166:	e16a      	b.n	800943e <USB_EPStartXfer+0x52a>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8009168:	69bb      	ldr	r3, [r7, #24]
 800916a:	015a      	lsls	r2, r3, #5
 800916c:	69fb      	ldr	r3, [r7, #28]
 800916e:	4413      	add	r3, r2
 8009170:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009174:	681b      	ldr	r3, [r3, #0]
 8009176:	69ba      	ldr	r2, [r7, #24]
 8009178:	0151      	lsls	r1, r2, #5
 800917a:	69fa      	ldr	r2, [r7, #28]
 800917c:	440a      	add	r2, r1
 800917e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009182:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8009186:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8009188:	68bb      	ldr	r3, [r7, #8]
 800918a:	791b      	ldrb	r3, [r3, #4]
 800918c:	2b01      	cmp	r3, #1
 800918e:	d015      	beq.n	80091bc <USB_EPStartXfer+0x2a8>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8009190:	68bb      	ldr	r3, [r7, #8]
 8009192:	691b      	ldr	r3, [r3, #16]
 8009194:	2b00      	cmp	r3, #0
 8009196:	f000 8152 	beq.w	800943e <USB_EPStartXfer+0x52a>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800919a:	69fb      	ldr	r3, [r7, #28]
 800919c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80091a0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80091a2:	68bb      	ldr	r3, [r7, #8]
 80091a4:	781b      	ldrb	r3, [r3, #0]
 80091a6:	f003 030f 	and.w	r3, r3, #15
 80091aa:	2101      	movs	r1, #1
 80091ac:	fa01 f303 	lsl.w	r3, r1, r3
 80091b0:	69f9      	ldr	r1, [r7, #28]
 80091b2:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80091b6:	4313      	orrs	r3, r2
 80091b8:	634b      	str	r3, [r1, #52]	@ 0x34
 80091ba:	e140      	b.n	800943e <USB_EPStartXfer+0x52a>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80091bc:	69fb      	ldr	r3, [r7, #28]
 80091be:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80091c2:	689b      	ldr	r3, [r3, #8]
 80091c4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80091c8:	2b00      	cmp	r3, #0
 80091ca:	d117      	bne.n	80091fc <USB_EPStartXfer+0x2e8>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80091cc:	69bb      	ldr	r3, [r7, #24]
 80091ce:	015a      	lsls	r2, r3, #5
 80091d0:	69fb      	ldr	r3, [r7, #28]
 80091d2:	4413      	add	r3, r2
 80091d4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80091d8:	681b      	ldr	r3, [r3, #0]
 80091da:	69ba      	ldr	r2, [r7, #24]
 80091dc:	0151      	lsls	r1, r2, #5
 80091de:	69fa      	ldr	r2, [r7, #28]
 80091e0:	440a      	add	r2, r1
 80091e2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80091e6:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80091ea:	6013      	str	r3, [r2, #0]
 80091ec:	e016      	b.n	800921c <USB_EPStartXfer+0x308>
 80091ee:	bf00      	nop
 80091f0:	e007ffff 	.word	0xe007ffff
 80091f4:	fff80000 	.word	0xfff80000
 80091f8:	1ff80000 	.word	0x1ff80000
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80091fc:	69bb      	ldr	r3, [r7, #24]
 80091fe:	015a      	lsls	r2, r3, #5
 8009200:	69fb      	ldr	r3, [r7, #28]
 8009202:	4413      	add	r3, r2
 8009204:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009208:	681b      	ldr	r3, [r3, #0]
 800920a:	69ba      	ldr	r2, [r7, #24]
 800920c:	0151      	lsls	r1, r2, #5
 800920e:	69fa      	ldr	r2, [r7, #28]
 8009210:	440a      	add	r2, r1
 8009212:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009216:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800921a:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800921c:	68bb      	ldr	r3, [r7, #8]
 800921e:	68d9      	ldr	r1, [r3, #12]
 8009220:	68bb      	ldr	r3, [r7, #8]
 8009222:	781a      	ldrb	r2, [r3, #0]
 8009224:	68bb      	ldr	r3, [r7, #8]
 8009226:	691b      	ldr	r3, [r3, #16]
 8009228:	b298      	uxth	r0, r3
 800922a:	79fb      	ldrb	r3, [r7, #7]
 800922c:	9300      	str	r3, [sp, #0]
 800922e:	4603      	mov	r3, r0
 8009230:	68f8      	ldr	r0, [r7, #12]
 8009232:	f000 f9b9 	bl	80095a8 <USB_WritePacket>
 8009236:	e102      	b.n	800943e <USB_EPStartXfer+0x52a>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8009238:	69bb      	ldr	r3, [r7, #24]
 800923a:	015a      	lsls	r2, r3, #5
 800923c:	69fb      	ldr	r3, [r7, #28]
 800923e:	4413      	add	r3, r2
 8009240:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009244:	691a      	ldr	r2, [r3, #16]
 8009246:	69bb      	ldr	r3, [r7, #24]
 8009248:	0159      	lsls	r1, r3, #5
 800924a:	69fb      	ldr	r3, [r7, #28]
 800924c:	440b      	add	r3, r1
 800924e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009252:	4619      	mov	r1, r3
 8009254:	4b7c      	ldr	r3, [pc, #496]	@ (8009448 <USB_EPStartXfer+0x534>)
 8009256:	4013      	ands	r3, r2
 8009258:	610b      	str	r3, [r1, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800925a:	69bb      	ldr	r3, [r7, #24]
 800925c:	015a      	lsls	r2, r3, #5
 800925e:	69fb      	ldr	r3, [r7, #28]
 8009260:	4413      	add	r3, r2
 8009262:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009266:	691a      	ldr	r2, [r3, #16]
 8009268:	69bb      	ldr	r3, [r7, #24]
 800926a:	0159      	lsls	r1, r3, #5
 800926c:	69fb      	ldr	r3, [r7, #28]
 800926e:	440b      	add	r3, r1
 8009270:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009274:	4619      	mov	r1, r3
 8009276:	4b75      	ldr	r3, [pc, #468]	@ (800944c <USB_EPStartXfer+0x538>)
 8009278:	4013      	ands	r3, r2
 800927a:	610b      	str	r3, [r1, #16]

    if (epnum == 0U)
 800927c:	69bb      	ldr	r3, [r7, #24]
 800927e:	2b00      	cmp	r3, #0
 8009280:	d12f      	bne.n	80092e2 <USB_EPStartXfer+0x3ce>
    {
      if (ep->xfer_len > 0U)
 8009282:	68bb      	ldr	r3, [r7, #8]
 8009284:	691b      	ldr	r3, [r3, #16]
 8009286:	2b00      	cmp	r3, #0
 8009288:	d003      	beq.n	8009292 <USB_EPStartXfer+0x37e>
      {
        ep->xfer_len = ep->maxpacket;
 800928a:	68bb      	ldr	r3, [r7, #8]
 800928c:	689a      	ldr	r2, [r3, #8]
 800928e:	68bb      	ldr	r3, [r7, #8]
 8009290:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 8009292:	68bb      	ldr	r3, [r7, #8]
 8009294:	689a      	ldr	r2, [r3, #8]
 8009296:	68bb      	ldr	r3, [r7, #8]
 8009298:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 800929a:	69bb      	ldr	r3, [r7, #24]
 800929c:	015a      	lsls	r2, r3, #5
 800929e:	69fb      	ldr	r3, [r7, #28]
 80092a0:	4413      	add	r3, r2
 80092a2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80092a6:	691a      	ldr	r2, [r3, #16]
 80092a8:	68bb      	ldr	r3, [r7, #8]
 80092aa:	6a1b      	ldr	r3, [r3, #32]
 80092ac:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80092b0:	69b9      	ldr	r1, [r7, #24]
 80092b2:	0148      	lsls	r0, r1, #5
 80092b4:	69f9      	ldr	r1, [r7, #28]
 80092b6:	4401      	add	r1, r0
 80092b8:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80092bc:	4313      	orrs	r3, r2
 80092be:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80092c0:	69bb      	ldr	r3, [r7, #24]
 80092c2:	015a      	lsls	r2, r3, #5
 80092c4:	69fb      	ldr	r3, [r7, #28]
 80092c6:	4413      	add	r3, r2
 80092c8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80092cc:	691b      	ldr	r3, [r3, #16]
 80092ce:	69ba      	ldr	r2, [r7, #24]
 80092d0:	0151      	lsls	r1, r2, #5
 80092d2:	69fa      	ldr	r2, [r7, #28]
 80092d4:	440a      	add	r2, r1
 80092d6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80092da:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80092de:	6113      	str	r3, [r2, #16]
 80092e0:	e05f      	b.n	80093a2 <USB_EPStartXfer+0x48e>
    }
    else
    {
      if (ep->xfer_len == 0U)
 80092e2:	68bb      	ldr	r3, [r7, #8]
 80092e4:	691b      	ldr	r3, [r3, #16]
 80092e6:	2b00      	cmp	r3, #0
 80092e8:	d123      	bne.n	8009332 <USB_EPStartXfer+0x41e>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 80092ea:	69bb      	ldr	r3, [r7, #24]
 80092ec:	015a      	lsls	r2, r3, #5
 80092ee:	69fb      	ldr	r3, [r7, #28]
 80092f0:	4413      	add	r3, r2
 80092f2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80092f6:	691a      	ldr	r2, [r3, #16]
 80092f8:	68bb      	ldr	r3, [r7, #8]
 80092fa:	689b      	ldr	r3, [r3, #8]
 80092fc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009300:	69b9      	ldr	r1, [r7, #24]
 8009302:	0148      	lsls	r0, r1, #5
 8009304:	69f9      	ldr	r1, [r7, #28]
 8009306:	4401      	add	r1, r0
 8009308:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800930c:	4313      	orrs	r3, r2
 800930e:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8009310:	69bb      	ldr	r3, [r7, #24]
 8009312:	015a      	lsls	r2, r3, #5
 8009314:	69fb      	ldr	r3, [r7, #28]
 8009316:	4413      	add	r3, r2
 8009318:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800931c:	691b      	ldr	r3, [r3, #16]
 800931e:	69ba      	ldr	r2, [r7, #24]
 8009320:	0151      	lsls	r1, r2, #5
 8009322:	69fa      	ldr	r2, [r7, #28]
 8009324:	440a      	add	r2, r1
 8009326:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800932a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800932e:	6113      	str	r3, [r2, #16]
 8009330:	e037      	b.n	80093a2 <USB_EPStartXfer+0x48e>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8009332:	68bb      	ldr	r3, [r7, #8]
 8009334:	691a      	ldr	r2, [r3, #16]
 8009336:	68bb      	ldr	r3, [r7, #8]
 8009338:	689b      	ldr	r3, [r3, #8]
 800933a:	4413      	add	r3, r2
 800933c:	1e5a      	subs	r2, r3, #1
 800933e:	68bb      	ldr	r3, [r7, #8]
 8009340:	689b      	ldr	r3, [r3, #8]
 8009342:	fbb2 f3f3 	udiv	r3, r2, r3
 8009346:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 8009348:	68bb      	ldr	r3, [r7, #8]
 800934a:	689b      	ldr	r3, [r3, #8]
 800934c:	8afa      	ldrh	r2, [r7, #22]
 800934e:	fb03 f202 	mul.w	r2, r3, r2
 8009352:	68bb      	ldr	r3, [r7, #8]
 8009354:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8009356:	69bb      	ldr	r3, [r7, #24]
 8009358:	015a      	lsls	r2, r3, #5
 800935a:	69fb      	ldr	r3, [r7, #28]
 800935c:	4413      	add	r3, r2
 800935e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009362:	691a      	ldr	r2, [r3, #16]
 8009364:	8afb      	ldrh	r3, [r7, #22]
 8009366:	04d9      	lsls	r1, r3, #19
 8009368:	4b39      	ldr	r3, [pc, #228]	@ (8009450 <USB_EPStartXfer+0x53c>)
 800936a:	400b      	ands	r3, r1
 800936c:	69b9      	ldr	r1, [r7, #24]
 800936e:	0148      	lsls	r0, r1, #5
 8009370:	69f9      	ldr	r1, [r7, #28]
 8009372:	4401      	add	r1, r0
 8009374:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8009378:	4313      	orrs	r3, r2
 800937a:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 800937c:	69bb      	ldr	r3, [r7, #24]
 800937e:	015a      	lsls	r2, r3, #5
 8009380:	69fb      	ldr	r3, [r7, #28]
 8009382:	4413      	add	r3, r2
 8009384:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009388:	691a      	ldr	r2, [r3, #16]
 800938a:	68bb      	ldr	r3, [r7, #8]
 800938c:	6a1b      	ldr	r3, [r3, #32]
 800938e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009392:	69b9      	ldr	r1, [r7, #24]
 8009394:	0148      	lsls	r0, r1, #5
 8009396:	69f9      	ldr	r1, [r7, #28]
 8009398:	4401      	add	r1, r0
 800939a:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800939e:	4313      	orrs	r3, r2
 80093a0:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 80093a2:	79fb      	ldrb	r3, [r7, #7]
 80093a4:	2b01      	cmp	r3, #1
 80093a6:	d10d      	bne.n	80093c4 <USB_EPStartXfer+0x4b0>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 80093a8:	68bb      	ldr	r3, [r7, #8]
 80093aa:	68db      	ldr	r3, [r3, #12]
 80093ac:	2b00      	cmp	r3, #0
 80093ae:	d009      	beq.n	80093c4 <USB_EPStartXfer+0x4b0>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 80093b0:	68bb      	ldr	r3, [r7, #8]
 80093b2:	68d9      	ldr	r1, [r3, #12]
 80093b4:	69bb      	ldr	r3, [r7, #24]
 80093b6:	015a      	lsls	r2, r3, #5
 80093b8:	69fb      	ldr	r3, [r7, #28]
 80093ba:	4413      	add	r3, r2
 80093bc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80093c0:	460a      	mov	r2, r1
 80093c2:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 80093c4:	68bb      	ldr	r3, [r7, #8]
 80093c6:	791b      	ldrb	r3, [r3, #4]
 80093c8:	2b01      	cmp	r3, #1
 80093ca:	d128      	bne.n	800941e <USB_EPStartXfer+0x50a>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80093cc:	69fb      	ldr	r3, [r7, #28]
 80093ce:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80093d2:	689b      	ldr	r3, [r3, #8]
 80093d4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80093d8:	2b00      	cmp	r3, #0
 80093da:	d110      	bne.n	80093fe <USB_EPStartXfer+0x4ea>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 80093dc:	69bb      	ldr	r3, [r7, #24]
 80093de:	015a      	lsls	r2, r3, #5
 80093e0:	69fb      	ldr	r3, [r7, #28]
 80093e2:	4413      	add	r3, r2
 80093e4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80093e8:	681b      	ldr	r3, [r3, #0]
 80093ea:	69ba      	ldr	r2, [r7, #24]
 80093ec:	0151      	lsls	r1, r2, #5
 80093ee:	69fa      	ldr	r2, [r7, #28]
 80093f0:	440a      	add	r2, r1
 80093f2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80093f6:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80093fa:	6013      	str	r3, [r2, #0]
 80093fc:	e00f      	b.n	800941e <USB_EPStartXfer+0x50a>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 80093fe:	69bb      	ldr	r3, [r7, #24]
 8009400:	015a      	lsls	r2, r3, #5
 8009402:	69fb      	ldr	r3, [r7, #28]
 8009404:	4413      	add	r3, r2
 8009406:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800940a:	681b      	ldr	r3, [r3, #0]
 800940c:	69ba      	ldr	r2, [r7, #24]
 800940e:	0151      	lsls	r1, r2, #5
 8009410:	69fa      	ldr	r2, [r7, #28]
 8009412:	440a      	add	r2, r1
 8009414:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009418:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800941c:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800941e:	69bb      	ldr	r3, [r7, #24]
 8009420:	015a      	lsls	r2, r3, #5
 8009422:	69fb      	ldr	r3, [r7, #28]
 8009424:	4413      	add	r3, r2
 8009426:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800942a:	681b      	ldr	r3, [r3, #0]
 800942c:	69ba      	ldr	r2, [r7, #24]
 800942e:	0151      	lsls	r1, r2, #5
 8009430:	69fa      	ldr	r2, [r7, #28]
 8009432:	440a      	add	r2, r1
 8009434:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009438:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800943c:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800943e:	2300      	movs	r3, #0
}
 8009440:	4618      	mov	r0, r3
 8009442:	3720      	adds	r7, #32
 8009444:	46bd      	mov	sp, r7
 8009446:	bd80      	pop	{r7, pc}
 8009448:	fff80000 	.word	0xfff80000
 800944c:	e007ffff 	.word	0xe007ffff
 8009450:	1ff80000 	.word	0x1ff80000

08009454 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8009454:	b480      	push	{r7}
 8009456:	b087      	sub	sp, #28
 8009458:	af00      	add	r7, sp, #0
 800945a:	6078      	str	r0, [r7, #4]
 800945c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800945e:	2300      	movs	r3, #0
 8009460:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8009462:	2300      	movs	r3, #0
 8009464:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009466:	687b      	ldr	r3, [r7, #4]
 8009468:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800946a:	683b      	ldr	r3, [r7, #0]
 800946c:	785b      	ldrb	r3, [r3, #1]
 800946e:	2b01      	cmp	r3, #1
 8009470:	d14a      	bne.n	8009508 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8009472:	683b      	ldr	r3, [r7, #0]
 8009474:	781b      	ldrb	r3, [r3, #0]
 8009476:	015a      	lsls	r2, r3, #5
 8009478:	693b      	ldr	r3, [r7, #16]
 800947a:	4413      	add	r3, r2
 800947c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009480:	681b      	ldr	r3, [r3, #0]
 8009482:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009486:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800948a:	f040 8086 	bne.w	800959a <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 800948e:	683b      	ldr	r3, [r7, #0]
 8009490:	781b      	ldrb	r3, [r3, #0]
 8009492:	015a      	lsls	r2, r3, #5
 8009494:	693b      	ldr	r3, [r7, #16]
 8009496:	4413      	add	r3, r2
 8009498:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800949c:	681b      	ldr	r3, [r3, #0]
 800949e:	683a      	ldr	r2, [r7, #0]
 80094a0:	7812      	ldrb	r2, [r2, #0]
 80094a2:	0151      	lsls	r1, r2, #5
 80094a4:	693a      	ldr	r2, [r7, #16]
 80094a6:	440a      	add	r2, r1
 80094a8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80094ac:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80094b0:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 80094b2:	683b      	ldr	r3, [r7, #0]
 80094b4:	781b      	ldrb	r3, [r3, #0]
 80094b6:	015a      	lsls	r2, r3, #5
 80094b8:	693b      	ldr	r3, [r7, #16]
 80094ba:	4413      	add	r3, r2
 80094bc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80094c0:	681b      	ldr	r3, [r3, #0]
 80094c2:	683a      	ldr	r2, [r7, #0]
 80094c4:	7812      	ldrb	r2, [r2, #0]
 80094c6:	0151      	lsls	r1, r2, #5
 80094c8:	693a      	ldr	r2, [r7, #16]
 80094ca:	440a      	add	r2, r1
 80094cc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80094d0:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80094d4:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 80094d6:	68fb      	ldr	r3, [r7, #12]
 80094d8:	3301      	adds	r3, #1
 80094da:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 80094dc:	68fb      	ldr	r3, [r7, #12]
 80094de:	f242 7210 	movw	r2, #10000	@ 0x2710
 80094e2:	4293      	cmp	r3, r2
 80094e4:	d902      	bls.n	80094ec <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 80094e6:	2301      	movs	r3, #1
 80094e8:	75fb      	strb	r3, [r7, #23]
          break;
 80094ea:	e056      	b.n	800959a <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 80094ec:	683b      	ldr	r3, [r7, #0]
 80094ee:	781b      	ldrb	r3, [r3, #0]
 80094f0:	015a      	lsls	r2, r3, #5
 80094f2:	693b      	ldr	r3, [r7, #16]
 80094f4:	4413      	add	r3, r2
 80094f6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80094fa:	681b      	ldr	r3, [r3, #0]
 80094fc:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009500:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009504:	d0e7      	beq.n	80094d6 <USB_EPStopXfer+0x82>
 8009506:	e048      	b.n	800959a <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8009508:	683b      	ldr	r3, [r7, #0]
 800950a:	781b      	ldrb	r3, [r3, #0]
 800950c:	015a      	lsls	r2, r3, #5
 800950e:	693b      	ldr	r3, [r7, #16]
 8009510:	4413      	add	r3, r2
 8009512:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009516:	681b      	ldr	r3, [r3, #0]
 8009518:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800951c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009520:	d13b      	bne.n	800959a <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8009522:	683b      	ldr	r3, [r7, #0]
 8009524:	781b      	ldrb	r3, [r3, #0]
 8009526:	015a      	lsls	r2, r3, #5
 8009528:	693b      	ldr	r3, [r7, #16]
 800952a:	4413      	add	r3, r2
 800952c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009530:	681b      	ldr	r3, [r3, #0]
 8009532:	683a      	ldr	r2, [r7, #0]
 8009534:	7812      	ldrb	r2, [r2, #0]
 8009536:	0151      	lsls	r1, r2, #5
 8009538:	693a      	ldr	r2, [r7, #16]
 800953a:	440a      	add	r2, r1
 800953c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009540:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8009544:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8009546:	683b      	ldr	r3, [r7, #0]
 8009548:	781b      	ldrb	r3, [r3, #0]
 800954a:	015a      	lsls	r2, r3, #5
 800954c:	693b      	ldr	r3, [r7, #16]
 800954e:	4413      	add	r3, r2
 8009550:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009554:	681b      	ldr	r3, [r3, #0]
 8009556:	683a      	ldr	r2, [r7, #0]
 8009558:	7812      	ldrb	r2, [r2, #0]
 800955a:	0151      	lsls	r1, r2, #5
 800955c:	693a      	ldr	r2, [r7, #16]
 800955e:	440a      	add	r2, r1
 8009560:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009564:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8009568:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800956a:	68fb      	ldr	r3, [r7, #12]
 800956c:	3301      	adds	r3, #1
 800956e:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8009570:	68fb      	ldr	r3, [r7, #12]
 8009572:	f242 7210 	movw	r2, #10000	@ 0x2710
 8009576:	4293      	cmp	r3, r2
 8009578:	d902      	bls.n	8009580 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 800957a:	2301      	movs	r3, #1
 800957c:	75fb      	strb	r3, [r7, #23]
          break;
 800957e:	e00c      	b.n	800959a <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8009580:	683b      	ldr	r3, [r7, #0]
 8009582:	781b      	ldrb	r3, [r3, #0]
 8009584:	015a      	lsls	r2, r3, #5
 8009586:	693b      	ldr	r3, [r7, #16]
 8009588:	4413      	add	r3, r2
 800958a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800958e:	681b      	ldr	r3, [r3, #0]
 8009590:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009594:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009598:	d0e7      	beq.n	800956a <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 800959a:	7dfb      	ldrb	r3, [r7, #23]
}
 800959c:	4618      	mov	r0, r3
 800959e:	371c      	adds	r7, #28
 80095a0:	46bd      	mov	sp, r7
 80095a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095a6:	4770      	bx	lr

080095a8 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 80095a8:	b480      	push	{r7}
 80095aa:	b089      	sub	sp, #36	@ 0x24
 80095ac:	af00      	add	r7, sp, #0
 80095ae:	60f8      	str	r0, [r7, #12]
 80095b0:	60b9      	str	r1, [r7, #8]
 80095b2:	4611      	mov	r1, r2
 80095b4:	461a      	mov	r2, r3
 80095b6:	460b      	mov	r3, r1
 80095b8:	71fb      	strb	r3, [r7, #7]
 80095ba:	4613      	mov	r3, r2
 80095bc:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80095be:	68fb      	ldr	r3, [r7, #12]
 80095c0:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 80095c2:	68bb      	ldr	r3, [r7, #8]
 80095c4:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 80095c6:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80095ca:	2b00      	cmp	r3, #0
 80095cc:	d123      	bne.n	8009616 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 80095ce:	88bb      	ldrh	r3, [r7, #4]
 80095d0:	3303      	adds	r3, #3
 80095d2:	089b      	lsrs	r3, r3, #2
 80095d4:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 80095d6:	2300      	movs	r3, #0
 80095d8:	61bb      	str	r3, [r7, #24]
 80095da:	e018      	b.n	800960e <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 80095dc:	79fb      	ldrb	r3, [r7, #7]
 80095de:	031a      	lsls	r2, r3, #12
 80095e0:	697b      	ldr	r3, [r7, #20]
 80095e2:	4413      	add	r3, r2
 80095e4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80095e8:	461a      	mov	r2, r3
 80095ea:	69fb      	ldr	r3, [r7, #28]
 80095ec:	681b      	ldr	r3, [r3, #0]
 80095ee:	6013      	str	r3, [r2, #0]
      pSrc++;
 80095f0:	69fb      	ldr	r3, [r7, #28]
 80095f2:	3301      	adds	r3, #1
 80095f4:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80095f6:	69fb      	ldr	r3, [r7, #28]
 80095f8:	3301      	adds	r3, #1
 80095fa:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80095fc:	69fb      	ldr	r3, [r7, #28]
 80095fe:	3301      	adds	r3, #1
 8009600:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8009602:	69fb      	ldr	r3, [r7, #28]
 8009604:	3301      	adds	r3, #1
 8009606:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8009608:	69bb      	ldr	r3, [r7, #24]
 800960a:	3301      	adds	r3, #1
 800960c:	61bb      	str	r3, [r7, #24]
 800960e:	69ba      	ldr	r2, [r7, #24]
 8009610:	693b      	ldr	r3, [r7, #16]
 8009612:	429a      	cmp	r2, r3
 8009614:	d3e2      	bcc.n	80095dc <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8009616:	2300      	movs	r3, #0
}
 8009618:	4618      	mov	r0, r3
 800961a:	3724      	adds	r7, #36	@ 0x24
 800961c:	46bd      	mov	sp, r7
 800961e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009622:	4770      	bx	lr

08009624 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8009624:	b480      	push	{r7}
 8009626:	b08b      	sub	sp, #44	@ 0x2c
 8009628:	af00      	add	r7, sp, #0
 800962a:	60f8      	str	r0, [r7, #12]
 800962c:	60b9      	str	r1, [r7, #8]
 800962e:	4613      	mov	r3, r2
 8009630:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009632:	68fb      	ldr	r3, [r7, #12]
 8009634:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8009636:	68bb      	ldr	r3, [r7, #8]
 8009638:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800963a:	88fb      	ldrh	r3, [r7, #6]
 800963c:	089b      	lsrs	r3, r3, #2
 800963e:	b29b      	uxth	r3, r3
 8009640:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8009642:	88fb      	ldrh	r3, [r7, #6]
 8009644:	f003 0303 	and.w	r3, r3, #3
 8009648:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800964a:	2300      	movs	r3, #0
 800964c:	623b      	str	r3, [r7, #32]
 800964e:	e014      	b.n	800967a <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8009650:	69bb      	ldr	r3, [r7, #24]
 8009652:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009656:	681a      	ldr	r2, [r3, #0]
 8009658:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800965a:	601a      	str	r2, [r3, #0]
    pDest++;
 800965c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800965e:	3301      	adds	r3, #1
 8009660:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8009662:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009664:	3301      	adds	r3, #1
 8009666:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8009668:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800966a:	3301      	adds	r3, #1
 800966c:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800966e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009670:	3301      	adds	r3, #1
 8009672:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8009674:	6a3b      	ldr	r3, [r7, #32]
 8009676:	3301      	adds	r3, #1
 8009678:	623b      	str	r3, [r7, #32]
 800967a:	6a3a      	ldr	r2, [r7, #32]
 800967c:	697b      	ldr	r3, [r7, #20]
 800967e:	429a      	cmp	r2, r3
 8009680:	d3e6      	bcc.n	8009650 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8009682:	8bfb      	ldrh	r3, [r7, #30]
 8009684:	2b00      	cmp	r3, #0
 8009686:	d01e      	beq.n	80096c6 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8009688:	2300      	movs	r3, #0
 800968a:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800968c:	69bb      	ldr	r3, [r7, #24]
 800968e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009692:	461a      	mov	r2, r3
 8009694:	f107 0310 	add.w	r3, r7, #16
 8009698:	6812      	ldr	r2, [r2, #0]
 800969a:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800969c:	693a      	ldr	r2, [r7, #16]
 800969e:	6a3b      	ldr	r3, [r7, #32]
 80096a0:	b2db      	uxtb	r3, r3
 80096a2:	00db      	lsls	r3, r3, #3
 80096a4:	fa22 f303 	lsr.w	r3, r2, r3
 80096a8:	b2da      	uxtb	r2, r3
 80096aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80096ac:	701a      	strb	r2, [r3, #0]
      i++;
 80096ae:	6a3b      	ldr	r3, [r7, #32]
 80096b0:	3301      	adds	r3, #1
 80096b2:	623b      	str	r3, [r7, #32]
      pDest++;
 80096b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80096b6:	3301      	adds	r3, #1
 80096b8:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 80096ba:	8bfb      	ldrh	r3, [r7, #30]
 80096bc:	3b01      	subs	r3, #1
 80096be:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 80096c0:	8bfb      	ldrh	r3, [r7, #30]
 80096c2:	2b00      	cmp	r3, #0
 80096c4:	d1ea      	bne.n	800969c <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 80096c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80096c8:	4618      	mov	r0, r3
 80096ca:	372c      	adds	r7, #44	@ 0x2c
 80096cc:	46bd      	mov	sp, r7
 80096ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096d2:	4770      	bx	lr

080096d4 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80096d4:	b480      	push	{r7}
 80096d6:	b085      	sub	sp, #20
 80096d8:	af00      	add	r7, sp, #0
 80096da:	6078      	str	r0, [r7, #4]
 80096dc:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80096de:	687b      	ldr	r3, [r7, #4]
 80096e0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80096e2:	683b      	ldr	r3, [r7, #0]
 80096e4:	781b      	ldrb	r3, [r3, #0]
 80096e6:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80096e8:	683b      	ldr	r3, [r7, #0]
 80096ea:	785b      	ldrb	r3, [r3, #1]
 80096ec:	2b01      	cmp	r3, #1
 80096ee:	d12c      	bne.n	800974a <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 80096f0:	68bb      	ldr	r3, [r7, #8]
 80096f2:	015a      	lsls	r2, r3, #5
 80096f4:	68fb      	ldr	r3, [r7, #12]
 80096f6:	4413      	add	r3, r2
 80096f8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80096fc:	681b      	ldr	r3, [r3, #0]
 80096fe:	2b00      	cmp	r3, #0
 8009700:	db12      	blt.n	8009728 <USB_EPSetStall+0x54>
 8009702:	68bb      	ldr	r3, [r7, #8]
 8009704:	2b00      	cmp	r3, #0
 8009706:	d00f      	beq.n	8009728 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8009708:	68bb      	ldr	r3, [r7, #8]
 800970a:	015a      	lsls	r2, r3, #5
 800970c:	68fb      	ldr	r3, [r7, #12]
 800970e:	4413      	add	r3, r2
 8009710:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009714:	681b      	ldr	r3, [r3, #0]
 8009716:	68ba      	ldr	r2, [r7, #8]
 8009718:	0151      	lsls	r1, r2, #5
 800971a:	68fa      	ldr	r2, [r7, #12]
 800971c:	440a      	add	r2, r1
 800971e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009722:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8009726:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8009728:	68bb      	ldr	r3, [r7, #8]
 800972a:	015a      	lsls	r2, r3, #5
 800972c:	68fb      	ldr	r3, [r7, #12]
 800972e:	4413      	add	r3, r2
 8009730:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009734:	681b      	ldr	r3, [r3, #0]
 8009736:	68ba      	ldr	r2, [r7, #8]
 8009738:	0151      	lsls	r1, r2, #5
 800973a:	68fa      	ldr	r2, [r7, #12]
 800973c:	440a      	add	r2, r1
 800973e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009742:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8009746:	6013      	str	r3, [r2, #0]
 8009748:	e02b      	b.n	80097a2 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800974a:	68bb      	ldr	r3, [r7, #8]
 800974c:	015a      	lsls	r2, r3, #5
 800974e:	68fb      	ldr	r3, [r7, #12]
 8009750:	4413      	add	r3, r2
 8009752:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009756:	681b      	ldr	r3, [r3, #0]
 8009758:	2b00      	cmp	r3, #0
 800975a:	db12      	blt.n	8009782 <USB_EPSetStall+0xae>
 800975c:	68bb      	ldr	r3, [r7, #8]
 800975e:	2b00      	cmp	r3, #0
 8009760:	d00f      	beq.n	8009782 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8009762:	68bb      	ldr	r3, [r7, #8]
 8009764:	015a      	lsls	r2, r3, #5
 8009766:	68fb      	ldr	r3, [r7, #12]
 8009768:	4413      	add	r3, r2
 800976a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800976e:	681b      	ldr	r3, [r3, #0]
 8009770:	68ba      	ldr	r2, [r7, #8]
 8009772:	0151      	lsls	r1, r2, #5
 8009774:	68fa      	ldr	r2, [r7, #12]
 8009776:	440a      	add	r2, r1
 8009778:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800977c:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8009780:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8009782:	68bb      	ldr	r3, [r7, #8]
 8009784:	015a      	lsls	r2, r3, #5
 8009786:	68fb      	ldr	r3, [r7, #12]
 8009788:	4413      	add	r3, r2
 800978a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800978e:	681b      	ldr	r3, [r3, #0]
 8009790:	68ba      	ldr	r2, [r7, #8]
 8009792:	0151      	lsls	r1, r2, #5
 8009794:	68fa      	ldr	r2, [r7, #12]
 8009796:	440a      	add	r2, r1
 8009798:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800979c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80097a0:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80097a2:	2300      	movs	r3, #0
}
 80097a4:	4618      	mov	r0, r3
 80097a6:	3714      	adds	r7, #20
 80097a8:	46bd      	mov	sp, r7
 80097aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097ae:	4770      	bx	lr

080097b0 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80097b0:	b480      	push	{r7}
 80097b2:	b085      	sub	sp, #20
 80097b4:	af00      	add	r7, sp, #0
 80097b6:	6078      	str	r0, [r7, #4]
 80097b8:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80097ba:	687b      	ldr	r3, [r7, #4]
 80097bc:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80097be:	683b      	ldr	r3, [r7, #0]
 80097c0:	781b      	ldrb	r3, [r3, #0]
 80097c2:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80097c4:	683b      	ldr	r3, [r7, #0]
 80097c6:	785b      	ldrb	r3, [r3, #1]
 80097c8:	2b01      	cmp	r3, #1
 80097ca:	d128      	bne.n	800981e <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80097cc:	68bb      	ldr	r3, [r7, #8]
 80097ce:	015a      	lsls	r2, r3, #5
 80097d0:	68fb      	ldr	r3, [r7, #12]
 80097d2:	4413      	add	r3, r2
 80097d4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80097d8:	681b      	ldr	r3, [r3, #0]
 80097da:	68ba      	ldr	r2, [r7, #8]
 80097dc:	0151      	lsls	r1, r2, #5
 80097de:	68fa      	ldr	r2, [r7, #12]
 80097e0:	440a      	add	r2, r1
 80097e2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80097e6:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80097ea:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80097ec:	683b      	ldr	r3, [r7, #0]
 80097ee:	791b      	ldrb	r3, [r3, #4]
 80097f0:	2b03      	cmp	r3, #3
 80097f2:	d003      	beq.n	80097fc <USB_EPClearStall+0x4c>
 80097f4:	683b      	ldr	r3, [r7, #0]
 80097f6:	791b      	ldrb	r3, [r3, #4]
 80097f8:	2b02      	cmp	r3, #2
 80097fa:	d138      	bne.n	800986e <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80097fc:	68bb      	ldr	r3, [r7, #8]
 80097fe:	015a      	lsls	r2, r3, #5
 8009800:	68fb      	ldr	r3, [r7, #12]
 8009802:	4413      	add	r3, r2
 8009804:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009808:	681b      	ldr	r3, [r3, #0]
 800980a:	68ba      	ldr	r2, [r7, #8]
 800980c:	0151      	lsls	r1, r2, #5
 800980e:	68fa      	ldr	r2, [r7, #12]
 8009810:	440a      	add	r2, r1
 8009812:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009816:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800981a:	6013      	str	r3, [r2, #0]
 800981c:	e027      	b.n	800986e <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800981e:	68bb      	ldr	r3, [r7, #8]
 8009820:	015a      	lsls	r2, r3, #5
 8009822:	68fb      	ldr	r3, [r7, #12]
 8009824:	4413      	add	r3, r2
 8009826:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800982a:	681b      	ldr	r3, [r3, #0]
 800982c:	68ba      	ldr	r2, [r7, #8]
 800982e:	0151      	lsls	r1, r2, #5
 8009830:	68fa      	ldr	r2, [r7, #12]
 8009832:	440a      	add	r2, r1
 8009834:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009838:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800983c:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800983e:	683b      	ldr	r3, [r7, #0]
 8009840:	791b      	ldrb	r3, [r3, #4]
 8009842:	2b03      	cmp	r3, #3
 8009844:	d003      	beq.n	800984e <USB_EPClearStall+0x9e>
 8009846:	683b      	ldr	r3, [r7, #0]
 8009848:	791b      	ldrb	r3, [r3, #4]
 800984a:	2b02      	cmp	r3, #2
 800984c:	d10f      	bne.n	800986e <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800984e:	68bb      	ldr	r3, [r7, #8]
 8009850:	015a      	lsls	r2, r3, #5
 8009852:	68fb      	ldr	r3, [r7, #12]
 8009854:	4413      	add	r3, r2
 8009856:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800985a:	681b      	ldr	r3, [r3, #0]
 800985c:	68ba      	ldr	r2, [r7, #8]
 800985e:	0151      	lsls	r1, r2, #5
 8009860:	68fa      	ldr	r2, [r7, #12]
 8009862:	440a      	add	r2, r1
 8009864:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009868:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800986c:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800986e:	2300      	movs	r3, #0
}
 8009870:	4618      	mov	r0, r3
 8009872:	3714      	adds	r7, #20
 8009874:	46bd      	mov	sp, r7
 8009876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800987a:	4770      	bx	lr

0800987c <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800987c:	b480      	push	{r7}
 800987e:	b085      	sub	sp, #20
 8009880:	af00      	add	r7, sp, #0
 8009882:	6078      	str	r0, [r7, #4]
 8009884:	460b      	mov	r3, r1
 8009886:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009888:	687b      	ldr	r3, [r7, #4]
 800988a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800988c:	68fb      	ldr	r3, [r7, #12]
 800988e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009892:	681b      	ldr	r3, [r3, #0]
 8009894:	68fa      	ldr	r2, [r7, #12]
 8009896:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800989a:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800989e:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 80098a0:	68fb      	ldr	r3, [r7, #12]
 80098a2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80098a6:	681a      	ldr	r2, [r3, #0]
 80098a8:	78fb      	ldrb	r3, [r7, #3]
 80098aa:	011b      	lsls	r3, r3, #4
 80098ac:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 80098b0:	68f9      	ldr	r1, [r7, #12]
 80098b2:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80098b6:	4313      	orrs	r3, r2
 80098b8:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 80098ba:	2300      	movs	r3, #0
}
 80098bc:	4618      	mov	r0, r3
 80098be:	3714      	adds	r7, #20
 80098c0:	46bd      	mov	sp, r7
 80098c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098c6:	4770      	bx	lr

080098c8 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 80098c8:	b480      	push	{r7}
 80098ca:	b085      	sub	sp, #20
 80098cc:	af00      	add	r7, sp, #0
 80098ce:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80098d0:	687b      	ldr	r3, [r7, #4]
 80098d2:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80098d4:	68fb      	ldr	r3, [r7, #12]
 80098d6:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80098da:	681b      	ldr	r3, [r3, #0]
 80098dc:	68fa      	ldr	r2, [r7, #12]
 80098de:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80098e2:	f023 0303 	bic.w	r3, r3, #3
 80098e6:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 80098e8:	68fb      	ldr	r3, [r7, #12]
 80098ea:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80098ee:	685b      	ldr	r3, [r3, #4]
 80098f0:	68fa      	ldr	r2, [r7, #12]
 80098f2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80098f6:	f023 0302 	bic.w	r3, r3, #2
 80098fa:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80098fc:	2300      	movs	r3, #0
}
 80098fe:	4618      	mov	r0, r3
 8009900:	3714      	adds	r7, #20
 8009902:	46bd      	mov	sp, r7
 8009904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009908:	4770      	bx	lr

0800990a <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800990a:	b480      	push	{r7}
 800990c:	b085      	sub	sp, #20
 800990e:	af00      	add	r7, sp, #0
 8009910:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009912:	687b      	ldr	r3, [r7, #4]
 8009914:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8009916:	68fb      	ldr	r3, [r7, #12]
 8009918:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800991c:	681b      	ldr	r3, [r3, #0]
 800991e:	68fa      	ldr	r2, [r7, #12]
 8009920:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8009924:	f023 0303 	bic.w	r3, r3, #3
 8009928:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800992a:	68fb      	ldr	r3, [r7, #12]
 800992c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009930:	685b      	ldr	r3, [r3, #4]
 8009932:	68fa      	ldr	r2, [r7, #12]
 8009934:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009938:	f043 0302 	orr.w	r3, r3, #2
 800993c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800993e:	2300      	movs	r3, #0
}
 8009940:	4618      	mov	r0, r3
 8009942:	3714      	adds	r7, #20
 8009944:	46bd      	mov	sp, r7
 8009946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800994a:	4770      	bx	lr

0800994c <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 800994c:	b480      	push	{r7}
 800994e:	b085      	sub	sp, #20
 8009950:	af00      	add	r7, sp, #0
 8009952:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8009954:	687b      	ldr	r3, [r7, #4]
 8009956:	695b      	ldr	r3, [r3, #20]
 8009958:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800995a:	687b      	ldr	r3, [r7, #4]
 800995c:	699b      	ldr	r3, [r3, #24]
 800995e:	68fa      	ldr	r2, [r7, #12]
 8009960:	4013      	ands	r3, r2
 8009962:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8009964:	68fb      	ldr	r3, [r7, #12]
}
 8009966:	4618      	mov	r0, r3
 8009968:	3714      	adds	r7, #20
 800996a:	46bd      	mov	sp, r7
 800996c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009970:	4770      	bx	lr

08009972 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8009972:	b480      	push	{r7}
 8009974:	b085      	sub	sp, #20
 8009976:	af00      	add	r7, sp, #0
 8009978:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800997a:	687b      	ldr	r3, [r7, #4]
 800997c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800997e:	68fb      	ldr	r3, [r7, #12]
 8009980:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009984:	699b      	ldr	r3, [r3, #24]
 8009986:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8009988:	68fb      	ldr	r3, [r7, #12]
 800998a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800998e:	69db      	ldr	r3, [r3, #28]
 8009990:	68ba      	ldr	r2, [r7, #8]
 8009992:	4013      	ands	r3, r2
 8009994:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8009996:	68bb      	ldr	r3, [r7, #8]
 8009998:	0c1b      	lsrs	r3, r3, #16
}
 800999a:	4618      	mov	r0, r3
 800999c:	3714      	adds	r7, #20
 800999e:	46bd      	mov	sp, r7
 80099a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099a4:	4770      	bx	lr

080099a6 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 80099a6:	b480      	push	{r7}
 80099a8:	b085      	sub	sp, #20
 80099aa:	af00      	add	r7, sp, #0
 80099ac:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80099ae:	687b      	ldr	r3, [r7, #4]
 80099b0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 80099b2:	68fb      	ldr	r3, [r7, #12]
 80099b4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80099b8:	699b      	ldr	r3, [r3, #24]
 80099ba:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80099bc:	68fb      	ldr	r3, [r7, #12]
 80099be:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80099c2:	69db      	ldr	r3, [r3, #28]
 80099c4:	68ba      	ldr	r2, [r7, #8]
 80099c6:	4013      	ands	r3, r2
 80099c8:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 80099ca:	68bb      	ldr	r3, [r7, #8]
 80099cc:	b29b      	uxth	r3, r3
}
 80099ce:	4618      	mov	r0, r3
 80099d0:	3714      	adds	r7, #20
 80099d2:	46bd      	mov	sp, r7
 80099d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099d8:	4770      	bx	lr

080099da <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 80099da:	b480      	push	{r7}
 80099dc:	b085      	sub	sp, #20
 80099de:	af00      	add	r7, sp, #0
 80099e0:	6078      	str	r0, [r7, #4]
 80099e2:	460b      	mov	r3, r1
 80099e4:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80099e6:	687b      	ldr	r3, [r7, #4]
 80099e8:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 80099ea:	78fb      	ldrb	r3, [r7, #3]
 80099ec:	015a      	lsls	r2, r3, #5
 80099ee:	68fb      	ldr	r3, [r7, #12]
 80099f0:	4413      	add	r3, r2
 80099f2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80099f6:	689b      	ldr	r3, [r3, #8]
 80099f8:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 80099fa:	68fb      	ldr	r3, [r7, #12]
 80099fc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009a00:	695b      	ldr	r3, [r3, #20]
 8009a02:	68ba      	ldr	r2, [r7, #8]
 8009a04:	4013      	ands	r3, r2
 8009a06:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8009a08:	68bb      	ldr	r3, [r7, #8]
}
 8009a0a:	4618      	mov	r0, r3
 8009a0c:	3714      	adds	r7, #20
 8009a0e:	46bd      	mov	sp, r7
 8009a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a14:	4770      	bx	lr

08009a16 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8009a16:	b480      	push	{r7}
 8009a18:	b087      	sub	sp, #28
 8009a1a:	af00      	add	r7, sp, #0
 8009a1c:	6078      	str	r0, [r7, #4]
 8009a1e:	460b      	mov	r3, r1
 8009a20:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009a22:	687b      	ldr	r3, [r7, #4]
 8009a24:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8009a26:	697b      	ldr	r3, [r7, #20]
 8009a28:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009a2c:	691b      	ldr	r3, [r3, #16]
 8009a2e:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8009a30:	697b      	ldr	r3, [r7, #20]
 8009a32:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009a36:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009a38:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8009a3a:	78fb      	ldrb	r3, [r7, #3]
 8009a3c:	f003 030f 	and.w	r3, r3, #15
 8009a40:	68fa      	ldr	r2, [r7, #12]
 8009a42:	fa22 f303 	lsr.w	r3, r2, r3
 8009a46:	01db      	lsls	r3, r3, #7
 8009a48:	b2db      	uxtb	r3, r3
 8009a4a:	693a      	ldr	r2, [r7, #16]
 8009a4c:	4313      	orrs	r3, r2
 8009a4e:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8009a50:	78fb      	ldrb	r3, [r7, #3]
 8009a52:	015a      	lsls	r2, r3, #5
 8009a54:	697b      	ldr	r3, [r7, #20]
 8009a56:	4413      	add	r3, r2
 8009a58:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009a5c:	689b      	ldr	r3, [r3, #8]
 8009a5e:	693a      	ldr	r2, [r7, #16]
 8009a60:	4013      	ands	r3, r2
 8009a62:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8009a64:	68bb      	ldr	r3, [r7, #8]
}
 8009a66:	4618      	mov	r0, r3
 8009a68:	371c      	adds	r7, #28
 8009a6a:	46bd      	mov	sp, r7
 8009a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a70:	4770      	bx	lr

08009a72 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8009a72:	b480      	push	{r7}
 8009a74:	b083      	sub	sp, #12
 8009a76:	af00      	add	r7, sp, #0
 8009a78:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8009a7a:	687b      	ldr	r3, [r7, #4]
 8009a7c:	695b      	ldr	r3, [r3, #20]
 8009a7e:	f003 0301 	and.w	r3, r3, #1
}
 8009a82:	4618      	mov	r0, r3
 8009a84:	370c      	adds	r7, #12
 8009a86:	46bd      	mov	sp, r7
 8009a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a8c:	4770      	bx	lr
	...

08009a90 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 8009a90:	b480      	push	{r7}
 8009a92:	b085      	sub	sp, #20
 8009a94:	af00      	add	r7, sp, #0
 8009a96:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009a98:	687b      	ldr	r3, [r7, #4]
 8009a9a:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8009a9c:	68fb      	ldr	r3, [r7, #12]
 8009a9e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009aa2:	681a      	ldr	r2, [r3, #0]
 8009aa4:	68fb      	ldr	r3, [r7, #12]
 8009aa6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009aaa:	4619      	mov	r1, r3
 8009aac:	4b09      	ldr	r3, [pc, #36]	@ (8009ad4 <USB_ActivateSetup+0x44>)
 8009aae:	4013      	ands	r3, r2
 8009ab0:	600b      	str	r3, [r1, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8009ab2:	68fb      	ldr	r3, [r7, #12]
 8009ab4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009ab8:	685b      	ldr	r3, [r3, #4]
 8009aba:	68fa      	ldr	r2, [r7, #12]
 8009abc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009ac0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009ac4:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8009ac6:	2300      	movs	r3, #0
}
 8009ac8:	4618      	mov	r0, r3
 8009aca:	3714      	adds	r7, #20
 8009acc:	46bd      	mov	sp, r7
 8009ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ad2:	4770      	bx	lr
 8009ad4:	fffff800 	.word	0xfffff800

08009ad8 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 8009ad8:	b480      	push	{r7}
 8009ada:	b087      	sub	sp, #28
 8009adc:	af00      	add	r7, sp, #0
 8009ade:	60f8      	str	r0, [r7, #12]
 8009ae0:	460b      	mov	r3, r1
 8009ae2:	607a      	str	r2, [r7, #4]
 8009ae4:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009ae6:	68fb      	ldr	r3, [r7, #12]
 8009ae8:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8009aea:	68fb      	ldr	r3, [r7, #12]
 8009aec:	333c      	adds	r3, #60	@ 0x3c
 8009aee:	3304      	adds	r3, #4
 8009af0:	681b      	ldr	r3, [r3, #0]
 8009af2:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8009af4:	693b      	ldr	r3, [r7, #16]
 8009af6:	4a26      	ldr	r2, [pc, #152]	@ (8009b90 <USB_EP0_OutStart+0xb8>)
 8009af8:	4293      	cmp	r3, r2
 8009afa:	d90a      	bls.n	8009b12 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8009afc:	697b      	ldr	r3, [r7, #20]
 8009afe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009b02:	681b      	ldr	r3, [r3, #0]
 8009b04:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009b08:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009b0c:	d101      	bne.n	8009b12 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8009b0e:	2300      	movs	r3, #0
 8009b10:	e037      	b.n	8009b82 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8009b12:	697b      	ldr	r3, [r7, #20]
 8009b14:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009b18:	461a      	mov	r2, r3
 8009b1a:	2300      	movs	r3, #0
 8009b1c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8009b1e:	697b      	ldr	r3, [r7, #20]
 8009b20:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009b24:	691b      	ldr	r3, [r3, #16]
 8009b26:	697a      	ldr	r2, [r7, #20]
 8009b28:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009b2c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8009b30:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8009b32:	697b      	ldr	r3, [r7, #20]
 8009b34:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009b38:	691b      	ldr	r3, [r3, #16]
 8009b3a:	697a      	ldr	r2, [r7, #20]
 8009b3c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009b40:	f043 0318 	orr.w	r3, r3, #24
 8009b44:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8009b46:	697b      	ldr	r3, [r7, #20]
 8009b48:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009b4c:	691b      	ldr	r3, [r3, #16]
 8009b4e:	697a      	ldr	r2, [r7, #20]
 8009b50:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009b54:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 8009b58:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8009b5a:	7afb      	ldrb	r3, [r7, #11]
 8009b5c:	2b01      	cmp	r3, #1
 8009b5e:	d10f      	bne.n	8009b80 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8009b60:	697b      	ldr	r3, [r7, #20]
 8009b62:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009b66:	461a      	mov	r2, r3
 8009b68:	687b      	ldr	r3, [r7, #4]
 8009b6a:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8009b6c:	697b      	ldr	r3, [r7, #20]
 8009b6e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009b72:	681b      	ldr	r3, [r3, #0]
 8009b74:	697a      	ldr	r2, [r7, #20]
 8009b76:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009b7a:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 8009b7e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8009b80:	2300      	movs	r3, #0
}
 8009b82:	4618      	mov	r0, r3
 8009b84:	371c      	adds	r7, #28
 8009b86:	46bd      	mov	sp, r7
 8009b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b8c:	4770      	bx	lr
 8009b8e:	bf00      	nop
 8009b90:	4f54300a 	.word	0x4f54300a

08009b94 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8009b94:	b480      	push	{r7}
 8009b96:	b085      	sub	sp, #20
 8009b98:	af00      	add	r7, sp, #0
 8009b9a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8009b9c:	2300      	movs	r3, #0
 8009b9e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8009ba0:	68fb      	ldr	r3, [r7, #12]
 8009ba2:	3301      	adds	r3, #1
 8009ba4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8009ba6:	68fb      	ldr	r3, [r7, #12]
 8009ba8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8009bac:	d901      	bls.n	8009bb2 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8009bae:	2303      	movs	r3, #3
 8009bb0:	e01b      	b.n	8009bea <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8009bb2:	687b      	ldr	r3, [r7, #4]
 8009bb4:	691b      	ldr	r3, [r3, #16]
 8009bb6:	2b00      	cmp	r3, #0
 8009bb8:	daf2      	bge.n	8009ba0 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8009bba:	2300      	movs	r3, #0
 8009bbc:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8009bbe:	687b      	ldr	r3, [r7, #4]
 8009bc0:	691b      	ldr	r3, [r3, #16]
 8009bc2:	f043 0201 	orr.w	r2, r3, #1
 8009bc6:	687b      	ldr	r3, [r7, #4]
 8009bc8:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8009bca:	68fb      	ldr	r3, [r7, #12]
 8009bcc:	3301      	adds	r3, #1
 8009bce:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8009bd0:	68fb      	ldr	r3, [r7, #12]
 8009bd2:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8009bd6:	d901      	bls.n	8009bdc <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8009bd8:	2303      	movs	r3, #3
 8009bda:	e006      	b.n	8009bea <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8009bdc:	687b      	ldr	r3, [r7, #4]
 8009bde:	691b      	ldr	r3, [r3, #16]
 8009be0:	f003 0301 	and.w	r3, r3, #1
 8009be4:	2b01      	cmp	r3, #1
 8009be6:	d0f0      	beq.n	8009bca <USB_CoreReset+0x36>

  return HAL_OK;
 8009be8:	2300      	movs	r3, #0
}
 8009bea:	4618      	mov	r0, r3
 8009bec:	3714      	adds	r7, #20
 8009bee:	46bd      	mov	sp, r7
 8009bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bf4:	4770      	bx	lr
	...

08009bf8 <MX_LWIP_Init>:

/**
  * LwIP initialization function
  */
void MX_LWIP_Init(void)
{
 8009bf8:	b5b0      	push	{r4, r5, r7, lr}
 8009bfa:	b08c      	sub	sp, #48	@ 0x30
 8009bfc:	af04      	add	r7, sp, #16
  /* IP addresses initialization */
  IP_ADDRESS[0] = 192;
 8009bfe:	4b8f      	ldr	r3, [pc, #572]	@ (8009e3c <MX_LWIP_Init+0x244>)
 8009c00:	22c0      	movs	r2, #192	@ 0xc0
 8009c02:	701a      	strb	r2, [r3, #0]
  IP_ADDRESS[1] = 168;
 8009c04:	4b8d      	ldr	r3, [pc, #564]	@ (8009e3c <MX_LWIP_Init+0x244>)
 8009c06:	22a8      	movs	r2, #168	@ 0xa8
 8009c08:	705a      	strb	r2, [r3, #1]
  IP_ADDRESS[2] = 0;
 8009c0a:	4b8c      	ldr	r3, [pc, #560]	@ (8009e3c <MX_LWIP_Init+0x244>)
 8009c0c:	2200      	movs	r2, #0
 8009c0e:	709a      	strb	r2, [r3, #2]
  IP_ADDRESS[3] = 123;
 8009c10:	4b8a      	ldr	r3, [pc, #552]	@ (8009e3c <MX_LWIP_Init+0x244>)
 8009c12:	227b      	movs	r2, #123	@ 0x7b
 8009c14:	70da      	strb	r2, [r3, #3]
  NETMASK_ADDRESS[0] = 255;
 8009c16:	4b8a      	ldr	r3, [pc, #552]	@ (8009e40 <MX_LWIP_Init+0x248>)
 8009c18:	22ff      	movs	r2, #255	@ 0xff
 8009c1a:	701a      	strb	r2, [r3, #0]
  NETMASK_ADDRESS[1] = 255;
 8009c1c:	4b88      	ldr	r3, [pc, #544]	@ (8009e40 <MX_LWIP_Init+0x248>)
 8009c1e:	22ff      	movs	r2, #255	@ 0xff
 8009c20:	705a      	strb	r2, [r3, #1]
  NETMASK_ADDRESS[2] = 255;
 8009c22:	4b87      	ldr	r3, [pc, #540]	@ (8009e40 <MX_LWIP_Init+0x248>)
 8009c24:	22ff      	movs	r2, #255	@ 0xff
 8009c26:	709a      	strb	r2, [r3, #2]
  NETMASK_ADDRESS[3] = 0;
 8009c28:	4b85      	ldr	r3, [pc, #532]	@ (8009e40 <MX_LWIP_Init+0x248>)
 8009c2a:	2200      	movs	r2, #0
 8009c2c:	70da      	strb	r2, [r3, #3]
  GATEWAY_ADDRESS[0] = 192;
 8009c2e:	4b85      	ldr	r3, [pc, #532]	@ (8009e44 <MX_LWIP_Init+0x24c>)
 8009c30:	22c0      	movs	r2, #192	@ 0xc0
 8009c32:	701a      	strb	r2, [r3, #0]
  GATEWAY_ADDRESS[1] = 168;
 8009c34:	4b83      	ldr	r3, [pc, #524]	@ (8009e44 <MX_LWIP_Init+0x24c>)
 8009c36:	22a8      	movs	r2, #168	@ 0xa8
 8009c38:	705a      	strb	r2, [r3, #1]
  GATEWAY_ADDRESS[2] = 0;
 8009c3a:	4b82      	ldr	r3, [pc, #520]	@ (8009e44 <MX_LWIP_Init+0x24c>)
 8009c3c:	2200      	movs	r2, #0
 8009c3e:	709a      	strb	r2, [r3, #2]
  GATEWAY_ADDRESS[3] = 1;
 8009c40:	4b80      	ldr	r3, [pc, #512]	@ (8009e44 <MX_LWIP_Init+0x24c>)
 8009c42:	2201      	movs	r2, #1
 8009c44:	70da      	strb	r2, [r3, #3]

/* USER CODE BEGIN IP_ADDRESSES */
/* USER CODE END IP_ADDRESSES */

  /* Initialize the LwIP stack with RTOS */
  tcpip_init( NULL, NULL );
 8009c46:	2100      	movs	r1, #0
 8009c48:	2000      	movs	r0, #0
 8009c4a:	f008 fa4d 	bl	80120e8 <tcpip_init>

  /* IP addresses initialization without DHCP (IPv4) */
  IP4_ADDR(&ipaddr, IP_ADDRESS[0], IP_ADDRESS[1], IP_ADDRESS[2], IP_ADDRESS[3]);
 8009c4e:	4b7b      	ldr	r3, [pc, #492]	@ (8009e3c <MX_LWIP_Init+0x244>)
 8009c50:	781b      	ldrb	r3, [r3, #0]
 8009c52:	061a      	lsls	r2, r3, #24
 8009c54:	4b79      	ldr	r3, [pc, #484]	@ (8009e3c <MX_LWIP_Init+0x244>)
 8009c56:	785b      	ldrb	r3, [r3, #1]
 8009c58:	041b      	lsls	r3, r3, #16
 8009c5a:	431a      	orrs	r2, r3
 8009c5c:	4b77      	ldr	r3, [pc, #476]	@ (8009e3c <MX_LWIP_Init+0x244>)
 8009c5e:	789b      	ldrb	r3, [r3, #2]
 8009c60:	021b      	lsls	r3, r3, #8
 8009c62:	4313      	orrs	r3, r2
 8009c64:	4a75      	ldr	r2, [pc, #468]	@ (8009e3c <MX_LWIP_Init+0x244>)
 8009c66:	78d2      	ldrb	r2, [r2, #3]
 8009c68:	4313      	orrs	r3, r2
 8009c6a:	061a      	lsls	r2, r3, #24
 8009c6c:	4b73      	ldr	r3, [pc, #460]	@ (8009e3c <MX_LWIP_Init+0x244>)
 8009c6e:	781b      	ldrb	r3, [r3, #0]
 8009c70:	0619      	lsls	r1, r3, #24
 8009c72:	4b72      	ldr	r3, [pc, #456]	@ (8009e3c <MX_LWIP_Init+0x244>)
 8009c74:	785b      	ldrb	r3, [r3, #1]
 8009c76:	041b      	lsls	r3, r3, #16
 8009c78:	4319      	orrs	r1, r3
 8009c7a:	4b70      	ldr	r3, [pc, #448]	@ (8009e3c <MX_LWIP_Init+0x244>)
 8009c7c:	789b      	ldrb	r3, [r3, #2]
 8009c7e:	021b      	lsls	r3, r3, #8
 8009c80:	430b      	orrs	r3, r1
 8009c82:	496e      	ldr	r1, [pc, #440]	@ (8009e3c <MX_LWIP_Init+0x244>)
 8009c84:	78c9      	ldrb	r1, [r1, #3]
 8009c86:	430b      	orrs	r3, r1
 8009c88:	021b      	lsls	r3, r3, #8
 8009c8a:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8009c8e:	431a      	orrs	r2, r3
 8009c90:	4b6a      	ldr	r3, [pc, #424]	@ (8009e3c <MX_LWIP_Init+0x244>)
 8009c92:	781b      	ldrb	r3, [r3, #0]
 8009c94:	0619      	lsls	r1, r3, #24
 8009c96:	4b69      	ldr	r3, [pc, #420]	@ (8009e3c <MX_LWIP_Init+0x244>)
 8009c98:	785b      	ldrb	r3, [r3, #1]
 8009c9a:	041b      	lsls	r3, r3, #16
 8009c9c:	4319      	orrs	r1, r3
 8009c9e:	4b67      	ldr	r3, [pc, #412]	@ (8009e3c <MX_LWIP_Init+0x244>)
 8009ca0:	789b      	ldrb	r3, [r3, #2]
 8009ca2:	021b      	lsls	r3, r3, #8
 8009ca4:	430b      	orrs	r3, r1
 8009ca6:	4965      	ldr	r1, [pc, #404]	@ (8009e3c <MX_LWIP_Init+0x244>)
 8009ca8:	78c9      	ldrb	r1, [r1, #3]
 8009caa:	430b      	orrs	r3, r1
 8009cac:	0a1b      	lsrs	r3, r3, #8
 8009cae:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8009cb2:	431a      	orrs	r2, r3
 8009cb4:	4b61      	ldr	r3, [pc, #388]	@ (8009e3c <MX_LWIP_Init+0x244>)
 8009cb6:	781b      	ldrb	r3, [r3, #0]
 8009cb8:	0619      	lsls	r1, r3, #24
 8009cba:	4b60      	ldr	r3, [pc, #384]	@ (8009e3c <MX_LWIP_Init+0x244>)
 8009cbc:	785b      	ldrb	r3, [r3, #1]
 8009cbe:	041b      	lsls	r3, r3, #16
 8009cc0:	4319      	orrs	r1, r3
 8009cc2:	4b5e      	ldr	r3, [pc, #376]	@ (8009e3c <MX_LWIP_Init+0x244>)
 8009cc4:	789b      	ldrb	r3, [r3, #2]
 8009cc6:	021b      	lsls	r3, r3, #8
 8009cc8:	430b      	orrs	r3, r1
 8009cca:	495c      	ldr	r1, [pc, #368]	@ (8009e3c <MX_LWIP_Init+0x244>)
 8009ccc:	78c9      	ldrb	r1, [r1, #3]
 8009cce:	430b      	orrs	r3, r1
 8009cd0:	0e1b      	lsrs	r3, r3, #24
 8009cd2:	4313      	orrs	r3, r2
 8009cd4:	4a5c      	ldr	r2, [pc, #368]	@ (8009e48 <MX_LWIP_Init+0x250>)
 8009cd6:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&netmask, NETMASK_ADDRESS[0], NETMASK_ADDRESS[1] , NETMASK_ADDRESS[2], NETMASK_ADDRESS[3]);
 8009cd8:	4b59      	ldr	r3, [pc, #356]	@ (8009e40 <MX_LWIP_Init+0x248>)
 8009cda:	781b      	ldrb	r3, [r3, #0]
 8009cdc:	061a      	lsls	r2, r3, #24
 8009cde:	4b58      	ldr	r3, [pc, #352]	@ (8009e40 <MX_LWIP_Init+0x248>)
 8009ce0:	785b      	ldrb	r3, [r3, #1]
 8009ce2:	041b      	lsls	r3, r3, #16
 8009ce4:	431a      	orrs	r2, r3
 8009ce6:	4b56      	ldr	r3, [pc, #344]	@ (8009e40 <MX_LWIP_Init+0x248>)
 8009ce8:	789b      	ldrb	r3, [r3, #2]
 8009cea:	021b      	lsls	r3, r3, #8
 8009cec:	4313      	orrs	r3, r2
 8009cee:	4a54      	ldr	r2, [pc, #336]	@ (8009e40 <MX_LWIP_Init+0x248>)
 8009cf0:	78d2      	ldrb	r2, [r2, #3]
 8009cf2:	4313      	orrs	r3, r2
 8009cf4:	061a      	lsls	r2, r3, #24
 8009cf6:	4b52      	ldr	r3, [pc, #328]	@ (8009e40 <MX_LWIP_Init+0x248>)
 8009cf8:	781b      	ldrb	r3, [r3, #0]
 8009cfa:	0619      	lsls	r1, r3, #24
 8009cfc:	4b50      	ldr	r3, [pc, #320]	@ (8009e40 <MX_LWIP_Init+0x248>)
 8009cfe:	785b      	ldrb	r3, [r3, #1]
 8009d00:	041b      	lsls	r3, r3, #16
 8009d02:	4319      	orrs	r1, r3
 8009d04:	4b4e      	ldr	r3, [pc, #312]	@ (8009e40 <MX_LWIP_Init+0x248>)
 8009d06:	789b      	ldrb	r3, [r3, #2]
 8009d08:	021b      	lsls	r3, r3, #8
 8009d0a:	430b      	orrs	r3, r1
 8009d0c:	494c      	ldr	r1, [pc, #304]	@ (8009e40 <MX_LWIP_Init+0x248>)
 8009d0e:	78c9      	ldrb	r1, [r1, #3]
 8009d10:	430b      	orrs	r3, r1
 8009d12:	021b      	lsls	r3, r3, #8
 8009d14:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8009d18:	431a      	orrs	r2, r3
 8009d1a:	4b49      	ldr	r3, [pc, #292]	@ (8009e40 <MX_LWIP_Init+0x248>)
 8009d1c:	781b      	ldrb	r3, [r3, #0]
 8009d1e:	0619      	lsls	r1, r3, #24
 8009d20:	4b47      	ldr	r3, [pc, #284]	@ (8009e40 <MX_LWIP_Init+0x248>)
 8009d22:	785b      	ldrb	r3, [r3, #1]
 8009d24:	041b      	lsls	r3, r3, #16
 8009d26:	4319      	orrs	r1, r3
 8009d28:	4b45      	ldr	r3, [pc, #276]	@ (8009e40 <MX_LWIP_Init+0x248>)
 8009d2a:	789b      	ldrb	r3, [r3, #2]
 8009d2c:	021b      	lsls	r3, r3, #8
 8009d2e:	430b      	orrs	r3, r1
 8009d30:	4943      	ldr	r1, [pc, #268]	@ (8009e40 <MX_LWIP_Init+0x248>)
 8009d32:	78c9      	ldrb	r1, [r1, #3]
 8009d34:	430b      	orrs	r3, r1
 8009d36:	0a1b      	lsrs	r3, r3, #8
 8009d38:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8009d3c:	431a      	orrs	r2, r3
 8009d3e:	4b40      	ldr	r3, [pc, #256]	@ (8009e40 <MX_LWIP_Init+0x248>)
 8009d40:	781b      	ldrb	r3, [r3, #0]
 8009d42:	0619      	lsls	r1, r3, #24
 8009d44:	4b3e      	ldr	r3, [pc, #248]	@ (8009e40 <MX_LWIP_Init+0x248>)
 8009d46:	785b      	ldrb	r3, [r3, #1]
 8009d48:	041b      	lsls	r3, r3, #16
 8009d4a:	4319      	orrs	r1, r3
 8009d4c:	4b3c      	ldr	r3, [pc, #240]	@ (8009e40 <MX_LWIP_Init+0x248>)
 8009d4e:	789b      	ldrb	r3, [r3, #2]
 8009d50:	021b      	lsls	r3, r3, #8
 8009d52:	430b      	orrs	r3, r1
 8009d54:	493a      	ldr	r1, [pc, #232]	@ (8009e40 <MX_LWIP_Init+0x248>)
 8009d56:	78c9      	ldrb	r1, [r1, #3]
 8009d58:	430b      	orrs	r3, r1
 8009d5a:	0e1b      	lsrs	r3, r3, #24
 8009d5c:	4313      	orrs	r3, r2
 8009d5e:	4a3b      	ldr	r2, [pc, #236]	@ (8009e4c <MX_LWIP_Init+0x254>)
 8009d60:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&gw, GATEWAY_ADDRESS[0], GATEWAY_ADDRESS[1], GATEWAY_ADDRESS[2], GATEWAY_ADDRESS[3]);
 8009d62:	4b38      	ldr	r3, [pc, #224]	@ (8009e44 <MX_LWIP_Init+0x24c>)
 8009d64:	781b      	ldrb	r3, [r3, #0]
 8009d66:	061a      	lsls	r2, r3, #24
 8009d68:	4b36      	ldr	r3, [pc, #216]	@ (8009e44 <MX_LWIP_Init+0x24c>)
 8009d6a:	785b      	ldrb	r3, [r3, #1]
 8009d6c:	041b      	lsls	r3, r3, #16
 8009d6e:	431a      	orrs	r2, r3
 8009d70:	4b34      	ldr	r3, [pc, #208]	@ (8009e44 <MX_LWIP_Init+0x24c>)
 8009d72:	789b      	ldrb	r3, [r3, #2]
 8009d74:	021b      	lsls	r3, r3, #8
 8009d76:	4313      	orrs	r3, r2
 8009d78:	4a32      	ldr	r2, [pc, #200]	@ (8009e44 <MX_LWIP_Init+0x24c>)
 8009d7a:	78d2      	ldrb	r2, [r2, #3]
 8009d7c:	4313      	orrs	r3, r2
 8009d7e:	061a      	lsls	r2, r3, #24
 8009d80:	4b30      	ldr	r3, [pc, #192]	@ (8009e44 <MX_LWIP_Init+0x24c>)
 8009d82:	781b      	ldrb	r3, [r3, #0]
 8009d84:	0619      	lsls	r1, r3, #24
 8009d86:	4b2f      	ldr	r3, [pc, #188]	@ (8009e44 <MX_LWIP_Init+0x24c>)
 8009d88:	785b      	ldrb	r3, [r3, #1]
 8009d8a:	041b      	lsls	r3, r3, #16
 8009d8c:	4319      	orrs	r1, r3
 8009d8e:	4b2d      	ldr	r3, [pc, #180]	@ (8009e44 <MX_LWIP_Init+0x24c>)
 8009d90:	789b      	ldrb	r3, [r3, #2]
 8009d92:	021b      	lsls	r3, r3, #8
 8009d94:	430b      	orrs	r3, r1
 8009d96:	492b      	ldr	r1, [pc, #172]	@ (8009e44 <MX_LWIP_Init+0x24c>)
 8009d98:	78c9      	ldrb	r1, [r1, #3]
 8009d9a:	430b      	orrs	r3, r1
 8009d9c:	021b      	lsls	r3, r3, #8
 8009d9e:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8009da2:	431a      	orrs	r2, r3
 8009da4:	4b27      	ldr	r3, [pc, #156]	@ (8009e44 <MX_LWIP_Init+0x24c>)
 8009da6:	781b      	ldrb	r3, [r3, #0]
 8009da8:	0619      	lsls	r1, r3, #24
 8009daa:	4b26      	ldr	r3, [pc, #152]	@ (8009e44 <MX_LWIP_Init+0x24c>)
 8009dac:	785b      	ldrb	r3, [r3, #1]
 8009dae:	041b      	lsls	r3, r3, #16
 8009db0:	4319      	orrs	r1, r3
 8009db2:	4b24      	ldr	r3, [pc, #144]	@ (8009e44 <MX_LWIP_Init+0x24c>)
 8009db4:	789b      	ldrb	r3, [r3, #2]
 8009db6:	021b      	lsls	r3, r3, #8
 8009db8:	430b      	orrs	r3, r1
 8009dba:	4922      	ldr	r1, [pc, #136]	@ (8009e44 <MX_LWIP_Init+0x24c>)
 8009dbc:	78c9      	ldrb	r1, [r1, #3]
 8009dbe:	430b      	orrs	r3, r1
 8009dc0:	0a1b      	lsrs	r3, r3, #8
 8009dc2:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8009dc6:	431a      	orrs	r2, r3
 8009dc8:	4b1e      	ldr	r3, [pc, #120]	@ (8009e44 <MX_LWIP_Init+0x24c>)
 8009dca:	781b      	ldrb	r3, [r3, #0]
 8009dcc:	0619      	lsls	r1, r3, #24
 8009dce:	4b1d      	ldr	r3, [pc, #116]	@ (8009e44 <MX_LWIP_Init+0x24c>)
 8009dd0:	785b      	ldrb	r3, [r3, #1]
 8009dd2:	041b      	lsls	r3, r3, #16
 8009dd4:	4319      	orrs	r1, r3
 8009dd6:	4b1b      	ldr	r3, [pc, #108]	@ (8009e44 <MX_LWIP_Init+0x24c>)
 8009dd8:	789b      	ldrb	r3, [r3, #2]
 8009dda:	021b      	lsls	r3, r3, #8
 8009ddc:	430b      	orrs	r3, r1
 8009dde:	4919      	ldr	r1, [pc, #100]	@ (8009e44 <MX_LWIP_Init+0x24c>)
 8009de0:	78c9      	ldrb	r1, [r1, #3]
 8009de2:	430b      	orrs	r3, r1
 8009de4:	0e1b      	lsrs	r3, r3, #24
 8009de6:	4313      	orrs	r3, r2
 8009de8:	4a19      	ldr	r2, [pc, #100]	@ (8009e50 <MX_LWIP_Init+0x258>)
 8009dea:	6013      	str	r3, [r2, #0]

  /* add the network interface (IPv4/IPv6) with RTOS */
  netif_add(&gnetif, &ipaddr, &netmask, &gw, NULL, &ethernetif_init, &tcpip_input);
 8009dec:	4b19      	ldr	r3, [pc, #100]	@ (8009e54 <MX_LWIP_Init+0x25c>)
 8009dee:	9302      	str	r3, [sp, #8]
 8009df0:	4b19      	ldr	r3, [pc, #100]	@ (8009e58 <MX_LWIP_Init+0x260>)
 8009df2:	9301      	str	r3, [sp, #4]
 8009df4:	2300      	movs	r3, #0
 8009df6:	9300      	str	r3, [sp, #0]
 8009df8:	4b15      	ldr	r3, [pc, #84]	@ (8009e50 <MX_LWIP_Init+0x258>)
 8009dfa:	4a14      	ldr	r2, [pc, #80]	@ (8009e4c <MX_LWIP_Init+0x254>)
 8009dfc:	4912      	ldr	r1, [pc, #72]	@ (8009e48 <MX_LWIP_Init+0x250>)
 8009dfe:	4817      	ldr	r0, [pc, #92]	@ (8009e5c <MX_LWIP_Init+0x264>)
 8009e00:	f008 ff80 	bl	8012d04 <netif_add>

  /* Registers the default network interface */
  netif_set_default(&gnetif);
 8009e04:	4815      	ldr	r0, [pc, #84]	@ (8009e5c <MX_LWIP_Init+0x264>)
 8009e06:	f009 f92f 	bl	8013068 <netif_set_default>

  /* We must always bring the network interface up connection or not... */
  netif_set_up(&gnetif);
 8009e0a:	4814      	ldr	r0, [pc, #80]	@ (8009e5c <MX_LWIP_Init+0x264>)
 8009e0c:	f009 f93c 	bl	8013088 <netif_set_up>

  /* Set the link callback function, this function is called on change of link status*/
  netif_set_link_callback(&gnetif, ethernet_link_status_updated);
 8009e10:	4913      	ldr	r1, [pc, #76]	@ (8009e60 <MX_LWIP_Init+0x268>)
 8009e12:	4812      	ldr	r0, [pc, #72]	@ (8009e5c <MX_LWIP_Init+0x264>)
 8009e14:	f009 fa3a 	bl	801328c <netif_set_link_callback>

  /* Create the Ethernet link handler thread */
/* USER CODE BEGIN H7_OS_THREAD_DEF_CREATE_CMSIS_RTOS_V1 */
  osThreadDef(EthLink, ethernet_link_thread, osPriorityBelowNormal, 0, configMINIMAL_STACK_SIZE *2);
 8009e18:	4b12      	ldr	r3, [pc, #72]	@ (8009e64 <MX_LWIP_Init+0x26c>)
 8009e1a:	1d3c      	adds	r4, r7, #4
 8009e1c:	461d      	mov	r5, r3
 8009e1e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8009e20:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8009e22:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8009e26:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  osThreadCreate (osThread(EthLink), &gnetif);
 8009e2a:	1d3b      	adds	r3, r7, #4
 8009e2c:	490b      	ldr	r1, [pc, #44]	@ (8009e5c <MX_LWIP_Init+0x264>)
 8009e2e:	4618      	mov	r0, r3
 8009e30:	f002 fdc7 	bl	800c9c2 <osThreadCreate>
/* USER CODE END H7_OS_THREAD_DEF_CREATE_CMSIS_RTOS_V1 */

/* USER CODE BEGIN 3 */

/* USER CODE END 3 */
}
 8009e34:	bf00      	nop
 8009e36:	3720      	adds	r7, #32
 8009e38:	46bd      	mov	sp, r7
 8009e3a:	bdb0      	pop	{r4, r5, r7, pc}
 8009e3c:	200007a8 	.word	0x200007a8
 8009e40:	200007ac 	.word	0x200007ac
 8009e44:	200007b0 	.word	0x200007b0
 8009e48:	2000079c 	.word	0x2000079c
 8009e4c:	200007a0 	.word	0x200007a0
 8009e50:	200007a4 	.word	0x200007a4
 8009e54:	08011ff9 	.word	0x08011ff9
 8009e58:	0800a401 	.word	0x0800a401
 8009e5c:	20000768 	.word	0x20000768
 8009e60:	08009e69 	.word	0x08009e69
 8009e64:	0801f3fc 	.word	0x0801f3fc

08009e68 <ethernet_link_status_updated>:
  * @brief  Notify the User about the network interface config status
  * @param  netif: the network interface
  * @retval None
  */
static void ethernet_link_status_updated(struct netif *netif)
{
 8009e68:	b480      	push	{r7}
 8009e6a:	b083      	sub	sp, #12
 8009e6c:	af00      	add	r7, sp, #0
 8009e6e:	6078      	str	r0, [r7, #4]
  else /* netif is down */
  {
/* USER CODE BEGIN 6 */
/* USER CODE END 6 */
  }
}
 8009e70:	bf00      	nop
 8009e72:	370c      	adds	r7, #12
 8009e74:	46bd      	mov	sp, r7
 8009e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e7a:	4770      	bx	lr

08009e7c <SCB_InvalidateDCache_by_Addr>:
  \details Invalidates D-Cache for the given address
  \param[in]   addr    address (aligned to 32-byte boundary)
  \param[in]   dsize   size of memory block (in number of bytes)
*/
__STATIC_INLINE void SCB_InvalidateDCache_by_Addr (uint32_t *addr, int32_t dsize)
{
 8009e7c:	b480      	push	{r7}
 8009e7e:	b087      	sub	sp, #28
 8009e80:	af00      	add	r7, sp, #0
 8009e82:	6078      	str	r0, [r7, #4]
 8009e84:	6039      	str	r1, [r7, #0]
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
     int32_t op_size = dsize;
 8009e86:	683b      	ldr	r3, [r7, #0]
 8009e88:	617b      	str	r3, [r7, #20]
    uint32_t op_addr = (uint32_t)addr;
 8009e8a:	687b      	ldr	r3, [r7, #4]
 8009e8c:	613b      	str	r3, [r7, #16]
     int32_t linesize = 32;                /* in Cortex-M7 size of cache line is fixed to 8 words (32 bytes) */
 8009e8e:	2320      	movs	r3, #32
 8009e90:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8009e92:	f3bf 8f4f 	dsb	sy
}
 8009e96:	bf00      	nop

    __DSB();

    while (op_size > 0) {
 8009e98:	e00b      	b.n	8009eb2 <SCB_InvalidateDCache_by_Addr+0x36>
      SCB->DCIMVAC = op_addr;
 8009e9a:	4a0d      	ldr	r2, [pc, #52]	@ (8009ed0 <SCB_InvalidateDCache_by_Addr+0x54>)
 8009e9c:	693b      	ldr	r3, [r7, #16]
 8009e9e:	f8c2 325c 	str.w	r3, [r2, #604]	@ 0x25c
      op_addr += (uint32_t)linesize;
 8009ea2:	68fb      	ldr	r3, [r7, #12]
 8009ea4:	693a      	ldr	r2, [r7, #16]
 8009ea6:	4413      	add	r3, r2
 8009ea8:	613b      	str	r3, [r7, #16]
      op_size -=           linesize;
 8009eaa:	697a      	ldr	r2, [r7, #20]
 8009eac:	68fb      	ldr	r3, [r7, #12]
 8009eae:	1ad3      	subs	r3, r2, r3
 8009eb0:	617b      	str	r3, [r7, #20]
    while (op_size > 0) {
 8009eb2:	697b      	ldr	r3, [r7, #20]
 8009eb4:	2b00      	cmp	r3, #0
 8009eb6:	dcf0      	bgt.n	8009e9a <SCB_InvalidateDCache_by_Addr+0x1e>
  __ASM volatile ("dsb 0xF":::"memory");
 8009eb8:	f3bf 8f4f 	dsb	sy
}
 8009ebc:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8009ebe:	f3bf 8f6f 	isb	sy
}
 8009ec2:	bf00      	nop
    }

    __DSB();
    __ISB();
  #endif
}
 8009ec4:	bf00      	nop
 8009ec6:	371c      	adds	r7, #28
 8009ec8:	46bd      	mov	sp, r7
 8009eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ece:	4770      	bx	lr
 8009ed0:	e000ed00 	.word	0xe000ed00

08009ed4 <HAL_ETH_RxCpltCallback>:
  * @brief  Ethernet Rx Transfer completed callback
  * @param  handlerEth: ETH handler
  * @retval None
  */
void HAL_ETH_RxCpltCallback(ETH_HandleTypeDef *handlerEth)
{
 8009ed4:	b580      	push	{r7, lr}
 8009ed6:	b082      	sub	sp, #8
 8009ed8:	af00      	add	r7, sp, #0
 8009eda:	6078      	str	r0, [r7, #4]
  osSemaphoreRelease(RxPktSemaphore);
 8009edc:	4b04      	ldr	r3, [pc, #16]	@ (8009ef0 <HAL_ETH_RxCpltCallback+0x1c>)
 8009ede:	681b      	ldr	r3, [r3, #0]
 8009ee0:	4618      	mov	r0, r3
 8009ee2:	f002 fef7 	bl	800ccd4 <osSemaphoreRelease>
}
 8009ee6:	bf00      	nop
 8009ee8:	3708      	adds	r7, #8
 8009eea:	46bd      	mov	sp, r7
 8009eec:	bd80      	pop	{r7, pc}
 8009eee:	bf00      	nop
 8009ef0:	20005140 	.word	0x20005140

08009ef4 <HAL_ETH_TxCpltCallback>:
  * @brief  Ethernet Tx Transfer completed callback
  * @param  handlerEth: ETH handler
  * @retval None
  */
void HAL_ETH_TxCpltCallback(ETH_HandleTypeDef *handlerEth)
{
 8009ef4:	b580      	push	{r7, lr}
 8009ef6:	b082      	sub	sp, #8
 8009ef8:	af00      	add	r7, sp, #0
 8009efa:	6078      	str	r0, [r7, #4]
  osSemaphoreRelease(TxPktSemaphore);
 8009efc:	4b04      	ldr	r3, [pc, #16]	@ (8009f10 <HAL_ETH_TxCpltCallback+0x1c>)
 8009efe:	681b      	ldr	r3, [r3, #0]
 8009f00:	4618      	mov	r0, r3
 8009f02:	f002 fee7 	bl	800ccd4 <osSemaphoreRelease>
}
 8009f06:	bf00      	nop
 8009f08:	3708      	adds	r7, #8
 8009f0a:	46bd      	mov	sp, r7
 8009f0c:	bd80      	pop	{r7, pc}
 8009f0e:	bf00      	nop
 8009f10:	20005144 	.word	0x20005144

08009f14 <HAL_ETH_ErrorCallback>:
  * @brief  Ethernet DMA transfer error callback
  * @param  handlerEth: ETH handler
  * @retval None
  */
void HAL_ETH_ErrorCallback(ETH_HandleTypeDef *handlerEth)
{
 8009f14:	b580      	push	{r7, lr}
 8009f16:	b082      	sub	sp, #8
 8009f18:	af00      	add	r7, sp, #0
 8009f1a:	6078      	str	r0, [r7, #4]
  if((HAL_ETH_GetDMAError(handlerEth) & ETH_DMASR_RBUS) == ETH_DMASR_RBUS)
 8009f1c:	6878      	ldr	r0, [r7, #4]
 8009f1e:	f7f9 facc 	bl	80034ba <HAL_ETH_GetDMAError>
 8009f22:	4603      	mov	r3, r0
 8009f24:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009f28:	2b80      	cmp	r3, #128	@ 0x80
 8009f2a:	d104      	bne.n	8009f36 <HAL_ETH_ErrorCallback+0x22>
  {
     osSemaphoreRelease(RxPktSemaphore);
 8009f2c:	4b04      	ldr	r3, [pc, #16]	@ (8009f40 <HAL_ETH_ErrorCallback+0x2c>)
 8009f2e:	681b      	ldr	r3, [r3, #0]
 8009f30:	4618      	mov	r0, r3
 8009f32:	f002 fecf 	bl	800ccd4 <osSemaphoreRelease>
  }
}
 8009f36:	bf00      	nop
 8009f38:	3708      	adds	r7, #8
 8009f3a:	46bd      	mov	sp, r7
 8009f3c:	bd80      	pop	{r7, pc}
 8009f3e:	bf00      	nop
 8009f40:	20005140 	.word	0x20005140

08009f44 <low_level_init>:
 *
 * @param netif the already initialized lwip network interface structure
 *        for this ethernetif
 */
static void low_level_init(struct netif *netif)
{
 8009f44:	b5b0      	push	{r4, r5, r7, lr}
 8009f46:	b0b4      	sub	sp, #208	@ 0xd0
 8009f48:	af00      	add	r7, sp, #0
 8009f4a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_eth_init_status = HAL_OK;
 8009f4c:	2300      	movs	r3, #0
 8009f4e:	f887 30c7 	strb.w	r3, [r7, #199]	@ 0xc7
  uint32_t duplex, speed = 0;
 8009f52:	2300      	movs	r3, #0
 8009f54:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
  int32_t PHYLinkState = 0;
 8009f58:	2300      	movs	r3, #0
 8009f5a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
  ETH_MACConfigTypeDef MACConf = {0};
 8009f5e:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8009f62:	2264      	movs	r2, #100	@ 0x64
 8009f64:	2100      	movs	r1, #0
 8009f66:	4618      	mov	r0, r3
 8009f68:	f014 f971 	bl	801e24e <memset>
  /* Start ETH HAL Init */

   uint8_t MACAddr[6] ;
  heth.Instance = ETH;
 8009f6c:	4b9f      	ldr	r3, [pc, #636]	@ (800a1ec <low_level_init+0x2a8>)
 8009f6e:	4aa0      	ldr	r2, [pc, #640]	@ (800a1f0 <low_level_init+0x2ac>)
 8009f70:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 8009f72:	2300      	movs	r3, #0
 8009f74:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
  MACAddr[1] = 0x80;
 8009f78:	2380      	movs	r3, #128	@ 0x80
 8009f7a:	f887 3055 	strb.w	r3, [r7, #85]	@ 0x55
  MACAddr[2] = 0xE1;
 8009f7e:	23e1      	movs	r3, #225	@ 0xe1
 8009f80:	f887 3056 	strb.w	r3, [r7, #86]	@ 0x56
  MACAddr[3] = 0x00;
 8009f84:	2300      	movs	r3, #0
 8009f86:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
  MACAddr[4] = 0x00;
 8009f8a:	2300      	movs	r3, #0
 8009f8c:	f887 3058 	strb.w	r3, [r7, #88]	@ 0x58
  MACAddr[5] = 0x00;
 8009f90:	2300      	movs	r3, #0
 8009f92:	f887 3059 	strb.w	r3, [r7, #89]	@ 0x59
  heth.Init.MACAddr = &MACAddr[0];
 8009f96:	4a95      	ldr	r2, [pc, #596]	@ (800a1ec <low_level_init+0x2a8>)
 8009f98:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8009f9c:	6053      	str	r3, [r2, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 8009f9e:	4b93      	ldr	r3, [pc, #588]	@ (800a1ec <low_level_init+0x2a8>)
 8009fa0:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8009fa4:	609a      	str	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 8009fa6:	4b91      	ldr	r3, [pc, #580]	@ (800a1ec <low_level_init+0x2a8>)
 8009fa8:	4a92      	ldr	r2, [pc, #584]	@ (800a1f4 <low_level_init+0x2b0>)
 8009faa:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 8009fac:	4b8f      	ldr	r3, [pc, #572]	@ (800a1ec <low_level_init+0x2a8>)
 8009fae:	4a92      	ldr	r2, [pc, #584]	@ (800a1f8 <low_level_init+0x2b4>)
 8009fb0:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1536;
 8009fb2:	4b8e      	ldr	r3, [pc, #568]	@ (800a1ec <low_level_init+0x2a8>)
 8009fb4:	f44f 62c0 	mov.w	r2, #1536	@ 0x600
 8009fb8:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  hal_eth_init_status = HAL_ETH_Init(&heth);
 8009fba:	488c      	ldr	r0, [pc, #560]	@ (800a1ec <low_level_init+0x2a8>)
 8009fbc:	f7f8 fc34 	bl	8002828 <HAL_ETH_Init>
 8009fc0:	4603      	mov	r3, r0
 8009fc2:	f887 30c7 	strb.w	r3, [r7, #199]	@ 0xc7

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 8009fc6:	2238      	movs	r2, #56	@ 0x38
 8009fc8:	2100      	movs	r1, #0
 8009fca:	488c      	ldr	r0, [pc, #560]	@ (800a1fc <low_level_init+0x2b8>)
 8009fcc:	f014 f93f 	bl	801e24e <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 8009fd0:	4b8a      	ldr	r3, [pc, #552]	@ (800a1fc <low_level_init+0x2b8>)
 8009fd2:	2221      	movs	r2, #33	@ 0x21
 8009fd4:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 8009fd6:	4b89      	ldr	r3, [pc, #548]	@ (800a1fc <low_level_init+0x2b8>)
 8009fd8:	f44f 0240 	mov.w	r2, #12582912	@ 0xc00000
 8009fdc:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 8009fde:	4b87      	ldr	r3, [pc, #540]	@ (800a1fc <low_level_init+0x2b8>)
 8009fe0:	2200      	movs	r2, #0
 8009fe2:	611a      	str	r2, [r3, #16]

  /* End ETH HAL Init */

  /* Initialize the RX POOL */
  LWIP_MEMPOOL_INIT(RX_POOL);
 8009fe4:	4886      	ldr	r0, [pc, #536]	@ (800a200 <low_level_init+0x2bc>)
 8009fe6:	f008 fd47 	bl	8012a78 <memp_init_pool>

#if LWIP_ARP || LWIP_ETHERNET

  /* set MAC hardware address length */
  netif->hwaddr_len = ETH_HWADDR_LEN;
 8009fea:	687b      	ldr	r3, [r7, #4]
 8009fec:	2206      	movs	r2, #6
 8009fee:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  /* set MAC hardware address */
  netif->hwaddr[0] =  heth.Init.MACAddr[0];
 8009ff2:	4b7e      	ldr	r3, [pc, #504]	@ (800a1ec <low_level_init+0x2a8>)
 8009ff4:	685b      	ldr	r3, [r3, #4]
 8009ff6:	781a      	ldrb	r2, [r3, #0]
 8009ff8:	687b      	ldr	r3, [r7, #4]
 8009ffa:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
  netif->hwaddr[1] =  heth.Init.MACAddr[1];
 8009ffe:	4b7b      	ldr	r3, [pc, #492]	@ (800a1ec <low_level_init+0x2a8>)
 800a000:	685b      	ldr	r3, [r3, #4]
 800a002:	785a      	ldrb	r2, [r3, #1]
 800a004:	687b      	ldr	r3, [r7, #4]
 800a006:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27
  netif->hwaddr[2] =  heth.Init.MACAddr[2];
 800a00a:	4b78      	ldr	r3, [pc, #480]	@ (800a1ec <low_level_init+0x2a8>)
 800a00c:	685b      	ldr	r3, [r3, #4]
 800a00e:	789a      	ldrb	r2, [r3, #2]
 800a010:	687b      	ldr	r3, [r7, #4]
 800a012:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
  netif->hwaddr[3] =  heth.Init.MACAddr[3];
 800a016:	4b75      	ldr	r3, [pc, #468]	@ (800a1ec <low_level_init+0x2a8>)
 800a018:	685b      	ldr	r3, [r3, #4]
 800a01a:	78da      	ldrb	r2, [r3, #3]
 800a01c:	687b      	ldr	r3, [r7, #4]
 800a01e:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
  netif->hwaddr[4] =  heth.Init.MACAddr[4];
 800a022:	4b72      	ldr	r3, [pc, #456]	@ (800a1ec <low_level_init+0x2a8>)
 800a024:	685b      	ldr	r3, [r3, #4]
 800a026:	791a      	ldrb	r2, [r3, #4]
 800a028:	687b      	ldr	r3, [r7, #4]
 800a02a:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
  netif->hwaddr[5] =  heth.Init.MACAddr[5];
 800a02e:	4b6f      	ldr	r3, [pc, #444]	@ (800a1ec <low_level_init+0x2a8>)
 800a030:	685b      	ldr	r3, [r3, #4]
 800a032:	795a      	ldrb	r2, [r3, #5]
 800a034:	687b      	ldr	r3, [r7, #4]
 800a036:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b

  /* maximum transfer unit */
  netif->mtu = ETH_MAX_PAYLOAD;
 800a03a:	687b      	ldr	r3, [r7, #4]
 800a03c:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 800a040:	849a      	strh	r2, [r3, #36]	@ 0x24

  /* Accept broadcast address and ARP traffic */
  /* don't set NETIF_FLAG_ETHARP if this device is not an ethernet one */
  #if LWIP_ARP
    netif->flags |= NETIF_FLAG_BROADCAST | NETIF_FLAG_ETHARP;
 800a042:	687b      	ldr	r3, [r7, #4]
 800a044:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800a048:	f043 030a 	orr.w	r3, r3, #10
 800a04c:	b2da      	uxtb	r2, r3
 800a04e:	687b      	ldr	r3, [r7, #4]
 800a050:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
  #else
    netif->flags |= NETIF_FLAG_BROADCAST;
  #endif /* LWIP_ARP */

  /* create a binary semaphore used for informing ethernetif of frame reception */
  osSemaphoreDef(RxSem);
 800a054:	2300      	movs	r3, #0
 800a056:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a058:	2300      	movs	r3, #0
 800a05a:	653b      	str	r3, [r7, #80]	@ 0x50
  RxPktSemaphore = osSemaphoreCreate(osSemaphore(RxSem), 1);
 800a05c:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 800a060:	2101      	movs	r1, #1
 800a062:	4618      	mov	r0, r3
 800a064:	f002 fdb6 	bl	800cbd4 <osSemaphoreCreate>
 800a068:	4603      	mov	r3, r0
 800a06a:	4a66      	ldr	r2, [pc, #408]	@ (800a204 <low_level_init+0x2c0>)
 800a06c:	6013      	str	r3, [r2, #0]

  /* create a binary semaphore used for informing ethernetif of frame transmission */
  osSemaphoreDef(TxSem);
 800a06e:	2300      	movs	r3, #0
 800a070:	647b      	str	r3, [r7, #68]	@ 0x44
 800a072:	2300      	movs	r3, #0
 800a074:	64bb      	str	r3, [r7, #72]	@ 0x48
  TxPktSemaphore = osSemaphoreCreate(osSemaphore(TxSem), 1);
 800a076:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 800a07a:	2101      	movs	r1, #1
 800a07c:	4618      	mov	r0, r3
 800a07e:	f002 fda9 	bl	800cbd4 <osSemaphoreCreate>
 800a082:	4603      	mov	r3, r0
 800a084:	4a60      	ldr	r2, [pc, #384]	@ (800a208 <low_level_init+0x2c4>)
 800a086:	6013      	str	r3, [r2, #0]

  /* Decrease the semaphore's initial count from 1 to 0 */
  osSemaphoreWait(RxPktSemaphore, 0);
 800a088:	4b5e      	ldr	r3, [pc, #376]	@ (800a204 <low_level_init+0x2c0>)
 800a08a:	681b      	ldr	r3, [r3, #0]
 800a08c:	2100      	movs	r1, #0
 800a08e:	4618      	mov	r0, r3
 800a090:	f002 fdd2 	bl	800cc38 <osSemaphoreWait>
  osSemaphoreWait(TxPktSemaphore, 0);
 800a094:	4b5c      	ldr	r3, [pc, #368]	@ (800a208 <low_level_init+0x2c4>)
 800a096:	681b      	ldr	r3, [r3, #0]
 800a098:	2100      	movs	r1, #0
 800a09a:	4618      	mov	r0, r3
 800a09c:	f002 fdcc 	bl	800cc38 <osSemaphoreWait>

  /* create the task that handles the ETH_MAC */
/* USER CODE BEGIN OS_THREAD_DEF_CREATE_CMSIS_RTOS_V1 */
  osThreadDef(EthIf, ethernetif_input, osPriorityRealtime, 0, INTERFACE_THREAD_STACK_SIZE);
 800a0a0:	4b5a      	ldr	r3, [pc, #360]	@ (800a20c <low_level_init+0x2c8>)
 800a0a2:	f107 0428 	add.w	r4, r7, #40	@ 0x28
 800a0a6:	461d      	mov	r5, r3
 800a0a8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800a0aa:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800a0ac:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800a0b0:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  osThreadCreate (osThread(EthIf), netif);
 800a0b4:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800a0b8:	6879      	ldr	r1, [r7, #4]
 800a0ba:	4618      	mov	r0, r3
 800a0bc:	f002 fc81 	bl	800c9c2 <osThreadCreate>

/* USER CODE BEGIN PHY_PRE_CONFIG */

/* USER CODE END PHY_PRE_CONFIG */
  /* Set PHY IO functions */
  LAN8742_RegisterBusIO(&LAN8742, &LAN8742_IOCtx);
 800a0c0:	4953      	ldr	r1, [pc, #332]	@ (800a210 <low_level_init+0x2cc>)
 800a0c2:	4854      	ldr	r0, [pc, #336]	@ (800a214 <low_level_init+0x2d0>)
 800a0c4:	f7f8 f8f3 	bl	80022ae <LAN8742_RegisterBusIO>

  /* Initialize the LAN8742 ETH PHY */
  if(LAN8742_Init(&LAN8742) != LAN8742_STATUS_OK)
 800a0c8:	4852      	ldr	r0, [pc, #328]	@ (800a214 <low_level_init+0x2d0>)
 800a0ca:	f7f8 f922 	bl	8002312 <LAN8742_Init>
 800a0ce:	4603      	mov	r3, r0
 800a0d0:	2b00      	cmp	r3, #0
 800a0d2:	d006      	beq.n	800a0e2 <low_level_init+0x19e>
  {
    netif_set_link_down(netif);
 800a0d4:	6878      	ldr	r0, [r7, #4]
 800a0d6:	f009 f8a9 	bl	801322c <netif_set_link_down>
    netif_set_down(netif);
 800a0da:	6878      	ldr	r0, [r7, #4]
 800a0dc:	f009 f840 	bl	8013160 <netif_set_down>
 800a0e0:	e081      	b.n	800a1e6 <low_level_init+0x2a2>
    return;
  }

  if (hal_eth_init_status == HAL_OK)
 800a0e2:	f897 30c7 	ldrb.w	r3, [r7, #199]	@ 0xc7
 800a0e6:	2b00      	cmp	r3, #0
 800a0e8:	d165      	bne.n	800a1b6 <low_level_init+0x272>
  {
    PHYLinkState = LAN8742_GetLinkState(&LAN8742);
 800a0ea:	484a      	ldr	r0, [pc, #296]	@ (800a214 <low_level_init+0x2d0>)
 800a0ec:	f7f8 f95e 	bl	80023ac <LAN8742_GetLinkState>
 800a0f0:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

    /* Get link state */
    if(PHYLinkState <= LAN8742_STATUS_LINK_DOWN)
 800a0f4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800a0f8:	2b01      	cmp	r3, #1
 800a0fa:	dc06      	bgt.n	800a10a <low_level_init+0x1c6>
    {
      netif_set_link_down(netif);
 800a0fc:	6878      	ldr	r0, [r7, #4]
 800a0fe:	f009 f895 	bl	801322c <netif_set_link_down>
      netif_set_down(netif);
 800a102:	6878      	ldr	r0, [r7, #4]
 800a104:	f009 f82c 	bl	8013160 <netif_set_down>
 800a108:	e057      	b.n	800a1ba <low_level_init+0x276>
    }
    else
    {
      switch (PHYLinkState)
 800a10a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800a10e:	3b02      	subs	r3, #2
 800a110:	2b03      	cmp	r3, #3
 800a112:	d82b      	bhi.n	800a16c <low_level_init+0x228>
 800a114:	a201      	add	r2, pc, #4	@ (adr r2, 800a11c <low_level_init+0x1d8>)
 800a116:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a11a:	bf00      	nop
 800a11c:	0800a12d 	.word	0x0800a12d
 800a120:	0800a13f 	.word	0x0800a13f
 800a124:	0800a14f 	.word	0x0800a14f
 800a128:	0800a15f 	.word	0x0800a15f
      {
      case LAN8742_STATUS_100MBITS_FULLDUPLEX:
        duplex = ETH_FULLDUPLEX_MODE;
 800a12c:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800a130:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
        speed = ETH_SPEED_100M;
 800a134:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800a138:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
        break;
 800a13c:	e01f      	b.n	800a17e <low_level_init+0x23a>
      case LAN8742_STATUS_100MBITS_HALFDUPLEX:
        duplex = ETH_HALFDUPLEX_MODE;
 800a13e:	2300      	movs	r3, #0
 800a140:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
        speed = ETH_SPEED_100M;
 800a144:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800a148:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
        break;
 800a14c:	e017      	b.n	800a17e <low_level_init+0x23a>
      case LAN8742_STATUS_10MBITS_FULLDUPLEX:
        duplex = ETH_FULLDUPLEX_MODE;
 800a14e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800a152:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
        speed = ETH_SPEED_10M;
 800a156:	2300      	movs	r3, #0
 800a158:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
        break;
 800a15c:	e00f      	b.n	800a17e <low_level_init+0x23a>
      case LAN8742_STATUS_10MBITS_HALFDUPLEX:
        duplex = ETH_HALFDUPLEX_MODE;
 800a15e:	2300      	movs	r3, #0
 800a160:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
        speed = ETH_SPEED_10M;
 800a164:	2300      	movs	r3, #0
 800a166:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
        break;
 800a16a:	e008      	b.n	800a17e <low_level_init+0x23a>
      default:
        duplex = ETH_FULLDUPLEX_MODE;
 800a16c:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800a170:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
        speed = ETH_SPEED_100M;
 800a174:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800a178:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
        break;
 800a17c:	bf00      	nop
      }

    /* Get MAC Config MAC */
    HAL_ETH_GetMACConfig(&heth, &MACConf);
 800a17e:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 800a182:	4619      	mov	r1, r3
 800a184:	4819      	ldr	r0, [pc, #100]	@ (800a1ec <low_level_init+0x2a8>)
 800a186:	f7f9 f837 	bl	80031f8 <HAL_ETH_GetMACConfig>
    MACConf.DuplexMode = duplex;
 800a18a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800a18e:	677b      	str	r3, [r7, #116]	@ 0x74
    MACConf.Speed = speed;
 800a190:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800a194:	673b      	str	r3, [r7, #112]	@ 0x70
    HAL_ETH_SetMACConfig(&heth, &MACConf);
 800a196:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 800a19a:	4619      	mov	r1, r3
 800a19c:	4813      	ldr	r0, [pc, #76]	@ (800a1ec <low_level_init+0x2a8>)
 800a19e:	f7f9 f922 	bl	80033e6 <HAL_ETH_SetMACConfig>

    HAL_ETH_Start_IT(&heth);
 800a1a2:	4812      	ldr	r0, [pc, #72]	@ (800a1ec <low_level_init+0x2a8>)
 800a1a4:	f7f8 fbda 	bl	800295c <HAL_ETH_Start_IT>
    netif_set_up(netif);
 800a1a8:	6878      	ldr	r0, [r7, #4]
 800a1aa:	f008 ff6d 	bl	8013088 <netif_set_up>
    netif_set_link_up(netif);
 800a1ae:	6878      	ldr	r0, [r7, #4]
 800a1b0:	f009 f808 	bl	80131c4 <netif_set_link_up>
 800a1b4:	e001      	b.n	800a1ba <low_level_init+0x276>
    }

  }
  else
  {
    Error_Handler();
 800a1b6:	f7f7 fdd7 	bl	8001d68 <Error_Handler>

/* USER CODE BEGIN LOW_LEVEL_INIT */

/* USER CODE END LOW_LEVEL_INIT */

  if(HAL_GetREVID() == 0x1000)
 800a1ba:	f7f8 f9cf 	bl	800255c <HAL_GetREVID>
 800a1be:	4603      	mov	r3, r0
 800a1c0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a1c4:	d10f      	bne.n	800a1e6 <low_level_init+0x2a2>
  {
    /*
      This thread will keep resetting the RMII interface until good frames are received
    */
    osThreadDef(RMII_Watchdog, RMII_Thread, osPriorityRealtime, 0, configMINIMAL_STACK_SIZE);
 800a1c6:	4b14      	ldr	r3, [pc, #80]	@ (800a218 <low_level_init+0x2d4>)
 800a1c8:	f107 040c 	add.w	r4, r7, #12
 800a1cc:	461d      	mov	r5, r3
 800a1ce:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800a1d0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800a1d2:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800a1d6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    osThreadCreate (osThread(RMII_Watchdog), NULL);
 800a1da:	f107 030c 	add.w	r3, r7, #12
 800a1de:	2100      	movs	r1, #0
 800a1e0:	4618      	mov	r0, r3
 800a1e2:	f002 fbee 	bl	800c9c2 <osThreadCreate>
  }
}
 800a1e6:	37d0      	adds	r7, #208	@ 0xd0
 800a1e8:	46bd      	mov	sp, r7
 800a1ea:	bdb0      	pop	{r4, r5, r7, pc}
 800a1ec:	20005148 	.word	0x20005148
 800a1f0:	40028000 	.word	0x40028000
 800a1f4:	20000234 	.word	0x20000234
 800a1f8:	20000194 	.word	0x20000194
 800a1fc:	200051f8 	.word	0x200051f8
 800a200:	080229f4 	.word	0x080229f4
 800a204:	20005140 	.word	0x20005140
 800a208:	20005144 	.word	0x20005144
 800a20c:	0801f420 	.word	0x0801f420
 800a210:	20000014 	.word	0x20000014
 800a214:	20005230 	.word	0x20005230
 800a218:	0801f44c 	.word	0x0801f44c

0800a21c <low_level_output>:
 *       to become available since the stack doesn't retry to send a packet
 *       dropped because of memory failure (except for the TCP timers).
 */

static err_t low_level_output(struct netif *netif, struct pbuf *p)
{
 800a21c:	b580      	push	{r7, lr}
 800a21e:	b092      	sub	sp, #72	@ 0x48
 800a220:	af00      	add	r7, sp, #0
 800a222:	6078      	str	r0, [r7, #4]
 800a224:	6039      	str	r1, [r7, #0]
  uint32_t i = 0U;
 800a226:	2300      	movs	r3, #0
 800a228:	647b      	str	r3, [r7, #68]	@ 0x44
  struct pbuf *q = NULL;
 800a22a:	2300      	movs	r3, #0
 800a22c:	643b      	str	r3, [r7, #64]	@ 0x40
  err_t errval = ERR_OK;
 800a22e:	2300      	movs	r3, #0
 800a230:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  ETH_BufferTypeDef Txbuffer[ETH_TX_DESC_CNT] = {0};
 800a234:	f107 030c 	add.w	r3, r7, #12
 800a238:	2230      	movs	r2, #48	@ 0x30
 800a23a:	2100      	movs	r1, #0
 800a23c:	4618      	mov	r0, r3
 800a23e:	f014 f806 	bl	801e24e <memset>

  memset(Txbuffer, 0 , ETH_TX_DESC_CNT*sizeof(ETH_BufferTypeDef));
 800a242:	f107 030c 	add.w	r3, r7, #12
 800a246:	2230      	movs	r2, #48	@ 0x30
 800a248:	2100      	movs	r1, #0
 800a24a:	4618      	mov	r0, r3
 800a24c:	f013 ffff 	bl	801e24e <memset>

  for(q = p; q != NULL; q = q->next)
 800a250:	683b      	ldr	r3, [r7, #0]
 800a252:	643b      	str	r3, [r7, #64]	@ 0x40
 800a254:	e045      	b.n	800a2e2 <low_level_output+0xc6>
  {
    if(i >= ETH_TX_DESC_CNT)
 800a256:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a258:	2b03      	cmp	r3, #3
 800a25a:	d902      	bls.n	800a262 <low_level_output+0x46>
      return ERR_IF;
 800a25c:	f06f 030b 	mvn.w	r3, #11
 800a260:	e07f      	b.n	800a362 <low_level_output+0x146>

    Txbuffer[i].buffer = q->payload;
 800a262:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a264:	6859      	ldr	r1, [r3, #4]
 800a266:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a268:	4613      	mov	r3, r2
 800a26a:	005b      	lsls	r3, r3, #1
 800a26c:	4413      	add	r3, r2
 800a26e:	009b      	lsls	r3, r3, #2
 800a270:	3348      	adds	r3, #72	@ 0x48
 800a272:	443b      	add	r3, r7
 800a274:	3b3c      	subs	r3, #60	@ 0x3c
 800a276:	6019      	str	r1, [r3, #0]
    Txbuffer[i].len = q->len;
 800a278:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a27a:	895b      	ldrh	r3, [r3, #10]
 800a27c:	4619      	mov	r1, r3
 800a27e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a280:	4613      	mov	r3, r2
 800a282:	005b      	lsls	r3, r3, #1
 800a284:	4413      	add	r3, r2
 800a286:	009b      	lsls	r3, r3, #2
 800a288:	3348      	adds	r3, #72	@ 0x48
 800a28a:	443b      	add	r3, r7
 800a28c:	3b38      	subs	r3, #56	@ 0x38
 800a28e:	6019      	str	r1, [r3, #0]

    if(i>0)
 800a290:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a292:	2b00      	cmp	r3, #0
 800a294:	d011      	beq.n	800a2ba <low_level_output+0x9e>
    {
      Txbuffer[i-1].next = &Txbuffer[i];
 800a296:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a298:	1e5a      	subs	r2, r3, #1
 800a29a:	f107 000c 	add.w	r0, r7, #12
 800a29e:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800a2a0:	460b      	mov	r3, r1
 800a2a2:	005b      	lsls	r3, r3, #1
 800a2a4:	440b      	add	r3, r1
 800a2a6:	009b      	lsls	r3, r3, #2
 800a2a8:	18c1      	adds	r1, r0, r3
 800a2aa:	4613      	mov	r3, r2
 800a2ac:	005b      	lsls	r3, r3, #1
 800a2ae:	4413      	add	r3, r2
 800a2b0:	009b      	lsls	r3, r3, #2
 800a2b2:	3348      	adds	r3, #72	@ 0x48
 800a2b4:	443b      	add	r3, r7
 800a2b6:	3b34      	subs	r3, #52	@ 0x34
 800a2b8:	6019      	str	r1, [r3, #0]
    }

    if(q->next == NULL)
 800a2ba:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a2bc:	681b      	ldr	r3, [r3, #0]
 800a2be:	2b00      	cmp	r3, #0
 800a2c0:	d109      	bne.n	800a2d6 <low_level_output+0xba>
    {
      Txbuffer[i].next = NULL;
 800a2c2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a2c4:	4613      	mov	r3, r2
 800a2c6:	005b      	lsls	r3, r3, #1
 800a2c8:	4413      	add	r3, r2
 800a2ca:	009b      	lsls	r3, r3, #2
 800a2cc:	3348      	adds	r3, #72	@ 0x48
 800a2ce:	443b      	add	r3, r7
 800a2d0:	3b34      	subs	r3, #52	@ 0x34
 800a2d2:	2200      	movs	r2, #0
 800a2d4:	601a      	str	r2, [r3, #0]
    }

    i++;
 800a2d6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a2d8:	3301      	adds	r3, #1
 800a2da:	647b      	str	r3, [r7, #68]	@ 0x44
  for(q = p; q != NULL; q = q->next)
 800a2dc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a2de:	681b      	ldr	r3, [r3, #0]
 800a2e0:	643b      	str	r3, [r7, #64]	@ 0x40
 800a2e2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a2e4:	2b00      	cmp	r3, #0
 800a2e6:	d1b6      	bne.n	800a256 <low_level_output+0x3a>
  }

  TxConfig.Length = p->tot_len;
 800a2e8:	683b      	ldr	r3, [r7, #0]
 800a2ea:	891b      	ldrh	r3, [r3, #8]
 800a2ec:	461a      	mov	r2, r3
 800a2ee:	4b1f      	ldr	r3, [pc, #124]	@ (800a36c <low_level_output+0x150>)
 800a2f0:	605a      	str	r2, [r3, #4]
  TxConfig.TxBuffer = Txbuffer;
 800a2f2:	4a1e      	ldr	r2, [pc, #120]	@ (800a36c <low_level_output+0x150>)
 800a2f4:	f107 030c 	add.w	r3, r7, #12
 800a2f8:	6093      	str	r3, [r2, #8]
  TxConfig.pData = p;
 800a2fa:	4a1c      	ldr	r2, [pc, #112]	@ (800a36c <low_level_output+0x150>)
 800a2fc:	683b      	ldr	r3, [r7, #0]
 800a2fe:	6353      	str	r3, [r2, #52]	@ 0x34

  pbuf_ref(p);
 800a300:	6838      	ldr	r0, [r7, #0]
 800a302:	f009 fc17 	bl	8013b34 <pbuf_ref>

  do
  {
    if(HAL_ETH_Transmit_IT(&heth, &TxConfig) == HAL_OK)
 800a306:	4919      	ldr	r1, [pc, #100]	@ (800a36c <low_level_output+0x150>)
 800a308:	4819      	ldr	r0, [pc, #100]	@ (800a370 <low_level_output+0x154>)
 800a30a:	f7f8 fc17 	bl	8002b3c <HAL_ETH_Transmit_IT>
 800a30e:	4603      	mov	r3, r0
 800a310:	2b00      	cmp	r3, #0
 800a312:	d103      	bne.n	800a31c <low_level_output+0x100>
    {
      errval = ERR_OK;
 800a314:	2300      	movs	r3, #0
 800a316:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800a31a:	e01b      	b.n	800a354 <low_level_output+0x138>
    }
    else
    {

      if(HAL_ETH_GetError(&heth) & HAL_ETH_ERROR_BUSY)
 800a31c:	4814      	ldr	r0, [pc, #80]	@ (800a370 <low_level_output+0x154>)
 800a31e:	f7f9 f8bf 	bl	80034a0 <HAL_ETH_GetError>
 800a322:	4603      	mov	r3, r0
 800a324:	f003 0302 	and.w	r3, r3, #2
 800a328:	2b00      	cmp	r3, #0
 800a32a:	d00d      	beq.n	800a348 <low_level_output+0x12c>
      {
        /* Wait for descriptors to become available */
        osSemaphoreWait(  TxPktSemaphore, ETHIF_TX_TIMEOUT);
 800a32c:	4b11      	ldr	r3, [pc, #68]	@ (800a374 <low_level_output+0x158>)
 800a32e:	681b      	ldr	r3, [r3, #0]
 800a330:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 800a334:	4618      	mov	r0, r3
 800a336:	f002 fc7f 	bl	800cc38 <osSemaphoreWait>
        HAL_ETH_ReleaseTxPacket(&heth);
 800a33a:	480d      	ldr	r0, [pc, #52]	@ (800a370 <low_level_output+0x154>)
 800a33c:	f7f8 fd9e 	bl	8002e7c <HAL_ETH_ReleaseTxPacket>
        errval = ERR_BUF;
 800a340:	23fe      	movs	r3, #254	@ 0xfe
 800a342:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800a346:	e005      	b.n	800a354 <low_level_output+0x138>
      }
      else
      {
        /* Other error */
        pbuf_free(p);
 800a348:	6838      	ldr	r0, [r7, #0]
 800a34a:	f009 fb4d 	bl	80139e8 <pbuf_free>
        errval =  ERR_IF;
 800a34e:	23f4      	movs	r3, #244	@ 0xf4
 800a350:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
      }
    }
  }while(errval == ERR_BUF);
 800a354:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800a358:	f113 0f02 	cmn.w	r3, #2
 800a35c:	d0d3      	beq.n	800a306 <low_level_output+0xea>

  return errval;
 800a35e:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
}
 800a362:	4618      	mov	r0, r3
 800a364:	3748      	adds	r7, #72	@ 0x48
 800a366:	46bd      	mov	sp, r7
 800a368:	bd80      	pop	{r7, pc}
 800a36a:	bf00      	nop
 800a36c:	200051f8 	.word	0x200051f8
 800a370:	20005148 	.word	0x20005148
 800a374:	20005144 	.word	0x20005144

0800a378 <low_level_input>:
 * @param netif the lwip network interface structure for this ethernetif
 * @return a pbuf filled with the received packet (including MAC header)
 *         NULL on memory error
   */
static struct pbuf * low_level_input(struct netif *netif)
{
 800a378:	b580      	push	{r7, lr}
 800a37a:	b084      	sub	sp, #16
 800a37c:	af00      	add	r7, sp, #0
 800a37e:	6078      	str	r0, [r7, #4]
  struct pbuf *p = NULL;
 800a380:	2300      	movs	r3, #0
 800a382:	60fb      	str	r3, [r7, #12]

  if(RxAllocStatus == RX_ALLOC_OK)
 800a384:	4b07      	ldr	r3, [pc, #28]	@ (800a3a4 <low_level_input+0x2c>)
 800a386:	781b      	ldrb	r3, [r3, #0]
 800a388:	2b00      	cmp	r3, #0
 800a38a:	d105      	bne.n	800a398 <low_level_input+0x20>
  {
    HAL_ETH_ReadData(&heth, (void **)&p);
 800a38c:	f107 030c 	add.w	r3, r7, #12
 800a390:	4619      	mov	r1, r3
 800a392:	4805      	ldr	r0, [pc, #20]	@ (800a3a8 <low_level_input+0x30>)
 800a394:	f7f8 fc2e 	bl	8002bf4 <HAL_ETH_ReadData>
  }

  return p;
 800a398:	68fb      	ldr	r3, [r7, #12]
}
 800a39a:	4618      	mov	r0, r3
 800a39c:	3710      	adds	r7, #16
 800a39e:	46bd      	mov	sp, r7
 800a3a0:	bd80      	pop	{r7, pc}
 800a3a2:	bf00      	nop
 800a3a4:	2000513c 	.word	0x2000513c
 800a3a8:	20005148 	.word	0x20005148

0800a3ac <ethernetif_input>:
 * the appropriate input function is called.
 *
 * @param netif the lwip network interface structure for this ethernetif
 */
static void ethernetif_input(void const * argument)
{
 800a3ac:	b580      	push	{r7, lr}
 800a3ae:	b084      	sub	sp, #16
 800a3b0:	af00      	add	r7, sp, #0
 800a3b2:	6078      	str	r0, [r7, #4]
  struct pbuf *p = NULL;
 800a3b4:	2300      	movs	r3, #0
 800a3b6:	60fb      	str	r3, [r7, #12]
  struct netif *netif = (struct netif *) argument;
 800a3b8:	687b      	ldr	r3, [r7, #4]
 800a3ba:	60bb      	str	r3, [r7, #8]

  for( ;; )
  {
    if (osSemaphoreWait(RxPktSemaphore, TIME_WAITING_FOR_INPUT) == osOK)
 800a3bc:	4b0f      	ldr	r3, [pc, #60]	@ (800a3fc <ethernetif_input+0x50>)
 800a3be:	681b      	ldr	r3, [r3, #0]
 800a3c0:	f04f 31ff 	mov.w	r1, #4294967295
 800a3c4:	4618      	mov	r0, r3
 800a3c6:	f002 fc37 	bl	800cc38 <osSemaphoreWait>
 800a3ca:	4603      	mov	r3, r0
 800a3cc:	2b00      	cmp	r3, #0
 800a3ce:	d1f5      	bne.n	800a3bc <ethernetif_input+0x10>
    {
      do
      {
        p = low_level_input( netif );
 800a3d0:	68b8      	ldr	r0, [r7, #8]
 800a3d2:	f7ff ffd1 	bl	800a378 <low_level_input>
 800a3d6:	60f8      	str	r0, [r7, #12]
        if (p != NULL)
 800a3d8:	68fb      	ldr	r3, [r7, #12]
 800a3da:	2b00      	cmp	r3, #0
 800a3dc:	d00a      	beq.n	800a3f4 <ethernetif_input+0x48>
        {
          if (netif->input( p, netif) != ERR_OK )
 800a3de:	68bb      	ldr	r3, [r7, #8]
 800a3e0:	691b      	ldr	r3, [r3, #16]
 800a3e2:	68b9      	ldr	r1, [r7, #8]
 800a3e4:	68f8      	ldr	r0, [r7, #12]
 800a3e6:	4798      	blx	r3
 800a3e8:	4603      	mov	r3, r0
 800a3ea:	2b00      	cmp	r3, #0
 800a3ec:	d002      	beq.n	800a3f4 <ethernetif_input+0x48>
          {
            pbuf_free(p);
 800a3ee:	68f8      	ldr	r0, [r7, #12]
 800a3f0:	f009 fafa 	bl	80139e8 <pbuf_free>
          }
        }
      } while(p!=NULL);
 800a3f4:	68fb      	ldr	r3, [r7, #12]
 800a3f6:	2b00      	cmp	r3, #0
 800a3f8:	d1ea      	bne.n	800a3d0 <ethernetif_input+0x24>
    if (osSemaphoreWait(RxPktSemaphore, TIME_WAITING_FOR_INPUT) == osOK)
 800a3fa:	e7df      	b.n	800a3bc <ethernetif_input+0x10>
 800a3fc:	20005140 	.word	0x20005140

0800a400 <ethernetif_init>:
 * @return ERR_OK if the loopif is initialized
 *         ERR_MEM if private data couldn't be allocated
 *         any other err_t on error
 */
err_t ethernetif_init(struct netif *netif)
{
 800a400:	b580      	push	{r7, lr}
 800a402:	b082      	sub	sp, #8
 800a404:	af00      	add	r7, sp, #0
 800a406:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("netif != NULL", (netif != NULL));
 800a408:	687b      	ldr	r3, [r7, #4]
 800a40a:	2b00      	cmp	r3, #0
 800a40c:	d106      	bne.n	800a41c <ethernetif_init+0x1c>
 800a40e:	4b0e      	ldr	r3, [pc, #56]	@ (800a448 <ethernetif_init+0x48>)
 800a410:	f240 2217 	movw	r2, #535	@ 0x217
 800a414:	490d      	ldr	r1, [pc, #52]	@ (800a44c <ethernetif_init+0x4c>)
 800a416:	480e      	ldr	r0, [pc, #56]	@ (800a450 <ethernetif_init+0x50>)
 800a418:	f013 fe78 	bl	801e10c <iprintf>
   * The last argument should be replaced with your link speed, in units
   * of bits per second.
   */
  // MIB2_INIT_NETIF(netif, snmp_ifType_ethernet_csmacd, LINK_SPEED_OF_YOUR_NETIF_IN_BPS);

  netif->name[0] = IFNAME0;
 800a41c:	687b      	ldr	r3, [r7, #4]
 800a41e:	2273      	movs	r2, #115	@ 0x73
 800a420:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
  netif->name[1] = IFNAME1;
 800a424:	687b      	ldr	r3, [r7, #4]
 800a426:	2274      	movs	r2, #116	@ 0x74
 800a428:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
   * is available...) */

#if LWIP_IPV4
#if LWIP_ARP || LWIP_ETHERNET
#if LWIP_ARP
  netif->output = etharp_output;
 800a42c:	687b      	ldr	r3, [r7, #4]
 800a42e:	4a09      	ldr	r2, [pc, #36]	@ (800a454 <ethernetif_init+0x54>)
 800a430:	615a      	str	r2, [r3, #20]

#if LWIP_IPV6
  netif->output_ip6 = ethip6_output;
#endif /* LWIP_IPV6 */

  netif->linkoutput = low_level_output;
 800a432:	687b      	ldr	r3, [r7, #4]
 800a434:	4a08      	ldr	r2, [pc, #32]	@ (800a458 <ethernetif_init+0x58>)
 800a436:	619a      	str	r2, [r3, #24]

  /* initialize the hardware */
  low_level_init(netif);
 800a438:	6878      	ldr	r0, [r7, #4]
 800a43a:	f7ff fd83 	bl	8009f44 <low_level_init>

  return ERR_OK;
 800a43e:	2300      	movs	r3, #0
}
 800a440:	4618      	mov	r0, r3
 800a442:	3708      	adds	r7, #8
 800a444:	46bd      	mov	sp, r7
 800a446:	bd80      	pop	{r7, pc}
 800a448:	0801f468 	.word	0x0801f468
 800a44c:	0801f484 	.word	0x0801f484
 800a450:	0801f494 	.word	0x0801f494
 800a454:	0801b1ad 	.word	0x0801b1ad
 800a458:	0800a21d 	.word	0x0800a21d

0800a45c <pbuf_free_custom>:
  * @brief  Custom Rx pbuf free callback
  * @param  pbuf: pbuf to be freed
  * @retval None
  */
void pbuf_free_custom(struct pbuf *p)
{
 800a45c:	b580      	push	{r7, lr}
 800a45e:	b084      	sub	sp, #16
 800a460:	af00      	add	r7, sp, #0
 800a462:	6078      	str	r0, [r7, #4]
  struct pbuf_custom* custom_pbuf = (struct pbuf_custom*)p;
 800a464:	687b      	ldr	r3, [r7, #4]
 800a466:	60fb      	str	r3, [r7, #12]
  LWIP_MEMPOOL_FREE(RX_POOL, custom_pbuf);
 800a468:	68f9      	ldr	r1, [r7, #12]
 800a46a:	4809      	ldr	r0, [pc, #36]	@ (800a490 <pbuf_free_custom+0x34>)
 800a46c:	f008 fbf4 	bl	8012c58 <memp_free_pool>

  /* If the Rx Buffer Pool was exhausted, signal the ethernetif_input task to
   * call HAL_ETH_GetRxDataBuffer to rebuild the Rx descriptors. */

  if (RxAllocStatus == RX_ALLOC_ERROR)
 800a470:	4b08      	ldr	r3, [pc, #32]	@ (800a494 <pbuf_free_custom+0x38>)
 800a472:	781b      	ldrb	r3, [r3, #0]
 800a474:	2b01      	cmp	r3, #1
 800a476:	d107      	bne.n	800a488 <pbuf_free_custom+0x2c>
  {
    RxAllocStatus = RX_ALLOC_OK;
 800a478:	4b06      	ldr	r3, [pc, #24]	@ (800a494 <pbuf_free_custom+0x38>)
 800a47a:	2200      	movs	r2, #0
 800a47c:	701a      	strb	r2, [r3, #0]
    osSemaphoreRelease(RxPktSemaphore);
 800a47e:	4b06      	ldr	r3, [pc, #24]	@ (800a498 <pbuf_free_custom+0x3c>)
 800a480:	681b      	ldr	r3, [r3, #0]
 800a482:	4618      	mov	r0, r3
 800a484:	f002 fc26 	bl	800ccd4 <osSemaphoreRelease>
  }
}
 800a488:	bf00      	nop
 800a48a:	3710      	adds	r7, #16
 800a48c:	46bd      	mov	sp, r7
 800a48e:	bd80      	pop	{r7, pc}
 800a490:	080229f4 	.word	0x080229f4
 800a494:	2000513c 	.word	0x2000513c
 800a498:	20005140 	.word	0x20005140

0800a49c <sys_now>:
*         when LWIP_TIMERS == 1 and NO_SYS == 1
* @param  None
* @retval Current Time value
*/
u32_t sys_now(void)
{
 800a49c:	b580      	push	{r7, lr}
 800a49e:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 800a4a0:	f7f8 f82c 	bl	80024fc <HAL_GetTick>
 800a4a4:	4603      	mov	r3, r0
}
 800a4a6:	4618      	mov	r0, r3
 800a4a8:	bd80      	pop	{r7, pc}
	...

0800a4ac <HAL_ETH_MspInit>:
  * @param  ethHandle: ETH handle
  * @retval None
  */

void HAL_ETH_MspInit(ETH_HandleTypeDef* ethHandle)
{
 800a4ac:	b580      	push	{r7, lr}
 800a4ae:	b08e      	sub	sp, #56	@ 0x38
 800a4b0:	af00      	add	r7, sp, #0
 800a4b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a4b4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800a4b8:	2200      	movs	r2, #0
 800a4ba:	601a      	str	r2, [r3, #0]
 800a4bc:	605a      	str	r2, [r3, #4]
 800a4be:	609a      	str	r2, [r3, #8]
 800a4c0:	60da      	str	r2, [r3, #12]
 800a4c2:	611a      	str	r2, [r3, #16]
  if(ethHandle->Instance==ETH)
 800a4c4:	687b      	ldr	r3, [r7, #4]
 800a4c6:	681b      	ldr	r3, [r3, #0]
 800a4c8:	4a52      	ldr	r2, [pc, #328]	@ (800a614 <HAL_ETH_MspInit+0x168>)
 800a4ca:	4293      	cmp	r3, r2
 800a4cc:	f040 809e 	bne.w	800a60c <HAL_ETH_MspInit+0x160>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Enable Peripheral clock */
    __HAL_RCC_ETH_CLK_ENABLE();
 800a4d0:	4b51      	ldr	r3, [pc, #324]	@ (800a618 <HAL_ETH_MspInit+0x16c>)
 800a4d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a4d4:	4a50      	ldr	r2, [pc, #320]	@ (800a618 <HAL_ETH_MspInit+0x16c>)
 800a4d6:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800a4da:	6313      	str	r3, [r2, #48]	@ 0x30
 800a4dc:	4b4e      	ldr	r3, [pc, #312]	@ (800a618 <HAL_ETH_MspInit+0x16c>)
 800a4de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a4e0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a4e4:	623b      	str	r3, [r7, #32]
 800a4e6:	6a3b      	ldr	r3, [r7, #32]
 800a4e8:	4b4b      	ldr	r3, [pc, #300]	@ (800a618 <HAL_ETH_MspInit+0x16c>)
 800a4ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a4ec:	4a4a      	ldr	r2, [pc, #296]	@ (800a618 <HAL_ETH_MspInit+0x16c>)
 800a4ee:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800a4f2:	6313      	str	r3, [r2, #48]	@ 0x30
 800a4f4:	4b48      	ldr	r3, [pc, #288]	@ (800a618 <HAL_ETH_MspInit+0x16c>)
 800a4f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a4f8:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800a4fc:	61fb      	str	r3, [r7, #28]
 800a4fe:	69fb      	ldr	r3, [r7, #28]
 800a500:	4b45      	ldr	r3, [pc, #276]	@ (800a618 <HAL_ETH_MspInit+0x16c>)
 800a502:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a504:	4a44      	ldr	r2, [pc, #272]	@ (800a618 <HAL_ETH_MspInit+0x16c>)
 800a506:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800a50a:	6313      	str	r3, [r2, #48]	@ 0x30
 800a50c:	4b42      	ldr	r3, [pc, #264]	@ (800a618 <HAL_ETH_MspInit+0x16c>)
 800a50e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a510:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a514:	61bb      	str	r3, [r7, #24]
 800a516:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800a518:	4b3f      	ldr	r3, [pc, #252]	@ (800a618 <HAL_ETH_MspInit+0x16c>)
 800a51a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a51c:	4a3e      	ldr	r2, [pc, #248]	@ (800a618 <HAL_ETH_MspInit+0x16c>)
 800a51e:	f043 0304 	orr.w	r3, r3, #4
 800a522:	6313      	str	r3, [r2, #48]	@ 0x30
 800a524:	4b3c      	ldr	r3, [pc, #240]	@ (800a618 <HAL_ETH_MspInit+0x16c>)
 800a526:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a528:	f003 0304 	and.w	r3, r3, #4
 800a52c:	617b      	str	r3, [r7, #20]
 800a52e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800a530:	4b39      	ldr	r3, [pc, #228]	@ (800a618 <HAL_ETH_MspInit+0x16c>)
 800a532:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a534:	4a38      	ldr	r2, [pc, #224]	@ (800a618 <HAL_ETH_MspInit+0x16c>)
 800a536:	f043 0301 	orr.w	r3, r3, #1
 800a53a:	6313      	str	r3, [r2, #48]	@ 0x30
 800a53c:	4b36      	ldr	r3, [pc, #216]	@ (800a618 <HAL_ETH_MspInit+0x16c>)
 800a53e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a540:	f003 0301 	and.w	r3, r3, #1
 800a544:	613b      	str	r3, [r7, #16]
 800a546:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800a548:	4b33      	ldr	r3, [pc, #204]	@ (800a618 <HAL_ETH_MspInit+0x16c>)
 800a54a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a54c:	4a32      	ldr	r2, [pc, #200]	@ (800a618 <HAL_ETH_MspInit+0x16c>)
 800a54e:	f043 0302 	orr.w	r3, r3, #2
 800a552:	6313      	str	r3, [r2, #48]	@ 0x30
 800a554:	4b30      	ldr	r3, [pc, #192]	@ (800a618 <HAL_ETH_MspInit+0x16c>)
 800a556:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a558:	f003 0302 	and.w	r3, r3, #2
 800a55c:	60fb      	str	r3, [r7, #12]
 800a55e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 800a560:	4b2d      	ldr	r3, [pc, #180]	@ (800a618 <HAL_ETH_MspInit+0x16c>)
 800a562:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a564:	4a2c      	ldr	r2, [pc, #176]	@ (800a618 <HAL_ETH_MspInit+0x16c>)
 800a566:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a56a:	6313      	str	r3, [r2, #48]	@ 0x30
 800a56c:	4b2a      	ldr	r3, [pc, #168]	@ (800a618 <HAL_ETH_MspInit+0x16c>)
 800a56e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a570:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a574:	60bb      	str	r3, [r7, #8]
 800a576:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 800a578:	2332      	movs	r3, #50	@ 0x32
 800a57a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a57c:	2302      	movs	r3, #2
 800a57e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a580:	2300      	movs	r3, #0
 800a582:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800a584:	2303      	movs	r3, #3
 800a586:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800a588:	230b      	movs	r3, #11
 800a58a:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800a58c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800a590:	4619      	mov	r1, r3
 800a592:	4822      	ldr	r0, [pc, #136]	@ (800a61c <HAL_ETH_MspInit+0x170>)
 800a594:	f7f9 fbbe 	bl	8003d14 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_7;
 800a598:	2386      	movs	r3, #134	@ 0x86
 800a59a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a59c:	2302      	movs	r3, #2
 800a59e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a5a0:	2300      	movs	r3, #0
 800a5a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800a5a4:	2303      	movs	r3, #3
 800a5a6:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800a5a8:	230b      	movs	r3, #11
 800a5aa:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a5ac:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800a5b0:	4619      	mov	r1, r3
 800a5b2:	481b      	ldr	r0, [pc, #108]	@ (800a620 <HAL_ETH_MspInit+0x174>)
 800a5b4:	f7f9 fbae 	bl	8003d14 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_13;
 800a5b8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800a5bc:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a5be:	2302      	movs	r3, #2
 800a5c0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a5c2:	2300      	movs	r3, #0
 800a5c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800a5c6:	2303      	movs	r3, #3
 800a5c8:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800a5ca:	230b      	movs	r3, #11
 800a5cc:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800a5ce:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800a5d2:	4619      	mov	r1, r3
 800a5d4:	4813      	ldr	r0, [pc, #76]	@ (800a624 <HAL_ETH_MspInit+0x178>)
 800a5d6:	f7f9 fb9d 	bl	8003d14 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_13;
 800a5da:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 800a5de:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a5e0:	2302      	movs	r3, #2
 800a5e2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a5e4:	2300      	movs	r3, #0
 800a5e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800a5e8:	2303      	movs	r3, #3
 800a5ea:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800a5ec:	230b      	movs	r3, #11
 800a5ee:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800a5f0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800a5f4:	4619      	mov	r1, r3
 800a5f6:	480c      	ldr	r0, [pc, #48]	@ (800a628 <HAL_ETH_MspInit+0x17c>)
 800a5f8:	f7f9 fb8c 	bl	8003d14 <HAL_GPIO_Init>

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(ETH_IRQn, 5, 0);
 800a5fc:	2200      	movs	r2, #0
 800a5fe:	2105      	movs	r1, #5
 800a600:	203d      	movs	r0, #61	@ 0x3d
 800a602:	f7f8 f86f 	bl	80026e4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ETH_IRQn);
 800a606:	203d      	movs	r0, #61	@ 0x3d
 800a608:	f7f8 f888 	bl	800271c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }
}
 800a60c:	bf00      	nop
 800a60e:	3738      	adds	r7, #56	@ 0x38
 800a610:	46bd      	mov	sp, r7
 800a612:	bd80      	pop	{r7, pc}
 800a614:	40028000 	.word	0x40028000
 800a618:	40023800 	.word	0x40023800
 800a61c:	40020800 	.word	0x40020800
 800a620:	40020000 	.word	0x40020000
 800a624:	40020400 	.word	0x40020400
 800a628:	40021800 	.word	0x40021800

0800a62c <ETH_PHY_IO_Init>:
  * @brief  Initializes the MDIO interface GPIO and clocks.
  * @param  None
  * @retval 0 if OK, -1 if ERROR
  */
int32_t ETH_PHY_IO_Init(void)
{
 800a62c:	b580      	push	{r7, lr}
 800a62e:	af00      	add	r7, sp, #0
  /* We assume that MDIO GPIO configuration is already done
     in the ETH_MspInit() else it should be done here
  */

  /* Configure the MDIO Clock */
  HAL_ETH_SetMDIOClockRange(&heth);
 800a630:	4802      	ldr	r0, [pc, #8]	@ (800a63c <ETH_PHY_IO_Init+0x10>)
 800a632:	f7f8 fef3 	bl	800341c <HAL_ETH_SetMDIOClockRange>

  return 0;
 800a636:	2300      	movs	r3, #0
}
 800a638:	4618      	mov	r0, r3
 800a63a:	bd80      	pop	{r7, pc}
 800a63c:	20005148 	.word	0x20005148

0800a640 <ETH_PHY_IO_DeInit>:
  * @brief  De-Initializes the MDIO interface .
  * @param  None
  * @retval 0 if OK, -1 if ERROR
  */
int32_t ETH_PHY_IO_DeInit (void)
{
 800a640:	b480      	push	{r7}
 800a642:	af00      	add	r7, sp, #0
  return 0;
 800a644:	2300      	movs	r3, #0
}
 800a646:	4618      	mov	r0, r3
 800a648:	46bd      	mov	sp, r7
 800a64a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a64e:	4770      	bx	lr

0800a650 <ETH_PHY_IO_ReadReg>:
  * @param  RegAddr: PHY register address
  * @param  pRegVal: pointer to hold the register value
  * @retval 0 if OK -1 if Error
  */
int32_t ETH_PHY_IO_ReadReg(uint32_t DevAddr, uint32_t RegAddr, uint32_t *pRegVal)
{
 800a650:	b580      	push	{r7, lr}
 800a652:	b084      	sub	sp, #16
 800a654:	af00      	add	r7, sp, #0
 800a656:	60f8      	str	r0, [r7, #12]
 800a658:	60b9      	str	r1, [r7, #8]
 800a65a:	607a      	str	r2, [r7, #4]
  if(HAL_ETH_ReadPHYRegister(&heth, DevAddr, RegAddr, pRegVal) != HAL_OK)
 800a65c:	687b      	ldr	r3, [r7, #4]
 800a65e:	68ba      	ldr	r2, [r7, #8]
 800a660:	68f9      	ldr	r1, [r7, #12]
 800a662:	4807      	ldr	r0, [pc, #28]	@ (800a680 <ETH_PHY_IO_ReadReg+0x30>)
 800a664:	f7f8 fd34 	bl	80030d0 <HAL_ETH_ReadPHYRegister>
 800a668:	4603      	mov	r3, r0
 800a66a:	2b00      	cmp	r3, #0
 800a66c:	d002      	beq.n	800a674 <ETH_PHY_IO_ReadReg+0x24>
  {
    return -1;
 800a66e:	f04f 33ff 	mov.w	r3, #4294967295
 800a672:	e000      	b.n	800a676 <ETH_PHY_IO_ReadReg+0x26>
  }

  return 0;
 800a674:	2300      	movs	r3, #0
}
 800a676:	4618      	mov	r0, r3
 800a678:	3710      	adds	r7, #16
 800a67a:	46bd      	mov	sp, r7
 800a67c:	bd80      	pop	{r7, pc}
 800a67e:	bf00      	nop
 800a680:	20005148 	.word	0x20005148

0800a684 <ETH_PHY_IO_WriteReg>:
  * @param  RegAddr: PHY register address
  * @param  RegVal: Value to be written
  * @retval 0 if OK -1 if Error
  */
int32_t ETH_PHY_IO_WriteReg(uint32_t DevAddr, uint32_t RegAddr, uint32_t RegVal)
{
 800a684:	b580      	push	{r7, lr}
 800a686:	b084      	sub	sp, #16
 800a688:	af00      	add	r7, sp, #0
 800a68a:	60f8      	str	r0, [r7, #12]
 800a68c:	60b9      	str	r1, [r7, #8]
 800a68e:	607a      	str	r2, [r7, #4]
  if(HAL_ETH_WritePHYRegister(&heth, DevAddr, RegAddr, RegVal) != HAL_OK)
 800a690:	687b      	ldr	r3, [r7, #4]
 800a692:	68ba      	ldr	r2, [r7, #8]
 800a694:	68f9      	ldr	r1, [r7, #12]
 800a696:	4807      	ldr	r0, [pc, #28]	@ (800a6b4 <ETH_PHY_IO_WriteReg+0x30>)
 800a698:	f7f8 fd65 	bl	8003166 <HAL_ETH_WritePHYRegister>
 800a69c:	4603      	mov	r3, r0
 800a69e:	2b00      	cmp	r3, #0
 800a6a0:	d002      	beq.n	800a6a8 <ETH_PHY_IO_WriteReg+0x24>
  {
    return -1;
 800a6a2:	f04f 33ff 	mov.w	r3, #4294967295
 800a6a6:	e000      	b.n	800a6aa <ETH_PHY_IO_WriteReg+0x26>
  }

  return 0;
 800a6a8:	2300      	movs	r3, #0
}
 800a6aa:	4618      	mov	r0, r3
 800a6ac:	3710      	adds	r7, #16
 800a6ae:	46bd      	mov	sp, r7
 800a6b0:	bd80      	pop	{r7, pc}
 800a6b2:	bf00      	nop
 800a6b4:	20005148 	.word	0x20005148

0800a6b8 <ETH_PHY_IO_GetTick>:
/**
  * @brief  Get the time in millisecons used for internal PHY driver process.
  * @retval Time value
  */
int32_t ETH_PHY_IO_GetTick(void)
{
 800a6b8:	b580      	push	{r7, lr}
 800a6ba:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 800a6bc:	f7f7 ff1e 	bl	80024fc <HAL_GetTick>
 800a6c0:	4603      	mov	r3, r0
}
 800a6c2:	4618      	mov	r0, r3
 800a6c4:	bd80      	pop	{r7, pc}
	...

0800a6c8 <ethernet_link_thread>:
  * @brief  Check the ETH link state then update ETH driver and netif link accordingly.
  * @retval None
  */

void ethernet_link_thread(void const * argument)
{
 800a6c8:	b580      	push	{r7, lr}
 800a6ca:	b0a0      	sub	sp, #128	@ 0x80
 800a6cc:	af00      	add	r7, sp, #0
 800a6ce:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef MACConf = {0};
 800a6d0:	f107 0308 	add.w	r3, r7, #8
 800a6d4:	2264      	movs	r2, #100	@ 0x64
 800a6d6:	2100      	movs	r1, #0
 800a6d8:	4618      	mov	r0, r3
 800a6da:	f013 fdb8 	bl	801e24e <memset>
  int32_t PHYLinkState = 0;
 800a6de:	2300      	movs	r3, #0
 800a6e0:	673b      	str	r3, [r7, #112]	@ 0x70
  uint32_t linkchanged = 0U, speed = 0U, duplex = 0U;
 800a6e2:	2300      	movs	r3, #0
 800a6e4:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800a6e6:	2300      	movs	r3, #0
 800a6e8:	67bb      	str	r3, [r7, #120]	@ 0x78
 800a6ea:	2300      	movs	r3, #0
 800a6ec:	677b      	str	r3, [r7, #116]	@ 0x74

  struct netif *netif = (struct netif *) argument;
 800a6ee:	687b      	ldr	r3, [r7, #4]
 800a6f0:	66fb      	str	r3, [r7, #108]	@ 0x6c

/* USER CODE END ETH link init */

  for(;;)
  {
  PHYLinkState = LAN8742_GetLinkState(&LAN8742);
 800a6f2:	483a      	ldr	r0, [pc, #232]	@ (800a7dc <ethernet_link_thread+0x114>)
 800a6f4:	f7f7 fe5a 	bl	80023ac <LAN8742_GetLinkState>
 800a6f8:	6738      	str	r0, [r7, #112]	@ 0x70

  if(netif_is_link_up(netif) && (PHYLinkState <= LAN8742_STATUS_LINK_DOWN))
 800a6fa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a6fc:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800a700:	089b      	lsrs	r3, r3, #2
 800a702:	f003 0301 	and.w	r3, r3, #1
 800a706:	b2db      	uxtb	r3, r3
 800a708:	2b00      	cmp	r3, #0
 800a70a:	d00c      	beq.n	800a726 <ethernet_link_thread+0x5e>
 800a70c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800a70e:	2b01      	cmp	r3, #1
 800a710:	dc09      	bgt.n	800a726 <ethernet_link_thread+0x5e>
  {
    HAL_ETH_Stop_IT(&heth);
 800a712:	4833      	ldr	r0, [pc, #204]	@ (800a7e0 <ethernet_link_thread+0x118>)
 800a714:	f7f8 f992 	bl	8002a3c <HAL_ETH_Stop_IT>
    netif_set_down(netif);
 800a718:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800a71a:	f008 fd21 	bl	8013160 <netif_set_down>
    netif_set_link_down(netif);
 800a71e:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800a720:	f008 fd84 	bl	801322c <netif_set_link_down>
 800a724:	e055      	b.n	800a7d2 <ethernet_link_thread+0x10a>
  }
  else if(!netif_is_link_up(netif) && (PHYLinkState > LAN8742_STATUS_LINK_DOWN))
 800a726:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a728:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800a72c:	f003 0304 	and.w	r3, r3, #4
 800a730:	2b00      	cmp	r3, #0
 800a732:	d14e      	bne.n	800a7d2 <ethernet_link_thread+0x10a>
 800a734:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800a736:	2b01      	cmp	r3, #1
 800a738:	dd4b      	ble.n	800a7d2 <ethernet_link_thread+0x10a>
  {
    switch (PHYLinkState)
 800a73a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800a73c:	3b02      	subs	r3, #2
 800a73e:	2b03      	cmp	r3, #3
 800a740:	d82a      	bhi.n	800a798 <ethernet_link_thread+0xd0>
 800a742:	a201      	add	r2, pc, #4	@ (adr r2, 800a748 <ethernet_link_thread+0x80>)
 800a744:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a748:	0800a759 	.word	0x0800a759
 800a74c:	0800a76b 	.word	0x0800a76b
 800a750:	0800a77b 	.word	0x0800a77b
 800a754:	0800a78b 	.word	0x0800a78b
    {
    case LAN8742_STATUS_100MBITS_FULLDUPLEX:
      duplex = ETH_FULLDUPLEX_MODE;
 800a758:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800a75c:	677b      	str	r3, [r7, #116]	@ 0x74
      speed = ETH_SPEED_100M;
 800a75e:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800a762:	67bb      	str	r3, [r7, #120]	@ 0x78
      linkchanged = 1;
 800a764:	2301      	movs	r3, #1
 800a766:	67fb      	str	r3, [r7, #124]	@ 0x7c
      break;
 800a768:	e017      	b.n	800a79a <ethernet_link_thread+0xd2>
    case LAN8742_STATUS_100MBITS_HALFDUPLEX:
      duplex = ETH_HALFDUPLEX_MODE;
 800a76a:	2300      	movs	r3, #0
 800a76c:	677b      	str	r3, [r7, #116]	@ 0x74
      speed = ETH_SPEED_100M;
 800a76e:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800a772:	67bb      	str	r3, [r7, #120]	@ 0x78
      linkchanged = 1;
 800a774:	2301      	movs	r3, #1
 800a776:	67fb      	str	r3, [r7, #124]	@ 0x7c
      break;
 800a778:	e00f      	b.n	800a79a <ethernet_link_thread+0xd2>
    case LAN8742_STATUS_10MBITS_FULLDUPLEX:
      duplex = ETH_FULLDUPLEX_MODE;
 800a77a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800a77e:	677b      	str	r3, [r7, #116]	@ 0x74
      speed = ETH_SPEED_10M;
 800a780:	2300      	movs	r3, #0
 800a782:	67bb      	str	r3, [r7, #120]	@ 0x78
      linkchanged = 1;
 800a784:	2301      	movs	r3, #1
 800a786:	67fb      	str	r3, [r7, #124]	@ 0x7c
      break;
 800a788:	e007      	b.n	800a79a <ethernet_link_thread+0xd2>
    case LAN8742_STATUS_10MBITS_HALFDUPLEX:
      duplex = ETH_HALFDUPLEX_MODE;
 800a78a:	2300      	movs	r3, #0
 800a78c:	677b      	str	r3, [r7, #116]	@ 0x74
      speed = ETH_SPEED_10M;
 800a78e:	2300      	movs	r3, #0
 800a790:	67bb      	str	r3, [r7, #120]	@ 0x78
      linkchanged = 1;
 800a792:	2301      	movs	r3, #1
 800a794:	67fb      	str	r3, [r7, #124]	@ 0x7c
      break;
 800a796:	e000      	b.n	800a79a <ethernet_link_thread+0xd2>
    default:
      break;
 800a798:	bf00      	nop
    }

    if(linkchanged)
 800a79a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800a79c:	2b00      	cmp	r3, #0
 800a79e:	d018      	beq.n	800a7d2 <ethernet_link_thread+0x10a>
    {
      /* Get MAC Config MAC */
      HAL_ETH_GetMACConfig(&heth, &MACConf);
 800a7a0:	f107 0308 	add.w	r3, r7, #8
 800a7a4:	4619      	mov	r1, r3
 800a7a6:	480e      	ldr	r0, [pc, #56]	@ (800a7e0 <ethernet_link_thread+0x118>)
 800a7a8:	f7f8 fd26 	bl	80031f8 <HAL_ETH_GetMACConfig>
      MACConf.DuplexMode = duplex;
 800a7ac:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a7ae:	623b      	str	r3, [r7, #32]
      MACConf.Speed = speed;
 800a7b0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a7b2:	61fb      	str	r3, [r7, #28]
      HAL_ETH_SetMACConfig(&heth, &MACConf);
 800a7b4:	f107 0308 	add.w	r3, r7, #8
 800a7b8:	4619      	mov	r1, r3
 800a7ba:	4809      	ldr	r0, [pc, #36]	@ (800a7e0 <ethernet_link_thread+0x118>)
 800a7bc:	f7f8 fe13 	bl	80033e6 <HAL_ETH_SetMACConfig>
      HAL_ETH_Start_IT(&heth);
 800a7c0:	4807      	ldr	r0, [pc, #28]	@ (800a7e0 <ethernet_link_thread+0x118>)
 800a7c2:	f7f8 f8cb 	bl	800295c <HAL_ETH_Start_IT>
      netif_set_up(netif);
 800a7c6:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800a7c8:	f008 fc5e 	bl	8013088 <netif_set_up>
      netif_set_link_up(netif);
 800a7cc:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800a7ce:	f008 fcf9 	bl	80131c4 <netif_set_link_up>

/* USER CODE BEGIN ETH link Thread core code for User BSP */

/* USER CODE END ETH link Thread core code for User BSP */

    osDelay(100);
 800a7d2:	2064      	movs	r0, #100	@ 0x64
 800a7d4:	f002 f94d 	bl	800ca72 <osDelay>
  PHYLinkState = LAN8742_GetLinkState(&LAN8742);
 800a7d8:	e78b      	b.n	800a6f2 <ethernet_link_thread+0x2a>
 800a7da:	bf00      	nop
 800a7dc:	20005230 	.word	0x20005230
 800a7e0:	20005148 	.word	0x20005148

0800a7e4 <HAL_ETH_RxAllocateCallback>:
  }
}

void HAL_ETH_RxAllocateCallback(uint8_t **buff)
{
 800a7e4:	b580      	push	{r7, lr}
 800a7e6:	b086      	sub	sp, #24
 800a7e8:	af02      	add	r7, sp, #8
 800a7ea:	6078      	str	r0, [r7, #4]
/* USER CODE BEGIN HAL ETH RxAllocateCallback */
  struct pbuf_custom *p = LWIP_MEMPOOL_ALLOC(RX_POOL);
 800a7ec:	4812      	ldr	r0, [pc, #72]	@ (800a838 <HAL_ETH_RxAllocateCallback+0x54>)
 800a7ee:	f008 f9bf 	bl	8012b70 <memp_malloc_pool>
 800a7f2:	60f8      	str	r0, [r7, #12]
  if (p)
 800a7f4:	68fb      	ldr	r3, [r7, #12]
 800a7f6:	2b00      	cmp	r3, #0
 800a7f8:	d014      	beq.n	800a824 <HAL_ETH_RxAllocateCallback+0x40>
  {
    /* Get the buff from the struct pbuf address. */
    *buff = (uint8_t *)p + offsetof(RxBuff_t, buff);
 800a7fa:	68fb      	ldr	r3, [r7, #12]
 800a7fc:	f103 0220 	add.w	r2, r3, #32
 800a800:	687b      	ldr	r3, [r7, #4]
 800a802:	601a      	str	r2, [r3, #0]
    p->custom_free_function = pbuf_free_custom;
 800a804:	68fb      	ldr	r3, [r7, #12]
 800a806:	4a0d      	ldr	r2, [pc, #52]	@ (800a83c <HAL_ETH_RxAllocateCallback+0x58>)
 800a808:	611a      	str	r2, [r3, #16]
    /* Initialize the struct pbuf.
    * This must be performed whenever a buffer's allocated because it may be
    * changed by lwIP or the app, e.g., pbuf_free decrements ref. */
    pbuf_alloced_custom(PBUF_RAW, 0, PBUF_REF, p, *buff, ETH_RX_BUF_SIZE);
 800a80a:	687b      	ldr	r3, [r7, #4]
 800a80c:	681b      	ldr	r3, [r3, #0]
 800a80e:	f44f 62c0 	mov.w	r2, #1536	@ 0x600
 800a812:	9201      	str	r2, [sp, #4]
 800a814:	9300      	str	r3, [sp, #0]
 800a816:	68fb      	ldr	r3, [r7, #12]
 800a818:	2241      	movs	r2, #65	@ 0x41
 800a81a:	2100      	movs	r1, #0
 800a81c:	2000      	movs	r0, #0
 800a81e:	f008 ff29 	bl	8013674 <pbuf_alloced_custom>
  {
    RxAllocStatus = RX_ALLOC_ERROR;
    *buff = NULL;
  }
/* USER CODE END HAL ETH RxAllocateCallback */
}
 800a822:	e005      	b.n	800a830 <HAL_ETH_RxAllocateCallback+0x4c>
    RxAllocStatus = RX_ALLOC_ERROR;
 800a824:	4b06      	ldr	r3, [pc, #24]	@ (800a840 <HAL_ETH_RxAllocateCallback+0x5c>)
 800a826:	2201      	movs	r2, #1
 800a828:	701a      	strb	r2, [r3, #0]
    *buff = NULL;
 800a82a:	687b      	ldr	r3, [r7, #4]
 800a82c:	2200      	movs	r2, #0
 800a82e:	601a      	str	r2, [r3, #0]
}
 800a830:	bf00      	nop
 800a832:	3710      	adds	r7, #16
 800a834:	46bd      	mov	sp, r7
 800a836:	bd80      	pop	{r7, pc}
 800a838:	080229f4 	.word	0x080229f4
 800a83c:	0800a45d 	.word	0x0800a45d
 800a840:	2000513c 	.word	0x2000513c

0800a844 <HAL_ETH_RxLinkCallback>:

void HAL_ETH_RxLinkCallback(void **pStart, void **pEnd, uint8_t *buff, uint16_t Length)
{
 800a844:	b580      	push	{r7, lr}
 800a846:	b088      	sub	sp, #32
 800a848:	af00      	add	r7, sp, #0
 800a84a:	60f8      	str	r0, [r7, #12]
 800a84c:	60b9      	str	r1, [r7, #8]
 800a84e:	607a      	str	r2, [r7, #4]
 800a850:	807b      	strh	r3, [r7, #2]
/* USER CODE BEGIN HAL ETH RxLinkCallback */

  struct pbuf **ppStart = (struct pbuf **)pStart;
 800a852:	68fb      	ldr	r3, [r7, #12]
 800a854:	61bb      	str	r3, [r7, #24]
  struct pbuf **ppEnd = (struct pbuf **)pEnd;
 800a856:	68bb      	ldr	r3, [r7, #8]
 800a858:	617b      	str	r3, [r7, #20]
  struct pbuf *p = NULL;
 800a85a:	2300      	movs	r3, #0
 800a85c:	61fb      	str	r3, [r7, #28]

  /* Get the struct pbuf from the buff address. */
  p = (struct pbuf *)(buff - offsetof(RxBuff_t, buff));
 800a85e:	687b      	ldr	r3, [r7, #4]
 800a860:	3b20      	subs	r3, #32
 800a862:	61fb      	str	r3, [r7, #28]
  p->next = NULL;
 800a864:	69fb      	ldr	r3, [r7, #28]
 800a866:	2200      	movs	r2, #0
 800a868:	601a      	str	r2, [r3, #0]
  p->tot_len = 0;
 800a86a:	69fb      	ldr	r3, [r7, #28]
 800a86c:	2200      	movs	r2, #0
 800a86e:	811a      	strh	r2, [r3, #8]
  p->len = Length;
 800a870:	69fb      	ldr	r3, [r7, #28]
 800a872:	887a      	ldrh	r2, [r7, #2]
 800a874:	815a      	strh	r2, [r3, #10]

  /* Chain the buffer. */
  if (!*ppStart)
 800a876:	69bb      	ldr	r3, [r7, #24]
 800a878:	681b      	ldr	r3, [r3, #0]
 800a87a:	2b00      	cmp	r3, #0
 800a87c:	d103      	bne.n	800a886 <HAL_ETH_RxLinkCallback+0x42>
  {
    /* The first buffer of the packet. */
    *ppStart = p;
 800a87e:	69bb      	ldr	r3, [r7, #24]
 800a880:	69fa      	ldr	r2, [r7, #28]
 800a882:	601a      	str	r2, [r3, #0]
 800a884:	e003      	b.n	800a88e <HAL_ETH_RxLinkCallback+0x4a>
  }
  else
  {
    /* Chain the buffer to the end of the packet. */
    (*ppEnd)->next = p;
 800a886:	697b      	ldr	r3, [r7, #20]
 800a888:	681b      	ldr	r3, [r3, #0]
 800a88a:	69fa      	ldr	r2, [r7, #28]
 800a88c:	601a      	str	r2, [r3, #0]
  }
  *ppEnd  = p;
 800a88e:	697b      	ldr	r3, [r7, #20]
 800a890:	69fa      	ldr	r2, [r7, #28]
 800a892:	601a      	str	r2, [r3, #0]

  /* Update the total length of all the buffers of the chain. Each pbuf in the chain should have its tot_len
   * set to its own length, plus the length of all the following pbufs in the chain. */
  for (p = *ppStart; p != NULL; p = p->next)
 800a894:	69bb      	ldr	r3, [r7, #24]
 800a896:	681b      	ldr	r3, [r3, #0]
 800a898:	61fb      	str	r3, [r7, #28]
 800a89a:	e009      	b.n	800a8b0 <HAL_ETH_RxLinkCallback+0x6c>
  {
    p->tot_len += Length;
 800a89c:	69fb      	ldr	r3, [r7, #28]
 800a89e:	891a      	ldrh	r2, [r3, #8]
 800a8a0:	887b      	ldrh	r3, [r7, #2]
 800a8a2:	4413      	add	r3, r2
 800a8a4:	b29a      	uxth	r2, r3
 800a8a6:	69fb      	ldr	r3, [r7, #28]
 800a8a8:	811a      	strh	r2, [r3, #8]
  for (p = *ppStart; p != NULL; p = p->next)
 800a8aa:	69fb      	ldr	r3, [r7, #28]
 800a8ac:	681b      	ldr	r3, [r3, #0]
 800a8ae:	61fb      	str	r3, [r7, #28]
 800a8b0:	69fb      	ldr	r3, [r7, #28]
 800a8b2:	2b00      	cmp	r3, #0
 800a8b4:	d1f2      	bne.n	800a89c <HAL_ETH_RxLinkCallback+0x58>
  }

  /* Invalidate data cache because Rx DMA's writing to physical memory makes it stale. */
  SCB_InvalidateDCache_by_Addr((uint32_t *)buff, Length);
 800a8b6:	887b      	ldrh	r3, [r7, #2]
 800a8b8:	4619      	mov	r1, r3
 800a8ba:	6878      	ldr	r0, [r7, #4]
 800a8bc:	f7ff fade 	bl	8009e7c <SCB_InvalidateDCache_by_Addr>

/* USER CODE END HAL ETH RxLinkCallback */
}
 800a8c0:	bf00      	nop
 800a8c2:	3720      	adds	r7, #32
 800a8c4:	46bd      	mov	sp, r7
 800a8c6:	bd80      	pop	{r7, pc}

0800a8c8 <HAL_ETH_TxFreeCallback>:

void HAL_ETH_TxFreeCallback(uint32_t * buff)
{
 800a8c8:	b580      	push	{r7, lr}
 800a8ca:	b082      	sub	sp, #8
 800a8cc:	af00      	add	r7, sp, #0
 800a8ce:	6078      	str	r0, [r7, #4]
/* USER CODE BEGIN HAL ETH TxFreeCallback */

  pbuf_free((struct pbuf *)buff);
 800a8d0:	6878      	ldr	r0, [r7, #4]
 800a8d2:	f009 f889 	bl	80139e8 <pbuf_free>

/* USER CODE END HAL ETH TxFreeCallback */
}
 800a8d6:	bf00      	nop
 800a8d8:	3708      	adds	r7, #8
 800a8da:	46bd      	mov	sp, r7
 800a8dc:	bd80      	pop	{r7, pc}
	...

0800a8e0 <RMII_Thread>:
/* USER CODE BEGIN 8 */

/* USER CODE END 8 */

void RMII_Thread( void const * argument )
{
 800a8e0:	b580      	push	{r7, lr}
 800a8e2:	b082      	sub	sp, #8
 800a8e4:	af00      	add	r7, sp, #0
 800a8e6:	6078      	str	r0, [r7, #4]
  (void) argument;

  for(;;)
  {
    /* some unicast good packets are received */
    if(heth.Instance->MMCRGUFCR > 0U)
 800a8e8:	4b15      	ldr	r3, [pc, #84]	@ (800a940 <RMII_Thread+0x60>)
 800a8ea:	681b      	ldr	r3, [r3, #0]
 800a8ec:	f8d3 31c4 	ldr.w	r3, [r3, #452]	@ 0x1c4
 800a8f0:	2b00      	cmp	r3, #0
 800a8f2:	d003      	beq.n	800a8fc <RMII_Thread+0x1c>
    {
      /* RMII Init is OK: Delete the Thread */
      osThreadTerminate(NULL);
 800a8f4:	2000      	movs	r0, #0
 800a8f6:	f002 f8b0 	bl	800ca5a <osThreadTerminate>
 800a8fa:	e7f5      	b.n	800a8e8 <RMII_Thread+0x8>
    }
    else if(heth.Instance->MMCRFCECR > 10U)
 800a8fc:	4b10      	ldr	r3, [pc, #64]	@ (800a940 <RMII_Thread+0x60>)
 800a8fe:	681b      	ldr	r3, [r3, #0]
 800a900:	f8d3 3194 	ldr.w	r3, [r3, #404]	@ 0x194
 800a904:	2b0a      	cmp	r3, #10
 800a906:	d916      	bls.n	800a936 <RMII_Thread+0x56>
    {
      /* ETH received too many packets with CRC errors, resetting RMII */
      SYSCFG->PMC &= ~SYSCFG_PMC_MII_RMII_SEL;
 800a908:	4b0e      	ldr	r3, [pc, #56]	@ (800a944 <RMII_Thread+0x64>)
 800a90a:	685b      	ldr	r3, [r3, #4]
 800a90c:	4a0d      	ldr	r2, [pc, #52]	@ (800a944 <RMII_Thread+0x64>)
 800a90e:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800a912:	6053      	str	r3, [r2, #4]
      SYSCFG->PMC |= SYSCFG_PMC_MII_RMII_SEL;
 800a914:	4b0b      	ldr	r3, [pc, #44]	@ (800a944 <RMII_Thread+0x64>)
 800a916:	685b      	ldr	r3, [r3, #4]
 800a918:	4a0a      	ldr	r2, [pc, #40]	@ (800a944 <RMII_Thread+0x64>)
 800a91a:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800a91e:	6053      	str	r3, [r2, #4]

      heth.Instance->MMCCR |= ETH_MMCCR_CR;
 800a920:	4b07      	ldr	r3, [pc, #28]	@ (800a940 <RMII_Thread+0x60>)
 800a922:	681b      	ldr	r3, [r3, #0]
 800a924:	f8d3 2100 	ldr.w	r2, [r3, #256]	@ 0x100
 800a928:	4b05      	ldr	r3, [pc, #20]	@ (800a940 <RMII_Thread+0x60>)
 800a92a:	681b      	ldr	r3, [r3, #0]
 800a92c:	f042 0201 	orr.w	r2, r2, #1
 800a930:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
 800a934:	e7d8      	b.n	800a8e8 <RMII_Thread+0x8>
    }
    else
    {
      /* Delay 200 ms */
      osDelay(200);
 800a936:	20c8      	movs	r0, #200	@ 0xc8
 800a938:	f002 f89b 	bl	800ca72 <osDelay>
    if(heth.Instance->MMCRGUFCR > 0U)
 800a93c:	e7d4      	b.n	800a8e8 <RMII_Thread+0x8>
 800a93e:	bf00      	nop
 800a940:	20005148 	.word	0x20005148
 800a944:	40013800 	.word	0x40013800

0800a948 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800a948:	b580      	push	{r7, lr}
 800a94a:	b084      	sub	sp, #16
 800a94c:	af00      	add	r7, sp, #0
 800a94e:	6078      	str	r0, [r7, #4]
 800a950:	460b      	mov	r3, r1
 800a952:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800a954:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 800a958:	f013 fa1a 	bl	801dd90 <malloc>
 800a95c:	4603      	mov	r3, r0
 800a95e:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800a960:	68fb      	ldr	r3, [r7, #12]
 800a962:	2b00      	cmp	r3, #0
 800a964:	d109      	bne.n	800a97a <USBD_CDC_Init+0x32>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800a966:	687b      	ldr	r3, [r7, #4]
 800a968:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a96c:	687b      	ldr	r3, [r7, #4]
 800a96e:	32b0      	adds	r2, #176	@ 0xb0
 800a970:	2100      	movs	r1, #0
 800a972:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 800a976:	2302      	movs	r3, #2
 800a978:	e0d4      	b.n	800ab24 <USBD_CDC_Init+0x1dc>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 800a97a:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 800a97e:	2100      	movs	r1, #0
 800a980:	68f8      	ldr	r0, [r7, #12]
 800a982:	f013 fc64 	bl	801e24e <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 800a986:	687b      	ldr	r3, [r7, #4]
 800a988:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a98c:	687b      	ldr	r3, [r7, #4]
 800a98e:	32b0      	adds	r2, #176	@ 0xb0
 800a990:	68f9      	ldr	r1, [r7, #12]
 800a992:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 800a996:	687b      	ldr	r3, [r7, #4]
 800a998:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a99c:	687b      	ldr	r3, [r7, #4]
 800a99e:	32b0      	adds	r2, #176	@ 0xb0
 800a9a0:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800a9a4:	687b      	ldr	r3, [r7, #4]
 800a9a6:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a9aa:	687b      	ldr	r3, [r7, #4]
 800a9ac:	7c1b      	ldrb	r3, [r3, #16]
 800a9ae:	2b00      	cmp	r3, #0
 800a9b0:	d138      	bne.n	800aa24 <USBD_CDC_Init+0xdc>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800a9b2:	4b5e      	ldr	r3, [pc, #376]	@ (800ab2c <USBD_CDC_Init+0x1e4>)
 800a9b4:	7819      	ldrb	r1, [r3, #0]
 800a9b6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800a9ba:	2202      	movs	r2, #2
 800a9bc:	6878      	ldr	r0, [r7, #4]
 800a9be:	f013 f844 	bl	801da4a <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800a9c2:	4b5a      	ldr	r3, [pc, #360]	@ (800ab2c <USBD_CDC_Init+0x1e4>)
 800a9c4:	781b      	ldrb	r3, [r3, #0]
 800a9c6:	f003 020f 	and.w	r2, r3, #15
 800a9ca:	6879      	ldr	r1, [r7, #4]
 800a9cc:	4613      	mov	r3, r2
 800a9ce:	009b      	lsls	r3, r3, #2
 800a9d0:	4413      	add	r3, r2
 800a9d2:	009b      	lsls	r3, r3, #2
 800a9d4:	440b      	add	r3, r1
 800a9d6:	3324      	adds	r3, #36	@ 0x24
 800a9d8:	2201      	movs	r2, #1
 800a9da:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800a9dc:	4b54      	ldr	r3, [pc, #336]	@ (800ab30 <USBD_CDC_Init+0x1e8>)
 800a9de:	7819      	ldrb	r1, [r3, #0]
 800a9e0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800a9e4:	2202      	movs	r2, #2
 800a9e6:	6878      	ldr	r0, [r7, #4]
 800a9e8:	f013 f82f 	bl	801da4a <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800a9ec:	4b50      	ldr	r3, [pc, #320]	@ (800ab30 <USBD_CDC_Init+0x1e8>)
 800a9ee:	781b      	ldrb	r3, [r3, #0]
 800a9f0:	f003 020f 	and.w	r2, r3, #15
 800a9f4:	6879      	ldr	r1, [r7, #4]
 800a9f6:	4613      	mov	r3, r2
 800a9f8:	009b      	lsls	r3, r3, #2
 800a9fa:	4413      	add	r3, r2
 800a9fc:	009b      	lsls	r3, r3, #2
 800a9fe:	440b      	add	r3, r1
 800aa00:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800aa04:	2201      	movs	r2, #1
 800aa06:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800aa08:	4b4a      	ldr	r3, [pc, #296]	@ (800ab34 <USBD_CDC_Init+0x1ec>)
 800aa0a:	781b      	ldrb	r3, [r3, #0]
 800aa0c:	f003 020f 	and.w	r2, r3, #15
 800aa10:	6879      	ldr	r1, [r7, #4]
 800aa12:	4613      	mov	r3, r2
 800aa14:	009b      	lsls	r3, r3, #2
 800aa16:	4413      	add	r3, r2
 800aa18:	009b      	lsls	r3, r3, #2
 800aa1a:	440b      	add	r3, r1
 800aa1c:	3326      	adds	r3, #38	@ 0x26
 800aa1e:	2210      	movs	r2, #16
 800aa20:	801a      	strh	r2, [r3, #0]
 800aa22:	e035      	b.n	800aa90 <USBD_CDC_Init+0x148>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800aa24:	4b41      	ldr	r3, [pc, #260]	@ (800ab2c <USBD_CDC_Init+0x1e4>)
 800aa26:	7819      	ldrb	r1, [r3, #0]
 800aa28:	2340      	movs	r3, #64	@ 0x40
 800aa2a:	2202      	movs	r2, #2
 800aa2c:	6878      	ldr	r0, [r7, #4]
 800aa2e:	f013 f80c 	bl	801da4a <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800aa32:	4b3e      	ldr	r3, [pc, #248]	@ (800ab2c <USBD_CDC_Init+0x1e4>)
 800aa34:	781b      	ldrb	r3, [r3, #0]
 800aa36:	f003 020f 	and.w	r2, r3, #15
 800aa3a:	6879      	ldr	r1, [r7, #4]
 800aa3c:	4613      	mov	r3, r2
 800aa3e:	009b      	lsls	r3, r3, #2
 800aa40:	4413      	add	r3, r2
 800aa42:	009b      	lsls	r3, r3, #2
 800aa44:	440b      	add	r3, r1
 800aa46:	3324      	adds	r3, #36	@ 0x24
 800aa48:	2201      	movs	r2, #1
 800aa4a:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800aa4c:	4b38      	ldr	r3, [pc, #224]	@ (800ab30 <USBD_CDC_Init+0x1e8>)
 800aa4e:	7819      	ldrb	r1, [r3, #0]
 800aa50:	2340      	movs	r3, #64	@ 0x40
 800aa52:	2202      	movs	r2, #2
 800aa54:	6878      	ldr	r0, [r7, #4]
 800aa56:	f012 fff8 	bl	801da4a <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800aa5a:	4b35      	ldr	r3, [pc, #212]	@ (800ab30 <USBD_CDC_Init+0x1e8>)
 800aa5c:	781b      	ldrb	r3, [r3, #0]
 800aa5e:	f003 020f 	and.w	r2, r3, #15
 800aa62:	6879      	ldr	r1, [r7, #4]
 800aa64:	4613      	mov	r3, r2
 800aa66:	009b      	lsls	r3, r3, #2
 800aa68:	4413      	add	r3, r2
 800aa6a:	009b      	lsls	r3, r3, #2
 800aa6c:	440b      	add	r3, r1
 800aa6e:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800aa72:	2201      	movs	r2, #1
 800aa74:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800aa76:	4b2f      	ldr	r3, [pc, #188]	@ (800ab34 <USBD_CDC_Init+0x1ec>)
 800aa78:	781b      	ldrb	r3, [r3, #0]
 800aa7a:	f003 020f 	and.w	r2, r3, #15
 800aa7e:	6879      	ldr	r1, [r7, #4]
 800aa80:	4613      	mov	r3, r2
 800aa82:	009b      	lsls	r3, r3, #2
 800aa84:	4413      	add	r3, r2
 800aa86:	009b      	lsls	r3, r3, #2
 800aa88:	440b      	add	r3, r1
 800aa8a:	3326      	adds	r3, #38	@ 0x26
 800aa8c:	2210      	movs	r2, #16
 800aa8e:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800aa90:	4b28      	ldr	r3, [pc, #160]	@ (800ab34 <USBD_CDC_Init+0x1ec>)
 800aa92:	7819      	ldrb	r1, [r3, #0]
 800aa94:	2308      	movs	r3, #8
 800aa96:	2203      	movs	r2, #3
 800aa98:	6878      	ldr	r0, [r7, #4]
 800aa9a:	f012 ffd6 	bl	801da4a <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 800aa9e:	4b25      	ldr	r3, [pc, #148]	@ (800ab34 <USBD_CDC_Init+0x1ec>)
 800aaa0:	781b      	ldrb	r3, [r3, #0]
 800aaa2:	f003 020f 	and.w	r2, r3, #15
 800aaa6:	6879      	ldr	r1, [r7, #4]
 800aaa8:	4613      	mov	r3, r2
 800aaaa:	009b      	lsls	r3, r3, #2
 800aaac:	4413      	add	r3, r2
 800aaae:	009b      	lsls	r3, r3, #2
 800aab0:	440b      	add	r3, r1
 800aab2:	3324      	adds	r3, #36	@ 0x24
 800aab4:	2201      	movs	r2, #1
 800aab6:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 800aab8:	68fb      	ldr	r3, [r7, #12]
 800aaba:	2200      	movs	r2, #0
 800aabc:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 800aac0:	687b      	ldr	r3, [r7, #4]
 800aac2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800aac6:	687a      	ldr	r2, [r7, #4]
 800aac8:	33b0      	adds	r3, #176	@ 0xb0
 800aaca:	009b      	lsls	r3, r3, #2
 800aacc:	4413      	add	r3, r2
 800aace:	685b      	ldr	r3, [r3, #4]
 800aad0:	681b      	ldr	r3, [r3, #0]
 800aad2:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800aad4:	68fb      	ldr	r3, [r7, #12]
 800aad6:	2200      	movs	r2, #0
 800aad8:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 800aadc:	68fb      	ldr	r3, [r7, #12]
 800aade:	2200      	movs	r2, #0
 800aae0:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 800aae4:	68fb      	ldr	r3, [r7, #12]
 800aae6:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 800aaea:	2b00      	cmp	r3, #0
 800aaec:	d101      	bne.n	800aaf2 <USBD_CDC_Init+0x1aa>
  {
    return (uint8_t)USBD_EMEM;
 800aaee:	2302      	movs	r3, #2
 800aaf0:	e018      	b.n	800ab24 <USBD_CDC_Init+0x1dc>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800aaf2:	687b      	ldr	r3, [r7, #4]
 800aaf4:	7c1b      	ldrb	r3, [r3, #16]
 800aaf6:	2b00      	cmp	r3, #0
 800aaf8:	d10a      	bne.n	800ab10 <USBD_CDC_Init+0x1c8>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800aafa:	4b0d      	ldr	r3, [pc, #52]	@ (800ab30 <USBD_CDC_Init+0x1e8>)
 800aafc:	7819      	ldrb	r1, [r3, #0]
 800aafe:	68fb      	ldr	r3, [r7, #12]
 800ab00:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800ab04:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800ab08:	6878      	ldr	r0, [r7, #4]
 800ab0a:	f013 f88d 	bl	801dc28 <USBD_LL_PrepareReceive>
 800ab0e:	e008      	b.n	800ab22 <USBD_CDC_Init+0x1da>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800ab10:	4b07      	ldr	r3, [pc, #28]	@ (800ab30 <USBD_CDC_Init+0x1e8>)
 800ab12:	7819      	ldrb	r1, [r3, #0]
 800ab14:	68fb      	ldr	r3, [r7, #12]
 800ab16:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800ab1a:	2340      	movs	r3, #64	@ 0x40
 800ab1c:	6878      	ldr	r0, [r7, #4]
 800ab1e:	f013 f883 	bl	801dc28 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800ab22:	2300      	movs	r3, #0
}
 800ab24:	4618      	mov	r0, r3
 800ab26:	3710      	adds	r7, #16
 800ab28:	46bd      	mov	sp, r7
 800ab2a:	bd80      	pop	{r7, pc}
 800ab2c:	200000af 	.word	0x200000af
 800ab30:	200000b0 	.word	0x200000b0
 800ab34:	200000b1 	.word	0x200000b1

0800ab38 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800ab38:	b580      	push	{r7, lr}
 800ab3a:	b082      	sub	sp, #8
 800ab3c:	af00      	add	r7, sp, #0
 800ab3e:	6078      	str	r0, [r7, #4]
 800ab40:	460b      	mov	r3, r1
 800ab42:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 800ab44:	4b3a      	ldr	r3, [pc, #232]	@ (800ac30 <USBD_CDC_DeInit+0xf8>)
 800ab46:	781b      	ldrb	r3, [r3, #0]
 800ab48:	4619      	mov	r1, r3
 800ab4a:	6878      	ldr	r0, [r7, #4]
 800ab4c:	f012 ffa3 	bl	801da96 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 800ab50:	4b37      	ldr	r3, [pc, #220]	@ (800ac30 <USBD_CDC_DeInit+0xf8>)
 800ab52:	781b      	ldrb	r3, [r3, #0]
 800ab54:	f003 020f 	and.w	r2, r3, #15
 800ab58:	6879      	ldr	r1, [r7, #4]
 800ab5a:	4613      	mov	r3, r2
 800ab5c:	009b      	lsls	r3, r3, #2
 800ab5e:	4413      	add	r3, r2
 800ab60:	009b      	lsls	r3, r3, #2
 800ab62:	440b      	add	r3, r1
 800ab64:	3324      	adds	r3, #36	@ 0x24
 800ab66:	2200      	movs	r2, #0
 800ab68:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 800ab6a:	4b32      	ldr	r3, [pc, #200]	@ (800ac34 <USBD_CDC_DeInit+0xfc>)
 800ab6c:	781b      	ldrb	r3, [r3, #0]
 800ab6e:	4619      	mov	r1, r3
 800ab70:	6878      	ldr	r0, [r7, #4]
 800ab72:	f012 ff90 	bl	801da96 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 800ab76:	4b2f      	ldr	r3, [pc, #188]	@ (800ac34 <USBD_CDC_DeInit+0xfc>)
 800ab78:	781b      	ldrb	r3, [r3, #0]
 800ab7a:	f003 020f 	and.w	r2, r3, #15
 800ab7e:	6879      	ldr	r1, [r7, #4]
 800ab80:	4613      	mov	r3, r2
 800ab82:	009b      	lsls	r3, r3, #2
 800ab84:	4413      	add	r3, r2
 800ab86:	009b      	lsls	r3, r3, #2
 800ab88:	440b      	add	r3, r1
 800ab8a:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800ab8e:	2200      	movs	r2, #0
 800ab90:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 800ab92:	4b29      	ldr	r3, [pc, #164]	@ (800ac38 <USBD_CDC_DeInit+0x100>)
 800ab94:	781b      	ldrb	r3, [r3, #0]
 800ab96:	4619      	mov	r1, r3
 800ab98:	6878      	ldr	r0, [r7, #4]
 800ab9a:	f012 ff7c 	bl	801da96 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 800ab9e:	4b26      	ldr	r3, [pc, #152]	@ (800ac38 <USBD_CDC_DeInit+0x100>)
 800aba0:	781b      	ldrb	r3, [r3, #0]
 800aba2:	f003 020f 	and.w	r2, r3, #15
 800aba6:	6879      	ldr	r1, [r7, #4]
 800aba8:	4613      	mov	r3, r2
 800abaa:	009b      	lsls	r3, r3, #2
 800abac:	4413      	add	r3, r2
 800abae:	009b      	lsls	r3, r3, #2
 800abb0:	440b      	add	r3, r1
 800abb2:	3324      	adds	r3, #36	@ 0x24
 800abb4:	2200      	movs	r2, #0
 800abb6:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 800abb8:	4b1f      	ldr	r3, [pc, #124]	@ (800ac38 <USBD_CDC_DeInit+0x100>)
 800abba:	781b      	ldrb	r3, [r3, #0]
 800abbc:	f003 020f 	and.w	r2, r3, #15
 800abc0:	6879      	ldr	r1, [r7, #4]
 800abc2:	4613      	mov	r3, r2
 800abc4:	009b      	lsls	r3, r3, #2
 800abc6:	4413      	add	r3, r2
 800abc8:	009b      	lsls	r3, r3, #2
 800abca:	440b      	add	r3, r1
 800abcc:	3326      	adds	r3, #38	@ 0x26
 800abce:	2200      	movs	r2, #0
 800abd0:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 800abd2:	687b      	ldr	r3, [r7, #4]
 800abd4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800abd8:	687b      	ldr	r3, [r7, #4]
 800abda:	32b0      	adds	r2, #176	@ 0xb0
 800abdc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800abe0:	2b00      	cmp	r3, #0
 800abe2:	d01f      	beq.n	800ac24 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 800abe4:	687b      	ldr	r3, [r7, #4]
 800abe6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800abea:	687a      	ldr	r2, [r7, #4]
 800abec:	33b0      	adds	r3, #176	@ 0xb0
 800abee:	009b      	lsls	r3, r3, #2
 800abf0:	4413      	add	r3, r2
 800abf2:	685b      	ldr	r3, [r3, #4]
 800abf4:	685b      	ldr	r3, [r3, #4]
 800abf6:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 800abf8:	687b      	ldr	r3, [r7, #4]
 800abfa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800abfe:	687b      	ldr	r3, [r7, #4]
 800ac00:	32b0      	adds	r2, #176	@ 0xb0
 800ac02:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ac06:	4618      	mov	r0, r3
 800ac08:	f013 f8ca 	bl	801dda0 <free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800ac0c:	687b      	ldr	r3, [r7, #4]
 800ac0e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ac12:	687b      	ldr	r3, [r7, #4]
 800ac14:	32b0      	adds	r2, #176	@ 0xb0
 800ac16:	2100      	movs	r1, #0
 800ac18:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 800ac1c:	687b      	ldr	r3, [r7, #4]
 800ac1e:	2200      	movs	r2, #0
 800ac20:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 800ac24:	2300      	movs	r3, #0
}
 800ac26:	4618      	mov	r0, r3
 800ac28:	3708      	adds	r7, #8
 800ac2a:	46bd      	mov	sp, r7
 800ac2c:	bd80      	pop	{r7, pc}
 800ac2e:	bf00      	nop
 800ac30:	200000af 	.word	0x200000af
 800ac34:	200000b0 	.word	0x200000b0
 800ac38:	200000b1 	.word	0x200000b1

0800ac3c <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800ac3c:	b580      	push	{r7, lr}
 800ac3e:	b086      	sub	sp, #24
 800ac40:	af00      	add	r7, sp, #0
 800ac42:	6078      	str	r0, [r7, #4]
 800ac44:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800ac46:	687b      	ldr	r3, [r7, #4]
 800ac48:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ac4c:	687b      	ldr	r3, [r7, #4]
 800ac4e:	32b0      	adds	r2, #176	@ 0xb0
 800ac50:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ac54:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800ac56:	2300      	movs	r3, #0
 800ac58:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800ac5a:	2300      	movs	r3, #0
 800ac5c:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800ac5e:	2300      	movs	r3, #0
 800ac60:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800ac62:	693b      	ldr	r3, [r7, #16]
 800ac64:	2b00      	cmp	r3, #0
 800ac66:	d101      	bne.n	800ac6c <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 800ac68:	2303      	movs	r3, #3
 800ac6a:	e0bf      	b.n	800adec <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800ac6c:	683b      	ldr	r3, [r7, #0]
 800ac6e:	781b      	ldrb	r3, [r3, #0]
 800ac70:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800ac74:	2b00      	cmp	r3, #0
 800ac76:	d050      	beq.n	800ad1a <USBD_CDC_Setup+0xde>
 800ac78:	2b20      	cmp	r3, #32
 800ac7a:	f040 80af 	bne.w	800addc <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800ac7e:	683b      	ldr	r3, [r7, #0]
 800ac80:	88db      	ldrh	r3, [r3, #6]
 800ac82:	2b00      	cmp	r3, #0
 800ac84:	d03a      	beq.n	800acfc <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800ac86:	683b      	ldr	r3, [r7, #0]
 800ac88:	781b      	ldrb	r3, [r3, #0]
 800ac8a:	b25b      	sxtb	r3, r3
 800ac8c:	2b00      	cmp	r3, #0
 800ac8e:	da1b      	bge.n	800acc8 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800ac90:	687b      	ldr	r3, [r7, #4]
 800ac92:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800ac96:	687a      	ldr	r2, [r7, #4]
 800ac98:	33b0      	adds	r3, #176	@ 0xb0
 800ac9a:	009b      	lsls	r3, r3, #2
 800ac9c:	4413      	add	r3, r2
 800ac9e:	685b      	ldr	r3, [r3, #4]
 800aca0:	689b      	ldr	r3, [r3, #8]
 800aca2:	683a      	ldr	r2, [r7, #0]
 800aca4:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 800aca6:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800aca8:	683a      	ldr	r2, [r7, #0]
 800acaa:	88d2      	ldrh	r2, [r2, #6]
 800acac:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800acae:	683b      	ldr	r3, [r7, #0]
 800acb0:	88db      	ldrh	r3, [r3, #6]
 800acb2:	2b07      	cmp	r3, #7
 800acb4:	bf28      	it	cs
 800acb6:	2307      	movcs	r3, #7
 800acb8:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800acba:	693b      	ldr	r3, [r7, #16]
 800acbc:	89fa      	ldrh	r2, [r7, #14]
 800acbe:	4619      	mov	r1, r3
 800acc0:	6878      	ldr	r0, [r7, #4]
 800acc2:	f001 fdbd 	bl	800c840 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 800acc6:	e090      	b.n	800adea <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 800acc8:	683b      	ldr	r3, [r7, #0]
 800acca:	785a      	ldrb	r2, [r3, #1]
 800accc:	693b      	ldr	r3, [r7, #16]
 800acce:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 800acd2:	683b      	ldr	r3, [r7, #0]
 800acd4:	88db      	ldrh	r3, [r3, #6]
 800acd6:	2b3f      	cmp	r3, #63	@ 0x3f
 800acd8:	d803      	bhi.n	800ace2 <USBD_CDC_Setup+0xa6>
 800acda:	683b      	ldr	r3, [r7, #0]
 800acdc:	88db      	ldrh	r3, [r3, #6]
 800acde:	b2da      	uxtb	r2, r3
 800ace0:	e000      	b.n	800ace4 <USBD_CDC_Setup+0xa8>
 800ace2:	2240      	movs	r2, #64	@ 0x40
 800ace4:	693b      	ldr	r3, [r7, #16]
 800ace6:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 800acea:	6939      	ldr	r1, [r7, #16]
 800acec:	693b      	ldr	r3, [r7, #16]
 800acee:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 800acf2:	461a      	mov	r2, r3
 800acf4:	6878      	ldr	r0, [r7, #4]
 800acf6:	f001 fdcf 	bl	800c898 <USBD_CtlPrepareRx>
      break;
 800acfa:	e076      	b.n	800adea <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800acfc:	687b      	ldr	r3, [r7, #4]
 800acfe:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800ad02:	687a      	ldr	r2, [r7, #4]
 800ad04:	33b0      	adds	r3, #176	@ 0xb0
 800ad06:	009b      	lsls	r3, r3, #2
 800ad08:	4413      	add	r3, r2
 800ad0a:	685b      	ldr	r3, [r3, #4]
 800ad0c:	689b      	ldr	r3, [r3, #8]
 800ad0e:	683a      	ldr	r2, [r7, #0]
 800ad10:	7850      	ldrb	r0, [r2, #1]
 800ad12:	2200      	movs	r2, #0
 800ad14:	6839      	ldr	r1, [r7, #0]
 800ad16:	4798      	blx	r3
      break;
 800ad18:	e067      	b.n	800adea <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800ad1a:	683b      	ldr	r3, [r7, #0]
 800ad1c:	785b      	ldrb	r3, [r3, #1]
 800ad1e:	2b0b      	cmp	r3, #11
 800ad20:	d851      	bhi.n	800adc6 <USBD_CDC_Setup+0x18a>
 800ad22:	a201      	add	r2, pc, #4	@ (adr r2, 800ad28 <USBD_CDC_Setup+0xec>)
 800ad24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ad28:	0800ad59 	.word	0x0800ad59
 800ad2c:	0800add5 	.word	0x0800add5
 800ad30:	0800adc7 	.word	0x0800adc7
 800ad34:	0800adc7 	.word	0x0800adc7
 800ad38:	0800adc7 	.word	0x0800adc7
 800ad3c:	0800adc7 	.word	0x0800adc7
 800ad40:	0800adc7 	.word	0x0800adc7
 800ad44:	0800adc7 	.word	0x0800adc7
 800ad48:	0800adc7 	.word	0x0800adc7
 800ad4c:	0800adc7 	.word	0x0800adc7
 800ad50:	0800ad83 	.word	0x0800ad83
 800ad54:	0800adad 	.word	0x0800adad
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ad58:	687b      	ldr	r3, [r7, #4]
 800ad5a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ad5e:	b2db      	uxtb	r3, r3
 800ad60:	2b03      	cmp	r3, #3
 800ad62:	d107      	bne.n	800ad74 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800ad64:	f107 030a 	add.w	r3, r7, #10
 800ad68:	2202      	movs	r2, #2
 800ad6a:	4619      	mov	r1, r3
 800ad6c:	6878      	ldr	r0, [r7, #4]
 800ad6e:	f001 fd67 	bl	800c840 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800ad72:	e032      	b.n	800adda <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800ad74:	6839      	ldr	r1, [r7, #0]
 800ad76:	6878      	ldr	r0, [r7, #4]
 800ad78:	f001 fce5 	bl	800c746 <USBD_CtlError>
            ret = USBD_FAIL;
 800ad7c:	2303      	movs	r3, #3
 800ad7e:	75fb      	strb	r3, [r7, #23]
          break;
 800ad80:	e02b      	b.n	800adda <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ad82:	687b      	ldr	r3, [r7, #4]
 800ad84:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ad88:	b2db      	uxtb	r3, r3
 800ad8a:	2b03      	cmp	r3, #3
 800ad8c:	d107      	bne.n	800ad9e <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800ad8e:	f107 030d 	add.w	r3, r7, #13
 800ad92:	2201      	movs	r2, #1
 800ad94:	4619      	mov	r1, r3
 800ad96:	6878      	ldr	r0, [r7, #4]
 800ad98:	f001 fd52 	bl	800c840 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800ad9c:	e01d      	b.n	800adda <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800ad9e:	6839      	ldr	r1, [r7, #0]
 800ada0:	6878      	ldr	r0, [r7, #4]
 800ada2:	f001 fcd0 	bl	800c746 <USBD_CtlError>
            ret = USBD_FAIL;
 800ada6:	2303      	movs	r3, #3
 800ada8:	75fb      	strb	r3, [r7, #23]
          break;
 800adaa:	e016      	b.n	800adda <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800adac:	687b      	ldr	r3, [r7, #4]
 800adae:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800adb2:	b2db      	uxtb	r3, r3
 800adb4:	2b03      	cmp	r3, #3
 800adb6:	d00f      	beq.n	800add8 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 800adb8:	6839      	ldr	r1, [r7, #0]
 800adba:	6878      	ldr	r0, [r7, #4]
 800adbc:	f001 fcc3 	bl	800c746 <USBD_CtlError>
            ret = USBD_FAIL;
 800adc0:	2303      	movs	r3, #3
 800adc2:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800adc4:	e008      	b.n	800add8 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800adc6:	6839      	ldr	r1, [r7, #0]
 800adc8:	6878      	ldr	r0, [r7, #4]
 800adca:	f001 fcbc 	bl	800c746 <USBD_CtlError>
          ret = USBD_FAIL;
 800adce:	2303      	movs	r3, #3
 800add0:	75fb      	strb	r3, [r7, #23]
          break;
 800add2:	e002      	b.n	800adda <USBD_CDC_Setup+0x19e>
          break;
 800add4:	bf00      	nop
 800add6:	e008      	b.n	800adea <USBD_CDC_Setup+0x1ae>
          break;
 800add8:	bf00      	nop
      }
      break;
 800adda:	e006      	b.n	800adea <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 800addc:	6839      	ldr	r1, [r7, #0]
 800adde:	6878      	ldr	r0, [r7, #4]
 800ade0:	f001 fcb1 	bl	800c746 <USBD_CtlError>
      ret = USBD_FAIL;
 800ade4:	2303      	movs	r3, #3
 800ade6:	75fb      	strb	r3, [r7, #23]
      break;
 800ade8:	bf00      	nop
  }

  return (uint8_t)ret;
 800adea:	7dfb      	ldrb	r3, [r7, #23]
}
 800adec:	4618      	mov	r0, r3
 800adee:	3718      	adds	r7, #24
 800adf0:	46bd      	mov	sp, r7
 800adf2:	bd80      	pop	{r7, pc}

0800adf4 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800adf4:	b580      	push	{r7, lr}
 800adf6:	b084      	sub	sp, #16
 800adf8:	af00      	add	r7, sp, #0
 800adfa:	6078      	str	r0, [r7, #4]
 800adfc:	460b      	mov	r3, r1
 800adfe:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 800ae00:	687b      	ldr	r3, [r7, #4]
 800ae02:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800ae06:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800ae08:	687b      	ldr	r3, [r7, #4]
 800ae0a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ae0e:	687b      	ldr	r3, [r7, #4]
 800ae10:	32b0      	adds	r2, #176	@ 0xb0
 800ae12:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ae16:	2b00      	cmp	r3, #0
 800ae18:	d101      	bne.n	800ae1e <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 800ae1a:	2303      	movs	r3, #3
 800ae1c:	e065      	b.n	800aeea <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800ae1e:	687b      	ldr	r3, [r7, #4]
 800ae20:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ae24:	687b      	ldr	r3, [r7, #4]
 800ae26:	32b0      	adds	r2, #176	@ 0xb0
 800ae28:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ae2c:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800ae2e:	78fb      	ldrb	r3, [r7, #3]
 800ae30:	f003 020f 	and.w	r2, r3, #15
 800ae34:	6879      	ldr	r1, [r7, #4]
 800ae36:	4613      	mov	r3, r2
 800ae38:	009b      	lsls	r3, r3, #2
 800ae3a:	4413      	add	r3, r2
 800ae3c:	009b      	lsls	r3, r3, #2
 800ae3e:	440b      	add	r3, r1
 800ae40:	3318      	adds	r3, #24
 800ae42:	681b      	ldr	r3, [r3, #0]
 800ae44:	2b00      	cmp	r3, #0
 800ae46:	d02f      	beq.n	800aea8 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 800ae48:	78fb      	ldrb	r3, [r7, #3]
 800ae4a:	f003 020f 	and.w	r2, r3, #15
 800ae4e:	6879      	ldr	r1, [r7, #4]
 800ae50:	4613      	mov	r3, r2
 800ae52:	009b      	lsls	r3, r3, #2
 800ae54:	4413      	add	r3, r2
 800ae56:	009b      	lsls	r3, r3, #2
 800ae58:	440b      	add	r3, r1
 800ae5a:	3318      	adds	r3, #24
 800ae5c:	681a      	ldr	r2, [r3, #0]
 800ae5e:	78fb      	ldrb	r3, [r7, #3]
 800ae60:	f003 010f 	and.w	r1, r3, #15
 800ae64:	68f8      	ldr	r0, [r7, #12]
 800ae66:	460b      	mov	r3, r1
 800ae68:	00db      	lsls	r3, r3, #3
 800ae6a:	440b      	add	r3, r1
 800ae6c:	009b      	lsls	r3, r3, #2
 800ae6e:	4403      	add	r3, r0
 800ae70:	331c      	adds	r3, #28
 800ae72:	681b      	ldr	r3, [r3, #0]
 800ae74:	fbb2 f1f3 	udiv	r1, r2, r3
 800ae78:	fb01 f303 	mul.w	r3, r1, r3
 800ae7c:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800ae7e:	2b00      	cmp	r3, #0
 800ae80:	d112      	bne.n	800aea8 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 800ae82:	78fb      	ldrb	r3, [r7, #3]
 800ae84:	f003 020f 	and.w	r2, r3, #15
 800ae88:	6879      	ldr	r1, [r7, #4]
 800ae8a:	4613      	mov	r3, r2
 800ae8c:	009b      	lsls	r3, r3, #2
 800ae8e:	4413      	add	r3, r2
 800ae90:	009b      	lsls	r3, r3, #2
 800ae92:	440b      	add	r3, r1
 800ae94:	3318      	adds	r3, #24
 800ae96:	2200      	movs	r2, #0
 800ae98:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800ae9a:	78f9      	ldrb	r1, [r7, #3]
 800ae9c:	2300      	movs	r3, #0
 800ae9e:	2200      	movs	r2, #0
 800aea0:	6878      	ldr	r0, [r7, #4]
 800aea2:	f012 fea0 	bl	801dbe6 <USBD_LL_Transmit>
 800aea6:	e01f      	b.n	800aee8 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 800aea8:	68bb      	ldr	r3, [r7, #8]
 800aeaa:	2200      	movs	r2, #0
 800aeac:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 800aeb0:	687b      	ldr	r3, [r7, #4]
 800aeb2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800aeb6:	687a      	ldr	r2, [r7, #4]
 800aeb8:	33b0      	adds	r3, #176	@ 0xb0
 800aeba:	009b      	lsls	r3, r3, #2
 800aebc:	4413      	add	r3, r2
 800aebe:	685b      	ldr	r3, [r3, #4]
 800aec0:	691b      	ldr	r3, [r3, #16]
 800aec2:	2b00      	cmp	r3, #0
 800aec4:	d010      	beq.n	800aee8 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800aec6:	687b      	ldr	r3, [r7, #4]
 800aec8:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800aecc:	687a      	ldr	r2, [r7, #4]
 800aece:	33b0      	adds	r3, #176	@ 0xb0
 800aed0:	009b      	lsls	r3, r3, #2
 800aed2:	4413      	add	r3, r2
 800aed4:	685b      	ldr	r3, [r3, #4]
 800aed6:	691b      	ldr	r3, [r3, #16]
 800aed8:	68ba      	ldr	r2, [r7, #8]
 800aeda:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 800aede:	68ba      	ldr	r2, [r7, #8]
 800aee0:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 800aee4:	78fa      	ldrb	r2, [r7, #3]
 800aee6:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 800aee8:	2300      	movs	r3, #0
}
 800aeea:	4618      	mov	r0, r3
 800aeec:	3710      	adds	r7, #16
 800aeee:	46bd      	mov	sp, r7
 800aef0:	bd80      	pop	{r7, pc}

0800aef2 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800aef2:	b580      	push	{r7, lr}
 800aef4:	b084      	sub	sp, #16
 800aef6:	af00      	add	r7, sp, #0
 800aef8:	6078      	str	r0, [r7, #4]
 800aefa:	460b      	mov	r3, r1
 800aefc:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800aefe:	687b      	ldr	r3, [r7, #4]
 800af00:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800af04:	687b      	ldr	r3, [r7, #4]
 800af06:	32b0      	adds	r2, #176	@ 0xb0
 800af08:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800af0c:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800af0e:	687b      	ldr	r3, [r7, #4]
 800af10:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800af14:	687b      	ldr	r3, [r7, #4]
 800af16:	32b0      	adds	r2, #176	@ 0xb0
 800af18:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800af1c:	2b00      	cmp	r3, #0
 800af1e:	d101      	bne.n	800af24 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 800af20:	2303      	movs	r3, #3
 800af22:	e01a      	b.n	800af5a <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800af24:	78fb      	ldrb	r3, [r7, #3]
 800af26:	4619      	mov	r1, r3
 800af28:	6878      	ldr	r0, [r7, #4]
 800af2a:	f012 fe9e 	bl	801dc6a <USBD_LL_GetRxDataSize>
 800af2e:	4602      	mov	r2, r0
 800af30:	68fb      	ldr	r3, [r7, #12]
 800af32:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800af36:	687b      	ldr	r3, [r7, #4]
 800af38:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800af3c:	687a      	ldr	r2, [r7, #4]
 800af3e:	33b0      	adds	r3, #176	@ 0xb0
 800af40:	009b      	lsls	r3, r3, #2
 800af42:	4413      	add	r3, r2
 800af44:	685b      	ldr	r3, [r3, #4]
 800af46:	68db      	ldr	r3, [r3, #12]
 800af48:	68fa      	ldr	r2, [r7, #12]
 800af4a:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 800af4e:	68fa      	ldr	r2, [r7, #12]
 800af50:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 800af54:	4611      	mov	r1, r2
 800af56:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800af58:	2300      	movs	r3, #0
}
 800af5a:	4618      	mov	r0, r3
 800af5c:	3710      	adds	r7, #16
 800af5e:	46bd      	mov	sp, r7
 800af60:	bd80      	pop	{r7, pc}

0800af62 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800af62:	b580      	push	{r7, lr}
 800af64:	b084      	sub	sp, #16
 800af66:	af00      	add	r7, sp, #0
 800af68:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800af6a:	687b      	ldr	r3, [r7, #4]
 800af6c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800af70:	687b      	ldr	r3, [r7, #4]
 800af72:	32b0      	adds	r2, #176	@ 0xb0
 800af74:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800af78:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800af7a:	68fb      	ldr	r3, [r7, #12]
 800af7c:	2b00      	cmp	r3, #0
 800af7e:	d101      	bne.n	800af84 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800af80:	2303      	movs	r3, #3
 800af82:	e024      	b.n	800afce <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800af84:	687b      	ldr	r3, [r7, #4]
 800af86:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800af8a:	687a      	ldr	r2, [r7, #4]
 800af8c:	33b0      	adds	r3, #176	@ 0xb0
 800af8e:	009b      	lsls	r3, r3, #2
 800af90:	4413      	add	r3, r2
 800af92:	685b      	ldr	r3, [r3, #4]
 800af94:	2b00      	cmp	r3, #0
 800af96:	d019      	beq.n	800afcc <USBD_CDC_EP0_RxReady+0x6a>
 800af98:	68fb      	ldr	r3, [r7, #12]
 800af9a:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 800af9e:	2bff      	cmp	r3, #255	@ 0xff
 800afa0:	d014      	beq.n	800afcc <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800afa2:	687b      	ldr	r3, [r7, #4]
 800afa4:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800afa8:	687a      	ldr	r2, [r7, #4]
 800afaa:	33b0      	adds	r3, #176	@ 0xb0
 800afac:	009b      	lsls	r3, r3, #2
 800afae:	4413      	add	r3, r2
 800afb0:	685b      	ldr	r3, [r3, #4]
 800afb2:	689b      	ldr	r3, [r3, #8]
 800afb4:	68fa      	ldr	r2, [r7, #12]
 800afb6:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 800afba:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 800afbc:	68fa      	ldr	r2, [r7, #12]
 800afbe:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800afc2:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800afc4:	68fb      	ldr	r3, [r7, #12]
 800afc6:	22ff      	movs	r2, #255	@ 0xff
 800afc8:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 800afcc:	2300      	movs	r3, #0
}
 800afce:	4618      	mov	r0, r3
 800afd0:	3710      	adds	r7, #16
 800afd2:	46bd      	mov	sp, r7
 800afd4:	bd80      	pop	{r7, pc}
	...

0800afd8 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800afd8:	b580      	push	{r7, lr}
 800afda:	b086      	sub	sp, #24
 800afdc:	af00      	add	r7, sp, #0
 800afde:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800afe0:	2182      	movs	r1, #130	@ 0x82
 800afe2:	4818      	ldr	r0, [pc, #96]	@ (800b044 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800afe4:	f000 fd4f 	bl	800ba86 <USBD_GetEpDesc>
 800afe8:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800afea:	2101      	movs	r1, #1
 800afec:	4815      	ldr	r0, [pc, #84]	@ (800b044 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800afee:	f000 fd4a 	bl	800ba86 <USBD_GetEpDesc>
 800aff2:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800aff4:	2181      	movs	r1, #129	@ 0x81
 800aff6:	4813      	ldr	r0, [pc, #76]	@ (800b044 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800aff8:	f000 fd45 	bl	800ba86 <USBD_GetEpDesc>
 800affc:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800affe:	697b      	ldr	r3, [r7, #20]
 800b000:	2b00      	cmp	r3, #0
 800b002:	d002      	beq.n	800b00a <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800b004:	697b      	ldr	r3, [r7, #20]
 800b006:	2210      	movs	r2, #16
 800b008:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800b00a:	693b      	ldr	r3, [r7, #16]
 800b00c:	2b00      	cmp	r3, #0
 800b00e:	d006      	beq.n	800b01e <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800b010:	693b      	ldr	r3, [r7, #16]
 800b012:	2200      	movs	r2, #0
 800b014:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800b018:	711a      	strb	r2, [r3, #4]
 800b01a:	2200      	movs	r2, #0
 800b01c:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800b01e:	68fb      	ldr	r3, [r7, #12]
 800b020:	2b00      	cmp	r3, #0
 800b022:	d006      	beq.n	800b032 <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800b024:	68fb      	ldr	r3, [r7, #12]
 800b026:	2200      	movs	r2, #0
 800b028:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800b02c:	711a      	strb	r2, [r3, #4]
 800b02e:	2200      	movs	r2, #0
 800b030:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800b032:	687b      	ldr	r3, [r7, #4]
 800b034:	2243      	movs	r2, #67	@ 0x43
 800b036:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800b038:	4b02      	ldr	r3, [pc, #8]	@ (800b044 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 800b03a:	4618      	mov	r0, r3
 800b03c:	3718      	adds	r7, #24
 800b03e:	46bd      	mov	sp, r7
 800b040:	bd80      	pop	{r7, pc}
 800b042:	bf00      	nop
 800b044:	2000006c 	.word	0x2000006c

0800b048 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800b048:	b580      	push	{r7, lr}
 800b04a:	b086      	sub	sp, #24
 800b04c:	af00      	add	r7, sp, #0
 800b04e:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800b050:	2182      	movs	r1, #130	@ 0x82
 800b052:	4818      	ldr	r0, [pc, #96]	@ (800b0b4 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800b054:	f000 fd17 	bl	800ba86 <USBD_GetEpDesc>
 800b058:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800b05a:	2101      	movs	r1, #1
 800b05c:	4815      	ldr	r0, [pc, #84]	@ (800b0b4 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800b05e:	f000 fd12 	bl	800ba86 <USBD_GetEpDesc>
 800b062:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800b064:	2181      	movs	r1, #129	@ 0x81
 800b066:	4813      	ldr	r0, [pc, #76]	@ (800b0b4 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800b068:	f000 fd0d 	bl	800ba86 <USBD_GetEpDesc>
 800b06c:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800b06e:	697b      	ldr	r3, [r7, #20]
 800b070:	2b00      	cmp	r3, #0
 800b072:	d002      	beq.n	800b07a <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 800b074:	697b      	ldr	r3, [r7, #20]
 800b076:	2210      	movs	r2, #16
 800b078:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800b07a:	693b      	ldr	r3, [r7, #16]
 800b07c:	2b00      	cmp	r3, #0
 800b07e:	d006      	beq.n	800b08e <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800b080:	693b      	ldr	r3, [r7, #16]
 800b082:	2200      	movs	r2, #0
 800b084:	711a      	strb	r2, [r3, #4]
 800b086:	2200      	movs	r2, #0
 800b088:	f042 0202 	orr.w	r2, r2, #2
 800b08c:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800b08e:	68fb      	ldr	r3, [r7, #12]
 800b090:	2b00      	cmp	r3, #0
 800b092:	d006      	beq.n	800b0a2 <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800b094:	68fb      	ldr	r3, [r7, #12]
 800b096:	2200      	movs	r2, #0
 800b098:	711a      	strb	r2, [r3, #4]
 800b09a:	2200      	movs	r2, #0
 800b09c:	f042 0202 	orr.w	r2, r2, #2
 800b0a0:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800b0a2:	687b      	ldr	r3, [r7, #4]
 800b0a4:	2243      	movs	r2, #67	@ 0x43
 800b0a6:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800b0a8:	4b02      	ldr	r3, [pc, #8]	@ (800b0b4 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 800b0aa:	4618      	mov	r0, r3
 800b0ac:	3718      	adds	r7, #24
 800b0ae:	46bd      	mov	sp, r7
 800b0b0:	bd80      	pop	{r7, pc}
 800b0b2:	bf00      	nop
 800b0b4:	2000006c 	.word	0x2000006c

0800b0b8 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800b0b8:	b580      	push	{r7, lr}
 800b0ba:	b086      	sub	sp, #24
 800b0bc:	af00      	add	r7, sp, #0
 800b0be:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800b0c0:	2182      	movs	r1, #130	@ 0x82
 800b0c2:	4818      	ldr	r0, [pc, #96]	@ (800b124 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800b0c4:	f000 fcdf 	bl	800ba86 <USBD_GetEpDesc>
 800b0c8:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800b0ca:	2101      	movs	r1, #1
 800b0cc:	4815      	ldr	r0, [pc, #84]	@ (800b124 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800b0ce:	f000 fcda 	bl	800ba86 <USBD_GetEpDesc>
 800b0d2:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800b0d4:	2181      	movs	r1, #129	@ 0x81
 800b0d6:	4813      	ldr	r0, [pc, #76]	@ (800b124 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800b0d8:	f000 fcd5 	bl	800ba86 <USBD_GetEpDesc>
 800b0dc:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800b0de:	697b      	ldr	r3, [r7, #20]
 800b0e0:	2b00      	cmp	r3, #0
 800b0e2:	d002      	beq.n	800b0ea <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800b0e4:	697b      	ldr	r3, [r7, #20]
 800b0e6:	2210      	movs	r2, #16
 800b0e8:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800b0ea:	693b      	ldr	r3, [r7, #16]
 800b0ec:	2b00      	cmp	r3, #0
 800b0ee:	d006      	beq.n	800b0fe <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800b0f0:	693b      	ldr	r3, [r7, #16]
 800b0f2:	2200      	movs	r2, #0
 800b0f4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800b0f8:	711a      	strb	r2, [r3, #4]
 800b0fa:	2200      	movs	r2, #0
 800b0fc:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800b0fe:	68fb      	ldr	r3, [r7, #12]
 800b100:	2b00      	cmp	r3, #0
 800b102:	d006      	beq.n	800b112 <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800b104:	68fb      	ldr	r3, [r7, #12]
 800b106:	2200      	movs	r2, #0
 800b108:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800b10c:	711a      	strb	r2, [r3, #4]
 800b10e:	2200      	movs	r2, #0
 800b110:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800b112:	687b      	ldr	r3, [r7, #4]
 800b114:	2243      	movs	r2, #67	@ 0x43
 800b116:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800b118:	4b02      	ldr	r3, [pc, #8]	@ (800b124 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 800b11a:	4618      	mov	r0, r3
 800b11c:	3718      	adds	r7, #24
 800b11e:	46bd      	mov	sp, r7
 800b120:	bd80      	pop	{r7, pc}
 800b122:	bf00      	nop
 800b124:	2000006c 	.word	0x2000006c

0800b128 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800b128:	b480      	push	{r7}
 800b12a:	b083      	sub	sp, #12
 800b12c:	af00      	add	r7, sp, #0
 800b12e:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800b130:	687b      	ldr	r3, [r7, #4]
 800b132:	220a      	movs	r2, #10
 800b134:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800b136:	4b03      	ldr	r3, [pc, #12]	@ (800b144 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800b138:	4618      	mov	r0, r3
 800b13a:	370c      	adds	r7, #12
 800b13c:	46bd      	mov	sp, r7
 800b13e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b142:	4770      	bx	lr
 800b144:	20000028 	.word	0x20000028

0800b148 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800b148:	b480      	push	{r7}
 800b14a:	b083      	sub	sp, #12
 800b14c:	af00      	add	r7, sp, #0
 800b14e:	6078      	str	r0, [r7, #4]
 800b150:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800b152:	683b      	ldr	r3, [r7, #0]
 800b154:	2b00      	cmp	r3, #0
 800b156:	d101      	bne.n	800b15c <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800b158:	2303      	movs	r3, #3
 800b15a:	e009      	b.n	800b170 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 800b15c:	687b      	ldr	r3, [r7, #4]
 800b15e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800b162:	687a      	ldr	r2, [r7, #4]
 800b164:	33b0      	adds	r3, #176	@ 0xb0
 800b166:	009b      	lsls	r3, r3, #2
 800b168:	4413      	add	r3, r2
 800b16a:	683a      	ldr	r2, [r7, #0]
 800b16c:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 800b16e:	2300      	movs	r3, #0
}
 800b170:	4618      	mov	r0, r3
 800b172:	370c      	adds	r7, #12
 800b174:	46bd      	mov	sp, r7
 800b176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b17a:	4770      	bx	lr

0800b17c <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800b17c:	b480      	push	{r7}
 800b17e:	b087      	sub	sp, #28
 800b180:	af00      	add	r7, sp, #0
 800b182:	60f8      	str	r0, [r7, #12]
 800b184:	60b9      	str	r1, [r7, #8]
 800b186:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800b188:	68fb      	ldr	r3, [r7, #12]
 800b18a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b18e:	68fb      	ldr	r3, [r7, #12]
 800b190:	32b0      	adds	r2, #176	@ 0xb0
 800b192:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b196:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 800b198:	697b      	ldr	r3, [r7, #20]
 800b19a:	2b00      	cmp	r3, #0
 800b19c:	d101      	bne.n	800b1a2 <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800b19e:	2303      	movs	r3, #3
 800b1a0:	e008      	b.n	800b1b4 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 800b1a2:	697b      	ldr	r3, [r7, #20]
 800b1a4:	68ba      	ldr	r2, [r7, #8]
 800b1a6:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 800b1aa:	697b      	ldr	r3, [r7, #20]
 800b1ac:	687a      	ldr	r2, [r7, #4]
 800b1ae:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 800b1b2:	2300      	movs	r3, #0
}
 800b1b4:	4618      	mov	r0, r3
 800b1b6:	371c      	adds	r7, #28
 800b1b8:	46bd      	mov	sp, r7
 800b1ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1be:	4770      	bx	lr

0800b1c0 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800b1c0:	b480      	push	{r7}
 800b1c2:	b085      	sub	sp, #20
 800b1c4:	af00      	add	r7, sp, #0
 800b1c6:	6078      	str	r0, [r7, #4]
 800b1c8:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800b1ca:	687b      	ldr	r3, [r7, #4]
 800b1cc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b1d0:	687b      	ldr	r3, [r7, #4]
 800b1d2:	32b0      	adds	r2, #176	@ 0xb0
 800b1d4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b1d8:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800b1da:	68fb      	ldr	r3, [r7, #12]
 800b1dc:	2b00      	cmp	r3, #0
 800b1de:	d101      	bne.n	800b1e4 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 800b1e0:	2303      	movs	r3, #3
 800b1e2:	e004      	b.n	800b1ee <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 800b1e4:	68fb      	ldr	r3, [r7, #12]
 800b1e6:	683a      	ldr	r2, [r7, #0]
 800b1e8:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 800b1ec:	2300      	movs	r3, #0
}
 800b1ee:	4618      	mov	r0, r3
 800b1f0:	3714      	adds	r7, #20
 800b1f2:	46bd      	mov	sp, r7
 800b1f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1f8:	4770      	bx	lr
	...

0800b1fc <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800b1fc:	b580      	push	{r7, lr}
 800b1fe:	b084      	sub	sp, #16
 800b200:	af00      	add	r7, sp, #0
 800b202:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800b204:	687b      	ldr	r3, [r7, #4]
 800b206:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b20a:	687b      	ldr	r3, [r7, #4]
 800b20c:	32b0      	adds	r2, #176	@ 0xb0
 800b20e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b212:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 800b214:	2301      	movs	r3, #1
 800b216:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 800b218:	68bb      	ldr	r3, [r7, #8]
 800b21a:	2b00      	cmp	r3, #0
 800b21c:	d101      	bne.n	800b222 <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800b21e:	2303      	movs	r3, #3
 800b220:	e025      	b.n	800b26e <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 800b222:	68bb      	ldr	r3, [r7, #8]
 800b224:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800b228:	2b00      	cmp	r3, #0
 800b22a:	d11f      	bne.n	800b26c <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 800b22c:	68bb      	ldr	r3, [r7, #8]
 800b22e:	2201      	movs	r2, #1
 800b230:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 800b234:	4b10      	ldr	r3, [pc, #64]	@ (800b278 <USBD_CDC_TransmitPacket+0x7c>)
 800b236:	781b      	ldrb	r3, [r3, #0]
 800b238:	f003 020f 	and.w	r2, r3, #15
 800b23c:	68bb      	ldr	r3, [r7, #8]
 800b23e:	f8d3 1210 	ldr.w	r1, [r3, #528]	@ 0x210
 800b242:	6878      	ldr	r0, [r7, #4]
 800b244:	4613      	mov	r3, r2
 800b246:	009b      	lsls	r3, r3, #2
 800b248:	4413      	add	r3, r2
 800b24a:	009b      	lsls	r3, r3, #2
 800b24c:	4403      	add	r3, r0
 800b24e:	3318      	adds	r3, #24
 800b250:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 800b252:	4b09      	ldr	r3, [pc, #36]	@ (800b278 <USBD_CDC_TransmitPacket+0x7c>)
 800b254:	7819      	ldrb	r1, [r3, #0]
 800b256:	68bb      	ldr	r3, [r7, #8]
 800b258:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 800b25c:	68bb      	ldr	r3, [r7, #8]
 800b25e:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 800b262:	6878      	ldr	r0, [r7, #4]
 800b264:	f012 fcbf 	bl	801dbe6 <USBD_LL_Transmit>

    ret = USBD_OK;
 800b268:	2300      	movs	r3, #0
 800b26a:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 800b26c:	7bfb      	ldrb	r3, [r7, #15]
}
 800b26e:	4618      	mov	r0, r3
 800b270:	3710      	adds	r7, #16
 800b272:	46bd      	mov	sp, r7
 800b274:	bd80      	pop	{r7, pc}
 800b276:	bf00      	nop
 800b278:	200000af 	.word	0x200000af

0800b27c <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800b27c:	b580      	push	{r7, lr}
 800b27e:	b084      	sub	sp, #16
 800b280:	af00      	add	r7, sp, #0
 800b282:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800b284:	687b      	ldr	r3, [r7, #4]
 800b286:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b28a:	687b      	ldr	r3, [r7, #4]
 800b28c:	32b0      	adds	r2, #176	@ 0xb0
 800b28e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b292:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800b294:	687b      	ldr	r3, [r7, #4]
 800b296:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b29a:	687b      	ldr	r3, [r7, #4]
 800b29c:	32b0      	adds	r2, #176	@ 0xb0
 800b29e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b2a2:	2b00      	cmp	r3, #0
 800b2a4:	d101      	bne.n	800b2aa <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 800b2a6:	2303      	movs	r3, #3
 800b2a8:	e018      	b.n	800b2dc <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b2aa:	687b      	ldr	r3, [r7, #4]
 800b2ac:	7c1b      	ldrb	r3, [r3, #16]
 800b2ae:	2b00      	cmp	r3, #0
 800b2b0:	d10a      	bne.n	800b2c8 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800b2b2:	4b0c      	ldr	r3, [pc, #48]	@ (800b2e4 <USBD_CDC_ReceivePacket+0x68>)
 800b2b4:	7819      	ldrb	r1, [r3, #0]
 800b2b6:	68fb      	ldr	r3, [r7, #12]
 800b2b8:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800b2bc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800b2c0:	6878      	ldr	r0, [r7, #4]
 800b2c2:	f012 fcb1 	bl	801dc28 <USBD_LL_PrepareReceive>
 800b2c6:	e008      	b.n	800b2da <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800b2c8:	4b06      	ldr	r3, [pc, #24]	@ (800b2e4 <USBD_CDC_ReceivePacket+0x68>)
 800b2ca:	7819      	ldrb	r1, [r3, #0]
 800b2cc:	68fb      	ldr	r3, [r7, #12]
 800b2ce:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800b2d2:	2340      	movs	r3, #64	@ 0x40
 800b2d4:	6878      	ldr	r0, [r7, #4]
 800b2d6:	f012 fca7 	bl	801dc28 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800b2da:	2300      	movs	r3, #0
}
 800b2dc:	4618      	mov	r0, r3
 800b2de:	3710      	adds	r7, #16
 800b2e0:	46bd      	mov	sp, r7
 800b2e2:	bd80      	pop	{r7, pc}
 800b2e4:	200000b0 	.word	0x200000b0

0800b2e8 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800b2e8:	b580      	push	{r7, lr}
 800b2ea:	b086      	sub	sp, #24
 800b2ec:	af00      	add	r7, sp, #0
 800b2ee:	60f8      	str	r0, [r7, #12]
 800b2f0:	60b9      	str	r1, [r7, #8]
 800b2f2:	4613      	mov	r3, r2
 800b2f4:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800b2f6:	68fb      	ldr	r3, [r7, #12]
 800b2f8:	2b00      	cmp	r3, #0
 800b2fa:	d101      	bne.n	800b300 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800b2fc:	2303      	movs	r3, #3
 800b2fe:	e01f      	b.n	800b340 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 800b300:	68fb      	ldr	r3, [r7, #12]
 800b302:	2200      	movs	r2, #0
 800b304:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 800b308:	68fb      	ldr	r3, [r7, #12]
 800b30a:	2200      	movs	r2, #0
 800b30c:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 800b310:	68fb      	ldr	r3, [r7, #12]
 800b312:	2200      	movs	r2, #0
 800b314:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800b318:	68bb      	ldr	r3, [r7, #8]
 800b31a:	2b00      	cmp	r3, #0
 800b31c:	d003      	beq.n	800b326 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800b31e:	68fb      	ldr	r3, [r7, #12]
 800b320:	68ba      	ldr	r2, [r7, #8]
 800b322:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800b326:	68fb      	ldr	r3, [r7, #12]
 800b328:	2201      	movs	r2, #1
 800b32a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 800b32e:	68fb      	ldr	r3, [r7, #12]
 800b330:	79fa      	ldrb	r2, [r7, #7]
 800b332:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800b334:	68f8      	ldr	r0, [r7, #12]
 800b336:	f012 fb21 	bl	801d97c <USBD_LL_Init>
 800b33a:	4603      	mov	r3, r0
 800b33c:	75fb      	strb	r3, [r7, #23]

  return ret;
 800b33e:	7dfb      	ldrb	r3, [r7, #23]
}
 800b340:	4618      	mov	r0, r3
 800b342:	3718      	adds	r7, #24
 800b344:	46bd      	mov	sp, r7
 800b346:	bd80      	pop	{r7, pc}

0800b348 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800b348:	b580      	push	{r7, lr}
 800b34a:	b084      	sub	sp, #16
 800b34c:	af00      	add	r7, sp, #0
 800b34e:	6078      	str	r0, [r7, #4]
 800b350:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800b352:	2300      	movs	r3, #0
 800b354:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800b356:	683b      	ldr	r3, [r7, #0]
 800b358:	2b00      	cmp	r3, #0
 800b35a:	d101      	bne.n	800b360 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800b35c:	2303      	movs	r3, #3
 800b35e:	e025      	b.n	800b3ac <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 800b360:	687b      	ldr	r3, [r7, #4]
 800b362:	683a      	ldr	r2, [r7, #0]
 800b364:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 800b368:	687b      	ldr	r3, [r7, #4]
 800b36a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b36e:	687b      	ldr	r3, [r7, #4]
 800b370:	32ae      	adds	r2, #174	@ 0xae
 800b372:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b376:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b378:	2b00      	cmp	r3, #0
 800b37a:	d00f      	beq.n	800b39c <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 800b37c:	687b      	ldr	r3, [r7, #4]
 800b37e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b382:	687b      	ldr	r3, [r7, #4]
 800b384:	32ae      	adds	r2, #174	@ 0xae
 800b386:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b38a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b38c:	f107 020e 	add.w	r2, r7, #14
 800b390:	4610      	mov	r0, r2
 800b392:	4798      	blx	r3
 800b394:	4602      	mov	r2, r0
 800b396:	687b      	ldr	r3, [r7, #4]
 800b398:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 800b39c:	687b      	ldr	r3, [r7, #4]
 800b39e:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800b3a2:	1c5a      	adds	r2, r3, #1
 800b3a4:	687b      	ldr	r3, [r7, #4]
 800b3a6:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 800b3aa:	2300      	movs	r3, #0
}
 800b3ac:	4618      	mov	r0, r3
 800b3ae:	3710      	adds	r7, #16
 800b3b0:	46bd      	mov	sp, r7
 800b3b2:	bd80      	pop	{r7, pc}

0800b3b4 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800b3b4:	b580      	push	{r7, lr}
 800b3b6:	b082      	sub	sp, #8
 800b3b8:	af00      	add	r7, sp, #0
 800b3ba:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800b3bc:	6878      	ldr	r0, [r7, #4]
 800b3be:	f012 fb29 	bl	801da14 <USBD_LL_Start>
 800b3c2:	4603      	mov	r3, r0
}
 800b3c4:	4618      	mov	r0, r3
 800b3c6:	3708      	adds	r7, #8
 800b3c8:	46bd      	mov	sp, r7
 800b3ca:	bd80      	pop	{r7, pc}

0800b3cc <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 800b3cc:	b480      	push	{r7}
 800b3ce:	b083      	sub	sp, #12
 800b3d0:	af00      	add	r7, sp, #0
 800b3d2:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800b3d4:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 800b3d6:	4618      	mov	r0, r3
 800b3d8:	370c      	adds	r7, #12
 800b3da:	46bd      	mov	sp, r7
 800b3dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3e0:	4770      	bx	lr

0800b3e2 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800b3e2:	b580      	push	{r7, lr}
 800b3e4:	b084      	sub	sp, #16
 800b3e6:	af00      	add	r7, sp, #0
 800b3e8:	6078      	str	r0, [r7, #4]
 800b3ea:	460b      	mov	r3, r1
 800b3ec:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800b3ee:	2300      	movs	r3, #0
 800b3f0:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800b3f2:	687b      	ldr	r3, [r7, #4]
 800b3f4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b3f8:	2b00      	cmp	r3, #0
 800b3fa:	d009      	beq.n	800b410 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 800b3fc:	687b      	ldr	r3, [r7, #4]
 800b3fe:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b402:	681b      	ldr	r3, [r3, #0]
 800b404:	78fa      	ldrb	r2, [r7, #3]
 800b406:	4611      	mov	r1, r2
 800b408:	6878      	ldr	r0, [r7, #4]
 800b40a:	4798      	blx	r3
 800b40c:	4603      	mov	r3, r0
 800b40e:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800b410:	7bfb      	ldrb	r3, [r7, #15]
}
 800b412:	4618      	mov	r0, r3
 800b414:	3710      	adds	r7, #16
 800b416:	46bd      	mov	sp, r7
 800b418:	bd80      	pop	{r7, pc}

0800b41a <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800b41a:	b580      	push	{r7, lr}
 800b41c:	b084      	sub	sp, #16
 800b41e:	af00      	add	r7, sp, #0
 800b420:	6078      	str	r0, [r7, #4]
 800b422:	460b      	mov	r3, r1
 800b424:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800b426:	2300      	movs	r3, #0
 800b428:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 800b42a:	687b      	ldr	r3, [r7, #4]
 800b42c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b430:	685b      	ldr	r3, [r3, #4]
 800b432:	78fa      	ldrb	r2, [r7, #3]
 800b434:	4611      	mov	r1, r2
 800b436:	6878      	ldr	r0, [r7, #4]
 800b438:	4798      	blx	r3
 800b43a:	4603      	mov	r3, r0
 800b43c:	2b00      	cmp	r3, #0
 800b43e:	d001      	beq.n	800b444 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 800b440:	2303      	movs	r3, #3
 800b442:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800b444:	7bfb      	ldrb	r3, [r7, #15]
}
 800b446:	4618      	mov	r0, r3
 800b448:	3710      	adds	r7, #16
 800b44a:	46bd      	mov	sp, r7
 800b44c:	bd80      	pop	{r7, pc}

0800b44e <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800b44e:	b580      	push	{r7, lr}
 800b450:	b084      	sub	sp, #16
 800b452:	af00      	add	r7, sp, #0
 800b454:	6078      	str	r0, [r7, #4]
 800b456:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800b458:	687b      	ldr	r3, [r7, #4]
 800b45a:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800b45e:	6839      	ldr	r1, [r7, #0]
 800b460:	4618      	mov	r0, r3
 800b462:	f001 f936 	bl	800c6d2 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800b466:	687b      	ldr	r3, [r7, #4]
 800b468:	2201      	movs	r2, #1
 800b46a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800b46e:	687b      	ldr	r3, [r7, #4]
 800b470:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 800b474:	461a      	mov	r2, r3
 800b476:	687b      	ldr	r3, [r7, #4]
 800b478:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800b47c:	687b      	ldr	r3, [r7, #4]
 800b47e:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800b482:	f003 031f 	and.w	r3, r3, #31
 800b486:	2b02      	cmp	r3, #2
 800b488:	d01a      	beq.n	800b4c0 <USBD_LL_SetupStage+0x72>
 800b48a:	2b02      	cmp	r3, #2
 800b48c:	d822      	bhi.n	800b4d4 <USBD_LL_SetupStage+0x86>
 800b48e:	2b00      	cmp	r3, #0
 800b490:	d002      	beq.n	800b498 <USBD_LL_SetupStage+0x4a>
 800b492:	2b01      	cmp	r3, #1
 800b494:	d00a      	beq.n	800b4ac <USBD_LL_SetupStage+0x5e>
 800b496:	e01d      	b.n	800b4d4 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800b498:	687b      	ldr	r3, [r7, #4]
 800b49a:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800b49e:	4619      	mov	r1, r3
 800b4a0:	6878      	ldr	r0, [r7, #4]
 800b4a2:	f000 fb63 	bl	800bb6c <USBD_StdDevReq>
 800b4a6:	4603      	mov	r3, r0
 800b4a8:	73fb      	strb	r3, [r7, #15]
      break;
 800b4aa:	e020      	b.n	800b4ee <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800b4ac:	687b      	ldr	r3, [r7, #4]
 800b4ae:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800b4b2:	4619      	mov	r1, r3
 800b4b4:	6878      	ldr	r0, [r7, #4]
 800b4b6:	f000 fbcb 	bl	800bc50 <USBD_StdItfReq>
 800b4ba:	4603      	mov	r3, r0
 800b4bc:	73fb      	strb	r3, [r7, #15]
      break;
 800b4be:	e016      	b.n	800b4ee <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800b4c0:	687b      	ldr	r3, [r7, #4]
 800b4c2:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800b4c6:	4619      	mov	r1, r3
 800b4c8:	6878      	ldr	r0, [r7, #4]
 800b4ca:	f000 fc2d 	bl	800bd28 <USBD_StdEPReq>
 800b4ce:	4603      	mov	r3, r0
 800b4d0:	73fb      	strb	r3, [r7, #15]
      break;
 800b4d2:	e00c      	b.n	800b4ee <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800b4d4:	687b      	ldr	r3, [r7, #4]
 800b4d6:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800b4da:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800b4de:	b2db      	uxtb	r3, r3
 800b4e0:	4619      	mov	r1, r3
 800b4e2:	6878      	ldr	r0, [r7, #4]
 800b4e4:	f012 faf6 	bl	801dad4 <USBD_LL_StallEP>
 800b4e8:	4603      	mov	r3, r0
 800b4ea:	73fb      	strb	r3, [r7, #15]
      break;
 800b4ec:	bf00      	nop
  }

  return ret;
 800b4ee:	7bfb      	ldrb	r3, [r7, #15]
}
 800b4f0:	4618      	mov	r0, r3
 800b4f2:	3710      	adds	r7, #16
 800b4f4:	46bd      	mov	sp, r7
 800b4f6:	bd80      	pop	{r7, pc}

0800b4f8 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800b4f8:	b580      	push	{r7, lr}
 800b4fa:	b086      	sub	sp, #24
 800b4fc:	af00      	add	r7, sp, #0
 800b4fe:	60f8      	str	r0, [r7, #12]
 800b500:	460b      	mov	r3, r1
 800b502:	607a      	str	r2, [r7, #4]
 800b504:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 800b506:	2300      	movs	r3, #0
 800b508:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 800b50a:	7afb      	ldrb	r3, [r7, #11]
 800b50c:	2b00      	cmp	r3, #0
 800b50e:	d16e      	bne.n	800b5ee <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 800b510:	68fb      	ldr	r3, [r7, #12]
 800b512:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 800b516:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800b518:	68fb      	ldr	r3, [r7, #12]
 800b51a:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800b51e:	2b03      	cmp	r3, #3
 800b520:	f040 8098 	bne.w	800b654 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 800b524:	693b      	ldr	r3, [r7, #16]
 800b526:	689a      	ldr	r2, [r3, #8]
 800b528:	693b      	ldr	r3, [r7, #16]
 800b52a:	68db      	ldr	r3, [r3, #12]
 800b52c:	429a      	cmp	r2, r3
 800b52e:	d913      	bls.n	800b558 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 800b530:	693b      	ldr	r3, [r7, #16]
 800b532:	689a      	ldr	r2, [r3, #8]
 800b534:	693b      	ldr	r3, [r7, #16]
 800b536:	68db      	ldr	r3, [r3, #12]
 800b538:	1ad2      	subs	r2, r2, r3
 800b53a:	693b      	ldr	r3, [r7, #16]
 800b53c:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800b53e:	693b      	ldr	r3, [r7, #16]
 800b540:	68da      	ldr	r2, [r3, #12]
 800b542:	693b      	ldr	r3, [r7, #16]
 800b544:	689b      	ldr	r3, [r3, #8]
 800b546:	4293      	cmp	r3, r2
 800b548:	bf28      	it	cs
 800b54a:	4613      	movcs	r3, r2
 800b54c:	461a      	mov	r2, r3
 800b54e:	6879      	ldr	r1, [r7, #4]
 800b550:	68f8      	ldr	r0, [r7, #12]
 800b552:	f001 f9be 	bl	800c8d2 <USBD_CtlContinueRx>
 800b556:	e07d      	b.n	800b654 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 800b558:	68fb      	ldr	r3, [r7, #12]
 800b55a:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800b55e:	f003 031f 	and.w	r3, r3, #31
 800b562:	2b02      	cmp	r3, #2
 800b564:	d014      	beq.n	800b590 <USBD_LL_DataOutStage+0x98>
 800b566:	2b02      	cmp	r3, #2
 800b568:	d81d      	bhi.n	800b5a6 <USBD_LL_DataOutStage+0xae>
 800b56a:	2b00      	cmp	r3, #0
 800b56c:	d002      	beq.n	800b574 <USBD_LL_DataOutStage+0x7c>
 800b56e:	2b01      	cmp	r3, #1
 800b570:	d003      	beq.n	800b57a <USBD_LL_DataOutStage+0x82>
 800b572:	e018      	b.n	800b5a6 <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 800b574:	2300      	movs	r3, #0
 800b576:	75bb      	strb	r3, [r7, #22]
            break;
 800b578:	e018      	b.n	800b5ac <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 800b57a:	68fb      	ldr	r3, [r7, #12]
 800b57c:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800b580:	b2db      	uxtb	r3, r3
 800b582:	4619      	mov	r1, r3
 800b584:	68f8      	ldr	r0, [r7, #12]
 800b586:	f000 fa64 	bl	800ba52 <USBD_CoreFindIF>
 800b58a:	4603      	mov	r3, r0
 800b58c:	75bb      	strb	r3, [r7, #22]
            break;
 800b58e:	e00d      	b.n	800b5ac <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 800b590:	68fb      	ldr	r3, [r7, #12]
 800b592:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800b596:	b2db      	uxtb	r3, r3
 800b598:	4619      	mov	r1, r3
 800b59a:	68f8      	ldr	r0, [r7, #12]
 800b59c:	f000 fa66 	bl	800ba6c <USBD_CoreFindEP>
 800b5a0:	4603      	mov	r3, r0
 800b5a2:	75bb      	strb	r3, [r7, #22]
            break;
 800b5a4:	e002      	b.n	800b5ac <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 800b5a6:	2300      	movs	r3, #0
 800b5a8:	75bb      	strb	r3, [r7, #22]
            break;
 800b5aa:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 800b5ac:	7dbb      	ldrb	r3, [r7, #22]
 800b5ae:	2b00      	cmp	r3, #0
 800b5b0:	d119      	bne.n	800b5e6 <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b5b2:	68fb      	ldr	r3, [r7, #12]
 800b5b4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b5b8:	b2db      	uxtb	r3, r3
 800b5ba:	2b03      	cmp	r3, #3
 800b5bc:	d113      	bne.n	800b5e6 <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 800b5be:	7dba      	ldrb	r2, [r7, #22]
 800b5c0:	68fb      	ldr	r3, [r7, #12]
 800b5c2:	32ae      	adds	r2, #174	@ 0xae
 800b5c4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b5c8:	691b      	ldr	r3, [r3, #16]
 800b5ca:	2b00      	cmp	r3, #0
 800b5cc:	d00b      	beq.n	800b5e6 <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 800b5ce:	7dba      	ldrb	r2, [r7, #22]
 800b5d0:	68fb      	ldr	r3, [r7, #12]
 800b5d2:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 800b5d6:	7dba      	ldrb	r2, [r7, #22]
 800b5d8:	68fb      	ldr	r3, [r7, #12]
 800b5da:	32ae      	adds	r2, #174	@ 0xae
 800b5dc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b5e0:	691b      	ldr	r3, [r3, #16]
 800b5e2:	68f8      	ldr	r0, [r7, #12]
 800b5e4:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800b5e6:	68f8      	ldr	r0, [r7, #12]
 800b5e8:	f001 f984 	bl	800c8f4 <USBD_CtlSendStatus>
 800b5ec:	e032      	b.n	800b654 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 800b5ee:	7afb      	ldrb	r3, [r7, #11]
 800b5f0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b5f4:	b2db      	uxtb	r3, r3
 800b5f6:	4619      	mov	r1, r3
 800b5f8:	68f8      	ldr	r0, [r7, #12]
 800b5fa:	f000 fa37 	bl	800ba6c <USBD_CoreFindEP>
 800b5fe:	4603      	mov	r3, r0
 800b600:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800b602:	7dbb      	ldrb	r3, [r7, #22]
 800b604:	2bff      	cmp	r3, #255	@ 0xff
 800b606:	d025      	beq.n	800b654 <USBD_LL_DataOutStage+0x15c>
 800b608:	7dbb      	ldrb	r3, [r7, #22]
 800b60a:	2b00      	cmp	r3, #0
 800b60c:	d122      	bne.n	800b654 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b60e:	68fb      	ldr	r3, [r7, #12]
 800b610:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b614:	b2db      	uxtb	r3, r3
 800b616:	2b03      	cmp	r3, #3
 800b618:	d117      	bne.n	800b64a <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 800b61a:	7dba      	ldrb	r2, [r7, #22]
 800b61c:	68fb      	ldr	r3, [r7, #12]
 800b61e:	32ae      	adds	r2, #174	@ 0xae
 800b620:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b624:	699b      	ldr	r3, [r3, #24]
 800b626:	2b00      	cmp	r3, #0
 800b628:	d00f      	beq.n	800b64a <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 800b62a:	7dba      	ldrb	r2, [r7, #22]
 800b62c:	68fb      	ldr	r3, [r7, #12]
 800b62e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 800b632:	7dba      	ldrb	r2, [r7, #22]
 800b634:	68fb      	ldr	r3, [r7, #12]
 800b636:	32ae      	adds	r2, #174	@ 0xae
 800b638:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b63c:	699b      	ldr	r3, [r3, #24]
 800b63e:	7afa      	ldrb	r2, [r7, #11]
 800b640:	4611      	mov	r1, r2
 800b642:	68f8      	ldr	r0, [r7, #12]
 800b644:	4798      	blx	r3
 800b646:	4603      	mov	r3, r0
 800b648:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 800b64a:	7dfb      	ldrb	r3, [r7, #23]
 800b64c:	2b00      	cmp	r3, #0
 800b64e:	d001      	beq.n	800b654 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 800b650:	7dfb      	ldrb	r3, [r7, #23]
 800b652:	e000      	b.n	800b656 <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 800b654:	2300      	movs	r3, #0
}
 800b656:	4618      	mov	r0, r3
 800b658:	3718      	adds	r7, #24
 800b65a:	46bd      	mov	sp, r7
 800b65c:	bd80      	pop	{r7, pc}

0800b65e <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800b65e:	b580      	push	{r7, lr}
 800b660:	b086      	sub	sp, #24
 800b662:	af00      	add	r7, sp, #0
 800b664:	60f8      	str	r0, [r7, #12]
 800b666:	460b      	mov	r3, r1
 800b668:	607a      	str	r2, [r7, #4]
 800b66a:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 800b66c:	7afb      	ldrb	r3, [r7, #11]
 800b66e:	2b00      	cmp	r3, #0
 800b670:	d16f      	bne.n	800b752 <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 800b672:	68fb      	ldr	r3, [r7, #12]
 800b674:	3314      	adds	r3, #20
 800b676:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800b678:	68fb      	ldr	r3, [r7, #12]
 800b67a:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800b67e:	2b02      	cmp	r3, #2
 800b680:	d15a      	bne.n	800b738 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 800b682:	693b      	ldr	r3, [r7, #16]
 800b684:	689a      	ldr	r2, [r3, #8]
 800b686:	693b      	ldr	r3, [r7, #16]
 800b688:	68db      	ldr	r3, [r3, #12]
 800b68a:	429a      	cmp	r2, r3
 800b68c:	d914      	bls.n	800b6b8 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800b68e:	693b      	ldr	r3, [r7, #16]
 800b690:	689a      	ldr	r2, [r3, #8]
 800b692:	693b      	ldr	r3, [r7, #16]
 800b694:	68db      	ldr	r3, [r3, #12]
 800b696:	1ad2      	subs	r2, r2, r3
 800b698:	693b      	ldr	r3, [r7, #16]
 800b69a:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800b69c:	693b      	ldr	r3, [r7, #16]
 800b69e:	689b      	ldr	r3, [r3, #8]
 800b6a0:	461a      	mov	r2, r3
 800b6a2:	6879      	ldr	r1, [r7, #4]
 800b6a4:	68f8      	ldr	r0, [r7, #12]
 800b6a6:	f001 f8e6 	bl	800c876 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800b6aa:	2300      	movs	r3, #0
 800b6ac:	2200      	movs	r2, #0
 800b6ae:	2100      	movs	r1, #0
 800b6b0:	68f8      	ldr	r0, [r7, #12]
 800b6b2:	f012 fab9 	bl	801dc28 <USBD_LL_PrepareReceive>
 800b6b6:	e03f      	b.n	800b738 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800b6b8:	693b      	ldr	r3, [r7, #16]
 800b6ba:	68da      	ldr	r2, [r3, #12]
 800b6bc:	693b      	ldr	r3, [r7, #16]
 800b6be:	689b      	ldr	r3, [r3, #8]
 800b6c0:	429a      	cmp	r2, r3
 800b6c2:	d11c      	bne.n	800b6fe <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800b6c4:	693b      	ldr	r3, [r7, #16]
 800b6c6:	685a      	ldr	r2, [r3, #4]
 800b6c8:	693b      	ldr	r3, [r7, #16]
 800b6ca:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800b6cc:	429a      	cmp	r2, r3
 800b6ce:	d316      	bcc.n	800b6fe <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800b6d0:	693b      	ldr	r3, [r7, #16]
 800b6d2:	685a      	ldr	r2, [r3, #4]
 800b6d4:	68fb      	ldr	r3, [r7, #12]
 800b6d6:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800b6da:	429a      	cmp	r2, r3
 800b6dc:	d20f      	bcs.n	800b6fe <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800b6de:	2200      	movs	r2, #0
 800b6e0:	2100      	movs	r1, #0
 800b6e2:	68f8      	ldr	r0, [r7, #12]
 800b6e4:	f001 f8c7 	bl	800c876 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800b6e8:	68fb      	ldr	r3, [r7, #12]
 800b6ea:	2200      	movs	r2, #0
 800b6ec:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800b6f0:	2300      	movs	r3, #0
 800b6f2:	2200      	movs	r2, #0
 800b6f4:	2100      	movs	r1, #0
 800b6f6:	68f8      	ldr	r0, [r7, #12]
 800b6f8:	f012 fa96 	bl	801dc28 <USBD_LL_PrepareReceive>
 800b6fc:	e01c      	b.n	800b738 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b6fe:	68fb      	ldr	r3, [r7, #12]
 800b700:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b704:	b2db      	uxtb	r3, r3
 800b706:	2b03      	cmp	r3, #3
 800b708:	d10f      	bne.n	800b72a <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 800b70a:	68fb      	ldr	r3, [r7, #12]
 800b70c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b710:	68db      	ldr	r3, [r3, #12]
 800b712:	2b00      	cmp	r3, #0
 800b714:	d009      	beq.n	800b72a <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 800b716:	68fb      	ldr	r3, [r7, #12]
 800b718:	2200      	movs	r2, #0
 800b71a:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 800b71e:	68fb      	ldr	r3, [r7, #12]
 800b720:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b724:	68db      	ldr	r3, [r3, #12]
 800b726:	68f8      	ldr	r0, [r7, #12]
 800b728:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800b72a:	2180      	movs	r1, #128	@ 0x80
 800b72c:	68f8      	ldr	r0, [r7, #12]
 800b72e:	f012 f9d1 	bl	801dad4 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800b732:	68f8      	ldr	r0, [r7, #12]
 800b734:	f001 f8f1 	bl	800c91a <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 800b738:	68fb      	ldr	r3, [r7, #12]
 800b73a:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800b73e:	2b00      	cmp	r3, #0
 800b740:	d03a      	beq.n	800b7b8 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 800b742:	68f8      	ldr	r0, [r7, #12]
 800b744:	f7ff fe42 	bl	800b3cc <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800b748:	68fb      	ldr	r3, [r7, #12]
 800b74a:	2200      	movs	r2, #0
 800b74c:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 800b750:	e032      	b.n	800b7b8 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 800b752:	7afb      	ldrb	r3, [r7, #11]
 800b754:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800b758:	b2db      	uxtb	r3, r3
 800b75a:	4619      	mov	r1, r3
 800b75c:	68f8      	ldr	r0, [r7, #12]
 800b75e:	f000 f985 	bl	800ba6c <USBD_CoreFindEP>
 800b762:	4603      	mov	r3, r0
 800b764:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800b766:	7dfb      	ldrb	r3, [r7, #23]
 800b768:	2bff      	cmp	r3, #255	@ 0xff
 800b76a:	d025      	beq.n	800b7b8 <USBD_LL_DataInStage+0x15a>
 800b76c:	7dfb      	ldrb	r3, [r7, #23]
 800b76e:	2b00      	cmp	r3, #0
 800b770:	d122      	bne.n	800b7b8 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b772:	68fb      	ldr	r3, [r7, #12]
 800b774:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b778:	b2db      	uxtb	r3, r3
 800b77a:	2b03      	cmp	r3, #3
 800b77c:	d11c      	bne.n	800b7b8 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 800b77e:	7dfa      	ldrb	r2, [r7, #23]
 800b780:	68fb      	ldr	r3, [r7, #12]
 800b782:	32ae      	adds	r2, #174	@ 0xae
 800b784:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b788:	695b      	ldr	r3, [r3, #20]
 800b78a:	2b00      	cmp	r3, #0
 800b78c:	d014      	beq.n	800b7b8 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 800b78e:	7dfa      	ldrb	r2, [r7, #23]
 800b790:	68fb      	ldr	r3, [r7, #12]
 800b792:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 800b796:	7dfa      	ldrb	r2, [r7, #23]
 800b798:	68fb      	ldr	r3, [r7, #12]
 800b79a:	32ae      	adds	r2, #174	@ 0xae
 800b79c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b7a0:	695b      	ldr	r3, [r3, #20]
 800b7a2:	7afa      	ldrb	r2, [r7, #11]
 800b7a4:	4611      	mov	r1, r2
 800b7a6:	68f8      	ldr	r0, [r7, #12]
 800b7a8:	4798      	blx	r3
 800b7aa:	4603      	mov	r3, r0
 800b7ac:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 800b7ae:	7dbb      	ldrb	r3, [r7, #22]
 800b7b0:	2b00      	cmp	r3, #0
 800b7b2:	d001      	beq.n	800b7b8 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 800b7b4:	7dbb      	ldrb	r3, [r7, #22]
 800b7b6:	e000      	b.n	800b7ba <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 800b7b8:	2300      	movs	r3, #0
}
 800b7ba:	4618      	mov	r0, r3
 800b7bc:	3718      	adds	r7, #24
 800b7be:	46bd      	mov	sp, r7
 800b7c0:	bd80      	pop	{r7, pc}

0800b7c2 <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800b7c2:	b580      	push	{r7, lr}
 800b7c4:	b084      	sub	sp, #16
 800b7c6:	af00      	add	r7, sp, #0
 800b7c8:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800b7ca:	2300      	movs	r3, #0
 800b7cc:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800b7ce:	687b      	ldr	r3, [r7, #4]
 800b7d0:	2201      	movs	r2, #1
 800b7d2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800b7d6:	687b      	ldr	r3, [r7, #4]
 800b7d8:	2200      	movs	r2, #0
 800b7da:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800b7de:	687b      	ldr	r3, [r7, #4]
 800b7e0:	2200      	movs	r2, #0
 800b7e2:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800b7e4:	687b      	ldr	r3, [r7, #4]
 800b7e6:	2200      	movs	r2, #0
 800b7e8:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 800b7ec:	687b      	ldr	r3, [r7, #4]
 800b7ee:	2200      	movs	r2, #0
 800b7f0:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 800b7f4:	687b      	ldr	r3, [r7, #4]
 800b7f6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b7fa:	2b00      	cmp	r3, #0
 800b7fc:	d014      	beq.n	800b828 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 800b7fe:	687b      	ldr	r3, [r7, #4]
 800b800:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b804:	685b      	ldr	r3, [r3, #4]
 800b806:	2b00      	cmp	r3, #0
 800b808:	d00e      	beq.n	800b828 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 800b80a:	687b      	ldr	r3, [r7, #4]
 800b80c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b810:	685b      	ldr	r3, [r3, #4]
 800b812:	687a      	ldr	r2, [r7, #4]
 800b814:	6852      	ldr	r2, [r2, #4]
 800b816:	b2d2      	uxtb	r2, r2
 800b818:	4611      	mov	r1, r2
 800b81a:	6878      	ldr	r0, [r7, #4]
 800b81c:	4798      	blx	r3
 800b81e:	4603      	mov	r3, r0
 800b820:	2b00      	cmp	r3, #0
 800b822:	d001      	beq.n	800b828 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 800b824:	2303      	movs	r3, #3
 800b826:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800b828:	2340      	movs	r3, #64	@ 0x40
 800b82a:	2200      	movs	r2, #0
 800b82c:	2100      	movs	r1, #0
 800b82e:	6878      	ldr	r0, [r7, #4]
 800b830:	f012 f90b 	bl	801da4a <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800b834:	687b      	ldr	r3, [r7, #4]
 800b836:	2201      	movs	r2, #1
 800b838:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800b83c:	687b      	ldr	r3, [r7, #4]
 800b83e:	2240      	movs	r2, #64	@ 0x40
 800b840:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800b844:	2340      	movs	r3, #64	@ 0x40
 800b846:	2200      	movs	r2, #0
 800b848:	2180      	movs	r1, #128	@ 0x80
 800b84a:	6878      	ldr	r0, [r7, #4]
 800b84c:	f012 f8fd 	bl	801da4a <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800b850:	687b      	ldr	r3, [r7, #4]
 800b852:	2201      	movs	r2, #1
 800b854:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800b856:	687b      	ldr	r3, [r7, #4]
 800b858:	2240      	movs	r2, #64	@ 0x40
 800b85a:	621a      	str	r2, [r3, #32]

  return ret;
 800b85c:	7bfb      	ldrb	r3, [r7, #15]
}
 800b85e:	4618      	mov	r0, r3
 800b860:	3710      	adds	r7, #16
 800b862:	46bd      	mov	sp, r7
 800b864:	bd80      	pop	{r7, pc}

0800b866 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800b866:	b480      	push	{r7}
 800b868:	b083      	sub	sp, #12
 800b86a:	af00      	add	r7, sp, #0
 800b86c:	6078      	str	r0, [r7, #4]
 800b86e:	460b      	mov	r3, r1
 800b870:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800b872:	687b      	ldr	r3, [r7, #4]
 800b874:	78fa      	ldrb	r2, [r7, #3]
 800b876:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800b878:	2300      	movs	r3, #0
}
 800b87a:	4618      	mov	r0, r3
 800b87c:	370c      	adds	r7, #12
 800b87e:	46bd      	mov	sp, r7
 800b880:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b884:	4770      	bx	lr

0800b886 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800b886:	b480      	push	{r7}
 800b888:	b083      	sub	sp, #12
 800b88a:	af00      	add	r7, sp, #0
 800b88c:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 800b88e:	687b      	ldr	r3, [r7, #4]
 800b890:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b894:	b2db      	uxtb	r3, r3
 800b896:	2b04      	cmp	r3, #4
 800b898:	d006      	beq.n	800b8a8 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 800b89a:	687b      	ldr	r3, [r7, #4]
 800b89c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b8a0:	b2da      	uxtb	r2, r3
 800b8a2:	687b      	ldr	r3, [r7, #4]
 800b8a4:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 800b8a8:	687b      	ldr	r3, [r7, #4]
 800b8aa:	2204      	movs	r2, #4
 800b8ac:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800b8b0:	2300      	movs	r3, #0
}
 800b8b2:	4618      	mov	r0, r3
 800b8b4:	370c      	adds	r7, #12
 800b8b6:	46bd      	mov	sp, r7
 800b8b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8bc:	4770      	bx	lr

0800b8be <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800b8be:	b480      	push	{r7}
 800b8c0:	b083      	sub	sp, #12
 800b8c2:	af00      	add	r7, sp, #0
 800b8c4:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800b8c6:	687b      	ldr	r3, [r7, #4]
 800b8c8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b8cc:	b2db      	uxtb	r3, r3
 800b8ce:	2b04      	cmp	r3, #4
 800b8d0:	d106      	bne.n	800b8e0 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800b8d2:	687b      	ldr	r3, [r7, #4]
 800b8d4:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 800b8d8:	b2da      	uxtb	r2, r3
 800b8da:	687b      	ldr	r3, [r7, #4]
 800b8dc:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800b8e0:	2300      	movs	r3, #0
}
 800b8e2:	4618      	mov	r0, r3
 800b8e4:	370c      	adds	r7, #12
 800b8e6:	46bd      	mov	sp, r7
 800b8e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8ec:	4770      	bx	lr

0800b8ee <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800b8ee:	b580      	push	{r7, lr}
 800b8f0:	b082      	sub	sp, #8
 800b8f2:	af00      	add	r7, sp, #0
 800b8f4:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b8f6:	687b      	ldr	r3, [r7, #4]
 800b8f8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b8fc:	b2db      	uxtb	r3, r3
 800b8fe:	2b03      	cmp	r3, #3
 800b900:	d110      	bne.n	800b924 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 800b902:	687b      	ldr	r3, [r7, #4]
 800b904:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b908:	2b00      	cmp	r3, #0
 800b90a:	d00b      	beq.n	800b924 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 800b90c:	687b      	ldr	r3, [r7, #4]
 800b90e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b912:	69db      	ldr	r3, [r3, #28]
 800b914:	2b00      	cmp	r3, #0
 800b916:	d005      	beq.n	800b924 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 800b918:	687b      	ldr	r3, [r7, #4]
 800b91a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b91e:	69db      	ldr	r3, [r3, #28]
 800b920:	6878      	ldr	r0, [r7, #4]
 800b922:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 800b924:	2300      	movs	r3, #0
}
 800b926:	4618      	mov	r0, r3
 800b928:	3708      	adds	r7, #8
 800b92a:	46bd      	mov	sp, r7
 800b92c:	bd80      	pop	{r7, pc}

0800b92e <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800b92e:	b580      	push	{r7, lr}
 800b930:	b082      	sub	sp, #8
 800b932:	af00      	add	r7, sp, #0
 800b934:	6078      	str	r0, [r7, #4]
 800b936:	460b      	mov	r3, r1
 800b938:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800b93a:	687b      	ldr	r3, [r7, #4]
 800b93c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b940:	687b      	ldr	r3, [r7, #4]
 800b942:	32ae      	adds	r2, #174	@ 0xae
 800b944:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b948:	2b00      	cmp	r3, #0
 800b94a:	d101      	bne.n	800b950 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 800b94c:	2303      	movs	r3, #3
 800b94e:	e01c      	b.n	800b98a <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b950:	687b      	ldr	r3, [r7, #4]
 800b952:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b956:	b2db      	uxtb	r3, r3
 800b958:	2b03      	cmp	r3, #3
 800b95a:	d115      	bne.n	800b988 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 800b95c:	687b      	ldr	r3, [r7, #4]
 800b95e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b962:	687b      	ldr	r3, [r7, #4]
 800b964:	32ae      	adds	r2, #174	@ 0xae
 800b966:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b96a:	6a1b      	ldr	r3, [r3, #32]
 800b96c:	2b00      	cmp	r3, #0
 800b96e:	d00b      	beq.n	800b988 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 800b970:	687b      	ldr	r3, [r7, #4]
 800b972:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b976:	687b      	ldr	r3, [r7, #4]
 800b978:	32ae      	adds	r2, #174	@ 0xae
 800b97a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b97e:	6a1b      	ldr	r3, [r3, #32]
 800b980:	78fa      	ldrb	r2, [r7, #3]
 800b982:	4611      	mov	r1, r2
 800b984:	6878      	ldr	r0, [r7, #4]
 800b986:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800b988:	2300      	movs	r3, #0
}
 800b98a:	4618      	mov	r0, r3
 800b98c:	3708      	adds	r7, #8
 800b98e:	46bd      	mov	sp, r7
 800b990:	bd80      	pop	{r7, pc}

0800b992 <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800b992:	b580      	push	{r7, lr}
 800b994:	b082      	sub	sp, #8
 800b996:	af00      	add	r7, sp, #0
 800b998:	6078      	str	r0, [r7, #4]
 800b99a:	460b      	mov	r3, r1
 800b99c:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800b99e:	687b      	ldr	r3, [r7, #4]
 800b9a0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b9a4:	687b      	ldr	r3, [r7, #4]
 800b9a6:	32ae      	adds	r2, #174	@ 0xae
 800b9a8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b9ac:	2b00      	cmp	r3, #0
 800b9ae:	d101      	bne.n	800b9b4 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 800b9b0:	2303      	movs	r3, #3
 800b9b2:	e01c      	b.n	800b9ee <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b9b4:	687b      	ldr	r3, [r7, #4]
 800b9b6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b9ba:	b2db      	uxtb	r3, r3
 800b9bc:	2b03      	cmp	r3, #3
 800b9be:	d115      	bne.n	800b9ec <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 800b9c0:	687b      	ldr	r3, [r7, #4]
 800b9c2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b9c6:	687b      	ldr	r3, [r7, #4]
 800b9c8:	32ae      	adds	r2, #174	@ 0xae
 800b9ca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b9ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b9d0:	2b00      	cmp	r3, #0
 800b9d2:	d00b      	beq.n	800b9ec <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 800b9d4:	687b      	ldr	r3, [r7, #4]
 800b9d6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b9da:	687b      	ldr	r3, [r7, #4]
 800b9dc:	32ae      	adds	r2, #174	@ 0xae
 800b9de:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b9e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b9e4:	78fa      	ldrb	r2, [r7, #3]
 800b9e6:	4611      	mov	r1, r2
 800b9e8:	6878      	ldr	r0, [r7, #4]
 800b9ea:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800b9ec:	2300      	movs	r3, #0
}
 800b9ee:	4618      	mov	r0, r3
 800b9f0:	3708      	adds	r7, #8
 800b9f2:	46bd      	mov	sp, r7
 800b9f4:	bd80      	pop	{r7, pc}

0800b9f6 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800b9f6:	b480      	push	{r7}
 800b9f8:	b083      	sub	sp, #12
 800b9fa:	af00      	add	r7, sp, #0
 800b9fc:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800b9fe:	2300      	movs	r3, #0
}
 800ba00:	4618      	mov	r0, r3
 800ba02:	370c      	adds	r7, #12
 800ba04:	46bd      	mov	sp, r7
 800ba06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba0a:	4770      	bx	lr

0800ba0c <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800ba0c:	b580      	push	{r7, lr}
 800ba0e:	b084      	sub	sp, #16
 800ba10:	af00      	add	r7, sp, #0
 800ba12:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 800ba14:	2300      	movs	r3, #0
 800ba16:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800ba18:	687b      	ldr	r3, [r7, #4]
 800ba1a:	2201      	movs	r2, #1
 800ba1c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800ba20:	687b      	ldr	r3, [r7, #4]
 800ba22:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ba26:	2b00      	cmp	r3, #0
 800ba28:	d00e      	beq.n	800ba48 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 800ba2a:	687b      	ldr	r3, [r7, #4]
 800ba2c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ba30:	685b      	ldr	r3, [r3, #4]
 800ba32:	687a      	ldr	r2, [r7, #4]
 800ba34:	6852      	ldr	r2, [r2, #4]
 800ba36:	b2d2      	uxtb	r2, r2
 800ba38:	4611      	mov	r1, r2
 800ba3a:	6878      	ldr	r0, [r7, #4]
 800ba3c:	4798      	blx	r3
 800ba3e:	4603      	mov	r3, r0
 800ba40:	2b00      	cmp	r3, #0
 800ba42:	d001      	beq.n	800ba48 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 800ba44:	2303      	movs	r3, #3
 800ba46:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800ba48:	7bfb      	ldrb	r3, [r7, #15]
}
 800ba4a:	4618      	mov	r0, r3
 800ba4c:	3710      	adds	r7, #16
 800ba4e:	46bd      	mov	sp, r7
 800ba50:	bd80      	pop	{r7, pc}

0800ba52 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800ba52:	b480      	push	{r7}
 800ba54:	b083      	sub	sp, #12
 800ba56:	af00      	add	r7, sp, #0
 800ba58:	6078      	str	r0, [r7, #4]
 800ba5a:	460b      	mov	r3, r1
 800ba5c:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800ba5e:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800ba60:	4618      	mov	r0, r3
 800ba62:	370c      	adds	r7, #12
 800ba64:	46bd      	mov	sp, r7
 800ba66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba6a:	4770      	bx	lr

0800ba6c <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800ba6c:	b480      	push	{r7}
 800ba6e:	b083      	sub	sp, #12
 800ba70:	af00      	add	r7, sp, #0
 800ba72:	6078      	str	r0, [r7, #4]
 800ba74:	460b      	mov	r3, r1
 800ba76:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800ba78:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800ba7a:	4618      	mov	r0, r3
 800ba7c:	370c      	adds	r7, #12
 800ba7e:	46bd      	mov	sp, r7
 800ba80:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba84:	4770      	bx	lr

0800ba86 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 800ba86:	b580      	push	{r7, lr}
 800ba88:	b086      	sub	sp, #24
 800ba8a:	af00      	add	r7, sp, #0
 800ba8c:	6078      	str	r0, [r7, #4]
 800ba8e:	460b      	mov	r3, r1
 800ba90:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 800ba92:	687b      	ldr	r3, [r7, #4]
 800ba94:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 800ba96:	687b      	ldr	r3, [r7, #4]
 800ba98:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 800ba9a:	2300      	movs	r3, #0
 800ba9c:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 800ba9e:	68fb      	ldr	r3, [r7, #12]
 800baa0:	885b      	ldrh	r3, [r3, #2]
 800baa2:	b29b      	uxth	r3, r3
 800baa4:	68fa      	ldr	r2, [r7, #12]
 800baa6:	7812      	ldrb	r2, [r2, #0]
 800baa8:	4293      	cmp	r3, r2
 800baaa:	d91f      	bls.n	800baec <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 800baac:	68fb      	ldr	r3, [r7, #12]
 800baae:	781b      	ldrb	r3, [r3, #0]
 800bab0:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 800bab2:	e013      	b.n	800badc <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 800bab4:	f107 030a 	add.w	r3, r7, #10
 800bab8:	4619      	mov	r1, r3
 800baba:	6978      	ldr	r0, [r7, #20]
 800babc:	f000 f81b 	bl	800baf6 <USBD_GetNextDesc>
 800bac0:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800bac2:	697b      	ldr	r3, [r7, #20]
 800bac4:	785b      	ldrb	r3, [r3, #1]
 800bac6:	2b05      	cmp	r3, #5
 800bac8:	d108      	bne.n	800badc <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 800baca:	697b      	ldr	r3, [r7, #20]
 800bacc:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 800bace:	693b      	ldr	r3, [r7, #16]
 800bad0:	789b      	ldrb	r3, [r3, #2]
 800bad2:	78fa      	ldrb	r2, [r7, #3]
 800bad4:	429a      	cmp	r2, r3
 800bad6:	d008      	beq.n	800baea <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 800bad8:	2300      	movs	r3, #0
 800bada:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 800badc:	68fb      	ldr	r3, [r7, #12]
 800bade:	885b      	ldrh	r3, [r3, #2]
 800bae0:	b29a      	uxth	r2, r3
 800bae2:	897b      	ldrh	r3, [r7, #10]
 800bae4:	429a      	cmp	r2, r3
 800bae6:	d8e5      	bhi.n	800bab4 <USBD_GetEpDesc+0x2e>
 800bae8:	e000      	b.n	800baec <USBD_GetEpDesc+0x66>
          break;
 800baea:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 800baec:	693b      	ldr	r3, [r7, #16]
}
 800baee:	4618      	mov	r0, r3
 800baf0:	3718      	adds	r7, #24
 800baf2:	46bd      	mov	sp, r7
 800baf4:	bd80      	pop	{r7, pc}

0800baf6 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800baf6:	b480      	push	{r7}
 800baf8:	b085      	sub	sp, #20
 800bafa:	af00      	add	r7, sp, #0
 800bafc:	6078      	str	r0, [r7, #4]
 800bafe:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 800bb00:	687b      	ldr	r3, [r7, #4]
 800bb02:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 800bb04:	683b      	ldr	r3, [r7, #0]
 800bb06:	881b      	ldrh	r3, [r3, #0]
 800bb08:	68fa      	ldr	r2, [r7, #12]
 800bb0a:	7812      	ldrb	r2, [r2, #0]
 800bb0c:	4413      	add	r3, r2
 800bb0e:	b29a      	uxth	r2, r3
 800bb10:	683b      	ldr	r3, [r7, #0]
 800bb12:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 800bb14:	68fb      	ldr	r3, [r7, #12]
 800bb16:	781b      	ldrb	r3, [r3, #0]
 800bb18:	461a      	mov	r2, r3
 800bb1a:	687b      	ldr	r3, [r7, #4]
 800bb1c:	4413      	add	r3, r2
 800bb1e:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800bb20:	68fb      	ldr	r3, [r7, #12]
}
 800bb22:	4618      	mov	r0, r3
 800bb24:	3714      	adds	r7, #20
 800bb26:	46bd      	mov	sp, r7
 800bb28:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb2c:	4770      	bx	lr

0800bb2e <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800bb2e:	b480      	push	{r7}
 800bb30:	b087      	sub	sp, #28
 800bb32:	af00      	add	r7, sp, #0
 800bb34:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 800bb36:	687b      	ldr	r3, [r7, #4]
 800bb38:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800bb3a:	697b      	ldr	r3, [r7, #20]
 800bb3c:	781b      	ldrb	r3, [r3, #0]
 800bb3e:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800bb40:	697b      	ldr	r3, [r7, #20]
 800bb42:	3301      	adds	r3, #1
 800bb44:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800bb46:	697b      	ldr	r3, [r7, #20]
 800bb48:	781b      	ldrb	r3, [r3, #0]
 800bb4a:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800bb4c:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800bb50:	021b      	lsls	r3, r3, #8
 800bb52:	b21a      	sxth	r2, r3
 800bb54:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800bb58:	4313      	orrs	r3, r2
 800bb5a:	b21b      	sxth	r3, r3
 800bb5c:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800bb5e:	89fb      	ldrh	r3, [r7, #14]
}
 800bb60:	4618      	mov	r0, r3
 800bb62:	371c      	adds	r7, #28
 800bb64:	46bd      	mov	sp, r7
 800bb66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb6a:	4770      	bx	lr

0800bb6c <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800bb6c:	b580      	push	{r7, lr}
 800bb6e:	b084      	sub	sp, #16
 800bb70:	af00      	add	r7, sp, #0
 800bb72:	6078      	str	r0, [r7, #4]
 800bb74:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800bb76:	2300      	movs	r3, #0
 800bb78:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800bb7a:	683b      	ldr	r3, [r7, #0]
 800bb7c:	781b      	ldrb	r3, [r3, #0]
 800bb7e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800bb82:	2b40      	cmp	r3, #64	@ 0x40
 800bb84:	d005      	beq.n	800bb92 <USBD_StdDevReq+0x26>
 800bb86:	2b40      	cmp	r3, #64	@ 0x40
 800bb88:	d857      	bhi.n	800bc3a <USBD_StdDevReq+0xce>
 800bb8a:	2b00      	cmp	r3, #0
 800bb8c:	d00f      	beq.n	800bbae <USBD_StdDevReq+0x42>
 800bb8e:	2b20      	cmp	r3, #32
 800bb90:	d153      	bne.n	800bc3a <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800bb92:	687b      	ldr	r3, [r7, #4]
 800bb94:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800bb98:	687b      	ldr	r3, [r7, #4]
 800bb9a:	32ae      	adds	r2, #174	@ 0xae
 800bb9c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bba0:	689b      	ldr	r3, [r3, #8]
 800bba2:	6839      	ldr	r1, [r7, #0]
 800bba4:	6878      	ldr	r0, [r7, #4]
 800bba6:	4798      	blx	r3
 800bba8:	4603      	mov	r3, r0
 800bbaa:	73fb      	strb	r3, [r7, #15]
      break;
 800bbac:	e04a      	b.n	800bc44 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800bbae:	683b      	ldr	r3, [r7, #0]
 800bbb0:	785b      	ldrb	r3, [r3, #1]
 800bbb2:	2b09      	cmp	r3, #9
 800bbb4:	d83b      	bhi.n	800bc2e <USBD_StdDevReq+0xc2>
 800bbb6:	a201      	add	r2, pc, #4	@ (adr r2, 800bbbc <USBD_StdDevReq+0x50>)
 800bbb8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bbbc:	0800bc11 	.word	0x0800bc11
 800bbc0:	0800bc25 	.word	0x0800bc25
 800bbc4:	0800bc2f 	.word	0x0800bc2f
 800bbc8:	0800bc1b 	.word	0x0800bc1b
 800bbcc:	0800bc2f 	.word	0x0800bc2f
 800bbd0:	0800bbef 	.word	0x0800bbef
 800bbd4:	0800bbe5 	.word	0x0800bbe5
 800bbd8:	0800bc2f 	.word	0x0800bc2f
 800bbdc:	0800bc07 	.word	0x0800bc07
 800bbe0:	0800bbf9 	.word	0x0800bbf9
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800bbe4:	6839      	ldr	r1, [r7, #0]
 800bbe6:	6878      	ldr	r0, [r7, #4]
 800bbe8:	f000 fa3c 	bl	800c064 <USBD_GetDescriptor>
          break;
 800bbec:	e024      	b.n	800bc38 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800bbee:	6839      	ldr	r1, [r7, #0]
 800bbf0:	6878      	ldr	r0, [r7, #4]
 800bbf2:	f000 fbcb 	bl	800c38c <USBD_SetAddress>
          break;
 800bbf6:	e01f      	b.n	800bc38 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800bbf8:	6839      	ldr	r1, [r7, #0]
 800bbfa:	6878      	ldr	r0, [r7, #4]
 800bbfc:	f000 fc0a 	bl	800c414 <USBD_SetConfig>
 800bc00:	4603      	mov	r3, r0
 800bc02:	73fb      	strb	r3, [r7, #15]
          break;
 800bc04:	e018      	b.n	800bc38 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800bc06:	6839      	ldr	r1, [r7, #0]
 800bc08:	6878      	ldr	r0, [r7, #4]
 800bc0a:	f000 fcad 	bl	800c568 <USBD_GetConfig>
          break;
 800bc0e:	e013      	b.n	800bc38 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800bc10:	6839      	ldr	r1, [r7, #0]
 800bc12:	6878      	ldr	r0, [r7, #4]
 800bc14:	f000 fcde 	bl	800c5d4 <USBD_GetStatus>
          break;
 800bc18:	e00e      	b.n	800bc38 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800bc1a:	6839      	ldr	r1, [r7, #0]
 800bc1c:	6878      	ldr	r0, [r7, #4]
 800bc1e:	f000 fd0d 	bl	800c63c <USBD_SetFeature>
          break;
 800bc22:	e009      	b.n	800bc38 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800bc24:	6839      	ldr	r1, [r7, #0]
 800bc26:	6878      	ldr	r0, [r7, #4]
 800bc28:	f000 fd31 	bl	800c68e <USBD_ClrFeature>
          break;
 800bc2c:	e004      	b.n	800bc38 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800bc2e:	6839      	ldr	r1, [r7, #0]
 800bc30:	6878      	ldr	r0, [r7, #4]
 800bc32:	f000 fd88 	bl	800c746 <USBD_CtlError>
          break;
 800bc36:	bf00      	nop
      }
      break;
 800bc38:	e004      	b.n	800bc44 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800bc3a:	6839      	ldr	r1, [r7, #0]
 800bc3c:	6878      	ldr	r0, [r7, #4]
 800bc3e:	f000 fd82 	bl	800c746 <USBD_CtlError>
      break;
 800bc42:	bf00      	nop
  }

  return ret;
 800bc44:	7bfb      	ldrb	r3, [r7, #15]
}
 800bc46:	4618      	mov	r0, r3
 800bc48:	3710      	adds	r7, #16
 800bc4a:	46bd      	mov	sp, r7
 800bc4c:	bd80      	pop	{r7, pc}
 800bc4e:	bf00      	nop

0800bc50 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800bc50:	b580      	push	{r7, lr}
 800bc52:	b084      	sub	sp, #16
 800bc54:	af00      	add	r7, sp, #0
 800bc56:	6078      	str	r0, [r7, #4]
 800bc58:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800bc5a:	2300      	movs	r3, #0
 800bc5c:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800bc5e:	683b      	ldr	r3, [r7, #0]
 800bc60:	781b      	ldrb	r3, [r3, #0]
 800bc62:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800bc66:	2b40      	cmp	r3, #64	@ 0x40
 800bc68:	d005      	beq.n	800bc76 <USBD_StdItfReq+0x26>
 800bc6a:	2b40      	cmp	r3, #64	@ 0x40
 800bc6c:	d852      	bhi.n	800bd14 <USBD_StdItfReq+0xc4>
 800bc6e:	2b00      	cmp	r3, #0
 800bc70:	d001      	beq.n	800bc76 <USBD_StdItfReq+0x26>
 800bc72:	2b20      	cmp	r3, #32
 800bc74:	d14e      	bne.n	800bd14 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800bc76:	687b      	ldr	r3, [r7, #4]
 800bc78:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800bc7c:	b2db      	uxtb	r3, r3
 800bc7e:	3b01      	subs	r3, #1
 800bc80:	2b02      	cmp	r3, #2
 800bc82:	d840      	bhi.n	800bd06 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800bc84:	683b      	ldr	r3, [r7, #0]
 800bc86:	889b      	ldrh	r3, [r3, #4]
 800bc88:	b2db      	uxtb	r3, r3
 800bc8a:	2b01      	cmp	r3, #1
 800bc8c:	d836      	bhi.n	800bcfc <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800bc8e:	683b      	ldr	r3, [r7, #0]
 800bc90:	889b      	ldrh	r3, [r3, #4]
 800bc92:	b2db      	uxtb	r3, r3
 800bc94:	4619      	mov	r1, r3
 800bc96:	6878      	ldr	r0, [r7, #4]
 800bc98:	f7ff fedb 	bl	800ba52 <USBD_CoreFindIF>
 800bc9c:	4603      	mov	r3, r0
 800bc9e:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800bca0:	7bbb      	ldrb	r3, [r7, #14]
 800bca2:	2bff      	cmp	r3, #255	@ 0xff
 800bca4:	d01d      	beq.n	800bce2 <USBD_StdItfReq+0x92>
 800bca6:	7bbb      	ldrb	r3, [r7, #14]
 800bca8:	2b00      	cmp	r3, #0
 800bcaa:	d11a      	bne.n	800bce2 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 800bcac:	7bba      	ldrb	r2, [r7, #14]
 800bcae:	687b      	ldr	r3, [r7, #4]
 800bcb0:	32ae      	adds	r2, #174	@ 0xae
 800bcb2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bcb6:	689b      	ldr	r3, [r3, #8]
 800bcb8:	2b00      	cmp	r3, #0
 800bcba:	d00f      	beq.n	800bcdc <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 800bcbc:	7bba      	ldrb	r2, [r7, #14]
 800bcbe:	687b      	ldr	r3, [r7, #4]
 800bcc0:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800bcc4:	7bba      	ldrb	r2, [r7, #14]
 800bcc6:	687b      	ldr	r3, [r7, #4]
 800bcc8:	32ae      	adds	r2, #174	@ 0xae
 800bcca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bcce:	689b      	ldr	r3, [r3, #8]
 800bcd0:	6839      	ldr	r1, [r7, #0]
 800bcd2:	6878      	ldr	r0, [r7, #4]
 800bcd4:	4798      	blx	r3
 800bcd6:	4603      	mov	r3, r0
 800bcd8:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800bcda:	e004      	b.n	800bce6 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 800bcdc:	2303      	movs	r3, #3
 800bcde:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800bce0:	e001      	b.n	800bce6 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800bce2:	2303      	movs	r3, #3
 800bce4:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800bce6:	683b      	ldr	r3, [r7, #0]
 800bce8:	88db      	ldrh	r3, [r3, #6]
 800bcea:	2b00      	cmp	r3, #0
 800bcec:	d110      	bne.n	800bd10 <USBD_StdItfReq+0xc0>
 800bcee:	7bfb      	ldrb	r3, [r7, #15]
 800bcf0:	2b00      	cmp	r3, #0
 800bcf2:	d10d      	bne.n	800bd10 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 800bcf4:	6878      	ldr	r0, [r7, #4]
 800bcf6:	f000 fdfd 	bl	800c8f4 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800bcfa:	e009      	b.n	800bd10 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 800bcfc:	6839      	ldr	r1, [r7, #0]
 800bcfe:	6878      	ldr	r0, [r7, #4]
 800bd00:	f000 fd21 	bl	800c746 <USBD_CtlError>
          break;
 800bd04:	e004      	b.n	800bd10 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800bd06:	6839      	ldr	r1, [r7, #0]
 800bd08:	6878      	ldr	r0, [r7, #4]
 800bd0a:	f000 fd1c 	bl	800c746 <USBD_CtlError>
          break;
 800bd0e:	e000      	b.n	800bd12 <USBD_StdItfReq+0xc2>
          break;
 800bd10:	bf00      	nop
      }
      break;
 800bd12:	e004      	b.n	800bd1e <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 800bd14:	6839      	ldr	r1, [r7, #0]
 800bd16:	6878      	ldr	r0, [r7, #4]
 800bd18:	f000 fd15 	bl	800c746 <USBD_CtlError>
      break;
 800bd1c:	bf00      	nop
  }

  return ret;
 800bd1e:	7bfb      	ldrb	r3, [r7, #15]
}
 800bd20:	4618      	mov	r0, r3
 800bd22:	3710      	adds	r7, #16
 800bd24:	46bd      	mov	sp, r7
 800bd26:	bd80      	pop	{r7, pc}

0800bd28 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800bd28:	b580      	push	{r7, lr}
 800bd2a:	b084      	sub	sp, #16
 800bd2c:	af00      	add	r7, sp, #0
 800bd2e:	6078      	str	r0, [r7, #4]
 800bd30:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800bd32:	2300      	movs	r3, #0
 800bd34:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 800bd36:	683b      	ldr	r3, [r7, #0]
 800bd38:	889b      	ldrh	r3, [r3, #4]
 800bd3a:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800bd3c:	683b      	ldr	r3, [r7, #0]
 800bd3e:	781b      	ldrb	r3, [r3, #0]
 800bd40:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800bd44:	2b40      	cmp	r3, #64	@ 0x40
 800bd46:	d007      	beq.n	800bd58 <USBD_StdEPReq+0x30>
 800bd48:	2b40      	cmp	r3, #64	@ 0x40
 800bd4a:	f200 817f 	bhi.w	800c04c <USBD_StdEPReq+0x324>
 800bd4e:	2b00      	cmp	r3, #0
 800bd50:	d02a      	beq.n	800bda8 <USBD_StdEPReq+0x80>
 800bd52:	2b20      	cmp	r3, #32
 800bd54:	f040 817a 	bne.w	800c04c <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 800bd58:	7bbb      	ldrb	r3, [r7, #14]
 800bd5a:	4619      	mov	r1, r3
 800bd5c:	6878      	ldr	r0, [r7, #4]
 800bd5e:	f7ff fe85 	bl	800ba6c <USBD_CoreFindEP>
 800bd62:	4603      	mov	r3, r0
 800bd64:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800bd66:	7b7b      	ldrb	r3, [r7, #13]
 800bd68:	2bff      	cmp	r3, #255	@ 0xff
 800bd6a:	f000 8174 	beq.w	800c056 <USBD_StdEPReq+0x32e>
 800bd6e:	7b7b      	ldrb	r3, [r7, #13]
 800bd70:	2b00      	cmp	r3, #0
 800bd72:	f040 8170 	bne.w	800c056 <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 800bd76:	7b7a      	ldrb	r2, [r7, #13]
 800bd78:	687b      	ldr	r3, [r7, #4]
 800bd7a:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800bd7e:	7b7a      	ldrb	r2, [r7, #13]
 800bd80:	687b      	ldr	r3, [r7, #4]
 800bd82:	32ae      	adds	r2, #174	@ 0xae
 800bd84:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bd88:	689b      	ldr	r3, [r3, #8]
 800bd8a:	2b00      	cmp	r3, #0
 800bd8c:	f000 8163 	beq.w	800c056 <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800bd90:	7b7a      	ldrb	r2, [r7, #13]
 800bd92:	687b      	ldr	r3, [r7, #4]
 800bd94:	32ae      	adds	r2, #174	@ 0xae
 800bd96:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bd9a:	689b      	ldr	r3, [r3, #8]
 800bd9c:	6839      	ldr	r1, [r7, #0]
 800bd9e:	6878      	ldr	r0, [r7, #4]
 800bda0:	4798      	blx	r3
 800bda2:	4603      	mov	r3, r0
 800bda4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800bda6:	e156      	b.n	800c056 <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800bda8:	683b      	ldr	r3, [r7, #0]
 800bdaa:	785b      	ldrb	r3, [r3, #1]
 800bdac:	2b03      	cmp	r3, #3
 800bdae:	d008      	beq.n	800bdc2 <USBD_StdEPReq+0x9a>
 800bdb0:	2b03      	cmp	r3, #3
 800bdb2:	f300 8145 	bgt.w	800c040 <USBD_StdEPReq+0x318>
 800bdb6:	2b00      	cmp	r3, #0
 800bdb8:	f000 809b 	beq.w	800bef2 <USBD_StdEPReq+0x1ca>
 800bdbc:	2b01      	cmp	r3, #1
 800bdbe:	d03c      	beq.n	800be3a <USBD_StdEPReq+0x112>
 800bdc0:	e13e      	b.n	800c040 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800bdc2:	687b      	ldr	r3, [r7, #4]
 800bdc4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800bdc8:	b2db      	uxtb	r3, r3
 800bdca:	2b02      	cmp	r3, #2
 800bdcc:	d002      	beq.n	800bdd4 <USBD_StdEPReq+0xac>
 800bdce:	2b03      	cmp	r3, #3
 800bdd0:	d016      	beq.n	800be00 <USBD_StdEPReq+0xd8>
 800bdd2:	e02c      	b.n	800be2e <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800bdd4:	7bbb      	ldrb	r3, [r7, #14]
 800bdd6:	2b00      	cmp	r3, #0
 800bdd8:	d00d      	beq.n	800bdf6 <USBD_StdEPReq+0xce>
 800bdda:	7bbb      	ldrb	r3, [r7, #14]
 800bddc:	2b80      	cmp	r3, #128	@ 0x80
 800bdde:	d00a      	beq.n	800bdf6 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800bde0:	7bbb      	ldrb	r3, [r7, #14]
 800bde2:	4619      	mov	r1, r3
 800bde4:	6878      	ldr	r0, [r7, #4]
 800bde6:	f011 fe75 	bl	801dad4 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800bdea:	2180      	movs	r1, #128	@ 0x80
 800bdec:	6878      	ldr	r0, [r7, #4]
 800bdee:	f011 fe71 	bl	801dad4 <USBD_LL_StallEP>
 800bdf2:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800bdf4:	e020      	b.n	800be38 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 800bdf6:	6839      	ldr	r1, [r7, #0]
 800bdf8:	6878      	ldr	r0, [r7, #4]
 800bdfa:	f000 fca4 	bl	800c746 <USBD_CtlError>
              break;
 800bdfe:	e01b      	b.n	800be38 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800be00:	683b      	ldr	r3, [r7, #0]
 800be02:	885b      	ldrh	r3, [r3, #2]
 800be04:	2b00      	cmp	r3, #0
 800be06:	d10e      	bne.n	800be26 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800be08:	7bbb      	ldrb	r3, [r7, #14]
 800be0a:	2b00      	cmp	r3, #0
 800be0c:	d00b      	beq.n	800be26 <USBD_StdEPReq+0xfe>
 800be0e:	7bbb      	ldrb	r3, [r7, #14]
 800be10:	2b80      	cmp	r3, #128	@ 0x80
 800be12:	d008      	beq.n	800be26 <USBD_StdEPReq+0xfe>
 800be14:	683b      	ldr	r3, [r7, #0]
 800be16:	88db      	ldrh	r3, [r3, #6]
 800be18:	2b00      	cmp	r3, #0
 800be1a:	d104      	bne.n	800be26 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800be1c:	7bbb      	ldrb	r3, [r7, #14]
 800be1e:	4619      	mov	r1, r3
 800be20:	6878      	ldr	r0, [r7, #4]
 800be22:	f011 fe57 	bl	801dad4 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800be26:	6878      	ldr	r0, [r7, #4]
 800be28:	f000 fd64 	bl	800c8f4 <USBD_CtlSendStatus>

              break;
 800be2c:	e004      	b.n	800be38 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800be2e:	6839      	ldr	r1, [r7, #0]
 800be30:	6878      	ldr	r0, [r7, #4]
 800be32:	f000 fc88 	bl	800c746 <USBD_CtlError>
              break;
 800be36:	bf00      	nop
          }
          break;
 800be38:	e107      	b.n	800c04a <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800be3a:	687b      	ldr	r3, [r7, #4]
 800be3c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800be40:	b2db      	uxtb	r3, r3
 800be42:	2b02      	cmp	r3, #2
 800be44:	d002      	beq.n	800be4c <USBD_StdEPReq+0x124>
 800be46:	2b03      	cmp	r3, #3
 800be48:	d016      	beq.n	800be78 <USBD_StdEPReq+0x150>
 800be4a:	e04b      	b.n	800bee4 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800be4c:	7bbb      	ldrb	r3, [r7, #14]
 800be4e:	2b00      	cmp	r3, #0
 800be50:	d00d      	beq.n	800be6e <USBD_StdEPReq+0x146>
 800be52:	7bbb      	ldrb	r3, [r7, #14]
 800be54:	2b80      	cmp	r3, #128	@ 0x80
 800be56:	d00a      	beq.n	800be6e <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800be58:	7bbb      	ldrb	r3, [r7, #14]
 800be5a:	4619      	mov	r1, r3
 800be5c:	6878      	ldr	r0, [r7, #4]
 800be5e:	f011 fe39 	bl	801dad4 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800be62:	2180      	movs	r1, #128	@ 0x80
 800be64:	6878      	ldr	r0, [r7, #4]
 800be66:	f011 fe35 	bl	801dad4 <USBD_LL_StallEP>
 800be6a:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800be6c:	e040      	b.n	800bef0 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800be6e:	6839      	ldr	r1, [r7, #0]
 800be70:	6878      	ldr	r0, [r7, #4]
 800be72:	f000 fc68 	bl	800c746 <USBD_CtlError>
              break;
 800be76:	e03b      	b.n	800bef0 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800be78:	683b      	ldr	r3, [r7, #0]
 800be7a:	885b      	ldrh	r3, [r3, #2]
 800be7c:	2b00      	cmp	r3, #0
 800be7e:	d136      	bne.n	800beee <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800be80:	7bbb      	ldrb	r3, [r7, #14]
 800be82:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800be86:	2b00      	cmp	r3, #0
 800be88:	d004      	beq.n	800be94 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800be8a:	7bbb      	ldrb	r3, [r7, #14]
 800be8c:	4619      	mov	r1, r3
 800be8e:	6878      	ldr	r0, [r7, #4]
 800be90:	f011 fe3f 	bl	801db12 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800be94:	6878      	ldr	r0, [r7, #4]
 800be96:	f000 fd2d 	bl	800c8f4 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800be9a:	7bbb      	ldrb	r3, [r7, #14]
 800be9c:	4619      	mov	r1, r3
 800be9e:	6878      	ldr	r0, [r7, #4]
 800bea0:	f7ff fde4 	bl	800ba6c <USBD_CoreFindEP>
 800bea4:	4603      	mov	r3, r0
 800bea6:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800bea8:	7b7b      	ldrb	r3, [r7, #13]
 800beaa:	2bff      	cmp	r3, #255	@ 0xff
 800beac:	d01f      	beq.n	800beee <USBD_StdEPReq+0x1c6>
 800beae:	7b7b      	ldrb	r3, [r7, #13]
 800beb0:	2b00      	cmp	r3, #0
 800beb2:	d11c      	bne.n	800beee <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 800beb4:	7b7a      	ldrb	r2, [r7, #13]
 800beb6:	687b      	ldr	r3, [r7, #4]
 800beb8:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 800bebc:	7b7a      	ldrb	r2, [r7, #13]
 800bebe:	687b      	ldr	r3, [r7, #4]
 800bec0:	32ae      	adds	r2, #174	@ 0xae
 800bec2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bec6:	689b      	ldr	r3, [r3, #8]
 800bec8:	2b00      	cmp	r3, #0
 800beca:	d010      	beq.n	800beee <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800becc:	7b7a      	ldrb	r2, [r7, #13]
 800bece:	687b      	ldr	r3, [r7, #4]
 800bed0:	32ae      	adds	r2, #174	@ 0xae
 800bed2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bed6:	689b      	ldr	r3, [r3, #8]
 800bed8:	6839      	ldr	r1, [r7, #0]
 800beda:	6878      	ldr	r0, [r7, #4]
 800bedc:	4798      	blx	r3
 800bede:	4603      	mov	r3, r0
 800bee0:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800bee2:	e004      	b.n	800beee <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 800bee4:	6839      	ldr	r1, [r7, #0]
 800bee6:	6878      	ldr	r0, [r7, #4]
 800bee8:	f000 fc2d 	bl	800c746 <USBD_CtlError>
              break;
 800beec:	e000      	b.n	800bef0 <USBD_StdEPReq+0x1c8>
              break;
 800beee:	bf00      	nop
          }
          break;
 800bef0:	e0ab      	b.n	800c04a <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800bef2:	687b      	ldr	r3, [r7, #4]
 800bef4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800bef8:	b2db      	uxtb	r3, r3
 800befa:	2b02      	cmp	r3, #2
 800befc:	d002      	beq.n	800bf04 <USBD_StdEPReq+0x1dc>
 800befe:	2b03      	cmp	r3, #3
 800bf00:	d032      	beq.n	800bf68 <USBD_StdEPReq+0x240>
 800bf02:	e097      	b.n	800c034 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800bf04:	7bbb      	ldrb	r3, [r7, #14]
 800bf06:	2b00      	cmp	r3, #0
 800bf08:	d007      	beq.n	800bf1a <USBD_StdEPReq+0x1f2>
 800bf0a:	7bbb      	ldrb	r3, [r7, #14]
 800bf0c:	2b80      	cmp	r3, #128	@ 0x80
 800bf0e:	d004      	beq.n	800bf1a <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 800bf10:	6839      	ldr	r1, [r7, #0]
 800bf12:	6878      	ldr	r0, [r7, #4]
 800bf14:	f000 fc17 	bl	800c746 <USBD_CtlError>
                break;
 800bf18:	e091      	b.n	800c03e <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800bf1a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800bf1e:	2b00      	cmp	r3, #0
 800bf20:	da0b      	bge.n	800bf3a <USBD_StdEPReq+0x212>
 800bf22:	7bbb      	ldrb	r3, [r7, #14]
 800bf24:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800bf28:	4613      	mov	r3, r2
 800bf2a:	009b      	lsls	r3, r3, #2
 800bf2c:	4413      	add	r3, r2
 800bf2e:	009b      	lsls	r3, r3, #2
 800bf30:	3310      	adds	r3, #16
 800bf32:	687a      	ldr	r2, [r7, #4]
 800bf34:	4413      	add	r3, r2
 800bf36:	3304      	adds	r3, #4
 800bf38:	e00b      	b.n	800bf52 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800bf3a:	7bbb      	ldrb	r3, [r7, #14]
 800bf3c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800bf40:	4613      	mov	r3, r2
 800bf42:	009b      	lsls	r3, r3, #2
 800bf44:	4413      	add	r3, r2
 800bf46:	009b      	lsls	r3, r3, #2
 800bf48:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800bf4c:	687a      	ldr	r2, [r7, #4]
 800bf4e:	4413      	add	r3, r2
 800bf50:	3304      	adds	r3, #4
 800bf52:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800bf54:	68bb      	ldr	r3, [r7, #8]
 800bf56:	2200      	movs	r2, #0
 800bf58:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800bf5a:	68bb      	ldr	r3, [r7, #8]
 800bf5c:	2202      	movs	r2, #2
 800bf5e:	4619      	mov	r1, r3
 800bf60:	6878      	ldr	r0, [r7, #4]
 800bf62:	f000 fc6d 	bl	800c840 <USBD_CtlSendData>
              break;
 800bf66:	e06a      	b.n	800c03e <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800bf68:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800bf6c:	2b00      	cmp	r3, #0
 800bf6e:	da11      	bge.n	800bf94 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800bf70:	7bbb      	ldrb	r3, [r7, #14]
 800bf72:	f003 020f 	and.w	r2, r3, #15
 800bf76:	6879      	ldr	r1, [r7, #4]
 800bf78:	4613      	mov	r3, r2
 800bf7a:	009b      	lsls	r3, r3, #2
 800bf7c:	4413      	add	r3, r2
 800bf7e:	009b      	lsls	r3, r3, #2
 800bf80:	440b      	add	r3, r1
 800bf82:	3324      	adds	r3, #36	@ 0x24
 800bf84:	881b      	ldrh	r3, [r3, #0]
 800bf86:	2b00      	cmp	r3, #0
 800bf88:	d117      	bne.n	800bfba <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800bf8a:	6839      	ldr	r1, [r7, #0]
 800bf8c:	6878      	ldr	r0, [r7, #4]
 800bf8e:	f000 fbda 	bl	800c746 <USBD_CtlError>
                  break;
 800bf92:	e054      	b.n	800c03e <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800bf94:	7bbb      	ldrb	r3, [r7, #14]
 800bf96:	f003 020f 	and.w	r2, r3, #15
 800bf9a:	6879      	ldr	r1, [r7, #4]
 800bf9c:	4613      	mov	r3, r2
 800bf9e:	009b      	lsls	r3, r3, #2
 800bfa0:	4413      	add	r3, r2
 800bfa2:	009b      	lsls	r3, r3, #2
 800bfa4:	440b      	add	r3, r1
 800bfa6:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800bfaa:	881b      	ldrh	r3, [r3, #0]
 800bfac:	2b00      	cmp	r3, #0
 800bfae:	d104      	bne.n	800bfba <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800bfb0:	6839      	ldr	r1, [r7, #0]
 800bfb2:	6878      	ldr	r0, [r7, #4]
 800bfb4:	f000 fbc7 	bl	800c746 <USBD_CtlError>
                  break;
 800bfb8:	e041      	b.n	800c03e <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800bfba:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800bfbe:	2b00      	cmp	r3, #0
 800bfc0:	da0b      	bge.n	800bfda <USBD_StdEPReq+0x2b2>
 800bfc2:	7bbb      	ldrb	r3, [r7, #14]
 800bfc4:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800bfc8:	4613      	mov	r3, r2
 800bfca:	009b      	lsls	r3, r3, #2
 800bfcc:	4413      	add	r3, r2
 800bfce:	009b      	lsls	r3, r3, #2
 800bfd0:	3310      	adds	r3, #16
 800bfd2:	687a      	ldr	r2, [r7, #4]
 800bfd4:	4413      	add	r3, r2
 800bfd6:	3304      	adds	r3, #4
 800bfd8:	e00b      	b.n	800bff2 <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800bfda:	7bbb      	ldrb	r3, [r7, #14]
 800bfdc:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800bfe0:	4613      	mov	r3, r2
 800bfe2:	009b      	lsls	r3, r3, #2
 800bfe4:	4413      	add	r3, r2
 800bfe6:	009b      	lsls	r3, r3, #2
 800bfe8:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800bfec:	687a      	ldr	r2, [r7, #4]
 800bfee:	4413      	add	r3, r2
 800bff0:	3304      	adds	r3, #4
 800bff2:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800bff4:	7bbb      	ldrb	r3, [r7, #14]
 800bff6:	2b00      	cmp	r3, #0
 800bff8:	d002      	beq.n	800c000 <USBD_StdEPReq+0x2d8>
 800bffa:	7bbb      	ldrb	r3, [r7, #14]
 800bffc:	2b80      	cmp	r3, #128	@ 0x80
 800bffe:	d103      	bne.n	800c008 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 800c000:	68bb      	ldr	r3, [r7, #8]
 800c002:	2200      	movs	r2, #0
 800c004:	601a      	str	r2, [r3, #0]
 800c006:	e00e      	b.n	800c026 <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800c008:	7bbb      	ldrb	r3, [r7, #14]
 800c00a:	4619      	mov	r1, r3
 800c00c:	6878      	ldr	r0, [r7, #4]
 800c00e:	f011 fd9f 	bl	801db50 <USBD_LL_IsStallEP>
 800c012:	4603      	mov	r3, r0
 800c014:	2b00      	cmp	r3, #0
 800c016:	d003      	beq.n	800c020 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 800c018:	68bb      	ldr	r3, [r7, #8]
 800c01a:	2201      	movs	r2, #1
 800c01c:	601a      	str	r2, [r3, #0]
 800c01e:	e002      	b.n	800c026 <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 800c020:	68bb      	ldr	r3, [r7, #8]
 800c022:	2200      	movs	r2, #0
 800c024:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800c026:	68bb      	ldr	r3, [r7, #8]
 800c028:	2202      	movs	r2, #2
 800c02a:	4619      	mov	r1, r3
 800c02c:	6878      	ldr	r0, [r7, #4]
 800c02e:	f000 fc07 	bl	800c840 <USBD_CtlSendData>
              break;
 800c032:	e004      	b.n	800c03e <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 800c034:	6839      	ldr	r1, [r7, #0]
 800c036:	6878      	ldr	r0, [r7, #4]
 800c038:	f000 fb85 	bl	800c746 <USBD_CtlError>
              break;
 800c03c:	bf00      	nop
          }
          break;
 800c03e:	e004      	b.n	800c04a <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 800c040:	6839      	ldr	r1, [r7, #0]
 800c042:	6878      	ldr	r0, [r7, #4]
 800c044:	f000 fb7f 	bl	800c746 <USBD_CtlError>
          break;
 800c048:	bf00      	nop
      }
      break;
 800c04a:	e005      	b.n	800c058 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 800c04c:	6839      	ldr	r1, [r7, #0]
 800c04e:	6878      	ldr	r0, [r7, #4]
 800c050:	f000 fb79 	bl	800c746 <USBD_CtlError>
      break;
 800c054:	e000      	b.n	800c058 <USBD_StdEPReq+0x330>
      break;
 800c056:	bf00      	nop
  }

  return ret;
 800c058:	7bfb      	ldrb	r3, [r7, #15]
}
 800c05a:	4618      	mov	r0, r3
 800c05c:	3710      	adds	r7, #16
 800c05e:	46bd      	mov	sp, r7
 800c060:	bd80      	pop	{r7, pc}
	...

0800c064 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c064:	b580      	push	{r7, lr}
 800c066:	b084      	sub	sp, #16
 800c068:	af00      	add	r7, sp, #0
 800c06a:	6078      	str	r0, [r7, #4]
 800c06c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800c06e:	2300      	movs	r3, #0
 800c070:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800c072:	2300      	movs	r3, #0
 800c074:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800c076:	2300      	movs	r3, #0
 800c078:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800c07a:	683b      	ldr	r3, [r7, #0]
 800c07c:	885b      	ldrh	r3, [r3, #2]
 800c07e:	0a1b      	lsrs	r3, r3, #8
 800c080:	b29b      	uxth	r3, r3
 800c082:	3b01      	subs	r3, #1
 800c084:	2b0e      	cmp	r3, #14
 800c086:	f200 8152 	bhi.w	800c32e <USBD_GetDescriptor+0x2ca>
 800c08a:	a201      	add	r2, pc, #4	@ (adr r2, 800c090 <USBD_GetDescriptor+0x2c>)
 800c08c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c090:	0800c101 	.word	0x0800c101
 800c094:	0800c119 	.word	0x0800c119
 800c098:	0800c159 	.word	0x0800c159
 800c09c:	0800c32f 	.word	0x0800c32f
 800c0a0:	0800c32f 	.word	0x0800c32f
 800c0a4:	0800c2cf 	.word	0x0800c2cf
 800c0a8:	0800c2fb 	.word	0x0800c2fb
 800c0ac:	0800c32f 	.word	0x0800c32f
 800c0b0:	0800c32f 	.word	0x0800c32f
 800c0b4:	0800c32f 	.word	0x0800c32f
 800c0b8:	0800c32f 	.word	0x0800c32f
 800c0bc:	0800c32f 	.word	0x0800c32f
 800c0c0:	0800c32f 	.word	0x0800c32f
 800c0c4:	0800c32f 	.word	0x0800c32f
 800c0c8:	0800c0cd 	.word	0x0800c0cd
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 800c0cc:	687b      	ldr	r3, [r7, #4]
 800c0ce:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c0d2:	69db      	ldr	r3, [r3, #28]
 800c0d4:	2b00      	cmp	r3, #0
 800c0d6:	d00b      	beq.n	800c0f0 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 800c0d8:	687b      	ldr	r3, [r7, #4]
 800c0da:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c0de:	69db      	ldr	r3, [r3, #28]
 800c0e0:	687a      	ldr	r2, [r7, #4]
 800c0e2:	7c12      	ldrb	r2, [r2, #16]
 800c0e4:	f107 0108 	add.w	r1, r7, #8
 800c0e8:	4610      	mov	r0, r2
 800c0ea:	4798      	blx	r3
 800c0ec:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800c0ee:	e126      	b.n	800c33e <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800c0f0:	6839      	ldr	r1, [r7, #0]
 800c0f2:	6878      	ldr	r0, [r7, #4]
 800c0f4:	f000 fb27 	bl	800c746 <USBD_CtlError>
        err++;
 800c0f8:	7afb      	ldrb	r3, [r7, #11]
 800c0fa:	3301      	adds	r3, #1
 800c0fc:	72fb      	strb	r3, [r7, #11]
      break;
 800c0fe:	e11e      	b.n	800c33e <USBD_GetDescriptor+0x2da>
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800c100:	687b      	ldr	r3, [r7, #4]
 800c102:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c106:	681b      	ldr	r3, [r3, #0]
 800c108:	687a      	ldr	r2, [r7, #4]
 800c10a:	7c12      	ldrb	r2, [r2, #16]
 800c10c:	f107 0108 	add.w	r1, r7, #8
 800c110:	4610      	mov	r0, r2
 800c112:	4798      	blx	r3
 800c114:	60f8      	str	r0, [r7, #12]
      break;
 800c116:	e112      	b.n	800c33e <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c118:	687b      	ldr	r3, [r7, #4]
 800c11a:	7c1b      	ldrb	r3, [r3, #16]
 800c11c:	2b00      	cmp	r3, #0
 800c11e:	d10d      	bne.n	800c13c <USBD_GetDescriptor+0xd8>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800c120:	687b      	ldr	r3, [r7, #4]
 800c122:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c126:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c128:	f107 0208 	add.w	r2, r7, #8
 800c12c:	4610      	mov	r0, r2
 800c12e:	4798      	blx	r3
 800c130:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800c132:	68fb      	ldr	r3, [r7, #12]
 800c134:	3301      	adds	r3, #1
 800c136:	2202      	movs	r2, #2
 800c138:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800c13a:	e100      	b.n	800c33e <USBD_GetDescriptor+0x2da>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800c13c:	687b      	ldr	r3, [r7, #4]
 800c13e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c142:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c144:	f107 0208 	add.w	r2, r7, #8
 800c148:	4610      	mov	r0, r2
 800c14a:	4798      	blx	r3
 800c14c:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800c14e:	68fb      	ldr	r3, [r7, #12]
 800c150:	3301      	adds	r3, #1
 800c152:	2202      	movs	r2, #2
 800c154:	701a      	strb	r2, [r3, #0]
      break;
 800c156:	e0f2      	b.n	800c33e <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800c158:	683b      	ldr	r3, [r7, #0]
 800c15a:	885b      	ldrh	r3, [r3, #2]
 800c15c:	b2db      	uxtb	r3, r3
 800c15e:	2b05      	cmp	r3, #5
 800c160:	f200 80ac 	bhi.w	800c2bc <USBD_GetDescriptor+0x258>
 800c164:	a201      	add	r2, pc, #4	@ (adr r2, 800c16c <USBD_GetDescriptor+0x108>)
 800c166:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c16a:	bf00      	nop
 800c16c:	0800c185 	.word	0x0800c185
 800c170:	0800c1b9 	.word	0x0800c1b9
 800c174:	0800c1ed 	.word	0x0800c1ed
 800c178:	0800c221 	.word	0x0800c221
 800c17c:	0800c255 	.word	0x0800c255
 800c180:	0800c289 	.word	0x0800c289
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800c184:	687b      	ldr	r3, [r7, #4]
 800c186:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c18a:	685b      	ldr	r3, [r3, #4]
 800c18c:	2b00      	cmp	r3, #0
 800c18e:	d00b      	beq.n	800c1a8 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800c190:	687b      	ldr	r3, [r7, #4]
 800c192:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c196:	685b      	ldr	r3, [r3, #4]
 800c198:	687a      	ldr	r2, [r7, #4]
 800c19a:	7c12      	ldrb	r2, [r2, #16]
 800c19c:	f107 0108 	add.w	r1, r7, #8
 800c1a0:	4610      	mov	r0, r2
 800c1a2:	4798      	blx	r3
 800c1a4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800c1a6:	e091      	b.n	800c2cc <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800c1a8:	6839      	ldr	r1, [r7, #0]
 800c1aa:	6878      	ldr	r0, [r7, #4]
 800c1ac:	f000 facb 	bl	800c746 <USBD_CtlError>
            err++;
 800c1b0:	7afb      	ldrb	r3, [r7, #11]
 800c1b2:	3301      	adds	r3, #1
 800c1b4:	72fb      	strb	r3, [r7, #11]
          break;
 800c1b6:	e089      	b.n	800c2cc <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800c1b8:	687b      	ldr	r3, [r7, #4]
 800c1ba:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c1be:	689b      	ldr	r3, [r3, #8]
 800c1c0:	2b00      	cmp	r3, #0
 800c1c2:	d00b      	beq.n	800c1dc <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800c1c4:	687b      	ldr	r3, [r7, #4]
 800c1c6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c1ca:	689b      	ldr	r3, [r3, #8]
 800c1cc:	687a      	ldr	r2, [r7, #4]
 800c1ce:	7c12      	ldrb	r2, [r2, #16]
 800c1d0:	f107 0108 	add.w	r1, r7, #8
 800c1d4:	4610      	mov	r0, r2
 800c1d6:	4798      	blx	r3
 800c1d8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800c1da:	e077      	b.n	800c2cc <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800c1dc:	6839      	ldr	r1, [r7, #0]
 800c1de:	6878      	ldr	r0, [r7, #4]
 800c1e0:	f000 fab1 	bl	800c746 <USBD_CtlError>
            err++;
 800c1e4:	7afb      	ldrb	r3, [r7, #11]
 800c1e6:	3301      	adds	r3, #1
 800c1e8:	72fb      	strb	r3, [r7, #11]
          break;
 800c1ea:	e06f      	b.n	800c2cc <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800c1ec:	687b      	ldr	r3, [r7, #4]
 800c1ee:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c1f2:	68db      	ldr	r3, [r3, #12]
 800c1f4:	2b00      	cmp	r3, #0
 800c1f6:	d00b      	beq.n	800c210 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800c1f8:	687b      	ldr	r3, [r7, #4]
 800c1fa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c1fe:	68db      	ldr	r3, [r3, #12]
 800c200:	687a      	ldr	r2, [r7, #4]
 800c202:	7c12      	ldrb	r2, [r2, #16]
 800c204:	f107 0108 	add.w	r1, r7, #8
 800c208:	4610      	mov	r0, r2
 800c20a:	4798      	blx	r3
 800c20c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800c20e:	e05d      	b.n	800c2cc <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800c210:	6839      	ldr	r1, [r7, #0]
 800c212:	6878      	ldr	r0, [r7, #4]
 800c214:	f000 fa97 	bl	800c746 <USBD_CtlError>
            err++;
 800c218:	7afb      	ldrb	r3, [r7, #11]
 800c21a:	3301      	adds	r3, #1
 800c21c:	72fb      	strb	r3, [r7, #11]
          break;
 800c21e:	e055      	b.n	800c2cc <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800c220:	687b      	ldr	r3, [r7, #4]
 800c222:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c226:	691b      	ldr	r3, [r3, #16]
 800c228:	2b00      	cmp	r3, #0
 800c22a:	d00b      	beq.n	800c244 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800c22c:	687b      	ldr	r3, [r7, #4]
 800c22e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c232:	691b      	ldr	r3, [r3, #16]
 800c234:	687a      	ldr	r2, [r7, #4]
 800c236:	7c12      	ldrb	r2, [r2, #16]
 800c238:	f107 0108 	add.w	r1, r7, #8
 800c23c:	4610      	mov	r0, r2
 800c23e:	4798      	blx	r3
 800c240:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800c242:	e043      	b.n	800c2cc <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800c244:	6839      	ldr	r1, [r7, #0]
 800c246:	6878      	ldr	r0, [r7, #4]
 800c248:	f000 fa7d 	bl	800c746 <USBD_CtlError>
            err++;
 800c24c:	7afb      	ldrb	r3, [r7, #11]
 800c24e:	3301      	adds	r3, #1
 800c250:	72fb      	strb	r3, [r7, #11]
          break;
 800c252:	e03b      	b.n	800c2cc <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800c254:	687b      	ldr	r3, [r7, #4]
 800c256:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c25a:	695b      	ldr	r3, [r3, #20]
 800c25c:	2b00      	cmp	r3, #0
 800c25e:	d00b      	beq.n	800c278 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800c260:	687b      	ldr	r3, [r7, #4]
 800c262:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c266:	695b      	ldr	r3, [r3, #20]
 800c268:	687a      	ldr	r2, [r7, #4]
 800c26a:	7c12      	ldrb	r2, [r2, #16]
 800c26c:	f107 0108 	add.w	r1, r7, #8
 800c270:	4610      	mov	r0, r2
 800c272:	4798      	blx	r3
 800c274:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800c276:	e029      	b.n	800c2cc <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800c278:	6839      	ldr	r1, [r7, #0]
 800c27a:	6878      	ldr	r0, [r7, #4]
 800c27c:	f000 fa63 	bl	800c746 <USBD_CtlError>
            err++;
 800c280:	7afb      	ldrb	r3, [r7, #11]
 800c282:	3301      	adds	r3, #1
 800c284:	72fb      	strb	r3, [r7, #11]
          break;
 800c286:	e021      	b.n	800c2cc <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800c288:	687b      	ldr	r3, [r7, #4]
 800c28a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c28e:	699b      	ldr	r3, [r3, #24]
 800c290:	2b00      	cmp	r3, #0
 800c292:	d00b      	beq.n	800c2ac <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800c294:	687b      	ldr	r3, [r7, #4]
 800c296:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c29a:	699b      	ldr	r3, [r3, #24]
 800c29c:	687a      	ldr	r2, [r7, #4]
 800c29e:	7c12      	ldrb	r2, [r2, #16]
 800c2a0:	f107 0108 	add.w	r1, r7, #8
 800c2a4:	4610      	mov	r0, r2
 800c2a6:	4798      	blx	r3
 800c2a8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800c2aa:	e00f      	b.n	800c2cc <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800c2ac:	6839      	ldr	r1, [r7, #0]
 800c2ae:	6878      	ldr	r0, [r7, #4]
 800c2b0:	f000 fa49 	bl	800c746 <USBD_CtlError>
            err++;
 800c2b4:	7afb      	ldrb	r3, [r7, #11]
 800c2b6:	3301      	adds	r3, #1
 800c2b8:	72fb      	strb	r3, [r7, #11]
          break;
 800c2ba:	e007      	b.n	800c2cc <USBD_GetDescriptor+0x268>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800c2bc:	6839      	ldr	r1, [r7, #0]
 800c2be:	6878      	ldr	r0, [r7, #4]
 800c2c0:	f000 fa41 	bl	800c746 <USBD_CtlError>
          err++;
 800c2c4:	7afb      	ldrb	r3, [r7, #11]
 800c2c6:	3301      	adds	r3, #1
 800c2c8:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800c2ca:	bf00      	nop
      }
      break;
 800c2cc:	e037      	b.n	800c33e <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c2ce:	687b      	ldr	r3, [r7, #4]
 800c2d0:	7c1b      	ldrb	r3, [r3, #16]
 800c2d2:	2b00      	cmp	r3, #0
 800c2d4:	d109      	bne.n	800c2ea <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800c2d6:	687b      	ldr	r3, [r7, #4]
 800c2d8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c2dc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c2de:	f107 0208 	add.w	r2, r7, #8
 800c2e2:	4610      	mov	r0, r2
 800c2e4:	4798      	blx	r3
 800c2e6:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800c2e8:	e029      	b.n	800c33e <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800c2ea:	6839      	ldr	r1, [r7, #0]
 800c2ec:	6878      	ldr	r0, [r7, #4]
 800c2ee:	f000 fa2a 	bl	800c746 <USBD_CtlError>
        err++;
 800c2f2:	7afb      	ldrb	r3, [r7, #11]
 800c2f4:	3301      	adds	r3, #1
 800c2f6:	72fb      	strb	r3, [r7, #11]
      break;
 800c2f8:	e021      	b.n	800c33e <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c2fa:	687b      	ldr	r3, [r7, #4]
 800c2fc:	7c1b      	ldrb	r3, [r3, #16]
 800c2fe:	2b00      	cmp	r3, #0
 800c300:	d10d      	bne.n	800c31e <USBD_GetDescriptor+0x2ba>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800c302:	687b      	ldr	r3, [r7, #4]
 800c304:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c308:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c30a:	f107 0208 	add.w	r2, r7, #8
 800c30e:	4610      	mov	r0, r2
 800c310:	4798      	blx	r3
 800c312:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800c314:	68fb      	ldr	r3, [r7, #12]
 800c316:	3301      	adds	r3, #1
 800c318:	2207      	movs	r2, #7
 800c31a:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800c31c:	e00f      	b.n	800c33e <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800c31e:	6839      	ldr	r1, [r7, #0]
 800c320:	6878      	ldr	r0, [r7, #4]
 800c322:	f000 fa10 	bl	800c746 <USBD_CtlError>
        err++;
 800c326:	7afb      	ldrb	r3, [r7, #11]
 800c328:	3301      	adds	r3, #1
 800c32a:	72fb      	strb	r3, [r7, #11]
      break;
 800c32c:	e007      	b.n	800c33e <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 800c32e:	6839      	ldr	r1, [r7, #0]
 800c330:	6878      	ldr	r0, [r7, #4]
 800c332:	f000 fa08 	bl	800c746 <USBD_CtlError>
      err++;
 800c336:	7afb      	ldrb	r3, [r7, #11]
 800c338:	3301      	adds	r3, #1
 800c33a:	72fb      	strb	r3, [r7, #11]
      break;
 800c33c:	bf00      	nop
  }

  if (err != 0U)
 800c33e:	7afb      	ldrb	r3, [r7, #11]
 800c340:	2b00      	cmp	r3, #0
 800c342:	d11e      	bne.n	800c382 <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 800c344:	683b      	ldr	r3, [r7, #0]
 800c346:	88db      	ldrh	r3, [r3, #6]
 800c348:	2b00      	cmp	r3, #0
 800c34a:	d016      	beq.n	800c37a <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 800c34c:	893b      	ldrh	r3, [r7, #8]
 800c34e:	2b00      	cmp	r3, #0
 800c350:	d00e      	beq.n	800c370 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 800c352:	683b      	ldr	r3, [r7, #0]
 800c354:	88da      	ldrh	r2, [r3, #6]
 800c356:	893b      	ldrh	r3, [r7, #8]
 800c358:	4293      	cmp	r3, r2
 800c35a:	bf28      	it	cs
 800c35c:	4613      	movcs	r3, r2
 800c35e:	b29b      	uxth	r3, r3
 800c360:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800c362:	893b      	ldrh	r3, [r7, #8]
 800c364:	461a      	mov	r2, r3
 800c366:	68f9      	ldr	r1, [r7, #12]
 800c368:	6878      	ldr	r0, [r7, #4]
 800c36a:	f000 fa69 	bl	800c840 <USBD_CtlSendData>
 800c36e:	e009      	b.n	800c384 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800c370:	6839      	ldr	r1, [r7, #0]
 800c372:	6878      	ldr	r0, [r7, #4]
 800c374:	f000 f9e7 	bl	800c746 <USBD_CtlError>
 800c378:	e004      	b.n	800c384 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800c37a:	6878      	ldr	r0, [r7, #4]
 800c37c:	f000 faba 	bl	800c8f4 <USBD_CtlSendStatus>
 800c380:	e000      	b.n	800c384 <USBD_GetDescriptor+0x320>
    return;
 800c382:	bf00      	nop
  }
}
 800c384:	3710      	adds	r7, #16
 800c386:	46bd      	mov	sp, r7
 800c388:	bd80      	pop	{r7, pc}
 800c38a:	bf00      	nop

0800c38c <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c38c:	b580      	push	{r7, lr}
 800c38e:	b084      	sub	sp, #16
 800c390:	af00      	add	r7, sp, #0
 800c392:	6078      	str	r0, [r7, #4]
 800c394:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800c396:	683b      	ldr	r3, [r7, #0]
 800c398:	889b      	ldrh	r3, [r3, #4]
 800c39a:	2b00      	cmp	r3, #0
 800c39c:	d131      	bne.n	800c402 <USBD_SetAddress+0x76>
 800c39e:	683b      	ldr	r3, [r7, #0]
 800c3a0:	88db      	ldrh	r3, [r3, #6]
 800c3a2:	2b00      	cmp	r3, #0
 800c3a4:	d12d      	bne.n	800c402 <USBD_SetAddress+0x76>
 800c3a6:	683b      	ldr	r3, [r7, #0]
 800c3a8:	885b      	ldrh	r3, [r3, #2]
 800c3aa:	2b7f      	cmp	r3, #127	@ 0x7f
 800c3ac:	d829      	bhi.n	800c402 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800c3ae:	683b      	ldr	r3, [r7, #0]
 800c3b0:	885b      	ldrh	r3, [r3, #2]
 800c3b2:	b2db      	uxtb	r3, r3
 800c3b4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c3b8:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c3ba:	687b      	ldr	r3, [r7, #4]
 800c3bc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c3c0:	b2db      	uxtb	r3, r3
 800c3c2:	2b03      	cmp	r3, #3
 800c3c4:	d104      	bne.n	800c3d0 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800c3c6:	6839      	ldr	r1, [r7, #0]
 800c3c8:	6878      	ldr	r0, [r7, #4]
 800c3ca:	f000 f9bc 	bl	800c746 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c3ce:	e01d      	b.n	800c40c <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800c3d0:	687b      	ldr	r3, [r7, #4]
 800c3d2:	7bfa      	ldrb	r2, [r7, #15]
 800c3d4:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800c3d8:	7bfb      	ldrb	r3, [r7, #15]
 800c3da:	4619      	mov	r1, r3
 800c3dc:	6878      	ldr	r0, [r7, #4]
 800c3de:	f011 fbe3 	bl	801dba8 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800c3e2:	6878      	ldr	r0, [r7, #4]
 800c3e4:	f000 fa86 	bl	800c8f4 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800c3e8:	7bfb      	ldrb	r3, [r7, #15]
 800c3ea:	2b00      	cmp	r3, #0
 800c3ec:	d004      	beq.n	800c3f8 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800c3ee:	687b      	ldr	r3, [r7, #4]
 800c3f0:	2202      	movs	r2, #2
 800c3f2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c3f6:	e009      	b.n	800c40c <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800c3f8:	687b      	ldr	r3, [r7, #4]
 800c3fa:	2201      	movs	r2, #1
 800c3fc:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c400:	e004      	b.n	800c40c <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800c402:	6839      	ldr	r1, [r7, #0]
 800c404:	6878      	ldr	r0, [r7, #4]
 800c406:	f000 f99e 	bl	800c746 <USBD_CtlError>
  }
}
 800c40a:	bf00      	nop
 800c40c:	bf00      	nop
 800c40e:	3710      	adds	r7, #16
 800c410:	46bd      	mov	sp, r7
 800c412:	bd80      	pop	{r7, pc}

0800c414 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c414:	b580      	push	{r7, lr}
 800c416:	b084      	sub	sp, #16
 800c418:	af00      	add	r7, sp, #0
 800c41a:	6078      	str	r0, [r7, #4]
 800c41c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800c41e:	2300      	movs	r3, #0
 800c420:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800c422:	683b      	ldr	r3, [r7, #0]
 800c424:	885b      	ldrh	r3, [r3, #2]
 800c426:	b2da      	uxtb	r2, r3
 800c428:	4b4e      	ldr	r3, [pc, #312]	@ (800c564 <USBD_SetConfig+0x150>)
 800c42a:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800c42c:	4b4d      	ldr	r3, [pc, #308]	@ (800c564 <USBD_SetConfig+0x150>)
 800c42e:	781b      	ldrb	r3, [r3, #0]
 800c430:	2b01      	cmp	r3, #1
 800c432:	d905      	bls.n	800c440 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800c434:	6839      	ldr	r1, [r7, #0]
 800c436:	6878      	ldr	r0, [r7, #4]
 800c438:	f000 f985 	bl	800c746 <USBD_CtlError>
    return USBD_FAIL;
 800c43c:	2303      	movs	r3, #3
 800c43e:	e08c      	b.n	800c55a <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800c440:	687b      	ldr	r3, [r7, #4]
 800c442:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c446:	b2db      	uxtb	r3, r3
 800c448:	2b02      	cmp	r3, #2
 800c44a:	d002      	beq.n	800c452 <USBD_SetConfig+0x3e>
 800c44c:	2b03      	cmp	r3, #3
 800c44e:	d029      	beq.n	800c4a4 <USBD_SetConfig+0x90>
 800c450:	e075      	b.n	800c53e <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800c452:	4b44      	ldr	r3, [pc, #272]	@ (800c564 <USBD_SetConfig+0x150>)
 800c454:	781b      	ldrb	r3, [r3, #0]
 800c456:	2b00      	cmp	r3, #0
 800c458:	d020      	beq.n	800c49c <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800c45a:	4b42      	ldr	r3, [pc, #264]	@ (800c564 <USBD_SetConfig+0x150>)
 800c45c:	781b      	ldrb	r3, [r3, #0]
 800c45e:	461a      	mov	r2, r3
 800c460:	687b      	ldr	r3, [r7, #4]
 800c462:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800c464:	4b3f      	ldr	r3, [pc, #252]	@ (800c564 <USBD_SetConfig+0x150>)
 800c466:	781b      	ldrb	r3, [r3, #0]
 800c468:	4619      	mov	r1, r3
 800c46a:	6878      	ldr	r0, [r7, #4]
 800c46c:	f7fe ffb9 	bl	800b3e2 <USBD_SetClassConfig>
 800c470:	4603      	mov	r3, r0
 800c472:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800c474:	7bfb      	ldrb	r3, [r7, #15]
 800c476:	2b00      	cmp	r3, #0
 800c478:	d008      	beq.n	800c48c <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800c47a:	6839      	ldr	r1, [r7, #0]
 800c47c:	6878      	ldr	r0, [r7, #4]
 800c47e:	f000 f962 	bl	800c746 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800c482:	687b      	ldr	r3, [r7, #4]
 800c484:	2202      	movs	r2, #2
 800c486:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800c48a:	e065      	b.n	800c558 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800c48c:	6878      	ldr	r0, [r7, #4]
 800c48e:	f000 fa31 	bl	800c8f4 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800c492:	687b      	ldr	r3, [r7, #4]
 800c494:	2203      	movs	r2, #3
 800c496:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800c49a:	e05d      	b.n	800c558 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800c49c:	6878      	ldr	r0, [r7, #4]
 800c49e:	f000 fa29 	bl	800c8f4 <USBD_CtlSendStatus>
      break;
 800c4a2:	e059      	b.n	800c558 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800c4a4:	4b2f      	ldr	r3, [pc, #188]	@ (800c564 <USBD_SetConfig+0x150>)
 800c4a6:	781b      	ldrb	r3, [r3, #0]
 800c4a8:	2b00      	cmp	r3, #0
 800c4aa:	d112      	bne.n	800c4d2 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800c4ac:	687b      	ldr	r3, [r7, #4]
 800c4ae:	2202      	movs	r2, #2
 800c4b0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800c4b4:	4b2b      	ldr	r3, [pc, #172]	@ (800c564 <USBD_SetConfig+0x150>)
 800c4b6:	781b      	ldrb	r3, [r3, #0]
 800c4b8:	461a      	mov	r2, r3
 800c4ba:	687b      	ldr	r3, [r7, #4]
 800c4bc:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800c4be:	4b29      	ldr	r3, [pc, #164]	@ (800c564 <USBD_SetConfig+0x150>)
 800c4c0:	781b      	ldrb	r3, [r3, #0]
 800c4c2:	4619      	mov	r1, r3
 800c4c4:	6878      	ldr	r0, [r7, #4]
 800c4c6:	f7fe ffa8 	bl	800b41a <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800c4ca:	6878      	ldr	r0, [r7, #4]
 800c4cc:	f000 fa12 	bl	800c8f4 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800c4d0:	e042      	b.n	800c558 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800c4d2:	4b24      	ldr	r3, [pc, #144]	@ (800c564 <USBD_SetConfig+0x150>)
 800c4d4:	781b      	ldrb	r3, [r3, #0]
 800c4d6:	461a      	mov	r2, r3
 800c4d8:	687b      	ldr	r3, [r7, #4]
 800c4da:	685b      	ldr	r3, [r3, #4]
 800c4dc:	429a      	cmp	r2, r3
 800c4de:	d02a      	beq.n	800c536 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800c4e0:	687b      	ldr	r3, [r7, #4]
 800c4e2:	685b      	ldr	r3, [r3, #4]
 800c4e4:	b2db      	uxtb	r3, r3
 800c4e6:	4619      	mov	r1, r3
 800c4e8:	6878      	ldr	r0, [r7, #4]
 800c4ea:	f7fe ff96 	bl	800b41a <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800c4ee:	4b1d      	ldr	r3, [pc, #116]	@ (800c564 <USBD_SetConfig+0x150>)
 800c4f0:	781b      	ldrb	r3, [r3, #0]
 800c4f2:	461a      	mov	r2, r3
 800c4f4:	687b      	ldr	r3, [r7, #4]
 800c4f6:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800c4f8:	4b1a      	ldr	r3, [pc, #104]	@ (800c564 <USBD_SetConfig+0x150>)
 800c4fa:	781b      	ldrb	r3, [r3, #0]
 800c4fc:	4619      	mov	r1, r3
 800c4fe:	6878      	ldr	r0, [r7, #4]
 800c500:	f7fe ff6f 	bl	800b3e2 <USBD_SetClassConfig>
 800c504:	4603      	mov	r3, r0
 800c506:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800c508:	7bfb      	ldrb	r3, [r7, #15]
 800c50a:	2b00      	cmp	r3, #0
 800c50c:	d00f      	beq.n	800c52e <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800c50e:	6839      	ldr	r1, [r7, #0]
 800c510:	6878      	ldr	r0, [r7, #4]
 800c512:	f000 f918 	bl	800c746 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800c516:	687b      	ldr	r3, [r7, #4]
 800c518:	685b      	ldr	r3, [r3, #4]
 800c51a:	b2db      	uxtb	r3, r3
 800c51c:	4619      	mov	r1, r3
 800c51e:	6878      	ldr	r0, [r7, #4]
 800c520:	f7fe ff7b 	bl	800b41a <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800c524:	687b      	ldr	r3, [r7, #4]
 800c526:	2202      	movs	r2, #2
 800c528:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800c52c:	e014      	b.n	800c558 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800c52e:	6878      	ldr	r0, [r7, #4]
 800c530:	f000 f9e0 	bl	800c8f4 <USBD_CtlSendStatus>
      break;
 800c534:	e010      	b.n	800c558 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800c536:	6878      	ldr	r0, [r7, #4]
 800c538:	f000 f9dc 	bl	800c8f4 <USBD_CtlSendStatus>
      break;
 800c53c:	e00c      	b.n	800c558 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800c53e:	6839      	ldr	r1, [r7, #0]
 800c540:	6878      	ldr	r0, [r7, #4]
 800c542:	f000 f900 	bl	800c746 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800c546:	4b07      	ldr	r3, [pc, #28]	@ (800c564 <USBD_SetConfig+0x150>)
 800c548:	781b      	ldrb	r3, [r3, #0]
 800c54a:	4619      	mov	r1, r3
 800c54c:	6878      	ldr	r0, [r7, #4]
 800c54e:	f7fe ff64 	bl	800b41a <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800c552:	2303      	movs	r3, #3
 800c554:	73fb      	strb	r3, [r7, #15]
      break;
 800c556:	bf00      	nop
  }

  return ret;
 800c558:	7bfb      	ldrb	r3, [r7, #15]
}
 800c55a:	4618      	mov	r0, r3
 800c55c:	3710      	adds	r7, #16
 800c55e:	46bd      	mov	sp, r7
 800c560:	bd80      	pop	{r7, pc}
 800c562:	bf00      	nop
 800c564:	20005250 	.word	0x20005250

0800c568 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c568:	b580      	push	{r7, lr}
 800c56a:	b082      	sub	sp, #8
 800c56c:	af00      	add	r7, sp, #0
 800c56e:	6078      	str	r0, [r7, #4]
 800c570:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800c572:	683b      	ldr	r3, [r7, #0]
 800c574:	88db      	ldrh	r3, [r3, #6]
 800c576:	2b01      	cmp	r3, #1
 800c578:	d004      	beq.n	800c584 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800c57a:	6839      	ldr	r1, [r7, #0]
 800c57c:	6878      	ldr	r0, [r7, #4]
 800c57e:	f000 f8e2 	bl	800c746 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800c582:	e023      	b.n	800c5cc <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800c584:	687b      	ldr	r3, [r7, #4]
 800c586:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c58a:	b2db      	uxtb	r3, r3
 800c58c:	2b02      	cmp	r3, #2
 800c58e:	dc02      	bgt.n	800c596 <USBD_GetConfig+0x2e>
 800c590:	2b00      	cmp	r3, #0
 800c592:	dc03      	bgt.n	800c59c <USBD_GetConfig+0x34>
 800c594:	e015      	b.n	800c5c2 <USBD_GetConfig+0x5a>
 800c596:	2b03      	cmp	r3, #3
 800c598:	d00b      	beq.n	800c5b2 <USBD_GetConfig+0x4a>
 800c59a:	e012      	b.n	800c5c2 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800c59c:	687b      	ldr	r3, [r7, #4]
 800c59e:	2200      	movs	r2, #0
 800c5a0:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800c5a2:	687b      	ldr	r3, [r7, #4]
 800c5a4:	3308      	adds	r3, #8
 800c5a6:	2201      	movs	r2, #1
 800c5a8:	4619      	mov	r1, r3
 800c5aa:	6878      	ldr	r0, [r7, #4]
 800c5ac:	f000 f948 	bl	800c840 <USBD_CtlSendData>
        break;
 800c5b0:	e00c      	b.n	800c5cc <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800c5b2:	687b      	ldr	r3, [r7, #4]
 800c5b4:	3304      	adds	r3, #4
 800c5b6:	2201      	movs	r2, #1
 800c5b8:	4619      	mov	r1, r3
 800c5ba:	6878      	ldr	r0, [r7, #4]
 800c5bc:	f000 f940 	bl	800c840 <USBD_CtlSendData>
        break;
 800c5c0:	e004      	b.n	800c5cc <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800c5c2:	6839      	ldr	r1, [r7, #0]
 800c5c4:	6878      	ldr	r0, [r7, #4]
 800c5c6:	f000 f8be 	bl	800c746 <USBD_CtlError>
        break;
 800c5ca:	bf00      	nop
}
 800c5cc:	bf00      	nop
 800c5ce:	3708      	adds	r7, #8
 800c5d0:	46bd      	mov	sp, r7
 800c5d2:	bd80      	pop	{r7, pc}

0800c5d4 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c5d4:	b580      	push	{r7, lr}
 800c5d6:	b082      	sub	sp, #8
 800c5d8:	af00      	add	r7, sp, #0
 800c5da:	6078      	str	r0, [r7, #4]
 800c5dc:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800c5de:	687b      	ldr	r3, [r7, #4]
 800c5e0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c5e4:	b2db      	uxtb	r3, r3
 800c5e6:	3b01      	subs	r3, #1
 800c5e8:	2b02      	cmp	r3, #2
 800c5ea:	d81e      	bhi.n	800c62a <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800c5ec:	683b      	ldr	r3, [r7, #0]
 800c5ee:	88db      	ldrh	r3, [r3, #6]
 800c5f0:	2b02      	cmp	r3, #2
 800c5f2:	d004      	beq.n	800c5fe <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800c5f4:	6839      	ldr	r1, [r7, #0]
 800c5f6:	6878      	ldr	r0, [r7, #4]
 800c5f8:	f000 f8a5 	bl	800c746 <USBD_CtlError>
        break;
 800c5fc:	e01a      	b.n	800c634 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800c5fe:	687b      	ldr	r3, [r7, #4]
 800c600:	2201      	movs	r2, #1
 800c602:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800c604:	687b      	ldr	r3, [r7, #4]
 800c606:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800c60a:	2b00      	cmp	r3, #0
 800c60c:	d005      	beq.n	800c61a <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800c60e:	687b      	ldr	r3, [r7, #4]
 800c610:	68db      	ldr	r3, [r3, #12]
 800c612:	f043 0202 	orr.w	r2, r3, #2
 800c616:	687b      	ldr	r3, [r7, #4]
 800c618:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800c61a:	687b      	ldr	r3, [r7, #4]
 800c61c:	330c      	adds	r3, #12
 800c61e:	2202      	movs	r2, #2
 800c620:	4619      	mov	r1, r3
 800c622:	6878      	ldr	r0, [r7, #4]
 800c624:	f000 f90c 	bl	800c840 <USBD_CtlSendData>
      break;
 800c628:	e004      	b.n	800c634 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800c62a:	6839      	ldr	r1, [r7, #0]
 800c62c:	6878      	ldr	r0, [r7, #4]
 800c62e:	f000 f88a 	bl	800c746 <USBD_CtlError>
      break;
 800c632:	bf00      	nop
  }
}
 800c634:	bf00      	nop
 800c636:	3708      	adds	r7, #8
 800c638:	46bd      	mov	sp, r7
 800c63a:	bd80      	pop	{r7, pc}

0800c63c <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c63c:	b580      	push	{r7, lr}
 800c63e:	b082      	sub	sp, #8
 800c640:	af00      	add	r7, sp, #0
 800c642:	6078      	str	r0, [r7, #4]
 800c644:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800c646:	683b      	ldr	r3, [r7, #0]
 800c648:	885b      	ldrh	r3, [r3, #2]
 800c64a:	2b01      	cmp	r3, #1
 800c64c:	d107      	bne.n	800c65e <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800c64e:	687b      	ldr	r3, [r7, #4]
 800c650:	2201      	movs	r2, #1
 800c652:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800c656:	6878      	ldr	r0, [r7, #4]
 800c658:	f000 f94c 	bl	800c8f4 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800c65c:	e013      	b.n	800c686 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800c65e:	683b      	ldr	r3, [r7, #0]
 800c660:	885b      	ldrh	r3, [r3, #2]
 800c662:	2b02      	cmp	r3, #2
 800c664:	d10b      	bne.n	800c67e <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 800c666:	683b      	ldr	r3, [r7, #0]
 800c668:	889b      	ldrh	r3, [r3, #4]
 800c66a:	0a1b      	lsrs	r3, r3, #8
 800c66c:	b29b      	uxth	r3, r3
 800c66e:	b2da      	uxtb	r2, r3
 800c670:	687b      	ldr	r3, [r7, #4]
 800c672:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800c676:	6878      	ldr	r0, [r7, #4]
 800c678:	f000 f93c 	bl	800c8f4 <USBD_CtlSendStatus>
}
 800c67c:	e003      	b.n	800c686 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800c67e:	6839      	ldr	r1, [r7, #0]
 800c680:	6878      	ldr	r0, [r7, #4]
 800c682:	f000 f860 	bl	800c746 <USBD_CtlError>
}
 800c686:	bf00      	nop
 800c688:	3708      	adds	r7, #8
 800c68a:	46bd      	mov	sp, r7
 800c68c:	bd80      	pop	{r7, pc}

0800c68e <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c68e:	b580      	push	{r7, lr}
 800c690:	b082      	sub	sp, #8
 800c692:	af00      	add	r7, sp, #0
 800c694:	6078      	str	r0, [r7, #4]
 800c696:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800c698:	687b      	ldr	r3, [r7, #4]
 800c69a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c69e:	b2db      	uxtb	r3, r3
 800c6a0:	3b01      	subs	r3, #1
 800c6a2:	2b02      	cmp	r3, #2
 800c6a4:	d80b      	bhi.n	800c6be <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800c6a6:	683b      	ldr	r3, [r7, #0]
 800c6a8:	885b      	ldrh	r3, [r3, #2]
 800c6aa:	2b01      	cmp	r3, #1
 800c6ac:	d10c      	bne.n	800c6c8 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800c6ae:	687b      	ldr	r3, [r7, #4]
 800c6b0:	2200      	movs	r2, #0
 800c6b2:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800c6b6:	6878      	ldr	r0, [r7, #4]
 800c6b8:	f000 f91c 	bl	800c8f4 <USBD_CtlSendStatus>
      }
      break;
 800c6bc:	e004      	b.n	800c6c8 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800c6be:	6839      	ldr	r1, [r7, #0]
 800c6c0:	6878      	ldr	r0, [r7, #4]
 800c6c2:	f000 f840 	bl	800c746 <USBD_CtlError>
      break;
 800c6c6:	e000      	b.n	800c6ca <USBD_ClrFeature+0x3c>
      break;
 800c6c8:	bf00      	nop
  }
}
 800c6ca:	bf00      	nop
 800c6cc:	3708      	adds	r7, #8
 800c6ce:	46bd      	mov	sp, r7
 800c6d0:	bd80      	pop	{r7, pc}

0800c6d2 <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800c6d2:	b580      	push	{r7, lr}
 800c6d4:	b084      	sub	sp, #16
 800c6d6:	af00      	add	r7, sp, #0
 800c6d8:	6078      	str	r0, [r7, #4]
 800c6da:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800c6dc:	683b      	ldr	r3, [r7, #0]
 800c6de:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800c6e0:	68fb      	ldr	r3, [r7, #12]
 800c6e2:	781a      	ldrb	r2, [r3, #0]
 800c6e4:	687b      	ldr	r3, [r7, #4]
 800c6e6:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800c6e8:	68fb      	ldr	r3, [r7, #12]
 800c6ea:	3301      	adds	r3, #1
 800c6ec:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800c6ee:	68fb      	ldr	r3, [r7, #12]
 800c6f0:	781a      	ldrb	r2, [r3, #0]
 800c6f2:	687b      	ldr	r3, [r7, #4]
 800c6f4:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800c6f6:	68fb      	ldr	r3, [r7, #12]
 800c6f8:	3301      	adds	r3, #1
 800c6fa:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800c6fc:	68f8      	ldr	r0, [r7, #12]
 800c6fe:	f7ff fa16 	bl	800bb2e <SWAPBYTE>
 800c702:	4603      	mov	r3, r0
 800c704:	461a      	mov	r2, r3
 800c706:	687b      	ldr	r3, [r7, #4]
 800c708:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800c70a:	68fb      	ldr	r3, [r7, #12]
 800c70c:	3301      	adds	r3, #1
 800c70e:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800c710:	68fb      	ldr	r3, [r7, #12]
 800c712:	3301      	adds	r3, #1
 800c714:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800c716:	68f8      	ldr	r0, [r7, #12]
 800c718:	f7ff fa09 	bl	800bb2e <SWAPBYTE>
 800c71c:	4603      	mov	r3, r0
 800c71e:	461a      	mov	r2, r3
 800c720:	687b      	ldr	r3, [r7, #4]
 800c722:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800c724:	68fb      	ldr	r3, [r7, #12]
 800c726:	3301      	adds	r3, #1
 800c728:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800c72a:	68fb      	ldr	r3, [r7, #12]
 800c72c:	3301      	adds	r3, #1
 800c72e:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800c730:	68f8      	ldr	r0, [r7, #12]
 800c732:	f7ff f9fc 	bl	800bb2e <SWAPBYTE>
 800c736:	4603      	mov	r3, r0
 800c738:	461a      	mov	r2, r3
 800c73a:	687b      	ldr	r3, [r7, #4]
 800c73c:	80da      	strh	r2, [r3, #6]
}
 800c73e:	bf00      	nop
 800c740:	3710      	adds	r7, #16
 800c742:	46bd      	mov	sp, r7
 800c744:	bd80      	pop	{r7, pc}

0800c746 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c746:	b580      	push	{r7, lr}
 800c748:	b082      	sub	sp, #8
 800c74a:	af00      	add	r7, sp, #0
 800c74c:	6078      	str	r0, [r7, #4]
 800c74e:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800c750:	2180      	movs	r1, #128	@ 0x80
 800c752:	6878      	ldr	r0, [r7, #4]
 800c754:	f011 f9be 	bl	801dad4 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800c758:	2100      	movs	r1, #0
 800c75a:	6878      	ldr	r0, [r7, #4]
 800c75c:	f011 f9ba 	bl	801dad4 <USBD_LL_StallEP>
}
 800c760:	bf00      	nop
 800c762:	3708      	adds	r7, #8
 800c764:	46bd      	mov	sp, r7
 800c766:	bd80      	pop	{r7, pc}

0800c768 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800c768:	b580      	push	{r7, lr}
 800c76a:	b086      	sub	sp, #24
 800c76c:	af00      	add	r7, sp, #0
 800c76e:	60f8      	str	r0, [r7, #12]
 800c770:	60b9      	str	r1, [r7, #8]
 800c772:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800c774:	2300      	movs	r3, #0
 800c776:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800c778:	68fb      	ldr	r3, [r7, #12]
 800c77a:	2b00      	cmp	r3, #0
 800c77c:	d042      	beq.n	800c804 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 800c77e:	68fb      	ldr	r3, [r7, #12]
 800c780:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 800c782:	6938      	ldr	r0, [r7, #16]
 800c784:	f000 f842 	bl	800c80c <USBD_GetLen>
 800c788:	4603      	mov	r3, r0
 800c78a:	3301      	adds	r3, #1
 800c78c:	005b      	lsls	r3, r3, #1
 800c78e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c792:	d808      	bhi.n	800c7a6 <USBD_GetString+0x3e>
 800c794:	6938      	ldr	r0, [r7, #16]
 800c796:	f000 f839 	bl	800c80c <USBD_GetLen>
 800c79a:	4603      	mov	r3, r0
 800c79c:	3301      	adds	r3, #1
 800c79e:	b29b      	uxth	r3, r3
 800c7a0:	005b      	lsls	r3, r3, #1
 800c7a2:	b29a      	uxth	r2, r3
 800c7a4:	e001      	b.n	800c7aa <USBD_GetString+0x42>
 800c7a6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800c7aa:	687b      	ldr	r3, [r7, #4]
 800c7ac:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800c7ae:	7dfb      	ldrb	r3, [r7, #23]
 800c7b0:	68ba      	ldr	r2, [r7, #8]
 800c7b2:	4413      	add	r3, r2
 800c7b4:	687a      	ldr	r2, [r7, #4]
 800c7b6:	7812      	ldrb	r2, [r2, #0]
 800c7b8:	701a      	strb	r2, [r3, #0]
  idx++;
 800c7ba:	7dfb      	ldrb	r3, [r7, #23]
 800c7bc:	3301      	adds	r3, #1
 800c7be:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800c7c0:	7dfb      	ldrb	r3, [r7, #23]
 800c7c2:	68ba      	ldr	r2, [r7, #8]
 800c7c4:	4413      	add	r3, r2
 800c7c6:	2203      	movs	r2, #3
 800c7c8:	701a      	strb	r2, [r3, #0]
  idx++;
 800c7ca:	7dfb      	ldrb	r3, [r7, #23]
 800c7cc:	3301      	adds	r3, #1
 800c7ce:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800c7d0:	e013      	b.n	800c7fa <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 800c7d2:	7dfb      	ldrb	r3, [r7, #23]
 800c7d4:	68ba      	ldr	r2, [r7, #8]
 800c7d6:	4413      	add	r3, r2
 800c7d8:	693a      	ldr	r2, [r7, #16]
 800c7da:	7812      	ldrb	r2, [r2, #0]
 800c7dc:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800c7de:	693b      	ldr	r3, [r7, #16]
 800c7e0:	3301      	adds	r3, #1
 800c7e2:	613b      	str	r3, [r7, #16]
    idx++;
 800c7e4:	7dfb      	ldrb	r3, [r7, #23]
 800c7e6:	3301      	adds	r3, #1
 800c7e8:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800c7ea:	7dfb      	ldrb	r3, [r7, #23]
 800c7ec:	68ba      	ldr	r2, [r7, #8]
 800c7ee:	4413      	add	r3, r2
 800c7f0:	2200      	movs	r2, #0
 800c7f2:	701a      	strb	r2, [r3, #0]
    idx++;
 800c7f4:	7dfb      	ldrb	r3, [r7, #23]
 800c7f6:	3301      	adds	r3, #1
 800c7f8:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800c7fa:	693b      	ldr	r3, [r7, #16]
 800c7fc:	781b      	ldrb	r3, [r3, #0]
 800c7fe:	2b00      	cmp	r3, #0
 800c800:	d1e7      	bne.n	800c7d2 <USBD_GetString+0x6a>
 800c802:	e000      	b.n	800c806 <USBD_GetString+0x9e>
    return;
 800c804:	bf00      	nop
  }
}
 800c806:	3718      	adds	r7, #24
 800c808:	46bd      	mov	sp, r7
 800c80a:	bd80      	pop	{r7, pc}

0800c80c <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800c80c:	b480      	push	{r7}
 800c80e:	b085      	sub	sp, #20
 800c810:	af00      	add	r7, sp, #0
 800c812:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800c814:	2300      	movs	r3, #0
 800c816:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800c818:	687b      	ldr	r3, [r7, #4]
 800c81a:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800c81c:	e005      	b.n	800c82a <USBD_GetLen+0x1e>
  {
    len++;
 800c81e:	7bfb      	ldrb	r3, [r7, #15]
 800c820:	3301      	adds	r3, #1
 800c822:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800c824:	68bb      	ldr	r3, [r7, #8]
 800c826:	3301      	adds	r3, #1
 800c828:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800c82a:	68bb      	ldr	r3, [r7, #8]
 800c82c:	781b      	ldrb	r3, [r3, #0]
 800c82e:	2b00      	cmp	r3, #0
 800c830:	d1f5      	bne.n	800c81e <USBD_GetLen+0x12>
  }

  return len;
 800c832:	7bfb      	ldrb	r3, [r7, #15]
}
 800c834:	4618      	mov	r0, r3
 800c836:	3714      	adds	r7, #20
 800c838:	46bd      	mov	sp, r7
 800c83a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c83e:	4770      	bx	lr

0800c840 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800c840:	b580      	push	{r7, lr}
 800c842:	b084      	sub	sp, #16
 800c844:	af00      	add	r7, sp, #0
 800c846:	60f8      	str	r0, [r7, #12]
 800c848:	60b9      	str	r1, [r7, #8]
 800c84a:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800c84c:	68fb      	ldr	r3, [r7, #12]
 800c84e:	2202      	movs	r2, #2
 800c850:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800c854:	68fb      	ldr	r3, [r7, #12]
 800c856:	687a      	ldr	r2, [r7, #4]
 800c858:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800c85a:	68fb      	ldr	r3, [r7, #12]
 800c85c:	687a      	ldr	r2, [r7, #4]
 800c85e:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800c860:	687b      	ldr	r3, [r7, #4]
 800c862:	68ba      	ldr	r2, [r7, #8]
 800c864:	2100      	movs	r1, #0
 800c866:	68f8      	ldr	r0, [r7, #12]
 800c868:	f011 f9bd 	bl	801dbe6 <USBD_LL_Transmit>

  return USBD_OK;
 800c86c:	2300      	movs	r3, #0
}
 800c86e:	4618      	mov	r0, r3
 800c870:	3710      	adds	r7, #16
 800c872:	46bd      	mov	sp, r7
 800c874:	bd80      	pop	{r7, pc}

0800c876 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800c876:	b580      	push	{r7, lr}
 800c878:	b084      	sub	sp, #16
 800c87a:	af00      	add	r7, sp, #0
 800c87c:	60f8      	str	r0, [r7, #12]
 800c87e:	60b9      	str	r1, [r7, #8]
 800c880:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800c882:	687b      	ldr	r3, [r7, #4]
 800c884:	68ba      	ldr	r2, [r7, #8]
 800c886:	2100      	movs	r1, #0
 800c888:	68f8      	ldr	r0, [r7, #12]
 800c88a:	f011 f9ac 	bl	801dbe6 <USBD_LL_Transmit>

  return USBD_OK;
 800c88e:	2300      	movs	r3, #0
}
 800c890:	4618      	mov	r0, r3
 800c892:	3710      	adds	r7, #16
 800c894:	46bd      	mov	sp, r7
 800c896:	bd80      	pop	{r7, pc}

0800c898 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800c898:	b580      	push	{r7, lr}
 800c89a:	b084      	sub	sp, #16
 800c89c:	af00      	add	r7, sp, #0
 800c89e:	60f8      	str	r0, [r7, #12]
 800c8a0:	60b9      	str	r1, [r7, #8]
 800c8a2:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800c8a4:	68fb      	ldr	r3, [r7, #12]
 800c8a6:	2203      	movs	r2, #3
 800c8a8:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800c8ac:	68fb      	ldr	r3, [r7, #12]
 800c8ae:	687a      	ldr	r2, [r7, #4]
 800c8b0:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800c8b4:	68fb      	ldr	r3, [r7, #12]
 800c8b6:	687a      	ldr	r2, [r7, #4]
 800c8b8:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800c8bc:	687b      	ldr	r3, [r7, #4]
 800c8be:	68ba      	ldr	r2, [r7, #8]
 800c8c0:	2100      	movs	r1, #0
 800c8c2:	68f8      	ldr	r0, [r7, #12]
 800c8c4:	f011 f9b0 	bl	801dc28 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800c8c8:	2300      	movs	r3, #0
}
 800c8ca:	4618      	mov	r0, r3
 800c8cc:	3710      	adds	r7, #16
 800c8ce:	46bd      	mov	sp, r7
 800c8d0:	bd80      	pop	{r7, pc}

0800c8d2 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800c8d2:	b580      	push	{r7, lr}
 800c8d4:	b084      	sub	sp, #16
 800c8d6:	af00      	add	r7, sp, #0
 800c8d8:	60f8      	str	r0, [r7, #12]
 800c8da:	60b9      	str	r1, [r7, #8]
 800c8dc:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800c8de:	687b      	ldr	r3, [r7, #4]
 800c8e0:	68ba      	ldr	r2, [r7, #8]
 800c8e2:	2100      	movs	r1, #0
 800c8e4:	68f8      	ldr	r0, [r7, #12]
 800c8e6:	f011 f99f 	bl	801dc28 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800c8ea:	2300      	movs	r3, #0
}
 800c8ec:	4618      	mov	r0, r3
 800c8ee:	3710      	adds	r7, #16
 800c8f0:	46bd      	mov	sp, r7
 800c8f2:	bd80      	pop	{r7, pc}

0800c8f4 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800c8f4:	b580      	push	{r7, lr}
 800c8f6:	b082      	sub	sp, #8
 800c8f8:	af00      	add	r7, sp, #0
 800c8fa:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800c8fc:	687b      	ldr	r3, [r7, #4]
 800c8fe:	2204      	movs	r2, #4
 800c900:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800c904:	2300      	movs	r3, #0
 800c906:	2200      	movs	r2, #0
 800c908:	2100      	movs	r1, #0
 800c90a:	6878      	ldr	r0, [r7, #4]
 800c90c:	f011 f96b 	bl	801dbe6 <USBD_LL_Transmit>

  return USBD_OK;
 800c910:	2300      	movs	r3, #0
}
 800c912:	4618      	mov	r0, r3
 800c914:	3708      	adds	r7, #8
 800c916:	46bd      	mov	sp, r7
 800c918:	bd80      	pop	{r7, pc}

0800c91a <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800c91a:	b580      	push	{r7, lr}
 800c91c:	b082      	sub	sp, #8
 800c91e:	af00      	add	r7, sp, #0
 800c920:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800c922:	687b      	ldr	r3, [r7, #4]
 800c924:	2205      	movs	r2, #5
 800c926:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800c92a:	2300      	movs	r3, #0
 800c92c:	2200      	movs	r2, #0
 800c92e:	2100      	movs	r1, #0
 800c930:	6878      	ldr	r0, [r7, #4]
 800c932:	f011 f979 	bl	801dc28 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800c936:	2300      	movs	r3, #0
}
 800c938:	4618      	mov	r0, r3
 800c93a:	3708      	adds	r7, #8
 800c93c:	46bd      	mov	sp, r7
 800c93e:	bd80      	pop	{r7, pc}

0800c940 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 800c940:	b480      	push	{r7}
 800c942:	b085      	sub	sp, #20
 800c944:	af00      	add	r7, sp, #0
 800c946:	4603      	mov	r3, r0
 800c948:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800c94a:	2300      	movs	r3, #0
 800c94c:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800c94e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800c952:	2b84      	cmp	r3, #132	@ 0x84
 800c954:	d005      	beq.n	800c962 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800c956:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800c95a:	68fb      	ldr	r3, [r7, #12]
 800c95c:	4413      	add	r3, r2
 800c95e:	3303      	adds	r3, #3
 800c960:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800c962:	68fb      	ldr	r3, [r7, #12]
}
 800c964:	4618      	mov	r0, r3
 800c966:	3714      	adds	r7, #20
 800c968:	46bd      	mov	sp, r7
 800c96a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c96e:	4770      	bx	lr

0800c970 <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 800c970:	b480      	push	{r7}
 800c972:	b083      	sub	sp, #12
 800c974:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800c976:	f3ef 8305 	mrs	r3, IPSR
 800c97a:	607b      	str	r3, [r7, #4]
  return(result);
 800c97c:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 800c97e:	2b00      	cmp	r3, #0
 800c980:	bf14      	ite	ne
 800c982:	2301      	movne	r3, #1
 800c984:	2300      	moveq	r3, #0
 800c986:	b2db      	uxtb	r3, r3
}
 800c988:	4618      	mov	r0, r3
 800c98a:	370c      	adds	r7, #12
 800c98c:	46bd      	mov	sp, r7
 800c98e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c992:	4770      	bx	lr

0800c994 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800c994:	b580      	push	{r7, lr}
 800c996:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800c998:	f001 fe4c 	bl	800e634 <vTaskStartScheduler>
  
  return osOK;
 800c99c:	2300      	movs	r3, #0
}
 800c99e:	4618      	mov	r0, r3
 800c9a0:	bd80      	pop	{r7, pc}

0800c9a2 <osKernelSysTick>:
* @param  None
* @retval None
* @note   MUST REMAIN UNCHANGED: \b osKernelSysTick shall be consistent in every CMSIS-RTOS.
*/
uint32_t osKernelSysTick(void)
{
 800c9a2:	b580      	push	{r7, lr}
 800c9a4:	af00      	add	r7, sp, #0
  if (inHandlerMode()) {
 800c9a6:	f7ff ffe3 	bl	800c970 <inHandlerMode>
 800c9aa:	4603      	mov	r3, r0
 800c9ac:	2b00      	cmp	r3, #0
 800c9ae:	d003      	beq.n	800c9b8 <osKernelSysTick+0x16>
    return xTaskGetTickCountFromISR();
 800c9b0:	f001 ff6c 	bl	800e88c <xTaskGetTickCountFromISR>
 800c9b4:	4603      	mov	r3, r0
 800c9b6:	e002      	b.n	800c9be <osKernelSysTick+0x1c>
  }
  else {
    return xTaskGetTickCount();
 800c9b8:	f001 ff58 	bl	800e86c <xTaskGetTickCount>
 800c9bc:	4603      	mov	r3, r0
  }
}
 800c9be:	4618      	mov	r0, r3
 800c9c0:	bd80      	pop	{r7, pc}

0800c9c2 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800c9c2:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c9c4:	b089      	sub	sp, #36	@ 0x24
 800c9c6:	af04      	add	r7, sp, #16
 800c9c8:	6078      	str	r0, [r7, #4]
 800c9ca:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 800c9cc:	687b      	ldr	r3, [r7, #4]
 800c9ce:	695b      	ldr	r3, [r3, #20]
 800c9d0:	2b00      	cmp	r3, #0
 800c9d2:	d020      	beq.n	800ca16 <osThreadCreate+0x54>
 800c9d4:	687b      	ldr	r3, [r7, #4]
 800c9d6:	699b      	ldr	r3, [r3, #24]
 800c9d8:	2b00      	cmp	r3, #0
 800c9da:	d01c      	beq.n	800ca16 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800c9dc:	687b      	ldr	r3, [r7, #4]
 800c9de:	685c      	ldr	r4, [r3, #4]
 800c9e0:	687b      	ldr	r3, [r7, #4]
 800c9e2:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800c9e4:	687b      	ldr	r3, [r7, #4]
 800c9e6:	691e      	ldr	r6, [r3, #16]
 800c9e8:	687b      	ldr	r3, [r7, #4]
 800c9ea:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800c9ee:	4618      	mov	r0, r3
 800c9f0:	f7ff ffa6 	bl	800c940 <makeFreeRtosPriority>
 800c9f4:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 800c9f6:	687b      	ldr	r3, [r7, #4]
 800c9f8:	695b      	ldr	r3, [r3, #20]
 800c9fa:	687a      	ldr	r2, [r7, #4]
 800c9fc:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800c9fe:	9202      	str	r2, [sp, #8]
 800ca00:	9301      	str	r3, [sp, #4]
 800ca02:	9100      	str	r1, [sp, #0]
 800ca04:	683b      	ldr	r3, [r7, #0]
 800ca06:	4632      	mov	r2, r6
 800ca08:	4629      	mov	r1, r5
 800ca0a:	4620      	mov	r0, r4
 800ca0c:	f001 fb90 	bl	800e130 <xTaskCreateStatic>
 800ca10:	4603      	mov	r3, r0
 800ca12:	60fb      	str	r3, [r7, #12]
 800ca14:	e01c      	b.n	800ca50 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800ca16:	687b      	ldr	r3, [r7, #4]
 800ca18:	685c      	ldr	r4, [r3, #4]
 800ca1a:	687b      	ldr	r3, [r7, #4]
 800ca1c:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800ca1e:	687b      	ldr	r3, [r7, #4]
 800ca20:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800ca22:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800ca24:	687b      	ldr	r3, [r7, #4]
 800ca26:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800ca2a:	4618      	mov	r0, r3
 800ca2c:	f7ff ff88 	bl	800c940 <makeFreeRtosPriority>
 800ca30:	4602      	mov	r2, r0
 800ca32:	f107 030c 	add.w	r3, r7, #12
 800ca36:	9301      	str	r3, [sp, #4]
 800ca38:	9200      	str	r2, [sp, #0]
 800ca3a:	683b      	ldr	r3, [r7, #0]
 800ca3c:	4632      	mov	r2, r6
 800ca3e:	4629      	mov	r1, r5
 800ca40:	4620      	mov	r0, r4
 800ca42:	f001 fbdb 	bl	800e1fc <xTaskCreate>
 800ca46:	4603      	mov	r3, r0
 800ca48:	2b01      	cmp	r3, #1
 800ca4a:	d001      	beq.n	800ca50 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 800ca4c:	2300      	movs	r3, #0
 800ca4e:	e000      	b.n	800ca52 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 800ca50:	68fb      	ldr	r3, [r7, #12]
}
 800ca52:	4618      	mov	r0, r3
 800ca54:	3714      	adds	r7, #20
 800ca56:	46bd      	mov	sp, r7
 800ca58:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800ca5a <osThreadTerminate>:
* @param   thread_id   thread ID obtained by \ref osThreadCreate or \ref osThreadGetId.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osThreadTerminate shall be consistent in every CMSIS-RTOS.
*/
osStatus osThreadTerminate (osThreadId thread_id)
{
 800ca5a:	b580      	push	{r7, lr}
 800ca5c:	b082      	sub	sp, #8
 800ca5e:	af00      	add	r7, sp, #0
 800ca60:	6078      	str	r0, [r7, #4]
#if (INCLUDE_vTaskDelete == 1)
  vTaskDelete(thread_id);
 800ca62:	6878      	ldr	r0, [r7, #4]
 800ca64:	f001 fd1c 	bl	800e4a0 <vTaskDelete>
  return osOK;
 800ca68:	2300      	movs	r3, #0
#else
  return osErrorOS;
#endif
}
 800ca6a:	4618      	mov	r0, r3
 800ca6c:	3708      	adds	r7, #8
 800ca6e:	46bd      	mov	sp, r7
 800ca70:	bd80      	pop	{r7, pc}

0800ca72 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800ca72:	b580      	push	{r7, lr}
 800ca74:	b084      	sub	sp, #16
 800ca76:	af00      	add	r7, sp, #0
 800ca78:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800ca7a:	687b      	ldr	r3, [r7, #4]
 800ca7c:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800ca7e:	68fb      	ldr	r3, [r7, #12]
 800ca80:	2b00      	cmp	r3, #0
 800ca82:	d001      	beq.n	800ca88 <osDelay+0x16>
 800ca84:	68fb      	ldr	r3, [r7, #12]
 800ca86:	e000      	b.n	800ca8a <osDelay+0x18>
 800ca88:	2301      	movs	r3, #1
 800ca8a:	4618      	mov	r0, r3
 800ca8c:	f001 fd9a 	bl	800e5c4 <vTaskDelay>
  
  return osOK;
 800ca90:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800ca92:	4618      	mov	r0, r3
 800ca94:	3710      	adds	r7, #16
 800ca96:	46bd      	mov	sp, r7
 800ca98:	bd80      	pop	{r7, pc}

0800ca9a <osMutexCreate>:
* @param  mutex_def     mutex definition referenced with \ref osMutex.
* @retval  mutex ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMutexCreate shall be consistent in every CMSIS-RTOS.
*/
osMutexId osMutexCreate (const osMutexDef_t *mutex_def)
{
 800ca9a:	b580      	push	{r7, lr}
 800ca9c:	b082      	sub	sp, #8
 800ca9e:	af00      	add	r7, sp, #0
 800caa0:	6078      	str	r0, [r7, #4]
#if ( configUSE_MUTEXES == 1)

#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if (mutex_def->controlblock != NULL) {
 800caa2:	687b      	ldr	r3, [r7, #4]
 800caa4:	685b      	ldr	r3, [r3, #4]
 800caa6:	2b00      	cmp	r3, #0
 800caa8:	d007      	beq.n	800caba <osMutexCreate+0x20>
    return xSemaphoreCreateMutexStatic( mutex_def->controlblock );
 800caaa:	687b      	ldr	r3, [r7, #4]
 800caac:	685b      	ldr	r3, [r3, #4]
 800caae:	4619      	mov	r1, r3
 800cab0:	2001      	movs	r0, #1
 800cab2:	f000 fc9a 	bl	800d3ea <xQueueCreateMutexStatic>
 800cab6:	4603      	mov	r3, r0
 800cab8:	e003      	b.n	800cac2 <osMutexCreate+0x28>
     }
  else {
    return xSemaphoreCreateMutex(); 
 800caba:	2001      	movs	r0, #1
 800cabc:	f000 fc7d 	bl	800d3ba <xQueueCreateMutex>
 800cac0:	4603      	mov	r3, r0
    return xSemaphoreCreateMutex(); 
#endif
#else
  return NULL;
#endif
}
 800cac2:	4618      	mov	r0, r3
 800cac4:	3708      	adds	r7, #8
 800cac6:	46bd      	mov	sp, r7
 800cac8:	bd80      	pop	{r7, pc}
	...

0800cacc <osMutexWait>:
* @param millisec      timeout value or 0 in case of no time-out.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexWait shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexWait (osMutexId mutex_id, uint32_t millisec)
{
 800cacc:	b580      	push	{r7, lr}
 800cace:	b084      	sub	sp, #16
 800cad0:	af00      	add	r7, sp, #0
 800cad2:	6078      	str	r0, [r7, #4]
 800cad4:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 800cad6:	2300      	movs	r3, #0
 800cad8:	60bb      	str	r3, [r7, #8]
  
  
  if (mutex_id == NULL) {
 800cada:	687b      	ldr	r3, [r7, #4]
 800cadc:	2b00      	cmp	r3, #0
 800cade:	d101      	bne.n	800cae4 <osMutexWait+0x18>
    return osErrorParameter;
 800cae0:	2380      	movs	r3, #128	@ 0x80
 800cae2:	e03a      	b.n	800cb5a <osMutexWait+0x8e>
  }
  
  ticks = 0;
 800cae4:	2300      	movs	r3, #0
 800cae6:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 800cae8:	683b      	ldr	r3, [r7, #0]
 800caea:	f1b3 3fff 	cmp.w	r3, #4294967295
 800caee:	d103      	bne.n	800caf8 <osMutexWait+0x2c>
    ticks = portMAX_DELAY;
 800caf0:	f04f 33ff 	mov.w	r3, #4294967295
 800caf4:	60fb      	str	r3, [r7, #12]
 800caf6:	e009      	b.n	800cb0c <osMutexWait+0x40>
  }
  else if (millisec != 0) {
 800caf8:	683b      	ldr	r3, [r7, #0]
 800cafa:	2b00      	cmp	r3, #0
 800cafc:	d006      	beq.n	800cb0c <osMutexWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 800cafe:	683b      	ldr	r3, [r7, #0]
 800cb00:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 800cb02:	68fb      	ldr	r3, [r7, #12]
 800cb04:	2b00      	cmp	r3, #0
 800cb06:	d101      	bne.n	800cb0c <osMutexWait+0x40>
      ticks = 1;
 800cb08:	2301      	movs	r3, #1
 800cb0a:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 800cb0c:	f7ff ff30 	bl	800c970 <inHandlerMode>
 800cb10:	4603      	mov	r3, r0
 800cb12:	2b00      	cmp	r3, #0
 800cb14:	d017      	beq.n	800cb46 <osMutexWait+0x7a>
    if (xSemaphoreTakeFromISR(mutex_id, &taskWoken) != pdTRUE) {
 800cb16:	f107 0308 	add.w	r3, r7, #8
 800cb1a:	461a      	mov	r2, r3
 800cb1c:	2100      	movs	r1, #0
 800cb1e:	6878      	ldr	r0, [r7, #4]
 800cb20:	f001 f8c4 	bl	800dcac <xQueueReceiveFromISR>
 800cb24:	4603      	mov	r3, r0
 800cb26:	2b01      	cmp	r3, #1
 800cb28:	d001      	beq.n	800cb2e <osMutexWait+0x62>
      return osErrorOS;
 800cb2a:	23ff      	movs	r3, #255	@ 0xff
 800cb2c:	e015      	b.n	800cb5a <osMutexWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 800cb2e:	68bb      	ldr	r3, [r7, #8]
 800cb30:	2b00      	cmp	r3, #0
 800cb32:	d011      	beq.n	800cb58 <osMutexWait+0x8c>
 800cb34:	4b0b      	ldr	r3, [pc, #44]	@ (800cb64 <osMutexWait+0x98>)
 800cb36:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800cb3a:	601a      	str	r2, [r3, #0]
 800cb3c:	f3bf 8f4f 	dsb	sy
 800cb40:	f3bf 8f6f 	isb	sy
 800cb44:	e008      	b.n	800cb58 <osMutexWait+0x8c>
  } 
  else if (xSemaphoreTake(mutex_id, ticks) != pdTRUE) {
 800cb46:	68f9      	ldr	r1, [r7, #12]
 800cb48:	6878      	ldr	r0, [r7, #4]
 800cb4a:	f000 ff97 	bl	800da7c <xQueueSemaphoreTake>
 800cb4e:	4603      	mov	r3, r0
 800cb50:	2b01      	cmp	r3, #1
 800cb52:	d001      	beq.n	800cb58 <osMutexWait+0x8c>
    return osErrorOS;
 800cb54:	23ff      	movs	r3, #255	@ 0xff
 800cb56:	e000      	b.n	800cb5a <osMutexWait+0x8e>
  }
  
  return osOK;
 800cb58:	2300      	movs	r3, #0
}
 800cb5a:	4618      	mov	r0, r3
 800cb5c:	3710      	adds	r7, #16
 800cb5e:	46bd      	mov	sp, r7
 800cb60:	bd80      	pop	{r7, pc}
 800cb62:	bf00      	nop
 800cb64:	e000ed04 	.word	0xe000ed04

0800cb68 <osMutexRelease>:
* @param mutex_id      mutex ID obtained by \ref osMutexCreate.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexRelease (osMutexId mutex_id)
{
 800cb68:	b580      	push	{r7, lr}
 800cb6a:	b084      	sub	sp, #16
 800cb6c:	af00      	add	r7, sp, #0
 800cb6e:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 800cb70:	2300      	movs	r3, #0
 800cb72:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 800cb74:	2300      	movs	r3, #0
 800cb76:	60bb      	str	r3, [r7, #8]
  
  if (inHandlerMode()) {
 800cb78:	f7ff fefa 	bl	800c970 <inHandlerMode>
 800cb7c:	4603      	mov	r3, r0
 800cb7e:	2b00      	cmp	r3, #0
 800cb80:	d016      	beq.n	800cbb0 <osMutexRelease+0x48>
    if (xSemaphoreGiveFromISR(mutex_id, &taskWoken) != pdTRUE) {
 800cb82:	f107 0308 	add.w	r3, r7, #8
 800cb86:	4619      	mov	r1, r3
 800cb88:	6878      	ldr	r0, [r7, #4]
 800cb8a:	f000 fdf6 	bl	800d77a <xQueueGiveFromISR>
 800cb8e:	4603      	mov	r3, r0
 800cb90:	2b01      	cmp	r3, #1
 800cb92:	d001      	beq.n	800cb98 <osMutexRelease+0x30>
      return osErrorOS;
 800cb94:	23ff      	movs	r3, #255	@ 0xff
 800cb96:	e017      	b.n	800cbc8 <osMutexRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 800cb98:	68bb      	ldr	r3, [r7, #8]
 800cb9a:	2b00      	cmp	r3, #0
 800cb9c:	d013      	beq.n	800cbc6 <osMutexRelease+0x5e>
 800cb9e:	4b0c      	ldr	r3, [pc, #48]	@ (800cbd0 <osMutexRelease+0x68>)
 800cba0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800cba4:	601a      	str	r2, [r3, #0]
 800cba6:	f3bf 8f4f 	dsb	sy
 800cbaa:	f3bf 8f6f 	isb	sy
 800cbae:	e00a      	b.n	800cbc6 <osMutexRelease+0x5e>
  }
  else if (xSemaphoreGive(mutex_id) != pdTRUE) 
 800cbb0:	2300      	movs	r3, #0
 800cbb2:	2200      	movs	r2, #0
 800cbb4:	2100      	movs	r1, #0
 800cbb6:	6878      	ldr	r0, [r7, #4]
 800cbb8:	f000 fc32 	bl	800d420 <xQueueGenericSend>
 800cbbc:	4603      	mov	r3, r0
 800cbbe:	2b01      	cmp	r3, #1
 800cbc0:	d001      	beq.n	800cbc6 <osMutexRelease+0x5e>
  {
    result = osErrorOS;
 800cbc2:	23ff      	movs	r3, #255	@ 0xff
 800cbc4:	60fb      	str	r3, [r7, #12]
  }
  return result;
 800cbc6:	68fb      	ldr	r3, [r7, #12]
}
 800cbc8:	4618      	mov	r0, r3
 800cbca:	3710      	adds	r7, #16
 800cbcc:	46bd      	mov	sp, r7
 800cbce:	bd80      	pop	{r7, pc}
 800cbd0:	e000ed04 	.word	0xe000ed04

0800cbd4 <osSemaphoreCreate>:
* @param count         number of available resources.
* @retval  semaphore ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreCreate shall be consistent in every CMSIS-RTOS.
*/
osSemaphoreId osSemaphoreCreate (const osSemaphoreDef_t *semaphore_def, int32_t count)
{ 
 800cbd4:	b580      	push	{r7, lr}
 800cbd6:	b086      	sub	sp, #24
 800cbd8:	af02      	add	r7, sp, #8
 800cbda:	6078      	str	r0, [r7, #4]
 800cbdc:	6039      	str	r1, [r7, #0]
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  osSemaphoreId sema;
  
  if (semaphore_def->controlblock != NULL){
 800cbde:	687b      	ldr	r3, [r7, #4]
 800cbe0:	685b      	ldr	r3, [r3, #4]
 800cbe2:	2b00      	cmp	r3, #0
 800cbe4:	d00f      	beq.n	800cc06 <osSemaphoreCreate+0x32>
    if (count == 1) {
 800cbe6:	683b      	ldr	r3, [r7, #0]
 800cbe8:	2b01      	cmp	r3, #1
 800cbea:	d10a      	bne.n	800cc02 <osSemaphoreCreate+0x2e>
      return xSemaphoreCreateBinaryStatic( semaphore_def->controlblock );
 800cbec:	687b      	ldr	r3, [r7, #4]
 800cbee:	685b      	ldr	r3, [r3, #4]
 800cbf0:	2203      	movs	r2, #3
 800cbf2:	9200      	str	r2, [sp, #0]
 800cbf4:	2200      	movs	r2, #0
 800cbf6:	2100      	movs	r1, #0
 800cbf8:	2001      	movs	r0, #1
 800cbfa:	f000 fadb 	bl	800d1b4 <xQueueGenericCreateStatic>
 800cbfe:	4603      	mov	r3, r0
 800cc00:	e016      	b.n	800cc30 <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )
      return xSemaphoreCreateCountingStatic( count, count, semaphore_def->controlblock );
#else
      return NULL;
 800cc02:	2300      	movs	r3, #0
 800cc04:	e014      	b.n	800cc30 <osSemaphoreCreate+0x5c>
#endif
    }
  }
  else {
    if (count == 1) {
 800cc06:	683b      	ldr	r3, [r7, #0]
 800cc08:	2b01      	cmp	r3, #1
 800cc0a:	d110      	bne.n	800cc2e <osSemaphoreCreate+0x5a>
      vSemaphoreCreateBinary(sema);
 800cc0c:	2203      	movs	r2, #3
 800cc0e:	2100      	movs	r1, #0
 800cc10:	2001      	movs	r0, #1
 800cc12:	f000 fb56 	bl	800d2c2 <xQueueGenericCreate>
 800cc16:	60f8      	str	r0, [r7, #12]
 800cc18:	68fb      	ldr	r3, [r7, #12]
 800cc1a:	2b00      	cmp	r3, #0
 800cc1c:	d005      	beq.n	800cc2a <osSemaphoreCreate+0x56>
 800cc1e:	2300      	movs	r3, #0
 800cc20:	2200      	movs	r2, #0
 800cc22:	2100      	movs	r1, #0
 800cc24:	68f8      	ldr	r0, [r7, #12]
 800cc26:	f000 fbfb 	bl	800d420 <xQueueGenericSend>
      return sema;
 800cc2a:	68fb      	ldr	r3, [r7, #12]
 800cc2c:	e000      	b.n	800cc30 <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )	
      return xSemaphoreCreateCounting(count, count);
#else
      return NULL;
 800cc2e:	2300      	movs	r3, #0
#else
    return NULL;
#endif
  }
#endif
}
 800cc30:	4618      	mov	r0, r3
 800cc32:	3710      	adds	r7, #16
 800cc34:	46bd      	mov	sp, r7
 800cc36:	bd80      	pop	{r7, pc}

0800cc38 <osSemaphoreWait>:
* @param  millisec      timeout value or 0 in case of no time-out.
* @retval  number of available tokens, or -1 in case of incorrect parameters.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreWait shall be consistent in every CMSIS-RTOS.
*/
int32_t osSemaphoreWait (osSemaphoreId semaphore_id, uint32_t millisec)
{
 800cc38:	b580      	push	{r7, lr}
 800cc3a:	b084      	sub	sp, #16
 800cc3c:	af00      	add	r7, sp, #0
 800cc3e:	6078      	str	r0, [r7, #4]
 800cc40:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 800cc42:	2300      	movs	r3, #0
 800cc44:	60bb      	str	r3, [r7, #8]
  
  
  if (semaphore_id == NULL) {
 800cc46:	687b      	ldr	r3, [r7, #4]
 800cc48:	2b00      	cmp	r3, #0
 800cc4a:	d101      	bne.n	800cc50 <osSemaphoreWait+0x18>
    return osErrorParameter;
 800cc4c:	2380      	movs	r3, #128	@ 0x80
 800cc4e:	e03a      	b.n	800ccc6 <osSemaphoreWait+0x8e>
  }
  
  ticks = 0;
 800cc50:	2300      	movs	r3, #0
 800cc52:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 800cc54:	683b      	ldr	r3, [r7, #0]
 800cc56:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cc5a:	d103      	bne.n	800cc64 <osSemaphoreWait+0x2c>
    ticks = portMAX_DELAY;
 800cc5c:	f04f 33ff 	mov.w	r3, #4294967295
 800cc60:	60fb      	str	r3, [r7, #12]
 800cc62:	e009      	b.n	800cc78 <osSemaphoreWait+0x40>
  }
  else if (millisec != 0) {
 800cc64:	683b      	ldr	r3, [r7, #0]
 800cc66:	2b00      	cmp	r3, #0
 800cc68:	d006      	beq.n	800cc78 <osSemaphoreWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 800cc6a:	683b      	ldr	r3, [r7, #0]
 800cc6c:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 800cc6e:	68fb      	ldr	r3, [r7, #12]
 800cc70:	2b00      	cmp	r3, #0
 800cc72:	d101      	bne.n	800cc78 <osSemaphoreWait+0x40>
      ticks = 1;
 800cc74:	2301      	movs	r3, #1
 800cc76:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 800cc78:	f7ff fe7a 	bl	800c970 <inHandlerMode>
 800cc7c:	4603      	mov	r3, r0
 800cc7e:	2b00      	cmp	r3, #0
 800cc80:	d017      	beq.n	800ccb2 <osSemaphoreWait+0x7a>
    if (xSemaphoreTakeFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 800cc82:	f107 0308 	add.w	r3, r7, #8
 800cc86:	461a      	mov	r2, r3
 800cc88:	2100      	movs	r1, #0
 800cc8a:	6878      	ldr	r0, [r7, #4]
 800cc8c:	f001 f80e 	bl	800dcac <xQueueReceiveFromISR>
 800cc90:	4603      	mov	r3, r0
 800cc92:	2b01      	cmp	r3, #1
 800cc94:	d001      	beq.n	800cc9a <osSemaphoreWait+0x62>
      return osErrorOS;
 800cc96:	23ff      	movs	r3, #255	@ 0xff
 800cc98:	e015      	b.n	800ccc6 <osSemaphoreWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 800cc9a:	68bb      	ldr	r3, [r7, #8]
 800cc9c:	2b00      	cmp	r3, #0
 800cc9e:	d011      	beq.n	800ccc4 <osSemaphoreWait+0x8c>
 800cca0:	4b0b      	ldr	r3, [pc, #44]	@ (800ccd0 <osSemaphoreWait+0x98>)
 800cca2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800cca6:	601a      	str	r2, [r3, #0]
 800cca8:	f3bf 8f4f 	dsb	sy
 800ccac:	f3bf 8f6f 	isb	sy
 800ccb0:	e008      	b.n	800ccc4 <osSemaphoreWait+0x8c>
  }  
  else if (xSemaphoreTake(semaphore_id, ticks) != pdTRUE) {
 800ccb2:	68f9      	ldr	r1, [r7, #12]
 800ccb4:	6878      	ldr	r0, [r7, #4]
 800ccb6:	f000 fee1 	bl	800da7c <xQueueSemaphoreTake>
 800ccba:	4603      	mov	r3, r0
 800ccbc:	2b01      	cmp	r3, #1
 800ccbe:	d001      	beq.n	800ccc4 <osSemaphoreWait+0x8c>
    return osErrorOS;
 800ccc0:	23ff      	movs	r3, #255	@ 0xff
 800ccc2:	e000      	b.n	800ccc6 <osSemaphoreWait+0x8e>
  }
  
  return osOK;
 800ccc4:	2300      	movs	r3, #0
}
 800ccc6:	4618      	mov	r0, r3
 800ccc8:	3710      	adds	r7, #16
 800ccca:	46bd      	mov	sp, r7
 800cccc:	bd80      	pop	{r7, pc}
 800ccce:	bf00      	nop
 800ccd0:	e000ed04 	.word	0xe000ed04

0800ccd4 <osSemaphoreRelease>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreRelease (osSemaphoreId semaphore_id)
{
 800ccd4:	b580      	push	{r7, lr}
 800ccd6:	b084      	sub	sp, #16
 800ccd8:	af00      	add	r7, sp, #0
 800ccda:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 800ccdc:	2300      	movs	r3, #0
 800ccde:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 800cce0:	2300      	movs	r3, #0
 800cce2:	60bb      	str	r3, [r7, #8]
  
  
  if (inHandlerMode()) {
 800cce4:	f7ff fe44 	bl	800c970 <inHandlerMode>
 800cce8:	4603      	mov	r3, r0
 800ccea:	2b00      	cmp	r3, #0
 800ccec:	d016      	beq.n	800cd1c <osSemaphoreRelease+0x48>
    if (xSemaphoreGiveFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 800ccee:	f107 0308 	add.w	r3, r7, #8
 800ccf2:	4619      	mov	r1, r3
 800ccf4:	6878      	ldr	r0, [r7, #4]
 800ccf6:	f000 fd40 	bl	800d77a <xQueueGiveFromISR>
 800ccfa:	4603      	mov	r3, r0
 800ccfc:	2b01      	cmp	r3, #1
 800ccfe:	d001      	beq.n	800cd04 <osSemaphoreRelease+0x30>
      return osErrorOS;
 800cd00:	23ff      	movs	r3, #255	@ 0xff
 800cd02:	e017      	b.n	800cd34 <osSemaphoreRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 800cd04:	68bb      	ldr	r3, [r7, #8]
 800cd06:	2b00      	cmp	r3, #0
 800cd08:	d013      	beq.n	800cd32 <osSemaphoreRelease+0x5e>
 800cd0a:	4b0c      	ldr	r3, [pc, #48]	@ (800cd3c <osSemaphoreRelease+0x68>)
 800cd0c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800cd10:	601a      	str	r2, [r3, #0]
 800cd12:	f3bf 8f4f 	dsb	sy
 800cd16:	f3bf 8f6f 	isb	sy
 800cd1a:	e00a      	b.n	800cd32 <osSemaphoreRelease+0x5e>
  }
  else {
    if (xSemaphoreGive(semaphore_id) != pdTRUE) {
 800cd1c:	2300      	movs	r3, #0
 800cd1e:	2200      	movs	r2, #0
 800cd20:	2100      	movs	r1, #0
 800cd22:	6878      	ldr	r0, [r7, #4]
 800cd24:	f000 fb7c 	bl	800d420 <xQueueGenericSend>
 800cd28:	4603      	mov	r3, r0
 800cd2a:	2b01      	cmp	r3, #1
 800cd2c:	d001      	beq.n	800cd32 <osSemaphoreRelease+0x5e>
      result = osErrorOS;
 800cd2e:	23ff      	movs	r3, #255	@ 0xff
 800cd30:	60fb      	str	r3, [r7, #12]
    }
  }
  
  return result;
 800cd32:	68fb      	ldr	r3, [r7, #12]
}
 800cd34:	4618      	mov	r0, r3
 800cd36:	3710      	adds	r7, #16
 800cd38:	46bd      	mov	sp, r7
 800cd3a:	bd80      	pop	{r7, pc}
 800cd3c:	e000ed04 	.word	0xe000ed04

0800cd40 <osSemaphoreDelete>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreDelete shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreDelete (osSemaphoreId semaphore_id)
{
 800cd40:	b580      	push	{r7, lr}
 800cd42:	b082      	sub	sp, #8
 800cd44:	af00      	add	r7, sp, #0
 800cd46:	6078      	str	r0, [r7, #4]
  if (inHandlerMode()) {
 800cd48:	f7ff fe12 	bl	800c970 <inHandlerMode>
 800cd4c:	4603      	mov	r3, r0
 800cd4e:	2b00      	cmp	r3, #0
 800cd50:	d001      	beq.n	800cd56 <osSemaphoreDelete+0x16>
    return osErrorISR;
 800cd52:	2382      	movs	r3, #130	@ 0x82
 800cd54:	e003      	b.n	800cd5e <osSemaphoreDelete+0x1e>
  }

  vSemaphoreDelete(semaphore_id);
 800cd56:	6878      	ldr	r0, [r7, #4]
 800cd58:	f001 f872 	bl	800de40 <vQueueDelete>

  return osOK; 
 800cd5c:	2300      	movs	r3, #0
}
 800cd5e:	4618      	mov	r0, r3
 800cd60:	3708      	adds	r7, #8
 800cd62:	46bd      	mov	sp, r7
 800cd64:	bd80      	pop	{r7, pc}

0800cd66 <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 800cd66:	b590      	push	{r4, r7, lr}
 800cd68:	b085      	sub	sp, #20
 800cd6a:	af02      	add	r7, sp, #8
 800cd6c:	6078      	str	r0, [r7, #4]
 800cd6e:	6039      	str	r1, [r7, #0]
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 800cd70:	687b      	ldr	r3, [r7, #4]
 800cd72:	689b      	ldr	r3, [r3, #8]
 800cd74:	2b00      	cmp	r3, #0
 800cd76:	d011      	beq.n	800cd9c <osMessageCreate+0x36>
 800cd78:	687b      	ldr	r3, [r7, #4]
 800cd7a:	68db      	ldr	r3, [r3, #12]
 800cd7c:	2b00      	cmp	r3, #0
 800cd7e:	d00d      	beq.n	800cd9c <osMessageCreate+0x36>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 800cd80:	687b      	ldr	r3, [r7, #4]
 800cd82:	6818      	ldr	r0, [r3, #0]
 800cd84:	687b      	ldr	r3, [r7, #4]
 800cd86:	6859      	ldr	r1, [r3, #4]
 800cd88:	687b      	ldr	r3, [r7, #4]
 800cd8a:	689a      	ldr	r2, [r3, #8]
 800cd8c:	687b      	ldr	r3, [r7, #4]
 800cd8e:	68db      	ldr	r3, [r3, #12]
 800cd90:	2400      	movs	r4, #0
 800cd92:	9400      	str	r4, [sp, #0]
 800cd94:	f000 fa0e 	bl	800d1b4 <xQueueGenericCreateStatic>
 800cd98:	4603      	mov	r3, r0
 800cd9a:	e008      	b.n	800cdae <osMessageCreate+0x48>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 800cd9c:	687b      	ldr	r3, [r7, #4]
 800cd9e:	6818      	ldr	r0, [r3, #0]
 800cda0:	687b      	ldr	r3, [r7, #4]
 800cda2:	685b      	ldr	r3, [r3, #4]
 800cda4:	2200      	movs	r2, #0
 800cda6:	4619      	mov	r1, r3
 800cda8:	f000 fa8b 	bl	800d2c2 <xQueueGenericCreate>
 800cdac:	4603      	mov	r3, r0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 800cdae:	4618      	mov	r0, r3
 800cdb0:	370c      	adds	r7, #12
 800cdb2:	46bd      	mov	sp, r7
 800cdb4:	bd90      	pop	{r4, r7, pc}
	...

0800cdb8 <osMessagePut>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMessagePut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMessagePut (osMessageQId queue_id, uint32_t info, uint32_t millisec)
{
 800cdb8:	b580      	push	{r7, lr}
 800cdba:	b086      	sub	sp, #24
 800cdbc:	af00      	add	r7, sp, #0
 800cdbe:	60f8      	str	r0, [r7, #12]
 800cdc0:	60b9      	str	r1, [r7, #8]
 800cdc2:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken = pdFALSE;
 800cdc4:	2300      	movs	r3, #0
 800cdc6:	613b      	str	r3, [r7, #16]
  TickType_t ticks;
  
  ticks = millisec / portTICK_PERIOD_MS;
 800cdc8:	687b      	ldr	r3, [r7, #4]
 800cdca:	617b      	str	r3, [r7, #20]
  if (ticks == 0) {
 800cdcc:	697b      	ldr	r3, [r7, #20]
 800cdce:	2b00      	cmp	r3, #0
 800cdd0:	d101      	bne.n	800cdd6 <osMessagePut+0x1e>
    ticks = 1;
 800cdd2:	2301      	movs	r3, #1
 800cdd4:	617b      	str	r3, [r7, #20]
  }
  
  if (inHandlerMode()) {
 800cdd6:	f7ff fdcb 	bl	800c970 <inHandlerMode>
 800cdda:	4603      	mov	r3, r0
 800cddc:	2b00      	cmp	r3, #0
 800cdde:	d018      	beq.n	800ce12 <osMessagePut+0x5a>
    if (xQueueSendFromISR(queue_id, &info, &taskWoken) != pdTRUE) {
 800cde0:	f107 0210 	add.w	r2, r7, #16
 800cde4:	f107 0108 	add.w	r1, r7, #8
 800cde8:	2300      	movs	r3, #0
 800cdea:	68f8      	ldr	r0, [r7, #12]
 800cdec:	f000 fc22 	bl	800d634 <xQueueGenericSendFromISR>
 800cdf0:	4603      	mov	r3, r0
 800cdf2:	2b01      	cmp	r3, #1
 800cdf4:	d001      	beq.n	800cdfa <osMessagePut+0x42>
      return osErrorOS;
 800cdf6:	23ff      	movs	r3, #255	@ 0xff
 800cdf8:	e018      	b.n	800ce2c <osMessagePut+0x74>
    }
    portEND_SWITCHING_ISR(taskWoken);
 800cdfa:	693b      	ldr	r3, [r7, #16]
 800cdfc:	2b00      	cmp	r3, #0
 800cdfe:	d014      	beq.n	800ce2a <osMessagePut+0x72>
 800ce00:	4b0c      	ldr	r3, [pc, #48]	@ (800ce34 <osMessagePut+0x7c>)
 800ce02:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ce06:	601a      	str	r2, [r3, #0]
 800ce08:	f3bf 8f4f 	dsb	sy
 800ce0c:	f3bf 8f6f 	isb	sy
 800ce10:	e00b      	b.n	800ce2a <osMessagePut+0x72>
  }
  else {
    if (xQueueSend(queue_id, &info, ticks) != pdTRUE) {
 800ce12:	f107 0108 	add.w	r1, r7, #8
 800ce16:	2300      	movs	r3, #0
 800ce18:	697a      	ldr	r2, [r7, #20]
 800ce1a:	68f8      	ldr	r0, [r7, #12]
 800ce1c:	f000 fb00 	bl	800d420 <xQueueGenericSend>
 800ce20:	4603      	mov	r3, r0
 800ce22:	2b01      	cmp	r3, #1
 800ce24:	d001      	beq.n	800ce2a <osMessagePut+0x72>
      return osErrorOS;
 800ce26:	23ff      	movs	r3, #255	@ 0xff
 800ce28:	e000      	b.n	800ce2c <osMessagePut+0x74>
    }
  }
  
  return osOK;
 800ce2a:	2300      	movs	r3, #0
}
 800ce2c:	4618      	mov	r0, r3
 800ce2e:	3718      	adds	r7, #24
 800ce30:	46bd      	mov	sp, r7
 800ce32:	bd80      	pop	{r7, pc}
 800ce34:	e000ed04 	.word	0xe000ed04

0800ce38 <osMessageGet>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval event information that includes status code.
* @note   MUST REMAIN UNCHANGED: \b osMessageGet shall be consistent in every CMSIS-RTOS.
*/
osEvent osMessageGet (osMessageQId queue_id, uint32_t millisec)
{
 800ce38:	b590      	push	{r4, r7, lr}
 800ce3a:	b08b      	sub	sp, #44	@ 0x2c
 800ce3c:	af00      	add	r7, sp, #0
 800ce3e:	60f8      	str	r0, [r7, #12]
 800ce40:	60b9      	str	r1, [r7, #8]
 800ce42:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken;
  TickType_t ticks;
  osEvent event;
  
  event.def.message_id = queue_id;
 800ce44:	68bb      	ldr	r3, [r7, #8]
 800ce46:	61fb      	str	r3, [r7, #28]
  event.value.v = 0;
 800ce48:	2300      	movs	r3, #0
 800ce4a:	61bb      	str	r3, [r7, #24]
  
  if (queue_id == NULL) {
 800ce4c:	68bb      	ldr	r3, [r7, #8]
 800ce4e:	2b00      	cmp	r3, #0
 800ce50:	d10a      	bne.n	800ce68 <osMessageGet+0x30>
    event.status = osErrorParameter;
 800ce52:	2380      	movs	r3, #128	@ 0x80
 800ce54:	617b      	str	r3, [r7, #20]
    return event;
 800ce56:	68fb      	ldr	r3, [r7, #12]
 800ce58:	461c      	mov	r4, r3
 800ce5a:	f107 0314 	add.w	r3, r7, #20
 800ce5e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800ce62:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800ce66:	e054      	b.n	800cf12 <osMessageGet+0xda>
  }
  
  taskWoken = pdFALSE;
 800ce68:	2300      	movs	r3, #0
 800ce6a:	623b      	str	r3, [r7, #32]
  
  ticks = 0;
 800ce6c:	2300      	movs	r3, #0
 800ce6e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (millisec == osWaitForever) {
 800ce70:	687b      	ldr	r3, [r7, #4]
 800ce72:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ce76:	d103      	bne.n	800ce80 <osMessageGet+0x48>
    ticks = portMAX_DELAY;
 800ce78:	f04f 33ff 	mov.w	r3, #4294967295
 800ce7c:	627b      	str	r3, [r7, #36]	@ 0x24
 800ce7e:	e009      	b.n	800ce94 <osMessageGet+0x5c>
  }
  else if (millisec != 0) {
 800ce80:	687b      	ldr	r3, [r7, #4]
 800ce82:	2b00      	cmp	r3, #0
 800ce84:	d006      	beq.n	800ce94 <osMessageGet+0x5c>
    ticks = millisec / portTICK_PERIOD_MS;
 800ce86:	687b      	ldr	r3, [r7, #4]
 800ce88:	627b      	str	r3, [r7, #36]	@ 0x24
    if (ticks == 0) {
 800ce8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ce8c:	2b00      	cmp	r3, #0
 800ce8e:	d101      	bne.n	800ce94 <osMessageGet+0x5c>
      ticks = 1;
 800ce90:	2301      	movs	r3, #1
 800ce92:	627b      	str	r3, [r7, #36]	@ 0x24
    }
  }
  
  if (inHandlerMode()) {
 800ce94:	f7ff fd6c 	bl	800c970 <inHandlerMode>
 800ce98:	4603      	mov	r3, r0
 800ce9a:	2b00      	cmp	r3, #0
 800ce9c:	d01c      	beq.n	800ced8 <osMessageGet+0xa0>
    if (xQueueReceiveFromISR(queue_id, &event.value.v, &taskWoken) == pdTRUE) {
 800ce9e:	f107 0220 	add.w	r2, r7, #32
 800cea2:	f107 0314 	add.w	r3, r7, #20
 800cea6:	3304      	adds	r3, #4
 800cea8:	4619      	mov	r1, r3
 800ceaa:	68b8      	ldr	r0, [r7, #8]
 800ceac:	f000 fefe 	bl	800dcac <xQueueReceiveFromISR>
 800ceb0:	4603      	mov	r3, r0
 800ceb2:	2b01      	cmp	r3, #1
 800ceb4:	d102      	bne.n	800cebc <osMessageGet+0x84>
      /* We have mail */
      event.status = osEventMessage;
 800ceb6:	2310      	movs	r3, #16
 800ceb8:	617b      	str	r3, [r7, #20]
 800ceba:	e001      	b.n	800cec0 <osMessageGet+0x88>
    }
    else {
      event.status = osOK;
 800cebc:	2300      	movs	r3, #0
 800cebe:	617b      	str	r3, [r7, #20]
    }
    portEND_SWITCHING_ISR(taskWoken);
 800cec0:	6a3b      	ldr	r3, [r7, #32]
 800cec2:	2b00      	cmp	r3, #0
 800cec4:	d01d      	beq.n	800cf02 <osMessageGet+0xca>
 800cec6:	4b15      	ldr	r3, [pc, #84]	@ (800cf1c <osMessageGet+0xe4>)
 800cec8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800cecc:	601a      	str	r2, [r3, #0]
 800cece:	f3bf 8f4f 	dsb	sy
 800ced2:	f3bf 8f6f 	isb	sy
 800ced6:	e014      	b.n	800cf02 <osMessageGet+0xca>
  }
  else {
    if (xQueueReceive(queue_id, &event.value.v, ticks) == pdTRUE) {
 800ced8:	f107 0314 	add.w	r3, r7, #20
 800cedc:	3304      	adds	r3, #4
 800cede:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800cee0:	4619      	mov	r1, r3
 800cee2:	68b8      	ldr	r0, [r7, #8]
 800cee4:	f000 fce2 	bl	800d8ac <xQueueReceive>
 800cee8:	4603      	mov	r3, r0
 800ceea:	2b01      	cmp	r3, #1
 800ceec:	d102      	bne.n	800cef4 <osMessageGet+0xbc>
      /* We have mail */
      event.status = osEventMessage;
 800ceee:	2310      	movs	r3, #16
 800cef0:	617b      	str	r3, [r7, #20]
 800cef2:	e006      	b.n	800cf02 <osMessageGet+0xca>
    }
    else {
      event.status = (ticks == 0) ? osOK : osEventTimeout;
 800cef4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cef6:	2b00      	cmp	r3, #0
 800cef8:	d101      	bne.n	800cefe <osMessageGet+0xc6>
 800cefa:	2300      	movs	r3, #0
 800cefc:	e000      	b.n	800cf00 <osMessageGet+0xc8>
 800cefe:	2340      	movs	r3, #64	@ 0x40
 800cf00:	617b      	str	r3, [r7, #20]
    }
  }
  
  return event;
 800cf02:	68fb      	ldr	r3, [r7, #12]
 800cf04:	461c      	mov	r4, r3
 800cf06:	f107 0314 	add.w	r3, r7, #20
 800cf0a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800cf0e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 800cf12:	68f8      	ldr	r0, [r7, #12]
 800cf14:	372c      	adds	r7, #44	@ 0x2c
 800cf16:	46bd      	mov	sp, r7
 800cf18:	bd90      	pop	{r4, r7, pc}
 800cf1a:	bf00      	nop
 800cf1c:	e000ed04 	.word	0xe000ed04

0800cf20 <osMessageWaiting>:
* @brief  Get the number of messaged stored in a queue.
* @param  queue_id  message queue ID obtained with \ref osMessageCreate.
* @retval number of messages stored in a queue.
*/
uint32_t osMessageWaiting(osMessageQId queue_id)
{
 800cf20:	b580      	push	{r7, lr}
 800cf22:	b082      	sub	sp, #8
 800cf24:	af00      	add	r7, sp, #0
 800cf26:	6078      	str	r0, [r7, #4]
  if (inHandlerMode()) {
 800cf28:	f7ff fd22 	bl	800c970 <inHandlerMode>
 800cf2c:	4603      	mov	r3, r0
 800cf2e:	2b00      	cmp	r3, #0
 800cf30:	d004      	beq.n	800cf3c <osMessageWaiting+0x1c>
    return uxQueueMessagesWaitingFromISR(queue_id);
 800cf32:	6878      	ldr	r0, [r7, #4]
 800cf34:	f000 ff63 	bl	800ddfe <uxQueueMessagesWaitingFromISR>
 800cf38:	4603      	mov	r3, r0
 800cf3a:	e003      	b.n	800cf44 <osMessageWaiting+0x24>
  }
  else
  {
    return uxQueueMessagesWaiting(queue_id);
 800cf3c:	6878      	ldr	r0, [r7, #4]
 800cf3e:	f000 ff3d 	bl	800ddbc <uxQueueMessagesWaiting>
 800cf42:	4603      	mov	r3, r0
  }
}
 800cf44:	4618      	mov	r0, r3
 800cf46:	3708      	adds	r7, #8
 800cf48:	46bd      	mov	sp, r7
 800cf4a:	bd80      	pop	{r7, pc}

0800cf4c <osMessageDelete>:
* @brief Delete a Message Queue
* @param  queue_id  message queue ID obtained with \ref osMessageCreate.
* @retval  status code that indicates the execution status of the function.
*/
osStatus osMessageDelete (osMessageQId queue_id)
{
 800cf4c:	b580      	push	{r7, lr}
 800cf4e:	b082      	sub	sp, #8
 800cf50:	af00      	add	r7, sp, #0
 800cf52:	6078      	str	r0, [r7, #4]
  if (inHandlerMode()) {
 800cf54:	f7ff fd0c 	bl	800c970 <inHandlerMode>
 800cf58:	4603      	mov	r3, r0
 800cf5a:	2b00      	cmp	r3, #0
 800cf5c:	d001      	beq.n	800cf62 <osMessageDelete+0x16>
    return osErrorISR;
 800cf5e:	2382      	movs	r3, #130	@ 0x82
 800cf60:	e003      	b.n	800cf6a <osMessageDelete+0x1e>
  }

  vQueueDelete(queue_id);
 800cf62:	6878      	ldr	r0, [r7, #4]
 800cf64:	f000 ff6c 	bl	800de40 <vQueueDelete>

  return osOK; 
 800cf68:	2300      	movs	r3, #0
}
 800cf6a:	4618      	mov	r0, r3
 800cf6c:	3708      	adds	r7, #8
 800cf6e:	46bd      	mov	sp, r7
 800cf70:	bd80      	pop	{r7, pc}

0800cf72 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800cf72:	b480      	push	{r7}
 800cf74:	b083      	sub	sp, #12
 800cf76:	af00      	add	r7, sp, #0
 800cf78:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800cf7a:	687b      	ldr	r3, [r7, #4]
 800cf7c:	f103 0208 	add.w	r2, r3, #8
 800cf80:	687b      	ldr	r3, [r7, #4]
 800cf82:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800cf84:	687b      	ldr	r3, [r7, #4]
 800cf86:	f04f 32ff 	mov.w	r2, #4294967295
 800cf8a:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800cf8c:	687b      	ldr	r3, [r7, #4]
 800cf8e:	f103 0208 	add.w	r2, r3, #8
 800cf92:	687b      	ldr	r3, [r7, #4]
 800cf94:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800cf96:	687b      	ldr	r3, [r7, #4]
 800cf98:	f103 0208 	add.w	r2, r3, #8
 800cf9c:	687b      	ldr	r3, [r7, #4]
 800cf9e:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800cfa0:	687b      	ldr	r3, [r7, #4]
 800cfa2:	2200      	movs	r2, #0
 800cfa4:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800cfa6:	bf00      	nop
 800cfa8:	370c      	adds	r7, #12
 800cfaa:	46bd      	mov	sp, r7
 800cfac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfb0:	4770      	bx	lr

0800cfb2 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800cfb2:	b480      	push	{r7}
 800cfb4:	b083      	sub	sp, #12
 800cfb6:	af00      	add	r7, sp, #0
 800cfb8:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800cfba:	687b      	ldr	r3, [r7, #4]
 800cfbc:	2200      	movs	r2, #0
 800cfbe:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800cfc0:	bf00      	nop
 800cfc2:	370c      	adds	r7, #12
 800cfc4:	46bd      	mov	sp, r7
 800cfc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfca:	4770      	bx	lr

0800cfcc <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800cfcc:	b480      	push	{r7}
 800cfce:	b085      	sub	sp, #20
 800cfd0:	af00      	add	r7, sp, #0
 800cfd2:	6078      	str	r0, [r7, #4]
 800cfd4:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800cfd6:	687b      	ldr	r3, [r7, #4]
 800cfd8:	685b      	ldr	r3, [r3, #4]
 800cfda:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800cfdc:	683b      	ldr	r3, [r7, #0]
 800cfde:	68fa      	ldr	r2, [r7, #12]
 800cfe0:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800cfe2:	68fb      	ldr	r3, [r7, #12]
 800cfe4:	689a      	ldr	r2, [r3, #8]
 800cfe6:	683b      	ldr	r3, [r7, #0]
 800cfe8:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800cfea:	68fb      	ldr	r3, [r7, #12]
 800cfec:	689b      	ldr	r3, [r3, #8]
 800cfee:	683a      	ldr	r2, [r7, #0]
 800cff0:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800cff2:	68fb      	ldr	r3, [r7, #12]
 800cff4:	683a      	ldr	r2, [r7, #0]
 800cff6:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800cff8:	683b      	ldr	r3, [r7, #0]
 800cffa:	687a      	ldr	r2, [r7, #4]
 800cffc:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800cffe:	687b      	ldr	r3, [r7, #4]
 800d000:	681b      	ldr	r3, [r3, #0]
 800d002:	1c5a      	adds	r2, r3, #1
 800d004:	687b      	ldr	r3, [r7, #4]
 800d006:	601a      	str	r2, [r3, #0]
}
 800d008:	bf00      	nop
 800d00a:	3714      	adds	r7, #20
 800d00c:	46bd      	mov	sp, r7
 800d00e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d012:	4770      	bx	lr

0800d014 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800d014:	b480      	push	{r7}
 800d016:	b085      	sub	sp, #20
 800d018:	af00      	add	r7, sp, #0
 800d01a:	6078      	str	r0, [r7, #4]
 800d01c:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800d01e:	683b      	ldr	r3, [r7, #0]
 800d020:	681b      	ldr	r3, [r3, #0]
 800d022:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800d024:	68bb      	ldr	r3, [r7, #8]
 800d026:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d02a:	d103      	bne.n	800d034 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800d02c:	687b      	ldr	r3, [r7, #4]
 800d02e:	691b      	ldr	r3, [r3, #16]
 800d030:	60fb      	str	r3, [r7, #12]
 800d032:	e00c      	b.n	800d04e <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800d034:	687b      	ldr	r3, [r7, #4]
 800d036:	3308      	adds	r3, #8
 800d038:	60fb      	str	r3, [r7, #12]
 800d03a:	e002      	b.n	800d042 <vListInsert+0x2e>
 800d03c:	68fb      	ldr	r3, [r7, #12]
 800d03e:	685b      	ldr	r3, [r3, #4]
 800d040:	60fb      	str	r3, [r7, #12]
 800d042:	68fb      	ldr	r3, [r7, #12]
 800d044:	685b      	ldr	r3, [r3, #4]
 800d046:	681b      	ldr	r3, [r3, #0]
 800d048:	68ba      	ldr	r2, [r7, #8]
 800d04a:	429a      	cmp	r2, r3
 800d04c:	d2f6      	bcs.n	800d03c <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800d04e:	68fb      	ldr	r3, [r7, #12]
 800d050:	685a      	ldr	r2, [r3, #4]
 800d052:	683b      	ldr	r3, [r7, #0]
 800d054:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800d056:	683b      	ldr	r3, [r7, #0]
 800d058:	685b      	ldr	r3, [r3, #4]
 800d05a:	683a      	ldr	r2, [r7, #0]
 800d05c:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800d05e:	683b      	ldr	r3, [r7, #0]
 800d060:	68fa      	ldr	r2, [r7, #12]
 800d062:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800d064:	68fb      	ldr	r3, [r7, #12]
 800d066:	683a      	ldr	r2, [r7, #0]
 800d068:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800d06a:	683b      	ldr	r3, [r7, #0]
 800d06c:	687a      	ldr	r2, [r7, #4]
 800d06e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800d070:	687b      	ldr	r3, [r7, #4]
 800d072:	681b      	ldr	r3, [r3, #0]
 800d074:	1c5a      	adds	r2, r3, #1
 800d076:	687b      	ldr	r3, [r7, #4]
 800d078:	601a      	str	r2, [r3, #0]
}
 800d07a:	bf00      	nop
 800d07c:	3714      	adds	r7, #20
 800d07e:	46bd      	mov	sp, r7
 800d080:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d084:	4770      	bx	lr

0800d086 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800d086:	b480      	push	{r7}
 800d088:	b085      	sub	sp, #20
 800d08a:	af00      	add	r7, sp, #0
 800d08c:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800d08e:	687b      	ldr	r3, [r7, #4]
 800d090:	691b      	ldr	r3, [r3, #16]
 800d092:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800d094:	687b      	ldr	r3, [r7, #4]
 800d096:	685b      	ldr	r3, [r3, #4]
 800d098:	687a      	ldr	r2, [r7, #4]
 800d09a:	6892      	ldr	r2, [r2, #8]
 800d09c:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800d09e:	687b      	ldr	r3, [r7, #4]
 800d0a0:	689b      	ldr	r3, [r3, #8]
 800d0a2:	687a      	ldr	r2, [r7, #4]
 800d0a4:	6852      	ldr	r2, [r2, #4]
 800d0a6:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800d0a8:	68fb      	ldr	r3, [r7, #12]
 800d0aa:	685b      	ldr	r3, [r3, #4]
 800d0ac:	687a      	ldr	r2, [r7, #4]
 800d0ae:	429a      	cmp	r2, r3
 800d0b0:	d103      	bne.n	800d0ba <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800d0b2:	687b      	ldr	r3, [r7, #4]
 800d0b4:	689a      	ldr	r2, [r3, #8]
 800d0b6:	68fb      	ldr	r3, [r7, #12]
 800d0b8:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800d0ba:	687b      	ldr	r3, [r7, #4]
 800d0bc:	2200      	movs	r2, #0
 800d0be:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800d0c0:	68fb      	ldr	r3, [r7, #12]
 800d0c2:	681b      	ldr	r3, [r3, #0]
 800d0c4:	1e5a      	subs	r2, r3, #1
 800d0c6:	68fb      	ldr	r3, [r7, #12]
 800d0c8:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800d0ca:	68fb      	ldr	r3, [r7, #12]
 800d0cc:	681b      	ldr	r3, [r3, #0]
}
 800d0ce:	4618      	mov	r0, r3
 800d0d0:	3714      	adds	r7, #20
 800d0d2:	46bd      	mov	sp, r7
 800d0d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0d8:	4770      	bx	lr
	...

0800d0dc <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800d0dc:	b580      	push	{r7, lr}
 800d0de:	b084      	sub	sp, #16
 800d0e0:	af00      	add	r7, sp, #0
 800d0e2:	6078      	str	r0, [r7, #4]
 800d0e4:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800d0e6:	687b      	ldr	r3, [r7, #4]
 800d0e8:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800d0ea:	68fb      	ldr	r3, [r7, #12]
 800d0ec:	2b00      	cmp	r3, #0
 800d0ee:	d10d      	bne.n	800d10c <xQueueGenericReset+0x30>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800d0f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d0f4:	b672      	cpsid	i
 800d0f6:	f383 8811 	msr	BASEPRI, r3
 800d0fa:	f3bf 8f6f 	isb	sy
 800d0fe:	f3bf 8f4f 	dsb	sy
 800d102:	b662      	cpsie	i
 800d104:	60bb      	str	r3, [r7, #8]
		"	isb														\n" \
		"	dsb														\n" \
		"	cpsie i													\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800d106:	bf00      	nop
 800d108:	bf00      	nop
 800d10a:	e7fd      	b.n	800d108 <xQueueGenericReset+0x2c>

	taskENTER_CRITICAL();
 800d10c:	f002 fa3e 	bl	800f58c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800d110:	68fb      	ldr	r3, [r7, #12]
 800d112:	681a      	ldr	r2, [r3, #0]
 800d114:	68fb      	ldr	r3, [r7, #12]
 800d116:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d118:	68f9      	ldr	r1, [r7, #12]
 800d11a:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800d11c:	fb01 f303 	mul.w	r3, r1, r3
 800d120:	441a      	add	r2, r3
 800d122:	68fb      	ldr	r3, [r7, #12]
 800d124:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800d126:	68fb      	ldr	r3, [r7, #12]
 800d128:	2200      	movs	r2, #0
 800d12a:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800d12c:	68fb      	ldr	r3, [r7, #12]
 800d12e:	681a      	ldr	r2, [r3, #0]
 800d130:	68fb      	ldr	r3, [r7, #12]
 800d132:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800d134:	68fb      	ldr	r3, [r7, #12]
 800d136:	681a      	ldr	r2, [r3, #0]
 800d138:	68fb      	ldr	r3, [r7, #12]
 800d13a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d13c:	3b01      	subs	r3, #1
 800d13e:	68f9      	ldr	r1, [r7, #12]
 800d140:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800d142:	fb01 f303 	mul.w	r3, r1, r3
 800d146:	441a      	add	r2, r3
 800d148:	68fb      	ldr	r3, [r7, #12]
 800d14a:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800d14c:	68fb      	ldr	r3, [r7, #12]
 800d14e:	22ff      	movs	r2, #255	@ 0xff
 800d150:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800d154:	68fb      	ldr	r3, [r7, #12]
 800d156:	22ff      	movs	r2, #255	@ 0xff
 800d158:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800d15c:	683b      	ldr	r3, [r7, #0]
 800d15e:	2b00      	cmp	r3, #0
 800d160:	d114      	bne.n	800d18c <xQueueGenericReset+0xb0>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800d162:	68fb      	ldr	r3, [r7, #12]
 800d164:	691b      	ldr	r3, [r3, #16]
 800d166:	2b00      	cmp	r3, #0
 800d168:	d01a      	beq.n	800d1a0 <xQueueGenericReset+0xc4>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800d16a:	68fb      	ldr	r3, [r7, #12]
 800d16c:	3310      	adds	r3, #16
 800d16e:	4618      	mov	r0, r3
 800d170:	f001 fce8 	bl	800eb44 <xTaskRemoveFromEventList>
 800d174:	4603      	mov	r3, r0
 800d176:	2b00      	cmp	r3, #0
 800d178:	d012      	beq.n	800d1a0 <xQueueGenericReset+0xc4>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800d17a:	4b0d      	ldr	r3, [pc, #52]	@ (800d1b0 <xQueueGenericReset+0xd4>)
 800d17c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d180:	601a      	str	r2, [r3, #0]
 800d182:	f3bf 8f4f 	dsb	sy
 800d186:	f3bf 8f6f 	isb	sy
 800d18a:	e009      	b.n	800d1a0 <xQueueGenericReset+0xc4>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800d18c:	68fb      	ldr	r3, [r7, #12]
 800d18e:	3310      	adds	r3, #16
 800d190:	4618      	mov	r0, r3
 800d192:	f7ff feee 	bl	800cf72 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800d196:	68fb      	ldr	r3, [r7, #12]
 800d198:	3324      	adds	r3, #36	@ 0x24
 800d19a:	4618      	mov	r0, r3
 800d19c:	f7ff fee9 	bl	800cf72 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800d1a0:	f002 fa2a 	bl	800f5f8 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800d1a4:	2301      	movs	r3, #1
}
 800d1a6:	4618      	mov	r0, r3
 800d1a8:	3710      	adds	r7, #16
 800d1aa:	46bd      	mov	sp, r7
 800d1ac:	bd80      	pop	{r7, pc}
 800d1ae:	bf00      	nop
 800d1b0:	e000ed04 	.word	0xe000ed04

0800d1b4 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800d1b4:	b580      	push	{r7, lr}
 800d1b6:	b08e      	sub	sp, #56	@ 0x38
 800d1b8:	af02      	add	r7, sp, #8
 800d1ba:	60f8      	str	r0, [r7, #12]
 800d1bc:	60b9      	str	r1, [r7, #8]
 800d1be:	607a      	str	r2, [r7, #4]
 800d1c0:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800d1c2:	68fb      	ldr	r3, [r7, #12]
 800d1c4:	2b00      	cmp	r3, #0
 800d1c6:	d10d      	bne.n	800d1e4 <xQueueGenericCreateStatic+0x30>
	__asm volatile
 800d1c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d1cc:	b672      	cpsid	i
 800d1ce:	f383 8811 	msr	BASEPRI, r3
 800d1d2:	f3bf 8f6f 	isb	sy
 800d1d6:	f3bf 8f4f 	dsb	sy
 800d1da:	b662      	cpsie	i
 800d1dc:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800d1de:	bf00      	nop
 800d1e0:	bf00      	nop
 800d1e2:	e7fd      	b.n	800d1e0 <xQueueGenericCreateStatic+0x2c>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800d1e4:	683b      	ldr	r3, [r7, #0]
 800d1e6:	2b00      	cmp	r3, #0
 800d1e8:	d10d      	bne.n	800d206 <xQueueGenericCreateStatic+0x52>
	__asm volatile
 800d1ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d1ee:	b672      	cpsid	i
 800d1f0:	f383 8811 	msr	BASEPRI, r3
 800d1f4:	f3bf 8f6f 	isb	sy
 800d1f8:	f3bf 8f4f 	dsb	sy
 800d1fc:	b662      	cpsie	i
 800d1fe:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800d200:	bf00      	nop
 800d202:	bf00      	nop
 800d204:	e7fd      	b.n	800d202 <xQueueGenericCreateStatic+0x4e>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800d206:	687b      	ldr	r3, [r7, #4]
 800d208:	2b00      	cmp	r3, #0
 800d20a:	d002      	beq.n	800d212 <xQueueGenericCreateStatic+0x5e>
 800d20c:	68bb      	ldr	r3, [r7, #8]
 800d20e:	2b00      	cmp	r3, #0
 800d210:	d001      	beq.n	800d216 <xQueueGenericCreateStatic+0x62>
 800d212:	2301      	movs	r3, #1
 800d214:	e000      	b.n	800d218 <xQueueGenericCreateStatic+0x64>
 800d216:	2300      	movs	r3, #0
 800d218:	2b00      	cmp	r3, #0
 800d21a:	d10d      	bne.n	800d238 <xQueueGenericCreateStatic+0x84>
	__asm volatile
 800d21c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d220:	b672      	cpsid	i
 800d222:	f383 8811 	msr	BASEPRI, r3
 800d226:	f3bf 8f6f 	isb	sy
 800d22a:	f3bf 8f4f 	dsb	sy
 800d22e:	b662      	cpsie	i
 800d230:	623b      	str	r3, [r7, #32]
}
 800d232:	bf00      	nop
 800d234:	bf00      	nop
 800d236:	e7fd      	b.n	800d234 <xQueueGenericCreateStatic+0x80>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800d238:	687b      	ldr	r3, [r7, #4]
 800d23a:	2b00      	cmp	r3, #0
 800d23c:	d102      	bne.n	800d244 <xQueueGenericCreateStatic+0x90>
 800d23e:	68bb      	ldr	r3, [r7, #8]
 800d240:	2b00      	cmp	r3, #0
 800d242:	d101      	bne.n	800d248 <xQueueGenericCreateStatic+0x94>
 800d244:	2301      	movs	r3, #1
 800d246:	e000      	b.n	800d24a <xQueueGenericCreateStatic+0x96>
 800d248:	2300      	movs	r3, #0
 800d24a:	2b00      	cmp	r3, #0
 800d24c:	d10d      	bne.n	800d26a <xQueueGenericCreateStatic+0xb6>
	__asm volatile
 800d24e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d252:	b672      	cpsid	i
 800d254:	f383 8811 	msr	BASEPRI, r3
 800d258:	f3bf 8f6f 	isb	sy
 800d25c:	f3bf 8f4f 	dsb	sy
 800d260:	b662      	cpsie	i
 800d262:	61fb      	str	r3, [r7, #28]
}
 800d264:	bf00      	nop
 800d266:	bf00      	nop
 800d268:	e7fd      	b.n	800d266 <xQueueGenericCreateStatic+0xb2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800d26a:	2348      	movs	r3, #72	@ 0x48
 800d26c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800d26e:	697b      	ldr	r3, [r7, #20]
 800d270:	2b48      	cmp	r3, #72	@ 0x48
 800d272:	d00d      	beq.n	800d290 <xQueueGenericCreateStatic+0xdc>
	__asm volatile
 800d274:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d278:	b672      	cpsid	i
 800d27a:	f383 8811 	msr	BASEPRI, r3
 800d27e:	f3bf 8f6f 	isb	sy
 800d282:	f3bf 8f4f 	dsb	sy
 800d286:	b662      	cpsie	i
 800d288:	61bb      	str	r3, [r7, #24]
}
 800d28a:	bf00      	nop
 800d28c:	bf00      	nop
 800d28e:	e7fd      	b.n	800d28c <xQueueGenericCreateStatic+0xd8>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800d290:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800d292:	683b      	ldr	r3, [r7, #0]
 800d294:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800d296:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d298:	2b00      	cmp	r3, #0
 800d29a:	d00d      	beq.n	800d2b8 <xQueueGenericCreateStatic+0x104>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800d29c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d29e:	2201      	movs	r2, #1
 800d2a0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800d2a4:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 800d2a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d2aa:	9300      	str	r3, [sp, #0]
 800d2ac:	4613      	mov	r3, r2
 800d2ae:	687a      	ldr	r2, [r7, #4]
 800d2b0:	68b9      	ldr	r1, [r7, #8]
 800d2b2:	68f8      	ldr	r0, [r7, #12]
 800d2b4:	f000 f848 	bl	800d348 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800d2b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800d2ba:	4618      	mov	r0, r3
 800d2bc:	3730      	adds	r7, #48	@ 0x30
 800d2be:	46bd      	mov	sp, r7
 800d2c0:	bd80      	pop	{r7, pc}

0800d2c2 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800d2c2:	b580      	push	{r7, lr}
 800d2c4:	b08a      	sub	sp, #40	@ 0x28
 800d2c6:	af02      	add	r7, sp, #8
 800d2c8:	60f8      	str	r0, [r7, #12]
 800d2ca:	60b9      	str	r1, [r7, #8]
 800d2cc:	4613      	mov	r3, r2
 800d2ce:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800d2d0:	68fb      	ldr	r3, [r7, #12]
 800d2d2:	2b00      	cmp	r3, #0
 800d2d4:	d10d      	bne.n	800d2f2 <xQueueGenericCreate+0x30>
	__asm volatile
 800d2d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d2da:	b672      	cpsid	i
 800d2dc:	f383 8811 	msr	BASEPRI, r3
 800d2e0:	f3bf 8f6f 	isb	sy
 800d2e4:	f3bf 8f4f 	dsb	sy
 800d2e8:	b662      	cpsie	i
 800d2ea:	613b      	str	r3, [r7, #16]
}
 800d2ec:	bf00      	nop
 800d2ee:	bf00      	nop
 800d2f0:	e7fd      	b.n	800d2ee <xQueueGenericCreate+0x2c>

		if( uxItemSize == ( UBaseType_t ) 0 )
 800d2f2:	68bb      	ldr	r3, [r7, #8]
 800d2f4:	2b00      	cmp	r3, #0
 800d2f6:	d102      	bne.n	800d2fe <xQueueGenericCreate+0x3c>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 800d2f8:	2300      	movs	r3, #0
 800d2fa:	61fb      	str	r3, [r7, #28]
 800d2fc:	e004      	b.n	800d308 <xQueueGenericCreate+0x46>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d2fe:	68fb      	ldr	r3, [r7, #12]
 800d300:	68ba      	ldr	r2, [r7, #8]
 800d302:	fb02 f303 	mul.w	r3, r2, r3
 800d306:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800d308:	69fb      	ldr	r3, [r7, #28]
 800d30a:	3348      	adds	r3, #72	@ 0x48
 800d30c:	4618      	mov	r0, r3
 800d30e:	f002 fa6b 	bl	800f7e8 <pvPortMalloc>
 800d312:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800d314:	69bb      	ldr	r3, [r7, #24]
 800d316:	2b00      	cmp	r3, #0
 800d318:	d011      	beq.n	800d33e <xQueueGenericCreate+0x7c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800d31a:	69bb      	ldr	r3, [r7, #24]
 800d31c:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800d31e:	697b      	ldr	r3, [r7, #20]
 800d320:	3348      	adds	r3, #72	@ 0x48
 800d322:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800d324:	69bb      	ldr	r3, [r7, #24]
 800d326:	2200      	movs	r2, #0
 800d328:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800d32c:	79fa      	ldrb	r2, [r7, #7]
 800d32e:	69bb      	ldr	r3, [r7, #24]
 800d330:	9300      	str	r3, [sp, #0]
 800d332:	4613      	mov	r3, r2
 800d334:	697a      	ldr	r2, [r7, #20]
 800d336:	68b9      	ldr	r1, [r7, #8]
 800d338:	68f8      	ldr	r0, [r7, #12]
 800d33a:	f000 f805 	bl	800d348 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800d33e:	69bb      	ldr	r3, [r7, #24]
	}
 800d340:	4618      	mov	r0, r3
 800d342:	3720      	adds	r7, #32
 800d344:	46bd      	mov	sp, r7
 800d346:	bd80      	pop	{r7, pc}

0800d348 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800d348:	b580      	push	{r7, lr}
 800d34a:	b084      	sub	sp, #16
 800d34c:	af00      	add	r7, sp, #0
 800d34e:	60f8      	str	r0, [r7, #12]
 800d350:	60b9      	str	r1, [r7, #8]
 800d352:	607a      	str	r2, [r7, #4]
 800d354:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800d356:	68bb      	ldr	r3, [r7, #8]
 800d358:	2b00      	cmp	r3, #0
 800d35a:	d103      	bne.n	800d364 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800d35c:	69bb      	ldr	r3, [r7, #24]
 800d35e:	69ba      	ldr	r2, [r7, #24]
 800d360:	601a      	str	r2, [r3, #0]
 800d362:	e002      	b.n	800d36a <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800d364:	69bb      	ldr	r3, [r7, #24]
 800d366:	687a      	ldr	r2, [r7, #4]
 800d368:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800d36a:	69bb      	ldr	r3, [r7, #24]
 800d36c:	68fa      	ldr	r2, [r7, #12]
 800d36e:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800d370:	69bb      	ldr	r3, [r7, #24]
 800d372:	68ba      	ldr	r2, [r7, #8]
 800d374:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800d376:	2101      	movs	r1, #1
 800d378:	69b8      	ldr	r0, [r7, #24]
 800d37a:	f7ff feaf 	bl	800d0dc <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800d37e:	bf00      	nop
 800d380:	3710      	adds	r7, #16
 800d382:	46bd      	mov	sp, r7
 800d384:	bd80      	pop	{r7, pc}

0800d386 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 800d386:	b580      	push	{r7, lr}
 800d388:	b082      	sub	sp, #8
 800d38a:	af00      	add	r7, sp, #0
 800d38c:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 800d38e:	687b      	ldr	r3, [r7, #4]
 800d390:	2b00      	cmp	r3, #0
 800d392:	d00e      	beq.n	800d3b2 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 800d394:	687b      	ldr	r3, [r7, #4]
 800d396:	2200      	movs	r2, #0
 800d398:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800d39a:	687b      	ldr	r3, [r7, #4]
 800d39c:	2200      	movs	r2, #0
 800d39e:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 800d3a0:	687b      	ldr	r3, [r7, #4]
 800d3a2:	2200      	movs	r2, #0
 800d3a4:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800d3a6:	2300      	movs	r3, #0
 800d3a8:	2200      	movs	r2, #0
 800d3aa:	2100      	movs	r1, #0
 800d3ac:	6878      	ldr	r0, [r7, #4]
 800d3ae:	f000 f837 	bl	800d420 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 800d3b2:	bf00      	nop
 800d3b4:	3708      	adds	r7, #8
 800d3b6:	46bd      	mov	sp, r7
 800d3b8:	bd80      	pop	{r7, pc}

0800d3ba <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 800d3ba:	b580      	push	{r7, lr}
 800d3bc:	b086      	sub	sp, #24
 800d3be:	af00      	add	r7, sp, #0
 800d3c0:	4603      	mov	r3, r0
 800d3c2:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800d3c4:	2301      	movs	r3, #1
 800d3c6:	617b      	str	r3, [r7, #20]
 800d3c8:	2300      	movs	r3, #0
 800d3ca:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 800d3cc:	79fb      	ldrb	r3, [r7, #7]
 800d3ce:	461a      	mov	r2, r3
 800d3d0:	6939      	ldr	r1, [r7, #16]
 800d3d2:	6978      	ldr	r0, [r7, #20]
 800d3d4:	f7ff ff75 	bl	800d2c2 <xQueueGenericCreate>
 800d3d8:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800d3da:	68f8      	ldr	r0, [r7, #12]
 800d3dc:	f7ff ffd3 	bl	800d386 <prvInitialiseMutex>

		return xNewQueue;
 800d3e0:	68fb      	ldr	r3, [r7, #12]
	}
 800d3e2:	4618      	mov	r0, r3
 800d3e4:	3718      	adds	r7, #24
 800d3e6:	46bd      	mov	sp, r7
 800d3e8:	bd80      	pop	{r7, pc}

0800d3ea <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 800d3ea:	b580      	push	{r7, lr}
 800d3ec:	b088      	sub	sp, #32
 800d3ee:	af02      	add	r7, sp, #8
 800d3f0:	4603      	mov	r3, r0
 800d3f2:	6039      	str	r1, [r7, #0]
 800d3f4:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800d3f6:	2301      	movs	r3, #1
 800d3f8:	617b      	str	r3, [r7, #20]
 800d3fa:	2300      	movs	r3, #0
 800d3fc:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 800d3fe:	79fb      	ldrb	r3, [r7, #7]
 800d400:	9300      	str	r3, [sp, #0]
 800d402:	683b      	ldr	r3, [r7, #0]
 800d404:	2200      	movs	r2, #0
 800d406:	6939      	ldr	r1, [r7, #16]
 800d408:	6978      	ldr	r0, [r7, #20]
 800d40a:	f7ff fed3 	bl	800d1b4 <xQueueGenericCreateStatic>
 800d40e:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800d410:	68f8      	ldr	r0, [r7, #12]
 800d412:	f7ff ffb8 	bl	800d386 <prvInitialiseMutex>

		return xNewQueue;
 800d416:	68fb      	ldr	r3, [r7, #12]
	}
 800d418:	4618      	mov	r0, r3
 800d41a:	3718      	adds	r7, #24
 800d41c:	46bd      	mov	sp, r7
 800d41e:	bd80      	pop	{r7, pc}

0800d420 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800d420:	b580      	push	{r7, lr}
 800d422:	b08e      	sub	sp, #56	@ 0x38
 800d424:	af00      	add	r7, sp, #0
 800d426:	60f8      	str	r0, [r7, #12]
 800d428:	60b9      	str	r1, [r7, #8]
 800d42a:	607a      	str	r2, [r7, #4]
 800d42c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800d42e:	2300      	movs	r3, #0
 800d430:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800d432:	68fb      	ldr	r3, [r7, #12]
 800d434:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800d436:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d438:	2b00      	cmp	r3, #0
 800d43a:	d10d      	bne.n	800d458 <xQueueGenericSend+0x38>
	__asm volatile
 800d43c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d440:	b672      	cpsid	i
 800d442:	f383 8811 	msr	BASEPRI, r3
 800d446:	f3bf 8f6f 	isb	sy
 800d44a:	f3bf 8f4f 	dsb	sy
 800d44e:	b662      	cpsie	i
 800d450:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800d452:	bf00      	nop
 800d454:	bf00      	nop
 800d456:	e7fd      	b.n	800d454 <xQueueGenericSend+0x34>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800d458:	68bb      	ldr	r3, [r7, #8]
 800d45a:	2b00      	cmp	r3, #0
 800d45c:	d103      	bne.n	800d466 <xQueueGenericSend+0x46>
 800d45e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d460:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d462:	2b00      	cmp	r3, #0
 800d464:	d101      	bne.n	800d46a <xQueueGenericSend+0x4a>
 800d466:	2301      	movs	r3, #1
 800d468:	e000      	b.n	800d46c <xQueueGenericSend+0x4c>
 800d46a:	2300      	movs	r3, #0
 800d46c:	2b00      	cmp	r3, #0
 800d46e:	d10d      	bne.n	800d48c <xQueueGenericSend+0x6c>
	__asm volatile
 800d470:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d474:	b672      	cpsid	i
 800d476:	f383 8811 	msr	BASEPRI, r3
 800d47a:	f3bf 8f6f 	isb	sy
 800d47e:	f3bf 8f4f 	dsb	sy
 800d482:	b662      	cpsie	i
 800d484:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800d486:	bf00      	nop
 800d488:	bf00      	nop
 800d48a:	e7fd      	b.n	800d488 <xQueueGenericSend+0x68>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800d48c:	683b      	ldr	r3, [r7, #0]
 800d48e:	2b02      	cmp	r3, #2
 800d490:	d103      	bne.n	800d49a <xQueueGenericSend+0x7a>
 800d492:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d494:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d496:	2b01      	cmp	r3, #1
 800d498:	d101      	bne.n	800d49e <xQueueGenericSend+0x7e>
 800d49a:	2301      	movs	r3, #1
 800d49c:	e000      	b.n	800d4a0 <xQueueGenericSend+0x80>
 800d49e:	2300      	movs	r3, #0
 800d4a0:	2b00      	cmp	r3, #0
 800d4a2:	d10d      	bne.n	800d4c0 <xQueueGenericSend+0xa0>
	__asm volatile
 800d4a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d4a8:	b672      	cpsid	i
 800d4aa:	f383 8811 	msr	BASEPRI, r3
 800d4ae:	f3bf 8f6f 	isb	sy
 800d4b2:	f3bf 8f4f 	dsb	sy
 800d4b6:	b662      	cpsie	i
 800d4b8:	623b      	str	r3, [r7, #32]
}
 800d4ba:	bf00      	nop
 800d4bc:	bf00      	nop
 800d4be:	e7fd      	b.n	800d4bc <xQueueGenericSend+0x9c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800d4c0:	f001 fd0e 	bl	800eee0 <xTaskGetSchedulerState>
 800d4c4:	4603      	mov	r3, r0
 800d4c6:	2b00      	cmp	r3, #0
 800d4c8:	d102      	bne.n	800d4d0 <xQueueGenericSend+0xb0>
 800d4ca:	687b      	ldr	r3, [r7, #4]
 800d4cc:	2b00      	cmp	r3, #0
 800d4ce:	d101      	bne.n	800d4d4 <xQueueGenericSend+0xb4>
 800d4d0:	2301      	movs	r3, #1
 800d4d2:	e000      	b.n	800d4d6 <xQueueGenericSend+0xb6>
 800d4d4:	2300      	movs	r3, #0
 800d4d6:	2b00      	cmp	r3, #0
 800d4d8:	d10d      	bne.n	800d4f6 <xQueueGenericSend+0xd6>
	__asm volatile
 800d4da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d4de:	b672      	cpsid	i
 800d4e0:	f383 8811 	msr	BASEPRI, r3
 800d4e4:	f3bf 8f6f 	isb	sy
 800d4e8:	f3bf 8f4f 	dsb	sy
 800d4ec:	b662      	cpsie	i
 800d4ee:	61fb      	str	r3, [r7, #28]
}
 800d4f0:	bf00      	nop
 800d4f2:	bf00      	nop
 800d4f4:	e7fd      	b.n	800d4f2 <xQueueGenericSend+0xd2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800d4f6:	f002 f849 	bl	800f58c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800d4fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d4fc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800d4fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d500:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d502:	429a      	cmp	r2, r3
 800d504:	d302      	bcc.n	800d50c <xQueueGenericSend+0xec>
 800d506:	683b      	ldr	r3, [r7, #0]
 800d508:	2b02      	cmp	r3, #2
 800d50a:	d129      	bne.n	800d560 <xQueueGenericSend+0x140>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800d50c:	683a      	ldr	r2, [r7, #0]
 800d50e:	68b9      	ldr	r1, [r7, #8]
 800d510:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800d512:	f000 fcd3 	bl	800debc <prvCopyDataToQueue>
 800d516:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800d518:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d51a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d51c:	2b00      	cmp	r3, #0
 800d51e:	d010      	beq.n	800d542 <xQueueGenericSend+0x122>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800d520:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d522:	3324      	adds	r3, #36	@ 0x24
 800d524:	4618      	mov	r0, r3
 800d526:	f001 fb0d 	bl	800eb44 <xTaskRemoveFromEventList>
 800d52a:	4603      	mov	r3, r0
 800d52c:	2b00      	cmp	r3, #0
 800d52e:	d013      	beq.n	800d558 <xQueueGenericSend+0x138>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800d530:	4b3f      	ldr	r3, [pc, #252]	@ (800d630 <xQueueGenericSend+0x210>)
 800d532:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d536:	601a      	str	r2, [r3, #0]
 800d538:	f3bf 8f4f 	dsb	sy
 800d53c:	f3bf 8f6f 	isb	sy
 800d540:	e00a      	b.n	800d558 <xQueueGenericSend+0x138>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800d542:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d544:	2b00      	cmp	r3, #0
 800d546:	d007      	beq.n	800d558 <xQueueGenericSend+0x138>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800d548:	4b39      	ldr	r3, [pc, #228]	@ (800d630 <xQueueGenericSend+0x210>)
 800d54a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d54e:	601a      	str	r2, [r3, #0]
 800d550:	f3bf 8f4f 	dsb	sy
 800d554:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800d558:	f002 f84e 	bl	800f5f8 <vPortExitCritical>
				return pdPASS;
 800d55c:	2301      	movs	r3, #1
 800d55e:	e063      	b.n	800d628 <xQueueGenericSend+0x208>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800d560:	687b      	ldr	r3, [r7, #4]
 800d562:	2b00      	cmp	r3, #0
 800d564:	d103      	bne.n	800d56e <xQueueGenericSend+0x14e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800d566:	f002 f847 	bl	800f5f8 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800d56a:	2300      	movs	r3, #0
 800d56c:	e05c      	b.n	800d628 <xQueueGenericSend+0x208>
				}
				else if( xEntryTimeSet == pdFALSE )
 800d56e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d570:	2b00      	cmp	r3, #0
 800d572:	d106      	bne.n	800d582 <xQueueGenericSend+0x162>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800d574:	f107 0314 	add.w	r3, r7, #20
 800d578:	4618      	mov	r0, r3
 800d57a:	f001 fb49 	bl	800ec10 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800d57e:	2301      	movs	r3, #1
 800d580:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800d582:	f002 f839 	bl	800f5f8 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800d586:	f001 f8c3 	bl	800e710 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800d58a:	f001 ffff 	bl	800f58c <vPortEnterCritical>
 800d58e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d590:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800d594:	b25b      	sxtb	r3, r3
 800d596:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d59a:	d103      	bne.n	800d5a4 <xQueueGenericSend+0x184>
 800d59c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d59e:	2200      	movs	r2, #0
 800d5a0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800d5a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d5a6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800d5aa:	b25b      	sxtb	r3, r3
 800d5ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d5b0:	d103      	bne.n	800d5ba <xQueueGenericSend+0x19a>
 800d5b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d5b4:	2200      	movs	r2, #0
 800d5b6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800d5ba:	f002 f81d 	bl	800f5f8 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800d5be:	1d3a      	adds	r2, r7, #4
 800d5c0:	f107 0314 	add.w	r3, r7, #20
 800d5c4:	4611      	mov	r1, r2
 800d5c6:	4618      	mov	r0, r3
 800d5c8:	f001 fb38 	bl	800ec3c <xTaskCheckForTimeOut>
 800d5cc:	4603      	mov	r3, r0
 800d5ce:	2b00      	cmp	r3, #0
 800d5d0:	d124      	bne.n	800d61c <xQueueGenericSend+0x1fc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800d5d2:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800d5d4:	f000 fd6a 	bl	800e0ac <prvIsQueueFull>
 800d5d8:	4603      	mov	r3, r0
 800d5da:	2b00      	cmp	r3, #0
 800d5dc:	d018      	beq.n	800d610 <xQueueGenericSend+0x1f0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800d5de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d5e0:	3310      	adds	r3, #16
 800d5e2:	687a      	ldr	r2, [r7, #4]
 800d5e4:	4611      	mov	r1, r2
 800d5e6:	4618      	mov	r0, r3
 800d5e8:	f001 fa84 	bl	800eaf4 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800d5ec:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800d5ee:	f000 fcf5 	bl	800dfdc <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800d5f2:	f001 f89b 	bl	800e72c <xTaskResumeAll>
 800d5f6:	4603      	mov	r3, r0
 800d5f8:	2b00      	cmp	r3, #0
 800d5fa:	f47f af7c 	bne.w	800d4f6 <xQueueGenericSend+0xd6>
				{
					portYIELD_WITHIN_API();
 800d5fe:	4b0c      	ldr	r3, [pc, #48]	@ (800d630 <xQueueGenericSend+0x210>)
 800d600:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d604:	601a      	str	r2, [r3, #0]
 800d606:	f3bf 8f4f 	dsb	sy
 800d60a:	f3bf 8f6f 	isb	sy
 800d60e:	e772      	b.n	800d4f6 <xQueueGenericSend+0xd6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800d610:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800d612:	f000 fce3 	bl	800dfdc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800d616:	f001 f889 	bl	800e72c <xTaskResumeAll>
 800d61a:	e76c      	b.n	800d4f6 <xQueueGenericSend+0xd6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800d61c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800d61e:	f000 fcdd 	bl	800dfdc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800d622:	f001 f883 	bl	800e72c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800d626:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800d628:	4618      	mov	r0, r3
 800d62a:	3738      	adds	r7, #56	@ 0x38
 800d62c:	46bd      	mov	sp, r7
 800d62e:	bd80      	pop	{r7, pc}
 800d630:	e000ed04 	.word	0xe000ed04

0800d634 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800d634:	b580      	push	{r7, lr}
 800d636:	b08e      	sub	sp, #56	@ 0x38
 800d638:	af00      	add	r7, sp, #0
 800d63a:	60f8      	str	r0, [r7, #12]
 800d63c:	60b9      	str	r1, [r7, #8]
 800d63e:	607a      	str	r2, [r7, #4]
 800d640:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800d642:	68fb      	ldr	r3, [r7, #12]
 800d644:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800d646:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d648:	2b00      	cmp	r3, #0
 800d64a:	d10d      	bne.n	800d668 <xQueueGenericSendFromISR+0x34>
	__asm volatile
 800d64c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d650:	b672      	cpsid	i
 800d652:	f383 8811 	msr	BASEPRI, r3
 800d656:	f3bf 8f6f 	isb	sy
 800d65a:	f3bf 8f4f 	dsb	sy
 800d65e:	b662      	cpsie	i
 800d660:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800d662:	bf00      	nop
 800d664:	bf00      	nop
 800d666:	e7fd      	b.n	800d664 <xQueueGenericSendFromISR+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800d668:	68bb      	ldr	r3, [r7, #8]
 800d66a:	2b00      	cmp	r3, #0
 800d66c:	d103      	bne.n	800d676 <xQueueGenericSendFromISR+0x42>
 800d66e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d670:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d672:	2b00      	cmp	r3, #0
 800d674:	d101      	bne.n	800d67a <xQueueGenericSendFromISR+0x46>
 800d676:	2301      	movs	r3, #1
 800d678:	e000      	b.n	800d67c <xQueueGenericSendFromISR+0x48>
 800d67a:	2300      	movs	r3, #0
 800d67c:	2b00      	cmp	r3, #0
 800d67e:	d10d      	bne.n	800d69c <xQueueGenericSendFromISR+0x68>
	__asm volatile
 800d680:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d684:	b672      	cpsid	i
 800d686:	f383 8811 	msr	BASEPRI, r3
 800d68a:	f3bf 8f6f 	isb	sy
 800d68e:	f3bf 8f4f 	dsb	sy
 800d692:	b662      	cpsie	i
 800d694:	623b      	str	r3, [r7, #32]
}
 800d696:	bf00      	nop
 800d698:	bf00      	nop
 800d69a:	e7fd      	b.n	800d698 <xQueueGenericSendFromISR+0x64>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800d69c:	683b      	ldr	r3, [r7, #0]
 800d69e:	2b02      	cmp	r3, #2
 800d6a0:	d103      	bne.n	800d6aa <xQueueGenericSendFromISR+0x76>
 800d6a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d6a4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d6a6:	2b01      	cmp	r3, #1
 800d6a8:	d101      	bne.n	800d6ae <xQueueGenericSendFromISR+0x7a>
 800d6aa:	2301      	movs	r3, #1
 800d6ac:	e000      	b.n	800d6b0 <xQueueGenericSendFromISR+0x7c>
 800d6ae:	2300      	movs	r3, #0
 800d6b0:	2b00      	cmp	r3, #0
 800d6b2:	d10d      	bne.n	800d6d0 <xQueueGenericSendFromISR+0x9c>
	__asm volatile
 800d6b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d6b8:	b672      	cpsid	i
 800d6ba:	f383 8811 	msr	BASEPRI, r3
 800d6be:	f3bf 8f6f 	isb	sy
 800d6c2:	f3bf 8f4f 	dsb	sy
 800d6c6:	b662      	cpsie	i
 800d6c8:	61fb      	str	r3, [r7, #28]
}
 800d6ca:	bf00      	nop
 800d6cc:	bf00      	nop
 800d6ce:	e7fd      	b.n	800d6cc <xQueueGenericSendFromISR+0x98>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800d6d0:	f002 f844 	bl	800f75c <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800d6d4:	f3ef 8211 	mrs	r2, BASEPRI
 800d6d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d6dc:	b672      	cpsid	i
 800d6de:	f383 8811 	msr	BASEPRI, r3
 800d6e2:	f3bf 8f6f 	isb	sy
 800d6e6:	f3bf 8f4f 	dsb	sy
 800d6ea:	b662      	cpsie	i
 800d6ec:	61ba      	str	r2, [r7, #24]
 800d6ee:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800d6f0:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800d6f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800d6f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d6f6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800d6f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d6fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d6fc:	429a      	cmp	r2, r3
 800d6fe:	d302      	bcc.n	800d706 <xQueueGenericSendFromISR+0xd2>
 800d700:	683b      	ldr	r3, [r7, #0]
 800d702:	2b02      	cmp	r3, #2
 800d704:	d12c      	bne.n	800d760 <xQueueGenericSendFromISR+0x12c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800d706:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d708:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800d70c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800d710:	683a      	ldr	r2, [r7, #0]
 800d712:	68b9      	ldr	r1, [r7, #8]
 800d714:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800d716:	f000 fbd1 	bl	800debc <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800d71a:	f997 302b 	ldrsb.w	r3, [r7, #43]	@ 0x2b
 800d71e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d722:	d112      	bne.n	800d74a <xQueueGenericSendFromISR+0x116>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800d724:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d726:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d728:	2b00      	cmp	r3, #0
 800d72a:	d016      	beq.n	800d75a <xQueueGenericSendFromISR+0x126>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800d72c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d72e:	3324      	adds	r3, #36	@ 0x24
 800d730:	4618      	mov	r0, r3
 800d732:	f001 fa07 	bl	800eb44 <xTaskRemoveFromEventList>
 800d736:	4603      	mov	r3, r0
 800d738:	2b00      	cmp	r3, #0
 800d73a:	d00e      	beq.n	800d75a <xQueueGenericSendFromISR+0x126>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800d73c:	687b      	ldr	r3, [r7, #4]
 800d73e:	2b00      	cmp	r3, #0
 800d740:	d00b      	beq.n	800d75a <xQueueGenericSendFromISR+0x126>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800d742:	687b      	ldr	r3, [r7, #4]
 800d744:	2201      	movs	r2, #1
 800d746:	601a      	str	r2, [r3, #0]
 800d748:	e007      	b.n	800d75a <xQueueGenericSendFromISR+0x126>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800d74a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800d74e:	3301      	adds	r3, #1
 800d750:	b2db      	uxtb	r3, r3
 800d752:	b25a      	sxtb	r2, r3
 800d754:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d756:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800d75a:	2301      	movs	r3, #1
 800d75c:	637b      	str	r3, [r7, #52]	@ 0x34
		{
 800d75e:	e001      	b.n	800d764 <xQueueGenericSendFromISR+0x130>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800d760:	2300      	movs	r3, #0
 800d762:	637b      	str	r3, [r7, #52]	@ 0x34
 800d764:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d766:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800d768:	693b      	ldr	r3, [r7, #16]
 800d76a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800d76e:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800d770:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800d772:	4618      	mov	r0, r3
 800d774:	3738      	adds	r7, #56	@ 0x38
 800d776:	46bd      	mov	sp, r7
 800d778:	bd80      	pop	{r7, pc}

0800d77a <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800d77a:	b580      	push	{r7, lr}
 800d77c:	b08e      	sub	sp, #56	@ 0x38
 800d77e:	af00      	add	r7, sp, #0
 800d780:	6078      	str	r0, [r7, #4]
 800d782:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800d784:	687b      	ldr	r3, [r7, #4]
 800d786:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 800d788:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d78a:	2b00      	cmp	r3, #0
 800d78c:	d10d      	bne.n	800d7aa <xQueueGiveFromISR+0x30>
	__asm volatile
 800d78e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d792:	b672      	cpsid	i
 800d794:	f383 8811 	msr	BASEPRI, r3
 800d798:	f3bf 8f6f 	isb	sy
 800d79c:	f3bf 8f4f 	dsb	sy
 800d7a0:	b662      	cpsie	i
 800d7a2:	623b      	str	r3, [r7, #32]
}
 800d7a4:	bf00      	nop
 800d7a6:	bf00      	nop
 800d7a8:	e7fd      	b.n	800d7a6 <xQueueGiveFromISR+0x2c>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800d7aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d7ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d7ae:	2b00      	cmp	r3, #0
 800d7b0:	d00d      	beq.n	800d7ce <xQueueGiveFromISR+0x54>
	__asm volatile
 800d7b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d7b6:	b672      	cpsid	i
 800d7b8:	f383 8811 	msr	BASEPRI, r3
 800d7bc:	f3bf 8f6f 	isb	sy
 800d7c0:	f3bf 8f4f 	dsb	sy
 800d7c4:	b662      	cpsie	i
 800d7c6:	61fb      	str	r3, [r7, #28]
}
 800d7c8:	bf00      	nop
 800d7ca:	bf00      	nop
 800d7cc:	e7fd      	b.n	800d7ca <xQueueGiveFromISR+0x50>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 800d7ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d7d0:	681b      	ldr	r3, [r3, #0]
 800d7d2:	2b00      	cmp	r3, #0
 800d7d4:	d103      	bne.n	800d7de <xQueueGiveFromISR+0x64>
 800d7d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d7d8:	689b      	ldr	r3, [r3, #8]
 800d7da:	2b00      	cmp	r3, #0
 800d7dc:	d101      	bne.n	800d7e2 <xQueueGiveFromISR+0x68>
 800d7de:	2301      	movs	r3, #1
 800d7e0:	e000      	b.n	800d7e4 <xQueueGiveFromISR+0x6a>
 800d7e2:	2300      	movs	r3, #0
 800d7e4:	2b00      	cmp	r3, #0
 800d7e6:	d10d      	bne.n	800d804 <xQueueGiveFromISR+0x8a>
	__asm volatile
 800d7e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d7ec:	b672      	cpsid	i
 800d7ee:	f383 8811 	msr	BASEPRI, r3
 800d7f2:	f3bf 8f6f 	isb	sy
 800d7f6:	f3bf 8f4f 	dsb	sy
 800d7fa:	b662      	cpsie	i
 800d7fc:	61bb      	str	r3, [r7, #24]
}
 800d7fe:	bf00      	nop
 800d800:	bf00      	nop
 800d802:	e7fd      	b.n	800d800 <xQueueGiveFromISR+0x86>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800d804:	f001 ffaa 	bl	800f75c <vPortValidateInterruptPriority>
	__asm volatile
 800d808:	f3ef 8211 	mrs	r2, BASEPRI
 800d80c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d810:	b672      	cpsid	i
 800d812:	f383 8811 	msr	BASEPRI, r3
 800d816:	f3bf 8f6f 	isb	sy
 800d81a:	f3bf 8f4f 	dsb	sy
 800d81e:	b662      	cpsie	i
 800d820:	617a      	str	r2, [r7, #20]
 800d822:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 800d824:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800d826:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800d828:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d82a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d82c:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 800d82e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d830:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d832:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800d834:	429a      	cmp	r2, r3
 800d836:	d22b      	bcs.n	800d890 <xQueueGiveFromISR+0x116>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800d838:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d83a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800d83e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800d842:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d844:	1c5a      	adds	r2, r3, #1
 800d846:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d848:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800d84a:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800d84e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d852:	d112      	bne.n	800d87a <xQueueGiveFromISR+0x100>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800d854:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d856:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d858:	2b00      	cmp	r3, #0
 800d85a:	d016      	beq.n	800d88a <xQueueGiveFromISR+0x110>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800d85c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d85e:	3324      	adds	r3, #36	@ 0x24
 800d860:	4618      	mov	r0, r3
 800d862:	f001 f96f 	bl	800eb44 <xTaskRemoveFromEventList>
 800d866:	4603      	mov	r3, r0
 800d868:	2b00      	cmp	r3, #0
 800d86a:	d00e      	beq.n	800d88a <xQueueGiveFromISR+0x110>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800d86c:	683b      	ldr	r3, [r7, #0]
 800d86e:	2b00      	cmp	r3, #0
 800d870:	d00b      	beq.n	800d88a <xQueueGiveFromISR+0x110>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800d872:	683b      	ldr	r3, [r7, #0]
 800d874:	2201      	movs	r2, #1
 800d876:	601a      	str	r2, [r3, #0]
 800d878:	e007      	b.n	800d88a <xQueueGiveFromISR+0x110>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800d87a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d87e:	3301      	adds	r3, #1
 800d880:	b2db      	uxtb	r3, r3
 800d882:	b25a      	sxtb	r2, r3
 800d884:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d886:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800d88a:	2301      	movs	r3, #1
 800d88c:	637b      	str	r3, [r7, #52]	@ 0x34
 800d88e:	e001      	b.n	800d894 <xQueueGiveFromISR+0x11a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800d890:	2300      	movs	r3, #0
 800d892:	637b      	str	r3, [r7, #52]	@ 0x34
 800d894:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d896:	60fb      	str	r3, [r7, #12]
	__asm volatile
 800d898:	68fb      	ldr	r3, [r7, #12]
 800d89a:	f383 8811 	msr	BASEPRI, r3
}
 800d89e:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800d8a0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800d8a2:	4618      	mov	r0, r3
 800d8a4:	3738      	adds	r7, #56	@ 0x38
 800d8a6:	46bd      	mov	sp, r7
 800d8a8:	bd80      	pop	{r7, pc}
	...

0800d8ac <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800d8ac:	b580      	push	{r7, lr}
 800d8ae:	b08c      	sub	sp, #48	@ 0x30
 800d8b0:	af00      	add	r7, sp, #0
 800d8b2:	60f8      	str	r0, [r7, #12]
 800d8b4:	60b9      	str	r1, [r7, #8]
 800d8b6:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800d8b8:	2300      	movs	r3, #0
 800d8ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800d8bc:	68fb      	ldr	r3, [r7, #12]
 800d8be:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800d8c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d8c2:	2b00      	cmp	r3, #0
 800d8c4:	d10d      	bne.n	800d8e2 <xQueueReceive+0x36>
	__asm volatile
 800d8c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d8ca:	b672      	cpsid	i
 800d8cc:	f383 8811 	msr	BASEPRI, r3
 800d8d0:	f3bf 8f6f 	isb	sy
 800d8d4:	f3bf 8f4f 	dsb	sy
 800d8d8:	b662      	cpsie	i
 800d8da:	623b      	str	r3, [r7, #32]
}
 800d8dc:	bf00      	nop
 800d8de:	bf00      	nop
 800d8e0:	e7fd      	b.n	800d8de <xQueueReceive+0x32>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800d8e2:	68bb      	ldr	r3, [r7, #8]
 800d8e4:	2b00      	cmp	r3, #0
 800d8e6:	d103      	bne.n	800d8f0 <xQueueReceive+0x44>
 800d8e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d8ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d8ec:	2b00      	cmp	r3, #0
 800d8ee:	d101      	bne.n	800d8f4 <xQueueReceive+0x48>
 800d8f0:	2301      	movs	r3, #1
 800d8f2:	e000      	b.n	800d8f6 <xQueueReceive+0x4a>
 800d8f4:	2300      	movs	r3, #0
 800d8f6:	2b00      	cmp	r3, #0
 800d8f8:	d10d      	bne.n	800d916 <xQueueReceive+0x6a>
	__asm volatile
 800d8fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d8fe:	b672      	cpsid	i
 800d900:	f383 8811 	msr	BASEPRI, r3
 800d904:	f3bf 8f6f 	isb	sy
 800d908:	f3bf 8f4f 	dsb	sy
 800d90c:	b662      	cpsie	i
 800d90e:	61fb      	str	r3, [r7, #28]
}
 800d910:	bf00      	nop
 800d912:	bf00      	nop
 800d914:	e7fd      	b.n	800d912 <xQueueReceive+0x66>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800d916:	f001 fae3 	bl	800eee0 <xTaskGetSchedulerState>
 800d91a:	4603      	mov	r3, r0
 800d91c:	2b00      	cmp	r3, #0
 800d91e:	d102      	bne.n	800d926 <xQueueReceive+0x7a>
 800d920:	687b      	ldr	r3, [r7, #4]
 800d922:	2b00      	cmp	r3, #0
 800d924:	d101      	bne.n	800d92a <xQueueReceive+0x7e>
 800d926:	2301      	movs	r3, #1
 800d928:	e000      	b.n	800d92c <xQueueReceive+0x80>
 800d92a:	2300      	movs	r3, #0
 800d92c:	2b00      	cmp	r3, #0
 800d92e:	d10d      	bne.n	800d94c <xQueueReceive+0xa0>
	__asm volatile
 800d930:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d934:	b672      	cpsid	i
 800d936:	f383 8811 	msr	BASEPRI, r3
 800d93a:	f3bf 8f6f 	isb	sy
 800d93e:	f3bf 8f4f 	dsb	sy
 800d942:	b662      	cpsie	i
 800d944:	61bb      	str	r3, [r7, #24]
}
 800d946:	bf00      	nop
 800d948:	bf00      	nop
 800d94a:	e7fd      	b.n	800d948 <xQueueReceive+0x9c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800d94c:	f001 fe1e 	bl	800f58c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800d950:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d952:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d954:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800d956:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d958:	2b00      	cmp	r3, #0
 800d95a:	d01f      	beq.n	800d99c <xQueueReceive+0xf0>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800d95c:	68b9      	ldr	r1, [r7, #8]
 800d95e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800d960:	f000 fb16 	bl	800df90 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800d964:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d966:	1e5a      	subs	r2, r3, #1
 800d968:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d96a:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800d96c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d96e:	691b      	ldr	r3, [r3, #16]
 800d970:	2b00      	cmp	r3, #0
 800d972:	d00f      	beq.n	800d994 <xQueueReceive+0xe8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800d974:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d976:	3310      	adds	r3, #16
 800d978:	4618      	mov	r0, r3
 800d97a:	f001 f8e3 	bl	800eb44 <xTaskRemoveFromEventList>
 800d97e:	4603      	mov	r3, r0
 800d980:	2b00      	cmp	r3, #0
 800d982:	d007      	beq.n	800d994 <xQueueReceive+0xe8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800d984:	4b3c      	ldr	r3, [pc, #240]	@ (800da78 <xQueueReceive+0x1cc>)
 800d986:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d98a:	601a      	str	r2, [r3, #0]
 800d98c:	f3bf 8f4f 	dsb	sy
 800d990:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800d994:	f001 fe30 	bl	800f5f8 <vPortExitCritical>
				return pdPASS;
 800d998:	2301      	movs	r3, #1
 800d99a:	e069      	b.n	800da70 <xQueueReceive+0x1c4>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800d99c:	687b      	ldr	r3, [r7, #4]
 800d99e:	2b00      	cmp	r3, #0
 800d9a0:	d103      	bne.n	800d9aa <xQueueReceive+0xfe>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800d9a2:	f001 fe29 	bl	800f5f8 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800d9a6:	2300      	movs	r3, #0
 800d9a8:	e062      	b.n	800da70 <xQueueReceive+0x1c4>
				}
				else if( xEntryTimeSet == pdFALSE )
 800d9aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d9ac:	2b00      	cmp	r3, #0
 800d9ae:	d106      	bne.n	800d9be <xQueueReceive+0x112>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800d9b0:	f107 0310 	add.w	r3, r7, #16
 800d9b4:	4618      	mov	r0, r3
 800d9b6:	f001 f92b 	bl	800ec10 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800d9ba:	2301      	movs	r3, #1
 800d9bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800d9be:	f001 fe1b 	bl	800f5f8 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800d9c2:	f000 fea5 	bl	800e710 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800d9c6:	f001 fde1 	bl	800f58c <vPortEnterCritical>
 800d9ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d9cc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800d9d0:	b25b      	sxtb	r3, r3
 800d9d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d9d6:	d103      	bne.n	800d9e0 <xQueueReceive+0x134>
 800d9d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d9da:	2200      	movs	r2, #0
 800d9dc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800d9e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d9e2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800d9e6:	b25b      	sxtb	r3, r3
 800d9e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d9ec:	d103      	bne.n	800d9f6 <xQueueReceive+0x14a>
 800d9ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d9f0:	2200      	movs	r2, #0
 800d9f2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800d9f6:	f001 fdff 	bl	800f5f8 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800d9fa:	1d3a      	adds	r2, r7, #4
 800d9fc:	f107 0310 	add.w	r3, r7, #16
 800da00:	4611      	mov	r1, r2
 800da02:	4618      	mov	r0, r3
 800da04:	f001 f91a 	bl	800ec3c <xTaskCheckForTimeOut>
 800da08:	4603      	mov	r3, r0
 800da0a:	2b00      	cmp	r3, #0
 800da0c:	d123      	bne.n	800da56 <xQueueReceive+0x1aa>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800da0e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800da10:	f000 fb36 	bl	800e080 <prvIsQueueEmpty>
 800da14:	4603      	mov	r3, r0
 800da16:	2b00      	cmp	r3, #0
 800da18:	d017      	beq.n	800da4a <xQueueReceive+0x19e>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800da1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800da1c:	3324      	adds	r3, #36	@ 0x24
 800da1e:	687a      	ldr	r2, [r7, #4]
 800da20:	4611      	mov	r1, r2
 800da22:	4618      	mov	r0, r3
 800da24:	f001 f866 	bl	800eaf4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800da28:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800da2a:	f000 fad7 	bl	800dfdc <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800da2e:	f000 fe7d 	bl	800e72c <xTaskResumeAll>
 800da32:	4603      	mov	r3, r0
 800da34:	2b00      	cmp	r3, #0
 800da36:	d189      	bne.n	800d94c <xQueueReceive+0xa0>
				{
					portYIELD_WITHIN_API();
 800da38:	4b0f      	ldr	r3, [pc, #60]	@ (800da78 <xQueueReceive+0x1cc>)
 800da3a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800da3e:	601a      	str	r2, [r3, #0]
 800da40:	f3bf 8f4f 	dsb	sy
 800da44:	f3bf 8f6f 	isb	sy
 800da48:	e780      	b.n	800d94c <xQueueReceive+0xa0>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800da4a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800da4c:	f000 fac6 	bl	800dfdc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800da50:	f000 fe6c 	bl	800e72c <xTaskResumeAll>
 800da54:	e77a      	b.n	800d94c <xQueueReceive+0xa0>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800da56:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800da58:	f000 fac0 	bl	800dfdc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800da5c:	f000 fe66 	bl	800e72c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800da60:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800da62:	f000 fb0d 	bl	800e080 <prvIsQueueEmpty>
 800da66:	4603      	mov	r3, r0
 800da68:	2b00      	cmp	r3, #0
 800da6a:	f43f af6f 	beq.w	800d94c <xQueueReceive+0xa0>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800da6e:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800da70:	4618      	mov	r0, r3
 800da72:	3730      	adds	r7, #48	@ 0x30
 800da74:	46bd      	mov	sp, r7
 800da76:	bd80      	pop	{r7, pc}
 800da78:	e000ed04 	.word	0xe000ed04

0800da7c <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800da7c:	b580      	push	{r7, lr}
 800da7e:	b08e      	sub	sp, #56	@ 0x38
 800da80:	af00      	add	r7, sp, #0
 800da82:	6078      	str	r0, [r7, #4]
 800da84:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800da86:	2300      	movs	r3, #0
 800da88:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800da8a:	687b      	ldr	r3, [r7, #4]
 800da8c:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800da8e:	2300      	movs	r3, #0
 800da90:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800da92:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800da94:	2b00      	cmp	r3, #0
 800da96:	d10d      	bne.n	800dab4 <xQueueSemaphoreTake+0x38>
	__asm volatile
 800da98:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800da9c:	b672      	cpsid	i
 800da9e:	f383 8811 	msr	BASEPRI, r3
 800daa2:	f3bf 8f6f 	isb	sy
 800daa6:	f3bf 8f4f 	dsb	sy
 800daaa:	b662      	cpsie	i
 800daac:	623b      	str	r3, [r7, #32]
}
 800daae:	bf00      	nop
 800dab0:	bf00      	nop
 800dab2:	e7fd      	b.n	800dab0 <xQueueSemaphoreTake+0x34>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800dab4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dab6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800dab8:	2b00      	cmp	r3, #0
 800daba:	d00d      	beq.n	800dad8 <xQueueSemaphoreTake+0x5c>
	__asm volatile
 800dabc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dac0:	b672      	cpsid	i
 800dac2:	f383 8811 	msr	BASEPRI, r3
 800dac6:	f3bf 8f6f 	isb	sy
 800daca:	f3bf 8f4f 	dsb	sy
 800dace:	b662      	cpsie	i
 800dad0:	61fb      	str	r3, [r7, #28]
}
 800dad2:	bf00      	nop
 800dad4:	bf00      	nop
 800dad6:	e7fd      	b.n	800dad4 <xQueueSemaphoreTake+0x58>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800dad8:	f001 fa02 	bl	800eee0 <xTaskGetSchedulerState>
 800dadc:	4603      	mov	r3, r0
 800dade:	2b00      	cmp	r3, #0
 800dae0:	d102      	bne.n	800dae8 <xQueueSemaphoreTake+0x6c>
 800dae2:	683b      	ldr	r3, [r7, #0]
 800dae4:	2b00      	cmp	r3, #0
 800dae6:	d101      	bne.n	800daec <xQueueSemaphoreTake+0x70>
 800dae8:	2301      	movs	r3, #1
 800daea:	e000      	b.n	800daee <xQueueSemaphoreTake+0x72>
 800daec:	2300      	movs	r3, #0
 800daee:	2b00      	cmp	r3, #0
 800daf0:	d10d      	bne.n	800db0e <xQueueSemaphoreTake+0x92>
	__asm volatile
 800daf2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800daf6:	b672      	cpsid	i
 800daf8:	f383 8811 	msr	BASEPRI, r3
 800dafc:	f3bf 8f6f 	isb	sy
 800db00:	f3bf 8f4f 	dsb	sy
 800db04:	b662      	cpsie	i
 800db06:	61bb      	str	r3, [r7, #24]
}
 800db08:	bf00      	nop
 800db0a:	bf00      	nop
 800db0c:	e7fd      	b.n	800db0a <xQueueSemaphoreTake+0x8e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800db0e:	f001 fd3d 	bl	800f58c <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800db12:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800db14:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800db16:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800db18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800db1a:	2b00      	cmp	r3, #0
 800db1c:	d024      	beq.n	800db68 <xQueueSemaphoreTake+0xec>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800db1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800db20:	1e5a      	subs	r2, r3, #1
 800db22:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800db24:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800db26:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800db28:	681b      	ldr	r3, [r3, #0]
 800db2a:	2b00      	cmp	r3, #0
 800db2c:	d104      	bne.n	800db38 <xQueueSemaphoreTake+0xbc>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800db2e:	f001 fba1 	bl	800f274 <pvTaskIncrementMutexHeldCount>
 800db32:	4602      	mov	r2, r0
 800db34:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800db36:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800db38:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800db3a:	691b      	ldr	r3, [r3, #16]
 800db3c:	2b00      	cmp	r3, #0
 800db3e:	d00f      	beq.n	800db60 <xQueueSemaphoreTake+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800db40:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800db42:	3310      	adds	r3, #16
 800db44:	4618      	mov	r0, r3
 800db46:	f000 fffd 	bl	800eb44 <xTaskRemoveFromEventList>
 800db4a:	4603      	mov	r3, r0
 800db4c:	2b00      	cmp	r3, #0
 800db4e:	d007      	beq.n	800db60 <xQueueSemaphoreTake+0xe4>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800db50:	4b55      	ldr	r3, [pc, #340]	@ (800dca8 <xQueueSemaphoreTake+0x22c>)
 800db52:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800db56:	601a      	str	r2, [r3, #0]
 800db58:	f3bf 8f4f 	dsb	sy
 800db5c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800db60:	f001 fd4a 	bl	800f5f8 <vPortExitCritical>
				return pdPASS;
 800db64:	2301      	movs	r3, #1
 800db66:	e09a      	b.n	800dc9e <xQueueSemaphoreTake+0x222>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800db68:	683b      	ldr	r3, [r7, #0]
 800db6a:	2b00      	cmp	r3, #0
 800db6c:	d114      	bne.n	800db98 <xQueueSemaphoreTake+0x11c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800db6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800db70:	2b00      	cmp	r3, #0
 800db72:	d00d      	beq.n	800db90 <xQueueSemaphoreTake+0x114>
	__asm volatile
 800db74:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800db78:	b672      	cpsid	i
 800db7a:	f383 8811 	msr	BASEPRI, r3
 800db7e:	f3bf 8f6f 	isb	sy
 800db82:	f3bf 8f4f 	dsb	sy
 800db86:	b662      	cpsie	i
 800db88:	617b      	str	r3, [r7, #20]
}
 800db8a:	bf00      	nop
 800db8c:	bf00      	nop
 800db8e:	e7fd      	b.n	800db8c <xQueueSemaphoreTake+0x110>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800db90:	f001 fd32 	bl	800f5f8 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800db94:	2300      	movs	r3, #0
 800db96:	e082      	b.n	800dc9e <xQueueSemaphoreTake+0x222>
				}
				else if( xEntryTimeSet == pdFALSE )
 800db98:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800db9a:	2b00      	cmp	r3, #0
 800db9c:	d106      	bne.n	800dbac <xQueueSemaphoreTake+0x130>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800db9e:	f107 030c 	add.w	r3, r7, #12
 800dba2:	4618      	mov	r0, r3
 800dba4:	f001 f834 	bl	800ec10 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800dba8:	2301      	movs	r3, #1
 800dbaa:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800dbac:	f001 fd24 	bl	800f5f8 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800dbb0:	f000 fdae 	bl	800e710 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800dbb4:	f001 fcea 	bl	800f58c <vPortEnterCritical>
 800dbb8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dbba:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800dbbe:	b25b      	sxtb	r3, r3
 800dbc0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dbc4:	d103      	bne.n	800dbce <xQueueSemaphoreTake+0x152>
 800dbc6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dbc8:	2200      	movs	r2, #0
 800dbca:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800dbce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dbd0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800dbd4:	b25b      	sxtb	r3, r3
 800dbd6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dbda:	d103      	bne.n	800dbe4 <xQueueSemaphoreTake+0x168>
 800dbdc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dbde:	2200      	movs	r2, #0
 800dbe0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800dbe4:	f001 fd08 	bl	800f5f8 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800dbe8:	463a      	mov	r2, r7
 800dbea:	f107 030c 	add.w	r3, r7, #12
 800dbee:	4611      	mov	r1, r2
 800dbf0:	4618      	mov	r0, r3
 800dbf2:	f001 f823 	bl	800ec3c <xTaskCheckForTimeOut>
 800dbf6:	4603      	mov	r3, r0
 800dbf8:	2b00      	cmp	r3, #0
 800dbfa:	d132      	bne.n	800dc62 <xQueueSemaphoreTake+0x1e6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800dbfc:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800dbfe:	f000 fa3f 	bl	800e080 <prvIsQueueEmpty>
 800dc02:	4603      	mov	r3, r0
 800dc04:	2b00      	cmp	r3, #0
 800dc06:	d026      	beq.n	800dc56 <xQueueSemaphoreTake+0x1da>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800dc08:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dc0a:	681b      	ldr	r3, [r3, #0]
 800dc0c:	2b00      	cmp	r3, #0
 800dc0e:	d109      	bne.n	800dc24 <xQueueSemaphoreTake+0x1a8>
					{
						taskENTER_CRITICAL();
 800dc10:	f001 fcbc 	bl	800f58c <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800dc14:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dc16:	689b      	ldr	r3, [r3, #8]
 800dc18:	4618      	mov	r0, r3
 800dc1a:	f001 f97f 	bl	800ef1c <xTaskPriorityInherit>
 800dc1e:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 800dc20:	f001 fcea 	bl	800f5f8 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800dc24:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dc26:	3324      	adds	r3, #36	@ 0x24
 800dc28:	683a      	ldr	r2, [r7, #0]
 800dc2a:	4611      	mov	r1, r2
 800dc2c:	4618      	mov	r0, r3
 800dc2e:	f000 ff61 	bl	800eaf4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800dc32:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800dc34:	f000 f9d2 	bl	800dfdc <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800dc38:	f000 fd78 	bl	800e72c <xTaskResumeAll>
 800dc3c:	4603      	mov	r3, r0
 800dc3e:	2b00      	cmp	r3, #0
 800dc40:	f47f af65 	bne.w	800db0e <xQueueSemaphoreTake+0x92>
				{
					portYIELD_WITHIN_API();
 800dc44:	4b18      	ldr	r3, [pc, #96]	@ (800dca8 <xQueueSemaphoreTake+0x22c>)
 800dc46:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800dc4a:	601a      	str	r2, [r3, #0]
 800dc4c:	f3bf 8f4f 	dsb	sy
 800dc50:	f3bf 8f6f 	isb	sy
 800dc54:	e75b      	b.n	800db0e <xQueueSemaphoreTake+0x92>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800dc56:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800dc58:	f000 f9c0 	bl	800dfdc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800dc5c:	f000 fd66 	bl	800e72c <xTaskResumeAll>
 800dc60:	e755      	b.n	800db0e <xQueueSemaphoreTake+0x92>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800dc62:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800dc64:	f000 f9ba 	bl	800dfdc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800dc68:	f000 fd60 	bl	800e72c <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800dc6c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800dc6e:	f000 fa07 	bl	800e080 <prvIsQueueEmpty>
 800dc72:	4603      	mov	r3, r0
 800dc74:	2b00      	cmp	r3, #0
 800dc76:	f43f af4a 	beq.w	800db0e <xQueueSemaphoreTake+0x92>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800dc7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dc7c:	2b00      	cmp	r3, #0
 800dc7e:	d00d      	beq.n	800dc9c <xQueueSemaphoreTake+0x220>
					{
						taskENTER_CRITICAL();
 800dc80:	f001 fc84 	bl	800f58c <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800dc84:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800dc86:	f000 f901 	bl	800de8c <prvGetDisinheritPriorityAfterTimeout>
 800dc8a:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800dc8c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dc8e:	689b      	ldr	r3, [r3, #8]
 800dc90:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800dc92:	4618      	mov	r0, r3
 800dc94:	f001 fa4e 	bl	800f134 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800dc98:	f001 fcae 	bl	800f5f8 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800dc9c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800dc9e:	4618      	mov	r0, r3
 800dca0:	3738      	adds	r7, #56	@ 0x38
 800dca2:	46bd      	mov	sp, r7
 800dca4:	bd80      	pop	{r7, pc}
 800dca6:	bf00      	nop
 800dca8:	e000ed04 	.word	0xe000ed04

0800dcac <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800dcac:	b580      	push	{r7, lr}
 800dcae:	b08e      	sub	sp, #56	@ 0x38
 800dcb0:	af00      	add	r7, sp, #0
 800dcb2:	60f8      	str	r0, [r7, #12]
 800dcb4:	60b9      	str	r1, [r7, #8]
 800dcb6:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800dcb8:	68fb      	ldr	r3, [r7, #12]
 800dcba:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800dcbc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dcbe:	2b00      	cmp	r3, #0
 800dcc0:	d10d      	bne.n	800dcde <xQueueReceiveFromISR+0x32>
	__asm volatile
 800dcc2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dcc6:	b672      	cpsid	i
 800dcc8:	f383 8811 	msr	BASEPRI, r3
 800dccc:	f3bf 8f6f 	isb	sy
 800dcd0:	f3bf 8f4f 	dsb	sy
 800dcd4:	b662      	cpsie	i
 800dcd6:	623b      	str	r3, [r7, #32]
}
 800dcd8:	bf00      	nop
 800dcda:	bf00      	nop
 800dcdc:	e7fd      	b.n	800dcda <xQueueReceiveFromISR+0x2e>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800dcde:	68bb      	ldr	r3, [r7, #8]
 800dce0:	2b00      	cmp	r3, #0
 800dce2:	d103      	bne.n	800dcec <xQueueReceiveFromISR+0x40>
 800dce4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dce6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800dce8:	2b00      	cmp	r3, #0
 800dcea:	d101      	bne.n	800dcf0 <xQueueReceiveFromISR+0x44>
 800dcec:	2301      	movs	r3, #1
 800dcee:	e000      	b.n	800dcf2 <xQueueReceiveFromISR+0x46>
 800dcf0:	2300      	movs	r3, #0
 800dcf2:	2b00      	cmp	r3, #0
 800dcf4:	d10d      	bne.n	800dd12 <xQueueReceiveFromISR+0x66>
	__asm volatile
 800dcf6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dcfa:	b672      	cpsid	i
 800dcfc:	f383 8811 	msr	BASEPRI, r3
 800dd00:	f3bf 8f6f 	isb	sy
 800dd04:	f3bf 8f4f 	dsb	sy
 800dd08:	b662      	cpsie	i
 800dd0a:	61fb      	str	r3, [r7, #28]
}
 800dd0c:	bf00      	nop
 800dd0e:	bf00      	nop
 800dd10:	e7fd      	b.n	800dd0e <xQueueReceiveFromISR+0x62>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800dd12:	f001 fd23 	bl	800f75c <vPortValidateInterruptPriority>
	__asm volatile
 800dd16:	f3ef 8211 	mrs	r2, BASEPRI
 800dd1a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800dd1e:	b672      	cpsid	i
 800dd20:	f383 8811 	msr	BASEPRI, r3
 800dd24:	f3bf 8f6f 	isb	sy
 800dd28:	f3bf 8f4f 	dsb	sy
 800dd2c:	b662      	cpsie	i
 800dd2e:	61ba      	str	r2, [r7, #24]
 800dd30:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800dd32:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800dd34:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800dd36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dd38:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800dd3a:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800dd3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dd3e:	2b00      	cmp	r3, #0
 800dd40:	d02f      	beq.n	800dda2 <xQueueReceiveFromISR+0xf6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800dd42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dd44:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800dd48:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800dd4c:	68b9      	ldr	r1, [r7, #8]
 800dd4e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800dd50:	f000 f91e 	bl	800df90 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800dd54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dd56:	1e5a      	subs	r2, r3, #1
 800dd58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dd5a:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800dd5c:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800dd60:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dd64:	d112      	bne.n	800dd8c <xQueueReceiveFromISR+0xe0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800dd66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dd68:	691b      	ldr	r3, [r3, #16]
 800dd6a:	2b00      	cmp	r3, #0
 800dd6c:	d016      	beq.n	800dd9c <xQueueReceiveFromISR+0xf0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800dd6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dd70:	3310      	adds	r3, #16
 800dd72:	4618      	mov	r0, r3
 800dd74:	f000 fee6 	bl	800eb44 <xTaskRemoveFromEventList>
 800dd78:	4603      	mov	r3, r0
 800dd7a:	2b00      	cmp	r3, #0
 800dd7c:	d00e      	beq.n	800dd9c <xQueueReceiveFromISR+0xf0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800dd7e:	687b      	ldr	r3, [r7, #4]
 800dd80:	2b00      	cmp	r3, #0
 800dd82:	d00b      	beq.n	800dd9c <xQueueReceiveFromISR+0xf0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800dd84:	687b      	ldr	r3, [r7, #4]
 800dd86:	2201      	movs	r2, #1
 800dd88:	601a      	str	r2, [r3, #0]
 800dd8a:	e007      	b.n	800dd9c <xQueueReceiveFromISR+0xf0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800dd8c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800dd90:	3301      	adds	r3, #1
 800dd92:	b2db      	uxtb	r3, r3
 800dd94:	b25a      	sxtb	r2, r3
 800dd96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dd98:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 800dd9c:	2301      	movs	r3, #1
 800dd9e:	637b      	str	r3, [r7, #52]	@ 0x34
 800dda0:	e001      	b.n	800dda6 <xQueueReceiveFromISR+0xfa>
		}
		else
		{
			xReturn = pdFAIL;
 800dda2:	2300      	movs	r3, #0
 800dda4:	637b      	str	r3, [r7, #52]	@ 0x34
 800dda6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dda8:	613b      	str	r3, [r7, #16]
	__asm volatile
 800ddaa:	693b      	ldr	r3, [r7, #16]
 800ddac:	f383 8811 	msr	BASEPRI, r3
}
 800ddb0:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800ddb2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800ddb4:	4618      	mov	r0, r3
 800ddb6:	3738      	adds	r7, #56	@ 0x38
 800ddb8:	46bd      	mov	sp, r7
 800ddba:	bd80      	pop	{r7, pc}

0800ddbc <uxQueueMessagesWaiting>:
	return xReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
 800ddbc:	b580      	push	{r7, lr}
 800ddbe:	b084      	sub	sp, #16
 800ddc0:	af00      	add	r7, sp, #0
 800ddc2:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;

	configASSERT( xQueue );
 800ddc4:	687b      	ldr	r3, [r7, #4]
 800ddc6:	2b00      	cmp	r3, #0
 800ddc8:	d10d      	bne.n	800dde6 <uxQueueMessagesWaiting+0x2a>
	__asm volatile
 800ddca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ddce:	b672      	cpsid	i
 800ddd0:	f383 8811 	msr	BASEPRI, r3
 800ddd4:	f3bf 8f6f 	isb	sy
 800ddd8:	f3bf 8f4f 	dsb	sy
 800dddc:	b662      	cpsie	i
 800ddde:	60bb      	str	r3, [r7, #8]
}
 800dde0:	bf00      	nop
 800dde2:	bf00      	nop
 800dde4:	e7fd      	b.n	800dde2 <uxQueueMessagesWaiting+0x26>

	taskENTER_CRITICAL();
 800dde6:	f001 fbd1 	bl	800f58c <vPortEnterCritical>
	{
		uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
 800ddea:	687b      	ldr	r3, [r7, #4]
 800ddec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ddee:	60fb      	str	r3, [r7, #12]
	}
	taskEXIT_CRITICAL();
 800ddf0:	f001 fc02 	bl	800f5f8 <vPortExitCritical>

	return uxReturn;
 800ddf4:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 800ddf6:	4618      	mov	r0, r3
 800ddf8:	3710      	adds	r7, #16
 800ddfa:	46bd      	mov	sp, r7
 800ddfc:	bd80      	pop	{r7, pc}

0800ddfe <uxQueueMessagesWaitingFromISR>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaitingFromISR( const QueueHandle_t xQueue )
{
 800ddfe:	b480      	push	{r7}
 800de00:	b087      	sub	sp, #28
 800de02:	af00      	add	r7, sp, #0
 800de04:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;
Queue_t * const pxQueue = xQueue;
 800de06:	687b      	ldr	r3, [r7, #4]
 800de08:	617b      	str	r3, [r7, #20]

	configASSERT( pxQueue );
 800de0a:	697b      	ldr	r3, [r7, #20]
 800de0c:	2b00      	cmp	r3, #0
 800de0e:	d10d      	bne.n	800de2c <uxQueueMessagesWaitingFromISR+0x2e>
	__asm volatile
 800de10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800de14:	b672      	cpsid	i
 800de16:	f383 8811 	msr	BASEPRI, r3
 800de1a:	f3bf 8f6f 	isb	sy
 800de1e:	f3bf 8f4f 	dsb	sy
 800de22:	b662      	cpsie	i
 800de24:	60fb      	str	r3, [r7, #12]
}
 800de26:	bf00      	nop
 800de28:	bf00      	nop
 800de2a:	e7fd      	b.n	800de28 <uxQueueMessagesWaitingFromISR+0x2a>
	uxReturn = pxQueue->uxMessagesWaiting;
 800de2c:	697b      	ldr	r3, [r7, #20]
 800de2e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800de30:	613b      	str	r3, [r7, #16]

	return uxReturn;
 800de32:	693b      	ldr	r3, [r7, #16]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 800de34:	4618      	mov	r0, r3
 800de36:	371c      	adds	r7, #28
 800de38:	46bd      	mov	sp, r7
 800de3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de3e:	4770      	bx	lr

0800de40 <vQueueDelete>:
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 800de40:	b580      	push	{r7, lr}
 800de42:	b084      	sub	sp, #16
 800de44:	af00      	add	r7, sp, #0
 800de46:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 800de48:	687b      	ldr	r3, [r7, #4]
 800de4a:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800de4c:	68fb      	ldr	r3, [r7, #12]
 800de4e:	2b00      	cmp	r3, #0
 800de50:	d10d      	bne.n	800de6e <vQueueDelete+0x2e>
	__asm volatile
 800de52:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800de56:	b672      	cpsid	i
 800de58:	f383 8811 	msr	BASEPRI, r3
 800de5c:	f3bf 8f6f 	isb	sy
 800de60:	f3bf 8f4f 	dsb	sy
 800de64:	b662      	cpsie	i
 800de66:	60bb      	str	r3, [r7, #8]
}
 800de68:	bf00      	nop
 800de6a:	bf00      	nop
 800de6c:	e7fd      	b.n	800de6a <vQueueDelete+0x2a>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 800de6e:	68f8      	ldr	r0, [r7, #12]
 800de70:	f000 f934 	bl	800e0dc <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 800de74:	68fb      	ldr	r3, [r7, #12]
 800de76:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 800de7a:	2b00      	cmp	r3, #0
 800de7c:	d102      	bne.n	800de84 <vQueueDelete+0x44>
		{
			vPortFree( pxQueue );
 800de7e:	68f8      	ldr	r0, [r7, #12]
 800de80:	f001 fd80 	bl	800f984 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 800de84:	bf00      	nop
 800de86:	3710      	adds	r7, #16
 800de88:	46bd      	mov	sp, r7
 800de8a:	bd80      	pop	{r7, pc}

0800de8c <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800de8c:	b480      	push	{r7}
 800de8e:	b085      	sub	sp, #20
 800de90:	af00      	add	r7, sp, #0
 800de92:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800de94:	687b      	ldr	r3, [r7, #4]
 800de96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800de98:	2b00      	cmp	r3, #0
 800de9a:	d006      	beq.n	800deaa <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800de9c:	687b      	ldr	r3, [r7, #4]
 800de9e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800dea0:	681b      	ldr	r3, [r3, #0]
 800dea2:	f1c3 0307 	rsb	r3, r3, #7
 800dea6:	60fb      	str	r3, [r7, #12]
 800dea8:	e001      	b.n	800deae <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800deaa:	2300      	movs	r3, #0
 800deac:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800deae:	68fb      	ldr	r3, [r7, #12]
	}
 800deb0:	4618      	mov	r0, r3
 800deb2:	3714      	adds	r7, #20
 800deb4:	46bd      	mov	sp, r7
 800deb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800deba:	4770      	bx	lr

0800debc <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800debc:	b580      	push	{r7, lr}
 800debe:	b086      	sub	sp, #24
 800dec0:	af00      	add	r7, sp, #0
 800dec2:	60f8      	str	r0, [r7, #12]
 800dec4:	60b9      	str	r1, [r7, #8]
 800dec6:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800dec8:	2300      	movs	r3, #0
 800deca:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800decc:	68fb      	ldr	r3, [r7, #12]
 800dece:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ded0:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800ded2:	68fb      	ldr	r3, [r7, #12]
 800ded4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ded6:	2b00      	cmp	r3, #0
 800ded8:	d10d      	bne.n	800def6 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800deda:	68fb      	ldr	r3, [r7, #12]
 800dedc:	681b      	ldr	r3, [r3, #0]
 800dede:	2b00      	cmp	r3, #0
 800dee0:	d14d      	bne.n	800df7e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800dee2:	68fb      	ldr	r3, [r7, #12]
 800dee4:	689b      	ldr	r3, [r3, #8]
 800dee6:	4618      	mov	r0, r3
 800dee8:	f001 f898 	bl	800f01c <xTaskPriorityDisinherit>
 800deec:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800deee:	68fb      	ldr	r3, [r7, #12]
 800def0:	2200      	movs	r2, #0
 800def2:	609a      	str	r2, [r3, #8]
 800def4:	e043      	b.n	800df7e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800def6:	687b      	ldr	r3, [r7, #4]
 800def8:	2b00      	cmp	r3, #0
 800defa:	d119      	bne.n	800df30 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800defc:	68fb      	ldr	r3, [r7, #12]
 800defe:	6858      	ldr	r0, [r3, #4]
 800df00:	68fb      	ldr	r3, [r7, #12]
 800df02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800df04:	461a      	mov	r2, r3
 800df06:	68b9      	ldr	r1, [r7, #8]
 800df08:	f010 fa97 	bl	801e43a <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800df0c:	68fb      	ldr	r3, [r7, #12]
 800df0e:	685a      	ldr	r2, [r3, #4]
 800df10:	68fb      	ldr	r3, [r7, #12]
 800df12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800df14:	441a      	add	r2, r3
 800df16:	68fb      	ldr	r3, [r7, #12]
 800df18:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800df1a:	68fb      	ldr	r3, [r7, #12]
 800df1c:	685a      	ldr	r2, [r3, #4]
 800df1e:	68fb      	ldr	r3, [r7, #12]
 800df20:	689b      	ldr	r3, [r3, #8]
 800df22:	429a      	cmp	r2, r3
 800df24:	d32b      	bcc.n	800df7e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800df26:	68fb      	ldr	r3, [r7, #12]
 800df28:	681a      	ldr	r2, [r3, #0]
 800df2a:	68fb      	ldr	r3, [r7, #12]
 800df2c:	605a      	str	r2, [r3, #4]
 800df2e:	e026      	b.n	800df7e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800df30:	68fb      	ldr	r3, [r7, #12]
 800df32:	68d8      	ldr	r0, [r3, #12]
 800df34:	68fb      	ldr	r3, [r7, #12]
 800df36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800df38:	461a      	mov	r2, r3
 800df3a:	68b9      	ldr	r1, [r7, #8]
 800df3c:	f010 fa7d 	bl	801e43a <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800df40:	68fb      	ldr	r3, [r7, #12]
 800df42:	68da      	ldr	r2, [r3, #12]
 800df44:	68fb      	ldr	r3, [r7, #12]
 800df46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800df48:	425b      	negs	r3, r3
 800df4a:	441a      	add	r2, r3
 800df4c:	68fb      	ldr	r3, [r7, #12]
 800df4e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800df50:	68fb      	ldr	r3, [r7, #12]
 800df52:	68da      	ldr	r2, [r3, #12]
 800df54:	68fb      	ldr	r3, [r7, #12]
 800df56:	681b      	ldr	r3, [r3, #0]
 800df58:	429a      	cmp	r2, r3
 800df5a:	d207      	bcs.n	800df6c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800df5c:	68fb      	ldr	r3, [r7, #12]
 800df5e:	689a      	ldr	r2, [r3, #8]
 800df60:	68fb      	ldr	r3, [r7, #12]
 800df62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800df64:	425b      	negs	r3, r3
 800df66:	441a      	add	r2, r3
 800df68:	68fb      	ldr	r3, [r7, #12]
 800df6a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800df6c:	687b      	ldr	r3, [r7, #4]
 800df6e:	2b02      	cmp	r3, #2
 800df70:	d105      	bne.n	800df7e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800df72:	693b      	ldr	r3, [r7, #16]
 800df74:	2b00      	cmp	r3, #0
 800df76:	d002      	beq.n	800df7e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800df78:	693b      	ldr	r3, [r7, #16]
 800df7a:	3b01      	subs	r3, #1
 800df7c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800df7e:	693b      	ldr	r3, [r7, #16]
 800df80:	1c5a      	adds	r2, r3, #1
 800df82:	68fb      	ldr	r3, [r7, #12]
 800df84:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800df86:	697b      	ldr	r3, [r7, #20]
}
 800df88:	4618      	mov	r0, r3
 800df8a:	3718      	adds	r7, #24
 800df8c:	46bd      	mov	sp, r7
 800df8e:	bd80      	pop	{r7, pc}

0800df90 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800df90:	b580      	push	{r7, lr}
 800df92:	b082      	sub	sp, #8
 800df94:	af00      	add	r7, sp, #0
 800df96:	6078      	str	r0, [r7, #4]
 800df98:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800df9a:	687b      	ldr	r3, [r7, #4]
 800df9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800df9e:	2b00      	cmp	r3, #0
 800dfa0:	d018      	beq.n	800dfd4 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800dfa2:	687b      	ldr	r3, [r7, #4]
 800dfa4:	68da      	ldr	r2, [r3, #12]
 800dfa6:	687b      	ldr	r3, [r7, #4]
 800dfa8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800dfaa:	441a      	add	r2, r3
 800dfac:	687b      	ldr	r3, [r7, #4]
 800dfae:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800dfb0:	687b      	ldr	r3, [r7, #4]
 800dfb2:	68da      	ldr	r2, [r3, #12]
 800dfb4:	687b      	ldr	r3, [r7, #4]
 800dfb6:	689b      	ldr	r3, [r3, #8]
 800dfb8:	429a      	cmp	r2, r3
 800dfba:	d303      	bcc.n	800dfc4 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800dfbc:	687b      	ldr	r3, [r7, #4]
 800dfbe:	681a      	ldr	r2, [r3, #0]
 800dfc0:	687b      	ldr	r3, [r7, #4]
 800dfc2:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800dfc4:	687b      	ldr	r3, [r7, #4]
 800dfc6:	68d9      	ldr	r1, [r3, #12]
 800dfc8:	687b      	ldr	r3, [r7, #4]
 800dfca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800dfcc:	461a      	mov	r2, r3
 800dfce:	6838      	ldr	r0, [r7, #0]
 800dfd0:	f010 fa33 	bl	801e43a <memcpy>
	}
}
 800dfd4:	bf00      	nop
 800dfd6:	3708      	adds	r7, #8
 800dfd8:	46bd      	mov	sp, r7
 800dfda:	bd80      	pop	{r7, pc}

0800dfdc <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800dfdc:	b580      	push	{r7, lr}
 800dfde:	b084      	sub	sp, #16
 800dfe0:	af00      	add	r7, sp, #0
 800dfe2:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800dfe4:	f001 fad2 	bl	800f58c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800dfe8:	687b      	ldr	r3, [r7, #4]
 800dfea:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800dfee:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800dff0:	e011      	b.n	800e016 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800dff2:	687b      	ldr	r3, [r7, #4]
 800dff4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800dff6:	2b00      	cmp	r3, #0
 800dff8:	d012      	beq.n	800e020 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800dffa:	687b      	ldr	r3, [r7, #4]
 800dffc:	3324      	adds	r3, #36	@ 0x24
 800dffe:	4618      	mov	r0, r3
 800e000:	f000 fda0 	bl	800eb44 <xTaskRemoveFromEventList>
 800e004:	4603      	mov	r3, r0
 800e006:	2b00      	cmp	r3, #0
 800e008:	d001      	beq.n	800e00e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800e00a:	f000 fe7f 	bl	800ed0c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800e00e:	7bfb      	ldrb	r3, [r7, #15]
 800e010:	3b01      	subs	r3, #1
 800e012:	b2db      	uxtb	r3, r3
 800e014:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800e016:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e01a:	2b00      	cmp	r3, #0
 800e01c:	dce9      	bgt.n	800dff2 <prvUnlockQueue+0x16>
 800e01e:	e000      	b.n	800e022 <prvUnlockQueue+0x46>
					break;
 800e020:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800e022:	687b      	ldr	r3, [r7, #4]
 800e024:	22ff      	movs	r2, #255	@ 0xff
 800e026:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800e02a:	f001 fae5 	bl	800f5f8 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800e02e:	f001 faad 	bl	800f58c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800e032:	687b      	ldr	r3, [r7, #4]
 800e034:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800e038:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800e03a:	e011      	b.n	800e060 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800e03c:	687b      	ldr	r3, [r7, #4]
 800e03e:	691b      	ldr	r3, [r3, #16]
 800e040:	2b00      	cmp	r3, #0
 800e042:	d012      	beq.n	800e06a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800e044:	687b      	ldr	r3, [r7, #4]
 800e046:	3310      	adds	r3, #16
 800e048:	4618      	mov	r0, r3
 800e04a:	f000 fd7b 	bl	800eb44 <xTaskRemoveFromEventList>
 800e04e:	4603      	mov	r3, r0
 800e050:	2b00      	cmp	r3, #0
 800e052:	d001      	beq.n	800e058 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800e054:	f000 fe5a 	bl	800ed0c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800e058:	7bbb      	ldrb	r3, [r7, #14]
 800e05a:	3b01      	subs	r3, #1
 800e05c:	b2db      	uxtb	r3, r3
 800e05e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800e060:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800e064:	2b00      	cmp	r3, #0
 800e066:	dce9      	bgt.n	800e03c <prvUnlockQueue+0x60>
 800e068:	e000      	b.n	800e06c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800e06a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800e06c:	687b      	ldr	r3, [r7, #4]
 800e06e:	22ff      	movs	r2, #255	@ 0xff
 800e070:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800e074:	f001 fac0 	bl	800f5f8 <vPortExitCritical>
}
 800e078:	bf00      	nop
 800e07a:	3710      	adds	r7, #16
 800e07c:	46bd      	mov	sp, r7
 800e07e:	bd80      	pop	{r7, pc}

0800e080 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800e080:	b580      	push	{r7, lr}
 800e082:	b084      	sub	sp, #16
 800e084:	af00      	add	r7, sp, #0
 800e086:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800e088:	f001 fa80 	bl	800f58c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800e08c:	687b      	ldr	r3, [r7, #4]
 800e08e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e090:	2b00      	cmp	r3, #0
 800e092:	d102      	bne.n	800e09a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800e094:	2301      	movs	r3, #1
 800e096:	60fb      	str	r3, [r7, #12]
 800e098:	e001      	b.n	800e09e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800e09a:	2300      	movs	r3, #0
 800e09c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800e09e:	f001 faab 	bl	800f5f8 <vPortExitCritical>

	return xReturn;
 800e0a2:	68fb      	ldr	r3, [r7, #12]
}
 800e0a4:	4618      	mov	r0, r3
 800e0a6:	3710      	adds	r7, #16
 800e0a8:	46bd      	mov	sp, r7
 800e0aa:	bd80      	pop	{r7, pc}

0800e0ac <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800e0ac:	b580      	push	{r7, lr}
 800e0ae:	b084      	sub	sp, #16
 800e0b0:	af00      	add	r7, sp, #0
 800e0b2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800e0b4:	f001 fa6a 	bl	800f58c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800e0b8:	687b      	ldr	r3, [r7, #4]
 800e0ba:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800e0bc:	687b      	ldr	r3, [r7, #4]
 800e0be:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e0c0:	429a      	cmp	r2, r3
 800e0c2:	d102      	bne.n	800e0ca <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800e0c4:	2301      	movs	r3, #1
 800e0c6:	60fb      	str	r3, [r7, #12]
 800e0c8:	e001      	b.n	800e0ce <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800e0ca:	2300      	movs	r3, #0
 800e0cc:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800e0ce:	f001 fa93 	bl	800f5f8 <vPortExitCritical>

	return xReturn;
 800e0d2:	68fb      	ldr	r3, [r7, #12]
}
 800e0d4:	4618      	mov	r0, r3
 800e0d6:	3710      	adds	r7, #16
 800e0d8:	46bd      	mov	sp, r7
 800e0da:	bd80      	pop	{r7, pc}

0800e0dc <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 800e0dc:	b480      	push	{r7}
 800e0de:	b085      	sub	sp, #20
 800e0e0:	af00      	add	r7, sp, #0
 800e0e2:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800e0e4:	2300      	movs	r3, #0
 800e0e6:	60fb      	str	r3, [r7, #12]
 800e0e8:	e016      	b.n	800e118 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 800e0ea:	4a10      	ldr	r2, [pc, #64]	@ (800e12c <vQueueUnregisterQueue+0x50>)
 800e0ec:	68fb      	ldr	r3, [r7, #12]
 800e0ee:	00db      	lsls	r3, r3, #3
 800e0f0:	4413      	add	r3, r2
 800e0f2:	685b      	ldr	r3, [r3, #4]
 800e0f4:	687a      	ldr	r2, [r7, #4]
 800e0f6:	429a      	cmp	r2, r3
 800e0f8:	d10b      	bne.n	800e112 <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 800e0fa:	4a0c      	ldr	r2, [pc, #48]	@ (800e12c <vQueueUnregisterQueue+0x50>)
 800e0fc:	68fb      	ldr	r3, [r7, #12]
 800e0fe:	2100      	movs	r1, #0
 800e100:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 800e104:	4a09      	ldr	r2, [pc, #36]	@ (800e12c <vQueueUnregisterQueue+0x50>)
 800e106:	68fb      	ldr	r3, [r7, #12]
 800e108:	00db      	lsls	r3, r3, #3
 800e10a:	4413      	add	r3, r2
 800e10c:	2200      	movs	r2, #0
 800e10e:	605a      	str	r2, [r3, #4]
				break;
 800e110:	e006      	b.n	800e120 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800e112:	68fb      	ldr	r3, [r7, #12]
 800e114:	3301      	adds	r3, #1
 800e116:	60fb      	str	r3, [r7, #12]
 800e118:	68fb      	ldr	r3, [r7, #12]
 800e11a:	2b07      	cmp	r3, #7
 800e11c:	d9e5      	bls.n	800e0ea <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 800e11e:	bf00      	nop
 800e120:	bf00      	nop
 800e122:	3714      	adds	r7, #20
 800e124:	46bd      	mov	sp, r7
 800e126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e12a:	4770      	bx	lr
 800e12c:	20005254 	.word	0x20005254

0800e130 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800e130:	b580      	push	{r7, lr}
 800e132:	b08e      	sub	sp, #56	@ 0x38
 800e134:	af04      	add	r7, sp, #16
 800e136:	60f8      	str	r0, [r7, #12]
 800e138:	60b9      	str	r1, [r7, #8]
 800e13a:	607a      	str	r2, [r7, #4]
 800e13c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800e13e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e140:	2b00      	cmp	r3, #0
 800e142:	d10d      	bne.n	800e160 <xTaskCreateStatic+0x30>
	__asm volatile
 800e144:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e148:	b672      	cpsid	i
 800e14a:	f383 8811 	msr	BASEPRI, r3
 800e14e:	f3bf 8f6f 	isb	sy
 800e152:	f3bf 8f4f 	dsb	sy
 800e156:	b662      	cpsie	i
 800e158:	623b      	str	r3, [r7, #32]
}
 800e15a:	bf00      	nop
 800e15c:	bf00      	nop
 800e15e:	e7fd      	b.n	800e15c <xTaskCreateStatic+0x2c>
		configASSERT( pxTaskBuffer != NULL );
 800e160:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e162:	2b00      	cmp	r3, #0
 800e164:	d10d      	bne.n	800e182 <xTaskCreateStatic+0x52>
	__asm volatile
 800e166:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e16a:	b672      	cpsid	i
 800e16c:	f383 8811 	msr	BASEPRI, r3
 800e170:	f3bf 8f6f 	isb	sy
 800e174:	f3bf 8f4f 	dsb	sy
 800e178:	b662      	cpsie	i
 800e17a:	61fb      	str	r3, [r7, #28]
}
 800e17c:	bf00      	nop
 800e17e:	bf00      	nop
 800e180:	e7fd      	b.n	800e17e <xTaskCreateStatic+0x4e>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800e182:	23a0      	movs	r3, #160	@ 0xa0
 800e184:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800e186:	693b      	ldr	r3, [r7, #16]
 800e188:	2ba0      	cmp	r3, #160	@ 0xa0
 800e18a:	d00d      	beq.n	800e1a8 <xTaskCreateStatic+0x78>
	__asm volatile
 800e18c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e190:	b672      	cpsid	i
 800e192:	f383 8811 	msr	BASEPRI, r3
 800e196:	f3bf 8f6f 	isb	sy
 800e19a:	f3bf 8f4f 	dsb	sy
 800e19e:	b662      	cpsie	i
 800e1a0:	61bb      	str	r3, [r7, #24]
}
 800e1a2:	bf00      	nop
 800e1a4:	bf00      	nop
 800e1a6:	e7fd      	b.n	800e1a4 <xTaskCreateStatic+0x74>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800e1a8:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800e1aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e1ac:	2b00      	cmp	r3, #0
 800e1ae:	d01e      	beq.n	800e1ee <xTaskCreateStatic+0xbe>
 800e1b0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e1b2:	2b00      	cmp	r3, #0
 800e1b4:	d01b      	beq.n	800e1ee <xTaskCreateStatic+0xbe>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800e1b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e1b8:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800e1ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e1bc:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800e1be:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800e1c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e1c2:	2202      	movs	r2, #2
 800e1c4:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800e1c8:	2300      	movs	r3, #0
 800e1ca:	9303      	str	r3, [sp, #12]
 800e1cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e1ce:	9302      	str	r3, [sp, #8]
 800e1d0:	f107 0314 	add.w	r3, r7, #20
 800e1d4:	9301      	str	r3, [sp, #4]
 800e1d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e1d8:	9300      	str	r3, [sp, #0]
 800e1da:	683b      	ldr	r3, [r7, #0]
 800e1dc:	687a      	ldr	r2, [r7, #4]
 800e1de:	68b9      	ldr	r1, [r7, #8]
 800e1e0:	68f8      	ldr	r0, [r7, #12]
 800e1e2:	f000 f851 	bl	800e288 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800e1e6:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800e1e8:	f000 f8f0 	bl	800e3cc <prvAddNewTaskToReadyList>
 800e1ec:	e001      	b.n	800e1f2 <xTaskCreateStatic+0xc2>
		}
		else
		{
			xReturn = NULL;
 800e1ee:	2300      	movs	r3, #0
 800e1f0:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800e1f2:	697b      	ldr	r3, [r7, #20]
	}
 800e1f4:	4618      	mov	r0, r3
 800e1f6:	3728      	adds	r7, #40	@ 0x28
 800e1f8:	46bd      	mov	sp, r7
 800e1fa:	bd80      	pop	{r7, pc}

0800e1fc <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800e1fc:	b580      	push	{r7, lr}
 800e1fe:	b08c      	sub	sp, #48	@ 0x30
 800e200:	af04      	add	r7, sp, #16
 800e202:	60f8      	str	r0, [r7, #12]
 800e204:	60b9      	str	r1, [r7, #8]
 800e206:	603b      	str	r3, [r7, #0]
 800e208:	4613      	mov	r3, r2
 800e20a:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800e20c:	88fb      	ldrh	r3, [r7, #6]
 800e20e:	009b      	lsls	r3, r3, #2
 800e210:	4618      	mov	r0, r3
 800e212:	f001 fae9 	bl	800f7e8 <pvPortMalloc>
 800e216:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800e218:	697b      	ldr	r3, [r7, #20]
 800e21a:	2b00      	cmp	r3, #0
 800e21c:	d00e      	beq.n	800e23c <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800e21e:	20a0      	movs	r0, #160	@ 0xa0
 800e220:	f001 fae2 	bl	800f7e8 <pvPortMalloc>
 800e224:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800e226:	69fb      	ldr	r3, [r7, #28]
 800e228:	2b00      	cmp	r3, #0
 800e22a:	d003      	beq.n	800e234 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800e22c:	69fb      	ldr	r3, [r7, #28]
 800e22e:	697a      	ldr	r2, [r7, #20]
 800e230:	631a      	str	r2, [r3, #48]	@ 0x30
 800e232:	e005      	b.n	800e240 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800e234:	6978      	ldr	r0, [r7, #20]
 800e236:	f001 fba5 	bl	800f984 <vPortFree>
 800e23a:	e001      	b.n	800e240 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800e23c:	2300      	movs	r3, #0
 800e23e:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800e240:	69fb      	ldr	r3, [r7, #28]
 800e242:	2b00      	cmp	r3, #0
 800e244:	d017      	beq.n	800e276 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800e246:	69fb      	ldr	r3, [r7, #28]
 800e248:	2200      	movs	r2, #0
 800e24a:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800e24e:	88fa      	ldrh	r2, [r7, #6]
 800e250:	2300      	movs	r3, #0
 800e252:	9303      	str	r3, [sp, #12]
 800e254:	69fb      	ldr	r3, [r7, #28]
 800e256:	9302      	str	r3, [sp, #8]
 800e258:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e25a:	9301      	str	r3, [sp, #4]
 800e25c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e25e:	9300      	str	r3, [sp, #0]
 800e260:	683b      	ldr	r3, [r7, #0]
 800e262:	68b9      	ldr	r1, [r7, #8]
 800e264:	68f8      	ldr	r0, [r7, #12]
 800e266:	f000 f80f 	bl	800e288 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800e26a:	69f8      	ldr	r0, [r7, #28]
 800e26c:	f000 f8ae 	bl	800e3cc <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800e270:	2301      	movs	r3, #1
 800e272:	61bb      	str	r3, [r7, #24]
 800e274:	e002      	b.n	800e27c <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800e276:	f04f 33ff 	mov.w	r3, #4294967295
 800e27a:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800e27c:	69bb      	ldr	r3, [r7, #24]
	}
 800e27e:	4618      	mov	r0, r3
 800e280:	3720      	adds	r7, #32
 800e282:	46bd      	mov	sp, r7
 800e284:	bd80      	pop	{r7, pc}
	...

0800e288 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800e288:	b580      	push	{r7, lr}
 800e28a:	b088      	sub	sp, #32
 800e28c:	af00      	add	r7, sp, #0
 800e28e:	60f8      	str	r0, [r7, #12]
 800e290:	60b9      	str	r1, [r7, #8]
 800e292:	607a      	str	r2, [r7, #4]
 800e294:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800e296:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e298:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800e29a:	6879      	ldr	r1, [r7, #4]
 800e29c:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 800e2a0:	440b      	add	r3, r1
 800e2a2:	009b      	lsls	r3, r3, #2
 800e2a4:	4413      	add	r3, r2
 800e2a6:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800e2a8:	69bb      	ldr	r3, [r7, #24]
 800e2aa:	f023 0307 	bic.w	r3, r3, #7
 800e2ae:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800e2b0:	69bb      	ldr	r3, [r7, #24]
 800e2b2:	f003 0307 	and.w	r3, r3, #7
 800e2b6:	2b00      	cmp	r3, #0
 800e2b8:	d00d      	beq.n	800e2d6 <prvInitialiseNewTask+0x4e>
	__asm volatile
 800e2ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e2be:	b672      	cpsid	i
 800e2c0:	f383 8811 	msr	BASEPRI, r3
 800e2c4:	f3bf 8f6f 	isb	sy
 800e2c8:	f3bf 8f4f 	dsb	sy
 800e2cc:	b662      	cpsie	i
 800e2ce:	617b      	str	r3, [r7, #20]
}
 800e2d0:	bf00      	nop
 800e2d2:	bf00      	nop
 800e2d4:	e7fd      	b.n	800e2d2 <prvInitialiseNewTask+0x4a>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800e2d6:	68bb      	ldr	r3, [r7, #8]
 800e2d8:	2b00      	cmp	r3, #0
 800e2da:	d01f      	beq.n	800e31c <prvInitialiseNewTask+0x94>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800e2dc:	2300      	movs	r3, #0
 800e2de:	61fb      	str	r3, [r7, #28]
 800e2e0:	e012      	b.n	800e308 <prvInitialiseNewTask+0x80>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800e2e2:	68ba      	ldr	r2, [r7, #8]
 800e2e4:	69fb      	ldr	r3, [r7, #28]
 800e2e6:	4413      	add	r3, r2
 800e2e8:	7819      	ldrb	r1, [r3, #0]
 800e2ea:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e2ec:	69fb      	ldr	r3, [r7, #28]
 800e2ee:	4413      	add	r3, r2
 800e2f0:	3334      	adds	r3, #52	@ 0x34
 800e2f2:	460a      	mov	r2, r1
 800e2f4:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800e2f6:	68ba      	ldr	r2, [r7, #8]
 800e2f8:	69fb      	ldr	r3, [r7, #28]
 800e2fa:	4413      	add	r3, r2
 800e2fc:	781b      	ldrb	r3, [r3, #0]
 800e2fe:	2b00      	cmp	r3, #0
 800e300:	d006      	beq.n	800e310 <prvInitialiseNewTask+0x88>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800e302:	69fb      	ldr	r3, [r7, #28]
 800e304:	3301      	adds	r3, #1
 800e306:	61fb      	str	r3, [r7, #28]
 800e308:	69fb      	ldr	r3, [r7, #28]
 800e30a:	2b0f      	cmp	r3, #15
 800e30c:	d9e9      	bls.n	800e2e2 <prvInitialiseNewTask+0x5a>
 800e30e:	e000      	b.n	800e312 <prvInitialiseNewTask+0x8a>
			{
				break;
 800e310:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800e312:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e314:	2200      	movs	r2, #0
 800e316:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800e31a:	e003      	b.n	800e324 <prvInitialiseNewTask+0x9c>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800e31c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e31e:	2200      	movs	r2, #0
 800e320:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800e324:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e326:	2b06      	cmp	r3, #6
 800e328:	d901      	bls.n	800e32e <prvInitialiseNewTask+0xa6>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800e32a:	2306      	movs	r3, #6
 800e32c:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800e32e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e330:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800e332:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800e334:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e336:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800e338:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 800e33a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e33c:	2200      	movs	r2, #0
 800e33e:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800e340:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e342:	3304      	adds	r3, #4
 800e344:	4618      	mov	r0, r3
 800e346:	f7fe fe34 	bl	800cfb2 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800e34a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e34c:	3318      	adds	r3, #24
 800e34e:	4618      	mov	r0, r3
 800e350:	f7fe fe2f 	bl	800cfb2 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800e354:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e356:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e358:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800e35a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e35c:	f1c3 0207 	rsb	r2, r3, #7
 800e360:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e362:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800e364:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e366:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e368:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800e36a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e36c:	2200      	movs	r2, #0
 800e36e:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800e372:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e374:	2200      	movs	r2, #0
 800e376:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
	#endif

	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800e37a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e37c:	334c      	adds	r3, #76	@ 0x4c
 800e37e:	224c      	movs	r2, #76	@ 0x4c
 800e380:	2100      	movs	r1, #0
 800e382:	4618      	mov	r0, r3
 800e384:	f00f ff63 	bl	801e24e <memset>
 800e388:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e38a:	4a0d      	ldr	r2, [pc, #52]	@ (800e3c0 <prvInitialiseNewTask+0x138>)
 800e38c:	651a      	str	r2, [r3, #80]	@ 0x50
 800e38e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e390:	4a0c      	ldr	r2, [pc, #48]	@ (800e3c4 <prvInitialiseNewTask+0x13c>)
 800e392:	655a      	str	r2, [r3, #84]	@ 0x54
 800e394:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e396:	4a0c      	ldr	r2, [pc, #48]	@ (800e3c8 <prvInitialiseNewTask+0x140>)
 800e398:	659a      	str	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800e39a:	683a      	ldr	r2, [r7, #0]
 800e39c:	68f9      	ldr	r1, [r7, #12]
 800e39e:	69b8      	ldr	r0, [r7, #24]
 800e3a0:	f000 ffe2 	bl	800f368 <pxPortInitialiseStack>
 800e3a4:	4602      	mov	r2, r0
 800e3a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e3a8:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800e3aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e3ac:	2b00      	cmp	r3, #0
 800e3ae:	d002      	beq.n	800e3b6 <prvInitialiseNewTask+0x12e>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800e3b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e3b2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e3b4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800e3b6:	bf00      	nop
 800e3b8:	3720      	adds	r7, #32
 800e3ba:	46bd      	mov	sp, r7
 800e3bc:	bd80      	pop	{r7, pc}
 800e3be:	bf00      	nop
 800e3c0:	20010014 	.word	0x20010014
 800e3c4:	2001007c 	.word	0x2001007c
 800e3c8:	200100e4 	.word	0x200100e4

0800e3cc <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800e3cc:	b580      	push	{r7, lr}
 800e3ce:	b082      	sub	sp, #8
 800e3d0:	af00      	add	r7, sp, #0
 800e3d2:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800e3d4:	f001 f8da 	bl	800f58c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800e3d8:	4b2a      	ldr	r3, [pc, #168]	@ (800e484 <prvAddNewTaskToReadyList+0xb8>)
 800e3da:	681b      	ldr	r3, [r3, #0]
 800e3dc:	3301      	adds	r3, #1
 800e3de:	4a29      	ldr	r2, [pc, #164]	@ (800e484 <prvAddNewTaskToReadyList+0xb8>)
 800e3e0:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800e3e2:	4b29      	ldr	r3, [pc, #164]	@ (800e488 <prvAddNewTaskToReadyList+0xbc>)
 800e3e4:	681b      	ldr	r3, [r3, #0]
 800e3e6:	2b00      	cmp	r3, #0
 800e3e8:	d109      	bne.n	800e3fe <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800e3ea:	4a27      	ldr	r2, [pc, #156]	@ (800e488 <prvAddNewTaskToReadyList+0xbc>)
 800e3ec:	687b      	ldr	r3, [r7, #4]
 800e3ee:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800e3f0:	4b24      	ldr	r3, [pc, #144]	@ (800e484 <prvAddNewTaskToReadyList+0xb8>)
 800e3f2:	681b      	ldr	r3, [r3, #0]
 800e3f4:	2b01      	cmp	r3, #1
 800e3f6:	d110      	bne.n	800e41a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800e3f8:	f000 fcac 	bl	800ed54 <prvInitialiseTaskLists>
 800e3fc:	e00d      	b.n	800e41a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800e3fe:	4b23      	ldr	r3, [pc, #140]	@ (800e48c <prvAddNewTaskToReadyList+0xc0>)
 800e400:	681b      	ldr	r3, [r3, #0]
 800e402:	2b00      	cmp	r3, #0
 800e404:	d109      	bne.n	800e41a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800e406:	4b20      	ldr	r3, [pc, #128]	@ (800e488 <prvAddNewTaskToReadyList+0xbc>)
 800e408:	681b      	ldr	r3, [r3, #0]
 800e40a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e40c:	687b      	ldr	r3, [r7, #4]
 800e40e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e410:	429a      	cmp	r2, r3
 800e412:	d802      	bhi.n	800e41a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800e414:	4a1c      	ldr	r2, [pc, #112]	@ (800e488 <prvAddNewTaskToReadyList+0xbc>)
 800e416:	687b      	ldr	r3, [r7, #4]
 800e418:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800e41a:	4b1d      	ldr	r3, [pc, #116]	@ (800e490 <prvAddNewTaskToReadyList+0xc4>)
 800e41c:	681b      	ldr	r3, [r3, #0]
 800e41e:	3301      	adds	r3, #1
 800e420:	4a1b      	ldr	r2, [pc, #108]	@ (800e490 <prvAddNewTaskToReadyList+0xc4>)
 800e422:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800e424:	687b      	ldr	r3, [r7, #4]
 800e426:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e428:	2201      	movs	r2, #1
 800e42a:	409a      	lsls	r2, r3
 800e42c:	4b19      	ldr	r3, [pc, #100]	@ (800e494 <prvAddNewTaskToReadyList+0xc8>)
 800e42e:	681b      	ldr	r3, [r3, #0]
 800e430:	4313      	orrs	r3, r2
 800e432:	4a18      	ldr	r2, [pc, #96]	@ (800e494 <prvAddNewTaskToReadyList+0xc8>)
 800e434:	6013      	str	r3, [r2, #0]
 800e436:	687b      	ldr	r3, [r7, #4]
 800e438:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e43a:	4613      	mov	r3, r2
 800e43c:	009b      	lsls	r3, r3, #2
 800e43e:	4413      	add	r3, r2
 800e440:	009b      	lsls	r3, r3, #2
 800e442:	4a15      	ldr	r2, [pc, #84]	@ (800e498 <prvAddNewTaskToReadyList+0xcc>)
 800e444:	441a      	add	r2, r3
 800e446:	687b      	ldr	r3, [r7, #4]
 800e448:	3304      	adds	r3, #4
 800e44a:	4619      	mov	r1, r3
 800e44c:	4610      	mov	r0, r2
 800e44e:	f7fe fdbd 	bl	800cfcc <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800e452:	f001 f8d1 	bl	800f5f8 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800e456:	4b0d      	ldr	r3, [pc, #52]	@ (800e48c <prvAddNewTaskToReadyList+0xc0>)
 800e458:	681b      	ldr	r3, [r3, #0]
 800e45a:	2b00      	cmp	r3, #0
 800e45c:	d00e      	beq.n	800e47c <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800e45e:	4b0a      	ldr	r3, [pc, #40]	@ (800e488 <prvAddNewTaskToReadyList+0xbc>)
 800e460:	681b      	ldr	r3, [r3, #0]
 800e462:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e464:	687b      	ldr	r3, [r7, #4]
 800e466:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e468:	429a      	cmp	r2, r3
 800e46a:	d207      	bcs.n	800e47c <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800e46c:	4b0b      	ldr	r3, [pc, #44]	@ (800e49c <prvAddNewTaskToReadyList+0xd0>)
 800e46e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e472:	601a      	str	r2, [r3, #0]
 800e474:	f3bf 8f4f 	dsb	sy
 800e478:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800e47c:	bf00      	nop
 800e47e:	3708      	adds	r7, #8
 800e480:	46bd      	mov	sp, r7
 800e482:	bd80      	pop	{r7, pc}
 800e484:	20005394 	.word	0x20005394
 800e488:	20005294 	.word	0x20005294
 800e48c:	200053a0 	.word	0x200053a0
 800e490:	200053b0 	.word	0x200053b0
 800e494:	2000539c 	.word	0x2000539c
 800e498:	20005298 	.word	0x20005298
 800e49c:	e000ed04 	.word	0xe000ed04

0800e4a0 <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
 800e4a0:	b580      	push	{r7, lr}
 800e4a2:	b084      	sub	sp, #16
 800e4a4:	af00      	add	r7, sp, #0
 800e4a6:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 800e4a8:	f001 f870 	bl	800f58c <vPortEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 800e4ac:	687b      	ldr	r3, [r7, #4]
 800e4ae:	2b00      	cmp	r3, #0
 800e4b0:	d102      	bne.n	800e4b8 <vTaskDelete+0x18>
 800e4b2:	4b3a      	ldr	r3, [pc, #232]	@ (800e59c <vTaskDelete+0xfc>)
 800e4b4:	681b      	ldr	r3, [r3, #0]
 800e4b6:	e000      	b.n	800e4ba <vTaskDelete+0x1a>
 800e4b8:	687b      	ldr	r3, [r7, #4]
 800e4ba:	60fb      	str	r3, [r7, #12]

			/* Remove task from the ready list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800e4bc:	68fb      	ldr	r3, [r7, #12]
 800e4be:	3304      	adds	r3, #4
 800e4c0:	4618      	mov	r0, r3
 800e4c2:	f7fe fde0 	bl	800d086 <uxListRemove>
 800e4c6:	4603      	mov	r3, r0
 800e4c8:	2b00      	cmp	r3, #0
 800e4ca:	d115      	bne.n	800e4f8 <vTaskDelete+0x58>
			{
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800e4cc:	68fb      	ldr	r3, [r7, #12]
 800e4ce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e4d0:	4933      	ldr	r1, [pc, #204]	@ (800e5a0 <vTaskDelete+0x100>)
 800e4d2:	4613      	mov	r3, r2
 800e4d4:	009b      	lsls	r3, r3, #2
 800e4d6:	4413      	add	r3, r2
 800e4d8:	009b      	lsls	r3, r3, #2
 800e4da:	440b      	add	r3, r1
 800e4dc:	681b      	ldr	r3, [r3, #0]
 800e4de:	2b00      	cmp	r3, #0
 800e4e0:	d10a      	bne.n	800e4f8 <vTaskDelete+0x58>
 800e4e2:	68fb      	ldr	r3, [r7, #12]
 800e4e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e4e6:	2201      	movs	r2, #1
 800e4e8:	fa02 f303 	lsl.w	r3, r2, r3
 800e4ec:	43da      	mvns	r2, r3
 800e4ee:	4b2d      	ldr	r3, [pc, #180]	@ (800e5a4 <vTaskDelete+0x104>)
 800e4f0:	681b      	ldr	r3, [r3, #0]
 800e4f2:	4013      	ands	r3, r2
 800e4f4:	4a2b      	ldr	r2, [pc, #172]	@ (800e5a4 <vTaskDelete+0x104>)
 800e4f6:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800e4f8:	68fb      	ldr	r3, [r7, #12]
 800e4fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e4fc:	2b00      	cmp	r3, #0
 800e4fe:	d004      	beq.n	800e50a <vTaskDelete+0x6a>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800e500:	68fb      	ldr	r3, [r7, #12]
 800e502:	3318      	adds	r3, #24
 800e504:	4618      	mov	r0, r3
 800e506:	f7fe fdbe 	bl	800d086 <uxListRemove>

			/* Increment the uxTaskNumber also so kernel aware debuggers can
			detect that the task lists need re-generating.  This is done before
			portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
			not return. */
			uxTaskNumber++;
 800e50a:	4b27      	ldr	r3, [pc, #156]	@ (800e5a8 <vTaskDelete+0x108>)
 800e50c:	681b      	ldr	r3, [r3, #0]
 800e50e:	3301      	adds	r3, #1
 800e510:	4a25      	ldr	r2, [pc, #148]	@ (800e5a8 <vTaskDelete+0x108>)
 800e512:	6013      	str	r3, [r2, #0]

			if( pxTCB == pxCurrentTCB )
 800e514:	4b21      	ldr	r3, [pc, #132]	@ (800e59c <vTaskDelete+0xfc>)
 800e516:	681b      	ldr	r3, [r3, #0]
 800e518:	68fa      	ldr	r2, [r7, #12]
 800e51a:	429a      	cmp	r2, r3
 800e51c:	d10b      	bne.n	800e536 <vTaskDelete+0x96>
				/* A task is deleting itself.  This cannot complete within the
				task itself, as a context switch to another task is required.
				Place the task in the termination list.  The idle task will
				check the termination list and free up any memory allocated by
				the scheduler for the TCB and stack of the deleted task. */
				vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 800e51e:	68fb      	ldr	r3, [r7, #12]
 800e520:	3304      	adds	r3, #4
 800e522:	4619      	mov	r1, r3
 800e524:	4821      	ldr	r0, [pc, #132]	@ (800e5ac <vTaskDelete+0x10c>)
 800e526:	f7fe fd51 	bl	800cfcc <vListInsertEnd>

				/* Increment the ucTasksDeleted variable so the idle task knows
				there is a task that has been deleted and that it should therefore
				check the xTasksWaitingTermination list. */
				++uxDeletedTasksWaitingCleanUp;
 800e52a:	4b21      	ldr	r3, [pc, #132]	@ (800e5b0 <vTaskDelete+0x110>)
 800e52c:	681b      	ldr	r3, [r3, #0]
 800e52e:	3301      	adds	r3, #1
 800e530:	4a1f      	ldr	r2, [pc, #124]	@ (800e5b0 <vTaskDelete+0x110>)
 800e532:	6013      	str	r3, [r2, #0]
 800e534:	e009      	b.n	800e54a <vTaskDelete+0xaa>
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
			}
			else
			{
				--uxCurrentNumberOfTasks;
 800e536:	4b1f      	ldr	r3, [pc, #124]	@ (800e5b4 <vTaskDelete+0x114>)
 800e538:	681b      	ldr	r3, [r3, #0]
 800e53a:	3b01      	subs	r3, #1
 800e53c:	4a1d      	ldr	r2, [pc, #116]	@ (800e5b4 <vTaskDelete+0x114>)
 800e53e:	6013      	str	r3, [r2, #0]
				prvDeleteTCB( pxTCB );
 800e540:	68f8      	ldr	r0, [r7, #12]
 800e542:	f000 fc75 	bl	800ee30 <prvDeleteTCB>

				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				prvResetNextTaskUnblockTime();
 800e546:	f000 fcab 	bl	800eea0 <prvResetNextTaskUnblockTime>
			}

			traceTASK_DELETE( pxTCB );
		}
		taskEXIT_CRITICAL();
 800e54a:	f001 f855 	bl	800f5f8 <vPortExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
 800e54e:	4b1a      	ldr	r3, [pc, #104]	@ (800e5b8 <vTaskDelete+0x118>)
 800e550:	681b      	ldr	r3, [r3, #0]
 800e552:	2b00      	cmp	r3, #0
 800e554:	d01e      	beq.n	800e594 <vTaskDelete+0xf4>
		{
			if( pxTCB == pxCurrentTCB )
 800e556:	4b11      	ldr	r3, [pc, #68]	@ (800e59c <vTaskDelete+0xfc>)
 800e558:	681b      	ldr	r3, [r3, #0]
 800e55a:	68fa      	ldr	r2, [r7, #12]
 800e55c:	429a      	cmp	r2, r3
 800e55e:	d119      	bne.n	800e594 <vTaskDelete+0xf4>
			{
				configASSERT( uxSchedulerSuspended == 0 );
 800e560:	4b16      	ldr	r3, [pc, #88]	@ (800e5bc <vTaskDelete+0x11c>)
 800e562:	681b      	ldr	r3, [r3, #0]
 800e564:	2b00      	cmp	r3, #0
 800e566:	d00d      	beq.n	800e584 <vTaskDelete+0xe4>
	__asm volatile
 800e568:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e56c:	b672      	cpsid	i
 800e56e:	f383 8811 	msr	BASEPRI, r3
 800e572:	f3bf 8f6f 	isb	sy
 800e576:	f3bf 8f4f 	dsb	sy
 800e57a:	b662      	cpsie	i
 800e57c:	60bb      	str	r3, [r7, #8]
}
 800e57e:	bf00      	nop
 800e580:	bf00      	nop
 800e582:	e7fd      	b.n	800e580 <vTaskDelete+0xe0>
				portYIELD_WITHIN_API();
 800e584:	4b0e      	ldr	r3, [pc, #56]	@ (800e5c0 <vTaskDelete+0x120>)
 800e586:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e58a:	601a      	str	r2, [r3, #0]
 800e58c:	f3bf 8f4f 	dsb	sy
 800e590:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800e594:	bf00      	nop
 800e596:	3710      	adds	r7, #16
 800e598:	46bd      	mov	sp, r7
 800e59a:	bd80      	pop	{r7, pc}
 800e59c:	20005294 	.word	0x20005294
 800e5a0:	20005298 	.word	0x20005298
 800e5a4:	2000539c 	.word	0x2000539c
 800e5a8:	200053b0 	.word	0x200053b0
 800e5ac:	20005368 	.word	0x20005368
 800e5b0:	2000537c 	.word	0x2000537c
 800e5b4:	20005394 	.word	0x20005394
 800e5b8:	200053a0 	.word	0x200053a0
 800e5bc:	200053bc 	.word	0x200053bc
 800e5c0:	e000ed04 	.word	0xe000ed04

0800e5c4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800e5c4:	b580      	push	{r7, lr}
 800e5c6:	b084      	sub	sp, #16
 800e5c8:	af00      	add	r7, sp, #0
 800e5ca:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800e5cc:	2300      	movs	r3, #0
 800e5ce:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800e5d0:	687b      	ldr	r3, [r7, #4]
 800e5d2:	2b00      	cmp	r3, #0
 800e5d4:	d01a      	beq.n	800e60c <vTaskDelay+0x48>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800e5d6:	4b15      	ldr	r3, [pc, #84]	@ (800e62c <vTaskDelay+0x68>)
 800e5d8:	681b      	ldr	r3, [r3, #0]
 800e5da:	2b00      	cmp	r3, #0
 800e5dc:	d00d      	beq.n	800e5fa <vTaskDelay+0x36>
	__asm volatile
 800e5de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e5e2:	b672      	cpsid	i
 800e5e4:	f383 8811 	msr	BASEPRI, r3
 800e5e8:	f3bf 8f6f 	isb	sy
 800e5ec:	f3bf 8f4f 	dsb	sy
 800e5f0:	b662      	cpsie	i
 800e5f2:	60bb      	str	r3, [r7, #8]
}
 800e5f4:	bf00      	nop
 800e5f6:	bf00      	nop
 800e5f8:	e7fd      	b.n	800e5f6 <vTaskDelay+0x32>
			vTaskSuspendAll();
 800e5fa:	f000 f889 	bl	800e710 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800e5fe:	2100      	movs	r1, #0
 800e600:	6878      	ldr	r0, [r7, #4]
 800e602:	f000 fe4b 	bl	800f29c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800e606:	f000 f891 	bl	800e72c <xTaskResumeAll>
 800e60a:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800e60c:	68fb      	ldr	r3, [r7, #12]
 800e60e:	2b00      	cmp	r3, #0
 800e610:	d107      	bne.n	800e622 <vTaskDelay+0x5e>
		{
			portYIELD_WITHIN_API();
 800e612:	4b07      	ldr	r3, [pc, #28]	@ (800e630 <vTaskDelay+0x6c>)
 800e614:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e618:	601a      	str	r2, [r3, #0]
 800e61a:	f3bf 8f4f 	dsb	sy
 800e61e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800e622:	bf00      	nop
 800e624:	3710      	adds	r7, #16
 800e626:	46bd      	mov	sp, r7
 800e628:	bd80      	pop	{r7, pc}
 800e62a:	bf00      	nop
 800e62c:	200053bc 	.word	0x200053bc
 800e630:	e000ed04 	.word	0xe000ed04

0800e634 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800e634:	b580      	push	{r7, lr}
 800e636:	b08a      	sub	sp, #40	@ 0x28
 800e638:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800e63a:	2300      	movs	r3, #0
 800e63c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800e63e:	2300      	movs	r3, #0
 800e640:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800e642:	463a      	mov	r2, r7
 800e644:	1d39      	adds	r1, r7, #4
 800e646:	f107 0308 	add.w	r3, r7, #8
 800e64a:	4618      	mov	r0, r3
 800e64c:	f7f2 fe58 	bl	8001300 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800e650:	6839      	ldr	r1, [r7, #0]
 800e652:	687b      	ldr	r3, [r7, #4]
 800e654:	68ba      	ldr	r2, [r7, #8]
 800e656:	9202      	str	r2, [sp, #8]
 800e658:	9301      	str	r3, [sp, #4]
 800e65a:	2300      	movs	r3, #0
 800e65c:	9300      	str	r3, [sp, #0]
 800e65e:	2300      	movs	r3, #0
 800e660:	460a      	mov	r2, r1
 800e662:	4923      	ldr	r1, [pc, #140]	@ (800e6f0 <vTaskStartScheduler+0xbc>)
 800e664:	4823      	ldr	r0, [pc, #140]	@ (800e6f4 <vTaskStartScheduler+0xc0>)
 800e666:	f7ff fd63 	bl	800e130 <xTaskCreateStatic>
 800e66a:	4603      	mov	r3, r0
 800e66c:	4a22      	ldr	r2, [pc, #136]	@ (800e6f8 <vTaskStartScheduler+0xc4>)
 800e66e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800e670:	4b21      	ldr	r3, [pc, #132]	@ (800e6f8 <vTaskStartScheduler+0xc4>)
 800e672:	681b      	ldr	r3, [r3, #0]
 800e674:	2b00      	cmp	r3, #0
 800e676:	d002      	beq.n	800e67e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800e678:	2301      	movs	r3, #1
 800e67a:	617b      	str	r3, [r7, #20]
 800e67c:	e001      	b.n	800e682 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800e67e:	2300      	movs	r3, #0
 800e680:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800e682:	697b      	ldr	r3, [r7, #20]
 800e684:	2b01      	cmp	r3, #1
 800e686:	d11d      	bne.n	800e6c4 <vTaskStartScheduler+0x90>
	__asm volatile
 800e688:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e68c:	b672      	cpsid	i
 800e68e:	f383 8811 	msr	BASEPRI, r3
 800e692:	f3bf 8f6f 	isb	sy
 800e696:	f3bf 8f4f 	dsb	sy
 800e69a:	b662      	cpsie	i
 800e69c:	613b      	str	r3, [r7, #16]
}
 800e69e:	bf00      	nop

		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800e6a0:	4b16      	ldr	r3, [pc, #88]	@ (800e6fc <vTaskStartScheduler+0xc8>)
 800e6a2:	681b      	ldr	r3, [r3, #0]
 800e6a4:	334c      	adds	r3, #76	@ 0x4c
 800e6a6:	4a16      	ldr	r2, [pc, #88]	@ (800e700 <vTaskStartScheduler+0xcc>)
 800e6a8:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800e6aa:	4b16      	ldr	r3, [pc, #88]	@ (800e704 <vTaskStartScheduler+0xd0>)
 800e6ac:	f04f 32ff 	mov.w	r2, #4294967295
 800e6b0:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800e6b2:	4b15      	ldr	r3, [pc, #84]	@ (800e708 <vTaskStartScheduler+0xd4>)
 800e6b4:	2201      	movs	r2, #1
 800e6b6:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800e6b8:	4b14      	ldr	r3, [pc, #80]	@ (800e70c <vTaskStartScheduler+0xd8>)
 800e6ba:	2200      	movs	r2, #0
 800e6bc:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800e6be:	f000 fee7 	bl	800f490 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800e6c2:	e011      	b.n	800e6e8 <vTaskStartScheduler+0xb4>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800e6c4:	697b      	ldr	r3, [r7, #20]
 800e6c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e6ca:	d10d      	bne.n	800e6e8 <vTaskStartScheduler+0xb4>
	__asm volatile
 800e6cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e6d0:	b672      	cpsid	i
 800e6d2:	f383 8811 	msr	BASEPRI, r3
 800e6d6:	f3bf 8f6f 	isb	sy
 800e6da:	f3bf 8f4f 	dsb	sy
 800e6de:	b662      	cpsie	i
 800e6e0:	60fb      	str	r3, [r7, #12]
}
 800e6e2:	bf00      	nop
 800e6e4:	bf00      	nop
 800e6e6:	e7fd      	b.n	800e6e4 <vTaskStartScheduler+0xb0>
}
 800e6e8:	bf00      	nop
 800e6ea:	3718      	adds	r7, #24
 800e6ec:	46bd      	mov	sp, r7
 800e6ee:	bd80      	pop	{r7, pc}
 800e6f0:	0801f4bc 	.word	0x0801f4bc
 800e6f4:	0800ed25 	.word	0x0800ed25
 800e6f8:	200053b8 	.word	0x200053b8
 800e6fc:	20005294 	.word	0x20005294
 800e700:	20000144 	.word	0x20000144
 800e704:	200053b4 	.word	0x200053b4
 800e708:	200053a0 	.word	0x200053a0
 800e70c:	20005398 	.word	0x20005398

0800e710 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800e710:	b480      	push	{r7}
 800e712:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 800e714:	4b04      	ldr	r3, [pc, #16]	@ (800e728 <vTaskSuspendAll+0x18>)
 800e716:	681b      	ldr	r3, [r3, #0]
 800e718:	3301      	adds	r3, #1
 800e71a:	4a03      	ldr	r2, [pc, #12]	@ (800e728 <vTaskSuspendAll+0x18>)
 800e71c:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 800e71e:	bf00      	nop
 800e720:	46bd      	mov	sp, r7
 800e722:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e726:	4770      	bx	lr
 800e728:	200053bc 	.word	0x200053bc

0800e72c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800e72c:	b580      	push	{r7, lr}
 800e72e:	b084      	sub	sp, #16
 800e730:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800e732:	2300      	movs	r3, #0
 800e734:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800e736:	2300      	movs	r3, #0
 800e738:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800e73a:	4b43      	ldr	r3, [pc, #268]	@ (800e848 <xTaskResumeAll+0x11c>)
 800e73c:	681b      	ldr	r3, [r3, #0]
 800e73e:	2b00      	cmp	r3, #0
 800e740:	d10d      	bne.n	800e75e <xTaskResumeAll+0x32>
	__asm volatile
 800e742:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e746:	b672      	cpsid	i
 800e748:	f383 8811 	msr	BASEPRI, r3
 800e74c:	f3bf 8f6f 	isb	sy
 800e750:	f3bf 8f4f 	dsb	sy
 800e754:	b662      	cpsie	i
 800e756:	603b      	str	r3, [r7, #0]
}
 800e758:	bf00      	nop
 800e75a:	bf00      	nop
 800e75c:	e7fd      	b.n	800e75a <xTaskResumeAll+0x2e>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800e75e:	f000 ff15 	bl	800f58c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800e762:	4b39      	ldr	r3, [pc, #228]	@ (800e848 <xTaskResumeAll+0x11c>)
 800e764:	681b      	ldr	r3, [r3, #0]
 800e766:	3b01      	subs	r3, #1
 800e768:	4a37      	ldr	r2, [pc, #220]	@ (800e848 <xTaskResumeAll+0x11c>)
 800e76a:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800e76c:	4b36      	ldr	r3, [pc, #216]	@ (800e848 <xTaskResumeAll+0x11c>)
 800e76e:	681b      	ldr	r3, [r3, #0]
 800e770:	2b00      	cmp	r3, #0
 800e772:	d161      	bne.n	800e838 <xTaskResumeAll+0x10c>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800e774:	4b35      	ldr	r3, [pc, #212]	@ (800e84c <xTaskResumeAll+0x120>)
 800e776:	681b      	ldr	r3, [r3, #0]
 800e778:	2b00      	cmp	r3, #0
 800e77a:	d05d      	beq.n	800e838 <xTaskResumeAll+0x10c>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800e77c:	e02e      	b.n	800e7dc <xTaskResumeAll+0xb0>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e77e:	4b34      	ldr	r3, [pc, #208]	@ (800e850 <xTaskResumeAll+0x124>)
 800e780:	68db      	ldr	r3, [r3, #12]
 800e782:	68db      	ldr	r3, [r3, #12]
 800e784:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800e786:	68fb      	ldr	r3, [r7, #12]
 800e788:	3318      	adds	r3, #24
 800e78a:	4618      	mov	r0, r3
 800e78c:	f7fe fc7b 	bl	800d086 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800e790:	68fb      	ldr	r3, [r7, #12]
 800e792:	3304      	adds	r3, #4
 800e794:	4618      	mov	r0, r3
 800e796:	f7fe fc76 	bl	800d086 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800e79a:	68fb      	ldr	r3, [r7, #12]
 800e79c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e79e:	2201      	movs	r2, #1
 800e7a0:	409a      	lsls	r2, r3
 800e7a2:	4b2c      	ldr	r3, [pc, #176]	@ (800e854 <xTaskResumeAll+0x128>)
 800e7a4:	681b      	ldr	r3, [r3, #0]
 800e7a6:	4313      	orrs	r3, r2
 800e7a8:	4a2a      	ldr	r2, [pc, #168]	@ (800e854 <xTaskResumeAll+0x128>)
 800e7aa:	6013      	str	r3, [r2, #0]
 800e7ac:	68fb      	ldr	r3, [r7, #12]
 800e7ae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e7b0:	4613      	mov	r3, r2
 800e7b2:	009b      	lsls	r3, r3, #2
 800e7b4:	4413      	add	r3, r2
 800e7b6:	009b      	lsls	r3, r3, #2
 800e7b8:	4a27      	ldr	r2, [pc, #156]	@ (800e858 <xTaskResumeAll+0x12c>)
 800e7ba:	441a      	add	r2, r3
 800e7bc:	68fb      	ldr	r3, [r7, #12]
 800e7be:	3304      	adds	r3, #4
 800e7c0:	4619      	mov	r1, r3
 800e7c2:	4610      	mov	r0, r2
 800e7c4:	f7fe fc02 	bl	800cfcc <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800e7c8:	68fb      	ldr	r3, [r7, #12]
 800e7ca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e7cc:	4b23      	ldr	r3, [pc, #140]	@ (800e85c <xTaskResumeAll+0x130>)
 800e7ce:	681b      	ldr	r3, [r3, #0]
 800e7d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e7d2:	429a      	cmp	r2, r3
 800e7d4:	d302      	bcc.n	800e7dc <xTaskResumeAll+0xb0>
					{
						xYieldPending = pdTRUE;
 800e7d6:	4b22      	ldr	r3, [pc, #136]	@ (800e860 <xTaskResumeAll+0x134>)
 800e7d8:	2201      	movs	r2, #1
 800e7da:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800e7dc:	4b1c      	ldr	r3, [pc, #112]	@ (800e850 <xTaskResumeAll+0x124>)
 800e7de:	681b      	ldr	r3, [r3, #0]
 800e7e0:	2b00      	cmp	r3, #0
 800e7e2:	d1cc      	bne.n	800e77e <xTaskResumeAll+0x52>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800e7e4:	68fb      	ldr	r3, [r7, #12]
 800e7e6:	2b00      	cmp	r3, #0
 800e7e8:	d001      	beq.n	800e7ee <xTaskResumeAll+0xc2>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800e7ea:	f000 fb59 	bl	800eea0 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800e7ee:	4b1d      	ldr	r3, [pc, #116]	@ (800e864 <xTaskResumeAll+0x138>)
 800e7f0:	681b      	ldr	r3, [r3, #0]
 800e7f2:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 800e7f4:	687b      	ldr	r3, [r7, #4]
 800e7f6:	2b00      	cmp	r3, #0
 800e7f8:	d010      	beq.n	800e81c <xTaskResumeAll+0xf0>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800e7fa:	f000 f859 	bl	800e8b0 <xTaskIncrementTick>
 800e7fe:	4603      	mov	r3, r0
 800e800:	2b00      	cmp	r3, #0
 800e802:	d002      	beq.n	800e80a <xTaskResumeAll+0xde>
							{
								xYieldPending = pdTRUE;
 800e804:	4b16      	ldr	r3, [pc, #88]	@ (800e860 <xTaskResumeAll+0x134>)
 800e806:	2201      	movs	r2, #1
 800e808:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 800e80a:	687b      	ldr	r3, [r7, #4]
 800e80c:	3b01      	subs	r3, #1
 800e80e:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800e810:	687b      	ldr	r3, [r7, #4]
 800e812:	2b00      	cmp	r3, #0
 800e814:	d1f1      	bne.n	800e7fa <xTaskResumeAll+0xce>

						uxPendedTicks = 0;
 800e816:	4b13      	ldr	r3, [pc, #76]	@ (800e864 <xTaskResumeAll+0x138>)
 800e818:	2200      	movs	r2, #0
 800e81a:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800e81c:	4b10      	ldr	r3, [pc, #64]	@ (800e860 <xTaskResumeAll+0x134>)
 800e81e:	681b      	ldr	r3, [r3, #0]
 800e820:	2b00      	cmp	r3, #0
 800e822:	d009      	beq.n	800e838 <xTaskResumeAll+0x10c>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800e824:	2301      	movs	r3, #1
 800e826:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800e828:	4b0f      	ldr	r3, [pc, #60]	@ (800e868 <xTaskResumeAll+0x13c>)
 800e82a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e82e:	601a      	str	r2, [r3, #0]
 800e830:	f3bf 8f4f 	dsb	sy
 800e834:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800e838:	f000 fede 	bl	800f5f8 <vPortExitCritical>

	return xAlreadyYielded;
 800e83c:	68bb      	ldr	r3, [r7, #8]
}
 800e83e:	4618      	mov	r0, r3
 800e840:	3710      	adds	r7, #16
 800e842:	46bd      	mov	sp, r7
 800e844:	bd80      	pop	{r7, pc}
 800e846:	bf00      	nop
 800e848:	200053bc 	.word	0x200053bc
 800e84c:	20005394 	.word	0x20005394
 800e850:	20005354 	.word	0x20005354
 800e854:	2000539c 	.word	0x2000539c
 800e858:	20005298 	.word	0x20005298
 800e85c:	20005294 	.word	0x20005294
 800e860:	200053a8 	.word	0x200053a8
 800e864:	200053a4 	.word	0x200053a4
 800e868:	e000ed04 	.word	0xe000ed04

0800e86c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800e86c:	b480      	push	{r7}
 800e86e:	b083      	sub	sp, #12
 800e870:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800e872:	4b05      	ldr	r3, [pc, #20]	@ (800e888 <xTaskGetTickCount+0x1c>)
 800e874:	681b      	ldr	r3, [r3, #0]
 800e876:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800e878:	687b      	ldr	r3, [r7, #4]
}
 800e87a:	4618      	mov	r0, r3
 800e87c:	370c      	adds	r7, #12
 800e87e:	46bd      	mov	sp, r7
 800e880:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e884:	4770      	bx	lr
 800e886:	bf00      	nop
 800e888:	20005398 	.word	0x20005398

0800e88c <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 800e88c:	b580      	push	{r7, lr}
 800e88e:	b082      	sub	sp, #8
 800e890:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800e892:	f000 ff63 	bl	800f75c <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 800e896:	2300      	movs	r3, #0
 800e898:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 800e89a:	4b04      	ldr	r3, [pc, #16]	@ (800e8ac <xTaskGetTickCountFromISR+0x20>)
 800e89c:	681b      	ldr	r3, [r3, #0]
 800e89e:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800e8a0:	683b      	ldr	r3, [r7, #0]
}
 800e8a2:	4618      	mov	r0, r3
 800e8a4:	3708      	adds	r7, #8
 800e8a6:	46bd      	mov	sp, r7
 800e8a8:	bd80      	pop	{r7, pc}
 800e8aa:	bf00      	nop
 800e8ac:	20005398 	.word	0x20005398

0800e8b0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800e8b0:	b580      	push	{r7, lr}
 800e8b2:	b086      	sub	sp, #24
 800e8b4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800e8b6:	2300      	movs	r3, #0
 800e8b8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800e8ba:	4b50      	ldr	r3, [pc, #320]	@ (800e9fc <xTaskIncrementTick+0x14c>)
 800e8bc:	681b      	ldr	r3, [r3, #0]
 800e8be:	2b00      	cmp	r3, #0
 800e8c0:	f040 808b 	bne.w	800e9da <xTaskIncrementTick+0x12a>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800e8c4:	4b4e      	ldr	r3, [pc, #312]	@ (800ea00 <xTaskIncrementTick+0x150>)
 800e8c6:	681b      	ldr	r3, [r3, #0]
 800e8c8:	3301      	adds	r3, #1
 800e8ca:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800e8cc:	4a4c      	ldr	r2, [pc, #304]	@ (800ea00 <xTaskIncrementTick+0x150>)
 800e8ce:	693b      	ldr	r3, [r7, #16]
 800e8d0:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800e8d2:	693b      	ldr	r3, [r7, #16]
 800e8d4:	2b00      	cmp	r3, #0
 800e8d6:	d123      	bne.n	800e920 <xTaskIncrementTick+0x70>
		{
			taskSWITCH_DELAYED_LISTS();
 800e8d8:	4b4a      	ldr	r3, [pc, #296]	@ (800ea04 <xTaskIncrementTick+0x154>)
 800e8da:	681b      	ldr	r3, [r3, #0]
 800e8dc:	681b      	ldr	r3, [r3, #0]
 800e8de:	2b00      	cmp	r3, #0
 800e8e0:	d00d      	beq.n	800e8fe <xTaskIncrementTick+0x4e>
	__asm volatile
 800e8e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800e8e6:	b672      	cpsid	i
 800e8e8:	f383 8811 	msr	BASEPRI, r3
 800e8ec:	f3bf 8f6f 	isb	sy
 800e8f0:	f3bf 8f4f 	dsb	sy
 800e8f4:	b662      	cpsie	i
 800e8f6:	603b      	str	r3, [r7, #0]
}
 800e8f8:	bf00      	nop
 800e8fa:	bf00      	nop
 800e8fc:	e7fd      	b.n	800e8fa <xTaskIncrementTick+0x4a>
 800e8fe:	4b41      	ldr	r3, [pc, #260]	@ (800ea04 <xTaskIncrementTick+0x154>)
 800e900:	681b      	ldr	r3, [r3, #0]
 800e902:	60fb      	str	r3, [r7, #12]
 800e904:	4b40      	ldr	r3, [pc, #256]	@ (800ea08 <xTaskIncrementTick+0x158>)
 800e906:	681b      	ldr	r3, [r3, #0]
 800e908:	4a3e      	ldr	r2, [pc, #248]	@ (800ea04 <xTaskIncrementTick+0x154>)
 800e90a:	6013      	str	r3, [r2, #0]
 800e90c:	4a3e      	ldr	r2, [pc, #248]	@ (800ea08 <xTaskIncrementTick+0x158>)
 800e90e:	68fb      	ldr	r3, [r7, #12]
 800e910:	6013      	str	r3, [r2, #0]
 800e912:	4b3e      	ldr	r3, [pc, #248]	@ (800ea0c <xTaskIncrementTick+0x15c>)
 800e914:	681b      	ldr	r3, [r3, #0]
 800e916:	3301      	adds	r3, #1
 800e918:	4a3c      	ldr	r2, [pc, #240]	@ (800ea0c <xTaskIncrementTick+0x15c>)
 800e91a:	6013      	str	r3, [r2, #0]
 800e91c:	f000 fac0 	bl	800eea0 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800e920:	4b3b      	ldr	r3, [pc, #236]	@ (800ea10 <xTaskIncrementTick+0x160>)
 800e922:	681b      	ldr	r3, [r3, #0]
 800e924:	693a      	ldr	r2, [r7, #16]
 800e926:	429a      	cmp	r2, r3
 800e928:	d348      	bcc.n	800e9bc <xTaskIncrementTick+0x10c>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800e92a:	4b36      	ldr	r3, [pc, #216]	@ (800ea04 <xTaskIncrementTick+0x154>)
 800e92c:	681b      	ldr	r3, [r3, #0]
 800e92e:	681b      	ldr	r3, [r3, #0]
 800e930:	2b00      	cmp	r3, #0
 800e932:	d104      	bne.n	800e93e <xTaskIncrementTick+0x8e>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800e934:	4b36      	ldr	r3, [pc, #216]	@ (800ea10 <xTaskIncrementTick+0x160>)
 800e936:	f04f 32ff 	mov.w	r2, #4294967295
 800e93a:	601a      	str	r2, [r3, #0]
					break;
 800e93c:	e03e      	b.n	800e9bc <xTaskIncrementTick+0x10c>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e93e:	4b31      	ldr	r3, [pc, #196]	@ (800ea04 <xTaskIncrementTick+0x154>)
 800e940:	681b      	ldr	r3, [r3, #0]
 800e942:	68db      	ldr	r3, [r3, #12]
 800e944:	68db      	ldr	r3, [r3, #12]
 800e946:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800e948:	68bb      	ldr	r3, [r7, #8]
 800e94a:	685b      	ldr	r3, [r3, #4]
 800e94c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800e94e:	693a      	ldr	r2, [r7, #16]
 800e950:	687b      	ldr	r3, [r7, #4]
 800e952:	429a      	cmp	r2, r3
 800e954:	d203      	bcs.n	800e95e <xTaskIncrementTick+0xae>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800e956:	4a2e      	ldr	r2, [pc, #184]	@ (800ea10 <xTaskIncrementTick+0x160>)
 800e958:	687b      	ldr	r3, [r7, #4]
 800e95a:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800e95c:	e02e      	b.n	800e9bc <xTaskIncrementTick+0x10c>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800e95e:	68bb      	ldr	r3, [r7, #8]
 800e960:	3304      	adds	r3, #4
 800e962:	4618      	mov	r0, r3
 800e964:	f7fe fb8f 	bl	800d086 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800e968:	68bb      	ldr	r3, [r7, #8]
 800e96a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e96c:	2b00      	cmp	r3, #0
 800e96e:	d004      	beq.n	800e97a <xTaskIncrementTick+0xca>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800e970:	68bb      	ldr	r3, [r7, #8]
 800e972:	3318      	adds	r3, #24
 800e974:	4618      	mov	r0, r3
 800e976:	f7fe fb86 	bl	800d086 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800e97a:	68bb      	ldr	r3, [r7, #8]
 800e97c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e97e:	2201      	movs	r2, #1
 800e980:	409a      	lsls	r2, r3
 800e982:	4b24      	ldr	r3, [pc, #144]	@ (800ea14 <xTaskIncrementTick+0x164>)
 800e984:	681b      	ldr	r3, [r3, #0]
 800e986:	4313      	orrs	r3, r2
 800e988:	4a22      	ldr	r2, [pc, #136]	@ (800ea14 <xTaskIncrementTick+0x164>)
 800e98a:	6013      	str	r3, [r2, #0]
 800e98c:	68bb      	ldr	r3, [r7, #8]
 800e98e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e990:	4613      	mov	r3, r2
 800e992:	009b      	lsls	r3, r3, #2
 800e994:	4413      	add	r3, r2
 800e996:	009b      	lsls	r3, r3, #2
 800e998:	4a1f      	ldr	r2, [pc, #124]	@ (800ea18 <xTaskIncrementTick+0x168>)
 800e99a:	441a      	add	r2, r3
 800e99c:	68bb      	ldr	r3, [r7, #8]
 800e99e:	3304      	adds	r3, #4
 800e9a0:	4619      	mov	r1, r3
 800e9a2:	4610      	mov	r0, r2
 800e9a4:	f7fe fb12 	bl	800cfcc <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800e9a8:	68bb      	ldr	r3, [r7, #8]
 800e9aa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e9ac:	4b1b      	ldr	r3, [pc, #108]	@ (800ea1c <xTaskIncrementTick+0x16c>)
 800e9ae:	681b      	ldr	r3, [r3, #0]
 800e9b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e9b2:	429a      	cmp	r2, r3
 800e9b4:	d3b9      	bcc.n	800e92a <xTaskIncrementTick+0x7a>
						{
							xSwitchRequired = pdTRUE;
 800e9b6:	2301      	movs	r3, #1
 800e9b8:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800e9ba:	e7b6      	b.n	800e92a <xTaskIncrementTick+0x7a>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800e9bc:	4b17      	ldr	r3, [pc, #92]	@ (800ea1c <xTaskIncrementTick+0x16c>)
 800e9be:	681b      	ldr	r3, [r3, #0]
 800e9c0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e9c2:	4915      	ldr	r1, [pc, #84]	@ (800ea18 <xTaskIncrementTick+0x168>)
 800e9c4:	4613      	mov	r3, r2
 800e9c6:	009b      	lsls	r3, r3, #2
 800e9c8:	4413      	add	r3, r2
 800e9ca:	009b      	lsls	r3, r3, #2
 800e9cc:	440b      	add	r3, r1
 800e9ce:	681b      	ldr	r3, [r3, #0]
 800e9d0:	2b01      	cmp	r3, #1
 800e9d2:	d907      	bls.n	800e9e4 <xTaskIncrementTick+0x134>
			{
				xSwitchRequired = pdTRUE;
 800e9d4:	2301      	movs	r3, #1
 800e9d6:	617b      	str	r3, [r7, #20]
 800e9d8:	e004      	b.n	800e9e4 <xTaskIncrementTick+0x134>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 800e9da:	4b11      	ldr	r3, [pc, #68]	@ (800ea20 <xTaskIncrementTick+0x170>)
 800e9dc:	681b      	ldr	r3, [r3, #0]
 800e9de:	3301      	adds	r3, #1
 800e9e0:	4a0f      	ldr	r2, [pc, #60]	@ (800ea20 <xTaskIncrementTick+0x170>)
 800e9e2:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 800e9e4:	4b0f      	ldr	r3, [pc, #60]	@ (800ea24 <xTaskIncrementTick+0x174>)
 800e9e6:	681b      	ldr	r3, [r3, #0]
 800e9e8:	2b00      	cmp	r3, #0
 800e9ea:	d001      	beq.n	800e9f0 <xTaskIncrementTick+0x140>
		{
			xSwitchRequired = pdTRUE;
 800e9ec:	2301      	movs	r3, #1
 800e9ee:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800e9f0:	697b      	ldr	r3, [r7, #20]
}
 800e9f2:	4618      	mov	r0, r3
 800e9f4:	3718      	adds	r7, #24
 800e9f6:	46bd      	mov	sp, r7
 800e9f8:	bd80      	pop	{r7, pc}
 800e9fa:	bf00      	nop
 800e9fc:	200053bc 	.word	0x200053bc
 800ea00:	20005398 	.word	0x20005398
 800ea04:	2000534c 	.word	0x2000534c
 800ea08:	20005350 	.word	0x20005350
 800ea0c:	200053ac 	.word	0x200053ac
 800ea10:	200053b4 	.word	0x200053b4
 800ea14:	2000539c 	.word	0x2000539c
 800ea18:	20005298 	.word	0x20005298
 800ea1c:	20005294 	.word	0x20005294
 800ea20:	200053a4 	.word	0x200053a4
 800ea24:	200053a8 	.word	0x200053a8

0800ea28 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800ea28:	b480      	push	{r7}
 800ea2a:	b087      	sub	sp, #28
 800ea2c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800ea2e:	4b2b      	ldr	r3, [pc, #172]	@ (800eadc <vTaskSwitchContext+0xb4>)
 800ea30:	681b      	ldr	r3, [r3, #0]
 800ea32:	2b00      	cmp	r3, #0
 800ea34:	d003      	beq.n	800ea3e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800ea36:	4b2a      	ldr	r3, [pc, #168]	@ (800eae0 <vTaskSwitchContext+0xb8>)
 800ea38:	2201      	movs	r2, #1
 800ea3a:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800ea3c:	e047      	b.n	800eace <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 800ea3e:	4b28      	ldr	r3, [pc, #160]	@ (800eae0 <vTaskSwitchContext+0xb8>)
 800ea40:	2200      	movs	r2, #0
 800ea42:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ea44:	4b27      	ldr	r3, [pc, #156]	@ (800eae4 <vTaskSwitchContext+0xbc>)
 800ea46:	681b      	ldr	r3, [r3, #0]
 800ea48:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800ea4a:	68fb      	ldr	r3, [r7, #12]
 800ea4c:	fab3 f383 	clz	r3, r3
 800ea50:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800ea52:	7afb      	ldrb	r3, [r7, #11]
 800ea54:	f1c3 031f 	rsb	r3, r3, #31
 800ea58:	617b      	str	r3, [r7, #20]
 800ea5a:	4923      	ldr	r1, [pc, #140]	@ (800eae8 <vTaskSwitchContext+0xc0>)
 800ea5c:	697a      	ldr	r2, [r7, #20]
 800ea5e:	4613      	mov	r3, r2
 800ea60:	009b      	lsls	r3, r3, #2
 800ea62:	4413      	add	r3, r2
 800ea64:	009b      	lsls	r3, r3, #2
 800ea66:	440b      	add	r3, r1
 800ea68:	681b      	ldr	r3, [r3, #0]
 800ea6a:	2b00      	cmp	r3, #0
 800ea6c:	d10d      	bne.n	800ea8a <vTaskSwitchContext+0x62>
	__asm volatile
 800ea6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ea72:	b672      	cpsid	i
 800ea74:	f383 8811 	msr	BASEPRI, r3
 800ea78:	f3bf 8f6f 	isb	sy
 800ea7c:	f3bf 8f4f 	dsb	sy
 800ea80:	b662      	cpsie	i
 800ea82:	607b      	str	r3, [r7, #4]
}
 800ea84:	bf00      	nop
 800ea86:	bf00      	nop
 800ea88:	e7fd      	b.n	800ea86 <vTaskSwitchContext+0x5e>
 800ea8a:	697a      	ldr	r2, [r7, #20]
 800ea8c:	4613      	mov	r3, r2
 800ea8e:	009b      	lsls	r3, r3, #2
 800ea90:	4413      	add	r3, r2
 800ea92:	009b      	lsls	r3, r3, #2
 800ea94:	4a14      	ldr	r2, [pc, #80]	@ (800eae8 <vTaskSwitchContext+0xc0>)
 800ea96:	4413      	add	r3, r2
 800ea98:	613b      	str	r3, [r7, #16]
 800ea9a:	693b      	ldr	r3, [r7, #16]
 800ea9c:	685b      	ldr	r3, [r3, #4]
 800ea9e:	685a      	ldr	r2, [r3, #4]
 800eaa0:	693b      	ldr	r3, [r7, #16]
 800eaa2:	605a      	str	r2, [r3, #4]
 800eaa4:	693b      	ldr	r3, [r7, #16]
 800eaa6:	685a      	ldr	r2, [r3, #4]
 800eaa8:	693b      	ldr	r3, [r7, #16]
 800eaaa:	3308      	adds	r3, #8
 800eaac:	429a      	cmp	r2, r3
 800eaae:	d104      	bne.n	800eaba <vTaskSwitchContext+0x92>
 800eab0:	693b      	ldr	r3, [r7, #16]
 800eab2:	685b      	ldr	r3, [r3, #4]
 800eab4:	685a      	ldr	r2, [r3, #4]
 800eab6:	693b      	ldr	r3, [r7, #16]
 800eab8:	605a      	str	r2, [r3, #4]
 800eaba:	693b      	ldr	r3, [r7, #16]
 800eabc:	685b      	ldr	r3, [r3, #4]
 800eabe:	68db      	ldr	r3, [r3, #12]
 800eac0:	4a0a      	ldr	r2, [pc, #40]	@ (800eaec <vTaskSwitchContext+0xc4>)
 800eac2:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800eac4:	4b09      	ldr	r3, [pc, #36]	@ (800eaec <vTaskSwitchContext+0xc4>)
 800eac6:	681b      	ldr	r3, [r3, #0]
 800eac8:	334c      	adds	r3, #76	@ 0x4c
 800eaca:	4a09      	ldr	r2, [pc, #36]	@ (800eaf0 <vTaskSwitchContext+0xc8>)
 800eacc:	6013      	str	r3, [r2, #0]
}
 800eace:	bf00      	nop
 800ead0:	371c      	adds	r7, #28
 800ead2:	46bd      	mov	sp, r7
 800ead4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ead8:	4770      	bx	lr
 800eada:	bf00      	nop
 800eadc:	200053bc 	.word	0x200053bc
 800eae0:	200053a8 	.word	0x200053a8
 800eae4:	2000539c 	.word	0x2000539c
 800eae8:	20005298 	.word	0x20005298
 800eaec:	20005294 	.word	0x20005294
 800eaf0:	20000144 	.word	0x20000144

0800eaf4 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800eaf4:	b580      	push	{r7, lr}
 800eaf6:	b084      	sub	sp, #16
 800eaf8:	af00      	add	r7, sp, #0
 800eafa:	6078      	str	r0, [r7, #4]
 800eafc:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800eafe:	687b      	ldr	r3, [r7, #4]
 800eb00:	2b00      	cmp	r3, #0
 800eb02:	d10d      	bne.n	800eb20 <vTaskPlaceOnEventList+0x2c>
	__asm volatile
 800eb04:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800eb08:	b672      	cpsid	i
 800eb0a:	f383 8811 	msr	BASEPRI, r3
 800eb0e:	f3bf 8f6f 	isb	sy
 800eb12:	f3bf 8f4f 	dsb	sy
 800eb16:	b662      	cpsie	i
 800eb18:	60fb      	str	r3, [r7, #12]
}
 800eb1a:	bf00      	nop
 800eb1c:	bf00      	nop
 800eb1e:	e7fd      	b.n	800eb1c <vTaskPlaceOnEventList+0x28>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800eb20:	4b07      	ldr	r3, [pc, #28]	@ (800eb40 <vTaskPlaceOnEventList+0x4c>)
 800eb22:	681b      	ldr	r3, [r3, #0]
 800eb24:	3318      	adds	r3, #24
 800eb26:	4619      	mov	r1, r3
 800eb28:	6878      	ldr	r0, [r7, #4]
 800eb2a:	f7fe fa73 	bl	800d014 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800eb2e:	2101      	movs	r1, #1
 800eb30:	6838      	ldr	r0, [r7, #0]
 800eb32:	f000 fbb3 	bl	800f29c <prvAddCurrentTaskToDelayedList>
}
 800eb36:	bf00      	nop
 800eb38:	3710      	adds	r7, #16
 800eb3a:	46bd      	mov	sp, r7
 800eb3c:	bd80      	pop	{r7, pc}
 800eb3e:	bf00      	nop
 800eb40:	20005294 	.word	0x20005294

0800eb44 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800eb44:	b580      	push	{r7, lr}
 800eb46:	b086      	sub	sp, #24
 800eb48:	af00      	add	r7, sp, #0
 800eb4a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800eb4c:	687b      	ldr	r3, [r7, #4]
 800eb4e:	68db      	ldr	r3, [r3, #12]
 800eb50:	68db      	ldr	r3, [r3, #12]
 800eb52:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800eb54:	693b      	ldr	r3, [r7, #16]
 800eb56:	2b00      	cmp	r3, #0
 800eb58:	d10d      	bne.n	800eb76 <xTaskRemoveFromEventList+0x32>
	__asm volatile
 800eb5a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800eb5e:	b672      	cpsid	i
 800eb60:	f383 8811 	msr	BASEPRI, r3
 800eb64:	f3bf 8f6f 	isb	sy
 800eb68:	f3bf 8f4f 	dsb	sy
 800eb6c:	b662      	cpsie	i
 800eb6e:	60fb      	str	r3, [r7, #12]
}
 800eb70:	bf00      	nop
 800eb72:	bf00      	nop
 800eb74:	e7fd      	b.n	800eb72 <xTaskRemoveFromEventList+0x2e>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800eb76:	693b      	ldr	r3, [r7, #16]
 800eb78:	3318      	adds	r3, #24
 800eb7a:	4618      	mov	r0, r3
 800eb7c:	f7fe fa83 	bl	800d086 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800eb80:	4b1d      	ldr	r3, [pc, #116]	@ (800ebf8 <xTaskRemoveFromEventList+0xb4>)
 800eb82:	681b      	ldr	r3, [r3, #0]
 800eb84:	2b00      	cmp	r3, #0
 800eb86:	d11c      	bne.n	800ebc2 <xTaskRemoveFromEventList+0x7e>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800eb88:	693b      	ldr	r3, [r7, #16]
 800eb8a:	3304      	adds	r3, #4
 800eb8c:	4618      	mov	r0, r3
 800eb8e:	f7fe fa7a 	bl	800d086 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800eb92:	693b      	ldr	r3, [r7, #16]
 800eb94:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800eb96:	2201      	movs	r2, #1
 800eb98:	409a      	lsls	r2, r3
 800eb9a:	4b18      	ldr	r3, [pc, #96]	@ (800ebfc <xTaskRemoveFromEventList+0xb8>)
 800eb9c:	681b      	ldr	r3, [r3, #0]
 800eb9e:	4313      	orrs	r3, r2
 800eba0:	4a16      	ldr	r2, [pc, #88]	@ (800ebfc <xTaskRemoveFromEventList+0xb8>)
 800eba2:	6013      	str	r3, [r2, #0]
 800eba4:	693b      	ldr	r3, [r7, #16]
 800eba6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800eba8:	4613      	mov	r3, r2
 800ebaa:	009b      	lsls	r3, r3, #2
 800ebac:	4413      	add	r3, r2
 800ebae:	009b      	lsls	r3, r3, #2
 800ebb0:	4a13      	ldr	r2, [pc, #76]	@ (800ec00 <xTaskRemoveFromEventList+0xbc>)
 800ebb2:	441a      	add	r2, r3
 800ebb4:	693b      	ldr	r3, [r7, #16]
 800ebb6:	3304      	adds	r3, #4
 800ebb8:	4619      	mov	r1, r3
 800ebba:	4610      	mov	r0, r2
 800ebbc:	f7fe fa06 	bl	800cfcc <vListInsertEnd>
 800ebc0:	e005      	b.n	800ebce <xTaskRemoveFromEventList+0x8a>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800ebc2:	693b      	ldr	r3, [r7, #16]
 800ebc4:	3318      	adds	r3, #24
 800ebc6:	4619      	mov	r1, r3
 800ebc8:	480e      	ldr	r0, [pc, #56]	@ (800ec04 <xTaskRemoveFromEventList+0xc0>)
 800ebca:	f7fe f9ff 	bl	800cfcc <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800ebce:	693b      	ldr	r3, [r7, #16]
 800ebd0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ebd2:	4b0d      	ldr	r3, [pc, #52]	@ (800ec08 <xTaskRemoveFromEventList+0xc4>)
 800ebd4:	681b      	ldr	r3, [r3, #0]
 800ebd6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ebd8:	429a      	cmp	r2, r3
 800ebda:	d905      	bls.n	800ebe8 <xTaskRemoveFromEventList+0xa4>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800ebdc:	2301      	movs	r3, #1
 800ebde:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800ebe0:	4b0a      	ldr	r3, [pc, #40]	@ (800ec0c <xTaskRemoveFromEventList+0xc8>)
 800ebe2:	2201      	movs	r2, #1
 800ebe4:	601a      	str	r2, [r3, #0]
 800ebe6:	e001      	b.n	800ebec <xTaskRemoveFromEventList+0xa8>
	}
	else
	{
		xReturn = pdFALSE;
 800ebe8:	2300      	movs	r3, #0
 800ebea:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800ebec:	697b      	ldr	r3, [r7, #20]
}
 800ebee:	4618      	mov	r0, r3
 800ebf0:	3718      	adds	r7, #24
 800ebf2:	46bd      	mov	sp, r7
 800ebf4:	bd80      	pop	{r7, pc}
 800ebf6:	bf00      	nop
 800ebf8:	200053bc 	.word	0x200053bc
 800ebfc:	2000539c 	.word	0x2000539c
 800ec00:	20005298 	.word	0x20005298
 800ec04:	20005354 	.word	0x20005354
 800ec08:	20005294 	.word	0x20005294
 800ec0c:	200053a8 	.word	0x200053a8

0800ec10 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800ec10:	b480      	push	{r7}
 800ec12:	b083      	sub	sp, #12
 800ec14:	af00      	add	r7, sp, #0
 800ec16:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800ec18:	4b06      	ldr	r3, [pc, #24]	@ (800ec34 <vTaskInternalSetTimeOutState+0x24>)
 800ec1a:	681a      	ldr	r2, [r3, #0]
 800ec1c:	687b      	ldr	r3, [r7, #4]
 800ec1e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800ec20:	4b05      	ldr	r3, [pc, #20]	@ (800ec38 <vTaskInternalSetTimeOutState+0x28>)
 800ec22:	681a      	ldr	r2, [r3, #0]
 800ec24:	687b      	ldr	r3, [r7, #4]
 800ec26:	605a      	str	r2, [r3, #4]
}
 800ec28:	bf00      	nop
 800ec2a:	370c      	adds	r7, #12
 800ec2c:	46bd      	mov	sp, r7
 800ec2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec32:	4770      	bx	lr
 800ec34:	200053ac 	.word	0x200053ac
 800ec38:	20005398 	.word	0x20005398

0800ec3c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800ec3c:	b580      	push	{r7, lr}
 800ec3e:	b088      	sub	sp, #32
 800ec40:	af00      	add	r7, sp, #0
 800ec42:	6078      	str	r0, [r7, #4]
 800ec44:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800ec46:	687b      	ldr	r3, [r7, #4]
 800ec48:	2b00      	cmp	r3, #0
 800ec4a:	d10d      	bne.n	800ec68 <xTaskCheckForTimeOut+0x2c>
	__asm volatile
 800ec4c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ec50:	b672      	cpsid	i
 800ec52:	f383 8811 	msr	BASEPRI, r3
 800ec56:	f3bf 8f6f 	isb	sy
 800ec5a:	f3bf 8f4f 	dsb	sy
 800ec5e:	b662      	cpsie	i
 800ec60:	613b      	str	r3, [r7, #16]
}
 800ec62:	bf00      	nop
 800ec64:	bf00      	nop
 800ec66:	e7fd      	b.n	800ec64 <xTaskCheckForTimeOut+0x28>
	configASSERT( pxTicksToWait );
 800ec68:	683b      	ldr	r3, [r7, #0]
 800ec6a:	2b00      	cmp	r3, #0
 800ec6c:	d10d      	bne.n	800ec8a <xTaskCheckForTimeOut+0x4e>
	__asm volatile
 800ec6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ec72:	b672      	cpsid	i
 800ec74:	f383 8811 	msr	BASEPRI, r3
 800ec78:	f3bf 8f6f 	isb	sy
 800ec7c:	f3bf 8f4f 	dsb	sy
 800ec80:	b662      	cpsie	i
 800ec82:	60fb      	str	r3, [r7, #12]
}
 800ec84:	bf00      	nop
 800ec86:	bf00      	nop
 800ec88:	e7fd      	b.n	800ec86 <xTaskCheckForTimeOut+0x4a>

	taskENTER_CRITICAL();
 800ec8a:	f000 fc7f 	bl	800f58c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800ec8e:	4b1d      	ldr	r3, [pc, #116]	@ (800ed04 <xTaskCheckForTimeOut+0xc8>)
 800ec90:	681b      	ldr	r3, [r3, #0]
 800ec92:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800ec94:	687b      	ldr	r3, [r7, #4]
 800ec96:	685b      	ldr	r3, [r3, #4]
 800ec98:	69ba      	ldr	r2, [r7, #24]
 800ec9a:	1ad3      	subs	r3, r2, r3
 800ec9c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800ec9e:	683b      	ldr	r3, [r7, #0]
 800eca0:	681b      	ldr	r3, [r3, #0]
 800eca2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800eca6:	d102      	bne.n	800ecae <xTaskCheckForTimeOut+0x72>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800eca8:	2300      	movs	r3, #0
 800ecaa:	61fb      	str	r3, [r7, #28]
 800ecac:	e023      	b.n	800ecf6 <xTaskCheckForTimeOut+0xba>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800ecae:	687b      	ldr	r3, [r7, #4]
 800ecb0:	681a      	ldr	r2, [r3, #0]
 800ecb2:	4b15      	ldr	r3, [pc, #84]	@ (800ed08 <xTaskCheckForTimeOut+0xcc>)
 800ecb4:	681b      	ldr	r3, [r3, #0]
 800ecb6:	429a      	cmp	r2, r3
 800ecb8:	d007      	beq.n	800ecca <xTaskCheckForTimeOut+0x8e>
 800ecba:	687b      	ldr	r3, [r7, #4]
 800ecbc:	685b      	ldr	r3, [r3, #4]
 800ecbe:	69ba      	ldr	r2, [r7, #24]
 800ecc0:	429a      	cmp	r2, r3
 800ecc2:	d302      	bcc.n	800ecca <xTaskCheckForTimeOut+0x8e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800ecc4:	2301      	movs	r3, #1
 800ecc6:	61fb      	str	r3, [r7, #28]
 800ecc8:	e015      	b.n	800ecf6 <xTaskCheckForTimeOut+0xba>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800ecca:	683b      	ldr	r3, [r7, #0]
 800eccc:	681b      	ldr	r3, [r3, #0]
 800ecce:	697a      	ldr	r2, [r7, #20]
 800ecd0:	429a      	cmp	r2, r3
 800ecd2:	d20b      	bcs.n	800ecec <xTaskCheckForTimeOut+0xb0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800ecd4:	683b      	ldr	r3, [r7, #0]
 800ecd6:	681a      	ldr	r2, [r3, #0]
 800ecd8:	697b      	ldr	r3, [r7, #20]
 800ecda:	1ad2      	subs	r2, r2, r3
 800ecdc:	683b      	ldr	r3, [r7, #0]
 800ecde:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800ece0:	6878      	ldr	r0, [r7, #4]
 800ece2:	f7ff ff95 	bl	800ec10 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800ece6:	2300      	movs	r3, #0
 800ece8:	61fb      	str	r3, [r7, #28]
 800ecea:	e004      	b.n	800ecf6 <xTaskCheckForTimeOut+0xba>
		}
		else
		{
			*pxTicksToWait = 0;
 800ecec:	683b      	ldr	r3, [r7, #0]
 800ecee:	2200      	movs	r2, #0
 800ecf0:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800ecf2:	2301      	movs	r3, #1
 800ecf4:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800ecf6:	f000 fc7f 	bl	800f5f8 <vPortExitCritical>

	return xReturn;
 800ecfa:	69fb      	ldr	r3, [r7, #28]
}
 800ecfc:	4618      	mov	r0, r3
 800ecfe:	3720      	adds	r7, #32
 800ed00:	46bd      	mov	sp, r7
 800ed02:	bd80      	pop	{r7, pc}
 800ed04:	20005398 	.word	0x20005398
 800ed08:	200053ac 	.word	0x200053ac

0800ed0c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800ed0c:	b480      	push	{r7}
 800ed0e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800ed10:	4b03      	ldr	r3, [pc, #12]	@ (800ed20 <vTaskMissedYield+0x14>)
 800ed12:	2201      	movs	r2, #1
 800ed14:	601a      	str	r2, [r3, #0]
}
 800ed16:	bf00      	nop
 800ed18:	46bd      	mov	sp, r7
 800ed1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed1e:	4770      	bx	lr
 800ed20:	200053a8 	.word	0x200053a8

0800ed24 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800ed24:	b580      	push	{r7, lr}
 800ed26:	b082      	sub	sp, #8
 800ed28:	af00      	add	r7, sp, #0
 800ed2a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800ed2c:	f000 f852 	bl	800edd4 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800ed30:	4b06      	ldr	r3, [pc, #24]	@ (800ed4c <prvIdleTask+0x28>)
 800ed32:	681b      	ldr	r3, [r3, #0]
 800ed34:	2b01      	cmp	r3, #1
 800ed36:	d9f9      	bls.n	800ed2c <prvIdleTask+0x8>
			{
				taskYIELD();
 800ed38:	4b05      	ldr	r3, [pc, #20]	@ (800ed50 <prvIdleTask+0x2c>)
 800ed3a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ed3e:	601a      	str	r2, [r3, #0]
 800ed40:	f3bf 8f4f 	dsb	sy
 800ed44:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800ed48:	e7f0      	b.n	800ed2c <prvIdleTask+0x8>
 800ed4a:	bf00      	nop
 800ed4c:	20005298 	.word	0x20005298
 800ed50:	e000ed04 	.word	0xe000ed04

0800ed54 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800ed54:	b580      	push	{r7, lr}
 800ed56:	b082      	sub	sp, #8
 800ed58:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800ed5a:	2300      	movs	r3, #0
 800ed5c:	607b      	str	r3, [r7, #4]
 800ed5e:	e00c      	b.n	800ed7a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800ed60:	687a      	ldr	r2, [r7, #4]
 800ed62:	4613      	mov	r3, r2
 800ed64:	009b      	lsls	r3, r3, #2
 800ed66:	4413      	add	r3, r2
 800ed68:	009b      	lsls	r3, r3, #2
 800ed6a:	4a12      	ldr	r2, [pc, #72]	@ (800edb4 <prvInitialiseTaskLists+0x60>)
 800ed6c:	4413      	add	r3, r2
 800ed6e:	4618      	mov	r0, r3
 800ed70:	f7fe f8ff 	bl	800cf72 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800ed74:	687b      	ldr	r3, [r7, #4]
 800ed76:	3301      	adds	r3, #1
 800ed78:	607b      	str	r3, [r7, #4]
 800ed7a:	687b      	ldr	r3, [r7, #4]
 800ed7c:	2b06      	cmp	r3, #6
 800ed7e:	d9ef      	bls.n	800ed60 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800ed80:	480d      	ldr	r0, [pc, #52]	@ (800edb8 <prvInitialiseTaskLists+0x64>)
 800ed82:	f7fe f8f6 	bl	800cf72 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800ed86:	480d      	ldr	r0, [pc, #52]	@ (800edbc <prvInitialiseTaskLists+0x68>)
 800ed88:	f7fe f8f3 	bl	800cf72 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800ed8c:	480c      	ldr	r0, [pc, #48]	@ (800edc0 <prvInitialiseTaskLists+0x6c>)
 800ed8e:	f7fe f8f0 	bl	800cf72 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800ed92:	480c      	ldr	r0, [pc, #48]	@ (800edc4 <prvInitialiseTaskLists+0x70>)
 800ed94:	f7fe f8ed 	bl	800cf72 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800ed98:	480b      	ldr	r0, [pc, #44]	@ (800edc8 <prvInitialiseTaskLists+0x74>)
 800ed9a:	f7fe f8ea 	bl	800cf72 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800ed9e:	4b0b      	ldr	r3, [pc, #44]	@ (800edcc <prvInitialiseTaskLists+0x78>)
 800eda0:	4a05      	ldr	r2, [pc, #20]	@ (800edb8 <prvInitialiseTaskLists+0x64>)
 800eda2:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800eda4:	4b0a      	ldr	r3, [pc, #40]	@ (800edd0 <prvInitialiseTaskLists+0x7c>)
 800eda6:	4a05      	ldr	r2, [pc, #20]	@ (800edbc <prvInitialiseTaskLists+0x68>)
 800eda8:	601a      	str	r2, [r3, #0]
}
 800edaa:	bf00      	nop
 800edac:	3708      	adds	r7, #8
 800edae:	46bd      	mov	sp, r7
 800edb0:	bd80      	pop	{r7, pc}
 800edb2:	bf00      	nop
 800edb4:	20005298 	.word	0x20005298
 800edb8:	20005324 	.word	0x20005324
 800edbc:	20005338 	.word	0x20005338
 800edc0:	20005354 	.word	0x20005354
 800edc4:	20005368 	.word	0x20005368
 800edc8:	20005380 	.word	0x20005380
 800edcc:	2000534c 	.word	0x2000534c
 800edd0:	20005350 	.word	0x20005350

0800edd4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800edd4:	b580      	push	{r7, lr}
 800edd6:	b082      	sub	sp, #8
 800edd8:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800edda:	e019      	b.n	800ee10 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800eddc:	f000 fbd6 	bl	800f58c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ede0:	4b10      	ldr	r3, [pc, #64]	@ (800ee24 <prvCheckTasksWaitingTermination+0x50>)
 800ede2:	68db      	ldr	r3, [r3, #12]
 800ede4:	68db      	ldr	r3, [r3, #12]
 800ede6:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800ede8:	687b      	ldr	r3, [r7, #4]
 800edea:	3304      	adds	r3, #4
 800edec:	4618      	mov	r0, r3
 800edee:	f7fe f94a 	bl	800d086 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800edf2:	4b0d      	ldr	r3, [pc, #52]	@ (800ee28 <prvCheckTasksWaitingTermination+0x54>)
 800edf4:	681b      	ldr	r3, [r3, #0]
 800edf6:	3b01      	subs	r3, #1
 800edf8:	4a0b      	ldr	r2, [pc, #44]	@ (800ee28 <prvCheckTasksWaitingTermination+0x54>)
 800edfa:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800edfc:	4b0b      	ldr	r3, [pc, #44]	@ (800ee2c <prvCheckTasksWaitingTermination+0x58>)
 800edfe:	681b      	ldr	r3, [r3, #0]
 800ee00:	3b01      	subs	r3, #1
 800ee02:	4a0a      	ldr	r2, [pc, #40]	@ (800ee2c <prvCheckTasksWaitingTermination+0x58>)
 800ee04:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800ee06:	f000 fbf7 	bl	800f5f8 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800ee0a:	6878      	ldr	r0, [r7, #4]
 800ee0c:	f000 f810 	bl	800ee30 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800ee10:	4b06      	ldr	r3, [pc, #24]	@ (800ee2c <prvCheckTasksWaitingTermination+0x58>)
 800ee12:	681b      	ldr	r3, [r3, #0]
 800ee14:	2b00      	cmp	r3, #0
 800ee16:	d1e1      	bne.n	800eddc <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800ee18:	bf00      	nop
 800ee1a:	bf00      	nop
 800ee1c:	3708      	adds	r7, #8
 800ee1e:	46bd      	mov	sp, r7
 800ee20:	bd80      	pop	{r7, pc}
 800ee22:	bf00      	nop
 800ee24:	20005368 	.word	0x20005368
 800ee28:	20005394 	.word	0x20005394
 800ee2c:	2000537c 	.word	0x2000537c

0800ee30 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800ee30:	b580      	push	{r7, lr}
 800ee32:	b084      	sub	sp, #16
 800ee34:	af00      	add	r7, sp, #0
 800ee36:	6078      	str	r0, [r7, #4]

		/* Free up the memory allocated by the scheduler for the task.  It is up
		to the task to free any memory allocated at the application level. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800ee38:	687b      	ldr	r3, [r7, #4]
 800ee3a:	334c      	adds	r3, #76	@ 0x4c
 800ee3c:	4618      	mov	r0, r3
 800ee3e:	f00f fa31 	bl	801e2a4 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800ee42:	687b      	ldr	r3, [r7, #4]
 800ee44:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 800ee48:	2b00      	cmp	r3, #0
 800ee4a:	d108      	bne.n	800ee5e <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800ee4c:	687b      	ldr	r3, [r7, #4]
 800ee4e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ee50:	4618      	mov	r0, r3
 800ee52:	f000 fd97 	bl	800f984 <vPortFree>
				vPortFree( pxTCB );
 800ee56:	6878      	ldr	r0, [r7, #4]
 800ee58:	f000 fd94 	bl	800f984 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800ee5c:	e01b      	b.n	800ee96 <prvDeleteTCB+0x66>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800ee5e:	687b      	ldr	r3, [r7, #4]
 800ee60:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 800ee64:	2b01      	cmp	r3, #1
 800ee66:	d103      	bne.n	800ee70 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800ee68:	6878      	ldr	r0, [r7, #4]
 800ee6a:	f000 fd8b 	bl	800f984 <vPortFree>
	}
 800ee6e:	e012      	b.n	800ee96 <prvDeleteTCB+0x66>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800ee70:	687b      	ldr	r3, [r7, #4]
 800ee72:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 800ee76:	2b02      	cmp	r3, #2
 800ee78:	d00d      	beq.n	800ee96 <prvDeleteTCB+0x66>
	__asm volatile
 800ee7a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ee7e:	b672      	cpsid	i
 800ee80:	f383 8811 	msr	BASEPRI, r3
 800ee84:	f3bf 8f6f 	isb	sy
 800ee88:	f3bf 8f4f 	dsb	sy
 800ee8c:	b662      	cpsie	i
 800ee8e:	60fb      	str	r3, [r7, #12]
}
 800ee90:	bf00      	nop
 800ee92:	bf00      	nop
 800ee94:	e7fd      	b.n	800ee92 <prvDeleteTCB+0x62>
	}
 800ee96:	bf00      	nop
 800ee98:	3710      	adds	r7, #16
 800ee9a:	46bd      	mov	sp, r7
 800ee9c:	bd80      	pop	{r7, pc}
	...

0800eea0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800eea0:	b480      	push	{r7}
 800eea2:	b083      	sub	sp, #12
 800eea4:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800eea6:	4b0c      	ldr	r3, [pc, #48]	@ (800eed8 <prvResetNextTaskUnblockTime+0x38>)
 800eea8:	681b      	ldr	r3, [r3, #0]
 800eeaa:	681b      	ldr	r3, [r3, #0]
 800eeac:	2b00      	cmp	r3, #0
 800eeae:	d104      	bne.n	800eeba <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800eeb0:	4b0a      	ldr	r3, [pc, #40]	@ (800eedc <prvResetNextTaskUnblockTime+0x3c>)
 800eeb2:	f04f 32ff 	mov.w	r2, #4294967295
 800eeb6:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800eeb8:	e008      	b.n	800eecc <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800eeba:	4b07      	ldr	r3, [pc, #28]	@ (800eed8 <prvResetNextTaskUnblockTime+0x38>)
 800eebc:	681b      	ldr	r3, [r3, #0]
 800eebe:	68db      	ldr	r3, [r3, #12]
 800eec0:	68db      	ldr	r3, [r3, #12]
 800eec2:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800eec4:	687b      	ldr	r3, [r7, #4]
 800eec6:	685b      	ldr	r3, [r3, #4]
 800eec8:	4a04      	ldr	r2, [pc, #16]	@ (800eedc <prvResetNextTaskUnblockTime+0x3c>)
 800eeca:	6013      	str	r3, [r2, #0]
}
 800eecc:	bf00      	nop
 800eece:	370c      	adds	r7, #12
 800eed0:	46bd      	mov	sp, r7
 800eed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eed6:	4770      	bx	lr
 800eed8:	2000534c 	.word	0x2000534c
 800eedc:	200053b4 	.word	0x200053b4

0800eee0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800eee0:	b480      	push	{r7}
 800eee2:	b083      	sub	sp, #12
 800eee4:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800eee6:	4b0b      	ldr	r3, [pc, #44]	@ (800ef14 <xTaskGetSchedulerState+0x34>)
 800eee8:	681b      	ldr	r3, [r3, #0]
 800eeea:	2b00      	cmp	r3, #0
 800eeec:	d102      	bne.n	800eef4 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800eeee:	2301      	movs	r3, #1
 800eef0:	607b      	str	r3, [r7, #4]
 800eef2:	e008      	b.n	800ef06 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800eef4:	4b08      	ldr	r3, [pc, #32]	@ (800ef18 <xTaskGetSchedulerState+0x38>)
 800eef6:	681b      	ldr	r3, [r3, #0]
 800eef8:	2b00      	cmp	r3, #0
 800eefa:	d102      	bne.n	800ef02 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800eefc:	2302      	movs	r3, #2
 800eefe:	607b      	str	r3, [r7, #4]
 800ef00:	e001      	b.n	800ef06 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800ef02:	2300      	movs	r3, #0
 800ef04:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800ef06:	687b      	ldr	r3, [r7, #4]
	}
 800ef08:	4618      	mov	r0, r3
 800ef0a:	370c      	adds	r7, #12
 800ef0c:	46bd      	mov	sp, r7
 800ef0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef12:	4770      	bx	lr
 800ef14:	200053a0 	.word	0x200053a0
 800ef18:	200053bc 	.word	0x200053bc

0800ef1c <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800ef1c:	b580      	push	{r7, lr}
 800ef1e:	b084      	sub	sp, #16
 800ef20:	af00      	add	r7, sp, #0
 800ef22:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800ef24:	687b      	ldr	r3, [r7, #4]
 800ef26:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800ef28:	2300      	movs	r3, #0
 800ef2a:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800ef2c:	687b      	ldr	r3, [r7, #4]
 800ef2e:	2b00      	cmp	r3, #0
 800ef30:	d069      	beq.n	800f006 <xTaskPriorityInherit+0xea>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800ef32:	68bb      	ldr	r3, [r7, #8]
 800ef34:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ef36:	4b36      	ldr	r3, [pc, #216]	@ (800f010 <xTaskPriorityInherit+0xf4>)
 800ef38:	681b      	ldr	r3, [r3, #0]
 800ef3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ef3c:	429a      	cmp	r2, r3
 800ef3e:	d259      	bcs.n	800eff4 <xTaskPriorityInherit+0xd8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800ef40:	68bb      	ldr	r3, [r7, #8]
 800ef42:	699b      	ldr	r3, [r3, #24]
 800ef44:	2b00      	cmp	r3, #0
 800ef46:	db06      	blt.n	800ef56 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ef48:	4b31      	ldr	r3, [pc, #196]	@ (800f010 <xTaskPriorityInherit+0xf4>)
 800ef4a:	681b      	ldr	r3, [r3, #0]
 800ef4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ef4e:	f1c3 0207 	rsb	r2, r3, #7
 800ef52:	68bb      	ldr	r3, [r7, #8]
 800ef54:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800ef56:	68bb      	ldr	r3, [r7, #8]
 800ef58:	6959      	ldr	r1, [r3, #20]
 800ef5a:	68bb      	ldr	r3, [r7, #8]
 800ef5c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ef5e:	4613      	mov	r3, r2
 800ef60:	009b      	lsls	r3, r3, #2
 800ef62:	4413      	add	r3, r2
 800ef64:	009b      	lsls	r3, r3, #2
 800ef66:	4a2b      	ldr	r2, [pc, #172]	@ (800f014 <xTaskPriorityInherit+0xf8>)
 800ef68:	4413      	add	r3, r2
 800ef6a:	4299      	cmp	r1, r3
 800ef6c:	d13a      	bne.n	800efe4 <xTaskPriorityInherit+0xc8>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800ef6e:	68bb      	ldr	r3, [r7, #8]
 800ef70:	3304      	adds	r3, #4
 800ef72:	4618      	mov	r0, r3
 800ef74:	f7fe f887 	bl	800d086 <uxListRemove>
 800ef78:	4603      	mov	r3, r0
 800ef7a:	2b00      	cmp	r3, #0
 800ef7c:	d115      	bne.n	800efaa <xTaskPriorityInherit+0x8e>
					{
						taskRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority );
 800ef7e:	68bb      	ldr	r3, [r7, #8]
 800ef80:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ef82:	4924      	ldr	r1, [pc, #144]	@ (800f014 <xTaskPriorityInherit+0xf8>)
 800ef84:	4613      	mov	r3, r2
 800ef86:	009b      	lsls	r3, r3, #2
 800ef88:	4413      	add	r3, r2
 800ef8a:	009b      	lsls	r3, r3, #2
 800ef8c:	440b      	add	r3, r1
 800ef8e:	681b      	ldr	r3, [r3, #0]
 800ef90:	2b00      	cmp	r3, #0
 800ef92:	d10a      	bne.n	800efaa <xTaskPriorityInherit+0x8e>
 800ef94:	68bb      	ldr	r3, [r7, #8]
 800ef96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ef98:	2201      	movs	r2, #1
 800ef9a:	fa02 f303 	lsl.w	r3, r2, r3
 800ef9e:	43da      	mvns	r2, r3
 800efa0:	4b1d      	ldr	r3, [pc, #116]	@ (800f018 <xTaskPriorityInherit+0xfc>)
 800efa2:	681b      	ldr	r3, [r3, #0]
 800efa4:	4013      	ands	r3, r2
 800efa6:	4a1c      	ldr	r2, [pc, #112]	@ (800f018 <xTaskPriorityInherit+0xfc>)
 800efa8:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800efaa:	4b19      	ldr	r3, [pc, #100]	@ (800f010 <xTaskPriorityInherit+0xf4>)
 800efac:	681b      	ldr	r3, [r3, #0]
 800efae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800efb0:	68bb      	ldr	r3, [r7, #8]
 800efb2:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800efb4:	68bb      	ldr	r3, [r7, #8]
 800efb6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800efb8:	2201      	movs	r2, #1
 800efba:	409a      	lsls	r2, r3
 800efbc:	4b16      	ldr	r3, [pc, #88]	@ (800f018 <xTaskPriorityInherit+0xfc>)
 800efbe:	681b      	ldr	r3, [r3, #0]
 800efc0:	4313      	orrs	r3, r2
 800efc2:	4a15      	ldr	r2, [pc, #84]	@ (800f018 <xTaskPriorityInherit+0xfc>)
 800efc4:	6013      	str	r3, [r2, #0]
 800efc6:	68bb      	ldr	r3, [r7, #8]
 800efc8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800efca:	4613      	mov	r3, r2
 800efcc:	009b      	lsls	r3, r3, #2
 800efce:	4413      	add	r3, r2
 800efd0:	009b      	lsls	r3, r3, #2
 800efd2:	4a10      	ldr	r2, [pc, #64]	@ (800f014 <xTaskPriorityInherit+0xf8>)
 800efd4:	441a      	add	r2, r3
 800efd6:	68bb      	ldr	r3, [r7, #8]
 800efd8:	3304      	adds	r3, #4
 800efda:	4619      	mov	r1, r3
 800efdc:	4610      	mov	r0, r2
 800efde:	f7fd fff5 	bl	800cfcc <vListInsertEnd>
 800efe2:	e004      	b.n	800efee <xTaskPriorityInherit+0xd2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800efe4:	4b0a      	ldr	r3, [pc, #40]	@ (800f010 <xTaskPriorityInherit+0xf4>)
 800efe6:	681b      	ldr	r3, [r3, #0]
 800efe8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800efea:	68bb      	ldr	r3, [r7, #8]
 800efec:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800efee:	2301      	movs	r3, #1
 800eff0:	60fb      	str	r3, [r7, #12]
 800eff2:	e008      	b.n	800f006 <xTaskPriorityInherit+0xea>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800eff4:	68bb      	ldr	r3, [r7, #8]
 800eff6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800eff8:	4b05      	ldr	r3, [pc, #20]	@ (800f010 <xTaskPriorityInherit+0xf4>)
 800effa:	681b      	ldr	r3, [r3, #0]
 800effc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800effe:	429a      	cmp	r2, r3
 800f000:	d201      	bcs.n	800f006 <xTaskPriorityInherit+0xea>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800f002:	2301      	movs	r3, #1
 800f004:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800f006:	68fb      	ldr	r3, [r7, #12]
	}
 800f008:	4618      	mov	r0, r3
 800f00a:	3710      	adds	r7, #16
 800f00c:	46bd      	mov	sp, r7
 800f00e:	bd80      	pop	{r7, pc}
 800f010:	20005294 	.word	0x20005294
 800f014:	20005298 	.word	0x20005298
 800f018:	2000539c 	.word	0x2000539c

0800f01c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800f01c:	b580      	push	{r7, lr}
 800f01e:	b086      	sub	sp, #24
 800f020:	af00      	add	r7, sp, #0
 800f022:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800f024:	687b      	ldr	r3, [r7, #4]
 800f026:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800f028:	2300      	movs	r3, #0
 800f02a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800f02c:	687b      	ldr	r3, [r7, #4]
 800f02e:	2b00      	cmp	r3, #0
 800f030:	d074      	beq.n	800f11c <xTaskPriorityDisinherit+0x100>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800f032:	4b3d      	ldr	r3, [pc, #244]	@ (800f128 <xTaskPriorityDisinherit+0x10c>)
 800f034:	681b      	ldr	r3, [r3, #0]
 800f036:	693a      	ldr	r2, [r7, #16]
 800f038:	429a      	cmp	r2, r3
 800f03a:	d00d      	beq.n	800f058 <xTaskPriorityDisinherit+0x3c>
	__asm volatile
 800f03c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f040:	b672      	cpsid	i
 800f042:	f383 8811 	msr	BASEPRI, r3
 800f046:	f3bf 8f6f 	isb	sy
 800f04a:	f3bf 8f4f 	dsb	sy
 800f04e:	b662      	cpsie	i
 800f050:	60fb      	str	r3, [r7, #12]
}
 800f052:	bf00      	nop
 800f054:	bf00      	nop
 800f056:	e7fd      	b.n	800f054 <xTaskPriorityDisinherit+0x38>
			configASSERT( pxTCB->uxMutexesHeld );
 800f058:	693b      	ldr	r3, [r7, #16]
 800f05a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800f05c:	2b00      	cmp	r3, #0
 800f05e:	d10d      	bne.n	800f07c <xTaskPriorityDisinherit+0x60>
	__asm volatile
 800f060:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f064:	b672      	cpsid	i
 800f066:	f383 8811 	msr	BASEPRI, r3
 800f06a:	f3bf 8f6f 	isb	sy
 800f06e:	f3bf 8f4f 	dsb	sy
 800f072:	b662      	cpsie	i
 800f074:	60bb      	str	r3, [r7, #8]
}
 800f076:	bf00      	nop
 800f078:	bf00      	nop
 800f07a:	e7fd      	b.n	800f078 <xTaskPriorityDisinherit+0x5c>
			( pxTCB->uxMutexesHeld )--;
 800f07c:	693b      	ldr	r3, [r7, #16]
 800f07e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800f080:	1e5a      	subs	r2, r3, #1
 800f082:	693b      	ldr	r3, [r7, #16]
 800f084:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800f086:	693b      	ldr	r3, [r7, #16]
 800f088:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f08a:	693b      	ldr	r3, [r7, #16]
 800f08c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f08e:	429a      	cmp	r2, r3
 800f090:	d044      	beq.n	800f11c <xTaskPriorityDisinherit+0x100>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800f092:	693b      	ldr	r3, [r7, #16]
 800f094:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800f096:	2b00      	cmp	r3, #0
 800f098:	d140      	bne.n	800f11c <xTaskPriorityDisinherit+0x100>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800f09a:	693b      	ldr	r3, [r7, #16]
 800f09c:	3304      	adds	r3, #4
 800f09e:	4618      	mov	r0, r3
 800f0a0:	f7fd fff1 	bl	800d086 <uxListRemove>
 800f0a4:	4603      	mov	r3, r0
 800f0a6:	2b00      	cmp	r3, #0
 800f0a8:	d115      	bne.n	800f0d6 <xTaskPriorityDisinherit+0xba>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800f0aa:	693b      	ldr	r3, [r7, #16]
 800f0ac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f0ae:	491f      	ldr	r1, [pc, #124]	@ (800f12c <xTaskPriorityDisinherit+0x110>)
 800f0b0:	4613      	mov	r3, r2
 800f0b2:	009b      	lsls	r3, r3, #2
 800f0b4:	4413      	add	r3, r2
 800f0b6:	009b      	lsls	r3, r3, #2
 800f0b8:	440b      	add	r3, r1
 800f0ba:	681b      	ldr	r3, [r3, #0]
 800f0bc:	2b00      	cmp	r3, #0
 800f0be:	d10a      	bne.n	800f0d6 <xTaskPriorityDisinherit+0xba>
 800f0c0:	693b      	ldr	r3, [r7, #16]
 800f0c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f0c4:	2201      	movs	r2, #1
 800f0c6:	fa02 f303 	lsl.w	r3, r2, r3
 800f0ca:	43da      	mvns	r2, r3
 800f0cc:	4b18      	ldr	r3, [pc, #96]	@ (800f130 <xTaskPriorityDisinherit+0x114>)
 800f0ce:	681b      	ldr	r3, [r3, #0]
 800f0d0:	4013      	ands	r3, r2
 800f0d2:	4a17      	ldr	r2, [pc, #92]	@ (800f130 <xTaskPriorityDisinherit+0x114>)
 800f0d4:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800f0d6:	693b      	ldr	r3, [r7, #16]
 800f0d8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800f0da:	693b      	ldr	r3, [r7, #16]
 800f0dc:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800f0de:	693b      	ldr	r3, [r7, #16]
 800f0e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f0e2:	f1c3 0207 	rsb	r2, r3, #7
 800f0e6:	693b      	ldr	r3, [r7, #16]
 800f0e8:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800f0ea:	693b      	ldr	r3, [r7, #16]
 800f0ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f0ee:	2201      	movs	r2, #1
 800f0f0:	409a      	lsls	r2, r3
 800f0f2:	4b0f      	ldr	r3, [pc, #60]	@ (800f130 <xTaskPriorityDisinherit+0x114>)
 800f0f4:	681b      	ldr	r3, [r3, #0]
 800f0f6:	4313      	orrs	r3, r2
 800f0f8:	4a0d      	ldr	r2, [pc, #52]	@ (800f130 <xTaskPriorityDisinherit+0x114>)
 800f0fa:	6013      	str	r3, [r2, #0]
 800f0fc:	693b      	ldr	r3, [r7, #16]
 800f0fe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f100:	4613      	mov	r3, r2
 800f102:	009b      	lsls	r3, r3, #2
 800f104:	4413      	add	r3, r2
 800f106:	009b      	lsls	r3, r3, #2
 800f108:	4a08      	ldr	r2, [pc, #32]	@ (800f12c <xTaskPriorityDisinherit+0x110>)
 800f10a:	441a      	add	r2, r3
 800f10c:	693b      	ldr	r3, [r7, #16]
 800f10e:	3304      	adds	r3, #4
 800f110:	4619      	mov	r1, r3
 800f112:	4610      	mov	r0, r2
 800f114:	f7fd ff5a 	bl	800cfcc <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800f118:	2301      	movs	r3, #1
 800f11a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800f11c:	697b      	ldr	r3, [r7, #20]
	}
 800f11e:	4618      	mov	r0, r3
 800f120:	3718      	adds	r7, #24
 800f122:	46bd      	mov	sp, r7
 800f124:	bd80      	pop	{r7, pc}
 800f126:	bf00      	nop
 800f128:	20005294 	.word	0x20005294
 800f12c:	20005298 	.word	0x20005298
 800f130:	2000539c 	.word	0x2000539c

0800f134 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800f134:	b580      	push	{r7, lr}
 800f136:	b088      	sub	sp, #32
 800f138:	af00      	add	r7, sp, #0
 800f13a:	6078      	str	r0, [r7, #4]
 800f13c:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800f13e:	687b      	ldr	r3, [r7, #4]
 800f140:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800f142:	2301      	movs	r3, #1
 800f144:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800f146:	687b      	ldr	r3, [r7, #4]
 800f148:	2b00      	cmp	r3, #0
 800f14a:	f000 8089 	beq.w	800f260 <vTaskPriorityDisinheritAfterTimeout+0x12c>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800f14e:	69bb      	ldr	r3, [r7, #24]
 800f150:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800f152:	2b00      	cmp	r3, #0
 800f154:	d10d      	bne.n	800f172 <vTaskPriorityDisinheritAfterTimeout+0x3e>
	__asm volatile
 800f156:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f15a:	b672      	cpsid	i
 800f15c:	f383 8811 	msr	BASEPRI, r3
 800f160:	f3bf 8f6f 	isb	sy
 800f164:	f3bf 8f4f 	dsb	sy
 800f168:	b662      	cpsie	i
 800f16a:	60fb      	str	r3, [r7, #12]
}
 800f16c:	bf00      	nop
 800f16e:	bf00      	nop
 800f170:	e7fd      	b.n	800f16e <vTaskPriorityDisinheritAfterTimeout+0x3a>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800f172:	69bb      	ldr	r3, [r7, #24]
 800f174:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f176:	683a      	ldr	r2, [r7, #0]
 800f178:	429a      	cmp	r2, r3
 800f17a:	d902      	bls.n	800f182 <vTaskPriorityDisinheritAfterTimeout+0x4e>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800f17c:	683b      	ldr	r3, [r7, #0]
 800f17e:	61fb      	str	r3, [r7, #28]
 800f180:	e002      	b.n	800f188 <vTaskPriorityDisinheritAfterTimeout+0x54>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800f182:	69bb      	ldr	r3, [r7, #24]
 800f184:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f186:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800f188:	69bb      	ldr	r3, [r7, #24]
 800f18a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f18c:	69fa      	ldr	r2, [r7, #28]
 800f18e:	429a      	cmp	r2, r3
 800f190:	d066      	beq.n	800f260 <vTaskPriorityDisinheritAfterTimeout+0x12c>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800f192:	69bb      	ldr	r3, [r7, #24]
 800f194:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800f196:	697a      	ldr	r2, [r7, #20]
 800f198:	429a      	cmp	r2, r3
 800f19a:	d161      	bne.n	800f260 <vTaskPriorityDisinheritAfterTimeout+0x12c>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800f19c:	4b32      	ldr	r3, [pc, #200]	@ (800f268 <vTaskPriorityDisinheritAfterTimeout+0x134>)
 800f19e:	681b      	ldr	r3, [r3, #0]
 800f1a0:	69ba      	ldr	r2, [r7, #24]
 800f1a2:	429a      	cmp	r2, r3
 800f1a4:	d10d      	bne.n	800f1c2 <vTaskPriorityDisinheritAfterTimeout+0x8e>
	__asm volatile
 800f1a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f1aa:	b672      	cpsid	i
 800f1ac:	f383 8811 	msr	BASEPRI, r3
 800f1b0:	f3bf 8f6f 	isb	sy
 800f1b4:	f3bf 8f4f 	dsb	sy
 800f1b8:	b662      	cpsie	i
 800f1ba:	60bb      	str	r3, [r7, #8]
}
 800f1bc:	bf00      	nop
 800f1be:	bf00      	nop
 800f1c0:	e7fd      	b.n	800f1be <vTaskPriorityDisinheritAfterTimeout+0x8a>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800f1c2:	69bb      	ldr	r3, [r7, #24]
 800f1c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f1c6:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800f1c8:	69bb      	ldr	r3, [r7, #24]
 800f1ca:	69fa      	ldr	r2, [r7, #28]
 800f1cc:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800f1ce:	69bb      	ldr	r3, [r7, #24]
 800f1d0:	699b      	ldr	r3, [r3, #24]
 800f1d2:	2b00      	cmp	r3, #0
 800f1d4:	db04      	blt.n	800f1e0 <vTaskPriorityDisinheritAfterTimeout+0xac>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800f1d6:	69fb      	ldr	r3, [r7, #28]
 800f1d8:	f1c3 0207 	rsb	r2, r3, #7
 800f1dc:	69bb      	ldr	r3, [r7, #24]
 800f1de:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800f1e0:	69bb      	ldr	r3, [r7, #24]
 800f1e2:	6959      	ldr	r1, [r3, #20]
 800f1e4:	693a      	ldr	r2, [r7, #16]
 800f1e6:	4613      	mov	r3, r2
 800f1e8:	009b      	lsls	r3, r3, #2
 800f1ea:	4413      	add	r3, r2
 800f1ec:	009b      	lsls	r3, r3, #2
 800f1ee:	4a1f      	ldr	r2, [pc, #124]	@ (800f26c <vTaskPriorityDisinheritAfterTimeout+0x138>)
 800f1f0:	4413      	add	r3, r2
 800f1f2:	4299      	cmp	r1, r3
 800f1f4:	d134      	bne.n	800f260 <vTaskPriorityDisinheritAfterTimeout+0x12c>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800f1f6:	69bb      	ldr	r3, [r7, #24]
 800f1f8:	3304      	adds	r3, #4
 800f1fa:	4618      	mov	r0, r3
 800f1fc:	f7fd ff43 	bl	800d086 <uxListRemove>
 800f200:	4603      	mov	r3, r0
 800f202:	2b00      	cmp	r3, #0
 800f204:	d115      	bne.n	800f232 <vTaskPriorityDisinheritAfterTimeout+0xfe>
						{
							taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800f206:	69bb      	ldr	r3, [r7, #24]
 800f208:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f20a:	4918      	ldr	r1, [pc, #96]	@ (800f26c <vTaskPriorityDisinheritAfterTimeout+0x138>)
 800f20c:	4613      	mov	r3, r2
 800f20e:	009b      	lsls	r3, r3, #2
 800f210:	4413      	add	r3, r2
 800f212:	009b      	lsls	r3, r3, #2
 800f214:	440b      	add	r3, r1
 800f216:	681b      	ldr	r3, [r3, #0]
 800f218:	2b00      	cmp	r3, #0
 800f21a:	d10a      	bne.n	800f232 <vTaskPriorityDisinheritAfterTimeout+0xfe>
 800f21c:	69bb      	ldr	r3, [r7, #24]
 800f21e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f220:	2201      	movs	r2, #1
 800f222:	fa02 f303 	lsl.w	r3, r2, r3
 800f226:	43da      	mvns	r2, r3
 800f228:	4b11      	ldr	r3, [pc, #68]	@ (800f270 <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 800f22a:	681b      	ldr	r3, [r3, #0]
 800f22c:	4013      	ands	r3, r2
 800f22e:	4a10      	ldr	r2, [pc, #64]	@ (800f270 <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 800f230:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800f232:	69bb      	ldr	r3, [r7, #24]
 800f234:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f236:	2201      	movs	r2, #1
 800f238:	409a      	lsls	r2, r3
 800f23a:	4b0d      	ldr	r3, [pc, #52]	@ (800f270 <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 800f23c:	681b      	ldr	r3, [r3, #0]
 800f23e:	4313      	orrs	r3, r2
 800f240:	4a0b      	ldr	r2, [pc, #44]	@ (800f270 <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 800f242:	6013      	str	r3, [r2, #0]
 800f244:	69bb      	ldr	r3, [r7, #24]
 800f246:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f248:	4613      	mov	r3, r2
 800f24a:	009b      	lsls	r3, r3, #2
 800f24c:	4413      	add	r3, r2
 800f24e:	009b      	lsls	r3, r3, #2
 800f250:	4a06      	ldr	r2, [pc, #24]	@ (800f26c <vTaskPriorityDisinheritAfterTimeout+0x138>)
 800f252:	441a      	add	r2, r3
 800f254:	69bb      	ldr	r3, [r7, #24]
 800f256:	3304      	adds	r3, #4
 800f258:	4619      	mov	r1, r3
 800f25a:	4610      	mov	r0, r2
 800f25c:	f7fd feb6 	bl	800cfcc <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800f260:	bf00      	nop
 800f262:	3720      	adds	r7, #32
 800f264:	46bd      	mov	sp, r7
 800f266:	bd80      	pop	{r7, pc}
 800f268:	20005294 	.word	0x20005294
 800f26c:	20005298 	.word	0x20005298
 800f270:	2000539c 	.word	0x2000539c

0800f274 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800f274:	b480      	push	{r7}
 800f276:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800f278:	4b07      	ldr	r3, [pc, #28]	@ (800f298 <pvTaskIncrementMutexHeldCount+0x24>)
 800f27a:	681b      	ldr	r3, [r3, #0]
 800f27c:	2b00      	cmp	r3, #0
 800f27e:	d004      	beq.n	800f28a <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800f280:	4b05      	ldr	r3, [pc, #20]	@ (800f298 <pvTaskIncrementMutexHeldCount+0x24>)
 800f282:	681b      	ldr	r3, [r3, #0]
 800f284:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800f286:	3201      	adds	r2, #1
 800f288:	649a      	str	r2, [r3, #72]	@ 0x48
		}

		return pxCurrentTCB;
 800f28a:	4b03      	ldr	r3, [pc, #12]	@ (800f298 <pvTaskIncrementMutexHeldCount+0x24>)
 800f28c:	681b      	ldr	r3, [r3, #0]
	}
 800f28e:	4618      	mov	r0, r3
 800f290:	46bd      	mov	sp, r7
 800f292:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f296:	4770      	bx	lr
 800f298:	20005294 	.word	0x20005294

0800f29c <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800f29c:	b580      	push	{r7, lr}
 800f29e:	b084      	sub	sp, #16
 800f2a0:	af00      	add	r7, sp, #0
 800f2a2:	6078      	str	r0, [r7, #4]
 800f2a4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800f2a6:	4b29      	ldr	r3, [pc, #164]	@ (800f34c <prvAddCurrentTaskToDelayedList+0xb0>)
 800f2a8:	681b      	ldr	r3, [r3, #0]
 800f2aa:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800f2ac:	4b28      	ldr	r3, [pc, #160]	@ (800f350 <prvAddCurrentTaskToDelayedList+0xb4>)
 800f2ae:	681b      	ldr	r3, [r3, #0]
 800f2b0:	3304      	adds	r3, #4
 800f2b2:	4618      	mov	r0, r3
 800f2b4:	f7fd fee7 	bl	800d086 <uxListRemove>
 800f2b8:	4603      	mov	r3, r0
 800f2ba:	2b00      	cmp	r3, #0
 800f2bc:	d10b      	bne.n	800f2d6 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800f2be:	4b24      	ldr	r3, [pc, #144]	@ (800f350 <prvAddCurrentTaskToDelayedList+0xb4>)
 800f2c0:	681b      	ldr	r3, [r3, #0]
 800f2c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f2c4:	2201      	movs	r2, #1
 800f2c6:	fa02 f303 	lsl.w	r3, r2, r3
 800f2ca:	43da      	mvns	r2, r3
 800f2cc:	4b21      	ldr	r3, [pc, #132]	@ (800f354 <prvAddCurrentTaskToDelayedList+0xb8>)
 800f2ce:	681b      	ldr	r3, [r3, #0]
 800f2d0:	4013      	ands	r3, r2
 800f2d2:	4a20      	ldr	r2, [pc, #128]	@ (800f354 <prvAddCurrentTaskToDelayedList+0xb8>)
 800f2d4:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800f2d6:	687b      	ldr	r3, [r7, #4]
 800f2d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f2dc:	d10a      	bne.n	800f2f4 <prvAddCurrentTaskToDelayedList+0x58>
 800f2de:	683b      	ldr	r3, [r7, #0]
 800f2e0:	2b00      	cmp	r3, #0
 800f2e2:	d007      	beq.n	800f2f4 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800f2e4:	4b1a      	ldr	r3, [pc, #104]	@ (800f350 <prvAddCurrentTaskToDelayedList+0xb4>)
 800f2e6:	681b      	ldr	r3, [r3, #0]
 800f2e8:	3304      	adds	r3, #4
 800f2ea:	4619      	mov	r1, r3
 800f2ec:	481a      	ldr	r0, [pc, #104]	@ (800f358 <prvAddCurrentTaskToDelayedList+0xbc>)
 800f2ee:	f7fd fe6d 	bl	800cfcc <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800f2f2:	e026      	b.n	800f342 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800f2f4:	68fa      	ldr	r2, [r7, #12]
 800f2f6:	687b      	ldr	r3, [r7, #4]
 800f2f8:	4413      	add	r3, r2
 800f2fa:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800f2fc:	4b14      	ldr	r3, [pc, #80]	@ (800f350 <prvAddCurrentTaskToDelayedList+0xb4>)
 800f2fe:	681b      	ldr	r3, [r3, #0]
 800f300:	68ba      	ldr	r2, [r7, #8]
 800f302:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800f304:	68ba      	ldr	r2, [r7, #8]
 800f306:	68fb      	ldr	r3, [r7, #12]
 800f308:	429a      	cmp	r2, r3
 800f30a:	d209      	bcs.n	800f320 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800f30c:	4b13      	ldr	r3, [pc, #76]	@ (800f35c <prvAddCurrentTaskToDelayedList+0xc0>)
 800f30e:	681a      	ldr	r2, [r3, #0]
 800f310:	4b0f      	ldr	r3, [pc, #60]	@ (800f350 <prvAddCurrentTaskToDelayedList+0xb4>)
 800f312:	681b      	ldr	r3, [r3, #0]
 800f314:	3304      	adds	r3, #4
 800f316:	4619      	mov	r1, r3
 800f318:	4610      	mov	r0, r2
 800f31a:	f7fd fe7b 	bl	800d014 <vListInsert>
}
 800f31e:	e010      	b.n	800f342 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800f320:	4b0f      	ldr	r3, [pc, #60]	@ (800f360 <prvAddCurrentTaskToDelayedList+0xc4>)
 800f322:	681a      	ldr	r2, [r3, #0]
 800f324:	4b0a      	ldr	r3, [pc, #40]	@ (800f350 <prvAddCurrentTaskToDelayedList+0xb4>)
 800f326:	681b      	ldr	r3, [r3, #0]
 800f328:	3304      	adds	r3, #4
 800f32a:	4619      	mov	r1, r3
 800f32c:	4610      	mov	r0, r2
 800f32e:	f7fd fe71 	bl	800d014 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800f332:	4b0c      	ldr	r3, [pc, #48]	@ (800f364 <prvAddCurrentTaskToDelayedList+0xc8>)
 800f334:	681b      	ldr	r3, [r3, #0]
 800f336:	68ba      	ldr	r2, [r7, #8]
 800f338:	429a      	cmp	r2, r3
 800f33a:	d202      	bcs.n	800f342 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800f33c:	4a09      	ldr	r2, [pc, #36]	@ (800f364 <prvAddCurrentTaskToDelayedList+0xc8>)
 800f33e:	68bb      	ldr	r3, [r7, #8]
 800f340:	6013      	str	r3, [r2, #0]
}
 800f342:	bf00      	nop
 800f344:	3710      	adds	r7, #16
 800f346:	46bd      	mov	sp, r7
 800f348:	bd80      	pop	{r7, pc}
 800f34a:	bf00      	nop
 800f34c:	20005398 	.word	0x20005398
 800f350:	20005294 	.word	0x20005294
 800f354:	2000539c 	.word	0x2000539c
 800f358:	20005380 	.word	0x20005380
 800f35c:	20005350 	.word	0x20005350
 800f360:	2000534c 	.word	0x2000534c
 800f364:	200053b4 	.word	0x200053b4

0800f368 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800f368:	b480      	push	{r7}
 800f36a:	b085      	sub	sp, #20
 800f36c:	af00      	add	r7, sp, #0
 800f36e:	60f8      	str	r0, [r7, #12]
 800f370:	60b9      	str	r1, [r7, #8]
 800f372:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800f374:	68fb      	ldr	r3, [r7, #12]
 800f376:	3b04      	subs	r3, #4
 800f378:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800f37a:	68fb      	ldr	r3, [r7, #12]
 800f37c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800f380:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800f382:	68fb      	ldr	r3, [r7, #12]
 800f384:	3b04      	subs	r3, #4
 800f386:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800f388:	68bb      	ldr	r3, [r7, #8]
 800f38a:	f023 0201 	bic.w	r2, r3, #1
 800f38e:	68fb      	ldr	r3, [r7, #12]
 800f390:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800f392:	68fb      	ldr	r3, [r7, #12]
 800f394:	3b04      	subs	r3, #4
 800f396:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800f398:	4a0c      	ldr	r2, [pc, #48]	@ (800f3cc <pxPortInitialiseStack+0x64>)
 800f39a:	68fb      	ldr	r3, [r7, #12]
 800f39c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800f39e:	68fb      	ldr	r3, [r7, #12]
 800f3a0:	3b14      	subs	r3, #20
 800f3a2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800f3a4:	687a      	ldr	r2, [r7, #4]
 800f3a6:	68fb      	ldr	r3, [r7, #12]
 800f3a8:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800f3aa:	68fb      	ldr	r3, [r7, #12]
 800f3ac:	3b04      	subs	r3, #4
 800f3ae:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800f3b0:	68fb      	ldr	r3, [r7, #12]
 800f3b2:	f06f 0202 	mvn.w	r2, #2
 800f3b6:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800f3b8:	68fb      	ldr	r3, [r7, #12]
 800f3ba:	3b20      	subs	r3, #32
 800f3bc:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800f3be:	68fb      	ldr	r3, [r7, #12]
}
 800f3c0:	4618      	mov	r0, r3
 800f3c2:	3714      	adds	r7, #20
 800f3c4:	46bd      	mov	sp, r7
 800f3c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f3ca:	4770      	bx	lr
 800f3cc:	0800f3d1 	.word	0x0800f3d1

0800f3d0 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800f3d0:	b480      	push	{r7}
 800f3d2:	b085      	sub	sp, #20
 800f3d4:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800f3d6:	2300      	movs	r3, #0
 800f3d8:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800f3da:	4b15      	ldr	r3, [pc, #84]	@ (800f430 <prvTaskExitError+0x60>)
 800f3dc:	681b      	ldr	r3, [r3, #0]
 800f3de:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f3e2:	d00d      	beq.n	800f400 <prvTaskExitError+0x30>
	__asm volatile
 800f3e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f3e8:	b672      	cpsid	i
 800f3ea:	f383 8811 	msr	BASEPRI, r3
 800f3ee:	f3bf 8f6f 	isb	sy
 800f3f2:	f3bf 8f4f 	dsb	sy
 800f3f6:	b662      	cpsie	i
 800f3f8:	60fb      	str	r3, [r7, #12]
}
 800f3fa:	bf00      	nop
 800f3fc:	bf00      	nop
 800f3fe:	e7fd      	b.n	800f3fc <prvTaskExitError+0x2c>
	__asm volatile
 800f400:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f404:	b672      	cpsid	i
 800f406:	f383 8811 	msr	BASEPRI, r3
 800f40a:	f3bf 8f6f 	isb	sy
 800f40e:	f3bf 8f4f 	dsb	sy
 800f412:	b662      	cpsie	i
 800f414:	60bb      	str	r3, [r7, #8]
}
 800f416:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800f418:	bf00      	nop
 800f41a:	687b      	ldr	r3, [r7, #4]
 800f41c:	2b00      	cmp	r3, #0
 800f41e:	d0fc      	beq.n	800f41a <prvTaskExitError+0x4a>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800f420:	bf00      	nop
 800f422:	bf00      	nop
 800f424:	3714      	adds	r7, #20
 800f426:	46bd      	mov	sp, r7
 800f428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f42c:	4770      	bx	lr
 800f42e:	bf00      	nop
 800f430:	200000b4 	.word	0x200000b4
	...

0800f440 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800f440:	4b07      	ldr	r3, [pc, #28]	@ (800f460 <pxCurrentTCBConst2>)
 800f442:	6819      	ldr	r1, [r3, #0]
 800f444:	6808      	ldr	r0, [r1, #0]
 800f446:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f44a:	f380 8809 	msr	PSP, r0
 800f44e:	f3bf 8f6f 	isb	sy
 800f452:	f04f 0000 	mov.w	r0, #0
 800f456:	f380 8811 	msr	BASEPRI, r0
 800f45a:	4770      	bx	lr
 800f45c:	f3af 8000 	nop.w

0800f460 <pxCurrentTCBConst2>:
 800f460:	20005294 	.word	0x20005294
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800f464:	bf00      	nop
 800f466:	bf00      	nop

0800f468 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800f468:	4808      	ldr	r0, [pc, #32]	@ (800f48c <prvPortStartFirstTask+0x24>)
 800f46a:	6800      	ldr	r0, [r0, #0]
 800f46c:	6800      	ldr	r0, [r0, #0]
 800f46e:	f380 8808 	msr	MSP, r0
 800f472:	f04f 0000 	mov.w	r0, #0
 800f476:	f380 8814 	msr	CONTROL, r0
 800f47a:	b662      	cpsie	i
 800f47c:	b661      	cpsie	f
 800f47e:	f3bf 8f4f 	dsb	sy
 800f482:	f3bf 8f6f 	isb	sy
 800f486:	df00      	svc	0
 800f488:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800f48a:	bf00      	nop
 800f48c:	e000ed08 	.word	0xe000ed08

0800f490 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800f490:	b580      	push	{r7, lr}
 800f492:	b084      	sub	sp, #16
 800f494:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800f496:	4b37      	ldr	r3, [pc, #220]	@ (800f574 <xPortStartScheduler+0xe4>)
 800f498:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800f49a:	68fb      	ldr	r3, [r7, #12]
 800f49c:	781b      	ldrb	r3, [r3, #0]
 800f49e:	b2db      	uxtb	r3, r3
 800f4a0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800f4a2:	68fb      	ldr	r3, [r7, #12]
 800f4a4:	22ff      	movs	r2, #255	@ 0xff
 800f4a6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800f4a8:	68fb      	ldr	r3, [r7, #12]
 800f4aa:	781b      	ldrb	r3, [r3, #0]
 800f4ac:	b2db      	uxtb	r3, r3
 800f4ae:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800f4b0:	78fb      	ldrb	r3, [r7, #3]
 800f4b2:	b2db      	uxtb	r3, r3
 800f4b4:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800f4b8:	b2da      	uxtb	r2, r3
 800f4ba:	4b2f      	ldr	r3, [pc, #188]	@ (800f578 <xPortStartScheduler+0xe8>)
 800f4bc:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800f4be:	4b2f      	ldr	r3, [pc, #188]	@ (800f57c <xPortStartScheduler+0xec>)
 800f4c0:	2207      	movs	r2, #7
 800f4c2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800f4c4:	e009      	b.n	800f4da <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 800f4c6:	4b2d      	ldr	r3, [pc, #180]	@ (800f57c <xPortStartScheduler+0xec>)
 800f4c8:	681b      	ldr	r3, [r3, #0]
 800f4ca:	3b01      	subs	r3, #1
 800f4cc:	4a2b      	ldr	r2, [pc, #172]	@ (800f57c <xPortStartScheduler+0xec>)
 800f4ce:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800f4d0:	78fb      	ldrb	r3, [r7, #3]
 800f4d2:	b2db      	uxtb	r3, r3
 800f4d4:	005b      	lsls	r3, r3, #1
 800f4d6:	b2db      	uxtb	r3, r3
 800f4d8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800f4da:	78fb      	ldrb	r3, [r7, #3]
 800f4dc:	b2db      	uxtb	r3, r3
 800f4de:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f4e2:	2b80      	cmp	r3, #128	@ 0x80
 800f4e4:	d0ef      	beq.n	800f4c6 <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800f4e6:	4b25      	ldr	r3, [pc, #148]	@ (800f57c <xPortStartScheduler+0xec>)
 800f4e8:	681b      	ldr	r3, [r3, #0]
 800f4ea:	f1c3 0307 	rsb	r3, r3, #7
 800f4ee:	2b04      	cmp	r3, #4
 800f4f0:	d00d      	beq.n	800f50e <xPortStartScheduler+0x7e>
	__asm volatile
 800f4f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f4f6:	b672      	cpsid	i
 800f4f8:	f383 8811 	msr	BASEPRI, r3
 800f4fc:	f3bf 8f6f 	isb	sy
 800f500:	f3bf 8f4f 	dsb	sy
 800f504:	b662      	cpsie	i
 800f506:	60bb      	str	r3, [r7, #8]
}
 800f508:	bf00      	nop
 800f50a:	bf00      	nop
 800f50c:	e7fd      	b.n	800f50a <xPortStartScheduler+0x7a>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800f50e:	4b1b      	ldr	r3, [pc, #108]	@ (800f57c <xPortStartScheduler+0xec>)
 800f510:	681b      	ldr	r3, [r3, #0]
 800f512:	021b      	lsls	r3, r3, #8
 800f514:	4a19      	ldr	r2, [pc, #100]	@ (800f57c <xPortStartScheduler+0xec>)
 800f516:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800f518:	4b18      	ldr	r3, [pc, #96]	@ (800f57c <xPortStartScheduler+0xec>)
 800f51a:	681b      	ldr	r3, [r3, #0]
 800f51c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800f520:	4a16      	ldr	r2, [pc, #88]	@ (800f57c <xPortStartScheduler+0xec>)
 800f522:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800f524:	687b      	ldr	r3, [r7, #4]
 800f526:	b2da      	uxtb	r2, r3
 800f528:	68fb      	ldr	r3, [r7, #12]
 800f52a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800f52c:	4b14      	ldr	r3, [pc, #80]	@ (800f580 <xPortStartScheduler+0xf0>)
 800f52e:	681b      	ldr	r3, [r3, #0]
 800f530:	4a13      	ldr	r2, [pc, #76]	@ (800f580 <xPortStartScheduler+0xf0>)
 800f532:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800f536:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800f538:	4b11      	ldr	r3, [pc, #68]	@ (800f580 <xPortStartScheduler+0xf0>)
 800f53a:	681b      	ldr	r3, [r3, #0]
 800f53c:	4a10      	ldr	r2, [pc, #64]	@ (800f580 <xPortStartScheduler+0xf0>)
 800f53e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800f542:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800f544:	f000 f8dc 	bl	800f700 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800f548:	4b0e      	ldr	r3, [pc, #56]	@ (800f584 <xPortStartScheduler+0xf4>)
 800f54a:	2200      	movs	r2, #0
 800f54c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800f54e:	f000 f8fb 	bl	800f748 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800f552:	4b0d      	ldr	r3, [pc, #52]	@ (800f588 <xPortStartScheduler+0xf8>)
 800f554:	681b      	ldr	r3, [r3, #0]
 800f556:	4a0c      	ldr	r2, [pc, #48]	@ (800f588 <xPortStartScheduler+0xf8>)
 800f558:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800f55c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800f55e:	f7ff ff83 	bl	800f468 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800f562:	f7ff fa61 	bl	800ea28 <vTaskSwitchContext>
	prvTaskExitError();
 800f566:	f7ff ff33 	bl	800f3d0 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800f56a:	2300      	movs	r3, #0
}
 800f56c:	4618      	mov	r0, r3
 800f56e:	3710      	adds	r7, #16
 800f570:	46bd      	mov	sp, r7
 800f572:	bd80      	pop	{r7, pc}
 800f574:	e000e400 	.word	0xe000e400
 800f578:	200053c0 	.word	0x200053c0
 800f57c:	200053c4 	.word	0x200053c4
 800f580:	e000ed20 	.word	0xe000ed20
 800f584:	200000b4 	.word	0x200000b4
 800f588:	e000ef34 	.word	0xe000ef34

0800f58c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800f58c:	b480      	push	{r7}
 800f58e:	b083      	sub	sp, #12
 800f590:	af00      	add	r7, sp, #0
	__asm volatile
 800f592:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f596:	b672      	cpsid	i
 800f598:	f383 8811 	msr	BASEPRI, r3
 800f59c:	f3bf 8f6f 	isb	sy
 800f5a0:	f3bf 8f4f 	dsb	sy
 800f5a4:	b662      	cpsie	i
 800f5a6:	607b      	str	r3, [r7, #4]
}
 800f5a8:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800f5aa:	4b11      	ldr	r3, [pc, #68]	@ (800f5f0 <vPortEnterCritical+0x64>)
 800f5ac:	681b      	ldr	r3, [r3, #0]
 800f5ae:	3301      	adds	r3, #1
 800f5b0:	4a0f      	ldr	r2, [pc, #60]	@ (800f5f0 <vPortEnterCritical+0x64>)
 800f5b2:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800f5b4:	4b0e      	ldr	r3, [pc, #56]	@ (800f5f0 <vPortEnterCritical+0x64>)
 800f5b6:	681b      	ldr	r3, [r3, #0]
 800f5b8:	2b01      	cmp	r3, #1
 800f5ba:	d112      	bne.n	800f5e2 <vPortEnterCritical+0x56>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800f5bc:	4b0d      	ldr	r3, [pc, #52]	@ (800f5f4 <vPortEnterCritical+0x68>)
 800f5be:	681b      	ldr	r3, [r3, #0]
 800f5c0:	b2db      	uxtb	r3, r3
 800f5c2:	2b00      	cmp	r3, #0
 800f5c4:	d00d      	beq.n	800f5e2 <vPortEnterCritical+0x56>
	__asm volatile
 800f5c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f5ca:	b672      	cpsid	i
 800f5cc:	f383 8811 	msr	BASEPRI, r3
 800f5d0:	f3bf 8f6f 	isb	sy
 800f5d4:	f3bf 8f4f 	dsb	sy
 800f5d8:	b662      	cpsie	i
 800f5da:	603b      	str	r3, [r7, #0]
}
 800f5dc:	bf00      	nop
 800f5de:	bf00      	nop
 800f5e0:	e7fd      	b.n	800f5de <vPortEnterCritical+0x52>
	}
}
 800f5e2:	bf00      	nop
 800f5e4:	370c      	adds	r7, #12
 800f5e6:	46bd      	mov	sp, r7
 800f5e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f5ec:	4770      	bx	lr
 800f5ee:	bf00      	nop
 800f5f0:	200000b4 	.word	0x200000b4
 800f5f4:	e000ed04 	.word	0xe000ed04

0800f5f8 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800f5f8:	b480      	push	{r7}
 800f5fa:	b083      	sub	sp, #12
 800f5fc:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800f5fe:	4b13      	ldr	r3, [pc, #76]	@ (800f64c <vPortExitCritical+0x54>)
 800f600:	681b      	ldr	r3, [r3, #0]
 800f602:	2b00      	cmp	r3, #0
 800f604:	d10d      	bne.n	800f622 <vPortExitCritical+0x2a>
	__asm volatile
 800f606:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f60a:	b672      	cpsid	i
 800f60c:	f383 8811 	msr	BASEPRI, r3
 800f610:	f3bf 8f6f 	isb	sy
 800f614:	f3bf 8f4f 	dsb	sy
 800f618:	b662      	cpsie	i
 800f61a:	607b      	str	r3, [r7, #4]
}
 800f61c:	bf00      	nop
 800f61e:	bf00      	nop
 800f620:	e7fd      	b.n	800f61e <vPortExitCritical+0x26>
	uxCriticalNesting--;
 800f622:	4b0a      	ldr	r3, [pc, #40]	@ (800f64c <vPortExitCritical+0x54>)
 800f624:	681b      	ldr	r3, [r3, #0]
 800f626:	3b01      	subs	r3, #1
 800f628:	4a08      	ldr	r2, [pc, #32]	@ (800f64c <vPortExitCritical+0x54>)
 800f62a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800f62c:	4b07      	ldr	r3, [pc, #28]	@ (800f64c <vPortExitCritical+0x54>)
 800f62e:	681b      	ldr	r3, [r3, #0]
 800f630:	2b00      	cmp	r3, #0
 800f632:	d105      	bne.n	800f640 <vPortExitCritical+0x48>
 800f634:	2300      	movs	r3, #0
 800f636:	603b      	str	r3, [r7, #0]
	__asm volatile
 800f638:	683b      	ldr	r3, [r7, #0]
 800f63a:	f383 8811 	msr	BASEPRI, r3
}
 800f63e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800f640:	bf00      	nop
 800f642:	370c      	adds	r7, #12
 800f644:	46bd      	mov	sp, r7
 800f646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f64a:	4770      	bx	lr
 800f64c:	200000b4 	.word	0x200000b4

0800f650 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800f650:	f3ef 8009 	mrs	r0, PSP
 800f654:	f3bf 8f6f 	isb	sy
 800f658:	4b15      	ldr	r3, [pc, #84]	@ (800f6b0 <pxCurrentTCBConst>)
 800f65a:	681a      	ldr	r2, [r3, #0]
 800f65c:	f01e 0f10 	tst.w	lr, #16
 800f660:	bf08      	it	eq
 800f662:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800f666:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f66a:	6010      	str	r0, [r2, #0]
 800f66c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800f670:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800f674:	b672      	cpsid	i
 800f676:	f380 8811 	msr	BASEPRI, r0
 800f67a:	f3bf 8f4f 	dsb	sy
 800f67e:	f3bf 8f6f 	isb	sy
 800f682:	b662      	cpsie	i
 800f684:	f7ff f9d0 	bl	800ea28 <vTaskSwitchContext>
 800f688:	f04f 0000 	mov.w	r0, #0
 800f68c:	f380 8811 	msr	BASEPRI, r0
 800f690:	bc09      	pop	{r0, r3}
 800f692:	6819      	ldr	r1, [r3, #0]
 800f694:	6808      	ldr	r0, [r1, #0]
 800f696:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f69a:	f01e 0f10 	tst.w	lr, #16
 800f69e:	bf08      	it	eq
 800f6a0:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800f6a4:	f380 8809 	msr	PSP, r0
 800f6a8:	f3bf 8f6f 	isb	sy
 800f6ac:	4770      	bx	lr
 800f6ae:	bf00      	nop

0800f6b0 <pxCurrentTCBConst>:
 800f6b0:	20005294 	.word	0x20005294
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800f6b4:	bf00      	nop
 800f6b6:	bf00      	nop

0800f6b8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800f6b8:	b580      	push	{r7, lr}
 800f6ba:	b082      	sub	sp, #8
 800f6bc:	af00      	add	r7, sp, #0
	__asm volatile
 800f6be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f6c2:	b672      	cpsid	i
 800f6c4:	f383 8811 	msr	BASEPRI, r3
 800f6c8:	f3bf 8f6f 	isb	sy
 800f6cc:	f3bf 8f4f 	dsb	sy
 800f6d0:	b662      	cpsie	i
 800f6d2:	607b      	str	r3, [r7, #4]
}
 800f6d4:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800f6d6:	f7ff f8eb 	bl	800e8b0 <xTaskIncrementTick>
 800f6da:	4603      	mov	r3, r0
 800f6dc:	2b00      	cmp	r3, #0
 800f6de:	d003      	beq.n	800f6e8 <SysTick_Handler+0x30>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800f6e0:	4b06      	ldr	r3, [pc, #24]	@ (800f6fc <SysTick_Handler+0x44>)
 800f6e2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f6e6:	601a      	str	r2, [r3, #0]
 800f6e8:	2300      	movs	r3, #0
 800f6ea:	603b      	str	r3, [r7, #0]
	__asm volatile
 800f6ec:	683b      	ldr	r3, [r7, #0]
 800f6ee:	f383 8811 	msr	BASEPRI, r3
}
 800f6f2:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800f6f4:	bf00      	nop
 800f6f6:	3708      	adds	r7, #8
 800f6f8:	46bd      	mov	sp, r7
 800f6fa:	bd80      	pop	{r7, pc}
 800f6fc:	e000ed04 	.word	0xe000ed04

0800f700 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800f700:	b480      	push	{r7}
 800f702:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800f704:	4b0b      	ldr	r3, [pc, #44]	@ (800f734 <vPortSetupTimerInterrupt+0x34>)
 800f706:	2200      	movs	r2, #0
 800f708:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800f70a:	4b0b      	ldr	r3, [pc, #44]	@ (800f738 <vPortSetupTimerInterrupt+0x38>)
 800f70c:	2200      	movs	r2, #0
 800f70e:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800f710:	4b0a      	ldr	r3, [pc, #40]	@ (800f73c <vPortSetupTimerInterrupt+0x3c>)
 800f712:	681b      	ldr	r3, [r3, #0]
 800f714:	4a0a      	ldr	r2, [pc, #40]	@ (800f740 <vPortSetupTimerInterrupt+0x40>)
 800f716:	fba2 2303 	umull	r2, r3, r2, r3
 800f71a:	099b      	lsrs	r3, r3, #6
 800f71c:	4a09      	ldr	r2, [pc, #36]	@ (800f744 <vPortSetupTimerInterrupt+0x44>)
 800f71e:	3b01      	subs	r3, #1
 800f720:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800f722:	4b04      	ldr	r3, [pc, #16]	@ (800f734 <vPortSetupTimerInterrupt+0x34>)
 800f724:	2207      	movs	r2, #7
 800f726:	601a      	str	r2, [r3, #0]
}
 800f728:	bf00      	nop
 800f72a:	46bd      	mov	sp, r7
 800f72c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f730:	4770      	bx	lr
 800f732:	bf00      	nop
 800f734:	e000e010 	.word	0xe000e010
 800f738:	e000e018 	.word	0xe000e018
 800f73c:	20000008 	.word	0x20000008
 800f740:	10624dd3 	.word	0x10624dd3
 800f744:	e000e014 	.word	0xe000e014

0800f748 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800f748:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800f758 <vPortEnableVFP+0x10>
 800f74c:	6801      	ldr	r1, [r0, #0]
 800f74e:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800f752:	6001      	str	r1, [r0, #0]
 800f754:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800f756:	bf00      	nop
 800f758:	e000ed88 	.word	0xe000ed88

0800f75c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800f75c:	b480      	push	{r7}
 800f75e:	b085      	sub	sp, #20
 800f760:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800f762:	f3ef 8305 	mrs	r3, IPSR
 800f766:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800f768:	68fb      	ldr	r3, [r7, #12]
 800f76a:	2b0f      	cmp	r3, #15
 800f76c:	d917      	bls.n	800f79e <vPortValidateInterruptPriority+0x42>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800f76e:	4a1a      	ldr	r2, [pc, #104]	@ (800f7d8 <vPortValidateInterruptPriority+0x7c>)
 800f770:	68fb      	ldr	r3, [r7, #12]
 800f772:	4413      	add	r3, r2
 800f774:	781b      	ldrb	r3, [r3, #0]
 800f776:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800f778:	4b18      	ldr	r3, [pc, #96]	@ (800f7dc <vPortValidateInterruptPriority+0x80>)
 800f77a:	781b      	ldrb	r3, [r3, #0]
 800f77c:	7afa      	ldrb	r2, [r7, #11]
 800f77e:	429a      	cmp	r2, r3
 800f780:	d20d      	bcs.n	800f79e <vPortValidateInterruptPriority+0x42>
	__asm volatile
 800f782:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f786:	b672      	cpsid	i
 800f788:	f383 8811 	msr	BASEPRI, r3
 800f78c:	f3bf 8f6f 	isb	sy
 800f790:	f3bf 8f4f 	dsb	sy
 800f794:	b662      	cpsie	i
 800f796:	607b      	str	r3, [r7, #4]
}
 800f798:	bf00      	nop
 800f79a:	bf00      	nop
 800f79c:	e7fd      	b.n	800f79a <vPortValidateInterruptPriority+0x3e>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800f79e:	4b10      	ldr	r3, [pc, #64]	@ (800f7e0 <vPortValidateInterruptPriority+0x84>)
 800f7a0:	681b      	ldr	r3, [r3, #0]
 800f7a2:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800f7a6:	4b0f      	ldr	r3, [pc, #60]	@ (800f7e4 <vPortValidateInterruptPriority+0x88>)
 800f7a8:	681b      	ldr	r3, [r3, #0]
 800f7aa:	429a      	cmp	r2, r3
 800f7ac:	d90d      	bls.n	800f7ca <vPortValidateInterruptPriority+0x6e>
	__asm volatile
 800f7ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f7b2:	b672      	cpsid	i
 800f7b4:	f383 8811 	msr	BASEPRI, r3
 800f7b8:	f3bf 8f6f 	isb	sy
 800f7bc:	f3bf 8f4f 	dsb	sy
 800f7c0:	b662      	cpsie	i
 800f7c2:	603b      	str	r3, [r7, #0]
}
 800f7c4:	bf00      	nop
 800f7c6:	bf00      	nop
 800f7c8:	e7fd      	b.n	800f7c6 <vPortValidateInterruptPriority+0x6a>
	}
 800f7ca:	bf00      	nop
 800f7cc:	3714      	adds	r7, #20
 800f7ce:	46bd      	mov	sp, r7
 800f7d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f7d4:	4770      	bx	lr
 800f7d6:	bf00      	nop
 800f7d8:	e000e3f0 	.word	0xe000e3f0
 800f7dc:	200053c0 	.word	0x200053c0
 800f7e0:	e000ed0c 	.word	0xe000ed0c
 800f7e4:	200053c4 	.word	0x200053c4

0800f7e8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800f7e8:	b580      	push	{r7, lr}
 800f7ea:	b08a      	sub	sp, #40	@ 0x28
 800f7ec:	af00      	add	r7, sp, #0
 800f7ee:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800f7f0:	2300      	movs	r3, #0
 800f7f2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800f7f4:	f7fe ff8c 	bl	800e710 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800f7f8:	4b5d      	ldr	r3, [pc, #372]	@ (800f970 <pvPortMalloc+0x188>)
 800f7fa:	681b      	ldr	r3, [r3, #0]
 800f7fc:	2b00      	cmp	r3, #0
 800f7fe:	d101      	bne.n	800f804 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800f800:	f000 f920 	bl	800fa44 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800f804:	4b5b      	ldr	r3, [pc, #364]	@ (800f974 <pvPortMalloc+0x18c>)
 800f806:	681a      	ldr	r2, [r3, #0]
 800f808:	687b      	ldr	r3, [r7, #4]
 800f80a:	4013      	ands	r3, r2
 800f80c:	2b00      	cmp	r3, #0
 800f80e:	f040 8094 	bne.w	800f93a <pvPortMalloc+0x152>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800f812:	687b      	ldr	r3, [r7, #4]
 800f814:	2b00      	cmp	r3, #0
 800f816:	d020      	beq.n	800f85a <pvPortMalloc+0x72>
			{
				xWantedSize += xHeapStructSize;
 800f818:	2208      	movs	r2, #8
 800f81a:	687b      	ldr	r3, [r7, #4]
 800f81c:	4413      	add	r3, r2
 800f81e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800f820:	687b      	ldr	r3, [r7, #4]
 800f822:	f003 0307 	and.w	r3, r3, #7
 800f826:	2b00      	cmp	r3, #0
 800f828:	d017      	beq.n	800f85a <pvPortMalloc+0x72>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800f82a:	687b      	ldr	r3, [r7, #4]
 800f82c:	f023 0307 	bic.w	r3, r3, #7
 800f830:	3308      	adds	r3, #8
 800f832:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800f834:	687b      	ldr	r3, [r7, #4]
 800f836:	f003 0307 	and.w	r3, r3, #7
 800f83a:	2b00      	cmp	r3, #0
 800f83c:	d00d      	beq.n	800f85a <pvPortMalloc+0x72>
	__asm volatile
 800f83e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f842:	b672      	cpsid	i
 800f844:	f383 8811 	msr	BASEPRI, r3
 800f848:	f3bf 8f6f 	isb	sy
 800f84c:	f3bf 8f4f 	dsb	sy
 800f850:	b662      	cpsie	i
 800f852:	617b      	str	r3, [r7, #20]
}
 800f854:	bf00      	nop
 800f856:	bf00      	nop
 800f858:	e7fd      	b.n	800f856 <pvPortMalloc+0x6e>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800f85a:	687b      	ldr	r3, [r7, #4]
 800f85c:	2b00      	cmp	r3, #0
 800f85e:	d06c      	beq.n	800f93a <pvPortMalloc+0x152>
 800f860:	4b45      	ldr	r3, [pc, #276]	@ (800f978 <pvPortMalloc+0x190>)
 800f862:	681b      	ldr	r3, [r3, #0]
 800f864:	687a      	ldr	r2, [r7, #4]
 800f866:	429a      	cmp	r2, r3
 800f868:	d867      	bhi.n	800f93a <pvPortMalloc+0x152>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800f86a:	4b44      	ldr	r3, [pc, #272]	@ (800f97c <pvPortMalloc+0x194>)
 800f86c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800f86e:	4b43      	ldr	r3, [pc, #268]	@ (800f97c <pvPortMalloc+0x194>)
 800f870:	681b      	ldr	r3, [r3, #0]
 800f872:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800f874:	e004      	b.n	800f880 <pvPortMalloc+0x98>
				{
					pxPreviousBlock = pxBlock;
 800f876:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f878:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800f87a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f87c:	681b      	ldr	r3, [r3, #0]
 800f87e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800f880:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f882:	685b      	ldr	r3, [r3, #4]
 800f884:	687a      	ldr	r2, [r7, #4]
 800f886:	429a      	cmp	r2, r3
 800f888:	d903      	bls.n	800f892 <pvPortMalloc+0xaa>
 800f88a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f88c:	681b      	ldr	r3, [r3, #0]
 800f88e:	2b00      	cmp	r3, #0
 800f890:	d1f1      	bne.n	800f876 <pvPortMalloc+0x8e>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800f892:	4b37      	ldr	r3, [pc, #220]	@ (800f970 <pvPortMalloc+0x188>)
 800f894:	681b      	ldr	r3, [r3, #0]
 800f896:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800f898:	429a      	cmp	r2, r3
 800f89a:	d04e      	beq.n	800f93a <pvPortMalloc+0x152>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800f89c:	6a3b      	ldr	r3, [r7, #32]
 800f89e:	681b      	ldr	r3, [r3, #0]
 800f8a0:	2208      	movs	r2, #8
 800f8a2:	4413      	add	r3, r2
 800f8a4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800f8a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f8a8:	681a      	ldr	r2, [r3, #0]
 800f8aa:	6a3b      	ldr	r3, [r7, #32]
 800f8ac:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800f8ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f8b0:	685a      	ldr	r2, [r3, #4]
 800f8b2:	687b      	ldr	r3, [r7, #4]
 800f8b4:	1ad2      	subs	r2, r2, r3
 800f8b6:	2308      	movs	r3, #8
 800f8b8:	005b      	lsls	r3, r3, #1
 800f8ba:	429a      	cmp	r2, r3
 800f8bc:	d922      	bls.n	800f904 <pvPortMalloc+0x11c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800f8be:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800f8c0:	687b      	ldr	r3, [r7, #4]
 800f8c2:	4413      	add	r3, r2
 800f8c4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800f8c6:	69bb      	ldr	r3, [r7, #24]
 800f8c8:	f003 0307 	and.w	r3, r3, #7
 800f8cc:	2b00      	cmp	r3, #0
 800f8ce:	d00d      	beq.n	800f8ec <pvPortMalloc+0x104>
	__asm volatile
 800f8d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f8d4:	b672      	cpsid	i
 800f8d6:	f383 8811 	msr	BASEPRI, r3
 800f8da:	f3bf 8f6f 	isb	sy
 800f8de:	f3bf 8f4f 	dsb	sy
 800f8e2:	b662      	cpsie	i
 800f8e4:	613b      	str	r3, [r7, #16]
}
 800f8e6:	bf00      	nop
 800f8e8:	bf00      	nop
 800f8ea:	e7fd      	b.n	800f8e8 <pvPortMalloc+0x100>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800f8ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f8ee:	685a      	ldr	r2, [r3, #4]
 800f8f0:	687b      	ldr	r3, [r7, #4]
 800f8f2:	1ad2      	subs	r2, r2, r3
 800f8f4:	69bb      	ldr	r3, [r7, #24]
 800f8f6:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800f8f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f8fa:	687a      	ldr	r2, [r7, #4]
 800f8fc:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800f8fe:	69b8      	ldr	r0, [r7, #24]
 800f900:	f000 f902 	bl	800fb08 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800f904:	4b1c      	ldr	r3, [pc, #112]	@ (800f978 <pvPortMalloc+0x190>)
 800f906:	681a      	ldr	r2, [r3, #0]
 800f908:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f90a:	685b      	ldr	r3, [r3, #4]
 800f90c:	1ad3      	subs	r3, r2, r3
 800f90e:	4a1a      	ldr	r2, [pc, #104]	@ (800f978 <pvPortMalloc+0x190>)
 800f910:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800f912:	4b19      	ldr	r3, [pc, #100]	@ (800f978 <pvPortMalloc+0x190>)
 800f914:	681a      	ldr	r2, [r3, #0]
 800f916:	4b1a      	ldr	r3, [pc, #104]	@ (800f980 <pvPortMalloc+0x198>)
 800f918:	681b      	ldr	r3, [r3, #0]
 800f91a:	429a      	cmp	r2, r3
 800f91c:	d203      	bcs.n	800f926 <pvPortMalloc+0x13e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800f91e:	4b16      	ldr	r3, [pc, #88]	@ (800f978 <pvPortMalloc+0x190>)
 800f920:	681b      	ldr	r3, [r3, #0]
 800f922:	4a17      	ldr	r2, [pc, #92]	@ (800f980 <pvPortMalloc+0x198>)
 800f924:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800f926:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f928:	685a      	ldr	r2, [r3, #4]
 800f92a:	4b12      	ldr	r3, [pc, #72]	@ (800f974 <pvPortMalloc+0x18c>)
 800f92c:	681b      	ldr	r3, [r3, #0]
 800f92e:	431a      	orrs	r2, r3
 800f930:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f932:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800f934:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f936:	2200      	movs	r2, #0
 800f938:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800f93a:	f7fe fef7 	bl	800e72c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800f93e:	69fb      	ldr	r3, [r7, #28]
 800f940:	f003 0307 	and.w	r3, r3, #7
 800f944:	2b00      	cmp	r3, #0
 800f946:	d00d      	beq.n	800f964 <pvPortMalloc+0x17c>
	__asm volatile
 800f948:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f94c:	b672      	cpsid	i
 800f94e:	f383 8811 	msr	BASEPRI, r3
 800f952:	f3bf 8f6f 	isb	sy
 800f956:	f3bf 8f4f 	dsb	sy
 800f95a:	b662      	cpsie	i
 800f95c:	60fb      	str	r3, [r7, #12]
}
 800f95e:	bf00      	nop
 800f960:	bf00      	nop
 800f962:	e7fd      	b.n	800f960 <pvPortMalloc+0x178>
	return pvReturn;
 800f964:	69fb      	ldr	r3, [r7, #28]
}
 800f966:	4618      	mov	r0, r3
 800f968:	3728      	adds	r7, #40	@ 0x28
 800f96a:	46bd      	mov	sp, r7
 800f96c:	bd80      	pop	{r7, pc}
 800f96e:	bf00      	nop
 800f970:	2000b3d0 	.word	0x2000b3d0
 800f974:	2000b3dc 	.word	0x2000b3dc
 800f978:	2000b3d4 	.word	0x2000b3d4
 800f97c:	2000b3c8 	.word	0x2000b3c8
 800f980:	2000b3d8 	.word	0x2000b3d8

0800f984 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800f984:	b580      	push	{r7, lr}
 800f986:	b086      	sub	sp, #24
 800f988:	af00      	add	r7, sp, #0
 800f98a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800f98c:	687b      	ldr	r3, [r7, #4]
 800f98e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800f990:	687b      	ldr	r3, [r7, #4]
 800f992:	2b00      	cmp	r3, #0
 800f994:	d04e      	beq.n	800fa34 <vPortFree+0xb0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800f996:	2308      	movs	r3, #8
 800f998:	425b      	negs	r3, r3
 800f99a:	697a      	ldr	r2, [r7, #20]
 800f99c:	4413      	add	r3, r2
 800f99e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800f9a0:	697b      	ldr	r3, [r7, #20]
 800f9a2:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800f9a4:	693b      	ldr	r3, [r7, #16]
 800f9a6:	685a      	ldr	r2, [r3, #4]
 800f9a8:	4b24      	ldr	r3, [pc, #144]	@ (800fa3c <vPortFree+0xb8>)
 800f9aa:	681b      	ldr	r3, [r3, #0]
 800f9ac:	4013      	ands	r3, r2
 800f9ae:	2b00      	cmp	r3, #0
 800f9b0:	d10d      	bne.n	800f9ce <vPortFree+0x4a>
	__asm volatile
 800f9b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f9b6:	b672      	cpsid	i
 800f9b8:	f383 8811 	msr	BASEPRI, r3
 800f9bc:	f3bf 8f6f 	isb	sy
 800f9c0:	f3bf 8f4f 	dsb	sy
 800f9c4:	b662      	cpsie	i
 800f9c6:	60fb      	str	r3, [r7, #12]
}
 800f9c8:	bf00      	nop
 800f9ca:	bf00      	nop
 800f9cc:	e7fd      	b.n	800f9ca <vPortFree+0x46>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800f9ce:	693b      	ldr	r3, [r7, #16]
 800f9d0:	681b      	ldr	r3, [r3, #0]
 800f9d2:	2b00      	cmp	r3, #0
 800f9d4:	d00d      	beq.n	800f9f2 <vPortFree+0x6e>
	__asm volatile
 800f9d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f9da:	b672      	cpsid	i
 800f9dc:	f383 8811 	msr	BASEPRI, r3
 800f9e0:	f3bf 8f6f 	isb	sy
 800f9e4:	f3bf 8f4f 	dsb	sy
 800f9e8:	b662      	cpsie	i
 800f9ea:	60bb      	str	r3, [r7, #8]
}
 800f9ec:	bf00      	nop
 800f9ee:	bf00      	nop
 800f9f0:	e7fd      	b.n	800f9ee <vPortFree+0x6a>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800f9f2:	693b      	ldr	r3, [r7, #16]
 800f9f4:	685a      	ldr	r2, [r3, #4]
 800f9f6:	4b11      	ldr	r3, [pc, #68]	@ (800fa3c <vPortFree+0xb8>)
 800f9f8:	681b      	ldr	r3, [r3, #0]
 800f9fa:	4013      	ands	r3, r2
 800f9fc:	2b00      	cmp	r3, #0
 800f9fe:	d019      	beq.n	800fa34 <vPortFree+0xb0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800fa00:	693b      	ldr	r3, [r7, #16]
 800fa02:	681b      	ldr	r3, [r3, #0]
 800fa04:	2b00      	cmp	r3, #0
 800fa06:	d115      	bne.n	800fa34 <vPortFree+0xb0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800fa08:	693b      	ldr	r3, [r7, #16]
 800fa0a:	685a      	ldr	r2, [r3, #4]
 800fa0c:	4b0b      	ldr	r3, [pc, #44]	@ (800fa3c <vPortFree+0xb8>)
 800fa0e:	681b      	ldr	r3, [r3, #0]
 800fa10:	43db      	mvns	r3, r3
 800fa12:	401a      	ands	r2, r3
 800fa14:	693b      	ldr	r3, [r7, #16]
 800fa16:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800fa18:	f7fe fe7a 	bl	800e710 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800fa1c:	693b      	ldr	r3, [r7, #16]
 800fa1e:	685a      	ldr	r2, [r3, #4]
 800fa20:	4b07      	ldr	r3, [pc, #28]	@ (800fa40 <vPortFree+0xbc>)
 800fa22:	681b      	ldr	r3, [r3, #0]
 800fa24:	4413      	add	r3, r2
 800fa26:	4a06      	ldr	r2, [pc, #24]	@ (800fa40 <vPortFree+0xbc>)
 800fa28:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800fa2a:	6938      	ldr	r0, [r7, #16]
 800fa2c:	f000 f86c 	bl	800fb08 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 800fa30:	f7fe fe7c 	bl	800e72c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800fa34:	bf00      	nop
 800fa36:	3718      	adds	r7, #24
 800fa38:	46bd      	mov	sp, r7
 800fa3a:	bd80      	pop	{r7, pc}
 800fa3c:	2000b3dc 	.word	0x2000b3dc
 800fa40:	2000b3d4 	.word	0x2000b3d4

0800fa44 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800fa44:	b480      	push	{r7}
 800fa46:	b085      	sub	sp, #20
 800fa48:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800fa4a:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 800fa4e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800fa50:	4b27      	ldr	r3, [pc, #156]	@ (800faf0 <prvHeapInit+0xac>)
 800fa52:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800fa54:	68fb      	ldr	r3, [r7, #12]
 800fa56:	f003 0307 	and.w	r3, r3, #7
 800fa5a:	2b00      	cmp	r3, #0
 800fa5c:	d00c      	beq.n	800fa78 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800fa5e:	68fb      	ldr	r3, [r7, #12]
 800fa60:	3307      	adds	r3, #7
 800fa62:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800fa64:	68fb      	ldr	r3, [r7, #12]
 800fa66:	f023 0307 	bic.w	r3, r3, #7
 800fa6a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800fa6c:	68ba      	ldr	r2, [r7, #8]
 800fa6e:	68fb      	ldr	r3, [r7, #12]
 800fa70:	1ad3      	subs	r3, r2, r3
 800fa72:	4a1f      	ldr	r2, [pc, #124]	@ (800faf0 <prvHeapInit+0xac>)
 800fa74:	4413      	add	r3, r2
 800fa76:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800fa78:	68fb      	ldr	r3, [r7, #12]
 800fa7a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800fa7c:	4a1d      	ldr	r2, [pc, #116]	@ (800faf4 <prvHeapInit+0xb0>)
 800fa7e:	687b      	ldr	r3, [r7, #4]
 800fa80:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800fa82:	4b1c      	ldr	r3, [pc, #112]	@ (800faf4 <prvHeapInit+0xb0>)
 800fa84:	2200      	movs	r2, #0
 800fa86:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800fa88:	687b      	ldr	r3, [r7, #4]
 800fa8a:	68ba      	ldr	r2, [r7, #8]
 800fa8c:	4413      	add	r3, r2
 800fa8e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800fa90:	2208      	movs	r2, #8
 800fa92:	68fb      	ldr	r3, [r7, #12]
 800fa94:	1a9b      	subs	r3, r3, r2
 800fa96:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800fa98:	68fb      	ldr	r3, [r7, #12]
 800fa9a:	f023 0307 	bic.w	r3, r3, #7
 800fa9e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800faa0:	68fb      	ldr	r3, [r7, #12]
 800faa2:	4a15      	ldr	r2, [pc, #84]	@ (800faf8 <prvHeapInit+0xb4>)
 800faa4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800faa6:	4b14      	ldr	r3, [pc, #80]	@ (800faf8 <prvHeapInit+0xb4>)
 800faa8:	681b      	ldr	r3, [r3, #0]
 800faaa:	2200      	movs	r2, #0
 800faac:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800faae:	4b12      	ldr	r3, [pc, #72]	@ (800faf8 <prvHeapInit+0xb4>)
 800fab0:	681b      	ldr	r3, [r3, #0]
 800fab2:	2200      	movs	r2, #0
 800fab4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800fab6:	687b      	ldr	r3, [r7, #4]
 800fab8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800faba:	683b      	ldr	r3, [r7, #0]
 800fabc:	68fa      	ldr	r2, [r7, #12]
 800fabe:	1ad2      	subs	r2, r2, r3
 800fac0:	683b      	ldr	r3, [r7, #0]
 800fac2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800fac4:	4b0c      	ldr	r3, [pc, #48]	@ (800faf8 <prvHeapInit+0xb4>)
 800fac6:	681a      	ldr	r2, [r3, #0]
 800fac8:	683b      	ldr	r3, [r7, #0]
 800faca:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800facc:	683b      	ldr	r3, [r7, #0]
 800face:	685b      	ldr	r3, [r3, #4]
 800fad0:	4a0a      	ldr	r2, [pc, #40]	@ (800fafc <prvHeapInit+0xb8>)
 800fad2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800fad4:	683b      	ldr	r3, [r7, #0]
 800fad6:	685b      	ldr	r3, [r3, #4]
 800fad8:	4a09      	ldr	r2, [pc, #36]	@ (800fb00 <prvHeapInit+0xbc>)
 800fada:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800fadc:	4b09      	ldr	r3, [pc, #36]	@ (800fb04 <prvHeapInit+0xc0>)
 800fade:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800fae2:	601a      	str	r2, [r3, #0]
}
 800fae4:	bf00      	nop
 800fae6:	3714      	adds	r7, #20
 800fae8:	46bd      	mov	sp, r7
 800faea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800faee:	4770      	bx	lr
 800faf0:	200053c8 	.word	0x200053c8
 800faf4:	2000b3c8 	.word	0x2000b3c8
 800faf8:	2000b3d0 	.word	0x2000b3d0
 800fafc:	2000b3d8 	.word	0x2000b3d8
 800fb00:	2000b3d4 	.word	0x2000b3d4
 800fb04:	2000b3dc 	.word	0x2000b3dc

0800fb08 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800fb08:	b480      	push	{r7}
 800fb0a:	b085      	sub	sp, #20
 800fb0c:	af00      	add	r7, sp, #0
 800fb0e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800fb10:	4b28      	ldr	r3, [pc, #160]	@ (800fbb4 <prvInsertBlockIntoFreeList+0xac>)
 800fb12:	60fb      	str	r3, [r7, #12]
 800fb14:	e002      	b.n	800fb1c <prvInsertBlockIntoFreeList+0x14>
 800fb16:	68fb      	ldr	r3, [r7, #12]
 800fb18:	681b      	ldr	r3, [r3, #0]
 800fb1a:	60fb      	str	r3, [r7, #12]
 800fb1c:	68fb      	ldr	r3, [r7, #12]
 800fb1e:	681b      	ldr	r3, [r3, #0]
 800fb20:	687a      	ldr	r2, [r7, #4]
 800fb22:	429a      	cmp	r2, r3
 800fb24:	d8f7      	bhi.n	800fb16 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800fb26:	68fb      	ldr	r3, [r7, #12]
 800fb28:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800fb2a:	68fb      	ldr	r3, [r7, #12]
 800fb2c:	685b      	ldr	r3, [r3, #4]
 800fb2e:	68ba      	ldr	r2, [r7, #8]
 800fb30:	4413      	add	r3, r2
 800fb32:	687a      	ldr	r2, [r7, #4]
 800fb34:	429a      	cmp	r2, r3
 800fb36:	d108      	bne.n	800fb4a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800fb38:	68fb      	ldr	r3, [r7, #12]
 800fb3a:	685a      	ldr	r2, [r3, #4]
 800fb3c:	687b      	ldr	r3, [r7, #4]
 800fb3e:	685b      	ldr	r3, [r3, #4]
 800fb40:	441a      	add	r2, r3
 800fb42:	68fb      	ldr	r3, [r7, #12]
 800fb44:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800fb46:	68fb      	ldr	r3, [r7, #12]
 800fb48:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800fb4a:	687b      	ldr	r3, [r7, #4]
 800fb4c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800fb4e:	687b      	ldr	r3, [r7, #4]
 800fb50:	685b      	ldr	r3, [r3, #4]
 800fb52:	68ba      	ldr	r2, [r7, #8]
 800fb54:	441a      	add	r2, r3
 800fb56:	68fb      	ldr	r3, [r7, #12]
 800fb58:	681b      	ldr	r3, [r3, #0]
 800fb5a:	429a      	cmp	r2, r3
 800fb5c:	d118      	bne.n	800fb90 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800fb5e:	68fb      	ldr	r3, [r7, #12]
 800fb60:	681a      	ldr	r2, [r3, #0]
 800fb62:	4b15      	ldr	r3, [pc, #84]	@ (800fbb8 <prvInsertBlockIntoFreeList+0xb0>)
 800fb64:	681b      	ldr	r3, [r3, #0]
 800fb66:	429a      	cmp	r2, r3
 800fb68:	d00d      	beq.n	800fb86 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800fb6a:	687b      	ldr	r3, [r7, #4]
 800fb6c:	685a      	ldr	r2, [r3, #4]
 800fb6e:	68fb      	ldr	r3, [r7, #12]
 800fb70:	681b      	ldr	r3, [r3, #0]
 800fb72:	685b      	ldr	r3, [r3, #4]
 800fb74:	441a      	add	r2, r3
 800fb76:	687b      	ldr	r3, [r7, #4]
 800fb78:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800fb7a:	68fb      	ldr	r3, [r7, #12]
 800fb7c:	681b      	ldr	r3, [r3, #0]
 800fb7e:	681a      	ldr	r2, [r3, #0]
 800fb80:	687b      	ldr	r3, [r7, #4]
 800fb82:	601a      	str	r2, [r3, #0]
 800fb84:	e008      	b.n	800fb98 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800fb86:	4b0c      	ldr	r3, [pc, #48]	@ (800fbb8 <prvInsertBlockIntoFreeList+0xb0>)
 800fb88:	681a      	ldr	r2, [r3, #0]
 800fb8a:	687b      	ldr	r3, [r7, #4]
 800fb8c:	601a      	str	r2, [r3, #0]
 800fb8e:	e003      	b.n	800fb98 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800fb90:	68fb      	ldr	r3, [r7, #12]
 800fb92:	681a      	ldr	r2, [r3, #0]
 800fb94:	687b      	ldr	r3, [r7, #4]
 800fb96:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800fb98:	68fa      	ldr	r2, [r7, #12]
 800fb9a:	687b      	ldr	r3, [r7, #4]
 800fb9c:	429a      	cmp	r2, r3
 800fb9e:	d002      	beq.n	800fba6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800fba0:	68fb      	ldr	r3, [r7, #12]
 800fba2:	687a      	ldr	r2, [r7, #4]
 800fba4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800fba6:	bf00      	nop
 800fba8:	3714      	adds	r7, #20
 800fbaa:	46bd      	mov	sp, r7
 800fbac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fbb0:	4770      	bx	lr
 800fbb2:	bf00      	nop
 800fbb4:	2000b3c8 	.word	0x2000b3c8
 800fbb8:	2000b3d0 	.word	0x2000b3d0

0800fbbc <netconn_apimsg>:
 * @param apimsg a struct containing the function to call and its parameters
 * @return ERR_OK if the function was called, another err_t if not
 */
static err_t
netconn_apimsg(tcpip_callback_fn fn, struct api_msg *apimsg)
{
 800fbbc:	b580      	push	{r7, lr}
 800fbbe:	b084      	sub	sp, #16
 800fbc0:	af00      	add	r7, sp, #0
 800fbc2:	6078      	str	r0, [r7, #4]
 800fbc4:	6039      	str	r1, [r7, #0]

#if LWIP_NETCONN_SEM_PER_THREAD
  apimsg->op_completed_sem = LWIP_NETCONN_THREAD_SEM_GET();
#endif /* LWIP_NETCONN_SEM_PER_THREAD */

  err = tcpip_send_msg_wait_sem(fn, apimsg, LWIP_API_MSG_SEM(apimsg));
 800fbc6:	683b      	ldr	r3, [r7, #0]
 800fbc8:	681b      	ldr	r3, [r3, #0]
 800fbca:	330c      	adds	r3, #12
 800fbcc:	461a      	mov	r2, r3
 800fbce:	6839      	ldr	r1, [r7, #0]
 800fbd0:	6878      	ldr	r0, [r7, #4]
 800fbd2:	f002 fa73 	bl	80120bc <tcpip_send_msg_wait_sem>
 800fbd6:	4603      	mov	r3, r0
 800fbd8:	73fb      	strb	r3, [r7, #15]
  if (err == ERR_OK) {
 800fbda:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800fbde:	2b00      	cmp	r3, #0
 800fbe0:	d103      	bne.n	800fbea <netconn_apimsg+0x2e>
    return apimsg->err;
 800fbe2:	683b      	ldr	r3, [r7, #0]
 800fbe4:	f993 3004 	ldrsb.w	r3, [r3, #4]
 800fbe8:	e001      	b.n	800fbee <netconn_apimsg+0x32>
  }
  return err;
 800fbea:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800fbee:	4618      	mov	r0, r3
 800fbf0:	3710      	adds	r7, #16
 800fbf2:	46bd      	mov	sp, r7
 800fbf4:	bd80      	pop	{r7, pc}
	...

0800fbf8 <netconn_new_with_proto_and_callback>:
 * @return a newly allocated struct netconn or
 *         NULL on memory error
 */
struct netconn *
netconn_new_with_proto_and_callback(enum netconn_type t, u8_t proto, netconn_callback callback)
{
 800fbf8:	b580      	push	{r7, lr}
 800fbfa:	b08c      	sub	sp, #48	@ 0x30
 800fbfc:	af00      	add	r7, sp, #0
 800fbfe:	4603      	mov	r3, r0
 800fc00:	603a      	str	r2, [r7, #0]
 800fc02:	71fb      	strb	r3, [r7, #7]
 800fc04:	460b      	mov	r3, r1
 800fc06:	71bb      	strb	r3, [r7, #6]
  struct netconn *conn;
  API_MSG_VAR_DECLARE(msg);
  API_MSG_VAR_ALLOC_RETURN_NULL(msg);

  conn = netconn_alloc(t, callback);
 800fc08:	79fb      	ldrb	r3, [r7, #7]
 800fc0a:	6839      	ldr	r1, [r7, #0]
 800fc0c:	4618      	mov	r0, r3
 800fc0e:	f001 f923 	bl	8010e58 <netconn_alloc>
 800fc12:	62f8      	str	r0, [r7, #44]	@ 0x2c
  if (conn != NULL) {
 800fc14:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fc16:	2b00      	cmp	r3, #0
 800fc18:	d054      	beq.n	800fcc4 <netconn_new_with_proto_and_callback+0xcc>
    err_t err;

    API_MSG_VAR_REF(msg).msg.n.proto = proto;
 800fc1a:	79bb      	ldrb	r3, [r7, #6]
 800fc1c:	743b      	strb	r3, [r7, #16]
    API_MSG_VAR_REF(msg).conn = conn;
 800fc1e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fc20:	60bb      	str	r3, [r7, #8]
    err = netconn_apimsg(lwip_netconn_do_newconn, &API_MSG_VAR_REF(msg));
 800fc22:	f107 0308 	add.w	r3, r7, #8
 800fc26:	4619      	mov	r1, r3
 800fc28:	4829      	ldr	r0, [pc, #164]	@ (800fcd0 <netconn_new_with_proto_and_callback+0xd8>)
 800fc2a:	f7ff ffc7 	bl	800fbbc <netconn_apimsg>
 800fc2e:	4603      	mov	r3, r0
 800fc30:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    if (err != ERR_OK) {
 800fc34:	f997 302b 	ldrsb.w	r3, [r7, #43]	@ 0x2b
 800fc38:	2b00      	cmp	r3, #0
 800fc3a:	d043      	beq.n	800fcc4 <netconn_new_with_proto_and_callback+0xcc>
      LWIP_ASSERT("freeing conn without freeing pcb", conn->pcb.tcp == NULL);
 800fc3c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fc3e:	685b      	ldr	r3, [r3, #4]
 800fc40:	2b00      	cmp	r3, #0
 800fc42:	d005      	beq.n	800fc50 <netconn_new_with_proto_and_callback+0x58>
 800fc44:	4b23      	ldr	r3, [pc, #140]	@ (800fcd4 <netconn_new_with_proto_and_callback+0xdc>)
 800fc46:	22a3      	movs	r2, #163	@ 0xa3
 800fc48:	4923      	ldr	r1, [pc, #140]	@ (800fcd8 <netconn_new_with_proto_and_callback+0xe0>)
 800fc4a:	4824      	ldr	r0, [pc, #144]	@ (800fcdc <netconn_new_with_proto_and_callback+0xe4>)
 800fc4c:	f00e fa5e 	bl	801e10c <iprintf>
      LWIP_ASSERT("conn has no recvmbox", sys_mbox_valid(&conn->recvmbox));
 800fc50:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fc52:	3310      	adds	r3, #16
 800fc54:	4618      	mov	r0, r3
 800fc56:	f00d f9cc 	bl	801cff2 <sys_mbox_valid>
 800fc5a:	4603      	mov	r3, r0
 800fc5c:	2b00      	cmp	r3, #0
 800fc5e:	d105      	bne.n	800fc6c <netconn_new_with_proto_and_callback+0x74>
 800fc60:	4b1c      	ldr	r3, [pc, #112]	@ (800fcd4 <netconn_new_with_proto_and_callback+0xdc>)
 800fc62:	22a4      	movs	r2, #164	@ 0xa4
 800fc64:	491e      	ldr	r1, [pc, #120]	@ (800fce0 <netconn_new_with_proto_and_callback+0xe8>)
 800fc66:	481d      	ldr	r0, [pc, #116]	@ (800fcdc <netconn_new_with_proto_and_callback+0xe4>)
 800fc68:	f00e fa50 	bl	801e10c <iprintf>
#if LWIP_TCP
      LWIP_ASSERT("conn->acceptmbox shouldn't exist", !sys_mbox_valid(&conn->acceptmbox));
 800fc6c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fc6e:	3314      	adds	r3, #20
 800fc70:	4618      	mov	r0, r3
 800fc72:	f00d f9be 	bl	801cff2 <sys_mbox_valid>
 800fc76:	4603      	mov	r3, r0
 800fc78:	2b00      	cmp	r3, #0
 800fc7a:	d005      	beq.n	800fc88 <netconn_new_with_proto_and_callback+0x90>
 800fc7c:	4b15      	ldr	r3, [pc, #84]	@ (800fcd4 <netconn_new_with_proto_and_callback+0xdc>)
 800fc7e:	22a6      	movs	r2, #166	@ 0xa6
 800fc80:	4918      	ldr	r1, [pc, #96]	@ (800fce4 <netconn_new_with_proto_and_callback+0xec>)
 800fc82:	4816      	ldr	r0, [pc, #88]	@ (800fcdc <netconn_new_with_proto_and_callback+0xe4>)
 800fc84:	f00e fa42 	bl	801e10c <iprintf>
#endif /* LWIP_TCP */
#if !LWIP_NETCONN_SEM_PER_THREAD
      LWIP_ASSERT("conn has no op_completed", sys_sem_valid(&conn->op_completed));
 800fc88:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fc8a:	330c      	adds	r3, #12
 800fc8c:	4618      	mov	r0, r3
 800fc8e:	f00d fa41 	bl	801d114 <sys_sem_valid>
 800fc92:	4603      	mov	r3, r0
 800fc94:	2b00      	cmp	r3, #0
 800fc96:	d105      	bne.n	800fca4 <netconn_new_with_proto_and_callback+0xac>
 800fc98:	4b0e      	ldr	r3, [pc, #56]	@ (800fcd4 <netconn_new_with_proto_and_callback+0xdc>)
 800fc9a:	22a9      	movs	r2, #169	@ 0xa9
 800fc9c:	4912      	ldr	r1, [pc, #72]	@ (800fce8 <netconn_new_with_proto_and_callback+0xf0>)
 800fc9e:	480f      	ldr	r0, [pc, #60]	@ (800fcdc <netconn_new_with_proto_and_callback+0xe4>)
 800fca0:	f00e fa34 	bl	801e10c <iprintf>
      sys_sem_free(&conn->op_completed);
 800fca4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fca6:	330c      	adds	r3, #12
 800fca8:	4618      	mov	r0, r3
 800fcaa:	f00d fa26 	bl	801d0fa <sys_sem_free>
#endif /* !LWIP_NETCONN_SEM_PER_THREAD */
      sys_mbox_free(&conn->recvmbox);
 800fcae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fcb0:	3310      	adds	r3, #16
 800fcb2:	4618      	mov	r0, r3
 800fcb4:	f00d f916 	bl	801cee4 <sys_mbox_free>
      memp_free(MEMP_NETCONN, conn);
 800fcb8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800fcba:	2007      	movs	r0, #7
 800fcbc:	f002 fff0 	bl	8012ca0 <memp_free>
      API_MSG_VAR_FREE(msg);
      return NULL;
 800fcc0:	2300      	movs	r3, #0
 800fcc2:	e000      	b.n	800fcc6 <netconn_new_with_proto_and_callback+0xce>
    }
  }
  API_MSG_VAR_FREE(msg);
  return conn;
 800fcc4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 800fcc6:	4618      	mov	r0, r3
 800fcc8:	3730      	adds	r7, #48	@ 0x30
 800fcca:	46bd      	mov	sp, r7
 800fccc:	bd80      	pop	{r7, pc}
 800fcce:	bf00      	nop
 800fcd0:	08010e2d 	.word	0x08010e2d
 800fcd4:	0801f4c4 	.word	0x0801f4c4
 800fcd8:	0801f4f8 	.word	0x0801f4f8
 800fcdc:	0801f51c 	.word	0x0801f51c
 800fce0:	0801f544 	.word	0x0801f544
 800fce4:	0801f55c 	.word	0x0801f55c
 800fce8:	0801f580 	.word	0x0801f580

0800fcec <netconn_prepare_delete>:
 * @param conn the netconn to delete
 * @return ERR_OK if the connection was deleted
 */
err_t
netconn_prepare_delete(struct netconn *conn)
{
 800fcec:	b580      	push	{r7, lr}
 800fcee:	b08c      	sub	sp, #48	@ 0x30
 800fcf0:	af00      	add	r7, sp, #0
 800fcf2:	6078      	str	r0, [r7, #4]
  err_t err;
  API_MSG_VAR_DECLARE(msg);

  /* No ASSERT here because possible to get a (conn == NULL) if we got an accept error */
  if (conn == NULL) {
 800fcf4:	687b      	ldr	r3, [r7, #4]
 800fcf6:	2b00      	cmp	r3, #0
 800fcf8:	d101      	bne.n	800fcfe <netconn_prepare_delete+0x12>
    return ERR_OK;
 800fcfa:	2300      	movs	r3, #0
 800fcfc:	e014      	b.n	800fd28 <netconn_prepare_delete+0x3c>
  }

  API_MSG_VAR_ALLOC(msg);
  API_MSG_VAR_REF(msg).conn = conn;
 800fcfe:	687b      	ldr	r3, [r7, #4]
 800fd00:	60fb      	str	r3, [r7, #12]
  /* get the time we started, which is later compared to
     sys_now() + conn->send_timeout */
  API_MSG_VAR_REF(msg).msg.sd.time_started = sys_now();
#else /* LWIP_SO_SNDTIMEO || LWIP_SO_LINGER */
#if LWIP_TCP
  API_MSG_VAR_REF(msg).msg.sd.polls_left =
 800fd02:	2329      	movs	r3, #41	@ 0x29
 800fd04:	757b      	strb	r3, [r7, #21]
    ((LWIP_TCP_CLOSE_TIMEOUT_MS_DEFAULT + TCP_SLOW_INTERVAL - 1) / TCP_SLOW_INTERVAL) + 1;
#endif /* LWIP_TCP */
#endif /* LWIP_SO_SNDTIMEO || LWIP_SO_LINGER */
  err = netconn_apimsg(lwip_netconn_do_delconn, &API_MSG_VAR_REF(msg));
 800fd06:	f107 030c 	add.w	r3, r7, #12
 800fd0a:	4619      	mov	r1, r3
 800fd0c:	4808      	ldr	r0, [pc, #32]	@ (800fd30 <netconn_prepare_delete+0x44>)
 800fd0e:	f7ff ff55 	bl	800fbbc <netconn_apimsg>
 800fd12:	4603      	mov	r3, r0
 800fd14:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  API_MSG_VAR_FREE(msg);

  if (err != ERR_OK) {
 800fd18:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 800fd1c:	2b00      	cmp	r3, #0
 800fd1e:	d002      	beq.n	800fd26 <netconn_prepare_delete+0x3a>
    return err;
 800fd20:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 800fd24:	e000      	b.n	800fd28 <netconn_prepare_delete+0x3c>
  }
  return ERR_OK;
 800fd26:	2300      	movs	r3, #0
}
 800fd28:	4618      	mov	r0, r3
 800fd2a:	3730      	adds	r7, #48	@ 0x30
 800fd2c:	46bd      	mov	sp, r7
 800fd2e:	bd80      	pop	{r7, pc}
 800fd30:	08011399 	.word	0x08011399

0800fd34 <netconn_delete>:
 * @param conn the netconn to delete
 * @return ERR_OK if the connection was deleted
 */
err_t
netconn_delete(struct netconn *conn)
{
 800fd34:	b580      	push	{r7, lr}
 800fd36:	b084      	sub	sp, #16
 800fd38:	af00      	add	r7, sp, #0
 800fd3a:	6078      	str	r0, [r7, #4]
  err_t err;

  /* No ASSERT here because possible to get a (conn == NULL) if we got an accept error */
  if (conn == NULL) {
 800fd3c:	687b      	ldr	r3, [r7, #4]
 800fd3e:	2b00      	cmp	r3, #0
 800fd40:	d101      	bne.n	800fd46 <netconn_delete+0x12>
    return ERR_OK;
 800fd42:	2300      	movs	r3, #0
 800fd44:	e00d      	b.n	800fd62 <netconn_delete+0x2e>
    /* Already called netconn_prepare_delete() before */
    err = ERR_OK;
  } else
#endif /* LWIP_NETCONN_FULLDUPLEX */
  {
    err = netconn_prepare_delete(conn);
 800fd46:	6878      	ldr	r0, [r7, #4]
 800fd48:	f7ff ffd0 	bl	800fcec <netconn_prepare_delete>
 800fd4c:	4603      	mov	r3, r0
 800fd4e:	73fb      	strb	r3, [r7, #15]
  }
  if (err == ERR_OK) {
 800fd50:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800fd54:	2b00      	cmp	r3, #0
 800fd56:	d102      	bne.n	800fd5e <netconn_delete+0x2a>
    netconn_free(conn);
 800fd58:	6878      	ldr	r0, [r7, #4]
 800fd5a:	f001 f8eb 	bl	8010f34 <netconn_free>
  }
  return err;
 800fd5e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800fd62:	4618      	mov	r0, r3
 800fd64:	3710      	adds	r7, #16
 800fd66:	46bd      	mov	sp, r7
 800fd68:	bd80      	pop	{r7, pc}
	...

0800fd6c <netconn_bind>:
 * @param port the local port to bind the netconn to (not used for RAW)
 * @return ERR_OK if bound, any other err_t on failure
 */
err_t
netconn_bind(struct netconn *conn, const ip_addr_t *addr, u16_t port)
{
 800fd6c:	b580      	push	{r7, lr}
 800fd6e:	b08e      	sub	sp, #56	@ 0x38
 800fd70:	af00      	add	r7, sp, #0
 800fd72:	60f8      	str	r0, [r7, #12]
 800fd74:	60b9      	str	r1, [r7, #8]
 800fd76:	4613      	mov	r3, r2
 800fd78:	80fb      	strh	r3, [r7, #6]
  API_MSG_VAR_DECLARE(msg);
  err_t err;

  LWIP_ERROR("netconn_bind: invalid conn", (conn != NULL), return ERR_ARG;);
 800fd7a:	68fb      	ldr	r3, [r7, #12]
 800fd7c:	2b00      	cmp	r3, #0
 800fd7e:	d109      	bne.n	800fd94 <netconn_bind+0x28>
 800fd80:	4b11      	ldr	r3, [pc, #68]	@ (800fdc8 <netconn_bind+0x5c>)
 800fd82:	f44f 729c 	mov.w	r2, #312	@ 0x138
 800fd86:	4911      	ldr	r1, [pc, #68]	@ (800fdcc <netconn_bind+0x60>)
 800fd88:	4811      	ldr	r0, [pc, #68]	@ (800fdd0 <netconn_bind+0x64>)
 800fd8a:	f00e f9bf 	bl	801e10c <iprintf>
 800fd8e:	f06f 030f 	mvn.w	r3, #15
 800fd92:	e015      	b.n	800fdc0 <netconn_bind+0x54>

#if LWIP_IPV4
  /* Don't propagate NULL pointer (IP_ADDR_ANY alias) to subsequent functions */
  if (addr == NULL) {
 800fd94:	68bb      	ldr	r3, [r7, #8]
 800fd96:	2b00      	cmp	r3, #0
 800fd98:	d101      	bne.n	800fd9e <netconn_bind+0x32>
    addr = IP4_ADDR_ANY;
 800fd9a:	4b0e      	ldr	r3, [pc, #56]	@ (800fdd4 <netconn_bind+0x68>)
 800fd9c:	60bb      	str	r3, [r7, #8]
    addr = IP_ANY_TYPE;
  }
#endif /* LWIP_IPV4 && LWIP_IPV6 */

  API_MSG_VAR_ALLOC(msg);
  API_MSG_VAR_REF(msg).conn = conn;
 800fd9e:	68fb      	ldr	r3, [r7, #12]
 800fda0:	617b      	str	r3, [r7, #20]
  API_MSG_VAR_REF(msg).msg.bc.ipaddr = API_MSG_VAR_REF(addr);
 800fda2:	68bb      	ldr	r3, [r7, #8]
 800fda4:	61fb      	str	r3, [r7, #28]
  API_MSG_VAR_REF(msg).msg.bc.port = port;
 800fda6:	88fb      	ldrh	r3, [r7, #6]
 800fda8:	843b      	strh	r3, [r7, #32]
  err = netconn_apimsg(lwip_netconn_do_bind, &API_MSG_VAR_REF(msg));
 800fdaa:	f107 0314 	add.w	r3, r7, #20
 800fdae:	4619      	mov	r1, r3
 800fdb0:	4809      	ldr	r0, [pc, #36]	@ (800fdd8 <netconn_bind+0x6c>)
 800fdb2:	f7ff ff03 	bl	800fbbc <netconn_apimsg>
 800fdb6:	4603      	mov	r3, r0
 800fdb8:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  API_MSG_VAR_FREE(msg);

  return err;
 800fdbc:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
}
 800fdc0:	4618      	mov	r0, r3
 800fdc2:	3738      	adds	r7, #56	@ 0x38
 800fdc4:	46bd      	mov	sp, r7
 800fdc6:	bd80      	pop	{r7, pc}
 800fdc8:	0801f4c4 	.word	0x0801f4c4
 800fdcc:	0801f5fc 	.word	0x0801f5fc
 800fdd0:	0801f51c 	.word	0x0801f51c
 800fdd4:	08034b58 	.word	0x08034b58
 800fdd8:	08011561 	.word	0x08011561

0800fddc <netconn_listen_with_backlog>:
 * @return ERR_OK if the netconn was set to listen (UDP and RAW netconns
 *         don't return any error (yet?))
 */
err_t
netconn_listen_with_backlog(struct netconn *conn, u8_t backlog)
{
 800fddc:	b580      	push	{r7, lr}
 800fdde:	b08c      	sub	sp, #48	@ 0x30
 800fde0:	af00      	add	r7, sp, #0
 800fde2:	6078      	str	r0, [r7, #4]
 800fde4:	460b      	mov	r3, r1
 800fde6:	70fb      	strb	r3, [r7, #3]
  err_t err;

  /* This does no harm. If TCP_LISTEN_BACKLOG is off, backlog is unused. */
  LWIP_UNUSED_ARG(backlog);

  LWIP_ERROR("netconn_listen: invalid conn", (conn != NULL), return ERR_ARG;);
 800fde8:	687b      	ldr	r3, [r7, #4]
 800fdea:	2b00      	cmp	r3, #0
 800fdec:	d109      	bne.n	800fe02 <netconn_listen_with_backlog+0x26>
 800fdee:	4b0d      	ldr	r3, [pc, #52]	@ (800fe24 <netconn_listen_with_backlog+0x48>)
 800fdf0:	f240 12bb 	movw	r2, #443	@ 0x1bb
 800fdf4:	490c      	ldr	r1, [pc, #48]	@ (800fe28 <netconn_listen_with_backlog+0x4c>)
 800fdf6:	480d      	ldr	r0, [pc, #52]	@ (800fe2c <netconn_listen_with_backlog+0x50>)
 800fdf8:	f00e f988 	bl	801e10c <iprintf>
 800fdfc:	f06f 030f 	mvn.w	r3, #15
 800fe00:	e00c      	b.n	800fe1c <netconn_listen_with_backlog+0x40>

  API_MSG_VAR_ALLOC(msg);
  API_MSG_VAR_REF(msg).conn = conn;
 800fe02:	687b      	ldr	r3, [r7, #4]
 800fe04:	60fb      	str	r3, [r7, #12]
#if TCP_LISTEN_BACKLOG
  API_MSG_VAR_REF(msg).msg.lb.backlog = backlog;
#endif /* TCP_LISTEN_BACKLOG */
  err = netconn_apimsg(lwip_netconn_do_listen, &API_MSG_VAR_REF(msg));
 800fe06:	f107 030c 	add.w	r3, r7, #12
 800fe0a:	4619      	mov	r1, r3
 800fe0c:	4808      	ldr	r0, [pc, #32]	@ (800fe30 <netconn_listen_with_backlog+0x54>)
 800fe0e:	f7ff fed5 	bl	800fbbc <netconn_apimsg>
 800fe12:	4603      	mov	r3, r0
 800fe14:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  API_MSG_VAR_FREE(msg);

  return err;
 800fe18:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
#else /* LWIP_TCP */
  LWIP_UNUSED_ARG(conn);
  LWIP_UNUSED_ARG(backlog);
  return ERR_ARG;
#endif /* LWIP_TCP */
}
 800fe1c:	4618      	mov	r0, r3
 800fe1e:	3730      	adds	r7, #48	@ 0x30
 800fe20:	46bd      	mov	sp, r7
 800fe22:	bd80      	pop	{r7, pc}
 800fe24:	0801f4c4 	.word	0x0801f4c4
 800fe28:	0801f67c 	.word	0x0801f67c
 800fe2c:	0801f51c 	.word	0x0801f51c
 800fe30:	080115d5 	.word	0x080115d5

0800fe34 <netconn_accept>:
 * @return ERR_OK if a new connection has been received or an error
 *                code otherwise
 */
err_t
netconn_accept(struct netconn *conn, struct netconn **new_conn)
{
 800fe34:	b580      	push	{r7, lr}
 800fe36:	b086      	sub	sp, #24
 800fe38:	af00      	add	r7, sp, #0
 800fe3a:	6078      	str	r0, [r7, #4]
 800fe3c:	6039      	str	r1, [r7, #0]
  struct netconn *newconn;
#if TCP_LISTEN_BACKLOG
  API_MSG_VAR_DECLARE(msg);
#endif /* TCP_LISTEN_BACKLOG */

  LWIP_ERROR("netconn_accept: invalid pointer",    (new_conn != NULL),                  return ERR_ARG;);
 800fe3e:	683b      	ldr	r3, [r7, #0]
 800fe40:	2b00      	cmp	r3, #0
 800fe42:	d109      	bne.n	800fe58 <netconn_accept+0x24>
 800fe44:	4b3d      	ldr	r3, [pc, #244]	@ (800ff3c <netconn_accept+0x108>)
 800fe46:	f240 12e1 	movw	r2, #481	@ 0x1e1
 800fe4a:	493d      	ldr	r1, [pc, #244]	@ (800ff40 <netconn_accept+0x10c>)
 800fe4c:	483d      	ldr	r0, [pc, #244]	@ (800ff44 <netconn_accept+0x110>)
 800fe4e:	f00e f95d 	bl	801e10c <iprintf>
 800fe52:	f06f 030f 	mvn.w	r3, #15
 800fe56:	e06c      	b.n	800ff32 <netconn_accept+0xfe>
  *new_conn = NULL;
 800fe58:	683b      	ldr	r3, [r7, #0]
 800fe5a:	2200      	movs	r2, #0
 800fe5c:	601a      	str	r2, [r3, #0]
  LWIP_ERROR("netconn_accept: invalid conn",       (conn != NULL),                      return ERR_ARG;);
 800fe5e:	687b      	ldr	r3, [r7, #4]
 800fe60:	2b00      	cmp	r3, #0
 800fe62:	d109      	bne.n	800fe78 <netconn_accept+0x44>
 800fe64:	4b35      	ldr	r3, [pc, #212]	@ (800ff3c <netconn_accept+0x108>)
 800fe66:	f240 12e3 	movw	r2, #483	@ 0x1e3
 800fe6a:	4937      	ldr	r1, [pc, #220]	@ (800ff48 <netconn_accept+0x114>)
 800fe6c:	4835      	ldr	r0, [pc, #212]	@ (800ff44 <netconn_accept+0x110>)
 800fe6e:	f00e f94d 	bl	801e10c <iprintf>
 800fe72:	f06f 030f 	mvn.w	r3, #15
 800fe76:	e05c      	b.n	800ff32 <netconn_accept+0xfe>

  /* NOTE: Although the opengroup spec says a pending error shall be returned to
           send/recv/getsockopt(SO_ERROR) only, we return it for listening
           connections also, to handle embedded-system errors */
  err = netconn_err(conn);
 800fe78:	6878      	ldr	r0, [r7, #4]
 800fe7a:	f000 fb6c 	bl	8010556 <netconn_err>
 800fe7e:	4603      	mov	r3, r0
 800fe80:	74fb      	strb	r3, [r7, #19]
  if (err != ERR_OK) {
 800fe82:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800fe86:	2b00      	cmp	r3, #0
 800fe88:	d002      	beq.n	800fe90 <netconn_accept+0x5c>
    /* return pending error */
    return err;
 800fe8a:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800fe8e:	e050      	b.n	800ff32 <netconn_accept+0xfe>
  }
  if (!NETCONN_ACCEPTMBOX_WAITABLE(conn)) {
 800fe90:	687b      	ldr	r3, [r7, #4]
 800fe92:	3314      	adds	r3, #20
 800fe94:	4618      	mov	r0, r3
 800fe96:	f00d f8ac 	bl	801cff2 <sys_mbox_valid>
 800fe9a:	4603      	mov	r3, r0
 800fe9c:	2b00      	cmp	r3, #0
 800fe9e:	d005      	beq.n	800feac <netconn_accept+0x78>
 800fea0:	687b      	ldr	r3, [r7, #4]
 800fea2:	7f1b      	ldrb	r3, [r3, #28]
 800fea4:	f003 0301 	and.w	r3, r3, #1
 800fea8:	2b00      	cmp	r3, #0
 800feaa:	d002      	beq.n	800feb2 <netconn_accept+0x7e>
    /* don't accept if closed: this might block the application task
       waiting on acceptmbox forever! */
    return ERR_CLSD;
 800feac:	f06f 030e 	mvn.w	r3, #14
 800feb0:	e03f      	b.n	800ff32 <netconn_accept+0xfe>
  }

  API_MSG_VAR_ALLOC_ACCEPT(msg);

  NETCONN_MBOX_WAITING_INC(conn);
  if (netconn_is_nonblocking(conn)) {
 800feb2:	687b      	ldr	r3, [r7, #4]
 800feb4:	7f1b      	ldrb	r3, [r3, #28]
 800feb6:	f003 0302 	and.w	r3, r3, #2
 800feba:	2b00      	cmp	r3, #0
 800febc:	d00e      	beq.n	800fedc <netconn_accept+0xa8>
    if (sys_arch_mbox_tryfetch(&conn->acceptmbox, &accept_ptr) == SYS_ARCH_TIMEOUT) {
 800febe:	687b      	ldr	r3, [r7, #4]
 800fec0:	3314      	adds	r3, #20
 800fec2:	f107 020c 	add.w	r2, r7, #12
 800fec6:	4611      	mov	r1, r2
 800fec8:	4618      	mov	r0, r3
 800feca:	f00d f876 	bl	801cfba <sys_arch_mbox_tryfetch>
 800fece:	4603      	mov	r3, r0
 800fed0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fed4:	d10a      	bne.n	800feec <netconn_accept+0xb8>
      API_MSG_VAR_FREE_ACCEPT(msg);
      NETCONN_MBOX_WAITING_DEC(conn);
      return ERR_WOULDBLOCK;
 800fed6:	f06f 0306 	mvn.w	r3, #6
 800feda:	e02a      	b.n	800ff32 <netconn_accept+0xfe>
      API_MSG_VAR_FREE_ACCEPT(msg);
      NETCONN_MBOX_WAITING_DEC(conn);
      return ERR_TIMEOUT;
    }
#else
    sys_arch_mbox_fetch(&conn->acceptmbox, &accept_ptr, 0);
 800fedc:	687b      	ldr	r3, [r7, #4]
 800fede:	3314      	adds	r3, #20
 800fee0:	f107 010c 	add.w	r1, r7, #12
 800fee4:	2200      	movs	r2, #0
 800fee6:	4618      	mov	r0, r3
 800fee8:	f00d f828 	bl	801cf3c <sys_arch_mbox_fetch>
    }
  }
#endif

  /* Register event with callback */
  API_EVENT(conn, NETCONN_EVT_RCVMINUS, 0);
 800feec:	687b      	ldr	r3, [r7, #4]
 800feee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fef0:	2b00      	cmp	r3, #0
 800fef2:	d005      	beq.n	800ff00 <netconn_accept+0xcc>
 800fef4:	687b      	ldr	r3, [r7, #4]
 800fef6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fef8:	2200      	movs	r2, #0
 800fefa:	2101      	movs	r1, #1
 800fefc:	6878      	ldr	r0, [r7, #4]
 800fefe:	4798      	blx	r3

  if (lwip_netconn_is_err_msg(accept_ptr, &err)) {
 800ff00:	68fb      	ldr	r3, [r7, #12]
 800ff02:	f107 0213 	add.w	r2, r7, #19
 800ff06:	4611      	mov	r1, r2
 800ff08:	4618      	mov	r0, r3
 800ff0a:	f000 fb75 	bl	80105f8 <lwip_netconn_is_err_msg>
 800ff0e:	4603      	mov	r3, r0
 800ff10:	2b00      	cmp	r3, #0
 800ff12:	d002      	beq.n	800ff1a <netconn_accept+0xe6>
    /* a connection has been aborted: e.g. out of pcbs or out of netconns during accept */
    API_MSG_VAR_FREE_ACCEPT(msg);
    return err;
 800ff14:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800ff18:	e00b      	b.n	800ff32 <netconn_accept+0xfe>
  }
  if (accept_ptr == NULL) {
 800ff1a:	68fb      	ldr	r3, [r7, #12]
 800ff1c:	2b00      	cmp	r3, #0
 800ff1e:	d102      	bne.n	800ff26 <netconn_accept+0xf2>
    /* connection has been aborted */
    API_MSG_VAR_FREE_ACCEPT(msg);
    return ERR_CLSD;
 800ff20:	f06f 030e 	mvn.w	r3, #14
 800ff24:	e005      	b.n	800ff32 <netconn_accept+0xfe>
  }
  newconn = (struct netconn *)accept_ptr;
 800ff26:	68fb      	ldr	r3, [r7, #12]
 800ff28:	617b      	str	r3, [r7, #20]
  /* don't care for the return value of lwip_netconn_do_recv */
  netconn_apimsg(lwip_netconn_do_accepted, &API_MSG_VAR_REF(msg));
  API_MSG_VAR_FREE(msg);
#endif /* TCP_LISTEN_BACKLOG */

  *new_conn = newconn;
 800ff2a:	683b      	ldr	r3, [r7, #0]
 800ff2c:	697a      	ldr	r2, [r7, #20]
 800ff2e:	601a      	str	r2, [r3, #0]
  /* don't set conn->last_err: it's only ERR_OK, anyway */
  return ERR_OK;
 800ff30:	2300      	movs	r3, #0
#else /* LWIP_TCP */
  LWIP_UNUSED_ARG(conn);
  LWIP_UNUSED_ARG(new_conn);
  return ERR_ARG;
#endif /* LWIP_TCP */
}
 800ff32:	4618      	mov	r0, r3
 800ff34:	3718      	adds	r7, #24
 800ff36:	46bd      	mov	sp, r7
 800ff38:	bd80      	pop	{r7, pc}
 800ff3a:	bf00      	nop
 800ff3c:	0801f4c4 	.word	0x0801f4c4
 800ff40:	0801f69c 	.word	0x0801f69c
 800ff44:	0801f51c 	.word	0x0801f51c
 800ff48:	0801f6bc 	.word	0x0801f6bc

0800ff4c <netconn_recv_data>:
 *         ERR_WOULDBLOCK if the netconn is nonblocking but would block to wait for data
 *         ERR_TIMEOUT if the netconn has a receive timeout and no data was received
 */
static err_t
netconn_recv_data(struct netconn *conn, void **new_buf, u8_t apiflags)
{
 800ff4c:	b580      	push	{r7, lr}
 800ff4e:	b088      	sub	sp, #32
 800ff50:	af00      	add	r7, sp, #0
 800ff52:	60f8      	str	r0, [r7, #12]
 800ff54:	60b9      	str	r1, [r7, #8]
 800ff56:	4613      	mov	r3, r2
 800ff58:	71fb      	strb	r3, [r7, #7]
  void *buf = NULL;
 800ff5a:	2300      	movs	r3, #0
 800ff5c:	61bb      	str	r3, [r7, #24]
  u16_t len;

  LWIP_ERROR("netconn_recv: invalid pointer", (new_buf != NULL), return ERR_ARG;);
 800ff5e:	68bb      	ldr	r3, [r7, #8]
 800ff60:	2b00      	cmp	r3, #0
 800ff62:	d109      	bne.n	800ff78 <netconn_recv_data+0x2c>
 800ff64:	4b58      	ldr	r3, [pc, #352]	@ (80100c8 <netconn_recv_data+0x17c>)
 800ff66:	f44f 7212 	mov.w	r2, #584	@ 0x248
 800ff6a:	4958      	ldr	r1, [pc, #352]	@ (80100cc <netconn_recv_data+0x180>)
 800ff6c:	4858      	ldr	r0, [pc, #352]	@ (80100d0 <netconn_recv_data+0x184>)
 800ff6e:	f00e f8cd 	bl	801e10c <iprintf>
 800ff72:	f06f 030f 	mvn.w	r3, #15
 800ff76:	e0a2      	b.n	80100be <netconn_recv_data+0x172>
  *new_buf = NULL;
 800ff78:	68bb      	ldr	r3, [r7, #8]
 800ff7a:	2200      	movs	r2, #0
 800ff7c:	601a      	str	r2, [r3, #0]
  LWIP_ERROR("netconn_recv: invalid conn",    (conn != NULL),    return ERR_ARG;);
 800ff7e:	68fb      	ldr	r3, [r7, #12]
 800ff80:	2b00      	cmp	r3, #0
 800ff82:	d109      	bne.n	800ff98 <netconn_recv_data+0x4c>
 800ff84:	4b50      	ldr	r3, [pc, #320]	@ (80100c8 <netconn_recv_data+0x17c>)
 800ff86:	f240 224a 	movw	r2, #586	@ 0x24a
 800ff8a:	4952      	ldr	r1, [pc, #328]	@ (80100d4 <netconn_recv_data+0x188>)
 800ff8c:	4850      	ldr	r0, [pc, #320]	@ (80100d0 <netconn_recv_data+0x184>)
 800ff8e:	f00e f8bd 	bl	801e10c <iprintf>
 800ff92:	f06f 030f 	mvn.w	r3, #15
 800ff96:	e092      	b.n	80100be <netconn_recv_data+0x172>

  if (!NETCONN_RECVMBOX_WAITABLE(conn)) {
 800ff98:	68fb      	ldr	r3, [r7, #12]
 800ff9a:	3310      	adds	r3, #16
 800ff9c:	4618      	mov	r0, r3
 800ff9e:	f00d f828 	bl	801cff2 <sys_mbox_valid>
 800ffa2:	4603      	mov	r3, r0
 800ffa4:	2b00      	cmp	r3, #0
 800ffa6:	d10e      	bne.n	800ffc6 <netconn_recv_data+0x7a>
    err_t err = netconn_err(conn);
 800ffa8:	68f8      	ldr	r0, [r7, #12]
 800ffaa:	f000 fad4 	bl	8010556 <netconn_err>
 800ffae:	4603      	mov	r3, r0
 800ffb0:	773b      	strb	r3, [r7, #28]
    if (err != ERR_OK) {
 800ffb2:	f997 301c 	ldrsb.w	r3, [r7, #28]
 800ffb6:	2b00      	cmp	r3, #0
 800ffb8:	d002      	beq.n	800ffc0 <netconn_recv_data+0x74>
      /* return pending error */
      return err;
 800ffba:	f997 301c 	ldrsb.w	r3, [r7, #28]
 800ffbe:	e07e      	b.n	80100be <netconn_recv_data+0x172>
    }
    return ERR_CONN;
 800ffc0:	f06f 030a 	mvn.w	r3, #10
 800ffc4:	e07b      	b.n	80100be <netconn_recv_data+0x172>
  }

  NETCONN_MBOX_WAITING_INC(conn);
  if (netconn_is_nonblocking(conn) || (apiflags & NETCONN_DONTBLOCK) ||
 800ffc6:	68fb      	ldr	r3, [r7, #12]
 800ffc8:	7f1b      	ldrb	r3, [r3, #28]
 800ffca:	f003 0302 	and.w	r3, r3, #2
 800ffce:	2b00      	cmp	r3, #0
 800ffd0:	d10f      	bne.n	800fff2 <netconn_recv_data+0xa6>
 800ffd2:	79fb      	ldrb	r3, [r7, #7]
 800ffd4:	f003 0304 	and.w	r3, r3, #4
 800ffd8:	2b00      	cmp	r3, #0
 800ffda:	d10a      	bne.n	800fff2 <netconn_recv_data+0xa6>
      (conn->flags & NETCONN_FLAG_MBOXCLOSED) || (conn->pending_err != ERR_OK)) {
 800ffdc:	68fb      	ldr	r3, [r7, #12]
 800ffde:	7f1b      	ldrb	r3, [r3, #28]
 800ffe0:	f003 0301 	and.w	r3, r3, #1
  if (netconn_is_nonblocking(conn) || (apiflags & NETCONN_DONTBLOCK) ||
 800ffe4:	2b00      	cmp	r3, #0
 800ffe6:	d104      	bne.n	800fff2 <netconn_recv_data+0xa6>
      (conn->flags & NETCONN_FLAG_MBOXCLOSED) || (conn->pending_err != ERR_OK)) {
 800ffe8:	68fb      	ldr	r3, [r7, #12]
 800ffea:	f993 3008 	ldrsb.w	r3, [r3, #8]
 800ffee:	2b00      	cmp	r3, #0
 800fff0:	d023      	beq.n	801003a <netconn_recv_data+0xee>
    if (sys_arch_mbox_tryfetch(&conn->recvmbox, &buf) == SYS_ARCH_TIMEOUT) {
 800fff2:	68fb      	ldr	r3, [r7, #12]
 800fff4:	3310      	adds	r3, #16
 800fff6:	f107 0218 	add.w	r2, r7, #24
 800fffa:	4611      	mov	r1, r2
 800fffc:	4618      	mov	r0, r3
 800fffe:	f00c ffdc 	bl	801cfba <sys_arch_mbox_tryfetch>
 8010002:	4603      	mov	r3, r0
 8010004:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010008:	d11f      	bne.n	801004a <netconn_recv_data+0xfe>
      err_t err;
      NETCONN_MBOX_WAITING_DEC(conn);
      err = netconn_err(conn);
 801000a:	68f8      	ldr	r0, [r7, #12]
 801000c:	f000 faa3 	bl	8010556 <netconn_err>
 8010010:	4603      	mov	r3, r0
 8010012:	777b      	strb	r3, [r7, #29]
      if (err != ERR_OK) {
 8010014:	f997 301d 	ldrsb.w	r3, [r7, #29]
 8010018:	2b00      	cmp	r3, #0
 801001a:	d002      	beq.n	8010022 <netconn_recv_data+0xd6>
        /* return pending error */
        return err;
 801001c:	f997 301d 	ldrsb.w	r3, [r7, #29]
 8010020:	e04d      	b.n	80100be <netconn_recv_data+0x172>
      }
      if (conn->flags & NETCONN_FLAG_MBOXCLOSED) {
 8010022:	68fb      	ldr	r3, [r7, #12]
 8010024:	7f1b      	ldrb	r3, [r3, #28]
 8010026:	f003 0301 	and.w	r3, r3, #1
 801002a:	2b00      	cmp	r3, #0
 801002c:	d002      	beq.n	8010034 <netconn_recv_data+0xe8>
        return ERR_CONN;
 801002e:	f06f 030a 	mvn.w	r3, #10
 8010032:	e044      	b.n	80100be <netconn_recv_data+0x172>
      }
      return ERR_WOULDBLOCK;
 8010034:	f06f 0306 	mvn.w	r3, #6
 8010038:	e041      	b.n	80100be <netconn_recv_data+0x172>
    if (sys_arch_mbox_fetch(&conn->recvmbox, &buf, conn->recv_timeout) == SYS_ARCH_TIMEOUT) {
      NETCONN_MBOX_WAITING_DEC(conn);
      return ERR_TIMEOUT;
    }
#else
    sys_arch_mbox_fetch(&conn->recvmbox, &buf, 0);
 801003a:	68fb      	ldr	r3, [r7, #12]
 801003c:	3310      	adds	r3, #16
 801003e:	f107 0118 	add.w	r1, r7, #24
 8010042:	2200      	movs	r2, #0
 8010044:	4618      	mov	r0, r3
 8010046:	f00c ff79 	bl	801cf3c <sys_arch_mbox_fetch>
  }
#endif

#if LWIP_TCP
#if (LWIP_UDP || LWIP_RAW)
  if (NETCONNTYPE_GROUP(conn->type) == NETCONN_TCP)
 801004a:	68fb      	ldr	r3, [r7, #12]
 801004c:	781b      	ldrb	r3, [r3, #0]
 801004e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8010052:	2b10      	cmp	r3, #16
 8010054:	d117      	bne.n	8010086 <netconn_recv_data+0x13a>
#endif /* (LWIP_UDP || LWIP_RAW) */
  {
    err_t err;
    /* Check if this is an error message or a pbuf */
    if (lwip_netconn_is_err_msg(buf, &err)) {
 8010056:	69bb      	ldr	r3, [r7, #24]
 8010058:	f107 0217 	add.w	r2, r7, #23
 801005c:	4611      	mov	r1, r2
 801005e:	4618      	mov	r0, r3
 8010060:	f000 faca 	bl	80105f8 <lwip_netconn_is_err_msg>
 8010064:	4603      	mov	r3, r0
 8010066:	2b00      	cmp	r3, #0
 8010068:	d009      	beq.n	801007e <netconn_recv_data+0x132>
      /* new_buf has been zeroed above already */
      if (err == ERR_CLSD) {
 801006a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 801006e:	f113 0f0f 	cmn.w	r3, #15
 8010072:	d101      	bne.n	8010078 <netconn_recv_data+0x12c>
        /* connection closed translates to ERR_OK with *new_buf == NULL */
        return ERR_OK;
 8010074:	2300      	movs	r3, #0
 8010076:	e022      	b.n	80100be <netconn_recv_data+0x172>
      }
      return err;
 8010078:	f997 3017 	ldrsb.w	r3, [r7, #23]
 801007c:	e01f      	b.n	80100be <netconn_recv_data+0x172>
    }
    len = ((struct pbuf *)buf)->tot_len;
 801007e:	69bb      	ldr	r3, [r7, #24]
 8010080:	891b      	ldrh	r3, [r3, #8]
 8010082:	83fb      	strh	r3, [r7, #30]
 8010084:	e00d      	b.n	80100a2 <netconn_recv_data+0x156>
#if LWIP_TCP && (LWIP_UDP || LWIP_RAW)
  else
#endif /* LWIP_TCP && (LWIP_UDP || LWIP_RAW) */
#if (LWIP_UDP || LWIP_RAW)
  {
    LWIP_ASSERT("buf != NULL", buf != NULL);
 8010086:	69bb      	ldr	r3, [r7, #24]
 8010088:	2b00      	cmp	r3, #0
 801008a:	d106      	bne.n	801009a <netconn_recv_data+0x14e>
 801008c:	4b0e      	ldr	r3, [pc, #56]	@ (80100c8 <netconn_recv_data+0x17c>)
 801008e:	f240 2291 	movw	r2, #657	@ 0x291
 8010092:	4911      	ldr	r1, [pc, #68]	@ (80100d8 <netconn_recv_data+0x18c>)
 8010094:	480e      	ldr	r0, [pc, #56]	@ (80100d0 <netconn_recv_data+0x184>)
 8010096:	f00e f839 	bl	801e10c <iprintf>
    len = netbuf_len((struct netbuf *)buf);
 801009a:	69bb      	ldr	r3, [r7, #24]
 801009c:	681b      	ldr	r3, [r3, #0]
 801009e:	891b      	ldrh	r3, [r3, #8]
 80100a0:	83fb      	strh	r3, [r7, #30]

#if LWIP_SO_RCVBUF
  SYS_ARCH_DEC(conn->recv_avail, len);
#endif /* LWIP_SO_RCVBUF */
  /* Register event with callback */
  API_EVENT(conn, NETCONN_EVT_RCVMINUS, len);
 80100a2:	68fb      	ldr	r3, [r7, #12]
 80100a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80100a6:	2b00      	cmp	r3, #0
 80100a8:	d005      	beq.n	80100b6 <netconn_recv_data+0x16a>
 80100aa:	68fb      	ldr	r3, [r7, #12]
 80100ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80100ae:	8bfa      	ldrh	r2, [r7, #30]
 80100b0:	2101      	movs	r1, #1
 80100b2:	68f8      	ldr	r0, [r7, #12]
 80100b4:	4798      	blx	r3

  LWIP_DEBUGF(API_LIB_DEBUG, ("netconn_recv_data: received %p, len=%"U16_F"\n", buf, len));

  *new_buf = buf;
 80100b6:	69ba      	ldr	r2, [r7, #24]
 80100b8:	68bb      	ldr	r3, [r7, #8]
 80100ba:	601a      	str	r2, [r3, #0]
  /* don't set conn->last_err: it's only ERR_OK, anyway */
  return ERR_OK;
 80100bc:	2300      	movs	r3, #0
}
 80100be:	4618      	mov	r0, r3
 80100c0:	3720      	adds	r7, #32
 80100c2:	46bd      	mov	sp, r7
 80100c4:	bd80      	pop	{r7, pc}
 80100c6:	bf00      	nop
 80100c8:	0801f4c4 	.word	0x0801f4c4
 80100cc:	0801f6dc 	.word	0x0801f6dc
 80100d0:	0801f51c 	.word	0x0801f51c
 80100d4:	0801f6fc 	.word	0x0801f6fc
 80100d8:	0801f718 	.word	0x0801f718

080100dc <netconn_tcp_recvd_msg>:

#if LWIP_TCP
static err_t
netconn_tcp_recvd_msg(struct netconn *conn, size_t len, struct api_msg *msg)
{
 80100dc:	b580      	push	{r7, lr}
 80100de:	b084      	sub	sp, #16
 80100e0:	af00      	add	r7, sp, #0
 80100e2:	60f8      	str	r0, [r7, #12]
 80100e4:	60b9      	str	r1, [r7, #8]
 80100e6:	607a      	str	r2, [r7, #4]
  LWIP_ERROR("netconn_recv_tcp_pbuf: invalid conn", (conn != NULL) &&
 80100e8:	68fb      	ldr	r3, [r7, #12]
 80100ea:	2b00      	cmp	r3, #0
 80100ec:	d005      	beq.n	80100fa <netconn_tcp_recvd_msg+0x1e>
 80100ee:	68fb      	ldr	r3, [r7, #12]
 80100f0:	781b      	ldrb	r3, [r3, #0]
 80100f2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80100f6:	2b10      	cmp	r3, #16
 80100f8:	d009      	beq.n	801010e <netconn_tcp_recvd_msg+0x32>
 80100fa:	4b0c      	ldr	r3, [pc, #48]	@ (801012c <netconn_tcp_recvd_msg+0x50>)
 80100fc:	f240 22a7 	movw	r2, #679	@ 0x2a7
 8010100:	490b      	ldr	r1, [pc, #44]	@ (8010130 <netconn_tcp_recvd_msg+0x54>)
 8010102:	480c      	ldr	r0, [pc, #48]	@ (8010134 <netconn_tcp_recvd_msg+0x58>)
 8010104:	f00e f802 	bl	801e10c <iprintf>
 8010108:	f06f 030f 	mvn.w	r3, #15
 801010c:	e00a      	b.n	8010124 <netconn_tcp_recvd_msg+0x48>
             NETCONNTYPE_GROUP(netconn_type(conn)) == NETCONN_TCP, return ERR_ARG;);

  msg->conn = conn;
 801010e:	687b      	ldr	r3, [r7, #4]
 8010110:	68fa      	ldr	r2, [r7, #12]
 8010112:	601a      	str	r2, [r3, #0]
  msg->msg.r.len = len;
 8010114:	687b      	ldr	r3, [r7, #4]
 8010116:	68ba      	ldr	r2, [r7, #8]
 8010118:	609a      	str	r2, [r3, #8]

  return netconn_apimsg(lwip_netconn_do_recv, msg);
 801011a:	6879      	ldr	r1, [r7, #4]
 801011c:	4806      	ldr	r0, [pc, #24]	@ (8010138 <netconn_tcp_recvd_msg+0x5c>)
 801011e:	f7ff fd4d 	bl	800fbbc <netconn_apimsg>
 8010122:	4603      	mov	r3, r0
}
 8010124:	4618      	mov	r0, r3
 8010126:	3710      	adds	r7, #16
 8010128:	46bd      	mov	sp, r7
 801012a:	bd80      	pop	{r7, pc}
 801012c:	0801f4c4 	.word	0x0801f4c4
 8010130:	0801f724 	.word	0x0801f724
 8010134:	0801f51c 	.word	0x0801f51c
 8010138:	08011705 	.word	0x08011705

0801013c <netconn_recv_data_tcp>:
  return err;
}

static err_t
netconn_recv_data_tcp(struct netconn *conn, struct pbuf **new_buf, u8_t apiflags)
{
 801013c:	b580      	push	{r7, lr}
 801013e:	b090      	sub	sp, #64	@ 0x40
 8010140:	af00      	add	r7, sp, #0
 8010142:	60f8      	str	r0, [r7, #12]
 8010144:	60b9      	str	r1, [r7, #8]
 8010146:	4613      	mov	r3, r2
 8010148:	71fb      	strb	r3, [r7, #7]
  API_MSG_VAR_DECLARE(msg);
#if LWIP_MPU_COMPATIBLE
  msg = NULL;
#endif

  if (!NETCONN_RECVMBOX_WAITABLE(conn)) {
 801014a:	68fb      	ldr	r3, [r7, #12]
 801014c:	3310      	adds	r3, #16
 801014e:	4618      	mov	r0, r3
 8010150:	f00c ff4f 	bl	801cff2 <sys_mbox_valid>
 8010154:	4603      	mov	r3, r0
 8010156:	2b00      	cmp	r3, #0
 8010158:	d102      	bne.n	8010160 <netconn_recv_data_tcp+0x24>
    /* This only happens when calling this function more than once *after* receiving FIN */
    return ERR_CONN;
 801015a:	f06f 030a 	mvn.w	r3, #10
 801015e:	e06d      	b.n	801023c <netconn_recv_data_tcp+0x100>
  }
  if (netconn_is_flag_set(conn, NETCONN_FIN_RX_PENDING)) {
 8010160:	68fb      	ldr	r3, [r7, #12]
 8010162:	7f1b      	ldrb	r3, [r3, #28]
 8010164:	b25b      	sxtb	r3, r3
 8010166:	2b00      	cmp	r3, #0
 8010168:	da07      	bge.n	801017a <netconn_recv_data_tcp+0x3e>
    netconn_clear_flags(conn, NETCONN_FIN_RX_PENDING);
 801016a:	68fb      	ldr	r3, [r7, #12]
 801016c:	7f1b      	ldrb	r3, [r3, #28]
 801016e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8010172:	b2da      	uxtb	r2, r3
 8010174:	68fb      	ldr	r3, [r7, #12]
 8010176:	771a      	strb	r2, [r3, #28]
    goto handle_fin;
 8010178:	e039      	b.n	80101ee <netconn_recv_data_tcp+0xb2>
    /* need to allocate API message here so empty message pool does not result in event loss
      * see bug #47512: MPU_COMPATIBLE may fail on empty pool */
    API_MSG_VAR_ALLOC(msg);
  }

  err = netconn_recv_data(conn, (void **)new_buf, apiflags);
 801017a:	79fb      	ldrb	r3, [r7, #7]
 801017c:	461a      	mov	r2, r3
 801017e:	68b9      	ldr	r1, [r7, #8]
 8010180:	68f8      	ldr	r0, [r7, #12]
 8010182:	f7ff fee3 	bl	800ff4c <netconn_recv_data>
 8010186:	4603      	mov	r3, r0
 8010188:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  if (err != ERR_OK) {
 801018c:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 8010190:	2b00      	cmp	r3, #0
 8010192:	d002      	beq.n	801019a <netconn_recv_data_tcp+0x5e>
    if (!(apiflags & NETCONN_NOAUTORCVD)) {
      API_MSG_VAR_FREE(msg);
    }
    return err;
 8010194:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 8010198:	e050      	b.n	801023c <netconn_recv_data_tcp+0x100>
  }
  buf = *new_buf;
 801019a:	68bb      	ldr	r3, [r7, #8]
 801019c:	681b      	ldr	r3, [r3, #0]
 801019e:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (!(apiflags & NETCONN_NOAUTORCVD)) {
 80101a0:	79fb      	ldrb	r3, [r7, #7]
 80101a2:	f003 0308 	and.w	r3, r3, #8
 80101a6:	2b00      	cmp	r3, #0
 80101a8:	d10e      	bne.n	80101c8 <netconn_recv_data_tcp+0x8c>
    /* Let the stack know that we have taken the data. */
    u16_t len = buf ? buf->tot_len : 1;
 80101aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80101ac:	2b00      	cmp	r3, #0
 80101ae:	d002      	beq.n	80101b6 <netconn_recv_data_tcp+0x7a>
 80101b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80101b2:	891b      	ldrh	r3, [r3, #8]
 80101b4:	e000      	b.n	80101b8 <netconn_recv_data_tcp+0x7c>
 80101b6:	2301      	movs	r3, #1
 80101b8:	86fb      	strh	r3, [r7, #54]	@ 0x36
    /* don't care for the return value of lwip_netconn_do_recv */
    /* @todo: this should really be fixed, e.g. by retrying in poll on error */
    netconn_tcp_recvd_msg(conn, len,  &API_VAR_REF(msg));
 80101ba:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80101bc:	f107 0214 	add.w	r2, r7, #20
 80101c0:	4619      	mov	r1, r3
 80101c2:	68f8      	ldr	r0, [r7, #12]
 80101c4:	f7ff ff8a 	bl	80100dc <netconn_tcp_recvd_msg>
    API_MSG_VAR_FREE(msg);
  }

  /* If we are closed, we indicate that we no longer wish to use the socket */
  if (buf == NULL) {
 80101c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80101ca:	2b00      	cmp	r3, #0
 80101cc:	d134      	bne.n	8010238 <netconn_recv_data_tcp+0xfc>
    if (apiflags & NETCONN_NOFIN) {
 80101ce:	79fb      	ldrb	r3, [r7, #7]
 80101d0:	f003 0310 	and.w	r3, r3, #16
 80101d4:	2b00      	cmp	r3, #0
 80101d6:	d009      	beq.n	80101ec <netconn_recv_data_tcp+0xb0>
      /* received a FIN but the caller cannot handle it right now:
         re-enqueue it and return "no data" */
      netconn_set_flags(conn, NETCONN_FIN_RX_PENDING);
 80101d8:	68fb      	ldr	r3, [r7, #12]
 80101da:	7f1b      	ldrb	r3, [r3, #28]
 80101dc:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80101e0:	b2da      	uxtb	r2, r3
 80101e2:	68fb      	ldr	r3, [r7, #12]
 80101e4:	771a      	strb	r2, [r3, #28]
      return ERR_WOULDBLOCK;
 80101e6:	f06f 0306 	mvn.w	r3, #6
 80101ea:	e027      	b.n	801023c <netconn_recv_data_tcp+0x100>
    } else {
handle_fin:
 80101ec:	bf00      	nop
      API_EVENT(conn, NETCONN_EVT_RCVMINUS, 0);
 80101ee:	68fb      	ldr	r3, [r7, #12]
 80101f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80101f2:	2b00      	cmp	r3, #0
 80101f4:	d005      	beq.n	8010202 <netconn_recv_data_tcp+0xc6>
 80101f6:	68fb      	ldr	r3, [r7, #12]
 80101f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80101fa:	2200      	movs	r2, #0
 80101fc:	2101      	movs	r1, #1
 80101fe:	68f8      	ldr	r0, [r7, #12]
 8010200:	4798      	blx	r3
      if (conn->pcb.ip == NULL) {
 8010202:	68fb      	ldr	r3, [r7, #12]
 8010204:	685b      	ldr	r3, [r3, #4]
 8010206:	2b00      	cmp	r3, #0
 8010208:	d10f      	bne.n	801022a <netconn_recv_data_tcp+0xee>
        /* race condition: RST during recv */
        err = netconn_err(conn);
 801020a:	68f8      	ldr	r0, [r7, #12]
 801020c:	f000 f9a3 	bl	8010556 <netconn_err>
 8010210:	4603      	mov	r3, r0
 8010212:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
        if (err != ERR_OK) {
 8010216:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 801021a:	2b00      	cmp	r3, #0
 801021c:	d002      	beq.n	8010224 <netconn_recv_data_tcp+0xe8>
          return err;
 801021e:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 8010222:	e00b      	b.n	801023c <netconn_recv_data_tcp+0x100>
        }
        return ERR_RST;
 8010224:	f06f 030d 	mvn.w	r3, #13
 8010228:	e008      	b.n	801023c <netconn_recv_data_tcp+0x100>
      }
      /* RX side is closed, so deallocate the recvmbox */
      netconn_close_shutdown(conn, NETCONN_SHUT_RD);
 801022a:	2101      	movs	r1, #1
 801022c:	68f8      	ldr	r0, [r7, #12]
 801022e:	f000 f955 	bl	80104dc <netconn_close_shutdown>
      /* Don' store ERR_CLSD as conn->err since we are only half-closed */
      return ERR_CLSD;
 8010232:	f06f 030e 	mvn.w	r3, #14
 8010236:	e001      	b.n	801023c <netconn_recv_data_tcp+0x100>
    }
  }
  return err;
 8010238:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
}
 801023c:	4618      	mov	r0, r3
 801023e:	3740      	adds	r7, #64	@ 0x40
 8010240:	46bd      	mov	sp, r7
 8010242:	bd80      	pop	{r7, pc}

08010244 <netconn_recv>:
 * @return ERR_OK if data has been received, an error code otherwise (timeout,
 *                memory error or another error)
 */
err_t
netconn_recv(struct netconn *conn, struct netbuf **new_buf)
{
 8010244:	b580      	push	{r7, lr}
 8010246:	b086      	sub	sp, #24
 8010248:	af00      	add	r7, sp, #0
 801024a:	6078      	str	r0, [r7, #4]
 801024c:	6039      	str	r1, [r7, #0]
#if LWIP_TCP
  struct netbuf *buf = NULL;
 801024e:	2300      	movs	r3, #0
 8010250:	617b      	str	r3, [r7, #20]
  err_t err;
#endif /* LWIP_TCP */

  LWIP_ERROR("netconn_recv: invalid pointer", (new_buf != NULL), return ERR_ARG;);
 8010252:	683b      	ldr	r3, [r7, #0]
 8010254:	2b00      	cmp	r3, #0
 8010256:	d109      	bne.n	801026c <netconn_recv+0x28>
 8010258:	4b32      	ldr	r3, [pc, #200]	@ (8010324 <netconn_recv+0xe0>)
 801025a:	f240 3263 	movw	r2, #867	@ 0x363
 801025e:	4932      	ldr	r1, [pc, #200]	@ (8010328 <netconn_recv+0xe4>)
 8010260:	4832      	ldr	r0, [pc, #200]	@ (801032c <netconn_recv+0xe8>)
 8010262:	f00d ff53 	bl	801e10c <iprintf>
 8010266:	f06f 030f 	mvn.w	r3, #15
 801026a:	e056      	b.n	801031a <netconn_recv+0xd6>
  *new_buf = NULL;
 801026c:	683b      	ldr	r3, [r7, #0]
 801026e:	2200      	movs	r2, #0
 8010270:	601a      	str	r2, [r3, #0]
  LWIP_ERROR("netconn_recv: invalid conn",    (conn != NULL),    return ERR_ARG;);
 8010272:	687b      	ldr	r3, [r7, #4]
 8010274:	2b00      	cmp	r3, #0
 8010276:	d109      	bne.n	801028c <netconn_recv+0x48>
 8010278:	4b2a      	ldr	r3, [pc, #168]	@ (8010324 <netconn_recv+0xe0>)
 801027a:	f240 3265 	movw	r2, #869	@ 0x365
 801027e:	492c      	ldr	r1, [pc, #176]	@ (8010330 <netconn_recv+0xec>)
 8010280:	482a      	ldr	r0, [pc, #168]	@ (801032c <netconn_recv+0xe8>)
 8010282:	f00d ff43 	bl	801e10c <iprintf>
 8010286:	f06f 030f 	mvn.w	r3, #15
 801028a:	e046      	b.n	801031a <netconn_recv+0xd6>

#if LWIP_TCP
#if (LWIP_UDP || LWIP_RAW)
  if (NETCONNTYPE_GROUP(conn->type) == NETCONN_TCP)
 801028c:	687b      	ldr	r3, [r7, #4]
 801028e:	781b      	ldrb	r3, [r3, #0]
 8010290:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8010294:	2b10      	cmp	r3, #16
 8010296:	d13a      	bne.n	801030e <netconn_recv+0xca>
#endif /* (LWIP_UDP || LWIP_RAW) */
  {
    struct pbuf *p = NULL;
 8010298:	2300      	movs	r3, #0
 801029a:	60fb      	str	r3, [r7, #12]
    /* This is not a listening netconn, since recvmbox is set */

    buf = (struct netbuf *)memp_malloc(MEMP_NETBUF);
 801029c:	2006      	movs	r0, #6
 801029e:	f002 fc89 	bl	8012bb4 <memp_malloc>
 80102a2:	6178      	str	r0, [r7, #20]
    if (buf == NULL) {
 80102a4:	697b      	ldr	r3, [r7, #20]
 80102a6:	2b00      	cmp	r3, #0
 80102a8:	d102      	bne.n	80102b0 <netconn_recv+0x6c>
      return ERR_MEM;
 80102aa:	f04f 33ff 	mov.w	r3, #4294967295
 80102ae:	e034      	b.n	801031a <netconn_recv+0xd6>
    }

    err = netconn_recv_data_tcp(conn, &p, 0);
 80102b0:	f107 030c 	add.w	r3, r7, #12
 80102b4:	2200      	movs	r2, #0
 80102b6:	4619      	mov	r1, r3
 80102b8:	6878      	ldr	r0, [r7, #4]
 80102ba:	f7ff ff3f 	bl	801013c <netconn_recv_data_tcp>
 80102be:	4603      	mov	r3, r0
 80102c0:	74fb      	strb	r3, [r7, #19]
    if (err != ERR_OK) {
 80102c2:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80102c6:	2b00      	cmp	r3, #0
 80102c8:	d006      	beq.n	80102d8 <netconn_recv+0x94>
      memp_free(MEMP_NETBUF, buf);
 80102ca:	6979      	ldr	r1, [r7, #20]
 80102cc:	2006      	movs	r0, #6
 80102ce:	f002 fce7 	bl	8012ca0 <memp_free>
      return err;
 80102d2:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80102d6:	e020      	b.n	801031a <netconn_recv+0xd6>
    }
    LWIP_ASSERT("p != NULL", p != NULL);
 80102d8:	68fb      	ldr	r3, [r7, #12]
 80102da:	2b00      	cmp	r3, #0
 80102dc:	d106      	bne.n	80102ec <netconn_recv+0xa8>
 80102de:	4b11      	ldr	r3, [pc, #68]	@ (8010324 <netconn_recv+0xe0>)
 80102e0:	f240 3279 	movw	r2, #889	@ 0x379
 80102e4:	4913      	ldr	r1, [pc, #76]	@ (8010334 <netconn_recv+0xf0>)
 80102e6:	4811      	ldr	r0, [pc, #68]	@ (801032c <netconn_recv+0xe8>)
 80102e8:	f00d ff10 	bl	801e10c <iprintf>

    buf->p = p;
 80102ec:	68fa      	ldr	r2, [r7, #12]
 80102ee:	697b      	ldr	r3, [r7, #20]
 80102f0:	601a      	str	r2, [r3, #0]
    buf->ptr = p;
 80102f2:	68fa      	ldr	r2, [r7, #12]
 80102f4:	697b      	ldr	r3, [r7, #20]
 80102f6:	605a      	str	r2, [r3, #4]
    buf->port = 0;
 80102f8:	697b      	ldr	r3, [r7, #20]
 80102fa:	2200      	movs	r2, #0
 80102fc:	819a      	strh	r2, [r3, #12]
    ip_addr_set_zero(&buf->addr);
 80102fe:	697b      	ldr	r3, [r7, #20]
 8010300:	2200      	movs	r2, #0
 8010302:	609a      	str	r2, [r3, #8]
    *new_buf = buf;
 8010304:	683b      	ldr	r3, [r7, #0]
 8010306:	697a      	ldr	r2, [r7, #20]
 8010308:	601a      	str	r2, [r3, #0]
    /* don't set conn->last_err: it's only ERR_OK, anyway */
    return ERR_OK;
 801030a:	2300      	movs	r3, #0
 801030c:	e005      	b.n	801031a <netconn_recv+0xd6>
#if LWIP_TCP && (LWIP_UDP || LWIP_RAW)
  else
#endif /* LWIP_TCP && (LWIP_UDP || LWIP_RAW) */
  {
#if (LWIP_UDP || LWIP_RAW)
    return netconn_recv_data(conn, (void **)new_buf, 0);
 801030e:	2200      	movs	r2, #0
 8010310:	6839      	ldr	r1, [r7, #0]
 8010312:	6878      	ldr	r0, [r7, #4]
 8010314:	f7ff fe1a 	bl	800ff4c <netconn_recv_data>
 8010318:	4603      	mov	r3, r0
#endif /* (LWIP_UDP || LWIP_RAW) */
  }
}
 801031a:	4618      	mov	r0, r3
 801031c:	3718      	adds	r7, #24
 801031e:	46bd      	mov	sp, r7
 8010320:	bd80      	pop	{r7, pc}
 8010322:	bf00      	nop
 8010324:	0801f4c4 	.word	0x0801f4c4
 8010328:	0801f6dc 	.word	0x0801f6dc
 801032c:	0801f51c 	.word	0x0801f51c
 8010330:	0801f6fc 	.word	0x0801f6fc
 8010334:	0801f774 	.word	0x0801f774

08010338 <netconn_write_partly>:
 * @return ERR_OK if data was sent, any other err_t on error
 */
err_t
netconn_write_partly(struct netconn *conn, const void *dataptr, size_t size,
                     u8_t apiflags, size_t *bytes_written)
{
 8010338:	b580      	push	{r7, lr}
 801033a:	b088      	sub	sp, #32
 801033c:	af02      	add	r7, sp, #8
 801033e:	60f8      	str	r0, [r7, #12]
 8010340:	60b9      	str	r1, [r7, #8]
 8010342:	607a      	str	r2, [r7, #4]
 8010344:	70fb      	strb	r3, [r7, #3]
  struct netvector vector;
  vector.ptr = dataptr;
 8010346:	68bb      	ldr	r3, [r7, #8]
 8010348:	613b      	str	r3, [r7, #16]
  vector.len = size;
 801034a:	687b      	ldr	r3, [r7, #4]
 801034c:	617b      	str	r3, [r7, #20]
  return netconn_write_vectors_partly(conn, &vector, 1, apiflags, bytes_written);
 801034e:	78fa      	ldrb	r2, [r7, #3]
 8010350:	f107 0110 	add.w	r1, r7, #16
 8010354:	6a3b      	ldr	r3, [r7, #32]
 8010356:	9300      	str	r3, [sp, #0]
 8010358:	4613      	mov	r3, r2
 801035a:	2201      	movs	r2, #1
 801035c:	68f8      	ldr	r0, [r7, #12]
 801035e:	f000 f805 	bl	801036c <netconn_write_vectors_partly>
 8010362:	4603      	mov	r3, r0
}
 8010364:	4618      	mov	r0, r3
 8010366:	3718      	adds	r7, #24
 8010368:	46bd      	mov	sp, r7
 801036a:	bd80      	pop	{r7, pc}

0801036c <netconn_write_vectors_partly>:
 * @return ERR_OK if data was sent, any other err_t on error
 */
err_t
netconn_write_vectors_partly(struct netconn *conn, struct netvector *vectors, u16_t vectorcnt,
                             u8_t apiflags, size_t *bytes_written)
{
 801036c:	b580      	push	{r7, lr}
 801036e:	b092      	sub	sp, #72	@ 0x48
 8010370:	af00      	add	r7, sp, #0
 8010372:	60f8      	str	r0, [r7, #12]
 8010374:	60b9      	str	r1, [r7, #8]
 8010376:	4611      	mov	r1, r2
 8010378:	461a      	mov	r2, r3
 801037a:	460b      	mov	r3, r1
 801037c:	80fb      	strh	r3, [r7, #6]
 801037e:	4613      	mov	r3, r2
 8010380:	717b      	strb	r3, [r7, #5]
  err_t err;
  u8_t dontblock;
  size_t size;
  int i;

  LWIP_ERROR("netconn_write: invalid conn",  (conn != NULL), return ERR_ARG;);
 8010382:	68fb      	ldr	r3, [r7, #12]
 8010384:	2b00      	cmp	r3, #0
 8010386:	d109      	bne.n	801039c <netconn_write_vectors_partly+0x30>
 8010388:	4b4e      	ldr	r3, [pc, #312]	@ (80104c4 <netconn_write_vectors_partly+0x158>)
 801038a:	f240 32ee 	movw	r2, #1006	@ 0x3ee
 801038e:	494e      	ldr	r1, [pc, #312]	@ (80104c8 <netconn_write_vectors_partly+0x15c>)
 8010390:	484e      	ldr	r0, [pc, #312]	@ (80104cc <netconn_write_vectors_partly+0x160>)
 8010392:	f00d febb 	bl	801e10c <iprintf>
 8010396:	f06f 030f 	mvn.w	r3, #15
 801039a:	e08e      	b.n	80104ba <netconn_write_vectors_partly+0x14e>
  LWIP_ERROR("netconn_write: invalid conn->type",  (NETCONNTYPE_GROUP(conn->type) == NETCONN_TCP), return ERR_VAL;);
 801039c:	68fb      	ldr	r3, [r7, #12]
 801039e:	781b      	ldrb	r3, [r3, #0]
 80103a0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80103a4:	2b10      	cmp	r3, #16
 80103a6:	d009      	beq.n	80103bc <netconn_write_vectors_partly+0x50>
 80103a8:	4b46      	ldr	r3, [pc, #280]	@ (80104c4 <netconn_write_vectors_partly+0x158>)
 80103aa:	f240 32ef 	movw	r2, #1007	@ 0x3ef
 80103ae:	4948      	ldr	r1, [pc, #288]	@ (80104d0 <netconn_write_vectors_partly+0x164>)
 80103b0:	4846      	ldr	r0, [pc, #280]	@ (80104cc <netconn_write_vectors_partly+0x160>)
 80103b2:	f00d feab 	bl	801e10c <iprintf>
 80103b6:	f06f 0305 	mvn.w	r3, #5
 80103ba:	e07e      	b.n	80104ba <netconn_write_vectors_partly+0x14e>
  dontblock = netconn_is_nonblocking(conn) || (apiflags & NETCONN_DONTBLOCK);
 80103bc:	68fb      	ldr	r3, [r7, #12]
 80103be:	7f1b      	ldrb	r3, [r3, #28]
 80103c0:	f003 0302 	and.w	r3, r3, #2
 80103c4:	2b00      	cmp	r3, #0
 80103c6:	d104      	bne.n	80103d2 <netconn_write_vectors_partly+0x66>
 80103c8:	797b      	ldrb	r3, [r7, #5]
 80103ca:	f003 0304 	and.w	r3, r3, #4
 80103ce:	2b00      	cmp	r3, #0
 80103d0:	d001      	beq.n	80103d6 <netconn_write_vectors_partly+0x6a>
 80103d2:	2301      	movs	r3, #1
 80103d4:	e000      	b.n	80103d8 <netconn_write_vectors_partly+0x6c>
 80103d6:	2300      	movs	r3, #0
 80103d8:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
#if LWIP_SO_SNDTIMEO
  if (conn->send_timeout != 0) {
    dontblock = 1;
  }
#endif /* LWIP_SO_SNDTIMEO */
  if (dontblock && !bytes_written) {
 80103dc:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80103e0:	2b00      	cmp	r3, #0
 80103e2:	d005      	beq.n	80103f0 <netconn_write_vectors_partly+0x84>
 80103e4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80103e6:	2b00      	cmp	r3, #0
 80103e8:	d102      	bne.n	80103f0 <netconn_write_vectors_partly+0x84>
    /* This implies netconn_write() cannot be used for non-blocking send, since
       it has no way to return the number of bytes written. */
    return ERR_VAL;
 80103ea:	f06f 0305 	mvn.w	r3, #5
 80103ee:	e064      	b.n	80104ba <netconn_write_vectors_partly+0x14e>
  }

  /* sum up the total size */
  size = 0;
 80103f0:	2300      	movs	r3, #0
 80103f2:	647b      	str	r3, [r7, #68]	@ 0x44
  for (i = 0; i < vectorcnt; i++) {
 80103f4:	2300      	movs	r3, #0
 80103f6:	643b      	str	r3, [r7, #64]	@ 0x40
 80103f8:	e015      	b.n	8010426 <netconn_write_vectors_partly+0xba>
    size += vectors[i].len;
 80103fa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80103fc:	00db      	lsls	r3, r3, #3
 80103fe:	68ba      	ldr	r2, [r7, #8]
 8010400:	4413      	add	r3, r2
 8010402:	685b      	ldr	r3, [r3, #4]
 8010404:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8010406:	4413      	add	r3, r2
 8010408:	647b      	str	r3, [r7, #68]	@ 0x44
    if (size < vectors[i].len) {
 801040a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801040c:	00db      	lsls	r3, r3, #3
 801040e:	68ba      	ldr	r2, [r7, #8]
 8010410:	4413      	add	r3, r2
 8010412:	685b      	ldr	r3, [r3, #4]
 8010414:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8010416:	429a      	cmp	r2, r3
 8010418:	d202      	bcs.n	8010420 <netconn_write_vectors_partly+0xb4>
      /* overflow */
      return ERR_VAL;
 801041a:	f06f 0305 	mvn.w	r3, #5
 801041e:	e04c      	b.n	80104ba <netconn_write_vectors_partly+0x14e>
  for (i = 0; i < vectorcnt; i++) {
 8010420:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8010422:	3301      	adds	r3, #1
 8010424:	643b      	str	r3, [r7, #64]	@ 0x40
 8010426:	88fb      	ldrh	r3, [r7, #6]
 8010428:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 801042a:	429a      	cmp	r2, r3
 801042c:	dbe5      	blt.n	80103fa <netconn_write_vectors_partly+0x8e>
    }
  }
  if (size == 0) {
 801042e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8010430:	2b00      	cmp	r3, #0
 8010432:	d101      	bne.n	8010438 <netconn_write_vectors_partly+0xcc>
    return ERR_OK;
 8010434:	2300      	movs	r3, #0
 8010436:	e040      	b.n	80104ba <netconn_write_vectors_partly+0x14e>
  } else if (size > SSIZE_MAX) {
 8010438:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801043a:	2b00      	cmp	r3, #0
 801043c:	da0a      	bge.n	8010454 <netconn_write_vectors_partly+0xe8>
    ssize_t limited;
    /* this is required by the socket layer (cannot send full size_t range) */
    if (!bytes_written) {
 801043e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010440:	2b00      	cmp	r3, #0
 8010442:	d102      	bne.n	801044a <netconn_write_vectors_partly+0xde>
      return ERR_VAL;
 8010444:	f06f 0305 	mvn.w	r3, #5
 8010448:	e037      	b.n	80104ba <netconn_write_vectors_partly+0x14e>
    }
    /* limit the amount of data to send */
    limited = SSIZE_MAX;
 801044a:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 801044e:	63bb      	str	r3, [r7, #56]	@ 0x38
    size = (size_t)limited;
 8010450:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010452:	647b      	str	r3, [r7, #68]	@ 0x44
  }

  API_MSG_VAR_ALLOC(msg);
  /* non-blocking write sends as much  */
  API_MSG_VAR_REF(msg).conn = conn;
 8010454:	68fb      	ldr	r3, [r7, #12]
 8010456:	617b      	str	r3, [r7, #20]
  API_MSG_VAR_REF(msg).msg.w.vector = vectors;
 8010458:	68bb      	ldr	r3, [r7, #8]
 801045a:	61fb      	str	r3, [r7, #28]
  API_MSG_VAR_REF(msg).msg.w.vector_cnt = vectorcnt;
 801045c:	88fb      	ldrh	r3, [r7, #6]
 801045e:	843b      	strh	r3, [r7, #32]
  API_MSG_VAR_REF(msg).msg.w.vector_off = 0;
 8010460:	2300      	movs	r3, #0
 8010462:	627b      	str	r3, [r7, #36]	@ 0x24
  API_MSG_VAR_REF(msg).msg.w.apiflags = apiflags;
 8010464:	797b      	ldrb	r3, [r7, #5]
 8010466:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
  API_MSG_VAR_REF(msg).msg.w.len = size;
 801046a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801046c:	62bb      	str	r3, [r7, #40]	@ 0x28
  API_MSG_VAR_REF(msg).msg.w.offset = 0;
 801046e:	2300      	movs	r3, #0
 8010470:	62fb      	str	r3, [r7, #44]	@ 0x2c
#endif /* LWIP_SO_SNDTIMEO */

  /* For locking the core: this _can_ be delayed on low memory/low send buffer,
     but if it is, this is done inside api_msg.c:do_write(), so we can use the
     non-blocking version here. */
  err = netconn_apimsg(lwip_netconn_do_write, &API_MSG_VAR_REF(msg));
 8010472:	f107 0314 	add.w	r3, r7, #20
 8010476:	4619      	mov	r1, r3
 8010478:	4816      	ldr	r0, [pc, #88]	@ (80104d4 <netconn_write_vectors_partly+0x168>)
 801047a:	f7ff fb9f 	bl	800fbbc <netconn_apimsg>
 801047e:	4603      	mov	r3, r0
 8010480:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  if (err == ERR_OK) {
 8010484:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 8010488:	2b00      	cmp	r3, #0
 801048a:	d114      	bne.n	80104b6 <netconn_write_vectors_partly+0x14a>
    if (bytes_written != NULL) {
 801048c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801048e:	2b00      	cmp	r3, #0
 8010490:	d002      	beq.n	8010498 <netconn_write_vectors_partly+0x12c>
      *bytes_written = API_MSG_VAR_REF(msg).msg.w.offset;
 8010492:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8010494:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010496:	601a      	str	r2, [r3, #0]
    }
    /* for blocking, check all requested bytes were written, NOTE: send_timeout is
       treated as dontblock (see dontblock assignment above) */
    if (!dontblock) {
 8010498:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 801049c:	2b00      	cmp	r3, #0
 801049e:	d10a      	bne.n	80104b6 <netconn_write_vectors_partly+0x14a>
      LWIP_ASSERT("do_write failed to write all bytes", API_MSG_VAR_REF(msg).msg.w.offset == size);
 80104a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80104a2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80104a4:	429a      	cmp	r2, r3
 80104a6:	d006      	beq.n	80104b6 <netconn_write_vectors_partly+0x14a>
 80104a8:	4b06      	ldr	r3, [pc, #24]	@ (80104c4 <netconn_write_vectors_partly+0x158>)
 80104aa:	f44f 6286 	mov.w	r2, #1072	@ 0x430
 80104ae:	490a      	ldr	r1, [pc, #40]	@ (80104d8 <netconn_write_vectors_partly+0x16c>)
 80104b0:	4806      	ldr	r0, [pc, #24]	@ (80104cc <netconn_write_vectors_partly+0x160>)
 80104b2:	f00d fe2b 	bl	801e10c <iprintf>
    }
  }
  API_MSG_VAR_FREE(msg);

  return err;
 80104b6:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
}
 80104ba:	4618      	mov	r0, r3
 80104bc:	3748      	adds	r7, #72	@ 0x48
 80104be:	46bd      	mov	sp, r7
 80104c0:	bd80      	pop	{r7, pc}
 80104c2:	bf00      	nop
 80104c4:	0801f4c4 	.word	0x0801f4c4
 80104c8:	0801f79c 	.word	0x0801f79c
 80104cc:	0801f51c 	.word	0x0801f51c
 80104d0:	0801f7b8 	.word	0x0801f7b8
 80104d4:	08011b09 	.word	0x08011b09
 80104d8:	0801f7dc 	.word	0x0801f7dc

080104dc <netconn_close_shutdown>:
 * @param how fully close or only shutdown one side?
 * @return ERR_OK if the netconn was closed, any other err_t on error
 */
static err_t
netconn_close_shutdown(struct netconn *conn, u8_t how)
{
 80104dc:	b580      	push	{r7, lr}
 80104de:	b08c      	sub	sp, #48	@ 0x30
 80104e0:	af00      	add	r7, sp, #0
 80104e2:	6078      	str	r0, [r7, #4]
 80104e4:	460b      	mov	r3, r1
 80104e6:	70fb      	strb	r3, [r7, #3]
  API_MSG_VAR_DECLARE(msg);
  err_t err;
  LWIP_UNUSED_ARG(how);

  LWIP_ERROR("netconn_close: invalid conn",  (conn != NULL), return ERR_ARG;);
 80104e8:	687b      	ldr	r3, [r7, #4]
 80104ea:	2b00      	cmp	r3, #0
 80104ec:	d109      	bne.n	8010502 <netconn_close_shutdown+0x26>
 80104ee:	4b0f      	ldr	r3, [pc, #60]	@ (801052c <netconn_close_shutdown+0x50>)
 80104f0:	f240 4247 	movw	r2, #1095	@ 0x447
 80104f4:	490e      	ldr	r1, [pc, #56]	@ (8010530 <netconn_close_shutdown+0x54>)
 80104f6:	480f      	ldr	r0, [pc, #60]	@ (8010534 <netconn_close_shutdown+0x58>)
 80104f8:	f00d fe08 	bl	801e10c <iprintf>
 80104fc:	f06f 030f 	mvn.w	r3, #15
 8010500:	e010      	b.n	8010524 <netconn_close_shutdown+0x48>

  API_MSG_VAR_ALLOC(msg);
  API_MSG_VAR_REF(msg).conn = conn;
 8010502:	687b      	ldr	r3, [r7, #4]
 8010504:	60fb      	str	r3, [r7, #12]
#if LWIP_TCP
  /* shutting down both ends is the same as closing */
  API_MSG_VAR_REF(msg).msg.sd.shut = how;
 8010506:	78fb      	ldrb	r3, [r7, #3]
 8010508:	753b      	strb	r3, [r7, #20]
#if LWIP_SO_SNDTIMEO || LWIP_SO_LINGER
  /* get the time we started, which is later compared to
     sys_now() + conn->send_timeout */
  API_MSG_VAR_REF(msg).msg.sd.time_started = sys_now();
#else /* LWIP_SO_SNDTIMEO || LWIP_SO_LINGER */
  API_MSG_VAR_REF(msg).msg.sd.polls_left =
 801050a:	2329      	movs	r3, #41	@ 0x29
 801050c:	757b      	strb	r3, [r7, #21]
    ((LWIP_TCP_CLOSE_TIMEOUT_MS_DEFAULT + TCP_SLOW_INTERVAL - 1) / TCP_SLOW_INTERVAL) + 1;
#endif /* LWIP_SO_SNDTIMEO || LWIP_SO_LINGER */
#endif /* LWIP_TCP */
  err = netconn_apimsg(lwip_netconn_do_close, &API_MSG_VAR_REF(msg));
 801050e:	f107 030c 	add.w	r3, r7, #12
 8010512:	4619      	mov	r1, r3
 8010514:	4808      	ldr	r0, [pc, #32]	@ (8010538 <netconn_close_shutdown+0x5c>)
 8010516:	f7ff fb51 	bl	800fbbc <netconn_apimsg>
 801051a:	4603      	mov	r3, r0
 801051c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  API_MSG_VAR_FREE(msg);

  return err;
 8010520:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
}
 8010524:	4618      	mov	r0, r3
 8010526:	3730      	adds	r7, #48	@ 0x30
 8010528:	46bd      	mov	sp, r7
 801052a:	bd80      	pop	{r7, pc}
 801052c:	0801f4c4 	.word	0x0801f4c4
 8010530:	0801f800 	.word	0x0801f800
 8010534:	0801f51c 	.word	0x0801f51c
 8010538:	08011c21 	.word	0x08011c21

0801053c <netconn_close>:
 * @param conn the TCP netconn to close
 * @return ERR_OK if the netconn was closed, any other err_t on error
 */
err_t
netconn_close(struct netconn *conn)
{
 801053c:	b580      	push	{r7, lr}
 801053e:	b082      	sub	sp, #8
 8010540:	af00      	add	r7, sp, #0
 8010542:	6078      	str	r0, [r7, #4]
  /* shutting down both ends is the same as closing */
  return netconn_close_shutdown(conn, NETCONN_SHUT_RDWR);
 8010544:	2103      	movs	r1, #3
 8010546:	6878      	ldr	r0, [r7, #4]
 8010548:	f7ff ffc8 	bl	80104dc <netconn_close_shutdown>
 801054c:	4603      	mov	r3, r0
}
 801054e:	4618      	mov	r0, r3
 8010550:	3708      	adds	r7, #8
 8010552:	46bd      	mov	sp, r7
 8010554:	bd80      	pop	{r7, pc}

08010556 <netconn_err>:
 * @param conn the netconn to get the error from
 * @return and pending error or ERR_OK if no error was pending
 */
err_t
netconn_err(struct netconn *conn)
{
 8010556:	b580      	push	{r7, lr}
 8010558:	b084      	sub	sp, #16
 801055a:	af00      	add	r7, sp, #0
 801055c:	6078      	str	r0, [r7, #4]
  err_t err;
  SYS_ARCH_DECL_PROTECT(lev);
  if (conn == NULL) {
 801055e:	687b      	ldr	r3, [r7, #4]
 8010560:	2b00      	cmp	r3, #0
 8010562:	d101      	bne.n	8010568 <netconn_err+0x12>
    return ERR_OK;
 8010564:	2300      	movs	r3, #0
 8010566:	e00d      	b.n	8010584 <netconn_err+0x2e>
  }
  SYS_ARCH_PROTECT(lev);
 8010568:	f00c fe5e 	bl	801d228 <sys_arch_protect>
 801056c:	60f8      	str	r0, [r7, #12]
  err = conn->pending_err;
 801056e:	687b      	ldr	r3, [r7, #4]
 8010570:	7a1b      	ldrb	r3, [r3, #8]
 8010572:	72fb      	strb	r3, [r7, #11]
  conn->pending_err = ERR_OK;
 8010574:	687b      	ldr	r3, [r7, #4]
 8010576:	2200      	movs	r2, #0
 8010578:	721a      	strb	r2, [r3, #8]
  SYS_ARCH_UNPROTECT(lev);
 801057a:	68f8      	ldr	r0, [r7, #12]
 801057c:	f00c fe62 	bl	801d244 <sys_arch_unprotect>
  return err;
 8010580:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 8010584:	4618      	mov	r0, r3
 8010586:	3710      	adds	r7, #16
 8010588:	46bd      	mov	sp, r7
 801058a:	bd80      	pop	{r7, pc}

0801058c <lwip_netconn_err_to_msg>:
const u8_t netconn_closed = 0;

/** Translate an error to a unique void* passed via an mbox */
static void *
lwip_netconn_err_to_msg(err_t err)
{
 801058c:	b580      	push	{r7, lr}
 801058e:	b082      	sub	sp, #8
 8010590:	af00      	add	r7, sp, #0
 8010592:	4603      	mov	r3, r0
 8010594:	71fb      	strb	r3, [r7, #7]
  switch (err) {
 8010596:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801059a:	f113 0f0d 	cmn.w	r3, #13
 801059e:	d009      	beq.n	80105b4 <lwip_netconn_err_to_msg+0x28>
 80105a0:	f113 0f0d 	cmn.w	r3, #13
 80105a4:	dc0c      	bgt.n	80105c0 <lwip_netconn_err_to_msg+0x34>
 80105a6:	f113 0f0f 	cmn.w	r3, #15
 80105aa:	d007      	beq.n	80105bc <lwip_netconn_err_to_msg+0x30>
 80105ac:	f113 0f0e 	cmn.w	r3, #14
 80105b0:	d002      	beq.n	80105b8 <lwip_netconn_err_to_msg+0x2c>
 80105b2:	e005      	b.n	80105c0 <lwip_netconn_err_to_msg+0x34>
    case ERR_ABRT:
      return LWIP_CONST_CAST(void *, &netconn_aborted);
 80105b4:	4b0a      	ldr	r3, [pc, #40]	@ (80105e0 <lwip_netconn_err_to_msg+0x54>)
 80105b6:	e00e      	b.n	80105d6 <lwip_netconn_err_to_msg+0x4a>
    case ERR_RST:
      return LWIP_CONST_CAST(void *, &netconn_reset);
 80105b8:	4b0a      	ldr	r3, [pc, #40]	@ (80105e4 <lwip_netconn_err_to_msg+0x58>)
 80105ba:	e00c      	b.n	80105d6 <lwip_netconn_err_to_msg+0x4a>
    case ERR_CLSD:
      return LWIP_CONST_CAST(void *, &netconn_closed);
 80105bc:	4b0a      	ldr	r3, [pc, #40]	@ (80105e8 <lwip_netconn_err_to_msg+0x5c>)
 80105be:	e00a      	b.n	80105d6 <lwip_netconn_err_to_msg+0x4a>
    default:
      LWIP_ASSERT("unhandled error", err == ERR_OK);
 80105c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80105c4:	2b00      	cmp	r3, #0
 80105c6:	d005      	beq.n	80105d4 <lwip_netconn_err_to_msg+0x48>
 80105c8:	4b08      	ldr	r3, [pc, #32]	@ (80105ec <lwip_netconn_err_to_msg+0x60>)
 80105ca:	227d      	movs	r2, #125	@ 0x7d
 80105cc:	4908      	ldr	r1, [pc, #32]	@ (80105f0 <lwip_netconn_err_to_msg+0x64>)
 80105ce:	4809      	ldr	r0, [pc, #36]	@ (80105f4 <lwip_netconn_err_to_msg+0x68>)
 80105d0:	f00d fd9c 	bl	801e10c <iprintf>
      return NULL;
 80105d4:	2300      	movs	r3, #0
  }
}
 80105d6:	4618      	mov	r0, r3
 80105d8:	3708      	adds	r7, #8
 80105da:	46bd      	mov	sp, r7
 80105dc:	bd80      	pop	{r7, pc}
 80105de:	bf00      	nop
 80105e0:	08022a00 	.word	0x08022a00
 80105e4:	08022a01 	.word	0x08022a01
 80105e8:	08022a02 	.word	0x08022a02
 80105ec:	0801f81c 	.word	0x0801f81c
 80105f0:	0801f850 	.word	0x0801f850
 80105f4:	0801f860 	.word	0x0801f860

080105f8 <lwip_netconn_is_err_msg>:

int
lwip_netconn_is_err_msg(void *msg, err_t *err)
{
 80105f8:	b580      	push	{r7, lr}
 80105fa:	b082      	sub	sp, #8
 80105fc:	af00      	add	r7, sp, #0
 80105fe:	6078      	str	r0, [r7, #4]
 8010600:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT("err != NULL", err != NULL);
 8010602:	683b      	ldr	r3, [r7, #0]
 8010604:	2b00      	cmp	r3, #0
 8010606:	d105      	bne.n	8010614 <lwip_netconn_is_err_msg+0x1c>
 8010608:	4b12      	ldr	r3, [pc, #72]	@ (8010654 <lwip_netconn_is_err_msg+0x5c>)
 801060a:	2285      	movs	r2, #133	@ 0x85
 801060c:	4912      	ldr	r1, [pc, #72]	@ (8010658 <lwip_netconn_is_err_msg+0x60>)
 801060e:	4813      	ldr	r0, [pc, #76]	@ (801065c <lwip_netconn_is_err_msg+0x64>)
 8010610:	f00d fd7c 	bl	801e10c <iprintf>

  if (msg == &netconn_aborted) {
 8010614:	687b      	ldr	r3, [r7, #4]
 8010616:	4a12      	ldr	r2, [pc, #72]	@ (8010660 <lwip_netconn_is_err_msg+0x68>)
 8010618:	4293      	cmp	r3, r2
 801061a:	d104      	bne.n	8010626 <lwip_netconn_is_err_msg+0x2e>
    *err = ERR_ABRT;
 801061c:	683b      	ldr	r3, [r7, #0]
 801061e:	22f3      	movs	r2, #243	@ 0xf3
 8010620:	701a      	strb	r2, [r3, #0]
    return 1;
 8010622:	2301      	movs	r3, #1
 8010624:	e012      	b.n	801064c <lwip_netconn_is_err_msg+0x54>
  } else if (msg == &netconn_reset) {
 8010626:	687b      	ldr	r3, [r7, #4]
 8010628:	4a0e      	ldr	r2, [pc, #56]	@ (8010664 <lwip_netconn_is_err_msg+0x6c>)
 801062a:	4293      	cmp	r3, r2
 801062c:	d104      	bne.n	8010638 <lwip_netconn_is_err_msg+0x40>
    *err = ERR_RST;
 801062e:	683b      	ldr	r3, [r7, #0]
 8010630:	22f2      	movs	r2, #242	@ 0xf2
 8010632:	701a      	strb	r2, [r3, #0]
    return 1;
 8010634:	2301      	movs	r3, #1
 8010636:	e009      	b.n	801064c <lwip_netconn_is_err_msg+0x54>
  } else if (msg == &netconn_closed) {
 8010638:	687b      	ldr	r3, [r7, #4]
 801063a:	4a0b      	ldr	r2, [pc, #44]	@ (8010668 <lwip_netconn_is_err_msg+0x70>)
 801063c:	4293      	cmp	r3, r2
 801063e:	d104      	bne.n	801064a <lwip_netconn_is_err_msg+0x52>
    *err = ERR_CLSD;
 8010640:	683b      	ldr	r3, [r7, #0]
 8010642:	22f1      	movs	r2, #241	@ 0xf1
 8010644:	701a      	strb	r2, [r3, #0]
    return 1;
 8010646:	2301      	movs	r3, #1
 8010648:	e000      	b.n	801064c <lwip_netconn_is_err_msg+0x54>
  }
  return 0;
 801064a:	2300      	movs	r3, #0
}
 801064c:	4618      	mov	r0, r3
 801064e:	3708      	adds	r7, #8
 8010650:	46bd      	mov	sp, r7
 8010652:	bd80      	pop	{r7, pc}
 8010654:	0801f81c 	.word	0x0801f81c
 8010658:	0801f888 	.word	0x0801f888
 801065c:	0801f860 	.word	0x0801f860
 8010660:	08022a00 	.word	0x08022a00
 8010664:	08022a01 	.word	0x08022a01
 8010668:	08022a02 	.word	0x08022a02

0801066c <recv_udp>:
 * @see udp.h (struct udp_pcb.recv) for parameters
 */
static void
recv_udp(void *arg, struct udp_pcb *pcb, struct pbuf *p,
         const ip_addr_t *addr, u16_t port)
{
 801066c:	b580      	push	{r7, lr}
 801066e:	b088      	sub	sp, #32
 8010670:	af00      	add	r7, sp, #0
 8010672:	60f8      	str	r0, [r7, #12]
 8010674:	60b9      	str	r1, [r7, #8]
 8010676:	607a      	str	r2, [r7, #4]
 8010678:	603b      	str	r3, [r7, #0]
#if LWIP_SO_RCVBUF
  int recv_avail;
#endif /* LWIP_SO_RCVBUF */

  LWIP_UNUSED_ARG(pcb); /* only used for asserts... */
  LWIP_ASSERT("recv_udp must have a pcb argument", pcb != NULL);
 801067a:	68bb      	ldr	r3, [r7, #8]
 801067c:	2b00      	cmp	r3, #0
 801067e:	d105      	bne.n	801068c <recv_udp+0x20>
 8010680:	4b34      	ldr	r3, [pc, #208]	@ (8010754 <recv_udp+0xe8>)
 8010682:	22e5      	movs	r2, #229	@ 0xe5
 8010684:	4934      	ldr	r1, [pc, #208]	@ (8010758 <recv_udp+0xec>)
 8010686:	4835      	ldr	r0, [pc, #212]	@ (801075c <recv_udp+0xf0>)
 8010688:	f00d fd40 	bl	801e10c <iprintf>
  LWIP_ASSERT("recv_udp must have an argument", arg != NULL);
 801068c:	68fb      	ldr	r3, [r7, #12]
 801068e:	2b00      	cmp	r3, #0
 8010690:	d105      	bne.n	801069e <recv_udp+0x32>
 8010692:	4b30      	ldr	r3, [pc, #192]	@ (8010754 <recv_udp+0xe8>)
 8010694:	22e6      	movs	r2, #230	@ 0xe6
 8010696:	4932      	ldr	r1, [pc, #200]	@ (8010760 <recv_udp+0xf4>)
 8010698:	4830      	ldr	r0, [pc, #192]	@ (801075c <recv_udp+0xf0>)
 801069a:	f00d fd37 	bl	801e10c <iprintf>
  conn = (struct netconn *)arg;
 801069e:	68fb      	ldr	r3, [r7, #12]
 80106a0:	61fb      	str	r3, [r7, #28]

  if (conn == NULL) {
 80106a2:	69fb      	ldr	r3, [r7, #28]
 80106a4:	2b00      	cmp	r3, #0
 80106a6:	d103      	bne.n	80106b0 <recv_udp+0x44>
    pbuf_free(p);
 80106a8:	6878      	ldr	r0, [r7, #4]
 80106aa:	f003 f99d 	bl	80139e8 <pbuf_free>
    return;
 80106ae:	e04d      	b.n	801074c <recv_udp+0xe0>
  }

  LWIP_ASSERT("recv_udp: recv for wrong pcb!", conn->pcb.udp == pcb);
 80106b0:	69fb      	ldr	r3, [r7, #28]
 80106b2:	685b      	ldr	r3, [r3, #4]
 80106b4:	68ba      	ldr	r2, [r7, #8]
 80106b6:	429a      	cmp	r2, r3
 80106b8:	d005      	beq.n	80106c6 <recv_udp+0x5a>
 80106ba:	4b26      	ldr	r3, [pc, #152]	@ (8010754 <recv_udp+0xe8>)
 80106bc:	22ee      	movs	r2, #238	@ 0xee
 80106be:	4929      	ldr	r1, [pc, #164]	@ (8010764 <recv_udp+0xf8>)
 80106c0:	4826      	ldr	r0, [pc, #152]	@ (801075c <recv_udp+0xf0>)
 80106c2:	f00d fd23 	bl	801e10c <iprintf>
#if LWIP_SO_RCVBUF
  SYS_ARCH_GET(conn->recv_avail, recv_avail);
  if (!NETCONN_MBOX_VALID(conn, &conn->recvmbox) ||
      ((recv_avail + (int)(p->tot_len)) > conn->recv_bufsize)) {
#else  /* LWIP_SO_RCVBUF */
  if (!NETCONN_MBOX_VALID(conn, &conn->recvmbox)) {
 80106c6:	69fb      	ldr	r3, [r7, #28]
 80106c8:	3310      	adds	r3, #16
 80106ca:	4618      	mov	r0, r3
 80106cc:	f00c fc91 	bl	801cff2 <sys_mbox_valid>
 80106d0:	4603      	mov	r3, r0
 80106d2:	2b00      	cmp	r3, #0
 80106d4:	d103      	bne.n	80106de <recv_udp+0x72>
#endif /* LWIP_SO_RCVBUF */
    pbuf_free(p);
 80106d6:	6878      	ldr	r0, [r7, #4]
 80106d8:	f003 f986 	bl	80139e8 <pbuf_free>
    return;
 80106dc:	e036      	b.n	801074c <recv_udp+0xe0>
  }

  buf = (struct netbuf *)memp_malloc(MEMP_NETBUF);
 80106de:	2006      	movs	r0, #6
 80106e0:	f002 fa68 	bl	8012bb4 <memp_malloc>
 80106e4:	61b8      	str	r0, [r7, #24]
  if (buf == NULL) {
 80106e6:	69bb      	ldr	r3, [r7, #24]
 80106e8:	2b00      	cmp	r3, #0
 80106ea:	d103      	bne.n	80106f4 <recv_udp+0x88>
    pbuf_free(p);
 80106ec:	6878      	ldr	r0, [r7, #4]
 80106ee:	f003 f97b 	bl	80139e8 <pbuf_free>
    return;
 80106f2:	e02b      	b.n	801074c <recv_udp+0xe0>
  } else {
    buf->p = p;
 80106f4:	69bb      	ldr	r3, [r7, #24]
 80106f6:	687a      	ldr	r2, [r7, #4]
 80106f8:	601a      	str	r2, [r3, #0]
    buf->ptr = p;
 80106fa:	69bb      	ldr	r3, [r7, #24]
 80106fc:	687a      	ldr	r2, [r7, #4]
 80106fe:	605a      	str	r2, [r3, #4]
    ip_addr_set(&buf->addr, addr);
 8010700:	683b      	ldr	r3, [r7, #0]
 8010702:	2b00      	cmp	r3, #0
 8010704:	d002      	beq.n	801070c <recv_udp+0xa0>
 8010706:	683b      	ldr	r3, [r7, #0]
 8010708:	681b      	ldr	r3, [r3, #0]
 801070a:	e000      	b.n	801070e <recv_udp+0xa2>
 801070c:	2300      	movs	r3, #0
 801070e:	69ba      	ldr	r2, [r7, #24]
 8010710:	6093      	str	r3, [r2, #8]
    buf->port = port;
 8010712:	69bb      	ldr	r3, [r7, #24]
 8010714:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8010716:	819a      	strh	r2, [r3, #12]
      buf->toport_chksum = udphdr->dest;
    }
#endif /* LWIP_NETBUF_RECVINFO */
  }

  len = p->tot_len;
 8010718:	687b      	ldr	r3, [r7, #4]
 801071a:	891b      	ldrh	r3, [r3, #8]
 801071c:	82fb      	strh	r3, [r7, #22]
  if (sys_mbox_trypost(&conn->recvmbox, buf) != ERR_OK) {
 801071e:	69fb      	ldr	r3, [r7, #28]
 8010720:	3310      	adds	r3, #16
 8010722:	69b9      	ldr	r1, [r7, #24]
 8010724:	4618      	mov	r0, r3
 8010726:	f00c fbef 	bl	801cf08 <sys_mbox_trypost>
 801072a:	4603      	mov	r3, r0
 801072c:	2b00      	cmp	r3, #0
 801072e:	d003      	beq.n	8010738 <recv_udp+0xcc>
    netbuf_delete(buf);
 8010730:	69b8      	ldr	r0, [r7, #24]
 8010732:	f001 fb01 	bl	8011d38 <netbuf_delete>
    return;
 8010736:	e009      	b.n	801074c <recv_udp+0xe0>
  } else {
#if LWIP_SO_RCVBUF
    SYS_ARCH_INC(conn->recv_avail, len);
#endif /* LWIP_SO_RCVBUF */
    /* Register event with callback */
    API_EVENT(conn, NETCONN_EVT_RCVPLUS, len);
 8010738:	69fb      	ldr	r3, [r7, #28]
 801073a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801073c:	2b00      	cmp	r3, #0
 801073e:	d005      	beq.n	801074c <recv_udp+0xe0>
 8010740:	69fb      	ldr	r3, [r7, #28]
 8010742:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010744:	8afa      	ldrh	r2, [r7, #22]
 8010746:	2100      	movs	r1, #0
 8010748:	69f8      	ldr	r0, [r7, #28]
 801074a:	4798      	blx	r3
  }
}
 801074c:	3720      	adds	r7, #32
 801074e:	46bd      	mov	sp, r7
 8010750:	bd80      	pop	{r7, pc}
 8010752:	bf00      	nop
 8010754:	0801f81c 	.word	0x0801f81c
 8010758:	0801f894 	.word	0x0801f894
 801075c:	0801f860 	.word	0x0801f860
 8010760:	0801f8b8 	.word	0x0801f8b8
 8010764:	0801f8d8 	.word	0x0801f8d8

08010768 <recv_tcp>:
 *
 * @see tcp.h (struct tcp_pcb.recv) for parameters and return value
 */
static err_t
recv_tcp(void *arg, struct tcp_pcb *pcb, struct pbuf *p, err_t err)
{
 8010768:	b580      	push	{r7, lr}
 801076a:	b088      	sub	sp, #32
 801076c:	af00      	add	r7, sp, #0
 801076e:	60f8      	str	r0, [r7, #12]
 8010770:	60b9      	str	r1, [r7, #8]
 8010772:	607a      	str	r2, [r7, #4]
 8010774:	70fb      	strb	r3, [r7, #3]
  struct netconn *conn;
  u16_t len;
  void *msg;

  LWIP_UNUSED_ARG(pcb);
  LWIP_ASSERT("recv_tcp must have a pcb argument", pcb != NULL);
 8010776:	68bb      	ldr	r3, [r7, #8]
 8010778:	2b00      	cmp	r3, #0
 801077a:	d106      	bne.n	801078a <recv_tcp+0x22>
 801077c:	4b36      	ldr	r3, [pc, #216]	@ (8010858 <recv_tcp+0xf0>)
 801077e:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8010782:	4936      	ldr	r1, [pc, #216]	@ (801085c <recv_tcp+0xf4>)
 8010784:	4836      	ldr	r0, [pc, #216]	@ (8010860 <recv_tcp+0xf8>)
 8010786:	f00d fcc1 	bl	801e10c <iprintf>
  LWIP_ASSERT("recv_tcp must have an argument", arg != NULL);
 801078a:	68fb      	ldr	r3, [r7, #12]
 801078c:	2b00      	cmp	r3, #0
 801078e:	d106      	bne.n	801079e <recv_tcp+0x36>
 8010790:	4b31      	ldr	r3, [pc, #196]	@ (8010858 <recv_tcp+0xf0>)
 8010792:	f240 122d 	movw	r2, #301	@ 0x12d
 8010796:	4933      	ldr	r1, [pc, #204]	@ (8010864 <recv_tcp+0xfc>)
 8010798:	4831      	ldr	r0, [pc, #196]	@ (8010860 <recv_tcp+0xf8>)
 801079a:	f00d fcb7 	bl	801e10c <iprintf>
  LWIP_ASSERT("err != ERR_OK unhandled", err == ERR_OK);
 801079e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80107a2:	2b00      	cmp	r3, #0
 80107a4:	d006      	beq.n	80107b4 <recv_tcp+0x4c>
 80107a6:	4b2c      	ldr	r3, [pc, #176]	@ (8010858 <recv_tcp+0xf0>)
 80107a8:	f44f 7297 	mov.w	r2, #302	@ 0x12e
 80107ac:	492e      	ldr	r1, [pc, #184]	@ (8010868 <recv_tcp+0x100>)
 80107ae:	482c      	ldr	r0, [pc, #176]	@ (8010860 <recv_tcp+0xf8>)
 80107b0:	f00d fcac 	bl	801e10c <iprintf>
  LWIP_UNUSED_ARG(err); /* for LWIP_NOASSERT */
  conn = (struct netconn *)arg;
 80107b4:	68fb      	ldr	r3, [r7, #12]
 80107b6:	617b      	str	r3, [r7, #20]

  if (conn == NULL) {
 80107b8:	697b      	ldr	r3, [r7, #20]
 80107ba:	2b00      	cmp	r3, #0
 80107bc:	d102      	bne.n	80107c4 <recv_tcp+0x5c>
    return ERR_VAL;
 80107be:	f06f 0305 	mvn.w	r3, #5
 80107c2:	e045      	b.n	8010850 <recv_tcp+0xe8>
  }
  LWIP_ASSERT("recv_tcp: recv for wrong pcb!", conn->pcb.tcp == pcb);
 80107c4:	697b      	ldr	r3, [r7, #20]
 80107c6:	685b      	ldr	r3, [r3, #4]
 80107c8:	68ba      	ldr	r2, [r7, #8]
 80107ca:	429a      	cmp	r2, r3
 80107cc:	d006      	beq.n	80107dc <recv_tcp+0x74>
 80107ce:	4b22      	ldr	r3, [pc, #136]	@ (8010858 <recv_tcp+0xf0>)
 80107d0:	f240 1235 	movw	r2, #309	@ 0x135
 80107d4:	4925      	ldr	r1, [pc, #148]	@ (801086c <recv_tcp+0x104>)
 80107d6:	4822      	ldr	r0, [pc, #136]	@ (8010860 <recv_tcp+0xf8>)
 80107d8:	f00d fc98 	bl	801e10c <iprintf>

  if (!NETCONN_MBOX_VALID(conn, &conn->recvmbox)) {
 80107dc:	697b      	ldr	r3, [r7, #20]
 80107de:	3310      	adds	r3, #16
 80107e0:	4618      	mov	r0, r3
 80107e2:	f00c fc06 	bl	801cff2 <sys_mbox_valid>
 80107e6:	4603      	mov	r3, r0
 80107e8:	2b00      	cmp	r3, #0
 80107ea:	d10d      	bne.n	8010808 <recv_tcp+0xa0>
    /* recvmbox already deleted */
    if (p != NULL) {
 80107ec:	687b      	ldr	r3, [r7, #4]
 80107ee:	2b00      	cmp	r3, #0
 80107f0:	d008      	beq.n	8010804 <recv_tcp+0x9c>
      tcp_recved(pcb, p->tot_len);
 80107f2:	687b      	ldr	r3, [r7, #4]
 80107f4:	891b      	ldrh	r3, [r3, #8]
 80107f6:	4619      	mov	r1, r3
 80107f8:	68b8      	ldr	r0, [r7, #8]
 80107fa:	f004 f8ad 	bl	8014958 <tcp_recved>
      pbuf_free(p);
 80107fe:	6878      	ldr	r0, [r7, #4]
 8010800:	f003 f8f2 	bl	80139e8 <pbuf_free>
    }
    return ERR_OK;
 8010804:	2300      	movs	r3, #0
 8010806:	e023      	b.n	8010850 <recv_tcp+0xe8>
  }
  /* Unlike for UDP or RAW pcbs, don't check for available space
     using recv_avail since that could break the connection
     (data is already ACKed) */

  if (p != NULL) {
 8010808:	687b      	ldr	r3, [r7, #4]
 801080a:	2b00      	cmp	r3, #0
 801080c:	d005      	beq.n	801081a <recv_tcp+0xb2>
    msg = p;
 801080e:	687b      	ldr	r3, [r7, #4]
 8010810:	61bb      	str	r3, [r7, #24]
    len = p->tot_len;
 8010812:	687b      	ldr	r3, [r7, #4]
 8010814:	891b      	ldrh	r3, [r3, #8]
 8010816:	83fb      	strh	r3, [r7, #30]
 8010818:	e003      	b.n	8010822 <recv_tcp+0xba>
  } else {
    msg = LWIP_CONST_CAST(void *, &netconn_closed);
 801081a:	4b15      	ldr	r3, [pc, #84]	@ (8010870 <recv_tcp+0x108>)
 801081c:	61bb      	str	r3, [r7, #24]
    len = 0;
 801081e:	2300      	movs	r3, #0
 8010820:	83fb      	strh	r3, [r7, #30]
  }

  if (sys_mbox_trypost(&conn->recvmbox, msg) != ERR_OK) {
 8010822:	697b      	ldr	r3, [r7, #20]
 8010824:	3310      	adds	r3, #16
 8010826:	69b9      	ldr	r1, [r7, #24]
 8010828:	4618      	mov	r0, r3
 801082a:	f00c fb6d 	bl	801cf08 <sys_mbox_trypost>
 801082e:	4603      	mov	r3, r0
 8010830:	2b00      	cmp	r3, #0
 8010832:	d002      	beq.n	801083a <recv_tcp+0xd2>
    /* don't deallocate p: it is presented to us later again from tcp_fasttmr! */
    return ERR_MEM;
 8010834:	f04f 33ff 	mov.w	r3, #4294967295
 8010838:	e00a      	b.n	8010850 <recv_tcp+0xe8>
  } else {
#if LWIP_SO_RCVBUF
    SYS_ARCH_INC(conn->recv_avail, len);
#endif /* LWIP_SO_RCVBUF */
    /* Register event with callback */
    API_EVENT(conn, NETCONN_EVT_RCVPLUS, len);
 801083a:	697b      	ldr	r3, [r7, #20]
 801083c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801083e:	2b00      	cmp	r3, #0
 8010840:	d005      	beq.n	801084e <recv_tcp+0xe6>
 8010842:	697b      	ldr	r3, [r7, #20]
 8010844:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010846:	8bfa      	ldrh	r2, [r7, #30]
 8010848:	2100      	movs	r1, #0
 801084a:	6978      	ldr	r0, [r7, #20]
 801084c:	4798      	blx	r3
  }

  return ERR_OK;
 801084e:	2300      	movs	r3, #0
}
 8010850:	4618      	mov	r0, r3
 8010852:	3720      	adds	r7, #32
 8010854:	46bd      	mov	sp, r7
 8010856:	bd80      	pop	{r7, pc}
 8010858:	0801f81c 	.word	0x0801f81c
 801085c:	0801f8f8 	.word	0x0801f8f8
 8010860:	0801f860 	.word	0x0801f860
 8010864:	0801f91c 	.word	0x0801f91c
 8010868:	0801f93c 	.word	0x0801f93c
 801086c:	0801f954 	.word	0x0801f954
 8010870:	08022a02 	.word	0x08022a02

08010874 <poll_tcp>:
 *
 * @see tcp.h (struct tcp_pcb.poll) for parameters and return value
 */
static err_t
poll_tcp(void *arg, struct tcp_pcb *pcb)
{
 8010874:	b580      	push	{r7, lr}
 8010876:	b084      	sub	sp, #16
 8010878:	af00      	add	r7, sp, #0
 801087a:	6078      	str	r0, [r7, #4]
 801087c:	6039      	str	r1, [r7, #0]
  struct netconn *conn = (struct netconn *)arg;
 801087e:	687b      	ldr	r3, [r7, #4]
 8010880:	60fb      	str	r3, [r7, #12]

  LWIP_UNUSED_ARG(pcb);
  LWIP_ASSERT("conn != NULL", (conn != NULL));
 8010882:	68fb      	ldr	r3, [r7, #12]
 8010884:	2b00      	cmp	r3, #0
 8010886:	d106      	bne.n	8010896 <poll_tcp+0x22>
 8010888:	4b29      	ldr	r3, [pc, #164]	@ (8010930 <poll_tcp+0xbc>)
 801088a:	f44f 72b5 	mov.w	r2, #362	@ 0x16a
 801088e:	4929      	ldr	r1, [pc, #164]	@ (8010934 <poll_tcp+0xc0>)
 8010890:	4829      	ldr	r0, [pc, #164]	@ (8010938 <poll_tcp+0xc4>)
 8010892:	f00d fc3b 	bl	801e10c <iprintf>

  if (conn->state == NETCONN_WRITE) {
 8010896:	68fb      	ldr	r3, [r7, #12]
 8010898:	785b      	ldrb	r3, [r3, #1]
 801089a:	2b01      	cmp	r3, #1
 801089c:	d104      	bne.n	80108a8 <poll_tcp+0x34>
    lwip_netconn_do_writemore(conn  WRITE_DELAYED);
 801089e:	2101      	movs	r1, #1
 80108a0:	68f8      	ldr	r0, [r7, #12]
 80108a2:	f000 ff65 	bl	8011770 <lwip_netconn_do_writemore>
 80108a6:	e016      	b.n	80108d6 <poll_tcp+0x62>
  } else if (conn->state == NETCONN_CLOSE) {
 80108a8:	68fb      	ldr	r3, [r7, #12]
 80108aa:	785b      	ldrb	r3, [r3, #1]
 80108ac:	2b04      	cmp	r3, #4
 80108ae:	d112      	bne.n	80108d6 <poll_tcp+0x62>
#if !LWIP_SO_SNDTIMEO && !LWIP_SO_LINGER
    if (conn->current_msg && conn->current_msg->msg.sd.polls_left) {
 80108b0:	68fb      	ldr	r3, [r7, #12]
 80108b2:	6a1b      	ldr	r3, [r3, #32]
 80108b4:	2b00      	cmp	r3, #0
 80108b6:	d00a      	beq.n	80108ce <poll_tcp+0x5a>
 80108b8:	68fb      	ldr	r3, [r7, #12]
 80108ba:	6a1b      	ldr	r3, [r3, #32]
 80108bc:	7a5b      	ldrb	r3, [r3, #9]
 80108be:	2b00      	cmp	r3, #0
 80108c0:	d005      	beq.n	80108ce <poll_tcp+0x5a>
      conn->current_msg->msg.sd.polls_left--;
 80108c2:	68fb      	ldr	r3, [r7, #12]
 80108c4:	6a1b      	ldr	r3, [r3, #32]
 80108c6:	7a5a      	ldrb	r2, [r3, #9]
 80108c8:	3a01      	subs	r2, #1
 80108ca:	b2d2      	uxtb	r2, r2
 80108cc:	725a      	strb	r2, [r3, #9]
    }
#endif /* !LWIP_SO_SNDTIMEO && !LWIP_SO_LINGER */
    lwip_netconn_do_close_internal(conn  WRITE_DELAYED);
 80108ce:	2101      	movs	r1, #1
 80108d0:	68f8      	ldr	r0, [r7, #12]
 80108d2:	f000 fbf7 	bl	80110c4 <lwip_netconn_do_close_internal>
  }
  /* @todo: implement connect timeout here? */

  /* Did a nonblocking write fail before? Then check available write-space. */
  if (conn->flags & NETCONN_FLAG_CHECK_WRITESPACE) {
 80108d6:	68fb      	ldr	r3, [r7, #12]
 80108d8:	7f1b      	ldrb	r3, [r3, #28]
 80108da:	f003 0310 	and.w	r3, r3, #16
 80108de:	2b00      	cmp	r3, #0
 80108e0:	d021      	beq.n	8010926 <poll_tcp+0xb2>
    /* If the queued byte- or pbuf-count drops below the configured low-water limit,
       let select mark this pcb as writable again. */
    if ((conn->pcb.tcp != NULL) && (tcp_sndbuf(conn->pcb.tcp) > TCP_SNDLOWAT) &&
 80108e2:	68fb      	ldr	r3, [r7, #12]
 80108e4:	685b      	ldr	r3, [r3, #4]
 80108e6:	2b00      	cmp	r3, #0
 80108e8:	d01d      	beq.n	8010926 <poll_tcp+0xb2>
 80108ea:	68fb      	ldr	r3, [r7, #12]
 80108ec:	685b      	ldr	r3, [r3, #4]
 80108ee:	f8b3 3064 	ldrh.w	r3, [r3, #100]	@ 0x64
 80108f2:	f5b3 6f86 	cmp.w	r3, #1072	@ 0x430
 80108f6:	d316      	bcc.n	8010926 <poll_tcp+0xb2>
        (tcp_sndqueuelen(conn->pcb.tcp) < TCP_SNDQUEUELOWAT)) {
 80108f8:	68fb      	ldr	r3, [r7, #12]
 80108fa:	685b      	ldr	r3, [r3, #4]
 80108fc:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
    if ((conn->pcb.tcp != NULL) && (tcp_sndbuf(conn->pcb.tcp) > TCP_SNDLOWAT) &&
 8010900:	2b04      	cmp	r3, #4
 8010902:	d810      	bhi.n	8010926 <poll_tcp+0xb2>
      netconn_clear_flags(conn, NETCONN_FLAG_CHECK_WRITESPACE);
 8010904:	68fb      	ldr	r3, [r7, #12]
 8010906:	7f1b      	ldrb	r3, [r3, #28]
 8010908:	f023 0310 	bic.w	r3, r3, #16
 801090c:	b2da      	uxtb	r2, r3
 801090e:	68fb      	ldr	r3, [r7, #12]
 8010910:	771a      	strb	r2, [r3, #28]
      API_EVENT(conn, NETCONN_EVT_SENDPLUS, 0);
 8010912:	68fb      	ldr	r3, [r7, #12]
 8010914:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010916:	2b00      	cmp	r3, #0
 8010918:	d005      	beq.n	8010926 <poll_tcp+0xb2>
 801091a:	68fb      	ldr	r3, [r7, #12]
 801091c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801091e:	2200      	movs	r2, #0
 8010920:	2102      	movs	r1, #2
 8010922:	68f8      	ldr	r0, [r7, #12]
 8010924:	4798      	blx	r3
    }
  }

  return ERR_OK;
 8010926:	2300      	movs	r3, #0
}
 8010928:	4618      	mov	r0, r3
 801092a:	3710      	adds	r7, #16
 801092c:	46bd      	mov	sp, r7
 801092e:	bd80      	pop	{r7, pc}
 8010930:	0801f81c 	.word	0x0801f81c
 8010934:	0801f974 	.word	0x0801f974
 8010938:	0801f860 	.word	0x0801f860

0801093c <sent_tcp>:
 *
 * @see tcp.h (struct tcp_pcb.sent) for parameters and return value
 */
static err_t
sent_tcp(void *arg, struct tcp_pcb *pcb, u16_t len)
{
 801093c:	b580      	push	{r7, lr}
 801093e:	b086      	sub	sp, #24
 8010940:	af00      	add	r7, sp, #0
 8010942:	60f8      	str	r0, [r7, #12]
 8010944:	60b9      	str	r1, [r7, #8]
 8010946:	4613      	mov	r3, r2
 8010948:	80fb      	strh	r3, [r7, #6]
  struct netconn *conn = (struct netconn *)arg;
 801094a:	68fb      	ldr	r3, [r7, #12]
 801094c:	617b      	str	r3, [r7, #20]

  LWIP_UNUSED_ARG(pcb);
  LWIP_ASSERT("conn != NULL", (conn != NULL));
 801094e:	697b      	ldr	r3, [r7, #20]
 8010950:	2b00      	cmp	r3, #0
 8010952:	d106      	bne.n	8010962 <sent_tcp+0x26>
 8010954:	4b20      	ldr	r3, [pc, #128]	@ (80109d8 <sent_tcp+0x9c>)
 8010956:	f240 1293 	movw	r2, #403	@ 0x193
 801095a:	4920      	ldr	r1, [pc, #128]	@ (80109dc <sent_tcp+0xa0>)
 801095c:	4820      	ldr	r0, [pc, #128]	@ (80109e0 <sent_tcp+0xa4>)
 801095e:	f00d fbd5 	bl	801e10c <iprintf>

  if (conn) {
 8010962:	697b      	ldr	r3, [r7, #20]
 8010964:	2b00      	cmp	r3, #0
 8010966:	d032      	beq.n	80109ce <sent_tcp+0x92>
    if (conn->state == NETCONN_WRITE) {
 8010968:	697b      	ldr	r3, [r7, #20]
 801096a:	785b      	ldrb	r3, [r3, #1]
 801096c:	2b01      	cmp	r3, #1
 801096e:	d104      	bne.n	801097a <sent_tcp+0x3e>
      lwip_netconn_do_writemore(conn  WRITE_DELAYED);
 8010970:	2101      	movs	r1, #1
 8010972:	6978      	ldr	r0, [r7, #20]
 8010974:	f000 fefc 	bl	8011770 <lwip_netconn_do_writemore>
 8010978:	e007      	b.n	801098a <sent_tcp+0x4e>
    } else if (conn->state == NETCONN_CLOSE) {
 801097a:	697b      	ldr	r3, [r7, #20]
 801097c:	785b      	ldrb	r3, [r3, #1]
 801097e:	2b04      	cmp	r3, #4
 8010980:	d103      	bne.n	801098a <sent_tcp+0x4e>
      lwip_netconn_do_close_internal(conn  WRITE_DELAYED);
 8010982:	2101      	movs	r1, #1
 8010984:	6978      	ldr	r0, [r7, #20]
 8010986:	f000 fb9d 	bl	80110c4 <lwip_netconn_do_close_internal>
    }

    /* If the queued byte- or pbuf-count drops below the configured low-water limit,
       let select mark this pcb as writable again. */
    if ((conn->pcb.tcp != NULL) && (tcp_sndbuf(conn->pcb.tcp) > TCP_SNDLOWAT) &&
 801098a:	697b      	ldr	r3, [r7, #20]
 801098c:	685b      	ldr	r3, [r3, #4]
 801098e:	2b00      	cmp	r3, #0
 8010990:	d01d      	beq.n	80109ce <sent_tcp+0x92>
 8010992:	697b      	ldr	r3, [r7, #20]
 8010994:	685b      	ldr	r3, [r3, #4]
 8010996:	f8b3 3064 	ldrh.w	r3, [r3, #100]	@ 0x64
 801099a:	f5b3 6f86 	cmp.w	r3, #1072	@ 0x430
 801099e:	d316      	bcc.n	80109ce <sent_tcp+0x92>
        (tcp_sndqueuelen(conn->pcb.tcp) < TCP_SNDQUEUELOWAT)) {
 80109a0:	697b      	ldr	r3, [r7, #20]
 80109a2:	685b      	ldr	r3, [r3, #4]
 80109a4:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
    if ((conn->pcb.tcp != NULL) && (tcp_sndbuf(conn->pcb.tcp) > TCP_SNDLOWAT) &&
 80109a8:	2b04      	cmp	r3, #4
 80109aa:	d810      	bhi.n	80109ce <sent_tcp+0x92>
      netconn_clear_flags(conn, NETCONN_FLAG_CHECK_WRITESPACE);
 80109ac:	697b      	ldr	r3, [r7, #20]
 80109ae:	7f1b      	ldrb	r3, [r3, #28]
 80109b0:	f023 0310 	bic.w	r3, r3, #16
 80109b4:	b2da      	uxtb	r2, r3
 80109b6:	697b      	ldr	r3, [r7, #20]
 80109b8:	771a      	strb	r2, [r3, #28]
      API_EVENT(conn, NETCONN_EVT_SENDPLUS, len);
 80109ba:	697b      	ldr	r3, [r7, #20]
 80109bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80109be:	2b00      	cmp	r3, #0
 80109c0:	d005      	beq.n	80109ce <sent_tcp+0x92>
 80109c2:	697b      	ldr	r3, [r7, #20]
 80109c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80109c6:	88fa      	ldrh	r2, [r7, #6]
 80109c8:	2102      	movs	r1, #2
 80109ca:	6978      	ldr	r0, [r7, #20]
 80109cc:	4798      	blx	r3
    }
  }

  return ERR_OK;
 80109ce:	2300      	movs	r3, #0
}
 80109d0:	4618      	mov	r0, r3
 80109d2:	3718      	adds	r7, #24
 80109d4:	46bd      	mov	sp, r7
 80109d6:	bd80      	pop	{r7, pc}
 80109d8:	0801f81c 	.word	0x0801f81c
 80109dc:	0801f974 	.word	0x0801f974
 80109e0:	0801f860 	.word	0x0801f860

080109e4 <err_tcp>:
 *
 * @see tcp.h (struct tcp_pcb.err) for parameters
 */
static void
err_tcp(void *arg, err_t err)
{
 80109e4:	b580      	push	{r7, lr}
 80109e6:	b088      	sub	sp, #32
 80109e8:	af00      	add	r7, sp, #0
 80109ea:	6078      	str	r0, [r7, #4]
 80109ec:	460b      	mov	r3, r1
 80109ee:	70fb      	strb	r3, [r7, #3]
  struct netconn *conn;
  enum netconn_state old_state;
  void *mbox_msg;
  SYS_ARCH_DECL_PROTECT(lev);

  conn = (struct netconn *)arg;
 80109f0:	687b      	ldr	r3, [r7, #4]
 80109f2:	61fb      	str	r3, [r7, #28]
  LWIP_ASSERT("conn != NULL", (conn != NULL));
 80109f4:	69fb      	ldr	r3, [r7, #28]
 80109f6:	2b00      	cmp	r3, #0
 80109f8:	d106      	bne.n	8010a08 <err_tcp+0x24>
 80109fa:	4b5f      	ldr	r3, [pc, #380]	@ (8010b78 <err_tcp+0x194>)
 80109fc:	f44f 72dc 	mov.w	r2, #440	@ 0x1b8
 8010a00:	495e      	ldr	r1, [pc, #376]	@ (8010b7c <err_tcp+0x198>)
 8010a02:	485f      	ldr	r0, [pc, #380]	@ (8010b80 <err_tcp+0x19c>)
 8010a04:	f00d fb82 	bl	801e10c <iprintf>

  SYS_ARCH_PROTECT(lev);
 8010a08:	f00c fc0e 	bl	801d228 <sys_arch_protect>
 8010a0c:	61b8      	str	r0, [r7, #24]

  /* when err is called, the pcb is deallocated, so delete the reference */
  conn->pcb.tcp = NULL;
 8010a0e:	69fb      	ldr	r3, [r7, #28]
 8010a10:	2200      	movs	r2, #0
 8010a12:	605a      	str	r2, [r3, #4]
  /* store pending error */
  conn->pending_err = err;
 8010a14:	69fb      	ldr	r3, [r7, #28]
 8010a16:	78fa      	ldrb	r2, [r7, #3]
 8010a18:	721a      	strb	r2, [r3, #8]
  /* prevent application threads from blocking on 'recvmbox'/'acceptmbox' */
  conn->flags |= NETCONN_FLAG_MBOXCLOSED;
 8010a1a:	69fb      	ldr	r3, [r7, #28]
 8010a1c:	7f1b      	ldrb	r3, [r3, #28]
 8010a1e:	f043 0301 	orr.w	r3, r3, #1
 8010a22:	b2da      	uxtb	r2, r3
 8010a24:	69fb      	ldr	r3, [r7, #28]
 8010a26:	771a      	strb	r2, [r3, #28]

  /* reset conn->state now before waking up other threads */
  old_state = conn->state;
 8010a28:	69fb      	ldr	r3, [r7, #28]
 8010a2a:	785b      	ldrb	r3, [r3, #1]
 8010a2c:	75fb      	strb	r3, [r7, #23]
  conn->state = NETCONN_NONE;
 8010a2e:	69fb      	ldr	r3, [r7, #28]
 8010a30:	2200      	movs	r2, #0
 8010a32:	705a      	strb	r2, [r3, #1]

  SYS_ARCH_UNPROTECT(lev);
 8010a34:	69b8      	ldr	r0, [r7, #24]
 8010a36:	f00c fc05 	bl	801d244 <sys_arch_unprotect>

  /* Notify the user layer about a connection error. Used to signal select. */
  API_EVENT(conn, NETCONN_EVT_ERROR, 0);
 8010a3a:	69fb      	ldr	r3, [r7, #28]
 8010a3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010a3e:	2b00      	cmp	r3, #0
 8010a40:	d005      	beq.n	8010a4e <err_tcp+0x6a>
 8010a42:	69fb      	ldr	r3, [r7, #28]
 8010a44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010a46:	2200      	movs	r2, #0
 8010a48:	2104      	movs	r1, #4
 8010a4a:	69f8      	ldr	r0, [r7, #28]
 8010a4c:	4798      	blx	r3
  /* Try to release selects pending on 'read' or 'write', too.
     They will get an error if they actually try to read or write. */
  API_EVENT(conn, NETCONN_EVT_RCVPLUS, 0);
 8010a4e:	69fb      	ldr	r3, [r7, #28]
 8010a50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010a52:	2b00      	cmp	r3, #0
 8010a54:	d005      	beq.n	8010a62 <err_tcp+0x7e>
 8010a56:	69fb      	ldr	r3, [r7, #28]
 8010a58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010a5a:	2200      	movs	r2, #0
 8010a5c:	2100      	movs	r1, #0
 8010a5e:	69f8      	ldr	r0, [r7, #28]
 8010a60:	4798      	blx	r3
  API_EVENT(conn, NETCONN_EVT_SENDPLUS, 0);
 8010a62:	69fb      	ldr	r3, [r7, #28]
 8010a64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010a66:	2b00      	cmp	r3, #0
 8010a68:	d005      	beq.n	8010a76 <err_tcp+0x92>
 8010a6a:	69fb      	ldr	r3, [r7, #28]
 8010a6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010a6e:	2200      	movs	r2, #0
 8010a70:	2102      	movs	r1, #2
 8010a72:	69f8      	ldr	r0, [r7, #28]
 8010a74:	4798      	blx	r3

  mbox_msg = lwip_netconn_err_to_msg(err);
 8010a76:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8010a7a:	4618      	mov	r0, r3
 8010a7c:	f7ff fd86 	bl	801058c <lwip_netconn_err_to_msg>
 8010a80:	6138      	str	r0, [r7, #16]
  /* pass error message to recvmbox to wake up pending recv */
  if (NETCONN_MBOX_VALID(conn, &conn->recvmbox)) {
 8010a82:	69fb      	ldr	r3, [r7, #28]
 8010a84:	3310      	adds	r3, #16
 8010a86:	4618      	mov	r0, r3
 8010a88:	f00c fab3 	bl	801cff2 <sys_mbox_valid>
 8010a8c:	4603      	mov	r3, r0
 8010a8e:	2b00      	cmp	r3, #0
 8010a90:	d005      	beq.n	8010a9e <err_tcp+0xba>
    /* use trypost to prevent deadlock */
    sys_mbox_trypost(&conn->recvmbox, mbox_msg);
 8010a92:	69fb      	ldr	r3, [r7, #28]
 8010a94:	3310      	adds	r3, #16
 8010a96:	6939      	ldr	r1, [r7, #16]
 8010a98:	4618      	mov	r0, r3
 8010a9a:	f00c fa35 	bl	801cf08 <sys_mbox_trypost>
  }
  /* pass error message to acceptmbox to wake up pending accept */
  if (NETCONN_MBOX_VALID(conn, &conn->acceptmbox)) {
 8010a9e:	69fb      	ldr	r3, [r7, #28]
 8010aa0:	3314      	adds	r3, #20
 8010aa2:	4618      	mov	r0, r3
 8010aa4:	f00c faa5 	bl	801cff2 <sys_mbox_valid>
 8010aa8:	4603      	mov	r3, r0
 8010aaa:	2b00      	cmp	r3, #0
 8010aac:	d005      	beq.n	8010aba <err_tcp+0xd6>
    /* use trypost to preven deadlock */
    sys_mbox_trypost(&conn->acceptmbox, mbox_msg);
 8010aae:	69fb      	ldr	r3, [r7, #28]
 8010ab0:	3314      	adds	r3, #20
 8010ab2:	6939      	ldr	r1, [r7, #16]
 8010ab4:	4618      	mov	r0, r3
 8010ab6:	f00c fa27 	bl	801cf08 <sys_mbox_trypost>
  }

  if ((old_state == NETCONN_WRITE) || (old_state == NETCONN_CLOSE) ||
 8010aba:	7dfb      	ldrb	r3, [r7, #23]
 8010abc:	2b01      	cmp	r3, #1
 8010abe:	d005      	beq.n	8010acc <err_tcp+0xe8>
 8010ac0:	7dfb      	ldrb	r3, [r7, #23]
 8010ac2:	2b04      	cmp	r3, #4
 8010ac4:	d002      	beq.n	8010acc <err_tcp+0xe8>
 8010ac6:	7dfb      	ldrb	r3, [r7, #23]
 8010ac8:	2b03      	cmp	r3, #3
 8010aca:	d143      	bne.n	8010b54 <err_tcp+0x170>
      (old_state == NETCONN_CONNECT)) {
    /* calling lwip_netconn_do_writemore/lwip_netconn_do_close_internal is not necessary
       since the pcb has already been deleted! */
    int was_nonblocking_connect = IN_NONBLOCKING_CONNECT(conn);
 8010acc:	69fb      	ldr	r3, [r7, #28]
 8010ace:	7f1b      	ldrb	r3, [r3, #28]
 8010ad0:	f003 0304 	and.w	r3, r3, #4
 8010ad4:	2b00      	cmp	r3, #0
 8010ad6:	bf14      	ite	ne
 8010ad8:	2301      	movne	r3, #1
 8010ada:	2300      	moveq	r3, #0
 8010adc:	b2db      	uxtb	r3, r3
 8010ade:	60fb      	str	r3, [r7, #12]
    SET_NONBLOCKING_CONNECT(conn, 0);
 8010ae0:	69fb      	ldr	r3, [r7, #28]
 8010ae2:	7f1b      	ldrb	r3, [r3, #28]
 8010ae4:	f023 0304 	bic.w	r3, r3, #4
 8010ae8:	b2da      	uxtb	r2, r3
 8010aea:	69fb      	ldr	r3, [r7, #28]
 8010aec:	771a      	strb	r2, [r3, #28]

    if (!was_nonblocking_connect) {
 8010aee:	68fb      	ldr	r3, [r7, #12]
 8010af0:	2b00      	cmp	r3, #0
 8010af2:	d13b      	bne.n	8010b6c <err_tcp+0x188>
      sys_sem_t *op_completed_sem;
      /* set error return code */
      LWIP_ASSERT("conn->current_msg != NULL", conn->current_msg != NULL);
 8010af4:	69fb      	ldr	r3, [r7, #28]
 8010af6:	6a1b      	ldr	r3, [r3, #32]
 8010af8:	2b00      	cmp	r3, #0
 8010afa:	d106      	bne.n	8010b0a <err_tcp+0x126>
 8010afc:	4b1e      	ldr	r3, [pc, #120]	@ (8010b78 <err_tcp+0x194>)
 8010afe:	f44f 72f3 	mov.w	r2, #486	@ 0x1e6
 8010b02:	4920      	ldr	r1, [pc, #128]	@ (8010b84 <err_tcp+0x1a0>)
 8010b04:	481e      	ldr	r0, [pc, #120]	@ (8010b80 <err_tcp+0x19c>)
 8010b06:	f00d fb01 	bl	801e10c <iprintf>
      if (old_state == NETCONN_CLOSE) {
 8010b0a:	7dfb      	ldrb	r3, [r7, #23]
 8010b0c:	2b04      	cmp	r3, #4
 8010b0e:	d104      	bne.n	8010b1a <err_tcp+0x136>
        /* let close succeed: the connection is closed after all... */
        conn->current_msg->err = ERR_OK;
 8010b10:	69fb      	ldr	r3, [r7, #28]
 8010b12:	6a1b      	ldr	r3, [r3, #32]
 8010b14:	2200      	movs	r2, #0
 8010b16:	711a      	strb	r2, [r3, #4]
 8010b18:	e003      	b.n	8010b22 <err_tcp+0x13e>
      } else {
        /* Write and connect fail */
        conn->current_msg->err = err;
 8010b1a:	69fb      	ldr	r3, [r7, #28]
 8010b1c:	6a1b      	ldr	r3, [r3, #32]
 8010b1e:	78fa      	ldrb	r2, [r7, #3]
 8010b20:	711a      	strb	r2, [r3, #4]
      }
      op_completed_sem = LWIP_API_MSG_SEM(conn->current_msg);
 8010b22:	69fb      	ldr	r3, [r7, #28]
 8010b24:	6a1b      	ldr	r3, [r3, #32]
 8010b26:	681b      	ldr	r3, [r3, #0]
 8010b28:	330c      	adds	r3, #12
 8010b2a:	60bb      	str	r3, [r7, #8]
      LWIP_ASSERT("inavlid op_completed_sem", sys_sem_valid(op_completed_sem));
 8010b2c:	68b8      	ldr	r0, [r7, #8]
 8010b2e:	f00c faf1 	bl	801d114 <sys_sem_valid>
 8010b32:	4603      	mov	r3, r0
 8010b34:	2b00      	cmp	r3, #0
 8010b36:	d106      	bne.n	8010b46 <err_tcp+0x162>
 8010b38:	4b0f      	ldr	r3, [pc, #60]	@ (8010b78 <err_tcp+0x194>)
 8010b3a:	f240 12ef 	movw	r2, #495	@ 0x1ef
 8010b3e:	4912      	ldr	r1, [pc, #72]	@ (8010b88 <err_tcp+0x1a4>)
 8010b40:	480f      	ldr	r0, [pc, #60]	@ (8010b80 <err_tcp+0x19c>)
 8010b42:	f00d fae3 	bl	801e10c <iprintf>
      conn->current_msg = NULL;
 8010b46:	69fb      	ldr	r3, [r7, #28]
 8010b48:	2200      	movs	r2, #0
 8010b4a:	621a      	str	r2, [r3, #32]
      /* wake up the waiting task */
      sys_sem_signal(op_completed_sem);
 8010b4c:	68b8      	ldr	r0, [r7, #8]
 8010b4e:	f00c fac7 	bl	801d0e0 <sys_sem_signal>
      (old_state == NETCONN_CONNECT)) {
 8010b52:	e00b      	b.n	8010b6c <err_tcp+0x188>
    } else {
      /* @todo: test what happens for error on nonblocking connect */
    }
  } else {
    LWIP_ASSERT("conn->current_msg == NULL", conn->current_msg == NULL);
 8010b54:	69fb      	ldr	r3, [r7, #28]
 8010b56:	6a1b      	ldr	r3, [r3, #32]
 8010b58:	2b00      	cmp	r3, #0
 8010b5a:	d008      	beq.n	8010b6e <err_tcp+0x18a>
 8010b5c:	4b06      	ldr	r3, [pc, #24]	@ (8010b78 <err_tcp+0x194>)
 8010b5e:	f240 12f7 	movw	r2, #503	@ 0x1f7
 8010b62:	490a      	ldr	r1, [pc, #40]	@ (8010b8c <err_tcp+0x1a8>)
 8010b64:	4806      	ldr	r0, [pc, #24]	@ (8010b80 <err_tcp+0x19c>)
 8010b66:	f00d fad1 	bl	801e10c <iprintf>
  }
}
 8010b6a:	e000      	b.n	8010b6e <err_tcp+0x18a>
      (old_state == NETCONN_CONNECT)) {
 8010b6c:	bf00      	nop
}
 8010b6e:	bf00      	nop
 8010b70:	3720      	adds	r7, #32
 8010b72:	46bd      	mov	sp, r7
 8010b74:	bd80      	pop	{r7, pc}
 8010b76:	bf00      	nop
 8010b78:	0801f81c 	.word	0x0801f81c
 8010b7c:	0801f974 	.word	0x0801f974
 8010b80:	0801f860 	.word	0x0801f860
 8010b84:	0801f984 	.word	0x0801f984
 8010b88:	0801f9a0 	.word	0x0801f9a0
 8010b8c:	0801f9bc 	.word	0x0801f9bc

08010b90 <setup_tcp>:
 *
 * @param conn the TCP netconn to setup
 */
static void
setup_tcp(struct netconn *conn)
{
 8010b90:	b580      	push	{r7, lr}
 8010b92:	b084      	sub	sp, #16
 8010b94:	af00      	add	r7, sp, #0
 8010b96:	6078      	str	r0, [r7, #4]
  struct tcp_pcb *pcb;

  pcb = conn->pcb.tcp;
 8010b98:	687b      	ldr	r3, [r7, #4]
 8010b9a:	685b      	ldr	r3, [r3, #4]
 8010b9c:	60fb      	str	r3, [r7, #12]
  tcp_arg(pcb, conn);
 8010b9e:	6879      	ldr	r1, [r7, #4]
 8010ba0:	68f8      	ldr	r0, [r7, #12]
 8010ba2:	f004 fda1 	bl	80156e8 <tcp_arg>
  tcp_recv(pcb, recv_tcp);
 8010ba6:	490a      	ldr	r1, [pc, #40]	@ (8010bd0 <setup_tcp+0x40>)
 8010ba8:	68f8      	ldr	r0, [r7, #12]
 8010baa:	f004 fdaf 	bl	801570c <tcp_recv>
  tcp_sent(pcb, sent_tcp);
 8010bae:	4909      	ldr	r1, [pc, #36]	@ (8010bd4 <setup_tcp+0x44>)
 8010bb0:	68f8      	ldr	r0, [r7, #12]
 8010bb2:	f004 fdcd 	bl	8015750 <tcp_sent>
  tcp_poll(pcb, poll_tcp, NETCONN_TCP_POLL_INTERVAL);
 8010bb6:	2202      	movs	r2, #2
 8010bb8:	4907      	ldr	r1, [pc, #28]	@ (8010bd8 <setup_tcp+0x48>)
 8010bba:	68f8      	ldr	r0, [r7, #12]
 8010bbc:	f004 fe24 	bl	8015808 <tcp_poll>
  tcp_err(pcb, err_tcp);
 8010bc0:	4906      	ldr	r1, [pc, #24]	@ (8010bdc <setup_tcp+0x4c>)
 8010bc2:	68f8      	ldr	r0, [r7, #12]
 8010bc4:	f004 fde6 	bl	8015794 <tcp_err>
}
 8010bc8:	bf00      	nop
 8010bca:	3710      	adds	r7, #16
 8010bcc:	46bd      	mov	sp, r7
 8010bce:	bd80      	pop	{r7, pc}
 8010bd0:	08010769 	.word	0x08010769
 8010bd4:	0801093d 	.word	0x0801093d
 8010bd8:	08010875 	.word	0x08010875
 8010bdc:	080109e5 	.word	0x080109e5

08010be0 <accept_function>:
 *
 * @see tcp.h (struct tcp_pcb_listen.accept) for parameters and return value
 */
static err_t
accept_function(void *arg, struct tcp_pcb *newpcb, err_t err)
{
 8010be0:	b590      	push	{r4, r7, lr}
 8010be2:	b089      	sub	sp, #36	@ 0x24
 8010be4:	af00      	add	r7, sp, #0
 8010be6:	60f8      	str	r0, [r7, #12]
 8010be8:	60b9      	str	r1, [r7, #8]
 8010bea:	4613      	mov	r3, r2
 8010bec:	71fb      	strb	r3, [r7, #7]
  struct netconn *newconn;
  struct netconn *conn = (struct netconn *)arg;
 8010bee:	68fb      	ldr	r3, [r7, #12]
 8010bf0:	61fb      	str	r3, [r7, #28]

  if (conn == NULL) {
 8010bf2:	69fb      	ldr	r3, [r7, #28]
 8010bf4:	2b00      	cmp	r3, #0
 8010bf6:	d102      	bne.n	8010bfe <accept_function+0x1e>
    return ERR_VAL;
 8010bf8:	f06f 0305 	mvn.w	r3, #5
 8010bfc:	e0a1      	b.n	8010d42 <accept_function+0x162>
  }
  if (!NETCONN_MBOX_VALID(conn, &conn->acceptmbox)) {
 8010bfe:	69fb      	ldr	r3, [r7, #28]
 8010c00:	3314      	adds	r3, #20
 8010c02:	4618      	mov	r0, r3
 8010c04:	f00c f9f5 	bl	801cff2 <sys_mbox_valid>
 8010c08:	4603      	mov	r3, r0
 8010c0a:	2b00      	cmp	r3, #0
 8010c0c:	d102      	bne.n	8010c14 <accept_function+0x34>
    LWIP_DEBUGF(API_MSG_DEBUG, ("accept_function: acceptmbox already deleted\n"));
    return ERR_VAL;
 8010c0e:	f06f 0305 	mvn.w	r3, #5
 8010c12:	e096      	b.n	8010d42 <accept_function+0x162>
  }

  if (newpcb == NULL) {
 8010c14:	68bb      	ldr	r3, [r7, #8]
 8010c16:	2b00      	cmp	r3, #0
 8010c18:	d11b      	bne.n	8010c52 <accept_function+0x72>
    /* out-of-pcbs during connect: pass on this error to the application */
    if (sys_mbox_trypost(&conn->acceptmbox, lwip_netconn_err_to_msg(ERR_ABRT)) == ERR_OK) {
 8010c1a:	69fb      	ldr	r3, [r7, #28]
 8010c1c:	f103 0414 	add.w	r4, r3, #20
 8010c20:	f06f 000c 	mvn.w	r0, #12
 8010c24:	f7ff fcb2 	bl	801058c <lwip_netconn_err_to_msg>
 8010c28:	4603      	mov	r3, r0
 8010c2a:	4619      	mov	r1, r3
 8010c2c:	4620      	mov	r0, r4
 8010c2e:	f00c f96b 	bl	801cf08 <sys_mbox_trypost>
 8010c32:	4603      	mov	r3, r0
 8010c34:	2b00      	cmp	r3, #0
 8010c36:	d109      	bne.n	8010c4c <accept_function+0x6c>
      /* Register event with callback */
      API_EVENT(conn, NETCONN_EVT_RCVPLUS, 0);
 8010c38:	69fb      	ldr	r3, [r7, #28]
 8010c3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010c3c:	2b00      	cmp	r3, #0
 8010c3e:	d005      	beq.n	8010c4c <accept_function+0x6c>
 8010c40:	69fb      	ldr	r3, [r7, #28]
 8010c42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010c44:	2200      	movs	r2, #0
 8010c46:	2100      	movs	r1, #0
 8010c48:	69f8      	ldr	r0, [r7, #28]
 8010c4a:	4798      	blx	r3
    }
    return ERR_VAL;
 8010c4c:	f06f 0305 	mvn.w	r3, #5
 8010c50:	e077      	b.n	8010d42 <accept_function+0x162>
  }
  LWIP_ASSERT("expect newpcb == NULL or err == ERR_OK", err == ERR_OK);
 8010c52:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8010c56:	2b00      	cmp	r3, #0
 8010c58:	d006      	beq.n	8010c68 <accept_function+0x88>
 8010c5a:	4b3c      	ldr	r3, [pc, #240]	@ (8010d4c <accept_function+0x16c>)
 8010c5c:	f240 222a 	movw	r2, #554	@ 0x22a
 8010c60:	493b      	ldr	r1, [pc, #236]	@ (8010d50 <accept_function+0x170>)
 8010c62:	483c      	ldr	r0, [pc, #240]	@ (8010d54 <accept_function+0x174>)
 8010c64:	f00d fa52 	bl	801e10c <iprintf>

  LWIP_DEBUGF(API_MSG_DEBUG, ("accept_function: newpcb->state: %s\n", tcp_debug_state_str(newpcb->state)));

  /* We have to set the callback here even though
   * the new socket is unknown. newconn->socket is marked as -1. */
  newconn = netconn_alloc(conn->type, conn->callback);
 8010c68:	69fb      	ldr	r3, [r7, #28]
 8010c6a:	781a      	ldrb	r2, [r3, #0]
 8010c6c:	69fb      	ldr	r3, [r7, #28]
 8010c6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010c70:	4619      	mov	r1, r3
 8010c72:	4610      	mov	r0, r2
 8010c74:	f000 f8f0 	bl	8010e58 <netconn_alloc>
 8010c78:	61b8      	str	r0, [r7, #24]
  if (newconn == NULL) {
 8010c7a:	69bb      	ldr	r3, [r7, #24]
 8010c7c:	2b00      	cmp	r3, #0
 8010c7e:	d11b      	bne.n	8010cb8 <accept_function+0xd8>
    /* outof netconns: pass on this error to the application */
    if (sys_mbox_trypost(&conn->acceptmbox, lwip_netconn_err_to_msg(ERR_ABRT)) == ERR_OK) {
 8010c80:	69fb      	ldr	r3, [r7, #28]
 8010c82:	f103 0414 	add.w	r4, r3, #20
 8010c86:	f06f 000c 	mvn.w	r0, #12
 8010c8a:	f7ff fc7f 	bl	801058c <lwip_netconn_err_to_msg>
 8010c8e:	4603      	mov	r3, r0
 8010c90:	4619      	mov	r1, r3
 8010c92:	4620      	mov	r0, r4
 8010c94:	f00c f938 	bl	801cf08 <sys_mbox_trypost>
 8010c98:	4603      	mov	r3, r0
 8010c9a:	2b00      	cmp	r3, #0
 8010c9c:	d109      	bne.n	8010cb2 <accept_function+0xd2>
      /* Register event with callback */
      API_EVENT(conn, NETCONN_EVT_RCVPLUS, 0);
 8010c9e:	69fb      	ldr	r3, [r7, #28]
 8010ca0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010ca2:	2b00      	cmp	r3, #0
 8010ca4:	d005      	beq.n	8010cb2 <accept_function+0xd2>
 8010ca6:	69fb      	ldr	r3, [r7, #28]
 8010ca8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010caa:	2200      	movs	r2, #0
 8010cac:	2100      	movs	r1, #0
 8010cae:	69f8      	ldr	r0, [r7, #28]
 8010cb0:	4798      	blx	r3
    }
    return ERR_MEM;
 8010cb2:	f04f 33ff 	mov.w	r3, #4294967295
 8010cb6:	e044      	b.n	8010d42 <accept_function+0x162>
  }
  newconn->pcb.tcp = newpcb;
 8010cb8:	69bb      	ldr	r3, [r7, #24]
 8010cba:	68ba      	ldr	r2, [r7, #8]
 8010cbc:	605a      	str	r2, [r3, #4]
  setup_tcp(newconn);
 8010cbe:	69b8      	ldr	r0, [r7, #24]
 8010cc0:	f7ff ff66 	bl	8010b90 <setup_tcp>

  /* handle backlog counter */
  tcp_backlog_delayed(newpcb);

  if (sys_mbox_trypost(&conn->acceptmbox, newconn) != ERR_OK) {
 8010cc4:	69fb      	ldr	r3, [r7, #28]
 8010cc6:	3314      	adds	r3, #20
 8010cc8:	69b9      	ldr	r1, [r7, #24]
 8010cca:	4618      	mov	r0, r3
 8010ccc:	f00c f91c 	bl	801cf08 <sys_mbox_trypost>
 8010cd0:	4603      	mov	r3, r0
 8010cd2:	2b00      	cmp	r3, #0
 8010cd4:	d02a      	beq.n	8010d2c <accept_function+0x14c>
    /* When returning != ERR_OK, the pcb is aborted in tcp_process(),
       so do nothing here! */
    /* remove all references to this netconn from the pcb */
    struct tcp_pcb *pcb = newconn->pcb.tcp;
 8010cd6:	69bb      	ldr	r3, [r7, #24]
 8010cd8:	685b      	ldr	r3, [r3, #4]
 8010cda:	617b      	str	r3, [r7, #20]
    tcp_arg(pcb, NULL);
 8010cdc:	2100      	movs	r1, #0
 8010cde:	6978      	ldr	r0, [r7, #20]
 8010ce0:	f004 fd02 	bl	80156e8 <tcp_arg>
    tcp_recv(pcb, NULL);
 8010ce4:	2100      	movs	r1, #0
 8010ce6:	6978      	ldr	r0, [r7, #20]
 8010ce8:	f004 fd10 	bl	801570c <tcp_recv>
    tcp_sent(pcb, NULL);
 8010cec:	2100      	movs	r1, #0
 8010cee:	6978      	ldr	r0, [r7, #20]
 8010cf0:	f004 fd2e 	bl	8015750 <tcp_sent>
    tcp_poll(pcb, NULL, 0);
 8010cf4:	2200      	movs	r2, #0
 8010cf6:	2100      	movs	r1, #0
 8010cf8:	6978      	ldr	r0, [r7, #20]
 8010cfa:	f004 fd85 	bl	8015808 <tcp_poll>
    tcp_err(pcb, NULL);
 8010cfe:	2100      	movs	r1, #0
 8010d00:	6978      	ldr	r0, [r7, #20]
 8010d02:	f004 fd47 	bl	8015794 <tcp_err>
    /* remove reference from to the pcb from this netconn */
    newconn->pcb.tcp = NULL;
 8010d06:	69bb      	ldr	r3, [r7, #24]
 8010d08:	2200      	movs	r2, #0
 8010d0a:	605a      	str	r2, [r3, #4]
    /* no need to drain since we know the recvmbox is empty. */
    sys_mbox_free(&newconn->recvmbox);
 8010d0c:	69bb      	ldr	r3, [r7, #24]
 8010d0e:	3310      	adds	r3, #16
 8010d10:	4618      	mov	r0, r3
 8010d12:	f00c f8e7 	bl	801cee4 <sys_mbox_free>
    sys_mbox_set_invalid(&newconn->recvmbox);
 8010d16:	69bb      	ldr	r3, [r7, #24]
 8010d18:	3310      	adds	r3, #16
 8010d1a:	4618      	mov	r0, r3
 8010d1c:	f00c f97a 	bl	801d014 <sys_mbox_set_invalid>
    netconn_free(newconn);
 8010d20:	69b8      	ldr	r0, [r7, #24]
 8010d22:	f000 f907 	bl	8010f34 <netconn_free>
    return ERR_MEM;
 8010d26:	f04f 33ff 	mov.w	r3, #4294967295
 8010d2a:	e00a      	b.n	8010d42 <accept_function+0x162>
  } else {
    /* Register event with callback */
    API_EVENT(conn, NETCONN_EVT_RCVPLUS, 0);
 8010d2c:	69fb      	ldr	r3, [r7, #28]
 8010d2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010d30:	2b00      	cmp	r3, #0
 8010d32:	d005      	beq.n	8010d40 <accept_function+0x160>
 8010d34:	69fb      	ldr	r3, [r7, #28]
 8010d36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010d38:	2200      	movs	r2, #0
 8010d3a:	2100      	movs	r1, #0
 8010d3c:	69f8      	ldr	r0, [r7, #28]
 8010d3e:	4798      	blx	r3
  }

  return ERR_OK;
 8010d40:	2300      	movs	r3, #0
}
 8010d42:	4618      	mov	r0, r3
 8010d44:	3724      	adds	r7, #36	@ 0x24
 8010d46:	46bd      	mov	sp, r7
 8010d48:	bd90      	pop	{r4, r7, pc}
 8010d4a:	bf00      	nop
 8010d4c:	0801f81c 	.word	0x0801f81c
 8010d50:	0801f9d8 	.word	0x0801f9d8
 8010d54:	0801f860 	.word	0x0801f860

08010d58 <pcb_new>:
 *
 * @param msg the api_msg describing the connection type
 */
static void
pcb_new(struct api_msg *msg)
{
 8010d58:	b590      	push	{r4, r7, lr}
 8010d5a:	b085      	sub	sp, #20
 8010d5c:	af00      	add	r7, sp, #0
 8010d5e:	6078      	str	r0, [r7, #4]
  enum lwip_ip_addr_type iptype = IPADDR_TYPE_V4;
 8010d60:	2300      	movs	r3, #0
 8010d62:	73fb      	strb	r3, [r7, #15]

  LWIP_ASSERT("pcb_new: pcb already allocated", msg->conn->pcb.tcp == NULL);
 8010d64:	687b      	ldr	r3, [r7, #4]
 8010d66:	681b      	ldr	r3, [r3, #0]
 8010d68:	685b      	ldr	r3, [r3, #4]
 8010d6a:	2b00      	cmp	r3, #0
 8010d6c:	d006      	beq.n	8010d7c <pcb_new+0x24>
 8010d6e:	4b2b      	ldr	r3, [pc, #172]	@ (8010e1c <pcb_new+0xc4>)
 8010d70:	f240 2265 	movw	r2, #613	@ 0x265
 8010d74:	492a      	ldr	r1, [pc, #168]	@ (8010e20 <pcb_new+0xc8>)
 8010d76:	482b      	ldr	r0, [pc, #172]	@ (8010e24 <pcb_new+0xcc>)
 8010d78:	f00d f9c8 	bl	801e10c <iprintf>
    iptype = IPADDR_TYPE_ANY;
  }
#endif

  /* Allocate a PCB for this connection */
  switch (NETCONNTYPE_GROUP(msg->conn->type)) {
 8010d7c:	687b      	ldr	r3, [r7, #4]
 8010d7e:	681b      	ldr	r3, [r3, #0]
 8010d80:	781b      	ldrb	r3, [r3, #0]
 8010d82:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8010d86:	2b10      	cmp	r3, #16
 8010d88:	d022      	beq.n	8010dd0 <pcb_new+0x78>
 8010d8a:	2b20      	cmp	r3, #32
 8010d8c:	d133      	bne.n	8010df6 <pcb_new+0x9e>
      }
      break;
#endif /* LWIP_RAW */
#if LWIP_UDP
    case NETCONN_UDP:
      msg->conn->pcb.udp = udp_new_ip_type(iptype);
 8010d8e:	687b      	ldr	r3, [r7, #4]
 8010d90:	681c      	ldr	r4, [r3, #0]
 8010d92:	7bfb      	ldrb	r3, [r7, #15]
 8010d94:	4618      	mov	r0, r3
 8010d96:	f009 fd80 	bl	801a89a <udp_new_ip_type>
 8010d9a:	4603      	mov	r3, r0
 8010d9c:	6063      	str	r3, [r4, #4]
      if (msg->conn->pcb.udp != NULL) {
 8010d9e:	687b      	ldr	r3, [r7, #4]
 8010da0:	681b      	ldr	r3, [r3, #0]
 8010da2:	685b      	ldr	r3, [r3, #4]
 8010da4:	2b00      	cmp	r3, #0
 8010da6:	d02a      	beq.n	8010dfe <pcb_new+0xa6>
#if LWIP_UDPLITE
        if (NETCONNTYPE_ISUDPLITE(msg->conn->type)) {
          udp_setflags(msg->conn->pcb.udp, UDP_FLAGS_UDPLITE);
        }
#endif /* LWIP_UDPLITE */
        if (NETCONNTYPE_ISUDPNOCHKSUM(msg->conn->type)) {
 8010da8:	687b      	ldr	r3, [r7, #4]
 8010daa:	681b      	ldr	r3, [r3, #0]
 8010dac:	781b      	ldrb	r3, [r3, #0]
 8010dae:	2b22      	cmp	r3, #34	@ 0x22
 8010db0:	d104      	bne.n	8010dbc <pcb_new+0x64>
          udp_setflags(msg->conn->pcb.udp, UDP_FLAGS_NOCHKSUM);
 8010db2:	687b      	ldr	r3, [r7, #4]
 8010db4:	681b      	ldr	r3, [r3, #0]
 8010db6:	685b      	ldr	r3, [r3, #4]
 8010db8:	2201      	movs	r2, #1
 8010dba:	741a      	strb	r2, [r3, #16]
        }
        udp_recv(msg->conn->pcb.udp, recv_udp, msg->conn);
 8010dbc:	687b      	ldr	r3, [r7, #4]
 8010dbe:	681b      	ldr	r3, [r3, #0]
 8010dc0:	6858      	ldr	r0, [r3, #4]
 8010dc2:	687b      	ldr	r3, [r7, #4]
 8010dc4:	681b      	ldr	r3, [r3, #0]
 8010dc6:	461a      	mov	r2, r3
 8010dc8:	4917      	ldr	r1, [pc, #92]	@ (8010e28 <pcb_new+0xd0>)
 8010dca:	f009 fced 	bl	801a7a8 <udp_recv>
      }
      break;
 8010dce:	e016      	b.n	8010dfe <pcb_new+0xa6>
#endif /* LWIP_UDP */
#if LWIP_TCP
    case NETCONN_TCP:
      msg->conn->pcb.tcp = tcp_new_ip_type(iptype);
 8010dd0:	687b      	ldr	r3, [r7, #4]
 8010dd2:	681c      	ldr	r4, [r3, #0]
 8010dd4:	7bfb      	ldrb	r3, [r7, #15]
 8010dd6:	4618      	mov	r0, r3
 8010dd8:	f004 fc78 	bl	80156cc <tcp_new_ip_type>
 8010ddc:	4603      	mov	r3, r0
 8010dde:	6063      	str	r3, [r4, #4]
      if (msg->conn->pcb.tcp != NULL) {
 8010de0:	687b      	ldr	r3, [r7, #4]
 8010de2:	681b      	ldr	r3, [r3, #0]
 8010de4:	685b      	ldr	r3, [r3, #4]
 8010de6:	2b00      	cmp	r3, #0
 8010de8:	d00b      	beq.n	8010e02 <pcb_new+0xaa>
        setup_tcp(msg->conn);
 8010dea:	687b      	ldr	r3, [r7, #4]
 8010dec:	681b      	ldr	r3, [r3, #0]
 8010dee:	4618      	mov	r0, r3
 8010df0:	f7ff fece 	bl	8010b90 <setup_tcp>
      }
      break;
 8010df4:	e005      	b.n	8010e02 <pcb_new+0xaa>
#endif /* LWIP_TCP */
    default:
      /* Unsupported netconn type, e.g. protocol disabled */
      msg->err = ERR_VAL;
 8010df6:	687b      	ldr	r3, [r7, #4]
 8010df8:	22fa      	movs	r2, #250	@ 0xfa
 8010dfa:	711a      	strb	r2, [r3, #4]
      return;
 8010dfc:	e00a      	b.n	8010e14 <pcb_new+0xbc>
      break;
 8010dfe:	bf00      	nop
 8010e00:	e000      	b.n	8010e04 <pcb_new+0xac>
      break;
 8010e02:	bf00      	nop
  }
  if (msg->conn->pcb.ip == NULL) {
 8010e04:	687b      	ldr	r3, [r7, #4]
 8010e06:	681b      	ldr	r3, [r3, #0]
 8010e08:	685b      	ldr	r3, [r3, #4]
 8010e0a:	2b00      	cmp	r3, #0
 8010e0c:	d102      	bne.n	8010e14 <pcb_new+0xbc>
    msg->err = ERR_MEM;
 8010e0e:	687b      	ldr	r3, [r7, #4]
 8010e10:	22ff      	movs	r2, #255	@ 0xff
 8010e12:	711a      	strb	r2, [r3, #4]
  }
}
 8010e14:	3714      	adds	r7, #20
 8010e16:	46bd      	mov	sp, r7
 8010e18:	bd90      	pop	{r4, r7, pc}
 8010e1a:	bf00      	nop
 8010e1c:	0801f81c 	.word	0x0801f81c
 8010e20:	0801fa00 	.word	0x0801fa00
 8010e24:	0801f860 	.word	0x0801f860
 8010e28:	0801066d 	.word	0x0801066d

08010e2c <lwip_netconn_do_newconn>:
 *
 * @param m the api_msg describing the connection type
 */
void
lwip_netconn_do_newconn(void *m)
{
 8010e2c:	b580      	push	{r7, lr}
 8010e2e:	b084      	sub	sp, #16
 8010e30:	af00      	add	r7, sp, #0
 8010e32:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg *)m;
 8010e34:	687b      	ldr	r3, [r7, #4]
 8010e36:	60fb      	str	r3, [r7, #12]

  msg->err = ERR_OK;
 8010e38:	68fb      	ldr	r3, [r7, #12]
 8010e3a:	2200      	movs	r2, #0
 8010e3c:	711a      	strb	r2, [r3, #4]
  if (msg->conn->pcb.tcp == NULL) {
 8010e3e:	68fb      	ldr	r3, [r7, #12]
 8010e40:	681b      	ldr	r3, [r3, #0]
 8010e42:	685b      	ldr	r3, [r3, #4]
 8010e44:	2b00      	cmp	r3, #0
 8010e46:	d102      	bne.n	8010e4e <lwip_netconn_do_newconn+0x22>
    pcb_new(msg);
 8010e48:	68f8      	ldr	r0, [r7, #12]
 8010e4a:	f7ff ff85 	bl	8010d58 <pcb_new>
  /* Else? This "new" connection already has a PCB allocated. */
  /* Is this an error condition? Should it be deleted? */
  /* We currently just are happy and return. */

  TCPIP_APIMSG_ACK(msg);
}
 8010e4e:	bf00      	nop
 8010e50:	3710      	adds	r7, #16
 8010e52:	46bd      	mov	sp, r7
 8010e54:	bd80      	pop	{r7, pc}
	...

08010e58 <netconn_alloc>:
 * @return a newly allocated struct netconn or
 *         NULL on memory error
 */
struct netconn *
netconn_alloc(enum netconn_type t, netconn_callback callback)
{
 8010e58:	b580      	push	{r7, lr}
 8010e5a:	b086      	sub	sp, #24
 8010e5c:	af00      	add	r7, sp, #0
 8010e5e:	4603      	mov	r3, r0
 8010e60:	6039      	str	r1, [r7, #0]
 8010e62:	71fb      	strb	r3, [r7, #7]
  struct netconn *conn;
  int size;
  u8_t init_flags = 0;
 8010e64:	2300      	movs	r3, #0
 8010e66:	74fb      	strb	r3, [r7, #19]

  conn = (struct netconn *)memp_malloc(MEMP_NETCONN);
 8010e68:	2007      	movs	r0, #7
 8010e6a:	f001 fea3 	bl	8012bb4 <memp_malloc>
 8010e6e:	60f8      	str	r0, [r7, #12]
  if (conn == NULL) {
 8010e70:	68fb      	ldr	r3, [r7, #12]
 8010e72:	2b00      	cmp	r3, #0
 8010e74:	d101      	bne.n	8010e7a <netconn_alloc+0x22>
    return NULL;
 8010e76:	2300      	movs	r3, #0
 8010e78:	e052      	b.n	8010f20 <netconn_alloc+0xc8>
  }

  conn->pending_err = ERR_OK;
 8010e7a:	68fb      	ldr	r3, [r7, #12]
 8010e7c:	2200      	movs	r2, #0
 8010e7e:	721a      	strb	r2, [r3, #8]
  conn->type = t;
 8010e80:	68fb      	ldr	r3, [r7, #12]
 8010e82:	79fa      	ldrb	r2, [r7, #7]
 8010e84:	701a      	strb	r2, [r3, #0]
  conn->pcb.tcp = NULL;
 8010e86:	68fb      	ldr	r3, [r7, #12]
 8010e88:	2200      	movs	r2, #0
 8010e8a:	605a      	str	r2, [r3, #4]

  /* If all sizes are the same, every compiler should optimize this switch to nothing */
  switch (NETCONNTYPE_GROUP(t)) {
 8010e8c:	79fb      	ldrb	r3, [r7, #7]
 8010e8e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8010e92:	2b10      	cmp	r3, #16
 8010e94:	d004      	beq.n	8010ea0 <netconn_alloc+0x48>
 8010e96:	2b20      	cmp	r3, #32
 8010e98:	d105      	bne.n	8010ea6 <netconn_alloc+0x4e>
      size = DEFAULT_RAW_RECVMBOX_SIZE;
      break;
#endif /* LWIP_RAW */
#if LWIP_UDP
    case NETCONN_UDP:
      size = DEFAULT_UDP_RECVMBOX_SIZE;
 8010e9a:	2306      	movs	r3, #6
 8010e9c:	617b      	str	r3, [r7, #20]
#if LWIP_NETBUF_RECVINFO
      init_flags |= NETCONN_FLAG_PKTINFO;
#endif /* LWIP_NETBUF_RECVINFO */
      break;
 8010e9e:	e00a      	b.n	8010eb6 <netconn_alloc+0x5e>
#endif /* LWIP_UDP */
#if LWIP_TCP
    case NETCONN_TCP:
      size = DEFAULT_TCP_RECVMBOX_SIZE;
 8010ea0:	2306      	movs	r3, #6
 8010ea2:	617b      	str	r3, [r7, #20]
      break;
 8010ea4:	e007      	b.n	8010eb6 <netconn_alloc+0x5e>
#endif /* LWIP_TCP */
    default:
      LWIP_ASSERT("netconn_alloc: undefined netconn_type", 0);
 8010ea6:	4b20      	ldr	r3, [pc, #128]	@ (8010f28 <netconn_alloc+0xd0>)
 8010ea8:	f240 22e5 	movw	r2, #741	@ 0x2e5
 8010eac:	491f      	ldr	r1, [pc, #124]	@ (8010f2c <netconn_alloc+0xd4>)
 8010eae:	4820      	ldr	r0, [pc, #128]	@ (8010f30 <netconn_alloc+0xd8>)
 8010eb0:	f00d f92c 	bl	801e10c <iprintf>
      goto free_and_return;
 8010eb4:	e02f      	b.n	8010f16 <netconn_alloc+0xbe>
  }

  if (sys_mbox_new(&conn->recvmbox, size) != ERR_OK) {
 8010eb6:	68fb      	ldr	r3, [r7, #12]
 8010eb8:	3310      	adds	r3, #16
 8010eba:	6979      	ldr	r1, [r7, #20]
 8010ebc:	4618      	mov	r0, r3
 8010ebe:	f00b ffef 	bl	801cea0 <sys_mbox_new>
 8010ec2:	4603      	mov	r3, r0
 8010ec4:	2b00      	cmp	r3, #0
 8010ec6:	d125      	bne.n	8010f14 <netconn_alloc+0xbc>
    goto free_and_return;
  }
#if !LWIP_NETCONN_SEM_PER_THREAD
  if (sys_sem_new(&conn->op_completed, 0) != ERR_OK) {
 8010ec8:	68fb      	ldr	r3, [r7, #12]
 8010eca:	330c      	adds	r3, #12
 8010ecc:	2100      	movs	r1, #0
 8010ece:	4618      	mov	r0, r3
 8010ed0:	f00c f8ad 	bl	801d02e <sys_sem_new>
 8010ed4:	4603      	mov	r3, r0
 8010ed6:	2b00      	cmp	r3, #0
 8010ed8:	d005      	beq.n	8010ee6 <netconn_alloc+0x8e>
    sys_mbox_free(&conn->recvmbox);
 8010eda:	68fb      	ldr	r3, [r7, #12]
 8010edc:	3310      	adds	r3, #16
 8010ede:	4618      	mov	r0, r3
 8010ee0:	f00c f800 	bl	801cee4 <sys_mbox_free>
    goto free_and_return;
 8010ee4:	e017      	b.n	8010f16 <netconn_alloc+0xbe>
  }
#endif

#if LWIP_TCP
  sys_mbox_set_invalid(&conn->acceptmbox);
 8010ee6:	68fb      	ldr	r3, [r7, #12]
 8010ee8:	3314      	adds	r3, #20
 8010eea:	4618      	mov	r0, r3
 8010eec:	f00c f892 	bl	801d014 <sys_mbox_set_invalid>
#endif
  conn->state        = NETCONN_NONE;
 8010ef0:	68fb      	ldr	r3, [r7, #12]
 8010ef2:	2200      	movs	r2, #0
 8010ef4:	705a      	strb	r2, [r3, #1]
#if LWIP_SOCKET
  /* initialize socket to -1 since 0 is a valid socket */
  conn->socket       = -1;
 8010ef6:	68fb      	ldr	r3, [r7, #12]
 8010ef8:	f04f 32ff 	mov.w	r2, #4294967295
 8010efc:	619a      	str	r2, [r3, #24]
#endif /* LWIP_SOCKET */
  conn->callback     = callback;
 8010efe:	68fb      	ldr	r3, [r7, #12]
 8010f00:	683a      	ldr	r2, [r7, #0]
 8010f02:	625a      	str	r2, [r3, #36]	@ 0x24
#if LWIP_TCP
  conn->current_msg  = NULL;
 8010f04:	68fb      	ldr	r3, [r7, #12]
 8010f06:	2200      	movs	r2, #0
 8010f08:	621a      	str	r2, [r3, #32]
  conn->recv_avail   = 0;
#endif /* LWIP_SO_RCVBUF */
#if LWIP_SO_LINGER
  conn->linger = -1;
#endif /* LWIP_SO_LINGER */
  conn->flags = init_flags;
 8010f0a:	68fb      	ldr	r3, [r7, #12]
 8010f0c:	7cfa      	ldrb	r2, [r7, #19]
 8010f0e:	771a      	strb	r2, [r3, #28]
  return conn;
 8010f10:	68fb      	ldr	r3, [r7, #12]
 8010f12:	e005      	b.n	8010f20 <netconn_alloc+0xc8>
    goto free_and_return;
 8010f14:	bf00      	nop
free_and_return:
  memp_free(MEMP_NETCONN, conn);
 8010f16:	68f9      	ldr	r1, [r7, #12]
 8010f18:	2007      	movs	r0, #7
 8010f1a:	f001 fec1 	bl	8012ca0 <memp_free>
  return NULL;
 8010f1e:	2300      	movs	r3, #0
}
 8010f20:	4618      	mov	r0, r3
 8010f22:	3718      	adds	r7, #24
 8010f24:	46bd      	mov	sp, r7
 8010f26:	bd80      	pop	{r7, pc}
 8010f28:	0801f81c 	.word	0x0801f81c
 8010f2c:	0801fa20 	.word	0x0801fa20
 8010f30:	0801f860 	.word	0x0801f860

08010f34 <netconn_free>:
 *
 * @param conn the netconn to free
 */
void
netconn_free(struct netconn *conn)
{
 8010f34:	b580      	push	{r7, lr}
 8010f36:	b082      	sub	sp, #8
 8010f38:	af00      	add	r7, sp, #0
 8010f3a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("PCB must be deallocated outside this function", conn->pcb.tcp == NULL);
 8010f3c:	687b      	ldr	r3, [r7, #4]
 8010f3e:	685b      	ldr	r3, [r3, #4]
 8010f40:	2b00      	cmp	r3, #0
 8010f42:	d006      	beq.n	8010f52 <netconn_free+0x1e>
 8010f44:	4b1b      	ldr	r3, [pc, #108]	@ (8010fb4 <netconn_free+0x80>)
 8010f46:	f44f 7247 	mov.w	r2, #796	@ 0x31c
 8010f4a:	491b      	ldr	r1, [pc, #108]	@ (8010fb8 <netconn_free+0x84>)
 8010f4c:	481b      	ldr	r0, [pc, #108]	@ (8010fbc <netconn_free+0x88>)
 8010f4e:	f00d f8dd 	bl	801e10c <iprintf>
#if LWIP_NETCONN_FULLDUPLEX
  /* in fullduplex, netconn is drained here */
  netconn_drain(conn);
#endif /* LWIP_NETCONN_FULLDUPLEX */

  LWIP_ASSERT("recvmbox must be deallocated before calling this function",
 8010f52:	687b      	ldr	r3, [r7, #4]
 8010f54:	3310      	adds	r3, #16
 8010f56:	4618      	mov	r0, r3
 8010f58:	f00c f84b 	bl	801cff2 <sys_mbox_valid>
 8010f5c:	4603      	mov	r3, r0
 8010f5e:	2b00      	cmp	r3, #0
 8010f60:	d006      	beq.n	8010f70 <netconn_free+0x3c>
 8010f62:	4b14      	ldr	r3, [pc, #80]	@ (8010fb4 <netconn_free+0x80>)
 8010f64:	f240 3223 	movw	r2, #803	@ 0x323
 8010f68:	4915      	ldr	r1, [pc, #84]	@ (8010fc0 <netconn_free+0x8c>)
 8010f6a:	4814      	ldr	r0, [pc, #80]	@ (8010fbc <netconn_free+0x88>)
 8010f6c:	f00d f8ce 	bl	801e10c <iprintf>
              !sys_mbox_valid(&conn->recvmbox));
#if LWIP_TCP
  LWIP_ASSERT("acceptmbox must be deallocated before calling this function",
 8010f70:	687b      	ldr	r3, [r7, #4]
 8010f72:	3314      	adds	r3, #20
 8010f74:	4618      	mov	r0, r3
 8010f76:	f00c f83c 	bl	801cff2 <sys_mbox_valid>
 8010f7a:	4603      	mov	r3, r0
 8010f7c:	2b00      	cmp	r3, #0
 8010f7e:	d006      	beq.n	8010f8e <netconn_free+0x5a>
 8010f80:	4b0c      	ldr	r3, [pc, #48]	@ (8010fb4 <netconn_free+0x80>)
 8010f82:	f240 3226 	movw	r2, #806	@ 0x326
 8010f86:	490f      	ldr	r1, [pc, #60]	@ (8010fc4 <netconn_free+0x90>)
 8010f88:	480c      	ldr	r0, [pc, #48]	@ (8010fbc <netconn_free+0x88>)
 8010f8a:	f00d f8bf 	bl	801e10c <iprintf>
              !sys_mbox_valid(&conn->acceptmbox));
#endif /* LWIP_TCP */

#if !LWIP_NETCONN_SEM_PER_THREAD
  sys_sem_free(&conn->op_completed);
 8010f8e:	687b      	ldr	r3, [r7, #4]
 8010f90:	330c      	adds	r3, #12
 8010f92:	4618      	mov	r0, r3
 8010f94:	f00c f8b1 	bl	801d0fa <sys_sem_free>
  sys_sem_set_invalid(&conn->op_completed);
 8010f98:	687b      	ldr	r3, [r7, #4]
 8010f9a:	330c      	adds	r3, #12
 8010f9c:	4618      	mov	r0, r3
 8010f9e:	f00c f8ca 	bl	801d136 <sys_sem_set_invalid>
#endif

  memp_free(MEMP_NETCONN, conn);
 8010fa2:	6879      	ldr	r1, [r7, #4]
 8010fa4:	2007      	movs	r0, #7
 8010fa6:	f001 fe7b 	bl	8012ca0 <memp_free>
}
 8010faa:	bf00      	nop
 8010fac:	3708      	adds	r7, #8
 8010fae:	46bd      	mov	sp, r7
 8010fb0:	bd80      	pop	{r7, pc}
 8010fb2:	bf00      	nop
 8010fb4:	0801f81c 	.word	0x0801f81c
 8010fb8:	0801fa48 	.word	0x0801fa48
 8010fbc:	0801f860 	.word	0x0801f860
 8010fc0:	0801fa78 	.word	0x0801fa78
 8010fc4:	0801fab4 	.word	0x0801fab4

08010fc8 <netconn_drain>:
 * @bytes_drained bytes drained from recvmbox
 * @accepts_drained pending connections drained from acceptmbox
 */
static void
netconn_drain(struct netconn *conn)
{
 8010fc8:	b580      	push	{r7, lr}
 8010fca:	b086      	sub	sp, #24
 8010fcc:	af00      	add	r7, sp, #0
 8010fce:	6078      	str	r0, [r7, #4]
#if LWIP_NETCONN_FULLDUPLEX
  LWIP_ASSERT("netconn marked closed", conn->flags & NETCONN_FLAG_MBOXINVALID);
#endif /* LWIP_NETCONN_FULLDUPLEX */

  /* Delete and drain the recvmbox. */
  if (sys_mbox_valid(&conn->recvmbox)) {
 8010fd0:	687b      	ldr	r3, [r7, #4]
 8010fd2:	3310      	adds	r3, #16
 8010fd4:	4618      	mov	r0, r3
 8010fd6:	f00c f80c 	bl	801cff2 <sys_mbox_valid>
 8010fda:	4603      	mov	r3, r0
 8010fdc:	2b00      	cmp	r3, #0
 8010fde:	d02f      	beq.n	8011040 <netconn_drain+0x78>
    while (sys_mbox_tryfetch(&conn->recvmbox, &mem) != SYS_MBOX_EMPTY) {
 8010fe0:	e018      	b.n	8011014 <netconn_drain+0x4c>
#if LWIP_NETCONN_FULLDUPLEX
      if (!lwip_netconn_is_deallocated_msg(mem))
#endif /* LWIP_NETCONN_FULLDUPLEX */
      {
#if LWIP_TCP
        if (NETCONNTYPE_GROUP(conn->type) == NETCONN_TCP) {
 8010fe2:	687b      	ldr	r3, [r7, #4]
 8010fe4:	781b      	ldrb	r3, [r3, #0]
 8010fe6:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8010fea:	2b10      	cmp	r3, #16
 8010fec:	d10e      	bne.n	801100c <netconn_drain+0x44>
          err_t err;
          if (!lwip_netconn_is_err_msg(mem, &err)) {
 8010fee:	693b      	ldr	r3, [r7, #16]
 8010ff0:	f107 020f 	add.w	r2, r7, #15
 8010ff4:	4611      	mov	r1, r2
 8010ff6:	4618      	mov	r0, r3
 8010ff8:	f7ff fafe 	bl	80105f8 <lwip_netconn_is_err_msg>
 8010ffc:	4603      	mov	r3, r0
 8010ffe:	2b00      	cmp	r3, #0
 8011000:	d108      	bne.n	8011014 <netconn_drain+0x4c>
            pbuf_free((struct pbuf *)mem);
 8011002:	693b      	ldr	r3, [r7, #16]
 8011004:	4618      	mov	r0, r3
 8011006:	f002 fcef 	bl	80139e8 <pbuf_free>
 801100a:	e003      	b.n	8011014 <netconn_drain+0x4c>
          }
        } else
#endif /* LWIP_TCP */
        {
          netbuf_delete((struct netbuf *)mem);
 801100c:	693b      	ldr	r3, [r7, #16]
 801100e:	4618      	mov	r0, r3
 8011010:	f000 fe92 	bl	8011d38 <netbuf_delete>
    while (sys_mbox_tryfetch(&conn->recvmbox, &mem) != SYS_MBOX_EMPTY) {
 8011014:	687b      	ldr	r3, [r7, #4]
 8011016:	3310      	adds	r3, #16
 8011018:	f107 0210 	add.w	r2, r7, #16
 801101c:	4611      	mov	r1, r2
 801101e:	4618      	mov	r0, r3
 8011020:	f00b ffcb 	bl	801cfba <sys_arch_mbox_tryfetch>
 8011024:	4603      	mov	r3, r0
 8011026:	f1b3 3fff 	cmp.w	r3, #4294967295
 801102a:	d1da      	bne.n	8010fe2 <netconn_drain+0x1a>
        }
      }
    }
    sys_mbox_free(&conn->recvmbox);
 801102c:	687b      	ldr	r3, [r7, #4]
 801102e:	3310      	adds	r3, #16
 8011030:	4618      	mov	r0, r3
 8011032:	f00b ff57 	bl	801cee4 <sys_mbox_free>
    sys_mbox_set_invalid(&conn->recvmbox);
 8011036:	687b      	ldr	r3, [r7, #4]
 8011038:	3310      	adds	r3, #16
 801103a:	4618      	mov	r0, r3
 801103c:	f00b ffea 	bl	801d014 <sys_mbox_set_invalid>
  }

  /* Delete and drain the acceptmbox. */
#if LWIP_TCP
  if (sys_mbox_valid(&conn->acceptmbox)) {
 8011040:	687b      	ldr	r3, [r7, #4]
 8011042:	3314      	adds	r3, #20
 8011044:	4618      	mov	r0, r3
 8011046:	f00b ffd4 	bl	801cff2 <sys_mbox_valid>
 801104a:	4603      	mov	r3, r0
 801104c:	2b00      	cmp	r3, #0
 801104e:	d034      	beq.n	80110ba <netconn_drain+0xf2>
    while (sys_mbox_tryfetch(&conn->acceptmbox, &mem) != SYS_MBOX_EMPTY) {
 8011050:	e01d      	b.n	801108e <netconn_drain+0xc6>
#if LWIP_NETCONN_FULLDUPLEX
      if (!lwip_netconn_is_deallocated_msg(mem))
#endif /* LWIP_NETCONN_FULLDUPLEX */
      {
        err_t err;
        if (!lwip_netconn_is_err_msg(mem, &err)) {
 8011052:	693b      	ldr	r3, [r7, #16]
 8011054:	f107 020e 	add.w	r2, r7, #14
 8011058:	4611      	mov	r1, r2
 801105a:	4618      	mov	r0, r3
 801105c:	f7ff facc 	bl	80105f8 <lwip_netconn_is_err_msg>
 8011060:	4603      	mov	r3, r0
 8011062:	2b00      	cmp	r3, #0
 8011064:	d113      	bne.n	801108e <netconn_drain+0xc6>
          struct netconn *newconn = (struct netconn *)mem;
 8011066:	693b      	ldr	r3, [r7, #16]
 8011068:	617b      	str	r3, [r7, #20]
          /* Only tcp pcbs have an acceptmbox, so no need to check conn->type */
          /* pcb might be set to NULL already by err_tcp() */
          /* drain recvmbox */
          netconn_drain(newconn);
 801106a:	6978      	ldr	r0, [r7, #20]
 801106c:	f7ff ffac 	bl	8010fc8 <netconn_drain>
          if (newconn->pcb.tcp != NULL) {
 8011070:	697b      	ldr	r3, [r7, #20]
 8011072:	685b      	ldr	r3, [r3, #4]
 8011074:	2b00      	cmp	r3, #0
 8011076:	d007      	beq.n	8011088 <netconn_drain+0xc0>
            tcp_abort(newconn->pcb.tcp);
 8011078:	697b      	ldr	r3, [r7, #20]
 801107a:	685b      	ldr	r3, [r3, #4]
 801107c:	4618      	mov	r0, r3
 801107e:	f003 faa3 	bl	80145c8 <tcp_abort>
            newconn->pcb.tcp = NULL;
 8011082:	697b      	ldr	r3, [r7, #20]
 8011084:	2200      	movs	r2, #0
 8011086:	605a      	str	r2, [r3, #4]
          }
          netconn_free(newconn);
 8011088:	6978      	ldr	r0, [r7, #20]
 801108a:	f7ff ff53 	bl	8010f34 <netconn_free>
    while (sys_mbox_tryfetch(&conn->acceptmbox, &mem) != SYS_MBOX_EMPTY) {
 801108e:	687b      	ldr	r3, [r7, #4]
 8011090:	3314      	adds	r3, #20
 8011092:	f107 0210 	add.w	r2, r7, #16
 8011096:	4611      	mov	r1, r2
 8011098:	4618      	mov	r0, r3
 801109a:	f00b ff8e 	bl	801cfba <sys_arch_mbox_tryfetch>
 801109e:	4603      	mov	r3, r0
 80110a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80110a4:	d1d5      	bne.n	8011052 <netconn_drain+0x8a>
        }
      }
    }
    sys_mbox_free(&conn->acceptmbox);
 80110a6:	687b      	ldr	r3, [r7, #4]
 80110a8:	3314      	adds	r3, #20
 80110aa:	4618      	mov	r0, r3
 80110ac:	f00b ff1a 	bl	801cee4 <sys_mbox_free>
    sys_mbox_set_invalid(&conn->acceptmbox);
 80110b0:	687b      	ldr	r3, [r7, #4]
 80110b2:	3314      	adds	r3, #20
 80110b4:	4618      	mov	r0, r3
 80110b6:	f00b ffad 	bl	801d014 <sys_mbox_set_invalid>
  }
#endif /* LWIP_TCP */
}
 80110ba:	bf00      	nop
 80110bc:	3718      	adds	r7, #24
 80110be:	46bd      	mov	sp, r7
 80110c0:	bd80      	pop	{r7, pc}
	...

080110c4 <lwip_netconn_do_close_internal>:
 *
 * @param conn the TCP netconn to close
 */
static err_t
lwip_netconn_do_close_internal(struct netconn *conn  WRITE_DELAYED_PARAM)
{
 80110c4:	b580      	push	{r7, lr}
 80110c6:	b086      	sub	sp, #24
 80110c8:	af00      	add	r7, sp, #0
 80110ca:	6078      	str	r0, [r7, #4]
 80110cc:	460b      	mov	r3, r1
 80110ce:	70fb      	strb	r3, [r7, #3]
  err_t err;
  u8_t shut, shut_rx, shut_tx, shut_close;
  u8_t close_finished = 0;
 80110d0:	2300      	movs	r3, #0
 80110d2:	757b      	strb	r3, [r7, #21]
  struct tcp_pcb *tpcb;
#if LWIP_SO_LINGER
  u8_t linger_wait_required = 0;
#endif /* LWIP_SO_LINGER */

  LWIP_ASSERT("invalid conn", (conn != NULL));
 80110d4:	687b      	ldr	r3, [r7, #4]
 80110d6:	2b00      	cmp	r3, #0
 80110d8:	d106      	bne.n	80110e8 <lwip_netconn_do_close_internal+0x24>
 80110da:	4b87      	ldr	r3, [pc, #540]	@ (80112f8 <lwip_netconn_do_close_internal+0x234>)
 80110dc:	f240 32a2 	movw	r2, #930	@ 0x3a2
 80110e0:	4986      	ldr	r1, [pc, #536]	@ (80112fc <lwip_netconn_do_close_internal+0x238>)
 80110e2:	4887      	ldr	r0, [pc, #540]	@ (8011300 <lwip_netconn_do_close_internal+0x23c>)
 80110e4:	f00d f812 	bl	801e10c <iprintf>
  LWIP_ASSERT("this is for tcp netconns only", (NETCONNTYPE_GROUP(conn->type) == NETCONN_TCP));
 80110e8:	687b      	ldr	r3, [r7, #4]
 80110ea:	781b      	ldrb	r3, [r3, #0]
 80110ec:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80110f0:	2b10      	cmp	r3, #16
 80110f2:	d006      	beq.n	8011102 <lwip_netconn_do_close_internal+0x3e>
 80110f4:	4b80      	ldr	r3, [pc, #512]	@ (80112f8 <lwip_netconn_do_close_internal+0x234>)
 80110f6:	f240 32a3 	movw	r2, #931	@ 0x3a3
 80110fa:	4982      	ldr	r1, [pc, #520]	@ (8011304 <lwip_netconn_do_close_internal+0x240>)
 80110fc:	4880      	ldr	r0, [pc, #512]	@ (8011300 <lwip_netconn_do_close_internal+0x23c>)
 80110fe:	f00d f805 	bl	801e10c <iprintf>
  LWIP_ASSERT("conn must be in state NETCONN_CLOSE", (conn->state == NETCONN_CLOSE));
 8011102:	687b      	ldr	r3, [r7, #4]
 8011104:	785b      	ldrb	r3, [r3, #1]
 8011106:	2b04      	cmp	r3, #4
 8011108:	d006      	beq.n	8011118 <lwip_netconn_do_close_internal+0x54>
 801110a:	4b7b      	ldr	r3, [pc, #492]	@ (80112f8 <lwip_netconn_do_close_internal+0x234>)
 801110c:	f44f 7269 	mov.w	r2, #932	@ 0x3a4
 8011110:	497d      	ldr	r1, [pc, #500]	@ (8011308 <lwip_netconn_do_close_internal+0x244>)
 8011112:	487b      	ldr	r0, [pc, #492]	@ (8011300 <lwip_netconn_do_close_internal+0x23c>)
 8011114:	f00c fffa 	bl	801e10c <iprintf>
  LWIP_ASSERT("pcb already closed", (conn->pcb.tcp != NULL));
 8011118:	687b      	ldr	r3, [r7, #4]
 801111a:	685b      	ldr	r3, [r3, #4]
 801111c:	2b00      	cmp	r3, #0
 801111e:	d106      	bne.n	801112e <lwip_netconn_do_close_internal+0x6a>
 8011120:	4b75      	ldr	r3, [pc, #468]	@ (80112f8 <lwip_netconn_do_close_internal+0x234>)
 8011122:	f240 32a5 	movw	r2, #933	@ 0x3a5
 8011126:	4979      	ldr	r1, [pc, #484]	@ (801130c <lwip_netconn_do_close_internal+0x248>)
 8011128:	4875      	ldr	r0, [pc, #468]	@ (8011300 <lwip_netconn_do_close_internal+0x23c>)
 801112a:	f00c ffef 	bl	801e10c <iprintf>
  LWIP_ASSERT("conn->current_msg != NULL", conn->current_msg != NULL);
 801112e:	687b      	ldr	r3, [r7, #4]
 8011130:	6a1b      	ldr	r3, [r3, #32]
 8011132:	2b00      	cmp	r3, #0
 8011134:	d106      	bne.n	8011144 <lwip_netconn_do_close_internal+0x80>
 8011136:	4b70      	ldr	r3, [pc, #448]	@ (80112f8 <lwip_netconn_do_close_internal+0x234>)
 8011138:	f240 32a6 	movw	r2, #934	@ 0x3a6
 801113c:	4974      	ldr	r1, [pc, #464]	@ (8011310 <lwip_netconn_do_close_internal+0x24c>)
 801113e:	4870      	ldr	r0, [pc, #448]	@ (8011300 <lwip_netconn_do_close_internal+0x23c>)
 8011140:	f00c ffe4 	bl	801e10c <iprintf>

  tpcb = conn->pcb.tcp;
 8011144:	687b      	ldr	r3, [r7, #4]
 8011146:	685b      	ldr	r3, [r3, #4]
 8011148:	613b      	str	r3, [r7, #16]
  shut = conn->current_msg->msg.sd.shut;
 801114a:	687b      	ldr	r3, [r7, #4]
 801114c:	6a1b      	ldr	r3, [r3, #32]
 801114e:	7a1b      	ldrb	r3, [r3, #8]
 8011150:	73fb      	strb	r3, [r7, #15]
  shut_rx = shut & NETCONN_SHUT_RD;
 8011152:	7bfb      	ldrb	r3, [r7, #15]
 8011154:	f003 0301 	and.w	r3, r3, #1
 8011158:	73bb      	strb	r3, [r7, #14]
  shut_tx = shut & NETCONN_SHUT_WR;
 801115a:	7bfb      	ldrb	r3, [r7, #15]
 801115c:	f003 0302 	and.w	r3, r3, #2
 8011160:	737b      	strb	r3, [r7, #13]
  /* shutting down both ends is the same as closing
     (also if RD or WR side was shut down before already) */
  if (shut == NETCONN_SHUT_RDWR) {
 8011162:	7bfb      	ldrb	r3, [r7, #15]
 8011164:	2b03      	cmp	r3, #3
 8011166:	d102      	bne.n	801116e <lwip_netconn_do_close_internal+0xaa>
    shut_close = 1;
 8011168:	2301      	movs	r3, #1
 801116a:	75bb      	strb	r3, [r7, #22]
 801116c:	e01f      	b.n	80111ae <lwip_netconn_do_close_internal+0xea>
  } else if (shut_rx &&
 801116e:	7bbb      	ldrb	r3, [r7, #14]
 8011170:	2b00      	cmp	r3, #0
 8011172:	d00e      	beq.n	8011192 <lwip_netconn_do_close_internal+0xce>
             ((tpcb->state == FIN_WAIT_1) ||
 8011174:	693b      	ldr	r3, [r7, #16]
 8011176:	7d1b      	ldrb	r3, [r3, #20]
  } else if (shut_rx &&
 8011178:	2b05      	cmp	r3, #5
 801117a:	d007      	beq.n	801118c <lwip_netconn_do_close_internal+0xc8>
              (tpcb->state == FIN_WAIT_2) ||
 801117c:	693b      	ldr	r3, [r7, #16]
 801117e:	7d1b      	ldrb	r3, [r3, #20]
             ((tpcb->state == FIN_WAIT_1) ||
 8011180:	2b06      	cmp	r3, #6
 8011182:	d003      	beq.n	801118c <lwip_netconn_do_close_internal+0xc8>
              (tpcb->state == CLOSING))) {
 8011184:	693b      	ldr	r3, [r7, #16]
 8011186:	7d1b      	ldrb	r3, [r3, #20]
              (tpcb->state == FIN_WAIT_2) ||
 8011188:	2b08      	cmp	r3, #8
 801118a:	d102      	bne.n	8011192 <lwip_netconn_do_close_internal+0xce>
    shut_close = 1;
 801118c:	2301      	movs	r3, #1
 801118e:	75bb      	strb	r3, [r7, #22]
 8011190:	e00d      	b.n	80111ae <lwip_netconn_do_close_internal+0xea>
  } else if (shut_tx && ((tpcb->flags & TF_RXCLOSED) != 0)) {
 8011192:	7b7b      	ldrb	r3, [r7, #13]
 8011194:	2b00      	cmp	r3, #0
 8011196:	d008      	beq.n	80111aa <lwip_netconn_do_close_internal+0xe6>
 8011198:	693b      	ldr	r3, [r7, #16]
 801119a:	8b5b      	ldrh	r3, [r3, #26]
 801119c:	f003 0310 	and.w	r3, r3, #16
 80111a0:	2b00      	cmp	r3, #0
 80111a2:	d002      	beq.n	80111aa <lwip_netconn_do_close_internal+0xe6>
    shut_close = 1;
 80111a4:	2301      	movs	r3, #1
 80111a6:	75bb      	strb	r3, [r7, #22]
 80111a8:	e001      	b.n	80111ae <lwip_netconn_do_close_internal+0xea>
  } else {
    shut_close = 0;
 80111aa:	2300      	movs	r3, #0
 80111ac:	75bb      	strb	r3, [r7, #22]
  }

  /* Set back some callback pointers */
  if (shut_close) {
 80111ae:	7dbb      	ldrb	r3, [r7, #22]
 80111b0:	2b00      	cmp	r3, #0
 80111b2:	d003      	beq.n	80111bc <lwip_netconn_do_close_internal+0xf8>
    tcp_arg(tpcb, NULL);
 80111b4:	2100      	movs	r1, #0
 80111b6:	6938      	ldr	r0, [r7, #16]
 80111b8:	f004 fa96 	bl	80156e8 <tcp_arg>
  }
  if (tpcb->state == LISTEN) {
 80111bc:	693b      	ldr	r3, [r7, #16]
 80111be:	7d1b      	ldrb	r3, [r3, #20]
 80111c0:	2b01      	cmp	r3, #1
 80111c2:	d104      	bne.n	80111ce <lwip_netconn_do_close_internal+0x10a>
    tcp_accept(tpcb, NULL);
 80111c4:	2100      	movs	r1, #0
 80111c6:	6938      	ldr	r0, [r7, #16]
 80111c8:	f004 fb06 	bl	80157d8 <tcp_accept>
 80111cc:	e01d      	b.n	801120a <lwip_netconn_do_close_internal+0x146>
  } else {
    /* some callbacks have to be reset if tcp_close is not successful */
    if (shut_rx) {
 80111ce:	7bbb      	ldrb	r3, [r7, #14]
 80111d0:	2b00      	cmp	r3, #0
 80111d2:	d007      	beq.n	80111e4 <lwip_netconn_do_close_internal+0x120>
      tcp_recv(tpcb, NULL);
 80111d4:	2100      	movs	r1, #0
 80111d6:	6938      	ldr	r0, [r7, #16]
 80111d8:	f004 fa98 	bl	801570c <tcp_recv>
      tcp_accept(tpcb, NULL);
 80111dc:	2100      	movs	r1, #0
 80111de:	6938      	ldr	r0, [r7, #16]
 80111e0:	f004 fafa 	bl	80157d8 <tcp_accept>
    }
    if (shut_tx) {
 80111e4:	7b7b      	ldrb	r3, [r7, #13]
 80111e6:	2b00      	cmp	r3, #0
 80111e8:	d003      	beq.n	80111f2 <lwip_netconn_do_close_internal+0x12e>
      tcp_sent(tpcb, NULL);
 80111ea:	2100      	movs	r1, #0
 80111ec:	6938      	ldr	r0, [r7, #16]
 80111ee:	f004 faaf 	bl	8015750 <tcp_sent>
    }
    if (shut_close) {
 80111f2:	7dbb      	ldrb	r3, [r7, #22]
 80111f4:	2b00      	cmp	r3, #0
 80111f6:	d008      	beq.n	801120a <lwip_netconn_do_close_internal+0x146>
      tcp_poll(tpcb, NULL, 0);
 80111f8:	2200      	movs	r2, #0
 80111fa:	2100      	movs	r1, #0
 80111fc:	6938      	ldr	r0, [r7, #16]
 80111fe:	f004 fb03 	bl	8015808 <tcp_poll>
      tcp_err(tpcb, NULL);
 8011202:	2100      	movs	r1, #0
 8011204:	6938      	ldr	r0, [r7, #16]
 8011206:	f004 fac5 	bl	8015794 <tcp_err>
    }
  }
  /* Try to close the connection */
  if (shut_close) {
 801120a:	7dbb      	ldrb	r3, [r7, #22]
 801120c:	2b00      	cmp	r3, #0
 801120e:	d005      	beq.n	801121c <lwip_netconn_do_close_internal+0x158>
      }
    }
    if ((err == ERR_OK) && (tpcb != NULL))
#endif /* LWIP_SO_LINGER */
    {
      err = tcp_close(tpcb);
 8011210:	6938      	ldr	r0, [r7, #16]
 8011212:	f003 f893 	bl	801433c <tcp_close>
 8011216:	4603      	mov	r3, r0
 8011218:	75fb      	strb	r3, [r7, #23]
 801121a:	e007      	b.n	801122c <lwip_netconn_do_close_internal+0x168>
    }
  } else {
    err = tcp_shutdown(tpcb, shut_rx, shut_tx);
 801121c:	7bbb      	ldrb	r3, [r7, #14]
 801121e:	7b7a      	ldrb	r2, [r7, #13]
 8011220:	4619      	mov	r1, r3
 8011222:	6938      	ldr	r0, [r7, #16]
 8011224:	f003 f8b6 	bl	8014394 <tcp_shutdown>
 8011228:	4603      	mov	r3, r0
 801122a:	75fb      	strb	r3, [r7, #23]
  }
  if (err == ERR_OK) {
 801122c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8011230:	2b00      	cmp	r3, #0
 8011232:	d102      	bne.n	801123a <lwip_netconn_do_close_internal+0x176>
    close_finished = 1;
 8011234:	2301      	movs	r3, #1
 8011236:	757b      	strb	r3, [r7, #21]
 8011238:	e016      	b.n	8011268 <lwip_netconn_do_close_internal+0x1a4>
      close_finished = 0;
      err = ERR_INPROGRESS;
    }
#endif /* LWIP_SO_LINGER */
  } else {
    if (err == ERR_MEM) {
 801123a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 801123e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011242:	d10f      	bne.n	8011264 <lwip_netconn_do_close_internal+0x1a0>
        close_timeout = conn->linger * 1000U;
      }
#endif
      if ((s32_t)(sys_now() - conn->current_msg->msg.sd.time_started) >= close_timeout) {
#else /* LWIP_SO_SNDTIMEO || LWIP_SO_LINGER */
      if (conn->current_msg->msg.sd.polls_left == 0) {
 8011244:	687b      	ldr	r3, [r7, #4]
 8011246:	6a1b      	ldr	r3, [r3, #32]
 8011248:	7a5b      	ldrb	r3, [r3, #9]
 801124a:	2b00      	cmp	r3, #0
 801124c:	d10c      	bne.n	8011268 <lwip_netconn_do_close_internal+0x1a4>
#endif /* LWIP_SO_SNDTIMEO || LWIP_SO_LINGER */
        close_finished = 1;
 801124e:	2301      	movs	r3, #1
 8011250:	757b      	strb	r3, [r7, #21]
        if (shut_close) {
 8011252:	7dbb      	ldrb	r3, [r7, #22]
 8011254:	2b00      	cmp	r3, #0
 8011256:	d007      	beq.n	8011268 <lwip_netconn_do_close_internal+0x1a4>
          /* in this case, we want to RST the connection */
          tcp_abort(tpcb);
 8011258:	6938      	ldr	r0, [r7, #16]
 801125a:	f003 f9b5 	bl	80145c8 <tcp_abort>
          err = ERR_OK;
 801125e:	2300      	movs	r3, #0
 8011260:	75fb      	strb	r3, [r7, #23]
 8011262:	e001      	b.n	8011268 <lwip_netconn_do_close_internal+0x1a4>
        }
      }
    } else {
      /* Closing failed for a non-memory error: give up */
      close_finished = 1;
 8011264:	2301      	movs	r3, #1
 8011266:	757b      	strb	r3, [r7, #21]
    }
  }
  if (close_finished) {
 8011268:	7d7b      	ldrb	r3, [r7, #21]
 801126a:	2b00      	cmp	r3, #0
 801126c:	d052      	beq.n	8011314 <lwip_netconn_do_close_internal+0x250>
    /* Closing done (succeeded, non-memory error, nonblocking error or timeout) */
    sys_sem_t *op_completed_sem = LWIP_API_MSG_SEM(conn->current_msg);
 801126e:	687b      	ldr	r3, [r7, #4]
 8011270:	6a1b      	ldr	r3, [r3, #32]
 8011272:	681b      	ldr	r3, [r3, #0]
 8011274:	330c      	adds	r3, #12
 8011276:	60bb      	str	r3, [r7, #8]
    conn->current_msg->err = err;
 8011278:	687b      	ldr	r3, [r7, #4]
 801127a:	6a1b      	ldr	r3, [r3, #32]
 801127c:	7dfa      	ldrb	r2, [r7, #23]
 801127e:	711a      	strb	r2, [r3, #4]
    conn->current_msg = NULL;
 8011280:	687b      	ldr	r3, [r7, #4]
 8011282:	2200      	movs	r2, #0
 8011284:	621a      	str	r2, [r3, #32]
    conn->state = NETCONN_NONE;
 8011286:	687b      	ldr	r3, [r7, #4]
 8011288:	2200      	movs	r2, #0
 801128a:	705a      	strb	r2, [r3, #1]
    if (err == ERR_OK) {
 801128c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8011290:	2b00      	cmp	r3, #0
 8011292:	d129      	bne.n	80112e8 <lwip_netconn_do_close_internal+0x224>
      if (shut_close) {
 8011294:	7dbb      	ldrb	r3, [r7, #22]
 8011296:	2b00      	cmp	r3, #0
 8011298:	d00c      	beq.n	80112b4 <lwip_netconn_do_close_internal+0x1f0>
        /* Set back some callback pointers as conn is going away */
        conn->pcb.tcp = NULL;
 801129a:	687b      	ldr	r3, [r7, #4]
 801129c:	2200      	movs	r2, #0
 801129e:	605a      	str	r2, [r3, #4]
        /* Trigger select() in socket layer. Make sure everybody notices activity
         on the connection, error first! */
        API_EVENT(conn, NETCONN_EVT_ERROR, 0);
 80112a0:	687b      	ldr	r3, [r7, #4]
 80112a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80112a4:	2b00      	cmp	r3, #0
 80112a6:	d005      	beq.n	80112b4 <lwip_netconn_do_close_internal+0x1f0>
 80112a8:	687b      	ldr	r3, [r7, #4]
 80112aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80112ac:	2200      	movs	r2, #0
 80112ae:	2104      	movs	r1, #4
 80112b0:	6878      	ldr	r0, [r7, #4]
 80112b2:	4798      	blx	r3
      }
      if (shut_rx) {
 80112b4:	7bbb      	ldrb	r3, [r7, #14]
 80112b6:	2b00      	cmp	r3, #0
 80112b8:	d009      	beq.n	80112ce <lwip_netconn_do_close_internal+0x20a>
        API_EVENT(conn, NETCONN_EVT_RCVPLUS, 0);
 80112ba:	687b      	ldr	r3, [r7, #4]
 80112bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80112be:	2b00      	cmp	r3, #0
 80112c0:	d005      	beq.n	80112ce <lwip_netconn_do_close_internal+0x20a>
 80112c2:	687b      	ldr	r3, [r7, #4]
 80112c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80112c6:	2200      	movs	r2, #0
 80112c8:	2100      	movs	r1, #0
 80112ca:	6878      	ldr	r0, [r7, #4]
 80112cc:	4798      	blx	r3
      }
      if (shut_tx) {
 80112ce:	7b7b      	ldrb	r3, [r7, #13]
 80112d0:	2b00      	cmp	r3, #0
 80112d2:	d009      	beq.n	80112e8 <lwip_netconn_do_close_internal+0x224>
        API_EVENT(conn, NETCONN_EVT_SENDPLUS, 0);
 80112d4:	687b      	ldr	r3, [r7, #4]
 80112d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80112d8:	2b00      	cmp	r3, #0
 80112da:	d005      	beq.n	80112e8 <lwip_netconn_do_close_internal+0x224>
 80112dc:	687b      	ldr	r3, [r7, #4]
 80112de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80112e0:	2200      	movs	r2, #0
 80112e2:	2102      	movs	r1, #2
 80112e4:	6878      	ldr	r0, [r7, #4]
 80112e6:	4798      	blx	r3
      }
    }
#if LWIP_TCPIP_CORE_LOCKING
    if (delayed)
 80112e8:	78fb      	ldrb	r3, [r7, #3]
 80112ea:	2b00      	cmp	r3, #0
 80112ec:	d002      	beq.n	80112f4 <lwip_netconn_do_close_internal+0x230>
#endif
    {
      /* wake up the application task */
      sys_sem_signal(op_completed_sem);
 80112ee:	68b8      	ldr	r0, [r7, #8]
 80112f0:	f00b fef6 	bl	801d0e0 <sys_sem_signal>
    }
    return ERR_OK;
 80112f4:	2300      	movs	r3, #0
 80112f6:	e03c      	b.n	8011372 <lwip_netconn_do_close_internal+0x2ae>
 80112f8:	0801f81c 	.word	0x0801f81c
 80112fc:	0801faf0 	.word	0x0801faf0
 8011300:	0801f860 	.word	0x0801f860
 8011304:	0801fb00 	.word	0x0801fb00
 8011308:	0801fb20 	.word	0x0801fb20
 801130c:	0801fb44 	.word	0x0801fb44
 8011310:	0801f984 	.word	0x0801f984
  }
  if (!close_finished) {
 8011314:	7d7b      	ldrb	r3, [r7, #21]
 8011316:	2b00      	cmp	r3, #0
 8011318:	d11e      	bne.n	8011358 <lwip_netconn_do_close_internal+0x294>
    /* Closing failed and we want to wait: restore some of the callbacks */
    /* Closing of listen pcb will never fail! */
    LWIP_ASSERT("Closing a listen pcb may not fail!", (tpcb->state != LISTEN));
 801131a:	693b      	ldr	r3, [r7, #16]
 801131c:	7d1b      	ldrb	r3, [r3, #20]
 801131e:	2b01      	cmp	r3, #1
 8011320:	d106      	bne.n	8011330 <lwip_netconn_do_close_internal+0x26c>
 8011322:	4b16      	ldr	r3, [pc, #88]	@ (801137c <lwip_netconn_do_close_internal+0x2b8>)
 8011324:	f240 4241 	movw	r2, #1089	@ 0x441
 8011328:	4915      	ldr	r1, [pc, #84]	@ (8011380 <lwip_netconn_do_close_internal+0x2bc>)
 801132a:	4816      	ldr	r0, [pc, #88]	@ (8011384 <lwip_netconn_do_close_internal+0x2c0>)
 801132c:	f00c feee 	bl	801e10c <iprintf>
    if (shut_tx) {
 8011330:	7b7b      	ldrb	r3, [r7, #13]
 8011332:	2b00      	cmp	r3, #0
 8011334:	d003      	beq.n	801133e <lwip_netconn_do_close_internal+0x27a>
      tcp_sent(tpcb, sent_tcp);
 8011336:	4914      	ldr	r1, [pc, #80]	@ (8011388 <lwip_netconn_do_close_internal+0x2c4>)
 8011338:	6938      	ldr	r0, [r7, #16]
 801133a:	f004 fa09 	bl	8015750 <tcp_sent>
    }
    /* when waiting for close, set up poll interval to 500ms */
    tcp_poll(tpcb, poll_tcp, 1);
 801133e:	2201      	movs	r2, #1
 8011340:	4912      	ldr	r1, [pc, #72]	@ (801138c <lwip_netconn_do_close_internal+0x2c8>)
 8011342:	6938      	ldr	r0, [r7, #16]
 8011344:	f004 fa60 	bl	8015808 <tcp_poll>
    tcp_err(tpcb, err_tcp);
 8011348:	4911      	ldr	r1, [pc, #68]	@ (8011390 <lwip_netconn_do_close_internal+0x2cc>)
 801134a:	6938      	ldr	r0, [r7, #16]
 801134c:	f004 fa22 	bl	8015794 <tcp_err>
    tcp_arg(tpcb, conn);
 8011350:	6879      	ldr	r1, [r7, #4]
 8011352:	6938      	ldr	r0, [r7, #16]
 8011354:	f004 f9c8 	bl	80156e8 <tcp_arg>
    /* don't restore recv callback: we don't want to receive any more data */
  }
  /* If closing didn't succeed, we get called again either
     from poll_tcp or from sent_tcp */
  LWIP_ASSERT("err != ERR_OK", err != ERR_OK);
 8011358:	f997 3017 	ldrsb.w	r3, [r7, #23]
 801135c:	2b00      	cmp	r3, #0
 801135e:	d106      	bne.n	801136e <lwip_netconn_do_close_internal+0x2aa>
 8011360:	4b06      	ldr	r3, [pc, #24]	@ (801137c <lwip_netconn_do_close_internal+0x2b8>)
 8011362:	f240 424d 	movw	r2, #1101	@ 0x44d
 8011366:	490b      	ldr	r1, [pc, #44]	@ (8011394 <lwip_netconn_do_close_internal+0x2d0>)
 8011368:	4806      	ldr	r0, [pc, #24]	@ (8011384 <lwip_netconn_do_close_internal+0x2c0>)
 801136a:	f00c fecf 	bl	801e10c <iprintf>
  return err;
 801136e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8011372:	4618      	mov	r0, r3
 8011374:	3718      	adds	r7, #24
 8011376:	46bd      	mov	sp, r7
 8011378:	bd80      	pop	{r7, pc}
 801137a:	bf00      	nop
 801137c:	0801f81c 	.word	0x0801f81c
 8011380:	0801fb58 	.word	0x0801fb58
 8011384:	0801f860 	.word	0x0801f860
 8011388:	0801093d 	.word	0x0801093d
 801138c:	08010875 	.word	0x08010875
 8011390:	080109e5 	.word	0x080109e5
 8011394:	0801fb7c 	.word	0x0801fb7c

08011398 <lwip_netconn_do_delconn>:
 *
 * @param m the api_msg pointing to the connection
 */
void
lwip_netconn_do_delconn(void *m)
{
 8011398:	b580      	push	{r7, lr}
 801139a:	b084      	sub	sp, #16
 801139c:	af00      	add	r7, sp, #0
 801139e:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg *)m;
 80113a0:	687b      	ldr	r3, [r7, #4]
 80113a2:	60fb      	str	r3, [r7, #12]

  enum netconn_state state = msg->conn->state;
 80113a4:	68fb      	ldr	r3, [r7, #12]
 80113a6:	681b      	ldr	r3, [r3, #0]
 80113a8:	785b      	ldrb	r3, [r3, #1]
 80113aa:	72fb      	strb	r3, [r7, #11]
  LWIP_ASSERT("netconn state error", /* this only happens for TCP netconns */
 80113ac:	7afb      	ldrb	r3, [r7, #11]
 80113ae:	2b00      	cmp	r3, #0
 80113b0:	d00d      	beq.n	80113ce <lwip_netconn_do_delconn+0x36>
 80113b2:	68fb      	ldr	r3, [r7, #12]
 80113b4:	681b      	ldr	r3, [r3, #0]
 80113b6:	781b      	ldrb	r3, [r3, #0]
 80113b8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80113bc:	2b10      	cmp	r3, #16
 80113be:	d006      	beq.n	80113ce <lwip_netconn_do_delconn+0x36>
 80113c0:	4b60      	ldr	r3, [pc, #384]	@ (8011544 <lwip_netconn_do_delconn+0x1ac>)
 80113c2:	f240 425e 	movw	r2, #1118	@ 0x45e
 80113c6:	4960      	ldr	r1, [pc, #384]	@ (8011548 <lwip_netconn_do_delconn+0x1b0>)
 80113c8:	4860      	ldr	r0, [pc, #384]	@ (801154c <lwip_netconn_do_delconn+0x1b4>)
 80113ca:	f00c fe9f 	bl	801e10c <iprintf>
      msg->conn->state = NETCONN_NONE;
      sys_sem_signal(op_completed_sem);
    }
  }
#else /* LWIP_NETCONN_FULLDUPLEX */
  if (((state != NETCONN_NONE) &&
 80113ce:	7afb      	ldrb	r3, [r7, #11]
 80113d0:	2b00      	cmp	r3, #0
 80113d2:	d005      	beq.n	80113e0 <lwip_netconn_do_delconn+0x48>
 80113d4:	7afb      	ldrb	r3, [r7, #11]
 80113d6:	2b02      	cmp	r3, #2
 80113d8:	d002      	beq.n	80113e0 <lwip_netconn_do_delconn+0x48>
       (state != NETCONN_LISTEN) &&
 80113da:	7afb      	ldrb	r3, [r7, #11]
 80113dc:	2b03      	cmp	r3, #3
 80113de:	d109      	bne.n	80113f4 <lwip_netconn_do_delconn+0x5c>
       (state != NETCONN_CONNECT)) ||
 80113e0:	7afb      	ldrb	r3, [r7, #11]
 80113e2:	2b03      	cmp	r3, #3
 80113e4:	d10a      	bne.n	80113fc <lwip_netconn_do_delconn+0x64>
      ((state == NETCONN_CONNECT) && !IN_NONBLOCKING_CONNECT(msg->conn))) {
 80113e6:	68fb      	ldr	r3, [r7, #12]
 80113e8:	681b      	ldr	r3, [r3, #0]
 80113ea:	7f1b      	ldrb	r3, [r3, #28]
 80113ec:	f003 0304 	and.w	r3, r3, #4
 80113f0:	2b00      	cmp	r3, #0
 80113f2:	d103      	bne.n	80113fc <lwip_netconn_do_delconn+0x64>
    /* This means either a blocking write or blocking connect is running
       (nonblocking write returns and sets state to NONE) */
    msg->err = ERR_INPROGRESS;
 80113f4:	68fb      	ldr	r3, [r7, #12]
 80113f6:	22fb      	movs	r2, #251	@ 0xfb
 80113f8:	711a      	strb	r2, [r3, #4]
 80113fa:	e097      	b.n	801152c <lwip_netconn_do_delconn+0x194>
  } else
#endif /* LWIP_NETCONN_FULLDUPLEX */
  {
    LWIP_ASSERT("blocking connect in progress",
 80113fc:	7afb      	ldrb	r3, [r7, #11]
 80113fe:	2b03      	cmp	r3, #3
 8011400:	d10d      	bne.n	801141e <lwip_netconn_do_delconn+0x86>
 8011402:	68fb      	ldr	r3, [r7, #12]
 8011404:	681b      	ldr	r3, [r3, #0]
 8011406:	7f1b      	ldrb	r3, [r3, #28]
 8011408:	f003 0304 	and.w	r3, r3, #4
 801140c:	2b00      	cmp	r3, #0
 801140e:	d106      	bne.n	801141e <lwip_netconn_do_delconn+0x86>
 8011410:	4b4c      	ldr	r3, [pc, #304]	@ (8011544 <lwip_netconn_do_delconn+0x1ac>)
 8011412:	f240 427a 	movw	r2, #1146	@ 0x47a
 8011416:	494e      	ldr	r1, [pc, #312]	@ (8011550 <lwip_netconn_do_delconn+0x1b8>)
 8011418:	484c      	ldr	r0, [pc, #304]	@ (801154c <lwip_netconn_do_delconn+0x1b4>)
 801141a:	f00c fe77 	bl	801e10c <iprintf>
                (state != NETCONN_CONNECT) || IN_NONBLOCKING_CONNECT(msg->conn));
    msg->err = ERR_OK;
 801141e:	68fb      	ldr	r3, [r7, #12]
 8011420:	2200      	movs	r2, #0
 8011422:	711a      	strb	r2, [r3, #4]
#if LWIP_NETCONN_FULLDUPLEX
    /* Mark mboxes invalid */
    netconn_mark_mbox_invalid(msg->conn);
#else /* LWIP_NETCONN_FULLDUPLEX */
    netconn_drain(msg->conn);
 8011424:	68fb      	ldr	r3, [r7, #12]
 8011426:	681b      	ldr	r3, [r3, #0]
 8011428:	4618      	mov	r0, r3
 801142a:	f7ff fdcd 	bl	8010fc8 <netconn_drain>
#endif /* LWIP_NETCONN_FULLDUPLEX */

    if (msg->conn->pcb.tcp != NULL) {
 801142e:	68fb      	ldr	r3, [r7, #12]
 8011430:	681b      	ldr	r3, [r3, #0]
 8011432:	685b      	ldr	r3, [r3, #4]
 8011434:	2b00      	cmp	r3, #0
 8011436:	d05f      	beq.n	80114f8 <lwip_netconn_do_delconn+0x160>

      switch (NETCONNTYPE_GROUP(msg->conn->type)) {
 8011438:	68fb      	ldr	r3, [r7, #12]
 801143a:	681b      	ldr	r3, [r3, #0]
 801143c:	781b      	ldrb	r3, [r3, #0]
 801143e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8011442:	2b10      	cmp	r3, #16
 8011444:	d00d      	beq.n	8011462 <lwip_netconn_do_delconn+0xca>
 8011446:	2b20      	cmp	r3, #32
 8011448:	d151      	bne.n	80114ee <lwip_netconn_do_delconn+0x156>
          raw_remove(msg->conn->pcb.raw);
          break;
#endif /* LWIP_RAW */
#if LWIP_UDP
        case NETCONN_UDP:
          msg->conn->pcb.udp->recv_arg = NULL;
 801144a:	68fb      	ldr	r3, [r7, #12]
 801144c:	681b      	ldr	r3, [r3, #0]
 801144e:	685b      	ldr	r3, [r3, #4]
 8011450:	2200      	movs	r2, #0
 8011452:	61da      	str	r2, [r3, #28]
          udp_remove(msg->conn->pcb.udp);
 8011454:	68fb      	ldr	r3, [r7, #12]
 8011456:	681b      	ldr	r3, [r3, #0]
 8011458:	685b      	ldr	r3, [r3, #4]
 801145a:	4618      	mov	r0, r3
 801145c:	f009 f9c4 	bl	801a7e8 <udp_remove>
          break;
 8011460:	e046      	b.n	80114f0 <lwip_netconn_do_delconn+0x158>
#endif /* LWIP_UDP */
#if LWIP_TCP
        case NETCONN_TCP:
          LWIP_ASSERT("already writing or closing", msg->conn->current_msg == NULL);
 8011462:	68fb      	ldr	r3, [r7, #12]
 8011464:	681b      	ldr	r3, [r3, #0]
 8011466:	6a1b      	ldr	r3, [r3, #32]
 8011468:	2b00      	cmp	r3, #0
 801146a:	d006      	beq.n	801147a <lwip_netconn_do_delconn+0xe2>
 801146c:	4b35      	ldr	r3, [pc, #212]	@ (8011544 <lwip_netconn_do_delconn+0x1ac>)
 801146e:	f240 4294 	movw	r2, #1172	@ 0x494
 8011472:	4938      	ldr	r1, [pc, #224]	@ (8011554 <lwip_netconn_do_delconn+0x1bc>)
 8011474:	4835      	ldr	r0, [pc, #212]	@ (801154c <lwip_netconn_do_delconn+0x1b4>)
 8011476:	f00c fe49 	bl	801e10c <iprintf>
          msg->conn->state = NETCONN_CLOSE;
 801147a:	68fb      	ldr	r3, [r7, #12]
 801147c:	681b      	ldr	r3, [r3, #0]
 801147e:	2204      	movs	r2, #4
 8011480:	705a      	strb	r2, [r3, #1]
          msg->msg.sd.shut = NETCONN_SHUT_RDWR;
 8011482:	68fb      	ldr	r3, [r7, #12]
 8011484:	2203      	movs	r2, #3
 8011486:	721a      	strb	r2, [r3, #8]
          msg->conn->current_msg = msg;
 8011488:	68fb      	ldr	r3, [r7, #12]
 801148a:	681b      	ldr	r3, [r3, #0]
 801148c:	68fa      	ldr	r2, [r7, #12]
 801148e:	621a      	str	r2, [r3, #32]
#if LWIP_TCPIP_CORE_LOCKING
          if (lwip_netconn_do_close_internal(msg->conn, 0) != ERR_OK) {
 8011490:	68fb      	ldr	r3, [r7, #12]
 8011492:	681b      	ldr	r3, [r3, #0]
 8011494:	2100      	movs	r1, #0
 8011496:	4618      	mov	r0, r3
 8011498:	f7ff fe14 	bl	80110c4 <lwip_netconn_do_close_internal>
 801149c:	4603      	mov	r3, r0
 801149e:	2b00      	cmp	r3, #0
 80114a0:	d04b      	beq.n	801153a <lwip_netconn_do_delconn+0x1a2>
            LWIP_ASSERT("state!", msg->conn->state == NETCONN_CLOSE);
 80114a2:	68fb      	ldr	r3, [r7, #12]
 80114a4:	681b      	ldr	r3, [r3, #0]
 80114a6:	785b      	ldrb	r3, [r3, #1]
 80114a8:	2b04      	cmp	r3, #4
 80114aa:	d006      	beq.n	80114ba <lwip_netconn_do_delconn+0x122>
 80114ac:	4b25      	ldr	r3, [pc, #148]	@ (8011544 <lwip_netconn_do_delconn+0x1ac>)
 80114ae:	f240 429a 	movw	r2, #1178	@ 0x49a
 80114b2:	4929      	ldr	r1, [pc, #164]	@ (8011558 <lwip_netconn_do_delconn+0x1c0>)
 80114b4:	4825      	ldr	r0, [pc, #148]	@ (801154c <lwip_netconn_do_delconn+0x1b4>)
 80114b6:	f00c fe29 	bl	801e10c <iprintf>
            UNLOCK_TCPIP_CORE();
 80114ba:	4828      	ldr	r0, [pc, #160]	@ (801155c <lwip_netconn_do_delconn+0x1c4>)
 80114bc:	f00b fe81 	bl	801d1c2 <sys_mutex_unlock>
            sys_arch_sem_wait(LWIP_API_MSG_SEM(msg), 0);
 80114c0:	68fb      	ldr	r3, [r7, #12]
 80114c2:	681b      	ldr	r3, [r3, #0]
 80114c4:	330c      	adds	r3, #12
 80114c6:	2100      	movs	r1, #0
 80114c8:	4618      	mov	r0, r3
 80114ca:	f00b fdd8 	bl	801d07e <sys_arch_sem_wait>
            LOCK_TCPIP_CORE();
 80114ce:	4823      	ldr	r0, [pc, #140]	@ (801155c <lwip_netconn_do_delconn+0x1c4>)
 80114d0:	f00b fe68 	bl	801d1a4 <sys_mutex_lock>
            LWIP_ASSERT("state!", msg->conn->state == NETCONN_NONE);
 80114d4:	68fb      	ldr	r3, [r7, #12]
 80114d6:	681b      	ldr	r3, [r3, #0]
 80114d8:	785b      	ldrb	r3, [r3, #1]
 80114da:	2b00      	cmp	r3, #0
 80114dc:	d02d      	beq.n	801153a <lwip_netconn_do_delconn+0x1a2>
 80114de:	4b19      	ldr	r3, [pc, #100]	@ (8011544 <lwip_netconn_do_delconn+0x1ac>)
 80114e0:	f240 429e 	movw	r2, #1182	@ 0x49e
 80114e4:	491c      	ldr	r1, [pc, #112]	@ (8011558 <lwip_netconn_do_delconn+0x1c0>)
 80114e6:	4819      	ldr	r0, [pc, #100]	@ (801154c <lwip_netconn_do_delconn+0x1b4>)
 80114e8:	f00c fe10 	bl	801e10c <iprintf>
#else /* LWIP_TCPIP_CORE_LOCKING */
          lwip_netconn_do_close_internal(msg->conn);
#endif /* LWIP_TCPIP_CORE_LOCKING */
          /* API_EVENT is called inside lwip_netconn_do_close_internal, before releasing
             the application thread, so we can return at this point! */
          return;
 80114ec:	e025      	b.n	801153a <lwip_netconn_do_delconn+0x1a2>
#endif /* LWIP_TCP */
        default:
          break;
 80114ee:	bf00      	nop
      }
      msg->conn->pcb.tcp = NULL;
 80114f0:	68fb      	ldr	r3, [r7, #12]
 80114f2:	681b      	ldr	r3, [r3, #0]
 80114f4:	2200      	movs	r2, #0
 80114f6:	605a      	str	r2, [r3, #4]
    }
    /* tcp netconns don't come here! */

    /* @todo: this lets select make the socket readable and writable,
       which is wrong! errfd instead? */
    API_EVENT(msg->conn, NETCONN_EVT_RCVPLUS, 0);
 80114f8:	68fb      	ldr	r3, [r7, #12]
 80114fa:	681b      	ldr	r3, [r3, #0]
 80114fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80114fe:	2b00      	cmp	r3, #0
 8011500:	d007      	beq.n	8011512 <lwip_netconn_do_delconn+0x17a>
 8011502:	68fb      	ldr	r3, [r7, #12]
 8011504:	681b      	ldr	r3, [r3, #0]
 8011506:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011508:	68fa      	ldr	r2, [r7, #12]
 801150a:	6810      	ldr	r0, [r2, #0]
 801150c:	2200      	movs	r2, #0
 801150e:	2100      	movs	r1, #0
 8011510:	4798      	blx	r3
    API_EVENT(msg->conn, NETCONN_EVT_SENDPLUS, 0);
 8011512:	68fb      	ldr	r3, [r7, #12]
 8011514:	681b      	ldr	r3, [r3, #0]
 8011516:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011518:	2b00      	cmp	r3, #0
 801151a:	d007      	beq.n	801152c <lwip_netconn_do_delconn+0x194>
 801151c:	68fb      	ldr	r3, [r7, #12]
 801151e:	681b      	ldr	r3, [r3, #0]
 8011520:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011522:	68fa      	ldr	r2, [r7, #12]
 8011524:	6810      	ldr	r0, [r2, #0]
 8011526:	2200      	movs	r2, #0
 8011528:	2102      	movs	r1, #2
 801152a:	4798      	blx	r3
  }
  if (sys_sem_valid(LWIP_API_MSG_SEM(msg))) {
 801152c:	68fb      	ldr	r3, [r7, #12]
 801152e:	681b      	ldr	r3, [r3, #0]
 8011530:	330c      	adds	r3, #12
 8011532:	4618      	mov	r0, r3
 8011534:	f00b fdee 	bl	801d114 <sys_sem_valid>
 8011538:	e000      	b.n	801153c <lwip_netconn_do_delconn+0x1a4>
          return;
 801153a:	bf00      	nop
    TCPIP_APIMSG_ACK(msg);
  }
}
 801153c:	3710      	adds	r7, #16
 801153e:	46bd      	mov	sp, r7
 8011540:	bd80      	pop	{r7, pc}
 8011542:	bf00      	nop
 8011544:	0801f81c 	.word	0x0801f81c
 8011548:	0801fb8c 	.word	0x0801fb8c
 801154c:	0801f860 	.word	0x0801f860
 8011550:	0801fba0 	.word	0x0801fba0
 8011554:	0801fbc0 	.word	0x0801fbc0
 8011558:	0801fbdc 	.word	0x0801fbdc
 801155c:	2000b3ec 	.word	0x2000b3ec

08011560 <lwip_netconn_do_bind>:
 * @param m the api_msg pointing to the connection and containing
 *          the IP address and port to bind to
 */
void
lwip_netconn_do_bind(void *m)
{
 8011560:	b580      	push	{r7, lr}
 8011562:	b084      	sub	sp, #16
 8011564:	af00      	add	r7, sp, #0
 8011566:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg *)m;
 8011568:	687b      	ldr	r3, [r7, #4]
 801156a:	60bb      	str	r3, [r7, #8]
  err_t err;

  if (msg->conn->pcb.tcp != NULL) {
 801156c:	68bb      	ldr	r3, [r7, #8]
 801156e:	681b      	ldr	r3, [r3, #0]
 8011570:	685b      	ldr	r3, [r3, #4]
 8011572:	2b00      	cmp	r3, #0
 8011574:	d025      	beq.n	80115c2 <lwip_netconn_do_bind+0x62>
    switch (NETCONNTYPE_GROUP(msg->conn->type)) {
 8011576:	68bb      	ldr	r3, [r7, #8]
 8011578:	681b      	ldr	r3, [r3, #0]
 801157a:	781b      	ldrb	r3, [r3, #0]
 801157c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8011580:	2b10      	cmp	r3, #16
 8011582:	d00e      	beq.n	80115a2 <lwip_netconn_do_bind+0x42>
 8011584:	2b20      	cmp	r3, #32
 8011586:	d119      	bne.n	80115bc <lwip_netconn_do_bind+0x5c>
        err = raw_bind(msg->conn->pcb.raw, API_EXPR_REF(msg->msg.bc.ipaddr));
        break;
#endif /* LWIP_RAW */
#if LWIP_UDP
      case NETCONN_UDP:
        err = udp_bind(msg->conn->pcb.udp, API_EXPR_REF(msg->msg.bc.ipaddr), msg->msg.bc.port);
 8011588:	68bb      	ldr	r3, [r7, #8]
 801158a:	681b      	ldr	r3, [r3, #0]
 801158c:	6858      	ldr	r0, [r3, #4]
 801158e:	68bb      	ldr	r3, [r7, #8]
 8011590:	6899      	ldr	r1, [r3, #8]
 8011592:	68bb      	ldr	r3, [r7, #8]
 8011594:	899b      	ldrh	r3, [r3, #12]
 8011596:	461a      	mov	r2, r3
 8011598:	f009 f87e 	bl	801a698 <udp_bind>
 801159c:	4603      	mov	r3, r0
 801159e:	73fb      	strb	r3, [r7, #15]
        break;
 80115a0:	e011      	b.n	80115c6 <lwip_netconn_do_bind+0x66>
#endif /* LWIP_UDP */
#if LWIP_TCP
      case NETCONN_TCP:
        err = tcp_bind(msg->conn->pcb.tcp, API_EXPR_REF(msg->msg.bc.ipaddr), msg->msg.bc.port);
 80115a2:	68bb      	ldr	r3, [r7, #8]
 80115a4:	681b      	ldr	r3, [r3, #0]
 80115a6:	6858      	ldr	r0, [r3, #4]
 80115a8:	68bb      	ldr	r3, [r7, #8]
 80115aa:	6899      	ldr	r1, [r3, #8]
 80115ac:	68bb      	ldr	r3, [r7, #8]
 80115ae:	899b      	ldrh	r3, [r3, #12]
 80115b0:	461a      	mov	r2, r3
 80115b2:	f003 f815 	bl	80145e0 <tcp_bind>
 80115b6:	4603      	mov	r3, r0
 80115b8:	73fb      	strb	r3, [r7, #15]
        break;
 80115ba:	e004      	b.n	80115c6 <lwip_netconn_do_bind+0x66>
#endif /* LWIP_TCP */
      default:
        err = ERR_VAL;
 80115bc:	23fa      	movs	r3, #250	@ 0xfa
 80115be:	73fb      	strb	r3, [r7, #15]
        break;
 80115c0:	e001      	b.n	80115c6 <lwip_netconn_do_bind+0x66>
    }
  } else {
    err = ERR_VAL;
 80115c2:	23fa      	movs	r3, #250	@ 0xfa
 80115c4:	73fb      	strb	r3, [r7, #15]
  }
  msg->err = err;
 80115c6:	68bb      	ldr	r3, [r7, #8]
 80115c8:	7bfa      	ldrb	r2, [r7, #15]
 80115ca:	711a      	strb	r2, [r3, #4]
  TCPIP_APIMSG_ACK(msg);
}
 80115cc:	bf00      	nop
 80115ce:	3710      	adds	r7, #16
 80115d0:	46bd      	mov	sp, r7
 80115d2:	bd80      	pop	{r7, pc}

080115d4 <lwip_netconn_do_listen>:
 *
 * @param m the api_msg pointing to the connection
 */
void
lwip_netconn_do_listen(void *m)
{
 80115d4:	b580      	push	{r7, lr}
 80115d6:	b086      	sub	sp, #24
 80115d8:	af00      	add	r7, sp, #0
 80115da:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg *)m;
 80115dc:	687b      	ldr	r3, [r7, #4]
 80115de:	617b      	str	r3, [r7, #20]
  err_t err;

  if (msg->conn->pcb.tcp != NULL) {
 80115e0:	697b      	ldr	r3, [r7, #20]
 80115e2:	681b      	ldr	r3, [r3, #0]
 80115e4:	685b      	ldr	r3, [r3, #4]
 80115e6:	2b00      	cmp	r3, #0
 80115e8:	d07f      	beq.n	80116ea <lwip_netconn_do_listen+0x116>
    if (NETCONNTYPE_GROUP(msg->conn->type) == NETCONN_TCP) {
 80115ea:	697b      	ldr	r3, [r7, #20]
 80115ec:	681b      	ldr	r3, [r3, #0]
 80115ee:	781b      	ldrb	r3, [r3, #0]
 80115f0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80115f4:	2b10      	cmp	r3, #16
 80115f6:	d175      	bne.n	80116e4 <lwip_netconn_do_listen+0x110>
      if (msg->conn->state == NETCONN_NONE) {
 80115f8:	697b      	ldr	r3, [r7, #20]
 80115fa:	681b      	ldr	r3, [r3, #0]
 80115fc:	785b      	ldrb	r3, [r3, #1]
 80115fe:	2b00      	cmp	r3, #0
 8011600:	d165      	bne.n	80116ce <lwip_netconn_do_listen+0xfa>
        struct tcp_pcb *lpcb;
        if (msg->conn->pcb.tcp->state != CLOSED) {
 8011602:	697b      	ldr	r3, [r7, #20]
 8011604:	681b      	ldr	r3, [r3, #0]
 8011606:	685b      	ldr	r3, [r3, #4]
 8011608:	7d1b      	ldrb	r3, [r3, #20]
 801160a:	2b00      	cmp	r3, #0
 801160c:	d002      	beq.n	8011614 <lwip_netconn_do_listen+0x40>
          /* connection is not closed, cannot listen */
          err = ERR_VAL;
 801160e:	23fa      	movs	r3, #250	@ 0xfa
 8011610:	72fb      	strb	r3, [r7, #11]
 8011612:	e06c      	b.n	80116ee <lwip_netconn_do_listen+0x11a>
        } else {
          u8_t backlog;
#if TCP_LISTEN_BACKLOG
          backlog = msg->msg.lb.backlog;
#else  /* TCP_LISTEN_BACKLOG */
          backlog = TCP_DEFAULT_LISTEN_BACKLOG;
 8011614:	23ff      	movs	r3, #255	@ 0xff
 8011616:	74fb      	strb	r3, [r7, #19]
            IP_SET_TYPE_VAL(msg->conn->pcb.tcp->local_ip,  IPADDR_TYPE_ANY);
            IP_SET_TYPE_VAL(msg->conn->pcb.tcp->remote_ip, IPADDR_TYPE_ANY);
          }
#endif /* LWIP_IPV4 && LWIP_IPV6 */

          lpcb = tcp_listen_with_backlog_and_err(msg->conn->pcb.tcp, backlog, &err);
 8011618:	697b      	ldr	r3, [r7, #20]
 801161a:	681b      	ldr	r3, [r3, #0]
 801161c:	685b      	ldr	r3, [r3, #4]
 801161e:	f107 020b 	add.w	r2, r7, #11
 8011622:	7cf9      	ldrb	r1, [r7, #19]
 8011624:	4618      	mov	r0, r3
 8011626:	f003 f893 	bl	8014750 <tcp_listen_with_backlog_and_err>
 801162a:	60f8      	str	r0, [r7, #12]

          if (lpcb == NULL) {
 801162c:	68fb      	ldr	r3, [r7, #12]
 801162e:	2b00      	cmp	r3, #0
 8011630:	d05d      	beq.n	80116ee <lwip_netconn_do_listen+0x11a>
            /* in this case, the old pcb is still allocated */
          } else {
            /* delete the recvmbox and allocate the acceptmbox */
            if (sys_mbox_valid(&msg->conn->recvmbox)) {
 8011632:	697b      	ldr	r3, [r7, #20]
 8011634:	681b      	ldr	r3, [r3, #0]
 8011636:	3310      	adds	r3, #16
 8011638:	4618      	mov	r0, r3
 801163a:	f00b fcda 	bl	801cff2 <sys_mbox_valid>
 801163e:	4603      	mov	r3, r0
 8011640:	2b00      	cmp	r3, #0
 8011642:	d00b      	beq.n	801165c <lwip_netconn_do_listen+0x88>
              /** @todo: should we drain the recvmbox here? */
              sys_mbox_free(&msg->conn->recvmbox);
 8011644:	697b      	ldr	r3, [r7, #20]
 8011646:	681b      	ldr	r3, [r3, #0]
 8011648:	3310      	adds	r3, #16
 801164a:	4618      	mov	r0, r3
 801164c:	f00b fc4a 	bl	801cee4 <sys_mbox_free>
              sys_mbox_set_invalid(&msg->conn->recvmbox);
 8011650:	697b      	ldr	r3, [r7, #20]
 8011652:	681b      	ldr	r3, [r3, #0]
 8011654:	3310      	adds	r3, #16
 8011656:	4618      	mov	r0, r3
 8011658:	f00b fcdc 	bl	801d014 <sys_mbox_set_invalid>
            }
            err = ERR_OK;
 801165c:	2300      	movs	r3, #0
 801165e:	72fb      	strb	r3, [r7, #11]
            if (!sys_mbox_valid(&msg->conn->acceptmbox)) {
 8011660:	697b      	ldr	r3, [r7, #20]
 8011662:	681b      	ldr	r3, [r3, #0]
 8011664:	3314      	adds	r3, #20
 8011666:	4618      	mov	r0, r3
 8011668:	f00b fcc3 	bl	801cff2 <sys_mbox_valid>
 801166c:	4603      	mov	r3, r0
 801166e:	2b00      	cmp	r3, #0
 8011670:	d108      	bne.n	8011684 <lwip_netconn_do_listen+0xb0>
              err = sys_mbox_new(&msg->conn->acceptmbox, DEFAULT_ACCEPTMBOX_SIZE);
 8011672:	697b      	ldr	r3, [r7, #20]
 8011674:	681b      	ldr	r3, [r3, #0]
 8011676:	3314      	adds	r3, #20
 8011678:	2106      	movs	r1, #6
 801167a:	4618      	mov	r0, r3
 801167c:	f00b fc10 	bl	801cea0 <sys_mbox_new>
 8011680:	4603      	mov	r3, r0
 8011682:	72fb      	strb	r3, [r7, #11]
            }
            if (err == ERR_OK) {
 8011684:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8011688:	2b00      	cmp	r3, #0
 801168a:	d118      	bne.n	80116be <lwip_netconn_do_listen+0xea>
              msg->conn->state = NETCONN_LISTEN;
 801168c:	697b      	ldr	r3, [r7, #20]
 801168e:	681b      	ldr	r3, [r3, #0]
 8011690:	2202      	movs	r2, #2
 8011692:	705a      	strb	r2, [r3, #1]
              msg->conn->pcb.tcp = lpcb;
 8011694:	697b      	ldr	r3, [r7, #20]
 8011696:	681b      	ldr	r3, [r3, #0]
 8011698:	68fa      	ldr	r2, [r7, #12]
 801169a:	605a      	str	r2, [r3, #4]
              tcp_arg(msg->conn->pcb.tcp, msg->conn);
 801169c:	697b      	ldr	r3, [r7, #20]
 801169e:	681b      	ldr	r3, [r3, #0]
 80116a0:	685a      	ldr	r2, [r3, #4]
 80116a2:	697b      	ldr	r3, [r7, #20]
 80116a4:	681b      	ldr	r3, [r3, #0]
 80116a6:	4619      	mov	r1, r3
 80116a8:	4610      	mov	r0, r2
 80116aa:	f004 f81d 	bl	80156e8 <tcp_arg>
              tcp_accept(msg->conn->pcb.tcp, accept_function);
 80116ae:	697b      	ldr	r3, [r7, #20]
 80116b0:	681b      	ldr	r3, [r3, #0]
 80116b2:	685b      	ldr	r3, [r3, #4]
 80116b4:	4912      	ldr	r1, [pc, #72]	@ (8011700 <lwip_netconn_do_listen+0x12c>)
 80116b6:	4618      	mov	r0, r3
 80116b8:	f004 f88e 	bl	80157d8 <tcp_accept>
 80116bc:	e017      	b.n	80116ee <lwip_netconn_do_listen+0x11a>
            } else {
              /* since the old pcb is already deallocated, free lpcb now */
              tcp_close(lpcb);
 80116be:	68f8      	ldr	r0, [r7, #12]
 80116c0:	f002 fe3c 	bl	801433c <tcp_close>
              msg->conn->pcb.tcp = NULL;
 80116c4:	697b      	ldr	r3, [r7, #20]
 80116c6:	681b      	ldr	r3, [r3, #0]
 80116c8:	2200      	movs	r2, #0
 80116ca:	605a      	str	r2, [r3, #4]
 80116cc:	e00f      	b.n	80116ee <lwip_netconn_do_listen+0x11a>
            }
          }
        }
      } else if (msg->conn->state == NETCONN_LISTEN) {
 80116ce:	697b      	ldr	r3, [r7, #20]
 80116d0:	681b      	ldr	r3, [r3, #0]
 80116d2:	785b      	ldrb	r3, [r3, #1]
 80116d4:	2b02      	cmp	r3, #2
 80116d6:	d102      	bne.n	80116de <lwip_netconn_do_listen+0x10a>
        /* already listening, allow updating of the backlog */
        err = ERR_OK;
 80116d8:	2300      	movs	r3, #0
 80116da:	72fb      	strb	r3, [r7, #11]
 80116dc:	e007      	b.n	80116ee <lwip_netconn_do_listen+0x11a>
        tcp_backlog_set(msg->conn->pcb.tcp, msg->msg.lb.backlog);
      } else {
        err = ERR_CONN;
 80116de:	23f5      	movs	r3, #245	@ 0xf5
 80116e0:	72fb      	strb	r3, [r7, #11]
 80116e2:	e004      	b.n	80116ee <lwip_netconn_do_listen+0x11a>
      }
    } else {
      err = ERR_ARG;
 80116e4:	23f0      	movs	r3, #240	@ 0xf0
 80116e6:	72fb      	strb	r3, [r7, #11]
 80116e8:	e001      	b.n	80116ee <lwip_netconn_do_listen+0x11a>
    }
  } else {
    err = ERR_CONN;
 80116ea:	23f5      	movs	r3, #245	@ 0xf5
 80116ec:	72fb      	strb	r3, [r7, #11]
  }
  msg->err = err;
 80116ee:	f997 200b 	ldrsb.w	r2, [r7, #11]
 80116f2:	697b      	ldr	r3, [r7, #20]
 80116f4:	711a      	strb	r2, [r3, #4]
  TCPIP_APIMSG_ACK(msg);
}
 80116f6:	bf00      	nop
 80116f8:	3718      	adds	r7, #24
 80116fa:	46bd      	mov	sp, r7
 80116fc:	bd80      	pop	{r7, pc}
 80116fe:	bf00      	nop
 8011700:	08010be1 	.word	0x08010be1

08011704 <lwip_netconn_do_recv>:
 *
 * @param m the api_msg pointing to the connection
 */
void
lwip_netconn_do_recv(void *m)
{
 8011704:	b580      	push	{r7, lr}
 8011706:	b086      	sub	sp, #24
 8011708:	af00      	add	r7, sp, #0
 801170a:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg *)m;
 801170c:	687b      	ldr	r3, [r7, #4]
 801170e:	613b      	str	r3, [r7, #16]

  msg->err = ERR_OK;
 8011710:	693b      	ldr	r3, [r7, #16]
 8011712:	2200      	movs	r2, #0
 8011714:	711a      	strb	r2, [r3, #4]
  if (msg->conn->pcb.tcp != NULL) {
 8011716:	693b      	ldr	r3, [r7, #16]
 8011718:	681b      	ldr	r3, [r3, #0]
 801171a:	685b      	ldr	r3, [r3, #4]
 801171c:	2b00      	cmp	r3, #0
 801171e:	d022      	beq.n	8011766 <lwip_netconn_do_recv+0x62>
    if (NETCONNTYPE_GROUP(msg->conn->type) == NETCONN_TCP) {
 8011720:	693b      	ldr	r3, [r7, #16]
 8011722:	681b      	ldr	r3, [r3, #0]
 8011724:	781b      	ldrb	r3, [r3, #0]
 8011726:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 801172a:	2b10      	cmp	r3, #16
 801172c:	d11b      	bne.n	8011766 <lwip_netconn_do_recv+0x62>
      size_t remaining = msg->msg.r.len;
 801172e:	693b      	ldr	r3, [r7, #16]
 8011730:	689b      	ldr	r3, [r3, #8]
 8011732:	617b      	str	r3, [r7, #20]
      do {
        u16_t recved = (u16_t)((remaining > 0xffff) ? 0xffff : remaining);
 8011734:	697b      	ldr	r3, [r7, #20]
 8011736:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801173a:	d202      	bcs.n	8011742 <lwip_netconn_do_recv+0x3e>
 801173c:	697b      	ldr	r3, [r7, #20]
 801173e:	b29b      	uxth	r3, r3
 8011740:	e001      	b.n	8011746 <lwip_netconn_do_recv+0x42>
 8011742:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8011746:	81fb      	strh	r3, [r7, #14]
        tcp_recved(msg->conn->pcb.tcp, recved);
 8011748:	693b      	ldr	r3, [r7, #16]
 801174a:	681b      	ldr	r3, [r3, #0]
 801174c:	685b      	ldr	r3, [r3, #4]
 801174e:	89fa      	ldrh	r2, [r7, #14]
 8011750:	4611      	mov	r1, r2
 8011752:	4618      	mov	r0, r3
 8011754:	f003 f900 	bl	8014958 <tcp_recved>
        remaining -= recved;
 8011758:	89fb      	ldrh	r3, [r7, #14]
 801175a:	697a      	ldr	r2, [r7, #20]
 801175c:	1ad3      	subs	r3, r2, r3
 801175e:	617b      	str	r3, [r7, #20]
      } while (remaining != 0);
 8011760:	697b      	ldr	r3, [r7, #20]
 8011762:	2b00      	cmp	r3, #0
 8011764:	d1e6      	bne.n	8011734 <lwip_netconn_do_recv+0x30>
    }
  }
  TCPIP_APIMSG_ACK(msg);
}
 8011766:	bf00      	nop
 8011768:	3718      	adds	r7, #24
 801176a:	46bd      	mov	sp, r7
 801176c:	bd80      	pop	{r7, pc}
	...

08011770 <lwip_netconn_do_writemore>:
 * @return ERR_OK
 *         ERR_MEM if LWIP_TCPIP_CORE_LOCKING=1 and sending hasn't yet finished
 */
static err_t
lwip_netconn_do_writemore(struct netconn *conn  WRITE_DELAYED_PARAM)
{
 8011770:	b580      	push	{r7, lr}
 8011772:	b088      	sub	sp, #32
 8011774:	af00      	add	r7, sp, #0
 8011776:	6078      	str	r0, [r7, #4]
 8011778:	460b      	mov	r3, r1
 801177a:	70fb      	strb	r3, [r7, #3]
  err_t err;
  const void *dataptr;
  u16_t len, available;
  u8_t write_finished = 0;
 801177c:	2300      	movs	r3, #0
 801177e:	76fb      	strb	r3, [r7, #27]
  size_t diff;
  u8_t dontblock;
  u8_t apiflags;
  u8_t write_more;

  LWIP_ASSERT("conn != NULL", conn != NULL);
 8011780:	687b      	ldr	r3, [r7, #4]
 8011782:	2b00      	cmp	r3, #0
 8011784:	d106      	bne.n	8011794 <lwip_netconn_do_writemore+0x24>
 8011786:	4b96      	ldr	r3, [pc, #600]	@ (80119e0 <lwip_netconn_do_writemore+0x270>)
 8011788:	f240 6273 	movw	r2, #1651	@ 0x673
 801178c:	4995      	ldr	r1, [pc, #596]	@ (80119e4 <lwip_netconn_do_writemore+0x274>)
 801178e:	4896      	ldr	r0, [pc, #600]	@ (80119e8 <lwip_netconn_do_writemore+0x278>)
 8011790:	f00c fcbc 	bl	801e10c <iprintf>
  LWIP_ASSERT("conn->state == NETCONN_WRITE", (conn->state == NETCONN_WRITE));
 8011794:	687b      	ldr	r3, [r7, #4]
 8011796:	785b      	ldrb	r3, [r3, #1]
 8011798:	2b01      	cmp	r3, #1
 801179a:	d006      	beq.n	80117aa <lwip_netconn_do_writemore+0x3a>
 801179c:	4b90      	ldr	r3, [pc, #576]	@ (80119e0 <lwip_netconn_do_writemore+0x270>)
 801179e:	f240 6274 	movw	r2, #1652	@ 0x674
 80117a2:	4992      	ldr	r1, [pc, #584]	@ (80119ec <lwip_netconn_do_writemore+0x27c>)
 80117a4:	4890      	ldr	r0, [pc, #576]	@ (80119e8 <lwip_netconn_do_writemore+0x278>)
 80117a6:	f00c fcb1 	bl	801e10c <iprintf>
  LWIP_ASSERT("conn->current_msg != NULL", conn->current_msg != NULL);
 80117aa:	687b      	ldr	r3, [r7, #4]
 80117ac:	6a1b      	ldr	r3, [r3, #32]
 80117ae:	2b00      	cmp	r3, #0
 80117b0:	d106      	bne.n	80117c0 <lwip_netconn_do_writemore+0x50>
 80117b2:	4b8b      	ldr	r3, [pc, #556]	@ (80119e0 <lwip_netconn_do_writemore+0x270>)
 80117b4:	f240 6275 	movw	r2, #1653	@ 0x675
 80117b8:	498d      	ldr	r1, [pc, #564]	@ (80119f0 <lwip_netconn_do_writemore+0x280>)
 80117ba:	488b      	ldr	r0, [pc, #556]	@ (80119e8 <lwip_netconn_do_writemore+0x278>)
 80117bc:	f00c fca6 	bl	801e10c <iprintf>
  LWIP_ASSERT("conn->pcb.tcp != NULL", conn->pcb.tcp != NULL);
 80117c0:	687b      	ldr	r3, [r7, #4]
 80117c2:	685b      	ldr	r3, [r3, #4]
 80117c4:	2b00      	cmp	r3, #0
 80117c6:	d106      	bne.n	80117d6 <lwip_netconn_do_writemore+0x66>
 80117c8:	4b85      	ldr	r3, [pc, #532]	@ (80119e0 <lwip_netconn_do_writemore+0x270>)
 80117ca:	f240 6276 	movw	r2, #1654	@ 0x676
 80117ce:	4989      	ldr	r1, [pc, #548]	@ (80119f4 <lwip_netconn_do_writemore+0x284>)
 80117d0:	4885      	ldr	r0, [pc, #532]	@ (80119e8 <lwip_netconn_do_writemore+0x278>)
 80117d2:	f00c fc9b 	bl	801e10c <iprintf>
  LWIP_ASSERT("conn->current_msg->msg.w.offset < conn->current_msg->msg.w.len",
 80117d6:	687b      	ldr	r3, [r7, #4]
 80117d8:	6a1b      	ldr	r3, [r3, #32]
 80117da:	699a      	ldr	r2, [r3, #24]
 80117dc:	687b      	ldr	r3, [r7, #4]
 80117de:	6a1b      	ldr	r3, [r3, #32]
 80117e0:	695b      	ldr	r3, [r3, #20]
 80117e2:	429a      	cmp	r2, r3
 80117e4:	d306      	bcc.n	80117f4 <lwip_netconn_do_writemore+0x84>
 80117e6:	4b7e      	ldr	r3, [pc, #504]	@ (80119e0 <lwip_netconn_do_writemore+0x270>)
 80117e8:	f240 6277 	movw	r2, #1655	@ 0x677
 80117ec:	4982      	ldr	r1, [pc, #520]	@ (80119f8 <lwip_netconn_do_writemore+0x288>)
 80117ee:	487e      	ldr	r0, [pc, #504]	@ (80119e8 <lwip_netconn_do_writemore+0x278>)
 80117f0:	f00c fc8c 	bl	801e10c <iprintf>
              conn->current_msg->msg.w.offset < conn->current_msg->msg.w.len);
  LWIP_ASSERT("conn->current_msg->msg.w.vector_cnt > 0", conn->current_msg->msg.w.vector_cnt > 0);
 80117f4:	687b      	ldr	r3, [r7, #4]
 80117f6:	6a1b      	ldr	r3, [r3, #32]
 80117f8:	899b      	ldrh	r3, [r3, #12]
 80117fa:	2b00      	cmp	r3, #0
 80117fc:	d106      	bne.n	801180c <lwip_netconn_do_writemore+0x9c>
 80117fe:	4b78      	ldr	r3, [pc, #480]	@ (80119e0 <lwip_netconn_do_writemore+0x270>)
 8011800:	f240 6279 	movw	r2, #1657	@ 0x679
 8011804:	497d      	ldr	r1, [pc, #500]	@ (80119fc <lwip_netconn_do_writemore+0x28c>)
 8011806:	4878      	ldr	r0, [pc, #480]	@ (80119e8 <lwip_netconn_do_writemore+0x278>)
 8011808:	f00c fc80 	bl	801e10c <iprintf>

  apiflags = conn->current_msg->msg.w.apiflags;
 801180c:	687b      	ldr	r3, [r7, #4]
 801180e:	6a1b      	ldr	r3, [r3, #32]
 8011810:	7f1b      	ldrb	r3, [r3, #28]
 8011812:	76bb      	strb	r3, [r7, #26]
  dontblock = netconn_is_nonblocking(conn) || (apiflags & NETCONN_DONTBLOCK);
 8011814:	687b      	ldr	r3, [r7, #4]
 8011816:	7f1b      	ldrb	r3, [r3, #28]
 8011818:	f003 0302 	and.w	r3, r3, #2
 801181c:	2b00      	cmp	r3, #0
 801181e:	d104      	bne.n	801182a <lwip_netconn_do_writemore+0xba>
 8011820:	7ebb      	ldrb	r3, [r7, #26]
 8011822:	f003 0304 	and.w	r3, r3, #4
 8011826:	2b00      	cmp	r3, #0
 8011828:	d001      	beq.n	801182e <lwip_netconn_do_writemore+0xbe>
 801182a:	2301      	movs	r3, #1
 801182c:	e000      	b.n	8011830 <lwip_netconn_do_writemore+0xc0>
 801182e:	2300      	movs	r3, #0
 8011830:	763b      	strb	r3, [r7, #24]
    }
  } else
#endif /* LWIP_SO_SNDTIMEO */
  {
    do {
      dataptr = (const u8_t *)conn->current_msg->msg.w.vector->ptr + conn->current_msg->msg.w.vector_off;
 8011832:	687b      	ldr	r3, [r7, #4]
 8011834:	6a1b      	ldr	r3, [r3, #32]
 8011836:	689b      	ldr	r3, [r3, #8]
 8011838:	681a      	ldr	r2, [r3, #0]
 801183a:	687b      	ldr	r3, [r7, #4]
 801183c:	6a1b      	ldr	r3, [r3, #32]
 801183e:	691b      	ldr	r3, [r3, #16]
 8011840:	4413      	add	r3, r2
 8011842:	617b      	str	r3, [r7, #20]
      diff = conn->current_msg->msg.w.vector->len - conn->current_msg->msg.w.vector_off;
 8011844:	687b      	ldr	r3, [r7, #4]
 8011846:	6a1b      	ldr	r3, [r3, #32]
 8011848:	689b      	ldr	r3, [r3, #8]
 801184a:	685a      	ldr	r2, [r3, #4]
 801184c:	687b      	ldr	r3, [r7, #4]
 801184e:	6a1b      	ldr	r3, [r3, #32]
 8011850:	691b      	ldr	r3, [r3, #16]
 8011852:	1ad3      	subs	r3, r2, r3
 8011854:	613b      	str	r3, [r7, #16]
      if (diff > 0xffffUL) { /* max_u16_t */
 8011856:	693b      	ldr	r3, [r7, #16]
 8011858:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801185c:	d307      	bcc.n	801186e <lwip_netconn_do_writemore+0xfe>
        len = 0xffff;
 801185e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8011862:	83bb      	strh	r3, [r7, #28]
        apiflags |= TCP_WRITE_FLAG_MORE;
 8011864:	7ebb      	ldrb	r3, [r7, #26]
 8011866:	f043 0302 	orr.w	r3, r3, #2
 801186a:	76bb      	strb	r3, [r7, #26]
 801186c:	e001      	b.n	8011872 <lwip_netconn_do_writemore+0x102>
      } else {
        len = (u16_t)diff;
 801186e:	693b      	ldr	r3, [r7, #16]
 8011870:	83bb      	strh	r3, [r7, #28]
      }
      available = tcp_sndbuf(conn->pcb.tcp);
 8011872:	687b      	ldr	r3, [r7, #4]
 8011874:	685b      	ldr	r3, [r3, #4]
 8011876:	f8b3 3064 	ldrh.w	r3, [r3, #100]	@ 0x64
 801187a:	81fb      	strh	r3, [r7, #14]
      if (available < len) {
 801187c:	89fa      	ldrh	r2, [r7, #14]
 801187e:	8bbb      	ldrh	r3, [r7, #28]
 8011880:	429a      	cmp	r2, r3
 8011882:	d216      	bcs.n	80118b2 <lwip_netconn_do_writemore+0x142>
        /* don't try to write more than sendbuf */
        len = available;
 8011884:	89fb      	ldrh	r3, [r7, #14]
 8011886:	83bb      	strh	r3, [r7, #28]
        if (dontblock) {
 8011888:	7e3b      	ldrb	r3, [r7, #24]
 801188a:	2b00      	cmp	r3, #0
 801188c:	d00d      	beq.n	80118aa <lwip_netconn_do_writemore+0x13a>
          if (!len) {
 801188e:	8bbb      	ldrh	r3, [r7, #28]
 8011890:	2b00      	cmp	r3, #0
 8011892:	d10e      	bne.n	80118b2 <lwip_netconn_do_writemore+0x142>
            /* set error according to partial write or not */
            err = (conn->current_msg->msg.w.offset == 0) ? ERR_WOULDBLOCK : ERR_OK;
 8011894:	687b      	ldr	r3, [r7, #4]
 8011896:	6a1b      	ldr	r3, [r3, #32]
 8011898:	699b      	ldr	r3, [r3, #24]
 801189a:	2b00      	cmp	r3, #0
 801189c:	d102      	bne.n	80118a4 <lwip_netconn_do_writemore+0x134>
 801189e:	f06f 0306 	mvn.w	r3, #6
 80118a2:	e000      	b.n	80118a6 <lwip_netconn_do_writemore+0x136>
 80118a4:	2300      	movs	r3, #0
 80118a6:	77fb      	strb	r3, [r7, #31]
            goto err_mem;
 80118a8:	e07d      	b.n	80119a6 <lwip_netconn_do_writemore+0x236>
          }
        } else {
          apiflags |= TCP_WRITE_FLAG_MORE;
 80118aa:	7ebb      	ldrb	r3, [r7, #26]
 80118ac:	f043 0302 	orr.w	r3, r3, #2
 80118b0:	76bb      	strb	r3, [r7, #26]
        }
      }
      LWIP_ASSERT("lwip_netconn_do_writemore: invalid length!",
 80118b2:	687b      	ldr	r3, [r7, #4]
 80118b4:	6a1b      	ldr	r3, [r3, #32]
 80118b6:	691a      	ldr	r2, [r3, #16]
 80118b8:	8bbb      	ldrh	r3, [r7, #28]
 80118ba:	441a      	add	r2, r3
 80118bc:	687b      	ldr	r3, [r7, #4]
 80118be:	6a1b      	ldr	r3, [r3, #32]
 80118c0:	689b      	ldr	r3, [r3, #8]
 80118c2:	685b      	ldr	r3, [r3, #4]
 80118c4:	429a      	cmp	r2, r3
 80118c6:	d906      	bls.n	80118d6 <lwip_netconn_do_writemore+0x166>
 80118c8:	4b45      	ldr	r3, [pc, #276]	@ (80119e0 <lwip_netconn_do_writemore+0x270>)
 80118ca:	f240 62a3 	movw	r2, #1699	@ 0x6a3
 80118ce:	494c      	ldr	r1, [pc, #304]	@ (8011a00 <lwip_netconn_do_writemore+0x290>)
 80118d0:	4845      	ldr	r0, [pc, #276]	@ (80119e8 <lwip_netconn_do_writemore+0x278>)
 80118d2:	f00c fc1b 	bl	801e10c <iprintf>
                  ((conn->current_msg->msg.w.vector_off + len) <= conn->current_msg->msg.w.vector->len));
      /* we should loop around for more sending in the following cases:
           1) We couldn't finish the current vector because of 16-bit size limitations.
              tcp_write() and tcp_sndbuf() both are limited to 16-bit sizes
           2) We are sending the remainder of the current vector and have more */
      if ((len == 0xffff && diff > 0xffffUL) ||
 80118d6:	8bbb      	ldrh	r3, [r7, #28]
 80118d8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80118dc:	4293      	cmp	r3, r2
 80118de:	d103      	bne.n	80118e8 <lwip_netconn_do_writemore+0x178>
 80118e0:	693b      	ldr	r3, [r7, #16]
 80118e2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80118e6:	d209      	bcs.n	80118fc <lwip_netconn_do_writemore+0x18c>
          (len == (u16_t)diff && conn->current_msg->msg.w.vector_cnt > 1)) {
 80118e8:	693b      	ldr	r3, [r7, #16]
 80118ea:	b29b      	uxth	r3, r3
      if ((len == 0xffff && diff > 0xffffUL) ||
 80118ec:	8bba      	ldrh	r2, [r7, #28]
 80118ee:	429a      	cmp	r2, r3
 80118f0:	d10b      	bne.n	801190a <lwip_netconn_do_writemore+0x19a>
          (len == (u16_t)diff && conn->current_msg->msg.w.vector_cnt > 1)) {
 80118f2:	687b      	ldr	r3, [r7, #4]
 80118f4:	6a1b      	ldr	r3, [r3, #32]
 80118f6:	899b      	ldrh	r3, [r3, #12]
 80118f8:	2b01      	cmp	r3, #1
 80118fa:	d906      	bls.n	801190a <lwip_netconn_do_writemore+0x19a>
        write_more = 1;
 80118fc:	2301      	movs	r3, #1
 80118fe:	767b      	strb	r3, [r7, #25]
        apiflags |= TCP_WRITE_FLAG_MORE;
 8011900:	7ebb      	ldrb	r3, [r7, #26]
 8011902:	f043 0302 	orr.w	r3, r3, #2
 8011906:	76bb      	strb	r3, [r7, #26]
 8011908:	e001      	b.n	801190e <lwip_netconn_do_writemore+0x19e>
      } else {
        write_more = 0;
 801190a:	2300      	movs	r3, #0
 801190c:	767b      	strb	r3, [r7, #25]
      }
      err = tcp_write(conn->pcb.tcp, dataptr, len, apiflags);
 801190e:	687b      	ldr	r3, [r7, #4]
 8011910:	6858      	ldr	r0, [r3, #4]
 8011912:	7ebb      	ldrb	r3, [r7, #26]
 8011914:	8bba      	ldrh	r2, [r7, #28]
 8011916:	6979      	ldr	r1, [r7, #20]
 8011918:	f006 fe22 	bl	8018560 <tcp_write>
 801191c:	4603      	mov	r3, r0
 801191e:	77fb      	strb	r3, [r7, #31]
      if (err == ERR_OK) {
 8011920:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8011924:	2b00      	cmp	r3, #0
 8011926:	d12c      	bne.n	8011982 <lwip_netconn_do_writemore+0x212>
        conn->current_msg->msg.w.offset += len;
 8011928:	687b      	ldr	r3, [r7, #4]
 801192a:	6a1b      	ldr	r3, [r3, #32]
 801192c:	6999      	ldr	r1, [r3, #24]
 801192e:	8bba      	ldrh	r2, [r7, #28]
 8011930:	687b      	ldr	r3, [r7, #4]
 8011932:	6a1b      	ldr	r3, [r3, #32]
 8011934:	440a      	add	r2, r1
 8011936:	619a      	str	r2, [r3, #24]
        conn->current_msg->msg.w.vector_off += len;
 8011938:	687b      	ldr	r3, [r7, #4]
 801193a:	6a1b      	ldr	r3, [r3, #32]
 801193c:	6919      	ldr	r1, [r3, #16]
 801193e:	8bba      	ldrh	r2, [r7, #28]
 8011940:	687b      	ldr	r3, [r7, #4]
 8011942:	6a1b      	ldr	r3, [r3, #32]
 8011944:	440a      	add	r2, r1
 8011946:	611a      	str	r2, [r3, #16]
        /* check if current vector is finished */
        if (conn->current_msg->msg.w.vector_off == conn->current_msg->msg.w.vector->len) {
 8011948:	687b      	ldr	r3, [r7, #4]
 801194a:	6a1b      	ldr	r3, [r3, #32]
 801194c:	691a      	ldr	r2, [r3, #16]
 801194e:	687b      	ldr	r3, [r7, #4]
 8011950:	6a1b      	ldr	r3, [r3, #32]
 8011952:	689b      	ldr	r3, [r3, #8]
 8011954:	685b      	ldr	r3, [r3, #4]
 8011956:	429a      	cmp	r2, r3
 8011958:	d113      	bne.n	8011982 <lwip_netconn_do_writemore+0x212>
          conn->current_msg->msg.w.vector_cnt--;
 801195a:	687b      	ldr	r3, [r7, #4]
 801195c:	6a1b      	ldr	r3, [r3, #32]
 801195e:	899a      	ldrh	r2, [r3, #12]
 8011960:	3a01      	subs	r2, #1
 8011962:	b292      	uxth	r2, r2
 8011964:	819a      	strh	r2, [r3, #12]
          /* if we have additional vectors, move on to them */
          if (conn->current_msg->msg.w.vector_cnt > 0) {
 8011966:	687b      	ldr	r3, [r7, #4]
 8011968:	6a1b      	ldr	r3, [r3, #32]
 801196a:	899b      	ldrh	r3, [r3, #12]
 801196c:	2b00      	cmp	r3, #0
 801196e:	d008      	beq.n	8011982 <lwip_netconn_do_writemore+0x212>
            conn->current_msg->msg.w.vector++;
 8011970:	687b      	ldr	r3, [r7, #4]
 8011972:	6a1b      	ldr	r3, [r3, #32]
 8011974:	689a      	ldr	r2, [r3, #8]
 8011976:	3208      	adds	r2, #8
 8011978:	609a      	str	r2, [r3, #8]
            conn->current_msg->msg.w.vector_off = 0;
 801197a:	687b      	ldr	r3, [r7, #4]
 801197c:	6a1b      	ldr	r3, [r3, #32]
 801197e:	2200      	movs	r2, #0
 8011980:	611a      	str	r2, [r3, #16]
          }
        }
      }
    } while (write_more && err == ERR_OK);
 8011982:	7e7b      	ldrb	r3, [r7, #25]
 8011984:	2b00      	cmp	r3, #0
 8011986:	d004      	beq.n	8011992 <lwip_netconn_do_writemore+0x222>
 8011988:	f997 301f 	ldrsb.w	r3, [r7, #31]
 801198c:	2b00      	cmp	r3, #0
 801198e:	f43f af50 	beq.w	8011832 <lwip_netconn_do_writemore+0xc2>
    /* if OK or memory error, check available space */
    if ((err == ERR_OK) || (err == ERR_MEM)) {
 8011992:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8011996:	2b00      	cmp	r3, #0
 8011998:	d004      	beq.n	80119a4 <lwip_netconn_do_writemore+0x234>
 801199a:	f997 301f 	ldrsb.w	r3, [r7, #31]
 801199e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80119a2:	d146      	bne.n	8011a32 <lwip_netconn_do_writemore+0x2c2>
err_mem:
 80119a4:	bf00      	nop
      if (dontblock && (conn->current_msg->msg.w.offset < conn->current_msg->msg.w.len)) {
 80119a6:	7e3b      	ldrb	r3, [r7, #24]
 80119a8:	2b00      	cmp	r3, #0
 80119aa:	d02b      	beq.n	8011a04 <lwip_netconn_do_writemore+0x294>
 80119ac:	687b      	ldr	r3, [r7, #4]
 80119ae:	6a1b      	ldr	r3, [r3, #32]
 80119b0:	699a      	ldr	r2, [r3, #24]
 80119b2:	687b      	ldr	r3, [r7, #4]
 80119b4:	6a1b      	ldr	r3, [r3, #32]
 80119b6:	695b      	ldr	r3, [r3, #20]
 80119b8:	429a      	cmp	r2, r3
 80119ba:	d223      	bcs.n	8011a04 <lwip_netconn_do_writemore+0x294>
        /* non-blocking write did not write everything: mark the pcb non-writable
           and let poll_tcp check writable space to mark the pcb writable again */
        API_EVENT(conn, NETCONN_EVT_SENDMINUS, 0);
 80119bc:	687b      	ldr	r3, [r7, #4]
 80119be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80119c0:	2b00      	cmp	r3, #0
 80119c2:	d005      	beq.n	80119d0 <lwip_netconn_do_writemore+0x260>
 80119c4:	687b      	ldr	r3, [r7, #4]
 80119c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80119c8:	2200      	movs	r2, #0
 80119ca:	2103      	movs	r1, #3
 80119cc:	6878      	ldr	r0, [r7, #4]
 80119ce:	4798      	blx	r3
        conn->flags |= NETCONN_FLAG_CHECK_WRITESPACE;
 80119d0:	687b      	ldr	r3, [r7, #4]
 80119d2:	7f1b      	ldrb	r3, [r3, #28]
 80119d4:	f043 0310 	orr.w	r3, r3, #16
 80119d8:	b2da      	uxtb	r2, r3
 80119da:	687b      	ldr	r3, [r7, #4]
 80119dc:	771a      	strb	r2, [r3, #28]
 80119de:	e028      	b.n	8011a32 <lwip_netconn_do_writemore+0x2c2>
 80119e0:	0801f81c 	.word	0x0801f81c
 80119e4:	0801f974 	.word	0x0801f974
 80119e8:	0801f860 	.word	0x0801f860
 80119ec:	0801fc7c 	.word	0x0801fc7c
 80119f0:	0801f984 	.word	0x0801f984
 80119f4:	0801fc9c 	.word	0x0801fc9c
 80119f8:	0801fcb4 	.word	0x0801fcb4
 80119fc:	0801fcf4 	.word	0x0801fcf4
 8011a00:	0801fd1c 	.word	0x0801fd1c
      } else if ((tcp_sndbuf(conn->pcb.tcp) <= TCP_SNDLOWAT) ||
 8011a04:	687b      	ldr	r3, [r7, #4]
 8011a06:	685b      	ldr	r3, [r3, #4]
 8011a08:	f8b3 3064 	ldrh.w	r3, [r3, #100]	@ 0x64
 8011a0c:	f5b3 6f86 	cmp.w	r3, #1072	@ 0x430
 8011a10:	d305      	bcc.n	8011a1e <lwip_netconn_do_writemore+0x2ae>
                 (tcp_sndqueuelen(conn->pcb.tcp) >= TCP_SNDQUEUELOWAT)) {
 8011a12:	687b      	ldr	r3, [r7, #4]
 8011a14:	685b      	ldr	r3, [r3, #4]
 8011a16:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
      } else if ((tcp_sndbuf(conn->pcb.tcp) <= TCP_SNDLOWAT) ||
 8011a1a:	2b04      	cmp	r3, #4
 8011a1c:	d909      	bls.n	8011a32 <lwip_netconn_do_writemore+0x2c2>
        /* The queued byte- or pbuf-count exceeds the configured low-water limit,
           let select mark this pcb as non-writable. */
        API_EVENT(conn, NETCONN_EVT_SENDMINUS, 0);
 8011a1e:	687b      	ldr	r3, [r7, #4]
 8011a20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011a22:	2b00      	cmp	r3, #0
 8011a24:	d005      	beq.n	8011a32 <lwip_netconn_do_writemore+0x2c2>
 8011a26:	687b      	ldr	r3, [r7, #4]
 8011a28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011a2a:	2200      	movs	r2, #0
 8011a2c:	2103      	movs	r1, #3
 8011a2e:	6878      	ldr	r0, [r7, #4]
 8011a30:	4798      	blx	r3
      }
    }

    if (err == ERR_OK) {
 8011a32:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8011a36:	2b00      	cmp	r3, #0
 8011a38:	d11d      	bne.n	8011a76 <lwip_netconn_do_writemore+0x306>
      err_t out_err;
      if ((conn->current_msg->msg.w.offset == conn->current_msg->msg.w.len) || dontblock) {
 8011a3a:	687b      	ldr	r3, [r7, #4]
 8011a3c:	6a1b      	ldr	r3, [r3, #32]
 8011a3e:	699a      	ldr	r2, [r3, #24]
 8011a40:	687b      	ldr	r3, [r7, #4]
 8011a42:	6a1b      	ldr	r3, [r3, #32]
 8011a44:	695b      	ldr	r3, [r3, #20]
 8011a46:	429a      	cmp	r2, r3
 8011a48:	d002      	beq.n	8011a50 <lwip_netconn_do_writemore+0x2e0>
 8011a4a:	7e3b      	ldrb	r3, [r7, #24]
 8011a4c:	2b00      	cmp	r3, #0
 8011a4e:	d001      	beq.n	8011a54 <lwip_netconn_do_writemore+0x2e4>
        /* return sent length (caller reads length from msg.w.offset) */
        write_finished = 1;
 8011a50:	2301      	movs	r3, #1
 8011a52:	76fb      	strb	r3, [r7, #27]
      }
      out_err = tcp_output(conn->pcb.tcp);
 8011a54:	687b      	ldr	r3, [r7, #4]
 8011a56:	685b      	ldr	r3, [r3, #4]
 8011a58:	4618      	mov	r0, r3
 8011a5a:	f007 fb6b 	bl	8019134 <tcp_output>
 8011a5e:	4603      	mov	r3, r0
 8011a60:	733b      	strb	r3, [r7, #12]
      if (out_err == ERR_RTE) {
 8011a62:	f997 300c 	ldrsb.w	r3, [r7, #12]
 8011a66:	f113 0f04 	cmn.w	r3, #4
 8011a6a:	d12c      	bne.n	8011ac6 <lwip_netconn_do_writemore+0x356>
        /* If tcp_output fails because no route is found,
           don't try writing any more but return the error
           to the application thread. */
        err = out_err;
 8011a6c:	7b3b      	ldrb	r3, [r7, #12]
 8011a6e:	77fb      	strb	r3, [r7, #31]
        write_finished = 1;
 8011a70:	2301      	movs	r3, #1
 8011a72:	76fb      	strb	r3, [r7, #27]
 8011a74:	e027      	b.n	8011ac6 <lwip_netconn_do_writemore+0x356>
      }
    } else if (err == ERR_MEM) {
 8011a76:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8011a7a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011a7e:	d120      	bne.n	8011ac2 <lwip_netconn_do_writemore+0x352>
         For blocking sockets, we do NOT return to the application
         thread, since ERR_MEM is only a temporary error! Non-blocking
         will remain non-writable until sent_tcp/poll_tcp is called */

      /* tcp_write returned ERR_MEM, try tcp_output anyway */
      err_t out_err = tcp_output(conn->pcb.tcp);
 8011a80:	687b      	ldr	r3, [r7, #4]
 8011a82:	685b      	ldr	r3, [r3, #4]
 8011a84:	4618      	mov	r0, r3
 8011a86:	f007 fb55 	bl	8019134 <tcp_output>
 8011a8a:	4603      	mov	r3, r0
 8011a8c:	737b      	strb	r3, [r7, #13]
      if (out_err == ERR_RTE) {
 8011a8e:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8011a92:	f113 0f04 	cmn.w	r3, #4
 8011a96:	d104      	bne.n	8011aa2 <lwip_netconn_do_writemore+0x332>
        /* If tcp_output fails because no route is found,
           don't try writing any more but return the error
           to the application thread. */
        err = out_err;
 8011a98:	7b7b      	ldrb	r3, [r7, #13]
 8011a9a:	77fb      	strb	r3, [r7, #31]
        write_finished = 1;
 8011a9c:	2301      	movs	r3, #1
 8011a9e:	76fb      	strb	r3, [r7, #27]
 8011aa0:	e011      	b.n	8011ac6 <lwip_netconn_do_writemore+0x356>
      } else if (dontblock) {
 8011aa2:	7e3b      	ldrb	r3, [r7, #24]
 8011aa4:	2b00      	cmp	r3, #0
 8011aa6:	d00e      	beq.n	8011ac6 <lwip_netconn_do_writemore+0x356>
        /* non-blocking write is done on ERR_MEM, set error according
           to partial write or not */
        err = (conn->current_msg->msg.w.offset == 0) ? ERR_WOULDBLOCK : ERR_OK;
 8011aa8:	687b      	ldr	r3, [r7, #4]
 8011aaa:	6a1b      	ldr	r3, [r3, #32]
 8011aac:	699b      	ldr	r3, [r3, #24]
 8011aae:	2b00      	cmp	r3, #0
 8011ab0:	d102      	bne.n	8011ab8 <lwip_netconn_do_writemore+0x348>
 8011ab2:	f06f 0306 	mvn.w	r3, #6
 8011ab6:	e000      	b.n	8011aba <lwip_netconn_do_writemore+0x34a>
 8011ab8:	2300      	movs	r3, #0
 8011aba:	77fb      	strb	r3, [r7, #31]
        write_finished = 1;
 8011abc:	2301      	movs	r3, #1
 8011abe:	76fb      	strb	r3, [r7, #27]
 8011ac0:	e001      	b.n	8011ac6 <lwip_netconn_do_writemore+0x356>
      }
    } else {
      /* On errors != ERR_MEM, we don't try writing any more but return
         the error to the application thread. */
      write_finished = 1;
 8011ac2:	2301      	movs	r3, #1
 8011ac4:	76fb      	strb	r3, [r7, #27]
    }
  }
  if (write_finished) {
 8011ac6:	7efb      	ldrb	r3, [r7, #27]
 8011ac8:	2b00      	cmp	r3, #0
 8011aca:	d015      	beq.n	8011af8 <lwip_netconn_do_writemore+0x388>
    /* everything was written: set back connection state
       and back to application task */
    sys_sem_t *op_completed_sem = LWIP_API_MSG_SEM(conn->current_msg);
 8011acc:	687b      	ldr	r3, [r7, #4]
 8011ace:	6a1b      	ldr	r3, [r3, #32]
 8011ad0:	681b      	ldr	r3, [r3, #0]
 8011ad2:	330c      	adds	r3, #12
 8011ad4:	60bb      	str	r3, [r7, #8]
    conn->current_msg->err = err;
 8011ad6:	687b      	ldr	r3, [r7, #4]
 8011ad8:	6a1b      	ldr	r3, [r3, #32]
 8011ada:	7ffa      	ldrb	r2, [r7, #31]
 8011adc:	711a      	strb	r2, [r3, #4]
    conn->current_msg = NULL;
 8011ade:	687b      	ldr	r3, [r7, #4]
 8011ae0:	2200      	movs	r2, #0
 8011ae2:	621a      	str	r2, [r3, #32]
    conn->state = NETCONN_NONE;
 8011ae4:	687b      	ldr	r3, [r7, #4]
 8011ae6:	2200      	movs	r2, #0
 8011ae8:	705a      	strb	r2, [r3, #1]
#if LWIP_TCPIP_CORE_LOCKING
    if (delayed)
 8011aea:	78fb      	ldrb	r3, [r7, #3]
 8011aec:	2b00      	cmp	r3, #0
 8011aee:	d006      	beq.n	8011afe <lwip_netconn_do_writemore+0x38e>
#endif
    {
      sys_sem_signal(op_completed_sem);
 8011af0:	68b8      	ldr	r0, [r7, #8]
 8011af2:	f00b faf5 	bl	801d0e0 <sys_sem_signal>
 8011af6:	e002      	b.n	8011afe <lwip_netconn_do_writemore+0x38e>
    }
  }
#if LWIP_TCPIP_CORE_LOCKING
  else {
    return ERR_MEM;
 8011af8:	f04f 33ff 	mov.w	r3, #4294967295
 8011afc:	e000      	b.n	8011b00 <lwip_netconn_do_writemore+0x390>
  }
#endif
  return ERR_OK;
 8011afe:	2300      	movs	r3, #0
}
 8011b00:	4618      	mov	r0, r3
 8011b02:	3720      	adds	r7, #32
 8011b04:	46bd      	mov	sp, r7
 8011b06:	bd80      	pop	{r7, pc}

08011b08 <lwip_netconn_do_write>:
 *
 * @param m the api_msg pointing to the connection
 */
void
lwip_netconn_do_write(void *m)
{
 8011b08:	b580      	push	{r7, lr}
 8011b0a:	b084      	sub	sp, #16
 8011b0c:	af00      	add	r7, sp, #0
 8011b0e:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg *)m;
 8011b10:	687b      	ldr	r3, [r7, #4]
 8011b12:	60bb      	str	r3, [r7, #8]

  err_t err = netconn_err(msg->conn);
 8011b14:	68bb      	ldr	r3, [r7, #8]
 8011b16:	681b      	ldr	r3, [r3, #0]
 8011b18:	4618      	mov	r0, r3
 8011b1a:	f7fe fd1c 	bl	8010556 <netconn_err>
 8011b1e:	4603      	mov	r3, r0
 8011b20:	73fb      	strb	r3, [r7, #15]
  if (err == ERR_OK) {
 8011b22:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8011b26:	2b00      	cmp	r3, #0
 8011b28:	d166      	bne.n	8011bf8 <lwip_netconn_do_write+0xf0>
    if (NETCONNTYPE_GROUP(msg->conn->type) == NETCONN_TCP) {
 8011b2a:	68bb      	ldr	r3, [r7, #8]
 8011b2c:	681b      	ldr	r3, [r3, #0]
 8011b2e:	781b      	ldrb	r3, [r3, #0]
 8011b30:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8011b34:	2b10      	cmp	r3, #16
 8011b36:	d15d      	bne.n	8011bf4 <lwip_netconn_do_write+0xec>
#if LWIP_TCP
      if (msg->conn->state != NETCONN_NONE) {
 8011b38:	68bb      	ldr	r3, [r7, #8]
 8011b3a:	681b      	ldr	r3, [r3, #0]
 8011b3c:	785b      	ldrb	r3, [r3, #1]
 8011b3e:	2b00      	cmp	r3, #0
 8011b40:	d002      	beq.n	8011b48 <lwip_netconn_do_write+0x40>
        /* netconn is connecting, closing or in blocking write */
        err = ERR_INPROGRESS;
 8011b42:	23fb      	movs	r3, #251	@ 0xfb
 8011b44:	73fb      	strb	r3, [r7, #15]
 8011b46:	e057      	b.n	8011bf8 <lwip_netconn_do_write+0xf0>
      } else if (msg->conn->pcb.tcp != NULL) {
 8011b48:	68bb      	ldr	r3, [r7, #8]
 8011b4a:	681b      	ldr	r3, [r3, #0]
 8011b4c:	685b      	ldr	r3, [r3, #4]
 8011b4e:	2b00      	cmp	r3, #0
 8011b50:	d04d      	beq.n	8011bee <lwip_netconn_do_write+0xe6>
        msg->conn->state = NETCONN_WRITE;
 8011b52:	68bb      	ldr	r3, [r7, #8]
 8011b54:	681b      	ldr	r3, [r3, #0]
 8011b56:	2201      	movs	r2, #1
 8011b58:	705a      	strb	r2, [r3, #1]
        /* set all the variables used by lwip_netconn_do_writemore */
        LWIP_ASSERT("already writing or closing", msg->conn->current_msg == NULL);
 8011b5a:	68bb      	ldr	r3, [r7, #8]
 8011b5c:	681b      	ldr	r3, [r3, #0]
 8011b5e:	6a1b      	ldr	r3, [r3, #32]
 8011b60:	2b00      	cmp	r3, #0
 8011b62:	d006      	beq.n	8011b72 <lwip_netconn_do_write+0x6a>
 8011b64:	4b28      	ldr	r3, [pc, #160]	@ (8011c08 <lwip_netconn_do_write+0x100>)
 8011b66:	f240 7223 	movw	r2, #1827	@ 0x723
 8011b6a:	4928      	ldr	r1, [pc, #160]	@ (8011c0c <lwip_netconn_do_write+0x104>)
 8011b6c:	4828      	ldr	r0, [pc, #160]	@ (8011c10 <lwip_netconn_do_write+0x108>)
 8011b6e:	f00c facd 	bl	801e10c <iprintf>
        LWIP_ASSERT("msg->msg.w.len != 0", msg->msg.w.len != 0);
 8011b72:	68bb      	ldr	r3, [r7, #8]
 8011b74:	695b      	ldr	r3, [r3, #20]
 8011b76:	2b00      	cmp	r3, #0
 8011b78:	d106      	bne.n	8011b88 <lwip_netconn_do_write+0x80>
 8011b7a:	4b23      	ldr	r3, [pc, #140]	@ (8011c08 <lwip_netconn_do_write+0x100>)
 8011b7c:	f240 7224 	movw	r2, #1828	@ 0x724
 8011b80:	4924      	ldr	r1, [pc, #144]	@ (8011c14 <lwip_netconn_do_write+0x10c>)
 8011b82:	4823      	ldr	r0, [pc, #140]	@ (8011c10 <lwip_netconn_do_write+0x108>)
 8011b84:	f00c fac2 	bl	801e10c <iprintf>
        msg->conn->current_msg = msg;
 8011b88:	68bb      	ldr	r3, [r7, #8]
 8011b8a:	681b      	ldr	r3, [r3, #0]
 8011b8c:	68ba      	ldr	r2, [r7, #8]
 8011b8e:	621a      	str	r2, [r3, #32]
#if LWIP_TCPIP_CORE_LOCKING
        if (lwip_netconn_do_writemore(msg->conn, 0) != ERR_OK) {
 8011b90:	68bb      	ldr	r3, [r7, #8]
 8011b92:	681b      	ldr	r3, [r3, #0]
 8011b94:	2100      	movs	r1, #0
 8011b96:	4618      	mov	r0, r3
 8011b98:	f7ff fdea 	bl	8011770 <lwip_netconn_do_writemore>
 8011b9c:	4603      	mov	r3, r0
 8011b9e:	2b00      	cmp	r3, #0
 8011ba0:	d02e      	beq.n	8011c00 <lwip_netconn_do_write+0xf8>
          LWIP_ASSERT("state!", msg->conn->state == NETCONN_WRITE);
 8011ba2:	68bb      	ldr	r3, [r7, #8]
 8011ba4:	681b      	ldr	r3, [r3, #0]
 8011ba6:	785b      	ldrb	r3, [r3, #1]
 8011ba8:	2b01      	cmp	r3, #1
 8011baa:	d006      	beq.n	8011bba <lwip_netconn_do_write+0xb2>
 8011bac:	4b16      	ldr	r3, [pc, #88]	@ (8011c08 <lwip_netconn_do_write+0x100>)
 8011bae:	f44f 62e5 	mov.w	r2, #1832	@ 0x728
 8011bb2:	4919      	ldr	r1, [pc, #100]	@ (8011c18 <lwip_netconn_do_write+0x110>)
 8011bb4:	4816      	ldr	r0, [pc, #88]	@ (8011c10 <lwip_netconn_do_write+0x108>)
 8011bb6:	f00c faa9 	bl	801e10c <iprintf>
          UNLOCK_TCPIP_CORE();
 8011bba:	4818      	ldr	r0, [pc, #96]	@ (8011c1c <lwip_netconn_do_write+0x114>)
 8011bbc:	f00b fb01 	bl	801d1c2 <sys_mutex_unlock>
          sys_arch_sem_wait(LWIP_API_MSG_SEM(msg), 0);
 8011bc0:	68bb      	ldr	r3, [r7, #8]
 8011bc2:	681b      	ldr	r3, [r3, #0]
 8011bc4:	330c      	adds	r3, #12
 8011bc6:	2100      	movs	r1, #0
 8011bc8:	4618      	mov	r0, r3
 8011bca:	f00b fa58 	bl	801d07e <sys_arch_sem_wait>
          LOCK_TCPIP_CORE();
 8011bce:	4813      	ldr	r0, [pc, #76]	@ (8011c1c <lwip_netconn_do_write+0x114>)
 8011bd0:	f00b fae8 	bl	801d1a4 <sys_mutex_lock>
          LWIP_ASSERT("state!", msg->conn->state != NETCONN_WRITE);
 8011bd4:	68bb      	ldr	r3, [r7, #8]
 8011bd6:	681b      	ldr	r3, [r3, #0]
 8011bd8:	785b      	ldrb	r3, [r3, #1]
 8011bda:	2b01      	cmp	r3, #1
 8011bdc:	d110      	bne.n	8011c00 <lwip_netconn_do_write+0xf8>
 8011bde:	4b0a      	ldr	r3, [pc, #40]	@ (8011c08 <lwip_netconn_do_write+0x100>)
 8011be0:	f240 722c 	movw	r2, #1836	@ 0x72c
 8011be4:	490c      	ldr	r1, [pc, #48]	@ (8011c18 <lwip_netconn_do_write+0x110>)
 8011be6:	480a      	ldr	r0, [pc, #40]	@ (8011c10 <lwip_netconn_do_write+0x108>)
 8011be8:	f00c fa90 	bl	801e10c <iprintf>
#else /* LWIP_TCPIP_CORE_LOCKING */
        lwip_netconn_do_writemore(msg->conn);
#endif /* LWIP_TCPIP_CORE_LOCKING */
        /* for both cases: if lwip_netconn_do_writemore was called, don't ACK the APIMSG
           since lwip_netconn_do_writemore ACKs it! */
        return;
 8011bec:	e008      	b.n	8011c00 <lwip_netconn_do_write+0xf8>
      } else {
        err = ERR_CONN;
 8011bee:	23f5      	movs	r3, #245	@ 0xf5
 8011bf0:	73fb      	strb	r3, [r7, #15]
 8011bf2:	e001      	b.n	8011bf8 <lwip_netconn_do_write+0xf0>
#else /* LWIP_TCP */
      err = ERR_VAL;
#endif /* LWIP_TCP */
#if (LWIP_UDP || LWIP_RAW)
    } else {
      err = ERR_VAL;
 8011bf4:	23fa      	movs	r3, #250	@ 0xfa
 8011bf6:	73fb      	strb	r3, [r7, #15]
#endif /* (LWIP_UDP || LWIP_RAW) */
    }
  }
  msg->err = err;
 8011bf8:	68bb      	ldr	r3, [r7, #8]
 8011bfa:	7bfa      	ldrb	r2, [r7, #15]
 8011bfc:	711a      	strb	r2, [r3, #4]
 8011bfe:	e000      	b.n	8011c02 <lwip_netconn_do_write+0xfa>
        return;
 8011c00:	bf00      	nop
  TCPIP_APIMSG_ACK(msg);
}
 8011c02:	3710      	adds	r7, #16
 8011c04:	46bd      	mov	sp, r7
 8011c06:	bd80      	pop	{r7, pc}
 8011c08:	0801f81c 	.word	0x0801f81c
 8011c0c:	0801fbc0 	.word	0x0801fbc0
 8011c10:	0801f860 	.word	0x0801f860
 8011c14:	0801fd48 	.word	0x0801fd48
 8011c18:	0801fbdc 	.word	0x0801fbdc
 8011c1c:	2000b3ec 	.word	0x2000b3ec

08011c20 <lwip_netconn_do_close>:
 *
 * @param m the api_msg pointing to the connection
 */
void
lwip_netconn_do_close(void *m)
{
 8011c20:	b580      	push	{r7, lr}
 8011c22:	b084      	sub	sp, #16
 8011c24:	af00      	add	r7, sp, #0
 8011c26:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg *)m;
 8011c28:	687b      	ldr	r3, [r7, #4]
 8011c2a:	60fb      	str	r3, [r7, #12]

#if LWIP_TCP
  enum netconn_state state = msg->conn->state;
 8011c2c:	68fb      	ldr	r3, [r7, #12]
 8011c2e:	681b      	ldr	r3, [r3, #0]
 8011c30:	785b      	ldrb	r3, [r3, #1]
 8011c32:	72fb      	strb	r3, [r7, #11]
  /* First check if this is a TCP netconn and if it is in a correct state
      (LISTEN doesn't support half shutdown) */
  if ((msg->conn->pcb.tcp != NULL) &&
 8011c34:	68fb      	ldr	r3, [r7, #12]
 8011c36:	681b      	ldr	r3, [r3, #0]
 8011c38:	685b      	ldr	r3, [r3, #4]
 8011c3a:	2b00      	cmp	r3, #0
 8011c3c:	d069      	beq.n	8011d12 <lwip_netconn_do_close+0xf2>
      (NETCONNTYPE_GROUP(msg->conn->type) == NETCONN_TCP) &&
 8011c3e:	68fb      	ldr	r3, [r7, #12]
 8011c40:	681b      	ldr	r3, [r3, #0]
 8011c42:	781b      	ldrb	r3, [r3, #0]
 8011c44:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
  if ((msg->conn->pcb.tcp != NULL) &&
 8011c48:	2b10      	cmp	r3, #16
 8011c4a:	d162      	bne.n	8011d12 <lwip_netconn_do_close+0xf2>
      ((msg->msg.sd.shut == NETCONN_SHUT_RDWR) || (state != NETCONN_LISTEN))) {
 8011c4c:	68fb      	ldr	r3, [r7, #12]
 8011c4e:	7a1b      	ldrb	r3, [r3, #8]
      (NETCONNTYPE_GROUP(msg->conn->type) == NETCONN_TCP) &&
 8011c50:	2b03      	cmp	r3, #3
 8011c52:	d002      	beq.n	8011c5a <lwip_netconn_do_close+0x3a>
      ((msg->msg.sd.shut == NETCONN_SHUT_RDWR) || (state != NETCONN_LISTEN))) {
 8011c54:	7afb      	ldrb	r3, [r7, #11]
 8011c56:	2b02      	cmp	r3, #2
 8011c58:	d05b      	beq.n	8011d12 <lwip_netconn_do_close+0xf2>
    /* Check if we are in a connected state */
    if (state == NETCONN_CONNECT) {
 8011c5a:	7afb      	ldrb	r3, [r7, #11]
 8011c5c:	2b03      	cmp	r3, #3
 8011c5e:	d103      	bne.n	8011c68 <lwip_netconn_do_close+0x48>
      /* TCP connect in progress: cannot shutdown */
      msg->err = ERR_CONN;
 8011c60:	68fb      	ldr	r3, [r7, #12]
 8011c62:	22f5      	movs	r2, #245	@ 0xf5
 8011c64:	711a      	strb	r2, [r3, #4]
    if (state == NETCONN_CONNECT) {
 8011c66:	e059      	b.n	8011d1c <lwip_netconn_do_close+0xfc>
    } else if (state == NETCONN_WRITE) {
 8011c68:	7afb      	ldrb	r3, [r7, #11]
 8011c6a:	2b01      	cmp	r3, #1
 8011c6c:	d103      	bne.n	8011c76 <lwip_netconn_do_close+0x56>
        msg->err = tcp_shutdown(msg->conn->pcb.tcp, 1, 0);
      }
    }
    if (state == NETCONN_NONE) {
#else /* LWIP_NETCONN_FULLDUPLEX */
      msg->err = ERR_INPROGRESS;
 8011c6e:	68fb      	ldr	r3, [r7, #12]
 8011c70:	22fb      	movs	r2, #251	@ 0xfb
 8011c72:	711a      	strb	r2, [r3, #4]
    if (state == NETCONN_CONNECT) {
 8011c74:	e052      	b.n	8011d1c <lwip_netconn_do_close+0xfc>
    } else {
#endif /* LWIP_NETCONN_FULLDUPLEX */
      if (msg->msg.sd.shut & NETCONN_SHUT_RD) {
 8011c76:	68fb      	ldr	r3, [r7, #12]
 8011c78:	7a1b      	ldrb	r3, [r3, #8]
 8011c7a:	f003 0301 	and.w	r3, r3, #1
 8011c7e:	2b00      	cmp	r3, #0
 8011c80:	d004      	beq.n	8011c8c <lwip_netconn_do_close+0x6c>
#if LWIP_NETCONN_FULLDUPLEX
        /* Mark mboxes invalid */
        netconn_mark_mbox_invalid(msg->conn);
#else /* LWIP_NETCONN_FULLDUPLEX */
        netconn_drain(msg->conn);
 8011c82:	68fb      	ldr	r3, [r7, #12]
 8011c84:	681b      	ldr	r3, [r3, #0]
 8011c86:	4618      	mov	r0, r3
 8011c88:	f7ff f99e 	bl	8010fc8 <netconn_drain>
#endif /* LWIP_NETCONN_FULLDUPLEX */
      }
      LWIP_ASSERT("already writing or closing", msg->conn->current_msg == NULL);
 8011c8c:	68fb      	ldr	r3, [r7, #12]
 8011c8e:	681b      	ldr	r3, [r3, #0]
 8011c90:	6a1b      	ldr	r3, [r3, #32]
 8011c92:	2b00      	cmp	r3, #0
 8011c94:	d006      	beq.n	8011ca4 <lwip_netconn_do_close+0x84>
 8011c96:	4b23      	ldr	r3, [pc, #140]	@ (8011d24 <lwip_netconn_do_close+0x104>)
 8011c98:	f240 72bd 	movw	r2, #1981	@ 0x7bd
 8011c9c:	4922      	ldr	r1, [pc, #136]	@ (8011d28 <lwip_netconn_do_close+0x108>)
 8011c9e:	4823      	ldr	r0, [pc, #140]	@ (8011d2c <lwip_netconn_do_close+0x10c>)
 8011ca0:	f00c fa34 	bl	801e10c <iprintf>
      msg->conn->state = NETCONN_CLOSE;
 8011ca4:	68fb      	ldr	r3, [r7, #12]
 8011ca6:	681b      	ldr	r3, [r3, #0]
 8011ca8:	2204      	movs	r2, #4
 8011caa:	705a      	strb	r2, [r3, #1]
      msg->conn->current_msg = msg;
 8011cac:	68fb      	ldr	r3, [r7, #12]
 8011cae:	681b      	ldr	r3, [r3, #0]
 8011cb0:	68fa      	ldr	r2, [r7, #12]
 8011cb2:	621a      	str	r2, [r3, #32]
#if LWIP_TCPIP_CORE_LOCKING
      if (lwip_netconn_do_close_internal(msg->conn, 0) != ERR_OK) {
 8011cb4:	68fb      	ldr	r3, [r7, #12]
 8011cb6:	681b      	ldr	r3, [r3, #0]
 8011cb8:	2100      	movs	r1, #0
 8011cba:	4618      	mov	r0, r3
 8011cbc:	f7ff fa02 	bl	80110c4 <lwip_netconn_do_close_internal>
 8011cc0:	4603      	mov	r3, r0
 8011cc2:	2b00      	cmp	r3, #0
 8011cc4:	d029      	beq.n	8011d1a <lwip_netconn_do_close+0xfa>
        LWIP_ASSERT("state!", msg->conn->state == NETCONN_CLOSE);
 8011cc6:	68fb      	ldr	r3, [r7, #12]
 8011cc8:	681b      	ldr	r3, [r3, #0]
 8011cca:	785b      	ldrb	r3, [r3, #1]
 8011ccc:	2b04      	cmp	r3, #4
 8011cce:	d006      	beq.n	8011cde <lwip_netconn_do_close+0xbe>
 8011cd0:	4b14      	ldr	r3, [pc, #80]	@ (8011d24 <lwip_netconn_do_close+0x104>)
 8011cd2:	f240 72c2 	movw	r2, #1986	@ 0x7c2
 8011cd6:	4916      	ldr	r1, [pc, #88]	@ (8011d30 <lwip_netconn_do_close+0x110>)
 8011cd8:	4814      	ldr	r0, [pc, #80]	@ (8011d2c <lwip_netconn_do_close+0x10c>)
 8011cda:	f00c fa17 	bl	801e10c <iprintf>
        UNLOCK_TCPIP_CORE();
 8011cde:	4815      	ldr	r0, [pc, #84]	@ (8011d34 <lwip_netconn_do_close+0x114>)
 8011ce0:	f00b fa6f 	bl	801d1c2 <sys_mutex_unlock>
        sys_arch_sem_wait(LWIP_API_MSG_SEM(msg), 0);
 8011ce4:	68fb      	ldr	r3, [r7, #12]
 8011ce6:	681b      	ldr	r3, [r3, #0]
 8011ce8:	330c      	adds	r3, #12
 8011cea:	2100      	movs	r1, #0
 8011cec:	4618      	mov	r0, r3
 8011cee:	f00b f9c6 	bl	801d07e <sys_arch_sem_wait>
        LOCK_TCPIP_CORE();
 8011cf2:	4810      	ldr	r0, [pc, #64]	@ (8011d34 <lwip_netconn_do_close+0x114>)
 8011cf4:	f00b fa56 	bl	801d1a4 <sys_mutex_lock>
        LWIP_ASSERT("state!", msg->conn->state == NETCONN_NONE);
 8011cf8:	68fb      	ldr	r3, [r7, #12]
 8011cfa:	681b      	ldr	r3, [r3, #0]
 8011cfc:	785b      	ldrb	r3, [r3, #1]
 8011cfe:	2b00      	cmp	r3, #0
 8011d00:	d00b      	beq.n	8011d1a <lwip_netconn_do_close+0xfa>
 8011d02:	4b08      	ldr	r3, [pc, #32]	@ (8011d24 <lwip_netconn_do_close+0x104>)
 8011d04:	f240 72c6 	movw	r2, #1990	@ 0x7c6
 8011d08:	4909      	ldr	r1, [pc, #36]	@ (8011d30 <lwip_netconn_do_close+0x110>)
 8011d0a:	4808      	ldr	r0, [pc, #32]	@ (8011d2c <lwip_netconn_do_close+0x10c>)
 8011d0c:	f00c f9fe 	bl	801e10c <iprintf>
      }
#else /* LWIP_TCPIP_CORE_LOCKING */
      lwip_netconn_do_close_internal(msg->conn);
#endif /* LWIP_TCPIP_CORE_LOCKING */
      /* for tcp netconns, lwip_netconn_do_close_internal ACKs the message */
      return;
 8011d10:	e003      	b.n	8011d1a <lwip_netconn_do_close+0xfa>
    }
  } else
#endif /* LWIP_TCP */
  {
    msg->err = ERR_CONN;
 8011d12:	68fb      	ldr	r3, [r7, #12]
 8011d14:	22f5      	movs	r2, #245	@ 0xf5
 8011d16:	711a      	strb	r2, [r3, #4]
 8011d18:	e000      	b.n	8011d1c <lwip_netconn_do_close+0xfc>
      return;
 8011d1a:	bf00      	nop
  }
  TCPIP_APIMSG_ACK(msg);
}
 8011d1c:	3710      	adds	r7, #16
 8011d1e:	46bd      	mov	sp, r7
 8011d20:	bd80      	pop	{r7, pc}
 8011d22:	bf00      	nop
 8011d24:	0801f81c 	.word	0x0801f81c
 8011d28:	0801fbc0 	.word	0x0801fbc0
 8011d2c:	0801f860 	.word	0x0801f860
 8011d30:	0801fbdc 	.word	0x0801fbdc
 8011d34:	2000b3ec 	.word	0x2000b3ec

08011d38 <netbuf_delete>:
 *
 * @param buf pointer to a netbuf allocated by netbuf_new()
 */
void
netbuf_delete(struct netbuf *buf)
{
 8011d38:	b580      	push	{r7, lr}
 8011d3a:	b082      	sub	sp, #8
 8011d3c:	af00      	add	r7, sp, #0
 8011d3e:	6078      	str	r0, [r7, #4]
  if (buf != NULL) {
 8011d40:	687b      	ldr	r3, [r7, #4]
 8011d42:	2b00      	cmp	r3, #0
 8011d44:	d013      	beq.n	8011d6e <netbuf_delete+0x36>
    if (buf->p != NULL) {
 8011d46:	687b      	ldr	r3, [r7, #4]
 8011d48:	681b      	ldr	r3, [r3, #0]
 8011d4a:	2b00      	cmp	r3, #0
 8011d4c:	d00b      	beq.n	8011d66 <netbuf_delete+0x2e>
      pbuf_free(buf->p);
 8011d4e:	687b      	ldr	r3, [r7, #4]
 8011d50:	681b      	ldr	r3, [r3, #0]
 8011d52:	4618      	mov	r0, r3
 8011d54:	f001 fe48 	bl	80139e8 <pbuf_free>
      buf->p = buf->ptr = NULL;
 8011d58:	687b      	ldr	r3, [r7, #4]
 8011d5a:	2200      	movs	r2, #0
 8011d5c:	605a      	str	r2, [r3, #4]
 8011d5e:	687b      	ldr	r3, [r7, #4]
 8011d60:	685a      	ldr	r2, [r3, #4]
 8011d62:	687b      	ldr	r3, [r7, #4]
 8011d64:	601a      	str	r2, [r3, #0]
    }
    memp_free(MEMP_NETBUF, buf);
 8011d66:	6879      	ldr	r1, [r7, #4]
 8011d68:	2006      	movs	r0, #6
 8011d6a:	f000 ff99 	bl	8012ca0 <memp_free>
  }
}
 8011d6e:	bf00      	nop
 8011d70:	3708      	adds	r7, #8
 8011d72:	46bd      	mov	sp, r7
 8011d74:	bd80      	pop	{r7, pc}
	...

08011d78 <netbuf_data>:
 * @return ERR_OK if the information was retrieved,
 *         ERR_BUF on error.
 */
err_t
netbuf_data(struct netbuf *buf, void **dataptr, u16_t *len)
{
 8011d78:	b580      	push	{r7, lr}
 8011d7a:	b084      	sub	sp, #16
 8011d7c:	af00      	add	r7, sp, #0
 8011d7e:	60f8      	str	r0, [r7, #12]
 8011d80:	60b9      	str	r1, [r7, #8]
 8011d82:	607a      	str	r2, [r7, #4]
  LWIP_ERROR("netbuf_data: invalid buf", (buf != NULL), return ERR_ARG;);
 8011d84:	68fb      	ldr	r3, [r7, #12]
 8011d86:	2b00      	cmp	r3, #0
 8011d88:	d108      	bne.n	8011d9c <netbuf_data+0x24>
 8011d8a:	4b1b      	ldr	r3, [pc, #108]	@ (8011df8 <netbuf_data+0x80>)
 8011d8c:	22c6      	movs	r2, #198	@ 0xc6
 8011d8e:	491b      	ldr	r1, [pc, #108]	@ (8011dfc <netbuf_data+0x84>)
 8011d90:	481b      	ldr	r0, [pc, #108]	@ (8011e00 <netbuf_data+0x88>)
 8011d92:	f00c f9bb 	bl	801e10c <iprintf>
 8011d96:	f06f 030f 	mvn.w	r3, #15
 8011d9a:	e029      	b.n	8011df0 <netbuf_data+0x78>
  LWIP_ERROR("netbuf_data: invalid dataptr", (dataptr != NULL), return ERR_ARG;);
 8011d9c:	68bb      	ldr	r3, [r7, #8]
 8011d9e:	2b00      	cmp	r3, #0
 8011da0:	d108      	bne.n	8011db4 <netbuf_data+0x3c>
 8011da2:	4b15      	ldr	r3, [pc, #84]	@ (8011df8 <netbuf_data+0x80>)
 8011da4:	22c7      	movs	r2, #199	@ 0xc7
 8011da6:	4917      	ldr	r1, [pc, #92]	@ (8011e04 <netbuf_data+0x8c>)
 8011da8:	4815      	ldr	r0, [pc, #84]	@ (8011e00 <netbuf_data+0x88>)
 8011daa:	f00c f9af 	bl	801e10c <iprintf>
 8011dae:	f06f 030f 	mvn.w	r3, #15
 8011db2:	e01d      	b.n	8011df0 <netbuf_data+0x78>
  LWIP_ERROR("netbuf_data: invalid len", (len != NULL), return ERR_ARG;);
 8011db4:	687b      	ldr	r3, [r7, #4]
 8011db6:	2b00      	cmp	r3, #0
 8011db8:	d108      	bne.n	8011dcc <netbuf_data+0x54>
 8011dba:	4b0f      	ldr	r3, [pc, #60]	@ (8011df8 <netbuf_data+0x80>)
 8011dbc:	22c8      	movs	r2, #200	@ 0xc8
 8011dbe:	4912      	ldr	r1, [pc, #72]	@ (8011e08 <netbuf_data+0x90>)
 8011dc0:	480f      	ldr	r0, [pc, #60]	@ (8011e00 <netbuf_data+0x88>)
 8011dc2:	f00c f9a3 	bl	801e10c <iprintf>
 8011dc6:	f06f 030f 	mvn.w	r3, #15
 8011dca:	e011      	b.n	8011df0 <netbuf_data+0x78>

  if (buf->ptr == NULL) {
 8011dcc:	68fb      	ldr	r3, [r7, #12]
 8011dce:	685b      	ldr	r3, [r3, #4]
 8011dd0:	2b00      	cmp	r3, #0
 8011dd2:	d102      	bne.n	8011dda <netbuf_data+0x62>
    return ERR_BUF;
 8011dd4:	f06f 0301 	mvn.w	r3, #1
 8011dd8:	e00a      	b.n	8011df0 <netbuf_data+0x78>
  }
  *dataptr = buf->ptr->payload;
 8011dda:	68fb      	ldr	r3, [r7, #12]
 8011ddc:	685b      	ldr	r3, [r3, #4]
 8011dde:	685a      	ldr	r2, [r3, #4]
 8011de0:	68bb      	ldr	r3, [r7, #8]
 8011de2:	601a      	str	r2, [r3, #0]
  *len = buf->ptr->len;
 8011de4:	68fb      	ldr	r3, [r7, #12]
 8011de6:	685b      	ldr	r3, [r3, #4]
 8011de8:	895a      	ldrh	r2, [r3, #10]
 8011dea:	687b      	ldr	r3, [r7, #4]
 8011dec:	801a      	strh	r2, [r3, #0]
  return ERR_OK;
 8011dee:	2300      	movs	r3, #0
}
 8011df0:	4618      	mov	r0, r3
 8011df2:	3710      	adds	r7, #16
 8011df4:	46bd      	mov	sp, r7
 8011df6:	bd80      	pop	{r7, pc}
 8011df8:	0801fd74 	.word	0x0801fd74
 8011dfc:	0801fe7c 	.word	0x0801fe7c
 8011e00:	0801fdc4 	.word	0x0801fdc4
 8011e04:	0801fe98 	.word	0x0801fe98
 8011e08:	0801feb8 	.word	0x0801feb8

08011e0c <tcpip_timeouts_mbox_fetch>:
 * @param mbox the mbox to fetch the message from
 * @param msg the place to store the message
 */
static void
tcpip_timeouts_mbox_fetch(sys_mbox_t *mbox, void **msg)
{
 8011e0c:	b580      	push	{r7, lr}
 8011e0e:	b084      	sub	sp, #16
 8011e10:	af00      	add	r7, sp, #0
 8011e12:	6078      	str	r0, [r7, #4]
 8011e14:	6039      	str	r1, [r7, #0]
  u32_t sleeptime, res;

again:
  LWIP_ASSERT_CORE_LOCKED();

  sleeptime = sys_timeouts_sleeptime();
 8011e16:	f008 fa45 	bl	801a2a4 <sys_timeouts_sleeptime>
 8011e1a:	60f8      	str	r0, [r7, #12]
  if (sleeptime == SYS_TIMEOUTS_SLEEPTIME_INFINITE) {
 8011e1c:	68fb      	ldr	r3, [r7, #12]
 8011e1e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011e22:	d10b      	bne.n	8011e3c <tcpip_timeouts_mbox_fetch+0x30>
    UNLOCK_TCPIP_CORE();
 8011e24:	4813      	ldr	r0, [pc, #76]	@ (8011e74 <tcpip_timeouts_mbox_fetch+0x68>)
 8011e26:	f00b f9cc 	bl	801d1c2 <sys_mutex_unlock>
    sys_arch_mbox_fetch(mbox, msg, 0);
 8011e2a:	2200      	movs	r2, #0
 8011e2c:	6839      	ldr	r1, [r7, #0]
 8011e2e:	6878      	ldr	r0, [r7, #4]
 8011e30:	f00b f884 	bl	801cf3c <sys_arch_mbox_fetch>
    LOCK_TCPIP_CORE();
 8011e34:	480f      	ldr	r0, [pc, #60]	@ (8011e74 <tcpip_timeouts_mbox_fetch+0x68>)
 8011e36:	f00b f9b5 	bl	801d1a4 <sys_mutex_lock>
    return;
 8011e3a:	e018      	b.n	8011e6e <tcpip_timeouts_mbox_fetch+0x62>
  } else if (sleeptime == 0) {
 8011e3c:	68fb      	ldr	r3, [r7, #12]
 8011e3e:	2b00      	cmp	r3, #0
 8011e40:	d102      	bne.n	8011e48 <tcpip_timeouts_mbox_fetch+0x3c>
    sys_check_timeouts();
 8011e42:	f008 f9f5 	bl	801a230 <sys_check_timeouts>
    /* We try again to fetch a message from the mbox. */
    goto again;
 8011e46:	e7e6      	b.n	8011e16 <tcpip_timeouts_mbox_fetch+0xa>
  }

  UNLOCK_TCPIP_CORE();
 8011e48:	480a      	ldr	r0, [pc, #40]	@ (8011e74 <tcpip_timeouts_mbox_fetch+0x68>)
 8011e4a:	f00b f9ba 	bl	801d1c2 <sys_mutex_unlock>
  res = sys_arch_mbox_fetch(mbox, msg, sleeptime);
 8011e4e:	68fa      	ldr	r2, [r7, #12]
 8011e50:	6839      	ldr	r1, [r7, #0]
 8011e52:	6878      	ldr	r0, [r7, #4]
 8011e54:	f00b f872 	bl	801cf3c <sys_arch_mbox_fetch>
 8011e58:	60b8      	str	r0, [r7, #8]
  LOCK_TCPIP_CORE();
 8011e5a:	4806      	ldr	r0, [pc, #24]	@ (8011e74 <tcpip_timeouts_mbox_fetch+0x68>)
 8011e5c:	f00b f9a2 	bl	801d1a4 <sys_mutex_lock>
  if (res == SYS_ARCH_TIMEOUT) {
 8011e60:	68bb      	ldr	r3, [r7, #8]
 8011e62:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011e66:	d102      	bne.n	8011e6e <tcpip_timeouts_mbox_fetch+0x62>
    /* If a SYS_ARCH_TIMEOUT value is returned, a timeout occurred
       before a message could be fetched. */
    sys_check_timeouts();
 8011e68:	f008 f9e2 	bl	801a230 <sys_check_timeouts>
    /* We try again to fetch a message from the mbox. */
    goto again;
 8011e6c:	e7d3      	b.n	8011e16 <tcpip_timeouts_mbox_fetch+0xa>
  }
}
 8011e6e:	3710      	adds	r7, #16
 8011e70:	46bd      	mov	sp, r7
 8011e72:	bd80      	pop	{r7, pc}
 8011e74:	2000b3ec 	.word	0x2000b3ec

08011e78 <tcpip_thread>:
 *
 * @param arg unused argument
 */
static void
tcpip_thread(void *arg)
{
 8011e78:	b580      	push	{r7, lr}
 8011e7a:	b084      	sub	sp, #16
 8011e7c:	af00      	add	r7, sp, #0
 8011e7e:	6078      	str	r0, [r7, #4]
  struct tcpip_msg *msg;
  LWIP_UNUSED_ARG(arg);

  LWIP_MARK_TCPIP_THREAD();

  LOCK_TCPIP_CORE();
 8011e80:	4810      	ldr	r0, [pc, #64]	@ (8011ec4 <tcpip_thread+0x4c>)
 8011e82:	f00b f98f 	bl	801d1a4 <sys_mutex_lock>
  if (tcpip_init_done != NULL) {
 8011e86:	4b10      	ldr	r3, [pc, #64]	@ (8011ec8 <tcpip_thread+0x50>)
 8011e88:	681b      	ldr	r3, [r3, #0]
 8011e8a:	2b00      	cmp	r3, #0
 8011e8c:	d005      	beq.n	8011e9a <tcpip_thread+0x22>
    tcpip_init_done(tcpip_init_done_arg);
 8011e8e:	4b0e      	ldr	r3, [pc, #56]	@ (8011ec8 <tcpip_thread+0x50>)
 8011e90:	681b      	ldr	r3, [r3, #0]
 8011e92:	4a0e      	ldr	r2, [pc, #56]	@ (8011ecc <tcpip_thread+0x54>)
 8011e94:	6812      	ldr	r2, [r2, #0]
 8011e96:	4610      	mov	r0, r2
 8011e98:	4798      	blx	r3
  }

  while (1) {                          /* MAIN Loop */
    LWIP_TCPIP_THREAD_ALIVE();
    /* wait for a message, timeouts are processed while waiting */
    TCPIP_MBOX_FETCH(&tcpip_mbox, (void **)&msg);
 8011e9a:	f107 030c 	add.w	r3, r7, #12
 8011e9e:	4619      	mov	r1, r3
 8011ea0:	480b      	ldr	r0, [pc, #44]	@ (8011ed0 <tcpip_thread+0x58>)
 8011ea2:	f7ff ffb3 	bl	8011e0c <tcpip_timeouts_mbox_fetch>
    if (msg == NULL) {
 8011ea6:	68fb      	ldr	r3, [r7, #12]
 8011ea8:	2b00      	cmp	r3, #0
 8011eaa:	d106      	bne.n	8011eba <tcpip_thread+0x42>
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: invalid message: NULL\n"));
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 8011eac:	4b09      	ldr	r3, [pc, #36]	@ (8011ed4 <tcpip_thread+0x5c>)
 8011eae:	2291      	movs	r2, #145	@ 0x91
 8011eb0:	4909      	ldr	r1, [pc, #36]	@ (8011ed8 <tcpip_thread+0x60>)
 8011eb2:	480a      	ldr	r0, [pc, #40]	@ (8011edc <tcpip_thread+0x64>)
 8011eb4:	f00c f92a 	bl	801e10c <iprintf>
      continue;
 8011eb8:	e003      	b.n	8011ec2 <tcpip_thread+0x4a>
    }
    tcpip_thread_handle_msg(msg);
 8011eba:	68fb      	ldr	r3, [r7, #12]
 8011ebc:	4618      	mov	r0, r3
 8011ebe:	f000 f80f 	bl	8011ee0 <tcpip_thread_handle_msg>
    TCPIP_MBOX_FETCH(&tcpip_mbox, (void **)&msg);
 8011ec2:	e7ea      	b.n	8011e9a <tcpip_thread+0x22>
 8011ec4:	2000b3ec 	.word	0x2000b3ec
 8011ec8:	2000b3e0 	.word	0x2000b3e0
 8011ecc:	2000b3e4 	.word	0x2000b3e4
 8011ed0:	2000b3e8 	.word	0x2000b3e8
 8011ed4:	0801ff0c 	.word	0x0801ff0c
 8011ed8:	0801ff3c 	.word	0x0801ff3c
 8011edc:	0801ff5c 	.word	0x0801ff5c

08011ee0 <tcpip_thread_handle_msg>:
/* Handle a single tcpip_msg
 * This is in its own function for access by tests only.
 */
static void
tcpip_thread_handle_msg(struct tcpip_msg *msg)
{
 8011ee0:	b580      	push	{r7, lr}
 8011ee2:	b082      	sub	sp, #8
 8011ee4:	af00      	add	r7, sp, #0
 8011ee6:	6078      	str	r0, [r7, #4]
  switch (msg->type) {
 8011ee8:	687b      	ldr	r3, [r7, #4]
 8011eea:	781b      	ldrb	r3, [r3, #0]
 8011eec:	2b02      	cmp	r3, #2
 8011eee:	d026      	beq.n	8011f3e <tcpip_thread_handle_msg+0x5e>
 8011ef0:	2b02      	cmp	r3, #2
 8011ef2:	dc2b      	bgt.n	8011f4c <tcpip_thread_handle_msg+0x6c>
 8011ef4:	2b00      	cmp	r3, #0
 8011ef6:	d002      	beq.n	8011efe <tcpip_thread_handle_msg+0x1e>
 8011ef8:	2b01      	cmp	r3, #1
 8011efa:	d015      	beq.n	8011f28 <tcpip_thread_handle_msg+0x48>
 8011efc:	e026      	b.n	8011f4c <tcpip_thread_handle_msg+0x6c>
#endif /* !LWIP_TCPIP_CORE_LOCKING */

#if !LWIP_TCPIP_CORE_LOCKING_INPUT
    case TCPIP_MSG_INPKT:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: PACKET %p\n", (void *)msg));
      if (msg->msg.inp.input_fn(msg->msg.inp.p, msg->msg.inp.netif) != ERR_OK) {
 8011efe:	687b      	ldr	r3, [r7, #4]
 8011f00:	68db      	ldr	r3, [r3, #12]
 8011f02:	687a      	ldr	r2, [r7, #4]
 8011f04:	6850      	ldr	r0, [r2, #4]
 8011f06:	687a      	ldr	r2, [r7, #4]
 8011f08:	6892      	ldr	r2, [r2, #8]
 8011f0a:	4611      	mov	r1, r2
 8011f0c:	4798      	blx	r3
 8011f0e:	4603      	mov	r3, r0
 8011f10:	2b00      	cmp	r3, #0
 8011f12:	d004      	beq.n	8011f1e <tcpip_thread_handle_msg+0x3e>
        pbuf_free(msg->msg.inp.p);
 8011f14:	687b      	ldr	r3, [r7, #4]
 8011f16:	685b      	ldr	r3, [r3, #4]
 8011f18:	4618      	mov	r0, r3
 8011f1a:	f001 fd65 	bl	80139e8 <pbuf_free>
      }
      memp_free(MEMP_TCPIP_MSG_INPKT, msg);
 8011f1e:	6879      	ldr	r1, [r7, #4]
 8011f20:	2009      	movs	r0, #9
 8011f22:	f000 febd 	bl	8012ca0 <memp_free>
      break;
 8011f26:	e018      	b.n	8011f5a <tcpip_thread_handle_msg+0x7a>
      break;
#endif /* LWIP_TCPIP_TIMEOUT && LWIP_TIMERS */

    case TCPIP_MSG_CALLBACK:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: CALLBACK %p\n", (void *)msg));
      msg->msg.cb.function(msg->msg.cb.ctx);
 8011f28:	687b      	ldr	r3, [r7, #4]
 8011f2a:	685b      	ldr	r3, [r3, #4]
 8011f2c:	687a      	ldr	r2, [r7, #4]
 8011f2e:	6892      	ldr	r2, [r2, #8]
 8011f30:	4610      	mov	r0, r2
 8011f32:	4798      	blx	r3
      memp_free(MEMP_TCPIP_MSG_API, msg);
 8011f34:	6879      	ldr	r1, [r7, #4]
 8011f36:	2008      	movs	r0, #8
 8011f38:	f000 feb2 	bl	8012ca0 <memp_free>
      break;
 8011f3c:	e00d      	b.n	8011f5a <tcpip_thread_handle_msg+0x7a>

    case TCPIP_MSG_CALLBACK_STATIC:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: CALLBACK_STATIC %p\n", (void *)msg));
      msg->msg.cb.function(msg->msg.cb.ctx);
 8011f3e:	687b      	ldr	r3, [r7, #4]
 8011f40:	685b      	ldr	r3, [r3, #4]
 8011f42:	687a      	ldr	r2, [r7, #4]
 8011f44:	6892      	ldr	r2, [r2, #8]
 8011f46:	4610      	mov	r0, r2
 8011f48:	4798      	blx	r3
      break;
 8011f4a:	e006      	b.n	8011f5a <tcpip_thread_handle_msg+0x7a>

    default:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: invalid message: %d\n", msg->type));
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 8011f4c:	4b05      	ldr	r3, [pc, #20]	@ (8011f64 <tcpip_thread_handle_msg+0x84>)
 8011f4e:	22cf      	movs	r2, #207	@ 0xcf
 8011f50:	4905      	ldr	r1, [pc, #20]	@ (8011f68 <tcpip_thread_handle_msg+0x88>)
 8011f52:	4806      	ldr	r0, [pc, #24]	@ (8011f6c <tcpip_thread_handle_msg+0x8c>)
 8011f54:	f00c f8da 	bl	801e10c <iprintf>
      break;
 8011f58:	bf00      	nop
  }
}
 8011f5a:	bf00      	nop
 8011f5c:	3708      	adds	r7, #8
 8011f5e:	46bd      	mov	sp, r7
 8011f60:	bd80      	pop	{r7, pc}
 8011f62:	bf00      	nop
 8011f64:	0801ff0c 	.word	0x0801ff0c
 8011f68:	0801ff3c 	.word	0x0801ff3c
 8011f6c:	0801ff5c 	.word	0x0801ff5c

08011f70 <tcpip_inpkt>:
 * @param inp the network interface on which the packet was received
 * @param input_fn input function to call
 */
err_t
tcpip_inpkt(struct pbuf *p, struct netif *inp, netif_input_fn input_fn)
{
 8011f70:	b580      	push	{r7, lr}
 8011f72:	b086      	sub	sp, #24
 8011f74:	af00      	add	r7, sp, #0
 8011f76:	60f8      	str	r0, [r7, #12]
 8011f78:	60b9      	str	r1, [r7, #8]
 8011f7a:	607a      	str	r2, [r7, #4]
  UNLOCK_TCPIP_CORE();
  return ret;
#else /* LWIP_TCPIP_CORE_LOCKING_INPUT */
  struct tcpip_msg *msg;

  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 8011f7c:	481a      	ldr	r0, [pc, #104]	@ (8011fe8 <tcpip_inpkt+0x78>)
 8011f7e:	f00b f838 	bl	801cff2 <sys_mbox_valid>
 8011f82:	4603      	mov	r3, r0
 8011f84:	2b00      	cmp	r3, #0
 8011f86:	d105      	bne.n	8011f94 <tcpip_inpkt+0x24>
 8011f88:	4b18      	ldr	r3, [pc, #96]	@ (8011fec <tcpip_inpkt+0x7c>)
 8011f8a:	22fc      	movs	r2, #252	@ 0xfc
 8011f8c:	4918      	ldr	r1, [pc, #96]	@ (8011ff0 <tcpip_inpkt+0x80>)
 8011f8e:	4819      	ldr	r0, [pc, #100]	@ (8011ff4 <tcpip_inpkt+0x84>)
 8011f90:	f00c f8bc 	bl	801e10c <iprintf>

  msg = (struct tcpip_msg *)memp_malloc(MEMP_TCPIP_MSG_INPKT);
 8011f94:	2009      	movs	r0, #9
 8011f96:	f000 fe0d 	bl	8012bb4 <memp_malloc>
 8011f9a:	6178      	str	r0, [r7, #20]
  if (msg == NULL) {
 8011f9c:	697b      	ldr	r3, [r7, #20]
 8011f9e:	2b00      	cmp	r3, #0
 8011fa0:	d102      	bne.n	8011fa8 <tcpip_inpkt+0x38>
    return ERR_MEM;
 8011fa2:	f04f 33ff 	mov.w	r3, #4294967295
 8011fa6:	e01a      	b.n	8011fde <tcpip_inpkt+0x6e>
  }

  msg->type = TCPIP_MSG_INPKT;
 8011fa8:	697b      	ldr	r3, [r7, #20]
 8011faa:	2200      	movs	r2, #0
 8011fac:	701a      	strb	r2, [r3, #0]
  msg->msg.inp.p = p;
 8011fae:	697b      	ldr	r3, [r7, #20]
 8011fb0:	68fa      	ldr	r2, [r7, #12]
 8011fb2:	605a      	str	r2, [r3, #4]
  msg->msg.inp.netif = inp;
 8011fb4:	697b      	ldr	r3, [r7, #20]
 8011fb6:	68ba      	ldr	r2, [r7, #8]
 8011fb8:	609a      	str	r2, [r3, #8]
  msg->msg.inp.input_fn = input_fn;
 8011fba:	697b      	ldr	r3, [r7, #20]
 8011fbc:	687a      	ldr	r2, [r7, #4]
 8011fbe:	60da      	str	r2, [r3, #12]
  if (sys_mbox_trypost(&tcpip_mbox, msg) != ERR_OK) {
 8011fc0:	6979      	ldr	r1, [r7, #20]
 8011fc2:	4809      	ldr	r0, [pc, #36]	@ (8011fe8 <tcpip_inpkt+0x78>)
 8011fc4:	f00a ffa0 	bl	801cf08 <sys_mbox_trypost>
 8011fc8:	4603      	mov	r3, r0
 8011fca:	2b00      	cmp	r3, #0
 8011fcc:	d006      	beq.n	8011fdc <tcpip_inpkt+0x6c>
    memp_free(MEMP_TCPIP_MSG_INPKT, msg);
 8011fce:	6979      	ldr	r1, [r7, #20]
 8011fd0:	2009      	movs	r0, #9
 8011fd2:	f000 fe65 	bl	8012ca0 <memp_free>
    return ERR_MEM;
 8011fd6:	f04f 33ff 	mov.w	r3, #4294967295
 8011fda:	e000      	b.n	8011fde <tcpip_inpkt+0x6e>
  }
  return ERR_OK;
 8011fdc:	2300      	movs	r3, #0
#endif /* LWIP_TCPIP_CORE_LOCKING_INPUT */
}
 8011fde:	4618      	mov	r0, r3
 8011fe0:	3718      	adds	r7, #24
 8011fe2:	46bd      	mov	sp, r7
 8011fe4:	bd80      	pop	{r7, pc}
 8011fe6:	bf00      	nop
 8011fe8:	2000b3e8 	.word	0x2000b3e8
 8011fec:	0801ff0c 	.word	0x0801ff0c
 8011ff0:	0801ff84 	.word	0x0801ff84
 8011ff4:	0801ff5c 	.word	0x0801ff5c

08011ff8 <tcpip_input>:
 *          NETIF_FLAG_ETHERNET flags)
 * @param inp the network interface on which the packet was received
 */
err_t
tcpip_input(struct pbuf *p, struct netif *inp)
{
 8011ff8:	b580      	push	{r7, lr}
 8011ffa:	b082      	sub	sp, #8
 8011ffc:	af00      	add	r7, sp, #0
 8011ffe:	6078      	str	r0, [r7, #4]
 8012000:	6039      	str	r1, [r7, #0]
#if LWIP_ETHERNET
  if (inp->flags & (NETIF_FLAG_ETHARP | NETIF_FLAG_ETHERNET)) {
 8012002:	683b      	ldr	r3, [r7, #0]
 8012004:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8012008:	f003 0318 	and.w	r3, r3, #24
 801200c:	2b00      	cmp	r3, #0
 801200e:	d006      	beq.n	801201e <tcpip_input+0x26>
    return tcpip_inpkt(p, inp, ethernet_input);
 8012010:	4a08      	ldr	r2, [pc, #32]	@ (8012034 <tcpip_input+0x3c>)
 8012012:	6839      	ldr	r1, [r7, #0]
 8012014:	6878      	ldr	r0, [r7, #4]
 8012016:	f7ff ffab 	bl	8011f70 <tcpip_inpkt>
 801201a:	4603      	mov	r3, r0
 801201c:	e005      	b.n	801202a <tcpip_input+0x32>
  } else
#endif /* LWIP_ETHERNET */
    return tcpip_inpkt(p, inp, ip_input);
 801201e:	4a06      	ldr	r2, [pc, #24]	@ (8012038 <tcpip_input+0x40>)
 8012020:	6839      	ldr	r1, [r7, #0]
 8012022:	6878      	ldr	r0, [r7, #4]
 8012024:	f7ff ffa4 	bl	8011f70 <tcpip_inpkt>
 8012028:	4603      	mov	r3, r0
}
 801202a:	4618      	mov	r0, r3
 801202c:	3708      	adds	r7, #8
 801202e:	46bd      	mov	sp, r7
 8012030:	bd80      	pop	{r7, pc}
 8012032:	bf00      	nop
 8012034:	0801ccf5 	.word	0x0801ccf5
 8012038:	0801bbfd 	.word	0x0801bbfd

0801203c <tcpip_try_callback>:
 *
 * @see tcpip_callback
 */
err_t
tcpip_try_callback(tcpip_callback_fn function, void *ctx)
{
 801203c:	b580      	push	{r7, lr}
 801203e:	b084      	sub	sp, #16
 8012040:	af00      	add	r7, sp, #0
 8012042:	6078      	str	r0, [r7, #4]
 8012044:	6039      	str	r1, [r7, #0]
  struct tcpip_msg *msg;

  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 8012046:	4819      	ldr	r0, [pc, #100]	@ (80120ac <tcpip_try_callback+0x70>)
 8012048:	f00a ffd3 	bl	801cff2 <sys_mbox_valid>
 801204c:	4603      	mov	r3, r0
 801204e:	2b00      	cmp	r3, #0
 8012050:	d106      	bne.n	8012060 <tcpip_try_callback+0x24>
 8012052:	4b17      	ldr	r3, [pc, #92]	@ (80120b0 <tcpip_try_callback+0x74>)
 8012054:	f240 125d 	movw	r2, #349	@ 0x15d
 8012058:	4916      	ldr	r1, [pc, #88]	@ (80120b4 <tcpip_try_callback+0x78>)
 801205a:	4817      	ldr	r0, [pc, #92]	@ (80120b8 <tcpip_try_callback+0x7c>)
 801205c:	f00c f856 	bl	801e10c <iprintf>

  msg = (struct tcpip_msg *)memp_malloc(MEMP_TCPIP_MSG_API);
 8012060:	2008      	movs	r0, #8
 8012062:	f000 fda7 	bl	8012bb4 <memp_malloc>
 8012066:	60f8      	str	r0, [r7, #12]
  if (msg == NULL) {
 8012068:	68fb      	ldr	r3, [r7, #12]
 801206a:	2b00      	cmp	r3, #0
 801206c:	d102      	bne.n	8012074 <tcpip_try_callback+0x38>
    return ERR_MEM;
 801206e:	f04f 33ff 	mov.w	r3, #4294967295
 8012072:	e017      	b.n	80120a4 <tcpip_try_callback+0x68>
  }

  msg->type = TCPIP_MSG_CALLBACK;
 8012074:	68fb      	ldr	r3, [r7, #12]
 8012076:	2201      	movs	r2, #1
 8012078:	701a      	strb	r2, [r3, #0]
  msg->msg.cb.function = function;
 801207a:	68fb      	ldr	r3, [r7, #12]
 801207c:	687a      	ldr	r2, [r7, #4]
 801207e:	605a      	str	r2, [r3, #4]
  msg->msg.cb.ctx = ctx;
 8012080:	68fb      	ldr	r3, [r7, #12]
 8012082:	683a      	ldr	r2, [r7, #0]
 8012084:	609a      	str	r2, [r3, #8]

  if (sys_mbox_trypost(&tcpip_mbox, msg) != ERR_OK) {
 8012086:	68f9      	ldr	r1, [r7, #12]
 8012088:	4808      	ldr	r0, [pc, #32]	@ (80120ac <tcpip_try_callback+0x70>)
 801208a:	f00a ff3d 	bl	801cf08 <sys_mbox_trypost>
 801208e:	4603      	mov	r3, r0
 8012090:	2b00      	cmp	r3, #0
 8012092:	d006      	beq.n	80120a2 <tcpip_try_callback+0x66>
    memp_free(MEMP_TCPIP_MSG_API, msg);
 8012094:	68f9      	ldr	r1, [r7, #12]
 8012096:	2008      	movs	r0, #8
 8012098:	f000 fe02 	bl	8012ca0 <memp_free>
    return ERR_MEM;
 801209c:	f04f 33ff 	mov.w	r3, #4294967295
 80120a0:	e000      	b.n	80120a4 <tcpip_try_callback+0x68>
  }
  return ERR_OK;
 80120a2:	2300      	movs	r3, #0
}
 80120a4:	4618      	mov	r0, r3
 80120a6:	3710      	adds	r7, #16
 80120a8:	46bd      	mov	sp, r7
 80120aa:	bd80      	pop	{r7, pc}
 80120ac:	2000b3e8 	.word	0x2000b3e8
 80120b0:	0801ff0c 	.word	0x0801ff0c
 80120b4:	0801ff84 	.word	0x0801ff84
 80120b8:	0801ff5c 	.word	0x0801ff5c

080120bc <tcpip_send_msg_wait_sem>:
 * @param sem semaphore to wait on
 * @return ERR_OK if the function was called, another err_t if not
 */
err_t
tcpip_send_msg_wait_sem(tcpip_callback_fn fn, void *apimsg, sys_sem_t *sem)
{
 80120bc:	b580      	push	{r7, lr}
 80120be:	b084      	sub	sp, #16
 80120c0:	af00      	add	r7, sp, #0
 80120c2:	60f8      	str	r0, [r7, #12]
 80120c4:	60b9      	str	r1, [r7, #8]
 80120c6:	607a      	str	r2, [r7, #4]
#if LWIP_TCPIP_CORE_LOCKING
  LWIP_UNUSED_ARG(sem);
  LOCK_TCPIP_CORE();
 80120c8:	4806      	ldr	r0, [pc, #24]	@ (80120e4 <tcpip_send_msg_wait_sem+0x28>)
 80120ca:	f00b f86b 	bl	801d1a4 <sys_mutex_lock>
  fn(apimsg);
 80120ce:	68fb      	ldr	r3, [r7, #12]
 80120d0:	68b8      	ldr	r0, [r7, #8]
 80120d2:	4798      	blx	r3
  UNLOCK_TCPIP_CORE();
 80120d4:	4803      	ldr	r0, [pc, #12]	@ (80120e4 <tcpip_send_msg_wait_sem+0x28>)
 80120d6:	f00b f874 	bl	801d1c2 <sys_mutex_unlock>
  return ERR_OK;
 80120da:	2300      	movs	r3, #0
  sys_mbox_post(&tcpip_mbox, &TCPIP_MSG_VAR_REF(msg));
  sys_arch_sem_wait(sem, 0);
  TCPIP_MSG_VAR_FREE(msg);
  return ERR_OK;
#endif /* LWIP_TCPIP_CORE_LOCKING */
}
 80120dc:	4618      	mov	r0, r3
 80120de:	3710      	adds	r7, #16
 80120e0:	46bd      	mov	sp, r7
 80120e2:	bd80      	pop	{r7, pc}
 80120e4:	2000b3ec 	.word	0x2000b3ec

080120e8 <tcpip_init>:
 * @param initfunc a function to call when tcpip_thread is running and finished initializing
 * @param arg argument to pass to initfunc
 */
void
tcpip_init(tcpip_init_done_fn initfunc, void *arg)
{
 80120e8:	b580      	push	{r7, lr}
 80120ea:	b084      	sub	sp, #16
 80120ec:	af02      	add	r7, sp, #8
 80120ee:	6078      	str	r0, [r7, #4]
 80120f0:	6039      	str	r1, [r7, #0]
  lwip_init();
 80120f2:	f000 f8ba 	bl	801226a <lwip_init>

  tcpip_init_done = initfunc;
 80120f6:	4a17      	ldr	r2, [pc, #92]	@ (8012154 <tcpip_init+0x6c>)
 80120f8:	687b      	ldr	r3, [r7, #4]
 80120fa:	6013      	str	r3, [r2, #0]
  tcpip_init_done_arg = arg;
 80120fc:	4a16      	ldr	r2, [pc, #88]	@ (8012158 <tcpip_init+0x70>)
 80120fe:	683b      	ldr	r3, [r7, #0]
 8012100:	6013      	str	r3, [r2, #0]
  if (sys_mbox_new(&tcpip_mbox, TCPIP_MBOX_SIZE) != ERR_OK) {
 8012102:	2106      	movs	r1, #6
 8012104:	4815      	ldr	r0, [pc, #84]	@ (801215c <tcpip_init+0x74>)
 8012106:	f00a fecb 	bl	801cea0 <sys_mbox_new>
 801210a:	4603      	mov	r3, r0
 801210c:	2b00      	cmp	r3, #0
 801210e:	d006      	beq.n	801211e <tcpip_init+0x36>
    LWIP_ASSERT("failed to create tcpip_thread mbox", 0);
 8012110:	4b13      	ldr	r3, [pc, #76]	@ (8012160 <tcpip_init+0x78>)
 8012112:	f240 2261 	movw	r2, #609	@ 0x261
 8012116:	4913      	ldr	r1, [pc, #76]	@ (8012164 <tcpip_init+0x7c>)
 8012118:	4813      	ldr	r0, [pc, #76]	@ (8012168 <tcpip_init+0x80>)
 801211a:	f00b fff7 	bl	801e10c <iprintf>
  }
#if LWIP_TCPIP_CORE_LOCKING
  if (sys_mutex_new(&lock_tcpip_core) != ERR_OK) {
 801211e:	4813      	ldr	r0, [pc, #76]	@ (801216c <tcpip_init+0x84>)
 8012120:	f00b f824 	bl	801d16c <sys_mutex_new>
 8012124:	4603      	mov	r3, r0
 8012126:	2b00      	cmp	r3, #0
 8012128:	d006      	beq.n	8012138 <tcpip_init+0x50>
    LWIP_ASSERT("failed to create lock_tcpip_core", 0);
 801212a:	4b0d      	ldr	r3, [pc, #52]	@ (8012160 <tcpip_init+0x78>)
 801212c:	f240 2265 	movw	r2, #613	@ 0x265
 8012130:	490f      	ldr	r1, [pc, #60]	@ (8012170 <tcpip_init+0x88>)
 8012132:	480d      	ldr	r0, [pc, #52]	@ (8012168 <tcpip_init+0x80>)
 8012134:	f00b ffea 	bl	801e10c <iprintf>
  }
#endif /* LWIP_TCPIP_CORE_LOCKING */

  sys_thread_new(TCPIP_THREAD_NAME, tcpip_thread, NULL, TCPIP_THREAD_STACKSIZE, TCPIP_THREAD_PRIO);
 8012138:	2300      	movs	r3, #0
 801213a:	9300      	str	r3, [sp, #0]
 801213c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8012140:	2200      	movs	r2, #0
 8012142:	490c      	ldr	r1, [pc, #48]	@ (8012174 <tcpip_init+0x8c>)
 8012144:	480c      	ldr	r0, [pc, #48]	@ (8012178 <tcpip_init+0x90>)
 8012146:	f00b f849 	bl	801d1dc <sys_thread_new>
}
 801214a:	bf00      	nop
 801214c:	3708      	adds	r7, #8
 801214e:	46bd      	mov	sp, r7
 8012150:	bd80      	pop	{r7, pc}
 8012152:	bf00      	nop
 8012154:	2000b3e0 	.word	0x2000b3e0
 8012158:	2000b3e4 	.word	0x2000b3e4
 801215c:	2000b3e8 	.word	0x2000b3e8
 8012160:	0801ff0c 	.word	0x0801ff0c
 8012164:	0801ff94 	.word	0x0801ff94
 8012168:	0801ff5c 	.word	0x0801ff5c
 801216c:	2000b3ec 	.word	0x2000b3ec
 8012170:	0801ffb8 	.word	0x0801ffb8
 8012174:	08011e79 	.word	0x08011e79
 8012178:	0801ffdc 	.word	0x0801ffdc

0801217c <fs_open>:
#endif /* LWIP_HTTPD_CUSTOM_FILES */

/*-----------------------------------------------------------------------------------*/
err_t
fs_open(struct fs_file *file, const char *name)
{
 801217c:	b580      	push	{r7, lr}
 801217e:	b084      	sub	sp, #16
 8012180:	af00      	add	r7, sp, #0
 8012182:	6078      	str	r0, [r7, #4]
 8012184:	6039      	str	r1, [r7, #0]
  const struct fsdata_file *f;

  if ((file == NULL) || (name == NULL)) {
 8012186:	687b      	ldr	r3, [r7, #4]
 8012188:	2b00      	cmp	r3, #0
 801218a:	d002      	beq.n	8012192 <fs_open+0x16>
 801218c:	683b      	ldr	r3, [r7, #0]
 801218e:	2b00      	cmp	r3, #0
 8012190:	d102      	bne.n	8012198 <fs_open+0x1c>
    return ERR_ARG;
 8012192:	f06f 030f 	mvn.w	r3, #15
 8012196:	e028      	b.n	80121ea <fs_open+0x6e>
    return ERR_OK;
  }
  file->is_custom_file = 0;
#endif /* LWIP_HTTPD_CUSTOM_FILES */

  for (f = FS_ROOT; f != NULL; f = f->next) {
 8012198:	4b16      	ldr	r3, [pc, #88]	@ (80121f4 <fs_open+0x78>)
 801219a:	60fb      	str	r3, [r7, #12]
 801219c:	e020      	b.n	80121e0 <fs_open+0x64>
    if (!strcmp(name, (const char *)f->name)) {
 801219e:	68fb      	ldr	r3, [r7, #12]
 80121a0:	685b      	ldr	r3, [r3, #4]
 80121a2:	4619      	mov	r1, r3
 80121a4:	6838      	ldr	r0, [r7, #0]
 80121a6:	f7ee f84b 	bl	8000240 <strcmp>
 80121aa:	4603      	mov	r3, r0
 80121ac:	2b00      	cmp	r3, #0
 80121ae:	d114      	bne.n	80121da <fs_open+0x5e>
      file->data = (const char *)f->data;
 80121b0:	68fb      	ldr	r3, [r7, #12]
 80121b2:	689a      	ldr	r2, [r3, #8]
 80121b4:	687b      	ldr	r3, [r7, #4]
 80121b6:	601a      	str	r2, [r3, #0]
      file->len = f->len;
 80121b8:	68fb      	ldr	r3, [r7, #12]
 80121ba:	68da      	ldr	r2, [r3, #12]
 80121bc:	687b      	ldr	r3, [r7, #4]
 80121be:	605a      	str	r2, [r3, #4]
      file->index = f->len;
 80121c0:	68fb      	ldr	r3, [r7, #12]
 80121c2:	68da      	ldr	r2, [r3, #12]
 80121c4:	687b      	ldr	r3, [r7, #4]
 80121c6:	609a      	str	r2, [r3, #8]
      file->pextension = NULL;
 80121c8:	687b      	ldr	r3, [r7, #4]
 80121ca:	2200      	movs	r2, #0
 80121cc:	60da      	str	r2, [r3, #12]
      file->flags = f->flags;
 80121ce:	68fb      	ldr	r3, [r7, #12]
 80121d0:	7c1a      	ldrb	r2, [r3, #16]
 80121d2:	687b      	ldr	r3, [r7, #4]
 80121d4:	741a      	strb	r2, [r3, #16]
      file->chksum = f->chksum;
#endif /* HTTPD_PRECALCULATED_CHECKSUM */
#if LWIP_HTTPD_FILE_STATE
      file->state = fs_state_init(file, name);
#endif /* #if LWIP_HTTPD_FILE_STATE */
      return ERR_OK;
 80121d6:	2300      	movs	r3, #0
 80121d8:	e007      	b.n	80121ea <fs_open+0x6e>
  for (f = FS_ROOT; f != NULL; f = f->next) {
 80121da:	68fb      	ldr	r3, [r7, #12]
 80121dc:	681b      	ldr	r3, [r3, #0]
 80121de:	60fb      	str	r3, [r7, #12]
 80121e0:	68fb      	ldr	r3, [r7, #12]
 80121e2:	2b00      	cmp	r3, #0
 80121e4:	d1db      	bne.n	801219e <fs_open+0x22>
    }
  }
  /* file not found */
  return ERR_VAL;
 80121e6:	f06f 0305 	mvn.w	r3, #5
}
 80121ea:	4618      	mov	r0, r3
 80121ec:	3710      	adds	r7, #16
 80121ee:	46bd      	mov	sp, r7
 80121f0:	bd80      	pop	{r7, pc}
 80121f2:	bf00      	nop
 80121f4:	08034a34 	.word	0x08034a34

080121f8 <fs_close>:

/*-----------------------------------------------------------------------------------*/
void
fs_close(struct fs_file *file)
{
 80121f8:	b480      	push	{r7}
 80121fa:	b083      	sub	sp, #12
 80121fc:	af00      	add	r7, sp, #0
 80121fe:	6078      	str	r0, [r7, #4]
#endif /* LWIP_HTTPD_CUSTOM_FILES */
#if LWIP_HTTPD_FILE_STATE
  fs_state_free(file, file->state);
#endif /* #if LWIP_HTTPD_FILE_STATE */
  LWIP_UNUSED_ARG(file);
}
 8012200:	bf00      	nop
 8012202:	370c      	adds	r7, #12
 8012204:	46bd      	mov	sp, r7
 8012206:	f85d 7b04 	ldr.w	r7, [sp], #4
 801220a:	4770      	bx	lr

0801220c <lwip_htons>:
 * @param n u16_t in host byte order
 * @return n in network byte order
 */
u16_t
lwip_htons(u16_t n)
{
 801220c:	b480      	push	{r7}
 801220e:	b083      	sub	sp, #12
 8012210:	af00      	add	r7, sp, #0
 8012212:	4603      	mov	r3, r0
 8012214:	80fb      	strh	r3, [r7, #6]
  return PP_HTONS(n);
 8012216:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 801221a:	021b      	lsls	r3, r3, #8
 801221c:	b21a      	sxth	r2, r3
 801221e:	88fb      	ldrh	r3, [r7, #6]
 8012220:	0a1b      	lsrs	r3, r3, #8
 8012222:	b29b      	uxth	r3, r3
 8012224:	b21b      	sxth	r3, r3
 8012226:	4313      	orrs	r3, r2
 8012228:	b21b      	sxth	r3, r3
 801222a:	b29b      	uxth	r3, r3
}
 801222c:	4618      	mov	r0, r3
 801222e:	370c      	adds	r7, #12
 8012230:	46bd      	mov	sp, r7
 8012232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012236:	4770      	bx	lr

08012238 <lwip_htonl>:
 * @param n u32_t in host byte order
 * @return n in network byte order
 */
u32_t
lwip_htonl(u32_t n)
{
 8012238:	b480      	push	{r7}
 801223a:	b083      	sub	sp, #12
 801223c:	af00      	add	r7, sp, #0
 801223e:	6078      	str	r0, [r7, #4]
  return PP_HTONL(n);
 8012240:	687b      	ldr	r3, [r7, #4]
 8012242:	061a      	lsls	r2, r3, #24
 8012244:	687b      	ldr	r3, [r7, #4]
 8012246:	021b      	lsls	r3, r3, #8
 8012248:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 801224c:	431a      	orrs	r2, r3
 801224e:	687b      	ldr	r3, [r7, #4]
 8012250:	0a1b      	lsrs	r3, r3, #8
 8012252:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8012256:	431a      	orrs	r2, r3
 8012258:	687b      	ldr	r3, [r7, #4]
 801225a:	0e1b      	lsrs	r3, r3, #24
 801225c:	4313      	orrs	r3, r2
}
 801225e:	4618      	mov	r0, r3
 8012260:	370c      	adds	r7, #12
 8012262:	46bd      	mov	sp, r7
 8012264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012268:	4770      	bx	lr

0801226a <lwip_init>:
 * Initialize all modules.
 * Use this in NO_SYS mode. Use tcpip_init() otherwise.
 */
void
lwip_init(void)
{
 801226a:	b580      	push	{r7, lr}
 801226c:	b082      	sub	sp, #8
 801226e:	af00      	add	r7, sp, #0
#ifndef LWIP_SKIP_CONST_CHECK
  int a = 0;
 8012270:	2300      	movs	r3, #0
 8012272:	607b      	str	r3, [r7, #4]
#endif

  /* Modules initialization */
  stats_init();
#if !NO_SYS
  sys_init();
 8012274:	f00a ff6c 	bl	801d150 <sys_init>
#endif /* !NO_SYS */
  mem_init();
 8012278:	f000 f8d4 	bl	8012424 <mem_init>
  memp_init();
 801227c:	f000 fc2c 	bl	8012ad8 <memp_init>
  pbuf_init();
  netif_init();
 8012280:	f000 fd38 	bl	8012cf4 <netif_init>
#endif /* LWIP_IPV4 */
#if LWIP_RAW
  raw_init();
#endif /* LWIP_RAW */
#if LWIP_UDP
  udp_init();
 8012284:	f008 f846 	bl	801a314 <udp_init>
#endif /* LWIP_UDP */
#if LWIP_TCP
  tcp_init();
 8012288:	f001 fe48 	bl	8013f1c <tcp_init>
#if PPP_SUPPORT
  ppp_init();
#endif

#if LWIP_TIMERS
  sys_timeouts_init();
 801228c:	f007 ff88 	bl	801a1a0 <sys_timeouts_init>
#endif /* LWIP_TIMERS */
}
 8012290:	bf00      	nop
 8012292:	3708      	adds	r7, #8
 8012294:	46bd      	mov	sp, r7
 8012296:	bd80      	pop	{r7, pc}

08012298 <ptr_to_mem>:
#define mem_overflow_check_element(mem)
#endif /* MEM_OVERFLOW_CHECK */

static struct mem *
ptr_to_mem(mem_size_t ptr)
{
 8012298:	b480      	push	{r7}
 801229a:	b083      	sub	sp, #12
 801229c:	af00      	add	r7, sp, #0
 801229e:	4603      	mov	r3, r0
 80122a0:	80fb      	strh	r3, [r7, #6]
  return (struct mem *)(void *)&ram[ptr];
 80122a2:	4b05      	ldr	r3, [pc, #20]	@ (80122b8 <ptr_to_mem+0x20>)
 80122a4:	681a      	ldr	r2, [r3, #0]
 80122a6:	88fb      	ldrh	r3, [r7, #6]
 80122a8:	4413      	add	r3, r2
}
 80122aa:	4618      	mov	r0, r3
 80122ac:	370c      	adds	r7, #12
 80122ae:	46bd      	mov	sp, r7
 80122b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80122b4:	4770      	bx	lr
 80122b6:	bf00      	nop
 80122b8:	2000b408 	.word	0x2000b408

080122bc <mem_to_ptr>:

static mem_size_t
mem_to_ptr(void *mem)
{
 80122bc:	b480      	push	{r7}
 80122be:	b083      	sub	sp, #12
 80122c0:	af00      	add	r7, sp, #0
 80122c2:	6078      	str	r0, [r7, #4]
  return (mem_size_t)((u8_t *)mem - ram);
 80122c4:	4b05      	ldr	r3, [pc, #20]	@ (80122dc <mem_to_ptr+0x20>)
 80122c6:	681b      	ldr	r3, [r3, #0]
 80122c8:	687a      	ldr	r2, [r7, #4]
 80122ca:	1ad3      	subs	r3, r2, r3
 80122cc:	b29b      	uxth	r3, r3
}
 80122ce:	4618      	mov	r0, r3
 80122d0:	370c      	adds	r7, #12
 80122d2:	46bd      	mov	sp, r7
 80122d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80122d8:	4770      	bx	lr
 80122da:	bf00      	nop
 80122dc:	2000b408 	.word	0x2000b408

080122e0 <plug_holes>:
 * This assumes access to the heap is protected by the calling function
 * already.
 */
static void
plug_holes(struct mem *mem)
{
 80122e0:	b590      	push	{r4, r7, lr}
 80122e2:	b085      	sub	sp, #20
 80122e4:	af00      	add	r7, sp, #0
 80122e6:	6078      	str	r0, [r7, #4]
  struct mem *nmem;
  struct mem *pmem;

  LWIP_ASSERT("plug_holes: mem >= ram", (u8_t *)mem >= ram);
 80122e8:	4b45      	ldr	r3, [pc, #276]	@ (8012400 <plug_holes+0x120>)
 80122ea:	681b      	ldr	r3, [r3, #0]
 80122ec:	687a      	ldr	r2, [r7, #4]
 80122ee:	429a      	cmp	r2, r3
 80122f0:	d206      	bcs.n	8012300 <plug_holes+0x20>
 80122f2:	4b44      	ldr	r3, [pc, #272]	@ (8012404 <plug_holes+0x124>)
 80122f4:	f240 12df 	movw	r2, #479	@ 0x1df
 80122f8:	4943      	ldr	r1, [pc, #268]	@ (8012408 <plug_holes+0x128>)
 80122fa:	4844      	ldr	r0, [pc, #272]	@ (801240c <plug_holes+0x12c>)
 80122fc:	f00b ff06 	bl	801e10c <iprintf>
  LWIP_ASSERT("plug_holes: mem < ram_end", (u8_t *)mem < (u8_t *)ram_end);
 8012300:	4b43      	ldr	r3, [pc, #268]	@ (8012410 <plug_holes+0x130>)
 8012302:	681b      	ldr	r3, [r3, #0]
 8012304:	687a      	ldr	r2, [r7, #4]
 8012306:	429a      	cmp	r2, r3
 8012308:	d306      	bcc.n	8012318 <plug_holes+0x38>
 801230a:	4b3e      	ldr	r3, [pc, #248]	@ (8012404 <plug_holes+0x124>)
 801230c:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 8012310:	4940      	ldr	r1, [pc, #256]	@ (8012414 <plug_holes+0x134>)
 8012312:	483e      	ldr	r0, [pc, #248]	@ (801240c <plug_holes+0x12c>)
 8012314:	f00b fefa 	bl	801e10c <iprintf>
  LWIP_ASSERT("plug_holes: mem->used == 0", mem->used == 0);
 8012318:	687b      	ldr	r3, [r7, #4]
 801231a:	791b      	ldrb	r3, [r3, #4]
 801231c:	2b00      	cmp	r3, #0
 801231e:	d006      	beq.n	801232e <plug_holes+0x4e>
 8012320:	4b38      	ldr	r3, [pc, #224]	@ (8012404 <plug_holes+0x124>)
 8012322:	f240 12e1 	movw	r2, #481	@ 0x1e1
 8012326:	493c      	ldr	r1, [pc, #240]	@ (8012418 <plug_holes+0x138>)
 8012328:	4838      	ldr	r0, [pc, #224]	@ (801240c <plug_holes+0x12c>)
 801232a:	f00b feef 	bl	801e10c <iprintf>

  /* plug hole forward */
  LWIP_ASSERT("plug_holes: mem->next <= MEM_SIZE_ALIGNED", mem->next <= MEM_SIZE_ALIGNED);
 801232e:	687b      	ldr	r3, [r7, #4]
 8012330:	881b      	ldrh	r3, [r3, #0]
 8012332:	f5b3 5f20 	cmp.w	r3, #10240	@ 0x2800
 8012336:	d906      	bls.n	8012346 <plug_holes+0x66>
 8012338:	4b32      	ldr	r3, [pc, #200]	@ (8012404 <plug_holes+0x124>)
 801233a:	f44f 72f2 	mov.w	r2, #484	@ 0x1e4
 801233e:	4937      	ldr	r1, [pc, #220]	@ (801241c <plug_holes+0x13c>)
 8012340:	4832      	ldr	r0, [pc, #200]	@ (801240c <plug_holes+0x12c>)
 8012342:	f00b fee3 	bl	801e10c <iprintf>

  nmem = ptr_to_mem(mem->next);
 8012346:	687b      	ldr	r3, [r7, #4]
 8012348:	881b      	ldrh	r3, [r3, #0]
 801234a:	4618      	mov	r0, r3
 801234c:	f7ff ffa4 	bl	8012298 <ptr_to_mem>
 8012350:	60f8      	str	r0, [r7, #12]
  if (mem != nmem && nmem->used == 0 && (u8_t *)nmem != (u8_t *)ram_end) {
 8012352:	687a      	ldr	r2, [r7, #4]
 8012354:	68fb      	ldr	r3, [r7, #12]
 8012356:	429a      	cmp	r2, r3
 8012358:	d024      	beq.n	80123a4 <plug_holes+0xc4>
 801235a:	68fb      	ldr	r3, [r7, #12]
 801235c:	791b      	ldrb	r3, [r3, #4]
 801235e:	2b00      	cmp	r3, #0
 8012360:	d120      	bne.n	80123a4 <plug_holes+0xc4>
 8012362:	4b2b      	ldr	r3, [pc, #172]	@ (8012410 <plug_holes+0x130>)
 8012364:	681b      	ldr	r3, [r3, #0]
 8012366:	68fa      	ldr	r2, [r7, #12]
 8012368:	429a      	cmp	r2, r3
 801236a:	d01b      	beq.n	80123a4 <plug_holes+0xc4>
    /* if mem->next is unused and not end of ram, combine mem and mem->next */
    if (lfree == nmem) {
 801236c:	4b2c      	ldr	r3, [pc, #176]	@ (8012420 <plug_holes+0x140>)
 801236e:	681b      	ldr	r3, [r3, #0]
 8012370:	68fa      	ldr	r2, [r7, #12]
 8012372:	429a      	cmp	r2, r3
 8012374:	d102      	bne.n	801237c <plug_holes+0x9c>
      lfree = mem;
 8012376:	4a2a      	ldr	r2, [pc, #168]	@ (8012420 <plug_holes+0x140>)
 8012378:	687b      	ldr	r3, [r7, #4]
 801237a:	6013      	str	r3, [r2, #0]
    }
    mem->next = nmem->next;
 801237c:	68fb      	ldr	r3, [r7, #12]
 801237e:	881a      	ldrh	r2, [r3, #0]
 8012380:	687b      	ldr	r3, [r7, #4]
 8012382:	801a      	strh	r2, [r3, #0]
    if (nmem->next != MEM_SIZE_ALIGNED) {
 8012384:	68fb      	ldr	r3, [r7, #12]
 8012386:	881b      	ldrh	r3, [r3, #0]
 8012388:	f5b3 5f20 	cmp.w	r3, #10240	@ 0x2800
 801238c:	d00a      	beq.n	80123a4 <plug_holes+0xc4>
      ptr_to_mem(nmem->next)->prev = mem_to_ptr(mem);
 801238e:	68fb      	ldr	r3, [r7, #12]
 8012390:	881b      	ldrh	r3, [r3, #0]
 8012392:	4618      	mov	r0, r3
 8012394:	f7ff ff80 	bl	8012298 <ptr_to_mem>
 8012398:	4604      	mov	r4, r0
 801239a:	6878      	ldr	r0, [r7, #4]
 801239c:	f7ff ff8e 	bl	80122bc <mem_to_ptr>
 80123a0:	4603      	mov	r3, r0
 80123a2:	8063      	strh	r3, [r4, #2]
    }
  }

  /* plug hole backward */
  pmem = ptr_to_mem(mem->prev);
 80123a4:	687b      	ldr	r3, [r7, #4]
 80123a6:	885b      	ldrh	r3, [r3, #2]
 80123a8:	4618      	mov	r0, r3
 80123aa:	f7ff ff75 	bl	8012298 <ptr_to_mem>
 80123ae:	60b8      	str	r0, [r7, #8]
  if (pmem != mem && pmem->used == 0) {
 80123b0:	68ba      	ldr	r2, [r7, #8]
 80123b2:	687b      	ldr	r3, [r7, #4]
 80123b4:	429a      	cmp	r2, r3
 80123b6:	d01f      	beq.n	80123f8 <plug_holes+0x118>
 80123b8:	68bb      	ldr	r3, [r7, #8]
 80123ba:	791b      	ldrb	r3, [r3, #4]
 80123bc:	2b00      	cmp	r3, #0
 80123be:	d11b      	bne.n	80123f8 <plug_holes+0x118>
    /* if mem->prev is unused, combine mem and mem->prev */
    if (lfree == mem) {
 80123c0:	4b17      	ldr	r3, [pc, #92]	@ (8012420 <plug_holes+0x140>)
 80123c2:	681b      	ldr	r3, [r3, #0]
 80123c4:	687a      	ldr	r2, [r7, #4]
 80123c6:	429a      	cmp	r2, r3
 80123c8:	d102      	bne.n	80123d0 <plug_holes+0xf0>
      lfree = pmem;
 80123ca:	4a15      	ldr	r2, [pc, #84]	@ (8012420 <plug_holes+0x140>)
 80123cc:	68bb      	ldr	r3, [r7, #8]
 80123ce:	6013      	str	r3, [r2, #0]
    }
    pmem->next = mem->next;
 80123d0:	687b      	ldr	r3, [r7, #4]
 80123d2:	881a      	ldrh	r2, [r3, #0]
 80123d4:	68bb      	ldr	r3, [r7, #8]
 80123d6:	801a      	strh	r2, [r3, #0]
    if (mem->next != MEM_SIZE_ALIGNED) {
 80123d8:	687b      	ldr	r3, [r7, #4]
 80123da:	881b      	ldrh	r3, [r3, #0]
 80123dc:	f5b3 5f20 	cmp.w	r3, #10240	@ 0x2800
 80123e0:	d00a      	beq.n	80123f8 <plug_holes+0x118>
      ptr_to_mem(mem->next)->prev = mem_to_ptr(pmem);
 80123e2:	687b      	ldr	r3, [r7, #4]
 80123e4:	881b      	ldrh	r3, [r3, #0]
 80123e6:	4618      	mov	r0, r3
 80123e8:	f7ff ff56 	bl	8012298 <ptr_to_mem>
 80123ec:	4604      	mov	r4, r0
 80123ee:	68b8      	ldr	r0, [r7, #8]
 80123f0:	f7ff ff64 	bl	80122bc <mem_to_ptr>
 80123f4:	4603      	mov	r3, r0
 80123f6:	8063      	strh	r3, [r4, #2]
    }
  }
}
 80123f8:	bf00      	nop
 80123fa:	3714      	adds	r7, #20
 80123fc:	46bd      	mov	sp, r7
 80123fe:	bd90      	pop	{r4, r7, pc}
 8012400:	2000b408 	.word	0x2000b408
 8012404:	0801ffec 	.word	0x0801ffec
 8012408:	0802001c 	.word	0x0802001c
 801240c:	08020034 	.word	0x08020034
 8012410:	2000b40c 	.word	0x2000b40c
 8012414:	0802005c 	.word	0x0802005c
 8012418:	08020078 	.word	0x08020078
 801241c:	08020094 	.word	0x08020094
 8012420:	2000b414 	.word	0x2000b414

08012424 <mem_init>:
/**
 * Zero the heap and initialize start, end and lowest-free
 */
void
mem_init(void)
{
 8012424:	b580      	push	{r7, lr}
 8012426:	b082      	sub	sp, #8
 8012428:	af00      	add	r7, sp, #0

  LWIP_ASSERT("Sanity check alignment",
              (SIZEOF_STRUCT_MEM & (MEM_ALIGNMENT - 1)) == 0);

  /* align the heap */
  ram = (u8_t *)LWIP_MEM_ALIGN(LWIP_RAM_HEAP_POINTER);
 801242a:	4b1d      	ldr	r3, [pc, #116]	@ (80124a0 <mem_init+0x7c>)
 801242c:	4a1d      	ldr	r2, [pc, #116]	@ (80124a4 <mem_init+0x80>)
 801242e:	601a      	str	r2, [r3, #0]
  /* initialize the start of the heap */
  mem = (struct mem *)(void *)ram;
 8012430:	4b1b      	ldr	r3, [pc, #108]	@ (80124a0 <mem_init+0x7c>)
 8012432:	681b      	ldr	r3, [r3, #0]
 8012434:	607b      	str	r3, [r7, #4]
  mem->next = MEM_SIZE_ALIGNED;
 8012436:	687b      	ldr	r3, [r7, #4]
 8012438:	f44f 5220 	mov.w	r2, #10240	@ 0x2800
 801243c:	801a      	strh	r2, [r3, #0]
  mem->prev = 0;
 801243e:	687b      	ldr	r3, [r7, #4]
 8012440:	2200      	movs	r2, #0
 8012442:	805a      	strh	r2, [r3, #2]
  mem->used = 0;
 8012444:	687b      	ldr	r3, [r7, #4]
 8012446:	2200      	movs	r2, #0
 8012448:	711a      	strb	r2, [r3, #4]
  /* initialize the end of the heap */
  ram_end = ptr_to_mem(MEM_SIZE_ALIGNED);
 801244a:	f44f 5020 	mov.w	r0, #10240	@ 0x2800
 801244e:	f7ff ff23 	bl	8012298 <ptr_to_mem>
 8012452:	4603      	mov	r3, r0
 8012454:	4a14      	ldr	r2, [pc, #80]	@ (80124a8 <mem_init+0x84>)
 8012456:	6013      	str	r3, [r2, #0]
  ram_end->used = 1;
 8012458:	4b13      	ldr	r3, [pc, #76]	@ (80124a8 <mem_init+0x84>)
 801245a:	681b      	ldr	r3, [r3, #0]
 801245c:	2201      	movs	r2, #1
 801245e:	711a      	strb	r2, [r3, #4]
  ram_end->next = MEM_SIZE_ALIGNED;
 8012460:	4b11      	ldr	r3, [pc, #68]	@ (80124a8 <mem_init+0x84>)
 8012462:	681b      	ldr	r3, [r3, #0]
 8012464:	f44f 5220 	mov.w	r2, #10240	@ 0x2800
 8012468:	801a      	strh	r2, [r3, #0]
  ram_end->prev = MEM_SIZE_ALIGNED;
 801246a:	4b0f      	ldr	r3, [pc, #60]	@ (80124a8 <mem_init+0x84>)
 801246c:	681b      	ldr	r3, [r3, #0]
 801246e:	f44f 5220 	mov.w	r2, #10240	@ 0x2800
 8012472:	805a      	strh	r2, [r3, #2]
  MEM_SANITY();

  /* initialize the lowest-free pointer to the start of the heap */
  lfree = (struct mem *)(void *)ram;
 8012474:	4b0a      	ldr	r3, [pc, #40]	@ (80124a0 <mem_init+0x7c>)
 8012476:	681b      	ldr	r3, [r3, #0]
 8012478:	4a0c      	ldr	r2, [pc, #48]	@ (80124ac <mem_init+0x88>)
 801247a:	6013      	str	r3, [r2, #0]

  MEM_STATS_AVAIL(avail, MEM_SIZE_ALIGNED);

  if (sys_mutex_new(&mem_mutex) != ERR_OK) {
 801247c:	480c      	ldr	r0, [pc, #48]	@ (80124b0 <mem_init+0x8c>)
 801247e:	f00a fe75 	bl	801d16c <sys_mutex_new>
 8012482:	4603      	mov	r3, r0
 8012484:	2b00      	cmp	r3, #0
 8012486:	d006      	beq.n	8012496 <mem_init+0x72>
    LWIP_ASSERT("failed to create mem_mutex", 0);
 8012488:	4b0a      	ldr	r3, [pc, #40]	@ (80124b4 <mem_init+0x90>)
 801248a:	f240 221f 	movw	r2, #543	@ 0x21f
 801248e:	490a      	ldr	r1, [pc, #40]	@ (80124b8 <mem_init+0x94>)
 8012490:	480a      	ldr	r0, [pc, #40]	@ (80124bc <mem_init+0x98>)
 8012492:	f00b fe3b 	bl	801e10c <iprintf>
  }
}
 8012496:	bf00      	nop
 8012498:	3708      	adds	r7, #8
 801249a:	46bd      	mov	sp, r7
 801249c:	bd80      	pop	{r7, pc}
 801249e:	bf00      	nop
 80124a0:	2000b408 	.word	0x2000b408
 80124a4:	20020000 	.word	0x20020000
 80124a8:	2000b40c 	.word	0x2000b40c
 80124ac:	2000b414 	.word	0x2000b414
 80124b0:	2000b410 	.word	0x2000b410
 80124b4:	0801ffec 	.word	0x0801ffec
 80124b8:	080200c0 	.word	0x080200c0
 80124bc:	08020034 	.word	0x08020034

080124c0 <mem_link_valid>:
/* Check if a struct mem is correctly linked.
 * If not, double-free is a possible reason.
 */
static int
mem_link_valid(struct mem *mem)
{
 80124c0:	b580      	push	{r7, lr}
 80124c2:	b086      	sub	sp, #24
 80124c4:	af00      	add	r7, sp, #0
 80124c6:	6078      	str	r0, [r7, #4]
  struct mem *nmem, *pmem;
  mem_size_t rmem_idx;
  rmem_idx = mem_to_ptr(mem);
 80124c8:	6878      	ldr	r0, [r7, #4]
 80124ca:	f7ff fef7 	bl	80122bc <mem_to_ptr>
 80124ce:	4603      	mov	r3, r0
 80124d0:	82fb      	strh	r3, [r7, #22]
  nmem = ptr_to_mem(mem->next);
 80124d2:	687b      	ldr	r3, [r7, #4]
 80124d4:	881b      	ldrh	r3, [r3, #0]
 80124d6:	4618      	mov	r0, r3
 80124d8:	f7ff fede 	bl	8012298 <ptr_to_mem>
 80124dc:	6138      	str	r0, [r7, #16]
  pmem = ptr_to_mem(mem->prev);
 80124de:	687b      	ldr	r3, [r7, #4]
 80124e0:	885b      	ldrh	r3, [r3, #2]
 80124e2:	4618      	mov	r0, r3
 80124e4:	f7ff fed8 	bl	8012298 <ptr_to_mem>
 80124e8:	60f8      	str	r0, [r7, #12]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 80124ea:	687b      	ldr	r3, [r7, #4]
 80124ec:	881b      	ldrh	r3, [r3, #0]
 80124ee:	f5b3 5f20 	cmp.w	r3, #10240	@ 0x2800
 80124f2:	d818      	bhi.n	8012526 <mem_link_valid+0x66>
 80124f4:	687b      	ldr	r3, [r7, #4]
 80124f6:	885b      	ldrh	r3, [r3, #2]
 80124f8:	f5b3 5f20 	cmp.w	r3, #10240	@ 0x2800
 80124fc:	d813      	bhi.n	8012526 <mem_link_valid+0x66>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 80124fe:	687b      	ldr	r3, [r7, #4]
 8012500:	885b      	ldrh	r3, [r3, #2]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 8012502:	8afa      	ldrh	r2, [r7, #22]
 8012504:	429a      	cmp	r2, r3
 8012506:	d004      	beq.n	8012512 <mem_link_valid+0x52>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 8012508:	68fb      	ldr	r3, [r7, #12]
 801250a:	881b      	ldrh	r3, [r3, #0]
 801250c:	8afa      	ldrh	r2, [r7, #22]
 801250e:	429a      	cmp	r2, r3
 8012510:	d109      	bne.n	8012526 <mem_link_valid+0x66>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 8012512:	4b08      	ldr	r3, [pc, #32]	@ (8012534 <mem_link_valid+0x74>)
 8012514:	681b      	ldr	r3, [r3, #0]
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 8012516:	693a      	ldr	r2, [r7, #16]
 8012518:	429a      	cmp	r2, r3
 801251a:	d006      	beq.n	801252a <mem_link_valid+0x6a>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 801251c:	693b      	ldr	r3, [r7, #16]
 801251e:	885b      	ldrh	r3, [r3, #2]
 8012520:	8afa      	ldrh	r2, [r7, #22]
 8012522:	429a      	cmp	r2, r3
 8012524:	d001      	beq.n	801252a <mem_link_valid+0x6a>
    return 0;
 8012526:	2300      	movs	r3, #0
 8012528:	e000      	b.n	801252c <mem_link_valid+0x6c>
  }
  return 1;
 801252a:	2301      	movs	r3, #1
}
 801252c:	4618      	mov	r0, r3
 801252e:	3718      	adds	r7, #24
 8012530:	46bd      	mov	sp, r7
 8012532:	bd80      	pop	{r7, pc}
 8012534:	2000b40c 	.word	0x2000b40c

08012538 <mem_free>:
 * @param rmem is the data portion of a struct mem as returned by a previous
 *             call to mem_malloc()
 */
void
mem_free(void *rmem)
{
 8012538:	b580      	push	{r7, lr}
 801253a:	b088      	sub	sp, #32
 801253c:	af00      	add	r7, sp, #0
 801253e:	6078      	str	r0, [r7, #4]
  struct mem *mem;
  LWIP_MEM_FREE_DECL_PROTECT();

  if (rmem == NULL) {
 8012540:	687b      	ldr	r3, [r7, #4]
 8012542:	2b00      	cmp	r3, #0
 8012544:	d070      	beq.n	8012628 <mem_free+0xf0>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("mem_free(p == NULL) was called.\n"));
    return;
  }
  if ((((mem_ptr_t)rmem) & (MEM_ALIGNMENT - 1)) != 0) {
 8012546:	687b      	ldr	r3, [r7, #4]
 8012548:	f003 0303 	and.w	r3, r3, #3
 801254c:	2b00      	cmp	r3, #0
 801254e:	d00d      	beq.n	801256c <mem_free+0x34>
    LWIP_MEM_ILLEGAL_FREE("mem_free: sanity check alignment");
 8012550:	4b37      	ldr	r3, [pc, #220]	@ (8012630 <mem_free+0xf8>)
 8012552:	f240 2273 	movw	r2, #627	@ 0x273
 8012556:	4937      	ldr	r1, [pc, #220]	@ (8012634 <mem_free+0xfc>)
 8012558:	4837      	ldr	r0, [pc, #220]	@ (8012638 <mem_free+0x100>)
 801255a:	f00b fdd7 	bl	801e10c <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: sanity check alignment\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 801255e:	f00a fe63 	bl	801d228 <sys_arch_protect>
 8012562:	60f8      	str	r0, [r7, #12]
 8012564:	68f8      	ldr	r0, [r7, #12]
 8012566:	f00a fe6d 	bl	801d244 <sys_arch_unprotect>
    return;
 801256a:	e05e      	b.n	801262a <mem_free+0xf2>
  }

  /* Get the corresponding struct mem: */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 801256c:	687b      	ldr	r3, [r7, #4]
 801256e:	3b08      	subs	r3, #8
 8012570:	61fb      	str	r3, [r7, #28]

  if ((u8_t *)mem < ram || (u8_t *)rmem + MIN_SIZE_ALIGNED > (u8_t *)ram_end) {
 8012572:	4b32      	ldr	r3, [pc, #200]	@ (801263c <mem_free+0x104>)
 8012574:	681b      	ldr	r3, [r3, #0]
 8012576:	69fa      	ldr	r2, [r7, #28]
 8012578:	429a      	cmp	r2, r3
 801257a:	d306      	bcc.n	801258a <mem_free+0x52>
 801257c:	687b      	ldr	r3, [r7, #4]
 801257e:	f103 020c 	add.w	r2, r3, #12
 8012582:	4b2f      	ldr	r3, [pc, #188]	@ (8012640 <mem_free+0x108>)
 8012584:	681b      	ldr	r3, [r3, #0]
 8012586:	429a      	cmp	r2, r3
 8012588:	d90d      	bls.n	80125a6 <mem_free+0x6e>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory");
 801258a:	4b29      	ldr	r3, [pc, #164]	@ (8012630 <mem_free+0xf8>)
 801258c:	f240 227f 	movw	r2, #639	@ 0x27f
 8012590:	492c      	ldr	r1, [pc, #176]	@ (8012644 <mem_free+0x10c>)
 8012592:	4829      	ldr	r0, [pc, #164]	@ (8012638 <mem_free+0x100>)
 8012594:	f00b fdba 	bl	801e10c <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 8012598:	f00a fe46 	bl	801d228 <sys_arch_protect>
 801259c:	6138      	str	r0, [r7, #16]
 801259e:	6938      	ldr	r0, [r7, #16]
 80125a0:	f00a fe50 	bl	801d244 <sys_arch_unprotect>
    return;
 80125a4:	e041      	b.n	801262a <mem_free+0xf2>
  }
#if MEM_OVERFLOW_CHECK
  mem_overflow_check_element(mem);
#endif
  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
 80125a6:	4828      	ldr	r0, [pc, #160]	@ (8012648 <mem_free+0x110>)
 80125a8:	f00a fdfc 	bl	801d1a4 <sys_mutex_lock>
  /* mem has to be in a used state */
  if (!mem->used) {
 80125ac:	69fb      	ldr	r3, [r7, #28]
 80125ae:	791b      	ldrb	r3, [r3, #4]
 80125b0:	2b00      	cmp	r3, #0
 80125b2:	d110      	bne.n	80125d6 <mem_free+0x9e>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: double free");
 80125b4:	4b1e      	ldr	r3, [pc, #120]	@ (8012630 <mem_free+0xf8>)
 80125b6:	f44f 7223 	mov.w	r2, #652	@ 0x28c
 80125ba:	4924      	ldr	r1, [pc, #144]	@ (801264c <mem_free+0x114>)
 80125bc:	481e      	ldr	r0, [pc, #120]	@ (8012638 <mem_free+0x100>)
 80125be:	f00b fda5 	bl	801e10c <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
 80125c2:	4821      	ldr	r0, [pc, #132]	@ (8012648 <mem_free+0x110>)
 80125c4:	f00a fdfd 	bl	801d1c2 <sys_mutex_unlock>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 80125c8:	f00a fe2e 	bl	801d228 <sys_arch_protect>
 80125cc:	6178      	str	r0, [r7, #20]
 80125ce:	6978      	ldr	r0, [r7, #20]
 80125d0:	f00a fe38 	bl	801d244 <sys_arch_unprotect>
    return;
 80125d4:	e029      	b.n	801262a <mem_free+0xf2>
  }

  if (!mem_link_valid(mem)) {
 80125d6:	69f8      	ldr	r0, [r7, #28]
 80125d8:	f7ff ff72 	bl	80124c0 <mem_link_valid>
 80125dc:	4603      	mov	r3, r0
 80125de:	2b00      	cmp	r3, #0
 80125e0:	d110      	bne.n	8012604 <mem_free+0xcc>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: non-linked: double free");
 80125e2:	4b13      	ldr	r3, [pc, #76]	@ (8012630 <mem_free+0xf8>)
 80125e4:	f240 2295 	movw	r2, #661	@ 0x295
 80125e8:	4919      	ldr	r1, [pc, #100]	@ (8012650 <mem_free+0x118>)
 80125ea:	4813      	ldr	r0, [pc, #76]	@ (8012638 <mem_free+0x100>)
 80125ec:	f00b fd8e 	bl	801e10c <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
 80125f0:	4815      	ldr	r0, [pc, #84]	@ (8012648 <mem_free+0x110>)
 80125f2:	f00a fde6 	bl	801d1c2 <sys_mutex_unlock>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: non-linked: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 80125f6:	f00a fe17 	bl	801d228 <sys_arch_protect>
 80125fa:	61b8      	str	r0, [r7, #24]
 80125fc:	69b8      	ldr	r0, [r7, #24]
 80125fe:	f00a fe21 	bl	801d244 <sys_arch_unprotect>
    return;
 8012602:	e012      	b.n	801262a <mem_free+0xf2>
  }

  /* mem is now unused. */
  mem->used = 0;
 8012604:	69fb      	ldr	r3, [r7, #28]
 8012606:	2200      	movs	r2, #0
 8012608:	711a      	strb	r2, [r3, #4]

  if (mem < lfree) {
 801260a:	4b12      	ldr	r3, [pc, #72]	@ (8012654 <mem_free+0x11c>)
 801260c:	681b      	ldr	r3, [r3, #0]
 801260e:	69fa      	ldr	r2, [r7, #28]
 8012610:	429a      	cmp	r2, r3
 8012612:	d202      	bcs.n	801261a <mem_free+0xe2>
    /* the newly freed struct is now the lowest */
    lfree = mem;
 8012614:	4a0f      	ldr	r2, [pc, #60]	@ (8012654 <mem_free+0x11c>)
 8012616:	69fb      	ldr	r3, [r7, #28]
 8012618:	6013      	str	r3, [r2, #0]
  }

  MEM_STATS_DEC_USED(used, mem->next - (mem_size_t)(((u8_t *)mem - ram)));

  /* finally, see if prev or next are free also */
  plug_holes(mem);
 801261a:	69f8      	ldr	r0, [r7, #28]
 801261c:	f7ff fe60 	bl	80122e0 <plug_holes>
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
 8012620:	4809      	ldr	r0, [pc, #36]	@ (8012648 <mem_free+0x110>)
 8012622:	f00a fdce 	bl	801d1c2 <sys_mutex_unlock>
 8012626:	e000      	b.n	801262a <mem_free+0xf2>
    return;
 8012628:	bf00      	nop
}
 801262a:	3720      	adds	r7, #32
 801262c:	46bd      	mov	sp, r7
 801262e:	bd80      	pop	{r7, pc}
 8012630:	0801ffec 	.word	0x0801ffec
 8012634:	080200dc 	.word	0x080200dc
 8012638:	08020034 	.word	0x08020034
 801263c:	2000b408 	.word	0x2000b408
 8012640:	2000b40c 	.word	0x2000b40c
 8012644:	08020100 	.word	0x08020100
 8012648:	2000b410 	.word	0x2000b410
 801264c:	0802011c 	.word	0x0802011c
 8012650:	08020144 	.word	0x08020144
 8012654:	2000b414 	.word	0x2000b414

08012658 <mem_trim>:
 *         or NULL if newsize is > old size, in which case rmem is NOT touched
 *         or freed!
 */
void *
mem_trim(void *rmem, mem_size_t new_size)
{
 8012658:	b580      	push	{r7, lr}
 801265a:	b088      	sub	sp, #32
 801265c:	af00      	add	r7, sp, #0
 801265e:	6078      	str	r0, [r7, #4]
 8012660:	460b      	mov	r3, r1
 8012662:	807b      	strh	r3, [r7, #2]
  /* use the FREE_PROTECT here: it protects with sem OR SYS_ARCH_PROTECT */
  LWIP_MEM_FREE_DECL_PROTECT();

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  newsize = (mem_size_t)LWIP_MEM_ALIGN_SIZE(new_size);
 8012664:	887b      	ldrh	r3, [r7, #2]
 8012666:	3303      	adds	r3, #3
 8012668:	b29b      	uxth	r3, r3
 801266a:	f023 0303 	bic.w	r3, r3, #3
 801266e:	83fb      	strh	r3, [r7, #30]
  if (newsize < MIN_SIZE_ALIGNED) {
 8012670:	8bfb      	ldrh	r3, [r7, #30]
 8012672:	2b0b      	cmp	r3, #11
 8012674:	d801      	bhi.n	801267a <mem_trim+0x22>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    newsize = MIN_SIZE_ALIGNED;
 8012676:	230c      	movs	r3, #12
 8012678:	83fb      	strh	r3, [r7, #30]
  }
#if MEM_OVERFLOW_CHECK
  newsize += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((newsize > MEM_SIZE_ALIGNED) || (newsize < new_size)) {
 801267a:	8bfb      	ldrh	r3, [r7, #30]
 801267c:	f5b3 5f20 	cmp.w	r3, #10240	@ 0x2800
 8012680:	d803      	bhi.n	801268a <mem_trim+0x32>
 8012682:	8bfa      	ldrh	r2, [r7, #30]
 8012684:	887b      	ldrh	r3, [r7, #2]
 8012686:	429a      	cmp	r2, r3
 8012688:	d201      	bcs.n	801268e <mem_trim+0x36>
    return NULL;
 801268a:	2300      	movs	r3, #0
 801268c:	e0d8      	b.n	8012840 <mem_trim+0x1e8>
  }

  LWIP_ASSERT("mem_trim: legal memory", (u8_t *)rmem >= (u8_t *)ram &&
 801268e:	4b6e      	ldr	r3, [pc, #440]	@ (8012848 <mem_trim+0x1f0>)
 8012690:	681b      	ldr	r3, [r3, #0]
 8012692:	687a      	ldr	r2, [r7, #4]
 8012694:	429a      	cmp	r2, r3
 8012696:	d304      	bcc.n	80126a2 <mem_trim+0x4a>
 8012698:	4b6c      	ldr	r3, [pc, #432]	@ (801284c <mem_trim+0x1f4>)
 801269a:	681b      	ldr	r3, [r3, #0]
 801269c:	687a      	ldr	r2, [r7, #4]
 801269e:	429a      	cmp	r2, r3
 80126a0:	d306      	bcc.n	80126b0 <mem_trim+0x58>
 80126a2:	4b6b      	ldr	r3, [pc, #428]	@ (8012850 <mem_trim+0x1f8>)
 80126a4:	f240 22d1 	movw	r2, #721	@ 0x2d1
 80126a8:	496a      	ldr	r1, [pc, #424]	@ (8012854 <mem_trim+0x1fc>)
 80126aa:	486b      	ldr	r0, [pc, #428]	@ (8012858 <mem_trim+0x200>)
 80126ac:	f00b fd2e 	bl	801e10c <iprintf>
              (u8_t *)rmem < (u8_t *)ram_end);

  if ((u8_t *)rmem < (u8_t *)ram || (u8_t *)rmem >= (u8_t *)ram_end) {
 80126b0:	4b65      	ldr	r3, [pc, #404]	@ (8012848 <mem_trim+0x1f0>)
 80126b2:	681b      	ldr	r3, [r3, #0]
 80126b4:	687a      	ldr	r2, [r7, #4]
 80126b6:	429a      	cmp	r2, r3
 80126b8:	d304      	bcc.n	80126c4 <mem_trim+0x6c>
 80126ba:	4b64      	ldr	r3, [pc, #400]	@ (801284c <mem_trim+0x1f4>)
 80126bc:	681b      	ldr	r3, [r3, #0]
 80126be:	687a      	ldr	r2, [r7, #4]
 80126c0:	429a      	cmp	r2, r3
 80126c2:	d307      	bcc.n	80126d4 <mem_trim+0x7c>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_trim: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 80126c4:	f00a fdb0 	bl	801d228 <sys_arch_protect>
 80126c8:	60b8      	str	r0, [r7, #8]
 80126ca:	68b8      	ldr	r0, [r7, #8]
 80126cc:	f00a fdba 	bl	801d244 <sys_arch_unprotect>
    return rmem;
 80126d0:	687b      	ldr	r3, [r7, #4]
 80126d2:	e0b5      	b.n	8012840 <mem_trim+0x1e8>
  }
  /* Get the corresponding struct mem ... */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 80126d4:	687b      	ldr	r3, [r7, #4]
 80126d6:	3b08      	subs	r3, #8
 80126d8:	61bb      	str	r3, [r7, #24]
#if MEM_OVERFLOW_CHECK
  mem_overflow_check_element(mem);
#endif
  /* ... and its offset pointer */
  ptr = mem_to_ptr(mem);
 80126da:	69b8      	ldr	r0, [r7, #24]
 80126dc:	f7ff fdee 	bl	80122bc <mem_to_ptr>
 80126e0:	4603      	mov	r3, r0
 80126e2:	82fb      	strh	r3, [r7, #22]

  size = (mem_size_t)((mem_size_t)(mem->next - ptr) - (SIZEOF_STRUCT_MEM + MEM_SANITY_OVERHEAD));
 80126e4:	69bb      	ldr	r3, [r7, #24]
 80126e6:	881a      	ldrh	r2, [r3, #0]
 80126e8:	8afb      	ldrh	r3, [r7, #22]
 80126ea:	1ad3      	subs	r3, r2, r3
 80126ec:	b29b      	uxth	r3, r3
 80126ee:	3b08      	subs	r3, #8
 80126f0:	82bb      	strh	r3, [r7, #20]
  LWIP_ASSERT("mem_trim can only shrink memory", newsize <= size);
 80126f2:	8bfa      	ldrh	r2, [r7, #30]
 80126f4:	8abb      	ldrh	r3, [r7, #20]
 80126f6:	429a      	cmp	r2, r3
 80126f8:	d906      	bls.n	8012708 <mem_trim+0xb0>
 80126fa:	4b55      	ldr	r3, [pc, #340]	@ (8012850 <mem_trim+0x1f8>)
 80126fc:	f44f 7239 	mov.w	r2, #740	@ 0x2e4
 8012700:	4956      	ldr	r1, [pc, #344]	@ (801285c <mem_trim+0x204>)
 8012702:	4855      	ldr	r0, [pc, #340]	@ (8012858 <mem_trim+0x200>)
 8012704:	f00b fd02 	bl	801e10c <iprintf>
  if (newsize > size) {
 8012708:	8bfa      	ldrh	r2, [r7, #30]
 801270a:	8abb      	ldrh	r3, [r7, #20]
 801270c:	429a      	cmp	r2, r3
 801270e:	d901      	bls.n	8012714 <mem_trim+0xbc>
    /* not supported */
    return NULL;
 8012710:	2300      	movs	r3, #0
 8012712:	e095      	b.n	8012840 <mem_trim+0x1e8>
  }
  if (newsize == size) {
 8012714:	8bfa      	ldrh	r2, [r7, #30]
 8012716:	8abb      	ldrh	r3, [r7, #20]
 8012718:	429a      	cmp	r2, r3
 801271a:	d101      	bne.n	8012720 <mem_trim+0xc8>
    /* No change in size, simply return */
    return rmem;
 801271c:	687b      	ldr	r3, [r7, #4]
 801271e:	e08f      	b.n	8012840 <mem_trim+0x1e8>
  }

  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
 8012720:	484f      	ldr	r0, [pc, #316]	@ (8012860 <mem_trim+0x208>)
 8012722:	f00a fd3f 	bl	801d1a4 <sys_mutex_lock>

  mem2 = ptr_to_mem(mem->next);
 8012726:	69bb      	ldr	r3, [r7, #24]
 8012728:	881b      	ldrh	r3, [r3, #0]
 801272a:	4618      	mov	r0, r3
 801272c:	f7ff fdb4 	bl	8012298 <ptr_to_mem>
 8012730:	6138      	str	r0, [r7, #16]
  if (mem2->used == 0) {
 8012732:	693b      	ldr	r3, [r7, #16]
 8012734:	791b      	ldrb	r3, [r3, #4]
 8012736:	2b00      	cmp	r3, #0
 8012738:	d13f      	bne.n	80127ba <mem_trim+0x162>
    /* The next struct is unused, we can simply move it at little */
    mem_size_t next;
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 801273a:	69bb      	ldr	r3, [r7, #24]
 801273c:	881b      	ldrh	r3, [r3, #0]
 801273e:	f5b3 5f20 	cmp.w	r3, #10240	@ 0x2800
 8012742:	d106      	bne.n	8012752 <mem_trim+0xfa>
 8012744:	4b42      	ldr	r3, [pc, #264]	@ (8012850 <mem_trim+0x1f8>)
 8012746:	f240 22f5 	movw	r2, #757	@ 0x2f5
 801274a:	4946      	ldr	r1, [pc, #280]	@ (8012864 <mem_trim+0x20c>)
 801274c:	4842      	ldr	r0, [pc, #264]	@ (8012858 <mem_trim+0x200>)
 801274e:	f00b fcdd 	bl	801e10c <iprintf>
    /* remember the old next pointer */
    next = mem2->next;
 8012752:	693b      	ldr	r3, [r7, #16]
 8012754:	881b      	ldrh	r3, [r3, #0]
 8012756:	81bb      	strh	r3, [r7, #12]
    /* create new struct mem which is moved directly after the shrinked mem */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 8012758:	8afa      	ldrh	r2, [r7, #22]
 801275a:	8bfb      	ldrh	r3, [r7, #30]
 801275c:	4413      	add	r3, r2
 801275e:	b29b      	uxth	r3, r3
 8012760:	3308      	adds	r3, #8
 8012762:	81fb      	strh	r3, [r7, #14]
    if (lfree == mem2) {
 8012764:	4b40      	ldr	r3, [pc, #256]	@ (8012868 <mem_trim+0x210>)
 8012766:	681b      	ldr	r3, [r3, #0]
 8012768:	693a      	ldr	r2, [r7, #16]
 801276a:	429a      	cmp	r2, r3
 801276c:	d106      	bne.n	801277c <mem_trim+0x124>
      lfree = ptr_to_mem(ptr2);
 801276e:	89fb      	ldrh	r3, [r7, #14]
 8012770:	4618      	mov	r0, r3
 8012772:	f7ff fd91 	bl	8012298 <ptr_to_mem>
 8012776:	4603      	mov	r3, r0
 8012778:	4a3b      	ldr	r2, [pc, #236]	@ (8012868 <mem_trim+0x210>)
 801277a:	6013      	str	r3, [r2, #0]
    }
    mem2 = ptr_to_mem(ptr2);
 801277c:	89fb      	ldrh	r3, [r7, #14]
 801277e:	4618      	mov	r0, r3
 8012780:	f7ff fd8a 	bl	8012298 <ptr_to_mem>
 8012784:	6138      	str	r0, [r7, #16]
    mem2->used = 0;
 8012786:	693b      	ldr	r3, [r7, #16]
 8012788:	2200      	movs	r2, #0
 801278a:	711a      	strb	r2, [r3, #4]
    /* restore the next pointer */
    mem2->next = next;
 801278c:	693b      	ldr	r3, [r7, #16]
 801278e:	89ba      	ldrh	r2, [r7, #12]
 8012790:	801a      	strh	r2, [r3, #0]
    /* link it back to mem */
    mem2->prev = ptr;
 8012792:	693b      	ldr	r3, [r7, #16]
 8012794:	8afa      	ldrh	r2, [r7, #22]
 8012796:	805a      	strh	r2, [r3, #2]
    /* link mem to it */
    mem->next = ptr2;
 8012798:	69bb      	ldr	r3, [r7, #24]
 801279a:	89fa      	ldrh	r2, [r7, #14]
 801279c:	801a      	strh	r2, [r3, #0]
    /* last thing to restore linked list: as we have moved mem2,
     * let 'mem2->next->prev' point to mem2 again. but only if mem2->next is not
     * the end of the heap */
    if (mem2->next != MEM_SIZE_ALIGNED) {
 801279e:	693b      	ldr	r3, [r7, #16]
 80127a0:	881b      	ldrh	r3, [r3, #0]
 80127a2:	f5b3 5f20 	cmp.w	r3, #10240	@ 0x2800
 80127a6:	d047      	beq.n	8012838 <mem_trim+0x1e0>
      ptr_to_mem(mem2->next)->prev = ptr2;
 80127a8:	693b      	ldr	r3, [r7, #16]
 80127aa:	881b      	ldrh	r3, [r3, #0]
 80127ac:	4618      	mov	r0, r3
 80127ae:	f7ff fd73 	bl	8012298 <ptr_to_mem>
 80127b2:	4602      	mov	r2, r0
 80127b4:	89fb      	ldrh	r3, [r7, #14]
 80127b6:	8053      	strh	r3, [r2, #2]
 80127b8:	e03e      	b.n	8012838 <mem_trim+0x1e0>
    }
    MEM_STATS_DEC_USED(used, (size - newsize));
    /* no need to plug holes, we've already done that */
  } else if (newsize + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED <= size) {
 80127ba:	8bfb      	ldrh	r3, [r7, #30]
 80127bc:	f103 0214 	add.w	r2, r3, #20
 80127c0:	8abb      	ldrh	r3, [r7, #20]
 80127c2:	429a      	cmp	r2, r3
 80127c4:	d838      	bhi.n	8012838 <mem_trim+0x1e0>
     * Old size ('size') must be big enough to contain at least 'newsize' plus a struct mem
     * ('SIZEOF_STRUCT_MEM') with some data ('MIN_SIZE_ALIGNED').
     * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
     *       region that couldn't hold data, but when mem->next gets freed,
     *       the 2 regions would be combined, resulting in more free memory */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 80127c6:	8afa      	ldrh	r2, [r7, #22]
 80127c8:	8bfb      	ldrh	r3, [r7, #30]
 80127ca:	4413      	add	r3, r2
 80127cc:	b29b      	uxth	r3, r3
 80127ce:	3308      	adds	r3, #8
 80127d0:	81fb      	strh	r3, [r7, #14]
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 80127d2:	69bb      	ldr	r3, [r7, #24]
 80127d4:	881b      	ldrh	r3, [r3, #0]
 80127d6:	f5b3 5f20 	cmp.w	r3, #10240	@ 0x2800
 80127da:	d106      	bne.n	80127ea <mem_trim+0x192>
 80127dc:	4b1c      	ldr	r3, [pc, #112]	@ (8012850 <mem_trim+0x1f8>)
 80127de:	f240 3216 	movw	r2, #790	@ 0x316
 80127e2:	4920      	ldr	r1, [pc, #128]	@ (8012864 <mem_trim+0x20c>)
 80127e4:	481c      	ldr	r0, [pc, #112]	@ (8012858 <mem_trim+0x200>)
 80127e6:	f00b fc91 	bl	801e10c <iprintf>
    mem2 = ptr_to_mem(ptr2);
 80127ea:	89fb      	ldrh	r3, [r7, #14]
 80127ec:	4618      	mov	r0, r3
 80127ee:	f7ff fd53 	bl	8012298 <ptr_to_mem>
 80127f2:	6138      	str	r0, [r7, #16]
    if (mem2 < lfree) {
 80127f4:	4b1c      	ldr	r3, [pc, #112]	@ (8012868 <mem_trim+0x210>)
 80127f6:	681b      	ldr	r3, [r3, #0]
 80127f8:	693a      	ldr	r2, [r7, #16]
 80127fa:	429a      	cmp	r2, r3
 80127fc:	d202      	bcs.n	8012804 <mem_trim+0x1ac>
      lfree = mem2;
 80127fe:	4a1a      	ldr	r2, [pc, #104]	@ (8012868 <mem_trim+0x210>)
 8012800:	693b      	ldr	r3, [r7, #16]
 8012802:	6013      	str	r3, [r2, #0]
    }
    mem2->used = 0;
 8012804:	693b      	ldr	r3, [r7, #16]
 8012806:	2200      	movs	r2, #0
 8012808:	711a      	strb	r2, [r3, #4]
    mem2->next = mem->next;
 801280a:	69bb      	ldr	r3, [r7, #24]
 801280c:	881a      	ldrh	r2, [r3, #0]
 801280e:	693b      	ldr	r3, [r7, #16]
 8012810:	801a      	strh	r2, [r3, #0]
    mem2->prev = ptr;
 8012812:	693b      	ldr	r3, [r7, #16]
 8012814:	8afa      	ldrh	r2, [r7, #22]
 8012816:	805a      	strh	r2, [r3, #2]
    mem->next = ptr2;
 8012818:	69bb      	ldr	r3, [r7, #24]
 801281a:	89fa      	ldrh	r2, [r7, #14]
 801281c:	801a      	strh	r2, [r3, #0]
    if (mem2->next != MEM_SIZE_ALIGNED) {
 801281e:	693b      	ldr	r3, [r7, #16]
 8012820:	881b      	ldrh	r3, [r3, #0]
 8012822:	f5b3 5f20 	cmp.w	r3, #10240	@ 0x2800
 8012826:	d007      	beq.n	8012838 <mem_trim+0x1e0>
      ptr_to_mem(mem2->next)->prev = ptr2;
 8012828:	693b      	ldr	r3, [r7, #16]
 801282a:	881b      	ldrh	r3, [r3, #0]
 801282c:	4618      	mov	r0, r3
 801282e:	f7ff fd33 	bl	8012298 <ptr_to_mem>
 8012832:	4602      	mov	r2, r0
 8012834:	89fb      	ldrh	r3, [r7, #14]
 8012836:	8053      	strh	r3, [r2, #2]
#endif
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
 8012838:	4809      	ldr	r0, [pc, #36]	@ (8012860 <mem_trim+0x208>)
 801283a:	f00a fcc2 	bl	801d1c2 <sys_mutex_unlock>
  return rmem;
 801283e:	687b      	ldr	r3, [r7, #4]
}
 8012840:	4618      	mov	r0, r3
 8012842:	3720      	adds	r7, #32
 8012844:	46bd      	mov	sp, r7
 8012846:	bd80      	pop	{r7, pc}
 8012848:	2000b408 	.word	0x2000b408
 801284c:	2000b40c 	.word	0x2000b40c
 8012850:	0801ffec 	.word	0x0801ffec
 8012854:	08020178 	.word	0x08020178
 8012858:	08020034 	.word	0x08020034
 801285c:	08020190 	.word	0x08020190
 8012860:	2000b410 	.word	0x2000b410
 8012864:	080201b0 	.word	0x080201b0
 8012868:	2000b414 	.word	0x2000b414

0801286c <mem_malloc>:
 *
 * Note that the returned value will always be aligned (as defined by MEM_ALIGNMENT).
 */
void *
mem_malloc(mem_size_t size_in)
{
 801286c:	b580      	push	{r7, lr}
 801286e:	b088      	sub	sp, #32
 8012870:	af00      	add	r7, sp, #0
 8012872:	4603      	mov	r3, r0
 8012874:	80fb      	strh	r3, [r7, #6]
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  u8_t local_mem_free_count = 0;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_ALLOC_DECL_PROTECT();

  if (size_in == 0) {
 8012876:	88fb      	ldrh	r3, [r7, #6]
 8012878:	2b00      	cmp	r3, #0
 801287a:	d101      	bne.n	8012880 <mem_malloc+0x14>
    return NULL;
 801287c:	2300      	movs	r3, #0
 801287e:	e0e2      	b.n	8012a46 <mem_malloc+0x1da>
  }

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  size = (mem_size_t)LWIP_MEM_ALIGN_SIZE(size_in);
 8012880:	88fb      	ldrh	r3, [r7, #6]
 8012882:	3303      	adds	r3, #3
 8012884:	b29b      	uxth	r3, r3
 8012886:	f023 0303 	bic.w	r3, r3, #3
 801288a:	83bb      	strh	r3, [r7, #28]
  if (size < MIN_SIZE_ALIGNED) {
 801288c:	8bbb      	ldrh	r3, [r7, #28]
 801288e:	2b0b      	cmp	r3, #11
 8012890:	d801      	bhi.n	8012896 <mem_malloc+0x2a>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    size = MIN_SIZE_ALIGNED;
 8012892:	230c      	movs	r3, #12
 8012894:	83bb      	strh	r3, [r7, #28]
  }
#if MEM_OVERFLOW_CHECK
  size += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((size > MEM_SIZE_ALIGNED) || (size < size_in)) {
 8012896:	8bbb      	ldrh	r3, [r7, #28]
 8012898:	f5b3 5f20 	cmp.w	r3, #10240	@ 0x2800
 801289c:	d803      	bhi.n	80128a6 <mem_malloc+0x3a>
 801289e:	8bba      	ldrh	r2, [r7, #28]
 80128a0:	88fb      	ldrh	r3, [r7, #6]
 80128a2:	429a      	cmp	r2, r3
 80128a4:	d201      	bcs.n	80128aa <mem_malloc+0x3e>
    return NULL;
 80128a6:	2300      	movs	r3, #0
 80128a8:	e0cd      	b.n	8012a46 <mem_malloc+0x1da>
  }

  /* protect the heap from concurrent access */
  sys_mutex_lock(&mem_mutex);
 80128aa:	4869      	ldr	r0, [pc, #420]	@ (8012a50 <mem_malloc+0x1e4>)
 80128ac:	f00a fc7a 	bl	801d1a4 <sys_mutex_lock>
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

    /* Scan through the heap searching for a free block that is big enough,
     * beginning with the lowest free block.
     */
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 80128b0:	4b68      	ldr	r3, [pc, #416]	@ (8012a54 <mem_malloc+0x1e8>)
 80128b2:	681b      	ldr	r3, [r3, #0]
 80128b4:	4618      	mov	r0, r3
 80128b6:	f7ff fd01 	bl	80122bc <mem_to_ptr>
 80128ba:	4603      	mov	r3, r0
 80128bc:	83fb      	strh	r3, [r7, #30]
 80128be:	e0b7      	b.n	8012a30 <mem_malloc+0x1c4>
         ptr = ptr_to_mem(ptr)->next) {
      mem = ptr_to_mem(ptr);
 80128c0:	8bfb      	ldrh	r3, [r7, #30]
 80128c2:	4618      	mov	r0, r3
 80128c4:	f7ff fce8 	bl	8012298 <ptr_to_mem>
 80128c8:	6178      	str	r0, [r7, #20]
        local_mem_free_count = 1;
        break;
      }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

      if ((!mem->used) &&
 80128ca:	697b      	ldr	r3, [r7, #20]
 80128cc:	791b      	ldrb	r3, [r3, #4]
 80128ce:	2b00      	cmp	r3, #0
 80128d0:	f040 80a7 	bne.w	8012a22 <mem_malloc+0x1b6>
          (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
 80128d4:	697b      	ldr	r3, [r7, #20]
 80128d6:	881b      	ldrh	r3, [r3, #0]
 80128d8:	461a      	mov	r2, r3
 80128da:	8bfb      	ldrh	r3, [r7, #30]
 80128dc:	1ad3      	subs	r3, r2, r3
 80128de:	f1a3 0208 	sub.w	r2, r3, #8
 80128e2:	8bbb      	ldrh	r3, [r7, #28]
      if ((!mem->used) &&
 80128e4:	429a      	cmp	r2, r3
 80128e6:	f0c0 809c 	bcc.w	8012a22 <mem_malloc+0x1b6>
        /* mem is not used and at least perfect fit is possible:
         * mem->next - (ptr + SIZEOF_STRUCT_MEM) gives us the 'user data size' of mem */

        if (mem->next - (ptr + SIZEOF_STRUCT_MEM) >= (size + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED)) {
 80128ea:	697b      	ldr	r3, [r7, #20]
 80128ec:	881b      	ldrh	r3, [r3, #0]
 80128ee:	461a      	mov	r2, r3
 80128f0:	8bfb      	ldrh	r3, [r7, #30]
 80128f2:	1ad3      	subs	r3, r2, r3
 80128f4:	f1a3 0208 	sub.w	r2, r3, #8
 80128f8:	8bbb      	ldrh	r3, [r7, #28]
 80128fa:	3314      	adds	r3, #20
 80128fc:	429a      	cmp	r2, r3
 80128fe:	d333      	bcc.n	8012968 <mem_malloc+0xfc>
           * struct mem would fit in but no data between mem2 and mem2->next
           * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
           *       region that couldn't hold data, but when mem->next gets freed,
           *       the 2 regions would be combined, resulting in more free memory
           */
          ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + size);
 8012900:	8bfa      	ldrh	r2, [r7, #30]
 8012902:	8bbb      	ldrh	r3, [r7, #28]
 8012904:	4413      	add	r3, r2
 8012906:	b29b      	uxth	r3, r3
 8012908:	3308      	adds	r3, #8
 801290a:	827b      	strh	r3, [r7, #18]
          LWIP_ASSERT("invalid next ptr",ptr2 != MEM_SIZE_ALIGNED);
 801290c:	8a7b      	ldrh	r3, [r7, #18]
 801290e:	f5b3 5f20 	cmp.w	r3, #10240	@ 0x2800
 8012912:	d106      	bne.n	8012922 <mem_malloc+0xb6>
 8012914:	4b50      	ldr	r3, [pc, #320]	@ (8012a58 <mem_malloc+0x1ec>)
 8012916:	f240 3287 	movw	r2, #903	@ 0x387
 801291a:	4950      	ldr	r1, [pc, #320]	@ (8012a5c <mem_malloc+0x1f0>)
 801291c:	4850      	ldr	r0, [pc, #320]	@ (8012a60 <mem_malloc+0x1f4>)
 801291e:	f00b fbf5 	bl	801e10c <iprintf>
          /* create mem2 struct */
          mem2 = ptr_to_mem(ptr2);
 8012922:	8a7b      	ldrh	r3, [r7, #18]
 8012924:	4618      	mov	r0, r3
 8012926:	f7ff fcb7 	bl	8012298 <ptr_to_mem>
 801292a:	60f8      	str	r0, [r7, #12]
          mem2->used = 0;
 801292c:	68fb      	ldr	r3, [r7, #12]
 801292e:	2200      	movs	r2, #0
 8012930:	711a      	strb	r2, [r3, #4]
          mem2->next = mem->next;
 8012932:	697b      	ldr	r3, [r7, #20]
 8012934:	881a      	ldrh	r2, [r3, #0]
 8012936:	68fb      	ldr	r3, [r7, #12]
 8012938:	801a      	strh	r2, [r3, #0]
          mem2->prev = ptr;
 801293a:	68fb      	ldr	r3, [r7, #12]
 801293c:	8bfa      	ldrh	r2, [r7, #30]
 801293e:	805a      	strh	r2, [r3, #2]
          /* and insert it between mem and mem->next */
          mem->next = ptr2;
 8012940:	697b      	ldr	r3, [r7, #20]
 8012942:	8a7a      	ldrh	r2, [r7, #18]
 8012944:	801a      	strh	r2, [r3, #0]
          mem->used = 1;
 8012946:	697b      	ldr	r3, [r7, #20]
 8012948:	2201      	movs	r2, #1
 801294a:	711a      	strb	r2, [r3, #4]

          if (mem2->next != MEM_SIZE_ALIGNED) {
 801294c:	68fb      	ldr	r3, [r7, #12]
 801294e:	881b      	ldrh	r3, [r3, #0]
 8012950:	f5b3 5f20 	cmp.w	r3, #10240	@ 0x2800
 8012954:	d00b      	beq.n	801296e <mem_malloc+0x102>
            ptr_to_mem(mem2->next)->prev = ptr2;
 8012956:	68fb      	ldr	r3, [r7, #12]
 8012958:	881b      	ldrh	r3, [r3, #0]
 801295a:	4618      	mov	r0, r3
 801295c:	f7ff fc9c 	bl	8012298 <ptr_to_mem>
 8012960:	4602      	mov	r2, r0
 8012962:	8a7b      	ldrh	r3, [r7, #18]
 8012964:	8053      	strh	r3, [r2, #2]
 8012966:	e002      	b.n	801296e <mem_malloc+0x102>
           * take care of this).
           * -> near fit or exact fit: do not split, no mem2 creation
           * also can't move mem->next directly behind mem, since mem->next
           * will always be used at this point!
           */
          mem->used = 1;
 8012968:	697b      	ldr	r3, [r7, #20]
 801296a:	2201      	movs	r2, #1
 801296c:	711a      	strb	r2, [r3, #4]
          MEM_STATS_INC_USED(used, mem->next - mem_to_ptr(mem));
        }
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
mem_malloc_adjust_lfree:
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
        if (mem == lfree) {
 801296e:	4b39      	ldr	r3, [pc, #228]	@ (8012a54 <mem_malloc+0x1e8>)
 8012970:	681b      	ldr	r3, [r3, #0]
 8012972:	697a      	ldr	r2, [r7, #20]
 8012974:	429a      	cmp	r2, r3
 8012976:	d127      	bne.n	80129c8 <mem_malloc+0x15c>
          struct mem *cur = lfree;
 8012978:	4b36      	ldr	r3, [pc, #216]	@ (8012a54 <mem_malloc+0x1e8>)
 801297a:	681b      	ldr	r3, [r3, #0]
 801297c:	61bb      	str	r3, [r7, #24]
          /* Find next free block after mem and update lowest free pointer */
          while (cur->used && cur != ram_end) {
 801297e:	e005      	b.n	801298c <mem_malloc+0x120>
              /* If mem_free or mem_trim have run, we have to restart since they
                 could have altered our current struct mem or lfree. */
              goto mem_malloc_adjust_lfree;
            }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
            cur = ptr_to_mem(cur->next);
 8012980:	69bb      	ldr	r3, [r7, #24]
 8012982:	881b      	ldrh	r3, [r3, #0]
 8012984:	4618      	mov	r0, r3
 8012986:	f7ff fc87 	bl	8012298 <ptr_to_mem>
 801298a:	61b8      	str	r0, [r7, #24]
          while (cur->used && cur != ram_end) {
 801298c:	69bb      	ldr	r3, [r7, #24]
 801298e:	791b      	ldrb	r3, [r3, #4]
 8012990:	2b00      	cmp	r3, #0
 8012992:	d004      	beq.n	801299e <mem_malloc+0x132>
 8012994:	4b33      	ldr	r3, [pc, #204]	@ (8012a64 <mem_malloc+0x1f8>)
 8012996:	681b      	ldr	r3, [r3, #0]
 8012998:	69ba      	ldr	r2, [r7, #24]
 801299a:	429a      	cmp	r2, r3
 801299c:	d1f0      	bne.n	8012980 <mem_malloc+0x114>
          }
          lfree = cur;
 801299e:	4a2d      	ldr	r2, [pc, #180]	@ (8012a54 <mem_malloc+0x1e8>)
 80129a0:	69bb      	ldr	r3, [r7, #24]
 80129a2:	6013      	str	r3, [r2, #0]
          LWIP_ASSERT("mem_malloc: !lfree->used", ((lfree == ram_end) || (!lfree->used)));
 80129a4:	4b2b      	ldr	r3, [pc, #172]	@ (8012a54 <mem_malloc+0x1e8>)
 80129a6:	681a      	ldr	r2, [r3, #0]
 80129a8:	4b2e      	ldr	r3, [pc, #184]	@ (8012a64 <mem_malloc+0x1f8>)
 80129aa:	681b      	ldr	r3, [r3, #0]
 80129ac:	429a      	cmp	r2, r3
 80129ae:	d00b      	beq.n	80129c8 <mem_malloc+0x15c>
 80129b0:	4b28      	ldr	r3, [pc, #160]	@ (8012a54 <mem_malloc+0x1e8>)
 80129b2:	681b      	ldr	r3, [r3, #0]
 80129b4:	791b      	ldrb	r3, [r3, #4]
 80129b6:	2b00      	cmp	r3, #0
 80129b8:	d006      	beq.n	80129c8 <mem_malloc+0x15c>
 80129ba:	4b27      	ldr	r3, [pc, #156]	@ (8012a58 <mem_malloc+0x1ec>)
 80129bc:	f240 32b5 	movw	r2, #949	@ 0x3b5
 80129c0:	4929      	ldr	r1, [pc, #164]	@ (8012a68 <mem_malloc+0x1fc>)
 80129c2:	4827      	ldr	r0, [pc, #156]	@ (8012a60 <mem_malloc+0x1f4>)
 80129c4:	f00b fba2 	bl	801e10c <iprintf>
        }
        LWIP_MEM_ALLOC_UNPROTECT();
        sys_mutex_unlock(&mem_mutex);
 80129c8:	4821      	ldr	r0, [pc, #132]	@ (8012a50 <mem_malloc+0x1e4>)
 80129ca:	f00a fbfa 	bl	801d1c2 <sys_mutex_unlock>
        LWIP_ASSERT("mem_malloc: allocated memory not above ram_end.",
 80129ce:	8bba      	ldrh	r2, [r7, #28]
 80129d0:	697b      	ldr	r3, [r7, #20]
 80129d2:	4413      	add	r3, r2
 80129d4:	3308      	adds	r3, #8
 80129d6:	4a23      	ldr	r2, [pc, #140]	@ (8012a64 <mem_malloc+0x1f8>)
 80129d8:	6812      	ldr	r2, [r2, #0]
 80129da:	4293      	cmp	r3, r2
 80129dc:	d906      	bls.n	80129ec <mem_malloc+0x180>
 80129de:	4b1e      	ldr	r3, [pc, #120]	@ (8012a58 <mem_malloc+0x1ec>)
 80129e0:	f240 32b9 	movw	r2, #953	@ 0x3b9
 80129e4:	4921      	ldr	r1, [pc, #132]	@ (8012a6c <mem_malloc+0x200>)
 80129e6:	481e      	ldr	r0, [pc, #120]	@ (8012a60 <mem_malloc+0x1f4>)
 80129e8:	f00b fb90 	bl	801e10c <iprintf>
                    (mem_ptr_t)mem + SIZEOF_STRUCT_MEM + size <= (mem_ptr_t)ram_end);
        LWIP_ASSERT("mem_malloc: allocated memory properly aligned.",
 80129ec:	697b      	ldr	r3, [r7, #20]
 80129ee:	f003 0303 	and.w	r3, r3, #3
 80129f2:	2b00      	cmp	r3, #0
 80129f4:	d006      	beq.n	8012a04 <mem_malloc+0x198>
 80129f6:	4b18      	ldr	r3, [pc, #96]	@ (8012a58 <mem_malloc+0x1ec>)
 80129f8:	f240 32bb 	movw	r2, #955	@ 0x3bb
 80129fc:	491c      	ldr	r1, [pc, #112]	@ (8012a70 <mem_malloc+0x204>)
 80129fe:	4818      	ldr	r0, [pc, #96]	@ (8012a60 <mem_malloc+0x1f4>)
 8012a00:	f00b fb84 	bl	801e10c <iprintf>
                    ((mem_ptr_t)mem + SIZEOF_STRUCT_MEM) % MEM_ALIGNMENT == 0);
        LWIP_ASSERT("mem_malloc: sanity check alignment",
 8012a04:	697b      	ldr	r3, [r7, #20]
 8012a06:	f003 0303 	and.w	r3, r3, #3
 8012a0a:	2b00      	cmp	r3, #0
 8012a0c:	d006      	beq.n	8012a1c <mem_malloc+0x1b0>
 8012a0e:	4b12      	ldr	r3, [pc, #72]	@ (8012a58 <mem_malloc+0x1ec>)
 8012a10:	f240 32bd 	movw	r2, #957	@ 0x3bd
 8012a14:	4917      	ldr	r1, [pc, #92]	@ (8012a74 <mem_malloc+0x208>)
 8012a16:	4812      	ldr	r0, [pc, #72]	@ (8012a60 <mem_malloc+0x1f4>)
 8012a18:	f00b fb78 	bl	801e10c <iprintf>

#if MEM_OVERFLOW_CHECK
        mem_overflow_init_element(mem, size_in);
#endif
        MEM_SANITY();
        return (u8_t *)mem + SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET;
 8012a1c:	697b      	ldr	r3, [r7, #20]
 8012a1e:	3308      	adds	r3, #8
 8012a20:	e011      	b.n	8012a46 <mem_malloc+0x1da>
         ptr = ptr_to_mem(ptr)->next) {
 8012a22:	8bfb      	ldrh	r3, [r7, #30]
 8012a24:	4618      	mov	r0, r3
 8012a26:	f7ff fc37 	bl	8012298 <ptr_to_mem>
 8012a2a:	4603      	mov	r3, r0
 8012a2c:	881b      	ldrh	r3, [r3, #0]
 8012a2e:	83fb      	strh	r3, [r7, #30]
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 8012a30:	8bfa      	ldrh	r2, [r7, #30]
 8012a32:	8bbb      	ldrh	r3, [r7, #28]
 8012a34:	f5c3 5320 	rsb	r3, r3, #10240	@ 0x2800
 8012a38:	429a      	cmp	r2, r3
 8012a3a:	f4ff af41 	bcc.w	80128c0 <mem_malloc+0x54>
    /* if we got interrupted by a mem_free, try again */
  } while (local_mem_free_count != 0);
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  MEM_STATS_INC(err);
  LWIP_MEM_ALLOC_UNPROTECT();
  sys_mutex_unlock(&mem_mutex);
 8012a3e:	4804      	ldr	r0, [pc, #16]	@ (8012a50 <mem_malloc+0x1e4>)
 8012a40:	f00a fbbf 	bl	801d1c2 <sys_mutex_unlock>
  LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("mem_malloc: could not allocate %"S16_F" bytes\n", (s16_t)size));
  return NULL;
 8012a44:	2300      	movs	r3, #0
}
 8012a46:	4618      	mov	r0, r3
 8012a48:	3720      	adds	r7, #32
 8012a4a:	46bd      	mov	sp, r7
 8012a4c:	bd80      	pop	{r7, pc}
 8012a4e:	bf00      	nop
 8012a50:	2000b410 	.word	0x2000b410
 8012a54:	2000b414 	.word	0x2000b414
 8012a58:	0801ffec 	.word	0x0801ffec
 8012a5c:	080201b0 	.word	0x080201b0
 8012a60:	08020034 	.word	0x08020034
 8012a64:	2000b40c 	.word	0x2000b40c
 8012a68:	080201c4 	.word	0x080201c4
 8012a6c:	080201e0 	.word	0x080201e0
 8012a70:	08020210 	.word	0x08020210
 8012a74:	08020240 	.word	0x08020240

08012a78 <memp_init_pool>:
 *
 * @param desc pool to initialize
 */
void
memp_init_pool(const struct memp_desc *desc)
{
 8012a78:	b480      	push	{r7}
 8012a7a:	b085      	sub	sp, #20
 8012a7c:	af00      	add	r7, sp, #0
 8012a7e:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(desc);
#else
  int i;
  struct memp *memp;

  *desc->tab = NULL;
 8012a80:	687b      	ldr	r3, [r7, #4]
 8012a82:	689b      	ldr	r3, [r3, #8]
 8012a84:	2200      	movs	r2, #0
 8012a86:	601a      	str	r2, [r3, #0]
  memp = (struct memp *)LWIP_MEM_ALIGN(desc->base);
 8012a88:	687b      	ldr	r3, [r7, #4]
 8012a8a:	685b      	ldr	r3, [r3, #4]
 8012a8c:	3303      	adds	r3, #3
 8012a8e:	f023 0303 	bic.w	r3, r3, #3
 8012a92:	60bb      	str	r3, [r7, #8]
                                       + MEM_SANITY_REGION_AFTER_ALIGNED
#endif
                                      ));
#endif
  /* create a linked list of memp elements */
  for (i = 0; i < desc->num; ++i) {
 8012a94:	2300      	movs	r3, #0
 8012a96:	60fb      	str	r3, [r7, #12]
 8012a98:	e011      	b.n	8012abe <memp_init_pool+0x46>
    memp->next = *desc->tab;
 8012a9a:	687b      	ldr	r3, [r7, #4]
 8012a9c:	689b      	ldr	r3, [r3, #8]
 8012a9e:	681a      	ldr	r2, [r3, #0]
 8012aa0:	68bb      	ldr	r3, [r7, #8]
 8012aa2:	601a      	str	r2, [r3, #0]
    *desc->tab = memp;
 8012aa4:	687b      	ldr	r3, [r7, #4]
 8012aa6:	689b      	ldr	r3, [r3, #8]
 8012aa8:	68ba      	ldr	r2, [r7, #8]
 8012aaa:	601a      	str	r2, [r3, #0]
#if MEMP_OVERFLOW_CHECK
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */
    /* cast through void* to get rid of alignment warnings */
    memp = (struct memp *)(void *)((u8_t *)memp + MEMP_SIZE + desc->size
 8012aac:	687b      	ldr	r3, [r7, #4]
 8012aae:	881b      	ldrh	r3, [r3, #0]
 8012ab0:	461a      	mov	r2, r3
 8012ab2:	68bb      	ldr	r3, [r7, #8]
 8012ab4:	4413      	add	r3, r2
 8012ab6:	60bb      	str	r3, [r7, #8]
  for (i = 0; i < desc->num; ++i) {
 8012ab8:	68fb      	ldr	r3, [r7, #12]
 8012aba:	3301      	adds	r3, #1
 8012abc:	60fb      	str	r3, [r7, #12]
 8012abe:	687b      	ldr	r3, [r7, #4]
 8012ac0:	885b      	ldrh	r3, [r3, #2]
 8012ac2:	461a      	mov	r2, r3
 8012ac4:	68fb      	ldr	r3, [r7, #12]
 8012ac6:	4293      	cmp	r3, r2
 8012ac8:	dbe7      	blt.n	8012a9a <memp_init_pool+0x22>
#endif /* !MEMP_MEM_MALLOC */

#if MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY)
  desc->stats->name  = desc->desc;
#endif /* MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY) */
}
 8012aca:	bf00      	nop
 8012acc:	bf00      	nop
 8012ace:	3714      	adds	r7, #20
 8012ad0:	46bd      	mov	sp, r7
 8012ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012ad6:	4770      	bx	lr

08012ad8 <memp_init>:
 *
 * Carves out memp_memory into linked lists for each pool-type.
 */
void
memp_init(void)
{
 8012ad8:	b580      	push	{r7, lr}
 8012ada:	b082      	sub	sp, #8
 8012adc:	af00      	add	r7, sp, #0
  u16_t i;

  /* for every pool: */
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 8012ade:	2300      	movs	r3, #0
 8012ae0:	80fb      	strh	r3, [r7, #6]
 8012ae2:	e009      	b.n	8012af8 <memp_init+0x20>
    memp_init_pool(memp_pools[i]);
 8012ae4:	88fb      	ldrh	r3, [r7, #6]
 8012ae6:	4a08      	ldr	r2, [pc, #32]	@ (8012b08 <memp_init+0x30>)
 8012ae8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8012aec:	4618      	mov	r0, r3
 8012aee:	f7ff ffc3 	bl	8012a78 <memp_init_pool>
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 8012af2:	88fb      	ldrh	r3, [r7, #6]
 8012af4:	3301      	adds	r3, #1
 8012af6:	80fb      	strh	r3, [r7, #6]
 8012af8:	88fb      	ldrh	r3, [r7, #6]
 8012afa:	2b0c      	cmp	r3, #12
 8012afc:	d9f2      	bls.n	8012ae4 <memp_init+0xc>

#if MEMP_OVERFLOW_CHECK >= 2
  /* check everything a first time to see if it worked */
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */
}
 8012afe:	bf00      	nop
 8012b00:	bf00      	nop
 8012b02:	3708      	adds	r7, #8
 8012b04:	46bd      	mov	sp, r7
 8012b06:	bd80      	pop	{r7, pc}
 8012b08:	08034ae4 	.word	0x08034ae4

08012b0c <do_memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
do_memp_malloc_pool(const struct memp_desc *desc)
#else
do_memp_malloc_pool_fn(const struct memp_desc *desc, const char *file, const int line)
#endif
{
 8012b0c:	b580      	push	{r7, lr}
 8012b0e:	b084      	sub	sp, #16
 8012b10:	af00      	add	r7, sp, #0
 8012b12:	6078      	str	r0, [r7, #4]

#if MEMP_MEM_MALLOC
  memp = (struct memp *)mem_malloc(MEMP_SIZE + MEMP_ALIGN_SIZE(desc->size));
  SYS_ARCH_PROTECT(old_level);
#else /* MEMP_MEM_MALLOC */
  SYS_ARCH_PROTECT(old_level);
 8012b14:	f00a fb88 	bl	801d228 <sys_arch_protect>
 8012b18:	60f8      	str	r0, [r7, #12]

  memp = *desc->tab;
 8012b1a:	687b      	ldr	r3, [r7, #4]
 8012b1c:	689b      	ldr	r3, [r3, #8]
 8012b1e:	681b      	ldr	r3, [r3, #0]
 8012b20:	60bb      	str	r3, [r7, #8]
#endif /* MEMP_MEM_MALLOC */

  if (memp != NULL) {
 8012b22:	68bb      	ldr	r3, [r7, #8]
 8012b24:	2b00      	cmp	r3, #0
 8012b26:	d015      	beq.n	8012b54 <do_memp_malloc_pool+0x48>
#if !MEMP_MEM_MALLOC
#if MEMP_OVERFLOW_CHECK == 1
    memp_overflow_check_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */

    *desc->tab = memp->next;
 8012b28:	687b      	ldr	r3, [r7, #4]
 8012b2a:	689b      	ldr	r3, [r3, #8]
 8012b2c:	68ba      	ldr	r2, [r7, #8]
 8012b2e:	6812      	ldr	r2, [r2, #0]
 8012b30:	601a      	str	r2, [r3, #0]
    memp->line = line;
#if MEMP_MEM_MALLOC
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_MEM_MALLOC */
#endif /* MEMP_OVERFLOW_CHECK */
    LWIP_ASSERT("memp_malloc: memp properly aligned",
 8012b32:	68bb      	ldr	r3, [r7, #8]
 8012b34:	f003 0303 	and.w	r3, r3, #3
 8012b38:	2b00      	cmp	r3, #0
 8012b3a:	d006      	beq.n	8012b4a <do_memp_malloc_pool+0x3e>
 8012b3c:	4b09      	ldr	r3, [pc, #36]	@ (8012b64 <do_memp_malloc_pool+0x58>)
 8012b3e:	f44f 728c 	mov.w	r2, #280	@ 0x118
 8012b42:	4909      	ldr	r1, [pc, #36]	@ (8012b68 <do_memp_malloc_pool+0x5c>)
 8012b44:	4809      	ldr	r0, [pc, #36]	@ (8012b6c <do_memp_malloc_pool+0x60>)
 8012b46:	f00b fae1 	bl	801e10c <iprintf>
    desc->stats->used++;
    if (desc->stats->used > desc->stats->max) {
      desc->stats->max = desc->stats->used;
    }
#endif
    SYS_ARCH_UNPROTECT(old_level);
 8012b4a:	68f8      	ldr	r0, [r7, #12]
 8012b4c:	f00a fb7a 	bl	801d244 <sys_arch_unprotect>
    /* cast through u8_t* to get rid of alignment warnings */
    return ((u8_t *)memp + MEMP_SIZE);
 8012b50:	68bb      	ldr	r3, [r7, #8]
 8012b52:	e003      	b.n	8012b5c <do_memp_malloc_pool+0x50>
  } else {
#if MEMP_STATS
    desc->stats->err++;
#endif
    SYS_ARCH_UNPROTECT(old_level);
 8012b54:	68f8      	ldr	r0, [r7, #12]
 8012b56:	f00a fb75 	bl	801d244 <sys_arch_unprotect>
    LWIP_DEBUGF(MEMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("memp_malloc: out of memory in pool %s\n", desc->desc));
  }

  return NULL;
 8012b5a:	2300      	movs	r3, #0
}
 8012b5c:	4618      	mov	r0, r3
 8012b5e:	3710      	adds	r7, #16
 8012b60:	46bd      	mov	sp, r7
 8012b62:	bd80      	pop	{r7, pc}
 8012b64:	08020264 	.word	0x08020264
 8012b68:	08020294 	.word	0x08020294
 8012b6c:	080202b8 	.word	0x080202b8

08012b70 <memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
memp_malloc_pool(const struct memp_desc *desc)
#else
memp_malloc_pool_fn(const struct memp_desc *desc, const char *file, const int line)
#endif
{
 8012b70:	b580      	push	{r7, lr}
 8012b72:	b082      	sub	sp, #8
 8012b74:	af00      	add	r7, sp, #0
 8012b76:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("invalid pool desc", desc != NULL);
 8012b78:	687b      	ldr	r3, [r7, #4]
 8012b7a:	2b00      	cmp	r3, #0
 8012b7c:	d106      	bne.n	8012b8c <memp_malloc_pool+0x1c>
 8012b7e:	4b0a      	ldr	r3, [pc, #40]	@ (8012ba8 <memp_malloc_pool+0x38>)
 8012b80:	f44f 729e 	mov.w	r2, #316	@ 0x13c
 8012b84:	4909      	ldr	r1, [pc, #36]	@ (8012bac <memp_malloc_pool+0x3c>)
 8012b86:	480a      	ldr	r0, [pc, #40]	@ (8012bb0 <memp_malloc_pool+0x40>)
 8012b88:	f00b fac0 	bl	801e10c <iprintf>
  if (desc == NULL) {
 8012b8c:	687b      	ldr	r3, [r7, #4]
 8012b8e:	2b00      	cmp	r3, #0
 8012b90:	d101      	bne.n	8012b96 <memp_malloc_pool+0x26>
    return NULL;
 8012b92:	2300      	movs	r3, #0
 8012b94:	e003      	b.n	8012b9e <memp_malloc_pool+0x2e>
  }

#if !MEMP_OVERFLOW_CHECK
  return do_memp_malloc_pool(desc);
 8012b96:	6878      	ldr	r0, [r7, #4]
 8012b98:	f7ff ffb8 	bl	8012b0c <do_memp_malloc_pool>
 8012b9c:	4603      	mov	r3, r0
#else
  return do_memp_malloc_pool_fn(desc, file, line);
#endif
}
 8012b9e:	4618      	mov	r0, r3
 8012ba0:	3708      	adds	r7, #8
 8012ba2:	46bd      	mov	sp, r7
 8012ba4:	bd80      	pop	{r7, pc}
 8012ba6:	bf00      	nop
 8012ba8:	08020264 	.word	0x08020264
 8012bac:	080202e0 	.word	0x080202e0
 8012bb0:	080202b8 	.word	0x080202b8

08012bb4 <memp_malloc>:
#if !MEMP_OVERFLOW_CHECK
memp_malloc(memp_t type)
#else
memp_malloc_fn(memp_t type, const char *file, const int line)
#endif
{
 8012bb4:	b580      	push	{r7, lr}
 8012bb6:	b084      	sub	sp, #16
 8012bb8:	af00      	add	r7, sp, #0
 8012bba:	4603      	mov	r3, r0
 8012bbc:	71fb      	strb	r3, [r7, #7]
  void *memp;
  LWIP_ERROR("memp_malloc: type < MEMP_MAX", (type < MEMP_MAX), return NULL;);
 8012bbe:	79fb      	ldrb	r3, [r7, #7]
 8012bc0:	2b0c      	cmp	r3, #12
 8012bc2:	d908      	bls.n	8012bd6 <memp_malloc+0x22>
 8012bc4:	4b0a      	ldr	r3, [pc, #40]	@ (8012bf0 <memp_malloc+0x3c>)
 8012bc6:	f240 1257 	movw	r2, #343	@ 0x157
 8012bca:	490a      	ldr	r1, [pc, #40]	@ (8012bf4 <memp_malloc+0x40>)
 8012bcc:	480a      	ldr	r0, [pc, #40]	@ (8012bf8 <memp_malloc+0x44>)
 8012bce:	f00b fa9d 	bl	801e10c <iprintf>
 8012bd2:	2300      	movs	r3, #0
 8012bd4:	e008      	b.n	8012be8 <memp_malloc+0x34>
#if MEMP_OVERFLOW_CHECK >= 2
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */

#if !MEMP_OVERFLOW_CHECK
  memp = do_memp_malloc_pool(memp_pools[type]);
 8012bd6:	79fb      	ldrb	r3, [r7, #7]
 8012bd8:	4a08      	ldr	r2, [pc, #32]	@ (8012bfc <memp_malloc+0x48>)
 8012bda:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8012bde:	4618      	mov	r0, r3
 8012be0:	f7ff ff94 	bl	8012b0c <do_memp_malloc_pool>
 8012be4:	60f8      	str	r0, [r7, #12]
#else
  memp = do_memp_malloc_pool_fn(memp_pools[type], file, line);
#endif

  return memp;
 8012be6:	68fb      	ldr	r3, [r7, #12]
}
 8012be8:	4618      	mov	r0, r3
 8012bea:	3710      	adds	r7, #16
 8012bec:	46bd      	mov	sp, r7
 8012bee:	bd80      	pop	{r7, pc}
 8012bf0:	08020264 	.word	0x08020264
 8012bf4:	080202f4 	.word	0x080202f4
 8012bf8:	080202b8 	.word	0x080202b8
 8012bfc:	08034ae4 	.word	0x08034ae4

08012c00 <do_memp_free_pool>:

static void
do_memp_free_pool(const struct memp_desc *desc, void *mem)
{
 8012c00:	b580      	push	{r7, lr}
 8012c02:	b084      	sub	sp, #16
 8012c04:	af00      	add	r7, sp, #0
 8012c06:	6078      	str	r0, [r7, #4]
 8012c08:	6039      	str	r1, [r7, #0]
  struct memp *memp;
  SYS_ARCH_DECL_PROTECT(old_level);

  LWIP_ASSERT("memp_free: mem properly aligned",
 8012c0a:	683b      	ldr	r3, [r7, #0]
 8012c0c:	f003 0303 	and.w	r3, r3, #3
 8012c10:	2b00      	cmp	r3, #0
 8012c12:	d006      	beq.n	8012c22 <do_memp_free_pool+0x22>
 8012c14:	4b0d      	ldr	r3, [pc, #52]	@ (8012c4c <do_memp_free_pool+0x4c>)
 8012c16:	f44f 72b6 	mov.w	r2, #364	@ 0x16c
 8012c1a:	490d      	ldr	r1, [pc, #52]	@ (8012c50 <do_memp_free_pool+0x50>)
 8012c1c:	480d      	ldr	r0, [pc, #52]	@ (8012c54 <do_memp_free_pool+0x54>)
 8012c1e:	f00b fa75 	bl	801e10c <iprintf>
              ((mem_ptr_t)mem % MEM_ALIGNMENT) == 0);

  /* cast through void* to get rid of alignment warnings */
  memp = (struct memp *)(void *)((u8_t *)mem - MEMP_SIZE);
 8012c22:	683b      	ldr	r3, [r7, #0]
 8012c24:	60fb      	str	r3, [r7, #12]

  SYS_ARCH_PROTECT(old_level);
 8012c26:	f00a faff 	bl	801d228 <sys_arch_protect>
 8012c2a:	60b8      	str	r0, [r7, #8]
#if MEMP_MEM_MALLOC
  LWIP_UNUSED_ARG(desc);
  SYS_ARCH_UNPROTECT(old_level);
  mem_free(memp);
#else /* MEMP_MEM_MALLOC */
  memp->next = *desc->tab;
 8012c2c:	687b      	ldr	r3, [r7, #4]
 8012c2e:	689b      	ldr	r3, [r3, #8]
 8012c30:	681a      	ldr	r2, [r3, #0]
 8012c32:	68fb      	ldr	r3, [r7, #12]
 8012c34:	601a      	str	r2, [r3, #0]
  *desc->tab = memp;
 8012c36:	687b      	ldr	r3, [r7, #4]
 8012c38:	689b      	ldr	r3, [r3, #8]
 8012c3a:	68fa      	ldr	r2, [r7, #12]
 8012c3c:	601a      	str	r2, [r3, #0]

#if MEMP_SANITY_CHECK
  LWIP_ASSERT("memp sanity", memp_sanity(desc));
#endif /* MEMP_SANITY_CHECK */

  SYS_ARCH_UNPROTECT(old_level);
 8012c3e:	68b8      	ldr	r0, [r7, #8]
 8012c40:	f00a fb00 	bl	801d244 <sys_arch_unprotect>
#endif /* !MEMP_MEM_MALLOC */
}
 8012c44:	bf00      	nop
 8012c46:	3710      	adds	r7, #16
 8012c48:	46bd      	mov	sp, r7
 8012c4a:	bd80      	pop	{r7, pc}
 8012c4c:	08020264 	.word	0x08020264
 8012c50:	08020314 	.word	0x08020314
 8012c54:	080202b8 	.word	0x080202b8

08012c58 <memp_free_pool>:
 * @param desc the pool where to put mem
 * @param mem the memp element to free
 */
void
memp_free_pool(const struct memp_desc *desc, void *mem)
{
 8012c58:	b580      	push	{r7, lr}
 8012c5a:	b082      	sub	sp, #8
 8012c5c:	af00      	add	r7, sp, #0
 8012c5e:	6078      	str	r0, [r7, #4]
 8012c60:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT("invalid pool desc", desc != NULL);
 8012c62:	687b      	ldr	r3, [r7, #4]
 8012c64:	2b00      	cmp	r3, #0
 8012c66:	d106      	bne.n	8012c76 <memp_free_pool+0x1e>
 8012c68:	4b0a      	ldr	r3, [pc, #40]	@ (8012c94 <memp_free_pool+0x3c>)
 8012c6a:	f240 1295 	movw	r2, #405	@ 0x195
 8012c6e:	490a      	ldr	r1, [pc, #40]	@ (8012c98 <memp_free_pool+0x40>)
 8012c70:	480a      	ldr	r0, [pc, #40]	@ (8012c9c <memp_free_pool+0x44>)
 8012c72:	f00b fa4b 	bl	801e10c <iprintf>
  if ((desc == NULL) || (mem == NULL)) {
 8012c76:	687b      	ldr	r3, [r7, #4]
 8012c78:	2b00      	cmp	r3, #0
 8012c7a:	d007      	beq.n	8012c8c <memp_free_pool+0x34>
 8012c7c:	683b      	ldr	r3, [r7, #0]
 8012c7e:	2b00      	cmp	r3, #0
 8012c80:	d004      	beq.n	8012c8c <memp_free_pool+0x34>
    return;
  }

  do_memp_free_pool(desc, mem);
 8012c82:	6839      	ldr	r1, [r7, #0]
 8012c84:	6878      	ldr	r0, [r7, #4]
 8012c86:	f7ff ffbb 	bl	8012c00 <do_memp_free_pool>
 8012c8a:	e000      	b.n	8012c8e <memp_free_pool+0x36>
    return;
 8012c8c:	bf00      	nop
}
 8012c8e:	3708      	adds	r7, #8
 8012c90:	46bd      	mov	sp, r7
 8012c92:	bd80      	pop	{r7, pc}
 8012c94:	08020264 	.word	0x08020264
 8012c98:	080202e0 	.word	0x080202e0
 8012c9c:	080202b8 	.word	0x080202b8

08012ca0 <memp_free>:
 * @param type the pool where to put mem
 * @param mem the memp element to free
 */
void
memp_free(memp_t type, void *mem)
{
 8012ca0:	b580      	push	{r7, lr}
 8012ca2:	b082      	sub	sp, #8
 8012ca4:	af00      	add	r7, sp, #0
 8012ca6:	4603      	mov	r3, r0
 8012ca8:	6039      	str	r1, [r7, #0]
 8012caa:	71fb      	strb	r3, [r7, #7]
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  struct memp *old_first;
#endif

  LWIP_ERROR("memp_free: type < MEMP_MAX", (type < MEMP_MAX), return;);
 8012cac:	79fb      	ldrb	r3, [r7, #7]
 8012cae:	2b0c      	cmp	r3, #12
 8012cb0:	d907      	bls.n	8012cc2 <memp_free+0x22>
 8012cb2:	4b0c      	ldr	r3, [pc, #48]	@ (8012ce4 <memp_free+0x44>)
 8012cb4:	f44f 72d5 	mov.w	r2, #426	@ 0x1aa
 8012cb8:	490b      	ldr	r1, [pc, #44]	@ (8012ce8 <memp_free+0x48>)
 8012cba:	480c      	ldr	r0, [pc, #48]	@ (8012cec <memp_free+0x4c>)
 8012cbc:	f00b fa26 	bl	801e10c <iprintf>
 8012cc0:	e00c      	b.n	8012cdc <memp_free+0x3c>

  if (mem == NULL) {
 8012cc2:	683b      	ldr	r3, [r7, #0]
 8012cc4:	2b00      	cmp	r3, #0
 8012cc6:	d008      	beq.n	8012cda <memp_free+0x3a>

#ifdef LWIP_HOOK_MEMP_AVAILABLE
  old_first = *memp_pools[type]->tab;
#endif

  do_memp_free_pool(memp_pools[type], mem);
 8012cc8:	79fb      	ldrb	r3, [r7, #7]
 8012cca:	4a09      	ldr	r2, [pc, #36]	@ (8012cf0 <memp_free+0x50>)
 8012ccc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8012cd0:	6839      	ldr	r1, [r7, #0]
 8012cd2:	4618      	mov	r0, r3
 8012cd4:	f7ff ff94 	bl	8012c00 <do_memp_free_pool>
 8012cd8:	e000      	b.n	8012cdc <memp_free+0x3c>
    return;
 8012cda:	bf00      	nop
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  if (old_first == NULL) {
    LWIP_HOOK_MEMP_AVAILABLE(type);
  }
#endif
}
 8012cdc:	3708      	adds	r7, #8
 8012cde:	46bd      	mov	sp, r7
 8012ce0:	bd80      	pop	{r7, pc}
 8012ce2:	bf00      	nop
 8012ce4:	08020264 	.word	0x08020264
 8012ce8:	08020334 	.word	0x08020334
 8012cec:	080202b8 	.word	0x080202b8
 8012cf0:	08034ae4 	.word	0x08034ae4

08012cf4 <netif_init>:
}
#endif /* LWIP_HAVE_LOOPIF */

void
netif_init(void)
{
 8012cf4:	b480      	push	{r7}
 8012cf6:	af00      	add	r7, sp, #0

  netif_set_link_up(&loop_netif);
  netif_set_up(&loop_netif);

#endif /* LWIP_HAVE_LOOPIF */
}
 8012cf8:	bf00      	nop
 8012cfa:	46bd      	mov	sp, r7
 8012cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012d00:	4770      	bx	lr
	...

08012d04 <netif_add>:
netif_add(struct netif *netif,
#if LWIP_IPV4
          const ip4_addr_t *ipaddr, const ip4_addr_t *netmask, const ip4_addr_t *gw,
#endif /* LWIP_IPV4 */
          void *state, netif_init_fn init, netif_input_fn input)
{
 8012d04:	b580      	push	{r7, lr}
 8012d06:	b086      	sub	sp, #24
 8012d08:	af00      	add	r7, sp, #0
 8012d0a:	60f8      	str	r0, [r7, #12]
 8012d0c:	60b9      	str	r1, [r7, #8]
 8012d0e:	607a      	str	r2, [r7, #4]
 8012d10:	603b      	str	r3, [r7, #0]
    LWIP_ASSERT("single netif already set", 0);
    return NULL;
  }
#endif

  LWIP_ERROR("netif_add: invalid netif", netif != NULL, return NULL);
 8012d12:	68fb      	ldr	r3, [r7, #12]
 8012d14:	2b00      	cmp	r3, #0
 8012d16:	d108      	bne.n	8012d2a <netif_add+0x26>
 8012d18:	4b57      	ldr	r3, [pc, #348]	@ (8012e78 <netif_add+0x174>)
 8012d1a:	f240 1227 	movw	r2, #295	@ 0x127
 8012d1e:	4957      	ldr	r1, [pc, #348]	@ (8012e7c <netif_add+0x178>)
 8012d20:	4857      	ldr	r0, [pc, #348]	@ (8012e80 <netif_add+0x17c>)
 8012d22:	f00b f9f3 	bl	801e10c <iprintf>
 8012d26:	2300      	movs	r3, #0
 8012d28:	e0a2      	b.n	8012e70 <netif_add+0x16c>
  LWIP_ERROR("netif_add: No init function given", init != NULL, return NULL);
 8012d2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012d2c:	2b00      	cmp	r3, #0
 8012d2e:	d108      	bne.n	8012d42 <netif_add+0x3e>
 8012d30:	4b51      	ldr	r3, [pc, #324]	@ (8012e78 <netif_add+0x174>)
 8012d32:	f44f 7294 	mov.w	r2, #296	@ 0x128
 8012d36:	4953      	ldr	r1, [pc, #332]	@ (8012e84 <netif_add+0x180>)
 8012d38:	4851      	ldr	r0, [pc, #324]	@ (8012e80 <netif_add+0x17c>)
 8012d3a:	f00b f9e7 	bl	801e10c <iprintf>
 8012d3e:	2300      	movs	r3, #0
 8012d40:	e096      	b.n	8012e70 <netif_add+0x16c>

#if LWIP_IPV4
  if (ipaddr == NULL) {
 8012d42:	68bb      	ldr	r3, [r7, #8]
 8012d44:	2b00      	cmp	r3, #0
 8012d46:	d101      	bne.n	8012d4c <netif_add+0x48>
    ipaddr = ip_2_ip4(IP4_ADDR_ANY);
 8012d48:	4b4f      	ldr	r3, [pc, #316]	@ (8012e88 <netif_add+0x184>)
 8012d4a:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 8012d4c:	687b      	ldr	r3, [r7, #4]
 8012d4e:	2b00      	cmp	r3, #0
 8012d50:	d101      	bne.n	8012d56 <netif_add+0x52>
    netmask = ip_2_ip4(IP4_ADDR_ANY);
 8012d52:	4b4d      	ldr	r3, [pc, #308]	@ (8012e88 <netif_add+0x184>)
 8012d54:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 8012d56:	683b      	ldr	r3, [r7, #0]
 8012d58:	2b00      	cmp	r3, #0
 8012d5a:	d101      	bne.n	8012d60 <netif_add+0x5c>
    gw = ip_2_ip4(IP4_ADDR_ANY);
 8012d5c:	4b4a      	ldr	r3, [pc, #296]	@ (8012e88 <netif_add+0x184>)
 8012d5e:	603b      	str	r3, [r7, #0]
  }

  /* reset new interface configuration state */
  ip_addr_set_zero_ip4(&netif->ip_addr);
 8012d60:	68fb      	ldr	r3, [r7, #12]
 8012d62:	2200      	movs	r2, #0
 8012d64:	605a      	str	r2, [r3, #4]
  ip_addr_set_zero_ip4(&netif->netmask);
 8012d66:	68fb      	ldr	r3, [r7, #12]
 8012d68:	2200      	movs	r2, #0
 8012d6a:	609a      	str	r2, [r3, #8]
  ip_addr_set_zero_ip4(&netif->gw);
 8012d6c:	68fb      	ldr	r3, [r7, #12]
 8012d6e:	2200      	movs	r2, #0
 8012d70:	60da      	str	r2, [r3, #12]
  netif->output = netif_null_output_ip4;
 8012d72:	68fb      	ldr	r3, [r7, #12]
 8012d74:	4a45      	ldr	r2, [pc, #276]	@ (8012e8c <netif_add+0x188>)
 8012d76:	615a      	str	r2, [r3, #20]
#endif /* LWIP_IPV6_ADDRESS_LIFETIMES */
  }
  netif->output_ip6 = netif_null_output_ip6;
#endif /* LWIP_IPV6 */
  NETIF_SET_CHECKSUM_CTRL(netif, NETIF_CHECKSUM_ENABLE_ALL);
  netif->mtu = 0;
 8012d78:	68fb      	ldr	r3, [r7, #12]
 8012d7a:	2200      	movs	r2, #0
 8012d7c:	849a      	strh	r2, [r3, #36]	@ 0x24
  netif->flags = 0;
 8012d7e:	68fb      	ldr	r3, [r7, #12]
 8012d80:	2200      	movs	r2, #0
 8012d82:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
#endif /* LWIP_IPV6 */
#if LWIP_NETIF_STATUS_CALLBACK
  netif->status_callback = NULL;
#endif /* LWIP_NETIF_STATUS_CALLBACK */
#if LWIP_NETIF_LINK_CALLBACK
  netif->link_callback = NULL;
 8012d86:	68fb      	ldr	r3, [r7, #12]
 8012d88:	2200      	movs	r2, #0
 8012d8a:	61da      	str	r2, [r3, #28]
  netif->loop_first = NULL;
  netif->loop_last = NULL;
#endif /* ENABLE_LOOPBACK */

  /* remember netif specific state information data */
  netif->state = state;
 8012d8c:	68fb      	ldr	r3, [r7, #12]
 8012d8e:	6a3a      	ldr	r2, [r7, #32]
 8012d90:	621a      	str	r2, [r3, #32]
  netif->num = netif_num;
 8012d92:	4b3f      	ldr	r3, [pc, #252]	@ (8012e90 <netif_add+0x18c>)
 8012d94:	781a      	ldrb	r2, [r3, #0]
 8012d96:	68fb      	ldr	r3, [r7, #12]
 8012d98:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  netif->input = input;
 8012d9c:	68fb      	ldr	r3, [r7, #12]
 8012d9e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8012da0:	611a      	str	r2, [r3, #16]
#if ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS
  netif->loop_cnt_current = 0;
#endif /* ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS */

#if LWIP_IPV4
  netif_set_addr(netif, ipaddr, netmask, gw);
 8012da2:	683b      	ldr	r3, [r7, #0]
 8012da4:	687a      	ldr	r2, [r7, #4]
 8012da6:	68b9      	ldr	r1, [r7, #8]
 8012da8:	68f8      	ldr	r0, [r7, #12]
 8012daa:	f000 f913 	bl	8012fd4 <netif_set_addr>
#endif /* LWIP_IPV4 */

  /* call user specified initialization function for netif */
  if (init(netif) != ERR_OK) {
 8012dae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012db0:	68f8      	ldr	r0, [r7, #12]
 8012db2:	4798      	blx	r3
 8012db4:	4603      	mov	r3, r0
 8012db6:	2b00      	cmp	r3, #0
 8012db8:	d001      	beq.n	8012dbe <netif_add+0xba>
    return NULL;
 8012dba:	2300      	movs	r3, #0
 8012dbc:	e058      	b.n	8012e70 <netif_add+0x16c>
     */
  {
    struct netif *netif2;
    int num_netifs;
    do {
      if (netif->num == 255) {
 8012dbe:	68fb      	ldr	r3, [r7, #12]
 8012dc0:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8012dc4:	2bff      	cmp	r3, #255	@ 0xff
 8012dc6:	d103      	bne.n	8012dd0 <netif_add+0xcc>
        netif->num = 0;
 8012dc8:	68fb      	ldr	r3, [r7, #12]
 8012dca:	2200      	movs	r2, #0
 8012dcc:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      }
      num_netifs = 0;
 8012dd0:	2300      	movs	r3, #0
 8012dd2:	613b      	str	r3, [r7, #16]
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 8012dd4:	4b2f      	ldr	r3, [pc, #188]	@ (8012e94 <netif_add+0x190>)
 8012dd6:	681b      	ldr	r3, [r3, #0]
 8012dd8:	617b      	str	r3, [r7, #20]
 8012dda:	e02b      	b.n	8012e34 <netif_add+0x130>
        LWIP_ASSERT("netif already added", netif2 != netif);
 8012ddc:	697a      	ldr	r2, [r7, #20]
 8012dde:	68fb      	ldr	r3, [r7, #12]
 8012de0:	429a      	cmp	r2, r3
 8012de2:	d106      	bne.n	8012df2 <netif_add+0xee>
 8012de4:	4b24      	ldr	r3, [pc, #144]	@ (8012e78 <netif_add+0x174>)
 8012de6:	f240 128b 	movw	r2, #395	@ 0x18b
 8012dea:	492b      	ldr	r1, [pc, #172]	@ (8012e98 <netif_add+0x194>)
 8012dec:	4824      	ldr	r0, [pc, #144]	@ (8012e80 <netif_add+0x17c>)
 8012dee:	f00b f98d 	bl	801e10c <iprintf>
        num_netifs++;
 8012df2:	693b      	ldr	r3, [r7, #16]
 8012df4:	3301      	adds	r3, #1
 8012df6:	613b      	str	r3, [r7, #16]
        LWIP_ASSERT("too many netifs, max. supported number is 255", num_netifs <= 255);
 8012df8:	693b      	ldr	r3, [r7, #16]
 8012dfa:	2bff      	cmp	r3, #255	@ 0xff
 8012dfc:	dd06      	ble.n	8012e0c <netif_add+0x108>
 8012dfe:	4b1e      	ldr	r3, [pc, #120]	@ (8012e78 <netif_add+0x174>)
 8012e00:	f240 128d 	movw	r2, #397	@ 0x18d
 8012e04:	4925      	ldr	r1, [pc, #148]	@ (8012e9c <netif_add+0x198>)
 8012e06:	481e      	ldr	r0, [pc, #120]	@ (8012e80 <netif_add+0x17c>)
 8012e08:	f00b f980 	bl	801e10c <iprintf>
        if (netif2->num == netif->num) {
 8012e0c:	697b      	ldr	r3, [r7, #20]
 8012e0e:	f893 2030 	ldrb.w	r2, [r3, #48]	@ 0x30
 8012e12:	68fb      	ldr	r3, [r7, #12]
 8012e14:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8012e18:	429a      	cmp	r2, r3
 8012e1a:	d108      	bne.n	8012e2e <netif_add+0x12a>
          netif->num++;
 8012e1c:	68fb      	ldr	r3, [r7, #12]
 8012e1e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8012e22:	3301      	adds	r3, #1
 8012e24:	b2da      	uxtb	r2, r3
 8012e26:	68fb      	ldr	r3, [r7, #12]
 8012e28:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
          break;
 8012e2c:	e005      	b.n	8012e3a <netif_add+0x136>
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 8012e2e:	697b      	ldr	r3, [r7, #20]
 8012e30:	681b      	ldr	r3, [r3, #0]
 8012e32:	617b      	str	r3, [r7, #20]
 8012e34:	697b      	ldr	r3, [r7, #20]
 8012e36:	2b00      	cmp	r3, #0
 8012e38:	d1d0      	bne.n	8012ddc <netif_add+0xd8>
        }
      }
    } while (netif2 != NULL);
 8012e3a:	697b      	ldr	r3, [r7, #20]
 8012e3c:	2b00      	cmp	r3, #0
 8012e3e:	d1be      	bne.n	8012dbe <netif_add+0xba>
  }
  if (netif->num == 254) {
 8012e40:	68fb      	ldr	r3, [r7, #12]
 8012e42:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8012e46:	2bfe      	cmp	r3, #254	@ 0xfe
 8012e48:	d103      	bne.n	8012e52 <netif_add+0x14e>
    netif_num = 0;
 8012e4a:	4b11      	ldr	r3, [pc, #68]	@ (8012e90 <netif_add+0x18c>)
 8012e4c:	2200      	movs	r2, #0
 8012e4e:	701a      	strb	r2, [r3, #0]
 8012e50:	e006      	b.n	8012e60 <netif_add+0x15c>
  } else {
    netif_num = (u8_t)(netif->num + 1);
 8012e52:	68fb      	ldr	r3, [r7, #12]
 8012e54:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8012e58:	3301      	adds	r3, #1
 8012e5a:	b2da      	uxtb	r2, r3
 8012e5c:	4b0c      	ldr	r3, [pc, #48]	@ (8012e90 <netif_add+0x18c>)
 8012e5e:	701a      	strb	r2, [r3, #0]
  }

  /* add this netif to the list */
  netif->next = netif_list;
 8012e60:	4b0c      	ldr	r3, [pc, #48]	@ (8012e94 <netif_add+0x190>)
 8012e62:	681a      	ldr	r2, [r3, #0]
 8012e64:	68fb      	ldr	r3, [r7, #12]
 8012e66:	601a      	str	r2, [r3, #0]
  netif_list = netif;
 8012e68:	4a0a      	ldr	r2, [pc, #40]	@ (8012e94 <netif_add+0x190>)
 8012e6a:	68fb      	ldr	r3, [r7, #12]
 8012e6c:	6013      	str	r3, [r2, #0]
#endif /* LWIP_IPV4 */
  LWIP_DEBUGF(NETIF_DEBUG, ("\n"));

  netif_invoke_ext_callback(netif, LWIP_NSC_NETIF_ADDED, NULL);

  return netif;
 8012e6e:	68fb      	ldr	r3, [r7, #12]
}
 8012e70:	4618      	mov	r0, r3
 8012e72:	3718      	adds	r7, #24
 8012e74:	46bd      	mov	sp, r7
 8012e76:	bd80      	pop	{r7, pc}
 8012e78:	08020350 	.word	0x08020350
 8012e7c:	080203e4 	.word	0x080203e4
 8012e80:	080203a0 	.word	0x080203a0
 8012e84:	08020400 	.word	0x08020400
 8012e88:	08034b58 	.word	0x08034b58
 8012e8c:	080132af 	.word	0x080132af
 8012e90:	2000e4ec 	.word	0x2000e4ec
 8012e94:	2000e4e4 	.word	0x2000e4e4
 8012e98:	08020424 	.word	0x08020424
 8012e9c:	08020438 	.word	0x08020438

08012ea0 <netif_do_ip_addr_changed>:

static void
netif_do_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 8012ea0:	b580      	push	{r7, lr}
 8012ea2:	b082      	sub	sp, #8
 8012ea4:	af00      	add	r7, sp, #0
 8012ea6:	6078      	str	r0, [r7, #4]
 8012ea8:	6039      	str	r1, [r7, #0]
#if LWIP_TCP
  tcp_netif_ip_addr_changed(old_addr, new_addr);
 8012eaa:	6839      	ldr	r1, [r7, #0]
 8012eac:	6878      	ldr	r0, [r7, #4]
 8012eae:	f002 fe51 	bl	8015b54 <tcp_netif_ip_addr_changed>
#endif /* LWIP_TCP */
#if LWIP_UDP
  udp_netif_ip_addr_changed(old_addr, new_addr);
 8012eb2:	6839      	ldr	r1, [r7, #0]
 8012eb4:	6878      	ldr	r0, [r7, #4]
 8012eb6:	f007 fcfd 	bl	801a8b4 <udp_netif_ip_addr_changed>
#endif /* LWIP_UDP */
#if LWIP_RAW
  raw_netif_ip_addr_changed(old_addr, new_addr);
#endif /* LWIP_RAW */
}
 8012eba:	bf00      	nop
 8012ebc:	3708      	adds	r7, #8
 8012ebe:	46bd      	mov	sp, r7
 8012ec0:	bd80      	pop	{r7, pc}
	...

08012ec4 <netif_do_set_ipaddr>:

#if LWIP_IPV4
static int
netif_do_set_ipaddr(struct netif *netif, const ip4_addr_t *ipaddr, ip_addr_t *old_addr)
{
 8012ec4:	b580      	push	{r7, lr}
 8012ec6:	b086      	sub	sp, #24
 8012ec8:	af00      	add	r7, sp, #0
 8012eca:	60f8      	str	r0, [r7, #12]
 8012ecc:	60b9      	str	r1, [r7, #8]
 8012ece:	607a      	str	r2, [r7, #4]
  LWIP_ASSERT("invalid pointer", ipaddr != NULL);
 8012ed0:	68bb      	ldr	r3, [r7, #8]
 8012ed2:	2b00      	cmp	r3, #0
 8012ed4:	d106      	bne.n	8012ee4 <netif_do_set_ipaddr+0x20>
 8012ed6:	4b1d      	ldr	r3, [pc, #116]	@ (8012f4c <netif_do_set_ipaddr+0x88>)
 8012ed8:	f240 12cb 	movw	r2, #459	@ 0x1cb
 8012edc:	491c      	ldr	r1, [pc, #112]	@ (8012f50 <netif_do_set_ipaddr+0x8c>)
 8012ede:	481d      	ldr	r0, [pc, #116]	@ (8012f54 <netif_do_set_ipaddr+0x90>)
 8012ee0:	f00b f914 	bl	801e10c <iprintf>
  LWIP_ASSERT("invalid pointer", old_addr != NULL);
 8012ee4:	687b      	ldr	r3, [r7, #4]
 8012ee6:	2b00      	cmp	r3, #0
 8012ee8:	d106      	bne.n	8012ef8 <netif_do_set_ipaddr+0x34>
 8012eea:	4b18      	ldr	r3, [pc, #96]	@ (8012f4c <netif_do_set_ipaddr+0x88>)
 8012eec:	f44f 72e6 	mov.w	r2, #460	@ 0x1cc
 8012ef0:	4917      	ldr	r1, [pc, #92]	@ (8012f50 <netif_do_set_ipaddr+0x8c>)
 8012ef2:	4818      	ldr	r0, [pc, #96]	@ (8012f54 <netif_do_set_ipaddr+0x90>)
 8012ef4:	f00b f90a 	bl	801e10c <iprintf>

  /* address is actually being changed? */
  if (ip4_addr_cmp(ipaddr, netif_ip4_addr(netif)) == 0) {
 8012ef8:	68bb      	ldr	r3, [r7, #8]
 8012efa:	681a      	ldr	r2, [r3, #0]
 8012efc:	68fb      	ldr	r3, [r7, #12]
 8012efe:	3304      	adds	r3, #4
 8012f00:	681b      	ldr	r3, [r3, #0]
 8012f02:	429a      	cmp	r2, r3
 8012f04:	d01c      	beq.n	8012f40 <netif_do_set_ipaddr+0x7c>
    ip_addr_t new_addr;
    *ip_2_ip4(&new_addr) = *ipaddr;
 8012f06:	68bb      	ldr	r3, [r7, #8]
 8012f08:	681b      	ldr	r3, [r3, #0]
 8012f0a:	617b      	str	r3, [r7, #20]
    IP_SET_TYPE_VAL(new_addr, IPADDR_TYPE_V4);

    ip_addr_copy(*old_addr, *netif_ip_addr4(netif));
 8012f0c:	68fb      	ldr	r3, [r7, #12]
 8012f0e:	3304      	adds	r3, #4
 8012f10:	681a      	ldr	r2, [r3, #0]
 8012f12:	687b      	ldr	r3, [r7, #4]
 8012f14:	601a      	str	r2, [r3, #0]

    LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: netif address being changed\n"));
    netif_do_ip_addr_changed(old_addr, &new_addr);
 8012f16:	f107 0314 	add.w	r3, r7, #20
 8012f1a:	4619      	mov	r1, r3
 8012f1c:	6878      	ldr	r0, [r7, #4]
 8012f1e:	f7ff ffbf 	bl	8012ea0 <netif_do_ip_addr_changed>

    mib2_remove_ip4(netif);
    mib2_remove_route_ip4(0, netif);
    /* set new IP address to netif */
    ip4_addr_set(ip_2_ip4(&netif->ip_addr), ipaddr);
 8012f22:	68bb      	ldr	r3, [r7, #8]
 8012f24:	2b00      	cmp	r3, #0
 8012f26:	d002      	beq.n	8012f2e <netif_do_set_ipaddr+0x6a>
 8012f28:	68bb      	ldr	r3, [r7, #8]
 8012f2a:	681b      	ldr	r3, [r3, #0]
 8012f2c:	e000      	b.n	8012f30 <netif_do_set_ipaddr+0x6c>
 8012f2e:	2300      	movs	r3, #0
 8012f30:	68fa      	ldr	r2, [r7, #12]
 8012f32:	6053      	str	r3, [r2, #4]
    IP_SET_TYPE_VAL(netif->ip_addr, IPADDR_TYPE_V4);
    mib2_add_ip4(netif);
    mib2_add_route_ip4(0, netif);

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4);
 8012f34:	2101      	movs	r1, #1
 8012f36:	68f8      	ldr	r0, [r7, #12]
 8012f38:	f000 f8d2 	bl	80130e0 <netif_issue_reports>

    NETIF_STATUS_CALLBACK(netif);
    return 1; /* address changed */
 8012f3c:	2301      	movs	r3, #1
 8012f3e:	e000      	b.n	8012f42 <netif_do_set_ipaddr+0x7e>
  }
  return 0; /* address unchanged */
 8012f40:	2300      	movs	r3, #0
}
 8012f42:	4618      	mov	r0, r3
 8012f44:	3718      	adds	r7, #24
 8012f46:	46bd      	mov	sp, r7
 8012f48:	bd80      	pop	{r7, pc}
 8012f4a:	bf00      	nop
 8012f4c:	08020350 	.word	0x08020350
 8012f50:	08020468 	.word	0x08020468
 8012f54:	080203a0 	.word	0x080203a0

08012f58 <netif_do_set_netmask>:
  }
}

static int
netif_do_set_netmask(struct netif *netif, const ip4_addr_t *netmask, ip_addr_t *old_nm)
{
 8012f58:	b480      	push	{r7}
 8012f5a:	b085      	sub	sp, #20
 8012f5c:	af00      	add	r7, sp, #0
 8012f5e:	60f8      	str	r0, [r7, #12]
 8012f60:	60b9      	str	r1, [r7, #8]
 8012f62:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(netmask, netif_ip4_netmask(netif)) == 0) {
 8012f64:	68bb      	ldr	r3, [r7, #8]
 8012f66:	681a      	ldr	r2, [r3, #0]
 8012f68:	68fb      	ldr	r3, [r7, #12]
 8012f6a:	3308      	adds	r3, #8
 8012f6c:	681b      	ldr	r3, [r3, #0]
 8012f6e:	429a      	cmp	r2, r3
 8012f70:	d00a      	beq.n	8012f88 <netif_do_set_netmask+0x30>
#else
    LWIP_UNUSED_ARG(old_nm);
#endif
    mib2_remove_route_ip4(0, netif);
    /* set new netmask to netif */
    ip4_addr_set(ip_2_ip4(&netif->netmask), netmask);
 8012f72:	68bb      	ldr	r3, [r7, #8]
 8012f74:	2b00      	cmp	r3, #0
 8012f76:	d002      	beq.n	8012f7e <netif_do_set_netmask+0x26>
 8012f78:	68bb      	ldr	r3, [r7, #8]
 8012f7a:	681b      	ldr	r3, [r3, #0]
 8012f7c:	e000      	b.n	8012f80 <netif_do_set_netmask+0x28>
 8012f7e:	2300      	movs	r3, #0
 8012f80:	68fa      	ldr	r2, [r7, #12]
 8012f82:	6093      	str	r3, [r2, #8]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_netmask(netif)),
                ip4_addr2_16(netif_ip4_netmask(netif)),
                ip4_addr3_16(netif_ip4_netmask(netif)),
                ip4_addr4_16(netif_ip4_netmask(netif))));
    return 1; /* netmask changed */
 8012f84:	2301      	movs	r3, #1
 8012f86:	e000      	b.n	8012f8a <netif_do_set_netmask+0x32>
  }
  return 0; /* netmask unchanged */
 8012f88:	2300      	movs	r3, #0
}
 8012f8a:	4618      	mov	r0, r3
 8012f8c:	3714      	adds	r7, #20
 8012f8e:	46bd      	mov	sp, r7
 8012f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012f94:	4770      	bx	lr

08012f96 <netif_do_set_gw>:
  }
}

static int
netif_do_set_gw(struct netif *netif, const ip4_addr_t *gw, ip_addr_t *old_gw)
{
 8012f96:	b480      	push	{r7}
 8012f98:	b085      	sub	sp, #20
 8012f9a:	af00      	add	r7, sp, #0
 8012f9c:	60f8      	str	r0, [r7, #12]
 8012f9e:	60b9      	str	r1, [r7, #8]
 8012fa0:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(gw, netif_ip4_gw(netif)) == 0) {
 8012fa2:	68bb      	ldr	r3, [r7, #8]
 8012fa4:	681a      	ldr	r2, [r3, #0]
 8012fa6:	68fb      	ldr	r3, [r7, #12]
 8012fa8:	330c      	adds	r3, #12
 8012faa:	681b      	ldr	r3, [r3, #0]
 8012fac:	429a      	cmp	r2, r3
 8012fae:	d00a      	beq.n	8012fc6 <netif_do_set_gw+0x30>
    ip_addr_copy(*old_gw, *netif_ip_gw4(netif));
#else
    LWIP_UNUSED_ARG(old_gw);
#endif

    ip4_addr_set(ip_2_ip4(&netif->gw), gw);
 8012fb0:	68bb      	ldr	r3, [r7, #8]
 8012fb2:	2b00      	cmp	r3, #0
 8012fb4:	d002      	beq.n	8012fbc <netif_do_set_gw+0x26>
 8012fb6:	68bb      	ldr	r3, [r7, #8]
 8012fb8:	681b      	ldr	r3, [r3, #0]
 8012fba:	e000      	b.n	8012fbe <netif_do_set_gw+0x28>
 8012fbc:	2300      	movs	r3, #0
 8012fbe:	68fa      	ldr	r2, [r7, #12]
 8012fc0:	60d3      	str	r3, [r2, #12]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_gw(netif)),
                ip4_addr2_16(netif_ip4_gw(netif)),
                ip4_addr3_16(netif_ip4_gw(netif)),
                ip4_addr4_16(netif_ip4_gw(netif))));
    return 1; /* gateway changed */
 8012fc2:	2301      	movs	r3, #1
 8012fc4:	e000      	b.n	8012fc8 <netif_do_set_gw+0x32>
  }
  return 0; /* gateway unchanged */
 8012fc6:	2300      	movs	r3, #0
}
 8012fc8:	4618      	mov	r0, r3
 8012fca:	3714      	adds	r7, #20
 8012fcc:	46bd      	mov	sp, r7
 8012fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012fd2:	4770      	bx	lr

08012fd4 <netif_set_addr>:
 * @param gw the new default gateway
 */
void
netif_set_addr(struct netif *netif, const ip4_addr_t *ipaddr, const ip4_addr_t *netmask,
               const ip4_addr_t *gw)
{
 8012fd4:	b580      	push	{r7, lr}
 8012fd6:	b088      	sub	sp, #32
 8012fd8:	af00      	add	r7, sp, #0
 8012fda:	60f8      	str	r0, [r7, #12]
 8012fdc:	60b9      	str	r1, [r7, #8]
 8012fde:	607a      	str	r2, [r7, #4]
 8012fe0:	603b      	str	r3, [r7, #0]
  ip_addr_t old_nm_val;
  ip_addr_t old_gw_val;
  ip_addr_t *old_nm = &old_nm_val;
  ip_addr_t *old_gw = &old_gw_val;
#else
  ip_addr_t *old_nm = NULL;
 8012fe2:	2300      	movs	r3, #0
 8012fe4:	61fb      	str	r3, [r7, #28]
  ip_addr_t *old_gw = NULL;
 8012fe6:	2300      	movs	r3, #0
 8012fe8:	61bb      	str	r3, [r7, #24]
  int remove;

  LWIP_ASSERT_CORE_LOCKED();

  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 8012fea:	68bb      	ldr	r3, [r7, #8]
 8012fec:	2b00      	cmp	r3, #0
 8012fee:	d101      	bne.n	8012ff4 <netif_set_addr+0x20>
    ipaddr = IP4_ADDR_ANY4;
 8012ff0:	4b1c      	ldr	r3, [pc, #112]	@ (8013064 <netif_set_addr+0x90>)
 8012ff2:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 8012ff4:	687b      	ldr	r3, [r7, #4]
 8012ff6:	2b00      	cmp	r3, #0
 8012ff8:	d101      	bne.n	8012ffe <netif_set_addr+0x2a>
    netmask = IP4_ADDR_ANY4;
 8012ffa:	4b1a      	ldr	r3, [pc, #104]	@ (8013064 <netif_set_addr+0x90>)
 8012ffc:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 8012ffe:	683b      	ldr	r3, [r7, #0]
 8013000:	2b00      	cmp	r3, #0
 8013002:	d101      	bne.n	8013008 <netif_set_addr+0x34>
    gw = IP4_ADDR_ANY4;
 8013004:	4b17      	ldr	r3, [pc, #92]	@ (8013064 <netif_set_addr+0x90>)
 8013006:	603b      	str	r3, [r7, #0]
  }

  remove = ip4_addr_isany(ipaddr);
 8013008:	68bb      	ldr	r3, [r7, #8]
 801300a:	2b00      	cmp	r3, #0
 801300c:	d003      	beq.n	8013016 <netif_set_addr+0x42>
 801300e:	68bb      	ldr	r3, [r7, #8]
 8013010:	681b      	ldr	r3, [r3, #0]
 8013012:	2b00      	cmp	r3, #0
 8013014:	d101      	bne.n	801301a <netif_set_addr+0x46>
 8013016:	2301      	movs	r3, #1
 8013018:	e000      	b.n	801301c <netif_set_addr+0x48>
 801301a:	2300      	movs	r3, #0
 801301c:	617b      	str	r3, [r7, #20]
  if (remove) {
 801301e:	697b      	ldr	r3, [r7, #20]
 8013020:	2b00      	cmp	r3, #0
 8013022:	d006      	beq.n	8013032 <netif_set_addr+0x5e>
    /* when removing an address, we have to remove it *before* changing netmask/gw
       to ensure that tcp RST segment can be sent correctly */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 8013024:	f107 0310 	add.w	r3, r7, #16
 8013028:	461a      	mov	r2, r3
 801302a:	68b9      	ldr	r1, [r7, #8]
 801302c:	68f8      	ldr	r0, [r7, #12]
 801302e:	f7ff ff49 	bl	8012ec4 <netif_do_set_ipaddr>
      change_reason |= LWIP_NSC_IPV4_ADDRESS_CHANGED;
      cb_args.ipv4_changed.old_address = &old_addr;
#endif
    }
  }
  if (netif_do_set_netmask(netif, netmask, old_nm)) {
 8013032:	69fa      	ldr	r2, [r7, #28]
 8013034:	6879      	ldr	r1, [r7, #4]
 8013036:	68f8      	ldr	r0, [r7, #12]
 8013038:	f7ff ff8e 	bl	8012f58 <netif_do_set_netmask>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_NETMASK_CHANGED;
    cb_args.ipv4_changed.old_netmask = old_nm;
#endif
  }
  if (netif_do_set_gw(netif, gw, old_gw)) {
 801303c:	69ba      	ldr	r2, [r7, #24]
 801303e:	6839      	ldr	r1, [r7, #0]
 8013040:	68f8      	ldr	r0, [r7, #12]
 8013042:	f7ff ffa8 	bl	8012f96 <netif_do_set_gw>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_GATEWAY_CHANGED;
    cb_args.ipv4_changed.old_gw = old_gw;
#endif
  }
  if (!remove) {
 8013046:	697b      	ldr	r3, [r7, #20]
 8013048:	2b00      	cmp	r3, #0
 801304a:	d106      	bne.n	801305a <netif_set_addr+0x86>
    /* set ipaddr last to ensure netmask/gw have been set when status callback is called */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 801304c:	f107 0310 	add.w	r3, r7, #16
 8013050:	461a      	mov	r2, r3
 8013052:	68b9      	ldr	r1, [r7, #8]
 8013054:	68f8      	ldr	r0, [r7, #12]
 8013056:	f7ff ff35 	bl	8012ec4 <netif_do_set_ipaddr>
  if (change_reason != LWIP_NSC_NONE) {
    change_reason |= LWIP_NSC_IPV4_SETTINGS_CHANGED;
    netif_invoke_ext_callback(netif, change_reason, &cb_args);
  }
#endif
}
 801305a:	bf00      	nop
 801305c:	3720      	adds	r7, #32
 801305e:	46bd      	mov	sp, r7
 8013060:	bd80      	pop	{r7, pc}
 8013062:	bf00      	nop
 8013064:	08034b58 	.word	0x08034b58

08013068 <netif_set_default>:
 *
 * @param netif the default network interface
 */
void
netif_set_default(struct netif *netif)
{
 8013068:	b480      	push	{r7}
 801306a:	b083      	sub	sp, #12
 801306c:	af00      	add	r7, sp, #0
 801306e:	6078      	str	r0, [r7, #4]
    mib2_remove_route_ip4(1, netif);
  } else {
    /* install default route */
    mib2_add_route_ip4(1, netif);
  }
  netif_default = netif;
 8013070:	4a04      	ldr	r2, [pc, #16]	@ (8013084 <netif_set_default+0x1c>)
 8013072:	687b      	ldr	r3, [r7, #4]
 8013074:	6013      	str	r3, [r2, #0]
  LWIP_DEBUGF(NETIF_DEBUG, ("netif: setting default interface %c%c\n",
                            netif ? netif->name[0] : '\'', netif ? netif->name[1] : '\''));
}
 8013076:	bf00      	nop
 8013078:	370c      	adds	r7, #12
 801307a:	46bd      	mov	sp, r7
 801307c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013080:	4770      	bx	lr
 8013082:	bf00      	nop
 8013084:	2000e4e8 	.word	0x2000e4e8

08013088 <netif_set_up>:
 * Bring an interface up, available for processing
 * traffic.
 */
void
netif_set_up(struct netif *netif)
{
 8013088:	b580      	push	{r7, lr}
 801308a:	b082      	sub	sp, #8
 801308c:	af00      	add	r7, sp, #0
 801308e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_up: invalid netif", netif != NULL, return);
 8013090:	687b      	ldr	r3, [r7, #4]
 8013092:	2b00      	cmp	r3, #0
 8013094:	d107      	bne.n	80130a6 <netif_set_up+0x1e>
 8013096:	4b0f      	ldr	r3, [pc, #60]	@ (80130d4 <netif_set_up+0x4c>)
 8013098:	f44f 7254 	mov.w	r2, #848	@ 0x350
 801309c:	490e      	ldr	r1, [pc, #56]	@ (80130d8 <netif_set_up+0x50>)
 801309e:	480f      	ldr	r0, [pc, #60]	@ (80130dc <netif_set_up+0x54>)
 80130a0:	f00b f834 	bl	801e10c <iprintf>
 80130a4:	e013      	b.n	80130ce <netif_set_up+0x46>

  if (!(netif->flags & NETIF_FLAG_UP)) {
 80130a6:	687b      	ldr	r3, [r7, #4]
 80130a8:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 80130ac:	f003 0301 	and.w	r3, r3, #1
 80130b0:	2b00      	cmp	r3, #0
 80130b2:	d10c      	bne.n	80130ce <netif_set_up+0x46>
    netif_set_flags(netif, NETIF_FLAG_UP);
 80130b4:	687b      	ldr	r3, [r7, #4]
 80130b6:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 80130ba:	f043 0301 	orr.w	r3, r3, #1
 80130be:	b2da      	uxtb	r2, r3
 80130c0:	687b      	ldr	r3, [r7, #4]
 80130c2:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
      args.status_changed.state = 1;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 80130c6:	2103      	movs	r1, #3
 80130c8:	6878      	ldr	r0, [r7, #4]
 80130ca:	f000 f809 	bl	80130e0 <netif_issue_reports>
#if LWIP_IPV6
    nd6_restart_netif(netif);
#endif /* LWIP_IPV6 */
  }
}
 80130ce:	3708      	adds	r7, #8
 80130d0:	46bd      	mov	sp, r7
 80130d2:	bd80      	pop	{r7, pc}
 80130d4:	08020350 	.word	0x08020350
 80130d8:	080204d8 	.word	0x080204d8
 80130dc:	080203a0 	.word	0x080203a0

080130e0 <netif_issue_reports>:

/** Send ARP/IGMP/MLD/RS events, e.g. on link-up/netif-up or addr-change
 */
static void
netif_issue_reports(struct netif *netif, u8_t report_type)
{
 80130e0:	b580      	push	{r7, lr}
 80130e2:	b082      	sub	sp, #8
 80130e4:	af00      	add	r7, sp, #0
 80130e6:	6078      	str	r0, [r7, #4]
 80130e8:	460b      	mov	r3, r1
 80130ea:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT("netif_issue_reports: invalid netif", netif != NULL);
 80130ec:	687b      	ldr	r3, [r7, #4]
 80130ee:	2b00      	cmp	r3, #0
 80130f0:	d106      	bne.n	8013100 <netif_issue_reports+0x20>
 80130f2:	4b18      	ldr	r3, [pc, #96]	@ (8013154 <netif_issue_reports+0x74>)
 80130f4:	f240 326d 	movw	r2, #877	@ 0x36d
 80130f8:	4917      	ldr	r1, [pc, #92]	@ (8013158 <netif_issue_reports+0x78>)
 80130fa:	4818      	ldr	r0, [pc, #96]	@ (801315c <netif_issue_reports+0x7c>)
 80130fc:	f00b f806 	bl	801e10c <iprintf>

  /* Only send reports when both link and admin states are up */
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 8013100:	687b      	ldr	r3, [r7, #4]
 8013102:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8013106:	f003 0304 	and.w	r3, r3, #4
 801310a:	2b00      	cmp	r3, #0
 801310c:	d01e      	beq.n	801314c <netif_issue_reports+0x6c>
      !(netif->flags & NETIF_FLAG_UP)) {
 801310e:	687b      	ldr	r3, [r7, #4]
 8013110:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8013114:	f003 0301 	and.w	r3, r3, #1
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 8013118:	2b00      	cmp	r3, #0
 801311a:	d017      	beq.n	801314c <netif_issue_reports+0x6c>
    return;
  }

#if LWIP_IPV4
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 801311c:	78fb      	ldrb	r3, [r7, #3]
 801311e:	f003 0301 	and.w	r3, r3, #1
 8013122:	2b00      	cmp	r3, #0
 8013124:	d013      	beq.n	801314e <netif_issue_reports+0x6e>
      !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 8013126:	687b      	ldr	r3, [r7, #4]
 8013128:	3304      	adds	r3, #4
 801312a:	681b      	ldr	r3, [r3, #0]
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 801312c:	2b00      	cmp	r3, #0
 801312e:	d00e      	beq.n	801314e <netif_issue_reports+0x6e>
#if LWIP_ARP
    /* For Ethernet network interfaces, we would like to send a "gratuitous ARP" */
    if (netif->flags & (NETIF_FLAG_ETHARP)) {
 8013130:	687b      	ldr	r3, [r7, #4]
 8013132:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8013136:	f003 0308 	and.w	r3, r3, #8
 801313a:	2b00      	cmp	r3, #0
 801313c:	d007      	beq.n	801314e <netif_issue_reports+0x6e>
      etharp_gratuitous(netif);
 801313e:	687b      	ldr	r3, [r7, #4]
 8013140:	3304      	adds	r3, #4
 8013142:	4619      	mov	r1, r3
 8013144:	6878      	ldr	r0, [r7, #4]
 8013146:	f008 fb1f 	bl	801b788 <etharp_request>
 801314a:	e000      	b.n	801314e <netif_issue_reports+0x6e>
    return;
 801314c:	bf00      	nop
    /* send mld memberships */
    mld6_report_groups(netif);
#endif /* LWIP_IPV6_MLD */
  }
#endif /* LWIP_IPV6 */
}
 801314e:	3708      	adds	r7, #8
 8013150:	46bd      	mov	sp, r7
 8013152:	bd80      	pop	{r7, pc}
 8013154:	08020350 	.word	0x08020350
 8013158:	080204f4 	.word	0x080204f4
 801315c:	080203a0 	.word	0x080203a0

08013160 <netif_set_down>:
 * @ingroup netif
 * Bring an interface down, disabling any traffic processing.
 */
void
netif_set_down(struct netif *netif)
{
 8013160:	b580      	push	{r7, lr}
 8013162:	b082      	sub	sp, #8
 8013164:	af00      	add	r7, sp, #0
 8013166:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_down: invalid netif", netif != NULL, return);
 8013168:	687b      	ldr	r3, [r7, #4]
 801316a:	2b00      	cmp	r3, #0
 801316c:	d107      	bne.n	801317e <netif_set_down+0x1e>
 801316e:	4b12      	ldr	r3, [pc, #72]	@ (80131b8 <netif_set_down+0x58>)
 8013170:	f240 329b 	movw	r2, #923	@ 0x39b
 8013174:	4911      	ldr	r1, [pc, #68]	@ (80131bc <netif_set_down+0x5c>)
 8013176:	4812      	ldr	r0, [pc, #72]	@ (80131c0 <netif_set_down+0x60>)
 8013178:	f00a ffc8 	bl	801e10c <iprintf>
 801317c:	e019      	b.n	80131b2 <netif_set_down+0x52>

  if (netif->flags & NETIF_FLAG_UP) {
 801317e:	687b      	ldr	r3, [r7, #4]
 8013180:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8013184:	f003 0301 	and.w	r3, r3, #1
 8013188:	2b00      	cmp	r3, #0
 801318a:	d012      	beq.n	80131b2 <netif_set_down+0x52>
      args.status_changed.state = 0;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_clear_flags(netif, NETIF_FLAG_UP);
 801318c:	687b      	ldr	r3, [r7, #4]
 801318e:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8013192:	f023 0301 	bic.w	r3, r3, #1
 8013196:	b2da      	uxtb	r2, r3
 8013198:	687b      	ldr	r3, [r7, #4]
 801319a:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    MIB2_COPY_SYSUPTIME_TO(&netif->ts);

#if LWIP_IPV4 && LWIP_ARP
    if (netif->flags & NETIF_FLAG_ETHARP) {
 801319e:	687b      	ldr	r3, [r7, #4]
 80131a0:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 80131a4:	f003 0308 	and.w	r3, r3, #8
 80131a8:	2b00      	cmp	r3, #0
 80131aa:	d002      	beq.n	80131b2 <netif_set_down+0x52>
      etharp_cleanup_netif(netif);
 80131ac:	6878      	ldr	r0, [r7, #4]
 80131ae:	f007 fea9 	bl	801af04 <etharp_cleanup_netif>
    nd6_cleanup_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_STATUS_CALLBACK(netif);
  }
}
 80131b2:	3708      	adds	r7, #8
 80131b4:	46bd      	mov	sp, r7
 80131b6:	bd80      	pop	{r7, pc}
 80131b8:	08020350 	.word	0x08020350
 80131bc:	08020518 	.word	0x08020518
 80131c0:	080203a0 	.word	0x080203a0

080131c4 <netif_set_link_up>:
 * @ingroup netif
 * Called by a driver when its link goes up
 */
void
netif_set_link_up(struct netif *netif)
{
 80131c4:	b580      	push	{r7, lr}
 80131c6:	b082      	sub	sp, #8
 80131c8:	af00      	add	r7, sp, #0
 80131ca:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_link_up: invalid netif", netif != NULL, return);
 80131cc:	687b      	ldr	r3, [r7, #4]
 80131ce:	2b00      	cmp	r3, #0
 80131d0:	d107      	bne.n	80131e2 <netif_set_link_up+0x1e>
 80131d2:	4b13      	ldr	r3, [pc, #76]	@ (8013220 <netif_set_link_up+0x5c>)
 80131d4:	f44f 7278 	mov.w	r2, #992	@ 0x3e0
 80131d8:	4912      	ldr	r1, [pc, #72]	@ (8013224 <netif_set_link_up+0x60>)
 80131da:	4813      	ldr	r0, [pc, #76]	@ (8013228 <netif_set_link_up+0x64>)
 80131dc:	f00a ff96 	bl	801e10c <iprintf>
 80131e0:	e01b      	b.n	801321a <netif_set_link_up+0x56>

  if (!(netif->flags & NETIF_FLAG_LINK_UP)) {
 80131e2:	687b      	ldr	r3, [r7, #4]
 80131e4:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 80131e8:	f003 0304 	and.w	r3, r3, #4
 80131ec:	2b00      	cmp	r3, #0
 80131ee:	d114      	bne.n	801321a <netif_set_link_up+0x56>
    netif_set_flags(netif, NETIF_FLAG_LINK_UP);
 80131f0:	687b      	ldr	r3, [r7, #4]
 80131f2:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 80131f6:	f043 0304 	orr.w	r3, r3, #4
 80131fa:	b2da      	uxtb	r2, r3
 80131fc:	687b      	ldr	r3, [r7, #4]
 80131fe:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

#if LWIP_AUTOIP
    autoip_network_changed(netif);
#endif /* LWIP_AUTOIP */

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 8013202:	2103      	movs	r1, #3
 8013204:	6878      	ldr	r0, [r7, #4]
 8013206:	f7ff ff6b 	bl	80130e0 <netif_issue_reports>
#if LWIP_IPV6
    nd6_restart_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_LINK_CALLBACK(netif);
 801320a:	687b      	ldr	r3, [r7, #4]
 801320c:	69db      	ldr	r3, [r3, #28]
 801320e:	2b00      	cmp	r3, #0
 8013210:	d003      	beq.n	801321a <netif_set_link_up+0x56>
 8013212:	687b      	ldr	r3, [r7, #4]
 8013214:	69db      	ldr	r3, [r3, #28]
 8013216:	6878      	ldr	r0, [r7, #4]
 8013218:	4798      	blx	r3
      args.link_changed.state = 1;
      netif_invoke_ext_callback(netif, LWIP_NSC_LINK_CHANGED, &args);
    }
#endif
  }
}
 801321a:	3708      	adds	r7, #8
 801321c:	46bd      	mov	sp, r7
 801321e:	bd80      	pop	{r7, pc}
 8013220:	08020350 	.word	0x08020350
 8013224:	08020538 	.word	0x08020538
 8013228:	080203a0 	.word	0x080203a0

0801322c <netif_set_link_down>:
 * @ingroup netif
 * Called by a driver when its link goes down
 */
void
netif_set_link_down(struct netif *netif)
{
 801322c:	b580      	push	{r7, lr}
 801322e:	b082      	sub	sp, #8
 8013230:	af00      	add	r7, sp, #0
 8013232:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_link_down: invalid netif", netif != NULL, return);
 8013234:	687b      	ldr	r3, [r7, #4]
 8013236:	2b00      	cmp	r3, #0
 8013238:	d107      	bne.n	801324a <netif_set_link_down+0x1e>
 801323a:	4b11      	ldr	r3, [pc, #68]	@ (8013280 <netif_set_link_down+0x54>)
 801323c:	f240 4206 	movw	r2, #1030	@ 0x406
 8013240:	4910      	ldr	r1, [pc, #64]	@ (8013284 <netif_set_link_down+0x58>)
 8013242:	4811      	ldr	r0, [pc, #68]	@ (8013288 <netif_set_link_down+0x5c>)
 8013244:	f00a ff62 	bl	801e10c <iprintf>
 8013248:	e017      	b.n	801327a <netif_set_link_down+0x4e>

  if (netif->flags & NETIF_FLAG_LINK_UP) {
 801324a:	687b      	ldr	r3, [r7, #4]
 801324c:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8013250:	f003 0304 	and.w	r3, r3, #4
 8013254:	2b00      	cmp	r3, #0
 8013256:	d010      	beq.n	801327a <netif_set_link_down+0x4e>
    netif_clear_flags(netif, NETIF_FLAG_LINK_UP);
 8013258:	687b      	ldr	r3, [r7, #4]
 801325a:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801325e:	f023 0304 	bic.w	r3, r3, #4
 8013262:	b2da      	uxtb	r2, r3
 8013264:	687b      	ldr	r3, [r7, #4]
 8013266:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    NETIF_LINK_CALLBACK(netif);
 801326a:	687b      	ldr	r3, [r7, #4]
 801326c:	69db      	ldr	r3, [r3, #28]
 801326e:	2b00      	cmp	r3, #0
 8013270:	d003      	beq.n	801327a <netif_set_link_down+0x4e>
 8013272:	687b      	ldr	r3, [r7, #4]
 8013274:	69db      	ldr	r3, [r3, #28]
 8013276:	6878      	ldr	r0, [r7, #4]
 8013278:	4798      	blx	r3
      args.link_changed.state = 0;
      netif_invoke_ext_callback(netif, LWIP_NSC_LINK_CHANGED, &args);
    }
#endif
  }
}
 801327a:	3708      	adds	r7, #8
 801327c:	46bd      	mov	sp, r7
 801327e:	bd80      	pop	{r7, pc}
 8013280:	08020350 	.word	0x08020350
 8013284:	0802055c 	.word	0x0802055c
 8013288:	080203a0 	.word	0x080203a0

0801328c <netif_set_link_callback>:
 * @ingroup netif
 * Set callback to be called when link is brought up/down
 */
void
netif_set_link_callback(struct netif *netif, netif_status_callback_fn link_callback)
{
 801328c:	b480      	push	{r7}
 801328e:	b083      	sub	sp, #12
 8013290:	af00      	add	r7, sp, #0
 8013292:	6078      	str	r0, [r7, #4]
 8013294:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();

  if (netif) {
 8013296:	687b      	ldr	r3, [r7, #4]
 8013298:	2b00      	cmp	r3, #0
 801329a:	d002      	beq.n	80132a2 <netif_set_link_callback+0x16>
    netif->link_callback = link_callback;
 801329c:	687b      	ldr	r3, [r7, #4]
 801329e:	683a      	ldr	r2, [r7, #0]
 80132a0:	61da      	str	r2, [r3, #28]
  }
}
 80132a2:	bf00      	nop
 80132a4:	370c      	adds	r7, #12
 80132a6:	46bd      	mov	sp, r7
 80132a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80132ac:	4770      	bx	lr

080132ae <netif_null_output_ip4>:
#if LWIP_IPV4
/** Dummy IPv4 output function for netifs not supporting IPv4
 */
static err_t
netif_null_output_ip4(struct netif *netif, struct pbuf *p, const ip4_addr_t *ipaddr)
{
 80132ae:	b480      	push	{r7}
 80132b0:	b085      	sub	sp, #20
 80132b2:	af00      	add	r7, sp, #0
 80132b4:	60f8      	str	r0, [r7, #12]
 80132b6:	60b9      	str	r1, [r7, #8]
 80132b8:	607a      	str	r2, [r7, #4]
  LWIP_UNUSED_ARG(netif);
  LWIP_UNUSED_ARG(p);
  LWIP_UNUSED_ARG(ipaddr);

  return ERR_IF;
 80132ba:	f06f 030b 	mvn.w	r3, #11
}
 80132be:	4618      	mov	r0, r3
 80132c0:	3714      	adds	r7, #20
 80132c2:	46bd      	mov	sp, r7
 80132c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80132c8:	4770      	bx	lr
	...

080132cc <netif_get_by_index>:
*
* @param idx index of netif to find
*/
struct netif *
netif_get_by_index(u8_t idx)
{
 80132cc:	b480      	push	{r7}
 80132ce:	b085      	sub	sp, #20
 80132d0:	af00      	add	r7, sp, #0
 80132d2:	4603      	mov	r3, r0
 80132d4:	71fb      	strb	r3, [r7, #7]
  struct netif *netif;

  LWIP_ASSERT_CORE_LOCKED();

  if (idx != NETIF_NO_INDEX) {
 80132d6:	79fb      	ldrb	r3, [r7, #7]
 80132d8:	2b00      	cmp	r3, #0
 80132da:	d013      	beq.n	8013304 <netif_get_by_index+0x38>
    NETIF_FOREACH(netif) {
 80132dc:	4b0d      	ldr	r3, [pc, #52]	@ (8013314 <netif_get_by_index+0x48>)
 80132de:	681b      	ldr	r3, [r3, #0]
 80132e0:	60fb      	str	r3, [r7, #12]
 80132e2:	e00c      	b.n	80132fe <netif_get_by_index+0x32>
      if (idx == netif_get_index(netif)) {
 80132e4:	68fb      	ldr	r3, [r7, #12]
 80132e6:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80132ea:	3301      	adds	r3, #1
 80132ec:	b2db      	uxtb	r3, r3
 80132ee:	79fa      	ldrb	r2, [r7, #7]
 80132f0:	429a      	cmp	r2, r3
 80132f2:	d101      	bne.n	80132f8 <netif_get_by_index+0x2c>
        return netif; /* found! */
 80132f4:	68fb      	ldr	r3, [r7, #12]
 80132f6:	e006      	b.n	8013306 <netif_get_by_index+0x3a>
    NETIF_FOREACH(netif) {
 80132f8:	68fb      	ldr	r3, [r7, #12]
 80132fa:	681b      	ldr	r3, [r3, #0]
 80132fc:	60fb      	str	r3, [r7, #12]
 80132fe:	68fb      	ldr	r3, [r7, #12]
 8013300:	2b00      	cmp	r3, #0
 8013302:	d1ef      	bne.n	80132e4 <netif_get_by_index+0x18>
      }
    }
  }

  return NULL;
 8013304:	2300      	movs	r3, #0
}
 8013306:	4618      	mov	r0, r3
 8013308:	3714      	adds	r7, #20
 801330a:	46bd      	mov	sp, r7
 801330c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013310:	4770      	bx	lr
 8013312:	bf00      	nop
 8013314:	2000e4e4 	.word	0x2000e4e4

08013318 <pbuf_free_ooseq>:
#if !NO_SYS
static
#endif /* !NO_SYS */
void
pbuf_free_ooseq(void)
{
 8013318:	b580      	push	{r7, lr}
 801331a:	b082      	sub	sp, #8
 801331c:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb;
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 0);
 801331e:	f009 ff83 	bl	801d228 <sys_arch_protect>
 8013322:	6038      	str	r0, [r7, #0]
 8013324:	4b0d      	ldr	r3, [pc, #52]	@ (801335c <pbuf_free_ooseq+0x44>)
 8013326:	2200      	movs	r2, #0
 8013328:	701a      	strb	r2, [r3, #0]
 801332a:	6838      	ldr	r0, [r7, #0]
 801332c:	f009 ff8a 	bl	801d244 <sys_arch_unprotect>

  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 8013330:	4b0b      	ldr	r3, [pc, #44]	@ (8013360 <pbuf_free_ooseq+0x48>)
 8013332:	681b      	ldr	r3, [r3, #0]
 8013334:	607b      	str	r3, [r7, #4]
 8013336:	e00a      	b.n	801334e <pbuf_free_ooseq+0x36>
    if (pcb->ooseq != NULL) {
 8013338:	687b      	ldr	r3, [r7, #4]
 801333a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801333c:	2b00      	cmp	r3, #0
 801333e:	d003      	beq.n	8013348 <pbuf_free_ooseq+0x30>
      /** Free the ooseq pbufs of one PCB only */
      LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free_ooseq: freeing out-of-sequence pbufs\n"));
      tcp_free_ooseq(pcb);
 8013340:	6878      	ldr	r0, [r7, #4]
 8013342:	f002 fc45 	bl	8015bd0 <tcp_free_ooseq>
      return;
 8013346:	e005      	b.n	8013354 <pbuf_free_ooseq+0x3c>
  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 8013348:	687b      	ldr	r3, [r7, #4]
 801334a:	68db      	ldr	r3, [r3, #12]
 801334c:	607b      	str	r3, [r7, #4]
 801334e:	687b      	ldr	r3, [r7, #4]
 8013350:	2b00      	cmp	r3, #0
 8013352:	d1f1      	bne.n	8013338 <pbuf_free_ooseq+0x20>
    }
  }
}
 8013354:	3708      	adds	r7, #8
 8013356:	46bd      	mov	sp, r7
 8013358:	bd80      	pop	{r7, pc}
 801335a:	bf00      	nop
 801335c:	2000e4ed 	.word	0x2000e4ed
 8013360:	2000e4fc 	.word	0x2000e4fc

08013364 <pbuf_free_ooseq_callback>:
/**
 * Just a callback function for tcpip_callback() that calls pbuf_free_ooseq().
 */
static void
pbuf_free_ooseq_callback(void *arg)
{
 8013364:	b580      	push	{r7, lr}
 8013366:	b082      	sub	sp, #8
 8013368:	af00      	add	r7, sp, #0
 801336a:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(arg);
  pbuf_free_ooseq();
 801336c:	f7ff ffd4 	bl	8013318 <pbuf_free_ooseq>
}
 8013370:	bf00      	nop
 8013372:	3708      	adds	r7, #8
 8013374:	46bd      	mov	sp, r7
 8013376:	bd80      	pop	{r7, pc}

08013378 <pbuf_pool_is_empty>:
#endif /* !NO_SYS */

/** Queue a call to pbuf_free_ooseq if not already queued. */
static void
pbuf_pool_is_empty(void)
{
 8013378:	b580      	push	{r7, lr}
 801337a:	b082      	sub	sp, #8
 801337c:	af00      	add	r7, sp, #0
#ifndef PBUF_POOL_FREE_OOSEQ_QUEUE_CALL
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 1);
#else /* PBUF_POOL_FREE_OOSEQ_QUEUE_CALL */
  u8_t queued;
  SYS_ARCH_DECL_PROTECT(old_level);
  SYS_ARCH_PROTECT(old_level);
 801337e:	f009 ff53 	bl	801d228 <sys_arch_protect>
 8013382:	6078      	str	r0, [r7, #4]
  queued = pbuf_free_ooseq_pending;
 8013384:	4b0f      	ldr	r3, [pc, #60]	@ (80133c4 <pbuf_pool_is_empty+0x4c>)
 8013386:	781b      	ldrb	r3, [r3, #0]
 8013388:	70fb      	strb	r3, [r7, #3]
  pbuf_free_ooseq_pending = 1;
 801338a:	4b0e      	ldr	r3, [pc, #56]	@ (80133c4 <pbuf_pool_is_empty+0x4c>)
 801338c:	2201      	movs	r2, #1
 801338e:	701a      	strb	r2, [r3, #0]
  SYS_ARCH_UNPROTECT(old_level);
 8013390:	6878      	ldr	r0, [r7, #4]
 8013392:	f009 ff57 	bl	801d244 <sys_arch_unprotect>

  if (!queued) {
 8013396:	78fb      	ldrb	r3, [r7, #3]
 8013398:	2b00      	cmp	r3, #0
 801339a:	d10f      	bne.n	80133bc <pbuf_pool_is_empty+0x44>
    /* queue a call to pbuf_free_ooseq if not already queued */
    PBUF_POOL_FREE_OOSEQ_QUEUE_CALL();
 801339c:	2100      	movs	r1, #0
 801339e:	480a      	ldr	r0, [pc, #40]	@ (80133c8 <pbuf_pool_is_empty+0x50>)
 80133a0:	f7fe fe4c 	bl	801203c <tcpip_try_callback>
 80133a4:	4603      	mov	r3, r0
 80133a6:	2b00      	cmp	r3, #0
 80133a8:	d008      	beq.n	80133bc <pbuf_pool_is_empty+0x44>
 80133aa:	f009 ff3d 	bl	801d228 <sys_arch_protect>
 80133ae:	6078      	str	r0, [r7, #4]
 80133b0:	4b04      	ldr	r3, [pc, #16]	@ (80133c4 <pbuf_pool_is_empty+0x4c>)
 80133b2:	2200      	movs	r2, #0
 80133b4:	701a      	strb	r2, [r3, #0]
 80133b6:	6878      	ldr	r0, [r7, #4]
 80133b8:	f009 ff44 	bl	801d244 <sys_arch_unprotect>
  }
#endif /* PBUF_POOL_FREE_OOSEQ_QUEUE_CALL */
}
 80133bc:	bf00      	nop
 80133be:	3708      	adds	r7, #8
 80133c0:	46bd      	mov	sp, r7
 80133c2:	bd80      	pop	{r7, pc}
 80133c4:	2000e4ed 	.word	0x2000e4ed
 80133c8:	08013365 	.word	0x08013365

080133cc <pbuf_init_alloced_pbuf>:
#endif /* !LWIP_TCP || !TCP_QUEUE_OOSEQ || !PBUF_POOL_FREE_OOSEQ */

/* Initialize members of struct pbuf after allocation */
static void
pbuf_init_alloced_pbuf(struct pbuf *p, void *payload, u16_t tot_len, u16_t len, pbuf_type type, u8_t flags)
{
 80133cc:	b480      	push	{r7}
 80133ce:	b085      	sub	sp, #20
 80133d0:	af00      	add	r7, sp, #0
 80133d2:	60f8      	str	r0, [r7, #12]
 80133d4:	60b9      	str	r1, [r7, #8]
 80133d6:	4611      	mov	r1, r2
 80133d8:	461a      	mov	r2, r3
 80133da:	460b      	mov	r3, r1
 80133dc:	80fb      	strh	r3, [r7, #6]
 80133de:	4613      	mov	r3, r2
 80133e0:	80bb      	strh	r3, [r7, #4]
  p->next = NULL;
 80133e2:	68fb      	ldr	r3, [r7, #12]
 80133e4:	2200      	movs	r2, #0
 80133e6:	601a      	str	r2, [r3, #0]
  p->payload = payload;
 80133e8:	68fb      	ldr	r3, [r7, #12]
 80133ea:	68ba      	ldr	r2, [r7, #8]
 80133ec:	605a      	str	r2, [r3, #4]
  p->tot_len = tot_len;
 80133ee:	68fb      	ldr	r3, [r7, #12]
 80133f0:	88fa      	ldrh	r2, [r7, #6]
 80133f2:	811a      	strh	r2, [r3, #8]
  p->len = len;
 80133f4:	68fb      	ldr	r3, [r7, #12]
 80133f6:	88ba      	ldrh	r2, [r7, #4]
 80133f8:	815a      	strh	r2, [r3, #10]
  p->type_internal = (u8_t)type;
 80133fa:	8b3b      	ldrh	r3, [r7, #24]
 80133fc:	b2da      	uxtb	r2, r3
 80133fe:	68fb      	ldr	r3, [r7, #12]
 8013400:	731a      	strb	r2, [r3, #12]
  p->flags = flags;
 8013402:	68fb      	ldr	r3, [r7, #12]
 8013404:	7f3a      	ldrb	r2, [r7, #28]
 8013406:	735a      	strb	r2, [r3, #13]
  p->ref = 1;
 8013408:	68fb      	ldr	r3, [r7, #12]
 801340a:	2201      	movs	r2, #1
 801340c:	739a      	strb	r2, [r3, #14]
  p->if_idx = NETIF_NO_INDEX;
 801340e:	68fb      	ldr	r3, [r7, #12]
 8013410:	2200      	movs	r2, #0
 8013412:	73da      	strb	r2, [r3, #15]
}
 8013414:	bf00      	nop
 8013416:	3714      	adds	r7, #20
 8013418:	46bd      	mov	sp, r7
 801341a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801341e:	4770      	bx	lr

08013420 <pbuf_alloc>:
 * @return the allocated pbuf. If multiple pbufs where allocated, this
 * is the first pbuf of a pbuf chain.
 */
struct pbuf *
pbuf_alloc(pbuf_layer layer, u16_t length, pbuf_type type)
{
 8013420:	b580      	push	{r7, lr}
 8013422:	b08c      	sub	sp, #48	@ 0x30
 8013424:	af02      	add	r7, sp, #8
 8013426:	4603      	mov	r3, r0
 8013428:	71fb      	strb	r3, [r7, #7]
 801342a:	460b      	mov	r3, r1
 801342c:	80bb      	strh	r3, [r7, #4]
 801342e:	4613      	mov	r3, r2
 8013430:	807b      	strh	r3, [r7, #2]
  struct pbuf *p;
  u16_t offset = (u16_t)layer;
 8013432:	79fb      	ldrb	r3, [r7, #7]
 8013434:	847b      	strh	r3, [r7, #34]	@ 0x22
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F")\n", length));

  switch (type) {
 8013436:	887b      	ldrh	r3, [r7, #2]
 8013438:	f5b3 7f20 	cmp.w	r3, #640	@ 0x280
 801343c:	d07f      	beq.n	801353e <pbuf_alloc+0x11e>
 801343e:	f5b3 7f20 	cmp.w	r3, #640	@ 0x280
 8013442:	f300 80c8 	bgt.w	80135d6 <pbuf_alloc+0x1b6>
 8013446:	f5b3 7fc1 	cmp.w	r3, #386	@ 0x182
 801344a:	d010      	beq.n	801346e <pbuf_alloc+0x4e>
 801344c:	f5b3 7fc1 	cmp.w	r3, #386	@ 0x182
 8013450:	f300 80c1 	bgt.w	80135d6 <pbuf_alloc+0x1b6>
 8013454:	2b01      	cmp	r3, #1
 8013456:	d002      	beq.n	801345e <pbuf_alloc+0x3e>
 8013458:	2b41      	cmp	r3, #65	@ 0x41
 801345a:	f040 80bc 	bne.w	80135d6 <pbuf_alloc+0x1b6>
    case PBUF_REF: /* fall through */
    case PBUF_ROM:
      p = pbuf_alloc_reference(NULL, length, type);
 801345e:	887a      	ldrh	r2, [r7, #2]
 8013460:	88bb      	ldrh	r3, [r7, #4]
 8013462:	4619      	mov	r1, r3
 8013464:	2000      	movs	r0, #0
 8013466:	f000 f8d1 	bl	801360c <pbuf_alloc_reference>
 801346a:	6278      	str	r0, [r7, #36]	@ 0x24
      break;
 801346c:	e0bd      	b.n	80135ea <pbuf_alloc+0x1ca>
    case PBUF_POOL: {
      struct pbuf *q, *last;
      u16_t rem_len; /* remaining length */
      p = NULL;
 801346e:	2300      	movs	r3, #0
 8013470:	627b      	str	r3, [r7, #36]	@ 0x24
      last = NULL;
 8013472:	2300      	movs	r3, #0
 8013474:	61fb      	str	r3, [r7, #28]
      rem_len = length;
 8013476:	88bb      	ldrh	r3, [r7, #4]
 8013478:	837b      	strh	r3, [r7, #26]
      do {
        u16_t qlen;
        q = (struct pbuf *)memp_malloc(MEMP_PBUF_POOL);
 801347a:	200c      	movs	r0, #12
 801347c:	f7ff fb9a 	bl	8012bb4 <memp_malloc>
 8013480:	6138      	str	r0, [r7, #16]
        if (q == NULL) {
 8013482:	693b      	ldr	r3, [r7, #16]
 8013484:	2b00      	cmp	r3, #0
 8013486:	d109      	bne.n	801349c <pbuf_alloc+0x7c>
          PBUF_POOL_IS_EMPTY();
 8013488:	f7ff ff76 	bl	8013378 <pbuf_pool_is_empty>
          /* free chain so far allocated */
          if (p) {
 801348c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801348e:	2b00      	cmp	r3, #0
 8013490:	d002      	beq.n	8013498 <pbuf_alloc+0x78>
            pbuf_free(p);
 8013492:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8013494:	f000 faa8 	bl	80139e8 <pbuf_free>
          }
          /* bail out unsuccessfully */
          return NULL;
 8013498:	2300      	movs	r3, #0
 801349a:	e0a7      	b.n	80135ec <pbuf_alloc+0x1cc>
        }
        qlen = LWIP_MIN(rem_len, (u16_t)(PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)));
 801349c:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801349e:	3303      	adds	r3, #3
 80134a0:	b29b      	uxth	r3, r3
 80134a2:	f023 0303 	bic.w	r3, r3, #3
 80134a6:	b29b      	uxth	r3, r3
 80134a8:	f5c3 7314 	rsb	r3, r3, #592	@ 0x250
 80134ac:	b29b      	uxth	r3, r3
 80134ae:	8b7a      	ldrh	r2, [r7, #26]
 80134b0:	4293      	cmp	r3, r2
 80134b2:	bf28      	it	cs
 80134b4:	4613      	movcs	r3, r2
 80134b6:	81fb      	strh	r3, [r7, #14]
        pbuf_init_alloced_pbuf(q, LWIP_MEM_ALIGN((void *)((u8_t *)q + SIZEOF_STRUCT_PBUF + offset)),
 80134b8:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80134ba:	3310      	adds	r3, #16
 80134bc:	693a      	ldr	r2, [r7, #16]
 80134be:	4413      	add	r3, r2
 80134c0:	3303      	adds	r3, #3
 80134c2:	f023 0303 	bic.w	r3, r3, #3
 80134c6:	4618      	mov	r0, r3
 80134c8:	89f9      	ldrh	r1, [r7, #14]
 80134ca:	8b7a      	ldrh	r2, [r7, #26]
 80134cc:	2300      	movs	r3, #0
 80134ce:	9301      	str	r3, [sp, #4]
 80134d0:	887b      	ldrh	r3, [r7, #2]
 80134d2:	9300      	str	r3, [sp, #0]
 80134d4:	460b      	mov	r3, r1
 80134d6:	4601      	mov	r1, r0
 80134d8:	6938      	ldr	r0, [r7, #16]
 80134da:	f7ff ff77 	bl	80133cc <pbuf_init_alloced_pbuf>
                               rem_len, qlen, type, 0);
        LWIP_ASSERT("pbuf_alloc: pbuf q->payload properly aligned",
 80134de:	693b      	ldr	r3, [r7, #16]
 80134e0:	685b      	ldr	r3, [r3, #4]
 80134e2:	f003 0303 	and.w	r3, r3, #3
 80134e6:	2b00      	cmp	r3, #0
 80134e8:	d006      	beq.n	80134f8 <pbuf_alloc+0xd8>
 80134ea:	4b42      	ldr	r3, [pc, #264]	@ (80135f4 <pbuf_alloc+0x1d4>)
 80134ec:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80134f0:	4941      	ldr	r1, [pc, #260]	@ (80135f8 <pbuf_alloc+0x1d8>)
 80134f2:	4842      	ldr	r0, [pc, #264]	@ (80135fc <pbuf_alloc+0x1dc>)
 80134f4:	f00a fe0a 	bl	801e10c <iprintf>
                    ((mem_ptr_t)q->payload % MEM_ALIGNMENT) == 0);
        LWIP_ASSERT("PBUF_POOL_BUFSIZE must be bigger than MEM_ALIGNMENT",
 80134f8:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80134fa:	3303      	adds	r3, #3
 80134fc:	f023 0303 	bic.w	r3, r3, #3
 8013500:	f5b3 7f14 	cmp.w	r3, #592	@ 0x250
 8013504:	d106      	bne.n	8013514 <pbuf_alloc+0xf4>
 8013506:	4b3b      	ldr	r3, [pc, #236]	@ (80135f4 <pbuf_alloc+0x1d4>)
 8013508:	f44f 7281 	mov.w	r2, #258	@ 0x102
 801350c:	493c      	ldr	r1, [pc, #240]	@ (8013600 <pbuf_alloc+0x1e0>)
 801350e:	483b      	ldr	r0, [pc, #236]	@ (80135fc <pbuf_alloc+0x1dc>)
 8013510:	f00a fdfc 	bl	801e10c <iprintf>
                    (PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)) > 0 );
        if (p == NULL) {
 8013514:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013516:	2b00      	cmp	r3, #0
 8013518:	d102      	bne.n	8013520 <pbuf_alloc+0x100>
          /* allocated head of pbuf chain (into p) */
          p = q;
 801351a:	693b      	ldr	r3, [r7, #16]
 801351c:	627b      	str	r3, [r7, #36]	@ 0x24
 801351e:	e002      	b.n	8013526 <pbuf_alloc+0x106>
        } else {
          /* make previous pbuf point to this pbuf */
          last->next = q;
 8013520:	69fb      	ldr	r3, [r7, #28]
 8013522:	693a      	ldr	r2, [r7, #16]
 8013524:	601a      	str	r2, [r3, #0]
        }
        last = q;
 8013526:	693b      	ldr	r3, [r7, #16]
 8013528:	61fb      	str	r3, [r7, #28]
        rem_len = (u16_t)(rem_len - qlen);
 801352a:	8b7a      	ldrh	r2, [r7, #26]
 801352c:	89fb      	ldrh	r3, [r7, #14]
 801352e:	1ad3      	subs	r3, r2, r3
 8013530:	837b      	strh	r3, [r7, #26]
        offset = 0;
 8013532:	2300      	movs	r3, #0
 8013534:	847b      	strh	r3, [r7, #34]	@ 0x22
      } while (rem_len > 0);
 8013536:	8b7b      	ldrh	r3, [r7, #26]
 8013538:	2b00      	cmp	r3, #0
 801353a:	d19e      	bne.n	801347a <pbuf_alloc+0x5a>
      break;
 801353c:	e055      	b.n	80135ea <pbuf_alloc+0x1ca>
    }
    case PBUF_RAM: {
      u16_t payload_len = (u16_t)(LWIP_MEM_ALIGN_SIZE(offset) + LWIP_MEM_ALIGN_SIZE(length));
 801353e:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8013540:	3303      	adds	r3, #3
 8013542:	b29b      	uxth	r3, r3
 8013544:	f023 0303 	bic.w	r3, r3, #3
 8013548:	b29a      	uxth	r2, r3
 801354a:	88bb      	ldrh	r3, [r7, #4]
 801354c:	3303      	adds	r3, #3
 801354e:	b29b      	uxth	r3, r3
 8013550:	f023 0303 	bic.w	r3, r3, #3
 8013554:	b29b      	uxth	r3, r3
 8013556:	4413      	add	r3, r2
 8013558:	833b      	strh	r3, [r7, #24]
      mem_size_t alloc_len = (mem_size_t)(LWIP_MEM_ALIGN_SIZE(SIZEOF_STRUCT_PBUF) + payload_len);
 801355a:	8b3b      	ldrh	r3, [r7, #24]
 801355c:	3310      	adds	r3, #16
 801355e:	82fb      	strh	r3, [r7, #22]

      /* bug #50040: Check for integer overflow when calculating alloc_len */
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 8013560:	8b3a      	ldrh	r2, [r7, #24]
 8013562:	88bb      	ldrh	r3, [r7, #4]
 8013564:	3303      	adds	r3, #3
 8013566:	f023 0303 	bic.w	r3, r3, #3
 801356a:	429a      	cmp	r2, r3
 801356c:	d306      	bcc.n	801357c <pbuf_alloc+0x15c>
          (alloc_len < LWIP_MEM_ALIGN_SIZE(length))) {
 801356e:	8afa      	ldrh	r2, [r7, #22]
 8013570:	88bb      	ldrh	r3, [r7, #4]
 8013572:	3303      	adds	r3, #3
 8013574:	f023 0303 	bic.w	r3, r3, #3
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 8013578:	429a      	cmp	r2, r3
 801357a:	d201      	bcs.n	8013580 <pbuf_alloc+0x160>
        return NULL;
 801357c:	2300      	movs	r3, #0
 801357e:	e035      	b.n	80135ec <pbuf_alloc+0x1cc>
      }

      /* If pbuf is to be allocated in RAM, allocate memory for it. */
      p = (struct pbuf *)mem_malloc(alloc_len);
 8013580:	8afb      	ldrh	r3, [r7, #22]
 8013582:	4618      	mov	r0, r3
 8013584:	f7ff f972 	bl	801286c <mem_malloc>
 8013588:	6278      	str	r0, [r7, #36]	@ 0x24
      if (p == NULL) {
 801358a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801358c:	2b00      	cmp	r3, #0
 801358e:	d101      	bne.n	8013594 <pbuf_alloc+0x174>
        return NULL;
 8013590:	2300      	movs	r3, #0
 8013592:	e02b      	b.n	80135ec <pbuf_alloc+0x1cc>
      }
      pbuf_init_alloced_pbuf(p, LWIP_MEM_ALIGN((void *)((u8_t *)p + SIZEOF_STRUCT_PBUF + offset)),
 8013594:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8013596:	3310      	adds	r3, #16
 8013598:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801359a:	4413      	add	r3, r2
 801359c:	3303      	adds	r3, #3
 801359e:	f023 0303 	bic.w	r3, r3, #3
 80135a2:	4618      	mov	r0, r3
 80135a4:	88b9      	ldrh	r1, [r7, #4]
 80135a6:	88ba      	ldrh	r2, [r7, #4]
 80135a8:	2300      	movs	r3, #0
 80135aa:	9301      	str	r3, [sp, #4]
 80135ac:	887b      	ldrh	r3, [r7, #2]
 80135ae:	9300      	str	r3, [sp, #0]
 80135b0:	460b      	mov	r3, r1
 80135b2:	4601      	mov	r1, r0
 80135b4:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80135b6:	f7ff ff09 	bl	80133cc <pbuf_init_alloced_pbuf>
                             length, length, type, 0);
      LWIP_ASSERT("pbuf_alloc: pbuf->payload properly aligned",
 80135ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80135bc:	685b      	ldr	r3, [r3, #4]
 80135be:	f003 0303 	and.w	r3, r3, #3
 80135c2:	2b00      	cmp	r3, #0
 80135c4:	d010      	beq.n	80135e8 <pbuf_alloc+0x1c8>
 80135c6:	4b0b      	ldr	r3, [pc, #44]	@ (80135f4 <pbuf_alloc+0x1d4>)
 80135c8:	f44f 7291 	mov.w	r2, #290	@ 0x122
 80135cc:	490d      	ldr	r1, [pc, #52]	@ (8013604 <pbuf_alloc+0x1e4>)
 80135ce:	480b      	ldr	r0, [pc, #44]	@ (80135fc <pbuf_alloc+0x1dc>)
 80135d0:	f00a fd9c 	bl	801e10c <iprintf>
                  ((mem_ptr_t)p->payload % MEM_ALIGNMENT) == 0);
      break;
 80135d4:	e008      	b.n	80135e8 <pbuf_alloc+0x1c8>
    }
    default:
      LWIP_ASSERT("pbuf_alloc: erroneous type", 0);
 80135d6:	4b07      	ldr	r3, [pc, #28]	@ (80135f4 <pbuf_alloc+0x1d4>)
 80135d8:	f240 1227 	movw	r2, #295	@ 0x127
 80135dc:	490a      	ldr	r1, [pc, #40]	@ (8013608 <pbuf_alloc+0x1e8>)
 80135de:	4807      	ldr	r0, [pc, #28]	@ (80135fc <pbuf_alloc+0x1dc>)
 80135e0:	f00a fd94 	bl	801e10c <iprintf>
      return NULL;
 80135e4:	2300      	movs	r3, #0
 80135e6:	e001      	b.n	80135ec <pbuf_alloc+0x1cc>
      break;
 80135e8:	bf00      	nop
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F") == %p\n", length, (void *)p));
  return p;
 80135ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80135ec:	4618      	mov	r0, r3
 80135ee:	3728      	adds	r7, #40	@ 0x28
 80135f0:	46bd      	mov	sp, r7
 80135f2:	bd80      	pop	{r7, pc}
 80135f4:	08020580 	.word	0x08020580
 80135f8:	080205b0 	.word	0x080205b0
 80135fc:	080205e0 	.word	0x080205e0
 8013600:	08020608 	.word	0x08020608
 8013604:	0802063c 	.word	0x0802063c
 8013608:	08020668 	.word	0x08020668

0801360c <pbuf_alloc_reference>:
 *
 * @return the allocated pbuf.
 */
struct pbuf *
pbuf_alloc_reference(void *payload, u16_t length, pbuf_type type)
{
 801360c:	b580      	push	{r7, lr}
 801360e:	b086      	sub	sp, #24
 8013610:	af02      	add	r7, sp, #8
 8013612:	6078      	str	r0, [r7, #4]
 8013614:	460b      	mov	r3, r1
 8013616:	807b      	strh	r3, [r7, #2]
 8013618:	4613      	mov	r3, r2
 801361a:	803b      	strh	r3, [r7, #0]
  struct pbuf *p;
  LWIP_ASSERT("invalid pbuf_type", (type == PBUF_REF) || (type == PBUF_ROM));
 801361c:	883b      	ldrh	r3, [r7, #0]
 801361e:	2b41      	cmp	r3, #65	@ 0x41
 8013620:	d009      	beq.n	8013636 <pbuf_alloc_reference+0x2a>
 8013622:	883b      	ldrh	r3, [r7, #0]
 8013624:	2b01      	cmp	r3, #1
 8013626:	d006      	beq.n	8013636 <pbuf_alloc_reference+0x2a>
 8013628:	4b0f      	ldr	r3, [pc, #60]	@ (8013668 <pbuf_alloc_reference+0x5c>)
 801362a:	f44f 72a5 	mov.w	r2, #330	@ 0x14a
 801362e:	490f      	ldr	r1, [pc, #60]	@ (801366c <pbuf_alloc_reference+0x60>)
 8013630:	480f      	ldr	r0, [pc, #60]	@ (8013670 <pbuf_alloc_reference+0x64>)
 8013632:	f00a fd6b 	bl	801e10c <iprintf>
  /* only allocate memory for the pbuf structure */
  p = (struct pbuf *)memp_malloc(MEMP_PBUF);
 8013636:	200b      	movs	r0, #11
 8013638:	f7ff fabc 	bl	8012bb4 <memp_malloc>
 801363c:	60f8      	str	r0, [r7, #12]
  if (p == NULL) {
 801363e:	68fb      	ldr	r3, [r7, #12]
 8013640:	2b00      	cmp	r3, #0
 8013642:	d101      	bne.n	8013648 <pbuf_alloc_reference+0x3c>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_alloc_reference: Could not allocate MEMP_PBUF for PBUF_%s.\n",
                 (type == PBUF_ROM) ? "ROM" : "REF"));
    return NULL;
 8013644:	2300      	movs	r3, #0
 8013646:	e00b      	b.n	8013660 <pbuf_alloc_reference+0x54>
  }
  pbuf_init_alloced_pbuf(p, payload, length, length, type, 0);
 8013648:	8879      	ldrh	r1, [r7, #2]
 801364a:	887a      	ldrh	r2, [r7, #2]
 801364c:	2300      	movs	r3, #0
 801364e:	9301      	str	r3, [sp, #4]
 8013650:	883b      	ldrh	r3, [r7, #0]
 8013652:	9300      	str	r3, [sp, #0]
 8013654:	460b      	mov	r3, r1
 8013656:	6879      	ldr	r1, [r7, #4]
 8013658:	68f8      	ldr	r0, [r7, #12]
 801365a:	f7ff feb7 	bl	80133cc <pbuf_init_alloced_pbuf>
  return p;
 801365e:	68fb      	ldr	r3, [r7, #12]
}
 8013660:	4618      	mov	r0, r3
 8013662:	3710      	adds	r7, #16
 8013664:	46bd      	mov	sp, r7
 8013666:	bd80      	pop	{r7, pc}
 8013668:	08020580 	.word	0x08020580
 801366c:	08020684 	.word	0x08020684
 8013670:	080205e0 	.word	0x080205e0

08013674 <pbuf_alloced_custom>:
 *        big enough to hold 'length' plus the header size
 */
struct pbuf *
pbuf_alloced_custom(pbuf_layer l, u16_t length, pbuf_type type, struct pbuf_custom *p,
                    void *payload_mem, u16_t payload_mem_len)
{
 8013674:	b580      	push	{r7, lr}
 8013676:	b088      	sub	sp, #32
 8013678:	af02      	add	r7, sp, #8
 801367a:	607b      	str	r3, [r7, #4]
 801367c:	4603      	mov	r3, r0
 801367e:	73fb      	strb	r3, [r7, #15]
 8013680:	460b      	mov	r3, r1
 8013682:	81bb      	strh	r3, [r7, #12]
 8013684:	4613      	mov	r3, r2
 8013686:	817b      	strh	r3, [r7, #10]
  u16_t offset = (u16_t)l;
 8013688:	7bfb      	ldrb	r3, [r7, #15]
 801368a:	827b      	strh	r3, [r7, #18]
  void *payload;
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloced_custom(length=%"U16_F")\n", length));

  if (LWIP_MEM_ALIGN_SIZE(offset) + length > payload_mem_len) {
 801368c:	8a7b      	ldrh	r3, [r7, #18]
 801368e:	3303      	adds	r3, #3
 8013690:	f023 0203 	bic.w	r2, r3, #3
 8013694:	89bb      	ldrh	r3, [r7, #12]
 8013696:	441a      	add	r2, r3
 8013698:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801369a:	429a      	cmp	r2, r3
 801369c:	d901      	bls.n	80136a2 <pbuf_alloced_custom+0x2e>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_WARNING, ("pbuf_alloced_custom(length=%"U16_F") buffer too short\n", length));
    return NULL;
 801369e:	2300      	movs	r3, #0
 80136a0:	e018      	b.n	80136d4 <pbuf_alloced_custom+0x60>
  }

  if (payload_mem != NULL) {
 80136a2:	6a3b      	ldr	r3, [r7, #32]
 80136a4:	2b00      	cmp	r3, #0
 80136a6:	d007      	beq.n	80136b8 <pbuf_alloced_custom+0x44>
    payload = (u8_t *)payload_mem + LWIP_MEM_ALIGN_SIZE(offset);
 80136a8:	8a7b      	ldrh	r3, [r7, #18]
 80136aa:	3303      	adds	r3, #3
 80136ac:	f023 0303 	bic.w	r3, r3, #3
 80136b0:	6a3a      	ldr	r2, [r7, #32]
 80136b2:	4413      	add	r3, r2
 80136b4:	617b      	str	r3, [r7, #20]
 80136b6:	e001      	b.n	80136bc <pbuf_alloced_custom+0x48>
  } else {
    payload = NULL;
 80136b8:	2300      	movs	r3, #0
 80136ba:	617b      	str	r3, [r7, #20]
  }
  pbuf_init_alloced_pbuf(&p->pbuf, payload, length, length, type, PBUF_FLAG_IS_CUSTOM);
 80136bc:	6878      	ldr	r0, [r7, #4]
 80136be:	89b9      	ldrh	r1, [r7, #12]
 80136c0:	89ba      	ldrh	r2, [r7, #12]
 80136c2:	2302      	movs	r3, #2
 80136c4:	9301      	str	r3, [sp, #4]
 80136c6:	897b      	ldrh	r3, [r7, #10]
 80136c8:	9300      	str	r3, [sp, #0]
 80136ca:	460b      	mov	r3, r1
 80136cc:	6979      	ldr	r1, [r7, #20]
 80136ce:	f7ff fe7d 	bl	80133cc <pbuf_init_alloced_pbuf>
  return &p->pbuf;
 80136d2:	687b      	ldr	r3, [r7, #4]
}
 80136d4:	4618      	mov	r0, r3
 80136d6:	3718      	adds	r7, #24
 80136d8:	46bd      	mov	sp, r7
 80136da:	bd80      	pop	{r7, pc}

080136dc <pbuf_realloc>:
 *
 * @note Despite its name, pbuf_realloc cannot grow the size of a pbuf (chain).
 */
void
pbuf_realloc(struct pbuf *p, u16_t new_len)
{
 80136dc:	b580      	push	{r7, lr}
 80136de:	b084      	sub	sp, #16
 80136e0:	af00      	add	r7, sp, #0
 80136e2:	6078      	str	r0, [r7, #4]
 80136e4:	460b      	mov	r3, r1
 80136e6:	807b      	strh	r3, [r7, #2]
  struct pbuf *q;
  u16_t rem_len; /* remaining length */
  u16_t shrink;

  LWIP_ASSERT("pbuf_realloc: p != NULL", p != NULL);
 80136e8:	687b      	ldr	r3, [r7, #4]
 80136ea:	2b00      	cmp	r3, #0
 80136ec:	d106      	bne.n	80136fc <pbuf_realloc+0x20>
 80136ee:	4b3a      	ldr	r3, [pc, #232]	@ (80137d8 <pbuf_realloc+0xfc>)
 80136f0:	f44f 72cc 	mov.w	r2, #408	@ 0x198
 80136f4:	4939      	ldr	r1, [pc, #228]	@ (80137dc <pbuf_realloc+0x100>)
 80136f6:	483a      	ldr	r0, [pc, #232]	@ (80137e0 <pbuf_realloc+0x104>)
 80136f8:	f00a fd08 	bl	801e10c <iprintf>

  /* desired length larger than current length? */
  if (new_len >= p->tot_len) {
 80136fc:	687b      	ldr	r3, [r7, #4]
 80136fe:	891b      	ldrh	r3, [r3, #8]
 8013700:	887a      	ldrh	r2, [r7, #2]
 8013702:	429a      	cmp	r2, r3
 8013704:	d263      	bcs.n	80137ce <pbuf_realloc+0xf2>
    return;
  }

  /* the pbuf chain grows by (new_len - p->tot_len) bytes
   * (which may be negative in case of shrinking) */
  shrink = (u16_t)(p->tot_len - new_len);
 8013706:	687b      	ldr	r3, [r7, #4]
 8013708:	891a      	ldrh	r2, [r3, #8]
 801370a:	887b      	ldrh	r3, [r7, #2]
 801370c:	1ad3      	subs	r3, r2, r3
 801370e:	813b      	strh	r3, [r7, #8]

  /* first, step over any pbufs that should remain in the chain */
  rem_len = new_len;
 8013710:	887b      	ldrh	r3, [r7, #2]
 8013712:	817b      	strh	r3, [r7, #10]
  q = p;
 8013714:	687b      	ldr	r3, [r7, #4]
 8013716:	60fb      	str	r3, [r7, #12]
  /* should this pbuf be kept? */
  while (rem_len > q->len) {
 8013718:	e018      	b.n	801374c <pbuf_realloc+0x70>
    /* decrease remaining length by pbuf length */
    rem_len = (u16_t)(rem_len - q->len);
 801371a:	68fb      	ldr	r3, [r7, #12]
 801371c:	895b      	ldrh	r3, [r3, #10]
 801371e:	897a      	ldrh	r2, [r7, #10]
 8013720:	1ad3      	subs	r3, r2, r3
 8013722:	817b      	strh	r3, [r7, #10]
    /* decrease total length indicator */
    q->tot_len = (u16_t)(q->tot_len - shrink);
 8013724:	68fb      	ldr	r3, [r7, #12]
 8013726:	891a      	ldrh	r2, [r3, #8]
 8013728:	893b      	ldrh	r3, [r7, #8]
 801372a:	1ad3      	subs	r3, r2, r3
 801372c:	b29a      	uxth	r2, r3
 801372e:	68fb      	ldr	r3, [r7, #12]
 8013730:	811a      	strh	r2, [r3, #8]
    /* proceed to next pbuf in chain */
    q = q->next;
 8013732:	68fb      	ldr	r3, [r7, #12]
 8013734:	681b      	ldr	r3, [r3, #0]
 8013736:	60fb      	str	r3, [r7, #12]
    LWIP_ASSERT("pbuf_realloc: q != NULL", q != NULL);
 8013738:	68fb      	ldr	r3, [r7, #12]
 801373a:	2b00      	cmp	r3, #0
 801373c:	d106      	bne.n	801374c <pbuf_realloc+0x70>
 801373e:	4b26      	ldr	r3, [pc, #152]	@ (80137d8 <pbuf_realloc+0xfc>)
 8013740:	f240 12af 	movw	r2, #431	@ 0x1af
 8013744:	4927      	ldr	r1, [pc, #156]	@ (80137e4 <pbuf_realloc+0x108>)
 8013746:	4826      	ldr	r0, [pc, #152]	@ (80137e0 <pbuf_realloc+0x104>)
 8013748:	f00a fce0 	bl	801e10c <iprintf>
  while (rem_len > q->len) {
 801374c:	68fb      	ldr	r3, [r7, #12]
 801374e:	895b      	ldrh	r3, [r3, #10]
 8013750:	897a      	ldrh	r2, [r7, #10]
 8013752:	429a      	cmp	r2, r3
 8013754:	d8e1      	bhi.n	801371a <pbuf_realloc+0x3e>
  /* we have now reached the new last pbuf (in q) */
  /* rem_len == desired length for pbuf q */

  /* shrink allocated memory for PBUF_RAM */
  /* (other types merely adjust their length fields */
  if (pbuf_match_allocsrc(q, PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) && (rem_len != q->len)
 8013756:	68fb      	ldr	r3, [r7, #12]
 8013758:	7b1b      	ldrb	r3, [r3, #12]
 801375a:	f003 030f 	and.w	r3, r3, #15
 801375e:	2b00      	cmp	r3, #0
 8013760:	d121      	bne.n	80137a6 <pbuf_realloc+0xca>
 8013762:	68fb      	ldr	r3, [r7, #12]
 8013764:	895b      	ldrh	r3, [r3, #10]
 8013766:	897a      	ldrh	r2, [r7, #10]
 8013768:	429a      	cmp	r2, r3
 801376a:	d01c      	beq.n	80137a6 <pbuf_realloc+0xca>
#if LWIP_SUPPORT_CUSTOM_PBUF
      && ((q->flags & PBUF_FLAG_IS_CUSTOM) == 0)
 801376c:	68fb      	ldr	r3, [r7, #12]
 801376e:	7b5b      	ldrb	r3, [r3, #13]
 8013770:	f003 0302 	and.w	r3, r3, #2
 8013774:	2b00      	cmp	r3, #0
 8013776:	d116      	bne.n	80137a6 <pbuf_realloc+0xca>
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
     ) {
    /* reallocate and adjust the length of the pbuf that will be split */
    q = (struct pbuf *)mem_trim(q, (mem_size_t)(((u8_t *)q->payload - (u8_t *)q) + rem_len));
 8013778:	68fb      	ldr	r3, [r7, #12]
 801377a:	685a      	ldr	r2, [r3, #4]
 801377c:	68fb      	ldr	r3, [r7, #12]
 801377e:	1ad3      	subs	r3, r2, r3
 8013780:	b29a      	uxth	r2, r3
 8013782:	897b      	ldrh	r3, [r7, #10]
 8013784:	4413      	add	r3, r2
 8013786:	b29b      	uxth	r3, r3
 8013788:	4619      	mov	r1, r3
 801378a:	68f8      	ldr	r0, [r7, #12]
 801378c:	f7fe ff64 	bl	8012658 <mem_trim>
 8013790:	60f8      	str	r0, [r7, #12]
    LWIP_ASSERT("mem_trim returned q == NULL", q != NULL);
 8013792:	68fb      	ldr	r3, [r7, #12]
 8013794:	2b00      	cmp	r3, #0
 8013796:	d106      	bne.n	80137a6 <pbuf_realloc+0xca>
 8013798:	4b0f      	ldr	r3, [pc, #60]	@ (80137d8 <pbuf_realloc+0xfc>)
 801379a:	f240 12bd 	movw	r2, #445	@ 0x1bd
 801379e:	4912      	ldr	r1, [pc, #72]	@ (80137e8 <pbuf_realloc+0x10c>)
 80137a0:	480f      	ldr	r0, [pc, #60]	@ (80137e0 <pbuf_realloc+0x104>)
 80137a2:	f00a fcb3 	bl	801e10c <iprintf>
  }
  /* adjust length fields for new last pbuf */
  q->len = rem_len;
 80137a6:	68fb      	ldr	r3, [r7, #12]
 80137a8:	897a      	ldrh	r2, [r7, #10]
 80137aa:	815a      	strh	r2, [r3, #10]
  q->tot_len = q->len;
 80137ac:	68fb      	ldr	r3, [r7, #12]
 80137ae:	895a      	ldrh	r2, [r3, #10]
 80137b0:	68fb      	ldr	r3, [r7, #12]
 80137b2:	811a      	strh	r2, [r3, #8]

  /* any remaining pbufs in chain? */
  if (q->next != NULL) {
 80137b4:	68fb      	ldr	r3, [r7, #12]
 80137b6:	681b      	ldr	r3, [r3, #0]
 80137b8:	2b00      	cmp	r3, #0
 80137ba:	d004      	beq.n	80137c6 <pbuf_realloc+0xea>
    /* free remaining pbufs in chain */
    pbuf_free(q->next);
 80137bc:	68fb      	ldr	r3, [r7, #12]
 80137be:	681b      	ldr	r3, [r3, #0]
 80137c0:	4618      	mov	r0, r3
 80137c2:	f000 f911 	bl	80139e8 <pbuf_free>
  }
  /* q is last packet in chain */
  q->next = NULL;
 80137c6:	68fb      	ldr	r3, [r7, #12]
 80137c8:	2200      	movs	r2, #0
 80137ca:	601a      	str	r2, [r3, #0]
 80137cc:	e000      	b.n	80137d0 <pbuf_realloc+0xf4>
    return;
 80137ce:	bf00      	nop

}
 80137d0:	3710      	adds	r7, #16
 80137d2:	46bd      	mov	sp, r7
 80137d4:	bd80      	pop	{r7, pc}
 80137d6:	bf00      	nop
 80137d8:	08020580 	.word	0x08020580
 80137dc:	08020698 	.word	0x08020698
 80137e0:	080205e0 	.word	0x080205e0
 80137e4:	080206b0 	.word	0x080206b0
 80137e8:	080206c8 	.word	0x080206c8

080137ec <pbuf_add_header_impl>:
 * @return non-zero on failure, zero on success.
 *
 */
static u8_t
pbuf_add_header_impl(struct pbuf *p, size_t header_size_increment, u8_t force)
{
 80137ec:	b580      	push	{r7, lr}
 80137ee:	b086      	sub	sp, #24
 80137f0:	af00      	add	r7, sp, #0
 80137f2:	60f8      	str	r0, [r7, #12]
 80137f4:	60b9      	str	r1, [r7, #8]
 80137f6:	4613      	mov	r3, r2
 80137f8:	71fb      	strb	r3, [r7, #7]
  u16_t type_internal;
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 80137fa:	68fb      	ldr	r3, [r7, #12]
 80137fc:	2b00      	cmp	r3, #0
 80137fe:	d106      	bne.n	801380e <pbuf_add_header_impl+0x22>
 8013800:	4b2b      	ldr	r3, [pc, #172]	@ (80138b0 <pbuf_add_header_impl+0xc4>)
 8013802:	f240 12df 	movw	r2, #479	@ 0x1df
 8013806:	492b      	ldr	r1, [pc, #172]	@ (80138b4 <pbuf_add_header_impl+0xc8>)
 8013808:	482b      	ldr	r0, [pc, #172]	@ (80138b8 <pbuf_add_header_impl+0xcc>)
 801380a:	f00a fc7f 	bl	801e10c <iprintf>
  if ((p == NULL) || (header_size_increment > 0xFFFF)) {
 801380e:	68fb      	ldr	r3, [r7, #12]
 8013810:	2b00      	cmp	r3, #0
 8013812:	d003      	beq.n	801381c <pbuf_add_header_impl+0x30>
 8013814:	68bb      	ldr	r3, [r7, #8]
 8013816:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801381a:	d301      	bcc.n	8013820 <pbuf_add_header_impl+0x34>
    return 1;
 801381c:	2301      	movs	r3, #1
 801381e:	e043      	b.n	80138a8 <pbuf_add_header_impl+0xbc>
  }
  if (header_size_increment == 0) {
 8013820:	68bb      	ldr	r3, [r7, #8]
 8013822:	2b00      	cmp	r3, #0
 8013824:	d101      	bne.n	801382a <pbuf_add_header_impl+0x3e>
    return 0;
 8013826:	2300      	movs	r3, #0
 8013828:	e03e      	b.n	80138a8 <pbuf_add_header_impl+0xbc>
  }

  increment_magnitude = (u16_t)header_size_increment;
 801382a:	68bb      	ldr	r3, [r7, #8]
 801382c:	827b      	strh	r3, [r7, #18]
  /* Do not allow tot_len to wrap as a result. */
  if ((u16_t)(increment_magnitude + p->tot_len) < increment_magnitude) {
 801382e:	68fb      	ldr	r3, [r7, #12]
 8013830:	891a      	ldrh	r2, [r3, #8]
 8013832:	8a7b      	ldrh	r3, [r7, #18]
 8013834:	4413      	add	r3, r2
 8013836:	b29b      	uxth	r3, r3
 8013838:	8a7a      	ldrh	r2, [r7, #18]
 801383a:	429a      	cmp	r2, r3
 801383c:	d901      	bls.n	8013842 <pbuf_add_header_impl+0x56>
    return 1;
 801383e:	2301      	movs	r3, #1
 8013840:	e032      	b.n	80138a8 <pbuf_add_header_impl+0xbc>
  }

  type_internal = p->type_internal;
 8013842:	68fb      	ldr	r3, [r7, #12]
 8013844:	7b1b      	ldrb	r3, [r3, #12]
 8013846:	823b      	strh	r3, [r7, #16]

  /* pbuf types containing payloads? */
  if (type_internal & PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS) {
 8013848:	8a3b      	ldrh	r3, [r7, #16]
 801384a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 801384e:	2b00      	cmp	r3, #0
 8013850:	d00c      	beq.n	801386c <pbuf_add_header_impl+0x80>
    /* set new payload pointer */
    payload = (u8_t *)p->payload - header_size_increment;
 8013852:	68fb      	ldr	r3, [r7, #12]
 8013854:	685a      	ldr	r2, [r3, #4]
 8013856:	68bb      	ldr	r3, [r7, #8]
 8013858:	425b      	negs	r3, r3
 801385a:	4413      	add	r3, r2
 801385c:	617b      	str	r3, [r7, #20]
    /* boundary check fails? */
    if ((u8_t *)payload < (u8_t *)p + SIZEOF_STRUCT_PBUF) {
 801385e:	68fb      	ldr	r3, [r7, #12]
 8013860:	3310      	adds	r3, #16
 8013862:	697a      	ldr	r2, [r7, #20]
 8013864:	429a      	cmp	r2, r3
 8013866:	d20d      	bcs.n	8013884 <pbuf_add_header_impl+0x98>
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE,
                   ("pbuf_add_header: failed as %p < %p (not enough space for new header size)\n",
                    (void *)payload, (void *)((u8_t *)p + SIZEOF_STRUCT_PBUF)));
      /* bail out unsuccessfully */
      return 1;
 8013868:	2301      	movs	r3, #1
 801386a:	e01d      	b.n	80138a8 <pbuf_add_header_impl+0xbc>
    }
    /* pbuf types referring to external payloads? */
  } else {
    /* hide a header in the payload? */
    if (force) {
 801386c:	79fb      	ldrb	r3, [r7, #7]
 801386e:	2b00      	cmp	r3, #0
 8013870:	d006      	beq.n	8013880 <pbuf_add_header_impl+0x94>
      payload = (u8_t *)p->payload - header_size_increment;
 8013872:	68fb      	ldr	r3, [r7, #12]
 8013874:	685a      	ldr	r2, [r3, #4]
 8013876:	68bb      	ldr	r3, [r7, #8]
 8013878:	425b      	negs	r3, r3
 801387a:	4413      	add	r3, r2
 801387c:	617b      	str	r3, [r7, #20]
 801387e:	e001      	b.n	8013884 <pbuf_add_header_impl+0x98>
    } else {
      /* cannot expand payload to front (yet!)
       * bail out unsuccessfully */
      return 1;
 8013880:	2301      	movs	r3, #1
 8013882:	e011      	b.n	80138a8 <pbuf_add_header_impl+0xbc>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_add_header: old %p new %p (%"U16_F")\n",
              (void *)p->payload, (void *)payload, increment_magnitude));

  /* modify pbuf fields */
  p->payload = payload;
 8013884:	68fb      	ldr	r3, [r7, #12]
 8013886:	697a      	ldr	r2, [r7, #20]
 8013888:	605a      	str	r2, [r3, #4]
  p->len = (u16_t)(p->len + increment_magnitude);
 801388a:	68fb      	ldr	r3, [r7, #12]
 801388c:	895a      	ldrh	r2, [r3, #10]
 801388e:	8a7b      	ldrh	r3, [r7, #18]
 8013890:	4413      	add	r3, r2
 8013892:	b29a      	uxth	r2, r3
 8013894:	68fb      	ldr	r3, [r7, #12]
 8013896:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len + increment_magnitude);
 8013898:	68fb      	ldr	r3, [r7, #12]
 801389a:	891a      	ldrh	r2, [r3, #8]
 801389c:	8a7b      	ldrh	r3, [r7, #18]
 801389e:	4413      	add	r3, r2
 80138a0:	b29a      	uxth	r2, r3
 80138a2:	68fb      	ldr	r3, [r7, #12]
 80138a4:	811a      	strh	r2, [r3, #8]


  return 0;
 80138a6:	2300      	movs	r3, #0
}
 80138a8:	4618      	mov	r0, r3
 80138aa:	3718      	adds	r7, #24
 80138ac:	46bd      	mov	sp, r7
 80138ae:	bd80      	pop	{r7, pc}
 80138b0:	08020580 	.word	0x08020580
 80138b4:	080206e4 	.word	0x080206e4
 80138b8:	080205e0 	.word	0x080205e0

080138bc <pbuf_add_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_add_header(struct pbuf *p, size_t header_size_increment)
{
 80138bc:	b580      	push	{r7, lr}
 80138be:	b082      	sub	sp, #8
 80138c0:	af00      	add	r7, sp, #0
 80138c2:	6078      	str	r0, [r7, #4]
 80138c4:	6039      	str	r1, [r7, #0]
  return pbuf_add_header_impl(p, header_size_increment, 0);
 80138c6:	2200      	movs	r2, #0
 80138c8:	6839      	ldr	r1, [r7, #0]
 80138ca:	6878      	ldr	r0, [r7, #4]
 80138cc:	f7ff ff8e 	bl	80137ec <pbuf_add_header_impl>
 80138d0:	4603      	mov	r3, r0
}
 80138d2:	4618      	mov	r0, r3
 80138d4:	3708      	adds	r7, #8
 80138d6:	46bd      	mov	sp, r7
 80138d8:	bd80      	pop	{r7, pc}
	...

080138dc <pbuf_remove_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_remove_header(struct pbuf *p, size_t header_size_decrement)
{
 80138dc:	b580      	push	{r7, lr}
 80138de:	b084      	sub	sp, #16
 80138e0:	af00      	add	r7, sp, #0
 80138e2:	6078      	str	r0, [r7, #4]
 80138e4:	6039      	str	r1, [r7, #0]
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 80138e6:	687b      	ldr	r3, [r7, #4]
 80138e8:	2b00      	cmp	r3, #0
 80138ea:	d106      	bne.n	80138fa <pbuf_remove_header+0x1e>
 80138ec:	4b20      	ldr	r3, [pc, #128]	@ (8013970 <pbuf_remove_header+0x94>)
 80138ee:	f240 224b 	movw	r2, #587	@ 0x24b
 80138f2:	4920      	ldr	r1, [pc, #128]	@ (8013974 <pbuf_remove_header+0x98>)
 80138f4:	4820      	ldr	r0, [pc, #128]	@ (8013978 <pbuf_remove_header+0x9c>)
 80138f6:	f00a fc09 	bl	801e10c <iprintf>
  if ((p == NULL) || (header_size_decrement > 0xFFFF)) {
 80138fa:	687b      	ldr	r3, [r7, #4]
 80138fc:	2b00      	cmp	r3, #0
 80138fe:	d003      	beq.n	8013908 <pbuf_remove_header+0x2c>
 8013900:	683b      	ldr	r3, [r7, #0]
 8013902:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8013906:	d301      	bcc.n	801390c <pbuf_remove_header+0x30>
    return 1;
 8013908:	2301      	movs	r3, #1
 801390a:	e02c      	b.n	8013966 <pbuf_remove_header+0x8a>
  }
  if (header_size_decrement == 0) {
 801390c:	683b      	ldr	r3, [r7, #0]
 801390e:	2b00      	cmp	r3, #0
 8013910:	d101      	bne.n	8013916 <pbuf_remove_header+0x3a>
    return 0;
 8013912:	2300      	movs	r3, #0
 8013914:	e027      	b.n	8013966 <pbuf_remove_header+0x8a>
  }

  increment_magnitude = (u16_t)header_size_decrement;
 8013916:	683b      	ldr	r3, [r7, #0]
 8013918:	81fb      	strh	r3, [r7, #14]
  /* Check that we aren't going to move off the end of the pbuf */
  LWIP_ERROR("increment_magnitude <= p->len", (increment_magnitude <= p->len), return 1;);
 801391a:	687b      	ldr	r3, [r7, #4]
 801391c:	895b      	ldrh	r3, [r3, #10]
 801391e:	89fa      	ldrh	r2, [r7, #14]
 8013920:	429a      	cmp	r2, r3
 8013922:	d908      	bls.n	8013936 <pbuf_remove_header+0x5a>
 8013924:	4b12      	ldr	r3, [pc, #72]	@ (8013970 <pbuf_remove_header+0x94>)
 8013926:	f240 2255 	movw	r2, #597	@ 0x255
 801392a:	4914      	ldr	r1, [pc, #80]	@ (801397c <pbuf_remove_header+0xa0>)
 801392c:	4812      	ldr	r0, [pc, #72]	@ (8013978 <pbuf_remove_header+0x9c>)
 801392e:	f00a fbed 	bl	801e10c <iprintf>
 8013932:	2301      	movs	r3, #1
 8013934:	e017      	b.n	8013966 <pbuf_remove_header+0x8a>

  /* remember current payload pointer */
  payload = p->payload;
 8013936:	687b      	ldr	r3, [r7, #4]
 8013938:	685b      	ldr	r3, [r3, #4]
 801393a:	60bb      	str	r3, [r7, #8]
  LWIP_UNUSED_ARG(payload); /* only used in LWIP_DEBUGF below */

  /* increase payload pointer (guarded by length check above) */
  p->payload = (u8_t *)p->payload + header_size_decrement;
 801393c:	687b      	ldr	r3, [r7, #4]
 801393e:	685a      	ldr	r2, [r3, #4]
 8013940:	683b      	ldr	r3, [r7, #0]
 8013942:	441a      	add	r2, r3
 8013944:	687b      	ldr	r3, [r7, #4]
 8013946:	605a      	str	r2, [r3, #4]
  /* modify pbuf length fields */
  p->len = (u16_t)(p->len - increment_magnitude);
 8013948:	687b      	ldr	r3, [r7, #4]
 801394a:	895a      	ldrh	r2, [r3, #10]
 801394c:	89fb      	ldrh	r3, [r7, #14]
 801394e:	1ad3      	subs	r3, r2, r3
 8013950:	b29a      	uxth	r2, r3
 8013952:	687b      	ldr	r3, [r7, #4]
 8013954:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len - increment_magnitude);
 8013956:	687b      	ldr	r3, [r7, #4]
 8013958:	891a      	ldrh	r2, [r3, #8]
 801395a:	89fb      	ldrh	r3, [r7, #14]
 801395c:	1ad3      	subs	r3, r2, r3
 801395e:	b29a      	uxth	r2, r3
 8013960:	687b      	ldr	r3, [r7, #4]
 8013962:	811a      	strh	r2, [r3, #8]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_remove_header: old %p new %p (%"U16_F")\n",
              (void *)payload, (void *)p->payload, increment_magnitude));

  return 0;
 8013964:	2300      	movs	r3, #0
}
 8013966:	4618      	mov	r0, r3
 8013968:	3710      	adds	r7, #16
 801396a:	46bd      	mov	sp, r7
 801396c:	bd80      	pop	{r7, pc}
 801396e:	bf00      	nop
 8013970:	08020580 	.word	0x08020580
 8013974:	080206e4 	.word	0x080206e4
 8013978:	080205e0 	.word	0x080205e0
 801397c:	080206f0 	.word	0x080206f0

08013980 <pbuf_header_impl>:

static u8_t
pbuf_header_impl(struct pbuf *p, s16_t header_size_increment, u8_t force)
{
 8013980:	b580      	push	{r7, lr}
 8013982:	b082      	sub	sp, #8
 8013984:	af00      	add	r7, sp, #0
 8013986:	6078      	str	r0, [r7, #4]
 8013988:	460b      	mov	r3, r1
 801398a:	807b      	strh	r3, [r7, #2]
 801398c:	4613      	mov	r3, r2
 801398e:	707b      	strb	r3, [r7, #1]
  if (header_size_increment < 0) {
 8013990:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8013994:	2b00      	cmp	r3, #0
 8013996:	da08      	bge.n	80139aa <pbuf_header_impl+0x2a>
    return pbuf_remove_header(p, (size_t) - header_size_increment);
 8013998:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 801399c:	425b      	negs	r3, r3
 801399e:	4619      	mov	r1, r3
 80139a0:	6878      	ldr	r0, [r7, #4]
 80139a2:	f7ff ff9b 	bl	80138dc <pbuf_remove_header>
 80139a6:	4603      	mov	r3, r0
 80139a8:	e007      	b.n	80139ba <pbuf_header_impl+0x3a>
  } else {
    return pbuf_add_header_impl(p, (size_t)header_size_increment, force);
 80139aa:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80139ae:	787a      	ldrb	r2, [r7, #1]
 80139b0:	4619      	mov	r1, r3
 80139b2:	6878      	ldr	r0, [r7, #4]
 80139b4:	f7ff ff1a 	bl	80137ec <pbuf_add_header_impl>
 80139b8:	4603      	mov	r3, r0
  }
}
 80139ba:	4618      	mov	r0, r3
 80139bc:	3708      	adds	r7, #8
 80139be:	46bd      	mov	sp, r7
 80139c0:	bd80      	pop	{r7, pc}

080139c2 <pbuf_header_force>:
 * Same as pbuf_header but does not check if 'header_size > 0' is allowed.
 * This is used internally only, to allow PBUF_REF for RX.
 */
u8_t
pbuf_header_force(struct pbuf *p, s16_t header_size_increment)
{
 80139c2:	b580      	push	{r7, lr}
 80139c4:	b082      	sub	sp, #8
 80139c6:	af00      	add	r7, sp, #0
 80139c8:	6078      	str	r0, [r7, #4]
 80139ca:	460b      	mov	r3, r1
 80139cc:	807b      	strh	r3, [r7, #2]
  return pbuf_header_impl(p, header_size_increment, 1);
 80139ce:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80139d2:	2201      	movs	r2, #1
 80139d4:	4619      	mov	r1, r3
 80139d6:	6878      	ldr	r0, [r7, #4]
 80139d8:	f7ff ffd2 	bl	8013980 <pbuf_header_impl>
 80139dc:	4603      	mov	r3, r0
}
 80139de:	4618      	mov	r0, r3
 80139e0:	3708      	adds	r7, #8
 80139e2:	46bd      	mov	sp, r7
 80139e4:	bd80      	pop	{r7, pc}
	...

080139e8 <pbuf_free>:
 * 1->1->1 becomes .......
 *
 */
u8_t
pbuf_free(struct pbuf *p)
{
 80139e8:	b580      	push	{r7, lr}
 80139ea:	b088      	sub	sp, #32
 80139ec:	af00      	add	r7, sp, #0
 80139ee:	6078      	str	r0, [r7, #4]
  u8_t alloc_src;
  struct pbuf *q;
  u8_t count;

  if (p == NULL) {
 80139f0:	687b      	ldr	r3, [r7, #4]
 80139f2:	2b00      	cmp	r3, #0
 80139f4:	d10b      	bne.n	8013a0e <pbuf_free+0x26>
    LWIP_ASSERT("p != NULL", p != NULL);
 80139f6:	687b      	ldr	r3, [r7, #4]
 80139f8:	2b00      	cmp	r3, #0
 80139fa:	d106      	bne.n	8013a0a <pbuf_free+0x22>
 80139fc:	4b3b      	ldr	r3, [pc, #236]	@ (8013aec <pbuf_free+0x104>)
 80139fe:	f44f 7237 	mov.w	r2, #732	@ 0x2dc
 8013a02:	493b      	ldr	r1, [pc, #236]	@ (8013af0 <pbuf_free+0x108>)
 8013a04:	483b      	ldr	r0, [pc, #236]	@ (8013af4 <pbuf_free+0x10c>)
 8013a06:	f00a fb81 	bl	801e10c <iprintf>
    /* if assertions are disabled, proceed with debug output */
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_free(p == NULL) was called.\n"));
    return 0;
 8013a0a:	2300      	movs	r3, #0
 8013a0c:	e069      	b.n	8013ae2 <pbuf_free+0xfa>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free(%p)\n", (void *)p));

  PERF_START;

  count = 0;
 8013a0e:	2300      	movs	r3, #0
 8013a10:	77fb      	strb	r3, [r7, #31]
  /* de-allocate all consecutive pbufs from the head of the chain that
   * obtain a zero reference count after decrementing*/
  while (p != NULL) {
 8013a12:	e062      	b.n	8013ada <pbuf_free+0xf2>
    LWIP_PBUF_REF_T ref;
    SYS_ARCH_DECL_PROTECT(old_level);
    /* Since decrementing ref cannot be guaranteed to be a single machine operation
     * we must protect it. We put the new ref into a local variable to prevent
     * further protection. */
    SYS_ARCH_PROTECT(old_level);
 8013a14:	f009 fc08 	bl	801d228 <sys_arch_protect>
 8013a18:	61b8      	str	r0, [r7, #24]
    /* all pbufs in a chain are referenced at least once */
    LWIP_ASSERT("pbuf_free: p->ref > 0", p->ref > 0);
 8013a1a:	687b      	ldr	r3, [r7, #4]
 8013a1c:	7b9b      	ldrb	r3, [r3, #14]
 8013a1e:	2b00      	cmp	r3, #0
 8013a20:	d106      	bne.n	8013a30 <pbuf_free+0x48>
 8013a22:	4b32      	ldr	r3, [pc, #200]	@ (8013aec <pbuf_free+0x104>)
 8013a24:	f240 22f1 	movw	r2, #753	@ 0x2f1
 8013a28:	4933      	ldr	r1, [pc, #204]	@ (8013af8 <pbuf_free+0x110>)
 8013a2a:	4832      	ldr	r0, [pc, #200]	@ (8013af4 <pbuf_free+0x10c>)
 8013a2c:	f00a fb6e 	bl	801e10c <iprintf>
    /* decrease reference count (number of pointers to pbuf) */
    ref = --(p->ref);
 8013a30:	687b      	ldr	r3, [r7, #4]
 8013a32:	7b9b      	ldrb	r3, [r3, #14]
 8013a34:	3b01      	subs	r3, #1
 8013a36:	b2da      	uxtb	r2, r3
 8013a38:	687b      	ldr	r3, [r7, #4]
 8013a3a:	739a      	strb	r2, [r3, #14]
 8013a3c:	687b      	ldr	r3, [r7, #4]
 8013a3e:	7b9b      	ldrb	r3, [r3, #14]
 8013a40:	75fb      	strb	r3, [r7, #23]
    SYS_ARCH_UNPROTECT(old_level);
 8013a42:	69b8      	ldr	r0, [r7, #24]
 8013a44:	f009 fbfe 	bl	801d244 <sys_arch_unprotect>
    /* this pbuf is no longer referenced to? */
    if (ref == 0) {
 8013a48:	7dfb      	ldrb	r3, [r7, #23]
 8013a4a:	2b00      	cmp	r3, #0
 8013a4c:	d143      	bne.n	8013ad6 <pbuf_free+0xee>
      /* remember next pbuf in chain for next iteration */
      q = p->next;
 8013a4e:	687b      	ldr	r3, [r7, #4]
 8013a50:	681b      	ldr	r3, [r3, #0]
 8013a52:	613b      	str	r3, [r7, #16]
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: deallocating %p\n", (void *)p));
      alloc_src = pbuf_get_allocsrc(p);
 8013a54:	687b      	ldr	r3, [r7, #4]
 8013a56:	7b1b      	ldrb	r3, [r3, #12]
 8013a58:	f003 030f 	and.w	r3, r3, #15
 8013a5c:	73fb      	strb	r3, [r7, #15]
#if LWIP_SUPPORT_CUSTOM_PBUF
      /* is this a custom pbuf? */
      if ((p->flags & PBUF_FLAG_IS_CUSTOM) != 0) {
 8013a5e:	687b      	ldr	r3, [r7, #4]
 8013a60:	7b5b      	ldrb	r3, [r3, #13]
 8013a62:	f003 0302 	and.w	r3, r3, #2
 8013a66:	2b00      	cmp	r3, #0
 8013a68:	d011      	beq.n	8013a8e <pbuf_free+0xa6>
        struct pbuf_custom *pc = (struct pbuf_custom *)p;
 8013a6a:	687b      	ldr	r3, [r7, #4]
 8013a6c:	60bb      	str	r3, [r7, #8]
        LWIP_ASSERT("pc->custom_free_function != NULL", pc->custom_free_function != NULL);
 8013a6e:	68bb      	ldr	r3, [r7, #8]
 8013a70:	691b      	ldr	r3, [r3, #16]
 8013a72:	2b00      	cmp	r3, #0
 8013a74:	d106      	bne.n	8013a84 <pbuf_free+0x9c>
 8013a76:	4b1d      	ldr	r3, [pc, #116]	@ (8013aec <pbuf_free+0x104>)
 8013a78:	f240 22ff 	movw	r2, #767	@ 0x2ff
 8013a7c:	491f      	ldr	r1, [pc, #124]	@ (8013afc <pbuf_free+0x114>)
 8013a7e:	481d      	ldr	r0, [pc, #116]	@ (8013af4 <pbuf_free+0x10c>)
 8013a80:	f00a fb44 	bl	801e10c <iprintf>
        pc->custom_free_function(p);
 8013a84:	68bb      	ldr	r3, [r7, #8]
 8013a86:	691b      	ldr	r3, [r3, #16]
 8013a88:	6878      	ldr	r0, [r7, #4]
 8013a8a:	4798      	blx	r3
 8013a8c:	e01d      	b.n	8013aca <pbuf_free+0xe2>
      } else
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
      {
        /* is this a pbuf from the pool? */
        if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF_POOL) {
 8013a8e:	7bfb      	ldrb	r3, [r7, #15]
 8013a90:	2b02      	cmp	r3, #2
 8013a92:	d104      	bne.n	8013a9e <pbuf_free+0xb6>
          memp_free(MEMP_PBUF_POOL, p);
 8013a94:	6879      	ldr	r1, [r7, #4]
 8013a96:	200c      	movs	r0, #12
 8013a98:	f7ff f902 	bl	8012ca0 <memp_free>
 8013a9c:	e015      	b.n	8013aca <pbuf_free+0xe2>
          /* is this a ROM or RAM referencing pbuf? */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF) {
 8013a9e:	7bfb      	ldrb	r3, [r7, #15]
 8013aa0:	2b01      	cmp	r3, #1
 8013aa2:	d104      	bne.n	8013aae <pbuf_free+0xc6>
          memp_free(MEMP_PBUF, p);
 8013aa4:	6879      	ldr	r1, [r7, #4]
 8013aa6:	200b      	movs	r0, #11
 8013aa8:	f7ff f8fa 	bl	8012ca0 <memp_free>
 8013aac:	e00d      	b.n	8013aca <pbuf_free+0xe2>
          /* type == PBUF_RAM */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) {
 8013aae:	7bfb      	ldrb	r3, [r7, #15]
 8013ab0:	2b00      	cmp	r3, #0
 8013ab2:	d103      	bne.n	8013abc <pbuf_free+0xd4>
          mem_free(p);
 8013ab4:	6878      	ldr	r0, [r7, #4]
 8013ab6:	f7fe fd3f 	bl	8012538 <mem_free>
 8013aba:	e006      	b.n	8013aca <pbuf_free+0xe2>
        } else {
          /* @todo: support freeing other types */
          LWIP_ASSERT("invalid pbuf type", 0);
 8013abc:	4b0b      	ldr	r3, [pc, #44]	@ (8013aec <pbuf_free+0x104>)
 8013abe:	f240 320f 	movw	r2, #783	@ 0x30f
 8013ac2:	490f      	ldr	r1, [pc, #60]	@ (8013b00 <pbuf_free+0x118>)
 8013ac4:	480b      	ldr	r0, [pc, #44]	@ (8013af4 <pbuf_free+0x10c>)
 8013ac6:	f00a fb21 	bl	801e10c <iprintf>
        }
      }
      count++;
 8013aca:	7ffb      	ldrb	r3, [r7, #31]
 8013acc:	3301      	adds	r3, #1
 8013ace:	77fb      	strb	r3, [r7, #31]
      /* proceed to next pbuf */
      p = q;
 8013ad0:	693b      	ldr	r3, [r7, #16]
 8013ad2:	607b      	str	r3, [r7, #4]
 8013ad4:	e001      	b.n	8013ada <pbuf_free+0xf2>
      /* p->ref > 0, this pbuf is still referenced to */
      /* (and so the remaining pbufs in chain as well) */
    } else {
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: %p has ref %"U16_F", ending here.\n", (void *)p, (u16_t)ref));
      /* stop walking through the chain */
      p = NULL;
 8013ad6:	2300      	movs	r3, #0
 8013ad8:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 8013ada:	687b      	ldr	r3, [r7, #4]
 8013adc:	2b00      	cmp	r3, #0
 8013ade:	d199      	bne.n	8013a14 <pbuf_free+0x2c>
    }
  }
  PERF_STOP("pbuf_free");
  /* return number of de-allocated pbufs */
  return count;
 8013ae0:	7ffb      	ldrb	r3, [r7, #31]
}
 8013ae2:	4618      	mov	r0, r3
 8013ae4:	3720      	adds	r7, #32
 8013ae6:	46bd      	mov	sp, r7
 8013ae8:	bd80      	pop	{r7, pc}
 8013aea:	bf00      	nop
 8013aec:	08020580 	.word	0x08020580
 8013af0:	080206e4 	.word	0x080206e4
 8013af4:	080205e0 	.word	0x080205e0
 8013af8:	08020710 	.word	0x08020710
 8013afc:	08020728 	.word	0x08020728
 8013b00:	0802074c 	.word	0x0802074c

08013b04 <pbuf_clen>:
 * @param p first pbuf of chain
 * @return the number of pbufs in a chain
 */
u16_t
pbuf_clen(const struct pbuf *p)
{
 8013b04:	b480      	push	{r7}
 8013b06:	b085      	sub	sp, #20
 8013b08:	af00      	add	r7, sp, #0
 8013b0a:	6078      	str	r0, [r7, #4]
  u16_t len;

  len = 0;
 8013b0c:	2300      	movs	r3, #0
 8013b0e:	81fb      	strh	r3, [r7, #14]
  while (p != NULL) {
 8013b10:	e005      	b.n	8013b1e <pbuf_clen+0x1a>
    ++len;
 8013b12:	89fb      	ldrh	r3, [r7, #14]
 8013b14:	3301      	adds	r3, #1
 8013b16:	81fb      	strh	r3, [r7, #14]
    p = p->next;
 8013b18:	687b      	ldr	r3, [r7, #4]
 8013b1a:	681b      	ldr	r3, [r3, #0]
 8013b1c:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 8013b1e:	687b      	ldr	r3, [r7, #4]
 8013b20:	2b00      	cmp	r3, #0
 8013b22:	d1f6      	bne.n	8013b12 <pbuf_clen+0xe>
  }
  return len;
 8013b24:	89fb      	ldrh	r3, [r7, #14]
}
 8013b26:	4618      	mov	r0, r3
 8013b28:	3714      	adds	r7, #20
 8013b2a:	46bd      	mov	sp, r7
 8013b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013b30:	4770      	bx	lr
	...

08013b34 <pbuf_ref>:
 * @param p pbuf to increase reference counter of
 *
 */
void
pbuf_ref(struct pbuf *p)
{
 8013b34:	b580      	push	{r7, lr}
 8013b36:	b084      	sub	sp, #16
 8013b38:	af00      	add	r7, sp, #0
 8013b3a:	6078      	str	r0, [r7, #4]
  /* pbuf given? */
  if (p != NULL) {
 8013b3c:	687b      	ldr	r3, [r7, #4]
 8013b3e:	2b00      	cmp	r3, #0
 8013b40:	d016      	beq.n	8013b70 <pbuf_ref+0x3c>
    SYS_ARCH_SET(p->ref, (LWIP_PBUF_REF_T)(p->ref + 1));
 8013b42:	f009 fb71 	bl	801d228 <sys_arch_protect>
 8013b46:	60f8      	str	r0, [r7, #12]
 8013b48:	687b      	ldr	r3, [r7, #4]
 8013b4a:	7b9b      	ldrb	r3, [r3, #14]
 8013b4c:	3301      	adds	r3, #1
 8013b4e:	b2da      	uxtb	r2, r3
 8013b50:	687b      	ldr	r3, [r7, #4]
 8013b52:	739a      	strb	r2, [r3, #14]
 8013b54:	68f8      	ldr	r0, [r7, #12]
 8013b56:	f009 fb75 	bl	801d244 <sys_arch_unprotect>
    LWIP_ASSERT("pbuf ref overflow", p->ref > 0);
 8013b5a:	687b      	ldr	r3, [r7, #4]
 8013b5c:	7b9b      	ldrb	r3, [r3, #14]
 8013b5e:	2b00      	cmp	r3, #0
 8013b60:	d106      	bne.n	8013b70 <pbuf_ref+0x3c>
 8013b62:	4b05      	ldr	r3, [pc, #20]	@ (8013b78 <pbuf_ref+0x44>)
 8013b64:	f240 3242 	movw	r2, #834	@ 0x342
 8013b68:	4904      	ldr	r1, [pc, #16]	@ (8013b7c <pbuf_ref+0x48>)
 8013b6a:	4805      	ldr	r0, [pc, #20]	@ (8013b80 <pbuf_ref+0x4c>)
 8013b6c:	f00a face 	bl	801e10c <iprintf>
  }
}
 8013b70:	bf00      	nop
 8013b72:	3710      	adds	r7, #16
 8013b74:	46bd      	mov	sp, r7
 8013b76:	bd80      	pop	{r7, pc}
 8013b78:	08020580 	.word	0x08020580
 8013b7c:	08020760 	.word	0x08020760
 8013b80:	080205e0 	.word	0x080205e0

08013b84 <pbuf_cat>:
 *
 * @see pbuf_chain()
 */
void
pbuf_cat(struct pbuf *h, struct pbuf *t)
{
 8013b84:	b580      	push	{r7, lr}
 8013b86:	b084      	sub	sp, #16
 8013b88:	af00      	add	r7, sp, #0
 8013b8a:	6078      	str	r0, [r7, #4]
 8013b8c:	6039      	str	r1, [r7, #0]
  struct pbuf *p;

  LWIP_ERROR("(h != NULL) && (t != NULL) (programmer violates API)",
 8013b8e:	687b      	ldr	r3, [r7, #4]
 8013b90:	2b00      	cmp	r3, #0
 8013b92:	d002      	beq.n	8013b9a <pbuf_cat+0x16>
 8013b94:	683b      	ldr	r3, [r7, #0]
 8013b96:	2b00      	cmp	r3, #0
 8013b98:	d107      	bne.n	8013baa <pbuf_cat+0x26>
 8013b9a:	4b20      	ldr	r3, [pc, #128]	@ (8013c1c <pbuf_cat+0x98>)
 8013b9c:	f240 3259 	movw	r2, #857	@ 0x359
 8013ba0:	491f      	ldr	r1, [pc, #124]	@ (8013c20 <pbuf_cat+0x9c>)
 8013ba2:	4820      	ldr	r0, [pc, #128]	@ (8013c24 <pbuf_cat+0xa0>)
 8013ba4:	f00a fab2 	bl	801e10c <iprintf>
 8013ba8:	e034      	b.n	8013c14 <pbuf_cat+0x90>
             ((h != NULL) && (t != NULL)), return;);

  /* proceed to last pbuf of chain */
  for (p = h; p->next != NULL; p = p->next) {
 8013baa:	687b      	ldr	r3, [r7, #4]
 8013bac:	60fb      	str	r3, [r7, #12]
 8013bae:	e00a      	b.n	8013bc6 <pbuf_cat+0x42>
    /* add total length of second chain to all totals of first chain */
    p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 8013bb0:	68fb      	ldr	r3, [r7, #12]
 8013bb2:	891a      	ldrh	r2, [r3, #8]
 8013bb4:	683b      	ldr	r3, [r7, #0]
 8013bb6:	891b      	ldrh	r3, [r3, #8]
 8013bb8:	4413      	add	r3, r2
 8013bba:	b29a      	uxth	r2, r3
 8013bbc:	68fb      	ldr	r3, [r7, #12]
 8013bbe:	811a      	strh	r2, [r3, #8]
  for (p = h; p->next != NULL; p = p->next) {
 8013bc0:	68fb      	ldr	r3, [r7, #12]
 8013bc2:	681b      	ldr	r3, [r3, #0]
 8013bc4:	60fb      	str	r3, [r7, #12]
 8013bc6:	68fb      	ldr	r3, [r7, #12]
 8013bc8:	681b      	ldr	r3, [r3, #0]
 8013bca:	2b00      	cmp	r3, #0
 8013bcc:	d1f0      	bne.n	8013bb0 <pbuf_cat+0x2c>
  }
  /* { p is last pbuf of first h chain, p->next == NULL } */
  LWIP_ASSERT("p->tot_len == p->len (of last pbuf in chain)", p->tot_len == p->len);
 8013bce:	68fb      	ldr	r3, [r7, #12]
 8013bd0:	891a      	ldrh	r2, [r3, #8]
 8013bd2:	68fb      	ldr	r3, [r7, #12]
 8013bd4:	895b      	ldrh	r3, [r3, #10]
 8013bd6:	429a      	cmp	r2, r3
 8013bd8:	d006      	beq.n	8013be8 <pbuf_cat+0x64>
 8013bda:	4b10      	ldr	r3, [pc, #64]	@ (8013c1c <pbuf_cat+0x98>)
 8013bdc:	f240 3262 	movw	r2, #866	@ 0x362
 8013be0:	4911      	ldr	r1, [pc, #68]	@ (8013c28 <pbuf_cat+0xa4>)
 8013be2:	4810      	ldr	r0, [pc, #64]	@ (8013c24 <pbuf_cat+0xa0>)
 8013be4:	f00a fa92 	bl	801e10c <iprintf>
  LWIP_ASSERT("p->next == NULL", p->next == NULL);
 8013be8:	68fb      	ldr	r3, [r7, #12]
 8013bea:	681b      	ldr	r3, [r3, #0]
 8013bec:	2b00      	cmp	r3, #0
 8013bee:	d006      	beq.n	8013bfe <pbuf_cat+0x7a>
 8013bf0:	4b0a      	ldr	r3, [pc, #40]	@ (8013c1c <pbuf_cat+0x98>)
 8013bf2:	f240 3263 	movw	r2, #867	@ 0x363
 8013bf6:	490d      	ldr	r1, [pc, #52]	@ (8013c2c <pbuf_cat+0xa8>)
 8013bf8:	480a      	ldr	r0, [pc, #40]	@ (8013c24 <pbuf_cat+0xa0>)
 8013bfa:	f00a fa87 	bl	801e10c <iprintf>
  /* add total length of second chain to last pbuf total of first chain */
  p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 8013bfe:	68fb      	ldr	r3, [r7, #12]
 8013c00:	891a      	ldrh	r2, [r3, #8]
 8013c02:	683b      	ldr	r3, [r7, #0]
 8013c04:	891b      	ldrh	r3, [r3, #8]
 8013c06:	4413      	add	r3, r2
 8013c08:	b29a      	uxth	r2, r3
 8013c0a:	68fb      	ldr	r3, [r7, #12]
 8013c0c:	811a      	strh	r2, [r3, #8]
  /* chain last pbuf of head (p) with first of tail (t) */
  p->next = t;
 8013c0e:	68fb      	ldr	r3, [r7, #12]
 8013c10:	683a      	ldr	r2, [r7, #0]
 8013c12:	601a      	str	r2, [r3, #0]
  /* p->next now references t, but the caller will drop its reference to t,
   * so netto there is no change to the reference count of t.
   */
}
 8013c14:	3710      	adds	r7, #16
 8013c16:	46bd      	mov	sp, r7
 8013c18:	bd80      	pop	{r7, pc}
 8013c1a:	bf00      	nop
 8013c1c:	08020580 	.word	0x08020580
 8013c20:	08020774 	.word	0x08020774
 8013c24:	080205e0 	.word	0x080205e0
 8013c28:	080207ac 	.word	0x080207ac
 8013c2c:	080207dc 	.word	0x080207dc

08013c30 <pbuf_copy>:
 *         ERR_ARG if one of the pbufs is NULL or p_to is not big
 *                 enough to hold p_from
 */
err_t
pbuf_copy(struct pbuf *p_to, const struct pbuf *p_from)
{
 8013c30:	b580      	push	{r7, lr}
 8013c32:	b086      	sub	sp, #24
 8013c34:	af00      	add	r7, sp, #0
 8013c36:	6078      	str	r0, [r7, #4]
 8013c38:	6039      	str	r1, [r7, #0]
  size_t offset_to = 0, offset_from = 0, len;
 8013c3a:	2300      	movs	r3, #0
 8013c3c:	617b      	str	r3, [r7, #20]
 8013c3e:	2300      	movs	r3, #0
 8013c40:	613b      	str	r3, [r7, #16]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy(%p, %p)\n",
              (const void *)p_to, (const void *)p_from));

  /* is the target big enough to hold the source? */
  LWIP_ERROR("pbuf_copy: target not big enough to hold source", ((p_to != NULL) &&
 8013c42:	687b      	ldr	r3, [r7, #4]
 8013c44:	2b00      	cmp	r3, #0
 8013c46:	d008      	beq.n	8013c5a <pbuf_copy+0x2a>
 8013c48:	683b      	ldr	r3, [r7, #0]
 8013c4a:	2b00      	cmp	r3, #0
 8013c4c:	d005      	beq.n	8013c5a <pbuf_copy+0x2a>
 8013c4e:	687b      	ldr	r3, [r7, #4]
 8013c50:	891a      	ldrh	r2, [r3, #8]
 8013c52:	683b      	ldr	r3, [r7, #0]
 8013c54:	891b      	ldrh	r3, [r3, #8]
 8013c56:	429a      	cmp	r2, r3
 8013c58:	d209      	bcs.n	8013c6e <pbuf_copy+0x3e>
 8013c5a:	4b57      	ldr	r3, [pc, #348]	@ (8013db8 <pbuf_copy+0x188>)
 8013c5c:	f240 32c9 	movw	r2, #969	@ 0x3c9
 8013c60:	4956      	ldr	r1, [pc, #344]	@ (8013dbc <pbuf_copy+0x18c>)
 8013c62:	4857      	ldr	r0, [pc, #348]	@ (8013dc0 <pbuf_copy+0x190>)
 8013c64:	f00a fa52 	bl	801e10c <iprintf>
 8013c68:	f06f 030f 	mvn.w	r3, #15
 8013c6c:	e09f      	b.n	8013dae <pbuf_copy+0x17e>
             (p_from != NULL) && (p_to->tot_len >= p_from->tot_len)), return ERR_ARG;);

  /* iterate through pbuf chain */
  do {
    /* copy one part of the original chain */
    if ((p_to->len - offset_to) >= (p_from->len - offset_from)) {
 8013c6e:	687b      	ldr	r3, [r7, #4]
 8013c70:	895b      	ldrh	r3, [r3, #10]
 8013c72:	461a      	mov	r2, r3
 8013c74:	697b      	ldr	r3, [r7, #20]
 8013c76:	1ad2      	subs	r2, r2, r3
 8013c78:	683b      	ldr	r3, [r7, #0]
 8013c7a:	895b      	ldrh	r3, [r3, #10]
 8013c7c:	4619      	mov	r1, r3
 8013c7e:	693b      	ldr	r3, [r7, #16]
 8013c80:	1acb      	subs	r3, r1, r3
 8013c82:	429a      	cmp	r2, r3
 8013c84:	d306      	bcc.n	8013c94 <pbuf_copy+0x64>
      /* complete current p_from fits into current p_to */
      len = p_from->len - offset_from;
 8013c86:	683b      	ldr	r3, [r7, #0]
 8013c88:	895b      	ldrh	r3, [r3, #10]
 8013c8a:	461a      	mov	r2, r3
 8013c8c:	693b      	ldr	r3, [r7, #16]
 8013c8e:	1ad3      	subs	r3, r2, r3
 8013c90:	60fb      	str	r3, [r7, #12]
 8013c92:	e005      	b.n	8013ca0 <pbuf_copy+0x70>
    } else {
      /* current p_from does not fit into current p_to */
      len = p_to->len - offset_to;
 8013c94:	687b      	ldr	r3, [r7, #4]
 8013c96:	895b      	ldrh	r3, [r3, #10]
 8013c98:	461a      	mov	r2, r3
 8013c9a:	697b      	ldr	r3, [r7, #20]
 8013c9c:	1ad3      	subs	r3, r2, r3
 8013c9e:	60fb      	str	r3, [r7, #12]
    }
    MEMCPY((u8_t *)p_to->payload + offset_to, (u8_t *)p_from->payload + offset_from, len);
 8013ca0:	687b      	ldr	r3, [r7, #4]
 8013ca2:	685a      	ldr	r2, [r3, #4]
 8013ca4:	697b      	ldr	r3, [r7, #20]
 8013ca6:	18d0      	adds	r0, r2, r3
 8013ca8:	683b      	ldr	r3, [r7, #0]
 8013caa:	685a      	ldr	r2, [r3, #4]
 8013cac:	693b      	ldr	r3, [r7, #16]
 8013cae:	4413      	add	r3, r2
 8013cb0:	68fa      	ldr	r2, [r7, #12]
 8013cb2:	4619      	mov	r1, r3
 8013cb4:	f00a fbc1 	bl	801e43a <memcpy>
    offset_to += len;
 8013cb8:	697a      	ldr	r2, [r7, #20]
 8013cba:	68fb      	ldr	r3, [r7, #12]
 8013cbc:	4413      	add	r3, r2
 8013cbe:	617b      	str	r3, [r7, #20]
    offset_from += len;
 8013cc0:	693a      	ldr	r2, [r7, #16]
 8013cc2:	68fb      	ldr	r3, [r7, #12]
 8013cc4:	4413      	add	r3, r2
 8013cc6:	613b      	str	r3, [r7, #16]
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 8013cc8:	687b      	ldr	r3, [r7, #4]
 8013cca:	895b      	ldrh	r3, [r3, #10]
 8013ccc:	461a      	mov	r2, r3
 8013cce:	697b      	ldr	r3, [r7, #20]
 8013cd0:	4293      	cmp	r3, r2
 8013cd2:	d906      	bls.n	8013ce2 <pbuf_copy+0xb2>
 8013cd4:	4b38      	ldr	r3, [pc, #224]	@ (8013db8 <pbuf_copy+0x188>)
 8013cd6:	f240 32d9 	movw	r2, #985	@ 0x3d9
 8013cda:	493a      	ldr	r1, [pc, #232]	@ (8013dc4 <pbuf_copy+0x194>)
 8013cdc:	4838      	ldr	r0, [pc, #224]	@ (8013dc0 <pbuf_copy+0x190>)
 8013cde:	f00a fa15 	bl	801e10c <iprintf>
    LWIP_ASSERT("offset_from <= p_from->len", offset_from <= p_from->len);
 8013ce2:	683b      	ldr	r3, [r7, #0]
 8013ce4:	895b      	ldrh	r3, [r3, #10]
 8013ce6:	461a      	mov	r2, r3
 8013ce8:	693b      	ldr	r3, [r7, #16]
 8013cea:	4293      	cmp	r3, r2
 8013cec:	d906      	bls.n	8013cfc <pbuf_copy+0xcc>
 8013cee:	4b32      	ldr	r3, [pc, #200]	@ (8013db8 <pbuf_copy+0x188>)
 8013cf0:	f240 32da 	movw	r2, #986	@ 0x3da
 8013cf4:	4934      	ldr	r1, [pc, #208]	@ (8013dc8 <pbuf_copy+0x198>)
 8013cf6:	4832      	ldr	r0, [pc, #200]	@ (8013dc0 <pbuf_copy+0x190>)
 8013cf8:	f00a fa08 	bl	801e10c <iprintf>
    if (offset_from >= p_from->len) {
 8013cfc:	683b      	ldr	r3, [r7, #0]
 8013cfe:	895b      	ldrh	r3, [r3, #10]
 8013d00:	461a      	mov	r2, r3
 8013d02:	693b      	ldr	r3, [r7, #16]
 8013d04:	4293      	cmp	r3, r2
 8013d06:	d304      	bcc.n	8013d12 <pbuf_copy+0xe2>
      /* on to next p_from (if any) */
      offset_from = 0;
 8013d08:	2300      	movs	r3, #0
 8013d0a:	613b      	str	r3, [r7, #16]
      p_from = p_from->next;
 8013d0c:	683b      	ldr	r3, [r7, #0]
 8013d0e:	681b      	ldr	r3, [r3, #0]
 8013d10:	603b      	str	r3, [r7, #0]
    }
    if (offset_to == p_to->len) {
 8013d12:	687b      	ldr	r3, [r7, #4]
 8013d14:	895b      	ldrh	r3, [r3, #10]
 8013d16:	461a      	mov	r2, r3
 8013d18:	697b      	ldr	r3, [r7, #20]
 8013d1a:	4293      	cmp	r3, r2
 8013d1c:	d114      	bne.n	8013d48 <pbuf_copy+0x118>
      /* on to next p_to (if any) */
      offset_to = 0;
 8013d1e:	2300      	movs	r3, #0
 8013d20:	617b      	str	r3, [r7, #20]
      p_to = p_to->next;
 8013d22:	687b      	ldr	r3, [r7, #4]
 8013d24:	681b      	ldr	r3, [r3, #0]
 8013d26:	607b      	str	r3, [r7, #4]
      LWIP_ERROR("p_to != NULL", (p_to != NULL) || (p_from == NULL), return ERR_ARG;);
 8013d28:	687b      	ldr	r3, [r7, #4]
 8013d2a:	2b00      	cmp	r3, #0
 8013d2c:	d10c      	bne.n	8013d48 <pbuf_copy+0x118>
 8013d2e:	683b      	ldr	r3, [r7, #0]
 8013d30:	2b00      	cmp	r3, #0
 8013d32:	d009      	beq.n	8013d48 <pbuf_copy+0x118>
 8013d34:	4b20      	ldr	r3, [pc, #128]	@ (8013db8 <pbuf_copy+0x188>)
 8013d36:	f44f 7279 	mov.w	r2, #996	@ 0x3e4
 8013d3a:	4924      	ldr	r1, [pc, #144]	@ (8013dcc <pbuf_copy+0x19c>)
 8013d3c:	4820      	ldr	r0, [pc, #128]	@ (8013dc0 <pbuf_copy+0x190>)
 8013d3e:	f00a f9e5 	bl	801e10c <iprintf>
 8013d42:	f06f 030f 	mvn.w	r3, #15
 8013d46:	e032      	b.n	8013dae <pbuf_copy+0x17e>
    }

    if ((p_from != NULL) && (p_from->len == p_from->tot_len)) {
 8013d48:	683b      	ldr	r3, [r7, #0]
 8013d4a:	2b00      	cmp	r3, #0
 8013d4c:	d013      	beq.n	8013d76 <pbuf_copy+0x146>
 8013d4e:	683b      	ldr	r3, [r7, #0]
 8013d50:	895a      	ldrh	r2, [r3, #10]
 8013d52:	683b      	ldr	r3, [r7, #0]
 8013d54:	891b      	ldrh	r3, [r3, #8]
 8013d56:	429a      	cmp	r2, r3
 8013d58:	d10d      	bne.n	8013d76 <pbuf_copy+0x146>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 8013d5a:	683b      	ldr	r3, [r7, #0]
 8013d5c:	681b      	ldr	r3, [r3, #0]
 8013d5e:	2b00      	cmp	r3, #0
 8013d60:	d009      	beq.n	8013d76 <pbuf_copy+0x146>
 8013d62:	4b15      	ldr	r3, [pc, #84]	@ (8013db8 <pbuf_copy+0x188>)
 8013d64:	f240 32e9 	movw	r2, #1001	@ 0x3e9
 8013d68:	4919      	ldr	r1, [pc, #100]	@ (8013dd0 <pbuf_copy+0x1a0>)
 8013d6a:	4815      	ldr	r0, [pc, #84]	@ (8013dc0 <pbuf_copy+0x190>)
 8013d6c:	f00a f9ce 	bl	801e10c <iprintf>
 8013d70:	f06f 0305 	mvn.w	r3, #5
 8013d74:	e01b      	b.n	8013dae <pbuf_copy+0x17e>
                 (p_from->next == NULL), return ERR_VAL;);
    }
    if ((p_to != NULL) && (p_to->len == p_to->tot_len)) {
 8013d76:	687b      	ldr	r3, [r7, #4]
 8013d78:	2b00      	cmp	r3, #0
 8013d7a:	d013      	beq.n	8013da4 <pbuf_copy+0x174>
 8013d7c:	687b      	ldr	r3, [r7, #4]
 8013d7e:	895a      	ldrh	r2, [r3, #10]
 8013d80:	687b      	ldr	r3, [r7, #4]
 8013d82:	891b      	ldrh	r3, [r3, #8]
 8013d84:	429a      	cmp	r2, r3
 8013d86:	d10d      	bne.n	8013da4 <pbuf_copy+0x174>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 8013d88:	687b      	ldr	r3, [r7, #4]
 8013d8a:	681b      	ldr	r3, [r3, #0]
 8013d8c:	2b00      	cmp	r3, #0
 8013d8e:	d009      	beq.n	8013da4 <pbuf_copy+0x174>
 8013d90:	4b09      	ldr	r3, [pc, #36]	@ (8013db8 <pbuf_copy+0x188>)
 8013d92:	f240 32ee 	movw	r2, #1006	@ 0x3ee
 8013d96:	490e      	ldr	r1, [pc, #56]	@ (8013dd0 <pbuf_copy+0x1a0>)
 8013d98:	4809      	ldr	r0, [pc, #36]	@ (8013dc0 <pbuf_copy+0x190>)
 8013d9a:	f00a f9b7 	bl	801e10c <iprintf>
 8013d9e:	f06f 0305 	mvn.w	r3, #5
 8013da2:	e004      	b.n	8013dae <pbuf_copy+0x17e>
                 (p_to->next == NULL), return ERR_VAL;);
    }
  } while (p_from);
 8013da4:	683b      	ldr	r3, [r7, #0]
 8013da6:	2b00      	cmp	r3, #0
 8013da8:	f47f af61 	bne.w	8013c6e <pbuf_copy+0x3e>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy: end of chain reached.\n"));
  return ERR_OK;
 8013dac:	2300      	movs	r3, #0
}
 8013dae:	4618      	mov	r0, r3
 8013db0:	3718      	adds	r7, #24
 8013db2:	46bd      	mov	sp, r7
 8013db4:	bd80      	pop	{r7, pc}
 8013db6:	bf00      	nop
 8013db8:	08020580 	.word	0x08020580
 8013dbc:	08020828 	.word	0x08020828
 8013dc0:	080205e0 	.word	0x080205e0
 8013dc4:	08020858 	.word	0x08020858
 8013dc8:	08020870 	.word	0x08020870
 8013dcc:	0802088c 	.word	0x0802088c
 8013dd0:	0802089c 	.word	0x0802089c

08013dd4 <pbuf_copy_partial>:
 * @param offset offset into the packet buffer from where to begin copying len bytes
 * @return the number of bytes copied, or 0 on failure
 */
u16_t
pbuf_copy_partial(const struct pbuf *buf, void *dataptr, u16_t len, u16_t offset)
{
 8013dd4:	b580      	push	{r7, lr}
 8013dd6:	b088      	sub	sp, #32
 8013dd8:	af00      	add	r7, sp, #0
 8013dda:	60f8      	str	r0, [r7, #12]
 8013ddc:	60b9      	str	r1, [r7, #8]
 8013dde:	4611      	mov	r1, r2
 8013de0:	461a      	mov	r2, r3
 8013de2:	460b      	mov	r3, r1
 8013de4:	80fb      	strh	r3, [r7, #6]
 8013de6:	4613      	mov	r3, r2
 8013de8:	80bb      	strh	r3, [r7, #4]
  const struct pbuf *p;
  u16_t left = 0;
 8013dea:	2300      	movs	r3, #0
 8013dec:	837b      	strh	r3, [r7, #26]
  u16_t buf_copy_len;
  u16_t copied_total = 0;
 8013dee:	2300      	movs	r3, #0
 8013df0:	82fb      	strh	r3, [r7, #22]

  LWIP_ERROR("pbuf_copy_partial: invalid buf", (buf != NULL), return 0;);
 8013df2:	68fb      	ldr	r3, [r7, #12]
 8013df4:	2b00      	cmp	r3, #0
 8013df6:	d108      	bne.n	8013e0a <pbuf_copy_partial+0x36>
 8013df8:	4b2b      	ldr	r3, [pc, #172]	@ (8013ea8 <pbuf_copy_partial+0xd4>)
 8013dfa:	f240 420a 	movw	r2, #1034	@ 0x40a
 8013dfe:	492b      	ldr	r1, [pc, #172]	@ (8013eac <pbuf_copy_partial+0xd8>)
 8013e00:	482b      	ldr	r0, [pc, #172]	@ (8013eb0 <pbuf_copy_partial+0xdc>)
 8013e02:	f00a f983 	bl	801e10c <iprintf>
 8013e06:	2300      	movs	r3, #0
 8013e08:	e04a      	b.n	8013ea0 <pbuf_copy_partial+0xcc>
  LWIP_ERROR("pbuf_copy_partial: invalid dataptr", (dataptr != NULL), return 0;);
 8013e0a:	68bb      	ldr	r3, [r7, #8]
 8013e0c:	2b00      	cmp	r3, #0
 8013e0e:	d108      	bne.n	8013e22 <pbuf_copy_partial+0x4e>
 8013e10:	4b25      	ldr	r3, [pc, #148]	@ (8013ea8 <pbuf_copy_partial+0xd4>)
 8013e12:	f240 420b 	movw	r2, #1035	@ 0x40b
 8013e16:	4927      	ldr	r1, [pc, #156]	@ (8013eb4 <pbuf_copy_partial+0xe0>)
 8013e18:	4825      	ldr	r0, [pc, #148]	@ (8013eb0 <pbuf_copy_partial+0xdc>)
 8013e1a:	f00a f977 	bl	801e10c <iprintf>
 8013e1e:	2300      	movs	r3, #0
 8013e20:	e03e      	b.n	8013ea0 <pbuf_copy_partial+0xcc>

  /* Note some systems use byte copy if dataptr or one of the pbuf payload pointers are unaligned. */
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 8013e22:	68fb      	ldr	r3, [r7, #12]
 8013e24:	61fb      	str	r3, [r7, #28]
 8013e26:	e034      	b.n	8013e92 <pbuf_copy_partial+0xbe>
    if ((offset != 0) && (offset >= p->len)) {
 8013e28:	88bb      	ldrh	r3, [r7, #4]
 8013e2a:	2b00      	cmp	r3, #0
 8013e2c:	d00a      	beq.n	8013e44 <pbuf_copy_partial+0x70>
 8013e2e:	69fb      	ldr	r3, [r7, #28]
 8013e30:	895b      	ldrh	r3, [r3, #10]
 8013e32:	88ba      	ldrh	r2, [r7, #4]
 8013e34:	429a      	cmp	r2, r3
 8013e36:	d305      	bcc.n	8013e44 <pbuf_copy_partial+0x70>
      /* don't copy from this buffer -> on to the next */
      offset = (u16_t)(offset - p->len);
 8013e38:	69fb      	ldr	r3, [r7, #28]
 8013e3a:	895b      	ldrh	r3, [r3, #10]
 8013e3c:	88ba      	ldrh	r2, [r7, #4]
 8013e3e:	1ad3      	subs	r3, r2, r3
 8013e40:	80bb      	strh	r3, [r7, #4]
 8013e42:	e023      	b.n	8013e8c <pbuf_copy_partial+0xb8>
    } else {
      /* copy from this buffer. maybe only partially. */
      buf_copy_len = (u16_t)(p->len - offset);
 8013e44:	69fb      	ldr	r3, [r7, #28]
 8013e46:	895a      	ldrh	r2, [r3, #10]
 8013e48:	88bb      	ldrh	r3, [r7, #4]
 8013e4a:	1ad3      	subs	r3, r2, r3
 8013e4c:	833b      	strh	r3, [r7, #24]
      if (buf_copy_len > len) {
 8013e4e:	8b3a      	ldrh	r2, [r7, #24]
 8013e50:	88fb      	ldrh	r3, [r7, #6]
 8013e52:	429a      	cmp	r2, r3
 8013e54:	d901      	bls.n	8013e5a <pbuf_copy_partial+0x86>
        buf_copy_len = len;
 8013e56:	88fb      	ldrh	r3, [r7, #6]
 8013e58:	833b      	strh	r3, [r7, #24]
      }
      /* copy the necessary parts of the buffer */
      MEMCPY(&((char *)dataptr)[left], &((char *)p->payload)[offset], buf_copy_len);
 8013e5a:	8b7b      	ldrh	r3, [r7, #26]
 8013e5c:	68ba      	ldr	r2, [r7, #8]
 8013e5e:	18d0      	adds	r0, r2, r3
 8013e60:	69fb      	ldr	r3, [r7, #28]
 8013e62:	685a      	ldr	r2, [r3, #4]
 8013e64:	88bb      	ldrh	r3, [r7, #4]
 8013e66:	4413      	add	r3, r2
 8013e68:	8b3a      	ldrh	r2, [r7, #24]
 8013e6a:	4619      	mov	r1, r3
 8013e6c:	f00a fae5 	bl	801e43a <memcpy>
      copied_total = (u16_t)(copied_total + buf_copy_len);
 8013e70:	8afa      	ldrh	r2, [r7, #22]
 8013e72:	8b3b      	ldrh	r3, [r7, #24]
 8013e74:	4413      	add	r3, r2
 8013e76:	82fb      	strh	r3, [r7, #22]
      left = (u16_t)(left + buf_copy_len);
 8013e78:	8b7a      	ldrh	r2, [r7, #26]
 8013e7a:	8b3b      	ldrh	r3, [r7, #24]
 8013e7c:	4413      	add	r3, r2
 8013e7e:	837b      	strh	r3, [r7, #26]
      len = (u16_t)(len - buf_copy_len);
 8013e80:	88fa      	ldrh	r2, [r7, #6]
 8013e82:	8b3b      	ldrh	r3, [r7, #24]
 8013e84:	1ad3      	subs	r3, r2, r3
 8013e86:	80fb      	strh	r3, [r7, #6]
      offset = 0;
 8013e88:	2300      	movs	r3, #0
 8013e8a:	80bb      	strh	r3, [r7, #4]
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 8013e8c:	69fb      	ldr	r3, [r7, #28]
 8013e8e:	681b      	ldr	r3, [r3, #0]
 8013e90:	61fb      	str	r3, [r7, #28]
 8013e92:	88fb      	ldrh	r3, [r7, #6]
 8013e94:	2b00      	cmp	r3, #0
 8013e96:	d002      	beq.n	8013e9e <pbuf_copy_partial+0xca>
 8013e98:	69fb      	ldr	r3, [r7, #28]
 8013e9a:	2b00      	cmp	r3, #0
 8013e9c:	d1c4      	bne.n	8013e28 <pbuf_copy_partial+0x54>
    }
  }
  return copied_total;
 8013e9e:	8afb      	ldrh	r3, [r7, #22]
}
 8013ea0:	4618      	mov	r0, r3
 8013ea2:	3720      	adds	r7, #32
 8013ea4:	46bd      	mov	sp, r7
 8013ea6:	bd80      	pop	{r7, pc}
 8013ea8:	08020580 	.word	0x08020580
 8013eac:	080208c8 	.word	0x080208c8
 8013eb0:	080205e0 	.word	0x080205e0
 8013eb4:	080208e8 	.word	0x080208e8

08013eb8 <pbuf_clone>:
 *
 * @return a new pbuf or NULL if allocation fails
 */
struct pbuf *
pbuf_clone(pbuf_layer layer, pbuf_type type, struct pbuf *p)
{
 8013eb8:	b580      	push	{r7, lr}
 8013eba:	b084      	sub	sp, #16
 8013ebc:	af00      	add	r7, sp, #0
 8013ebe:	4603      	mov	r3, r0
 8013ec0:	603a      	str	r2, [r7, #0]
 8013ec2:	71fb      	strb	r3, [r7, #7]
 8013ec4:	460b      	mov	r3, r1
 8013ec6:	80bb      	strh	r3, [r7, #4]
  struct pbuf *q;
  err_t err;
  q = pbuf_alloc(layer, p->tot_len, type);
 8013ec8:	683b      	ldr	r3, [r7, #0]
 8013eca:	8919      	ldrh	r1, [r3, #8]
 8013ecc:	88ba      	ldrh	r2, [r7, #4]
 8013ece:	79fb      	ldrb	r3, [r7, #7]
 8013ed0:	4618      	mov	r0, r3
 8013ed2:	f7ff faa5 	bl	8013420 <pbuf_alloc>
 8013ed6:	60f8      	str	r0, [r7, #12]
  if (q == NULL) {
 8013ed8:	68fb      	ldr	r3, [r7, #12]
 8013eda:	2b00      	cmp	r3, #0
 8013edc:	d101      	bne.n	8013ee2 <pbuf_clone+0x2a>
    return NULL;
 8013ede:	2300      	movs	r3, #0
 8013ee0:	e011      	b.n	8013f06 <pbuf_clone+0x4e>
  }
  err = pbuf_copy(q, p);
 8013ee2:	6839      	ldr	r1, [r7, #0]
 8013ee4:	68f8      	ldr	r0, [r7, #12]
 8013ee6:	f7ff fea3 	bl	8013c30 <pbuf_copy>
 8013eea:	4603      	mov	r3, r0
 8013eec:	72fb      	strb	r3, [r7, #11]
  LWIP_UNUSED_ARG(err); /* in case of LWIP_NOASSERT */
  LWIP_ASSERT("pbuf_copy failed", err == ERR_OK);
 8013eee:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8013ef2:	2b00      	cmp	r3, #0
 8013ef4:	d006      	beq.n	8013f04 <pbuf_clone+0x4c>
 8013ef6:	4b06      	ldr	r3, [pc, #24]	@ (8013f10 <pbuf_clone+0x58>)
 8013ef8:	f240 5224 	movw	r2, #1316	@ 0x524
 8013efc:	4905      	ldr	r1, [pc, #20]	@ (8013f14 <pbuf_clone+0x5c>)
 8013efe:	4806      	ldr	r0, [pc, #24]	@ (8013f18 <pbuf_clone+0x60>)
 8013f00:	f00a f904 	bl	801e10c <iprintf>
  return q;
 8013f04:	68fb      	ldr	r3, [r7, #12]
}
 8013f06:	4618      	mov	r0, r3
 8013f08:	3710      	adds	r7, #16
 8013f0a:	46bd      	mov	sp, r7
 8013f0c:	bd80      	pop	{r7, pc}
 8013f0e:	bf00      	nop
 8013f10:	08020580 	.word	0x08020580
 8013f14:	080209f4 	.word	0x080209f4
 8013f18:	080205e0 	.word	0x080205e0

08013f1c <tcp_init>:
/**
 * Initialize this module.
 */
void
tcp_init(void)
{
 8013f1c:	b580      	push	{r7, lr}
 8013f1e:	af00      	add	r7, sp, #0
#ifdef LWIP_RAND
  tcp_port = TCP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 8013f20:	f009 fff4 	bl	801df0c <rand>
 8013f24:	4603      	mov	r3, r0
 8013f26:	b29b      	uxth	r3, r3
 8013f28:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8013f2c:	b29b      	uxth	r3, r3
 8013f2e:	f5a3 4380 	sub.w	r3, r3, #16384	@ 0x4000
 8013f32:	b29a      	uxth	r2, r3
 8013f34:	4b01      	ldr	r3, [pc, #4]	@ (8013f3c <tcp_init+0x20>)
 8013f36:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_RAND */
}
 8013f38:	bf00      	nop
 8013f3a:	bd80      	pop	{r7, pc}
 8013f3c:	200000b8 	.word	0x200000b8

08013f40 <tcp_free>:

/** Free a tcp pcb */
void
tcp_free(struct tcp_pcb *pcb)
{
 8013f40:	b580      	push	{r7, lr}
 8013f42:	b082      	sub	sp, #8
 8013f44:	af00      	add	r7, sp, #0
 8013f46:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 8013f48:	687b      	ldr	r3, [r7, #4]
 8013f4a:	7d1b      	ldrb	r3, [r3, #20]
 8013f4c:	2b01      	cmp	r3, #1
 8013f4e:	d105      	bne.n	8013f5c <tcp_free+0x1c>
 8013f50:	4b06      	ldr	r3, [pc, #24]	@ (8013f6c <tcp_free+0x2c>)
 8013f52:	22d4      	movs	r2, #212	@ 0xd4
 8013f54:	4906      	ldr	r1, [pc, #24]	@ (8013f70 <tcp_free+0x30>)
 8013f56:	4807      	ldr	r0, [pc, #28]	@ (8013f74 <tcp_free+0x34>)
 8013f58:	f00a f8d8 	bl	801e10c <iprintf>
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  tcp_ext_arg_invoke_callbacks_destroyed(pcb->ext_args);
#endif
  memp_free(MEMP_TCP_PCB, pcb);
 8013f5c:	6879      	ldr	r1, [r7, #4]
 8013f5e:	2001      	movs	r0, #1
 8013f60:	f7fe fe9e 	bl	8012ca0 <memp_free>
}
 8013f64:	bf00      	nop
 8013f66:	3708      	adds	r7, #8
 8013f68:	46bd      	mov	sp, r7
 8013f6a:	bd80      	pop	{r7, pc}
 8013f6c:	08020a80 	.word	0x08020a80
 8013f70:	08020ab0 	.word	0x08020ab0
 8013f74:	08020ac4 	.word	0x08020ac4

08013f78 <tcp_free_listen>:

/** Free a tcp listen pcb */
static void
tcp_free_listen(struct tcp_pcb *pcb)
{
 8013f78:	b580      	push	{r7, lr}
 8013f7a:	b082      	sub	sp, #8
 8013f7c:	af00      	add	r7, sp, #0
 8013f7e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_free_listen: !LISTEN", pcb->state != LISTEN);
 8013f80:	687b      	ldr	r3, [r7, #4]
 8013f82:	7d1b      	ldrb	r3, [r3, #20]
 8013f84:	2b01      	cmp	r3, #1
 8013f86:	d105      	bne.n	8013f94 <tcp_free_listen+0x1c>
 8013f88:	4b06      	ldr	r3, [pc, #24]	@ (8013fa4 <tcp_free_listen+0x2c>)
 8013f8a:	22df      	movs	r2, #223	@ 0xdf
 8013f8c:	4906      	ldr	r1, [pc, #24]	@ (8013fa8 <tcp_free_listen+0x30>)
 8013f8e:	4807      	ldr	r0, [pc, #28]	@ (8013fac <tcp_free_listen+0x34>)
 8013f90:	f00a f8bc 	bl	801e10c <iprintf>
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  tcp_ext_arg_invoke_callbacks_destroyed(pcb->ext_args);
#endif
  memp_free(MEMP_TCP_PCB_LISTEN, pcb);
 8013f94:	6879      	ldr	r1, [r7, #4]
 8013f96:	2002      	movs	r0, #2
 8013f98:	f7fe fe82 	bl	8012ca0 <memp_free>
}
 8013f9c:	bf00      	nop
 8013f9e:	3708      	adds	r7, #8
 8013fa0:	46bd      	mov	sp, r7
 8013fa2:	bd80      	pop	{r7, pc}
 8013fa4:	08020a80 	.word	0x08020a80
 8013fa8:	08020aec 	.word	0x08020aec
 8013fac:	08020ac4 	.word	0x08020ac4

08013fb0 <tcp_tmr>:
/**
 * Called periodically to dispatch TCP timers.
 */
void
tcp_tmr(void)
{
 8013fb0:	b580      	push	{r7, lr}
 8013fb2:	af00      	add	r7, sp, #0
  /* Call tcp_fasttmr() every 250 ms */
  tcp_fasttmr();
 8013fb4:	f001 f8a8 	bl	8015108 <tcp_fasttmr>

  if (++tcp_timer & 1) {
 8013fb8:	4b07      	ldr	r3, [pc, #28]	@ (8013fd8 <tcp_tmr+0x28>)
 8013fba:	781b      	ldrb	r3, [r3, #0]
 8013fbc:	3301      	adds	r3, #1
 8013fbe:	b2da      	uxtb	r2, r3
 8013fc0:	4b05      	ldr	r3, [pc, #20]	@ (8013fd8 <tcp_tmr+0x28>)
 8013fc2:	701a      	strb	r2, [r3, #0]
 8013fc4:	4b04      	ldr	r3, [pc, #16]	@ (8013fd8 <tcp_tmr+0x28>)
 8013fc6:	781b      	ldrb	r3, [r3, #0]
 8013fc8:	f003 0301 	and.w	r3, r3, #1
 8013fcc:	2b00      	cmp	r3, #0
 8013fce:	d001      	beq.n	8013fd4 <tcp_tmr+0x24>
    /* Call tcp_slowtmr() every 500 ms, i.e., every other timer
       tcp_tmr() is called. */
    tcp_slowtmr();
 8013fd0:	f000 fd58 	bl	8014a84 <tcp_slowtmr>
  }
}
 8013fd4:	bf00      	nop
 8013fd6:	bd80      	pop	{r7, pc}
 8013fd8:	2000e505 	.word	0x2000e505

08013fdc <tcp_remove_listener>:
/** Called when a listen pcb is closed. Iterates one pcb list and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_remove_listener(struct tcp_pcb *list, struct tcp_pcb_listen *lpcb)
{
 8013fdc:	b580      	push	{r7, lr}
 8013fde:	b084      	sub	sp, #16
 8013fe0:	af00      	add	r7, sp, #0
 8013fe2:	6078      	str	r0, [r7, #4]
 8013fe4:	6039      	str	r1, [r7, #0]
  struct tcp_pcb *pcb;

  LWIP_ASSERT("tcp_remove_listener: invalid listener", lpcb != NULL);
 8013fe6:	683b      	ldr	r3, [r7, #0]
 8013fe8:	2b00      	cmp	r3, #0
 8013fea:	d105      	bne.n	8013ff8 <tcp_remove_listener+0x1c>
 8013fec:	4b0d      	ldr	r3, [pc, #52]	@ (8014024 <tcp_remove_listener+0x48>)
 8013fee:	22ff      	movs	r2, #255	@ 0xff
 8013ff0:	490d      	ldr	r1, [pc, #52]	@ (8014028 <tcp_remove_listener+0x4c>)
 8013ff2:	480e      	ldr	r0, [pc, #56]	@ (801402c <tcp_remove_listener+0x50>)
 8013ff4:	f00a f88a 	bl	801e10c <iprintf>

  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 8013ff8:	687b      	ldr	r3, [r7, #4]
 8013ffa:	60fb      	str	r3, [r7, #12]
 8013ffc:	e00a      	b.n	8014014 <tcp_remove_listener+0x38>
    if (pcb->listener == lpcb) {
 8013ffe:	68fb      	ldr	r3, [r7, #12]
 8014000:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8014002:	683a      	ldr	r2, [r7, #0]
 8014004:	429a      	cmp	r2, r3
 8014006:	d102      	bne.n	801400e <tcp_remove_listener+0x32>
      pcb->listener = NULL;
 8014008:	68fb      	ldr	r3, [r7, #12]
 801400a:	2200      	movs	r2, #0
 801400c:	67da      	str	r2, [r3, #124]	@ 0x7c
  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 801400e:	68fb      	ldr	r3, [r7, #12]
 8014010:	68db      	ldr	r3, [r3, #12]
 8014012:	60fb      	str	r3, [r7, #12]
 8014014:	68fb      	ldr	r3, [r7, #12]
 8014016:	2b00      	cmp	r3, #0
 8014018:	d1f1      	bne.n	8013ffe <tcp_remove_listener+0x22>
    }
  }
}
 801401a:	bf00      	nop
 801401c:	bf00      	nop
 801401e:	3710      	adds	r7, #16
 8014020:	46bd      	mov	sp, r7
 8014022:	bd80      	pop	{r7, pc}
 8014024:	08020a80 	.word	0x08020a80
 8014028:	08020b08 	.word	0x08020b08
 801402c:	08020ac4 	.word	0x08020ac4

08014030 <tcp_listen_closed>:
/** Called when a listen pcb is closed. Iterates all pcb lists and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_listen_closed(struct tcp_pcb *pcb)
{
 8014030:	b580      	push	{r7, lr}
 8014032:	b084      	sub	sp, #16
 8014034:	af00      	add	r7, sp, #0
 8014036:	6078      	str	r0, [r7, #4]
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
  size_t i;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 8014038:	687b      	ldr	r3, [r7, #4]
 801403a:	2b00      	cmp	r3, #0
 801403c:	d106      	bne.n	801404c <tcp_listen_closed+0x1c>
 801403e:	4b14      	ldr	r3, [pc, #80]	@ (8014090 <tcp_listen_closed+0x60>)
 8014040:	f240 1211 	movw	r2, #273	@ 0x111
 8014044:	4913      	ldr	r1, [pc, #76]	@ (8014094 <tcp_listen_closed+0x64>)
 8014046:	4814      	ldr	r0, [pc, #80]	@ (8014098 <tcp_listen_closed+0x68>)
 8014048:	f00a f860 	bl	801e10c <iprintf>
  LWIP_ASSERT("pcb->state == LISTEN", pcb->state == LISTEN);
 801404c:	687b      	ldr	r3, [r7, #4]
 801404e:	7d1b      	ldrb	r3, [r3, #20]
 8014050:	2b01      	cmp	r3, #1
 8014052:	d006      	beq.n	8014062 <tcp_listen_closed+0x32>
 8014054:	4b0e      	ldr	r3, [pc, #56]	@ (8014090 <tcp_listen_closed+0x60>)
 8014056:	f44f 7289 	mov.w	r2, #274	@ 0x112
 801405a:	4910      	ldr	r1, [pc, #64]	@ (801409c <tcp_listen_closed+0x6c>)
 801405c:	480e      	ldr	r0, [pc, #56]	@ (8014098 <tcp_listen_closed+0x68>)
 801405e:	f00a f855 	bl	801e10c <iprintf>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 8014062:	2301      	movs	r3, #1
 8014064:	60fb      	str	r3, [r7, #12]
 8014066:	e00b      	b.n	8014080 <tcp_listen_closed+0x50>
    tcp_remove_listener(*tcp_pcb_lists[i], (struct tcp_pcb_listen *)pcb);
 8014068:	4a0d      	ldr	r2, [pc, #52]	@ (80140a0 <tcp_listen_closed+0x70>)
 801406a:	68fb      	ldr	r3, [r7, #12]
 801406c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8014070:	681b      	ldr	r3, [r3, #0]
 8014072:	6879      	ldr	r1, [r7, #4]
 8014074:	4618      	mov	r0, r3
 8014076:	f7ff ffb1 	bl	8013fdc <tcp_remove_listener>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 801407a:	68fb      	ldr	r3, [r7, #12]
 801407c:	3301      	adds	r3, #1
 801407e:	60fb      	str	r3, [r7, #12]
 8014080:	68fb      	ldr	r3, [r7, #12]
 8014082:	2b03      	cmp	r3, #3
 8014084:	d9f0      	bls.n	8014068 <tcp_listen_closed+0x38>
  }
#endif
  LWIP_UNUSED_ARG(pcb);
}
 8014086:	bf00      	nop
 8014088:	bf00      	nop
 801408a:	3710      	adds	r7, #16
 801408c:	46bd      	mov	sp, r7
 801408e:	bd80      	pop	{r7, pc}
 8014090:	08020a80 	.word	0x08020a80
 8014094:	08020b30 	.word	0x08020b30
 8014098:	08020ac4 	.word	0x08020ac4
 801409c:	08020b3c 	.word	0x08020b3c
 80140a0:	08034b30 	.word	0x08034b30

080140a4 <tcp_close_shutdown>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
static err_t
tcp_close_shutdown(struct tcp_pcb *pcb, u8_t rst_on_unacked_data)
{
 80140a4:	b5b0      	push	{r4, r5, r7, lr}
 80140a6:	b088      	sub	sp, #32
 80140a8:	af04      	add	r7, sp, #16
 80140aa:	6078      	str	r0, [r7, #4]
 80140ac:	460b      	mov	r3, r1
 80140ae:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT("tcp_close_shutdown: invalid pcb", pcb != NULL);
 80140b0:	687b      	ldr	r3, [r7, #4]
 80140b2:	2b00      	cmp	r3, #0
 80140b4:	d106      	bne.n	80140c4 <tcp_close_shutdown+0x20>
 80140b6:	4b63      	ldr	r3, [pc, #396]	@ (8014244 <tcp_close_shutdown+0x1a0>)
 80140b8:	f44f 72af 	mov.w	r2, #350	@ 0x15e
 80140bc:	4962      	ldr	r1, [pc, #392]	@ (8014248 <tcp_close_shutdown+0x1a4>)
 80140be:	4863      	ldr	r0, [pc, #396]	@ (801424c <tcp_close_shutdown+0x1a8>)
 80140c0:	f00a f824 	bl	801e10c <iprintf>

  if (rst_on_unacked_data && ((pcb->state == ESTABLISHED) || (pcb->state == CLOSE_WAIT))) {
 80140c4:	78fb      	ldrb	r3, [r7, #3]
 80140c6:	2b00      	cmp	r3, #0
 80140c8:	d066      	beq.n	8014198 <tcp_close_shutdown+0xf4>
 80140ca:	687b      	ldr	r3, [r7, #4]
 80140cc:	7d1b      	ldrb	r3, [r3, #20]
 80140ce:	2b04      	cmp	r3, #4
 80140d0:	d003      	beq.n	80140da <tcp_close_shutdown+0x36>
 80140d2:	687b      	ldr	r3, [r7, #4]
 80140d4:	7d1b      	ldrb	r3, [r3, #20]
 80140d6:	2b07      	cmp	r3, #7
 80140d8:	d15e      	bne.n	8014198 <tcp_close_shutdown+0xf4>
    if ((pcb->refused_data != NULL) || (pcb->rcv_wnd != TCP_WND_MAX(pcb))) {
 80140da:	687b      	ldr	r3, [r7, #4]
 80140dc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80140de:	2b00      	cmp	r3, #0
 80140e0:	d104      	bne.n	80140ec <tcp_close_shutdown+0x48>
 80140e2:	687b      	ldr	r3, [r7, #4]
 80140e4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80140e6:	f5b3 6f06 	cmp.w	r3, #2144	@ 0x860
 80140ea:	d055      	beq.n	8014198 <tcp_close_shutdown+0xf4>
      /* Not all data received by application, send RST to tell the remote
         side about this. */
      LWIP_ASSERT("pcb->flags & TF_RXCLOSED", pcb->flags & TF_RXCLOSED);
 80140ec:	687b      	ldr	r3, [r7, #4]
 80140ee:	8b5b      	ldrh	r3, [r3, #26]
 80140f0:	f003 0310 	and.w	r3, r3, #16
 80140f4:	2b00      	cmp	r3, #0
 80140f6:	d106      	bne.n	8014106 <tcp_close_shutdown+0x62>
 80140f8:	4b52      	ldr	r3, [pc, #328]	@ (8014244 <tcp_close_shutdown+0x1a0>)
 80140fa:	f44f 72b2 	mov.w	r2, #356	@ 0x164
 80140fe:	4954      	ldr	r1, [pc, #336]	@ (8014250 <tcp_close_shutdown+0x1ac>)
 8014100:	4852      	ldr	r0, [pc, #328]	@ (801424c <tcp_close_shutdown+0x1a8>)
 8014102:	f00a f803 	bl	801e10c <iprintf>

      /* don't call tcp_abort here: we must not deallocate the pcb since
         that might not be expected when calling tcp_close */
      tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 8014106:	687b      	ldr	r3, [r7, #4]
 8014108:	6d18      	ldr	r0, [r3, #80]	@ 0x50
 801410a:	687b      	ldr	r3, [r7, #4]
 801410c:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 801410e:	687d      	ldr	r5, [r7, #4]
 8014110:	687b      	ldr	r3, [r7, #4]
 8014112:	3304      	adds	r3, #4
 8014114:	687a      	ldr	r2, [r7, #4]
 8014116:	8ad2      	ldrh	r2, [r2, #22]
 8014118:	6879      	ldr	r1, [r7, #4]
 801411a:	8b09      	ldrh	r1, [r1, #24]
 801411c:	9102      	str	r1, [sp, #8]
 801411e:	9201      	str	r2, [sp, #4]
 8014120:	9300      	str	r3, [sp, #0]
 8014122:	462b      	mov	r3, r5
 8014124:	4622      	mov	r2, r4
 8014126:	4601      	mov	r1, r0
 8014128:	6878      	ldr	r0, [r7, #4]
 801412a:	f005 fdb7 	bl	8019c9c <tcp_rst>
              pcb->local_port, pcb->remote_port);

      tcp_pcb_purge(pcb);
 801412e:	6878      	ldr	r0, [r7, #4]
 8014130:	f001 fb9a 	bl	8015868 <tcp_pcb_purge>
      TCP_RMV_ACTIVE(pcb);
 8014134:	4b47      	ldr	r3, [pc, #284]	@ (8014254 <tcp_close_shutdown+0x1b0>)
 8014136:	681b      	ldr	r3, [r3, #0]
 8014138:	687a      	ldr	r2, [r7, #4]
 801413a:	429a      	cmp	r2, r3
 801413c:	d105      	bne.n	801414a <tcp_close_shutdown+0xa6>
 801413e:	4b45      	ldr	r3, [pc, #276]	@ (8014254 <tcp_close_shutdown+0x1b0>)
 8014140:	681b      	ldr	r3, [r3, #0]
 8014142:	68db      	ldr	r3, [r3, #12]
 8014144:	4a43      	ldr	r2, [pc, #268]	@ (8014254 <tcp_close_shutdown+0x1b0>)
 8014146:	6013      	str	r3, [r2, #0]
 8014148:	e013      	b.n	8014172 <tcp_close_shutdown+0xce>
 801414a:	4b42      	ldr	r3, [pc, #264]	@ (8014254 <tcp_close_shutdown+0x1b0>)
 801414c:	681b      	ldr	r3, [r3, #0]
 801414e:	60fb      	str	r3, [r7, #12]
 8014150:	e00c      	b.n	801416c <tcp_close_shutdown+0xc8>
 8014152:	68fb      	ldr	r3, [r7, #12]
 8014154:	68db      	ldr	r3, [r3, #12]
 8014156:	687a      	ldr	r2, [r7, #4]
 8014158:	429a      	cmp	r2, r3
 801415a:	d104      	bne.n	8014166 <tcp_close_shutdown+0xc2>
 801415c:	687b      	ldr	r3, [r7, #4]
 801415e:	68da      	ldr	r2, [r3, #12]
 8014160:	68fb      	ldr	r3, [r7, #12]
 8014162:	60da      	str	r2, [r3, #12]
 8014164:	e005      	b.n	8014172 <tcp_close_shutdown+0xce>
 8014166:	68fb      	ldr	r3, [r7, #12]
 8014168:	68db      	ldr	r3, [r3, #12]
 801416a:	60fb      	str	r3, [r7, #12]
 801416c:	68fb      	ldr	r3, [r7, #12]
 801416e:	2b00      	cmp	r3, #0
 8014170:	d1ef      	bne.n	8014152 <tcp_close_shutdown+0xae>
 8014172:	687b      	ldr	r3, [r7, #4]
 8014174:	2200      	movs	r2, #0
 8014176:	60da      	str	r2, [r3, #12]
 8014178:	4b37      	ldr	r3, [pc, #220]	@ (8014258 <tcp_close_shutdown+0x1b4>)
 801417a:	2201      	movs	r2, #1
 801417c:	701a      	strb	r2, [r3, #0]
      /* Deallocate the pcb since we already sent a RST for it */
      if (tcp_input_pcb == pcb) {
 801417e:	4b37      	ldr	r3, [pc, #220]	@ (801425c <tcp_close_shutdown+0x1b8>)
 8014180:	681b      	ldr	r3, [r3, #0]
 8014182:	687a      	ldr	r2, [r7, #4]
 8014184:	429a      	cmp	r2, r3
 8014186:	d102      	bne.n	801418e <tcp_close_shutdown+0xea>
        /* prevent using a deallocated pcb: free it from tcp_input later */
        tcp_trigger_input_pcb_close();
 8014188:	f004 f82e 	bl	80181e8 <tcp_trigger_input_pcb_close>
 801418c:	e002      	b.n	8014194 <tcp_close_shutdown+0xf0>
      } else {
        tcp_free(pcb);
 801418e:	6878      	ldr	r0, [r7, #4]
 8014190:	f7ff fed6 	bl	8013f40 <tcp_free>
      }
      return ERR_OK;
 8014194:	2300      	movs	r3, #0
 8014196:	e050      	b.n	801423a <tcp_close_shutdown+0x196>
    }
  }

  /* - states which free the pcb are handled here,
     - states which send FIN and change state are handled in tcp_close_shutdown_fin() */
  switch (pcb->state) {
 8014198:	687b      	ldr	r3, [r7, #4]
 801419a:	7d1b      	ldrb	r3, [r3, #20]
 801419c:	2b02      	cmp	r3, #2
 801419e:	d03b      	beq.n	8014218 <tcp_close_shutdown+0x174>
 80141a0:	2b02      	cmp	r3, #2
 80141a2:	dc44      	bgt.n	801422e <tcp_close_shutdown+0x18a>
 80141a4:	2b00      	cmp	r3, #0
 80141a6:	d002      	beq.n	80141ae <tcp_close_shutdown+0x10a>
 80141a8:	2b01      	cmp	r3, #1
 80141aa:	d02a      	beq.n	8014202 <tcp_close_shutdown+0x15e>
 80141ac:	e03f      	b.n	801422e <tcp_close_shutdown+0x18a>
       * and the user needs some way to free it should the need arise.
       * Calling tcp_close() with a pcb that has already been closed, (i.e. twice)
       * or for a pcb that has been used and then entered the CLOSED state
       * is erroneous, but this should never happen as the pcb has in those cases
       * been freed, and so any remaining handles are bogus. */
      if (pcb->local_port != 0) {
 80141ae:	687b      	ldr	r3, [r7, #4]
 80141b0:	8adb      	ldrh	r3, [r3, #22]
 80141b2:	2b00      	cmp	r3, #0
 80141b4:	d021      	beq.n	80141fa <tcp_close_shutdown+0x156>
        TCP_RMV(&tcp_bound_pcbs, pcb);
 80141b6:	4b2a      	ldr	r3, [pc, #168]	@ (8014260 <tcp_close_shutdown+0x1bc>)
 80141b8:	681b      	ldr	r3, [r3, #0]
 80141ba:	687a      	ldr	r2, [r7, #4]
 80141bc:	429a      	cmp	r2, r3
 80141be:	d105      	bne.n	80141cc <tcp_close_shutdown+0x128>
 80141c0:	4b27      	ldr	r3, [pc, #156]	@ (8014260 <tcp_close_shutdown+0x1bc>)
 80141c2:	681b      	ldr	r3, [r3, #0]
 80141c4:	68db      	ldr	r3, [r3, #12]
 80141c6:	4a26      	ldr	r2, [pc, #152]	@ (8014260 <tcp_close_shutdown+0x1bc>)
 80141c8:	6013      	str	r3, [r2, #0]
 80141ca:	e013      	b.n	80141f4 <tcp_close_shutdown+0x150>
 80141cc:	4b24      	ldr	r3, [pc, #144]	@ (8014260 <tcp_close_shutdown+0x1bc>)
 80141ce:	681b      	ldr	r3, [r3, #0]
 80141d0:	60bb      	str	r3, [r7, #8]
 80141d2:	e00c      	b.n	80141ee <tcp_close_shutdown+0x14a>
 80141d4:	68bb      	ldr	r3, [r7, #8]
 80141d6:	68db      	ldr	r3, [r3, #12]
 80141d8:	687a      	ldr	r2, [r7, #4]
 80141da:	429a      	cmp	r2, r3
 80141dc:	d104      	bne.n	80141e8 <tcp_close_shutdown+0x144>
 80141de:	687b      	ldr	r3, [r7, #4]
 80141e0:	68da      	ldr	r2, [r3, #12]
 80141e2:	68bb      	ldr	r3, [r7, #8]
 80141e4:	60da      	str	r2, [r3, #12]
 80141e6:	e005      	b.n	80141f4 <tcp_close_shutdown+0x150>
 80141e8:	68bb      	ldr	r3, [r7, #8]
 80141ea:	68db      	ldr	r3, [r3, #12]
 80141ec:	60bb      	str	r3, [r7, #8]
 80141ee:	68bb      	ldr	r3, [r7, #8]
 80141f0:	2b00      	cmp	r3, #0
 80141f2:	d1ef      	bne.n	80141d4 <tcp_close_shutdown+0x130>
 80141f4:	687b      	ldr	r3, [r7, #4]
 80141f6:	2200      	movs	r2, #0
 80141f8:	60da      	str	r2, [r3, #12]
      }
      tcp_free(pcb);
 80141fa:	6878      	ldr	r0, [r7, #4]
 80141fc:	f7ff fea0 	bl	8013f40 <tcp_free>
      break;
 8014200:	e01a      	b.n	8014238 <tcp_close_shutdown+0x194>
    case LISTEN:
      tcp_listen_closed(pcb);
 8014202:	6878      	ldr	r0, [r7, #4]
 8014204:	f7ff ff14 	bl	8014030 <tcp_listen_closed>
      tcp_pcb_remove(&tcp_listen_pcbs.pcbs, pcb);
 8014208:	6879      	ldr	r1, [r7, #4]
 801420a:	4816      	ldr	r0, [pc, #88]	@ (8014264 <tcp_close_shutdown+0x1c0>)
 801420c:	f001 fb7c 	bl	8015908 <tcp_pcb_remove>
      tcp_free_listen(pcb);
 8014210:	6878      	ldr	r0, [r7, #4]
 8014212:	f7ff feb1 	bl	8013f78 <tcp_free_listen>
      break;
 8014216:	e00f      	b.n	8014238 <tcp_close_shutdown+0x194>
    case SYN_SENT:
      TCP_PCB_REMOVE_ACTIVE(pcb);
 8014218:	6879      	ldr	r1, [r7, #4]
 801421a:	480e      	ldr	r0, [pc, #56]	@ (8014254 <tcp_close_shutdown+0x1b0>)
 801421c:	f001 fb74 	bl	8015908 <tcp_pcb_remove>
 8014220:	4b0d      	ldr	r3, [pc, #52]	@ (8014258 <tcp_close_shutdown+0x1b4>)
 8014222:	2201      	movs	r2, #1
 8014224:	701a      	strb	r2, [r3, #0]
      tcp_free(pcb);
 8014226:	6878      	ldr	r0, [r7, #4]
 8014228:	f7ff fe8a 	bl	8013f40 <tcp_free>
      MIB2_STATS_INC(mib2.tcpattemptfails);
      break;
 801422c:	e004      	b.n	8014238 <tcp_close_shutdown+0x194>
    default:
      return tcp_close_shutdown_fin(pcb);
 801422e:	6878      	ldr	r0, [r7, #4]
 8014230:	f000 f81a 	bl	8014268 <tcp_close_shutdown_fin>
 8014234:	4603      	mov	r3, r0
 8014236:	e000      	b.n	801423a <tcp_close_shutdown+0x196>
  }
  return ERR_OK;
 8014238:	2300      	movs	r3, #0
}
 801423a:	4618      	mov	r0, r3
 801423c:	3710      	adds	r7, #16
 801423e:	46bd      	mov	sp, r7
 8014240:	bdb0      	pop	{r4, r5, r7, pc}
 8014242:	bf00      	nop
 8014244:	08020a80 	.word	0x08020a80
 8014248:	08020b54 	.word	0x08020b54
 801424c:	08020ac4 	.word	0x08020ac4
 8014250:	08020b74 	.word	0x08020b74
 8014254:	2000e4fc 	.word	0x2000e4fc
 8014258:	2000e504 	.word	0x2000e504
 801425c:	2000e53c 	.word	0x2000e53c
 8014260:	2000e4f4 	.word	0x2000e4f4
 8014264:	2000e4f8 	.word	0x2000e4f8

08014268 <tcp_close_shutdown_fin>:

static err_t
tcp_close_shutdown_fin(struct tcp_pcb *pcb)
{
 8014268:	b580      	push	{r7, lr}
 801426a:	b084      	sub	sp, #16
 801426c:	af00      	add	r7, sp, #0
 801426e:	6078      	str	r0, [r7, #4]
  err_t err;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 8014270:	687b      	ldr	r3, [r7, #4]
 8014272:	2b00      	cmp	r3, #0
 8014274:	d106      	bne.n	8014284 <tcp_close_shutdown_fin+0x1c>
 8014276:	4b2e      	ldr	r3, [pc, #184]	@ (8014330 <tcp_close_shutdown_fin+0xc8>)
 8014278:	f44f 72ce 	mov.w	r2, #412	@ 0x19c
 801427c:	492d      	ldr	r1, [pc, #180]	@ (8014334 <tcp_close_shutdown_fin+0xcc>)
 801427e:	482e      	ldr	r0, [pc, #184]	@ (8014338 <tcp_close_shutdown_fin+0xd0>)
 8014280:	f009 ff44 	bl	801e10c <iprintf>

  switch (pcb->state) {
 8014284:	687b      	ldr	r3, [r7, #4]
 8014286:	7d1b      	ldrb	r3, [r3, #20]
 8014288:	2b07      	cmp	r3, #7
 801428a:	d020      	beq.n	80142ce <tcp_close_shutdown_fin+0x66>
 801428c:	2b07      	cmp	r3, #7
 801428e:	dc2b      	bgt.n	80142e8 <tcp_close_shutdown_fin+0x80>
 8014290:	2b03      	cmp	r3, #3
 8014292:	d002      	beq.n	801429a <tcp_close_shutdown_fin+0x32>
 8014294:	2b04      	cmp	r3, #4
 8014296:	d00d      	beq.n	80142b4 <tcp_close_shutdown_fin+0x4c>
 8014298:	e026      	b.n	80142e8 <tcp_close_shutdown_fin+0x80>
    case SYN_RCVD:
      err = tcp_send_fin(pcb);
 801429a:	6878      	ldr	r0, [r7, #4]
 801429c:	f004 fe0c 	bl	8018eb8 <tcp_send_fin>
 80142a0:	4603      	mov	r3, r0
 80142a2:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 80142a4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80142a8:	2b00      	cmp	r3, #0
 80142aa:	d11f      	bne.n	80142ec <tcp_close_shutdown_fin+0x84>
        tcp_backlog_accepted(pcb);
        MIB2_STATS_INC(mib2.tcpattemptfails);
        pcb->state = FIN_WAIT_1;
 80142ac:	687b      	ldr	r3, [r7, #4]
 80142ae:	2205      	movs	r2, #5
 80142b0:	751a      	strb	r2, [r3, #20]
      }
      break;
 80142b2:	e01b      	b.n	80142ec <tcp_close_shutdown_fin+0x84>
    case ESTABLISHED:
      err = tcp_send_fin(pcb);
 80142b4:	6878      	ldr	r0, [r7, #4]
 80142b6:	f004 fdff 	bl	8018eb8 <tcp_send_fin>
 80142ba:	4603      	mov	r3, r0
 80142bc:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 80142be:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80142c2:	2b00      	cmp	r3, #0
 80142c4:	d114      	bne.n	80142f0 <tcp_close_shutdown_fin+0x88>
        MIB2_STATS_INC(mib2.tcpestabresets);
        pcb->state = FIN_WAIT_1;
 80142c6:	687b      	ldr	r3, [r7, #4]
 80142c8:	2205      	movs	r2, #5
 80142ca:	751a      	strb	r2, [r3, #20]
      }
      break;
 80142cc:	e010      	b.n	80142f0 <tcp_close_shutdown_fin+0x88>
    case CLOSE_WAIT:
      err = tcp_send_fin(pcb);
 80142ce:	6878      	ldr	r0, [r7, #4]
 80142d0:	f004 fdf2 	bl	8018eb8 <tcp_send_fin>
 80142d4:	4603      	mov	r3, r0
 80142d6:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 80142d8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80142dc:	2b00      	cmp	r3, #0
 80142de:	d109      	bne.n	80142f4 <tcp_close_shutdown_fin+0x8c>
        MIB2_STATS_INC(mib2.tcpestabresets);
        pcb->state = LAST_ACK;
 80142e0:	687b      	ldr	r3, [r7, #4]
 80142e2:	2209      	movs	r2, #9
 80142e4:	751a      	strb	r2, [r3, #20]
      }
      break;
 80142e6:	e005      	b.n	80142f4 <tcp_close_shutdown_fin+0x8c>
    default:
      /* Has already been closed, do nothing. */
      return ERR_OK;
 80142e8:	2300      	movs	r3, #0
 80142ea:	e01c      	b.n	8014326 <tcp_close_shutdown_fin+0xbe>
      break;
 80142ec:	bf00      	nop
 80142ee:	e002      	b.n	80142f6 <tcp_close_shutdown_fin+0x8e>
      break;
 80142f0:	bf00      	nop
 80142f2:	e000      	b.n	80142f6 <tcp_close_shutdown_fin+0x8e>
      break;
 80142f4:	bf00      	nop
  }

  if (err == ERR_OK) {
 80142f6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80142fa:	2b00      	cmp	r3, #0
 80142fc:	d103      	bne.n	8014306 <tcp_close_shutdown_fin+0x9e>
    /* To ensure all data has been sent when tcp_close returns, we have
       to make sure tcp_output doesn't fail.
       Since we don't really have to ensure all data has been sent when tcp_close
       returns (unsent data is sent from tcp timer functions, also), we don't care
       for the return value of tcp_output for now. */
    tcp_output(pcb);
 80142fe:	6878      	ldr	r0, [r7, #4]
 8014300:	f004 ff18 	bl	8019134 <tcp_output>
 8014304:	e00d      	b.n	8014322 <tcp_close_shutdown_fin+0xba>
  } else if (err == ERR_MEM) {
 8014306:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801430a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801430e:	d108      	bne.n	8014322 <tcp_close_shutdown_fin+0xba>
    /* Mark this pcb for closing. Closing is retried from tcp_tmr. */
    tcp_set_flags(pcb, TF_CLOSEPEND);
 8014310:	687b      	ldr	r3, [r7, #4]
 8014312:	8b5b      	ldrh	r3, [r3, #26]
 8014314:	f043 0308 	orr.w	r3, r3, #8
 8014318:	b29a      	uxth	r2, r3
 801431a:	687b      	ldr	r3, [r7, #4]
 801431c:	835a      	strh	r2, [r3, #26]
    /* We have to return ERR_OK from here to indicate to the callers that this
       pcb should not be used any more as it will be freed soon via tcp_tmr.
       This is OK here since sending FIN does not guarantee a time frime for
       actually freeing the pcb, either (it is left in closure states for
       remote ACK or timeout) */
    return ERR_OK;
 801431e:	2300      	movs	r3, #0
 8014320:	e001      	b.n	8014326 <tcp_close_shutdown_fin+0xbe>
  }
  return err;
 8014322:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8014326:	4618      	mov	r0, r3
 8014328:	3710      	adds	r7, #16
 801432a:	46bd      	mov	sp, r7
 801432c:	bd80      	pop	{r7, pc}
 801432e:	bf00      	nop
 8014330:	08020a80 	.word	0x08020a80
 8014334:	08020b30 	.word	0x08020b30
 8014338:	08020ac4 	.word	0x08020ac4

0801433c <tcp_close>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
err_t
tcp_close(struct tcp_pcb *pcb)
{
 801433c:	b580      	push	{r7, lr}
 801433e:	b082      	sub	sp, #8
 8014340:	af00      	add	r7, sp, #0
 8014342:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_close: invalid pcb", pcb != NULL, return ERR_ARG);
 8014344:	687b      	ldr	r3, [r7, #4]
 8014346:	2b00      	cmp	r3, #0
 8014348:	d109      	bne.n	801435e <tcp_close+0x22>
 801434a:	4b0f      	ldr	r3, [pc, #60]	@ (8014388 <tcp_close+0x4c>)
 801434c:	f44f 72f4 	mov.w	r2, #488	@ 0x1e8
 8014350:	490e      	ldr	r1, [pc, #56]	@ (801438c <tcp_close+0x50>)
 8014352:	480f      	ldr	r0, [pc, #60]	@ (8014390 <tcp_close+0x54>)
 8014354:	f009 feda 	bl	801e10c <iprintf>
 8014358:	f06f 030f 	mvn.w	r3, #15
 801435c:	e00f      	b.n	801437e <tcp_close+0x42>
  LWIP_DEBUGF(TCP_DEBUG, ("tcp_close: closing in "));

  tcp_debug_print_state(pcb->state);

  if (pcb->state != LISTEN) {
 801435e:	687b      	ldr	r3, [r7, #4]
 8014360:	7d1b      	ldrb	r3, [r3, #20]
 8014362:	2b01      	cmp	r3, #1
 8014364:	d006      	beq.n	8014374 <tcp_close+0x38>
    /* Set a flag not to receive any more data... */
    tcp_set_flags(pcb, TF_RXCLOSED);
 8014366:	687b      	ldr	r3, [r7, #4]
 8014368:	8b5b      	ldrh	r3, [r3, #26]
 801436a:	f043 0310 	orr.w	r3, r3, #16
 801436e:	b29a      	uxth	r2, r3
 8014370:	687b      	ldr	r3, [r7, #4]
 8014372:	835a      	strh	r2, [r3, #26]
  }
  /* ... and close */
  return tcp_close_shutdown(pcb, 1);
 8014374:	2101      	movs	r1, #1
 8014376:	6878      	ldr	r0, [r7, #4]
 8014378:	f7ff fe94 	bl	80140a4 <tcp_close_shutdown>
 801437c:	4603      	mov	r3, r0
}
 801437e:	4618      	mov	r0, r3
 8014380:	3708      	adds	r7, #8
 8014382:	46bd      	mov	sp, r7
 8014384:	bd80      	pop	{r7, pc}
 8014386:	bf00      	nop
 8014388:	08020a80 	.word	0x08020a80
 801438c:	08020b90 	.word	0x08020b90
 8014390:	08020ac4 	.word	0x08020ac4

08014394 <tcp_shutdown>:
 * @return ERR_OK if shutdown succeeded (or the PCB has already been shut down)
 *         another err_t on error.
 */
err_t
tcp_shutdown(struct tcp_pcb *pcb, int shut_rx, int shut_tx)
{
 8014394:	b580      	push	{r7, lr}
 8014396:	b084      	sub	sp, #16
 8014398:	af00      	add	r7, sp, #0
 801439a:	60f8      	str	r0, [r7, #12]
 801439c:	60b9      	str	r1, [r7, #8]
 801439e:	607a      	str	r2, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_shutdown: invalid pcb", pcb != NULL, return ERR_ARG);
 80143a0:	68fb      	ldr	r3, [r7, #12]
 80143a2:	2b00      	cmp	r3, #0
 80143a4:	d109      	bne.n	80143ba <tcp_shutdown+0x26>
 80143a6:	4b26      	ldr	r3, [pc, #152]	@ (8014440 <tcp_shutdown+0xac>)
 80143a8:	f240 2207 	movw	r2, #519	@ 0x207
 80143ac:	4925      	ldr	r1, [pc, #148]	@ (8014444 <tcp_shutdown+0xb0>)
 80143ae:	4826      	ldr	r0, [pc, #152]	@ (8014448 <tcp_shutdown+0xb4>)
 80143b0:	f009 feac 	bl	801e10c <iprintf>
 80143b4:	f06f 030f 	mvn.w	r3, #15
 80143b8:	e03d      	b.n	8014436 <tcp_shutdown+0xa2>

  if (pcb->state == LISTEN) {
 80143ba:	68fb      	ldr	r3, [r7, #12]
 80143bc:	7d1b      	ldrb	r3, [r3, #20]
 80143be:	2b01      	cmp	r3, #1
 80143c0:	d102      	bne.n	80143c8 <tcp_shutdown+0x34>
    return ERR_CONN;
 80143c2:	f06f 030a 	mvn.w	r3, #10
 80143c6:	e036      	b.n	8014436 <tcp_shutdown+0xa2>
  }
  if (shut_rx) {
 80143c8:	68bb      	ldr	r3, [r7, #8]
 80143ca:	2b00      	cmp	r3, #0
 80143cc:	d01b      	beq.n	8014406 <tcp_shutdown+0x72>
    /* shut down the receive side: set a flag not to receive any more data... */
    tcp_set_flags(pcb, TF_RXCLOSED);
 80143ce:	68fb      	ldr	r3, [r7, #12]
 80143d0:	8b5b      	ldrh	r3, [r3, #26]
 80143d2:	f043 0310 	orr.w	r3, r3, #16
 80143d6:	b29a      	uxth	r2, r3
 80143d8:	68fb      	ldr	r3, [r7, #12]
 80143da:	835a      	strh	r2, [r3, #26]
    if (shut_tx) {
 80143dc:	687b      	ldr	r3, [r7, #4]
 80143de:	2b00      	cmp	r3, #0
 80143e0:	d005      	beq.n	80143ee <tcp_shutdown+0x5a>
      /* shutting down the tx AND rx side is the same as closing for the raw API */
      return tcp_close_shutdown(pcb, 1);
 80143e2:	2101      	movs	r1, #1
 80143e4:	68f8      	ldr	r0, [r7, #12]
 80143e6:	f7ff fe5d 	bl	80140a4 <tcp_close_shutdown>
 80143ea:	4603      	mov	r3, r0
 80143ec:	e023      	b.n	8014436 <tcp_shutdown+0xa2>
    }
    /* ... and free buffered data */
    if (pcb->refused_data != NULL) {
 80143ee:	68fb      	ldr	r3, [r7, #12]
 80143f0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80143f2:	2b00      	cmp	r3, #0
 80143f4:	d007      	beq.n	8014406 <tcp_shutdown+0x72>
      pbuf_free(pcb->refused_data);
 80143f6:	68fb      	ldr	r3, [r7, #12]
 80143f8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80143fa:	4618      	mov	r0, r3
 80143fc:	f7ff faf4 	bl	80139e8 <pbuf_free>
      pcb->refused_data = NULL;
 8014400:	68fb      	ldr	r3, [r7, #12]
 8014402:	2200      	movs	r2, #0
 8014404:	679a      	str	r2, [r3, #120]	@ 0x78
    }
  }
  if (shut_tx) {
 8014406:	687b      	ldr	r3, [r7, #4]
 8014408:	2b00      	cmp	r3, #0
 801440a:	d013      	beq.n	8014434 <tcp_shutdown+0xa0>
    /* This can't happen twice since if it succeeds, the pcb's state is changed.
       Only close in these states as the others directly deallocate the PCB */
    switch (pcb->state) {
 801440c:	68fb      	ldr	r3, [r7, #12]
 801440e:	7d1b      	ldrb	r3, [r3, #20]
 8014410:	2b04      	cmp	r3, #4
 8014412:	dc02      	bgt.n	801441a <tcp_shutdown+0x86>
 8014414:	2b03      	cmp	r3, #3
 8014416:	da02      	bge.n	801441e <tcp_shutdown+0x8a>
 8014418:	e009      	b.n	801442e <tcp_shutdown+0x9a>
 801441a:	2b07      	cmp	r3, #7
 801441c:	d107      	bne.n	801442e <tcp_shutdown+0x9a>
      case SYN_RCVD:
      case ESTABLISHED:
      case CLOSE_WAIT:
        return tcp_close_shutdown(pcb, (u8_t)shut_rx);
 801441e:	68bb      	ldr	r3, [r7, #8]
 8014420:	b2db      	uxtb	r3, r3
 8014422:	4619      	mov	r1, r3
 8014424:	68f8      	ldr	r0, [r7, #12]
 8014426:	f7ff fe3d 	bl	80140a4 <tcp_close_shutdown>
 801442a:	4603      	mov	r3, r0
 801442c:	e003      	b.n	8014436 <tcp_shutdown+0xa2>
      default:
        /* Not (yet?) connected, cannot shutdown the TX side as that would bring us
          into CLOSED state, where the PCB is deallocated. */
        return ERR_CONN;
 801442e:	f06f 030a 	mvn.w	r3, #10
 8014432:	e000      	b.n	8014436 <tcp_shutdown+0xa2>
    }
  }
  return ERR_OK;
 8014434:	2300      	movs	r3, #0
}
 8014436:	4618      	mov	r0, r3
 8014438:	3710      	adds	r7, #16
 801443a:	46bd      	mov	sp, r7
 801443c:	bd80      	pop	{r7, pc}
 801443e:	bf00      	nop
 8014440:	08020a80 	.word	0x08020a80
 8014444:	08020ba8 	.word	0x08020ba8
 8014448:	08020ac4 	.word	0x08020ac4

0801444c <tcp_abandon>:
 * @param pcb the tcp_pcb to abort
 * @param reset boolean to indicate whether a reset should be sent
 */
void
tcp_abandon(struct tcp_pcb *pcb, int reset)
{
 801444c:	b580      	push	{r7, lr}
 801444e:	b08e      	sub	sp, #56	@ 0x38
 8014450:	af04      	add	r7, sp, #16
 8014452:	6078      	str	r0, [r7, #4]
 8014454:	6039      	str	r1, [r7, #0]
#endif /* LWIP_CALLBACK_API */
  void *errf_arg;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_abandon: invalid pcb", pcb != NULL, return);
 8014456:	687b      	ldr	r3, [r7, #4]
 8014458:	2b00      	cmp	r3, #0
 801445a:	d107      	bne.n	801446c <tcp_abandon+0x20>
 801445c:	4b52      	ldr	r3, [pc, #328]	@ (80145a8 <tcp_abandon+0x15c>)
 801445e:	f240 223d 	movw	r2, #573	@ 0x23d
 8014462:	4952      	ldr	r1, [pc, #328]	@ (80145ac <tcp_abandon+0x160>)
 8014464:	4852      	ldr	r0, [pc, #328]	@ (80145b0 <tcp_abandon+0x164>)
 8014466:	f009 fe51 	bl	801e10c <iprintf>
 801446a:	e099      	b.n	80145a0 <tcp_abandon+0x154>

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_abort/tcp_abandon for listen-pcbs",
 801446c:	687b      	ldr	r3, [r7, #4]
 801446e:	7d1b      	ldrb	r3, [r3, #20]
 8014470:	2b01      	cmp	r3, #1
 8014472:	d106      	bne.n	8014482 <tcp_abandon+0x36>
 8014474:	4b4c      	ldr	r3, [pc, #304]	@ (80145a8 <tcp_abandon+0x15c>)
 8014476:	f44f 7210 	mov.w	r2, #576	@ 0x240
 801447a:	494e      	ldr	r1, [pc, #312]	@ (80145b4 <tcp_abandon+0x168>)
 801447c:	484c      	ldr	r0, [pc, #304]	@ (80145b0 <tcp_abandon+0x164>)
 801447e:	f009 fe45 	bl	801e10c <iprintf>
              pcb->state != LISTEN);
  /* Figure out on which TCP PCB list we are, and remove us. If we
     are in an active state, call the receive function associated with
     the PCB with a NULL argument, and send an RST to the remote end. */
  if (pcb->state == TIME_WAIT) {
 8014482:	687b      	ldr	r3, [r7, #4]
 8014484:	7d1b      	ldrb	r3, [r3, #20]
 8014486:	2b0a      	cmp	r3, #10
 8014488:	d107      	bne.n	801449a <tcp_abandon+0x4e>
    tcp_pcb_remove(&tcp_tw_pcbs, pcb);
 801448a:	6879      	ldr	r1, [r7, #4]
 801448c:	484a      	ldr	r0, [pc, #296]	@ (80145b8 <tcp_abandon+0x16c>)
 801448e:	f001 fa3b 	bl	8015908 <tcp_pcb_remove>
    tcp_free(pcb);
 8014492:	6878      	ldr	r0, [r7, #4]
 8014494:	f7ff fd54 	bl	8013f40 <tcp_free>
 8014498:	e082      	b.n	80145a0 <tcp_abandon+0x154>
  } else {
    int send_rst = 0;
 801449a:	2300      	movs	r3, #0
 801449c:	627b      	str	r3, [r7, #36]	@ 0x24
    u16_t local_port = 0;
 801449e:	2300      	movs	r3, #0
 80144a0:	847b      	strh	r3, [r7, #34]	@ 0x22
    enum tcp_state last_state;
    seqno = pcb->snd_nxt;
 80144a2:	687b      	ldr	r3, [r7, #4]
 80144a4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80144a6:	61bb      	str	r3, [r7, #24]
    ackno = pcb->rcv_nxt;
 80144a8:	687b      	ldr	r3, [r7, #4]
 80144aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80144ac:	617b      	str	r3, [r7, #20]
#if LWIP_CALLBACK_API
    errf = pcb->errf;
 80144ae:	687b      	ldr	r3, [r7, #4]
 80144b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80144b4:	613b      	str	r3, [r7, #16]
#endif /* LWIP_CALLBACK_API */
    errf_arg = pcb->callback_arg;
 80144b6:	687b      	ldr	r3, [r7, #4]
 80144b8:	691b      	ldr	r3, [r3, #16]
 80144ba:	60fb      	str	r3, [r7, #12]
    if (pcb->state == CLOSED) {
 80144bc:	687b      	ldr	r3, [r7, #4]
 80144be:	7d1b      	ldrb	r3, [r3, #20]
 80144c0:	2b00      	cmp	r3, #0
 80144c2:	d126      	bne.n	8014512 <tcp_abandon+0xc6>
      if (pcb->local_port != 0) {
 80144c4:	687b      	ldr	r3, [r7, #4]
 80144c6:	8adb      	ldrh	r3, [r3, #22]
 80144c8:	2b00      	cmp	r3, #0
 80144ca:	d02e      	beq.n	801452a <tcp_abandon+0xde>
        /* bound, not yet opened */
        TCP_RMV(&tcp_bound_pcbs, pcb);
 80144cc:	4b3b      	ldr	r3, [pc, #236]	@ (80145bc <tcp_abandon+0x170>)
 80144ce:	681b      	ldr	r3, [r3, #0]
 80144d0:	687a      	ldr	r2, [r7, #4]
 80144d2:	429a      	cmp	r2, r3
 80144d4:	d105      	bne.n	80144e2 <tcp_abandon+0x96>
 80144d6:	4b39      	ldr	r3, [pc, #228]	@ (80145bc <tcp_abandon+0x170>)
 80144d8:	681b      	ldr	r3, [r3, #0]
 80144da:	68db      	ldr	r3, [r3, #12]
 80144dc:	4a37      	ldr	r2, [pc, #220]	@ (80145bc <tcp_abandon+0x170>)
 80144de:	6013      	str	r3, [r2, #0]
 80144e0:	e013      	b.n	801450a <tcp_abandon+0xbe>
 80144e2:	4b36      	ldr	r3, [pc, #216]	@ (80145bc <tcp_abandon+0x170>)
 80144e4:	681b      	ldr	r3, [r3, #0]
 80144e6:	61fb      	str	r3, [r7, #28]
 80144e8:	e00c      	b.n	8014504 <tcp_abandon+0xb8>
 80144ea:	69fb      	ldr	r3, [r7, #28]
 80144ec:	68db      	ldr	r3, [r3, #12]
 80144ee:	687a      	ldr	r2, [r7, #4]
 80144f0:	429a      	cmp	r2, r3
 80144f2:	d104      	bne.n	80144fe <tcp_abandon+0xb2>
 80144f4:	687b      	ldr	r3, [r7, #4]
 80144f6:	68da      	ldr	r2, [r3, #12]
 80144f8:	69fb      	ldr	r3, [r7, #28]
 80144fa:	60da      	str	r2, [r3, #12]
 80144fc:	e005      	b.n	801450a <tcp_abandon+0xbe>
 80144fe:	69fb      	ldr	r3, [r7, #28]
 8014500:	68db      	ldr	r3, [r3, #12]
 8014502:	61fb      	str	r3, [r7, #28]
 8014504:	69fb      	ldr	r3, [r7, #28]
 8014506:	2b00      	cmp	r3, #0
 8014508:	d1ef      	bne.n	80144ea <tcp_abandon+0x9e>
 801450a:	687b      	ldr	r3, [r7, #4]
 801450c:	2200      	movs	r2, #0
 801450e:	60da      	str	r2, [r3, #12]
 8014510:	e00b      	b.n	801452a <tcp_abandon+0xde>
      }
    } else {
      send_rst = reset;
 8014512:	683b      	ldr	r3, [r7, #0]
 8014514:	627b      	str	r3, [r7, #36]	@ 0x24
      local_port = pcb->local_port;
 8014516:	687b      	ldr	r3, [r7, #4]
 8014518:	8adb      	ldrh	r3, [r3, #22]
 801451a:	847b      	strh	r3, [r7, #34]	@ 0x22
      TCP_PCB_REMOVE_ACTIVE(pcb);
 801451c:	6879      	ldr	r1, [r7, #4]
 801451e:	4828      	ldr	r0, [pc, #160]	@ (80145c0 <tcp_abandon+0x174>)
 8014520:	f001 f9f2 	bl	8015908 <tcp_pcb_remove>
 8014524:	4b27      	ldr	r3, [pc, #156]	@ (80145c4 <tcp_abandon+0x178>)
 8014526:	2201      	movs	r2, #1
 8014528:	701a      	strb	r2, [r3, #0]
    }
    if (pcb->unacked != NULL) {
 801452a:	687b      	ldr	r3, [r7, #4]
 801452c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801452e:	2b00      	cmp	r3, #0
 8014530:	d004      	beq.n	801453c <tcp_abandon+0xf0>
      tcp_segs_free(pcb->unacked);
 8014532:	687b      	ldr	r3, [r7, #4]
 8014534:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8014536:	4618      	mov	r0, r3
 8014538:	f000 fec6 	bl	80152c8 <tcp_segs_free>
    }
    if (pcb->unsent != NULL) {
 801453c:	687b      	ldr	r3, [r7, #4]
 801453e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8014540:	2b00      	cmp	r3, #0
 8014542:	d004      	beq.n	801454e <tcp_abandon+0x102>
      tcp_segs_free(pcb->unsent);
 8014544:	687b      	ldr	r3, [r7, #4]
 8014546:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8014548:	4618      	mov	r0, r3
 801454a:	f000 febd 	bl	80152c8 <tcp_segs_free>
    }
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL) {
 801454e:	687b      	ldr	r3, [r7, #4]
 8014550:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8014552:	2b00      	cmp	r3, #0
 8014554:	d004      	beq.n	8014560 <tcp_abandon+0x114>
      tcp_segs_free(pcb->ooseq);
 8014556:	687b      	ldr	r3, [r7, #4]
 8014558:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801455a:	4618      	mov	r0, r3
 801455c:	f000 feb4 	bl	80152c8 <tcp_segs_free>
    }
#endif /* TCP_QUEUE_OOSEQ */
    tcp_backlog_accepted(pcb);
    if (send_rst) {
 8014560:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014562:	2b00      	cmp	r3, #0
 8014564:	d00e      	beq.n	8014584 <tcp_abandon+0x138>
      LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_abandon: sending RST\n"));
      tcp_rst(pcb, seqno, ackno, &pcb->local_ip, &pcb->remote_ip, local_port, pcb->remote_port);
 8014566:	6879      	ldr	r1, [r7, #4]
 8014568:	687b      	ldr	r3, [r7, #4]
 801456a:	3304      	adds	r3, #4
 801456c:	687a      	ldr	r2, [r7, #4]
 801456e:	8b12      	ldrh	r2, [r2, #24]
 8014570:	9202      	str	r2, [sp, #8]
 8014572:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 8014574:	9201      	str	r2, [sp, #4]
 8014576:	9300      	str	r3, [sp, #0]
 8014578:	460b      	mov	r3, r1
 801457a:	697a      	ldr	r2, [r7, #20]
 801457c:	69b9      	ldr	r1, [r7, #24]
 801457e:	6878      	ldr	r0, [r7, #4]
 8014580:	f005 fb8c 	bl	8019c9c <tcp_rst>
    }
    last_state = pcb->state;
 8014584:	687b      	ldr	r3, [r7, #4]
 8014586:	7d1b      	ldrb	r3, [r3, #20]
 8014588:	72fb      	strb	r3, [r7, #11]
    tcp_free(pcb);
 801458a:	6878      	ldr	r0, [r7, #4]
 801458c:	f7ff fcd8 	bl	8013f40 <tcp_free>
    TCP_EVENT_ERR(last_state, errf, errf_arg, ERR_ABRT);
 8014590:	693b      	ldr	r3, [r7, #16]
 8014592:	2b00      	cmp	r3, #0
 8014594:	d004      	beq.n	80145a0 <tcp_abandon+0x154>
 8014596:	693b      	ldr	r3, [r7, #16]
 8014598:	f06f 010c 	mvn.w	r1, #12
 801459c:	68f8      	ldr	r0, [r7, #12]
 801459e:	4798      	blx	r3
  }
}
 80145a0:	3728      	adds	r7, #40	@ 0x28
 80145a2:	46bd      	mov	sp, r7
 80145a4:	bd80      	pop	{r7, pc}
 80145a6:	bf00      	nop
 80145a8:	08020a80 	.word	0x08020a80
 80145ac:	08020bc4 	.word	0x08020bc4
 80145b0:	08020ac4 	.word	0x08020ac4
 80145b4:	08020be0 	.word	0x08020be0
 80145b8:	2000e500 	.word	0x2000e500
 80145bc:	2000e4f4 	.word	0x2000e4f4
 80145c0:	2000e4fc 	.word	0x2000e4fc
 80145c4:	2000e504 	.word	0x2000e504

080145c8 <tcp_abort>:
 *
 * @param pcb the tcp pcb to abort
 */
void
tcp_abort(struct tcp_pcb *pcb)
{
 80145c8:	b580      	push	{r7, lr}
 80145ca:	b082      	sub	sp, #8
 80145cc:	af00      	add	r7, sp, #0
 80145ce:	6078      	str	r0, [r7, #4]
  tcp_abandon(pcb, 1);
 80145d0:	2101      	movs	r1, #1
 80145d2:	6878      	ldr	r0, [r7, #4]
 80145d4:	f7ff ff3a 	bl	801444c <tcp_abandon>
}
 80145d8:	bf00      	nop
 80145da:	3708      	adds	r7, #8
 80145dc:	46bd      	mov	sp, r7
 80145de:	bd80      	pop	{r7, pc}

080145e0 <tcp_bind>:
 *         ERR_VAL if bind failed because the PCB is not in a valid state
 *         ERR_OK if bound
 */
err_t
tcp_bind(struct tcp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port)
{
 80145e0:	b580      	push	{r7, lr}
 80145e2:	b088      	sub	sp, #32
 80145e4:	af00      	add	r7, sp, #0
 80145e6:	60f8      	str	r0, [r7, #12]
 80145e8:	60b9      	str	r1, [r7, #8]
 80145ea:	4613      	mov	r3, r2
 80145ec:	80fb      	strh	r3, [r7, #6]
  int i;
  int max_pcb_list = NUM_TCP_PCB_LISTS;
 80145ee:	2304      	movs	r3, #4
 80145f0:	617b      	str	r3, [r7, #20]

  LWIP_ASSERT_CORE_LOCKED();

#if LWIP_IPV4
  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 80145f2:	68bb      	ldr	r3, [r7, #8]
 80145f4:	2b00      	cmp	r3, #0
 80145f6:	d101      	bne.n	80145fc <tcp_bind+0x1c>
    ipaddr = IP4_ADDR_ANY;
 80145f8:	4b3e      	ldr	r3, [pc, #248]	@ (80146f4 <tcp_bind+0x114>)
 80145fa:	60bb      	str	r3, [r7, #8]
  }
#else /* LWIP_IPV4 */
  LWIP_ERROR("tcp_bind: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
#endif /* LWIP_IPV4 */

  LWIP_ERROR("tcp_bind: invalid pcb", pcb != NULL, return ERR_ARG);
 80145fc:	68fb      	ldr	r3, [r7, #12]
 80145fe:	2b00      	cmp	r3, #0
 8014600:	d109      	bne.n	8014616 <tcp_bind+0x36>
 8014602:	4b3d      	ldr	r3, [pc, #244]	@ (80146f8 <tcp_bind+0x118>)
 8014604:	f240 22a9 	movw	r2, #681	@ 0x2a9
 8014608:	493c      	ldr	r1, [pc, #240]	@ (80146fc <tcp_bind+0x11c>)
 801460a:	483d      	ldr	r0, [pc, #244]	@ (8014700 <tcp_bind+0x120>)
 801460c:	f009 fd7e 	bl	801e10c <iprintf>
 8014610:	f06f 030f 	mvn.w	r3, #15
 8014614:	e06a      	b.n	80146ec <tcp_bind+0x10c>

  LWIP_ERROR("tcp_bind: can only bind in state CLOSED", pcb->state == CLOSED, return ERR_VAL);
 8014616:	68fb      	ldr	r3, [r7, #12]
 8014618:	7d1b      	ldrb	r3, [r3, #20]
 801461a:	2b00      	cmp	r3, #0
 801461c:	d009      	beq.n	8014632 <tcp_bind+0x52>
 801461e:	4b36      	ldr	r3, [pc, #216]	@ (80146f8 <tcp_bind+0x118>)
 8014620:	f240 22ab 	movw	r2, #683	@ 0x2ab
 8014624:	4937      	ldr	r1, [pc, #220]	@ (8014704 <tcp_bind+0x124>)
 8014626:	4836      	ldr	r0, [pc, #216]	@ (8014700 <tcp_bind+0x120>)
 8014628:	f009 fd70 	bl	801e10c <iprintf>
 801462c:	f06f 0305 	mvn.w	r3, #5
 8014630:	e05c      	b.n	80146ec <tcp_bind+0x10c>
    ip6_addr_select_zone(ip_2_ip6(&zoned_ipaddr), ip_2_ip6(&zoned_ipaddr));
    ipaddr = &zoned_ipaddr;
  }
#endif /* LWIP_IPV6 && LWIP_IPV6_SCOPES */

  if (port == 0) {
 8014632:	88fb      	ldrh	r3, [r7, #6]
 8014634:	2b00      	cmp	r3, #0
 8014636:	d109      	bne.n	801464c <tcp_bind+0x6c>
    port = tcp_new_port();
 8014638:	f000 f9de 	bl	80149f8 <tcp_new_port>
 801463c:	4603      	mov	r3, r0
 801463e:	80fb      	strh	r3, [r7, #6]
    if (port == 0) {
 8014640:	88fb      	ldrh	r3, [r7, #6]
 8014642:	2b00      	cmp	r3, #0
 8014644:	d135      	bne.n	80146b2 <tcp_bind+0xd2>
      return ERR_BUF;
 8014646:	f06f 0301 	mvn.w	r3, #1
 801464a:	e04f      	b.n	80146ec <tcp_bind+0x10c>
    }
  } else {
    /* Check if the address already is in use (on all lists) */
    for (i = 0; i < max_pcb_list; i++) {
 801464c:	2300      	movs	r3, #0
 801464e:	61fb      	str	r3, [r7, #28]
 8014650:	e02b      	b.n	80146aa <tcp_bind+0xca>
      for (cpcb = *tcp_pcb_lists[i]; cpcb != NULL; cpcb = cpcb->next) {
 8014652:	4a2d      	ldr	r2, [pc, #180]	@ (8014708 <tcp_bind+0x128>)
 8014654:	69fb      	ldr	r3, [r7, #28]
 8014656:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801465a:	681b      	ldr	r3, [r3, #0]
 801465c:	61bb      	str	r3, [r7, #24]
 801465e:	e01e      	b.n	801469e <tcp_bind+0xbe>
        if (cpcb->local_port == port) {
 8014660:	69bb      	ldr	r3, [r7, #24]
 8014662:	8adb      	ldrh	r3, [r3, #22]
 8014664:	88fa      	ldrh	r2, [r7, #6]
 8014666:	429a      	cmp	r2, r3
 8014668:	d116      	bne.n	8014698 <tcp_bind+0xb8>
              !ip_get_option(cpcb, SOF_REUSEADDR))
#endif /* SO_REUSE */
          {
            /* @todo: check accept_any_ip_version */
            if ((IP_IS_V6(ipaddr) == IP_IS_V6_VAL(cpcb->local_ip)) &&
                (ip_addr_isany(&cpcb->local_ip) ||
 801466a:	69bb      	ldr	r3, [r7, #24]
            if ((IP_IS_V6(ipaddr) == IP_IS_V6_VAL(cpcb->local_ip)) &&
 801466c:	2b00      	cmp	r3, #0
 801466e:	d010      	beq.n	8014692 <tcp_bind+0xb2>
                (ip_addr_isany(&cpcb->local_ip) ||
 8014670:	69bb      	ldr	r3, [r7, #24]
 8014672:	681b      	ldr	r3, [r3, #0]
 8014674:	2b00      	cmp	r3, #0
 8014676:	d00c      	beq.n	8014692 <tcp_bind+0xb2>
 8014678:	68bb      	ldr	r3, [r7, #8]
 801467a:	2b00      	cmp	r3, #0
 801467c:	d009      	beq.n	8014692 <tcp_bind+0xb2>
                 ip_addr_isany(ipaddr) ||
 801467e:	68bb      	ldr	r3, [r7, #8]
 8014680:	681b      	ldr	r3, [r3, #0]
 8014682:	2b00      	cmp	r3, #0
 8014684:	d005      	beq.n	8014692 <tcp_bind+0xb2>
                 ip_addr_cmp(&cpcb->local_ip, ipaddr))) {
 8014686:	69bb      	ldr	r3, [r7, #24]
 8014688:	681a      	ldr	r2, [r3, #0]
 801468a:	68bb      	ldr	r3, [r7, #8]
 801468c:	681b      	ldr	r3, [r3, #0]
            if ((IP_IS_V6(ipaddr) == IP_IS_V6_VAL(cpcb->local_ip)) &&
 801468e:	429a      	cmp	r2, r3
 8014690:	d102      	bne.n	8014698 <tcp_bind+0xb8>
              return ERR_USE;
 8014692:	f06f 0307 	mvn.w	r3, #7
 8014696:	e029      	b.n	80146ec <tcp_bind+0x10c>
      for (cpcb = *tcp_pcb_lists[i]; cpcb != NULL; cpcb = cpcb->next) {
 8014698:	69bb      	ldr	r3, [r7, #24]
 801469a:	68db      	ldr	r3, [r3, #12]
 801469c:	61bb      	str	r3, [r7, #24]
 801469e:	69bb      	ldr	r3, [r7, #24]
 80146a0:	2b00      	cmp	r3, #0
 80146a2:	d1dd      	bne.n	8014660 <tcp_bind+0x80>
    for (i = 0; i < max_pcb_list; i++) {
 80146a4:	69fb      	ldr	r3, [r7, #28]
 80146a6:	3301      	adds	r3, #1
 80146a8:	61fb      	str	r3, [r7, #28]
 80146aa:	69fa      	ldr	r2, [r7, #28]
 80146ac:	697b      	ldr	r3, [r7, #20]
 80146ae:	429a      	cmp	r2, r3
 80146b0:	dbcf      	blt.n	8014652 <tcp_bind+0x72>
        }
      }
    }
  }

  if (!ip_addr_isany(ipaddr)
 80146b2:	68bb      	ldr	r3, [r7, #8]
 80146b4:	2b00      	cmp	r3, #0
 80146b6:	d00c      	beq.n	80146d2 <tcp_bind+0xf2>
 80146b8:	68bb      	ldr	r3, [r7, #8]
 80146ba:	681b      	ldr	r3, [r3, #0]
 80146bc:	2b00      	cmp	r3, #0
 80146be:	d008      	beq.n	80146d2 <tcp_bind+0xf2>
#if LWIP_IPV4 && LWIP_IPV6
      || (IP_GET_TYPE(ipaddr) != IP_GET_TYPE(&pcb->local_ip))
#endif /* LWIP_IPV4 && LWIP_IPV6 */
     ) {
    ip_addr_set(&pcb->local_ip, ipaddr);
 80146c0:	68bb      	ldr	r3, [r7, #8]
 80146c2:	2b00      	cmp	r3, #0
 80146c4:	d002      	beq.n	80146cc <tcp_bind+0xec>
 80146c6:	68bb      	ldr	r3, [r7, #8]
 80146c8:	681b      	ldr	r3, [r3, #0]
 80146ca:	e000      	b.n	80146ce <tcp_bind+0xee>
 80146cc:	2300      	movs	r3, #0
 80146ce:	68fa      	ldr	r2, [r7, #12]
 80146d0:	6013      	str	r3, [r2, #0]
  }
  pcb->local_port = port;
 80146d2:	68fb      	ldr	r3, [r7, #12]
 80146d4:	88fa      	ldrh	r2, [r7, #6]
 80146d6:	82da      	strh	r2, [r3, #22]
  TCP_REG(&tcp_bound_pcbs, pcb);
 80146d8:	4b0c      	ldr	r3, [pc, #48]	@ (801470c <tcp_bind+0x12c>)
 80146da:	681a      	ldr	r2, [r3, #0]
 80146dc:	68fb      	ldr	r3, [r7, #12]
 80146de:	60da      	str	r2, [r3, #12]
 80146e0:	4a0a      	ldr	r2, [pc, #40]	@ (801470c <tcp_bind+0x12c>)
 80146e2:	68fb      	ldr	r3, [r7, #12]
 80146e4:	6013      	str	r3, [r2, #0]
 80146e6:	f005 fc9b 	bl	801a020 <tcp_timer_needed>
  LWIP_DEBUGF(TCP_DEBUG, ("tcp_bind: bind to port %"U16_F"\n", port));
  return ERR_OK;
 80146ea:	2300      	movs	r3, #0
}
 80146ec:	4618      	mov	r0, r3
 80146ee:	3720      	adds	r7, #32
 80146f0:	46bd      	mov	sp, r7
 80146f2:	bd80      	pop	{r7, pc}
 80146f4:	08034b58 	.word	0x08034b58
 80146f8:	08020a80 	.word	0x08020a80
 80146fc:	08020c14 	.word	0x08020c14
 8014700:	08020ac4 	.word	0x08020ac4
 8014704:	08020c2c 	.word	0x08020c2c
 8014708:	08034b30 	.word	0x08034b30
 801470c:	2000e4f4 	.word	0x2000e4f4

08014710 <tcp_accept_null>:
/**
 * Default accept callback if no accept callback is specified by the user.
 */
static err_t
tcp_accept_null(void *arg, struct tcp_pcb *pcb, err_t err)
{
 8014710:	b580      	push	{r7, lr}
 8014712:	b084      	sub	sp, #16
 8014714:	af00      	add	r7, sp, #0
 8014716:	60f8      	str	r0, [r7, #12]
 8014718:	60b9      	str	r1, [r7, #8]
 801471a:	4613      	mov	r3, r2
 801471c:	71fb      	strb	r3, [r7, #7]
  LWIP_UNUSED_ARG(arg);
  LWIP_UNUSED_ARG(err);

  LWIP_ASSERT("tcp_accept_null: invalid pcb", pcb != NULL);
 801471e:	68bb      	ldr	r3, [r7, #8]
 8014720:	2b00      	cmp	r3, #0
 8014722:	d106      	bne.n	8014732 <tcp_accept_null+0x22>
 8014724:	4b07      	ldr	r3, [pc, #28]	@ (8014744 <tcp_accept_null+0x34>)
 8014726:	f240 320f 	movw	r2, #783	@ 0x30f
 801472a:	4907      	ldr	r1, [pc, #28]	@ (8014748 <tcp_accept_null+0x38>)
 801472c:	4807      	ldr	r0, [pc, #28]	@ (801474c <tcp_accept_null+0x3c>)
 801472e:	f009 fced 	bl	801e10c <iprintf>

  tcp_abort(pcb);
 8014732:	68b8      	ldr	r0, [r7, #8]
 8014734:	f7ff ff48 	bl	80145c8 <tcp_abort>

  return ERR_ABRT;
 8014738:	f06f 030c 	mvn.w	r3, #12
}
 801473c:	4618      	mov	r0, r3
 801473e:	3710      	adds	r7, #16
 8014740:	46bd      	mov	sp, r7
 8014742:	bd80      	pop	{r7, pc}
 8014744:	08020a80 	.word	0x08020a80
 8014748:	08020c54 	.word	0x08020c54
 801474c:	08020ac4 	.word	0x08020ac4

08014750 <tcp_listen_with_backlog_and_err>:
 *       called like this:
 *             tpcb = tcp_listen_with_backlog_and_err(tpcb, backlog, &err);
 */
struct tcp_pcb *
tcp_listen_with_backlog_and_err(struct tcp_pcb *pcb, u8_t backlog, err_t *err)
{
 8014750:	b580      	push	{r7, lr}
 8014752:	b088      	sub	sp, #32
 8014754:	af00      	add	r7, sp, #0
 8014756:	60f8      	str	r0, [r7, #12]
 8014758:	460b      	mov	r3, r1
 801475a:	607a      	str	r2, [r7, #4]
 801475c:	72fb      	strb	r3, [r7, #11]
  struct tcp_pcb_listen *lpcb = NULL;
 801475e:	2300      	movs	r3, #0
 8014760:	61fb      	str	r3, [r7, #28]

  LWIP_UNUSED_ARG(backlog);

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_listen_with_backlog_and_err: invalid pcb", pcb != NULL, res = ERR_ARG; goto done);
 8014762:	68fb      	ldr	r3, [r7, #12]
 8014764:	2b00      	cmp	r3, #0
 8014766:	d109      	bne.n	801477c <tcp_listen_with_backlog_and_err+0x2c>
 8014768:	4b47      	ldr	r3, [pc, #284]	@ (8014888 <tcp_listen_with_backlog_and_err+0x138>)
 801476a:	f240 3259 	movw	r2, #857	@ 0x359
 801476e:	4947      	ldr	r1, [pc, #284]	@ (801488c <tcp_listen_with_backlog_and_err+0x13c>)
 8014770:	4847      	ldr	r0, [pc, #284]	@ (8014890 <tcp_listen_with_backlog_and_err+0x140>)
 8014772:	f009 fccb 	bl	801e10c <iprintf>
 8014776:	23f0      	movs	r3, #240	@ 0xf0
 8014778:	76fb      	strb	r3, [r7, #27]
 801477a:	e079      	b.n	8014870 <tcp_listen_with_backlog_and_err+0x120>
  LWIP_ERROR("tcp_listen_with_backlog_and_err: pcb already connected", pcb->state == CLOSED, res = ERR_CLSD; goto done);
 801477c:	68fb      	ldr	r3, [r7, #12]
 801477e:	7d1b      	ldrb	r3, [r3, #20]
 8014780:	2b00      	cmp	r3, #0
 8014782:	d009      	beq.n	8014798 <tcp_listen_with_backlog_and_err+0x48>
 8014784:	4b40      	ldr	r3, [pc, #256]	@ (8014888 <tcp_listen_with_backlog_and_err+0x138>)
 8014786:	f240 325a 	movw	r2, #858	@ 0x35a
 801478a:	4942      	ldr	r1, [pc, #264]	@ (8014894 <tcp_listen_with_backlog_and_err+0x144>)
 801478c:	4840      	ldr	r0, [pc, #256]	@ (8014890 <tcp_listen_with_backlog_and_err+0x140>)
 801478e:	f009 fcbd 	bl	801e10c <iprintf>
 8014792:	23f1      	movs	r3, #241	@ 0xf1
 8014794:	76fb      	strb	r3, [r7, #27]
 8014796:	e06b      	b.n	8014870 <tcp_listen_with_backlog_and_err+0x120>

  /* already listening? */
  if (pcb->state == LISTEN) {
 8014798:	68fb      	ldr	r3, [r7, #12]
 801479a:	7d1b      	ldrb	r3, [r3, #20]
 801479c:	2b01      	cmp	r3, #1
 801479e:	d104      	bne.n	80147aa <tcp_listen_with_backlog_and_err+0x5a>
    lpcb = (struct tcp_pcb_listen *)pcb;
 80147a0:	68fb      	ldr	r3, [r7, #12]
 80147a2:	61fb      	str	r3, [r7, #28]
    res = ERR_ALREADY;
 80147a4:	23f7      	movs	r3, #247	@ 0xf7
 80147a6:	76fb      	strb	r3, [r7, #27]
    goto done;
 80147a8:	e062      	b.n	8014870 <tcp_listen_with_backlog_and_err+0x120>
        goto done;
      }
    }
  }
#endif /* SO_REUSE */
  lpcb = (struct tcp_pcb_listen *)memp_malloc(MEMP_TCP_PCB_LISTEN);
 80147aa:	2002      	movs	r0, #2
 80147ac:	f7fe fa02 	bl	8012bb4 <memp_malloc>
 80147b0:	61f8      	str	r0, [r7, #28]
  if (lpcb == NULL) {
 80147b2:	69fb      	ldr	r3, [r7, #28]
 80147b4:	2b00      	cmp	r3, #0
 80147b6:	d102      	bne.n	80147be <tcp_listen_with_backlog_and_err+0x6e>
    res = ERR_MEM;
 80147b8:	23ff      	movs	r3, #255	@ 0xff
 80147ba:	76fb      	strb	r3, [r7, #27]
    goto done;
 80147bc:	e058      	b.n	8014870 <tcp_listen_with_backlog_and_err+0x120>
  }
  lpcb->callback_arg = pcb->callback_arg;
 80147be:	68fb      	ldr	r3, [r7, #12]
 80147c0:	691a      	ldr	r2, [r3, #16]
 80147c2:	69fb      	ldr	r3, [r7, #28]
 80147c4:	611a      	str	r2, [r3, #16]
  lpcb->local_port = pcb->local_port;
 80147c6:	68fb      	ldr	r3, [r7, #12]
 80147c8:	8ada      	ldrh	r2, [r3, #22]
 80147ca:	69fb      	ldr	r3, [r7, #28]
 80147cc:	82da      	strh	r2, [r3, #22]
  lpcb->state = LISTEN;
 80147ce:	69fb      	ldr	r3, [r7, #28]
 80147d0:	2201      	movs	r2, #1
 80147d2:	751a      	strb	r2, [r3, #20]
  lpcb->prio = pcb->prio;
 80147d4:	68fb      	ldr	r3, [r7, #12]
 80147d6:	7d5a      	ldrb	r2, [r3, #21]
 80147d8:	69fb      	ldr	r3, [r7, #28]
 80147da:	755a      	strb	r2, [r3, #21]
  lpcb->so_options = pcb->so_options;
 80147dc:	68fb      	ldr	r3, [r7, #12]
 80147de:	7a5a      	ldrb	r2, [r3, #9]
 80147e0:	69fb      	ldr	r3, [r7, #28]
 80147e2:	725a      	strb	r2, [r3, #9]
  lpcb->netif_idx = NETIF_NO_INDEX;
 80147e4:	69fb      	ldr	r3, [r7, #28]
 80147e6:	2200      	movs	r2, #0
 80147e8:	721a      	strb	r2, [r3, #8]
  lpcb->ttl = pcb->ttl;
 80147ea:	68fb      	ldr	r3, [r7, #12]
 80147ec:	7ada      	ldrb	r2, [r3, #11]
 80147ee:	69fb      	ldr	r3, [r7, #28]
 80147f0:	72da      	strb	r2, [r3, #11]
  lpcb->tos = pcb->tos;
 80147f2:	68fb      	ldr	r3, [r7, #12]
 80147f4:	7a9a      	ldrb	r2, [r3, #10]
 80147f6:	69fb      	ldr	r3, [r7, #28]
 80147f8:	729a      	strb	r2, [r3, #10]
#if LWIP_IPV4 && LWIP_IPV6
  IP_SET_TYPE_VAL(lpcb->remote_ip, pcb->local_ip.type);
#endif /* LWIP_IPV4 && LWIP_IPV6 */
  ip_addr_copy(lpcb->local_ip, pcb->local_ip);
 80147fa:	68fb      	ldr	r3, [r7, #12]
 80147fc:	681a      	ldr	r2, [r3, #0]
 80147fe:	69fb      	ldr	r3, [r7, #28]
 8014800:	601a      	str	r2, [r3, #0]
  if (pcb->local_port != 0) {
 8014802:	68fb      	ldr	r3, [r7, #12]
 8014804:	8adb      	ldrh	r3, [r3, #22]
 8014806:	2b00      	cmp	r3, #0
 8014808:	d021      	beq.n	801484e <tcp_listen_with_backlog_and_err+0xfe>
    TCP_RMV(&tcp_bound_pcbs, pcb);
 801480a:	4b23      	ldr	r3, [pc, #140]	@ (8014898 <tcp_listen_with_backlog_and_err+0x148>)
 801480c:	681b      	ldr	r3, [r3, #0]
 801480e:	68fa      	ldr	r2, [r7, #12]
 8014810:	429a      	cmp	r2, r3
 8014812:	d105      	bne.n	8014820 <tcp_listen_with_backlog_and_err+0xd0>
 8014814:	4b20      	ldr	r3, [pc, #128]	@ (8014898 <tcp_listen_with_backlog_and_err+0x148>)
 8014816:	681b      	ldr	r3, [r3, #0]
 8014818:	68db      	ldr	r3, [r3, #12]
 801481a:	4a1f      	ldr	r2, [pc, #124]	@ (8014898 <tcp_listen_with_backlog_and_err+0x148>)
 801481c:	6013      	str	r3, [r2, #0]
 801481e:	e013      	b.n	8014848 <tcp_listen_with_backlog_and_err+0xf8>
 8014820:	4b1d      	ldr	r3, [pc, #116]	@ (8014898 <tcp_listen_with_backlog_and_err+0x148>)
 8014822:	681b      	ldr	r3, [r3, #0]
 8014824:	617b      	str	r3, [r7, #20]
 8014826:	e00c      	b.n	8014842 <tcp_listen_with_backlog_and_err+0xf2>
 8014828:	697b      	ldr	r3, [r7, #20]
 801482a:	68db      	ldr	r3, [r3, #12]
 801482c:	68fa      	ldr	r2, [r7, #12]
 801482e:	429a      	cmp	r2, r3
 8014830:	d104      	bne.n	801483c <tcp_listen_with_backlog_and_err+0xec>
 8014832:	68fb      	ldr	r3, [r7, #12]
 8014834:	68da      	ldr	r2, [r3, #12]
 8014836:	697b      	ldr	r3, [r7, #20]
 8014838:	60da      	str	r2, [r3, #12]
 801483a:	e005      	b.n	8014848 <tcp_listen_with_backlog_and_err+0xf8>
 801483c:	697b      	ldr	r3, [r7, #20]
 801483e:	68db      	ldr	r3, [r3, #12]
 8014840:	617b      	str	r3, [r7, #20]
 8014842:	697b      	ldr	r3, [r7, #20]
 8014844:	2b00      	cmp	r3, #0
 8014846:	d1ef      	bne.n	8014828 <tcp_listen_with_backlog_and_err+0xd8>
 8014848:	68fb      	ldr	r3, [r7, #12]
 801484a:	2200      	movs	r2, #0
 801484c:	60da      	str	r2, [r3, #12]
  }
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  /* copy over ext_args to listening pcb  */
  memcpy(&lpcb->ext_args, &pcb->ext_args, sizeof(pcb->ext_args));
#endif
  tcp_free(pcb);
 801484e:	68f8      	ldr	r0, [r7, #12]
 8014850:	f7ff fb76 	bl	8013f40 <tcp_free>
#if LWIP_CALLBACK_API
  lpcb->accept = tcp_accept_null;
 8014854:	69fb      	ldr	r3, [r7, #28]
 8014856:	4a11      	ldr	r2, [pc, #68]	@ (801489c <tcp_listen_with_backlog_and_err+0x14c>)
 8014858:	619a      	str	r2, [r3, #24]
#endif /* LWIP_CALLBACK_API */
#if TCP_LISTEN_BACKLOG
  lpcb->accepts_pending = 0;
  tcp_backlog_set(lpcb, backlog);
#endif /* TCP_LISTEN_BACKLOG */
  TCP_REG(&tcp_listen_pcbs.pcbs, (struct tcp_pcb *)lpcb);
 801485a:	4b11      	ldr	r3, [pc, #68]	@ (80148a0 <tcp_listen_with_backlog_and_err+0x150>)
 801485c:	681a      	ldr	r2, [r3, #0]
 801485e:	69fb      	ldr	r3, [r7, #28]
 8014860:	60da      	str	r2, [r3, #12]
 8014862:	4a0f      	ldr	r2, [pc, #60]	@ (80148a0 <tcp_listen_with_backlog_and_err+0x150>)
 8014864:	69fb      	ldr	r3, [r7, #28]
 8014866:	6013      	str	r3, [r2, #0]
 8014868:	f005 fbda 	bl	801a020 <tcp_timer_needed>
  res = ERR_OK;
 801486c:	2300      	movs	r3, #0
 801486e:	76fb      	strb	r3, [r7, #27]
done:
  if (err != NULL) {
 8014870:	687b      	ldr	r3, [r7, #4]
 8014872:	2b00      	cmp	r3, #0
 8014874:	d002      	beq.n	801487c <tcp_listen_with_backlog_and_err+0x12c>
    *err = res;
 8014876:	687b      	ldr	r3, [r7, #4]
 8014878:	7efa      	ldrb	r2, [r7, #27]
 801487a:	701a      	strb	r2, [r3, #0]
  }
  return (struct tcp_pcb *)lpcb;
 801487c:	69fb      	ldr	r3, [r7, #28]
}
 801487e:	4618      	mov	r0, r3
 8014880:	3720      	adds	r7, #32
 8014882:	46bd      	mov	sp, r7
 8014884:	bd80      	pop	{r7, pc}
 8014886:	bf00      	nop
 8014888:	08020a80 	.word	0x08020a80
 801488c:	08020c74 	.word	0x08020c74
 8014890:	08020ac4 	.word	0x08020ac4
 8014894:	08020ca4 	.word	0x08020ca4
 8014898:	2000e4f4 	.word	0x2000e4f4
 801489c:	08014711 	.word	0x08014711
 80148a0:	2000e4f8 	.word	0x2000e4f8

080148a4 <tcp_update_rcv_ann_wnd>:
 * Returns how much extra window would be advertised if we sent an
 * update now.
 */
u32_t
tcp_update_rcv_ann_wnd(struct tcp_pcb *pcb)
{
 80148a4:	b580      	push	{r7, lr}
 80148a6:	b084      	sub	sp, #16
 80148a8:	af00      	add	r7, sp, #0
 80148aa:	6078      	str	r0, [r7, #4]
  u32_t new_right_edge;

  LWIP_ASSERT("tcp_update_rcv_ann_wnd: invalid pcb", pcb != NULL);
 80148ac:	687b      	ldr	r3, [r7, #4]
 80148ae:	2b00      	cmp	r3, #0
 80148b0:	d106      	bne.n	80148c0 <tcp_update_rcv_ann_wnd+0x1c>
 80148b2:	4b25      	ldr	r3, [pc, #148]	@ (8014948 <tcp_update_rcv_ann_wnd+0xa4>)
 80148b4:	f240 32a6 	movw	r2, #934	@ 0x3a6
 80148b8:	4924      	ldr	r1, [pc, #144]	@ (801494c <tcp_update_rcv_ann_wnd+0xa8>)
 80148ba:	4825      	ldr	r0, [pc, #148]	@ (8014950 <tcp_update_rcv_ann_wnd+0xac>)
 80148bc:	f009 fc26 	bl	801e10c <iprintf>
  new_right_edge = pcb->rcv_nxt + pcb->rcv_wnd;
 80148c0:	687b      	ldr	r3, [r7, #4]
 80148c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80148c4:	687a      	ldr	r2, [r7, #4]
 80148c6:	8d12      	ldrh	r2, [r2, #40]	@ 0x28
 80148c8:	4413      	add	r3, r2
 80148ca:	60fb      	str	r3, [r7, #12]

  if (TCP_SEQ_GEQ(new_right_edge, pcb->rcv_ann_right_edge + LWIP_MIN((TCP_WND / 2), pcb->mss))) {
 80148cc:	687b      	ldr	r3, [r7, #4]
 80148ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80148d0:	687a      	ldr	r2, [r7, #4]
 80148d2:	8e52      	ldrh	r2, [r2, #50]	@ 0x32
 80148d4:	f5b2 6f86 	cmp.w	r2, #1072	@ 0x430
 80148d8:	bf28      	it	cs
 80148da:	f44f 6286 	movcs.w	r2, #1072	@ 0x430
 80148de:	b292      	uxth	r2, r2
 80148e0:	4413      	add	r3, r2
 80148e2:	68fa      	ldr	r2, [r7, #12]
 80148e4:	1ad3      	subs	r3, r2, r3
 80148e6:	2b00      	cmp	r3, #0
 80148e8:	db08      	blt.n	80148fc <tcp_update_rcv_ann_wnd+0x58>
    /* we can advertise more window */
    pcb->rcv_ann_wnd = pcb->rcv_wnd;
 80148ea:	687b      	ldr	r3, [r7, #4]
 80148ec:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 80148ee:	687b      	ldr	r3, [r7, #4]
 80148f0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    return new_right_edge - pcb->rcv_ann_right_edge;
 80148f2:	687b      	ldr	r3, [r7, #4]
 80148f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80148f6:	68fa      	ldr	r2, [r7, #12]
 80148f8:	1ad3      	subs	r3, r2, r3
 80148fa:	e020      	b.n	801493e <tcp_update_rcv_ann_wnd+0x9a>
  } else {
    if (TCP_SEQ_GT(pcb->rcv_nxt, pcb->rcv_ann_right_edge)) {
 80148fc:	687b      	ldr	r3, [r7, #4]
 80148fe:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8014900:	687b      	ldr	r3, [r7, #4]
 8014902:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014904:	1ad3      	subs	r3, r2, r3
 8014906:	2b00      	cmp	r3, #0
 8014908:	dd03      	ble.n	8014912 <tcp_update_rcv_ann_wnd+0x6e>
      /* Can happen due to other end sending out of advertised window,
       * but within actual available (but not yet advertised) window */
      pcb->rcv_ann_wnd = 0;
 801490a:	687b      	ldr	r3, [r7, #4]
 801490c:	2200      	movs	r2, #0
 801490e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8014910:	e014      	b.n	801493c <tcp_update_rcv_ann_wnd+0x98>
    } else {
      /* keep the right edge of window constant */
      u32_t new_rcv_ann_wnd = pcb->rcv_ann_right_edge - pcb->rcv_nxt;
 8014912:	687b      	ldr	r3, [r7, #4]
 8014914:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8014916:	687b      	ldr	r3, [r7, #4]
 8014918:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801491a:	1ad3      	subs	r3, r2, r3
 801491c:	60bb      	str	r3, [r7, #8]
#if !LWIP_WND_SCALE
      LWIP_ASSERT("new_rcv_ann_wnd <= 0xffff", new_rcv_ann_wnd <= 0xffff);
 801491e:	68bb      	ldr	r3, [r7, #8]
 8014920:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8014924:	d306      	bcc.n	8014934 <tcp_update_rcv_ann_wnd+0x90>
 8014926:	4b08      	ldr	r3, [pc, #32]	@ (8014948 <tcp_update_rcv_ann_wnd+0xa4>)
 8014928:	f240 32b6 	movw	r2, #950	@ 0x3b6
 801492c:	4909      	ldr	r1, [pc, #36]	@ (8014954 <tcp_update_rcv_ann_wnd+0xb0>)
 801492e:	4808      	ldr	r0, [pc, #32]	@ (8014950 <tcp_update_rcv_ann_wnd+0xac>)
 8014930:	f009 fbec 	bl	801e10c <iprintf>
#endif
      pcb->rcv_ann_wnd = (tcpwnd_size_t)new_rcv_ann_wnd;
 8014934:	68bb      	ldr	r3, [r7, #8]
 8014936:	b29a      	uxth	r2, r3
 8014938:	687b      	ldr	r3, [r7, #4]
 801493a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }
    return 0;
 801493c:	2300      	movs	r3, #0
  }
}
 801493e:	4618      	mov	r0, r3
 8014940:	3710      	adds	r7, #16
 8014942:	46bd      	mov	sp, r7
 8014944:	bd80      	pop	{r7, pc}
 8014946:	bf00      	nop
 8014948:	08020a80 	.word	0x08020a80
 801494c:	08020cdc 	.word	0x08020cdc
 8014950:	08020ac4 	.word	0x08020ac4
 8014954:	08020d00 	.word	0x08020d00

08014958 <tcp_recved>:
 * @param pcb the tcp_pcb for which data is read
 * @param len the amount of bytes that have been read by the application
 */
void
tcp_recved(struct tcp_pcb *pcb, u16_t len)
{
 8014958:	b580      	push	{r7, lr}
 801495a:	b084      	sub	sp, #16
 801495c:	af00      	add	r7, sp, #0
 801495e:	6078      	str	r0, [r7, #4]
 8014960:	460b      	mov	r3, r1
 8014962:	807b      	strh	r3, [r7, #2]
  u32_t wnd_inflation;
  tcpwnd_size_t rcv_wnd;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_recved: invalid pcb", pcb != NULL, return);
 8014964:	687b      	ldr	r3, [r7, #4]
 8014966:	2b00      	cmp	r3, #0
 8014968:	d107      	bne.n	801497a <tcp_recved+0x22>
 801496a:	4b1f      	ldr	r3, [pc, #124]	@ (80149e8 <tcp_recved+0x90>)
 801496c:	f240 32cf 	movw	r2, #975	@ 0x3cf
 8014970:	491e      	ldr	r1, [pc, #120]	@ (80149ec <tcp_recved+0x94>)
 8014972:	481f      	ldr	r0, [pc, #124]	@ (80149f0 <tcp_recved+0x98>)
 8014974:	f009 fbca 	bl	801e10c <iprintf>
 8014978:	e032      	b.n	80149e0 <tcp_recved+0x88>

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_recved for listen-pcbs",
 801497a:	687b      	ldr	r3, [r7, #4]
 801497c:	7d1b      	ldrb	r3, [r3, #20]
 801497e:	2b01      	cmp	r3, #1
 8014980:	d106      	bne.n	8014990 <tcp_recved+0x38>
 8014982:	4b19      	ldr	r3, [pc, #100]	@ (80149e8 <tcp_recved+0x90>)
 8014984:	f240 32d2 	movw	r2, #978	@ 0x3d2
 8014988:	491a      	ldr	r1, [pc, #104]	@ (80149f4 <tcp_recved+0x9c>)
 801498a:	4819      	ldr	r0, [pc, #100]	@ (80149f0 <tcp_recved+0x98>)
 801498c:	f009 fbbe 	bl	801e10c <iprintf>
              pcb->state != LISTEN);

  rcv_wnd = (tcpwnd_size_t)(pcb->rcv_wnd + len);
 8014990:	687b      	ldr	r3, [r7, #4]
 8014992:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 8014994:	887b      	ldrh	r3, [r7, #2]
 8014996:	4413      	add	r3, r2
 8014998:	81fb      	strh	r3, [r7, #14]
  if ((rcv_wnd > TCP_WND_MAX(pcb)) || (rcv_wnd < pcb->rcv_wnd)) {
 801499a:	89fb      	ldrh	r3, [r7, #14]
 801499c:	f5b3 6f06 	cmp.w	r3, #2144	@ 0x860
 80149a0:	d804      	bhi.n	80149ac <tcp_recved+0x54>
 80149a2:	687b      	ldr	r3, [r7, #4]
 80149a4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80149a6:	89fa      	ldrh	r2, [r7, #14]
 80149a8:	429a      	cmp	r2, r3
 80149aa:	d204      	bcs.n	80149b6 <tcp_recved+0x5e>
    /* window got too big or tcpwnd_size_t overflow */
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_recved: window got too big or tcpwnd_size_t overflow\n"));
    pcb->rcv_wnd = TCP_WND_MAX(pcb);
 80149ac:	687b      	ldr	r3, [r7, #4]
 80149ae:	f44f 6206 	mov.w	r2, #2144	@ 0x860
 80149b2:	851a      	strh	r2, [r3, #40]	@ 0x28
 80149b4:	e002      	b.n	80149bc <tcp_recved+0x64>
  } else  {
    pcb->rcv_wnd = rcv_wnd;
 80149b6:	687b      	ldr	r3, [r7, #4]
 80149b8:	89fa      	ldrh	r2, [r7, #14]
 80149ba:	851a      	strh	r2, [r3, #40]	@ 0x28
  }

  wnd_inflation = tcp_update_rcv_ann_wnd(pcb);
 80149bc:	6878      	ldr	r0, [r7, #4]
 80149be:	f7ff ff71 	bl	80148a4 <tcp_update_rcv_ann_wnd>
 80149c2:	60b8      	str	r0, [r7, #8]

  /* If the change in the right edge of window is significant (default
   * watermark is TCP_WND/4), then send an explicit update now.
   * Otherwise wait for a packet to be sent in the normal course of
   * events (or more window to be available later) */
  if (wnd_inflation >= TCP_WND_UPDATE_THRESHOLD) {
 80149c4:	68bb      	ldr	r3, [r7, #8]
 80149c6:	f5b3 7f06 	cmp.w	r3, #536	@ 0x218
 80149ca:	d309      	bcc.n	80149e0 <tcp_recved+0x88>
    tcp_ack_now(pcb);
 80149cc:	687b      	ldr	r3, [r7, #4]
 80149ce:	8b5b      	ldrh	r3, [r3, #26]
 80149d0:	f043 0302 	orr.w	r3, r3, #2
 80149d4:	b29a      	uxth	r2, r3
 80149d6:	687b      	ldr	r3, [r7, #4]
 80149d8:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 80149da:	6878      	ldr	r0, [r7, #4]
 80149dc:	f004 fbaa 	bl	8019134 <tcp_output>
  }

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_recved: received %"U16_F" bytes, wnd %"TCPWNDSIZE_F" (%"TCPWNDSIZE_F").\n",
                          len, pcb->rcv_wnd, (u16_t)(TCP_WND_MAX(pcb) - pcb->rcv_wnd)));
}
 80149e0:	3710      	adds	r7, #16
 80149e2:	46bd      	mov	sp, r7
 80149e4:	bd80      	pop	{r7, pc}
 80149e6:	bf00      	nop
 80149e8:	08020a80 	.word	0x08020a80
 80149ec:	08020d1c 	.word	0x08020d1c
 80149f0:	08020ac4 	.word	0x08020ac4
 80149f4:	08020d34 	.word	0x08020d34

080149f8 <tcp_new_port>:
 *
 * @return a new (free) local TCP port number
 */
static u16_t
tcp_new_port(void)
{
 80149f8:	b480      	push	{r7}
 80149fa:	b083      	sub	sp, #12
 80149fc:	af00      	add	r7, sp, #0
  u8_t i;
  u16_t n = 0;
 80149fe:	2300      	movs	r3, #0
 8014a00:	80bb      	strh	r3, [r7, #4]
  struct tcp_pcb *pcb;

again:
  tcp_port++;
 8014a02:	4b1e      	ldr	r3, [pc, #120]	@ (8014a7c <tcp_new_port+0x84>)
 8014a04:	881b      	ldrh	r3, [r3, #0]
 8014a06:	3301      	adds	r3, #1
 8014a08:	b29a      	uxth	r2, r3
 8014a0a:	4b1c      	ldr	r3, [pc, #112]	@ (8014a7c <tcp_new_port+0x84>)
 8014a0c:	801a      	strh	r2, [r3, #0]
  if (tcp_port == TCP_LOCAL_PORT_RANGE_END) {
 8014a0e:	4b1b      	ldr	r3, [pc, #108]	@ (8014a7c <tcp_new_port+0x84>)
 8014a10:	881b      	ldrh	r3, [r3, #0]
 8014a12:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8014a16:	4293      	cmp	r3, r2
 8014a18:	d103      	bne.n	8014a22 <tcp_new_port+0x2a>
    tcp_port = TCP_LOCAL_PORT_RANGE_START;
 8014a1a:	4b18      	ldr	r3, [pc, #96]	@ (8014a7c <tcp_new_port+0x84>)
 8014a1c:	f44f 4240 	mov.w	r2, #49152	@ 0xc000
 8014a20:	801a      	strh	r2, [r3, #0]
  }
  /* Check all PCB lists. */
  for (i = 0; i < NUM_TCP_PCB_LISTS; i++) {
 8014a22:	2300      	movs	r3, #0
 8014a24:	71fb      	strb	r3, [r7, #7]
 8014a26:	e01e      	b.n	8014a66 <tcp_new_port+0x6e>
    for (pcb = *tcp_pcb_lists[i]; pcb != NULL; pcb = pcb->next) {
 8014a28:	79fb      	ldrb	r3, [r7, #7]
 8014a2a:	4a15      	ldr	r2, [pc, #84]	@ (8014a80 <tcp_new_port+0x88>)
 8014a2c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8014a30:	681b      	ldr	r3, [r3, #0]
 8014a32:	603b      	str	r3, [r7, #0]
 8014a34:	e011      	b.n	8014a5a <tcp_new_port+0x62>
      if (pcb->local_port == tcp_port) {
 8014a36:	683b      	ldr	r3, [r7, #0]
 8014a38:	8ada      	ldrh	r2, [r3, #22]
 8014a3a:	4b10      	ldr	r3, [pc, #64]	@ (8014a7c <tcp_new_port+0x84>)
 8014a3c:	881b      	ldrh	r3, [r3, #0]
 8014a3e:	429a      	cmp	r2, r3
 8014a40:	d108      	bne.n	8014a54 <tcp_new_port+0x5c>
        n++;
 8014a42:	88bb      	ldrh	r3, [r7, #4]
 8014a44:	3301      	adds	r3, #1
 8014a46:	80bb      	strh	r3, [r7, #4]
        if (n > (TCP_LOCAL_PORT_RANGE_END - TCP_LOCAL_PORT_RANGE_START)) {
 8014a48:	88bb      	ldrh	r3, [r7, #4]
 8014a4a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8014a4e:	d3d8      	bcc.n	8014a02 <tcp_new_port+0xa>
          return 0;
 8014a50:	2300      	movs	r3, #0
 8014a52:	e00d      	b.n	8014a70 <tcp_new_port+0x78>
    for (pcb = *tcp_pcb_lists[i]; pcb != NULL; pcb = pcb->next) {
 8014a54:	683b      	ldr	r3, [r7, #0]
 8014a56:	68db      	ldr	r3, [r3, #12]
 8014a58:	603b      	str	r3, [r7, #0]
 8014a5a:	683b      	ldr	r3, [r7, #0]
 8014a5c:	2b00      	cmp	r3, #0
 8014a5e:	d1ea      	bne.n	8014a36 <tcp_new_port+0x3e>
  for (i = 0; i < NUM_TCP_PCB_LISTS; i++) {
 8014a60:	79fb      	ldrb	r3, [r7, #7]
 8014a62:	3301      	adds	r3, #1
 8014a64:	71fb      	strb	r3, [r7, #7]
 8014a66:	79fb      	ldrb	r3, [r7, #7]
 8014a68:	2b03      	cmp	r3, #3
 8014a6a:	d9dd      	bls.n	8014a28 <tcp_new_port+0x30>
        }
        goto again;
      }
    }
  }
  return tcp_port;
 8014a6c:	4b03      	ldr	r3, [pc, #12]	@ (8014a7c <tcp_new_port+0x84>)
 8014a6e:	881b      	ldrh	r3, [r3, #0]
}
 8014a70:	4618      	mov	r0, r3
 8014a72:	370c      	adds	r7, #12
 8014a74:	46bd      	mov	sp, r7
 8014a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014a7a:	4770      	bx	lr
 8014a7c:	200000b8 	.word	0x200000b8
 8014a80:	08034b30 	.word	0x08034b30

08014a84 <tcp_slowtmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_slowtmr(void)
{
 8014a84:	b5b0      	push	{r4, r5, r7, lr}
 8014a86:	b090      	sub	sp, #64	@ 0x40
 8014a88:	af04      	add	r7, sp, #16
  tcpwnd_size_t eff_wnd;
  u8_t pcb_remove;      /* flag if a PCB should be removed */
  u8_t pcb_reset;       /* flag if a RST should be sent when removing */
  err_t err;

  err = ERR_OK;
 8014a8a:	2300      	movs	r3, #0
 8014a8c:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25

  ++tcp_ticks;
 8014a90:	4b95      	ldr	r3, [pc, #596]	@ (8014ce8 <tcp_slowtmr+0x264>)
 8014a92:	681b      	ldr	r3, [r3, #0]
 8014a94:	3301      	adds	r3, #1
 8014a96:	4a94      	ldr	r2, [pc, #592]	@ (8014ce8 <tcp_slowtmr+0x264>)
 8014a98:	6013      	str	r3, [r2, #0]
  ++tcp_timer_ctr;
 8014a9a:	4b94      	ldr	r3, [pc, #592]	@ (8014cec <tcp_slowtmr+0x268>)
 8014a9c:	781b      	ldrb	r3, [r3, #0]
 8014a9e:	3301      	adds	r3, #1
 8014aa0:	b2da      	uxtb	r2, r3
 8014aa2:	4b92      	ldr	r3, [pc, #584]	@ (8014cec <tcp_slowtmr+0x268>)
 8014aa4:	701a      	strb	r2, [r3, #0]
 8014aa6:	e000      	b.n	8014aaa <tcp_slowtmr+0x26>
        prev->polltmr = 0;
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: polling application\n"));
        tcp_active_pcbs_changed = 0;
        TCP_EVENT_POLL(prev, err);
        if (tcp_active_pcbs_changed) {
          goto tcp_slowtmr_start;
 8014aa8:	bf00      	nop
  prev = NULL;
 8014aaa:	2300      	movs	r3, #0
 8014aac:	62bb      	str	r3, [r7, #40]	@ 0x28
  pcb = tcp_active_pcbs;
 8014aae:	4b90      	ldr	r3, [pc, #576]	@ (8014cf0 <tcp_slowtmr+0x26c>)
 8014ab0:	681b      	ldr	r3, [r3, #0]
 8014ab2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while (pcb != NULL) {
 8014ab4:	e29d      	b.n	8014ff2 <tcp_slowtmr+0x56e>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != CLOSED\n", pcb->state != CLOSED);
 8014ab6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014ab8:	7d1b      	ldrb	r3, [r3, #20]
 8014aba:	2b00      	cmp	r3, #0
 8014abc:	d106      	bne.n	8014acc <tcp_slowtmr+0x48>
 8014abe:	4b8d      	ldr	r3, [pc, #564]	@ (8014cf4 <tcp_slowtmr+0x270>)
 8014ac0:	f240 42be 	movw	r2, #1214	@ 0x4be
 8014ac4:	498c      	ldr	r1, [pc, #560]	@ (8014cf8 <tcp_slowtmr+0x274>)
 8014ac6:	488d      	ldr	r0, [pc, #564]	@ (8014cfc <tcp_slowtmr+0x278>)
 8014ac8:	f009 fb20 	bl	801e10c <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != LISTEN\n", pcb->state != LISTEN);
 8014acc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014ace:	7d1b      	ldrb	r3, [r3, #20]
 8014ad0:	2b01      	cmp	r3, #1
 8014ad2:	d106      	bne.n	8014ae2 <tcp_slowtmr+0x5e>
 8014ad4:	4b87      	ldr	r3, [pc, #540]	@ (8014cf4 <tcp_slowtmr+0x270>)
 8014ad6:	f240 42bf 	movw	r2, #1215	@ 0x4bf
 8014ada:	4989      	ldr	r1, [pc, #548]	@ (8014d00 <tcp_slowtmr+0x27c>)
 8014adc:	4887      	ldr	r0, [pc, #540]	@ (8014cfc <tcp_slowtmr+0x278>)
 8014ade:	f009 fb15 	bl	801e10c <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != TIME-WAIT\n", pcb->state != TIME_WAIT);
 8014ae2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014ae4:	7d1b      	ldrb	r3, [r3, #20]
 8014ae6:	2b0a      	cmp	r3, #10
 8014ae8:	d106      	bne.n	8014af8 <tcp_slowtmr+0x74>
 8014aea:	4b82      	ldr	r3, [pc, #520]	@ (8014cf4 <tcp_slowtmr+0x270>)
 8014aec:	f44f 6298 	mov.w	r2, #1216	@ 0x4c0
 8014af0:	4984      	ldr	r1, [pc, #528]	@ (8014d04 <tcp_slowtmr+0x280>)
 8014af2:	4882      	ldr	r0, [pc, #520]	@ (8014cfc <tcp_slowtmr+0x278>)
 8014af4:	f009 fb0a 	bl	801e10c <iprintf>
    if (pcb->last_timer == tcp_timer_ctr) {
 8014af8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014afa:	7f9a      	ldrb	r2, [r3, #30]
 8014afc:	4b7b      	ldr	r3, [pc, #492]	@ (8014cec <tcp_slowtmr+0x268>)
 8014afe:	781b      	ldrb	r3, [r3, #0]
 8014b00:	429a      	cmp	r2, r3
 8014b02:	d105      	bne.n	8014b10 <tcp_slowtmr+0x8c>
      prev = pcb;
 8014b04:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014b06:	62bb      	str	r3, [r7, #40]	@ 0x28
      pcb = pcb->next;
 8014b08:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014b0a:	68db      	ldr	r3, [r3, #12]
 8014b0c:	62fb      	str	r3, [r7, #44]	@ 0x2c
      continue;
 8014b0e:	e270      	b.n	8014ff2 <tcp_slowtmr+0x56e>
    pcb->last_timer = tcp_timer_ctr;
 8014b10:	4b76      	ldr	r3, [pc, #472]	@ (8014cec <tcp_slowtmr+0x268>)
 8014b12:	781a      	ldrb	r2, [r3, #0]
 8014b14:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014b16:	779a      	strb	r2, [r3, #30]
    pcb_remove = 0;
 8014b18:	2300      	movs	r3, #0
 8014b1a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    pcb_reset = 0;
 8014b1e:	2300      	movs	r3, #0
 8014b20:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
    if (pcb->state == SYN_SENT && pcb->nrtx >= TCP_SYNMAXRTX) {
 8014b24:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014b26:	7d1b      	ldrb	r3, [r3, #20]
 8014b28:	2b02      	cmp	r3, #2
 8014b2a:	d10a      	bne.n	8014b42 <tcp_slowtmr+0xbe>
 8014b2c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014b2e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8014b32:	2b05      	cmp	r3, #5
 8014b34:	d905      	bls.n	8014b42 <tcp_slowtmr+0xbe>
      ++pcb_remove;
 8014b36:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8014b3a:	3301      	adds	r3, #1
 8014b3c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8014b40:	e11e      	b.n	8014d80 <tcp_slowtmr+0x2fc>
    } else if (pcb->nrtx >= TCP_MAXRTX) {
 8014b42:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014b44:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8014b48:	2b0b      	cmp	r3, #11
 8014b4a:	d905      	bls.n	8014b58 <tcp_slowtmr+0xd4>
      ++pcb_remove;
 8014b4c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8014b50:	3301      	adds	r3, #1
 8014b52:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8014b56:	e113      	b.n	8014d80 <tcp_slowtmr+0x2fc>
      if (pcb->persist_backoff > 0) {
 8014b58:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014b5a:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 8014b5e:	2b00      	cmp	r3, #0
 8014b60:	d075      	beq.n	8014c4e <tcp_slowtmr+0x1ca>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with in-flight data", pcb->unacked == NULL);
 8014b62:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014b64:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8014b66:	2b00      	cmp	r3, #0
 8014b68:	d006      	beq.n	8014b78 <tcp_slowtmr+0xf4>
 8014b6a:	4b62      	ldr	r3, [pc, #392]	@ (8014cf4 <tcp_slowtmr+0x270>)
 8014b6c:	f240 42d4 	movw	r2, #1236	@ 0x4d4
 8014b70:	4965      	ldr	r1, [pc, #404]	@ (8014d08 <tcp_slowtmr+0x284>)
 8014b72:	4862      	ldr	r0, [pc, #392]	@ (8014cfc <tcp_slowtmr+0x278>)
 8014b74:	f009 faca 	bl	801e10c <iprintf>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with empty send buffer", pcb->unsent != NULL);
 8014b78:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014b7a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8014b7c:	2b00      	cmp	r3, #0
 8014b7e:	d106      	bne.n	8014b8e <tcp_slowtmr+0x10a>
 8014b80:	4b5c      	ldr	r3, [pc, #368]	@ (8014cf4 <tcp_slowtmr+0x270>)
 8014b82:	f240 42d5 	movw	r2, #1237	@ 0x4d5
 8014b86:	4961      	ldr	r1, [pc, #388]	@ (8014d0c <tcp_slowtmr+0x288>)
 8014b88:	485c      	ldr	r0, [pc, #368]	@ (8014cfc <tcp_slowtmr+0x278>)
 8014b8a:	f009 fabf 	bl	801e10c <iprintf>
        if (pcb->persist_probe >= TCP_MAXRTX) {
 8014b8e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014b90:	f893 309a 	ldrb.w	r3, [r3, #154]	@ 0x9a
 8014b94:	2b0b      	cmp	r3, #11
 8014b96:	d905      	bls.n	8014ba4 <tcp_slowtmr+0x120>
          ++pcb_remove; /* max probes reached */
 8014b98:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8014b9c:	3301      	adds	r3, #1
 8014b9e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8014ba2:	e0ed      	b.n	8014d80 <tcp_slowtmr+0x2fc>
          u8_t backoff_cnt = tcp_persist_backoff[pcb->persist_backoff - 1];
 8014ba4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014ba6:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 8014baa:	3b01      	subs	r3, #1
 8014bac:	4a58      	ldr	r2, [pc, #352]	@ (8014d10 <tcp_slowtmr+0x28c>)
 8014bae:	5cd3      	ldrb	r3, [r2, r3]
 8014bb0:	747b      	strb	r3, [r7, #17]
          if (pcb->persist_cnt < backoff_cnt) {
 8014bb2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014bb4:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8014bb8:	7c7a      	ldrb	r2, [r7, #17]
 8014bba:	429a      	cmp	r2, r3
 8014bbc:	d907      	bls.n	8014bce <tcp_slowtmr+0x14a>
            pcb->persist_cnt++;
 8014bbe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014bc0:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8014bc4:	3301      	adds	r3, #1
 8014bc6:	b2da      	uxtb	r2, r3
 8014bc8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014bca:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
          if (pcb->persist_cnt >= backoff_cnt) {
 8014bce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014bd0:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8014bd4:	7c7a      	ldrb	r2, [r7, #17]
 8014bd6:	429a      	cmp	r2, r3
 8014bd8:	f200 80d2 	bhi.w	8014d80 <tcp_slowtmr+0x2fc>
            int next_slot = 1; /* increment timer to next slot */
 8014bdc:	2301      	movs	r3, #1
 8014bde:	623b      	str	r3, [r7, #32]
            if (pcb->snd_wnd == 0) {
 8014be0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014be2:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8014be6:	2b00      	cmp	r3, #0
 8014be8:	d108      	bne.n	8014bfc <tcp_slowtmr+0x178>
              if (tcp_zero_window_probe(pcb) != ERR_OK) {
 8014bea:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8014bec:	f005 f94a 	bl	8019e84 <tcp_zero_window_probe>
 8014bf0:	4603      	mov	r3, r0
 8014bf2:	2b00      	cmp	r3, #0
 8014bf4:	d014      	beq.n	8014c20 <tcp_slowtmr+0x19c>
                next_slot = 0; /* try probe again with current slot */
 8014bf6:	2300      	movs	r3, #0
 8014bf8:	623b      	str	r3, [r7, #32]
 8014bfa:	e011      	b.n	8014c20 <tcp_slowtmr+0x19c>
              if (tcp_split_unsent_seg(pcb, (u16_t)pcb->snd_wnd) == ERR_OK) {
 8014bfc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014bfe:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8014c02:	4619      	mov	r1, r3
 8014c04:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8014c06:	f004 f80f 	bl	8018c28 <tcp_split_unsent_seg>
 8014c0a:	4603      	mov	r3, r0
 8014c0c:	2b00      	cmp	r3, #0
 8014c0e:	d107      	bne.n	8014c20 <tcp_slowtmr+0x19c>
                if (tcp_output(pcb) == ERR_OK) {
 8014c10:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8014c12:	f004 fa8f 	bl	8019134 <tcp_output>
 8014c16:	4603      	mov	r3, r0
 8014c18:	2b00      	cmp	r3, #0
 8014c1a:	d101      	bne.n	8014c20 <tcp_slowtmr+0x19c>
                  next_slot = 0;
 8014c1c:	2300      	movs	r3, #0
 8014c1e:	623b      	str	r3, [r7, #32]
            if (next_slot) {
 8014c20:	6a3b      	ldr	r3, [r7, #32]
 8014c22:	2b00      	cmp	r3, #0
 8014c24:	f000 80ac 	beq.w	8014d80 <tcp_slowtmr+0x2fc>
              pcb->persist_cnt = 0;
 8014c28:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014c2a:	2200      	movs	r2, #0
 8014c2c:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
              if (pcb->persist_backoff < sizeof(tcp_persist_backoff)) {
 8014c30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014c32:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 8014c36:	2b06      	cmp	r3, #6
 8014c38:	f200 80a2 	bhi.w	8014d80 <tcp_slowtmr+0x2fc>
                pcb->persist_backoff++;
 8014c3c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014c3e:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 8014c42:	3301      	adds	r3, #1
 8014c44:	b2da      	uxtb	r2, r3
 8014c46:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014c48:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
 8014c4c:	e098      	b.n	8014d80 <tcp_slowtmr+0x2fc>
        if ((pcb->rtime >= 0) && (pcb->rtime < 0x7FFF)) {
 8014c4e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014c50:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 8014c54:	2b00      	cmp	r3, #0
 8014c56:	db0f      	blt.n	8014c78 <tcp_slowtmr+0x1f4>
 8014c58:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014c5a:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 8014c5e:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 8014c62:	4293      	cmp	r3, r2
 8014c64:	d008      	beq.n	8014c78 <tcp_slowtmr+0x1f4>
          ++pcb->rtime;
 8014c66:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014c68:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 8014c6c:	b29b      	uxth	r3, r3
 8014c6e:	3301      	adds	r3, #1
 8014c70:	b29b      	uxth	r3, r3
 8014c72:	b21a      	sxth	r2, r3
 8014c74:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014c76:	861a      	strh	r2, [r3, #48]	@ 0x30
        if (pcb->rtime >= pcb->rto) {
 8014c78:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014c7a:	f9b3 2030 	ldrsh.w	r2, [r3, #48]	@ 0x30
 8014c7e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014c80:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	@ 0x40
 8014c84:	429a      	cmp	r2, r3
 8014c86:	db7b      	blt.n	8014d80 <tcp_slowtmr+0x2fc>
          if ((tcp_rexmit_rto_prepare(pcb) == ERR_OK) || ((pcb->unacked == NULL) && (pcb->unsent != NULL))) {
 8014c88:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8014c8a:	f004 fd47 	bl	801971c <tcp_rexmit_rto_prepare>
 8014c8e:	4603      	mov	r3, r0
 8014c90:	2b00      	cmp	r3, #0
 8014c92:	d007      	beq.n	8014ca4 <tcp_slowtmr+0x220>
 8014c94:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014c96:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8014c98:	2b00      	cmp	r3, #0
 8014c9a:	d171      	bne.n	8014d80 <tcp_slowtmr+0x2fc>
 8014c9c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014c9e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8014ca0:	2b00      	cmp	r3, #0
 8014ca2:	d06d      	beq.n	8014d80 <tcp_slowtmr+0x2fc>
            if (pcb->state != SYN_SENT) {
 8014ca4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014ca6:	7d1b      	ldrb	r3, [r3, #20]
 8014ca8:	2b02      	cmp	r3, #2
 8014caa:	d03a      	beq.n	8014d22 <tcp_slowtmr+0x29e>
              u8_t backoff_idx = LWIP_MIN(pcb->nrtx, sizeof(tcp_backoff) - 1);
 8014cac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014cae:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8014cb2:	2b0c      	cmp	r3, #12
 8014cb4:	bf28      	it	cs
 8014cb6:	230c      	movcs	r3, #12
 8014cb8:	76fb      	strb	r3, [r7, #27]
              int calc_rto = ((pcb->sa >> 3) + pcb->sv) << tcp_backoff[backoff_idx];
 8014cba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014cbc:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 8014cc0:	10db      	asrs	r3, r3, #3
 8014cc2:	b21b      	sxth	r3, r3
 8014cc4:	461a      	mov	r2, r3
 8014cc6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014cc8:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 8014ccc:	4413      	add	r3, r2
 8014cce:	7efa      	ldrb	r2, [r7, #27]
 8014cd0:	4910      	ldr	r1, [pc, #64]	@ (8014d14 <tcp_slowtmr+0x290>)
 8014cd2:	5c8a      	ldrb	r2, [r1, r2]
 8014cd4:	4093      	lsls	r3, r2
 8014cd6:	617b      	str	r3, [r7, #20]
              pcb->rto = (s16_t)LWIP_MIN(calc_rto, 0x7FFF);
 8014cd8:	697b      	ldr	r3, [r7, #20]
 8014cda:	f647 72fe 	movw	r2, #32766	@ 0x7ffe
 8014cde:	4293      	cmp	r3, r2
 8014ce0:	dc1a      	bgt.n	8014d18 <tcp_slowtmr+0x294>
 8014ce2:	697b      	ldr	r3, [r7, #20]
 8014ce4:	b21a      	sxth	r2, r3
 8014ce6:	e019      	b.n	8014d1c <tcp_slowtmr+0x298>
 8014ce8:	2000e4f0 	.word	0x2000e4f0
 8014cec:	2000e506 	.word	0x2000e506
 8014cf0:	2000e4fc 	.word	0x2000e4fc
 8014cf4:	08020a80 	.word	0x08020a80
 8014cf8:	08020dc4 	.word	0x08020dc4
 8014cfc:	08020ac4 	.word	0x08020ac4
 8014d00:	08020df0 	.word	0x08020df0
 8014d04:	08020e1c 	.word	0x08020e1c
 8014d08:	08020e4c 	.word	0x08020e4c
 8014d0c:	08020e80 	.word	0x08020e80
 8014d10:	08034b28 	.word	0x08034b28
 8014d14:	08034b18 	.word	0x08034b18
 8014d18:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 8014d1c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014d1e:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
            pcb->rtime = 0;
 8014d22:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014d24:	2200      	movs	r2, #0
 8014d26:	861a      	strh	r2, [r3, #48]	@ 0x30
            eff_wnd = LWIP_MIN(pcb->cwnd, pcb->snd_wnd);
 8014d28:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014d2a:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 8014d2e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014d30:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 8014d34:	4293      	cmp	r3, r2
 8014d36:	bf28      	it	cs
 8014d38:	4613      	movcs	r3, r2
 8014d3a:	827b      	strh	r3, [r7, #18]
            pcb->ssthresh = eff_wnd >> 1;
 8014d3c:	8a7b      	ldrh	r3, [r7, #18]
 8014d3e:	085b      	lsrs	r3, r3, #1
 8014d40:	b29a      	uxth	r2, r3
 8014d42:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014d44:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
            if (pcb->ssthresh < (tcpwnd_size_t)(pcb->mss << 1)) {
 8014d48:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014d4a:	f8b3 204a 	ldrh.w	r2, [r3, #74]	@ 0x4a
 8014d4e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014d50:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8014d52:	005b      	lsls	r3, r3, #1
 8014d54:	b29b      	uxth	r3, r3
 8014d56:	429a      	cmp	r2, r3
 8014d58:	d206      	bcs.n	8014d68 <tcp_slowtmr+0x2e4>
              pcb->ssthresh = (tcpwnd_size_t)(pcb->mss << 1);
 8014d5a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014d5c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8014d5e:	005b      	lsls	r3, r3, #1
 8014d60:	b29a      	uxth	r2, r3
 8014d62:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014d64:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
            pcb->cwnd = pcb->mss;
 8014d68:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014d6a:	8e5a      	ldrh	r2, [r3, #50]	@ 0x32
 8014d6c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014d6e:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
            pcb->bytes_acked = 0;
 8014d72:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014d74:	2200      	movs	r2, #0
 8014d76:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
            tcp_rexmit_rto_commit(pcb);
 8014d7a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8014d7c:	f004 fd3e 	bl	80197fc <tcp_rexmit_rto_commit>
    if (pcb->state == FIN_WAIT_2) {
 8014d80:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014d82:	7d1b      	ldrb	r3, [r3, #20]
 8014d84:	2b06      	cmp	r3, #6
 8014d86:	d111      	bne.n	8014dac <tcp_slowtmr+0x328>
      if (pcb->flags & TF_RXCLOSED) {
 8014d88:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014d8a:	8b5b      	ldrh	r3, [r3, #26]
 8014d8c:	f003 0310 	and.w	r3, r3, #16
 8014d90:	2b00      	cmp	r3, #0
 8014d92:	d00b      	beq.n	8014dac <tcp_slowtmr+0x328>
        if ((u32_t)(tcp_ticks - pcb->tmr) >
 8014d94:	4b9c      	ldr	r3, [pc, #624]	@ (8015008 <tcp_slowtmr+0x584>)
 8014d96:	681a      	ldr	r2, [r3, #0]
 8014d98:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014d9a:	6a1b      	ldr	r3, [r3, #32]
 8014d9c:	1ad3      	subs	r3, r2, r3
 8014d9e:	2b28      	cmp	r3, #40	@ 0x28
 8014da0:	d904      	bls.n	8014dac <tcp_slowtmr+0x328>
          ++pcb_remove;
 8014da2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8014da6:	3301      	adds	r3, #1
 8014da8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 8014dac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014dae:	7a5b      	ldrb	r3, [r3, #9]
 8014db0:	f003 0308 	and.w	r3, r3, #8
 8014db4:	2b00      	cmp	r3, #0
 8014db6:	d04a      	beq.n	8014e4e <tcp_slowtmr+0x3ca>
        ((pcb->state == ESTABLISHED) ||
 8014db8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014dba:	7d1b      	ldrb	r3, [r3, #20]
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 8014dbc:	2b04      	cmp	r3, #4
 8014dbe:	d003      	beq.n	8014dc8 <tcp_slowtmr+0x344>
         (pcb->state == CLOSE_WAIT))) {
 8014dc0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014dc2:	7d1b      	ldrb	r3, [r3, #20]
        ((pcb->state == ESTABLISHED) ||
 8014dc4:	2b07      	cmp	r3, #7
 8014dc6:	d142      	bne.n	8014e4e <tcp_slowtmr+0x3ca>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 8014dc8:	4b8f      	ldr	r3, [pc, #572]	@ (8015008 <tcp_slowtmr+0x584>)
 8014dca:	681a      	ldr	r2, [r3, #0]
 8014dcc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014dce:	6a1b      	ldr	r3, [r3, #32]
 8014dd0:	1ad2      	subs	r2, r2, r3
          (pcb->keep_idle + TCP_KEEP_DUR(pcb)) / TCP_SLOW_INTERVAL) {
 8014dd2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014dd4:	f8d3 1094 	ldr.w	r1, [r3, #148]	@ 0x94
 8014dd8:	4b8c      	ldr	r3, [pc, #560]	@ (801500c <tcp_slowtmr+0x588>)
 8014dda:	440b      	add	r3, r1
 8014ddc:	498c      	ldr	r1, [pc, #560]	@ (8015010 <tcp_slowtmr+0x58c>)
 8014dde:	fba1 1303 	umull	r1, r3, r1, r3
 8014de2:	095b      	lsrs	r3, r3, #5
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 8014de4:	429a      	cmp	r2, r3
 8014de6:	d90a      	bls.n	8014dfe <tcp_slowtmr+0x37a>
        ++pcb_remove;
 8014de8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8014dec:	3301      	adds	r3, #1
 8014dee:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        ++pcb_reset;
 8014df2:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8014df6:	3301      	adds	r3, #1
 8014df8:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8014dfc:	e027      	b.n	8014e4e <tcp_slowtmr+0x3ca>
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 8014dfe:	4b82      	ldr	r3, [pc, #520]	@ (8015008 <tcp_slowtmr+0x584>)
 8014e00:	681a      	ldr	r2, [r3, #0]
 8014e02:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014e04:	6a1b      	ldr	r3, [r3, #32]
 8014e06:	1ad2      	subs	r2, r2, r3
                 (pcb->keep_idle + pcb->keep_cnt_sent * TCP_KEEP_INTVL(pcb))
 8014e08:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014e0a:	f8d3 1094 	ldr.w	r1, [r3, #148]	@ 0x94
 8014e0e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014e10:	f893 309b 	ldrb.w	r3, [r3, #155]	@ 0x9b
 8014e14:	4618      	mov	r0, r3
 8014e16:	4b7f      	ldr	r3, [pc, #508]	@ (8015014 <tcp_slowtmr+0x590>)
 8014e18:	fb00 f303 	mul.w	r3, r0, r3
 8014e1c:	440b      	add	r3, r1
                 / TCP_SLOW_INTERVAL) {
 8014e1e:	497c      	ldr	r1, [pc, #496]	@ (8015010 <tcp_slowtmr+0x58c>)
 8014e20:	fba1 1303 	umull	r1, r3, r1, r3
 8014e24:	095b      	lsrs	r3, r3, #5
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 8014e26:	429a      	cmp	r2, r3
 8014e28:	d911      	bls.n	8014e4e <tcp_slowtmr+0x3ca>
        err = tcp_keepalive(pcb);
 8014e2a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8014e2c:	f004 ffea 	bl	8019e04 <tcp_keepalive>
 8014e30:	4603      	mov	r3, r0
 8014e32:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
        if (err == ERR_OK) {
 8014e36:	f997 3025 	ldrsb.w	r3, [r7, #37]	@ 0x25
 8014e3a:	2b00      	cmp	r3, #0
 8014e3c:	d107      	bne.n	8014e4e <tcp_slowtmr+0x3ca>
          pcb->keep_cnt_sent++;
 8014e3e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014e40:	f893 309b 	ldrb.w	r3, [r3, #155]	@ 0x9b
 8014e44:	3301      	adds	r3, #1
 8014e46:	b2da      	uxtb	r2, r3
 8014e48:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014e4a:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
    if (pcb->ooseq != NULL &&
 8014e4e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014e50:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8014e52:	2b00      	cmp	r3, #0
 8014e54:	d011      	beq.n	8014e7a <tcp_slowtmr+0x3f6>
        (tcp_ticks - pcb->tmr >= (u32_t)pcb->rto * TCP_OOSEQ_TIMEOUT)) {
 8014e56:	4b6c      	ldr	r3, [pc, #432]	@ (8015008 <tcp_slowtmr+0x584>)
 8014e58:	681a      	ldr	r2, [r3, #0]
 8014e5a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014e5c:	6a1b      	ldr	r3, [r3, #32]
 8014e5e:	1ad2      	subs	r2, r2, r3
 8014e60:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014e62:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	@ 0x40
 8014e66:	4619      	mov	r1, r3
 8014e68:	460b      	mov	r3, r1
 8014e6a:	005b      	lsls	r3, r3, #1
 8014e6c:	440b      	add	r3, r1
 8014e6e:	005b      	lsls	r3, r3, #1
    if (pcb->ooseq != NULL &&
 8014e70:	429a      	cmp	r2, r3
 8014e72:	d302      	bcc.n	8014e7a <tcp_slowtmr+0x3f6>
      tcp_free_ooseq(pcb);
 8014e74:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8014e76:	f000 feab 	bl	8015bd0 <tcp_free_ooseq>
    if (pcb->state == SYN_RCVD) {
 8014e7a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014e7c:	7d1b      	ldrb	r3, [r3, #20]
 8014e7e:	2b03      	cmp	r3, #3
 8014e80:	d10b      	bne.n	8014e9a <tcp_slowtmr+0x416>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 8014e82:	4b61      	ldr	r3, [pc, #388]	@ (8015008 <tcp_slowtmr+0x584>)
 8014e84:	681a      	ldr	r2, [r3, #0]
 8014e86:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014e88:	6a1b      	ldr	r3, [r3, #32]
 8014e8a:	1ad3      	subs	r3, r2, r3
 8014e8c:	2b28      	cmp	r3, #40	@ 0x28
 8014e8e:	d904      	bls.n	8014e9a <tcp_slowtmr+0x416>
        ++pcb_remove;
 8014e90:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8014e94:	3301      	adds	r3, #1
 8014e96:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (pcb->state == LAST_ACK) {
 8014e9a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014e9c:	7d1b      	ldrb	r3, [r3, #20]
 8014e9e:	2b09      	cmp	r3, #9
 8014ea0:	d10b      	bne.n	8014eba <tcp_slowtmr+0x436>
      if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 8014ea2:	4b59      	ldr	r3, [pc, #356]	@ (8015008 <tcp_slowtmr+0x584>)
 8014ea4:	681a      	ldr	r2, [r3, #0]
 8014ea6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014ea8:	6a1b      	ldr	r3, [r3, #32]
 8014eaa:	1ad3      	subs	r3, r2, r3
 8014eac:	2bf0      	cmp	r3, #240	@ 0xf0
 8014eae:	d904      	bls.n	8014eba <tcp_slowtmr+0x436>
        ++pcb_remove;
 8014eb0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8014eb4:	3301      	adds	r3, #1
 8014eb6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (pcb_remove) {
 8014eba:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8014ebe:	2b00      	cmp	r3, #0
 8014ec0:	d060      	beq.n	8014f84 <tcp_slowtmr+0x500>
      tcp_err_fn err_fn = pcb->errf;
 8014ec2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014ec4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8014ec8:	60fb      	str	r3, [r7, #12]
      tcp_pcb_purge(pcb);
 8014eca:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8014ecc:	f000 fccc 	bl	8015868 <tcp_pcb_purge>
      if (prev != NULL) {
 8014ed0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014ed2:	2b00      	cmp	r3, #0
 8014ed4:	d010      	beq.n	8014ef8 <tcp_slowtmr+0x474>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_active_pcbs", pcb != tcp_active_pcbs);
 8014ed6:	4b50      	ldr	r3, [pc, #320]	@ (8015018 <tcp_slowtmr+0x594>)
 8014ed8:	681b      	ldr	r3, [r3, #0]
 8014eda:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8014edc:	429a      	cmp	r2, r3
 8014ede:	d106      	bne.n	8014eee <tcp_slowtmr+0x46a>
 8014ee0:	4b4e      	ldr	r3, [pc, #312]	@ (801501c <tcp_slowtmr+0x598>)
 8014ee2:	f240 526d 	movw	r2, #1389	@ 0x56d
 8014ee6:	494e      	ldr	r1, [pc, #312]	@ (8015020 <tcp_slowtmr+0x59c>)
 8014ee8:	484e      	ldr	r0, [pc, #312]	@ (8015024 <tcp_slowtmr+0x5a0>)
 8014eea:	f009 f90f 	bl	801e10c <iprintf>
        prev->next = pcb->next;
 8014eee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014ef0:	68da      	ldr	r2, [r3, #12]
 8014ef2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014ef4:	60da      	str	r2, [r3, #12]
 8014ef6:	e00f      	b.n	8014f18 <tcp_slowtmr+0x494>
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_active_pcbs", tcp_active_pcbs == pcb);
 8014ef8:	4b47      	ldr	r3, [pc, #284]	@ (8015018 <tcp_slowtmr+0x594>)
 8014efa:	681b      	ldr	r3, [r3, #0]
 8014efc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8014efe:	429a      	cmp	r2, r3
 8014f00:	d006      	beq.n	8014f10 <tcp_slowtmr+0x48c>
 8014f02:	4b46      	ldr	r3, [pc, #280]	@ (801501c <tcp_slowtmr+0x598>)
 8014f04:	f240 5271 	movw	r2, #1393	@ 0x571
 8014f08:	4947      	ldr	r1, [pc, #284]	@ (8015028 <tcp_slowtmr+0x5a4>)
 8014f0a:	4846      	ldr	r0, [pc, #280]	@ (8015024 <tcp_slowtmr+0x5a0>)
 8014f0c:	f009 f8fe 	bl	801e10c <iprintf>
        tcp_active_pcbs = pcb->next;
 8014f10:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014f12:	68db      	ldr	r3, [r3, #12]
 8014f14:	4a40      	ldr	r2, [pc, #256]	@ (8015018 <tcp_slowtmr+0x594>)
 8014f16:	6013      	str	r3, [r2, #0]
      if (pcb_reset) {
 8014f18:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8014f1c:	2b00      	cmp	r3, #0
 8014f1e:	d013      	beq.n	8014f48 <tcp_slowtmr+0x4c4>
        tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 8014f20:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014f22:	6d18      	ldr	r0, [r3, #80]	@ 0x50
 8014f24:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014f26:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 8014f28:	6afd      	ldr	r5, [r7, #44]	@ 0x2c
 8014f2a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014f2c:	3304      	adds	r3, #4
 8014f2e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8014f30:	8ad2      	ldrh	r2, [r2, #22]
 8014f32:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8014f34:	8b09      	ldrh	r1, [r1, #24]
 8014f36:	9102      	str	r1, [sp, #8]
 8014f38:	9201      	str	r2, [sp, #4]
 8014f3a:	9300      	str	r3, [sp, #0]
 8014f3c:	462b      	mov	r3, r5
 8014f3e:	4622      	mov	r2, r4
 8014f40:	4601      	mov	r1, r0
 8014f42:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8014f44:	f004 feaa 	bl	8019c9c <tcp_rst>
      err_arg = pcb->callback_arg;
 8014f48:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014f4a:	691b      	ldr	r3, [r3, #16]
 8014f4c:	60bb      	str	r3, [r7, #8]
      last_state = pcb->state;
 8014f4e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014f50:	7d1b      	ldrb	r3, [r3, #20]
 8014f52:	71fb      	strb	r3, [r7, #7]
      pcb2 = pcb;
 8014f54:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014f56:	603b      	str	r3, [r7, #0]
      pcb = pcb->next;
 8014f58:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014f5a:	68db      	ldr	r3, [r3, #12]
 8014f5c:	62fb      	str	r3, [r7, #44]	@ 0x2c
      tcp_free(pcb2);
 8014f5e:	6838      	ldr	r0, [r7, #0]
 8014f60:	f7fe ffee 	bl	8013f40 <tcp_free>
      tcp_active_pcbs_changed = 0;
 8014f64:	4b31      	ldr	r3, [pc, #196]	@ (801502c <tcp_slowtmr+0x5a8>)
 8014f66:	2200      	movs	r2, #0
 8014f68:	701a      	strb	r2, [r3, #0]
      TCP_EVENT_ERR(last_state, err_fn, err_arg, ERR_ABRT);
 8014f6a:	68fb      	ldr	r3, [r7, #12]
 8014f6c:	2b00      	cmp	r3, #0
 8014f6e:	d004      	beq.n	8014f7a <tcp_slowtmr+0x4f6>
 8014f70:	68fb      	ldr	r3, [r7, #12]
 8014f72:	f06f 010c 	mvn.w	r1, #12
 8014f76:	68b8      	ldr	r0, [r7, #8]
 8014f78:	4798      	blx	r3
      if (tcp_active_pcbs_changed) {
 8014f7a:	4b2c      	ldr	r3, [pc, #176]	@ (801502c <tcp_slowtmr+0x5a8>)
 8014f7c:	781b      	ldrb	r3, [r3, #0]
 8014f7e:	2b00      	cmp	r3, #0
 8014f80:	d037      	beq.n	8014ff2 <tcp_slowtmr+0x56e>
        goto tcp_slowtmr_start;
 8014f82:	e592      	b.n	8014aaa <tcp_slowtmr+0x26>
      prev = pcb;
 8014f84:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014f86:	62bb      	str	r3, [r7, #40]	@ 0x28
      pcb = pcb->next;
 8014f88:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014f8a:	68db      	ldr	r3, [r3, #12]
 8014f8c:	62fb      	str	r3, [r7, #44]	@ 0x2c
      ++prev->polltmr;
 8014f8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014f90:	7f1b      	ldrb	r3, [r3, #28]
 8014f92:	3301      	adds	r3, #1
 8014f94:	b2da      	uxtb	r2, r3
 8014f96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014f98:	771a      	strb	r2, [r3, #28]
      if (prev->polltmr >= prev->pollinterval) {
 8014f9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014f9c:	7f1a      	ldrb	r2, [r3, #28]
 8014f9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014fa0:	7f5b      	ldrb	r3, [r3, #29]
 8014fa2:	429a      	cmp	r2, r3
 8014fa4:	d325      	bcc.n	8014ff2 <tcp_slowtmr+0x56e>
        prev->polltmr = 0;
 8014fa6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014fa8:	2200      	movs	r2, #0
 8014faa:	771a      	strb	r2, [r3, #28]
        tcp_active_pcbs_changed = 0;
 8014fac:	4b1f      	ldr	r3, [pc, #124]	@ (801502c <tcp_slowtmr+0x5a8>)
 8014fae:	2200      	movs	r2, #0
 8014fb0:	701a      	strb	r2, [r3, #0]
        TCP_EVENT_POLL(prev, err);
 8014fb2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014fb4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8014fb8:	2b00      	cmp	r3, #0
 8014fba:	d00b      	beq.n	8014fd4 <tcp_slowtmr+0x550>
 8014fbc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014fbe:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8014fc2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8014fc4:	6912      	ldr	r2, [r2, #16]
 8014fc6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8014fc8:	4610      	mov	r0, r2
 8014fca:	4798      	blx	r3
 8014fcc:	4603      	mov	r3, r0
 8014fce:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 8014fd2:	e002      	b.n	8014fda <tcp_slowtmr+0x556>
 8014fd4:	2300      	movs	r3, #0
 8014fd6:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
        if (tcp_active_pcbs_changed) {
 8014fda:	4b14      	ldr	r3, [pc, #80]	@ (801502c <tcp_slowtmr+0x5a8>)
 8014fdc:	781b      	ldrb	r3, [r3, #0]
 8014fde:	2b00      	cmp	r3, #0
 8014fe0:	f47f ad62 	bne.w	8014aa8 <tcp_slowtmr+0x24>
        }
        /* if err == ERR_ABRT, 'prev' is already deallocated */
        if (err == ERR_OK) {
 8014fe4:	f997 3025 	ldrsb.w	r3, [r7, #37]	@ 0x25
 8014fe8:	2b00      	cmp	r3, #0
 8014fea:	d102      	bne.n	8014ff2 <tcp_slowtmr+0x56e>
          tcp_output(prev);
 8014fec:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8014fee:	f004 f8a1 	bl	8019134 <tcp_output>
  while (pcb != NULL) {
 8014ff2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014ff4:	2b00      	cmp	r3, #0
 8014ff6:	f47f ad5e 	bne.w	8014ab6 <tcp_slowtmr+0x32>
    }
  }


  /* Steps through all of the TIME-WAIT PCBs. */
  prev = NULL;
 8014ffa:	2300      	movs	r3, #0
 8014ffc:	62bb      	str	r3, [r7, #40]	@ 0x28
  pcb = tcp_tw_pcbs;
 8014ffe:	4b0c      	ldr	r3, [pc, #48]	@ (8015030 <tcp_slowtmr+0x5ac>)
 8015000:	681b      	ldr	r3, [r3, #0]
 8015002:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while (pcb != NULL) {
 8015004:	e069      	b.n	80150da <tcp_slowtmr+0x656>
 8015006:	bf00      	nop
 8015008:	2000e4f0 	.word	0x2000e4f0
 801500c:	000a4cb8 	.word	0x000a4cb8
 8015010:	10624dd3 	.word	0x10624dd3
 8015014:	000124f8 	.word	0x000124f8
 8015018:	2000e4fc 	.word	0x2000e4fc
 801501c:	08020a80 	.word	0x08020a80
 8015020:	08020eb8 	.word	0x08020eb8
 8015024:	08020ac4 	.word	0x08020ac4
 8015028:	08020ee4 	.word	0x08020ee4
 801502c:	2000e504 	.word	0x2000e504
 8015030:	2000e500 	.word	0x2000e500
    LWIP_ASSERT("tcp_slowtmr: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 8015034:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015036:	7d1b      	ldrb	r3, [r3, #20]
 8015038:	2b0a      	cmp	r3, #10
 801503a:	d006      	beq.n	801504a <tcp_slowtmr+0x5c6>
 801503c:	4b2b      	ldr	r3, [pc, #172]	@ (80150ec <tcp_slowtmr+0x668>)
 801503e:	f240 52a1 	movw	r2, #1441	@ 0x5a1
 8015042:	492b      	ldr	r1, [pc, #172]	@ (80150f0 <tcp_slowtmr+0x66c>)
 8015044:	482b      	ldr	r0, [pc, #172]	@ (80150f4 <tcp_slowtmr+0x670>)
 8015046:	f009 f861 	bl	801e10c <iprintf>
    pcb_remove = 0;
 801504a:	2300      	movs	r3, #0
 801504c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

    /* Check if this PCB has stayed long enough in TIME-WAIT */
    if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 8015050:	4b29      	ldr	r3, [pc, #164]	@ (80150f8 <tcp_slowtmr+0x674>)
 8015052:	681a      	ldr	r2, [r3, #0]
 8015054:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015056:	6a1b      	ldr	r3, [r3, #32]
 8015058:	1ad3      	subs	r3, r2, r3
 801505a:	2bf0      	cmp	r3, #240	@ 0xf0
 801505c:	d904      	bls.n	8015068 <tcp_slowtmr+0x5e4>
      ++pcb_remove;
 801505e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8015062:	3301      	adds	r3, #1
 8015064:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }

    /* If the PCB should be removed, do it. */
    if (pcb_remove) {
 8015068:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801506c:	2b00      	cmp	r3, #0
 801506e:	d02f      	beq.n	80150d0 <tcp_slowtmr+0x64c>
      struct tcp_pcb *pcb2;
      tcp_pcb_purge(pcb);
 8015070:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8015072:	f000 fbf9 	bl	8015868 <tcp_pcb_purge>
      /* Remove PCB from tcp_tw_pcbs list. */
      if (prev != NULL) {
 8015076:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015078:	2b00      	cmp	r3, #0
 801507a:	d010      	beq.n	801509e <tcp_slowtmr+0x61a>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_tw_pcbs", pcb != tcp_tw_pcbs);
 801507c:	4b1f      	ldr	r3, [pc, #124]	@ (80150fc <tcp_slowtmr+0x678>)
 801507e:	681b      	ldr	r3, [r3, #0]
 8015080:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8015082:	429a      	cmp	r2, r3
 8015084:	d106      	bne.n	8015094 <tcp_slowtmr+0x610>
 8015086:	4b19      	ldr	r3, [pc, #100]	@ (80150ec <tcp_slowtmr+0x668>)
 8015088:	f240 52af 	movw	r2, #1455	@ 0x5af
 801508c:	491c      	ldr	r1, [pc, #112]	@ (8015100 <tcp_slowtmr+0x67c>)
 801508e:	4819      	ldr	r0, [pc, #100]	@ (80150f4 <tcp_slowtmr+0x670>)
 8015090:	f009 f83c 	bl	801e10c <iprintf>
        prev->next = pcb->next;
 8015094:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015096:	68da      	ldr	r2, [r3, #12]
 8015098:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801509a:	60da      	str	r2, [r3, #12]
 801509c:	e00f      	b.n	80150be <tcp_slowtmr+0x63a>
      } else {
        /* This PCB was the first. */
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_tw_pcbs", tcp_tw_pcbs == pcb);
 801509e:	4b17      	ldr	r3, [pc, #92]	@ (80150fc <tcp_slowtmr+0x678>)
 80150a0:	681b      	ldr	r3, [r3, #0]
 80150a2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80150a4:	429a      	cmp	r2, r3
 80150a6:	d006      	beq.n	80150b6 <tcp_slowtmr+0x632>
 80150a8:	4b10      	ldr	r3, [pc, #64]	@ (80150ec <tcp_slowtmr+0x668>)
 80150aa:	f240 52b3 	movw	r2, #1459	@ 0x5b3
 80150ae:	4915      	ldr	r1, [pc, #84]	@ (8015104 <tcp_slowtmr+0x680>)
 80150b0:	4810      	ldr	r0, [pc, #64]	@ (80150f4 <tcp_slowtmr+0x670>)
 80150b2:	f009 f82b 	bl	801e10c <iprintf>
        tcp_tw_pcbs = pcb->next;
 80150b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80150b8:	68db      	ldr	r3, [r3, #12]
 80150ba:	4a10      	ldr	r2, [pc, #64]	@ (80150fc <tcp_slowtmr+0x678>)
 80150bc:	6013      	str	r3, [r2, #0]
      }
      pcb2 = pcb;
 80150be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80150c0:	61fb      	str	r3, [r7, #28]
      pcb = pcb->next;
 80150c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80150c4:	68db      	ldr	r3, [r3, #12]
 80150c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
      tcp_free(pcb2);
 80150c8:	69f8      	ldr	r0, [r7, #28]
 80150ca:	f7fe ff39 	bl	8013f40 <tcp_free>
 80150ce:	e004      	b.n	80150da <tcp_slowtmr+0x656>
    } else {
      prev = pcb;
 80150d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80150d2:	62bb      	str	r3, [r7, #40]	@ 0x28
      pcb = pcb->next;
 80150d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80150d6:	68db      	ldr	r3, [r3, #12]
 80150d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while (pcb != NULL) {
 80150da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80150dc:	2b00      	cmp	r3, #0
 80150de:	d1a9      	bne.n	8015034 <tcp_slowtmr+0x5b0>
    }
  }
}
 80150e0:	bf00      	nop
 80150e2:	bf00      	nop
 80150e4:	3730      	adds	r7, #48	@ 0x30
 80150e6:	46bd      	mov	sp, r7
 80150e8:	bdb0      	pop	{r4, r5, r7, pc}
 80150ea:	bf00      	nop
 80150ec:	08020a80 	.word	0x08020a80
 80150f0:	08020f10 	.word	0x08020f10
 80150f4:	08020ac4 	.word	0x08020ac4
 80150f8:	2000e4f0 	.word	0x2000e4f0
 80150fc:	2000e500 	.word	0x2000e500
 8015100:	08020f40 	.word	0x08020f40
 8015104:	08020f68 	.word	0x08020f68

08015108 <tcp_fasttmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_fasttmr(void)
{
 8015108:	b580      	push	{r7, lr}
 801510a:	b082      	sub	sp, #8
 801510c:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb;

  ++tcp_timer_ctr;
 801510e:	4b2d      	ldr	r3, [pc, #180]	@ (80151c4 <tcp_fasttmr+0xbc>)
 8015110:	781b      	ldrb	r3, [r3, #0]
 8015112:	3301      	adds	r3, #1
 8015114:	b2da      	uxtb	r2, r3
 8015116:	4b2b      	ldr	r3, [pc, #172]	@ (80151c4 <tcp_fasttmr+0xbc>)
 8015118:	701a      	strb	r2, [r3, #0]

tcp_fasttmr_start:
  pcb = tcp_active_pcbs;
 801511a:	4b2b      	ldr	r3, [pc, #172]	@ (80151c8 <tcp_fasttmr+0xc0>)
 801511c:	681b      	ldr	r3, [r3, #0]
 801511e:	607b      	str	r3, [r7, #4]

  while (pcb != NULL) {
 8015120:	e048      	b.n	80151b4 <tcp_fasttmr+0xac>
    if (pcb->last_timer != tcp_timer_ctr) {
 8015122:	687b      	ldr	r3, [r7, #4]
 8015124:	7f9a      	ldrb	r2, [r3, #30]
 8015126:	4b27      	ldr	r3, [pc, #156]	@ (80151c4 <tcp_fasttmr+0xbc>)
 8015128:	781b      	ldrb	r3, [r3, #0]
 801512a:	429a      	cmp	r2, r3
 801512c:	d03f      	beq.n	80151ae <tcp_fasttmr+0xa6>
      struct tcp_pcb *next;
      pcb->last_timer = tcp_timer_ctr;
 801512e:	4b25      	ldr	r3, [pc, #148]	@ (80151c4 <tcp_fasttmr+0xbc>)
 8015130:	781a      	ldrb	r2, [r3, #0]
 8015132:	687b      	ldr	r3, [r7, #4]
 8015134:	779a      	strb	r2, [r3, #30]
      /* send delayed ACKs */
      if (pcb->flags & TF_ACK_DELAY) {
 8015136:	687b      	ldr	r3, [r7, #4]
 8015138:	8b5b      	ldrh	r3, [r3, #26]
 801513a:	f003 0301 	and.w	r3, r3, #1
 801513e:	2b00      	cmp	r3, #0
 8015140:	d010      	beq.n	8015164 <tcp_fasttmr+0x5c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: delayed ACK\n"));
        tcp_ack_now(pcb);
 8015142:	687b      	ldr	r3, [r7, #4]
 8015144:	8b5b      	ldrh	r3, [r3, #26]
 8015146:	f043 0302 	orr.w	r3, r3, #2
 801514a:	b29a      	uxth	r2, r3
 801514c:	687b      	ldr	r3, [r7, #4]
 801514e:	835a      	strh	r2, [r3, #26]
        tcp_output(pcb);
 8015150:	6878      	ldr	r0, [r7, #4]
 8015152:	f003 ffef 	bl	8019134 <tcp_output>
        tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8015156:	687b      	ldr	r3, [r7, #4]
 8015158:	8b5b      	ldrh	r3, [r3, #26]
 801515a:	f023 0303 	bic.w	r3, r3, #3
 801515e:	b29a      	uxth	r2, r3
 8015160:	687b      	ldr	r3, [r7, #4]
 8015162:	835a      	strh	r2, [r3, #26]
      }
      /* send pending FIN */
      if (pcb->flags & TF_CLOSEPEND) {
 8015164:	687b      	ldr	r3, [r7, #4]
 8015166:	8b5b      	ldrh	r3, [r3, #26]
 8015168:	f003 0308 	and.w	r3, r3, #8
 801516c:	2b00      	cmp	r3, #0
 801516e:	d009      	beq.n	8015184 <tcp_fasttmr+0x7c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: pending FIN\n"));
        tcp_clear_flags(pcb, TF_CLOSEPEND);
 8015170:	687b      	ldr	r3, [r7, #4]
 8015172:	8b5b      	ldrh	r3, [r3, #26]
 8015174:	f023 0308 	bic.w	r3, r3, #8
 8015178:	b29a      	uxth	r2, r3
 801517a:	687b      	ldr	r3, [r7, #4]
 801517c:	835a      	strh	r2, [r3, #26]
        tcp_close_shutdown_fin(pcb);
 801517e:	6878      	ldr	r0, [r7, #4]
 8015180:	f7ff f872 	bl	8014268 <tcp_close_shutdown_fin>
      }

      next = pcb->next;
 8015184:	687b      	ldr	r3, [r7, #4]
 8015186:	68db      	ldr	r3, [r3, #12]
 8015188:	603b      	str	r3, [r7, #0]

      /* If there is data which was previously "refused" by upper layer */
      if (pcb->refused_data != NULL) {
 801518a:	687b      	ldr	r3, [r7, #4]
 801518c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 801518e:	2b00      	cmp	r3, #0
 8015190:	d00a      	beq.n	80151a8 <tcp_fasttmr+0xa0>
        tcp_active_pcbs_changed = 0;
 8015192:	4b0e      	ldr	r3, [pc, #56]	@ (80151cc <tcp_fasttmr+0xc4>)
 8015194:	2200      	movs	r2, #0
 8015196:	701a      	strb	r2, [r3, #0]
        tcp_process_refused_data(pcb);
 8015198:	6878      	ldr	r0, [r7, #4]
 801519a:	f000 f819 	bl	80151d0 <tcp_process_refused_data>
        if (tcp_active_pcbs_changed) {
 801519e:	4b0b      	ldr	r3, [pc, #44]	@ (80151cc <tcp_fasttmr+0xc4>)
 80151a0:	781b      	ldrb	r3, [r3, #0]
 80151a2:	2b00      	cmp	r3, #0
 80151a4:	d000      	beq.n	80151a8 <tcp_fasttmr+0xa0>
          /* application callback has changed the pcb list: restart the loop */
          goto tcp_fasttmr_start;
 80151a6:	e7b8      	b.n	801511a <tcp_fasttmr+0x12>
        }
      }
      pcb = next;
 80151a8:	683b      	ldr	r3, [r7, #0]
 80151aa:	607b      	str	r3, [r7, #4]
 80151ac:	e002      	b.n	80151b4 <tcp_fasttmr+0xac>
    } else {
      pcb = pcb->next;
 80151ae:	687b      	ldr	r3, [r7, #4]
 80151b0:	68db      	ldr	r3, [r3, #12]
 80151b2:	607b      	str	r3, [r7, #4]
  while (pcb != NULL) {
 80151b4:	687b      	ldr	r3, [r7, #4]
 80151b6:	2b00      	cmp	r3, #0
 80151b8:	d1b3      	bne.n	8015122 <tcp_fasttmr+0x1a>
    }
  }
}
 80151ba:	bf00      	nop
 80151bc:	bf00      	nop
 80151be:	3708      	adds	r7, #8
 80151c0:	46bd      	mov	sp, r7
 80151c2:	bd80      	pop	{r7, pc}
 80151c4:	2000e506 	.word	0x2000e506
 80151c8:	2000e4fc 	.word	0x2000e4fc
 80151cc:	2000e504 	.word	0x2000e504

080151d0 <tcp_process_refused_data>:
}

/** Pass pcb->refused_data to the recv callback */
err_t
tcp_process_refused_data(struct tcp_pcb *pcb)
{
 80151d0:	b590      	push	{r4, r7, lr}
 80151d2:	b085      	sub	sp, #20
 80151d4:	af00      	add	r7, sp, #0
 80151d6:	6078      	str	r0, [r7, #4]
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
  struct pbuf *rest;
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

  LWIP_ERROR("tcp_process_refused_data: invalid pcb", pcb != NULL, return ERR_ARG);
 80151d8:	687b      	ldr	r3, [r7, #4]
 80151da:	2b00      	cmp	r3, #0
 80151dc:	d109      	bne.n	80151f2 <tcp_process_refused_data+0x22>
 80151de:	4b37      	ldr	r3, [pc, #220]	@ (80152bc <tcp_process_refused_data+0xec>)
 80151e0:	f240 6209 	movw	r2, #1545	@ 0x609
 80151e4:	4936      	ldr	r1, [pc, #216]	@ (80152c0 <tcp_process_refused_data+0xf0>)
 80151e6:	4837      	ldr	r0, [pc, #220]	@ (80152c4 <tcp_process_refused_data+0xf4>)
 80151e8:	f008 ff90 	bl	801e10c <iprintf>
 80151ec:	f06f 030f 	mvn.w	r3, #15
 80151f0:	e060      	b.n	80152b4 <tcp_process_refused_data+0xe4>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
  while (pcb->refused_data != NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
  {
    err_t err;
    u8_t refused_flags = pcb->refused_data->flags;
 80151f2:	687b      	ldr	r3, [r7, #4]
 80151f4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80151f6:	7b5b      	ldrb	r3, [r3, #13]
 80151f8:	73bb      	strb	r3, [r7, #14]
    /* set pcb->refused_data to NULL in case the callback frees it and then
       closes the pcb */
    struct pbuf *refused_data = pcb->refused_data;
 80151fa:	687b      	ldr	r3, [r7, #4]
 80151fc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80151fe:	60bb      	str	r3, [r7, #8]
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
    pbuf_split_64k(refused_data, &rest);
    pcb->refused_data = rest;
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    pcb->refused_data = NULL;
 8015200:	687b      	ldr	r3, [r7, #4]
 8015202:	2200      	movs	r2, #0
 8015204:	679a      	str	r2, [r3, #120]	@ 0x78
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    /* Notify again application with data previously received. */
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: notify kept packet\n"));
    TCP_EVENT_RECV(pcb, refused_data, ERR_OK, err);
 8015206:	687b      	ldr	r3, [r7, #4]
 8015208:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 801520c:	2b00      	cmp	r3, #0
 801520e:	d00b      	beq.n	8015228 <tcp_process_refused_data+0x58>
 8015210:	687b      	ldr	r3, [r7, #4]
 8015212:	f8d3 4084 	ldr.w	r4, [r3, #132]	@ 0x84
 8015216:	687b      	ldr	r3, [r7, #4]
 8015218:	6918      	ldr	r0, [r3, #16]
 801521a:	2300      	movs	r3, #0
 801521c:	68ba      	ldr	r2, [r7, #8]
 801521e:	6879      	ldr	r1, [r7, #4]
 8015220:	47a0      	blx	r4
 8015222:	4603      	mov	r3, r0
 8015224:	73fb      	strb	r3, [r7, #15]
 8015226:	e007      	b.n	8015238 <tcp_process_refused_data+0x68>
 8015228:	2300      	movs	r3, #0
 801522a:	68ba      	ldr	r2, [r7, #8]
 801522c:	6879      	ldr	r1, [r7, #4]
 801522e:	2000      	movs	r0, #0
 8015230:	f000 f8a4 	bl	801537c <tcp_recv_null>
 8015234:	4603      	mov	r3, r0
 8015236:	73fb      	strb	r3, [r7, #15]
    if (err == ERR_OK) {
 8015238:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801523c:	2b00      	cmp	r3, #0
 801523e:	d12a      	bne.n	8015296 <tcp_process_refused_data+0xc6>
      /* did refused_data include a FIN? */
      if ((refused_flags & PBUF_FLAG_TCP_FIN)
 8015240:	7bbb      	ldrb	r3, [r7, #14]
 8015242:	f003 0320 	and.w	r3, r3, #32
 8015246:	2b00      	cmp	r3, #0
 8015248:	d033      	beq.n	80152b2 <tcp_process_refused_data+0xe2>
          && (rest == NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
         ) {
        /* correct rcv_wnd as the application won't call tcp_recved()
           for the FIN's seqno */
        if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 801524a:	687b      	ldr	r3, [r7, #4]
 801524c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 801524e:	f5b3 6f06 	cmp.w	r3, #2144	@ 0x860
 8015252:	d005      	beq.n	8015260 <tcp_process_refused_data+0x90>
          pcb->rcv_wnd++;
 8015254:	687b      	ldr	r3, [r7, #4]
 8015256:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8015258:	3301      	adds	r3, #1
 801525a:	b29a      	uxth	r2, r3
 801525c:	687b      	ldr	r3, [r7, #4]
 801525e:	851a      	strh	r2, [r3, #40]	@ 0x28
        }
        TCP_EVENT_CLOSED(pcb, err);
 8015260:	687b      	ldr	r3, [r7, #4]
 8015262:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8015266:	2b00      	cmp	r3, #0
 8015268:	d00b      	beq.n	8015282 <tcp_process_refused_data+0xb2>
 801526a:	687b      	ldr	r3, [r7, #4]
 801526c:	f8d3 4084 	ldr.w	r4, [r3, #132]	@ 0x84
 8015270:	687b      	ldr	r3, [r7, #4]
 8015272:	6918      	ldr	r0, [r3, #16]
 8015274:	2300      	movs	r3, #0
 8015276:	2200      	movs	r2, #0
 8015278:	6879      	ldr	r1, [r7, #4]
 801527a:	47a0      	blx	r4
 801527c:	4603      	mov	r3, r0
 801527e:	73fb      	strb	r3, [r7, #15]
 8015280:	e001      	b.n	8015286 <tcp_process_refused_data+0xb6>
 8015282:	2300      	movs	r3, #0
 8015284:	73fb      	strb	r3, [r7, #15]
        if (err == ERR_ABRT) {
 8015286:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801528a:	f113 0f0d 	cmn.w	r3, #13
 801528e:	d110      	bne.n	80152b2 <tcp_process_refused_data+0xe2>
          return ERR_ABRT;
 8015290:	f06f 030c 	mvn.w	r3, #12
 8015294:	e00e      	b.n	80152b4 <tcp_process_refused_data+0xe4>
        }
      }
    } else if (err == ERR_ABRT) {
 8015296:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801529a:	f113 0f0d 	cmn.w	r3, #13
 801529e:	d102      	bne.n	80152a6 <tcp_process_refused_data+0xd6>
      /* if err == ERR_ABRT, 'pcb' is already deallocated */
      /* Drop incoming packets because pcb is "full" (only if the incoming
         segment contains data). */
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: drop incoming packets, because pcb is \"full\"\n"));
      return ERR_ABRT;
 80152a0:	f06f 030c 	mvn.w	r3, #12
 80152a4:	e006      	b.n	80152b4 <tcp_process_refused_data+0xe4>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
      if (rest != NULL) {
        pbuf_cat(refused_data, rest);
      }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
      pcb->refused_data = refused_data;
 80152a6:	687b      	ldr	r3, [r7, #4]
 80152a8:	68ba      	ldr	r2, [r7, #8]
 80152aa:	679a      	str	r2, [r3, #120]	@ 0x78
      return ERR_INPROGRESS;
 80152ac:	f06f 0304 	mvn.w	r3, #4
 80152b0:	e000      	b.n	80152b4 <tcp_process_refused_data+0xe4>
    }
  }
  return ERR_OK;
 80152b2:	2300      	movs	r3, #0
}
 80152b4:	4618      	mov	r0, r3
 80152b6:	3714      	adds	r7, #20
 80152b8:	46bd      	mov	sp, r7
 80152ba:	bd90      	pop	{r4, r7, pc}
 80152bc:	08020a80 	.word	0x08020a80
 80152c0:	08020f90 	.word	0x08020f90
 80152c4:	08020ac4 	.word	0x08020ac4

080152c8 <tcp_segs_free>:
 *
 * @param seg tcp_seg list of TCP segments to free
 */
void
tcp_segs_free(struct tcp_seg *seg)
{
 80152c8:	b580      	push	{r7, lr}
 80152ca:	b084      	sub	sp, #16
 80152cc:	af00      	add	r7, sp, #0
 80152ce:	6078      	str	r0, [r7, #4]
  while (seg != NULL) {
 80152d0:	e007      	b.n	80152e2 <tcp_segs_free+0x1a>
    struct tcp_seg *next = seg->next;
 80152d2:	687b      	ldr	r3, [r7, #4]
 80152d4:	681b      	ldr	r3, [r3, #0]
 80152d6:	60fb      	str	r3, [r7, #12]
    tcp_seg_free(seg);
 80152d8:	6878      	ldr	r0, [r7, #4]
 80152da:	f000 f80a 	bl	80152f2 <tcp_seg_free>
    seg = next;
 80152de:	68fb      	ldr	r3, [r7, #12]
 80152e0:	607b      	str	r3, [r7, #4]
  while (seg != NULL) {
 80152e2:	687b      	ldr	r3, [r7, #4]
 80152e4:	2b00      	cmp	r3, #0
 80152e6:	d1f4      	bne.n	80152d2 <tcp_segs_free+0xa>
  }
}
 80152e8:	bf00      	nop
 80152ea:	bf00      	nop
 80152ec:	3710      	adds	r7, #16
 80152ee:	46bd      	mov	sp, r7
 80152f0:	bd80      	pop	{r7, pc}

080152f2 <tcp_seg_free>:
 *
 * @param seg single tcp_seg to free
 */
void
tcp_seg_free(struct tcp_seg *seg)
{
 80152f2:	b580      	push	{r7, lr}
 80152f4:	b082      	sub	sp, #8
 80152f6:	af00      	add	r7, sp, #0
 80152f8:	6078      	str	r0, [r7, #4]
  if (seg != NULL) {
 80152fa:	687b      	ldr	r3, [r7, #4]
 80152fc:	2b00      	cmp	r3, #0
 80152fe:	d00c      	beq.n	801531a <tcp_seg_free+0x28>
    if (seg->p != NULL) {
 8015300:	687b      	ldr	r3, [r7, #4]
 8015302:	685b      	ldr	r3, [r3, #4]
 8015304:	2b00      	cmp	r3, #0
 8015306:	d004      	beq.n	8015312 <tcp_seg_free+0x20>
      pbuf_free(seg->p);
 8015308:	687b      	ldr	r3, [r7, #4]
 801530a:	685b      	ldr	r3, [r3, #4]
 801530c:	4618      	mov	r0, r3
 801530e:	f7fe fb6b 	bl	80139e8 <pbuf_free>
#if TCP_DEBUG
      seg->p = NULL;
#endif /* TCP_DEBUG */
    }
    memp_free(MEMP_TCP_SEG, seg);
 8015312:	6879      	ldr	r1, [r7, #4]
 8015314:	2003      	movs	r0, #3
 8015316:	f7fd fcc3 	bl	8012ca0 <memp_free>
  }
}
 801531a:	bf00      	nop
 801531c:	3708      	adds	r7, #8
 801531e:	46bd      	mov	sp, r7
 8015320:	bd80      	pop	{r7, pc}
	...

08015324 <tcp_seg_copy>:
 * @param seg the old tcp_seg
 * @return a copy of seg
 */
struct tcp_seg *
tcp_seg_copy(struct tcp_seg *seg)
{
 8015324:	b580      	push	{r7, lr}
 8015326:	b084      	sub	sp, #16
 8015328:	af00      	add	r7, sp, #0
 801532a:	6078      	str	r0, [r7, #4]
  struct tcp_seg *cseg;

  LWIP_ASSERT("tcp_seg_copy: invalid seg", seg != NULL);
 801532c:	687b      	ldr	r3, [r7, #4]
 801532e:	2b00      	cmp	r3, #0
 8015330:	d106      	bne.n	8015340 <tcp_seg_copy+0x1c>
 8015332:	4b0f      	ldr	r3, [pc, #60]	@ (8015370 <tcp_seg_copy+0x4c>)
 8015334:	f240 6282 	movw	r2, #1666	@ 0x682
 8015338:	490e      	ldr	r1, [pc, #56]	@ (8015374 <tcp_seg_copy+0x50>)
 801533a:	480f      	ldr	r0, [pc, #60]	@ (8015378 <tcp_seg_copy+0x54>)
 801533c:	f008 fee6 	bl	801e10c <iprintf>

  cseg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG);
 8015340:	2003      	movs	r0, #3
 8015342:	f7fd fc37 	bl	8012bb4 <memp_malloc>
 8015346:	60f8      	str	r0, [r7, #12]
  if (cseg == NULL) {
 8015348:	68fb      	ldr	r3, [r7, #12]
 801534a:	2b00      	cmp	r3, #0
 801534c:	d101      	bne.n	8015352 <tcp_seg_copy+0x2e>
    return NULL;
 801534e:	2300      	movs	r3, #0
 8015350:	e00a      	b.n	8015368 <tcp_seg_copy+0x44>
  }
  SMEMCPY((u8_t *)cseg, (const u8_t *)seg, sizeof(struct tcp_seg));
 8015352:	2210      	movs	r2, #16
 8015354:	6879      	ldr	r1, [r7, #4]
 8015356:	68f8      	ldr	r0, [r7, #12]
 8015358:	f009 f86f 	bl	801e43a <memcpy>
  pbuf_ref(cseg->p);
 801535c:	68fb      	ldr	r3, [r7, #12]
 801535e:	685b      	ldr	r3, [r3, #4]
 8015360:	4618      	mov	r0, r3
 8015362:	f7fe fbe7 	bl	8013b34 <pbuf_ref>
  return cseg;
 8015366:	68fb      	ldr	r3, [r7, #12]
}
 8015368:	4618      	mov	r0, r3
 801536a:	3710      	adds	r7, #16
 801536c:	46bd      	mov	sp, r7
 801536e:	bd80      	pop	{r7, pc}
 8015370:	08020a80 	.word	0x08020a80
 8015374:	08020fd4 	.word	0x08020fd4
 8015378:	08020ac4 	.word	0x08020ac4

0801537c <tcp_recv_null>:
 * Default receive callback that is called if the user didn't register
 * a recv callback for the pcb.
 */
err_t
tcp_recv_null(void *arg, struct tcp_pcb *pcb, struct pbuf *p, err_t err)
{
 801537c:	b580      	push	{r7, lr}
 801537e:	b084      	sub	sp, #16
 8015380:	af00      	add	r7, sp, #0
 8015382:	60f8      	str	r0, [r7, #12]
 8015384:	60b9      	str	r1, [r7, #8]
 8015386:	607a      	str	r2, [r7, #4]
 8015388:	70fb      	strb	r3, [r7, #3]
  LWIP_UNUSED_ARG(arg);

  LWIP_ERROR("tcp_recv_null: invalid pcb", pcb != NULL, return ERR_ARG);
 801538a:	68bb      	ldr	r3, [r7, #8]
 801538c:	2b00      	cmp	r3, #0
 801538e:	d109      	bne.n	80153a4 <tcp_recv_null+0x28>
 8015390:	4b12      	ldr	r3, [pc, #72]	@ (80153dc <tcp_recv_null+0x60>)
 8015392:	f44f 62d3 	mov.w	r2, #1688	@ 0x698
 8015396:	4912      	ldr	r1, [pc, #72]	@ (80153e0 <tcp_recv_null+0x64>)
 8015398:	4812      	ldr	r0, [pc, #72]	@ (80153e4 <tcp_recv_null+0x68>)
 801539a:	f008 feb7 	bl	801e10c <iprintf>
 801539e:	f06f 030f 	mvn.w	r3, #15
 80153a2:	e016      	b.n	80153d2 <tcp_recv_null+0x56>

  if (p != NULL) {
 80153a4:	687b      	ldr	r3, [r7, #4]
 80153a6:	2b00      	cmp	r3, #0
 80153a8:	d009      	beq.n	80153be <tcp_recv_null+0x42>
    tcp_recved(pcb, p->tot_len);
 80153aa:	687b      	ldr	r3, [r7, #4]
 80153ac:	891b      	ldrh	r3, [r3, #8]
 80153ae:	4619      	mov	r1, r3
 80153b0:	68b8      	ldr	r0, [r7, #8]
 80153b2:	f7ff fad1 	bl	8014958 <tcp_recved>
    pbuf_free(p);
 80153b6:	6878      	ldr	r0, [r7, #4]
 80153b8:	f7fe fb16 	bl	80139e8 <pbuf_free>
 80153bc:	e008      	b.n	80153d0 <tcp_recv_null+0x54>
  } else if (err == ERR_OK) {
 80153be:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80153c2:	2b00      	cmp	r3, #0
 80153c4:	d104      	bne.n	80153d0 <tcp_recv_null+0x54>
    return tcp_close(pcb);
 80153c6:	68b8      	ldr	r0, [r7, #8]
 80153c8:	f7fe ffb8 	bl	801433c <tcp_close>
 80153cc:	4603      	mov	r3, r0
 80153ce:	e000      	b.n	80153d2 <tcp_recv_null+0x56>
  }
  return ERR_OK;
 80153d0:	2300      	movs	r3, #0
}
 80153d2:	4618      	mov	r0, r3
 80153d4:	3710      	adds	r7, #16
 80153d6:	46bd      	mov	sp, r7
 80153d8:	bd80      	pop	{r7, pc}
 80153da:	bf00      	nop
 80153dc:	08020a80 	.word	0x08020a80
 80153e0:	08020ff0 	.word	0x08020ff0
 80153e4:	08020ac4 	.word	0x08020ac4

080153e8 <tcp_kill_prio>:
 *
 * @param prio minimum priority
 */
static void
tcp_kill_prio(u8_t prio)
{
 80153e8:	b580      	push	{r7, lr}
 80153ea:	b086      	sub	sp, #24
 80153ec:	af00      	add	r7, sp, #0
 80153ee:	4603      	mov	r3, r0
 80153f0:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;
  u8_t mprio;

  mprio = LWIP_MIN(TCP_PRIO_MAX, prio);
 80153f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80153f6:	2b00      	cmp	r3, #0
 80153f8:	db01      	blt.n	80153fe <tcp_kill_prio+0x16>
 80153fa:	79fb      	ldrb	r3, [r7, #7]
 80153fc:	e000      	b.n	8015400 <tcp_kill_prio+0x18>
 80153fe:	237f      	movs	r3, #127	@ 0x7f
 8015400:	72fb      	strb	r3, [r7, #11]

  /* We want to kill connections with a lower prio, so bail out if 
   * supplied prio is 0 - there can never be a lower prio
   */
  if (mprio == 0) {
 8015402:	7afb      	ldrb	r3, [r7, #11]
 8015404:	2b00      	cmp	r3, #0
 8015406:	d034      	beq.n	8015472 <tcp_kill_prio+0x8a>
  /* We only want kill connections with a lower prio, so decrement prio by one 
   * and start searching for oldest connection with same or lower priority than mprio.
   * We want to find the connections with the lowest possible prio, and among
   * these the one with the longest inactivity time.
   */
  mprio--;
 8015408:	7afb      	ldrb	r3, [r7, #11]
 801540a:	3b01      	subs	r3, #1
 801540c:	72fb      	strb	r3, [r7, #11]

  inactivity = 0;
 801540e:	2300      	movs	r3, #0
 8015410:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 8015412:	2300      	movs	r3, #0
 8015414:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8015416:	4b19      	ldr	r3, [pc, #100]	@ (801547c <tcp_kill_prio+0x94>)
 8015418:	681b      	ldr	r3, [r3, #0]
 801541a:	617b      	str	r3, [r7, #20]
 801541c:	e01f      	b.n	801545e <tcp_kill_prio+0x76>
        /* lower prio is always a kill candidate */
    if ((pcb->prio < mprio) ||
 801541e:	697b      	ldr	r3, [r7, #20]
 8015420:	7d5b      	ldrb	r3, [r3, #21]
 8015422:	7afa      	ldrb	r2, [r7, #11]
 8015424:	429a      	cmp	r2, r3
 8015426:	d80c      	bhi.n	8015442 <tcp_kill_prio+0x5a>
        /* longer inactivity is also a kill candidate */
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 8015428:	697b      	ldr	r3, [r7, #20]
 801542a:	7d5b      	ldrb	r3, [r3, #21]
    if ((pcb->prio < mprio) ||
 801542c:	7afa      	ldrb	r2, [r7, #11]
 801542e:	429a      	cmp	r2, r3
 8015430:	d112      	bne.n	8015458 <tcp_kill_prio+0x70>
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 8015432:	4b13      	ldr	r3, [pc, #76]	@ (8015480 <tcp_kill_prio+0x98>)
 8015434:	681a      	ldr	r2, [r3, #0]
 8015436:	697b      	ldr	r3, [r7, #20]
 8015438:	6a1b      	ldr	r3, [r3, #32]
 801543a:	1ad3      	subs	r3, r2, r3
 801543c:	68fa      	ldr	r2, [r7, #12]
 801543e:	429a      	cmp	r2, r3
 8015440:	d80a      	bhi.n	8015458 <tcp_kill_prio+0x70>
      inactivity = tcp_ticks - pcb->tmr;
 8015442:	4b0f      	ldr	r3, [pc, #60]	@ (8015480 <tcp_kill_prio+0x98>)
 8015444:	681a      	ldr	r2, [r3, #0]
 8015446:	697b      	ldr	r3, [r7, #20]
 8015448:	6a1b      	ldr	r3, [r3, #32]
 801544a:	1ad3      	subs	r3, r2, r3
 801544c:	60fb      	str	r3, [r7, #12]
      inactive   = pcb;
 801544e:	697b      	ldr	r3, [r7, #20]
 8015450:	613b      	str	r3, [r7, #16]
      mprio      = pcb->prio;
 8015452:	697b      	ldr	r3, [r7, #20]
 8015454:	7d5b      	ldrb	r3, [r3, #21]
 8015456:	72fb      	strb	r3, [r7, #11]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8015458:	697b      	ldr	r3, [r7, #20]
 801545a:	68db      	ldr	r3, [r3, #12]
 801545c:	617b      	str	r3, [r7, #20]
 801545e:	697b      	ldr	r3, [r7, #20]
 8015460:	2b00      	cmp	r3, #0
 8015462:	d1dc      	bne.n	801541e <tcp_kill_prio+0x36>
    }
  }
  if (inactive != NULL) {
 8015464:	693b      	ldr	r3, [r7, #16]
 8015466:	2b00      	cmp	r3, #0
 8015468:	d004      	beq.n	8015474 <tcp_kill_prio+0x8c>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_prio: killing oldest PCB %p (%"S32_F")\n",
                            (void *)inactive, inactivity));
    tcp_abort(inactive);
 801546a:	6938      	ldr	r0, [r7, #16]
 801546c:	f7ff f8ac 	bl	80145c8 <tcp_abort>
 8015470:	e000      	b.n	8015474 <tcp_kill_prio+0x8c>
    return;
 8015472:	bf00      	nop
  }
}
 8015474:	3718      	adds	r7, #24
 8015476:	46bd      	mov	sp, r7
 8015478:	bd80      	pop	{r7, pc}
 801547a:	bf00      	nop
 801547c:	2000e4fc 	.word	0x2000e4fc
 8015480:	2000e4f0 	.word	0x2000e4f0

08015484 <tcp_kill_state>:
 * Kills the oldest connection that is in specific state.
 * Called from tcp_alloc() for LAST_ACK and CLOSING if no more connections are available.
 */
static void
tcp_kill_state(enum tcp_state state)
{
 8015484:	b580      	push	{r7, lr}
 8015486:	b086      	sub	sp, #24
 8015488:	af00      	add	r7, sp, #0
 801548a:	4603      	mov	r3, r0
 801548c:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  LWIP_ASSERT("invalid state", (state == CLOSING) || (state == LAST_ACK));
 801548e:	79fb      	ldrb	r3, [r7, #7]
 8015490:	2b08      	cmp	r3, #8
 8015492:	d009      	beq.n	80154a8 <tcp_kill_state+0x24>
 8015494:	79fb      	ldrb	r3, [r7, #7]
 8015496:	2b09      	cmp	r3, #9
 8015498:	d006      	beq.n	80154a8 <tcp_kill_state+0x24>
 801549a:	4b1a      	ldr	r3, [pc, #104]	@ (8015504 <tcp_kill_state+0x80>)
 801549c:	f240 62dd 	movw	r2, #1757	@ 0x6dd
 80154a0:	4919      	ldr	r1, [pc, #100]	@ (8015508 <tcp_kill_state+0x84>)
 80154a2:	481a      	ldr	r0, [pc, #104]	@ (801550c <tcp_kill_state+0x88>)
 80154a4:	f008 fe32 	bl	801e10c <iprintf>

  inactivity = 0;
 80154a8:	2300      	movs	r3, #0
 80154aa:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 80154ac:	2300      	movs	r3, #0
 80154ae:	613b      	str	r3, [r7, #16]
  /* Go through the list of active pcbs and get the oldest pcb that is in state
     CLOSING/LAST_ACK. */
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 80154b0:	4b17      	ldr	r3, [pc, #92]	@ (8015510 <tcp_kill_state+0x8c>)
 80154b2:	681b      	ldr	r3, [r3, #0]
 80154b4:	617b      	str	r3, [r7, #20]
 80154b6:	e017      	b.n	80154e8 <tcp_kill_state+0x64>
    if (pcb->state == state) {
 80154b8:	697b      	ldr	r3, [r7, #20]
 80154ba:	7d1b      	ldrb	r3, [r3, #20]
 80154bc:	79fa      	ldrb	r2, [r7, #7]
 80154be:	429a      	cmp	r2, r3
 80154c0:	d10f      	bne.n	80154e2 <tcp_kill_state+0x5e>
      if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 80154c2:	4b14      	ldr	r3, [pc, #80]	@ (8015514 <tcp_kill_state+0x90>)
 80154c4:	681a      	ldr	r2, [r3, #0]
 80154c6:	697b      	ldr	r3, [r7, #20]
 80154c8:	6a1b      	ldr	r3, [r3, #32]
 80154ca:	1ad3      	subs	r3, r2, r3
 80154cc:	68fa      	ldr	r2, [r7, #12]
 80154ce:	429a      	cmp	r2, r3
 80154d0:	d807      	bhi.n	80154e2 <tcp_kill_state+0x5e>
        inactivity = tcp_ticks - pcb->tmr;
 80154d2:	4b10      	ldr	r3, [pc, #64]	@ (8015514 <tcp_kill_state+0x90>)
 80154d4:	681a      	ldr	r2, [r3, #0]
 80154d6:	697b      	ldr	r3, [r7, #20]
 80154d8:	6a1b      	ldr	r3, [r3, #32]
 80154da:	1ad3      	subs	r3, r2, r3
 80154dc:	60fb      	str	r3, [r7, #12]
        inactive = pcb;
 80154de:	697b      	ldr	r3, [r7, #20]
 80154e0:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 80154e2:	697b      	ldr	r3, [r7, #20]
 80154e4:	68db      	ldr	r3, [r3, #12]
 80154e6:	617b      	str	r3, [r7, #20]
 80154e8:	697b      	ldr	r3, [r7, #20]
 80154ea:	2b00      	cmp	r3, #0
 80154ec:	d1e4      	bne.n	80154b8 <tcp_kill_state+0x34>
      }
    }
  }
  if (inactive != NULL) {
 80154ee:	693b      	ldr	r3, [r7, #16]
 80154f0:	2b00      	cmp	r3, #0
 80154f2:	d003      	beq.n	80154fc <tcp_kill_state+0x78>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_closing: killing oldest %s PCB %p (%"S32_F")\n",
                            tcp_state_str[state], (void *)inactive, inactivity));
    /* Don't send a RST, since no data is lost. */
    tcp_abandon(inactive, 0);
 80154f4:	2100      	movs	r1, #0
 80154f6:	6938      	ldr	r0, [r7, #16]
 80154f8:	f7fe ffa8 	bl	801444c <tcp_abandon>
  }
}
 80154fc:	bf00      	nop
 80154fe:	3718      	adds	r7, #24
 8015500:	46bd      	mov	sp, r7
 8015502:	bd80      	pop	{r7, pc}
 8015504:	08020a80 	.word	0x08020a80
 8015508:	0802100c 	.word	0x0802100c
 801550c:	08020ac4 	.word	0x08020ac4
 8015510:	2000e4fc 	.word	0x2000e4fc
 8015514:	2000e4f0 	.word	0x2000e4f0

08015518 <tcp_kill_timewait>:
 * Kills the oldest connection that is in TIME_WAIT state.
 * Called from tcp_alloc() if no more connections are available.
 */
static void
tcp_kill_timewait(void)
{
 8015518:	b580      	push	{r7, lr}
 801551a:	b084      	sub	sp, #16
 801551c:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  inactivity = 0;
 801551e:	2300      	movs	r3, #0
 8015520:	607b      	str	r3, [r7, #4]
  inactive = NULL;
 8015522:	2300      	movs	r3, #0
 8015524:	60bb      	str	r3, [r7, #8]
  /* Go through the list of TIME_WAIT pcbs and get the oldest pcb. */
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8015526:	4b12      	ldr	r3, [pc, #72]	@ (8015570 <tcp_kill_timewait+0x58>)
 8015528:	681b      	ldr	r3, [r3, #0]
 801552a:	60fb      	str	r3, [r7, #12]
 801552c:	e012      	b.n	8015554 <tcp_kill_timewait+0x3c>
    if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 801552e:	4b11      	ldr	r3, [pc, #68]	@ (8015574 <tcp_kill_timewait+0x5c>)
 8015530:	681a      	ldr	r2, [r3, #0]
 8015532:	68fb      	ldr	r3, [r7, #12]
 8015534:	6a1b      	ldr	r3, [r3, #32]
 8015536:	1ad3      	subs	r3, r2, r3
 8015538:	687a      	ldr	r2, [r7, #4]
 801553a:	429a      	cmp	r2, r3
 801553c:	d807      	bhi.n	801554e <tcp_kill_timewait+0x36>
      inactivity = tcp_ticks - pcb->tmr;
 801553e:	4b0d      	ldr	r3, [pc, #52]	@ (8015574 <tcp_kill_timewait+0x5c>)
 8015540:	681a      	ldr	r2, [r3, #0]
 8015542:	68fb      	ldr	r3, [r7, #12]
 8015544:	6a1b      	ldr	r3, [r3, #32]
 8015546:	1ad3      	subs	r3, r2, r3
 8015548:	607b      	str	r3, [r7, #4]
      inactive = pcb;
 801554a:	68fb      	ldr	r3, [r7, #12]
 801554c:	60bb      	str	r3, [r7, #8]
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 801554e:	68fb      	ldr	r3, [r7, #12]
 8015550:	68db      	ldr	r3, [r3, #12]
 8015552:	60fb      	str	r3, [r7, #12]
 8015554:	68fb      	ldr	r3, [r7, #12]
 8015556:	2b00      	cmp	r3, #0
 8015558:	d1e9      	bne.n	801552e <tcp_kill_timewait+0x16>
    }
  }
  if (inactive != NULL) {
 801555a:	68bb      	ldr	r3, [r7, #8]
 801555c:	2b00      	cmp	r3, #0
 801555e:	d002      	beq.n	8015566 <tcp_kill_timewait+0x4e>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_timewait: killing oldest TIME-WAIT PCB %p (%"S32_F")\n",
                            (void *)inactive, inactivity));
    tcp_abort(inactive);
 8015560:	68b8      	ldr	r0, [r7, #8]
 8015562:	f7ff f831 	bl	80145c8 <tcp_abort>
  }
}
 8015566:	bf00      	nop
 8015568:	3710      	adds	r7, #16
 801556a:	46bd      	mov	sp, r7
 801556c:	bd80      	pop	{r7, pc}
 801556e:	bf00      	nop
 8015570:	2000e500 	.word	0x2000e500
 8015574:	2000e4f0 	.word	0x2000e4f0

08015578 <tcp_handle_closepend>:
 * now send the FIN (which failed before), the pcb might be in a state that is
 * OK for us to now free it.
 */
static void
tcp_handle_closepend(void)
{
 8015578:	b580      	push	{r7, lr}
 801557a:	b082      	sub	sp, #8
 801557c:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb = tcp_active_pcbs;
 801557e:	4b10      	ldr	r3, [pc, #64]	@ (80155c0 <tcp_handle_closepend+0x48>)
 8015580:	681b      	ldr	r3, [r3, #0]
 8015582:	607b      	str	r3, [r7, #4]

  while (pcb != NULL) {
 8015584:	e014      	b.n	80155b0 <tcp_handle_closepend+0x38>
    struct tcp_pcb *next = pcb->next;
 8015586:	687b      	ldr	r3, [r7, #4]
 8015588:	68db      	ldr	r3, [r3, #12]
 801558a:	603b      	str	r3, [r7, #0]
    /* send pending FIN */
    if (pcb->flags & TF_CLOSEPEND) {
 801558c:	687b      	ldr	r3, [r7, #4]
 801558e:	8b5b      	ldrh	r3, [r3, #26]
 8015590:	f003 0308 	and.w	r3, r3, #8
 8015594:	2b00      	cmp	r3, #0
 8015596:	d009      	beq.n	80155ac <tcp_handle_closepend+0x34>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_handle_closepend: pending FIN\n"));
      tcp_clear_flags(pcb, TF_CLOSEPEND);
 8015598:	687b      	ldr	r3, [r7, #4]
 801559a:	8b5b      	ldrh	r3, [r3, #26]
 801559c:	f023 0308 	bic.w	r3, r3, #8
 80155a0:	b29a      	uxth	r2, r3
 80155a2:	687b      	ldr	r3, [r7, #4]
 80155a4:	835a      	strh	r2, [r3, #26]
      tcp_close_shutdown_fin(pcb);
 80155a6:	6878      	ldr	r0, [r7, #4]
 80155a8:	f7fe fe5e 	bl	8014268 <tcp_close_shutdown_fin>
    }
    pcb = next;
 80155ac:	683b      	ldr	r3, [r7, #0]
 80155ae:	607b      	str	r3, [r7, #4]
  while (pcb != NULL) {
 80155b0:	687b      	ldr	r3, [r7, #4]
 80155b2:	2b00      	cmp	r3, #0
 80155b4:	d1e7      	bne.n	8015586 <tcp_handle_closepend+0xe>
  }
}
 80155b6:	bf00      	nop
 80155b8:	bf00      	nop
 80155ba:	3708      	adds	r7, #8
 80155bc:	46bd      	mov	sp, r7
 80155be:	bd80      	pop	{r7, pc}
 80155c0:	2000e4fc 	.word	0x2000e4fc

080155c4 <tcp_alloc>:
 * @param prio priority for the new pcb
 * @return a new tcp_pcb that initially is in state CLOSED
 */
struct tcp_pcb *
tcp_alloc(u8_t prio)
{
 80155c4:	b580      	push	{r7, lr}
 80155c6:	b084      	sub	sp, #16
 80155c8:	af00      	add	r7, sp, #0
 80155ca:	4603      	mov	r3, r0
 80155cc:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 80155ce:	2001      	movs	r0, #1
 80155d0:	f7fd faf0 	bl	8012bb4 <memp_malloc>
 80155d4:	60f8      	str	r0, [r7, #12]
  if (pcb == NULL) {
 80155d6:	68fb      	ldr	r3, [r7, #12]
 80155d8:	2b00      	cmp	r3, #0
 80155da:	d126      	bne.n	801562a <tcp_alloc+0x66>
    /* Try to send FIN for all pcbs stuck in TF_CLOSEPEND first */
    tcp_handle_closepend();
 80155dc:	f7ff ffcc 	bl	8015578 <tcp_handle_closepend>

    /* Try killing oldest connection in TIME-WAIT. */
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest TIME-WAIT connection\n"));
    tcp_kill_timewait();
 80155e0:	f7ff ff9a 	bl	8015518 <tcp_kill_timewait>
    /* Try to allocate a tcp_pcb again. */
    pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 80155e4:	2001      	movs	r0, #1
 80155e6:	f7fd fae5 	bl	8012bb4 <memp_malloc>
 80155ea:	60f8      	str	r0, [r7, #12]
    if (pcb == NULL) {
 80155ec:	68fb      	ldr	r3, [r7, #12]
 80155ee:	2b00      	cmp	r3, #0
 80155f0:	d11b      	bne.n	801562a <tcp_alloc+0x66>
      /* Try killing oldest connection in LAST-ACK (these wouldn't go to TIME-WAIT). */
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest LAST-ACK connection\n"));
      tcp_kill_state(LAST_ACK);
 80155f2:	2009      	movs	r0, #9
 80155f4:	f7ff ff46 	bl	8015484 <tcp_kill_state>
      /* Try to allocate a tcp_pcb again. */
      pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 80155f8:	2001      	movs	r0, #1
 80155fa:	f7fd fadb 	bl	8012bb4 <memp_malloc>
 80155fe:	60f8      	str	r0, [r7, #12]
      if (pcb == NULL) {
 8015600:	68fb      	ldr	r3, [r7, #12]
 8015602:	2b00      	cmp	r3, #0
 8015604:	d111      	bne.n	801562a <tcp_alloc+0x66>
        /* Try killing oldest connection in CLOSING. */
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest CLOSING connection\n"));
        tcp_kill_state(CLOSING);
 8015606:	2008      	movs	r0, #8
 8015608:	f7ff ff3c 	bl	8015484 <tcp_kill_state>
        /* Try to allocate a tcp_pcb again. */
        pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 801560c:	2001      	movs	r0, #1
 801560e:	f7fd fad1 	bl	8012bb4 <memp_malloc>
 8015612:	60f8      	str	r0, [r7, #12]
        if (pcb == NULL) {
 8015614:	68fb      	ldr	r3, [r7, #12]
 8015616:	2b00      	cmp	r3, #0
 8015618:	d107      	bne.n	801562a <tcp_alloc+0x66>
          /* Try killing oldest active connection with lower priority than the new one. */
          LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing oldest connection with prio lower than %d\n", prio));
          tcp_kill_prio(prio);
 801561a:	79fb      	ldrb	r3, [r7, #7]
 801561c:	4618      	mov	r0, r3
 801561e:	f7ff fee3 	bl	80153e8 <tcp_kill_prio>
          /* Try to allocate a tcp_pcb again. */
          pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8015622:	2001      	movs	r0, #1
 8015624:	f7fd fac6 	bl	8012bb4 <memp_malloc>
 8015628:	60f8      	str	r0, [r7, #12]
    if (pcb != NULL) {
      /* adjust err stats: memp_malloc failed above */
      MEMP_STATS_DEC(err, MEMP_TCP_PCB);
    }
  }
  if (pcb != NULL) {
 801562a:	68fb      	ldr	r3, [r7, #12]
 801562c:	2b00      	cmp	r3, #0
 801562e:	d03f      	beq.n	80156b0 <tcp_alloc+0xec>
    /* zero out the whole pcb, so there is no need to initialize members to zero */
    memset(pcb, 0, sizeof(struct tcp_pcb));
 8015630:	229c      	movs	r2, #156	@ 0x9c
 8015632:	2100      	movs	r1, #0
 8015634:	68f8      	ldr	r0, [r7, #12]
 8015636:	f008 fe0a 	bl	801e24e <memset>
    pcb->prio = prio;
 801563a:	68fb      	ldr	r3, [r7, #12]
 801563c:	79fa      	ldrb	r2, [r7, #7]
 801563e:	755a      	strb	r2, [r3, #21]
    pcb->snd_buf = TCP_SND_BUF;
 8015640:	68fb      	ldr	r3, [r7, #12]
 8015642:	f44f 6286 	mov.w	r2, #1072	@ 0x430
 8015646:	f8a3 2064 	strh.w	r2, [r3, #100]	@ 0x64
    /* Start with a window that does not need scaling. When window scaling is
       enabled and used, the window is enlarged when both sides agree on scaling. */
    pcb->rcv_wnd = pcb->rcv_ann_wnd = TCPWND_MIN16(TCP_WND);
 801564a:	68fb      	ldr	r3, [r7, #12]
 801564c:	f44f 6206 	mov.w	r2, #2144	@ 0x860
 8015650:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8015652:	68fb      	ldr	r3, [r7, #12]
 8015654:	8d5a      	ldrh	r2, [r3, #42]	@ 0x2a
 8015656:	68fb      	ldr	r3, [r7, #12]
 8015658:	851a      	strh	r2, [r3, #40]	@ 0x28
    pcb->ttl = TCP_TTL;
 801565a:	68fb      	ldr	r3, [r7, #12]
 801565c:	22ff      	movs	r2, #255	@ 0xff
 801565e:	72da      	strb	r2, [r3, #11]
    /* As initial send MSS, we use TCP_MSS but limit it to 536.
       The send MSS is updated when an MSS option is received. */
    pcb->mss = INITIAL_MSS;
 8015660:	68fb      	ldr	r3, [r7, #12]
 8015662:	f44f 7206 	mov.w	r2, #536	@ 0x218
 8015666:	865a      	strh	r2, [r3, #50]	@ 0x32
    pcb->rto = 3000 / TCP_SLOW_INTERVAL;
 8015668:	68fb      	ldr	r3, [r7, #12]
 801566a:	2206      	movs	r2, #6
 801566c:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    pcb->sv = 3000 / TCP_SLOW_INTERVAL;
 8015670:	68fb      	ldr	r3, [r7, #12]
 8015672:	2206      	movs	r2, #6
 8015674:	87da      	strh	r2, [r3, #62]	@ 0x3e
    pcb->rtime = -1;
 8015676:	68fb      	ldr	r3, [r7, #12]
 8015678:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 801567c:	861a      	strh	r2, [r3, #48]	@ 0x30
    pcb->cwnd = 1;
 801567e:	68fb      	ldr	r3, [r7, #12]
 8015680:	2201      	movs	r2, #1
 8015682:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
    pcb->tmr = tcp_ticks;
 8015686:	4b0d      	ldr	r3, [pc, #52]	@ (80156bc <tcp_alloc+0xf8>)
 8015688:	681a      	ldr	r2, [r3, #0]
 801568a:	68fb      	ldr	r3, [r7, #12]
 801568c:	621a      	str	r2, [r3, #32]
    pcb->last_timer = tcp_timer_ctr;
 801568e:	4b0c      	ldr	r3, [pc, #48]	@ (80156c0 <tcp_alloc+0xfc>)
 8015690:	781a      	ldrb	r2, [r3, #0]
 8015692:	68fb      	ldr	r3, [r7, #12]
 8015694:	779a      	strb	r2, [r3, #30]
    of using the largest advertised receive window.  We've seen complications with
    receiving TCPs that use window scaling and/or window auto-tuning where the
    initial advertised window is very small and then grows rapidly once the
    connection is established. To avoid these complications, we set ssthresh to the
    largest effective cwnd (amount of in-flight data) that the sender can have. */
    pcb->ssthresh = TCP_SND_BUF;
 8015696:	68fb      	ldr	r3, [r7, #12]
 8015698:	f44f 6286 	mov.w	r2, #1072	@ 0x430
 801569c:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a

#if LWIP_CALLBACK_API
    pcb->recv = tcp_recv_null;
 80156a0:	68fb      	ldr	r3, [r7, #12]
 80156a2:	4a08      	ldr	r2, [pc, #32]	@ (80156c4 <tcp_alloc+0x100>)
 80156a4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#endif /* LWIP_CALLBACK_API */

    /* Init KEEPALIVE timer */
    pcb->keep_idle  = TCP_KEEPIDLE_DEFAULT;
 80156a8:	68fb      	ldr	r3, [r7, #12]
 80156aa:	4a07      	ldr	r2, [pc, #28]	@ (80156c8 <tcp_alloc+0x104>)
 80156ac:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
#if LWIP_TCP_KEEPALIVE
    pcb->keep_intvl = TCP_KEEPINTVL_DEFAULT;
    pcb->keep_cnt   = TCP_KEEPCNT_DEFAULT;
#endif /* LWIP_TCP_KEEPALIVE */
  }
  return pcb;
 80156b0:	68fb      	ldr	r3, [r7, #12]
}
 80156b2:	4618      	mov	r0, r3
 80156b4:	3710      	adds	r7, #16
 80156b6:	46bd      	mov	sp, r7
 80156b8:	bd80      	pop	{r7, pc}
 80156ba:	bf00      	nop
 80156bc:	2000e4f0 	.word	0x2000e4f0
 80156c0:	2000e506 	.word	0x2000e506
 80156c4:	0801537d 	.word	0x0801537d
 80156c8:	006ddd00 	.word	0x006ddd00

080156cc <tcp_new_ip_type>:
 * supply @ref IPADDR_TYPE_ANY as argument and bind to @ref IP_ANY_TYPE.
 * @return a new tcp_pcb that initially is in state CLOSED
 */
struct tcp_pcb *
tcp_new_ip_type(u8_t type)
{
 80156cc:	b580      	push	{r7, lr}
 80156ce:	b084      	sub	sp, #16
 80156d0:	af00      	add	r7, sp, #0
 80156d2:	4603      	mov	r3, r0
 80156d4:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb;
  pcb = tcp_alloc(TCP_PRIO_NORMAL);
 80156d6:	2040      	movs	r0, #64	@ 0x40
 80156d8:	f7ff ff74 	bl	80155c4 <tcp_alloc>
 80156dc:	60f8      	str	r0, [r7, #12]
    IP_SET_TYPE_VAL(pcb->remote_ip, type);
  }
#else
  LWIP_UNUSED_ARG(type);
#endif /* LWIP_IPV4 && LWIP_IPV6 */
  return pcb;
 80156de:	68fb      	ldr	r3, [r7, #12]
}
 80156e0:	4618      	mov	r0, r3
 80156e2:	3710      	adds	r7, #16
 80156e4:	46bd      	mov	sp, r7
 80156e6:	bd80      	pop	{r7, pc}

080156e8 <tcp_arg>:
 * @param pcb tcp_pcb to set the callback argument
 * @param arg void pointer argument to pass to callback functions
 */
void
tcp_arg(struct tcp_pcb *pcb, void *arg)
{
 80156e8:	b480      	push	{r7}
 80156ea:	b083      	sub	sp, #12
 80156ec:	af00      	add	r7, sp, #0
 80156ee:	6078      	str	r0, [r7, #4]
 80156f0:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  /* This function is allowed to be called for both listen pcbs and
     connection pcbs. */
  if (pcb != NULL) {
 80156f2:	687b      	ldr	r3, [r7, #4]
 80156f4:	2b00      	cmp	r3, #0
 80156f6:	d002      	beq.n	80156fe <tcp_arg+0x16>
    pcb->callback_arg = arg;
 80156f8:	687b      	ldr	r3, [r7, #4]
 80156fa:	683a      	ldr	r2, [r7, #0]
 80156fc:	611a      	str	r2, [r3, #16]
  }
}
 80156fe:	bf00      	nop
 8015700:	370c      	adds	r7, #12
 8015702:	46bd      	mov	sp, r7
 8015704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015708:	4770      	bx	lr
	...

0801570c <tcp_recv>:
 * @param pcb tcp_pcb to set the recv callback
 * @param recv callback function to call for this pcb when data is received
 */
void
tcp_recv(struct tcp_pcb *pcb, tcp_recv_fn recv)
{
 801570c:	b580      	push	{r7, lr}
 801570e:	b082      	sub	sp, #8
 8015710:	af00      	add	r7, sp, #0
 8015712:	6078      	str	r0, [r7, #4]
 8015714:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  if (pcb != NULL) {
 8015716:	687b      	ldr	r3, [r7, #4]
 8015718:	2b00      	cmp	r3, #0
 801571a:	d00e      	beq.n	801573a <tcp_recv+0x2e>
    LWIP_ASSERT("invalid socket state for recv callback", pcb->state != LISTEN);
 801571c:	687b      	ldr	r3, [r7, #4]
 801571e:	7d1b      	ldrb	r3, [r3, #20]
 8015720:	2b01      	cmp	r3, #1
 8015722:	d106      	bne.n	8015732 <tcp_recv+0x26>
 8015724:	4b07      	ldr	r3, [pc, #28]	@ (8015744 <tcp_recv+0x38>)
 8015726:	f240 72df 	movw	r2, #2015	@ 0x7df
 801572a:	4907      	ldr	r1, [pc, #28]	@ (8015748 <tcp_recv+0x3c>)
 801572c:	4807      	ldr	r0, [pc, #28]	@ (801574c <tcp_recv+0x40>)
 801572e:	f008 fced 	bl	801e10c <iprintf>
    pcb->recv = recv;
 8015732:	687b      	ldr	r3, [r7, #4]
 8015734:	683a      	ldr	r2, [r7, #0]
 8015736:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  }
}
 801573a:	bf00      	nop
 801573c:	3708      	adds	r7, #8
 801573e:	46bd      	mov	sp, r7
 8015740:	bd80      	pop	{r7, pc}
 8015742:	bf00      	nop
 8015744:	08020a80 	.word	0x08020a80
 8015748:	0802101c 	.word	0x0802101c
 801574c:	08020ac4 	.word	0x08020ac4

08015750 <tcp_sent>:
 * @param pcb tcp_pcb to set the sent callback
 * @param sent callback function to call for this pcb when data is successfully sent
 */
void
tcp_sent(struct tcp_pcb *pcb, tcp_sent_fn sent)
{
 8015750:	b580      	push	{r7, lr}
 8015752:	b082      	sub	sp, #8
 8015754:	af00      	add	r7, sp, #0
 8015756:	6078      	str	r0, [r7, #4]
 8015758:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  if (pcb != NULL) {
 801575a:	687b      	ldr	r3, [r7, #4]
 801575c:	2b00      	cmp	r3, #0
 801575e:	d00e      	beq.n	801577e <tcp_sent+0x2e>
    LWIP_ASSERT("invalid socket state for sent callback", pcb->state != LISTEN);
 8015760:	687b      	ldr	r3, [r7, #4]
 8015762:	7d1b      	ldrb	r3, [r3, #20]
 8015764:	2b01      	cmp	r3, #1
 8015766:	d106      	bne.n	8015776 <tcp_sent+0x26>
 8015768:	4b07      	ldr	r3, [pc, #28]	@ (8015788 <tcp_sent+0x38>)
 801576a:	f240 72f3 	movw	r2, #2035	@ 0x7f3
 801576e:	4907      	ldr	r1, [pc, #28]	@ (801578c <tcp_sent+0x3c>)
 8015770:	4807      	ldr	r0, [pc, #28]	@ (8015790 <tcp_sent+0x40>)
 8015772:	f008 fccb 	bl	801e10c <iprintf>
    pcb->sent = sent;
 8015776:	687b      	ldr	r3, [r7, #4]
 8015778:	683a      	ldr	r2, [r7, #0]
 801577a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  }
}
 801577e:	bf00      	nop
 8015780:	3708      	adds	r7, #8
 8015782:	46bd      	mov	sp, r7
 8015784:	bd80      	pop	{r7, pc}
 8015786:	bf00      	nop
 8015788:	08020a80 	.word	0x08020a80
 801578c:	08021044 	.word	0x08021044
 8015790:	08020ac4 	.word	0x08020ac4

08015794 <tcp_err>:
 * @param err callback function to call for this pcb when a fatal error
 *        has occurred on the connection
 */
void
tcp_err(struct tcp_pcb *pcb, tcp_err_fn err)
{
 8015794:	b580      	push	{r7, lr}
 8015796:	b082      	sub	sp, #8
 8015798:	af00      	add	r7, sp, #0
 801579a:	6078      	str	r0, [r7, #4]
 801579c:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  if (pcb != NULL) {
 801579e:	687b      	ldr	r3, [r7, #4]
 80157a0:	2b00      	cmp	r3, #0
 80157a2:	d00e      	beq.n	80157c2 <tcp_err+0x2e>
    LWIP_ASSERT("invalid socket state for err callback", pcb->state != LISTEN);
 80157a4:	687b      	ldr	r3, [r7, #4]
 80157a6:	7d1b      	ldrb	r3, [r3, #20]
 80157a8:	2b01      	cmp	r3, #1
 80157aa:	d106      	bne.n	80157ba <tcp_err+0x26>
 80157ac:	4b07      	ldr	r3, [pc, #28]	@ (80157cc <tcp_err+0x38>)
 80157ae:	f640 020d 	movw	r2, #2061	@ 0x80d
 80157b2:	4907      	ldr	r1, [pc, #28]	@ (80157d0 <tcp_err+0x3c>)
 80157b4:	4807      	ldr	r0, [pc, #28]	@ (80157d4 <tcp_err+0x40>)
 80157b6:	f008 fca9 	bl	801e10c <iprintf>
    pcb->errf = err;
 80157ba:	687b      	ldr	r3, [r7, #4]
 80157bc:	683a      	ldr	r2, [r7, #0]
 80157be:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  }
}
 80157c2:	bf00      	nop
 80157c4:	3708      	adds	r7, #8
 80157c6:	46bd      	mov	sp, r7
 80157c8:	bd80      	pop	{r7, pc}
 80157ca:	bf00      	nop
 80157cc:	08020a80 	.word	0x08020a80
 80157d0:	0802106c 	.word	0x0802106c
 80157d4:	08020ac4 	.word	0x08020ac4

080157d8 <tcp_accept>:
 * @param accept callback function to call for this pcb when LISTENing
 *        connection has been connected to another host
 */
void
tcp_accept(struct tcp_pcb *pcb, tcp_accept_fn accept)
{
 80157d8:	b480      	push	{r7}
 80157da:	b085      	sub	sp, #20
 80157dc:	af00      	add	r7, sp, #0
 80157de:	6078      	str	r0, [r7, #4]
 80157e0:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  if ((pcb != NULL) && (pcb->state == LISTEN)) {
 80157e2:	687b      	ldr	r3, [r7, #4]
 80157e4:	2b00      	cmp	r3, #0
 80157e6:	d008      	beq.n	80157fa <tcp_accept+0x22>
 80157e8:	687b      	ldr	r3, [r7, #4]
 80157ea:	7d1b      	ldrb	r3, [r3, #20]
 80157ec:	2b01      	cmp	r3, #1
 80157ee:	d104      	bne.n	80157fa <tcp_accept+0x22>
    struct tcp_pcb_listen *lpcb = (struct tcp_pcb_listen *)pcb;
 80157f0:	687b      	ldr	r3, [r7, #4]
 80157f2:	60fb      	str	r3, [r7, #12]
    lpcb->accept = accept;
 80157f4:	68fb      	ldr	r3, [r7, #12]
 80157f6:	683a      	ldr	r2, [r7, #0]
 80157f8:	619a      	str	r2, [r3, #24]
  }
}
 80157fa:	bf00      	nop
 80157fc:	3714      	adds	r7, #20
 80157fe:	46bd      	mov	sp, r7
 8015800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015804:	4770      	bx	lr
	...

08015808 <tcp_poll>:
 * the application may use the polling functionality to call tcp_write()
 * again when the connection has been idle for a while.
 */
void
tcp_poll(struct tcp_pcb *pcb, tcp_poll_fn poll, u8_t interval)
{
 8015808:	b580      	push	{r7, lr}
 801580a:	b084      	sub	sp, #16
 801580c:	af00      	add	r7, sp, #0
 801580e:	60f8      	str	r0, [r7, #12]
 8015810:	60b9      	str	r1, [r7, #8]
 8015812:	4613      	mov	r3, r2
 8015814:	71fb      	strb	r3, [r7, #7]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_poll: invalid pcb", pcb != NULL, return);
 8015816:	68fb      	ldr	r3, [r7, #12]
 8015818:	2b00      	cmp	r3, #0
 801581a:	d107      	bne.n	801582c <tcp_poll+0x24>
 801581c:	4b0e      	ldr	r3, [pc, #56]	@ (8015858 <tcp_poll+0x50>)
 801581e:	f640 023d 	movw	r2, #2109	@ 0x83d
 8015822:	490e      	ldr	r1, [pc, #56]	@ (801585c <tcp_poll+0x54>)
 8015824:	480e      	ldr	r0, [pc, #56]	@ (8015860 <tcp_poll+0x58>)
 8015826:	f008 fc71 	bl	801e10c <iprintf>
 801582a:	e011      	b.n	8015850 <tcp_poll+0x48>
  LWIP_ASSERT("invalid socket state for poll", pcb->state != LISTEN);
 801582c:	68fb      	ldr	r3, [r7, #12]
 801582e:	7d1b      	ldrb	r3, [r3, #20]
 8015830:	2b01      	cmp	r3, #1
 8015832:	d106      	bne.n	8015842 <tcp_poll+0x3a>
 8015834:	4b08      	ldr	r3, [pc, #32]	@ (8015858 <tcp_poll+0x50>)
 8015836:	f640 023e 	movw	r2, #2110	@ 0x83e
 801583a:	490a      	ldr	r1, [pc, #40]	@ (8015864 <tcp_poll+0x5c>)
 801583c:	4808      	ldr	r0, [pc, #32]	@ (8015860 <tcp_poll+0x58>)
 801583e:	f008 fc65 	bl	801e10c <iprintf>

#if LWIP_CALLBACK_API
  pcb->poll = poll;
 8015842:	68fb      	ldr	r3, [r7, #12]
 8015844:	68ba      	ldr	r2, [r7, #8]
 8015846:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
#else /* LWIP_CALLBACK_API */
  LWIP_UNUSED_ARG(poll);
#endif /* LWIP_CALLBACK_API */
  pcb->pollinterval = interval;
 801584a:	68fb      	ldr	r3, [r7, #12]
 801584c:	79fa      	ldrb	r2, [r7, #7]
 801584e:	775a      	strb	r2, [r3, #29]
}
 8015850:	3710      	adds	r7, #16
 8015852:	46bd      	mov	sp, r7
 8015854:	bd80      	pop	{r7, pc}
 8015856:	bf00      	nop
 8015858:	08020a80 	.word	0x08020a80
 801585c:	08021094 	.word	0x08021094
 8015860:	08020ac4 	.word	0x08020ac4
 8015864:	080210ac 	.word	0x080210ac

08015868 <tcp_pcb_purge>:
 *
 * @param pcb tcp_pcb to purge. The pcb itself is not deallocated!
 */
void
tcp_pcb_purge(struct tcp_pcb *pcb)
{
 8015868:	b580      	push	{r7, lr}
 801586a:	b082      	sub	sp, #8
 801586c:	af00      	add	r7, sp, #0
 801586e:	6078      	str	r0, [r7, #4]
  LWIP_ERROR("tcp_pcb_purge: invalid pcb", pcb != NULL, return);
 8015870:	687b      	ldr	r3, [r7, #4]
 8015872:	2b00      	cmp	r3, #0
 8015874:	d107      	bne.n	8015886 <tcp_pcb_purge+0x1e>
 8015876:	4b21      	ldr	r3, [pc, #132]	@ (80158fc <tcp_pcb_purge+0x94>)
 8015878:	f640 0251 	movw	r2, #2129	@ 0x851
 801587c:	4920      	ldr	r1, [pc, #128]	@ (8015900 <tcp_pcb_purge+0x98>)
 801587e:	4821      	ldr	r0, [pc, #132]	@ (8015904 <tcp_pcb_purge+0x9c>)
 8015880:	f008 fc44 	bl	801e10c <iprintf>
 8015884:	e037      	b.n	80158f6 <tcp_pcb_purge+0x8e>

  if (pcb->state != CLOSED &&
 8015886:	687b      	ldr	r3, [r7, #4]
 8015888:	7d1b      	ldrb	r3, [r3, #20]
 801588a:	2b00      	cmp	r3, #0
 801588c:	d033      	beq.n	80158f6 <tcp_pcb_purge+0x8e>
      pcb->state != TIME_WAIT &&
 801588e:	687b      	ldr	r3, [r7, #4]
 8015890:	7d1b      	ldrb	r3, [r3, #20]
  if (pcb->state != CLOSED &&
 8015892:	2b0a      	cmp	r3, #10
 8015894:	d02f      	beq.n	80158f6 <tcp_pcb_purge+0x8e>
      pcb->state != LISTEN) {
 8015896:	687b      	ldr	r3, [r7, #4]
 8015898:	7d1b      	ldrb	r3, [r3, #20]
      pcb->state != TIME_WAIT &&
 801589a:	2b01      	cmp	r3, #1
 801589c:	d02b      	beq.n	80158f6 <tcp_pcb_purge+0x8e>

    LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge\n"));

    tcp_backlog_accepted(pcb);

    if (pcb->refused_data != NULL) {
 801589e:	687b      	ldr	r3, [r7, #4]
 80158a0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80158a2:	2b00      	cmp	r3, #0
 80158a4:	d007      	beq.n	80158b6 <tcp_pcb_purge+0x4e>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->refused_data\n"));
      pbuf_free(pcb->refused_data);
 80158a6:	687b      	ldr	r3, [r7, #4]
 80158a8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80158aa:	4618      	mov	r0, r3
 80158ac:	f7fe f89c 	bl	80139e8 <pbuf_free>
      pcb->refused_data = NULL;
 80158b0:	687b      	ldr	r3, [r7, #4]
 80158b2:	2200      	movs	r2, #0
 80158b4:	679a      	str	r2, [r3, #120]	@ 0x78
    }
    if (pcb->unacked != NULL) {
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->unacked\n"));
    }
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL) {
 80158b6:	687b      	ldr	r3, [r7, #4]
 80158b8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80158ba:	2b00      	cmp	r3, #0
 80158bc:	d002      	beq.n	80158c4 <tcp_pcb_purge+0x5c>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->ooseq\n"));
      tcp_free_ooseq(pcb);
 80158be:	6878      	ldr	r0, [r7, #4]
 80158c0:	f000 f986 	bl	8015bd0 <tcp_free_ooseq>
    }
#endif /* TCP_QUEUE_OOSEQ */

    /* Stop the retransmission timer as it will expect data on unacked
       queue if it fires */
    pcb->rtime = -1;
 80158c4:	687b      	ldr	r3, [r7, #4]
 80158c6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80158ca:	861a      	strh	r2, [r3, #48]	@ 0x30

    tcp_segs_free(pcb->unsent);
 80158cc:	687b      	ldr	r3, [r7, #4]
 80158ce:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80158d0:	4618      	mov	r0, r3
 80158d2:	f7ff fcf9 	bl	80152c8 <tcp_segs_free>
    tcp_segs_free(pcb->unacked);
 80158d6:	687b      	ldr	r3, [r7, #4]
 80158d8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80158da:	4618      	mov	r0, r3
 80158dc:	f7ff fcf4 	bl	80152c8 <tcp_segs_free>
    pcb->unacked = pcb->unsent = NULL;
 80158e0:	687b      	ldr	r3, [r7, #4]
 80158e2:	2200      	movs	r2, #0
 80158e4:	66da      	str	r2, [r3, #108]	@ 0x6c
 80158e6:	687b      	ldr	r3, [r7, #4]
 80158e8:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 80158ea:	687b      	ldr	r3, [r7, #4]
 80158ec:	671a      	str	r2, [r3, #112]	@ 0x70
#if TCP_OVERSIZE
    pcb->unsent_oversize = 0;
 80158ee:	687b      	ldr	r3, [r7, #4]
 80158f0:	2200      	movs	r2, #0
 80158f2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* TCP_OVERSIZE */
  }
}
 80158f6:	3708      	adds	r7, #8
 80158f8:	46bd      	mov	sp, r7
 80158fa:	bd80      	pop	{r7, pc}
 80158fc:	08020a80 	.word	0x08020a80
 8015900:	080210cc 	.word	0x080210cc
 8015904:	08020ac4 	.word	0x08020ac4

08015908 <tcp_pcb_remove>:
 * @param pcblist PCB list to purge.
 * @param pcb tcp_pcb to purge. The pcb itself is NOT deallocated!
 */
void
tcp_pcb_remove(struct tcp_pcb **pcblist, struct tcp_pcb *pcb)
{
 8015908:	b580      	push	{r7, lr}
 801590a:	b084      	sub	sp, #16
 801590c:	af00      	add	r7, sp, #0
 801590e:	6078      	str	r0, [r7, #4]
 8015910:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT("tcp_pcb_remove: invalid pcb", pcb != NULL);
 8015912:	683b      	ldr	r3, [r7, #0]
 8015914:	2b00      	cmp	r3, #0
 8015916:	d106      	bne.n	8015926 <tcp_pcb_remove+0x1e>
 8015918:	4b3e      	ldr	r3, [pc, #248]	@ (8015a14 <tcp_pcb_remove+0x10c>)
 801591a:	f640 0283 	movw	r2, #2179	@ 0x883
 801591e:	493e      	ldr	r1, [pc, #248]	@ (8015a18 <tcp_pcb_remove+0x110>)
 8015920:	483e      	ldr	r0, [pc, #248]	@ (8015a1c <tcp_pcb_remove+0x114>)
 8015922:	f008 fbf3 	bl	801e10c <iprintf>
  LWIP_ASSERT("tcp_pcb_remove: invalid pcblist", pcblist != NULL);
 8015926:	687b      	ldr	r3, [r7, #4]
 8015928:	2b00      	cmp	r3, #0
 801592a:	d106      	bne.n	801593a <tcp_pcb_remove+0x32>
 801592c:	4b39      	ldr	r3, [pc, #228]	@ (8015a14 <tcp_pcb_remove+0x10c>)
 801592e:	f640 0284 	movw	r2, #2180	@ 0x884
 8015932:	493b      	ldr	r1, [pc, #236]	@ (8015a20 <tcp_pcb_remove+0x118>)
 8015934:	4839      	ldr	r0, [pc, #228]	@ (8015a1c <tcp_pcb_remove+0x114>)
 8015936:	f008 fbe9 	bl	801e10c <iprintf>

  TCP_RMV(pcblist, pcb);
 801593a:	687b      	ldr	r3, [r7, #4]
 801593c:	681b      	ldr	r3, [r3, #0]
 801593e:	683a      	ldr	r2, [r7, #0]
 8015940:	429a      	cmp	r2, r3
 8015942:	d105      	bne.n	8015950 <tcp_pcb_remove+0x48>
 8015944:	687b      	ldr	r3, [r7, #4]
 8015946:	681b      	ldr	r3, [r3, #0]
 8015948:	68da      	ldr	r2, [r3, #12]
 801594a:	687b      	ldr	r3, [r7, #4]
 801594c:	601a      	str	r2, [r3, #0]
 801594e:	e013      	b.n	8015978 <tcp_pcb_remove+0x70>
 8015950:	687b      	ldr	r3, [r7, #4]
 8015952:	681b      	ldr	r3, [r3, #0]
 8015954:	60fb      	str	r3, [r7, #12]
 8015956:	e00c      	b.n	8015972 <tcp_pcb_remove+0x6a>
 8015958:	68fb      	ldr	r3, [r7, #12]
 801595a:	68db      	ldr	r3, [r3, #12]
 801595c:	683a      	ldr	r2, [r7, #0]
 801595e:	429a      	cmp	r2, r3
 8015960:	d104      	bne.n	801596c <tcp_pcb_remove+0x64>
 8015962:	683b      	ldr	r3, [r7, #0]
 8015964:	68da      	ldr	r2, [r3, #12]
 8015966:	68fb      	ldr	r3, [r7, #12]
 8015968:	60da      	str	r2, [r3, #12]
 801596a:	e005      	b.n	8015978 <tcp_pcb_remove+0x70>
 801596c:	68fb      	ldr	r3, [r7, #12]
 801596e:	68db      	ldr	r3, [r3, #12]
 8015970:	60fb      	str	r3, [r7, #12]
 8015972:	68fb      	ldr	r3, [r7, #12]
 8015974:	2b00      	cmp	r3, #0
 8015976:	d1ef      	bne.n	8015958 <tcp_pcb_remove+0x50>
 8015978:	683b      	ldr	r3, [r7, #0]
 801597a:	2200      	movs	r2, #0
 801597c:	60da      	str	r2, [r3, #12]

  tcp_pcb_purge(pcb);
 801597e:	6838      	ldr	r0, [r7, #0]
 8015980:	f7ff ff72 	bl	8015868 <tcp_pcb_purge>

  /* if there is an outstanding delayed ACKs, send it */
  if ((pcb->state != TIME_WAIT) &&
 8015984:	683b      	ldr	r3, [r7, #0]
 8015986:	7d1b      	ldrb	r3, [r3, #20]
 8015988:	2b0a      	cmp	r3, #10
 801598a:	d013      	beq.n	80159b4 <tcp_pcb_remove+0xac>
      (pcb->state != LISTEN) &&
 801598c:	683b      	ldr	r3, [r7, #0]
 801598e:	7d1b      	ldrb	r3, [r3, #20]
  if ((pcb->state != TIME_WAIT) &&
 8015990:	2b01      	cmp	r3, #1
 8015992:	d00f      	beq.n	80159b4 <tcp_pcb_remove+0xac>
      (pcb->flags & TF_ACK_DELAY)) {
 8015994:	683b      	ldr	r3, [r7, #0]
 8015996:	8b5b      	ldrh	r3, [r3, #26]
 8015998:	f003 0301 	and.w	r3, r3, #1
      (pcb->state != LISTEN) &&
 801599c:	2b00      	cmp	r3, #0
 801599e:	d009      	beq.n	80159b4 <tcp_pcb_remove+0xac>
    tcp_ack_now(pcb);
 80159a0:	683b      	ldr	r3, [r7, #0]
 80159a2:	8b5b      	ldrh	r3, [r3, #26]
 80159a4:	f043 0302 	orr.w	r3, r3, #2
 80159a8:	b29a      	uxth	r2, r3
 80159aa:	683b      	ldr	r3, [r7, #0]
 80159ac:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 80159ae:	6838      	ldr	r0, [r7, #0]
 80159b0:	f003 fbc0 	bl	8019134 <tcp_output>
  }

  if (pcb->state != LISTEN) {
 80159b4:	683b      	ldr	r3, [r7, #0]
 80159b6:	7d1b      	ldrb	r3, [r3, #20]
 80159b8:	2b01      	cmp	r3, #1
 80159ba:	d020      	beq.n	80159fe <tcp_pcb_remove+0xf6>
    LWIP_ASSERT("unsent segments leaking", pcb->unsent == NULL);
 80159bc:	683b      	ldr	r3, [r7, #0]
 80159be:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80159c0:	2b00      	cmp	r3, #0
 80159c2:	d006      	beq.n	80159d2 <tcp_pcb_remove+0xca>
 80159c4:	4b13      	ldr	r3, [pc, #76]	@ (8015a14 <tcp_pcb_remove+0x10c>)
 80159c6:	f640 0293 	movw	r2, #2195	@ 0x893
 80159ca:	4916      	ldr	r1, [pc, #88]	@ (8015a24 <tcp_pcb_remove+0x11c>)
 80159cc:	4813      	ldr	r0, [pc, #76]	@ (8015a1c <tcp_pcb_remove+0x114>)
 80159ce:	f008 fb9d 	bl	801e10c <iprintf>
    LWIP_ASSERT("unacked segments leaking", pcb->unacked == NULL);
 80159d2:	683b      	ldr	r3, [r7, #0]
 80159d4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80159d6:	2b00      	cmp	r3, #0
 80159d8:	d006      	beq.n	80159e8 <tcp_pcb_remove+0xe0>
 80159da:	4b0e      	ldr	r3, [pc, #56]	@ (8015a14 <tcp_pcb_remove+0x10c>)
 80159dc:	f640 0294 	movw	r2, #2196	@ 0x894
 80159e0:	4911      	ldr	r1, [pc, #68]	@ (8015a28 <tcp_pcb_remove+0x120>)
 80159e2:	480e      	ldr	r0, [pc, #56]	@ (8015a1c <tcp_pcb_remove+0x114>)
 80159e4:	f008 fb92 	bl	801e10c <iprintf>
#if TCP_QUEUE_OOSEQ
    LWIP_ASSERT("ooseq segments leaking", pcb->ooseq == NULL);
 80159e8:	683b      	ldr	r3, [r7, #0]
 80159ea:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80159ec:	2b00      	cmp	r3, #0
 80159ee:	d006      	beq.n	80159fe <tcp_pcb_remove+0xf6>
 80159f0:	4b08      	ldr	r3, [pc, #32]	@ (8015a14 <tcp_pcb_remove+0x10c>)
 80159f2:	f640 0296 	movw	r2, #2198	@ 0x896
 80159f6:	490d      	ldr	r1, [pc, #52]	@ (8015a2c <tcp_pcb_remove+0x124>)
 80159f8:	4808      	ldr	r0, [pc, #32]	@ (8015a1c <tcp_pcb_remove+0x114>)
 80159fa:	f008 fb87 	bl	801e10c <iprintf>
#endif /* TCP_QUEUE_OOSEQ */
  }

  pcb->state = CLOSED;
 80159fe:	683b      	ldr	r3, [r7, #0]
 8015a00:	2200      	movs	r2, #0
 8015a02:	751a      	strb	r2, [r3, #20]
  /* reset the local port to prevent the pcb from being 'bound' */
  pcb->local_port = 0;
 8015a04:	683b      	ldr	r3, [r7, #0]
 8015a06:	2200      	movs	r2, #0
 8015a08:	82da      	strh	r2, [r3, #22]

  LWIP_ASSERT("tcp_pcb_remove: tcp_pcbs_sane()", tcp_pcbs_sane());
}
 8015a0a:	bf00      	nop
 8015a0c:	3710      	adds	r7, #16
 8015a0e:	46bd      	mov	sp, r7
 8015a10:	bd80      	pop	{r7, pc}
 8015a12:	bf00      	nop
 8015a14:	08020a80 	.word	0x08020a80
 8015a18:	080210e8 	.word	0x080210e8
 8015a1c:	08020ac4 	.word	0x08020ac4
 8015a20:	08021104 	.word	0x08021104
 8015a24:	08021124 	.word	0x08021124
 8015a28:	0802113c 	.word	0x0802113c
 8015a2c:	08021158 	.word	0x08021158

08015a30 <tcp_next_iss>:
 *
 * @return u32_t pseudo random sequence number
 */
u32_t
tcp_next_iss(struct tcp_pcb *pcb)
{
 8015a30:	b580      	push	{r7, lr}
 8015a32:	b082      	sub	sp, #8
 8015a34:	af00      	add	r7, sp, #0
 8015a36:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
  return LWIP_HOOK_TCP_ISN(&pcb->local_ip, pcb->local_port, &pcb->remote_ip, pcb->remote_port);
#else /* LWIP_HOOK_TCP_ISN */
  static u32_t iss = 6510;

  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
 8015a38:	687b      	ldr	r3, [r7, #4]
 8015a3a:	2b00      	cmp	r3, #0
 8015a3c:	d106      	bne.n	8015a4c <tcp_next_iss+0x1c>
 8015a3e:	4b0a      	ldr	r3, [pc, #40]	@ (8015a68 <tcp_next_iss+0x38>)
 8015a40:	f640 02af 	movw	r2, #2223	@ 0x8af
 8015a44:	4909      	ldr	r1, [pc, #36]	@ (8015a6c <tcp_next_iss+0x3c>)
 8015a46:	480a      	ldr	r0, [pc, #40]	@ (8015a70 <tcp_next_iss+0x40>)
 8015a48:	f008 fb60 	bl	801e10c <iprintf>
  LWIP_UNUSED_ARG(pcb);

  iss += tcp_ticks;       /* XXX */
 8015a4c:	4b09      	ldr	r3, [pc, #36]	@ (8015a74 <tcp_next_iss+0x44>)
 8015a4e:	681a      	ldr	r2, [r3, #0]
 8015a50:	4b09      	ldr	r3, [pc, #36]	@ (8015a78 <tcp_next_iss+0x48>)
 8015a52:	681b      	ldr	r3, [r3, #0]
 8015a54:	4413      	add	r3, r2
 8015a56:	4a07      	ldr	r2, [pc, #28]	@ (8015a74 <tcp_next_iss+0x44>)
 8015a58:	6013      	str	r3, [r2, #0]
  return iss;
 8015a5a:	4b06      	ldr	r3, [pc, #24]	@ (8015a74 <tcp_next_iss+0x44>)
 8015a5c:	681b      	ldr	r3, [r3, #0]
#endif /* LWIP_HOOK_TCP_ISN */
}
 8015a5e:	4618      	mov	r0, r3
 8015a60:	3708      	adds	r7, #8
 8015a62:	46bd      	mov	sp, r7
 8015a64:	bd80      	pop	{r7, pc}
 8015a66:	bf00      	nop
 8015a68:	08020a80 	.word	0x08020a80
 8015a6c:	08021170 	.word	0x08021170
 8015a70:	08020ac4 	.word	0x08020ac4
 8015a74:	200000bc 	.word	0x200000bc
 8015a78:	2000e4f0 	.word	0x2000e4f0

08015a7c <tcp_eff_send_mss_netif>:
 * by calculating the minimum of TCP_MSS and the mtu (if set) of the target
 * netif (if not NULL).
 */
u16_t
tcp_eff_send_mss_netif(u16_t sendmss, struct netif *outif, const ip_addr_t *dest)
{
 8015a7c:	b580      	push	{r7, lr}
 8015a7e:	b086      	sub	sp, #24
 8015a80:	af00      	add	r7, sp, #0
 8015a82:	4603      	mov	r3, r0
 8015a84:	60b9      	str	r1, [r7, #8]
 8015a86:	607a      	str	r2, [r7, #4]
 8015a88:	81fb      	strh	r3, [r7, #14]
  u16_t mss_s;
  u16_t mtu;

  LWIP_UNUSED_ARG(dest); /* in case IPv6 is disabled */

  LWIP_ASSERT("tcp_eff_send_mss_netif: invalid dst_ip", dest != NULL);
 8015a8a:	687b      	ldr	r3, [r7, #4]
 8015a8c:	2b00      	cmp	r3, #0
 8015a8e:	d106      	bne.n	8015a9e <tcp_eff_send_mss_netif+0x22>
 8015a90:	4b14      	ldr	r3, [pc, #80]	@ (8015ae4 <tcp_eff_send_mss_netif+0x68>)
 8015a92:	f640 02c5 	movw	r2, #2245	@ 0x8c5
 8015a96:	4914      	ldr	r1, [pc, #80]	@ (8015ae8 <tcp_eff_send_mss_netif+0x6c>)
 8015a98:	4814      	ldr	r0, [pc, #80]	@ (8015aec <tcp_eff_send_mss_netif+0x70>)
 8015a9a:	f008 fb37 	bl	801e10c <iprintf>
  else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
  {
    if (outif == NULL) {
 8015a9e:	68bb      	ldr	r3, [r7, #8]
 8015aa0:	2b00      	cmp	r3, #0
 8015aa2:	d101      	bne.n	8015aa8 <tcp_eff_send_mss_netif+0x2c>
      return sendmss;
 8015aa4:	89fb      	ldrh	r3, [r7, #14]
 8015aa6:	e019      	b.n	8015adc <tcp_eff_send_mss_netif+0x60>
    }
    mtu = outif->mtu;
 8015aa8:	68bb      	ldr	r3, [r7, #8]
 8015aaa:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8015aac:	82fb      	strh	r3, [r7, #22]
  }
#endif /* LWIP_IPV4 */

  if (mtu != 0) {
 8015aae:	8afb      	ldrh	r3, [r7, #22]
 8015ab0:	2b00      	cmp	r3, #0
 8015ab2:	d012      	beq.n	8015ada <tcp_eff_send_mss_netif+0x5e>
    else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    {
      offset = IP_HLEN + TCP_HLEN;
 8015ab4:	2328      	movs	r3, #40	@ 0x28
 8015ab6:	82bb      	strh	r3, [r7, #20]
    }
#endif /* LWIP_IPV4 */
    mss_s = (mtu > offset) ? (u16_t)(mtu - offset) : 0;
 8015ab8:	8afa      	ldrh	r2, [r7, #22]
 8015aba:	8abb      	ldrh	r3, [r7, #20]
 8015abc:	429a      	cmp	r2, r3
 8015abe:	d904      	bls.n	8015aca <tcp_eff_send_mss_netif+0x4e>
 8015ac0:	8afa      	ldrh	r2, [r7, #22]
 8015ac2:	8abb      	ldrh	r3, [r7, #20]
 8015ac4:	1ad3      	subs	r3, r2, r3
 8015ac6:	b29b      	uxth	r3, r3
 8015ac8:	e000      	b.n	8015acc <tcp_eff_send_mss_netif+0x50>
 8015aca:	2300      	movs	r3, #0
 8015acc:	827b      	strh	r3, [r7, #18]
    /* RFC 1122, chap 4.2.2.6:
     * Eff.snd.MSS = min(SendMSS+20, MMS_S) - TCPhdrsize - IPoptionsize
     * We correct for TCP options in tcp_write(), and don't support IP options.
     */
    sendmss = LWIP_MIN(sendmss, mss_s);
 8015ace:	8a7a      	ldrh	r2, [r7, #18]
 8015ad0:	89fb      	ldrh	r3, [r7, #14]
 8015ad2:	4293      	cmp	r3, r2
 8015ad4:	bf28      	it	cs
 8015ad6:	4613      	movcs	r3, r2
 8015ad8:	81fb      	strh	r3, [r7, #14]
  }
  return sendmss;
 8015ada:	89fb      	ldrh	r3, [r7, #14]
}
 8015adc:	4618      	mov	r0, r3
 8015ade:	3718      	adds	r7, #24
 8015ae0:	46bd      	mov	sp, r7
 8015ae2:	bd80      	pop	{r7, pc}
 8015ae4:	08020a80 	.word	0x08020a80
 8015ae8:	0802118c 	.word	0x0802118c
 8015aec:	08020ac4 	.word	0x08020ac4

08015af0 <tcp_netif_ip_addr_changed_pcblist>:
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

/** Helper function for tcp_netif_ip_addr_changed() that iterates a pcb list */
static void
tcp_netif_ip_addr_changed_pcblist(const ip_addr_t *old_addr, struct tcp_pcb *pcb_list)
{
 8015af0:	b580      	push	{r7, lr}
 8015af2:	b084      	sub	sp, #16
 8015af4:	af00      	add	r7, sp, #0
 8015af6:	6078      	str	r0, [r7, #4]
 8015af8:	6039      	str	r1, [r7, #0]
  struct tcp_pcb *pcb;
  pcb = pcb_list;
 8015afa:	683b      	ldr	r3, [r7, #0]
 8015afc:	60fb      	str	r3, [r7, #12]

  LWIP_ASSERT("tcp_netif_ip_addr_changed_pcblist: invalid old_addr", old_addr != NULL);
 8015afe:	687b      	ldr	r3, [r7, #4]
 8015b00:	2b00      	cmp	r3, #0
 8015b02:	d119      	bne.n	8015b38 <tcp_netif_ip_addr_changed_pcblist+0x48>
 8015b04:	4b10      	ldr	r3, [pc, #64]	@ (8015b48 <tcp_netif_ip_addr_changed_pcblist+0x58>)
 8015b06:	f44f 6210 	mov.w	r2, #2304	@ 0x900
 8015b0a:	4910      	ldr	r1, [pc, #64]	@ (8015b4c <tcp_netif_ip_addr_changed_pcblist+0x5c>)
 8015b0c:	4810      	ldr	r0, [pc, #64]	@ (8015b50 <tcp_netif_ip_addr_changed_pcblist+0x60>)
 8015b0e:	f008 fafd 	bl	801e10c <iprintf>

  while (pcb != NULL) {
 8015b12:	e011      	b.n	8015b38 <tcp_netif_ip_addr_changed_pcblist+0x48>
    /* PCB bound to current local interface address? */
    if (ip_addr_cmp(&pcb->local_ip, old_addr)
 8015b14:	68fb      	ldr	r3, [r7, #12]
 8015b16:	681a      	ldr	r2, [r3, #0]
 8015b18:	687b      	ldr	r3, [r7, #4]
 8015b1a:	681b      	ldr	r3, [r3, #0]
 8015b1c:	429a      	cmp	r2, r3
 8015b1e:	d108      	bne.n	8015b32 <tcp_netif_ip_addr_changed_pcblist+0x42>
        /* connections to link-local addresses must persist (RFC3927 ch. 1.9) */
        && (!IP_IS_V4_VAL(pcb->local_ip) || !ip4_addr_islinklocal(ip_2_ip4(&pcb->local_ip)))
#endif /* LWIP_AUTOIP */
       ) {
      /* this connection must be aborted */
      struct tcp_pcb *next = pcb->next;
 8015b20:	68fb      	ldr	r3, [r7, #12]
 8015b22:	68db      	ldr	r3, [r3, #12]
 8015b24:	60bb      	str	r3, [r7, #8]
      LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: aborting TCP pcb %p\n", (void *)pcb));
      tcp_abort(pcb);
 8015b26:	68f8      	ldr	r0, [r7, #12]
 8015b28:	f7fe fd4e 	bl	80145c8 <tcp_abort>
      pcb = next;
 8015b2c:	68bb      	ldr	r3, [r7, #8]
 8015b2e:	60fb      	str	r3, [r7, #12]
 8015b30:	e002      	b.n	8015b38 <tcp_netif_ip_addr_changed_pcblist+0x48>
    } else {
      pcb = pcb->next;
 8015b32:	68fb      	ldr	r3, [r7, #12]
 8015b34:	68db      	ldr	r3, [r3, #12]
 8015b36:	60fb      	str	r3, [r7, #12]
  while (pcb != NULL) {
 8015b38:	68fb      	ldr	r3, [r7, #12]
 8015b3a:	2b00      	cmp	r3, #0
 8015b3c:	d1ea      	bne.n	8015b14 <tcp_netif_ip_addr_changed_pcblist+0x24>
    }
  }
}
 8015b3e:	bf00      	nop
 8015b40:	bf00      	nop
 8015b42:	3710      	adds	r7, #16
 8015b44:	46bd      	mov	sp, r7
 8015b46:	bd80      	pop	{r7, pc}
 8015b48:	08020a80 	.word	0x08020a80
 8015b4c:	080211b4 	.word	0x080211b4
 8015b50:	08020ac4 	.word	0x08020ac4

08015b54 <tcp_netif_ip_addr_changed>:
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change or NULL if netif has been removed
 */
void
tcp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 8015b54:	b580      	push	{r7, lr}
 8015b56:	b084      	sub	sp, #16
 8015b58:	af00      	add	r7, sp, #0
 8015b5a:	6078      	str	r0, [r7, #4]
 8015b5c:	6039      	str	r1, [r7, #0]
  struct tcp_pcb_listen *lpcb;

  if (!ip_addr_isany(old_addr)) {
 8015b5e:	687b      	ldr	r3, [r7, #4]
 8015b60:	2b00      	cmp	r3, #0
 8015b62:	d02a      	beq.n	8015bba <tcp_netif_ip_addr_changed+0x66>
 8015b64:	687b      	ldr	r3, [r7, #4]
 8015b66:	681b      	ldr	r3, [r3, #0]
 8015b68:	2b00      	cmp	r3, #0
 8015b6a:	d026      	beq.n	8015bba <tcp_netif_ip_addr_changed+0x66>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_active_pcbs);
 8015b6c:	4b15      	ldr	r3, [pc, #84]	@ (8015bc4 <tcp_netif_ip_addr_changed+0x70>)
 8015b6e:	681b      	ldr	r3, [r3, #0]
 8015b70:	4619      	mov	r1, r3
 8015b72:	6878      	ldr	r0, [r7, #4]
 8015b74:	f7ff ffbc 	bl	8015af0 <tcp_netif_ip_addr_changed_pcblist>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_bound_pcbs);
 8015b78:	4b13      	ldr	r3, [pc, #76]	@ (8015bc8 <tcp_netif_ip_addr_changed+0x74>)
 8015b7a:	681b      	ldr	r3, [r3, #0]
 8015b7c:	4619      	mov	r1, r3
 8015b7e:	6878      	ldr	r0, [r7, #4]
 8015b80:	f7ff ffb6 	bl	8015af0 <tcp_netif_ip_addr_changed_pcblist>

    if (!ip_addr_isany(new_addr)) {
 8015b84:	683b      	ldr	r3, [r7, #0]
 8015b86:	2b00      	cmp	r3, #0
 8015b88:	d017      	beq.n	8015bba <tcp_netif_ip_addr_changed+0x66>
 8015b8a:	683b      	ldr	r3, [r7, #0]
 8015b8c:	681b      	ldr	r3, [r3, #0]
 8015b8e:	2b00      	cmp	r3, #0
 8015b90:	d013      	beq.n	8015bba <tcp_netif_ip_addr_changed+0x66>
      /* PCB bound to current local interface address? */
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 8015b92:	4b0e      	ldr	r3, [pc, #56]	@ (8015bcc <tcp_netif_ip_addr_changed+0x78>)
 8015b94:	681b      	ldr	r3, [r3, #0]
 8015b96:	60fb      	str	r3, [r7, #12]
 8015b98:	e00c      	b.n	8015bb4 <tcp_netif_ip_addr_changed+0x60>
        /* PCB bound to current local interface address? */
        if (ip_addr_cmp(&lpcb->local_ip, old_addr)) {
 8015b9a:	68fb      	ldr	r3, [r7, #12]
 8015b9c:	681a      	ldr	r2, [r3, #0]
 8015b9e:	687b      	ldr	r3, [r7, #4]
 8015ba0:	681b      	ldr	r3, [r3, #0]
 8015ba2:	429a      	cmp	r2, r3
 8015ba4:	d103      	bne.n	8015bae <tcp_netif_ip_addr_changed+0x5a>
          /* The PCB is listening to the old ipaddr and
            * is set to listen to the new one instead */
          ip_addr_copy(lpcb->local_ip, *new_addr);
 8015ba6:	683b      	ldr	r3, [r7, #0]
 8015ba8:	681a      	ldr	r2, [r3, #0]
 8015baa:	68fb      	ldr	r3, [r7, #12]
 8015bac:	601a      	str	r2, [r3, #0]
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 8015bae:	68fb      	ldr	r3, [r7, #12]
 8015bb0:	68db      	ldr	r3, [r3, #12]
 8015bb2:	60fb      	str	r3, [r7, #12]
 8015bb4:	68fb      	ldr	r3, [r7, #12]
 8015bb6:	2b00      	cmp	r3, #0
 8015bb8:	d1ef      	bne.n	8015b9a <tcp_netif_ip_addr_changed+0x46>
        }
      }
    }
  }
}
 8015bba:	bf00      	nop
 8015bbc:	3710      	adds	r7, #16
 8015bbe:	46bd      	mov	sp, r7
 8015bc0:	bd80      	pop	{r7, pc}
 8015bc2:	bf00      	nop
 8015bc4:	2000e4fc 	.word	0x2000e4fc
 8015bc8:	2000e4f4 	.word	0x2000e4f4
 8015bcc:	2000e4f8 	.word	0x2000e4f8

08015bd0 <tcp_free_ooseq>:

#if TCP_QUEUE_OOSEQ
/* Free all ooseq pbufs (and possibly reset SACK state) */
void
tcp_free_ooseq(struct tcp_pcb *pcb)
{
 8015bd0:	b580      	push	{r7, lr}
 8015bd2:	b082      	sub	sp, #8
 8015bd4:	af00      	add	r7, sp, #0
 8015bd6:	6078      	str	r0, [r7, #4]
  if (pcb->ooseq) {
 8015bd8:	687b      	ldr	r3, [r7, #4]
 8015bda:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8015bdc:	2b00      	cmp	r3, #0
 8015bde:	d007      	beq.n	8015bf0 <tcp_free_ooseq+0x20>
    tcp_segs_free(pcb->ooseq);
 8015be0:	687b      	ldr	r3, [r7, #4]
 8015be2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8015be4:	4618      	mov	r0, r3
 8015be6:	f7ff fb6f 	bl	80152c8 <tcp_segs_free>
    pcb->ooseq = NULL;
 8015bea:	687b      	ldr	r3, [r7, #4]
 8015bec:	2200      	movs	r2, #0
 8015bee:	675a      	str	r2, [r3, #116]	@ 0x74
#if LWIP_TCP_SACK_OUT
    memset(pcb->rcv_sacks, 0, sizeof(pcb->rcv_sacks));
#endif /* LWIP_TCP_SACK_OUT */
  }
}
 8015bf0:	bf00      	nop
 8015bf2:	3708      	adds	r7, #8
 8015bf4:	46bd      	mov	sp, r7
 8015bf6:	bd80      	pop	{r7, pc}

08015bf8 <tcp_input>:
 * @param p received TCP segment to process (p->payload pointing to the TCP header)
 * @param inp network interface on which this segment was received
 */
void
tcp_input(struct pbuf *p, struct netif *inp)
{
 8015bf8:	b590      	push	{r4, r7, lr}
 8015bfa:	b08d      	sub	sp, #52	@ 0x34
 8015bfc:	af04      	add	r7, sp, #16
 8015bfe:	6078      	str	r0, [r7, #4]
 8015c00:	6039      	str	r1, [r7, #0]
  u8_t hdrlen_bytes;
  err_t err;

  LWIP_UNUSED_ARG(inp);
  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("tcp_input: invalid pbuf", p != NULL);
 8015c02:	687b      	ldr	r3, [r7, #4]
 8015c04:	2b00      	cmp	r3, #0
 8015c06:	d105      	bne.n	8015c14 <tcp_input+0x1c>
 8015c08:	4b9b      	ldr	r3, [pc, #620]	@ (8015e78 <tcp_input+0x280>)
 8015c0a:	2283      	movs	r2, #131	@ 0x83
 8015c0c:	499b      	ldr	r1, [pc, #620]	@ (8015e7c <tcp_input+0x284>)
 8015c0e:	489c      	ldr	r0, [pc, #624]	@ (8015e80 <tcp_input+0x288>)
 8015c10:	f008 fa7c 	bl	801e10c <iprintf>
  PERF_START;

  TCP_STATS_INC(tcp.recv);
  MIB2_STATS_INC(mib2.tcpinsegs);

  tcphdr = (struct tcp_hdr *)p->payload;
 8015c14:	687b      	ldr	r3, [r7, #4]
 8015c16:	685b      	ldr	r3, [r3, #4]
 8015c18:	4a9a      	ldr	r2, [pc, #616]	@ (8015e84 <tcp_input+0x28c>)
 8015c1a:	6013      	str	r3, [r2, #0]
#if TCP_INPUT_DEBUG
  tcp_debug_print(tcphdr);
#endif

  /* Check that TCP header fits in payload */
  if (p->len < TCP_HLEN) {
 8015c1c:	687b      	ldr	r3, [r7, #4]
 8015c1e:	895b      	ldrh	r3, [r3, #10]
 8015c20:	2b13      	cmp	r3, #19
 8015c22:	f240 83d1 	bls.w	80163c8 <tcp_input+0x7d0>
    TCP_STATS_INC(tcp.lenerr);
    goto dropped;
  }

  /* Don't even process incoming broadcasts/multicasts. */
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 8015c26:	4b98      	ldr	r3, [pc, #608]	@ (8015e88 <tcp_input+0x290>)
 8015c28:	695b      	ldr	r3, [r3, #20]
 8015c2a:	4a97      	ldr	r2, [pc, #604]	@ (8015e88 <tcp_input+0x290>)
 8015c2c:	6812      	ldr	r2, [r2, #0]
 8015c2e:	4611      	mov	r1, r2
 8015c30:	4618      	mov	r0, r3
 8015c32:	f006 f9df 	bl	801bff4 <ip4_addr_isbroadcast_u32>
 8015c36:	4603      	mov	r3, r0
 8015c38:	2b00      	cmp	r3, #0
 8015c3a:	f040 83c7 	bne.w	80163cc <tcp_input+0x7d4>
      ip_addr_ismulticast(ip_current_dest_addr())) {
 8015c3e:	4b92      	ldr	r3, [pc, #584]	@ (8015e88 <tcp_input+0x290>)
 8015c40:	695b      	ldr	r3, [r3, #20]
 8015c42:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 8015c46:	2be0      	cmp	r3, #224	@ 0xe0
 8015c48:	f000 83c0 	beq.w	80163cc <tcp_input+0x7d4>
    }
  }
#endif /* CHECKSUM_CHECK_TCP */

  /* sanity-check header length */
  hdrlen_bytes = TCPH_HDRLEN_BYTES(tcphdr);
 8015c4c:	4b8d      	ldr	r3, [pc, #564]	@ (8015e84 <tcp_input+0x28c>)
 8015c4e:	681b      	ldr	r3, [r3, #0]
 8015c50:	899b      	ldrh	r3, [r3, #12]
 8015c52:	b29b      	uxth	r3, r3
 8015c54:	4618      	mov	r0, r3
 8015c56:	f7fc fad9 	bl	801220c <lwip_htons>
 8015c5a:	4603      	mov	r3, r0
 8015c5c:	0b1b      	lsrs	r3, r3, #12
 8015c5e:	b29b      	uxth	r3, r3
 8015c60:	b2db      	uxtb	r3, r3
 8015c62:	009b      	lsls	r3, r3, #2
 8015c64:	74bb      	strb	r3, [r7, #18]
  if ((hdrlen_bytes < TCP_HLEN) || (hdrlen_bytes > p->tot_len)) {
 8015c66:	7cbb      	ldrb	r3, [r7, #18]
 8015c68:	2b13      	cmp	r3, #19
 8015c6a:	f240 83b1 	bls.w	80163d0 <tcp_input+0x7d8>
 8015c6e:	7cbb      	ldrb	r3, [r7, #18]
 8015c70:	b29a      	uxth	r2, r3
 8015c72:	687b      	ldr	r3, [r7, #4]
 8015c74:	891b      	ldrh	r3, [r3, #8]
 8015c76:	429a      	cmp	r2, r3
 8015c78:	f200 83aa 	bhi.w	80163d0 <tcp_input+0x7d8>
    goto dropped;
  }

  /* Move the payload pointer in the pbuf so that it points to the
     TCP data instead of the TCP header. */
  tcphdr_optlen = (u16_t)(hdrlen_bytes - TCP_HLEN);
 8015c7c:	7cbb      	ldrb	r3, [r7, #18]
 8015c7e:	b29b      	uxth	r3, r3
 8015c80:	3b14      	subs	r3, #20
 8015c82:	b29a      	uxth	r2, r3
 8015c84:	4b81      	ldr	r3, [pc, #516]	@ (8015e8c <tcp_input+0x294>)
 8015c86:	801a      	strh	r2, [r3, #0]
  tcphdr_opt2 = NULL;
 8015c88:	4b81      	ldr	r3, [pc, #516]	@ (8015e90 <tcp_input+0x298>)
 8015c8a:	2200      	movs	r2, #0
 8015c8c:	601a      	str	r2, [r3, #0]
  if (p->len >= hdrlen_bytes) {
 8015c8e:	687b      	ldr	r3, [r7, #4]
 8015c90:	895a      	ldrh	r2, [r3, #10]
 8015c92:	7cbb      	ldrb	r3, [r7, #18]
 8015c94:	b29b      	uxth	r3, r3
 8015c96:	429a      	cmp	r2, r3
 8015c98:	d309      	bcc.n	8015cae <tcp_input+0xb6>
    /* all options are in the first pbuf */
    tcphdr_opt1len = tcphdr_optlen;
 8015c9a:	4b7c      	ldr	r3, [pc, #496]	@ (8015e8c <tcp_input+0x294>)
 8015c9c:	881a      	ldrh	r2, [r3, #0]
 8015c9e:	4b7d      	ldr	r3, [pc, #500]	@ (8015e94 <tcp_input+0x29c>)
 8015ca0:	801a      	strh	r2, [r3, #0]
    pbuf_remove_header(p, hdrlen_bytes); /* cannot fail */
 8015ca2:	7cbb      	ldrb	r3, [r7, #18]
 8015ca4:	4619      	mov	r1, r3
 8015ca6:	6878      	ldr	r0, [r7, #4]
 8015ca8:	f7fd fe18 	bl	80138dc <pbuf_remove_header>
 8015cac:	e04e      	b.n	8015d4c <tcp_input+0x154>
  } else {
    u16_t opt2len;
    /* TCP header fits into first pbuf, options don't - data is in the next pbuf */
    /* there must be a next pbuf, due to hdrlen_bytes sanity check above */
    LWIP_ASSERT("p->next != NULL", p->next != NULL);
 8015cae:	687b      	ldr	r3, [r7, #4]
 8015cb0:	681b      	ldr	r3, [r3, #0]
 8015cb2:	2b00      	cmp	r3, #0
 8015cb4:	d105      	bne.n	8015cc2 <tcp_input+0xca>
 8015cb6:	4b70      	ldr	r3, [pc, #448]	@ (8015e78 <tcp_input+0x280>)
 8015cb8:	22c2      	movs	r2, #194	@ 0xc2
 8015cba:	4977      	ldr	r1, [pc, #476]	@ (8015e98 <tcp_input+0x2a0>)
 8015cbc:	4870      	ldr	r0, [pc, #448]	@ (8015e80 <tcp_input+0x288>)
 8015cbe:	f008 fa25 	bl	801e10c <iprintf>

    /* advance over the TCP header (cannot fail) */
    pbuf_remove_header(p, TCP_HLEN);
 8015cc2:	2114      	movs	r1, #20
 8015cc4:	6878      	ldr	r0, [r7, #4]
 8015cc6:	f7fd fe09 	bl	80138dc <pbuf_remove_header>

    /* determine how long the first and second parts of the options are */
    tcphdr_opt1len = p->len;
 8015cca:	687b      	ldr	r3, [r7, #4]
 8015ccc:	895a      	ldrh	r2, [r3, #10]
 8015cce:	4b71      	ldr	r3, [pc, #452]	@ (8015e94 <tcp_input+0x29c>)
 8015cd0:	801a      	strh	r2, [r3, #0]
    opt2len = (u16_t)(tcphdr_optlen - tcphdr_opt1len);
 8015cd2:	4b6e      	ldr	r3, [pc, #440]	@ (8015e8c <tcp_input+0x294>)
 8015cd4:	881a      	ldrh	r2, [r3, #0]
 8015cd6:	4b6f      	ldr	r3, [pc, #444]	@ (8015e94 <tcp_input+0x29c>)
 8015cd8:	881b      	ldrh	r3, [r3, #0]
 8015cda:	1ad3      	subs	r3, r2, r3
 8015cdc:	823b      	strh	r3, [r7, #16]

    /* options continue in the next pbuf: set p to zero length and hide the
        options in the next pbuf (adjusting p->tot_len) */
    pbuf_remove_header(p, tcphdr_opt1len);
 8015cde:	4b6d      	ldr	r3, [pc, #436]	@ (8015e94 <tcp_input+0x29c>)
 8015ce0:	881b      	ldrh	r3, [r3, #0]
 8015ce2:	4619      	mov	r1, r3
 8015ce4:	6878      	ldr	r0, [r7, #4]
 8015ce6:	f7fd fdf9 	bl	80138dc <pbuf_remove_header>

    /* check that the options fit in the second pbuf */
    if (opt2len > p->next->len) {
 8015cea:	687b      	ldr	r3, [r7, #4]
 8015cec:	681b      	ldr	r3, [r3, #0]
 8015cee:	895b      	ldrh	r3, [r3, #10]
 8015cf0:	8a3a      	ldrh	r2, [r7, #16]
 8015cf2:	429a      	cmp	r2, r3
 8015cf4:	f200 836e 	bhi.w	80163d4 <tcp_input+0x7dc>
      TCP_STATS_INC(tcp.lenerr);
      goto dropped;
    }

    /* remember the pointer to the second part of the options */
    tcphdr_opt2 = (u8_t *)p->next->payload;
 8015cf8:	687b      	ldr	r3, [r7, #4]
 8015cfa:	681b      	ldr	r3, [r3, #0]
 8015cfc:	685b      	ldr	r3, [r3, #4]
 8015cfe:	4a64      	ldr	r2, [pc, #400]	@ (8015e90 <tcp_input+0x298>)
 8015d00:	6013      	str	r3, [r2, #0]

    /* advance p->next to point after the options, and manually
        adjust p->tot_len to keep it consistent with the changed p->next */
    pbuf_remove_header(p->next, opt2len);
 8015d02:	687b      	ldr	r3, [r7, #4]
 8015d04:	681b      	ldr	r3, [r3, #0]
 8015d06:	8a3a      	ldrh	r2, [r7, #16]
 8015d08:	4611      	mov	r1, r2
 8015d0a:	4618      	mov	r0, r3
 8015d0c:	f7fd fde6 	bl	80138dc <pbuf_remove_header>
    p->tot_len = (u16_t)(p->tot_len - opt2len);
 8015d10:	687b      	ldr	r3, [r7, #4]
 8015d12:	891a      	ldrh	r2, [r3, #8]
 8015d14:	8a3b      	ldrh	r3, [r7, #16]
 8015d16:	1ad3      	subs	r3, r2, r3
 8015d18:	b29a      	uxth	r2, r3
 8015d1a:	687b      	ldr	r3, [r7, #4]
 8015d1c:	811a      	strh	r2, [r3, #8]

    LWIP_ASSERT("p->len == 0", p->len == 0);
 8015d1e:	687b      	ldr	r3, [r7, #4]
 8015d20:	895b      	ldrh	r3, [r3, #10]
 8015d22:	2b00      	cmp	r3, #0
 8015d24:	d005      	beq.n	8015d32 <tcp_input+0x13a>
 8015d26:	4b54      	ldr	r3, [pc, #336]	@ (8015e78 <tcp_input+0x280>)
 8015d28:	22df      	movs	r2, #223	@ 0xdf
 8015d2a:	495c      	ldr	r1, [pc, #368]	@ (8015e9c <tcp_input+0x2a4>)
 8015d2c:	4854      	ldr	r0, [pc, #336]	@ (8015e80 <tcp_input+0x288>)
 8015d2e:	f008 f9ed 	bl	801e10c <iprintf>
    LWIP_ASSERT("p->tot_len == p->next->tot_len", p->tot_len == p->next->tot_len);
 8015d32:	687b      	ldr	r3, [r7, #4]
 8015d34:	891a      	ldrh	r2, [r3, #8]
 8015d36:	687b      	ldr	r3, [r7, #4]
 8015d38:	681b      	ldr	r3, [r3, #0]
 8015d3a:	891b      	ldrh	r3, [r3, #8]
 8015d3c:	429a      	cmp	r2, r3
 8015d3e:	d005      	beq.n	8015d4c <tcp_input+0x154>
 8015d40:	4b4d      	ldr	r3, [pc, #308]	@ (8015e78 <tcp_input+0x280>)
 8015d42:	22e0      	movs	r2, #224	@ 0xe0
 8015d44:	4956      	ldr	r1, [pc, #344]	@ (8015ea0 <tcp_input+0x2a8>)
 8015d46:	484e      	ldr	r0, [pc, #312]	@ (8015e80 <tcp_input+0x288>)
 8015d48:	f008 f9e0 	bl	801e10c <iprintf>
  }

  /* Convert fields in TCP header to host byte order. */
  tcphdr->src = lwip_ntohs(tcphdr->src);
 8015d4c:	4b4d      	ldr	r3, [pc, #308]	@ (8015e84 <tcp_input+0x28c>)
 8015d4e:	681b      	ldr	r3, [r3, #0]
 8015d50:	881b      	ldrh	r3, [r3, #0]
 8015d52:	b29b      	uxth	r3, r3
 8015d54:	4a4b      	ldr	r2, [pc, #300]	@ (8015e84 <tcp_input+0x28c>)
 8015d56:	6814      	ldr	r4, [r2, #0]
 8015d58:	4618      	mov	r0, r3
 8015d5a:	f7fc fa57 	bl	801220c <lwip_htons>
 8015d5e:	4603      	mov	r3, r0
 8015d60:	8023      	strh	r3, [r4, #0]
  tcphdr->dest = lwip_ntohs(tcphdr->dest);
 8015d62:	4b48      	ldr	r3, [pc, #288]	@ (8015e84 <tcp_input+0x28c>)
 8015d64:	681b      	ldr	r3, [r3, #0]
 8015d66:	885b      	ldrh	r3, [r3, #2]
 8015d68:	b29b      	uxth	r3, r3
 8015d6a:	4a46      	ldr	r2, [pc, #280]	@ (8015e84 <tcp_input+0x28c>)
 8015d6c:	6814      	ldr	r4, [r2, #0]
 8015d6e:	4618      	mov	r0, r3
 8015d70:	f7fc fa4c 	bl	801220c <lwip_htons>
 8015d74:	4603      	mov	r3, r0
 8015d76:	8063      	strh	r3, [r4, #2]
  seqno = tcphdr->seqno = lwip_ntohl(tcphdr->seqno);
 8015d78:	4b42      	ldr	r3, [pc, #264]	@ (8015e84 <tcp_input+0x28c>)
 8015d7a:	681b      	ldr	r3, [r3, #0]
 8015d7c:	685b      	ldr	r3, [r3, #4]
 8015d7e:	4a41      	ldr	r2, [pc, #260]	@ (8015e84 <tcp_input+0x28c>)
 8015d80:	6814      	ldr	r4, [r2, #0]
 8015d82:	4618      	mov	r0, r3
 8015d84:	f7fc fa58 	bl	8012238 <lwip_htonl>
 8015d88:	4603      	mov	r3, r0
 8015d8a:	6063      	str	r3, [r4, #4]
 8015d8c:	6863      	ldr	r3, [r4, #4]
 8015d8e:	4a45      	ldr	r2, [pc, #276]	@ (8015ea4 <tcp_input+0x2ac>)
 8015d90:	6013      	str	r3, [r2, #0]
  ackno = tcphdr->ackno = lwip_ntohl(tcphdr->ackno);
 8015d92:	4b3c      	ldr	r3, [pc, #240]	@ (8015e84 <tcp_input+0x28c>)
 8015d94:	681b      	ldr	r3, [r3, #0]
 8015d96:	689b      	ldr	r3, [r3, #8]
 8015d98:	4a3a      	ldr	r2, [pc, #232]	@ (8015e84 <tcp_input+0x28c>)
 8015d9a:	6814      	ldr	r4, [r2, #0]
 8015d9c:	4618      	mov	r0, r3
 8015d9e:	f7fc fa4b 	bl	8012238 <lwip_htonl>
 8015da2:	4603      	mov	r3, r0
 8015da4:	60a3      	str	r3, [r4, #8]
 8015da6:	68a3      	ldr	r3, [r4, #8]
 8015da8:	4a3f      	ldr	r2, [pc, #252]	@ (8015ea8 <tcp_input+0x2b0>)
 8015daa:	6013      	str	r3, [r2, #0]
  tcphdr->wnd = lwip_ntohs(tcphdr->wnd);
 8015dac:	4b35      	ldr	r3, [pc, #212]	@ (8015e84 <tcp_input+0x28c>)
 8015dae:	681b      	ldr	r3, [r3, #0]
 8015db0:	89db      	ldrh	r3, [r3, #14]
 8015db2:	b29b      	uxth	r3, r3
 8015db4:	4a33      	ldr	r2, [pc, #204]	@ (8015e84 <tcp_input+0x28c>)
 8015db6:	6814      	ldr	r4, [r2, #0]
 8015db8:	4618      	mov	r0, r3
 8015dba:	f7fc fa27 	bl	801220c <lwip_htons>
 8015dbe:	4603      	mov	r3, r0
 8015dc0:	81e3      	strh	r3, [r4, #14]

  flags = TCPH_FLAGS(tcphdr);
 8015dc2:	4b30      	ldr	r3, [pc, #192]	@ (8015e84 <tcp_input+0x28c>)
 8015dc4:	681b      	ldr	r3, [r3, #0]
 8015dc6:	899b      	ldrh	r3, [r3, #12]
 8015dc8:	b29b      	uxth	r3, r3
 8015dca:	4618      	mov	r0, r3
 8015dcc:	f7fc fa1e 	bl	801220c <lwip_htons>
 8015dd0:	4603      	mov	r3, r0
 8015dd2:	b2db      	uxtb	r3, r3
 8015dd4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8015dd8:	b2da      	uxtb	r2, r3
 8015dda:	4b34      	ldr	r3, [pc, #208]	@ (8015eac <tcp_input+0x2b4>)
 8015ddc:	701a      	strb	r2, [r3, #0]
  tcplen = p->tot_len;
 8015dde:	687b      	ldr	r3, [r7, #4]
 8015de0:	891a      	ldrh	r2, [r3, #8]
 8015de2:	4b33      	ldr	r3, [pc, #204]	@ (8015eb0 <tcp_input+0x2b8>)
 8015de4:	801a      	strh	r2, [r3, #0]
  if (flags & (TCP_FIN | TCP_SYN)) {
 8015de6:	4b31      	ldr	r3, [pc, #196]	@ (8015eac <tcp_input+0x2b4>)
 8015de8:	781b      	ldrb	r3, [r3, #0]
 8015dea:	f003 0303 	and.w	r3, r3, #3
 8015dee:	2b00      	cmp	r3, #0
 8015df0:	d00c      	beq.n	8015e0c <tcp_input+0x214>
    tcplen++;
 8015df2:	4b2f      	ldr	r3, [pc, #188]	@ (8015eb0 <tcp_input+0x2b8>)
 8015df4:	881b      	ldrh	r3, [r3, #0]
 8015df6:	3301      	adds	r3, #1
 8015df8:	b29a      	uxth	r2, r3
 8015dfa:	4b2d      	ldr	r3, [pc, #180]	@ (8015eb0 <tcp_input+0x2b8>)
 8015dfc:	801a      	strh	r2, [r3, #0]
    if (tcplen < p->tot_len) {
 8015dfe:	687b      	ldr	r3, [r7, #4]
 8015e00:	891a      	ldrh	r2, [r3, #8]
 8015e02:	4b2b      	ldr	r3, [pc, #172]	@ (8015eb0 <tcp_input+0x2b8>)
 8015e04:	881b      	ldrh	r3, [r3, #0]
 8015e06:	429a      	cmp	r2, r3
 8015e08:	f200 82e6 	bhi.w	80163d8 <tcp_input+0x7e0>
    }
  }

  /* Demultiplex an incoming segment. First, we check if it is destined
     for an active connection. */
  prev = NULL;
 8015e0c:	2300      	movs	r3, #0
 8015e0e:	61bb      	str	r3, [r7, #24]

  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8015e10:	4b28      	ldr	r3, [pc, #160]	@ (8015eb4 <tcp_input+0x2bc>)
 8015e12:	681b      	ldr	r3, [r3, #0]
 8015e14:	61fb      	str	r3, [r7, #28]
 8015e16:	e09d      	b.n	8015f54 <tcp_input+0x35c>
    LWIP_ASSERT("tcp_input: active pcb->state != CLOSED", pcb->state != CLOSED);
 8015e18:	69fb      	ldr	r3, [r7, #28]
 8015e1a:	7d1b      	ldrb	r3, [r3, #20]
 8015e1c:	2b00      	cmp	r3, #0
 8015e1e:	d105      	bne.n	8015e2c <tcp_input+0x234>
 8015e20:	4b15      	ldr	r3, [pc, #84]	@ (8015e78 <tcp_input+0x280>)
 8015e22:	22fb      	movs	r2, #251	@ 0xfb
 8015e24:	4924      	ldr	r1, [pc, #144]	@ (8015eb8 <tcp_input+0x2c0>)
 8015e26:	4816      	ldr	r0, [pc, #88]	@ (8015e80 <tcp_input+0x288>)
 8015e28:	f008 f970 	bl	801e10c <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != TIME-WAIT", pcb->state != TIME_WAIT);
 8015e2c:	69fb      	ldr	r3, [r7, #28]
 8015e2e:	7d1b      	ldrb	r3, [r3, #20]
 8015e30:	2b0a      	cmp	r3, #10
 8015e32:	d105      	bne.n	8015e40 <tcp_input+0x248>
 8015e34:	4b10      	ldr	r3, [pc, #64]	@ (8015e78 <tcp_input+0x280>)
 8015e36:	22fc      	movs	r2, #252	@ 0xfc
 8015e38:	4920      	ldr	r1, [pc, #128]	@ (8015ebc <tcp_input+0x2c4>)
 8015e3a:	4811      	ldr	r0, [pc, #68]	@ (8015e80 <tcp_input+0x288>)
 8015e3c:	f008 f966 	bl	801e10c <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != LISTEN", pcb->state != LISTEN);
 8015e40:	69fb      	ldr	r3, [r7, #28]
 8015e42:	7d1b      	ldrb	r3, [r3, #20]
 8015e44:	2b01      	cmp	r3, #1
 8015e46:	d105      	bne.n	8015e54 <tcp_input+0x25c>
 8015e48:	4b0b      	ldr	r3, [pc, #44]	@ (8015e78 <tcp_input+0x280>)
 8015e4a:	22fd      	movs	r2, #253	@ 0xfd
 8015e4c:	491c      	ldr	r1, [pc, #112]	@ (8015ec0 <tcp_input+0x2c8>)
 8015e4e:	480c      	ldr	r0, [pc, #48]	@ (8015e80 <tcp_input+0x288>)
 8015e50:	f008 f95c 	bl	801e10c <iprintf>

    /* check if PCB is bound to specific netif */
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8015e54:	69fb      	ldr	r3, [r7, #28]
 8015e56:	7a1b      	ldrb	r3, [r3, #8]
 8015e58:	2b00      	cmp	r3, #0
 8015e5a:	d033      	beq.n	8015ec4 <tcp_input+0x2cc>
        (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 8015e5c:	69fb      	ldr	r3, [r7, #28]
 8015e5e:	7a1a      	ldrb	r2, [r3, #8]
 8015e60:	4b09      	ldr	r3, [pc, #36]	@ (8015e88 <tcp_input+0x290>)
 8015e62:	685b      	ldr	r3, [r3, #4]
 8015e64:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8015e68:	3301      	adds	r3, #1
 8015e6a:	b2db      	uxtb	r3, r3
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8015e6c:	429a      	cmp	r2, r3
 8015e6e:	d029      	beq.n	8015ec4 <tcp_input+0x2cc>
      prev = pcb;
 8015e70:	69fb      	ldr	r3, [r7, #28]
 8015e72:	61bb      	str	r3, [r7, #24]
      continue;
 8015e74:	e06b      	b.n	8015f4e <tcp_input+0x356>
 8015e76:	bf00      	nop
 8015e78:	080211e8 	.word	0x080211e8
 8015e7c:	0802121c 	.word	0x0802121c
 8015e80:	08021234 	.word	0x08021234
 8015e84:	2000e518 	.word	0x2000e518
 8015e88:	2000b3f0 	.word	0x2000b3f0
 8015e8c:	2000e51c 	.word	0x2000e51c
 8015e90:	2000e520 	.word	0x2000e520
 8015e94:	2000e51e 	.word	0x2000e51e
 8015e98:	0802125c 	.word	0x0802125c
 8015e9c:	0802126c 	.word	0x0802126c
 8015ea0:	08021278 	.word	0x08021278
 8015ea4:	2000e528 	.word	0x2000e528
 8015ea8:	2000e52c 	.word	0x2000e52c
 8015eac:	2000e534 	.word	0x2000e534
 8015eb0:	2000e532 	.word	0x2000e532
 8015eb4:	2000e4fc 	.word	0x2000e4fc
 8015eb8:	08021298 	.word	0x08021298
 8015ebc:	080212c0 	.word	0x080212c0
 8015ec0:	080212ec 	.word	0x080212ec
    }

    if (pcb->remote_port == tcphdr->src &&
 8015ec4:	69fb      	ldr	r3, [r7, #28]
 8015ec6:	8b1a      	ldrh	r2, [r3, #24]
 8015ec8:	4b72      	ldr	r3, [pc, #456]	@ (8016094 <tcp_input+0x49c>)
 8015eca:	681b      	ldr	r3, [r3, #0]
 8015ecc:	881b      	ldrh	r3, [r3, #0]
 8015ece:	b29b      	uxth	r3, r3
 8015ed0:	429a      	cmp	r2, r3
 8015ed2:	d13a      	bne.n	8015f4a <tcp_input+0x352>
        pcb->local_port == tcphdr->dest &&
 8015ed4:	69fb      	ldr	r3, [r7, #28]
 8015ed6:	8ada      	ldrh	r2, [r3, #22]
 8015ed8:	4b6e      	ldr	r3, [pc, #440]	@ (8016094 <tcp_input+0x49c>)
 8015eda:	681b      	ldr	r3, [r3, #0]
 8015edc:	885b      	ldrh	r3, [r3, #2]
 8015ede:	b29b      	uxth	r3, r3
    if (pcb->remote_port == tcphdr->src &&
 8015ee0:	429a      	cmp	r2, r3
 8015ee2:	d132      	bne.n	8015f4a <tcp_input+0x352>
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 8015ee4:	69fb      	ldr	r3, [r7, #28]
 8015ee6:	685a      	ldr	r2, [r3, #4]
 8015ee8:	4b6b      	ldr	r3, [pc, #428]	@ (8016098 <tcp_input+0x4a0>)
 8015eea:	691b      	ldr	r3, [r3, #16]
        pcb->local_port == tcphdr->dest &&
 8015eec:	429a      	cmp	r2, r3
 8015eee:	d12c      	bne.n	8015f4a <tcp_input+0x352>
        ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 8015ef0:	69fb      	ldr	r3, [r7, #28]
 8015ef2:	681a      	ldr	r2, [r3, #0]
 8015ef4:	4b68      	ldr	r3, [pc, #416]	@ (8016098 <tcp_input+0x4a0>)
 8015ef6:	695b      	ldr	r3, [r3, #20]
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 8015ef8:	429a      	cmp	r2, r3
 8015efa:	d126      	bne.n	8015f4a <tcp_input+0x352>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      LWIP_ASSERT("tcp_input: pcb->next != pcb (before cache)", pcb->next != pcb);
 8015efc:	69fb      	ldr	r3, [r7, #28]
 8015efe:	68db      	ldr	r3, [r3, #12]
 8015f00:	69fa      	ldr	r2, [r7, #28]
 8015f02:	429a      	cmp	r2, r3
 8015f04:	d106      	bne.n	8015f14 <tcp_input+0x31c>
 8015f06:	4b65      	ldr	r3, [pc, #404]	@ (801609c <tcp_input+0x4a4>)
 8015f08:	f240 120d 	movw	r2, #269	@ 0x10d
 8015f0c:	4964      	ldr	r1, [pc, #400]	@ (80160a0 <tcp_input+0x4a8>)
 8015f0e:	4865      	ldr	r0, [pc, #404]	@ (80160a4 <tcp_input+0x4ac>)
 8015f10:	f008 f8fc 	bl	801e10c <iprintf>
      if (prev != NULL) {
 8015f14:	69bb      	ldr	r3, [r7, #24]
 8015f16:	2b00      	cmp	r3, #0
 8015f18:	d00a      	beq.n	8015f30 <tcp_input+0x338>
        prev->next = pcb->next;
 8015f1a:	69fb      	ldr	r3, [r7, #28]
 8015f1c:	68da      	ldr	r2, [r3, #12]
 8015f1e:	69bb      	ldr	r3, [r7, #24]
 8015f20:	60da      	str	r2, [r3, #12]
        pcb->next = tcp_active_pcbs;
 8015f22:	4b61      	ldr	r3, [pc, #388]	@ (80160a8 <tcp_input+0x4b0>)
 8015f24:	681a      	ldr	r2, [r3, #0]
 8015f26:	69fb      	ldr	r3, [r7, #28]
 8015f28:	60da      	str	r2, [r3, #12]
        tcp_active_pcbs = pcb;
 8015f2a:	4a5f      	ldr	r2, [pc, #380]	@ (80160a8 <tcp_input+0x4b0>)
 8015f2c:	69fb      	ldr	r3, [r7, #28]
 8015f2e:	6013      	str	r3, [r2, #0]
      } else {
        TCP_STATS_INC(tcp.cachehit);
      }
      LWIP_ASSERT("tcp_input: pcb->next != pcb (after cache)", pcb->next != pcb);
 8015f30:	69fb      	ldr	r3, [r7, #28]
 8015f32:	68db      	ldr	r3, [r3, #12]
 8015f34:	69fa      	ldr	r2, [r7, #28]
 8015f36:	429a      	cmp	r2, r3
 8015f38:	d111      	bne.n	8015f5e <tcp_input+0x366>
 8015f3a:	4b58      	ldr	r3, [pc, #352]	@ (801609c <tcp_input+0x4a4>)
 8015f3c:	f240 1215 	movw	r2, #277	@ 0x115
 8015f40:	495a      	ldr	r1, [pc, #360]	@ (80160ac <tcp_input+0x4b4>)
 8015f42:	4858      	ldr	r0, [pc, #352]	@ (80160a4 <tcp_input+0x4ac>)
 8015f44:	f008 f8e2 	bl	801e10c <iprintf>
      break;
 8015f48:	e009      	b.n	8015f5e <tcp_input+0x366>
    }
    prev = pcb;
 8015f4a:	69fb      	ldr	r3, [r7, #28]
 8015f4c:	61bb      	str	r3, [r7, #24]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8015f4e:	69fb      	ldr	r3, [r7, #28]
 8015f50:	68db      	ldr	r3, [r3, #12]
 8015f52:	61fb      	str	r3, [r7, #28]
 8015f54:	69fb      	ldr	r3, [r7, #28]
 8015f56:	2b00      	cmp	r3, #0
 8015f58:	f47f af5e 	bne.w	8015e18 <tcp_input+0x220>
 8015f5c:	e000      	b.n	8015f60 <tcp_input+0x368>
      break;
 8015f5e:	bf00      	nop
  }

  if (pcb == NULL) {
 8015f60:	69fb      	ldr	r3, [r7, #28]
 8015f62:	2b00      	cmp	r3, #0
 8015f64:	f040 80aa 	bne.w	80160bc <tcp_input+0x4c4>
    /* If it did not go to an active connection, we check the connections
       in the TIME-WAIT state. */
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8015f68:	4b51      	ldr	r3, [pc, #324]	@ (80160b0 <tcp_input+0x4b8>)
 8015f6a:	681b      	ldr	r3, [r3, #0]
 8015f6c:	61fb      	str	r3, [r7, #28]
 8015f6e:	e03f      	b.n	8015ff0 <tcp_input+0x3f8>
      LWIP_ASSERT("tcp_input: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 8015f70:	69fb      	ldr	r3, [r7, #28]
 8015f72:	7d1b      	ldrb	r3, [r3, #20]
 8015f74:	2b0a      	cmp	r3, #10
 8015f76:	d006      	beq.n	8015f86 <tcp_input+0x38e>
 8015f78:	4b48      	ldr	r3, [pc, #288]	@ (801609c <tcp_input+0x4a4>)
 8015f7a:	f240 121f 	movw	r2, #287	@ 0x11f
 8015f7e:	494d      	ldr	r1, [pc, #308]	@ (80160b4 <tcp_input+0x4bc>)
 8015f80:	4848      	ldr	r0, [pc, #288]	@ (80160a4 <tcp_input+0x4ac>)
 8015f82:	f008 f8c3 	bl	801e10c <iprintf>

      /* check if PCB is bound to specific netif */
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8015f86:	69fb      	ldr	r3, [r7, #28]
 8015f88:	7a1b      	ldrb	r3, [r3, #8]
 8015f8a:	2b00      	cmp	r3, #0
 8015f8c:	d009      	beq.n	8015fa2 <tcp_input+0x3aa>
          (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 8015f8e:	69fb      	ldr	r3, [r7, #28]
 8015f90:	7a1a      	ldrb	r2, [r3, #8]
 8015f92:	4b41      	ldr	r3, [pc, #260]	@ (8016098 <tcp_input+0x4a0>)
 8015f94:	685b      	ldr	r3, [r3, #4]
 8015f96:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8015f9a:	3301      	adds	r3, #1
 8015f9c:	b2db      	uxtb	r3, r3
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8015f9e:	429a      	cmp	r2, r3
 8015fa0:	d122      	bne.n	8015fe8 <tcp_input+0x3f0>
        continue;
      }

      if (pcb->remote_port == tcphdr->src &&
 8015fa2:	69fb      	ldr	r3, [r7, #28]
 8015fa4:	8b1a      	ldrh	r2, [r3, #24]
 8015fa6:	4b3b      	ldr	r3, [pc, #236]	@ (8016094 <tcp_input+0x49c>)
 8015fa8:	681b      	ldr	r3, [r3, #0]
 8015faa:	881b      	ldrh	r3, [r3, #0]
 8015fac:	b29b      	uxth	r3, r3
 8015fae:	429a      	cmp	r2, r3
 8015fb0:	d11b      	bne.n	8015fea <tcp_input+0x3f2>
          pcb->local_port == tcphdr->dest &&
 8015fb2:	69fb      	ldr	r3, [r7, #28]
 8015fb4:	8ada      	ldrh	r2, [r3, #22]
 8015fb6:	4b37      	ldr	r3, [pc, #220]	@ (8016094 <tcp_input+0x49c>)
 8015fb8:	681b      	ldr	r3, [r3, #0]
 8015fba:	885b      	ldrh	r3, [r3, #2]
 8015fbc:	b29b      	uxth	r3, r3
      if (pcb->remote_port == tcphdr->src &&
 8015fbe:	429a      	cmp	r2, r3
 8015fc0:	d113      	bne.n	8015fea <tcp_input+0x3f2>
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 8015fc2:	69fb      	ldr	r3, [r7, #28]
 8015fc4:	685a      	ldr	r2, [r3, #4]
 8015fc6:	4b34      	ldr	r3, [pc, #208]	@ (8016098 <tcp_input+0x4a0>)
 8015fc8:	691b      	ldr	r3, [r3, #16]
          pcb->local_port == tcphdr->dest &&
 8015fca:	429a      	cmp	r2, r3
 8015fcc:	d10d      	bne.n	8015fea <tcp_input+0x3f2>
          ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 8015fce:	69fb      	ldr	r3, [r7, #28]
 8015fd0:	681a      	ldr	r2, [r3, #0]
 8015fd2:	4b31      	ldr	r3, [pc, #196]	@ (8016098 <tcp_input+0x4a0>)
 8015fd4:	695b      	ldr	r3, [r3, #20]
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 8015fd6:	429a      	cmp	r2, r3
 8015fd8:	d107      	bne.n	8015fea <tcp_input+0x3f2>
#ifdef LWIP_HOOK_TCP_INPACKET_PCB
        if (LWIP_HOOK_TCP_INPACKET_PCB(pcb, tcphdr, tcphdr_optlen, tcphdr_opt1len,
                                       tcphdr_opt2, p) == ERR_OK)
#endif
        {
          tcp_timewait_input(pcb);
 8015fda:	69f8      	ldr	r0, [r7, #28]
 8015fdc:	f000 fb56 	bl	801668c <tcp_timewait_input>
        }
        pbuf_free(p);
 8015fe0:	6878      	ldr	r0, [r7, #4]
 8015fe2:	f7fd fd01 	bl	80139e8 <pbuf_free>
        return;
 8015fe6:	e1fd      	b.n	80163e4 <tcp_input+0x7ec>
        continue;
 8015fe8:	bf00      	nop
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8015fea:	69fb      	ldr	r3, [r7, #28]
 8015fec:	68db      	ldr	r3, [r3, #12]
 8015fee:	61fb      	str	r3, [r7, #28]
 8015ff0:	69fb      	ldr	r3, [r7, #28]
 8015ff2:	2b00      	cmp	r3, #0
 8015ff4:	d1bc      	bne.n	8015f70 <tcp_input+0x378>
      }
    }

    /* Finally, if we still did not get a match, we check all PCBs that
       are LISTENing for incoming connections. */
    prev = NULL;
 8015ff6:	2300      	movs	r3, #0
 8015ff8:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 8015ffa:	4b2f      	ldr	r3, [pc, #188]	@ (80160b8 <tcp_input+0x4c0>)
 8015ffc:	681b      	ldr	r3, [r3, #0]
 8015ffe:	617b      	str	r3, [r7, #20]
 8016000:	e02a      	b.n	8016058 <tcp_input+0x460>
      /* check if PCB is bound to specific netif */
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 8016002:	697b      	ldr	r3, [r7, #20]
 8016004:	7a1b      	ldrb	r3, [r3, #8]
 8016006:	2b00      	cmp	r3, #0
 8016008:	d00c      	beq.n	8016024 <tcp_input+0x42c>
          (lpcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 801600a:	697b      	ldr	r3, [r7, #20]
 801600c:	7a1a      	ldrb	r2, [r3, #8]
 801600e:	4b22      	ldr	r3, [pc, #136]	@ (8016098 <tcp_input+0x4a0>)
 8016010:	685b      	ldr	r3, [r3, #4]
 8016012:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8016016:	3301      	adds	r3, #1
 8016018:	b2db      	uxtb	r3, r3
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 801601a:	429a      	cmp	r2, r3
 801601c:	d002      	beq.n	8016024 <tcp_input+0x42c>
        prev = (struct tcp_pcb *)lpcb;
 801601e:	697b      	ldr	r3, [r7, #20]
 8016020:	61bb      	str	r3, [r7, #24]
        continue;
 8016022:	e016      	b.n	8016052 <tcp_input+0x45a>
      }

      if (lpcb->local_port == tcphdr->dest) {
 8016024:	697b      	ldr	r3, [r7, #20]
 8016026:	8ada      	ldrh	r2, [r3, #22]
 8016028:	4b1a      	ldr	r3, [pc, #104]	@ (8016094 <tcp_input+0x49c>)
 801602a:	681b      	ldr	r3, [r3, #0]
 801602c:	885b      	ldrh	r3, [r3, #2]
 801602e:	b29b      	uxth	r3, r3
 8016030:	429a      	cmp	r2, r3
 8016032:	d10c      	bne.n	801604e <tcp_input+0x456>
          lpcb_prev = prev;
#else /* SO_REUSE */
          break;
#endif /* SO_REUSE */
        } else if (IP_ADDR_PCB_VERSION_MATCH_EXACT(lpcb, ip_current_dest_addr())) {
          if (ip_addr_cmp(&lpcb->local_ip, ip_current_dest_addr())) {
 8016034:	697b      	ldr	r3, [r7, #20]
 8016036:	681a      	ldr	r2, [r3, #0]
 8016038:	4b17      	ldr	r3, [pc, #92]	@ (8016098 <tcp_input+0x4a0>)
 801603a:	695b      	ldr	r3, [r3, #20]
 801603c:	429a      	cmp	r2, r3
 801603e:	d00f      	beq.n	8016060 <tcp_input+0x468>
            /* found an exact match */
            break;
          } else if (ip_addr_isany(&lpcb->local_ip)) {
 8016040:	697b      	ldr	r3, [r7, #20]
 8016042:	2b00      	cmp	r3, #0
 8016044:	d00d      	beq.n	8016062 <tcp_input+0x46a>
 8016046:	697b      	ldr	r3, [r7, #20]
 8016048:	681b      	ldr	r3, [r3, #0]
 801604a:	2b00      	cmp	r3, #0
 801604c:	d009      	beq.n	8016062 <tcp_input+0x46a>
            break;
#endif /* SO_REUSE */
          }
        }
      }
      prev = (struct tcp_pcb *)lpcb;
 801604e:	697b      	ldr	r3, [r7, #20]
 8016050:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 8016052:	697b      	ldr	r3, [r7, #20]
 8016054:	68db      	ldr	r3, [r3, #12]
 8016056:	617b      	str	r3, [r7, #20]
 8016058:	697b      	ldr	r3, [r7, #20]
 801605a:	2b00      	cmp	r3, #0
 801605c:	d1d1      	bne.n	8016002 <tcp_input+0x40a>
 801605e:	e000      	b.n	8016062 <tcp_input+0x46a>
            break;
 8016060:	bf00      	nop
      /* only pass to ANY if no specific local IP has been found */
      lpcb = lpcb_any;
      prev = lpcb_prev;
    }
#endif /* SO_REUSE */
    if (lpcb != NULL) {
 8016062:	697b      	ldr	r3, [r7, #20]
 8016064:	2b00      	cmp	r3, #0
 8016066:	d029      	beq.n	80160bc <tcp_input+0x4c4>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      if (prev != NULL) {
 8016068:	69bb      	ldr	r3, [r7, #24]
 801606a:	2b00      	cmp	r3, #0
 801606c:	d00a      	beq.n	8016084 <tcp_input+0x48c>
        ((struct tcp_pcb_listen *)prev)->next = lpcb->next;
 801606e:	697b      	ldr	r3, [r7, #20]
 8016070:	68da      	ldr	r2, [r3, #12]
 8016072:	69bb      	ldr	r3, [r7, #24]
 8016074:	60da      	str	r2, [r3, #12]
        /* our successor is the remainder of the listening list */
        lpcb->next = tcp_listen_pcbs.listen_pcbs;
 8016076:	4b10      	ldr	r3, [pc, #64]	@ (80160b8 <tcp_input+0x4c0>)
 8016078:	681a      	ldr	r2, [r3, #0]
 801607a:	697b      	ldr	r3, [r7, #20]
 801607c:	60da      	str	r2, [r3, #12]
        /* put this listening pcb at the head of the listening list */
        tcp_listen_pcbs.listen_pcbs = lpcb;
 801607e:	4a0e      	ldr	r2, [pc, #56]	@ (80160b8 <tcp_input+0x4c0>)
 8016080:	697b      	ldr	r3, [r7, #20]
 8016082:	6013      	str	r3, [r2, #0]
#ifdef LWIP_HOOK_TCP_INPACKET_PCB
      if (LWIP_HOOK_TCP_INPACKET_PCB((struct tcp_pcb *)lpcb, tcphdr, tcphdr_optlen,
                                     tcphdr_opt1len, tcphdr_opt2, p) == ERR_OK)
#endif
      {
        tcp_listen_input(lpcb);
 8016084:	6978      	ldr	r0, [r7, #20]
 8016086:	f000 fa03 	bl	8016490 <tcp_listen_input>
      }
      pbuf_free(p);
 801608a:	6878      	ldr	r0, [r7, #4]
 801608c:	f7fd fcac 	bl	80139e8 <pbuf_free>
      return;
 8016090:	e1a8      	b.n	80163e4 <tcp_input+0x7ec>
 8016092:	bf00      	nop
 8016094:	2000e518 	.word	0x2000e518
 8016098:	2000b3f0 	.word	0x2000b3f0
 801609c:	080211e8 	.word	0x080211e8
 80160a0:	08021314 	.word	0x08021314
 80160a4:	08021234 	.word	0x08021234
 80160a8:	2000e4fc 	.word	0x2000e4fc
 80160ac:	08021340 	.word	0x08021340
 80160b0:	2000e500 	.word	0x2000e500
 80160b4:	0802136c 	.word	0x0802136c
 80160b8:	2000e4f8 	.word	0x2000e4f8
      tcphdr_opt1len, tcphdr_opt2, p) != ERR_OK) {
    pbuf_free(p);
    return;
  }
#endif
  if (pcb != NULL) {
 80160bc:	69fb      	ldr	r3, [r7, #28]
 80160be:	2b00      	cmp	r3, #0
 80160c0:	f000 8158 	beq.w	8016374 <tcp_input+0x77c>
#if TCP_INPUT_DEBUG
    tcp_debug_print_state(pcb->state);
#endif /* TCP_INPUT_DEBUG */

    /* Set up a tcp_seg structure. */
    inseg.next = NULL;
 80160c4:	4b95      	ldr	r3, [pc, #596]	@ (801631c <tcp_input+0x724>)
 80160c6:	2200      	movs	r2, #0
 80160c8:	601a      	str	r2, [r3, #0]
    inseg.len = p->tot_len;
 80160ca:	687b      	ldr	r3, [r7, #4]
 80160cc:	891a      	ldrh	r2, [r3, #8]
 80160ce:	4b93      	ldr	r3, [pc, #588]	@ (801631c <tcp_input+0x724>)
 80160d0:	811a      	strh	r2, [r3, #8]
    inseg.p = p;
 80160d2:	4a92      	ldr	r2, [pc, #584]	@ (801631c <tcp_input+0x724>)
 80160d4:	687b      	ldr	r3, [r7, #4]
 80160d6:	6053      	str	r3, [r2, #4]
    inseg.tcphdr = tcphdr;
 80160d8:	4b91      	ldr	r3, [pc, #580]	@ (8016320 <tcp_input+0x728>)
 80160da:	681b      	ldr	r3, [r3, #0]
 80160dc:	4a8f      	ldr	r2, [pc, #572]	@ (801631c <tcp_input+0x724>)
 80160de:	60d3      	str	r3, [r2, #12]

    recv_data = NULL;
 80160e0:	4b90      	ldr	r3, [pc, #576]	@ (8016324 <tcp_input+0x72c>)
 80160e2:	2200      	movs	r2, #0
 80160e4:	601a      	str	r2, [r3, #0]
    recv_flags = 0;
 80160e6:	4b90      	ldr	r3, [pc, #576]	@ (8016328 <tcp_input+0x730>)
 80160e8:	2200      	movs	r2, #0
 80160ea:	701a      	strb	r2, [r3, #0]
    recv_acked = 0;
 80160ec:	4b8f      	ldr	r3, [pc, #572]	@ (801632c <tcp_input+0x734>)
 80160ee:	2200      	movs	r2, #0
 80160f0:	801a      	strh	r2, [r3, #0]

    if (flags & TCP_PSH) {
 80160f2:	4b8f      	ldr	r3, [pc, #572]	@ (8016330 <tcp_input+0x738>)
 80160f4:	781b      	ldrb	r3, [r3, #0]
 80160f6:	f003 0308 	and.w	r3, r3, #8
 80160fa:	2b00      	cmp	r3, #0
 80160fc:	d006      	beq.n	801610c <tcp_input+0x514>
      p->flags |= PBUF_FLAG_PUSH;
 80160fe:	687b      	ldr	r3, [r7, #4]
 8016100:	7b5b      	ldrb	r3, [r3, #13]
 8016102:	f043 0301 	orr.w	r3, r3, #1
 8016106:	b2da      	uxtb	r2, r3
 8016108:	687b      	ldr	r3, [r7, #4]
 801610a:	735a      	strb	r2, [r3, #13]
    }

    /* If there is data which was previously "refused" by upper layer */
    if (pcb->refused_data != NULL) {
 801610c:	69fb      	ldr	r3, [r7, #28]
 801610e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8016110:	2b00      	cmp	r3, #0
 8016112:	d017      	beq.n	8016144 <tcp_input+0x54c>
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 8016114:	69f8      	ldr	r0, [r7, #28]
 8016116:	f7ff f85b 	bl	80151d0 <tcp_process_refused_data>
 801611a:	4603      	mov	r3, r0
 801611c:	f113 0f0d 	cmn.w	r3, #13
 8016120:	d007      	beq.n	8016132 <tcp_input+0x53a>
          ((pcb->refused_data != NULL) && (tcplen > 0))) {
 8016122:	69fb      	ldr	r3, [r7, #28]
 8016124:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 8016126:	2b00      	cmp	r3, #0
 8016128:	d00c      	beq.n	8016144 <tcp_input+0x54c>
          ((pcb->refused_data != NULL) && (tcplen > 0))) {
 801612a:	4b82      	ldr	r3, [pc, #520]	@ (8016334 <tcp_input+0x73c>)
 801612c:	881b      	ldrh	r3, [r3, #0]
 801612e:	2b00      	cmp	r3, #0
 8016130:	d008      	beq.n	8016144 <tcp_input+0x54c>
        /* pcb has been aborted or refused data is still refused and the new
           segment contains data */
        if (pcb->rcv_ann_wnd == 0) {
 8016132:	69fb      	ldr	r3, [r7, #28]
 8016134:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8016136:	2b00      	cmp	r3, #0
 8016138:	f040 80e3 	bne.w	8016302 <tcp_input+0x70a>
          /* this is a zero-window probe, we respond to it with current RCV.NXT
          and drop the data segment */
          tcp_send_empty_ack(pcb);
 801613c:	69f8      	ldr	r0, [r7, #28]
 801613e:	f003 fdff 	bl	8019d40 <tcp_send_empty_ack>
        }
        TCP_STATS_INC(tcp.drop);
        MIB2_STATS_INC(mib2.tcpinerrs);
        goto aborted;
 8016142:	e0de      	b.n	8016302 <tcp_input+0x70a>
      }
    }
    tcp_input_pcb = pcb;
 8016144:	4a7c      	ldr	r2, [pc, #496]	@ (8016338 <tcp_input+0x740>)
 8016146:	69fb      	ldr	r3, [r7, #28]
 8016148:	6013      	str	r3, [r2, #0]
    err = tcp_process(pcb);
 801614a:	69f8      	ldr	r0, [r7, #28]
 801614c:	f000 fb18 	bl	8016780 <tcp_process>
 8016150:	4603      	mov	r3, r0
 8016152:	74fb      	strb	r3, [r7, #19]
    /* A return value of ERR_ABRT means that tcp_abort() was called
       and that the pcb has been freed. If so, we don't do anything. */
    if (err != ERR_ABRT) {
 8016154:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8016158:	f113 0f0d 	cmn.w	r3, #13
 801615c:	f000 80d3 	beq.w	8016306 <tcp_input+0x70e>
      if (recv_flags & TF_RESET) {
 8016160:	4b71      	ldr	r3, [pc, #452]	@ (8016328 <tcp_input+0x730>)
 8016162:	781b      	ldrb	r3, [r3, #0]
 8016164:	f003 0308 	and.w	r3, r3, #8
 8016168:	2b00      	cmp	r3, #0
 801616a:	d015      	beq.n	8016198 <tcp_input+0x5a0>
        /* TF_RESET means that the connection was reset by the other
           end. We then call the error callback to inform the
           application that the connection is dead before we
           deallocate the PCB. */
        TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_RST);
 801616c:	69fb      	ldr	r3, [r7, #28]
 801616e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8016172:	2b00      	cmp	r3, #0
 8016174:	d008      	beq.n	8016188 <tcp_input+0x590>
 8016176:	69fb      	ldr	r3, [r7, #28]
 8016178:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801617c:	69fa      	ldr	r2, [r7, #28]
 801617e:	6912      	ldr	r2, [r2, #16]
 8016180:	f06f 010d 	mvn.w	r1, #13
 8016184:	4610      	mov	r0, r2
 8016186:	4798      	blx	r3
        tcp_pcb_remove(&tcp_active_pcbs, pcb);
 8016188:	69f9      	ldr	r1, [r7, #28]
 801618a:	486c      	ldr	r0, [pc, #432]	@ (801633c <tcp_input+0x744>)
 801618c:	f7ff fbbc 	bl	8015908 <tcp_pcb_remove>
        tcp_free(pcb);
 8016190:	69f8      	ldr	r0, [r7, #28]
 8016192:	f7fd fed5 	bl	8013f40 <tcp_free>
 8016196:	e0da      	b.n	801634e <tcp_input+0x756>
      } else {
        err = ERR_OK;
 8016198:	2300      	movs	r3, #0
 801619a:	74fb      	strb	r3, [r7, #19]
        /* If the application has registered a "sent" function to be
           called when new send buffer space is available, we call it
           now. */
        if (recv_acked > 0) {
 801619c:	4b63      	ldr	r3, [pc, #396]	@ (801632c <tcp_input+0x734>)
 801619e:	881b      	ldrh	r3, [r3, #0]
 80161a0:	2b00      	cmp	r3, #0
 80161a2:	d01d      	beq.n	80161e0 <tcp_input+0x5e8>
          while (acked > 0) {
            acked16 = (u16_t)LWIP_MIN(acked, 0xffffu);
            acked -= acked16;
#else
          {
            acked16 = recv_acked;
 80161a4:	4b61      	ldr	r3, [pc, #388]	@ (801632c <tcp_input+0x734>)
 80161a6:	881b      	ldrh	r3, [r3, #0]
 80161a8:	81fb      	strh	r3, [r7, #14]
#endif
            TCP_EVENT_SENT(pcb, (u16_t)acked16, err);
 80161aa:	69fb      	ldr	r3, [r7, #28]
 80161ac:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80161b0:	2b00      	cmp	r3, #0
 80161b2:	d00a      	beq.n	80161ca <tcp_input+0x5d2>
 80161b4:	69fb      	ldr	r3, [r7, #28]
 80161b6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80161ba:	69fa      	ldr	r2, [r7, #28]
 80161bc:	6910      	ldr	r0, [r2, #16]
 80161be:	89fa      	ldrh	r2, [r7, #14]
 80161c0:	69f9      	ldr	r1, [r7, #28]
 80161c2:	4798      	blx	r3
 80161c4:	4603      	mov	r3, r0
 80161c6:	74fb      	strb	r3, [r7, #19]
 80161c8:	e001      	b.n	80161ce <tcp_input+0x5d6>
 80161ca:	2300      	movs	r3, #0
 80161cc:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 80161ce:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80161d2:	f113 0f0d 	cmn.w	r3, #13
 80161d6:	f000 8098 	beq.w	801630a <tcp_input+0x712>
              goto aborted;
            }
          }
          recv_acked = 0;
 80161da:	4b54      	ldr	r3, [pc, #336]	@ (801632c <tcp_input+0x734>)
 80161dc:	2200      	movs	r2, #0
 80161de:	801a      	strh	r2, [r3, #0]
        }
        if (tcp_input_delayed_close(pcb)) {
 80161e0:	69f8      	ldr	r0, [r7, #28]
 80161e2:	f000 f915 	bl	8016410 <tcp_input_delayed_close>
 80161e6:	4603      	mov	r3, r0
 80161e8:	2b00      	cmp	r3, #0
 80161ea:	f040 8090 	bne.w	801630e <tcp_input+0x716>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
        while (recv_data != NULL) {
          struct pbuf *rest = NULL;
          pbuf_split_64k(recv_data, &rest);
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
        if (recv_data != NULL) {
 80161ee:	4b4d      	ldr	r3, [pc, #308]	@ (8016324 <tcp_input+0x72c>)
 80161f0:	681b      	ldr	r3, [r3, #0]
 80161f2:	2b00      	cmp	r3, #0
 80161f4:	d041      	beq.n	801627a <tcp_input+0x682>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

          LWIP_ASSERT("pcb->refused_data == NULL", pcb->refused_data == NULL);
 80161f6:	69fb      	ldr	r3, [r7, #28]
 80161f8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80161fa:	2b00      	cmp	r3, #0
 80161fc:	d006      	beq.n	801620c <tcp_input+0x614>
 80161fe:	4b50      	ldr	r3, [pc, #320]	@ (8016340 <tcp_input+0x748>)
 8016200:	f44f 72f3 	mov.w	r2, #486	@ 0x1e6
 8016204:	494f      	ldr	r1, [pc, #316]	@ (8016344 <tcp_input+0x74c>)
 8016206:	4850      	ldr	r0, [pc, #320]	@ (8016348 <tcp_input+0x750>)
 8016208:	f007 ff80 	bl	801e10c <iprintf>
          if (pcb->flags & TF_RXCLOSED) {
 801620c:	69fb      	ldr	r3, [r7, #28]
 801620e:	8b5b      	ldrh	r3, [r3, #26]
 8016210:	f003 0310 	and.w	r3, r3, #16
 8016214:	2b00      	cmp	r3, #0
 8016216:	d008      	beq.n	801622a <tcp_input+0x632>
            /* received data although already closed -> abort (send RST) to
               notify the remote host that not all data has been processed */
            pbuf_free(recv_data);
 8016218:	4b42      	ldr	r3, [pc, #264]	@ (8016324 <tcp_input+0x72c>)
 801621a:	681b      	ldr	r3, [r3, #0]
 801621c:	4618      	mov	r0, r3
 801621e:	f7fd fbe3 	bl	80139e8 <pbuf_free>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_free(rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            tcp_abort(pcb);
 8016222:	69f8      	ldr	r0, [r7, #28]
 8016224:	f7fe f9d0 	bl	80145c8 <tcp_abort>
            goto aborted;
 8016228:	e091      	b.n	801634e <tcp_input+0x756>
          }

          /* Notify application that data has been received. */
          TCP_EVENT_RECV(pcb, recv_data, ERR_OK, err);
 801622a:	69fb      	ldr	r3, [r7, #28]
 801622c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8016230:	2b00      	cmp	r3, #0
 8016232:	d00c      	beq.n	801624e <tcp_input+0x656>
 8016234:	69fb      	ldr	r3, [r7, #28]
 8016236:	f8d3 4084 	ldr.w	r4, [r3, #132]	@ 0x84
 801623a:	69fb      	ldr	r3, [r7, #28]
 801623c:	6918      	ldr	r0, [r3, #16]
 801623e:	4b39      	ldr	r3, [pc, #228]	@ (8016324 <tcp_input+0x72c>)
 8016240:	681a      	ldr	r2, [r3, #0]
 8016242:	2300      	movs	r3, #0
 8016244:	69f9      	ldr	r1, [r7, #28]
 8016246:	47a0      	blx	r4
 8016248:	4603      	mov	r3, r0
 801624a:	74fb      	strb	r3, [r7, #19]
 801624c:	e008      	b.n	8016260 <tcp_input+0x668>
 801624e:	4b35      	ldr	r3, [pc, #212]	@ (8016324 <tcp_input+0x72c>)
 8016250:	681a      	ldr	r2, [r3, #0]
 8016252:	2300      	movs	r3, #0
 8016254:	69f9      	ldr	r1, [r7, #28]
 8016256:	2000      	movs	r0, #0
 8016258:	f7ff f890 	bl	801537c <tcp_recv_null>
 801625c:	4603      	mov	r3, r0
 801625e:	74fb      	strb	r3, [r7, #19]
          if (err == ERR_ABRT) {
 8016260:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8016264:	f113 0f0d 	cmn.w	r3, #13
 8016268:	d053      	beq.n	8016312 <tcp_input+0x71a>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            goto aborted;
          }

          /* If the upper layer can't receive this data, store it */
          if (err != ERR_OK) {
 801626a:	f997 3013 	ldrsb.w	r3, [r7, #19]
 801626e:	2b00      	cmp	r3, #0
 8016270:	d003      	beq.n	801627a <tcp_input+0x682>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_cat(recv_data, rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            pcb->refused_data = recv_data;
 8016272:	4b2c      	ldr	r3, [pc, #176]	@ (8016324 <tcp_input+0x72c>)
 8016274:	681a      	ldr	r2, [r3, #0]
 8016276:	69fb      	ldr	r3, [r7, #28]
 8016278:	679a      	str	r2, [r3, #120]	@ 0x78
          }
        }

        /* If a FIN segment was received, we call the callback
           function with a NULL buffer to indicate EOF. */
        if (recv_flags & TF_GOT_FIN) {
 801627a:	4b2b      	ldr	r3, [pc, #172]	@ (8016328 <tcp_input+0x730>)
 801627c:	781b      	ldrb	r3, [r3, #0]
 801627e:	f003 0320 	and.w	r3, r3, #32
 8016282:	2b00      	cmp	r3, #0
 8016284:	d030      	beq.n	80162e8 <tcp_input+0x6f0>
          if (pcb->refused_data != NULL) {
 8016286:	69fb      	ldr	r3, [r7, #28]
 8016288:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 801628a:	2b00      	cmp	r3, #0
 801628c:	d009      	beq.n	80162a2 <tcp_input+0x6aa>
            /* Delay this if we have refused data. */
            pcb->refused_data->flags |= PBUF_FLAG_TCP_FIN;
 801628e:	69fb      	ldr	r3, [r7, #28]
 8016290:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8016292:	7b5a      	ldrb	r2, [r3, #13]
 8016294:	69fb      	ldr	r3, [r7, #28]
 8016296:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8016298:	f042 0220 	orr.w	r2, r2, #32
 801629c:	b2d2      	uxtb	r2, r2
 801629e:	735a      	strb	r2, [r3, #13]
 80162a0:	e022      	b.n	80162e8 <tcp_input+0x6f0>
          } else {
            /* correct rcv_wnd as the application won't call tcp_recved()
               for the FIN's seqno */
            if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 80162a2:	69fb      	ldr	r3, [r7, #28]
 80162a4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80162a6:	f5b3 6f06 	cmp.w	r3, #2144	@ 0x860
 80162aa:	d005      	beq.n	80162b8 <tcp_input+0x6c0>
              pcb->rcv_wnd++;
 80162ac:	69fb      	ldr	r3, [r7, #28]
 80162ae:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80162b0:	3301      	adds	r3, #1
 80162b2:	b29a      	uxth	r2, r3
 80162b4:	69fb      	ldr	r3, [r7, #28]
 80162b6:	851a      	strh	r2, [r3, #40]	@ 0x28
            }
            TCP_EVENT_CLOSED(pcb, err);
 80162b8:	69fb      	ldr	r3, [r7, #28]
 80162ba:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80162be:	2b00      	cmp	r3, #0
 80162c0:	d00b      	beq.n	80162da <tcp_input+0x6e2>
 80162c2:	69fb      	ldr	r3, [r7, #28]
 80162c4:	f8d3 4084 	ldr.w	r4, [r3, #132]	@ 0x84
 80162c8:	69fb      	ldr	r3, [r7, #28]
 80162ca:	6918      	ldr	r0, [r3, #16]
 80162cc:	2300      	movs	r3, #0
 80162ce:	2200      	movs	r2, #0
 80162d0:	69f9      	ldr	r1, [r7, #28]
 80162d2:	47a0      	blx	r4
 80162d4:	4603      	mov	r3, r0
 80162d6:	74fb      	strb	r3, [r7, #19]
 80162d8:	e001      	b.n	80162de <tcp_input+0x6e6>
 80162da:	2300      	movs	r3, #0
 80162dc:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 80162de:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80162e2:	f113 0f0d 	cmn.w	r3, #13
 80162e6:	d016      	beq.n	8016316 <tcp_input+0x71e>
              goto aborted;
            }
          }
        }

        tcp_input_pcb = NULL;
 80162e8:	4b13      	ldr	r3, [pc, #76]	@ (8016338 <tcp_input+0x740>)
 80162ea:	2200      	movs	r2, #0
 80162ec:	601a      	str	r2, [r3, #0]
        if (tcp_input_delayed_close(pcb)) {
 80162ee:	69f8      	ldr	r0, [r7, #28]
 80162f0:	f000 f88e 	bl	8016410 <tcp_input_delayed_close>
 80162f4:	4603      	mov	r3, r0
 80162f6:	2b00      	cmp	r3, #0
 80162f8:	d128      	bne.n	801634c <tcp_input+0x754>
          goto aborted;
        }
        /* Try to send something out. */
        tcp_output(pcb);
 80162fa:	69f8      	ldr	r0, [r7, #28]
 80162fc:	f002 ff1a 	bl	8019134 <tcp_output>
 8016300:	e025      	b.n	801634e <tcp_input+0x756>
        goto aborted;
 8016302:	bf00      	nop
 8016304:	e023      	b.n	801634e <tcp_input+0x756>
#endif /* TCP_INPUT_DEBUG */
      }
    }
    /* Jump target if pcb has been aborted in a callback (by calling tcp_abort()).
       Below this line, 'pcb' may not be dereferenced! */
aborted:
 8016306:	bf00      	nop
 8016308:	e021      	b.n	801634e <tcp_input+0x756>
              goto aborted;
 801630a:	bf00      	nop
 801630c:	e01f      	b.n	801634e <tcp_input+0x756>
          goto aborted;
 801630e:	bf00      	nop
 8016310:	e01d      	b.n	801634e <tcp_input+0x756>
            goto aborted;
 8016312:	bf00      	nop
 8016314:	e01b      	b.n	801634e <tcp_input+0x756>
              goto aborted;
 8016316:	bf00      	nop
 8016318:	e019      	b.n	801634e <tcp_input+0x756>
 801631a:	bf00      	nop
 801631c:	2000e508 	.word	0x2000e508
 8016320:	2000e518 	.word	0x2000e518
 8016324:	2000e538 	.word	0x2000e538
 8016328:	2000e535 	.word	0x2000e535
 801632c:	2000e530 	.word	0x2000e530
 8016330:	2000e534 	.word	0x2000e534
 8016334:	2000e532 	.word	0x2000e532
 8016338:	2000e53c 	.word	0x2000e53c
 801633c:	2000e4fc 	.word	0x2000e4fc
 8016340:	080211e8 	.word	0x080211e8
 8016344:	0802139c 	.word	0x0802139c
 8016348:	08021234 	.word	0x08021234
          goto aborted;
 801634c:	bf00      	nop
    tcp_input_pcb = NULL;
 801634e:	4b27      	ldr	r3, [pc, #156]	@ (80163ec <tcp_input+0x7f4>)
 8016350:	2200      	movs	r2, #0
 8016352:	601a      	str	r2, [r3, #0]
    recv_data = NULL;
 8016354:	4b26      	ldr	r3, [pc, #152]	@ (80163f0 <tcp_input+0x7f8>)
 8016356:	2200      	movs	r2, #0
 8016358:	601a      	str	r2, [r3, #0]

    /* give up our reference to inseg.p */
    if (inseg.p != NULL) {
 801635a:	4b26      	ldr	r3, [pc, #152]	@ (80163f4 <tcp_input+0x7fc>)
 801635c:	685b      	ldr	r3, [r3, #4]
 801635e:	2b00      	cmp	r3, #0
 8016360:	d03f      	beq.n	80163e2 <tcp_input+0x7ea>
      pbuf_free(inseg.p);
 8016362:	4b24      	ldr	r3, [pc, #144]	@ (80163f4 <tcp_input+0x7fc>)
 8016364:	685b      	ldr	r3, [r3, #4]
 8016366:	4618      	mov	r0, r3
 8016368:	f7fd fb3e 	bl	80139e8 <pbuf_free>
      inseg.p = NULL;
 801636c:	4b21      	ldr	r3, [pc, #132]	@ (80163f4 <tcp_input+0x7fc>)
 801636e:	2200      	movs	r2, #0
 8016370:	605a      	str	r2, [r3, #4]
    pbuf_free(p);
  }

  LWIP_ASSERT("tcp_input: tcp_pcbs_sane()", tcp_pcbs_sane());
  PERF_STOP("tcp_input");
  return;
 8016372:	e036      	b.n	80163e2 <tcp_input+0x7ea>
    if (!(TCPH_FLAGS(tcphdr) & TCP_RST)) {
 8016374:	4b20      	ldr	r3, [pc, #128]	@ (80163f8 <tcp_input+0x800>)
 8016376:	681b      	ldr	r3, [r3, #0]
 8016378:	899b      	ldrh	r3, [r3, #12]
 801637a:	b29b      	uxth	r3, r3
 801637c:	4618      	mov	r0, r3
 801637e:	f7fb ff45 	bl	801220c <lwip_htons>
 8016382:	4603      	mov	r3, r0
 8016384:	b2db      	uxtb	r3, r3
 8016386:	f003 0304 	and.w	r3, r3, #4
 801638a:	2b00      	cmp	r3, #0
 801638c:	d118      	bne.n	80163c0 <tcp_input+0x7c8>
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 801638e:	4b1b      	ldr	r3, [pc, #108]	@ (80163fc <tcp_input+0x804>)
 8016390:	6819      	ldr	r1, [r3, #0]
 8016392:	4b1b      	ldr	r3, [pc, #108]	@ (8016400 <tcp_input+0x808>)
 8016394:	881b      	ldrh	r3, [r3, #0]
 8016396:	461a      	mov	r2, r3
 8016398:	4b1a      	ldr	r3, [pc, #104]	@ (8016404 <tcp_input+0x80c>)
 801639a:	681b      	ldr	r3, [r3, #0]
 801639c:	18d0      	adds	r0, r2, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 801639e:	4b16      	ldr	r3, [pc, #88]	@ (80163f8 <tcp_input+0x800>)
 80163a0:	681b      	ldr	r3, [r3, #0]
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 80163a2:	885b      	ldrh	r3, [r3, #2]
 80163a4:	b29b      	uxth	r3, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 80163a6:	4a14      	ldr	r2, [pc, #80]	@ (80163f8 <tcp_input+0x800>)
 80163a8:	6812      	ldr	r2, [r2, #0]
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 80163aa:	8812      	ldrh	r2, [r2, #0]
 80163ac:	b292      	uxth	r2, r2
 80163ae:	9202      	str	r2, [sp, #8]
 80163b0:	9301      	str	r3, [sp, #4]
 80163b2:	4b15      	ldr	r3, [pc, #84]	@ (8016408 <tcp_input+0x810>)
 80163b4:	9300      	str	r3, [sp, #0]
 80163b6:	4b15      	ldr	r3, [pc, #84]	@ (801640c <tcp_input+0x814>)
 80163b8:	4602      	mov	r2, r0
 80163ba:	2000      	movs	r0, #0
 80163bc:	f003 fc6e 	bl	8019c9c <tcp_rst>
    pbuf_free(p);
 80163c0:	6878      	ldr	r0, [r7, #4]
 80163c2:	f7fd fb11 	bl	80139e8 <pbuf_free>
  return;
 80163c6:	e00c      	b.n	80163e2 <tcp_input+0x7ea>
    goto dropped;
 80163c8:	bf00      	nop
 80163ca:	e006      	b.n	80163da <tcp_input+0x7e2>
    goto dropped;
 80163cc:	bf00      	nop
 80163ce:	e004      	b.n	80163da <tcp_input+0x7e2>
    goto dropped;
 80163d0:	bf00      	nop
 80163d2:	e002      	b.n	80163da <tcp_input+0x7e2>
      goto dropped;
 80163d4:	bf00      	nop
 80163d6:	e000      	b.n	80163da <tcp_input+0x7e2>
      goto dropped;
 80163d8:	bf00      	nop
dropped:
  TCP_STATS_INC(tcp.drop);
  MIB2_STATS_INC(mib2.tcpinerrs);
  pbuf_free(p);
 80163da:	6878      	ldr	r0, [r7, #4]
 80163dc:	f7fd fb04 	bl	80139e8 <pbuf_free>
 80163e0:	e000      	b.n	80163e4 <tcp_input+0x7ec>
  return;
 80163e2:	bf00      	nop
}
 80163e4:	3724      	adds	r7, #36	@ 0x24
 80163e6:	46bd      	mov	sp, r7
 80163e8:	bd90      	pop	{r4, r7, pc}
 80163ea:	bf00      	nop
 80163ec:	2000e53c 	.word	0x2000e53c
 80163f0:	2000e538 	.word	0x2000e538
 80163f4:	2000e508 	.word	0x2000e508
 80163f8:	2000e518 	.word	0x2000e518
 80163fc:	2000e52c 	.word	0x2000e52c
 8016400:	2000e532 	.word	0x2000e532
 8016404:	2000e528 	.word	0x2000e528
 8016408:	2000b400 	.word	0x2000b400
 801640c:	2000b404 	.word	0x2000b404

08016410 <tcp_input_delayed_close>:
 * any more.
 * @returns 1 if the pcb has been closed and deallocated, 0 otherwise
 */
static int
tcp_input_delayed_close(struct tcp_pcb *pcb)
{
 8016410:	b580      	push	{r7, lr}
 8016412:	b082      	sub	sp, #8
 8016414:	af00      	add	r7, sp, #0
 8016416:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_input_delayed_close: invalid pcb", pcb != NULL);
 8016418:	687b      	ldr	r3, [r7, #4]
 801641a:	2b00      	cmp	r3, #0
 801641c:	d106      	bne.n	801642c <tcp_input_delayed_close+0x1c>
 801641e:	4b17      	ldr	r3, [pc, #92]	@ (801647c <tcp_input_delayed_close+0x6c>)
 8016420:	f240 225a 	movw	r2, #602	@ 0x25a
 8016424:	4916      	ldr	r1, [pc, #88]	@ (8016480 <tcp_input_delayed_close+0x70>)
 8016426:	4817      	ldr	r0, [pc, #92]	@ (8016484 <tcp_input_delayed_close+0x74>)
 8016428:	f007 fe70 	bl	801e10c <iprintf>

  if (recv_flags & TF_CLOSED) {
 801642c:	4b16      	ldr	r3, [pc, #88]	@ (8016488 <tcp_input_delayed_close+0x78>)
 801642e:	781b      	ldrb	r3, [r3, #0]
 8016430:	f003 0310 	and.w	r3, r3, #16
 8016434:	2b00      	cmp	r3, #0
 8016436:	d01c      	beq.n	8016472 <tcp_input_delayed_close+0x62>
    /* The connection has been closed and we will deallocate the
        PCB. */
    if (!(pcb->flags & TF_RXCLOSED)) {
 8016438:	687b      	ldr	r3, [r7, #4]
 801643a:	8b5b      	ldrh	r3, [r3, #26]
 801643c:	f003 0310 	and.w	r3, r3, #16
 8016440:	2b00      	cmp	r3, #0
 8016442:	d10d      	bne.n	8016460 <tcp_input_delayed_close+0x50>
      /* Connection closed although the application has only shut down the
          tx side: call the PCB's err callback and indicate the closure to
          ensure the application doesn't continue using the PCB. */
      TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_CLSD);
 8016444:	687b      	ldr	r3, [r7, #4]
 8016446:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801644a:	2b00      	cmp	r3, #0
 801644c:	d008      	beq.n	8016460 <tcp_input_delayed_close+0x50>
 801644e:	687b      	ldr	r3, [r7, #4]
 8016450:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8016454:	687a      	ldr	r2, [r7, #4]
 8016456:	6912      	ldr	r2, [r2, #16]
 8016458:	f06f 010e 	mvn.w	r1, #14
 801645c:	4610      	mov	r0, r2
 801645e:	4798      	blx	r3
    }
    tcp_pcb_remove(&tcp_active_pcbs, pcb);
 8016460:	6879      	ldr	r1, [r7, #4]
 8016462:	480a      	ldr	r0, [pc, #40]	@ (801648c <tcp_input_delayed_close+0x7c>)
 8016464:	f7ff fa50 	bl	8015908 <tcp_pcb_remove>
    tcp_free(pcb);
 8016468:	6878      	ldr	r0, [r7, #4]
 801646a:	f7fd fd69 	bl	8013f40 <tcp_free>
    return 1;
 801646e:	2301      	movs	r3, #1
 8016470:	e000      	b.n	8016474 <tcp_input_delayed_close+0x64>
  }
  return 0;
 8016472:	2300      	movs	r3, #0
}
 8016474:	4618      	mov	r0, r3
 8016476:	3708      	adds	r7, #8
 8016478:	46bd      	mov	sp, r7
 801647a:	bd80      	pop	{r7, pc}
 801647c:	080211e8 	.word	0x080211e8
 8016480:	080213b8 	.word	0x080213b8
 8016484:	08021234 	.word	0x08021234
 8016488:	2000e535 	.word	0x2000e535
 801648c:	2000e4fc 	.word	0x2000e4fc

08016490 <tcp_listen_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_listen_input(struct tcp_pcb_listen *pcb)
{
 8016490:	b590      	push	{r4, r7, lr}
 8016492:	b08b      	sub	sp, #44	@ 0x2c
 8016494:	af04      	add	r7, sp, #16
 8016496:	6078      	str	r0, [r7, #4]
  struct tcp_pcb *npcb;
  u32_t iss;
  err_t rc;

  if (flags & TCP_RST) {
 8016498:	4b6f      	ldr	r3, [pc, #444]	@ (8016658 <tcp_listen_input+0x1c8>)
 801649a:	781b      	ldrb	r3, [r3, #0]
 801649c:	f003 0304 	and.w	r3, r3, #4
 80164a0:	2b00      	cmp	r3, #0
 80164a2:	f040 80d2 	bne.w	801664a <tcp_listen_input+0x1ba>
    /* An incoming RST should be ignored. Return. */
    return;
  }

  LWIP_ASSERT("tcp_listen_input: invalid pcb", pcb != NULL);
 80164a6:	687b      	ldr	r3, [r7, #4]
 80164a8:	2b00      	cmp	r3, #0
 80164aa:	d106      	bne.n	80164ba <tcp_listen_input+0x2a>
 80164ac:	4b6b      	ldr	r3, [pc, #428]	@ (801665c <tcp_listen_input+0x1cc>)
 80164ae:	f240 2281 	movw	r2, #641	@ 0x281
 80164b2:	496b      	ldr	r1, [pc, #428]	@ (8016660 <tcp_listen_input+0x1d0>)
 80164b4:	486b      	ldr	r0, [pc, #428]	@ (8016664 <tcp_listen_input+0x1d4>)
 80164b6:	f007 fe29 	bl	801e10c <iprintf>

  /* In the LISTEN state, we check for incoming SYN segments,
     creates a new PCB, and responds with a SYN|ACK. */
  if (flags & TCP_ACK) {
 80164ba:	4b67      	ldr	r3, [pc, #412]	@ (8016658 <tcp_listen_input+0x1c8>)
 80164bc:	781b      	ldrb	r3, [r3, #0]
 80164be:	f003 0310 	and.w	r3, r3, #16
 80164c2:	2b00      	cmp	r3, #0
 80164c4:	d019      	beq.n	80164fa <tcp_listen_input+0x6a>
    /* For incoming segments with the ACK flag set, respond with a
       RST. */
    LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_listen_input: ACK in LISTEN, sending reset\n"));
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 80164c6:	4b68      	ldr	r3, [pc, #416]	@ (8016668 <tcp_listen_input+0x1d8>)
 80164c8:	6819      	ldr	r1, [r3, #0]
 80164ca:	4b68      	ldr	r3, [pc, #416]	@ (801666c <tcp_listen_input+0x1dc>)
 80164cc:	881b      	ldrh	r3, [r3, #0]
 80164ce:	461a      	mov	r2, r3
 80164d0:	4b67      	ldr	r3, [pc, #412]	@ (8016670 <tcp_listen_input+0x1e0>)
 80164d2:	681b      	ldr	r3, [r3, #0]
 80164d4:	18d0      	adds	r0, r2, r3
            ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 80164d6:	4b67      	ldr	r3, [pc, #412]	@ (8016674 <tcp_listen_input+0x1e4>)
 80164d8:	681b      	ldr	r3, [r3, #0]
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 80164da:	885b      	ldrh	r3, [r3, #2]
 80164dc:	b29b      	uxth	r3, r3
            ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 80164de:	4a65      	ldr	r2, [pc, #404]	@ (8016674 <tcp_listen_input+0x1e4>)
 80164e0:	6812      	ldr	r2, [r2, #0]
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 80164e2:	8812      	ldrh	r2, [r2, #0]
 80164e4:	b292      	uxth	r2, r2
 80164e6:	9202      	str	r2, [sp, #8]
 80164e8:	9301      	str	r3, [sp, #4]
 80164ea:	4b63      	ldr	r3, [pc, #396]	@ (8016678 <tcp_listen_input+0x1e8>)
 80164ec:	9300      	str	r3, [sp, #0]
 80164ee:	4b63      	ldr	r3, [pc, #396]	@ (801667c <tcp_listen_input+0x1ec>)
 80164f0:	4602      	mov	r2, r0
 80164f2:	6878      	ldr	r0, [r7, #4]
 80164f4:	f003 fbd2 	bl	8019c9c <tcp_rst>
      tcp_abandon(npcb, 0);
      return;
    }
    tcp_output(npcb);
  }
  return;
 80164f8:	e0a9      	b.n	801664e <tcp_listen_input+0x1be>
  } else if (flags & TCP_SYN) {
 80164fa:	4b57      	ldr	r3, [pc, #348]	@ (8016658 <tcp_listen_input+0x1c8>)
 80164fc:	781b      	ldrb	r3, [r3, #0]
 80164fe:	f003 0302 	and.w	r3, r3, #2
 8016502:	2b00      	cmp	r3, #0
 8016504:	f000 80a3 	beq.w	801664e <tcp_listen_input+0x1be>
    npcb = tcp_alloc(pcb->prio);
 8016508:	687b      	ldr	r3, [r7, #4]
 801650a:	7d5b      	ldrb	r3, [r3, #21]
 801650c:	4618      	mov	r0, r3
 801650e:	f7ff f859 	bl	80155c4 <tcp_alloc>
 8016512:	6178      	str	r0, [r7, #20]
    if (npcb == NULL) {
 8016514:	697b      	ldr	r3, [r7, #20]
 8016516:	2b00      	cmp	r3, #0
 8016518:	d111      	bne.n	801653e <tcp_listen_input+0xae>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 801651a:	687b      	ldr	r3, [r7, #4]
 801651c:	699b      	ldr	r3, [r3, #24]
 801651e:	2b00      	cmp	r3, #0
 8016520:	d00a      	beq.n	8016538 <tcp_listen_input+0xa8>
 8016522:	687b      	ldr	r3, [r7, #4]
 8016524:	699b      	ldr	r3, [r3, #24]
 8016526:	687a      	ldr	r2, [r7, #4]
 8016528:	6910      	ldr	r0, [r2, #16]
 801652a:	f04f 32ff 	mov.w	r2, #4294967295
 801652e:	2100      	movs	r1, #0
 8016530:	4798      	blx	r3
 8016532:	4603      	mov	r3, r0
 8016534:	73bb      	strb	r3, [r7, #14]
      return;
 8016536:	e08b      	b.n	8016650 <tcp_listen_input+0x1c0>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 8016538:	23f0      	movs	r3, #240	@ 0xf0
 801653a:	73bb      	strb	r3, [r7, #14]
      return;
 801653c:	e088      	b.n	8016650 <tcp_listen_input+0x1c0>
    ip_addr_copy(npcb->local_ip, *ip_current_dest_addr());
 801653e:	4b50      	ldr	r3, [pc, #320]	@ (8016680 <tcp_listen_input+0x1f0>)
 8016540:	695a      	ldr	r2, [r3, #20]
 8016542:	697b      	ldr	r3, [r7, #20]
 8016544:	601a      	str	r2, [r3, #0]
    ip_addr_copy(npcb->remote_ip, *ip_current_src_addr());
 8016546:	4b4e      	ldr	r3, [pc, #312]	@ (8016680 <tcp_listen_input+0x1f0>)
 8016548:	691a      	ldr	r2, [r3, #16]
 801654a:	697b      	ldr	r3, [r7, #20]
 801654c:	605a      	str	r2, [r3, #4]
    npcb->local_port = pcb->local_port;
 801654e:	687b      	ldr	r3, [r7, #4]
 8016550:	8ada      	ldrh	r2, [r3, #22]
 8016552:	697b      	ldr	r3, [r7, #20]
 8016554:	82da      	strh	r2, [r3, #22]
    npcb->remote_port = tcphdr->src;
 8016556:	4b47      	ldr	r3, [pc, #284]	@ (8016674 <tcp_listen_input+0x1e4>)
 8016558:	681b      	ldr	r3, [r3, #0]
 801655a:	881b      	ldrh	r3, [r3, #0]
 801655c:	b29a      	uxth	r2, r3
 801655e:	697b      	ldr	r3, [r7, #20]
 8016560:	831a      	strh	r2, [r3, #24]
    npcb->state = SYN_RCVD;
 8016562:	697b      	ldr	r3, [r7, #20]
 8016564:	2203      	movs	r2, #3
 8016566:	751a      	strb	r2, [r3, #20]
    npcb->rcv_nxt = seqno + 1;
 8016568:	4b41      	ldr	r3, [pc, #260]	@ (8016670 <tcp_listen_input+0x1e0>)
 801656a:	681b      	ldr	r3, [r3, #0]
 801656c:	1c5a      	adds	r2, r3, #1
 801656e:	697b      	ldr	r3, [r7, #20]
 8016570:	625a      	str	r2, [r3, #36]	@ 0x24
    npcb->rcv_ann_right_edge = npcb->rcv_nxt;
 8016572:	697b      	ldr	r3, [r7, #20]
 8016574:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8016576:	697b      	ldr	r3, [r7, #20]
 8016578:	62da      	str	r2, [r3, #44]	@ 0x2c
    iss = tcp_next_iss(npcb);
 801657a:	6978      	ldr	r0, [r7, #20]
 801657c:	f7ff fa58 	bl	8015a30 <tcp_next_iss>
 8016580:	6138      	str	r0, [r7, #16]
    npcb->snd_wl2 = iss;
 8016582:	697b      	ldr	r3, [r7, #20]
 8016584:	693a      	ldr	r2, [r7, #16]
 8016586:	659a      	str	r2, [r3, #88]	@ 0x58
    npcb->snd_nxt = iss;
 8016588:	697b      	ldr	r3, [r7, #20]
 801658a:	693a      	ldr	r2, [r7, #16]
 801658c:	651a      	str	r2, [r3, #80]	@ 0x50
    npcb->lastack = iss;
 801658e:	697b      	ldr	r3, [r7, #20]
 8016590:	693a      	ldr	r2, [r7, #16]
 8016592:	645a      	str	r2, [r3, #68]	@ 0x44
    npcb->snd_lbb = iss;
 8016594:	697b      	ldr	r3, [r7, #20]
 8016596:	693a      	ldr	r2, [r7, #16]
 8016598:	65da      	str	r2, [r3, #92]	@ 0x5c
    npcb->snd_wl1 = seqno - 1;/* initialise to seqno-1 to force window update */
 801659a:	4b35      	ldr	r3, [pc, #212]	@ (8016670 <tcp_listen_input+0x1e0>)
 801659c:	681b      	ldr	r3, [r3, #0]
 801659e:	1e5a      	subs	r2, r3, #1
 80165a0:	697b      	ldr	r3, [r7, #20]
 80165a2:	655a      	str	r2, [r3, #84]	@ 0x54
    npcb->callback_arg = pcb->callback_arg;
 80165a4:	687b      	ldr	r3, [r7, #4]
 80165a6:	691a      	ldr	r2, [r3, #16]
 80165a8:	697b      	ldr	r3, [r7, #20]
 80165aa:	611a      	str	r2, [r3, #16]
    npcb->listener = pcb;
 80165ac:	697b      	ldr	r3, [r7, #20]
 80165ae:	687a      	ldr	r2, [r7, #4]
 80165b0:	67da      	str	r2, [r3, #124]	@ 0x7c
    npcb->so_options = pcb->so_options & SOF_INHERITED;
 80165b2:	687b      	ldr	r3, [r7, #4]
 80165b4:	7a5b      	ldrb	r3, [r3, #9]
 80165b6:	f003 030c 	and.w	r3, r3, #12
 80165ba:	b2da      	uxtb	r2, r3
 80165bc:	697b      	ldr	r3, [r7, #20]
 80165be:	725a      	strb	r2, [r3, #9]
    npcb->netif_idx = pcb->netif_idx;
 80165c0:	687b      	ldr	r3, [r7, #4]
 80165c2:	7a1a      	ldrb	r2, [r3, #8]
 80165c4:	697b      	ldr	r3, [r7, #20]
 80165c6:	721a      	strb	r2, [r3, #8]
    TCP_REG_ACTIVE(npcb);
 80165c8:	4b2e      	ldr	r3, [pc, #184]	@ (8016684 <tcp_listen_input+0x1f4>)
 80165ca:	681a      	ldr	r2, [r3, #0]
 80165cc:	697b      	ldr	r3, [r7, #20]
 80165ce:	60da      	str	r2, [r3, #12]
 80165d0:	4a2c      	ldr	r2, [pc, #176]	@ (8016684 <tcp_listen_input+0x1f4>)
 80165d2:	697b      	ldr	r3, [r7, #20]
 80165d4:	6013      	str	r3, [r2, #0]
 80165d6:	f003 fd23 	bl	801a020 <tcp_timer_needed>
 80165da:	4b2b      	ldr	r3, [pc, #172]	@ (8016688 <tcp_listen_input+0x1f8>)
 80165dc:	2201      	movs	r2, #1
 80165de:	701a      	strb	r2, [r3, #0]
    tcp_parseopt(npcb);
 80165e0:	6978      	ldr	r0, [r7, #20]
 80165e2:	f001 fd8b 	bl	80180fc <tcp_parseopt>
    npcb->snd_wnd = tcphdr->wnd;
 80165e6:	4b23      	ldr	r3, [pc, #140]	@ (8016674 <tcp_listen_input+0x1e4>)
 80165e8:	681b      	ldr	r3, [r3, #0]
 80165ea:	89db      	ldrh	r3, [r3, #14]
 80165ec:	b29a      	uxth	r2, r3
 80165ee:	697b      	ldr	r3, [r7, #20]
 80165f0:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
    npcb->snd_wnd_max = npcb->snd_wnd;
 80165f4:	697b      	ldr	r3, [r7, #20]
 80165f6:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 80165fa:	697b      	ldr	r3, [r7, #20]
 80165fc:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
    npcb->mss = tcp_eff_send_mss(npcb->mss, &npcb->local_ip, &npcb->remote_ip);
 8016600:	697b      	ldr	r3, [r7, #20]
 8016602:	8e5c      	ldrh	r4, [r3, #50]	@ 0x32
 8016604:	697b      	ldr	r3, [r7, #20]
 8016606:	3304      	adds	r3, #4
 8016608:	4618      	mov	r0, r3
 801660a:	f005 fa5d 	bl	801bac8 <ip4_route>
 801660e:	4601      	mov	r1, r0
 8016610:	697b      	ldr	r3, [r7, #20]
 8016612:	3304      	adds	r3, #4
 8016614:	461a      	mov	r2, r3
 8016616:	4620      	mov	r0, r4
 8016618:	f7ff fa30 	bl	8015a7c <tcp_eff_send_mss_netif>
 801661c:	4603      	mov	r3, r0
 801661e:	461a      	mov	r2, r3
 8016620:	697b      	ldr	r3, [r7, #20]
 8016622:	865a      	strh	r2, [r3, #50]	@ 0x32
    rc = tcp_enqueue_flags(npcb, TCP_SYN | TCP_ACK);
 8016624:	2112      	movs	r1, #18
 8016626:	6978      	ldr	r0, [r7, #20]
 8016628:	f002 fc96 	bl	8018f58 <tcp_enqueue_flags>
 801662c:	4603      	mov	r3, r0
 801662e:	73fb      	strb	r3, [r7, #15]
    if (rc != ERR_OK) {
 8016630:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8016634:	2b00      	cmp	r3, #0
 8016636:	d004      	beq.n	8016642 <tcp_listen_input+0x1b2>
      tcp_abandon(npcb, 0);
 8016638:	2100      	movs	r1, #0
 801663a:	6978      	ldr	r0, [r7, #20]
 801663c:	f7fd ff06 	bl	801444c <tcp_abandon>
      return;
 8016640:	e006      	b.n	8016650 <tcp_listen_input+0x1c0>
    tcp_output(npcb);
 8016642:	6978      	ldr	r0, [r7, #20]
 8016644:	f002 fd76 	bl	8019134 <tcp_output>
  return;
 8016648:	e001      	b.n	801664e <tcp_listen_input+0x1be>
    return;
 801664a:	bf00      	nop
 801664c:	e000      	b.n	8016650 <tcp_listen_input+0x1c0>
  return;
 801664e:	bf00      	nop
}
 8016650:	371c      	adds	r7, #28
 8016652:	46bd      	mov	sp, r7
 8016654:	bd90      	pop	{r4, r7, pc}
 8016656:	bf00      	nop
 8016658:	2000e534 	.word	0x2000e534
 801665c:	080211e8 	.word	0x080211e8
 8016660:	080213e0 	.word	0x080213e0
 8016664:	08021234 	.word	0x08021234
 8016668:	2000e52c 	.word	0x2000e52c
 801666c:	2000e532 	.word	0x2000e532
 8016670:	2000e528 	.word	0x2000e528
 8016674:	2000e518 	.word	0x2000e518
 8016678:	2000b400 	.word	0x2000b400
 801667c:	2000b404 	.word	0x2000b404
 8016680:	2000b3f0 	.word	0x2000b3f0
 8016684:	2000e4fc 	.word	0x2000e4fc
 8016688:	2000e504 	.word	0x2000e504

0801668c <tcp_timewait_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_timewait_input(struct tcp_pcb *pcb)
{
 801668c:	b580      	push	{r7, lr}
 801668e:	b086      	sub	sp, #24
 8016690:	af04      	add	r7, sp, #16
 8016692:	6078      	str	r0, [r7, #4]
  /* RFC 1337: in TIME_WAIT, ignore RST and ACK FINs + any 'acceptable' segments */
  /* RFC 793 3.9 Event Processing - Segment Arrives:
   * - first check sequence number - we skip that one in TIME_WAIT (always
   *   acceptable since we only send ACKs)
   * - second check the RST bit (... return) */
  if (flags & TCP_RST) {
 8016694:	4b2f      	ldr	r3, [pc, #188]	@ (8016754 <tcp_timewait_input+0xc8>)
 8016696:	781b      	ldrb	r3, [r3, #0]
 8016698:	f003 0304 	and.w	r3, r3, #4
 801669c:	2b00      	cmp	r3, #0
 801669e:	d153      	bne.n	8016748 <tcp_timewait_input+0xbc>
    return;
  }

  LWIP_ASSERT("tcp_timewait_input: invalid pcb", pcb != NULL);
 80166a0:	687b      	ldr	r3, [r7, #4]
 80166a2:	2b00      	cmp	r3, #0
 80166a4:	d106      	bne.n	80166b4 <tcp_timewait_input+0x28>
 80166a6:	4b2c      	ldr	r3, [pc, #176]	@ (8016758 <tcp_timewait_input+0xcc>)
 80166a8:	f240 22ee 	movw	r2, #750	@ 0x2ee
 80166ac:	492b      	ldr	r1, [pc, #172]	@ (801675c <tcp_timewait_input+0xd0>)
 80166ae:	482c      	ldr	r0, [pc, #176]	@ (8016760 <tcp_timewait_input+0xd4>)
 80166b0:	f007 fd2c 	bl	801e10c <iprintf>

  /* - fourth, check the SYN bit, */
  if (flags & TCP_SYN) {
 80166b4:	4b27      	ldr	r3, [pc, #156]	@ (8016754 <tcp_timewait_input+0xc8>)
 80166b6:	781b      	ldrb	r3, [r3, #0]
 80166b8:	f003 0302 	and.w	r3, r3, #2
 80166bc:	2b00      	cmp	r3, #0
 80166be:	d02a      	beq.n	8016716 <tcp_timewait_input+0x8a>
    /* If an incoming segment is not acceptable, an acknowledgment
       should be sent in reply */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd)) {
 80166c0:	4b28      	ldr	r3, [pc, #160]	@ (8016764 <tcp_timewait_input+0xd8>)
 80166c2:	681a      	ldr	r2, [r3, #0]
 80166c4:	687b      	ldr	r3, [r7, #4]
 80166c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80166c8:	1ad3      	subs	r3, r2, r3
 80166ca:	2b00      	cmp	r3, #0
 80166cc:	db2d      	blt.n	801672a <tcp_timewait_input+0x9e>
 80166ce:	4b25      	ldr	r3, [pc, #148]	@ (8016764 <tcp_timewait_input+0xd8>)
 80166d0:	681a      	ldr	r2, [r3, #0]
 80166d2:	687b      	ldr	r3, [r7, #4]
 80166d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80166d6:	6879      	ldr	r1, [r7, #4]
 80166d8:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 80166da:	440b      	add	r3, r1
 80166dc:	1ad3      	subs	r3, r2, r3
 80166de:	2b00      	cmp	r3, #0
 80166e0:	dc23      	bgt.n	801672a <tcp_timewait_input+0x9e>
      /* If the SYN is in the window it is an error, send a reset */
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 80166e2:	4b21      	ldr	r3, [pc, #132]	@ (8016768 <tcp_timewait_input+0xdc>)
 80166e4:	6819      	ldr	r1, [r3, #0]
 80166e6:	4b21      	ldr	r3, [pc, #132]	@ (801676c <tcp_timewait_input+0xe0>)
 80166e8:	881b      	ldrh	r3, [r3, #0]
 80166ea:	461a      	mov	r2, r3
 80166ec:	4b1d      	ldr	r3, [pc, #116]	@ (8016764 <tcp_timewait_input+0xd8>)
 80166ee:	681b      	ldr	r3, [r3, #0]
 80166f0:	18d0      	adds	r0, r2, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 80166f2:	4b1f      	ldr	r3, [pc, #124]	@ (8016770 <tcp_timewait_input+0xe4>)
 80166f4:	681b      	ldr	r3, [r3, #0]
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 80166f6:	885b      	ldrh	r3, [r3, #2]
 80166f8:	b29b      	uxth	r3, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 80166fa:	4a1d      	ldr	r2, [pc, #116]	@ (8016770 <tcp_timewait_input+0xe4>)
 80166fc:	6812      	ldr	r2, [r2, #0]
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 80166fe:	8812      	ldrh	r2, [r2, #0]
 8016700:	b292      	uxth	r2, r2
 8016702:	9202      	str	r2, [sp, #8]
 8016704:	9301      	str	r3, [sp, #4]
 8016706:	4b1b      	ldr	r3, [pc, #108]	@ (8016774 <tcp_timewait_input+0xe8>)
 8016708:	9300      	str	r3, [sp, #0]
 801670a:	4b1b      	ldr	r3, [pc, #108]	@ (8016778 <tcp_timewait_input+0xec>)
 801670c:	4602      	mov	r2, r0
 801670e:	6878      	ldr	r0, [r7, #4]
 8016710:	f003 fac4 	bl	8019c9c <tcp_rst>
      return;
 8016714:	e01b      	b.n	801674e <tcp_timewait_input+0xc2>
    }
  } else if (flags & TCP_FIN) {
 8016716:	4b0f      	ldr	r3, [pc, #60]	@ (8016754 <tcp_timewait_input+0xc8>)
 8016718:	781b      	ldrb	r3, [r3, #0]
 801671a:	f003 0301 	and.w	r3, r3, #1
 801671e:	2b00      	cmp	r3, #0
 8016720:	d003      	beq.n	801672a <tcp_timewait_input+0x9e>
    /* - eighth, check the FIN bit: Remain in the TIME-WAIT state.
         Restart the 2 MSL time-wait timeout.*/
    pcb->tmr = tcp_ticks;
 8016722:	4b16      	ldr	r3, [pc, #88]	@ (801677c <tcp_timewait_input+0xf0>)
 8016724:	681a      	ldr	r2, [r3, #0]
 8016726:	687b      	ldr	r3, [r7, #4]
 8016728:	621a      	str	r2, [r3, #32]
  }

  if ((tcplen > 0)) {
 801672a:	4b10      	ldr	r3, [pc, #64]	@ (801676c <tcp_timewait_input+0xe0>)
 801672c:	881b      	ldrh	r3, [r3, #0]
 801672e:	2b00      	cmp	r3, #0
 8016730:	d00c      	beq.n	801674c <tcp_timewait_input+0xc0>
    /* Acknowledge data, FIN or out-of-window SYN */
    tcp_ack_now(pcb);
 8016732:	687b      	ldr	r3, [r7, #4]
 8016734:	8b5b      	ldrh	r3, [r3, #26]
 8016736:	f043 0302 	orr.w	r3, r3, #2
 801673a:	b29a      	uxth	r2, r3
 801673c:	687b      	ldr	r3, [r7, #4]
 801673e:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 8016740:	6878      	ldr	r0, [r7, #4]
 8016742:	f002 fcf7 	bl	8019134 <tcp_output>
  }
  return;
 8016746:	e001      	b.n	801674c <tcp_timewait_input+0xc0>
    return;
 8016748:	bf00      	nop
 801674a:	e000      	b.n	801674e <tcp_timewait_input+0xc2>
  return;
 801674c:	bf00      	nop
}
 801674e:	3708      	adds	r7, #8
 8016750:	46bd      	mov	sp, r7
 8016752:	bd80      	pop	{r7, pc}
 8016754:	2000e534 	.word	0x2000e534
 8016758:	080211e8 	.word	0x080211e8
 801675c:	08021400 	.word	0x08021400
 8016760:	08021234 	.word	0x08021234
 8016764:	2000e528 	.word	0x2000e528
 8016768:	2000e52c 	.word	0x2000e52c
 801676c:	2000e532 	.word	0x2000e532
 8016770:	2000e518 	.word	0x2000e518
 8016774:	2000b400 	.word	0x2000b400
 8016778:	2000b404 	.word	0x2000b404
 801677c:	2000e4f0 	.word	0x2000e4f0

08016780 <tcp_process>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static err_t
tcp_process(struct tcp_pcb *pcb)
{
 8016780:	b590      	push	{r4, r7, lr}
 8016782:	b08d      	sub	sp, #52	@ 0x34
 8016784:	af04      	add	r7, sp, #16
 8016786:	6078      	str	r0, [r7, #4]
  struct tcp_seg *rseg;
  u8_t acceptable = 0;
 8016788:	2300      	movs	r3, #0
 801678a:	76fb      	strb	r3, [r7, #27]
  err_t err;

  err = ERR_OK;
 801678c:	2300      	movs	r3, #0
 801678e:	76bb      	strb	r3, [r7, #26]

  LWIP_ASSERT("tcp_process: invalid pcb", pcb != NULL);
 8016790:	687b      	ldr	r3, [r7, #4]
 8016792:	2b00      	cmp	r3, #0
 8016794:	d106      	bne.n	80167a4 <tcp_process+0x24>
 8016796:	4b9d      	ldr	r3, [pc, #628]	@ (8016a0c <tcp_process+0x28c>)
 8016798:	f44f 7247 	mov.w	r2, #796	@ 0x31c
 801679c:	499c      	ldr	r1, [pc, #624]	@ (8016a10 <tcp_process+0x290>)
 801679e:	489d      	ldr	r0, [pc, #628]	@ (8016a14 <tcp_process+0x294>)
 80167a0:	f007 fcb4 	bl	801e10c <iprintf>

  /* Process incoming RST segments. */
  if (flags & TCP_RST) {
 80167a4:	4b9c      	ldr	r3, [pc, #624]	@ (8016a18 <tcp_process+0x298>)
 80167a6:	781b      	ldrb	r3, [r3, #0]
 80167a8:	f003 0304 	and.w	r3, r3, #4
 80167ac:	2b00      	cmp	r3, #0
 80167ae:	d04e      	beq.n	801684e <tcp_process+0xce>
    /* First, determine if the reset is acceptable. */
    if (pcb->state == SYN_SENT) {
 80167b0:	687b      	ldr	r3, [r7, #4]
 80167b2:	7d1b      	ldrb	r3, [r3, #20]
 80167b4:	2b02      	cmp	r3, #2
 80167b6:	d108      	bne.n	80167ca <tcp_process+0x4a>
      /* "In the SYN-SENT state (a RST received in response to an initial SYN),
          the RST is acceptable if the ACK field acknowledges the SYN." */
      if (ackno == pcb->snd_nxt) {
 80167b8:	687b      	ldr	r3, [r7, #4]
 80167ba:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80167bc:	4b97      	ldr	r3, [pc, #604]	@ (8016a1c <tcp_process+0x29c>)
 80167be:	681b      	ldr	r3, [r3, #0]
 80167c0:	429a      	cmp	r2, r3
 80167c2:	d123      	bne.n	801680c <tcp_process+0x8c>
        acceptable = 1;
 80167c4:	2301      	movs	r3, #1
 80167c6:	76fb      	strb	r3, [r7, #27]
 80167c8:	e020      	b.n	801680c <tcp_process+0x8c>
      }
    } else {
      /* "In all states except SYN-SENT, all reset (RST) segments are validated
          by checking their SEQ-fields." */
      if (seqno == pcb->rcv_nxt) {
 80167ca:	687b      	ldr	r3, [r7, #4]
 80167cc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80167ce:	4b94      	ldr	r3, [pc, #592]	@ (8016a20 <tcp_process+0x2a0>)
 80167d0:	681b      	ldr	r3, [r3, #0]
 80167d2:	429a      	cmp	r2, r3
 80167d4:	d102      	bne.n	80167dc <tcp_process+0x5c>
        acceptable = 1;
 80167d6:	2301      	movs	r3, #1
 80167d8:	76fb      	strb	r3, [r7, #27]
 80167da:	e017      	b.n	801680c <tcp_process+0x8c>
      } else  if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 80167dc:	4b90      	ldr	r3, [pc, #576]	@ (8016a20 <tcp_process+0x2a0>)
 80167de:	681a      	ldr	r2, [r3, #0]
 80167e0:	687b      	ldr	r3, [r7, #4]
 80167e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80167e4:	1ad3      	subs	r3, r2, r3
 80167e6:	2b00      	cmp	r3, #0
 80167e8:	db10      	blt.n	801680c <tcp_process+0x8c>
 80167ea:	4b8d      	ldr	r3, [pc, #564]	@ (8016a20 <tcp_process+0x2a0>)
 80167ec:	681a      	ldr	r2, [r3, #0]
 80167ee:	687b      	ldr	r3, [r7, #4]
 80167f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80167f2:	6879      	ldr	r1, [r7, #4]
 80167f4:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 80167f6:	440b      	add	r3, r1
 80167f8:	1ad3      	subs	r3, r2, r3
 80167fa:	2b00      	cmp	r3, #0
 80167fc:	dc06      	bgt.n	801680c <tcp_process+0x8c>
                                  pcb->rcv_nxt + pcb->rcv_wnd)) {
        /* If the sequence number is inside the window, we send a challenge ACK
           and wait for a re-send with matching sequence number.
           This follows RFC 5961 section 3.2 and addresses CVE-2004-0230
           (RST spoofing attack), which is present in RFC 793 RST handling. */
        tcp_ack_now(pcb);
 80167fe:	687b      	ldr	r3, [r7, #4]
 8016800:	8b5b      	ldrh	r3, [r3, #26]
 8016802:	f043 0302 	orr.w	r3, r3, #2
 8016806:	b29a      	uxth	r2, r3
 8016808:	687b      	ldr	r3, [r7, #4]
 801680a:	835a      	strh	r2, [r3, #26]
      }
    }

    if (acceptable) {
 801680c:	7efb      	ldrb	r3, [r7, #27]
 801680e:	2b00      	cmp	r3, #0
 8016810:	d01b      	beq.n	801684a <tcp_process+0xca>
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: Connection RESET\n"));
      LWIP_ASSERT("tcp_input: pcb->state != CLOSED", pcb->state != CLOSED);
 8016812:	687b      	ldr	r3, [r7, #4]
 8016814:	7d1b      	ldrb	r3, [r3, #20]
 8016816:	2b00      	cmp	r3, #0
 8016818:	d106      	bne.n	8016828 <tcp_process+0xa8>
 801681a:	4b7c      	ldr	r3, [pc, #496]	@ (8016a0c <tcp_process+0x28c>)
 801681c:	f44f 724e 	mov.w	r2, #824	@ 0x338
 8016820:	4980      	ldr	r1, [pc, #512]	@ (8016a24 <tcp_process+0x2a4>)
 8016822:	487c      	ldr	r0, [pc, #496]	@ (8016a14 <tcp_process+0x294>)
 8016824:	f007 fc72 	bl	801e10c <iprintf>
      recv_flags |= TF_RESET;
 8016828:	4b7f      	ldr	r3, [pc, #508]	@ (8016a28 <tcp_process+0x2a8>)
 801682a:	781b      	ldrb	r3, [r3, #0]
 801682c:	f043 0308 	orr.w	r3, r3, #8
 8016830:	b2da      	uxtb	r2, r3
 8016832:	4b7d      	ldr	r3, [pc, #500]	@ (8016a28 <tcp_process+0x2a8>)
 8016834:	701a      	strb	r2, [r3, #0]
      tcp_clear_flags(pcb, TF_ACK_DELAY);
 8016836:	687b      	ldr	r3, [r7, #4]
 8016838:	8b5b      	ldrh	r3, [r3, #26]
 801683a:	f023 0301 	bic.w	r3, r3, #1
 801683e:	b29a      	uxth	r2, r3
 8016840:	687b      	ldr	r3, [r7, #4]
 8016842:	835a      	strh	r2, [r3, #26]
      return ERR_RST;
 8016844:	f06f 030d 	mvn.w	r3, #13
 8016848:	e37a      	b.n	8016f40 <tcp_process+0x7c0>
    } else {
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
                                    seqno, pcb->rcv_nxt));
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
                              seqno, pcb->rcv_nxt));
      return ERR_OK;
 801684a:	2300      	movs	r3, #0
 801684c:	e378      	b.n	8016f40 <tcp_process+0x7c0>
    }
  }

  if ((flags & TCP_SYN) && (pcb->state != SYN_SENT && pcb->state != SYN_RCVD)) {
 801684e:	4b72      	ldr	r3, [pc, #456]	@ (8016a18 <tcp_process+0x298>)
 8016850:	781b      	ldrb	r3, [r3, #0]
 8016852:	f003 0302 	and.w	r3, r3, #2
 8016856:	2b00      	cmp	r3, #0
 8016858:	d010      	beq.n	801687c <tcp_process+0xfc>
 801685a:	687b      	ldr	r3, [r7, #4]
 801685c:	7d1b      	ldrb	r3, [r3, #20]
 801685e:	2b02      	cmp	r3, #2
 8016860:	d00c      	beq.n	801687c <tcp_process+0xfc>
 8016862:	687b      	ldr	r3, [r7, #4]
 8016864:	7d1b      	ldrb	r3, [r3, #20]
 8016866:	2b03      	cmp	r3, #3
 8016868:	d008      	beq.n	801687c <tcp_process+0xfc>
    /* Cope with new connection attempt after remote end crashed */
    tcp_ack_now(pcb);
 801686a:	687b      	ldr	r3, [r7, #4]
 801686c:	8b5b      	ldrh	r3, [r3, #26]
 801686e:	f043 0302 	orr.w	r3, r3, #2
 8016872:	b29a      	uxth	r2, r3
 8016874:	687b      	ldr	r3, [r7, #4]
 8016876:	835a      	strh	r2, [r3, #26]
    return ERR_OK;
 8016878:	2300      	movs	r3, #0
 801687a:	e361      	b.n	8016f40 <tcp_process+0x7c0>
  }

  if ((pcb->flags & TF_RXCLOSED) == 0) {
 801687c:	687b      	ldr	r3, [r7, #4]
 801687e:	8b5b      	ldrh	r3, [r3, #26]
 8016880:	f003 0310 	and.w	r3, r3, #16
 8016884:	2b00      	cmp	r3, #0
 8016886:	d103      	bne.n	8016890 <tcp_process+0x110>
    /* Update the PCB (in)activity timer unless rx is closed (see tcp_shutdown) */
    pcb->tmr = tcp_ticks;
 8016888:	4b68      	ldr	r3, [pc, #416]	@ (8016a2c <tcp_process+0x2ac>)
 801688a:	681a      	ldr	r2, [r3, #0]
 801688c:	687b      	ldr	r3, [r7, #4]
 801688e:	621a      	str	r2, [r3, #32]
  }
  pcb->keep_cnt_sent = 0;
 8016890:	687b      	ldr	r3, [r7, #4]
 8016892:	2200      	movs	r2, #0
 8016894:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
  pcb->persist_probe = 0;
 8016898:	687b      	ldr	r3, [r7, #4]
 801689a:	2200      	movs	r2, #0
 801689c:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a

  tcp_parseopt(pcb);
 80168a0:	6878      	ldr	r0, [r7, #4]
 80168a2:	f001 fc2b 	bl	80180fc <tcp_parseopt>

  /* Do different things depending on the TCP state. */
  switch (pcb->state) {
 80168a6:	687b      	ldr	r3, [r7, #4]
 80168a8:	7d1b      	ldrb	r3, [r3, #20]
 80168aa:	3b02      	subs	r3, #2
 80168ac:	2b07      	cmp	r3, #7
 80168ae:	f200 8337 	bhi.w	8016f20 <tcp_process+0x7a0>
 80168b2:	a201      	add	r2, pc, #4	@ (adr r2, 80168b8 <tcp_process+0x138>)
 80168b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80168b8:	080168d9 	.word	0x080168d9
 80168bc:	08016b09 	.word	0x08016b09
 80168c0:	08016c81 	.word	0x08016c81
 80168c4:	08016cab 	.word	0x08016cab
 80168c8:	08016dcf 	.word	0x08016dcf
 80168cc:	08016c81 	.word	0x08016c81
 80168d0:	08016e5b 	.word	0x08016e5b
 80168d4:	08016eeb 	.word	0x08016eeb
    case SYN_SENT:
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("SYN-SENT: ackno %"U32_F" pcb->snd_nxt %"U32_F" unacked %"U32_F"\n", ackno,
                                    pcb->snd_nxt, lwip_ntohl(pcb->unacked->tcphdr->seqno)));
      /* received SYN ACK with expected sequence number? */
      if ((flags & TCP_ACK) && (flags & TCP_SYN)
 80168d8:	4b4f      	ldr	r3, [pc, #316]	@ (8016a18 <tcp_process+0x298>)
 80168da:	781b      	ldrb	r3, [r3, #0]
 80168dc:	f003 0310 	and.w	r3, r3, #16
 80168e0:	2b00      	cmp	r3, #0
 80168e2:	f000 80e4 	beq.w	8016aae <tcp_process+0x32e>
 80168e6:	4b4c      	ldr	r3, [pc, #304]	@ (8016a18 <tcp_process+0x298>)
 80168e8:	781b      	ldrb	r3, [r3, #0]
 80168ea:	f003 0302 	and.w	r3, r3, #2
 80168ee:	2b00      	cmp	r3, #0
 80168f0:	f000 80dd 	beq.w	8016aae <tcp_process+0x32e>
          && (ackno == pcb->lastack + 1)) {
 80168f4:	687b      	ldr	r3, [r7, #4]
 80168f6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80168f8:	1c5a      	adds	r2, r3, #1
 80168fa:	4b48      	ldr	r3, [pc, #288]	@ (8016a1c <tcp_process+0x29c>)
 80168fc:	681b      	ldr	r3, [r3, #0]
 80168fe:	429a      	cmp	r2, r3
 8016900:	f040 80d5 	bne.w	8016aae <tcp_process+0x32e>
        pcb->rcv_nxt = seqno + 1;
 8016904:	4b46      	ldr	r3, [pc, #280]	@ (8016a20 <tcp_process+0x2a0>)
 8016906:	681b      	ldr	r3, [r3, #0]
 8016908:	1c5a      	adds	r2, r3, #1
 801690a:	687b      	ldr	r3, [r7, #4]
 801690c:	625a      	str	r2, [r3, #36]	@ 0x24
        pcb->rcv_ann_right_edge = pcb->rcv_nxt;
 801690e:	687b      	ldr	r3, [r7, #4]
 8016910:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8016912:	687b      	ldr	r3, [r7, #4]
 8016914:	62da      	str	r2, [r3, #44]	@ 0x2c
        pcb->lastack = ackno;
 8016916:	4b41      	ldr	r3, [pc, #260]	@ (8016a1c <tcp_process+0x29c>)
 8016918:	681a      	ldr	r2, [r3, #0]
 801691a:	687b      	ldr	r3, [r7, #4]
 801691c:	645a      	str	r2, [r3, #68]	@ 0x44
        pcb->snd_wnd = tcphdr->wnd;
 801691e:	4b44      	ldr	r3, [pc, #272]	@ (8016a30 <tcp_process+0x2b0>)
 8016920:	681b      	ldr	r3, [r3, #0]
 8016922:	89db      	ldrh	r3, [r3, #14]
 8016924:	b29a      	uxth	r2, r3
 8016926:	687b      	ldr	r3, [r7, #4]
 8016928:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
        pcb->snd_wnd_max = pcb->snd_wnd;
 801692c:	687b      	ldr	r3, [r7, #4]
 801692e:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 8016932:	687b      	ldr	r3, [r7, #4]
 8016934:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        pcb->snd_wl1 = seqno - 1; /* initialise to seqno - 1 to force window update */
 8016938:	4b39      	ldr	r3, [pc, #228]	@ (8016a20 <tcp_process+0x2a0>)
 801693a:	681b      	ldr	r3, [r3, #0]
 801693c:	1e5a      	subs	r2, r3, #1
 801693e:	687b      	ldr	r3, [r7, #4]
 8016940:	655a      	str	r2, [r3, #84]	@ 0x54
        pcb->state = ESTABLISHED;
 8016942:	687b      	ldr	r3, [r7, #4]
 8016944:	2204      	movs	r2, #4
 8016946:	751a      	strb	r2, [r3, #20]

#if TCP_CALCULATE_EFF_SEND_MSS
        pcb->mss = tcp_eff_send_mss(pcb->mss, &pcb->local_ip, &pcb->remote_ip);
 8016948:	687b      	ldr	r3, [r7, #4]
 801694a:	8e5c      	ldrh	r4, [r3, #50]	@ 0x32
 801694c:	687b      	ldr	r3, [r7, #4]
 801694e:	3304      	adds	r3, #4
 8016950:	4618      	mov	r0, r3
 8016952:	f005 f8b9 	bl	801bac8 <ip4_route>
 8016956:	4601      	mov	r1, r0
 8016958:	687b      	ldr	r3, [r7, #4]
 801695a:	3304      	adds	r3, #4
 801695c:	461a      	mov	r2, r3
 801695e:	4620      	mov	r0, r4
 8016960:	f7ff f88c 	bl	8015a7c <tcp_eff_send_mss_netif>
 8016964:	4603      	mov	r3, r0
 8016966:	461a      	mov	r2, r3
 8016968:	687b      	ldr	r3, [r7, #4]
 801696a:	865a      	strh	r2, [r3, #50]	@ 0x32
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

        pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 801696c:	687b      	ldr	r3, [r7, #4]
 801696e:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8016970:	009a      	lsls	r2, r3, #2
 8016972:	687b      	ldr	r3, [r7, #4]
 8016974:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8016976:	005b      	lsls	r3, r3, #1
 8016978:	f241 111c 	movw	r1, #4380	@ 0x111c
 801697c:	428b      	cmp	r3, r1
 801697e:	bf38      	it	cc
 8016980:	460b      	movcc	r3, r1
 8016982:	429a      	cmp	r2, r3
 8016984:	d204      	bcs.n	8016990 <tcp_process+0x210>
 8016986:	687b      	ldr	r3, [r7, #4]
 8016988:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 801698a:	009b      	lsls	r3, r3, #2
 801698c:	b29b      	uxth	r3, r3
 801698e:	e00d      	b.n	80169ac <tcp_process+0x22c>
 8016990:	687b      	ldr	r3, [r7, #4]
 8016992:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8016994:	005b      	lsls	r3, r3, #1
 8016996:	f241 121c 	movw	r2, #4380	@ 0x111c
 801699a:	4293      	cmp	r3, r2
 801699c:	d904      	bls.n	80169a8 <tcp_process+0x228>
 801699e:	687b      	ldr	r3, [r7, #4]
 80169a0:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80169a2:	005b      	lsls	r3, r3, #1
 80169a4:	b29b      	uxth	r3, r3
 80169a6:	e001      	b.n	80169ac <tcp_process+0x22c>
 80169a8:	f241 131c 	movw	r3, #4380	@ 0x111c
 80169ac:	687a      	ldr	r2, [r7, #4]
 80169ae:	f8a2 3048 	strh.w	r3, [r2, #72]	@ 0x48
        LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SENT): cwnd %"TCPWNDSIZE_F
                                     " ssthresh %"TCPWNDSIZE_F"\n",
                                     pcb->cwnd, pcb->ssthresh));
        LWIP_ASSERT("pcb->snd_queuelen > 0", (pcb->snd_queuelen > 0));
 80169b2:	687b      	ldr	r3, [r7, #4]
 80169b4:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 80169b8:	2b00      	cmp	r3, #0
 80169ba:	d106      	bne.n	80169ca <tcp_process+0x24a>
 80169bc:	4b13      	ldr	r3, [pc, #76]	@ (8016a0c <tcp_process+0x28c>)
 80169be:	f44f 725b 	mov.w	r2, #876	@ 0x36c
 80169c2:	491c      	ldr	r1, [pc, #112]	@ (8016a34 <tcp_process+0x2b4>)
 80169c4:	4813      	ldr	r0, [pc, #76]	@ (8016a14 <tcp_process+0x294>)
 80169c6:	f007 fba1 	bl	801e10c <iprintf>
        --pcb->snd_queuelen;
 80169ca:	687b      	ldr	r3, [r7, #4]
 80169cc:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 80169d0:	3b01      	subs	r3, #1
 80169d2:	b29a      	uxth	r2, r3
 80169d4:	687b      	ldr	r3, [r7, #4]
 80169d6:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
        LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_process: SYN-SENT --queuelen %"TCPWNDSIZE_F"\n", (tcpwnd_size_t)pcb->snd_queuelen));
        rseg = pcb->unacked;
 80169da:	687b      	ldr	r3, [r7, #4]
 80169dc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80169de:	61fb      	str	r3, [r7, #28]
        if (rseg == NULL) {
 80169e0:	69fb      	ldr	r3, [r7, #28]
 80169e2:	2b00      	cmp	r3, #0
 80169e4:	d12a      	bne.n	8016a3c <tcp_process+0x2bc>
          /* might happen if tcp_output fails in tcp_rexmit_rto()
             in which case the segment is on the unsent list */
          rseg = pcb->unsent;
 80169e6:	687b      	ldr	r3, [r7, #4]
 80169e8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80169ea:	61fb      	str	r3, [r7, #28]
          LWIP_ASSERT("no segment to free", rseg != NULL);
 80169ec:	69fb      	ldr	r3, [r7, #28]
 80169ee:	2b00      	cmp	r3, #0
 80169f0:	d106      	bne.n	8016a00 <tcp_process+0x280>
 80169f2:	4b06      	ldr	r3, [pc, #24]	@ (8016a0c <tcp_process+0x28c>)
 80169f4:	f44f 725d 	mov.w	r2, #884	@ 0x374
 80169f8:	490f      	ldr	r1, [pc, #60]	@ (8016a38 <tcp_process+0x2b8>)
 80169fa:	4806      	ldr	r0, [pc, #24]	@ (8016a14 <tcp_process+0x294>)
 80169fc:	f007 fb86 	bl	801e10c <iprintf>
          pcb->unsent = rseg->next;
 8016a00:	69fb      	ldr	r3, [r7, #28]
 8016a02:	681a      	ldr	r2, [r3, #0]
 8016a04:	687b      	ldr	r3, [r7, #4]
 8016a06:	66da      	str	r2, [r3, #108]	@ 0x6c
 8016a08:	e01c      	b.n	8016a44 <tcp_process+0x2c4>
 8016a0a:	bf00      	nop
 8016a0c:	080211e8 	.word	0x080211e8
 8016a10:	08021420 	.word	0x08021420
 8016a14:	08021234 	.word	0x08021234
 8016a18:	2000e534 	.word	0x2000e534
 8016a1c:	2000e52c 	.word	0x2000e52c
 8016a20:	2000e528 	.word	0x2000e528
 8016a24:	0802143c 	.word	0x0802143c
 8016a28:	2000e535 	.word	0x2000e535
 8016a2c:	2000e4f0 	.word	0x2000e4f0
 8016a30:	2000e518 	.word	0x2000e518
 8016a34:	0802145c 	.word	0x0802145c
 8016a38:	08021474 	.word	0x08021474
        } else {
          pcb->unacked = rseg->next;
 8016a3c:	69fb      	ldr	r3, [r7, #28]
 8016a3e:	681a      	ldr	r2, [r3, #0]
 8016a40:	687b      	ldr	r3, [r7, #4]
 8016a42:	671a      	str	r2, [r3, #112]	@ 0x70
        }
        tcp_seg_free(rseg);
 8016a44:	69f8      	ldr	r0, [r7, #28]
 8016a46:	f7fe fc54 	bl	80152f2 <tcp_seg_free>

        /* If there's nothing left to acknowledge, stop the retransmit
           timer, otherwise reset it to start again */
        if (pcb->unacked == NULL) {
 8016a4a:	687b      	ldr	r3, [r7, #4]
 8016a4c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8016a4e:	2b00      	cmp	r3, #0
 8016a50:	d104      	bne.n	8016a5c <tcp_process+0x2dc>
          pcb->rtime = -1;
 8016a52:	687b      	ldr	r3, [r7, #4]
 8016a54:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8016a58:	861a      	strh	r2, [r3, #48]	@ 0x30
 8016a5a:	e006      	b.n	8016a6a <tcp_process+0x2ea>
        } else {
          pcb->rtime = 0;
 8016a5c:	687b      	ldr	r3, [r7, #4]
 8016a5e:	2200      	movs	r2, #0
 8016a60:	861a      	strh	r2, [r3, #48]	@ 0x30
          pcb->nrtx = 0;
 8016a62:	687b      	ldr	r3, [r7, #4]
 8016a64:	2200      	movs	r2, #0
 8016a66:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        }

        /* Call the user specified function to call when successfully
         * connected. */
        TCP_EVENT_CONNECTED(pcb, ERR_OK, err);
 8016a6a:	687b      	ldr	r3, [r7, #4]
 8016a6c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8016a70:	2b00      	cmp	r3, #0
 8016a72:	d00a      	beq.n	8016a8a <tcp_process+0x30a>
 8016a74:	687b      	ldr	r3, [r7, #4]
 8016a76:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8016a7a:	687a      	ldr	r2, [r7, #4]
 8016a7c:	6910      	ldr	r0, [r2, #16]
 8016a7e:	2200      	movs	r2, #0
 8016a80:	6879      	ldr	r1, [r7, #4]
 8016a82:	4798      	blx	r3
 8016a84:	4603      	mov	r3, r0
 8016a86:	76bb      	strb	r3, [r7, #26]
 8016a88:	e001      	b.n	8016a8e <tcp_process+0x30e>
 8016a8a:	2300      	movs	r3, #0
 8016a8c:	76bb      	strb	r3, [r7, #26]
        if (err == ERR_ABRT) {
 8016a8e:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8016a92:	f113 0f0d 	cmn.w	r3, #13
 8016a96:	d102      	bne.n	8016a9e <tcp_process+0x31e>
          return ERR_ABRT;
 8016a98:	f06f 030c 	mvn.w	r3, #12
 8016a9c:	e250      	b.n	8016f40 <tcp_process+0x7c0>
        }
        tcp_ack_now(pcb);
 8016a9e:	687b      	ldr	r3, [r7, #4]
 8016aa0:	8b5b      	ldrh	r3, [r3, #26]
 8016aa2:	f043 0302 	orr.w	r3, r3, #2
 8016aa6:	b29a      	uxth	r2, r3
 8016aa8:	687b      	ldr	r3, [r7, #4]
 8016aaa:	835a      	strh	r2, [r3, #26]
        if (pcb->nrtx < TCP_SYNMAXRTX) {
          pcb->rtime = 0;
          tcp_rexmit_rto(pcb);
        }
      }
      break;
 8016aac:	e23a      	b.n	8016f24 <tcp_process+0x7a4>
      else if (flags & TCP_ACK) {
 8016aae:	4b98      	ldr	r3, [pc, #608]	@ (8016d10 <tcp_process+0x590>)
 8016ab0:	781b      	ldrb	r3, [r3, #0]
 8016ab2:	f003 0310 	and.w	r3, r3, #16
 8016ab6:	2b00      	cmp	r3, #0
 8016ab8:	f000 8234 	beq.w	8016f24 <tcp_process+0x7a4>
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8016abc:	4b95      	ldr	r3, [pc, #596]	@ (8016d14 <tcp_process+0x594>)
 8016abe:	6819      	ldr	r1, [r3, #0]
 8016ac0:	4b95      	ldr	r3, [pc, #596]	@ (8016d18 <tcp_process+0x598>)
 8016ac2:	881b      	ldrh	r3, [r3, #0]
 8016ac4:	461a      	mov	r2, r3
 8016ac6:	4b95      	ldr	r3, [pc, #596]	@ (8016d1c <tcp_process+0x59c>)
 8016ac8:	681b      	ldr	r3, [r3, #0]
 8016aca:	18d0      	adds	r0, r2, r3
                ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8016acc:	4b94      	ldr	r3, [pc, #592]	@ (8016d20 <tcp_process+0x5a0>)
 8016ace:	681b      	ldr	r3, [r3, #0]
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8016ad0:	885b      	ldrh	r3, [r3, #2]
 8016ad2:	b29b      	uxth	r3, r3
                ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8016ad4:	4a92      	ldr	r2, [pc, #584]	@ (8016d20 <tcp_process+0x5a0>)
 8016ad6:	6812      	ldr	r2, [r2, #0]
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8016ad8:	8812      	ldrh	r2, [r2, #0]
 8016ada:	b292      	uxth	r2, r2
 8016adc:	9202      	str	r2, [sp, #8]
 8016ade:	9301      	str	r3, [sp, #4]
 8016ae0:	4b90      	ldr	r3, [pc, #576]	@ (8016d24 <tcp_process+0x5a4>)
 8016ae2:	9300      	str	r3, [sp, #0]
 8016ae4:	4b90      	ldr	r3, [pc, #576]	@ (8016d28 <tcp_process+0x5a8>)
 8016ae6:	4602      	mov	r2, r0
 8016ae8:	6878      	ldr	r0, [r7, #4]
 8016aea:	f003 f8d7 	bl	8019c9c <tcp_rst>
        if (pcb->nrtx < TCP_SYNMAXRTX) {
 8016aee:	687b      	ldr	r3, [r7, #4]
 8016af0:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8016af4:	2b05      	cmp	r3, #5
 8016af6:	f200 8215 	bhi.w	8016f24 <tcp_process+0x7a4>
          pcb->rtime = 0;
 8016afa:	687b      	ldr	r3, [r7, #4]
 8016afc:	2200      	movs	r2, #0
 8016afe:	861a      	strh	r2, [r3, #48]	@ 0x30
          tcp_rexmit_rto(pcb);
 8016b00:	6878      	ldr	r0, [r7, #4]
 8016b02:	f002 fea3 	bl	801984c <tcp_rexmit_rto>
      break;
 8016b06:	e20d      	b.n	8016f24 <tcp_process+0x7a4>
    case SYN_RCVD:
      if (flags & TCP_ACK) {
 8016b08:	4b81      	ldr	r3, [pc, #516]	@ (8016d10 <tcp_process+0x590>)
 8016b0a:	781b      	ldrb	r3, [r3, #0]
 8016b0c:	f003 0310 	and.w	r3, r3, #16
 8016b10:	2b00      	cmp	r3, #0
 8016b12:	f000 80a1 	beq.w	8016c58 <tcp_process+0x4d8>
        /* expected ACK number? */
        if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8016b16:	4b7f      	ldr	r3, [pc, #508]	@ (8016d14 <tcp_process+0x594>)
 8016b18:	681a      	ldr	r2, [r3, #0]
 8016b1a:	687b      	ldr	r3, [r7, #4]
 8016b1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8016b1e:	1ad3      	subs	r3, r2, r3
 8016b20:	3b01      	subs	r3, #1
 8016b22:	2b00      	cmp	r3, #0
 8016b24:	db7e      	blt.n	8016c24 <tcp_process+0x4a4>
 8016b26:	4b7b      	ldr	r3, [pc, #492]	@ (8016d14 <tcp_process+0x594>)
 8016b28:	681a      	ldr	r2, [r3, #0]
 8016b2a:	687b      	ldr	r3, [r7, #4]
 8016b2c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8016b2e:	1ad3      	subs	r3, r2, r3
 8016b30:	2b00      	cmp	r3, #0
 8016b32:	dc77      	bgt.n	8016c24 <tcp_process+0x4a4>
          pcb->state = ESTABLISHED;
 8016b34:	687b      	ldr	r3, [r7, #4]
 8016b36:	2204      	movs	r2, #4
 8016b38:	751a      	strb	r2, [r3, #20]
          LWIP_DEBUGF(TCP_DEBUG, ("TCP connection established %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
          if (pcb->listener == NULL) {
 8016b3a:	687b      	ldr	r3, [r7, #4]
 8016b3c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8016b3e:	2b00      	cmp	r3, #0
 8016b40:	d102      	bne.n	8016b48 <tcp_process+0x3c8>
            /* listen pcb might be closed by now */
            err = ERR_VAL;
 8016b42:	23fa      	movs	r3, #250	@ 0xfa
 8016b44:	76bb      	strb	r3, [r7, #26]
 8016b46:	e01d      	b.n	8016b84 <tcp_process+0x404>
          } else
#endif /* LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG */
          {
#if LWIP_CALLBACK_API
            LWIP_ASSERT("pcb->listener->accept != NULL", pcb->listener->accept != NULL);
 8016b48:	687b      	ldr	r3, [r7, #4]
 8016b4a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8016b4c:	699b      	ldr	r3, [r3, #24]
 8016b4e:	2b00      	cmp	r3, #0
 8016b50:	d106      	bne.n	8016b60 <tcp_process+0x3e0>
 8016b52:	4b76      	ldr	r3, [pc, #472]	@ (8016d2c <tcp_process+0x5ac>)
 8016b54:	f44f 726a 	mov.w	r2, #936	@ 0x3a8
 8016b58:	4975      	ldr	r1, [pc, #468]	@ (8016d30 <tcp_process+0x5b0>)
 8016b5a:	4876      	ldr	r0, [pc, #472]	@ (8016d34 <tcp_process+0x5b4>)
 8016b5c:	f007 fad6 	bl	801e10c <iprintf>
#endif
            tcp_backlog_accepted(pcb);
            /* Call the accept function. */
            TCP_EVENT_ACCEPT(pcb->listener, pcb, pcb->callback_arg, ERR_OK, err);
 8016b60:	687b      	ldr	r3, [r7, #4]
 8016b62:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8016b64:	699b      	ldr	r3, [r3, #24]
 8016b66:	2b00      	cmp	r3, #0
 8016b68:	d00a      	beq.n	8016b80 <tcp_process+0x400>
 8016b6a:	687b      	ldr	r3, [r7, #4]
 8016b6c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8016b6e:	699b      	ldr	r3, [r3, #24]
 8016b70:	687a      	ldr	r2, [r7, #4]
 8016b72:	6910      	ldr	r0, [r2, #16]
 8016b74:	2200      	movs	r2, #0
 8016b76:	6879      	ldr	r1, [r7, #4]
 8016b78:	4798      	blx	r3
 8016b7a:	4603      	mov	r3, r0
 8016b7c:	76bb      	strb	r3, [r7, #26]
 8016b7e:	e001      	b.n	8016b84 <tcp_process+0x404>
 8016b80:	23f0      	movs	r3, #240	@ 0xf0
 8016b82:	76bb      	strb	r3, [r7, #26]
          }
          if (err != ERR_OK) {
 8016b84:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8016b88:	2b00      	cmp	r3, #0
 8016b8a:	d00a      	beq.n	8016ba2 <tcp_process+0x422>
            /* If the accept function returns with an error, we abort
             * the connection. */
            /* Already aborted? */
            if (err != ERR_ABRT) {
 8016b8c:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8016b90:	f113 0f0d 	cmn.w	r3, #13
 8016b94:	d002      	beq.n	8016b9c <tcp_process+0x41c>
              tcp_abort(pcb);
 8016b96:	6878      	ldr	r0, [r7, #4]
 8016b98:	f7fd fd16 	bl	80145c8 <tcp_abort>
            }
            return ERR_ABRT;
 8016b9c:	f06f 030c 	mvn.w	r3, #12
 8016ba0:	e1ce      	b.n	8016f40 <tcp_process+0x7c0>
          }
          /* If there was any data contained within this ACK,
           * we'd better pass it on to the application as well. */
          tcp_receive(pcb);
 8016ba2:	6878      	ldr	r0, [r7, #4]
 8016ba4:	f000 fae0 	bl	8017168 <tcp_receive>

          /* Prevent ACK for SYN to generate a sent event */
          if (recv_acked != 0) {
 8016ba8:	4b63      	ldr	r3, [pc, #396]	@ (8016d38 <tcp_process+0x5b8>)
 8016baa:	881b      	ldrh	r3, [r3, #0]
 8016bac:	2b00      	cmp	r3, #0
 8016bae:	d005      	beq.n	8016bbc <tcp_process+0x43c>
            recv_acked--;
 8016bb0:	4b61      	ldr	r3, [pc, #388]	@ (8016d38 <tcp_process+0x5b8>)
 8016bb2:	881b      	ldrh	r3, [r3, #0]
 8016bb4:	3b01      	subs	r3, #1
 8016bb6:	b29a      	uxth	r2, r3
 8016bb8:	4b5f      	ldr	r3, [pc, #380]	@ (8016d38 <tcp_process+0x5b8>)
 8016bba:	801a      	strh	r2, [r3, #0]
          }

          pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 8016bbc:	687b      	ldr	r3, [r7, #4]
 8016bbe:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8016bc0:	009a      	lsls	r2, r3, #2
 8016bc2:	687b      	ldr	r3, [r7, #4]
 8016bc4:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8016bc6:	005b      	lsls	r3, r3, #1
 8016bc8:	f241 111c 	movw	r1, #4380	@ 0x111c
 8016bcc:	428b      	cmp	r3, r1
 8016bce:	bf38      	it	cc
 8016bd0:	460b      	movcc	r3, r1
 8016bd2:	429a      	cmp	r2, r3
 8016bd4:	d204      	bcs.n	8016be0 <tcp_process+0x460>
 8016bd6:	687b      	ldr	r3, [r7, #4]
 8016bd8:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8016bda:	009b      	lsls	r3, r3, #2
 8016bdc:	b29b      	uxth	r3, r3
 8016bde:	e00d      	b.n	8016bfc <tcp_process+0x47c>
 8016be0:	687b      	ldr	r3, [r7, #4]
 8016be2:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8016be4:	005b      	lsls	r3, r3, #1
 8016be6:	f241 121c 	movw	r2, #4380	@ 0x111c
 8016bea:	4293      	cmp	r3, r2
 8016bec:	d904      	bls.n	8016bf8 <tcp_process+0x478>
 8016bee:	687b      	ldr	r3, [r7, #4]
 8016bf0:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8016bf2:	005b      	lsls	r3, r3, #1
 8016bf4:	b29b      	uxth	r3, r3
 8016bf6:	e001      	b.n	8016bfc <tcp_process+0x47c>
 8016bf8:	f241 131c 	movw	r3, #4380	@ 0x111c
 8016bfc:	687a      	ldr	r2, [r7, #4]
 8016bfe:	f8a2 3048 	strh.w	r3, [r2, #72]	@ 0x48
          LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SYN_RCVD): cwnd %"TCPWNDSIZE_F
                                       " ssthresh %"TCPWNDSIZE_F"\n",
                                       pcb->cwnd, pcb->ssthresh));

          if (recv_flags & TF_GOT_FIN) {
 8016c02:	4b4e      	ldr	r3, [pc, #312]	@ (8016d3c <tcp_process+0x5bc>)
 8016c04:	781b      	ldrb	r3, [r3, #0]
 8016c06:	f003 0320 	and.w	r3, r3, #32
 8016c0a:	2b00      	cmp	r3, #0
 8016c0c:	d037      	beq.n	8016c7e <tcp_process+0x4fe>
            tcp_ack_now(pcb);
 8016c0e:	687b      	ldr	r3, [r7, #4]
 8016c10:	8b5b      	ldrh	r3, [r3, #26]
 8016c12:	f043 0302 	orr.w	r3, r3, #2
 8016c16:	b29a      	uxth	r2, r3
 8016c18:	687b      	ldr	r3, [r7, #4]
 8016c1a:	835a      	strh	r2, [r3, #26]
            pcb->state = CLOSE_WAIT;
 8016c1c:	687b      	ldr	r3, [r7, #4]
 8016c1e:	2207      	movs	r2, #7
 8016c20:	751a      	strb	r2, [r3, #20]
          if (recv_flags & TF_GOT_FIN) {
 8016c22:	e02c      	b.n	8016c7e <tcp_process+0x4fe>
          }
        } else {
          /* incorrect ACK number, send RST */
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8016c24:	4b3b      	ldr	r3, [pc, #236]	@ (8016d14 <tcp_process+0x594>)
 8016c26:	6819      	ldr	r1, [r3, #0]
 8016c28:	4b3b      	ldr	r3, [pc, #236]	@ (8016d18 <tcp_process+0x598>)
 8016c2a:	881b      	ldrh	r3, [r3, #0]
 8016c2c:	461a      	mov	r2, r3
 8016c2e:	4b3b      	ldr	r3, [pc, #236]	@ (8016d1c <tcp_process+0x59c>)
 8016c30:	681b      	ldr	r3, [r3, #0]
 8016c32:	18d0      	adds	r0, r2, r3
                  ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8016c34:	4b3a      	ldr	r3, [pc, #232]	@ (8016d20 <tcp_process+0x5a0>)
 8016c36:	681b      	ldr	r3, [r3, #0]
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8016c38:	885b      	ldrh	r3, [r3, #2]
 8016c3a:	b29b      	uxth	r3, r3
                  ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8016c3c:	4a38      	ldr	r2, [pc, #224]	@ (8016d20 <tcp_process+0x5a0>)
 8016c3e:	6812      	ldr	r2, [r2, #0]
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8016c40:	8812      	ldrh	r2, [r2, #0]
 8016c42:	b292      	uxth	r2, r2
 8016c44:	9202      	str	r2, [sp, #8]
 8016c46:	9301      	str	r3, [sp, #4]
 8016c48:	4b36      	ldr	r3, [pc, #216]	@ (8016d24 <tcp_process+0x5a4>)
 8016c4a:	9300      	str	r3, [sp, #0]
 8016c4c:	4b36      	ldr	r3, [pc, #216]	@ (8016d28 <tcp_process+0x5a8>)
 8016c4e:	4602      	mov	r2, r0
 8016c50:	6878      	ldr	r0, [r7, #4]
 8016c52:	f003 f823 	bl	8019c9c <tcp_rst>
        }
      } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
        /* Looks like another copy of the SYN - retransmit our SYN-ACK */
        tcp_rexmit(pcb);
      }
      break;
 8016c56:	e167      	b.n	8016f28 <tcp_process+0x7a8>
      } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
 8016c58:	4b2d      	ldr	r3, [pc, #180]	@ (8016d10 <tcp_process+0x590>)
 8016c5a:	781b      	ldrb	r3, [r3, #0]
 8016c5c:	f003 0302 	and.w	r3, r3, #2
 8016c60:	2b00      	cmp	r3, #0
 8016c62:	f000 8161 	beq.w	8016f28 <tcp_process+0x7a8>
 8016c66:	687b      	ldr	r3, [r7, #4]
 8016c68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8016c6a:	1e5a      	subs	r2, r3, #1
 8016c6c:	4b2b      	ldr	r3, [pc, #172]	@ (8016d1c <tcp_process+0x59c>)
 8016c6e:	681b      	ldr	r3, [r3, #0]
 8016c70:	429a      	cmp	r2, r3
 8016c72:	f040 8159 	bne.w	8016f28 <tcp_process+0x7a8>
        tcp_rexmit(pcb);
 8016c76:	6878      	ldr	r0, [r7, #4]
 8016c78:	f002 fe0a 	bl	8019890 <tcp_rexmit>
      break;
 8016c7c:	e154      	b.n	8016f28 <tcp_process+0x7a8>
 8016c7e:	e153      	b.n	8016f28 <tcp_process+0x7a8>
    case CLOSE_WAIT:
    /* FALLTHROUGH */
    case ESTABLISHED:
      tcp_receive(pcb);
 8016c80:	6878      	ldr	r0, [r7, #4]
 8016c82:	f000 fa71 	bl	8017168 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) { /* passive close */
 8016c86:	4b2d      	ldr	r3, [pc, #180]	@ (8016d3c <tcp_process+0x5bc>)
 8016c88:	781b      	ldrb	r3, [r3, #0]
 8016c8a:	f003 0320 	and.w	r3, r3, #32
 8016c8e:	2b00      	cmp	r3, #0
 8016c90:	f000 814c 	beq.w	8016f2c <tcp_process+0x7ac>
        tcp_ack_now(pcb);
 8016c94:	687b      	ldr	r3, [r7, #4]
 8016c96:	8b5b      	ldrh	r3, [r3, #26]
 8016c98:	f043 0302 	orr.w	r3, r3, #2
 8016c9c:	b29a      	uxth	r2, r3
 8016c9e:	687b      	ldr	r3, [r7, #4]
 8016ca0:	835a      	strh	r2, [r3, #26]
        pcb->state = CLOSE_WAIT;
 8016ca2:	687b      	ldr	r3, [r7, #4]
 8016ca4:	2207      	movs	r2, #7
 8016ca6:	751a      	strb	r2, [r3, #20]
      }
      break;
 8016ca8:	e140      	b.n	8016f2c <tcp_process+0x7ac>
    case FIN_WAIT_1:
      tcp_receive(pcb);
 8016caa:	6878      	ldr	r0, [r7, #4]
 8016cac:	f000 fa5c 	bl	8017168 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 8016cb0:	4b22      	ldr	r3, [pc, #136]	@ (8016d3c <tcp_process+0x5bc>)
 8016cb2:	781b      	ldrb	r3, [r3, #0]
 8016cb4:	f003 0320 	and.w	r3, r3, #32
 8016cb8:	2b00      	cmp	r3, #0
 8016cba:	d071      	beq.n	8016da0 <tcp_process+0x620>
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8016cbc:	4b14      	ldr	r3, [pc, #80]	@ (8016d10 <tcp_process+0x590>)
 8016cbe:	781b      	ldrb	r3, [r3, #0]
 8016cc0:	f003 0310 	and.w	r3, r3, #16
 8016cc4:	2b00      	cmp	r3, #0
 8016cc6:	d060      	beq.n	8016d8a <tcp_process+0x60a>
 8016cc8:	687b      	ldr	r3, [r7, #4]
 8016cca:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8016ccc:	4b11      	ldr	r3, [pc, #68]	@ (8016d14 <tcp_process+0x594>)
 8016cce:	681b      	ldr	r3, [r3, #0]
 8016cd0:	429a      	cmp	r2, r3
 8016cd2:	d15a      	bne.n	8016d8a <tcp_process+0x60a>
            pcb->unsent == NULL) {
 8016cd4:	687b      	ldr	r3, [r7, #4]
 8016cd6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8016cd8:	2b00      	cmp	r3, #0
 8016cda:	d156      	bne.n	8016d8a <tcp_process+0x60a>
          LWIP_DEBUGF(TCP_DEBUG,
                      ("TCP connection closed: FIN_WAIT_1 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
          tcp_ack_now(pcb);
 8016cdc:	687b      	ldr	r3, [r7, #4]
 8016cde:	8b5b      	ldrh	r3, [r3, #26]
 8016ce0:	f043 0302 	orr.w	r3, r3, #2
 8016ce4:	b29a      	uxth	r2, r3
 8016ce6:	687b      	ldr	r3, [r7, #4]
 8016ce8:	835a      	strh	r2, [r3, #26]
          tcp_pcb_purge(pcb);
 8016cea:	6878      	ldr	r0, [r7, #4]
 8016cec:	f7fe fdbc 	bl	8015868 <tcp_pcb_purge>
          TCP_RMV_ACTIVE(pcb);
 8016cf0:	4b13      	ldr	r3, [pc, #76]	@ (8016d40 <tcp_process+0x5c0>)
 8016cf2:	681b      	ldr	r3, [r3, #0]
 8016cf4:	687a      	ldr	r2, [r7, #4]
 8016cf6:	429a      	cmp	r2, r3
 8016cf8:	d105      	bne.n	8016d06 <tcp_process+0x586>
 8016cfa:	4b11      	ldr	r3, [pc, #68]	@ (8016d40 <tcp_process+0x5c0>)
 8016cfc:	681b      	ldr	r3, [r3, #0]
 8016cfe:	68db      	ldr	r3, [r3, #12]
 8016d00:	4a0f      	ldr	r2, [pc, #60]	@ (8016d40 <tcp_process+0x5c0>)
 8016d02:	6013      	str	r3, [r2, #0]
 8016d04:	e02e      	b.n	8016d64 <tcp_process+0x5e4>
 8016d06:	4b0e      	ldr	r3, [pc, #56]	@ (8016d40 <tcp_process+0x5c0>)
 8016d08:	681b      	ldr	r3, [r3, #0]
 8016d0a:	617b      	str	r3, [r7, #20]
 8016d0c:	e027      	b.n	8016d5e <tcp_process+0x5de>
 8016d0e:	bf00      	nop
 8016d10:	2000e534 	.word	0x2000e534
 8016d14:	2000e52c 	.word	0x2000e52c
 8016d18:	2000e532 	.word	0x2000e532
 8016d1c:	2000e528 	.word	0x2000e528
 8016d20:	2000e518 	.word	0x2000e518
 8016d24:	2000b400 	.word	0x2000b400
 8016d28:	2000b404 	.word	0x2000b404
 8016d2c:	080211e8 	.word	0x080211e8
 8016d30:	08021488 	.word	0x08021488
 8016d34:	08021234 	.word	0x08021234
 8016d38:	2000e530 	.word	0x2000e530
 8016d3c:	2000e535 	.word	0x2000e535
 8016d40:	2000e4fc 	.word	0x2000e4fc
 8016d44:	697b      	ldr	r3, [r7, #20]
 8016d46:	68db      	ldr	r3, [r3, #12]
 8016d48:	687a      	ldr	r2, [r7, #4]
 8016d4a:	429a      	cmp	r2, r3
 8016d4c:	d104      	bne.n	8016d58 <tcp_process+0x5d8>
 8016d4e:	687b      	ldr	r3, [r7, #4]
 8016d50:	68da      	ldr	r2, [r3, #12]
 8016d52:	697b      	ldr	r3, [r7, #20]
 8016d54:	60da      	str	r2, [r3, #12]
 8016d56:	e005      	b.n	8016d64 <tcp_process+0x5e4>
 8016d58:	697b      	ldr	r3, [r7, #20]
 8016d5a:	68db      	ldr	r3, [r3, #12]
 8016d5c:	617b      	str	r3, [r7, #20]
 8016d5e:	697b      	ldr	r3, [r7, #20]
 8016d60:	2b00      	cmp	r3, #0
 8016d62:	d1ef      	bne.n	8016d44 <tcp_process+0x5c4>
 8016d64:	687b      	ldr	r3, [r7, #4]
 8016d66:	2200      	movs	r2, #0
 8016d68:	60da      	str	r2, [r3, #12]
 8016d6a:	4b77      	ldr	r3, [pc, #476]	@ (8016f48 <tcp_process+0x7c8>)
 8016d6c:	2201      	movs	r2, #1
 8016d6e:	701a      	strb	r2, [r3, #0]
          pcb->state = TIME_WAIT;
 8016d70:	687b      	ldr	r3, [r7, #4]
 8016d72:	220a      	movs	r2, #10
 8016d74:	751a      	strb	r2, [r3, #20]
          TCP_REG(&tcp_tw_pcbs, pcb);
 8016d76:	4b75      	ldr	r3, [pc, #468]	@ (8016f4c <tcp_process+0x7cc>)
 8016d78:	681a      	ldr	r2, [r3, #0]
 8016d7a:	687b      	ldr	r3, [r7, #4]
 8016d7c:	60da      	str	r2, [r3, #12]
 8016d7e:	4a73      	ldr	r2, [pc, #460]	@ (8016f4c <tcp_process+0x7cc>)
 8016d80:	687b      	ldr	r3, [r7, #4]
 8016d82:	6013      	str	r3, [r2, #0]
 8016d84:	f003 f94c 	bl	801a020 <tcp_timer_needed>
        }
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
                 pcb->unsent == NULL) {
        pcb->state = FIN_WAIT_2;
      }
      break;
 8016d88:	e0d2      	b.n	8016f30 <tcp_process+0x7b0>
          tcp_ack_now(pcb);
 8016d8a:	687b      	ldr	r3, [r7, #4]
 8016d8c:	8b5b      	ldrh	r3, [r3, #26]
 8016d8e:	f043 0302 	orr.w	r3, r3, #2
 8016d92:	b29a      	uxth	r2, r3
 8016d94:	687b      	ldr	r3, [r7, #4]
 8016d96:	835a      	strh	r2, [r3, #26]
          pcb->state = CLOSING;
 8016d98:	687b      	ldr	r3, [r7, #4]
 8016d9a:	2208      	movs	r2, #8
 8016d9c:	751a      	strb	r2, [r3, #20]
      break;
 8016d9e:	e0c7      	b.n	8016f30 <tcp_process+0x7b0>
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8016da0:	4b6b      	ldr	r3, [pc, #428]	@ (8016f50 <tcp_process+0x7d0>)
 8016da2:	781b      	ldrb	r3, [r3, #0]
 8016da4:	f003 0310 	and.w	r3, r3, #16
 8016da8:	2b00      	cmp	r3, #0
 8016daa:	f000 80c1 	beq.w	8016f30 <tcp_process+0x7b0>
 8016dae:	687b      	ldr	r3, [r7, #4]
 8016db0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8016db2:	4b68      	ldr	r3, [pc, #416]	@ (8016f54 <tcp_process+0x7d4>)
 8016db4:	681b      	ldr	r3, [r3, #0]
 8016db6:	429a      	cmp	r2, r3
 8016db8:	f040 80ba 	bne.w	8016f30 <tcp_process+0x7b0>
                 pcb->unsent == NULL) {
 8016dbc:	687b      	ldr	r3, [r7, #4]
 8016dbe:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8016dc0:	2b00      	cmp	r3, #0
 8016dc2:	f040 80b5 	bne.w	8016f30 <tcp_process+0x7b0>
        pcb->state = FIN_WAIT_2;
 8016dc6:	687b      	ldr	r3, [r7, #4]
 8016dc8:	2206      	movs	r2, #6
 8016dca:	751a      	strb	r2, [r3, #20]
      break;
 8016dcc:	e0b0      	b.n	8016f30 <tcp_process+0x7b0>
    case FIN_WAIT_2:
      tcp_receive(pcb);
 8016dce:	6878      	ldr	r0, [r7, #4]
 8016dd0:	f000 f9ca 	bl	8017168 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 8016dd4:	4b60      	ldr	r3, [pc, #384]	@ (8016f58 <tcp_process+0x7d8>)
 8016dd6:	781b      	ldrb	r3, [r3, #0]
 8016dd8:	f003 0320 	and.w	r3, r3, #32
 8016ddc:	2b00      	cmp	r3, #0
 8016dde:	f000 80a9 	beq.w	8016f34 <tcp_process+0x7b4>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: FIN_WAIT_2 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        tcp_ack_now(pcb);
 8016de2:	687b      	ldr	r3, [r7, #4]
 8016de4:	8b5b      	ldrh	r3, [r3, #26]
 8016de6:	f043 0302 	orr.w	r3, r3, #2
 8016dea:	b29a      	uxth	r2, r3
 8016dec:	687b      	ldr	r3, [r7, #4]
 8016dee:	835a      	strh	r2, [r3, #26]
        tcp_pcb_purge(pcb);
 8016df0:	6878      	ldr	r0, [r7, #4]
 8016df2:	f7fe fd39 	bl	8015868 <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 8016df6:	4b59      	ldr	r3, [pc, #356]	@ (8016f5c <tcp_process+0x7dc>)
 8016df8:	681b      	ldr	r3, [r3, #0]
 8016dfa:	687a      	ldr	r2, [r7, #4]
 8016dfc:	429a      	cmp	r2, r3
 8016dfe:	d105      	bne.n	8016e0c <tcp_process+0x68c>
 8016e00:	4b56      	ldr	r3, [pc, #344]	@ (8016f5c <tcp_process+0x7dc>)
 8016e02:	681b      	ldr	r3, [r3, #0]
 8016e04:	68db      	ldr	r3, [r3, #12]
 8016e06:	4a55      	ldr	r2, [pc, #340]	@ (8016f5c <tcp_process+0x7dc>)
 8016e08:	6013      	str	r3, [r2, #0]
 8016e0a:	e013      	b.n	8016e34 <tcp_process+0x6b4>
 8016e0c:	4b53      	ldr	r3, [pc, #332]	@ (8016f5c <tcp_process+0x7dc>)
 8016e0e:	681b      	ldr	r3, [r3, #0]
 8016e10:	613b      	str	r3, [r7, #16]
 8016e12:	e00c      	b.n	8016e2e <tcp_process+0x6ae>
 8016e14:	693b      	ldr	r3, [r7, #16]
 8016e16:	68db      	ldr	r3, [r3, #12]
 8016e18:	687a      	ldr	r2, [r7, #4]
 8016e1a:	429a      	cmp	r2, r3
 8016e1c:	d104      	bne.n	8016e28 <tcp_process+0x6a8>
 8016e1e:	687b      	ldr	r3, [r7, #4]
 8016e20:	68da      	ldr	r2, [r3, #12]
 8016e22:	693b      	ldr	r3, [r7, #16]
 8016e24:	60da      	str	r2, [r3, #12]
 8016e26:	e005      	b.n	8016e34 <tcp_process+0x6b4>
 8016e28:	693b      	ldr	r3, [r7, #16]
 8016e2a:	68db      	ldr	r3, [r3, #12]
 8016e2c:	613b      	str	r3, [r7, #16]
 8016e2e:	693b      	ldr	r3, [r7, #16]
 8016e30:	2b00      	cmp	r3, #0
 8016e32:	d1ef      	bne.n	8016e14 <tcp_process+0x694>
 8016e34:	687b      	ldr	r3, [r7, #4]
 8016e36:	2200      	movs	r2, #0
 8016e38:	60da      	str	r2, [r3, #12]
 8016e3a:	4b43      	ldr	r3, [pc, #268]	@ (8016f48 <tcp_process+0x7c8>)
 8016e3c:	2201      	movs	r2, #1
 8016e3e:	701a      	strb	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 8016e40:	687b      	ldr	r3, [r7, #4]
 8016e42:	220a      	movs	r2, #10
 8016e44:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 8016e46:	4b41      	ldr	r3, [pc, #260]	@ (8016f4c <tcp_process+0x7cc>)
 8016e48:	681a      	ldr	r2, [r3, #0]
 8016e4a:	687b      	ldr	r3, [r7, #4]
 8016e4c:	60da      	str	r2, [r3, #12]
 8016e4e:	4a3f      	ldr	r2, [pc, #252]	@ (8016f4c <tcp_process+0x7cc>)
 8016e50:	687b      	ldr	r3, [r7, #4]
 8016e52:	6013      	str	r3, [r2, #0]
 8016e54:	f003 f8e4 	bl	801a020 <tcp_timer_needed>
      }
      break;
 8016e58:	e06c      	b.n	8016f34 <tcp_process+0x7b4>
    case CLOSING:
      tcp_receive(pcb);
 8016e5a:	6878      	ldr	r0, [r7, #4]
 8016e5c:	f000 f984 	bl	8017168 <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 8016e60:	4b3b      	ldr	r3, [pc, #236]	@ (8016f50 <tcp_process+0x7d0>)
 8016e62:	781b      	ldrb	r3, [r3, #0]
 8016e64:	f003 0310 	and.w	r3, r3, #16
 8016e68:	2b00      	cmp	r3, #0
 8016e6a:	d065      	beq.n	8016f38 <tcp_process+0x7b8>
 8016e6c:	687b      	ldr	r3, [r7, #4]
 8016e6e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8016e70:	4b38      	ldr	r3, [pc, #224]	@ (8016f54 <tcp_process+0x7d4>)
 8016e72:	681b      	ldr	r3, [r3, #0]
 8016e74:	429a      	cmp	r2, r3
 8016e76:	d15f      	bne.n	8016f38 <tcp_process+0x7b8>
 8016e78:	687b      	ldr	r3, [r7, #4]
 8016e7a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8016e7c:	2b00      	cmp	r3, #0
 8016e7e:	d15b      	bne.n	8016f38 <tcp_process+0x7b8>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: CLOSING %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        tcp_pcb_purge(pcb);
 8016e80:	6878      	ldr	r0, [r7, #4]
 8016e82:	f7fe fcf1 	bl	8015868 <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 8016e86:	4b35      	ldr	r3, [pc, #212]	@ (8016f5c <tcp_process+0x7dc>)
 8016e88:	681b      	ldr	r3, [r3, #0]
 8016e8a:	687a      	ldr	r2, [r7, #4]
 8016e8c:	429a      	cmp	r2, r3
 8016e8e:	d105      	bne.n	8016e9c <tcp_process+0x71c>
 8016e90:	4b32      	ldr	r3, [pc, #200]	@ (8016f5c <tcp_process+0x7dc>)
 8016e92:	681b      	ldr	r3, [r3, #0]
 8016e94:	68db      	ldr	r3, [r3, #12]
 8016e96:	4a31      	ldr	r2, [pc, #196]	@ (8016f5c <tcp_process+0x7dc>)
 8016e98:	6013      	str	r3, [r2, #0]
 8016e9a:	e013      	b.n	8016ec4 <tcp_process+0x744>
 8016e9c:	4b2f      	ldr	r3, [pc, #188]	@ (8016f5c <tcp_process+0x7dc>)
 8016e9e:	681b      	ldr	r3, [r3, #0]
 8016ea0:	60fb      	str	r3, [r7, #12]
 8016ea2:	e00c      	b.n	8016ebe <tcp_process+0x73e>
 8016ea4:	68fb      	ldr	r3, [r7, #12]
 8016ea6:	68db      	ldr	r3, [r3, #12]
 8016ea8:	687a      	ldr	r2, [r7, #4]
 8016eaa:	429a      	cmp	r2, r3
 8016eac:	d104      	bne.n	8016eb8 <tcp_process+0x738>
 8016eae:	687b      	ldr	r3, [r7, #4]
 8016eb0:	68da      	ldr	r2, [r3, #12]
 8016eb2:	68fb      	ldr	r3, [r7, #12]
 8016eb4:	60da      	str	r2, [r3, #12]
 8016eb6:	e005      	b.n	8016ec4 <tcp_process+0x744>
 8016eb8:	68fb      	ldr	r3, [r7, #12]
 8016eba:	68db      	ldr	r3, [r3, #12]
 8016ebc:	60fb      	str	r3, [r7, #12]
 8016ebe:	68fb      	ldr	r3, [r7, #12]
 8016ec0:	2b00      	cmp	r3, #0
 8016ec2:	d1ef      	bne.n	8016ea4 <tcp_process+0x724>
 8016ec4:	687b      	ldr	r3, [r7, #4]
 8016ec6:	2200      	movs	r2, #0
 8016ec8:	60da      	str	r2, [r3, #12]
 8016eca:	4b1f      	ldr	r3, [pc, #124]	@ (8016f48 <tcp_process+0x7c8>)
 8016ecc:	2201      	movs	r2, #1
 8016ece:	701a      	strb	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 8016ed0:	687b      	ldr	r3, [r7, #4]
 8016ed2:	220a      	movs	r2, #10
 8016ed4:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 8016ed6:	4b1d      	ldr	r3, [pc, #116]	@ (8016f4c <tcp_process+0x7cc>)
 8016ed8:	681a      	ldr	r2, [r3, #0]
 8016eda:	687b      	ldr	r3, [r7, #4]
 8016edc:	60da      	str	r2, [r3, #12]
 8016ede:	4a1b      	ldr	r2, [pc, #108]	@ (8016f4c <tcp_process+0x7cc>)
 8016ee0:	687b      	ldr	r3, [r7, #4]
 8016ee2:	6013      	str	r3, [r2, #0]
 8016ee4:	f003 f89c 	bl	801a020 <tcp_timer_needed>
      }
      break;
 8016ee8:	e026      	b.n	8016f38 <tcp_process+0x7b8>
    case LAST_ACK:
      tcp_receive(pcb);
 8016eea:	6878      	ldr	r0, [r7, #4]
 8016eec:	f000 f93c 	bl	8017168 <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 8016ef0:	4b17      	ldr	r3, [pc, #92]	@ (8016f50 <tcp_process+0x7d0>)
 8016ef2:	781b      	ldrb	r3, [r3, #0]
 8016ef4:	f003 0310 	and.w	r3, r3, #16
 8016ef8:	2b00      	cmp	r3, #0
 8016efa:	d01f      	beq.n	8016f3c <tcp_process+0x7bc>
 8016efc:	687b      	ldr	r3, [r7, #4]
 8016efe:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8016f00:	4b14      	ldr	r3, [pc, #80]	@ (8016f54 <tcp_process+0x7d4>)
 8016f02:	681b      	ldr	r3, [r3, #0]
 8016f04:	429a      	cmp	r2, r3
 8016f06:	d119      	bne.n	8016f3c <tcp_process+0x7bc>
 8016f08:	687b      	ldr	r3, [r7, #4]
 8016f0a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8016f0c:	2b00      	cmp	r3, #0
 8016f0e:	d115      	bne.n	8016f3c <tcp_process+0x7bc>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: LAST_ACK %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        /* bugfix #21699: don't set pcb->state to CLOSED here or we risk leaking segments */
        recv_flags |= TF_CLOSED;
 8016f10:	4b11      	ldr	r3, [pc, #68]	@ (8016f58 <tcp_process+0x7d8>)
 8016f12:	781b      	ldrb	r3, [r3, #0]
 8016f14:	f043 0310 	orr.w	r3, r3, #16
 8016f18:	b2da      	uxtb	r2, r3
 8016f1a:	4b0f      	ldr	r3, [pc, #60]	@ (8016f58 <tcp_process+0x7d8>)
 8016f1c:	701a      	strb	r2, [r3, #0]
      }
      break;
 8016f1e:	e00d      	b.n	8016f3c <tcp_process+0x7bc>
    default:
      break;
 8016f20:	bf00      	nop
 8016f22:	e00c      	b.n	8016f3e <tcp_process+0x7be>
      break;
 8016f24:	bf00      	nop
 8016f26:	e00a      	b.n	8016f3e <tcp_process+0x7be>
      break;
 8016f28:	bf00      	nop
 8016f2a:	e008      	b.n	8016f3e <tcp_process+0x7be>
      break;
 8016f2c:	bf00      	nop
 8016f2e:	e006      	b.n	8016f3e <tcp_process+0x7be>
      break;
 8016f30:	bf00      	nop
 8016f32:	e004      	b.n	8016f3e <tcp_process+0x7be>
      break;
 8016f34:	bf00      	nop
 8016f36:	e002      	b.n	8016f3e <tcp_process+0x7be>
      break;
 8016f38:	bf00      	nop
 8016f3a:	e000      	b.n	8016f3e <tcp_process+0x7be>
      break;
 8016f3c:	bf00      	nop
  }
  return ERR_OK;
 8016f3e:	2300      	movs	r3, #0
}
 8016f40:	4618      	mov	r0, r3
 8016f42:	3724      	adds	r7, #36	@ 0x24
 8016f44:	46bd      	mov	sp, r7
 8016f46:	bd90      	pop	{r4, r7, pc}
 8016f48:	2000e504 	.word	0x2000e504
 8016f4c:	2000e500 	.word	0x2000e500
 8016f50:	2000e534 	.word	0x2000e534
 8016f54:	2000e52c 	.word	0x2000e52c
 8016f58:	2000e535 	.word	0x2000e535
 8016f5c:	2000e4fc 	.word	0x2000e4fc

08016f60 <tcp_oos_insert_segment>:
 *
 * Called from tcp_receive()
 */
static void
tcp_oos_insert_segment(struct tcp_seg *cseg, struct tcp_seg *next)
{
 8016f60:	b590      	push	{r4, r7, lr}
 8016f62:	b085      	sub	sp, #20
 8016f64:	af00      	add	r7, sp, #0
 8016f66:	6078      	str	r0, [r7, #4]
 8016f68:	6039      	str	r1, [r7, #0]
  struct tcp_seg *old_seg;

  LWIP_ASSERT("tcp_oos_insert_segment: invalid cseg", cseg != NULL);
 8016f6a:	687b      	ldr	r3, [r7, #4]
 8016f6c:	2b00      	cmp	r3, #0
 8016f6e:	d106      	bne.n	8016f7e <tcp_oos_insert_segment+0x1e>
 8016f70:	4b3b      	ldr	r3, [pc, #236]	@ (8017060 <tcp_oos_insert_segment+0x100>)
 8016f72:	f240 421f 	movw	r2, #1055	@ 0x41f
 8016f76:	493b      	ldr	r1, [pc, #236]	@ (8017064 <tcp_oos_insert_segment+0x104>)
 8016f78:	483b      	ldr	r0, [pc, #236]	@ (8017068 <tcp_oos_insert_segment+0x108>)
 8016f7a:	f007 f8c7 	bl	801e10c <iprintf>

  if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 8016f7e:	687b      	ldr	r3, [r7, #4]
 8016f80:	68db      	ldr	r3, [r3, #12]
 8016f82:	899b      	ldrh	r3, [r3, #12]
 8016f84:	b29b      	uxth	r3, r3
 8016f86:	4618      	mov	r0, r3
 8016f88:	f7fb f940 	bl	801220c <lwip_htons>
 8016f8c:	4603      	mov	r3, r0
 8016f8e:	b2db      	uxtb	r3, r3
 8016f90:	f003 0301 	and.w	r3, r3, #1
 8016f94:	2b00      	cmp	r3, #0
 8016f96:	d028      	beq.n	8016fea <tcp_oos_insert_segment+0x8a>
    /* received segment overlaps all following segments */
    tcp_segs_free(next);
 8016f98:	6838      	ldr	r0, [r7, #0]
 8016f9a:	f7fe f995 	bl	80152c8 <tcp_segs_free>
    next = NULL;
 8016f9e:	2300      	movs	r3, #0
 8016fa0:	603b      	str	r3, [r7, #0]
 8016fa2:	e056      	b.n	8017052 <tcp_oos_insert_segment+0xf2>
       oos queue may have segments with FIN flag */
    while (next &&
           TCP_SEQ_GEQ((seqno + cseg->len),
                       (next->tcphdr->seqno + next->len))) {
      /* cseg with FIN already processed */
      if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 8016fa4:	683b      	ldr	r3, [r7, #0]
 8016fa6:	68db      	ldr	r3, [r3, #12]
 8016fa8:	899b      	ldrh	r3, [r3, #12]
 8016faa:	b29b      	uxth	r3, r3
 8016fac:	4618      	mov	r0, r3
 8016fae:	f7fb f92d 	bl	801220c <lwip_htons>
 8016fb2:	4603      	mov	r3, r0
 8016fb4:	b2db      	uxtb	r3, r3
 8016fb6:	f003 0301 	and.w	r3, r3, #1
 8016fba:	2b00      	cmp	r3, #0
 8016fbc:	d00d      	beq.n	8016fda <tcp_oos_insert_segment+0x7a>
        TCPH_SET_FLAG(cseg->tcphdr, TCP_FIN);
 8016fbe:	687b      	ldr	r3, [r7, #4]
 8016fc0:	68db      	ldr	r3, [r3, #12]
 8016fc2:	899b      	ldrh	r3, [r3, #12]
 8016fc4:	b29c      	uxth	r4, r3
 8016fc6:	2001      	movs	r0, #1
 8016fc8:	f7fb f920 	bl	801220c <lwip_htons>
 8016fcc:	4603      	mov	r3, r0
 8016fce:	461a      	mov	r2, r3
 8016fd0:	687b      	ldr	r3, [r7, #4]
 8016fd2:	68db      	ldr	r3, [r3, #12]
 8016fd4:	4322      	orrs	r2, r4
 8016fd6:	b292      	uxth	r2, r2
 8016fd8:	819a      	strh	r2, [r3, #12]
      }
      old_seg = next;
 8016fda:	683b      	ldr	r3, [r7, #0]
 8016fdc:	60fb      	str	r3, [r7, #12]
      next = next->next;
 8016fde:	683b      	ldr	r3, [r7, #0]
 8016fe0:	681b      	ldr	r3, [r3, #0]
 8016fe2:	603b      	str	r3, [r7, #0]
      tcp_seg_free(old_seg);
 8016fe4:	68f8      	ldr	r0, [r7, #12]
 8016fe6:	f7fe f984 	bl	80152f2 <tcp_seg_free>
    while (next &&
 8016fea:	683b      	ldr	r3, [r7, #0]
 8016fec:	2b00      	cmp	r3, #0
 8016fee:	d00e      	beq.n	801700e <tcp_oos_insert_segment+0xae>
           TCP_SEQ_GEQ((seqno + cseg->len),
 8016ff0:	687b      	ldr	r3, [r7, #4]
 8016ff2:	891b      	ldrh	r3, [r3, #8]
 8016ff4:	461a      	mov	r2, r3
 8016ff6:	4b1d      	ldr	r3, [pc, #116]	@ (801706c <tcp_oos_insert_segment+0x10c>)
 8016ff8:	681b      	ldr	r3, [r3, #0]
 8016ffa:	441a      	add	r2, r3
 8016ffc:	683b      	ldr	r3, [r7, #0]
 8016ffe:	68db      	ldr	r3, [r3, #12]
 8017000:	685b      	ldr	r3, [r3, #4]
 8017002:	6839      	ldr	r1, [r7, #0]
 8017004:	8909      	ldrh	r1, [r1, #8]
 8017006:	440b      	add	r3, r1
 8017008:	1ad3      	subs	r3, r2, r3
    while (next &&
 801700a:	2b00      	cmp	r3, #0
 801700c:	daca      	bge.n	8016fa4 <tcp_oos_insert_segment+0x44>
    }
    if (next &&
 801700e:	683b      	ldr	r3, [r7, #0]
 8017010:	2b00      	cmp	r3, #0
 8017012:	d01e      	beq.n	8017052 <tcp_oos_insert_segment+0xf2>
        TCP_SEQ_GT(seqno + cseg->len, next->tcphdr->seqno)) {
 8017014:	687b      	ldr	r3, [r7, #4]
 8017016:	891b      	ldrh	r3, [r3, #8]
 8017018:	461a      	mov	r2, r3
 801701a:	4b14      	ldr	r3, [pc, #80]	@ (801706c <tcp_oos_insert_segment+0x10c>)
 801701c:	681b      	ldr	r3, [r3, #0]
 801701e:	441a      	add	r2, r3
 8017020:	683b      	ldr	r3, [r7, #0]
 8017022:	68db      	ldr	r3, [r3, #12]
 8017024:	685b      	ldr	r3, [r3, #4]
 8017026:	1ad3      	subs	r3, r2, r3
    if (next &&
 8017028:	2b00      	cmp	r3, #0
 801702a:	dd12      	ble.n	8017052 <tcp_oos_insert_segment+0xf2>
      /* We need to trim the incoming segment. */
      cseg->len = (u16_t)(next->tcphdr->seqno - seqno);
 801702c:	683b      	ldr	r3, [r7, #0]
 801702e:	68db      	ldr	r3, [r3, #12]
 8017030:	685b      	ldr	r3, [r3, #4]
 8017032:	b29a      	uxth	r2, r3
 8017034:	4b0d      	ldr	r3, [pc, #52]	@ (801706c <tcp_oos_insert_segment+0x10c>)
 8017036:	681b      	ldr	r3, [r3, #0]
 8017038:	b29b      	uxth	r3, r3
 801703a:	1ad3      	subs	r3, r2, r3
 801703c:	b29a      	uxth	r2, r3
 801703e:	687b      	ldr	r3, [r7, #4]
 8017040:	811a      	strh	r2, [r3, #8]
      pbuf_realloc(cseg->p, cseg->len);
 8017042:	687b      	ldr	r3, [r7, #4]
 8017044:	685a      	ldr	r2, [r3, #4]
 8017046:	687b      	ldr	r3, [r7, #4]
 8017048:	891b      	ldrh	r3, [r3, #8]
 801704a:	4619      	mov	r1, r3
 801704c:	4610      	mov	r0, r2
 801704e:	f7fc fb45 	bl	80136dc <pbuf_realloc>
    }
  }
  cseg->next = next;
 8017052:	687b      	ldr	r3, [r7, #4]
 8017054:	683a      	ldr	r2, [r7, #0]
 8017056:	601a      	str	r2, [r3, #0]
}
 8017058:	bf00      	nop
 801705a:	3714      	adds	r7, #20
 801705c:	46bd      	mov	sp, r7
 801705e:	bd90      	pop	{r4, r7, pc}
 8017060:	080211e8 	.word	0x080211e8
 8017064:	080214a8 	.word	0x080214a8
 8017068:	08021234 	.word	0x08021234
 801706c:	2000e528 	.word	0x2000e528

08017070 <tcp_free_acked_segments>:

/** Remove segments from a list if the incoming ACK acknowledges them */
static struct tcp_seg *
tcp_free_acked_segments(struct tcp_pcb *pcb, struct tcp_seg *seg_list, const char *dbg_list_name,
                        struct tcp_seg *dbg_other_seg_list)
{
 8017070:	b5b0      	push	{r4, r5, r7, lr}
 8017072:	b086      	sub	sp, #24
 8017074:	af00      	add	r7, sp, #0
 8017076:	60f8      	str	r0, [r7, #12]
 8017078:	60b9      	str	r1, [r7, #8]
 801707a:	607a      	str	r2, [r7, #4]
 801707c:	603b      	str	r3, [r7, #0]
  u16_t clen;

  LWIP_UNUSED_ARG(dbg_list_name);
  LWIP_UNUSED_ARG(dbg_other_seg_list);

  while (seg_list != NULL &&
 801707e:	e03e      	b.n	80170fe <tcp_free_acked_segments+0x8e>
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: removing %"U32_F":%"U32_F" from pcb->%s\n",
                                  lwip_ntohl(seg_list->tcphdr->seqno),
                                  lwip_ntohl(seg_list->tcphdr->seqno) + TCP_TCPLEN(seg_list),
                                  dbg_list_name));

    next = seg_list;
 8017080:	68bb      	ldr	r3, [r7, #8]
 8017082:	617b      	str	r3, [r7, #20]
    seg_list = seg_list->next;
 8017084:	68bb      	ldr	r3, [r7, #8]
 8017086:	681b      	ldr	r3, [r3, #0]
 8017088:	60bb      	str	r3, [r7, #8]

    clen = pbuf_clen(next->p);
 801708a:	697b      	ldr	r3, [r7, #20]
 801708c:	685b      	ldr	r3, [r3, #4]
 801708e:	4618      	mov	r0, r3
 8017090:	f7fc fd38 	bl	8013b04 <pbuf_clen>
 8017094:	4603      	mov	r3, r0
 8017096:	827b      	strh	r3, [r7, #18]
    LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_receive: queuelen %"TCPWNDSIZE_F" ... ",
                                 (tcpwnd_size_t)pcb->snd_queuelen));
    LWIP_ASSERT("pcb->snd_queuelen >= pbuf_clen(next->p)", (pcb->snd_queuelen >= clen));
 8017098:	68fb      	ldr	r3, [r7, #12]
 801709a:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 801709e:	8a7a      	ldrh	r2, [r7, #18]
 80170a0:	429a      	cmp	r2, r3
 80170a2:	d906      	bls.n	80170b2 <tcp_free_acked_segments+0x42>
 80170a4:	4b2a      	ldr	r3, [pc, #168]	@ (8017150 <tcp_free_acked_segments+0xe0>)
 80170a6:	f240 4257 	movw	r2, #1111	@ 0x457
 80170aa:	492a      	ldr	r1, [pc, #168]	@ (8017154 <tcp_free_acked_segments+0xe4>)
 80170ac:	482a      	ldr	r0, [pc, #168]	@ (8017158 <tcp_free_acked_segments+0xe8>)
 80170ae:	f007 f82d 	bl	801e10c <iprintf>

    pcb->snd_queuelen = (u16_t)(pcb->snd_queuelen - clen);
 80170b2:	68fb      	ldr	r3, [r7, #12]
 80170b4:	f8b3 2066 	ldrh.w	r2, [r3, #102]	@ 0x66
 80170b8:	8a7b      	ldrh	r3, [r7, #18]
 80170ba:	1ad3      	subs	r3, r2, r3
 80170bc:	b29a      	uxth	r2, r3
 80170be:	68fb      	ldr	r3, [r7, #12]
 80170c0:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
    recv_acked = (tcpwnd_size_t)(recv_acked + next->len);
 80170c4:	697b      	ldr	r3, [r7, #20]
 80170c6:	891a      	ldrh	r2, [r3, #8]
 80170c8:	4b24      	ldr	r3, [pc, #144]	@ (801715c <tcp_free_acked_segments+0xec>)
 80170ca:	881b      	ldrh	r3, [r3, #0]
 80170cc:	4413      	add	r3, r2
 80170ce:	b29a      	uxth	r2, r3
 80170d0:	4b22      	ldr	r3, [pc, #136]	@ (801715c <tcp_free_acked_segments+0xec>)
 80170d2:	801a      	strh	r2, [r3, #0]
    tcp_seg_free(next);
 80170d4:	6978      	ldr	r0, [r7, #20]
 80170d6:	f7fe f90c 	bl	80152f2 <tcp_seg_free>

    LWIP_DEBUGF(TCP_QLEN_DEBUG, ("%"TCPWNDSIZE_F" (after freeing %s)\n",
                                 (tcpwnd_size_t)pcb->snd_queuelen,
                                 dbg_list_name));
    if (pcb->snd_queuelen != 0) {
 80170da:	68fb      	ldr	r3, [r7, #12]
 80170dc:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 80170e0:	2b00      	cmp	r3, #0
 80170e2:	d00c      	beq.n	80170fe <tcp_free_acked_segments+0x8e>
      LWIP_ASSERT("tcp_receive: valid queue length",
 80170e4:	68bb      	ldr	r3, [r7, #8]
 80170e6:	2b00      	cmp	r3, #0
 80170e8:	d109      	bne.n	80170fe <tcp_free_acked_segments+0x8e>
 80170ea:	683b      	ldr	r3, [r7, #0]
 80170ec:	2b00      	cmp	r3, #0
 80170ee:	d106      	bne.n	80170fe <tcp_free_acked_segments+0x8e>
 80170f0:	4b17      	ldr	r3, [pc, #92]	@ (8017150 <tcp_free_acked_segments+0xe0>)
 80170f2:	f240 4261 	movw	r2, #1121	@ 0x461
 80170f6:	491a      	ldr	r1, [pc, #104]	@ (8017160 <tcp_free_acked_segments+0xf0>)
 80170f8:	4817      	ldr	r0, [pc, #92]	@ (8017158 <tcp_free_acked_segments+0xe8>)
 80170fa:	f007 f807 	bl	801e10c <iprintf>
  while (seg_list != NULL &&
 80170fe:	68bb      	ldr	r3, [r7, #8]
 8017100:	2b00      	cmp	r3, #0
 8017102:	d020      	beq.n	8017146 <tcp_free_acked_segments+0xd6>
         TCP_SEQ_LEQ(lwip_ntohl(seg_list->tcphdr->seqno) +
 8017104:	68bb      	ldr	r3, [r7, #8]
 8017106:	68db      	ldr	r3, [r3, #12]
 8017108:	685b      	ldr	r3, [r3, #4]
 801710a:	4618      	mov	r0, r3
 801710c:	f7fb f894 	bl	8012238 <lwip_htonl>
 8017110:	4604      	mov	r4, r0
 8017112:	68bb      	ldr	r3, [r7, #8]
 8017114:	891b      	ldrh	r3, [r3, #8]
 8017116:	461d      	mov	r5, r3
 8017118:	68bb      	ldr	r3, [r7, #8]
 801711a:	68db      	ldr	r3, [r3, #12]
 801711c:	899b      	ldrh	r3, [r3, #12]
 801711e:	b29b      	uxth	r3, r3
 8017120:	4618      	mov	r0, r3
 8017122:	f7fb f873 	bl	801220c <lwip_htons>
 8017126:	4603      	mov	r3, r0
 8017128:	b2db      	uxtb	r3, r3
 801712a:	f003 0303 	and.w	r3, r3, #3
 801712e:	2b00      	cmp	r3, #0
 8017130:	d001      	beq.n	8017136 <tcp_free_acked_segments+0xc6>
 8017132:	2301      	movs	r3, #1
 8017134:	e000      	b.n	8017138 <tcp_free_acked_segments+0xc8>
 8017136:	2300      	movs	r3, #0
 8017138:	442b      	add	r3, r5
 801713a:	18e2      	adds	r2, r4, r3
 801713c:	4b09      	ldr	r3, [pc, #36]	@ (8017164 <tcp_free_acked_segments+0xf4>)
 801713e:	681b      	ldr	r3, [r3, #0]
 8017140:	1ad3      	subs	r3, r2, r3
  while (seg_list != NULL &&
 8017142:	2b00      	cmp	r3, #0
 8017144:	dd9c      	ble.n	8017080 <tcp_free_acked_segments+0x10>
                  seg_list != NULL || dbg_other_seg_list != NULL);
    }
  }
  return seg_list;
 8017146:	68bb      	ldr	r3, [r7, #8]
}
 8017148:	4618      	mov	r0, r3
 801714a:	3718      	adds	r7, #24
 801714c:	46bd      	mov	sp, r7
 801714e:	bdb0      	pop	{r4, r5, r7, pc}
 8017150:	080211e8 	.word	0x080211e8
 8017154:	080214d0 	.word	0x080214d0
 8017158:	08021234 	.word	0x08021234
 801715c:	2000e530 	.word	0x2000e530
 8017160:	080214f8 	.word	0x080214f8
 8017164:	2000e52c 	.word	0x2000e52c

08017168 <tcp_receive>:
 *
 * Called from tcp_process().
 */
static void
tcp_receive(struct tcp_pcb *pcb)
{
 8017168:	b5b0      	push	{r4, r5, r7, lr}
 801716a:	b094      	sub	sp, #80	@ 0x50
 801716c:	af00      	add	r7, sp, #0
 801716e:	6078      	str	r0, [r7, #4]
  s16_t m;
  u32_t right_wnd_edge;
  int found_dupack = 0;
 8017170:	2300      	movs	r3, #0
 8017172:	64bb      	str	r3, [r7, #72]	@ 0x48

  LWIP_ASSERT("tcp_receive: invalid pcb", pcb != NULL);
 8017174:	687b      	ldr	r3, [r7, #4]
 8017176:	2b00      	cmp	r3, #0
 8017178:	d106      	bne.n	8017188 <tcp_receive+0x20>
 801717a:	4b91      	ldr	r3, [pc, #580]	@ (80173c0 <tcp_receive+0x258>)
 801717c:	f240 427b 	movw	r2, #1147	@ 0x47b
 8017180:	4990      	ldr	r1, [pc, #576]	@ (80173c4 <tcp_receive+0x25c>)
 8017182:	4891      	ldr	r0, [pc, #580]	@ (80173c8 <tcp_receive+0x260>)
 8017184:	f006 ffc2 	bl	801e10c <iprintf>
  LWIP_ASSERT("tcp_receive: wrong state", pcb->state >= ESTABLISHED);
 8017188:	687b      	ldr	r3, [r7, #4]
 801718a:	7d1b      	ldrb	r3, [r3, #20]
 801718c:	2b03      	cmp	r3, #3
 801718e:	d806      	bhi.n	801719e <tcp_receive+0x36>
 8017190:	4b8b      	ldr	r3, [pc, #556]	@ (80173c0 <tcp_receive+0x258>)
 8017192:	f240 427c 	movw	r2, #1148	@ 0x47c
 8017196:	498d      	ldr	r1, [pc, #564]	@ (80173cc <tcp_receive+0x264>)
 8017198:	488b      	ldr	r0, [pc, #556]	@ (80173c8 <tcp_receive+0x260>)
 801719a:	f006 ffb7 	bl	801e10c <iprintf>

  if (flags & TCP_ACK) {
 801719e:	4b8c      	ldr	r3, [pc, #560]	@ (80173d0 <tcp_receive+0x268>)
 80171a0:	781b      	ldrb	r3, [r3, #0]
 80171a2:	f003 0310 	and.w	r3, r3, #16
 80171a6:	2b00      	cmp	r3, #0
 80171a8:	f000 8264 	beq.w	8017674 <tcp_receive+0x50c>
    right_wnd_edge = pcb->snd_wnd + pcb->snd_wl2;
 80171ac:	687b      	ldr	r3, [r7, #4]
 80171ae:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80171b2:	461a      	mov	r2, r3
 80171b4:	687b      	ldr	r3, [r7, #4]
 80171b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80171b8:	4413      	add	r3, r2
 80171ba:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Update window. */
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 80171bc:	687b      	ldr	r3, [r7, #4]
 80171be:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80171c0:	4b84      	ldr	r3, [pc, #528]	@ (80173d4 <tcp_receive+0x26c>)
 80171c2:	681b      	ldr	r3, [r3, #0]
 80171c4:	1ad3      	subs	r3, r2, r3
 80171c6:	2b00      	cmp	r3, #0
 80171c8:	db1b      	blt.n	8017202 <tcp_receive+0x9a>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 80171ca:	687b      	ldr	r3, [r7, #4]
 80171cc:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80171ce:	4b81      	ldr	r3, [pc, #516]	@ (80173d4 <tcp_receive+0x26c>)
 80171d0:	681b      	ldr	r3, [r3, #0]
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 80171d2:	429a      	cmp	r2, r3
 80171d4:	d106      	bne.n	80171e4 <tcp_receive+0x7c>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 80171d6:	687b      	ldr	r3, [r7, #4]
 80171d8:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80171da:	4b7f      	ldr	r3, [pc, #508]	@ (80173d8 <tcp_receive+0x270>)
 80171dc:	681b      	ldr	r3, [r3, #0]
 80171de:	1ad3      	subs	r3, r2, r3
 80171e0:	2b00      	cmp	r3, #0
 80171e2:	db0e      	blt.n	8017202 <tcp_receive+0x9a>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 80171e4:	687b      	ldr	r3, [r7, #4]
 80171e6:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80171e8:	4b7b      	ldr	r3, [pc, #492]	@ (80173d8 <tcp_receive+0x270>)
 80171ea:	681b      	ldr	r3, [r3, #0]
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 80171ec:	429a      	cmp	r2, r3
 80171ee:	d125      	bne.n	801723c <tcp_receive+0xd4>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 80171f0:	4b7a      	ldr	r3, [pc, #488]	@ (80173dc <tcp_receive+0x274>)
 80171f2:	681b      	ldr	r3, [r3, #0]
 80171f4:	89db      	ldrh	r3, [r3, #14]
 80171f6:	b29a      	uxth	r2, r3
 80171f8:	687b      	ldr	r3, [r7, #4]
 80171fa:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80171fe:	429a      	cmp	r2, r3
 8017200:	d91c      	bls.n	801723c <tcp_receive+0xd4>
      pcb->snd_wnd = SND_WND_SCALE(pcb, tcphdr->wnd);
 8017202:	4b76      	ldr	r3, [pc, #472]	@ (80173dc <tcp_receive+0x274>)
 8017204:	681b      	ldr	r3, [r3, #0]
 8017206:	89db      	ldrh	r3, [r3, #14]
 8017208:	b29a      	uxth	r2, r3
 801720a:	687b      	ldr	r3, [r7, #4]
 801720c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
      /* keep track of the biggest window announced by the remote host to calculate
         the maximum segment size */
      if (pcb->snd_wnd_max < pcb->snd_wnd) {
 8017210:	687b      	ldr	r3, [r7, #4]
 8017212:	f8b3 2062 	ldrh.w	r2, [r3, #98]	@ 0x62
 8017216:	687b      	ldr	r3, [r7, #4]
 8017218:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 801721c:	429a      	cmp	r2, r3
 801721e:	d205      	bcs.n	801722c <tcp_receive+0xc4>
        pcb->snd_wnd_max = pcb->snd_wnd;
 8017220:	687b      	ldr	r3, [r7, #4]
 8017222:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 8017226:	687b      	ldr	r3, [r7, #4]
 8017228:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
      }
      pcb->snd_wl1 = seqno;
 801722c:	4b69      	ldr	r3, [pc, #420]	@ (80173d4 <tcp_receive+0x26c>)
 801722e:	681a      	ldr	r2, [r3, #0]
 8017230:	687b      	ldr	r3, [r7, #4]
 8017232:	655a      	str	r2, [r3, #84]	@ 0x54
      pcb->snd_wl2 = ackno;
 8017234:	4b68      	ldr	r3, [pc, #416]	@ (80173d8 <tcp_receive+0x270>)
 8017236:	681a      	ldr	r2, [r3, #0]
 8017238:	687b      	ldr	r3, [r7, #4]
 801723a:	659a      	str	r2, [r3, #88]	@ 0x58
     * If it only passes 1, should reset dupack counter
     *
     */

    /* Clause 1 */
    if (TCP_SEQ_LEQ(ackno, pcb->lastack)) {
 801723c:	4b66      	ldr	r3, [pc, #408]	@ (80173d8 <tcp_receive+0x270>)
 801723e:	681a      	ldr	r2, [r3, #0]
 8017240:	687b      	ldr	r3, [r7, #4]
 8017242:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8017244:	1ad3      	subs	r3, r2, r3
 8017246:	2b00      	cmp	r3, #0
 8017248:	dc58      	bgt.n	80172fc <tcp_receive+0x194>
      /* Clause 2 */
      if (tcplen == 0) {
 801724a:	4b65      	ldr	r3, [pc, #404]	@ (80173e0 <tcp_receive+0x278>)
 801724c:	881b      	ldrh	r3, [r3, #0]
 801724e:	2b00      	cmp	r3, #0
 8017250:	d14b      	bne.n	80172ea <tcp_receive+0x182>
        /* Clause 3 */
        if (pcb->snd_wl2 + pcb->snd_wnd == right_wnd_edge) {
 8017252:	687b      	ldr	r3, [r7, #4]
 8017254:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8017256:	687a      	ldr	r2, [r7, #4]
 8017258:	f8b2 2060 	ldrh.w	r2, [r2, #96]	@ 0x60
 801725c:	4413      	add	r3, r2
 801725e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8017260:	429a      	cmp	r2, r3
 8017262:	d142      	bne.n	80172ea <tcp_receive+0x182>
          /* Clause 4 */
          if (pcb->rtime >= 0) {
 8017264:	687b      	ldr	r3, [r7, #4]
 8017266:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 801726a:	2b00      	cmp	r3, #0
 801726c:	db3d      	blt.n	80172ea <tcp_receive+0x182>
            /* Clause 5 */
            if (pcb->lastack == ackno) {
 801726e:	687b      	ldr	r3, [r7, #4]
 8017270:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8017272:	4b59      	ldr	r3, [pc, #356]	@ (80173d8 <tcp_receive+0x270>)
 8017274:	681b      	ldr	r3, [r3, #0]
 8017276:	429a      	cmp	r2, r3
 8017278:	d137      	bne.n	80172ea <tcp_receive+0x182>
              found_dupack = 1;
 801727a:	2301      	movs	r3, #1
 801727c:	64bb      	str	r3, [r7, #72]	@ 0x48
              if ((u8_t)(pcb->dupacks + 1) > pcb->dupacks) {
 801727e:	687b      	ldr	r3, [r7, #4]
 8017280:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8017284:	2bff      	cmp	r3, #255	@ 0xff
 8017286:	d007      	beq.n	8017298 <tcp_receive+0x130>
                ++pcb->dupacks;
 8017288:	687b      	ldr	r3, [r7, #4]
 801728a:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 801728e:	3301      	adds	r3, #1
 8017290:	b2da      	uxtb	r2, r3
 8017292:	687b      	ldr	r3, [r7, #4]
 8017294:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
              }
              if (pcb->dupacks > 3) {
 8017298:	687b      	ldr	r3, [r7, #4]
 801729a:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 801729e:	2b03      	cmp	r3, #3
 80172a0:	d91b      	bls.n	80172da <tcp_receive+0x172>
                /* Inflate the congestion window */
                TCP_WND_INC(pcb->cwnd, pcb->mss);
 80172a2:	687b      	ldr	r3, [r7, #4]
 80172a4:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 80172a8:	687b      	ldr	r3, [r7, #4]
 80172aa:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80172ac:	4413      	add	r3, r2
 80172ae:	b29a      	uxth	r2, r3
 80172b0:	687b      	ldr	r3, [r7, #4]
 80172b2:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 80172b6:	429a      	cmp	r2, r3
 80172b8:	d30a      	bcc.n	80172d0 <tcp_receive+0x168>
 80172ba:	687b      	ldr	r3, [r7, #4]
 80172bc:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 80172c0:	687b      	ldr	r3, [r7, #4]
 80172c2:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80172c4:	4413      	add	r3, r2
 80172c6:	b29a      	uxth	r2, r3
 80172c8:	687b      	ldr	r3, [r7, #4]
 80172ca:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
 80172ce:	e004      	b.n	80172da <tcp_receive+0x172>
 80172d0:	687b      	ldr	r3, [r7, #4]
 80172d2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80172d6:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
              }
              if (pcb->dupacks >= 3) {
 80172da:	687b      	ldr	r3, [r7, #4]
 80172dc:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80172e0:	2b02      	cmp	r3, #2
 80172e2:	d902      	bls.n	80172ea <tcp_receive+0x182>
                /* Do fast retransmit (checked via TF_INFR, not via dupacks count) */
                tcp_rexmit_fast(pcb);
 80172e4:	6878      	ldr	r0, [r7, #4]
 80172e6:	f002 fb3f 	bl	8019968 <tcp_rexmit_fast>
          }
        }
      }
      /* If Clause (1) or more is true, but not a duplicate ack, reset
       * count of consecutive duplicate acks */
      if (!found_dupack) {
 80172ea:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80172ec:	2b00      	cmp	r3, #0
 80172ee:	f040 8161 	bne.w	80175b4 <tcp_receive+0x44c>
        pcb->dupacks = 0;
 80172f2:	687b      	ldr	r3, [r7, #4]
 80172f4:	2200      	movs	r2, #0
 80172f6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80172fa:	e15b      	b.n	80175b4 <tcp_receive+0x44c>
      }
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 80172fc:	4b36      	ldr	r3, [pc, #216]	@ (80173d8 <tcp_receive+0x270>)
 80172fe:	681a      	ldr	r2, [r3, #0]
 8017300:	687b      	ldr	r3, [r7, #4]
 8017302:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8017304:	1ad3      	subs	r3, r2, r3
 8017306:	3b01      	subs	r3, #1
 8017308:	2b00      	cmp	r3, #0
 801730a:	f2c0 814e 	blt.w	80175aa <tcp_receive+0x442>
 801730e:	4b32      	ldr	r3, [pc, #200]	@ (80173d8 <tcp_receive+0x270>)
 8017310:	681a      	ldr	r2, [r3, #0]
 8017312:	687b      	ldr	r3, [r7, #4]
 8017314:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8017316:	1ad3      	subs	r3, r2, r3
 8017318:	2b00      	cmp	r3, #0
 801731a:	f300 8146 	bgt.w	80175aa <tcp_receive+0x442>
      tcpwnd_size_t acked;

      /* Reset the "IN Fast Retransmit" flag, since we are no longer
         in fast retransmit. Also reset the congestion window to the
         slow start threshold. */
      if (pcb->flags & TF_INFR) {
 801731e:	687b      	ldr	r3, [r7, #4]
 8017320:	8b5b      	ldrh	r3, [r3, #26]
 8017322:	f003 0304 	and.w	r3, r3, #4
 8017326:	2b00      	cmp	r3, #0
 8017328:	d010      	beq.n	801734c <tcp_receive+0x1e4>
        tcp_clear_flags(pcb, TF_INFR);
 801732a:	687b      	ldr	r3, [r7, #4]
 801732c:	8b5b      	ldrh	r3, [r3, #26]
 801732e:	f023 0304 	bic.w	r3, r3, #4
 8017332:	b29a      	uxth	r2, r3
 8017334:	687b      	ldr	r3, [r7, #4]
 8017336:	835a      	strh	r2, [r3, #26]
        pcb->cwnd = pcb->ssthresh;
 8017338:	687b      	ldr	r3, [r7, #4]
 801733a:	f8b3 204a 	ldrh.w	r2, [r3, #74]	@ 0x4a
 801733e:	687b      	ldr	r3, [r7, #4]
 8017340:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
        pcb->bytes_acked = 0;
 8017344:	687b      	ldr	r3, [r7, #4]
 8017346:	2200      	movs	r2, #0
 8017348:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
      }

      /* Reset the number of retransmissions. */
      pcb->nrtx = 0;
 801734c:	687b      	ldr	r3, [r7, #4]
 801734e:	2200      	movs	r2, #0
 8017350:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Reset the retransmission time-out. */
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 8017354:	687b      	ldr	r3, [r7, #4]
 8017356:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 801735a:	10db      	asrs	r3, r3, #3
 801735c:	b21b      	sxth	r3, r3
 801735e:	b29a      	uxth	r2, r3
 8017360:	687b      	ldr	r3, [r7, #4]
 8017362:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 8017366:	b29b      	uxth	r3, r3
 8017368:	4413      	add	r3, r2
 801736a:	b29b      	uxth	r3, r3
 801736c:	b21a      	sxth	r2, r3
 801736e:	687b      	ldr	r3, [r7, #4]
 8017370:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      /* Record how much data this ACK acks */
      acked = (tcpwnd_size_t)(ackno - pcb->lastack);
 8017374:	4b18      	ldr	r3, [pc, #96]	@ (80173d8 <tcp_receive+0x270>)
 8017376:	681b      	ldr	r3, [r3, #0]
 8017378:	b29a      	uxth	r2, r3
 801737a:	687b      	ldr	r3, [r7, #4]
 801737c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801737e:	b29b      	uxth	r3, r3
 8017380:	1ad3      	subs	r3, r2, r3
 8017382:	85fb      	strh	r3, [r7, #46]	@ 0x2e

      /* Reset the fast retransmit variables. */
      pcb->dupacks = 0;
 8017384:	687b      	ldr	r3, [r7, #4]
 8017386:	2200      	movs	r2, #0
 8017388:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
      pcb->lastack = ackno;
 801738c:	4b12      	ldr	r3, [pc, #72]	@ (80173d8 <tcp_receive+0x270>)
 801738e:	681a      	ldr	r2, [r3, #0]
 8017390:	687b      	ldr	r3, [r7, #4]
 8017392:	645a      	str	r2, [r3, #68]	@ 0x44

      /* Update the congestion control variables (cwnd and
         ssthresh). */
      if (pcb->state >= ESTABLISHED) {
 8017394:	687b      	ldr	r3, [r7, #4]
 8017396:	7d1b      	ldrb	r3, [r3, #20]
 8017398:	2b03      	cmp	r3, #3
 801739a:	f240 8097 	bls.w	80174cc <tcp_receive+0x364>
        if (pcb->cwnd < pcb->ssthresh) {
 801739e:	687b      	ldr	r3, [r7, #4]
 80173a0:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 80173a4:	687b      	ldr	r3, [r7, #4]
 80173a6:	f8b3 304a 	ldrh.w	r3, [r3, #74]	@ 0x4a
 80173aa:	429a      	cmp	r2, r3
 80173ac:	d245      	bcs.n	801743a <tcp_receive+0x2d2>
          tcpwnd_size_t increase;
          /* limit to 1 SMSS segment during period following RTO */
          u8_t num_seg = (pcb->flags & TF_RTO) ? 1 : 2;
 80173ae:	687b      	ldr	r3, [r7, #4]
 80173b0:	8b5b      	ldrh	r3, [r3, #26]
 80173b2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80173b6:	2b00      	cmp	r3, #0
 80173b8:	d014      	beq.n	80173e4 <tcp_receive+0x27c>
 80173ba:	2301      	movs	r3, #1
 80173bc:	e013      	b.n	80173e6 <tcp_receive+0x27e>
 80173be:	bf00      	nop
 80173c0:	080211e8 	.word	0x080211e8
 80173c4:	08021518 	.word	0x08021518
 80173c8:	08021234 	.word	0x08021234
 80173cc:	08021534 	.word	0x08021534
 80173d0:	2000e534 	.word	0x2000e534
 80173d4:	2000e528 	.word	0x2000e528
 80173d8:	2000e52c 	.word	0x2000e52c
 80173dc:	2000e518 	.word	0x2000e518
 80173e0:	2000e532 	.word	0x2000e532
 80173e4:	2302      	movs	r3, #2
 80173e6:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
          /* RFC 3465, section 2.2 Slow Start */
          increase = LWIP_MIN(acked, (tcpwnd_size_t)(num_seg * pcb->mss));
 80173ea:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 80173ee:	b29a      	uxth	r2, r3
 80173f0:	687b      	ldr	r3, [r7, #4]
 80173f2:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80173f4:	fb12 f303 	smulbb	r3, r2, r3
 80173f8:	b29b      	uxth	r3, r3
 80173fa:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 80173fc:	4293      	cmp	r3, r2
 80173fe:	bf28      	it	cs
 8017400:	4613      	movcs	r3, r2
 8017402:	857b      	strh	r3, [r7, #42]	@ 0x2a
          TCP_WND_INC(pcb->cwnd, increase);
 8017404:	687b      	ldr	r3, [r7, #4]
 8017406:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 801740a:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 801740c:	4413      	add	r3, r2
 801740e:	b29a      	uxth	r2, r3
 8017410:	687b      	ldr	r3, [r7, #4]
 8017412:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 8017416:	429a      	cmp	r2, r3
 8017418:	d309      	bcc.n	801742e <tcp_receive+0x2c6>
 801741a:	687b      	ldr	r3, [r7, #4]
 801741c:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8017420:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8017422:	4413      	add	r3, r2
 8017424:	b29a      	uxth	r2, r3
 8017426:	687b      	ldr	r3, [r7, #4]
 8017428:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
 801742c:	e04e      	b.n	80174cc <tcp_receive+0x364>
 801742e:	687b      	ldr	r3, [r7, #4]
 8017430:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8017434:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
 8017438:	e048      	b.n	80174cc <tcp_receive+0x364>
          LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_receive: slow start cwnd %"TCPWNDSIZE_F"\n", pcb->cwnd));
        } else {
          /* RFC 3465, section 2.1 Congestion Avoidance */
          TCP_WND_INC(pcb->bytes_acked, acked);
 801743a:	687b      	ldr	r3, [r7, #4]
 801743c:	f8b3 206a 	ldrh.w	r2, [r3, #106]	@ 0x6a
 8017440:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8017442:	4413      	add	r3, r2
 8017444:	b29a      	uxth	r2, r3
 8017446:	687b      	ldr	r3, [r7, #4]
 8017448:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 801744c:	429a      	cmp	r2, r3
 801744e:	d309      	bcc.n	8017464 <tcp_receive+0x2fc>
 8017450:	687b      	ldr	r3, [r7, #4]
 8017452:	f8b3 206a 	ldrh.w	r2, [r3, #106]	@ 0x6a
 8017456:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8017458:	4413      	add	r3, r2
 801745a:	b29a      	uxth	r2, r3
 801745c:	687b      	ldr	r3, [r7, #4]
 801745e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8017462:	e004      	b.n	801746e <tcp_receive+0x306>
 8017464:	687b      	ldr	r3, [r7, #4]
 8017466:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 801746a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          if (pcb->bytes_acked >= pcb->cwnd) {
 801746e:	687b      	ldr	r3, [r7, #4]
 8017470:	f8b3 206a 	ldrh.w	r2, [r3, #106]	@ 0x6a
 8017474:	687b      	ldr	r3, [r7, #4]
 8017476:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 801747a:	429a      	cmp	r2, r3
 801747c:	d326      	bcc.n	80174cc <tcp_receive+0x364>
            pcb->bytes_acked = (tcpwnd_size_t)(pcb->bytes_acked - pcb->cwnd);
 801747e:	687b      	ldr	r3, [r7, #4]
 8017480:	f8b3 206a 	ldrh.w	r2, [r3, #106]	@ 0x6a
 8017484:	687b      	ldr	r3, [r7, #4]
 8017486:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 801748a:	1ad3      	subs	r3, r2, r3
 801748c:	b29a      	uxth	r2, r3
 801748e:	687b      	ldr	r3, [r7, #4]
 8017490:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
            TCP_WND_INC(pcb->cwnd, pcb->mss);
 8017494:	687b      	ldr	r3, [r7, #4]
 8017496:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 801749a:	687b      	ldr	r3, [r7, #4]
 801749c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 801749e:	4413      	add	r3, r2
 80174a0:	b29a      	uxth	r2, r3
 80174a2:	687b      	ldr	r3, [r7, #4]
 80174a4:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 80174a8:	429a      	cmp	r2, r3
 80174aa:	d30a      	bcc.n	80174c2 <tcp_receive+0x35a>
 80174ac:	687b      	ldr	r3, [r7, #4]
 80174ae:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 80174b2:	687b      	ldr	r3, [r7, #4]
 80174b4:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80174b6:	4413      	add	r3, r2
 80174b8:	b29a      	uxth	r2, r3
 80174ba:	687b      	ldr	r3, [r7, #4]
 80174bc:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
 80174c0:	e004      	b.n	80174cc <tcp_receive+0x364>
 80174c2:	687b      	ldr	r3, [r7, #4]
 80174c4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80174c8:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
                                    pcb->unacked != NULL ?
                                    lwip_ntohl(pcb->unacked->tcphdr->seqno) + TCP_TCPLEN(pcb->unacked) : 0));

      /* Remove segment from the unacknowledged list if the incoming
         ACK acknowledges them. */
      pcb->unacked = tcp_free_acked_segments(pcb, pcb->unacked, "unacked", pcb->unsent);
 80174cc:	687b      	ldr	r3, [r7, #4]
 80174ce:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 80174d0:	687b      	ldr	r3, [r7, #4]
 80174d2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80174d4:	4a98      	ldr	r2, [pc, #608]	@ (8017738 <tcp_receive+0x5d0>)
 80174d6:	6878      	ldr	r0, [r7, #4]
 80174d8:	f7ff fdca 	bl	8017070 <tcp_free_acked_segments>
 80174dc:	4602      	mov	r2, r0
 80174de:	687b      	ldr	r3, [r7, #4]
 80174e0:	671a      	str	r2, [r3, #112]	@ 0x70
         on the list are acknowledged by the ACK. This may seem
         strange since an "unsent" segment shouldn't be acked. The
         rationale is that lwIP puts all outstanding segments on the
         ->unsent list after a retransmission, so these segments may
         in fact have been sent once. */
      pcb->unsent = tcp_free_acked_segments(pcb, pcb->unsent, "unsent", pcb->unacked);
 80174e2:	687b      	ldr	r3, [r7, #4]
 80174e4:	6ed9      	ldr	r1, [r3, #108]	@ 0x6c
 80174e6:	687b      	ldr	r3, [r7, #4]
 80174e8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80174ea:	4a94      	ldr	r2, [pc, #592]	@ (801773c <tcp_receive+0x5d4>)
 80174ec:	6878      	ldr	r0, [r7, #4]
 80174ee:	f7ff fdbf 	bl	8017070 <tcp_free_acked_segments>
 80174f2:	4602      	mov	r2, r0
 80174f4:	687b      	ldr	r3, [r7, #4]
 80174f6:	66da      	str	r2, [r3, #108]	@ 0x6c

      /* If there's nothing left to acknowledge, stop the retransmit
         timer, otherwise reset it to start again */
      if (pcb->unacked == NULL) {
 80174f8:	687b      	ldr	r3, [r7, #4]
 80174fa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80174fc:	2b00      	cmp	r3, #0
 80174fe:	d104      	bne.n	801750a <tcp_receive+0x3a2>
        pcb->rtime = -1;
 8017500:	687b      	ldr	r3, [r7, #4]
 8017502:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8017506:	861a      	strh	r2, [r3, #48]	@ 0x30
 8017508:	e002      	b.n	8017510 <tcp_receive+0x3a8>
      } else {
        pcb->rtime = 0;
 801750a:	687b      	ldr	r3, [r7, #4]
 801750c:	2200      	movs	r2, #0
 801750e:	861a      	strh	r2, [r3, #48]	@ 0x30
      }

      pcb->polltmr = 0;
 8017510:	687b      	ldr	r3, [r7, #4]
 8017512:	2200      	movs	r2, #0
 8017514:	771a      	strb	r2, [r3, #28]

#if TCP_OVERSIZE
      if (pcb->unsent == NULL) {
 8017516:	687b      	ldr	r3, [r7, #4]
 8017518:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801751a:	2b00      	cmp	r3, #0
 801751c:	d103      	bne.n	8017526 <tcp_receive+0x3be>
        pcb->unsent_oversize = 0;
 801751e:	687b      	ldr	r3, [r7, #4]
 8017520:	2200      	movs	r2, #0
 8017522:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
        /* Inform neighbor reachability of forward progress. */
        nd6_reachability_hint(ip6_current_src_addr());
      }
#endif /* LWIP_IPV6 && LWIP_ND6_TCP_REACHABILITY_HINTS*/

      pcb->snd_buf = (tcpwnd_size_t)(pcb->snd_buf + recv_acked);
 8017526:	687b      	ldr	r3, [r7, #4]
 8017528:	f8b3 2064 	ldrh.w	r2, [r3, #100]	@ 0x64
 801752c:	4b84      	ldr	r3, [pc, #528]	@ (8017740 <tcp_receive+0x5d8>)
 801752e:	881b      	ldrh	r3, [r3, #0]
 8017530:	4413      	add	r3, r2
 8017532:	b29a      	uxth	r2, r3
 8017534:	687b      	ldr	r3, [r7, #4]
 8017536:	f8a3 2064 	strh.w	r2, [r3, #100]	@ 0x64
      /* check if this ACK ends our retransmission of in-flight data */
      if (pcb->flags & TF_RTO) {
 801753a:	687b      	ldr	r3, [r7, #4]
 801753c:	8b5b      	ldrh	r3, [r3, #26]
 801753e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8017542:	2b00      	cmp	r3, #0
 8017544:	d035      	beq.n	80175b2 <tcp_receive+0x44a>
        /* RTO is done if
            1) both queues are empty or
            2) unacked is empty and unsent head contains data not part of RTO or
            3) unacked head contains data not part of RTO */
        if (pcb->unacked == NULL) {
 8017546:	687b      	ldr	r3, [r7, #4]
 8017548:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801754a:	2b00      	cmp	r3, #0
 801754c:	d118      	bne.n	8017580 <tcp_receive+0x418>
          if ((pcb->unsent == NULL) ||
 801754e:	687b      	ldr	r3, [r7, #4]
 8017550:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8017552:	2b00      	cmp	r3, #0
 8017554:	d00c      	beq.n	8017570 <tcp_receive+0x408>
              (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unsent->tcphdr->seqno)))) {
 8017556:	687b      	ldr	r3, [r7, #4]
 8017558:	6cdc      	ldr	r4, [r3, #76]	@ 0x4c
 801755a:	687b      	ldr	r3, [r7, #4]
 801755c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801755e:	68db      	ldr	r3, [r3, #12]
 8017560:	685b      	ldr	r3, [r3, #4]
 8017562:	4618      	mov	r0, r3
 8017564:	f7fa fe68 	bl	8012238 <lwip_htonl>
 8017568:	4603      	mov	r3, r0
 801756a:	1ae3      	subs	r3, r4, r3
          if ((pcb->unsent == NULL) ||
 801756c:	2b00      	cmp	r3, #0
 801756e:	dc20      	bgt.n	80175b2 <tcp_receive+0x44a>
            tcp_clear_flags(pcb, TF_RTO);
 8017570:	687b      	ldr	r3, [r7, #4]
 8017572:	8b5b      	ldrh	r3, [r3, #26]
 8017574:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8017578:	b29a      	uxth	r2, r3
 801757a:	687b      	ldr	r3, [r7, #4]
 801757c:	835a      	strh	r2, [r3, #26]
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 801757e:	e018      	b.n	80175b2 <tcp_receive+0x44a>
          }
        } else if (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unacked->tcphdr->seqno))) {
 8017580:	687b      	ldr	r3, [r7, #4]
 8017582:	6cdc      	ldr	r4, [r3, #76]	@ 0x4c
 8017584:	687b      	ldr	r3, [r7, #4]
 8017586:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8017588:	68db      	ldr	r3, [r3, #12]
 801758a:	685b      	ldr	r3, [r3, #4]
 801758c:	4618      	mov	r0, r3
 801758e:	f7fa fe53 	bl	8012238 <lwip_htonl>
 8017592:	4603      	mov	r3, r0
 8017594:	1ae3      	subs	r3, r4, r3
 8017596:	2b00      	cmp	r3, #0
 8017598:	dc0b      	bgt.n	80175b2 <tcp_receive+0x44a>
          tcp_clear_flags(pcb, TF_RTO);
 801759a:	687b      	ldr	r3, [r7, #4]
 801759c:	8b5b      	ldrh	r3, [r3, #26]
 801759e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80175a2:	b29a      	uxth	r2, r3
 80175a4:	687b      	ldr	r3, [r7, #4]
 80175a6:	835a      	strh	r2, [r3, #26]
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 80175a8:	e003      	b.n	80175b2 <tcp_receive+0x44a>
        }
      }
      /* End of ACK for new data processing. */
    } else {
      /* Out of sequence ACK, didn't really ack anything */
      tcp_send_empty_ack(pcb);
 80175aa:	6878      	ldr	r0, [r7, #4]
 80175ac:	f002 fbc8 	bl	8019d40 <tcp_send_empty_ack>
 80175b0:	e000      	b.n	80175b4 <tcp_receive+0x44c>
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 80175b2:	bf00      	nop
                                pcb->rttest, pcb->rtseq, ackno));

    /* RTT estimation calculations. This is done by checking if the
       incoming segment acknowledges the segment we use to take a
       round-trip time measurement. */
    if (pcb->rttest && TCP_SEQ_LT(pcb->rtseq, ackno)) {
 80175b4:	687b      	ldr	r3, [r7, #4]
 80175b6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80175b8:	2b00      	cmp	r3, #0
 80175ba:	d05b      	beq.n	8017674 <tcp_receive+0x50c>
 80175bc:	687b      	ldr	r3, [r7, #4]
 80175be:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80175c0:	4b60      	ldr	r3, [pc, #384]	@ (8017744 <tcp_receive+0x5dc>)
 80175c2:	681b      	ldr	r3, [r3, #0]
 80175c4:	1ad3      	subs	r3, r2, r3
 80175c6:	2b00      	cmp	r3, #0
 80175c8:	da54      	bge.n	8017674 <tcp_receive+0x50c>
      /* diff between this shouldn't exceed 32K since this are tcp timer ticks
         and a round-trip shouldn't be that long... */
      m = (s16_t)(tcp_ticks - pcb->rttest);
 80175ca:	4b5f      	ldr	r3, [pc, #380]	@ (8017748 <tcp_receive+0x5e0>)
 80175cc:	681b      	ldr	r3, [r3, #0]
 80175ce:	b29a      	uxth	r2, r3
 80175d0:	687b      	ldr	r3, [r7, #4]
 80175d2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80175d4:	b29b      	uxth	r3, r3
 80175d6:	1ad3      	subs	r3, r2, r3
 80175d8:	b29b      	uxth	r3, r3
 80175da:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: experienced rtt %"U16_F" ticks (%"U16_F" msec).\n",
                                  m, (u16_t)(m * TCP_SLOW_INTERVAL)));

      /* This is taken directly from VJs original code in his paper */
      m = (s16_t)(m - (pcb->sa >> 3));
 80175de:	f8b7 204e 	ldrh.w	r2, [r7, #78]	@ 0x4e
 80175e2:	687b      	ldr	r3, [r7, #4]
 80175e4:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 80175e8:	10db      	asrs	r3, r3, #3
 80175ea:	b21b      	sxth	r3, r3
 80175ec:	b29b      	uxth	r3, r3
 80175ee:	1ad3      	subs	r3, r2, r3
 80175f0:	b29b      	uxth	r3, r3
 80175f2:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
      pcb->sa = (s16_t)(pcb->sa + m);
 80175f6:	687b      	ldr	r3, [r7, #4]
 80175f8:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 80175fc:	b29a      	uxth	r2, r3
 80175fe:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8017602:	4413      	add	r3, r2
 8017604:	b29b      	uxth	r3, r3
 8017606:	b21a      	sxth	r2, r3
 8017608:	687b      	ldr	r3, [r7, #4]
 801760a:	879a      	strh	r2, [r3, #60]	@ 0x3c
      if (m < 0) {
 801760c:	f9b7 304e 	ldrsh.w	r3, [r7, #78]	@ 0x4e
 8017610:	2b00      	cmp	r3, #0
 8017612:	da05      	bge.n	8017620 <tcp_receive+0x4b8>
        m = (s16_t) - m;
 8017614:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8017618:	425b      	negs	r3, r3
 801761a:	b29b      	uxth	r3, r3
 801761c:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
      }
      m = (s16_t)(m - (pcb->sv >> 2));
 8017620:	f8b7 204e 	ldrh.w	r2, [r7, #78]	@ 0x4e
 8017624:	687b      	ldr	r3, [r7, #4]
 8017626:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 801762a:	109b      	asrs	r3, r3, #2
 801762c:	b21b      	sxth	r3, r3
 801762e:	b29b      	uxth	r3, r3
 8017630:	1ad3      	subs	r3, r2, r3
 8017632:	b29b      	uxth	r3, r3
 8017634:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
      pcb->sv = (s16_t)(pcb->sv + m);
 8017638:	687b      	ldr	r3, [r7, #4]
 801763a:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 801763e:	b29a      	uxth	r2, r3
 8017640:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8017644:	4413      	add	r3, r2
 8017646:	b29b      	uxth	r3, r3
 8017648:	b21a      	sxth	r2, r3
 801764a:	687b      	ldr	r3, [r7, #4]
 801764c:	87da      	strh	r2, [r3, #62]	@ 0x3e
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 801764e:	687b      	ldr	r3, [r7, #4]
 8017650:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 8017654:	10db      	asrs	r3, r3, #3
 8017656:	b21b      	sxth	r3, r3
 8017658:	b29a      	uxth	r2, r3
 801765a:	687b      	ldr	r3, [r7, #4]
 801765c:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 8017660:	b29b      	uxth	r3, r3
 8017662:	4413      	add	r3, r2
 8017664:	b29b      	uxth	r3, r3
 8017666:	b21a      	sxth	r2, r3
 8017668:	687b      	ldr	r3, [r7, #4]
 801766a:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: RTO %"U16_F" (%"U16_F" milliseconds)\n",
                                  pcb->rto, (u16_t)(pcb->rto * TCP_SLOW_INTERVAL)));

      pcb->rttest = 0;
 801766e:	687b      	ldr	r3, [r7, #4]
 8017670:	2200      	movs	r2, #0
 8017672:	635a      	str	r2, [r3, #52]	@ 0x34

  /* If the incoming segment contains data, we must process it
     further unless the pcb already received a FIN.
     (RFC 793, chapter 3.9, "SEGMENT ARRIVES" in states CLOSE-WAIT, CLOSING,
     LAST-ACK and TIME-WAIT: "Ignore the segment text.") */
  if ((tcplen > 0) && (pcb->state < CLOSE_WAIT)) {
 8017674:	4b35      	ldr	r3, [pc, #212]	@ (801774c <tcp_receive+0x5e4>)
 8017676:	881b      	ldrh	r3, [r3, #0]
 8017678:	2b00      	cmp	r3, #0
 801767a:	f000 84df 	beq.w	801803c <tcp_receive+0xed4>
 801767e:	687b      	ldr	r3, [r7, #4]
 8017680:	7d1b      	ldrb	r3, [r3, #20]
 8017682:	2b06      	cmp	r3, #6
 8017684:	f200 84da 	bhi.w	801803c <tcp_receive+0xed4>
       this if the sequence number of the incoming segment is less
       than rcv_nxt, and the sequence number plus the length of the
       segment is larger than rcv_nxt. */
    /*    if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
          if (TCP_SEQ_LT(pcb->rcv_nxt, seqno + tcplen)) {*/
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 8017688:	687b      	ldr	r3, [r7, #4]
 801768a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 801768c:	4b30      	ldr	r3, [pc, #192]	@ (8017750 <tcp_receive+0x5e8>)
 801768e:	681b      	ldr	r3, [r3, #0]
 8017690:	1ad3      	subs	r3, r2, r3
 8017692:	3b01      	subs	r3, #1
 8017694:	2b00      	cmp	r3, #0
 8017696:	f2c0 808f 	blt.w	80177b8 <tcp_receive+0x650>
 801769a:	687b      	ldr	r3, [r7, #4]
 801769c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 801769e:	4b2b      	ldr	r3, [pc, #172]	@ (801774c <tcp_receive+0x5e4>)
 80176a0:	881b      	ldrh	r3, [r3, #0]
 80176a2:	4619      	mov	r1, r3
 80176a4:	4b2a      	ldr	r3, [pc, #168]	@ (8017750 <tcp_receive+0x5e8>)
 80176a6:	681b      	ldr	r3, [r3, #0]
 80176a8:	440b      	add	r3, r1
 80176aa:	1ad3      	subs	r3, r2, r3
 80176ac:	3301      	adds	r3, #1
 80176ae:	2b00      	cmp	r3, #0
 80176b0:	f300 8082 	bgt.w	80177b8 <tcp_receive+0x650>

         After we are done with adjusting the pbuf pointers we must
         adjust the ->data pointer in the seg and the segment
         length.*/

      struct pbuf *p = inseg.p;
 80176b4:	4b27      	ldr	r3, [pc, #156]	@ (8017754 <tcp_receive+0x5ec>)
 80176b6:	685b      	ldr	r3, [r3, #4]
 80176b8:	647b      	str	r3, [r7, #68]	@ 0x44
      u32_t off32 = pcb->rcv_nxt - seqno;
 80176ba:	687b      	ldr	r3, [r7, #4]
 80176bc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80176be:	4b24      	ldr	r3, [pc, #144]	@ (8017750 <tcp_receive+0x5e8>)
 80176c0:	681b      	ldr	r3, [r3, #0]
 80176c2:	1ad3      	subs	r3, r2, r3
 80176c4:	627b      	str	r3, [r7, #36]	@ 0x24
      u16_t new_tot_len, off;
      LWIP_ASSERT("inseg.p != NULL", inseg.p);
 80176c6:	4b23      	ldr	r3, [pc, #140]	@ (8017754 <tcp_receive+0x5ec>)
 80176c8:	685b      	ldr	r3, [r3, #4]
 80176ca:	2b00      	cmp	r3, #0
 80176cc:	d106      	bne.n	80176dc <tcp_receive+0x574>
 80176ce:	4b22      	ldr	r3, [pc, #136]	@ (8017758 <tcp_receive+0x5f0>)
 80176d0:	f240 5294 	movw	r2, #1428	@ 0x594
 80176d4:	4921      	ldr	r1, [pc, #132]	@ (801775c <tcp_receive+0x5f4>)
 80176d6:	4822      	ldr	r0, [pc, #136]	@ (8017760 <tcp_receive+0x5f8>)
 80176d8:	f006 fd18 	bl	801e10c <iprintf>
      LWIP_ASSERT("insane offset!", (off32 < 0xffff));
 80176dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80176de:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 80176e2:	4293      	cmp	r3, r2
 80176e4:	d906      	bls.n	80176f4 <tcp_receive+0x58c>
 80176e6:	4b1c      	ldr	r3, [pc, #112]	@ (8017758 <tcp_receive+0x5f0>)
 80176e8:	f240 5295 	movw	r2, #1429	@ 0x595
 80176ec:	491d      	ldr	r1, [pc, #116]	@ (8017764 <tcp_receive+0x5fc>)
 80176ee:	481c      	ldr	r0, [pc, #112]	@ (8017760 <tcp_receive+0x5f8>)
 80176f0:	f006 fd0c 	bl	801e10c <iprintf>
      off = (u16_t)off32;
 80176f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80176f6:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
      LWIP_ASSERT("pbuf too short!", (((s32_t)inseg.p->tot_len) >= off));
 80176fa:	4b16      	ldr	r3, [pc, #88]	@ (8017754 <tcp_receive+0x5ec>)
 80176fc:	685b      	ldr	r3, [r3, #4]
 80176fe:	891b      	ldrh	r3, [r3, #8]
 8017700:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8017704:	429a      	cmp	r2, r3
 8017706:	d906      	bls.n	8017716 <tcp_receive+0x5ae>
 8017708:	4b13      	ldr	r3, [pc, #76]	@ (8017758 <tcp_receive+0x5f0>)
 801770a:	f240 5297 	movw	r2, #1431	@ 0x597
 801770e:	4916      	ldr	r1, [pc, #88]	@ (8017768 <tcp_receive+0x600>)
 8017710:	4813      	ldr	r0, [pc, #76]	@ (8017760 <tcp_receive+0x5f8>)
 8017712:	f006 fcfb 	bl	801e10c <iprintf>
      inseg.len -= off;
 8017716:	4b0f      	ldr	r3, [pc, #60]	@ (8017754 <tcp_receive+0x5ec>)
 8017718:	891a      	ldrh	r2, [r3, #8]
 801771a:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 801771e:	1ad3      	subs	r3, r2, r3
 8017720:	b29a      	uxth	r2, r3
 8017722:	4b0c      	ldr	r3, [pc, #48]	@ (8017754 <tcp_receive+0x5ec>)
 8017724:	811a      	strh	r2, [r3, #8]
      new_tot_len = (u16_t)(inseg.p->tot_len - off);
 8017726:	4b0b      	ldr	r3, [pc, #44]	@ (8017754 <tcp_receive+0x5ec>)
 8017728:	685b      	ldr	r3, [r3, #4]
 801772a:	891a      	ldrh	r2, [r3, #8]
 801772c:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8017730:	1ad3      	subs	r3, r2, r3
 8017732:	847b      	strh	r3, [r7, #34]	@ 0x22
      while (p->len < off) {
 8017734:	e02a      	b.n	801778c <tcp_receive+0x624>
 8017736:	bf00      	nop
 8017738:	08021550 	.word	0x08021550
 801773c:	08021558 	.word	0x08021558
 8017740:	2000e530 	.word	0x2000e530
 8017744:	2000e52c 	.word	0x2000e52c
 8017748:	2000e4f0 	.word	0x2000e4f0
 801774c:	2000e532 	.word	0x2000e532
 8017750:	2000e528 	.word	0x2000e528
 8017754:	2000e508 	.word	0x2000e508
 8017758:	080211e8 	.word	0x080211e8
 801775c:	08021560 	.word	0x08021560
 8017760:	08021234 	.word	0x08021234
 8017764:	08021570 	.word	0x08021570
 8017768:	08021580 	.word	0x08021580
        off -= p->len;
 801776c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801776e:	895b      	ldrh	r3, [r3, #10]
 8017770:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8017774:	1ad3      	subs	r3, r2, r3
 8017776:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
        /* all pbufs up to and including this one have len==0, so tot_len is equal */
        p->tot_len = new_tot_len;
 801777a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801777c:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 801777e:	811a      	strh	r2, [r3, #8]
        p->len = 0;
 8017780:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8017782:	2200      	movs	r2, #0
 8017784:	815a      	strh	r2, [r3, #10]
        p = p->next;
 8017786:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8017788:	681b      	ldr	r3, [r3, #0]
 801778a:	647b      	str	r3, [r7, #68]	@ 0x44
      while (p->len < off) {
 801778c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801778e:	895b      	ldrh	r3, [r3, #10]
 8017790:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8017794:	429a      	cmp	r2, r3
 8017796:	d8e9      	bhi.n	801776c <tcp_receive+0x604>
      }
      /* cannot fail... */
      pbuf_remove_header(p, off);
 8017798:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 801779c:	4619      	mov	r1, r3
 801779e:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 80177a0:	f7fc f89c 	bl	80138dc <pbuf_remove_header>
      inseg.tcphdr->seqno = seqno = pcb->rcv_nxt;
 80177a4:	687b      	ldr	r3, [r7, #4]
 80177a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80177a8:	4a90      	ldr	r2, [pc, #576]	@ (80179ec <tcp_receive+0x884>)
 80177aa:	6013      	str	r3, [r2, #0]
 80177ac:	4b90      	ldr	r3, [pc, #576]	@ (80179f0 <tcp_receive+0x888>)
 80177ae:	68db      	ldr	r3, [r3, #12]
 80177b0:	4a8e      	ldr	r2, [pc, #568]	@ (80179ec <tcp_receive+0x884>)
 80177b2:	6812      	ldr	r2, [r2, #0]
 80177b4:	605a      	str	r2, [r3, #4]
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 80177b6:	e00d      	b.n	80177d4 <tcp_receive+0x66c>
    } else {
      if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
 80177b8:	4b8c      	ldr	r3, [pc, #560]	@ (80179ec <tcp_receive+0x884>)
 80177ba:	681a      	ldr	r2, [r3, #0]
 80177bc:	687b      	ldr	r3, [r7, #4]
 80177be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80177c0:	1ad3      	subs	r3, r2, r3
 80177c2:	2b00      	cmp	r3, #0
 80177c4:	da06      	bge.n	80177d4 <tcp_receive+0x66c>
        /* the whole segment is < rcv_nxt */
        /* must be a duplicate of a packet that has already been correctly handled */

        LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: duplicate seqno %"U32_F"\n", seqno));
        tcp_ack_now(pcb);
 80177c6:	687b      	ldr	r3, [r7, #4]
 80177c8:	8b5b      	ldrh	r3, [r3, #26]
 80177ca:	f043 0302 	orr.w	r3, r3, #2
 80177ce:	b29a      	uxth	r2, r3
 80177d0:	687b      	ldr	r3, [r7, #4]
 80177d2:	835a      	strh	r2, [r3, #26]
    }

    /* The sequence number must be within the window (above rcv_nxt
       and below rcv_nxt + rcv_wnd) in order to be further
       processed. */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 80177d4:	4b85      	ldr	r3, [pc, #532]	@ (80179ec <tcp_receive+0x884>)
 80177d6:	681a      	ldr	r2, [r3, #0]
 80177d8:	687b      	ldr	r3, [r7, #4]
 80177da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80177dc:	1ad3      	subs	r3, r2, r3
 80177de:	2b00      	cmp	r3, #0
 80177e0:	f2c0 8427 	blt.w	8018032 <tcp_receive+0xeca>
 80177e4:	4b81      	ldr	r3, [pc, #516]	@ (80179ec <tcp_receive+0x884>)
 80177e6:	681a      	ldr	r2, [r3, #0]
 80177e8:	687b      	ldr	r3, [r7, #4]
 80177ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80177ec:	6879      	ldr	r1, [r7, #4]
 80177ee:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 80177f0:	440b      	add	r3, r1
 80177f2:	1ad3      	subs	r3, r2, r3
 80177f4:	3301      	adds	r3, #1
 80177f6:	2b00      	cmp	r3, #0
 80177f8:	f300 841b 	bgt.w	8018032 <tcp_receive+0xeca>
                        pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
      if (pcb->rcv_nxt == seqno) {
 80177fc:	687b      	ldr	r3, [r7, #4]
 80177fe:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8017800:	4b7a      	ldr	r3, [pc, #488]	@ (80179ec <tcp_receive+0x884>)
 8017802:	681b      	ldr	r3, [r3, #0]
 8017804:	429a      	cmp	r2, r3
 8017806:	f040 8298 	bne.w	8017d3a <tcp_receive+0xbd2>
        /* The incoming segment is the next in sequence. We check if
           we have to trim the end of the segment and update rcv_nxt
           and pass the data to the application. */
        tcplen = TCP_TCPLEN(&inseg);
 801780a:	4b79      	ldr	r3, [pc, #484]	@ (80179f0 <tcp_receive+0x888>)
 801780c:	891c      	ldrh	r4, [r3, #8]
 801780e:	4b78      	ldr	r3, [pc, #480]	@ (80179f0 <tcp_receive+0x888>)
 8017810:	68db      	ldr	r3, [r3, #12]
 8017812:	899b      	ldrh	r3, [r3, #12]
 8017814:	b29b      	uxth	r3, r3
 8017816:	4618      	mov	r0, r3
 8017818:	f7fa fcf8 	bl	801220c <lwip_htons>
 801781c:	4603      	mov	r3, r0
 801781e:	b2db      	uxtb	r3, r3
 8017820:	f003 0303 	and.w	r3, r3, #3
 8017824:	2b00      	cmp	r3, #0
 8017826:	d001      	beq.n	801782c <tcp_receive+0x6c4>
 8017828:	2301      	movs	r3, #1
 801782a:	e000      	b.n	801782e <tcp_receive+0x6c6>
 801782c:	2300      	movs	r3, #0
 801782e:	4423      	add	r3, r4
 8017830:	b29a      	uxth	r2, r3
 8017832:	4b70      	ldr	r3, [pc, #448]	@ (80179f4 <tcp_receive+0x88c>)
 8017834:	801a      	strh	r2, [r3, #0]

        if (tcplen > pcb->rcv_wnd) {
 8017836:	687b      	ldr	r3, [r7, #4]
 8017838:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 801783a:	4b6e      	ldr	r3, [pc, #440]	@ (80179f4 <tcp_receive+0x88c>)
 801783c:	881b      	ldrh	r3, [r3, #0]
 801783e:	429a      	cmp	r2, r3
 8017840:	d274      	bcs.n	801792c <tcp_receive+0x7c4>
          LWIP_DEBUGF(TCP_INPUT_DEBUG,
                      ("tcp_receive: other end overran receive window"
                       "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                       seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 8017842:	4b6b      	ldr	r3, [pc, #428]	@ (80179f0 <tcp_receive+0x888>)
 8017844:	68db      	ldr	r3, [r3, #12]
 8017846:	899b      	ldrh	r3, [r3, #12]
 8017848:	b29b      	uxth	r3, r3
 801784a:	4618      	mov	r0, r3
 801784c:	f7fa fcde 	bl	801220c <lwip_htons>
 8017850:	4603      	mov	r3, r0
 8017852:	b2db      	uxtb	r3, r3
 8017854:	f003 0301 	and.w	r3, r3, #1
 8017858:	2b00      	cmp	r3, #0
 801785a:	d01e      	beq.n	801789a <tcp_receive+0x732>
            /* Must remove the FIN from the header as we're trimming
             * that byte of sequence-space from the packet */
            TCPH_FLAGS_SET(inseg.tcphdr, TCPH_FLAGS(inseg.tcphdr) & ~(unsigned int)TCP_FIN);
 801785c:	4b64      	ldr	r3, [pc, #400]	@ (80179f0 <tcp_receive+0x888>)
 801785e:	68db      	ldr	r3, [r3, #12]
 8017860:	899b      	ldrh	r3, [r3, #12]
 8017862:	b29b      	uxth	r3, r3
 8017864:	b21b      	sxth	r3, r3
 8017866:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 801786a:	b21c      	sxth	r4, r3
 801786c:	4b60      	ldr	r3, [pc, #384]	@ (80179f0 <tcp_receive+0x888>)
 801786e:	68db      	ldr	r3, [r3, #12]
 8017870:	899b      	ldrh	r3, [r3, #12]
 8017872:	b29b      	uxth	r3, r3
 8017874:	4618      	mov	r0, r3
 8017876:	f7fa fcc9 	bl	801220c <lwip_htons>
 801787a:	4603      	mov	r3, r0
 801787c:	b2db      	uxtb	r3, r3
 801787e:	f003 033e 	and.w	r3, r3, #62	@ 0x3e
 8017882:	b29b      	uxth	r3, r3
 8017884:	4618      	mov	r0, r3
 8017886:	f7fa fcc1 	bl	801220c <lwip_htons>
 801788a:	4603      	mov	r3, r0
 801788c:	b21b      	sxth	r3, r3
 801788e:	4323      	orrs	r3, r4
 8017890:	b21a      	sxth	r2, r3
 8017892:	4b57      	ldr	r3, [pc, #348]	@ (80179f0 <tcp_receive+0x888>)
 8017894:	68db      	ldr	r3, [r3, #12]
 8017896:	b292      	uxth	r2, r2
 8017898:	819a      	strh	r2, [r3, #12]
          }
          /* Adjust length of segment to fit in the window. */
          TCPWND_CHECK16(pcb->rcv_wnd);
          inseg.len = (u16_t)pcb->rcv_wnd;
 801789a:	687b      	ldr	r3, [r7, #4]
 801789c:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 801789e:	4b54      	ldr	r3, [pc, #336]	@ (80179f0 <tcp_receive+0x888>)
 80178a0:	811a      	strh	r2, [r3, #8]
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 80178a2:	4b53      	ldr	r3, [pc, #332]	@ (80179f0 <tcp_receive+0x888>)
 80178a4:	68db      	ldr	r3, [r3, #12]
 80178a6:	899b      	ldrh	r3, [r3, #12]
 80178a8:	b29b      	uxth	r3, r3
 80178aa:	4618      	mov	r0, r3
 80178ac:	f7fa fcae 	bl	801220c <lwip_htons>
 80178b0:	4603      	mov	r3, r0
 80178b2:	b2db      	uxtb	r3, r3
 80178b4:	f003 0302 	and.w	r3, r3, #2
 80178b8:	2b00      	cmp	r3, #0
 80178ba:	d005      	beq.n	80178c8 <tcp_receive+0x760>
            inseg.len -= 1;
 80178bc:	4b4c      	ldr	r3, [pc, #304]	@ (80179f0 <tcp_receive+0x888>)
 80178be:	891b      	ldrh	r3, [r3, #8]
 80178c0:	3b01      	subs	r3, #1
 80178c2:	b29a      	uxth	r2, r3
 80178c4:	4b4a      	ldr	r3, [pc, #296]	@ (80179f0 <tcp_receive+0x888>)
 80178c6:	811a      	strh	r2, [r3, #8]
          }
          pbuf_realloc(inseg.p, inseg.len);
 80178c8:	4b49      	ldr	r3, [pc, #292]	@ (80179f0 <tcp_receive+0x888>)
 80178ca:	685b      	ldr	r3, [r3, #4]
 80178cc:	4a48      	ldr	r2, [pc, #288]	@ (80179f0 <tcp_receive+0x888>)
 80178ce:	8912      	ldrh	r2, [r2, #8]
 80178d0:	4611      	mov	r1, r2
 80178d2:	4618      	mov	r0, r3
 80178d4:	f7fb ff02 	bl	80136dc <pbuf_realloc>
          tcplen = TCP_TCPLEN(&inseg);
 80178d8:	4b45      	ldr	r3, [pc, #276]	@ (80179f0 <tcp_receive+0x888>)
 80178da:	891c      	ldrh	r4, [r3, #8]
 80178dc:	4b44      	ldr	r3, [pc, #272]	@ (80179f0 <tcp_receive+0x888>)
 80178de:	68db      	ldr	r3, [r3, #12]
 80178e0:	899b      	ldrh	r3, [r3, #12]
 80178e2:	b29b      	uxth	r3, r3
 80178e4:	4618      	mov	r0, r3
 80178e6:	f7fa fc91 	bl	801220c <lwip_htons>
 80178ea:	4603      	mov	r3, r0
 80178ec:	b2db      	uxtb	r3, r3
 80178ee:	f003 0303 	and.w	r3, r3, #3
 80178f2:	2b00      	cmp	r3, #0
 80178f4:	d001      	beq.n	80178fa <tcp_receive+0x792>
 80178f6:	2301      	movs	r3, #1
 80178f8:	e000      	b.n	80178fc <tcp_receive+0x794>
 80178fa:	2300      	movs	r3, #0
 80178fc:	4423      	add	r3, r4
 80178fe:	b29a      	uxth	r2, r3
 8017900:	4b3c      	ldr	r3, [pc, #240]	@ (80179f4 <tcp_receive+0x88c>)
 8017902:	801a      	strh	r2, [r3, #0]
          LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 8017904:	4b3b      	ldr	r3, [pc, #236]	@ (80179f4 <tcp_receive+0x88c>)
 8017906:	881b      	ldrh	r3, [r3, #0]
 8017908:	461a      	mov	r2, r3
 801790a:	4b38      	ldr	r3, [pc, #224]	@ (80179ec <tcp_receive+0x884>)
 801790c:	681b      	ldr	r3, [r3, #0]
 801790e:	441a      	add	r2, r3
 8017910:	687b      	ldr	r3, [r7, #4]
 8017912:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8017914:	6879      	ldr	r1, [r7, #4]
 8017916:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 8017918:	440b      	add	r3, r1
 801791a:	429a      	cmp	r2, r3
 801791c:	d006      	beq.n	801792c <tcp_receive+0x7c4>
 801791e:	4b36      	ldr	r3, [pc, #216]	@ (80179f8 <tcp_receive+0x890>)
 8017920:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8017924:	4935      	ldr	r1, [pc, #212]	@ (80179fc <tcp_receive+0x894>)
 8017926:	4836      	ldr	r0, [pc, #216]	@ (8017a00 <tcp_receive+0x898>)
 8017928:	f006 fbf0 	bl	801e10c <iprintf>
        }
#if TCP_QUEUE_OOSEQ
        /* Received in-sequence data, adjust ooseq data if:
           - FIN has been received or
           - inseq overlaps with ooseq */
        if (pcb->ooseq != NULL) {
 801792c:	687b      	ldr	r3, [r7, #4]
 801792e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8017930:	2b00      	cmp	r3, #0
 8017932:	f000 80e6 	beq.w	8017b02 <tcp_receive+0x99a>
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 8017936:	4b2e      	ldr	r3, [pc, #184]	@ (80179f0 <tcp_receive+0x888>)
 8017938:	68db      	ldr	r3, [r3, #12]
 801793a:	899b      	ldrh	r3, [r3, #12]
 801793c:	b29b      	uxth	r3, r3
 801793e:	4618      	mov	r0, r3
 8017940:	f7fa fc64 	bl	801220c <lwip_htons>
 8017944:	4603      	mov	r3, r0
 8017946:	b2db      	uxtb	r3, r3
 8017948:	f003 0301 	and.w	r3, r3, #1
 801794c:	2b00      	cmp	r3, #0
 801794e:	d010      	beq.n	8017972 <tcp_receive+0x80a>
            LWIP_DEBUGF(TCP_INPUT_DEBUG,
                        ("tcp_receive: received in-order FIN, binning ooseq queue\n"));
            /* Received in-order FIN means anything that was received
             * out of order must now have been received in-order, so
             * bin the ooseq queue */
            while (pcb->ooseq != NULL) {
 8017950:	e00a      	b.n	8017968 <tcp_receive+0x800>
              struct tcp_seg *old_ooseq = pcb->ooseq;
 8017952:	687b      	ldr	r3, [r7, #4]
 8017954:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8017956:	60fb      	str	r3, [r7, #12]
              pcb->ooseq = pcb->ooseq->next;
 8017958:	687b      	ldr	r3, [r7, #4]
 801795a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801795c:	681a      	ldr	r2, [r3, #0]
 801795e:	687b      	ldr	r3, [r7, #4]
 8017960:	675a      	str	r2, [r3, #116]	@ 0x74
              tcp_seg_free(old_ooseq);
 8017962:	68f8      	ldr	r0, [r7, #12]
 8017964:	f7fd fcc5 	bl	80152f2 <tcp_seg_free>
            while (pcb->ooseq != NULL) {
 8017968:	687b      	ldr	r3, [r7, #4]
 801796a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801796c:	2b00      	cmp	r3, #0
 801796e:	d1f0      	bne.n	8017952 <tcp_receive+0x7ea>
 8017970:	e0c7      	b.n	8017b02 <tcp_receive+0x99a>
            }
          } else {
            struct tcp_seg *next = pcb->ooseq;
 8017972:	687b      	ldr	r3, [r7, #4]
 8017974:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8017976:	63fb      	str	r3, [r7, #60]	@ 0x3c
            /* Remove all segments on ooseq that are covered by inseg already.
             * FIN is copied from ooseq to inseg if present. */
            while (next &&
 8017978:	e051      	b.n	8017a1e <tcp_receive+0x8b6>
                   TCP_SEQ_GEQ(seqno + tcplen,
                               next->tcphdr->seqno + next->len)) {
              struct tcp_seg *tmp;
              /* inseg cannot have FIN here (already processed above) */
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 801797a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801797c:	68db      	ldr	r3, [r3, #12]
 801797e:	899b      	ldrh	r3, [r3, #12]
 8017980:	b29b      	uxth	r3, r3
 8017982:	4618      	mov	r0, r3
 8017984:	f7fa fc42 	bl	801220c <lwip_htons>
 8017988:	4603      	mov	r3, r0
 801798a:	b2db      	uxtb	r3, r3
 801798c:	f003 0301 	and.w	r3, r3, #1
 8017990:	2b00      	cmp	r3, #0
 8017992:	d03c      	beq.n	8017a0e <tcp_receive+0x8a6>
                  (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) == 0) {
 8017994:	4b16      	ldr	r3, [pc, #88]	@ (80179f0 <tcp_receive+0x888>)
 8017996:	68db      	ldr	r3, [r3, #12]
 8017998:	899b      	ldrh	r3, [r3, #12]
 801799a:	b29b      	uxth	r3, r3
 801799c:	4618      	mov	r0, r3
 801799e:	f7fa fc35 	bl	801220c <lwip_htons>
 80179a2:	4603      	mov	r3, r0
 80179a4:	b2db      	uxtb	r3, r3
 80179a6:	f003 0302 	and.w	r3, r3, #2
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 80179aa:	2b00      	cmp	r3, #0
 80179ac:	d12f      	bne.n	8017a0e <tcp_receive+0x8a6>
                TCPH_SET_FLAG(inseg.tcphdr, TCP_FIN);
 80179ae:	4b10      	ldr	r3, [pc, #64]	@ (80179f0 <tcp_receive+0x888>)
 80179b0:	68db      	ldr	r3, [r3, #12]
 80179b2:	899b      	ldrh	r3, [r3, #12]
 80179b4:	b29c      	uxth	r4, r3
 80179b6:	2001      	movs	r0, #1
 80179b8:	f7fa fc28 	bl	801220c <lwip_htons>
 80179bc:	4603      	mov	r3, r0
 80179be:	461a      	mov	r2, r3
 80179c0:	4b0b      	ldr	r3, [pc, #44]	@ (80179f0 <tcp_receive+0x888>)
 80179c2:	68db      	ldr	r3, [r3, #12]
 80179c4:	4322      	orrs	r2, r4
 80179c6:	b292      	uxth	r2, r2
 80179c8:	819a      	strh	r2, [r3, #12]
                tcplen = TCP_TCPLEN(&inseg);
 80179ca:	4b09      	ldr	r3, [pc, #36]	@ (80179f0 <tcp_receive+0x888>)
 80179cc:	891c      	ldrh	r4, [r3, #8]
 80179ce:	4b08      	ldr	r3, [pc, #32]	@ (80179f0 <tcp_receive+0x888>)
 80179d0:	68db      	ldr	r3, [r3, #12]
 80179d2:	899b      	ldrh	r3, [r3, #12]
 80179d4:	b29b      	uxth	r3, r3
 80179d6:	4618      	mov	r0, r3
 80179d8:	f7fa fc18 	bl	801220c <lwip_htons>
 80179dc:	4603      	mov	r3, r0
 80179de:	b2db      	uxtb	r3, r3
 80179e0:	f003 0303 	and.w	r3, r3, #3
 80179e4:	2b00      	cmp	r3, #0
 80179e6:	d00d      	beq.n	8017a04 <tcp_receive+0x89c>
 80179e8:	2301      	movs	r3, #1
 80179ea:	e00c      	b.n	8017a06 <tcp_receive+0x89e>
 80179ec:	2000e528 	.word	0x2000e528
 80179f0:	2000e508 	.word	0x2000e508
 80179f4:	2000e532 	.word	0x2000e532
 80179f8:	080211e8 	.word	0x080211e8
 80179fc:	08021590 	.word	0x08021590
 8017a00:	08021234 	.word	0x08021234
 8017a04:	2300      	movs	r3, #0
 8017a06:	4423      	add	r3, r4
 8017a08:	b29a      	uxth	r2, r3
 8017a0a:	4b98      	ldr	r3, [pc, #608]	@ (8017c6c <tcp_receive+0xb04>)
 8017a0c:	801a      	strh	r2, [r3, #0]
              }
              tmp = next;
 8017a0e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8017a10:	613b      	str	r3, [r7, #16]
              next = next->next;
 8017a12:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8017a14:	681b      	ldr	r3, [r3, #0]
 8017a16:	63fb      	str	r3, [r7, #60]	@ 0x3c
              tcp_seg_free(tmp);
 8017a18:	6938      	ldr	r0, [r7, #16]
 8017a1a:	f7fd fc6a 	bl	80152f2 <tcp_seg_free>
            while (next &&
 8017a1e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8017a20:	2b00      	cmp	r3, #0
 8017a22:	d00e      	beq.n	8017a42 <tcp_receive+0x8da>
                   TCP_SEQ_GEQ(seqno + tcplen,
 8017a24:	4b91      	ldr	r3, [pc, #580]	@ (8017c6c <tcp_receive+0xb04>)
 8017a26:	881b      	ldrh	r3, [r3, #0]
 8017a28:	461a      	mov	r2, r3
 8017a2a:	4b91      	ldr	r3, [pc, #580]	@ (8017c70 <tcp_receive+0xb08>)
 8017a2c:	681b      	ldr	r3, [r3, #0]
 8017a2e:	441a      	add	r2, r3
 8017a30:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8017a32:	68db      	ldr	r3, [r3, #12]
 8017a34:	685b      	ldr	r3, [r3, #4]
 8017a36:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8017a38:	8909      	ldrh	r1, [r1, #8]
 8017a3a:	440b      	add	r3, r1
 8017a3c:	1ad3      	subs	r3, r2, r3
            while (next &&
 8017a3e:	2b00      	cmp	r3, #0
 8017a40:	da9b      	bge.n	801797a <tcp_receive+0x812>
            }
            /* Now trim right side of inseg if it overlaps with the first
             * segment on ooseq */
            if (next &&
 8017a42:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8017a44:	2b00      	cmp	r3, #0
 8017a46:	d059      	beq.n	8017afc <tcp_receive+0x994>
                TCP_SEQ_GT(seqno + tcplen,
 8017a48:	4b88      	ldr	r3, [pc, #544]	@ (8017c6c <tcp_receive+0xb04>)
 8017a4a:	881b      	ldrh	r3, [r3, #0]
 8017a4c:	461a      	mov	r2, r3
 8017a4e:	4b88      	ldr	r3, [pc, #544]	@ (8017c70 <tcp_receive+0xb08>)
 8017a50:	681b      	ldr	r3, [r3, #0]
 8017a52:	441a      	add	r2, r3
 8017a54:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8017a56:	68db      	ldr	r3, [r3, #12]
 8017a58:	685b      	ldr	r3, [r3, #4]
 8017a5a:	1ad3      	subs	r3, r2, r3
            if (next &&
 8017a5c:	2b00      	cmp	r3, #0
 8017a5e:	dd4d      	ble.n	8017afc <tcp_receive+0x994>
                           next->tcphdr->seqno)) {
              /* inseg cannot have FIN here (already processed above) */
              inseg.len = (u16_t)(next->tcphdr->seqno - seqno);
 8017a60:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8017a62:	68db      	ldr	r3, [r3, #12]
 8017a64:	685b      	ldr	r3, [r3, #4]
 8017a66:	b29a      	uxth	r2, r3
 8017a68:	4b81      	ldr	r3, [pc, #516]	@ (8017c70 <tcp_receive+0xb08>)
 8017a6a:	681b      	ldr	r3, [r3, #0]
 8017a6c:	b29b      	uxth	r3, r3
 8017a6e:	1ad3      	subs	r3, r2, r3
 8017a70:	b29a      	uxth	r2, r3
 8017a72:	4b80      	ldr	r3, [pc, #512]	@ (8017c74 <tcp_receive+0xb0c>)
 8017a74:	811a      	strh	r2, [r3, #8]
              if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 8017a76:	4b7f      	ldr	r3, [pc, #508]	@ (8017c74 <tcp_receive+0xb0c>)
 8017a78:	68db      	ldr	r3, [r3, #12]
 8017a7a:	899b      	ldrh	r3, [r3, #12]
 8017a7c:	b29b      	uxth	r3, r3
 8017a7e:	4618      	mov	r0, r3
 8017a80:	f7fa fbc4 	bl	801220c <lwip_htons>
 8017a84:	4603      	mov	r3, r0
 8017a86:	b2db      	uxtb	r3, r3
 8017a88:	f003 0302 	and.w	r3, r3, #2
 8017a8c:	2b00      	cmp	r3, #0
 8017a8e:	d005      	beq.n	8017a9c <tcp_receive+0x934>
                inseg.len -= 1;
 8017a90:	4b78      	ldr	r3, [pc, #480]	@ (8017c74 <tcp_receive+0xb0c>)
 8017a92:	891b      	ldrh	r3, [r3, #8]
 8017a94:	3b01      	subs	r3, #1
 8017a96:	b29a      	uxth	r2, r3
 8017a98:	4b76      	ldr	r3, [pc, #472]	@ (8017c74 <tcp_receive+0xb0c>)
 8017a9a:	811a      	strh	r2, [r3, #8]
              }
              pbuf_realloc(inseg.p, inseg.len);
 8017a9c:	4b75      	ldr	r3, [pc, #468]	@ (8017c74 <tcp_receive+0xb0c>)
 8017a9e:	685b      	ldr	r3, [r3, #4]
 8017aa0:	4a74      	ldr	r2, [pc, #464]	@ (8017c74 <tcp_receive+0xb0c>)
 8017aa2:	8912      	ldrh	r2, [r2, #8]
 8017aa4:	4611      	mov	r1, r2
 8017aa6:	4618      	mov	r0, r3
 8017aa8:	f7fb fe18 	bl	80136dc <pbuf_realloc>
              tcplen = TCP_TCPLEN(&inseg);
 8017aac:	4b71      	ldr	r3, [pc, #452]	@ (8017c74 <tcp_receive+0xb0c>)
 8017aae:	891c      	ldrh	r4, [r3, #8]
 8017ab0:	4b70      	ldr	r3, [pc, #448]	@ (8017c74 <tcp_receive+0xb0c>)
 8017ab2:	68db      	ldr	r3, [r3, #12]
 8017ab4:	899b      	ldrh	r3, [r3, #12]
 8017ab6:	b29b      	uxth	r3, r3
 8017ab8:	4618      	mov	r0, r3
 8017aba:	f7fa fba7 	bl	801220c <lwip_htons>
 8017abe:	4603      	mov	r3, r0
 8017ac0:	b2db      	uxtb	r3, r3
 8017ac2:	f003 0303 	and.w	r3, r3, #3
 8017ac6:	2b00      	cmp	r3, #0
 8017ac8:	d001      	beq.n	8017ace <tcp_receive+0x966>
 8017aca:	2301      	movs	r3, #1
 8017acc:	e000      	b.n	8017ad0 <tcp_receive+0x968>
 8017ace:	2300      	movs	r3, #0
 8017ad0:	4423      	add	r3, r4
 8017ad2:	b29a      	uxth	r2, r3
 8017ad4:	4b65      	ldr	r3, [pc, #404]	@ (8017c6c <tcp_receive+0xb04>)
 8017ad6:	801a      	strh	r2, [r3, #0]
              LWIP_ASSERT("tcp_receive: segment not trimmed correctly to ooseq queue\n",
 8017ad8:	4b64      	ldr	r3, [pc, #400]	@ (8017c6c <tcp_receive+0xb04>)
 8017ada:	881b      	ldrh	r3, [r3, #0]
 8017adc:	461a      	mov	r2, r3
 8017ade:	4b64      	ldr	r3, [pc, #400]	@ (8017c70 <tcp_receive+0xb08>)
 8017ae0:	681b      	ldr	r3, [r3, #0]
 8017ae2:	441a      	add	r2, r3
 8017ae4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8017ae6:	68db      	ldr	r3, [r3, #12]
 8017ae8:	685b      	ldr	r3, [r3, #4]
 8017aea:	429a      	cmp	r2, r3
 8017aec:	d006      	beq.n	8017afc <tcp_receive+0x994>
 8017aee:	4b62      	ldr	r3, [pc, #392]	@ (8017c78 <tcp_receive+0xb10>)
 8017af0:	f240 52fc 	movw	r2, #1532	@ 0x5fc
 8017af4:	4961      	ldr	r1, [pc, #388]	@ (8017c7c <tcp_receive+0xb14>)
 8017af6:	4862      	ldr	r0, [pc, #392]	@ (8017c80 <tcp_receive+0xb18>)
 8017af8:	f006 fb08 	bl	801e10c <iprintf>
                          (seqno + tcplen) == next->tcphdr->seqno);
            }
            pcb->ooseq = next;
 8017afc:	687b      	ldr	r3, [r7, #4]
 8017afe:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8017b00:	675a      	str	r2, [r3, #116]	@ 0x74
          }
        }
#endif /* TCP_QUEUE_OOSEQ */

        pcb->rcv_nxt = seqno + tcplen;
 8017b02:	4b5a      	ldr	r3, [pc, #360]	@ (8017c6c <tcp_receive+0xb04>)
 8017b04:	881b      	ldrh	r3, [r3, #0]
 8017b06:	461a      	mov	r2, r3
 8017b08:	4b59      	ldr	r3, [pc, #356]	@ (8017c70 <tcp_receive+0xb08>)
 8017b0a:	681b      	ldr	r3, [r3, #0]
 8017b0c:	441a      	add	r2, r3
 8017b0e:	687b      	ldr	r3, [r7, #4]
 8017b10:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update the receiver's (our) window. */
        LWIP_ASSERT("tcp_receive: tcplen > rcv_wnd\n", pcb->rcv_wnd >= tcplen);
 8017b12:	687b      	ldr	r3, [r7, #4]
 8017b14:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 8017b16:	4b55      	ldr	r3, [pc, #340]	@ (8017c6c <tcp_receive+0xb04>)
 8017b18:	881b      	ldrh	r3, [r3, #0]
 8017b1a:	429a      	cmp	r2, r3
 8017b1c:	d206      	bcs.n	8017b2c <tcp_receive+0x9c4>
 8017b1e:	4b56      	ldr	r3, [pc, #344]	@ (8017c78 <tcp_receive+0xb10>)
 8017b20:	f240 6207 	movw	r2, #1543	@ 0x607
 8017b24:	4957      	ldr	r1, [pc, #348]	@ (8017c84 <tcp_receive+0xb1c>)
 8017b26:	4856      	ldr	r0, [pc, #344]	@ (8017c80 <tcp_receive+0xb18>)
 8017b28:	f006 faf0 	bl	801e10c <iprintf>
        pcb->rcv_wnd -= tcplen;
 8017b2c:	687b      	ldr	r3, [r7, #4]
 8017b2e:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 8017b30:	4b4e      	ldr	r3, [pc, #312]	@ (8017c6c <tcp_receive+0xb04>)
 8017b32:	881b      	ldrh	r3, [r3, #0]
 8017b34:	1ad3      	subs	r3, r2, r3
 8017b36:	b29a      	uxth	r2, r3
 8017b38:	687b      	ldr	r3, [r7, #4]
 8017b3a:	851a      	strh	r2, [r3, #40]	@ 0x28

        tcp_update_rcv_ann_wnd(pcb);
 8017b3c:	6878      	ldr	r0, [r7, #4]
 8017b3e:	f7fc feb1 	bl	80148a4 <tcp_update_rcv_ann_wnd>
           chains its data on this pbuf as well.

           If the segment was a FIN, we set the TF_GOT_FIN flag that will
           be used to indicate to the application that the remote side has
           closed its end of the connection. */
        if (inseg.p->tot_len > 0) {
 8017b42:	4b4c      	ldr	r3, [pc, #304]	@ (8017c74 <tcp_receive+0xb0c>)
 8017b44:	685b      	ldr	r3, [r3, #4]
 8017b46:	891b      	ldrh	r3, [r3, #8]
 8017b48:	2b00      	cmp	r3, #0
 8017b4a:	d006      	beq.n	8017b5a <tcp_receive+0x9f2>
          recv_data = inseg.p;
 8017b4c:	4b49      	ldr	r3, [pc, #292]	@ (8017c74 <tcp_receive+0xb0c>)
 8017b4e:	685b      	ldr	r3, [r3, #4]
 8017b50:	4a4d      	ldr	r2, [pc, #308]	@ (8017c88 <tcp_receive+0xb20>)
 8017b52:	6013      	str	r3, [r2, #0]
          /* Since this pbuf now is the responsibility of the
             application, we delete our reference to it so that we won't
             (mistakingly) deallocate it. */
          inseg.p = NULL;
 8017b54:	4b47      	ldr	r3, [pc, #284]	@ (8017c74 <tcp_receive+0xb0c>)
 8017b56:	2200      	movs	r2, #0
 8017b58:	605a      	str	r2, [r3, #4]
        }
        if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 8017b5a:	4b46      	ldr	r3, [pc, #280]	@ (8017c74 <tcp_receive+0xb0c>)
 8017b5c:	68db      	ldr	r3, [r3, #12]
 8017b5e:	899b      	ldrh	r3, [r3, #12]
 8017b60:	b29b      	uxth	r3, r3
 8017b62:	4618      	mov	r0, r3
 8017b64:	f7fa fb52 	bl	801220c <lwip_htons>
 8017b68:	4603      	mov	r3, r0
 8017b6a:	b2db      	uxtb	r3, r3
 8017b6c:	f003 0301 	and.w	r3, r3, #1
 8017b70:	2b00      	cmp	r3, #0
 8017b72:	f000 80b8 	beq.w	8017ce6 <tcp_receive+0xb7e>
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: received FIN.\n"));
          recv_flags |= TF_GOT_FIN;
 8017b76:	4b45      	ldr	r3, [pc, #276]	@ (8017c8c <tcp_receive+0xb24>)
 8017b78:	781b      	ldrb	r3, [r3, #0]
 8017b7a:	f043 0320 	orr.w	r3, r3, #32
 8017b7e:	b2da      	uxtb	r2, r3
 8017b80:	4b42      	ldr	r3, [pc, #264]	@ (8017c8c <tcp_receive+0xb24>)
 8017b82:	701a      	strb	r2, [r3, #0]
        }

#if TCP_QUEUE_OOSEQ
        /* We now check if we have segments on the ->ooseq queue that
           are now in sequence. */
        while (pcb->ooseq != NULL &&
 8017b84:	e0af      	b.n	8017ce6 <tcp_receive+0xb7e>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {

          struct tcp_seg *cseg = pcb->ooseq;
 8017b86:	687b      	ldr	r3, [r7, #4]
 8017b88:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8017b8a:	60bb      	str	r3, [r7, #8]
          seqno = pcb->ooseq->tcphdr->seqno;
 8017b8c:	687b      	ldr	r3, [r7, #4]
 8017b8e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8017b90:	68db      	ldr	r3, [r3, #12]
 8017b92:	685b      	ldr	r3, [r3, #4]
 8017b94:	4a36      	ldr	r2, [pc, #216]	@ (8017c70 <tcp_receive+0xb08>)
 8017b96:	6013      	str	r3, [r2, #0]

          pcb->rcv_nxt += TCP_TCPLEN(cseg);
 8017b98:	68bb      	ldr	r3, [r7, #8]
 8017b9a:	891b      	ldrh	r3, [r3, #8]
 8017b9c:	461c      	mov	r4, r3
 8017b9e:	68bb      	ldr	r3, [r7, #8]
 8017ba0:	68db      	ldr	r3, [r3, #12]
 8017ba2:	899b      	ldrh	r3, [r3, #12]
 8017ba4:	b29b      	uxth	r3, r3
 8017ba6:	4618      	mov	r0, r3
 8017ba8:	f7fa fb30 	bl	801220c <lwip_htons>
 8017bac:	4603      	mov	r3, r0
 8017bae:	b2db      	uxtb	r3, r3
 8017bb0:	f003 0303 	and.w	r3, r3, #3
 8017bb4:	2b00      	cmp	r3, #0
 8017bb6:	d001      	beq.n	8017bbc <tcp_receive+0xa54>
 8017bb8:	2301      	movs	r3, #1
 8017bba:	e000      	b.n	8017bbe <tcp_receive+0xa56>
 8017bbc:	2300      	movs	r3, #0
 8017bbe:	191a      	adds	r2, r3, r4
 8017bc0:	687b      	ldr	r3, [r7, #4]
 8017bc2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8017bc4:	441a      	add	r2, r3
 8017bc6:	687b      	ldr	r3, [r7, #4]
 8017bc8:	625a      	str	r2, [r3, #36]	@ 0x24
          LWIP_ASSERT("tcp_receive: ooseq tcplen > rcv_wnd\n",
 8017bca:	687b      	ldr	r3, [r7, #4]
 8017bcc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8017bce:	461c      	mov	r4, r3
 8017bd0:	68bb      	ldr	r3, [r7, #8]
 8017bd2:	891b      	ldrh	r3, [r3, #8]
 8017bd4:	461d      	mov	r5, r3
 8017bd6:	68bb      	ldr	r3, [r7, #8]
 8017bd8:	68db      	ldr	r3, [r3, #12]
 8017bda:	899b      	ldrh	r3, [r3, #12]
 8017bdc:	b29b      	uxth	r3, r3
 8017bde:	4618      	mov	r0, r3
 8017be0:	f7fa fb14 	bl	801220c <lwip_htons>
 8017be4:	4603      	mov	r3, r0
 8017be6:	b2db      	uxtb	r3, r3
 8017be8:	f003 0303 	and.w	r3, r3, #3
 8017bec:	2b00      	cmp	r3, #0
 8017bee:	d001      	beq.n	8017bf4 <tcp_receive+0xa8c>
 8017bf0:	2301      	movs	r3, #1
 8017bf2:	e000      	b.n	8017bf6 <tcp_receive+0xa8e>
 8017bf4:	2300      	movs	r3, #0
 8017bf6:	442b      	add	r3, r5
 8017bf8:	429c      	cmp	r4, r3
 8017bfa:	d206      	bcs.n	8017c0a <tcp_receive+0xaa2>
 8017bfc:	4b1e      	ldr	r3, [pc, #120]	@ (8017c78 <tcp_receive+0xb10>)
 8017bfe:	f240 622b 	movw	r2, #1579	@ 0x62b
 8017c02:	4923      	ldr	r1, [pc, #140]	@ (8017c90 <tcp_receive+0xb28>)
 8017c04:	481e      	ldr	r0, [pc, #120]	@ (8017c80 <tcp_receive+0xb18>)
 8017c06:	f006 fa81 	bl	801e10c <iprintf>
                      pcb->rcv_wnd >= TCP_TCPLEN(cseg));
          pcb->rcv_wnd -= TCP_TCPLEN(cseg);
 8017c0a:	68bb      	ldr	r3, [r7, #8]
 8017c0c:	891b      	ldrh	r3, [r3, #8]
 8017c0e:	461c      	mov	r4, r3
 8017c10:	68bb      	ldr	r3, [r7, #8]
 8017c12:	68db      	ldr	r3, [r3, #12]
 8017c14:	899b      	ldrh	r3, [r3, #12]
 8017c16:	b29b      	uxth	r3, r3
 8017c18:	4618      	mov	r0, r3
 8017c1a:	f7fa faf7 	bl	801220c <lwip_htons>
 8017c1e:	4603      	mov	r3, r0
 8017c20:	b2db      	uxtb	r3, r3
 8017c22:	f003 0303 	and.w	r3, r3, #3
 8017c26:	2b00      	cmp	r3, #0
 8017c28:	d001      	beq.n	8017c2e <tcp_receive+0xac6>
 8017c2a:	2301      	movs	r3, #1
 8017c2c:	e000      	b.n	8017c30 <tcp_receive+0xac8>
 8017c2e:	2300      	movs	r3, #0
 8017c30:	1919      	adds	r1, r3, r4
 8017c32:	687b      	ldr	r3, [r7, #4]
 8017c34:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 8017c36:	b28b      	uxth	r3, r1
 8017c38:	1ad3      	subs	r3, r2, r3
 8017c3a:	b29a      	uxth	r2, r3
 8017c3c:	687b      	ldr	r3, [r7, #4]
 8017c3e:	851a      	strh	r2, [r3, #40]	@ 0x28

          tcp_update_rcv_ann_wnd(pcb);
 8017c40:	6878      	ldr	r0, [r7, #4]
 8017c42:	f7fc fe2f 	bl	80148a4 <tcp_update_rcv_ann_wnd>

          if (cseg->p->tot_len > 0) {
 8017c46:	68bb      	ldr	r3, [r7, #8]
 8017c48:	685b      	ldr	r3, [r3, #4]
 8017c4a:	891b      	ldrh	r3, [r3, #8]
 8017c4c:	2b00      	cmp	r3, #0
 8017c4e:	d028      	beq.n	8017ca2 <tcp_receive+0xb3a>
            /* Chain this pbuf onto the pbuf that we will pass to
               the application. */
            /* With window scaling, this can overflow recv_data->tot_len, but
               that's not a problem since we explicitly fix that before passing
               recv_data to the application. */
            if (recv_data) {
 8017c50:	4b0d      	ldr	r3, [pc, #52]	@ (8017c88 <tcp_receive+0xb20>)
 8017c52:	681b      	ldr	r3, [r3, #0]
 8017c54:	2b00      	cmp	r3, #0
 8017c56:	d01d      	beq.n	8017c94 <tcp_receive+0xb2c>
              pbuf_cat(recv_data, cseg->p);
 8017c58:	4b0b      	ldr	r3, [pc, #44]	@ (8017c88 <tcp_receive+0xb20>)
 8017c5a:	681a      	ldr	r2, [r3, #0]
 8017c5c:	68bb      	ldr	r3, [r7, #8]
 8017c5e:	685b      	ldr	r3, [r3, #4]
 8017c60:	4619      	mov	r1, r3
 8017c62:	4610      	mov	r0, r2
 8017c64:	f7fb ff8e 	bl	8013b84 <pbuf_cat>
 8017c68:	e018      	b.n	8017c9c <tcp_receive+0xb34>
 8017c6a:	bf00      	nop
 8017c6c:	2000e532 	.word	0x2000e532
 8017c70:	2000e528 	.word	0x2000e528
 8017c74:	2000e508 	.word	0x2000e508
 8017c78:	080211e8 	.word	0x080211e8
 8017c7c:	080215c8 	.word	0x080215c8
 8017c80:	08021234 	.word	0x08021234
 8017c84:	08021604 	.word	0x08021604
 8017c88:	2000e538 	.word	0x2000e538
 8017c8c:	2000e535 	.word	0x2000e535
 8017c90:	08021624 	.word	0x08021624
            } else {
              recv_data = cseg->p;
 8017c94:	68bb      	ldr	r3, [r7, #8]
 8017c96:	685b      	ldr	r3, [r3, #4]
 8017c98:	4a70      	ldr	r2, [pc, #448]	@ (8017e5c <tcp_receive+0xcf4>)
 8017c9a:	6013      	str	r3, [r2, #0]
            }
            cseg->p = NULL;
 8017c9c:	68bb      	ldr	r3, [r7, #8]
 8017c9e:	2200      	movs	r2, #0
 8017ca0:	605a      	str	r2, [r3, #4]
          }
          if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 8017ca2:	68bb      	ldr	r3, [r7, #8]
 8017ca4:	68db      	ldr	r3, [r3, #12]
 8017ca6:	899b      	ldrh	r3, [r3, #12]
 8017ca8:	b29b      	uxth	r3, r3
 8017caa:	4618      	mov	r0, r3
 8017cac:	f7fa faae 	bl	801220c <lwip_htons>
 8017cb0:	4603      	mov	r3, r0
 8017cb2:	b2db      	uxtb	r3, r3
 8017cb4:	f003 0301 	and.w	r3, r3, #1
 8017cb8:	2b00      	cmp	r3, #0
 8017cba:	d00d      	beq.n	8017cd8 <tcp_receive+0xb70>
            LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: dequeued FIN.\n"));
            recv_flags |= TF_GOT_FIN;
 8017cbc:	4b68      	ldr	r3, [pc, #416]	@ (8017e60 <tcp_receive+0xcf8>)
 8017cbe:	781b      	ldrb	r3, [r3, #0]
 8017cc0:	f043 0320 	orr.w	r3, r3, #32
 8017cc4:	b2da      	uxtb	r2, r3
 8017cc6:	4b66      	ldr	r3, [pc, #408]	@ (8017e60 <tcp_receive+0xcf8>)
 8017cc8:	701a      	strb	r2, [r3, #0]
            if (pcb->state == ESTABLISHED) { /* force passive close or we can move to active close */
 8017cca:	687b      	ldr	r3, [r7, #4]
 8017ccc:	7d1b      	ldrb	r3, [r3, #20]
 8017cce:	2b04      	cmp	r3, #4
 8017cd0:	d102      	bne.n	8017cd8 <tcp_receive+0xb70>
              pcb->state = CLOSE_WAIT;
 8017cd2:	687b      	ldr	r3, [r7, #4]
 8017cd4:	2207      	movs	r2, #7
 8017cd6:	751a      	strb	r2, [r3, #20]
            }
          }

          pcb->ooseq = cseg->next;
 8017cd8:	68bb      	ldr	r3, [r7, #8]
 8017cda:	681a      	ldr	r2, [r3, #0]
 8017cdc:	687b      	ldr	r3, [r7, #4]
 8017cde:	675a      	str	r2, [r3, #116]	@ 0x74
          tcp_seg_free(cseg);
 8017ce0:	68b8      	ldr	r0, [r7, #8]
 8017ce2:	f7fd fb06 	bl	80152f2 <tcp_seg_free>
        while (pcb->ooseq != NULL &&
 8017ce6:	687b      	ldr	r3, [r7, #4]
 8017ce8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8017cea:	2b00      	cmp	r3, #0
 8017cec:	d008      	beq.n	8017d00 <tcp_receive+0xb98>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {
 8017cee:	687b      	ldr	r3, [r7, #4]
 8017cf0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8017cf2:	68db      	ldr	r3, [r3, #12]
 8017cf4:	685a      	ldr	r2, [r3, #4]
 8017cf6:	687b      	ldr	r3, [r7, #4]
 8017cf8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        while (pcb->ooseq != NULL &&
 8017cfa:	429a      	cmp	r2, r3
 8017cfc:	f43f af43 	beq.w	8017b86 <tcp_receive+0xa1e>
#endif /* LWIP_TCP_SACK_OUT */
#endif /* TCP_QUEUE_OOSEQ */


        /* Acknowledge the segment(s). */
        tcp_ack(pcb);
 8017d00:	687b      	ldr	r3, [r7, #4]
 8017d02:	8b5b      	ldrh	r3, [r3, #26]
 8017d04:	f003 0301 	and.w	r3, r3, #1
 8017d08:	2b00      	cmp	r3, #0
 8017d0a:	d00e      	beq.n	8017d2a <tcp_receive+0xbc2>
 8017d0c:	687b      	ldr	r3, [r7, #4]
 8017d0e:	8b5b      	ldrh	r3, [r3, #26]
 8017d10:	f023 0301 	bic.w	r3, r3, #1
 8017d14:	b29a      	uxth	r2, r3
 8017d16:	687b      	ldr	r3, [r7, #4]
 8017d18:	835a      	strh	r2, [r3, #26]
 8017d1a:	687b      	ldr	r3, [r7, #4]
 8017d1c:	8b5b      	ldrh	r3, [r3, #26]
 8017d1e:	f043 0302 	orr.w	r3, r3, #2
 8017d22:	b29a      	uxth	r2, r3
 8017d24:	687b      	ldr	r3, [r7, #4]
 8017d26:	835a      	strh	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 8017d28:	e187      	b.n	801803a <tcp_receive+0xed2>
        tcp_ack(pcb);
 8017d2a:	687b      	ldr	r3, [r7, #4]
 8017d2c:	8b5b      	ldrh	r3, [r3, #26]
 8017d2e:	f043 0301 	orr.w	r3, r3, #1
 8017d32:	b29a      	uxth	r2, r3
 8017d34:	687b      	ldr	r3, [r7, #4]
 8017d36:	835a      	strh	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 8017d38:	e17f      	b.n	801803a <tcp_receive+0xed2>
      } else {
        /* We get here if the incoming segment is out-of-sequence. */

#if TCP_QUEUE_OOSEQ
        /* We queue the segment on the ->ooseq queue. */
        if (pcb->ooseq == NULL) {
 8017d3a:	687b      	ldr	r3, [r7, #4]
 8017d3c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8017d3e:	2b00      	cmp	r3, #0
 8017d40:	d106      	bne.n	8017d50 <tcp_receive+0xbe8>
          pcb->ooseq = tcp_seg_copy(&inseg);
 8017d42:	4848      	ldr	r0, [pc, #288]	@ (8017e64 <tcp_receive+0xcfc>)
 8017d44:	f7fd faee 	bl	8015324 <tcp_seg_copy>
 8017d48:	4602      	mov	r2, r0
 8017d4a:	687b      	ldr	r3, [r7, #4]
 8017d4c:	675a      	str	r2, [r3, #116]	@ 0x74
 8017d4e:	e16c      	b.n	801802a <tcp_receive+0xec2>
#if LWIP_TCP_SACK_OUT
          /* This is the left edge of the lowest possible SACK range.
             It may start before the newly received segment (possibly adjusted below). */
          u32_t sackbeg = TCP_SEQ_LT(seqno, pcb->ooseq->tcphdr->seqno) ? seqno : pcb->ooseq->tcphdr->seqno;
#endif /* LWIP_TCP_SACK_OUT */
          struct tcp_seg *next, *prev = NULL;
 8017d50:	2300      	movs	r3, #0
 8017d52:	637b      	str	r3, [r7, #52]	@ 0x34
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 8017d54:	687b      	ldr	r3, [r7, #4]
 8017d56:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8017d58:	63bb      	str	r3, [r7, #56]	@ 0x38
 8017d5a:	e156      	b.n	801800a <tcp_receive+0xea2>
            if (seqno == next->tcphdr->seqno) {
 8017d5c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017d5e:	68db      	ldr	r3, [r3, #12]
 8017d60:	685a      	ldr	r2, [r3, #4]
 8017d62:	4b41      	ldr	r3, [pc, #260]	@ (8017e68 <tcp_receive+0xd00>)
 8017d64:	681b      	ldr	r3, [r3, #0]
 8017d66:	429a      	cmp	r2, r3
 8017d68:	d11d      	bne.n	8017da6 <tcp_receive+0xc3e>
              /* The sequence number of the incoming segment is the
                 same as the sequence number of the segment on
                 ->ooseq. We check the lengths to see which one to
                 discard. */
              if (inseg.len > next->len) {
 8017d6a:	4b3e      	ldr	r3, [pc, #248]	@ (8017e64 <tcp_receive+0xcfc>)
 8017d6c:	891a      	ldrh	r2, [r3, #8]
 8017d6e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017d70:	891b      	ldrh	r3, [r3, #8]
 8017d72:	429a      	cmp	r2, r3
 8017d74:	f240 814e 	bls.w	8018014 <tcp_receive+0xeac>
                /* The incoming segment is larger than the old
                   segment. We replace some segments with the new
                   one. */
                struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 8017d78:	483a      	ldr	r0, [pc, #232]	@ (8017e64 <tcp_receive+0xcfc>)
 8017d7a:	f7fd fad3 	bl	8015324 <tcp_seg_copy>
 8017d7e:	6178      	str	r0, [r7, #20]
                if (cseg != NULL) {
 8017d80:	697b      	ldr	r3, [r7, #20]
 8017d82:	2b00      	cmp	r3, #0
 8017d84:	f000 8148 	beq.w	8018018 <tcp_receive+0xeb0>
                  if (prev != NULL) {
 8017d88:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8017d8a:	2b00      	cmp	r3, #0
 8017d8c:	d003      	beq.n	8017d96 <tcp_receive+0xc2e>
                    prev->next = cseg;
 8017d8e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8017d90:	697a      	ldr	r2, [r7, #20]
 8017d92:	601a      	str	r2, [r3, #0]
 8017d94:	e002      	b.n	8017d9c <tcp_receive+0xc34>
                  } else {
                    pcb->ooseq = cseg;
 8017d96:	687b      	ldr	r3, [r7, #4]
 8017d98:	697a      	ldr	r2, [r7, #20]
 8017d9a:	675a      	str	r2, [r3, #116]	@ 0x74
                  }
                  tcp_oos_insert_segment(cseg, next);
 8017d9c:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8017d9e:	6978      	ldr	r0, [r7, #20]
 8017da0:	f7ff f8de 	bl	8016f60 <tcp_oos_insert_segment>
                }
                break;
 8017da4:	e138      	b.n	8018018 <tcp_receive+0xeb0>
                   segment was smaller than the old one; in either
                   case, we ditch the incoming segment. */
                break;
              }
            } else {
              if (prev == NULL) {
 8017da6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8017da8:	2b00      	cmp	r3, #0
 8017daa:	d117      	bne.n	8017ddc <tcp_receive+0xc74>
                if (TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {
 8017dac:	4b2e      	ldr	r3, [pc, #184]	@ (8017e68 <tcp_receive+0xd00>)
 8017dae:	681a      	ldr	r2, [r3, #0]
 8017db0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017db2:	68db      	ldr	r3, [r3, #12]
 8017db4:	685b      	ldr	r3, [r3, #4]
 8017db6:	1ad3      	subs	r3, r2, r3
 8017db8:	2b00      	cmp	r3, #0
 8017dba:	da57      	bge.n	8017e6c <tcp_receive+0xd04>
                  /* The sequence number of the incoming segment is lower
                     than the sequence number of the first segment on the
                     queue. We put the incoming segment first on the
                     queue. */
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 8017dbc:	4829      	ldr	r0, [pc, #164]	@ (8017e64 <tcp_receive+0xcfc>)
 8017dbe:	f7fd fab1 	bl	8015324 <tcp_seg_copy>
 8017dc2:	61b8      	str	r0, [r7, #24]
                  if (cseg != NULL) {
 8017dc4:	69bb      	ldr	r3, [r7, #24]
 8017dc6:	2b00      	cmp	r3, #0
 8017dc8:	f000 8128 	beq.w	801801c <tcp_receive+0xeb4>
                    pcb->ooseq = cseg;
 8017dcc:	687b      	ldr	r3, [r7, #4]
 8017dce:	69ba      	ldr	r2, [r7, #24]
 8017dd0:	675a      	str	r2, [r3, #116]	@ 0x74
                    tcp_oos_insert_segment(cseg, next);
 8017dd2:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8017dd4:	69b8      	ldr	r0, [r7, #24]
 8017dd6:	f7ff f8c3 	bl	8016f60 <tcp_oos_insert_segment>
                  }
                  break;
 8017dda:	e11f      	b.n	801801c <tcp_receive+0xeb4>
                }
              } else {
                /*if (TCP_SEQ_LT(prev->tcphdr->seqno, seqno) &&
                  TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {*/
                if (TCP_SEQ_BETWEEN(seqno, prev->tcphdr->seqno + 1, next->tcphdr->seqno - 1)) {
 8017ddc:	4b22      	ldr	r3, [pc, #136]	@ (8017e68 <tcp_receive+0xd00>)
 8017dde:	681a      	ldr	r2, [r3, #0]
 8017de0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8017de2:	68db      	ldr	r3, [r3, #12]
 8017de4:	685b      	ldr	r3, [r3, #4]
 8017de6:	1ad3      	subs	r3, r2, r3
 8017de8:	3b01      	subs	r3, #1
 8017dea:	2b00      	cmp	r3, #0
 8017dec:	db3e      	blt.n	8017e6c <tcp_receive+0xd04>
 8017dee:	4b1e      	ldr	r3, [pc, #120]	@ (8017e68 <tcp_receive+0xd00>)
 8017df0:	681a      	ldr	r2, [r3, #0]
 8017df2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017df4:	68db      	ldr	r3, [r3, #12]
 8017df6:	685b      	ldr	r3, [r3, #4]
 8017df8:	1ad3      	subs	r3, r2, r3
 8017dfa:	3301      	adds	r3, #1
 8017dfc:	2b00      	cmp	r3, #0
 8017dfe:	dc35      	bgt.n	8017e6c <tcp_receive+0xd04>
                  /* The sequence number of the incoming segment is in
                     between the sequence numbers of the previous and
                     the next segment on ->ooseq. We trim trim the previous
                     segment, delete next segments that included in received segment
                     and trim received, if needed. */
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 8017e00:	4818      	ldr	r0, [pc, #96]	@ (8017e64 <tcp_receive+0xcfc>)
 8017e02:	f7fd fa8f 	bl	8015324 <tcp_seg_copy>
 8017e06:	61f8      	str	r0, [r7, #28]
                  if (cseg != NULL) {
 8017e08:	69fb      	ldr	r3, [r7, #28]
 8017e0a:	2b00      	cmp	r3, #0
 8017e0c:	f000 8108 	beq.w	8018020 <tcp_receive+0xeb8>
                    if (TCP_SEQ_GT(prev->tcphdr->seqno + prev->len, seqno)) {
 8017e10:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8017e12:	68db      	ldr	r3, [r3, #12]
 8017e14:	685b      	ldr	r3, [r3, #4]
 8017e16:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8017e18:	8912      	ldrh	r2, [r2, #8]
 8017e1a:	441a      	add	r2, r3
 8017e1c:	4b12      	ldr	r3, [pc, #72]	@ (8017e68 <tcp_receive+0xd00>)
 8017e1e:	681b      	ldr	r3, [r3, #0]
 8017e20:	1ad3      	subs	r3, r2, r3
 8017e22:	2b00      	cmp	r3, #0
 8017e24:	dd12      	ble.n	8017e4c <tcp_receive+0xce4>
                      /* We need to trim the prev segment. */
                      prev->len = (u16_t)(seqno - prev->tcphdr->seqno);
 8017e26:	4b10      	ldr	r3, [pc, #64]	@ (8017e68 <tcp_receive+0xd00>)
 8017e28:	681b      	ldr	r3, [r3, #0]
 8017e2a:	b29a      	uxth	r2, r3
 8017e2c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8017e2e:	68db      	ldr	r3, [r3, #12]
 8017e30:	685b      	ldr	r3, [r3, #4]
 8017e32:	b29b      	uxth	r3, r3
 8017e34:	1ad3      	subs	r3, r2, r3
 8017e36:	b29a      	uxth	r2, r3
 8017e38:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8017e3a:	811a      	strh	r2, [r3, #8]
                      pbuf_realloc(prev->p, prev->len);
 8017e3c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8017e3e:	685a      	ldr	r2, [r3, #4]
 8017e40:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8017e42:	891b      	ldrh	r3, [r3, #8]
 8017e44:	4619      	mov	r1, r3
 8017e46:	4610      	mov	r0, r2
 8017e48:	f7fb fc48 	bl	80136dc <pbuf_realloc>
                    }
                    prev->next = cseg;
 8017e4c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8017e4e:	69fa      	ldr	r2, [r7, #28]
 8017e50:	601a      	str	r2, [r3, #0]
                    tcp_oos_insert_segment(cseg, next);
 8017e52:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8017e54:	69f8      	ldr	r0, [r7, #28]
 8017e56:	f7ff f883 	bl	8016f60 <tcp_oos_insert_segment>
                  }
                  break;
 8017e5a:	e0e1      	b.n	8018020 <tcp_receive+0xeb8>
 8017e5c:	2000e538 	.word	0x2000e538
 8017e60:	2000e535 	.word	0x2000e535
 8017e64:	2000e508 	.word	0x2000e508
 8017e68:	2000e528 	.word	0x2000e528
#endif /* LWIP_TCP_SACK_OUT */

              /* We don't use 'prev' below, so let's set it to current 'next'.
                 This way even if we break the loop below, 'prev' will be pointing
                 at the segment right in front of the newly added one. */
              prev = next;
 8017e6c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017e6e:	637b      	str	r3, [r7, #52]	@ 0x34

              /* If the "next" segment is the last segment on the
                 ooseq queue, we add the incoming segment to the end
                 of the list. */
              if (next->next == NULL &&
 8017e70:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017e72:	681b      	ldr	r3, [r3, #0]
 8017e74:	2b00      	cmp	r3, #0
 8017e76:	f040 80c5 	bne.w	8018004 <tcp_receive+0xe9c>
                  TCP_SEQ_GT(seqno, next->tcphdr->seqno)) {
 8017e7a:	4b7f      	ldr	r3, [pc, #508]	@ (8018078 <tcp_receive+0xf10>)
 8017e7c:	681a      	ldr	r2, [r3, #0]
 8017e7e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017e80:	68db      	ldr	r3, [r3, #12]
 8017e82:	685b      	ldr	r3, [r3, #4]
 8017e84:	1ad3      	subs	r3, r2, r3
              if (next->next == NULL &&
 8017e86:	2b00      	cmp	r3, #0
 8017e88:	f340 80bc 	ble.w	8018004 <tcp_receive+0xe9c>
                if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 8017e8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017e8e:	68db      	ldr	r3, [r3, #12]
 8017e90:	899b      	ldrh	r3, [r3, #12]
 8017e92:	b29b      	uxth	r3, r3
 8017e94:	4618      	mov	r0, r3
 8017e96:	f7fa f9b9 	bl	801220c <lwip_htons>
 8017e9a:	4603      	mov	r3, r0
 8017e9c:	b2db      	uxtb	r3, r3
 8017e9e:	f003 0301 	and.w	r3, r3, #1
 8017ea2:	2b00      	cmp	r3, #0
 8017ea4:	f040 80be 	bne.w	8018024 <tcp_receive+0xebc>
                  /* segment "next" already contains all data */
                  break;
                }
                next->next = tcp_seg_copy(&inseg);
 8017ea8:	4874      	ldr	r0, [pc, #464]	@ (801807c <tcp_receive+0xf14>)
 8017eaa:	f7fd fa3b 	bl	8015324 <tcp_seg_copy>
 8017eae:	4602      	mov	r2, r0
 8017eb0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017eb2:	601a      	str	r2, [r3, #0]
                if (next->next != NULL) {
 8017eb4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017eb6:	681b      	ldr	r3, [r3, #0]
 8017eb8:	2b00      	cmp	r3, #0
 8017eba:	f000 80b5 	beq.w	8018028 <tcp_receive+0xec0>
                  if (TCP_SEQ_GT(next->tcphdr->seqno + next->len, seqno)) {
 8017ebe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017ec0:	68db      	ldr	r3, [r3, #12]
 8017ec2:	685b      	ldr	r3, [r3, #4]
 8017ec4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8017ec6:	8912      	ldrh	r2, [r2, #8]
 8017ec8:	441a      	add	r2, r3
 8017eca:	4b6b      	ldr	r3, [pc, #428]	@ (8018078 <tcp_receive+0xf10>)
 8017ecc:	681b      	ldr	r3, [r3, #0]
 8017ece:	1ad3      	subs	r3, r2, r3
 8017ed0:	2b00      	cmp	r3, #0
 8017ed2:	dd12      	ble.n	8017efa <tcp_receive+0xd92>
                    /* We need to trim the last segment. */
                    next->len = (u16_t)(seqno - next->tcphdr->seqno);
 8017ed4:	4b68      	ldr	r3, [pc, #416]	@ (8018078 <tcp_receive+0xf10>)
 8017ed6:	681b      	ldr	r3, [r3, #0]
 8017ed8:	b29a      	uxth	r2, r3
 8017eda:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017edc:	68db      	ldr	r3, [r3, #12]
 8017ede:	685b      	ldr	r3, [r3, #4]
 8017ee0:	b29b      	uxth	r3, r3
 8017ee2:	1ad3      	subs	r3, r2, r3
 8017ee4:	b29a      	uxth	r2, r3
 8017ee6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017ee8:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->p, next->len);
 8017eea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017eec:	685a      	ldr	r2, [r3, #4]
 8017eee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017ef0:	891b      	ldrh	r3, [r3, #8]
 8017ef2:	4619      	mov	r1, r3
 8017ef4:	4610      	mov	r0, r2
 8017ef6:	f7fb fbf1 	bl	80136dc <pbuf_realloc>
                  }
                  /* check if the remote side overruns our receive window */
                  if (TCP_SEQ_GT((u32_t)tcplen + seqno, pcb->rcv_nxt + (u32_t)pcb->rcv_wnd)) {
 8017efa:	4b61      	ldr	r3, [pc, #388]	@ (8018080 <tcp_receive+0xf18>)
 8017efc:	881b      	ldrh	r3, [r3, #0]
 8017efe:	461a      	mov	r2, r3
 8017f00:	4b5d      	ldr	r3, [pc, #372]	@ (8018078 <tcp_receive+0xf10>)
 8017f02:	681b      	ldr	r3, [r3, #0]
 8017f04:	441a      	add	r2, r3
 8017f06:	687b      	ldr	r3, [r7, #4]
 8017f08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8017f0a:	6879      	ldr	r1, [r7, #4]
 8017f0c:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 8017f0e:	440b      	add	r3, r1
 8017f10:	1ad3      	subs	r3, r2, r3
 8017f12:	2b00      	cmp	r3, #0
 8017f14:	f340 8088 	ble.w	8018028 <tcp_receive+0xec0>
                    LWIP_DEBUGF(TCP_INPUT_DEBUG,
                                ("tcp_receive: other end overran receive window"
                                 "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                                 seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
                    if (TCPH_FLAGS(next->next->tcphdr) & TCP_FIN) {
 8017f18:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017f1a:	681b      	ldr	r3, [r3, #0]
 8017f1c:	68db      	ldr	r3, [r3, #12]
 8017f1e:	899b      	ldrh	r3, [r3, #12]
 8017f20:	b29b      	uxth	r3, r3
 8017f22:	4618      	mov	r0, r3
 8017f24:	f7fa f972 	bl	801220c <lwip_htons>
 8017f28:	4603      	mov	r3, r0
 8017f2a:	b2db      	uxtb	r3, r3
 8017f2c:	f003 0301 	and.w	r3, r3, #1
 8017f30:	2b00      	cmp	r3, #0
 8017f32:	d021      	beq.n	8017f78 <tcp_receive+0xe10>
                      /* Must remove the FIN from the header as we're trimming
                       * that byte of sequence-space from the packet */
                      TCPH_FLAGS_SET(next->next->tcphdr, TCPH_FLAGS(next->next->tcphdr) & ~TCP_FIN);
 8017f34:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017f36:	681b      	ldr	r3, [r3, #0]
 8017f38:	68db      	ldr	r3, [r3, #12]
 8017f3a:	899b      	ldrh	r3, [r3, #12]
 8017f3c:	b29b      	uxth	r3, r3
 8017f3e:	b21b      	sxth	r3, r3
 8017f40:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8017f44:	b21c      	sxth	r4, r3
 8017f46:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017f48:	681b      	ldr	r3, [r3, #0]
 8017f4a:	68db      	ldr	r3, [r3, #12]
 8017f4c:	899b      	ldrh	r3, [r3, #12]
 8017f4e:	b29b      	uxth	r3, r3
 8017f50:	4618      	mov	r0, r3
 8017f52:	f7fa f95b 	bl	801220c <lwip_htons>
 8017f56:	4603      	mov	r3, r0
 8017f58:	b2db      	uxtb	r3, r3
 8017f5a:	f003 033e 	and.w	r3, r3, #62	@ 0x3e
 8017f5e:	b29b      	uxth	r3, r3
 8017f60:	4618      	mov	r0, r3
 8017f62:	f7fa f953 	bl	801220c <lwip_htons>
 8017f66:	4603      	mov	r3, r0
 8017f68:	b21b      	sxth	r3, r3
 8017f6a:	4323      	orrs	r3, r4
 8017f6c:	b21a      	sxth	r2, r3
 8017f6e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017f70:	681b      	ldr	r3, [r3, #0]
 8017f72:	68db      	ldr	r3, [r3, #12]
 8017f74:	b292      	uxth	r2, r2
 8017f76:	819a      	strh	r2, [r3, #12]
                    }
                    /* Adjust length of segment to fit in the window. */
                    next->next->len = (u16_t)(pcb->rcv_nxt + pcb->rcv_wnd - seqno);
 8017f78:	687b      	ldr	r3, [r7, #4]
 8017f7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8017f7c:	b29a      	uxth	r2, r3
 8017f7e:	687b      	ldr	r3, [r7, #4]
 8017f80:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8017f82:	4413      	add	r3, r2
 8017f84:	b299      	uxth	r1, r3
 8017f86:	4b3c      	ldr	r3, [pc, #240]	@ (8018078 <tcp_receive+0xf10>)
 8017f88:	681b      	ldr	r3, [r3, #0]
 8017f8a:	b29a      	uxth	r2, r3
 8017f8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017f8e:	681b      	ldr	r3, [r3, #0]
 8017f90:	1a8a      	subs	r2, r1, r2
 8017f92:	b292      	uxth	r2, r2
 8017f94:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->next->p, next->next->len);
 8017f96:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017f98:	681b      	ldr	r3, [r3, #0]
 8017f9a:	685a      	ldr	r2, [r3, #4]
 8017f9c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017f9e:	681b      	ldr	r3, [r3, #0]
 8017fa0:	891b      	ldrh	r3, [r3, #8]
 8017fa2:	4619      	mov	r1, r3
 8017fa4:	4610      	mov	r0, r2
 8017fa6:	f7fb fb99 	bl	80136dc <pbuf_realloc>
                    tcplen = TCP_TCPLEN(next->next);
 8017faa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017fac:	681b      	ldr	r3, [r3, #0]
 8017fae:	891c      	ldrh	r4, [r3, #8]
 8017fb0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017fb2:	681b      	ldr	r3, [r3, #0]
 8017fb4:	68db      	ldr	r3, [r3, #12]
 8017fb6:	899b      	ldrh	r3, [r3, #12]
 8017fb8:	b29b      	uxth	r3, r3
 8017fba:	4618      	mov	r0, r3
 8017fbc:	f7fa f926 	bl	801220c <lwip_htons>
 8017fc0:	4603      	mov	r3, r0
 8017fc2:	b2db      	uxtb	r3, r3
 8017fc4:	f003 0303 	and.w	r3, r3, #3
 8017fc8:	2b00      	cmp	r3, #0
 8017fca:	d001      	beq.n	8017fd0 <tcp_receive+0xe68>
 8017fcc:	2301      	movs	r3, #1
 8017fce:	e000      	b.n	8017fd2 <tcp_receive+0xe6a>
 8017fd0:	2300      	movs	r3, #0
 8017fd2:	4423      	add	r3, r4
 8017fd4:	b29a      	uxth	r2, r3
 8017fd6:	4b2a      	ldr	r3, [pc, #168]	@ (8018080 <tcp_receive+0xf18>)
 8017fd8:	801a      	strh	r2, [r3, #0]
                    LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 8017fda:	4b29      	ldr	r3, [pc, #164]	@ (8018080 <tcp_receive+0xf18>)
 8017fdc:	881b      	ldrh	r3, [r3, #0]
 8017fde:	461a      	mov	r2, r3
 8017fe0:	4b25      	ldr	r3, [pc, #148]	@ (8018078 <tcp_receive+0xf10>)
 8017fe2:	681b      	ldr	r3, [r3, #0]
 8017fe4:	441a      	add	r2, r3
 8017fe6:	687b      	ldr	r3, [r7, #4]
 8017fe8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8017fea:	6879      	ldr	r1, [r7, #4]
 8017fec:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 8017fee:	440b      	add	r3, r1
 8017ff0:	429a      	cmp	r2, r3
 8017ff2:	d019      	beq.n	8018028 <tcp_receive+0xec0>
 8017ff4:	4b23      	ldr	r3, [pc, #140]	@ (8018084 <tcp_receive+0xf1c>)
 8017ff6:	f44f 62df 	mov.w	r2, #1784	@ 0x6f8
 8017ffa:	4923      	ldr	r1, [pc, #140]	@ (8018088 <tcp_receive+0xf20>)
 8017ffc:	4823      	ldr	r0, [pc, #140]	@ (801808c <tcp_receive+0xf24>)
 8017ffe:	f006 f885 	bl	801e10c <iprintf>
                                (seqno + tcplen) == (pcb->rcv_nxt + pcb->rcv_wnd));
                  }
                }
                break;
 8018002:	e011      	b.n	8018028 <tcp_receive+0xec0>
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 8018004:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8018006:	681b      	ldr	r3, [r3, #0]
 8018008:	63bb      	str	r3, [r7, #56]	@ 0x38
 801800a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801800c:	2b00      	cmp	r3, #0
 801800e:	f47f aea5 	bne.w	8017d5c <tcp_receive+0xbf4>
 8018012:	e00a      	b.n	801802a <tcp_receive+0xec2>
                break;
 8018014:	bf00      	nop
 8018016:	e008      	b.n	801802a <tcp_receive+0xec2>
                break;
 8018018:	bf00      	nop
 801801a:	e006      	b.n	801802a <tcp_receive+0xec2>
                  break;
 801801c:	bf00      	nop
 801801e:	e004      	b.n	801802a <tcp_receive+0xec2>
                  break;
 8018020:	bf00      	nop
 8018022:	e002      	b.n	801802a <tcp_receive+0xec2>
                  break;
 8018024:	bf00      	nop
 8018026:	e000      	b.n	801802a <tcp_receive+0xec2>
                break;
 8018028:	bf00      	nop
#endif /* TCP_OOSEQ_BYTES_LIMIT || TCP_OOSEQ_PBUFS_LIMIT */
#endif /* TCP_QUEUE_OOSEQ */

        /* We send the ACK packet after we've (potentially) dealt with SACKs,
           so they can be included in the acknowledgment. */
        tcp_send_empty_ack(pcb);
 801802a:	6878      	ldr	r0, [r7, #4]
 801802c:	f001 fe88 	bl	8019d40 <tcp_send_empty_ack>
      if (pcb->rcv_nxt == seqno) {
 8018030:	e003      	b.n	801803a <tcp_receive+0xed2>
      }
    } else {
      /* The incoming segment is not within the window. */
      tcp_send_empty_ack(pcb);
 8018032:	6878      	ldr	r0, [r7, #4]
 8018034:	f001 fe84 	bl	8019d40 <tcp_send_empty_ack>
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 8018038:	e01a      	b.n	8018070 <tcp_receive+0xf08>
 801803a:	e019      	b.n	8018070 <tcp_receive+0xf08>
    }
  } else {
    /* Segments with length 0 is taken care of here. Segments that
       fall out of the window are ACKed. */
    if (!TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
 801803c:	4b0e      	ldr	r3, [pc, #56]	@ (8018078 <tcp_receive+0xf10>)
 801803e:	681a      	ldr	r2, [r3, #0]
 8018040:	687b      	ldr	r3, [r7, #4]
 8018042:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8018044:	1ad3      	subs	r3, r2, r3
 8018046:	2b00      	cmp	r3, #0
 8018048:	db0a      	blt.n	8018060 <tcp_receive+0xef8>
 801804a:	4b0b      	ldr	r3, [pc, #44]	@ (8018078 <tcp_receive+0xf10>)
 801804c:	681a      	ldr	r2, [r3, #0]
 801804e:	687b      	ldr	r3, [r7, #4]
 8018050:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8018052:	6879      	ldr	r1, [r7, #4]
 8018054:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 8018056:	440b      	add	r3, r1
 8018058:	1ad3      	subs	r3, r2, r3
 801805a:	3301      	adds	r3, #1
 801805c:	2b00      	cmp	r3, #0
 801805e:	dd07      	ble.n	8018070 <tcp_receive+0xf08>
      tcp_ack_now(pcb);
 8018060:	687b      	ldr	r3, [r7, #4]
 8018062:	8b5b      	ldrh	r3, [r3, #26]
 8018064:	f043 0302 	orr.w	r3, r3, #2
 8018068:	b29a      	uxth	r2, r3
 801806a:	687b      	ldr	r3, [r7, #4]
 801806c:	835a      	strh	r2, [r3, #26]
    }
  }
}
 801806e:	e7ff      	b.n	8018070 <tcp_receive+0xf08>
 8018070:	bf00      	nop
 8018072:	3750      	adds	r7, #80	@ 0x50
 8018074:	46bd      	mov	sp, r7
 8018076:	bdb0      	pop	{r4, r5, r7, pc}
 8018078:	2000e528 	.word	0x2000e528
 801807c:	2000e508 	.word	0x2000e508
 8018080:	2000e532 	.word	0x2000e532
 8018084:	080211e8 	.word	0x080211e8
 8018088:	08021590 	.word	0x08021590
 801808c:	08021234 	.word	0x08021234

08018090 <tcp_get_next_optbyte>:

static u8_t
tcp_get_next_optbyte(void)
{
 8018090:	b480      	push	{r7}
 8018092:	b083      	sub	sp, #12
 8018094:	af00      	add	r7, sp, #0
  u16_t optidx = tcp_optidx++;
 8018096:	4b15      	ldr	r3, [pc, #84]	@ (80180ec <tcp_get_next_optbyte+0x5c>)
 8018098:	881b      	ldrh	r3, [r3, #0]
 801809a:	1c5a      	adds	r2, r3, #1
 801809c:	b291      	uxth	r1, r2
 801809e:	4a13      	ldr	r2, [pc, #76]	@ (80180ec <tcp_get_next_optbyte+0x5c>)
 80180a0:	8011      	strh	r1, [r2, #0]
 80180a2:	80fb      	strh	r3, [r7, #6]
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 80180a4:	4b12      	ldr	r3, [pc, #72]	@ (80180f0 <tcp_get_next_optbyte+0x60>)
 80180a6:	681b      	ldr	r3, [r3, #0]
 80180a8:	2b00      	cmp	r3, #0
 80180aa:	d004      	beq.n	80180b6 <tcp_get_next_optbyte+0x26>
 80180ac:	4b11      	ldr	r3, [pc, #68]	@ (80180f4 <tcp_get_next_optbyte+0x64>)
 80180ae:	881b      	ldrh	r3, [r3, #0]
 80180b0:	88fa      	ldrh	r2, [r7, #6]
 80180b2:	429a      	cmp	r2, r3
 80180b4:	d208      	bcs.n	80180c8 <tcp_get_next_optbyte+0x38>
    u8_t *opts = (u8_t *)tcphdr + TCP_HLEN;
 80180b6:	4b10      	ldr	r3, [pc, #64]	@ (80180f8 <tcp_get_next_optbyte+0x68>)
 80180b8:	681b      	ldr	r3, [r3, #0]
 80180ba:	3314      	adds	r3, #20
 80180bc:	603b      	str	r3, [r7, #0]
    return opts[optidx];
 80180be:	88fb      	ldrh	r3, [r7, #6]
 80180c0:	683a      	ldr	r2, [r7, #0]
 80180c2:	4413      	add	r3, r2
 80180c4:	781b      	ldrb	r3, [r3, #0]
 80180c6:	e00b      	b.n	80180e0 <tcp_get_next_optbyte+0x50>
  } else {
    u8_t idx = (u8_t)(optidx - tcphdr_opt1len);
 80180c8:	88fb      	ldrh	r3, [r7, #6]
 80180ca:	b2da      	uxtb	r2, r3
 80180cc:	4b09      	ldr	r3, [pc, #36]	@ (80180f4 <tcp_get_next_optbyte+0x64>)
 80180ce:	881b      	ldrh	r3, [r3, #0]
 80180d0:	b2db      	uxtb	r3, r3
 80180d2:	1ad3      	subs	r3, r2, r3
 80180d4:	717b      	strb	r3, [r7, #5]
    return tcphdr_opt2[idx];
 80180d6:	4b06      	ldr	r3, [pc, #24]	@ (80180f0 <tcp_get_next_optbyte+0x60>)
 80180d8:	681a      	ldr	r2, [r3, #0]
 80180da:	797b      	ldrb	r3, [r7, #5]
 80180dc:	4413      	add	r3, r2
 80180de:	781b      	ldrb	r3, [r3, #0]
  }
}
 80180e0:	4618      	mov	r0, r3
 80180e2:	370c      	adds	r7, #12
 80180e4:	46bd      	mov	sp, r7
 80180e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80180ea:	4770      	bx	lr
 80180ec:	2000e524 	.word	0x2000e524
 80180f0:	2000e520 	.word	0x2000e520
 80180f4:	2000e51e 	.word	0x2000e51e
 80180f8:	2000e518 	.word	0x2000e518

080180fc <tcp_parseopt>:
 *
 * @param pcb the tcp_pcb for which a segment arrived
 */
static void
tcp_parseopt(struct tcp_pcb *pcb)
{
 80180fc:	b580      	push	{r7, lr}
 80180fe:	b084      	sub	sp, #16
 8018100:	af00      	add	r7, sp, #0
 8018102:	6078      	str	r0, [r7, #4]
  u16_t mss;
#if LWIP_TCP_TIMESTAMPS
  u32_t tsval;
#endif

  LWIP_ASSERT("tcp_parseopt: invalid pcb", pcb != NULL);
 8018104:	687b      	ldr	r3, [r7, #4]
 8018106:	2b00      	cmp	r3, #0
 8018108:	d106      	bne.n	8018118 <tcp_parseopt+0x1c>
 801810a:	4b32      	ldr	r3, [pc, #200]	@ (80181d4 <tcp_parseopt+0xd8>)
 801810c:	f240 727d 	movw	r2, #1917	@ 0x77d
 8018110:	4931      	ldr	r1, [pc, #196]	@ (80181d8 <tcp_parseopt+0xdc>)
 8018112:	4832      	ldr	r0, [pc, #200]	@ (80181dc <tcp_parseopt+0xe0>)
 8018114:	f005 fffa 	bl	801e10c <iprintf>

  /* Parse the TCP MSS option, if present. */
  if (tcphdr_optlen != 0) {
 8018118:	4b31      	ldr	r3, [pc, #196]	@ (80181e0 <tcp_parseopt+0xe4>)
 801811a:	881b      	ldrh	r3, [r3, #0]
 801811c:	2b00      	cmp	r3, #0
 801811e:	d056      	beq.n	80181ce <tcp_parseopt+0xd2>
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 8018120:	4b30      	ldr	r3, [pc, #192]	@ (80181e4 <tcp_parseopt+0xe8>)
 8018122:	2200      	movs	r2, #0
 8018124:	801a      	strh	r2, [r3, #0]
 8018126:	e046      	b.n	80181b6 <tcp_parseopt+0xba>
      u8_t opt = tcp_get_next_optbyte();
 8018128:	f7ff ffb2 	bl	8018090 <tcp_get_next_optbyte>
 801812c:	4603      	mov	r3, r0
 801812e:	73fb      	strb	r3, [r7, #15]
      switch (opt) {
 8018130:	7bfb      	ldrb	r3, [r7, #15]
 8018132:	2b02      	cmp	r3, #2
 8018134:	d006      	beq.n	8018144 <tcp_parseopt+0x48>
 8018136:	2b02      	cmp	r3, #2
 8018138:	dc2a      	bgt.n	8018190 <tcp_parseopt+0x94>
 801813a:	2b00      	cmp	r3, #0
 801813c:	d042      	beq.n	80181c4 <tcp_parseopt+0xc8>
 801813e:	2b01      	cmp	r3, #1
 8018140:	d038      	beq.n	80181b4 <tcp_parseopt+0xb8>
 8018142:	e025      	b.n	8018190 <tcp_parseopt+0x94>
          /* NOP option. */
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: NOP\n"));
          break;
        case LWIP_TCP_OPT_MSS:
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: MSS\n"));
          if (tcp_get_next_optbyte() != LWIP_TCP_OPT_LEN_MSS || (tcp_optidx - 2 + LWIP_TCP_OPT_LEN_MSS) > tcphdr_optlen) {
 8018144:	f7ff ffa4 	bl	8018090 <tcp_get_next_optbyte>
 8018148:	4603      	mov	r3, r0
 801814a:	2b04      	cmp	r3, #4
 801814c:	d13c      	bne.n	80181c8 <tcp_parseopt+0xcc>
 801814e:	4b25      	ldr	r3, [pc, #148]	@ (80181e4 <tcp_parseopt+0xe8>)
 8018150:	881b      	ldrh	r3, [r3, #0]
 8018152:	3301      	adds	r3, #1
 8018154:	4a22      	ldr	r2, [pc, #136]	@ (80181e0 <tcp_parseopt+0xe4>)
 8018156:	8812      	ldrh	r2, [r2, #0]
 8018158:	4293      	cmp	r3, r2
 801815a:	da35      	bge.n	80181c8 <tcp_parseopt+0xcc>
            /* Bad length */
            LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: bad length\n"));
            return;
          }
          /* An MSS option with the right option length. */
          mss = (u16_t)(tcp_get_next_optbyte() << 8);
 801815c:	f7ff ff98 	bl	8018090 <tcp_get_next_optbyte>
 8018160:	4603      	mov	r3, r0
 8018162:	021b      	lsls	r3, r3, #8
 8018164:	81bb      	strh	r3, [r7, #12]
          mss |= tcp_get_next_optbyte();
 8018166:	f7ff ff93 	bl	8018090 <tcp_get_next_optbyte>
 801816a:	4603      	mov	r3, r0
 801816c:	461a      	mov	r2, r3
 801816e:	89bb      	ldrh	r3, [r7, #12]
 8018170:	4313      	orrs	r3, r2
 8018172:	81bb      	strh	r3, [r7, #12]
          /* Limit the mss to the configured TCP_MSS and prevent division by zero */
          pcb->mss = ((mss > TCP_MSS) || (mss == 0)) ? TCP_MSS : mss;
 8018174:	89bb      	ldrh	r3, [r7, #12]
 8018176:	f5b3 7f06 	cmp.w	r3, #536	@ 0x218
 801817a:	d804      	bhi.n	8018186 <tcp_parseopt+0x8a>
 801817c:	89bb      	ldrh	r3, [r7, #12]
 801817e:	2b00      	cmp	r3, #0
 8018180:	d001      	beq.n	8018186 <tcp_parseopt+0x8a>
 8018182:	89ba      	ldrh	r2, [r7, #12]
 8018184:	e001      	b.n	801818a <tcp_parseopt+0x8e>
 8018186:	f44f 7206 	mov.w	r2, #536	@ 0x218
 801818a:	687b      	ldr	r3, [r7, #4]
 801818c:	865a      	strh	r2, [r3, #50]	@ 0x32
          break;
 801818e:	e012      	b.n	80181b6 <tcp_parseopt+0xba>
          }
          break;
#endif /* LWIP_TCP_SACK_OUT */
        default:
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: other\n"));
          data = tcp_get_next_optbyte();
 8018190:	f7ff ff7e 	bl	8018090 <tcp_get_next_optbyte>
 8018194:	4603      	mov	r3, r0
 8018196:	72fb      	strb	r3, [r7, #11]
          if (data < 2) {
 8018198:	7afb      	ldrb	r3, [r7, #11]
 801819a:	2b01      	cmp	r3, #1
 801819c:	d916      	bls.n	80181cc <tcp_parseopt+0xd0>
               and we don't process them further. */
            return;
          }
          /* All other options have a length field, so that we easily
             can skip past them. */
          tcp_optidx += data - 2;
 801819e:	7afb      	ldrb	r3, [r7, #11]
 80181a0:	b29a      	uxth	r2, r3
 80181a2:	4b10      	ldr	r3, [pc, #64]	@ (80181e4 <tcp_parseopt+0xe8>)
 80181a4:	881b      	ldrh	r3, [r3, #0]
 80181a6:	4413      	add	r3, r2
 80181a8:	b29b      	uxth	r3, r3
 80181aa:	3b02      	subs	r3, #2
 80181ac:	b29a      	uxth	r2, r3
 80181ae:	4b0d      	ldr	r3, [pc, #52]	@ (80181e4 <tcp_parseopt+0xe8>)
 80181b0:	801a      	strh	r2, [r3, #0]
 80181b2:	e000      	b.n	80181b6 <tcp_parseopt+0xba>
          break;
 80181b4:	bf00      	nop
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 80181b6:	4b0b      	ldr	r3, [pc, #44]	@ (80181e4 <tcp_parseopt+0xe8>)
 80181b8:	881a      	ldrh	r2, [r3, #0]
 80181ba:	4b09      	ldr	r3, [pc, #36]	@ (80181e0 <tcp_parseopt+0xe4>)
 80181bc:	881b      	ldrh	r3, [r3, #0]
 80181be:	429a      	cmp	r2, r3
 80181c0:	d3b2      	bcc.n	8018128 <tcp_parseopt+0x2c>
 80181c2:	e004      	b.n	80181ce <tcp_parseopt+0xd2>
          return;
 80181c4:	bf00      	nop
 80181c6:	e002      	b.n	80181ce <tcp_parseopt+0xd2>
            return;
 80181c8:	bf00      	nop
 80181ca:	e000      	b.n	80181ce <tcp_parseopt+0xd2>
            return;
 80181cc:	bf00      	nop
      }
    }
  }
}
 80181ce:	3710      	adds	r7, #16
 80181d0:	46bd      	mov	sp, r7
 80181d2:	bd80      	pop	{r7, pc}
 80181d4:	080211e8 	.word	0x080211e8
 80181d8:	0802164c 	.word	0x0802164c
 80181dc:	08021234 	.word	0x08021234
 80181e0:	2000e51c 	.word	0x2000e51c
 80181e4:	2000e524 	.word	0x2000e524

080181e8 <tcp_trigger_input_pcb_close>:

void
tcp_trigger_input_pcb_close(void)
{
 80181e8:	b480      	push	{r7}
 80181ea:	af00      	add	r7, sp, #0
  recv_flags |= TF_CLOSED;
 80181ec:	4b05      	ldr	r3, [pc, #20]	@ (8018204 <tcp_trigger_input_pcb_close+0x1c>)
 80181ee:	781b      	ldrb	r3, [r3, #0]
 80181f0:	f043 0310 	orr.w	r3, r3, #16
 80181f4:	b2da      	uxtb	r2, r3
 80181f6:	4b03      	ldr	r3, [pc, #12]	@ (8018204 <tcp_trigger_input_pcb_close+0x1c>)
 80181f8:	701a      	strb	r2, [r3, #0]
}
 80181fa:	bf00      	nop
 80181fc:	46bd      	mov	sp, r7
 80181fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018202:	4770      	bx	lr
 8018204:	2000e535 	.word	0x2000e535

08018208 <tcp_route>:
static err_t tcp_output_segment(struct tcp_seg *seg, struct tcp_pcb *pcb, struct netif *netif);

/* tcp_route: common code that returns a fixed bound netif or calls ip_route */
static struct netif *
tcp_route(const struct tcp_pcb *pcb, const ip_addr_t *src, const ip_addr_t *dst)
{
 8018208:	b580      	push	{r7, lr}
 801820a:	b084      	sub	sp, #16
 801820c:	af00      	add	r7, sp, #0
 801820e:	60f8      	str	r0, [r7, #12]
 8018210:	60b9      	str	r1, [r7, #8]
 8018212:	607a      	str	r2, [r7, #4]
  LWIP_UNUSED_ARG(src); /* in case IPv4-only and source-based routing is disabled */

  if ((pcb != NULL) && (pcb->netif_idx != NETIF_NO_INDEX)) {
 8018214:	68fb      	ldr	r3, [r7, #12]
 8018216:	2b00      	cmp	r3, #0
 8018218:	d00a      	beq.n	8018230 <tcp_route+0x28>
 801821a:	68fb      	ldr	r3, [r7, #12]
 801821c:	7a1b      	ldrb	r3, [r3, #8]
 801821e:	2b00      	cmp	r3, #0
 8018220:	d006      	beq.n	8018230 <tcp_route+0x28>
    return netif_get_by_index(pcb->netif_idx);
 8018222:	68fb      	ldr	r3, [r7, #12]
 8018224:	7a1b      	ldrb	r3, [r3, #8]
 8018226:	4618      	mov	r0, r3
 8018228:	f7fb f850 	bl	80132cc <netif_get_by_index>
 801822c:	4603      	mov	r3, r0
 801822e:	e003      	b.n	8018238 <tcp_route+0x30>
  } else {
    return ip_route(src, dst);
 8018230:	6878      	ldr	r0, [r7, #4]
 8018232:	f003 fc49 	bl	801bac8 <ip4_route>
 8018236:	4603      	mov	r3, r0
  }
}
 8018238:	4618      	mov	r0, r3
 801823a:	3710      	adds	r7, #16
 801823c:	46bd      	mov	sp, r7
 801823e:	bd80      	pop	{r7, pc}

08018240 <tcp_create_segment>:
 * The TCP header is filled in except ackno and wnd.
 * p is freed on failure.
 */
static struct tcp_seg *
tcp_create_segment(const struct tcp_pcb *pcb, struct pbuf *p, u8_t hdrflags, u32_t seqno, u8_t optflags)
{
 8018240:	b590      	push	{r4, r7, lr}
 8018242:	b087      	sub	sp, #28
 8018244:	af00      	add	r7, sp, #0
 8018246:	60f8      	str	r0, [r7, #12]
 8018248:	60b9      	str	r1, [r7, #8]
 801824a:	603b      	str	r3, [r7, #0]
 801824c:	4613      	mov	r3, r2
 801824e:	71fb      	strb	r3, [r7, #7]
  struct tcp_seg *seg;
  u8_t optlen;

  LWIP_ASSERT("tcp_create_segment: invalid pcb", pcb != NULL);
 8018250:	68fb      	ldr	r3, [r7, #12]
 8018252:	2b00      	cmp	r3, #0
 8018254:	d105      	bne.n	8018262 <tcp_create_segment+0x22>
 8018256:	4b43      	ldr	r3, [pc, #268]	@ (8018364 <tcp_create_segment+0x124>)
 8018258:	22a3      	movs	r2, #163	@ 0xa3
 801825a:	4943      	ldr	r1, [pc, #268]	@ (8018368 <tcp_create_segment+0x128>)
 801825c:	4843      	ldr	r0, [pc, #268]	@ (801836c <tcp_create_segment+0x12c>)
 801825e:	f005 ff55 	bl	801e10c <iprintf>
  LWIP_ASSERT("tcp_create_segment: invalid pbuf", p != NULL);
 8018262:	68bb      	ldr	r3, [r7, #8]
 8018264:	2b00      	cmp	r3, #0
 8018266:	d105      	bne.n	8018274 <tcp_create_segment+0x34>
 8018268:	4b3e      	ldr	r3, [pc, #248]	@ (8018364 <tcp_create_segment+0x124>)
 801826a:	22a4      	movs	r2, #164	@ 0xa4
 801826c:	4940      	ldr	r1, [pc, #256]	@ (8018370 <tcp_create_segment+0x130>)
 801826e:	483f      	ldr	r0, [pc, #252]	@ (801836c <tcp_create_segment+0x12c>)
 8018270:	f005 ff4c 	bl	801e10c <iprintf>

  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 8018274:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8018278:	009b      	lsls	r3, r3, #2
 801827a:	b2db      	uxtb	r3, r3
 801827c:	f003 0304 	and.w	r3, r3, #4
 8018280:	75fb      	strb	r3, [r7, #23]

  if ((seg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG)) == NULL) {
 8018282:	2003      	movs	r0, #3
 8018284:	f7fa fc96 	bl	8012bb4 <memp_malloc>
 8018288:	6138      	str	r0, [r7, #16]
 801828a:	693b      	ldr	r3, [r7, #16]
 801828c:	2b00      	cmp	r3, #0
 801828e:	d104      	bne.n	801829a <tcp_create_segment+0x5a>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no memory.\n"));
    pbuf_free(p);
 8018290:	68b8      	ldr	r0, [r7, #8]
 8018292:	f7fb fba9 	bl	80139e8 <pbuf_free>
    return NULL;
 8018296:	2300      	movs	r3, #0
 8018298:	e060      	b.n	801835c <tcp_create_segment+0x11c>
  }
  seg->flags = optflags;
 801829a:	693b      	ldr	r3, [r7, #16]
 801829c:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 80182a0:	729a      	strb	r2, [r3, #10]
  seg->next = NULL;
 80182a2:	693b      	ldr	r3, [r7, #16]
 80182a4:	2200      	movs	r2, #0
 80182a6:	601a      	str	r2, [r3, #0]
  seg->p = p;
 80182a8:	693b      	ldr	r3, [r7, #16]
 80182aa:	68ba      	ldr	r2, [r7, #8]
 80182ac:	605a      	str	r2, [r3, #4]
  LWIP_ASSERT("p->tot_len >= optlen", p->tot_len >= optlen);
 80182ae:	68bb      	ldr	r3, [r7, #8]
 80182b0:	891a      	ldrh	r2, [r3, #8]
 80182b2:	7dfb      	ldrb	r3, [r7, #23]
 80182b4:	b29b      	uxth	r3, r3
 80182b6:	429a      	cmp	r2, r3
 80182b8:	d205      	bcs.n	80182c6 <tcp_create_segment+0x86>
 80182ba:	4b2a      	ldr	r3, [pc, #168]	@ (8018364 <tcp_create_segment+0x124>)
 80182bc:	22b0      	movs	r2, #176	@ 0xb0
 80182be:	492d      	ldr	r1, [pc, #180]	@ (8018374 <tcp_create_segment+0x134>)
 80182c0:	482a      	ldr	r0, [pc, #168]	@ (801836c <tcp_create_segment+0x12c>)
 80182c2:	f005 ff23 	bl	801e10c <iprintf>
  seg->len = p->tot_len - optlen;
 80182c6:	68bb      	ldr	r3, [r7, #8]
 80182c8:	891a      	ldrh	r2, [r3, #8]
 80182ca:	7dfb      	ldrb	r3, [r7, #23]
 80182cc:	b29b      	uxth	r3, r3
 80182ce:	1ad3      	subs	r3, r2, r3
 80182d0:	b29a      	uxth	r2, r3
 80182d2:	693b      	ldr	r3, [r7, #16]
 80182d4:	811a      	strh	r2, [r3, #8]
  LWIP_ASSERT("invalid optflags passed: TF_SEG_DATA_CHECKSUMMED",
              (optflags & TF_SEG_DATA_CHECKSUMMED) == 0);
#endif /* TCP_CHECKSUM_ON_COPY */

  /* build TCP header */
  if (pbuf_add_header(p, TCP_HLEN)) {
 80182d6:	2114      	movs	r1, #20
 80182d8:	68b8      	ldr	r0, [r7, #8]
 80182da:	f7fb faef 	bl	80138bc <pbuf_add_header>
 80182de:	4603      	mov	r3, r0
 80182e0:	2b00      	cmp	r3, #0
 80182e2:	d004      	beq.n	80182ee <tcp_create_segment+0xae>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no room for TCP header in pbuf.\n"));
    TCP_STATS_INC(tcp.err);
    tcp_seg_free(seg);
 80182e4:	6938      	ldr	r0, [r7, #16]
 80182e6:	f7fd f804 	bl	80152f2 <tcp_seg_free>
    return NULL;
 80182ea:	2300      	movs	r3, #0
 80182ec:	e036      	b.n	801835c <tcp_create_segment+0x11c>
  }
  seg->tcphdr = (struct tcp_hdr *)seg->p->payload;
 80182ee:	693b      	ldr	r3, [r7, #16]
 80182f0:	685b      	ldr	r3, [r3, #4]
 80182f2:	685a      	ldr	r2, [r3, #4]
 80182f4:	693b      	ldr	r3, [r7, #16]
 80182f6:	60da      	str	r2, [r3, #12]
  seg->tcphdr->src = lwip_htons(pcb->local_port);
 80182f8:	68fb      	ldr	r3, [r7, #12]
 80182fa:	8ada      	ldrh	r2, [r3, #22]
 80182fc:	693b      	ldr	r3, [r7, #16]
 80182fe:	68dc      	ldr	r4, [r3, #12]
 8018300:	4610      	mov	r0, r2
 8018302:	f7f9 ff83 	bl	801220c <lwip_htons>
 8018306:	4603      	mov	r3, r0
 8018308:	8023      	strh	r3, [r4, #0]
  seg->tcphdr->dest = lwip_htons(pcb->remote_port);
 801830a:	68fb      	ldr	r3, [r7, #12]
 801830c:	8b1a      	ldrh	r2, [r3, #24]
 801830e:	693b      	ldr	r3, [r7, #16]
 8018310:	68dc      	ldr	r4, [r3, #12]
 8018312:	4610      	mov	r0, r2
 8018314:	f7f9 ff7a 	bl	801220c <lwip_htons>
 8018318:	4603      	mov	r3, r0
 801831a:	8063      	strh	r3, [r4, #2]
  seg->tcphdr->seqno = lwip_htonl(seqno);
 801831c:	693b      	ldr	r3, [r7, #16]
 801831e:	68dc      	ldr	r4, [r3, #12]
 8018320:	6838      	ldr	r0, [r7, #0]
 8018322:	f7f9 ff89 	bl	8012238 <lwip_htonl>
 8018326:	4603      	mov	r3, r0
 8018328:	6063      	str	r3, [r4, #4]
  /* ackno is set in tcp_output */
  TCPH_HDRLEN_FLAGS_SET(seg->tcphdr, (5 + optlen / 4), hdrflags);
 801832a:	7dfb      	ldrb	r3, [r7, #23]
 801832c:	089b      	lsrs	r3, r3, #2
 801832e:	b2db      	uxtb	r3, r3
 8018330:	3305      	adds	r3, #5
 8018332:	b29b      	uxth	r3, r3
 8018334:	031b      	lsls	r3, r3, #12
 8018336:	b29a      	uxth	r2, r3
 8018338:	79fb      	ldrb	r3, [r7, #7]
 801833a:	b29b      	uxth	r3, r3
 801833c:	4313      	orrs	r3, r2
 801833e:	b29a      	uxth	r2, r3
 8018340:	693b      	ldr	r3, [r7, #16]
 8018342:	68dc      	ldr	r4, [r3, #12]
 8018344:	4610      	mov	r0, r2
 8018346:	f7f9 ff61 	bl	801220c <lwip_htons>
 801834a:	4603      	mov	r3, r0
 801834c:	81a3      	strh	r3, [r4, #12]
  /* wnd and chksum are set in tcp_output */
  seg->tcphdr->urgp = 0;
 801834e:	693b      	ldr	r3, [r7, #16]
 8018350:	68db      	ldr	r3, [r3, #12]
 8018352:	2200      	movs	r2, #0
 8018354:	749a      	strb	r2, [r3, #18]
 8018356:	2200      	movs	r2, #0
 8018358:	74da      	strb	r2, [r3, #19]
  return seg;
 801835a:	693b      	ldr	r3, [r7, #16]
}
 801835c:	4618      	mov	r0, r3
 801835e:	371c      	adds	r7, #28
 8018360:	46bd      	mov	sp, r7
 8018362:	bd90      	pop	{r4, r7, pc}
 8018364:	08021668 	.word	0x08021668
 8018368:	0802169c 	.word	0x0802169c
 801836c:	080216bc 	.word	0x080216bc
 8018370:	080216e4 	.word	0x080216e4
 8018374:	08021708 	.word	0x08021708

08018378 <tcp_pbuf_prealloc>:
#if TCP_OVERSIZE
static struct pbuf *
tcp_pbuf_prealloc(pbuf_layer layer, u16_t length, u16_t max_length,
                  u16_t *oversize, const struct tcp_pcb *pcb, u8_t apiflags,
                  u8_t first_seg)
{
 8018378:	b580      	push	{r7, lr}
 801837a:	b086      	sub	sp, #24
 801837c:	af00      	add	r7, sp, #0
 801837e:	607b      	str	r3, [r7, #4]
 8018380:	4603      	mov	r3, r0
 8018382:	73fb      	strb	r3, [r7, #15]
 8018384:	460b      	mov	r3, r1
 8018386:	81bb      	strh	r3, [r7, #12]
 8018388:	4613      	mov	r3, r2
 801838a:	817b      	strh	r3, [r7, #10]
  struct pbuf *p;
  u16_t alloc = length;
 801838c:	89bb      	ldrh	r3, [r7, #12]
 801838e:	82fb      	strh	r3, [r7, #22]

  LWIP_ASSERT("tcp_pbuf_prealloc: invalid oversize", oversize != NULL);
 8018390:	687b      	ldr	r3, [r7, #4]
 8018392:	2b00      	cmp	r3, #0
 8018394:	d105      	bne.n	80183a2 <tcp_pbuf_prealloc+0x2a>
 8018396:	4b30      	ldr	r3, [pc, #192]	@ (8018458 <tcp_pbuf_prealloc+0xe0>)
 8018398:	22e8      	movs	r2, #232	@ 0xe8
 801839a:	4930      	ldr	r1, [pc, #192]	@ (801845c <tcp_pbuf_prealloc+0xe4>)
 801839c:	4830      	ldr	r0, [pc, #192]	@ (8018460 <tcp_pbuf_prealloc+0xe8>)
 801839e:	f005 feb5 	bl	801e10c <iprintf>
  LWIP_ASSERT("tcp_pbuf_prealloc: invalid pcb", pcb != NULL);
 80183a2:	6a3b      	ldr	r3, [r7, #32]
 80183a4:	2b00      	cmp	r3, #0
 80183a6:	d105      	bne.n	80183b4 <tcp_pbuf_prealloc+0x3c>
 80183a8:	4b2b      	ldr	r3, [pc, #172]	@ (8018458 <tcp_pbuf_prealloc+0xe0>)
 80183aa:	22e9      	movs	r2, #233	@ 0xe9
 80183ac:	492d      	ldr	r1, [pc, #180]	@ (8018464 <tcp_pbuf_prealloc+0xec>)
 80183ae:	482c      	ldr	r0, [pc, #176]	@ (8018460 <tcp_pbuf_prealloc+0xe8>)
 80183b0:	f005 feac 	bl	801e10c <iprintf>
  LWIP_UNUSED_ARG(pcb);
  LWIP_UNUSED_ARG(apiflags);
  LWIP_UNUSED_ARG(first_seg);
  alloc = max_length;
#else /* LWIP_NETIF_TX_SINGLE_PBUF */
  if (length < max_length) {
 80183b4:	89ba      	ldrh	r2, [r7, #12]
 80183b6:	897b      	ldrh	r3, [r7, #10]
 80183b8:	429a      	cmp	r2, r3
 80183ba:	d221      	bcs.n	8018400 <tcp_pbuf_prealloc+0x88>
     *
     * Did the user set TCP_WRITE_FLAG_MORE?
     *
     * Will the Nagle algorithm defer transmission of this segment?
     */
    if ((apiflags & TCP_WRITE_FLAG_MORE) ||
 80183bc:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80183c0:	f003 0302 	and.w	r3, r3, #2
 80183c4:	2b00      	cmp	r3, #0
 80183c6:	d111      	bne.n	80183ec <tcp_pbuf_prealloc+0x74>
        (!(pcb->flags & TF_NODELAY) &&
 80183c8:	6a3b      	ldr	r3, [r7, #32]
 80183ca:	8b5b      	ldrh	r3, [r3, #26]
 80183cc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
    if ((apiflags & TCP_WRITE_FLAG_MORE) ||
 80183d0:	2b00      	cmp	r3, #0
 80183d2:	d115      	bne.n	8018400 <tcp_pbuf_prealloc+0x88>
        (!(pcb->flags & TF_NODELAY) &&
 80183d4:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80183d8:	2b00      	cmp	r3, #0
 80183da:	d007      	beq.n	80183ec <tcp_pbuf_prealloc+0x74>
         (!first_seg ||
          pcb->unsent != NULL ||
 80183dc:	6a3b      	ldr	r3, [r7, #32]
 80183de:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
         (!first_seg ||
 80183e0:	2b00      	cmp	r3, #0
 80183e2:	d103      	bne.n	80183ec <tcp_pbuf_prealloc+0x74>
          pcb->unacked != NULL))) {
 80183e4:	6a3b      	ldr	r3, [r7, #32]
 80183e6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
          pcb->unsent != NULL ||
 80183e8:	2b00      	cmp	r3, #0
 80183ea:	d009      	beq.n	8018400 <tcp_pbuf_prealloc+0x88>
      alloc = LWIP_MIN(max_length, LWIP_MEM_ALIGN_SIZE(TCP_OVERSIZE_CALC_LENGTH(length)));
 80183ec:	89bb      	ldrh	r3, [r7, #12]
 80183ee:	f203 231b 	addw	r3, r3, #539	@ 0x21b
 80183f2:	f023 0203 	bic.w	r2, r3, #3
 80183f6:	897b      	ldrh	r3, [r7, #10]
 80183f8:	4293      	cmp	r3, r2
 80183fa:	bf28      	it	cs
 80183fc:	4613      	movcs	r3, r2
 80183fe:	82fb      	strh	r3, [r7, #22]
    }
  }
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */
  p = pbuf_alloc(layer, alloc, PBUF_RAM);
 8018400:	8af9      	ldrh	r1, [r7, #22]
 8018402:	7bfb      	ldrb	r3, [r7, #15]
 8018404:	f44f 7220 	mov.w	r2, #640	@ 0x280
 8018408:	4618      	mov	r0, r3
 801840a:	f7fb f809 	bl	8013420 <pbuf_alloc>
 801840e:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8018410:	693b      	ldr	r3, [r7, #16]
 8018412:	2b00      	cmp	r3, #0
 8018414:	d101      	bne.n	801841a <tcp_pbuf_prealloc+0xa2>
    return NULL;
 8018416:	2300      	movs	r3, #0
 8018418:	e019      	b.n	801844e <tcp_pbuf_prealloc+0xd6>
  }
  LWIP_ASSERT("need unchained pbuf", p->next == NULL);
 801841a:	693b      	ldr	r3, [r7, #16]
 801841c:	681b      	ldr	r3, [r3, #0]
 801841e:	2b00      	cmp	r3, #0
 8018420:	d006      	beq.n	8018430 <tcp_pbuf_prealloc+0xb8>
 8018422:	4b0d      	ldr	r3, [pc, #52]	@ (8018458 <tcp_pbuf_prealloc+0xe0>)
 8018424:	f240 120b 	movw	r2, #267	@ 0x10b
 8018428:	490f      	ldr	r1, [pc, #60]	@ (8018468 <tcp_pbuf_prealloc+0xf0>)
 801842a:	480d      	ldr	r0, [pc, #52]	@ (8018460 <tcp_pbuf_prealloc+0xe8>)
 801842c:	f005 fe6e 	bl	801e10c <iprintf>
  *oversize = p->len - length;
 8018430:	693b      	ldr	r3, [r7, #16]
 8018432:	895a      	ldrh	r2, [r3, #10]
 8018434:	89bb      	ldrh	r3, [r7, #12]
 8018436:	1ad3      	subs	r3, r2, r3
 8018438:	b29a      	uxth	r2, r3
 801843a:	687b      	ldr	r3, [r7, #4]
 801843c:	801a      	strh	r2, [r3, #0]
  /* trim p->len to the currently used size */
  p->len = p->tot_len = length;
 801843e:	693b      	ldr	r3, [r7, #16]
 8018440:	89ba      	ldrh	r2, [r7, #12]
 8018442:	811a      	strh	r2, [r3, #8]
 8018444:	693b      	ldr	r3, [r7, #16]
 8018446:	891a      	ldrh	r2, [r3, #8]
 8018448:	693b      	ldr	r3, [r7, #16]
 801844a:	815a      	strh	r2, [r3, #10]
  return p;
 801844c:	693b      	ldr	r3, [r7, #16]
}
 801844e:	4618      	mov	r0, r3
 8018450:	3718      	adds	r7, #24
 8018452:	46bd      	mov	sp, r7
 8018454:	bd80      	pop	{r7, pc}
 8018456:	bf00      	nop
 8018458:	08021668 	.word	0x08021668
 801845c:	08021720 	.word	0x08021720
 8018460:	080216bc 	.word	0x080216bc
 8018464:	08021744 	.word	0x08021744
 8018468:	08021764 	.word	0x08021764

0801846c <tcp_write_checks>:
 * @param len length of data to send (checked agains snd_buf)
 * @return ERR_OK if tcp_write is allowed to proceed, another err_t otherwise
 */
static err_t
tcp_write_checks(struct tcp_pcb *pcb, u16_t len)
{
 801846c:	b580      	push	{r7, lr}
 801846e:	b082      	sub	sp, #8
 8018470:	af00      	add	r7, sp, #0
 8018472:	6078      	str	r0, [r7, #4]
 8018474:	460b      	mov	r3, r1
 8018476:	807b      	strh	r3, [r7, #2]
  LWIP_ASSERT("tcp_write_checks: invalid pcb", pcb != NULL);
 8018478:	687b      	ldr	r3, [r7, #4]
 801847a:	2b00      	cmp	r3, #0
 801847c:	d106      	bne.n	801848c <tcp_write_checks+0x20>
 801847e:	4b33      	ldr	r3, [pc, #204]	@ (801854c <tcp_write_checks+0xe0>)
 8018480:	f240 1233 	movw	r2, #307	@ 0x133
 8018484:	4932      	ldr	r1, [pc, #200]	@ (8018550 <tcp_write_checks+0xe4>)
 8018486:	4833      	ldr	r0, [pc, #204]	@ (8018554 <tcp_write_checks+0xe8>)
 8018488:	f005 fe40 	bl	801e10c <iprintf>

  /* connection is in invalid state for data transmission? */
  if ((pcb->state != ESTABLISHED) &&
 801848c:	687b      	ldr	r3, [r7, #4]
 801848e:	7d1b      	ldrb	r3, [r3, #20]
 8018490:	2b04      	cmp	r3, #4
 8018492:	d00e      	beq.n	80184b2 <tcp_write_checks+0x46>
      (pcb->state != CLOSE_WAIT) &&
 8018494:	687b      	ldr	r3, [r7, #4]
 8018496:	7d1b      	ldrb	r3, [r3, #20]
  if ((pcb->state != ESTABLISHED) &&
 8018498:	2b07      	cmp	r3, #7
 801849a:	d00a      	beq.n	80184b2 <tcp_write_checks+0x46>
      (pcb->state != SYN_SENT) &&
 801849c:	687b      	ldr	r3, [r7, #4]
 801849e:	7d1b      	ldrb	r3, [r3, #20]
      (pcb->state != CLOSE_WAIT) &&
 80184a0:	2b02      	cmp	r3, #2
 80184a2:	d006      	beq.n	80184b2 <tcp_write_checks+0x46>
      (pcb->state != SYN_RCVD)) {
 80184a4:	687b      	ldr	r3, [r7, #4]
 80184a6:	7d1b      	ldrb	r3, [r3, #20]
      (pcb->state != SYN_SENT) &&
 80184a8:	2b03      	cmp	r3, #3
 80184aa:	d002      	beq.n	80184b2 <tcp_write_checks+0x46>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_STATE | LWIP_DBG_LEVEL_SEVERE, ("tcp_write() called in invalid state\n"));
    return ERR_CONN;
 80184ac:	f06f 030a 	mvn.w	r3, #10
 80184b0:	e048      	b.n	8018544 <tcp_write_checks+0xd8>
  } else if (len == 0) {
 80184b2:	887b      	ldrh	r3, [r7, #2]
 80184b4:	2b00      	cmp	r3, #0
 80184b6:	d101      	bne.n	80184bc <tcp_write_checks+0x50>
    return ERR_OK;
 80184b8:	2300      	movs	r3, #0
 80184ba:	e043      	b.n	8018544 <tcp_write_checks+0xd8>
  }

  /* fail on too much data */
  if (len > pcb->snd_buf) {
 80184bc:	687b      	ldr	r3, [r7, #4]
 80184be:	f8b3 3064 	ldrh.w	r3, [r3, #100]	@ 0x64
 80184c2:	887a      	ldrh	r2, [r7, #2]
 80184c4:	429a      	cmp	r2, r3
 80184c6:	d909      	bls.n	80184dc <tcp_write_checks+0x70>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("tcp_write: too much data (len=%"U16_F" > snd_buf=%"TCPWNDSIZE_F")\n",
                len, pcb->snd_buf));
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 80184c8:	687b      	ldr	r3, [r7, #4]
 80184ca:	8b5b      	ldrh	r3, [r3, #26]
 80184cc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80184d0:	b29a      	uxth	r2, r3
 80184d2:	687b      	ldr	r3, [r7, #4]
 80184d4:	835a      	strh	r2, [r3, #26]
    return ERR_MEM;
 80184d6:	f04f 33ff 	mov.w	r3, #4294967295
 80184da:	e033      	b.n	8018544 <tcp_write_checks+0xd8>
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_write: queuelen: %"TCPWNDSIZE_F"\n", (tcpwnd_size_t)pcb->snd_queuelen));

  /* If total number of pbufs on the unsent/unacked queues exceeds the
   * configured maximum, return an error */
  /* check for configured max queuelen and possible overflow */
  if (pcb->snd_queuelen >= LWIP_MIN(TCP_SND_QUEUELEN, (TCP_SNDQUEUELEN_OVERFLOW + 1))) {
 80184dc:	687b      	ldr	r3, [r7, #4]
 80184de:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 80184e2:	2b08      	cmp	r3, #8
 80184e4:	d909      	bls.n	80184fa <tcp_write_checks+0x8e>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("tcp_write: too long queue %"U16_F" (max %"U16_F")\n",
                pcb->snd_queuelen, (u16_t)TCP_SND_QUEUELEN));
    TCP_STATS_INC(tcp.memerr);
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 80184e6:	687b      	ldr	r3, [r7, #4]
 80184e8:	8b5b      	ldrh	r3, [r3, #26]
 80184ea:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80184ee:	b29a      	uxth	r2, r3
 80184f0:	687b      	ldr	r3, [r7, #4]
 80184f2:	835a      	strh	r2, [r3, #26]
    return ERR_MEM;
 80184f4:	f04f 33ff 	mov.w	r3, #4294967295
 80184f8:	e024      	b.n	8018544 <tcp_write_checks+0xd8>
  }
  if (pcb->snd_queuelen != 0) {
 80184fa:	687b      	ldr	r3, [r7, #4]
 80184fc:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8018500:	2b00      	cmp	r3, #0
 8018502:	d00f      	beq.n	8018524 <tcp_write_checks+0xb8>
    LWIP_ASSERT("tcp_write: pbufs on queue => at least one queue non-empty",
 8018504:	687b      	ldr	r3, [r7, #4]
 8018506:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8018508:	2b00      	cmp	r3, #0
 801850a:	d11a      	bne.n	8018542 <tcp_write_checks+0xd6>
 801850c:	687b      	ldr	r3, [r7, #4]
 801850e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8018510:	2b00      	cmp	r3, #0
 8018512:	d116      	bne.n	8018542 <tcp_write_checks+0xd6>
 8018514:	4b0d      	ldr	r3, [pc, #52]	@ (801854c <tcp_write_checks+0xe0>)
 8018516:	f240 1255 	movw	r2, #341	@ 0x155
 801851a:	490f      	ldr	r1, [pc, #60]	@ (8018558 <tcp_write_checks+0xec>)
 801851c:	480d      	ldr	r0, [pc, #52]	@ (8018554 <tcp_write_checks+0xe8>)
 801851e:	f005 fdf5 	bl	801e10c <iprintf>
 8018522:	e00e      	b.n	8018542 <tcp_write_checks+0xd6>
                pcb->unacked != NULL || pcb->unsent != NULL);
  } else {
    LWIP_ASSERT("tcp_write: no pbufs on queue => both queues empty",
 8018524:	687b      	ldr	r3, [r7, #4]
 8018526:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8018528:	2b00      	cmp	r3, #0
 801852a:	d103      	bne.n	8018534 <tcp_write_checks+0xc8>
 801852c:	687b      	ldr	r3, [r7, #4]
 801852e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8018530:	2b00      	cmp	r3, #0
 8018532:	d006      	beq.n	8018542 <tcp_write_checks+0xd6>
 8018534:	4b05      	ldr	r3, [pc, #20]	@ (801854c <tcp_write_checks+0xe0>)
 8018536:	f44f 72ac 	mov.w	r2, #344	@ 0x158
 801853a:	4908      	ldr	r1, [pc, #32]	@ (801855c <tcp_write_checks+0xf0>)
 801853c:	4805      	ldr	r0, [pc, #20]	@ (8018554 <tcp_write_checks+0xe8>)
 801853e:	f005 fde5 	bl	801e10c <iprintf>
                pcb->unacked == NULL && pcb->unsent == NULL);
  }
  return ERR_OK;
 8018542:	2300      	movs	r3, #0
}
 8018544:	4618      	mov	r0, r3
 8018546:	3708      	adds	r7, #8
 8018548:	46bd      	mov	sp, r7
 801854a:	bd80      	pop	{r7, pc}
 801854c:	08021668 	.word	0x08021668
 8018550:	08021778 	.word	0x08021778
 8018554:	080216bc 	.word	0x080216bc
 8018558:	08021798 	.word	0x08021798
 801855c:	080217d4 	.word	0x080217d4

08018560 <tcp_write>:
 * - TCP_WRITE_FLAG_MORE (0x02) for TCP connection, PSH flag will not be set on last segment sent,
 * @return ERR_OK if enqueued, another err_t on error
 */
err_t
tcp_write(struct tcp_pcb *pcb, const void *arg, u16_t len, u8_t apiflags)
{
 8018560:	b590      	push	{r4, r7, lr}
 8018562:	b09b      	sub	sp, #108	@ 0x6c
 8018564:	af04      	add	r7, sp, #16
 8018566:	60f8      	str	r0, [r7, #12]
 8018568:	60b9      	str	r1, [r7, #8]
 801856a:	4611      	mov	r1, r2
 801856c:	461a      	mov	r2, r3
 801856e:	460b      	mov	r3, r1
 8018570:	80fb      	strh	r3, [r7, #6]
 8018572:	4613      	mov	r3, r2
 8018574:	717b      	strb	r3, [r7, #5]
  struct pbuf *concat_p = NULL;
 8018576:	2300      	movs	r3, #0
 8018578:	657b      	str	r3, [r7, #84]	@ 0x54
  struct tcp_seg *last_unsent = NULL, *seg = NULL, *prev_seg = NULL, *queue = NULL;
 801857a:	2300      	movs	r3, #0
 801857c:	653b      	str	r3, [r7, #80]	@ 0x50
 801857e:	2300      	movs	r3, #0
 8018580:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8018582:	2300      	movs	r3, #0
 8018584:	64bb      	str	r3, [r7, #72]	@ 0x48
 8018586:	2300      	movs	r3, #0
 8018588:	647b      	str	r3, [r7, #68]	@ 0x44
  u16_t pos = 0; /* position in 'arg' data */
 801858a:	2300      	movs	r3, #0
 801858c:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
  u16_t queuelen;
  u8_t optlen;
  u8_t optflags = 0;
 8018590:	2300      	movs	r3, #0
 8018592:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
#if TCP_OVERSIZE
  u16_t oversize = 0;
 8018596:	2300      	movs	r3, #0
 8018598:	827b      	strh	r3, [r7, #18]
  u16_t oversize_used = 0;
 801859a:	2300      	movs	r3, #0
 801859c:	87fb      	strh	r3, [r7, #62]	@ 0x3e
#if TCP_OVERSIZE_DBGCHECK
  u16_t oversize_add = 0;
#endif /* TCP_OVERSIZE_DBGCHECK*/
#endif /* TCP_OVERSIZE */
  u16_t extendlen = 0;
 801859e:	2300      	movs	r3, #0
 80185a0:	87bb      	strh	r3, [r7, #60]	@ 0x3c
  u16_t concat_chksummed = 0;
#endif /* TCP_CHECKSUM_ON_COPY */
  err_t err;
  u16_t mss_local;

  LWIP_ERROR("tcp_write: invalid pcb", pcb != NULL, return ERR_ARG);
 80185a2:	68fb      	ldr	r3, [r7, #12]
 80185a4:	2b00      	cmp	r3, #0
 80185a6:	d109      	bne.n	80185bc <tcp_write+0x5c>
 80185a8:	4ba4      	ldr	r3, [pc, #656]	@ (801883c <tcp_write+0x2dc>)
 80185aa:	f44f 72cf 	mov.w	r2, #414	@ 0x19e
 80185ae:	49a4      	ldr	r1, [pc, #656]	@ (8018840 <tcp_write+0x2e0>)
 80185b0:	48a4      	ldr	r0, [pc, #656]	@ (8018844 <tcp_write+0x2e4>)
 80185b2:	f005 fdab 	bl	801e10c <iprintf>
 80185b6:	f06f 030f 	mvn.w	r3, #15
 80185ba:	e32a      	b.n	8018c12 <tcp_write+0x6b2>

  /* don't allocate segments bigger than half the maximum window we ever received */
  mss_local = LWIP_MIN(pcb->mss, TCPWND_MIN16(pcb->snd_wnd_max / 2));
 80185bc:	68fb      	ldr	r3, [r7, #12]
 80185be:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80185c2:	085b      	lsrs	r3, r3, #1
 80185c4:	b29a      	uxth	r2, r3
 80185c6:	68fb      	ldr	r3, [r7, #12]
 80185c8:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80185ca:	4293      	cmp	r3, r2
 80185cc:	bf28      	it	cs
 80185ce:	4613      	movcs	r3, r2
 80185d0:	84bb      	strh	r3, [r7, #36]	@ 0x24
  mss_local = mss_local ? mss_local : pcb->mss;
 80185d2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80185d4:	2b00      	cmp	r3, #0
 80185d6:	d102      	bne.n	80185de <tcp_write+0x7e>
 80185d8:	68fb      	ldr	r3, [r7, #12]
 80185da:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80185dc:	e000      	b.n	80185e0 <tcp_write+0x80>
 80185de:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80185e0:	84bb      	strh	r3, [r7, #36]	@ 0x24
  apiflags |= TCP_WRITE_FLAG_COPY;
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */

  LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_write(pcb=%p, data=%p, len=%"U16_F", apiflags=%"U16_F")\n",
                                 (void *)pcb, arg, len, (u16_t)apiflags));
  LWIP_ERROR("tcp_write: arg == NULL (programmer violates API)",
 80185e2:	68bb      	ldr	r3, [r7, #8]
 80185e4:	2b00      	cmp	r3, #0
 80185e6:	d109      	bne.n	80185fc <tcp_write+0x9c>
 80185e8:	4b94      	ldr	r3, [pc, #592]	@ (801883c <tcp_write+0x2dc>)
 80185ea:	f240 12ad 	movw	r2, #429	@ 0x1ad
 80185ee:	4996      	ldr	r1, [pc, #600]	@ (8018848 <tcp_write+0x2e8>)
 80185f0:	4894      	ldr	r0, [pc, #592]	@ (8018844 <tcp_write+0x2e4>)
 80185f2:	f005 fd8b 	bl	801e10c <iprintf>
 80185f6:	f06f 030f 	mvn.w	r3, #15
 80185fa:	e30a      	b.n	8018c12 <tcp_write+0x6b2>
             arg != NULL, return ERR_ARG;);

  err = tcp_write_checks(pcb, len);
 80185fc:	88fb      	ldrh	r3, [r7, #6]
 80185fe:	4619      	mov	r1, r3
 8018600:	68f8      	ldr	r0, [r7, #12]
 8018602:	f7ff ff33 	bl	801846c <tcp_write_checks>
 8018606:	4603      	mov	r3, r0
 8018608:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  if (err != ERR_OK) {
 801860c:	f997 3023 	ldrsb.w	r3, [r7, #35]	@ 0x23
 8018610:	2b00      	cmp	r3, #0
 8018612:	d002      	beq.n	801861a <tcp_write+0xba>
    return err;
 8018614:	f997 3023 	ldrsb.w	r3, [r7, #35]	@ 0x23
 8018618:	e2fb      	b.n	8018c12 <tcp_write+0x6b2>
  }
  queuelen = pcb->snd_queuelen;
 801861a:	68fb      	ldr	r3, [r7, #12]
 801861c:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8018620:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
    /* ensure that segments can hold at least one data byte... */
    mss_local = LWIP_MAX(mss_local, LWIP_TCP_OPT_LEN_TS + 1);
  } else
#endif /* LWIP_TCP_TIMESTAMPS */
  {
    optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 8018624:	2300      	movs	r3, #0
 8018626:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
   *
   * pos records progress as data is segmented.
   */

  /* Find the tail of the unsent queue. */
  if (pcb->unsent != NULL) {
 801862a:	68fb      	ldr	r3, [r7, #12]
 801862c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801862e:	2b00      	cmp	r3, #0
 8018630:	f000 80f6 	beq.w	8018820 <tcp_write+0x2c0>
    u16_t space;
    u16_t unsent_optlen;

    /* @todo: this could be sped up by keeping last_unsent in the pcb */
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 8018634:	68fb      	ldr	r3, [r7, #12]
 8018636:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8018638:	653b      	str	r3, [r7, #80]	@ 0x50
 801863a:	e002      	b.n	8018642 <tcp_write+0xe2>
         last_unsent = last_unsent->next);
 801863c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801863e:	681b      	ldr	r3, [r3, #0]
 8018640:	653b      	str	r3, [r7, #80]	@ 0x50
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 8018642:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8018644:	681b      	ldr	r3, [r3, #0]
 8018646:	2b00      	cmp	r3, #0
 8018648:	d1f8      	bne.n	801863c <tcp_write+0xdc>

    /* Usable space at the end of the last unsent segment */
    unsent_optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(last_unsent->flags, pcb);
 801864a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801864c:	7a9b      	ldrb	r3, [r3, #10]
 801864e:	009b      	lsls	r3, r3, #2
 8018650:	b29b      	uxth	r3, r3
 8018652:	f003 0304 	and.w	r3, r3, #4
 8018656:	843b      	strh	r3, [r7, #32]
    LWIP_ASSERT("mss_local is too small", mss_local >= last_unsent->len + unsent_optlen);
 8018658:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 801865a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801865c:	891b      	ldrh	r3, [r3, #8]
 801865e:	4619      	mov	r1, r3
 8018660:	8c3b      	ldrh	r3, [r7, #32]
 8018662:	440b      	add	r3, r1
 8018664:	429a      	cmp	r2, r3
 8018666:	da06      	bge.n	8018676 <tcp_write+0x116>
 8018668:	4b74      	ldr	r3, [pc, #464]	@ (801883c <tcp_write+0x2dc>)
 801866a:	f44f 72f3 	mov.w	r2, #486	@ 0x1e6
 801866e:	4977      	ldr	r1, [pc, #476]	@ (801884c <tcp_write+0x2ec>)
 8018670:	4874      	ldr	r0, [pc, #464]	@ (8018844 <tcp_write+0x2e4>)
 8018672:	f005 fd4b 	bl	801e10c <iprintf>
    space = mss_local - (last_unsent->len + unsent_optlen);
 8018676:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8018678:	891a      	ldrh	r2, [r3, #8]
 801867a:	8c3b      	ldrh	r3, [r7, #32]
 801867c:	4413      	add	r3, r2
 801867e:	b29b      	uxth	r3, r3
 8018680:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8018682:	1ad3      	subs	r3, r2, r3
 8018684:	877b      	strh	r3, [r7, #58]	@ 0x3a
#if TCP_OVERSIZE_DBGCHECK
    /* check that pcb->unsent_oversize matches last_unsent->oversize_left */
    LWIP_ASSERT("unsent_oversize mismatch (pcb vs. last_unsent)",
                pcb->unsent_oversize == last_unsent->oversize_left);
#endif /* TCP_OVERSIZE_DBGCHECK */
    oversize = pcb->unsent_oversize;
 8018686:	68fb      	ldr	r3, [r7, #12]
 8018688:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 801868c:	827b      	strh	r3, [r7, #18]
    if (oversize > 0) {
 801868e:	8a7b      	ldrh	r3, [r7, #18]
 8018690:	2b00      	cmp	r3, #0
 8018692:	d026      	beq.n	80186e2 <tcp_write+0x182>
      LWIP_ASSERT("inconsistent oversize vs. space", oversize <= space);
 8018694:	8a7b      	ldrh	r3, [r7, #18]
 8018696:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 8018698:	429a      	cmp	r2, r3
 801869a:	d206      	bcs.n	80186aa <tcp_write+0x14a>
 801869c:	4b67      	ldr	r3, [pc, #412]	@ (801883c <tcp_write+0x2dc>)
 801869e:	f44f 72fc 	mov.w	r2, #504	@ 0x1f8
 80186a2:	496b      	ldr	r1, [pc, #428]	@ (8018850 <tcp_write+0x2f0>)
 80186a4:	4867      	ldr	r0, [pc, #412]	@ (8018844 <tcp_write+0x2e4>)
 80186a6:	f005 fd31 	bl	801e10c <iprintf>
      seg = last_unsent;
 80186aa:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80186ac:	64fb      	str	r3, [r7, #76]	@ 0x4c
      oversize_used = LWIP_MIN(space, LWIP_MIN(oversize, len));
 80186ae:	8a7b      	ldrh	r3, [r7, #18]
 80186b0:	88fa      	ldrh	r2, [r7, #6]
 80186b2:	4293      	cmp	r3, r2
 80186b4:	bf28      	it	cs
 80186b6:	4613      	movcs	r3, r2
 80186b8:	b29b      	uxth	r3, r3
 80186ba:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 80186bc:	4293      	cmp	r3, r2
 80186be:	bf28      	it	cs
 80186c0:	4613      	movcs	r3, r2
 80186c2:	87fb      	strh	r3, [r7, #62]	@ 0x3e
      pos += oversize_used;
 80186c4:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 80186c8:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80186ca:	4413      	add	r3, r2
 80186cc:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
      oversize -= oversize_used;
 80186d0:	8a7a      	ldrh	r2, [r7, #18]
 80186d2:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80186d4:	1ad3      	subs	r3, r2, r3
 80186d6:	b29b      	uxth	r3, r3
 80186d8:	827b      	strh	r3, [r7, #18]
      space -= oversize_used;
 80186da:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 80186dc:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80186de:	1ad3      	subs	r3, r2, r3
 80186e0:	877b      	strh	r3, [r7, #58]	@ 0x3a
    }
    /* now we are either finished or oversize is zero */
    LWIP_ASSERT("inconsistent oversize vs. len", (oversize == 0) || (pos == len));
 80186e2:	8a7b      	ldrh	r3, [r7, #18]
 80186e4:	2b00      	cmp	r3, #0
 80186e6:	d00b      	beq.n	8018700 <tcp_write+0x1a0>
 80186e8:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 80186ec:	88fb      	ldrh	r3, [r7, #6]
 80186ee:	429a      	cmp	r2, r3
 80186f0:	d006      	beq.n	8018700 <tcp_write+0x1a0>
 80186f2:	4b52      	ldr	r3, [pc, #328]	@ (801883c <tcp_write+0x2dc>)
 80186f4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80186f8:	4956      	ldr	r1, [pc, #344]	@ (8018854 <tcp_write+0x2f4>)
 80186fa:	4852      	ldr	r0, [pc, #328]	@ (8018844 <tcp_write+0x2e4>)
 80186fc:	f005 fd06 	bl	801e10c <iprintf>
     *
     * This phase is skipped for LWIP_NETIF_TX_SINGLE_PBUF as we could only execute
     * it after rexmit puts a segment from unacked to unsent and at this point,
     * oversize info is lost.
     */
    if ((pos < len) && (space > 0) && (last_unsent->len > 0)) {
 8018700:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8018704:	88fb      	ldrh	r3, [r7, #6]
 8018706:	429a      	cmp	r2, r3
 8018708:	f080 8167 	bcs.w	80189da <tcp_write+0x47a>
 801870c:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 801870e:	2b00      	cmp	r3, #0
 8018710:	f000 8163 	beq.w	80189da <tcp_write+0x47a>
 8018714:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8018716:	891b      	ldrh	r3, [r3, #8]
 8018718:	2b00      	cmp	r3, #0
 801871a:	f000 815e 	beq.w	80189da <tcp_write+0x47a>
      u16_t seglen = LWIP_MIN(space, len - pos);
 801871e:	88fa      	ldrh	r2, [r7, #6]
 8018720:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8018724:	1ad2      	subs	r2, r2, r3
 8018726:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8018728:	4293      	cmp	r3, r2
 801872a:	bfa8      	it	ge
 801872c:	4613      	movge	r3, r2
 801872e:	83fb      	strh	r3, [r7, #30]
      seg = last_unsent;
 8018730:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8018732:	64fb      	str	r3, [r7, #76]	@ 0x4c

      /* Create a pbuf with a copy or reference to seglen bytes. We
       * can use PBUF_RAW here since the data appears in the middle of
       * a segment. A header will never be prepended. */
      if (apiflags & TCP_WRITE_FLAG_COPY) {
 8018734:	797b      	ldrb	r3, [r7, #5]
 8018736:	f003 0301 	and.w	r3, r3, #1
 801873a:	2b00      	cmp	r3, #0
 801873c:	d027      	beq.n	801878e <tcp_write+0x22e>
        /* Data is copied */
        if ((concat_p = tcp_pbuf_prealloc(PBUF_RAW, seglen, space, &oversize, pcb, apiflags, 1)) == NULL) {
 801873e:	f107 0012 	add.w	r0, r7, #18
 8018742:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 8018744:	8bf9      	ldrh	r1, [r7, #30]
 8018746:	2301      	movs	r3, #1
 8018748:	9302      	str	r3, [sp, #8]
 801874a:	797b      	ldrb	r3, [r7, #5]
 801874c:	9301      	str	r3, [sp, #4]
 801874e:	68fb      	ldr	r3, [r7, #12]
 8018750:	9300      	str	r3, [sp, #0]
 8018752:	4603      	mov	r3, r0
 8018754:	2000      	movs	r0, #0
 8018756:	f7ff fe0f 	bl	8018378 <tcp_pbuf_prealloc>
 801875a:	6578      	str	r0, [r7, #84]	@ 0x54
 801875c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801875e:	2b00      	cmp	r3, #0
 8018760:	f000 8225 	beq.w	8018bae <tcp_write+0x64e>
          goto memerr;
        }
#if TCP_OVERSIZE_DBGCHECK
        oversize_add = oversize;
#endif /* TCP_OVERSIZE_DBGCHECK */
        TCP_DATA_COPY2(concat_p->payload, (const u8_t *)arg + pos, seglen, &concat_chksum, &concat_chksum_swapped);
 8018764:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8018766:	6858      	ldr	r0, [r3, #4]
 8018768:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 801876c:	68ba      	ldr	r2, [r7, #8]
 801876e:	4413      	add	r3, r2
 8018770:	8bfa      	ldrh	r2, [r7, #30]
 8018772:	4619      	mov	r1, r3
 8018774:	f005 fe61 	bl	801e43a <memcpy>
#if TCP_CHECKSUM_ON_COPY
        concat_chksummed += seglen;
#endif /* TCP_CHECKSUM_ON_COPY */
        queuelen += pbuf_clen(concat_p);
 8018778:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 801877a:	f7fb f9c3 	bl	8013b04 <pbuf_clen>
 801877e:	4603      	mov	r3, r0
 8018780:	461a      	mov	r2, r3
 8018782:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8018786:	4413      	add	r3, r2
 8018788:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
 801878c:	e041      	b.n	8018812 <tcp_write+0x2b2>
      } else {
        /* Data is not copied */
        /* If the last unsent pbuf is of type PBUF_ROM, try to extend it. */
        struct pbuf *p;
        for (p = last_unsent->p; p->next != NULL; p = p->next);
 801878e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8018790:	685b      	ldr	r3, [r3, #4]
 8018792:	637b      	str	r3, [r7, #52]	@ 0x34
 8018794:	e002      	b.n	801879c <tcp_write+0x23c>
 8018796:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8018798:	681b      	ldr	r3, [r3, #0]
 801879a:	637b      	str	r3, [r7, #52]	@ 0x34
 801879c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801879e:	681b      	ldr	r3, [r3, #0]
 80187a0:	2b00      	cmp	r3, #0
 80187a2:	d1f8      	bne.n	8018796 <tcp_write+0x236>
        if (((p->type_internal & (PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS | PBUF_TYPE_FLAG_DATA_VOLATILE)) == 0) &&
 80187a4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80187a6:	7b1b      	ldrb	r3, [r3, #12]
 80187a8:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80187ac:	2b00      	cmp	r3, #0
 80187ae:	d115      	bne.n	80187dc <tcp_write+0x27c>
            (const u8_t *)p->payload + p->len == (const u8_t *)arg) {
 80187b0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80187b2:	685b      	ldr	r3, [r3, #4]
 80187b4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80187b6:	8952      	ldrh	r2, [r2, #10]
 80187b8:	4413      	add	r3, r2
        if (((p->type_internal & (PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS | PBUF_TYPE_FLAG_DATA_VOLATILE)) == 0) &&
 80187ba:	68ba      	ldr	r2, [r7, #8]
 80187bc:	429a      	cmp	r2, r3
 80187be:	d10d      	bne.n	80187dc <tcp_write+0x27c>
          LWIP_ASSERT("tcp_write: ROM pbufs cannot be oversized", pos == 0);
 80187c0:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 80187c4:	2b00      	cmp	r3, #0
 80187c6:	d006      	beq.n	80187d6 <tcp_write+0x276>
 80187c8:	4b1c      	ldr	r3, [pc, #112]	@ (801883c <tcp_write+0x2dc>)
 80187ca:	f240 2231 	movw	r2, #561	@ 0x231
 80187ce:	4922      	ldr	r1, [pc, #136]	@ (8018858 <tcp_write+0x2f8>)
 80187d0:	481c      	ldr	r0, [pc, #112]	@ (8018844 <tcp_write+0x2e4>)
 80187d2:	f005 fc9b 	bl	801e10c <iprintf>
          extendlen = seglen;
 80187d6:	8bfb      	ldrh	r3, [r7, #30]
 80187d8:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 80187da:	e01a      	b.n	8018812 <tcp_write+0x2b2>
        } else {
          if ((concat_p = pbuf_alloc(PBUF_RAW, seglen, PBUF_ROM)) == NULL) {
 80187dc:	8bfb      	ldrh	r3, [r7, #30]
 80187de:	2201      	movs	r2, #1
 80187e0:	4619      	mov	r1, r3
 80187e2:	2000      	movs	r0, #0
 80187e4:	f7fa fe1c 	bl	8013420 <pbuf_alloc>
 80187e8:	6578      	str	r0, [r7, #84]	@ 0x54
 80187ea:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80187ec:	2b00      	cmp	r3, #0
 80187ee:	f000 81e0 	beq.w	8018bb2 <tcp_write+0x652>
            LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                        ("tcp_write: could not allocate memory for zero-copy pbuf\n"));
            goto memerr;
          }
          /* reference the non-volatile payload data */
          ((struct pbuf_rom *)concat_p)->payload = (const u8_t *)arg + pos;
 80187f2:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 80187f6:	68ba      	ldr	r2, [r7, #8]
 80187f8:	441a      	add	r2, r3
 80187fa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80187fc:	605a      	str	r2, [r3, #4]
          queuelen += pbuf_clen(concat_p);
 80187fe:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 8018800:	f7fb f980 	bl	8013b04 <pbuf_clen>
 8018804:	4603      	mov	r3, r0
 8018806:	461a      	mov	r2, r3
 8018808:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 801880c:	4413      	add	r3, r2
 801880e:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
                           &concat_chksum, &concat_chksum_swapped);
        concat_chksummed += seglen;
#endif /* TCP_CHECKSUM_ON_COPY */
      }

      pos += seglen;
 8018812:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8018816:	8bfb      	ldrh	r3, [r7, #30]
 8018818:	4413      	add	r3, r2
 801881a:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
 801881e:	e0dc      	b.n	80189da <tcp_write+0x47a>
    }
#endif /* !LWIP_NETIF_TX_SINGLE_PBUF */
  } else {
#if TCP_OVERSIZE
    LWIP_ASSERT("unsent_oversize mismatch (pcb->unsent is NULL)",
 8018820:	68fb      	ldr	r3, [r7, #12]
 8018822:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8018826:	2b00      	cmp	r3, #0
 8018828:	f000 80d7 	beq.w	80189da <tcp_write+0x47a>
 801882c:	4b03      	ldr	r3, [pc, #12]	@ (801883c <tcp_write+0x2dc>)
 801882e:	f240 224a 	movw	r2, #586	@ 0x24a
 8018832:	490a      	ldr	r1, [pc, #40]	@ (801885c <tcp_write+0x2fc>)
 8018834:	4803      	ldr	r0, [pc, #12]	@ (8018844 <tcp_write+0x2e4>)
 8018836:	f005 fc69 	bl	801e10c <iprintf>
   * Phase 3: Create new segments.
   *
   * The new segments are chained together in the local 'queue'
   * variable, ready to be appended to pcb->unsent.
   */
  while (pos < len) {
 801883a:	e0ce      	b.n	80189da <tcp_write+0x47a>
 801883c:	08021668 	.word	0x08021668
 8018840:	08021808 	.word	0x08021808
 8018844:	080216bc 	.word	0x080216bc
 8018848:	08021820 	.word	0x08021820
 801884c:	08021854 	.word	0x08021854
 8018850:	0802186c 	.word	0x0802186c
 8018854:	0802188c 	.word	0x0802188c
 8018858:	080218ac 	.word	0x080218ac
 801885c:	080218d8 	.word	0x080218d8
    struct pbuf *p;
    u16_t left = len - pos;
 8018860:	88fa      	ldrh	r2, [r7, #6]
 8018862:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8018866:	1ad3      	subs	r3, r2, r3
 8018868:	83bb      	strh	r3, [r7, #28]
    u16_t max_len = mss_local - optlen;
 801886a:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 801886e:	b29b      	uxth	r3, r3
 8018870:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8018872:	1ad3      	subs	r3, r2, r3
 8018874:	837b      	strh	r3, [r7, #26]
    u16_t seglen = LWIP_MIN(left, max_len);
 8018876:	8b7a      	ldrh	r2, [r7, #26]
 8018878:	8bbb      	ldrh	r3, [r7, #28]
 801887a:	4293      	cmp	r3, r2
 801887c:	bf28      	it	cs
 801887e:	4613      	movcs	r3, r2
 8018880:	833b      	strh	r3, [r7, #24]
#if TCP_CHECKSUM_ON_COPY
    u16_t chksum = 0;
    u8_t chksum_swapped = 0;
#endif /* TCP_CHECKSUM_ON_COPY */

    if (apiflags & TCP_WRITE_FLAG_COPY) {
 8018882:	797b      	ldrb	r3, [r7, #5]
 8018884:	f003 0301 	and.w	r3, r3, #1
 8018888:	2b00      	cmp	r3, #0
 801888a:	d036      	beq.n	80188fa <tcp_write+0x39a>
      /* If copy is set, memory should be allocated and data copied
       * into pbuf */
      if ((p = tcp_pbuf_prealloc(PBUF_TRANSPORT, seglen + optlen, mss_local, &oversize, pcb, apiflags, queue == NULL)) == NULL) {
 801888c:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8018890:	b29a      	uxth	r2, r3
 8018892:	8b3b      	ldrh	r3, [r7, #24]
 8018894:	4413      	add	r3, r2
 8018896:	b299      	uxth	r1, r3
 8018898:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801889a:	2b00      	cmp	r3, #0
 801889c:	bf0c      	ite	eq
 801889e:	2301      	moveq	r3, #1
 80188a0:	2300      	movne	r3, #0
 80188a2:	b2db      	uxtb	r3, r3
 80188a4:	f107 0012 	add.w	r0, r7, #18
 80188a8:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80188aa:	9302      	str	r3, [sp, #8]
 80188ac:	797b      	ldrb	r3, [r7, #5]
 80188ae:	9301      	str	r3, [sp, #4]
 80188b0:	68fb      	ldr	r3, [r7, #12]
 80188b2:	9300      	str	r3, [sp, #0]
 80188b4:	4603      	mov	r3, r0
 80188b6:	2036      	movs	r0, #54	@ 0x36
 80188b8:	f7ff fd5e 	bl	8018378 <tcp_pbuf_prealloc>
 80188bc:	6338      	str	r0, [r7, #48]	@ 0x30
 80188be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80188c0:	2b00      	cmp	r3, #0
 80188c2:	f000 8178 	beq.w	8018bb6 <tcp_write+0x656>
        LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_write : could not allocate memory for pbuf copy size %"U16_F"\n", seglen));
        goto memerr;
      }
      LWIP_ASSERT("tcp_write: check that first pbuf can hold the complete seglen",
 80188c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80188c8:	895b      	ldrh	r3, [r3, #10]
 80188ca:	8b3a      	ldrh	r2, [r7, #24]
 80188cc:	429a      	cmp	r2, r3
 80188ce:	d906      	bls.n	80188de <tcp_write+0x37e>
 80188d0:	4b8c      	ldr	r3, [pc, #560]	@ (8018b04 <tcp_write+0x5a4>)
 80188d2:	f240 2266 	movw	r2, #614	@ 0x266
 80188d6:	498c      	ldr	r1, [pc, #560]	@ (8018b08 <tcp_write+0x5a8>)
 80188d8:	488c      	ldr	r0, [pc, #560]	@ (8018b0c <tcp_write+0x5ac>)
 80188da:	f005 fc17 	bl	801e10c <iprintf>
                  (p->len >= seglen));
      TCP_DATA_COPY2((char *)p->payload + optlen, (const u8_t *)arg + pos, seglen, &chksum, &chksum_swapped);
 80188de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80188e0:	685a      	ldr	r2, [r3, #4]
 80188e2:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 80188e6:	18d0      	adds	r0, r2, r3
 80188e8:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 80188ec:	68ba      	ldr	r2, [r7, #8]
 80188ee:	4413      	add	r3, r2
 80188f0:	8b3a      	ldrh	r2, [r7, #24]
 80188f2:	4619      	mov	r1, r3
 80188f4:	f005 fda1 	bl	801e43a <memcpy>
 80188f8:	e02f      	b.n	801895a <tcp_write+0x3fa>
       * sent out on the link (as it has to be ACKed by the remote
       * party) we can safely use PBUF_ROM instead of PBUF_REF here.
       */
      struct pbuf *p2;
#if TCP_OVERSIZE
      LWIP_ASSERT("oversize == 0", oversize == 0);
 80188fa:	8a7b      	ldrh	r3, [r7, #18]
 80188fc:	2b00      	cmp	r3, #0
 80188fe:	d006      	beq.n	801890e <tcp_write+0x3ae>
 8018900:	4b80      	ldr	r3, [pc, #512]	@ (8018b04 <tcp_write+0x5a4>)
 8018902:	f240 2271 	movw	r2, #625	@ 0x271
 8018906:	4982      	ldr	r1, [pc, #520]	@ (8018b10 <tcp_write+0x5b0>)
 8018908:	4880      	ldr	r0, [pc, #512]	@ (8018b0c <tcp_write+0x5ac>)
 801890a:	f005 fbff 	bl	801e10c <iprintf>
#endif /* TCP_OVERSIZE */
      if ((p2 = pbuf_alloc(PBUF_TRANSPORT, seglen, PBUF_ROM)) == NULL) {
 801890e:	8b3b      	ldrh	r3, [r7, #24]
 8018910:	2201      	movs	r2, #1
 8018912:	4619      	mov	r1, r3
 8018914:	2036      	movs	r0, #54	@ 0x36
 8018916:	f7fa fd83 	bl	8013420 <pbuf_alloc>
 801891a:	6178      	str	r0, [r7, #20]
 801891c:	697b      	ldr	r3, [r7, #20]
 801891e:	2b00      	cmp	r3, #0
 8018920:	f000 814b 	beq.w	8018bba <tcp_write+0x65a>
        chksum_swapped = 1;
        chksum = SWAP_BYTES_IN_WORD(chksum);
      }
#endif /* TCP_CHECKSUM_ON_COPY */
      /* reference the non-volatile payload data */
      ((struct pbuf_rom *)p2)->payload = (const u8_t *)arg + pos;
 8018924:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8018928:	68ba      	ldr	r2, [r7, #8]
 801892a:	441a      	add	r2, r3
 801892c:	697b      	ldr	r3, [r7, #20]
 801892e:	605a      	str	r2, [r3, #4]

      /* Second, allocate a pbuf for the headers. */
      if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 8018930:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8018934:	b29b      	uxth	r3, r3
 8018936:	f44f 7220 	mov.w	r2, #640	@ 0x280
 801893a:	4619      	mov	r1, r3
 801893c:	2036      	movs	r0, #54	@ 0x36
 801893e:	f7fa fd6f 	bl	8013420 <pbuf_alloc>
 8018942:	6338      	str	r0, [r7, #48]	@ 0x30
 8018944:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8018946:	2b00      	cmp	r3, #0
 8018948:	d103      	bne.n	8018952 <tcp_write+0x3f2>
        /* If allocation fails, we have to deallocate the data pbuf as
         * well. */
        pbuf_free(p2);
 801894a:	6978      	ldr	r0, [r7, #20]
 801894c:	f7fb f84c 	bl	80139e8 <pbuf_free>
        LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_write: could not allocate memory for header pbuf\n"));
        goto memerr;
 8018950:	e136      	b.n	8018bc0 <tcp_write+0x660>
      }
      /* Concatenate the headers and data pbufs together. */
      pbuf_cat(p/*header*/, p2/*data*/);
 8018952:	6979      	ldr	r1, [r7, #20]
 8018954:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8018956:	f7fb f915 	bl	8013b84 <pbuf_cat>
    }

    queuelen += pbuf_clen(p);
 801895a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801895c:	f7fb f8d2 	bl	8013b04 <pbuf_clen>
 8018960:	4603      	mov	r3, r0
 8018962:	461a      	mov	r2, r3
 8018964:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8018968:	4413      	add	r3, r2
 801896a:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40

    /* Now that there are more segments queued, we check again if the
     * length of the queue exceeds the configured maximum or
     * overflows. */
    if (queuelen > LWIP_MIN(TCP_SND_QUEUELEN, TCP_SNDQUEUELEN_OVERFLOW)) {
 801896e:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8018972:	2b09      	cmp	r3, #9
 8018974:	d903      	bls.n	801897e <tcp_write+0x41e>
      LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_write: queue too long %"U16_F" (%d)\n",
                  queuelen, (int)TCP_SND_QUEUELEN));
      pbuf_free(p);
 8018976:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8018978:	f7fb f836 	bl	80139e8 <pbuf_free>
      goto memerr;
 801897c:	e120      	b.n	8018bc0 <tcp_write+0x660>
    }

    if ((seg = tcp_create_segment(pcb, p, 0, pcb->snd_lbb + pos, optflags)) == NULL) {
 801897e:	68fb      	ldr	r3, [r7, #12]
 8018980:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8018982:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8018986:	441a      	add	r2, r3
 8018988:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801898c:	9300      	str	r3, [sp, #0]
 801898e:	4613      	mov	r3, r2
 8018990:	2200      	movs	r2, #0
 8018992:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8018994:	68f8      	ldr	r0, [r7, #12]
 8018996:	f7ff fc53 	bl	8018240 <tcp_create_segment>
 801899a:	64f8      	str	r0, [r7, #76]	@ 0x4c
 801899c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801899e:	2b00      	cmp	r3, #0
 80189a0:	f000 810d 	beq.w	8018bbe <tcp_write+0x65e>
    seg->chksum_swapped = chksum_swapped;
    seg->flags |= TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */

    /* first segment of to-be-queued data? */
    if (queue == NULL) {
 80189a4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80189a6:	2b00      	cmp	r3, #0
 80189a8:	d102      	bne.n	80189b0 <tcp_write+0x450>
      queue = seg;
 80189aa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80189ac:	647b      	str	r3, [r7, #68]	@ 0x44
 80189ae:	e00c      	b.n	80189ca <tcp_write+0x46a>
    } else {
      /* Attach the segment to the end of the queued segments */
      LWIP_ASSERT("prev_seg != NULL", prev_seg != NULL);
 80189b0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80189b2:	2b00      	cmp	r3, #0
 80189b4:	d106      	bne.n	80189c4 <tcp_write+0x464>
 80189b6:	4b53      	ldr	r3, [pc, #332]	@ (8018b04 <tcp_write+0x5a4>)
 80189b8:	f240 22ab 	movw	r2, #683	@ 0x2ab
 80189bc:	4955      	ldr	r1, [pc, #340]	@ (8018b14 <tcp_write+0x5b4>)
 80189be:	4853      	ldr	r0, [pc, #332]	@ (8018b0c <tcp_write+0x5ac>)
 80189c0:	f005 fba4 	bl	801e10c <iprintf>
      prev_seg->next = seg;
 80189c4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80189c6:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80189c8:	601a      	str	r2, [r3, #0]
    }
    /* remember last segment of to-be-queued data for next iteration */
    prev_seg = seg;
 80189ca:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80189cc:	64bb      	str	r3, [r7, #72]	@ 0x48

    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_TRACE, ("tcp_write: queueing %"U32_F":%"U32_F"\n",
                lwip_ntohl(seg->tcphdr->seqno),
                lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg)));

    pos += seglen;
 80189ce:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 80189d2:	8b3b      	ldrh	r3, [r7, #24]
 80189d4:	4413      	add	r3, r2
 80189d6:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
  while (pos < len) {
 80189da:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 80189de:	88fb      	ldrh	r3, [r7, #6]
 80189e0:	429a      	cmp	r2, r3
 80189e2:	f4ff af3d 	bcc.w	8018860 <tcp_write+0x300>
  /*
   * Phase 1: If data has been added to the preallocated tail of
   * last_unsent, we update the length fields of the pbuf chain.
   */
#if TCP_OVERSIZE
  if (oversize_used > 0) {
 80189e6:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80189e8:	2b00      	cmp	r3, #0
 80189ea:	d02c      	beq.n	8018a46 <tcp_write+0x4e6>
    struct pbuf *p;
    /* Bump tot_len of whole chain, len of tail */
    for (p = last_unsent->p; p; p = p->next) {
 80189ec:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80189ee:	685b      	ldr	r3, [r3, #4]
 80189f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80189f2:	e01e      	b.n	8018a32 <tcp_write+0x4d2>
      p->tot_len += oversize_used;
 80189f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80189f6:	891a      	ldrh	r2, [r3, #8]
 80189f8:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80189fa:	4413      	add	r3, r2
 80189fc:	b29a      	uxth	r2, r3
 80189fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8018a00:	811a      	strh	r2, [r3, #8]
      if (p->next == NULL) {
 8018a02:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8018a04:	681b      	ldr	r3, [r3, #0]
 8018a06:	2b00      	cmp	r3, #0
 8018a08:	d110      	bne.n	8018a2c <tcp_write+0x4cc>
        TCP_DATA_COPY((char *)p->payload + p->len, arg, oversize_used, last_unsent);
 8018a0a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8018a0c:	685b      	ldr	r3, [r3, #4]
 8018a0e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8018a10:	8952      	ldrh	r2, [r2, #10]
 8018a12:	4413      	add	r3, r2
 8018a14:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 8018a16:	68b9      	ldr	r1, [r7, #8]
 8018a18:	4618      	mov	r0, r3
 8018a1a:	f005 fd0e 	bl	801e43a <memcpy>
        p->len += oversize_used;
 8018a1e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8018a20:	895a      	ldrh	r2, [r3, #10]
 8018a22:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8018a24:	4413      	add	r3, r2
 8018a26:	b29a      	uxth	r2, r3
 8018a28:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8018a2a:	815a      	strh	r2, [r3, #10]
    for (p = last_unsent->p; p; p = p->next) {
 8018a2c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8018a2e:	681b      	ldr	r3, [r3, #0]
 8018a30:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8018a32:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8018a34:	2b00      	cmp	r3, #0
 8018a36:	d1dd      	bne.n	80189f4 <tcp_write+0x494>
      }
    }
    last_unsent->len += oversize_used;
 8018a38:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8018a3a:	891a      	ldrh	r2, [r3, #8]
 8018a3c:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8018a3e:	4413      	add	r3, r2
 8018a40:	b29a      	uxth	r2, r3
 8018a42:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8018a44:	811a      	strh	r2, [r3, #8]
    LWIP_ASSERT("last_unsent->oversize_left >= oversize_used",
                last_unsent->oversize_left >= oversize_used);
    last_unsent->oversize_left -= oversize_used;
#endif /* TCP_OVERSIZE_DBGCHECK */
  }
  pcb->unsent_oversize = oversize;
 8018a46:	8a7a      	ldrh	r2, [r7, #18]
 8018a48:	68fb      	ldr	r3, [r7, #12]
 8018a4a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /*
   * Phase 2: concat_p can be concatenated onto last_unsent->p, unless we
   * determined that the last ROM pbuf can be extended to include the new data.
   */
  if (concat_p != NULL) {
 8018a4e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8018a50:	2b00      	cmp	r3, #0
 8018a52:	d018      	beq.n	8018a86 <tcp_write+0x526>
    LWIP_ASSERT("tcp_write: cannot concatenate when pcb->unsent is empty",
 8018a54:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8018a56:	2b00      	cmp	r3, #0
 8018a58:	d106      	bne.n	8018a68 <tcp_write+0x508>
 8018a5a:	4b2a      	ldr	r3, [pc, #168]	@ (8018b04 <tcp_write+0x5a4>)
 8018a5c:	f44f 7238 	mov.w	r2, #736	@ 0x2e0
 8018a60:	492d      	ldr	r1, [pc, #180]	@ (8018b18 <tcp_write+0x5b8>)
 8018a62:	482a      	ldr	r0, [pc, #168]	@ (8018b0c <tcp_write+0x5ac>)
 8018a64:	f005 fb52 	bl	801e10c <iprintf>
                (last_unsent != NULL));
    pbuf_cat(last_unsent->p, concat_p);
 8018a68:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8018a6a:	685b      	ldr	r3, [r3, #4]
 8018a6c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8018a6e:	4618      	mov	r0, r3
 8018a70:	f7fb f888 	bl	8013b84 <pbuf_cat>
    last_unsent->len += concat_p->tot_len;
 8018a74:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8018a76:	891a      	ldrh	r2, [r3, #8]
 8018a78:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8018a7a:	891b      	ldrh	r3, [r3, #8]
 8018a7c:	4413      	add	r3, r2
 8018a7e:	b29a      	uxth	r2, r3
 8018a80:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8018a82:	811a      	strh	r2, [r3, #8]
 8018a84:	e037      	b.n	8018af6 <tcp_write+0x596>
  } else if (extendlen > 0) {
 8018a86:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8018a88:	2b00      	cmp	r3, #0
 8018a8a:	d034      	beq.n	8018af6 <tcp_write+0x596>
    struct pbuf *p;
    LWIP_ASSERT("tcp_write: extension of reference requires reference",
 8018a8c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8018a8e:	2b00      	cmp	r3, #0
 8018a90:	d003      	beq.n	8018a9a <tcp_write+0x53a>
 8018a92:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8018a94:	685b      	ldr	r3, [r3, #4]
 8018a96:	2b00      	cmp	r3, #0
 8018a98:	d106      	bne.n	8018aa8 <tcp_write+0x548>
 8018a9a:	4b1a      	ldr	r3, [pc, #104]	@ (8018b04 <tcp_write+0x5a4>)
 8018a9c:	f240 22e6 	movw	r2, #742	@ 0x2e6
 8018aa0:	491e      	ldr	r1, [pc, #120]	@ (8018b1c <tcp_write+0x5bc>)
 8018aa2:	481a      	ldr	r0, [pc, #104]	@ (8018b0c <tcp_write+0x5ac>)
 8018aa4:	f005 fb32 	bl	801e10c <iprintf>
                last_unsent != NULL && last_unsent->p != NULL);
    for (p = last_unsent->p; p->next != NULL; p = p->next) {
 8018aa8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8018aaa:	685b      	ldr	r3, [r3, #4]
 8018aac:	62bb      	str	r3, [r7, #40]	@ 0x28
 8018aae:	e009      	b.n	8018ac4 <tcp_write+0x564>
      p->tot_len += extendlen;
 8018ab0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8018ab2:	891a      	ldrh	r2, [r3, #8]
 8018ab4:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8018ab6:	4413      	add	r3, r2
 8018ab8:	b29a      	uxth	r2, r3
 8018aba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8018abc:	811a      	strh	r2, [r3, #8]
    for (p = last_unsent->p; p->next != NULL; p = p->next) {
 8018abe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8018ac0:	681b      	ldr	r3, [r3, #0]
 8018ac2:	62bb      	str	r3, [r7, #40]	@ 0x28
 8018ac4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8018ac6:	681b      	ldr	r3, [r3, #0]
 8018ac8:	2b00      	cmp	r3, #0
 8018aca:	d1f1      	bne.n	8018ab0 <tcp_write+0x550>
    }
    p->tot_len += extendlen;
 8018acc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8018ace:	891a      	ldrh	r2, [r3, #8]
 8018ad0:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8018ad2:	4413      	add	r3, r2
 8018ad4:	b29a      	uxth	r2, r3
 8018ad6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8018ad8:	811a      	strh	r2, [r3, #8]
    p->len += extendlen;
 8018ada:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8018adc:	895a      	ldrh	r2, [r3, #10]
 8018ade:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8018ae0:	4413      	add	r3, r2
 8018ae2:	b29a      	uxth	r2, r3
 8018ae4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8018ae6:	815a      	strh	r2, [r3, #10]
    last_unsent->len += extendlen;
 8018ae8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8018aea:	891a      	ldrh	r2, [r3, #8]
 8018aec:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8018aee:	4413      	add	r3, r2
 8018af0:	b29a      	uxth	r2, r3
 8018af2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8018af4:	811a      	strh	r2, [r3, #8]

  /*
   * Phase 3: Append queue to pcb->unsent. Queue may be NULL, but that
   * is harmless
   */
  if (last_unsent == NULL) {
 8018af6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8018af8:	2b00      	cmp	r3, #0
 8018afa:	d111      	bne.n	8018b20 <tcp_write+0x5c0>
    pcb->unsent = queue;
 8018afc:	68fb      	ldr	r3, [r7, #12]
 8018afe:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8018b00:	66da      	str	r2, [r3, #108]	@ 0x6c
 8018b02:	e010      	b.n	8018b26 <tcp_write+0x5c6>
 8018b04:	08021668 	.word	0x08021668
 8018b08:	08021908 	.word	0x08021908
 8018b0c:	080216bc 	.word	0x080216bc
 8018b10:	08021948 	.word	0x08021948
 8018b14:	08021958 	.word	0x08021958
 8018b18:	0802196c 	.word	0x0802196c
 8018b1c:	080219a4 	.word	0x080219a4
  } else {
    last_unsent->next = queue;
 8018b20:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8018b22:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8018b24:	601a      	str	r2, [r3, #0]
  }

  /*
   * Finally update the pcb state.
   */
  pcb->snd_lbb += len;
 8018b26:	68fb      	ldr	r3, [r7, #12]
 8018b28:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8018b2a:	88fb      	ldrh	r3, [r7, #6]
 8018b2c:	441a      	add	r2, r3
 8018b2e:	68fb      	ldr	r3, [r7, #12]
 8018b30:	65da      	str	r2, [r3, #92]	@ 0x5c
  pcb->snd_buf -= len;
 8018b32:	68fb      	ldr	r3, [r7, #12]
 8018b34:	f8b3 2064 	ldrh.w	r2, [r3, #100]	@ 0x64
 8018b38:	88fb      	ldrh	r3, [r7, #6]
 8018b3a:	1ad3      	subs	r3, r2, r3
 8018b3c:	b29a      	uxth	r2, r3
 8018b3e:	68fb      	ldr	r3, [r7, #12]
 8018b40:	f8a3 2064 	strh.w	r2, [r3, #100]	@ 0x64
  pcb->snd_queuelen = queuelen;
 8018b44:	68fb      	ldr	r3, [r7, #12]
 8018b46:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 8018b4a:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66

  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_write: %"S16_F" (after enqueued)\n",
                               pcb->snd_queuelen));
  if (pcb->snd_queuelen != 0) {
 8018b4e:	68fb      	ldr	r3, [r7, #12]
 8018b50:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8018b54:	2b00      	cmp	r3, #0
 8018b56:	d00e      	beq.n	8018b76 <tcp_write+0x616>
    LWIP_ASSERT("tcp_write: valid queue length",
 8018b58:	68fb      	ldr	r3, [r7, #12]
 8018b5a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8018b5c:	2b00      	cmp	r3, #0
 8018b5e:	d10a      	bne.n	8018b76 <tcp_write+0x616>
 8018b60:	68fb      	ldr	r3, [r7, #12]
 8018b62:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8018b64:	2b00      	cmp	r3, #0
 8018b66:	d106      	bne.n	8018b76 <tcp_write+0x616>
 8018b68:	4b2c      	ldr	r3, [pc, #176]	@ (8018c1c <tcp_write+0x6bc>)
 8018b6a:	f240 3212 	movw	r2, #786	@ 0x312
 8018b6e:	492c      	ldr	r1, [pc, #176]	@ (8018c20 <tcp_write+0x6c0>)
 8018b70:	482c      	ldr	r0, [pc, #176]	@ (8018c24 <tcp_write+0x6c4>)
 8018b72:	f005 facb 	bl	801e10c <iprintf>
                pcb->unacked != NULL || pcb->unsent != NULL);
  }

  /* Set the PSH flag in the last segment that we enqueued. */
  if (seg != NULL && seg->tcphdr != NULL && ((apiflags & TCP_WRITE_FLAG_MORE) == 0)) {
 8018b76:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8018b78:	2b00      	cmp	r3, #0
 8018b7a:	d016      	beq.n	8018baa <tcp_write+0x64a>
 8018b7c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8018b7e:	68db      	ldr	r3, [r3, #12]
 8018b80:	2b00      	cmp	r3, #0
 8018b82:	d012      	beq.n	8018baa <tcp_write+0x64a>
 8018b84:	797b      	ldrb	r3, [r7, #5]
 8018b86:	f003 0302 	and.w	r3, r3, #2
 8018b8a:	2b00      	cmp	r3, #0
 8018b8c:	d10d      	bne.n	8018baa <tcp_write+0x64a>
    TCPH_SET_FLAG(seg->tcphdr, TCP_PSH);
 8018b8e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8018b90:	68db      	ldr	r3, [r3, #12]
 8018b92:	899b      	ldrh	r3, [r3, #12]
 8018b94:	b29c      	uxth	r4, r3
 8018b96:	2008      	movs	r0, #8
 8018b98:	f7f9 fb38 	bl	801220c <lwip_htons>
 8018b9c:	4603      	mov	r3, r0
 8018b9e:	461a      	mov	r2, r3
 8018ba0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8018ba2:	68db      	ldr	r3, [r3, #12]
 8018ba4:	4322      	orrs	r2, r4
 8018ba6:	b292      	uxth	r2, r2
 8018ba8:	819a      	strh	r2, [r3, #12]
  }

  return ERR_OK;
 8018baa:	2300      	movs	r3, #0
 8018bac:	e031      	b.n	8018c12 <tcp_write+0x6b2>
          goto memerr;
 8018bae:	bf00      	nop
 8018bb0:	e006      	b.n	8018bc0 <tcp_write+0x660>
            goto memerr;
 8018bb2:	bf00      	nop
 8018bb4:	e004      	b.n	8018bc0 <tcp_write+0x660>
        goto memerr;
 8018bb6:	bf00      	nop
 8018bb8:	e002      	b.n	8018bc0 <tcp_write+0x660>
        goto memerr;
 8018bba:	bf00      	nop
 8018bbc:	e000      	b.n	8018bc0 <tcp_write+0x660>
      goto memerr;
 8018bbe:	bf00      	nop
memerr:
  tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8018bc0:	68fb      	ldr	r3, [r7, #12]
 8018bc2:	8b5b      	ldrh	r3, [r3, #26]
 8018bc4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8018bc8:	b29a      	uxth	r2, r3
 8018bca:	68fb      	ldr	r3, [r7, #12]
 8018bcc:	835a      	strh	r2, [r3, #26]
  TCP_STATS_INC(tcp.memerr);

  if (concat_p != NULL) {
 8018bce:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8018bd0:	2b00      	cmp	r3, #0
 8018bd2:	d002      	beq.n	8018bda <tcp_write+0x67a>
    pbuf_free(concat_p);
 8018bd4:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 8018bd6:	f7fa ff07 	bl	80139e8 <pbuf_free>
  }
  if (queue != NULL) {
 8018bda:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8018bdc:	2b00      	cmp	r3, #0
 8018bde:	d002      	beq.n	8018be6 <tcp_write+0x686>
    tcp_segs_free(queue);
 8018be0:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 8018be2:	f7fc fb71 	bl	80152c8 <tcp_segs_free>
  }
  if (pcb->snd_queuelen != 0) {
 8018be6:	68fb      	ldr	r3, [r7, #12]
 8018be8:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8018bec:	2b00      	cmp	r3, #0
 8018bee:	d00e      	beq.n	8018c0e <tcp_write+0x6ae>
    LWIP_ASSERT("tcp_write: valid queue length", pcb->unacked != NULL ||
 8018bf0:	68fb      	ldr	r3, [r7, #12]
 8018bf2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8018bf4:	2b00      	cmp	r3, #0
 8018bf6:	d10a      	bne.n	8018c0e <tcp_write+0x6ae>
 8018bf8:	68fb      	ldr	r3, [r7, #12]
 8018bfa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8018bfc:	2b00      	cmp	r3, #0
 8018bfe:	d106      	bne.n	8018c0e <tcp_write+0x6ae>
 8018c00:	4b06      	ldr	r3, [pc, #24]	@ (8018c1c <tcp_write+0x6bc>)
 8018c02:	f240 3227 	movw	r2, #807	@ 0x327
 8018c06:	4906      	ldr	r1, [pc, #24]	@ (8018c20 <tcp_write+0x6c0>)
 8018c08:	4806      	ldr	r0, [pc, #24]	@ (8018c24 <tcp_write+0x6c4>)
 8018c0a:	f005 fa7f 	bl	801e10c <iprintf>
                pcb->unsent != NULL);
  }
  LWIP_DEBUGF(TCP_QLEN_DEBUG | LWIP_DBG_STATE, ("tcp_write: %"S16_F" (with mem err)\n", pcb->snd_queuelen));
  return ERR_MEM;
 8018c0e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8018c12:	4618      	mov	r0, r3
 8018c14:	375c      	adds	r7, #92	@ 0x5c
 8018c16:	46bd      	mov	sp, r7
 8018c18:	bd90      	pop	{r4, r7, pc}
 8018c1a:	bf00      	nop
 8018c1c:	08021668 	.word	0x08021668
 8018c20:	080219dc 	.word	0x080219dc
 8018c24:	080216bc 	.word	0x080216bc

08018c28 <tcp_split_unsent_seg>:
 * @param pcb the tcp_pcb for which to split the unsent head
 * @param split the amount of payload to remain in the head
 */
err_t
tcp_split_unsent_seg(struct tcp_pcb *pcb, u16_t split)
{
 8018c28:	b590      	push	{r4, r7, lr}
 8018c2a:	b08b      	sub	sp, #44	@ 0x2c
 8018c2c:	af02      	add	r7, sp, #8
 8018c2e:	6078      	str	r0, [r7, #4]
 8018c30:	460b      	mov	r3, r1
 8018c32:	807b      	strh	r3, [r7, #2]
  struct tcp_seg *seg = NULL, *useg = NULL;
 8018c34:	2300      	movs	r3, #0
 8018c36:	61fb      	str	r3, [r7, #28]
 8018c38:	2300      	movs	r3, #0
 8018c3a:	617b      	str	r3, [r7, #20]
  struct pbuf *p = NULL;
 8018c3c:	2300      	movs	r3, #0
 8018c3e:	613b      	str	r3, [r7, #16]
  u16_t chksum = 0;
  u8_t chksum_swapped = 0;
  struct pbuf *q;
#endif /* TCP_CHECKSUM_ON_COPY */

  LWIP_ASSERT("tcp_split_unsent_seg: invalid pcb", pcb != NULL);
 8018c40:	687b      	ldr	r3, [r7, #4]
 8018c42:	2b00      	cmp	r3, #0
 8018c44:	d106      	bne.n	8018c54 <tcp_split_unsent_seg+0x2c>
 8018c46:	4b95      	ldr	r3, [pc, #596]	@ (8018e9c <tcp_split_unsent_seg+0x274>)
 8018c48:	f240 324b 	movw	r2, #843	@ 0x34b
 8018c4c:	4994      	ldr	r1, [pc, #592]	@ (8018ea0 <tcp_split_unsent_seg+0x278>)
 8018c4e:	4895      	ldr	r0, [pc, #596]	@ (8018ea4 <tcp_split_unsent_seg+0x27c>)
 8018c50:	f005 fa5c 	bl	801e10c <iprintf>

  useg = pcb->unsent;
 8018c54:	687b      	ldr	r3, [r7, #4]
 8018c56:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8018c58:	617b      	str	r3, [r7, #20]
  if (useg == NULL) {
 8018c5a:	697b      	ldr	r3, [r7, #20]
 8018c5c:	2b00      	cmp	r3, #0
 8018c5e:	d102      	bne.n	8018c66 <tcp_split_unsent_seg+0x3e>
    return ERR_MEM;
 8018c60:	f04f 33ff 	mov.w	r3, #4294967295
 8018c64:	e116      	b.n	8018e94 <tcp_split_unsent_seg+0x26c>
  }

  if (split == 0) {
 8018c66:	887b      	ldrh	r3, [r7, #2]
 8018c68:	2b00      	cmp	r3, #0
 8018c6a:	d109      	bne.n	8018c80 <tcp_split_unsent_seg+0x58>
    LWIP_ASSERT("Can't split segment into length 0", 0);
 8018c6c:	4b8b      	ldr	r3, [pc, #556]	@ (8018e9c <tcp_split_unsent_seg+0x274>)
 8018c6e:	f240 3253 	movw	r2, #851	@ 0x353
 8018c72:	498d      	ldr	r1, [pc, #564]	@ (8018ea8 <tcp_split_unsent_seg+0x280>)
 8018c74:	488b      	ldr	r0, [pc, #556]	@ (8018ea4 <tcp_split_unsent_seg+0x27c>)
 8018c76:	f005 fa49 	bl	801e10c <iprintf>
    return ERR_VAL;
 8018c7a:	f06f 0305 	mvn.w	r3, #5
 8018c7e:	e109      	b.n	8018e94 <tcp_split_unsent_seg+0x26c>
  }

  if (useg->len <= split) {
 8018c80:	697b      	ldr	r3, [r7, #20]
 8018c82:	891b      	ldrh	r3, [r3, #8]
 8018c84:	887a      	ldrh	r2, [r7, #2]
 8018c86:	429a      	cmp	r2, r3
 8018c88:	d301      	bcc.n	8018c8e <tcp_split_unsent_seg+0x66>
    return ERR_OK;
 8018c8a:	2300      	movs	r3, #0
 8018c8c:	e102      	b.n	8018e94 <tcp_split_unsent_seg+0x26c>
  }

  LWIP_ASSERT("split <= mss", split <= pcb->mss);
 8018c8e:	687b      	ldr	r3, [r7, #4]
 8018c90:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8018c92:	887a      	ldrh	r2, [r7, #2]
 8018c94:	429a      	cmp	r2, r3
 8018c96:	d906      	bls.n	8018ca6 <tcp_split_unsent_seg+0x7e>
 8018c98:	4b80      	ldr	r3, [pc, #512]	@ (8018e9c <tcp_split_unsent_seg+0x274>)
 8018c9a:	f240 325b 	movw	r2, #859	@ 0x35b
 8018c9e:	4983      	ldr	r1, [pc, #524]	@ (8018eac <tcp_split_unsent_seg+0x284>)
 8018ca0:	4880      	ldr	r0, [pc, #512]	@ (8018ea4 <tcp_split_unsent_seg+0x27c>)
 8018ca2:	f005 fa33 	bl	801e10c <iprintf>
  LWIP_ASSERT("useg->len > 0", useg->len > 0);
 8018ca6:	697b      	ldr	r3, [r7, #20]
 8018ca8:	891b      	ldrh	r3, [r3, #8]
 8018caa:	2b00      	cmp	r3, #0
 8018cac:	d106      	bne.n	8018cbc <tcp_split_unsent_seg+0x94>
 8018cae:	4b7b      	ldr	r3, [pc, #492]	@ (8018e9c <tcp_split_unsent_seg+0x274>)
 8018cb0:	f44f 7257 	mov.w	r2, #860	@ 0x35c
 8018cb4:	497e      	ldr	r1, [pc, #504]	@ (8018eb0 <tcp_split_unsent_seg+0x288>)
 8018cb6:	487b      	ldr	r0, [pc, #492]	@ (8018ea4 <tcp_split_unsent_seg+0x27c>)
 8018cb8:	f005 fa28 	bl	801e10c <iprintf>
   * to split this packet so we may actually exceed the max value by
   * one!
   */
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue: split_unsent_seg: %u\n", (unsigned int)pcb->snd_queuelen));

  optflags = useg->flags;
 8018cbc:	697b      	ldr	r3, [r7, #20]
 8018cbe:	7a9b      	ldrb	r3, [r3, #10]
 8018cc0:	73fb      	strb	r3, [r7, #15]
#if TCP_CHECKSUM_ON_COPY
  /* Remove since checksum is not stored until after tcp_create_segment() */
  optflags &= ~TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */
  optlen = LWIP_TCP_OPT_LENGTH(optflags);
 8018cc2:	7bfb      	ldrb	r3, [r7, #15]
 8018cc4:	009b      	lsls	r3, r3, #2
 8018cc6:	b2db      	uxtb	r3, r3
 8018cc8:	f003 0304 	and.w	r3, r3, #4
 8018ccc:	73bb      	strb	r3, [r7, #14]
  remainder = useg->len - split;
 8018cce:	697b      	ldr	r3, [r7, #20]
 8018cd0:	891a      	ldrh	r2, [r3, #8]
 8018cd2:	887b      	ldrh	r3, [r7, #2]
 8018cd4:	1ad3      	subs	r3, r2, r3
 8018cd6:	81bb      	strh	r3, [r7, #12]

  /* Create new pbuf for the remainder of the split */
  p = pbuf_alloc(PBUF_TRANSPORT, remainder + optlen, PBUF_RAM);
 8018cd8:	7bbb      	ldrb	r3, [r7, #14]
 8018cda:	b29a      	uxth	r2, r3
 8018cdc:	89bb      	ldrh	r3, [r7, #12]
 8018cde:	4413      	add	r3, r2
 8018ce0:	b29b      	uxth	r3, r3
 8018ce2:	f44f 7220 	mov.w	r2, #640	@ 0x280
 8018ce6:	4619      	mov	r1, r3
 8018ce8:	2036      	movs	r0, #54	@ 0x36
 8018cea:	f7fa fb99 	bl	8013420 <pbuf_alloc>
 8018cee:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8018cf0:	693b      	ldr	r3, [r7, #16]
 8018cf2:	2b00      	cmp	r3, #0
 8018cf4:	f000 80b7 	beq.w	8018e66 <tcp_split_unsent_seg+0x23e>
                ("tcp_split_unsent_seg: could not allocate memory for pbuf remainder %u\n", remainder));
    goto memerr;
  }

  /* Offset into the original pbuf is past TCP/IP headers, options, and split amount */
  offset = useg->p->tot_len - useg->len + split;
 8018cf8:	697b      	ldr	r3, [r7, #20]
 8018cfa:	685b      	ldr	r3, [r3, #4]
 8018cfc:	891a      	ldrh	r2, [r3, #8]
 8018cfe:	697b      	ldr	r3, [r7, #20]
 8018d00:	891b      	ldrh	r3, [r3, #8]
 8018d02:	1ad3      	subs	r3, r2, r3
 8018d04:	b29a      	uxth	r2, r3
 8018d06:	887b      	ldrh	r3, [r7, #2]
 8018d08:	4413      	add	r3, r2
 8018d0a:	817b      	strh	r3, [r7, #10]
  /* Copy remainder into new pbuf, headers and options will not be filled out */
  if (pbuf_copy_partial(useg->p, (u8_t *)p->payload + optlen, remainder, offset ) != remainder) {
 8018d0c:	697b      	ldr	r3, [r7, #20]
 8018d0e:	6858      	ldr	r0, [r3, #4]
 8018d10:	693b      	ldr	r3, [r7, #16]
 8018d12:	685a      	ldr	r2, [r3, #4]
 8018d14:	7bbb      	ldrb	r3, [r7, #14]
 8018d16:	18d1      	adds	r1, r2, r3
 8018d18:	897b      	ldrh	r3, [r7, #10]
 8018d1a:	89ba      	ldrh	r2, [r7, #12]
 8018d1c:	f7fb f85a 	bl	8013dd4 <pbuf_copy_partial>
 8018d20:	4603      	mov	r3, r0
 8018d22:	461a      	mov	r2, r3
 8018d24:	89bb      	ldrh	r3, [r7, #12]
 8018d26:	4293      	cmp	r3, r2
 8018d28:	f040 809f 	bne.w	8018e6a <tcp_split_unsent_seg+0x242>
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Options are created when calling tcp_output() */

  /* Migrate flags from original segment */
  split_flags = TCPH_FLAGS(useg->tcphdr);
 8018d2c:	697b      	ldr	r3, [r7, #20]
 8018d2e:	68db      	ldr	r3, [r3, #12]
 8018d30:	899b      	ldrh	r3, [r3, #12]
 8018d32:	b29b      	uxth	r3, r3
 8018d34:	4618      	mov	r0, r3
 8018d36:	f7f9 fa69 	bl	801220c <lwip_htons>
 8018d3a:	4603      	mov	r3, r0
 8018d3c:	b2db      	uxtb	r3, r3
 8018d3e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8018d42:	76fb      	strb	r3, [r7, #27]
  remainder_flags = 0; /* ACK added in tcp_output() */
 8018d44:	2300      	movs	r3, #0
 8018d46:	76bb      	strb	r3, [r7, #26]

  if (split_flags & TCP_PSH) {
 8018d48:	7efb      	ldrb	r3, [r7, #27]
 8018d4a:	f003 0308 	and.w	r3, r3, #8
 8018d4e:	2b00      	cmp	r3, #0
 8018d50:	d007      	beq.n	8018d62 <tcp_split_unsent_seg+0x13a>
    split_flags &= ~TCP_PSH;
 8018d52:	7efb      	ldrb	r3, [r7, #27]
 8018d54:	f023 0308 	bic.w	r3, r3, #8
 8018d58:	76fb      	strb	r3, [r7, #27]
    remainder_flags |= TCP_PSH;
 8018d5a:	7ebb      	ldrb	r3, [r7, #26]
 8018d5c:	f043 0308 	orr.w	r3, r3, #8
 8018d60:	76bb      	strb	r3, [r7, #26]
  }
  if (split_flags & TCP_FIN) {
 8018d62:	7efb      	ldrb	r3, [r7, #27]
 8018d64:	f003 0301 	and.w	r3, r3, #1
 8018d68:	2b00      	cmp	r3, #0
 8018d6a:	d007      	beq.n	8018d7c <tcp_split_unsent_seg+0x154>
    split_flags &= ~TCP_FIN;
 8018d6c:	7efb      	ldrb	r3, [r7, #27]
 8018d6e:	f023 0301 	bic.w	r3, r3, #1
 8018d72:	76fb      	strb	r3, [r7, #27]
    remainder_flags |= TCP_FIN;
 8018d74:	7ebb      	ldrb	r3, [r7, #26]
 8018d76:	f043 0301 	orr.w	r3, r3, #1
 8018d7a:	76bb      	strb	r3, [r7, #26]
  }
  /* SYN should be left on split, RST should not be present with data */

  seg = tcp_create_segment(pcb, p, remainder_flags, lwip_ntohl(useg->tcphdr->seqno) + split, optflags);
 8018d7c:	697b      	ldr	r3, [r7, #20]
 8018d7e:	68db      	ldr	r3, [r3, #12]
 8018d80:	685b      	ldr	r3, [r3, #4]
 8018d82:	4618      	mov	r0, r3
 8018d84:	f7f9 fa58 	bl	8012238 <lwip_htonl>
 8018d88:	4602      	mov	r2, r0
 8018d8a:	887b      	ldrh	r3, [r7, #2]
 8018d8c:	18d1      	adds	r1, r2, r3
 8018d8e:	7eba      	ldrb	r2, [r7, #26]
 8018d90:	7bfb      	ldrb	r3, [r7, #15]
 8018d92:	9300      	str	r3, [sp, #0]
 8018d94:	460b      	mov	r3, r1
 8018d96:	6939      	ldr	r1, [r7, #16]
 8018d98:	6878      	ldr	r0, [r7, #4]
 8018d9a:	f7ff fa51 	bl	8018240 <tcp_create_segment>
 8018d9e:	61f8      	str	r0, [r7, #28]
  if (seg == NULL) {
 8018da0:	69fb      	ldr	r3, [r7, #28]
 8018da2:	2b00      	cmp	r3, #0
 8018da4:	d063      	beq.n	8018e6e <tcp_split_unsent_seg+0x246>
  seg->chksum_swapped = chksum_swapped;
  seg->flags |= TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Remove this segment from the queue since trimming it may free pbufs */
  pcb->snd_queuelen -= pbuf_clen(useg->p);
 8018da6:	697b      	ldr	r3, [r7, #20]
 8018da8:	685b      	ldr	r3, [r3, #4]
 8018daa:	4618      	mov	r0, r3
 8018dac:	f7fa feaa 	bl	8013b04 <pbuf_clen>
 8018db0:	4603      	mov	r3, r0
 8018db2:	461a      	mov	r2, r3
 8018db4:	687b      	ldr	r3, [r7, #4]
 8018db6:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8018dba:	1a9b      	subs	r3, r3, r2
 8018dbc:	b29a      	uxth	r2, r3
 8018dbe:	687b      	ldr	r3, [r7, #4]
 8018dc0:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66

  /* Trim the original pbuf into our split size.  At this point our remainder segment must be setup
  successfully because we are modifying the original segment */
  pbuf_realloc(useg->p, useg->p->tot_len - remainder);
 8018dc4:	697b      	ldr	r3, [r7, #20]
 8018dc6:	6858      	ldr	r0, [r3, #4]
 8018dc8:	697b      	ldr	r3, [r7, #20]
 8018dca:	685b      	ldr	r3, [r3, #4]
 8018dcc:	891a      	ldrh	r2, [r3, #8]
 8018dce:	89bb      	ldrh	r3, [r7, #12]
 8018dd0:	1ad3      	subs	r3, r2, r3
 8018dd2:	b29b      	uxth	r3, r3
 8018dd4:	4619      	mov	r1, r3
 8018dd6:	f7fa fc81 	bl	80136dc <pbuf_realloc>
  useg->len -= remainder;
 8018dda:	697b      	ldr	r3, [r7, #20]
 8018ddc:	891a      	ldrh	r2, [r3, #8]
 8018dde:	89bb      	ldrh	r3, [r7, #12]
 8018de0:	1ad3      	subs	r3, r2, r3
 8018de2:	b29a      	uxth	r2, r3
 8018de4:	697b      	ldr	r3, [r7, #20]
 8018de6:	811a      	strh	r2, [r3, #8]
  TCPH_SET_FLAG(useg->tcphdr, split_flags);
 8018de8:	697b      	ldr	r3, [r7, #20]
 8018dea:	68db      	ldr	r3, [r3, #12]
 8018dec:	899b      	ldrh	r3, [r3, #12]
 8018dee:	b29c      	uxth	r4, r3
 8018df0:	7efb      	ldrb	r3, [r7, #27]
 8018df2:	b29b      	uxth	r3, r3
 8018df4:	4618      	mov	r0, r3
 8018df6:	f7f9 fa09 	bl	801220c <lwip_htons>
 8018dfa:	4603      	mov	r3, r0
 8018dfc:	461a      	mov	r2, r3
 8018dfe:	697b      	ldr	r3, [r7, #20]
 8018e00:	68db      	ldr	r3, [r3, #12]
 8018e02:	4322      	orrs	r2, r4
 8018e04:	b292      	uxth	r2, r2
 8018e06:	819a      	strh	r2, [r3, #12]
  /* By trimming, realloc may have actually shrunk the pbuf, so clear oversize_left */
  useg->oversize_left = 0;
#endif /* TCP_OVERSIZE_DBGCHECK */

  /* Add back to the queue with new trimmed pbuf */
  pcb->snd_queuelen += pbuf_clen(useg->p);
 8018e08:	697b      	ldr	r3, [r7, #20]
 8018e0a:	685b      	ldr	r3, [r3, #4]
 8018e0c:	4618      	mov	r0, r3
 8018e0e:	f7fa fe79 	bl	8013b04 <pbuf_clen>
 8018e12:	4603      	mov	r3, r0
 8018e14:	461a      	mov	r2, r3
 8018e16:	687b      	ldr	r3, [r7, #4]
 8018e18:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8018e1c:	4413      	add	r3, r2
 8018e1e:	b29a      	uxth	r2, r3
 8018e20:	687b      	ldr	r3, [r7, #4]
 8018e22:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Update number of segments on the queues. Note that length now may
   * exceed TCP_SND_QUEUELEN! We don't have to touch pcb->snd_buf
   * because the total amount of data is constant when packet is split */
  pcb->snd_queuelen += pbuf_clen(seg->p);
 8018e26:	69fb      	ldr	r3, [r7, #28]
 8018e28:	685b      	ldr	r3, [r3, #4]
 8018e2a:	4618      	mov	r0, r3
 8018e2c:	f7fa fe6a 	bl	8013b04 <pbuf_clen>
 8018e30:	4603      	mov	r3, r0
 8018e32:	461a      	mov	r2, r3
 8018e34:	687b      	ldr	r3, [r7, #4]
 8018e36:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8018e3a:	4413      	add	r3, r2
 8018e3c:	b29a      	uxth	r2, r3
 8018e3e:	687b      	ldr	r3, [r7, #4]
 8018e40:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66

  /* Finally insert remainder into queue after split (which stays head) */
  seg->next = useg->next;
 8018e44:	697b      	ldr	r3, [r7, #20]
 8018e46:	681a      	ldr	r2, [r3, #0]
 8018e48:	69fb      	ldr	r3, [r7, #28]
 8018e4a:	601a      	str	r2, [r3, #0]
  useg->next = seg;
 8018e4c:	697b      	ldr	r3, [r7, #20]
 8018e4e:	69fa      	ldr	r2, [r7, #28]
 8018e50:	601a      	str	r2, [r3, #0]

#if TCP_OVERSIZE
  /* If remainder is last segment on the unsent, ensure we clear the oversize amount
   * because the remainder is always sized to the exact remaining amount */
  if (seg->next == NULL) {
 8018e52:	69fb      	ldr	r3, [r7, #28]
 8018e54:	681b      	ldr	r3, [r3, #0]
 8018e56:	2b00      	cmp	r3, #0
 8018e58:	d103      	bne.n	8018e62 <tcp_split_unsent_seg+0x23a>
    pcb->unsent_oversize = 0;
 8018e5a:	687b      	ldr	r3, [r7, #4]
 8018e5c:	2200      	movs	r2, #0
 8018e5e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  }
#endif /* TCP_OVERSIZE */

  return ERR_OK;
 8018e62:	2300      	movs	r3, #0
 8018e64:	e016      	b.n	8018e94 <tcp_split_unsent_seg+0x26c>
    goto memerr;
 8018e66:	bf00      	nop
 8018e68:	e002      	b.n	8018e70 <tcp_split_unsent_seg+0x248>
    goto memerr;
 8018e6a:	bf00      	nop
 8018e6c:	e000      	b.n	8018e70 <tcp_split_unsent_seg+0x248>
    goto memerr;
 8018e6e:	bf00      	nop
memerr:
  TCP_STATS_INC(tcp.memerr);

  LWIP_ASSERT("seg == NULL", seg == NULL);
 8018e70:	69fb      	ldr	r3, [r7, #28]
 8018e72:	2b00      	cmp	r3, #0
 8018e74:	d006      	beq.n	8018e84 <tcp_split_unsent_seg+0x25c>
 8018e76:	4b09      	ldr	r3, [pc, #36]	@ (8018e9c <tcp_split_unsent_seg+0x274>)
 8018e78:	f44f 7276 	mov.w	r2, #984	@ 0x3d8
 8018e7c:	490d      	ldr	r1, [pc, #52]	@ (8018eb4 <tcp_split_unsent_seg+0x28c>)
 8018e7e:	4809      	ldr	r0, [pc, #36]	@ (8018ea4 <tcp_split_unsent_seg+0x27c>)
 8018e80:	f005 f944 	bl	801e10c <iprintf>
  if (p != NULL) {
 8018e84:	693b      	ldr	r3, [r7, #16]
 8018e86:	2b00      	cmp	r3, #0
 8018e88:	d002      	beq.n	8018e90 <tcp_split_unsent_seg+0x268>
    pbuf_free(p);
 8018e8a:	6938      	ldr	r0, [r7, #16]
 8018e8c:	f7fa fdac 	bl	80139e8 <pbuf_free>
  }

  return ERR_MEM;
 8018e90:	f04f 33ff 	mov.w	r3, #4294967295
}
 8018e94:	4618      	mov	r0, r3
 8018e96:	3724      	adds	r7, #36	@ 0x24
 8018e98:	46bd      	mov	sp, r7
 8018e9a:	bd90      	pop	{r4, r7, pc}
 8018e9c:	08021668 	.word	0x08021668
 8018ea0:	080219fc 	.word	0x080219fc
 8018ea4:	080216bc 	.word	0x080216bc
 8018ea8:	08021a20 	.word	0x08021a20
 8018eac:	08021a44 	.word	0x08021a44
 8018eb0:	08021a54 	.word	0x08021a54
 8018eb4:	08021a64 	.word	0x08021a64

08018eb8 <tcp_send_fin>:
 * @param pcb the tcp_pcb over which to send a segment
 * @return ERR_OK if sent, another err_t otherwise
 */
err_t
tcp_send_fin(struct tcp_pcb *pcb)
{
 8018eb8:	b590      	push	{r4, r7, lr}
 8018eba:	b085      	sub	sp, #20
 8018ebc:	af00      	add	r7, sp, #0
 8018ebe:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_send_fin: invalid pcb", pcb != NULL);
 8018ec0:	687b      	ldr	r3, [r7, #4]
 8018ec2:	2b00      	cmp	r3, #0
 8018ec4:	d106      	bne.n	8018ed4 <tcp_send_fin+0x1c>
 8018ec6:	4b21      	ldr	r3, [pc, #132]	@ (8018f4c <tcp_send_fin+0x94>)
 8018ec8:	f240 32eb 	movw	r2, #1003	@ 0x3eb
 8018ecc:	4920      	ldr	r1, [pc, #128]	@ (8018f50 <tcp_send_fin+0x98>)
 8018ece:	4821      	ldr	r0, [pc, #132]	@ (8018f54 <tcp_send_fin+0x9c>)
 8018ed0:	f005 f91c 	bl	801e10c <iprintf>

  /* first, try to add the fin to the last unsent segment */
  if (pcb->unsent != NULL) {
 8018ed4:	687b      	ldr	r3, [r7, #4]
 8018ed6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8018ed8:	2b00      	cmp	r3, #0
 8018eda:	d02e      	beq.n	8018f3a <tcp_send_fin+0x82>
    struct tcp_seg *last_unsent;
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 8018edc:	687b      	ldr	r3, [r7, #4]
 8018ede:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8018ee0:	60fb      	str	r3, [r7, #12]
 8018ee2:	e002      	b.n	8018eea <tcp_send_fin+0x32>
         last_unsent = last_unsent->next);
 8018ee4:	68fb      	ldr	r3, [r7, #12]
 8018ee6:	681b      	ldr	r3, [r3, #0]
 8018ee8:	60fb      	str	r3, [r7, #12]
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 8018eea:	68fb      	ldr	r3, [r7, #12]
 8018eec:	681b      	ldr	r3, [r3, #0]
 8018eee:	2b00      	cmp	r3, #0
 8018ef0:	d1f8      	bne.n	8018ee4 <tcp_send_fin+0x2c>

    if ((TCPH_FLAGS(last_unsent->tcphdr) & (TCP_SYN | TCP_FIN | TCP_RST)) == 0) {
 8018ef2:	68fb      	ldr	r3, [r7, #12]
 8018ef4:	68db      	ldr	r3, [r3, #12]
 8018ef6:	899b      	ldrh	r3, [r3, #12]
 8018ef8:	b29b      	uxth	r3, r3
 8018efa:	4618      	mov	r0, r3
 8018efc:	f7f9 f986 	bl	801220c <lwip_htons>
 8018f00:	4603      	mov	r3, r0
 8018f02:	b2db      	uxtb	r3, r3
 8018f04:	f003 0307 	and.w	r3, r3, #7
 8018f08:	2b00      	cmp	r3, #0
 8018f0a:	d116      	bne.n	8018f3a <tcp_send_fin+0x82>
      /* no SYN/FIN/RST flag in the header, we can add the FIN flag */
      TCPH_SET_FLAG(last_unsent->tcphdr, TCP_FIN);
 8018f0c:	68fb      	ldr	r3, [r7, #12]
 8018f0e:	68db      	ldr	r3, [r3, #12]
 8018f10:	899b      	ldrh	r3, [r3, #12]
 8018f12:	b29c      	uxth	r4, r3
 8018f14:	2001      	movs	r0, #1
 8018f16:	f7f9 f979 	bl	801220c <lwip_htons>
 8018f1a:	4603      	mov	r3, r0
 8018f1c:	461a      	mov	r2, r3
 8018f1e:	68fb      	ldr	r3, [r7, #12]
 8018f20:	68db      	ldr	r3, [r3, #12]
 8018f22:	4322      	orrs	r2, r4
 8018f24:	b292      	uxth	r2, r2
 8018f26:	819a      	strh	r2, [r3, #12]
      tcp_set_flags(pcb, TF_FIN);
 8018f28:	687b      	ldr	r3, [r7, #4]
 8018f2a:	8b5b      	ldrh	r3, [r3, #26]
 8018f2c:	f043 0320 	orr.w	r3, r3, #32
 8018f30:	b29a      	uxth	r2, r3
 8018f32:	687b      	ldr	r3, [r7, #4]
 8018f34:	835a      	strh	r2, [r3, #26]
      return ERR_OK;
 8018f36:	2300      	movs	r3, #0
 8018f38:	e004      	b.n	8018f44 <tcp_send_fin+0x8c>
    }
  }
  /* no data, no length, flags, copy=1, no optdata */
  return tcp_enqueue_flags(pcb, TCP_FIN);
 8018f3a:	2101      	movs	r1, #1
 8018f3c:	6878      	ldr	r0, [r7, #4]
 8018f3e:	f000 f80b 	bl	8018f58 <tcp_enqueue_flags>
 8018f42:	4603      	mov	r3, r0
}
 8018f44:	4618      	mov	r0, r3
 8018f46:	3714      	adds	r7, #20
 8018f48:	46bd      	mov	sp, r7
 8018f4a:	bd90      	pop	{r4, r7, pc}
 8018f4c:	08021668 	.word	0x08021668
 8018f50:	08021a70 	.word	0x08021a70
 8018f54:	080216bc 	.word	0x080216bc

08018f58 <tcp_enqueue_flags>:
 * @param pcb Protocol control block for the TCP connection.
 * @param flags TCP header flags to set in the outgoing segment.
 */
err_t
tcp_enqueue_flags(struct tcp_pcb *pcb, u8_t flags)
{
 8018f58:	b580      	push	{r7, lr}
 8018f5a:	b08a      	sub	sp, #40	@ 0x28
 8018f5c:	af02      	add	r7, sp, #8
 8018f5e:	6078      	str	r0, [r7, #4]
 8018f60:	460b      	mov	r3, r1
 8018f62:	70fb      	strb	r3, [r7, #3]
  struct pbuf *p;
  struct tcp_seg *seg;
  u8_t optflags = 0;
 8018f64:	2300      	movs	r3, #0
 8018f66:	77fb      	strb	r3, [r7, #31]
  u8_t optlen = 0;
 8018f68:	2300      	movs	r3, #0
 8018f6a:	75fb      	strb	r3, [r7, #23]

  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: queuelen: %"U16_F"\n", (u16_t)pcb->snd_queuelen));

  LWIP_ASSERT("tcp_enqueue_flags: need either TCP_SYN or TCP_FIN in flags (programmer violates API)",
 8018f6c:	78fb      	ldrb	r3, [r7, #3]
 8018f6e:	f003 0303 	and.w	r3, r3, #3
 8018f72:	2b00      	cmp	r3, #0
 8018f74:	d106      	bne.n	8018f84 <tcp_enqueue_flags+0x2c>
 8018f76:	4b67      	ldr	r3, [pc, #412]	@ (8019114 <tcp_enqueue_flags+0x1bc>)
 8018f78:	f240 4211 	movw	r2, #1041	@ 0x411
 8018f7c:	4966      	ldr	r1, [pc, #408]	@ (8019118 <tcp_enqueue_flags+0x1c0>)
 8018f7e:	4867      	ldr	r0, [pc, #412]	@ (801911c <tcp_enqueue_flags+0x1c4>)
 8018f80:	f005 f8c4 	bl	801e10c <iprintf>
              (flags & (TCP_SYN | TCP_FIN)) != 0);
  LWIP_ASSERT("tcp_enqueue_flags: invalid pcb", pcb != NULL);
 8018f84:	687b      	ldr	r3, [r7, #4]
 8018f86:	2b00      	cmp	r3, #0
 8018f88:	d106      	bne.n	8018f98 <tcp_enqueue_flags+0x40>
 8018f8a:	4b62      	ldr	r3, [pc, #392]	@ (8019114 <tcp_enqueue_flags+0x1bc>)
 8018f8c:	f240 4213 	movw	r2, #1043	@ 0x413
 8018f90:	4963      	ldr	r1, [pc, #396]	@ (8019120 <tcp_enqueue_flags+0x1c8>)
 8018f92:	4862      	ldr	r0, [pc, #392]	@ (801911c <tcp_enqueue_flags+0x1c4>)
 8018f94:	f005 f8ba 	bl	801e10c <iprintf>

  /* No need to check pcb->snd_queuelen if only SYN or FIN are allowed! */

  /* Get options for this segment. This is a special case since this is the
     only place where a SYN can be sent. */
  if (flags & TCP_SYN) {
 8018f98:	78fb      	ldrb	r3, [r7, #3]
 8018f9a:	f003 0302 	and.w	r3, r3, #2
 8018f9e:	2b00      	cmp	r3, #0
 8018fa0:	d001      	beq.n	8018fa6 <tcp_enqueue_flags+0x4e>
    optflags = TF_SEG_OPTS_MSS;
 8018fa2:	2301      	movs	r3, #1
 8018fa4:	77fb      	strb	r3, [r7, #31]
    /* Make sure the timestamp option is only included in data segments if we
       agreed about it with the remote host (and in active open SYN segments). */
    optflags |= TF_SEG_OPTS_TS;
  }
#endif /* LWIP_TCP_TIMESTAMPS */
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 8018fa6:	7ffb      	ldrb	r3, [r7, #31]
 8018fa8:	009b      	lsls	r3, r3, #2
 8018faa:	b2db      	uxtb	r3, r3
 8018fac:	f003 0304 	and.w	r3, r3, #4
 8018fb0:	75fb      	strb	r3, [r7, #23]

  /* Allocate pbuf with room for TCP header + options */
  if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 8018fb2:	7dfb      	ldrb	r3, [r7, #23]
 8018fb4:	b29b      	uxth	r3, r3
 8018fb6:	f44f 7220 	mov.w	r2, #640	@ 0x280
 8018fba:	4619      	mov	r1, r3
 8018fbc:	2036      	movs	r0, #54	@ 0x36
 8018fbe:	f7fa fa2f 	bl	8013420 <pbuf_alloc>
 8018fc2:	6138      	str	r0, [r7, #16]
 8018fc4:	693b      	ldr	r3, [r7, #16]
 8018fc6:	2b00      	cmp	r3, #0
 8018fc8:	d109      	bne.n	8018fde <tcp_enqueue_flags+0x86>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8018fca:	687b      	ldr	r3, [r7, #4]
 8018fcc:	8b5b      	ldrh	r3, [r3, #26]
 8018fce:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8018fd2:	b29a      	uxth	r2, r3
 8018fd4:	687b      	ldr	r3, [r7, #4]
 8018fd6:	835a      	strh	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 8018fd8:	f04f 33ff 	mov.w	r3, #4294967295
 8018fdc:	e095      	b.n	801910a <tcp_enqueue_flags+0x1b2>
  }
  LWIP_ASSERT("tcp_enqueue_flags: check that first pbuf can hold optlen",
 8018fde:	693b      	ldr	r3, [r7, #16]
 8018fe0:	895a      	ldrh	r2, [r3, #10]
 8018fe2:	7dfb      	ldrb	r3, [r7, #23]
 8018fe4:	b29b      	uxth	r3, r3
 8018fe6:	429a      	cmp	r2, r3
 8018fe8:	d206      	bcs.n	8018ff8 <tcp_enqueue_flags+0xa0>
 8018fea:	4b4a      	ldr	r3, [pc, #296]	@ (8019114 <tcp_enqueue_flags+0x1bc>)
 8018fec:	f240 4239 	movw	r2, #1081	@ 0x439
 8018ff0:	494c      	ldr	r1, [pc, #304]	@ (8019124 <tcp_enqueue_flags+0x1cc>)
 8018ff2:	484a      	ldr	r0, [pc, #296]	@ (801911c <tcp_enqueue_flags+0x1c4>)
 8018ff4:	f005 f88a 	bl	801e10c <iprintf>
              (p->len >= optlen));

  /* Allocate memory for tcp_seg, and fill in fields. */
  if ((seg = tcp_create_segment(pcb, p, flags, pcb->snd_lbb, optflags)) == NULL) {
 8018ff8:	687b      	ldr	r3, [r7, #4]
 8018ffa:	6dd9      	ldr	r1, [r3, #92]	@ 0x5c
 8018ffc:	78fa      	ldrb	r2, [r7, #3]
 8018ffe:	7ffb      	ldrb	r3, [r7, #31]
 8019000:	9300      	str	r3, [sp, #0]
 8019002:	460b      	mov	r3, r1
 8019004:	6939      	ldr	r1, [r7, #16]
 8019006:	6878      	ldr	r0, [r7, #4]
 8019008:	f7ff f91a 	bl	8018240 <tcp_create_segment>
 801900c:	60f8      	str	r0, [r7, #12]
 801900e:	68fb      	ldr	r3, [r7, #12]
 8019010:	2b00      	cmp	r3, #0
 8019012:	d109      	bne.n	8019028 <tcp_enqueue_flags+0xd0>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8019014:	687b      	ldr	r3, [r7, #4]
 8019016:	8b5b      	ldrh	r3, [r3, #26]
 8019018:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801901c:	b29a      	uxth	r2, r3
 801901e:	687b      	ldr	r3, [r7, #4]
 8019020:	835a      	strh	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 8019022:	f04f 33ff 	mov.w	r3, #4294967295
 8019026:	e070      	b.n	801910a <tcp_enqueue_flags+0x1b2>
  }
  LWIP_ASSERT("seg->tcphdr not aligned", ((mem_ptr_t)seg->tcphdr % LWIP_MIN(MEM_ALIGNMENT, 4)) == 0);
 8019028:	68fb      	ldr	r3, [r7, #12]
 801902a:	68db      	ldr	r3, [r3, #12]
 801902c:	f003 0303 	and.w	r3, r3, #3
 8019030:	2b00      	cmp	r3, #0
 8019032:	d006      	beq.n	8019042 <tcp_enqueue_flags+0xea>
 8019034:	4b37      	ldr	r3, [pc, #220]	@ (8019114 <tcp_enqueue_flags+0x1bc>)
 8019036:	f240 4242 	movw	r2, #1090	@ 0x442
 801903a:	493b      	ldr	r1, [pc, #236]	@ (8019128 <tcp_enqueue_flags+0x1d0>)
 801903c:	4837      	ldr	r0, [pc, #220]	@ (801911c <tcp_enqueue_flags+0x1c4>)
 801903e:	f005 f865 	bl	801e10c <iprintf>
  LWIP_ASSERT("tcp_enqueue_flags: invalid segment length", seg->len == 0);
 8019042:	68fb      	ldr	r3, [r7, #12]
 8019044:	891b      	ldrh	r3, [r3, #8]
 8019046:	2b00      	cmp	r3, #0
 8019048:	d006      	beq.n	8019058 <tcp_enqueue_flags+0x100>
 801904a:	4b32      	ldr	r3, [pc, #200]	@ (8019114 <tcp_enqueue_flags+0x1bc>)
 801904c:	f240 4243 	movw	r2, #1091	@ 0x443
 8019050:	4936      	ldr	r1, [pc, #216]	@ (801912c <tcp_enqueue_flags+0x1d4>)
 8019052:	4832      	ldr	r0, [pc, #200]	@ (801911c <tcp_enqueue_flags+0x1c4>)
 8019054:	f005 f85a 	bl	801e10c <iprintf>
               lwip_ntohl(seg->tcphdr->seqno),
               lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg),
               (u16_t)flags));

  /* Now append seg to pcb->unsent queue */
  if (pcb->unsent == NULL) {
 8019058:	687b      	ldr	r3, [r7, #4]
 801905a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801905c:	2b00      	cmp	r3, #0
 801905e:	d103      	bne.n	8019068 <tcp_enqueue_flags+0x110>
    pcb->unsent = seg;
 8019060:	687b      	ldr	r3, [r7, #4]
 8019062:	68fa      	ldr	r2, [r7, #12]
 8019064:	66da      	str	r2, [r3, #108]	@ 0x6c
 8019066:	e00d      	b.n	8019084 <tcp_enqueue_flags+0x12c>
  } else {
    struct tcp_seg *useg;
    for (useg = pcb->unsent; useg->next != NULL; useg = useg->next);
 8019068:	687b      	ldr	r3, [r7, #4]
 801906a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801906c:	61bb      	str	r3, [r7, #24]
 801906e:	e002      	b.n	8019076 <tcp_enqueue_flags+0x11e>
 8019070:	69bb      	ldr	r3, [r7, #24]
 8019072:	681b      	ldr	r3, [r3, #0]
 8019074:	61bb      	str	r3, [r7, #24]
 8019076:	69bb      	ldr	r3, [r7, #24]
 8019078:	681b      	ldr	r3, [r3, #0]
 801907a:	2b00      	cmp	r3, #0
 801907c:	d1f8      	bne.n	8019070 <tcp_enqueue_flags+0x118>
    useg->next = seg;
 801907e:	69bb      	ldr	r3, [r7, #24]
 8019080:	68fa      	ldr	r2, [r7, #12]
 8019082:	601a      	str	r2, [r3, #0]
  }
#if TCP_OVERSIZE
  /* The new unsent tail has no space */
  pcb->unsent_oversize = 0;
 8019084:	687b      	ldr	r3, [r7, #4]
 8019086:	2200      	movs	r2, #0
 8019088:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* TCP_OVERSIZE */

  /* SYN and FIN bump the sequence number */
  if ((flags & TCP_SYN) || (flags & TCP_FIN)) {
 801908c:	78fb      	ldrb	r3, [r7, #3]
 801908e:	f003 0302 	and.w	r3, r3, #2
 8019092:	2b00      	cmp	r3, #0
 8019094:	d104      	bne.n	80190a0 <tcp_enqueue_flags+0x148>
 8019096:	78fb      	ldrb	r3, [r7, #3]
 8019098:	f003 0301 	and.w	r3, r3, #1
 801909c:	2b00      	cmp	r3, #0
 801909e:	d004      	beq.n	80190aa <tcp_enqueue_flags+0x152>
    pcb->snd_lbb++;
 80190a0:	687b      	ldr	r3, [r7, #4]
 80190a2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80190a4:	1c5a      	adds	r2, r3, #1
 80190a6:	687b      	ldr	r3, [r7, #4]
 80190a8:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* optlen does not influence snd_buf */
  }
  if (flags & TCP_FIN) {
 80190aa:	78fb      	ldrb	r3, [r7, #3]
 80190ac:	f003 0301 	and.w	r3, r3, #1
 80190b0:	2b00      	cmp	r3, #0
 80190b2:	d006      	beq.n	80190c2 <tcp_enqueue_flags+0x16a>
    tcp_set_flags(pcb, TF_FIN);
 80190b4:	687b      	ldr	r3, [r7, #4]
 80190b6:	8b5b      	ldrh	r3, [r3, #26]
 80190b8:	f043 0320 	orr.w	r3, r3, #32
 80190bc:	b29a      	uxth	r2, r3
 80190be:	687b      	ldr	r3, [r7, #4]
 80190c0:	835a      	strh	r2, [r3, #26]
  }

  /* update number of segments on the queues */
  pcb->snd_queuelen += pbuf_clen(seg->p);
 80190c2:	68fb      	ldr	r3, [r7, #12]
 80190c4:	685b      	ldr	r3, [r3, #4]
 80190c6:	4618      	mov	r0, r3
 80190c8:	f7fa fd1c 	bl	8013b04 <pbuf_clen>
 80190cc:	4603      	mov	r3, r0
 80190ce:	461a      	mov	r2, r3
 80190d0:	687b      	ldr	r3, [r7, #4]
 80190d2:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 80190d6:	4413      	add	r3, r2
 80190d8:	b29a      	uxth	r2, r3
 80190da:	687b      	ldr	r3, [r7, #4]
 80190dc:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: %"S16_F" (after enqueued)\n", pcb->snd_queuelen));
  if (pcb->snd_queuelen != 0) {
 80190e0:	687b      	ldr	r3, [r7, #4]
 80190e2:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 80190e6:	2b00      	cmp	r3, #0
 80190e8:	d00e      	beq.n	8019108 <tcp_enqueue_flags+0x1b0>
    LWIP_ASSERT("tcp_enqueue_flags: invalid queue length",
 80190ea:	687b      	ldr	r3, [r7, #4]
 80190ec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80190ee:	2b00      	cmp	r3, #0
 80190f0:	d10a      	bne.n	8019108 <tcp_enqueue_flags+0x1b0>
 80190f2:	687b      	ldr	r3, [r7, #4]
 80190f4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80190f6:	2b00      	cmp	r3, #0
 80190f8:	d106      	bne.n	8019108 <tcp_enqueue_flags+0x1b0>
 80190fa:	4b06      	ldr	r3, [pc, #24]	@ (8019114 <tcp_enqueue_flags+0x1bc>)
 80190fc:	f240 4265 	movw	r2, #1125	@ 0x465
 8019100:	490b      	ldr	r1, [pc, #44]	@ (8019130 <tcp_enqueue_flags+0x1d8>)
 8019102:	4806      	ldr	r0, [pc, #24]	@ (801911c <tcp_enqueue_flags+0x1c4>)
 8019104:	f005 f802 	bl	801e10c <iprintf>
                pcb->unacked != NULL || pcb->unsent != NULL);
  }

  return ERR_OK;
 8019108:	2300      	movs	r3, #0
}
 801910a:	4618      	mov	r0, r3
 801910c:	3720      	adds	r7, #32
 801910e:	46bd      	mov	sp, r7
 8019110:	bd80      	pop	{r7, pc}
 8019112:	bf00      	nop
 8019114:	08021668 	.word	0x08021668
 8019118:	08021a8c 	.word	0x08021a8c
 801911c:	080216bc 	.word	0x080216bc
 8019120:	08021ae4 	.word	0x08021ae4
 8019124:	08021b04 	.word	0x08021b04
 8019128:	08021b40 	.word	0x08021b40
 801912c:	08021b58 	.word	0x08021b58
 8019130:	08021b84 	.word	0x08021b84

08019134 <tcp_output>:
 * @return ERR_OK if data has been sent or nothing to send
 *         another err_t on error
 */
err_t
tcp_output(struct tcp_pcb *pcb)
{
 8019134:	b5b0      	push	{r4, r5, r7, lr}
 8019136:	b08a      	sub	sp, #40	@ 0x28
 8019138:	af00      	add	r7, sp, #0
 801913a:	6078      	str	r0, [r7, #4]
  s16_t i = 0;
#endif /* TCP_CWND_DEBUG */

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("tcp_output: invalid pcb", pcb != NULL);
 801913c:	687b      	ldr	r3, [r7, #4]
 801913e:	2b00      	cmp	r3, #0
 8019140:	d106      	bne.n	8019150 <tcp_output+0x1c>
 8019142:	4b8a      	ldr	r3, [pc, #552]	@ (801936c <tcp_output+0x238>)
 8019144:	f240 42e1 	movw	r2, #1249	@ 0x4e1
 8019148:	4989      	ldr	r1, [pc, #548]	@ (8019370 <tcp_output+0x23c>)
 801914a:	488a      	ldr	r0, [pc, #552]	@ (8019374 <tcp_output+0x240>)
 801914c:	f004 ffde 	bl	801e10c <iprintf>
  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_output for listen-pcbs",
 8019150:	687b      	ldr	r3, [r7, #4]
 8019152:	7d1b      	ldrb	r3, [r3, #20]
 8019154:	2b01      	cmp	r3, #1
 8019156:	d106      	bne.n	8019166 <tcp_output+0x32>
 8019158:	4b84      	ldr	r3, [pc, #528]	@ (801936c <tcp_output+0x238>)
 801915a:	f240 42e3 	movw	r2, #1251	@ 0x4e3
 801915e:	4986      	ldr	r1, [pc, #536]	@ (8019378 <tcp_output+0x244>)
 8019160:	4884      	ldr	r0, [pc, #528]	@ (8019374 <tcp_output+0x240>)
 8019162:	f004 ffd3 	bl	801e10c <iprintf>

  /* First, check if we are invoked by the TCP input processing
     code. If so, we do not output anything. Instead, we rely on the
     input processing code to call us when input processing is done
     with. */
  if (tcp_input_pcb == pcb) {
 8019166:	4b85      	ldr	r3, [pc, #532]	@ (801937c <tcp_output+0x248>)
 8019168:	681b      	ldr	r3, [r3, #0]
 801916a:	687a      	ldr	r2, [r7, #4]
 801916c:	429a      	cmp	r2, r3
 801916e:	d101      	bne.n	8019174 <tcp_output+0x40>
    return ERR_OK;
 8019170:	2300      	movs	r3, #0
 8019172:	e1ce      	b.n	8019512 <tcp_output+0x3de>
  }

  wnd = LWIP_MIN(pcb->snd_wnd, pcb->cwnd);
 8019174:	687b      	ldr	r3, [r7, #4]
 8019176:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 801917a:	687b      	ldr	r3, [r7, #4]
 801917c:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8019180:	4293      	cmp	r3, r2
 8019182:	bf28      	it	cs
 8019184:	4613      	movcs	r3, r2
 8019186:	b29b      	uxth	r3, r3
 8019188:	61bb      	str	r3, [r7, #24]

  seg = pcb->unsent;
 801918a:	687b      	ldr	r3, [r7, #4]
 801918c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801918e:	627b      	str	r3, [r7, #36]	@ 0x24

  if (seg == NULL) {
 8019190:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019192:	2b00      	cmp	r3, #0
 8019194:	d10b      	bne.n	80191ae <tcp_output+0x7a>
                                 ", seg == NULL, ack %"U32_F"\n",
                                 pcb->snd_wnd, pcb->cwnd, wnd, pcb->lastack));

    /* If the TF_ACK_NOW flag is set and the ->unsent queue is empty, construct
     * an empty ACK segment and send it. */
    if (pcb->flags & TF_ACK_NOW) {
 8019196:	687b      	ldr	r3, [r7, #4]
 8019198:	8b5b      	ldrh	r3, [r3, #26]
 801919a:	f003 0302 	and.w	r3, r3, #2
 801919e:	2b00      	cmp	r3, #0
 80191a0:	f000 81aa 	beq.w	80194f8 <tcp_output+0x3c4>
      return tcp_send_empty_ack(pcb);
 80191a4:	6878      	ldr	r0, [r7, #4]
 80191a6:	f000 fdcb 	bl	8019d40 <tcp_send_empty_ack>
 80191aa:	4603      	mov	r3, r0
 80191ac:	e1b1      	b.n	8019512 <tcp_output+0x3de>
                 pcb->snd_wnd, pcb->cwnd, wnd,
                 lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len,
                 lwip_ntohl(seg->tcphdr->seqno), pcb->lastack));
  }

  netif = tcp_route(pcb, &pcb->local_ip, &pcb->remote_ip);
 80191ae:	6879      	ldr	r1, [r7, #4]
 80191b0:	687b      	ldr	r3, [r7, #4]
 80191b2:	3304      	adds	r3, #4
 80191b4:	461a      	mov	r2, r3
 80191b6:	6878      	ldr	r0, [r7, #4]
 80191b8:	f7ff f826 	bl	8018208 <tcp_route>
 80191bc:	6178      	str	r0, [r7, #20]
  if (netif == NULL) {
 80191be:	697b      	ldr	r3, [r7, #20]
 80191c0:	2b00      	cmp	r3, #0
 80191c2:	d102      	bne.n	80191ca <tcp_output+0x96>
    return ERR_RTE;
 80191c4:	f06f 0303 	mvn.w	r3, #3
 80191c8:	e1a3      	b.n	8019512 <tcp_output+0x3de>
  }

  /* If we don't have a local IP address, we get one from netif */
  if (ip_addr_isany(&pcb->local_ip)) {
 80191ca:	687b      	ldr	r3, [r7, #4]
 80191cc:	2b00      	cmp	r3, #0
 80191ce:	d003      	beq.n	80191d8 <tcp_output+0xa4>
 80191d0:	687b      	ldr	r3, [r7, #4]
 80191d2:	681b      	ldr	r3, [r3, #0]
 80191d4:	2b00      	cmp	r3, #0
 80191d6:	d111      	bne.n	80191fc <tcp_output+0xc8>
    const ip_addr_t *local_ip = ip_netif_get_local_ip(netif, &pcb->remote_ip);
 80191d8:	697b      	ldr	r3, [r7, #20]
 80191da:	2b00      	cmp	r3, #0
 80191dc:	d002      	beq.n	80191e4 <tcp_output+0xb0>
 80191de:	697b      	ldr	r3, [r7, #20]
 80191e0:	3304      	adds	r3, #4
 80191e2:	e000      	b.n	80191e6 <tcp_output+0xb2>
 80191e4:	2300      	movs	r3, #0
 80191e6:	613b      	str	r3, [r7, #16]
    if (local_ip == NULL) {
 80191e8:	693b      	ldr	r3, [r7, #16]
 80191ea:	2b00      	cmp	r3, #0
 80191ec:	d102      	bne.n	80191f4 <tcp_output+0xc0>
      return ERR_RTE;
 80191ee:	f06f 0303 	mvn.w	r3, #3
 80191f2:	e18e      	b.n	8019512 <tcp_output+0x3de>
    }
    ip_addr_copy(pcb->local_ip, *local_ip);
 80191f4:	693b      	ldr	r3, [r7, #16]
 80191f6:	681a      	ldr	r2, [r3, #0]
 80191f8:	687b      	ldr	r3, [r7, #4]
 80191fa:	601a      	str	r2, [r3, #0]
  }

  /* Handle the current segment not fitting within the window */
  if (lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len > wnd) {
 80191fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80191fe:	68db      	ldr	r3, [r3, #12]
 8019200:	685b      	ldr	r3, [r3, #4]
 8019202:	4618      	mov	r0, r3
 8019204:	f7f9 f818 	bl	8012238 <lwip_htonl>
 8019208:	4602      	mov	r2, r0
 801920a:	687b      	ldr	r3, [r7, #4]
 801920c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801920e:	1ad3      	subs	r3, r2, r3
 8019210:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8019212:	8912      	ldrh	r2, [r2, #8]
 8019214:	4413      	add	r3, r2
 8019216:	69ba      	ldr	r2, [r7, #24]
 8019218:	429a      	cmp	r2, r3
 801921a:	d227      	bcs.n	801926c <tcp_output+0x138>
     * within the remaining (could be 0) send window and RTO timer is not running (we
     * have no in-flight data). If window is still too small after persist timer fires,
     * then we split the segment. We don't consider the congestion window since a cwnd
     * smaller than 1 SMSS implies in-flight data
     */
    if (wnd == pcb->snd_wnd && pcb->unacked == NULL && pcb->persist_backoff == 0) {
 801921c:	687b      	ldr	r3, [r7, #4]
 801921e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8019222:	461a      	mov	r2, r3
 8019224:	69bb      	ldr	r3, [r7, #24]
 8019226:	4293      	cmp	r3, r2
 8019228:	d114      	bne.n	8019254 <tcp_output+0x120>
 801922a:	687b      	ldr	r3, [r7, #4]
 801922c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801922e:	2b00      	cmp	r3, #0
 8019230:	d110      	bne.n	8019254 <tcp_output+0x120>
 8019232:	687b      	ldr	r3, [r7, #4]
 8019234:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 8019238:	2b00      	cmp	r3, #0
 801923a:	d10b      	bne.n	8019254 <tcp_output+0x120>
      pcb->persist_cnt = 0;
 801923c:	687b      	ldr	r3, [r7, #4]
 801923e:	2200      	movs	r2, #0
 8019240:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
      pcb->persist_backoff = 1;
 8019244:	687b      	ldr	r3, [r7, #4]
 8019246:	2201      	movs	r2, #1
 8019248:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
      pcb->persist_probe = 0;
 801924c:	687b      	ldr	r3, [r7, #4]
 801924e:	2200      	movs	r2, #0
 8019250:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
    }
    /* We need an ACK, but can't send data now, so send an empty ACK */
    if (pcb->flags & TF_ACK_NOW) {
 8019254:	687b      	ldr	r3, [r7, #4]
 8019256:	8b5b      	ldrh	r3, [r3, #26]
 8019258:	f003 0302 	and.w	r3, r3, #2
 801925c:	2b00      	cmp	r3, #0
 801925e:	f000 814d 	beq.w	80194fc <tcp_output+0x3c8>
      return tcp_send_empty_ack(pcb);
 8019262:	6878      	ldr	r0, [r7, #4]
 8019264:	f000 fd6c 	bl	8019d40 <tcp_send_empty_ack>
 8019268:	4603      	mov	r3, r0
 801926a:	e152      	b.n	8019512 <tcp_output+0x3de>
    }
    goto output_done;
  }
  /* Stop persist timer, above conditions are not active */
  pcb->persist_backoff = 0;
 801926c:	687b      	ldr	r3, [r7, #4]
 801926e:	2200      	movs	r2, #0
 8019270:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99

  /* useg should point to last segment on unacked queue */
  useg = pcb->unacked;
 8019274:	687b      	ldr	r3, [r7, #4]
 8019276:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8019278:	623b      	str	r3, [r7, #32]
  if (useg != NULL) {
 801927a:	6a3b      	ldr	r3, [r7, #32]
 801927c:	2b00      	cmp	r3, #0
 801927e:	f000 811c 	beq.w	80194ba <tcp_output+0x386>
    for (; useg->next != NULL; useg = useg->next);
 8019282:	e002      	b.n	801928a <tcp_output+0x156>
 8019284:	6a3b      	ldr	r3, [r7, #32]
 8019286:	681b      	ldr	r3, [r3, #0]
 8019288:	623b      	str	r3, [r7, #32]
 801928a:	6a3b      	ldr	r3, [r7, #32]
 801928c:	681b      	ldr	r3, [r3, #0]
 801928e:	2b00      	cmp	r3, #0
 8019290:	d1f8      	bne.n	8019284 <tcp_output+0x150>
  }
  /* data available and window allows it to be sent? */
  while (seg != NULL &&
 8019292:	e112      	b.n	80194ba <tcp_output+0x386>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
    LWIP_ASSERT("RST not expected here!",
 8019294:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019296:	68db      	ldr	r3, [r3, #12]
 8019298:	899b      	ldrh	r3, [r3, #12]
 801929a:	b29b      	uxth	r3, r3
 801929c:	4618      	mov	r0, r3
 801929e:	f7f8 ffb5 	bl	801220c <lwip_htons>
 80192a2:	4603      	mov	r3, r0
 80192a4:	b2db      	uxtb	r3, r3
 80192a6:	f003 0304 	and.w	r3, r3, #4
 80192aa:	2b00      	cmp	r3, #0
 80192ac:	d006      	beq.n	80192bc <tcp_output+0x188>
 80192ae:	4b2f      	ldr	r3, [pc, #188]	@ (801936c <tcp_output+0x238>)
 80192b0:	f240 5236 	movw	r2, #1334	@ 0x536
 80192b4:	4932      	ldr	r1, [pc, #200]	@ (8019380 <tcp_output+0x24c>)
 80192b6:	482f      	ldr	r0, [pc, #188]	@ (8019374 <tcp_output+0x240>)
 80192b8:	f004 ff28 	bl	801e10c <iprintf>
     * - if tcp_write had a memory error before (prevent delayed ACK timeout) or
     * - if FIN was already enqueued for this PCB (SYN is always alone in a segment -
     *   either seg->next != NULL or pcb->unacked == NULL;
     *   RST is no sent using tcp_write/tcp_output.
     */
    if ((tcp_do_output_nagle(pcb) == 0) &&
 80192bc:	687b      	ldr	r3, [r7, #4]
 80192be:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80192c0:	2b00      	cmp	r3, #0
 80192c2:	d01f      	beq.n	8019304 <tcp_output+0x1d0>
 80192c4:	687b      	ldr	r3, [r7, #4]
 80192c6:	8b5b      	ldrh	r3, [r3, #26]
 80192c8:	f003 0344 	and.w	r3, r3, #68	@ 0x44
 80192cc:	2b00      	cmp	r3, #0
 80192ce:	d119      	bne.n	8019304 <tcp_output+0x1d0>
 80192d0:	687b      	ldr	r3, [r7, #4]
 80192d2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80192d4:	2b00      	cmp	r3, #0
 80192d6:	d00b      	beq.n	80192f0 <tcp_output+0x1bc>
 80192d8:	687b      	ldr	r3, [r7, #4]
 80192da:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80192dc:	681b      	ldr	r3, [r3, #0]
 80192de:	2b00      	cmp	r3, #0
 80192e0:	d110      	bne.n	8019304 <tcp_output+0x1d0>
 80192e2:	687b      	ldr	r3, [r7, #4]
 80192e4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80192e6:	891a      	ldrh	r2, [r3, #8]
 80192e8:	687b      	ldr	r3, [r7, #4]
 80192ea:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80192ec:	429a      	cmp	r2, r3
 80192ee:	d209      	bcs.n	8019304 <tcp_output+0x1d0>
 80192f0:	687b      	ldr	r3, [r7, #4]
 80192f2:	f8b3 3064 	ldrh.w	r3, [r3, #100]	@ 0x64
 80192f6:	2b00      	cmp	r3, #0
 80192f8:	d004      	beq.n	8019304 <tcp_output+0x1d0>
 80192fa:	687b      	ldr	r3, [r7, #4]
 80192fc:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8019300:	2b08      	cmp	r3, #8
 8019302:	d901      	bls.n	8019308 <tcp_output+0x1d4>
 8019304:	2301      	movs	r3, #1
 8019306:	e000      	b.n	801930a <tcp_output+0x1d6>
 8019308:	2300      	movs	r3, #0
 801930a:	2b00      	cmp	r3, #0
 801930c:	d106      	bne.n	801931c <tcp_output+0x1e8>
        ((pcb->flags & (TF_NAGLEMEMERR | TF_FIN)) == 0)) {
 801930e:	687b      	ldr	r3, [r7, #4]
 8019310:	8b5b      	ldrh	r3, [r3, #26]
 8019312:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
    if ((tcp_do_output_nagle(pcb) == 0) &&
 8019316:	2b00      	cmp	r3, #0
 8019318:	f000 80e4 	beq.w	80194e4 <tcp_output+0x3b0>
                                 pcb->lastack,
                                 lwip_ntohl(seg->tcphdr->seqno), pcb->lastack, i));
    ++i;
#endif /* TCP_CWND_DEBUG */

    if (pcb->state != SYN_SENT) {
 801931c:	687b      	ldr	r3, [r7, #4]
 801931e:	7d1b      	ldrb	r3, [r3, #20]
 8019320:	2b02      	cmp	r3, #2
 8019322:	d00d      	beq.n	8019340 <tcp_output+0x20c>
      TCPH_SET_FLAG(seg->tcphdr, TCP_ACK);
 8019324:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019326:	68db      	ldr	r3, [r3, #12]
 8019328:	899b      	ldrh	r3, [r3, #12]
 801932a:	b29c      	uxth	r4, r3
 801932c:	2010      	movs	r0, #16
 801932e:	f7f8 ff6d 	bl	801220c <lwip_htons>
 8019332:	4603      	mov	r3, r0
 8019334:	461a      	mov	r2, r3
 8019336:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019338:	68db      	ldr	r3, [r3, #12]
 801933a:	4322      	orrs	r2, r4
 801933c:	b292      	uxth	r2, r2
 801933e:	819a      	strh	r2, [r3, #12]
    }

    err = tcp_output_segment(seg, pcb, netif);
 8019340:	697a      	ldr	r2, [r7, #20]
 8019342:	6879      	ldr	r1, [r7, #4]
 8019344:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8019346:	f000 f909 	bl	801955c <tcp_output_segment>
 801934a:	4603      	mov	r3, r0
 801934c:	73fb      	strb	r3, [r7, #15]
    if (err != ERR_OK) {
 801934e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8019352:	2b00      	cmp	r3, #0
 8019354:	d016      	beq.n	8019384 <tcp_output+0x250>
      /* segment could not be sent, for whatever reason */
      tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8019356:	687b      	ldr	r3, [r7, #4]
 8019358:	8b5b      	ldrh	r3, [r3, #26]
 801935a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801935e:	b29a      	uxth	r2, r3
 8019360:	687b      	ldr	r3, [r7, #4]
 8019362:	835a      	strh	r2, [r3, #26]
      return err;
 8019364:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8019368:	e0d3      	b.n	8019512 <tcp_output+0x3de>
 801936a:	bf00      	nop
 801936c:	08021668 	.word	0x08021668
 8019370:	08021bac 	.word	0x08021bac
 8019374:	080216bc 	.word	0x080216bc
 8019378:	08021bc4 	.word	0x08021bc4
 801937c:	2000e53c 	.word	0x2000e53c
 8019380:	08021bec 	.word	0x08021bec
    }
#if TCP_OVERSIZE_DBGCHECK
    seg->oversize_left = 0;
#endif /* TCP_OVERSIZE_DBGCHECK */
    pcb->unsent = seg->next;
 8019384:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019386:	681a      	ldr	r2, [r3, #0]
 8019388:	687b      	ldr	r3, [r7, #4]
 801938a:	66da      	str	r2, [r3, #108]	@ 0x6c
    if (pcb->state != SYN_SENT) {
 801938c:	687b      	ldr	r3, [r7, #4]
 801938e:	7d1b      	ldrb	r3, [r3, #20]
 8019390:	2b02      	cmp	r3, #2
 8019392:	d006      	beq.n	80193a2 <tcp_output+0x26e>
      tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8019394:	687b      	ldr	r3, [r7, #4]
 8019396:	8b5b      	ldrh	r3, [r3, #26]
 8019398:	f023 0303 	bic.w	r3, r3, #3
 801939c:	b29a      	uxth	r2, r3
 801939e:	687b      	ldr	r3, [r7, #4]
 80193a0:	835a      	strh	r2, [r3, #26]
    }
    snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 80193a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80193a4:	68db      	ldr	r3, [r3, #12]
 80193a6:	685b      	ldr	r3, [r3, #4]
 80193a8:	4618      	mov	r0, r3
 80193aa:	f7f8 ff45 	bl	8012238 <lwip_htonl>
 80193ae:	4604      	mov	r4, r0
 80193b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80193b2:	891b      	ldrh	r3, [r3, #8]
 80193b4:	461d      	mov	r5, r3
 80193b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80193b8:	68db      	ldr	r3, [r3, #12]
 80193ba:	899b      	ldrh	r3, [r3, #12]
 80193bc:	b29b      	uxth	r3, r3
 80193be:	4618      	mov	r0, r3
 80193c0:	f7f8 ff24 	bl	801220c <lwip_htons>
 80193c4:	4603      	mov	r3, r0
 80193c6:	b2db      	uxtb	r3, r3
 80193c8:	f003 0303 	and.w	r3, r3, #3
 80193cc:	2b00      	cmp	r3, #0
 80193ce:	d001      	beq.n	80193d4 <tcp_output+0x2a0>
 80193d0:	2301      	movs	r3, #1
 80193d2:	e000      	b.n	80193d6 <tcp_output+0x2a2>
 80193d4:	2300      	movs	r3, #0
 80193d6:	442b      	add	r3, r5
 80193d8:	4423      	add	r3, r4
 80193da:	60bb      	str	r3, [r7, #8]
    if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 80193dc:	687b      	ldr	r3, [r7, #4]
 80193de:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80193e0:	68bb      	ldr	r3, [r7, #8]
 80193e2:	1ad3      	subs	r3, r2, r3
 80193e4:	2b00      	cmp	r3, #0
 80193e6:	da02      	bge.n	80193ee <tcp_output+0x2ba>
      pcb->snd_nxt = snd_nxt;
 80193e8:	687b      	ldr	r3, [r7, #4]
 80193ea:	68ba      	ldr	r2, [r7, #8]
 80193ec:	651a      	str	r2, [r3, #80]	@ 0x50
    }
    /* put segment on unacknowledged list if length > 0 */
    if (TCP_TCPLEN(seg) > 0) {
 80193ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80193f0:	891b      	ldrh	r3, [r3, #8]
 80193f2:	461c      	mov	r4, r3
 80193f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80193f6:	68db      	ldr	r3, [r3, #12]
 80193f8:	899b      	ldrh	r3, [r3, #12]
 80193fa:	b29b      	uxth	r3, r3
 80193fc:	4618      	mov	r0, r3
 80193fe:	f7f8 ff05 	bl	801220c <lwip_htons>
 8019402:	4603      	mov	r3, r0
 8019404:	b2db      	uxtb	r3, r3
 8019406:	f003 0303 	and.w	r3, r3, #3
 801940a:	2b00      	cmp	r3, #0
 801940c:	d001      	beq.n	8019412 <tcp_output+0x2de>
 801940e:	2301      	movs	r3, #1
 8019410:	e000      	b.n	8019414 <tcp_output+0x2e0>
 8019412:	2300      	movs	r3, #0
 8019414:	4423      	add	r3, r4
 8019416:	2b00      	cmp	r3, #0
 8019418:	d049      	beq.n	80194ae <tcp_output+0x37a>
      seg->next = NULL;
 801941a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801941c:	2200      	movs	r2, #0
 801941e:	601a      	str	r2, [r3, #0]
      /* unacked list is empty? */
      if (pcb->unacked == NULL) {
 8019420:	687b      	ldr	r3, [r7, #4]
 8019422:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8019424:	2b00      	cmp	r3, #0
 8019426:	d105      	bne.n	8019434 <tcp_output+0x300>
        pcb->unacked = seg;
 8019428:	687b      	ldr	r3, [r7, #4]
 801942a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801942c:	671a      	str	r2, [r3, #112]	@ 0x70
        useg = seg;
 801942e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019430:	623b      	str	r3, [r7, #32]
 8019432:	e03f      	b.n	80194b4 <tcp_output+0x380>
        /* unacked list is not empty? */
      } else {
        /* In the case of fast retransmit, the packet should not go to the tail
         * of the unacked queue, but rather somewhere before it. We need to check for
         * this case. -STJ Jul 27, 2004 */
        if (TCP_SEQ_LT(lwip_ntohl(seg->tcphdr->seqno), lwip_ntohl(useg->tcphdr->seqno))) {
 8019434:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019436:	68db      	ldr	r3, [r3, #12]
 8019438:	685b      	ldr	r3, [r3, #4]
 801943a:	4618      	mov	r0, r3
 801943c:	f7f8 fefc 	bl	8012238 <lwip_htonl>
 8019440:	4604      	mov	r4, r0
 8019442:	6a3b      	ldr	r3, [r7, #32]
 8019444:	68db      	ldr	r3, [r3, #12]
 8019446:	685b      	ldr	r3, [r3, #4]
 8019448:	4618      	mov	r0, r3
 801944a:	f7f8 fef5 	bl	8012238 <lwip_htonl>
 801944e:	4603      	mov	r3, r0
 8019450:	1ae3      	subs	r3, r4, r3
 8019452:	2b00      	cmp	r3, #0
 8019454:	da24      	bge.n	80194a0 <tcp_output+0x36c>
          /* add segment to before tail of unacked list, keeping the list sorted */
          struct tcp_seg **cur_seg = &(pcb->unacked);
 8019456:	687b      	ldr	r3, [r7, #4]
 8019458:	3370      	adds	r3, #112	@ 0x70
 801945a:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 801945c:	e002      	b.n	8019464 <tcp_output+0x330>
                 TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
            cur_seg = &((*cur_seg)->next );
 801945e:	69fb      	ldr	r3, [r7, #28]
 8019460:	681b      	ldr	r3, [r3, #0]
 8019462:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 8019464:	69fb      	ldr	r3, [r7, #28]
 8019466:	681b      	ldr	r3, [r3, #0]
 8019468:	2b00      	cmp	r3, #0
 801946a:	d011      	beq.n	8019490 <tcp_output+0x35c>
                 TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 801946c:	69fb      	ldr	r3, [r7, #28]
 801946e:	681b      	ldr	r3, [r3, #0]
 8019470:	68db      	ldr	r3, [r3, #12]
 8019472:	685b      	ldr	r3, [r3, #4]
 8019474:	4618      	mov	r0, r3
 8019476:	f7f8 fedf 	bl	8012238 <lwip_htonl>
 801947a:	4604      	mov	r4, r0
 801947c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801947e:	68db      	ldr	r3, [r3, #12]
 8019480:	685b      	ldr	r3, [r3, #4]
 8019482:	4618      	mov	r0, r3
 8019484:	f7f8 fed8 	bl	8012238 <lwip_htonl>
 8019488:	4603      	mov	r3, r0
 801948a:	1ae3      	subs	r3, r4, r3
          while (*cur_seg &&
 801948c:	2b00      	cmp	r3, #0
 801948e:	dbe6      	blt.n	801945e <tcp_output+0x32a>
          }
          seg->next = (*cur_seg);
 8019490:	69fb      	ldr	r3, [r7, #28]
 8019492:	681a      	ldr	r2, [r3, #0]
 8019494:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8019496:	601a      	str	r2, [r3, #0]
          (*cur_seg) = seg;
 8019498:	69fb      	ldr	r3, [r7, #28]
 801949a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801949c:	601a      	str	r2, [r3, #0]
 801949e:	e009      	b.n	80194b4 <tcp_output+0x380>
        } else {
          /* add segment to tail of unacked list */
          useg->next = seg;
 80194a0:	6a3b      	ldr	r3, [r7, #32]
 80194a2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80194a4:	601a      	str	r2, [r3, #0]
          useg = useg->next;
 80194a6:	6a3b      	ldr	r3, [r7, #32]
 80194a8:	681b      	ldr	r3, [r3, #0]
 80194aa:	623b      	str	r3, [r7, #32]
 80194ac:	e002      	b.n	80194b4 <tcp_output+0x380>
        }
      }
      /* do not queue empty segments on the unacked list */
    } else {
      tcp_seg_free(seg);
 80194ae:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80194b0:	f7fb ff1f 	bl	80152f2 <tcp_seg_free>
    }
    seg = pcb->unsent;
 80194b4:	687b      	ldr	r3, [r7, #4]
 80194b6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80194b8:	627b      	str	r3, [r7, #36]	@ 0x24
  while (seg != NULL &&
 80194ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80194bc:	2b00      	cmp	r3, #0
 80194be:	d012      	beq.n	80194e6 <tcp_output+0x3b2>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
 80194c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80194c2:	68db      	ldr	r3, [r3, #12]
 80194c4:	685b      	ldr	r3, [r3, #4]
 80194c6:	4618      	mov	r0, r3
 80194c8:	f7f8 feb6 	bl	8012238 <lwip_htonl>
 80194cc:	4602      	mov	r2, r0
 80194ce:	687b      	ldr	r3, [r7, #4]
 80194d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80194d2:	1ad3      	subs	r3, r2, r3
 80194d4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80194d6:	8912      	ldrh	r2, [r2, #8]
 80194d8:	4413      	add	r3, r2
  while (seg != NULL &&
 80194da:	69ba      	ldr	r2, [r7, #24]
 80194dc:	429a      	cmp	r2, r3
 80194de:	f4bf aed9 	bcs.w	8019294 <tcp_output+0x160>
 80194e2:	e000      	b.n	80194e6 <tcp_output+0x3b2>
      break;
 80194e4:	bf00      	nop
  }
#if TCP_OVERSIZE
  if (pcb->unsent == NULL) {
 80194e6:	687b      	ldr	r3, [r7, #4]
 80194e8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80194ea:	2b00      	cmp	r3, #0
 80194ec:	d108      	bne.n	8019500 <tcp_output+0x3cc>
    /* last unsent has been removed, reset unsent_oversize */
    pcb->unsent_oversize = 0;
 80194ee:	687b      	ldr	r3, [r7, #4]
 80194f0:	2200      	movs	r2, #0
 80194f2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
 80194f6:	e004      	b.n	8019502 <tcp_output+0x3ce>
    goto output_done;
 80194f8:	bf00      	nop
 80194fa:	e002      	b.n	8019502 <tcp_output+0x3ce>
    goto output_done;
 80194fc:	bf00      	nop
 80194fe:	e000      	b.n	8019502 <tcp_output+0x3ce>
  }
#endif /* TCP_OVERSIZE */

output_done:
 8019500:	bf00      	nop
  tcp_clear_flags(pcb, TF_NAGLEMEMERR);
 8019502:	687b      	ldr	r3, [r7, #4]
 8019504:	8b5b      	ldrh	r3, [r3, #26]
 8019506:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 801950a:	b29a      	uxth	r2, r3
 801950c:	687b      	ldr	r3, [r7, #4]
 801950e:	835a      	strh	r2, [r3, #26]
  return ERR_OK;
 8019510:	2300      	movs	r3, #0
}
 8019512:	4618      	mov	r0, r3
 8019514:	3728      	adds	r7, #40	@ 0x28
 8019516:	46bd      	mov	sp, r7
 8019518:	bdb0      	pop	{r4, r5, r7, pc}
 801951a:	bf00      	nop

0801951c <tcp_output_segment_busy>:
 * @arg seg the tcp segment to check
 * @return 1 if ref != 1, 0 if ref == 1
 */
static int
tcp_output_segment_busy(const struct tcp_seg *seg)
{
 801951c:	b580      	push	{r7, lr}
 801951e:	b082      	sub	sp, #8
 8019520:	af00      	add	r7, sp, #0
 8019522:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_output_segment_busy: invalid seg", seg != NULL);
 8019524:	687b      	ldr	r3, [r7, #4]
 8019526:	2b00      	cmp	r3, #0
 8019528:	d106      	bne.n	8019538 <tcp_output_segment_busy+0x1c>
 801952a:	4b09      	ldr	r3, [pc, #36]	@ (8019550 <tcp_output_segment_busy+0x34>)
 801952c:	f240 529a 	movw	r2, #1434	@ 0x59a
 8019530:	4908      	ldr	r1, [pc, #32]	@ (8019554 <tcp_output_segment_busy+0x38>)
 8019532:	4809      	ldr	r0, [pc, #36]	@ (8019558 <tcp_output_segment_busy+0x3c>)
 8019534:	f004 fdea 	bl	801e10c <iprintf>

  /* We only need to check the first pbuf here:
     If a pbuf is queued for transmission, a driver calls pbuf_ref(),
     which only changes the ref count of the first pbuf */
  if (seg->p->ref != 1) {
 8019538:	687b      	ldr	r3, [r7, #4]
 801953a:	685b      	ldr	r3, [r3, #4]
 801953c:	7b9b      	ldrb	r3, [r3, #14]
 801953e:	2b01      	cmp	r3, #1
 8019540:	d001      	beq.n	8019546 <tcp_output_segment_busy+0x2a>
    /* other reference found */
    return 1;
 8019542:	2301      	movs	r3, #1
 8019544:	e000      	b.n	8019548 <tcp_output_segment_busy+0x2c>
  }
  /* no other references found */
  return 0;
 8019546:	2300      	movs	r3, #0
}
 8019548:	4618      	mov	r0, r3
 801954a:	3708      	adds	r7, #8
 801954c:	46bd      	mov	sp, r7
 801954e:	bd80      	pop	{r7, pc}
 8019550:	08021668 	.word	0x08021668
 8019554:	08021c04 	.word	0x08021c04
 8019558:	080216bc 	.word	0x080216bc

0801955c <tcp_output_segment>:
 * @param pcb the tcp_pcb for the TCP connection used to send the segment
 * @param netif the netif used to send the segment
 */
static err_t
tcp_output_segment(struct tcp_seg *seg, struct tcp_pcb *pcb, struct netif *netif)
{
 801955c:	b5b0      	push	{r4, r5, r7, lr}
 801955e:	b08c      	sub	sp, #48	@ 0x30
 8019560:	af04      	add	r7, sp, #16
 8019562:	60f8      	str	r0, [r7, #12]
 8019564:	60b9      	str	r1, [r7, #8]
 8019566:	607a      	str	r2, [r7, #4]
  u32_t *opts;
#if TCP_CHECKSUM_ON_COPY
  int seg_chksum_was_swapped = 0;
#endif

  LWIP_ASSERT("tcp_output_segment: invalid seg", seg != NULL);
 8019568:	68fb      	ldr	r3, [r7, #12]
 801956a:	2b00      	cmp	r3, #0
 801956c:	d106      	bne.n	801957c <tcp_output_segment+0x20>
 801956e:	4b64      	ldr	r3, [pc, #400]	@ (8019700 <tcp_output_segment+0x1a4>)
 8019570:	f44f 62b7 	mov.w	r2, #1464	@ 0x5b8
 8019574:	4963      	ldr	r1, [pc, #396]	@ (8019704 <tcp_output_segment+0x1a8>)
 8019576:	4864      	ldr	r0, [pc, #400]	@ (8019708 <tcp_output_segment+0x1ac>)
 8019578:	f004 fdc8 	bl	801e10c <iprintf>
  LWIP_ASSERT("tcp_output_segment: invalid pcb", pcb != NULL);
 801957c:	68bb      	ldr	r3, [r7, #8]
 801957e:	2b00      	cmp	r3, #0
 8019580:	d106      	bne.n	8019590 <tcp_output_segment+0x34>
 8019582:	4b5f      	ldr	r3, [pc, #380]	@ (8019700 <tcp_output_segment+0x1a4>)
 8019584:	f240 52b9 	movw	r2, #1465	@ 0x5b9
 8019588:	4960      	ldr	r1, [pc, #384]	@ (801970c <tcp_output_segment+0x1b0>)
 801958a:	485f      	ldr	r0, [pc, #380]	@ (8019708 <tcp_output_segment+0x1ac>)
 801958c:	f004 fdbe 	bl	801e10c <iprintf>
  LWIP_ASSERT("tcp_output_segment: invalid netif", netif != NULL);
 8019590:	687b      	ldr	r3, [r7, #4]
 8019592:	2b00      	cmp	r3, #0
 8019594:	d106      	bne.n	80195a4 <tcp_output_segment+0x48>
 8019596:	4b5a      	ldr	r3, [pc, #360]	@ (8019700 <tcp_output_segment+0x1a4>)
 8019598:	f240 52ba 	movw	r2, #1466	@ 0x5ba
 801959c:	495c      	ldr	r1, [pc, #368]	@ (8019710 <tcp_output_segment+0x1b4>)
 801959e:	485a      	ldr	r0, [pc, #360]	@ (8019708 <tcp_output_segment+0x1ac>)
 80195a0:	f004 fdb4 	bl	801e10c <iprintf>

  if (tcp_output_segment_busy(seg)) {
 80195a4:	68f8      	ldr	r0, [r7, #12]
 80195a6:	f7ff ffb9 	bl	801951c <tcp_output_segment_busy>
 80195aa:	4603      	mov	r3, r0
 80195ac:	2b00      	cmp	r3, #0
 80195ae:	d001      	beq.n	80195b4 <tcp_output_segment+0x58>
    /* This should not happen: rexmit functions should have checked this.
       However, since this function modifies p->len, we must not continue in this case. */
    LWIP_DEBUGF(TCP_RTO_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_output_segment: segment busy\n"));
    return ERR_OK;
 80195b0:	2300      	movs	r3, #0
 80195b2:	e0a1      	b.n	80196f8 <tcp_output_segment+0x19c>
  }

  /* The TCP header has already been constructed, but the ackno and
   wnd fields remain. */
  seg->tcphdr->ackno = lwip_htonl(pcb->rcv_nxt);
 80195b4:	68bb      	ldr	r3, [r7, #8]
 80195b6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80195b8:	68fb      	ldr	r3, [r7, #12]
 80195ba:	68dc      	ldr	r4, [r3, #12]
 80195bc:	4610      	mov	r0, r2
 80195be:	f7f8 fe3b 	bl	8012238 <lwip_htonl>
 80195c2:	4603      	mov	r3, r0
 80195c4:	60a3      	str	r3, [r4, #8]
       the window scale option) is never scaled. */
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(pcb->rcv_ann_wnd));
  } else
#endif /* LWIP_WND_SCALE */
  {
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
 80195c6:	68bb      	ldr	r3, [r7, #8]
 80195c8:	8d5a      	ldrh	r2, [r3, #42]	@ 0x2a
 80195ca:	68fb      	ldr	r3, [r7, #12]
 80195cc:	68dc      	ldr	r4, [r3, #12]
 80195ce:	4610      	mov	r0, r2
 80195d0:	f7f8 fe1c 	bl	801220c <lwip_htons>
 80195d4:	4603      	mov	r3, r0
 80195d6:	81e3      	strh	r3, [r4, #14]
  }

  pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 80195d8:	68bb      	ldr	r3, [r7, #8]
 80195da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80195dc:	68ba      	ldr	r2, [r7, #8]
 80195de:	8d52      	ldrh	r2, [r2, #42]	@ 0x2a
 80195e0:	441a      	add	r2, r3
 80195e2:	68bb      	ldr	r3, [r7, #8]
 80195e4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Add any requested options.  NB MSS option is only set on SYN
     packets, so ignore it here */
  /* cast through void* to get rid of alignment warnings */
  opts = (u32_t *)(void *)(seg->tcphdr + 1);
 80195e6:	68fb      	ldr	r3, [r7, #12]
 80195e8:	68db      	ldr	r3, [r3, #12]
 80195ea:	3314      	adds	r3, #20
 80195ec:	61fb      	str	r3, [r7, #28]
  if (seg->flags & TF_SEG_OPTS_MSS) {
 80195ee:	68fb      	ldr	r3, [r7, #12]
 80195f0:	7a9b      	ldrb	r3, [r3, #10]
 80195f2:	f003 0301 	and.w	r3, r3, #1
 80195f6:	2b00      	cmp	r3, #0
 80195f8:	d015      	beq.n	8019626 <tcp_output_segment+0xca>
    u16_t mss;
#if TCP_CALCULATE_EFF_SEND_MSS
    mss = tcp_eff_send_mss_netif(TCP_MSS, netif, &pcb->remote_ip);
 80195fa:	68bb      	ldr	r3, [r7, #8]
 80195fc:	3304      	adds	r3, #4
 80195fe:	461a      	mov	r2, r3
 8019600:	6879      	ldr	r1, [r7, #4]
 8019602:	f44f 7006 	mov.w	r0, #536	@ 0x218
 8019606:	f7fc fa39 	bl	8015a7c <tcp_eff_send_mss_netif>
 801960a:	4603      	mov	r3, r0
 801960c:	837b      	strh	r3, [r7, #26]
#else /* TCP_CALCULATE_EFF_SEND_MSS */
    mss = TCP_MSS;
#endif /* TCP_CALCULATE_EFF_SEND_MSS */
    *opts = TCP_BUILD_MSS_OPTION(mss);
 801960e:	8b7b      	ldrh	r3, [r7, #26]
 8019610:	f043 7301 	orr.w	r3, r3, #33816576	@ 0x2040000
 8019614:	4618      	mov	r0, r3
 8019616:	f7f8 fe0f 	bl	8012238 <lwip_htonl>
 801961a:	4602      	mov	r2, r0
 801961c:	69fb      	ldr	r3, [r7, #28]
 801961e:	601a      	str	r2, [r3, #0]
    opts += 1;
 8019620:	69fb      	ldr	r3, [r7, #28]
 8019622:	3304      	adds	r3, #4
 8019624:	61fb      	str	r3, [r7, #28]
  }
#endif

  /* Set retransmission timer running if it is not currently enabled
     This must be set before checking the route. */
  if (pcb->rtime < 0) {
 8019626:	68bb      	ldr	r3, [r7, #8]
 8019628:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 801962c:	2b00      	cmp	r3, #0
 801962e:	da02      	bge.n	8019636 <tcp_output_segment+0xda>
    pcb->rtime = 0;
 8019630:	68bb      	ldr	r3, [r7, #8]
 8019632:	2200      	movs	r2, #0
 8019634:	861a      	strh	r2, [r3, #48]	@ 0x30
  }

  if (pcb->rttest == 0) {
 8019636:	68bb      	ldr	r3, [r7, #8]
 8019638:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801963a:	2b00      	cmp	r3, #0
 801963c:	d10c      	bne.n	8019658 <tcp_output_segment+0xfc>
    pcb->rttest = tcp_ticks;
 801963e:	4b35      	ldr	r3, [pc, #212]	@ (8019714 <tcp_output_segment+0x1b8>)
 8019640:	681a      	ldr	r2, [r3, #0]
 8019642:	68bb      	ldr	r3, [r7, #8]
 8019644:	635a      	str	r2, [r3, #52]	@ 0x34
    pcb->rtseq = lwip_ntohl(seg->tcphdr->seqno);
 8019646:	68fb      	ldr	r3, [r7, #12]
 8019648:	68db      	ldr	r3, [r3, #12]
 801964a:	685b      	ldr	r3, [r3, #4]
 801964c:	4618      	mov	r0, r3
 801964e:	f7f8 fdf3 	bl	8012238 <lwip_htonl>
 8019652:	4602      	mov	r2, r0
 8019654:	68bb      	ldr	r3, [r7, #8]
 8019656:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output_segment: %"U32_F":%"U32_F"\n",
                                 lwip_htonl(seg->tcphdr->seqno), lwip_htonl(seg->tcphdr->seqno) +
                                 seg->len));

  len = (u16_t)((u8_t *)seg->tcphdr - (u8_t *)seg->p->payload);
 8019658:	68fb      	ldr	r3, [r7, #12]
 801965a:	68da      	ldr	r2, [r3, #12]
 801965c:	68fb      	ldr	r3, [r7, #12]
 801965e:	685b      	ldr	r3, [r3, #4]
 8019660:	685b      	ldr	r3, [r3, #4]
 8019662:	1ad3      	subs	r3, r2, r3
 8019664:	833b      	strh	r3, [r7, #24]
  if (len == 0) {
    /** Exclude retransmitted segments from this count. */
    MIB2_STATS_INC(mib2.tcpoutsegs);
  }

  seg->p->len -= len;
 8019666:	68fb      	ldr	r3, [r7, #12]
 8019668:	685b      	ldr	r3, [r3, #4]
 801966a:	8959      	ldrh	r1, [r3, #10]
 801966c:	68fb      	ldr	r3, [r7, #12]
 801966e:	685b      	ldr	r3, [r3, #4]
 8019670:	8b3a      	ldrh	r2, [r7, #24]
 8019672:	1a8a      	subs	r2, r1, r2
 8019674:	b292      	uxth	r2, r2
 8019676:	815a      	strh	r2, [r3, #10]
  seg->p->tot_len -= len;
 8019678:	68fb      	ldr	r3, [r7, #12]
 801967a:	685b      	ldr	r3, [r3, #4]
 801967c:	8919      	ldrh	r1, [r3, #8]
 801967e:	68fb      	ldr	r3, [r7, #12]
 8019680:	685b      	ldr	r3, [r3, #4]
 8019682:	8b3a      	ldrh	r2, [r7, #24]
 8019684:	1a8a      	subs	r2, r1, r2
 8019686:	b292      	uxth	r2, r2
 8019688:	811a      	strh	r2, [r3, #8]

  seg->p->payload = seg->tcphdr;
 801968a:	68fb      	ldr	r3, [r7, #12]
 801968c:	685b      	ldr	r3, [r3, #4]
 801968e:	68fa      	ldr	r2, [r7, #12]
 8019690:	68d2      	ldr	r2, [r2, #12]
 8019692:	605a      	str	r2, [r3, #4]

  seg->tcphdr->chksum = 0;
 8019694:	68fb      	ldr	r3, [r7, #12]
 8019696:	68db      	ldr	r3, [r3, #12]
 8019698:	2200      	movs	r2, #0
 801969a:	741a      	strb	r2, [r3, #16]
 801969c:	2200      	movs	r2, #0
 801969e:	745a      	strb	r2, [r3, #17]

#ifdef LWIP_HOOK_TCP_OUT_ADD_TCPOPTS
  opts = LWIP_HOOK_TCP_OUT_ADD_TCPOPTS(seg->p, seg->tcphdr, pcb, opts);
#endif
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(seg->tcphdr + 1)) + LWIP_TCP_OPT_LENGTH_SEGMENT(seg->flags, pcb));
 80196a0:	68fb      	ldr	r3, [r7, #12]
 80196a2:	68da      	ldr	r2, [r3, #12]
 80196a4:	68fb      	ldr	r3, [r7, #12]
 80196a6:	7a9b      	ldrb	r3, [r3, #10]
 80196a8:	f003 0301 	and.w	r3, r3, #1
 80196ac:	2b00      	cmp	r3, #0
 80196ae:	d001      	beq.n	80196b4 <tcp_output_segment+0x158>
 80196b0:	2318      	movs	r3, #24
 80196b2:	e000      	b.n	80196b6 <tcp_output_segment+0x15a>
 80196b4:	2314      	movs	r3, #20
 80196b6:	4413      	add	r3, r2
 80196b8:	69fa      	ldr	r2, [r7, #28]
 80196ba:	429a      	cmp	r2, r3
 80196bc:	d006      	beq.n	80196cc <tcp_output_segment+0x170>
 80196be:	4b10      	ldr	r3, [pc, #64]	@ (8019700 <tcp_output_segment+0x1a4>)
 80196c0:	f240 621c 	movw	r2, #1564	@ 0x61c
 80196c4:	4914      	ldr	r1, [pc, #80]	@ (8019718 <tcp_output_segment+0x1bc>)
 80196c6:	4810      	ldr	r0, [pc, #64]	@ (8019708 <tcp_output_segment+0x1ac>)
 80196c8:	f004 fd20 	bl	801e10c <iprintf>
  }
#endif /* CHECKSUM_GEN_TCP */
  TCP_STATS_INC(tcp.xmit);

  NETIF_SET_HINTS(netif, &(pcb->netif_hints));
  err = ip_output_if(seg->p, &pcb->local_ip, &pcb->remote_ip, pcb->ttl,
 80196cc:	68fb      	ldr	r3, [r7, #12]
 80196ce:	6858      	ldr	r0, [r3, #4]
 80196d0:	68b9      	ldr	r1, [r7, #8]
 80196d2:	68bb      	ldr	r3, [r7, #8]
 80196d4:	1d1c      	adds	r4, r3, #4
 80196d6:	68bb      	ldr	r3, [r7, #8]
 80196d8:	7add      	ldrb	r5, [r3, #11]
 80196da:	68bb      	ldr	r3, [r7, #8]
 80196dc:	7a9b      	ldrb	r3, [r3, #10]
 80196de:	687a      	ldr	r2, [r7, #4]
 80196e0:	9202      	str	r2, [sp, #8]
 80196e2:	2206      	movs	r2, #6
 80196e4:	9201      	str	r2, [sp, #4]
 80196e6:	9300      	str	r3, [sp, #0]
 80196e8:	462b      	mov	r3, r5
 80196ea:	4622      	mov	r2, r4
 80196ec:	f002 fbaa 	bl	801be44 <ip4_output_if>
 80196f0:	4603      	mov	r3, r0
 80196f2:	75fb      	strb	r3, [r7, #23]
    seg->chksum = SWAP_BYTES_IN_WORD(seg->chksum);
    seg->chksum_swapped = 1;
  }
#endif

  return err;
 80196f4:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80196f8:	4618      	mov	r0, r3
 80196fa:	3720      	adds	r7, #32
 80196fc:	46bd      	mov	sp, r7
 80196fe:	bdb0      	pop	{r4, r5, r7, pc}
 8019700:	08021668 	.word	0x08021668
 8019704:	08021c2c 	.word	0x08021c2c
 8019708:	080216bc 	.word	0x080216bc
 801970c:	08021c4c 	.word	0x08021c4c
 8019710:	08021c6c 	.word	0x08021c6c
 8019714:	2000e4f0 	.word	0x2000e4f0
 8019718:	08021c90 	.word	0x08021c90

0801971c <tcp_rexmit_rto_prepare>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
err_t
tcp_rexmit_rto_prepare(struct tcp_pcb *pcb)
{
 801971c:	b5b0      	push	{r4, r5, r7, lr}
 801971e:	b084      	sub	sp, #16
 8019720:	af00      	add	r7, sp, #0
 8019722:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;

  LWIP_ASSERT("tcp_rexmit_rto_prepare: invalid pcb", pcb != NULL);
 8019724:	687b      	ldr	r3, [r7, #4]
 8019726:	2b00      	cmp	r3, #0
 8019728:	d106      	bne.n	8019738 <tcp_rexmit_rto_prepare+0x1c>
 801972a:	4b31      	ldr	r3, [pc, #196]	@ (80197f0 <tcp_rexmit_rto_prepare+0xd4>)
 801972c:	f240 6263 	movw	r2, #1635	@ 0x663
 8019730:	4930      	ldr	r1, [pc, #192]	@ (80197f4 <tcp_rexmit_rto_prepare+0xd8>)
 8019732:	4831      	ldr	r0, [pc, #196]	@ (80197f8 <tcp_rexmit_rto_prepare+0xdc>)
 8019734:	f004 fcea 	bl	801e10c <iprintf>

  if (pcb->unacked == NULL) {
 8019738:	687b      	ldr	r3, [r7, #4]
 801973a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801973c:	2b00      	cmp	r3, #0
 801973e:	d102      	bne.n	8019746 <tcp_rexmit_rto_prepare+0x2a>
    return ERR_VAL;
 8019740:	f06f 0305 	mvn.w	r3, #5
 8019744:	e050      	b.n	80197e8 <tcp_rexmit_rto_prepare+0xcc>

  /* Move all unacked segments to the head of the unsent queue.
     However, give up if any of the unsent pbufs are still referenced by the
     netif driver due to deferred transmission. No point loading the link further
     if it is struggling to flush its buffered writes. */
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 8019746:	687b      	ldr	r3, [r7, #4]
 8019748:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801974a:	60fb      	str	r3, [r7, #12]
 801974c:	e00b      	b.n	8019766 <tcp_rexmit_rto_prepare+0x4a>
    if (tcp_output_segment_busy(seg)) {
 801974e:	68f8      	ldr	r0, [r7, #12]
 8019750:	f7ff fee4 	bl	801951c <tcp_output_segment_busy>
 8019754:	4603      	mov	r3, r0
 8019756:	2b00      	cmp	r3, #0
 8019758:	d002      	beq.n	8019760 <tcp_rexmit_rto_prepare+0x44>
      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit_rto: segment busy\n"));
      return ERR_VAL;
 801975a:	f06f 0305 	mvn.w	r3, #5
 801975e:	e043      	b.n	80197e8 <tcp_rexmit_rto_prepare+0xcc>
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 8019760:	68fb      	ldr	r3, [r7, #12]
 8019762:	681b      	ldr	r3, [r3, #0]
 8019764:	60fb      	str	r3, [r7, #12]
 8019766:	68fb      	ldr	r3, [r7, #12]
 8019768:	681b      	ldr	r3, [r3, #0]
 801976a:	2b00      	cmp	r3, #0
 801976c:	d1ef      	bne.n	801974e <tcp_rexmit_rto_prepare+0x32>
    }
  }
  if (tcp_output_segment_busy(seg)) {
 801976e:	68f8      	ldr	r0, [r7, #12]
 8019770:	f7ff fed4 	bl	801951c <tcp_output_segment_busy>
 8019774:	4603      	mov	r3, r0
 8019776:	2b00      	cmp	r3, #0
 8019778:	d002      	beq.n	8019780 <tcp_rexmit_rto_prepare+0x64>
    LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit_rto: segment busy\n"));
    return ERR_VAL;
 801977a:	f06f 0305 	mvn.w	r3, #5
 801977e:	e033      	b.n	80197e8 <tcp_rexmit_rto_prepare+0xcc>
  }
  /* concatenate unsent queue after unacked queue */
  seg->next = pcb->unsent;
 8019780:	687b      	ldr	r3, [r7, #4]
 8019782:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8019784:	68fb      	ldr	r3, [r7, #12]
 8019786:	601a      	str	r2, [r3, #0]
  if (pcb->unsent == NULL) {
    pcb->unsent_oversize = seg->oversize_left;
  }
#endif /* TCP_OVERSIZE_DBGCHECK */
  /* unsent queue is the concatenated queue (of unacked, unsent) */
  pcb->unsent = pcb->unacked;
 8019788:	687b      	ldr	r3, [r7, #4]
 801978a:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 801978c:	687b      	ldr	r3, [r7, #4]
 801978e:	66da      	str	r2, [r3, #108]	@ 0x6c
  /* unacked queue is now empty */
  pcb->unacked = NULL;
 8019790:	687b      	ldr	r3, [r7, #4]
 8019792:	2200      	movs	r2, #0
 8019794:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Mark RTO in-progress */
  tcp_set_flags(pcb, TF_RTO);
 8019796:	687b      	ldr	r3, [r7, #4]
 8019798:	8b5b      	ldrh	r3, [r3, #26]
 801979a:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 801979e:	b29a      	uxth	r2, r3
 80197a0:	687b      	ldr	r3, [r7, #4]
 80197a2:	835a      	strh	r2, [r3, #26]
  /* Record the next byte following retransmit */
  pcb->rto_end = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 80197a4:	68fb      	ldr	r3, [r7, #12]
 80197a6:	68db      	ldr	r3, [r3, #12]
 80197a8:	685b      	ldr	r3, [r3, #4]
 80197aa:	4618      	mov	r0, r3
 80197ac:	f7f8 fd44 	bl	8012238 <lwip_htonl>
 80197b0:	4604      	mov	r4, r0
 80197b2:	68fb      	ldr	r3, [r7, #12]
 80197b4:	891b      	ldrh	r3, [r3, #8]
 80197b6:	461d      	mov	r5, r3
 80197b8:	68fb      	ldr	r3, [r7, #12]
 80197ba:	68db      	ldr	r3, [r3, #12]
 80197bc:	899b      	ldrh	r3, [r3, #12]
 80197be:	b29b      	uxth	r3, r3
 80197c0:	4618      	mov	r0, r3
 80197c2:	f7f8 fd23 	bl	801220c <lwip_htons>
 80197c6:	4603      	mov	r3, r0
 80197c8:	b2db      	uxtb	r3, r3
 80197ca:	f003 0303 	and.w	r3, r3, #3
 80197ce:	2b00      	cmp	r3, #0
 80197d0:	d001      	beq.n	80197d6 <tcp_rexmit_rto_prepare+0xba>
 80197d2:	2301      	movs	r3, #1
 80197d4:	e000      	b.n	80197d8 <tcp_rexmit_rto_prepare+0xbc>
 80197d6:	2300      	movs	r3, #0
 80197d8:	442b      	add	r3, r5
 80197da:	18e2      	adds	r2, r4, r3
 80197dc:	687b      	ldr	r3, [r7, #4]
 80197de:	64da      	str	r2, [r3, #76]	@ 0x4c
  /* Don't take any RTT measurements after retransmitting. */
  pcb->rttest = 0;
 80197e0:	687b      	ldr	r3, [r7, #4]
 80197e2:	2200      	movs	r2, #0
 80197e4:	635a      	str	r2, [r3, #52]	@ 0x34

  return ERR_OK;
 80197e6:	2300      	movs	r3, #0
}
 80197e8:	4618      	mov	r0, r3
 80197ea:	3710      	adds	r7, #16
 80197ec:	46bd      	mov	sp, r7
 80197ee:	bdb0      	pop	{r4, r5, r7, pc}
 80197f0:	08021668 	.word	0x08021668
 80197f4:	08021ca4 	.word	0x08021ca4
 80197f8:	080216bc 	.word	0x080216bc

080197fc <tcp_rexmit_rto_commit>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
void
tcp_rexmit_rto_commit(struct tcp_pcb *pcb)
{
 80197fc:	b580      	push	{r7, lr}
 80197fe:	b082      	sub	sp, #8
 8019800:	af00      	add	r7, sp, #0
 8019802:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_rto_commit: invalid pcb", pcb != NULL);
 8019804:	687b      	ldr	r3, [r7, #4]
 8019806:	2b00      	cmp	r3, #0
 8019808:	d106      	bne.n	8019818 <tcp_rexmit_rto_commit+0x1c>
 801980a:	4b0d      	ldr	r3, [pc, #52]	@ (8019840 <tcp_rexmit_rto_commit+0x44>)
 801980c:	f44f 62d3 	mov.w	r2, #1688	@ 0x698
 8019810:	490c      	ldr	r1, [pc, #48]	@ (8019844 <tcp_rexmit_rto_commit+0x48>)
 8019812:	480d      	ldr	r0, [pc, #52]	@ (8019848 <tcp_rexmit_rto_commit+0x4c>)
 8019814:	f004 fc7a 	bl	801e10c <iprintf>

  /* increment number of retransmissions */
  if (pcb->nrtx < 0xFF) {
 8019818:	687b      	ldr	r3, [r7, #4]
 801981a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 801981e:	2bff      	cmp	r3, #255	@ 0xff
 8019820:	d007      	beq.n	8019832 <tcp_rexmit_rto_commit+0x36>
    ++pcb->nrtx;
 8019822:	687b      	ldr	r3, [r7, #4]
 8019824:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8019828:	3301      	adds	r3, #1
 801982a:	b2da      	uxtb	r2, r3
 801982c:	687b      	ldr	r3, [r7, #4]
 801982e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  }
  /* Do the actual retransmission */
  tcp_output(pcb);
 8019832:	6878      	ldr	r0, [r7, #4]
 8019834:	f7ff fc7e 	bl	8019134 <tcp_output>
}
 8019838:	bf00      	nop
 801983a:	3708      	adds	r7, #8
 801983c:	46bd      	mov	sp, r7
 801983e:	bd80      	pop	{r7, pc}
 8019840:	08021668 	.word	0x08021668
 8019844:	08021cc8 	.word	0x08021cc8
 8019848:	080216bc 	.word	0x080216bc

0801984c <tcp_rexmit_rto>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
void
tcp_rexmit_rto(struct tcp_pcb *pcb)
{
 801984c:	b580      	push	{r7, lr}
 801984e:	b082      	sub	sp, #8
 8019850:	af00      	add	r7, sp, #0
 8019852:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_rto: invalid pcb", pcb != NULL);
 8019854:	687b      	ldr	r3, [r7, #4]
 8019856:	2b00      	cmp	r3, #0
 8019858:	d106      	bne.n	8019868 <tcp_rexmit_rto+0x1c>
 801985a:	4b0a      	ldr	r3, [pc, #40]	@ (8019884 <tcp_rexmit_rto+0x38>)
 801985c:	f240 62ad 	movw	r2, #1709	@ 0x6ad
 8019860:	4909      	ldr	r1, [pc, #36]	@ (8019888 <tcp_rexmit_rto+0x3c>)
 8019862:	480a      	ldr	r0, [pc, #40]	@ (801988c <tcp_rexmit_rto+0x40>)
 8019864:	f004 fc52 	bl	801e10c <iprintf>

  if (tcp_rexmit_rto_prepare(pcb) == ERR_OK) {
 8019868:	6878      	ldr	r0, [r7, #4]
 801986a:	f7ff ff57 	bl	801971c <tcp_rexmit_rto_prepare>
 801986e:	4603      	mov	r3, r0
 8019870:	2b00      	cmp	r3, #0
 8019872:	d102      	bne.n	801987a <tcp_rexmit_rto+0x2e>
    tcp_rexmit_rto_commit(pcb);
 8019874:	6878      	ldr	r0, [r7, #4]
 8019876:	f7ff ffc1 	bl	80197fc <tcp_rexmit_rto_commit>
  }
}
 801987a:	bf00      	nop
 801987c:	3708      	adds	r7, #8
 801987e:	46bd      	mov	sp, r7
 8019880:	bd80      	pop	{r7, pc}
 8019882:	bf00      	nop
 8019884:	08021668 	.word	0x08021668
 8019888:	08021cec 	.word	0x08021cec
 801988c:	080216bc 	.word	0x080216bc

08019890 <tcp_rexmit>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
err_t
tcp_rexmit(struct tcp_pcb *pcb)
{
 8019890:	b590      	push	{r4, r7, lr}
 8019892:	b085      	sub	sp, #20
 8019894:	af00      	add	r7, sp, #0
 8019896:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;
  struct tcp_seg **cur_seg;

  LWIP_ASSERT("tcp_rexmit: invalid pcb", pcb != NULL);
 8019898:	687b      	ldr	r3, [r7, #4]
 801989a:	2b00      	cmp	r3, #0
 801989c:	d106      	bne.n	80198ac <tcp_rexmit+0x1c>
 801989e:	4b2f      	ldr	r3, [pc, #188]	@ (801995c <tcp_rexmit+0xcc>)
 80198a0:	f240 62c1 	movw	r2, #1729	@ 0x6c1
 80198a4:	492e      	ldr	r1, [pc, #184]	@ (8019960 <tcp_rexmit+0xd0>)
 80198a6:	482f      	ldr	r0, [pc, #188]	@ (8019964 <tcp_rexmit+0xd4>)
 80198a8:	f004 fc30 	bl	801e10c <iprintf>

  if (pcb->unacked == NULL) {
 80198ac:	687b      	ldr	r3, [r7, #4]
 80198ae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80198b0:	2b00      	cmp	r3, #0
 80198b2:	d102      	bne.n	80198ba <tcp_rexmit+0x2a>
    return ERR_VAL;
 80198b4:	f06f 0305 	mvn.w	r3, #5
 80198b8:	e04c      	b.n	8019954 <tcp_rexmit+0xc4>
  }

  seg = pcb->unacked;
 80198ba:	687b      	ldr	r3, [r7, #4]
 80198bc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80198be:	60bb      	str	r3, [r7, #8]

  /* Give up if the segment is still referenced by the netif driver
     due to deferred transmission. */
  if (tcp_output_segment_busy(seg)) {
 80198c0:	68b8      	ldr	r0, [r7, #8]
 80198c2:	f7ff fe2b 	bl	801951c <tcp_output_segment_busy>
 80198c6:	4603      	mov	r3, r0
 80198c8:	2b00      	cmp	r3, #0
 80198ca:	d002      	beq.n	80198d2 <tcp_rexmit+0x42>
    LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit busy\n"));
    return ERR_VAL;
 80198cc:	f06f 0305 	mvn.w	r3, #5
 80198d0:	e040      	b.n	8019954 <tcp_rexmit+0xc4>
  }

  /* Move the first unacked segment to the unsent queue */
  /* Keep the unsent queue sorted. */
  pcb->unacked = seg->next;
 80198d2:	68bb      	ldr	r3, [r7, #8]
 80198d4:	681a      	ldr	r2, [r3, #0]
 80198d6:	687b      	ldr	r3, [r7, #4]
 80198d8:	671a      	str	r2, [r3, #112]	@ 0x70

  cur_seg = &(pcb->unsent);
 80198da:	687b      	ldr	r3, [r7, #4]
 80198dc:	336c      	adds	r3, #108	@ 0x6c
 80198de:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 80198e0:	e002      	b.n	80198e8 <tcp_rexmit+0x58>
         TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
    cur_seg = &((*cur_seg)->next );
 80198e2:	68fb      	ldr	r3, [r7, #12]
 80198e4:	681b      	ldr	r3, [r3, #0]
 80198e6:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 80198e8:	68fb      	ldr	r3, [r7, #12]
 80198ea:	681b      	ldr	r3, [r3, #0]
 80198ec:	2b00      	cmp	r3, #0
 80198ee:	d011      	beq.n	8019914 <tcp_rexmit+0x84>
         TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 80198f0:	68fb      	ldr	r3, [r7, #12]
 80198f2:	681b      	ldr	r3, [r3, #0]
 80198f4:	68db      	ldr	r3, [r3, #12]
 80198f6:	685b      	ldr	r3, [r3, #4]
 80198f8:	4618      	mov	r0, r3
 80198fa:	f7f8 fc9d 	bl	8012238 <lwip_htonl>
 80198fe:	4604      	mov	r4, r0
 8019900:	68bb      	ldr	r3, [r7, #8]
 8019902:	68db      	ldr	r3, [r3, #12]
 8019904:	685b      	ldr	r3, [r3, #4]
 8019906:	4618      	mov	r0, r3
 8019908:	f7f8 fc96 	bl	8012238 <lwip_htonl>
 801990c:	4603      	mov	r3, r0
 801990e:	1ae3      	subs	r3, r4, r3
  while (*cur_seg &&
 8019910:	2b00      	cmp	r3, #0
 8019912:	dbe6      	blt.n	80198e2 <tcp_rexmit+0x52>
  }
  seg->next = *cur_seg;
 8019914:	68fb      	ldr	r3, [r7, #12]
 8019916:	681a      	ldr	r2, [r3, #0]
 8019918:	68bb      	ldr	r3, [r7, #8]
 801991a:	601a      	str	r2, [r3, #0]
  *cur_seg = seg;
 801991c:	68fb      	ldr	r3, [r7, #12]
 801991e:	68ba      	ldr	r2, [r7, #8]
 8019920:	601a      	str	r2, [r3, #0]
#if TCP_OVERSIZE
  if (seg->next == NULL) {
 8019922:	68bb      	ldr	r3, [r7, #8]
 8019924:	681b      	ldr	r3, [r3, #0]
 8019926:	2b00      	cmp	r3, #0
 8019928:	d103      	bne.n	8019932 <tcp_rexmit+0xa2>
    /* the retransmitted segment is last in unsent, so reset unsent_oversize */
    pcb->unsent_oversize = 0;
 801992a:	687b      	ldr	r3, [r7, #4]
 801992c:	2200      	movs	r2, #0
 801992e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  }
#endif /* TCP_OVERSIZE */

  if (pcb->nrtx < 0xFF) {
 8019932:	687b      	ldr	r3, [r7, #4]
 8019934:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8019938:	2bff      	cmp	r3, #255	@ 0xff
 801993a:	d007      	beq.n	801994c <tcp_rexmit+0xbc>
    ++pcb->nrtx;
 801993c:	687b      	ldr	r3, [r7, #4]
 801993e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8019942:	3301      	adds	r3, #1
 8019944:	b2da      	uxtb	r2, r3
 8019946:	687b      	ldr	r3, [r7, #4]
 8019948:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  }

  /* Don't take any rtt measurements after retransmitting. */
  pcb->rttest = 0;
 801994c:	687b      	ldr	r3, [r7, #4]
 801994e:	2200      	movs	r2, #0
 8019950:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Do the actual retransmission. */
  MIB2_STATS_INC(mib2.tcpretranssegs);
  /* No need to call tcp_output: we are always called from tcp_input()
     and thus tcp_output directly returns. */
  return ERR_OK;
 8019952:	2300      	movs	r3, #0
}
 8019954:	4618      	mov	r0, r3
 8019956:	3714      	adds	r7, #20
 8019958:	46bd      	mov	sp, r7
 801995a:	bd90      	pop	{r4, r7, pc}
 801995c:	08021668 	.word	0x08021668
 8019960:	08021d08 	.word	0x08021d08
 8019964:	080216bc 	.word	0x080216bc

08019968 <tcp_rexmit_fast>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
void
tcp_rexmit_fast(struct tcp_pcb *pcb)
{
 8019968:	b580      	push	{r7, lr}
 801996a:	b082      	sub	sp, #8
 801996c:	af00      	add	r7, sp, #0
 801996e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_fast: invalid pcb", pcb != NULL);
 8019970:	687b      	ldr	r3, [r7, #4]
 8019972:	2b00      	cmp	r3, #0
 8019974:	d106      	bne.n	8019984 <tcp_rexmit_fast+0x1c>
 8019976:	4b2a      	ldr	r3, [pc, #168]	@ (8019a20 <tcp_rexmit_fast+0xb8>)
 8019978:	f240 62f9 	movw	r2, #1785	@ 0x6f9
 801997c:	4929      	ldr	r1, [pc, #164]	@ (8019a24 <tcp_rexmit_fast+0xbc>)
 801997e:	482a      	ldr	r0, [pc, #168]	@ (8019a28 <tcp_rexmit_fast+0xc0>)
 8019980:	f004 fbc4 	bl	801e10c <iprintf>

  if (pcb->unacked != NULL && !(pcb->flags & TF_INFR)) {
 8019984:	687b      	ldr	r3, [r7, #4]
 8019986:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8019988:	2b00      	cmp	r3, #0
 801998a:	d045      	beq.n	8019a18 <tcp_rexmit_fast+0xb0>
 801998c:	687b      	ldr	r3, [r7, #4]
 801998e:	8b5b      	ldrh	r3, [r3, #26]
 8019990:	f003 0304 	and.w	r3, r3, #4
 8019994:	2b00      	cmp	r3, #0
 8019996:	d13f      	bne.n	8019a18 <tcp_rexmit_fast+0xb0>
    LWIP_DEBUGF(TCP_FR_DEBUG,
                ("tcp_receive: dupacks %"U16_F" (%"U32_F
                 "), fast retransmit %"U32_F"\n",
                 (u16_t)pcb->dupacks, pcb->lastack,
                 lwip_ntohl(pcb->unacked->tcphdr->seqno)));
    if (tcp_rexmit(pcb) == ERR_OK) {
 8019998:	6878      	ldr	r0, [r7, #4]
 801999a:	f7ff ff79 	bl	8019890 <tcp_rexmit>
 801999e:	4603      	mov	r3, r0
 80199a0:	2b00      	cmp	r3, #0
 80199a2:	d139      	bne.n	8019a18 <tcp_rexmit_fast+0xb0>
      /* Set ssthresh to half of the minimum of the current
       * cwnd and the advertised window */
      pcb->ssthresh = LWIP_MIN(pcb->cwnd, pcb->snd_wnd) / 2;
 80199a4:	687b      	ldr	r3, [r7, #4]
 80199a6:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 80199aa:	687b      	ldr	r3, [r7, #4]
 80199ac:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 80199b0:	4293      	cmp	r3, r2
 80199b2:	bf28      	it	cs
 80199b4:	4613      	movcs	r3, r2
 80199b6:	b29b      	uxth	r3, r3
 80199b8:	2b00      	cmp	r3, #0
 80199ba:	da00      	bge.n	80199be <tcp_rexmit_fast+0x56>
 80199bc:	3301      	adds	r3, #1
 80199be:	105b      	asrs	r3, r3, #1
 80199c0:	b29a      	uxth	r2, r3
 80199c2:	687b      	ldr	r3, [r7, #4]
 80199c4:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a

      /* The minimum value for ssthresh should be 2 MSS */
      if (pcb->ssthresh < (2U * pcb->mss)) {
 80199c8:	687b      	ldr	r3, [r7, #4]
 80199ca:	f8b3 304a 	ldrh.w	r3, [r3, #74]	@ 0x4a
 80199ce:	461a      	mov	r2, r3
 80199d0:	687b      	ldr	r3, [r7, #4]
 80199d2:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80199d4:	005b      	lsls	r3, r3, #1
 80199d6:	429a      	cmp	r2, r3
 80199d8:	d206      	bcs.n	80199e8 <tcp_rexmit_fast+0x80>
        LWIP_DEBUGF(TCP_FR_DEBUG,
                    ("tcp_receive: The minimum value for ssthresh %"TCPWNDSIZE_F
                     " should be min 2 mss %"U16_F"...\n",
                     pcb->ssthresh, (u16_t)(2 * pcb->mss)));
        pcb->ssthresh = 2 * pcb->mss;
 80199da:	687b      	ldr	r3, [r7, #4]
 80199dc:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80199de:	005b      	lsls	r3, r3, #1
 80199e0:	b29a      	uxth	r2, r3
 80199e2:	687b      	ldr	r3, [r7, #4]
 80199e4:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
      }

      pcb->cwnd = pcb->ssthresh + 3 * pcb->mss;
 80199e8:	687b      	ldr	r3, [r7, #4]
 80199ea:	f8b3 204a 	ldrh.w	r2, [r3, #74]	@ 0x4a
 80199ee:	687b      	ldr	r3, [r7, #4]
 80199f0:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80199f2:	4619      	mov	r1, r3
 80199f4:	0049      	lsls	r1, r1, #1
 80199f6:	440b      	add	r3, r1
 80199f8:	b29b      	uxth	r3, r3
 80199fa:	4413      	add	r3, r2
 80199fc:	b29a      	uxth	r2, r3
 80199fe:	687b      	ldr	r3, [r7, #4]
 8019a00:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
      tcp_set_flags(pcb, TF_INFR);
 8019a04:	687b      	ldr	r3, [r7, #4]
 8019a06:	8b5b      	ldrh	r3, [r3, #26]
 8019a08:	f043 0304 	orr.w	r3, r3, #4
 8019a0c:	b29a      	uxth	r2, r3
 8019a0e:	687b      	ldr	r3, [r7, #4]
 8019a10:	835a      	strh	r2, [r3, #26]

      /* Reset the retransmission timer to prevent immediate rto retransmissions */
      pcb->rtime = 0;
 8019a12:	687b      	ldr	r3, [r7, #4]
 8019a14:	2200      	movs	r2, #0
 8019a16:	861a      	strh	r2, [r3, #48]	@ 0x30
    }
  }
}
 8019a18:	bf00      	nop
 8019a1a:	3708      	adds	r7, #8
 8019a1c:	46bd      	mov	sp, r7
 8019a1e:	bd80      	pop	{r7, pc}
 8019a20:	08021668 	.word	0x08021668
 8019a24:	08021d20 	.word	0x08021d20
 8019a28:	080216bc 	.word	0x080216bc

08019a2c <tcp_output_alloc_header_common>:

static struct pbuf *
tcp_output_alloc_header_common(u32_t ackno, u16_t optlen, u16_t datalen,
                        u32_t seqno_be /* already in network byte order */,
                        u16_t src_port, u16_t dst_port, u8_t flags, u16_t wnd)
{
 8019a2c:	b580      	push	{r7, lr}
 8019a2e:	b086      	sub	sp, #24
 8019a30:	af00      	add	r7, sp, #0
 8019a32:	60f8      	str	r0, [r7, #12]
 8019a34:	607b      	str	r3, [r7, #4]
 8019a36:	460b      	mov	r3, r1
 8019a38:	817b      	strh	r3, [r7, #10]
 8019a3a:	4613      	mov	r3, r2
 8019a3c:	813b      	strh	r3, [r7, #8]
  struct tcp_hdr *tcphdr;
  struct pbuf *p;

  p = pbuf_alloc(PBUF_IP, TCP_HLEN + optlen + datalen, PBUF_RAM);
 8019a3e:	897a      	ldrh	r2, [r7, #10]
 8019a40:	893b      	ldrh	r3, [r7, #8]
 8019a42:	4413      	add	r3, r2
 8019a44:	b29b      	uxth	r3, r3
 8019a46:	3314      	adds	r3, #20
 8019a48:	b29b      	uxth	r3, r3
 8019a4a:	f44f 7220 	mov.w	r2, #640	@ 0x280
 8019a4e:	4619      	mov	r1, r3
 8019a50:	2022      	movs	r0, #34	@ 0x22
 8019a52:	f7f9 fce5 	bl	8013420 <pbuf_alloc>
 8019a56:	6178      	str	r0, [r7, #20]
  if (p != NULL) {
 8019a58:	697b      	ldr	r3, [r7, #20]
 8019a5a:	2b00      	cmp	r3, #0
 8019a5c:	d04d      	beq.n	8019afa <tcp_output_alloc_header_common+0xce>
    LWIP_ASSERT("check that first pbuf can hold struct tcp_hdr",
 8019a5e:	897b      	ldrh	r3, [r7, #10]
 8019a60:	3313      	adds	r3, #19
 8019a62:	697a      	ldr	r2, [r7, #20]
 8019a64:	8952      	ldrh	r2, [r2, #10]
 8019a66:	4293      	cmp	r3, r2
 8019a68:	db06      	blt.n	8019a78 <tcp_output_alloc_header_common+0x4c>
 8019a6a:	4b26      	ldr	r3, [pc, #152]	@ (8019b04 <tcp_output_alloc_header_common+0xd8>)
 8019a6c:	f240 7223 	movw	r2, #1827	@ 0x723
 8019a70:	4925      	ldr	r1, [pc, #148]	@ (8019b08 <tcp_output_alloc_header_common+0xdc>)
 8019a72:	4826      	ldr	r0, [pc, #152]	@ (8019b0c <tcp_output_alloc_header_common+0xe0>)
 8019a74:	f004 fb4a 	bl	801e10c <iprintf>
                (p->len >= TCP_HLEN + optlen));
    tcphdr = (struct tcp_hdr *)p->payload;
 8019a78:	697b      	ldr	r3, [r7, #20]
 8019a7a:	685b      	ldr	r3, [r3, #4]
 8019a7c:	613b      	str	r3, [r7, #16]
    tcphdr->src = lwip_htons(src_port);
 8019a7e:	8c3b      	ldrh	r3, [r7, #32]
 8019a80:	4618      	mov	r0, r3
 8019a82:	f7f8 fbc3 	bl	801220c <lwip_htons>
 8019a86:	4603      	mov	r3, r0
 8019a88:	461a      	mov	r2, r3
 8019a8a:	693b      	ldr	r3, [r7, #16]
 8019a8c:	801a      	strh	r2, [r3, #0]
    tcphdr->dest = lwip_htons(dst_port);
 8019a8e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8019a90:	4618      	mov	r0, r3
 8019a92:	f7f8 fbbb 	bl	801220c <lwip_htons>
 8019a96:	4603      	mov	r3, r0
 8019a98:	461a      	mov	r2, r3
 8019a9a:	693b      	ldr	r3, [r7, #16]
 8019a9c:	805a      	strh	r2, [r3, #2]
    tcphdr->seqno = seqno_be;
 8019a9e:	693b      	ldr	r3, [r7, #16]
 8019aa0:	687a      	ldr	r2, [r7, #4]
 8019aa2:	605a      	str	r2, [r3, #4]
    tcphdr->ackno = lwip_htonl(ackno);
 8019aa4:	68f8      	ldr	r0, [r7, #12]
 8019aa6:	f7f8 fbc7 	bl	8012238 <lwip_htonl>
 8019aaa:	4602      	mov	r2, r0
 8019aac:	693b      	ldr	r3, [r7, #16]
 8019aae:	609a      	str	r2, [r3, #8]
    TCPH_HDRLEN_FLAGS_SET(tcphdr, (5 + optlen / 4), flags);
 8019ab0:	897b      	ldrh	r3, [r7, #10]
 8019ab2:	089b      	lsrs	r3, r3, #2
 8019ab4:	b29b      	uxth	r3, r3
 8019ab6:	3305      	adds	r3, #5
 8019ab8:	b29b      	uxth	r3, r3
 8019aba:	031b      	lsls	r3, r3, #12
 8019abc:	b29a      	uxth	r2, r3
 8019abe:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8019ac2:	b29b      	uxth	r3, r3
 8019ac4:	4313      	orrs	r3, r2
 8019ac6:	b29b      	uxth	r3, r3
 8019ac8:	4618      	mov	r0, r3
 8019aca:	f7f8 fb9f 	bl	801220c <lwip_htons>
 8019ace:	4603      	mov	r3, r0
 8019ad0:	461a      	mov	r2, r3
 8019ad2:	693b      	ldr	r3, [r7, #16]
 8019ad4:	819a      	strh	r2, [r3, #12]
    tcphdr->wnd = lwip_htons(wnd);
 8019ad6:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8019ad8:	4618      	mov	r0, r3
 8019ada:	f7f8 fb97 	bl	801220c <lwip_htons>
 8019ade:	4603      	mov	r3, r0
 8019ae0:	461a      	mov	r2, r3
 8019ae2:	693b      	ldr	r3, [r7, #16]
 8019ae4:	81da      	strh	r2, [r3, #14]
    tcphdr->chksum = 0;
 8019ae6:	693b      	ldr	r3, [r7, #16]
 8019ae8:	2200      	movs	r2, #0
 8019aea:	741a      	strb	r2, [r3, #16]
 8019aec:	2200      	movs	r2, #0
 8019aee:	745a      	strb	r2, [r3, #17]
    tcphdr->urgp = 0;
 8019af0:	693b      	ldr	r3, [r7, #16]
 8019af2:	2200      	movs	r2, #0
 8019af4:	749a      	strb	r2, [r3, #18]
 8019af6:	2200      	movs	r2, #0
 8019af8:	74da      	strb	r2, [r3, #19]
  }
  return p;
 8019afa:	697b      	ldr	r3, [r7, #20]
}
 8019afc:	4618      	mov	r0, r3
 8019afe:	3718      	adds	r7, #24
 8019b00:	46bd      	mov	sp, r7
 8019b02:	bd80      	pop	{r7, pc}
 8019b04:	08021668 	.word	0x08021668
 8019b08:	08021d40 	.word	0x08021d40
 8019b0c:	080216bc 	.word	0x080216bc

08019b10 <tcp_output_alloc_header>:
 * @return pbuf with p->payload being the tcp_hdr
 */
static struct pbuf *
tcp_output_alloc_header(struct tcp_pcb *pcb, u16_t optlen, u16_t datalen,
                        u32_t seqno_be /* already in network byte order */)
{
 8019b10:	b5b0      	push	{r4, r5, r7, lr}
 8019b12:	b08a      	sub	sp, #40	@ 0x28
 8019b14:	af04      	add	r7, sp, #16
 8019b16:	60f8      	str	r0, [r7, #12]
 8019b18:	607b      	str	r3, [r7, #4]
 8019b1a:	460b      	mov	r3, r1
 8019b1c:	817b      	strh	r3, [r7, #10]
 8019b1e:	4613      	mov	r3, r2
 8019b20:	813b      	strh	r3, [r7, #8]
  struct pbuf *p;

  LWIP_ASSERT("tcp_output_alloc_header: invalid pcb", pcb != NULL);
 8019b22:	68fb      	ldr	r3, [r7, #12]
 8019b24:	2b00      	cmp	r3, #0
 8019b26:	d106      	bne.n	8019b36 <tcp_output_alloc_header+0x26>
 8019b28:	4b15      	ldr	r3, [pc, #84]	@ (8019b80 <tcp_output_alloc_header+0x70>)
 8019b2a:	f240 7242 	movw	r2, #1858	@ 0x742
 8019b2e:	4915      	ldr	r1, [pc, #84]	@ (8019b84 <tcp_output_alloc_header+0x74>)
 8019b30:	4815      	ldr	r0, [pc, #84]	@ (8019b88 <tcp_output_alloc_header+0x78>)
 8019b32:	f004 faeb 	bl	801e10c <iprintf>

  p = tcp_output_alloc_header_common(pcb->rcv_nxt, optlen, datalen,
 8019b36:	68fb      	ldr	r3, [r7, #12]
 8019b38:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 8019b3a:	68fb      	ldr	r3, [r7, #12]
 8019b3c:	8adb      	ldrh	r3, [r3, #22]
 8019b3e:	68fa      	ldr	r2, [r7, #12]
 8019b40:	8b12      	ldrh	r2, [r2, #24]
 8019b42:	68f9      	ldr	r1, [r7, #12]
 8019b44:	8d49      	ldrh	r1, [r1, #42]	@ 0x2a
 8019b46:	893d      	ldrh	r5, [r7, #8]
 8019b48:	897c      	ldrh	r4, [r7, #10]
 8019b4a:	9103      	str	r1, [sp, #12]
 8019b4c:	2110      	movs	r1, #16
 8019b4e:	9102      	str	r1, [sp, #8]
 8019b50:	9201      	str	r2, [sp, #4]
 8019b52:	9300      	str	r3, [sp, #0]
 8019b54:	687b      	ldr	r3, [r7, #4]
 8019b56:	462a      	mov	r2, r5
 8019b58:	4621      	mov	r1, r4
 8019b5a:	f7ff ff67 	bl	8019a2c <tcp_output_alloc_header_common>
 8019b5e:	6178      	str	r0, [r7, #20]
    seqno_be, pcb->local_port, pcb->remote_port, TCP_ACK,
    TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
  if (p != NULL) {
 8019b60:	697b      	ldr	r3, [r7, #20]
 8019b62:	2b00      	cmp	r3, #0
 8019b64:	d006      	beq.n	8019b74 <tcp_output_alloc_header+0x64>
    /* If we're sending a packet, update the announced right window edge */
    pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 8019b66:	68fb      	ldr	r3, [r7, #12]
 8019b68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8019b6a:	68fa      	ldr	r2, [r7, #12]
 8019b6c:	8d52      	ldrh	r2, [r2, #42]	@ 0x2a
 8019b6e:	441a      	add	r2, r3
 8019b70:	68fb      	ldr	r3, [r7, #12]
 8019b72:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  return p;
 8019b74:	697b      	ldr	r3, [r7, #20]
}
 8019b76:	4618      	mov	r0, r3
 8019b78:	3718      	adds	r7, #24
 8019b7a:	46bd      	mov	sp, r7
 8019b7c:	bdb0      	pop	{r4, r5, r7, pc}
 8019b7e:	bf00      	nop
 8019b80:	08021668 	.word	0x08021668
 8019b84:	08021d70 	.word	0x08021d70
 8019b88:	080216bc 	.word	0x080216bc

08019b8c <tcp_output_fill_options>:

/* Fill in options for control segments */
static void
tcp_output_fill_options(const struct tcp_pcb *pcb, struct pbuf *p, u8_t optflags, u8_t num_sacks)
{
 8019b8c:	b580      	push	{r7, lr}
 8019b8e:	b088      	sub	sp, #32
 8019b90:	af00      	add	r7, sp, #0
 8019b92:	60f8      	str	r0, [r7, #12]
 8019b94:	60b9      	str	r1, [r7, #8]
 8019b96:	4611      	mov	r1, r2
 8019b98:	461a      	mov	r2, r3
 8019b9a:	460b      	mov	r3, r1
 8019b9c:	71fb      	strb	r3, [r7, #7]
 8019b9e:	4613      	mov	r3, r2
 8019ba0:	71bb      	strb	r3, [r7, #6]
  struct tcp_hdr *tcphdr;
  u32_t *opts;
  u16_t sacks_len = 0;
 8019ba2:	2300      	movs	r3, #0
 8019ba4:	83fb      	strh	r3, [r7, #30]

  LWIP_ASSERT("tcp_output_fill_options: invalid pbuf", p != NULL);
 8019ba6:	68bb      	ldr	r3, [r7, #8]
 8019ba8:	2b00      	cmp	r3, #0
 8019baa:	d106      	bne.n	8019bba <tcp_output_fill_options+0x2e>
 8019bac:	4b12      	ldr	r3, [pc, #72]	@ (8019bf8 <tcp_output_fill_options+0x6c>)
 8019bae:	f240 7256 	movw	r2, #1878	@ 0x756
 8019bb2:	4912      	ldr	r1, [pc, #72]	@ (8019bfc <tcp_output_fill_options+0x70>)
 8019bb4:	4812      	ldr	r0, [pc, #72]	@ (8019c00 <tcp_output_fill_options+0x74>)
 8019bb6:	f004 faa9 	bl	801e10c <iprintf>

  tcphdr = (struct tcp_hdr *)p->payload;
 8019bba:	68bb      	ldr	r3, [r7, #8]
 8019bbc:	685b      	ldr	r3, [r3, #4]
 8019bbe:	61bb      	str	r3, [r7, #24]
  opts = (u32_t *)(void *)(tcphdr + 1);
 8019bc0:	69bb      	ldr	r3, [r7, #24]
 8019bc2:	3314      	adds	r3, #20
 8019bc4:	617b      	str	r3, [r7, #20]
  opts = LWIP_HOOK_TCP_OUT_ADD_TCPOPTS(p, tcphdr, pcb, opts);
#endif

  LWIP_UNUSED_ARG(pcb);
  LWIP_UNUSED_ARG(sacks_len);
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(tcphdr + 1)) + sacks_len * 4 + LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb));
 8019bc6:	8bfb      	ldrh	r3, [r7, #30]
 8019bc8:	009b      	lsls	r3, r3, #2
 8019bca:	461a      	mov	r2, r3
 8019bcc:	79fb      	ldrb	r3, [r7, #7]
 8019bce:	009b      	lsls	r3, r3, #2
 8019bd0:	f003 0304 	and.w	r3, r3, #4
 8019bd4:	4413      	add	r3, r2
 8019bd6:	3314      	adds	r3, #20
 8019bd8:	69ba      	ldr	r2, [r7, #24]
 8019bda:	4413      	add	r3, r2
 8019bdc:	697a      	ldr	r2, [r7, #20]
 8019bde:	429a      	cmp	r2, r3
 8019be0:	d006      	beq.n	8019bf0 <tcp_output_fill_options+0x64>
 8019be2:	4b05      	ldr	r3, [pc, #20]	@ (8019bf8 <tcp_output_fill_options+0x6c>)
 8019be4:	f240 7275 	movw	r2, #1909	@ 0x775
 8019be8:	4906      	ldr	r1, [pc, #24]	@ (8019c04 <tcp_output_fill_options+0x78>)
 8019bea:	4805      	ldr	r0, [pc, #20]	@ (8019c00 <tcp_output_fill_options+0x74>)
 8019bec:	f004 fa8e 	bl	801e10c <iprintf>
  LWIP_UNUSED_ARG(optflags); /* for LWIP_NOASSERT */
  LWIP_UNUSED_ARG(opts); /* for LWIP_NOASSERT */
}
 8019bf0:	bf00      	nop
 8019bf2:	3720      	adds	r7, #32
 8019bf4:	46bd      	mov	sp, r7
 8019bf6:	bd80      	pop	{r7, pc}
 8019bf8:	08021668 	.word	0x08021668
 8019bfc:	08021d98 	.word	0x08021d98
 8019c00:	080216bc 	.word	0x080216bc
 8019c04:	08021c90 	.word	0x08021c90

08019c08 <tcp_output_control_segment>:
 * header checksum and calling ip_output_if while handling netif hints and stats.
 */
static err_t
tcp_output_control_segment(const struct tcp_pcb *pcb, struct pbuf *p,
                           const ip_addr_t *src, const ip_addr_t *dst)
{
 8019c08:	b580      	push	{r7, lr}
 8019c0a:	b08a      	sub	sp, #40	@ 0x28
 8019c0c:	af04      	add	r7, sp, #16
 8019c0e:	60f8      	str	r0, [r7, #12]
 8019c10:	60b9      	str	r1, [r7, #8]
 8019c12:	607a      	str	r2, [r7, #4]
 8019c14:	603b      	str	r3, [r7, #0]
  err_t err;
  struct netif *netif;

  LWIP_ASSERT("tcp_output_control_segment: invalid pbuf", p != NULL);
 8019c16:	68bb      	ldr	r3, [r7, #8]
 8019c18:	2b00      	cmp	r3, #0
 8019c1a:	d106      	bne.n	8019c2a <tcp_output_control_segment+0x22>
 8019c1c:	4b1c      	ldr	r3, [pc, #112]	@ (8019c90 <tcp_output_control_segment+0x88>)
 8019c1e:	f240 7287 	movw	r2, #1927	@ 0x787
 8019c22:	491c      	ldr	r1, [pc, #112]	@ (8019c94 <tcp_output_control_segment+0x8c>)
 8019c24:	481c      	ldr	r0, [pc, #112]	@ (8019c98 <tcp_output_control_segment+0x90>)
 8019c26:	f004 fa71 	bl	801e10c <iprintf>

  netif = tcp_route(pcb, src, dst);
 8019c2a:	683a      	ldr	r2, [r7, #0]
 8019c2c:	6879      	ldr	r1, [r7, #4]
 8019c2e:	68f8      	ldr	r0, [r7, #12]
 8019c30:	f7fe faea 	bl	8018208 <tcp_route>
 8019c34:	6138      	str	r0, [r7, #16]
  if (netif == NULL) {
 8019c36:	693b      	ldr	r3, [r7, #16]
 8019c38:	2b00      	cmp	r3, #0
 8019c3a:	d102      	bne.n	8019c42 <tcp_output_control_segment+0x3a>
    err = ERR_RTE;
 8019c3c:	23fc      	movs	r3, #252	@ 0xfc
 8019c3e:	75fb      	strb	r3, [r7, #23]
 8019c40:	e01c      	b.n	8019c7c <tcp_output_control_segment+0x74>
      struct tcp_hdr *tcphdr = (struct tcp_hdr *)p->payload;
      tcphdr->chksum = ip_chksum_pseudo(p, IP_PROTO_TCP, p->tot_len,
                                        src, dst);
    }
#endif
    if (pcb != NULL) {
 8019c42:	68fb      	ldr	r3, [r7, #12]
 8019c44:	2b00      	cmp	r3, #0
 8019c46:	d006      	beq.n	8019c56 <tcp_output_control_segment+0x4e>
      NETIF_SET_HINTS(netif, LWIP_CONST_CAST(struct netif_hint*, &(pcb->netif_hints)));
      ttl = pcb->ttl;
 8019c48:	68fb      	ldr	r3, [r7, #12]
 8019c4a:	7adb      	ldrb	r3, [r3, #11]
 8019c4c:	75bb      	strb	r3, [r7, #22]
      tos = pcb->tos;
 8019c4e:	68fb      	ldr	r3, [r7, #12]
 8019c50:	7a9b      	ldrb	r3, [r3, #10]
 8019c52:	757b      	strb	r3, [r7, #21]
 8019c54:	e003      	b.n	8019c5e <tcp_output_control_segment+0x56>
    } else {
      /* Send output with hardcoded TTL/HL since we have no access to the pcb */
      ttl = TCP_TTL;
 8019c56:	23ff      	movs	r3, #255	@ 0xff
 8019c58:	75bb      	strb	r3, [r7, #22]
      tos = 0;
 8019c5a:	2300      	movs	r3, #0
 8019c5c:	757b      	strb	r3, [r7, #21]
    }
    TCP_STATS_INC(tcp.xmit);
    err = ip_output_if(p, src, dst, ttl, tos, IP_PROTO_TCP, netif);
 8019c5e:	7dba      	ldrb	r2, [r7, #22]
 8019c60:	693b      	ldr	r3, [r7, #16]
 8019c62:	9302      	str	r3, [sp, #8]
 8019c64:	2306      	movs	r3, #6
 8019c66:	9301      	str	r3, [sp, #4]
 8019c68:	7d7b      	ldrb	r3, [r7, #21]
 8019c6a:	9300      	str	r3, [sp, #0]
 8019c6c:	4613      	mov	r3, r2
 8019c6e:	683a      	ldr	r2, [r7, #0]
 8019c70:	6879      	ldr	r1, [r7, #4]
 8019c72:	68b8      	ldr	r0, [r7, #8]
 8019c74:	f002 f8e6 	bl	801be44 <ip4_output_if>
 8019c78:	4603      	mov	r3, r0
 8019c7a:	75fb      	strb	r3, [r7, #23]
    NETIF_RESET_HINTS(netif);
  }
  pbuf_free(p);
 8019c7c:	68b8      	ldr	r0, [r7, #8]
 8019c7e:	f7f9 feb3 	bl	80139e8 <pbuf_free>
  return err;
 8019c82:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8019c86:	4618      	mov	r0, r3
 8019c88:	3718      	adds	r7, #24
 8019c8a:	46bd      	mov	sp, r7
 8019c8c:	bd80      	pop	{r7, pc}
 8019c8e:	bf00      	nop
 8019c90:	08021668 	.word	0x08021668
 8019c94:	08021dc0 	.word	0x08021dc0
 8019c98:	080216bc 	.word	0x080216bc

08019c9c <tcp_rst>:
 */
void
tcp_rst(const struct tcp_pcb *pcb, u32_t seqno, u32_t ackno,
        const ip_addr_t *local_ip, const ip_addr_t *remote_ip,
        u16_t local_port, u16_t remote_port)
{
 8019c9c:	b590      	push	{r4, r7, lr}
 8019c9e:	b08b      	sub	sp, #44	@ 0x2c
 8019ca0:	af04      	add	r7, sp, #16
 8019ca2:	60f8      	str	r0, [r7, #12]
 8019ca4:	60b9      	str	r1, [r7, #8]
 8019ca6:	607a      	str	r2, [r7, #4]
 8019ca8:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  u16_t wnd;
  u8_t optlen;

  LWIP_ASSERT("tcp_rst: invalid local_ip", local_ip != NULL);
 8019caa:	683b      	ldr	r3, [r7, #0]
 8019cac:	2b00      	cmp	r3, #0
 8019cae:	d106      	bne.n	8019cbe <tcp_rst+0x22>
 8019cb0:	4b1f      	ldr	r3, [pc, #124]	@ (8019d30 <tcp_rst+0x94>)
 8019cb2:	f240 72c4 	movw	r2, #1988	@ 0x7c4
 8019cb6:	491f      	ldr	r1, [pc, #124]	@ (8019d34 <tcp_rst+0x98>)
 8019cb8:	481f      	ldr	r0, [pc, #124]	@ (8019d38 <tcp_rst+0x9c>)
 8019cba:	f004 fa27 	bl	801e10c <iprintf>
  LWIP_ASSERT("tcp_rst: invalid remote_ip", remote_ip != NULL);
 8019cbe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8019cc0:	2b00      	cmp	r3, #0
 8019cc2:	d106      	bne.n	8019cd2 <tcp_rst+0x36>
 8019cc4:	4b1a      	ldr	r3, [pc, #104]	@ (8019d30 <tcp_rst+0x94>)
 8019cc6:	f240 72c5 	movw	r2, #1989	@ 0x7c5
 8019cca:	491c      	ldr	r1, [pc, #112]	@ (8019d3c <tcp_rst+0xa0>)
 8019ccc:	481a      	ldr	r0, [pc, #104]	@ (8019d38 <tcp_rst+0x9c>)
 8019cce:	f004 fa1d 	bl	801e10c <iprintf>

  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 8019cd2:	2300      	movs	r3, #0
 8019cd4:	75fb      	strb	r3, [r7, #23]

#if LWIP_WND_SCALE
  wnd = PP_HTONS(((TCP_WND >> TCP_RCV_SCALE) & 0xFFFF));
#else
  wnd = PP_HTONS(TCP_WND);
 8019cd6:	f246 0308 	movw	r3, #24584	@ 0x6008
 8019cda:	82bb      	strh	r3, [r7, #20]
#endif

  p = tcp_output_alloc_header_common(ackno, optlen, 0, lwip_htonl(seqno), local_port,
 8019cdc:	7dfb      	ldrb	r3, [r7, #23]
 8019cde:	b29c      	uxth	r4, r3
 8019ce0:	68b8      	ldr	r0, [r7, #8]
 8019ce2:	f7f8 faa9 	bl	8012238 <lwip_htonl>
 8019ce6:	4602      	mov	r2, r0
 8019ce8:	8abb      	ldrh	r3, [r7, #20]
 8019cea:	9303      	str	r3, [sp, #12]
 8019cec:	2314      	movs	r3, #20
 8019cee:	9302      	str	r3, [sp, #8]
 8019cf0:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8019cf2:	9301      	str	r3, [sp, #4]
 8019cf4:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8019cf6:	9300      	str	r3, [sp, #0]
 8019cf8:	4613      	mov	r3, r2
 8019cfa:	2200      	movs	r2, #0
 8019cfc:	4621      	mov	r1, r4
 8019cfe:	6878      	ldr	r0, [r7, #4]
 8019d00:	f7ff fe94 	bl	8019a2c <tcp_output_alloc_header_common>
 8019d04:	6138      	str	r0, [r7, #16]
    remote_port, TCP_RST | TCP_ACK, wnd);
  if (p == NULL) {
 8019d06:	693b      	ldr	r3, [r7, #16]
 8019d08:	2b00      	cmp	r3, #0
 8019d0a:	d00c      	beq.n	8019d26 <tcp_rst+0x8a>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_rst: could not allocate memory for pbuf\n"));
    return;
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 8019d0c:	7dfb      	ldrb	r3, [r7, #23]
 8019d0e:	2200      	movs	r2, #0
 8019d10:	6939      	ldr	r1, [r7, #16]
 8019d12:	68f8      	ldr	r0, [r7, #12]
 8019d14:	f7ff ff3a 	bl	8019b8c <tcp_output_fill_options>

  MIB2_STATS_INC(mib2.tcpoutrsts);

  tcp_output_control_segment(pcb, p, local_ip, remote_ip);
 8019d18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8019d1a:	683a      	ldr	r2, [r7, #0]
 8019d1c:	6939      	ldr	r1, [r7, #16]
 8019d1e:	68f8      	ldr	r0, [r7, #12]
 8019d20:	f7ff ff72 	bl	8019c08 <tcp_output_control_segment>
 8019d24:	e000      	b.n	8019d28 <tcp_rst+0x8c>
    return;
 8019d26:	bf00      	nop
  LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_rst: seqno %"U32_F" ackno %"U32_F".\n", seqno, ackno));
}
 8019d28:	371c      	adds	r7, #28
 8019d2a:	46bd      	mov	sp, r7
 8019d2c:	bd90      	pop	{r4, r7, pc}
 8019d2e:	bf00      	nop
 8019d30:	08021668 	.word	0x08021668
 8019d34:	08021dec 	.word	0x08021dec
 8019d38:	080216bc 	.word	0x080216bc
 8019d3c:	08021e08 	.word	0x08021e08

08019d40 <tcp_send_empty_ack>:
 *
 * @param pcb Protocol control block for the TCP connection to send the ACK
 */
err_t
tcp_send_empty_ack(struct tcp_pcb *pcb)
{
 8019d40:	b590      	push	{r4, r7, lr}
 8019d42:	b087      	sub	sp, #28
 8019d44:	af00      	add	r7, sp, #0
 8019d46:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;
  u8_t optlen, optflags = 0;
 8019d48:	2300      	movs	r3, #0
 8019d4a:	75fb      	strb	r3, [r7, #23]
  u8_t num_sacks = 0;
 8019d4c:	2300      	movs	r3, #0
 8019d4e:	75bb      	strb	r3, [r7, #22]

  LWIP_ASSERT("tcp_send_empty_ack: invalid pcb", pcb != NULL);
 8019d50:	687b      	ldr	r3, [r7, #4]
 8019d52:	2b00      	cmp	r3, #0
 8019d54:	d106      	bne.n	8019d64 <tcp_send_empty_ack+0x24>
 8019d56:	4b28      	ldr	r3, [pc, #160]	@ (8019df8 <tcp_send_empty_ack+0xb8>)
 8019d58:	f240 72ea 	movw	r2, #2026	@ 0x7ea
 8019d5c:	4927      	ldr	r1, [pc, #156]	@ (8019dfc <tcp_send_empty_ack+0xbc>)
 8019d5e:	4828      	ldr	r0, [pc, #160]	@ (8019e00 <tcp_send_empty_ack+0xc0>)
 8019d60:	f004 f9d4 	bl	801e10c <iprintf>
#if LWIP_TCP_TIMESTAMPS
  if (pcb->flags & TF_TIMESTAMP) {
    optflags = TF_SEG_OPTS_TS;
  }
#endif
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 8019d64:	7dfb      	ldrb	r3, [r7, #23]
 8019d66:	009b      	lsls	r3, r3, #2
 8019d68:	b2db      	uxtb	r3, r3
 8019d6a:	f003 0304 	and.w	r3, r3, #4
 8019d6e:	757b      	strb	r3, [r7, #21]
  if ((num_sacks = tcp_get_num_sacks(pcb, optlen)) > 0) {
    optlen += 4 + num_sacks * 8; /* 4 bytes for header (including 2*NOP), plus 8B for each SACK */
  }
#endif

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt));
 8019d70:	7d7b      	ldrb	r3, [r7, #21]
 8019d72:	b29c      	uxth	r4, r3
 8019d74:	687b      	ldr	r3, [r7, #4]
 8019d76:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8019d78:	4618      	mov	r0, r3
 8019d7a:	f7f8 fa5d 	bl	8012238 <lwip_htonl>
 8019d7e:	4603      	mov	r3, r0
 8019d80:	2200      	movs	r2, #0
 8019d82:	4621      	mov	r1, r4
 8019d84:	6878      	ldr	r0, [r7, #4]
 8019d86:	f7ff fec3 	bl	8019b10 <tcp_output_alloc_header>
 8019d8a:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8019d8c:	693b      	ldr	r3, [r7, #16]
 8019d8e:	2b00      	cmp	r3, #0
 8019d90:	d109      	bne.n	8019da6 <tcp_send_empty_ack+0x66>
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8019d92:	687b      	ldr	r3, [r7, #4]
 8019d94:	8b5b      	ldrh	r3, [r3, #26]
 8019d96:	f043 0303 	orr.w	r3, r3, #3
 8019d9a:	b29a      	uxth	r2, r3
 8019d9c:	687b      	ldr	r3, [r7, #4]
 8019d9e:	835a      	strh	r2, [r3, #26]
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output: (ACK) could not allocate pbuf\n"));
    return ERR_BUF;
 8019da0:	f06f 0301 	mvn.w	r3, #1
 8019da4:	e023      	b.n	8019dee <tcp_send_empty_ack+0xae>
  }
  tcp_output_fill_options(pcb, p, optflags, num_sacks);
 8019da6:	7dbb      	ldrb	r3, [r7, #22]
 8019da8:	7dfa      	ldrb	r2, [r7, #23]
 8019daa:	6939      	ldr	r1, [r7, #16]
 8019dac:	6878      	ldr	r0, [r7, #4]
 8019dae:	f7ff feed 	bl	8019b8c <tcp_output_fill_options>
  pcb->ts_lastacksent = pcb->rcv_nxt;
#endif

  LWIP_DEBUGF(TCP_OUTPUT_DEBUG,
              ("tcp_output: sending ACK for %"U32_F"\n", pcb->rcv_nxt));
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 8019db2:	687a      	ldr	r2, [r7, #4]
 8019db4:	687b      	ldr	r3, [r7, #4]
 8019db6:	3304      	adds	r3, #4
 8019db8:	6939      	ldr	r1, [r7, #16]
 8019dba:	6878      	ldr	r0, [r7, #4]
 8019dbc:	f7ff ff24 	bl	8019c08 <tcp_output_control_segment>
 8019dc0:	4603      	mov	r3, r0
 8019dc2:	73fb      	strb	r3, [r7, #15]
  if (err != ERR_OK) {
 8019dc4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8019dc8:	2b00      	cmp	r3, #0
 8019dca:	d007      	beq.n	8019ddc <tcp_send_empty_ack+0x9c>
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8019dcc:	687b      	ldr	r3, [r7, #4]
 8019dce:	8b5b      	ldrh	r3, [r3, #26]
 8019dd0:	f043 0303 	orr.w	r3, r3, #3
 8019dd4:	b29a      	uxth	r2, r3
 8019dd6:	687b      	ldr	r3, [r7, #4]
 8019dd8:	835a      	strh	r2, [r3, #26]
 8019dda:	e006      	b.n	8019dea <tcp_send_empty_ack+0xaa>
  } else {
    /* remove ACK flags from the PCB, as we sent an empty ACK now */
    tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8019ddc:	687b      	ldr	r3, [r7, #4]
 8019dde:	8b5b      	ldrh	r3, [r3, #26]
 8019de0:	f023 0303 	bic.w	r3, r3, #3
 8019de4:	b29a      	uxth	r2, r3
 8019de6:	687b      	ldr	r3, [r7, #4]
 8019de8:	835a      	strh	r2, [r3, #26]
  }

  return err;
 8019dea:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8019dee:	4618      	mov	r0, r3
 8019df0:	371c      	adds	r7, #28
 8019df2:	46bd      	mov	sp, r7
 8019df4:	bd90      	pop	{r4, r7, pc}
 8019df6:	bf00      	nop
 8019df8:	08021668 	.word	0x08021668
 8019dfc:	08021e24 	.word	0x08021e24
 8019e00:	080216bc 	.word	0x080216bc

08019e04 <tcp_keepalive>:
 *
 * @param pcb the tcp_pcb for which to send a keepalive packet
 */
err_t
tcp_keepalive(struct tcp_pcb *pcb)
{
 8019e04:	b590      	push	{r4, r7, lr}
 8019e06:	b087      	sub	sp, #28
 8019e08:	af00      	add	r7, sp, #0
 8019e0a:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 8019e0c:	2300      	movs	r3, #0
 8019e0e:	75fb      	strb	r3, [r7, #23]

  LWIP_ASSERT("tcp_keepalive: invalid pcb", pcb != NULL);
 8019e10:	687b      	ldr	r3, [r7, #4]
 8019e12:	2b00      	cmp	r3, #0
 8019e14:	d106      	bne.n	8019e24 <tcp_keepalive+0x20>
 8019e16:	4b18      	ldr	r3, [pc, #96]	@ (8019e78 <tcp_keepalive+0x74>)
 8019e18:	f640 0224 	movw	r2, #2084	@ 0x824
 8019e1c:	4917      	ldr	r1, [pc, #92]	@ (8019e7c <tcp_keepalive+0x78>)
 8019e1e:	4818      	ldr	r0, [pc, #96]	@ (8019e80 <tcp_keepalive+0x7c>)
 8019e20:	f004 f974 	bl	801e10c <iprintf>
  LWIP_DEBUGF(TCP_DEBUG, ("\n"));

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: tcp_ticks %"U32_F"   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
                          tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt - 1));
 8019e24:	7dfb      	ldrb	r3, [r7, #23]
 8019e26:	b29c      	uxth	r4, r3
 8019e28:	687b      	ldr	r3, [r7, #4]
 8019e2a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8019e2c:	3b01      	subs	r3, #1
 8019e2e:	4618      	mov	r0, r3
 8019e30:	f7f8 fa02 	bl	8012238 <lwip_htonl>
 8019e34:	4603      	mov	r3, r0
 8019e36:	2200      	movs	r2, #0
 8019e38:	4621      	mov	r1, r4
 8019e3a:	6878      	ldr	r0, [r7, #4]
 8019e3c:	f7ff fe68 	bl	8019b10 <tcp_output_alloc_header>
 8019e40:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8019e42:	693b      	ldr	r3, [r7, #16]
 8019e44:	2b00      	cmp	r3, #0
 8019e46:	d102      	bne.n	8019e4e <tcp_keepalive+0x4a>
    LWIP_DEBUGF(TCP_DEBUG,
                ("tcp_keepalive: could not allocate memory for pbuf\n"));
    return ERR_MEM;
 8019e48:	f04f 33ff 	mov.w	r3, #4294967295
 8019e4c:	e010      	b.n	8019e70 <tcp_keepalive+0x6c>
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 8019e4e:	7dfb      	ldrb	r3, [r7, #23]
 8019e50:	2200      	movs	r2, #0
 8019e52:	6939      	ldr	r1, [r7, #16]
 8019e54:	6878      	ldr	r0, [r7, #4]
 8019e56:	f7ff fe99 	bl	8019b8c <tcp_output_fill_options>
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 8019e5a:	687a      	ldr	r2, [r7, #4]
 8019e5c:	687b      	ldr	r3, [r7, #4]
 8019e5e:	3304      	adds	r3, #4
 8019e60:	6939      	ldr	r1, [r7, #16]
 8019e62:	6878      	ldr	r0, [r7, #4]
 8019e64:	f7ff fed0 	bl	8019c08 <tcp_output_control_segment>
 8019e68:	4603      	mov	r3, r0
 8019e6a:	73fb      	strb	r3, [r7, #15]

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: seqno %"U32_F" ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 8019e6c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8019e70:	4618      	mov	r0, r3
 8019e72:	371c      	adds	r7, #28
 8019e74:	46bd      	mov	sp, r7
 8019e76:	bd90      	pop	{r4, r7, pc}
 8019e78:	08021668 	.word	0x08021668
 8019e7c:	08021e44 	.word	0x08021e44
 8019e80:	080216bc 	.word	0x080216bc

08019e84 <tcp_zero_window_probe>:
 *
 * @param pcb the tcp_pcb for which to send a zero-window probe packet
 */
err_t
tcp_zero_window_probe(struct tcp_pcb *pcb)
{
 8019e84:	b590      	push	{r4, r7, lr}
 8019e86:	b08b      	sub	sp, #44	@ 0x2c
 8019e88:	af00      	add	r7, sp, #0
 8019e8a:	6078      	str	r0, [r7, #4]
  struct tcp_hdr *tcphdr;
  struct tcp_seg *seg;
  u16_t len;
  u8_t is_fin;
  u32_t snd_nxt;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 8019e8c:	2300      	movs	r3, #0
 8019e8e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  LWIP_ASSERT("tcp_zero_window_probe: invalid pcb", pcb != NULL);
 8019e92:	687b      	ldr	r3, [r7, #4]
 8019e94:	2b00      	cmp	r3, #0
 8019e96:	d106      	bne.n	8019ea6 <tcp_zero_window_probe+0x22>
 8019e98:	4b4c      	ldr	r3, [pc, #304]	@ (8019fcc <tcp_zero_window_probe+0x148>)
 8019e9a:	f640 024f 	movw	r2, #2127	@ 0x84f
 8019e9e:	494c      	ldr	r1, [pc, #304]	@ (8019fd0 <tcp_zero_window_probe+0x14c>)
 8019ea0:	484c      	ldr	r0, [pc, #304]	@ (8019fd4 <tcp_zero_window_probe+0x150>)
 8019ea2:	f004 f933 	bl	801e10c <iprintf>
              ("tcp_zero_window_probe: tcp_ticks %"U32_F
               "   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
               tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  /* Only consider unsent, persist timer should be off when there is data in-flight */
  seg = pcb->unsent;
 8019ea6:	687b      	ldr	r3, [r7, #4]
 8019ea8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8019eaa:	623b      	str	r3, [r7, #32]
  if (seg == NULL) {
 8019eac:	6a3b      	ldr	r3, [r7, #32]
 8019eae:	2b00      	cmp	r3, #0
 8019eb0:	d101      	bne.n	8019eb6 <tcp_zero_window_probe+0x32>
    /* Not expected, persist timer should be off when the send buffer is empty */
    return ERR_OK;
 8019eb2:	2300      	movs	r3, #0
 8019eb4:	e086      	b.n	8019fc4 <tcp_zero_window_probe+0x140>

  /* increment probe count. NOTE: we record probe even if it fails
     to actually transmit due to an error. This ensures memory exhaustion/
     routing problem doesn't leave a zero-window pcb as an indefinite zombie.
     RTO mechanism has similar behavior, see pcb->nrtx */
  if (pcb->persist_probe < 0xFF) {
 8019eb6:	687b      	ldr	r3, [r7, #4]
 8019eb8:	f893 309a 	ldrb.w	r3, [r3, #154]	@ 0x9a
 8019ebc:	2bff      	cmp	r3, #255	@ 0xff
 8019ebe:	d007      	beq.n	8019ed0 <tcp_zero_window_probe+0x4c>
    ++pcb->persist_probe;
 8019ec0:	687b      	ldr	r3, [r7, #4]
 8019ec2:	f893 309a 	ldrb.w	r3, [r3, #154]	@ 0x9a
 8019ec6:	3301      	adds	r3, #1
 8019ec8:	b2da      	uxtb	r2, r3
 8019eca:	687b      	ldr	r3, [r7, #4]
 8019ecc:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
  }

  is_fin = ((TCPH_FLAGS(seg->tcphdr) & TCP_FIN) != 0) && (seg->len == 0);
 8019ed0:	6a3b      	ldr	r3, [r7, #32]
 8019ed2:	68db      	ldr	r3, [r3, #12]
 8019ed4:	899b      	ldrh	r3, [r3, #12]
 8019ed6:	b29b      	uxth	r3, r3
 8019ed8:	4618      	mov	r0, r3
 8019eda:	f7f8 f997 	bl	801220c <lwip_htons>
 8019ede:	4603      	mov	r3, r0
 8019ee0:	b2db      	uxtb	r3, r3
 8019ee2:	f003 0301 	and.w	r3, r3, #1
 8019ee6:	2b00      	cmp	r3, #0
 8019ee8:	d005      	beq.n	8019ef6 <tcp_zero_window_probe+0x72>
 8019eea:	6a3b      	ldr	r3, [r7, #32]
 8019eec:	891b      	ldrh	r3, [r3, #8]
 8019eee:	2b00      	cmp	r3, #0
 8019ef0:	d101      	bne.n	8019ef6 <tcp_zero_window_probe+0x72>
 8019ef2:	2301      	movs	r3, #1
 8019ef4:	e000      	b.n	8019ef8 <tcp_zero_window_probe+0x74>
 8019ef6:	2300      	movs	r3, #0
 8019ef8:	77fb      	strb	r3, [r7, #31]
  /* we want to send one seqno: either FIN or data (no options) */
  len = is_fin ? 0 : 1;
 8019efa:	7ffb      	ldrb	r3, [r7, #31]
 8019efc:	2b00      	cmp	r3, #0
 8019efe:	bf0c      	ite	eq
 8019f00:	2301      	moveq	r3, #1
 8019f02:	2300      	movne	r3, #0
 8019f04:	b2db      	uxtb	r3, r3
 8019f06:	83bb      	strh	r3, [r7, #28]

  p = tcp_output_alloc_header(pcb, optlen, len, seg->tcphdr->seqno);
 8019f08:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8019f0c:	b299      	uxth	r1, r3
 8019f0e:	6a3b      	ldr	r3, [r7, #32]
 8019f10:	68db      	ldr	r3, [r3, #12]
 8019f12:	685b      	ldr	r3, [r3, #4]
 8019f14:	8bba      	ldrh	r2, [r7, #28]
 8019f16:	6878      	ldr	r0, [r7, #4]
 8019f18:	f7ff fdfa 	bl	8019b10 <tcp_output_alloc_header>
 8019f1c:	61b8      	str	r0, [r7, #24]
  if (p == NULL) {
 8019f1e:	69bb      	ldr	r3, [r7, #24]
 8019f20:	2b00      	cmp	r3, #0
 8019f22:	d102      	bne.n	8019f2a <tcp_zero_window_probe+0xa6>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: no memory for pbuf\n"));
    return ERR_MEM;
 8019f24:	f04f 33ff 	mov.w	r3, #4294967295
 8019f28:	e04c      	b.n	8019fc4 <tcp_zero_window_probe+0x140>
  }
  tcphdr = (struct tcp_hdr *)p->payload;
 8019f2a:	69bb      	ldr	r3, [r7, #24]
 8019f2c:	685b      	ldr	r3, [r3, #4]
 8019f2e:	617b      	str	r3, [r7, #20]

  if (is_fin) {
 8019f30:	7ffb      	ldrb	r3, [r7, #31]
 8019f32:	2b00      	cmp	r3, #0
 8019f34:	d011      	beq.n	8019f5a <tcp_zero_window_probe+0xd6>
    /* FIN segment, no data */
    TCPH_FLAGS_SET(tcphdr, TCP_ACK | TCP_FIN);
 8019f36:	697b      	ldr	r3, [r7, #20]
 8019f38:	899b      	ldrh	r3, [r3, #12]
 8019f3a:	b29b      	uxth	r3, r3
 8019f3c:	b21b      	sxth	r3, r3
 8019f3e:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8019f42:	b21c      	sxth	r4, r3
 8019f44:	2011      	movs	r0, #17
 8019f46:	f7f8 f961 	bl	801220c <lwip_htons>
 8019f4a:	4603      	mov	r3, r0
 8019f4c:	b21b      	sxth	r3, r3
 8019f4e:	4323      	orrs	r3, r4
 8019f50:	b21b      	sxth	r3, r3
 8019f52:	b29a      	uxth	r2, r3
 8019f54:	697b      	ldr	r3, [r7, #20]
 8019f56:	819a      	strh	r2, [r3, #12]
 8019f58:	e010      	b.n	8019f7c <tcp_zero_window_probe+0xf8>
  } else {
    /* Data segment, copy in one byte from the head of the unacked queue */
    char *d = ((char *)p->payload + TCP_HLEN);
 8019f5a:	69bb      	ldr	r3, [r7, #24]
 8019f5c:	685b      	ldr	r3, [r3, #4]
 8019f5e:	3314      	adds	r3, #20
 8019f60:	613b      	str	r3, [r7, #16]
    /* Depending on whether the segment has already been sent (unacked) or not
       (unsent), seg->p->payload points to the IP header or TCP header.
       Ensure we copy the first TCP data byte: */
    pbuf_copy_partial(seg->p, d, 1, seg->p->tot_len - seg->len);
 8019f62:	6a3b      	ldr	r3, [r7, #32]
 8019f64:	6858      	ldr	r0, [r3, #4]
 8019f66:	6a3b      	ldr	r3, [r7, #32]
 8019f68:	685b      	ldr	r3, [r3, #4]
 8019f6a:	891a      	ldrh	r2, [r3, #8]
 8019f6c:	6a3b      	ldr	r3, [r7, #32]
 8019f6e:	891b      	ldrh	r3, [r3, #8]
 8019f70:	1ad3      	subs	r3, r2, r3
 8019f72:	b29b      	uxth	r3, r3
 8019f74:	2201      	movs	r2, #1
 8019f76:	6939      	ldr	r1, [r7, #16]
 8019f78:	f7f9 ff2c 	bl	8013dd4 <pbuf_copy_partial>
  }

  /* The byte may be acknowledged without the window being opened. */
  snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + 1;
 8019f7c:	6a3b      	ldr	r3, [r7, #32]
 8019f7e:	68db      	ldr	r3, [r3, #12]
 8019f80:	685b      	ldr	r3, [r3, #4]
 8019f82:	4618      	mov	r0, r3
 8019f84:	f7f8 f958 	bl	8012238 <lwip_htonl>
 8019f88:	4603      	mov	r3, r0
 8019f8a:	3301      	adds	r3, #1
 8019f8c:	60fb      	str	r3, [r7, #12]
  if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 8019f8e:	687b      	ldr	r3, [r7, #4]
 8019f90:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8019f92:	68fb      	ldr	r3, [r7, #12]
 8019f94:	1ad3      	subs	r3, r2, r3
 8019f96:	2b00      	cmp	r3, #0
 8019f98:	da02      	bge.n	8019fa0 <tcp_zero_window_probe+0x11c>
    pcb->snd_nxt = snd_nxt;
 8019f9a:	687b      	ldr	r3, [r7, #4]
 8019f9c:	68fa      	ldr	r2, [r7, #12]
 8019f9e:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 8019fa0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8019fa4:	2200      	movs	r2, #0
 8019fa6:	69b9      	ldr	r1, [r7, #24]
 8019fa8:	6878      	ldr	r0, [r7, #4]
 8019faa:	f7ff fdef 	bl	8019b8c <tcp_output_fill_options>

  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 8019fae:	687a      	ldr	r2, [r7, #4]
 8019fb0:	687b      	ldr	r3, [r7, #4]
 8019fb2:	3304      	adds	r3, #4
 8019fb4:	69b9      	ldr	r1, [r7, #24]
 8019fb6:	6878      	ldr	r0, [r7, #4]
 8019fb8:	f7ff fe26 	bl	8019c08 <tcp_output_control_segment>
 8019fbc:	4603      	mov	r3, r0
 8019fbe:	72fb      	strb	r3, [r7, #11]

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: seqno %"U32_F
                          " ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 8019fc0:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 8019fc4:	4618      	mov	r0, r3
 8019fc6:	372c      	adds	r7, #44	@ 0x2c
 8019fc8:	46bd      	mov	sp, r7
 8019fca:	bd90      	pop	{r4, r7, pc}
 8019fcc:	08021668 	.word	0x08021668
 8019fd0:	08021e60 	.word	0x08021e60
 8019fd4:	080216bc 	.word	0x080216bc

08019fd8 <tcpip_tcp_timer>:
 *
 * @param arg unused argument
 */
static void
tcpip_tcp_timer(void *arg)
{
 8019fd8:	b580      	push	{r7, lr}
 8019fda:	b082      	sub	sp, #8
 8019fdc:	af00      	add	r7, sp, #0
 8019fde:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(arg);

  /* call TCP timer handler */
  tcp_tmr();
 8019fe0:	f7f9 ffe6 	bl	8013fb0 <tcp_tmr>
  /* timer still needed? */
  if (tcp_active_pcbs || tcp_tw_pcbs) {
 8019fe4:	4b0a      	ldr	r3, [pc, #40]	@ (801a010 <tcpip_tcp_timer+0x38>)
 8019fe6:	681b      	ldr	r3, [r3, #0]
 8019fe8:	2b00      	cmp	r3, #0
 8019fea:	d103      	bne.n	8019ff4 <tcpip_tcp_timer+0x1c>
 8019fec:	4b09      	ldr	r3, [pc, #36]	@ (801a014 <tcpip_tcp_timer+0x3c>)
 8019fee:	681b      	ldr	r3, [r3, #0]
 8019ff0:	2b00      	cmp	r3, #0
 8019ff2:	d005      	beq.n	801a000 <tcpip_tcp_timer+0x28>
    /* restart timer */
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 8019ff4:	2200      	movs	r2, #0
 8019ff6:	4908      	ldr	r1, [pc, #32]	@ (801a018 <tcpip_tcp_timer+0x40>)
 8019ff8:	20fa      	movs	r0, #250	@ 0xfa
 8019ffa:	f000 f8f3 	bl	801a1e4 <sys_timeout>
 8019ffe:	e003      	b.n	801a008 <tcpip_tcp_timer+0x30>
  } else {
    /* disable timer */
    tcpip_tcp_timer_active = 0;
 801a000:	4b06      	ldr	r3, [pc, #24]	@ (801a01c <tcpip_tcp_timer+0x44>)
 801a002:	2200      	movs	r2, #0
 801a004:	601a      	str	r2, [r3, #0]
  }
}
 801a006:	bf00      	nop
 801a008:	bf00      	nop
 801a00a:	3708      	adds	r7, #8
 801a00c:	46bd      	mov	sp, r7
 801a00e:	bd80      	pop	{r7, pc}
 801a010:	2000e4fc 	.word	0x2000e4fc
 801a014:	2000e500 	.word	0x2000e500
 801a018:	08019fd9 	.word	0x08019fd9
 801a01c:	2000e548 	.word	0x2000e548

0801a020 <tcp_timer_needed>:
 * the reason is to have the TCP timer only running when
 * there are active (or time-wait) PCBs.
 */
void
tcp_timer_needed(void)
{
 801a020:	b580      	push	{r7, lr}
 801a022:	af00      	add	r7, sp, #0
  LWIP_ASSERT_CORE_LOCKED();

  /* timer is off but needed again? */
  if (!tcpip_tcp_timer_active && (tcp_active_pcbs || tcp_tw_pcbs)) {
 801a024:	4b0a      	ldr	r3, [pc, #40]	@ (801a050 <tcp_timer_needed+0x30>)
 801a026:	681b      	ldr	r3, [r3, #0]
 801a028:	2b00      	cmp	r3, #0
 801a02a:	d10f      	bne.n	801a04c <tcp_timer_needed+0x2c>
 801a02c:	4b09      	ldr	r3, [pc, #36]	@ (801a054 <tcp_timer_needed+0x34>)
 801a02e:	681b      	ldr	r3, [r3, #0]
 801a030:	2b00      	cmp	r3, #0
 801a032:	d103      	bne.n	801a03c <tcp_timer_needed+0x1c>
 801a034:	4b08      	ldr	r3, [pc, #32]	@ (801a058 <tcp_timer_needed+0x38>)
 801a036:	681b      	ldr	r3, [r3, #0]
 801a038:	2b00      	cmp	r3, #0
 801a03a:	d007      	beq.n	801a04c <tcp_timer_needed+0x2c>
    /* enable and start timer */
    tcpip_tcp_timer_active = 1;
 801a03c:	4b04      	ldr	r3, [pc, #16]	@ (801a050 <tcp_timer_needed+0x30>)
 801a03e:	2201      	movs	r2, #1
 801a040:	601a      	str	r2, [r3, #0]
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 801a042:	2200      	movs	r2, #0
 801a044:	4905      	ldr	r1, [pc, #20]	@ (801a05c <tcp_timer_needed+0x3c>)
 801a046:	20fa      	movs	r0, #250	@ 0xfa
 801a048:	f000 f8cc 	bl	801a1e4 <sys_timeout>
  }
}
 801a04c:	bf00      	nop
 801a04e:	bd80      	pop	{r7, pc}
 801a050:	2000e548 	.word	0x2000e548
 801a054:	2000e4fc 	.word	0x2000e4fc
 801a058:	2000e500 	.word	0x2000e500
 801a05c:	08019fd9 	.word	0x08019fd9

0801a060 <sys_timeout_abs>:
#if LWIP_DEBUG_TIMERNAMES
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg)
#endif
{
 801a060:	b580      	push	{r7, lr}
 801a062:	b086      	sub	sp, #24
 801a064:	af00      	add	r7, sp, #0
 801a066:	60f8      	str	r0, [r7, #12]
 801a068:	60b9      	str	r1, [r7, #8]
 801a06a:	607a      	str	r2, [r7, #4]
  struct sys_timeo *timeout, *t;

  timeout = (struct sys_timeo *)memp_malloc(MEMP_SYS_TIMEOUT);
 801a06c:	200a      	movs	r0, #10
 801a06e:	f7f8 fda1 	bl	8012bb4 <memp_malloc>
 801a072:	6138      	str	r0, [r7, #16]
  if (timeout == NULL) {
 801a074:	693b      	ldr	r3, [r7, #16]
 801a076:	2b00      	cmp	r3, #0
 801a078:	d109      	bne.n	801a08e <sys_timeout_abs+0x2e>
    LWIP_ASSERT("sys_timeout: timeout != NULL, pool MEMP_SYS_TIMEOUT is empty", timeout != NULL);
 801a07a:	693b      	ldr	r3, [r7, #16]
 801a07c:	2b00      	cmp	r3, #0
 801a07e:	d151      	bne.n	801a124 <sys_timeout_abs+0xc4>
 801a080:	4b2a      	ldr	r3, [pc, #168]	@ (801a12c <sys_timeout_abs+0xcc>)
 801a082:	22be      	movs	r2, #190	@ 0xbe
 801a084:	492a      	ldr	r1, [pc, #168]	@ (801a130 <sys_timeout_abs+0xd0>)
 801a086:	482b      	ldr	r0, [pc, #172]	@ (801a134 <sys_timeout_abs+0xd4>)
 801a088:	f004 f840 	bl	801e10c <iprintf>
    return;
 801a08c:	e04a      	b.n	801a124 <sys_timeout_abs+0xc4>
  }

  timeout->next = NULL;
 801a08e:	693b      	ldr	r3, [r7, #16]
 801a090:	2200      	movs	r2, #0
 801a092:	601a      	str	r2, [r3, #0]
  timeout->h = handler;
 801a094:	693b      	ldr	r3, [r7, #16]
 801a096:	68ba      	ldr	r2, [r7, #8]
 801a098:	609a      	str	r2, [r3, #8]
  timeout->arg = arg;
 801a09a:	693b      	ldr	r3, [r7, #16]
 801a09c:	687a      	ldr	r2, [r7, #4]
 801a09e:	60da      	str	r2, [r3, #12]
  timeout->time = abs_time;
 801a0a0:	693b      	ldr	r3, [r7, #16]
 801a0a2:	68fa      	ldr	r2, [r7, #12]
 801a0a4:	605a      	str	r2, [r3, #4]
  timeout->handler_name = handler_name;
  LWIP_DEBUGF(TIMERS_DEBUG, ("sys_timeout: %p abs_time=%"U32_F" handler=%s arg=%p\n",
                             (void *)timeout, abs_time, handler_name, (void *)arg));
#endif /* LWIP_DEBUG_TIMERNAMES */

  if (next_timeout == NULL) {
 801a0a6:	4b24      	ldr	r3, [pc, #144]	@ (801a138 <sys_timeout_abs+0xd8>)
 801a0a8:	681b      	ldr	r3, [r3, #0]
 801a0aa:	2b00      	cmp	r3, #0
 801a0ac:	d103      	bne.n	801a0b6 <sys_timeout_abs+0x56>
    next_timeout = timeout;
 801a0ae:	4a22      	ldr	r2, [pc, #136]	@ (801a138 <sys_timeout_abs+0xd8>)
 801a0b0:	693b      	ldr	r3, [r7, #16]
 801a0b2:	6013      	str	r3, [r2, #0]
    return;
 801a0b4:	e037      	b.n	801a126 <sys_timeout_abs+0xc6>
  }
  if (TIME_LESS_THAN(timeout->time, next_timeout->time)) {
 801a0b6:	693b      	ldr	r3, [r7, #16]
 801a0b8:	685a      	ldr	r2, [r3, #4]
 801a0ba:	4b1f      	ldr	r3, [pc, #124]	@ (801a138 <sys_timeout_abs+0xd8>)
 801a0bc:	681b      	ldr	r3, [r3, #0]
 801a0be:	685b      	ldr	r3, [r3, #4]
 801a0c0:	1ad3      	subs	r3, r2, r3
 801a0c2:	0fdb      	lsrs	r3, r3, #31
 801a0c4:	f003 0301 	and.w	r3, r3, #1
 801a0c8:	b2db      	uxtb	r3, r3
 801a0ca:	2b00      	cmp	r3, #0
 801a0cc:	d007      	beq.n	801a0de <sys_timeout_abs+0x7e>
    timeout->next = next_timeout;
 801a0ce:	4b1a      	ldr	r3, [pc, #104]	@ (801a138 <sys_timeout_abs+0xd8>)
 801a0d0:	681a      	ldr	r2, [r3, #0]
 801a0d2:	693b      	ldr	r3, [r7, #16]
 801a0d4:	601a      	str	r2, [r3, #0]
    next_timeout = timeout;
 801a0d6:	4a18      	ldr	r2, [pc, #96]	@ (801a138 <sys_timeout_abs+0xd8>)
 801a0d8:	693b      	ldr	r3, [r7, #16]
 801a0da:	6013      	str	r3, [r2, #0]
 801a0dc:	e023      	b.n	801a126 <sys_timeout_abs+0xc6>
  } else {
    for (t = next_timeout; t != NULL; t = t->next) {
 801a0de:	4b16      	ldr	r3, [pc, #88]	@ (801a138 <sys_timeout_abs+0xd8>)
 801a0e0:	681b      	ldr	r3, [r3, #0]
 801a0e2:	617b      	str	r3, [r7, #20]
 801a0e4:	e01a      	b.n	801a11c <sys_timeout_abs+0xbc>
      if ((t->next == NULL) || TIME_LESS_THAN(timeout->time, t->next->time)) {
 801a0e6:	697b      	ldr	r3, [r7, #20]
 801a0e8:	681b      	ldr	r3, [r3, #0]
 801a0ea:	2b00      	cmp	r3, #0
 801a0ec:	d00b      	beq.n	801a106 <sys_timeout_abs+0xa6>
 801a0ee:	693b      	ldr	r3, [r7, #16]
 801a0f0:	685a      	ldr	r2, [r3, #4]
 801a0f2:	697b      	ldr	r3, [r7, #20]
 801a0f4:	681b      	ldr	r3, [r3, #0]
 801a0f6:	685b      	ldr	r3, [r3, #4]
 801a0f8:	1ad3      	subs	r3, r2, r3
 801a0fa:	0fdb      	lsrs	r3, r3, #31
 801a0fc:	f003 0301 	and.w	r3, r3, #1
 801a100:	b2db      	uxtb	r3, r3
 801a102:	2b00      	cmp	r3, #0
 801a104:	d007      	beq.n	801a116 <sys_timeout_abs+0xb6>
        timeout->next = t->next;
 801a106:	697b      	ldr	r3, [r7, #20]
 801a108:	681a      	ldr	r2, [r3, #0]
 801a10a:	693b      	ldr	r3, [r7, #16]
 801a10c:	601a      	str	r2, [r3, #0]
        t->next = timeout;
 801a10e:	697b      	ldr	r3, [r7, #20]
 801a110:	693a      	ldr	r2, [r7, #16]
 801a112:	601a      	str	r2, [r3, #0]
        break;
 801a114:	e007      	b.n	801a126 <sys_timeout_abs+0xc6>
    for (t = next_timeout; t != NULL; t = t->next) {
 801a116:	697b      	ldr	r3, [r7, #20]
 801a118:	681b      	ldr	r3, [r3, #0]
 801a11a:	617b      	str	r3, [r7, #20]
 801a11c:	697b      	ldr	r3, [r7, #20]
 801a11e:	2b00      	cmp	r3, #0
 801a120:	d1e1      	bne.n	801a0e6 <sys_timeout_abs+0x86>
 801a122:	e000      	b.n	801a126 <sys_timeout_abs+0xc6>
    return;
 801a124:	bf00      	nop
      }
    }
  }
}
 801a126:	3718      	adds	r7, #24
 801a128:	46bd      	mov	sp, r7
 801a12a:	bd80      	pop	{r7, pc}
 801a12c:	08021e84 	.word	0x08021e84
 801a130:	08021eb8 	.word	0x08021eb8
 801a134:	08021ef8 	.word	0x08021ef8
 801a138:	2000e540 	.word	0x2000e540

0801a13c <lwip_cyclic_timer>:
#if !LWIP_TESTMODE
static
#endif
void
lwip_cyclic_timer(void *arg)
{
 801a13c:	b580      	push	{r7, lr}
 801a13e:	b086      	sub	sp, #24
 801a140:	af00      	add	r7, sp, #0
 801a142:	6078      	str	r0, [r7, #4]
  u32_t now;
  u32_t next_timeout_time;
  const struct lwip_cyclic_timer *cyclic = (const struct lwip_cyclic_timer *)arg;
 801a144:	687b      	ldr	r3, [r7, #4]
 801a146:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  LWIP_DEBUGF(TIMERS_DEBUG, ("tcpip: %s()\n", cyclic->handler_name));
#endif
  cyclic->handler();
 801a148:	697b      	ldr	r3, [r7, #20]
 801a14a:	685b      	ldr	r3, [r3, #4]
 801a14c:	4798      	blx	r3

  now = sys_now();
 801a14e:	f7f0 f9a5 	bl	800a49c <sys_now>
 801a152:	6138      	str	r0, [r7, #16]
  next_timeout_time = (u32_t)(current_timeout_due_time + cyclic->interval_ms);  /* overflow handled by TIME_LESS_THAN macro */ 
 801a154:	697b      	ldr	r3, [r7, #20]
 801a156:	681a      	ldr	r2, [r3, #0]
 801a158:	4b0f      	ldr	r3, [pc, #60]	@ (801a198 <lwip_cyclic_timer+0x5c>)
 801a15a:	681b      	ldr	r3, [r3, #0]
 801a15c:	4413      	add	r3, r2
 801a15e:	60fb      	str	r3, [r7, #12]
  if (TIME_LESS_THAN(next_timeout_time, now)) {
 801a160:	68fa      	ldr	r2, [r7, #12]
 801a162:	693b      	ldr	r3, [r7, #16]
 801a164:	1ad3      	subs	r3, r2, r3
 801a166:	0fdb      	lsrs	r3, r3, #31
 801a168:	f003 0301 	and.w	r3, r3, #1
 801a16c:	b2db      	uxtb	r3, r3
 801a16e:	2b00      	cmp	r3, #0
 801a170:	d009      	beq.n	801a186 <lwip_cyclic_timer+0x4a>
    /* timer would immediately expire again -> "overload" -> restart without any correction */
#if LWIP_DEBUG_TIMERNAMES
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg);
 801a172:	697b      	ldr	r3, [r7, #20]
 801a174:	681a      	ldr	r2, [r3, #0]
 801a176:	693b      	ldr	r3, [r7, #16]
 801a178:	4413      	add	r3, r2
 801a17a:	687a      	ldr	r2, [r7, #4]
 801a17c:	4907      	ldr	r1, [pc, #28]	@ (801a19c <lwip_cyclic_timer+0x60>)
 801a17e:	4618      	mov	r0, r3
 801a180:	f7ff ff6e 	bl	801a060 <sys_timeout_abs>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
#endif
  }
}
 801a184:	e004      	b.n	801a190 <lwip_cyclic_timer+0x54>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
 801a186:	687a      	ldr	r2, [r7, #4]
 801a188:	4904      	ldr	r1, [pc, #16]	@ (801a19c <lwip_cyclic_timer+0x60>)
 801a18a:	68f8      	ldr	r0, [r7, #12]
 801a18c:	f7ff ff68 	bl	801a060 <sys_timeout_abs>
}
 801a190:	bf00      	nop
 801a192:	3718      	adds	r7, #24
 801a194:	46bd      	mov	sp, r7
 801a196:	bd80      	pop	{r7, pc}
 801a198:	2000e544 	.word	0x2000e544
 801a19c:	0801a13d 	.word	0x0801a13d

0801a1a0 <sys_timeouts_init>:

/** Initialize this module */
void sys_timeouts_init(void)
{
 801a1a0:	b580      	push	{r7, lr}
 801a1a2:	b082      	sub	sp, #8
 801a1a4:	af00      	add	r7, sp, #0
  size_t i;
  /* tcp_tmr() at index 0 is started on demand */
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 801a1a6:	2301      	movs	r3, #1
 801a1a8:	607b      	str	r3, [r7, #4]
 801a1aa:	e00e      	b.n	801a1ca <sys_timeouts_init+0x2a>
    /* we have to cast via size_t to get rid of const warning
      (this is OK as cyclic_timer() casts back to const* */
    sys_timeout(lwip_cyclic_timers[i].interval_ms, lwip_cyclic_timer, LWIP_CONST_CAST(void *, &lwip_cyclic_timers[i]));
 801a1ac:	4a0b      	ldr	r2, [pc, #44]	@ (801a1dc <sys_timeouts_init+0x3c>)
 801a1ae:	687b      	ldr	r3, [r7, #4]
 801a1b0:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 801a1b4:	687b      	ldr	r3, [r7, #4]
 801a1b6:	00db      	lsls	r3, r3, #3
 801a1b8:	4a08      	ldr	r2, [pc, #32]	@ (801a1dc <sys_timeouts_init+0x3c>)
 801a1ba:	4413      	add	r3, r2
 801a1bc:	461a      	mov	r2, r3
 801a1be:	4908      	ldr	r1, [pc, #32]	@ (801a1e0 <sys_timeouts_init+0x40>)
 801a1c0:	f000 f810 	bl	801a1e4 <sys_timeout>
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 801a1c4:	687b      	ldr	r3, [r7, #4]
 801a1c6:	3301      	adds	r3, #1
 801a1c8:	607b      	str	r3, [r7, #4]
 801a1ca:	687b      	ldr	r3, [r7, #4]
 801a1cc:	2b02      	cmp	r3, #2
 801a1ce:	d9ed      	bls.n	801a1ac <sys_timeouts_init+0xc>
  }
}
 801a1d0:	bf00      	nop
 801a1d2:	bf00      	nop
 801a1d4:	3708      	adds	r7, #8
 801a1d6:	46bd      	mov	sp, r7
 801a1d8:	bd80      	pop	{r7, pc}
 801a1da:	bf00      	nop
 801a1dc:	08034b40 	.word	0x08034b40
 801a1e0:	0801a13d 	.word	0x0801a13d

0801a1e4 <sys_timeout>:
sys_timeout_debug(u32_t msecs, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
void
sys_timeout(u32_t msecs, sys_timeout_handler handler, void *arg)
#endif /* LWIP_DEBUG_TIMERNAMES */
{
 801a1e4:	b580      	push	{r7, lr}
 801a1e6:	b086      	sub	sp, #24
 801a1e8:	af00      	add	r7, sp, #0
 801a1ea:	60f8      	str	r0, [r7, #12]
 801a1ec:	60b9      	str	r1, [r7, #8]
 801a1ee:	607a      	str	r2, [r7, #4]
  u32_t next_timeout_time;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("Timeout time too long, max is LWIP_UINT32_MAX/4 msecs", msecs <= (LWIP_UINT32_MAX / 4));
 801a1f0:	68fb      	ldr	r3, [r7, #12]
 801a1f2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801a1f6:	d306      	bcc.n	801a206 <sys_timeout+0x22>
 801a1f8:	4b0a      	ldr	r3, [pc, #40]	@ (801a224 <sys_timeout+0x40>)
 801a1fa:	f240 1229 	movw	r2, #297	@ 0x129
 801a1fe:	490a      	ldr	r1, [pc, #40]	@ (801a228 <sys_timeout+0x44>)
 801a200:	480a      	ldr	r0, [pc, #40]	@ (801a22c <sys_timeout+0x48>)
 801a202:	f003 ff83 	bl	801e10c <iprintf>

  next_timeout_time = (u32_t)(sys_now() + msecs); /* overflow handled by TIME_LESS_THAN macro */ 
 801a206:	f7f0 f949 	bl	800a49c <sys_now>
 801a20a:	4602      	mov	r2, r0
 801a20c:	68fb      	ldr	r3, [r7, #12]
 801a20e:	4413      	add	r3, r2
 801a210:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  sys_timeout_abs(next_timeout_time, handler, arg, handler_name);
#else
  sys_timeout_abs(next_timeout_time, handler, arg);
 801a212:	687a      	ldr	r2, [r7, #4]
 801a214:	68b9      	ldr	r1, [r7, #8]
 801a216:	6978      	ldr	r0, [r7, #20]
 801a218:	f7ff ff22 	bl	801a060 <sys_timeout_abs>
#endif
}
 801a21c:	bf00      	nop
 801a21e:	3718      	adds	r7, #24
 801a220:	46bd      	mov	sp, r7
 801a222:	bd80      	pop	{r7, pc}
 801a224:	08021e84 	.word	0x08021e84
 801a228:	08021f20 	.word	0x08021f20
 801a22c:	08021ef8 	.word	0x08021ef8

0801a230 <sys_check_timeouts>:
 *
 * Must be called periodically from your main loop.
 */
void
sys_check_timeouts(void)
{
 801a230:	b580      	push	{r7, lr}
 801a232:	b084      	sub	sp, #16
 801a234:	af00      	add	r7, sp, #0
  u32_t now;

  LWIP_ASSERT_CORE_LOCKED();

  /* Process only timers expired at the start of the function. */
  now = sys_now();
 801a236:	f7f0 f931 	bl	800a49c <sys_now>
 801a23a:	60f8      	str	r0, [r7, #12]
    sys_timeout_handler handler;
    void *arg;

    PBUF_CHECK_FREE_OOSEQ();

    tmptimeout = next_timeout;
 801a23c:	4b17      	ldr	r3, [pc, #92]	@ (801a29c <sys_check_timeouts+0x6c>)
 801a23e:	681b      	ldr	r3, [r3, #0]
 801a240:	60bb      	str	r3, [r7, #8]
    if (tmptimeout == NULL) {
 801a242:	68bb      	ldr	r3, [r7, #8]
 801a244:	2b00      	cmp	r3, #0
 801a246:	d022      	beq.n	801a28e <sys_check_timeouts+0x5e>
      return;
    }

    if (TIME_LESS_THAN(now, tmptimeout->time)) {
 801a248:	68bb      	ldr	r3, [r7, #8]
 801a24a:	685b      	ldr	r3, [r3, #4]
 801a24c:	68fa      	ldr	r2, [r7, #12]
 801a24e:	1ad3      	subs	r3, r2, r3
 801a250:	0fdb      	lsrs	r3, r3, #31
 801a252:	f003 0301 	and.w	r3, r3, #1
 801a256:	b2db      	uxtb	r3, r3
 801a258:	2b00      	cmp	r3, #0
 801a25a:	d11a      	bne.n	801a292 <sys_check_timeouts+0x62>
      return;
    }

    /* Timeout has expired */
    next_timeout = tmptimeout->next;
 801a25c:	68bb      	ldr	r3, [r7, #8]
 801a25e:	681b      	ldr	r3, [r3, #0]
 801a260:	4a0e      	ldr	r2, [pc, #56]	@ (801a29c <sys_check_timeouts+0x6c>)
 801a262:	6013      	str	r3, [r2, #0]
    handler = tmptimeout->h;
 801a264:	68bb      	ldr	r3, [r7, #8]
 801a266:	689b      	ldr	r3, [r3, #8]
 801a268:	607b      	str	r3, [r7, #4]
    arg = tmptimeout->arg;
 801a26a:	68bb      	ldr	r3, [r7, #8]
 801a26c:	68db      	ldr	r3, [r3, #12]
 801a26e:	603b      	str	r3, [r7, #0]
    current_timeout_due_time = tmptimeout->time;
 801a270:	68bb      	ldr	r3, [r7, #8]
 801a272:	685b      	ldr	r3, [r3, #4]
 801a274:	4a0a      	ldr	r2, [pc, #40]	@ (801a2a0 <sys_check_timeouts+0x70>)
 801a276:	6013      	str	r3, [r2, #0]
    if (handler != NULL) {
      LWIP_DEBUGF(TIMERS_DEBUG, ("sct calling h=%s t=%"U32_F" arg=%p\n",
                                 tmptimeout->handler_name, sys_now() - tmptimeout->time, arg));
    }
#endif /* LWIP_DEBUG_TIMERNAMES */
    memp_free(MEMP_SYS_TIMEOUT, tmptimeout);
 801a278:	68b9      	ldr	r1, [r7, #8]
 801a27a:	200a      	movs	r0, #10
 801a27c:	f7f8 fd10 	bl	8012ca0 <memp_free>
    if (handler != NULL) {
 801a280:	687b      	ldr	r3, [r7, #4]
 801a282:	2b00      	cmp	r3, #0
 801a284:	d0da      	beq.n	801a23c <sys_check_timeouts+0xc>
      handler(arg);
 801a286:	687b      	ldr	r3, [r7, #4]
 801a288:	6838      	ldr	r0, [r7, #0]
 801a28a:	4798      	blx	r3
  do {
 801a28c:	e7d6      	b.n	801a23c <sys_check_timeouts+0xc>
      return;
 801a28e:	bf00      	nop
 801a290:	e000      	b.n	801a294 <sys_check_timeouts+0x64>
      return;
 801a292:	bf00      	nop
    }
    LWIP_TCPIP_THREAD_ALIVE();

    /* Repeat until all expired timers have been called */
  } while (1);
}
 801a294:	3710      	adds	r7, #16
 801a296:	46bd      	mov	sp, r7
 801a298:	bd80      	pop	{r7, pc}
 801a29a:	bf00      	nop
 801a29c:	2000e540 	.word	0x2000e540
 801a2a0:	2000e544 	.word	0x2000e544

0801a2a4 <sys_timeouts_sleeptime>:
/** Return the time left before the next timeout is due. If no timeouts are
 * enqueued, returns 0xffffffff
 */
u32_t
sys_timeouts_sleeptime(void)
{
 801a2a4:	b580      	push	{r7, lr}
 801a2a6:	b082      	sub	sp, #8
 801a2a8:	af00      	add	r7, sp, #0
  u32_t now;

  LWIP_ASSERT_CORE_LOCKED();

  if (next_timeout == NULL) {
 801a2aa:	4b16      	ldr	r3, [pc, #88]	@ (801a304 <sys_timeouts_sleeptime+0x60>)
 801a2ac:	681b      	ldr	r3, [r3, #0]
 801a2ae:	2b00      	cmp	r3, #0
 801a2b0:	d102      	bne.n	801a2b8 <sys_timeouts_sleeptime+0x14>
    return SYS_TIMEOUTS_SLEEPTIME_INFINITE;
 801a2b2:	f04f 33ff 	mov.w	r3, #4294967295
 801a2b6:	e020      	b.n	801a2fa <sys_timeouts_sleeptime+0x56>
  }
  now = sys_now();
 801a2b8:	f7f0 f8f0 	bl	800a49c <sys_now>
 801a2bc:	6078      	str	r0, [r7, #4]
  if (TIME_LESS_THAN(next_timeout->time, now)) {
 801a2be:	4b11      	ldr	r3, [pc, #68]	@ (801a304 <sys_timeouts_sleeptime+0x60>)
 801a2c0:	681b      	ldr	r3, [r3, #0]
 801a2c2:	685a      	ldr	r2, [r3, #4]
 801a2c4:	687b      	ldr	r3, [r7, #4]
 801a2c6:	1ad3      	subs	r3, r2, r3
 801a2c8:	0fdb      	lsrs	r3, r3, #31
 801a2ca:	f003 0301 	and.w	r3, r3, #1
 801a2ce:	b2db      	uxtb	r3, r3
 801a2d0:	2b00      	cmp	r3, #0
 801a2d2:	d001      	beq.n	801a2d8 <sys_timeouts_sleeptime+0x34>
    return 0;
 801a2d4:	2300      	movs	r3, #0
 801a2d6:	e010      	b.n	801a2fa <sys_timeouts_sleeptime+0x56>
  } else {
    u32_t ret = (u32_t)(next_timeout->time - now);
 801a2d8:	4b0a      	ldr	r3, [pc, #40]	@ (801a304 <sys_timeouts_sleeptime+0x60>)
 801a2da:	681b      	ldr	r3, [r3, #0]
 801a2dc:	685a      	ldr	r2, [r3, #4]
 801a2de:	687b      	ldr	r3, [r7, #4]
 801a2e0:	1ad3      	subs	r3, r2, r3
 801a2e2:	603b      	str	r3, [r7, #0]
    LWIP_ASSERT("invalid sleeptime", ret <= LWIP_MAX_TIMEOUT);
 801a2e4:	683b      	ldr	r3, [r7, #0]
 801a2e6:	2b00      	cmp	r3, #0
 801a2e8:	da06      	bge.n	801a2f8 <sys_timeouts_sleeptime+0x54>
 801a2ea:	4b07      	ldr	r3, [pc, #28]	@ (801a308 <sys_timeouts_sleeptime+0x64>)
 801a2ec:	f44f 72dc 	mov.w	r2, #440	@ 0x1b8
 801a2f0:	4906      	ldr	r1, [pc, #24]	@ (801a30c <sys_timeouts_sleeptime+0x68>)
 801a2f2:	4807      	ldr	r0, [pc, #28]	@ (801a310 <sys_timeouts_sleeptime+0x6c>)
 801a2f4:	f003 ff0a 	bl	801e10c <iprintf>
    return ret;
 801a2f8:	683b      	ldr	r3, [r7, #0]
  }
}
 801a2fa:	4618      	mov	r0, r3
 801a2fc:	3708      	adds	r7, #8
 801a2fe:	46bd      	mov	sp, r7
 801a300:	bd80      	pop	{r7, pc}
 801a302:	bf00      	nop
 801a304:	2000e540 	.word	0x2000e540
 801a308:	08021e84 	.word	0x08021e84
 801a30c:	08021f58 	.word	0x08021f58
 801a310:	08021ef8 	.word	0x08021ef8

0801a314 <udp_init>:
/**
 * Initialize this module.
 */
void
udp_init(void)
{
 801a314:	b580      	push	{r7, lr}
 801a316:	af00      	add	r7, sp, #0
#ifdef LWIP_RAND
  udp_port = UDP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 801a318:	f003 fdf8 	bl	801df0c <rand>
 801a31c:	4603      	mov	r3, r0
 801a31e:	b29b      	uxth	r3, r3
 801a320:	f3c3 030d 	ubfx	r3, r3, #0, #14
 801a324:	b29b      	uxth	r3, r3
 801a326:	f5a3 4380 	sub.w	r3, r3, #16384	@ 0x4000
 801a32a:	b29a      	uxth	r2, r3
 801a32c:	4b01      	ldr	r3, [pc, #4]	@ (801a334 <udp_init+0x20>)
 801a32e:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_RAND */
}
 801a330:	bf00      	nop
 801a332:	bd80      	pop	{r7, pc}
 801a334:	200000c0 	.word	0x200000c0

0801a338 <udp_new_port>:
 *
 * @return a new (free) local UDP port number
 */
static u16_t
udp_new_port(void)
{
 801a338:	b480      	push	{r7}
 801a33a:	b083      	sub	sp, #12
 801a33c:	af00      	add	r7, sp, #0
  u16_t n = 0;
 801a33e:	2300      	movs	r3, #0
 801a340:	80fb      	strh	r3, [r7, #6]
  struct udp_pcb *pcb;

again:
  if (udp_port++ == UDP_LOCAL_PORT_RANGE_END) {
 801a342:	4b17      	ldr	r3, [pc, #92]	@ (801a3a0 <udp_new_port+0x68>)
 801a344:	881b      	ldrh	r3, [r3, #0]
 801a346:	1c5a      	adds	r2, r3, #1
 801a348:	b291      	uxth	r1, r2
 801a34a:	4a15      	ldr	r2, [pc, #84]	@ (801a3a0 <udp_new_port+0x68>)
 801a34c:	8011      	strh	r1, [r2, #0]
 801a34e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 801a352:	4293      	cmp	r3, r2
 801a354:	d103      	bne.n	801a35e <udp_new_port+0x26>
    udp_port = UDP_LOCAL_PORT_RANGE_START;
 801a356:	4b12      	ldr	r3, [pc, #72]	@ (801a3a0 <udp_new_port+0x68>)
 801a358:	f44f 4240 	mov.w	r2, #49152	@ 0xc000
 801a35c:	801a      	strh	r2, [r3, #0]
  }
  /* Check all PCBs. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 801a35e:	4b11      	ldr	r3, [pc, #68]	@ (801a3a4 <udp_new_port+0x6c>)
 801a360:	681b      	ldr	r3, [r3, #0]
 801a362:	603b      	str	r3, [r7, #0]
 801a364:	e011      	b.n	801a38a <udp_new_port+0x52>
    if (pcb->local_port == udp_port) {
 801a366:	683b      	ldr	r3, [r7, #0]
 801a368:	8a5a      	ldrh	r2, [r3, #18]
 801a36a:	4b0d      	ldr	r3, [pc, #52]	@ (801a3a0 <udp_new_port+0x68>)
 801a36c:	881b      	ldrh	r3, [r3, #0]
 801a36e:	429a      	cmp	r2, r3
 801a370:	d108      	bne.n	801a384 <udp_new_port+0x4c>
      if (++n > (UDP_LOCAL_PORT_RANGE_END - UDP_LOCAL_PORT_RANGE_START)) {
 801a372:	88fb      	ldrh	r3, [r7, #6]
 801a374:	3301      	adds	r3, #1
 801a376:	80fb      	strh	r3, [r7, #6]
 801a378:	88fb      	ldrh	r3, [r7, #6]
 801a37a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 801a37e:	d3e0      	bcc.n	801a342 <udp_new_port+0xa>
        return 0;
 801a380:	2300      	movs	r3, #0
 801a382:	e007      	b.n	801a394 <udp_new_port+0x5c>
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 801a384:	683b      	ldr	r3, [r7, #0]
 801a386:	68db      	ldr	r3, [r3, #12]
 801a388:	603b      	str	r3, [r7, #0]
 801a38a:	683b      	ldr	r3, [r7, #0]
 801a38c:	2b00      	cmp	r3, #0
 801a38e:	d1ea      	bne.n	801a366 <udp_new_port+0x2e>
      }
      goto again;
    }
  }
  return udp_port;
 801a390:	4b03      	ldr	r3, [pc, #12]	@ (801a3a0 <udp_new_port+0x68>)
 801a392:	881b      	ldrh	r3, [r3, #0]
}
 801a394:	4618      	mov	r0, r3
 801a396:	370c      	adds	r7, #12
 801a398:	46bd      	mov	sp, r7
 801a39a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a39e:	4770      	bx	lr
 801a3a0:	200000c0 	.word	0x200000c0
 801a3a4:	2000e54c 	.word	0x2000e54c

0801a3a8 <udp_input_local_match>:
 * @param broadcast 1 if his is an IPv4 broadcast (global or subnet-only), 0 otherwise (only used for IPv4)
 * @return 1 on match, 0 otherwise
 */
static u8_t
udp_input_local_match(struct udp_pcb *pcb, struct netif *inp, u8_t broadcast)
{
 801a3a8:	b580      	push	{r7, lr}
 801a3aa:	b084      	sub	sp, #16
 801a3ac:	af00      	add	r7, sp, #0
 801a3ae:	60f8      	str	r0, [r7, #12]
 801a3b0:	60b9      	str	r1, [r7, #8]
 801a3b2:	4613      	mov	r3, r2
 801a3b4:	71fb      	strb	r3, [r7, #7]
  LWIP_UNUSED_ARG(inp);       /* in IPv6 only case */
  LWIP_UNUSED_ARG(broadcast); /* in IPv6 only case */

  LWIP_ASSERT("udp_input_local_match: invalid pcb", pcb != NULL);
 801a3b6:	68fb      	ldr	r3, [r7, #12]
 801a3b8:	2b00      	cmp	r3, #0
 801a3ba:	d105      	bne.n	801a3c8 <udp_input_local_match+0x20>
 801a3bc:	4b27      	ldr	r3, [pc, #156]	@ (801a45c <udp_input_local_match+0xb4>)
 801a3be:	2287      	movs	r2, #135	@ 0x87
 801a3c0:	4927      	ldr	r1, [pc, #156]	@ (801a460 <udp_input_local_match+0xb8>)
 801a3c2:	4828      	ldr	r0, [pc, #160]	@ (801a464 <udp_input_local_match+0xbc>)
 801a3c4:	f003 fea2 	bl	801e10c <iprintf>
  LWIP_ASSERT("udp_input_local_match: invalid netif", inp != NULL);
 801a3c8:	68bb      	ldr	r3, [r7, #8]
 801a3ca:	2b00      	cmp	r3, #0
 801a3cc:	d105      	bne.n	801a3da <udp_input_local_match+0x32>
 801a3ce:	4b23      	ldr	r3, [pc, #140]	@ (801a45c <udp_input_local_match+0xb4>)
 801a3d0:	2288      	movs	r2, #136	@ 0x88
 801a3d2:	4925      	ldr	r1, [pc, #148]	@ (801a468 <udp_input_local_match+0xc0>)
 801a3d4:	4823      	ldr	r0, [pc, #140]	@ (801a464 <udp_input_local_match+0xbc>)
 801a3d6:	f003 fe99 	bl	801e10c <iprintf>

  /* check if PCB is bound to specific netif */
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 801a3da:	68fb      	ldr	r3, [r7, #12]
 801a3dc:	7a1b      	ldrb	r3, [r3, #8]
 801a3de:	2b00      	cmp	r3, #0
 801a3e0:	d00b      	beq.n	801a3fa <udp_input_local_match+0x52>
      (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 801a3e2:	68fb      	ldr	r3, [r7, #12]
 801a3e4:	7a1a      	ldrb	r2, [r3, #8]
 801a3e6:	4b21      	ldr	r3, [pc, #132]	@ (801a46c <udp_input_local_match+0xc4>)
 801a3e8:	685b      	ldr	r3, [r3, #4]
 801a3ea:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 801a3ee:	3301      	adds	r3, #1
 801a3f0:	b2db      	uxtb	r3, r3
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 801a3f2:	429a      	cmp	r2, r3
 801a3f4:	d001      	beq.n	801a3fa <udp_input_local_match+0x52>
    return 0;
 801a3f6:	2300      	movs	r3, #0
 801a3f8:	e02b      	b.n	801a452 <udp_input_local_match+0xaa>
  /* Only need to check PCB if incoming IP version matches PCB IP version */
  if (IP_ADDR_PCB_VERSION_MATCH_EXACT(pcb, ip_current_dest_addr())) {
#if LWIP_IPV4
    /* Special case: IPv4 broadcast: all or broadcasts in my subnet
     * Note: broadcast variable can only be 1 if it is an IPv4 broadcast */
    if (broadcast != 0) {
 801a3fa:	79fb      	ldrb	r3, [r7, #7]
 801a3fc:	2b00      	cmp	r3, #0
 801a3fe:	d018      	beq.n	801a432 <udp_input_local_match+0x8a>
#if IP_SOF_BROADCAST_RECV
      if (ip_get_option(pcb, SOF_BROADCAST))
#endif /* IP_SOF_BROADCAST_RECV */
      {
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 801a400:	68fb      	ldr	r3, [r7, #12]
 801a402:	2b00      	cmp	r3, #0
 801a404:	d013      	beq.n	801a42e <udp_input_local_match+0x86>
 801a406:	68fb      	ldr	r3, [r7, #12]
 801a408:	681b      	ldr	r3, [r3, #0]
 801a40a:	2b00      	cmp	r3, #0
 801a40c:	d00f      	beq.n	801a42e <udp_input_local_match+0x86>
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 801a40e:	4b17      	ldr	r3, [pc, #92]	@ (801a46c <udp_input_local_match+0xc4>)
 801a410:	695b      	ldr	r3, [r3, #20]
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 801a412:	f1b3 3fff 	cmp.w	r3, #4294967295
 801a416:	d00a      	beq.n	801a42e <udp_input_local_match+0x86>
            ip4_addr_netcmp(ip_2_ip4(&pcb->local_ip), ip4_current_dest_addr(), netif_ip4_netmask(inp))) {
 801a418:	68fb      	ldr	r3, [r7, #12]
 801a41a:	681a      	ldr	r2, [r3, #0]
 801a41c:	4b13      	ldr	r3, [pc, #76]	@ (801a46c <udp_input_local_match+0xc4>)
 801a41e:	695b      	ldr	r3, [r3, #20]
 801a420:	405a      	eors	r2, r3
 801a422:	68bb      	ldr	r3, [r7, #8]
 801a424:	3308      	adds	r3, #8
 801a426:	681b      	ldr	r3, [r3, #0]
 801a428:	4013      	ands	r3, r2
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 801a42a:	2b00      	cmp	r3, #0
 801a42c:	d110      	bne.n	801a450 <udp_input_local_match+0xa8>
          return 1;
 801a42e:	2301      	movs	r3, #1
 801a430:	e00f      	b.n	801a452 <udp_input_local_match+0xaa>
        }
      }
    } else
#endif /* LWIP_IPV4 */
      /* Handle IPv4 and IPv6: all or exact match */
      if (ip_addr_isany(&pcb->local_ip) || ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 801a432:	68fb      	ldr	r3, [r7, #12]
 801a434:	2b00      	cmp	r3, #0
 801a436:	d009      	beq.n	801a44c <udp_input_local_match+0xa4>
 801a438:	68fb      	ldr	r3, [r7, #12]
 801a43a:	681b      	ldr	r3, [r3, #0]
 801a43c:	2b00      	cmp	r3, #0
 801a43e:	d005      	beq.n	801a44c <udp_input_local_match+0xa4>
 801a440:	68fb      	ldr	r3, [r7, #12]
 801a442:	681a      	ldr	r2, [r3, #0]
 801a444:	4b09      	ldr	r3, [pc, #36]	@ (801a46c <udp_input_local_match+0xc4>)
 801a446:	695b      	ldr	r3, [r3, #20]
 801a448:	429a      	cmp	r2, r3
 801a44a:	d101      	bne.n	801a450 <udp_input_local_match+0xa8>
        return 1;
 801a44c:	2301      	movs	r3, #1
 801a44e:	e000      	b.n	801a452 <udp_input_local_match+0xaa>
      }
  }

  return 0;
 801a450:	2300      	movs	r3, #0
}
 801a452:	4618      	mov	r0, r3
 801a454:	3710      	adds	r7, #16
 801a456:	46bd      	mov	sp, r7
 801a458:	bd80      	pop	{r7, pc}
 801a45a:	bf00      	nop
 801a45c:	08021f6c 	.word	0x08021f6c
 801a460:	08021f9c 	.word	0x08021f9c
 801a464:	08021fc0 	.word	0x08021fc0
 801a468:	08021fe8 	.word	0x08021fe8
 801a46c:	2000b3f0 	.word	0x2000b3f0

0801a470 <udp_input>:
 * @param inp network interface on which the datagram was received.
 *
 */
void
udp_input(struct pbuf *p, struct netif *inp)
{
 801a470:	b590      	push	{r4, r7, lr}
 801a472:	b08d      	sub	sp, #52	@ 0x34
 801a474:	af02      	add	r7, sp, #8
 801a476:	6078      	str	r0, [r7, #4]
 801a478:	6039      	str	r1, [r7, #0]
  struct udp_hdr *udphdr;
  struct udp_pcb *pcb, *prev;
  struct udp_pcb *uncon_pcb;
  u16_t src, dest;
  u8_t broadcast;
  u8_t for_us = 0;
 801a47a:	2300      	movs	r3, #0
 801a47c:	76fb      	strb	r3, [r7, #27]

  LWIP_UNUSED_ARG(inp);

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("udp_input: invalid pbuf", p != NULL);
 801a47e:	687b      	ldr	r3, [r7, #4]
 801a480:	2b00      	cmp	r3, #0
 801a482:	d105      	bne.n	801a490 <udp_input+0x20>
 801a484:	4b7c      	ldr	r3, [pc, #496]	@ (801a678 <udp_input+0x208>)
 801a486:	22cf      	movs	r2, #207	@ 0xcf
 801a488:	497c      	ldr	r1, [pc, #496]	@ (801a67c <udp_input+0x20c>)
 801a48a:	487d      	ldr	r0, [pc, #500]	@ (801a680 <udp_input+0x210>)
 801a48c:	f003 fe3e 	bl	801e10c <iprintf>
  LWIP_ASSERT("udp_input: invalid netif", inp != NULL);
 801a490:	683b      	ldr	r3, [r7, #0]
 801a492:	2b00      	cmp	r3, #0
 801a494:	d105      	bne.n	801a4a2 <udp_input+0x32>
 801a496:	4b78      	ldr	r3, [pc, #480]	@ (801a678 <udp_input+0x208>)
 801a498:	22d0      	movs	r2, #208	@ 0xd0
 801a49a:	497a      	ldr	r1, [pc, #488]	@ (801a684 <udp_input+0x214>)
 801a49c:	4878      	ldr	r0, [pc, #480]	@ (801a680 <udp_input+0x210>)
 801a49e:	f003 fe35 	bl	801e10c <iprintf>
  PERF_START;

  UDP_STATS_INC(udp.recv);

  /* Check minimum length (UDP header) */
  if (p->len < UDP_HLEN) {
 801a4a2:	687b      	ldr	r3, [r7, #4]
 801a4a4:	895b      	ldrh	r3, [r3, #10]
 801a4a6:	2b07      	cmp	r3, #7
 801a4a8:	d803      	bhi.n	801a4b2 <udp_input+0x42>
    LWIP_DEBUGF(UDP_DEBUG,
                ("udp_input: short UDP datagram (%"U16_F" bytes) discarded\n", p->tot_len));
    UDP_STATS_INC(udp.lenerr);
    UDP_STATS_INC(udp.drop);
    MIB2_STATS_INC(mib2.udpinerrors);
    pbuf_free(p);
 801a4aa:	6878      	ldr	r0, [r7, #4]
 801a4ac:	f7f9 fa9c 	bl	80139e8 <pbuf_free>
    goto end;
 801a4b0:	e0de      	b.n	801a670 <udp_input+0x200>
  }

  udphdr = (struct udp_hdr *)p->payload;
 801a4b2:	687b      	ldr	r3, [r7, #4]
 801a4b4:	685b      	ldr	r3, [r3, #4]
 801a4b6:	617b      	str	r3, [r7, #20]

  /* is broadcast packet ? */
  broadcast = ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif());
 801a4b8:	4b73      	ldr	r3, [pc, #460]	@ (801a688 <udp_input+0x218>)
 801a4ba:	695b      	ldr	r3, [r3, #20]
 801a4bc:	4a72      	ldr	r2, [pc, #456]	@ (801a688 <udp_input+0x218>)
 801a4be:	6812      	ldr	r2, [r2, #0]
 801a4c0:	4611      	mov	r1, r2
 801a4c2:	4618      	mov	r0, r3
 801a4c4:	f001 fd96 	bl	801bff4 <ip4_addr_isbroadcast_u32>
 801a4c8:	4603      	mov	r3, r0
 801a4ca:	74fb      	strb	r3, [r7, #19]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_input: received datagram of length %"U16_F"\n", p->tot_len));

  /* convert src and dest ports to host byte order */
  src = lwip_ntohs(udphdr->src);
 801a4cc:	697b      	ldr	r3, [r7, #20]
 801a4ce:	881b      	ldrh	r3, [r3, #0]
 801a4d0:	b29b      	uxth	r3, r3
 801a4d2:	4618      	mov	r0, r3
 801a4d4:	f7f7 fe9a 	bl	801220c <lwip_htons>
 801a4d8:	4603      	mov	r3, r0
 801a4da:	823b      	strh	r3, [r7, #16]
  dest = lwip_ntohs(udphdr->dest);
 801a4dc:	697b      	ldr	r3, [r7, #20]
 801a4de:	885b      	ldrh	r3, [r3, #2]
 801a4e0:	b29b      	uxth	r3, r3
 801a4e2:	4618      	mov	r0, r3
 801a4e4:	f7f7 fe92 	bl	801220c <lwip_htons>
 801a4e8:	4603      	mov	r3, r0
 801a4ea:	81fb      	strh	r3, [r7, #14]
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_dest_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", lwip_ntohs(udphdr->dest)));
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_src_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", lwip_ntohs(udphdr->src)));

  pcb = NULL;
 801a4ec:	2300      	movs	r3, #0
 801a4ee:	627b      	str	r3, [r7, #36]	@ 0x24
  prev = NULL;
 801a4f0:	2300      	movs	r3, #0
 801a4f2:	623b      	str	r3, [r7, #32]
  uncon_pcb = NULL;
 801a4f4:	2300      	movs	r3, #0
 801a4f6:	61fb      	str	r3, [r7, #28]
  /* Iterate through the UDP pcb list for a matching pcb.
   * 'Perfect match' pcbs (connected to the remote port & ip address) are
   * preferred. If no perfect match is found, the first unconnected pcb that
   * matches the local port and ip address gets the datagram. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 801a4f8:	4b64      	ldr	r3, [pc, #400]	@ (801a68c <udp_input+0x21c>)
 801a4fa:	681b      	ldr	r3, [r3, #0]
 801a4fc:	627b      	str	r3, [r7, #36]	@ 0x24
 801a4fe:	e054      	b.n	801a5aa <udp_input+0x13a>
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", pcb->local_port));
    ip_addr_debug_print_val(UDP_DEBUG, pcb->remote_ip);
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", pcb->remote_port));

    /* compare PCB local addr+port to UDP destination addr+port */
    if ((pcb->local_port == dest) &&
 801a500:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a502:	8a5b      	ldrh	r3, [r3, #18]
 801a504:	89fa      	ldrh	r2, [r7, #14]
 801a506:	429a      	cmp	r2, r3
 801a508:	d14a      	bne.n	801a5a0 <udp_input+0x130>
        (udp_input_local_match(pcb, inp, broadcast) != 0)) {
 801a50a:	7cfb      	ldrb	r3, [r7, #19]
 801a50c:	461a      	mov	r2, r3
 801a50e:	6839      	ldr	r1, [r7, #0]
 801a510:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801a512:	f7ff ff49 	bl	801a3a8 <udp_input_local_match>
 801a516:	4603      	mov	r3, r0
    if ((pcb->local_port == dest) &&
 801a518:	2b00      	cmp	r3, #0
 801a51a:	d041      	beq.n	801a5a0 <udp_input+0x130>
      if ((pcb->flags & UDP_FLAGS_CONNECTED) == 0) {
 801a51c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a51e:	7c1b      	ldrb	r3, [r3, #16]
 801a520:	f003 0304 	and.w	r3, r3, #4
 801a524:	2b00      	cmp	r3, #0
 801a526:	d11d      	bne.n	801a564 <udp_input+0xf4>
        if (uncon_pcb == NULL) {
 801a528:	69fb      	ldr	r3, [r7, #28]
 801a52a:	2b00      	cmp	r3, #0
 801a52c:	d102      	bne.n	801a534 <udp_input+0xc4>
          /* the first unconnected matching PCB */
          uncon_pcb = pcb;
 801a52e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a530:	61fb      	str	r3, [r7, #28]
 801a532:	e017      	b.n	801a564 <udp_input+0xf4>
#if LWIP_IPV4
        } else if (broadcast && ip4_current_dest_addr()->addr == IPADDR_BROADCAST) {
 801a534:	7cfb      	ldrb	r3, [r7, #19]
 801a536:	2b00      	cmp	r3, #0
 801a538:	d014      	beq.n	801a564 <udp_input+0xf4>
 801a53a:	4b53      	ldr	r3, [pc, #332]	@ (801a688 <udp_input+0x218>)
 801a53c:	695b      	ldr	r3, [r3, #20]
 801a53e:	f1b3 3fff 	cmp.w	r3, #4294967295
 801a542:	d10f      	bne.n	801a564 <udp_input+0xf4>
          /* global broadcast address (only valid for IPv4; match was checked before) */
          if (!IP_IS_V4_VAL(uncon_pcb->local_ip) || !ip4_addr_cmp(ip_2_ip4(&uncon_pcb->local_ip), netif_ip4_addr(inp))) {
 801a544:	69fb      	ldr	r3, [r7, #28]
 801a546:	681a      	ldr	r2, [r3, #0]
 801a548:	683b      	ldr	r3, [r7, #0]
 801a54a:	3304      	adds	r3, #4
 801a54c:	681b      	ldr	r3, [r3, #0]
 801a54e:	429a      	cmp	r2, r3
 801a550:	d008      	beq.n	801a564 <udp_input+0xf4>
            /* uncon_pcb does not match the input netif, check this pcb */
            if (IP_IS_V4_VAL(pcb->local_ip) && ip4_addr_cmp(ip_2_ip4(&pcb->local_ip), netif_ip4_addr(inp))) {
 801a552:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a554:	681a      	ldr	r2, [r3, #0]
 801a556:	683b      	ldr	r3, [r7, #0]
 801a558:	3304      	adds	r3, #4
 801a55a:	681b      	ldr	r3, [r3, #0]
 801a55c:	429a      	cmp	r2, r3
 801a55e:	d101      	bne.n	801a564 <udp_input+0xf4>
              /* better match */
              uncon_pcb = pcb;
 801a560:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a562:	61fb      	str	r3, [r7, #28]
        }
#endif /* SO_REUSE */
      }

      /* compare PCB remote addr+port to UDP source addr+port */
      if ((pcb->remote_port == src) &&
 801a564:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a566:	8a9b      	ldrh	r3, [r3, #20]
 801a568:	8a3a      	ldrh	r2, [r7, #16]
 801a56a:	429a      	cmp	r2, r3
 801a56c:	d118      	bne.n	801a5a0 <udp_input+0x130>
          (ip_addr_isany_val(pcb->remote_ip) ||
 801a56e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a570:	685b      	ldr	r3, [r3, #4]
      if ((pcb->remote_port == src) &&
 801a572:	2b00      	cmp	r3, #0
 801a574:	d005      	beq.n	801a582 <udp_input+0x112>
           ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()))) {
 801a576:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a578:	685a      	ldr	r2, [r3, #4]
 801a57a:	4b43      	ldr	r3, [pc, #268]	@ (801a688 <udp_input+0x218>)
 801a57c:	691b      	ldr	r3, [r3, #16]
          (ip_addr_isany_val(pcb->remote_ip) ||
 801a57e:	429a      	cmp	r2, r3
 801a580:	d10e      	bne.n	801a5a0 <udp_input+0x130>
        /* the first fully matching PCB */
        if (prev != NULL) {
 801a582:	6a3b      	ldr	r3, [r7, #32]
 801a584:	2b00      	cmp	r3, #0
 801a586:	d014      	beq.n	801a5b2 <udp_input+0x142>
          /* move the pcb to the front of udp_pcbs so that is
             found faster next time */
          prev->next = pcb->next;
 801a588:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a58a:	68da      	ldr	r2, [r3, #12]
 801a58c:	6a3b      	ldr	r3, [r7, #32]
 801a58e:	60da      	str	r2, [r3, #12]
          pcb->next = udp_pcbs;
 801a590:	4b3e      	ldr	r3, [pc, #248]	@ (801a68c <udp_input+0x21c>)
 801a592:	681a      	ldr	r2, [r3, #0]
 801a594:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a596:	60da      	str	r2, [r3, #12]
          udp_pcbs = pcb;
 801a598:	4a3c      	ldr	r2, [pc, #240]	@ (801a68c <udp_input+0x21c>)
 801a59a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a59c:	6013      	str	r3, [r2, #0]
        } else {
          UDP_STATS_INC(udp.cachehit);
        }
        break;
 801a59e:	e008      	b.n	801a5b2 <udp_input+0x142>
      }
    }

    prev = pcb;
 801a5a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a5a2:	623b      	str	r3, [r7, #32]
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 801a5a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a5a6:	68db      	ldr	r3, [r3, #12]
 801a5a8:	627b      	str	r3, [r7, #36]	@ 0x24
 801a5aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a5ac:	2b00      	cmp	r3, #0
 801a5ae:	d1a7      	bne.n	801a500 <udp_input+0x90>
 801a5b0:	e000      	b.n	801a5b4 <udp_input+0x144>
        break;
 801a5b2:	bf00      	nop
  }
  /* no fully matching pcb found? then look for an unconnected pcb */
  if (pcb == NULL) {
 801a5b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a5b6:	2b00      	cmp	r3, #0
 801a5b8:	d101      	bne.n	801a5be <udp_input+0x14e>
    pcb = uncon_pcb;
 801a5ba:	69fb      	ldr	r3, [r7, #28]
 801a5bc:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* Check checksum if this is a match or if it was directed at us. */
  if (pcb != NULL) {
 801a5be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a5c0:	2b00      	cmp	r3, #0
 801a5c2:	d002      	beq.n	801a5ca <udp_input+0x15a>
    for_us = 1;
 801a5c4:	2301      	movs	r3, #1
 801a5c6:	76fb      	strb	r3, [r7, #27]
 801a5c8:	e00a      	b.n	801a5e0 <udp_input+0x170>
      for_us = netif_get_ip6_addr_match(inp, ip6_current_dest_addr()) >= 0;
    }
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    if (!ip_current_is_v6()) {
      for_us = ip4_addr_cmp(netif_ip4_addr(inp), ip4_current_dest_addr());
 801a5ca:	683b      	ldr	r3, [r7, #0]
 801a5cc:	3304      	adds	r3, #4
 801a5ce:	681a      	ldr	r2, [r3, #0]
 801a5d0:	4b2d      	ldr	r3, [pc, #180]	@ (801a688 <udp_input+0x218>)
 801a5d2:	695b      	ldr	r3, [r3, #20]
 801a5d4:	429a      	cmp	r2, r3
 801a5d6:	bf0c      	ite	eq
 801a5d8:	2301      	moveq	r3, #1
 801a5da:	2300      	movne	r3, #0
 801a5dc:	b2db      	uxtb	r3, r3
 801a5de:	76fb      	strb	r3, [r7, #27]
    }
#endif /* LWIP_IPV4 */
  }

  if (for_us) {
 801a5e0:	7efb      	ldrb	r3, [r7, #27]
 801a5e2:	2b00      	cmp	r3, #0
 801a5e4:	d041      	beq.n	801a66a <udp_input+0x1fa>
          }
        }
      }
    }
#endif /* CHECKSUM_CHECK_UDP */
    if (pbuf_remove_header(p, UDP_HLEN)) {
 801a5e6:	2108      	movs	r1, #8
 801a5e8:	6878      	ldr	r0, [r7, #4]
 801a5ea:	f7f9 f977 	bl	80138dc <pbuf_remove_header>
 801a5ee:	4603      	mov	r3, r0
 801a5f0:	2b00      	cmp	r3, #0
 801a5f2:	d00a      	beq.n	801a60a <udp_input+0x19a>
      /* Can we cope with this failing? Just assert for now */
      LWIP_ASSERT("pbuf_remove_header failed\n", 0);
 801a5f4:	4b20      	ldr	r3, [pc, #128]	@ (801a678 <udp_input+0x208>)
 801a5f6:	f44f 72b8 	mov.w	r2, #368	@ 0x170
 801a5fa:	4925      	ldr	r1, [pc, #148]	@ (801a690 <udp_input+0x220>)
 801a5fc:	4820      	ldr	r0, [pc, #128]	@ (801a680 <udp_input+0x210>)
 801a5fe:	f003 fd85 	bl	801e10c <iprintf>
      UDP_STATS_INC(udp.drop);
      MIB2_STATS_INC(mib2.udpinerrors);
      pbuf_free(p);
 801a602:	6878      	ldr	r0, [r7, #4]
 801a604:	f7f9 f9f0 	bl	80139e8 <pbuf_free>
      goto end;
 801a608:	e032      	b.n	801a670 <udp_input+0x200>
    }

    if (pcb != NULL) {
 801a60a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a60c:	2b00      	cmp	r3, #0
 801a60e:	d012      	beq.n	801a636 <udp_input+0x1c6>
          }
        }
      }
#endif /* SO_REUSE && SO_REUSE_RXTOALL */
      /* callback */
      if (pcb->recv != NULL) {
 801a610:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a612:	699b      	ldr	r3, [r3, #24]
 801a614:	2b00      	cmp	r3, #0
 801a616:	d00a      	beq.n	801a62e <udp_input+0x1be>
        /* now the recv function is responsible for freeing p */
        pcb->recv(pcb->recv_arg, pcb, p, ip_current_src_addr(), src);
 801a618:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a61a:	699c      	ldr	r4, [r3, #24]
 801a61c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a61e:	69d8      	ldr	r0, [r3, #28]
 801a620:	8a3b      	ldrh	r3, [r7, #16]
 801a622:	9300      	str	r3, [sp, #0]
 801a624:	4b1b      	ldr	r3, [pc, #108]	@ (801a694 <udp_input+0x224>)
 801a626:	687a      	ldr	r2, [r7, #4]
 801a628:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 801a62a:	47a0      	blx	r4
  } else {
    pbuf_free(p);
  }
end:
  PERF_STOP("udp_input");
  return;
 801a62c:	e021      	b.n	801a672 <udp_input+0x202>
        pbuf_free(p);
 801a62e:	6878      	ldr	r0, [r7, #4]
 801a630:	f7f9 f9da 	bl	80139e8 <pbuf_free>
        goto end;
 801a634:	e01c      	b.n	801a670 <udp_input+0x200>
      if (!broadcast && !ip_addr_ismulticast(ip_current_dest_addr())) {
 801a636:	7cfb      	ldrb	r3, [r7, #19]
 801a638:	2b00      	cmp	r3, #0
 801a63a:	d112      	bne.n	801a662 <udp_input+0x1f2>
 801a63c:	4b12      	ldr	r3, [pc, #72]	@ (801a688 <udp_input+0x218>)
 801a63e:	695b      	ldr	r3, [r3, #20]
 801a640:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 801a644:	2be0      	cmp	r3, #224	@ 0xe0
 801a646:	d00c      	beq.n	801a662 <udp_input+0x1f2>
        pbuf_header_force(p, (s16_t)(ip_current_header_tot_len() + UDP_HLEN));
 801a648:	4b0f      	ldr	r3, [pc, #60]	@ (801a688 <udp_input+0x218>)
 801a64a:	899b      	ldrh	r3, [r3, #12]
 801a64c:	3308      	adds	r3, #8
 801a64e:	b29b      	uxth	r3, r3
 801a650:	b21b      	sxth	r3, r3
 801a652:	4619      	mov	r1, r3
 801a654:	6878      	ldr	r0, [r7, #4]
 801a656:	f7f9 f9b4 	bl	80139c2 <pbuf_header_force>
        icmp_port_unreach(ip_current_is_v6(), p);
 801a65a:	2103      	movs	r1, #3
 801a65c:	6878      	ldr	r0, [r7, #4]
 801a65e:	f001 f9a9 	bl	801b9b4 <icmp_dest_unreach>
      pbuf_free(p);
 801a662:	6878      	ldr	r0, [r7, #4]
 801a664:	f7f9 f9c0 	bl	80139e8 <pbuf_free>
  return;
 801a668:	e003      	b.n	801a672 <udp_input+0x202>
    pbuf_free(p);
 801a66a:	6878      	ldr	r0, [r7, #4]
 801a66c:	f7f9 f9bc 	bl	80139e8 <pbuf_free>
  return;
 801a670:	bf00      	nop
  UDP_STATS_INC(udp.drop);
  MIB2_STATS_INC(mib2.udpinerrors);
  pbuf_free(p);
  PERF_STOP("udp_input");
#endif /* CHECKSUM_CHECK_UDP */
}
 801a672:	372c      	adds	r7, #44	@ 0x2c
 801a674:	46bd      	mov	sp, r7
 801a676:	bd90      	pop	{r4, r7, pc}
 801a678:	08021f6c 	.word	0x08021f6c
 801a67c:	08022010 	.word	0x08022010
 801a680:	08021fc0 	.word	0x08021fc0
 801a684:	08022028 	.word	0x08022028
 801a688:	2000b3f0 	.word	0x2000b3f0
 801a68c:	2000e54c 	.word	0x2000e54c
 801a690:	08022044 	.word	0x08022044
 801a694:	2000b400 	.word	0x2000b400

0801a698 <udp_bind>:
 *
 * @see udp_disconnect()
 */
err_t
udp_bind(struct udp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port)
{
 801a698:	b580      	push	{r7, lr}
 801a69a:	b086      	sub	sp, #24
 801a69c:	af00      	add	r7, sp, #0
 801a69e:	60f8      	str	r0, [r7, #12]
 801a6a0:	60b9      	str	r1, [r7, #8]
 801a6a2:	4613      	mov	r3, r2
 801a6a4:	80fb      	strh	r3, [r7, #6]

  LWIP_ASSERT_CORE_LOCKED();

#if LWIP_IPV4
  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 801a6a6:	68bb      	ldr	r3, [r7, #8]
 801a6a8:	2b00      	cmp	r3, #0
 801a6aa:	d101      	bne.n	801a6b0 <udp_bind+0x18>
    ipaddr = IP4_ADDR_ANY;
 801a6ac:	4b39      	ldr	r3, [pc, #228]	@ (801a794 <udp_bind+0xfc>)
 801a6ae:	60bb      	str	r3, [r7, #8]
  }
#else /* LWIP_IPV4 */
  LWIP_ERROR("udp_bind: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
#endif /* LWIP_IPV4 */

  LWIP_ERROR("udp_bind: invalid pcb", pcb != NULL, return ERR_ARG);
 801a6b0:	68fb      	ldr	r3, [r7, #12]
 801a6b2:	2b00      	cmp	r3, #0
 801a6b4:	d109      	bne.n	801a6ca <udp_bind+0x32>
 801a6b6:	4b38      	ldr	r3, [pc, #224]	@ (801a798 <udp_bind+0x100>)
 801a6b8:	f240 32b7 	movw	r2, #951	@ 0x3b7
 801a6bc:	4937      	ldr	r1, [pc, #220]	@ (801a79c <udp_bind+0x104>)
 801a6be:	4838      	ldr	r0, [pc, #224]	@ (801a7a0 <udp_bind+0x108>)
 801a6c0:	f003 fd24 	bl	801e10c <iprintf>
 801a6c4:	f06f 030f 	mvn.w	r3, #15
 801a6c8:	e060      	b.n	801a78c <udp_bind+0xf4>

  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_bind(ipaddr = "));
  ip_addr_debug_print(UDP_DEBUG | LWIP_DBG_TRACE, ipaddr);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, (", port = %"U16_F")\n", port));

  rebind = 0;
 801a6ca:	2300      	movs	r3, #0
 801a6cc:	74fb      	strb	r3, [r7, #19]
  /* Check for double bind and rebind of the same pcb */
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 801a6ce:	4b35      	ldr	r3, [pc, #212]	@ (801a7a4 <udp_bind+0x10c>)
 801a6d0:	681b      	ldr	r3, [r3, #0]
 801a6d2:	617b      	str	r3, [r7, #20]
 801a6d4:	e009      	b.n	801a6ea <udp_bind+0x52>
    /* is this UDP PCB already on active list? */
    if (pcb == ipcb) {
 801a6d6:	68fa      	ldr	r2, [r7, #12]
 801a6d8:	697b      	ldr	r3, [r7, #20]
 801a6da:	429a      	cmp	r2, r3
 801a6dc:	d102      	bne.n	801a6e4 <udp_bind+0x4c>
      rebind = 1;
 801a6de:	2301      	movs	r3, #1
 801a6e0:	74fb      	strb	r3, [r7, #19]
      break;
 801a6e2:	e005      	b.n	801a6f0 <udp_bind+0x58>
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 801a6e4:	697b      	ldr	r3, [r7, #20]
 801a6e6:	68db      	ldr	r3, [r3, #12]
 801a6e8:	617b      	str	r3, [r7, #20]
 801a6ea:	697b      	ldr	r3, [r7, #20]
 801a6ec:	2b00      	cmp	r3, #0
 801a6ee:	d1f2      	bne.n	801a6d6 <udp_bind+0x3e>
    ipaddr = &zoned_ipaddr;
  }
#endif /* LWIP_IPV6 && LWIP_IPV6_SCOPES */

  /* no port specified? */
  if (port == 0) {
 801a6f0:	88fb      	ldrh	r3, [r7, #6]
 801a6f2:	2b00      	cmp	r3, #0
 801a6f4:	d109      	bne.n	801a70a <udp_bind+0x72>
    port = udp_new_port();
 801a6f6:	f7ff fe1f 	bl	801a338 <udp_new_port>
 801a6fa:	4603      	mov	r3, r0
 801a6fc:	80fb      	strh	r3, [r7, #6]
    if (port == 0) {
 801a6fe:	88fb      	ldrh	r3, [r7, #6]
 801a700:	2b00      	cmp	r3, #0
 801a702:	d12c      	bne.n	801a75e <udp_bind+0xc6>
      /* no more ports available in local range */
      LWIP_DEBUGF(UDP_DEBUG, ("udp_bind: out of free UDP ports\n"));
      return ERR_USE;
 801a704:	f06f 0307 	mvn.w	r3, #7
 801a708:	e040      	b.n	801a78c <udp_bind+0xf4>
    }
  } else {
    for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 801a70a:	4b26      	ldr	r3, [pc, #152]	@ (801a7a4 <udp_bind+0x10c>)
 801a70c:	681b      	ldr	r3, [r3, #0]
 801a70e:	617b      	str	r3, [r7, #20]
 801a710:	e022      	b.n	801a758 <udp_bind+0xc0>
      if (pcb != ipcb) {
 801a712:	68fa      	ldr	r2, [r7, #12]
 801a714:	697b      	ldr	r3, [r7, #20]
 801a716:	429a      	cmp	r2, r3
 801a718:	d01b      	beq.n	801a752 <udp_bind+0xba>
        if (!ip_get_option(pcb, SOF_REUSEADDR) ||
            !ip_get_option(ipcb, SOF_REUSEADDR))
#endif /* SO_REUSE */
        {
          /* port matches that of PCB in list and REUSEADDR not set -> reject */
          if ((ipcb->local_port == port) &&
 801a71a:	697b      	ldr	r3, [r7, #20]
 801a71c:	8a5b      	ldrh	r3, [r3, #18]
 801a71e:	88fa      	ldrh	r2, [r7, #6]
 801a720:	429a      	cmp	r2, r3
 801a722:	d116      	bne.n	801a752 <udp_bind+0xba>
              /* IP address matches or any IP used? */
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 801a724:	697b      	ldr	r3, [r7, #20]
 801a726:	681a      	ldr	r2, [r3, #0]
 801a728:	68bb      	ldr	r3, [r7, #8]
 801a72a:	681b      	ldr	r3, [r3, #0]
          if ((ipcb->local_port == port) &&
 801a72c:	429a      	cmp	r2, r3
 801a72e:	d00d      	beq.n	801a74c <udp_bind+0xb4>
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 801a730:	68bb      	ldr	r3, [r7, #8]
 801a732:	2b00      	cmp	r3, #0
 801a734:	d00a      	beq.n	801a74c <udp_bind+0xb4>
 801a736:	68bb      	ldr	r3, [r7, #8]
 801a738:	681b      	ldr	r3, [r3, #0]
 801a73a:	2b00      	cmp	r3, #0
 801a73c:	d006      	beq.n	801a74c <udp_bind+0xb4>
              ip_addr_isany(&ipcb->local_ip))) {
 801a73e:	697b      	ldr	r3, [r7, #20]
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 801a740:	2b00      	cmp	r3, #0
 801a742:	d003      	beq.n	801a74c <udp_bind+0xb4>
              ip_addr_isany(&ipcb->local_ip))) {
 801a744:	697b      	ldr	r3, [r7, #20]
 801a746:	681b      	ldr	r3, [r3, #0]
 801a748:	2b00      	cmp	r3, #0
 801a74a:	d102      	bne.n	801a752 <udp_bind+0xba>
            /* other PCB already binds to this local IP and port */
            LWIP_DEBUGF(UDP_DEBUG,
                        ("udp_bind: local port %"U16_F" already bound by another pcb\n", port));
            return ERR_USE;
 801a74c:	f06f 0307 	mvn.w	r3, #7
 801a750:	e01c      	b.n	801a78c <udp_bind+0xf4>
    for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 801a752:	697b      	ldr	r3, [r7, #20]
 801a754:	68db      	ldr	r3, [r3, #12]
 801a756:	617b      	str	r3, [r7, #20]
 801a758:	697b      	ldr	r3, [r7, #20]
 801a75a:	2b00      	cmp	r3, #0
 801a75c:	d1d9      	bne.n	801a712 <udp_bind+0x7a>
        }
      }
    }
  }

  ip_addr_set_ipaddr(&pcb->local_ip, ipaddr);
 801a75e:	68bb      	ldr	r3, [r7, #8]
 801a760:	2b00      	cmp	r3, #0
 801a762:	d002      	beq.n	801a76a <udp_bind+0xd2>
 801a764:	68bb      	ldr	r3, [r7, #8]
 801a766:	681b      	ldr	r3, [r3, #0]
 801a768:	e000      	b.n	801a76c <udp_bind+0xd4>
 801a76a:	2300      	movs	r3, #0
 801a76c:	68fa      	ldr	r2, [r7, #12]
 801a76e:	6013      	str	r3, [r2, #0]

  pcb->local_port = port;
 801a770:	68fb      	ldr	r3, [r7, #12]
 801a772:	88fa      	ldrh	r2, [r7, #6]
 801a774:	825a      	strh	r2, [r3, #18]
  mib2_udp_bind(pcb);
  /* pcb not active yet? */
  if (rebind == 0) {
 801a776:	7cfb      	ldrb	r3, [r7, #19]
 801a778:	2b00      	cmp	r3, #0
 801a77a:	d106      	bne.n	801a78a <udp_bind+0xf2>
    /* place the PCB on the active list if not already there */
    pcb->next = udp_pcbs;
 801a77c:	4b09      	ldr	r3, [pc, #36]	@ (801a7a4 <udp_bind+0x10c>)
 801a77e:	681a      	ldr	r2, [r3, #0]
 801a780:	68fb      	ldr	r3, [r7, #12]
 801a782:	60da      	str	r2, [r3, #12]
    udp_pcbs = pcb;
 801a784:	4a07      	ldr	r2, [pc, #28]	@ (801a7a4 <udp_bind+0x10c>)
 801a786:	68fb      	ldr	r3, [r7, #12]
 801a788:	6013      	str	r3, [r2, #0]
  }
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("udp_bind: bound to "));
  ip_addr_debug_print_val(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, pcb->local_ip);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, (", port %"U16_F")\n", pcb->local_port));
  return ERR_OK;
 801a78a:	2300      	movs	r3, #0
}
 801a78c:	4618      	mov	r0, r3
 801a78e:	3718      	adds	r7, #24
 801a790:	46bd      	mov	sp, r7
 801a792:	bd80      	pop	{r7, pc}
 801a794:	08034b58 	.word	0x08034b58
 801a798:	08021f6c 	.word	0x08021f6c
 801a79c:	08022234 	.word	0x08022234
 801a7a0:	08021fc0 	.word	0x08021fc0
 801a7a4:	2000e54c 	.word	0x2000e54c

0801a7a8 <udp_recv>:
 * @param recv function pointer of the callback function
 * @param recv_arg additional argument to pass to the callback function
 */
void
udp_recv(struct udp_pcb *pcb, udp_recv_fn recv, void *recv_arg)
{
 801a7a8:	b580      	push	{r7, lr}
 801a7aa:	b084      	sub	sp, #16
 801a7ac:	af00      	add	r7, sp, #0
 801a7ae:	60f8      	str	r0, [r7, #12]
 801a7b0:	60b9      	str	r1, [r7, #8]
 801a7b2:	607a      	str	r2, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_recv: invalid pcb", pcb != NULL, return);
 801a7b4:	68fb      	ldr	r3, [r7, #12]
 801a7b6:	2b00      	cmp	r3, #0
 801a7b8:	d107      	bne.n	801a7ca <udp_recv+0x22>
 801a7ba:	4b08      	ldr	r3, [pc, #32]	@ (801a7dc <udp_recv+0x34>)
 801a7bc:	f240 428a 	movw	r2, #1162	@ 0x48a
 801a7c0:	4907      	ldr	r1, [pc, #28]	@ (801a7e0 <udp_recv+0x38>)
 801a7c2:	4808      	ldr	r0, [pc, #32]	@ (801a7e4 <udp_recv+0x3c>)
 801a7c4:	f003 fca2 	bl	801e10c <iprintf>
 801a7c8:	e005      	b.n	801a7d6 <udp_recv+0x2e>

  /* remember recv() callback and user data */
  pcb->recv = recv;
 801a7ca:	68fb      	ldr	r3, [r7, #12]
 801a7cc:	68ba      	ldr	r2, [r7, #8]
 801a7ce:	619a      	str	r2, [r3, #24]
  pcb->recv_arg = recv_arg;
 801a7d0:	68fb      	ldr	r3, [r7, #12]
 801a7d2:	687a      	ldr	r2, [r7, #4]
 801a7d4:	61da      	str	r2, [r3, #28]
}
 801a7d6:	3710      	adds	r7, #16
 801a7d8:	46bd      	mov	sp, r7
 801a7da:	bd80      	pop	{r7, pc}
 801a7dc:	08021f6c 	.word	0x08021f6c
 801a7e0:	080222a0 	.word	0x080222a0
 801a7e4:	08021fc0 	.word	0x08021fc0

0801a7e8 <udp_remove>:
 *
 * @see udp_new()
 */
void
udp_remove(struct udp_pcb *pcb)
{
 801a7e8:	b580      	push	{r7, lr}
 801a7ea:	b084      	sub	sp, #16
 801a7ec:	af00      	add	r7, sp, #0
 801a7ee:	6078      	str	r0, [r7, #4]
  struct udp_pcb *pcb2;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_remove: invalid pcb", pcb != NULL, return);
 801a7f0:	687b      	ldr	r3, [r7, #4]
 801a7f2:	2b00      	cmp	r3, #0
 801a7f4:	d107      	bne.n	801a806 <udp_remove+0x1e>
 801a7f6:	4b19      	ldr	r3, [pc, #100]	@ (801a85c <udp_remove+0x74>)
 801a7f8:	f240 42a1 	movw	r2, #1185	@ 0x4a1
 801a7fc:	4918      	ldr	r1, [pc, #96]	@ (801a860 <udp_remove+0x78>)
 801a7fe:	4819      	ldr	r0, [pc, #100]	@ (801a864 <udp_remove+0x7c>)
 801a800:	f003 fc84 	bl	801e10c <iprintf>
 801a804:	e026      	b.n	801a854 <udp_remove+0x6c>

  mib2_udp_unbind(pcb);
  /* pcb to be removed is first in list? */
  if (udp_pcbs == pcb) {
 801a806:	4b18      	ldr	r3, [pc, #96]	@ (801a868 <udp_remove+0x80>)
 801a808:	681b      	ldr	r3, [r3, #0]
 801a80a:	687a      	ldr	r2, [r7, #4]
 801a80c:	429a      	cmp	r2, r3
 801a80e:	d105      	bne.n	801a81c <udp_remove+0x34>
    /* make list start at 2nd pcb */
    udp_pcbs = udp_pcbs->next;
 801a810:	4b15      	ldr	r3, [pc, #84]	@ (801a868 <udp_remove+0x80>)
 801a812:	681b      	ldr	r3, [r3, #0]
 801a814:	68db      	ldr	r3, [r3, #12]
 801a816:	4a14      	ldr	r2, [pc, #80]	@ (801a868 <udp_remove+0x80>)
 801a818:	6013      	str	r3, [r2, #0]
 801a81a:	e017      	b.n	801a84c <udp_remove+0x64>
    /* pcb not 1st in list */
  } else {
    for (pcb2 = udp_pcbs; pcb2 != NULL; pcb2 = pcb2->next) {
 801a81c:	4b12      	ldr	r3, [pc, #72]	@ (801a868 <udp_remove+0x80>)
 801a81e:	681b      	ldr	r3, [r3, #0]
 801a820:	60fb      	str	r3, [r7, #12]
 801a822:	e010      	b.n	801a846 <udp_remove+0x5e>
      /* find pcb in udp_pcbs list */
      if (pcb2->next != NULL && pcb2->next == pcb) {
 801a824:	68fb      	ldr	r3, [r7, #12]
 801a826:	68db      	ldr	r3, [r3, #12]
 801a828:	2b00      	cmp	r3, #0
 801a82a:	d009      	beq.n	801a840 <udp_remove+0x58>
 801a82c:	68fb      	ldr	r3, [r7, #12]
 801a82e:	68db      	ldr	r3, [r3, #12]
 801a830:	687a      	ldr	r2, [r7, #4]
 801a832:	429a      	cmp	r2, r3
 801a834:	d104      	bne.n	801a840 <udp_remove+0x58>
        /* remove pcb from list */
        pcb2->next = pcb->next;
 801a836:	687b      	ldr	r3, [r7, #4]
 801a838:	68da      	ldr	r2, [r3, #12]
 801a83a:	68fb      	ldr	r3, [r7, #12]
 801a83c:	60da      	str	r2, [r3, #12]
        break;
 801a83e:	e005      	b.n	801a84c <udp_remove+0x64>
    for (pcb2 = udp_pcbs; pcb2 != NULL; pcb2 = pcb2->next) {
 801a840:	68fb      	ldr	r3, [r7, #12]
 801a842:	68db      	ldr	r3, [r3, #12]
 801a844:	60fb      	str	r3, [r7, #12]
 801a846:	68fb      	ldr	r3, [r7, #12]
 801a848:	2b00      	cmp	r3, #0
 801a84a:	d1eb      	bne.n	801a824 <udp_remove+0x3c>
      }
    }
  }
  memp_free(MEMP_UDP_PCB, pcb);
 801a84c:	6879      	ldr	r1, [r7, #4]
 801a84e:	2000      	movs	r0, #0
 801a850:	f7f8 fa26 	bl	8012ca0 <memp_free>
}
 801a854:	3710      	adds	r7, #16
 801a856:	46bd      	mov	sp, r7
 801a858:	bd80      	pop	{r7, pc}
 801a85a:	bf00      	nop
 801a85c:	08021f6c 	.word	0x08021f6c
 801a860:	080222b8 	.word	0x080222b8
 801a864:	08021fc0 	.word	0x08021fc0
 801a868:	2000e54c 	.word	0x2000e54c

0801a86c <udp_new>:
 *
 * @see udp_remove()
 */
struct udp_pcb *
udp_new(void)
{
 801a86c:	b580      	push	{r7, lr}
 801a86e:	b082      	sub	sp, #8
 801a870:	af00      	add	r7, sp, #0
  struct udp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = (struct udp_pcb *)memp_malloc(MEMP_UDP_PCB);
 801a872:	2000      	movs	r0, #0
 801a874:	f7f8 f99e 	bl	8012bb4 <memp_malloc>
 801a878:	6078      	str	r0, [r7, #4]
  /* could allocate UDP PCB? */
  if (pcb != NULL) {
 801a87a:	687b      	ldr	r3, [r7, #4]
 801a87c:	2b00      	cmp	r3, #0
 801a87e:	d007      	beq.n	801a890 <udp_new+0x24>
    /* UDP Lite: by initializing to all zeroes, chksum_len is set to 0
     * which means checksum is generated over the whole datagram per default
     * (recommended as default by RFC 3828). */
    /* initialize PCB to all zeroes */
    memset(pcb, 0, sizeof(struct udp_pcb));
 801a880:	2220      	movs	r2, #32
 801a882:	2100      	movs	r1, #0
 801a884:	6878      	ldr	r0, [r7, #4]
 801a886:	f003 fce2 	bl	801e24e <memset>
    pcb->ttl = UDP_TTL;
 801a88a:	687b      	ldr	r3, [r7, #4]
 801a88c:	22ff      	movs	r2, #255	@ 0xff
 801a88e:	72da      	strb	r2, [r3, #11]
#if LWIP_MULTICAST_TX_OPTIONS
    udp_set_multicast_ttl(pcb, UDP_TTL);
#endif /* LWIP_MULTICAST_TX_OPTIONS */
  }
  return pcb;
 801a890:	687b      	ldr	r3, [r7, #4]
}
 801a892:	4618      	mov	r0, r3
 801a894:	3708      	adds	r7, #8
 801a896:	46bd      	mov	sp, r7
 801a898:	bd80      	pop	{r7, pc}

0801a89a <udp_new_ip_type>:
 *
 * @see udp_remove()
 */
struct udp_pcb *
udp_new_ip_type(u8_t type)
{
 801a89a:	b580      	push	{r7, lr}
 801a89c:	b084      	sub	sp, #16
 801a89e:	af00      	add	r7, sp, #0
 801a8a0:	4603      	mov	r3, r0
 801a8a2:	71fb      	strb	r3, [r7, #7]
  struct udp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = udp_new();
 801a8a4:	f7ff ffe2 	bl	801a86c <udp_new>
 801a8a8:	60f8      	str	r0, [r7, #12]
    IP_SET_TYPE_VAL(pcb->remote_ip, type);
  }
#else
  LWIP_UNUSED_ARG(type);
#endif /* LWIP_IPV4 && LWIP_IPV6 */
  return pcb;
 801a8aa:	68fb      	ldr	r3, [r7, #12]
}
 801a8ac:	4618      	mov	r0, r3
 801a8ae:	3710      	adds	r7, #16
 801a8b0:	46bd      	mov	sp, r7
 801a8b2:	bd80      	pop	{r7, pc}

0801a8b4 <udp_netif_ip_addr_changed>:
 *
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change
 */
void udp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 801a8b4:	b480      	push	{r7}
 801a8b6:	b085      	sub	sp, #20
 801a8b8:	af00      	add	r7, sp, #0
 801a8ba:	6078      	str	r0, [r7, #4]
 801a8bc:	6039      	str	r1, [r7, #0]
  struct udp_pcb *upcb;

  if (!ip_addr_isany(old_addr) && !ip_addr_isany(new_addr)) {
 801a8be:	687b      	ldr	r3, [r7, #4]
 801a8c0:	2b00      	cmp	r3, #0
 801a8c2:	d01e      	beq.n	801a902 <udp_netif_ip_addr_changed+0x4e>
 801a8c4:	687b      	ldr	r3, [r7, #4]
 801a8c6:	681b      	ldr	r3, [r3, #0]
 801a8c8:	2b00      	cmp	r3, #0
 801a8ca:	d01a      	beq.n	801a902 <udp_netif_ip_addr_changed+0x4e>
 801a8cc:	683b      	ldr	r3, [r7, #0]
 801a8ce:	2b00      	cmp	r3, #0
 801a8d0:	d017      	beq.n	801a902 <udp_netif_ip_addr_changed+0x4e>
 801a8d2:	683b      	ldr	r3, [r7, #0]
 801a8d4:	681b      	ldr	r3, [r3, #0]
 801a8d6:	2b00      	cmp	r3, #0
 801a8d8:	d013      	beq.n	801a902 <udp_netif_ip_addr_changed+0x4e>
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 801a8da:	4b0d      	ldr	r3, [pc, #52]	@ (801a910 <udp_netif_ip_addr_changed+0x5c>)
 801a8dc:	681b      	ldr	r3, [r3, #0]
 801a8de:	60fb      	str	r3, [r7, #12]
 801a8e0:	e00c      	b.n	801a8fc <udp_netif_ip_addr_changed+0x48>
      /* PCB bound to current local interface address? */
      if (ip_addr_cmp(&upcb->local_ip, old_addr)) {
 801a8e2:	68fb      	ldr	r3, [r7, #12]
 801a8e4:	681a      	ldr	r2, [r3, #0]
 801a8e6:	687b      	ldr	r3, [r7, #4]
 801a8e8:	681b      	ldr	r3, [r3, #0]
 801a8ea:	429a      	cmp	r2, r3
 801a8ec:	d103      	bne.n	801a8f6 <udp_netif_ip_addr_changed+0x42>
        /* The PCB is bound to the old ipaddr and
         * is set to bound to the new one instead */
        ip_addr_copy(upcb->local_ip, *new_addr);
 801a8ee:	683b      	ldr	r3, [r7, #0]
 801a8f0:	681a      	ldr	r2, [r3, #0]
 801a8f2:	68fb      	ldr	r3, [r7, #12]
 801a8f4:	601a      	str	r2, [r3, #0]
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 801a8f6:	68fb      	ldr	r3, [r7, #12]
 801a8f8:	68db      	ldr	r3, [r3, #12]
 801a8fa:	60fb      	str	r3, [r7, #12]
 801a8fc:	68fb      	ldr	r3, [r7, #12]
 801a8fe:	2b00      	cmp	r3, #0
 801a900:	d1ef      	bne.n	801a8e2 <udp_netif_ip_addr_changed+0x2e>
      }
    }
  }
}
 801a902:	bf00      	nop
 801a904:	3714      	adds	r7, #20
 801a906:	46bd      	mov	sp, r7
 801a908:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a90c:	4770      	bx	lr
 801a90e:	bf00      	nop
 801a910:	2000e54c 	.word	0x2000e54c

0801a914 <etharp_free_entry>:
#endif /* ARP_QUEUEING */

/** Clean up ARP table entries */
static void
etharp_free_entry(int i)
{
 801a914:	b580      	push	{r7, lr}
 801a916:	b082      	sub	sp, #8
 801a918:	af00      	add	r7, sp, #0
 801a91a:	6078      	str	r0, [r7, #4]
  /* remove from SNMP ARP index tree */
  mib2_remove_arp_entry(arp_table[i].netif, &arp_table[i].ipaddr);
  /* and empty packet queue */
  if (arp_table[i].q != NULL) {
 801a91c:	4915      	ldr	r1, [pc, #84]	@ (801a974 <etharp_free_entry+0x60>)
 801a91e:	687a      	ldr	r2, [r7, #4]
 801a920:	4613      	mov	r3, r2
 801a922:	005b      	lsls	r3, r3, #1
 801a924:	4413      	add	r3, r2
 801a926:	00db      	lsls	r3, r3, #3
 801a928:	440b      	add	r3, r1
 801a92a:	681b      	ldr	r3, [r3, #0]
 801a92c:	2b00      	cmp	r3, #0
 801a92e:	d013      	beq.n	801a958 <etharp_free_entry+0x44>
    /* remove all queued packets */
    LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_free_entry: freeing entry %"U16_F", packet queue %p.\n", (u16_t)i, (void *)(arp_table[i].q)));
    free_etharp_q(arp_table[i].q);
 801a930:	4910      	ldr	r1, [pc, #64]	@ (801a974 <etharp_free_entry+0x60>)
 801a932:	687a      	ldr	r2, [r7, #4]
 801a934:	4613      	mov	r3, r2
 801a936:	005b      	lsls	r3, r3, #1
 801a938:	4413      	add	r3, r2
 801a93a:	00db      	lsls	r3, r3, #3
 801a93c:	440b      	add	r3, r1
 801a93e:	681b      	ldr	r3, [r3, #0]
 801a940:	4618      	mov	r0, r3
 801a942:	f7f9 f851 	bl	80139e8 <pbuf_free>
    arp_table[i].q = NULL;
 801a946:	490b      	ldr	r1, [pc, #44]	@ (801a974 <etharp_free_entry+0x60>)
 801a948:	687a      	ldr	r2, [r7, #4]
 801a94a:	4613      	mov	r3, r2
 801a94c:	005b      	lsls	r3, r3, #1
 801a94e:	4413      	add	r3, r2
 801a950:	00db      	lsls	r3, r3, #3
 801a952:	440b      	add	r3, r1
 801a954:	2200      	movs	r2, #0
 801a956:	601a      	str	r2, [r3, #0]
  }
  /* recycle entry for re-use */
  arp_table[i].state = ETHARP_STATE_EMPTY;
 801a958:	4906      	ldr	r1, [pc, #24]	@ (801a974 <etharp_free_entry+0x60>)
 801a95a:	687a      	ldr	r2, [r7, #4]
 801a95c:	4613      	mov	r3, r2
 801a95e:	005b      	lsls	r3, r3, #1
 801a960:	4413      	add	r3, r2
 801a962:	00db      	lsls	r3, r3, #3
 801a964:	440b      	add	r3, r1
 801a966:	3314      	adds	r3, #20
 801a968:	2200      	movs	r2, #0
 801a96a:	701a      	strb	r2, [r3, #0]
  arp_table[i].ctime = 0;
  arp_table[i].netif = NULL;
  ip4_addr_set_zero(&arp_table[i].ipaddr);
  arp_table[i].ethaddr = ethzero;
#endif /* LWIP_DEBUG */
}
 801a96c:	bf00      	nop
 801a96e:	3708      	adds	r7, #8
 801a970:	46bd      	mov	sp, r7
 801a972:	bd80      	pop	{r7, pc}
 801a974:	2000e550 	.word	0x2000e550

0801a978 <etharp_tmr>:
 * This function should be called every ARP_TMR_INTERVAL milliseconds (1 second),
 * in order to expire entries in the ARP table.
 */
void
etharp_tmr(void)
{
 801a978:	b580      	push	{r7, lr}
 801a97a:	b082      	sub	sp, #8
 801a97c:	af00      	add	r7, sp, #0
  int i;

  LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer\n"));
  /* remove expired entries from the ARP table */
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801a97e:	2300      	movs	r3, #0
 801a980:	607b      	str	r3, [r7, #4]
 801a982:	e096      	b.n	801aab2 <etharp_tmr+0x13a>
    u8_t state = arp_table[i].state;
 801a984:	494f      	ldr	r1, [pc, #316]	@ (801aac4 <etharp_tmr+0x14c>)
 801a986:	687a      	ldr	r2, [r7, #4]
 801a988:	4613      	mov	r3, r2
 801a98a:	005b      	lsls	r3, r3, #1
 801a98c:	4413      	add	r3, r2
 801a98e:	00db      	lsls	r3, r3, #3
 801a990:	440b      	add	r3, r1
 801a992:	3314      	adds	r3, #20
 801a994:	781b      	ldrb	r3, [r3, #0]
 801a996:	70fb      	strb	r3, [r7, #3]
    if (state != ETHARP_STATE_EMPTY
 801a998:	78fb      	ldrb	r3, [r7, #3]
 801a99a:	2b00      	cmp	r3, #0
 801a99c:	f000 8086 	beq.w	801aaac <etharp_tmr+0x134>
#if ETHARP_SUPPORT_STATIC_ENTRIES
        && (state != ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
       ) {
      arp_table[i].ctime++;
 801a9a0:	4948      	ldr	r1, [pc, #288]	@ (801aac4 <etharp_tmr+0x14c>)
 801a9a2:	687a      	ldr	r2, [r7, #4]
 801a9a4:	4613      	mov	r3, r2
 801a9a6:	005b      	lsls	r3, r3, #1
 801a9a8:	4413      	add	r3, r2
 801a9aa:	00db      	lsls	r3, r3, #3
 801a9ac:	440b      	add	r3, r1
 801a9ae:	3312      	adds	r3, #18
 801a9b0:	881b      	ldrh	r3, [r3, #0]
 801a9b2:	3301      	adds	r3, #1
 801a9b4:	b298      	uxth	r0, r3
 801a9b6:	4943      	ldr	r1, [pc, #268]	@ (801aac4 <etharp_tmr+0x14c>)
 801a9b8:	687a      	ldr	r2, [r7, #4]
 801a9ba:	4613      	mov	r3, r2
 801a9bc:	005b      	lsls	r3, r3, #1
 801a9be:	4413      	add	r3, r2
 801a9c0:	00db      	lsls	r3, r3, #3
 801a9c2:	440b      	add	r3, r1
 801a9c4:	3312      	adds	r3, #18
 801a9c6:	4602      	mov	r2, r0
 801a9c8:	801a      	strh	r2, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 801a9ca:	493e      	ldr	r1, [pc, #248]	@ (801aac4 <etharp_tmr+0x14c>)
 801a9cc:	687a      	ldr	r2, [r7, #4]
 801a9ce:	4613      	mov	r3, r2
 801a9d0:	005b      	lsls	r3, r3, #1
 801a9d2:	4413      	add	r3, r2
 801a9d4:	00db      	lsls	r3, r3, #3
 801a9d6:	440b      	add	r3, r1
 801a9d8:	3312      	adds	r3, #18
 801a9da:	881b      	ldrh	r3, [r3, #0]
 801a9dc:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 801a9e0:	d215      	bcs.n	801aa0e <etharp_tmr+0x96>
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 801a9e2:	4938      	ldr	r1, [pc, #224]	@ (801aac4 <etharp_tmr+0x14c>)
 801a9e4:	687a      	ldr	r2, [r7, #4]
 801a9e6:	4613      	mov	r3, r2
 801a9e8:	005b      	lsls	r3, r3, #1
 801a9ea:	4413      	add	r3, r2
 801a9ec:	00db      	lsls	r3, r3, #3
 801a9ee:	440b      	add	r3, r1
 801a9f0:	3314      	adds	r3, #20
 801a9f2:	781b      	ldrb	r3, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 801a9f4:	2b01      	cmp	r3, #1
 801a9f6:	d10e      	bne.n	801aa16 <etharp_tmr+0x9e>
           (arp_table[i].ctime >= ARP_MAXPENDING))) {
 801a9f8:	4932      	ldr	r1, [pc, #200]	@ (801aac4 <etharp_tmr+0x14c>)
 801a9fa:	687a      	ldr	r2, [r7, #4]
 801a9fc:	4613      	mov	r3, r2
 801a9fe:	005b      	lsls	r3, r3, #1
 801aa00:	4413      	add	r3, r2
 801aa02:	00db      	lsls	r3, r3, #3
 801aa04:	440b      	add	r3, r1
 801aa06:	3312      	adds	r3, #18
 801aa08:	881b      	ldrh	r3, [r3, #0]
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 801aa0a:	2b04      	cmp	r3, #4
 801aa0c:	d903      	bls.n	801aa16 <etharp_tmr+0x9e>
        /* pending or stable entry has become old! */
        LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer: expired %s entry %d.\n",
                                   arp_table[i].state >= ETHARP_STATE_STABLE ? "stable" : "pending", i));
        /* clean up entries that have just been expired */
        etharp_free_entry(i);
 801aa0e:	6878      	ldr	r0, [r7, #4]
 801aa10:	f7ff ff80 	bl	801a914 <etharp_free_entry>
 801aa14:	e04a      	b.n	801aaac <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_1) {
 801aa16:	492b      	ldr	r1, [pc, #172]	@ (801aac4 <etharp_tmr+0x14c>)
 801aa18:	687a      	ldr	r2, [r7, #4]
 801aa1a:	4613      	mov	r3, r2
 801aa1c:	005b      	lsls	r3, r3, #1
 801aa1e:	4413      	add	r3, r2
 801aa20:	00db      	lsls	r3, r3, #3
 801aa22:	440b      	add	r3, r1
 801aa24:	3314      	adds	r3, #20
 801aa26:	781b      	ldrb	r3, [r3, #0]
 801aa28:	2b03      	cmp	r3, #3
 801aa2a:	d10a      	bne.n	801aa42 <etharp_tmr+0xca>
        /* Don't send more than one request every 2 seconds. */
        arp_table[i].state = ETHARP_STATE_STABLE_REREQUESTING_2;
 801aa2c:	4925      	ldr	r1, [pc, #148]	@ (801aac4 <etharp_tmr+0x14c>)
 801aa2e:	687a      	ldr	r2, [r7, #4]
 801aa30:	4613      	mov	r3, r2
 801aa32:	005b      	lsls	r3, r3, #1
 801aa34:	4413      	add	r3, r2
 801aa36:	00db      	lsls	r3, r3, #3
 801aa38:	440b      	add	r3, r1
 801aa3a:	3314      	adds	r3, #20
 801aa3c:	2204      	movs	r2, #4
 801aa3e:	701a      	strb	r2, [r3, #0]
 801aa40:	e034      	b.n	801aaac <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_2) {
 801aa42:	4920      	ldr	r1, [pc, #128]	@ (801aac4 <etharp_tmr+0x14c>)
 801aa44:	687a      	ldr	r2, [r7, #4]
 801aa46:	4613      	mov	r3, r2
 801aa48:	005b      	lsls	r3, r3, #1
 801aa4a:	4413      	add	r3, r2
 801aa4c:	00db      	lsls	r3, r3, #3
 801aa4e:	440b      	add	r3, r1
 801aa50:	3314      	adds	r3, #20
 801aa52:	781b      	ldrb	r3, [r3, #0]
 801aa54:	2b04      	cmp	r3, #4
 801aa56:	d10a      	bne.n	801aa6e <etharp_tmr+0xf6>
        /* Reset state to stable, so that the next transmitted packet will
           re-send an ARP request. */
        arp_table[i].state = ETHARP_STATE_STABLE;
 801aa58:	491a      	ldr	r1, [pc, #104]	@ (801aac4 <etharp_tmr+0x14c>)
 801aa5a:	687a      	ldr	r2, [r7, #4]
 801aa5c:	4613      	mov	r3, r2
 801aa5e:	005b      	lsls	r3, r3, #1
 801aa60:	4413      	add	r3, r2
 801aa62:	00db      	lsls	r3, r3, #3
 801aa64:	440b      	add	r3, r1
 801aa66:	3314      	adds	r3, #20
 801aa68:	2202      	movs	r2, #2
 801aa6a:	701a      	strb	r2, [r3, #0]
 801aa6c:	e01e      	b.n	801aaac <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 801aa6e:	4915      	ldr	r1, [pc, #84]	@ (801aac4 <etharp_tmr+0x14c>)
 801aa70:	687a      	ldr	r2, [r7, #4]
 801aa72:	4613      	mov	r3, r2
 801aa74:	005b      	lsls	r3, r3, #1
 801aa76:	4413      	add	r3, r2
 801aa78:	00db      	lsls	r3, r3, #3
 801aa7a:	440b      	add	r3, r1
 801aa7c:	3314      	adds	r3, #20
 801aa7e:	781b      	ldrb	r3, [r3, #0]
 801aa80:	2b01      	cmp	r3, #1
 801aa82:	d113      	bne.n	801aaac <etharp_tmr+0x134>
        /* still pending, resend an ARP query */
        etharp_request(arp_table[i].netif, &arp_table[i].ipaddr);
 801aa84:	490f      	ldr	r1, [pc, #60]	@ (801aac4 <etharp_tmr+0x14c>)
 801aa86:	687a      	ldr	r2, [r7, #4]
 801aa88:	4613      	mov	r3, r2
 801aa8a:	005b      	lsls	r3, r3, #1
 801aa8c:	4413      	add	r3, r2
 801aa8e:	00db      	lsls	r3, r3, #3
 801aa90:	440b      	add	r3, r1
 801aa92:	3308      	adds	r3, #8
 801aa94:	6818      	ldr	r0, [r3, #0]
 801aa96:	687a      	ldr	r2, [r7, #4]
 801aa98:	4613      	mov	r3, r2
 801aa9a:	005b      	lsls	r3, r3, #1
 801aa9c:	4413      	add	r3, r2
 801aa9e:	00db      	lsls	r3, r3, #3
 801aaa0:	4a08      	ldr	r2, [pc, #32]	@ (801aac4 <etharp_tmr+0x14c>)
 801aaa2:	4413      	add	r3, r2
 801aaa4:	3304      	adds	r3, #4
 801aaa6:	4619      	mov	r1, r3
 801aaa8:	f000 fe6e 	bl	801b788 <etharp_request>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801aaac:	687b      	ldr	r3, [r7, #4]
 801aaae:	3301      	adds	r3, #1
 801aab0:	607b      	str	r3, [r7, #4]
 801aab2:	687b      	ldr	r3, [r7, #4]
 801aab4:	2b09      	cmp	r3, #9
 801aab6:	f77f af65 	ble.w	801a984 <etharp_tmr+0xc>
      }
    }
  }
}
 801aaba:	bf00      	nop
 801aabc:	bf00      	nop
 801aabe:	3708      	adds	r7, #8
 801aac0:	46bd      	mov	sp, r7
 801aac2:	bd80      	pop	{r7, pc}
 801aac4:	2000e550 	.word	0x2000e550

0801aac8 <etharp_find_entry>:
 * @return The ARP entry index that matched or is created, ERR_MEM if no
 * entry is found or could be recycled.
 */
static s16_t
etharp_find_entry(const ip4_addr_t *ipaddr, u8_t flags, struct netif *netif)
{
 801aac8:	b580      	push	{r7, lr}
 801aaca:	b08a      	sub	sp, #40	@ 0x28
 801aacc:	af00      	add	r7, sp, #0
 801aace:	60f8      	str	r0, [r7, #12]
 801aad0:	460b      	mov	r3, r1
 801aad2:	607a      	str	r2, [r7, #4]
 801aad4:	72fb      	strb	r3, [r7, #11]
  s16_t old_pending = ARP_TABLE_SIZE, old_stable = ARP_TABLE_SIZE;
 801aad6:	230a      	movs	r3, #10
 801aad8:	84fb      	strh	r3, [r7, #38]	@ 0x26
 801aada:	230a      	movs	r3, #10
 801aadc:	84bb      	strh	r3, [r7, #36]	@ 0x24
  s16_t empty = ARP_TABLE_SIZE;
 801aade:	230a      	movs	r3, #10
 801aae0:	847b      	strh	r3, [r7, #34]	@ 0x22
  s16_t i = 0;
 801aae2:	2300      	movs	r3, #0
 801aae4:	843b      	strh	r3, [r7, #32]
  /* oldest entry with packets on queue */
  s16_t old_queue = ARP_TABLE_SIZE;
 801aae6:	230a      	movs	r3, #10
 801aae8:	83fb      	strh	r3, [r7, #30]
  /* its age */
  u16_t age_queue = 0, age_pending = 0, age_stable = 0;
 801aaea:	2300      	movs	r3, #0
 801aaec:	83bb      	strh	r3, [r7, #28]
 801aaee:	2300      	movs	r3, #0
 801aaf0:	837b      	strh	r3, [r7, #26]
 801aaf2:	2300      	movs	r3, #0
 801aaf4:	833b      	strh	r3, [r7, #24]
   * 4) remember the oldest pending entry with queued packets (if any)
   * 5) search for a matching IP entry, either pending or stable
   *    until 5 matches, or all entries are searched for.
   */

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801aaf6:	2300      	movs	r3, #0
 801aaf8:	843b      	strh	r3, [r7, #32]
 801aafa:	e0ae      	b.n	801ac5a <etharp_find_entry+0x192>
    u8_t state = arp_table[i].state;
 801aafc:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801ab00:	49a6      	ldr	r1, [pc, #664]	@ (801ad9c <etharp_find_entry+0x2d4>)
 801ab02:	4613      	mov	r3, r2
 801ab04:	005b      	lsls	r3, r3, #1
 801ab06:	4413      	add	r3, r2
 801ab08:	00db      	lsls	r3, r3, #3
 801ab0a:	440b      	add	r3, r1
 801ab0c:	3314      	adds	r3, #20
 801ab0e:	781b      	ldrb	r3, [r3, #0]
 801ab10:	75fb      	strb	r3, [r7, #23]
    /* no empty entry found yet and now we do find one? */
    if ((empty == ARP_TABLE_SIZE) && (state == ETHARP_STATE_EMPTY)) {
 801ab12:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 801ab16:	2b0a      	cmp	r3, #10
 801ab18:	d105      	bne.n	801ab26 <etharp_find_entry+0x5e>
 801ab1a:	7dfb      	ldrb	r3, [r7, #23]
 801ab1c:	2b00      	cmp	r3, #0
 801ab1e:	d102      	bne.n	801ab26 <etharp_find_entry+0x5e>
      LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_find_entry: found empty entry %d\n", (int)i));
      /* remember first empty entry */
      empty = i;
 801ab20:	8c3b      	ldrh	r3, [r7, #32]
 801ab22:	847b      	strh	r3, [r7, #34]	@ 0x22
 801ab24:	e095      	b.n	801ac52 <etharp_find_entry+0x18a>
    } else if (state != ETHARP_STATE_EMPTY) {
 801ab26:	7dfb      	ldrb	r3, [r7, #23]
 801ab28:	2b00      	cmp	r3, #0
 801ab2a:	f000 8092 	beq.w	801ac52 <etharp_find_entry+0x18a>
      LWIP_ASSERT("state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE",
 801ab2e:	7dfb      	ldrb	r3, [r7, #23]
 801ab30:	2b01      	cmp	r3, #1
 801ab32:	d009      	beq.n	801ab48 <etharp_find_entry+0x80>
 801ab34:	7dfb      	ldrb	r3, [r7, #23]
 801ab36:	2b01      	cmp	r3, #1
 801ab38:	d806      	bhi.n	801ab48 <etharp_find_entry+0x80>
 801ab3a:	4b99      	ldr	r3, [pc, #612]	@ (801ada0 <etharp_find_entry+0x2d8>)
 801ab3c:	f240 1223 	movw	r2, #291	@ 0x123
 801ab40:	4998      	ldr	r1, [pc, #608]	@ (801ada4 <etharp_find_entry+0x2dc>)
 801ab42:	4899      	ldr	r0, [pc, #612]	@ (801ada8 <etharp_find_entry+0x2e0>)
 801ab44:	f003 fae2 	bl	801e10c <iprintf>
                  state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE);
      /* if given, does IP address match IP address in ARP entry? */
      if (ipaddr && ip4_addr_cmp(ipaddr, &arp_table[i].ipaddr)
 801ab48:	68fb      	ldr	r3, [r7, #12]
 801ab4a:	2b00      	cmp	r3, #0
 801ab4c:	d020      	beq.n	801ab90 <etharp_find_entry+0xc8>
 801ab4e:	68fb      	ldr	r3, [r7, #12]
 801ab50:	6819      	ldr	r1, [r3, #0]
 801ab52:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801ab56:	4891      	ldr	r0, [pc, #580]	@ (801ad9c <etharp_find_entry+0x2d4>)
 801ab58:	4613      	mov	r3, r2
 801ab5a:	005b      	lsls	r3, r3, #1
 801ab5c:	4413      	add	r3, r2
 801ab5e:	00db      	lsls	r3, r3, #3
 801ab60:	4403      	add	r3, r0
 801ab62:	3304      	adds	r3, #4
 801ab64:	681b      	ldr	r3, [r3, #0]
 801ab66:	4299      	cmp	r1, r3
 801ab68:	d112      	bne.n	801ab90 <etharp_find_entry+0xc8>
#if ETHARP_TABLE_MATCH_NETIF
          && ((netif == NULL) || (netif == arp_table[i].netif))
 801ab6a:	687b      	ldr	r3, [r7, #4]
 801ab6c:	2b00      	cmp	r3, #0
 801ab6e:	d00c      	beq.n	801ab8a <etharp_find_entry+0xc2>
 801ab70:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801ab74:	4989      	ldr	r1, [pc, #548]	@ (801ad9c <etharp_find_entry+0x2d4>)
 801ab76:	4613      	mov	r3, r2
 801ab78:	005b      	lsls	r3, r3, #1
 801ab7a:	4413      	add	r3, r2
 801ab7c:	00db      	lsls	r3, r3, #3
 801ab7e:	440b      	add	r3, r1
 801ab80:	3308      	adds	r3, #8
 801ab82:	681b      	ldr	r3, [r3, #0]
 801ab84:	687a      	ldr	r2, [r7, #4]
 801ab86:	429a      	cmp	r2, r3
 801ab88:	d102      	bne.n	801ab90 <etharp_find_entry+0xc8>
#endif /* ETHARP_TABLE_MATCH_NETIF */
         ) {
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: found matching entry %d\n", (int)i));
        /* found exact IP address match, simply bail out */
        return i;
 801ab8a:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801ab8e:	e100      	b.n	801ad92 <etharp_find_entry+0x2ca>
      }
      /* pending entry? */
      if (state == ETHARP_STATE_PENDING) {
 801ab90:	7dfb      	ldrb	r3, [r7, #23]
 801ab92:	2b01      	cmp	r3, #1
 801ab94:	d140      	bne.n	801ac18 <etharp_find_entry+0x150>
        /* pending with queued packets? */
        if (arp_table[i].q != NULL) {
 801ab96:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801ab9a:	4980      	ldr	r1, [pc, #512]	@ (801ad9c <etharp_find_entry+0x2d4>)
 801ab9c:	4613      	mov	r3, r2
 801ab9e:	005b      	lsls	r3, r3, #1
 801aba0:	4413      	add	r3, r2
 801aba2:	00db      	lsls	r3, r3, #3
 801aba4:	440b      	add	r3, r1
 801aba6:	681b      	ldr	r3, [r3, #0]
 801aba8:	2b00      	cmp	r3, #0
 801abaa:	d01a      	beq.n	801abe2 <etharp_find_entry+0x11a>
          if (arp_table[i].ctime >= age_queue) {
 801abac:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801abb0:	497a      	ldr	r1, [pc, #488]	@ (801ad9c <etharp_find_entry+0x2d4>)
 801abb2:	4613      	mov	r3, r2
 801abb4:	005b      	lsls	r3, r3, #1
 801abb6:	4413      	add	r3, r2
 801abb8:	00db      	lsls	r3, r3, #3
 801abba:	440b      	add	r3, r1
 801abbc:	3312      	adds	r3, #18
 801abbe:	881b      	ldrh	r3, [r3, #0]
 801abc0:	8bba      	ldrh	r2, [r7, #28]
 801abc2:	429a      	cmp	r2, r3
 801abc4:	d845      	bhi.n	801ac52 <etharp_find_entry+0x18a>
            old_queue = i;
 801abc6:	8c3b      	ldrh	r3, [r7, #32]
 801abc8:	83fb      	strh	r3, [r7, #30]
            age_queue = arp_table[i].ctime;
 801abca:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801abce:	4973      	ldr	r1, [pc, #460]	@ (801ad9c <etharp_find_entry+0x2d4>)
 801abd0:	4613      	mov	r3, r2
 801abd2:	005b      	lsls	r3, r3, #1
 801abd4:	4413      	add	r3, r2
 801abd6:	00db      	lsls	r3, r3, #3
 801abd8:	440b      	add	r3, r1
 801abda:	3312      	adds	r3, #18
 801abdc:	881b      	ldrh	r3, [r3, #0]
 801abde:	83bb      	strh	r3, [r7, #28]
 801abe0:	e037      	b.n	801ac52 <etharp_find_entry+0x18a>
          }
        } else
          /* pending without queued packets? */
        {
          if (arp_table[i].ctime >= age_pending) {
 801abe2:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801abe6:	496d      	ldr	r1, [pc, #436]	@ (801ad9c <etharp_find_entry+0x2d4>)
 801abe8:	4613      	mov	r3, r2
 801abea:	005b      	lsls	r3, r3, #1
 801abec:	4413      	add	r3, r2
 801abee:	00db      	lsls	r3, r3, #3
 801abf0:	440b      	add	r3, r1
 801abf2:	3312      	adds	r3, #18
 801abf4:	881b      	ldrh	r3, [r3, #0]
 801abf6:	8b7a      	ldrh	r2, [r7, #26]
 801abf8:	429a      	cmp	r2, r3
 801abfa:	d82a      	bhi.n	801ac52 <etharp_find_entry+0x18a>
            old_pending = i;
 801abfc:	8c3b      	ldrh	r3, [r7, #32]
 801abfe:	84fb      	strh	r3, [r7, #38]	@ 0x26
            age_pending = arp_table[i].ctime;
 801ac00:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801ac04:	4965      	ldr	r1, [pc, #404]	@ (801ad9c <etharp_find_entry+0x2d4>)
 801ac06:	4613      	mov	r3, r2
 801ac08:	005b      	lsls	r3, r3, #1
 801ac0a:	4413      	add	r3, r2
 801ac0c:	00db      	lsls	r3, r3, #3
 801ac0e:	440b      	add	r3, r1
 801ac10:	3312      	adds	r3, #18
 801ac12:	881b      	ldrh	r3, [r3, #0]
 801ac14:	837b      	strh	r3, [r7, #26]
 801ac16:	e01c      	b.n	801ac52 <etharp_find_entry+0x18a>
          }
        }
        /* stable entry? */
      } else if (state >= ETHARP_STATE_STABLE) {
 801ac18:	7dfb      	ldrb	r3, [r7, #23]
 801ac1a:	2b01      	cmp	r3, #1
 801ac1c:	d919      	bls.n	801ac52 <etharp_find_entry+0x18a>
        /* don't record old_stable for static entries since they never expire */
        if (state < ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
        {
          /* remember entry with oldest stable entry in oldest, its age in maxtime */
          if (arp_table[i].ctime >= age_stable) {
 801ac1e:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801ac22:	495e      	ldr	r1, [pc, #376]	@ (801ad9c <etharp_find_entry+0x2d4>)
 801ac24:	4613      	mov	r3, r2
 801ac26:	005b      	lsls	r3, r3, #1
 801ac28:	4413      	add	r3, r2
 801ac2a:	00db      	lsls	r3, r3, #3
 801ac2c:	440b      	add	r3, r1
 801ac2e:	3312      	adds	r3, #18
 801ac30:	881b      	ldrh	r3, [r3, #0]
 801ac32:	8b3a      	ldrh	r2, [r7, #24]
 801ac34:	429a      	cmp	r2, r3
 801ac36:	d80c      	bhi.n	801ac52 <etharp_find_entry+0x18a>
            old_stable = i;
 801ac38:	8c3b      	ldrh	r3, [r7, #32]
 801ac3a:	84bb      	strh	r3, [r7, #36]	@ 0x24
            age_stable = arp_table[i].ctime;
 801ac3c:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801ac40:	4956      	ldr	r1, [pc, #344]	@ (801ad9c <etharp_find_entry+0x2d4>)
 801ac42:	4613      	mov	r3, r2
 801ac44:	005b      	lsls	r3, r3, #1
 801ac46:	4413      	add	r3, r2
 801ac48:	00db      	lsls	r3, r3, #3
 801ac4a:	440b      	add	r3, r1
 801ac4c:	3312      	adds	r3, #18
 801ac4e:	881b      	ldrh	r3, [r3, #0]
 801ac50:	833b      	strh	r3, [r7, #24]
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801ac52:	8c3b      	ldrh	r3, [r7, #32]
 801ac54:	3301      	adds	r3, #1
 801ac56:	b29b      	uxth	r3, r3
 801ac58:	843b      	strh	r3, [r7, #32]
 801ac5a:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801ac5e:	2b09      	cmp	r3, #9
 801ac60:	f77f af4c 	ble.w	801aafc <etharp_find_entry+0x34>
    }
  }
  /* { we have no match } => try to create a new entry */

  /* don't create new entry, only search? */
  if (((flags & ETHARP_FLAG_FIND_ONLY) != 0) ||
 801ac64:	7afb      	ldrb	r3, [r7, #11]
 801ac66:	f003 0302 	and.w	r3, r3, #2
 801ac6a:	2b00      	cmp	r3, #0
 801ac6c:	d108      	bne.n	801ac80 <etharp_find_entry+0x1b8>
 801ac6e:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 801ac72:	2b0a      	cmp	r3, #10
 801ac74:	d107      	bne.n	801ac86 <etharp_find_entry+0x1be>
      /* or no empty entry found and not allowed to recycle? */
      ((empty == ARP_TABLE_SIZE) && ((flags & ETHARP_FLAG_TRY_HARD) == 0))) {
 801ac76:	7afb      	ldrb	r3, [r7, #11]
 801ac78:	f003 0301 	and.w	r3, r3, #1
 801ac7c:	2b00      	cmp	r3, #0
 801ac7e:	d102      	bne.n	801ac86 <etharp_find_entry+0x1be>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty entry found and not allowed to recycle\n"));
    return (s16_t)ERR_MEM;
 801ac80:	f04f 33ff 	mov.w	r3, #4294967295
 801ac84:	e085      	b.n	801ad92 <etharp_find_entry+0x2ca>
   *
   * { ETHARP_FLAG_TRY_HARD is set at this point }
   */

  /* 1) empty entry available? */
  if (empty < ARP_TABLE_SIZE) {
 801ac86:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 801ac8a:	2b09      	cmp	r3, #9
 801ac8c:	dc02      	bgt.n	801ac94 <etharp_find_entry+0x1cc>
    i = empty;
 801ac8e:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801ac90:	843b      	strh	r3, [r7, #32]
 801ac92:	e039      	b.n	801ad08 <etharp_find_entry+0x240>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting empty entry %d\n", (int)i));
  } else {
    /* 2) found recyclable stable entry? */
    if (old_stable < ARP_TABLE_SIZE) {
 801ac94:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 801ac98:	2b09      	cmp	r3, #9
 801ac9a:	dc14      	bgt.n	801acc6 <etharp_find_entry+0x1fe>
      /* recycle oldest stable*/
      i = old_stable;
 801ac9c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801ac9e:	843b      	strh	r3, [r7, #32]
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest stable entry %d\n", (int)i));
      /* no queued packets should exist on stable entries */
      LWIP_ASSERT("arp_table[i].q == NULL", arp_table[i].q == NULL);
 801aca0:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801aca4:	493d      	ldr	r1, [pc, #244]	@ (801ad9c <etharp_find_entry+0x2d4>)
 801aca6:	4613      	mov	r3, r2
 801aca8:	005b      	lsls	r3, r3, #1
 801acaa:	4413      	add	r3, r2
 801acac:	00db      	lsls	r3, r3, #3
 801acae:	440b      	add	r3, r1
 801acb0:	681b      	ldr	r3, [r3, #0]
 801acb2:	2b00      	cmp	r3, #0
 801acb4:	d018      	beq.n	801ace8 <etharp_find_entry+0x220>
 801acb6:	4b3a      	ldr	r3, [pc, #232]	@ (801ada0 <etharp_find_entry+0x2d8>)
 801acb8:	f240 126d 	movw	r2, #365	@ 0x16d
 801acbc:	493b      	ldr	r1, [pc, #236]	@ (801adac <etharp_find_entry+0x2e4>)
 801acbe:	483a      	ldr	r0, [pc, #232]	@ (801ada8 <etharp_find_entry+0x2e0>)
 801acc0:	f003 fa24 	bl	801e10c <iprintf>
 801acc4:	e010      	b.n	801ace8 <etharp_find_entry+0x220>
      /* 3) found recyclable pending entry without queued packets? */
    } else if (old_pending < ARP_TABLE_SIZE) {
 801acc6:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 801acca:	2b09      	cmp	r3, #9
 801accc:	dc02      	bgt.n	801acd4 <etharp_find_entry+0x20c>
      /* recycle oldest pending */
      i = old_pending;
 801acce:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 801acd0:	843b      	strh	r3, [r7, #32]
 801acd2:	e009      	b.n	801ace8 <etharp_find_entry+0x220>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d (without queue)\n", (int)i));
      /* 4) found recyclable pending entry with queued packets? */
    } else if (old_queue < ARP_TABLE_SIZE) {
 801acd4:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 801acd8:	2b09      	cmp	r3, #9
 801acda:	dc02      	bgt.n	801ace2 <etharp_find_entry+0x21a>
      /* recycle oldest pending (queued packets are free in etharp_free_entry) */
      i = old_queue;
 801acdc:	8bfb      	ldrh	r3, [r7, #30]
 801acde:	843b      	strh	r3, [r7, #32]
 801ace0:	e002      	b.n	801ace8 <etharp_find_entry+0x220>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d, freeing packet queue %p\n", (int)i, (void *)(arp_table[i].q)));
      /* no empty or recyclable entries found */
    } else {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty or recyclable entries found\n"));
      return (s16_t)ERR_MEM;
 801ace2:	f04f 33ff 	mov.w	r3, #4294967295
 801ace6:	e054      	b.n	801ad92 <etharp_find_entry+0x2ca>
    }

    /* { empty or recyclable entry found } */
    LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 801ace8:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801acec:	2b09      	cmp	r3, #9
 801acee:	dd06      	ble.n	801acfe <etharp_find_entry+0x236>
 801acf0:	4b2b      	ldr	r3, [pc, #172]	@ (801ada0 <etharp_find_entry+0x2d8>)
 801acf2:	f240 127f 	movw	r2, #383	@ 0x17f
 801acf6:	492e      	ldr	r1, [pc, #184]	@ (801adb0 <etharp_find_entry+0x2e8>)
 801acf8:	482b      	ldr	r0, [pc, #172]	@ (801ada8 <etharp_find_entry+0x2e0>)
 801acfa:	f003 fa07 	bl	801e10c <iprintf>
    etharp_free_entry(i);
 801acfe:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801ad02:	4618      	mov	r0, r3
 801ad04:	f7ff fe06 	bl	801a914 <etharp_free_entry>
  }

  LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 801ad08:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801ad0c:	2b09      	cmp	r3, #9
 801ad0e:	dd06      	ble.n	801ad1e <etharp_find_entry+0x256>
 801ad10:	4b23      	ldr	r3, [pc, #140]	@ (801ada0 <etharp_find_entry+0x2d8>)
 801ad12:	f240 1283 	movw	r2, #387	@ 0x183
 801ad16:	4926      	ldr	r1, [pc, #152]	@ (801adb0 <etharp_find_entry+0x2e8>)
 801ad18:	4823      	ldr	r0, [pc, #140]	@ (801ada8 <etharp_find_entry+0x2e0>)
 801ad1a:	f003 f9f7 	bl	801e10c <iprintf>
  LWIP_ASSERT("arp_table[i].state == ETHARP_STATE_EMPTY",
 801ad1e:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801ad22:	491e      	ldr	r1, [pc, #120]	@ (801ad9c <etharp_find_entry+0x2d4>)
 801ad24:	4613      	mov	r3, r2
 801ad26:	005b      	lsls	r3, r3, #1
 801ad28:	4413      	add	r3, r2
 801ad2a:	00db      	lsls	r3, r3, #3
 801ad2c:	440b      	add	r3, r1
 801ad2e:	3314      	adds	r3, #20
 801ad30:	781b      	ldrb	r3, [r3, #0]
 801ad32:	2b00      	cmp	r3, #0
 801ad34:	d006      	beq.n	801ad44 <etharp_find_entry+0x27c>
 801ad36:	4b1a      	ldr	r3, [pc, #104]	@ (801ada0 <etharp_find_entry+0x2d8>)
 801ad38:	f44f 72c2 	mov.w	r2, #388	@ 0x184
 801ad3c:	491d      	ldr	r1, [pc, #116]	@ (801adb4 <etharp_find_entry+0x2ec>)
 801ad3e:	481a      	ldr	r0, [pc, #104]	@ (801ada8 <etharp_find_entry+0x2e0>)
 801ad40:	f003 f9e4 	bl	801e10c <iprintf>
              arp_table[i].state == ETHARP_STATE_EMPTY);

  /* IP address given? */
  if (ipaddr != NULL) {
 801ad44:	68fb      	ldr	r3, [r7, #12]
 801ad46:	2b00      	cmp	r3, #0
 801ad48:	d00b      	beq.n	801ad62 <etharp_find_entry+0x29a>
    /* set IP address */
    ip4_addr_copy(arp_table[i].ipaddr, *ipaddr);
 801ad4a:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801ad4e:	68fb      	ldr	r3, [r7, #12]
 801ad50:	6819      	ldr	r1, [r3, #0]
 801ad52:	4812      	ldr	r0, [pc, #72]	@ (801ad9c <etharp_find_entry+0x2d4>)
 801ad54:	4613      	mov	r3, r2
 801ad56:	005b      	lsls	r3, r3, #1
 801ad58:	4413      	add	r3, r2
 801ad5a:	00db      	lsls	r3, r3, #3
 801ad5c:	4403      	add	r3, r0
 801ad5e:	3304      	adds	r3, #4
 801ad60:	6019      	str	r1, [r3, #0]
  }
  arp_table[i].ctime = 0;
 801ad62:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801ad66:	490d      	ldr	r1, [pc, #52]	@ (801ad9c <etharp_find_entry+0x2d4>)
 801ad68:	4613      	mov	r3, r2
 801ad6a:	005b      	lsls	r3, r3, #1
 801ad6c:	4413      	add	r3, r2
 801ad6e:	00db      	lsls	r3, r3, #3
 801ad70:	440b      	add	r3, r1
 801ad72:	3312      	adds	r3, #18
 801ad74:	2200      	movs	r2, #0
 801ad76:	801a      	strh	r2, [r3, #0]
#if ETHARP_TABLE_MATCH_NETIF
  arp_table[i].netif = netif;
 801ad78:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801ad7c:	4907      	ldr	r1, [pc, #28]	@ (801ad9c <etharp_find_entry+0x2d4>)
 801ad7e:	4613      	mov	r3, r2
 801ad80:	005b      	lsls	r3, r3, #1
 801ad82:	4413      	add	r3, r2
 801ad84:	00db      	lsls	r3, r3, #3
 801ad86:	440b      	add	r3, r1
 801ad88:	3308      	adds	r3, #8
 801ad8a:	687a      	ldr	r2, [r7, #4]
 801ad8c:	601a      	str	r2, [r3, #0]
#endif /* ETHARP_TABLE_MATCH_NETIF */
  return (s16_t)i;
 801ad8e:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
}
 801ad92:	4618      	mov	r0, r3
 801ad94:	3728      	adds	r7, #40	@ 0x28
 801ad96:	46bd      	mov	sp, r7
 801ad98:	bd80      	pop	{r7, pc}
 801ad9a:	bf00      	nop
 801ad9c:	2000e550 	.word	0x2000e550
 801ada0:	080222d0 	.word	0x080222d0
 801ada4:	08022308 	.word	0x08022308
 801ada8:	08022348 	.word	0x08022348
 801adac:	08022370 	.word	0x08022370
 801adb0:	08022388 	.word	0x08022388
 801adb4:	0802239c 	.word	0x0802239c

0801adb8 <etharp_update_arp_entry>:
 *
 * @see pbuf_free()
 */
static err_t
etharp_update_arp_entry(struct netif *netif, const ip4_addr_t *ipaddr, struct eth_addr *ethaddr, u8_t flags)
{
 801adb8:	b580      	push	{r7, lr}
 801adba:	b088      	sub	sp, #32
 801adbc:	af02      	add	r7, sp, #8
 801adbe:	60f8      	str	r0, [r7, #12]
 801adc0:	60b9      	str	r1, [r7, #8]
 801adc2:	607a      	str	r2, [r7, #4]
 801adc4:	70fb      	strb	r3, [r7, #3]
  s16_t i;
  LWIP_ASSERT("netif->hwaddr_len == ETH_HWADDR_LEN", netif->hwaddr_len == ETH_HWADDR_LEN);
 801adc6:	68fb      	ldr	r3, [r7, #12]
 801adc8:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 801adcc:	2b06      	cmp	r3, #6
 801adce:	d006      	beq.n	801adde <etharp_update_arp_entry+0x26>
 801add0:	4b48      	ldr	r3, [pc, #288]	@ (801aef4 <etharp_update_arp_entry+0x13c>)
 801add2:	f240 12a9 	movw	r2, #425	@ 0x1a9
 801add6:	4948      	ldr	r1, [pc, #288]	@ (801aef8 <etharp_update_arp_entry+0x140>)
 801add8:	4848      	ldr	r0, [pc, #288]	@ (801aefc <etharp_update_arp_entry+0x144>)
 801adda:	f003 f997 	bl	801e10c <iprintf>
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: %"U16_F".%"U16_F".%"U16_F".%"U16_F" - %02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F"\n",
              ip4_addr1_16(ipaddr), ip4_addr2_16(ipaddr), ip4_addr3_16(ipaddr), ip4_addr4_16(ipaddr),
              (u16_t)ethaddr->addr[0], (u16_t)ethaddr->addr[1], (u16_t)ethaddr->addr[2],
              (u16_t)ethaddr->addr[3], (u16_t)ethaddr->addr[4], (u16_t)ethaddr->addr[5]));
  /* non-unicast address? */
  if (ip4_addr_isany(ipaddr) ||
 801adde:	68bb      	ldr	r3, [r7, #8]
 801ade0:	2b00      	cmp	r3, #0
 801ade2:	d012      	beq.n	801ae0a <etharp_update_arp_entry+0x52>
 801ade4:	68bb      	ldr	r3, [r7, #8]
 801ade6:	681b      	ldr	r3, [r3, #0]
 801ade8:	2b00      	cmp	r3, #0
 801adea:	d00e      	beq.n	801ae0a <etharp_update_arp_entry+0x52>
      ip4_addr_isbroadcast(ipaddr, netif) ||
 801adec:	68bb      	ldr	r3, [r7, #8]
 801adee:	681b      	ldr	r3, [r3, #0]
 801adf0:	68f9      	ldr	r1, [r7, #12]
 801adf2:	4618      	mov	r0, r3
 801adf4:	f001 f8fe 	bl	801bff4 <ip4_addr_isbroadcast_u32>
 801adf8:	4603      	mov	r3, r0
  if (ip4_addr_isany(ipaddr) ||
 801adfa:	2b00      	cmp	r3, #0
 801adfc:	d105      	bne.n	801ae0a <etharp_update_arp_entry+0x52>
      ip4_addr_ismulticast(ipaddr)) {
 801adfe:	68bb      	ldr	r3, [r7, #8]
 801ae00:	681b      	ldr	r3, [r3, #0]
 801ae02:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
      ip4_addr_isbroadcast(ipaddr, netif) ||
 801ae06:	2be0      	cmp	r3, #224	@ 0xe0
 801ae08:	d102      	bne.n	801ae10 <etharp_update_arp_entry+0x58>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 801ae0a:	f06f 030f 	mvn.w	r3, #15
 801ae0e:	e06c      	b.n	801aeea <etharp_update_arp_entry+0x132>
  }
  /* find or create ARP entry */
  i = etharp_find_entry(ipaddr, flags, netif);
 801ae10:	78fb      	ldrb	r3, [r7, #3]
 801ae12:	68fa      	ldr	r2, [r7, #12]
 801ae14:	4619      	mov	r1, r3
 801ae16:	68b8      	ldr	r0, [r7, #8]
 801ae18:	f7ff fe56 	bl	801aac8 <etharp_find_entry>
 801ae1c:	4603      	mov	r3, r0
 801ae1e:	82fb      	strh	r3, [r7, #22]
  /* bail out if no entry could be found */
  if (i < 0) {
 801ae20:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 801ae24:	2b00      	cmp	r3, #0
 801ae26:	da02      	bge.n	801ae2e <etharp_update_arp_entry+0x76>
    return (err_t)i;
 801ae28:	8afb      	ldrh	r3, [r7, #22]
 801ae2a:	b25b      	sxtb	r3, r3
 801ae2c:	e05d      	b.n	801aeea <etharp_update_arp_entry+0x132>
    return ERR_VAL;
  } else
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
  {
    /* mark it stable */
    arp_table[i].state = ETHARP_STATE_STABLE;
 801ae2e:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801ae32:	4933      	ldr	r1, [pc, #204]	@ (801af00 <etharp_update_arp_entry+0x148>)
 801ae34:	4613      	mov	r3, r2
 801ae36:	005b      	lsls	r3, r3, #1
 801ae38:	4413      	add	r3, r2
 801ae3a:	00db      	lsls	r3, r3, #3
 801ae3c:	440b      	add	r3, r1
 801ae3e:	3314      	adds	r3, #20
 801ae40:	2202      	movs	r2, #2
 801ae42:	701a      	strb	r2, [r3, #0]
  }

  /* record network interface */
  arp_table[i].netif = netif;
 801ae44:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801ae48:	492d      	ldr	r1, [pc, #180]	@ (801af00 <etharp_update_arp_entry+0x148>)
 801ae4a:	4613      	mov	r3, r2
 801ae4c:	005b      	lsls	r3, r3, #1
 801ae4e:	4413      	add	r3, r2
 801ae50:	00db      	lsls	r3, r3, #3
 801ae52:	440b      	add	r3, r1
 801ae54:	3308      	adds	r3, #8
 801ae56:	68fa      	ldr	r2, [r7, #12]
 801ae58:	601a      	str	r2, [r3, #0]
  /* insert in SNMP ARP index tree */
  mib2_add_arp_entry(netif, &arp_table[i].ipaddr);

  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: updating stable entry %"S16_F"\n", i));
  /* update address */
  SMEMCPY(&arp_table[i].ethaddr, ethaddr, ETH_HWADDR_LEN);
 801ae5a:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801ae5e:	4613      	mov	r3, r2
 801ae60:	005b      	lsls	r3, r3, #1
 801ae62:	4413      	add	r3, r2
 801ae64:	00db      	lsls	r3, r3, #3
 801ae66:	3308      	adds	r3, #8
 801ae68:	4a25      	ldr	r2, [pc, #148]	@ (801af00 <etharp_update_arp_entry+0x148>)
 801ae6a:	4413      	add	r3, r2
 801ae6c:	3304      	adds	r3, #4
 801ae6e:	2206      	movs	r2, #6
 801ae70:	6879      	ldr	r1, [r7, #4]
 801ae72:	4618      	mov	r0, r3
 801ae74:	f003 fae1 	bl	801e43a <memcpy>
  /* reset time stamp */
  arp_table[i].ctime = 0;
 801ae78:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801ae7c:	4920      	ldr	r1, [pc, #128]	@ (801af00 <etharp_update_arp_entry+0x148>)
 801ae7e:	4613      	mov	r3, r2
 801ae80:	005b      	lsls	r3, r3, #1
 801ae82:	4413      	add	r3, r2
 801ae84:	00db      	lsls	r3, r3, #3
 801ae86:	440b      	add	r3, r1
 801ae88:	3312      	adds	r3, #18
 801ae8a:	2200      	movs	r2, #0
 801ae8c:	801a      	strh	r2, [r3, #0]
    /* get the packet pointer */
    p = q->p;
    /* now queue entry can be freed */
    memp_free(MEMP_ARP_QUEUE, q);
#else /* ARP_QUEUEING */
  if (arp_table[i].q != NULL) {
 801ae8e:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801ae92:	491b      	ldr	r1, [pc, #108]	@ (801af00 <etharp_update_arp_entry+0x148>)
 801ae94:	4613      	mov	r3, r2
 801ae96:	005b      	lsls	r3, r3, #1
 801ae98:	4413      	add	r3, r2
 801ae9a:	00db      	lsls	r3, r3, #3
 801ae9c:	440b      	add	r3, r1
 801ae9e:	681b      	ldr	r3, [r3, #0]
 801aea0:	2b00      	cmp	r3, #0
 801aea2:	d021      	beq.n	801aee8 <etharp_update_arp_entry+0x130>
    struct pbuf *p = arp_table[i].q;
 801aea4:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801aea8:	4915      	ldr	r1, [pc, #84]	@ (801af00 <etharp_update_arp_entry+0x148>)
 801aeaa:	4613      	mov	r3, r2
 801aeac:	005b      	lsls	r3, r3, #1
 801aeae:	4413      	add	r3, r2
 801aeb0:	00db      	lsls	r3, r3, #3
 801aeb2:	440b      	add	r3, r1
 801aeb4:	681b      	ldr	r3, [r3, #0]
 801aeb6:	613b      	str	r3, [r7, #16]
    arp_table[i].q = NULL;
 801aeb8:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801aebc:	4910      	ldr	r1, [pc, #64]	@ (801af00 <etharp_update_arp_entry+0x148>)
 801aebe:	4613      	mov	r3, r2
 801aec0:	005b      	lsls	r3, r3, #1
 801aec2:	4413      	add	r3, r2
 801aec4:	00db      	lsls	r3, r3, #3
 801aec6:	440b      	add	r3, r1
 801aec8:	2200      	movs	r2, #0
 801aeca:	601a      	str	r2, [r3, #0]
#endif /* ARP_QUEUEING */
    /* send the queued IP packet */
    ethernet_output(netif, p, (struct eth_addr *)(netif->hwaddr), ethaddr, ETHTYPE_IP);
 801aecc:	68fb      	ldr	r3, [r7, #12]
 801aece:	f103 0226 	add.w	r2, r3, #38	@ 0x26
 801aed2:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 801aed6:	9300      	str	r3, [sp, #0]
 801aed8:	687b      	ldr	r3, [r7, #4]
 801aeda:	6939      	ldr	r1, [r7, #16]
 801aedc:	68f8      	ldr	r0, [r7, #12]
 801aede:	f001 ff97 	bl	801ce10 <ethernet_output>
    /* free the queued IP packet */
    pbuf_free(p);
 801aee2:	6938      	ldr	r0, [r7, #16]
 801aee4:	f7f8 fd80 	bl	80139e8 <pbuf_free>
  }
  return ERR_OK;
 801aee8:	2300      	movs	r3, #0
}
 801aeea:	4618      	mov	r0, r3
 801aeec:	3718      	adds	r7, #24
 801aeee:	46bd      	mov	sp, r7
 801aef0:	bd80      	pop	{r7, pc}
 801aef2:	bf00      	nop
 801aef4:	080222d0 	.word	0x080222d0
 801aef8:	080223c8 	.word	0x080223c8
 801aefc:	08022348 	.word	0x08022348
 801af00:	2000e550 	.word	0x2000e550

0801af04 <etharp_cleanup_netif>:
 *
 * @param netif points to a network interface
 */
void
etharp_cleanup_netif(struct netif *netif)
{
 801af04:	b580      	push	{r7, lr}
 801af06:	b084      	sub	sp, #16
 801af08:	af00      	add	r7, sp, #0
 801af0a:	6078      	str	r0, [r7, #4]
  int i;

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801af0c:	2300      	movs	r3, #0
 801af0e:	60fb      	str	r3, [r7, #12]
 801af10:	e01e      	b.n	801af50 <etharp_cleanup_netif+0x4c>
    u8_t state = arp_table[i].state;
 801af12:	4913      	ldr	r1, [pc, #76]	@ (801af60 <etharp_cleanup_netif+0x5c>)
 801af14:	68fa      	ldr	r2, [r7, #12]
 801af16:	4613      	mov	r3, r2
 801af18:	005b      	lsls	r3, r3, #1
 801af1a:	4413      	add	r3, r2
 801af1c:	00db      	lsls	r3, r3, #3
 801af1e:	440b      	add	r3, r1
 801af20:	3314      	adds	r3, #20
 801af22:	781b      	ldrb	r3, [r3, #0]
 801af24:	72fb      	strb	r3, [r7, #11]
    if ((state != ETHARP_STATE_EMPTY) && (arp_table[i].netif == netif)) {
 801af26:	7afb      	ldrb	r3, [r7, #11]
 801af28:	2b00      	cmp	r3, #0
 801af2a:	d00e      	beq.n	801af4a <etharp_cleanup_netif+0x46>
 801af2c:	490c      	ldr	r1, [pc, #48]	@ (801af60 <etharp_cleanup_netif+0x5c>)
 801af2e:	68fa      	ldr	r2, [r7, #12]
 801af30:	4613      	mov	r3, r2
 801af32:	005b      	lsls	r3, r3, #1
 801af34:	4413      	add	r3, r2
 801af36:	00db      	lsls	r3, r3, #3
 801af38:	440b      	add	r3, r1
 801af3a:	3308      	adds	r3, #8
 801af3c:	681b      	ldr	r3, [r3, #0]
 801af3e:	687a      	ldr	r2, [r7, #4]
 801af40:	429a      	cmp	r2, r3
 801af42:	d102      	bne.n	801af4a <etharp_cleanup_netif+0x46>
      etharp_free_entry(i);
 801af44:	68f8      	ldr	r0, [r7, #12]
 801af46:	f7ff fce5 	bl	801a914 <etharp_free_entry>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801af4a:	68fb      	ldr	r3, [r7, #12]
 801af4c:	3301      	adds	r3, #1
 801af4e:	60fb      	str	r3, [r7, #12]
 801af50:	68fb      	ldr	r3, [r7, #12]
 801af52:	2b09      	cmp	r3, #9
 801af54:	dddd      	ble.n	801af12 <etharp_cleanup_netif+0xe>
    }
  }
}
 801af56:	bf00      	nop
 801af58:	bf00      	nop
 801af5a:	3710      	adds	r7, #16
 801af5c:	46bd      	mov	sp, r7
 801af5e:	bd80      	pop	{r7, pc}
 801af60:	2000e550 	.word	0x2000e550

0801af64 <etharp_input>:
 *
 * @see pbuf_free()
 */
void
etharp_input(struct pbuf *p, struct netif *netif)
{
 801af64:	b5b0      	push	{r4, r5, r7, lr}
 801af66:	b08a      	sub	sp, #40	@ 0x28
 801af68:	af04      	add	r7, sp, #16
 801af6a:	6078      	str	r0, [r7, #4]
 801af6c:	6039      	str	r1, [r7, #0]
  ip4_addr_t sipaddr, dipaddr;
  u8_t for_us;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif != NULL", (netif != NULL), return;);
 801af6e:	683b      	ldr	r3, [r7, #0]
 801af70:	2b00      	cmp	r3, #0
 801af72:	d107      	bne.n	801af84 <etharp_input+0x20>
 801af74:	4b3d      	ldr	r3, [pc, #244]	@ (801b06c <etharp_input+0x108>)
 801af76:	f240 228a 	movw	r2, #650	@ 0x28a
 801af7a:	493d      	ldr	r1, [pc, #244]	@ (801b070 <etharp_input+0x10c>)
 801af7c:	483d      	ldr	r0, [pc, #244]	@ (801b074 <etharp_input+0x110>)
 801af7e:	f003 f8c5 	bl	801e10c <iprintf>
 801af82:	e06f      	b.n	801b064 <etharp_input+0x100>

  hdr = (struct etharp_hdr *)p->payload;
 801af84:	687b      	ldr	r3, [r7, #4]
 801af86:	685b      	ldr	r3, [r3, #4]
 801af88:	613b      	str	r3, [r7, #16]

  /* RFC 826 "Packet Reception": */
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 801af8a:	693b      	ldr	r3, [r7, #16]
 801af8c:	881b      	ldrh	r3, [r3, #0]
 801af8e:	b29b      	uxth	r3, r3
 801af90:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801af94:	d10c      	bne.n	801afb0 <etharp_input+0x4c>
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 801af96:	693b      	ldr	r3, [r7, #16]
 801af98:	791b      	ldrb	r3, [r3, #4]
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 801af9a:	2b06      	cmp	r3, #6
 801af9c:	d108      	bne.n	801afb0 <etharp_input+0x4c>
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 801af9e:	693b      	ldr	r3, [r7, #16]
 801afa0:	795b      	ldrb	r3, [r3, #5]
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 801afa2:	2b04      	cmp	r3, #4
 801afa4:	d104      	bne.n	801afb0 <etharp_input+0x4c>
      (hdr->proto != PP_HTONS(ETHTYPE_IP)))  {
 801afa6:	693b      	ldr	r3, [r7, #16]
 801afa8:	885b      	ldrh	r3, [r3, #2]
 801afaa:	b29b      	uxth	r3, r3
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 801afac:	2b08      	cmp	r3, #8
 801afae:	d003      	beq.n	801afb8 <etharp_input+0x54>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING,
                ("etharp_input: packet dropped, wrong hw type, hwlen, proto, protolen or ethernet type (%"U16_F"/%"U16_F"/%"U16_F"/%"U16_F")\n",
                 hdr->hwtype, (u16_t)hdr->hwlen, hdr->proto, (u16_t)hdr->protolen));
    ETHARP_STATS_INC(etharp.proterr);
    ETHARP_STATS_INC(etharp.drop);
    pbuf_free(p);
 801afb0:	6878      	ldr	r0, [r7, #4]
 801afb2:	f7f8 fd19 	bl	80139e8 <pbuf_free>
    return;
 801afb6:	e055      	b.n	801b064 <etharp_input+0x100>
  autoip_arp_reply(netif, hdr);
#endif /* LWIP_AUTOIP */

  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing (not using structure copy which breaks strict-aliasing rules). */
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&sipaddr, &hdr->sipaddr);
 801afb8:	693b      	ldr	r3, [r7, #16]
 801afba:	330e      	adds	r3, #14
 801afbc:	681b      	ldr	r3, [r3, #0]
 801afbe:	60fb      	str	r3, [r7, #12]
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&dipaddr, &hdr->dipaddr);
 801afc0:	693b      	ldr	r3, [r7, #16]
 801afc2:	3318      	adds	r3, #24
 801afc4:	681b      	ldr	r3, [r3, #0]
 801afc6:	60bb      	str	r3, [r7, #8]

  /* this interface is not configured? */
  if (ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 801afc8:	683b      	ldr	r3, [r7, #0]
 801afca:	3304      	adds	r3, #4
 801afcc:	681b      	ldr	r3, [r3, #0]
 801afce:	2b00      	cmp	r3, #0
 801afd0:	d102      	bne.n	801afd8 <etharp_input+0x74>
    for_us = 0;
 801afd2:	2300      	movs	r3, #0
 801afd4:	75fb      	strb	r3, [r7, #23]
 801afd6:	e009      	b.n	801afec <etharp_input+0x88>
  } else {
    /* ARP packet directed to us? */
    for_us = (u8_t)ip4_addr_cmp(&dipaddr, netif_ip4_addr(netif));
 801afd8:	68ba      	ldr	r2, [r7, #8]
 801afda:	683b      	ldr	r3, [r7, #0]
 801afdc:	3304      	adds	r3, #4
 801afde:	681b      	ldr	r3, [r3, #0]
 801afe0:	429a      	cmp	r2, r3
 801afe2:	bf0c      	ite	eq
 801afe4:	2301      	moveq	r3, #1
 801afe6:	2300      	movne	r3, #0
 801afe8:	b2db      	uxtb	r3, r3
 801afea:	75fb      	strb	r3, [r7, #23]
  /* ARP message directed to us?
      -> add IP address in ARP cache; assume requester wants to talk to us,
         can result in directly sending the queued packets for this host.
     ARP message not directed to us?
      ->  update the source IP address in the cache, if present */
  etharp_update_arp_entry(netif, &sipaddr, &(hdr->shwaddr),
 801afec:	693b      	ldr	r3, [r7, #16]
 801afee:	f103 0208 	add.w	r2, r3, #8
 801aff2:	7dfb      	ldrb	r3, [r7, #23]
 801aff4:	2b00      	cmp	r3, #0
 801aff6:	d001      	beq.n	801affc <etharp_input+0x98>
 801aff8:	2301      	movs	r3, #1
 801affa:	e000      	b.n	801affe <etharp_input+0x9a>
 801affc:	2302      	movs	r3, #2
 801affe:	f107 010c 	add.w	r1, r7, #12
 801b002:	6838      	ldr	r0, [r7, #0]
 801b004:	f7ff fed8 	bl	801adb8 <etharp_update_arp_entry>
                          for_us ? ETHARP_FLAG_TRY_HARD : ETHARP_FLAG_FIND_ONLY);

  /* now act on the message itself */
  switch (hdr->opcode) {
 801b008:	693b      	ldr	r3, [r7, #16]
 801b00a:	88db      	ldrh	r3, [r3, #6]
 801b00c:	b29b      	uxth	r3, r3
 801b00e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801b012:	d003      	beq.n	801b01c <etharp_input+0xb8>
 801b014:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801b018:	d01e      	beq.n	801b058 <etharp_input+0xf4>
#endif /* (LWIP_DHCP && DHCP_DOES_ARP_CHECK) */
      break;
    default:
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_input: ARP unknown opcode type %"S16_F"\n", lwip_htons(hdr->opcode)));
      ETHARP_STATS_INC(etharp.err);
      break;
 801b01a:	e020      	b.n	801b05e <etharp_input+0xfa>
      if (for_us) {
 801b01c:	7dfb      	ldrb	r3, [r7, #23]
 801b01e:	2b00      	cmp	r3, #0
 801b020:	d01c      	beq.n	801b05c <etharp_input+0xf8>
                   (struct eth_addr *)netif->hwaddr, &hdr->shwaddr,
 801b022:	683b      	ldr	r3, [r7, #0]
 801b024:	f103 0026 	add.w	r0, r3, #38	@ 0x26
 801b028:	693b      	ldr	r3, [r7, #16]
 801b02a:	f103 0408 	add.w	r4, r3, #8
                   (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif),
 801b02e:	683b      	ldr	r3, [r7, #0]
 801b030:	f103 0526 	add.w	r5, r3, #38	@ 0x26
 801b034:	683b      	ldr	r3, [r7, #0]
 801b036:	3304      	adds	r3, #4
                   &hdr->shwaddr, &sipaddr,
 801b038:	693a      	ldr	r2, [r7, #16]
 801b03a:	3208      	adds	r2, #8
        etharp_raw(netif,
 801b03c:	2102      	movs	r1, #2
 801b03e:	9103      	str	r1, [sp, #12]
 801b040:	f107 010c 	add.w	r1, r7, #12
 801b044:	9102      	str	r1, [sp, #8]
 801b046:	9201      	str	r2, [sp, #4]
 801b048:	9300      	str	r3, [sp, #0]
 801b04a:	462b      	mov	r3, r5
 801b04c:	4622      	mov	r2, r4
 801b04e:	4601      	mov	r1, r0
 801b050:	6838      	ldr	r0, [r7, #0]
 801b052:	f000 faeb 	bl	801b62c <etharp_raw>
      break;
 801b056:	e001      	b.n	801b05c <etharp_input+0xf8>
      break;
 801b058:	bf00      	nop
 801b05a:	e000      	b.n	801b05e <etharp_input+0xfa>
      break;
 801b05c:	bf00      	nop
  }
  /* free ARP packet */
  pbuf_free(p);
 801b05e:	6878      	ldr	r0, [r7, #4]
 801b060:	f7f8 fcc2 	bl	80139e8 <pbuf_free>
}
 801b064:	3718      	adds	r7, #24
 801b066:	46bd      	mov	sp, r7
 801b068:	bdb0      	pop	{r4, r5, r7, pc}
 801b06a:	bf00      	nop
 801b06c:	080222d0 	.word	0x080222d0
 801b070:	08022420 	.word	0x08022420
 801b074:	08022348 	.word	0x08022348

0801b078 <etharp_output_to_arp_index>:
/** Just a small helper function that sends a pbuf to an ethernet address
 * in the arp_table specified by the index 'arp_idx'.
 */
static err_t
etharp_output_to_arp_index(struct netif *netif, struct pbuf *q, netif_addr_idx_t arp_idx)
{
 801b078:	b580      	push	{r7, lr}
 801b07a:	b086      	sub	sp, #24
 801b07c:	af02      	add	r7, sp, #8
 801b07e:	60f8      	str	r0, [r7, #12]
 801b080:	60b9      	str	r1, [r7, #8]
 801b082:	4613      	mov	r3, r2
 801b084:	71fb      	strb	r3, [r7, #7]
  LWIP_ASSERT("arp_table[arp_idx].state >= ETHARP_STATE_STABLE",
 801b086:	79fa      	ldrb	r2, [r7, #7]
 801b088:	4944      	ldr	r1, [pc, #272]	@ (801b19c <etharp_output_to_arp_index+0x124>)
 801b08a:	4613      	mov	r3, r2
 801b08c:	005b      	lsls	r3, r3, #1
 801b08e:	4413      	add	r3, r2
 801b090:	00db      	lsls	r3, r3, #3
 801b092:	440b      	add	r3, r1
 801b094:	3314      	adds	r3, #20
 801b096:	781b      	ldrb	r3, [r3, #0]
 801b098:	2b01      	cmp	r3, #1
 801b09a:	d806      	bhi.n	801b0aa <etharp_output_to_arp_index+0x32>
 801b09c:	4b40      	ldr	r3, [pc, #256]	@ (801b1a0 <etharp_output_to_arp_index+0x128>)
 801b09e:	f240 22ee 	movw	r2, #750	@ 0x2ee
 801b0a2:	4940      	ldr	r1, [pc, #256]	@ (801b1a4 <etharp_output_to_arp_index+0x12c>)
 801b0a4:	4840      	ldr	r0, [pc, #256]	@ (801b1a8 <etharp_output_to_arp_index+0x130>)
 801b0a6:	f003 f831 	bl	801e10c <iprintf>
              arp_table[arp_idx].state >= ETHARP_STATE_STABLE);
  /* if arp table entry is about to expire: re-request it,
     but only if its state is ETHARP_STATE_STABLE to prevent flooding the
     network with ARP requests if this address is used frequently. */
  if (arp_table[arp_idx].state == ETHARP_STATE_STABLE) {
 801b0aa:	79fa      	ldrb	r2, [r7, #7]
 801b0ac:	493b      	ldr	r1, [pc, #236]	@ (801b19c <etharp_output_to_arp_index+0x124>)
 801b0ae:	4613      	mov	r3, r2
 801b0b0:	005b      	lsls	r3, r3, #1
 801b0b2:	4413      	add	r3, r2
 801b0b4:	00db      	lsls	r3, r3, #3
 801b0b6:	440b      	add	r3, r1
 801b0b8:	3314      	adds	r3, #20
 801b0ba:	781b      	ldrb	r3, [r3, #0]
 801b0bc:	2b02      	cmp	r3, #2
 801b0be:	d153      	bne.n	801b168 <etharp_output_to_arp_index+0xf0>
    if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_BROADCAST) {
 801b0c0:	79fa      	ldrb	r2, [r7, #7]
 801b0c2:	4936      	ldr	r1, [pc, #216]	@ (801b19c <etharp_output_to_arp_index+0x124>)
 801b0c4:	4613      	mov	r3, r2
 801b0c6:	005b      	lsls	r3, r3, #1
 801b0c8:	4413      	add	r3, r2
 801b0ca:	00db      	lsls	r3, r3, #3
 801b0cc:	440b      	add	r3, r1
 801b0ce:	3312      	adds	r3, #18
 801b0d0:	881b      	ldrh	r3, [r3, #0]
 801b0d2:	f5b3 7f8e 	cmp.w	r3, #284	@ 0x11c
 801b0d6:	d919      	bls.n	801b10c <etharp_output_to_arp_index+0x94>
      /* issue a standard request using broadcast */
      if (etharp_request(netif, &arp_table[arp_idx].ipaddr) == ERR_OK) {
 801b0d8:	79fa      	ldrb	r2, [r7, #7]
 801b0da:	4613      	mov	r3, r2
 801b0dc:	005b      	lsls	r3, r3, #1
 801b0de:	4413      	add	r3, r2
 801b0e0:	00db      	lsls	r3, r3, #3
 801b0e2:	4a2e      	ldr	r2, [pc, #184]	@ (801b19c <etharp_output_to_arp_index+0x124>)
 801b0e4:	4413      	add	r3, r2
 801b0e6:	3304      	adds	r3, #4
 801b0e8:	4619      	mov	r1, r3
 801b0ea:	68f8      	ldr	r0, [r7, #12]
 801b0ec:	f000 fb4c 	bl	801b788 <etharp_request>
 801b0f0:	4603      	mov	r3, r0
 801b0f2:	2b00      	cmp	r3, #0
 801b0f4:	d138      	bne.n	801b168 <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 801b0f6:	79fa      	ldrb	r2, [r7, #7]
 801b0f8:	4928      	ldr	r1, [pc, #160]	@ (801b19c <etharp_output_to_arp_index+0x124>)
 801b0fa:	4613      	mov	r3, r2
 801b0fc:	005b      	lsls	r3, r3, #1
 801b0fe:	4413      	add	r3, r2
 801b100:	00db      	lsls	r3, r3, #3
 801b102:	440b      	add	r3, r1
 801b104:	3314      	adds	r3, #20
 801b106:	2203      	movs	r2, #3
 801b108:	701a      	strb	r2, [r3, #0]
 801b10a:	e02d      	b.n	801b168 <etharp_output_to_arp_index+0xf0>
      }
    } else if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_UNICAST) {
 801b10c:	79fa      	ldrb	r2, [r7, #7]
 801b10e:	4923      	ldr	r1, [pc, #140]	@ (801b19c <etharp_output_to_arp_index+0x124>)
 801b110:	4613      	mov	r3, r2
 801b112:	005b      	lsls	r3, r3, #1
 801b114:	4413      	add	r3, r2
 801b116:	00db      	lsls	r3, r3, #3
 801b118:	440b      	add	r3, r1
 801b11a:	3312      	adds	r3, #18
 801b11c:	881b      	ldrh	r3, [r3, #0]
 801b11e:	f5b3 7f87 	cmp.w	r3, #270	@ 0x10e
 801b122:	d321      	bcc.n	801b168 <etharp_output_to_arp_index+0xf0>
      /* issue a unicast request (for 15 seconds) to prevent unnecessary broadcast */
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 801b124:	79fa      	ldrb	r2, [r7, #7]
 801b126:	4613      	mov	r3, r2
 801b128:	005b      	lsls	r3, r3, #1
 801b12a:	4413      	add	r3, r2
 801b12c:	00db      	lsls	r3, r3, #3
 801b12e:	4a1b      	ldr	r2, [pc, #108]	@ (801b19c <etharp_output_to_arp_index+0x124>)
 801b130:	4413      	add	r3, r2
 801b132:	1d19      	adds	r1, r3, #4
 801b134:	79fa      	ldrb	r2, [r7, #7]
 801b136:	4613      	mov	r3, r2
 801b138:	005b      	lsls	r3, r3, #1
 801b13a:	4413      	add	r3, r2
 801b13c:	00db      	lsls	r3, r3, #3
 801b13e:	3308      	adds	r3, #8
 801b140:	4a16      	ldr	r2, [pc, #88]	@ (801b19c <etharp_output_to_arp_index+0x124>)
 801b142:	4413      	add	r3, r2
 801b144:	3304      	adds	r3, #4
 801b146:	461a      	mov	r2, r3
 801b148:	68f8      	ldr	r0, [r7, #12]
 801b14a:	f000 fafb 	bl	801b744 <etharp_request_dst>
 801b14e:	4603      	mov	r3, r0
 801b150:	2b00      	cmp	r3, #0
 801b152:	d109      	bne.n	801b168 <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 801b154:	79fa      	ldrb	r2, [r7, #7]
 801b156:	4911      	ldr	r1, [pc, #68]	@ (801b19c <etharp_output_to_arp_index+0x124>)
 801b158:	4613      	mov	r3, r2
 801b15a:	005b      	lsls	r3, r3, #1
 801b15c:	4413      	add	r3, r2
 801b15e:	00db      	lsls	r3, r3, #3
 801b160:	440b      	add	r3, r1
 801b162:	3314      	adds	r3, #20
 801b164:	2203      	movs	r2, #3
 801b166:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), &arp_table[arp_idx].ethaddr, ETHTYPE_IP);
 801b168:	68fb      	ldr	r3, [r7, #12]
 801b16a:	f103 0126 	add.w	r1, r3, #38	@ 0x26
 801b16e:	79fa      	ldrb	r2, [r7, #7]
 801b170:	4613      	mov	r3, r2
 801b172:	005b      	lsls	r3, r3, #1
 801b174:	4413      	add	r3, r2
 801b176:	00db      	lsls	r3, r3, #3
 801b178:	3308      	adds	r3, #8
 801b17a:	4a08      	ldr	r2, [pc, #32]	@ (801b19c <etharp_output_to_arp_index+0x124>)
 801b17c:	4413      	add	r3, r2
 801b17e:	3304      	adds	r3, #4
 801b180:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 801b184:	9200      	str	r2, [sp, #0]
 801b186:	460a      	mov	r2, r1
 801b188:	68b9      	ldr	r1, [r7, #8]
 801b18a:	68f8      	ldr	r0, [r7, #12]
 801b18c:	f001 fe40 	bl	801ce10 <ethernet_output>
 801b190:	4603      	mov	r3, r0
}
 801b192:	4618      	mov	r0, r3
 801b194:	3710      	adds	r7, #16
 801b196:	46bd      	mov	sp, r7
 801b198:	bd80      	pop	{r7, pc}
 801b19a:	bf00      	nop
 801b19c:	2000e550 	.word	0x2000e550
 801b1a0:	080222d0 	.word	0x080222d0
 801b1a4:	08022440 	.word	0x08022440
 801b1a8:	08022348 	.word	0x08022348

0801b1ac <etharp_output>:
 * - ERR_RTE No route to destination (no gateway to external networks),
 * or the return type of either etharp_query() or ethernet_output().
 */
err_t
etharp_output(struct netif *netif, struct pbuf *q, const ip4_addr_t *ipaddr)
{
 801b1ac:	b580      	push	{r7, lr}
 801b1ae:	b08a      	sub	sp, #40	@ 0x28
 801b1b0:	af02      	add	r7, sp, #8
 801b1b2:	60f8      	str	r0, [r7, #12]
 801b1b4:	60b9      	str	r1, [r7, #8]
 801b1b6:	607a      	str	r2, [r7, #4]
  const struct eth_addr *dest;
  struct eth_addr mcastaddr;
  const ip4_addr_t *dst_addr = ipaddr;
 801b1b8:	687b      	ldr	r3, [r7, #4]
 801b1ba:	61bb      	str	r3, [r7, #24]

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("netif != NULL", netif != NULL);
 801b1bc:	68fb      	ldr	r3, [r7, #12]
 801b1be:	2b00      	cmp	r3, #0
 801b1c0:	d106      	bne.n	801b1d0 <etharp_output+0x24>
 801b1c2:	4b73      	ldr	r3, [pc, #460]	@ (801b390 <etharp_output+0x1e4>)
 801b1c4:	f240 321e 	movw	r2, #798	@ 0x31e
 801b1c8:	4972      	ldr	r1, [pc, #456]	@ (801b394 <etharp_output+0x1e8>)
 801b1ca:	4873      	ldr	r0, [pc, #460]	@ (801b398 <etharp_output+0x1ec>)
 801b1cc:	f002 ff9e 	bl	801e10c <iprintf>
  LWIP_ASSERT("q != NULL", q != NULL);
 801b1d0:	68bb      	ldr	r3, [r7, #8]
 801b1d2:	2b00      	cmp	r3, #0
 801b1d4:	d106      	bne.n	801b1e4 <etharp_output+0x38>
 801b1d6:	4b6e      	ldr	r3, [pc, #440]	@ (801b390 <etharp_output+0x1e4>)
 801b1d8:	f240 321f 	movw	r2, #799	@ 0x31f
 801b1dc:	496f      	ldr	r1, [pc, #444]	@ (801b39c <etharp_output+0x1f0>)
 801b1de:	486e      	ldr	r0, [pc, #440]	@ (801b398 <etharp_output+0x1ec>)
 801b1e0:	f002 ff94 	bl	801e10c <iprintf>
  LWIP_ASSERT("ipaddr != NULL", ipaddr != NULL);
 801b1e4:	687b      	ldr	r3, [r7, #4]
 801b1e6:	2b00      	cmp	r3, #0
 801b1e8:	d106      	bne.n	801b1f8 <etharp_output+0x4c>
 801b1ea:	4b69      	ldr	r3, [pc, #420]	@ (801b390 <etharp_output+0x1e4>)
 801b1ec:	f44f 7248 	mov.w	r2, #800	@ 0x320
 801b1f0:	496b      	ldr	r1, [pc, #428]	@ (801b3a0 <etharp_output+0x1f4>)
 801b1f2:	4869      	ldr	r0, [pc, #420]	@ (801b398 <etharp_output+0x1ec>)
 801b1f4:	f002 ff8a 	bl	801e10c <iprintf>

  /* Determine on destination hardware address. Broadcasts and multicasts
   * are special, other IP addresses are looked up in the ARP table. */

  /* broadcast destination IP address? */
  if (ip4_addr_isbroadcast(ipaddr, netif)) {
 801b1f8:	687b      	ldr	r3, [r7, #4]
 801b1fa:	681b      	ldr	r3, [r3, #0]
 801b1fc:	68f9      	ldr	r1, [r7, #12]
 801b1fe:	4618      	mov	r0, r3
 801b200:	f000 fef8 	bl	801bff4 <ip4_addr_isbroadcast_u32>
 801b204:	4603      	mov	r3, r0
 801b206:	2b00      	cmp	r3, #0
 801b208:	d002      	beq.n	801b210 <etharp_output+0x64>
    /* broadcast on Ethernet also */
    dest = (const struct eth_addr *)&ethbroadcast;
 801b20a:	4b66      	ldr	r3, [pc, #408]	@ (801b3a4 <etharp_output+0x1f8>)
 801b20c:	61fb      	str	r3, [r7, #28]
 801b20e:	e0af      	b.n	801b370 <etharp_output+0x1c4>
    /* multicast destination IP address? */
  } else if (ip4_addr_ismulticast(ipaddr)) {
 801b210:	687b      	ldr	r3, [r7, #4]
 801b212:	681b      	ldr	r3, [r3, #0]
 801b214:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 801b218:	2be0      	cmp	r3, #224	@ 0xe0
 801b21a:	d118      	bne.n	801b24e <etharp_output+0xa2>
    /* Hash IP multicast address to MAC address.*/
    mcastaddr.addr[0] = LL_IP4_MULTICAST_ADDR_0;
 801b21c:	2301      	movs	r3, #1
 801b21e:	743b      	strb	r3, [r7, #16]
    mcastaddr.addr[1] = LL_IP4_MULTICAST_ADDR_1;
 801b220:	2300      	movs	r3, #0
 801b222:	747b      	strb	r3, [r7, #17]
    mcastaddr.addr[2] = LL_IP4_MULTICAST_ADDR_2;
 801b224:	235e      	movs	r3, #94	@ 0x5e
 801b226:	74bb      	strb	r3, [r7, #18]
    mcastaddr.addr[3] = ip4_addr2(ipaddr) & 0x7f;
 801b228:	687b      	ldr	r3, [r7, #4]
 801b22a:	3301      	adds	r3, #1
 801b22c:	781b      	ldrb	r3, [r3, #0]
 801b22e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801b232:	b2db      	uxtb	r3, r3
 801b234:	74fb      	strb	r3, [r7, #19]
    mcastaddr.addr[4] = ip4_addr3(ipaddr);
 801b236:	687b      	ldr	r3, [r7, #4]
 801b238:	3302      	adds	r3, #2
 801b23a:	781b      	ldrb	r3, [r3, #0]
 801b23c:	753b      	strb	r3, [r7, #20]
    mcastaddr.addr[5] = ip4_addr4(ipaddr);
 801b23e:	687b      	ldr	r3, [r7, #4]
 801b240:	3303      	adds	r3, #3
 801b242:	781b      	ldrb	r3, [r3, #0]
 801b244:	757b      	strb	r3, [r7, #21]
    /* destination Ethernet address is multicast */
    dest = &mcastaddr;
 801b246:	f107 0310 	add.w	r3, r7, #16
 801b24a:	61fb      	str	r3, [r7, #28]
 801b24c:	e090      	b.n	801b370 <etharp_output+0x1c4>
    /* unicast destination IP address? */
  } else {
    netif_addr_idx_t i;
    /* outside local network? if so, this can neither be a global broadcast nor
       a subnet broadcast. */
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 801b24e:	687b      	ldr	r3, [r7, #4]
 801b250:	681a      	ldr	r2, [r3, #0]
 801b252:	68fb      	ldr	r3, [r7, #12]
 801b254:	3304      	adds	r3, #4
 801b256:	681b      	ldr	r3, [r3, #0]
 801b258:	405a      	eors	r2, r3
 801b25a:	68fb      	ldr	r3, [r7, #12]
 801b25c:	3308      	adds	r3, #8
 801b25e:	681b      	ldr	r3, [r3, #0]
 801b260:	4013      	ands	r3, r2
 801b262:	2b00      	cmp	r3, #0
 801b264:	d012      	beq.n	801b28c <etharp_output+0xe0>
        !ip4_addr_islinklocal(ipaddr)) {
 801b266:	687b      	ldr	r3, [r7, #4]
 801b268:	681b      	ldr	r3, [r3, #0]
 801b26a:	b29b      	uxth	r3, r3
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 801b26c:	f64f 62a9 	movw	r2, #65193	@ 0xfea9
 801b270:	4293      	cmp	r3, r2
 801b272:	d00b      	beq.n	801b28c <etharp_output+0xe0>
        dst_addr = LWIP_HOOK_ETHARP_GET_GW(netif, ipaddr);
        if (dst_addr == NULL)
#endif /* LWIP_HOOK_ETHARP_GET_GW */
        {
          /* interface has default gateway? */
          if (!ip4_addr_isany_val(*netif_ip4_gw(netif))) {
 801b274:	68fb      	ldr	r3, [r7, #12]
 801b276:	330c      	adds	r3, #12
 801b278:	681b      	ldr	r3, [r3, #0]
 801b27a:	2b00      	cmp	r3, #0
 801b27c:	d003      	beq.n	801b286 <etharp_output+0xda>
            /* send to hardware address of default gateway IP address */
            dst_addr = netif_ip4_gw(netif);
 801b27e:	68fb      	ldr	r3, [r7, #12]
 801b280:	330c      	adds	r3, #12
 801b282:	61bb      	str	r3, [r7, #24]
 801b284:	e002      	b.n	801b28c <etharp_output+0xe0>
            /* no default gateway available */
          } else {
            /* no route to destination error (default gateway missing) */
            return ERR_RTE;
 801b286:	f06f 0303 	mvn.w	r3, #3
 801b28a:	e07d      	b.n	801b388 <etharp_output+0x1dc>
    if (netif->hints != NULL) {
      /* per-pcb cached entry was given */
      netif_addr_idx_t etharp_cached_entry = netif->hints->addr_hint;
      if (etharp_cached_entry < ARP_TABLE_SIZE) {
#endif /* LWIP_NETIF_HWADDRHINT */
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 801b28c:	4b46      	ldr	r3, [pc, #280]	@ (801b3a8 <etharp_output+0x1fc>)
 801b28e:	781b      	ldrb	r3, [r3, #0]
 801b290:	4619      	mov	r1, r3
 801b292:	4a46      	ldr	r2, [pc, #280]	@ (801b3ac <etharp_output+0x200>)
 801b294:	460b      	mov	r3, r1
 801b296:	005b      	lsls	r3, r3, #1
 801b298:	440b      	add	r3, r1
 801b29a:	00db      	lsls	r3, r3, #3
 801b29c:	4413      	add	r3, r2
 801b29e:	3314      	adds	r3, #20
 801b2a0:	781b      	ldrb	r3, [r3, #0]
 801b2a2:	2b01      	cmp	r3, #1
 801b2a4:	d925      	bls.n	801b2f2 <etharp_output+0x146>
#if ETHARP_TABLE_MATCH_NETIF
            (arp_table[etharp_cached_entry].netif == netif) &&
 801b2a6:	4b40      	ldr	r3, [pc, #256]	@ (801b3a8 <etharp_output+0x1fc>)
 801b2a8:	781b      	ldrb	r3, [r3, #0]
 801b2aa:	4619      	mov	r1, r3
 801b2ac:	4a3f      	ldr	r2, [pc, #252]	@ (801b3ac <etharp_output+0x200>)
 801b2ae:	460b      	mov	r3, r1
 801b2b0:	005b      	lsls	r3, r3, #1
 801b2b2:	440b      	add	r3, r1
 801b2b4:	00db      	lsls	r3, r3, #3
 801b2b6:	4413      	add	r3, r2
 801b2b8:	3308      	adds	r3, #8
 801b2ba:	681b      	ldr	r3, [r3, #0]
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 801b2bc:	68fa      	ldr	r2, [r7, #12]
 801b2be:	429a      	cmp	r2, r3
 801b2c0:	d117      	bne.n	801b2f2 <etharp_output+0x146>
#endif
            (ip4_addr_cmp(dst_addr, &arp_table[etharp_cached_entry].ipaddr))) {
 801b2c2:	69bb      	ldr	r3, [r7, #24]
 801b2c4:	681a      	ldr	r2, [r3, #0]
 801b2c6:	4b38      	ldr	r3, [pc, #224]	@ (801b3a8 <etharp_output+0x1fc>)
 801b2c8:	781b      	ldrb	r3, [r3, #0]
 801b2ca:	4618      	mov	r0, r3
 801b2cc:	4937      	ldr	r1, [pc, #220]	@ (801b3ac <etharp_output+0x200>)
 801b2ce:	4603      	mov	r3, r0
 801b2d0:	005b      	lsls	r3, r3, #1
 801b2d2:	4403      	add	r3, r0
 801b2d4:	00db      	lsls	r3, r3, #3
 801b2d6:	440b      	add	r3, r1
 801b2d8:	3304      	adds	r3, #4
 801b2da:	681b      	ldr	r3, [r3, #0]
            (arp_table[etharp_cached_entry].netif == netif) &&
 801b2dc:	429a      	cmp	r2, r3
 801b2de:	d108      	bne.n	801b2f2 <etharp_output+0x146>
          /* the per-pcb-cached entry is stable and the right one! */
          ETHARP_STATS_INC(etharp.cachehit);
          return etharp_output_to_arp_index(netif, q, etharp_cached_entry);
 801b2e0:	4b31      	ldr	r3, [pc, #196]	@ (801b3a8 <etharp_output+0x1fc>)
 801b2e2:	781b      	ldrb	r3, [r3, #0]
 801b2e4:	461a      	mov	r2, r3
 801b2e6:	68b9      	ldr	r1, [r7, #8]
 801b2e8:	68f8      	ldr	r0, [r7, #12]
 801b2ea:	f7ff fec5 	bl	801b078 <etharp_output_to_arp_index>
 801b2ee:	4603      	mov	r3, r0
 801b2f0:	e04a      	b.n	801b388 <etharp_output+0x1dc>
    }
#endif /* LWIP_NETIF_HWADDRHINT */

    /* find stable entry: do this here since this is a critical path for
       throughput and etharp_find_entry() is kind of slow */
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 801b2f2:	2300      	movs	r3, #0
 801b2f4:	75fb      	strb	r3, [r7, #23]
 801b2f6:	e031      	b.n	801b35c <etharp_output+0x1b0>
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 801b2f8:	7dfa      	ldrb	r2, [r7, #23]
 801b2fa:	492c      	ldr	r1, [pc, #176]	@ (801b3ac <etharp_output+0x200>)
 801b2fc:	4613      	mov	r3, r2
 801b2fe:	005b      	lsls	r3, r3, #1
 801b300:	4413      	add	r3, r2
 801b302:	00db      	lsls	r3, r3, #3
 801b304:	440b      	add	r3, r1
 801b306:	3314      	adds	r3, #20
 801b308:	781b      	ldrb	r3, [r3, #0]
 801b30a:	2b01      	cmp	r3, #1
 801b30c:	d923      	bls.n	801b356 <etharp_output+0x1aa>
#if ETHARP_TABLE_MATCH_NETIF
          (arp_table[i].netif == netif) &&
 801b30e:	7dfa      	ldrb	r2, [r7, #23]
 801b310:	4926      	ldr	r1, [pc, #152]	@ (801b3ac <etharp_output+0x200>)
 801b312:	4613      	mov	r3, r2
 801b314:	005b      	lsls	r3, r3, #1
 801b316:	4413      	add	r3, r2
 801b318:	00db      	lsls	r3, r3, #3
 801b31a:	440b      	add	r3, r1
 801b31c:	3308      	adds	r3, #8
 801b31e:	681b      	ldr	r3, [r3, #0]
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 801b320:	68fa      	ldr	r2, [r7, #12]
 801b322:	429a      	cmp	r2, r3
 801b324:	d117      	bne.n	801b356 <etharp_output+0x1aa>
#endif
          (ip4_addr_cmp(dst_addr, &arp_table[i].ipaddr))) {
 801b326:	69bb      	ldr	r3, [r7, #24]
 801b328:	6819      	ldr	r1, [r3, #0]
 801b32a:	7dfa      	ldrb	r2, [r7, #23]
 801b32c:	481f      	ldr	r0, [pc, #124]	@ (801b3ac <etharp_output+0x200>)
 801b32e:	4613      	mov	r3, r2
 801b330:	005b      	lsls	r3, r3, #1
 801b332:	4413      	add	r3, r2
 801b334:	00db      	lsls	r3, r3, #3
 801b336:	4403      	add	r3, r0
 801b338:	3304      	adds	r3, #4
 801b33a:	681b      	ldr	r3, [r3, #0]
          (arp_table[i].netif == netif) &&
 801b33c:	4299      	cmp	r1, r3
 801b33e:	d10a      	bne.n	801b356 <etharp_output+0x1aa>
        /* found an existing, stable entry */
        ETHARP_SET_ADDRHINT(netif, i);
 801b340:	4a19      	ldr	r2, [pc, #100]	@ (801b3a8 <etharp_output+0x1fc>)
 801b342:	7dfb      	ldrb	r3, [r7, #23]
 801b344:	7013      	strb	r3, [r2, #0]
        return etharp_output_to_arp_index(netif, q, i);
 801b346:	7dfb      	ldrb	r3, [r7, #23]
 801b348:	461a      	mov	r2, r3
 801b34a:	68b9      	ldr	r1, [r7, #8]
 801b34c:	68f8      	ldr	r0, [r7, #12]
 801b34e:	f7ff fe93 	bl	801b078 <etharp_output_to_arp_index>
 801b352:	4603      	mov	r3, r0
 801b354:	e018      	b.n	801b388 <etharp_output+0x1dc>
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 801b356:	7dfb      	ldrb	r3, [r7, #23]
 801b358:	3301      	adds	r3, #1
 801b35a:	75fb      	strb	r3, [r7, #23]
 801b35c:	7dfb      	ldrb	r3, [r7, #23]
 801b35e:	2b09      	cmp	r3, #9
 801b360:	d9ca      	bls.n	801b2f8 <etharp_output+0x14c>
      }
    }
    /* no stable entry found, use the (slower) query function:
       queue on destination Ethernet address belonging to ipaddr */
    return etharp_query(netif, dst_addr, q);
 801b362:	68ba      	ldr	r2, [r7, #8]
 801b364:	69b9      	ldr	r1, [r7, #24]
 801b366:	68f8      	ldr	r0, [r7, #12]
 801b368:	f000 f822 	bl	801b3b0 <etharp_query>
 801b36c:	4603      	mov	r3, r0
 801b36e:	e00b      	b.n	801b388 <etharp_output+0x1dc>
  }

  /* continuation for multicast/broadcast destinations */
  /* obtain source Ethernet address of the given interface */
  /* send packet directly on the link */
  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), dest, ETHTYPE_IP);
 801b370:	68fb      	ldr	r3, [r7, #12]
 801b372:	f103 0226 	add.w	r2, r3, #38	@ 0x26
 801b376:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 801b37a:	9300      	str	r3, [sp, #0]
 801b37c:	69fb      	ldr	r3, [r7, #28]
 801b37e:	68b9      	ldr	r1, [r7, #8]
 801b380:	68f8      	ldr	r0, [r7, #12]
 801b382:	f001 fd45 	bl	801ce10 <ethernet_output>
 801b386:	4603      	mov	r3, r0
}
 801b388:	4618      	mov	r0, r3
 801b38a:	3720      	adds	r7, #32
 801b38c:	46bd      	mov	sp, r7
 801b38e:	bd80      	pop	{r7, pc}
 801b390:	080222d0 	.word	0x080222d0
 801b394:	08022420 	.word	0x08022420
 801b398:	08022348 	.word	0x08022348
 801b39c:	08022470 	.word	0x08022470
 801b3a0:	08022410 	.word	0x08022410
 801b3a4:	08034b5c 	.word	0x08034b5c
 801b3a8:	2000e640 	.word	0x2000e640
 801b3ac:	2000e550 	.word	0x2000e550

0801b3b0 <etharp_query>:
 * - ERR_ARG Non-unicast address given, those will not appear in ARP cache.
 *
 */
err_t
etharp_query(struct netif *netif, const ip4_addr_t *ipaddr, struct pbuf *q)
{
 801b3b0:	b580      	push	{r7, lr}
 801b3b2:	b08c      	sub	sp, #48	@ 0x30
 801b3b4:	af02      	add	r7, sp, #8
 801b3b6:	60f8      	str	r0, [r7, #12]
 801b3b8:	60b9      	str	r1, [r7, #8]
 801b3ba:	607a      	str	r2, [r7, #4]
  struct eth_addr *srcaddr = (struct eth_addr *)netif->hwaddr;
 801b3bc:	68fb      	ldr	r3, [r7, #12]
 801b3be:	3326      	adds	r3, #38	@ 0x26
 801b3c0:	617b      	str	r3, [r7, #20]
  err_t result = ERR_MEM;
 801b3c2:	23ff      	movs	r3, #255	@ 0xff
 801b3c4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  int is_new_entry = 0;
 801b3c8:	2300      	movs	r3, #0
 801b3ca:	623b      	str	r3, [r7, #32]
  s16_t i_err;
  netif_addr_idx_t i;

  /* non-unicast address? */
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 801b3cc:	68bb      	ldr	r3, [r7, #8]
 801b3ce:	681b      	ldr	r3, [r3, #0]
 801b3d0:	68f9      	ldr	r1, [r7, #12]
 801b3d2:	4618      	mov	r0, r3
 801b3d4:	f000 fe0e 	bl	801bff4 <ip4_addr_isbroadcast_u32>
 801b3d8:	4603      	mov	r3, r0
 801b3da:	2b00      	cmp	r3, #0
 801b3dc:	d10c      	bne.n	801b3f8 <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 801b3de:	68bb      	ldr	r3, [r7, #8]
 801b3e0:	681b      	ldr	r3, [r3, #0]
 801b3e2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 801b3e6:	2be0      	cmp	r3, #224	@ 0xe0
 801b3e8:	d006      	beq.n	801b3f8 <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 801b3ea:	68bb      	ldr	r3, [r7, #8]
 801b3ec:	2b00      	cmp	r3, #0
 801b3ee:	d003      	beq.n	801b3f8 <etharp_query+0x48>
      ip4_addr_isany(ipaddr)) {
 801b3f0:	68bb      	ldr	r3, [r7, #8]
 801b3f2:	681b      	ldr	r3, [r3, #0]
 801b3f4:	2b00      	cmp	r3, #0
 801b3f6:	d102      	bne.n	801b3fe <etharp_query+0x4e>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 801b3f8:	f06f 030f 	mvn.w	r3, #15
 801b3fc:	e101      	b.n	801b602 <etharp_query+0x252>
  }

  /* find entry in ARP cache, ask to create entry if queueing packet */
  i_err = etharp_find_entry(ipaddr, ETHARP_FLAG_TRY_HARD, netif);
 801b3fe:	68fa      	ldr	r2, [r7, #12]
 801b400:	2101      	movs	r1, #1
 801b402:	68b8      	ldr	r0, [r7, #8]
 801b404:	f7ff fb60 	bl	801aac8 <etharp_find_entry>
 801b408:	4603      	mov	r3, r0
 801b40a:	827b      	strh	r3, [r7, #18]

  /* could not find or create entry? */
  if (i_err < 0) {
 801b40c:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 801b410:	2b00      	cmp	r3, #0
 801b412:	da02      	bge.n	801b41a <etharp_query+0x6a>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not create ARP entry\n"));
    if (q) {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: packet dropped\n"));
      ETHARP_STATS_INC(etharp.memerr);
    }
    return (err_t)i_err;
 801b414:	8a7b      	ldrh	r3, [r7, #18]
 801b416:	b25b      	sxtb	r3, r3
 801b418:	e0f3      	b.n	801b602 <etharp_query+0x252>
  }
  LWIP_ASSERT("type overflow", (size_t)i_err < NETIF_ADDR_IDX_MAX);
 801b41a:	8a7b      	ldrh	r3, [r7, #18]
 801b41c:	2b7e      	cmp	r3, #126	@ 0x7e
 801b41e:	d906      	bls.n	801b42e <etharp_query+0x7e>
 801b420:	4b7a      	ldr	r3, [pc, #488]	@ (801b60c <etharp_query+0x25c>)
 801b422:	f240 32c1 	movw	r2, #961	@ 0x3c1
 801b426:	497a      	ldr	r1, [pc, #488]	@ (801b610 <etharp_query+0x260>)
 801b428:	487a      	ldr	r0, [pc, #488]	@ (801b614 <etharp_query+0x264>)
 801b42a:	f002 fe6f 	bl	801e10c <iprintf>
  i = (netif_addr_idx_t)i_err;
 801b42e:	8a7b      	ldrh	r3, [r7, #18]
 801b430:	747b      	strb	r3, [r7, #17]

  /* mark a fresh entry as pending (we just sent a request) */
  if (arp_table[i].state == ETHARP_STATE_EMPTY) {
 801b432:	7c7a      	ldrb	r2, [r7, #17]
 801b434:	4978      	ldr	r1, [pc, #480]	@ (801b618 <etharp_query+0x268>)
 801b436:	4613      	mov	r3, r2
 801b438:	005b      	lsls	r3, r3, #1
 801b43a:	4413      	add	r3, r2
 801b43c:	00db      	lsls	r3, r3, #3
 801b43e:	440b      	add	r3, r1
 801b440:	3314      	adds	r3, #20
 801b442:	781b      	ldrb	r3, [r3, #0]
 801b444:	2b00      	cmp	r3, #0
 801b446:	d115      	bne.n	801b474 <etharp_query+0xc4>
    is_new_entry = 1;
 801b448:	2301      	movs	r3, #1
 801b44a:	623b      	str	r3, [r7, #32]
    arp_table[i].state = ETHARP_STATE_PENDING;
 801b44c:	7c7a      	ldrb	r2, [r7, #17]
 801b44e:	4972      	ldr	r1, [pc, #456]	@ (801b618 <etharp_query+0x268>)
 801b450:	4613      	mov	r3, r2
 801b452:	005b      	lsls	r3, r3, #1
 801b454:	4413      	add	r3, r2
 801b456:	00db      	lsls	r3, r3, #3
 801b458:	440b      	add	r3, r1
 801b45a:	3314      	adds	r3, #20
 801b45c:	2201      	movs	r2, #1
 801b45e:	701a      	strb	r2, [r3, #0]
    /* record network interface for re-sending arp request in etharp_tmr */
    arp_table[i].netif = netif;
 801b460:	7c7a      	ldrb	r2, [r7, #17]
 801b462:	496d      	ldr	r1, [pc, #436]	@ (801b618 <etharp_query+0x268>)
 801b464:	4613      	mov	r3, r2
 801b466:	005b      	lsls	r3, r3, #1
 801b468:	4413      	add	r3, r2
 801b46a:	00db      	lsls	r3, r3, #3
 801b46c:	440b      	add	r3, r1
 801b46e:	3308      	adds	r3, #8
 801b470:	68fa      	ldr	r2, [r7, #12]
 801b472:	601a      	str	r2, [r3, #0]
  }

  /* { i is either a STABLE or (new or existing) PENDING entry } */
  LWIP_ASSERT("arp_table[i].state == PENDING or STABLE",
 801b474:	7c7a      	ldrb	r2, [r7, #17]
 801b476:	4968      	ldr	r1, [pc, #416]	@ (801b618 <etharp_query+0x268>)
 801b478:	4613      	mov	r3, r2
 801b47a:	005b      	lsls	r3, r3, #1
 801b47c:	4413      	add	r3, r2
 801b47e:	00db      	lsls	r3, r3, #3
 801b480:	440b      	add	r3, r1
 801b482:	3314      	adds	r3, #20
 801b484:	781b      	ldrb	r3, [r3, #0]
 801b486:	2b01      	cmp	r3, #1
 801b488:	d011      	beq.n	801b4ae <etharp_query+0xfe>
 801b48a:	7c7a      	ldrb	r2, [r7, #17]
 801b48c:	4962      	ldr	r1, [pc, #392]	@ (801b618 <etharp_query+0x268>)
 801b48e:	4613      	mov	r3, r2
 801b490:	005b      	lsls	r3, r3, #1
 801b492:	4413      	add	r3, r2
 801b494:	00db      	lsls	r3, r3, #3
 801b496:	440b      	add	r3, r1
 801b498:	3314      	adds	r3, #20
 801b49a:	781b      	ldrb	r3, [r3, #0]
 801b49c:	2b01      	cmp	r3, #1
 801b49e:	d806      	bhi.n	801b4ae <etharp_query+0xfe>
 801b4a0:	4b5a      	ldr	r3, [pc, #360]	@ (801b60c <etharp_query+0x25c>)
 801b4a2:	f240 32cd 	movw	r2, #973	@ 0x3cd
 801b4a6:	495d      	ldr	r1, [pc, #372]	@ (801b61c <etharp_query+0x26c>)
 801b4a8:	485a      	ldr	r0, [pc, #360]	@ (801b614 <etharp_query+0x264>)
 801b4aa:	f002 fe2f 	bl	801e10c <iprintf>
              ((arp_table[i].state == ETHARP_STATE_PENDING) ||
               (arp_table[i].state >= ETHARP_STATE_STABLE)));

  /* do we have a new entry? or an implicit query request? */
  if (is_new_entry || (q == NULL)) {
 801b4ae:	6a3b      	ldr	r3, [r7, #32]
 801b4b0:	2b00      	cmp	r3, #0
 801b4b2:	d102      	bne.n	801b4ba <etharp_query+0x10a>
 801b4b4:	687b      	ldr	r3, [r7, #4]
 801b4b6:	2b00      	cmp	r3, #0
 801b4b8:	d10c      	bne.n	801b4d4 <etharp_query+0x124>
    /* try to resolve it; send out ARP request */
    result = etharp_request(netif, ipaddr);
 801b4ba:	68b9      	ldr	r1, [r7, #8]
 801b4bc:	68f8      	ldr	r0, [r7, #12]
 801b4be:	f000 f963 	bl	801b788 <etharp_request>
 801b4c2:	4603      	mov	r3, r0
 801b4c4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      /* ARP request couldn't be sent */
      /* We don't re-send arp request in etharp_tmr, but we still queue packets,
         since this failure could be temporary, and the next packet calling
         etharp_query again could lead to sending the queued packets. */
    }
    if (q == NULL) {
 801b4c8:	687b      	ldr	r3, [r7, #4]
 801b4ca:	2b00      	cmp	r3, #0
 801b4cc:	d102      	bne.n	801b4d4 <etharp_query+0x124>
      return result;
 801b4ce:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 801b4d2:	e096      	b.n	801b602 <etharp_query+0x252>
    }
  }

  /* packet given? */
  LWIP_ASSERT("q != NULL", q != NULL);
 801b4d4:	687b      	ldr	r3, [r7, #4]
 801b4d6:	2b00      	cmp	r3, #0
 801b4d8:	d106      	bne.n	801b4e8 <etharp_query+0x138>
 801b4da:	4b4c      	ldr	r3, [pc, #304]	@ (801b60c <etharp_query+0x25c>)
 801b4dc:	f240 32e1 	movw	r2, #993	@ 0x3e1
 801b4e0:	494f      	ldr	r1, [pc, #316]	@ (801b620 <etharp_query+0x270>)
 801b4e2:	484c      	ldr	r0, [pc, #304]	@ (801b614 <etharp_query+0x264>)
 801b4e4:	f002 fe12 	bl	801e10c <iprintf>
  /* stable entry? */
  if (arp_table[i].state >= ETHARP_STATE_STABLE) {
 801b4e8:	7c7a      	ldrb	r2, [r7, #17]
 801b4ea:	494b      	ldr	r1, [pc, #300]	@ (801b618 <etharp_query+0x268>)
 801b4ec:	4613      	mov	r3, r2
 801b4ee:	005b      	lsls	r3, r3, #1
 801b4f0:	4413      	add	r3, r2
 801b4f2:	00db      	lsls	r3, r3, #3
 801b4f4:	440b      	add	r3, r1
 801b4f6:	3314      	adds	r3, #20
 801b4f8:	781b      	ldrb	r3, [r3, #0]
 801b4fa:	2b01      	cmp	r3, #1
 801b4fc:	d917      	bls.n	801b52e <etharp_query+0x17e>
    /* we have a valid IP->Ethernet address mapping */
    ETHARP_SET_ADDRHINT(netif, i);
 801b4fe:	4a49      	ldr	r2, [pc, #292]	@ (801b624 <etharp_query+0x274>)
 801b500:	7c7b      	ldrb	r3, [r7, #17]
 801b502:	7013      	strb	r3, [r2, #0]
    /* send the packet */
    result = ethernet_output(netif, q, srcaddr, &(arp_table[i].ethaddr), ETHTYPE_IP);
 801b504:	7c7a      	ldrb	r2, [r7, #17]
 801b506:	4613      	mov	r3, r2
 801b508:	005b      	lsls	r3, r3, #1
 801b50a:	4413      	add	r3, r2
 801b50c:	00db      	lsls	r3, r3, #3
 801b50e:	3308      	adds	r3, #8
 801b510:	4a41      	ldr	r2, [pc, #260]	@ (801b618 <etharp_query+0x268>)
 801b512:	4413      	add	r3, r2
 801b514:	3304      	adds	r3, #4
 801b516:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 801b51a:	9200      	str	r2, [sp, #0]
 801b51c:	697a      	ldr	r2, [r7, #20]
 801b51e:	6879      	ldr	r1, [r7, #4]
 801b520:	68f8      	ldr	r0, [r7, #12]
 801b522:	f001 fc75 	bl	801ce10 <ethernet_output>
 801b526:	4603      	mov	r3, r0
 801b528:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 801b52c:	e067      	b.n	801b5fe <etharp_query+0x24e>
    /* pending entry? (either just created or already pending */
  } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 801b52e:	7c7a      	ldrb	r2, [r7, #17]
 801b530:	4939      	ldr	r1, [pc, #228]	@ (801b618 <etharp_query+0x268>)
 801b532:	4613      	mov	r3, r2
 801b534:	005b      	lsls	r3, r3, #1
 801b536:	4413      	add	r3, r2
 801b538:	00db      	lsls	r3, r3, #3
 801b53a:	440b      	add	r3, r1
 801b53c:	3314      	adds	r3, #20
 801b53e:	781b      	ldrb	r3, [r3, #0]
 801b540:	2b01      	cmp	r3, #1
 801b542:	d15c      	bne.n	801b5fe <etharp_query+0x24e>
    /* entry is still pending, queue the given packet 'q' */
    struct pbuf *p;
    int copy_needed = 0;
 801b544:	2300      	movs	r3, #0
 801b546:	61bb      	str	r3, [r7, #24]
    /* IF q includes a pbuf that must be copied, copy the whole chain into a
     * new PBUF_RAM. See the definition of PBUF_NEEDS_COPY for details. */
    p = q;
 801b548:	687b      	ldr	r3, [r7, #4]
 801b54a:	61fb      	str	r3, [r7, #28]
    while (p) {
 801b54c:	e01c      	b.n	801b588 <etharp_query+0x1d8>
      LWIP_ASSERT("no packet queues allowed!", (p->len != p->tot_len) || (p->next == 0));
 801b54e:	69fb      	ldr	r3, [r7, #28]
 801b550:	895a      	ldrh	r2, [r3, #10]
 801b552:	69fb      	ldr	r3, [r7, #28]
 801b554:	891b      	ldrh	r3, [r3, #8]
 801b556:	429a      	cmp	r2, r3
 801b558:	d10a      	bne.n	801b570 <etharp_query+0x1c0>
 801b55a:	69fb      	ldr	r3, [r7, #28]
 801b55c:	681b      	ldr	r3, [r3, #0]
 801b55e:	2b00      	cmp	r3, #0
 801b560:	d006      	beq.n	801b570 <etharp_query+0x1c0>
 801b562:	4b2a      	ldr	r3, [pc, #168]	@ (801b60c <etharp_query+0x25c>)
 801b564:	f240 32f1 	movw	r2, #1009	@ 0x3f1
 801b568:	492f      	ldr	r1, [pc, #188]	@ (801b628 <etharp_query+0x278>)
 801b56a:	482a      	ldr	r0, [pc, #168]	@ (801b614 <etharp_query+0x264>)
 801b56c:	f002 fdce 	bl	801e10c <iprintf>
      if (PBUF_NEEDS_COPY(p)) {
 801b570:	69fb      	ldr	r3, [r7, #28]
 801b572:	7b1b      	ldrb	r3, [r3, #12]
 801b574:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801b578:	2b00      	cmp	r3, #0
 801b57a:	d002      	beq.n	801b582 <etharp_query+0x1d2>
        copy_needed = 1;
 801b57c:	2301      	movs	r3, #1
 801b57e:	61bb      	str	r3, [r7, #24]
        break;
 801b580:	e005      	b.n	801b58e <etharp_query+0x1de>
      }
      p = p->next;
 801b582:	69fb      	ldr	r3, [r7, #28]
 801b584:	681b      	ldr	r3, [r3, #0]
 801b586:	61fb      	str	r3, [r7, #28]
    while (p) {
 801b588:	69fb      	ldr	r3, [r7, #28]
 801b58a:	2b00      	cmp	r3, #0
 801b58c:	d1df      	bne.n	801b54e <etharp_query+0x19e>
    }
    if (copy_needed) {
 801b58e:	69bb      	ldr	r3, [r7, #24]
 801b590:	2b00      	cmp	r3, #0
 801b592:	d007      	beq.n	801b5a4 <etharp_query+0x1f4>
      /* copy the whole packet into new pbufs */
      p = pbuf_clone(PBUF_LINK, PBUF_RAM, q);
 801b594:	687a      	ldr	r2, [r7, #4]
 801b596:	f44f 7120 	mov.w	r1, #640	@ 0x280
 801b59a:	200e      	movs	r0, #14
 801b59c:	f7f8 fc8c 	bl	8013eb8 <pbuf_clone>
 801b5a0:	61f8      	str	r0, [r7, #28]
 801b5a2:	e004      	b.n	801b5ae <etharp_query+0x1fe>
    } else {
      /* referencing the old pbuf is enough */
      p = q;
 801b5a4:	687b      	ldr	r3, [r7, #4]
 801b5a6:	61fb      	str	r3, [r7, #28]
      pbuf_ref(p);
 801b5a8:	69f8      	ldr	r0, [r7, #28]
 801b5aa:	f7f8 fac3 	bl	8013b34 <pbuf_ref>
    }
    /* packet could be taken over? */
    if (p != NULL) {
 801b5ae:	69fb      	ldr	r3, [r7, #28]
 801b5b0:	2b00      	cmp	r3, #0
 801b5b2:	d021      	beq.n	801b5f8 <etharp_query+0x248>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
        result = ERR_MEM;
      }
#else /* ARP_QUEUEING */
      /* always queue one packet per ARP request only, freeing a previously queued packet */
      if (arp_table[i].q != NULL) {
 801b5b4:	7c7a      	ldrb	r2, [r7, #17]
 801b5b6:	4918      	ldr	r1, [pc, #96]	@ (801b618 <etharp_query+0x268>)
 801b5b8:	4613      	mov	r3, r2
 801b5ba:	005b      	lsls	r3, r3, #1
 801b5bc:	4413      	add	r3, r2
 801b5be:	00db      	lsls	r3, r3, #3
 801b5c0:	440b      	add	r3, r1
 801b5c2:	681b      	ldr	r3, [r3, #0]
 801b5c4:	2b00      	cmp	r3, #0
 801b5c6:	d00a      	beq.n	801b5de <etharp_query+0x22e>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: dropped previously queued packet %p for ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
        pbuf_free(arp_table[i].q);
 801b5c8:	7c7a      	ldrb	r2, [r7, #17]
 801b5ca:	4913      	ldr	r1, [pc, #76]	@ (801b618 <etharp_query+0x268>)
 801b5cc:	4613      	mov	r3, r2
 801b5ce:	005b      	lsls	r3, r3, #1
 801b5d0:	4413      	add	r3, r2
 801b5d2:	00db      	lsls	r3, r3, #3
 801b5d4:	440b      	add	r3, r1
 801b5d6:	681b      	ldr	r3, [r3, #0]
 801b5d8:	4618      	mov	r0, r3
 801b5da:	f7f8 fa05 	bl	80139e8 <pbuf_free>
      }
      arp_table[i].q = p;
 801b5de:	7c7a      	ldrb	r2, [r7, #17]
 801b5e0:	490d      	ldr	r1, [pc, #52]	@ (801b618 <etharp_query+0x268>)
 801b5e2:	4613      	mov	r3, r2
 801b5e4:	005b      	lsls	r3, r3, #1
 801b5e6:	4413      	add	r3, r2
 801b5e8:	00db      	lsls	r3, r3, #3
 801b5ea:	440b      	add	r3, r1
 801b5ec:	69fa      	ldr	r2, [r7, #28]
 801b5ee:	601a      	str	r2, [r3, #0]
      result = ERR_OK;
 801b5f0:	2300      	movs	r3, #0
 801b5f2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 801b5f6:	e002      	b.n	801b5fe <etharp_query+0x24e>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: queued packet %p on ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
#endif /* ARP_QUEUEING */
    } else {
      ETHARP_STATS_INC(etharp.memerr);
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
      result = ERR_MEM;
 801b5f8:	23ff      	movs	r3, #255	@ 0xff
 801b5fa:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }
  }
  return result;
 801b5fe:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 801b602:	4618      	mov	r0, r3
 801b604:	3728      	adds	r7, #40	@ 0x28
 801b606:	46bd      	mov	sp, r7
 801b608:	bd80      	pop	{r7, pc}
 801b60a:	bf00      	nop
 801b60c:	080222d0 	.word	0x080222d0
 801b610:	0802247c 	.word	0x0802247c
 801b614:	08022348 	.word	0x08022348
 801b618:	2000e550 	.word	0x2000e550
 801b61c:	0802248c 	.word	0x0802248c
 801b620:	08022470 	.word	0x08022470
 801b624:	2000e640 	.word	0x2000e640
 801b628:	080224b4 	.word	0x080224b4

0801b62c <etharp_raw>:
etharp_raw(struct netif *netif, const struct eth_addr *ethsrc_addr,
           const struct eth_addr *ethdst_addr,
           const struct eth_addr *hwsrc_addr, const ip4_addr_t *ipsrc_addr,
           const struct eth_addr *hwdst_addr, const ip4_addr_t *ipdst_addr,
           const u16_t opcode)
{
 801b62c:	b580      	push	{r7, lr}
 801b62e:	b08a      	sub	sp, #40	@ 0x28
 801b630:	af02      	add	r7, sp, #8
 801b632:	60f8      	str	r0, [r7, #12]
 801b634:	60b9      	str	r1, [r7, #8]
 801b636:	607a      	str	r2, [r7, #4]
 801b638:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  err_t result = ERR_OK;
 801b63a:	2300      	movs	r3, #0
 801b63c:	77fb      	strb	r3, [r7, #31]
  struct etharp_hdr *hdr;

  LWIP_ASSERT("netif != NULL", netif != NULL);
 801b63e:	68fb      	ldr	r3, [r7, #12]
 801b640:	2b00      	cmp	r3, #0
 801b642:	d106      	bne.n	801b652 <etharp_raw+0x26>
 801b644:	4b3a      	ldr	r3, [pc, #232]	@ (801b730 <etharp_raw+0x104>)
 801b646:	f240 4257 	movw	r2, #1111	@ 0x457
 801b64a:	493a      	ldr	r1, [pc, #232]	@ (801b734 <etharp_raw+0x108>)
 801b64c:	483a      	ldr	r0, [pc, #232]	@ (801b738 <etharp_raw+0x10c>)
 801b64e:	f002 fd5d 	bl	801e10c <iprintf>

  /* allocate a pbuf for the outgoing ARP request packet */
  p = pbuf_alloc(PBUF_LINK, SIZEOF_ETHARP_HDR, PBUF_RAM);
 801b652:	f44f 7220 	mov.w	r2, #640	@ 0x280
 801b656:	211c      	movs	r1, #28
 801b658:	200e      	movs	r0, #14
 801b65a:	f7f7 fee1 	bl	8013420 <pbuf_alloc>
 801b65e:	61b8      	str	r0, [r7, #24]
  /* could allocate a pbuf for an ARP request? */
  if (p == NULL) {
 801b660:	69bb      	ldr	r3, [r7, #24]
 801b662:	2b00      	cmp	r3, #0
 801b664:	d102      	bne.n	801b66c <etharp_raw+0x40>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
                ("etharp_raw: could not allocate pbuf for ARP request.\n"));
    ETHARP_STATS_INC(etharp.memerr);
    return ERR_MEM;
 801b666:	f04f 33ff 	mov.w	r3, #4294967295
 801b66a:	e05d      	b.n	801b728 <etharp_raw+0xfc>
  }
  LWIP_ASSERT("check that first pbuf can hold struct etharp_hdr",
 801b66c:	69bb      	ldr	r3, [r7, #24]
 801b66e:	895b      	ldrh	r3, [r3, #10]
 801b670:	2b1b      	cmp	r3, #27
 801b672:	d806      	bhi.n	801b682 <etharp_raw+0x56>
 801b674:	4b2e      	ldr	r3, [pc, #184]	@ (801b730 <etharp_raw+0x104>)
 801b676:	f240 4262 	movw	r2, #1122	@ 0x462
 801b67a:	4930      	ldr	r1, [pc, #192]	@ (801b73c <etharp_raw+0x110>)
 801b67c:	482e      	ldr	r0, [pc, #184]	@ (801b738 <etharp_raw+0x10c>)
 801b67e:	f002 fd45 	bl	801e10c <iprintf>
              (p->len >= SIZEOF_ETHARP_HDR));

  hdr = (struct etharp_hdr *)p->payload;
 801b682:	69bb      	ldr	r3, [r7, #24]
 801b684:	685b      	ldr	r3, [r3, #4]
 801b686:	617b      	str	r3, [r7, #20]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_raw: sending raw ARP packet.\n"));
  hdr->opcode = lwip_htons(opcode);
 801b688:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 801b68a:	4618      	mov	r0, r3
 801b68c:	f7f6 fdbe 	bl	801220c <lwip_htons>
 801b690:	4603      	mov	r3, r0
 801b692:	461a      	mov	r2, r3
 801b694:	697b      	ldr	r3, [r7, #20]
 801b696:	80da      	strh	r2, [r3, #6]

  LWIP_ASSERT("netif->hwaddr_len must be the same as ETH_HWADDR_LEN for etharp!",
 801b698:	68fb      	ldr	r3, [r7, #12]
 801b69a:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 801b69e:	2b06      	cmp	r3, #6
 801b6a0:	d006      	beq.n	801b6b0 <etharp_raw+0x84>
 801b6a2:	4b23      	ldr	r3, [pc, #140]	@ (801b730 <etharp_raw+0x104>)
 801b6a4:	f240 4269 	movw	r2, #1129	@ 0x469
 801b6a8:	4925      	ldr	r1, [pc, #148]	@ (801b740 <etharp_raw+0x114>)
 801b6aa:	4823      	ldr	r0, [pc, #140]	@ (801b738 <etharp_raw+0x10c>)
 801b6ac:	f002 fd2e 	bl	801e10c <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));

  /* Write the ARP MAC-Addresses */
  SMEMCPY(&hdr->shwaddr, hwsrc_addr, ETH_HWADDR_LEN);
 801b6b0:	697b      	ldr	r3, [r7, #20]
 801b6b2:	3308      	adds	r3, #8
 801b6b4:	2206      	movs	r2, #6
 801b6b6:	6839      	ldr	r1, [r7, #0]
 801b6b8:	4618      	mov	r0, r3
 801b6ba:	f002 febe 	bl	801e43a <memcpy>
  SMEMCPY(&hdr->dhwaddr, hwdst_addr, ETH_HWADDR_LEN);
 801b6be:	697b      	ldr	r3, [r7, #20]
 801b6c0:	3312      	adds	r3, #18
 801b6c2:	2206      	movs	r2, #6
 801b6c4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 801b6c6:	4618      	mov	r0, r3
 801b6c8:	f002 feb7 	bl	801e43a <memcpy>
  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing. */
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->sipaddr, ipsrc_addr);
 801b6cc:	697b      	ldr	r3, [r7, #20]
 801b6ce:	330e      	adds	r3, #14
 801b6d0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801b6d2:	6812      	ldr	r2, [r2, #0]
 801b6d4:	601a      	str	r2, [r3, #0]
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->dipaddr, ipdst_addr);
 801b6d6:	697b      	ldr	r3, [r7, #20]
 801b6d8:	3318      	adds	r3, #24
 801b6da:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801b6dc:	6812      	ldr	r2, [r2, #0]
 801b6de:	601a      	str	r2, [r3, #0]

  hdr->hwtype = PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET);
 801b6e0:	697b      	ldr	r3, [r7, #20]
 801b6e2:	2200      	movs	r2, #0
 801b6e4:	701a      	strb	r2, [r3, #0]
 801b6e6:	2200      	movs	r2, #0
 801b6e8:	f042 0201 	orr.w	r2, r2, #1
 801b6ec:	705a      	strb	r2, [r3, #1]
  hdr->proto = PP_HTONS(ETHTYPE_IP);
 801b6ee:	697b      	ldr	r3, [r7, #20]
 801b6f0:	2200      	movs	r2, #0
 801b6f2:	f042 0208 	orr.w	r2, r2, #8
 801b6f6:	709a      	strb	r2, [r3, #2]
 801b6f8:	2200      	movs	r2, #0
 801b6fa:	70da      	strb	r2, [r3, #3]
  /* set hwlen and protolen */
  hdr->hwlen = ETH_HWADDR_LEN;
 801b6fc:	697b      	ldr	r3, [r7, #20]
 801b6fe:	2206      	movs	r2, #6
 801b700:	711a      	strb	r2, [r3, #4]
  hdr->protolen = sizeof(ip4_addr_t);
 801b702:	697b      	ldr	r3, [r7, #20]
 801b704:	2204      	movs	r2, #4
 801b706:	715a      	strb	r2, [r3, #5]
  if (ip4_addr_islinklocal(ipsrc_addr)) {
    ethernet_output(netif, p, ethsrc_addr, &ethbroadcast, ETHTYPE_ARP);
  } else
#endif /* LWIP_AUTOIP */
  {
    ethernet_output(netif, p, ethsrc_addr, ethdst_addr, ETHTYPE_ARP);
 801b708:	f640 0306 	movw	r3, #2054	@ 0x806
 801b70c:	9300      	str	r3, [sp, #0]
 801b70e:	687b      	ldr	r3, [r7, #4]
 801b710:	68ba      	ldr	r2, [r7, #8]
 801b712:	69b9      	ldr	r1, [r7, #24]
 801b714:	68f8      	ldr	r0, [r7, #12]
 801b716:	f001 fb7b 	bl	801ce10 <ethernet_output>
  }

  ETHARP_STATS_INC(etharp.xmit);
  /* free ARP query packet */
  pbuf_free(p);
 801b71a:	69b8      	ldr	r0, [r7, #24]
 801b71c:	f7f8 f964 	bl	80139e8 <pbuf_free>
  p = NULL;
 801b720:	2300      	movs	r3, #0
 801b722:	61bb      	str	r3, [r7, #24]
  /* could not allocate pbuf for ARP request */

  return result;
 801b724:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 801b728:	4618      	mov	r0, r3
 801b72a:	3720      	adds	r7, #32
 801b72c:	46bd      	mov	sp, r7
 801b72e:	bd80      	pop	{r7, pc}
 801b730:	080222d0 	.word	0x080222d0
 801b734:	08022420 	.word	0x08022420
 801b738:	08022348 	.word	0x08022348
 801b73c:	080224d0 	.word	0x080224d0
 801b740:	08022504 	.word	0x08022504

0801b744 <etharp_request_dst>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
static err_t
etharp_request_dst(struct netif *netif, const ip4_addr_t *ipaddr, const struct eth_addr *hw_dst_addr)
{
 801b744:	b580      	push	{r7, lr}
 801b746:	b088      	sub	sp, #32
 801b748:	af04      	add	r7, sp, #16
 801b74a:	60f8      	str	r0, [r7, #12]
 801b74c:	60b9      	str	r1, [r7, #8]
 801b74e:	607a      	str	r2, [r7, #4]
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 801b750:	68fb      	ldr	r3, [r7, #12]
 801b752:	f103 0126 	add.w	r1, r3, #38	@ 0x26
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 801b756:	68fb      	ldr	r3, [r7, #12]
 801b758:	f103 0026 	add.w	r0, r3, #38	@ 0x26
 801b75c:	68fb      	ldr	r3, [r7, #12]
 801b75e:	3304      	adds	r3, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 801b760:	2201      	movs	r2, #1
 801b762:	9203      	str	r2, [sp, #12]
 801b764:	68ba      	ldr	r2, [r7, #8]
 801b766:	9202      	str	r2, [sp, #8]
 801b768:	4a06      	ldr	r2, [pc, #24]	@ (801b784 <etharp_request_dst+0x40>)
 801b76a:	9201      	str	r2, [sp, #4]
 801b76c:	9300      	str	r3, [sp, #0]
 801b76e:	4603      	mov	r3, r0
 801b770:	687a      	ldr	r2, [r7, #4]
 801b772:	68f8      	ldr	r0, [r7, #12]
 801b774:	f7ff ff5a 	bl	801b62c <etharp_raw>
 801b778:	4603      	mov	r3, r0
                    ipaddr, ARP_REQUEST);
}
 801b77a:	4618      	mov	r0, r3
 801b77c:	3710      	adds	r7, #16
 801b77e:	46bd      	mov	sp, r7
 801b780:	bd80      	pop	{r7, pc}
 801b782:	bf00      	nop
 801b784:	08034b64 	.word	0x08034b64

0801b788 <etharp_request>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
err_t
etharp_request(struct netif *netif, const ip4_addr_t *ipaddr)
{
 801b788:	b580      	push	{r7, lr}
 801b78a:	b082      	sub	sp, #8
 801b78c:	af00      	add	r7, sp, #0
 801b78e:	6078      	str	r0, [r7, #4]
 801b790:	6039      	str	r1, [r7, #0]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_request: sending ARP request.\n"));
  return etharp_request_dst(netif, ipaddr, &ethbroadcast);
 801b792:	4a05      	ldr	r2, [pc, #20]	@ (801b7a8 <etharp_request+0x20>)
 801b794:	6839      	ldr	r1, [r7, #0]
 801b796:	6878      	ldr	r0, [r7, #4]
 801b798:	f7ff ffd4 	bl	801b744 <etharp_request_dst>
 801b79c:	4603      	mov	r3, r0
}
 801b79e:	4618      	mov	r0, r3
 801b7a0:	3708      	adds	r7, #8
 801b7a2:	46bd      	mov	sp, r7
 801b7a4:	bd80      	pop	{r7, pc}
 801b7a6:	bf00      	nop
 801b7a8:	08034b5c 	.word	0x08034b5c

0801b7ac <icmp_input>:
 * @param p the icmp echo request packet, p->payload pointing to the icmp header
 * @param inp the netif on which this packet was received
 */
void
icmp_input(struct pbuf *p, struct netif *inp)
{
 801b7ac:	b580      	push	{r7, lr}
 801b7ae:	b08e      	sub	sp, #56	@ 0x38
 801b7b0:	af04      	add	r7, sp, #16
 801b7b2:	6078      	str	r0, [r7, #4]
 801b7b4:	6039      	str	r1, [r7, #0]
  const ip4_addr_t *src;

  ICMP_STATS_INC(icmp.recv);
  MIB2_STATS_INC(mib2.icmpinmsgs);

  iphdr_in = ip4_current_header();
 801b7b6:	4b79      	ldr	r3, [pc, #484]	@ (801b99c <icmp_input+0x1f0>)
 801b7b8:	689b      	ldr	r3, [r3, #8]
 801b7ba:	627b      	str	r3, [r7, #36]	@ 0x24
  hlen = IPH_HL_BYTES(iphdr_in);
 801b7bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801b7be:	781b      	ldrb	r3, [r3, #0]
 801b7c0:	f003 030f 	and.w	r3, r3, #15
 801b7c4:	b2db      	uxtb	r3, r3
 801b7c6:	009b      	lsls	r3, r3, #2
 801b7c8:	b2db      	uxtb	r3, r3
 801b7ca:	847b      	strh	r3, [r7, #34]	@ 0x22
  if (hlen < IP_HLEN) {
 801b7cc:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801b7ce:	2b13      	cmp	r3, #19
 801b7d0:	f240 80cd 	bls.w	801b96e <icmp_input+0x1c2>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short IP header (%"S16_F" bytes) received\n", hlen));
    goto lenerr;
  }
  if (p->len < sizeof(u16_t) * 2) {
 801b7d4:	687b      	ldr	r3, [r7, #4]
 801b7d6:	895b      	ldrh	r3, [r3, #10]
 801b7d8:	2b03      	cmp	r3, #3
 801b7da:	f240 80ca 	bls.w	801b972 <icmp_input+0x1c6>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short ICMP (%"U16_F" bytes) received\n", p->tot_len));
    goto lenerr;
  }

  type = *((u8_t *)p->payload);
 801b7de:	687b      	ldr	r3, [r7, #4]
 801b7e0:	685b      	ldr	r3, [r3, #4]
 801b7e2:	781b      	ldrb	r3, [r3, #0]
 801b7e4:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
#ifdef LWIP_DEBUG
  code = *(((u8_t *)p->payload) + 1);
  /* if debug is enabled but debug statement below is somehow disabled: */
  LWIP_UNUSED_ARG(code);
#endif /* LWIP_DEBUG */
  switch (type) {
 801b7e8:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 801b7ec:	2b00      	cmp	r3, #0
 801b7ee:	f000 80b7 	beq.w	801b960 <icmp_input+0x1b4>
 801b7f2:	2b08      	cmp	r3, #8
 801b7f4:	f040 80b7 	bne.w	801b966 <icmp_input+0x1ba>
         (as obviously, an echo request has been sent, too). */
      MIB2_STATS_INC(mib2.icmpinechoreps);
      break;
    case ICMP_ECHO:
      MIB2_STATS_INC(mib2.icmpinechos);
      src = ip4_current_dest_addr();
 801b7f8:	4b69      	ldr	r3, [pc, #420]	@ (801b9a0 <icmp_input+0x1f4>)
 801b7fa:	61fb      	str	r3, [r7, #28]
      /* multicast destination address? */
      if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 801b7fc:	4b67      	ldr	r3, [pc, #412]	@ (801b99c <icmp_input+0x1f0>)
 801b7fe:	695b      	ldr	r3, [r3, #20]
 801b800:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 801b804:	2be0      	cmp	r3, #224	@ 0xe0
 801b806:	f000 80bb 	beq.w	801b980 <icmp_input+0x1d4>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to multicast pings\n"));
        goto icmperr;
#endif /* LWIP_MULTICAST_PING */
      }
      /* broadcast destination address? */
      if (ip4_addr_isbroadcast(ip4_current_dest_addr(), ip_current_netif())) {
 801b80a:	4b64      	ldr	r3, [pc, #400]	@ (801b99c <icmp_input+0x1f0>)
 801b80c:	695b      	ldr	r3, [r3, #20]
 801b80e:	4a63      	ldr	r2, [pc, #396]	@ (801b99c <icmp_input+0x1f0>)
 801b810:	6812      	ldr	r2, [r2, #0]
 801b812:	4611      	mov	r1, r2
 801b814:	4618      	mov	r0, r3
 801b816:	f000 fbed 	bl	801bff4 <ip4_addr_isbroadcast_u32>
 801b81a:	4603      	mov	r3, r0
 801b81c:	2b00      	cmp	r3, #0
 801b81e:	f040 80b1 	bne.w	801b984 <icmp_input+0x1d8>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to broadcast pings\n"));
        goto icmperr;
#endif /* LWIP_BROADCAST_PING */
      }
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ping\n"));
      if (p->tot_len < sizeof(struct icmp_echo_hdr)) {
 801b822:	687b      	ldr	r3, [r7, #4]
 801b824:	891b      	ldrh	r3, [r3, #8]
 801b826:	2b07      	cmp	r3, #7
 801b828:	f240 80a5 	bls.w	801b976 <icmp_input+0x1ca>
          return;
        }
      }
#endif
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN
      if (pbuf_add_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 801b82c:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801b82e:	330e      	adds	r3, #14
 801b830:	4619      	mov	r1, r3
 801b832:	6878      	ldr	r0, [r7, #4]
 801b834:	f7f8 f842 	bl	80138bc <pbuf_add_header>
 801b838:	4603      	mov	r3, r0
 801b83a:	2b00      	cmp	r3, #0
 801b83c:	d04b      	beq.n	801b8d6 <icmp_input+0x12a>
        /* p is not big enough to contain link headers
         * allocate a new one and copy p into it
         */
        struct pbuf *r;
        u16_t alloc_len = (u16_t)(p->tot_len + hlen);
 801b83e:	687b      	ldr	r3, [r7, #4]
 801b840:	891a      	ldrh	r2, [r3, #8]
 801b842:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801b844:	4413      	add	r3, r2
 801b846:	837b      	strh	r3, [r7, #26]
        if (alloc_len < p->tot_len) {
 801b848:	687b      	ldr	r3, [r7, #4]
 801b84a:	891b      	ldrh	r3, [r3, #8]
 801b84c:	8b7a      	ldrh	r2, [r7, #26]
 801b84e:	429a      	cmp	r2, r3
 801b850:	f0c0 809a 	bcc.w	801b988 <icmp_input+0x1dc>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed (tot_len overflow)\n"));
          goto icmperr;
        }
        /* allocate new packet buffer with space for link headers */
        r = pbuf_alloc(PBUF_LINK, alloc_len, PBUF_RAM);
 801b854:	8b7b      	ldrh	r3, [r7, #26]
 801b856:	f44f 7220 	mov.w	r2, #640	@ 0x280
 801b85a:	4619      	mov	r1, r3
 801b85c:	200e      	movs	r0, #14
 801b85e:	f7f7 fddf 	bl	8013420 <pbuf_alloc>
 801b862:	6178      	str	r0, [r7, #20]
        if (r == NULL) {
 801b864:	697b      	ldr	r3, [r7, #20]
 801b866:	2b00      	cmp	r3, #0
 801b868:	f000 8090 	beq.w	801b98c <icmp_input+0x1e0>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed\n"));
          goto icmperr;
        }
        if (r->len < hlen + sizeof(struct icmp_echo_hdr)) {
 801b86c:	697b      	ldr	r3, [r7, #20]
 801b86e:	895b      	ldrh	r3, [r3, #10]
 801b870:	461a      	mov	r2, r3
 801b872:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801b874:	3308      	adds	r3, #8
 801b876:	429a      	cmp	r2, r3
 801b878:	d203      	bcs.n	801b882 <icmp_input+0xd6>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("first pbuf cannot hold the ICMP header"));
          pbuf_free(r);
 801b87a:	6978      	ldr	r0, [r7, #20]
 801b87c:	f7f8 f8b4 	bl	80139e8 <pbuf_free>
          goto icmperr;
 801b880:	e085      	b.n	801b98e <icmp_input+0x1e2>
        }
        /* copy the ip header */
        MEMCPY(r->payload, iphdr_in, hlen);
 801b882:	697b      	ldr	r3, [r7, #20]
 801b884:	685b      	ldr	r3, [r3, #4]
 801b886:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 801b888:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 801b88a:	4618      	mov	r0, r3
 801b88c:	f002 fdd5 	bl	801e43a <memcpy>
        /* switch r->payload back to icmp header (cannot fail) */
        if (pbuf_remove_header(r, hlen)) {
 801b890:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801b892:	4619      	mov	r1, r3
 801b894:	6978      	ldr	r0, [r7, #20]
 801b896:	f7f8 f821 	bl	80138dc <pbuf_remove_header>
 801b89a:	4603      	mov	r3, r0
 801b89c:	2b00      	cmp	r3, #0
 801b89e:	d009      	beq.n	801b8b4 <icmp_input+0x108>
          LWIP_ASSERT("icmp_input: moving r->payload to icmp header failed\n", 0);
 801b8a0:	4b40      	ldr	r3, [pc, #256]	@ (801b9a4 <icmp_input+0x1f8>)
 801b8a2:	22b6      	movs	r2, #182	@ 0xb6
 801b8a4:	4940      	ldr	r1, [pc, #256]	@ (801b9a8 <icmp_input+0x1fc>)
 801b8a6:	4841      	ldr	r0, [pc, #260]	@ (801b9ac <icmp_input+0x200>)
 801b8a8:	f002 fc30 	bl	801e10c <iprintf>
          pbuf_free(r);
 801b8ac:	6978      	ldr	r0, [r7, #20]
 801b8ae:	f7f8 f89b 	bl	80139e8 <pbuf_free>
          goto icmperr;
 801b8b2:	e06c      	b.n	801b98e <icmp_input+0x1e2>
        }
        /* copy the rest of the packet without ip header */
        if (pbuf_copy(r, p) != ERR_OK) {
 801b8b4:	6879      	ldr	r1, [r7, #4]
 801b8b6:	6978      	ldr	r0, [r7, #20]
 801b8b8:	f7f8 f9ba 	bl	8013c30 <pbuf_copy>
 801b8bc:	4603      	mov	r3, r0
 801b8be:	2b00      	cmp	r3, #0
 801b8c0:	d003      	beq.n	801b8ca <icmp_input+0x11e>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("icmp_input: copying to new pbuf failed"));
          pbuf_free(r);
 801b8c2:	6978      	ldr	r0, [r7, #20]
 801b8c4:	f7f8 f890 	bl	80139e8 <pbuf_free>
          goto icmperr;
 801b8c8:	e061      	b.n	801b98e <icmp_input+0x1e2>
        }
        /* free the original p */
        pbuf_free(p);
 801b8ca:	6878      	ldr	r0, [r7, #4]
 801b8cc:	f7f8 f88c 	bl	80139e8 <pbuf_free>
        /* we now have an identical copy of p that has room for link headers */
        p = r;
 801b8d0:	697b      	ldr	r3, [r7, #20]
 801b8d2:	607b      	str	r3, [r7, #4]
 801b8d4:	e00f      	b.n	801b8f6 <icmp_input+0x14a>
      } else {
        /* restore p->payload to point to icmp header (cannot fail) */
        if (pbuf_remove_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 801b8d6:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801b8d8:	330e      	adds	r3, #14
 801b8da:	4619      	mov	r1, r3
 801b8dc:	6878      	ldr	r0, [r7, #4]
 801b8de:	f7f7 fffd 	bl	80138dc <pbuf_remove_header>
 801b8e2:	4603      	mov	r3, r0
 801b8e4:	2b00      	cmp	r3, #0
 801b8e6:	d006      	beq.n	801b8f6 <icmp_input+0x14a>
          LWIP_ASSERT("icmp_input: restoring original p->payload failed\n", 0);
 801b8e8:	4b2e      	ldr	r3, [pc, #184]	@ (801b9a4 <icmp_input+0x1f8>)
 801b8ea:	22c7      	movs	r2, #199	@ 0xc7
 801b8ec:	4930      	ldr	r1, [pc, #192]	@ (801b9b0 <icmp_input+0x204>)
 801b8ee:	482f      	ldr	r0, [pc, #188]	@ (801b9ac <icmp_input+0x200>)
 801b8f0:	f002 fc0c 	bl	801e10c <iprintf>
          goto icmperr;
 801b8f4:	e04b      	b.n	801b98e <icmp_input+0x1e2>
      }
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN */
      /* At this point, all checks are OK. */
      /* We generate an answer by switching the dest and src ip addresses,
       * setting the icmp type to ECHO_RESPONSE and updating the checksum. */
      iecho = (struct icmp_echo_hdr *)p->payload;
 801b8f6:	687b      	ldr	r3, [r7, #4]
 801b8f8:	685b      	ldr	r3, [r3, #4]
 801b8fa:	613b      	str	r3, [r7, #16]
      if (pbuf_add_header(p, hlen)) {
 801b8fc:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801b8fe:	4619      	mov	r1, r3
 801b900:	6878      	ldr	r0, [r7, #4]
 801b902:	f7f7 ffdb 	bl	80138bc <pbuf_add_header>
 801b906:	4603      	mov	r3, r0
 801b908:	2b00      	cmp	r3, #0
 801b90a:	d12b      	bne.n	801b964 <icmp_input+0x1b8>
        LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("Can't move over header in packet"));
      } else {
        err_t ret;
        struct ip_hdr *iphdr = (struct ip_hdr *)p->payload;
 801b90c:	687b      	ldr	r3, [r7, #4]
 801b90e:	685b      	ldr	r3, [r3, #4]
 801b910:	60fb      	str	r3, [r7, #12]
        ip4_addr_copy(iphdr->src, *src);
 801b912:	69fb      	ldr	r3, [r7, #28]
 801b914:	681a      	ldr	r2, [r3, #0]
 801b916:	68fb      	ldr	r3, [r7, #12]
 801b918:	60da      	str	r2, [r3, #12]
        ip4_addr_copy(iphdr->dest, *ip4_current_src_addr());
 801b91a:	4b20      	ldr	r3, [pc, #128]	@ (801b99c <icmp_input+0x1f0>)
 801b91c:	691a      	ldr	r2, [r3, #16]
 801b91e:	68fb      	ldr	r3, [r7, #12]
 801b920:	611a      	str	r2, [r3, #16]
        ICMPH_TYPE_SET(iecho, ICMP_ER);
 801b922:	693b      	ldr	r3, [r7, #16]
 801b924:	2200      	movs	r2, #0
 801b926:	701a      	strb	r2, [r3, #0]
        else {
          iecho->chksum = 0;
        }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF */
#else /* CHECKSUM_GEN_ICMP */
        iecho->chksum = 0;
 801b928:	693b      	ldr	r3, [r7, #16]
 801b92a:	2200      	movs	r2, #0
 801b92c:	709a      	strb	r2, [r3, #2]
 801b92e:	2200      	movs	r2, #0
 801b930:	70da      	strb	r2, [r3, #3]
#endif /* CHECKSUM_GEN_ICMP */

        /* Set the correct TTL and recalculate the header checksum. */
        IPH_TTL_SET(iphdr, ICMP_TTL);
 801b932:	68fb      	ldr	r3, [r7, #12]
 801b934:	22ff      	movs	r2, #255	@ 0xff
 801b936:	721a      	strb	r2, [r3, #8]
        IPH_CHKSUM_SET(iphdr, 0);
 801b938:	68fb      	ldr	r3, [r7, #12]
 801b93a:	2200      	movs	r2, #0
 801b93c:	729a      	strb	r2, [r3, #10]
 801b93e:	2200      	movs	r2, #0
 801b940:	72da      	strb	r2, [r3, #11]
        MIB2_STATS_INC(mib2.icmpoutmsgs);
        /* increase number of echo replies attempted to send */
        MIB2_STATS_INC(mib2.icmpoutechoreps);

        /* send an ICMP packet */
        ret = ip4_output_if(p, src, LWIP_IP_HDRINCL,
 801b942:	683b      	ldr	r3, [r7, #0]
 801b944:	9302      	str	r3, [sp, #8]
 801b946:	2301      	movs	r3, #1
 801b948:	9301      	str	r3, [sp, #4]
 801b94a:	2300      	movs	r3, #0
 801b94c:	9300      	str	r3, [sp, #0]
 801b94e:	23ff      	movs	r3, #255	@ 0xff
 801b950:	2200      	movs	r2, #0
 801b952:	69f9      	ldr	r1, [r7, #28]
 801b954:	6878      	ldr	r0, [r7, #4]
 801b956:	f000 fa75 	bl	801be44 <ip4_output_if>
 801b95a:	4603      	mov	r3, r0
 801b95c:	72fb      	strb	r3, [r7, #11]
                            ICMP_TTL, 0, IP_PROTO_ICMP, inp);
        if (ret != ERR_OK) {
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ip_output_if returned an error: %s\n", lwip_strerr(ret)));
        }
      }
      break;
 801b95e:	e001      	b.n	801b964 <icmp_input+0x1b8>
      break;
 801b960:	bf00      	nop
 801b962:	e000      	b.n	801b966 <icmp_input+0x1ba>
      break;
 801b964:	bf00      	nop
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ICMP type %"S16_F" code %"S16_F" not supported.\n",
                               (s16_t)type, (s16_t)code));
      ICMP_STATS_INC(icmp.proterr);
      ICMP_STATS_INC(icmp.drop);
  }
  pbuf_free(p);
 801b966:	6878      	ldr	r0, [r7, #4]
 801b968:	f7f8 f83e 	bl	80139e8 <pbuf_free>
  return;
 801b96c:	e013      	b.n	801b996 <icmp_input+0x1ea>
    goto lenerr;
 801b96e:	bf00      	nop
 801b970:	e002      	b.n	801b978 <icmp_input+0x1cc>
    goto lenerr;
 801b972:	bf00      	nop
 801b974:	e000      	b.n	801b978 <icmp_input+0x1cc>
        goto lenerr;
 801b976:	bf00      	nop
lenerr:
  pbuf_free(p);
 801b978:	6878      	ldr	r0, [r7, #4]
 801b97a:	f7f8 f835 	bl	80139e8 <pbuf_free>
  ICMP_STATS_INC(icmp.lenerr);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 801b97e:	e00a      	b.n	801b996 <icmp_input+0x1ea>
        goto icmperr;
 801b980:	bf00      	nop
 801b982:	e004      	b.n	801b98e <icmp_input+0x1e2>
        goto icmperr;
 801b984:	bf00      	nop
 801b986:	e002      	b.n	801b98e <icmp_input+0x1e2>
          goto icmperr;
 801b988:	bf00      	nop
 801b98a:	e000      	b.n	801b98e <icmp_input+0x1e2>
          goto icmperr;
 801b98c:	bf00      	nop
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING
icmperr:
  pbuf_free(p);
 801b98e:	6878      	ldr	r0, [r7, #4]
 801b990:	f7f8 f82a 	bl	80139e8 <pbuf_free>
  ICMP_STATS_INC(icmp.err);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 801b994:	bf00      	nop
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING */
}
 801b996:	3728      	adds	r7, #40	@ 0x28
 801b998:	46bd      	mov	sp, r7
 801b99a:	bd80      	pop	{r7, pc}
 801b99c:	2000b3f0 	.word	0x2000b3f0
 801b9a0:	2000b404 	.word	0x2000b404
 801b9a4:	08022548 	.word	0x08022548
 801b9a8:	08022580 	.word	0x08022580
 801b9ac:	080225b8 	.word	0x080225b8
 801b9b0:	080225e0 	.word	0x080225e0

0801b9b4 <icmp_dest_unreach>:
 *          p->payload pointing to the IP header
 * @param t type of the 'unreachable' packet
 */
void
icmp_dest_unreach(struct pbuf *p, enum icmp_dur_type t)
{
 801b9b4:	b580      	push	{r7, lr}
 801b9b6:	b082      	sub	sp, #8
 801b9b8:	af00      	add	r7, sp, #0
 801b9ba:	6078      	str	r0, [r7, #4]
 801b9bc:	460b      	mov	r3, r1
 801b9be:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpoutdestunreachs);
  icmp_send_response(p, ICMP_DUR, t);
 801b9c0:	78fb      	ldrb	r3, [r7, #3]
 801b9c2:	461a      	mov	r2, r3
 801b9c4:	2103      	movs	r1, #3
 801b9c6:	6878      	ldr	r0, [r7, #4]
 801b9c8:	f000 f814 	bl	801b9f4 <icmp_send_response>
}
 801b9cc:	bf00      	nop
 801b9ce:	3708      	adds	r7, #8
 801b9d0:	46bd      	mov	sp, r7
 801b9d2:	bd80      	pop	{r7, pc}

0801b9d4 <icmp_time_exceeded>:
 *          p->payload pointing to the IP header
 * @param t type of the 'time exceeded' packet
 */
void
icmp_time_exceeded(struct pbuf *p, enum icmp_te_type t)
{
 801b9d4:	b580      	push	{r7, lr}
 801b9d6:	b082      	sub	sp, #8
 801b9d8:	af00      	add	r7, sp, #0
 801b9da:	6078      	str	r0, [r7, #4]
 801b9dc:	460b      	mov	r3, r1
 801b9de:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpouttimeexcds);
  icmp_send_response(p, ICMP_TE, t);
 801b9e0:	78fb      	ldrb	r3, [r7, #3]
 801b9e2:	461a      	mov	r2, r3
 801b9e4:	210b      	movs	r1, #11
 801b9e6:	6878      	ldr	r0, [r7, #4]
 801b9e8:	f000 f804 	bl	801b9f4 <icmp_send_response>
}
 801b9ec:	bf00      	nop
 801b9ee:	3708      	adds	r7, #8
 801b9f0:	46bd      	mov	sp, r7
 801b9f2:	bd80      	pop	{r7, pc}

0801b9f4 <icmp_send_response>:
 * @param type Type of the ICMP header
 * @param code Code of the ICMP header
 */
static void
icmp_send_response(struct pbuf *p, u8_t type, u8_t code)
{
 801b9f4:	b580      	push	{r7, lr}
 801b9f6:	b08c      	sub	sp, #48	@ 0x30
 801b9f8:	af04      	add	r7, sp, #16
 801b9fa:	6078      	str	r0, [r7, #4]
 801b9fc:	460b      	mov	r3, r1
 801b9fe:	70fb      	strb	r3, [r7, #3]
 801ba00:	4613      	mov	r3, r2
 801ba02:	70bb      	strb	r3, [r7, #2]

  /* increase number of messages attempted to send */
  MIB2_STATS_INC(mib2.icmpoutmsgs);

  /* ICMP header + IP header + 8 bytes of data */
  q = pbuf_alloc(PBUF_IP, sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE,
 801ba04:	f44f 7220 	mov.w	r2, #640	@ 0x280
 801ba08:	2124      	movs	r1, #36	@ 0x24
 801ba0a:	2022      	movs	r0, #34	@ 0x22
 801ba0c:	f7f7 fd08 	bl	8013420 <pbuf_alloc>
 801ba10:	61f8      	str	r0, [r7, #28]
                 PBUF_RAM);
  if (q == NULL) {
 801ba12:	69fb      	ldr	r3, [r7, #28]
 801ba14:	2b00      	cmp	r3, #0
 801ba16:	d04c      	beq.n	801bab2 <icmp_send_response+0xbe>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_time_exceeded: failed to allocate pbuf for ICMP packet.\n"));
    MIB2_STATS_INC(mib2.icmpouterrors);
    return;
  }
  LWIP_ASSERT("check that first pbuf can hold icmp message",
 801ba18:	69fb      	ldr	r3, [r7, #28]
 801ba1a:	895b      	ldrh	r3, [r3, #10]
 801ba1c:	2b23      	cmp	r3, #35	@ 0x23
 801ba1e:	d806      	bhi.n	801ba2e <icmp_send_response+0x3a>
 801ba20:	4b26      	ldr	r3, [pc, #152]	@ (801babc <icmp_send_response+0xc8>)
 801ba22:	f44f 72b4 	mov.w	r2, #360	@ 0x168
 801ba26:	4926      	ldr	r1, [pc, #152]	@ (801bac0 <icmp_send_response+0xcc>)
 801ba28:	4826      	ldr	r0, [pc, #152]	@ (801bac4 <icmp_send_response+0xd0>)
 801ba2a:	f002 fb6f 	bl	801e10c <iprintf>
              (q->len >= (sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE)));

  iphdr = (struct ip_hdr *)p->payload;
 801ba2e:	687b      	ldr	r3, [r7, #4]
 801ba30:	685b      	ldr	r3, [r3, #4]
 801ba32:	61bb      	str	r3, [r7, #24]
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->src);
  LWIP_DEBUGF(ICMP_DEBUG, (" to "));
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->dest);
  LWIP_DEBUGF(ICMP_DEBUG, ("\n"));

  icmphdr = (struct icmp_echo_hdr *)q->payload;
 801ba34:	69fb      	ldr	r3, [r7, #28]
 801ba36:	685b      	ldr	r3, [r3, #4]
 801ba38:	617b      	str	r3, [r7, #20]
  icmphdr->type = type;
 801ba3a:	697b      	ldr	r3, [r7, #20]
 801ba3c:	78fa      	ldrb	r2, [r7, #3]
 801ba3e:	701a      	strb	r2, [r3, #0]
  icmphdr->code = code;
 801ba40:	697b      	ldr	r3, [r7, #20]
 801ba42:	78ba      	ldrb	r2, [r7, #2]
 801ba44:	705a      	strb	r2, [r3, #1]
  icmphdr->id = 0;
 801ba46:	697b      	ldr	r3, [r7, #20]
 801ba48:	2200      	movs	r2, #0
 801ba4a:	711a      	strb	r2, [r3, #4]
 801ba4c:	2200      	movs	r2, #0
 801ba4e:	715a      	strb	r2, [r3, #5]
  icmphdr->seqno = 0;
 801ba50:	697b      	ldr	r3, [r7, #20]
 801ba52:	2200      	movs	r2, #0
 801ba54:	719a      	strb	r2, [r3, #6]
 801ba56:	2200      	movs	r2, #0
 801ba58:	71da      	strb	r2, [r3, #7]

  /* copy fields from original packet */
  SMEMCPY((u8_t *)q->payload + sizeof(struct icmp_echo_hdr), (u8_t *)p->payload,
 801ba5a:	69fb      	ldr	r3, [r7, #28]
 801ba5c:	685b      	ldr	r3, [r3, #4]
 801ba5e:	f103 0008 	add.w	r0, r3, #8
 801ba62:	687b      	ldr	r3, [r7, #4]
 801ba64:	685b      	ldr	r3, [r3, #4]
 801ba66:	221c      	movs	r2, #28
 801ba68:	4619      	mov	r1, r3
 801ba6a:	f002 fce6 	bl	801e43a <memcpy>
          IP_HLEN + ICMP_DEST_UNREACH_DATASIZE);

  ip4_addr_copy(iphdr_src, iphdr->src);
 801ba6e:	69bb      	ldr	r3, [r7, #24]
 801ba70:	68db      	ldr	r3, [r3, #12]
 801ba72:	60fb      	str	r3, [r7, #12]
    ip4_addr_t iphdr_dst;
    ip4_addr_copy(iphdr_dst, iphdr->dest);
    netif = ip4_route_src(&iphdr_dst, &iphdr_src);
  }
#else
  netif = ip4_route(&iphdr_src);
 801ba74:	f107 030c 	add.w	r3, r7, #12
 801ba78:	4618      	mov	r0, r3
 801ba7a:	f000 f825 	bl	801bac8 <ip4_route>
 801ba7e:	6138      	str	r0, [r7, #16]
#endif
  if (netif != NULL) {
 801ba80:	693b      	ldr	r3, [r7, #16]
 801ba82:	2b00      	cmp	r3, #0
 801ba84:	d011      	beq.n	801baaa <icmp_send_response+0xb6>
    /* calculate checksum */
    icmphdr->chksum = 0;
 801ba86:	697b      	ldr	r3, [r7, #20]
 801ba88:	2200      	movs	r2, #0
 801ba8a:	709a      	strb	r2, [r3, #2]
 801ba8c:	2200      	movs	r2, #0
 801ba8e:	70da      	strb	r2, [r3, #3]
    IF__NETIF_CHECKSUM_ENABLED(netif, NETIF_CHECKSUM_GEN_ICMP) {
      icmphdr->chksum = inet_chksum(icmphdr, q->len);
    }
#endif
    ICMP_STATS_INC(icmp.xmit);
    ip4_output_if(q, NULL, &iphdr_src, ICMP_TTL, 0, IP_PROTO_ICMP, netif);
 801ba90:	f107 020c 	add.w	r2, r7, #12
 801ba94:	693b      	ldr	r3, [r7, #16]
 801ba96:	9302      	str	r3, [sp, #8]
 801ba98:	2301      	movs	r3, #1
 801ba9a:	9301      	str	r3, [sp, #4]
 801ba9c:	2300      	movs	r3, #0
 801ba9e:	9300      	str	r3, [sp, #0]
 801baa0:	23ff      	movs	r3, #255	@ 0xff
 801baa2:	2100      	movs	r1, #0
 801baa4:	69f8      	ldr	r0, [r7, #28]
 801baa6:	f000 f9cd 	bl	801be44 <ip4_output_if>
  }
  pbuf_free(q);
 801baaa:	69f8      	ldr	r0, [r7, #28]
 801baac:	f7f7 ff9c 	bl	80139e8 <pbuf_free>
 801bab0:	e000      	b.n	801bab4 <icmp_send_response+0xc0>
    return;
 801bab2:	bf00      	nop
}
 801bab4:	3720      	adds	r7, #32
 801bab6:	46bd      	mov	sp, r7
 801bab8:	bd80      	pop	{r7, pc}
 801baba:	bf00      	nop
 801babc:	08022548 	.word	0x08022548
 801bac0:	08022614 	.word	0x08022614
 801bac4:	080225b8 	.word	0x080225b8

0801bac8 <ip4_route>:
 * @param dest the destination IP address for which to find the route
 * @return the netif on which to send to reach dest
 */
struct netif *
ip4_route(const ip4_addr_t *dest)
{
 801bac8:	b480      	push	{r7}
 801baca:	b085      	sub	sp, #20
 801bacc:	af00      	add	r7, sp, #0
 801bace:	6078      	str	r0, [r7, #4]

  /* bug #54569: in case LWIP_SINGLE_NETIF=1 and LWIP_DEBUGF() disabled, the following loop is optimized away */
  LWIP_UNUSED_ARG(dest);

  /* iterate through netifs */
  NETIF_FOREACH(netif) {
 801bad0:	4b33      	ldr	r3, [pc, #204]	@ (801bba0 <ip4_route+0xd8>)
 801bad2:	681b      	ldr	r3, [r3, #0]
 801bad4:	60fb      	str	r3, [r7, #12]
 801bad6:	e036      	b.n	801bb46 <ip4_route+0x7e>
    /* is the netif up, does it have a link and a valid address? */
    if (netif_is_up(netif) && netif_is_link_up(netif) && !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 801bad8:	68fb      	ldr	r3, [r7, #12]
 801bada:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801bade:	f003 0301 	and.w	r3, r3, #1
 801bae2:	b2db      	uxtb	r3, r3
 801bae4:	2b00      	cmp	r3, #0
 801bae6:	d02b      	beq.n	801bb40 <ip4_route+0x78>
 801bae8:	68fb      	ldr	r3, [r7, #12]
 801baea:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801baee:	089b      	lsrs	r3, r3, #2
 801baf0:	f003 0301 	and.w	r3, r3, #1
 801baf4:	b2db      	uxtb	r3, r3
 801baf6:	2b00      	cmp	r3, #0
 801baf8:	d022      	beq.n	801bb40 <ip4_route+0x78>
 801bafa:	68fb      	ldr	r3, [r7, #12]
 801bafc:	3304      	adds	r3, #4
 801bafe:	681b      	ldr	r3, [r3, #0]
 801bb00:	2b00      	cmp	r3, #0
 801bb02:	d01d      	beq.n	801bb40 <ip4_route+0x78>
      /* network mask matches? */
      if (ip4_addr_netcmp(dest, netif_ip4_addr(netif), netif_ip4_netmask(netif))) {
 801bb04:	687b      	ldr	r3, [r7, #4]
 801bb06:	681a      	ldr	r2, [r3, #0]
 801bb08:	68fb      	ldr	r3, [r7, #12]
 801bb0a:	3304      	adds	r3, #4
 801bb0c:	681b      	ldr	r3, [r3, #0]
 801bb0e:	405a      	eors	r2, r3
 801bb10:	68fb      	ldr	r3, [r7, #12]
 801bb12:	3308      	adds	r3, #8
 801bb14:	681b      	ldr	r3, [r3, #0]
 801bb16:	4013      	ands	r3, r2
 801bb18:	2b00      	cmp	r3, #0
 801bb1a:	d101      	bne.n	801bb20 <ip4_route+0x58>
        /* return netif on which to forward IP packet */
        return netif;
 801bb1c:	68fb      	ldr	r3, [r7, #12]
 801bb1e:	e038      	b.n	801bb92 <ip4_route+0xca>
      }
      /* gateway matches on a non broadcast interface? (i.e. peer in a point to point interface) */
      if (((netif->flags & NETIF_FLAG_BROADCAST) == 0) && ip4_addr_cmp(dest, netif_ip4_gw(netif))) {
 801bb20:	68fb      	ldr	r3, [r7, #12]
 801bb22:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801bb26:	f003 0302 	and.w	r3, r3, #2
 801bb2a:	2b00      	cmp	r3, #0
 801bb2c:	d108      	bne.n	801bb40 <ip4_route+0x78>
 801bb2e:	687b      	ldr	r3, [r7, #4]
 801bb30:	681a      	ldr	r2, [r3, #0]
 801bb32:	68fb      	ldr	r3, [r7, #12]
 801bb34:	330c      	adds	r3, #12
 801bb36:	681b      	ldr	r3, [r3, #0]
 801bb38:	429a      	cmp	r2, r3
 801bb3a:	d101      	bne.n	801bb40 <ip4_route+0x78>
        /* return netif on which to forward IP packet */
        return netif;
 801bb3c:	68fb      	ldr	r3, [r7, #12]
 801bb3e:	e028      	b.n	801bb92 <ip4_route+0xca>
  NETIF_FOREACH(netif) {
 801bb40:	68fb      	ldr	r3, [r7, #12]
 801bb42:	681b      	ldr	r3, [r3, #0]
 801bb44:	60fb      	str	r3, [r7, #12]
 801bb46:	68fb      	ldr	r3, [r7, #12]
 801bb48:	2b00      	cmp	r3, #0
 801bb4a:	d1c5      	bne.n	801bad8 <ip4_route+0x10>
    return netif;
  }
#endif
#endif /* !LWIP_SINGLE_NETIF */

  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 801bb4c:	4b15      	ldr	r3, [pc, #84]	@ (801bba4 <ip4_route+0xdc>)
 801bb4e:	681b      	ldr	r3, [r3, #0]
 801bb50:	2b00      	cmp	r3, #0
 801bb52:	d01a      	beq.n	801bb8a <ip4_route+0xc2>
 801bb54:	4b13      	ldr	r3, [pc, #76]	@ (801bba4 <ip4_route+0xdc>)
 801bb56:	681b      	ldr	r3, [r3, #0]
 801bb58:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801bb5c:	f003 0301 	and.w	r3, r3, #1
 801bb60:	2b00      	cmp	r3, #0
 801bb62:	d012      	beq.n	801bb8a <ip4_route+0xc2>
 801bb64:	4b0f      	ldr	r3, [pc, #60]	@ (801bba4 <ip4_route+0xdc>)
 801bb66:	681b      	ldr	r3, [r3, #0]
 801bb68:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801bb6c:	f003 0304 	and.w	r3, r3, #4
 801bb70:	2b00      	cmp	r3, #0
 801bb72:	d00a      	beq.n	801bb8a <ip4_route+0xc2>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 801bb74:	4b0b      	ldr	r3, [pc, #44]	@ (801bba4 <ip4_route+0xdc>)
 801bb76:	681b      	ldr	r3, [r3, #0]
 801bb78:	3304      	adds	r3, #4
 801bb7a:	681b      	ldr	r3, [r3, #0]
  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 801bb7c:	2b00      	cmp	r3, #0
 801bb7e:	d004      	beq.n	801bb8a <ip4_route+0xc2>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 801bb80:	687b      	ldr	r3, [r7, #4]
 801bb82:	681b      	ldr	r3, [r3, #0]
 801bb84:	b2db      	uxtb	r3, r3
 801bb86:	2b7f      	cmp	r3, #127	@ 0x7f
 801bb88:	d101      	bne.n	801bb8e <ip4_route+0xc6>
       If this is not good enough for you, use LWIP_HOOK_IP4_ROUTE() */
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_route: No route to %"U16_F".%"U16_F".%"U16_F".%"U16_F"\n",
                ip4_addr1_16(dest), ip4_addr2_16(dest), ip4_addr3_16(dest), ip4_addr4_16(dest)));
    IP_STATS_INC(ip.rterr);
    MIB2_STATS_INC(mib2.ipoutnoroutes);
    return NULL;
 801bb8a:	2300      	movs	r3, #0
 801bb8c:	e001      	b.n	801bb92 <ip4_route+0xca>
  }

  return netif_default;
 801bb8e:	4b05      	ldr	r3, [pc, #20]	@ (801bba4 <ip4_route+0xdc>)
 801bb90:	681b      	ldr	r3, [r3, #0]
}
 801bb92:	4618      	mov	r0, r3
 801bb94:	3714      	adds	r7, #20
 801bb96:	46bd      	mov	sp, r7
 801bb98:	f85d 7b04 	ldr.w	r7, [sp], #4
 801bb9c:	4770      	bx	lr
 801bb9e:	bf00      	nop
 801bba0:	2000e4e4 	.word	0x2000e4e4
 801bba4:	2000e4e8 	.word	0x2000e4e8

0801bba8 <ip4_input_accept>:
#endif /* IP_FORWARD */

/** Return true if the current input packet should be accepted on this netif */
static int
ip4_input_accept(struct netif *netif)
{
 801bba8:	b580      	push	{r7, lr}
 801bbaa:	b082      	sub	sp, #8
 801bbac:	af00      	add	r7, sp, #0
 801bbae:	6078      	str	r0, [r7, #4]
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(netif_ip4_addr(netif)) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ~ip4_addr_get_u32(netif_ip4_netmask(netif))));

  /* interface is up and configured? */
  if ((netif_is_up(netif)) && (!ip4_addr_isany_val(*netif_ip4_addr(netif)))) {
 801bbb0:	687b      	ldr	r3, [r7, #4]
 801bbb2:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801bbb6:	f003 0301 	and.w	r3, r3, #1
 801bbba:	b2db      	uxtb	r3, r3
 801bbbc:	2b00      	cmp	r3, #0
 801bbbe:	d016      	beq.n	801bbee <ip4_input_accept+0x46>
 801bbc0:	687b      	ldr	r3, [r7, #4]
 801bbc2:	3304      	adds	r3, #4
 801bbc4:	681b      	ldr	r3, [r3, #0]
 801bbc6:	2b00      	cmp	r3, #0
 801bbc8:	d011      	beq.n	801bbee <ip4_input_accept+0x46>
    /* unicast to this interface address? */
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 801bbca:	4b0b      	ldr	r3, [pc, #44]	@ (801bbf8 <ip4_input_accept+0x50>)
 801bbcc:	695a      	ldr	r2, [r3, #20]
 801bbce:	687b      	ldr	r3, [r7, #4]
 801bbd0:	3304      	adds	r3, #4
 801bbd2:	681b      	ldr	r3, [r3, #0]
 801bbd4:	429a      	cmp	r2, r3
 801bbd6:	d008      	beq.n	801bbea <ip4_input_accept+0x42>
        /* or broadcast on this interface network address? */
        ip4_addr_isbroadcast(ip4_current_dest_addr(), netif)
 801bbd8:	4b07      	ldr	r3, [pc, #28]	@ (801bbf8 <ip4_input_accept+0x50>)
 801bbda:	695b      	ldr	r3, [r3, #20]
 801bbdc:	6879      	ldr	r1, [r7, #4]
 801bbde:	4618      	mov	r0, r3
 801bbe0:	f000 fa08 	bl	801bff4 <ip4_addr_isbroadcast_u32>
 801bbe4:	4603      	mov	r3, r0
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 801bbe6:	2b00      	cmp	r3, #0
 801bbe8:	d001      	beq.n	801bbee <ip4_input_accept+0x46>
#endif /* LWIP_NETIF_LOOPBACK && !LWIP_HAVE_LOOPIF */
       ) {
      LWIP_DEBUGF(IP_DEBUG, ("ip4_input: packet accepted on interface %c%c\n",
                             netif->name[0], netif->name[1]));
      /* accept on this netif */
      return 1;
 801bbea:	2301      	movs	r3, #1
 801bbec:	e000      	b.n	801bbf0 <ip4_input_accept+0x48>
      /* accept on this netif */
      return 1;
    }
#endif /* LWIP_AUTOIP */
  }
  return 0;
 801bbee:	2300      	movs	r3, #0
}
 801bbf0:	4618      	mov	r0, r3
 801bbf2:	3708      	adds	r7, #8
 801bbf4:	46bd      	mov	sp, r7
 801bbf6:	bd80      	pop	{r7, pc}
 801bbf8:	2000b3f0 	.word	0x2000b3f0

0801bbfc <ip4_input>:
 * @return ERR_OK if the packet was processed (could return ERR_* if it wasn't
 *         processed, but currently always returns ERR_OK)
 */
err_t
ip4_input(struct pbuf *p, struct netif *inp)
{
 801bbfc:	b580      	push	{r7, lr}
 801bbfe:	b086      	sub	sp, #24
 801bc00:	af00      	add	r7, sp, #0
 801bc02:	6078      	str	r0, [r7, #4]
 801bc04:	6039      	str	r1, [r7, #0]

  IP_STATS_INC(ip.recv);
  MIB2_STATS_INC(mib2.ipinreceives);

  /* identify the IP header */
  iphdr = (struct ip_hdr *)p->payload;
 801bc06:	687b      	ldr	r3, [r7, #4]
 801bc08:	685b      	ldr	r3, [r3, #4]
 801bc0a:	617b      	str	r3, [r7, #20]
  if (IPH_V(iphdr) != 4) {
 801bc0c:	697b      	ldr	r3, [r7, #20]
 801bc0e:	781b      	ldrb	r3, [r3, #0]
 801bc10:	091b      	lsrs	r3, r3, #4
 801bc12:	b2db      	uxtb	r3, r3
 801bc14:	2b04      	cmp	r3, #4
 801bc16:	d004      	beq.n	801bc22 <ip4_input+0x26>
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_WARNING, ("IP packet dropped due to bad version number %"U16_F"\n", (u16_t)IPH_V(iphdr)));
    ip4_debug_print(p);
    pbuf_free(p);
 801bc18:	6878      	ldr	r0, [r7, #4]
 801bc1a:	f7f7 fee5 	bl	80139e8 <pbuf_free>
    IP_STATS_INC(ip.err);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipinhdrerrors);
    return ERR_OK;
 801bc1e:	2300      	movs	r3, #0
 801bc20:	e107      	b.n	801be32 <ip4_input+0x236>
    return ERR_OK;
  }
#endif

  /* obtain IP header length in bytes */
  iphdr_hlen = IPH_HL_BYTES(iphdr);
 801bc22:	697b      	ldr	r3, [r7, #20]
 801bc24:	781b      	ldrb	r3, [r3, #0]
 801bc26:	f003 030f 	and.w	r3, r3, #15
 801bc2a:	b2db      	uxtb	r3, r3
 801bc2c:	009b      	lsls	r3, r3, #2
 801bc2e:	b2db      	uxtb	r3, r3
 801bc30:	81fb      	strh	r3, [r7, #14]
  /* obtain ip length in bytes */
  iphdr_len = lwip_ntohs(IPH_LEN(iphdr));
 801bc32:	697b      	ldr	r3, [r7, #20]
 801bc34:	885b      	ldrh	r3, [r3, #2]
 801bc36:	b29b      	uxth	r3, r3
 801bc38:	4618      	mov	r0, r3
 801bc3a:	f7f6 fae7 	bl	801220c <lwip_htons>
 801bc3e:	4603      	mov	r3, r0
 801bc40:	81bb      	strh	r3, [r7, #12]

  /* Trim pbuf. This is especially required for packets < 60 bytes. */
  if (iphdr_len < p->tot_len) {
 801bc42:	687b      	ldr	r3, [r7, #4]
 801bc44:	891b      	ldrh	r3, [r3, #8]
 801bc46:	89ba      	ldrh	r2, [r7, #12]
 801bc48:	429a      	cmp	r2, r3
 801bc4a:	d204      	bcs.n	801bc56 <ip4_input+0x5a>
    pbuf_realloc(p, iphdr_len);
 801bc4c:	89bb      	ldrh	r3, [r7, #12]
 801bc4e:	4619      	mov	r1, r3
 801bc50:	6878      	ldr	r0, [r7, #4]
 801bc52:	f7f7 fd43 	bl	80136dc <pbuf_realloc>
  }

  /* header length exceeds first pbuf length, or ip length exceeds total pbuf length? */
  if ((iphdr_hlen > p->len) || (iphdr_len > p->tot_len) || (iphdr_hlen < IP_HLEN)) {
 801bc56:	687b      	ldr	r3, [r7, #4]
 801bc58:	895b      	ldrh	r3, [r3, #10]
 801bc5a:	89fa      	ldrh	r2, [r7, #14]
 801bc5c:	429a      	cmp	r2, r3
 801bc5e:	d807      	bhi.n	801bc70 <ip4_input+0x74>
 801bc60:	687b      	ldr	r3, [r7, #4]
 801bc62:	891b      	ldrh	r3, [r3, #8]
 801bc64:	89ba      	ldrh	r2, [r7, #12]
 801bc66:	429a      	cmp	r2, r3
 801bc68:	d802      	bhi.n	801bc70 <ip4_input+0x74>
 801bc6a:	89fb      	ldrh	r3, [r7, #14]
 801bc6c:	2b13      	cmp	r3, #19
 801bc6e:	d804      	bhi.n	801bc7a <ip4_input+0x7e>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                  ("IP (len %"U16_F") is longer than pbuf (len %"U16_F"), IP packet dropped.\n",
                   iphdr_len, p->tot_len));
    }
    /* free (drop) packet pbufs */
    pbuf_free(p);
 801bc70:	6878      	ldr	r0, [r7, #4]
 801bc72:	f7f7 feb9 	bl	80139e8 <pbuf_free>
    IP_STATS_INC(ip.lenerr);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipindiscards);
    return ERR_OK;
 801bc76:	2300      	movs	r3, #0
 801bc78:	e0db      	b.n	801be32 <ip4_input+0x236>
    }
  }
#endif

  /* copy IP addresses to aligned ip_addr_t */
  ip_addr_copy_from_ip4(ip_data.current_iphdr_dest, iphdr->dest);
 801bc7a:	697b      	ldr	r3, [r7, #20]
 801bc7c:	691b      	ldr	r3, [r3, #16]
 801bc7e:	4a6f      	ldr	r2, [pc, #444]	@ (801be3c <ip4_input+0x240>)
 801bc80:	6153      	str	r3, [r2, #20]
  ip_addr_copy_from_ip4(ip_data.current_iphdr_src, iphdr->src);
 801bc82:	697b      	ldr	r3, [r7, #20]
 801bc84:	68db      	ldr	r3, [r3, #12]
 801bc86:	4a6d      	ldr	r2, [pc, #436]	@ (801be3c <ip4_input+0x240>)
 801bc88:	6113      	str	r3, [r2, #16]

  /* match packet against an interface, i.e. is this packet for us? */
  if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 801bc8a:	4b6c      	ldr	r3, [pc, #432]	@ (801be3c <ip4_input+0x240>)
 801bc8c:	695b      	ldr	r3, [r3, #20]
 801bc8e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 801bc92:	2be0      	cmp	r3, #224	@ 0xe0
 801bc94:	d112      	bne.n	801bcbc <ip4_input+0xc0>
      netif = inp;
    } else {
      netif = NULL;
    }
#else /* LWIP_IGMP */
    if ((netif_is_up(inp)) && (!ip4_addr_isany_val(*netif_ip4_addr(inp)))) {
 801bc96:	683b      	ldr	r3, [r7, #0]
 801bc98:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801bc9c:	f003 0301 	and.w	r3, r3, #1
 801bca0:	b2db      	uxtb	r3, r3
 801bca2:	2b00      	cmp	r3, #0
 801bca4:	d007      	beq.n	801bcb6 <ip4_input+0xba>
 801bca6:	683b      	ldr	r3, [r7, #0]
 801bca8:	3304      	adds	r3, #4
 801bcaa:	681b      	ldr	r3, [r3, #0]
 801bcac:	2b00      	cmp	r3, #0
 801bcae:	d002      	beq.n	801bcb6 <ip4_input+0xba>
      netif = inp;
 801bcb0:	683b      	ldr	r3, [r7, #0]
 801bcb2:	613b      	str	r3, [r7, #16]
 801bcb4:	e02a      	b.n	801bd0c <ip4_input+0x110>
    } else {
      netif = NULL;
 801bcb6:	2300      	movs	r3, #0
 801bcb8:	613b      	str	r3, [r7, #16]
 801bcba:	e027      	b.n	801bd0c <ip4_input+0x110>
    }
#endif /* LWIP_IGMP */
  } else {
    /* start trying with inp. if that's not acceptable, start walking the
       list of configured netifs. */
    if (ip4_input_accept(inp)) {
 801bcbc:	6838      	ldr	r0, [r7, #0]
 801bcbe:	f7ff ff73 	bl	801bba8 <ip4_input_accept>
 801bcc2:	4603      	mov	r3, r0
 801bcc4:	2b00      	cmp	r3, #0
 801bcc6:	d002      	beq.n	801bcce <ip4_input+0xd2>
      netif = inp;
 801bcc8:	683b      	ldr	r3, [r7, #0]
 801bcca:	613b      	str	r3, [r7, #16]
 801bccc:	e01e      	b.n	801bd0c <ip4_input+0x110>
    } else {
      netif = NULL;
 801bcce:	2300      	movs	r3, #0
 801bcd0:	613b      	str	r3, [r7, #16]
#if !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF
      /* Packets sent to the loopback address must not be accepted on an
       * interface that does not have the loopback address assigned to it,
       * unless a non-loopback interface is used for loopback traffic. */
      if (!ip4_addr_isloopback(ip4_current_dest_addr()))
 801bcd2:	4b5a      	ldr	r3, [pc, #360]	@ (801be3c <ip4_input+0x240>)
 801bcd4:	695b      	ldr	r3, [r3, #20]
 801bcd6:	b2db      	uxtb	r3, r3
 801bcd8:	2b7f      	cmp	r3, #127	@ 0x7f
 801bcda:	d017      	beq.n	801bd0c <ip4_input+0x110>
#endif /* !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF */
      {
#if !LWIP_SINGLE_NETIF
        NETIF_FOREACH(netif) {
 801bcdc:	4b58      	ldr	r3, [pc, #352]	@ (801be40 <ip4_input+0x244>)
 801bcde:	681b      	ldr	r3, [r3, #0]
 801bce0:	613b      	str	r3, [r7, #16]
 801bce2:	e00e      	b.n	801bd02 <ip4_input+0x106>
          if (netif == inp) {
 801bce4:	693a      	ldr	r2, [r7, #16]
 801bce6:	683b      	ldr	r3, [r7, #0]
 801bce8:	429a      	cmp	r2, r3
 801bcea:	d006      	beq.n	801bcfa <ip4_input+0xfe>
            /* we checked that before already */
            continue;
          }
          if (ip4_input_accept(netif)) {
 801bcec:	6938      	ldr	r0, [r7, #16]
 801bcee:	f7ff ff5b 	bl	801bba8 <ip4_input_accept>
 801bcf2:	4603      	mov	r3, r0
 801bcf4:	2b00      	cmp	r3, #0
 801bcf6:	d108      	bne.n	801bd0a <ip4_input+0x10e>
 801bcf8:	e000      	b.n	801bcfc <ip4_input+0x100>
            continue;
 801bcfa:	bf00      	nop
        NETIF_FOREACH(netif) {
 801bcfc:	693b      	ldr	r3, [r7, #16]
 801bcfe:	681b      	ldr	r3, [r3, #0]
 801bd00:	613b      	str	r3, [r7, #16]
 801bd02:	693b      	ldr	r3, [r7, #16]
 801bd04:	2b00      	cmp	r3, #0
 801bd06:	d1ed      	bne.n	801bce4 <ip4_input+0xe8>
 801bd08:	e000      	b.n	801bd0c <ip4_input+0x110>
            break;
 801bd0a:	bf00      	nop
      && !ip4_addr_isany_val(*ip4_current_src_addr())
#endif /* IP_ACCEPT_LINK_LAYER_ADDRESSING */
     )
#endif /* LWIP_IGMP || IP_ACCEPT_LINK_LAYER_ADDRESSING */
  {
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 801bd0c:	4b4b      	ldr	r3, [pc, #300]	@ (801be3c <ip4_input+0x240>)
 801bd0e:	691b      	ldr	r3, [r3, #16]
 801bd10:	6839      	ldr	r1, [r7, #0]
 801bd12:	4618      	mov	r0, r3
 801bd14:	f000 f96e 	bl	801bff4 <ip4_addr_isbroadcast_u32>
 801bd18:	4603      	mov	r3, r0
 801bd1a:	2b00      	cmp	r3, #0
 801bd1c:	d105      	bne.n	801bd2a <ip4_input+0x12e>
        (ip4_addr_ismulticast(ip4_current_src_addr()))) {
 801bd1e:	4b47      	ldr	r3, [pc, #284]	@ (801be3c <ip4_input+0x240>)
 801bd20:	691b      	ldr	r3, [r3, #16]
 801bd22:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 801bd26:	2be0      	cmp	r3, #224	@ 0xe0
 801bd28:	d104      	bne.n	801bd34 <ip4_input+0x138>
      /* packet source is not valid */
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("ip4_input: packet source is not valid.\n"));
      /* free (drop) packet pbufs */
      pbuf_free(p);
 801bd2a:	6878      	ldr	r0, [r7, #4]
 801bd2c:	f7f7 fe5c 	bl	80139e8 <pbuf_free>
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
      return ERR_OK;
 801bd30:	2300      	movs	r3, #0
 801bd32:	e07e      	b.n	801be32 <ip4_input+0x236>
    }
  }

  /* packet not for us? */
  if (netif == NULL) {
 801bd34:	693b      	ldr	r3, [r7, #16]
 801bd36:	2b00      	cmp	r3, #0
 801bd38:	d104      	bne.n	801bd44 <ip4_input+0x148>
    {
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
    }
    pbuf_free(p);
 801bd3a:	6878      	ldr	r0, [r7, #4]
 801bd3c:	f7f7 fe54 	bl	80139e8 <pbuf_free>
    return ERR_OK;
 801bd40:	2300      	movs	r3, #0
 801bd42:	e076      	b.n	801be32 <ip4_input+0x236>
  }
  /* packet consists of multiple fragments? */
  if ((IPH_OFFSET(iphdr) & PP_HTONS(IP_OFFMASK | IP_MF)) != 0) {
 801bd44:	697b      	ldr	r3, [r7, #20]
 801bd46:	88db      	ldrh	r3, [r3, #6]
 801bd48:	b29b      	uxth	r3, r3
 801bd4a:	461a      	mov	r2, r3
 801bd4c:	f64f 733f 	movw	r3, #65343	@ 0xff3f
 801bd50:	4013      	ands	r3, r2
 801bd52:	2b00      	cmp	r3, #0
 801bd54:	d00b      	beq.n	801bd6e <ip4_input+0x172>
#if IP_REASSEMBLY /* packet fragment reassembly code present? */
    LWIP_DEBUGF(IP_DEBUG, ("IP packet is a fragment (id=0x%04"X16_F" tot_len=%"U16_F" len=%"U16_F" MF=%"U16_F" offset=%"U16_F"), calling ip4_reass()\n",
                           lwip_ntohs(IPH_ID(iphdr)), p->tot_len, lwip_ntohs(IPH_LEN(iphdr)), (u16_t)!!(IPH_OFFSET(iphdr) & PP_HTONS(IP_MF)), (u16_t)((lwip_ntohs(IPH_OFFSET(iphdr)) & IP_OFFMASK) * 8)));
    /* reassemble the packet*/
    p = ip4_reass(p);
 801bd56:	6878      	ldr	r0, [r7, #4]
 801bd58:	f000 fc92 	bl	801c680 <ip4_reass>
 801bd5c:	6078      	str	r0, [r7, #4]
    /* packet not fully reassembled yet? */
    if (p == NULL) {
 801bd5e:	687b      	ldr	r3, [r7, #4]
 801bd60:	2b00      	cmp	r3, #0
 801bd62:	d101      	bne.n	801bd68 <ip4_input+0x16c>
      return ERR_OK;
 801bd64:	2300      	movs	r3, #0
 801bd66:	e064      	b.n	801be32 <ip4_input+0x236>
    }
    iphdr = (const struct ip_hdr *)p->payload;
 801bd68:	687b      	ldr	r3, [r7, #4]
 801bd6a:	685b      	ldr	r3, [r3, #4]
 801bd6c:	617b      	str	r3, [r7, #20]
  /* send to upper layers */
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: \n"));
  ip4_debug_print(p);
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: p->len %"U16_F" p->tot_len %"U16_F"\n", p->len, p->tot_len));

  ip_data.current_netif = netif;
 801bd6e:	4a33      	ldr	r2, [pc, #204]	@ (801be3c <ip4_input+0x240>)
 801bd70:	693b      	ldr	r3, [r7, #16]
 801bd72:	6013      	str	r3, [r2, #0]
  ip_data.current_input_netif = inp;
 801bd74:	4a31      	ldr	r2, [pc, #196]	@ (801be3c <ip4_input+0x240>)
 801bd76:	683b      	ldr	r3, [r7, #0]
 801bd78:	6053      	str	r3, [r2, #4]
  ip_data.current_ip4_header = iphdr;
 801bd7a:	4a30      	ldr	r2, [pc, #192]	@ (801be3c <ip4_input+0x240>)
 801bd7c:	697b      	ldr	r3, [r7, #20]
 801bd7e:	6093      	str	r3, [r2, #8]
  ip_data.current_ip_header_tot_len = IPH_HL_BYTES(iphdr);
 801bd80:	697b      	ldr	r3, [r7, #20]
 801bd82:	781b      	ldrb	r3, [r3, #0]
 801bd84:	f003 030f 	and.w	r3, r3, #15
 801bd88:	b2db      	uxtb	r3, r3
 801bd8a:	009b      	lsls	r3, r3, #2
 801bd8c:	b2db      	uxtb	r3, r3
 801bd8e:	461a      	mov	r2, r3
 801bd90:	4b2a      	ldr	r3, [pc, #168]	@ (801be3c <ip4_input+0x240>)
 801bd92:	819a      	strh	r2, [r3, #12]
  /* raw input did not eat the packet? */
  raw_status = raw_input(p, inp);
  if (raw_status != RAW_INPUT_EATEN)
#endif /* LWIP_RAW */
  {
    pbuf_remove_header(p, iphdr_hlen); /* Move to payload, no check necessary. */
 801bd94:	89fb      	ldrh	r3, [r7, #14]
 801bd96:	4619      	mov	r1, r3
 801bd98:	6878      	ldr	r0, [r7, #4]
 801bd9a:	f7f7 fd9f 	bl	80138dc <pbuf_remove_header>

    switch (IPH_PROTO(iphdr)) {
 801bd9e:	697b      	ldr	r3, [r7, #20]
 801bda0:	7a5b      	ldrb	r3, [r3, #9]
 801bda2:	2b11      	cmp	r3, #17
 801bda4:	d006      	beq.n	801bdb4 <ip4_input+0x1b8>
 801bda6:	2b11      	cmp	r3, #17
 801bda8:	dc13      	bgt.n	801bdd2 <ip4_input+0x1d6>
 801bdaa:	2b01      	cmp	r3, #1
 801bdac:	d00c      	beq.n	801bdc8 <ip4_input+0x1cc>
 801bdae:	2b06      	cmp	r3, #6
 801bdb0:	d005      	beq.n	801bdbe <ip4_input+0x1c2>
 801bdb2:	e00e      	b.n	801bdd2 <ip4_input+0x1d6>
      case IP_PROTO_UDP:
#if LWIP_UDPLITE
      case IP_PROTO_UDPLITE:
#endif /* LWIP_UDPLITE */
        MIB2_STATS_INC(mib2.ipindelivers);
        udp_input(p, inp);
 801bdb4:	6839      	ldr	r1, [r7, #0]
 801bdb6:	6878      	ldr	r0, [r7, #4]
 801bdb8:	f7fe fb5a 	bl	801a470 <udp_input>
        break;
 801bdbc:	e026      	b.n	801be0c <ip4_input+0x210>
#endif /* LWIP_UDP */
#if LWIP_TCP
      case IP_PROTO_TCP:
        MIB2_STATS_INC(mib2.ipindelivers);
        tcp_input(p, inp);
 801bdbe:	6839      	ldr	r1, [r7, #0]
 801bdc0:	6878      	ldr	r0, [r7, #4]
 801bdc2:	f7f9 ff19 	bl	8015bf8 <tcp_input>
        break;
 801bdc6:	e021      	b.n	801be0c <ip4_input+0x210>
#endif /* LWIP_TCP */
#if LWIP_ICMP
      case IP_PROTO_ICMP:
        MIB2_STATS_INC(mib2.ipindelivers);
        icmp_input(p, inp);
 801bdc8:	6839      	ldr	r1, [r7, #0]
 801bdca:	6878      	ldr	r0, [r7, #4]
 801bdcc:	f7ff fcee 	bl	801b7ac <icmp_input>
        break;
 801bdd0:	e01c      	b.n	801be0c <ip4_input+0x210>
        } else
#endif /* LWIP_RAW */
        {
#if LWIP_ICMP
          /* send ICMP destination protocol unreachable unless is was a broadcast */
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 801bdd2:	4b1a      	ldr	r3, [pc, #104]	@ (801be3c <ip4_input+0x240>)
 801bdd4:	695b      	ldr	r3, [r3, #20]
 801bdd6:	6939      	ldr	r1, [r7, #16]
 801bdd8:	4618      	mov	r0, r3
 801bdda:	f000 f90b 	bl	801bff4 <ip4_addr_isbroadcast_u32>
 801bdde:	4603      	mov	r3, r0
 801bde0:	2b00      	cmp	r3, #0
 801bde2:	d10f      	bne.n	801be04 <ip4_input+0x208>
              !ip4_addr_ismulticast(ip4_current_dest_addr())) {
 801bde4:	4b15      	ldr	r3, [pc, #84]	@ (801be3c <ip4_input+0x240>)
 801bde6:	695b      	ldr	r3, [r3, #20]
 801bde8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 801bdec:	2be0      	cmp	r3, #224	@ 0xe0
 801bdee:	d009      	beq.n	801be04 <ip4_input+0x208>
            pbuf_header_force(p, (s16_t)iphdr_hlen); /* Move to ip header, no check necessary. */
 801bdf0:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 801bdf4:	4619      	mov	r1, r3
 801bdf6:	6878      	ldr	r0, [r7, #4]
 801bdf8:	f7f7 fde3 	bl	80139c2 <pbuf_header_force>
            icmp_dest_unreach(p, ICMP_DUR_PROTO);
 801bdfc:	2102      	movs	r1, #2
 801bdfe:	6878      	ldr	r0, [r7, #4]
 801be00:	f7ff fdd8 	bl	801b9b4 <icmp_dest_unreach>

          IP_STATS_INC(ip.proterr);
          IP_STATS_INC(ip.drop);
          MIB2_STATS_INC(mib2.ipinunknownprotos);
        }
        pbuf_free(p);
 801be04:	6878      	ldr	r0, [r7, #4]
 801be06:	f7f7 fdef 	bl	80139e8 <pbuf_free>
        break;
 801be0a:	bf00      	nop
    }
  }

  /* @todo: this is not really necessary... */
  ip_data.current_netif = NULL;
 801be0c:	4b0b      	ldr	r3, [pc, #44]	@ (801be3c <ip4_input+0x240>)
 801be0e:	2200      	movs	r2, #0
 801be10:	601a      	str	r2, [r3, #0]
  ip_data.current_input_netif = NULL;
 801be12:	4b0a      	ldr	r3, [pc, #40]	@ (801be3c <ip4_input+0x240>)
 801be14:	2200      	movs	r2, #0
 801be16:	605a      	str	r2, [r3, #4]
  ip_data.current_ip4_header = NULL;
 801be18:	4b08      	ldr	r3, [pc, #32]	@ (801be3c <ip4_input+0x240>)
 801be1a:	2200      	movs	r2, #0
 801be1c:	609a      	str	r2, [r3, #8]
  ip_data.current_ip_header_tot_len = 0;
 801be1e:	4b07      	ldr	r3, [pc, #28]	@ (801be3c <ip4_input+0x240>)
 801be20:	2200      	movs	r2, #0
 801be22:	819a      	strh	r2, [r3, #12]
  ip4_addr_set_any(ip4_current_src_addr());
 801be24:	4b05      	ldr	r3, [pc, #20]	@ (801be3c <ip4_input+0x240>)
 801be26:	2200      	movs	r2, #0
 801be28:	611a      	str	r2, [r3, #16]
  ip4_addr_set_any(ip4_current_dest_addr());
 801be2a:	4b04      	ldr	r3, [pc, #16]	@ (801be3c <ip4_input+0x240>)
 801be2c:	2200      	movs	r2, #0
 801be2e:	615a      	str	r2, [r3, #20]

  return ERR_OK;
 801be30:	2300      	movs	r3, #0
}
 801be32:	4618      	mov	r0, r3
 801be34:	3718      	adds	r7, #24
 801be36:	46bd      	mov	sp, r7
 801be38:	bd80      	pop	{r7, pc}
 801be3a:	bf00      	nop
 801be3c:	2000b3f0 	.word	0x2000b3f0
 801be40:	2000e4e4 	.word	0x2000e4e4

0801be44 <ip4_output_if>:
 */
err_t
ip4_output_if(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
              u8_t ttl, u8_t tos,
              u8_t proto, struct netif *netif)
{
 801be44:	b580      	push	{r7, lr}
 801be46:	b08a      	sub	sp, #40	@ 0x28
 801be48:	af04      	add	r7, sp, #16
 801be4a:	60f8      	str	r0, [r7, #12]
 801be4c:	60b9      	str	r1, [r7, #8]
 801be4e:	607a      	str	r2, [r7, #4]
 801be50:	70fb      	strb	r3, [r7, #3]
ip4_output_if_opt(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos, u8_t proto, struct netif *netif, void *ip_options,
                  u16_t optlen)
{
#endif /* IP_OPTIONS_SEND */
  const ip4_addr_t *src_used = src;
 801be52:	68bb      	ldr	r3, [r7, #8]
 801be54:	617b      	str	r3, [r7, #20]
  if (dest != LWIP_IP_HDRINCL) {
 801be56:	687b      	ldr	r3, [r7, #4]
 801be58:	2b00      	cmp	r3, #0
 801be5a:	d009      	beq.n	801be70 <ip4_output_if+0x2c>
    if (ip4_addr_isany(src)) {
 801be5c:	68bb      	ldr	r3, [r7, #8]
 801be5e:	2b00      	cmp	r3, #0
 801be60:	d003      	beq.n	801be6a <ip4_output_if+0x26>
 801be62:	68bb      	ldr	r3, [r7, #8]
 801be64:	681b      	ldr	r3, [r3, #0]
 801be66:	2b00      	cmp	r3, #0
 801be68:	d102      	bne.n	801be70 <ip4_output_if+0x2c>
      src_used = netif_ip4_addr(netif);
 801be6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801be6c:	3304      	adds	r3, #4
 801be6e:	617b      	str	r3, [r7, #20]

#if IP_OPTIONS_SEND
  return ip4_output_if_opt_src(p, src_used, dest, ttl, tos, proto, netif,
                               ip_options, optlen);
#else /* IP_OPTIONS_SEND */
  return ip4_output_if_src(p, src_used, dest, ttl, tos, proto, netif);
 801be70:	78fa      	ldrb	r2, [r7, #3]
 801be72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801be74:	9302      	str	r3, [sp, #8]
 801be76:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 801be7a:	9301      	str	r3, [sp, #4]
 801be7c:	f897 3020 	ldrb.w	r3, [r7, #32]
 801be80:	9300      	str	r3, [sp, #0]
 801be82:	4613      	mov	r3, r2
 801be84:	687a      	ldr	r2, [r7, #4]
 801be86:	6979      	ldr	r1, [r7, #20]
 801be88:	68f8      	ldr	r0, [r7, #12]
 801be8a:	f000 f805 	bl	801be98 <ip4_output_if_src>
 801be8e:	4603      	mov	r3, r0
#endif /* IP_OPTIONS_SEND */
}
 801be90:	4618      	mov	r0, r3
 801be92:	3718      	adds	r7, #24
 801be94:	46bd      	mov	sp, r7
 801be96:	bd80      	pop	{r7, pc}

0801be98 <ip4_output_if_src>:
 */
err_t
ip4_output_if_src(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos,
                  u8_t proto, struct netif *netif)
{
 801be98:	b580      	push	{r7, lr}
 801be9a:	b088      	sub	sp, #32
 801be9c:	af00      	add	r7, sp, #0
 801be9e:	60f8      	str	r0, [r7, #12]
 801bea0:	60b9      	str	r1, [r7, #8]
 801bea2:	607a      	str	r2, [r7, #4]
 801bea4:	70fb      	strb	r3, [r7, #3]
#if CHECKSUM_GEN_IP_INLINE
  u32_t chk_sum = 0;
#endif /* CHECKSUM_GEN_IP_INLINE */

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_IP_CHECK_PBUF_REF_COUNT_FOR_TX(p);
 801bea6:	68fb      	ldr	r3, [r7, #12]
 801bea8:	7b9b      	ldrb	r3, [r3, #14]
 801beaa:	2b01      	cmp	r3, #1
 801beac:	d006      	beq.n	801bebc <ip4_output_if_src+0x24>
 801beae:	4b4b      	ldr	r3, [pc, #300]	@ (801bfdc <ip4_output_if_src+0x144>)
 801beb0:	f44f 7255 	mov.w	r2, #852	@ 0x354
 801beb4:	494a      	ldr	r1, [pc, #296]	@ (801bfe0 <ip4_output_if_src+0x148>)
 801beb6:	484b      	ldr	r0, [pc, #300]	@ (801bfe4 <ip4_output_if_src+0x14c>)
 801beb8:	f002 f928 	bl	801e10c <iprintf>

  MIB2_STATS_INC(mib2.ipoutrequests);

  /* Should the IP header be generated or is it already included in p? */
  if (dest != LWIP_IP_HDRINCL) {
 801bebc:	687b      	ldr	r3, [r7, #4]
 801bebe:	2b00      	cmp	r3, #0
 801bec0:	d060      	beq.n	801bf84 <ip4_output_if_src+0xec>
    u16_t ip_hlen = IP_HLEN;
 801bec2:	2314      	movs	r3, #20
 801bec4:	837b      	strh	r3, [r7, #26]
      }
#endif /* CHECKSUM_GEN_IP_INLINE */
    }
#endif /* IP_OPTIONS_SEND */
    /* generate IP header */
    if (pbuf_add_header(p, IP_HLEN)) {
 801bec6:	2114      	movs	r1, #20
 801bec8:	68f8      	ldr	r0, [r7, #12]
 801beca:	f7f7 fcf7 	bl	80138bc <pbuf_add_header>
 801bece:	4603      	mov	r3, r0
 801bed0:	2b00      	cmp	r3, #0
 801bed2:	d002      	beq.n	801beda <ip4_output_if_src+0x42>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: not enough room for IP header in pbuf\n"));

      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 801bed4:	f06f 0301 	mvn.w	r3, #1
 801bed8:	e07c      	b.n	801bfd4 <ip4_output_if_src+0x13c>
    }

    iphdr = (struct ip_hdr *)p->payload;
 801beda:	68fb      	ldr	r3, [r7, #12]
 801bedc:	685b      	ldr	r3, [r3, #4]
 801bede:	61fb      	str	r3, [r7, #28]
    LWIP_ASSERT("check that first pbuf can hold struct ip_hdr",
 801bee0:	68fb      	ldr	r3, [r7, #12]
 801bee2:	895b      	ldrh	r3, [r3, #10]
 801bee4:	2b13      	cmp	r3, #19
 801bee6:	d806      	bhi.n	801bef6 <ip4_output_if_src+0x5e>
 801bee8:	4b3c      	ldr	r3, [pc, #240]	@ (801bfdc <ip4_output_if_src+0x144>)
 801beea:	f44f 7262 	mov.w	r2, #904	@ 0x388
 801beee:	493e      	ldr	r1, [pc, #248]	@ (801bfe8 <ip4_output_if_src+0x150>)
 801bef0:	483c      	ldr	r0, [pc, #240]	@ (801bfe4 <ip4_output_if_src+0x14c>)
 801bef2:	f002 f90b 	bl	801e10c <iprintf>
                (p->len >= sizeof(struct ip_hdr)));

    IPH_TTL_SET(iphdr, ttl);
 801bef6:	69fb      	ldr	r3, [r7, #28]
 801bef8:	78fa      	ldrb	r2, [r7, #3]
 801befa:	721a      	strb	r2, [r3, #8]
    IPH_PROTO_SET(iphdr, proto);
 801befc:	69fb      	ldr	r3, [r7, #28]
 801befe:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 801bf02:	725a      	strb	r2, [r3, #9]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(proto | (ttl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */

    /* dest cannot be NULL here */
    ip4_addr_copy(iphdr->dest, *dest);
 801bf04:	687b      	ldr	r3, [r7, #4]
 801bf06:	681a      	ldr	r2, [r3, #0]
 801bf08:	69fb      	ldr	r3, [r7, #28]
 801bf0a:	611a      	str	r2, [r3, #16]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += ip4_addr_get_u32(&iphdr->dest) & 0xFFFF;
    chk_sum += ip4_addr_get_u32(&iphdr->dest) >> 16;
#endif /* CHECKSUM_GEN_IP_INLINE */

    IPH_VHL_SET(iphdr, 4, ip_hlen / 4);
 801bf0c:	8b7b      	ldrh	r3, [r7, #26]
 801bf0e:	089b      	lsrs	r3, r3, #2
 801bf10:	b29b      	uxth	r3, r3
 801bf12:	b2db      	uxtb	r3, r3
 801bf14:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801bf18:	b2da      	uxtb	r2, r3
 801bf1a:	69fb      	ldr	r3, [r7, #28]
 801bf1c:	701a      	strb	r2, [r3, #0]
    IPH_TOS_SET(iphdr, tos);
 801bf1e:	69fb      	ldr	r3, [r7, #28]
 801bf20:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 801bf24:	705a      	strb	r2, [r3, #1]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(tos | (iphdr->_v_hl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_LEN_SET(iphdr, lwip_htons(p->tot_len));
 801bf26:	68fb      	ldr	r3, [r7, #12]
 801bf28:	891b      	ldrh	r3, [r3, #8]
 801bf2a:	4618      	mov	r0, r3
 801bf2c:	f7f6 f96e 	bl	801220c <lwip_htons>
 801bf30:	4603      	mov	r3, r0
 801bf32:	461a      	mov	r2, r3
 801bf34:	69fb      	ldr	r3, [r7, #28]
 801bf36:	805a      	strh	r2, [r3, #2]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_len;
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_OFFSET_SET(iphdr, 0);
 801bf38:	69fb      	ldr	r3, [r7, #28]
 801bf3a:	2200      	movs	r2, #0
 801bf3c:	719a      	strb	r2, [r3, #6]
 801bf3e:	2200      	movs	r2, #0
 801bf40:	71da      	strb	r2, [r3, #7]
    IPH_ID_SET(iphdr, lwip_htons(ip_id));
 801bf42:	4b2a      	ldr	r3, [pc, #168]	@ (801bfec <ip4_output_if_src+0x154>)
 801bf44:	881b      	ldrh	r3, [r3, #0]
 801bf46:	4618      	mov	r0, r3
 801bf48:	f7f6 f960 	bl	801220c <lwip_htons>
 801bf4c:	4603      	mov	r3, r0
 801bf4e:	461a      	mov	r2, r3
 801bf50:	69fb      	ldr	r3, [r7, #28]
 801bf52:	809a      	strh	r2, [r3, #4]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_id;
#endif /* CHECKSUM_GEN_IP_INLINE */
    ++ip_id;
 801bf54:	4b25      	ldr	r3, [pc, #148]	@ (801bfec <ip4_output_if_src+0x154>)
 801bf56:	881b      	ldrh	r3, [r3, #0]
 801bf58:	3301      	adds	r3, #1
 801bf5a:	b29a      	uxth	r2, r3
 801bf5c:	4b23      	ldr	r3, [pc, #140]	@ (801bfec <ip4_output_if_src+0x154>)
 801bf5e:	801a      	strh	r2, [r3, #0]

    if (src == NULL) {
 801bf60:	68bb      	ldr	r3, [r7, #8]
 801bf62:	2b00      	cmp	r3, #0
 801bf64:	d104      	bne.n	801bf70 <ip4_output_if_src+0xd8>
      ip4_addr_copy(iphdr->src, *IP4_ADDR_ANY4);
 801bf66:	4b22      	ldr	r3, [pc, #136]	@ (801bff0 <ip4_output_if_src+0x158>)
 801bf68:	681a      	ldr	r2, [r3, #0]
 801bf6a:	69fb      	ldr	r3, [r7, #28]
 801bf6c:	60da      	str	r2, [r3, #12]
 801bf6e:	e003      	b.n	801bf78 <ip4_output_if_src+0xe0>
    } else {
      /* src cannot be NULL here */
      ip4_addr_copy(iphdr->src, *src);
 801bf70:	68bb      	ldr	r3, [r7, #8]
 801bf72:	681a      	ldr	r2, [r3, #0]
 801bf74:	69fb      	ldr	r3, [r7, #28]
 801bf76:	60da      	str	r2, [r3, #12]
    else {
      IPH_CHKSUM_SET(iphdr, 0);
    }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF*/
#else /* CHECKSUM_GEN_IP_INLINE */
    IPH_CHKSUM_SET(iphdr, 0);
 801bf78:	69fb      	ldr	r3, [r7, #28]
 801bf7a:	2200      	movs	r2, #0
 801bf7c:	729a      	strb	r2, [r3, #10]
 801bf7e:	2200      	movs	r2, #0
 801bf80:	72da      	strb	r2, [r3, #11]
 801bf82:	e00f      	b.n	801bfa4 <ip4_output_if_src+0x10c>
    }
#endif /* CHECKSUM_GEN_IP */
#endif /* CHECKSUM_GEN_IP_INLINE */
  } else {
    /* IP header already included in p */
    if (p->len < IP_HLEN) {
 801bf84:	68fb      	ldr	r3, [r7, #12]
 801bf86:	895b      	ldrh	r3, [r3, #10]
 801bf88:	2b13      	cmp	r3, #19
 801bf8a:	d802      	bhi.n	801bf92 <ip4_output_if_src+0xfa>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: LWIP_IP_HDRINCL but pbuf is too short\n"));
      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 801bf8c:	f06f 0301 	mvn.w	r3, #1
 801bf90:	e020      	b.n	801bfd4 <ip4_output_if_src+0x13c>
    }
    iphdr = (struct ip_hdr *)p->payload;
 801bf92:	68fb      	ldr	r3, [r7, #12]
 801bf94:	685b      	ldr	r3, [r3, #4]
 801bf96:	61fb      	str	r3, [r7, #28]
    ip4_addr_copy(dest_addr, iphdr->dest);
 801bf98:	69fb      	ldr	r3, [r7, #28]
 801bf9a:	691b      	ldr	r3, [r3, #16]
 801bf9c:	617b      	str	r3, [r7, #20]
    dest = &dest_addr;
 801bf9e:	f107 0314 	add.w	r3, r7, #20
 801bfa2:	607b      	str	r3, [r7, #4]
  }
#endif /* LWIP_MULTICAST_TX_OPTIONS */
#endif /* ENABLE_LOOPBACK */
#if IP_FRAG
  /* don't fragment if interface has mtu set to 0 [loopif] */
  if (netif->mtu && (p->tot_len > netif->mtu)) {
 801bfa4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801bfa6:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 801bfa8:	2b00      	cmp	r3, #0
 801bfaa:	d00c      	beq.n	801bfc6 <ip4_output_if_src+0x12e>
 801bfac:	68fb      	ldr	r3, [r7, #12]
 801bfae:	891a      	ldrh	r2, [r3, #8]
 801bfb0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801bfb2:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 801bfb4:	429a      	cmp	r2, r3
 801bfb6:	d906      	bls.n	801bfc6 <ip4_output_if_src+0x12e>
    return ip4_frag(p, netif, dest);
 801bfb8:	687a      	ldr	r2, [r7, #4]
 801bfba:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 801bfbc:	68f8      	ldr	r0, [r7, #12]
 801bfbe:	f000 fd53 	bl	801ca68 <ip4_frag>
 801bfc2:	4603      	mov	r3, r0
 801bfc4:	e006      	b.n	801bfd4 <ip4_output_if_src+0x13c>
  }
#endif /* IP_FRAG */

  LWIP_DEBUGF(IP_DEBUG, ("ip4_output_if: call netif->output()\n"));
  return netif->output(netif, p, dest);
 801bfc6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801bfc8:	695b      	ldr	r3, [r3, #20]
 801bfca:	687a      	ldr	r2, [r7, #4]
 801bfcc:	68f9      	ldr	r1, [r7, #12]
 801bfce:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801bfd0:	4798      	blx	r3
 801bfd2:	4603      	mov	r3, r0
}
 801bfd4:	4618      	mov	r0, r3
 801bfd6:	3720      	adds	r7, #32
 801bfd8:	46bd      	mov	sp, r7
 801bfda:	bd80      	pop	{r7, pc}
 801bfdc:	08022640 	.word	0x08022640
 801bfe0:	08022674 	.word	0x08022674
 801bfe4:	08022680 	.word	0x08022680
 801bfe8:	080226a8 	.word	0x080226a8
 801bfec:	2000e642 	.word	0x2000e642
 801bff0:	08034b58 	.word	0x08034b58

0801bff4 <ip4_addr_isbroadcast_u32>:
 * @param netif the network interface against which the address is checked
 * @return returns non-zero if the address is a broadcast address
 */
u8_t
ip4_addr_isbroadcast_u32(u32_t addr, const struct netif *netif)
{
 801bff4:	b480      	push	{r7}
 801bff6:	b085      	sub	sp, #20
 801bff8:	af00      	add	r7, sp, #0
 801bffa:	6078      	str	r0, [r7, #4]
 801bffc:	6039      	str	r1, [r7, #0]
  ip4_addr_t ipaddr;
  ip4_addr_set_u32(&ipaddr, addr);
 801bffe:	687b      	ldr	r3, [r7, #4]
 801c000:	60fb      	str	r3, [r7, #12]

  /* all ones (broadcast) or all zeroes (old skool broadcast) */
  if ((~addr == IPADDR_ANY) ||
 801c002:	687b      	ldr	r3, [r7, #4]
 801c004:	f1b3 3fff 	cmp.w	r3, #4294967295
 801c008:	d002      	beq.n	801c010 <ip4_addr_isbroadcast_u32+0x1c>
 801c00a:	687b      	ldr	r3, [r7, #4]
 801c00c:	2b00      	cmp	r3, #0
 801c00e:	d101      	bne.n	801c014 <ip4_addr_isbroadcast_u32+0x20>
      (addr == IPADDR_ANY)) {
    return 1;
 801c010:	2301      	movs	r3, #1
 801c012:	e02a      	b.n	801c06a <ip4_addr_isbroadcast_u32+0x76>
    /* no broadcast support on this network interface? */
  } else if ((netif->flags & NETIF_FLAG_BROADCAST) == 0) {
 801c014:	683b      	ldr	r3, [r7, #0]
 801c016:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801c01a:	f003 0302 	and.w	r3, r3, #2
 801c01e:	2b00      	cmp	r3, #0
 801c020:	d101      	bne.n	801c026 <ip4_addr_isbroadcast_u32+0x32>
    /* the given address cannot be a broadcast address
     * nor can we check against any broadcast addresses */
    return 0;
 801c022:	2300      	movs	r3, #0
 801c024:	e021      	b.n	801c06a <ip4_addr_isbroadcast_u32+0x76>
    /* address matches network interface address exactly? => no broadcast */
  } else if (addr == ip4_addr_get_u32(netif_ip4_addr(netif))) {
 801c026:	683b      	ldr	r3, [r7, #0]
 801c028:	3304      	adds	r3, #4
 801c02a:	681b      	ldr	r3, [r3, #0]
 801c02c:	687a      	ldr	r2, [r7, #4]
 801c02e:	429a      	cmp	r2, r3
 801c030:	d101      	bne.n	801c036 <ip4_addr_isbroadcast_u32+0x42>
    return 0;
 801c032:	2300      	movs	r3, #0
 801c034:	e019      	b.n	801c06a <ip4_addr_isbroadcast_u32+0x76>
    /*  on the same (sub) network... */
  } else if (ip4_addr_netcmp(&ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif))
 801c036:	68fa      	ldr	r2, [r7, #12]
 801c038:	683b      	ldr	r3, [r7, #0]
 801c03a:	3304      	adds	r3, #4
 801c03c:	681b      	ldr	r3, [r3, #0]
 801c03e:	405a      	eors	r2, r3
 801c040:	683b      	ldr	r3, [r7, #0]
 801c042:	3308      	adds	r3, #8
 801c044:	681b      	ldr	r3, [r3, #0]
 801c046:	4013      	ands	r3, r2
 801c048:	2b00      	cmp	r3, #0
 801c04a:	d10d      	bne.n	801c068 <ip4_addr_isbroadcast_u32+0x74>
             /* ...and host identifier bits are all ones? =>... */
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 801c04c:	683b      	ldr	r3, [r7, #0]
 801c04e:	3308      	adds	r3, #8
 801c050:	681b      	ldr	r3, [r3, #0]
 801c052:	43da      	mvns	r2, r3
 801c054:	687b      	ldr	r3, [r7, #4]
 801c056:	401a      	ands	r2, r3
                 (IPADDR_BROADCAST & ~ip4_addr_get_u32(netif_ip4_netmask(netif))))) {
 801c058:	683b      	ldr	r3, [r7, #0]
 801c05a:	3308      	adds	r3, #8
 801c05c:	681b      	ldr	r3, [r3, #0]
 801c05e:	43db      	mvns	r3, r3
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 801c060:	429a      	cmp	r2, r3
 801c062:	d101      	bne.n	801c068 <ip4_addr_isbroadcast_u32+0x74>
    /* => network broadcast address */
    return 1;
 801c064:	2301      	movs	r3, #1
 801c066:	e000      	b.n	801c06a <ip4_addr_isbroadcast_u32+0x76>
  } else {
    return 0;
 801c068:	2300      	movs	r3, #0
  }
}
 801c06a:	4618      	mov	r0, r3
 801c06c:	3714      	adds	r7, #20
 801c06e:	46bd      	mov	sp, r7
 801c070:	f85d 7b04 	ldr.w	r7, [sp], #4
 801c074:	4770      	bx	lr
	...

0801c078 <ip_reass_tmr>:
 *
 * Should be called every 1000 msec (defined by IP_TMR_INTERVAL).
 */
void
ip_reass_tmr(void)
{
 801c078:	b580      	push	{r7, lr}
 801c07a:	b084      	sub	sp, #16
 801c07c:	af00      	add	r7, sp, #0
  struct ip_reassdata *r, *prev = NULL;
 801c07e:	2300      	movs	r3, #0
 801c080:	60bb      	str	r3, [r7, #8]

  r = reassdatagrams;
 801c082:	4b12      	ldr	r3, [pc, #72]	@ (801c0cc <ip_reass_tmr+0x54>)
 801c084:	681b      	ldr	r3, [r3, #0]
 801c086:	60fb      	str	r3, [r7, #12]
  while (r != NULL) {
 801c088:	e018      	b.n	801c0bc <ip_reass_tmr+0x44>
    /* Decrement the timer. Once it reaches 0,
     * clean up the incomplete fragment assembly */
    if (r->timer > 0) {
 801c08a:	68fb      	ldr	r3, [r7, #12]
 801c08c:	7fdb      	ldrb	r3, [r3, #31]
 801c08e:	2b00      	cmp	r3, #0
 801c090:	d00b      	beq.n	801c0aa <ip_reass_tmr+0x32>
      r->timer--;
 801c092:	68fb      	ldr	r3, [r7, #12]
 801c094:	7fdb      	ldrb	r3, [r3, #31]
 801c096:	3b01      	subs	r3, #1
 801c098:	b2da      	uxtb	r2, r3
 801c09a:	68fb      	ldr	r3, [r7, #12]
 801c09c:	77da      	strb	r2, [r3, #31]
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer dec %"U16_F"\n", (u16_t)r->timer));
      prev = r;
 801c09e:	68fb      	ldr	r3, [r7, #12]
 801c0a0:	60bb      	str	r3, [r7, #8]
      r = r->next;
 801c0a2:	68fb      	ldr	r3, [r7, #12]
 801c0a4:	681b      	ldr	r3, [r3, #0]
 801c0a6:	60fb      	str	r3, [r7, #12]
 801c0a8:	e008      	b.n	801c0bc <ip_reass_tmr+0x44>
    } else {
      /* reassembly timed out */
      struct ip_reassdata *tmp;
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer timed out\n"));
      tmp = r;
 801c0aa:	68fb      	ldr	r3, [r7, #12]
 801c0ac:	607b      	str	r3, [r7, #4]
      /* get the next pointer before freeing */
      r = r->next;
 801c0ae:	68fb      	ldr	r3, [r7, #12]
 801c0b0:	681b      	ldr	r3, [r3, #0]
 801c0b2:	60fb      	str	r3, [r7, #12]
      /* free the helper struct and all enqueued pbufs */
      ip_reass_free_complete_datagram(tmp, prev);
 801c0b4:	68b9      	ldr	r1, [r7, #8]
 801c0b6:	6878      	ldr	r0, [r7, #4]
 801c0b8:	f000 f80a 	bl	801c0d0 <ip_reass_free_complete_datagram>
  while (r != NULL) {
 801c0bc:	68fb      	ldr	r3, [r7, #12]
 801c0be:	2b00      	cmp	r3, #0
 801c0c0:	d1e3      	bne.n	801c08a <ip_reass_tmr+0x12>
    }
  }
}
 801c0c2:	bf00      	nop
 801c0c4:	bf00      	nop
 801c0c6:	3710      	adds	r7, #16
 801c0c8:	46bd      	mov	sp, r7
 801c0ca:	bd80      	pop	{r7, pc}
 801c0cc:	2000e644 	.word	0x2000e644

0801c0d0 <ip_reass_free_complete_datagram>:
 * @param prev the previous datagram in the linked list
 * @return the number of pbufs freed
 */
static int
ip_reass_free_complete_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 801c0d0:	b580      	push	{r7, lr}
 801c0d2:	b088      	sub	sp, #32
 801c0d4:	af00      	add	r7, sp, #0
 801c0d6:	6078      	str	r0, [r7, #4]
 801c0d8:	6039      	str	r1, [r7, #0]
  u16_t pbufs_freed = 0;
 801c0da:	2300      	movs	r3, #0
 801c0dc:	83fb      	strh	r3, [r7, #30]
  u16_t clen;
  struct pbuf *p;
  struct ip_reass_helper *iprh;

  LWIP_ASSERT("prev != ipr", prev != ipr);
 801c0de:	683a      	ldr	r2, [r7, #0]
 801c0e0:	687b      	ldr	r3, [r7, #4]
 801c0e2:	429a      	cmp	r2, r3
 801c0e4:	d105      	bne.n	801c0f2 <ip_reass_free_complete_datagram+0x22>
 801c0e6:	4b45      	ldr	r3, [pc, #276]	@ (801c1fc <ip_reass_free_complete_datagram+0x12c>)
 801c0e8:	22ab      	movs	r2, #171	@ 0xab
 801c0ea:	4945      	ldr	r1, [pc, #276]	@ (801c200 <ip_reass_free_complete_datagram+0x130>)
 801c0ec:	4845      	ldr	r0, [pc, #276]	@ (801c204 <ip_reass_free_complete_datagram+0x134>)
 801c0ee:	f002 f80d 	bl	801e10c <iprintf>
  if (prev != NULL) {
 801c0f2:	683b      	ldr	r3, [r7, #0]
 801c0f4:	2b00      	cmp	r3, #0
 801c0f6:	d00a      	beq.n	801c10e <ip_reass_free_complete_datagram+0x3e>
    LWIP_ASSERT("prev->next == ipr", prev->next == ipr);
 801c0f8:	683b      	ldr	r3, [r7, #0]
 801c0fa:	681b      	ldr	r3, [r3, #0]
 801c0fc:	687a      	ldr	r2, [r7, #4]
 801c0fe:	429a      	cmp	r2, r3
 801c100:	d005      	beq.n	801c10e <ip_reass_free_complete_datagram+0x3e>
 801c102:	4b3e      	ldr	r3, [pc, #248]	@ (801c1fc <ip_reass_free_complete_datagram+0x12c>)
 801c104:	22ad      	movs	r2, #173	@ 0xad
 801c106:	4940      	ldr	r1, [pc, #256]	@ (801c208 <ip_reass_free_complete_datagram+0x138>)
 801c108:	483e      	ldr	r0, [pc, #248]	@ (801c204 <ip_reass_free_complete_datagram+0x134>)
 801c10a:	f001 ffff 	bl	801e10c <iprintf>
  }

  MIB2_STATS_INC(mib2.ipreasmfails);
#if LWIP_ICMP
  iprh = (struct ip_reass_helper *)ipr->p->payload;
 801c10e:	687b      	ldr	r3, [r7, #4]
 801c110:	685b      	ldr	r3, [r3, #4]
 801c112:	685b      	ldr	r3, [r3, #4]
 801c114:	617b      	str	r3, [r7, #20]
  if (iprh->start == 0) {
 801c116:	697b      	ldr	r3, [r7, #20]
 801c118:	889b      	ldrh	r3, [r3, #4]
 801c11a:	b29b      	uxth	r3, r3
 801c11c:	2b00      	cmp	r3, #0
 801c11e:	d12a      	bne.n	801c176 <ip_reass_free_complete_datagram+0xa6>
    /* The first fragment was received, send ICMP time exceeded. */
    /* First, de-queue the first pbuf from r->p. */
    p = ipr->p;
 801c120:	687b      	ldr	r3, [r7, #4]
 801c122:	685b      	ldr	r3, [r3, #4]
 801c124:	61bb      	str	r3, [r7, #24]
    ipr->p = iprh->next_pbuf;
 801c126:	697b      	ldr	r3, [r7, #20]
 801c128:	681a      	ldr	r2, [r3, #0]
 801c12a:	687b      	ldr	r3, [r7, #4]
 801c12c:	605a      	str	r2, [r3, #4]
    /* Then, copy the original header into it. */
    SMEMCPY(p->payload, &ipr->iphdr, IP_HLEN);
 801c12e:	69bb      	ldr	r3, [r7, #24]
 801c130:	6858      	ldr	r0, [r3, #4]
 801c132:	687b      	ldr	r3, [r7, #4]
 801c134:	3308      	adds	r3, #8
 801c136:	2214      	movs	r2, #20
 801c138:	4619      	mov	r1, r3
 801c13a:	f002 f97e 	bl	801e43a <memcpy>
    icmp_time_exceeded(p, ICMP_TE_FRAG);
 801c13e:	2101      	movs	r1, #1
 801c140:	69b8      	ldr	r0, [r7, #24]
 801c142:	f7ff fc47 	bl	801b9d4 <icmp_time_exceeded>
    clen = pbuf_clen(p);
 801c146:	69b8      	ldr	r0, [r7, #24]
 801c148:	f7f7 fcdc 	bl	8013b04 <pbuf_clen>
 801c14c:	4603      	mov	r3, r0
 801c14e:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 801c150:	8bfa      	ldrh	r2, [r7, #30]
 801c152:	8a7b      	ldrh	r3, [r7, #18]
 801c154:	4413      	add	r3, r2
 801c156:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801c15a:	db05      	blt.n	801c168 <ip_reass_free_complete_datagram+0x98>
 801c15c:	4b27      	ldr	r3, [pc, #156]	@ (801c1fc <ip_reass_free_complete_datagram+0x12c>)
 801c15e:	22bc      	movs	r2, #188	@ 0xbc
 801c160:	492a      	ldr	r1, [pc, #168]	@ (801c20c <ip_reass_free_complete_datagram+0x13c>)
 801c162:	4828      	ldr	r0, [pc, #160]	@ (801c204 <ip_reass_free_complete_datagram+0x134>)
 801c164:	f001 ffd2 	bl	801e10c <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 801c168:	8bfa      	ldrh	r2, [r7, #30]
 801c16a:	8a7b      	ldrh	r3, [r7, #18]
 801c16c:	4413      	add	r3, r2
 801c16e:	83fb      	strh	r3, [r7, #30]
    pbuf_free(p);
 801c170:	69b8      	ldr	r0, [r7, #24]
 801c172:	f7f7 fc39 	bl	80139e8 <pbuf_free>
  }
#endif /* LWIP_ICMP */

  /* First, free all received pbufs.  The individual pbufs need to be released
     separately as they have not yet been chained */
  p = ipr->p;
 801c176:	687b      	ldr	r3, [r7, #4]
 801c178:	685b      	ldr	r3, [r3, #4]
 801c17a:	61bb      	str	r3, [r7, #24]
  while (p != NULL) {
 801c17c:	e01f      	b.n	801c1be <ip_reass_free_complete_datagram+0xee>
    struct pbuf *pcur;
    iprh = (struct ip_reass_helper *)p->payload;
 801c17e:	69bb      	ldr	r3, [r7, #24]
 801c180:	685b      	ldr	r3, [r3, #4]
 801c182:	617b      	str	r3, [r7, #20]
    pcur = p;
 801c184:	69bb      	ldr	r3, [r7, #24]
 801c186:	60fb      	str	r3, [r7, #12]
    /* get the next pointer before freeing */
    p = iprh->next_pbuf;
 801c188:	697b      	ldr	r3, [r7, #20]
 801c18a:	681b      	ldr	r3, [r3, #0]
 801c18c:	61bb      	str	r3, [r7, #24]
    clen = pbuf_clen(pcur);
 801c18e:	68f8      	ldr	r0, [r7, #12]
 801c190:	f7f7 fcb8 	bl	8013b04 <pbuf_clen>
 801c194:	4603      	mov	r3, r0
 801c196:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 801c198:	8bfa      	ldrh	r2, [r7, #30]
 801c19a:	8a7b      	ldrh	r3, [r7, #18]
 801c19c:	4413      	add	r3, r2
 801c19e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801c1a2:	db05      	blt.n	801c1b0 <ip_reass_free_complete_datagram+0xe0>
 801c1a4:	4b15      	ldr	r3, [pc, #84]	@ (801c1fc <ip_reass_free_complete_datagram+0x12c>)
 801c1a6:	22cc      	movs	r2, #204	@ 0xcc
 801c1a8:	4918      	ldr	r1, [pc, #96]	@ (801c20c <ip_reass_free_complete_datagram+0x13c>)
 801c1aa:	4816      	ldr	r0, [pc, #88]	@ (801c204 <ip_reass_free_complete_datagram+0x134>)
 801c1ac:	f001 ffae 	bl	801e10c <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 801c1b0:	8bfa      	ldrh	r2, [r7, #30]
 801c1b2:	8a7b      	ldrh	r3, [r7, #18]
 801c1b4:	4413      	add	r3, r2
 801c1b6:	83fb      	strh	r3, [r7, #30]
    pbuf_free(pcur);
 801c1b8:	68f8      	ldr	r0, [r7, #12]
 801c1ba:	f7f7 fc15 	bl	80139e8 <pbuf_free>
  while (p != NULL) {
 801c1be:	69bb      	ldr	r3, [r7, #24]
 801c1c0:	2b00      	cmp	r3, #0
 801c1c2:	d1dc      	bne.n	801c17e <ip_reass_free_complete_datagram+0xae>
  }
  /* Then, unchain the struct ip_reassdata from the list and free it. */
  ip_reass_dequeue_datagram(ipr, prev);
 801c1c4:	6839      	ldr	r1, [r7, #0]
 801c1c6:	6878      	ldr	r0, [r7, #4]
 801c1c8:	f000 f8c2 	bl	801c350 <ip_reass_dequeue_datagram>
  LWIP_ASSERT("ip_reass_pbufcount >= pbufs_freed", ip_reass_pbufcount >= pbufs_freed);
 801c1cc:	4b10      	ldr	r3, [pc, #64]	@ (801c210 <ip_reass_free_complete_datagram+0x140>)
 801c1ce:	881b      	ldrh	r3, [r3, #0]
 801c1d0:	8bfa      	ldrh	r2, [r7, #30]
 801c1d2:	429a      	cmp	r2, r3
 801c1d4:	d905      	bls.n	801c1e2 <ip_reass_free_complete_datagram+0x112>
 801c1d6:	4b09      	ldr	r3, [pc, #36]	@ (801c1fc <ip_reass_free_complete_datagram+0x12c>)
 801c1d8:	22d2      	movs	r2, #210	@ 0xd2
 801c1da:	490e      	ldr	r1, [pc, #56]	@ (801c214 <ip_reass_free_complete_datagram+0x144>)
 801c1dc:	4809      	ldr	r0, [pc, #36]	@ (801c204 <ip_reass_free_complete_datagram+0x134>)
 801c1de:	f001 ff95 	bl	801e10c <iprintf>
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - pbufs_freed);
 801c1e2:	4b0b      	ldr	r3, [pc, #44]	@ (801c210 <ip_reass_free_complete_datagram+0x140>)
 801c1e4:	881a      	ldrh	r2, [r3, #0]
 801c1e6:	8bfb      	ldrh	r3, [r7, #30]
 801c1e8:	1ad3      	subs	r3, r2, r3
 801c1ea:	b29a      	uxth	r2, r3
 801c1ec:	4b08      	ldr	r3, [pc, #32]	@ (801c210 <ip_reass_free_complete_datagram+0x140>)
 801c1ee:	801a      	strh	r2, [r3, #0]

  return pbufs_freed;
 801c1f0:	8bfb      	ldrh	r3, [r7, #30]
}
 801c1f2:	4618      	mov	r0, r3
 801c1f4:	3720      	adds	r7, #32
 801c1f6:	46bd      	mov	sp, r7
 801c1f8:	bd80      	pop	{r7, pc}
 801c1fa:	bf00      	nop
 801c1fc:	080226d8 	.word	0x080226d8
 801c200:	08022714 	.word	0x08022714
 801c204:	08022720 	.word	0x08022720
 801c208:	08022748 	.word	0x08022748
 801c20c:	0802275c 	.word	0x0802275c
 801c210:	2000e648 	.word	0x2000e648
 801c214:	0802277c 	.word	0x0802277c

0801c218 <ip_reass_remove_oldest_datagram>:
 *        (used for freeing other datagrams if not enough space)
 * @return the number of pbufs freed
 */
static int
ip_reass_remove_oldest_datagram(struct ip_hdr *fraghdr, int pbufs_needed)
{
 801c218:	b580      	push	{r7, lr}
 801c21a:	b08a      	sub	sp, #40	@ 0x28
 801c21c:	af00      	add	r7, sp, #0
 801c21e:	6078      	str	r0, [r7, #4]
 801c220:	6039      	str	r1, [r7, #0]
  /* @todo Can't we simply remove the last datagram in the
   *       linked list behind reassdatagrams?
   */
  struct ip_reassdata *r, *oldest, *prev, *oldest_prev;
  int pbufs_freed = 0, pbufs_freed_current;
 801c222:	2300      	movs	r3, #0
 801c224:	617b      	str	r3, [r7, #20]
  int other_datagrams;

  /* Free datagrams until being allowed to enqueue 'pbufs_needed' pbufs,
   * but don't free the datagram that 'fraghdr' belongs to! */
  do {
    oldest = NULL;
 801c226:	2300      	movs	r3, #0
 801c228:	623b      	str	r3, [r7, #32]
    prev = NULL;
 801c22a:	2300      	movs	r3, #0
 801c22c:	61fb      	str	r3, [r7, #28]
    oldest_prev = NULL;
 801c22e:	2300      	movs	r3, #0
 801c230:	61bb      	str	r3, [r7, #24]
    other_datagrams = 0;
 801c232:	2300      	movs	r3, #0
 801c234:	613b      	str	r3, [r7, #16]
    r = reassdatagrams;
 801c236:	4b28      	ldr	r3, [pc, #160]	@ (801c2d8 <ip_reass_remove_oldest_datagram+0xc0>)
 801c238:	681b      	ldr	r3, [r3, #0]
 801c23a:	627b      	str	r3, [r7, #36]	@ 0x24
    while (r != NULL) {
 801c23c:	e030      	b.n	801c2a0 <ip_reass_remove_oldest_datagram+0x88>
      if (!IP_ADDRESSES_AND_ID_MATCH(&r->iphdr, fraghdr)) {
 801c23e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c240:	695a      	ldr	r2, [r3, #20]
 801c242:	687b      	ldr	r3, [r7, #4]
 801c244:	68db      	ldr	r3, [r3, #12]
 801c246:	429a      	cmp	r2, r3
 801c248:	d10c      	bne.n	801c264 <ip_reass_remove_oldest_datagram+0x4c>
 801c24a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c24c:	699a      	ldr	r2, [r3, #24]
 801c24e:	687b      	ldr	r3, [r7, #4]
 801c250:	691b      	ldr	r3, [r3, #16]
 801c252:	429a      	cmp	r2, r3
 801c254:	d106      	bne.n	801c264 <ip_reass_remove_oldest_datagram+0x4c>
 801c256:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c258:	899a      	ldrh	r2, [r3, #12]
 801c25a:	687b      	ldr	r3, [r7, #4]
 801c25c:	889b      	ldrh	r3, [r3, #4]
 801c25e:	b29b      	uxth	r3, r3
 801c260:	429a      	cmp	r2, r3
 801c262:	d014      	beq.n	801c28e <ip_reass_remove_oldest_datagram+0x76>
        /* Not the same datagram as fraghdr */
        other_datagrams++;
 801c264:	693b      	ldr	r3, [r7, #16]
 801c266:	3301      	adds	r3, #1
 801c268:	613b      	str	r3, [r7, #16]
        if (oldest == NULL) {
 801c26a:	6a3b      	ldr	r3, [r7, #32]
 801c26c:	2b00      	cmp	r3, #0
 801c26e:	d104      	bne.n	801c27a <ip_reass_remove_oldest_datagram+0x62>
          oldest = r;
 801c270:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c272:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 801c274:	69fb      	ldr	r3, [r7, #28]
 801c276:	61bb      	str	r3, [r7, #24]
 801c278:	e009      	b.n	801c28e <ip_reass_remove_oldest_datagram+0x76>
        } else if (r->timer <= oldest->timer) {
 801c27a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c27c:	7fda      	ldrb	r2, [r3, #31]
 801c27e:	6a3b      	ldr	r3, [r7, #32]
 801c280:	7fdb      	ldrb	r3, [r3, #31]
 801c282:	429a      	cmp	r2, r3
 801c284:	d803      	bhi.n	801c28e <ip_reass_remove_oldest_datagram+0x76>
          /* older than the previous oldest */
          oldest = r;
 801c286:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c288:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 801c28a:	69fb      	ldr	r3, [r7, #28]
 801c28c:	61bb      	str	r3, [r7, #24]
        }
      }
      if (r->next != NULL) {
 801c28e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c290:	681b      	ldr	r3, [r3, #0]
 801c292:	2b00      	cmp	r3, #0
 801c294:	d001      	beq.n	801c29a <ip_reass_remove_oldest_datagram+0x82>
        prev = r;
 801c296:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c298:	61fb      	str	r3, [r7, #28]
      }
      r = r->next;
 801c29a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c29c:	681b      	ldr	r3, [r3, #0]
 801c29e:	627b      	str	r3, [r7, #36]	@ 0x24
    while (r != NULL) {
 801c2a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c2a2:	2b00      	cmp	r3, #0
 801c2a4:	d1cb      	bne.n	801c23e <ip_reass_remove_oldest_datagram+0x26>
    }
    if (oldest != NULL) {
 801c2a6:	6a3b      	ldr	r3, [r7, #32]
 801c2a8:	2b00      	cmp	r3, #0
 801c2aa:	d008      	beq.n	801c2be <ip_reass_remove_oldest_datagram+0xa6>
      pbufs_freed_current = ip_reass_free_complete_datagram(oldest, oldest_prev);
 801c2ac:	69b9      	ldr	r1, [r7, #24]
 801c2ae:	6a38      	ldr	r0, [r7, #32]
 801c2b0:	f7ff ff0e 	bl	801c0d0 <ip_reass_free_complete_datagram>
 801c2b4:	60f8      	str	r0, [r7, #12]
      pbufs_freed += pbufs_freed_current;
 801c2b6:	697a      	ldr	r2, [r7, #20]
 801c2b8:	68fb      	ldr	r3, [r7, #12]
 801c2ba:	4413      	add	r3, r2
 801c2bc:	617b      	str	r3, [r7, #20]
    }
  } while ((pbufs_freed < pbufs_needed) && (other_datagrams > 1));
 801c2be:	697a      	ldr	r2, [r7, #20]
 801c2c0:	683b      	ldr	r3, [r7, #0]
 801c2c2:	429a      	cmp	r2, r3
 801c2c4:	da02      	bge.n	801c2cc <ip_reass_remove_oldest_datagram+0xb4>
 801c2c6:	693b      	ldr	r3, [r7, #16]
 801c2c8:	2b01      	cmp	r3, #1
 801c2ca:	dcac      	bgt.n	801c226 <ip_reass_remove_oldest_datagram+0xe>
  return pbufs_freed;
 801c2cc:	697b      	ldr	r3, [r7, #20]
}
 801c2ce:	4618      	mov	r0, r3
 801c2d0:	3728      	adds	r7, #40	@ 0x28
 801c2d2:	46bd      	mov	sp, r7
 801c2d4:	bd80      	pop	{r7, pc}
 801c2d6:	bf00      	nop
 801c2d8:	2000e644 	.word	0x2000e644

0801c2dc <ip_reass_enqueue_new_datagram>:
 * @param clen number of pbufs needed to enqueue (used for freeing other datagrams if not enough space)
 * @return A pointer to the queue location into which the fragment was enqueued
 */
static struct ip_reassdata *
ip_reass_enqueue_new_datagram(struct ip_hdr *fraghdr, int clen)
{
 801c2dc:	b580      	push	{r7, lr}
 801c2de:	b084      	sub	sp, #16
 801c2e0:	af00      	add	r7, sp, #0
 801c2e2:	6078      	str	r0, [r7, #4]
 801c2e4:	6039      	str	r1, [r7, #0]
#if ! IP_REASS_FREE_OLDEST
  LWIP_UNUSED_ARG(clen);
#endif

  /* No matching previous fragment found, allocate a new reassdata struct */
  ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 801c2e6:	2004      	movs	r0, #4
 801c2e8:	f7f6 fc64 	bl	8012bb4 <memp_malloc>
 801c2ec:	60f8      	str	r0, [r7, #12]
  if (ipr == NULL) {
 801c2ee:	68fb      	ldr	r3, [r7, #12]
 801c2f0:	2b00      	cmp	r3, #0
 801c2f2:	d110      	bne.n	801c316 <ip_reass_enqueue_new_datagram+0x3a>
#if IP_REASS_FREE_OLDEST
    if (ip_reass_remove_oldest_datagram(fraghdr, clen) >= clen) {
 801c2f4:	6839      	ldr	r1, [r7, #0]
 801c2f6:	6878      	ldr	r0, [r7, #4]
 801c2f8:	f7ff ff8e 	bl	801c218 <ip_reass_remove_oldest_datagram>
 801c2fc:	4602      	mov	r2, r0
 801c2fe:	683b      	ldr	r3, [r7, #0]
 801c300:	4293      	cmp	r3, r2
 801c302:	dc03      	bgt.n	801c30c <ip_reass_enqueue_new_datagram+0x30>
      ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 801c304:	2004      	movs	r0, #4
 801c306:	f7f6 fc55 	bl	8012bb4 <memp_malloc>
 801c30a:	60f8      	str	r0, [r7, #12]
    }
    if (ipr == NULL)
 801c30c:	68fb      	ldr	r3, [r7, #12]
 801c30e:	2b00      	cmp	r3, #0
 801c310:	d101      	bne.n	801c316 <ip_reass_enqueue_new_datagram+0x3a>
#endif /* IP_REASS_FREE_OLDEST */
    {
      IPFRAG_STATS_INC(ip_frag.memerr);
      LWIP_DEBUGF(IP_REASS_DEBUG, ("Failed to alloc reassdata struct\n"));
      return NULL;
 801c312:	2300      	movs	r3, #0
 801c314:	e016      	b.n	801c344 <ip_reass_enqueue_new_datagram+0x68>
    }
  }
  memset(ipr, 0, sizeof(struct ip_reassdata));
 801c316:	2220      	movs	r2, #32
 801c318:	2100      	movs	r1, #0
 801c31a:	68f8      	ldr	r0, [r7, #12]
 801c31c:	f001 ff97 	bl	801e24e <memset>
  ipr->timer = IP_REASS_MAXAGE;
 801c320:	68fb      	ldr	r3, [r7, #12]
 801c322:	220f      	movs	r2, #15
 801c324:	77da      	strb	r2, [r3, #31]

  /* enqueue the new structure to the front of the list */
  ipr->next = reassdatagrams;
 801c326:	4b09      	ldr	r3, [pc, #36]	@ (801c34c <ip_reass_enqueue_new_datagram+0x70>)
 801c328:	681a      	ldr	r2, [r3, #0]
 801c32a:	68fb      	ldr	r3, [r7, #12]
 801c32c:	601a      	str	r2, [r3, #0]
  reassdatagrams = ipr;
 801c32e:	4a07      	ldr	r2, [pc, #28]	@ (801c34c <ip_reass_enqueue_new_datagram+0x70>)
 801c330:	68fb      	ldr	r3, [r7, #12]
 801c332:	6013      	str	r3, [r2, #0]
  /* copy the ip header for later tests and input */
  /* @todo: no ip options supported? */
  SMEMCPY(&(ipr->iphdr), fraghdr, IP_HLEN);
 801c334:	68fb      	ldr	r3, [r7, #12]
 801c336:	3308      	adds	r3, #8
 801c338:	2214      	movs	r2, #20
 801c33a:	6879      	ldr	r1, [r7, #4]
 801c33c:	4618      	mov	r0, r3
 801c33e:	f002 f87c 	bl	801e43a <memcpy>
  return ipr;
 801c342:	68fb      	ldr	r3, [r7, #12]
}
 801c344:	4618      	mov	r0, r3
 801c346:	3710      	adds	r7, #16
 801c348:	46bd      	mov	sp, r7
 801c34a:	bd80      	pop	{r7, pc}
 801c34c:	2000e644 	.word	0x2000e644

0801c350 <ip_reass_dequeue_datagram>:
 * Dequeues a datagram from the datagram queue. Doesn't deallocate the pbufs.
 * @param ipr points to the queue entry to dequeue
 */
static void
ip_reass_dequeue_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 801c350:	b580      	push	{r7, lr}
 801c352:	b082      	sub	sp, #8
 801c354:	af00      	add	r7, sp, #0
 801c356:	6078      	str	r0, [r7, #4]
 801c358:	6039      	str	r1, [r7, #0]
  /* dequeue the reass struct  */
  if (reassdatagrams == ipr) {
 801c35a:	4b10      	ldr	r3, [pc, #64]	@ (801c39c <ip_reass_dequeue_datagram+0x4c>)
 801c35c:	681b      	ldr	r3, [r3, #0]
 801c35e:	687a      	ldr	r2, [r7, #4]
 801c360:	429a      	cmp	r2, r3
 801c362:	d104      	bne.n	801c36e <ip_reass_dequeue_datagram+0x1e>
    /* it was the first in the list */
    reassdatagrams = ipr->next;
 801c364:	687b      	ldr	r3, [r7, #4]
 801c366:	681b      	ldr	r3, [r3, #0]
 801c368:	4a0c      	ldr	r2, [pc, #48]	@ (801c39c <ip_reass_dequeue_datagram+0x4c>)
 801c36a:	6013      	str	r3, [r2, #0]
 801c36c:	e00d      	b.n	801c38a <ip_reass_dequeue_datagram+0x3a>
  } else {
    /* it wasn't the first, so it must have a valid 'prev' */
    LWIP_ASSERT("sanity check linked list", prev != NULL);
 801c36e:	683b      	ldr	r3, [r7, #0]
 801c370:	2b00      	cmp	r3, #0
 801c372:	d106      	bne.n	801c382 <ip_reass_dequeue_datagram+0x32>
 801c374:	4b0a      	ldr	r3, [pc, #40]	@ (801c3a0 <ip_reass_dequeue_datagram+0x50>)
 801c376:	f240 1245 	movw	r2, #325	@ 0x145
 801c37a:	490a      	ldr	r1, [pc, #40]	@ (801c3a4 <ip_reass_dequeue_datagram+0x54>)
 801c37c:	480a      	ldr	r0, [pc, #40]	@ (801c3a8 <ip_reass_dequeue_datagram+0x58>)
 801c37e:	f001 fec5 	bl	801e10c <iprintf>
    prev->next = ipr->next;
 801c382:	687b      	ldr	r3, [r7, #4]
 801c384:	681a      	ldr	r2, [r3, #0]
 801c386:	683b      	ldr	r3, [r7, #0]
 801c388:	601a      	str	r2, [r3, #0]
  }

  /* now we can free the ip_reassdata struct */
  memp_free(MEMP_REASSDATA, ipr);
 801c38a:	6879      	ldr	r1, [r7, #4]
 801c38c:	2004      	movs	r0, #4
 801c38e:	f7f6 fc87 	bl	8012ca0 <memp_free>
}
 801c392:	bf00      	nop
 801c394:	3708      	adds	r7, #8
 801c396:	46bd      	mov	sp, r7
 801c398:	bd80      	pop	{r7, pc}
 801c39a:	bf00      	nop
 801c39c:	2000e644 	.word	0x2000e644
 801c3a0:	080226d8 	.word	0x080226d8
 801c3a4:	080227a0 	.word	0x080227a0
 801c3a8:	08022720 	.word	0x08022720

0801c3ac <ip_reass_chain_frag_into_datagram_and_validate>:
 * @param is_last is 1 if this pbuf has MF==0 (ipr->flags not updated yet)
 * @return see IP_REASS_VALIDATE_* defines
 */
static int
ip_reass_chain_frag_into_datagram_and_validate(struct ip_reassdata *ipr, struct pbuf *new_p, int is_last)
{
 801c3ac:	b580      	push	{r7, lr}
 801c3ae:	b08c      	sub	sp, #48	@ 0x30
 801c3b0:	af00      	add	r7, sp, #0
 801c3b2:	60f8      	str	r0, [r7, #12]
 801c3b4:	60b9      	str	r1, [r7, #8]
 801c3b6:	607a      	str	r2, [r7, #4]
  struct ip_reass_helper *iprh, *iprh_tmp, *iprh_prev = NULL;
 801c3b8:	2300      	movs	r3, #0
 801c3ba:	62bb      	str	r3, [r7, #40]	@ 0x28
  struct pbuf *q;
  u16_t offset, len;
  u8_t hlen;
  struct ip_hdr *fraghdr;
  int valid = 1;
 801c3bc:	2301      	movs	r3, #1
 801c3be:	623b      	str	r3, [r7, #32]

  /* Extract length and fragment offset from current fragment */
  fraghdr = (struct ip_hdr *)new_p->payload;
 801c3c0:	68bb      	ldr	r3, [r7, #8]
 801c3c2:	685b      	ldr	r3, [r3, #4]
 801c3c4:	61fb      	str	r3, [r7, #28]
  len = lwip_ntohs(IPH_LEN(fraghdr));
 801c3c6:	69fb      	ldr	r3, [r7, #28]
 801c3c8:	885b      	ldrh	r3, [r3, #2]
 801c3ca:	b29b      	uxth	r3, r3
 801c3cc:	4618      	mov	r0, r3
 801c3ce:	f7f5 ff1d 	bl	801220c <lwip_htons>
 801c3d2:	4603      	mov	r3, r0
 801c3d4:	837b      	strh	r3, [r7, #26]
  hlen = IPH_HL_BYTES(fraghdr);
 801c3d6:	69fb      	ldr	r3, [r7, #28]
 801c3d8:	781b      	ldrb	r3, [r3, #0]
 801c3da:	f003 030f 	and.w	r3, r3, #15
 801c3de:	b2db      	uxtb	r3, r3
 801c3e0:	009b      	lsls	r3, r3, #2
 801c3e2:	767b      	strb	r3, [r7, #25]
  if (hlen > len) {
 801c3e4:	7e7b      	ldrb	r3, [r7, #25]
 801c3e6:	b29b      	uxth	r3, r3
 801c3e8:	8b7a      	ldrh	r2, [r7, #26]
 801c3ea:	429a      	cmp	r2, r3
 801c3ec:	d202      	bcs.n	801c3f4 <ip_reass_chain_frag_into_datagram_and_validate+0x48>
    /* invalid datagram */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 801c3ee:	f04f 33ff 	mov.w	r3, #4294967295
 801c3f2:	e135      	b.n	801c660 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  len = (u16_t)(len - hlen);
 801c3f4:	7e7b      	ldrb	r3, [r7, #25]
 801c3f6:	b29b      	uxth	r3, r3
 801c3f8:	8b7a      	ldrh	r2, [r7, #26]
 801c3fa:	1ad3      	subs	r3, r2, r3
 801c3fc:	837b      	strh	r3, [r7, #26]
  offset = IPH_OFFSET_BYTES(fraghdr);
 801c3fe:	69fb      	ldr	r3, [r7, #28]
 801c400:	88db      	ldrh	r3, [r3, #6]
 801c402:	b29b      	uxth	r3, r3
 801c404:	4618      	mov	r0, r3
 801c406:	f7f5 ff01 	bl	801220c <lwip_htons>
 801c40a:	4603      	mov	r3, r0
 801c40c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801c410:	b29b      	uxth	r3, r3
 801c412:	00db      	lsls	r3, r3, #3
 801c414:	82fb      	strh	r3, [r7, #22]
  /* overwrite the fragment's ip header from the pbuf with our helper struct,
   * and setup the embedded helper structure. */
  /* make sure the struct ip_reass_helper fits into the IP header */
  LWIP_ASSERT("sizeof(struct ip_reass_helper) <= IP_HLEN",
              sizeof(struct ip_reass_helper) <= IP_HLEN);
  iprh = (struct ip_reass_helper *)new_p->payload;
 801c416:	68bb      	ldr	r3, [r7, #8]
 801c418:	685b      	ldr	r3, [r3, #4]
 801c41a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  iprh->next_pbuf = NULL;
 801c41c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c41e:	2200      	movs	r2, #0
 801c420:	701a      	strb	r2, [r3, #0]
 801c422:	2200      	movs	r2, #0
 801c424:	705a      	strb	r2, [r3, #1]
 801c426:	2200      	movs	r2, #0
 801c428:	709a      	strb	r2, [r3, #2]
 801c42a:	2200      	movs	r2, #0
 801c42c:	70da      	strb	r2, [r3, #3]
  iprh->start = offset;
 801c42e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c430:	8afa      	ldrh	r2, [r7, #22]
 801c432:	809a      	strh	r2, [r3, #4]
  iprh->end = (u16_t)(offset + len);
 801c434:	8afa      	ldrh	r2, [r7, #22]
 801c436:	8b7b      	ldrh	r3, [r7, #26]
 801c438:	4413      	add	r3, r2
 801c43a:	b29a      	uxth	r2, r3
 801c43c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c43e:	80da      	strh	r2, [r3, #6]
  if (iprh->end < offset) {
 801c440:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c442:	88db      	ldrh	r3, [r3, #6]
 801c444:	b29b      	uxth	r3, r3
 801c446:	8afa      	ldrh	r2, [r7, #22]
 801c448:	429a      	cmp	r2, r3
 801c44a:	d902      	bls.n	801c452 <ip_reass_chain_frag_into_datagram_and_validate+0xa6>
    /* u16_t overflow, cannot handle this */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 801c44c:	f04f 33ff 	mov.w	r3, #4294967295
 801c450:	e106      	b.n	801c660 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }

  /* Iterate through until we either get to the end of the list (append),
   * or we find one with a larger offset (insert). */
  for (q = ipr->p; q != NULL;) {
 801c452:	68fb      	ldr	r3, [r7, #12]
 801c454:	685b      	ldr	r3, [r3, #4]
 801c456:	627b      	str	r3, [r7, #36]	@ 0x24
 801c458:	e068      	b.n	801c52c <ip_reass_chain_frag_into_datagram_and_validate+0x180>
    iprh_tmp = (struct ip_reass_helper *)q->payload;
 801c45a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c45c:	685b      	ldr	r3, [r3, #4]
 801c45e:	613b      	str	r3, [r7, #16]
    if (iprh->start < iprh_tmp->start) {
 801c460:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c462:	889b      	ldrh	r3, [r3, #4]
 801c464:	b29a      	uxth	r2, r3
 801c466:	693b      	ldr	r3, [r7, #16]
 801c468:	889b      	ldrh	r3, [r3, #4]
 801c46a:	b29b      	uxth	r3, r3
 801c46c:	429a      	cmp	r2, r3
 801c46e:	d235      	bcs.n	801c4dc <ip_reass_chain_frag_into_datagram_and_validate+0x130>
      /* the new pbuf should be inserted before this */
      iprh->next_pbuf = q;
 801c470:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c472:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801c474:	601a      	str	r2, [r3, #0]
      if (iprh_prev != NULL) {
 801c476:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801c478:	2b00      	cmp	r3, #0
 801c47a:	d020      	beq.n	801c4be <ip_reass_chain_frag_into_datagram_and_validate+0x112>
        /* not the fragment with the lowest offset */
#if IP_REASS_CHECK_OVERLAP
        if ((iprh->start < iprh_prev->end) || (iprh->end > iprh_tmp->start)) {
 801c47c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c47e:	889b      	ldrh	r3, [r3, #4]
 801c480:	b29a      	uxth	r2, r3
 801c482:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801c484:	88db      	ldrh	r3, [r3, #6]
 801c486:	b29b      	uxth	r3, r3
 801c488:	429a      	cmp	r2, r3
 801c48a:	d307      	bcc.n	801c49c <ip_reass_chain_frag_into_datagram_and_validate+0xf0>
 801c48c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c48e:	88db      	ldrh	r3, [r3, #6]
 801c490:	b29a      	uxth	r2, r3
 801c492:	693b      	ldr	r3, [r7, #16]
 801c494:	889b      	ldrh	r3, [r3, #4]
 801c496:	b29b      	uxth	r3, r3
 801c498:	429a      	cmp	r2, r3
 801c49a:	d902      	bls.n	801c4a2 <ip_reass_chain_frag_into_datagram_and_validate+0xf6>
          /* fragment overlaps with previous or following, throw away */
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 801c49c:	f04f 33ff 	mov.w	r3, #4294967295
 801c4a0:	e0de      	b.n	801c660 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        iprh_prev->next_pbuf = new_p;
 801c4a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801c4a4:	68ba      	ldr	r2, [r7, #8]
 801c4a6:	601a      	str	r2, [r3, #0]
        if (iprh_prev->end != iprh->start) {
 801c4a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801c4aa:	88db      	ldrh	r3, [r3, #6]
 801c4ac:	b29a      	uxth	r2, r3
 801c4ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c4b0:	889b      	ldrh	r3, [r3, #4]
 801c4b2:	b29b      	uxth	r3, r3
 801c4b4:	429a      	cmp	r2, r3
 801c4b6:	d03d      	beq.n	801c534 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 801c4b8:	2300      	movs	r3, #0
 801c4ba:	623b      	str	r3, [r7, #32]
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        /* fragment with the lowest offset */
        ipr->p = new_p;
      }
      break;
 801c4bc:	e03a      	b.n	801c534 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
        if (iprh->end > iprh_tmp->start) {
 801c4be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c4c0:	88db      	ldrh	r3, [r3, #6]
 801c4c2:	b29a      	uxth	r2, r3
 801c4c4:	693b      	ldr	r3, [r7, #16]
 801c4c6:	889b      	ldrh	r3, [r3, #4]
 801c4c8:	b29b      	uxth	r3, r3
 801c4ca:	429a      	cmp	r2, r3
 801c4cc:	d902      	bls.n	801c4d4 <ip_reass_chain_frag_into_datagram_and_validate+0x128>
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 801c4ce:	f04f 33ff 	mov.w	r3, #4294967295
 801c4d2:	e0c5      	b.n	801c660 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        ipr->p = new_p;
 801c4d4:	68fb      	ldr	r3, [r7, #12]
 801c4d6:	68ba      	ldr	r2, [r7, #8]
 801c4d8:	605a      	str	r2, [r3, #4]
      break;
 801c4da:	e02b      	b.n	801c534 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
    } else if (iprh->start == iprh_tmp->start) {
 801c4dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c4de:	889b      	ldrh	r3, [r3, #4]
 801c4e0:	b29a      	uxth	r2, r3
 801c4e2:	693b      	ldr	r3, [r7, #16]
 801c4e4:	889b      	ldrh	r3, [r3, #4]
 801c4e6:	b29b      	uxth	r3, r3
 801c4e8:	429a      	cmp	r2, r3
 801c4ea:	d102      	bne.n	801c4f2 <ip_reass_chain_frag_into_datagram_and_validate+0x146>
      /* received the same datagram twice: no need to keep the datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 801c4ec:	f04f 33ff 	mov.w	r3, #4294967295
 801c4f0:	e0b6      	b.n	801c660 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#if IP_REASS_CHECK_OVERLAP
    } else if (iprh->start < iprh_tmp->end) {
 801c4f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c4f4:	889b      	ldrh	r3, [r3, #4]
 801c4f6:	b29a      	uxth	r2, r3
 801c4f8:	693b      	ldr	r3, [r7, #16]
 801c4fa:	88db      	ldrh	r3, [r3, #6]
 801c4fc:	b29b      	uxth	r3, r3
 801c4fe:	429a      	cmp	r2, r3
 801c500:	d202      	bcs.n	801c508 <ip_reass_chain_frag_into_datagram_and_validate+0x15c>
      /* overlap: no need to keep the new datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 801c502:	f04f 33ff 	mov.w	r3, #4294967295
 801c506:	e0ab      	b.n	801c660 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#endif /* IP_REASS_CHECK_OVERLAP */
    } else {
      /* Check if the fragments received so far have no holes. */
      if (iprh_prev != NULL) {
 801c508:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801c50a:	2b00      	cmp	r3, #0
 801c50c:	d009      	beq.n	801c522 <ip_reass_chain_frag_into_datagram_and_validate+0x176>
        if (iprh_prev->end != iprh_tmp->start) {
 801c50e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801c510:	88db      	ldrh	r3, [r3, #6]
 801c512:	b29a      	uxth	r2, r3
 801c514:	693b      	ldr	r3, [r7, #16]
 801c516:	889b      	ldrh	r3, [r3, #4]
 801c518:	b29b      	uxth	r3, r3
 801c51a:	429a      	cmp	r2, r3
 801c51c:	d001      	beq.n	801c522 <ip_reass_chain_frag_into_datagram_and_validate+0x176>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 801c51e:	2300      	movs	r3, #0
 801c520:	623b      	str	r3, [r7, #32]
        }
      }
    }
    q = iprh_tmp->next_pbuf;
 801c522:	693b      	ldr	r3, [r7, #16]
 801c524:	681b      	ldr	r3, [r3, #0]
 801c526:	627b      	str	r3, [r7, #36]	@ 0x24
    iprh_prev = iprh_tmp;
 801c528:	693b      	ldr	r3, [r7, #16]
 801c52a:	62bb      	str	r3, [r7, #40]	@ 0x28
  for (q = ipr->p; q != NULL;) {
 801c52c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c52e:	2b00      	cmp	r3, #0
 801c530:	d193      	bne.n	801c45a <ip_reass_chain_frag_into_datagram_and_validate+0xae>
 801c532:	e000      	b.n	801c536 <ip_reass_chain_frag_into_datagram_and_validate+0x18a>
      break;
 801c534:	bf00      	nop
  }

  /* If q is NULL, then we made it to the end of the list. Determine what to do now */
  if (q == NULL) {
 801c536:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c538:	2b00      	cmp	r3, #0
 801c53a:	d12d      	bne.n	801c598 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
    if (iprh_prev != NULL) {
 801c53c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801c53e:	2b00      	cmp	r3, #0
 801c540:	d01c      	beq.n	801c57c <ip_reass_chain_frag_into_datagram_and_validate+0x1d0>
      /* this is (for now), the fragment with the highest offset:
       * chain it to the last fragment */
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("check fragments don't overlap", iprh_prev->end <= iprh->start);
 801c542:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801c544:	88db      	ldrh	r3, [r3, #6]
 801c546:	b29a      	uxth	r2, r3
 801c548:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c54a:	889b      	ldrh	r3, [r3, #4]
 801c54c:	b29b      	uxth	r3, r3
 801c54e:	429a      	cmp	r2, r3
 801c550:	d906      	bls.n	801c560 <ip_reass_chain_frag_into_datagram_and_validate+0x1b4>
 801c552:	4b45      	ldr	r3, [pc, #276]	@ (801c668 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801c554:	f44f 72db 	mov.w	r2, #438	@ 0x1b6
 801c558:	4944      	ldr	r1, [pc, #272]	@ (801c66c <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 801c55a:	4845      	ldr	r0, [pc, #276]	@ (801c670 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801c55c:	f001 fdd6 	bl	801e10c <iprintf>
#endif /* IP_REASS_CHECK_OVERLAP */
      iprh_prev->next_pbuf = new_p;
 801c560:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801c562:	68ba      	ldr	r2, [r7, #8]
 801c564:	601a      	str	r2, [r3, #0]
      if (iprh_prev->end != iprh->start) {
 801c566:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801c568:	88db      	ldrh	r3, [r3, #6]
 801c56a:	b29a      	uxth	r2, r3
 801c56c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c56e:	889b      	ldrh	r3, [r3, #4]
 801c570:	b29b      	uxth	r3, r3
 801c572:	429a      	cmp	r2, r3
 801c574:	d010      	beq.n	801c598 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
        valid = 0;
 801c576:	2300      	movs	r3, #0
 801c578:	623b      	str	r3, [r7, #32]
 801c57a:	e00d      	b.n	801c598 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
      }
    } else {
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("no previous fragment, this must be the first fragment!",
 801c57c:	68fb      	ldr	r3, [r7, #12]
 801c57e:	685b      	ldr	r3, [r3, #4]
 801c580:	2b00      	cmp	r3, #0
 801c582:	d006      	beq.n	801c592 <ip_reass_chain_frag_into_datagram_and_validate+0x1e6>
 801c584:	4b38      	ldr	r3, [pc, #224]	@ (801c668 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801c586:	f44f 72df 	mov.w	r2, #446	@ 0x1be
 801c58a:	493a      	ldr	r1, [pc, #232]	@ (801c674 <ip_reass_chain_frag_into_datagram_and_validate+0x2c8>)
 801c58c:	4838      	ldr	r0, [pc, #224]	@ (801c670 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801c58e:	f001 fdbd 	bl	801e10c <iprintf>
                  ipr->p == NULL);
#endif /* IP_REASS_CHECK_OVERLAP */
      /* this is the first fragment we ever received for this ip datagram */
      ipr->p = new_p;
 801c592:	68fb      	ldr	r3, [r7, #12]
 801c594:	68ba      	ldr	r2, [r7, #8]
 801c596:	605a      	str	r2, [r3, #4]
    }
  }

  /* At this point, the validation part begins: */
  /* If we already received the last fragment */
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 801c598:	687b      	ldr	r3, [r7, #4]
 801c59a:	2b00      	cmp	r3, #0
 801c59c:	d105      	bne.n	801c5aa <ip_reass_chain_frag_into_datagram_and_validate+0x1fe>
 801c59e:	68fb      	ldr	r3, [r7, #12]
 801c5a0:	7f9b      	ldrb	r3, [r3, #30]
 801c5a2:	f003 0301 	and.w	r3, r3, #1
 801c5a6:	2b00      	cmp	r3, #0
 801c5a8:	d059      	beq.n	801c65e <ip_reass_chain_frag_into_datagram_and_validate+0x2b2>
    /* and had no holes so far */
    if (valid) {
 801c5aa:	6a3b      	ldr	r3, [r7, #32]
 801c5ac:	2b00      	cmp	r3, #0
 801c5ae:	d04f      	beq.n	801c650 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      /* then check if the rest of the fragments is here */
      /* Check if the queue starts with the first datagram */
      if ((ipr->p == NULL) || (((struct ip_reass_helper *)ipr->p->payload)->start != 0)) {
 801c5b0:	68fb      	ldr	r3, [r7, #12]
 801c5b2:	685b      	ldr	r3, [r3, #4]
 801c5b4:	2b00      	cmp	r3, #0
 801c5b6:	d006      	beq.n	801c5c6 <ip_reass_chain_frag_into_datagram_and_validate+0x21a>
 801c5b8:	68fb      	ldr	r3, [r7, #12]
 801c5ba:	685b      	ldr	r3, [r3, #4]
 801c5bc:	685b      	ldr	r3, [r3, #4]
 801c5be:	889b      	ldrh	r3, [r3, #4]
 801c5c0:	b29b      	uxth	r3, r3
 801c5c2:	2b00      	cmp	r3, #0
 801c5c4:	d002      	beq.n	801c5cc <ip_reass_chain_frag_into_datagram_and_validate+0x220>
        valid = 0;
 801c5c6:	2300      	movs	r3, #0
 801c5c8:	623b      	str	r3, [r7, #32]
 801c5ca:	e041      	b.n	801c650 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      } else {
        /* and check that there are no holes after this datagram */
        iprh_prev = iprh;
 801c5cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c5ce:	62bb      	str	r3, [r7, #40]	@ 0x28
        q = iprh->next_pbuf;
 801c5d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c5d2:	681b      	ldr	r3, [r3, #0]
 801c5d4:	627b      	str	r3, [r7, #36]	@ 0x24
        while (q != NULL) {
 801c5d6:	e012      	b.n	801c5fe <ip_reass_chain_frag_into_datagram_and_validate+0x252>
          iprh = (struct ip_reass_helper *)q->payload;
 801c5d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c5da:	685b      	ldr	r3, [r3, #4]
 801c5dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
          if (iprh_prev->end != iprh->start) {
 801c5de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801c5e0:	88db      	ldrh	r3, [r3, #6]
 801c5e2:	b29a      	uxth	r2, r3
 801c5e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c5e6:	889b      	ldrh	r3, [r3, #4]
 801c5e8:	b29b      	uxth	r3, r3
 801c5ea:	429a      	cmp	r2, r3
 801c5ec:	d002      	beq.n	801c5f4 <ip_reass_chain_frag_into_datagram_and_validate+0x248>
            valid = 0;
 801c5ee:	2300      	movs	r3, #0
 801c5f0:	623b      	str	r3, [r7, #32]
            break;
 801c5f2:	e007      	b.n	801c604 <ip_reass_chain_frag_into_datagram_and_validate+0x258>
          }
          iprh_prev = iprh;
 801c5f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c5f6:	62bb      	str	r3, [r7, #40]	@ 0x28
          q = iprh->next_pbuf;
 801c5f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c5fa:	681b      	ldr	r3, [r3, #0]
 801c5fc:	627b      	str	r3, [r7, #36]	@ 0x24
        while (q != NULL) {
 801c5fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c600:	2b00      	cmp	r3, #0
 801c602:	d1e9      	bne.n	801c5d8 <ip_reass_chain_frag_into_datagram_and_validate+0x22c>
        }
        /* if still valid, all fragments are received
         * (because to the MF==0 already arrived */
        if (valid) {
 801c604:	6a3b      	ldr	r3, [r7, #32]
 801c606:	2b00      	cmp	r3, #0
 801c608:	d022      	beq.n	801c650 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
          LWIP_ASSERT("sanity check", ipr->p != NULL);
 801c60a:	68fb      	ldr	r3, [r7, #12]
 801c60c:	685b      	ldr	r3, [r3, #4]
 801c60e:	2b00      	cmp	r3, #0
 801c610:	d106      	bne.n	801c620 <ip_reass_chain_frag_into_datagram_and_validate+0x274>
 801c612:	4b15      	ldr	r3, [pc, #84]	@ (801c668 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801c614:	f240 12df 	movw	r2, #479	@ 0x1df
 801c618:	4917      	ldr	r1, [pc, #92]	@ (801c678 <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 801c61a:	4815      	ldr	r0, [pc, #84]	@ (801c670 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801c61c:	f001 fd76 	bl	801e10c <iprintf>
          LWIP_ASSERT("sanity check",
 801c620:	68fb      	ldr	r3, [r7, #12]
 801c622:	685b      	ldr	r3, [r3, #4]
 801c624:	685b      	ldr	r3, [r3, #4]
 801c626:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801c628:	429a      	cmp	r2, r3
 801c62a:	d106      	bne.n	801c63a <ip_reass_chain_frag_into_datagram_and_validate+0x28e>
 801c62c:	4b0e      	ldr	r3, [pc, #56]	@ (801c668 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801c62e:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 801c632:	4911      	ldr	r1, [pc, #68]	@ (801c678 <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 801c634:	480e      	ldr	r0, [pc, #56]	@ (801c670 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801c636:	f001 fd69 	bl	801e10c <iprintf>
                      ((struct ip_reass_helper *)ipr->p->payload) != iprh);
          LWIP_ASSERT("validate_datagram:next_pbuf!=NULL",
 801c63a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c63c:	681b      	ldr	r3, [r3, #0]
 801c63e:	2b00      	cmp	r3, #0
 801c640:	d006      	beq.n	801c650 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
 801c642:	4b09      	ldr	r3, [pc, #36]	@ (801c668 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801c644:	f44f 72f1 	mov.w	r2, #482	@ 0x1e2
 801c648:	490c      	ldr	r1, [pc, #48]	@ (801c67c <ip_reass_chain_frag_into_datagram_and_validate+0x2d0>)
 801c64a:	4809      	ldr	r0, [pc, #36]	@ (801c670 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801c64c:	f001 fd5e 	bl	801e10c <iprintf>
      }
    }
    /* If valid is 0 here, there are some fragments missing in the middle
     * (since MF == 0 has already arrived). Such datagrams simply time out if
     * no more fragments are received... */
    return valid ? IP_REASS_VALIDATE_TELEGRAM_FINISHED : IP_REASS_VALIDATE_PBUF_QUEUED;
 801c650:	6a3b      	ldr	r3, [r7, #32]
 801c652:	2b00      	cmp	r3, #0
 801c654:	bf14      	ite	ne
 801c656:	2301      	movne	r3, #1
 801c658:	2300      	moveq	r3, #0
 801c65a:	b2db      	uxtb	r3, r3
 801c65c:	e000      	b.n	801c660 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  /* If we come here, not all fragments were received, yet! */
  return IP_REASS_VALIDATE_PBUF_QUEUED; /* not yet valid! */
 801c65e:	2300      	movs	r3, #0
}
 801c660:	4618      	mov	r0, r3
 801c662:	3730      	adds	r7, #48	@ 0x30
 801c664:	46bd      	mov	sp, r7
 801c666:	bd80      	pop	{r7, pc}
 801c668:	080226d8 	.word	0x080226d8
 801c66c:	080227bc 	.word	0x080227bc
 801c670:	08022720 	.word	0x08022720
 801c674:	080227dc 	.word	0x080227dc
 801c678:	08022814 	.word	0x08022814
 801c67c:	08022824 	.word	0x08022824

0801c680 <ip4_reass>:
 * @param p points to a pbuf chain of the fragment
 * @return NULL if reassembly is incomplete, ? otherwise
 */
struct pbuf *
ip4_reass(struct pbuf *p)
{
 801c680:	b580      	push	{r7, lr}
 801c682:	b08e      	sub	sp, #56	@ 0x38
 801c684:	af00      	add	r7, sp, #0
 801c686:	6078      	str	r0, [r7, #4]
  int is_last;

  IPFRAG_STATS_INC(ip_frag.recv);
  MIB2_STATS_INC(mib2.ipreasmreqds);

  fraghdr = (struct ip_hdr *)p->payload;
 801c688:	687b      	ldr	r3, [r7, #4]
 801c68a:	685b      	ldr	r3, [r3, #4]
 801c68c:	62bb      	str	r3, [r7, #40]	@ 0x28

  if (IPH_HL_BYTES(fraghdr) != IP_HLEN) {
 801c68e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801c690:	781b      	ldrb	r3, [r3, #0]
 801c692:	f003 030f 	and.w	r3, r3, #15
 801c696:	b2db      	uxtb	r3, r3
 801c698:	009b      	lsls	r3, r3, #2
 801c69a:	b2db      	uxtb	r3, r3
 801c69c:	2b14      	cmp	r3, #20
 801c69e:	f040 8171 	bne.w	801c984 <ip4_reass+0x304>
    LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: IP options currently not supported!\n"));
    IPFRAG_STATS_INC(ip_frag.err);
    goto nullreturn;
  }

  offset = IPH_OFFSET_BYTES(fraghdr);
 801c6a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801c6a4:	88db      	ldrh	r3, [r3, #6]
 801c6a6:	b29b      	uxth	r3, r3
 801c6a8:	4618      	mov	r0, r3
 801c6aa:	f7f5 fdaf 	bl	801220c <lwip_htons>
 801c6ae:	4603      	mov	r3, r0
 801c6b0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801c6b4:	b29b      	uxth	r3, r3
 801c6b6:	00db      	lsls	r3, r3, #3
 801c6b8:	84fb      	strh	r3, [r7, #38]	@ 0x26
  len = lwip_ntohs(IPH_LEN(fraghdr));
 801c6ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801c6bc:	885b      	ldrh	r3, [r3, #2]
 801c6be:	b29b      	uxth	r3, r3
 801c6c0:	4618      	mov	r0, r3
 801c6c2:	f7f5 fda3 	bl	801220c <lwip_htons>
 801c6c6:	4603      	mov	r3, r0
 801c6c8:	84bb      	strh	r3, [r7, #36]	@ 0x24
  hlen = IPH_HL_BYTES(fraghdr);
 801c6ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801c6cc:	781b      	ldrb	r3, [r3, #0]
 801c6ce:	f003 030f 	and.w	r3, r3, #15
 801c6d2:	b2db      	uxtb	r3, r3
 801c6d4:	009b      	lsls	r3, r3, #2
 801c6d6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  if (hlen > len) {
 801c6da:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 801c6de:	b29b      	uxth	r3, r3
 801c6e0:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 801c6e2:	429a      	cmp	r2, r3
 801c6e4:	f0c0 8150 	bcc.w	801c988 <ip4_reass+0x308>
    /* invalid datagram */
    goto nullreturn;
  }
  len = (u16_t)(len - hlen);
 801c6e8:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 801c6ec:	b29b      	uxth	r3, r3
 801c6ee:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 801c6f0:	1ad3      	subs	r3, r2, r3
 801c6f2:	84bb      	strh	r3, [r7, #36]	@ 0x24

  /* Check if we are allowed to enqueue more datagrams. */
  clen = pbuf_clen(p);
 801c6f4:	6878      	ldr	r0, [r7, #4]
 801c6f6:	f7f7 fa05 	bl	8013b04 <pbuf_clen>
 801c6fa:	4603      	mov	r3, r0
 801c6fc:	843b      	strh	r3, [r7, #32]
  if ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS) {
 801c6fe:	4b8c      	ldr	r3, [pc, #560]	@ (801c930 <ip4_reass+0x2b0>)
 801c700:	881b      	ldrh	r3, [r3, #0]
 801c702:	461a      	mov	r2, r3
 801c704:	8c3b      	ldrh	r3, [r7, #32]
 801c706:	4413      	add	r3, r2
 801c708:	2b0a      	cmp	r3, #10
 801c70a:	dd10      	ble.n	801c72e <ip4_reass+0xae>
#if IP_REASS_FREE_OLDEST
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 801c70c:	8c3b      	ldrh	r3, [r7, #32]
 801c70e:	4619      	mov	r1, r3
 801c710:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801c712:	f7ff fd81 	bl	801c218 <ip_reass_remove_oldest_datagram>
 801c716:	4603      	mov	r3, r0
 801c718:	2b00      	cmp	r3, #0
 801c71a:	f000 8137 	beq.w	801c98c <ip4_reass+0x30c>
        ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS))
 801c71e:	4b84      	ldr	r3, [pc, #528]	@ (801c930 <ip4_reass+0x2b0>)
 801c720:	881b      	ldrh	r3, [r3, #0]
 801c722:	461a      	mov	r2, r3
 801c724:	8c3b      	ldrh	r3, [r7, #32]
 801c726:	4413      	add	r3, r2
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 801c728:	2b0a      	cmp	r3, #10
 801c72a:	f300 812f 	bgt.w	801c98c <ip4_reass+0x30c>
    }
  }

  /* Look for the datagram the fragment belongs to in the current datagram queue,
   * remembering the previous in the queue for later dequeueing. */
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 801c72e:	4b81      	ldr	r3, [pc, #516]	@ (801c934 <ip4_reass+0x2b4>)
 801c730:	681b      	ldr	r3, [r3, #0]
 801c732:	633b      	str	r3, [r7, #48]	@ 0x30
 801c734:	e015      	b.n	801c762 <ip4_reass+0xe2>
    /* Check if the incoming fragment matches the one currently present
       in the reassembly buffer. If so, we proceed with copying the
       fragment into the buffer. */
    if (IP_ADDRESSES_AND_ID_MATCH(&ipr->iphdr, fraghdr)) {
 801c736:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c738:	695a      	ldr	r2, [r3, #20]
 801c73a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801c73c:	68db      	ldr	r3, [r3, #12]
 801c73e:	429a      	cmp	r2, r3
 801c740:	d10c      	bne.n	801c75c <ip4_reass+0xdc>
 801c742:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c744:	699a      	ldr	r2, [r3, #24]
 801c746:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801c748:	691b      	ldr	r3, [r3, #16]
 801c74a:	429a      	cmp	r2, r3
 801c74c:	d106      	bne.n	801c75c <ip4_reass+0xdc>
 801c74e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c750:	899a      	ldrh	r2, [r3, #12]
 801c752:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801c754:	889b      	ldrh	r3, [r3, #4]
 801c756:	b29b      	uxth	r3, r3
 801c758:	429a      	cmp	r2, r3
 801c75a:	d006      	beq.n	801c76a <ip4_reass+0xea>
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 801c75c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c75e:	681b      	ldr	r3, [r3, #0]
 801c760:	633b      	str	r3, [r7, #48]	@ 0x30
 801c762:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c764:	2b00      	cmp	r3, #0
 801c766:	d1e6      	bne.n	801c736 <ip4_reass+0xb6>
 801c768:	e000      	b.n	801c76c <ip4_reass+0xec>
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: matching previous fragment ID=%"X16_F"\n",
                                   lwip_ntohs(IPH_ID(fraghdr))));
      IPFRAG_STATS_INC(ip_frag.cachehit);
      break;
 801c76a:	bf00      	nop
    }
  }

  if (ipr == NULL) {
 801c76c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c76e:	2b00      	cmp	r3, #0
 801c770:	d109      	bne.n	801c786 <ip4_reass+0x106>
    /* Enqueue a new datagram into the datagram queue */
    ipr = ip_reass_enqueue_new_datagram(fraghdr, clen);
 801c772:	8c3b      	ldrh	r3, [r7, #32]
 801c774:	4619      	mov	r1, r3
 801c776:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801c778:	f7ff fdb0 	bl	801c2dc <ip_reass_enqueue_new_datagram>
 801c77c:	6338      	str	r0, [r7, #48]	@ 0x30
    /* Bail if unable to enqueue */
    if (ipr == NULL) {
 801c77e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c780:	2b00      	cmp	r3, #0
 801c782:	d11c      	bne.n	801c7be <ip4_reass+0x13e>
      goto nullreturn;
 801c784:	e105      	b.n	801c992 <ip4_reass+0x312>
    }
  } else {
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 801c786:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801c788:	88db      	ldrh	r3, [r3, #6]
 801c78a:	b29b      	uxth	r3, r3
 801c78c:	4618      	mov	r0, r3
 801c78e:	f7f5 fd3d 	bl	801220c <lwip_htons>
 801c792:	4603      	mov	r3, r0
 801c794:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801c798:	2b00      	cmp	r3, #0
 801c79a:	d110      	bne.n	801c7be <ip4_reass+0x13e>
        ((lwip_ntohs(IPH_OFFSET(&ipr->iphdr)) & IP_OFFMASK) != 0)) {
 801c79c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c79e:	89db      	ldrh	r3, [r3, #14]
 801c7a0:	4618      	mov	r0, r3
 801c7a2:	f7f5 fd33 	bl	801220c <lwip_htons>
 801c7a6:	4603      	mov	r3, r0
 801c7a8:	f3c3 030c 	ubfx	r3, r3, #0, #13
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 801c7ac:	2b00      	cmp	r3, #0
 801c7ae:	d006      	beq.n	801c7be <ip4_reass+0x13e>
      /* ipr->iphdr is not the header from the first fragment, but fraghdr is
       * -> copy fraghdr into ipr->iphdr since we want to have the header
       * of the first fragment (for ICMP time exceeded and later, for copying
       * all options, if supported)*/
      SMEMCPY(&ipr->iphdr, fraghdr, IP_HLEN);
 801c7b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c7b2:	3308      	adds	r3, #8
 801c7b4:	2214      	movs	r2, #20
 801c7b6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 801c7b8:	4618      	mov	r0, r3
 801c7ba:	f001 fe3e 	bl	801e43a <memcpy>

  /* At this point, we have either created a new entry or pointing
   * to an existing one */

  /* check for 'no more fragments', and update queue entry*/
  is_last = (IPH_OFFSET(fraghdr) & PP_NTOHS(IP_MF)) == 0;
 801c7be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801c7c0:	88db      	ldrh	r3, [r3, #6]
 801c7c2:	b29b      	uxth	r3, r3
 801c7c4:	f003 0320 	and.w	r3, r3, #32
 801c7c8:	2b00      	cmp	r3, #0
 801c7ca:	bf0c      	ite	eq
 801c7cc:	2301      	moveq	r3, #1
 801c7ce:	2300      	movne	r3, #0
 801c7d0:	b2db      	uxtb	r3, r3
 801c7d2:	61fb      	str	r3, [r7, #28]
  if (is_last) {
 801c7d4:	69fb      	ldr	r3, [r7, #28]
 801c7d6:	2b00      	cmp	r3, #0
 801c7d8:	d00e      	beq.n	801c7f8 <ip4_reass+0x178>
    u16_t datagram_len = (u16_t)(offset + len);
 801c7da:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 801c7dc:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801c7de:	4413      	add	r3, r2
 801c7e0:	837b      	strh	r3, [r7, #26]
    if ((datagram_len < offset) || (datagram_len > (0xFFFF - IP_HLEN))) {
 801c7e2:	8b7a      	ldrh	r2, [r7, #26]
 801c7e4:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 801c7e6:	429a      	cmp	r2, r3
 801c7e8:	f0c0 80a0 	bcc.w	801c92c <ip4_reass+0x2ac>
 801c7ec:	8b7b      	ldrh	r3, [r7, #26]
 801c7ee:	f64f 72eb 	movw	r2, #65515	@ 0xffeb
 801c7f2:	4293      	cmp	r3, r2
 801c7f4:	f200 809a 	bhi.w	801c92c <ip4_reass+0x2ac>
      goto nullreturn_ipr;
    }
  }
  /* find the right place to insert this pbuf */
  /* @todo: trim pbufs if fragments are overlapping */
  valid = ip_reass_chain_frag_into_datagram_and_validate(ipr, p, is_last);
 801c7f8:	69fa      	ldr	r2, [r7, #28]
 801c7fa:	6879      	ldr	r1, [r7, #4]
 801c7fc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801c7fe:	f7ff fdd5 	bl	801c3ac <ip_reass_chain_frag_into_datagram_and_validate>
 801c802:	6178      	str	r0, [r7, #20]
  if (valid == IP_REASS_VALIDATE_PBUF_DROPPED) {
 801c804:	697b      	ldr	r3, [r7, #20]
 801c806:	f1b3 3fff 	cmp.w	r3, #4294967295
 801c80a:	f000 809b 	beq.w	801c944 <ip4_reass+0x2c4>
  /* if we come here, the pbuf has been enqueued */

  /* Track the current number of pbufs current 'in-flight', in order to limit
     the number of fragments that may be enqueued at any one time
     (overflow checked by testing against IP_REASS_MAX_PBUFS) */
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 801c80e:	4b48      	ldr	r3, [pc, #288]	@ (801c930 <ip4_reass+0x2b0>)
 801c810:	881a      	ldrh	r2, [r3, #0]
 801c812:	8c3b      	ldrh	r3, [r7, #32]
 801c814:	4413      	add	r3, r2
 801c816:	b29a      	uxth	r2, r3
 801c818:	4b45      	ldr	r3, [pc, #276]	@ (801c930 <ip4_reass+0x2b0>)
 801c81a:	801a      	strh	r2, [r3, #0]
  if (is_last) {
 801c81c:	69fb      	ldr	r3, [r7, #28]
 801c81e:	2b00      	cmp	r3, #0
 801c820:	d00d      	beq.n	801c83e <ip4_reass+0x1be>
    u16_t datagram_len = (u16_t)(offset + len);
 801c822:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 801c824:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801c826:	4413      	add	r3, r2
 801c828:	827b      	strh	r3, [r7, #18]
    ipr->datagram_len = datagram_len;
 801c82a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c82c:	8a7a      	ldrh	r2, [r7, #18]
 801c82e:	839a      	strh	r2, [r3, #28]
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 801c830:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c832:	7f9b      	ldrb	r3, [r3, #30]
 801c834:	f043 0301 	orr.w	r3, r3, #1
 801c838:	b2da      	uxtb	r2, r3
 801c83a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c83c:	779a      	strb	r2, [r3, #30]
    LWIP_DEBUGF(IP_REASS_DEBUG,
                ("ip4_reass: last fragment seen, total len %"S16_F"\n",
                 ipr->datagram_len));
  }

  if (valid == IP_REASS_VALIDATE_TELEGRAM_FINISHED) {
 801c83e:	697b      	ldr	r3, [r7, #20]
 801c840:	2b01      	cmp	r3, #1
 801c842:	d171      	bne.n	801c928 <ip4_reass+0x2a8>
    struct ip_reassdata *ipr_prev;
    /* the totally last fragment (flag more fragments = 0) was received at least
     * once AND all fragments are received */
    u16_t datagram_len = (u16_t)(ipr->datagram_len + IP_HLEN);
 801c844:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c846:	8b9b      	ldrh	r3, [r3, #28]
 801c848:	3314      	adds	r3, #20
 801c84a:	823b      	strh	r3, [r7, #16]

    /* save the second pbuf before copying the header over the pointer */
    r = ((struct ip_reass_helper *)ipr->p->payload)->next_pbuf;
 801c84c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c84e:	685b      	ldr	r3, [r3, #4]
 801c850:	685b      	ldr	r3, [r3, #4]
 801c852:	681b      	ldr	r3, [r3, #0]
 801c854:	637b      	str	r3, [r7, #52]	@ 0x34

    /* copy the original ip header back to the first pbuf */
    fraghdr = (struct ip_hdr *)(ipr->p->payload);
 801c856:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c858:	685b      	ldr	r3, [r3, #4]
 801c85a:	685b      	ldr	r3, [r3, #4]
 801c85c:	62bb      	str	r3, [r7, #40]	@ 0x28
    SMEMCPY(fraghdr, &ipr->iphdr, IP_HLEN);
 801c85e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c860:	3308      	adds	r3, #8
 801c862:	2214      	movs	r2, #20
 801c864:	4619      	mov	r1, r3
 801c866:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801c868:	f001 fde7 	bl	801e43a <memcpy>
    IPH_LEN_SET(fraghdr, lwip_htons(datagram_len));
 801c86c:	8a3b      	ldrh	r3, [r7, #16]
 801c86e:	4618      	mov	r0, r3
 801c870:	f7f5 fccc 	bl	801220c <lwip_htons>
 801c874:	4603      	mov	r3, r0
 801c876:	461a      	mov	r2, r3
 801c878:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801c87a:	805a      	strh	r2, [r3, #2]
    IPH_OFFSET_SET(fraghdr, 0);
 801c87c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801c87e:	2200      	movs	r2, #0
 801c880:	719a      	strb	r2, [r3, #6]
 801c882:	2200      	movs	r2, #0
 801c884:	71da      	strb	r2, [r3, #7]
    IPH_CHKSUM_SET(fraghdr, 0);
 801c886:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801c888:	2200      	movs	r2, #0
 801c88a:	729a      	strb	r2, [r3, #10]
 801c88c:	2200      	movs	r2, #0
 801c88e:	72da      	strb	r2, [r3, #11]
    IF__NETIF_CHECKSUM_ENABLED(ip_current_input_netif(), NETIF_CHECKSUM_GEN_IP) {
      IPH_CHKSUM_SET(fraghdr, inet_chksum(fraghdr, IP_HLEN));
    }
#endif /* CHECKSUM_GEN_IP */

    p = ipr->p;
 801c890:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c892:	685b      	ldr	r3, [r3, #4]
 801c894:	607b      	str	r3, [r7, #4]

    /* chain together the pbufs contained within the reass_data list. */
    while (r != NULL) {
 801c896:	e00d      	b.n	801c8b4 <ip4_reass+0x234>
      iprh = (struct ip_reass_helper *)r->payload;
 801c898:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801c89a:	685b      	ldr	r3, [r3, #4]
 801c89c:	60fb      	str	r3, [r7, #12]

      /* hide the ip header for every succeeding fragment */
      pbuf_remove_header(r, IP_HLEN);
 801c89e:	2114      	movs	r1, #20
 801c8a0:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 801c8a2:	f7f7 f81b 	bl	80138dc <pbuf_remove_header>
      pbuf_cat(p, r);
 801c8a6:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 801c8a8:	6878      	ldr	r0, [r7, #4]
 801c8aa:	f7f7 f96b 	bl	8013b84 <pbuf_cat>
      r = iprh->next_pbuf;
 801c8ae:	68fb      	ldr	r3, [r7, #12]
 801c8b0:	681b      	ldr	r3, [r3, #0]
 801c8b2:	637b      	str	r3, [r7, #52]	@ 0x34
    while (r != NULL) {
 801c8b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801c8b6:	2b00      	cmp	r3, #0
 801c8b8:	d1ee      	bne.n	801c898 <ip4_reass+0x218>
    }

    /* find the previous entry in the linked list */
    if (ipr == reassdatagrams) {
 801c8ba:	4b1e      	ldr	r3, [pc, #120]	@ (801c934 <ip4_reass+0x2b4>)
 801c8bc:	681b      	ldr	r3, [r3, #0]
 801c8be:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801c8c0:	429a      	cmp	r2, r3
 801c8c2:	d102      	bne.n	801c8ca <ip4_reass+0x24a>
      ipr_prev = NULL;
 801c8c4:	2300      	movs	r3, #0
 801c8c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801c8c8:	e010      	b.n	801c8ec <ip4_reass+0x26c>
    } else {
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 801c8ca:	4b1a      	ldr	r3, [pc, #104]	@ (801c934 <ip4_reass+0x2b4>)
 801c8cc:	681b      	ldr	r3, [r3, #0]
 801c8ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801c8d0:	e007      	b.n	801c8e2 <ip4_reass+0x262>
        if (ipr_prev->next == ipr) {
 801c8d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c8d4:	681b      	ldr	r3, [r3, #0]
 801c8d6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801c8d8:	429a      	cmp	r2, r3
 801c8da:	d006      	beq.n	801c8ea <ip4_reass+0x26a>
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 801c8dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c8de:	681b      	ldr	r3, [r3, #0]
 801c8e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801c8e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c8e4:	2b00      	cmp	r3, #0
 801c8e6:	d1f4      	bne.n	801c8d2 <ip4_reass+0x252>
 801c8e8:	e000      	b.n	801c8ec <ip4_reass+0x26c>
          break;
 801c8ea:	bf00      	nop
        }
      }
    }

    /* release the sources allocate for the fragment queue entry */
    ip_reass_dequeue_datagram(ipr, ipr_prev);
 801c8ec:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 801c8ee:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801c8f0:	f7ff fd2e 	bl	801c350 <ip_reass_dequeue_datagram>

    /* and adjust the number of pbufs currently queued for reassembly. */
    clen = pbuf_clen(p);
 801c8f4:	6878      	ldr	r0, [r7, #4]
 801c8f6:	f7f7 f905 	bl	8013b04 <pbuf_clen>
 801c8fa:	4603      	mov	r3, r0
 801c8fc:	843b      	strh	r3, [r7, #32]
    LWIP_ASSERT("ip_reass_pbufcount >= clen", ip_reass_pbufcount >= clen);
 801c8fe:	4b0c      	ldr	r3, [pc, #48]	@ (801c930 <ip4_reass+0x2b0>)
 801c900:	881b      	ldrh	r3, [r3, #0]
 801c902:	8c3a      	ldrh	r2, [r7, #32]
 801c904:	429a      	cmp	r2, r3
 801c906:	d906      	bls.n	801c916 <ip4_reass+0x296>
 801c908:	4b0b      	ldr	r3, [pc, #44]	@ (801c938 <ip4_reass+0x2b8>)
 801c90a:	f240 229b 	movw	r2, #667	@ 0x29b
 801c90e:	490b      	ldr	r1, [pc, #44]	@ (801c93c <ip4_reass+0x2bc>)
 801c910:	480b      	ldr	r0, [pc, #44]	@ (801c940 <ip4_reass+0x2c0>)
 801c912:	f001 fbfb 	bl	801e10c <iprintf>
    ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - clen);
 801c916:	4b06      	ldr	r3, [pc, #24]	@ (801c930 <ip4_reass+0x2b0>)
 801c918:	881a      	ldrh	r2, [r3, #0]
 801c91a:	8c3b      	ldrh	r3, [r7, #32]
 801c91c:	1ad3      	subs	r3, r2, r3
 801c91e:	b29a      	uxth	r2, r3
 801c920:	4b03      	ldr	r3, [pc, #12]	@ (801c930 <ip4_reass+0x2b0>)
 801c922:	801a      	strh	r2, [r3, #0]

    MIB2_STATS_INC(mib2.ipreasmoks);

    /* Return the pbuf chain */
    return p;
 801c924:	687b      	ldr	r3, [r7, #4]
 801c926:	e038      	b.n	801c99a <ip4_reass+0x31a>
  }
  /* the datagram is not (yet?) reassembled completely */
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_pbufcount: %d out\n", ip_reass_pbufcount));
  return NULL;
 801c928:	2300      	movs	r3, #0
 801c92a:	e036      	b.n	801c99a <ip4_reass+0x31a>
      goto nullreturn_ipr;
 801c92c:	bf00      	nop
 801c92e:	e00a      	b.n	801c946 <ip4_reass+0x2c6>
 801c930:	2000e648 	.word	0x2000e648
 801c934:	2000e644 	.word	0x2000e644
 801c938:	080226d8 	.word	0x080226d8
 801c93c:	08022848 	.word	0x08022848
 801c940:	08022720 	.word	0x08022720
    goto nullreturn_ipr;
 801c944:	bf00      	nop

nullreturn_ipr:
  LWIP_ASSERT("ipr != NULL", ipr != NULL);
 801c946:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c948:	2b00      	cmp	r3, #0
 801c94a:	d106      	bne.n	801c95a <ip4_reass+0x2da>
 801c94c:	4b15      	ldr	r3, [pc, #84]	@ (801c9a4 <ip4_reass+0x324>)
 801c94e:	f44f 722a 	mov.w	r2, #680	@ 0x2a8
 801c952:	4915      	ldr	r1, [pc, #84]	@ (801c9a8 <ip4_reass+0x328>)
 801c954:	4815      	ldr	r0, [pc, #84]	@ (801c9ac <ip4_reass+0x32c>)
 801c956:	f001 fbd9 	bl	801e10c <iprintf>
  if (ipr->p == NULL) {
 801c95a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c95c:	685b      	ldr	r3, [r3, #4]
 801c95e:	2b00      	cmp	r3, #0
 801c960:	d116      	bne.n	801c990 <ip4_reass+0x310>
    /* dropped pbuf after creating a new datagram entry: remove the entry, too */
    LWIP_ASSERT("not firstalthough just enqueued", ipr == reassdatagrams);
 801c962:	4b13      	ldr	r3, [pc, #76]	@ (801c9b0 <ip4_reass+0x330>)
 801c964:	681b      	ldr	r3, [r3, #0]
 801c966:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801c968:	429a      	cmp	r2, r3
 801c96a:	d006      	beq.n	801c97a <ip4_reass+0x2fa>
 801c96c:	4b0d      	ldr	r3, [pc, #52]	@ (801c9a4 <ip4_reass+0x324>)
 801c96e:	f240 22ab 	movw	r2, #683	@ 0x2ab
 801c972:	4910      	ldr	r1, [pc, #64]	@ (801c9b4 <ip4_reass+0x334>)
 801c974:	480d      	ldr	r0, [pc, #52]	@ (801c9ac <ip4_reass+0x32c>)
 801c976:	f001 fbc9 	bl	801e10c <iprintf>
    ip_reass_dequeue_datagram(ipr, NULL);
 801c97a:	2100      	movs	r1, #0
 801c97c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801c97e:	f7ff fce7 	bl	801c350 <ip_reass_dequeue_datagram>
 801c982:	e006      	b.n	801c992 <ip4_reass+0x312>
    goto nullreturn;
 801c984:	bf00      	nop
 801c986:	e004      	b.n	801c992 <ip4_reass+0x312>
    goto nullreturn;
 801c988:	bf00      	nop
 801c98a:	e002      	b.n	801c992 <ip4_reass+0x312>
      goto nullreturn;
 801c98c:	bf00      	nop
 801c98e:	e000      	b.n	801c992 <ip4_reass+0x312>
  }

nullreturn:
 801c990:	bf00      	nop
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: nullreturn\n"));
  IPFRAG_STATS_INC(ip_frag.drop);
  pbuf_free(p);
 801c992:	6878      	ldr	r0, [r7, #4]
 801c994:	f7f7 f828 	bl	80139e8 <pbuf_free>
  return NULL;
 801c998:	2300      	movs	r3, #0
}
 801c99a:	4618      	mov	r0, r3
 801c99c:	3738      	adds	r7, #56	@ 0x38
 801c99e:	46bd      	mov	sp, r7
 801c9a0:	bd80      	pop	{r7, pc}
 801c9a2:	bf00      	nop
 801c9a4:	080226d8 	.word	0x080226d8
 801c9a8:	08022864 	.word	0x08022864
 801c9ac:	08022720 	.word	0x08022720
 801c9b0:	2000e644 	.word	0x2000e644
 801c9b4:	08022870 	.word	0x08022870

0801c9b8 <ip_frag_alloc_pbuf_custom_ref>:
#if IP_FRAG
#if !LWIP_NETIF_TX_SINGLE_PBUF
/** Allocate a new struct pbuf_custom_ref */
static struct pbuf_custom_ref *
ip_frag_alloc_pbuf_custom_ref(void)
{
 801c9b8:	b580      	push	{r7, lr}
 801c9ba:	af00      	add	r7, sp, #0
  return (struct pbuf_custom_ref *)memp_malloc(MEMP_FRAG_PBUF);
 801c9bc:	2005      	movs	r0, #5
 801c9be:	f7f6 f8f9 	bl	8012bb4 <memp_malloc>
 801c9c2:	4603      	mov	r3, r0
}
 801c9c4:	4618      	mov	r0, r3
 801c9c6:	bd80      	pop	{r7, pc}

0801c9c8 <ip_frag_free_pbuf_custom_ref>:

/** Free a struct pbuf_custom_ref */
static void
ip_frag_free_pbuf_custom_ref(struct pbuf_custom_ref *p)
{
 801c9c8:	b580      	push	{r7, lr}
 801c9ca:	b082      	sub	sp, #8
 801c9cc:	af00      	add	r7, sp, #0
 801c9ce:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("p != NULL", p != NULL);
 801c9d0:	687b      	ldr	r3, [r7, #4]
 801c9d2:	2b00      	cmp	r3, #0
 801c9d4:	d106      	bne.n	801c9e4 <ip_frag_free_pbuf_custom_ref+0x1c>
 801c9d6:	4b07      	ldr	r3, [pc, #28]	@ (801c9f4 <ip_frag_free_pbuf_custom_ref+0x2c>)
 801c9d8:	f44f 7231 	mov.w	r2, #708	@ 0x2c4
 801c9dc:	4906      	ldr	r1, [pc, #24]	@ (801c9f8 <ip_frag_free_pbuf_custom_ref+0x30>)
 801c9de:	4807      	ldr	r0, [pc, #28]	@ (801c9fc <ip_frag_free_pbuf_custom_ref+0x34>)
 801c9e0:	f001 fb94 	bl	801e10c <iprintf>
  memp_free(MEMP_FRAG_PBUF, p);
 801c9e4:	6879      	ldr	r1, [r7, #4]
 801c9e6:	2005      	movs	r0, #5
 801c9e8:	f7f6 f95a 	bl	8012ca0 <memp_free>
}
 801c9ec:	bf00      	nop
 801c9ee:	3708      	adds	r7, #8
 801c9f0:	46bd      	mov	sp, r7
 801c9f2:	bd80      	pop	{r7, pc}
 801c9f4:	080226d8 	.word	0x080226d8
 801c9f8:	08022890 	.word	0x08022890
 801c9fc:	08022720 	.word	0x08022720

0801ca00 <ipfrag_free_pbuf_custom>:

/** Free-callback function to free a 'struct pbuf_custom_ref', called by
 * pbuf_free. */
static void
ipfrag_free_pbuf_custom(struct pbuf *p)
{
 801ca00:	b580      	push	{r7, lr}
 801ca02:	b084      	sub	sp, #16
 801ca04:	af00      	add	r7, sp, #0
 801ca06:	6078      	str	r0, [r7, #4]
  struct pbuf_custom_ref *pcr = (struct pbuf_custom_ref *)p;
 801ca08:	687b      	ldr	r3, [r7, #4]
 801ca0a:	60fb      	str	r3, [r7, #12]
  LWIP_ASSERT("pcr != NULL", pcr != NULL);
 801ca0c:	68fb      	ldr	r3, [r7, #12]
 801ca0e:	2b00      	cmp	r3, #0
 801ca10:	d106      	bne.n	801ca20 <ipfrag_free_pbuf_custom+0x20>
 801ca12:	4b11      	ldr	r3, [pc, #68]	@ (801ca58 <ipfrag_free_pbuf_custom+0x58>)
 801ca14:	f240 22ce 	movw	r2, #718	@ 0x2ce
 801ca18:	4910      	ldr	r1, [pc, #64]	@ (801ca5c <ipfrag_free_pbuf_custom+0x5c>)
 801ca1a:	4811      	ldr	r0, [pc, #68]	@ (801ca60 <ipfrag_free_pbuf_custom+0x60>)
 801ca1c:	f001 fb76 	bl	801e10c <iprintf>
  LWIP_ASSERT("pcr == p", (void *)pcr == (void *)p);
 801ca20:	68fa      	ldr	r2, [r7, #12]
 801ca22:	687b      	ldr	r3, [r7, #4]
 801ca24:	429a      	cmp	r2, r3
 801ca26:	d006      	beq.n	801ca36 <ipfrag_free_pbuf_custom+0x36>
 801ca28:	4b0b      	ldr	r3, [pc, #44]	@ (801ca58 <ipfrag_free_pbuf_custom+0x58>)
 801ca2a:	f240 22cf 	movw	r2, #719	@ 0x2cf
 801ca2e:	490d      	ldr	r1, [pc, #52]	@ (801ca64 <ipfrag_free_pbuf_custom+0x64>)
 801ca30:	480b      	ldr	r0, [pc, #44]	@ (801ca60 <ipfrag_free_pbuf_custom+0x60>)
 801ca32:	f001 fb6b 	bl	801e10c <iprintf>
  if (pcr->original != NULL) {
 801ca36:	68fb      	ldr	r3, [r7, #12]
 801ca38:	695b      	ldr	r3, [r3, #20]
 801ca3a:	2b00      	cmp	r3, #0
 801ca3c:	d004      	beq.n	801ca48 <ipfrag_free_pbuf_custom+0x48>
    pbuf_free(pcr->original);
 801ca3e:	68fb      	ldr	r3, [r7, #12]
 801ca40:	695b      	ldr	r3, [r3, #20]
 801ca42:	4618      	mov	r0, r3
 801ca44:	f7f6 ffd0 	bl	80139e8 <pbuf_free>
  }
  ip_frag_free_pbuf_custom_ref(pcr);
 801ca48:	68f8      	ldr	r0, [r7, #12]
 801ca4a:	f7ff ffbd 	bl	801c9c8 <ip_frag_free_pbuf_custom_ref>
}
 801ca4e:	bf00      	nop
 801ca50:	3710      	adds	r7, #16
 801ca52:	46bd      	mov	sp, r7
 801ca54:	bd80      	pop	{r7, pc}
 801ca56:	bf00      	nop
 801ca58:	080226d8 	.word	0x080226d8
 801ca5c:	0802289c 	.word	0x0802289c
 801ca60:	08022720 	.word	0x08022720
 801ca64:	080228a8 	.word	0x080228a8

0801ca68 <ip4_frag>:
 *
 * @return ERR_OK if sent successfully, err_t otherwise
 */
err_t
ip4_frag(struct pbuf *p, struct netif *netif, const ip4_addr_t *dest)
{
 801ca68:	b580      	push	{r7, lr}
 801ca6a:	b094      	sub	sp, #80	@ 0x50
 801ca6c:	af02      	add	r7, sp, #8
 801ca6e:	60f8      	str	r0, [r7, #12]
 801ca70:	60b9      	str	r1, [r7, #8]
 801ca72:	607a      	str	r2, [r7, #4]
  struct pbuf *rambuf;
#if !LWIP_NETIF_TX_SINGLE_PBUF
  struct pbuf *newpbuf;
  u16_t newpbuflen = 0;
 801ca74:	2300      	movs	r3, #0
 801ca76:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
  u16_t left_to_copy;
#endif
  struct ip_hdr *original_iphdr;
  struct ip_hdr *iphdr;
  const u16_t nfb = (u16_t)((netif->mtu - IP_HLEN) / 8);
 801ca7a:	68bb      	ldr	r3, [r7, #8]
 801ca7c:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 801ca7e:	3b14      	subs	r3, #20
 801ca80:	2b00      	cmp	r3, #0
 801ca82:	da00      	bge.n	801ca86 <ip4_frag+0x1e>
 801ca84:	3307      	adds	r3, #7
 801ca86:	10db      	asrs	r3, r3, #3
 801ca88:	877b      	strh	r3, [r7, #58]	@ 0x3a
  u16_t left, fragsize;
  u16_t ofo;
  int last;
  u16_t poff = IP_HLEN;
 801ca8a:	2314      	movs	r3, #20
 801ca8c:	87fb      	strh	r3, [r7, #62]	@ 0x3e
  u16_t tmp;
  int mf_set;

  original_iphdr = (struct ip_hdr *)p->payload;
 801ca8e:	68fb      	ldr	r3, [r7, #12]
 801ca90:	685b      	ldr	r3, [r3, #4]
 801ca92:	637b      	str	r3, [r7, #52]	@ 0x34
  iphdr = original_iphdr;
 801ca94:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801ca96:	633b      	str	r3, [r7, #48]	@ 0x30
  if (IPH_HL_BYTES(iphdr) != IP_HLEN) {
 801ca98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801ca9a:	781b      	ldrb	r3, [r3, #0]
 801ca9c:	f003 030f 	and.w	r3, r3, #15
 801caa0:	b2db      	uxtb	r3, r3
 801caa2:	009b      	lsls	r3, r3, #2
 801caa4:	b2db      	uxtb	r3, r3
 801caa6:	2b14      	cmp	r3, #20
 801caa8:	d002      	beq.n	801cab0 <ip4_frag+0x48>
    /* ip4_frag() does not support IP options */
    return ERR_VAL;
 801caaa:	f06f 0305 	mvn.w	r3, #5
 801caae:	e110      	b.n	801ccd2 <ip4_frag+0x26a>
  }
  LWIP_ERROR("ip4_frag(): pbuf too short", p->len >= IP_HLEN, return ERR_VAL);
 801cab0:	68fb      	ldr	r3, [r7, #12]
 801cab2:	895b      	ldrh	r3, [r3, #10]
 801cab4:	2b13      	cmp	r3, #19
 801cab6:	d809      	bhi.n	801cacc <ip4_frag+0x64>
 801cab8:	4b88      	ldr	r3, [pc, #544]	@ (801ccdc <ip4_frag+0x274>)
 801caba:	f44f 723f 	mov.w	r2, #764	@ 0x2fc
 801cabe:	4988      	ldr	r1, [pc, #544]	@ (801cce0 <ip4_frag+0x278>)
 801cac0:	4888      	ldr	r0, [pc, #544]	@ (801cce4 <ip4_frag+0x27c>)
 801cac2:	f001 fb23 	bl	801e10c <iprintf>
 801cac6:	f06f 0305 	mvn.w	r3, #5
 801caca:	e102      	b.n	801ccd2 <ip4_frag+0x26a>

  /* Save original offset */
  tmp = lwip_ntohs(IPH_OFFSET(iphdr));
 801cacc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801cace:	88db      	ldrh	r3, [r3, #6]
 801cad0:	b29b      	uxth	r3, r3
 801cad2:	4618      	mov	r0, r3
 801cad4:	f7f5 fb9a 	bl	801220c <lwip_htons>
 801cad8:	4603      	mov	r3, r0
 801cada:	87bb      	strh	r3, [r7, #60]	@ 0x3c
  ofo = tmp & IP_OFFMASK;
 801cadc:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 801cade:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801cae2:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
  /* already fragmented? if so, the last fragment we create must have MF, too */
  mf_set = tmp & IP_MF;
 801cae6:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 801cae8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 801caec:	62fb      	str	r3, [r7, #44]	@ 0x2c

  left = (u16_t)(p->tot_len - IP_HLEN);
 801caee:	68fb      	ldr	r3, [r7, #12]
 801caf0:	891b      	ldrh	r3, [r3, #8]
 801caf2:	3b14      	subs	r3, #20
 801caf4:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42

  while (left) {
 801caf8:	e0e1      	b.n	801ccbe <ip4_frag+0x256>
    /* Fill this fragment */
    fragsize = LWIP_MIN(left, (u16_t)(nfb * 8));
 801cafa:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 801cafc:	00db      	lsls	r3, r3, #3
 801cafe:	b29b      	uxth	r3, r3
 801cb00:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 801cb04:	4293      	cmp	r3, r2
 801cb06:	bf28      	it	cs
 801cb08:	4613      	movcs	r3, r2
 801cb0a:	857b      	strh	r3, [r7, #42]	@ 0x2a
    /* When not using a static buffer, create a chain of pbufs.
     * The first will be a PBUF_RAM holding the link and IP header.
     * The rest will be PBUF_REFs mirroring the pbuf chain to be fragged,
     * but limited to the size of an mtu.
     */
    rambuf = pbuf_alloc(PBUF_LINK, IP_HLEN, PBUF_RAM);
 801cb0c:	f44f 7220 	mov.w	r2, #640	@ 0x280
 801cb10:	2114      	movs	r1, #20
 801cb12:	200e      	movs	r0, #14
 801cb14:	f7f6 fc84 	bl	8013420 <pbuf_alloc>
 801cb18:	6278      	str	r0, [r7, #36]	@ 0x24
    if (rambuf == NULL) {
 801cb1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801cb1c:	2b00      	cmp	r3, #0
 801cb1e:	f000 80d5 	beq.w	801cccc <ip4_frag+0x264>
      goto memerr;
    }
    LWIP_ASSERT("this needs a pbuf in one piece!",
 801cb22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801cb24:	895b      	ldrh	r3, [r3, #10]
 801cb26:	2b13      	cmp	r3, #19
 801cb28:	d806      	bhi.n	801cb38 <ip4_frag+0xd0>
 801cb2a:	4b6c      	ldr	r3, [pc, #432]	@ (801ccdc <ip4_frag+0x274>)
 801cb2c:	f44f 7249 	mov.w	r2, #804	@ 0x324
 801cb30:	496d      	ldr	r1, [pc, #436]	@ (801cce8 <ip4_frag+0x280>)
 801cb32:	486c      	ldr	r0, [pc, #432]	@ (801cce4 <ip4_frag+0x27c>)
 801cb34:	f001 faea 	bl	801e10c <iprintf>
                (rambuf->len >= (IP_HLEN)));
    SMEMCPY(rambuf->payload, original_iphdr, IP_HLEN);
 801cb38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801cb3a:	685b      	ldr	r3, [r3, #4]
 801cb3c:	2214      	movs	r2, #20
 801cb3e:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 801cb40:	4618      	mov	r0, r3
 801cb42:	f001 fc7a 	bl	801e43a <memcpy>
    iphdr = (struct ip_hdr *)rambuf->payload;
 801cb46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801cb48:	685b      	ldr	r3, [r3, #4]
 801cb4a:	633b      	str	r3, [r7, #48]	@ 0x30

    left_to_copy = fragsize;
 801cb4c:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 801cb4e:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
    while (left_to_copy) {
 801cb52:	e064      	b.n	801cc1e <ip4_frag+0x1b6>
      struct pbuf_custom_ref *pcr;
      u16_t plen = (u16_t)(p->len - poff);
 801cb54:	68fb      	ldr	r3, [r7, #12]
 801cb56:	895a      	ldrh	r2, [r3, #10]
 801cb58:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 801cb5a:	1ad3      	subs	r3, r2, r3
 801cb5c:	83fb      	strh	r3, [r7, #30]
      LWIP_ASSERT("p->len >= poff", p->len >= poff);
 801cb5e:	68fb      	ldr	r3, [r7, #12]
 801cb60:	895b      	ldrh	r3, [r3, #10]
 801cb62:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 801cb64:	429a      	cmp	r2, r3
 801cb66:	d906      	bls.n	801cb76 <ip4_frag+0x10e>
 801cb68:	4b5c      	ldr	r3, [pc, #368]	@ (801ccdc <ip4_frag+0x274>)
 801cb6a:	f240 322d 	movw	r2, #813	@ 0x32d
 801cb6e:	495f      	ldr	r1, [pc, #380]	@ (801ccec <ip4_frag+0x284>)
 801cb70:	485c      	ldr	r0, [pc, #368]	@ (801cce4 <ip4_frag+0x27c>)
 801cb72:	f001 facb 	bl	801e10c <iprintf>
      newpbuflen = LWIP_MIN(left_to_copy, plen);
 801cb76:	8bfa      	ldrh	r2, [r7, #30]
 801cb78:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 801cb7c:	4293      	cmp	r3, r2
 801cb7e:	bf28      	it	cs
 801cb80:	4613      	movcs	r3, r2
 801cb82:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
      /* Is this pbuf already empty? */
      if (!newpbuflen) {
 801cb86:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 801cb8a:	2b00      	cmp	r3, #0
 801cb8c:	d105      	bne.n	801cb9a <ip4_frag+0x132>
        poff = 0;
 801cb8e:	2300      	movs	r3, #0
 801cb90:	87fb      	strh	r3, [r7, #62]	@ 0x3e
        p = p->next;
 801cb92:	68fb      	ldr	r3, [r7, #12]
 801cb94:	681b      	ldr	r3, [r3, #0]
 801cb96:	60fb      	str	r3, [r7, #12]
        continue;
 801cb98:	e041      	b.n	801cc1e <ip4_frag+0x1b6>
      }
      pcr = ip_frag_alloc_pbuf_custom_ref();
 801cb9a:	f7ff ff0d 	bl	801c9b8 <ip_frag_alloc_pbuf_custom_ref>
 801cb9e:	61b8      	str	r0, [r7, #24]
      if (pcr == NULL) {
 801cba0:	69bb      	ldr	r3, [r7, #24]
 801cba2:	2b00      	cmp	r3, #0
 801cba4:	d103      	bne.n	801cbae <ip4_frag+0x146>
        pbuf_free(rambuf);
 801cba6:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801cba8:	f7f6 ff1e 	bl	80139e8 <pbuf_free>
        goto memerr;
 801cbac:	e08f      	b.n	801ccce <ip4_frag+0x266>
      }
      /* Mirror this pbuf, although we might not need all of it. */
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 801cbae:	69b8      	ldr	r0, [r7, #24]
                                    (u8_t *)p->payload + poff, newpbuflen);
 801cbb0:	68fb      	ldr	r3, [r7, #12]
 801cbb2:	685a      	ldr	r2, [r3, #4]
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 801cbb4:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 801cbb6:	4413      	add	r3, r2
 801cbb8:	f8b7 1046 	ldrh.w	r1, [r7, #70]	@ 0x46
 801cbbc:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 801cbc0:	9201      	str	r2, [sp, #4]
 801cbc2:	9300      	str	r3, [sp, #0]
 801cbc4:	4603      	mov	r3, r0
 801cbc6:	2241      	movs	r2, #65	@ 0x41
 801cbc8:	2000      	movs	r0, #0
 801cbca:	f7f6 fd53 	bl	8013674 <pbuf_alloced_custom>
 801cbce:	6178      	str	r0, [r7, #20]
      if (newpbuf == NULL) {
 801cbd0:	697b      	ldr	r3, [r7, #20]
 801cbd2:	2b00      	cmp	r3, #0
 801cbd4:	d106      	bne.n	801cbe4 <ip4_frag+0x17c>
        ip_frag_free_pbuf_custom_ref(pcr);
 801cbd6:	69b8      	ldr	r0, [r7, #24]
 801cbd8:	f7ff fef6 	bl	801c9c8 <ip_frag_free_pbuf_custom_ref>
        pbuf_free(rambuf);
 801cbdc:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801cbde:	f7f6 ff03 	bl	80139e8 <pbuf_free>
        goto memerr;
 801cbe2:	e074      	b.n	801ccce <ip4_frag+0x266>
      }
      pbuf_ref(p);
 801cbe4:	68f8      	ldr	r0, [r7, #12]
 801cbe6:	f7f6 ffa5 	bl	8013b34 <pbuf_ref>
      pcr->original = p;
 801cbea:	69bb      	ldr	r3, [r7, #24]
 801cbec:	68fa      	ldr	r2, [r7, #12]
 801cbee:	615a      	str	r2, [r3, #20]
      pcr->pc.custom_free_function = ipfrag_free_pbuf_custom;
 801cbf0:	69bb      	ldr	r3, [r7, #24]
 801cbf2:	4a3f      	ldr	r2, [pc, #252]	@ (801ccf0 <ip4_frag+0x288>)
 801cbf4:	611a      	str	r2, [r3, #16]

      /* Add it to end of rambuf's chain, but using pbuf_cat, not pbuf_chain
       * so that it is removed when pbuf_dechain is later called on rambuf.
       */
      pbuf_cat(rambuf, newpbuf);
 801cbf6:	6979      	ldr	r1, [r7, #20]
 801cbf8:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801cbfa:	f7f6 ffc3 	bl	8013b84 <pbuf_cat>
      left_to_copy = (u16_t)(left_to_copy - newpbuflen);
 801cbfe:	f8b7 2044 	ldrh.w	r2, [r7, #68]	@ 0x44
 801cc02:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 801cc06:	1ad3      	subs	r3, r2, r3
 801cc08:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
      if (left_to_copy) {
 801cc0c:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 801cc10:	2b00      	cmp	r3, #0
 801cc12:	d004      	beq.n	801cc1e <ip4_frag+0x1b6>
        poff = 0;
 801cc14:	2300      	movs	r3, #0
 801cc16:	87fb      	strh	r3, [r7, #62]	@ 0x3e
        p = p->next;
 801cc18:	68fb      	ldr	r3, [r7, #12]
 801cc1a:	681b      	ldr	r3, [r3, #0]
 801cc1c:	60fb      	str	r3, [r7, #12]
    while (left_to_copy) {
 801cc1e:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 801cc22:	2b00      	cmp	r3, #0
 801cc24:	d196      	bne.n	801cb54 <ip4_frag+0xec>
      }
    }
    poff = (u16_t)(poff + newpbuflen);
 801cc26:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 801cc28:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 801cc2c:	4413      	add	r3, r2
 801cc2e:	87fb      	strh	r3, [r7, #62]	@ 0x3e
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */

    /* Correct header */
    last = (left <= netif->mtu - IP_HLEN);
 801cc30:	68bb      	ldr	r3, [r7, #8]
 801cc32:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 801cc34:	f1a3 0213 	sub.w	r2, r3, #19
 801cc38:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 801cc3c:	429a      	cmp	r2, r3
 801cc3e:	bfcc      	ite	gt
 801cc40:	2301      	movgt	r3, #1
 801cc42:	2300      	movle	r3, #0
 801cc44:	b2db      	uxtb	r3, r3
 801cc46:	623b      	str	r3, [r7, #32]

    /* Set new offset and MF flag */
    tmp = (IP_OFFMASK & (ofo));
 801cc48:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 801cc4c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801cc50:	87bb      	strh	r3, [r7, #60]	@ 0x3c
    if (!last || mf_set) {
 801cc52:	6a3b      	ldr	r3, [r7, #32]
 801cc54:	2b00      	cmp	r3, #0
 801cc56:	d002      	beq.n	801cc5e <ip4_frag+0x1f6>
 801cc58:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801cc5a:	2b00      	cmp	r3, #0
 801cc5c:	d003      	beq.n	801cc66 <ip4_frag+0x1fe>
      /* the last fragment has MF set if the input frame had it */
      tmp = tmp | IP_MF;
 801cc5e:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 801cc60:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 801cc64:	87bb      	strh	r3, [r7, #60]	@ 0x3c
    }
    IPH_OFFSET_SET(iphdr, lwip_htons(tmp));
 801cc66:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 801cc68:	4618      	mov	r0, r3
 801cc6a:	f7f5 facf 	bl	801220c <lwip_htons>
 801cc6e:	4603      	mov	r3, r0
 801cc70:	461a      	mov	r2, r3
 801cc72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801cc74:	80da      	strh	r2, [r3, #6]
    IPH_LEN_SET(iphdr, lwip_htons((u16_t)(fragsize + IP_HLEN)));
 801cc76:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 801cc78:	3314      	adds	r3, #20
 801cc7a:	b29b      	uxth	r3, r3
 801cc7c:	4618      	mov	r0, r3
 801cc7e:	f7f5 fac5 	bl	801220c <lwip_htons>
 801cc82:	4603      	mov	r3, r0
 801cc84:	461a      	mov	r2, r3
 801cc86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801cc88:	805a      	strh	r2, [r3, #2]
    IPH_CHKSUM_SET(iphdr, 0);
 801cc8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801cc8c:	2200      	movs	r2, #0
 801cc8e:	729a      	strb	r2, [r3, #10]
 801cc90:	2200      	movs	r2, #0
 801cc92:	72da      	strb	r2, [r3, #11]
#endif /* CHECKSUM_GEN_IP */

    /* No need for separate header pbuf - we allowed room for it in rambuf
     * when allocated.
     */
    netif->output(netif, rambuf, dest);
 801cc94:	68bb      	ldr	r3, [r7, #8]
 801cc96:	695b      	ldr	r3, [r3, #20]
 801cc98:	687a      	ldr	r2, [r7, #4]
 801cc9a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 801cc9c:	68b8      	ldr	r0, [r7, #8]
 801cc9e:	4798      	blx	r3
     * recreate it next time round the loop. If we're lucky the hardware
     * will have already sent the packet, the free will really free, and
     * there will be zero memory penalty.
     */

    pbuf_free(rambuf);
 801cca0:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801cca2:	f7f6 fea1 	bl	80139e8 <pbuf_free>
    left = (u16_t)(left - fragsize);
 801cca6:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 801ccaa:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 801ccac:	1ad3      	subs	r3, r2, r3
 801ccae:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
    ofo = (u16_t)(ofo + nfb);
 801ccb2:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 801ccb6:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 801ccb8:	4413      	add	r3, r2
 801ccba:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
  while (left) {
 801ccbe:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 801ccc2:	2b00      	cmp	r3, #0
 801ccc4:	f47f af19 	bne.w	801cafa <ip4_frag+0x92>
  }
  MIB2_STATS_INC(mib2.ipfragoks);
  return ERR_OK;
 801ccc8:	2300      	movs	r3, #0
 801ccca:	e002      	b.n	801ccd2 <ip4_frag+0x26a>
      goto memerr;
 801cccc:	bf00      	nop
memerr:
  MIB2_STATS_INC(mib2.ipfragfails);
  return ERR_MEM;
 801ccce:	f04f 33ff 	mov.w	r3, #4294967295
}
 801ccd2:	4618      	mov	r0, r3
 801ccd4:	3748      	adds	r7, #72	@ 0x48
 801ccd6:	46bd      	mov	sp, r7
 801ccd8:	bd80      	pop	{r7, pc}
 801ccda:	bf00      	nop
 801ccdc:	080226d8 	.word	0x080226d8
 801cce0:	080228b4 	.word	0x080228b4
 801cce4:	08022720 	.word	0x08022720
 801cce8:	080228d0 	.word	0x080228d0
 801ccec:	080228f0 	.word	0x080228f0
 801ccf0:	0801ca01 	.word	0x0801ca01

0801ccf4 <ethernet_input>:
 * @see ETHARP_SUPPORT_VLAN
 * @see LWIP_HOOK_VLAN_CHECK
 */
err_t
ethernet_input(struct pbuf *p, struct netif *netif)
{
 801ccf4:	b580      	push	{r7, lr}
 801ccf6:	b086      	sub	sp, #24
 801ccf8:	af00      	add	r7, sp, #0
 801ccfa:	6078      	str	r0, [r7, #4]
 801ccfc:	6039      	str	r1, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t type;
#if LWIP_ARP || ETHARP_SUPPORT_VLAN || LWIP_IPV6
  u16_t next_hdr_offset = SIZEOF_ETH_HDR;
 801ccfe:	230e      	movs	r3, #14
 801cd00:	82fb      	strh	r3, [r7, #22]
#endif /* LWIP_ARP || ETHARP_SUPPORT_VLAN */

  LWIP_ASSERT_CORE_LOCKED();

  if (p->len <= SIZEOF_ETH_HDR) {
 801cd02:	687b      	ldr	r3, [r7, #4]
 801cd04:	895b      	ldrh	r3, [r3, #10]
 801cd06:	2b0e      	cmp	r3, #14
 801cd08:	d96e      	bls.n	801cde8 <ethernet_input+0xf4>
    ETHARP_STATS_INC(etharp.drop);
    MIB2_STATS_NETIF_INC(netif, ifinerrors);
    goto free_and_return;
  }

  if (p->if_idx == NETIF_NO_INDEX) {
 801cd0a:	687b      	ldr	r3, [r7, #4]
 801cd0c:	7bdb      	ldrb	r3, [r3, #15]
 801cd0e:	2b00      	cmp	r3, #0
 801cd10:	d106      	bne.n	801cd20 <ethernet_input+0x2c>
    p->if_idx = netif_get_index(netif);
 801cd12:	683b      	ldr	r3, [r7, #0]
 801cd14:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 801cd18:	3301      	adds	r3, #1
 801cd1a:	b2da      	uxtb	r2, r3
 801cd1c:	687b      	ldr	r3, [r7, #4]
 801cd1e:	73da      	strb	r2, [r3, #15]
  }

  /* points to packet payload, which starts with an Ethernet header */
  ethhdr = (struct eth_hdr *)p->payload;
 801cd20:	687b      	ldr	r3, [r7, #4]
 801cd22:	685b      	ldr	r3, [r3, #4]
 801cd24:	613b      	str	r3, [r7, #16]
               (unsigned char)ethhdr->dest.addr[3], (unsigned char)ethhdr->dest.addr[4], (unsigned char)ethhdr->dest.addr[5],
               (unsigned char)ethhdr->src.addr[0],  (unsigned char)ethhdr->src.addr[1],  (unsigned char)ethhdr->src.addr[2],
               (unsigned char)ethhdr->src.addr[3],  (unsigned char)ethhdr->src.addr[4],  (unsigned char)ethhdr->src.addr[5],
               lwip_htons(ethhdr->type)));

  type = ethhdr->type;
 801cd26:	693b      	ldr	r3, [r7, #16]
 801cd28:	7b1a      	ldrb	r2, [r3, #12]
 801cd2a:	7b5b      	ldrb	r3, [r3, #13]
 801cd2c:	021b      	lsls	r3, r3, #8
 801cd2e:	4313      	orrs	r3, r2
 801cd30:	81fb      	strh	r3, [r7, #14]

#if LWIP_ARP_FILTER_NETIF
  netif = LWIP_ARP_FILTER_NETIF_FN(p, netif, lwip_htons(type));
#endif /* LWIP_ARP_FILTER_NETIF*/

  if (ethhdr->dest.addr[0] & 1) {
 801cd32:	693b      	ldr	r3, [r7, #16]
 801cd34:	781b      	ldrb	r3, [r3, #0]
 801cd36:	f003 0301 	and.w	r3, r3, #1
 801cd3a:	2b00      	cmp	r3, #0
 801cd3c:	d023      	beq.n	801cd86 <ethernet_input+0x92>
    /* this might be a multicast or broadcast packet */
    if (ethhdr->dest.addr[0] == LL_IP4_MULTICAST_ADDR_0) {
 801cd3e:	693b      	ldr	r3, [r7, #16]
 801cd40:	781b      	ldrb	r3, [r3, #0]
 801cd42:	2b01      	cmp	r3, #1
 801cd44:	d10f      	bne.n	801cd66 <ethernet_input+0x72>
#if LWIP_IPV4
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 801cd46:	693b      	ldr	r3, [r7, #16]
 801cd48:	785b      	ldrb	r3, [r3, #1]
 801cd4a:	2b00      	cmp	r3, #0
 801cd4c:	d11b      	bne.n	801cd86 <ethernet_input+0x92>
          (ethhdr->dest.addr[2] == LL_IP4_MULTICAST_ADDR_2)) {
 801cd4e:	693b      	ldr	r3, [r7, #16]
 801cd50:	789b      	ldrb	r3, [r3, #2]
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 801cd52:	2b5e      	cmp	r3, #94	@ 0x5e
 801cd54:	d117      	bne.n	801cd86 <ethernet_input+0x92>
        /* mark the pbuf as link-layer multicast */
        p->flags |= PBUF_FLAG_LLMCAST;
 801cd56:	687b      	ldr	r3, [r7, #4]
 801cd58:	7b5b      	ldrb	r3, [r3, #13]
 801cd5a:	f043 0310 	orr.w	r3, r3, #16
 801cd5e:	b2da      	uxtb	r2, r3
 801cd60:	687b      	ldr	r3, [r7, #4]
 801cd62:	735a      	strb	r2, [r3, #13]
 801cd64:	e00f      	b.n	801cd86 <ethernet_input+0x92>
             (ethhdr->dest.addr[1] == LL_IP6_MULTICAST_ADDR_1)) {
      /* mark the pbuf as link-layer multicast */
      p->flags |= PBUF_FLAG_LLMCAST;
    }
#endif /* LWIP_IPV6 */
    else if (eth_addr_cmp(&ethhdr->dest, &ethbroadcast)) {
 801cd66:	693b      	ldr	r3, [r7, #16]
 801cd68:	2206      	movs	r2, #6
 801cd6a:	4928      	ldr	r1, [pc, #160]	@ (801ce0c <ethernet_input+0x118>)
 801cd6c:	4618      	mov	r0, r3
 801cd6e:	f001 fa44 	bl	801e1fa <memcmp>
 801cd72:	4603      	mov	r3, r0
 801cd74:	2b00      	cmp	r3, #0
 801cd76:	d106      	bne.n	801cd86 <ethernet_input+0x92>
      /* mark the pbuf as link-layer broadcast */
      p->flags |= PBUF_FLAG_LLBCAST;
 801cd78:	687b      	ldr	r3, [r7, #4]
 801cd7a:	7b5b      	ldrb	r3, [r3, #13]
 801cd7c:	f043 0308 	orr.w	r3, r3, #8
 801cd80:	b2da      	uxtb	r2, r3
 801cd82:	687b      	ldr	r3, [r7, #4]
 801cd84:	735a      	strb	r2, [r3, #13]
    }
  }

  switch (type) {
 801cd86:	89fb      	ldrh	r3, [r7, #14]
 801cd88:	2b08      	cmp	r3, #8
 801cd8a:	d003      	beq.n	801cd94 <ethernet_input+0xa0>
 801cd8c:	f5b3 6fc1 	cmp.w	r3, #1544	@ 0x608
 801cd90:	d014      	beq.n	801cdbc <ethernet_input+0xc8>
      }
#endif
      ETHARP_STATS_INC(etharp.proterr);
      ETHARP_STATS_INC(etharp.drop);
      MIB2_STATS_NETIF_INC(netif, ifinunknownprotos);
      goto free_and_return;
 801cd92:	e032      	b.n	801cdfa <ethernet_input+0x106>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 801cd94:	683b      	ldr	r3, [r7, #0]
 801cd96:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801cd9a:	f003 0308 	and.w	r3, r3, #8
 801cd9e:	2b00      	cmp	r3, #0
 801cda0:	d024      	beq.n	801cdec <ethernet_input+0xf8>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 801cda2:	8afb      	ldrh	r3, [r7, #22]
 801cda4:	4619      	mov	r1, r3
 801cda6:	6878      	ldr	r0, [r7, #4]
 801cda8:	f7f6 fd98 	bl	80138dc <pbuf_remove_header>
 801cdac:	4603      	mov	r3, r0
 801cdae:	2b00      	cmp	r3, #0
 801cdb0:	d11e      	bne.n	801cdf0 <ethernet_input+0xfc>
        ip4_input(p, netif);
 801cdb2:	6839      	ldr	r1, [r7, #0]
 801cdb4:	6878      	ldr	r0, [r7, #4]
 801cdb6:	f7fe ff21 	bl	801bbfc <ip4_input>
      break;
 801cdba:	e013      	b.n	801cde4 <ethernet_input+0xf0>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 801cdbc:	683b      	ldr	r3, [r7, #0]
 801cdbe:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801cdc2:	f003 0308 	and.w	r3, r3, #8
 801cdc6:	2b00      	cmp	r3, #0
 801cdc8:	d014      	beq.n	801cdf4 <ethernet_input+0x100>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 801cdca:	8afb      	ldrh	r3, [r7, #22]
 801cdcc:	4619      	mov	r1, r3
 801cdce:	6878      	ldr	r0, [r7, #4]
 801cdd0:	f7f6 fd84 	bl	80138dc <pbuf_remove_header>
 801cdd4:	4603      	mov	r3, r0
 801cdd6:	2b00      	cmp	r3, #0
 801cdd8:	d10e      	bne.n	801cdf8 <ethernet_input+0x104>
        etharp_input(p, netif);
 801cdda:	6839      	ldr	r1, [r7, #0]
 801cddc:	6878      	ldr	r0, [r7, #4]
 801cdde:	f7fe f8c1 	bl	801af64 <etharp_input>
      break;
 801cde2:	bf00      	nop
  }

  /* This means the pbuf is freed or consumed,
     so the caller doesn't have to free it again */
  return ERR_OK;
 801cde4:	2300      	movs	r3, #0
 801cde6:	e00c      	b.n	801ce02 <ethernet_input+0x10e>
    goto free_and_return;
 801cde8:	bf00      	nop
 801cdea:	e006      	b.n	801cdfa <ethernet_input+0x106>
        goto free_and_return;
 801cdec:	bf00      	nop
 801cdee:	e004      	b.n	801cdfa <ethernet_input+0x106>
        goto free_and_return;
 801cdf0:	bf00      	nop
 801cdf2:	e002      	b.n	801cdfa <ethernet_input+0x106>
        goto free_and_return;
 801cdf4:	bf00      	nop
 801cdf6:	e000      	b.n	801cdfa <ethernet_input+0x106>
        goto free_and_return;
 801cdf8:	bf00      	nop

free_and_return:
  pbuf_free(p);
 801cdfa:	6878      	ldr	r0, [r7, #4]
 801cdfc:	f7f6 fdf4 	bl	80139e8 <pbuf_free>
  return ERR_OK;
 801ce00:	2300      	movs	r3, #0
}
 801ce02:	4618      	mov	r0, r3
 801ce04:	3718      	adds	r7, #24
 801ce06:	46bd      	mov	sp, r7
 801ce08:	bd80      	pop	{r7, pc}
 801ce0a:	bf00      	nop
 801ce0c:	08034b5c 	.word	0x08034b5c

0801ce10 <ethernet_output>:
 * @return ERR_OK if the packet was sent, any other err_t on failure
 */
err_t
ethernet_output(struct netif * netif, struct pbuf * p,
                const struct eth_addr * src, const struct eth_addr * dst,
                u16_t eth_type) {
 801ce10:	b580      	push	{r7, lr}
 801ce12:	b086      	sub	sp, #24
 801ce14:	af00      	add	r7, sp, #0
 801ce16:	60f8      	str	r0, [r7, #12]
 801ce18:	60b9      	str	r1, [r7, #8]
 801ce1a:	607a      	str	r2, [r7, #4]
 801ce1c:	603b      	str	r3, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t eth_type_be = lwip_htons(eth_type);
 801ce1e:	8c3b      	ldrh	r3, [r7, #32]
 801ce20:	4618      	mov	r0, r3
 801ce22:	f7f5 f9f3 	bl	801220c <lwip_htons>
 801ce26:	4603      	mov	r3, r0
 801ce28:	82fb      	strh	r3, [r7, #22]

    eth_type_be = PP_HTONS(ETHTYPE_VLAN);
  } else
#endif /* ETHARP_SUPPORT_VLAN && defined(LWIP_HOOK_VLAN_SET) */
  {
    if (pbuf_add_header(p, SIZEOF_ETH_HDR) != 0) {
 801ce2a:	210e      	movs	r1, #14
 801ce2c:	68b8      	ldr	r0, [r7, #8]
 801ce2e:	f7f6 fd45 	bl	80138bc <pbuf_add_header>
 801ce32:	4603      	mov	r3, r0
 801ce34:	2b00      	cmp	r3, #0
 801ce36:	d125      	bne.n	801ce84 <ethernet_output+0x74>
    }
  }

  LWIP_ASSERT_CORE_LOCKED();

  ethhdr = (struct eth_hdr *)p->payload;
 801ce38:	68bb      	ldr	r3, [r7, #8]
 801ce3a:	685b      	ldr	r3, [r3, #4]
 801ce3c:	613b      	str	r3, [r7, #16]
  ethhdr->type = eth_type_be;
 801ce3e:	693b      	ldr	r3, [r7, #16]
 801ce40:	8afa      	ldrh	r2, [r7, #22]
 801ce42:	819a      	strh	r2, [r3, #12]
  SMEMCPY(&ethhdr->dest, dst, ETH_HWADDR_LEN);
 801ce44:	693b      	ldr	r3, [r7, #16]
 801ce46:	2206      	movs	r2, #6
 801ce48:	6839      	ldr	r1, [r7, #0]
 801ce4a:	4618      	mov	r0, r3
 801ce4c:	f001 faf5 	bl	801e43a <memcpy>
  SMEMCPY(&ethhdr->src,  src, ETH_HWADDR_LEN);
 801ce50:	693b      	ldr	r3, [r7, #16]
 801ce52:	3306      	adds	r3, #6
 801ce54:	2206      	movs	r2, #6
 801ce56:	6879      	ldr	r1, [r7, #4]
 801ce58:	4618      	mov	r0, r3
 801ce5a:	f001 faee 	bl	801e43a <memcpy>

  LWIP_ASSERT("netif->hwaddr_len must be 6 for ethernet_output!",
 801ce5e:	68fb      	ldr	r3, [r7, #12]
 801ce60:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 801ce64:	2b06      	cmp	r3, #6
 801ce66:	d006      	beq.n	801ce76 <ethernet_output+0x66>
 801ce68:	4b0a      	ldr	r3, [pc, #40]	@ (801ce94 <ethernet_output+0x84>)
 801ce6a:	f44f 7299 	mov.w	r2, #306	@ 0x132
 801ce6e:	490a      	ldr	r1, [pc, #40]	@ (801ce98 <ethernet_output+0x88>)
 801ce70:	480a      	ldr	r0, [pc, #40]	@ (801ce9c <ethernet_output+0x8c>)
 801ce72:	f001 f94b 	bl	801e10c <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE,
              ("ethernet_output: sending packet %p\n", (void *)p));

  /* send the packet */
  return netif->linkoutput(netif, p);
 801ce76:	68fb      	ldr	r3, [r7, #12]
 801ce78:	699b      	ldr	r3, [r3, #24]
 801ce7a:	68b9      	ldr	r1, [r7, #8]
 801ce7c:	68f8      	ldr	r0, [r7, #12]
 801ce7e:	4798      	blx	r3
 801ce80:	4603      	mov	r3, r0
 801ce82:	e002      	b.n	801ce8a <ethernet_output+0x7a>
      goto pbuf_header_failed;
 801ce84:	bf00      	nop

pbuf_header_failed:
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
              ("ethernet_output: could not allocate room for header.\n"));
  LINK_STATS_INC(link.lenerr);
  return ERR_BUF;
 801ce86:	f06f 0301 	mvn.w	r3, #1
}
 801ce8a:	4618      	mov	r0, r3
 801ce8c:	3718      	adds	r7, #24
 801ce8e:	46bd      	mov	sp, r7
 801ce90:	bd80      	pop	{r7, pc}
 801ce92:	bf00      	nop
 801ce94:	08022900 	.word	0x08022900
 801ce98:	08022938 	.word	0x08022938
 801ce9c:	0802296c 	.word	0x0802296c

0801cea0 <sys_mbox_new>:
#endif

/*-----------------------------------------------------------------------------------*/
//  Creates an empty mailbox.
err_t sys_mbox_new(sys_mbox_t *mbox, int size)
{
 801cea0:	b580      	push	{r7, lr}
 801cea2:	b086      	sub	sp, #24
 801cea4:	af00      	add	r7, sp, #0
 801cea6:	6078      	str	r0, [r7, #4]
 801cea8:	6039      	str	r1, [r7, #0]
#if (osCMSIS < 0x20000U)
  osMessageQDef(QUEUE, size, void *);
 801ceaa:	683b      	ldr	r3, [r7, #0]
 801ceac:	60bb      	str	r3, [r7, #8]
 801ceae:	2304      	movs	r3, #4
 801ceb0:	60fb      	str	r3, [r7, #12]
 801ceb2:	2300      	movs	r3, #0
 801ceb4:	613b      	str	r3, [r7, #16]
 801ceb6:	2300      	movs	r3, #0
 801ceb8:	617b      	str	r3, [r7, #20]
  *mbox = osMessageCreate(osMessageQ(QUEUE), NULL);
 801ceba:	f107 0308 	add.w	r3, r7, #8
 801cebe:	2100      	movs	r1, #0
 801cec0:	4618      	mov	r0, r3
 801cec2:	f7ef ff50 	bl	800cd66 <osMessageCreate>
 801cec6:	4602      	mov	r2, r0
 801cec8:	687b      	ldr	r3, [r7, #4]
 801ceca:	601a      	str	r2, [r3, #0]
  if(lwip_stats.sys.mbox.max < lwip_stats.sys.mbox.used)
  {
    lwip_stats.sys.mbox.max = lwip_stats.sys.mbox.used;
  }
#endif /* SYS_STATS */
  if(*mbox == NULL)
 801cecc:	687b      	ldr	r3, [r7, #4]
 801cece:	681b      	ldr	r3, [r3, #0]
 801ced0:	2b00      	cmp	r3, #0
 801ced2:	d102      	bne.n	801ceda <sys_mbox_new+0x3a>
    return ERR_MEM;
 801ced4:	f04f 33ff 	mov.w	r3, #4294967295
 801ced8:	e000      	b.n	801cedc <sys_mbox_new+0x3c>

  return ERR_OK;
 801ceda:	2300      	movs	r3, #0
}
 801cedc:	4618      	mov	r0, r3
 801cede:	3718      	adds	r7, #24
 801cee0:	46bd      	mov	sp, r7
 801cee2:	bd80      	pop	{r7, pc}

0801cee4 <sys_mbox_free>:
  Deallocates a mailbox. If there are messages still present in the
  mailbox when the mailbox is deallocated, it is an indication of a
  programming error in lwIP and the developer should be notified.
*/
void sys_mbox_free(sys_mbox_t *mbox)
{
 801cee4:	b580      	push	{r7, lr}
 801cee6:	b082      	sub	sp, #8
 801cee8:	af00      	add	r7, sp, #0
 801ceea:	6078      	str	r0, [r7, #4]
#if (osCMSIS < 0x20000U)
  if(osMessageWaiting(*mbox))
 801ceec:	687b      	ldr	r3, [r7, #4]
 801ceee:	681b      	ldr	r3, [r3, #0]
 801cef0:	4618      	mov	r0, r3
 801cef2:	f7f0 f815 	bl	800cf20 <osMessageWaiting>
    lwip_stats.sys.mbox.err++;
#endif /* SYS_STATS */

  }
#if (osCMSIS < 0x20000U)
  osMessageDelete(*mbox);
 801cef6:	687b      	ldr	r3, [r7, #4]
 801cef8:	681b      	ldr	r3, [r3, #0]
 801cefa:	4618      	mov	r0, r3
 801cefc:	f7f0 f826 	bl	800cf4c <osMessageDelete>
  osMessageQueueDelete(*mbox);
#endif
#if SYS_STATS
  --lwip_stats.sys.mbox.used;
#endif /* SYS_STATS */
}
 801cf00:	bf00      	nop
 801cf02:	3708      	adds	r7, #8
 801cf04:	46bd      	mov	sp, r7
 801cf06:	bd80      	pop	{r7, pc}

0801cf08 <sys_mbox_trypost>:


/*-----------------------------------------------------------------------------------*/
//   Try to post the "msg" to the mailbox.
err_t sys_mbox_trypost(sys_mbox_t *mbox, void *msg)
{
 801cf08:	b580      	push	{r7, lr}
 801cf0a:	b084      	sub	sp, #16
 801cf0c:	af00      	add	r7, sp, #0
 801cf0e:	6078      	str	r0, [r7, #4]
 801cf10:	6039      	str	r1, [r7, #0]
  err_t result;
#if (osCMSIS < 0x20000U)
  if(osMessagePut(*mbox, (uint32_t)msg, 0) == osOK)
 801cf12:	687b      	ldr	r3, [r7, #4]
 801cf14:	681b      	ldr	r3, [r3, #0]
 801cf16:	6839      	ldr	r1, [r7, #0]
 801cf18:	2200      	movs	r2, #0
 801cf1a:	4618      	mov	r0, r3
 801cf1c:	f7ef ff4c 	bl	800cdb8 <osMessagePut>
 801cf20:	4603      	mov	r3, r0
 801cf22:	2b00      	cmp	r3, #0
 801cf24:	d102      	bne.n	801cf2c <sys_mbox_trypost+0x24>
#else
  if(osMessageQueuePut(*mbox, &msg, 0, 0) == osOK)
#endif
  {
    result = ERR_OK;
 801cf26:	2300      	movs	r3, #0
 801cf28:	73fb      	strb	r3, [r7, #15]
 801cf2a:	e001      	b.n	801cf30 <sys_mbox_trypost+0x28>
  }
  else
  {
    // could not post, queue must be full
    result = ERR_MEM;
 801cf2c:	23ff      	movs	r3, #255	@ 0xff
 801cf2e:	73fb      	strb	r3, [r7, #15]
#if SYS_STATS
    lwip_stats.sys.mbox.err++;
#endif /* SYS_STATS */
  }

  return result;
 801cf30:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 801cf34:	4618      	mov	r0, r3
 801cf36:	3710      	adds	r7, #16
 801cf38:	46bd      	mov	sp, r7
 801cf3a:	bd80      	pop	{r7, pc}

0801cf3c <sys_arch_mbox_fetch>:

  Note that a function with a similar name, sys_mbox_fetch(), is
  implemented by lwIP.
*/
u32_t sys_arch_mbox_fetch(sys_mbox_t *mbox, void **msg, u32_t timeout)
{
 801cf3c:	b580      	push	{r7, lr}
 801cf3e:	b08c      	sub	sp, #48	@ 0x30
 801cf40:	af00      	add	r7, sp, #0
 801cf42:	61f8      	str	r0, [r7, #28]
 801cf44:	61b9      	str	r1, [r7, #24]
 801cf46:	617a      	str	r2, [r7, #20]
#if (osCMSIS < 0x20000U)
  osEvent event;
  uint32_t starttime = osKernelSysTick();
 801cf48:	f7ef fd2b 	bl	800c9a2 <osKernelSysTick>
 801cf4c:	62f8      	str	r0, [r7, #44]	@ 0x2c
#else
  osStatus_t status;
  uint32_t starttime = osKernelGetTickCount();
#endif
  if(timeout != 0)
 801cf4e:	697b      	ldr	r3, [r7, #20]
 801cf50:	2b00      	cmp	r3, #0
 801cf52:	d017      	beq.n	801cf84 <sys_arch_mbox_fetch+0x48>
  {
#if (osCMSIS < 0x20000U)
    event = osMessageGet (*mbox, timeout);
 801cf54:	69fb      	ldr	r3, [r7, #28]
 801cf56:	6819      	ldr	r1, [r3, #0]
 801cf58:	f107 0320 	add.w	r3, r7, #32
 801cf5c:	697a      	ldr	r2, [r7, #20]
 801cf5e:	4618      	mov	r0, r3
 801cf60:	f7ef ff6a 	bl	800ce38 <osMessageGet>

    if(event.status == osEventMessage)
 801cf64:	6a3b      	ldr	r3, [r7, #32]
 801cf66:	2b10      	cmp	r3, #16
 801cf68:	d109      	bne.n	801cf7e <sys_arch_mbox_fetch+0x42>
    {
      *msg = (void *)event.value.v;
 801cf6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801cf6c:	461a      	mov	r2, r3
 801cf6e:	69bb      	ldr	r3, [r7, #24]
 801cf70:	601a      	str	r2, [r3, #0]
      return (osKernelSysTick() - starttime);
 801cf72:	f7ef fd16 	bl	800c9a2 <osKernelSysTick>
 801cf76:	4602      	mov	r2, r0
 801cf78:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801cf7a:	1ad3      	subs	r3, r2, r3
 801cf7c:	e019      	b.n	801cfb2 <sys_arch_mbox_fetch+0x76>
      return (osKernelGetTickCount() - starttime);
    }
#endif
    else
    {
      return SYS_ARCH_TIMEOUT;
 801cf7e:	f04f 33ff 	mov.w	r3, #4294967295
 801cf82:	e016      	b.n	801cfb2 <sys_arch_mbox_fetch+0x76>
    }
  }
  else
  {
#if (osCMSIS < 0x20000U)
    event = osMessageGet (*mbox, osWaitForever);
 801cf84:	69fb      	ldr	r3, [r7, #28]
 801cf86:	6819      	ldr	r1, [r3, #0]
 801cf88:	463b      	mov	r3, r7
 801cf8a:	f04f 32ff 	mov.w	r2, #4294967295
 801cf8e:	4618      	mov	r0, r3
 801cf90:	f7ef ff52 	bl	800ce38 <osMessageGet>
 801cf94:	f107 0320 	add.w	r3, r7, #32
 801cf98:	463a      	mov	r2, r7
 801cf9a:	ca07      	ldmia	r2, {r0, r1, r2}
 801cf9c:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    *msg = (void *)event.value.v;
 801cfa0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801cfa2:	461a      	mov	r2, r3
 801cfa4:	69bb      	ldr	r3, [r7, #24]
 801cfa6:	601a      	str	r2, [r3, #0]
    return (osKernelSysTick() - starttime);
 801cfa8:	f7ef fcfb 	bl	800c9a2 <osKernelSysTick>
 801cfac:	4602      	mov	r2, r0
 801cfae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801cfb0:	1ad3      	subs	r3, r2, r3
#else
    osMessageQueueGet(*mbox, msg, 0, osWaitForever );
    return (osKernelGetTickCount() - starttime);
#endif
  }
}
 801cfb2:	4618      	mov	r0, r3
 801cfb4:	3730      	adds	r7, #48	@ 0x30
 801cfb6:	46bd      	mov	sp, r7
 801cfb8:	bd80      	pop	{r7, pc}

0801cfba <sys_arch_mbox_tryfetch>:
/*
  Similar to sys_arch_mbox_fetch, but if message is not ready immediately, we'll
  return with SYS_MBOX_EMPTY.  On success, 0 is returned.
*/
u32_t sys_arch_mbox_tryfetch(sys_mbox_t *mbox, void **msg)
{
 801cfba:	b580      	push	{r7, lr}
 801cfbc:	b086      	sub	sp, #24
 801cfbe:	af00      	add	r7, sp, #0
 801cfc0:	6078      	str	r0, [r7, #4]
 801cfc2:	6039      	str	r1, [r7, #0]
#if (osCMSIS < 0x20000U)
  osEvent event;

  event = osMessageGet (*mbox, 0);
 801cfc4:	687b      	ldr	r3, [r7, #4]
 801cfc6:	6819      	ldr	r1, [r3, #0]
 801cfc8:	f107 030c 	add.w	r3, r7, #12
 801cfcc:	2200      	movs	r2, #0
 801cfce:	4618      	mov	r0, r3
 801cfd0:	f7ef ff32 	bl	800ce38 <osMessageGet>

  if(event.status == osEventMessage)
 801cfd4:	68fb      	ldr	r3, [r7, #12]
 801cfd6:	2b10      	cmp	r3, #16
 801cfd8:	d105      	bne.n	801cfe6 <sys_arch_mbox_tryfetch+0x2c>
  {
    *msg = (void *)event.value.v;
 801cfda:	693b      	ldr	r3, [r7, #16]
 801cfdc:	461a      	mov	r2, r3
 801cfde:	683b      	ldr	r3, [r7, #0]
 801cfe0:	601a      	str	r2, [r3, #0]
#else
  if (osMessageQueueGet(*mbox, msg, 0, 0) == osOK)
  {
#endif
    return ERR_OK;
 801cfe2:	2300      	movs	r3, #0
 801cfe4:	e001      	b.n	801cfea <sys_arch_mbox_tryfetch+0x30>
  }
  else
  {
    return SYS_MBOX_EMPTY;
 801cfe6:	f04f 33ff 	mov.w	r3, #4294967295
  }
}
 801cfea:	4618      	mov	r0, r3
 801cfec:	3718      	adds	r7, #24
 801cfee:	46bd      	mov	sp, r7
 801cff0:	bd80      	pop	{r7, pc}

0801cff2 <sys_mbox_valid>:
/*----------------------------------------------------------------------------------*/
int sys_mbox_valid(sys_mbox_t *mbox)
{
 801cff2:	b480      	push	{r7}
 801cff4:	b083      	sub	sp, #12
 801cff6:	af00      	add	r7, sp, #0
 801cff8:	6078      	str	r0, [r7, #4]
  if (*mbox == SYS_MBOX_NULL)
 801cffa:	687b      	ldr	r3, [r7, #4]
 801cffc:	681b      	ldr	r3, [r3, #0]
 801cffe:	2b00      	cmp	r3, #0
 801d000:	d101      	bne.n	801d006 <sys_mbox_valid+0x14>
    return 0;
 801d002:	2300      	movs	r3, #0
 801d004:	e000      	b.n	801d008 <sys_mbox_valid+0x16>
  else
    return 1;
 801d006:	2301      	movs	r3, #1
}
 801d008:	4618      	mov	r0, r3
 801d00a:	370c      	adds	r7, #12
 801d00c:	46bd      	mov	sp, r7
 801d00e:	f85d 7b04 	ldr.w	r7, [sp], #4
 801d012:	4770      	bx	lr

0801d014 <sys_mbox_set_invalid>:
/*-----------------------------------------------------------------------------------*/
void sys_mbox_set_invalid(sys_mbox_t *mbox)
{
 801d014:	b480      	push	{r7}
 801d016:	b083      	sub	sp, #12
 801d018:	af00      	add	r7, sp, #0
 801d01a:	6078      	str	r0, [r7, #4]
  *mbox = SYS_MBOX_NULL;
 801d01c:	687b      	ldr	r3, [r7, #4]
 801d01e:	2200      	movs	r2, #0
 801d020:	601a      	str	r2, [r3, #0]
}
 801d022:	bf00      	nop
 801d024:	370c      	adds	r7, #12
 801d026:	46bd      	mov	sp, r7
 801d028:	f85d 7b04 	ldr.w	r7, [sp], #4
 801d02c:	4770      	bx	lr

0801d02e <sys_sem_new>:

/*-----------------------------------------------------------------------------------*/
//  Creates a new semaphore. The "count" argument specifies
//  the initial state of the semaphore.
err_t sys_sem_new(sys_sem_t *sem, u8_t count)
{
 801d02e:	b580      	push	{r7, lr}
 801d030:	b084      	sub	sp, #16
 801d032:	af00      	add	r7, sp, #0
 801d034:	6078      	str	r0, [r7, #4]
 801d036:	460b      	mov	r3, r1
 801d038:	70fb      	strb	r3, [r7, #3]
#if (osCMSIS < 0x20000U)
  osSemaphoreDef(SEM);
 801d03a:	2300      	movs	r3, #0
 801d03c:	60bb      	str	r3, [r7, #8]
 801d03e:	2300      	movs	r3, #0
 801d040:	60fb      	str	r3, [r7, #12]
  *sem = osSemaphoreCreate (osSemaphore(SEM), 1);
 801d042:	f107 0308 	add.w	r3, r7, #8
 801d046:	2101      	movs	r1, #1
 801d048:	4618      	mov	r0, r3
 801d04a:	f7ef fdc3 	bl	800cbd4 <osSemaphoreCreate>
 801d04e:	4602      	mov	r2, r0
 801d050:	687b      	ldr	r3, [r7, #4]
 801d052:	601a      	str	r2, [r3, #0]
#else
  *sem = osSemaphoreNew(UINT16_MAX, count, NULL);
#endif

  if(*sem == NULL)
 801d054:	687b      	ldr	r3, [r7, #4]
 801d056:	681b      	ldr	r3, [r3, #0]
 801d058:	2b00      	cmp	r3, #0
 801d05a:	d102      	bne.n	801d062 <sys_sem_new+0x34>
  {
#if SYS_STATS
    ++lwip_stats.sys.sem.err;
#endif /* SYS_STATS */
    return ERR_MEM;
 801d05c:	f04f 33ff 	mov.w	r3, #4294967295
 801d060:	e009      	b.n	801d076 <sys_sem_new+0x48>
  }

  if(count == 0)	// Means it can't be taken
 801d062:	78fb      	ldrb	r3, [r7, #3]
 801d064:	2b00      	cmp	r3, #0
 801d066:	d105      	bne.n	801d074 <sys_sem_new+0x46>
  {
#if (osCMSIS < 0x20000U)
    osSemaphoreWait(*sem, 0);
 801d068:	687b      	ldr	r3, [r7, #4]
 801d06a:	681b      	ldr	r3, [r3, #0]
 801d06c:	2100      	movs	r1, #0
 801d06e:	4618      	mov	r0, r3
 801d070:	f7ef fde2 	bl	800cc38 <osSemaphoreWait>
  if (lwip_stats.sys.sem.max < lwip_stats.sys.sem.used) {
    lwip_stats.sys.sem.max = lwip_stats.sys.sem.used;
  }
#endif /* SYS_STATS */

  return ERR_OK;
 801d074:	2300      	movs	r3, #0
}
 801d076:	4618      	mov	r0, r3
 801d078:	3710      	adds	r7, #16
 801d07a:	46bd      	mov	sp, r7
 801d07c:	bd80      	pop	{r7, pc}

0801d07e <sys_arch_sem_wait>:

  Notice that lwIP implements a function with a similar name,
  sys_sem_wait(), that uses the sys_arch_sem_wait() function.
*/
u32_t sys_arch_sem_wait(sys_sem_t *sem, u32_t timeout)
{
 801d07e:	b580      	push	{r7, lr}
 801d080:	b084      	sub	sp, #16
 801d082:	af00      	add	r7, sp, #0
 801d084:	6078      	str	r0, [r7, #4]
 801d086:	6039      	str	r1, [r7, #0]
#if (osCMSIS < 0x20000U)
  uint32_t starttime = osKernelSysTick();
 801d088:	f7ef fc8b 	bl	800c9a2 <osKernelSysTick>
 801d08c:	60f8      	str	r0, [r7, #12]
#else
  uint32_t starttime = osKernelGetTickCount();
#endif
  if(timeout != 0)
 801d08e:	683b      	ldr	r3, [r7, #0]
 801d090:	2b00      	cmp	r3, #0
 801d092:	d011      	beq.n	801d0b8 <sys_arch_sem_wait+0x3a>
  {
#if (osCMSIS < 0x20000U)
    if(osSemaphoreWait (*sem, timeout) == osOK)
 801d094:	687b      	ldr	r3, [r7, #4]
 801d096:	681b      	ldr	r3, [r3, #0]
 801d098:	6839      	ldr	r1, [r7, #0]
 801d09a:	4618      	mov	r0, r3
 801d09c:	f7ef fdcc 	bl	800cc38 <osSemaphoreWait>
 801d0a0:	4603      	mov	r3, r0
 801d0a2:	2b00      	cmp	r3, #0
 801d0a4:	d105      	bne.n	801d0b2 <sys_arch_sem_wait+0x34>
    {
      return (osKernelSysTick() - starttime);
 801d0a6:	f7ef fc7c 	bl	800c9a2 <osKernelSysTick>
 801d0aa:	4602      	mov	r2, r0
 801d0ac:	68fb      	ldr	r3, [r7, #12]
 801d0ae:	1ad3      	subs	r3, r2, r3
 801d0b0:	e012      	b.n	801d0d8 <sys_arch_sem_wait+0x5a>
        return (osKernelGetTickCount() - starttime);
#endif
    }
    else
    {
      return SYS_ARCH_TIMEOUT;
 801d0b2:	f04f 33ff 	mov.w	r3, #4294967295
 801d0b6:	e00f      	b.n	801d0d8 <sys_arch_sem_wait+0x5a>
    }
  }
  else
  {
#if (osCMSIS < 0x20000U)
    while(osSemaphoreWait (*sem, osWaitForever) != osOK);
 801d0b8:	bf00      	nop
 801d0ba:	687b      	ldr	r3, [r7, #4]
 801d0bc:	681b      	ldr	r3, [r3, #0]
 801d0be:	f04f 31ff 	mov.w	r1, #4294967295
 801d0c2:	4618      	mov	r0, r3
 801d0c4:	f7ef fdb8 	bl	800cc38 <osSemaphoreWait>
 801d0c8:	4603      	mov	r3, r0
 801d0ca:	2b00      	cmp	r3, #0
 801d0cc:	d1f5      	bne.n	801d0ba <sys_arch_sem_wait+0x3c>
    return (osKernelSysTick() - starttime);
 801d0ce:	f7ef fc68 	bl	800c9a2 <osKernelSysTick>
 801d0d2:	4602      	mov	r2, r0
 801d0d4:	68fb      	ldr	r3, [r7, #12]
 801d0d6:	1ad3      	subs	r3, r2, r3
#else
    while(osSemaphoreAcquire(*sem, osWaitForever) != osOK);
    return (osKernelGetTickCount() - starttime);
#endif
  }
}
 801d0d8:	4618      	mov	r0, r3
 801d0da:	3710      	adds	r7, #16
 801d0dc:	46bd      	mov	sp, r7
 801d0de:	bd80      	pop	{r7, pc}

0801d0e0 <sys_sem_signal>:

/*-----------------------------------------------------------------------------------*/
// Signals a semaphore
void sys_sem_signal(sys_sem_t *sem)
{
 801d0e0:	b580      	push	{r7, lr}
 801d0e2:	b082      	sub	sp, #8
 801d0e4:	af00      	add	r7, sp, #0
 801d0e6:	6078      	str	r0, [r7, #4]
  osSemaphoreRelease(*sem);
 801d0e8:	687b      	ldr	r3, [r7, #4]
 801d0ea:	681b      	ldr	r3, [r3, #0]
 801d0ec:	4618      	mov	r0, r3
 801d0ee:	f7ef fdf1 	bl	800ccd4 <osSemaphoreRelease>
}
 801d0f2:	bf00      	nop
 801d0f4:	3708      	adds	r7, #8
 801d0f6:	46bd      	mov	sp, r7
 801d0f8:	bd80      	pop	{r7, pc}

0801d0fa <sys_sem_free>:

/*-----------------------------------------------------------------------------------*/
// Deallocates a semaphore
void sys_sem_free(sys_sem_t *sem)
{
 801d0fa:	b580      	push	{r7, lr}
 801d0fc:	b082      	sub	sp, #8
 801d0fe:	af00      	add	r7, sp, #0
 801d100:	6078      	str	r0, [r7, #4]
#if SYS_STATS
  --lwip_stats.sys.sem.used;
#endif /* SYS_STATS */

  osSemaphoreDelete(*sem);
 801d102:	687b      	ldr	r3, [r7, #4]
 801d104:	681b      	ldr	r3, [r3, #0]
 801d106:	4618      	mov	r0, r3
 801d108:	f7ef fe1a 	bl	800cd40 <osSemaphoreDelete>
}
 801d10c:	bf00      	nop
 801d10e:	3708      	adds	r7, #8
 801d110:	46bd      	mov	sp, r7
 801d112:	bd80      	pop	{r7, pc}

0801d114 <sys_sem_valid>:
/*-----------------------------------------------------------------------------------*/
int sys_sem_valid(sys_sem_t *sem)
{
 801d114:	b480      	push	{r7}
 801d116:	b083      	sub	sp, #12
 801d118:	af00      	add	r7, sp, #0
 801d11a:	6078      	str	r0, [r7, #4]
  if (*sem == SYS_SEM_NULL)
 801d11c:	687b      	ldr	r3, [r7, #4]
 801d11e:	681b      	ldr	r3, [r3, #0]
 801d120:	2b00      	cmp	r3, #0
 801d122:	d101      	bne.n	801d128 <sys_sem_valid+0x14>
    return 0;
 801d124:	2300      	movs	r3, #0
 801d126:	e000      	b.n	801d12a <sys_sem_valid+0x16>
  else
    return 1;
 801d128:	2301      	movs	r3, #1
}
 801d12a:	4618      	mov	r0, r3
 801d12c:	370c      	adds	r7, #12
 801d12e:	46bd      	mov	sp, r7
 801d130:	f85d 7b04 	ldr.w	r7, [sp], #4
 801d134:	4770      	bx	lr

0801d136 <sys_sem_set_invalid>:

/*-----------------------------------------------------------------------------------*/
void sys_sem_set_invalid(sys_sem_t *sem)
{
 801d136:	b480      	push	{r7}
 801d138:	b083      	sub	sp, #12
 801d13a:	af00      	add	r7, sp, #0
 801d13c:	6078      	str	r0, [r7, #4]
  *sem = SYS_SEM_NULL;
 801d13e:	687b      	ldr	r3, [r7, #4]
 801d140:	2200      	movs	r2, #0
 801d142:	601a      	str	r2, [r3, #0]
}
 801d144:	bf00      	nop
 801d146:	370c      	adds	r7, #12
 801d148:	46bd      	mov	sp, r7
 801d14a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801d14e:	4770      	bx	lr

0801d150 <sys_init>:
#else
osMutexId_t lwip_sys_mutex;
#endif
// Initialize sys arch
void sys_init(void)
{
 801d150:	b580      	push	{r7, lr}
 801d152:	af00      	add	r7, sp, #0
#if (osCMSIS < 0x20000U)
  lwip_sys_mutex = osMutexCreate(osMutex(lwip_sys_mutex));
 801d154:	4803      	ldr	r0, [pc, #12]	@ (801d164 <sys_init+0x14>)
 801d156:	f7ef fca0 	bl	800ca9a <osMutexCreate>
 801d15a:	4603      	mov	r3, r0
 801d15c:	4a02      	ldr	r2, [pc, #8]	@ (801d168 <sys_init+0x18>)
 801d15e:	6013      	str	r3, [r2, #0]
#else
  lwip_sys_mutex = osMutexNew(NULL);
#endif
}
 801d160:	bf00      	nop
 801d162:	bd80      	pop	{r7, pc}
 801d164:	08034b6c 	.word	0x08034b6c
 801d168:	2000e64c 	.word	0x2000e64c

0801d16c <sys_mutex_new>:
                                      /* Mutexes*/
/*-----------------------------------------------------------------------------------*/
/*-----------------------------------------------------------------------------------*/
#if LWIP_COMPAT_MUTEX == 0
/* Create a new mutex*/
err_t sys_mutex_new(sys_mutex_t *mutex) {
 801d16c:	b580      	push	{r7, lr}
 801d16e:	b084      	sub	sp, #16
 801d170:	af00      	add	r7, sp, #0
 801d172:	6078      	str	r0, [r7, #4]

#if (osCMSIS < 0x20000U)
  osMutexDef(MUTEX);
 801d174:	2300      	movs	r3, #0
 801d176:	60bb      	str	r3, [r7, #8]
 801d178:	2300      	movs	r3, #0
 801d17a:	60fb      	str	r3, [r7, #12]
  *mutex = osMutexCreate(osMutex(MUTEX));
 801d17c:	f107 0308 	add.w	r3, r7, #8
 801d180:	4618      	mov	r0, r3
 801d182:	f7ef fc8a 	bl	800ca9a <osMutexCreate>
 801d186:	4602      	mov	r2, r0
 801d188:	687b      	ldr	r3, [r7, #4]
 801d18a:	601a      	str	r2, [r3, #0]
#else
  *mutex = osMutexNew(NULL);
#endif

  if(*mutex == NULL)
 801d18c:	687b      	ldr	r3, [r7, #4]
 801d18e:	681b      	ldr	r3, [r3, #0]
 801d190:	2b00      	cmp	r3, #0
 801d192:	d102      	bne.n	801d19a <sys_mutex_new+0x2e>
  {
#if SYS_STATS
    ++lwip_stats.sys.mutex.err;
#endif /* SYS_STATS */
    return ERR_MEM;
 801d194:	f04f 33ff 	mov.w	r3, #4294967295
 801d198:	e000      	b.n	801d19c <sys_mutex_new+0x30>
  ++lwip_stats.sys.mutex.used;
  if (lwip_stats.sys.mutex.max < lwip_stats.sys.mutex.used) {
    lwip_stats.sys.mutex.max = lwip_stats.sys.mutex.used;
  }
#endif /* SYS_STATS */
  return ERR_OK;
 801d19a:	2300      	movs	r3, #0
}
 801d19c:	4618      	mov	r0, r3
 801d19e:	3710      	adds	r7, #16
 801d1a0:	46bd      	mov	sp, r7
 801d1a2:	bd80      	pop	{r7, pc}

0801d1a4 <sys_mutex_lock>:
  osMutexDelete(*mutex);
}
/*-----------------------------------------------------------------------------------*/
/* Lock a mutex*/
void sys_mutex_lock(sys_mutex_t *mutex)
{
 801d1a4:	b580      	push	{r7, lr}
 801d1a6:	b082      	sub	sp, #8
 801d1a8:	af00      	add	r7, sp, #0
 801d1aa:	6078      	str	r0, [r7, #4]
#if (osCMSIS < 0x20000U)
  osMutexWait(*mutex, osWaitForever);
 801d1ac:	687b      	ldr	r3, [r7, #4]
 801d1ae:	681b      	ldr	r3, [r3, #0]
 801d1b0:	f04f 31ff 	mov.w	r1, #4294967295
 801d1b4:	4618      	mov	r0, r3
 801d1b6:	f7ef fc89 	bl	800cacc <osMutexWait>
#else
  osMutexAcquire(*mutex, osWaitForever);
#endif
}
 801d1ba:	bf00      	nop
 801d1bc:	3708      	adds	r7, #8
 801d1be:	46bd      	mov	sp, r7
 801d1c0:	bd80      	pop	{r7, pc}

0801d1c2 <sys_mutex_unlock>:

/*-----------------------------------------------------------------------------------*/
/* Unlock a mutex*/
void sys_mutex_unlock(sys_mutex_t *mutex)
{
 801d1c2:	b580      	push	{r7, lr}
 801d1c4:	b082      	sub	sp, #8
 801d1c6:	af00      	add	r7, sp, #0
 801d1c8:	6078      	str	r0, [r7, #4]
  osMutexRelease(*mutex);
 801d1ca:	687b      	ldr	r3, [r7, #4]
 801d1cc:	681b      	ldr	r3, [r3, #0]
 801d1ce:	4618      	mov	r0, r3
 801d1d0:	f7ef fcca 	bl	800cb68 <osMutexRelease>
}
 801d1d4:	bf00      	nop
 801d1d6:	3708      	adds	r7, #8
 801d1d8:	46bd      	mov	sp, r7
 801d1da:	bd80      	pop	{r7, pc}

0801d1dc <sys_thread_new>:
  function "thread()". The "arg" argument will be passed as an argument to the
  thread() function. The id of the new thread is returned. Both the id and
  the priority are system dependent.
*/
sys_thread_t sys_thread_new(const char *name, lwip_thread_fn thread , void *arg, int stacksize, int prio)
{
 801d1dc:	b580      	push	{r7, lr}
 801d1de:	b08c      	sub	sp, #48	@ 0x30
 801d1e0:	af00      	add	r7, sp, #0
 801d1e2:	60f8      	str	r0, [r7, #12]
 801d1e4:	60b9      	str	r1, [r7, #8]
 801d1e6:	607a      	str	r2, [r7, #4]
 801d1e8:	603b      	str	r3, [r7, #0]
#if (osCMSIS < 0x20000U)
  const osThreadDef_t os_thread_def = { (char *)name, (os_pthread)thread, (osPriority)prio, 0, stacksize};
 801d1ea:	f107 0314 	add.w	r3, r7, #20
 801d1ee:	2200      	movs	r2, #0
 801d1f0:	601a      	str	r2, [r3, #0]
 801d1f2:	605a      	str	r2, [r3, #4]
 801d1f4:	609a      	str	r2, [r3, #8]
 801d1f6:	60da      	str	r2, [r3, #12]
 801d1f8:	611a      	str	r2, [r3, #16]
 801d1fa:	615a      	str	r2, [r3, #20]
 801d1fc:	619a      	str	r2, [r3, #24]
 801d1fe:	68fb      	ldr	r3, [r7, #12]
 801d200:	617b      	str	r3, [r7, #20]
 801d202:	68bb      	ldr	r3, [r7, #8]
 801d204:	61bb      	str	r3, [r7, #24]
 801d206:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801d208:	b21b      	sxth	r3, r3
 801d20a:	83bb      	strh	r3, [r7, #28]
 801d20c:	683b      	ldr	r3, [r7, #0]
 801d20e:	627b      	str	r3, [r7, #36]	@ 0x24
  return osThreadCreate(&os_thread_def, arg);
 801d210:	f107 0314 	add.w	r3, r7, #20
 801d214:	6879      	ldr	r1, [r7, #4]
 801d216:	4618      	mov	r0, r3
 801d218:	f7ef fbd3 	bl	800c9c2 <osThreadCreate>
 801d21c:	4603      	mov	r3, r0
                        .stack_size = stacksize,
                        .priority = (osPriority_t)prio,
                      };
  return osThreadNew(thread, arg, &attributes);
#endif
}
 801d21e:	4618      	mov	r0, r3
 801d220:	3730      	adds	r7, #48	@ 0x30
 801d222:	46bd      	mov	sp, r7
 801d224:	bd80      	pop	{r7, pc}
	...

0801d228 <sys_arch_protect>:

  Note: This function is based on FreeRTOS API, because no equivalent CMSIS-RTOS
        API is available
*/
sys_prot_t sys_arch_protect(void)
{
 801d228:	b580      	push	{r7, lr}
 801d22a:	af00      	add	r7, sp, #0
#if (osCMSIS < 0x20000U)
  osMutexWait(lwip_sys_mutex, osWaitForever);
 801d22c:	4b04      	ldr	r3, [pc, #16]	@ (801d240 <sys_arch_protect+0x18>)
 801d22e:	681b      	ldr	r3, [r3, #0]
 801d230:	f04f 31ff 	mov.w	r1, #4294967295
 801d234:	4618      	mov	r0, r3
 801d236:	f7ef fc49 	bl	800cacc <osMutexWait>
#else
  osMutexAcquire(lwip_sys_mutex, osWaitForever);
#endif
  return (sys_prot_t)1;
 801d23a:	2301      	movs	r3, #1
}
 801d23c:	4618      	mov	r0, r3
 801d23e:	bd80      	pop	{r7, pc}
 801d240:	2000e64c 	.word	0x2000e64c

0801d244 <sys_arch_unprotect>:

  Note: This function is based on FreeRTOS API, because no equivalent CMSIS-RTOS
        API is available
*/
void sys_arch_unprotect(sys_prot_t pval)
{
 801d244:	b580      	push	{r7, lr}
 801d246:	b082      	sub	sp, #8
 801d248:	af00      	add	r7, sp, #0
 801d24a:	6078      	str	r0, [r7, #4]
  ( void ) pval;
  osMutexRelease(lwip_sys_mutex);
 801d24c:	4b04      	ldr	r3, [pc, #16]	@ (801d260 <sys_arch_unprotect+0x1c>)
 801d24e:	681b      	ldr	r3, [r3, #0]
 801d250:	4618      	mov	r0, r3
 801d252:	f7ef fc89 	bl	800cb68 <osMutexRelease>
}
 801d256:	bf00      	nop
 801d258:	3708      	adds	r7, #8
 801d25a:	46bd      	mov	sp, r7
 801d25c:	bd80      	pop	{r7, pc}
 801d25e:	bf00      	nop
 801d260:	2000e64c 	.word	0x2000e64c

0801d264 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 801d264:	b580      	push	{r7, lr}
 801d266:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 801d268:	2200      	movs	r2, #0
 801d26a:	4912      	ldr	r1, [pc, #72]	@ (801d2b4 <MX_USB_DEVICE_Init+0x50>)
 801d26c:	4812      	ldr	r0, [pc, #72]	@ (801d2b8 <MX_USB_DEVICE_Init+0x54>)
 801d26e:	f7ee f83b 	bl	800b2e8 <USBD_Init>
 801d272:	4603      	mov	r3, r0
 801d274:	2b00      	cmp	r3, #0
 801d276:	d001      	beq.n	801d27c <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 801d278:	f7e4 fd76 	bl	8001d68 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 801d27c:	490f      	ldr	r1, [pc, #60]	@ (801d2bc <MX_USB_DEVICE_Init+0x58>)
 801d27e:	480e      	ldr	r0, [pc, #56]	@ (801d2b8 <MX_USB_DEVICE_Init+0x54>)
 801d280:	f7ee f862 	bl	800b348 <USBD_RegisterClass>
 801d284:	4603      	mov	r3, r0
 801d286:	2b00      	cmp	r3, #0
 801d288:	d001      	beq.n	801d28e <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 801d28a:	f7e4 fd6d 	bl	8001d68 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 801d28e:	490c      	ldr	r1, [pc, #48]	@ (801d2c0 <MX_USB_DEVICE_Init+0x5c>)
 801d290:	4809      	ldr	r0, [pc, #36]	@ (801d2b8 <MX_USB_DEVICE_Init+0x54>)
 801d292:	f7ed ff59 	bl	800b148 <USBD_CDC_RegisterInterface>
 801d296:	4603      	mov	r3, r0
 801d298:	2b00      	cmp	r3, #0
 801d29a:	d001      	beq.n	801d2a0 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 801d29c:	f7e4 fd64 	bl	8001d68 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 801d2a0:	4805      	ldr	r0, [pc, #20]	@ (801d2b8 <MX_USB_DEVICE_Init+0x54>)
 801d2a2:	f7ee f887 	bl	800b3b4 <USBD_Start>
 801d2a6:	4603      	mov	r3, r0
 801d2a8:	2b00      	cmp	r3, #0
 801d2aa:	d001      	beq.n	801d2b0 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 801d2ac:	f7e4 fd5c 	bl	8001d68 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 801d2b0:	bf00      	nop
 801d2b2:	bd80      	pop	{r7, pc}
 801d2b4:	200000d8 	.word	0x200000d8
 801d2b8:	2000e650 	.word	0x2000e650
 801d2bc:	20000034 	.word	0x20000034
 801d2c0:	200000c4 	.word	0x200000c4

0801d2c4 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 801d2c4:	b580      	push	{r7, lr}
 801d2c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 801d2c8:	2200      	movs	r2, #0
 801d2ca:	4905      	ldr	r1, [pc, #20]	@ (801d2e0 <CDC_Init_FS+0x1c>)
 801d2cc:	4805      	ldr	r0, [pc, #20]	@ (801d2e4 <CDC_Init_FS+0x20>)
 801d2ce:	f7ed ff55 	bl	800b17c <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 801d2d2:	4905      	ldr	r1, [pc, #20]	@ (801d2e8 <CDC_Init_FS+0x24>)
 801d2d4:	4803      	ldr	r0, [pc, #12]	@ (801d2e4 <CDC_Init_FS+0x20>)
 801d2d6:	f7ed ff73 	bl	800b1c0 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 801d2da:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 801d2dc:	4618      	mov	r0, r3
 801d2de:	bd80      	pop	{r7, pc}
 801d2e0:	2000f12c 	.word	0x2000f12c
 801d2e4:	2000e650 	.word	0x2000e650
 801d2e8:	2000e92c 	.word	0x2000e92c

0801d2ec <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 801d2ec:	b480      	push	{r7}
 801d2ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 801d2f0:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 801d2f2:	4618      	mov	r0, r3
 801d2f4:	46bd      	mov	sp, r7
 801d2f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 801d2fa:	4770      	bx	lr

0801d2fc <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 801d2fc:	b480      	push	{r7}
 801d2fe:	b083      	sub	sp, #12
 801d300:	af00      	add	r7, sp, #0
 801d302:	4603      	mov	r3, r0
 801d304:	6039      	str	r1, [r7, #0]
 801d306:	71fb      	strb	r3, [r7, #7]
 801d308:	4613      	mov	r3, r2
 801d30a:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 801d30c:	79fb      	ldrb	r3, [r7, #7]
 801d30e:	2b23      	cmp	r3, #35	@ 0x23
 801d310:	d84a      	bhi.n	801d3a8 <CDC_Control_FS+0xac>
 801d312:	a201      	add	r2, pc, #4	@ (adr r2, 801d318 <CDC_Control_FS+0x1c>)
 801d314:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801d318:	0801d3a9 	.word	0x0801d3a9
 801d31c:	0801d3a9 	.word	0x0801d3a9
 801d320:	0801d3a9 	.word	0x0801d3a9
 801d324:	0801d3a9 	.word	0x0801d3a9
 801d328:	0801d3a9 	.word	0x0801d3a9
 801d32c:	0801d3a9 	.word	0x0801d3a9
 801d330:	0801d3a9 	.word	0x0801d3a9
 801d334:	0801d3a9 	.word	0x0801d3a9
 801d338:	0801d3a9 	.word	0x0801d3a9
 801d33c:	0801d3a9 	.word	0x0801d3a9
 801d340:	0801d3a9 	.word	0x0801d3a9
 801d344:	0801d3a9 	.word	0x0801d3a9
 801d348:	0801d3a9 	.word	0x0801d3a9
 801d34c:	0801d3a9 	.word	0x0801d3a9
 801d350:	0801d3a9 	.word	0x0801d3a9
 801d354:	0801d3a9 	.word	0x0801d3a9
 801d358:	0801d3a9 	.word	0x0801d3a9
 801d35c:	0801d3a9 	.word	0x0801d3a9
 801d360:	0801d3a9 	.word	0x0801d3a9
 801d364:	0801d3a9 	.word	0x0801d3a9
 801d368:	0801d3a9 	.word	0x0801d3a9
 801d36c:	0801d3a9 	.word	0x0801d3a9
 801d370:	0801d3a9 	.word	0x0801d3a9
 801d374:	0801d3a9 	.word	0x0801d3a9
 801d378:	0801d3a9 	.word	0x0801d3a9
 801d37c:	0801d3a9 	.word	0x0801d3a9
 801d380:	0801d3a9 	.word	0x0801d3a9
 801d384:	0801d3a9 	.word	0x0801d3a9
 801d388:	0801d3a9 	.word	0x0801d3a9
 801d38c:	0801d3a9 	.word	0x0801d3a9
 801d390:	0801d3a9 	.word	0x0801d3a9
 801d394:	0801d3a9 	.word	0x0801d3a9
 801d398:	0801d3a9 	.word	0x0801d3a9
 801d39c:	0801d3a9 	.word	0x0801d3a9
 801d3a0:	0801d3a9 	.word	0x0801d3a9
 801d3a4:	0801d3a9 	.word	0x0801d3a9
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 801d3a8:	bf00      	nop
  }

  return (USBD_OK);
 801d3aa:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 801d3ac:	4618      	mov	r0, r3
 801d3ae:	370c      	adds	r7, #12
 801d3b0:	46bd      	mov	sp, r7
 801d3b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 801d3b6:	4770      	bx	lr

0801d3b8 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 801d3b8:	b580      	push	{r7, lr}
 801d3ba:	b082      	sub	sp, #8
 801d3bc:	af00      	add	r7, sp, #0
 801d3be:	6078      	str	r0, [r7, #4]
 801d3c0:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 801d3c2:	6879      	ldr	r1, [r7, #4]
 801d3c4:	4805      	ldr	r0, [pc, #20]	@ (801d3dc <CDC_Receive_FS+0x24>)
 801d3c6:	f7ed fefb 	bl	800b1c0 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 801d3ca:	4804      	ldr	r0, [pc, #16]	@ (801d3dc <CDC_Receive_FS+0x24>)
 801d3cc:	f7ed ff56 	bl	800b27c <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 801d3d0:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 801d3d2:	4618      	mov	r0, r3
 801d3d4:	3708      	adds	r7, #8
 801d3d6:	46bd      	mov	sp, r7
 801d3d8:	bd80      	pop	{r7, pc}
 801d3da:	bf00      	nop
 801d3dc:	2000e650 	.word	0x2000e650

0801d3e0 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 801d3e0:	b580      	push	{r7, lr}
 801d3e2:	b084      	sub	sp, #16
 801d3e4:	af00      	add	r7, sp, #0
 801d3e6:	6078      	str	r0, [r7, #4]
 801d3e8:	460b      	mov	r3, r1
 801d3ea:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 801d3ec:	2300      	movs	r3, #0
 801d3ee:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 801d3f0:	4b0d      	ldr	r3, [pc, #52]	@ (801d428 <CDC_Transmit_FS+0x48>)
 801d3f2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 801d3f6:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 801d3f8:	68bb      	ldr	r3, [r7, #8]
 801d3fa:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 801d3fe:	2b00      	cmp	r3, #0
 801d400:	d001      	beq.n	801d406 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 801d402:	2301      	movs	r3, #1
 801d404:	e00b      	b.n	801d41e <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 801d406:	887b      	ldrh	r3, [r7, #2]
 801d408:	461a      	mov	r2, r3
 801d40a:	6879      	ldr	r1, [r7, #4]
 801d40c:	4806      	ldr	r0, [pc, #24]	@ (801d428 <CDC_Transmit_FS+0x48>)
 801d40e:	f7ed feb5 	bl	800b17c <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 801d412:	4805      	ldr	r0, [pc, #20]	@ (801d428 <CDC_Transmit_FS+0x48>)
 801d414:	f7ed fef2 	bl	800b1fc <USBD_CDC_TransmitPacket>
 801d418:	4603      	mov	r3, r0
 801d41a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 801d41c:	7bfb      	ldrb	r3, [r7, #15]
}
 801d41e:	4618      	mov	r0, r3
 801d420:	3710      	adds	r7, #16
 801d422:	46bd      	mov	sp, r7
 801d424:	bd80      	pop	{r7, pc}
 801d426:	bf00      	nop
 801d428:	2000e650 	.word	0x2000e650

0801d42c <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 801d42c:	b480      	push	{r7}
 801d42e:	b087      	sub	sp, #28
 801d430:	af00      	add	r7, sp, #0
 801d432:	60f8      	str	r0, [r7, #12]
 801d434:	60b9      	str	r1, [r7, #8]
 801d436:	4613      	mov	r3, r2
 801d438:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 801d43a:	2300      	movs	r3, #0
 801d43c:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 801d43e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 801d442:	4618      	mov	r0, r3
 801d444:	371c      	adds	r7, #28
 801d446:	46bd      	mov	sp, r7
 801d448:	f85d 7b04 	ldr.w	r7, [sp], #4
 801d44c:	4770      	bx	lr
	...

0801d450 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801d450:	b480      	push	{r7}
 801d452:	b083      	sub	sp, #12
 801d454:	af00      	add	r7, sp, #0
 801d456:	4603      	mov	r3, r0
 801d458:	6039      	str	r1, [r7, #0]
 801d45a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 801d45c:	683b      	ldr	r3, [r7, #0]
 801d45e:	2212      	movs	r2, #18
 801d460:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 801d462:	4b03      	ldr	r3, [pc, #12]	@ (801d470 <USBD_FS_DeviceDescriptor+0x20>)
}
 801d464:	4618      	mov	r0, r3
 801d466:	370c      	adds	r7, #12
 801d468:	46bd      	mov	sp, r7
 801d46a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801d46e:	4770      	bx	lr
 801d470:	200000f8 	.word	0x200000f8

0801d474 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801d474:	b480      	push	{r7}
 801d476:	b083      	sub	sp, #12
 801d478:	af00      	add	r7, sp, #0
 801d47a:	4603      	mov	r3, r0
 801d47c:	6039      	str	r1, [r7, #0]
 801d47e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 801d480:	683b      	ldr	r3, [r7, #0]
 801d482:	2204      	movs	r2, #4
 801d484:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 801d486:	4b03      	ldr	r3, [pc, #12]	@ (801d494 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 801d488:	4618      	mov	r0, r3
 801d48a:	370c      	adds	r7, #12
 801d48c:	46bd      	mov	sp, r7
 801d48e:	f85d 7b04 	ldr.w	r7, [sp], #4
 801d492:	4770      	bx	lr
 801d494:	20000118 	.word	0x20000118

0801d498 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801d498:	b580      	push	{r7, lr}
 801d49a:	b082      	sub	sp, #8
 801d49c:	af00      	add	r7, sp, #0
 801d49e:	4603      	mov	r3, r0
 801d4a0:	6039      	str	r1, [r7, #0]
 801d4a2:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 801d4a4:	79fb      	ldrb	r3, [r7, #7]
 801d4a6:	2b00      	cmp	r3, #0
 801d4a8:	d105      	bne.n	801d4b6 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 801d4aa:	683a      	ldr	r2, [r7, #0]
 801d4ac:	4907      	ldr	r1, [pc, #28]	@ (801d4cc <USBD_FS_ProductStrDescriptor+0x34>)
 801d4ae:	4808      	ldr	r0, [pc, #32]	@ (801d4d0 <USBD_FS_ProductStrDescriptor+0x38>)
 801d4b0:	f7ef f95a 	bl	800c768 <USBD_GetString>
 801d4b4:	e004      	b.n	801d4c0 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 801d4b6:	683a      	ldr	r2, [r7, #0]
 801d4b8:	4904      	ldr	r1, [pc, #16]	@ (801d4cc <USBD_FS_ProductStrDescriptor+0x34>)
 801d4ba:	4805      	ldr	r0, [pc, #20]	@ (801d4d0 <USBD_FS_ProductStrDescriptor+0x38>)
 801d4bc:	f7ef f954 	bl	800c768 <USBD_GetString>
  }
  return USBD_StrDesc;
 801d4c0:	4b02      	ldr	r3, [pc, #8]	@ (801d4cc <USBD_FS_ProductStrDescriptor+0x34>)
}
 801d4c2:	4618      	mov	r0, r3
 801d4c4:	3708      	adds	r7, #8
 801d4c6:	46bd      	mov	sp, r7
 801d4c8:	bd80      	pop	{r7, pc}
 801d4ca:	bf00      	nop
 801d4cc:	2000f92c 	.word	0x2000f92c
 801d4d0:	08022994 	.word	0x08022994

0801d4d4 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801d4d4:	b580      	push	{r7, lr}
 801d4d6:	b082      	sub	sp, #8
 801d4d8:	af00      	add	r7, sp, #0
 801d4da:	4603      	mov	r3, r0
 801d4dc:	6039      	str	r1, [r7, #0]
 801d4de:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 801d4e0:	683a      	ldr	r2, [r7, #0]
 801d4e2:	4904      	ldr	r1, [pc, #16]	@ (801d4f4 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 801d4e4:	4804      	ldr	r0, [pc, #16]	@ (801d4f8 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 801d4e6:	f7ef f93f 	bl	800c768 <USBD_GetString>
  return USBD_StrDesc;
 801d4ea:	4b02      	ldr	r3, [pc, #8]	@ (801d4f4 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 801d4ec:	4618      	mov	r0, r3
 801d4ee:	3708      	adds	r7, #8
 801d4f0:	46bd      	mov	sp, r7
 801d4f2:	bd80      	pop	{r7, pc}
 801d4f4:	2000f92c 	.word	0x2000f92c
 801d4f8:	080229ac 	.word	0x080229ac

0801d4fc <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801d4fc:	b580      	push	{r7, lr}
 801d4fe:	b082      	sub	sp, #8
 801d500:	af00      	add	r7, sp, #0
 801d502:	4603      	mov	r3, r0
 801d504:	6039      	str	r1, [r7, #0]
 801d506:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 801d508:	683b      	ldr	r3, [r7, #0]
 801d50a:	221a      	movs	r2, #26
 801d50c:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 801d50e:	f000 f855 	bl	801d5bc <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 801d512:	4b02      	ldr	r3, [pc, #8]	@ (801d51c <USBD_FS_SerialStrDescriptor+0x20>)
}
 801d514:	4618      	mov	r0, r3
 801d516:	3708      	adds	r7, #8
 801d518:	46bd      	mov	sp, r7
 801d51a:	bd80      	pop	{r7, pc}
 801d51c:	2000011c 	.word	0x2000011c

0801d520 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801d520:	b580      	push	{r7, lr}
 801d522:	b082      	sub	sp, #8
 801d524:	af00      	add	r7, sp, #0
 801d526:	4603      	mov	r3, r0
 801d528:	6039      	str	r1, [r7, #0]
 801d52a:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 801d52c:	79fb      	ldrb	r3, [r7, #7]
 801d52e:	2b00      	cmp	r3, #0
 801d530:	d105      	bne.n	801d53e <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 801d532:	683a      	ldr	r2, [r7, #0]
 801d534:	4907      	ldr	r1, [pc, #28]	@ (801d554 <USBD_FS_ConfigStrDescriptor+0x34>)
 801d536:	4808      	ldr	r0, [pc, #32]	@ (801d558 <USBD_FS_ConfigStrDescriptor+0x38>)
 801d538:	f7ef f916 	bl	800c768 <USBD_GetString>
 801d53c:	e004      	b.n	801d548 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 801d53e:	683a      	ldr	r2, [r7, #0]
 801d540:	4904      	ldr	r1, [pc, #16]	@ (801d554 <USBD_FS_ConfigStrDescriptor+0x34>)
 801d542:	4805      	ldr	r0, [pc, #20]	@ (801d558 <USBD_FS_ConfigStrDescriptor+0x38>)
 801d544:	f7ef f910 	bl	800c768 <USBD_GetString>
  }
  return USBD_StrDesc;
 801d548:	4b02      	ldr	r3, [pc, #8]	@ (801d554 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 801d54a:	4618      	mov	r0, r3
 801d54c:	3708      	adds	r7, #8
 801d54e:	46bd      	mov	sp, r7
 801d550:	bd80      	pop	{r7, pc}
 801d552:	bf00      	nop
 801d554:	2000f92c 	.word	0x2000f92c
 801d558:	080229c0 	.word	0x080229c0

0801d55c <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801d55c:	b580      	push	{r7, lr}
 801d55e:	b082      	sub	sp, #8
 801d560:	af00      	add	r7, sp, #0
 801d562:	4603      	mov	r3, r0
 801d564:	6039      	str	r1, [r7, #0]
 801d566:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 801d568:	79fb      	ldrb	r3, [r7, #7]
 801d56a:	2b00      	cmp	r3, #0
 801d56c:	d105      	bne.n	801d57a <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 801d56e:	683a      	ldr	r2, [r7, #0]
 801d570:	4907      	ldr	r1, [pc, #28]	@ (801d590 <USBD_FS_InterfaceStrDescriptor+0x34>)
 801d572:	4808      	ldr	r0, [pc, #32]	@ (801d594 <USBD_FS_InterfaceStrDescriptor+0x38>)
 801d574:	f7ef f8f8 	bl	800c768 <USBD_GetString>
 801d578:	e004      	b.n	801d584 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 801d57a:	683a      	ldr	r2, [r7, #0]
 801d57c:	4904      	ldr	r1, [pc, #16]	@ (801d590 <USBD_FS_InterfaceStrDescriptor+0x34>)
 801d57e:	4805      	ldr	r0, [pc, #20]	@ (801d594 <USBD_FS_InterfaceStrDescriptor+0x38>)
 801d580:	f7ef f8f2 	bl	800c768 <USBD_GetString>
  }
  return USBD_StrDesc;
 801d584:	4b02      	ldr	r3, [pc, #8]	@ (801d590 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 801d586:	4618      	mov	r0, r3
 801d588:	3708      	adds	r7, #8
 801d58a:	46bd      	mov	sp, r7
 801d58c:	bd80      	pop	{r7, pc}
 801d58e:	bf00      	nop
 801d590:	2000f92c 	.word	0x2000f92c
 801d594:	080229cc 	.word	0x080229cc

0801d598 <USBD_FS_USR_BOSDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_USR_BOSDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801d598:	b480      	push	{r7}
 801d59a:	b083      	sub	sp, #12
 801d59c:	af00      	add	r7, sp, #0
 801d59e:	4603      	mov	r3, r0
 801d5a0:	6039      	str	r1, [r7, #0]
 801d5a2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_BOSDesc);
 801d5a4:	683b      	ldr	r3, [r7, #0]
 801d5a6:	220c      	movs	r2, #12
 801d5a8:	801a      	strh	r2, [r3, #0]
  return (uint8_t*)USBD_FS_BOSDesc;
 801d5aa:	4b03      	ldr	r3, [pc, #12]	@ (801d5b8 <USBD_FS_USR_BOSDescriptor+0x20>)
}
 801d5ac:	4618      	mov	r0, r3
 801d5ae:	370c      	adds	r7, #12
 801d5b0:	46bd      	mov	sp, r7
 801d5b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 801d5b6:	4770      	bx	lr
 801d5b8:	2000010c 	.word	0x2000010c

0801d5bc <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 801d5bc:	b580      	push	{r7, lr}
 801d5be:	b084      	sub	sp, #16
 801d5c0:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 801d5c2:	4b0f      	ldr	r3, [pc, #60]	@ (801d600 <Get_SerialNum+0x44>)
 801d5c4:	681b      	ldr	r3, [r3, #0]
 801d5c6:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 801d5c8:	4b0e      	ldr	r3, [pc, #56]	@ (801d604 <Get_SerialNum+0x48>)
 801d5ca:	681b      	ldr	r3, [r3, #0]
 801d5cc:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 801d5ce:	4b0e      	ldr	r3, [pc, #56]	@ (801d608 <Get_SerialNum+0x4c>)
 801d5d0:	681b      	ldr	r3, [r3, #0]
 801d5d2:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 801d5d4:	68fa      	ldr	r2, [r7, #12]
 801d5d6:	687b      	ldr	r3, [r7, #4]
 801d5d8:	4413      	add	r3, r2
 801d5da:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 801d5dc:	68fb      	ldr	r3, [r7, #12]
 801d5de:	2b00      	cmp	r3, #0
 801d5e0:	d009      	beq.n	801d5f6 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 801d5e2:	2208      	movs	r2, #8
 801d5e4:	4909      	ldr	r1, [pc, #36]	@ (801d60c <Get_SerialNum+0x50>)
 801d5e6:	68f8      	ldr	r0, [r7, #12]
 801d5e8:	f000 f814 	bl	801d614 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 801d5ec:	2204      	movs	r2, #4
 801d5ee:	4908      	ldr	r1, [pc, #32]	@ (801d610 <Get_SerialNum+0x54>)
 801d5f0:	68b8      	ldr	r0, [r7, #8]
 801d5f2:	f000 f80f 	bl	801d614 <IntToUnicode>
  }
}
 801d5f6:	bf00      	nop
 801d5f8:	3710      	adds	r7, #16
 801d5fa:	46bd      	mov	sp, r7
 801d5fc:	bd80      	pop	{r7, pc}
 801d5fe:	bf00      	nop
 801d600:	1ff0f420 	.word	0x1ff0f420
 801d604:	1ff0f424 	.word	0x1ff0f424
 801d608:	1ff0f428 	.word	0x1ff0f428
 801d60c:	2000011e 	.word	0x2000011e
 801d610:	2000012e 	.word	0x2000012e

0801d614 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 801d614:	b480      	push	{r7}
 801d616:	b087      	sub	sp, #28
 801d618:	af00      	add	r7, sp, #0
 801d61a:	60f8      	str	r0, [r7, #12]
 801d61c:	60b9      	str	r1, [r7, #8]
 801d61e:	4613      	mov	r3, r2
 801d620:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 801d622:	2300      	movs	r3, #0
 801d624:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 801d626:	2300      	movs	r3, #0
 801d628:	75fb      	strb	r3, [r7, #23]
 801d62a:	e027      	b.n	801d67c <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 801d62c:	68fb      	ldr	r3, [r7, #12]
 801d62e:	0f1b      	lsrs	r3, r3, #28
 801d630:	2b09      	cmp	r3, #9
 801d632:	d80b      	bhi.n	801d64c <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 801d634:	68fb      	ldr	r3, [r7, #12]
 801d636:	0f1b      	lsrs	r3, r3, #28
 801d638:	b2da      	uxtb	r2, r3
 801d63a:	7dfb      	ldrb	r3, [r7, #23]
 801d63c:	005b      	lsls	r3, r3, #1
 801d63e:	4619      	mov	r1, r3
 801d640:	68bb      	ldr	r3, [r7, #8]
 801d642:	440b      	add	r3, r1
 801d644:	3230      	adds	r2, #48	@ 0x30
 801d646:	b2d2      	uxtb	r2, r2
 801d648:	701a      	strb	r2, [r3, #0]
 801d64a:	e00a      	b.n	801d662 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 801d64c:	68fb      	ldr	r3, [r7, #12]
 801d64e:	0f1b      	lsrs	r3, r3, #28
 801d650:	b2da      	uxtb	r2, r3
 801d652:	7dfb      	ldrb	r3, [r7, #23]
 801d654:	005b      	lsls	r3, r3, #1
 801d656:	4619      	mov	r1, r3
 801d658:	68bb      	ldr	r3, [r7, #8]
 801d65a:	440b      	add	r3, r1
 801d65c:	3237      	adds	r2, #55	@ 0x37
 801d65e:	b2d2      	uxtb	r2, r2
 801d660:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 801d662:	68fb      	ldr	r3, [r7, #12]
 801d664:	011b      	lsls	r3, r3, #4
 801d666:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 801d668:	7dfb      	ldrb	r3, [r7, #23]
 801d66a:	005b      	lsls	r3, r3, #1
 801d66c:	3301      	adds	r3, #1
 801d66e:	68ba      	ldr	r2, [r7, #8]
 801d670:	4413      	add	r3, r2
 801d672:	2200      	movs	r2, #0
 801d674:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 801d676:	7dfb      	ldrb	r3, [r7, #23]
 801d678:	3301      	adds	r3, #1
 801d67a:	75fb      	strb	r3, [r7, #23]
 801d67c:	7dfa      	ldrb	r2, [r7, #23]
 801d67e:	79fb      	ldrb	r3, [r7, #7]
 801d680:	429a      	cmp	r2, r3
 801d682:	d3d3      	bcc.n	801d62c <IntToUnicode+0x18>
  }
}
 801d684:	bf00      	nop
 801d686:	bf00      	nop
 801d688:	371c      	adds	r7, #28
 801d68a:	46bd      	mov	sp, r7
 801d68c:	f85d 7b04 	ldr.w	r7, [sp], #4
 801d690:	4770      	bx	lr
	...

0801d694 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 801d694:	b580      	push	{r7, lr}
 801d696:	b0ae      	sub	sp, #184	@ 0xb8
 801d698:	af00      	add	r7, sp, #0
 801d69a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 801d69c:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 801d6a0:	2200      	movs	r2, #0
 801d6a2:	601a      	str	r2, [r3, #0]
 801d6a4:	605a      	str	r2, [r3, #4]
 801d6a6:	609a      	str	r2, [r3, #8]
 801d6a8:	60da      	str	r2, [r3, #12]
 801d6aa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 801d6ac:	f107 0314 	add.w	r3, r7, #20
 801d6b0:	2290      	movs	r2, #144	@ 0x90
 801d6b2:	2100      	movs	r1, #0
 801d6b4:	4618      	mov	r0, r3
 801d6b6:	f000 fdca 	bl	801e24e <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 801d6ba:	687b      	ldr	r3, [r7, #4]
 801d6bc:	681b      	ldr	r3, [r3, #0]
 801d6be:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 801d6c2:	d161      	bne.n	801d788 <HAL_PCD_MspInit+0xf4>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 801d6c4:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 801d6c8:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 801d6ca:	2300      	movs	r3, #0
 801d6cc:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 801d6d0:	f107 0314 	add.w	r3, r7, #20
 801d6d4:	4618      	mov	r0, r3
 801d6d6:	f7e9 faff 	bl	8006cd8 <HAL_RCCEx_PeriphCLKConfig>
 801d6da:	4603      	mov	r3, r0
 801d6dc:	2b00      	cmp	r3, #0
 801d6de:	d001      	beq.n	801d6e4 <HAL_PCD_MspInit+0x50>
    {
      Error_Handler();
 801d6e0:	f7e4 fb42 	bl	8001d68 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 801d6e4:	4b2a      	ldr	r3, [pc, #168]	@ (801d790 <HAL_PCD_MspInit+0xfc>)
 801d6e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801d6e8:	4a29      	ldr	r2, [pc, #164]	@ (801d790 <HAL_PCD_MspInit+0xfc>)
 801d6ea:	f043 0301 	orr.w	r3, r3, #1
 801d6ee:	6313      	str	r3, [r2, #48]	@ 0x30
 801d6f0:	4b27      	ldr	r3, [pc, #156]	@ (801d790 <HAL_PCD_MspInit+0xfc>)
 801d6f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801d6f4:	f003 0301 	and.w	r3, r3, #1
 801d6f8:	613b      	str	r3, [r7, #16]
 801d6fa:	693b      	ldr	r3, [r7, #16]
    PA8     ------> USB_OTG_FS_SOF
    PA9     ------> USB_OTG_FS_VBUS
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_11|GPIO_PIN_12;
 801d6fc:	f44f 53c8 	mov.w	r3, #6400	@ 0x1900
 801d700:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 801d704:	2302      	movs	r3, #2
 801d706:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 801d70a:	2300      	movs	r3, #0
 801d70c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 801d710:	2303      	movs	r3, #3
 801d712:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 801d716:	230a      	movs	r3, #10
 801d718:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 801d71c:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 801d720:	4619      	mov	r1, r3
 801d722:	481c      	ldr	r0, [pc, #112]	@ (801d794 <HAL_PCD_MspInit+0x100>)
 801d724:	f7e6 faf6 	bl	8003d14 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 801d728:	f44f 7300 	mov.w	r3, #512	@ 0x200
 801d72c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 801d730:	2300      	movs	r3, #0
 801d732:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 801d736:	2300      	movs	r3, #0
 801d738:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 801d73c:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 801d740:	4619      	mov	r1, r3
 801d742:	4814      	ldr	r0, [pc, #80]	@ (801d794 <HAL_PCD_MspInit+0x100>)
 801d744:	f7e6 fae6 	bl	8003d14 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 801d748:	4b11      	ldr	r3, [pc, #68]	@ (801d790 <HAL_PCD_MspInit+0xfc>)
 801d74a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801d74c:	4a10      	ldr	r2, [pc, #64]	@ (801d790 <HAL_PCD_MspInit+0xfc>)
 801d74e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801d752:	6353      	str	r3, [r2, #52]	@ 0x34
 801d754:	4b0e      	ldr	r3, [pc, #56]	@ (801d790 <HAL_PCD_MspInit+0xfc>)
 801d756:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801d758:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 801d75c:	60fb      	str	r3, [r7, #12]
 801d75e:	68fb      	ldr	r3, [r7, #12]
 801d760:	4b0b      	ldr	r3, [pc, #44]	@ (801d790 <HAL_PCD_MspInit+0xfc>)
 801d762:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801d764:	4a0a      	ldr	r2, [pc, #40]	@ (801d790 <HAL_PCD_MspInit+0xfc>)
 801d766:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 801d76a:	6453      	str	r3, [r2, #68]	@ 0x44
 801d76c:	4b08      	ldr	r3, [pc, #32]	@ (801d790 <HAL_PCD_MspInit+0xfc>)
 801d76e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801d770:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 801d774:	60bb      	str	r3, [r7, #8]
 801d776:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);
 801d778:	2200      	movs	r2, #0
 801d77a:	2105      	movs	r1, #5
 801d77c:	2043      	movs	r0, #67	@ 0x43
 801d77e:	f7e4 ffb1 	bl	80026e4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 801d782:	2043      	movs	r0, #67	@ 0x43
 801d784:	f7e4 ffca 	bl	800271c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 801d788:	bf00      	nop
 801d78a:	37b8      	adds	r7, #184	@ 0xb8
 801d78c:	46bd      	mov	sp, r7
 801d78e:	bd80      	pop	{r7, pc}
 801d790:	40023800 	.word	0x40023800
 801d794:	40020000 	.word	0x40020000

0801d798 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801d798:	b580      	push	{r7, lr}
 801d79a:	b082      	sub	sp, #8
 801d79c:	af00      	add	r7, sp, #0
 801d79e:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 801d7a0:	687b      	ldr	r3, [r7, #4]
 801d7a2:	f8d3 24dc 	ldr.w	r2, [r3, #1244]	@ 0x4dc
 801d7a6:	687b      	ldr	r3, [r7, #4]
 801d7a8:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 801d7ac:	4619      	mov	r1, r3
 801d7ae:	4610      	mov	r0, r2
 801d7b0:	f7ed fe4d 	bl	800b44e <USBD_LL_SetupStage>
}
 801d7b4:	bf00      	nop
 801d7b6:	3708      	adds	r7, #8
 801d7b8:	46bd      	mov	sp, r7
 801d7ba:	bd80      	pop	{r7, pc}

0801d7bc <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801d7bc:	b580      	push	{r7, lr}
 801d7be:	b082      	sub	sp, #8
 801d7c0:	af00      	add	r7, sp, #0
 801d7c2:	6078      	str	r0, [r7, #4]
 801d7c4:	460b      	mov	r3, r1
 801d7c6:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 801d7c8:	687b      	ldr	r3, [r7, #4]
 801d7ca:	f8d3 04dc 	ldr.w	r0, [r3, #1244]	@ 0x4dc
 801d7ce:	78fa      	ldrb	r2, [r7, #3]
 801d7d0:	6879      	ldr	r1, [r7, #4]
 801d7d2:	4613      	mov	r3, r2
 801d7d4:	00db      	lsls	r3, r3, #3
 801d7d6:	4413      	add	r3, r2
 801d7d8:	009b      	lsls	r3, r3, #2
 801d7da:	440b      	add	r3, r1
 801d7dc:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 801d7e0:	681a      	ldr	r2, [r3, #0]
 801d7e2:	78fb      	ldrb	r3, [r7, #3]
 801d7e4:	4619      	mov	r1, r3
 801d7e6:	f7ed fe87 	bl	800b4f8 <USBD_LL_DataOutStage>
}
 801d7ea:	bf00      	nop
 801d7ec:	3708      	adds	r7, #8
 801d7ee:	46bd      	mov	sp, r7
 801d7f0:	bd80      	pop	{r7, pc}

0801d7f2 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801d7f2:	b580      	push	{r7, lr}
 801d7f4:	b082      	sub	sp, #8
 801d7f6:	af00      	add	r7, sp, #0
 801d7f8:	6078      	str	r0, [r7, #4]
 801d7fa:	460b      	mov	r3, r1
 801d7fc:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 801d7fe:	687b      	ldr	r3, [r7, #4]
 801d800:	f8d3 04dc 	ldr.w	r0, [r3, #1244]	@ 0x4dc
 801d804:	78fa      	ldrb	r2, [r7, #3]
 801d806:	6879      	ldr	r1, [r7, #4]
 801d808:	4613      	mov	r3, r2
 801d80a:	00db      	lsls	r3, r3, #3
 801d80c:	4413      	add	r3, r2
 801d80e:	009b      	lsls	r3, r3, #2
 801d810:	440b      	add	r3, r1
 801d812:	3320      	adds	r3, #32
 801d814:	681a      	ldr	r2, [r3, #0]
 801d816:	78fb      	ldrb	r3, [r7, #3]
 801d818:	4619      	mov	r1, r3
 801d81a:	f7ed ff20 	bl	800b65e <USBD_LL_DataInStage>
}
 801d81e:	bf00      	nop
 801d820:	3708      	adds	r7, #8
 801d822:	46bd      	mov	sp, r7
 801d824:	bd80      	pop	{r7, pc}

0801d826 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801d826:	b580      	push	{r7, lr}
 801d828:	b082      	sub	sp, #8
 801d82a:	af00      	add	r7, sp, #0
 801d82c:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 801d82e:	687b      	ldr	r3, [r7, #4]
 801d830:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 801d834:	4618      	mov	r0, r3
 801d836:	f7ee f85a 	bl	800b8ee <USBD_LL_SOF>
}
 801d83a:	bf00      	nop
 801d83c:	3708      	adds	r7, #8
 801d83e:	46bd      	mov	sp, r7
 801d840:	bd80      	pop	{r7, pc}

0801d842 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801d842:	b580      	push	{r7, lr}
 801d844:	b084      	sub	sp, #16
 801d846:	af00      	add	r7, sp, #0
 801d848:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 801d84a:	2301      	movs	r3, #1
 801d84c:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 801d84e:	687b      	ldr	r3, [r7, #4]
 801d850:	79db      	ldrb	r3, [r3, #7]
 801d852:	2b00      	cmp	r3, #0
 801d854:	d102      	bne.n	801d85c <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 801d856:	2300      	movs	r3, #0
 801d858:	73fb      	strb	r3, [r7, #15]
 801d85a:	e008      	b.n	801d86e <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 801d85c:	687b      	ldr	r3, [r7, #4]
 801d85e:	79db      	ldrb	r3, [r3, #7]
 801d860:	2b02      	cmp	r3, #2
 801d862:	d102      	bne.n	801d86a <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 801d864:	2301      	movs	r3, #1
 801d866:	73fb      	strb	r3, [r7, #15]
 801d868:	e001      	b.n	801d86e <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 801d86a:	f7e4 fa7d 	bl	8001d68 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 801d86e:	687b      	ldr	r3, [r7, #4]
 801d870:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 801d874:	7bfa      	ldrb	r2, [r7, #15]
 801d876:	4611      	mov	r1, r2
 801d878:	4618      	mov	r0, r3
 801d87a:	f7ed fff4 	bl	800b866 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 801d87e:	687b      	ldr	r3, [r7, #4]
 801d880:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 801d884:	4618      	mov	r0, r3
 801d886:	f7ed ff9c 	bl	800b7c2 <USBD_LL_Reset>
}
 801d88a:	bf00      	nop
 801d88c:	3710      	adds	r7, #16
 801d88e:	46bd      	mov	sp, r7
 801d890:	bd80      	pop	{r7, pc}
	...

0801d894 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801d894:	b580      	push	{r7, lr}
 801d896:	b082      	sub	sp, #8
 801d898:	af00      	add	r7, sp, #0
 801d89a:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 801d89c:	687b      	ldr	r3, [r7, #4]
 801d89e:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 801d8a2:	4618      	mov	r0, r3
 801d8a4:	f7ed ffef 	bl	800b886 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 801d8a8:	687b      	ldr	r3, [r7, #4]
 801d8aa:	681b      	ldr	r3, [r3, #0]
 801d8ac:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 801d8b0:	681b      	ldr	r3, [r3, #0]
 801d8b2:	687a      	ldr	r2, [r7, #4]
 801d8b4:	6812      	ldr	r2, [r2, #0]
 801d8b6:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 801d8ba:	f043 0301 	orr.w	r3, r3, #1
 801d8be:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 801d8c0:	687b      	ldr	r3, [r7, #4]
 801d8c2:	7adb      	ldrb	r3, [r3, #11]
 801d8c4:	2b00      	cmp	r3, #0
 801d8c6:	d005      	beq.n	801d8d4 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 801d8c8:	4b04      	ldr	r3, [pc, #16]	@ (801d8dc <HAL_PCD_SuspendCallback+0x48>)
 801d8ca:	691b      	ldr	r3, [r3, #16]
 801d8cc:	4a03      	ldr	r2, [pc, #12]	@ (801d8dc <HAL_PCD_SuspendCallback+0x48>)
 801d8ce:	f043 0306 	orr.w	r3, r3, #6
 801d8d2:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 801d8d4:	bf00      	nop
 801d8d6:	3708      	adds	r7, #8
 801d8d8:	46bd      	mov	sp, r7
 801d8da:	bd80      	pop	{r7, pc}
 801d8dc:	e000ed00 	.word	0xe000ed00

0801d8e0 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801d8e0:	b580      	push	{r7, lr}
 801d8e2:	b082      	sub	sp, #8
 801d8e4:	af00      	add	r7, sp, #0
 801d8e6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 801d8e8:	687b      	ldr	r3, [r7, #4]
 801d8ea:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 801d8ee:	4618      	mov	r0, r3
 801d8f0:	f7ed ffe5 	bl	800b8be <USBD_LL_Resume>
}
 801d8f4:	bf00      	nop
 801d8f6:	3708      	adds	r7, #8
 801d8f8:	46bd      	mov	sp, r7
 801d8fa:	bd80      	pop	{r7, pc}

0801d8fc <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801d8fc:	b580      	push	{r7, lr}
 801d8fe:	b082      	sub	sp, #8
 801d900:	af00      	add	r7, sp, #0
 801d902:	6078      	str	r0, [r7, #4]
 801d904:	460b      	mov	r3, r1
 801d906:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 801d908:	687b      	ldr	r3, [r7, #4]
 801d90a:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 801d90e:	78fa      	ldrb	r2, [r7, #3]
 801d910:	4611      	mov	r1, r2
 801d912:	4618      	mov	r0, r3
 801d914:	f7ee f83d 	bl	800b992 <USBD_LL_IsoOUTIncomplete>
}
 801d918:	bf00      	nop
 801d91a:	3708      	adds	r7, #8
 801d91c:	46bd      	mov	sp, r7
 801d91e:	bd80      	pop	{r7, pc}

0801d920 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801d920:	b580      	push	{r7, lr}
 801d922:	b082      	sub	sp, #8
 801d924:	af00      	add	r7, sp, #0
 801d926:	6078      	str	r0, [r7, #4]
 801d928:	460b      	mov	r3, r1
 801d92a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 801d92c:	687b      	ldr	r3, [r7, #4]
 801d92e:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 801d932:	78fa      	ldrb	r2, [r7, #3]
 801d934:	4611      	mov	r1, r2
 801d936:	4618      	mov	r0, r3
 801d938:	f7ed fff9 	bl	800b92e <USBD_LL_IsoINIncomplete>
}
 801d93c:	bf00      	nop
 801d93e:	3708      	adds	r7, #8
 801d940:	46bd      	mov	sp, r7
 801d942:	bd80      	pop	{r7, pc}

0801d944 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801d944:	b580      	push	{r7, lr}
 801d946:	b082      	sub	sp, #8
 801d948:	af00      	add	r7, sp, #0
 801d94a:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 801d94c:	687b      	ldr	r3, [r7, #4]
 801d94e:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 801d952:	4618      	mov	r0, r3
 801d954:	f7ee f84f 	bl	800b9f6 <USBD_LL_DevConnected>
}
 801d958:	bf00      	nop
 801d95a:	3708      	adds	r7, #8
 801d95c:	46bd      	mov	sp, r7
 801d95e:	bd80      	pop	{r7, pc}

0801d960 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801d960:	b580      	push	{r7, lr}
 801d962:	b082      	sub	sp, #8
 801d964:	af00      	add	r7, sp, #0
 801d966:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 801d968:	687b      	ldr	r3, [r7, #4]
 801d96a:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 801d96e:	4618      	mov	r0, r3
 801d970:	f7ee f84c 	bl	800ba0c <USBD_LL_DevDisconnected>
}
 801d974:	bf00      	nop
 801d976:	3708      	adds	r7, #8
 801d978:	46bd      	mov	sp, r7
 801d97a:	bd80      	pop	{r7, pc}

0801d97c <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 801d97c:	b580      	push	{r7, lr}
 801d97e:	b082      	sub	sp, #8
 801d980:	af00      	add	r7, sp, #0
 801d982:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 801d984:	687b      	ldr	r3, [r7, #4]
 801d986:	781b      	ldrb	r3, [r3, #0]
 801d988:	2b00      	cmp	r3, #0
 801d98a:	d13c      	bne.n	801da06 <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 801d98c:	4a20      	ldr	r2, [pc, #128]	@ (801da10 <USBD_LL_Init+0x94>)
 801d98e:	687b      	ldr	r3, [r7, #4]
 801d990:	f8c2 34dc 	str.w	r3, [r2, #1244]	@ 0x4dc
  pdev->pData = &hpcd_USB_OTG_FS;
 801d994:	687b      	ldr	r3, [r7, #4]
 801d996:	4a1e      	ldr	r2, [pc, #120]	@ (801da10 <USBD_LL_Init+0x94>)
 801d998:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 801d99c:	4b1c      	ldr	r3, [pc, #112]	@ (801da10 <USBD_LL_Init+0x94>)
 801d99e:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 801d9a2:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 801d9a4:	4b1a      	ldr	r3, [pc, #104]	@ (801da10 <USBD_LL_Init+0x94>)
 801d9a6:	2206      	movs	r2, #6
 801d9a8:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 801d9aa:	4b19      	ldr	r3, [pc, #100]	@ (801da10 <USBD_LL_Init+0x94>)
 801d9ac:	2202      	movs	r2, #2
 801d9ae:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 801d9b0:	4b17      	ldr	r3, [pc, #92]	@ (801da10 <USBD_LL_Init+0x94>)
 801d9b2:	2200      	movs	r2, #0
 801d9b4:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 801d9b6:	4b16      	ldr	r3, [pc, #88]	@ (801da10 <USBD_LL_Init+0x94>)
 801d9b8:	2202      	movs	r2, #2
 801d9ba:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 801d9bc:	4b14      	ldr	r3, [pc, #80]	@ (801da10 <USBD_LL_Init+0x94>)
 801d9be:	2201      	movs	r2, #1
 801d9c0:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 801d9c2:	4b13      	ldr	r3, [pc, #76]	@ (801da10 <USBD_LL_Init+0x94>)
 801d9c4:	2200      	movs	r2, #0
 801d9c6:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 801d9c8:	4b11      	ldr	r3, [pc, #68]	@ (801da10 <USBD_LL_Init+0x94>)
 801d9ca:	2200      	movs	r2, #0
 801d9cc:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 801d9ce:	4b10      	ldr	r3, [pc, #64]	@ (801da10 <USBD_LL_Init+0x94>)
 801d9d0:	2201      	movs	r2, #1
 801d9d2:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 801d9d4:	4b0e      	ldr	r3, [pc, #56]	@ (801da10 <USBD_LL_Init+0x94>)
 801d9d6:	2200      	movs	r2, #0
 801d9d8:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 801d9da:	480d      	ldr	r0, [pc, #52]	@ (801da10 <USBD_LL_Init+0x94>)
 801d9dc:	f7e7 f99d 	bl	8004d1a <HAL_PCD_Init>
 801d9e0:	4603      	mov	r3, r0
 801d9e2:	2b00      	cmp	r3, #0
 801d9e4:	d001      	beq.n	801d9ea <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 801d9e6:	f7e4 f9bf 	bl	8001d68 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 801d9ea:	2180      	movs	r1, #128	@ 0x80
 801d9ec:	4808      	ldr	r0, [pc, #32]	@ (801da10 <USBD_LL_Init+0x94>)
 801d9ee:	f7e8 fbe8 	bl	80061c2 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 801d9f2:	2240      	movs	r2, #64	@ 0x40
 801d9f4:	2100      	movs	r1, #0
 801d9f6:	4806      	ldr	r0, [pc, #24]	@ (801da10 <USBD_LL_Init+0x94>)
 801d9f8:	f7e8 fb9c 	bl	8006134 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 801d9fc:	2280      	movs	r2, #128	@ 0x80
 801d9fe:	2101      	movs	r1, #1
 801da00:	4803      	ldr	r0, [pc, #12]	@ (801da10 <USBD_LL_Init+0x94>)
 801da02:	f7e8 fb97 	bl	8006134 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 801da06:	2300      	movs	r3, #0
}
 801da08:	4618      	mov	r0, r3
 801da0a:	3708      	adds	r7, #8
 801da0c:	46bd      	mov	sp, r7
 801da0e:	bd80      	pop	{r7, pc}
 801da10:	2000fb2c 	.word	0x2000fb2c

0801da14 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 801da14:	b580      	push	{r7, lr}
 801da16:	b084      	sub	sp, #16
 801da18:	af00      	add	r7, sp, #0
 801da1a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801da1c:	2300      	movs	r3, #0
 801da1e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801da20:	2300      	movs	r3, #0
 801da22:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 801da24:	687b      	ldr	r3, [r7, #4]
 801da26:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 801da2a:	4618      	mov	r0, r3
 801da2c:	f7e7 fa8b 	bl	8004f46 <HAL_PCD_Start>
 801da30:	4603      	mov	r3, r0
 801da32:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801da34:	7bfb      	ldrb	r3, [r7, #15]
 801da36:	4618      	mov	r0, r3
 801da38:	f000 f97e 	bl	801dd38 <USBD_Get_USB_Status>
 801da3c:	4603      	mov	r3, r0
 801da3e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801da40:	7bbb      	ldrb	r3, [r7, #14]
}
 801da42:	4618      	mov	r0, r3
 801da44:	3710      	adds	r7, #16
 801da46:	46bd      	mov	sp, r7
 801da48:	bd80      	pop	{r7, pc}

0801da4a <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 801da4a:	b580      	push	{r7, lr}
 801da4c:	b084      	sub	sp, #16
 801da4e:	af00      	add	r7, sp, #0
 801da50:	6078      	str	r0, [r7, #4]
 801da52:	4608      	mov	r0, r1
 801da54:	4611      	mov	r1, r2
 801da56:	461a      	mov	r2, r3
 801da58:	4603      	mov	r3, r0
 801da5a:	70fb      	strb	r3, [r7, #3]
 801da5c:	460b      	mov	r3, r1
 801da5e:	70bb      	strb	r3, [r7, #2]
 801da60:	4613      	mov	r3, r2
 801da62:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801da64:	2300      	movs	r3, #0
 801da66:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801da68:	2300      	movs	r3, #0
 801da6a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 801da6c:	687b      	ldr	r3, [r7, #4]
 801da6e:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 801da72:	78bb      	ldrb	r3, [r7, #2]
 801da74:	883a      	ldrh	r2, [r7, #0]
 801da76:	78f9      	ldrb	r1, [r7, #3]
 801da78:	f7e7 ff79 	bl	800596e <HAL_PCD_EP_Open>
 801da7c:	4603      	mov	r3, r0
 801da7e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801da80:	7bfb      	ldrb	r3, [r7, #15]
 801da82:	4618      	mov	r0, r3
 801da84:	f000 f958 	bl	801dd38 <USBD_Get_USB_Status>
 801da88:	4603      	mov	r3, r0
 801da8a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801da8c:	7bbb      	ldrb	r3, [r7, #14]
}
 801da8e:	4618      	mov	r0, r3
 801da90:	3710      	adds	r7, #16
 801da92:	46bd      	mov	sp, r7
 801da94:	bd80      	pop	{r7, pc}

0801da96 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801da96:	b580      	push	{r7, lr}
 801da98:	b084      	sub	sp, #16
 801da9a:	af00      	add	r7, sp, #0
 801da9c:	6078      	str	r0, [r7, #4]
 801da9e:	460b      	mov	r3, r1
 801daa0:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801daa2:	2300      	movs	r3, #0
 801daa4:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801daa6:	2300      	movs	r3, #0
 801daa8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 801daaa:	687b      	ldr	r3, [r7, #4]
 801daac:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 801dab0:	78fa      	ldrb	r2, [r7, #3]
 801dab2:	4611      	mov	r1, r2
 801dab4:	4618      	mov	r0, r3
 801dab6:	f7e7 ffc2 	bl	8005a3e <HAL_PCD_EP_Close>
 801daba:	4603      	mov	r3, r0
 801dabc:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801dabe:	7bfb      	ldrb	r3, [r7, #15]
 801dac0:	4618      	mov	r0, r3
 801dac2:	f000 f939 	bl	801dd38 <USBD_Get_USB_Status>
 801dac6:	4603      	mov	r3, r0
 801dac8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801daca:	7bbb      	ldrb	r3, [r7, #14]
}
 801dacc:	4618      	mov	r0, r3
 801dace:	3710      	adds	r7, #16
 801dad0:	46bd      	mov	sp, r7
 801dad2:	bd80      	pop	{r7, pc}

0801dad4 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801dad4:	b580      	push	{r7, lr}
 801dad6:	b084      	sub	sp, #16
 801dad8:	af00      	add	r7, sp, #0
 801dada:	6078      	str	r0, [r7, #4]
 801dadc:	460b      	mov	r3, r1
 801dade:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801dae0:	2300      	movs	r3, #0
 801dae2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801dae4:	2300      	movs	r3, #0
 801dae6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 801dae8:	687b      	ldr	r3, [r7, #4]
 801daea:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 801daee:	78fa      	ldrb	r2, [r7, #3]
 801daf0:	4611      	mov	r1, r2
 801daf2:	4618      	mov	r0, r3
 801daf4:	f7e8 f87a 	bl	8005bec <HAL_PCD_EP_SetStall>
 801daf8:	4603      	mov	r3, r0
 801dafa:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801dafc:	7bfb      	ldrb	r3, [r7, #15]
 801dafe:	4618      	mov	r0, r3
 801db00:	f000 f91a 	bl	801dd38 <USBD_Get_USB_Status>
 801db04:	4603      	mov	r3, r0
 801db06:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801db08:	7bbb      	ldrb	r3, [r7, #14]
}
 801db0a:	4618      	mov	r0, r3
 801db0c:	3710      	adds	r7, #16
 801db0e:	46bd      	mov	sp, r7
 801db10:	bd80      	pop	{r7, pc}

0801db12 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801db12:	b580      	push	{r7, lr}
 801db14:	b084      	sub	sp, #16
 801db16:	af00      	add	r7, sp, #0
 801db18:	6078      	str	r0, [r7, #4]
 801db1a:	460b      	mov	r3, r1
 801db1c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801db1e:	2300      	movs	r3, #0
 801db20:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801db22:	2300      	movs	r3, #0
 801db24:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 801db26:	687b      	ldr	r3, [r7, #4]
 801db28:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 801db2c:	78fa      	ldrb	r2, [r7, #3]
 801db2e:	4611      	mov	r1, r2
 801db30:	4618      	mov	r0, r3
 801db32:	f7e8 f8be 	bl	8005cb2 <HAL_PCD_EP_ClrStall>
 801db36:	4603      	mov	r3, r0
 801db38:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801db3a:	7bfb      	ldrb	r3, [r7, #15]
 801db3c:	4618      	mov	r0, r3
 801db3e:	f000 f8fb 	bl	801dd38 <USBD_Get_USB_Status>
 801db42:	4603      	mov	r3, r0
 801db44:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801db46:	7bbb      	ldrb	r3, [r7, #14]
}
 801db48:	4618      	mov	r0, r3
 801db4a:	3710      	adds	r7, #16
 801db4c:	46bd      	mov	sp, r7
 801db4e:	bd80      	pop	{r7, pc}

0801db50 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801db50:	b480      	push	{r7}
 801db52:	b085      	sub	sp, #20
 801db54:	af00      	add	r7, sp, #0
 801db56:	6078      	str	r0, [r7, #4]
 801db58:	460b      	mov	r3, r1
 801db5a:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 801db5c:	687b      	ldr	r3, [r7, #4]
 801db5e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 801db62:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 801db64:	f997 3003 	ldrsb.w	r3, [r7, #3]
 801db68:	2b00      	cmp	r3, #0
 801db6a:	da0b      	bge.n	801db84 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 801db6c:	78fb      	ldrb	r3, [r7, #3]
 801db6e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 801db72:	68f9      	ldr	r1, [r7, #12]
 801db74:	4613      	mov	r3, r2
 801db76:	00db      	lsls	r3, r3, #3
 801db78:	4413      	add	r3, r2
 801db7a:	009b      	lsls	r3, r3, #2
 801db7c:	440b      	add	r3, r1
 801db7e:	3316      	adds	r3, #22
 801db80:	781b      	ldrb	r3, [r3, #0]
 801db82:	e00b      	b.n	801db9c <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 801db84:	78fb      	ldrb	r3, [r7, #3]
 801db86:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 801db8a:	68f9      	ldr	r1, [r7, #12]
 801db8c:	4613      	mov	r3, r2
 801db8e:	00db      	lsls	r3, r3, #3
 801db90:	4413      	add	r3, r2
 801db92:	009b      	lsls	r3, r3, #2
 801db94:	440b      	add	r3, r1
 801db96:	f203 2356 	addw	r3, r3, #598	@ 0x256
 801db9a:	781b      	ldrb	r3, [r3, #0]
  }
}
 801db9c:	4618      	mov	r0, r3
 801db9e:	3714      	adds	r7, #20
 801dba0:	46bd      	mov	sp, r7
 801dba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 801dba6:	4770      	bx	lr

0801dba8 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 801dba8:	b580      	push	{r7, lr}
 801dbaa:	b084      	sub	sp, #16
 801dbac:	af00      	add	r7, sp, #0
 801dbae:	6078      	str	r0, [r7, #4]
 801dbb0:	460b      	mov	r3, r1
 801dbb2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801dbb4:	2300      	movs	r3, #0
 801dbb6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801dbb8:	2300      	movs	r3, #0
 801dbba:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 801dbbc:	687b      	ldr	r3, [r7, #4]
 801dbbe:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 801dbc2:	78fa      	ldrb	r2, [r7, #3]
 801dbc4:	4611      	mov	r1, r2
 801dbc6:	4618      	mov	r0, r3
 801dbc8:	f7e7 fead 	bl	8005926 <HAL_PCD_SetAddress>
 801dbcc:	4603      	mov	r3, r0
 801dbce:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801dbd0:	7bfb      	ldrb	r3, [r7, #15]
 801dbd2:	4618      	mov	r0, r3
 801dbd4:	f000 f8b0 	bl	801dd38 <USBD_Get_USB_Status>
 801dbd8:	4603      	mov	r3, r0
 801dbda:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801dbdc:	7bbb      	ldrb	r3, [r7, #14]
}
 801dbde:	4618      	mov	r0, r3
 801dbe0:	3710      	adds	r7, #16
 801dbe2:	46bd      	mov	sp, r7
 801dbe4:	bd80      	pop	{r7, pc}

0801dbe6 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 801dbe6:	b580      	push	{r7, lr}
 801dbe8:	b086      	sub	sp, #24
 801dbea:	af00      	add	r7, sp, #0
 801dbec:	60f8      	str	r0, [r7, #12]
 801dbee:	607a      	str	r2, [r7, #4]
 801dbf0:	603b      	str	r3, [r7, #0]
 801dbf2:	460b      	mov	r3, r1
 801dbf4:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801dbf6:	2300      	movs	r3, #0
 801dbf8:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801dbfa:	2300      	movs	r3, #0
 801dbfc:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 801dbfe:	68fb      	ldr	r3, [r7, #12]
 801dc00:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 801dc04:	7af9      	ldrb	r1, [r7, #11]
 801dc06:	683b      	ldr	r3, [r7, #0]
 801dc08:	687a      	ldr	r2, [r7, #4]
 801dc0a:	f7e7 ffb5 	bl	8005b78 <HAL_PCD_EP_Transmit>
 801dc0e:	4603      	mov	r3, r0
 801dc10:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801dc12:	7dfb      	ldrb	r3, [r7, #23]
 801dc14:	4618      	mov	r0, r3
 801dc16:	f000 f88f 	bl	801dd38 <USBD_Get_USB_Status>
 801dc1a:	4603      	mov	r3, r0
 801dc1c:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 801dc1e:	7dbb      	ldrb	r3, [r7, #22]
}
 801dc20:	4618      	mov	r0, r3
 801dc22:	3718      	adds	r7, #24
 801dc24:	46bd      	mov	sp, r7
 801dc26:	bd80      	pop	{r7, pc}

0801dc28 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 801dc28:	b580      	push	{r7, lr}
 801dc2a:	b086      	sub	sp, #24
 801dc2c:	af00      	add	r7, sp, #0
 801dc2e:	60f8      	str	r0, [r7, #12]
 801dc30:	607a      	str	r2, [r7, #4]
 801dc32:	603b      	str	r3, [r7, #0]
 801dc34:	460b      	mov	r3, r1
 801dc36:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801dc38:	2300      	movs	r3, #0
 801dc3a:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801dc3c:	2300      	movs	r3, #0
 801dc3e:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 801dc40:	68fb      	ldr	r3, [r7, #12]
 801dc42:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 801dc46:	7af9      	ldrb	r1, [r7, #11]
 801dc48:	683b      	ldr	r3, [r7, #0]
 801dc4a:	687a      	ldr	r2, [r7, #4]
 801dc4c:	f7e7 ff41 	bl	8005ad2 <HAL_PCD_EP_Receive>
 801dc50:	4603      	mov	r3, r0
 801dc52:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801dc54:	7dfb      	ldrb	r3, [r7, #23]
 801dc56:	4618      	mov	r0, r3
 801dc58:	f000 f86e 	bl	801dd38 <USBD_Get_USB_Status>
 801dc5c:	4603      	mov	r3, r0
 801dc5e:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 801dc60:	7dbb      	ldrb	r3, [r7, #22]
}
 801dc62:	4618      	mov	r0, r3
 801dc64:	3718      	adds	r7, #24
 801dc66:	46bd      	mov	sp, r7
 801dc68:	bd80      	pop	{r7, pc}

0801dc6a <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801dc6a:	b580      	push	{r7, lr}
 801dc6c:	b082      	sub	sp, #8
 801dc6e:	af00      	add	r7, sp, #0
 801dc70:	6078      	str	r0, [r7, #4]
 801dc72:	460b      	mov	r3, r1
 801dc74:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 801dc76:	687b      	ldr	r3, [r7, #4]
 801dc78:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 801dc7c:	78fa      	ldrb	r2, [r7, #3]
 801dc7e:	4611      	mov	r1, r2
 801dc80:	4618      	mov	r0, r3
 801dc82:	f7e7 ff61 	bl	8005b48 <HAL_PCD_EP_GetRxCount>
 801dc86:	4603      	mov	r3, r0
}
 801dc88:	4618      	mov	r0, r3
 801dc8a:	3708      	adds	r7, #8
 801dc8c:	46bd      	mov	sp, r7
 801dc8e:	bd80      	pop	{r7, pc}

0801dc90 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd: PCD handle
  * @param  msg: LPM message
  * @retval None
  */
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 801dc90:	b580      	push	{r7, lr}
 801dc92:	b082      	sub	sp, #8
 801dc94:	af00      	add	r7, sp, #0
 801dc96:	6078      	str	r0, [r7, #4]
 801dc98:	460b      	mov	r3, r1
 801dc9a:	70fb      	strb	r3, [r7, #3]
  switch (msg)
 801dc9c:	78fb      	ldrb	r3, [r7, #3]
 801dc9e:	2b00      	cmp	r3, #0
 801dca0:	d002      	beq.n	801dca8 <HAL_PCDEx_LPM_Callback+0x18>
 801dca2:	2b01      	cmp	r3, #1
 801dca4:	d01f      	beq.n	801dce6 <HAL_PCDEx_LPM_Callback+0x56>
      /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
}
 801dca6:	e03b      	b.n	801dd20 <HAL_PCDEx_LPM_Callback+0x90>
    if (hpcd->Init.low_power_enable)
 801dca8:	687b      	ldr	r3, [r7, #4]
 801dcaa:	7adb      	ldrb	r3, [r3, #11]
 801dcac:	2b00      	cmp	r3, #0
 801dcae:	d007      	beq.n	801dcc0 <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 801dcb0:	f000 f83c 	bl	801dd2c <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 801dcb4:	4b1c      	ldr	r3, [pc, #112]	@ (801dd28 <HAL_PCDEx_LPM_Callback+0x98>)
 801dcb6:	691b      	ldr	r3, [r3, #16]
 801dcb8:	4a1b      	ldr	r2, [pc, #108]	@ (801dd28 <HAL_PCDEx_LPM_Callback+0x98>)
 801dcba:	f023 0306 	bic.w	r3, r3, #6
 801dcbe:	6113      	str	r3, [r2, #16]
    __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
 801dcc0:	687b      	ldr	r3, [r7, #4]
 801dcc2:	681b      	ldr	r3, [r3, #0]
 801dcc4:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 801dcc8:	681b      	ldr	r3, [r3, #0]
 801dcca:	687a      	ldr	r2, [r7, #4]
 801dccc:	6812      	ldr	r2, [r2, #0]
 801dcce:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 801dcd2:	f023 0301 	bic.w	r3, r3, #1
 801dcd6:	6013      	str	r3, [r2, #0]
    USBD_LL_Resume(hpcd->pData);
 801dcd8:	687b      	ldr	r3, [r7, #4]
 801dcda:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 801dcde:	4618      	mov	r0, r3
 801dce0:	f7ed fded 	bl	800b8be <USBD_LL_Resume>
    break;
 801dce4:	e01c      	b.n	801dd20 <HAL_PCDEx_LPM_Callback+0x90>
    __HAL_PCD_GATE_PHYCLOCK(hpcd);
 801dce6:	687b      	ldr	r3, [r7, #4]
 801dce8:	681b      	ldr	r3, [r3, #0]
 801dcea:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 801dcee:	681b      	ldr	r3, [r3, #0]
 801dcf0:	687a      	ldr	r2, [r7, #4]
 801dcf2:	6812      	ldr	r2, [r2, #0]
 801dcf4:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 801dcf8:	f043 0301 	orr.w	r3, r3, #1
 801dcfc:	6013      	str	r3, [r2, #0]
    USBD_LL_Suspend(hpcd->pData);
 801dcfe:	687b      	ldr	r3, [r7, #4]
 801dd00:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 801dd04:	4618      	mov	r0, r3
 801dd06:	f7ed fdbe 	bl	800b886 <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 801dd0a:	687b      	ldr	r3, [r7, #4]
 801dd0c:	7adb      	ldrb	r3, [r3, #11]
 801dd0e:	2b00      	cmp	r3, #0
 801dd10:	d005      	beq.n	801dd1e <HAL_PCDEx_LPM_Callback+0x8e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 801dd12:	4b05      	ldr	r3, [pc, #20]	@ (801dd28 <HAL_PCDEx_LPM_Callback+0x98>)
 801dd14:	691b      	ldr	r3, [r3, #16]
 801dd16:	4a04      	ldr	r2, [pc, #16]	@ (801dd28 <HAL_PCDEx_LPM_Callback+0x98>)
 801dd18:	f043 0306 	orr.w	r3, r3, #6
 801dd1c:	6113      	str	r3, [r2, #16]
    break;
 801dd1e:	bf00      	nop
}
 801dd20:	bf00      	nop
 801dd22:	3708      	adds	r7, #8
 801dd24:	46bd      	mov	sp, r7
 801dd26:	bd80      	pop	{r7, pc}
 801dd28:	e000ed00 	.word	0xe000ed00

0801dd2c <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 801dd2c:	b580      	push	{r7, lr}
 801dd2e:	af00      	add	r7, sp, #0
  SystemClock_Config();
 801dd30:	f7e3 fd46 	bl	80017c0 <SystemClock_Config>
}
 801dd34:	bf00      	nop
 801dd36:	bd80      	pop	{r7, pc}

0801dd38 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 801dd38:	b480      	push	{r7}
 801dd3a:	b085      	sub	sp, #20
 801dd3c:	af00      	add	r7, sp, #0
 801dd3e:	4603      	mov	r3, r0
 801dd40:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801dd42:	2300      	movs	r3, #0
 801dd44:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 801dd46:	79fb      	ldrb	r3, [r7, #7]
 801dd48:	2b03      	cmp	r3, #3
 801dd4a:	d817      	bhi.n	801dd7c <USBD_Get_USB_Status+0x44>
 801dd4c:	a201      	add	r2, pc, #4	@ (adr r2, 801dd54 <USBD_Get_USB_Status+0x1c>)
 801dd4e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801dd52:	bf00      	nop
 801dd54:	0801dd65 	.word	0x0801dd65
 801dd58:	0801dd6b 	.word	0x0801dd6b
 801dd5c:	0801dd71 	.word	0x0801dd71
 801dd60:	0801dd77 	.word	0x0801dd77
  {
    case HAL_OK :
      usb_status = USBD_OK;
 801dd64:	2300      	movs	r3, #0
 801dd66:	73fb      	strb	r3, [r7, #15]
    break;
 801dd68:	e00b      	b.n	801dd82 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 801dd6a:	2303      	movs	r3, #3
 801dd6c:	73fb      	strb	r3, [r7, #15]
    break;
 801dd6e:	e008      	b.n	801dd82 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 801dd70:	2301      	movs	r3, #1
 801dd72:	73fb      	strb	r3, [r7, #15]
    break;
 801dd74:	e005      	b.n	801dd82 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 801dd76:	2303      	movs	r3, #3
 801dd78:	73fb      	strb	r3, [r7, #15]
    break;
 801dd7a:	e002      	b.n	801dd82 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 801dd7c:	2303      	movs	r3, #3
 801dd7e:	73fb      	strb	r3, [r7, #15]
    break;
 801dd80:	bf00      	nop
  }
  return usb_status;
 801dd82:	7bfb      	ldrb	r3, [r7, #15]
}
 801dd84:	4618      	mov	r0, r3
 801dd86:	3714      	adds	r7, #20
 801dd88:	46bd      	mov	sp, r7
 801dd8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801dd8e:	4770      	bx	lr

0801dd90 <malloc>:
 801dd90:	4b02      	ldr	r3, [pc, #8]	@ (801dd9c <malloc+0xc>)
 801dd92:	4601      	mov	r1, r0
 801dd94:	6818      	ldr	r0, [r3, #0]
 801dd96:	f000 b82d 	b.w	801ddf4 <_malloc_r>
 801dd9a:	bf00      	nop
 801dd9c:	20000144 	.word	0x20000144

0801dda0 <free>:
 801dda0:	4b02      	ldr	r3, [pc, #8]	@ (801ddac <free+0xc>)
 801dda2:	4601      	mov	r1, r0
 801dda4:	6818      	ldr	r0, [r3, #0]
 801dda6:	f000 bb75 	b.w	801e494 <_free_r>
 801ddaa:	bf00      	nop
 801ddac:	20000144 	.word	0x20000144

0801ddb0 <sbrk_aligned>:
 801ddb0:	b570      	push	{r4, r5, r6, lr}
 801ddb2:	4e0f      	ldr	r6, [pc, #60]	@ (801ddf0 <sbrk_aligned+0x40>)
 801ddb4:	460c      	mov	r4, r1
 801ddb6:	6831      	ldr	r1, [r6, #0]
 801ddb8:	4605      	mov	r5, r0
 801ddba:	b911      	cbnz	r1, 801ddc2 <sbrk_aligned+0x12>
 801ddbc:	f000 faf4 	bl	801e3a8 <_sbrk_r>
 801ddc0:	6030      	str	r0, [r6, #0]
 801ddc2:	4621      	mov	r1, r4
 801ddc4:	4628      	mov	r0, r5
 801ddc6:	f000 faef 	bl	801e3a8 <_sbrk_r>
 801ddca:	1c43      	adds	r3, r0, #1
 801ddcc:	d103      	bne.n	801ddd6 <sbrk_aligned+0x26>
 801ddce:	f04f 34ff 	mov.w	r4, #4294967295
 801ddd2:	4620      	mov	r0, r4
 801ddd4:	bd70      	pop	{r4, r5, r6, pc}
 801ddd6:	1cc4      	adds	r4, r0, #3
 801ddd8:	f024 0403 	bic.w	r4, r4, #3
 801dddc:	42a0      	cmp	r0, r4
 801ddde:	d0f8      	beq.n	801ddd2 <sbrk_aligned+0x22>
 801dde0:	1a21      	subs	r1, r4, r0
 801dde2:	4628      	mov	r0, r5
 801dde4:	f000 fae0 	bl	801e3a8 <_sbrk_r>
 801dde8:	3001      	adds	r0, #1
 801ddea:	d1f2      	bne.n	801ddd2 <sbrk_aligned+0x22>
 801ddec:	e7ef      	b.n	801ddce <sbrk_aligned+0x1e>
 801ddee:	bf00      	nop
 801ddf0:	2001000c 	.word	0x2001000c

0801ddf4 <_malloc_r>:
 801ddf4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801ddf8:	1ccd      	adds	r5, r1, #3
 801ddfa:	f025 0503 	bic.w	r5, r5, #3
 801ddfe:	3508      	adds	r5, #8
 801de00:	2d0c      	cmp	r5, #12
 801de02:	bf38      	it	cc
 801de04:	250c      	movcc	r5, #12
 801de06:	2d00      	cmp	r5, #0
 801de08:	4606      	mov	r6, r0
 801de0a:	db01      	blt.n	801de10 <_malloc_r+0x1c>
 801de0c:	42a9      	cmp	r1, r5
 801de0e:	d904      	bls.n	801de1a <_malloc_r+0x26>
 801de10:	230c      	movs	r3, #12
 801de12:	6033      	str	r3, [r6, #0]
 801de14:	2000      	movs	r0, #0
 801de16:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801de1a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 801def0 <_malloc_r+0xfc>
 801de1e:	f000 f869 	bl	801def4 <__malloc_lock>
 801de22:	f8d8 3000 	ldr.w	r3, [r8]
 801de26:	461c      	mov	r4, r3
 801de28:	bb44      	cbnz	r4, 801de7c <_malloc_r+0x88>
 801de2a:	4629      	mov	r1, r5
 801de2c:	4630      	mov	r0, r6
 801de2e:	f7ff ffbf 	bl	801ddb0 <sbrk_aligned>
 801de32:	1c43      	adds	r3, r0, #1
 801de34:	4604      	mov	r4, r0
 801de36:	d158      	bne.n	801deea <_malloc_r+0xf6>
 801de38:	f8d8 4000 	ldr.w	r4, [r8]
 801de3c:	4627      	mov	r7, r4
 801de3e:	2f00      	cmp	r7, #0
 801de40:	d143      	bne.n	801deca <_malloc_r+0xd6>
 801de42:	2c00      	cmp	r4, #0
 801de44:	d04b      	beq.n	801dede <_malloc_r+0xea>
 801de46:	6823      	ldr	r3, [r4, #0]
 801de48:	4639      	mov	r1, r7
 801de4a:	4630      	mov	r0, r6
 801de4c:	eb04 0903 	add.w	r9, r4, r3
 801de50:	f000 faaa 	bl	801e3a8 <_sbrk_r>
 801de54:	4581      	cmp	r9, r0
 801de56:	d142      	bne.n	801dede <_malloc_r+0xea>
 801de58:	6821      	ldr	r1, [r4, #0]
 801de5a:	1a6d      	subs	r5, r5, r1
 801de5c:	4629      	mov	r1, r5
 801de5e:	4630      	mov	r0, r6
 801de60:	f7ff ffa6 	bl	801ddb0 <sbrk_aligned>
 801de64:	3001      	adds	r0, #1
 801de66:	d03a      	beq.n	801dede <_malloc_r+0xea>
 801de68:	6823      	ldr	r3, [r4, #0]
 801de6a:	442b      	add	r3, r5
 801de6c:	6023      	str	r3, [r4, #0]
 801de6e:	f8d8 3000 	ldr.w	r3, [r8]
 801de72:	685a      	ldr	r2, [r3, #4]
 801de74:	bb62      	cbnz	r2, 801ded0 <_malloc_r+0xdc>
 801de76:	f8c8 7000 	str.w	r7, [r8]
 801de7a:	e00f      	b.n	801de9c <_malloc_r+0xa8>
 801de7c:	6822      	ldr	r2, [r4, #0]
 801de7e:	1b52      	subs	r2, r2, r5
 801de80:	d420      	bmi.n	801dec4 <_malloc_r+0xd0>
 801de82:	2a0b      	cmp	r2, #11
 801de84:	d917      	bls.n	801deb6 <_malloc_r+0xc2>
 801de86:	1961      	adds	r1, r4, r5
 801de88:	42a3      	cmp	r3, r4
 801de8a:	6025      	str	r5, [r4, #0]
 801de8c:	bf18      	it	ne
 801de8e:	6059      	strne	r1, [r3, #4]
 801de90:	6863      	ldr	r3, [r4, #4]
 801de92:	bf08      	it	eq
 801de94:	f8c8 1000 	streq.w	r1, [r8]
 801de98:	5162      	str	r2, [r4, r5]
 801de9a:	604b      	str	r3, [r1, #4]
 801de9c:	4630      	mov	r0, r6
 801de9e:	f000 f82f 	bl	801df00 <__malloc_unlock>
 801dea2:	f104 000b 	add.w	r0, r4, #11
 801dea6:	1d23      	adds	r3, r4, #4
 801dea8:	f020 0007 	bic.w	r0, r0, #7
 801deac:	1ac2      	subs	r2, r0, r3
 801deae:	bf1c      	itt	ne
 801deb0:	1a1b      	subne	r3, r3, r0
 801deb2:	50a3      	strne	r3, [r4, r2]
 801deb4:	e7af      	b.n	801de16 <_malloc_r+0x22>
 801deb6:	6862      	ldr	r2, [r4, #4]
 801deb8:	42a3      	cmp	r3, r4
 801deba:	bf0c      	ite	eq
 801debc:	f8c8 2000 	streq.w	r2, [r8]
 801dec0:	605a      	strne	r2, [r3, #4]
 801dec2:	e7eb      	b.n	801de9c <_malloc_r+0xa8>
 801dec4:	4623      	mov	r3, r4
 801dec6:	6864      	ldr	r4, [r4, #4]
 801dec8:	e7ae      	b.n	801de28 <_malloc_r+0x34>
 801deca:	463c      	mov	r4, r7
 801decc:	687f      	ldr	r7, [r7, #4]
 801dece:	e7b6      	b.n	801de3e <_malloc_r+0x4a>
 801ded0:	461a      	mov	r2, r3
 801ded2:	685b      	ldr	r3, [r3, #4]
 801ded4:	42a3      	cmp	r3, r4
 801ded6:	d1fb      	bne.n	801ded0 <_malloc_r+0xdc>
 801ded8:	2300      	movs	r3, #0
 801deda:	6053      	str	r3, [r2, #4]
 801dedc:	e7de      	b.n	801de9c <_malloc_r+0xa8>
 801dede:	230c      	movs	r3, #12
 801dee0:	6033      	str	r3, [r6, #0]
 801dee2:	4630      	mov	r0, r6
 801dee4:	f000 f80c 	bl	801df00 <__malloc_unlock>
 801dee8:	e794      	b.n	801de14 <_malloc_r+0x20>
 801deea:	6005      	str	r5, [r0, #0]
 801deec:	e7d6      	b.n	801de9c <_malloc_r+0xa8>
 801deee:	bf00      	nop
 801def0:	20010010 	.word	0x20010010

0801def4 <__malloc_lock>:
 801def4:	4801      	ldr	r0, [pc, #4]	@ (801defc <__malloc_lock+0x8>)
 801def6:	f000 ba9e 	b.w	801e436 <__retarget_lock_acquire_recursive>
 801defa:	bf00      	nop
 801defc:	20010154 	.word	0x20010154

0801df00 <__malloc_unlock>:
 801df00:	4801      	ldr	r0, [pc, #4]	@ (801df08 <__malloc_unlock+0x8>)
 801df02:	f000 ba99 	b.w	801e438 <__retarget_lock_release_recursive>
 801df06:	bf00      	nop
 801df08:	20010154 	.word	0x20010154

0801df0c <rand>:
 801df0c:	4b16      	ldr	r3, [pc, #88]	@ (801df68 <rand+0x5c>)
 801df0e:	b510      	push	{r4, lr}
 801df10:	681c      	ldr	r4, [r3, #0]
 801df12:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 801df14:	b9b3      	cbnz	r3, 801df44 <rand+0x38>
 801df16:	2018      	movs	r0, #24
 801df18:	f7ff ff3a 	bl	801dd90 <malloc>
 801df1c:	4602      	mov	r2, r0
 801df1e:	6320      	str	r0, [r4, #48]	@ 0x30
 801df20:	b920      	cbnz	r0, 801df2c <rand+0x20>
 801df22:	4b12      	ldr	r3, [pc, #72]	@ (801df6c <rand+0x60>)
 801df24:	4812      	ldr	r0, [pc, #72]	@ (801df70 <rand+0x64>)
 801df26:	2152      	movs	r1, #82	@ 0x52
 801df28:	f000 fa96 	bl	801e458 <__assert_func>
 801df2c:	4911      	ldr	r1, [pc, #68]	@ (801df74 <rand+0x68>)
 801df2e:	4b12      	ldr	r3, [pc, #72]	@ (801df78 <rand+0x6c>)
 801df30:	e9c0 1300 	strd	r1, r3, [r0]
 801df34:	4b11      	ldr	r3, [pc, #68]	@ (801df7c <rand+0x70>)
 801df36:	6083      	str	r3, [r0, #8]
 801df38:	230b      	movs	r3, #11
 801df3a:	8183      	strh	r3, [r0, #12]
 801df3c:	2100      	movs	r1, #0
 801df3e:	2001      	movs	r0, #1
 801df40:	e9c2 0104 	strd	r0, r1, [r2, #16]
 801df44:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 801df46:	480e      	ldr	r0, [pc, #56]	@ (801df80 <rand+0x74>)
 801df48:	690b      	ldr	r3, [r1, #16]
 801df4a:	694c      	ldr	r4, [r1, #20]
 801df4c:	4a0d      	ldr	r2, [pc, #52]	@ (801df84 <rand+0x78>)
 801df4e:	4358      	muls	r0, r3
 801df50:	fb02 0004 	mla	r0, r2, r4, r0
 801df54:	fba3 3202 	umull	r3, r2, r3, r2
 801df58:	3301      	adds	r3, #1
 801df5a:	eb40 0002 	adc.w	r0, r0, r2
 801df5e:	e9c1 3004 	strd	r3, r0, [r1, #16]
 801df62:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 801df66:	bd10      	pop	{r4, pc}
 801df68:	20000144 	.word	0x20000144
 801df6c:	08034b74 	.word	0x08034b74
 801df70:	08034b8b 	.word	0x08034b8b
 801df74:	abcd330e 	.word	0xabcd330e
 801df78:	e66d1234 	.word	0xe66d1234
 801df7c:	0005deec 	.word	0x0005deec
 801df80:	5851f42d 	.word	0x5851f42d
 801df84:	4c957f2d 	.word	0x4c957f2d

0801df88 <std>:
 801df88:	2300      	movs	r3, #0
 801df8a:	b510      	push	{r4, lr}
 801df8c:	4604      	mov	r4, r0
 801df8e:	e9c0 3300 	strd	r3, r3, [r0]
 801df92:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801df96:	6083      	str	r3, [r0, #8]
 801df98:	8181      	strh	r1, [r0, #12]
 801df9a:	6643      	str	r3, [r0, #100]	@ 0x64
 801df9c:	81c2      	strh	r2, [r0, #14]
 801df9e:	6183      	str	r3, [r0, #24]
 801dfa0:	4619      	mov	r1, r3
 801dfa2:	2208      	movs	r2, #8
 801dfa4:	305c      	adds	r0, #92	@ 0x5c
 801dfa6:	f000 f952 	bl	801e24e <memset>
 801dfaa:	4b0d      	ldr	r3, [pc, #52]	@ (801dfe0 <std+0x58>)
 801dfac:	6263      	str	r3, [r4, #36]	@ 0x24
 801dfae:	4b0d      	ldr	r3, [pc, #52]	@ (801dfe4 <std+0x5c>)
 801dfb0:	62a3      	str	r3, [r4, #40]	@ 0x28
 801dfb2:	4b0d      	ldr	r3, [pc, #52]	@ (801dfe8 <std+0x60>)
 801dfb4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 801dfb6:	4b0d      	ldr	r3, [pc, #52]	@ (801dfec <std+0x64>)
 801dfb8:	6323      	str	r3, [r4, #48]	@ 0x30
 801dfba:	4b0d      	ldr	r3, [pc, #52]	@ (801dff0 <std+0x68>)
 801dfbc:	6224      	str	r4, [r4, #32]
 801dfbe:	429c      	cmp	r4, r3
 801dfc0:	d006      	beq.n	801dfd0 <std+0x48>
 801dfc2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 801dfc6:	4294      	cmp	r4, r2
 801dfc8:	d002      	beq.n	801dfd0 <std+0x48>
 801dfca:	33d0      	adds	r3, #208	@ 0xd0
 801dfcc:	429c      	cmp	r4, r3
 801dfce:	d105      	bne.n	801dfdc <std+0x54>
 801dfd0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 801dfd4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801dfd8:	f000 ba2c 	b.w	801e434 <__retarget_lock_init_recursive>
 801dfdc:	bd10      	pop	{r4, pc}
 801dfde:	bf00      	nop
 801dfe0:	0801e175 	.word	0x0801e175
 801dfe4:	0801e197 	.word	0x0801e197
 801dfe8:	0801e1cf 	.word	0x0801e1cf
 801dfec:	0801e1f3 	.word	0x0801e1f3
 801dff0:	20010014 	.word	0x20010014

0801dff4 <stdio_exit_handler>:
 801dff4:	4a02      	ldr	r2, [pc, #8]	@ (801e000 <stdio_exit_handler+0xc>)
 801dff6:	4903      	ldr	r1, [pc, #12]	@ (801e004 <stdio_exit_handler+0x10>)
 801dff8:	4803      	ldr	r0, [pc, #12]	@ (801e008 <stdio_exit_handler+0x14>)
 801dffa:	f000 b869 	b.w	801e0d0 <_fwalk_sglue>
 801dffe:	bf00      	nop
 801e000:	20000138 	.word	0x20000138
 801e004:	0801ee7d 	.word	0x0801ee7d
 801e008:	20000148 	.word	0x20000148

0801e00c <cleanup_stdio>:
 801e00c:	6841      	ldr	r1, [r0, #4]
 801e00e:	4b0c      	ldr	r3, [pc, #48]	@ (801e040 <cleanup_stdio+0x34>)
 801e010:	4299      	cmp	r1, r3
 801e012:	b510      	push	{r4, lr}
 801e014:	4604      	mov	r4, r0
 801e016:	d001      	beq.n	801e01c <cleanup_stdio+0x10>
 801e018:	f000 ff30 	bl	801ee7c <_fflush_r>
 801e01c:	68a1      	ldr	r1, [r4, #8]
 801e01e:	4b09      	ldr	r3, [pc, #36]	@ (801e044 <cleanup_stdio+0x38>)
 801e020:	4299      	cmp	r1, r3
 801e022:	d002      	beq.n	801e02a <cleanup_stdio+0x1e>
 801e024:	4620      	mov	r0, r4
 801e026:	f000 ff29 	bl	801ee7c <_fflush_r>
 801e02a:	68e1      	ldr	r1, [r4, #12]
 801e02c:	4b06      	ldr	r3, [pc, #24]	@ (801e048 <cleanup_stdio+0x3c>)
 801e02e:	4299      	cmp	r1, r3
 801e030:	d004      	beq.n	801e03c <cleanup_stdio+0x30>
 801e032:	4620      	mov	r0, r4
 801e034:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801e038:	f000 bf20 	b.w	801ee7c <_fflush_r>
 801e03c:	bd10      	pop	{r4, pc}
 801e03e:	bf00      	nop
 801e040:	20010014 	.word	0x20010014
 801e044:	2001007c 	.word	0x2001007c
 801e048:	200100e4 	.word	0x200100e4

0801e04c <global_stdio_init.part.0>:
 801e04c:	b510      	push	{r4, lr}
 801e04e:	4b0b      	ldr	r3, [pc, #44]	@ (801e07c <global_stdio_init.part.0+0x30>)
 801e050:	4c0b      	ldr	r4, [pc, #44]	@ (801e080 <global_stdio_init.part.0+0x34>)
 801e052:	4a0c      	ldr	r2, [pc, #48]	@ (801e084 <global_stdio_init.part.0+0x38>)
 801e054:	601a      	str	r2, [r3, #0]
 801e056:	4620      	mov	r0, r4
 801e058:	2200      	movs	r2, #0
 801e05a:	2104      	movs	r1, #4
 801e05c:	f7ff ff94 	bl	801df88 <std>
 801e060:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 801e064:	2201      	movs	r2, #1
 801e066:	2109      	movs	r1, #9
 801e068:	f7ff ff8e 	bl	801df88 <std>
 801e06c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 801e070:	2202      	movs	r2, #2
 801e072:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801e076:	2112      	movs	r1, #18
 801e078:	f7ff bf86 	b.w	801df88 <std>
 801e07c:	2001014c 	.word	0x2001014c
 801e080:	20010014 	.word	0x20010014
 801e084:	0801dff5 	.word	0x0801dff5

0801e088 <__sfp_lock_acquire>:
 801e088:	4801      	ldr	r0, [pc, #4]	@ (801e090 <__sfp_lock_acquire+0x8>)
 801e08a:	f000 b9d4 	b.w	801e436 <__retarget_lock_acquire_recursive>
 801e08e:	bf00      	nop
 801e090:	20010155 	.word	0x20010155

0801e094 <__sfp_lock_release>:
 801e094:	4801      	ldr	r0, [pc, #4]	@ (801e09c <__sfp_lock_release+0x8>)
 801e096:	f000 b9cf 	b.w	801e438 <__retarget_lock_release_recursive>
 801e09a:	bf00      	nop
 801e09c:	20010155 	.word	0x20010155

0801e0a0 <__sinit>:
 801e0a0:	b510      	push	{r4, lr}
 801e0a2:	4604      	mov	r4, r0
 801e0a4:	f7ff fff0 	bl	801e088 <__sfp_lock_acquire>
 801e0a8:	6a23      	ldr	r3, [r4, #32]
 801e0aa:	b11b      	cbz	r3, 801e0b4 <__sinit+0x14>
 801e0ac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801e0b0:	f7ff bff0 	b.w	801e094 <__sfp_lock_release>
 801e0b4:	4b04      	ldr	r3, [pc, #16]	@ (801e0c8 <__sinit+0x28>)
 801e0b6:	6223      	str	r3, [r4, #32]
 801e0b8:	4b04      	ldr	r3, [pc, #16]	@ (801e0cc <__sinit+0x2c>)
 801e0ba:	681b      	ldr	r3, [r3, #0]
 801e0bc:	2b00      	cmp	r3, #0
 801e0be:	d1f5      	bne.n	801e0ac <__sinit+0xc>
 801e0c0:	f7ff ffc4 	bl	801e04c <global_stdio_init.part.0>
 801e0c4:	e7f2      	b.n	801e0ac <__sinit+0xc>
 801e0c6:	bf00      	nop
 801e0c8:	0801e00d 	.word	0x0801e00d
 801e0cc:	2001014c 	.word	0x2001014c

0801e0d0 <_fwalk_sglue>:
 801e0d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801e0d4:	4607      	mov	r7, r0
 801e0d6:	4688      	mov	r8, r1
 801e0d8:	4614      	mov	r4, r2
 801e0da:	2600      	movs	r6, #0
 801e0dc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 801e0e0:	f1b9 0901 	subs.w	r9, r9, #1
 801e0e4:	d505      	bpl.n	801e0f2 <_fwalk_sglue+0x22>
 801e0e6:	6824      	ldr	r4, [r4, #0]
 801e0e8:	2c00      	cmp	r4, #0
 801e0ea:	d1f7      	bne.n	801e0dc <_fwalk_sglue+0xc>
 801e0ec:	4630      	mov	r0, r6
 801e0ee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801e0f2:	89ab      	ldrh	r3, [r5, #12]
 801e0f4:	2b01      	cmp	r3, #1
 801e0f6:	d907      	bls.n	801e108 <_fwalk_sglue+0x38>
 801e0f8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801e0fc:	3301      	adds	r3, #1
 801e0fe:	d003      	beq.n	801e108 <_fwalk_sglue+0x38>
 801e100:	4629      	mov	r1, r5
 801e102:	4638      	mov	r0, r7
 801e104:	47c0      	blx	r8
 801e106:	4306      	orrs	r6, r0
 801e108:	3568      	adds	r5, #104	@ 0x68
 801e10a:	e7e9      	b.n	801e0e0 <_fwalk_sglue+0x10>

0801e10c <iprintf>:
 801e10c:	b40f      	push	{r0, r1, r2, r3}
 801e10e:	b507      	push	{r0, r1, r2, lr}
 801e110:	4906      	ldr	r1, [pc, #24]	@ (801e12c <iprintf+0x20>)
 801e112:	ab04      	add	r3, sp, #16
 801e114:	6808      	ldr	r0, [r1, #0]
 801e116:	f853 2b04 	ldr.w	r2, [r3], #4
 801e11a:	6881      	ldr	r1, [r0, #8]
 801e11c:	9301      	str	r3, [sp, #4]
 801e11e:	f000 fb85 	bl	801e82c <_vfiprintf_r>
 801e122:	b003      	add	sp, #12
 801e124:	f85d eb04 	ldr.w	lr, [sp], #4
 801e128:	b004      	add	sp, #16
 801e12a:	4770      	bx	lr
 801e12c:	20000144 	.word	0x20000144

0801e130 <siprintf>:
 801e130:	b40e      	push	{r1, r2, r3}
 801e132:	b510      	push	{r4, lr}
 801e134:	b09d      	sub	sp, #116	@ 0x74
 801e136:	ab1f      	add	r3, sp, #124	@ 0x7c
 801e138:	9002      	str	r0, [sp, #8]
 801e13a:	9006      	str	r0, [sp, #24]
 801e13c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 801e140:	480a      	ldr	r0, [pc, #40]	@ (801e16c <siprintf+0x3c>)
 801e142:	9107      	str	r1, [sp, #28]
 801e144:	9104      	str	r1, [sp, #16]
 801e146:	490a      	ldr	r1, [pc, #40]	@ (801e170 <siprintf+0x40>)
 801e148:	f853 2b04 	ldr.w	r2, [r3], #4
 801e14c:	9105      	str	r1, [sp, #20]
 801e14e:	2400      	movs	r4, #0
 801e150:	a902      	add	r1, sp, #8
 801e152:	6800      	ldr	r0, [r0, #0]
 801e154:	9301      	str	r3, [sp, #4]
 801e156:	941b      	str	r4, [sp, #108]	@ 0x6c
 801e158:	f000 fa42 	bl	801e5e0 <_svfiprintf_r>
 801e15c:	9b02      	ldr	r3, [sp, #8]
 801e15e:	701c      	strb	r4, [r3, #0]
 801e160:	b01d      	add	sp, #116	@ 0x74
 801e162:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801e166:	b003      	add	sp, #12
 801e168:	4770      	bx	lr
 801e16a:	bf00      	nop
 801e16c:	20000144 	.word	0x20000144
 801e170:	ffff0208 	.word	0xffff0208

0801e174 <__sread>:
 801e174:	b510      	push	{r4, lr}
 801e176:	460c      	mov	r4, r1
 801e178:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801e17c:	f000 f902 	bl	801e384 <_read_r>
 801e180:	2800      	cmp	r0, #0
 801e182:	bfab      	itete	ge
 801e184:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 801e186:	89a3      	ldrhlt	r3, [r4, #12]
 801e188:	181b      	addge	r3, r3, r0
 801e18a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 801e18e:	bfac      	ite	ge
 801e190:	6563      	strge	r3, [r4, #84]	@ 0x54
 801e192:	81a3      	strhlt	r3, [r4, #12]
 801e194:	bd10      	pop	{r4, pc}

0801e196 <__swrite>:
 801e196:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801e19a:	461f      	mov	r7, r3
 801e19c:	898b      	ldrh	r3, [r1, #12]
 801e19e:	05db      	lsls	r3, r3, #23
 801e1a0:	4605      	mov	r5, r0
 801e1a2:	460c      	mov	r4, r1
 801e1a4:	4616      	mov	r6, r2
 801e1a6:	d505      	bpl.n	801e1b4 <__swrite+0x1e>
 801e1a8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801e1ac:	2302      	movs	r3, #2
 801e1ae:	2200      	movs	r2, #0
 801e1b0:	f000 f8d6 	bl	801e360 <_lseek_r>
 801e1b4:	89a3      	ldrh	r3, [r4, #12]
 801e1b6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801e1ba:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 801e1be:	81a3      	strh	r3, [r4, #12]
 801e1c0:	4632      	mov	r2, r6
 801e1c2:	463b      	mov	r3, r7
 801e1c4:	4628      	mov	r0, r5
 801e1c6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801e1ca:	f000 b8fd 	b.w	801e3c8 <_write_r>

0801e1ce <__sseek>:
 801e1ce:	b510      	push	{r4, lr}
 801e1d0:	460c      	mov	r4, r1
 801e1d2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801e1d6:	f000 f8c3 	bl	801e360 <_lseek_r>
 801e1da:	1c43      	adds	r3, r0, #1
 801e1dc:	89a3      	ldrh	r3, [r4, #12]
 801e1de:	bf15      	itete	ne
 801e1e0:	6560      	strne	r0, [r4, #84]	@ 0x54
 801e1e2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 801e1e6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 801e1ea:	81a3      	strheq	r3, [r4, #12]
 801e1ec:	bf18      	it	ne
 801e1ee:	81a3      	strhne	r3, [r4, #12]
 801e1f0:	bd10      	pop	{r4, pc}

0801e1f2 <__sclose>:
 801e1f2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801e1f6:	f000 b845 	b.w	801e284 <_close_r>

0801e1fa <memcmp>:
 801e1fa:	b510      	push	{r4, lr}
 801e1fc:	3901      	subs	r1, #1
 801e1fe:	4402      	add	r2, r0
 801e200:	4290      	cmp	r0, r2
 801e202:	d101      	bne.n	801e208 <memcmp+0xe>
 801e204:	2000      	movs	r0, #0
 801e206:	e005      	b.n	801e214 <memcmp+0x1a>
 801e208:	7803      	ldrb	r3, [r0, #0]
 801e20a:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 801e20e:	42a3      	cmp	r3, r4
 801e210:	d001      	beq.n	801e216 <memcmp+0x1c>
 801e212:	1b18      	subs	r0, r3, r4
 801e214:	bd10      	pop	{r4, pc}
 801e216:	3001      	adds	r0, #1
 801e218:	e7f2      	b.n	801e200 <memcmp+0x6>

0801e21a <memmove>:
 801e21a:	4288      	cmp	r0, r1
 801e21c:	b510      	push	{r4, lr}
 801e21e:	eb01 0402 	add.w	r4, r1, r2
 801e222:	d902      	bls.n	801e22a <memmove+0x10>
 801e224:	4284      	cmp	r4, r0
 801e226:	4623      	mov	r3, r4
 801e228:	d807      	bhi.n	801e23a <memmove+0x20>
 801e22a:	1e43      	subs	r3, r0, #1
 801e22c:	42a1      	cmp	r1, r4
 801e22e:	d008      	beq.n	801e242 <memmove+0x28>
 801e230:	f811 2b01 	ldrb.w	r2, [r1], #1
 801e234:	f803 2f01 	strb.w	r2, [r3, #1]!
 801e238:	e7f8      	b.n	801e22c <memmove+0x12>
 801e23a:	4402      	add	r2, r0
 801e23c:	4601      	mov	r1, r0
 801e23e:	428a      	cmp	r2, r1
 801e240:	d100      	bne.n	801e244 <memmove+0x2a>
 801e242:	bd10      	pop	{r4, pc}
 801e244:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801e248:	f802 4d01 	strb.w	r4, [r2, #-1]!
 801e24c:	e7f7      	b.n	801e23e <memmove+0x24>

0801e24e <memset>:
 801e24e:	4402      	add	r2, r0
 801e250:	4603      	mov	r3, r0
 801e252:	4293      	cmp	r3, r2
 801e254:	d100      	bne.n	801e258 <memset+0xa>
 801e256:	4770      	bx	lr
 801e258:	f803 1b01 	strb.w	r1, [r3], #1
 801e25c:	e7f9      	b.n	801e252 <memset+0x4>

0801e25e <strncmp>:
 801e25e:	b510      	push	{r4, lr}
 801e260:	b16a      	cbz	r2, 801e27e <strncmp+0x20>
 801e262:	3901      	subs	r1, #1
 801e264:	1884      	adds	r4, r0, r2
 801e266:	f810 2b01 	ldrb.w	r2, [r0], #1
 801e26a:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 801e26e:	429a      	cmp	r2, r3
 801e270:	d103      	bne.n	801e27a <strncmp+0x1c>
 801e272:	42a0      	cmp	r0, r4
 801e274:	d001      	beq.n	801e27a <strncmp+0x1c>
 801e276:	2a00      	cmp	r2, #0
 801e278:	d1f5      	bne.n	801e266 <strncmp+0x8>
 801e27a:	1ad0      	subs	r0, r2, r3
 801e27c:	bd10      	pop	{r4, pc}
 801e27e:	4610      	mov	r0, r2
 801e280:	e7fc      	b.n	801e27c <strncmp+0x1e>
	...

0801e284 <_close_r>:
 801e284:	b538      	push	{r3, r4, r5, lr}
 801e286:	4d06      	ldr	r5, [pc, #24]	@ (801e2a0 <_close_r+0x1c>)
 801e288:	2300      	movs	r3, #0
 801e28a:	4604      	mov	r4, r0
 801e28c:	4608      	mov	r0, r1
 801e28e:	602b      	str	r3, [r5, #0]
 801e290:	f7e3 ff66 	bl	8002160 <_close>
 801e294:	1c43      	adds	r3, r0, #1
 801e296:	d102      	bne.n	801e29e <_close_r+0x1a>
 801e298:	682b      	ldr	r3, [r5, #0]
 801e29a:	b103      	cbz	r3, 801e29e <_close_r+0x1a>
 801e29c:	6023      	str	r3, [r4, #0]
 801e29e:	bd38      	pop	{r3, r4, r5, pc}
 801e2a0:	20010150 	.word	0x20010150

0801e2a4 <_reclaim_reent>:
 801e2a4:	4b2d      	ldr	r3, [pc, #180]	@ (801e35c <_reclaim_reent+0xb8>)
 801e2a6:	681b      	ldr	r3, [r3, #0]
 801e2a8:	4283      	cmp	r3, r0
 801e2aa:	b570      	push	{r4, r5, r6, lr}
 801e2ac:	4604      	mov	r4, r0
 801e2ae:	d053      	beq.n	801e358 <_reclaim_reent+0xb4>
 801e2b0:	69c3      	ldr	r3, [r0, #28]
 801e2b2:	b31b      	cbz	r3, 801e2fc <_reclaim_reent+0x58>
 801e2b4:	68db      	ldr	r3, [r3, #12]
 801e2b6:	b163      	cbz	r3, 801e2d2 <_reclaim_reent+0x2e>
 801e2b8:	2500      	movs	r5, #0
 801e2ba:	69e3      	ldr	r3, [r4, #28]
 801e2bc:	68db      	ldr	r3, [r3, #12]
 801e2be:	5959      	ldr	r1, [r3, r5]
 801e2c0:	b9b1      	cbnz	r1, 801e2f0 <_reclaim_reent+0x4c>
 801e2c2:	3504      	adds	r5, #4
 801e2c4:	2d80      	cmp	r5, #128	@ 0x80
 801e2c6:	d1f8      	bne.n	801e2ba <_reclaim_reent+0x16>
 801e2c8:	69e3      	ldr	r3, [r4, #28]
 801e2ca:	4620      	mov	r0, r4
 801e2cc:	68d9      	ldr	r1, [r3, #12]
 801e2ce:	f000 f8e1 	bl	801e494 <_free_r>
 801e2d2:	69e3      	ldr	r3, [r4, #28]
 801e2d4:	6819      	ldr	r1, [r3, #0]
 801e2d6:	b111      	cbz	r1, 801e2de <_reclaim_reent+0x3a>
 801e2d8:	4620      	mov	r0, r4
 801e2da:	f000 f8db 	bl	801e494 <_free_r>
 801e2de:	69e3      	ldr	r3, [r4, #28]
 801e2e0:	689d      	ldr	r5, [r3, #8]
 801e2e2:	b15d      	cbz	r5, 801e2fc <_reclaim_reent+0x58>
 801e2e4:	4629      	mov	r1, r5
 801e2e6:	4620      	mov	r0, r4
 801e2e8:	682d      	ldr	r5, [r5, #0]
 801e2ea:	f000 f8d3 	bl	801e494 <_free_r>
 801e2ee:	e7f8      	b.n	801e2e2 <_reclaim_reent+0x3e>
 801e2f0:	680e      	ldr	r6, [r1, #0]
 801e2f2:	4620      	mov	r0, r4
 801e2f4:	f000 f8ce 	bl	801e494 <_free_r>
 801e2f8:	4631      	mov	r1, r6
 801e2fa:	e7e1      	b.n	801e2c0 <_reclaim_reent+0x1c>
 801e2fc:	6961      	ldr	r1, [r4, #20]
 801e2fe:	b111      	cbz	r1, 801e306 <_reclaim_reent+0x62>
 801e300:	4620      	mov	r0, r4
 801e302:	f000 f8c7 	bl	801e494 <_free_r>
 801e306:	69e1      	ldr	r1, [r4, #28]
 801e308:	b111      	cbz	r1, 801e310 <_reclaim_reent+0x6c>
 801e30a:	4620      	mov	r0, r4
 801e30c:	f000 f8c2 	bl	801e494 <_free_r>
 801e310:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 801e312:	b111      	cbz	r1, 801e31a <_reclaim_reent+0x76>
 801e314:	4620      	mov	r0, r4
 801e316:	f000 f8bd 	bl	801e494 <_free_r>
 801e31a:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801e31c:	b111      	cbz	r1, 801e324 <_reclaim_reent+0x80>
 801e31e:	4620      	mov	r0, r4
 801e320:	f000 f8b8 	bl	801e494 <_free_r>
 801e324:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 801e326:	b111      	cbz	r1, 801e32e <_reclaim_reent+0x8a>
 801e328:	4620      	mov	r0, r4
 801e32a:	f000 f8b3 	bl	801e494 <_free_r>
 801e32e:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 801e330:	b111      	cbz	r1, 801e338 <_reclaim_reent+0x94>
 801e332:	4620      	mov	r0, r4
 801e334:	f000 f8ae 	bl	801e494 <_free_r>
 801e338:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 801e33a:	b111      	cbz	r1, 801e342 <_reclaim_reent+0x9e>
 801e33c:	4620      	mov	r0, r4
 801e33e:	f000 f8a9 	bl	801e494 <_free_r>
 801e342:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 801e344:	b111      	cbz	r1, 801e34c <_reclaim_reent+0xa8>
 801e346:	4620      	mov	r0, r4
 801e348:	f000 f8a4 	bl	801e494 <_free_r>
 801e34c:	6a23      	ldr	r3, [r4, #32]
 801e34e:	b11b      	cbz	r3, 801e358 <_reclaim_reent+0xb4>
 801e350:	4620      	mov	r0, r4
 801e352:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801e356:	4718      	bx	r3
 801e358:	bd70      	pop	{r4, r5, r6, pc}
 801e35a:	bf00      	nop
 801e35c:	20000144 	.word	0x20000144

0801e360 <_lseek_r>:
 801e360:	b538      	push	{r3, r4, r5, lr}
 801e362:	4d07      	ldr	r5, [pc, #28]	@ (801e380 <_lseek_r+0x20>)
 801e364:	4604      	mov	r4, r0
 801e366:	4608      	mov	r0, r1
 801e368:	4611      	mov	r1, r2
 801e36a:	2200      	movs	r2, #0
 801e36c:	602a      	str	r2, [r5, #0]
 801e36e:	461a      	mov	r2, r3
 801e370:	f7e3 ff1d 	bl	80021ae <_lseek>
 801e374:	1c43      	adds	r3, r0, #1
 801e376:	d102      	bne.n	801e37e <_lseek_r+0x1e>
 801e378:	682b      	ldr	r3, [r5, #0]
 801e37a:	b103      	cbz	r3, 801e37e <_lseek_r+0x1e>
 801e37c:	6023      	str	r3, [r4, #0]
 801e37e:	bd38      	pop	{r3, r4, r5, pc}
 801e380:	20010150 	.word	0x20010150

0801e384 <_read_r>:
 801e384:	b538      	push	{r3, r4, r5, lr}
 801e386:	4d07      	ldr	r5, [pc, #28]	@ (801e3a4 <_read_r+0x20>)
 801e388:	4604      	mov	r4, r0
 801e38a:	4608      	mov	r0, r1
 801e38c:	4611      	mov	r1, r2
 801e38e:	2200      	movs	r2, #0
 801e390:	602a      	str	r2, [r5, #0]
 801e392:	461a      	mov	r2, r3
 801e394:	f7e3 feab 	bl	80020ee <_read>
 801e398:	1c43      	adds	r3, r0, #1
 801e39a:	d102      	bne.n	801e3a2 <_read_r+0x1e>
 801e39c:	682b      	ldr	r3, [r5, #0]
 801e39e:	b103      	cbz	r3, 801e3a2 <_read_r+0x1e>
 801e3a0:	6023      	str	r3, [r4, #0]
 801e3a2:	bd38      	pop	{r3, r4, r5, pc}
 801e3a4:	20010150 	.word	0x20010150

0801e3a8 <_sbrk_r>:
 801e3a8:	b538      	push	{r3, r4, r5, lr}
 801e3aa:	4d06      	ldr	r5, [pc, #24]	@ (801e3c4 <_sbrk_r+0x1c>)
 801e3ac:	2300      	movs	r3, #0
 801e3ae:	4604      	mov	r4, r0
 801e3b0:	4608      	mov	r0, r1
 801e3b2:	602b      	str	r3, [r5, #0]
 801e3b4:	f7e3 ff08 	bl	80021c8 <_sbrk>
 801e3b8:	1c43      	adds	r3, r0, #1
 801e3ba:	d102      	bne.n	801e3c2 <_sbrk_r+0x1a>
 801e3bc:	682b      	ldr	r3, [r5, #0]
 801e3be:	b103      	cbz	r3, 801e3c2 <_sbrk_r+0x1a>
 801e3c0:	6023      	str	r3, [r4, #0]
 801e3c2:	bd38      	pop	{r3, r4, r5, pc}
 801e3c4:	20010150 	.word	0x20010150

0801e3c8 <_write_r>:
 801e3c8:	b538      	push	{r3, r4, r5, lr}
 801e3ca:	4d07      	ldr	r5, [pc, #28]	@ (801e3e8 <_write_r+0x20>)
 801e3cc:	4604      	mov	r4, r0
 801e3ce:	4608      	mov	r0, r1
 801e3d0:	4611      	mov	r1, r2
 801e3d2:	2200      	movs	r2, #0
 801e3d4:	602a      	str	r2, [r5, #0]
 801e3d6:	461a      	mov	r2, r3
 801e3d8:	f7e3 fea6 	bl	8002128 <_write>
 801e3dc:	1c43      	adds	r3, r0, #1
 801e3de:	d102      	bne.n	801e3e6 <_write_r+0x1e>
 801e3e0:	682b      	ldr	r3, [r5, #0]
 801e3e2:	b103      	cbz	r3, 801e3e6 <_write_r+0x1e>
 801e3e4:	6023      	str	r3, [r4, #0]
 801e3e6:	bd38      	pop	{r3, r4, r5, pc}
 801e3e8:	20010150 	.word	0x20010150

0801e3ec <__libc_init_array>:
 801e3ec:	b570      	push	{r4, r5, r6, lr}
 801e3ee:	4d0d      	ldr	r5, [pc, #52]	@ (801e424 <__libc_init_array+0x38>)
 801e3f0:	4c0d      	ldr	r4, [pc, #52]	@ (801e428 <__libc_init_array+0x3c>)
 801e3f2:	1b64      	subs	r4, r4, r5
 801e3f4:	10a4      	asrs	r4, r4, #2
 801e3f6:	2600      	movs	r6, #0
 801e3f8:	42a6      	cmp	r6, r4
 801e3fa:	d109      	bne.n	801e410 <__libc_init_array+0x24>
 801e3fc:	4d0b      	ldr	r5, [pc, #44]	@ (801e42c <__libc_init_array+0x40>)
 801e3fe:	4c0c      	ldr	r4, [pc, #48]	@ (801e430 <__libc_init_array+0x44>)
 801e400:	f000 ff10 	bl	801f224 <_init>
 801e404:	1b64      	subs	r4, r4, r5
 801e406:	10a4      	asrs	r4, r4, #2
 801e408:	2600      	movs	r6, #0
 801e40a:	42a6      	cmp	r6, r4
 801e40c:	d105      	bne.n	801e41a <__libc_init_array+0x2e>
 801e40e:	bd70      	pop	{r4, r5, r6, pc}
 801e410:	f855 3b04 	ldr.w	r3, [r5], #4
 801e414:	4798      	blx	r3
 801e416:	3601      	adds	r6, #1
 801e418:	e7ee      	b.n	801e3f8 <__libc_init_array+0xc>
 801e41a:	f855 3b04 	ldr.w	r3, [r5], #4
 801e41e:	4798      	blx	r3
 801e420:	3601      	adds	r6, #1
 801e422:	e7f2      	b.n	801e40a <__libc_init_array+0x1e>
 801e424:	08034c5c 	.word	0x08034c5c
 801e428:	08034c5c 	.word	0x08034c5c
 801e42c:	08034c5c 	.word	0x08034c5c
 801e430:	08034c60 	.word	0x08034c60

0801e434 <__retarget_lock_init_recursive>:
 801e434:	4770      	bx	lr

0801e436 <__retarget_lock_acquire_recursive>:
 801e436:	4770      	bx	lr

0801e438 <__retarget_lock_release_recursive>:
 801e438:	4770      	bx	lr

0801e43a <memcpy>:
 801e43a:	440a      	add	r2, r1
 801e43c:	4291      	cmp	r1, r2
 801e43e:	f100 33ff 	add.w	r3, r0, #4294967295
 801e442:	d100      	bne.n	801e446 <memcpy+0xc>
 801e444:	4770      	bx	lr
 801e446:	b510      	push	{r4, lr}
 801e448:	f811 4b01 	ldrb.w	r4, [r1], #1
 801e44c:	f803 4f01 	strb.w	r4, [r3, #1]!
 801e450:	4291      	cmp	r1, r2
 801e452:	d1f9      	bne.n	801e448 <memcpy+0xe>
 801e454:	bd10      	pop	{r4, pc}
	...

0801e458 <__assert_func>:
 801e458:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801e45a:	4614      	mov	r4, r2
 801e45c:	461a      	mov	r2, r3
 801e45e:	4b09      	ldr	r3, [pc, #36]	@ (801e484 <__assert_func+0x2c>)
 801e460:	681b      	ldr	r3, [r3, #0]
 801e462:	4605      	mov	r5, r0
 801e464:	68d8      	ldr	r0, [r3, #12]
 801e466:	b14c      	cbz	r4, 801e47c <__assert_func+0x24>
 801e468:	4b07      	ldr	r3, [pc, #28]	@ (801e488 <__assert_func+0x30>)
 801e46a:	9100      	str	r1, [sp, #0]
 801e46c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 801e470:	4906      	ldr	r1, [pc, #24]	@ (801e48c <__assert_func+0x34>)
 801e472:	462b      	mov	r3, r5
 801e474:	f000 fd2a 	bl	801eecc <fiprintf>
 801e478:	f000 fdce 	bl	801f018 <abort>
 801e47c:	4b04      	ldr	r3, [pc, #16]	@ (801e490 <__assert_func+0x38>)
 801e47e:	461c      	mov	r4, r3
 801e480:	e7f3      	b.n	801e46a <__assert_func+0x12>
 801e482:	bf00      	nop
 801e484:	20000144 	.word	0x20000144
 801e488:	08034be3 	.word	0x08034be3
 801e48c:	08034bf0 	.word	0x08034bf0
 801e490:	08034c1e 	.word	0x08034c1e

0801e494 <_free_r>:
 801e494:	b538      	push	{r3, r4, r5, lr}
 801e496:	4605      	mov	r5, r0
 801e498:	2900      	cmp	r1, #0
 801e49a:	d041      	beq.n	801e520 <_free_r+0x8c>
 801e49c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801e4a0:	1f0c      	subs	r4, r1, #4
 801e4a2:	2b00      	cmp	r3, #0
 801e4a4:	bfb8      	it	lt
 801e4a6:	18e4      	addlt	r4, r4, r3
 801e4a8:	f7ff fd24 	bl	801def4 <__malloc_lock>
 801e4ac:	4a1d      	ldr	r2, [pc, #116]	@ (801e524 <_free_r+0x90>)
 801e4ae:	6813      	ldr	r3, [r2, #0]
 801e4b0:	b933      	cbnz	r3, 801e4c0 <_free_r+0x2c>
 801e4b2:	6063      	str	r3, [r4, #4]
 801e4b4:	6014      	str	r4, [r2, #0]
 801e4b6:	4628      	mov	r0, r5
 801e4b8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801e4bc:	f7ff bd20 	b.w	801df00 <__malloc_unlock>
 801e4c0:	42a3      	cmp	r3, r4
 801e4c2:	d908      	bls.n	801e4d6 <_free_r+0x42>
 801e4c4:	6820      	ldr	r0, [r4, #0]
 801e4c6:	1821      	adds	r1, r4, r0
 801e4c8:	428b      	cmp	r3, r1
 801e4ca:	bf01      	itttt	eq
 801e4cc:	6819      	ldreq	r1, [r3, #0]
 801e4ce:	685b      	ldreq	r3, [r3, #4]
 801e4d0:	1809      	addeq	r1, r1, r0
 801e4d2:	6021      	streq	r1, [r4, #0]
 801e4d4:	e7ed      	b.n	801e4b2 <_free_r+0x1e>
 801e4d6:	461a      	mov	r2, r3
 801e4d8:	685b      	ldr	r3, [r3, #4]
 801e4da:	b10b      	cbz	r3, 801e4e0 <_free_r+0x4c>
 801e4dc:	42a3      	cmp	r3, r4
 801e4de:	d9fa      	bls.n	801e4d6 <_free_r+0x42>
 801e4e0:	6811      	ldr	r1, [r2, #0]
 801e4e2:	1850      	adds	r0, r2, r1
 801e4e4:	42a0      	cmp	r0, r4
 801e4e6:	d10b      	bne.n	801e500 <_free_r+0x6c>
 801e4e8:	6820      	ldr	r0, [r4, #0]
 801e4ea:	4401      	add	r1, r0
 801e4ec:	1850      	adds	r0, r2, r1
 801e4ee:	4283      	cmp	r3, r0
 801e4f0:	6011      	str	r1, [r2, #0]
 801e4f2:	d1e0      	bne.n	801e4b6 <_free_r+0x22>
 801e4f4:	6818      	ldr	r0, [r3, #0]
 801e4f6:	685b      	ldr	r3, [r3, #4]
 801e4f8:	6053      	str	r3, [r2, #4]
 801e4fa:	4408      	add	r0, r1
 801e4fc:	6010      	str	r0, [r2, #0]
 801e4fe:	e7da      	b.n	801e4b6 <_free_r+0x22>
 801e500:	d902      	bls.n	801e508 <_free_r+0x74>
 801e502:	230c      	movs	r3, #12
 801e504:	602b      	str	r3, [r5, #0]
 801e506:	e7d6      	b.n	801e4b6 <_free_r+0x22>
 801e508:	6820      	ldr	r0, [r4, #0]
 801e50a:	1821      	adds	r1, r4, r0
 801e50c:	428b      	cmp	r3, r1
 801e50e:	bf04      	itt	eq
 801e510:	6819      	ldreq	r1, [r3, #0]
 801e512:	685b      	ldreq	r3, [r3, #4]
 801e514:	6063      	str	r3, [r4, #4]
 801e516:	bf04      	itt	eq
 801e518:	1809      	addeq	r1, r1, r0
 801e51a:	6021      	streq	r1, [r4, #0]
 801e51c:	6054      	str	r4, [r2, #4]
 801e51e:	e7ca      	b.n	801e4b6 <_free_r+0x22>
 801e520:	bd38      	pop	{r3, r4, r5, pc}
 801e522:	bf00      	nop
 801e524:	20010010 	.word	0x20010010

0801e528 <__ssputs_r>:
 801e528:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801e52c:	688e      	ldr	r6, [r1, #8]
 801e52e:	461f      	mov	r7, r3
 801e530:	42be      	cmp	r6, r7
 801e532:	680b      	ldr	r3, [r1, #0]
 801e534:	4682      	mov	sl, r0
 801e536:	460c      	mov	r4, r1
 801e538:	4690      	mov	r8, r2
 801e53a:	d82d      	bhi.n	801e598 <__ssputs_r+0x70>
 801e53c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801e540:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 801e544:	d026      	beq.n	801e594 <__ssputs_r+0x6c>
 801e546:	6965      	ldr	r5, [r4, #20]
 801e548:	6909      	ldr	r1, [r1, #16]
 801e54a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801e54e:	eba3 0901 	sub.w	r9, r3, r1
 801e552:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 801e556:	1c7b      	adds	r3, r7, #1
 801e558:	444b      	add	r3, r9
 801e55a:	106d      	asrs	r5, r5, #1
 801e55c:	429d      	cmp	r5, r3
 801e55e:	bf38      	it	cc
 801e560:	461d      	movcc	r5, r3
 801e562:	0553      	lsls	r3, r2, #21
 801e564:	d527      	bpl.n	801e5b6 <__ssputs_r+0x8e>
 801e566:	4629      	mov	r1, r5
 801e568:	f7ff fc44 	bl	801ddf4 <_malloc_r>
 801e56c:	4606      	mov	r6, r0
 801e56e:	b360      	cbz	r0, 801e5ca <__ssputs_r+0xa2>
 801e570:	6921      	ldr	r1, [r4, #16]
 801e572:	464a      	mov	r2, r9
 801e574:	f7ff ff61 	bl	801e43a <memcpy>
 801e578:	89a3      	ldrh	r3, [r4, #12]
 801e57a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 801e57e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801e582:	81a3      	strh	r3, [r4, #12]
 801e584:	6126      	str	r6, [r4, #16]
 801e586:	6165      	str	r5, [r4, #20]
 801e588:	444e      	add	r6, r9
 801e58a:	eba5 0509 	sub.w	r5, r5, r9
 801e58e:	6026      	str	r6, [r4, #0]
 801e590:	60a5      	str	r5, [r4, #8]
 801e592:	463e      	mov	r6, r7
 801e594:	42be      	cmp	r6, r7
 801e596:	d900      	bls.n	801e59a <__ssputs_r+0x72>
 801e598:	463e      	mov	r6, r7
 801e59a:	6820      	ldr	r0, [r4, #0]
 801e59c:	4632      	mov	r2, r6
 801e59e:	4641      	mov	r1, r8
 801e5a0:	f7ff fe3b 	bl	801e21a <memmove>
 801e5a4:	68a3      	ldr	r3, [r4, #8]
 801e5a6:	1b9b      	subs	r3, r3, r6
 801e5a8:	60a3      	str	r3, [r4, #8]
 801e5aa:	6823      	ldr	r3, [r4, #0]
 801e5ac:	4433      	add	r3, r6
 801e5ae:	6023      	str	r3, [r4, #0]
 801e5b0:	2000      	movs	r0, #0
 801e5b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801e5b6:	462a      	mov	r2, r5
 801e5b8:	f000 fd35 	bl	801f026 <_realloc_r>
 801e5bc:	4606      	mov	r6, r0
 801e5be:	2800      	cmp	r0, #0
 801e5c0:	d1e0      	bne.n	801e584 <__ssputs_r+0x5c>
 801e5c2:	6921      	ldr	r1, [r4, #16]
 801e5c4:	4650      	mov	r0, sl
 801e5c6:	f7ff ff65 	bl	801e494 <_free_r>
 801e5ca:	230c      	movs	r3, #12
 801e5cc:	f8ca 3000 	str.w	r3, [sl]
 801e5d0:	89a3      	ldrh	r3, [r4, #12]
 801e5d2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801e5d6:	81a3      	strh	r3, [r4, #12]
 801e5d8:	f04f 30ff 	mov.w	r0, #4294967295
 801e5dc:	e7e9      	b.n	801e5b2 <__ssputs_r+0x8a>
	...

0801e5e0 <_svfiprintf_r>:
 801e5e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801e5e4:	4698      	mov	r8, r3
 801e5e6:	898b      	ldrh	r3, [r1, #12]
 801e5e8:	061b      	lsls	r3, r3, #24
 801e5ea:	b09d      	sub	sp, #116	@ 0x74
 801e5ec:	4607      	mov	r7, r0
 801e5ee:	460d      	mov	r5, r1
 801e5f0:	4614      	mov	r4, r2
 801e5f2:	d510      	bpl.n	801e616 <_svfiprintf_r+0x36>
 801e5f4:	690b      	ldr	r3, [r1, #16]
 801e5f6:	b973      	cbnz	r3, 801e616 <_svfiprintf_r+0x36>
 801e5f8:	2140      	movs	r1, #64	@ 0x40
 801e5fa:	f7ff fbfb 	bl	801ddf4 <_malloc_r>
 801e5fe:	6028      	str	r0, [r5, #0]
 801e600:	6128      	str	r0, [r5, #16]
 801e602:	b930      	cbnz	r0, 801e612 <_svfiprintf_r+0x32>
 801e604:	230c      	movs	r3, #12
 801e606:	603b      	str	r3, [r7, #0]
 801e608:	f04f 30ff 	mov.w	r0, #4294967295
 801e60c:	b01d      	add	sp, #116	@ 0x74
 801e60e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801e612:	2340      	movs	r3, #64	@ 0x40
 801e614:	616b      	str	r3, [r5, #20]
 801e616:	2300      	movs	r3, #0
 801e618:	9309      	str	r3, [sp, #36]	@ 0x24
 801e61a:	2320      	movs	r3, #32
 801e61c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801e620:	f8cd 800c 	str.w	r8, [sp, #12]
 801e624:	2330      	movs	r3, #48	@ 0x30
 801e626:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 801e7c4 <_svfiprintf_r+0x1e4>
 801e62a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801e62e:	f04f 0901 	mov.w	r9, #1
 801e632:	4623      	mov	r3, r4
 801e634:	469a      	mov	sl, r3
 801e636:	f813 2b01 	ldrb.w	r2, [r3], #1
 801e63a:	b10a      	cbz	r2, 801e640 <_svfiprintf_r+0x60>
 801e63c:	2a25      	cmp	r2, #37	@ 0x25
 801e63e:	d1f9      	bne.n	801e634 <_svfiprintf_r+0x54>
 801e640:	ebba 0b04 	subs.w	fp, sl, r4
 801e644:	d00b      	beq.n	801e65e <_svfiprintf_r+0x7e>
 801e646:	465b      	mov	r3, fp
 801e648:	4622      	mov	r2, r4
 801e64a:	4629      	mov	r1, r5
 801e64c:	4638      	mov	r0, r7
 801e64e:	f7ff ff6b 	bl	801e528 <__ssputs_r>
 801e652:	3001      	adds	r0, #1
 801e654:	f000 80a7 	beq.w	801e7a6 <_svfiprintf_r+0x1c6>
 801e658:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801e65a:	445a      	add	r2, fp
 801e65c:	9209      	str	r2, [sp, #36]	@ 0x24
 801e65e:	f89a 3000 	ldrb.w	r3, [sl]
 801e662:	2b00      	cmp	r3, #0
 801e664:	f000 809f 	beq.w	801e7a6 <_svfiprintf_r+0x1c6>
 801e668:	2300      	movs	r3, #0
 801e66a:	f04f 32ff 	mov.w	r2, #4294967295
 801e66e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801e672:	f10a 0a01 	add.w	sl, sl, #1
 801e676:	9304      	str	r3, [sp, #16]
 801e678:	9307      	str	r3, [sp, #28]
 801e67a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801e67e:	931a      	str	r3, [sp, #104]	@ 0x68
 801e680:	4654      	mov	r4, sl
 801e682:	2205      	movs	r2, #5
 801e684:	f814 1b01 	ldrb.w	r1, [r4], #1
 801e688:	484e      	ldr	r0, [pc, #312]	@ (801e7c4 <_svfiprintf_r+0x1e4>)
 801e68a:	f7e1 fdf1 	bl	8000270 <memchr>
 801e68e:	9a04      	ldr	r2, [sp, #16]
 801e690:	b9d8      	cbnz	r0, 801e6ca <_svfiprintf_r+0xea>
 801e692:	06d0      	lsls	r0, r2, #27
 801e694:	bf44      	itt	mi
 801e696:	2320      	movmi	r3, #32
 801e698:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801e69c:	0711      	lsls	r1, r2, #28
 801e69e:	bf44      	itt	mi
 801e6a0:	232b      	movmi	r3, #43	@ 0x2b
 801e6a2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801e6a6:	f89a 3000 	ldrb.w	r3, [sl]
 801e6aa:	2b2a      	cmp	r3, #42	@ 0x2a
 801e6ac:	d015      	beq.n	801e6da <_svfiprintf_r+0xfa>
 801e6ae:	9a07      	ldr	r2, [sp, #28]
 801e6b0:	4654      	mov	r4, sl
 801e6b2:	2000      	movs	r0, #0
 801e6b4:	f04f 0c0a 	mov.w	ip, #10
 801e6b8:	4621      	mov	r1, r4
 801e6ba:	f811 3b01 	ldrb.w	r3, [r1], #1
 801e6be:	3b30      	subs	r3, #48	@ 0x30
 801e6c0:	2b09      	cmp	r3, #9
 801e6c2:	d94b      	bls.n	801e75c <_svfiprintf_r+0x17c>
 801e6c4:	b1b0      	cbz	r0, 801e6f4 <_svfiprintf_r+0x114>
 801e6c6:	9207      	str	r2, [sp, #28]
 801e6c8:	e014      	b.n	801e6f4 <_svfiprintf_r+0x114>
 801e6ca:	eba0 0308 	sub.w	r3, r0, r8
 801e6ce:	fa09 f303 	lsl.w	r3, r9, r3
 801e6d2:	4313      	orrs	r3, r2
 801e6d4:	9304      	str	r3, [sp, #16]
 801e6d6:	46a2      	mov	sl, r4
 801e6d8:	e7d2      	b.n	801e680 <_svfiprintf_r+0xa0>
 801e6da:	9b03      	ldr	r3, [sp, #12]
 801e6dc:	1d19      	adds	r1, r3, #4
 801e6de:	681b      	ldr	r3, [r3, #0]
 801e6e0:	9103      	str	r1, [sp, #12]
 801e6e2:	2b00      	cmp	r3, #0
 801e6e4:	bfbb      	ittet	lt
 801e6e6:	425b      	neglt	r3, r3
 801e6e8:	f042 0202 	orrlt.w	r2, r2, #2
 801e6ec:	9307      	strge	r3, [sp, #28]
 801e6ee:	9307      	strlt	r3, [sp, #28]
 801e6f0:	bfb8      	it	lt
 801e6f2:	9204      	strlt	r2, [sp, #16]
 801e6f4:	7823      	ldrb	r3, [r4, #0]
 801e6f6:	2b2e      	cmp	r3, #46	@ 0x2e
 801e6f8:	d10a      	bne.n	801e710 <_svfiprintf_r+0x130>
 801e6fa:	7863      	ldrb	r3, [r4, #1]
 801e6fc:	2b2a      	cmp	r3, #42	@ 0x2a
 801e6fe:	d132      	bne.n	801e766 <_svfiprintf_r+0x186>
 801e700:	9b03      	ldr	r3, [sp, #12]
 801e702:	1d1a      	adds	r2, r3, #4
 801e704:	681b      	ldr	r3, [r3, #0]
 801e706:	9203      	str	r2, [sp, #12]
 801e708:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801e70c:	3402      	adds	r4, #2
 801e70e:	9305      	str	r3, [sp, #20]
 801e710:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 801e7d4 <_svfiprintf_r+0x1f4>
 801e714:	7821      	ldrb	r1, [r4, #0]
 801e716:	2203      	movs	r2, #3
 801e718:	4650      	mov	r0, sl
 801e71a:	f7e1 fda9 	bl	8000270 <memchr>
 801e71e:	b138      	cbz	r0, 801e730 <_svfiprintf_r+0x150>
 801e720:	9b04      	ldr	r3, [sp, #16]
 801e722:	eba0 000a 	sub.w	r0, r0, sl
 801e726:	2240      	movs	r2, #64	@ 0x40
 801e728:	4082      	lsls	r2, r0
 801e72a:	4313      	orrs	r3, r2
 801e72c:	3401      	adds	r4, #1
 801e72e:	9304      	str	r3, [sp, #16]
 801e730:	f814 1b01 	ldrb.w	r1, [r4], #1
 801e734:	4824      	ldr	r0, [pc, #144]	@ (801e7c8 <_svfiprintf_r+0x1e8>)
 801e736:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801e73a:	2206      	movs	r2, #6
 801e73c:	f7e1 fd98 	bl	8000270 <memchr>
 801e740:	2800      	cmp	r0, #0
 801e742:	d036      	beq.n	801e7b2 <_svfiprintf_r+0x1d2>
 801e744:	4b21      	ldr	r3, [pc, #132]	@ (801e7cc <_svfiprintf_r+0x1ec>)
 801e746:	bb1b      	cbnz	r3, 801e790 <_svfiprintf_r+0x1b0>
 801e748:	9b03      	ldr	r3, [sp, #12]
 801e74a:	3307      	adds	r3, #7
 801e74c:	f023 0307 	bic.w	r3, r3, #7
 801e750:	3308      	adds	r3, #8
 801e752:	9303      	str	r3, [sp, #12]
 801e754:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801e756:	4433      	add	r3, r6
 801e758:	9309      	str	r3, [sp, #36]	@ 0x24
 801e75a:	e76a      	b.n	801e632 <_svfiprintf_r+0x52>
 801e75c:	fb0c 3202 	mla	r2, ip, r2, r3
 801e760:	460c      	mov	r4, r1
 801e762:	2001      	movs	r0, #1
 801e764:	e7a8      	b.n	801e6b8 <_svfiprintf_r+0xd8>
 801e766:	2300      	movs	r3, #0
 801e768:	3401      	adds	r4, #1
 801e76a:	9305      	str	r3, [sp, #20]
 801e76c:	4619      	mov	r1, r3
 801e76e:	f04f 0c0a 	mov.w	ip, #10
 801e772:	4620      	mov	r0, r4
 801e774:	f810 2b01 	ldrb.w	r2, [r0], #1
 801e778:	3a30      	subs	r2, #48	@ 0x30
 801e77a:	2a09      	cmp	r2, #9
 801e77c:	d903      	bls.n	801e786 <_svfiprintf_r+0x1a6>
 801e77e:	2b00      	cmp	r3, #0
 801e780:	d0c6      	beq.n	801e710 <_svfiprintf_r+0x130>
 801e782:	9105      	str	r1, [sp, #20]
 801e784:	e7c4      	b.n	801e710 <_svfiprintf_r+0x130>
 801e786:	fb0c 2101 	mla	r1, ip, r1, r2
 801e78a:	4604      	mov	r4, r0
 801e78c:	2301      	movs	r3, #1
 801e78e:	e7f0      	b.n	801e772 <_svfiprintf_r+0x192>
 801e790:	ab03      	add	r3, sp, #12
 801e792:	9300      	str	r3, [sp, #0]
 801e794:	462a      	mov	r2, r5
 801e796:	4b0e      	ldr	r3, [pc, #56]	@ (801e7d0 <_svfiprintf_r+0x1f0>)
 801e798:	a904      	add	r1, sp, #16
 801e79a:	4638      	mov	r0, r7
 801e79c:	f3af 8000 	nop.w
 801e7a0:	1c42      	adds	r2, r0, #1
 801e7a2:	4606      	mov	r6, r0
 801e7a4:	d1d6      	bne.n	801e754 <_svfiprintf_r+0x174>
 801e7a6:	89ab      	ldrh	r3, [r5, #12]
 801e7a8:	065b      	lsls	r3, r3, #25
 801e7aa:	f53f af2d 	bmi.w	801e608 <_svfiprintf_r+0x28>
 801e7ae:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801e7b0:	e72c      	b.n	801e60c <_svfiprintf_r+0x2c>
 801e7b2:	ab03      	add	r3, sp, #12
 801e7b4:	9300      	str	r3, [sp, #0]
 801e7b6:	462a      	mov	r2, r5
 801e7b8:	4b05      	ldr	r3, [pc, #20]	@ (801e7d0 <_svfiprintf_r+0x1f0>)
 801e7ba:	a904      	add	r1, sp, #16
 801e7bc:	4638      	mov	r0, r7
 801e7be:	f000 f9bb 	bl	801eb38 <_printf_i>
 801e7c2:	e7ed      	b.n	801e7a0 <_svfiprintf_r+0x1c0>
 801e7c4:	08034c1f 	.word	0x08034c1f
 801e7c8:	08034c29 	.word	0x08034c29
 801e7cc:	00000000 	.word	0x00000000
 801e7d0:	0801e529 	.word	0x0801e529
 801e7d4:	08034c25 	.word	0x08034c25

0801e7d8 <__sfputc_r>:
 801e7d8:	6893      	ldr	r3, [r2, #8]
 801e7da:	3b01      	subs	r3, #1
 801e7dc:	2b00      	cmp	r3, #0
 801e7de:	b410      	push	{r4}
 801e7e0:	6093      	str	r3, [r2, #8]
 801e7e2:	da08      	bge.n	801e7f6 <__sfputc_r+0x1e>
 801e7e4:	6994      	ldr	r4, [r2, #24]
 801e7e6:	42a3      	cmp	r3, r4
 801e7e8:	db01      	blt.n	801e7ee <__sfputc_r+0x16>
 801e7ea:	290a      	cmp	r1, #10
 801e7ec:	d103      	bne.n	801e7f6 <__sfputc_r+0x1e>
 801e7ee:	f85d 4b04 	ldr.w	r4, [sp], #4
 801e7f2:	f000 bb7d 	b.w	801eef0 <__swbuf_r>
 801e7f6:	6813      	ldr	r3, [r2, #0]
 801e7f8:	1c58      	adds	r0, r3, #1
 801e7fa:	6010      	str	r0, [r2, #0]
 801e7fc:	7019      	strb	r1, [r3, #0]
 801e7fe:	4608      	mov	r0, r1
 801e800:	f85d 4b04 	ldr.w	r4, [sp], #4
 801e804:	4770      	bx	lr

0801e806 <__sfputs_r>:
 801e806:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801e808:	4606      	mov	r6, r0
 801e80a:	460f      	mov	r7, r1
 801e80c:	4614      	mov	r4, r2
 801e80e:	18d5      	adds	r5, r2, r3
 801e810:	42ac      	cmp	r4, r5
 801e812:	d101      	bne.n	801e818 <__sfputs_r+0x12>
 801e814:	2000      	movs	r0, #0
 801e816:	e007      	b.n	801e828 <__sfputs_r+0x22>
 801e818:	f814 1b01 	ldrb.w	r1, [r4], #1
 801e81c:	463a      	mov	r2, r7
 801e81e:	4630      	mov	r0, r6
 801e820:	f7ff ffda 	bl	801e7d8 <__sfputc_r>
 801e824:	1c43      	adds	r3, r0, #1
 801e826:	d1f3      	bne.n	801e810 <__sfputs_r+0xa>
 801e828:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0801e82c <_vfiprintf_r>:
 801e82c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801e830:	460d      	mov	r5, r1
 801e832:	b09d      	sub	sp, #116	@ 0x74
 801e834:	4614      	mov	r4, r2
 801e836:	4698      	mov	r8, r3
 801e838:	4606      	mov	r6, r0
 801e83a:	b118      	cbz	r0, 801e844 <_vfiprintf_r+0x18>
 801e83c:	6a03      	ldr	r3, [r0, #32]
 801e83e:	b90b      	cbnz	r3, 801e844 <_vfiprintf_r+0x18>
 801e840:	f7ff fc2e 	bl	801e0a0 <__sinit>
 801e844:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801e846:	07d9      	lsls	r1, r3, #31
 801e848:	d405      	bmi.n	801e856 <_vfiprintf_r+0x2a>
 801e84a:	89ab      	ldrh	r3, [r5, #12]
 801e84c:	059a      	lsls	r2, r3, #22
 801e84e:	d402      	bmi.n	801e856 <_vfiprintf_r+0x2a>
 801e850:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801e852:	f7ff fdf0 	bl	801e436 <__retarget_lock_acquire_recursive>
 801e856:	89ab      	ldrh	r3, [r5, #12]
 801e858:	071b      	lsls	r3, r3, #28
 801e85a:	d501      	bpl.n	801e860 <_vfiprintf_r+0x34>
 801e85c:	692b      	ldr	r3, [r5, #16]
 801e85e:	b99b      	cbnz	r3, 801e888 <_vfiprintf_r+0x5c>
 801e860:	4629      	mov	r1, r5
 801e862:	4630      	mov	r0, r6
 801e864:	f000 fb82 	bl	801ef6c <__swsetup_r>
 801e868:	b170      	cbz	r0, 801e888 <_vfiprintf_r+0x5c>
 801e86a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801e86c:	07dc      	lsls	r4, r3, #31
 801e86e:	d504      	bpl.n	801e87a <_vfiprintf_r+0x4e>
 801e870:	f04f 30ff 	mov.w	r0, #4294967295
 801e874:	b01d      	add	sp, #116	@ 0x74
 801e876:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801e87a:	89ab      	ldrh	r3, [r5, #12]
 801e87c:	0598      	lsls	r0, r3, #22
 801e87e:	d4f7      	bmi.n	801e870 <_vfiprintf_r+0x44>
 801e880:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801e882:	f7ff fdd9 	bl	801e438 <__retarget_lock_release_recursive>
 801e886:	e7f3      	b.n	801e870 <_vfiprintf_r+0x44>
 801e888:	2300      	movs	r3, #0
 801e88a:	9309      	str	r3, [sp, #36]	@ 0x24
 801e88c:	2320      	movs	r3, #32
 801e88e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801e892:	f8cd 800c 	str.w	r8, [sp, #12]
 801e896:	2330      	movs	r3, #48	@ 0x30
 801e898:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 801ea48 <_vfiprintf_r+0x21c>
 801e89c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801e8a0:	f04f 0901 	mov.w	r9, #1
 801e8a4:	4623      	mov	r3, r4
 801e8a6:	469a      	mov	sl, r3
 801e8a8:	f813 2b01 	ldrb.w	r2, [r3], #1
 801e8ac:	b10a      	cbz	r2, 801e8b2 <_vfiprintf_r+0x86>
 801e8ae:	2a25      	cmp	r2, #37	@ 0x25
 801e8b0:	d1f9      	bne.n	801e8a6 <_vfiprintf_r+0x7a>
 801e8b2:	ebba 0b04 	subs.w	fp, sl, r4
 801e8b6:	d00b      	beq.n	801e8d0 <_vfiprintf_r+0xa4>
 801e8b8:	465b      	mov	r3, fp
 801e8ba:	4622      	mov	r2, r4
 801e8bc:	4629      	mov	r1, r5
 801e8be:	4630      	mov	r0, r6
 801e8c0:	f7ff ffa1 	bl	801e806 <__sfputs_r>
 801e8c4:	3001      	adds	r0, #1
 801e8c6:	f000 80a7 	beq.w	801ea18 <_vfiprintf_r+0x1ec>
 801e8ca:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801e8cc:	445a      	add	r2, fp
 801e8ce:	9209      	str	r2, [sp, #36]	@ 0x24
 801e8d0:	f89a 3000 	ldrb.w	r3, [sl]
 801e8d4:	2b00      	cmp	r3, #0
 801e8d6:	f000 809f 	beq.w	801ea18 <_vfiprintf_r+0x1ec>
 801e8da:	2300      	movs	r3, #0
 801e8dc:	f04f 32ff 	mov.w	r2, #4294967295
 801e8e0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801e8e4:	f10a 0a01 	add.w	sl, sl, #1
 801e8e8:	9304      	str	r3, [sp, #16]
 801e8ea:	9307      	str	r3, [sp, #28]
 801e8ec:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801e8f0:	931a      	str	r3, [sp, #104]	@ 0x68
 801e8f2:	4654      	mov	r4, sl
 801e8f4:	2205      	movs	r2, #5
 801e8f6:	f814 1b01 	ldrb.w	r1, [r4], #1
 801e8fa:	4853      	ldr	r0, [pc, #332]	@ (801ea48 <_vfiprintf_r+0x21c>)
 801e8fc:	f7e1 fcb8 	bl	8000270 <memchr>
 801e900:	9a04      	ldr	r2, [sp, #16]
 801e902:	b9d8      	cbnz	r0, 801e93c <_vfiprintf_r+0x110>
 801e904:	06d1      	lsls	r1, r2, #27
 801e906:	bf44      	itt	mi
 801e908:	2320      	movmi	r3, #32
 801e90a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801e90e:	0713      	lsls	r3, r2, #28
 801e910:	bf44      	itt	mi
 801e912:	232b      	movmi	r3, #43	@ 0x2b
 801e914:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801e918:	f89a 3000 	ldrb.w	r3, [sl]
 801e91c:	2b2a      	cmp	r3, #42	@ 0x2a
 801e91e:	d015      	beq.n	801e94c <_vfiprintf_r+0x120>
 801e920:	9a07      	ldr	r2, [sp, #28]
 801e922:	4654      	mov	r4, sl
 801e924:	2000      	movs	r0, #0
 801e926:	f04f 0c0a 	mov.w	ip, #10
 801e92a:	4621      	mov	r1, r4
 801e92c:	f811 3b01 	ldrb.w	r3, [r1], #1
 801e930:	3b30      	subs	r3, #48	@ 0x30
 801e932:	2b09      	cmp	r3, #9
 801e934:	d94b      	bls.n	801e9ce <_vfiprintf_r+0x1a2>
 801e936:	b1b0      	cbz	r0, 801e966 <_vfiprintf_r+0x13a>
 801e938:	9207      	str	r2, [sp, #28]
 801e93a:	e014      	b.n	801e966 <_vfiprintf_r+0x13a>
 801e93c:	eba0 0308 	sub.w	r3, r0, r8
 801e940:	fa09 f303 	lsl.w	r3, r9, r3
 801e944:	4313      	orrs	r3, r2
 801e946:	9304      	str	r3, [sp, #16]
 801e948:	46a2      	mov	sl, r4
 801e94a:	e7d2      	b.n	801e8f2 <_vfiprintf_r+0xc6>
 801e94c:	9b03      	ldr	r3, [sp, #12]
 801e94e:	1d19      	adds	r1, r3, #4
 801e950:	681b      	ldr	r3, [r3, #0]
 801e952:	9103      	str	r1, [sp, #12]
 801e954:	2b00      	cmp	r3, #0
 801e956:	bfbb      	ittet	lt
 801e958:	425b      	neglt	r3, r3
 801e95a:	f042 0202 	orrlt.w	r2, r2, #2
 801e95e:	9307      	strge	r3, [sp, #28]
 801e960:	9307      	strlt	r3, [sp, #28]
 801e962:	bfb8      	it	lt
 801e964:	9204      	strlt	r2, [sp, #16]
 801e966:	7823      	ldrb	r3, [r4, #0]
 801e968:	2b2e      	cmp	r3, #46	@ 0x2e
 801e96a:	d10a      	bne.n	801e982 <_vfiprintf_r+0x156>
 801e96c:	7863      	ldrb	r3, [r4, #1]
 801e96e:	2b2a      	cmp	r3, #42	@ 0x2a
 801e970:	d132      	bne.n	801e9d8 <_vfiprintf_r+0x1ac>
 801e972:	9b03      	ldr	r3, [sp, #12]
 801e974:	1d1a      	adds	r2, r3, #4
 801e976:	681b      	ldr	r3, [r3, #0]
 801e978:	9203      	str	r2, [sp, #12]
 801e97a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801e97e:	3402      	adds	r4, #2
 801e980:	9305      	str	r3, [sp, #20]
 801e982:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 801ea58 <_vfiprintf_r+0x22c>
 801e986:	7821      	ldrb	r1, [r4, #0]
 801e988:	2203      	movs	r2, #3
 801e98a:	4650      	mov	r0, sl
 801e98c:	f7e1 fc70 	bl	8000270 <memchr>
 801e990:	b138      	cbz	r0, 801e9a2 <_vfiprintf_r+0x176>
 801e992:	9b04      	ldr	r3, [sp, #16]
 801e994:	eba0 000a 	sub.w	r0, r0, sl
 801e998:	2240      	movs	r2, #64	@ 0x40
 801e99a:	4082      	lsls	r2, r0
 801e99c:	4313      	orrs	r3, r2
 801e99e:	3401      	adds	r4, #1
 801e9a0:	9304      	str	r3, [sp, #16]
 801e9a2:	f814 1b01 	ldrb.w	r1, [r4], #1
 801e9a6:	4829      	ldr	r0, [pc, #164]	@ (801ea4c <_vfiprintf_r+0x220>)
 801e9a8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801e9ac:	2206      	movs	r2, #6
 801e9ae:	f7e1 fc5f 	bl	8000270 <memchr>
 801e9b2:	2800      	cmp	r0, #0
 801e9b4:	d03f      	beq.n	801ea36 <_vfiprintf_r+0x20a>
 801e9b6:	4b26      	ldr	r3, [pc, #152]	@ (801ea50 <_vfiprintf_r+0x224>)
 801e9b8:	bb1b      	cbnz	r3, 801ea02 <_vfiprintf_r+0x1d6>
 801e9ba:	9b03      	ldr	r3, [sp, #12]
 801e9bc:	3307      	adds	r3, #7
 801e9be:	f023 0307 	bic.w	r3, r3, #7
 801e9c2:	3308      	adds	r3, #8
 801e9c4:	9303      	str	r3, [sp, #12]
 801e9c6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801e9c8:	443b      	add	r3, r7
 801e9ca:	9309      	str	r3, [sp, #36]	@ 0x24
 801e9cc:	e76a      	b.n	801e8a4 <_vfiprintf_r+0x78>
 801e9ce:	fb0c 3202 	mla	r2, ip, r2, r3
 801e9d2:	460c      	mov	r4, r1
 801e9d4:	2001      	movs	r0, #1
 801e9d6:	e7a8      	b.n	801e92a <_vfiprintf_r+0xfe>
 801e9d8:	2300      	movs	r3, #0
 801e9da:	3401      	adds	r4, #1
 801e9dc:	9305      	str	r3, [sp, #20]
 801e9de:	4619      	mov	r1, r3
 801e9e0:	f04f 0c0a 	mov.w	ip, #10
 801e9e4:	4620      	mov	r0, r4
 801e9e6:	f810 2b01 	ldrb.w	r2, [r0], #1
 801e9ea:	3a30      	subs	r2, #48	@ 0x30
 801e9ec:	2a09      	cmp	r2, #9
 801e9ee:	d903      	bls.n	801e9f8 <_vfiprintf_r+0x1cc>
 801e9f0:	2b00      	cmp	r3, #0
 801e9f2:	d0c6      	beq.n	801e982 <_vfiprintf_r+0x156>
 801e9f4:	9105      	str	r1, [sp, #20]
 801e9f6:	e7c4      	b.n	801e982 <_vfiprintf_r+0x156>
 801e9f8:	fb0c 2101 	mla	r1, ip, r1, r2
 801e9fc:	4604      	mov	r4, r0
 801e9fe:	2301      	movs	r3, #1
 801ea00:	e7f0      	b.n	801e9e4 <_vfiprintf_r+0x1b8>
 801ea02:	ab03      	add	r3, sp, #12
 801ea04:	9300      	str	r3, [sp, #0]
 801ea06:	462a      	mov	r2, r5
 801ea08:	4b12      	ldr	r3, [pc, #72]	@ (801ea54 <_vfiprintf_r+0x228>)
 801ea0a:	a904      	add	r1, sp, #16
 801ea0c:	4630      	mov	r0, r6
 801ea0e:	f3af 8000 	nop.w
 801ea12:	4607      	mov	r7, r0
 801ea14:	1c78      	adds	r0, r7, #1
 801ea16:	d1d6      	bne.n	801e9c6 <_vfiprintf_r+0x19a>
 801ea18:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801ea1a:	07d9      	lsls	r1, r3, #31
 801ea1c:	d405      	bmi.n	801ea2a <_vfiprintf_r+0x1fe>
 801ea1e:	89ab      	ldrh	r3, [r5, #12]
 801ea20:	059a      	lsls	r2, r3, #22
 801ea22:	d402      	bmi.n	801ea2a <_vfiprintf_r+0x1fe>
 801ea24:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801ea26:	f7ff fd07 	bl	801e438 <__retarget_lock_release_recursive>
 801ea2a:	89ab      	ldrh	r3, [r5, #12]
 801ea2c:	065b      	lsls	r3, r3, #25
 801ea2e:	f53f af1f 	bmi.w	801e870 <_vfiprintf_r+0x44>
 801ea32:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801ea34:	e71e      	b.n	801e874 <_vfiprintf_r+0x48>
 801ea36:	ab03      	add	r3, sp, #12
 801ea38:	9300      	str	r3, [sp, #0]
 801ea3a:	462a      	mov	r2, r5
 801ea3c:	4b05      	ldr	r3, [pc, #20]	@ (801ea54 <_vfiprintf_r+0x228>)
 801ea3e:	a904      	add	r1, sp, #16
 801ea40:	4630      	mov	r0, r6
 801ea42:	f000 f879 	bl	801eb38 <_printf_i>
 801ea46:	e7e4      	b.n	801ea12 <_vfiprintf_r+0x1e6>
 801ea48:	08034c1f 	.word	0x08034c1f
 801ea4c:	08034c29 	.word	0x08034c29
 801ea50:	00000000 	.word	0x00000000
 801ea54:	0801e807 	.word	0x0801e807
 801ea58:	08034c25 	.word	0x08034c25

0801ea5c <_printf_common>:
 801ea5c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801ea60:	4616      	mov	r6, r2
 801ea62:	4698      	mov	r8, r3
 801ea64:	688a      	ldr	r2, [r1, #8]
 801ea66:	690b      	ldr	r3, [r1, #16]
 801ea68:	f8dd 9020 	ldr.w	r9, [sp, #32]
 801ea6c:	4293      	cmp	r3, r2
 801ea6e:	bfb8      	it	lt
 801ea70:	4613      	movlt	r3, r2
 801ea72:	6033      	str	r3, [r6, #0]
 801ea74:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 801ea78:	4607      	mov	r7, r0
 801ea7a:	460c      	mov	r4, r1
 801ea7c:	b10a      	cbz	r2, 801ea82 <_printf_common+0x26>
 801ea7e:	3301      	adds	r3, #1
 801ea80:	6033      	str	r3, [r6, #0]
 801ea82:	6823      	ldr	r3, [r4, #0]
 801ea84:	0699      	lsls	r1, r3, #26
 801ea86:	bf42      	ittt	mi
 801ea88:	6833      	ldrmi	r3, [r6, #0]
 801ea8a:	3302      	addmi	r3, #2
 801ea8c:	6033      	strmi	r3, [r6, #0]
 801ea8e:	6825      	ldr	r5, [r4, #0]
 801ea90:	f015 0506 	ands.w	r5, r5, #6
 801ea94:	d106      	bne.n	801eaa4 <_printf_common+0x48>
 801ea96:	f104 0a19 	add.w	sl, r4, #25
 801ea9a:	68e3      	ldr	r3, [r4, #12]
 801ea9c:	6832      	ldr	r2, [r6, #0]
 801ea9e:	1a9b      	subs	r3, r3, r2
 801eaa0:	42ab      	cmp	r3, r5
 801eaa2:	dc26      	bgt.n	801eaf2 <_printf_common+0x96>
 801eaa4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 801eaa8:	6822      	ldr	r2, [r4, #0]
 801eaaa:	3b00      	subs	r3, #0
 801eaac:	bf18      	it	ne
 801eaae:	2301      	movne	r3, #1
 801eab0:	0692      	lsls	r2, r2, #26
 801eab2:	d42b      	bmi.n	801eb0c <_printf_common+0xb0>
 801eab4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 801eab8:	4641      	mov	r1, r8
 801eaba:	4638      	mov	r0, r7
 801eabc:	47c8      	blx	r9
 801eabe:	3001      	adds	r0, #1
 801eac0:	d01e      	beq.n	801eb00 <_printf_common+0xa4>
 801eac2:	6823      	ldr	r3, [r4, #0]
 801eac4:	6922      	ldr	r2, [r4, #16]
 801eac6:	f003 0306 	and.w	r3, r3, #6
 801eaca:	2b04      	cmp	r3, #4
 801eacc:	bf02      	ittt	eq
 801eace:	68e5      	ldreq	r5, [r4, #12]
 801ead0:	6833      	ldreq	r3, [r6, #0]
 801ead2:	1aed      	subeq	r5, r5, r3
 801ead4:	68a3      	ldr	r3, [r4, #8]
 801ead6:	bf0c      	ite	eq
 801ead8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801eadc:	2500      	movne	r5, #0
 801eade:	4293      	cmp	r3, r2
 801eae0:	bfc4      	itt	gt
 801eae2:	1a9b      	subgt	r3, r3, r2
 801eae4:	18ed      	addgt	r5, r5, r3
 801eae6:	2600      	movs	r6, #0
 801eae8:	341a      	adds	r4, #26
 801eaea:	42b5      	cmp	r5, r6
 801eaec:	d11a      	bne.n	801eb24 <_printf_common+0xc8>
 801eaee:	2000      	movs	r0, #0
 801eaf0:	e008      	b.n	801eb04 <_printf_common+0xa8>
 801eaf2:	2301      	movs	r3, #1
 801eaf4:	4652      	mov	r2, sl
 801eaf6:	4641      	mov	r1, r8
 801eaf8:	4638      	mov	r0, r7
 801eafa:	47c8      	blx	r9
 801eafc:	3001      	adds	r0, #1
 801eafe:	d103      	bne.n	801eb08 <_printf_common+0xac>
 801eb00:	f04f 30ff 	mov.w	r0, #4294967295
 801eb04:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801eb08:	3501      	adds	r5, #1
 801eb0a:	e7c6      	b.n	801ea9a <_printf_common+0x3e>
 801eb0c:	18e1      	adds	r1, r4, r3
 801eb0e:	1c5a      	adds	r2, r3, #1
 801eb10:	2030      	movs	r0, #48	@ 0x30
 801eb12:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 801eb16:	4422      	add	r2, r4
 801eb18:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 801eb1c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 801eb20:	3302      	adds	r3, #2
 801eb22:	e7c7      	b.n	801eab4 <_printf_common+0x58>
 801eb24:	2301      	movs	r3, #1
 801eb26:	4622      	mov	r2, r4
 801eb28:	4641      	mov	r1, r8
 801eb2a:	4638      	mov	r0, r7
 801eb2c:	47c8      	blx	r9
 801eb2e:	3001      	adds	r0, #1
 801eb30:	d0e6      	beq.n	801eb00 <_printf_common+0xa4>
 801eb32:	3601      	adds	r6, #1
 801eb34:	e7d9      	b.n	801eaea <_printf_common+0x8e>
	...

0801eb38 <_printf_i>:
 801eb38:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801eb3c:	7e0f      	ldrb	r7, [r1, #24]
 801eb3e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 801eb40:	2f78      	cmp	r7, #120	@ 0x78
 801eb42:	4691      	mov	r9, r2
 801eb44:	4680      	mov	r8, r0
 801eb46:	460c      	mov	r4, r1
 801eb48:	469a      	mov	sl, r3
 801eb4a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 801eb4e:	d807      	bhi.n	801eb60 <_printf_i+0x28>
 801eb50:	2f62      	cmp	r7, #98	@ 0x62
 801eb52:	d80a      	bhi.n	801eb6a <_printf_i+0x32>
 801eb54:	2f00      	cmp	r7, #0
 801eb56:	f000 80d1 	beq.w	801ecfc <_printf_i+0x1c4>
 801eb5a:	2f58      	cmp	r7, #88	@ 0x58
 801eb5c:	f000 80b8 	beq.w	801ecd0 <_printf_i+0x198>
 801eb60:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801eb64:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 801eb68:	e03a      	b.n	801ebe0 <_printf_i+0xa8>
 801eb6a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 801eb6e:	2b15      	cmp	r3, #21
 801eb70:	d8f6      	bhi.n	801eb60 <_printf_i+0x28>
 801eb72:	a101      	add	r1, pc, #4	@ (adr r1, 801eb78 <_printf_i+0x40>)
 801eb74:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 801eb78:	0801ebd1 	.word	0x0801ebd1
 801eb7c:	0801ebe5 	.word	0x0801ebe5
 801eb80:	0801eb61 	.word	0x0801eb61
 801eb84:	0801eb61 	.word	0x0801eb61
 801eb88:	0801eb61 	.word	0x0801eb61
 801eb8c:	0801eb61 	.word	0x0801eb61
 801eb90:	0801ebe5 	.word	0x0801ebe5
 801eb94:	0801eb61 	.word	0x0801eb61
 801eb98:	0801eb61 	.word	0x0801eb61
 801eb9c:	0801eb61 	.word	0x0801eb61
 801eba0:	0801eb61 	.word	0x0801eb61
 801eba4:	0801ece3 	.word	0x0801ece3
 801eba8:	0801ec0f 	.word	0x0801ec0f
 801ebac:	0801ec9d 	.word	0x0801ec9d
 801ebb0:	0801eb61 	.word	0x0801eb61
 801ebb4:	0801eb61 	.word	0x0801eb61
 801ebb8:	0801ed05 	.word	0x0801ed05
 801ebbc:	0801eb61 	.word	0x0801eb61
 801ebc0:	0801ec0f 	.word	0x0801ec0f
 801ebc4:	0801eb61 	.word	0x0801eb61
 801ebc8:	0801eb61 	.word	0x0801eb61
 801ebcc:	0801eca5 	.word	0x0801eca5
 801ebd0:	6833      	ldr	r3, [r6, #0]
 801ebd2:	1d1a      	adds	r2, r3, #4
 801ebd4:	681b      	ldr	r3, [r3, #0]
 801ebd6:	6032      	str	r2, [r6, #0]
 801ebd8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801ebdc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 801ebe0:	2301      	movs	r3, #1
 801ebe2:	e09c      	b.n	801ed1e <_printf_i+0x1e6>
 801ebe4:	6833      	ldr	r3, [r6, #0]
 801ebe6:	6820      	ldr	r0, [r4, #0]
 801ebe8:	1d19      	adds	r1, r3, #4
 801ebea:	6031      	str	r1, [r6, #0]
 801ebec:	0606      	lsls	r6, r0, #24
 801ebee:	d501      	bpl.n	801ebf4 <_printf_i+0xbc>
 801ebf0:	681d      	ldr	r5, [r3, #0]
 801ebf2:	e003      	b.n	801ebfc <_printf_i+0xc4>
 801ebf4:	0645      	lsls	r5, r0, #25
 801ebf6:	d5fb      	bpl.n	801ebf0 <_printf_i+0xb8>
 801ebf8:	f9b3 5000 	ldrsh.w	r5, [r3]
 801ebfc:	2d00      	cmp	r5, #0
 801ebfe:	da03      	bge.n	801ec08 <_printf_i+0xd0>
 801ec00:	232d      	movs	r3, #45	@ 0x2d
 801ec02:	426d      	negs	r5, r5
 801ec04:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801ec08:	4858      	ldr	r0, [pc, #352]	@ (801ed6c <_printf_i+0x234>)
 801ec0a:	230a      	movs	r3, #10
 801ec0c:	e011      	b.n	801ec32 <_printf_i+0xfa>
 801ec0e:	6821      	ldr	r1, [r4, #0]
 801ec10:	6833      	ldr	r3, [r6, #0]
 801ec12:	0608      	lsls	r0, r1, #24
 801ec14:	f853 5b04 	ldr.w	r5, [r3], #4
 801ec18:	d402      	bmi.n	801ec20 <_printf_i+0xe8>
 801ec1a:	0649      	lsls	r1, r1, #25
 801ec1c:	bf48      	it	mi
 801ec1e:	b2ad      	uxthmi	r5, r5
 801ec20:	2f6f      	cmp	r7, #111	@ 0x6f
 801ec22:	4852      	ldr	r0, [pc, #328]	@ (801ed6c <_printf_i+0x234>)
 801ec24:	6033      	str	r3, [r6, #0]
 801ec26:	bf14      	ite	ne
 801ec28:	230a      	movne	r3, #10
 801ec2a:	2308      	moveq	r3, #8
 801ec2c:	2100      	movs	r1, #0
 801ec2e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 801ec32:	6866      	ldr	r6, [r4, #4]
 801ec34:	60a6      	str	r6, [r4, #8]
 801ec36:	2e00      	cmp	r6, #0
 801ec38:	db05      	blt.n	801ec46 <_printf_i+0x10e>
 801ec3a:	6821      	ldr	r1, [r4, #0]
 801ec3c:	432e      	orrs	r6, r5
 801ec3e:	f021 0104 	bic.w	r1, r1, #4
 801ec42:	6021      	str	r1, [r4, #0]
 801ec44:	d04b      	beq.n	801ecde <_printf_i+0x1a6>
 801ec46:	4616      	mov	r6, r2
 801ec48:	fbb5 f1f3 	udiv	r1, r5, r3
 801ec4c:	fb03 5711 	mls	r7, r3, r1, r5
 801ec50:	5dc7      	ldrb	r7, [r0, r7]
 801ec52:	f806 7d01 	strb.w	r7, [r6, #-1]!
 801ec56:	462f      	mov	r7, r5
 801ec58:	42bb      	cmp	r3, r7
 801ec5a:	460d      	mov	r5, r1
 801ec5c:	d9f4      	bls.n	801ec48 <_printf_i+0x110>
 801ec5e:	2b08      	cmp	r3, #8
 801ec60:	d10b      	bne.n	801ec7a <_printf_i+0x142>
 801ec62:	6823      	ldr	r3, [r4, #0]
 801ec64:	07df      	lsls	r7, r3, #31
 801ec66:	d508      	bpl.n	801ec7a <_printf_i+0x142>
 801ec68:	6923      	ldr	r3, [r4, #16]
 801ec6a:	6861      	ldr	r1, [r4, #4]
 801ec6c:	4299      	cmp	r1, r3
 801ec6e:	bfde      	ittt	le
 801ec70:	2330      	movle	r3, #48	@ 0x30
 801ec72:	f806 3c01 	strble.w	r3, [r6, #-1]
 801ec76:	f106 36ff 	addle.w	r6, r6, #4294967295
 801ec7a:	1b92      	subs	r2, r2, r6
 801ec7c:	6122      	str	r2, [r4, #16]
 801ec7e:	f8cd a000 	str.w	sl, [sp]
 801ec82:	464b      	mov	r3, r9
 801ec84:	aa03      	add	r2, sp, #12
 801ec86:	4621      	mov	r1, r4
 801ec88:	4640      	mov	r0, r8
 801ec8a:	f7ff fee7 	bl	801ea5c <_printf_common>
 801ec8e:	3001      	adds	r0, #1
 801ec90:	d14a      	bne.n	801ed28 <_printf_i+0x1f0>
 801ec92:	f04f 30ff 	mov.w	r0, #4294967295
 801ec96:	b004      	add	sp, #16
 801ec98:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801ec9c:	6823      	ldr	r3, [r4, #0]
 801ec9e:	f043 0320 	orr.w	r3, r3, #32
 801eca2:	6023      	str	r3, [r4, #0]
 801eca4:	4832      	ldr	r0, [pc, #200]	@ (801ed70 <_printf_i+0x238>)
 801eca6:	2778      	movs	r7, #120	@ 0x78
 801eca8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 801ecac:	6823      	ldr	r3, [r4, #0]
 801ecae:	6831      	ldr	r1, [r6, #0]
 801ecb0:	061f      	lsls	r7, r3, #24
 801ecb2:	f851 5b04 	ldr.w	r5, [r1], #4
 801ecb6:	d402      	bmi.n	801ecbe <_printf_i+0x186>
 801ecb8:	065f      	lsls	r7, r3, #25
 801ecba:	bf48      	it	mi
 801ecbc:	b2ad      	uxthmi	r5, r5
 801ecbe:	6031      	str	r1, [r6, #0]
 801ecc0:	07d9      	lsls	r1, r3, #31
 801ecc2:	bf44      	itt	mi
 801ecc4:	f043 0320 	orrmi.w	r3, r3, #32
 801ecc8:	6023      	strmi	r3, [r4, #0]
 801ecca:	b11d      	cbz	r5, 801ecd4 <_printf_i+0x19c>
 801eccc:	2310      	movs	r3, #16
 801ecce:	e7ad      	b.n	801ec2c <_printf_i+0xf4>
 801ecd0:	4826      	ldr	r0, [pc, #152]	@ (801ed6c <_printf_i+0x234>)
 801ecd2:	e7e9      	b.n	801eca8 <_printf_i+0x170>
 801ecd4:	6823      	ldr	r3, [r4, #0]
 801ecd6:	f023 0320 	bic.w	r3, r3, #32
 801ecda:	6023      	str	r3, [r4, #0]
 801ecdc:	e7f6      	b.n	801eccc <_printf_i+0x194>
 801ecde:	4616      	mov	r6, r2
 801ece0:	e7bd      	b.n	801ec5e <_printf_i+0x126>
 801ece2:	6833      	ldr	r3, [r6, #0]
 801ece4:	6825      	ldr	r5, [r4, #0]
 801ece6:	6961      	ldr	r1, [r4, #20]
 801ece8:	1d18      	adds	r0, r3, #4
 801ecea:	6030      	str	r0, [r6, #0]
 801ecec:	062e      	lsls	r6, r5, #24
 801ecee:	681b      	ldr	r3, [r3, #0]
 801ecf0:	d501      	bpl.n	801ecf6 <_printf_i+0x1be>
 801ecf2:	6019      	str	r1, [r3, #0]
 801ecf4:	e002      	b.n	801ecfc <_printf_i+0x1c4>
 801ecf6:	0668      	lsls	r0, r5, #25
 801ecf8:	d5fb      	bpl.n	801ecf2 <_printf_i+0x1ba>
 801ecfa:	8019      	strh	r1, [r3, #0]
 801ecfc:	2300      	movs	r3, #0
 801ecfe:	6123      	str	r3, [r4, #16]
 801ed00:	4616      	mov	r6, r2
 801ed02:	e7bc      	b.n	801ec7e <_printf_i+0x146>
 801ed04:	6833      	ldr	r3, [r6, #0]
 801ed06:	1d1a      	adds	r2, r3, #4
 801ed08:	6032      	str	r2, [r6, #0]
 801ed0a:	681e      	ldr	r6, [r3, #0]
 801ed0c:	6862      	ldr	r2, [r4, #4]
 801ed0e:	2100      	movs	r1, #0
 801ed10:	4630      	mov	r0, r6
 801ed12:	f7e1 faad 	bl	8000270 <memchr>
 801ed16:	b108      	cbz	r0, 801ed1c <_printf_i+0x1e4>
 801ed18:	1b80      	subs	r0, r0, r6
 801ed1a:	6060      	str	r0, [r4, #4]
 801ed1c:	6863      	ldr	r3, [r4, #4]
 801ed1e:	6123      	str	r3, [r4, #16]
 801ed20:	2300      	movs	r3, #0
 801ed22:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801ed26:	e7aa      	b.n	801ec7e <_printf_i+0x146>
 801ed28:	6923      	ldr	r3, [r4, #16]
 801ed2a:	4632      	mov	r2, r6
 801ed2c:	4649      	mov	r1, r9
 801ed2e:	4640      	mov	r0, r8
 801ed30:	47d0      	blx	sl
 801ed32:	3001      	adds	r0, #1
 801ed34:	d0ad      	beq.n	801ec92 <_printf_i+0x15a>
 801ed36:	6823      	ldr	r3, [r4, #0]
 801ed38:	079b      	lsls	r3, r3, #30
 801ed3a:	d413      	bmi.n	801ed64 <_printf_i+0x22c>
 801ed3c:	68e0      	ldr	r0, [r4, #12]
 801ed3e:	9b03      	ldr	r3, [sp, #12]
 801ed40:	4298      	cmp	r0, r3
 801ed42:	bfb8      	it	lt
 801ed44:	4618      	movlt	r0, r3
 801ed46:	e7a6      	b.n	801ec96 <_printf_i+0x15e>
 801ed48:	2301      	movs	r3, #1
 801ed4a:	4632      	mov	r2, r6
 801ed4c:	4649      	mov	r1, r9
 801ed4e:	4640      	mov	r0, r8
 801ed50:	47d0      	blx	sl
 801ed52:	3001      	adds	r0, #1
 801ed54:	d09d      	beq.n	801ec92 <_printf_i+0x15a>
 801ed56:	3501      	adds	r5, #1
 801ed58:	68e3      	ldr	r3, [r4, #12]
 801ed5a:	9903      	ldr	r1, [sp, #12]
 801ed5c:	1a5b      	subs	r3, r3, r1
 801ed5e:	42ab      	cmp	r3, r5
 801ed60:	dcf2      	bgt.n	801ed48 <_printf_i+0x210>
 801ed62:	e7eb      	b.n	801ed3c <_printf_i+0x204>
 801ed64:	2500      	movs	r5, #0
 801ed66:	f104 0619 	add.w	r6, r4, #25
 801ed6a:	e7f5      	b.n	801ed58 <_printf_i+0x220>
 801ed6c:	08034c30 	.word	0x08034c30
 801ed70:	08034c41 	.word	0x08034c41

0801ed74 <__sflush_r>:
 801ed74:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801ed78:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801ed7c:	0716      	lsls	r6, r2, #28
 801ed7e:	4605      	mov	r5, r0
 801ed80:	460c      	mov	r4, r1
 801ed82:	d454      	bmi.n	801ee2e <__sflush_r+0xba>
 801ed84:	684b      	ldr	r3, [r1, #4]
 801ed86:	2b00      	cmp	r3, #0
 801ed88:	dc02      	bgt.n	801ed90 <__sflush_r+0x1c>
 801ed8a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 801ed8c:	2b00      	cmp	r3, #0
 801ed8e:	dd48      	ble.n	801ee22 <__sflush_r+0xae>
 801ed90:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801ed92:	2e00      	cmp	r6, #0
 801ed94:	d045      	beq.n	801ee22 <__sflush_r+0xae>
 801ed96:	2300      	movs	r3, #0
 801ed98:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 801ed9c:	682f      	ldr	r7, [r5, #0]
 801ed9e:	6a21      	ldr	r1, [r4, #32]
 801eda0:	602b      	str	r3, [r5, #0]
 801eda2:	d030      	beq.n	801ee06 <__sflush_r+0x92>
 801eda4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 801eda6:	89a3      	ldrh	r3, [r4, #12]
 801eda8:	0759      	lsls	r1, r3, #29
 801edaa:	d505      	bpl.n	801edb8 <__sflush_r+0x44>
 801edac:	6863      	ldr	r3, [r4, #4]
 801edae:	1ad2      	subs	r2, r2, r3
 801edb0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 801edb2:	b10b      	cbz	r3, 801edb8 <__sflush_r+0x44>
 801edb4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 801edb6:	1ad2      	subs	r2, r2, r3
 801edb8:	2300      	movs	r3, #0
 801edba:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801edbc:	6a21      	ldr	r1, [r4, #32]
 801edbe:	4628      	mov	r0, r5
 801edc0:	47b0      	blx	r6
 801edc2:	1c43      	adds	r3, r0, #1
 801edc4:	89a3      	ldrh	r3, [r4, #12]
 801edc6:	d106      	bne.n	801edd6 <__sflush_r+0x62>
 801edc8:	6829      	ldr	r1, [r5, #0]
 801edca:	291d      	cmp	r1, #29
 801edcc:	d82b      	bhi.n	801ee26 <__sflush_r+0xb2>
 801edce:	4a2a      	ldr	r2, [pc, #168]	@ (801ee78 <__sflush_r+0x104>)
 801edd0:	40ca      	lsrs	r2, r1
 801edd2:	07d6      	lsls	r6, r2, #31
 801edd4:	d527      	bpl.n	801ee26 <__sflush_r+0xb2>
 801edd6:	2200      	movs	r2, #0
 801edd8:	6062      	str	r2, [r4, #4]
 801edda:	04d9      	lsls	r1, r3, #19
 801eddc:	6922      	ldr	r2, [r4, #16]
 801edde:	6022      	str	r2, [r4, #0]
 801ede0:	d504      	bpl.n	801edec <__sflush_r+0x78>
 801ede2:	1c42      	adds	r2, r0, #1
 801ede4:	d101      	bne.n	801edea <__sflush_r+0x76>
 801ede6:	682b      	ldr	r3, [r5, #0]
 801ede8:	b903      	cbnz	r3, 801edec <__sflush_r+0x78>
 801edea:	6560      	str	r0, [r4, #84]	@ 0x54
 801edec:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801edee:	602f      	str	r7, [r5, #0]
 801edf0:	b1b9      	cbz	r1, 801ee22 <__sflush_r+0xae>
 801edf2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801edf6:	4299      	cmp	r1, r3
 801edf8:	d002      	beq.n	801ee00 <__sflush_r+0x8c>
 801edfa:	4628      	mov	r0, r5
 801edfc:	f7ff fb4a 	bl	801e494 <_free_r>
 801ee00:	2300      	movs	r3, #0
 801ee02:	6363      	str	r3, [r4, #52]	@ 0x34
 801ee04:	e00d      	b.n	801ee22 <__sflush_r+0xae>
 801ee06:	2301      	movs	r3, #1
 801ee08:	4628      	mov	r0, r5
 801ee0a:	47b0      	blx	r6
 801ee0c:	4602      	mov	r2, r0
 801ee0e:	1c50      	adds	r0, r2, #1
 801ee10:	d1c9      	bne.n	801eda6 <__sflush_r+0x32>
 801ee12:	682b      	ldr	r3, [r5, #0]
 801ee14:	2b00      	cmp	r3, #0
 801ee16:	d0c6      	beq.n	801eda6 <__sflush_r+0x32>
 801ee18:	2b1d      	cmp	r3, #29
 801ee1a:	d001      	beq.n	801ee20 <__sflush_r+0xac>
 801ee1c:	2b16      	cmp	r3, #22
 801ee1e:	d11e      	bne.n	801ee5e <__sflush_r+0xea>
 801ee20:	602f      	str	r7, [r5, #0]
 801ee22:	2000      	movs	r0, #0
 801ee24:	e022      	b.n	801ee6c <__sflush_r+0xf8>
 801ee26:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801ee2a:	b21b      	sxth	r3, r3
 801ee2c:	e01b      	b.n	801ee66 <__sflush_r+0xf2>
 801ee2e:	690f      	ldr	r7, [r1, #16]
 801ee30:	2f00      	cmp	r7, #0
 801ee32:	d0f6      	beq.n	801ee22 <__sflush_r+0xae>
 801ee34:	0793      	lsls	r3, r2, #30
 801ee36:	680e      	ldr	r6, [r1, #0]
 801ee38:	bf08      	it	eq
 801ee3a:	694b      	ldreq	r3, [r1, #20]
 801ee3c:	600f      	str	r7, [r1, #0]
 801ee3e:	bf18      	it	ne
 801ee40:	2300      	movne	r3, #0
 801ee42:	eba6 0807 	sub.w	r8, r6, r7
 801ee46:	608b      	str	r3, [r1, #8]
 801ee48:	f1b8 0f00 	cmp.w	r8, #0
 801ee4c:	dde9      	ble.n	801ee22 <__sflush_r+0xae>
 801ee4e:	6a21      	ldr	r1, [r4, #32]
 801ee50:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 801ee52:	4643      	mov	r3, r8
 801ee54:	463a      	mov	r2, r7
 801ee56:	4628      	mov	r0, r5
 801ee58:	47b0      	blx	r6
 801ee5a:	2800      	cmp	r0, #0
 801ee5c:	dc08      	bgt.n	801ee70 <__sflush_r+0xfc>
 801ee5e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801ee62:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801ee66:	81a3      	strh	r3, [r4, #12]
 801ee68:	f04f 30ff 	mov.w	r0, #4294967295
 801ee6c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801ee70:	4407      	add	r7, r0
 801ee72:	eba8 0800 	sub.w	r8, r8, r0
 801ee76:	e7e7      	b.n	801ee48 <__sflush_r+0xd4>
 801ee78:	20400001 	.word	0x20400001

0801ee7c <_fflush_r>:
 801ee7c:	b538      	push	{r3, r4, r5, lr}
 801ee7e:	690b      	ldr	r3, [r1, #16]
 801ee80:	4605      	mov	r5, r0
 801ee82:	460c      	mov	r4, r1
 801ee84:	b913      	cbnz	r3, 801ee8c <_fflush_r+0x10>
 801ee86:	2500      	movs	r5, #0
 801ee88:	4628      	mov	r0, r5
 801ee8a:	bd38      	pop	{r3, r4, r5, pc}
 801ee8c:	b118      	cbz	r0, 801ee96 <_fflush_r+0x1a>
 801ee8e:	6a03      	ldr	r3, [r0, #32]
 801ee90:	b90b      	cbnz	r3, 801ee96 <_fflush_r+0x1a>
 801ee92:	f7ff f905 	bl	801e0a0 <__sinit>
 801ee96:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801ee9a:	2b00      	cmp	r3, #0
 801ee9c:	d0f3      	beq.n	801ee86 <_fflush_r+0xa>
 801ee9e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 801eea0:	07d0      	lsls	r0, r2, #31
 801eea2:	d404      	bmi.n	801eeae <_fflush_r+0x32>
 801eea4:	0599      	lsls	r1, r3, #22
 801eea6:	d402      	bmi.n	801eeae <_fflush_r+0x32>
 801eea8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801eeaa:	f7ff fac4 	bl	801e436 <__retarget_lock_acquire_recursive>
 801eeae:	4628      	mov	r0, r5
 801eeb0:	4621      	mov	r1, r4
 801eeb2:	f7ff ff5f 	bl	801ed74 <__sflush_r>
 801eeb6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801eeb8:	07da      	lsls	r2, r3, #31
 801eeba:	4605      	mov	r5, r0
 801eebc:	d4e4      	bmi.n	801ee88 <_fflush_r+0xc>
 801eebe:	89a3      	ldrh	r3, [r4, #12]
 801eec0:	059b      	lsls	r3, r3, #22
 801eec2:	d4e1      	bmi.n	801ee88 <_fflush_r+0xc>
 801eec4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801eec6:	f7ff fab7 	bl	801e438 <__retarget_lock_release_recursive>
 801eeca:	e7dd      	b.n	801ee88 <_fflush_r+0xc>

0801eecc <fiprintf>:
 801eecc:	b40e      	push	{r1, r2, r3}
 801eece:	b503      	push	{r0, r1, lr}
 801eed0:	4601      	mov	r1, r0
 801eed2:	ab03      	add	r3, sp, #12
 801eed4:	4805      	ldr	r0, [pc, #20]	@ (801eeec <fiprintf+0x20>)
 801eed6:	f853 2b04 	ldr.w	r2, [r3], #4
 801eeda:	6800      	ldr	r0, [r0, #0]
 801eedc:	9301      	str	r3, [sp, #4]
 801eede:	f7ff fca5 	bl	801e82c <_vfiprintf_r>
 801eee2:	b002      	add	sp, #8
 801eee4:	f85d eb04 	ldr.w	lr, [sp], #4
 801eee8:	b003      	add	sp, #12
 801eeea:	4770      	bx	lr
 801eeec:	20000144 	.word	0x20000144

0801eef0 <__swbuf_r>:
 801eef0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801eef2:	460e      	mov	r6, r1
 801eef4:	4614      	mov	r4, r2
 801eef6:	4605      	mov	r5, r0
 801eef8:	b118      	cbz	r0, 801ef02 <__swbuf_r+0x12>
 801eefa:	6a03      	ldr	r3, [r0, #32]
 801eefc:	b90b      	cbnz	r3, 801ef02 <__swbuf_r+0x12>
 801eefe:	f7ff f8cf 	bl	801e0a0 <__sinit>
 801ef02:	69a3      	ldr	r3, [r4, #24]
 801ef04:	60a3      	str	r3, [r4, #8]
 801ef06:	89a3      	ldrh	r3, [r4, #12]
 801ef08:	071a      	lsls	r2, r3, #28
 801ef0a:	d501      	bpl.n	801ef10 <__swbuf_r+0x20>
 801ef0c:	6923      	ldr	r3, [r4, #16]
 801ef0e:	b943      	cbnz	r3, 801ef22 <__swbuf_r+0x32>
 801ef10:	4621      	mov	r1, r4
 801ef12:	4628      	mov	r0, r5
 801ef14:	f000 f82a 	bl	801ef6c <__swsetup_r>
 801ef18:	b118      	cbz	r0, 801ef22 <__swbuf_r+0x32>
 801ef1a:	f04f 37ff 	mov.w	r7, #4294967295
 801ef1e:	4638      	mov	r0, r7
 801ef20:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801ef22:	6823      	ldr	r3, [r4, #0]
 801ef24:	6922      	ldr	r2, [r4, #16]
 801ef26:	1a98      	subs	r0, r3, r2
 801ef28:	6963      	ldr	r3, [r4, #20]
 801ef2a:	b2f6      	uxtb	r6, r6
 801ef2c:	4283      	cmp	r3, r0
 801ef2e:	4637      	mov	r7, r6
 801ef30:	dc05      	bgt.n	801ef3e <__swbuf_r+0x4e>
 801ef32:	4621      	mov	r1, r4
 801ef34:	4628      	mov	r0, r5
 801ef36:	f7ff ffa1 	bl	801ee7c <_fflush_r>
 801ef3a:	2800      	cmp	r0, #0
 801ef3c:	d1ed      	bne.n	801ef1a <__swbuf_r+0x2a>
 801ef3e:	68a3      	ldr	r3, [r4, #8]
 801ef40:	3b01      	subs	r3, #1
 801ef42:	60a3      	str	r3, [r4, #8]
 801ef44:	6823      	ldr	r3, [r4, #0]
 801ef46:	1c5a      	adds	r2, r3, #1
 801ef48:	6022      	str	r2, [r4, #0]
 801ef4a:	701e      	strb	r6, [r3, #0]
 801ef4c:	6962      	ldr	r2, [r4, #20]
 801ef4e:	1c43      	adds	r3, r0, #1
 801ef50:	429a      	cmp	r2, r3
 801ef52:	d004      	beq.n	801ef5e <__swbuf_r+0x6e>
 801ef54:	89a3      	ldrh	r3, [r4, #12]
 801ef56:	07db      	lsls	r3, r3, #31
 801ef58:	d5e1      	bpl.n	801ef1e <__swbuf_r+0x2e>
 801ef5a:	2e0a      	cmp	r6, #10
 801ef5c:	d1df      	bne.n	801ef1e <__swbuf_r+0x2e>
 801ef5e:	4621      	mov	r1, r4
 801ef60:	4628      	mov	r0, r5
 801ef62:	f7ff ff8b 	bl	801ee7c <_fflush_r>
 801ef66:	2800      	cmp	r0, #0
 801ef68:	d0d9      	beq.n	801ef1e <__swbuf_r+0x2e>
 801ef6a:	e7d6      	b.n	801ef1a <__swbuf_r+0x2a>

0801ef6c <__swsetup_r>:
 801ef6c:	b538      	push	{r3, r4, r5, lr}
 801ef6e:	4b29      	ldr	r3, [pc, #164]	@ (801f014 <__swsetup_r+0xa8>)
 801ef70:	4605      	mov	r5, r0
 801ef72:	6818      	ldr	r0, [r3, #0]
 801ef74:	460c      	mov	r4, r1
 801ef76:	b118      	cbz	r0, 801ef80 <__swsetup_r+0x14>
 801ef78:	6a03      	ldr	r3, [r0, #32]
 801ef7a:	b90b      	cbnz	r3, 801ef80 <__swsetup_r+0x14>
 801ef7c:	f7ff f890 	bl	801e0a0 <__sinit>
 801ef80:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801ef84:	0719      	lsls	r1, r3, #28
 801ef86:	d422      	bmi.n	801efce <__swsetup_r+0x62>
 801ef88:	06da      	lsls	r2, r3, #27
 801ef8a:	d407      	bmi.n	801ef9c <__swsetup_r+0x30>
 801ef8c:	2209      	movs	r2, #9
 801ef8e:	602a      	str	r2, [r5, #0]
 801ef90:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801ef94:	81a3      	strh	r3, [r4, #12]
 801ef96:	f04f 30ff 	mov.w	r0, #4294967295
 801ef9a:	e033      	b.n	801f004 <__swsetup_r+0x98>
 801ef9c:	0758      	lsls	r0, r3, #29
 801ef9e:	d512      	bpl.n	801efc6 <__swsetup_r+0x5a>
 801efa0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801efa2:	b141      	cbz	r1, 801efb6 <__swsetup_r+0x4a>
 801efa4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801efa8:	4299      	cmp	r1, r3
 801efaa:	d002      	beq.n	801efb2 <__swsetup_r+0x46>
 801efac:	4628      	mov	r0, r5
 801efae:	f7ff fa71 	bl	801e494 <_free_r>
 801efb2:	2300      	movs	r3, #0
 801efb4:	6363      	str	r3, [r4, #52]	@ 0x34
 801efb6:	89a3      	ldrh	r3, [r4, #12]
 801efb8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 801efbc:	81a3      	strh	r3, [r4, #12]
 801efbe:	2300      	movs	r3, #0
 801efc0:	6063      	str	r3, [r4, #4]
 801efc2:	6923      	ldr	r3, [r4, #16]
 801efc4:	6023      	str	r3, [r4, #0]
 801efc6:	89a3      	ldrh	r3, [r4, #12]
 801efc8:	f043 0308 	orr.w	r3, r3, #8
 801efcc:	81a3      	strh	r3, [r4, #12]
 801efce:	6923      	ldr	r3, [r4, #16]
 801efd0:	b94b      	cbnz	r3, 801efe6 <__swsetup_r+0x7a>
 801efd2:	89a3      	ldrh	r3, [r4, #12]
 801efd4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 801efd8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801efdc:	d003      	beq.n	801efe6 <__swsetup_r+0x7a>
 801efde:	4621      	mov	r1, r4
 801efe0:	4628      	mov	r0, r5
 801efe2:	f000 f874 	bl	801f0ce <__smakebuf_r>
 801efe6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801efea:	f013 0201 	ands.w	r2, r3, #1
 801efee:	d00a      	beq.n	801f006 <__swsetup_r+0x9a>
 801eff0:	2200      	movs	r2, #0
 801eff2:	60a2      	str	r2, [r4, #8]
 801eff4:	6962      	ldr	r2, [r4, #20]
 801eff6:	4252      	negs	r2, r2
 801eff8:	61a2      	str	r2, [r4, #24]
 801effa:	6922      	ldr	r2, [r4, #16]
 801effc:	b942      	cbnz	r2, 801f010 <__swsetup_r+0xa4>
 801effe:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 801f002:	d1c5      	bne.n	801ef90 <__swsetup_r+0x24>
 801f004:	bd38      	pop	{r3, r4, r5, pc}
 801f006:	0799      	lsls	r1, r3, #30
 801f008:	bf58      	it	pl
 801f00a:	6962      	ldrpl	r2, [r4, #20]
 801f00c:	60a2      	str	r2, [r4, #8]
 801f00e:	e7f4      	b.n	801effa <__swsetup_r+0x8e>
 801f010:	2000      	movs	r0, #0
 801f012:	e7f7      	b.n	801f004 <__swsetup_r+0x98>
 801f014:	20000144 	.word	0x20000144

0801f018 <abort>:
 801f018:	b508      	push	{r3, lr}
 801f01a:	2006      	movs	r0, #6
 801f01c:	f000 f8bc 	bl	801f198 <raise>
 801f020:	2001      	movs	r0, #1
 801f022:	f7e3 f859 	bl	80020d8 <_exit>

0801f026 <_realloc_r>:
 801f026:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801f02a:	4607      	mov	r7, r0
 801f02c:	4614      	mov	r4, r2
 801f02e:	460d      	mov	r5, r1
 801f030:	b921      	cbnz	r1, 801f03c <_realloc_r+0x16>
 801f032:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801f036:	4611      	mov	r1, r2
 801f038:	f7fe bedc 	b.w	801ddf4 <_malloc_r>
 801f03c:	b92a      	cbnz	r2, 801f04a <_realloc_r+0x24>
 801f03e:	f7ff fa29 	bl	801e494 <_free_r>
 801f042:	4625      	mov	r5, r4
 801f044:	4628      	mov	r0, r5
 801f046:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801f04a:	f000 f8e3 	bl	801f214 <_malloc_usable_size_r>
 801f04e:	4284      	cmp	r4, r0
 801f050:	4606      	mov	r6, r0
 801f052:	d802      	bhi.n	801f05a <_realloc_r+0x34>
 801f054:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 801f058:	d8f4      	bhi.n	801f044 <_realloc_r+0x1e>
 801f05a:	4621      	mov	r1, r4
 801f05c:	4638      	mov	r0, r7
 801f05e:	f7fe fec9 	bl	801ddf4 <_malloc_r>
 801f062:	4680      	mov	r8, r0
 801f064:	b908      	cbnz	r0, 801f06a <_realloc_r+0x44>
 801f066:	4645      	mov	r5, r8
 801f068:	e7ec      	b.n	801f044 <_realloc_r+0x1e>
 801f06a:	42b4      	cmp	r4, r6
 801f06c:	4622      	mov	r2, r4
 801f06e:	4629      	mov	r1, r5
 801f070:	bf28      	it	cs
 801f072:	4632      	movcs	r2, r6
 801f074:	f7ff f9e1 	bl	801e43a <memcpy>
 801f078:	4629      	mov	r1, r5
 801f07a:	4638      	mov	r0, r7
 801f07c:	f7ff fa0a 	bl	801e494 <_free_r>
 801f080:	e7f1      	b.n	801f066 <_realloc_r+0x40>

0801f082 <__swhatbuf_r>:
 801f082:	b570      	push	{r4, r5, r6, lr}
 801f084:	460c      	mov	r4, r1
 801f086:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801f08a:	2900      	cmp	r1, #0
 801f08c:	b096      	sub	sp, #88	@ 0x58
 801f08e:	4615      	mov	r5, r2
 801f090:	461e      	mov	r6, r3
 801f092:	da0d      	bge.n	801f0b0 <__swhatbuf_r+0x2e>
 801f094:	89a3      	ldrh	r3, [r4, #12]
 801f096:	f013 0f80 	tst.w	r3, #128	@ 0x80
 801f09a:	f04f 0100 	mov.w	r1, #0
 801f09e:	bf14      	ite	ne
 801f0a0:	2340      	movne	r3, #64	@ 0x40
 801f0a2:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 801f0a6:	2000      	movs	r0, #0
 801f0a8:	6031      	str	r1, [r6, #0]
 801f0aa:	602b      	str	r3, [r5, #0]
 801f0ac:	b016      	add	sp, #88	@ 0x58
 801f0ae:	bd70      	pop	{r4, r5, r6, pc}
 801f0b0:	466a      	mov	r2, sp
 801f0b2:	f000 f879 	bl	801f1a8 <_fstat_r>
 801f0b6:	2800      	cmp	r0, #0
 801f0b8:	dbec      	blt.n	801f094 <__swhatbuf_r+0x12>
 801f0ba:	9901      	ldr	r1, [sp, #4]
 801f0bc:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 801f0c0:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 801f0c4:	4259      	negs	r1, r3
 801f0c6:	4159      	adcs	r1, r3
 801f0c8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801f0cc:	e7eb      	b.n	801f0a6 <__swhatbuf_r+0x24>

0801f0ce <__smakebuf_r>:
 801f0ce:	898b      	ldrh	r3, [r1, #12]
 801f0d0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801f0d2:	079d      	lsls	r5, r3, #30
 801f0d4:	4606      	mov	r6, r0
 801f0d6:	460c      	mov	r4, r1
 801f0d8:	d507      	bpl.n	801f0ea <__smakebuf_r+0x1c>
 801f0da:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 801f0de:	6023      	str	r3, [r4, #0]
 801f0e0:	6123      	str	r3, [r4, #16]
 801f0e2:	2301      	movs	r3, #1
 801f0e4:	6163      	str	r3, [r4, #20]
 801f0e6:	b003      	add	sp, #12
 801f0e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801f0ea:	ab01      	add	r3, sp, #4
 801f0ec:	466a      	mov	r2, sp
 801f0ee:	f7ff ffc8 	bl	801f082 <__swhatbuf_r>
 801f0f2:	9f00      	ldr	r7, [sp, #0]
 801f0f4:	4605      	mov	r5, r0
 801f0f6:	4639      	mov	r1, r7
 801f0f8:	4630      	mov	r0, r6
 801f0fa:	f7fe fe7b 	bl	801ddf4 <_malloc_r>
 801f0fe:	b948      	cbnz	r0, 801f114 <__smakebuf_r+0x46>
 801f100:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801f104:	059a      	lsls	r2, r3, #22
 801f106:	d4ee      	bmi.n	801f0e6 <__smakebuf_r+0x18>
 801f108:	f023 0303 	bic.w	r3, r3, #3
 801f10c:	f043 0302 	orr.w	r3, r3, #2
 801f110:	81a3      	strh	r3, [r4, #12]
 801f112:	e7e2      	b.n	801f0da <__smakebuf_r+0xc>
 801f114:	89a3      	ldrh	r3, [r4, #12]
 801f116:	6020      	str	r0, [r4, #0]
 801f118:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801f11c:	81a3      	strh	r3, [r4, #12]
 801f11e:	9b01      	ldr	r3, [sp, #4]
 801f120:	e9c4 0704 	strd	r0, r7, [r4, #16]
 801f124:	b15b      	cbz	r3, 801f13e <__smakebuf_r+0x70>
 801f126:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801f12a:	4630      	mov	r0, r6
 801f12c:	f000 f84e 	bl	801f1cc <_isatty_r>
 801f130:	b128      	cbz	r0, 801f13e <__smakebuf_r+0x70>
 801f132:	89a3      	ldrh	r3, [r4, #12]
 801f134:	f023 0303 	bic.w	r3, r3, #3
 801f138:	f043 0301 	orr.w	r3, r3, #1
 801f13c:	81a3      	strh	r3, [r4, #12]
 801f13e:	89a3      	ldrh	r3, [r4, #12]
 801f140:	431d      	orrs	r5, r3
 801f142:	81a5      	strh	r5, [r4, #12]
 801f144:	e7cf      	b.n	801f0e6 <__smakebuf_r+0x18>

0801f146 <_raise_r>:
 801f146:	291f      	cmp	r1, #31
 801f148:	b538      	push	{r3, r4, r5, lr}
 801f14a:	4605      	mov	r5, r0
 801f14c:	460c      	mov	r4, r1
 801f14e:	d904      	bls.n	801f15a <_raise_r+0x14>
 801f150:	2316      	movs	r3, #22
 801f152:	6003      	str	r3, [r0, #0]
 801f154:	f04f 30ff 	mov.w	r0, #4294967295
 801f158:	bd38      	pop	{r3, r4, r5, pc}
 801f15a:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 801f15c:	b112      	cbz	r2, 801f164 <_raise_r+0x1e>
 801f15e:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801f162:	b94b      	cbnz	r3, 801f178 <_raise_r+0x32>
 801f164:	4628      	mov	r0, r5
 801f166:	f000 f853 	bl	801f210 <_getpid_r>
 801f16a:	4622      	mov	r2, r4
 801f16c:	4601      	mov	r1, r0
 801f16e:	4628      	mov	r0, r5
 801f170:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801f174:	f000 b83a 	b.w	801f1ec <_kill_r>
 801f178:	2b01      	cmp	r3, #1
 801f17a:	d00a      	beq.n	801f192 <_raise_r+0x4c>
 801f17c:	1c59      	adds	r1, r3, #1
 801f17e:	d103      	bne.n	801f188 <_raise_r+0x42>
 801f180:	2316      	movs	r3, #22
 801f182:	6003      	str	r3, [r0, #0]
 801f184:	2001      	movs	r0, #1
 801f186:	e7e7      	b.n	801f158 <_raise_r+0x12>
 801f188:	2100      	movs	r1, #0
 801f18a:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 801f18e:	4620      	mov	r0, r4
 801f190:	4798      	blx	r3
 801f192:	2000      	movs	r0, #0
 801f194:	e7e0      	b.n	801f158 <_raise_r+0x12>
	...

0801f198 <raise>:
 801f198:	4b02      	ldr	r3, [pc, #8]	@ (801f1a4 <raise+0xc>)
 801f19a:	4601      	mov	r1, r0
 801f19c:	6818      	ldr	r0, [r3, #0]
 801f19e:	f7ff bfd2 	b.w	801f146 <_raise_r>
 801f1a2:	bf00      	nop
 801f1a4:	20000144 	.word	0x20000144

0801f1a8 <_fstat_r>:
 801f1a8:	b538      	push	{r3, r4, r5, lr}
 801f1aa:	4d07      	ldr	r5, [pc, #28]	@ (801f1c8 <_fstat_r+0x20>)
 801f1ac:	2300      	movs	r3, #0
 801f1ae:	4604      	mov	r4, r0
 801f1b0:	4608      	mov	r0, r1
 801f1b2:	4611      	mov	r1, r2
 801f1b4:	602b      	str	r3, [r5, #0]
 801f1b6:	f7e2 ffdf 	bl	8002178 <_fstat>
 801f1ba:	1c43      	adds	r3, r0, #1
 801f1bc:	d102      	bne.n	801f1c4 <_fstat_r+0x1c>
 801f1be:	682b      	ldr	r3, [r5, #0]
 801f1c0:	b103      	cbz	r3, 801f1c4 <_fstat_r+0x1c>
 801f1c2:	6023      	str	r3, [r4, #0]
 801f1c4:	bd38      	pop	{r3, r4, r5, pc}
 801f1c6:	bf00      	nop
 801f1c8:	20010150 	.word	0x20010150

0801f1cc <_isatty_r>:
 801f1cc:	b538      	push	{r3, r4, r5, lr}
 801f1ce:	4d06      	ldr	r5, [pc, #24]	@ (801f1e8 <_isatty_r+0x1c>)
 801f1d0:	2300      	movs	r3, #0
 801f1d2:	4604      	mov	r4, r0
 801f1d4:	4608      	mov	r0, r1
 801f1d6:	602b      	str	r3, [r5, #0]
 801f1d8:	f7e2 ffde 	bl	8002198 <_isatty>
 801f1dc:	1c43      	adds	r3, r0, #1
 801f1de:	d102      	bne.n	801f1e6 <_isatty_r+0x1a>
 801f1e0:	682b      	ldr	r3, [r5, #0]
 801f1e2:	b103      	cbz	r3, 801f1e6 <_isatty_r+0x1a>
 801f1e4:	6023      	str	r3, [r4, #0]
 801f1e6:	bd38      	pop	{r3, r4, r5, pc}
 801f1e8:	20010150 	.word	0x20010150

0801f1ec <_kill_r>:
 801f1ec:	b538      	push	{r3, r4, r5, lr}
 801f1ee:	4d07      	ldr	r5, [pc, #28]	@ (801f20c <_kill_r+0x20>)
 801f1f0:	2300      	movs	r3, #0
 801f1f2:	4604      	mov	r4, r0
 801f1f4:	4608      	mov	r0, r1
 801f1f6:	4611      	mov	r1, r2
 801f1f8:	602b      	str	r3, [r5, #0]
 801f1fa:	f7e2 ff5b 	bl	80020b4 <_kill>
 801f1fe:	1c43      	adds	r3, r0, #1
 801f200:	d102      	bne.n	801f208 <_kill_r+0x1c>
 801f202:	682b      	ldr	r3, [r5, #0]
 801f204:	b103      	cbz	r3, 801f208 <_kill_r+0x1c>
 801f206:	6023      	str	r3, [r4, #0]
 801f208:	bd38      	pop	{r3, r4, r5, pc}
 801f20a:	bf00      	nop
 801f20c:	20010150 	.word	0x20010150

0801f210 <_getpid_r>:
 801f210:	f7e2 bf48 	b.w	80020a4 <_getpid>

0801f214 <_malloc_usable_size_r>:
 801f214:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801f218:	1f18      	subs	r0, r3, #4
 801f21a:	2b00      	cmp	r3, #0
 801f21c:	bfbc      	itt	lt
 801f21e:	580b      	ldrlt	r3, [r1, r0]
 801f220:	18c0      	addlt	r0, r0, r3
 801f222:	4770      	bx	lr

0801f224 <_init>:
 801f224:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801f226:	bf00      	nop
 801f228:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801f22a:	bc08      	pop	{r3}
 801f22c:	469e      	mov	lr, r3
 801f22e:	4770      	bx	lr

0801f230 <_fini>:
 801f230:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801f232:	bf00      	nop
 801f234:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801f236:	bc08      	pop	{r3}
 801f238:	469e      	mov	lr, r3
 801f23a:	4770      	bx	lr
