$date
	Mon Nov 10 08:37:28 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_mux_beh $end
$var wire 1 ! tb_out $end
$var reg 4 " tb_in [3:0] $end
$var reg 2 # tb_sel [1:0] $end
$scope module dut $end
$var wire 4 $ in [3:0] $end
$var wire 2 % sel [1:0] $end
$var reg 1 ! out $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 %
b1010 $
b0 #
b1010 "
0!
$end
#10
1!
b1 #
b1 %
#20
0!
b10 #
b10 %
#30
1!
b11 #
b11 %
#40
