# DLPR32
RISC V 32 bit with GRU enable Processor design
Need to create 
  1. Complete Verilog Code
  2. Test Bench
  3. Complete verification of Processor
  4. Syhtesis Scripts
  5. Sample TestVectors Compiled from ROSCV toolchain
