;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-126
	MOV -1, <-26
	MOV -7, <-20
	DJN -1, @-20
	DJN 12, <10
	SPL -700, -600
	DAT <270, #1
	DAT <270, #1
	SUB @112, -32
	SUB @112, -32
	SPL 0, <402
	SPL 0, <402
	MOV -7, <-20
	SUB #12, @105
	SUB #12, @105
	DJN -51, @-28
	SUB @112, -32
	ADD 270, 60
	ADD <392, @-820
	JMZ 0, -2
	ADD <392, @-820
	JMZ 0, -2
	ADD -201, <-10
	JMP -12, #10
	ADD <392, @-820
	SUB @112, -32
	SLT -201, <-10
	CMP -277, <-826
	MOV @-127, 100
	ADD <392, @-820
	ADD 10, 30
	ADD 100, 94
	SUB #12, @105
	ADD 100, 94
	JMZ -207, @-120
	SPL <-1
	ADD @-1, 0
	JMZ 300, -72
	ADD 105, -94
	JMZ 300, -72
	ADD 129, -320
	ADD 129, -320
	CMP -207, <-126
	ADD 129, -320
	CMP -207, <-126
	ADD 210, 30
	SUB @-339, <-82
	SUB 1, 320
	CMP -207, <-126
	MOV -1, <-26
	MOV -7, <-20
	DJN 12, <10
	SUB #12, @5
