$date
	Sun Oct 23 00:07:12 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#918664
b111 !
1"
#918666
b111 &
b111 %
1$
#918667
0"
#918670
b10110 &
b10110 %
#918674
b1011 &
b1011 %
#918678
b100010 &
b100010 %
#918682
b10001 &
b10001 %
#918686
b110100 &
b110100 %
#918690
b11010 &
b11010 %
#918694
b1101 &
b1101 %
#918698
b101000 &
b101000 %
#918702
b10100 &
b10100 %
#918706
b1010 &
b1010 %
#918710
b101 &
b101 %
#918714
b10000 &
b10000 %
#918718
b1000 &
b1000 %
#918722
b100 &
b100 %
#918726
b10 &
b10 %
#918730
b1 &
b1 %
1#
#918734
b0 &
0#
b0 %
0$
#1881314
b10000 &
b10000 %
1$
b10000 !
1"
#1881315
0"
#1881318
b1000 &
b1000 %
#1881322
b100 &
b100 %
#1881326
b10 &
b10 %
#1881330
b1 &
b1 %
1#
#1881334
b0 &
0#
b0 %
0$
#2853517
b1010 !
1"
#2853518
b1010 &
b1010 %
1$
#2853519
0"
#2853522
b101 &
b101 %
#2853526
b10000 &
b10000 %
#2853530
b1000 &
b1000 %
#2853534
b100 &
b100 %
#2853538
b10 &
b10 %
#2853542
b1 &
1#
b1 %
#2853546
b0 &
b0 %
0#
0$
#4500012
