{"sha": "ad111b8eb9a011d1c9c7abd92a4282d00fa1ea4f", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6YWQxMTFiOGViOWEwMTFkMWM5YzdhYmQ5MmE0MjgyZDAwZmExZWE0Zg==", "commit": {"author": {"name": "Jeff Law", "email": "law@redhat.com", "date": "2018-06-25T16:02:16Z"}, "committer": {"name": "Jeff Law", "email": "law@gcc.gnu.org", "date": "2018-06-25T16:02:16Z"}, "message": "v850.md (divmodhi4): Make sure to sign extend the dividend to 32 bits.\n\n\t* config/v850/v850.md (divmodhi4): Make sure to sign extend the\n\tdividend to 32 bits.  Adjust length.\n\t(udivmodhi4): Cleanup output template.  Fix length.\n\nFrom-SVN: r262022", "tree": {"sha": "9b10d9438b4dd24e5c137cf3ab43a2d6475d057d", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/9b10d9438b4dd24e5c137cf3ab43a2d6475d057d"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/ad111b8eb9a011d1c9c7abd92a4282d00fa1ea4f", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/ad111b8eb9a011d1c9c7abd92a4282d00fa1ea4f", "html_url": "https://github.com/Rust-GCC/gccrs/commit/ad111b8eb9a011d1c9c7abd92a4282d00fa1ea4f", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/ad111b8eb9a011d1c9c7abd92a4282d00fa1ea4f/comments", "author": null, "committer": null, "parents": [{"sha": "3e85d88526441a9d936a71015f00482abcea3d9f", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/3e85d88526441a9d936a71015f00482abcea3d9f", "html_url": "https://github.com/Rust-GCC/gccrs/commit/3e85d88526441a9d936a71015f00482abcea3d9f"}], "stats": {"total": 18, "additions": 12, "deletions": 6}, "files": [{"sha": "ceec833bb708204bb476de2586438933f0051dbf", "filename": "gcc/ChangeLog", "status": "modified", "additions": 6, "deletions": 0, "changes": 6, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/ad111b8eb9a011d1c9c7abd92a4282d00fa1ea4f/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/ad111b8eb9a011d1c9c7abd92a4282d00fa1ea4f/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=ad111b8eb9a011d1c9c7abd92a4282d00fa1ea4f", "patch": "@@ -1,3 +1,9 @@\n+2018-06-25  Jeff Law  <law@redhat.com>\n+\n+\t* config/v850/v850.md (divmodhi4): Make sure to sign extend the\n+\tdividend to 32 bits.  Adjust length.\n+\t(udivmodhi4): Cleanup output template.  Fix length.\n+\n 2018-06-25  Carl Love  <cel@us.ibm.com>\n \n \t* config/rs6000/vsx.md: Change word selector to prefered location."}, {"sha": "e01a3102c31406cba77c8934203f1bc01dd7d336", "filename": "gcc/config/v850/v850.md", "status": "modified", "additions": 6, "deletions": 6, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/ad111b8eb9a011d1c9c7abd92a4282d00fa1ea4f/gcc%2Fconfig%2Fv850%2Fv850.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/ad111b8eb9a011d1c9c7abd92a4282d00fa1ea4f/gcc%2Fconfig%2Fv850%2Fv850.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fv850%2Fv850.md?ref=ad111b8eb9a011d1c9c7abd92a4282d00fa1ea4f", "patch": "@@ -738,13 +738,13 @@\n \t\t(match_dup 2)))\n    (clobber (reg:CC CC_REGNUM))]\n   \"TARGET_V850E_UP\"\n-  \"divh %2,%0,%3\"\n-  [(set_attr \"length\" \"4\")\n+  \"sxh %0\\n\\tdivh %2,%0,%3\"\n+  [(set_attr \"length\" \"6\")\n    (set_attr \"cc\" \"clobber\")\n    (set_attr \"type\" \"div\")])\n \n-;; Half-words are sign-extended by default, so we must zero extend to a word\n-;; here before doing the divide.\n+;; The half word needs to be zero/sign extended to 32 bits before doing\n+;; the division/modulo operation.\n \n (define_insn \"udivmodhi4\"\n   [(set (match_operand:HI 0 \"register_operand\" \"=r\")\n@@ -755,8 +755,8 @@\n \t\t (match_dup 2)))\n    (clobber (reg:CC CC_REGNUM))]\n   \"TARGET_V850E_UP\"\n-  \"zxh %0 ; divhu %2,%0,%3\"\n-  [(set_attr \"length\" \"4\")\n+  \"zxh %0\\n\\tdivhu %2,%0,%3\"\n+  [(set_attr \"length\" \"6\")\n    (set_attr \"cc\" \"clobber\")\n    (set_attr \"type\" \"div\")])\n \f"}]}