#! /c/iverilog/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-965-g55e06db6)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000000000a76f00 .scope module, "riscv" "riscv" 2 14;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 64 "Result";
    .port_info 3 /OUTPUT 32 "Instruction";
    .port_info 4 /OUTPUT 64 "PC_Output";
v0000000000adcf10_0 .net "ALUOp", 1 0, v0000000000a81fd0_0;  1 drivers
v0000000000adc3d0_0 .net "ALUSrc", 0 0, v0000000000a82570_0;  1 drivers
v0000000000adc330_0 .net "Branch", 0 0, v0000000000a81e90_0;  1 drivers
v0000000000adc650_0 .net "Imm_Gen", 63 0, v0000000000a827f0_0;  1 drivers
v0000000000adb110_0 .net "Instruction", 31 0, v0000000000a81a30_0;  1 drivers
v0000000000adbe30_0 .net "MemRead", 0 0, v0000000000a81170_0;  1 drivers
v0000000000adc470_0 .net "MemWrite", 0 0, v0000000000a82d90_0;  1 drivers
v0000000000adb890_0 .net "MemtoReg", 0 0, v0000000000a82cf0_0;  1 drivers
o0000000000a85f68 .functor BUFZ 64, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000000000adc510_0 .net "Num1", 63 0, o0000000000a85f68;  0 drivers
o0000000000a85f98 .functor BUFZ 64, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000000000adb1b0_0 .net "Num2", 63 0, o0000000000a85f98;  0 drivers
v0000000000adbd90_0 .net "Operation", 3 0, v0000000000a81670_0;  1 drivers
o0000000000a85ea8 .functor BUFZ 64, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000000000adb610_0 .net "PC_Input", 63 0, o0000000000a85ea8;  0 drivers
v0000000000adc6f0_0 .net "PC_Output", 63 0, v0000000000adca10_0;  1 drivers
v0000000000adb6b0_0 .net "ReadData1", 63 0, v0000000000adb250_0;  1 drivers
v0000000000ae0850_0 .net "ReadData2", 63 0, v0000000000adbbb0_0;  1 drivers
v0000000000ae0710_0 .net "Read_Data", 63 0, v0000000000a821b0_0;  1 drivers
v0000000000ae0d50_0 .net "RegWrite", 0 0, v0000000000a812b0_0;  1 drivers
v0000000000ae16b0_0 .net "Result", 63 0, v0000000000a81ad0_0;  1 drivers
v0000000000ae1110_0 .net "Zero", 0 0, v0000000000a81df0_0;  1 drivers
v0000000000ae1750_0 .net *"_ivl_16", 62 0, L_0000000000ae1610;  1 drivers
L_0000000000ae20e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000000ae14d0_0 .net *"_ivl_18", 0 0, L_0000000000ae20e0;  1 drivers
v0000000000ae0c10_0 .net *"_ivl_7", 0 0, L_0000000000ae1a70;  1 drivers
v0000000000ae1f70_0 .net *"_ivl_9", 2 0, L_0000000000ae0210;  1 drivers
v0000000000ae05d0_0 .net "branch_out", 0 0, v0000000000a82b10_0;  1 drivers
o0000000000a858d8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000ae17f0_0 .net "clk", 0 0, o0000000000a858d8;  0 drivers
v0000000000ae0170_0 .net "mux1", 63 0, v0000000000adb930_0;  1 drivers
v0000000000ae0cb0_0 .net "mux2", 63 0, v0000000000adb4d0_0;  1 drivers
v0000000000ae0e90_0 .net "mux3", 63 0, v0000000000adcdd0_0;  1 drivers
o0000000000a85698 .functor BUFZ 7, C4<zzzzzzz>; HiZ drive
v0000000000ae08f0_0 .net "opcode", 6 0, o0000000000a85698;  0 drivers
v0000000000ae1250_0 .net "out1", 63 0, v0000000000a82610_0;  1 drivers
v0000000000ae1bb0_0 .net "out2", 63 0, v0000000000a81d50_0;  1 drivers
o0000000000a85938 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000ae19d0_0 .net "reset", 0 0, o0000000000a85938;  0 drivers
RS_0000000000a85ed8 .resolv tri, v0000000000adce70_0, v0000000000adcb50_0;
v0000000000ae0ad0_0 .net8 "sum", 63 0, RS_0000000000a85ed8;  2 drivers
L_0000000000ae0f30 .part v0000000000a81a30_0, 15, 5;
L_0000000000ae1b10 .part v0000000000a81a30_0, 20, 5;
L_0000000000ae02b0 .part v0000000000a81a30_0, 7, 5;
L_0000000000ae1a70 .part v0000000000a81a30_0, 30, 1;
L_0000000000ae0210 .part v0000000000a81a30_0, 12, 3;
L_0000000000ae1570 .concat [ 3 1 0 0], L_0000000000ae0210, L_0000000000ae1a70;
L_0000000000ae1610 .part v0000000000a827f0_0, 0, 63;
L_0000000000ae0df0 .concat [ 1 63 0 0], L_0000000000ae20e0, L_0000000000ae1610;
S_0000000000a5bdb0 .scope module, "A1" "adder" 2 140, 3 1 0, S_0000000000a76f00;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "a";
    .port_info 1 /INPUT 64 "b";
    .port_info 2 /OUTPUT 64 "out";
v0000000000a81c10_0 .net "a", 63 0, v0000000000adca10_0;  alias, 1 drivers
L_0000000000ae2098 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000000000a81350_0 .net "b", 63 0, L_0000000000ae2098;  1 drivers
v0000000000a82610_0 .var "out", 63 0;
E_0000000000a6aaa0 .event edge, v0000000000a81c10_0, v0000000000a81350_0;
S_0000000000a5bf40 .scope module, "A2" "adder" 2 146, 3 1 0, S_0000000000a76f00;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "a";
    .port_info 1 /INPUT 64 "b";
    .port_info 2 /OUTPUT 64 "out";
v0000000000a817b0_0 .net "a", 63 0, v0000000000adca10_0;  alias, 1 drivers
v0000000000a810d0_0 .net "b", 63 0, L_0000000000ae0df0;  1 drivers
v0000000000a81d50_0 .var "out", 63 0;
E_0000000000a6ac20 .event edge, v0000000000a81c10_0, v0000000000a810d0_0;
S_0000000000a5c0d0 .scope module, "AC" "ALU_Control" 2 134, 4 1 0, S_0000000000a76f00;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ALUOp";
    .port_info 1 /INPUT 4 "Funct";
    .port_info 2 /OUTPUT 4 "Operation";
v0000000000a813f0_0 .net "ALUOp", 1 0, v0000000000a81fd0_0;  alias, 1 drivers
v0000000000a81850_0 .net "Funct", 3 0, L_0000000000ae1570;  1 drivers
v0000000000a81670_0 .var "Operation", 3 0;
E_0000000000a6dc60 .event edge, v0000000000a813f0_0, v0000000000a81850_0;
S_0000000000a4e9c0 .scope module, "ALU_Result" "ALU" 2 56, 5 1 0, S_0000000000a76f00;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "Number1";
    .port_info 1 /INPUT 64 "Number2";
    .port_info 2 /INPUT 4 "ALUOp";
    .port_info 3 /OUTPUT 64 "Result";
    .port_info 4 /OUTPUT 1 "Zero";
v0000000000a82430_0 .net "ALUOp", 3 0, v0000000000a81670_0;  alias, 1 drivers
v0000000000a81490_0 .net "Number1", 63 0, v0000000000adb250_0;  alias, 1 drivers
v0000000000a81210_0 .net "Number2", 63 0, v0000000000adb4d0_0;  alias, 1 drivers
v0000000000a81ad0_0 .var "Result", 63 0;
v0000000000a81df0_0 .var "Zero", 0 0;
E_0000000000a6e360 .event edge, v0000000000a81670_0, v0000000000a81490_0, v0000000000a81210_0;
S_0000000000a4eb50 .scope module, "Branch_Control" "branch" 2 76, 6 1 0, S_0000000000a76f00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Branch";
    .port_info 1 /INPUT 1 "Zero";
    .port_info 2 /OUTPUT 1 "branch_out";
v0000000000a81030_0 .net "Branch", 0 0, v0000000000a81e90_0;  alias, 1 drivers
v0000000000a822f0_0 .net "Zero", 0 0, v0000000000a81df0_0;  alias, 1 drivers
v0000000000a82b10_0 .var "branch_out", 0 0;
E_0000000000a6dca0 .event edge, v0000000000a81030_0, v0000000000a81df0_0;
S_0000000000a4ece0 .scope module, "Controler" "Control" 2 123, 7 1 0, S_0000000000a76f00;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "Opcode";
    .port_info 1 /OUTPUT 1 "Branch";
    .port_info 2 /OUTPUT 1 "MemRead";
    .port_info 3 /OUTPUT 1 "MemtoReg";
    .port_info 4 /OUTPUT 1 "MemWrite";
    .port_info 5 /OUTPUT 1 "ALUSrc";
    .port_info 6 /OUTPUT 1 "RegWrite";
    .port_info 7 /OUTPUT 2 "ALUOp";
v0000000000a81fd0_0 .var "ALUOp", 1 0;
v0000000000a82570_0 .var "ALUSrc", 0 0;
v0000000000a81e90_0 .var "Branch", 0 0;
v0000000000a81170_0 .var "MemRead", 0 0;
v0000000000a82d90_0 .var "MemWrite", 0 0;
v0000000000a82cf0_0 .var "MemtoReg", 0 0;
v0000000000a81710_0 .net "Opcode", 6 0, o0000000000a85698;  alias, 0 drivers
v0000000000a812b0_0 .var "RegWrite", 0 0;
E_0000000000a6e4e0 .event edge, v0000000000a81710_0;
S_0000000000a2ac20 .scope module, "DM" "Data_Memory" 2 108, 8 1 0, S_0000000000a76f00;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "Mem_Addr";
    .port_info 1 /INPUT 64 "Write_Data";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "MemWrite";
    .port_info 4 /INPUT 1 "MemRead";
    .port_info 5 /INPUT 1 "reset";
    .port_info 6 /OUTPUT 64 "Read_Data";
v0000000000a82070_0 .net "MemRead", 0 0, v0000000000a81170_0;  alias, 1 drivers
v0000000000a815d0_0 .net "MemWrite", 0 0, v0000000000a82d90_0;  alias, 1 drivers
v0000000000a829d0_0 .net "Mem_Addr", 63 0, v0000000000a81ad0_0;  alias, 1 drivers
v0000000000a82110 .array "Memory", 0 63, 63 0;
v0000000000a821b0_0 .var "Read_Data", 63 0;
v0000000000a82250_0 .net "Write_Data", 63 0, v0000000000adbbb0_0;  alias, 1 drivers
v0000000000a826b0_0 .net "clk", 0 0, o0000000000a858d8;  alias, 0 drivers
v0000000000a82890_0 .var/i "i", 31 0;
v0000000000a82390_0 .net "reset", 0 0, o0000000000a85938;  alias, 0 drivers
E_0000000000a6e760 .event posedge, v0000000000a826b0_0;
S_0000000000a2adb0 .scope module, "Extension" "Imm_Gen" 2 118, 9 2 0, S_0000000000a76f00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 64 "imm_data";
v0000000000a81530_0 .net *"_ivl_10", 6 0, L_0000000000ae12f0;  1 drivers
v0000000000a81b70_0 .net *"_ivl_14", 3 0, L_0000000000ae1cf0;  1 drivers
v0000000000a818f0_0 .net *"_ivl_18", 5 0, L_0000000000ae1ed0;  1 drivers
v0000000000a82930_0 .net *"_ivl_22", 0 0, L_0000000000ae0990;  1 drivers
v0000000000a82a70_0 .net *"_ivl_27", 0 0, L_0000000000ae11b0;  1 drivers
v0000000000a82bb0_0 .net *"_ivl_5", 4 0, L_0000000000ae0fd0;  1 drivers
v0000000000a824d0_0 .net "data1", 11 0, L_0000000000ae0350;  1 drivers
v0000000000a81990_0 .net "data2", 11 0, L_0000000000ae1e30;  1 drivers
v0000000000a82750_0 .net "data3", 11 0, L_0000000000ae0b70;  1 drivers
v0000000000a827f0_0 .var "imm_data", 63 0;
v0000000000a82c50_0 .net "instruction", 31 0, v0000000000a81a30_0;  alias, 1 drivers
v0000000000a82e30_0 .net "mode", 1 0, L_0000000000ae00d0;  1 drivers
E_0000000000a6e720/0 .event edge, v0000000000a82e30_0, v0000000000a82c50_0, v0000000000a824d0_0, v0000000000a81990_0;
E_0000000000a6e720/1 .event edge, v0000000000a82750_0;
E_0000000000a6e720 .event/or E_0000000000a6e720/0, E_0000000000a6e720/1;
L_0000000000ae0350 .part v0000000000a81a30_0, 20, 12;
L_0000000000ae0fd0 .part v0000000000a81a30_0, 7, 5;
L_0000000000ae1e30 .concat8 [ 5 7 0 0], L_0000000000ae0fd0, L_0000000000ae12f0;
L_0000000000ae12f0 .part v0000000000a81a30_0, 25, 7;
L_0000000000ae1cf0 .part v0000000000a81a30_0, 8, 4;
L_0000000000ae1ed0 .part v0000000000a81a30_0, 25, 6;
L_0000000000ae0990 .part v0000000000a81a30_0, 7, 1;
L_0000000000ae0b70 .concat8 [ 4 6 1 1], L_0000000000ae1cf0, L_0000000000ae1ed0, L_0000000000ae0990, L_0000000000ae11b0;
L_0000000000ae11b0 .part v0000000000a81a30_0, 31, 1;
L_0000000000ae00d0 .part v0000000000a81a30_0, 5, 2;
S_0000000000a2af40 .scope module, "IM" "Instruction_Memory" 2 103, 10 2 0, S_0000000000a76f00;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "Inst_Address";
    .port_info 1 /OUTPUT 32 "Instruction";
v0000000000a82ed0_0 .net "Inst_Address", 63 0, v0000000000adca10_0;  alias, 1 drivers
v0000000000a81a30_0 .var "Instruction", 31 0;
v0000000000adcab0 .array "Mem", 0 31, 63 0;
E_0000000000a6dde0 .event edge, v0000000000a81c10_0;
S_0000000000a576f0 .scope module, "Program_Counter" "PC" 2 36, 11 1 0, S_0000000000a76f00;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "PC_In";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 64 "PC_Out";
v0000000000adb9d0_0 .net "PC_In", 63 0, v0000000000adb930_0;  alias, 1 drivers
v0000000000adca10_0 .var "PC_Out", 63 0;
v0000000000adc790_0 .net "clk", 0 0, o0000000000a858d8;  alias, 0 drivers
v0000000000adba70_0 .net "reset", 0 0, o0000000000a85938;  alias, 0 drivers
E_0000000000a6e520 .event posedge, v0000000000a82390_0, v0000000000a826b0_0;
S_0000000000a57880 .scope module, "Program_Counter1" "Sum_4" 2 43, 11 17 0, S_0000000000a76f00;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "PC_In";
    .port_info 1 /OUTPUT 64 "Sum";
v0000000000adbb10_0 .net "PC_In", 63 0, o0000000000a85ea8;  alias, 0 drivers
v0000000000adce70_0 .var "Sum", 63 0;
E_0000000000a6e0a0 .event edge, v0000000000adbb10_0;
S_0000000000a57a10 .scope module, "Program_Counter2" "PC_Result" 2 48, 11 28 0, S_0000000000a76f00;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "Number1";
    .port_info 1 /INPUT 64 "Number2";
    .port_info 2 /INPUT 1 "ANDBranch";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /OUTPUT 64 "Sum";
v0000000000adcbf0_0 .net "ANDBranch", 0 0, v0000000000a81e90_0;  alias, 1 drivers
v0000000000adc5b0_0 .net "Number1", 63 0, o0000000000a85f68;  alias, 0 drivers
v0000000000adc830_0 .net "Number2", 63 0, o0000000000a85f98;  alias, 0 drivers
v0000000000adcb50_0 .var "Sum", 63 0;
v0000000000adb750_0 .net "clk", 0 0, o0000000000a858d8;  alias, 0 drivers
S_0000000000a52330 .scope module, "Reg" "Registers" 2 64, 12 1 0, S_0000000000a76f00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "RegWrite";
    .port_info 3 /INPUT 64 "WriteData";
    .port_info 4 /INPUT 5 "RS1";
    .port_info 5 /INPUT 5 "RS2";
    .port_info 6 /INPUT 5 "WriteRegister";
    .port_info 7 /OUTPUT 64 "ReadData1";
    .port_info 8 /OUTPUT 64 "ReadData2";
v0000000000adc150_0 .net "RS1", 4 0, L_0000000000ae0f30;  1 drivers
v0000000000adc1f0_0 .net "RS2", 4 0, L_0000000000ae1b10;  1 drivers
v0000000000adb250_0 .var "ReadData1", 63 0;
v0000000000adbbb0_0 .var "ReadData2", 63 0;
v0000000000adbed0_0 .net "RegWrite", 0 0, v0000000000a812b0_0;  alias, 1 drivers
v0000000000adcc90 .array "Register", 0 31, 63 0;
v0000000000adc8d0_0 .net "WriteData", 63 0, v0000000000adcdd0_0;  alias, 1 drivers
v0000000000adc010_0 .net "WriteRegister", 4 0, L_0000000000ae02b0;  1 drivers
v0000000000adb7f0_0 .net "clk", 0 0, o0000000000a858d8;  alias, 0 drivers
v0000000000adb2f0_0 .var/i "i", 31 0;
v0000000000adb390_0 .net "reset", 0 0, o0000000000a85938;  alias, 0 drivers
v0000000000adcc90_0 .array/port v0000000000adcc90, 0;
v0000000000adcc90_1 .array/port v0000000000adcc90, 1;
E_0000000000a6dee0/0 .event edge, v0000000000a82390_0, v0000000000adc150_0, v0000000000adcc90_0, v0000000000adcc90_1;
v0000000000adcc90_2 .array/port v0000000000adcc90, 2;
v0000000000adcc90_3 .array/port v0000000000adcc90, 3;
v0000000000adcc90_4 .array/port v0000000000adcc90, 4;
v0000000000adcc90_5 .array/port v0000000000adcc90, 5;
E_0000000000a6dee0/1 .event edge, v0000000000adcc90_2, v0000000000adcc90_3, v0000000000adcc90_4, v0000000000adcc90_5;
v0000000000adcc90_6 .array/port v0000000000adcc90, 6;
v0000000000adcc90_7 .array/port v0000000000adcc90, 7;
v0000000000adcc90_8 .array/port v0000000000adcc90, 8;
v0000000000adcc90_9 .array/port v0000000000adcc90, 9;
E_0000000000a6dee0/2 .event edge, v0000000000adcc90_6, v0000000000adcc90_7, v0000000000adcc90_8, v0000000000adcc90_9;
v0000000000adcc90_10 .array/port v0000000000adcc90, 10;
v0000000000adcc90_11 .array/port v0000000000adcc90, 11;
v0000000000adcc90_12 .array/port v0000000000adcc90, 12;
v0000000000adcc90_13 .array/port v0000000000adcc90, 13;
E_0000000000a6dee0/3 .event edge, v0000000000adcc90_10, v0000000000adcc90_11, v0000000000adcc90_12, v0000000000adcc90_13;
v0000000000adcc90_14 .array/port v0000000000adcc90, 14;
v0000000000adcc90_15 .array/port v0000000000adcc90, 15;
v0000000000adcc90_16 .array/port v0000000000adcc90, 16;
v0000000000adcc90_17 .array/port v0000000000adcc90, 17;
E_0000000000a6dee0/4 .event edge, v0000000000adcc90_14, v0000000000adcc90_15, v0000000000adcc90_16, v0000000000adcc90_17;
v0000000000adcc90_18 .array/port v0000000000adcc90, 18;
v0000000000adcc90_19 .array/port v0000000000adcc90, 19;
v0000000000adcc90_20 .array/port v0000000000adcc90, 20;
v0000000000adcc90_21 .array/port v0000000000adcc90, 21;
E_0000000000a6dee0/5 .event edge, v0000000000adcc90_18, v0000000000adcc90_19, v0000000000adcc90_20, v0000000000adcc90_21;
v0000000000adcc90_22 .array/port v0000000000adcc90, 22;
v0000000000adcc90_23 .array/port v0000000000adcc90, 23;
v0000000000adcc90_24 .array/port v0000000000adcc90, 24;
v0000000000adcc90_25 .array/port v0000000000adcc90, 25;
E_0000000000a6dee0/6 .event edge, v0000000000adcc90_22, v0000000000adcc90_23, v0000000000adcc90_24, v0000000000adcc90_25;
v0000000000adcc90_26 .array/port v0000000000adcc90, 26;
v0000000000adcc90_27 .array/port v0000000000adcc90, 27;
v0000000000adcc90_28 .array/port v0000000000adcc90, 28;
v0000000000adcc90_29 .array/port v0000000000adcc90, 29;
E_0000000000a6dee0/7 .event edge, v0000000000adcc90_26, v0000000000adcc90_27, v0000000000adcc90_28, v0000000000adcc90_29;
v0000000000adcc90_30 .array/port v0000000000adcc90, 30;
v0000000000adcc90_31 .array/port v0000000000adcc90, 31;
E_0000000000a6dee0/8 .event edge, v0000000000adcc90_30, v0000000000adcc90_31, v0000000000adc1f0_0;
E_0000000000a6dee0 .event/or E_0000000000a6dee0/0, E_0000000000a6dee0/1, E_0000000000a6dee0/2, E_0000000000a6dee0/3, E_0000000000a6dee0/4, E_0000000000a6dee0/5, E_0000000000a6dee0/6, E_0000000000a6dee0/7, E_0000000000a6dee0/8;
S_0000000000a524c0 .scope module, "mux_ALU" "mux" 2 89, 13 1 0, S_0000000000a76f00;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "Number1";
    .port_info 1 /INPUT 64 "Number2";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 64 "data_out";
v0000000000adc0b0_0 .net "Number1", 63 0, v0000000000adbbb0_0;  alias, 1 drivers
v0000000000adcd30_0 .net "Number2", 63 0, v0000000000a827f0_0;  alias, 1 drivers
v0000000000adb4d0_0 .var "data_out", 63 0;
v0000000000adc290_0 .net "sel", 0 0, v0000000000a82570_0;  alias, 1 drivers
E_0000000000a6e320 .event edge, v0000000000a82570_0, v0000000000a82250_0, v0000000000a827f0_0;
S_0000000000a52650 .scope module, "mux_PC" "mux" 2 82, 13 1 0, S_0000000000a76f00;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "Number1";
    .port_info 1 /INPUT 64 "Number2";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 64 "data_out";
v0000000000adc970_0 .net "Number1", 63 0, v0000000000a82610_0;  alias, 1 drivers
v0000000000adbc50_0 .net "Number2", 63 0, v0000000000a81d50_0;  alias, 1 drivers
v0000000000adb930_0 .var "data_out", 63 0;
v0000000000adb070_0 .net "sel", 0 0, v0000000000a82b10_0;  alias, 1 drivers
E_0000000000a6e620 .event edge, v0000000000a82b10_0, v0000000000a82610_0, v0000000000a81d50_0;
S_0000000000a5b460 .scope module, "mux_exit" "mux" 2 96, 13 1 0, S_0000000000a76f00;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "Number1";
    .port_info 1 /INPUT 64 "Number2";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 64 "data_out";
v0000000000adb430_0 .net "Number1", 63 0, v0000000000a821b0_0;  alias, 1 drivers
v0000000000adbcf0_0 .net "Number2", 63 0, v0000000000a81ad0_0;  alias, 1 drivers
v0000000000adcdd0_0 .var "data_out", 63 0;
v0000000000adb570_0 .net "sel", 0 0, v0000000000a82cf0_0;  alias, 1 drivers
E_0000000000a6e5e0 .event edge, v0000000000a82cf0_0, v0000000000a821b0_0, v0000000000a81ad0_0;
    .scope S_0000000000a576f0;
T_0 ;
    %wait E_0000000000a6e520;
    %load/vec4 v0000000000adba70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0000000000adca10_0, 0, 64;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000000000adb9d0_0;
    %store/vec4 v0000000000adca10_0, 0, 64;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000000000a57880;
T_1 ;
    %wait E_0000000000a6e0a0;
    %load/vec4 v0000000000adbb10_0;
    %addi 4, 0, 64;
    %assign/vec4 v0000000000adce70_0, 0;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000000000a57a10;
T_2 ;
    %wait E_0000000000a6e760;
    %load/vec4 v0000000000adcbf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0000000000adc5b0_0;
    %load/vec4 v0000000000adc830_0;
    %add;
    %assign/vec4 v0000000000adcb50_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000000000adcbf0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0000000000adc5b0_0;
    %assign/vec4 v0000000000adcb50_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000000000a4e9c0;
T_3 ;
    %wait E_0000000000a6e360;
    %load/vec4 v0000000000a82430_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %jmp T_3.5;
T_3.0 ;
    %load/vec4 v0000000000a81490_0;
    %load/vec4 v0000000000a81210_0;
    %and;
    %store/vec4 v0000000000a81ad0_0, 0, 64;
    %jmp T_3.5;
T_3.1 ;
    %load/vec4 v0000000000a81490_0;
    %load/vec4 v0000000000a81210_0;
    %or;
    %store/vec4 v0000000000a81ad0_0, 0, 64;
    %jmp T_3.5;
T_3.2 ;
    %load/vec4 v0000000000a81490_0;
    %load/vec4 v0000000000a81210_0;
    %add;
    %store/vec4 v0000000000a81ad0_0, 0, 64;
    %jmp T_3.5;
T_3.3 ;
    %load/vec4 v0000000000a81490_0;
    %load/vec4 v0000000000a81210_0;
    %sub;
    %store/vec4 v0000000000a81ad0_0, 0, 64;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0000000000a81490_0;
    %load/vec4 v0000000000a81210_0;
    %or;
    %inv;
    %store/vec4 v0000000000a81ad0_0, 0, 64;
    %jmp T_3.5;
T_3.5 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000000000a52330;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000adb2f0_0, 0, 32;
T_4.0 ;
    %load/vec4 v0000000000adb2f0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.1, 5;
    %pushi/vec4 0, 0, 64;
    %ix/getv/s 3, v0000000000adb2f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000adcc90, 0, 4;
    %load/vec4 v0000000000adb2f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000adb2f0_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0000000000a52330;
T_5 ;
    %wait E_0000000000a6e760;
    %load/vec4 v0000000000adbed0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0000000000adc8d0_0;
    %load/vec4 v0000000000adc010_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0000000000adcc90, 4, 0;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000000000a52330;
T_6 ;
    %wait E_0000000000a6dee0;
    %load/vec4 v0000000000adb390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0000000000adb250_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0000000000adbbb0_0, 0, 64;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000000000adc150_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000000000adcc90, 4;
    %store/vec4 v0000000000adb250_0, 0, 64;
    %load/vec4 v0000000000adc1f0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000000000adcc90, 4;
    %store/vec4 v0000000000adbbb0_0, 0, 64;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000000000a4eb50;
T_7 ;
    %wait E_0000000000a6dca0;
    %load/vec4 v0000000000a81030_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %jmp T_7.2;
T_7.0 ;
    %load/vec4 v0000000000a822f0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_7.3, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000a82b10_0, 0, 1;
    %jmp T_7.4;
T_7.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000a82b10_0, 0, 1;
T_7.4 ;
    %jmp T_7.2;
T_7.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000a82b10_0, 0, 1;
    %jmp T_7.2;
T_7.2 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000000000a52650;
T_8 ;
    %wait E_0000000000a6e620;
    %load/vec4 v0000000000adb070_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0000000000adc970_0;
    %assign/vec4 v0000000000adb930_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000000000adbc50_0;
    %assign/vec4 v0000000000adb930_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0000000000a524c0;
T_9 ;
    %wait E_0000000000a6e320;
    %load/vec4 v0000000000adc290_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0000000000adc0b0_0;
    %assign/vec4 v0000000000adb4d0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0000000000adcd30_0;
    %assign/vec4 v0000000000adb4d0_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0000000000a5b460;
T_10 ;
    %wait E_0000000000a6e5e0;
    %load/vec4 v0000000000adb570_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v0000000000adb430_0;
    %assign/vec4 v0000000000adcdd0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000000000adbcf0_0;
    %assign/vec4 v0000000000adcdd0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000000000a2af40;
T_11 ;
    %vpi_call 10 11 "$readmemb", "instrucao.txt", v0000000000adcab0 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0000000000a2af40;
T_12 ;
    %wait E_0000000000a6dde0;
    %load/vec4 v0000000000a82ed0_0;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %ix/vec4 4;
    %load/vec4a v0000000000adcab0, 4;
    %pad/u 32;
    %store/vec4 v0000000000a81a30_0, 0, 32;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0000000000a2ac20;
T_13 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000a82890_0, 0, 32;
T_13.0 ;
    %load/vec4 v0000000000a82890_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_13.1, 5;
    %pushi/vec4 0, 0, 64;
    %ix/getv/s 3, v0000000000a82890_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000a82110, 0, 4;
    %load/vec4 v0000000000a82890_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000a82890_0, 0, 32;
    %jmp T_13.0;
T_13.1 ;
    %end;
    .thread T_13;
    .scope S_0000000000a2ac20;
T_14 ;
    %wait E_0000000000a6e760;
    %load/vec4 v0000000000a82390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 64;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000a82110, 0, 4;
    %pushi/vec4 1, 0, 64;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000a82110, 0, 4;
    %pushi/vec4 2, 0, 64;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000a82110, 0, 4;
    %pushi/vec4 3, 0, 64;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000a82110, 0, 4;
    %pushi/vec4 4, 0, 64;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000a82110, 0, 4;
    %pushi/vec4 5, 0, 64;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000a82110, 0, 4;
    %pushi/vec4 6, 0, 64;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000a82110, 0, 4;
    %pushi/vec4 7, 0, 64;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000a82110, 0, 4;
    %pushi/vec4 8, 0, 64;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000a82110, 0, 4;
    %pushi/vec4 9, 0, 64;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000a82110, 0, 4;
    %pushi/vec4 10, 0, 64;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000a82110, 0, 4;
    %pushi/vec4 11, 0, 64;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000a82110, 0, 4;
    %pushi/vec4 12, 0, 64;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000a82110, 0, 4;
    %pushi/vec4 13, 0, 64;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000a82110, 0, 4;
    %pushi/vec4 14, 0, 64;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000a82110, 0, 4;
    %pushi/vec4 15, 0, 64;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000a82110, 0, 4;
    %pushi/vec4 16, 0, 64;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000a82110, 0, 4;
    %pushi/vec4 17, 0, 64;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000a82110, 0, 4;
    %pushi/vec4 18, 0, 64;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000a82110, 0, 4;
    %pushi/vec4 19, 0, 64;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000a82110, 0, 4;
    %pushi/vec4 20, 0, 64;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000a82110, 0, 4;
    %pushi/vec4 21, 0, 64;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000a82110, 0, 4;
    %pushi/vec4 22, 0, 64;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000a82110, 0, 4;
    %pushi/vec4 23, 0, 64;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000a82110, 0, 4;
    %pushi/vec4 24, 0, 64;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000a82110, 0, 4;
    %pushi/vec4 25, 0, 64;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000a82110, 0, 4;
    %pushi/vec4 26, 0, 64;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000a82110, 0, 4;
    %pushi/vec4 27, 0, 64;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000a82110, 0, 4;
    %pushi/vec4 28, 0, 64;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000a82110, 0, 4;
    %pushi/vec4 29, 0, 64;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000a82110, 0, 4;
    %pushi/vec4 30, 0, 64;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000a82110, 0, 4;
    %pushi/vec4 31, 0, 64;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000a82110, 0, 4;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0000000000a815d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0000000000a82250_0;
    %ix/getv 3, v0000000000a829d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000a82110, 0, 4;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0000000000a82070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %ix/getv 4, v0000000000a829d0_0;
    %load/vec4a v0000000000a82110, 4;
    %assign/vec4 v0000000000a821b0_0, 0;
T_14.4 ;
T_14.3 ;
T_14.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000a82890_0, 0, 32;
T_14.6 ;
    %load/vec4 v0000000000a82890_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_14.7, 5;
    %vpi_call 8 63 "$display", "Memory[%0d] = %0b", v0000000000a82890_0, &A<v0000000000a82110, v0000000000a82890_0 > {0 0 0};
    %load/vec4 v0000000000a82890_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0000000000a82890_0, 0, 32;
    %store/vec4 v0000000000a82890_0, 0, 32;
    %jmp T_14.6;
T_14.7 ;
    %vpi_call 8 65 "$display", "\012" {0 0 0};
    %jmp T_14;
    .thread T_14;
    .scope S_0000000000a2adb0;
T_15 ;
    %wait E_0000000000a6e720;
    %load/vec4 v0000000000a82e30_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_15.0, 4;
    %load/vec4 v0000000000a82c50_0;
    %parti/s 1, 31, 6;
    %replicate 52;
    %load/vec4 v0000000000a824d0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000a827f0_0, 0, 64;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0000000000a82e30_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_15.2, 4;
    %load/vec4 v0000000000a82c50_0;
    %parti/s 1, 31, 6;
    %replicate 52;
    %load/vec4 v0000000000a81990_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000a827f0_0, 0, 64;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v0000000000a82c50_0;
    %parti/s 1, 31, 6;
    %replicate 52;
    %load/vec4 v0000000000a82750_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000a827f0_0, 0, 64;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0000000000a4ece0;
T_16 ;
    %wait E_0000000000a6e4e0;
    %load/vec4 v0000000000a81710_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %jmp T_16.4;
T_16.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000a81e90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000a81170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000a82cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000a82d90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000a82570_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000a812b0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000000000a81fd0_0, 0, 2;
    %jmp T_16.4;
T_16.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000a81e90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000a81170_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000a82cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000a82d90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000a82570_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000a812b0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000000a81fd0_0, 0, 2;
    %jmp T_16.4;
T_16.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000a81e90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000a81170_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000000000a82cf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000a82d90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000a82570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000a812b0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000000a81fd0_0, 0, 2;
    %jmp T_16.4;
T_16.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000a81e90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000a81170_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000000000a82cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000a82d90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000a82570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000a812b0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000000000a81fd0_0, 0, 2;
    %jmp T_16.4;
T_16.4 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0000000000a5c0d0;
T_17 ;
    %wait E_0000000000a6dc60;
    %load/vec4 v0000000000a813f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_17.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_17.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %jmp T_17.3;
T_17.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000000000a81670_0, 0, 4;
    %jmp T_17.3;
T_17.1 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000000000a81670_0, 0, 4;
    %jmp T_17.3;
T_17.2 ;
    %load/vec4 v0000000000a81850_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_17.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_17.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_17.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_17.7, 6;
    %jmp T_17.8;
T_17.4 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000000000a81670_0, 0, 4;
    %jmp T_17.8;
T_17.5 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000000000a81670_0, 0, 4;
    %jmp T_17.8;
T_17.6 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000000000a81670_0, 0, 4;
    %jmp T_17.8;
T_17.7 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000000000a81670_0, 0, 4;
    %jmp T_17.8;
T_17.8 ;
    %pop/vec4 1;
    %jmp T_17.3;
T_17.3 ;
    %pop/vec4 1;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0000000000a5bdb0;
T_18 ;
    %wait E_0000000000a6aaa0;
    %load/vec4 v0000000000a81c10_0;
    %load/vec4 v0000000000a81350_0;
    %add;
    %store/vec4 v0000000000a82610_0, 0, 64;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0000000000a5bf40;
T_19 ;
    %wait E_0000000000a6ac20;
    %load/vec4 v0000000000a817b0_0;
    %load/vec4 v0000000000a810d0_0;
    %add;
    %store/vec4 v0000000000a81d50_0, 0, 64;
    %jmp T_19;
    .thread T_19, $push;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "riscv.v";
    "./adder.v";
    "./ALU_Control.v";
    "./ALU.v";
    "./branch.v";
    "./Control.v";
    "./Data_Memory.v";
    "./Imm_Gen.v";
    "./Instruction_Memory.v";
    "./PC.v";
    "./registers.v";
    "./mux.v";
