<!DOCTYPE html>
<html>
<head>
  <meta charset="utf-8">
  

  
  <title>Hexo</title>
  <meta name="viewport" content="width=device-width, initial-scale=1, maximum-scale=1">
  <meta property="og:type" content="website">
<meta property="og:title" content="Hexo">
<meta property="og:url" content="http://yoursite.com/index.html">
<meta property="og:site_name" content="Hexo">
<meta property="og:locale" content="en_US">
<meta property="article:author" content="John Doe">
<meta name="twitter:card" content="summary">
  
    <link rel="alternate" href="/atom.xml" title="Hexo" type="application/atom+xml">
  
  
    <link rel="icon" href="/favicon.png">
  
  
    <link href="//fonts.googleapis.com/css?family=Source+Code+Pro" rel="stylesheet" type="text/css">
  
  
<link rel="stylesheet" href="/css/style.css">

<meta name="generator" content="Hexo 4.2.1"></head>

<body>
  <div id="container">
    <div id="wrap">
      <header id="header">
  <div id="banner"></div>
  <div id="header-outer" class="outer">
    <div id="header-title" class="inner">
      <h1 id="logo-wrap">
        <a href="/" id="logo">Hexo</a>
      </h1>
      
    </div>
    <div id="header-inner" class="inner">
      <nav id="main-nav">
        <a id="main-nav-toggle" class="nav-icon"></a>
        
          <a class="main-nav-link" href="/">Home</a>
        
          <a class="main-nav-link" href="/archives">Archives</a>
        
      </nav>
      <nav id="sub-nav">
        
          <a id="nav-rss-link" class="nav-icon" href="/atom.xml" title="RSS Feed"></a>
        
        <a id="nav-search-btn" class="nav-icon" title="Search"></a>
      </nav>
      <div id="search-form-wrap">
        <form action="//google.com/search" method="get" accept-charset="UTF-8" class="search-form"><input type="search" name="q" class="search-form-input" placeholder="Search"><button type="submit" class="search-form-submit">&#xF002;</button><input type="hidden" name="sitesearch" value="http://yoursite.com"></form>
      </div>
    </div>
  </div>
</header>
      <div class="outer">
        <section id="main">
  
    <article id="post-欢迎" class="article article-type-post" itemscope itemprop="blogPost">
  <div class="article-meta">
    <a href="/2020/06/26/%E6%AC%A2%E8%BF%8E/" class="article-date">
  <time datetime="2020-06-26T12:31:58.526Z" itemprop="datePublished">2020-06-26</time>
</a>
    
  </div>
  <div class="article-inner">
    
    
      <header class="article-header">
        
  
    <h1 itemprop="name">
      <a class="article-title" href="/2020/06/26/%E6%AC%A2%E8%BF%8E/">欢迎</a>
    </h1>
  

      </header>
    
    <div class="article-entry" itemprop="articleBody">
      
        <h1 id="很明显这里是CZD的网站"><a href="#很明显这里是CZD的网站" class="headerlink" title="很明显这里是CZD的网站"></a>很明显这里是CZD的网站</h1><p><del>十分的nice</del></p>
<p><em>终于搞好了</em></p>
<p><strong>目前就是一个可以使用基本操作的blog网站了</strong></p>
<p>==还是十分的高兴==</p>

      
    </div>
    <footer class="article-footer">
      <a data-url="http://yoursite.com/2020/06/26/%E6%AC%A2%E8%BF%8E/" data-id="ckbw76ooh0000yk91gglx0ft3" class="article-share-link">Share</a>
      
      
    </footer>
  </div>
  
</article>


  
    <article id="post-硬件描述语言" class="article article-type-post" itemscope itemprop="blogPost">
  <div class="article-meta">
    <a href="/2020/06/26/%E7%A1%AC%E4%BB%B6%E6%8F%8F%E8%BF%B0%E8%AF%AD%E8%A8%80/" class="article-date">
  <time datetime="2020-06-26T12:18:01.666Z" itemprop="datePublished">2020-06-26</time>
</a>
    
  </div>
  <div class="article-inner">
    
    
      <header class="article-header">
        
  
    <h1 itemprop="name">
      <a class="article-title" href="/2020/06/26/%E7%A1%AC%E4%BB%B6%E6%8F%8F%E8%BF%B0%E8%AF%AD%E8%A8%80/">硬件描述语言</a>
    </h1>
  

      </header>
    
    <div class="article-entry" itemprop="articleBody">
      
        <p>[TOC]</p>
<p><em>硬件描述语言HDL</em></p>
<ol>
<li>VHDL</li>
<li>VERILOG HDL</li>
</ol>
<p><strong>常见的两种IEEE标准</strong></p>
<blockquote>
<p>逻辑仿真与逻辑综合<br>可综合语句</p>
</blockquote>
<hr>
<h1 id="verilog语言基础"><a href="#verilog语言基础" class="headerlink" title="verilog语言基础"></a>verilog语言基础</h1><hr>
<h2 id="程序的基本结构"><a href="#程序的基本结构" class="headerlink" title="程序的基本结构"></a>程序的基本结构</h2><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> 模块名 （端口名<span class="number">1</span>，端口名<span class="number">2</span>，端口名<span class="number">3</span>，····）;</span><br><span class="line">    端口类型说明（<span class="keyword">input</span>, <span class="keyword">output</span>, <span class="keyword">inout</span>）;</span><br><span class="line">    参数定义（可选）；</span><br><span class="line">    数据类型定义（<span class="keyword">wire</span>, <span class="keyword">reg</span>等）；</span><br><span class="line">    <span class="comment">//模块说明部分</span></span><br><span class="line">    - - - - - - </span><br><span class="line">    实例化低层模块和基本门级元件；<span class="comment">//结构级描述</span></span><br><span class="line">    连续赋值语句（<span class="keyword">assign</span>）;<span class="comment">//数据流描述</span></span><br><span class="line">    过程块结构（<span class="keyword">initial</span>和<span class="keyword">always</span>）行为描述语句<span class="comment">//行为级描述</span></span><br><span class="line"><span class="comment">//逻辑功能描述部分</span></span><br><span class="line">- - - - - - - </span><br><span class="line"></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<p>在一个模块中可以使用混杂的描述语句</p>
<ul>
<li><p>注意出来最后的endmodule语句以外，其他的==所有语句后面==都要有==；==</p>
</li>
<li><p>可以用==/*    */==以及==//== 对程序进行注释</p>
</li>
</ul>
<h3 id="半加器的门级电路描述"><a href="#半加器的门级电路描述" class="headerlink" title="半加器的门级电路描述"></a>半加器的门级电路描述</h3><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> HalfAdder_GL(A, B, Sum, Carry);</span><br><span class="line"><span class="keyword">input</span>  A ，B，；<span class="comment">//输入端口声明</span></span><br><span class="line"><span class="keyword">output</span> Sum，Carry；<span class="comment">//输出端口声明</span></span><br><span class="line"><span class="comment">//端口类型说明</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">wire</span> A , B , Sum ,Carry ；<span class="comment">//数据类型说明</span></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="keyword">xor</span>  X1 (Sum， A， B )；</span><br><span class="line"><span class="keyword">and</span> A1 (Carry, A, B);</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>


<h3 id="半加器的的数据流描述"><a href="#半加器的的数据流描述" class="headerlink" title="半加器的的数据流描述"></a>半加器的的数据流描述</h3><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> HalfAdder_DF (A, B, Sum, Carry);</span><br><span class="line"><span class="keyword">input</span> A, B;</span><br><span class="line"><span class="keyword">output</span> Sum, Carry;</span><br><span class="line"><span class="keyword">wire</span> A, B, Sum,Carry;</span><br><span class="line"><span class="keyword">assign</span> Sum = A ^ B; <span class="comment">//用数据流赋值语句描述逻辑功能</span></span><br><span class="line"><span class="keyword">assign</span> Carry = A &amp; B;</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<h3 id="半加器行为描述"><a href="#半加器行为描述" class="headerlink" title="半加器行为描述"></a>半加器行为描述</h3><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> HalfAdder_BH(A, B, Sum, Carry);</span><br><span class="line">    <span class="keyword">input</span> A, B;</span><br><span class="line">    <span class="keyword">output</span> Sum , Carry;</span><br><span class="line">    <span class="keyword">reg</span> Sum , Carry;<span class="comment">//声明端口数据类型为寄存器</span></span><br><span class="line">    <span class="keyword">always</span> @(A <span class="keyword">or</span> B) <span class="keyword">begin</span></span><br><span class="line">        Sum = A ^ B;  <span class="comment">//用过程赋值语句描述逻辑功能</span></span><br><span class="line">        Carry = A &amp; B;</span><br><span class="line">    <span class="keyword">end</span>  <span class="comment">//begin和end表示过程语句块的起始与结束</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<p><strong>同一电路可以用多种方式描述电路，且功能不变</strong></p>
<hr>
<h2 id="verilog的基本语法规则"><a href="#verilog的基本语法规则" class="headerlink" title="verilog的基本语法规则"></a>verilog的基本语法规则</h2><blockquote>
<ol>
<li>词法规定</li>
<li>逻辑值集合</li>
<li>常量及其表示</li>
<li>数据类型</li>
</ol>
</blockquote>
<h3 id="词法规定"><a href="#词法规定" class="headerlink" title="词法规定"></a>词法规定</h3><blockquote>
<p>间隔符<br>注释符<br>标识符<br>关键词</p>
</blockquote>
<p><strong>间隔符</strong></p>
<blockquote>
<p>空格符 ==\b==<br>TAB键 ==\t==<br>换行符 ==\n==<br>换页符</p>
</blockquote>
<p><strong>注释符</strong><br>多行注释符 /*  */<br>单行注释符//</p>
<p><strong>标识符</strong><br>给对象取名所用的字符串</p>
<ul>
<li><em>由英文字母、数字、$、和_组成</em></li>
<li><em>只能由英文字母或者_开始，不能以数字或者$开头</em></li>
</ul>
<p><strong>关键词</strong><br><em>用来定义语法的结构，通常是小写，==关键词不能作为标识符==</em></p>
<hr>
<h3 id="逻辑值集合"><a href="#逻辑值集合" class="headerlink" title="逻辑值集合"></a>逻辑值集合</h3><ul>
<li>0  <em>逻辑0，逻辑假</em></li>
<li>1 <em>逻辑1，逻辑真</em></li>
<li>x或X <em>不确定的值（未知状态）</em></li>
<li>z或Z <em>高阻态</em></li>
</ul>
<hr>
<h3 id="常量及其表示"><a href="#常量及其表示" class="headerlink" title="常量及其表示"></a>常量及其表示</h3><p>三种常量类型</p>
<blockquote>
<p>整数型常量<br>实数型常量<br>字符串型常量</p>
</blockquote>
<p><strong>整数型常量</strong></p>
<ul>
<li>十进制数形式</li>
<li>带基数形式&lt;+/-&gt;<size>‘<signed><base format><number></li>
<li>最左边是最高有效位，最右边是最低有效位*</li>
</ul>
<p>eg:</p>
<blockquote>
<p>3’b101<br>4’shf<br>5’o37<br>8’he3<br>8’b1001_0011<br>12’h13x</p>
</blockquote>
<p><strong>实数型常量</strong></p>
<ul>
<li>十进制计数法</li>
<li>科学记数法</li>
</ul>
<p>eg:</p>
<blockquote>
<p>5E-4  == 0.0005<br>23_5.1e2 == 23510.0<br>e与E相同</p>
</blockquote>
<p><strong>字符串常量</strong><br>用双撇号括起来，必须==在同一行==中不能分成多行书写。</p>
<p><em>一个字符对应八位的ASCII值，是无符号整数</em></p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br></pre></td><td class="code"><pre><span class="line"></span><br><span class="line"><span class="keyword">reg</span> [<span class="number">1</span>:<span class="number">8</span>*<span class="number">12</span>] message;</span><br><span class="line"><span class="keyword">initial</span></span><br><span class="line">    <span class="keyword">begin</span></span><br><span class="line">        message = <span class="string">"hello world!"</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br></pre></td></tr></table></figure>

<p><em>转义符</em></p>
<blockquote>
<p>\n<br>\t<br>  \<br>\“<br>\ddd  <em>三位八进制数表示ASCII值</em></p>
</blockquote>
<p><strong>符号常量</strong></p>
<p><em>用参数定义语句定义的常量</em><br><code>parameter 参数名1=常量表达式1，参数名2=常量表达式2······</code></p>
<p>eg:<code>parameter BIT=1, BYTE=8, PI=3.14</code></p>
<blockquote>
<p>BIT&amp;BYTE的位宽为0~31<br><code>parameter &lt;name&gt; = &lt;value&gt;;</code><br>位于module内部，常用于指定延迟，变量的位宽，状态机的状态值.</p>
</blockquote>
<figure class="highlight plain"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line">&#96;define&lt;name&gt; &lt;string&gt;</span><br></pre></td></tr></table></figure>
<blockquote>
<p>位于module外部，是全局常量，作用范围从定义开始到整个程序结束。</p>
</blockquote>
<h3 id="数据类型"><a href="#数据类型" class="headerlink" title="数据类型"></a>数据类型</h3><p>变量的数据类型：</p>
<blockquote>
<p>线网类型<br>寄存器类型</p>
</blockquote>
<p><strong>线网类型变量</strong><br>表示硬件电路中元件之间实际存在的物理连线</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line">线网类型 &lt;<span class="keyword">signed</span>&gt;&lt;[msb: lsb]&gt; 变量名<span class="number">1</span>，变量名<span class="number">2</span>, ······，变量名n；</span><br></pre></td></tr></table></figure>

<ul>
<li>常用的类型是==wire==</li>
<li>Signed缺省时，为无符号数</li>
<li>位宽[msb:lsb]缺省时，为1位</li>
</ul>
<p><img src="media/%E6%88%AA%E5%B1%8F%202020-03-17%20%E4%B8%8B%E5%8D%8812.03.55.png" alt=""></p>
<table>
<thead>
<tr>
<th>线网类型</th>
<th>功能说明</th>
</tr>
</thead>
<tbody><tr>
<td>wire, tri</td>
<td>表示元件之间的连线，wire为一般连线；tri描述由多个型号源驱动的线网</td>
</tr>
<tr>
<td>wor, trior</td>
<td>具有线或特性的线网</td>
</tr>
<tr>
<td>wand, triand</td>
<td>具有线与特性的线网</td>
</tr>
<tr>
<td>trireg</td>
<td>具有电荷保持特性的线网类型，用于开关级建模</td>
</tr>
<tr>
<td>tri1</td>
<td>上拉电阻，用于开关级建模</td>
</tr>
<tr>
<td>tri0</td>
<td>下拉电阻，用于开关级建模</td>
</tr>
<tr>
<td>supply1</td>
<td>用于对电源建模，高电平1</td>
</tr>
<tr>
<td>supply0</td>
<td>用于对地建模，低电平0</td>
</tr>
</tbody></table>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br></pre></td><td class="code"><pre><span class="line"></span><br><span class="line"><span class="keyword">wire</span> [<span class="number">7</span>:<span class="number">0</span>] Databus;</span><br><span class="line"><span class="keyword">wand</span> [<span class="number">2</span>:<span class="number">0</span>] Haddr;</span><br><span class="line"><span class="keyword">parameter</span> DATA_W = <span class="number">16</span>;</span><br><span class="line"><span class="keyword">wire</span> <span class="keyword">signed</span> [DATA_W - <span class="number">1</span>:<span class="number">0</span>] PDdata,PRdata;</span><br><span class="line"><span class="keyword">supply0</span> Logic_0,VSS;</span><br><span class="line"><span class="keyword">supply1</span> Logic_1,VCC;</span><br></pre></td></tr></table></figure>

<ul>
<li>线网类型变量的值由驱动元件<del>差不多就是生成这个变量的门</del>的值决定</li>
<li>如果没有驱动元件连接到线网，则线网的缺省值为z</li>
<li>线网trireg,它的默认值为x</li>
<li>避免多重驱动，因为这样逻辑值不能确定*</li>
</ul>
<p><strong>寄存器类型变量</strong></p>
<ul>
<li>表示一个抽象的数据存储单元</li>
<li>只能在initial或always内部中被赋值</li>
<li>值从一条赋值语句保持到下一条赋值语句</li>
</ul>
<table>
<thead>
<tr>
<th>寄存器类型</th>
<th>含义</th>
</tr>
</thead>
<tbody><tr>
<td>reg</td>
<td>寄存器型变量，默认值为x</td>
</tr>
<tr>
<td>integer</td>
<td>32位带符号的整数型变量，默认值为x</td>
</tr>
<tr>
<td>real/realtime</td>
<td>64位带符号的实数型变量，默认值为0</td>
</tr>
<tr>
<td>time</td>
<td>64位无符号的时间变量，默认值为x</td>
</tr>
</tbody></table>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">reg</span> clock;<span class="comment">//一个1位寄存器变量的声明</span></span><br><span class="line"><span class="keyword">reg</span> [<span class="number">3</span>:<span class="number">0</span>] counter;<span class="comment">//一个4位寄存器变量的声明</span></span><br></pre></td></tr></table></figure>

<blockquote>
<p>寄存器变量占用物理内存<br>线网型变量不占用物理内存，有其他变量决定</p>
</blockquote>
<h2 id="描述组合逻辑电路"><a href="#描述组合逻辑电路" class="headerlink" title="描述组合逻辑电路"></a>描述组合逻辑电路</h2><h3 id="组合逻辑电路的行为级建模"><a href="#组合逻辑电路的行为级建模" class="headerlink" title="组合逻辑电路的行为级建模"></a>组合逻辑电路的行为级建模</h3><p><em>一般使用assgin结构和过程赋值语句，条件语句（if - else），多路分支语句（case - endcase）和for循环语句</em></p>
<h4 id="条件语句（if语句）"><a href="#条件语句（if语句）" class="headerlink" title="条件语句（if语句）"></a>条件语句（if语句）</h4><p>有三种形式的if语句</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">/*第一种*/</span></span><br><span class="line">	<span class="keyword">if</span> (condition_expr) true_statement;</span><br><span class="line">	<span class="comment">/*第二种*/</span></span><br><span class="line">	<span class="keyword">if</span> (condition_expr) true_statement;</span><br><span class="line">		<span class="keyword">else</span> fale_statement;</span><br><span class="line">	<span class="comment">/*第三种*/</span></span><br><span class="line">	<span class="keyword">if</span> (condition_expr1) true_statement1;</span><br><span class="line">		<span class="keyword">else</span> <span class="keyword">if</span> (condition_expr2) ture_statement2;</span><br><span class="line">		<span class="keyword">else</span> <span class="keyword">if</span> (condition_expr3) ture_statement3;</span><br><span class="line">		      <span class="comment">//省略掉一些</span></span><br><span class="line">	<span class="keyword">else</span> default_statement;</span><br></pre></td></tr></table></figure>
<ul>
<li>if后面的条件表达式一般为逻辑表达式或者关系表达式</li>
<li>表达式的值如果为==1则按真处理==</li>
<li>如果表达式的值为0、X、Z则按假处理</li>
</ul>
<blockquote>
<p>使用if - else语句对4选1数据选择器的行为进行描述</p>
</blockquote>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> mux4to1_bh(D, S, Y);</span><br><span class="line">	<span class="keyword">inout</span> [<span class="number">3</span>:<span class="number">0</span>] D;<span class="comment">//输入端口</span></span><br><span class="line">	<span class="keyword">input</span> [<span class="number">1</span>:<span class="number">0</span>] S;<span class="comment">//输入端口</span></span><br><span class="line">	<span class="keyword">output</span> <span class="keyword">reg</span> Y;<span class="comment">//输出端口及变量数据类型</span></span><br><span class="line">	<span class="keyword">always</span> @(D, S)<span class="comment">//电路功能描述</span></span><br><span class="line">		<span class="keyword">if</span> (S == <span class="number">2'b00</span>) Y = D[<span class="number">0</span>];</span><br><span class="line">			<span class="keyword">else</span> <span class="keyword">if</span> (S == <span class="number">2'b01</span>) Y = D[<span class="number">1</span>];</span><br><span class="line">			<span class="keyword">else</span> <span class="keyword">if</span> (S == <span class="number">2'b10</span>) Y = D[<span class="number">2</span>];</span><br><span class="line">			<span class="keyword">else</span> Y = D[<span class="number">3</span>];</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<p><strong>因为过程赋值语句只能给寄存器型变量赋值，所以输出变量Y的数据类型定义为reg</strong></p>
<h4 id="多路分支语句（case语句）"><a href="#多路分支语句（case语句）" class="headerlink" title="多路分支语句（case语句）"></a>多路分支语句（case语句）</h4><p>一般形式</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">case</span> (case_expr)</span><br><span class="line">	item_expr1:statement1;</span><br><span class="line">	item_expr2:statement2;</span><br><span class="line">	<span class="comment">//依旧是省略号</span></span><br><span class="line">	<span class="keyword">default</span>: default_statement;<span class="comment">//其实default语句可以省略</span></span><br><span class="line"><span class="keyword">endcase</span></span><br></pre></td></tr></table></figure>

<p><strong>当分支项中的语句是多条语句的时候，必须要在最前面写上关键词begin、在最后写上end，使之成为顺序语句块</strong><br><strong>关键词casex和czsez表示含有无关项X和高组态Z的情况</strong></p>
<blockquote>
<p>对具有使能端En的4选1数据选择器的行为进行verilog描述。当En=0时，数据选择器工作，En=1时，禁止工作，输出为0.</p>
</blockquote>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> mux4to1_bh (D, S, Y);</span><br><span class="line">	<span class="keyword">input</span> [<span class="number">3</span>:<span class="number">0</span>] D , [<span class="number">1</span>:<span class="number">0</span>] S;</span><br><span class="line">	<span class="keyword">output</span> <span class="keyword">reg</span> Y;</span><br><span class="line">	<span class="keyword">always</span> @(D, S, En)</span><br><span class="line">		<span class="keyword">begin</span></span><br><span class="line">			<span class="keyword">if</span> (En == <span class="number">1</span>) Y = <span class="number">0</span>;<span class="comment">//En=1时，输出为0</span></span><br><span class="line">			<span class="keyword">else</span><span class="comment">//En=0时，选择器工作</span></span><br><span class="line">				<span class="keyword">case</span>(S)</span><br><span class="line">					<span class="number">2'd0</span>: Y = D[<span class="number">0</span>];</span><br><span class="line">					<span class="number">2'd1</span>: Y = D[<span class="number">1</span>];</span><br><span class="line">					<span class="number">2'd2</span>: Y = D[<span class="number">2</span>];</span><br><span class="line">					<span class="number">2'd3</span>: Y = D[<span class="number">3</span>];</span><br><span class="line">				<span class="keyword">endcase</span></span><br><span class="line">		<span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<h4 id="for循环语句"><a href="#for循环语句" class="headerlink" title="for循环语句"></a>for循环语句</h4><p>一般形式</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">for</span> (initial_assignment; condition; step_assignment) statement;</span><br></pre></td></tr></table></figure>
<p><del>所以这个不就是C语言中的for语句吗</del></p>
<blockquote>
<p>使用verilog语言来描述具有高电平使能的3-8译码器</p>
</blockquote>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> ecoder3to8_bh(A, En, Y);</span><br><span class="line">	<span class="keyword">input</span> [<span class="number">2</span>:<span class="number">0</span>] A, En;</span><br><span class="line">	<span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">7</span>:<span class="number">0</span>] Y;</span><br><span class="line">	<span class="keyword">integer</span> k;<span class="comment">//声明一个整型变量k</span></span><br><span class="line">	<span class="keyword">always</span> @(A, En)</span><br><span class="line">		<span class="keyword">begin</span></span><br><span class="line">			Y = <span class="number">8'b1111_1111</span>;<span class="comment">//设译码器输出的默认</span></span><br><span class="line">			<span class="keyword">for</span> (k =<span class="number">0</span>; k &lt;= <span class="number">7</span>; k = k+<span class="number">1</span>)</span><br><span class="line">				<span class="keyword">if</span> ((En == <span class="number">1</span>) &amp;&amp; (A == K))</span><br><span class="line">					Y[k] = <span class="number">0</span>;<span class="comment">//当En=1时，根据A进行译码</span></span><br><span class="line">				<span class="keyword">else</span></span><br><span class="line">					Y[k] =<span class="number">1</span>;<span class="comment">//处理使能无效或输入无效的情况</span></span><br><span class="line">		<span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<h3 id="分模块、分层次的电路设计"><a href="#分模块、分层次的电路设计" class="headerlink" title="分模块、分层次的电路设计"></a>分模块、分层次的电路设计</h3><p><em>在电路设计中将两个或者多个模块组合起来描述电路逻辑功能的设计方法</em></p>
<p>设计方法</p>
<ul>
<li>自顶而下</li>
<li>自底而上</li>
</ul>

      
    </div>
    <footer class="article-footer">
      <a data-url="http://yoursite.com/2020/06/26/%E7%A1%AC%E4%BB%B6%E6%8F%8F%E8%BF%B0%E8%AF%AD%E8%A8%80/" data-id="ckbw6mn3900018s9105mzacrz" class="article-share-link">Share</a>
      
      
    </footer>
  </div>
  
</article>


  
    <article id="post-article-title" class="article article-type-post" itemscope itemprop="blogPost">
  <div class="article-meta">
    <a href="/2020/06/26/article-title/" class="article-date">
  <time datetime="2020-06-26T12:15:25.000Z" itemprop="datePublished">2020-06-26</time>
</a>
    
  </div>
  <div class="article-inner">
    
    
      <header class="article-header">
        
  
    <h1 itemprop="name">
      <a class="article-title" href="/2020/06/26/article-title/">hello friend</a>
    </h1>
  

      </header>
    
    <div class="article-entry" itemprop="articleBody">
      
        
      
    </div>
    <footer class="article-footer">
      <a data-url="http://yoursite.com/2020/06/26/article-title/" data-id="ckbw6mn3200008s91ce8b3w8i" class="article-share-link">Share</a>
      
      
    </footer>
  </div>
  
</article>


  
    <article id="post-hello-world" class="article article-type-post" itemscope itemprop="blogPost">
  <div class="article-meta">
    <a href="/2020/06/26/hello-world/" class="article-date">
  <time datetime="2020-06-26T09:50:42.371Z" itemprop="datePublished">2020-06-26</time>
</a>
    
  </div>
  <div class="article-inner">
    
    
      <header class="article-header">
        
  
    <h1 itemprop="name">
      <a class="article-title" href="/2020/06/26/hello-world/">Hello World</a>
    </h1>
  

      </header>
    
    <div class="article-entry" itemprop="articleBody">
      
        <p>Welcome to <a href="https://hexo.io/" target="_blank" rel="noopener">Hexo</a>! This is your very first post. Check <a href="https://hexo.io/docs/" target="_blank" rel="noopener">documentation</a> for more info. If you get any problems when using Hexo, you can find the answer in <a href="https://hexo.io/docs/troubleshooting.html" target="_blank" rel="noopener">troubleshooting</a> or you can ask me on <a href="https://github.com/hexojs/hexo/issues" target="_blank" rel="noopener">GitHub</a>.</p>
<h2 id="Quick-Start"><a href="#Quick-Start" class="headerlink" title="Quick Start"></a>Quick Start</h2><h3 id="Create-a-new-post"><a href="#Create-a-new-post" class="headerlink" title="Create a new post"></a>Create a new post</h3><figure class="highlight bash"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line">$ hexo new <span class="string">"My New Post"</span></span><br></pre></td></tr></table></figure>

<p>More info: <a href="https://hexo.io/docs/writing.html" target="_blank" rel="noopener">Writing</a></p>
<h3 id="Run-server"><a href="#Run-server" class="headerlink" title="Run server"></a>Run server</h3><figure class="highlight bash"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line">$ hexo server</span><br></pre></td></tr></table></figure>

<p>More info: <a href="https://hexo.io/docs/server.html" target="_blank" rel="noopener">Server</a></p>
<h3 id="Generate-static-files"><a href="#Generate-static-files" class="headerlink" title="Generate static files"></a>Generate static files</h3><figure class="highlight bash"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line">$ hexo generate</span><br></pre></td></tr></table></figure>

<p>More info: <a href="https://hexo.io/docs/generating.html" target="_blank" rel="noopener">Generating</a></p>
<h3 id="Deploy-to-remote-sites"><a href="#Deploy-to-remote-sites" class="headerlink" title="Deploy to remote sites"></a>Deploy to remote sites</h3><figure class="highlight bash"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line">$ hexo deploy</span><br></pre></td></tr></table></figure>

<p>More info: <a href="https://hexo.io/docs/one-command-deployment.html" target="_blank" rel="noopener">Deployment</a></p>

      
    </div>
    <footer class="article-footer">
      <a data-url="http://yoursite.com/2020/06/26/hello-world/" data-id="ckbw6e1tm0000s891hcjpc3ej" class="article-share-link">Share</a>
      
      
    </footer>
  </div>
  
</article>


  


</section>
        
          <aside id="sidebar">
  
    

  
    

  
    
  
    
  <div class="widget-wrap">
    <h3 class="widget-title">Archives</h3>
    <div class="widget">
      <ul class="archive-list"><li class="archive-list-item"><a class="archive-list-link" href="/archives/2020/06/">June 2020</a></li></ul>
    </div>
  </div>


  
    
  <div class="widget-wrap">
    <h3 class="widget-title">Recent Posts</h3>
    <div class="widget">
      <ul>
        
          <li>
            <a href="/2020/06/26/%E6%AC%A2%E8%BF%8E/">欢迎</a>
          </li>
        
          <li>
            <a href="/2020/06/26/%E7%A1%AC%E4%BB%B6%E6%8F%8F%E8%BF%B0%E8%AF%AD%E8%A8%80/">硬件描述语言</a>
          </li>
        
          <li>
            <a href="/2020/06/26/article-title/">hello friend</a>
          </li>
        
          <li>
            <a href="/2020/06/26/hello-world/">Hello World</a>
          </li>
        
      </ul>
    </div>
  </div>

  
</aside>
        
      </div>
      <footer id="footer">
  
  <div class="outer">
    <div id="footer-info" class="inner">
      &copy; 2020 John Doe<br>
      Powered by <a href="http://hexo.io/" target="_blank">Hexo</a>
    </div>
  </div>
</footer>
    </div>
    <nav id="mobile-nav">
  
    <a href="/" class="mobile-nav-link">Home</a>
  
    <a href="/archives" class="mobile-nav-link">Archives</a>
  
</nav>
    

<script src="//ajax.googleapis.com/ajax/libs/jquery/2.0.3/jquery.min.js"></script>


  
<link rel="stylesheet" href="/fancybox/jquery.fancybox.css">

  
<script src="/fancybox/jquery.fancybox.pack.js"></script>




<script src="/js/script.js"></script>




  </div>
</body>
</html>