#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Mon Sep 29 11:14:35 2025
# Process ID         : 14236
# Current directory  : /mnt/de61cc03-ca5c-4d86-98c7-744c0a68fa55/CAS_Mikroelektronik_Digital/Projekte/Hilbert_242/Hilbert_242.runs/Hilbert_242_main_0_0_synth_1
# Command line       : vivado -log Hilbert_242_main_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Hilbert_242_main_0_0.tcl
# Log file           : /mnt/de61cc03-ca5c-4d86-98c7-744c0a68fa55/CAS_Mikroelektronik_Digital/Projekte/Hilbert_242/Hilbert_242.runs/Hilbert_242_main_0_0_synth_1/Hilbert_242_main_0_0.vds
# Journal file       : /mnt/de61cc03-ca5c-4d86-98c7-744c0a68fa55/CAS_Mikroelektronik_Digital/Projekte/Hilbert_242/Hilbert_242.runs/Hilbert_242_main_0_0_synth_1/vivado.jou
# Running On         : mike-NH5xAx
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.2 LTS
# Processor Detail   : AMD Ryzen 9 3900X 12-Core Processor
# CPU Frequency      : 4267.041 MHz
# CPU Physical cores : 12
# CPU Logical cores  : 24
# Host memory        : 16650 MB
# Swap memory        : 18924 MB
# Total Virtual      : 35575 MB
# Available Virtual  : 31250 MB
#-----------------------------------------------------------
source Hilbert_242_main_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/mike/SoftwareAndApps/Xilinx2024_2/Vivado/2024.2/data/ip'.
Command: synth_design -top Hilbert_242_main_0_0 -part xc7z010clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 14302
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1916.559 ; gain = 420.828 ; free physical = 6763 ; free virtual = 28763
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Hilbert_242_main_0_0' [/mnt/de61cc03-ca5c-4d86-98c7-744c0a68fa55/CAS_Mikroelektronik_Digital/Projekte/Hilbert_242/Hilbert_242.gen/sources_1/bd/Hilbert_242/ip/Hilbert_242_main_0_0/synth/Hilbert_242_main_0_0.vhd:76]
INFO: [Synth 8-3491] module 'main' declared at '/mnt/de61cc03-ca5c-4d86-98c7-744c0a68fa55/CAS_Mikroelektronik_Digital/Projekte/Hilbert_242/Hilbert_242.srcs/sources_1/new/main.vhd:7' bound to instance 'U0' of component 'main' [/mnt/de61cc03-ca5c-4d86-98c7-744c0a68fa55/CAS_Mikroelektronik_Digital/Projekte/Hilbert_242/Hilbert_242.gen/sources_1/bd/Hilbert_242/ip/Hilbert_242_main_0_0/synth/Hilbert_242_main_0_0.vhd:113]
INFO: [Synth 8-638] synthesizing module 'main' [/mnt/de61cc03-ca5c-4d86-98c7-744c0a68fa55/CAS_Mikroelektronik_Digital/Projekte/Hilbert_242/Hilbert_242.srcs/sources_1/new/main.vhd:28]
INFO: [Synth 8-3491] module 'xadc_wiz_0' declared at '/mnt/de61cc03-ca5c-4d86-98c7-744c0a68fa55/CAS_Mikroelektronik_Digital/Projekte/Hilbert_242/Hilbert_242.runs/Hilbert_242_main_0_0_synth_1/.Xil/Vivado-14236-mike-NH5xAx/realtime/xadc_wiz_0_stub.vhdl:6' bound to instance 'your_xadc_wiz_0' of component 'xadc_wiz_0' [/mnt/de61cc03-ca5c-4d86-98c7-744c0a68fa55/CAS_Mikroelektronik_Digital/Projekte/Hilbert_242/Hilbert_242.srcs/sources_1/new/main.vhd:161]
INFO: [Synth 8-638] synthesizing module 'xadc_wiz_0' [/mnt/de61cc03-ca5c-4d86-98c7-744c0a68fa55/CAS_Mikroelektronik_Digital/Projekte/Hilbert_242/Hilbert_242.runs/Hilbert_242_main_0_0_synth_1/.Xil/Vivado-14236-mike-NH5xAx/realtime/xadc_wiz_0_stub.vhdl:35]
INFO: [Synth 8-3491] module 'DA2Component' declared at '/mnt/de61cc03-ca5c-4d86-98c7-744c0a68fa55/CAS_Mikroelektronik_Digital/Projekte/Hilbert_242/Hilbert_242.srcs/sources_1/new/pmod_da2.vhd:21' bound to instance 'your_DA2Component' of component 'DA2Component' [/mnt/de61cc03-ca5c-4d86-98c7-744c0a68fa55/CAS_Mikroelektronik_Digital/Projekte/Hilbert_242/Hilbert_242.srcs/sources_1/new/main.vhd:186]
INFO: [Synth 8-638] synthesizing module 'DA2Component' [/mnt/de61cc03-ca5c-4d86-98c7-744c0a68fa55/CAS_Mikroelektronik_Digital/Projekte/Hilbert_242/Hilbert_242.srcs/sources_1/new/pmod_da2.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'DA2Component' (0#1) [/mnt/de61cc03-ca5c-4d86-98c7-744c0a68fa55/CAS_Mikroelektronik_Digital/Projekte/Hilbert_242/Hilbert_242.srcs/sources_1/new/pmod_da2.vhd:41]
INFO: [Synth 8-3491] module 'fir_compiler_0' declared at '/mnt/de61cc03-ca5c-4d86-98c7-744c0a68fa55/CAS_Mikroelektronik_Digital/Projekte/Hilbert_242/Hilbert_242.runs/Hilbert_242_main_0_0_synth_1/.Xil/Vivado-14236-mike-NH5xAx/realtime/fir_compiler_0_stub.vhdl:6' bound to instance 'your_fir_filter1' of component 'fir_compiler_0' [/mnt/de61cc03-ca5c-4d86-98c7-744c0a68fa55/CAS_Mikroelektronik_Digital/Projekte/Hilbert_242/Hilbert_242.srcs/sources_1/new/main.vhd:200]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_0' [/mnt/de61cc03-ca5c-4d86-98c7-744c0a68fa55/CAS_Mikroelektronik_Digital/Projekte/Hilbert_242/Hilbert_242.runs/Hilbert_242_main_0_0_synth_1/.Xil/Vivado-14236-mike-NH5xAx/realtime/fir_compiler_0_stub.vhdl:24]
INFO: [Synth 8-3491] module 'fir_compiler_1' declared at '/mnt/de61cc03-ca5c-4d86-98c7-744c0a68fa55/CAS_Mikroelektronik_Digital/Projekte/Hilbert_242/Hilbert_242.runs/Hilbert_242_main_0_0_synth_1/.Xil/Vivado-14236-mike-NH5xAx/realtime/fir_compiler_1_stub.vhdl:6' bound to instance 'your_fir_filter2' of component 'fir_compiler_1' [/mnt/de61cc03-ca5c-4d86-98c7-744c0a68fa55/CAS_Mikroelektronik_Digital/Projekte/Hilbert_242/Hilbert_242.srcs/sources_1/new/main.vhd:210]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_1' [/mnt/de61cc03-ca5c-4d86-98c7-744c0a68fa55/CAS_Mikroelektronik_Digital/Projekte/Hilbert_242/Hilbert_242.runs/Hilbert_242_main_0_0_synth_1/.Xil/Vivado-14236-mike-NH5xAx/realtime/fir_compiler_1_stub.vhdl:24]
INFO: [Synth 8-3491] module 'UART_TX' declared at '/mnt/de61cc03-ca5c-4d86-98c7-744c0a68fa55/CAS_Mikroelektronik_Digital/Projekte/Hilbert_242/Hilbert_242.srcs/sources_1/new/UART.vhd:18' bound to instance 'your_uart_tx' of component 'UART_TX' [/mnt/de61cc03-ca5c-4d86-98c7-744c0a68fa55/CAS_Mikroelektronik_Digital/Projekte/Hilbert_242/Hilbert_242.srcs/sources_1/new/main.vhd:220]
INFO: [Synth 8-638] synthesizing module 'UART_TX' [/mnt/de61cc03-ca5c-4d86-98c7-744c0a68fa55/CAS_Mikroelektronik_Digital/Projekte/Hilbert_242/Hilbert_242.srcs/sources_1/new/UART.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'UART_TX' (0#1) [/mnt/de61cc03-ca5c-4d86-98c7-744c0a68fa55/CAS_Mikroelektronik_Digital/Projekte/Hilbert_242/Hilbert_242.srcs/sources_1/new/UART.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'main' (0#1) [/mnt/de61cc03-ca5c-4d86-98c7-744c0a68fa55/CAS_Mikroelektronik_Digital/Projekte/Hilbert_242/Hilbert_242.srcs/sources_1/new/main.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'Hilbert_242_main_0_0' (0#1) [/mnt/de61cc03-ca5c-4d86-98c7-744c0a68fa55/CAS_Mikroelektronik_Digital/Projekte/Hilbert_242/Hilbert_242.gen/sources_1/bd/Hilbert_242/ip/Hilbert_242_main_0_0/synth/Hilbert_242_main_0_0.vhd:76]
WARNING: [Synth 8-7129] Port Out_D[7] in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port Out_D[6] in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port Out_D[5] in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port Out_D[4] in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port Out_E[7] in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port Out_E[6] in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port Out_E[5] in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port Out_E[4] in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port Out_E[3] in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port Out_E[2] in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port Out_E[1] in module main is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1995.496 ; gain = 499.766 ; free physical = 6652 ; free virtual = 28655
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2013.309 ; gain = 517.578 ; free physical = 6652 ; free virtual = 28655
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2013.309 ; gain = 517.578 ; free physical = 6652 ; free virtual = 28655
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2013.309 ; gain = 0.000 ; free physical = 6652 ; free virtual = 28655
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/mnt/de61cc03-ca5c-4d86-98c7-744c0a68fa55/CAS_Mikroelektronik_Digital/Projekte/Hilbert_242/Hilbert_242.gen/sources_1/ip/fir_compiler_1/fir_compiler_1/fir_compiler_1_in_context.xdc] for cell 'U0/your_fir_filter2'
Finished Parsing XDC File [/mnt/de61cc03-ca5c-4d86-98c7-744c0a68fa55/CAS_Mikroelektronik_Digital/Projekte/Hilbert_242/Hilbert_242.gen/sources_1/ip/fir_compiler_1/fir_compiler_1/fir_compiler_1_in_context.xdc] for cell 'U0/your_fir_filter2'
Parsing XDC File [/mnt/de61cc03-ca5c-4d86-98c7-744c0a68fa55/CAS_Mikroelektronik_Digital/Projekte/Hilbert_242/Hilbert_242.gen/sources_1/ip/fir_compiler_0/fir_compiler_0/fir_compiler_0_in_context.xdc] for cell 'U0/your_fir_filter1'
Finished Parsing XDC File [/mnt/de61cc03-ca5c-4d86-98c7-744c0a68fa55/CAS_Mikroelektronik_Digital/Projekte/Hilbert_242/Hilbert_242.gen/sources_1/ip/fir_compiler_0/fir_compiler_0/fir_compiler_0_in_context.xdc] for cell 'U0/your_fir_filter1'
Parsing XDC File [/mnt/de61cc03-ca5c-4d86-98c7-744c0a68fa55/CAS_Mikroelektronik_Digital/Projekte/Hilbert_242/Hilbert_242.gen/sources_1/ip/xadc_wiz_0/xadc_wiz_0/xadc_wiz_0_in_context.xdc] for cell 'U0/your_xadc_wiz_0'
Finished Parsing XDC File [/mnt/de61cc03-ca5c-4d86-98c7-744c0a68fa55/CAS_Mikroelektronik_Digital/Projekte/Hilbert_242/Hilbert_242.gen/sources_1/ip/xadc_wiz_0/xadc_wiz_0/xadc_wiz_0_in_context.xdc] for cell 'U0/your_xadc_wiz_0'
Parsing XDC File [/mnt/de61cc03-ca5c-4d86-98c7-744c0a68fa55/CAS_Mikroelektronik_Digital/Projekte/Hilbert_242/Hilbert_242.gen/sources_1/bd/Hilbert_242/ip/Hilbert_242_main_0_0/Hilbert_242_main_0_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/mnt/de61cc03-ca5c-4d86-98c7-744c0a68fa55/CAS_Mikroelektronik_Digital/Projekte/Hilbert_242/Hilbert_242.gen/sources_1/bd/Hilbert_242/ip/Hilbert_242_main_0_0/Hilbert_242_main_0_0_ooc.xdc] for cell 'U0'
Parsing XDC File [/mnt/de61cc03-ca5c-4d86-98c7-744c0a68fa55/CAS_Mikroelektronik_Digital/Projekte/Hilbert_242/Hilbert_242.runs/Hilbert_242_main_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/mnt/de61cc03-ca5c-4d86-98c7-744c0a68fa55/CAS_Mikroelektronik_Digital/Projekte/Hilbert_242/Hilbert_242.runs/Hilbert_242_main_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2132.047 ; gain = 0.000 ; free physical = 6634 ; free virtual = 28651
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2132.047 ; gain = 0.000 ; free physical = 6634 ; free virtual = 28651
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2132.047 ; gain = 636.316 ; free physical = 6652 ; free virtual = 28669
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2140.051 ; gain = 644.320 ; free physical = 6652 ; free virtual = 28669
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  /mnt/de61cc03-ca5c-4d86-98c7-744c0a68fa55/CAS_Mikroelektronik_Digital/Projekte/Hilbert_242/Hilbert_242.runs/Hilbert_242_main_0_0_synth_1/dont_touch.xdc, line 18).
Applied set_property KEEP_HIERARCHY = SOFT for U0/your_fir_filter2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/your_fir_filter1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/your_xadc_wiz_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2140.051 ; gain = 644.320 ; free physical = 6652 ; free virtual = 28669
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'DA2Component'
INFO: [Synth 8-802] inferred FSM for state register 'r_SM_Main_reg' in module 'UART_TX'
INFO: [Synth 8-802] inferred FSM for state register 'stateUart_reg' in module 'main'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'main'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0001 |                               00
                shiftout |                             0010 |                               01
                syncdata |                             0100 |                               10
                  iSTATE |                             1000 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'DA2Component'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  s_idle |                              000 |                              000
          s_tx_start_bit |                              001 |                              001
          s_tx_data_bits |                              010 |                              010
           s_tx_stop_bit |                              011 |                              011
               s_cleanup |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_SM_Main_reg' using encoding 'sequential' in module 'UART_TX'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                   read1 |                               01 |                               01
                   tempo |                               10 |                               11
                   read2 |                               11 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'main'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0001 |                              000
               firstbyte |                             0010 |                              001
                    load |                             0100 |                              010
              secondbyte |                             1000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'stateUart_reg' using encoding 'one-hot' in module 'main'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2140.051 ; gain = 644.320 ; free physical = 6653 ; free virtual = 28671
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   10 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	               12 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input   16 Bit        Muxes := 2     
	   2 Input   12 Bit        Muxes := 2     
	   4 Input    8 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 6     
	   5 Input    3 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 2     
	   4 Input    1 Bit        Muxes := 11    
	   2 Input    1 Bit        Muxes := 5     
	   5 Input    1 Bit        Muxes := 9     
	   3 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port Out_D[7] in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port Out_D[6] in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port Out_D[5] in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port Out_D[4] in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port Out_E[7] in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port Out_E[6] in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port Out_E[5] in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port Out_E[4] in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port Out_E[3] in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port Out_E[2] in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port Out_E[1] in module main is either unconnected or has no load
WARNING: [Synth 8-3332] Sequential element (your_DA2Component/FSM_onehot_current_state_reg[3]) is unused and will be removed from module main.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2140.051 ; gain = 644.320 ; free physical = 6654 ; free virtual = 28675
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2159.051 ; gain = 663.320 ; free physical = 6557 ; free virtual = 28585
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2188.098 ; gain = 692.367 ; free physical = 6526 ; free virtual = 28553
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2189.105 ; gain = 693.375 ; free physical = 6526 ; free virtual = 28553
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2338.918 ; gain = 843.188 ; free physical = 6421 ; free virtual = 28449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2338.918 ; gain = 843.188 ; free physical = 6421 ; free virtual = 28449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2338.918 ; gain = 843.188 ; free physical = 6421 ; free virtual = 28449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2338.918 ; gain = 843.188 ; free physical = 6421 ; free virtual = 28449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2338.918 ; gain = 843.188 ; free physical = 6421 ; free virtual = 28449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2338.918 ; gain = 843.188 ; free physical = 6421 ; free virtual = 28449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+---------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                        | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+---------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|main        | your_DA2Component/temp1_reg[15] | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|main        | your_DA2Component/temp2_reg[15] | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------+---------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------+----------+
|      |BlackBox name  |Instances |
+------+---------------+----------+
|1     |xadc_wiz_0     |         1|
|2     |fir_compiler_0 |         1|
|3     |fir_compiler_1 |         1|
+------+---------------+----------+

Report Cell Usage: 
+------+--------------------+------+
|      |Cell                |Count |
+------+--------------------+------+
|1     |fir_compiler_0_bbox |     1|
|2     |fir_compiler_1_bbox |     1|
|3     |xadc_wiz_0_bbox     |     1|
|4     |CARRY4              |    11|
|5     |LUT1                |    15|
|6     |LUT2                |    33|
|7     |LUT3                |    59|
|8     |LUT4                |    30|
|9     |LUT5                |    11|
|10    |LUT6                |    13|
|11    |MUXF7               |     1|
|12    |SRL16E              |     2|
|13    |FDCE                |     2|
|14    |FDRE                |   149|
|15    |FDSE                |     4|
+------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2338.918 ; gain = 843.188 ; free physical = 6421 ; free virtual = 28449
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 13 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2338.918 ; gain = 724.449 ; free physical = 6421 ; free virtual = 28449
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2338.926 ; gain = 843.188 ; free physical = 6421 ; free virtual = 28449
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2338.926 ; gain = 0.000 ; free physical = 6587 ; free virtual = 28615
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2394.945 ; gain = 0.000 ; free physical = 6585 ; free virtual = 28614
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: b518a780
INFO: [Common 17-83] Releasing license: Synthesis
43 Infos, 24 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:27 . Memory (MB): peak = 2394.945 ; gain = 988.762 ; free physical = 6585 ; free virtual = 28614
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1756.853; main = 1550.405; forked = 267.938
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3222.223; main = 2394.949; forked = 918.113
INFO: [Coretcl 2-1174] Renamed 6 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2418.957 ; gain = 0.000 ; free physical = 6585 ; free virtual = 28613
INFO: [Common 17-1381] The checkpoint '/mnt/de61cc03-ca5c-4d86-98c7-744c0a68fa55/CAS_Mikroelektronik_Digital/Projekte/Hilbert_242/Hilbert_242.runs/Hilbert_242_main_0_0_synth_1/Hilbert_242_main_0_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file Hilbert_242_main_0_0_utilization_synth.rpt -pb Hilbert_242_main_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Sep 29 11:15:06 2025...
