********************************************************************************
* Library          : group8
* Cell             : buffer
* View             : schematic
* View Search List : hspice hspiceD schematic spice veriloga
* View Stop List   : hspice hspiceD
********************************************************************************
xi1 net4 out inv
xi0 in net4 inv
v3 vdd! gnd! dc='VDD_VAL'
v6 in gnd! dc=0 pulse ( 'VDD_VAL' 0 0 5p 5p 20p 50p )
