library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC_STD.ALL;

-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;

entity Mux5 is
    Port ( IN0 : in STD_LOGIC_VECTOR (4 downto 0);
           IN1 : in STD_LOGIC_VECTOR (4 downto 0);
           Sel : in STD_LOGIC;
           Out0 : out STD_LOGIC_VECTOR (4 downto 0));
end Mux5;

architecture Behavioral of Mux5 is

begin

Out0 <= In0 when sel = '0' else In1;

end Behavioral;
