; ModuleID = '<stdin>'
source_filename = "<stdin>"
target triple = "x86_64-unknown-linux-gnu"

define void @Test(i32) #0 {
entry:
  br label %loop

loop:                                             ; preds = %loop, %entry
  %1 = phi <2 x i32> [ %15, %loop ], [ zeroinitializer, %entry ]
  %shuffle = shufflevector <2 x i32> %1, <2 x i32> undef, <8 x i32> <i32 0, i32 1, i32 1, i32 1, i32 1, i32 1, i32 1, i32 1>
  %2 = extractelement <8 x i32> %shuffle, i32 1
  %3 = add <8 x i32> <i32 0, i32 55, i32 285, i32 1240, i32 1496, i32 8555, i32 12529, i32 13685>, %shuffle
  %val_1 = and i32 %2, undef
  %val_2 = and i32 %val_1, %0
  %val_3 = and i32 %val_2, %0
  %val_4 = and i32 %val_3, %0
  %val_5 = and i32 %val_4, %0
  %val_7 = and i32 %val_5, undef
  %val_8 = and i32 %val_7, %0
  %val_9 = and i32 %val_8, %0
  %val_10 = and i32 %val_9, %0
  %val_12 = and i32 %val_10, undef
  %val_13 = and i32 %val_12, %0
  %val_14 = and i32 %val_13, %0
  %val_15 = and i32 %val_14, %0
  %val_16 = and i32 %val_15, %0
  %val_17 = and i32 %val_16, %0
  %val_19 = and i32 %val_17, undef
  %val_21 = and i32 %val_19, undef
  %val_22 = and i32 %val_21, %0
  %val_23 = and i32 %val_22, %0
  %val_24 = and i32 %val_23, %0
  %val_25 = and i32 %val_24, %0
  %val_26 = and i32 %val_25, %0
  %val_27 = and i32 %val_26, %0
  %val_28 = and i32 %val_27, %0
  %val_29 = and i32 %val_28, %0
  %val_30 = and i32 %val_29, %0
  %val_31 = and i32 %val_30, %0
  %val_32 = and i32 %val_31, %0
  %val_33 = and i32 %val_32, %0
  %val_35 = and i32 %val_33, undef
  %val_36 = and i32 %val_35, %0
  %val_37 = and i32 %val_36, %0
  %val_38 = and i32 %val_37, %0
  %val_40 = and i32 %val_38, undef
  %rdx.shuf = shufflevector <8 x i32> %3, <8 x i32> undef, <8 x i32> <i32 4, i32 5, i32 6, i32 7, i32 undef, i32 undef, i32 undef, i32 undef>
  %bin.rdx = and <8 x i32> %3, %rdx.shuf
  %rdx.shuf1 = shufflevector <8 x i32> %bin.rdx, <8 x i32> undef, <8 x i32> <i32 2, i32 3, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef>
  %bin.rdx2 = and <8 x i32> %bin.rdx, %rdx.shuf1
  %rdx.shuf3 = shufflevector <8 x i32> %bin.rdx2, <8 x i32> undef, <8 x i32> <i32 1, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef>
  %bin.rdx4 = and <8 x i32> %bin.rdx2, %rdx.shuf3
  %4 = extractelement <8 x i32> %bin.rdx4, i32 0
  %op.extra = and i32 %4, %0
  %op.extra5 = and i32 %op.extra, %0
  %op.extra6 = and i32 %op.extra5, %0
  %op.extra7 = and i32 %op.extra6, %0
  %op.extra8 = and i32 %op.extra7, %0
  %op.extra9 = and i32 %op.extra8, %0
  %op.extra10 = and i32 %op.extra9, %0
  %op.extra11 = and i32 %op.extra10, %0
  %op.extra12 = and i32 %op.extra11, %0
  %op.extra13 = and i32 %op.extra12, %0
  %op.extra14 = and i32 %op.extra13, %0
  %op.extra15 = and i32 %op.extra14, %0
  %op.extra16 = and i32 %op.extra15, %0
  %op.extra17 = and i32 %op.extra16, %0
  %op.extra18 = and i32 %op.extra17, %0
  %op.extra19 = and i32 %op.extra18, %0
  %op.extra20 = and i32 %op.extra19, %0
  %op.extra21 = and i32 %op.extra20, %0
  %op.extra22 = and i32 %op.extra21, %0
  %op.extra23 = and i32 %op.extra22, %0
  %op.extra24 = and i32 %op.extra23, %0
  %op.extra25 = and i32 %op.extra24, %0
  %op.extra26 = and i32 %op.extra25, %0
  %op.extra27 = and i32 %op.extra26, %0
  %op.extra28 = and i32 %op.extra27, %0
  %op.extra29 = and i32 %op.extra28, %0
  %op.extra30 = and i32 %op.extra29, %0
  %val_42 = and i32 %val_40, undef
  %5 = insertelement <2 x i32> undef, i32 %op.extra30, i32 0
  %6 = insertelement <2 x i32> %5, i32 %2, i32 1
  %7 = insertelement <2 x i32> undef, i32 %2, i32 0
  %8 = insertelement <2 x i32> %7, i32 14910, i32 1
  %9 = and <2 x i32> %6, %8
  %10 = add <2 x i32> %6, %8
  %11 = shufflevector <2 x i32> %9, <2 x i32> %10, <2 x i32> <i32 0, i32 3>
  %12 = extractelement <2 x i32> %11, i32 0
  %13 = insertelement <2 x i32> undef, i32 %12, i32 0
  %14 = extractelement <2 x i32> %11, i32 1
  %15 = insertelement <2 x i32> %13, i32 %14, i32 1
  br label %loop
}

attributes #0 = { "target-cpu"="skylake" }
