// Seed: 1740019891
module module_0 (
    output uwire id_0,
    output tri0  id_1
);
  wire id_4;
  wire id_5;
  assign id_3 = 1;
endmodule
module module_1 (
    input supply1 id_0,
    output tri1 id_1,
    output wand id_2,
    input uwire id_3,
    output tri0 id_4
    , id_11,
    input tri1 id_5,
    output tri1 id_6,
    output uwire id_7,
    input supply1 id_8,
    output wand id_9
);
  id_12(
      .id_0(1), .id_1(1), .id_2(1)
  ); module_0(
      id_4, id_4
  );
endmodule
