Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Wed Mar 23 12:45:31 2022
| Host         : PC-631 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_1_timing_summary_routed.rpt -pb top_1_timing_summary_routed.pb -rpx top_1_timing_summary_routed.rpx -warn_on_violation
| Design       : top_1
| Device       : 7a50ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (23)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (23)
--------------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.383        0.000                      0                  162        0.166        0.000                      0                  162        4.500        0.000                       0                    85  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.383        0.000                      0                  162        0.166        0.000                      0                  162        4.500        0.000                       0                    85  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.383ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.383ns  (required time - arrival time)
  Source:                 clk_en1/s_cnt_local_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_en1/s_cnt_local_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.030ns  (logic 0.890ns (22.085%)  route 3.140ns (77.915%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 14.883 - 10.000 ) 
    Source Clock Delay      (SCD):    5.184ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.632     5.184    clk_en1/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  clk_en1/s_cnt_local_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.518     5.702 r  clk_en1/s_cnt_local_reg[13]/Q
                         net (fo=2, routed)           0.868     6.569    clk_en1/s_cnt_local_reg[13]
    SLICE_X3Y15          LUT4 (Prop_lut4_I1_O)        0.124     6.693 r  clk_en1/ce_o_i_6__0/O
                         net (fo=1, routed)           0.433     7.126    clk_en1/ce_o_i_6__0_n_0
    SLICE_X3Y15          LUT6 (Prop_lut6_I5_O)        0.124     7.250 f  clk_en1/ce_o_i_3__0/O
                         net (fo=2, routed)           0.648     7.899    clk_en1/ce_o_i_3__0_n_0
    SLICE_X3Y16          LUT6 (Prop_lut6_I3_O)        0.124     8.023 r  clk_en1/s_cnt_local[0]_i_1__0/O
                         net (fo=31, routed)          1.191     9.214    clk_en1/s_cnt_local[0]_i_1__0_n_0
    SLICE_X2Y20          FDRE                                         r  clk_en1/s_cnt_local_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.511    14.883    clk_en1/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y20          FDRE                                         r  clk_en1/s_cnt_local_reg[28]/C
                         clock pessimism              0.273    15.156    
                         clock uncertainty           -0.035    15.120    
    SLICE_X2Y20          FDRE (Setup_fdre_C_R)       -0.524    14.596    clk_en1/s_cnt_local_reg[28]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                          -9.214    
  -------------------------------------------------------------------
                         slack                                  5.383    

Slack (MET) :             5.383ns  (required time - arrival time)
  Source:                 clk_en1/s_cnt_local_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_en1/s_cnt_local_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.030ns  (logic 0.890ns (22.085%)  route 3.140ns (77.915%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 14.883 - 10.000 ) 
    Source Clock Delay      (SCD):    5.184ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.632     5.184    clk_en1/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  clk_en1/s_cnt_local_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.518     5.702 r  clk_en1/s_cnt_local_reg[13]/Q
                         net (fo=2, routed)           0.868     6.569    clk_en1/s_cnt_local_reg[13]
    SLICE_X3Y15          LUT4 (Prop_lut4_I1_O)        0.124     6.693 r  clk_en1/ce_o_i_6__0/O
                         net (fo=1, routed)           0.433     7.126    clk_en1/ce_o_i_6__0_n_0
    SLICE_X3Y15          LUT6 (Prop_lut6_I5_O)        0.124     7.250 f  clk_en1/ce_o_i_3__0/O
                         net (fo=2, routed)           0.648     7.899    clk_en1/ce_o_i_3__0_n_0
    SLICE_X3Y16          LUT6 (Prop_lut6_I3_O)        0.124     8.023 r  clk_en1/s_cnt_local[0]_i_1__0/O
                         net (fo=31, routed)          1.191     9.214    clk_en1/s_cnt_local[0]_i_1__0_n_0
    SLICE_X2Y20          FDRE                                         r  clk_en1/s_cnt_local_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.511    14.883    clk_en1/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y20          FDRE                                         r  clk_en1/s_cnt_local_reg[29]/C
                         clock pessimism              0.273    15.156    
                         clock uncertainty           -0.035    15.120    
    SLICE_X2Y20          FDRE (Setup_fdre_C_R)       -0.524    14.596    clk_en1/s_cnt_local_reg[29]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                          -9.214    
  -------------------------------------------------------------------
                         slack                                  5.383    

Slack (MET) :             5.383ns  (required time - arrival time)
  Source:                 clk_en1/s_cnt_local_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_en1/s_cnt_local_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.030ns  (logic 0.890ns (22.085%)  route 3.140ns (77.915%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 14.883 - 10.000 ) 
    Source Clock Delay      (SCD):    5.184ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.632     5.184    clk_en1/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  clk_en1/s_cnt_local_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.518     5.702 r  clk_en1/s_cnt_local_reg[13]/Q
                         net (fo=2, routed)           0.868     6.569    clk_en1/s_cnt_local_reg[13]
    SLICE_X3Y15          LUT4 (Prop_lut4_I1_O)        0.124     6.693 r  clk_en1/ce_o_i_6__0/O
                         net (fo=1, routed)           0.433     7.126    clk_en1/ce_o_i_6__0_n_0
    SLICE_X3Y15          LUT6 (Prop_lut6_I5_O)        0.124     7.250 f  clk_en1/ce_o_i_3__0/O
                         net (fo=2, routed)           0.648     7.899    clk_en1/ce_o_i_3__0_n_0
    SLICE_X3Y16          LUT6 (Prop_lut6_I3_O)        0.124     8.023 r  clk_en1/s_cnt_local[0]_i_1__0/O
                         net (fo=31, routed)          1.191     9.214    clk_en1/s_cnt_local[0]_i_1__0_n_0
    SLICE_X2Y20          FDRE                                         r  clk_en1/s_cnt_local_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.511    14.883    clk_en1/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y20          FDRE                                         r  clk_en1/s_cnt_local_reg[30]/C
                         clock pessimism              0.273    15.156    
                         clock uncertainty           -0.035    15.120    
    SLICE_X2Y20          FDRE (Setup_fdre_C_R)       -0.524    14.596    clk_en1/s_cnt_local_reg[30]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                          -9.214    
  -------------------------------------------------------------------
                         slack                                  5.383    

Slack (MET) :             5.479ns  (required time - arrival time)
  Source:                 clk_en0/s_cnt_local_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_en0/s_cnt_local_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.037ns  (logic 0.828ns (20.513%)  route 3.209ns (79.487%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 14.882 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.623     5.175    clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y22          FDRE                                         r  clk_en0/s_cnt_local_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDRE (Prop_fdre_C_Q)         0.456     5.631 r  clk_en0/s_cnt_local_reg[10]/Q
                         net (fo=2, routed)           0.862     6.493    clk_en0/s_cnt_local_reg[10]
    SLICE_X2Y22          LUT5 (Prop_lut5_I1_O)        0.124     6.617 r  clk_en0/ce_o_i_6/O
                         net (fo=1, routed)           0.516     7.132    clk_en0/ce_o_i_6_n_0
    SLICE_X2Y23          LUT6 (Prop_lut6_I2_O)        0.124     7.256 r  clk_en0/ce_o_i_2/O
                         net (fo=2, routed)           0.643     7.899    clk_en0/ce_o_i_2_n_0
    SLICE_X2Y26          LUT6 (Prop_lut6_I5_O)        0.124     8.023 r  clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          1.188     9.211    clk_en0/clear
    SLICE_X3Y21          FDRE                                         r  clk_en0/s_cnt_local_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.510    14.882    clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y21          FDRE                                         r  clk_en0/s_cnt_local_reg[4]/C
                         clock pessimism              0.273    15.155    
                         clock uncertainty           -0.035    15.119    
    SLICE_X3Y21          FDRE (Setup_fdre_C_R)       -0.429    14.690    clk_en0/s_cnt_local_reg[4]
  -------------------------------------------------------------------
                         required time                         14.690    
                         arrival time                          -9.211    
  -------------------------------------------------------------------
                         slack                                  5.479    

Slack (MET) :             5.479ns  (required time - arrival time)
  Source:                 clk_en0/s_cnt_local_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_en0/s_cnt_local_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.037ns  (logic 0.828ns (20.513%)  route 3.209ns (79.487%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 14.882 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.623     5.175    clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y22          FDRE                                         r  clk_en0/s_cnt_local_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDRE (Prop_fdre_C_Q)         0.456     5.631 r  clk_en0/s_cnt_local_reg[10]/Q
                         net (fo=2, routed)           0.862     6.493    clk_en0/s_cnt_local_reg[10]
    SLICE_X2Y22          LUT5 (Prop_lut5_I1_O)        0.124     6.617 r  clk_en0/ce_o_i_6/O
                         net (fo=1, routed)           0.516     7.132    clk_en0/ce_o_i_6_n_0
    SLICE_X2Y23          LUT6 (Prop_lut6_I2_O)        0.124     7.256 r  clk_en0/ce_o_i_2/O
                         net (fo=2, routed)           0.643     7.899    clk_en0/ce_o_i_2_n_0
    SLICE_X2Y26          LUT6 (Prop_lut6_I5_O)        0.124     8.023 r  clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          1.188     9.211    clk_en0/clear
    SLICE_X3Y21          FDRE                                         r  clk_en0/s_cnt_local_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.510    14.882    clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y21          FDRE                                         r  clk_en0/s_cnt_local_reg[5]/C
                         clock pessimism              0.273    15.155    
                         clock uncertainty           -0.035    15.119    
    SLICE_X3Y21          FDRE (Setup_fdre_C_R)       -0.429    14.690    clk_en0/s_cnt_local_reg[5]
  -------------------------------------------------------------------
                         required time                         14.690    
                         arrival time                          -9.211    
  -------------------------------------------------------------------
                         slack                                  5.479    

Slack (MET) :             5.479ns  (required time - arrival time)
  Source:                 clk_en0/s_cnt_local_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_en0/s_cnt_local_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.037ns  (logic 0.828ns (20.513%)  route 3.209ns (79.487%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 14.882 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.623     5.175    clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y22          FDRE                                         r  clk_en0/s_cnt_local_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDRE (Prop_fdre_C_Q)         0.456     5.631 r  clk_en0/s_cnt_local_reg[10]/Q
                         net (fo=2, routed)           0.862     6.493    clk_en0/s_cnt_local_reg[10]
    SLICE_X2Y22          LUT5 (Prop_lut5_I1_O)        0.124     6.617 r  clk_en0/ce_o_i_6/O
                         net (fo=1, routed)           0.516     7.132    clk_en0/ce_o_i_6_n_0
    SLICE_X2Y23          LUT6 (Prop_lut6_I2_O)        0.124     7.256 r  clk_en0/ce_o_i_2/O
                         net (fo=2, routed)           0.643     7.899    clk_en0/ce_o_i_2_n_0
    SLICE_X2Y26          LUT6 (Prop_lut6_I5_O)        0.124     8.023 r  clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          1.188     9.211    clk_en0/clear
    SLICE_X3Y21          FDRE                                         r  clk_en0/s_cnt_local_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.510    14.882    clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y21          FDRE                                         r  clk_en0/s_cnt_local_reg[6]/C
                         clock pessimism              0.273    15.155    
                         clock uncertainty           -0.035    15.119    
    SLICE_X3Y21          FDRE (Setup_fdre_C_R)       -0.429    14.690    clk_en0/s_cnt_local_reg[6]
  -------------------------------------------------------------------
                         required time                         14.690    
                         arrival time                          -9.211    
  -------------------------------------------------------------------
                         slack                                  5.479    

Slack (MET) :             5.479ns  (required time - arrival time)
  Source:                 clk_en0/s_cnt_local_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_en0/s_cnt_local_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.037ns  (logic 0.828ns (20.513%)  route 3.209ns (79.487%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 14.882 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.623     5.175    clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y22          FDRE                                         r  clk_en0/s_cnt_local_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDRE (Prop_fdre_C_Q)         0.456     5.631 r  clk_en0/s_cnt_local_reg[10]/Q
                         net (fo=2, routed)           0.862     6.493    clk_en0/s_cnt_local_reg[10]
    SLICE_X2Y22          LUT5 (Prop_lut5_I1_O)        0.124     6.617 r  clk_en0/ce_o_i_6/O
                         net (fo=1, routed)           0.516     7.132    clk_en0/ce_o_i_6_n_0
    SLICE_X2Y23          LUT6 (Prop_lut6_I2_O)        0.124     7.256 r  clk_en0/ce_o_i_2/O
                         net (fo=2, routed)           0.643     7.899    clk_en0/ce_o_i_2_n_0
    SLICE_X2Y26          LUT6 (Prop_lut6_I5_O)        0.124     8.023 r  clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          1.188     9.211    clk_en0/clear
    SLICE_X3Y21          FDRE                                         r  clk_en0/s_cnt_local_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.510    14.882    clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y21          FDRE                                         r  clk_en0/s_cnt_local_reg[7]/C
                         clock pessimism              0.273    15.155    
                         clock uncertainty           -0.035    15.119    
    SLICE_X3Y21          FDRE (Setup_fdre_C_R)       -0.429    14.690    clk_en0/s_cnt_local_reg[7]
  -------------------------------------------------------------------
                         required time                         14.690    
                         arrival time                          -9.211    
  -------------------------------------------------------------------
                         slack                                  5.479    

Slack (MET) :             5.621ns  (required time - arrival time)
  Source:                 clk_en0/s_cnt_local_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_en0/s_cnt_local_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.896ns  (logic 0.828ns (21.253%)  route 3.068ns (78.747%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 14.883 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.623     5.175    clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y22          FDRE                                         r  clk_en0/s_cnt_local_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDRE (Prop_fdre_C_Q)         0.456     5.631 r  clk_en0/s_cnt_local_reg[10]/Q
                         net (fo=2, routed)           0.862     6.493    clk_en0/s_cnt_local_reg[10]
    SLICE_X2Y22          LUT5 (Prop_lut5_I1_O)        0.124     6.617 r  clk_en0/ce_o_i_6/O
                         net (fo=1, routed)           0.516     7.132    clk_en0/ce_o_i_6_n_0
    SLICE_X2Y23          LUT6 (Prop_lut6_I2_O)        0.124     7.256 r  clk_en0/ce_o_i_2/O
                         net (fo=2, routed)           0.643     7.899    clk_en0/ce_o_i_2_n_0
    SLICE_X2Y26          LUT6 (Prop_lut6_I5_O)        0.124     8.023 r  clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          1.048     9.071    clk_en0/clear
    SLICE_X3Y20          FDRE                                         r  clk_en0/s_cnt_local_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.511    14.883    clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y20          FDRE                                         r  clk_en0/s_cnt_local_reg[0]/C
                         clock pessimism              0.273    15.156    
                         clock uncertainty           -0.035    15.120    
    SLICE_X3Y20          FDRE (Setup_fdre_C_R)       -0.429    14.691    clk_en0/s_cnt_local_reg[0]
  -------------------------------------------------------------------
                         required time                         14.691    
                         arrival time                          -9.071    
  -------------------------------------------------------------------
                         slack                                  5.621    

Slack (MET) :             5.621ns  (required time - arrival time)
  Source:                 clk_en0/s_cnt_local_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_en0/s_cnt_local_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.896ns  (logic 0.828ns (21.253%)  route 3.068ns (78.747%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 14.883 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.623     5.175    clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y22          FDRE                                         r  clk_en0/s_cnt_local_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDRE (Prop_fdre_C_Q)         0.456     5.631 r  clk_en0/s_cnt_local_reg[10]/Q
                         net (fo=2, routed)           0.862     6.493    clk_en0/s_cnt_local_reg[10]
    SLICE_X2Y22          LUT5 (Prop_lut5_I1_O)        0.124     6.617 r  clk_en0/ce_o_i_6/O
                         net (fo=1, routed)           0.516     7.132    clk_en0/ce_o_i_6_n_0
    SLICE_X2Y23          LUT6 (Prop_lut6_I2_O)        0.124     7.256 r  clk_en0/ce_o_i_2/O
                         net (fo=2, routed)           0.643     7.899    clk_en0/ce_o_i_2_n_0
    SLICE_X2Y26          LUT6 (Prop_lut6_I5_O)        0.124     8.023 r  clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          1.048     9.071    clk_en0/clear
    SLICE_X3Y20          FDRE                                         r  clk_en0/s_cnt_local_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.511    14.883    clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y20          FDRE                                         r  clk_en0/s_cnt_local_reg[1]/C
                         clock pessimism              0.273    15.156    
                         clock uncertainty           -0.035    15.120    
    SLICE_X3Y20          FDRE (Setup_fdre_C_R)       -0.429    14.691    clk_en0/s_cnt_local_reg[1]
  -------------------------------------------------------------------
                         required time                         14.691    
                         arrival time                          -9.071    
  -------------------------------------------------------------------
                         slack                                  5.621    

Slack (MET) :             5.621ns  (required time - arrival time)
  Source:                 clk_en0/s_cnt_local_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_en0/s_cnt_local_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.896ns  (logic 0.828ns (21.253%)  route 3.068ns (78.747%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 14.883 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.623     5.175    clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y22          FDRE                                         r  clk_en0/s_cnt_local_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDRE (Prop_fdre_C_Q)         0.456     5.631 r  clk_en0/s_cnt_local_reg[10]/Q
                         net (fo=2, routed)           0.862     6.493    clk_en0/s_cnt_local_reg[10]
    SLICE_X2Y22          LUT5 (Prop_lut5_I1_O)        0.124     6.617 r  clk_en0/ce_o_i_6/O
                         net (fo=1, routed)           0.516     7.132    clk_en0/ce_o_i_6_n_0
    SLICE_X2Y23          LUT6 (Prop_lut6_I2_O)        0.124     7.256 r  clk_en0/ce_o_i_2/O
                         net (fo=2, routed)           0.643     7.899    clk_en0/ce_o_i_2_n_0
    SLICE_X2Y26          LUT6 (Prop_lut6_I5_O)        0.124     8.023 r  clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          1.048     9.071    clk_en0/clear
    SLICE_X3Y20          FDRE                                         r  clk_en0/s_cnt_local_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.511    14.883    clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y20          FDRE                                         r  clk_en0/s_cnt_local_reg[2]/C
                         clock pessimism              0.273    15.156    
                         clock uncertainty           -0.035    15.120    
    SLICE_X3Y20          FDRE (Setup_fdre_C_R)       -0.429    14.691    clk_en0/s_cnt_local_reg[2]
  -------------------------------------------------------------------
                         required time                         14.691    
                         arrival time                          -9.071    
  -------------------------------------------------------------------
                         slack                                  5.621    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 clk_en0/s_cnt_local_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_en0/ce_o_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.929%)  route 0.114ns (38.071%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.585     1.498    clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y26          FDRE                                         r  clk_en0/s_cnt_local_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y26          FDRE (Prop_fdre_C_Q)         0.141     1.639 r  clk_en0/s_cnt_local_reg[24]/Q
                         net (fo=3, routed)           0.114     1.754    clk_en0/s_cnt_local_reg[24]
    SLICE_X2Y26          LUT5 (Prop_lut5_I3_O)        0.045     1.799 r  clk_en0/ce_o_i_1/O
                         net (fo=1, routed)           0.000     1.799    clk_en0/p_0_in
    SLICE_X2Y26          FDRE                                         r  clk_en0/ce_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.853     2.011    clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y26          FDRE                                         r  clk_en0/ce_o_reg/C
                         clock pessimism             -0.500     1.511    
    SLICE_X2Y26          FDRE (Hold_fdre_C_D)         0.121     1.632    clk_en0/ce_o_reg
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 clk_en1/s_cnt_local_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_en1/ce_o_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.209ns (74.086%)  route 0.073ns (25.914%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.592     1.505    clk_en1/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  clk_en1/s_cnt_local_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.164     1.669 r  clk_en1/s_cnt_local_reg[14]/Q
                         net (fo=3, routed)           0.073     1.742    clk_en1/s_cnt_local_reg[14]
    SLICE_X3Y16          LUT5 (Prop_lut5_I3_O)        0.045     1.787 r  clk_en1/ce_o_i_1__0/O
                         net (fo=1, routed)           0.000     1.787    clk_en1/ce_o_i_1__0_n_0
    SLICE_X3Y16          FDRE                                         r  clk_en1/ce_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.861     2.019    clk_en1/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y16          FDRE                                         r  clk_en1/ce_o_reg/C
                         clock pessimism             -0.501     1.518    
    SLICE_X3Y16          FDRE (Hold_fdre_C_D)         0.091     1.609    clk_en1/ce_o_reg
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 bin_cnt0/s_cnt_local_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bin_cnt0/s_cnt_local_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.209ns (59.853%)  route 0.140ns (40.147%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.585     1.498    bin_cnt0/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y26          FDRE                                         r  bin_cnt0/s_cnt_local_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.164     1.662 r  bin_cnt0/s_cnt_local_reg[0]/Q
                         net (fo=11, routed)          0.140     1.803    bin_cnt0/s_cnt_local_reg[0]
    SLICE_X2Y25          LUT6 (Prop_lut6_I1_O)        0.045     1.848 r  bin_cnt0/s_cnt_local[2]_i_1/O
                         net (fo=1, routed)           0.000     1.848    bin_cnt0/s_cnt_local[2]_i_1_n_0
    SLICE_X2Y25          FDRE                                         r  bin_cnt0/s_cnt_local_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.852     2.010    bin_cnt0/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y25          FDRE                                         r  bin_cnt0/s_cnt_local_reg[2]/C
                         clock pessimism             -0.500     1.510    
    SLICE_X2Y25          FDRE (Hold_fdre_C_D)         0.121     1.631    bin_cnt0/s_cnt_local_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clk_en0/s_cnt_local_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_en0/s_cnt_local_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.585     1.498    clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y23          FDRE                                         r  clk_en0/s_cnt_local_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.141     1.639 r  clk_en0/s_cnt_local_reg[15]/Q
                         net (fo=2, routed)           0.117     1.757    clk_en0/s_cnt_local_reg[15]
    SLICE_X3Y23          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.865 r  clk_en0/s_cnt_local_reg[12]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.865    clk_en0/s_cnt_local_reg[12]_i_1__1_n_4
    SLICE_X3Y23          FDRE                                         r  clk_en0/s_cnt_local_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.853     2.011    clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y23          FDRE                                         r  clk_en0/s_cnt_local_reg[15]/C
                         clock pessimism             -0.513     1.498    
    SLICE_X3Y23          FDRE (Hold_fdre_C_D)         0.105     1.603    clk_en0/s_cnt_local_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 clk_en0/s_cnt_local_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_en0/s_cnt_local_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.588     1.501    clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y20          FDRE                                         r  clk_en0/s_cnt_local_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE (Prop_fdre_C_Q)         0.141     1.642 r  clk_en0/s_cnt_local_reg[3]/Q
                         net (fo=2, routed)           0.118     1.760    clk_en0/s_cnt_local_reg[3]
    SLICE_X3Y20          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.868 r  clk_en0/s_cnt_local_reg[0]_i_2__0/O[3]
                         net (fo=1, routed)           0.000     1.868    clk_en0/s_cnt_local_reg[0]_i_2__0_n_4
    SLICE_X3Y20          FDRE                                         r  clk_en0/s_cnt_local_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.857     2.015    clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y20          FDRE                                         r  clk_en0/s_cnt_local_reg[3]/C
                         clock pessimism             -0.514     1.501    
    SLICE_X3Y20          FDRE (Hold_fdre_C_D)         0.105     1.606    clk_en0/s_cnt_local_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk_en0/s_cnt_local_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_en0/s_cnt_local_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.584     1.497    clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y24          FDRE                                         r  clk_en0/s_cnt_local_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.141     1.638 r  clk_en0/s_cnt_local_reg[19]/Q
                         net (fo=2, routed)           0.120     1.759    clk_en0/s_cnt_local_reg[19]
    SLICE_X3Y24          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.867 r  clk_en0/s_cnt_local_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.867    clk_en0/s_cnt_local_reg[16]_i_1__0_n_4
    SLICE_X3Y24          FDRE                                         r  clk_en0/s_cnt_local_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.852     2.010    clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y24          FDRE                                         r  clk_en0/s_cnt_local_reg[19]/C
                         clock pessimism             -0.513     1.497    
    SLICE_X3Y24          FDRE (Hold_fdre_C_D)         0.105     1.602    clk_en0/s_cnt_local_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk_en0/s_cnt_local_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_en0/s_cnt_local_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.584     1.497    clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y25          FDRE                                         r  clk_en0/s_cnt_local_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDRE (Prop_fdre_C_Q)         0.141     1.638 r  clk_en0/s_cnt_local_reg[23]/Q
                         net (fo=3, routed)           0.120     1.759    clk_en0/s_cnt_local_reg[23]
    SLICE_X3Y25          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.867 r  clk_en0/s_cnt_local_reg[20]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.867    clk_en0/s_cnt_local_reg[20]_i_1__0_n_4
    SLICE_X3Y25          FDRE                                         r  clk_en0/s_cnt_local_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.852     2.010    clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y25          FDRE                                         r  clk_en0/s_cnt_local_reg[23]/C
                         clock pessimism             -0.513     1.497    
    SLICE_X3Y25          FDRE (Hold_fdre_C_D)         0.105     1.602    clk_en0/s_cnt_local_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk_en0/s_cnt_local_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_en0/s_cnt_local_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.587     1.500    clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y22          FDRE                                         r  clk_en0/s_cnt_local_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDRE (Prop_fdre_C_Q)         0.141     1.641 r  clk_en0/s_cnt_local_reg[11]/Q
                         net (fo=2, routed)           0.120     1.762    clk_en0/s_cnt_local_reg[11]
    SLICE_X3Y22          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.870 r  clk_en0/s_cnt_local_reg[8]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.870    clk_en0/s_cnt_local_reg[8]_i_1__1_n_4
    SLICE_X3Y22          FDRE                                         r  clk_en0/s_cnt_local_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.855     2.013    clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y22          FDRE                                         r  clk_en0/s_cnt_local_reg[11]/C
                         clock pessimism             -0.513     1.500    
    SLICE_X3Y22          FDRE (Hold_fdre_C_D)         0.105     1.605    clk_en0/s_cnt_local_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk_en0/s_cnt_local_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_en0/s_cnt_local_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.587     1.500    clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y21          FDRE                                         r  clk_en0/s_cnt_local_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.141     1.641 r  clk_en0/s_cnt_local_reg[7]/Q
                         net (fo=2, routed)           0.120     1.762    clk_en0/s_cnt_local_reg[7]
    SLICE_X3Y21          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.870 r  clk_en0/s_cnt_local_reg[4]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.870    clk_en0/s_cnt_local_reg[4]_i_1__1_n_4
    SLICE_X3Y21          FDRE                                         r  clk_en0/s_cnt_local_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.856     2.014    clk_en0/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y21          FDRE                                         r  clk_en0/s_cnt_local_reg[7]/C
                         clock pessimism             -0.514     1.500    
    SLICE_X3Y21          FDRE (Hold_fdre_C_D)         0.105     1.605    clk_en0/s_cnt_local_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 clk_en1/s_cnt_local_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_en1/s_cnt_local_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.589     1.502    clk_en1/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y19          FDRE                                         r  clk_en1/s_cnt_local_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDRE (Prop_fdre_C_Q)         0.164     1.666 r  clk_en1/s_cnt_local_reg[26]/Q
                         net (fo=2, routed)           0.125     1.792    clk_en1/s_cnt_local_reg[26]
    SLICE_X2Y19          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.902 r  clk_en1/s_cnt_local_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.902    clk_en1/s_cnt_local_reg[24]_i_1_n_5
    SLICE_X2Y19          FDRE                                         r  clk_en1/s_cnt_local_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.858     2.016    clk_en1/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y19          FDRE                                         r  clk_en1/s_cnt_local_reg[26]/C
                         clock pessimism             -0.514     1.502    
    SLICE_X2Y19          FDRE (Hold_fdre_C_D)         0.134     1.636    clk_en1/s_cnt_local_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y16     bin_cnt1/s_cnt_local_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y18     bin_cnt1/s_cnt_local_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y18     bin_cnt1/s_cnt_local_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y19     bin_cnt1/s_cnt_local_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y19     bin_cnt1/s_cnt_local_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y19     bin_cnt1/s_cnt_local_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y19     bin_cnt1/s_cnt_local_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y16     bin_cnt1/s_cnt_local_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y16     bin_cnt1/s_cnt_local_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y17     bin_cnt1/s_cnt_local_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y17     bin_cnt1/s_cnt_local_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y17     bin_cnt1/s_cnt_local_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y17     bin_cnt1/s_cnt_local_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y13     clk_en1/s_cnt_local_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y17     clk_en1/s_cnt_local_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y17     clk_en1/s_cnt_local_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y17     clk_en1/s_cnt_local_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y17     clk_en1/s_cnt_local_reg[19]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y13     clk_en1/s_cnt_local_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y18     bin_cnt1/s_cnt_local_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y18     bin_cnt1/s_cnt_local_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y18     bin_cnt1/s_cnt_local_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y18     bin_cnt1/s_cnt_local_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y24     clk_en0/s_cnt_local_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y24     clk_en0/s_cnt_local_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y24     clk_en0/s_cnt_local_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y24     clk_en0/s_cnt_local_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y25     clk_en0/s_cnt_local_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y25     clk_en0/s_cnt_local_reg[21]/C



