{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1405809937120 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1405809937122 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 19 18:45:36 2014 " "Processing started: Sat Jul 19 18:45:36 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1405809937122 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1405809937122 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off writeToSD -c writeToSD " "Command: quartus_map --read_settings_files=on --write_settings_files=off writeToSD -c writeToSD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1405809937122 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1405809937749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "writeToSD.vhd 2 1 " "Found 2 design units, including 1 entities, in source file writeToSD.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 writeData-writeData " "Found design unit 1: writeData-writeData" {  } { { "writeToSD.vhd" "" { Text "/media/Internal31/IREECE/Code/writeToSD.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1405809938560 ""} { "Info" "ISGN_ENTITY_NAME" "1 writeData " "Found entity 1: writeData" {  } { { "writeToSD.vhd" "" { Text "/media/Internal31/IREECE/Code/writeToSD.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1405809938560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1405809938560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "topLevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file topLevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 writeToSD-writeToSD " "Found design unit 1: writeToSD-writeToSD" {  } { { "topLevel.vhd" "" { Text "/media/Internal31/IREECE/Code/topLevel.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1405809938562 ""} { "Info" "ISGN_ENTITY_NAME" "1 writeToSD " "Found entity 1: writeToSD" {  } { { "topLevel.vhd" "" { Text "/media/Internal31/IREECE/Code/topLevel.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1405809938562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1405809938562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockDivider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clockDivider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clkDivider-clkDivider " "Found design unit 1: clkDivider-clkDivider" {  } { { "clockDivider.vhd" "" { Text "/media/Internal31/IREECE/Code/clockDivider.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1405809938600 ""} { "Info" "ISGN_ENTITY_NAME" "1 clkDivider " "Found entity 1: clkDivider" {  } { { "clockDivider.vhd" "" { Text "/media/Internal31/IREECE/Code/clockDivider.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1405809938600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1405809938600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "setToSpi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file setToSpi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 setToSpi-setToSpi " "Found design unit 1: setToSpi-setToSpi" {  } { { "setToSpi.vhd" "" { Text "/media/Internal31/IREECE/Code/setToSpi.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1405809938609 ""} { "Info" "ISGN_ENTITY_NAME" "1 setToSpi " "Found entity 1: setToSpi" {  } { { "setToSpi.vhd" "" { Text "/media/Internal31/IREECE/Code/setToSpi.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1405809938609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1405809938609 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "writeToSD " "Elaborating entity \"writeToSD\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1405809938799 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ledg topLevel.vhd(14) " "VHDL Signal Declaration warning at topLevel.vhd(14): used implicit default value for signal \"ledg\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "topLevel.vhd" "" { Text "/media/Internal31/IREECE/Code/topLevel.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1405809938810 "|writeToSD"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "gpio_1\[8\] topLevel.vhd(12) " "Using initial value X (don't care) for net \"gpio_1\[8\]\" at topLevel.vhd(12)" {  } { { "topLevel.vhd" "" { Text "/media/Internal31/IREECE/Code/topLevel.vhd" 12 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1405809938810 "|writeToSD"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "gpio_1\[6\] topLevel.vhd(12) " "Using initial value X (don't care) for net \"gpio_1\[6\]\" at topLevel.vhd(12)" {  } { { "topLevel.vhd" "" { Text "/media/Internal31/IREECE/Code/topLevel.vhd" 12 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1405809938810 "|writeToSD"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "gpio_1\[4\] topLevel.vhd(12) " "Using initial value X (don't care) for net \"gpio_1\[4\]\" at topLevel.vhd(12)" {  } { { "topLevel.vhd" "" { Text "/media/Internal31/IREECE/Code/topLevel.vhd" 12 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1405809938810 "|writeToSD"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "gpio_1\[2\] topLevel.vhd(12) " "Using initial value X (don't care) for net \"gpio_1\[2\]\" at topLevel.vhd(12)" {  } { { "topLevel.vhd" "" { Text "/media/Internal31/IREECE/Code/topLevel.vhd" 12 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1405809938810 "|writeToSD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkDivider clkDivider:clkDiv " "Elaborating entity \"clkDivider\" for hierarchy \"clkDivider:clkDiv\"" {  } { { "topLevel.vhd" "clkDiv" { Text "/media/Internal31/IREECE/Code/topLevel.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1405809938817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "writeData writeData:wrtSD " "Elaborating entity \"writeData\" for hierarchy \"writeData:wrtSD\"" {  } { { "topLevel.vhd" "wrtSD" { Text "/media/Internal31/IREECE/Code/topLevel.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1405809938820 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "pin1 writeToSD.vhd(17) " "VHDL Signal Declaration warning at writeToSD.vhd(17): used implicit default value for signal \"pin1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "writeToSD.vhd" "" { Text "/media/Internal31/IREECE/Code/writeToSD.vhd" 17 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1405809938826 "|writeToSD|writeData:wrtSD"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "pin5 writeToSD.vhd(18) " "VHDL Signal Declaration warning at writeToSD.vhd(18): used implicit default value for signal \"pin5\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "writeToSD.vhd" "" { Text "/media/Internal31/IREECE/Code/writeToSD.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1405809938826 "|writeToSD|writeData:wrtSD"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "ledg writeToSD.vhd(21) " "VHDL Signal Declaration warning at writeToSD.vhd(21): used explicit default value for signal \"ledg\" because signal was never assigned a value" {  } { { "writeToSD.vhd" "" { Text "/media/Internal31/IREECE/Code/writeToSD.vhd" 21 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1405809938827 "|writeToSD|writeData:wrtSD"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "gpio_1\[1\] GND " "Pin \"gpio_1\[1\]\" is stuck at GND" {  } { { "topLevel.vhd" "" { Text "/media/Internal31/IREECE/Code/topLevel.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1405809952136 "|writeToSD|gpio_1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "gpio_1\[2\] GND " "Pin \"gpio_1\[2\]\" is stuck at GND" {  } { { "topLevel.vhd" "" { Text "/media/Internal31/IREECE/Code/topLevel.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1405809952136 "|writeToSD|gpio_1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "gpio_1\[4\] GND " "Pin \"gpio_1\[4\]\" is stuck at GND" {  } { { "topLevel.vhd" "" { Text "/media/Internal31/IREECE/Code/topLevel.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1405809952136 "|writeToSD|gpio_1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "gpio_1\[5\] GND " "Pin \"gpio_1\[5\]\" is stuck at GND" {  } { { "topLevel.vhd" "" { Text "/media/Internal31/IREECE/Code/topLevel.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1405809952136 "|writeToSD|gpio_1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "gpio_1\[6\] GND " "Pin \"gpio_1\[6\]\" is stuck at GND" {  } { { "topLevel.vhd" "" { Text "/media/Internal31/IREECE/Code/topLevel.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1405809952136 "|writeToSD|gpio_1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "gpio_1\[8\] GND " "Pin \"gpio_1\[8\]\" is stuck at GND" {  } { { "topLevel.vhd" "" { Text "/media/Internal31/IREECE/Code/topLevel.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1405809952136 "|writeToSD|gpio_1[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledg\[0\] GND " "Pin \"ledg\[0\]\" is stuck at GND" {  } { { "topLevel.vhd" "" { Text "/media/Internal31/IREECE/Code/topLevel.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1405809952136 "|writeToSD|ledg[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledg\[1\] GND " "Pin \"ledg\[1\]\" is stuck at GND" {  } { { "topLevel.vhd" "" { Text "/media/Internal31/IREECE/Code/topLevel.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1405809952136 "|writeToSD|ledg[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledg\[2\] GND " "Pin \"ledg\[2\]\" is stuck at GND" {  } { { "topLevel.vhd" "" { Text "/media/Internal31/IREECE/Code/topLevel.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1405809952136 "|writeToSD|ledg[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledg\[3\] GND " "Pin \"ledg\[3\]\" is stuck at GND" {  } { { "topLevel.vhd" "" { Text "/media/Internal31/IREECE/Code/topLevel.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1405809952136 "|writeToSD|ledg[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledg\[4\] GND " "Pin \"ledg\[4\]\" is stuck at GND" {  } { { "topLevel.vhd" "" { Text "/media/Internal31/IREECE/Code/topLevel.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1405809952136 "|writeToSD|ledg[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledg\[5\] GND " "Pin \"ledg\[5\]\" is stuck at GND" {  } { { "topLevel.vhd" "" { Text "/media/Internal31/IREECE/Code/topLevel.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1405809952136 "|writeToSD|ledg[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledg\[6\] GND " "Pin \"ledg\[6\]\" is stuck at GND" {  } { { "topLevel.vhd" "" { Text "/media/Internal31/IREECE/Code/topLevel.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1405809952136 "|writeToSD|ledg[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledg\[7\] GND " "Pin \"ledg\[7\]\" is stuck at GND" {  } { { "topLevel.vhd" "" { Text "/media/Internal31/IREECE/Code/topLevel.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1405809952136 "|writeToSD|ledg[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledg\[8\] GND " "Pin \"ledg\[8\]\" is stuck at GND" {  } { { "topLevel.vhd" "" { Text "/media/Internal31/IREECE/Code/topLevel.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1405809952136 "|writeToSD|ledg[8]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1405809952136 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1405809953109 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1405809953109 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[0\] " "No output dependent on input pin \"key\[0\]\"" {  } { { "topLevel.vhd" "" { Text "/media/Internal31/IREECE/Code/topLevel.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1405809953619 "|writeToSD|key[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[1\] " "No output dependent on input pin \"key\[1\]\"" {  } { { "topLevel.vhd" "" { Text "/media/Internal31/IREECE/Code/topLevel.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1405809953619 "|writeToSD|key[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[2\] " "No output dependent on input pin \"key\[2\]\"" {  } { { "topLevel.vhd" "" { Text "/media/Internal31/IREECE/Code/topLevel.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1405809953619 "|writeToSD|key[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[3\] " "No output dependent on input pin \"key\[3\]\"" {  } { { "topLevel.vhd" "" { Text "/media/Internal31/IREECE/Code/topLevel.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1405809953619 "|writeToSD|key[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1405809953619 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "643 " "Implemented 643 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1405809953620 ""} { "Info" "ICUT_CUT_TM_OPINS" "39 " "Implemented 39 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1405809953620 ""} { "Info" "ICUT_CUT_TM_LCELLS" "598 " "Implemented 598 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1405809953620 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1405809953620 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "724 " "Peak virtual memory: 724 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1405809953632 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 19 18:45:53 2014 " "Processing ended: Sat Jul 19 18:45:53 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1405809953632 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1405809953632 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1405809953632 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1405809953632 ""}
