
****** PlanAhead v14.2 (64-bit)
  **** Build 194362 by xbuild on Fri Jul 20 18:52:11 MDT 2012
    ** Copyright 1986-1999, 2001-2012 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Common 17-86] Your PlanAhead license expires in -238 day(s)
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source X:/EC311/FinalProj/DigiLock/DigiLock-master/DigiLock/pa.fromHdl.tcl
# create_project -name DigiLock -dir "X:/EC311/FinalProj/DigiLock/DigiLock-master/DigiLock/planAhead_run_1" -part xc6slx16csg324-3
Parsing template File [C:/Xilinx/14.2/ISE_DS/ISE/data/projnav/templates/verilog.xml].
Finished parsing template File [C:/Xilinx/14.2/ISE_DS/ISE/data/projnav/templates/verilog.xml].
Parsing template File [C:/Xilinx/14.2/ISE_DS/ISE/data/projnav/templates/vhdl.xml].
Finished parsing template File [C:/Xilinx/14.2/ISE_DS/ISE/data/projnav/templates/vhdl.xml].
Parsing template File [C:/Xilinx/14.2/ISE_DS/ISE/data/projnav/templates/ucf.xml].
Finished parsing template File [C:/Xilinx/14.2/ISE_DS/ISE/data/projnav/templates/ucf.xml].
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "main.ucf" [current_fileset -constrset]
Adding file 'X:/EC311/FinalProj/DigiLock/DigiLock-master/DigiLock/main.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {src/binary_to_segment.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {src/seven_segment.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {src/debouncer.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {src/clk_divider.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {src/ASM.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {fast_clock.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {src/main.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set_property top main $srcset
# add_files [list {main.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc6slx16csg324-3
Using Verific elaboration
Parsing VHDL file "C:/Xilinx/14.2/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "X:/EC311/FinalProj/DigiLock/DigiLock-master/DigiLock/src/binary_to_segment.v" into library work
Analyzing Verilog file "X:/EC311/FinalProj/DigiLock/DigiLock-master/DigiLock/src/seven_segment.v" into library work
Analyzing Verilog file "X:/EC311/FinalProj/DigiLock/DigiLock-master/DigiLock/src/debouncer.v" into library work
Analyzing Verilog file "X:/EC311/FinalProj/DigiLock/DigiLock-master/DigiLock/src/clk_divider.v" into library work
Analyzing Verilog file "X:/EC311/FinalProj/DigiLock/DigiLock-master/DigiLock/src/ASM.v" into library work
Analyzing Verilog file "X:/EC311/FinalProj/DigiLock/DigiLock-master/DigiLock/fast_clock.v" into library work
Analyzing Verilog file "X:/EC311/FinalProj/DigiLock/DigiLock-master/DigiLock/src/main.v" into library work
Loading clock regions from C:/Xilinx/14.2/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.2/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockBuffers.xml
Loading package pin functions from C:/Xilinx/14.2/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from C:/Xilinx/14.2/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/csg324/Package.xml
Loading io standards from C:/Xilinx/14.2/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from C:/Xilinx/14.2/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : C:/Xilinx/14.2/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [X:/EC311/FinalProj/DigiLock/DigiLock-master/DigiLock/main.ucf]
Finished Parsing UCF File [X:/EC311/FinalProj/DigiLock/DigiLock-master/DigiLock/main.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 77be92db
open_rtl_design: Time (s): elapsed = 00:00:06 . Memory (MB): peak = 573.980 ; gain = 151.941
startgroup
set_property package_pin C4 [get_ports rst]
endgroup
save_design
exit
INFO: [Common 17-206] Exiting PlanAhead...
INFO: [Common 17-83] Releasing license: PlanAhead
