L -200 0 300 0 -1 16
T -200 10 0.00 0.00 41 0 0 0 0 12 0
DECLARATIONS
P "HDL_DIRECT" "WARNING: OLD SYMBOL. USE VHDL_DECS OR VERILOG_DECS INSTEAD." -200 100 0.00 0.00 41 0 0 0 0 0 1 0 80
P "FIXED_RANGES" "YES" -200 -200 0.00 0.00 37 0 0 0 0 1 1 0 80
P "VHDL_SCALAR_TYPE" "STD_LOGIC" -200 -250 0.00 0.00 37 0 0 0 0 1 1 0 80
P "VHDL_VECTOR_TYPE" "STD_LOGIC_VECTOR" -200 -300 0.00 0.00 37 0 0 0 0 1 1 0 80
P "LIBRARY1" "IEEE" -200 -350 0.00 0.00 37 0 0 0 0 1 1 0 80
P "USE1" "IEEE.STD_LOGIC_1164.ALL" -200 -400 0.00 0.00 37 0 0 0 0 1 1 0 80
P "SYNOPSYS_PRAGMA" "YES" -200 -450 0.00 0.00 37 0 0 0 0 1 1 0 80
P "PATH" "?" -200 75 0.00 0.00 41 0 0 0 0 0 0 0 80
P "HDL_SCHEMATIC" "TYPE1" -200 -50 0.00 0.00 37 0 0 0 0 1 1 0 80
P "ONE_ARCHITECTURE" "ONE_PAGE" -200 -150 0.00 0.00 37 0 0 0 0 1 1 0 80
