
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.227660                       # Number of seconds simulated
sim_ticks                                227659767000                       # Number of ticks simulated
final_tick                               227659767000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 228058                       # Simulator instruction rate (inst/s)
host_op_rate                                   493053                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              914009900                       # Simulator tick rate (ticks/s)
host_mem_usage                                 809504                       # Number of bytes of host memory used
host_seconds                                   249.08                       # Real time elapsed on the host
sim_insts                                    56804272                       # Number of instructions simulated
sim_ops                                     122808599                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED 227659767000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::cpu.inst            23680                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::cpu.data            10368                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               34048                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::cpu.inst        23680                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          23680                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::cpu.inst               370                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::cpu.data               162                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  532                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::cpu.inst              104015                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::cpu.data               45542                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total                 149557                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::cpu.inst         104015                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total            104015                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::cpu.inst             104015                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::cpu.data              45542                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total                149557                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.readReqs                          532                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                        532                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                   34048                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                    34048                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                104                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                 52                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                 58                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                 22                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                 23                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                 33                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                 20                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                  7                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                 53                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                 34                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10                 5                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12                 4                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13                69                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14                24                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15                24                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                   227659653000                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                    532                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                      460                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                       69                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        3                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          108                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     290.962963                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    187.559651                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    285.866642                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127            36     33.33%     33.33% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255           22     20.37%     53.70% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           24     22.22%     75.93% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511            5      4.63%     80.56% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639            6      5.56%     86.11% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767            2      1.85%     87.96% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895            4      3.70%     91.67% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023            1      0.93%     92.59% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151            8      7.41%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           108                       # Bytes accessed per row activation
system.mem_ctrl.totQLat                       7923250                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                 17898250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                     2660000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      14893.33                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 33643.33                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                          0.15                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                       0.15                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.00                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.00                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                       417                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  78.38                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                   427931678.57                       # Average gap between requests
system.mem_ctrl.pageHitRate                     78.38                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                    414120                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                    204930                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                  2277660                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          6146400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy               6183360                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy                232320                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy         22663200                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy          4527360                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy       54620739240                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy             54663388590                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             240.110009                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime          227645542000                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE        336000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF        2606000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF  227584111750                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN     11790000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT       11217750                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN     49705500                       # Time in different power states
system.mem_ctrl_1.actEnergy                    406980                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                    204930                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                  1520820                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          5531760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy               3857760                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy                266400                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy         20476680                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy          4910400                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy       54622853340                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy             54660029070                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             240.095252                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime          227650161500                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE        451000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF        2346000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF  227592921000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN     12787250                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT        6355250                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN     44906500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 227659767000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                      12                       # Number of BP lookups
system.cpu.branchPred.condPredicted                12                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect                 6                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                    6                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups               6                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses                6                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted            1                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 227659767000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    19600938                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     8001060                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                            38                       # TLB misses on read requests
system.cpu.dtb.wrMisses                             8                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                16000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 227659767000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 227659767000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     5201975                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            31                       # TLB misses on write requests
system.cpu.workload.numSyscalls                     7                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    227659767000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        227659767                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                    56804272                       # Number of instructions committed
system.cpu.committedOps                     122808599                       # Number of ops (including micro ops) committed
system.cpu.discardedOps                       1202241                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.cpi                               4.007793                       # CPI: cycles per instruction
system.cpu.ipc                               0.249514                       # IPC: instructions per cycle
system.cpu.op_class_0::No_OpClass              800038      0.65%      0.65% # Class of committed instruction
system.cpu.op_class_0::IntAlu                40006643     32.58%     33.23% # Class of committed instruction
system.cpu.op_class_0::IntMult                 400005      0.33%     33.55% # Class of committed instruction
system.cpu.op_class_0::IntDiv                 5600021      4.56%     38.11% # Class of committed instruction
system.cpu.op_class_0::FloatAdd              48800106     39.74%     77.85% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     77.85% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     77.85% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     77.85% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     77.85% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     77.85% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     77.85% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     77.85% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     77.85% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     77.85% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     77.85% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     77.85% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     77.85% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     77.85% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     77.85% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     77.85% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     77.85% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     77.85% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     77.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     77.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     77.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     77.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     77.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     77.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     77.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     77.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     77.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     77.85% # Class of committed instruction
system.cpu.op_class_0::MemRead                4000741      3.26%     81.11% # Class of committed instruction
system.cpu.op_class_0::MemWrite               3200869      2.61%     83.71% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead          15200024     12.38%     96.09% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite          4800152      3.91%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                122808599                       # Class of committed instruction
system.cpu.tickCycles                       227216238                       # Number of cycles that the object actually ticked
system.cpu.idleCycles                          443529                       # Total number of cycles that the object has spent stopped
system.cpu.fetch2.int_instructions                 19                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.load_instructions                 0                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions                0                       # Number of memory store instructions successfully decoded
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 227659767000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements                 0                       # number of replacements
system.cpu.dcache.tags.tagsinuse           145.985718                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            26801675                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               162                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs          165442.438272                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   145.985718                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.142564                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.142564                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          162                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          146                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.158203                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          53603996                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         53603996                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 227659767000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     18800816                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        18800816                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      8000859                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        8000859                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      26801675                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         26801675                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     26801675                       # number of overall hits
system.cpu.dcache.overall_hits::total        26801675                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data           79                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            79                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data          163                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          163                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data          242                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            242                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data          242                       # number of overall misses
system.cpu.dcache.overall_misses::total           242                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data      9584000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      9584000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     16841000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     16841000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data     26425000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     26425000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data     26425000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     26425000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     18800895                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     18800895                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      8001022                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      8001022                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     26801917                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     26801917                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     26801917                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     26801917                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000004                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000020                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000020                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.000009                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000009                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.000009                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000009                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 121316.455696                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 121316.455696                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 103319.018405                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 103319.018405                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 109194.214876                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 109194.214876                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 109194.214876                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 109194.214876                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.ReadReq_mshr_hits::cpu.data           10                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data           70                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           70                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data           80                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           80                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data           80                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           80                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data           69                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           69                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data           93                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           93                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data          162                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          162                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data          162                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          162                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data      8086000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      8086000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data      9804000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      9804000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data     17890000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     17890000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data     17890000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     17890000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000012                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000012                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000006                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000006                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 117188.405797                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 117188.405797                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 105419.354839                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 105419.354839                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 110432.098765                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 110432.098765                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 110432.098765                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 110432.098765                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 227659767000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements               177                       # number of replacements
system.cpu.icache.tags.tagsinuse           221.980222                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             5201574                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               400                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          13003.935000                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   221.980222                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.867110                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.867110                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          223                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          196                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.871094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          10404350                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         10404350                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 227659767000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst      5201574                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         5201574                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst       5201574                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          5201574                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst      5201574                       # number of overall hits
system.cpu.icache.overall_hits::total         5201574                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          401                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           401                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          401                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            401                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          401                       # number of overall misses
system.cpu.icache.overall_misses::total           401                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     41074000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     41074000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     41074000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     41074000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     41074000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     41074000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst      5201975                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      5201975                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst      5201975                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      5201975                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst      5201975                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      5201975                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000077                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000077                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000077                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000077                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000077                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000077                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 102428.927681                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 102428.927681                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 102428.927681                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 102428.927681                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 102428.927681                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 102428.927681                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          401                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          401                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          401                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          401                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          401                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          401                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     40274000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     40274000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     40274000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     40274000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     40274000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     40274000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000077                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000077                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000077                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000077                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000077                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000077                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 100433.915212                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 100433.915212                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 100433.915212                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 100433.915212                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 100433.915212                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 100433.915212                       # average overall mshr miss latency
system.l2bus.snoop_filter.tot_requests            739                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests          179                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED 227659767000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 469                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               177                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                 93                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                93                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            469                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side          977                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          324                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    1301                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        25600                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        10368                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    35968                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                 0                       # Total snoops (count)
system.l2bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                562                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.003559                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.059602                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                      560     99.64%     99.64% # Request fanout histogram
system.l2bus.snoop_fanout::1                        2      0.36%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                  562                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy               739000                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             1200000                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy              486000                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 227659767000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.replacements                    0                       # number of replacements
system.l2cache.tags.tagsinuse              490.944733                       # Cycle average of tags in use
system.l2cache.tags.total_refs                    207                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                  532                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 0.389098                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                87000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::cpu.inst   344.959000                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::cpu.data   145.985733                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::cpu.inst     0.084219                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::cpu.data     0.035641                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.119860                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024          532                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           41                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4          491                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.129883                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                 6444                       # Number of tag accesses
system.l2cache.tags.data_accesses                6444                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED 227659767000                       # Cumulative time (in ticks) in various power states
system.l2cache.ReadSharedReq_hits::cpu.inst           30                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total           30                       # number of ReadSharedReq hits
system.l2cache.demand_hits::cpu.inst               30                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                  30                       # number of demand (read+write) hits
system.l2cache.overall_hits::cpu.inst              30                       # number of overall hits
system.l2cache.overall_hits::total                 30                       # number of overall hits
system.l2cache.ReadExReq_misses::cpu.data           93                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total             93                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::cpu.inst          370                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::cpu.data           69                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          439                       # number of ReadSharedReq misses
system.l2cache.demand_misses::cpu.inst            370                       # number of demand (read+write) misses
system.l2cache.demand_misses::cpu.data            162                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               532                       # number of demand (read+write) misses
system.l2cache.overall_misses::cpu.inst           370                       # number of overall misses
system.l2cache.overall_misses::cpu.data           162                       # number of overall misses
system.l2cache.overall_misses::total              532                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::cpu.data      9524000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total      9524000                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.inst     38440000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.data      7878000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     46318000                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::cpu.inst     38440000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::cpu.data     17402000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     55842000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::cpu.inst     38440000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::cpu.data     17402000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     55842000                       # number of overall miss cycles
system.l2cache.ReadExReq_accesses::cpu.data           93                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total           93                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.inst          400                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.data           69                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          469                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::cpu.inst          400                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::cpu.data          162                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total             562                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::cpu.inst          400                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::cpu.data          162                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total            562                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::cpu.data            1                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.inst     0.925000                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.936034                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::cpu.inst     0.925000                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::cpu.data            1                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.946619                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::cpu.inst     0.925000                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::cpu.data            1                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.946619                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::cpu.data 102408.602151                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 102408.602151                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.inst 103891.891892                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 114173.913043                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 105507.972665                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::cpu.inst 103891.891892                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::cpu.data 107419.753086                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 104966.165414                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.inst 103891.891892                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.data 107419.753086                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 104966.165414                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.ReadExReq_mshr_misses::cpu.data           93                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total           93                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.inst          370                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.data           69                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          439                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::cpu.inst          370                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::cpu.data          162                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          532                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::cpu.inst          370                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::cpu.data          162                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          532                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::cpu.data      7664000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total      7664000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.inst     31040000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data      6498000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     37538000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.inst     31040000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.data     14162000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     45202000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.inst     31040000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.data     14162000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     45202000                       # number of overall MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.inst     0.925000                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.936034                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::cpu.inst     0.925000                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::cpu.data            1                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.946619                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::cpu.inst     0.925000                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::cpu.data            1                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.946619                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 82408.602151                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 82408.602151                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 83891.891892                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 94173.913043                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 85507.972665                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.inst 83891.891892                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.data 87419.753086                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 84966.165414                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.inst 83891.891892                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.data 87419.753086                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 84966.165414                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests           532                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 227659767000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                439                       # Transaction distribution
system.membus.trans_dist::ReadExReq                93                       # Transaction distribution
system.membus.trans_dist::ReadExResp               93                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           439                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         1064                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         1064                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1064                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        34048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        34048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   34048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               532                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     532    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 532                       # Request fanout histogram
system.membus.reqLayer2.occupancy              532000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy            2827750                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
