Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Wed Nov 30 13:12:24 2022
| Host         : amd running 64-bit Ubuntu 20.04.5 LTS
| Command      : report_control_sets -verbose -file wave_gen_control_sets_placed.rpt
| Design       : wave_gen
| Device       : xcku040
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    43 |
|    Minimum number of control sets                        |    43 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    34 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    43 |
| >= 0 to < 4        |    13 |
| >= 4 to < 6        |     5 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     5 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |    13 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              11 |           10 |
| No           | No                    | Yes                    |               6 |            2 |
| No           | Yes                   | No                     |             134 |           45 |
| Yes          | No                    | No                     |              43 |           14 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             252 |           56 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------------+------------------+----------------+--------------+
|              Clock Signal             |                         Enable Signal                        |                          Set/Reset Signal                          | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------------+------------------+----------------+--------------+
|  clk_gen_i0/clk_core_i0/inst/clk_out1 | resp_gen_i0/to_bcd_i0/val_d1_reg_0                           | cmd_parse_i0/val_d1_reg                                            |                1 |              2 |         2.00 |
|  clk_gen_i0/clk_core_i0/inst/clk_out2 |                                                              | clk_gen_i0/int_rst                                                 |                1 |              2 |         2.00 |
|  clk_gen_i0/clk_core_i0/inst/clk_out1 | resp_gen_i0/to_bcd_i0/val_d1_reg_0                           | cmd_parse_i0/val_d1_reg_0                                          |                1 |              2 |         2.00 |
|  clk_gen_i0/clk_core_i0/inst/clk_out1 | resp_gen_i0/to_bcd_i0/val_d1_reg_0                           | cmd_parse_i0/val_d1_reg_1                                          |                1 |              2 |         2.00 |
|  clk_gen_i0/clk_core_i0/inst/clk_out1 | cmd_parse_i0/send_resp_type[1]_i_1_n_0                       | rst_gen_i0/reset_bridge_clk_rx_i0/rst_clk_rx                       |                2 |              2 |         1.00 |
|  clk_gen_i0/BUFGCE_clk_samp_i0_0      |                                                              | clk_gen_i0/int_rst                                                 |                1 |              2 |         2.00 |
|  clk_gen_i0/clk_core_i0/inst/clk_out1 |                                                              | clk_gen_i0/int_rst                                                 |                1 |              2 |         2.00 |
|  clk_gen_i0/clk_core_i0/inst/clk_out2 |                                                              |                                                                    |                3 |              3 |         1.00 |
|  clk_gen_i0/clk_core_i0/inst/clk_out1 | cmd_parse_i0/FSM_sequential_state[2]_i_1_n_0                 | rst_gen_i0/reset_bridge_clk_rx_i0/rst_clk_rx                       |                2 |              3 |         1.50 |
|  clk_gen_i0/clk_core_i0/inst/clk_out1 | uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[6]_0[0]                | rst_gen_i0/reset_bridge_clk_rx_i0/rst_clk_rx                       |                2 |              3 |         1.50 |
|  clk_gen_i0/clk_core_i0/inst/clk_out1 | uart_rx_i0/uart_rx_ctl_i0/bit_cnt[2]_i_2_n_0                 | uart_rx_i0/uart_rx_ctl_i0/bit_cnt[2]_i_1_n_0                       |                1 |              3 |         3.00 |
|  clk_gen_i0/clk_core_i0/inst/clk_out1 | uart_rx_i0/uart_rx_ctl_i0/over_sample_cnt[2]_i_1_n_0         | rst_gen_i0/reset_bridge_clk_rx_i0/rst_clk_rx                       |                1 |              3 |         3.00 |
|  clk_gen_i0/clk_core_i0/inst/clk_out2 | uart_tx_i0/uart_tx_ctl_i0/bit_cnt[2]_i_2__0_n_0              | uart_tx_i0/uart_tx_ctl_i0/bit_cnt[2]_i_1__0_n_0                    |                1 |              3 |         3.00 |
|  clk_gen_i0/clk_core_i0/inst/clk_out2 | uart_tx_i0/uart_tx_ctl_i0/FSM_sequential_state[1]_i_1__1_n_0 | rst_gen_i0/reset_bridge_clk_tx_i0/rst_clk_tx                       |                1 |              4 |         4.00 |
|  clk_gen_i0/clk_core_i0/inst/clk_out1 | resp_gen_i0/char_cnt                                         | resp_gen_i0/char_cnt[3]_i_1_n_0                                    |                1 |              4 |         4.00 |
|  clk_gen_i0/clk_core_i0/inst/clk_out2 | dac_spi_i0/bit_cnt[4]_i_1_n_0                                | rst_gen_i0/reset_bridge_clk_tx_i0/rst_clk_tx                       |                2 |              4 |         2.00 |
|  clk_gen_i0/clk_core_i0/inst/clk_out1 | uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[1]_i_1_n_0    | rst_gen_i0/reset_bridge_clk_rx_i0/rst_clk_rx                       |                3 |              4 |         1.33 |
|  clk_gen_i0/clk_core_i0/inst/clk_out2 | uart_tx_i0/uart_tx_ctl_i0/over_sample_cnt[3]_i_1_n_0         | rst_gen_i0/reset_bridge_clk_tx_i0/rst_clk_tx                       |                1 |              4 |         4.00 |
|  clk_gen_i0/clk_core_i0/inst/clk_out1 |                                                              | uart_rx_i0/uart_baud_gen_rx_i0/internal_count[6]_i_1_n_0           |                2 |              7 |         3.50 |
|  clk_gen_i0/clk_core_i0/inst/clk_out2 |                                                              | uart_tx_i0/uart_baud_gen_tx_i0/internal_count[6]_i_1__0_n_0        |                2 |              7 |         3.50 |
|  clk_gen_i0/clk_core_i0/inst/clk_out1 | cmd_parse_i0/cur_cmd                                         | rst_gen_i0/reset_bridge_clk_rx_i0/rst_clk_rx                       |                4 |              7 |         1.75 |
|  clk_gen_i0/clk_core_i0/inst/clk_out1 |                                                              |                                                                    |                7 |              8 |         1.14 |
|  clk_gen_i0/clk_core_i0/inst/clk_out1 | uart_rx_i0/uart_rx_ctl_i0/p_27_in                            | rst_gen_i0/reset_bridge_clk_rx_i0/rst_clk_rx                       |                5 |              8 |         1.60 |
|  clk_gen_i0/clk_core_i0/inst/clk_out1 | cmd_parse_i0/cmd_samp_ram_addr[9]_i_1_n_0                    | rst_gen_i0/reset_bridge_clk_rx_i0/rst_clk_rx                       |                5 |             10 |         2.00 |
|  clk_gen_i0/BUFGCE_clk_samp_i0_0      | samp_gen_i0/samp_cnt0                                        | samp_gen_i0/meta_harden_samp_gen_go_i0/SR[0]                       |                2 |             10 |         5.00 |
|  clk_gen_i0/clk_core_i0/inst/clk_out1 | cmd_parse_i0/E[0]                                            | rst_gen_i0/reset_bridge_clk_rx_i0/rst_clk_rx                       |                5 |             11 |         2.20 |
|  clk_gen_i0/clk_core_i0/inst/clk_out1 | cmd_parse_i0/nsamp                                           | rst_gen_i0/reset_bridge_clk_rx_i0/rst_clk_rx                       |                4 |             11 |         2.75 |
|  clk_gen_i0/clk_core_i0/inst/clk_out2 | clkx_nsamp_i0/meta_harden_bus_new_i0/E[0]                    |                                                                    |                5 |             11 |         2.20 |
|  clk_gen_i0/BUFGCE_clk_samp_i0_0      |                                                              | rst_gen_i0/reset_bridge_clk_samp_i0/SR[0]                          |                4 |             12 |         3.00 |
|  clk_gen_i0/clk_core_i0/inst/clk_out1 | resp_gen_i0/to_bcd_i0/val_d1_reg_0                           | rst_gen_i0/reset_bridge_clk_rx_i0/rst_clk_rx                       |                8 |             12 |         1.50 |
|  clk_gen_i0/BUFGCE_clk_samp_i0_0      | samp_gen_i0/meta_harden_samp_gen_go_i0/E[0]                  | rst_gen_i0/reset_bridge_clk_samp_i0/SR[0]                          |                3 |             16 |         5.33 |
|  clk_gen_i0/clk_core_i0/inst/clk_out1 | cmd_parse_i0/cmd_samp_ram_din[15]_i_1_n_0                    | rst_gen_i0/reset_bridge_clk_rx_i0/rst_clk_rx                       |                5 |             16 |         3.20 |
|  clk_gen_i0/clk_core_i0/inst/clk_out1 | cmd_parse_i0/speed                                           | rst_gen_i0/reset_bridge_clk_rx_i0/rst_clk_rx                       |                6 |             16 |         2.67 |
|  clk_gen_i0/clk_core_i0/inst/clk_out1 | cmd_parse_i0/prescale_new_reg_0[0]                           | rst_gen_i0/reset_bridge_clk_rx_i0/rst_clk_rx                       |                5 |             16 |         3.20 |
|  clk_gen_i0/clk_core_i0/inst/clk_out1 | cmd_parse_i0/send_resp_data[15]_i_1_n_0                      | rst_gen_i0/reset_bridge_clk_rx_i0/rst_clk_rx                       |                8 |             16 |         2.00 |
|  clk_gen_i0/clk_core_i0/inst/clk_out1 | cmd_parse_i0/prescale                                        | rst_gen_i0/reset_bridge_clk_rx_i0/rst_clk_rx                       |                7 |             16 |         2.29 |
|  clk_gen_i0/clk_core_i0/inst/clk_out1 | cmd_parse_i0/speed_new_reg_0[0]                              | rst_gen_i0/reset_bridge_clk_rx_i0/rst_clk_rx                       |                4 |             16 |         4.00 |
|  clk_gen_i0/clk_core_i0/inst/clk_out2 | clkx_spd_i0/meta_harden_bus_new_i0/E[0]                      |                                                                    |                4 |             16 |         4.00 |
|  clk_gen_i0/clk_core_i0/inst/clk_out2 | clkx_pre_i0/meta_harden_bus_new_i0/E[0]                      |                                                                    |                5 |             16 |         3.20 |
|  clk_gen_i0/clk_core_i0/inst/clk_out2 |                                                              | lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/signal_out_reg_reg |                3 |             18 |         6.00 |
|  clk_gen_i0/clk_core_i0/inst/clk_out1 | cmd_parse_i0/FSM_sequential_state_reg[2]_0[0]                | rst_gen_i0/reset_bridge_clk_rx_i0/rst_clk_rx                       |                8 |             28 |         3.50 |
|  clk_gen_i0/clk_core_i0/inst/clk_out1 |                                                              | rst_gen_i0/reset_bridge_clk_rx_i0/rst_clk_rx                       |               14 |             30 |         2.14 |
|  clk_gen_i0/clk_core_i0/inst/clk_out2 |                                                              | rst_gen_i0/reset_bridge_clk_tx_i0/rst_clk_tx                       |               24 |             60 |         2.50 |
+---------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------------+------------------+----------------+--------------+


