#-----------------------------------------------------------
# Vivado v2021.1.1 (64-bit)
# SW Build 3286242 on Wed Jul 28 13:10:47 MDT 2021
# IP Build 3279568 on Wed Jul 28 16:48:48 MDT 2021
# Start of session at: Sat Dec  4 19:49:31 2021
# Process ID: 57728
# Current directory: C:/Users/marc/Desktop/yolo/hardware/testing/test.runs/impl_1
# Command line: vivado.exe -log test_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source test_wrapper.tcl -notrace
# Log file: C:/Users/marc/Desktop/yolo/hardware/testing/test.runs/impl_1/test_wrapper.vdi
# Journal file: C:/Users/marc/Desktop/yolo/hardware/testing/test.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source test_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Programs/Xilinx/Vivado/2021.1/data/ip'.
add_files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1353.277 ; gain = 0.000
Command: link_design -top test_wrapper -part xc7z020clg400-3
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-3
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/marc/Desktop/yolo/hardware/testing/test.gen/sources_1/bd/test/ip/test_axi_dma_from_pl_to_ps_0/test_axi_dma_from_pl_to_ps_0.dcp' for cell 'test_i/axi_dma_from_pl_to_ps'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/marc/Desktop/yolo/hardware/testing/test.gen/sources_1/bd/test/ip/test_axi_dma_from_ps_to_pl_0/test_axi_dma_from_ps_to_pl_0.dcp' for cell 'test_i/axi_dma_from_ps_to_pl'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/marc/Desktop/yolo/hardware/testing/test.gen/sources_1/bd/test/ip/test_axi_smc_0/test_axi_smc_0.dcp' for cell 'test_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/marc/Desktop/yolo/hardware/testing/test.gen/sources_1/bd/test/ip/test_axi_smc_1_0/test_axi_smc_1_0.dcp' for cell 'test_i/axi_smc_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/marc/Desktop/yolo/hardware/testing/test.gen/sources_1/bd/test/ip/test_axi_smc_2_0/test_axi_smc_2_0.dcp' for cell 'test_i/axi_smc_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/marc/Desktop/yolo/hardware/testing/test.gen/sources_1/bd/test/ip/test_axis_data_fifo_0/test_axis_data_fifo_0.dcp' for cell 'test_i/axis_data_fifo'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/marc/Desktop/yolo/hardware/testing/test.gen/sources_1/bd/test/ip/test_axis_data_fifo_0_0/test_axis_data_fifo_0_0.dcp' for cell 'test_i/axis_data_fifo_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/marc/Desktop/yolo/hardware/testing/test.gen/sources_1/bd/test/ip/test_conv1D_mod_0_0/test_conv1D_mod_0_0.dcp' for cell 'test_i/conv1D_mod_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/marc/Desktop/yolo/hardware/testing/test.gen/sources_1/bd/test/ip/test_processing_system7_0_0/test_processing_system7_0_0.dcp' for cell 'test_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/marc/Desktop/yolo/hardware/testing/test.gen/sources_1/bd/test/ip/test_rst_ps7_0_50M_0/test_rst_ps7_0_50M_0.dcp' for cell 'test_i/rst_ps7_0_50M'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.672 . Memory (MB): peak = 1353.277 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 205 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/marc/Desktop/yolo/hardware/testing/test.gen/sources_1/bd/test/ip/test_axi_dma_from_pl_to_ps_0/test_axi_dma_from_pl_to_ps_0.xdc] for cell 'test_i/axi_dma_from_pl_to_ps/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/marc/Desktop/yolo/hardware/testing/test.gen/sources_1/bd/test/ip/test_axi_dma_from_pl_to_ps_0/test_axi_dma_from_pl_to_ps_0.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/marc/Desktop/yolo/hardware/testing/test.gen/sources_1/bd/test/ip/test_axi_dma_from_pl_to_ps_0/test_axi_dma_from_pl_to_ps_0.xdc:56]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [c:/Users/marc/Desktop/yolo/hardware/testing/test.gen/sources_1/bd/test/ip/test_axi_dma_from_pl_to_ps_0/test_axi_dma_from_pl_to_ps_0.xdc:61]
Finished Parsing XDC File [c:/Users/marc/Desktop/yolo/hardware/testing/test.gen/sources_1/bd/test/ip/test_axi_dma_from_pl_to_ps_0/test_axi_dma_from_pl_to_ps_0.xdc] for cell 'test_i/axi_dma_from_pl_to_ps/U0'
Parsing XDC File [c:/Users/marc/Desktop/yolo/hardware/testing/test.gen/sources_1/bd/test/ip/test_axi_dma_from_ps_to_pl_0/test_axi_dma_from_ps_to_pl_0.xdc] for cell 'test_i/axi_dma_from_ps_to_pl/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/marc/Desktop/yolo/hardware/testing/test.gen/sources_1/bd/test/ip/test_axi_dma_from_ps_to_pl_0/test_axi_dma_from_ps_to_pl_0.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/marc/Desktop/yolo/hardware/testing/test.gen/sources_1/bd/test/ip/test_axi_dma_from_ps_to_pl_0/test_axi_dma_from_ps_to_pl_0.xdc:56]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [c:/Users/marc/Desktop/yolo/hardware/testing/test.gen/sources_1/bd/test/ip/test_axi_dma_from_ps_to_pl_0/test_axi_dma_from_ps_to_pl_0.xdc:61]
Finished Parsing XDC File [c:/Users/marc/Desktop/yolo/hardware/testing/test.gen/sources_1/bd/test/ip/test_axi_dma_from_ps_to_pl_0/test_axi_dma_from_ps_to_pl_0.xdc] for cell 'test_i/axi_dma_from_ps_to_pl/U0'
Parsing XDC File [c:/Users/marc/Desktop/yolo/hardware/testing/test.gen/sources_1/bd/test/ip/test_axi_smc_0/bd_0/ip/ip_1/bd_0eb6_psr_aclk_0_board.xdc] for cell 'test_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/marc/Desktop/yolo/hardware/testing/test.gen/sources_1/bd/test/ip/test_axi_smc_0/bd_0/ip/ip_1/bd_0eb6_psr_aclk_0_board.xdc] for cell 'test_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/marc/Desktop/yolo/hardware/testing/test.gen/sources_1/bd/test/ip/test_axi_smc_0/bd_0/ip/ip_1/bd_0eb6_psr_aclk_0.xdc] for cell 'test_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/marc/Desktop/yolo/hardware/testing/test.gen/sources_1/bd/test/ip/test_axi_smc_0/bd_0/ip/ip_1/bd_0eb6_psr_aclk_0.xdc] for cell 'test_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/marc/Desktop/yolo/hardware/testing/test.gen/sources_1/bd/test/ip/test_axi_smc_1_0/bd_0/ip/ip_1/bd_809f_psr_aclk_0_board.xdc] for cell 'test_i/axi_smc_1/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/marc/Desktop/yolo/hardware/testing/test.gen/sources_1/bd/test/ip/test_axi_smc_1_0/bd_0/ip/ip_1/bd_809f_psr_aclk_0_board.xdc] for cell 'test_i/axi_smc_1/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/marc/Desktop/yolo/hardware/testing/test.gen/sources_1/bd/test/ip/test_axi_smc_1_0/bd_0/ip/ip_1/bd_809f_psr_aclk_0.xdc] for cell 'test_i/axi_smc_1/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/marc/Desktop/yolo/hardware/testing/test.gen/sources_1/bd/test/ip/test_axi_smc_1_0/bd_0/ip/ip_1/bd_809f_psr_aclk_0.xdc] for cell 'test_i/axi_smc_1/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/marc/Desktop/yolo/hardware/testing/test.gen/sources_1/bd/test/ip/test_axi_smc_2_0/bd_0/ip/ip_1/bd_806f_psr_aclk_0_board.xdc] for cell 'test_i/axi_smc_2/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/marc/Desktop/yolo/hardware/testing/test.gen/sources_1/bd/test/ip/test_axi_smc_2_0/bd_0/ip/ip_1/bd_806f_psr_aclk_0_board.xdc] for cell 'test_i/axi_smc_2/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/marc/Desktop/yolo/hardware/testing/test.gen/sources_1/bd/test/ip/test_axi_smc_2_0/bd_0/ip/ip_1/bd_806f_psr_aclk_0.xdc] for cell 'test_i/axi_smc_2/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/marc/Desktop/yolo/hardware/testing/test.gen/sources_1/bd/test/ip/test_axi_smc_2_0/bd_0/ip/ip_1/bd_806f_psr_aclk_0.xdc] for cell 'test_i/axi_smc_2/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/marc/Desktop/yolo/hardware/testing/test.gen/sources_1/bd/test/ip/test_processing_system7_0_0/test_processing_system7_0_0.xdc] for cell 'test_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/marc/Desktop/yolo/hardware/testing/test.gen/sources_1/bd/test/ip/test_processing_system7_0_0/test_processing_system7_0_0.xdc] for cell 'test_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/marc/Desktop/yolo/hardware/testing/test.gen/sources_1/bd/test/ip/test_rst_ps7_0_50M_0/test_rst_ps7_0_50M_0_board.xdc] for cell 'test_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [c:/Users/marc/Desktop/yolo/hardware/testing/test.gen/sources_1/bd/test/ip/test_rst_ps7_0_50M_0/test_rst_ps7_0_50M_0_board.xdc] for cell 'test_i/rst_ps7_0_50M/U0'
Parsing XDC File [c:/Users/marc/Desktop/yolo/hardware/testing/test.gen/sources_1/bd/test/ip/test_rst_ps7_0_50M_0/test_rst_ps7_0_50M_0.xdc] for cell 'test_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [c:/Users/marc/Desktop/yolo/hardware/testing/test.gen/sources_1/bd/test/ip/test_rst_ps7_0_50M_0/test_rst_ps7_0_50M_0.xdc] for cell 'test_i/rst_ps7_0_50M/U0'
Parsing XDC File [c:/Users/marc/Desktop/yolo/hardware/testing/test.gen/sources_1/bd/test/ip/test_axi_dma_from_pl_to_ps_0/test_axi_dma_from_pl_to_ps_0_clocks.xdc] for cell 'test_i/axi_dma_from_pl_to_ps/U0'
Finished Parsing XDC File [c:/Users/marc/Desktop/yolo/hardware/testing/test.gen/sources_1/bd/test/ip/test_axi_dma_from_pl_to_ps_0/test_axi_dma_from_pl_to_ps_0_clocks.xdc] for cell 'test_i/axi_dma_from_pl_to_ps/U0'
Parsing XDC File [c:/Users/marc/Desktop/yolo/hardware/testing/test.gen/sources_1/bd/test/ip/test_axi_dma_from_ps_to_pl_0/test_axi_dma_from_ps_to_pl_0_clocks.xdc] for cell 'test_i/axi_dma_from_ps_to_pl/U0'
Finished Parsing XDC File [c:/Users/marc/Desktop/yolo/hardware/testing/test.gen/sources_1/bd/test/ip/test_axi_dma_from_ps_to_pl_0/test_axi_dma_from_ps_to_pl_0_clocks.xdc] for cell 'test_i/axi_dma_from_ps_to_pl/U0'
INFO: [Project 1-1714] 75 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1353.277 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 56 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 56 instances

21 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:25 . Memory (MB): peak = 1353.277 ; gain = 0.000
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1353.277 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 13b406e7f

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1826.852 ; gain = 473.574

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 17 inverter(s) to 93 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: cef48bbd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.603 . Memory (MB): peak = 2055.621 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 25 cells and removed 109 cells
INFO: [Opt 31-1021] In phase Retarget, 75 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 92fe65d4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.682 . Memory (MB): peak = 2055.621 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 9 cells and removed 24 cells
INFO: [Opt 31-1021] In phase Constant propagation, 100 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: f62407db

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2055.621 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 226 cells
INFO: [Opt 31-1021] In phase Sweep, 127 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: f62407db

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2055.621 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: f62407db

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2055.621 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: f62407db

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2055.621 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 90 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              25  |             109  |                                             75  |
|  Constant propagation         |               9  |              24  |                                            100  |
|  Sweep                        |               0  |             226  |                                            127  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             90  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 2055.621 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1d4e2146e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2055.621 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 4 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 6 newly gated: 1 Total Ports: 8
Ending PowerOpt Patch Enables Task | Checksum: f0361f86

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.069 . Memory (MB): peak = 2172.699 ; gain = 0.000
Ending Power Optimization Task | Checksum: f0361f86

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2172.699 ; gain = 117.078

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: f0361f86

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2172.699 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 2172.699 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 11d5f45a3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 2172.699 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
47 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2172.699 ; gain = 819.422
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.075 . Memory (MB): peak = 2172.699 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/marc/Desktop/yolo/hardware/testing/test.runs/impl_1/test_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file test_wrapper_drc_opted.rpt -pb test_wrapper_drc_opted.pb -rpx test_wrapper_drc_opted.rpx
Command: report_drc -file test_wrapper_drc_opted.rpt -pb test_wrapper_drc_opted.pb -rpx test_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/marc/Desktop/yolo/hardware/testing/test.runs/impl_1/test_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2172.699 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: e38c880b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2172.699 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2172.699 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: c124ad15

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.930 . Memory (MB): peak = 2172.699 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 984e314f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2172.699 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 984e314f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2172.699 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 984e314f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2172.699 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 130e50106

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2172.699 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 87be16b6

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2172.699 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 87be16b6

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2172.699 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 414 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 120 nets or LUTs. Breaked 0 LUT, combined 120 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2172.699 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            120  |                   120  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            120  |                   120  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: f40f8de9

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 2172.699 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: ba161aee

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 2172.699 ; gain = 0.000
Phase 2 Global Placement | Checksum: ba161aee

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 2172.699 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: ed055817

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 2172.699 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 11ef0708f

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 2172.699 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 12a3ba7ed

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 2172.699 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 11513008a

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 2172.699 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 13433ca39

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 2172.699 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: ef2b0dfc

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 2172.699 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 15a6a791f

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 2172.699 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 15a6a791f

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 2172.699 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 27c54e60d

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=11.730 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1ba5df3ad

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.311 . Memory (MB): peak = 2172.699 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1df0d0637

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.340 . Memory (MB): peak = 2172.699 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 27c54e60d

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 2172.699 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=11.730. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 2906fa072

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 2172.699 ; gain = 0.000

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 2172.699 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 2906fa072

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 2172.699 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2906fa072

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 2172.699 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 2906fa072

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 2172.699 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 2906fa072

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 2172.699 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2172.699 ; gain = 0.000

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 2172.699 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 297675f20

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 2172.699 ; gain = 0.000
Ending Placer Task | Checksum: 1ac32074d

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 2172.699 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
82 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 2172.699 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.852 . Memory (MB): peak = 2172.699 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/marc/Desktop/yolo/hardware/testing/test.runs/impl_1/test_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file test_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 2172.699 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file test_wrapper_utilization_placed.rpt -pb test_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file test_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 2172.699 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
91 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.880 . Memory (MB): peak = 2172.699 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/marc/Desktop/yolo/hardware/testing/test.runs/impl_1/test_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: fbc9aff8 ConstDB: 0 ShapeSum: b0685755 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 126ea2d72

Time (s): cpu = 00:00:25 ; elapsed = 00:00:20 . Memory (MB): peak = 2235.344 ; gain = 62.645
Post Restoration Checksum: NetGraph: 7fdc3f78 NumContArr: a70dedfa Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 126ea2d72

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 2235.348 ; gain = 62.648

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 126ea2d72

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 2241.992 ; gain = 69.293

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 126ea2d72

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 2241.992 ; gain = 69.293
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 4df2fea5

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 2269.438 ; gain = 96.738
INFO: [Route 35-416] Intermediate Timing Summary | WNS=11.644 | TNS=0.000  | WHS=-0.383 | THS=-436.549|

Phase 2 Router Initialization | Checksum: 52d09ae5

Time (s): cpu = 00:00:31 ; elapsed = 00:00:25 . Memory (MB): peak = 2321.590 ; gain = 148.891

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 6766
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 6766
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 52d09ae5

Time (s): cpu = 00:00:31 ; elapsed = 00:00:25 . Memory (MB): peak = 2321.590 ; gain = 148.891
Phase 3 Initial Routing | Checksum: 16bc6f578

Time (s): cpu = 00:00:32 ; elapsed = 00:00:26 . Memory (MB): peak = 2321.590 ; gain = 148.891

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 368
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=11.445 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 12eeb429f

Time (s): cpu = 00:00:35 ; elapsed = 00:00:28 . Memory (MB): peak = 2321.590 ; gain = 148.891
Phase 4 Rip-up And Reroute | Checksum: 12eeb429f

Time (s): cpu = 00:00:35 ; elapsed = 00:00:28 . Memory (MB): peak = 2321.590 ; gain = 148.891

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 12eeb429f

Time (s): cpu = 00:00:35 ; elapsed = 00:00:28 . Memory (MB): peak = 2321.590 ; gain = 148.891

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 12eeb429f

Time (s): cpu = 00:00:35 ; elapsed = 00:00:28 . Memory (MB): peak = 2321.590 ; gain = 148.891
Phase 5 Delay and Skew Optimization | Checksum: 12eeb429f

Time (s): cpu = 00:00:35 ; elapsed = 00:00:28 . Memory (MB): peak = 2321.590 ; gain = 148.891

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 12d1825f0

Time (s): cpu = 00:00:36 ; elapsed = 00:00:28 . Memory (MB): peak = 2321.590 ; gain = 148.891
INFO: [Route 35-416] Intermediate Timing Summary | WNS=11.532 | TNS=0.000  | WHS=0.043  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 14ba5ec4f

Time (s): cpu = 00:00:36 ; elapsed = 00:00:28 . Memory (MB): peak = 2321.590 ; gain = 148.891
Phase 6 Post Hold Fix | Checksum: 14ba5ec4f

Time (s): cpu = 00:00:36 ; elapsed = 00:00:28 . Memory (MB): peak = 2321.590 ; gain = 148.891

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.94693 %
  Global Horizontal Routing Utilization  = 1.21425 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1ff5a513c

Time (s): cpu = 00:00:36 ; elapsed = 00:00:28 . Memory (MB): peak = 2321.590 ; gain = 148.891

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1ff5a513c

Time (s): cpu = 00:00:36 ; elapsed = 00:00:28 . Memory (MB): peak = 2321.590 ; gain = 148.891

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 22121864c

Time (s): cpu = 00:00:37 ; elapsed = 00:00:29 . Memory (MB): peak = 2321.590 ; gain = 148.891

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=11.532 | TNS=0.000  | WHS=0.043  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 22121864c

Time (s): cpu = 00:00:37 ; elapsed = 00:00:29 . Memory (MB): peak = 2321.590 ; gain = 148.891
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:37 ; elapsed = 00:00:29 . Memory (MB): peak = 2321.590 ; gain = 148.891

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
105 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:35 . Memory (MB): peak = 2321.590 ; gain = 148.891
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2333.781 ; gain = 12.191
INFO: [Common 17-1381] The checkpoint 'C:/Users/marc/Desktop/yolo/hardware/testing/test.runs/impl_1/test_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file test_wrapper_drc_routed.rpt -pb test_wrapper_drc_routed.pb -rpx test_wrapper_drc_routed.rpx
Command: report_drc -file test_wrapper_drc_routed.rpt -pb test_wrapper_drc_routed.pb -rpx test_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/marc/Desktop/yolo/hardware/testing/test.runs/impl_1/test_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file test_wrapper_methodology_drc_routed.rpt -pb test_wrapper_methodology_drc_routed.pb -rpx test_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file test_wrapper_methodology_drc_routed.rpt -pb test_wrapper_methodology_drc_routed.pb -rpx test_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/marc/Desktop/yolo/hardware/testing/test.runs/impl_1/test_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file test_wrapper_power_routed.rpt -pb test_wrapper_power_summary_routed.pb -rpx test_wrapper_power_routed.rpx
Command: report_power -file test_wrapper_power_routed.rpt -pb test_wrapper_power_summary_routed.pb -rpx test_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
117 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file test_wrapper_route_status.rpt -pb test_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file test_wrapper_timing_summary_routed.rpt -pb test_wrapper_timing_summary_routed.pb -rpx test_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file test_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file test_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file test_wrapper_bus_skew_routed.rpt -pb test_wrapper_bus_skew_routed.pb -rpx test_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Memdata 28-208] The XPM instance: <test_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <test_i/axis_data_fifo_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <test_i/axis_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <test_i/axis_data_fifo>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block test_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the test_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block test_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the test_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block test_i/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the test_i/axi_smc/inst/s00_nodes/s00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block test_i/axi_smc/inst/s00_nodes/s00_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the test_i/axi_smc/inst/s00_nodes/s00_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block test_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the test_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <test_i/axi_dma_from_ps_to_pl/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <test_i/axi_dma_from_ps_to_pl>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <test_i/axi_dma_from_pl_to_ps>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
Command: write_bitstream -force test_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC DPIP-1] Input pipelining: DSP test_i/conv1D_mod_0/inst/M_AXIS_TDATA__0 input test_i/conv1D_mod_0/inst/M_AXIS_TDATA__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP test_i/conv1D_mod_0/inst/M_AXIS_TDATA__0 input test_i/conv1D_mod_0/inst/M_AXIS_TDATA__0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP test_i/conv1D_mod_0/inst/M_AXIS_TDATA__0__0 input test_i/conv1D_mod_0/inst/M_AXIS_TDATA__0__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP test_i/conv1D_mod_0/inst/M_AXIS_TDATA__0__0 input test_i/conv1D_mod_0/inst/M_AXIS_TDATA__0__0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP test_i/conv1D_mod_0/inst/M_AXIS_TDATA__1 input test_i/conv1D_mod_0/inst/M_AXIS_TDATA__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP test_i/conv1D_mod_0/inst/M_AXIS_TDATA__0 output test_i/conv1D_mod_0/inst/M_AXIS_TDATA__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP test_i/conv1D_mod_0/inst/M_AXIS_TDATA__0__0 output test_i/conv1D_mod_0/inst/M_AXIS_TDATA__0__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP test_i/conv1D_mod_0/inst/M_AXIS_TDATA__1 output test_i/conv1D_mod_0/inst/M_AXIS_TDATA__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC RTSTAT-10] No routable loads: 15 net(s) have no routable loads. The problem bus(es) and/or net(s) are test_i/axi_smc_2/inst/m00_nodes/m00_r_node/inst/mi_handler_m_sc_areset_pipe, test_i/axi_smc_2/inst/m01_nodes/m01_b_node/inst/mi_handler_m_sc_areset_pipe, test_i/axi_smc_2/inst/m00_nodes/m00_w_node/inst/mi_handler_m_sc_areset_pipe, test_i/axi_smc_2/inst/s00_nodes/s00_aw_node/inst/mi_handler_m_sc_areset_pipe, test_i/axi_smc_2/inst/m01_nodes/m01_r_node/inst/mi_handler_m_sc_areset_pipe, test_i/axi_smc_2/inst/s00_nodes/s00_b_node/inst/mi_handler_m_sc_areset_pipe, test_i/axi_smc_2/inst/s00_nodes/s00_ar_node/inst/mi_handler_m_sc_areset_pipe, test_i/axi_smc_2/inst/m01_nodes/m01_aw_node/inst/mi_handler_m_sc_areset_pipe, test_i/axi_smc_2/inst/m00_nodes/m00_ar_node/inst/mi_handler_m_sc_areset_pipe, test_i/axi_smc_2/inst/s00_nodes/s00_r_node/inst/mi_handler_m_sc_areset_pipe, test_i/axi_smc_2/inst/s00_nodes/s00_w_node/inst/mi_handler_m_sc_areset_pipe, test_i/axi_smc_2/inst/m00_nodes/m00_b_node/inst/mi_handler_m_sc_areset_pipe, test_i/axi_smc_2/inst/m01_nodes/m01_ar_node/inst/mi_handler_m_sc_areset_pipe, test_i/axi_smc_2/inst/m00_nodes/m00_aw_node/inst/mi_handler_m_sc_areset_pipe, and test_i/axi_smc_2/inst/m01_nodes/m01_w_node/inst/mi_handler_m_sc_areset_pipe.
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (test_i/axi_dma_from_pl_to_ps/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (test_i/axi_dma_from_ps_to_pl/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 9 Warnings, 2 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./test_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 2763.969 ; gain = 430.188
INFO: [Common 17-206] Exiting Vivado at Sat Dec  4 19:52:05 2021...
