{"links": {"self": {"href": "data/repositories/labscript_suite/labscript_devices/pullrequests/15/comments/39467940.json"}, "html": {"href": "#!/labscript_suite/labscript_devices/pull-requests/15/_/diff#comment-39467940"}}, "deleted": false, "pullrequest": {"type": "pullrequest", "id": 15, "links": {"self": {"href": "data/repositories/labscript_suite/labscript_devices/pullrequests/15.json"}, "html": {"href": "#!/labscript_suite/labscript_devices/pull-requests/15"}}, "title": "JQI generic NI board class"}, "content": {"raw": "Next Question: I am not familiar with the independent clocking of the Analog inputs. In the above instantiation example, what are RTSI0 & PFI0 connected to? I'm assuming clocklines from the PB. Is RTSI0 the master pseudoclock and PFI0 a secondary clockline? Or is PFI0 configured to be one of the internal clocks on the DAQ?", "markup": "markdown", "html": "<p>Next Question: I am not familiar with the independent clocking of the Analog inputs. In the above instantiation example, what are RTSI0 &amp; PFI0 connected to? I'm assuming clocklines from the PB. Is RTSI0 the master pseudoclock and PFI0 a secondary clockline? Or is PFI0 configured to be one of the internal clocks on the DAQ?</p>", "type": "rendered"}, "created_on": "2017-06-23T15:46:13.538004+00:00", "user": {"display_name": "David Meyer", "uuid": "{8df655d6-8661-4957-b4ba-669cef19bf2d}", "links": {"self": {"href": "https://api.bitbucket.org/2.0/users/%7B8df655d6-8661-4957-b4ba-669cef19bf2d%7D"}, "html": {"href": "https://bitbucket.org/%7B8df655d6-8661-4957-b4ba-669cef19bf2d%7D/"}, "avatar": {"href": "data/secure.gravatar.com/avatar/2a4efe81a17e5aeccdbc4ef2ca2cc463d=httpsavatar-management--avatars.us-west-2.prod.public.atl-paas.netinitialsDM-0.png"}}, "nickname": "dihm", "type": "user", "account_id": "557058:411f7712-e1fa-438c-b578-0359da2d9f06"}, "updated_on": "2017-06-23T15:46:15.121504+00:00", "type": "pullrequest_comment", "id": 39467940}