<!-- HTML header for doxygen 1.8.13-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<link rel="icon" href="logo.ico">
<title>HPM SDK: soc/HPM6E00/ip/hpm_ewdg_regs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="customdoxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><a href="https://www.hpmicro.com/"
     target="_blank"><img alt="Logo" src="logo.png"/></a></td>
  <td id="projectalign" style="padding-left: 1em;">
   <div id="projectname">HPM SDK
   </div>
   <div id="projectbrief">HPMicro Software Development Kit</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('HPM6E00_2ip_2hpm__ewdg__regs_8h_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">hpm_ewdg_regs.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2021-2024 HPMicro</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * SPDX-License-Identifier: BSD-3-Clause</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160; </div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160; </div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="preprocessor">#ifndef HPM_EWDG_H</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="preprocessor">#define HPM_EWDG_H</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160; </div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;    __RW uint32_t CTRL0;                       <span class="comment">/* 0x0: wdog ctrl register 0</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">Note: Parity check is required once writing to this register. The result should be zero by modular two addition of all bits */</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;    __RW uint32_t CTRL1;                       <span class="comment">/* 0x4: wdog ctrl register 1</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">Note: Parity check is required once writing to this register. The result should be zero by modular two addition of all bits */</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;    __RW uint32_t OT_INT_VAL;                  <span class="comment">/* 0x8: wdog timeout interrupt counter value */</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;    __RW uint32_t OT_RST_VAL;                  <span class="comment">/* 0xC: wdog timeout reset counter value */</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;    __W  uint32_t WDT_REFRESH_REG;             <span class="comment">/* 0x10: wdog refresh register */</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;    __W  uint32_t WDT_STATUS;                  <span class="comment">/* 0x14: wdog status register */</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;    __RW uint32_t CFG_PROT;                    <span class="comment">/* 0x18: ctrl register protection register */</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;    __RW uint32_t REF_PROT;                    <span class="comment">/* 0x1C: refresh protection register */</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;    __RW uint32_t WDT_EN;                      <span class="comment">/* 0x20: Wdog enable */</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;    __RW uint32_t REF_TIME;                    <span class="comment">/* 0x24: Refresh period value */</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;} <a class="code" href="structEWDG__Type.html">EWDG_Type</a>;</div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160; </div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160; </div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">/* Bitfield definition for register: CTRL0 */</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> * CLK_SEL (RW)</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> * clock select</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> * 0：bus clock</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> * 1：ext clock</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00036"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a8f9c795adfc7f4f183090bf14c2b79b7">   36</a></span>&#160;<span class="preprocessor">#define EWDG_CTRL0_CLK_SEL_MASK (0x20000000UL)</span></div>
<div class="line"><a name="l00037"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#ac47ddd4a6e54b09149c9cc4992099478">   37</a></span>&#160;<span class="preprocessor">#define EWDG_CTRL0_CLK_SEL_SHIFT (29U)</span></div>
<div class="line"><a name="l00038"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#ac202b426557c7849d484bc4c537b6fd0">   38</a></span>&#160;<span class="preprocessor">#define EWDG_CTRL0_CLK_SEL_SET(x) (((uint32_t)(x) &lt;&lt; EWDG_CTRL0_CLK_SEL_SHIFT) &amp; EWDG_CTRL0_CLK_SEL_MASK)</span></div>
<div class="line"><a name="l00039"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a03275f4fdf9f2a37ce2211e314a4adfc">   39</a></span>&#160;<span class="preprocessor">#define EWDG_CTRL0_CLK_SEL_GET(x) (((uint32_t)(x) &amp; EWDG_CTRL0_CLK_SEL_MASK) &gt;&gt; EWDG_CTRL0_CLK_SEL_SHIFT)</span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160; </div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment"> * DIV_VALUE (RW)</span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment"> * clock divider, the clock divider works as 2 ^ div_value for wdt counter</span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a3167db144c8cbf54e7185f5468d24702">   46</a></span>&#160;<span class="preprocessor">#define EWDG_CTRL0_DIV_VALUE_MASK (0xE000000UL)</span></div>
<div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a4f7f57ab805a49a502a6ba0e8ac80ded">   47</a></span>&#160;<span class="preprocessor">#define EWDG_CTRL0_DIV_VALUE_SHIFT (25U)</span></div>
<div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a427d9abc4b1206446a54d1b00632750b">   48</a></span>&#160;<span class="preprocessor">#define EWDG_CTRL0_DIV_VALUE_SET(x) (((uint32_t)(x) &lt;&lt; EWDG_CTRL0_DIV_VALUE_SHIFT) &amp; EWDG_CTRL0_DIV_VALUE_MASK)</span></div>
<div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a71c994fbe845075fe2d1e8f838f5d04a">   49</a></span>&#160;<span class="preprocessor">#define EWDG_CTRL0_DIV_VALUE_GET(x) (((uint32_t)(x) &amp; EWDG_CTRL0_DIV_VALUE_MASK) &gt;&gt; EWDG_CTRL0_DIV_VALUE_SHIFT)</span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160; </div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment"> * WIN_EN (RW)</span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment"> * window mode enable</span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a413b9541291a008465935a1a49c9ee30">   56</a></span>&#160;<span class="preprocessor">#define EWDG_CTRL0_WIN_EN_MASK (0x1000000UL)</span></div>
<div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a8daa21b625cc447fefae88a5762b1a1c">   57</a></span>&#160;<span class="preprocessor">#define EWDG_CTRL0_WIN_EN_SHIFT (24U)</span></div>
<div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a036912a959e899091018e1fa4a14d536">   58</a></span>&#160;<span class="preprocessor">#define EWDG_CTRL0_WIN_EN_SET(x) (((uint32_t)(x) &lt;&lt; EWDG_CTRL0_WIN_EN_SHIFT) &amp; EWDG_CTRL0_WIN_EN_MASK)</span></div>
<div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a70549faddad16f1a3a18c6162d11100e">   59</a></span>&#160;<span class="preprocessor">#define EWDG_CTRL0_WIN_EN_GET(x) (((uint32_t)(x) &amp; EWDG_CTRL0_WIN_EN_MASK) &gt;&gt; EWDG_CTRL0_WIN_EN_SHIFT)</span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160; </div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment"> * WIN_LOWER (RW)</span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment"> * Once window mode is opened, the lower counter value to refresh wdt</span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment"> * 00: 4/8 overtime value</span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment"> * 01: 5/8 of overtime value</span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment"> * 10: 6/8 of overtime value</span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment"> * 11: 7/8 of overtime value</span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#accd33ca5e446bf034d81e0e517b80608">   70</a></span>&#160;<span class="preprocessor">#define EWDG_CTRL0_WIN_LOWER_MASK (0xC00000UL)</span></div>
<div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a79ec5644ae7807a173d68bd6b1970ad4">   71</a></span>&#160;<span class="preprocessor">#define EWDG_CTRL0_WIN_LOWER_SHIFT (22U)</span></div>
<div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#aba9b37dba19477c2638cce321e2144bd">   72</a></span>&#160;<span class="preprocessor">#define EWDG_CTRL0_WIN_LOWER_SET(x) (((uint32_t)(x) &lt;&lt; EWDG_CTRL0_WIN_LOWER_SHIFT) &amp; EWDG_CTRL0_WIN_LOWER_MASK)</span></div>
<div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a50643bd3faba93c96aa4016ff1abfa51">   73</a></span>&#160;<span class="preprocessor">#define EWDG_CTRL0_WIN_LOWER_GET(x) (((uint32_t)(x) &amp; EWDG_CTRL0_WIN_LOWER_MASK) &gt;&gt; EWDG_CTRL0_WIN_LOWER_SHIFT)</span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160; </div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment"> * CFG_LOCK (RW)</span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="comment"> * The register is locked and unlock is needed before re-config registers</span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment"> * Once the lock mechanism takes effect, the CTRL0, CTRL1, timeout int register, timeout rst register, needs unlock before re-config them.</span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="comment"> * The register update needs to be finished in the required period defined by UPD_OT_TIME register</span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a9951c179f97c05e7c513e908bb91d6bc">   82</a></span>&#160;<span class="preprocessor">#define EWDG_CTRL0_CFG_LOCK_MASK (0x200000UL)</span></div>
<div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#ab7463c49f101b27f9a73fdb07eb97df9">   83</a></span>&#160;<span class="preprocessor">#define EWDG_CTRL0_CFG_LOCK_SHIFT (21U)</span></div>
<div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a143e711b01dd840c182274d115a9a6d1">   84</a></span>&#160;<span class="preprocessor">#define EWDG_CTRL0_CFG_LOCK_SET(x) (((uint32_t)(x) &lt;&lt; EWDG_CTRL0_CFG_LOCK_SHIFT) &amp; EWDG_CTRL0_CFG_LOCK_MASK)</span></div>
<div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a8de9bac914a21969c60a0b7fad3c5b90">   85</a></span>&#160;<span class="preprocessor">#define EWDG_CTRL0_CFG_LOCK_GET(x) (((uint32_t)(x) &amp; EWDG_CTRL0_CFG_LOCK_MASK) &gt;&gt; EWDG_CTRL0_CFG_LOCK_SHIFT)</span></div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160; </div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment"> * OT_SELF_CLEAR (RW)</span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="comment"> * overtime reset can be self released after 32 function cycles</span></div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#af95981e69a3fa3bd8425847ad2c25cfd">   92</a></span>&#160;<span class="preprocessor">#define EWDG_CTRL0_OT_SELF_CLEAR_MASK (0x20000UL)</span></div>
<div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#ad42f4e8c7324948a923d685ad14734a7">   93</a></span>&#160;<span class="preprocessor">#define EWDG_CTRL0_OT_SELF_CLEAR_SHIFT (17U)</span></div>
<div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a974925831bd90ed54710adddc84084bc">   94</a></span>&#160;<span class="preprocessor">#define EWDG_CTRL0_OT_SELF_CLEAR_SET(x) (((uint32_t)(x) &lt;&lt; EWDG_CTRL0_OT_SELF_CLEAR_SHIFT) &amp; EWDG_CTRL0_OT_SELF_CLEAR_MASK)</span></div>
<div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a6d655cc6909940190c923a9504c82562">   95</a></span>&#160;<span class="preprocessor">#define EWDG_CTRL0_OT_SELF_CLEAR_GET(x) (((uint32_t)(x) &amp; EWDG_CTRL0_OT_SELF_CLEAR_MASK) &gt;&gt; EWDG_CTRL0_OT_SELF_CLEAR_SHIFT)</span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160; </div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment"> * REF_OT_REQ (RW)</span></div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="comment"> * If refresh event has to be limited into a period after refresh unlocked.</span></div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="comment"> * Note: the refresh overtime counter works in bus clock domain, not in wdt function clock domain. The wdt divider doesn&#39;t take effect for refresh counter</span></div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a03db34f39dc1c3c651e26d313d25390e">  103</a></span>&#160;<span class="preprocessor">#define EWDG_CTRL0_REF_OT_REQ_MASK (0x8000U)</span></div>
<div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a63fbb6754ea3c10f3d6c3f33007db861">  104</a></span>&#160;<span class="preprocessor">#define EWDG_CTRL0_REF_OT_REQ_SHIFT (15U)</span></div>
<div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#acbb0f7925cb5c16b4dfdc49f8e5f92c3">  105</a></span>&#160;<span class="preprocessor">#define EWDG_CTRL0_REF_OT_REQ_SET(x) (((uint32_t)(x) &lt;&lt; EWDG_CTRL0_REF_OT_REQ_SHIFT) &amp; EWDG_CTRL0_REF_OT_REQ_MASK)</span></div>
<div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a00e5dbd0cb44bd3feeed4f7a0861ec00">  106</a></span>&#160;<span class="preprocessor">#define EWDG_CTRL0_REF_OT_REQ_GET(x) (((uint32_t)(x) &amp; EWDG_CTRL0_REF_OT_REQ_MASK) &gt;&gt; EWDG_CTRL0_REF_OT_REQ_SHIFT)</span></div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160; </div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="comment"> * WIN_UPPER (RW)</span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="comment"> * The upper threshold of window value</span></div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="comment"> * The window period upper limit is: lower_limit + (overtime_rst_value / 16) * upper_reg_value</span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="comment"> * If this register value is zero, then no upper level limitation</span></div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a4582001e1c7d4bdeebbd490b2bcdaf20">  115</a></span>&#160;<span class="preprocessor">#define EWDG_CTRL0_WIN_UPPER_MASK (0x7000U)</span></div>
<div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a30f93b1f17ced07a2c273aa650b2062e">  116</a></span>&#160;<span class="preprocessor">#define EWDG_CTRL0_WIN_UPPER_SHIFT (12U)</span></div>
<div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a152d39cdedaed432376b0c9c4040dcf6">  117</a></span>&#160;<span class="preprocessor">#define EWDG_CTRL0_WIN_UPPER_SET(x) (((uint32_t)(x) &lt;&lt; EWDG_CTRL0_WIN_UPPER_SHIFT) &amp; EWDG_CTRL0_WIN_UPPER_MASK)</span></div>
<div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a43d98574ce6264ed83c98d683dbea01f">  118</a></span>&#160;<span class="preprocessor">#define EWDG_CTRL0_WIN_UPPER_GET(x) (((uint32_t)(x) &amp; EWDG_CTRL0_WIN_UPPER_MASK) &gt;&gt; EWDG_CTRL0_WIN_UPPER_SHIFT)</span></div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160; </div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="comment"> * REF_LOCK (RW)</span></div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="comment"> * WDT refresh has to be unlocked firstly once refresh lock is enable.</span></div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#ab11a9df005c495af49ec25597170c173">  125</a></span>&#160;<span class="preprocessor">#define EWDG_CTRL0_REF_LOCK_MASK (0x20U)</span></div>
<div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a13bced5827922e0c4147795c1eb77ee6">  126</a></span>&#160;<span class="preprocessor">#define EWDG_CTRL0_REF_LOCK_SHIFT (5U)</span></div>
<div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a6e164fee9d918e2573b14dc35d8237c7">  127</a></span>&#160;<span class="preprocessor">#define EWDG_CTRL0_REF_LOCK_SET(x) (((uint32_t)(x) &lt;&lt; EWDG_CTRL0_REF_LOCK_SHIFT) &amp; EWDG_CTRL0_REF_LOCK_MASK)</span></div>
<div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#af1cd0191cdf265cb62a3a21e0e28cb96">  128</a></span>&#160;<span class="preprocessor">#define EWDG_CTRL0_REF_LOCK_GET(x) (((uint32_t)(x) &amp; EWDG_CTRL0_REF_LOCK_MASK) &gt;&gt; EWDG_CTRL0_REF_LOCK_SHIFT)</span></div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160; </div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="comment"> * REF_UNLOCK_MEC (RW)</span></div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="comment"> * Unlock refresh mechanism</span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="comment"> * 00: the required unlock password is the same with refresh_psd_register</span></div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="comment"> * 01: the required unlock password is a ring shift left value of refresh_psd_register</span></div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="comment"> * 10: the required unlock password is always 16&#39;h55AA, no matter what refresh_psd_register is</span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="comment"> * 11: the required unlock password is a LSFR result of refresh_psd_register, the characteristic polynomial is X^15 + 1</span></div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#abfae0ca9467a402b4245fa36bc466b49">  139</a></span>&#160;<span class="preprocessor">#define EWDG_CTRL0_REF_UNLOCK_MEC_MASK (0x18U)</span></div>
<div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a1c669cb6d7b84d4f1a023ace910ae606">  140</a></span>&#160;<span class="preprocessor">#define EWDG_CTRL0_REF_UNLOCK_MEC_SHIFT (3U)</span></div>
<div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#ab1bcd006eceb2d88a2c410f4e9ba863d">  141</a></span>&#160;<span class="preprocessor">#define EWDG_CTRL0_REF_UNLOCK_MEC_SET(x) (((uint32_t)(x) &lt;&lt; EWDG_CTRL0_REF_UNLOCK_MEC_SHIFT) &amp; EWDG_CTRL0_REF_UNLOCK_MEC_MASK)</span></div>
<div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a0e86573362e5d69e5b0a5dfd9ba408e4">  142</a></span>&#160;<span class="preprocessor">#define EWDG_CTRL0_REF_UNLOCK_MEC_GET(x) (((uint32_t)(x) &amp; EWDG_CTRL0_REF_UNLOCK_MEC_MASK) &gt;&gt; EWDG_CTRL0_REF_UNLOCK_MEC_SHIFT)</span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160; </div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="comment"> * EN_DBG (RW)</span></div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="comment"> * WTD enable or not in debug mode</span></div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a4a1817a3cb81d01ee6ab09a54d21ced0">  149</a></span>&#160;<span class="preprocessor">#define EWDG_CTRL0_EN_DBG_MASK (0x4U)</span></div>
<div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a561c9b33346a4270f55eab98596cae78">  150</a></span>&#160;<span class="preprocessor">#define EWDG_CTRL0_EN_DBG_SHIFT (2U)</span></div>
<div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#af5ace0436178d9e4beedac569cbd33a2">  151</a></span>&#160;<span class="preprocessor">#define EWDG_CTRL0_EN_DBG_SET(x) (((uint32_t)(x) &lt;&lt; EWDG_CTRL0_EN_DBG_SHIFT) &amp; EWDG_CTRL0_EN_DBG_MASK)</span></div>
<div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a710619587640159607fc658d587a48d5">  152</a></span>&#160;<span class="preprocessor">#define EWDG_CTRL0_EN_DBG_GET(x) (((uint32_t)(x) &amp; EWDG_CTRL0_EN_DBG_MASK) &gt;&gt; EWDG_CTRL0_EN_DBG_SHIFT)</span></div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160; </div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="comment"> * EN_LP (RW)</span></div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="comment"> * WDT enable or not in low power mode</span></div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="comment"> * 2&#39;b00: wdt is halted once in low power mode</span></div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="comment"> * 2&#39;b01: wdt will work with 1/4 normal clock freq in low power mode</span></div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="comment"> * 2&#39;b10: wdt will work with 1/2 normal clock freq in low power mode</span></div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="comment"> * 2&#39;b11: wdt will work with normal clock freq in low power mode</span></div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a475d213f9277b04f160b48c480810b90">  163</a></span>&#160;<span class="preprocessor">#define EWDG_CTRL0_EN_LP_MASK (0x3U)</span></div>
<div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#af9a9a0824e2c3e5a871d93bdf1fb119c">  164</a></span>&#160;<span class="preprocessor">#define EWDG_CTRL0_EN_LP_SHIFT (0U)</span></div>
<div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a2aedfcf0fe359a460767bf6912a765bf">  165</a></span>&#160;<span class="preprocessor">#define EWDG_CTRL0_EN_LP_SET(x) (((uint32_t)(x) &lt;&lt; EWDG_CTRL0_EN_LP_SHIFT) &amp; EWDG_CTRL0_EN_LP_MASK)</span></div>
<div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a547a251367b3f5ca37ef18054afc0f54">  166</a></span>&#160;<span class="preprocessor">#define EWDG_CTRL0_EN_LP_GET(x) (((uint32_t)(x) &amp; EWDG_CTRL0_EN_LP_MASK) &gt;&gt; EWDG_CTRL0_EN_LP_SHIFT)</span></div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160; </div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="comment">/* Bitfield definition for register: CTRL1 */</span></div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="comment"> * REF_FAIL_RST_EN (RW)</span></div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="comment"> * Refresh violation will trigger an reset.</span></div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="comment"> * These event will be taken as a refresh violation:</span></div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="comment"> * 1) Not refresh in the window once window mode is enabled</span></div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="comment"> * 2) Not unlock refresh firstly if unlock is required</span></div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="comment"> * 3) Not refresh in the required time after unlock, once refresh unlock overtime is enabled.</span></div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="comment"> * 4) Not write the required word to refresh wdt.</span></div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a0e93cb249c322490dd69fa19377c9f14">  179</a></span>&#160;<span class="preprocessor">#define EWDG_CTRL1_REF_FAIL_RST_EN_MASK (0x800000UL)</span></div>
<div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a8cef0ae236ad5fbb6cba1725117d7229">  180</a></span>&#160;<span class="preprocessor">#define EWDG_CTRL1_REF_FAIL_RST_EN_SHIFT (23U)</span></div>
<div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a233254ea57d8d84be72e13bccb2e4bfe">  181</a></span>&#160;<span class="preprocessor">#define EWDG_CTRL1_REF_FAIL_RST_EN_SET(x) (((uint32_t)(x) &lt;&lt; EWDG_CTRL1_REF_FAIL_RST_EN_SHIFT) &amp; EWDG_CTRL1_REF_FAIL_RST_EN_MASK)</span></div>
<div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a532eb00e6e8623ac88dbcbe4f36b1a74">  182</a></span>&#160;<span class="preprocessor">#define EWDG_CTRL1_REF_FAIL_RST_EN_GET(x) (((uint32_t)(x) &amp; EWDG_CTRL1_REF_FAIL_RST_EN_MASK) &gt;&gt; EWDG_CTRL1_REF_FAIL_RST_EN_SHIFT)</span></div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160; </div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="comment"> * REF_FAIL_INT_EN (RW)</span></div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="comment"> * Refresh violation will trigger an interrupt</span></div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a2ad7c270684a47af7062f2fcd7650fed">  189</a></span>&#160;<span class="preprocessor">#define EWDG_CTRL1_REF_FAIL_INT_EN_MASK (0x400000UL)</span></div>
<div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a8740357d3a776f32cb00a4cb0fdb47d3">  190</a></span>&#160;<span class="preprocessor">#define EWDG_CTRL1_REF_FAIL_INT_EN_SHIFT (22U)</span></div>
<div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#aeecefbaf6f4d16ec2e2c7888cab7e696">  191</a></span>&#160;<span class="preprocessor">#define EWDG_CTRL1_REF_FAIL_INT_EN_SET(x) (((uint32_t)(x) &lt;&lt; EWDG_CTRL1_REF_FAIL_INT_EN_SHIFT) &amp; EWDG_CTRL1_REF_FAIL_INT_EN_MASK)</span></div>
<div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a5c921ab573d63b06b22da90eac95328b">  192</a></span>&#160;<span class="preprocessor">#define EWDG_CTRL1_REF_FAIL_INT_EN_GET(x) (((uint32_t)(x) &amp; EWDG_CTRL1_REF_FAIL_INT_EN_MASK) &gt;&gt; EWDG_CTRL1_REF_FAIL_INT_EN_SHIFT)</span></div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160; </div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="comment"> * UNL_REF_FAIL_RST_EN (RW)</span></div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="comment"> * Refresh unlock fail will trigger a reset</span></div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a359d205592d9b290eb88f9d91d7146f9">  199</a></span>&#160;<span class="preprocessor">#define EWDG_CTRL1_UNL_REF_FAIL_RST_EN_MASK (0x200000UL)</span></div>
<div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#ada66a1ec29c4d6ec0cc7c838c5ac46bc">  200</a></span>&#160;<span class="preprocessor">#define EWDG_CTRL1_UNL_REF_FAIL_RST_EN_SHIFT (21U)</span></div>
<div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a800e5a1f250673fed88e2fe5a5483c66">  201</a></span>&#160;<span class="preprocessor">#define EWDG_CTRL1_UNL_REF_FAIL_RST_EN_SET(x) (((uint32_t)(x) &lt;&lt; EWDG_CTRL1_UNL_REF_FAIL_RST_EN_SHIFT) &amp; EWDG_CTRL1_UNL_REF_FAIL_RST_EN_MASK)</span></div>
<div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#ae9882fce30b523a7525da43cd0c0c43c">  202</a></span>&#160;<span class="preprocessor">#define EWDG_CTRL1_UNL_REF_FAIL_RST_EN_GET(x) (((uint32_t)(x) &amp; EWDG_CTRL1_UNL_REF_FAIL_RST_EN_MASK) &gt;&gt; EWDG_CTRL1_UNL_REF_FAIL_RST_EN_SHIFT)</span></div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160; </div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="comment"> * UNL_REF_FAIL_INT_EN (RW)</span></div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="comment"> * Refresh unlock fail will trigger a interrupt</span></div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a5e3c29dd1e27ec6356fe4ac515aa0c5a">  209</a></span>&#160;<span class="preprocessor">#define EWDG_CTRL1_UNL_REF_FAIL_INT_EN_MASK (0x100000UL)</span></div>
<div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#ad59a2185a1e7f6df463fe5b2d150378f">  210</a></span>&#160;<span class="preprocessor">#define EWDG_CTRL1_UNL_REF_FAIL_INT_EN_SHIFT (20U)</span></div>
<div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a57e4a1b366c1151f61b2ccd347f96410">  211</a></span>&#160;<span class="preprocessor">#define EWDG_CTRL1_UNL_REF_FAIL_INT_EN_SET(x) (((uint32_t)(x) &lt;&lt; EWDG_CTRL1_UNL_REF_FAIL_INT_EN_SHIFT) &amp; EWDG_CTRL1_UNL_REF_FAIL_INT_EN_MASK)</span></div>
<div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a436827cbfea5411e8a6bb3a139c7d040">  212</a></span>&#160;<span class="preprocessor">#define EWDG_CTRL1_UNL_REF_FAIL_INT_EN_GET(x) (((uint32_t)(x) &amp; EWDG_CTRL1_UNL_REF_FAIL_INT_EN_MASK) &gt;&gt; EWDG_CTRL1_UNL_REF_FAIL_INT_EN_SHIFT)</span></div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160; </div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="comment"> * OT_RST_EN (RW)</span></div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="comment"> * WDT overtime will generate a reset</span></div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a48c957f40b548998f5af6a784ae0eea4">  219</a></span>&#160;<span class="preprocessor">#define EWDG_CTRL1_OT_RST_EN_MASK (0x20000UL)</span></div>
<div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a99412b27f18d5250bcfae773827f8644">  220</a></span>&#160;<span class="preprocessor">#define EWDG_CTRL1_OT_RST_EN_SHIFT (17U)</span></div>
<div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a2bf84bb39d102e3b2a5adb4241747b91">  221</a></span>&#160;<span class="preprocessor">#define EWDG_CTRL1_OT_RST_EN_SET(x) (((uint32_t)(x) &lt;&lt; EWDG_CTRL1_OT_RST_EN_SHIFT) &amp; EWDG_CTRL1_OT_RST_EN_MASK)</span></div>
<div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a5c9960a417d8ab8ef9e9d63901a14049">  222</a></span>&#160;<span class="preprocessor">#define EWDG_CTRL1_OT_RST_EN_GET(x) (((uint32_t)(x) &amp; EWDG_CTRL1_OT_RST_EN_MASK) &gt;&gt; EWDG_CTRL1_OT_RST_EN_SHIFT)</span></div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160; </div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="comment"> * OT_INT_EN (RW)</span></div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="comment"> * WDT can generate an interrupt warning before timeout</span></div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#af99b802dbeec3f7065c531b74974ef8b">  229</a></span>&#160;<span class="preprocessor">#define EWDG_CTRL1_OT_INT_EN_MASK (0x10000UL)</span></div>
<div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a978fccf6cc5a8ccdecf9d3394729dbac">  230</a></span>&#160;<span class="preprocessor">#define EWDG_CTRL1_OT_INT_EN_SHIFT (16U)</span></div>
<div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a1ab347d4b999d147e21a13333c51a082">  231</a></span>&#160;<span class="preprocessor">#define EWDG_CTRL1_OT_INT_EN_SET(x) (((uint32_t)(x) &lt;&lt; EWDG_CTRL1_OT_INT_EN_SHIFT) &amp; EWDG_CTRL1_OT_INT_EN_MASK)</span></div>
<div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#adf6d40a319b21aec0999b21e4f2b81e8">  232</a></span>&#160;<span class="preprocessor">#define EWDG_CTRL1_OT_INT_EN_GET(x) (((uint32_t)(x) &amp; EWDG_CTRL1_OT_INT_EN_MASK) &gt;&gt; EWDG_CTRL1_OT_INT_EN_SHIFT)</span></div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160; </div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="comment"> * CTL_VIO_RST_EN (RW)</span></div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="comment"> * Ctrl update violation will trigger a reset</span></div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="comment"> * The violation event is to try updating the locked register before unlock them</span></div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a2bd4494737916a220988d39c005f8a71">  240</a></span>&#160;<span class="preprocessor">#define EWDG_CTRL1_CTL_VIO_RST_EN_MASK (0x80U)</span></div>
<div class="line"><a name="l00241"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#aec3dda303bc887bb89c762666cd62db6">  241</a></span>&#160;<span class="preprocessor">#define EWDG_CTRL1_CTL_VIO_RST_EN_SHIFT (7U)</span></div>
<div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#acb1ee788a1aa52761b12a9750d5dff00">  242</a></span>&#160;<span class="preprocessor">#define EWDG_CTRL1_CTL_VIO_RST_EN_SET(x) (((uint32_t)(x) &lt;&lt; EWDG_CTRL1_CTL_VIO_RST_EN_SHIFT) &amp; EWDG_CTRL1_CTL_VIO_RST_EN_MASK)</span></div>
<div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#afa5a359b68214ddb8bfcd68245947f9c">  243</a></span>&#160;<span class="preprocessor">#define EWDG_CTRL1_CTL_VIO_RST_EN_GET(x) (((uint32_t)(x) &amp; EWDG_CTRL1_CTL_VIO_RST_EN_MASK) &gt;&gt; EWDG_CTRL1_CTL_VIO_RST_EN_SHIFT)</span></div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160; </div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="comment"> * CTL_VIO_INT_EN (RW)</span></div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="comment"> * Ctrl update violation will trigger a interrupt</span></div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a632b4e69ccabc0162aea2b0d00507ded">  250</a></span>&#160;<span class="preprocessor">#define EWDG_CTRL1_CTL_VIO_INT_EN_MASK (0x40U)</span></div>
<div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a6d1f64964d29cd2c06186a714cfb25af">  251</a></span>&#160;<span class="preprocessor">#define EWDG_CTRL1_CTL_VIO_INT_EN_SHIFT (6U)</span></div>
<div class="line"><a name="l00252"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#aff954608ca6c0b44a8b81ec77e04e3a9">  252</a></span>&#160;<span class="preprocessor">#define EWDG_CTRL1_CTL_VIO_INT_EN_SET(x) (((uint32_t)(x) &lt;&lt; EWDG_CTRL1_CTL_VIO_INT_EN_SHIFT) &amp; EWDG_CTRL1_CTL_VIO_INT_EN_MASK)</span></div>
<div class="line"><a name="l00253"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#afa7f3c7d294d3c738d15cfbbe0663a69">  253</a></span>&#160;<span class="preprocessor">#define EWDG_CTRL1_CTL_VIO_INT_EN_GET(x) (((uint32_t)(x) &amp; EWDG_CTRL1_CTL_VIO_INT_EN_MASK) &gt;&gt; EWDG_CTRL1_CTL_VIO_INT_EN_SHIFT)</span></div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160; </div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="comment"> * UNL_CTL_FAIL_RST_EN (RW)</span></div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="comment"> * Unlock register update failure will trigger a reset</span></div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00260"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a8f240f6e326741caa0b17124c3f87e1d">  260</a></span>&#160;<span class="preprocessor">#define EWDG_CTRL1_UNL_CTL_FAIL_RST_EN_MASK (0x20U)</span></div>
<div class="line"><a name="l00261"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#aa45899b98b6c52c938987628c31e12c2">  261</a></span>&#160;<span class="preprocessor">#define EWDG_CTRL1_UNL_CTL_FAIL_RST_EN_SHIFT (5U)</span></div>
<div class="line"><a name="l00262"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#ad515c1dd659bfe84ab77f79fcccadb6e">  262</a></span>&#160;<span class="preprocessor">#define EWDG_CTRL1_UNL_CTL_FAIL_RST_EN_SET(x) (((uint32_t)(x) &lt;&lt; EWDG_CTRL1_UNL_CTL_FAIL_RST_EN_SHIFT) &amp; EWDG_CTRL1_UNL_CTL_FAIL_RST_EN_MASK)</span></div>
<div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a2f844f199fd13915624efb74e6933149">  263</a></span>&#160;<span class="preprocessor">#define EWDG_CTRL1_UNL_CTL_FAIL_RST_EN_GET(x) (((uint32_t)(x) &amp; EWDG_CTRL1_UNL_CTL_FAIL_RST_EN_MASK) &gt;&gt; EWDG_CTRL1_UNL_CTL_FAIL_RST_EN_SHIFT)</span></div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160; </div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="comment"> * UNL_CTL_FAIL_INT_EN (RW)</span></div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="comment"> * Unlock register update failure will trigger a interrupt</span></div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00270"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a1cdc2e0344a444deca327750d029c56f">  270</a></span>&#160;<span class="preprocessor">#define EWDG_CTRL1_UNL_CTL_FAIL_INT_EN_MASK (0x10U)</span></div>
<div class="line"><a name="l00271"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#aa7bae27f286b48c1276067cba2e86c63">  271</a></span>&#160;<span class="preprocessor">#define EWDG_CTRL1_UNL_CTL_FAIL_INT_EN_SHIFT (4U)</span></div>
<div class="line"><a name="l00272"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#af30264a397cc88efdea40e78e912931a">  272</a></span>&#160;<span class="preprocessor">#define EWDG_CTRL1_UNL_CTL_FAIL_INT_EN_SET(x) (((uint32_t)(x) &lt;&lt; EWDG_CTRL1_UNL_CTL_FAIL_INT_EN_SHIFT) &amp; EWDG_CTRL1_UNL_CTL_FAIL_INT_EN_MASK)</span></div>
<div class="line"><a name="l00273"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a8916a4838597f001e8e5729025dd3f19">  273</a></span>&#160;<span class="preprocessor">#define EWDG_CTRL1_UNL_CTL_FAIL_INT_EN_GET(x) (((uint32_t)(x) &amp; EWDG_CTRL1_UNL_CTL_FAIL_INT_EN_MASK) &gt;&gt; EWDG_CTRL1_UNL_CTL_FAIL_INT_EN_SHIFT)</span></div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160; </div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="comment"> * PARITY_FAIL_RST_EN (RW)</span></div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="comment"> * Parity error will trigger a reset</span></div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="comment"> * A parity check is required once writing to ctrl0 and ctrl1 register. The result should be zero by modular two addition of all bits</span></div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00281"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a138752a670c97e18715ad6a7bf818ac9">  281</a></span>&#160;<span class="preprocessor">#define EWDG_CTRL1_PARITY_FAIL_RST_EN_MASK (0x8U)</span></div>
<div class="line"><a name="l00282"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#aadc839715159a917f877e6a8c7cc9676">  282</a></span>&#160;<span class="preprocessor">#define EWDG_CTRL1_PARITY_FAIL_RST_EN_SHIFT (3U)</span></div>
<div class="line"><a name="l00283"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a28526e11cea8c18936c66dbf398499d2">  283</a></span>&#160;<span class="preprocessor">#define EWDG_CTRL1_PARITY_FAIL_RST_EN_SET(x) (((uint32_t)(x) &lt;&lt; EWDG_CTRL1_PARITY_FAIL_RST_EN_SHIFT) &amp; EWDG_CTRL1_PARITY_FAIL_RST_EN_MASK)</span></div>
<div class="line"><a name="l00284"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a91453b4de12a177036da2bf14420f8a5">  284</a></span>&#160;<span class="preprocessor">#define EWDG_CTRL1_PARITY_FAIL_RST_EN_GET(x) (((uint32_t)(x) &amp; EWDG_CTRL1_PARITY_FAIL_RST_EN_MASK) &gt;&gt; EWDG_CTRL1_PARITY_FAIL_RST_EN_SHIFT)</span></div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160; </div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="comment"> * PARITY_FAIL_INT_EN (RW)</span></div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="comment"> * Parity error will trigger a interrupt</span></div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00291"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a75c359ee7de2283c5cd0a370b32b7b46">  291</a></span>&#160;<span class="preprocessor">#define EWDG_CTRL1_PARITY_FAIL_INT_EN_MASK (0x4U)</span></div>
<div class="line"><a name="l00292"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a2c44428b5111d76e2a3fe9d4066f2161">  292</a></span>&#160;<span class="preprocessor">#define EWDG_CTRL1_PARITY_FAIL_INT_EN_SHIFT (2U)</span></div>
<div class="line"><a name="l00293"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#af138adfe79731e0ec1f0b7af3193588f">  293</a></span>&#160;<span class="preprocessor">#define EWDG_CTRL1_PARITY_FAIL_INT_EN_SET(x) (((uint32_t)(x) &lt;&lt; EWDG_CTRL1_PARITY_FAIL_INT_EN_SHIFT) &amp; EWDG_CTRL1_PARITY_FAIL_INT_EN_MASK)</span></div>
<div class="line"><a name="l00294"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a7f2317e5c31e2983fdb07145ff556cb5">  294</a></span>&#160;<span class="preprocessor">#define EWDG_CTRL1_PARITY_FAIL_INT_EN_GET(x) (((uint32_t)(x) &amp; EWDG_CTRL1_PARITY_FAIL_INT_EN_MASK) &gt;&gt; EWDG_CTRL1_PARITY_FAIL_INT_EN_SHIFT)</span></div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160; </div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="comment">/* Bitfield definition for register: OT_INT_VAL */</span></div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="comment"> * OT_INT_VAL (RW)</span></div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="comment"> * WDT timeout interrupt value</span></div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00302"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a3ed39d6b5d6d3f57bf4db8873ce5ec1b">  302</a></span>&#160;<span class="preprocessor">#define EWDG_OT_INT_VAL_OT_INT_VAL_MASK (0xFFFFU)</span></div>
<div class="line"><a name="l00303"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a0019273bd7587a853666e27f43758e8e">  303</a></span>&#160;<span class="preprocessor">#define EWDG_OT_INT_VAL_OT_INT_VAL_SHIFT (0U)</span></div>
<div class="line"><a name="l00304"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a0ff3703fcdd0d16852651245c44c4b7f">  304</a></span>&#160;<span class="preprocessor">#define EWDG_OT_INT_VAL_OT_INT_VAL_SET(x) (((uint32_t)(x) &lt;&lt; EWDG_OT_INT_VAL_OT_INT_VAL_SHIFT) &amp; EWDG_OT_INT_VAL_OT_INT_VAL_MASK)</span></div>
<div class="line"><a name="l00305"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a02c879b759529ee17deb6e39be35922b">  305</a></span>&#160;<span class="preprocessor">#define EWDG_OT_INT_VAL_OT_INT_VAL_GET(x) (((uint32_t)(x) &amp; EWDG_OT_INT_VAL_OT_INT_VAL_MASK) &gt;&gt; EWDG_OT_INT_VAL_OT_INT_VAL_SHIFT)</span></div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160; </div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="comment">/* Bitfield definition for register: OT_RST_VAL */</span></div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="comment"> * OT_RST_VAL (RW)</span></div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="comment"> * WDT timeout reset value</span></div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00313"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a34b3a80a3bdcb2c4d2c664f3143705b4">  313</a></span>&#160;<span class="preprocessor">#define EWDG_OT_RST_VAL_OT_RST_VAL_MASK (0xFFFFU)</span></div>
<div class="line"><a name="l00314"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a539513ca1568fa4e4150366c113e2e27">  314</a></span>&#160;<span class="preprocessor">#define EWDG_OT_RST_VAL_OT_RST_VAL_SHIFT (0U)</span></div>
<div class="line"><a name="l00315"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a6a5e6afa315e0a95a2f1f855d35fd384">  315</a></span>&#160;<span class="preprocessor">#define EWDG_OT_RST_VAL_OT_RST_VAL_SET(x) (((uint32_t)(x) &lt;&lt; EWDG_OT_RST_VAL_OT_RST_VAL_SHIFT) &amp; EWDG_OT_RST_VAL_OT_RST_VAL_MASK)</span></div>
<div class="line"><a name="l00316"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#ab76ed3c92c96ea03a6592e8e993b3822">  316</a></span>&#160;<span class="preprocessor">#define EWDG_OT_RST_VAL_OT_RST_VAL_GET(x) (((uint32_t)(x) &amp; EWDG_OT_RST_VAL_OT_RST_VAL_MASK) &gt;&gt; EWDG_OT_RST_VAL_OT_RST_VAL_SHIFT)</span></div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160; </div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="comment">/* Bitfield definition for register: WDT_REFRESH_REG */</span></div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="comment"> * WDT_REFRESH_REG (WO)</span></div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="comment"> * Write this register by 32&#39;h5A45_524F to refresh wdog</span></div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="comment"> * Note: Reading this register can read back wdt real time counter value, while it is only used by debug purpose</span></div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00325"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a7291b910727cf5a9e29605e89adb3d6f">  325</a></span>&#160;<span class="preprocessor">#define EWDG_WDT_REFRESH_REG_WDT_REFRESH_REG_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a name="l00326"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#ae7a3bd1a9e3a04c97fcaf7da04691de8">  326</a></span>&#160;<span class="preprocessor">#define EWDG_WDT_REFRESH_REG_WDT_REFRESH_REG_SHIFT (0U)</span></div>
<div class="line"><a name="l00327"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#ad35c90d187bf5ffe2adf0264463a0dc8">  327</a></span>&#160;<span class="preprocessor">#define EWDG_WDT_REFRESH_REG_WDT_REFRESH_REG_SET(x) (((uint32_t)(x) &lt;&lt; EWDG_WDT_REFRESH_REG_WDT_REFRESH_REG_SHIFT) &amp; EWDG_WDT_REFRESH_REG_WDT_REFRESH_REG_MASK)</span></div>
<div class="line"><a name="l00328"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#ada14c2fa075fb0c537958ab746a45b93">  328</a></span>&#160;<span class="preprocessor">#define EWDG_WDT_REFRESH_REG_WDT_REFRESH_REG_GET(x) (((uint32_t)(x) &amp; EWDG_WDT_REFRESH_REG_WDT_REFRESH_REG_MASK) &gt;&gt; EWDG_WDT_REFRESH_REG_WDT_REFRESH_REG_SHIFT)</span></div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160; </div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="comment">/* Bitfield definition for register: WDT_STATUS */</span></div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="comment"> * PARITY_ERROR (W1C)</span></div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="comment"> * parity error</span></div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="comment"> * Write one to clear the bit</span></div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00337"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a922ac7a64bb59ddc17f6d2fb58576518">  337</a></span>&#160;<span class="preprocessor">#define EWDG_WDT_STATUS_PARITY_ERROR_MASK (0x40U)</span></div>
<div class="line"><a name="l00338"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a5d4482d709b933828b1e5006443f6bf6">  338</a></span>&#160;<span class="preprocessor">#define EWDG_WDT_STATUS_PARITY_ERROR_SHIFT (6U)</span></div>
<div class="line"><a name="l00339"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a431ce803493590c86f350a753a5cce6c">  339</a></span>&#160;<span class="preprocessor">#define EWDG_WDT_STATUS_PARITY_ERROR_SET(x) (((uint32_t)(x) &lt;&lt; EWDG_WDT_STATUS_PARITY_ERROR_SHIFT) &amp; EWDG_WDT_STATUS_PARITY_ERROR_MASK)</span></div>
<div class="line"><a name="l00340"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#ad744ff3cd743dc9115a7501fc3e70937">  340</a></span>&#160;<span class="preprocessor">#define EWDG_WDT_STATUS_PARITY_ERROR_GET(x) (((uint32_t)(x) &amp; EWDG_WDT_STATUS_PARITY_ERROR_MASK) &gt;&gt; EWDG_WDT_STATUS_PARITY_ERROR_SHIFT)</span></div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160; </div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="comment"> * OT_RST (W1C)</span></div>
<div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="comment"> * Timeout happens, a reset will happen once enable bit set</span></div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="comment"> * This bit can be cleared only by refreshing wdt or reset</span></div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00348"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a3b9b352e94346fa720d41dea1ffe6ba1">  348</a></span>&#160;<span class="preprocessor">#define EWDG_WDT_STATUS_OT_RST_MASK (0x20U)</span></div>
<div class="line"><a name="l00349"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#aa048ae7a7719b40682447e3d2e80e65b">  349</a></span>&#160;<span class="preprocessor">#define EWDG_WDT_STATUS_OT_RST_SHIFT (5U)</span></div>
<div class="line"><a name="l00350"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a97b45d6aa09721fda414e1322c90d7d9">  350</a></span>&#160;<span class="preprocessor">#define EWDG_WDT_STATUS_OT_RST_SET(x) (((uint32_t)(x) &lt;&lt; EWDG_WDT_STATUS_OT_RST_SHIFT) &amp; EWDG_WDT_STATUS_OT_RST_MASK)</span></div>
<div class="line"><a name="l00351"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a1f8f22e592132ea61f89fac929196135">  351</a></span>&#160;<span class="preprocessor">#define EWDG_WDT_STATUS_OT_RST_GET(x) (((uint32_t)(x) &amp; EWDG_WDT_STATUS_OT_RST_MASK) &gt;&gt; EWDG_WDT_STATUS_OT_RST_SHIFT)</span></div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160; </div>
<div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="comment"> * OT_INT (W1C)</span></div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="comment"> * Timeout happens, a interrupt will happen once enable bit set</span></div>
<div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="comment"> * This bit can be cleared only by refreshing wdt or reset</span></div>
<div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00359"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#ae2cc624c1a52967cffb59539743fca14">  359</a></span>&#160;<span class="preprocessor">#define EWDG_WDT_STATUS_OT_INT_MASK (0x10U)</span></div>
<div class="line"><a name="l00360"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#aee91fcef9b5e9932d44e97127e835623">  360</a></span>&#160;<span class="preprocessor">#define EWDG_WDT_STATUS_OT_INT_SHIFT (4U)</span></div>
<div class="line"><a name="l00361"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#afdb8392a100a3fba8ccd1016cd351d9e">  361</a></span>&#160;<span class="preprocessor">#define EWDG_WDT_STATUS_OT_INT_SET(x) (((uint32_t)(x) &lt;&lt; EWDG_WDT_STATUS_OT_INT_SHIFT) &amp; EWDG_WDT_STATUS_OT_INT_MASK)</span></div>
<div class="line"><a name="l00362"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a02fa65b5c46e476a4e0286cd428ac182">  362</a></span>&#160;<span class="preprocessor">#define EWDG_WDT_STATUS_OT_INT_GET(x) (((uint32_t)(x) &amp; EWDG_WDT_STATUS_OT_INT_MASK) &gt;&gt; EWDG_WDT_STATUS_OT_INT_SHIFT)</span></div>
<div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160; </div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="comment"> * CTL_UNL_FAIL (W1C)</span></div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="comment"> * Unlock ctrl reg update protection fail</span></div>
<div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="comment"> * Write one to clear the bit</span></div>
<div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00370"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a344ec50dceb79c5938bb49dca74a6d03">  370</a></span>&#160;<span class="preprocessor">#define EWDG_WDT_STATUS_CTL_UNL_FAIL_MASK (0x8U)</span></div>
<div class="line"><a name="l00371"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a5110a4403f06a542563f36049b62fe03">  371</a></span>&#160;<span class="preprocessor">#define EWDG_WDT_STATUS_CTL_UNL_FAIL_SHIFT (3U)</span></div>
<div class="line"><a name="l00372"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a9e17003fd665298831f608e1fdab2bda">  372</a></span>&#160;<span class="preprocessor">#define EWDG_WDT_STATUS_CTL_UNL_FAIL_SET(x) (((uint32_t)(x) &lt;&lt; EWDG_WDT_STATUS_CTL_UNL_FAIL_SHIFT) &amp; EWDG_WDT_STATUS_CTL_UNL_FAIL_MASK)</span></div>
<div class="line"><a name="l00373"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#ad4cf3db7533a0ba200a2ad03cb913890">  373</a></span>&#160;<span class="preprocessor">#define EWDG_WDT_STATUS_CTL_UNL_FAIL_GET(x) (((uint32_t)(x) &amp; EWDG_WDT_STATUS_CTL_UNL_FAIL_MASK) &gt;&gt; EWDG_WDT_STATUS_CTL_UNL_FAIL_SHIFT)</span></div>
<div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160; </div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="comment"> * CTL_VIO (W1C)</span></div>
<div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="comment"> * Violate register update protection mechanism</span></div>
<div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="comment"> * Write one to clear the bit</span></div>
<div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00381"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a296fde7cab06d96e0bbfc52393f29e7d">  381</a></span>&#160;<span class="preprocessor">#define EWDG_WDT_STATUS_CTL_VIO_MASK (0x4U)</span></div>
<div class="line"><a name="l00382"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a00a4bfffae557e43f747c7a345a8bdf6">  382</a></span>&#160;<span class="preprocessor">#define EWDG_WDT_STATUS_CTL_VIO_SHIFT (2U)</span></div>
<div class="line"><a name="l00383"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a0b3d7477e17790c2fd77010e29ddd2fd">  383</a></span>&#160;<span class="preprocessor">#define EWDG_WDT_STATUS_CTL_VIO_SET(x) (((uint32_t)(x) &lt;&lt; EWDG_WDT_STATUS_CTL_VIO_SHIFT) &amp; EWDG_WDT_STATUS_CTL_VIO_MASK)</span></div>
<div class="line"><a name="l00384"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#abc4589815d3e110ccf2d254afa165637">  384</a></span>&#160;<span class="preprocessor">#define EWDG_WDT_STATUS_CTL_VIO_GET(x) (((uint32_t)(x) &amp; EWDG_WDT_STATUS_CTL_VIO_MASK) &gt;&gt; EWDG_WDT_STATUS_CTL_VIO_SHIFT)</span></div>
<div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160; </div>
<div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="comment"> * REF_UNL_FAIL (W1C)</span></div>
<div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="comment"> * Refresh unlock fail</span></div>
<div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="comment"> * Write one to clear the bit</span></div>
<div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00392"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a1b42ad9f279d7b601ddca29a445decbf">  392</a></span>&#160;<span class="preprocessor">#define EWDG_WDT_STATUS_REF_UNL_FAIL_MASK (0x2U)</span></div>
<div class="line"><a name="l00393"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a4d9c0fccb21f38a0696dc0c6bd3a1020">  393</a></span>&#160;<span class="preprocessor">#define EWDG_WDT_STATUS_REF_UNL_FAIL_SHIFT (1U)</span></div>
<div class="line"><a name="l00394"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#af7ce7c152b74844ce5a6fd541230ebe2">  394</a></span>&#160;<span class="preprocessor">#define EWDG_WDT_STATUS_REF_UNL_FAIL_SET(x) (((uint32_t)(x) &lt;&lt; EWDG_WDT_STATUS_REF_UNL_FAIL_SHIFT) &amp; EWDG_WDT_STATUS_REF_UNL_FAIL_MASK)</span></div>
<div class="line"><a name="l00395"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#ac40002b33db08032bb1be0b4bbf830d4">  395</a></span>&#160;<span class="preprocessor">#define EWDG_WDT_STATUS_REF_UNL_FAIL_GET(x) (((uint32_t)(x) &amp; EWDG_WDT_STATUS_REF_UNL_FAIL_MASK) &gt;&gt; EWDG_WDT_STATUS_REF_UNL_FAIL_SHIFT)</span></div>
<div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160; </div>
<div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="comment"> * REF_VIO (W1C)</span></div>
<div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="comment"> * Refresh fail</span></div>
<div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;<span class="comment"> * Write one to clear the bit</span></div>
<div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00403"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#af7276be354ebb9889d62ab3b255b7953">  403</a></span>&#160;<span class="preprocessor">#define EWDG_WDT_STATUS_REF_VIO_MASK (0x1U)</span></div>
<div class="line"><a name="l00404"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a1fd0501e9e214bde24eeef97962079cb">  404</a></span>&#160;<span class="preprocessor">#define EWDG_WDT_STATUS_REF_VIO_SHIFT (0U)</span></div>
<div class="line"><a name="l00405"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a9e6d5c130e0ea7cfb19a860c65cb28b5">  405</a></span>&#160;<span class="preprocessor">#define EWDG_WDT_STATUS_REF_VIO_SET(x) (((uint32_t)(x) &lt;&lt; EWDG_WDT_STATUS_REF_VIO_SHIFT) &amp; EWDG_WDT_STATUS_REF_VIO_MASK)</span></div>
<div class="line"><a name="l00406"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a4775a535f132fc671ecdb7f3345fcf53">  406</a></span>&#160;<span class="preprocessor">#define EWDG_WDT_STATUS_REF_VIO_GET(x) (((uint32_t)(x) &amp; EWDG_WDT_STATUS_REF_VIO_MASK) &gt;&gt; EWDG_WDT_STATUS_REF_VIO_SHIFT)</span></div>
<div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160; </div>
<div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="comment">/* Bitfield definition for register: CFG_PROT */</span></div>
<div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="comment"> * UPD_OT_TIME (RW)</span></div>
<div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="comment"> * The period in which register update has to be in after unlock</span></div>
<div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="comment"> * The required period is less than： 128 * 2 ^ UPD_OT_TIME * bus_clock_cycle</span></div>
<div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00415"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#ac97e507530e6cedf74a848f3909e1608">  415</a></span>&#160;<span class="preprocessor">#define EWDG_CFG_PROT_UPD_OT_TIME_MASK (0xF0000UL)</span></div>
<div class="line"><a name="l00416"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a0eaccceb797c73a89b7a0c90142e2672">  416</a></span>&#160;<span class="preprocessor">#define EWDG_CFG_PROT_UPD_OT_TIME_SHIFT (16U)</span></div>
<div class="line"><a name="l00417"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a4ba5705679956b810876a784af39b24c">  417</a></span>&#160;<span class="preprocessor">#define EWDG_CFG_PROT_UPD_OT_TIME_SET(x) (((uint32_t)(x) &lt;&lt; EWDG_CFG_PROT_UPD_OT_TIME_SHIFT) &amp; EWDG_CFG_PROT_UPD_OT_TIME_MASK)</span></div>
<div class="line"><a name="l00418"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#ae500fe89e504bfd740c1cedecae23360">  418</a></span>&#160;<span class="preprocessor">#define EWDG_CFG_PROT_UPD_OT_TIME_GET(x) (((uint32_t)(x) &amp; EWDG_CFG_PROT_UPD_OT_TIME_MASK) &gt;&gt; EWDG_CFG_PROT_UPD_OT_TIME_SHIFT)</span></div>
<div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160; </div>
<div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="comment"> * UPD_PSD (RW)</span></div>
<div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="comment"> * The password of unlocking register update</span></div>
<div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00425"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#aeae6c267823927d703b59a010417e0e1">  425</a></span>&#160;<span class="preprocessor">#define EWDG_CFG_PROT_UPD_PSD_MASK (0xFFFFU)</span></div>
<div class="line"><a name="l00426"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a7d5d9cd4cd505baa3e2deb05fc8d81e6">  426</a></span>&#160;<span class="preprocessor">#define EWDG_CFG_PROT_UPD_PSD_SHIFT (0U)</span></div>
<div class="line"><a name="l00427"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a22ceacf1b6b3509ccfcf10f4afdbf5a7">  427</a></span>&#160;<span class="preprocessor">#define EWDG_CFG_PROT_UPD_PSD_SET(x) (((uint32_t)(x) &lt;&lt; EWDG_CFG_PROT_UPD_PSD_SHIFT) &amp; EWDG_CFG_PROT_UPD_PSD_MASK)</span></div>
<div class="line"><a name="l00428"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#ac16fb877fc4a42bae2b29d1ae1e2c3a9">  428</a></span>&#160;<span class="preprocessor">#define EWDG_CFG_PROT_UPD_PSD_GET(x) (((uint32_t)(x) &amp; EWDG_CFG_PROT_UPD_PSD_MASK) &gt;&gt; EWDG_CFG_PROT_UPD_PSD_SHIFT)</span></div>
<div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160; </div>
<div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;<span class="comment">/* Bitfield definition for register: REF_PROT */</span></div>
<div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="comment"> * REF_UNL_PSD (RW)</span></div>
<div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="comment"> * The password to unlock refreshing</span></div>
<div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00436"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a2c9394d31b41bfa3c2e764daec7fb757">  436</a></span>&#160;<span class="preprocessor">#define EWDG_REF_PROT_REF_UNL_PSD_MASK (0xFFFFU)</span></div>
<div class="line"><a name="l00437"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#ac9640e386acf7aa739a5c4fd3d3a757a">  437</a></span>&#160;<span class="preprocessor">#define EWDG_REF_PROT_REF_UNL_PSD_SHIFT (0U)</span></div>
<div class="line"><a name="l00438"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#aaad098f1f4afe1ee9809c41f5a5bd13b">  438</a></span>&#160;<span class="preprocessor">#define EWDG_REF_PROT_REF_UNL_PSD_SET(x) (((uint32_t)(x) &lt;&lt; EWDG_REF_PROT_REF_UNL_PSD_SHIFT) &amp; EWDG_REF_PROT_REF_UNL_PSD_MASK)</span></div>
<div class="line"><a name="l00439"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a6314280d36695774178dc834011cb7f8">  439</a></span>&#160;<span class="preprocessor">#define EWDG_REF_PROT_REF_UNL_PSD_GET(x) (((uint32_t)(x) &amp; EWDG_REF_PROT_REF_UNL_PSD_MASK) &gt;&gt; EWDG_REF_PROT_REF_UNL_PSD_SHIFT)</span></div>
<div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160; </div>
<div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="comment">/* Bitfield definition for register: WDT_EN */</span></div>
<div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;<span class="comment"> * WDOG_EN (RW)</span></div>
<div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;<span class="comment"> * Wdog is enabled, the re-written of this register is impacted by enable lock function</span></div>
<div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00447"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a85c28e76e339b6fa13db3fbbb002f900">  447</a></span>&#160;<span class="preprocessor">#define EWDG_WDT_EN_WDOG_EN_MASK (0x1U)</span></div>
<div class="line"><a name="l00448"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#aead6b0e82705b9b4f89375219b3d0e9c">  448</a></span>&#160;<span class="preprocessor">#define EWDG_WDT_EN_WDOG_EN_SHIFT (0U)</span></div>
<div class="line"><a name="l00449"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a3f9d4ff2ce9130d2c9d002d2c737fbcc">  449</a></span>&#160;<span class="preprocessor">#define EWDG_WDT_EN_WDOG_EN_SET(x) (((uint32_t)(x) &lt;&lt; EWDG_WDT_EN_WDOG_EN_SHIFT) &amp; EWDG_WDT_EN_WDOG_EN_MASK)</span></div>
<div class="line"><a name="l00450"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a3298c724c51c24ce277c8c3aaeccbe88">  450</a></span>&#160;<span class="preprocessor">#define EWDG_WDT_EN_WDOG_EN_GET(x) (((uint32_t)(x) &amp; EWDG_WDT_EN_WDOG_EN_MASK) &gt;&gt; EWDG_WDT_EN_WDOG_EN_SHIFT)</span></div>
<div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160; </div>
<div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="comment">/* Bitfield definition for register: REF_TIME */</span></div>
<div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;<span class="comment"> * REFRESH_PERIOD (RW)</span></div>
<div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;<span class="comment"> * The refresh period after refresh unlocked</span></div>
<div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;<span class="comment"> * Note: the refresh overtime counter works in bus clock domain, not in wdt function clock domain. The wdt divider doesn&#39;t take effect for refresh counter</span></div>
<div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00459"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#af49a816c7bd95f1da7885822a406403d">  459</a></span>&#160;<span class="preprocessor">#define EWDG_REF_TIME_REFRESH_PERIOD_MASK (0xFFFFU)</span></div>
<div class="line"><a name="l00460"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#af0b455263e1d10e678974d244d865181">  460</a></span>&#160;<span class="preprocessor">#define EWDG_REF_TIME_REFRESH_PERIOD_SHIFT (0U)</span></div>
<div class="line"><a name="l00461"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a5ecbc482366e12fc1a900a8b54f7ae39">  461</a></span>&#160;<span class="preprocessor">#define EWDG_REF_TIME_REFRESH_PERIOD_SET(x) (((uint32_t)(x) &lt;&lt; EWDG_REF_TIME_REFRESH_PERIOD_SHIFT) &amp; EWDG_REF_TIME_REFRESH_PERIOD_MASK)</span></div>
<div class="line"><a name="l00462"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html#a33aebb56f6be052656c76898649a86e7">  462</a></span>&#160;<span class="preprocessor">#define EWDG_REF_TIME_REFRESH_PERIOD_GET(x) (((uint32_t)(x) &amp; EWDG_REF_TIME_REFRESH_PERIOD_MASK) &gt;&gt; EWDG_REF_TIME_REFRESH_PERIOD_SHIFT)</span></div>
<div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160; </div>
<div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160; </div>
<div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160; </div>
<div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160; </div>
<div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* HPM_EWDG_H */</span><span class="preprocessor"></span></div>
<div class="ttc" id="astructEWDG__Type_html"><div class="ttname"><a href="structEWDG__Type.html">EWDG_Type</a></div><div class="ttdef"><b>Definition:</b> hpm_ewdg_regs.h:12</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_19d806e154b23a5f4c4c08b2e30365a6.html">soc</a></li><li class="navelem"><a class="el" href="dir_3c704b5ae633eeec3f8fdcdbd00dedae.html">HPM6E00</a></li><li class="navelem"><a class="el" href="dir_cf55b2ecca8f1a435bcea4a6a4f0afee.html">ip</a></li><li class="navelem"><a class="el" href="HPM6E00_2ip_2hpm__ewdg__regs_8h.html">hpm_ewdg_regs.h</a></li>
    <li class="footer">Generated on Fri Jun 28 2024 08:10:32 for HPM SDK by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
