<!DOCTYPE html>
<html lang="en"><head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  
    <meta http-equiv="X-UA-Compatible" content="IE=edge">
    <meta name="viewport" content="width=device-width, initial-scale=1">
  <title> ELEC323 Microcomputer Architecture (Prof. Daejin Park)</title>

  <!-- bootstrap -->
  <link rel="stylesheet" href="./css/bootstrap.min.css">
  <link rel="stylesheet" href="./css/bootstrap-theme.min.css">

  <!-- Google fonts -->
  <link href="./css/css" rel="stylesheet" type="text/css">

  <link rel="stylesheet" type="text/css" href="./css/style.css">

</head>

<body>

<div id="header">
    <img src="./css/logo.gif" style="height:50px; float: left; margin-left: 20px;">
    <h1>Logic Design Experiment (2025, 2nd Semester, Prof. Daejin Park)</h1>
  <div style="clear:both;"></div>
</div>



<div class="sechighlight">
<div class="container sec">
  <h2>Time Schedule</h2>

  Location: IT-1 no. 318 
  <br><br>
  The schedule is subject to change according to the pace of the class.
</div>
</div>

<div class="container sec">
<table class="table">
  <tbody><tr class="active">
    <th>Day</th><th>Type</th><th>Requirement</th><th>No</th><th>Contents</th><th>Notes</th><th>Remarks</th>
  </tr>
  <tr>
    <td>9/5</td>
    <td>Lecture Introduction</td>
    <td></td>
    <td></td>
    <td><b>Intro</b><br>Lecture Objectives</td>
    <td>
        
    </td>
    <td></td>
    </tr>
  <tr class=warning>
    <td>9/5</td>
    <td>Theory</td>
    <td></td>
    <td>1</td>
    <td><b>Logic Design Basic Concept</b><br>Verilog Simulation using ModelSim</td>
    <td>
        
    </td>
    <td></td>
    </tr>
  <tr class=warning>
    <td>9/12</td>
    <td>Theory</td>
    <td></td>
    <td>2</td>
    <td><b>Combinational and Sequential Logic Design</b><br>In-depth Understanding of Logic Design</td>
    <td>
       [Homework] #1 Assigned 
    </td>
    <td></td>
    </tr>
  <tr class=danger>
    <td>9/20</td>
    <td>Theory+Lab</td>
    <td></td>
    <td>3</td>
    <td><b>Various Logic Design Experiments</b><br>Adder, Mux, Counter, Stop Watch Implementation</td>
    <td>
       [Homework] #2 Assigned 
    </td>
    <td></td>
    </tr>
  <tr class=danger>
    <td>9/28</td>
    <td>Theory+Lab</td>
    <td></td>
    <td>4</td>
    <td><b>Finite State Machine-based System Design</b><br>FSM-based Logic Design Experiments</td>
    <td>
        [Homework] #3 Assigned 
    </td>
    <td></td>
    </tr>
  <tr class=warning>
    <td>10/10</td>
    <td>Summary</td>
    <td></td>
    <td>5</td>
    <td><b>Summary of Logic System Design using Veriog</b><br>Comparison of SW and HW Design Concept</td>
    <td>
        [Notes] In-Depth Understanding of HW-based Concurrent Operations compared to Sequential Software
    </td>
    <td></td>
    </tr>
  <tr class=danger>
    <td>10/17</td>
    <td>Experiment</td>
    <td></td>
    <td>6</td>
    <td><b>Timer, PWM Design Experiments</b><br>Implementation of SW-Controlled Hardware Unit</td>
    <td>
        [Notes] In-Lab Design and Implementation <br> 
        [Homework] #4 Assgned of remained works
    </td>
    <td></td>
    </tr>
  <tr class=warning>
    <td>10/31</td>
    <td>Theory</td>
    <td></td>
    <td>7</td>
    <td><b>Timing Analysis of Logic Systems</b><br>Accurate, High Performance, Low-Power Logic Design</td>
    <td>
        
    </td>
    <td></td>
    </tr>
  <tr class=danger>
    <td>11/08</td>
    <td>Lab</td>
    <td></td>
    <td>8</td>
    <td><b>Microprocessor Design - ALU</b><br>ADD, SUB Instruction Decoding, Execution, Register Access</td>
    <td>
        [Notes] In-Lab Experiments
    </td>
    <td></td>
    </tr>
  <tr class=danger>
    <td>11/14</td>
    <td>Lab</td>
    <td></td>
    <td>9</td>
    <td><b>Microprocessor Design - Memory Access</b><br>MOV0, MOV1 Instruction Decoding, Execution, Memory Access</td>
    <td>
        [Notes] In-Lab Experiments
    </td>
    <td></td>
    </tr>
  <tr class=danger>
    <td>11/21</td>
    <td>Lab</td>
    <td></td>
    <td>10</td>
    <td><b>Embedded SW Integration</b><br>Running Software on Microprocessor</td>
    <td>
        [Homework] #5 Assigned (Project Proposal)  
    </td>
    <td>Project Proposal</td>
    </tr>
  <tr>
    <td>11/28</td>
    <td>Project</td>
    <td></td>
    <td>11</td>
    <td><b>Project</b><br>In-Lab Experiment and Homeworkt</td>
    <td>
        [Notes] On-going Project for Final Presentation
    </td>
    <td></td>
    </tr>
  <tr>
    <td>12/05</td>
    <td>Project</td>
    <td></td>
    <td>12</td>
    <td><b>Project</b><br>In-Lab Experiment and Homeworkt</td>
    <td>
        [Notes] On-going Project for Final Presentation
    </td>
    <td></td>
    </tr>
  <tr>
    <td>12/12</td>
    <td>Presentation</td>
    <td></td>
    <td>13</td>
    <td><b>Final Presentation of Project Result</b><br>Video Presentation of Project Implementation Result</td>
    <td>
        [Notes] Upload Presentation Video Clip, Selected Project will be Recommended to IEEE International Conference or Journals. 
    </td>
    <td>Presentation</td>
    </tr>

  <tr class="danger">
    <td></td>
    <td>Talk (TBD)</td>
    <td></td>
    <td></td>
    <td><b>Wrap-up</b></td>
    <td></td>
    <td></td>
  </tr>

</tbody></table>
</div>


<!-- jQuery and Boostrap -->
<script src="./css/jquery.min.js"></script>
<script src="./css/bootstrap.min.js"></script>



</body></html>
