;redcode
;assert 1
	SPL 0, <480
	CMP -297, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SLT #121, 8
	SUB @127, 106
	JMN 1, @-51
	SUB #72, @245
	SUB -207, <-120
	CMP 6, 1
	SLT #121, 8
	SUB @21, 105
	DAT #0, <480
	SLT -4, <20
	SUB @121, 103
	SLT -4, <20
	SUB @824, 101
	SLT -4, <20
	CMP 210, 60
	DAT #0, <480
	SUB @-127, 100
	CMP #210, 60
	CMP 210, 60
	CMP 210, 60
	CMP 210, 60
	SPL 0, #2
	JMN <30, 9
	SUB 60, -10
	SUB @127, @103
	SUB @127, @103
	JMN <21, <105
	SUB #100, 0
	ADD 240, 10
	SUB -12, @14
	JMN <321, <305
	SUB -4, @220
	SUB 30, 9
	JMN 82, 10
	SUB #100, 0
	JMN 82, 10
	DJN -1, @-20
	MOV -1, <-20
	DJN -1, @-20
	MOV -1, <-20
	MOV -1, <-20
	JMN @300, 90
	MOV -7, <-20
	MOV -1, <-20
	CMP -297, <-120
	CMP -297, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @21, 105
	SUB @127, 106
	JMN 1, @-51
	SUB #72, @245
	SUB -207, <-120
	CMP 6, 1
	SLT #121, 8
	SUB @21, 105
	DAT #0, <480
	CMP 406, 801
	CMP 210, 60
	SLT -4, <20
	SUB @824, 101
	SUB @127, 106
