

================================================================
== Vitis HLS Report for 'ban_interface_Pipeline_VITIS_LOOP_335_17'
================================================================
* Date:           Tue Feb  8 15:34:21 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        ban_interface
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.983 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        6|        6|  60.000 ns|  60.000 ns|    6|    6|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_335_1  |        4|        4|         3|          1|          1|     3|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.98>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i_9 = alloca i32 1"   --->   Operation 6 'alloca' 'i_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%b_op2_load_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %b_op2_load"   --->   Operation 7 'read' 'b_op2_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%b_op1_load_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %b_op1_load"   --->   Operation 8 'read' 'b_op1_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.42ns)   --->   "%store_ln0 = store i2 0, i2 %i_9"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 10 [1/1] (0.42ns)   --->   "%br_ln0 = br void %.preheader15"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i = load i2 %i_9" [../src/ban.cpp:335]   --->   Operation 11 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.44ns)   --->   "%icmp_ln335 = icmp_eq  i2 %i, i2 3" [../src/ban.cpp:335]   --->   Operation 12 'icmp' 'icmp_ln335' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.54ns)   --->   "%add_ln335 = add i2 %i, i2 1" [../src/ban.cpp:335]   --->   Operation 13 'add' 'add_ln335' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln335 = br i1 %icmp_ln335, void %.split10_ifconv, void %_ZNK3BangeERKS_.exit.loopexit.exitStub" [../src/ban.cpp:335]   --->   Operation 14 'br' 'br_ln335' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%shl_ln336_9 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i2.i5, i2 %i, i5 0" [../src/ban.cpp:336]   --->   Operation 15 'bitconcatenate' 'shl_ln336_9' <Predicate = (!icmp_ln335)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.77ns)   --->   "%add_ln336 = add i7 %shl_ln336_9, i7 32" [../src/ban.cpp:336]   --->   Operation 16 'add' 'add_ln336' <Predicate = (!icmp_ln335)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.77ns)   --->   "%add_ln336_1 = add i7 %shl_ln336_9, i7 63" [../src/ban.cpp:336]   --->   Operation 17 'add' 'add_ln336_1' <Predicate = (!icmp_ln335)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln336 = zext i7 %add_ln336" [../src/ban.cpp:336]   --->   Operation 18 'zext' 'zext_ln336' <Predicate = (!icmp_ln335)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node sub_ln336)   --->   "%zext_ln336_1 = zext i7 %add_ln336" [../src/ban.cpp:336]   --->   Operation 19 'zext' 'zext_ln336_1' <Predicate = (!icmp_ln335)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln336_2 = zext i7 %add_ln336_1" [../src/ban.cpp:336]   --->   Operation 20 'zext' 'zext_ln336_2' <Predicate = (!icmp_ln335)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.77ns)   --->   "%add_ln336_2 = add i8 %zext_ln336_2, i8 1" [../src/ban.cpp:336]   --->   Operation 21 'add' 'add_ln336_2' <Predicate = (!icmp_ln335)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node sub_ln336)   --->   "%zext_ln336_3 = zext i8 %add_ln336_2" [../src/ban.cpp:336]   --->   Operation 22 'zext' 'zext_ln336_3' <Predicate = (!icmp_ln335)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node sub_ln336)   --->   "%shl_ln336 = shl i128 1, i128 %zext_ln336_3" [../src/ban.cpp:336]   --->   Operation 23 'shl' 'shl_ln336' <Predicate = (!icmp_ln335)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node sub_ln336)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln336_2, i32 7" [../src/ban.cpp:336]   --->   Operation 24 'bitselect' 'tmp' <Predicate = (!icmp_ln335)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node sub_ln336)   --->   "%select_ln336 = select i1 %tmp, i128 0, i128 %shl_ln336" [../src/ban.cpp:336]   --->   Operation 25 'select' 'select_ln336' <Predicate = (!icmp_ln335)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node sub_ln336)   --->   "%shl_ln336_1 = shl i97 1, i97 %zext_ln336_1" [../src/ban.cpp:336]   --->   Operation 26 'shl' 'shl_ln336_1' <Predicate = (!icmp_ln335)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node sub_ln336)   --->   "%zext_ln336_4 = zext i97 %shl_ln336_1" [../src/ban.cpp:336]   --->   Operation 27 'zext' 'zext_ln336_4' <Predicate = (!icmp_ln335)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.57ns) (out node of the LUT)   --->   "%sub_ln336 = sub i128 %select_ln336, i128 %zext_ln336_4" [../src/ban.cpp:336]   --->   Operation 28 'sub' 'sub_ln336' <Predicate = (!icmp_ln335)> <Delay = 1.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln336)   --->   "%and_ln336 = and i128 %b_op1_load_read, i128 %sub_ln336" [../src/ban.cpp:336]   --->   Operation 29 'and' 'and_ln336' <Predicate = (!icmp_ln335)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (1.51ns) (out node of the LUT)   --->   "%lshr_ln336 = lshr i128 %and_ln336, i128 %zext_ln336" [../src/ban.cpp:336]   --->   Operation 30 'lshr' 'lshr_ln336' <Predicate = (!icmp_ln335)> <Delay = 1.51> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln336 = trunc i128 %lshr_ln336" [../src/ban.cpp:336]   --->   Operation 31 'trunc' 'trunc_ln336' <Predicate = (!icmp_ln335)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln336_1)   --->   "%and_ln336_1 = and i128 %b_op2_load_read, i128 %sub_ln336" [../src/ban.cpp:336]   --->   Operation 32 'and' 'and_ln336_1' <Predicate = (!icmp_ln335)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (1.51ns) (out node of the LUT)   --->   "%lshr_ln336_1 = lshr i128 %and_ln336_1, i128 %zext_ln336" [../src/ban.cpp:336]   --->   Operation 33 'lshr' 'lshr_ln336_1' <Predicate = (!icmp_ln335)> <Delay = 1.51> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln336_1 = trunc i128 %lshr_ln336_1" [../src/ban.cpp:336]   --->   Operation 34 'trunc' 'trunc_ln336_1' <Predicate = (!icmp_ln335)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %lshr_ln336, i32 23, i32 30" [../src/ban.cpp:336]   --->   Operation 35 'partselect' 'tmp_s' <Predicate = (!icmp_ln335)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln336_2 = trunc i128 %lshr_ln336" [../src/ban.cpp:336]   --->   Operation 36 'trunc' 'trunc_ln336_2' <Predicate = (!icmp_ln335)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_113 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %lshr_ln336_1, i32 23, i32 30" [../src/ban.cpp:336]   --->   Operation 37 'partselect' 'tmp_113' <Predicate = (!icmp_ln335)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln336_3 = trunc i128 %lshr_ln336_1" [../src/ban.cpp:336]   --->   Operation 38 'trunc' 'trunc_ln336_3' <Predicate = (!icmp_ln335)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.84ns)   --->   "%icmp_ln336 = icmp_ne  i8 %tmp_s, i8 255" [../src/ban.cpp:336]   --->   Operation 39 'icmp' 'icmp_ln336' <Predicate = (!icmp_ln335)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (1.05ns)   --->   "%icmp_ln336_1 = icmp_eq  i23 %trunc_ln336_2, i23 0" [../src/ban.cpp:336]   --->   Operation 40 'icmp' 'icmp_ln336_1' <Predicate = (!icmp_ln335)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node and_ln336_2)   --->   "%or_ln336 = or i1 %icmp_ln336_1, i1 %icmp_ln336" [../src/ban.cpp:336]   --->   Operation 41 'or' 'or_ln336' <Predicate = (!icmp_ln335)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.84ns)   --->   "%icmp_ln336_2 = icmp_ne  i8 %tmp_113, i8 255" [../src/ban.cpp:336]   --->   Operation 42 'icmp' 'icmp_ln336_2' <Predicate = (!icmp_ln335)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (1.05ns)   --->   "%icmp_ln336_3 = icmp_eq  i23 %trunc_ln336_3, i23 0" [../src/ban.cpp:336]   --->   Operation 43 'icmp' 'icmp_ln336_3' <Predicate = (!icmp_ln335)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node and_ln336_2)   --->   "%or_ln336_1 = or i1 %icmp_ln336_3, i1 %icmp_ln336_2" [../src/ban.cpp:336]   --->   Operation 44 'or' 'or_ln336_1' <Predicate = (!icmp_ln335)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln336_2 = and i1 %or_ln336, i1 %or_ln336_1" [../src/ban.cpp:336]   --->   Operation 45 'and' 'and_ln336_2' <Predicate = (!icmp_ln335)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.42ns)   --->   "%store_ln335 = store i2 %add_ln335, i2 %i_9" [../src/ban.cpp:335]   --->   Operation 46 'store' 'store_ln335' <Predicate = (!icmp_ln335)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 2.78>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%solved_3 = phi i1 %solved, void %.split10_ifconv, i1 0, void %newFuncRoot"   --->   Operation 47 'phi' 'solved_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%res_6 = phi i1 %or_ln336_2, void %.split10_ifconv, i1 0, void %newFuncRoot" [../src/ban.cpp:336]   --->   Operation 48 'phi' 'res_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 49 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 50 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%bitcast_ln336 = bitcast i32 %trunc_ln336" [../src/ban.cpp:336]   --->   Operation 51 'bitcast' 'bitcast_ln336' <Predicate = (!icmp_ln335)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%bitcast_ln336_1 = bitcast i32 %trunc_ln336_1" [../src/ban.cpp:336]   --->   Operation 52 'bitcast' 'bitcast_ln336_1' <Predicate = (!icmp_ln335)> <Delay = 0.00>
ST_2 : Operation 53 [2/2] (2.78ns)   --->   "%tmp_114 = fcmp_olt  i32 %bitcast_ln336, i32 %bitcast_ln336_1" [../src/ban.cpp:336]   --->   Operation 53 'fcmp' 'tmp_114' <Predicate = (!icmp_ln335)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [2/2] (2.78ns)   --->   "%tmp_115 = fcmp_ogt  i32 %bitcast_ln336, i32 %bitcast_ln336_1" [../src/ban.cpp:341]   --->   Operation 54 'fcmp' 'tmp_115' <Predicate = (!icmp_ln335)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%write_ln336 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %res_6_out, i1 %res_6" [../src/ban.cpp:336]   --->   Operation 69 'write' 'write_ln336' <Predicate = (icmp_ln335)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 70 'ret' 'ret_ln0' <Predicate = (icmp_ln335)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.64>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%specloopname_ln334 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [../src/ban.cpp:334]   --->   Operation 55 'specloopname' 'specloopname_ln334' <Predicate = (!icmp_ln335)> <Delay = 0.00>
ST_3 : Operation 56 [1/2] (2.78ns)   --->   "%tmp_114 = fcmp_olt  i32 %bitcast_ln336, i32 %bitcast_ln336_1" [../src/ban.cpp:336]   --->   Operation 56 'fcmp' 'tmp_114' <Predicate = (!icmp_ln335)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.28ns)   --->   "%and_ln336_3 = and i1 %and_ln336_2, i1 %tmp_114" [../src/ban.cpp:336]   --->   Operation 57 'and' 'and_ln336_3' <Predicate = (!icmp_ln335)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/2] (2.78ns)   --->   "%tmp_115 = fcmp_ogt  i32 %bitcast_ln336, i32 %bitcast_ln336_1" [../src/ban.cpp:341]   --->   Operation 58 'fcmp' 'tmp_115' <Predicate = (!icmp_ln335)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node solved)   --->   "%and_ln341 = and i1 %and_ln336_2, i1 %tmp_115" [../src/ban.cpp:341]   --->   Operation 59 'and' 'and_ln341' <Predicate = (!icmp_ln335)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node and_ln336_4)   --->   "%sel_tmp71 = xor i1 %solved_3, i1 1" [../src/ban.cpp:336]   --->   Operation 60 'xor' 'sel_tmp71' <Predicate = (!icmp_ln335)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln336_4 = and i1 %and_ln336_3, i1 %sel_tmp71" [../src/ban.cpp:336]   --->   Operation 61 'and' 'and_ln336_4' <Predicate = (!icmp_ln335)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.28ns)   --->   "%or_ln336_2 = or i1 %and_ln336_4, i1 %res_6" [../src/ban.cpp:336]   --->   Operation 62 'or' 'or_ln336_2' <Predicate = (!icmp_ln335)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node solved)   --->   "%or_ln336_3 = or i1 %solved_3, i1 %and_ln336_3" [../src/ban.cpp:336]   --->   Operation 63 'or' 'or_ln336_3' <Predicate = (!icmp_ln335)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node solved)   --->   "%xor_ln336 = xor i1 %or_ln336_3, i1 1" [../src/ban.cpp:336]   --->   Operation 64 'xor' 'xor_ln336' <Predicate = (!icmp_ln335)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node solved)   --->   "%and_ln341_1 = and i1 %and_ln341, i1 %xor_ln336" [../src/ban.cpp:341]   --->   Operation 65 'and' 'and_ln341_1' <Predicate = (!icmp_ln335)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node solved)   --->   "%or_ln336_4 = or i1 %and_ln336_4, i1 %and_ln341_1" [../src/ban.cpp:336]   --->   Operation 66 'or' 'or_ln336_4' <Predicate = (!icmp_ln335)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.28ns) (out node of the LUT)   --->   "%solved = or i1 %solved_3, i1 %or_ln336_4" [../src/ban.cpp:336]   --->   Operation 67 'or' 'solved' <Predicate = (!icmp_ln335)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader15"   --->   Operation 68 'br' 'br_ln0' <Predicate = (!icmp_ln335)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 5.98ns
The critical path consists of the following:
	'alloca' operation ('i') [4]  (0 ns)
	'load' operation ('i', ../src/ban.cpp:335) on local variable 'i' [12]  (0 ns)
	'add' operation ('add_ln336_1', ../src/ban.cpp:336) [22]  (0.773 ns)
	'add' operation ('add_ln336_2', ../src/ban.cpp:336) [26]  (0.773 ns)
	'select' operation ('select_ln336', ../src/ban.cpp:336) [30]  (0 ns)
	'sub' operation ('sub_ln336', ../src/ban.cpp:336) [33]  (1.58 ns)
	'and' operation ('and_ln336_1', ../src/ban.cpp:336) [38]  (0 ns)
	'lshr' operation ('lshr_ln336_1', ../src/ban.cpp:336) [39]  (1.52 ns)
	'icmp' operation ('icmp_ln336_3', ../src/ban.cpp:336) [50]  (1.05 ns)
	'or' operation ('or_ln336_1', ../src/ban.cpp:336) [51]  (0 ns)
	'and' operation ('and_ln336_2', ../src/ban.cpp:336) [52]  (0.287 ns)

 <State 2>: 2.78ns
The critical path consists of the following:
	'fcmp' operation ('tmp_114', ../src/ban.cpp:336) [53]  (2.78 ns)

 <State 3>: 3.64ns
The critical path consists of the following:
	'fcmp' operation ('tmp_114', ../src/ban.cpp:336) [53]  (2.78 ns)
	'and' operation ('and_ln336_3', ../src/ban.cpp:336) [54]  (0.287 ns)
	'and' operation ('and_ln336_4', ../src/ban.cpp:336) [58]  (0.287 ns)
	'or' operation ('or_ln336_2', ../src/ban.cpp:336) [59]  (0.287 ns)
	'phi' operation ('res', ../src/ban.cpp:336) with incoming values : ('or_ln336_2', ../src/ban.cpp:336) [11]  (0 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
