   1              		.cpu arm7tdmi
   2              		.fpu softvfp
   3              		.eabi_attribute 20, 1
   4              		.eabi_attribute 21, 1
   5              		.eabi_attribute 23, 3
   6              		.eabi_attribute 24, 1
   7              		.eabi_attribute 25, 1
   8              		.eabi_attribute 26, 1
   9              		.eabi_attribute 30, 4
  10              		.eabi_attribute 34, 0
  11              		.eabi_attribute 18, 4
  12              		.file	"armVIC.c"
  13              		.section	.text.disableIRQ,"ax",%progbits
  14              		.align	2
  15              		.global	disableIRQ
  17              	disableIRQ:
  18              		@ Function supports interworking.
  19              		@ args = 0, pretend = 0, frame = 0
  20              		@ frame_needed = 0, uses_anonymous_args = 0
  21              		@ link register save eliminated.
  22              	@ 24 "arch/lpc21/armVIC.c" 1
  23 0000 00000FE1 		 mrs  r0, cpsr
  24              	@ 0 "" 2
  25 0004 803080E3 		orr	r3, r0, #128
  26              	@ 30 "arch/lpc21/armVIC.c" 1
  27 0008 03F029E1 		 msr  cpsr, r3
  28              	@ 0 "" 2
  29 000c 1EFF2FE1 		bx	lr
  31              		.section	.text.restoreIRQ,"ax",%progbits
  32              		.align	2
  33              		.global	restoreIRQ
  35              	restoreIRQ:
  36              		@ Function supports interworking.
  37              		@ args = 0, pretend = 0, frame = 0
  38              		@ frame_needed = 0, uses_anonymous_args = 0
  39              		@ link register save eliminated.
  40              	@ 24 "arch/lpc21/armVIC.c" 1
  41 0000 00300FE1 		 mrs  r3, cpsr
  42              	@ 0 "" 2
  43 0004 8020C3E3 		bic	r2, r3, #128
  44 0008 800000E2 		and	r0, r0, #128
  45 000c 000082E1 		orr	r0, r2, r0
  46              	@ 30 "arch/lpc21/armVIC.c" 1
  47 0010 00F029E1 		 msr  cpsr, r0
  48              	@ 0 "" 2
  49 0014 0300A0E1 		mov	r0, r3
  50 0018 1EFF2FE1 		bx	lr
  52              		.section	.text.enableIRQ,"ax",%progbits
  53              		.align	2
  54              		.global	enableIRQ
  56              	enableIRQ:
  57              		@ Function supports interworking.
  58              		@ args = 0, pretend = 0, frame = 0
  59              		@ frame_needed = 0, uses_anonymous_args = 0
  60              		@ link register save eliminated.
  61              	@ 24 "arch/lpc21/armVIC.c" 1
  62 0000 00000FE1 		 mrs  r0, cpsr
  63              	@ 0 "" 2
  64 0004 8030C0E3 		bic	r3, r0, #128
  65              	@ 30 "arch/lpc21/armVIC.c" 1
  66 0008 03F029E1 		 msr  cpsr, r3
  67              	@ 0 "" 2
  68 000c 1EFF2FE1 		bx	lr
  70              		.section	.text.disableFIQ,"ax",%progbits
  71              		.align	2
  72              		.global	disableFIQ
  74              	disableFIQ:
  75              		@ Function supports interworking.
  76              		@ args = 0, pretend = 0, frame = 0
  77              		@ frame_needed = 0, uses_anonymous_args = 0
  78              		@ link register save eliminated.
  79              	@ 24 "arch/lpc21/armVIC.c" 1
  80 0000 00000FE1 		 mrs  r0, cpsr
  81              	@ 0 "" 2
  82 0004 403080E3 		orr	r3, r0, #64
  83              	@ 30 "arch/lpc21/armVIC.c" 1
  84 0008 03F029E1 		 msr  cpsr, r3
  85              	@ 0 "" 2
  86 000c 1EFF2FE1 		bx	lr
  88              		.section	.text.restoreFIQ,"ax",%progbits
  89              		.align	2
  90              		.global	restoreFIQ
  92              	restoreFIQ:
  93              		@ Function supports interworking.
  94              		@ args = 0, pretend = 0, frame = 0
  95              		@ frame_needed = 0, uses_anonymous_args = 0
  96              		@ link register save eliminated.
  97              	@ 24 "arch/lpc21/armVIC.c" 1
  98 0000 00300FE1 		 mrs  r3, cpsr
  99              	@ 0 "" 2
 100 0004 4020C3E3 		bic	r2, r3, #64
 101 0008 400000E2 		and	r0, r0, #64
 102 000c 000082E1 		orr	r0, r2, r0
 103              	@ 30 "arch/lpc21/armVIC.c" 1
 104 0010 00F029E1 		 msr  cpsr, r0
 105              	@ 0 "" 2
 106 0014 0300A0E1 		mov	r0, r3
 107 0018 1EFF2FE1 		bx	lr
 109              		.section	.text.enableFIQ,"ax",%progbits
 110              		.align	2
 111              		.global	enableFIQ
 113              	enableFIQ:
 114              		@ Function supports interworking.
 115              		@ args = 0, pretend = 0, frame = 0
 116              		@ frame_needed = 0, uses_anonymous_args = 0
 117              		@ link register save eliminated.
 118              	@ 24 "arch/lpc21/armVIC.c" 1
 119 0000 00000FE1 		 mrs  r0, cpsr
 120              	@ 0 "" 2
 121 0004 4030C0E3 		bic	r3, r0, #64
 122              	@ 30 "arch/lpc21/armVIC.c" 1
 123 0008 03F029E1 		 msr  cpsr, r3
 124              	@ 0 "" 2
 125 000c 1EFF2FE1 		bx	lr
 127              		.ident	"GCC: (GNU Tools for ARM Embedded Processors) 4.8.3 20131129 (release) [ARM/embedded-4_8-br
DEFINED SYMBOLS
                            *ABS*:00000000 armVIC.c
     /tmp/ccibdqTv.s:14     .text.disableIRQ:00000000 $a
     /tmp/ccibdqTv.s:17     .text.disableIRQ:00000000 disableIRQ
     /tmp/ccibdqTv.s:32     .text.restoreIRQ:00000000 $a
     /tmp/ccibdqTv.s:35     .text.restoreIRQ:00000000 restoreIRQ
     /tmp/ccibdqTv.s:53     .text.enableIRQ:00000000 $a
     /tmp/ccibdqTv.s:56     .text.enableIRQ:00000000 enableIRQ
     /tmp/ccibdqTv.s:71     .text.disableFIQ:00000000 $a
     /tmp/ccibdqTv.s:74     .text.disableFIQ:00000000 disableFIQ
     /tmp/ccibdqTv.s:89     .text.restoreFIQ:00000000 $a
     /tmp/ccibdqTv.s:92     .text.restoreFIQ:00000000 restoreFIQ
     /tmp/ccibdqTv.s:110    .text.enableFIQ:00000000 $a
     /tmp/ccibdqTv.s:113    .text.enableFIQ:00000000 enableFIQ

NO UNDEFINED SYMBOLS
