[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1   9411       tick       3408334       1493233       1441842       3408334 
      2   9411       tick       5297337       2429181       2406961       5297337 
      3   9411       tick       5276745       2419966       2401513       5276745 
      4   9411       tick       5280762       2418637       2396608       5280762 
      5   9411       tick       5280912       2420087       2396807       5280912 
      6   9411       tick       5282086       2422741       2406145       5282086 
      7   9411       tick       5273802       2417667       2395710       5273802 
      8   9411       tick       5278595       2417276       2400897       5278595 
      9   9411       tick       5276069       2419396       2399702       5276069 
     10   9411       tick       5284544       2420216       2402774       5284544 
     11   9411       tick       5274241       2418136       2397197       5274241 
     12   9411       tick       5271282       2418266       2396191       5271282 
     13   9411       tick       5278795       2419750       2403470       5278795 
     14   9411       tick       5280465       2420007       2399403       5280465 
     15   9411       tick       5284276       2420859       2404830       5284276 
     16   9411       tick       5274630       2420209       2401530       5274630 
     17   9411       tick       5272563       2418436       2399313       5272563 
     18   9411       tick       5280607       2419170       2402914       5280607 
     19   9411       tick       5276557       2419129       2399157       5276557 
     20   9411       exit         78876         36031         34227         78876 
