#-----------------------------------------------------------
# Vivado v2019.1.1 (64-bit)
# SW Build 2580384 on Sat Jun 29 08:12:21 MDT 2019
# IP Build 2579722 on Sat Jun 29 11:35:40 MDT 2019
# Start of session at: Fri Sep 13 20:33:24 2019
# Process ID: 13288
# Current directory: F:/OneDrive/Vivado_Workspace/ECE_4300/up_down_counter_introduction/up_down_counter_introduction.runs/synth_1
# Command line: vivado.exe -log main.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source main.tcl
# Log file: F:/OneDrive/Vivado_Workspace/ECE_4300/up_down_counter_introduction/up_down_counter_introduction.runs/synth_1/main.vds
# Journal file: F:/OneDrive/Vivado_Workspace/ECE_4300/up_down_counter_introduction/up_down_counter_introduction.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source main.tcl -notrace
Command: synth_design -top main -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10116 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 728.758 ; gain = 178.641
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'main' [F:/OneDrive/Vivado_Workspace/ECE_4300/up_down_counter_introduction/up_down_counter_introduction.srcs/sources_1/new/main.v:23]
	Parameter sys_freq bound to: 100000000 - type: integer 
	Parameter freq_400 bound to: 400 - type: integer 
	Parameter counter_value_bit bound to: 8 - type: integer 
	Parameter counter_bit bound to: 2 - type: integer 
	Parameter bit bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'clock_divider' [F:/OneDrive/Vivado_Workspace/ECE_4300/up_down_counter_introduction/up_down_counter_introduction.srcs/sources_1/imports/new/clock_divider.v:3]
	Parameter intended_freq bound to: 400 - type: integer 
	Parameter system_freq bound to: 100000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clock_divider' (1#1) [F:/OneDrive/Vivado_Workspace/ECE_4300/up_down_counter_introduction/up_down_counter_introduction.srcs/sources_1/imports/new/clock_divider.v:3]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [F:/OneDrive/Vivado_Workspace/ECE_4300/up_down_counter_introduction/up_down_counter_introduction.runs/synth_1/.Xil/Vivado-13288-ColinKeenan-PC/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (2#1) [F:/OneDrive/Vivado_Workspace/ECE_4300/up_down_counter_introduction/up_down_counter_introduction.runs/synth_1/.Xil/Vivado-13288-ColinKeenan-PC/realtime/clk_wiz_0_stub.v:5]
WARNING: [Synth 8-7023] instance 'base_wizard' of module 'clk_wiz_0' has 9 connections declared, but only 8 given [F:/OneDrive/Vivado_Workspace/ECE_4300/up_down_counter_introduction/up_down_counter_introduction.srcs/sources_1/new/main.v:49]
WARNING: [Synth 8-7023] instance 'clk_group1' of module 'clk_wiz_0' has 9 connections declared, but only 8 given [F:/OneDrive/Vivado_Workspace/ECE_4300/up_down_counter_introduction/up_down_counter_introduction.srcs/sources_1/new/main.v:50]
WARNING: [Synth 8-7023] instance 'clk_group2' of module 'clk_wiz_0' has 9 connections declared, but only 8 given [F:/OneDrive/Vivado_Workspace/ECE_4300/up_down_counter_introduction/up_down_counter_introduction.srcs/sources_1/new/main.v:51]
WARNING: [Synth 8-7023] instance 'clk_group3' of module 'clk_wiz_0' has 9 connections declared, but only 8 given [F:/OneDrive/Vivado_Workspace/ECE_4300/up_down_counter_introduction/up_down_counter_introduction.srcs/sources_1/new/main.v:52]
WARNING: [Synth 8-7023] instance 'clk_group4' of module 'clk_wiz_0' has 9 connections declared, but only 8 given [F:/OneDrive/Vivado_Workspace/ECE_4300/up_down_counter_introduction/up_down_counter_introduction.srcs/sources_1/new/main.v:53]
WARNING: [Synth 8-7023] instance 'clk_group5' of module 'clk_wiz_0' has 9 connections declared, but only 8 given [F:/OneDrive/Vivado_Workspace/ECE_4300/up_down_counter_introduction/up_down_counter_introduction.srcs/sources_1/new/main.v:54]
WARNING: [Synth 8-7023] instance 'clk_group6' of module 'clk_wiz_0' has 9 connections declared, but only 4 given [F:/OneDrive/Vivado_Workspace/ECE_4300/up_down_counter_introduction/up_down_counter_introduction.srcs/sources_1/new/main.v:55]
INFO: [Synth 8-6157] synthesizing module 'mux_32x1_1bit' [F:/OneDrive/Vivado_Workspace/ECE_4300/up_down_counter_introduction/up_down_counter_introduction.srcs/sources_1/new/mux_32x1.v:23]
INFO: [Synth 8-6157] synthesizing module 'mux_2x1' [F:/OneDrive/Vivado_Workspace/ECE_4300/up_down_counter_introduction/up_down_counter_introduction.srcs/sources_1/new/mux_2x1.v:22]
INFO: [Synth 8-6155] done synthesizing module 'mux_2x1' (3#1) [F:/OneDrive/Vivado_Workspace/ECE_4300/up_down_counter_introduction/up_down_counter_introduction.srcs/sources_1/new/mux_2x1.v:22]
WARNING: [Synth 8-324] index 8 out of range [F:/OneDrive/Vivado_Workspace/ECE_4300/up_down_counter_introduction/up_down_counter_introduction.srcs/sources_1/new/mux_32x1.v:43]
WARNING: [Synth 8-324] index 9 out of range [F:/OneDrive/Vivado_Workspace/ECE_4300/up_down_counter_introduction/up_down_counter_introduction.srcs/sources_1/new/mux_32x1.v:44]
WARNING: [Synth 8-324] index 10 out of range [F:/OneDrive/Vivado_Workspace/ECE_4300/up_down_counter_introduction/up_down_counter_introduction.srcs/sources_1/new/mux_32x1.v:45]
WARNING: [Synth 8-324] index 11 out of range [F:/OneDrive/Vivado_Workspace/ECE_4300/up_down_counter_introduction/up_down_counter_introduction.srcs/sources_1/new/mux_32x1.v:46]
WARNING: [Synth 8-324] index 12 out of range [F:/OneDrive/Vivado_Workspace/ECE_4300/up_down_counter_introduction/up_down_counter_introduction.srcs/sources_1/new/mux_32x1.v:47]
WARNING: [Synth 8-324] index 13 out of range [F:/OneDrive/Vivado_Workspace/ECE_4300/up_down_counter_introduction/up_down_counter_introduction.srcs/sources_1/new/mux_32x1.v:48]
WARNING: [Synth 8-324] index 14 out of range [F:/OneDrive/Vivado_Workspace/ECE_4300/up_down_counter_introduction/up_down_counter_introduction.srcs/sources_1/new/mux_32x1.v:49]
WARNING: [Synth 8-324] index 15 out of range [F:/OneDrive/Vivado_Workspace/ECE_4300/up_down_counter_introduction/up_down_counter_introduction.srcs/sources_1/new/mux_32x1.v:50]
WARNING: [Synth 8-324] index 8 out of range [F:/OneDrive/Vivado_Workspace/ECE_4300/up_down_counter_introduction/up_down_counter_introduction.srcs/sources_1/new/mux_32x1.v:56]
WARNING: [Synth 8-324] index 9 out of range [F:/OneDrive/Vivado_Workspace/ECE_4300/up_down_counter_introduction/up_down_counter_introduction.srcs/sources_1/new/mux_32x1.v:56]
WARNING: [Synth 8-324] index 4 out of range [F:/OneDrive/Vivado_Workspace/ECE_4300/up_down_counter_introduction/up_down_counter_introduction.srcs/sources_1/new/mux_32x1.v:56]
WARNING: [Synth 8-324] index 10 out of range [F:/OneDrive/Vivado_Workspace/ECE_4300/up_down_counter_introduction/up_down_counter_introduction.srcs/sources_1/new/mux_32x1.v:57]
WARNING: [Synth 8-324] index 11 out of range [F:/OneDrive/Vivado_Workspace/ECE_4300/up_down_counter_introduction/up_down_counter_introduction.srcs/sources_1/new/mux_32x1.v:57]
WARNING: [Synth 8-324] index 5 out of range [F:/OneDrive/Vivado_Workspace/ECE_4300/up_down_counter_introduction/up_down_counter_introduction.srcs/sources_1/new/mux_32x1.v:57]
WARNING: [Synth 8-324] index 12 out of range [F:/OneDrive/Vivado_Workspace/ECE_4300/up_down_counter_introduction/up_down_counter_introduction.srcs/sources_1/new/mux_32x1.v:58]
WARNING: [Synth 8-324] index 13 out of range [F:/OneDrive/Vivado_Workspace/ECE_4300/up_down_counter_introduction/up_down_counter_introduction.srcs/sources_1/new/mux_32x1.v:58]
WARNING: [Synth 8-324] index 6 out of range [F:/OneDrive/Vivado_Workspace/ECE_4300/up_down_counter_introduction/up_down_counter_introduction.srcs/sources_1/new/mux_32x1.v:58]
WARNING: [Synth 8-324] index 14 out of range [F:/OneDrive/Vivado_Workspace/ECE_4300/up_down_counter_introduction/up_down_counter_introduction.srcs/sources_1/new/mux_32x1.v:59]
WARNING: [Synth 8-324] index 15 out of range [F:/OneDrive/Vivado_Workspace/ECE_4300/up_down_counter_introduction/up_down_counter_introduction.srcs/sources_1/new/mux_32x1.v:59]
WARNING: [Synth 8-324] index 7 out of range [F:/OneDrive/Vivado_Workspace/ECE_4300/up_down_counter_introduction/up_down_counter_introduction.srcs/sources_1/new/mux_32x1.v:59]
WARNING: [Synth 8-324] index 4 out of range [F:/OneDrive/Vivado_Workspace/ECE_4300/up_down_counter_introduction/up_down_counter_introduction.srcs/sources_1/new/mux_32x1.v:63]
WARNING: [Synth 8-324] index 5 out of range [F:/OneDrive/Vivado_Workspace/ECE_4300/up_down_counter_introduction/up_down_counter_introduction.srcs/sources_1/new/mux_32x1.v:63]
WARNING: [Synth 8-324] index 2 out of range [F:/OneDrive/Vivado_Workspace/ECE_4300/up_down_counter_introduction/up_down_counter_introduction.srcs/sources_1/new/mux_32x1.v:63]
WARNING: [Synth 8-324] index 6 out of range [F:/OneDrive/Vivado_Workspace/ECE_4300/up_down_counter_introduction/up_down_counter_introduction.srcs/sources_1/new/mux_32x1.v:64]
WARNING: [Synth 8-324] index 7 out of range [F:/OneDrive/Vivado_Workspace/ECE_4300/up_down_counter_introduction/up_down_counter_introduction.srcs/sources_1/new/mux_32x1.v:64]
WARNING: [Synth 8-324] index 3 out of range [F:/OneDrive/Vivado_Workspace/ECE_4300/up_down_counter_introduction/up_down_counter_introduction.srcs/sources_1/new/mux_32x1.v:64]
WARNING: [Synth 8-324] index 2 out of range [F:/OneDrive/Vivado_Workspace/ECE_4300/up_down_counter_introduction/up_down_counter_introduction.srcs/sources_1/new/mux_32x1.v:67]
WARNING: [Synth 8-324] index 3 out of range [F:/OneDrive/Vivado_Workspace/ECE_4300/up_down_counter_introduction/up_down_counter_introduction.srcs/sources_1/new/mux_32x1.v:67]
INFO: [Synth 8-6155] done synthesizing module 'mux_32x1_1bit' (4#1) [F:/OneDrive/Vivado_Workspace/ECE_4300/up_down_counter_introduction/up_down_counter_introduction.srcs/sources_1/new/mux_32x1.v:23]
INFO: [Synth 8-6157] synthesizing module 'clock_spikestrip' [F:/OneDrive/Vivado_Workspace/ECE_4300/up_down_counter_introduction/up_down_counter_introduction.srcs/sources_1/new/clock_spikestrip.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clock_spikestrip' (5#1) [F:/OneDrive/Vivado_Workspace/ECE_4300/up_down_counter_introduction/up_down_counter_introduction.srcs/sources_1/new/clock_spikestrip.v:23]
INFO: [Synth 8-6157] synthesizing module 'up_down_counter_n_bit' [F:/OneDrive/Vivado_Workspace/ECE_4300/up_down_counter_introduction/up_down_counter_introduction.srcs/sources_1/imports/new/up_down_counter_n_bit.v:23]
	Parameter n bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'up_down_counter_n_bit' (6#1) [F:/OneDrive/Vivado_Workspace/ECE_4300/up_down_counter_introduction/up_down_counter_introduction.srcs/sources_1/imports/new/up_down_counter_n_bit.v:23]
INFO: [Synth 8-6157] synthesizing module 'display_decoder_6_bit' [F:/OneDrive/Vivado_Workspace/ECE_4300/up_down_counter_introduction/up_down_counter_introduction.srcs/sources_1/imports/new/display_decoder.v:23]
	Parameter count_bits bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'display_decoder_6_bit' (7#1) [F:/OneDrive/Vivado_Workspace/ECE_4300/up_down_counter_introduction/up_down_counter_introduction.srcs/sources_1/imports/new/display_decoder.v:23]
INFO: [Synth 8-6157] synthesizing module 'up_down_counter_n_bit__parameterized0' [F:/OneDrive/Vivado_Workspace/ECE_4300/up_down_counter_introduction/up_down_counter_introduction.srcs/sources_1/imports/new/up_down_counter_n_bit.v:23]
	Parameter n bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'up_down_counter_n_bit__parameterized0' (7#1) [F:/OneDrive/Vivado_Workspace/ECE_4300/up_down_counter_introduction/up_down_counter_introduction.srcs/sources_1/imports/new/up_down_counter_n_bit.v:23]
WARNING: [Synth 8-7023] instance 'counter_1_bit' of module 'up_down_counter_n_bit' has 6 connections declared, but only 4 given [F:/OneDrive/Vivado_Workspace/ECE_4300/up_down_counter_introduction/up_down_counter_introduction.srcs/sources_1/new/main.v:89]
INFO: [Synth 8-6157] synthesizing module 'decoder_3x8_low' [F:/OneDrive/Vivado_Workspace/ECE_4300/up_down_counter_introduction/up_down_counter_introduction.srcs/sources_1/imports/new/decoder_3x8_low.v:23]
INFO: [Synth 8-6155] done synthesizing module 'decoder_3x8_low' (8#1) [F:/OneDrive/Vivado_Workspace/ECE_4300/up_down_counter_introduction/up_down_counter_introduction.srcs/sources_1/imports/new/decoder_3x8_low.v:23]
INFO: [Synth 8-6157] synthesizing module 'mux_4x1' [F:/OneDrive/Vivado_Workspace/ECE_4300/up_down_counter_introduction/up_down_counter_introduction.srcs/sources_1/new/mux_4x1.v:23]
	Parameter bit bound to: 7 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [F:/OneDrive/Vivado_Workspace/ECE_4300/up_down_counter_introduction/up_down_counter_introduction.srcs/sources_1/new/mux_4x1.v:34]
WARNING: [Synth 8-567] referenced signal 'a' should be on the sensitivity list [F:/OneDrive/Vivado_Workspace/ECE_4300/up_down_counter_introduction/up_down_counter_introduction.srcs/sources_1/new/mux_4x1.v:32]
WARNING: [Synth 8-567] referenced signal 'b' should be on the sensitivity list [F:/OneDrive/Vivado_Workspace/ECE_4300/up_down_counter_introduction/up_down_counter_introduction.srcs/sources_1/new/mux_4x1.v:32]
WARNING: [Synth 8-567] referenced signal 'c' should be on the sensitivity list [F:/OneDrive/Vivado_Workspace/ECE_4300/up_down_counter_introduction/up_down_counter_introduction.srcs/sources_1/new/mux_4x1.v:32]
WARNING: [Synth 8-567] referenced signal 'd' should be on the sensitivity list [F:/OneDrive/Vivado_Workspace/ECE_4300/up_down_counter_introduction/up_down_counter_introduction.srcs/sources_1/new/mux_4x1.v:32]
INFO: [Synth 8-6155] done synthesizing module 'mux_4x1' (9#1) [F:/OneDrive/Vivado_Workspace/ECE_4300/up_down_counter_introduction/up_down_counter_introduction.srcs/sources_1/new/mux_4x1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'main' (10#1) [F:/OneDrive/Vivado_Workspace/ECE_4300/up_down_counter_introduction/up_down_counter_introduction.srcs/sources_1/new/main.v:23]
WARNING: [Synth 8-3331] design clock_divider has unconnected port reset
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 793.152 ; gain = 243.035
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 793.152 ; gain = 243.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 793.152 ; gain = 243.035
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [f:/OneDrive/Vivado_Workspace/ECE_4300/up_down_counter_introduction/up_down_counter_introduction.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'base_wizard'
Finished Parsing XDC File [f:/OneDrive/Vivado_Workspace/ECE_4300/up_down_counter_introduction/up_down_counter_introduction.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'base_wizard'
Parsing XDC File [f:/OneDrive/Vivado_Workspace/ECE_4300/up_down_counter_introduction/up_down_counter_introduction.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_group1'
Finished Parsing XDC File [f:/OneDrive/Vivado_Workspace/ECE_4300/up_down_counter_introduction/up_down_counter_introduction.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_group1'
Parsing XDC File [f:/OneDrive/Vivado_Workspace/ECE_4300/up_down_counter_introduction/up_down_counter_introduction.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_group2'
Finished Parsing XDC File [f:/OneDrive/Vivado_Workspace/ECE_4300/up_down_counter_introduction/up_down_counter_introduction.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_group2'
Parsing XDC File [f:/OneDrive/Vivado_Workspace/ECE_4300/up_down_counter_introduction/up_down_counter_introduction.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_group3'
Finished Parsing XDC File [f:/OneDrive/Vivado_Workspace/ECE_4300/up_down_counter_introduction/up_down_counter_introduction.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_group3'
Parsing XDC File [f:/OneDrive/Vivado_Workspace/ECE_4300/up_down_counter_introduction/up_down_counter_introduction.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_group4'
Finished Parsing XDC File [f:/OneDrive/Vivado_Workspace/ECE_4300/up_down_counter_introduction/up_down_counter_introduction.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_group4'
Parsing XDC File [f:/OneDrive/Vivado_Workspace/ECE_4300/up_down_counter_introduction/up_down_counter_introduction.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_group5'
Finished Parsing XDC File [f:/OneDrive/Vivado_Workspace/ECE_4300/up_down_counter_introduction/up_down_counter_introduction.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_group5'
Parsing XDC File [f:/OneDrive/Vivado_Workspace/ECE_4300/up_down_counter_introduction/up_down_counter_introduction.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_group6'
Finished Parsing XDC File [f:/OneDrive/Vivado_Workspace/ECE_4300/up_down_counter_introduction/up_down_counter_introduction.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_group6'
Parsing XDC File [F:/OneDrive/Vivado_Workspace/ECE_4300/up_down_counter_introduction/up_down_counter_introduction.srcs/constrs_1/imports/Vivado_Workspace/Nexys4DDR_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk_1'. [F:/OneDrive/Vivado_Workspace/ECE_4300/up_down_counter_introduction/up_down_counter_introduction.srcs/constrs_1/imports/Vivado_Workspace/Nexys4DDR_Master.xdc:33]
WARNING: [Vivado 12-584] No ports matched 'clk_7'. [F:/OneDrive/Vivado_Workspace/ECE_4300/up_down_counter_introduction/up_down_counter_introduction.srcs/constrs_1/imports/Vivado_Workspace/Nexys4DDR_Master.xdc:34]
WARNING: [Vivado 12-584] No ports matched 'clk_13'. [F:/OneDrive/Vivado_Workspace/ECE_4300/up_down_counter_introduction/up_down_counter_introduction.srcs/constrs_1/imports/Vivado_Workspace/Nexys4DDR_Master.xdc:35]
WARNING: [Vivado 12-584] No ports matched 'clk_19'. [F:/OneDrive/Vivado_Workspace/ECE_4300/up_down_counter_introduction/up_down_counter_introduction.srcs/constrs_1/imports/Vivado_Workspace/Nexys4DDR_Master.xdc:36]
WARNING: [Vivado 12-584] No ports matched 'clk_25'. [F:/OneDrive/Vivado_Workspace/ECE_4300/up_down_counter_introduction/up_down_counter_introduction.srcs/constrs_1/imports/Vivado_Workspace/Nexys4DDR_Master.xdc:37]
WARNING: [Vivado 12-584] No ports matched 'clk_31'. [F:/OneDrive/Vivado_Workspace/ECE_4300/up_down_counter_introduction/up_down_counter_introduction.srcs/constrs_1/imports/Vivado_Workspace/Nexys4DDR_Master.xdc:38]
Finished Parsing XDC File [F:/OneDrive/Vivado_Workspace/ECE_4300/up_down_counter_introduction/up_down_counter_introduction.srcs/constrs_1/imports/Vivado_Workspace/Nexys4DDR_Master.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [F:/OneDrive/Vivado_Workspace/ECE_4300/up_down_counter_introduction/up_down_counter_introduction.srcs/constrs_1/imports/Vivado_Workspace/Nexys4DDR_Master.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/main_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/OneDrive/Vivado_Workspace/ECE_4300/up_down_counter_introduction/up_down_counter_introduction.srcs/constrs_1/imports/Vivado_Workspace/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/main_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/main_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 913.141 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 913.141 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 913.141 ; gain = 363.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 913.141 ; gain = 363.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clock. (constraint file  f:/OneDrive/Vivado_Workspace/ECE_4300/up_down_counter_introduction/up_down_counter_introduction.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clock. (constraint file  f:/OneDrive/Vivado_Workspace/ECE_4300/up_down_counter_introduction/up_down_counter_introduction.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 9).
Applied set_property DONT_TOUCH = true for base_wizard. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for clk_group1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for clk_group2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for clk_group3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for clk_group4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for clk_group5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for clk_group6. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 913.141 ; gain = 363.023
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [F:/OneDrive/Vivado_Workspace/ECE_4300/up_down_counter_introduction/up_down_counter_introduction.srcs/sources_1/imports/new/up_down_counter_n_bit.v:38]
WARNING: [Synth 8-327] inferring latch for variable 'out_reg' [F:/OneDrive/Vivado_Workspace/ECE_4300/up_down_counter_introduction/up_down_counter_introduction.srcs/sources_1/new/mux_4x1.v:35]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 913.141 ; gain = 363.023
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'clock_selector/N4' (mux_2x1) to 'clock_selector/N5'
INFO: [Synth 8-223] decloning instance 'clock_selector/N4' (mux_2x1) to 'clock_selector/N6'
INFO: [Synth 8-223] decloning instance 'clock_selector/N4' (mux_2x1) to 'clock_selector/N7'
INFO: [Synth 8-223] decloning instance 'clock_selector/o2' (mux_2x1) to 'clock_selector/o3'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               27 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clock_divider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
+---Registers : 
	               27 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 1     
Module clock_spikestrip 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
+---Registers : 
	               27 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 1     
Module up_down_counter_n_bit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module up_down_counter_n_bit__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module mux_4x1 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design main has port Anodes[7] driven by constant 1
WARNING: [Synth 8-3917] design main has port Anodes[6] driven by constant 1
WARNING: [Synth 8-3917] design main has port Anodes[5] driven by constant 1
WARNING: [Synth 8-3917] design main has port Anodes[4] driven by constant 1
WARNING: [Synth 8-3332] Sequential element (seg_selector/out_reg[6]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (seg_selector/out_reg[5]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (seg_selector/out_reg[4]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (seg_selector/out_reg[3]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (seg_selector/out_reg[2]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (seg_selector/out_reg[1]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (seg_selector/out_reg[0]) is unused and will be removed from module main.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 913.141 ; gain = 363.023
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'base_wizard/clk_out1' to pin 'base_wizard/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'base_wizard/clk_out2' to pin 'base_wizard/bbstub_clk_out2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'base_wizard/clk_out3' to pin 'base_wizard/bbstub_clk_out3/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'base_wizard/clk_out4' to pin 'base_wizard/bbstub_clk_out4/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'base_wizard/clk_out5' to pin 'base_wizard/bbstub_clk_out5/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'base_wizard/clk_out6' to pin 'base_wizard/bbstub_clk_out6/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_group1/clk_in1' to pin 'base_wizard/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_group1/clk_out1' to pin 'clk_group1/bbstub_clk_out1/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'clk_group1/clk_in1' to 'base_wizard/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_group1/clk_out2' to pin 'clk_group1/bbstub_clk_out2/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'clk_group1/clk_in1' to 'base_wizard/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_group1/clk_out3' to pin 'clk_group1/bbstub_clk_out3/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'clk_group1/clk_in1' to 'base_wizard/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_group1/clk_out4' to pin 'clk_group1/bbstub_clk_out4/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'clk_group1/clk_in1' to 'base_wizard/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_group1/clk_out5' to pin 'clk_group1/bbstub_clk_out5/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'clk_group1/clk_in1' to 'base_wizard/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_group1/clk_out6' to pin 'clk_group1/bbstub_clk_out6/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'clk_group1/clk_in1' to 'base_wizard/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_group2/clk_in1' to pin 'base_wizard/bbstub_clk_out2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_group2/clk_out1' to pin 'clk_group2/bbstub_clk_out1/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'clk_group2/clk_in1' to 'base_wizard/bbstub_clk_out2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_group2/clk_out2' to pin 'clk_group2/bbstub_clk_out2/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'clk_group2/clk_in1' to 'base_wizard/bbstub_clk_out2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_group2/clk_out3' to pin 'clk_group2/bbstub_clk_out3/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'clk_group2/clk_in1' to 'base_wizard/bbstub_clk_out2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_group2/clk_out4' to pin 'clk_group2/bbstub_clk_out4/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'clk_group2/clk_in1' to 'base_wizard/bbstub_clk_out2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_group2/clk_out5' to pin 'clk_group2/bbstub_clk_out5/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'clk_group2/clk_in1' to 'base_wizard/bbstub_clk_out2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_group2/clk_out6' to pin 'clk_group2/bbstub_clk_out6/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'clk_group2/clk_in1' to 'base_wizard/bbstub_clk_out2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_group3/clk_in1' to pin 'base_wizard/bbstub_clk_out3/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_group3/clk_out1' to pin 'clk_group3/bbstub_clk_out1/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'clk_group3/clk_in1' to 'base_wizard/bbstub_clk_out3/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_group3/clk_out2' to pin 'clk_group3/bbstub_clk_out2/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'clk_group3/clk_in1' to 'base_wizard/bbstub_clk_out3/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_group3/clk_out3' to pin 'clk_group3/bbstub_clk_out3/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'clk_group3/clk_in1' to 'base_wizard/bbstub_clk_out3/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_group3/clk_out4' to pin 'clk_group3/bbstub_clk_out4/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'clk_group3/clk_in1' to 'base_wizard/bbstub_clk_out3/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_group3/clk_out5' to pin 'clk_group3/bbstub_clk_out5/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'clk_group3/clk_in1' to 'base_wizard/bbstub_clk_out3/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_group3/clk_out6' to pin 'clk_group3/bbstub_clk_out6/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'clk_group3/clk_in1' to 'base_wizard/bbstub_clk_out3/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_group4/clk_in1' to pin 'base_wizard/bbstub_clk_out4/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_group4/clk_out1' to pin 'clk_group4/bbstub_clk_out1/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'clk_group4/clk_in1' to 'base_wizard/bbstub_clk_out4/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_group4/clk_out2' to pin 'clk_group4/bbstub_clk_out2/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'clk_group4/clk_in1' to 'base_wizard/bbstub_clk_out4/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_group4/clk_out3' to pin 'clk_group4/bbstub_clk_out3/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'clk_group4/clk_in1' to 'base_wizard/bbstub_clk_out4/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_group4/clk_out4' to pin 'clk_group4/bbstub_clk_out4/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'clk_group4/clk_in1' to 'base_wizard/bbstub_clk_out4/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_group4/clk_out5' to pin 'clk_group4/bbstub_clk_out5/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'clk_group4/clk_in1' to 'base_wizard/bbstub_clk_out4/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_group4/clk_out6' to pin 'clk_group4/bbstub_clk_out6/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'clk_group4/clk_in1' to 'base_wizard/bbstub_clk_out4/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_group5/clk_in1' to pin 'base_wizard/bbstub_clk_out5/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_group5/clk_out1' to pin 'clk_group5/bbstub_clk_out1/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'clk_group5/clk_in1' to 'base_wizard/bbstub_clk_out5/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_group5/clk_out2' to pin 'clk_group5/bbstub_clk_out2/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'clk_group5/clk_in1' to 'base_wizard/bbstub_clk_out5/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_group5/clk_out3' to pin 'clk_group5/bbstub_clk_out3/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'clk_group5/clk_in1' to 'base_wizard/bbstub_clk_out5/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_group5/clk_out4' to pin 'clk_group5/bbstub_clk_out4/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'clk_group5/clk_in1' to 'base_wizard/bbstub_clk_out5/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_group5/clk_out5' to pin 'clk_group5/bbstub_clk_out5/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'clk_group5/clk_in1' to 'base_wizard/bbstub_clk_out5/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_group5/clk_out6' to pin 'clk_group5/bbstub_clk_out6/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'clk_group5/clk_in1' to 'base_wizard/bbstub_clk_out5/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_group6/clk_in1' to pin 'base_wizard/bbstub_clk_out6/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_group6/clk_out1' to pin 'clk_group6/bbstub_clk_out1/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'clk_group6/clk_in1' to 'base_wizard/bbstub_clk_out6/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_group6/clk_out2' to pin 'clk_group6/bbstub_clk_out2/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'clk_group6/clk_in1' to 'base_wizard/bbstub_clk_out6/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_group6/clk_out3' to pin 'clk_group6/bbstub_clk_out3/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'clk_group6/clk_in1' to 'base_wizard/bbstub_clk_out6/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_group6/clk_out4' to pin 'clk_group6/bbstub_clk_out4/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'clk_group6/clk_in1' to 'base_wizard/bbstub_clk_out6/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_group6/clk_out5' to pin 'clk_group6/bbstub_clk_out5/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'clk_group6/clk_in1' to 'base_wizard/bbstub_clk_out6/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_group6/clk_out6' to pin 'clk_group6/bbstub_clk_out6/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'clk_group6/clk_in1' to 'base_wizard/bbstub_clk_out6/O'
INFO: [Synth 8-5819] Moved 48 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 913.141 ; gain = 363.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 913.141 ; gain = 363.023
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 913.141 ; gain = 363.023
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 919.410 ; gain = 369.293
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 919.410 ; gain = 369.293
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 919.410 ; gain = 369.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 919.410 ; gain = 369.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 919.410 ; gain = 369.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 919.410 ; gain = 369.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         7|
+------+--------------+----------+

Report Cell Usage: 
+------+-------------+------+
|      |Cell         |Count |
+------+-------------+------+
|1     |clk_wiz_0    |     1|
|2     |clk_wiz_0__1 |     1|
|3     |clk_wiz_0__2 |     1|
|4     |clk_wiz_0__3 |     1|
|5     |clk_wiz_0__4 |     1|
|6     |clk_wiz_0__5 |     1|
|7     |clk_wiz_0__6 |     1|
|8     |CARRY4       |    24|
|9     |LUT1         |    16|
|10    |LUT2         |    33|
|11    |LUT3         |    17|
|12    |LUT4         |    10|
|13    |LUT5         |     4|
|14    |LUT6         |    42|
|15    |MUXF7        |     9|
|16    |FDRE         |    66|
|17    |IBUF         |    16|
|18    |OBUF         |    15|
+------+-------------+------+

Report Instance Areas: 
+------+--------------------+--------------------------------------+------+
|      |Instance            |Module                                |Cells |
+------+--------------------+--------------------------------------+------+
|1     |top                 |                                      |   301|
|2     |  clock_400hz       |clock_divider                         |    45|
|3     |  clock_spikestrip1 |clock_spikestrip                      |    51|
|4     |  counter_1_bit     |up_down_counter_n_bit__parameterized0 |    14|
|5     |  counter_value     |up_down_counter_n_bit                 |    68|
|6     |  decoder_counter   |display_decoder_6_bit                 |    43|
+------+--------------------+--------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 919.410 ; gain = 369.293
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 12 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 919.410 ; gain = 249.305
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 919.410 ; gain = 369.293
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 33 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 936.051 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
126 Infos, 60 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 936.051 ; gain = 639.898
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 936.051 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'F:/OneDrive/Vivado_Workspace/ECE_4300/up_down_counter_introduction/up_down_counter_introduction.runs/synth_1/main.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file main_utilization_synth.rpt -pb main_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Sep 13 20:34:04 2019...
