# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../CARAVEL.srcs/sources_1/ip/clk_fix_1" \
"../../../../CARAVEL.srcs/sources_1/ip/bram/sim/bram.v" \
"../../../../CARAVEL.srcs/sources_1/ip/clk_fix_1/clk_fix_clk_wiz.v" \
"../../../../CARAVEL.srcs/sources_1/ip/clk_fix_1/clk_fix.v" \
"../../../../CARAVEL.srcs/sources_1/imports/lab6ece433fall2024tempate/DisplayMuxNexysA7.v" \
"../../../../CARAVEL.srcs/sources_1/imports/src/FPGA_POR.v" \
"../../../../CARAVEL.srcs/sources_1/imports/imports/LUT_Module/FloatingAddition.v" \
"../../../../CARAVEL.srcs/sources_1/imports/imports/LUT_Module/FloatingCompare.v" \
"../../../../CARAVEL.srcs/sources_1/imports/imports/LUT_Module/FloatingMultiplication.v" \
"../../../../CARAVEL.srcs/sources_1/imports/lab6ece433fall2024tempate/HEXto7Segment.v" \
"../../../../CARAVEL.srcs/sources_1/imports/imports/LUT_Module/Indexing_Unit.v" \
"../../../../CARAVEL.srcs/sources_1/imports/imports/LUT_Module/LUT_Arbiter.v" \
"../../../../CARAVEL.srcs/sources_1/imports/imports/LUT_Module/LUT_MAC_Module.v" \
"../../../../CARAVEL.srcs/sources_1/imports/imports/LUT_Module/LUT_Module.v" \
"../../../../CARAVEL.srcs/sources_1/imports/imports/Memory/Memory_Arbiter.v" \
"../../../../CARAVEL.srcs/sources_1/imports/imports/LUT_Module/Memory_Unit.v" \
"../../../../CARAVEL.srcs/sources_1/imports/imports/LUT_Module/Parallel_Memory_Unit.v" \
"../../../../CARAVEL.srcs/sources_1/imports/imports/LUT_Module/Priority_Encoder.v" \
"../../../../CARAVEL.srcs/sources_1/imports/src/RAM128.v" \
"../../../../CARAVEL.srcs/sources_1/imports/src/RAM256.v" \
"../../../../CARAVEL.srcs/sources_1/imports/lab6ece433fall2024tempate/Refreshing7SegNexysA7.v" \
"../../../../CARAVEL.srcs/sources_1/imports/lab6ece433fall2024tempate/SevenSegDriverNexysA7.v" \
"../../../../CARAVEL.srcs/sources_1/imports/imports/TopLevel/TopLevel.v" \
"../../../../CARAVEL.srcs/sources_1/imports/src/VexRiscv.v" \
"../../../../CARAVEL.srcs/sources_1/imports/imports/LUT_Module/WB3_Interface.v" \
"../../../../CARAVEL.srcs/sources_1/imports/imports/LUT_Module/WB4_Interface.v" \
"../../../../CARAVEL.srcs/sources_1/imports/src/__user_project_wrapper.v" \
"../../../../CARAVEL.srcs/sources_1/imports/src/caravel.v" \
"../../../../CARAVEL.srcs/sources_1/imports/src/caravel_clocking.v" \
"../../../../CARAVEL.srcs/sources_1/imports/src/caravel_core.v" \
"../../../../CARAVEL.srcs/sources_1/imports/src/chip_io_FPGA.v" \
"../../../../CARAVEL.srcs/sources_1/imports/src/clock_div.v" \
"../../../../CARAVEL.srcs/sources_1/imports/src/debug_regs.v" \
"../../../../CARAVEL.srcs/sources_1/imports/src/gpio_control_block.v" \
"../../../../CARAVEL.srcs/sources_1/imports/src/gpio_defaults_block.v" \
"../../../../CARAVEL.srcs/sources_1/imports/src/gpio_logic_high.v" \
"../../../../CARAVEL.srcs/sources_1/imports/src/housekeeping.v" \
"../../../../CARAVEL.srcs/sources_1/imports/src/housekeeping_spi.v" \
"../../../../CARAVEL.srcs/sources_1/imports/src/io_buf.v" \
"../../../../CARAVEL.srcs/sources_1/imports/imports/SD_Card_Interface_Module/llsdspi.v" \
"../../../../CARAVEL.srcs/sources_1/imports/imports/Memory/memory_intf.v" \
"../../../../CARAVEL.srcs/sources_1/imports/src/mgmt_core.v" \
"../../../../CARAVEL.srcs/sources_1/imports/src/mgmt_core_wrapper.v" \
"../../../../CARAVEL.srcs/sources_1/imports/src/mgmt_protect.v" \
"../../../../CARAVEL.srcs/sources_1/imports/src/mgmt_protect_hv.v" \
"../../../../CARAVEL.srcs/sources_1/imports/src/mprj2_logic_high.v" \
"../../../../CARAVEL.srcs/sources_1/imports/src/mprj_io_buffer.v" \
"../../../../CARAVEL.srcs/sources_1/imports/src/mprj_logic_high.v" \
"../../../../CARAVEL.srcs/sources_1/imports/imports/SD_Card_Interface_Module/sdspi.v" \
"../../../../CARAVEL.srcs/sources_1/imports/imports/DMA_Module/sfifo.v" \
"../../../../CARAVEL.srcs/sources_1/imports/imports/SD_Card_Interface_Module/spicmd.v" \
"../../../../CARAVEL.srcs/sim_1/imports/new/spiflash.v" \
"../../../../CARAVEL.srcs/sources_1/imports/imports/SD_Card_Interface_Module/spirxdata.v" \
"../../../../CARAVEL.srcs/sources_1/imports/imports/SD_Card_Interface_Module/spitxdata.v" \
"../../../../CARAVEL.srcs/sources_1/imports/src/user_id_programming.v" \
"../../../../CARAVEL.srcs/sources_1/imports/imports/DMA_Module/wbarbiter.v" \
"../../../../CARAVEL.srcs/sources_1/imports/imports/DMA_Module/zipdma.v" \
"../../../../CARAVEL.srcs/sources_1/imports/imports/DMA_Module/zipdma_ctrl.v" \
"../../../../CARAVEL.srcs/sources_1/imports/imports/DMA_Module/zipdma_fsm.v" \
"../../../../CARAVEL.srcs/sources_1/imports/imports/DMA_Module/zipdma_mm2s.v" \
"../../../../CARAVEL.srcs/sources_1/imports/imports/DMA_Module/zipdma_rxgears.v" \
"../../../../CARAVEL.srcs/sources_1/imports/imports/DMA_Module/zipdma_s2mm.v" \
"../../../../CARAVEL.srcs/sources_1/imports/imports/DMA_Module/zipdma_txgears.v" \
"../../../../CARAVEL.srcs/sim_1/imports/new/gpio_mgmt_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
