Info: Starting: Create simulation model
Info: ip-generate --project-directory=D:/stud/5309/qlab59/qlab59/ --output-directory=D:/stud/5309/qlab59/qlab59/qlab5_sys/simulation/ --file-set=SIM_VERILOG --report-file=sopcinfo:D:/stud/5309/qlab59/qlab59/qlab5_sys.sopcinfo --report-file=html:D:/stud/5309/qlab59/qlab59/qlab5_sys.html --report-file=sip:D:/stud/5309/qlab59/qlab59/qlab5_sys/simulation/qlab5_sys.sip --report-file=csv:D:/stud/5309/qlab59/qlab59/qlab5_sys.csv --report-file=spd:D:/stud/5309/qlab59/qlab59/qlab5_sys.spd --report-file=cmp:D:/stud/5309/qlab59/qlab59/qlab5_sys.cmp --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C5Q208C8 --system-info=DEVICE_SPEEDGRADE=8 --component-file=D:/stud/5309/qlab59/qlab59/qlab5_sys.qsys
Progress: Loading qlab59/qlab5_sys.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.0]
Progress: Parameterizing module clk_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 13.0.1.99.2]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding pio_0 [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module pio_0
Progress: Adding cpu_0 [altera_nios2_qsys 13.0]
Progress: Parameterizing module cpu_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: qlab5_sys.cpu_0: No Debugger.  You will not be able to download or debug programs
Info: qlab5_sys: Generating qlab5_sys "qlab5_sys" for SIM_VERILOG
Info: pipeline_bridge_swap_transform: After transform: 4 modules, 10 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_translator_transform: After transform: 8 modules, 22 connections
Info: merlin_domain_transform: After transform: 15 modules, 56 connections
Info: merlin_router_transform: After transform: 19 modules, 68 connections
Info: reset_adaptation_transform: After transform: 20 modules, 70 connections
Info: merlin_network_to_switch_transform: After transform: 27 modules, 86 connections
Info: merlin_mm_transform: After transform: 27 modules, 86 connections
Info: merlin_interrupt_mapper_transform: After transform: 28 modules, 89 connections
Warning: qlab5_sys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: qlab5_sys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: qlab5_sys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: qlab5_sys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: qlab5_sys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: qlab5_sys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: qlab5_sys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: qlab5_sys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: qlab5_sys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: qlab5_sys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: qlab5_sys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: qlab5_sys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: qlab5_sys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: qlab5_sys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: qlab5_sys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: qlab5_sys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: qlab5_sys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: qlab5_sys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: qlab5_sys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: qlab5_sys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: qlab5_sys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: qlab5_sys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: qlab5_sys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: qlab5_sys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: qlab5_sys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Info: onchip_memory2_0: Starting RTL generation for module 'qlab5_sys_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec E:/cad/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I E:/cad/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I E:/cad/altera/13.0sp1/quartus/sopc_builder/bin/europa -I E:/cad/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I E:/cad/altera/13.0sp1/quartus/sopc_builder/bin -I E:/cad/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I E:/cad/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- E:/cad/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=qlab5_sys_onchip_memory2_0 --dir=D:/Temp/alt8331_1682976937432933205.dir/0047_onchip_memory2_0_gen/ --quartus_dir=E:/cad/altera/13.0sp1/quartus --verilog --config=D:/Temp/alt8331_1682976937432933205.dir/0047_onchip_memory2_0_gen//qlab5_sys_onchip_memory2_0_component_configuration.pl  --do_build_sim=1    --sim_dir=D:/Temp/alt8331_1682976937432933205.dir/0047_onchip_memory2_0_gen/  ]
Info: onchip_memory2_0: Done RTL generation for module 'qlab5_sys_onchip_memory2_0'
Info: onchip_memory2_0: "qlab5_sys" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: pio_0: Starting RTL generation for module 'qlab5_sys_pio_0'
Info: pio_0:   Generation command is [exec E:/cad/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I E:/cad/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I E:/cad/altera/13.0sp1/quartus/sopc_builder/bin/europa -I E:/cad/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I E:/cad/altera/13.0sp1/quartus/sopc_builder/bin -I E:/cad/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I E:/cad/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- E:/cad/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=qlab5_sys_pio_0 --dir=D:/Temp/alt8331_1682976937432933205.dir/0048_pio_0_gen/ --quartus_dir=E:/cad/altera/13.0sp1/quartus --verilog --config=D:/Temp/alt8331_1682976937432933205.dir/0048_pio_0_gen//qlab5_sys_pio_0_component_configuration.pl  --do_build_sim=1    --sim_dir=D:/Temp/alt8331_1682976937432933205.dir/0048_pio_0_gen/  ]
Info: pio_0: Done RTL generation for module 'qlab5_sys_pio_0'
Info: pio_0: "qlab5_sys" instantiated altera_avalon_pio "pio_0"
Info: cpu_0: Starting RTL generation for module 'qlab5_sys_cpu_0'
Info: cpu_0:   Generation command is [exec E:/cad/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I E:/cad/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I E:/cad/altera/13.0sp1/quartus/sopc_builder/bin/europa -I E:/cad/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I E:/cad/altera/13.0sp1/quartus/sopc_builder/bin -I E:/cad/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I E:/cad/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I E:/cad/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -I E:/cad/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -- E:/cad/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=qlab5_sys_cpu_0 --dir=D:/Temp/alt8331_1682976937432933205.dir/0049_cpu_0_gen/ --quartus_dir=E:/cad/altera/13.0sp1/quartus --verilog --config=D:/Temp/alt8331_1682976937432933205.dir/0049_cpu_0_gen//qlab5_sys_cpu_0_processor_configuration.pl  --do_build_sim=1    --sim_dir=D:/Temp/alt8331_1682976937432933205.dir/0049_cpu_0_gen/    --bogus  ]
Info: cpu_0: # 2020.03.10 15:48:04 (*) Starting Nios II generation
Info: cpu_0: # 2020.03.10 15:48:04 (*)   Checking for plaintext license.
Info: cpu_0: # 2020.03.10 15:48:06 (*)   Plaintext license found.
Info: cpu_0: # 2020.03.10 15:48:06 (*)   Elaborating CPU configuration settings
Info: cpu_0: # 2020.03.10 15:48:07 (*)   Creating all objects for CPU
Info: cpu_0: # 2020.03.10 15:48:07 (*)   Creating 'D:/Temp/alt8331_1682976937432933205.dir/0049_cpu_0_gen//qlab5_sys_cpu_0_nios2_waves.do'
Info: cpu_0: # 2020.03.10 15:48:07 (*)   Generating RTL from CPU objects
Info: cpu_0: # 2020.03.10 15:48:07 (*)   Creating plain-text RTL
Info: cpu_0: # 2020.03.10 15:48:07 (*) Done Nios II generation
Info: cpu_0: Done RTL generation for module 'qlab5_sys_cpu_0'
Info: cpu_0: "qlab5_sys" instantiated altera_nios2_qsys "cpu_0"
Info: cpu_0_instruction_master_translator: "qlab5_sys" instantiated altera_merlin_master_translator "cpu_0_instruction_master_translator"
Info: onchip_memory2_0_s1_translator: "qlab5_sys" instantiated altera_merlin_slave_translator "onchip_memory2_0_s1_translator"
Info: cpu_0_instruction_master_translator_avalon_universal_master_0_agent: "qlab5_sys" instantiated altera_merlin_master_agent "cpu_0_instruction_master_translator_avalon_universal_master_0_agent"
Info: onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent: "qlab5_sys" instantiated altera_merlin_slave_agent "onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent"
Info: onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo: "qlab5_sys" instantiated altera_avalon_sc_fifo "onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "qlab5_sys" instantiated altera_merlin_router "addr_router"
Info: id_router: "qlab5_sys" instantiated altera_merlin_router "id_router"
Info: rst_controller: "qlab5_sys" instantiated altera_reset_controller "rst_controller"
Info: cmd_xbar_demux: "qlab5_sys" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_mux: "qlab5_sys" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: rsp_xbar_mux: "qlab5_sys" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file D:/stud/5309/qlab59/qlab59/qlab5_sys/simulation/submodules/altera_merlin_arbitrator.sv
Info: irq_mapper: "qlab5_sys" instantiated altera_irq_mapper "irq_mapper"
Info: qlab5_sys: Done qlab5_sys" with 16 modules, 43 files, 630552 bytes
Info: ip-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd=D:/stud/5309/qlab59/qlab59/qlab5_sys.spd --output-directory=D:/stud/5309/qlab59/qlab59/qlab5_sys/simulation/
Info: Doing: ip-make-simscript --spd=D:/stud/5309/qlab59/qlab59/qlab5_sys.spd --output-directory=D:/stud/5309/qlab59/qlab59/qlab5_sys/simulation/
Info: Generating the following file(s) for MODELSIM simulator in D:/stud/5309/qlab59/qlab59/qlab5_sys/simulation/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for VCS simulator in D:/stud/5309/qlab59/qlab59/qlab5_sys/simulation/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: Generating the following file(s) for VCSMX simulator in D:/stud/5309/qlab59/qlab59/qlab5_sys/simulation/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in D:/stud/5309/qlab59/qlab59/qlab5_sys/simulation/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	15 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERAPRO simulator in D:/stud/5309/qlab59/qlab59/qlab5_sys/simulation/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: Finished: Create Modelsim Project.
Info: 
Info: Starting: Create testbench Qsys system
Info: D:/stud/5309/qlab59/qlab59/qlab5_sys/testbench/qlab5_sys.ipx
Info: ip-generate --project-directory=D:/stud/5309/qlab59/qlab59/ --output-directory=D:/stud/5309/qlab59/qlab59/ --report-file=sopcinfo:D:/stud/5309/qlab59/qlab59/qlab5_sys.sopcinfo --report-file=html:D:/stud/5309/qlab59/qlab59/qlab5_sys.html --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C5Q208C8 --system-info=DEVICE_SPEEDGRADE=8 --component-file=D:/stud/5309/qlab59/qlab59/qlab5_sys.qsys
Progress: Loading qlab59/qlab5_sys.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.0]
Progress: Parameterizing module clk_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 13.0.1.99.2]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding pio_0 [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module pio_0
Progress: Adding cpu_0 [altera_nios2_qsys 13.0]
Progress: Parameterizing module cpu_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: qlab5_sys.cpu_0: No Debugger.  You will not be able to download or debug programs
Info: ip-generate succeeded.
Info: Loading component library for testbench.
Progress: 
Progress: 
Progress: 
Progress: (1) searching E:/cad/altera/13.0sp1/quartus/sopc_builder/bin/root_components.ipx (ipx file)
Info: Reading index E:/cad/altera/13.0sp1/quartus/sopc_builder/bin/root_components.ipx
Info: E:/cad/altera/13.0sp1/quartus/sopc_builder/bin/root_components.ipx: Loading now from components.ipx
Info: Reading index E:/cad/altera/13.0sp1/quartus/sopc_builder/bin/ip_component_categories.ipx
Info: E:/cad/altera/13.0sp1/quartus/sopc_builder/bin/ip_component_categories.ipx described 0 plugins, 0 paths, in 0,03 seconds
Info: E:/cad/altera/13.0sp1/quartus/sopc_builder/bin/ip_component_categories.ipx matched 1 files in 0,03 seconds
Info: Reading index E:/cad/altera/13.0sp1/ip/altera/altera_components.ipx
Info: E:/cad/altera/13.0sp1/ip/altera/altera_components.ipx described 848 plugins, 0 paths, in 0,14 seconds
Info: E:/cad/altera/13.0sp1/ip/**/* matched 97 files in 0,14 seconds
Info: C:/Users/Chip02/.altera.quartus/ip/13.0sp1/**/* matched 0 files in 0,00 seconds
Info: D:/stud/5309/qlab59/qlab59/qlab5_sys/testbench/ip/**/* matched 0 files in 0,00 seconds
Info: Reading index D:/stud/5309/qlab59/qlab59/qlab5_sys/testbench/qlab5_sys.ipx
Progress: Loading qlab59/qlab5_sys.qsys
Info: D:/stud/5309/qlab59/qlab59/* matched 81 files in 0,00 seconds
Info: D:/stud/5309/qlab59/qlab59/ip/**/* matched 0 files in 0,00 seconds
Info: D:/stud/5309/qlab59/qlab59/*/* matched 146 files in 0,02 seconds
Info: D:/stud/5309/qlab59/qlab59/qlab5_sys/testbench/qlab5_sys.ipx described 0 plugins, 3 paths, in 0,02 seconds
Progress: Loading testbench/qlab5_sys_tb.qsys
Info: D:/stud/5309/qlab59/qlab59/qlab5_sys/testbench/* matched 8 files in 0,03 seconds
Info: D:/stud/5309/qlab59/qlab59/qlab5_sys/testbench/*/* matched 9 files in 0,00 seconds
Info: Reading index E:/cad/altera/13.0sp1/quartus/sopc_builder/builtin.ipx
Info: E:/cad/altera/13.0sp1/quartus/sopc_builder/builtin.ipx described 103 plugins, 0 paths, in 0,02 seconds
Info: E:/cad/altera/13.0sp1/quartus/sopc_builder/**/* matched 9 files in 0,02 seconds
Info: Reading index E:/cad/altera/13.0sp1/quartus/common/librarian/factories/index.ipx
Info: E:/cad/altera/13.0sp1/quartus/common/librarian/factories/index.ipx described 151 plugins, 0 paths, in 0,03 seconds
Info: E:/cad/altera/13.0sp1/quartus/common/librarian/factories/**/* matched 4 files in 0,03 seconds
Info: E:/cad/altera/13.0sp1/quartus/sopc_builder/bin/$IP_IPX_PATH matched 1 files in 0,00 seconds
Info: E:/cad/altera/13.0sp1/quartus/sopc_builder/bin/root_components.ipx described 0 plugins, 9 paths, in 0,27 seconds
Info: E:/cad/altera/13.0sp1/quartus/sopc_builder/bin/root_components.ipx matched 1 files in 0,27 seconds
Progress: 
Progress: 
Progress: 
Info: Loading presets
Progress: Loading presets
Info: Running script E:/cad/altera/13.0sp1/quartus/sopc_builder/bin/tbgen.tcl
Info: acds::register_package_version 12.1
Info: send_message Info TB_Gen: QSYS Testbench Generator Rev: $Revision: #2 $
Info: TB_Gen: QSYS Testbench Generator Rev: $Revision: #2 $
Info: get_module_property NAME
Info: send_message Info TB_Gen: System design is: qlab5_sys
Info: TB_Gen: System design is: qlab5_sys
Info: get_interfaces 
Info: get_connections 
Info: get_interface_property clk_0_clk_in_reset EXPORT_OF
Info: get_instance_property clk_0 CLASS_NAME
Info: get_instance_assignment clk_0 testbench.partner.map.clk_in_reset
Info: get_interface_property clk_0_clk_in EXPORT_OF
Info: get_instance_property clk_0 CLASS_NAME
Info: get_instance_assignment clk_0 testbench.partner.map.clk_in
Info: get_interface_property pio_0_external_connection EXPORT_OF
Info: get_instance_property pio_0 CLASS_NAME
Info: get_instance_assignment pio_0 testbench.partner.map.external_connection
Info: send_message Info TB_Gen: Creating testbench system : qlab5_sys_tb with clock and reset BFMs
Info: TB_Gen: Creating testbench system : qlab5_sys_tb with clock and reset BFMs
Info: create_system qlab5_sys_tb
Info: add_instance qlab5_sys_inst qlab5_sys 
Info: set_use_testbench_naming_pattern true
Info: get_instance_interfaces qlab5_sys_inst
Info: get_instance_interface_property qlab5_sys_inst clk_0_clk_in_reset CLASS_NAME
Info: get_instance_interface_property qlab5_sys_inst clk_0_clk_in CLASS_NAME
Info: get_instance_interface_property qlab5_sys_inst pio_0_external_connection CLASS_NAME
Info: get_instance_interface_property qlab5_sys_inst clk_0_clk_in CLASS_NAME
Info: send_message Info TB_Gen: clock_sink found: clk_0_clk_in
Info: TB_Gen: clock_sink found: clk_0_clk_in
Info: get_instance_interface_property qlab5_sys_inst clk_0_clk_in CLASS_NAME
Info: add_instance qlab5_sys_inst_clk_0_clk_in_bfm altera_avalon_clock_source 
Info: get_instance_property qlab5_sys_inst_clk_0_clk_in_bfm CLASS_NAME
Info: get_instance_interface_parameter_value qlab5_sys_inst clk_0_clk_in clockRate
Info: set_instance_parameter_value qlab5_sys_inst_clk_0_clk_in_bfm CLOCK_RATE 50000000.0
Info: set_instance_parameter_value qlab5_sys_inst_clk_0_clk_in_bfm CLOCK_UNIT 1
Info: get_instance_property qlab5_sys_inst_clk_0_clk_in_bfm CLASS_NAME
Info: get_instance_interface_property qlab5_sys_inst clk_0_clk_in CLASS_NAME
Info: get_instance_interfaces qlab5_sys_inst_clk_0_clk_in_bfm
Info: get_instance_interface_property qlab5_sys_inst_clk_0_clk_in_bfm clk CLASS_NAME
Info: add_connection qlab5_sys_inst_clk_0_clk_in_bfm.clk qlab5_sys_inst.clk_0_clk_in
Info: get_instance_interface_property qlab5_sys_inst clk_0_clk_in_reset CLASS_NAME
Info: send_message Info TB_Gen: reset_sink found: clk_0_clk_in_reset
Info: TB_Gen: reset_sink found: clk_0_clk_in_reset
Info: get_instance_interface_property qlab5_sys_inst clk_0_clk_in_reset CLASS_NAME
Info: add_instance qlab5_sys_inst_clk_0_clk_in_reset_bfm altera_avalon_reset_source 
Info: get_instance_property qlab5_sys_inst_clk_0_clk_in_reset_bfm CLASS_NAME
Info: get_instance_interface_ports qlab5_sys_inst clk_0_clk_in_reset
Info: get_instance_interface_port_property qlab5_sys_inst clk_0_clk_in_reset reset_n ROLE
Info: set_instance_parameter_value qlab5_sys_inst_clk_0_clk_in_reset_bfm ASSERT_HIGH_RESET 0
Info: set_instance_parameter_value qlab5_sys_inst_clk_0_clk_in_reset_bfm INITIAL_RESET_CYCLES 50
Info: get_instance_property qlab5_sys_inst_clk_0_clk_in_reset_bfm CLASS_NAME
Info: get_instance_interfaces qlab5_sys_inst_clk_0_clk_in_reset_bfm
Info: get_instance_interface_property qlab5_sys_inst_clk_0_clk_in_reset_bfm reset CLASS_NAME
Info: get_instance_interface_property qlab5_sys_inst_clk_0_clk_in_reset_bfm clk CLASS_NAME
Info: get_instance_property qlab5_sys_inst_clk_0_clk_in_reset_bfm CLASS_NAME
Info: get_instance_interface_parameter_value qlab5_sys_inst clk_0_clk_in_reset associatedClock
Info: get_instance_interfaces qlab5_sys_inst_clk_0_clk_in_bfm
Info: get_instance_interface_property qlab5_sys_inst_clk_0_clk_in_bfm clk CLASS_NAME
Info: send_message Warning TB_Gen: qlab5_sys_inst_clk_0_clk_in_reset_bfm is not associated to any clock; connecting qlab5_sys_inst_clk_0_clk_in_reset_bfm to 'qlab5_sys_inst_clk_0_clk_in_bfm.clk'
Warning: TB_Gen: qlab5_sys_inst_clk_0_clk_in_reset_bfm is not associated to any clock; connecting qlab5_sys_inst_clk_0_clk_in_reset_bfm to 'qlab5_sys_inst_clk_0_clk_in_bfm.clk'
Info: add_connection qlab5_sys_inst_clk_0_clk_in_bfm.clk qlab5_sys_inst_clk_0_clk_in_reset_bfm.clk
Info: get_instance_interface_property qlab5_sys_inst clk_0_clk_in_reset CLASS_NAME
Info: get_instance_interfaces qlab5_sys_inst_clk_0_clk_in_reset_bfm
Info: get_instance_interface_property qlab5_sys_inst_clk_0_clk_in_reset_bfm reset CLASS_NAME
Info: get_instance_interface_property qlab5_sys_inst_clk_0_clk_in_reset_bfm clk CLASS_NAME
Info: add_connection qlab5_sys_inst_clk_0_clk_in_reset_bfm.reset qlab5_sys_inst.clk_0_clk_in_reset
Info: send_message Info TB_Gen: Saving testbench system: qlab5_sys_tb.qsys
Info: TB_Gen: Saving testbench system: qlab5_sys_tb.qsys
Info: save_system qlab5_sys_tb.qsys
Info: send_message Info TB_Gen: TBGEN SUCCESSFUL
Info: TB_Gen: TBGEN SUCCESSFUL
Info: Testbench system: D:/stud/5309/qlab59/qlab59/qlab5_sys/testbench/qlab5_sys_tb.qsys
Info: Done
Info: ip-generate --project-directory=D:/stud/5309/qlab59/qlab59/qlab5_sys/testbench/ --output-directory=D:/stud/5309/qlab59/qlab59/qlab5_sys/testbench/qlab5_sys_tb/simulation/ --file-set=SIM_VERILOG --report-file=html:D:/stud/5309/qlab59/qlab59/qlab5_sys/testbench/qlab5_sys_tb.html --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C5Q208C8 --system-info=DEVICE_SPEEDGRADE=8 --component-file=D:/stud/5309/qlab59/qlab59/qlab5_sys/testbench/qlab5_sys_tb.qsys --report-file=csv:D:/stud/5309/qlab59/qlab59/qlab5_sys_tb.csv --report-file=spd:D:/stud/5309/qlab59/qlab59/qlab5_sys_tb.spd
Progress: Loading testbench/qlab5_sys_tb.qsys
Progress: Reading input file
Progress: Adding qlab5_sys_inst [qlab5_sys 1.0]
Progress: Parameterizing module qlab5_sys_inst
Progress: Adding qlab5_sys_inst_clk_0_clk_in_bfm [altera_avalon_clock_source 13.0]
Progress: Parameterizing module qlab5_sys_inst_clk_0_clk_in_bfm
Progress: Adding qlab5_sys_inst_clk_0_clk_in_reset_bfm [altera_avalon_reset_source 13.0]
Progress: Parameterizing module qlab5_sys_inst_clk_0_clk_in_reset_bfm
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: qlab5_sys_tb.qlab5_sys_inst.cpu_0: No Debugger.  You will not be able to download or debug programs
Info: qlab5_sys_tb.qlab5_sys_inst_clk_0_clk_in_bfm: Elaborate: altera_clock_source
Info: qlab5_sys_tb.qlab5_sys_inst_clk_0_clk_in_bfm:            $Revision: #1 $
Info: qlab5_sys_tb.qlab5_sys_inst_clk_0_clk_in_bfm:            $Date: 2013/03/07 $
Info: qlab5_sys_tb.qlab5_sys_inst_clk_0_clk_in_reset_bfm: Elaborate: altera_reset_source
Info: qlab5_sys_tb.qlab5_sys_inst_clk_0_clk_in_reset_bfm:            $Revision: #1 $
Info: qlab5_sys_tb.qlab5_sys_inst_clk_0_clk_in_reset_bfm:            $Date: 2013/03/07 $
Info: qlab5_sys_tb.qlab5_sys_inst_clk_0_clk_in_reset_bfm: Reset is negatively asserted.
Warning: qlab5_sys_tb.qlab5_sys_inst: qlab5_sys_inst.pio_0_external_connection must be exported, or connected to a matching conduit.
Info: qlab5_sys_tb: Generating qlab5_sys_tb "qlab5_sys_tb" for SIM_VERILOG
Info: pipeline_bridge_swap_transform: After transform: 3 modules, 3 connections
Info: No custom instruction connections, skipping transform 
Info: No Avalon connections, skipping transform 
Info: merlin_translator_transform: After transform: 3 modules, 3 connections
Info: pipeline_bridge_swap_transform: After transform: 4 modules, 10 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_translator_transform: After transform: 8 modules, 22 connections
Info: merlin_domain_transform: After transform: 15 modules, 56 connections
Info: merlin_router_transform: After transform: 19 modules, 68 connections
Info: reset_adaptation_transform: After transform: 20 modules, 70 connections
Info: merlin_network_to_switch_transform: After transform: 27 modules, 86 connections
Info: merlin_mm_transform: After transform: 27 modules, 86 connections
Info: merlin_interrupt_mapper_transform: After transform: 28 modules, 89 connections
Warning: qlab5_sys_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: qlab5_sys_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: qlab5_sys_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: qlab5_sys_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: qlab5_sys_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: qlab5_sys_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: qlab5_sys_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: qlab5_sys_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: qlab5_sys_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: qlab5_sys_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: qlab5_sys_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: qlab5_sys_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: qlab5_sys_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: qlab5_sys_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: qlab5_sys_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: qlab5_sys_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: qlab5_sys_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: qlab5_sys_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: qlab5_sys_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: qlab5_sys_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: qlab5_sys_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: qlab5_sys_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: qlab5_sys_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: qlab5_sys_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: qlab5_sys_inst: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Info: qlab5_sys_inst: "qlab5_sys_tb" instantiated qlab5_sys "qlab5_sys_inst"
Info: qlab5_sys_inst_clk_0_clk_in_bfm: "qlab5_sys_tb" instantiated altera_avalon_clock_source "qlab5_sys_inst_clk_0_clk_in_bfm"
Info: qlab5_sys_inst_clk_0_clk_in_reset_bfm: "qlab5_sys_tb" instantiated altera_avalon_reset_source "qlab5_sys_inst_clk_0_clk_in_reset_bfm"
Info: Reusing file D:/stud/5309/qlab59/qlab59/qlab5_sys/testbench/qlab5_sys_tb/simulation/submodules/verbosity_pkg.sv
Info: onchip_memory2_0: Starting RTL generation for module 'qlab5_sys_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec E:/cad/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I E:/cad/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I E:/cad/altera/13.0sp1/quartus/sopc_builder/bin/europa -I E:/cad/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I E:/cad/altera/13.0sp1/quartus/sopc_builder/bin -I E:/cad/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I E:/cad/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- E:/cad/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=qlab5_sys_onchip_memory2_0 --dir=D:/Temp/alt8331_1682976937432933205.dir/0064_onchip_memory2_0_gen/ --quartus_dir=E:/cad/altera/13.0sp1/quartus --verilog --config=D:/Temp/alt8331_1682976937432933205.dir/0064_onchip_memory2_0_gen//qlab5_sys_onchip_memory2_0_component_configuration.pl  --do_build_sim=1    --sim_dir=D:/Temp/alt8331_1682976937432933205.dir/0064_onchip_memory2_0_gen/  ]
Info: onchip_memory2_0: Done RTL generation for module 'qlab5_sys_onchip_memory2_0'
Info: onchip_memory2_0: "qlab5_sys_inst" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: pio_0: Starting RTL generation for module 'qlab5_sys_pio_0'
Info: pio_0:   Generation command is [exec E:/cad/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I E:/cad/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I E:/cad/altera/13.0sp1/quartus/sopc_builder/bin/europa -I E:/cad/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I E:/cad/altera/13.0sp1/quartus/sopc_builder/bin -I E:/cad/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I E:/cad/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- E:/cad/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=qlab5_sys_pio_0 --dir=D:/Temp/alt8331_1682976937432933205.dir/0065_pio_0_gen/ --quartus_dir=E:/cad/altera/13.0sp1/quartus --verilog --config=D:/Temp/alt8331_1682976937432933205.dir/0065_pio_0_gen//qlab5_sys_pio_0_component_configuration.pl  --do_build_sim=1    --sim_dir=D:/Temp/alt8331_1682976937432933205.dir/0065_pio_0_gen/  ]
Info: pio_0: Done RTL generation for module 'qlab5_sys_pio_0'
Info: pio_0: "qlab5_sys_inst" instantiated altera_avalon_pio "pio_0"
Info: cpu_0: Starting RTL generation for module 'qlab5_sys_cpu_0'
Info: cpu_0:   Generation command is [exec E:/cad/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I E:/cad/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I E:/cad/altera/13.0sp1/quartus/sopc_builder/bin/europa -I E:/cad/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I E:/cad/altera/13.0sp1/quartus/sopc_builder/bin -I E:/cad/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I E:/cad/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I E:/cad/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -I E:/cad/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -- E:/cad/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=qlab5_sys_cpu_0 --dir=D:/Temp/alt8331_1682976937432933205.dir/0066_cpu_0_gen/ --quartus_dir=E:/cad/altera/13.0sp1/quartus --verilog --config=D:/Temp/alt8331_1682976937432933205.dir/0066_cpu_0_gen//qlab5_sys_cpu_0_processor_configuration.pl  --do_build_sim=1    --sim_dir=D:/Temp/alt8331_1682976937432933205.dir/0066_cpu_0_gen/    --bogus  ]
Info: cpu_0: # 2020.03.10 15:48:17 (*) Starting Nios II generation
Info: cpu_0: # 2020.03.10 15:48:17 (*)   Checking for plaintext license.
Info: cpu_0: # 2020.03.10 15:48:18 (*)   Plaintext license found.
Info: cpu_0: # 2020.03.10 15:48:18 (*)   Elaborating CPU configuration settings
Info: cpu_0: # 2020.03.10 15:48:18 (*)   Creating all objects for CPU
Info: cpu_0: # 2020.03.10 15:48:19 (*)   Creating 'D:/Temp/alt8331_1682976937432933205.dir/0066_cpu_0_gen//qlab5_sys_cpu_0_nios2_waves.do'
Info: cpu_0: # 2020.03.10 15:48:19 (*)   Generating RTL from CPU objects
Info: cpu_0: # 2020.03.10 15:48:19 (*)   Creating plain-text RTL
Info: cpu_0: # 2020.03.10 15:48:19 (*) Done Nios II generation
Info: cpu_0: Done RTL generation for module 'qlab5_sys_cpu_0'
Info: cpu_0: "qlab5_sys_inst" instantiated altera_nios2_qsys "cpu_0"
Info: cpu_0_instruction_master_translator: "qlab5_sys_inst" instantiated altera_merlin_master_translator "cpu_0_instruction_master_translator"
Info: onchip_memory2_0_s1_translator: "qlab5_sys_inst" instantiated altera_merlin_slave_translator "onchip_memory2_0_s1_translator"
Info: cpu_0_instruction_master_translator_avalon_universal_master_0_agent: "qlab5_sys_inst" instantiated altera_merlin_master_agent "cpu_0_instruction_master_translator_avalon_universal_master_0_agent"
Info: onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent: "qlab5_sys_inst" instantiated altera_merlin_slave_agent "onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent"
Info: onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo: "qlab5_sys_inst" instantiated altera_avalon_sc_fifo "onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "qlab5_sys_inst" instantiated altera_merlin_router "addr_router"
Info: id_router: "qlab5_sys_inst" instantiated altera_merlin_router "id_router"
Info: rst_controller: "qlab5_sys_inst" instantiated altera_reset_controller "rst_controller"
Info: cmd_xbar_demux: "qlab5_sys_inst" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_mux: "qlab5_sys_inst" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: rsp_xbar_mux: "qlab5_sys_inst" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file D:/stud/5309/qlab59/qlab59/qlab5_sys/testbench/qlab5_sys_tb/simulation/submodules/altera_merlin_arbitrator.sv
Info: irq_mapper: "qlab5_sys_inst" instantiated altera_irq_mapper "irq_mapper"
Info: qlab5_sys_tb: Done qlab5_sys_tb" with 19 modules, 47 files, 645702 bytes
Info: ip-generate succeeded.
Info: sim-script-gen --spd=D:/stud/5309/qlab59/qlab59/qlab5_sys_tb.spd --output-directory=D:/stud/5309/qlab59/qlab59/qlab5_sys/testbench/
Info: Doing: ip-make-simscript --spd=D:/stud/5309/qlab59/qlab59/qlab5_sys_tb.spd --output-directory=D:/stud/5309/qlab59/qlab59/qlab5_sys/testbench/
Info: Generating the following file(s) for MODELSIM simulator in D:/stud/5309/qlab59/qlab59/qlab5_sys/testbench/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for VCS simulator in D:/stud/5309/qlab59/qlab59/qlab5_sys/testbench/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: Generating the following file(s) for VCSMX simulator in D:/stud/5309/qlab59/qlab59/qlab5_sys/testbench/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in D:/stud/5309/qlab59/qlab59/qlab5_sys/testbench/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	18 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERAPRO simulator in D:/stud/5309/qlab59/qlab59/qlab5_sys/testbench/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: Finished: Create testbench Qsys system
Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=D:/stud/5309/qlab59/qlab59/ --output-directory=D:/stud/5309/qlab59/qlab59/qlab5_sys/ --report-file=bsf:D:/stud/5309/qlab59/qlab59/qlab5_sys.bsf --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C5Q208C8 --system-info=DEVICE_SPEEDGRADE=8 --component-file=D:/stud/5309/qlab59/qlab59/qlab5_sys.qsys
Progress: Loading qlab59/qlab5_sys.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.0]
Progress: Parameterizing module clk_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 13.0.1.99.2]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding pio_0 [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module pio_0
Progress: Adding cpu_0 [altera_nios2_qsys 13.0]
Progress: Parameterizing module cpu_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: qlab5_sys.cpu_0: No Debugger.  You will not be able to download or debug programs
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=D:/stud/5309/qlab59/qlab59/ --output-directory=D:/stud/5309/qlab59/qlab59/qlab5_sys/synthesis/ --file-set=QUARTUS_SYNTH --report-file=sopcinfo:D:/stud/5309/qlab59/qlab59/qlab5_sys.sopcinfo --report-file=html:D:/stud/5309/qlab59/qlab59/qlab5_sys.html --report-file=qip:D:/stud/5309/qlab59/qlab59/qlab5_sys/synthesis/qlab5_sys.qip --report-file=cmp:D:/stud/5309/qlab59/qlab59/qlab5_sys.cmp --report-file=svd --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C5Q208C8 --system-info=DEVICE_SPEEDGRADE=8 --component-file=D:/stud/5309/qlab59/qlab59/qlab5_sys.qsys --language=VERILOG
Progress: Loading qlab59/qlab5_sys.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.0]
Progress: Parameterizing module clk_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 13.0.1.99.2]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding pio_0 [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module pio_0
Progress: Adding cpu_0 [altera_nios2_qsys 13.0]
Progress: Parameterizing module cpu_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: qlab5_sys.cpu_0: No Debugger.  You will not be able to download or debug programs
Info: qlab5_sys: Generating qlab5_sys "qlab5_sys" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 4 modules, 10 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_translator_transform: After transform: 8 modules, 22 connections
Info: merlin_domain_transform: After transform: 15 modules, 56 connections
Info: merlin_router_transform: After transform: 19 modules, 68 connections
Info: reset_adaptation_transform: After transform: 20 modules, 70 connections
Info: merlin_network_to_switch_transform: After transform: 27 modules, 86 connections
Info: merlin_mm_transform: After transform: 27 modules, 86 connections
Info: merlin_interrupt_mapper_transform: After transform: 28 modules, 89 connections
Warning: qlab5_sys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: qlab5_sys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: qlab5_sys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: qlab5_sys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: qlab5_sys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: qlab5_sys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: qlab5_sys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: qlab5_sys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: qlab5_sys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: qlab5_sys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: qlab5_sys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: qlab5_sys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: qlab5_sys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: qlab5_sys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: qlab5_sys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: qlab5_sys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: qlab5_sys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: qlab5_sys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: qlab5_sys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: qlab5_sys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: qlab5_sys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: qlab5_sys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: qlab5_sys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: qlab5_sys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: qlab5_sys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Info: onchip_memory2_0: Starting RTL generation for module 'qlab5_sys_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec E:/cad/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I E:/cad/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I E:/cad/altera/13.0sp1/quartus/sopc_builder/bin/europa -I E:/cad/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I E:/cad/altera/13.0sp1/quartus/sopc_builder/bin -I E:/cad/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I E:/cad/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- E:/cad/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=qlab5_sys_onchip_memory2_0 --dir=D:/Temp/alt8331_1682976937432933205.dir/0079_onchip_memory2_0_gen/ --quartus_dir=E:/cad/altera/13.0sp1/quartus --verilog --config=D:/Temp/alt8331_1682976937432933205.dir/0079_onchip_memory2_0_gen//qlab5_sys_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'qlab5_sys_onchip_memory2_0'
Info: onchip_memory2_0: "qlab5_sys" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: pio_0: Starting RTL generation for module 'qlab5_sys_pio_0'
Info: pio_0:   Generation command is [exec E:/cad/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I E:/cad/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I E:/cad/altera/13.0sp1/quartus/sopc_builder/bin/europa -I E:/cad/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I E:/cad/altera/13.0sp1/quartus/sopc_builder/bin -I E:/cad/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I E:/cad/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- E:/cad/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=qlab5_sys_pio_0 --dir=D:/Temp/alt8331_1682976937432933205.dir/0080_pio_0_gen/ --quartus_dir=E:/cad/altera/13.0sp1/quartus --verilog --config=D:/Temp/alt8331_1682976937432933205.dir/0080_pio_0_gen//qlab5_sys_pio_0_component_configuration.pl  --do_build_sim=0  ]
Info: pio_0: Done RTL generation for module 'qlab5_sys_pio_0'
Info: pio_0: "qlab5_sys" instantiated altera_avalon_pio "pio_0"
Info: cpu_0: Starting RTL generation for module 'qlab5_sys_cpu_0'
Info: cpu_0:   Generation command is [exec E:/cad/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I E:/cad/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I E:/cad/altera/13.0sp1/quartus/sopc_builder/bin/europa -I E:/cad/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I E:/cad/altera/13.0sp1/quartus/sopc_builder/bin -I E:/cad/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I E:/cad/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I E:/cad/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -I E:/cad/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -- E:/cad/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=qlab5_sys_cpu_0 --dir=D:/Temp/alt8331_1682976937432933205.dir/0081_cpu_0_gen/ --quartus_dir=E:/cad/altera/13.0sp1/quartus --verilog --config=D:/Temp/alt8331_1682976937432933205.dir/0081_cpu_0_gen//qlab5_sys_cpu_0_processor_configuration.pl  --do_build_sim=0    --bogus  ]
Info: cpu_0: # 2020.03.10 15:48:22 (*) Starting Nios II generation
Info: cpu_0: # 2020.03.10 15:48:22 (*)   Checking for plaintext license.
Info: cpu_0: # 2020.03.10 15:48:23 (*)   Plaintext license found.
Info: cpu_0: # 2020.03.10 15:48:23 (*)   Elaborating CPU configuration settings
Info: cpu_0: # 2020.03.10 15:48:23 (*)   Creating all objects for CPU
Info: cpu_0: # 2020.03.10 15:48:24 (*)   Generating RTL from CPU objects
Info: cpu_0: # 2020.03.10 15:48:24 (*)   Creating plain-text RTL
Info: cpu_0: # 2020.03.10 15:48:24 (*) Done Nios II generation
Info: cpu_0: Done RTL generation for module 'qlab5_sys_cpu_0'
Info: cpu_0: "qlab5_sys" instantiated altera_nios2_qsys "cpu_0"
Info: cpu_0_instruction_master_translator: "qlab5_sys" instantiated altera_merlin_master_translator "cpu_0_instruction_master_translator"
Info: onchip_memory2_0_s1_translator: "qlab5_sys" instantiated altera_merlin_slave_translator "onchip_memory2_0_s1_translator"
Info: cpu_0_instruction_master_translator_avalon_universal_master_0_agent: "qlab5_sys" instantiated altera_merlin_master_agent "cpu_0_instruction_master_translator_avalon_universal_master_0_agent"
Info: onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent: "qlab5_sys" instantiated altera_merlin_slave_agent "onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent"
Info: onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo: "qlab5_sys" instantiated altera_avalon_sc_fifo "onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "qlab5_sys" instantiated altera_merlin_router "addr_router"
Info: id_router: "qlab5_sys" instantiated altera_merlin_router "id_router"
Info: rst_controller: "qlab5_sys" instantiated altera_reset_controller "rst_controller"
Info: cmd_xbar_demux: "qlab5_sys" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_mux: "qlab5_sys" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: rsp_xbar_mux: "qlab5_sys" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file D:/stud/5309/qlab59/qlab59/qlab5_sys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: irq_mapper: "qlab5_sys" instantiated altera_irq_mapper "irq_mapper"
Info: qlab5_sys: Done qlab5_sys" with 16 modules, 38 files, 625767 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
