#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Apr  2 06:08:19 2019
# Process ID: 10806
# Current directory: /home/petr/Projects/fpga_edu/zedboard/wrk/Smart_JTAG_cable
# Command line: vivado -mode tcl
# Log file: /home/petr/Projects/fpga_edu/zedboard/wrk/Smart_JTAG_cable/vivado.log
# Journal file: /home/petr/Projects/fpga_edu/zedboard/wrk/Smart_JTAG_cable/vivado.jou
#-----------------------------------------------------------
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  6 2018-23:53:53
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


localhost:3121
open_hw_target -xvc_url 192.168.1.157:2542
ERROR: [Labtools 27-3094] Timeout while opening port to xvc server 192.168.1.157:2542.
ERROR: [Labtoolstcl 44-142] There is no current hw_target and no option value given for 'hw_target'.
open_hw_target -xvc_url 192.168.1.157:3121
ERROR: [Labtools 27-3094] Timeout while opening port to xvc server 192.168.1.157:3121.
ERROR: [Labtoolstcl 44-142] There is no current hw_target and no option value given for 'hw_target'.
