INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Vivado2023.1/Projects/demo/demo.srcs/sources_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Vivado2023.1/Projects/demo/demo.srcs/sim_1/new/test_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/Vivado2023.1/Projects/demo/demo.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
