<stg><name>svm_speech_30_Pipeline_10</name>


<trans_list>

<trans id="40" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="6" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %loop_index = alloca i32 1

]]></Node>
<StgValue><ssdm name="loop_index"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
newFuncRoot:1 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i64 %Mdl_BinaryLearners

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:2 %store_ln0 = store i6 0, i6 %loop_index

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:3 %br_ln0 = br void %load-store-loop

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
load-store-loop:0 %loop_index_load = load i6 %loop_index

]]></Node>
<StgValue><ssdm name="loop_index_load"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
load-store-loop:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
load-store-loop:2 %exitcond1 = icmp_eq  i6 %loop_index_load, i6 32

]]></Node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
load-store-loop:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
load-store-loop:4 %empty_64 = add i6 %loop_index_load, i6 1

]]></Node>
<StgValue><ssdm name="empty_64"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
load-store-loop:5 %br_ln0 = br i1 %exitcond1, void %load-store-loop.split, void %memcpy-split.exitStub

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="6">
<![CDATA[
load-store-loop.split:0 %loop_index_cast25 = zext i6 %loop_index_load

]]></Node>
<StgValue><ssdm name="loop_index_cast25"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.split:1 %dv9_addr = getelementptr i64 %dv9, i64 0, i64 %loop_index_cast25

]]></Node>
<StgValue><ssdm name="dv9_addr"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="5">
<![CDATA[
load-store-loop.split:2 %dv9_load = load i5 %dv9_addr

]]></Node>
<StgValue><ssdm name="dv9_load"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="5" op_0_bw="6">
<![CDATA[
load-store-loop.split:3 %empty_65 = trunc i6 %loop_index_load

]]></Node>
<StgValue><ssdm name="empty_65"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
load-store-loop.split:13 %store_ln0 = store i6 %empty_64, i6 %loop_index

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0">
<![CDATA[
memcpy-split.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="20" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="5">
<![CDATA[
load-store-loop.split:2 %dv9_load = load i5 %dv9_addr

]]></Node>
<StgValue><ssdm name="dv9_load"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
load-store-loop.split:4 %tmp_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %empty_65, i3 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="11" op_0_bw="8">
<![CDATA[
load-store-loop.split:5 %p_cast28 = zext i8 %tmp_s

]]></Node>
<StgValue><ssdm name="p_cast28"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
load-store-loop.split:6 %empty_66 = add i11 %p_cast28, i11 1048

]]></Node>
<StgValue><ssdm name="empty_66"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="64">
<![CDATA[
load-store-loop.split:7 %empty_67 = bitcast i64 %dv9_load

]]></Node>
<StgValue><ssdm name="empty_67"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
load-store-loop.split:8 %tmp_6 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %empty_66, i32 3, i32 10

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="9" op_0_bw="8">
<![CDATA[
load-store-loop.split:9 %p_cast26_cast = sext i8 %tmp_6

]]></Node>
<StgValue><ssdm name="p_cast26_cast"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="9">
<![CDATA[
load-store-loop.split:10 %p_cast26_cast_cast = zext i9 %p_cast26_cast

]]></Node>
<StgValue><ssdm name="p_cast26_cast_cast"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.split:11 %Mdl_BinaryLearners_addr = getelementptr i64 %Mdl_BinaryLearners, i64 0, i64 %p_cast26_cast_cast

]]></Node>
<StgValue><ssdm name="Mdl_BinaryLearners_addr"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="64" op_3_bw="8">
<![CDATA[
load-store-loop.split:12 %store_ln0 = store void @_ssdm_op_Write.bram.i64, i9 %Mdl_BinaryLearners_addr, i64 %empty_67, i8 255

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0">
<![CDATA[
load-store-loop.split:14 %br_ln0 = br void %load-store-loop

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="41" name="Mdl_BinaryLearners" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="Mdl_BinaryLearners"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="42" name="dv9" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="dv9"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="44" from="StgValue_43" to="loop_index" fromId="43" toId="5">
</dataflow>
<dataflow id="46" from="_ssdm_op_SpecBRAMWithByteEnable" to="specbramwithbyteenable_ln0" fromId="45" toId="6">
</dataflow>
<dataflow id="47" from="Mdl_BinaryLearners" to="specbramwithbyteenable_ln0" fromId="41" toId="6">
</dataflow>
<dataflow id="49" from="StgValue_48" to="store_ln0" fromId="48" toId="7">
</dataflow>
<dataflow id="50" from="loop_index" to="store_ln0" fromId="5" toId="7">
</dataflow>
<dataflow id="51" from="loop_index" to="loop_index_load" fromId="5" toId="9">
</dataflow>
<dataflow id="53" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="52" toId="10">
</dataflow>
<dataflow id="55" from="StgValue_54" to="specpipeline_ln0" fromId="54" toId="10">
</dataflow>
<dataflow id="57" from="StgValue_56" to="specpipeline_ln0" fromId="56" toId="10">
</dataflow>
<dataflow id="58" from="StgValue_43" to="specpipeline_ln0" fromId="43" toId="10">
</dataflow>
<dataflow id="59" from="StgValue_56" to="specpipeline_ln0" fromId="56" toId="10">
</dataflow>
<dataflow id="61" from="p_str" to="specpipeline_ln0" fromId="60" toId="10">
</dataflow>
<dataflow id="62" from="loop_index_load" to="exitcond1" fromId="9" toId="11">
</dataflow>
<dataflow id="64" from="StgValue_63" to="exitcond1" fromId="63" toId="11">
</dataflow>
<dataflow id="66" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="65" toId="12">
</dataflow>
<dataflow id="68" from="StgValue_67" to="empty" fromId="67" toId="12">
</dataflow>
<dataflow id="69" from="StgValue_67" to="empty" fromId="67" toId="12">
</dataflow>
<dataflow id="70" from="StgValue_67" to="empty" fromId="67" toId="12">
</dataflow>
<dataflow id="71" from="loop_index_load" to="empty_64" fromId="9" toId="13">
</dataflow>
<dataflow id="73" from="StgValue_72" to="empty_64" fromId="72" toId="13">
</dataflow>
<dataflow id="74" from="exitcond1" to="br_ln0" fromId="11" toId="14">
</dataflow>
<dataflow id="75" from="loop_index_load" to="loop_index_cast25" fromId="9" toId="15">
</dataflow>
<dataflow id="76" from="dv9" to="dv9_addr" fromId="42" toId="16">
</dataflow>
<dataflow id="78" from="StgValue_77" to="dv9_addr" fromId="77" toId="16">
</dataflow>
<dataflow id="79" from="loop_index_cast25" to="dv9_addr" fromId="15" toId="16">
</dataflow>
<dataflow id="80" from="dv9_addr" to="dv9_load" fromId="16" toId="17">
</dataflow>
<dataflow id="81" from="loop_index_load" to="empty_65" fromId="9" toId="18">
</dataflow>
<dataflow id="82" from="empty_64" to="store_ln0" fromId="13" toId="19">
</dataflow>
<dataflow id="83" from="loop_index" to="store_ln0" fromId="5" toId="19">
</dataflow>
<dataflow id="84" from="dv9_addr" to="dv9_load" fromId="16" toId="20">
</dataflow>
<dataflow id="86" from="_ssdm_op_BitConcatenate.i8.i5.i3" to="tmp_s" fromId="85" toId="21">
</dataflow>
<dataflow id="87" from="empty_65" to="tmp_s" fromId="18" toId="21">
</dataflow>
<dataflow id="89" from="StgValue_88" to="tmp_s" fromId="88" toId="21">
</dataflow>
<dataflow id="90" from="tmp_s" to="p_cast28" fromId="21" toId="22">
</dataflow>
<dataflow id="91" from="p_cast28" to="empty_66" fromId="22" toId="23">
</dataflow>
<dataflow id="93" from="StgValue_92" to="empty_66" fromId="92" toId="23">
</dataflow>
<dataflow id="94" from="dv9_load" to="empty_67" fromId="20" toId="24">
</dataflow>
<dataflow id="96" from="_ssdm_op_PartSelect.i8.i11.i32.i32" to="tmp_6" fromId="95" toId="25">
</dataflow>
<dataflow id="97" from="empty_66" to="tmp_6" fromId="23" toId="25">
</dataflow>
<dataflow id="99" from="StgValue_98" to="tmp_6" fromId="98" toId="25">
</dataflow>
<dataflow id="101" from="StgValue_100" to="tmp_6" fromId="100" toId="25">
</dataflow>
<dataflow id="102" from="tmp_6" to="p_cast26_cast" fromId="25" toId="26">
</dataflow>
<dataflow id="103" from="p_cast26_cast" to="p_cast26_cast_cast" fromId="26" toId="27">
</dataflow>
<dataflow id="104" from="Mdl_BinaryLearners" to="Mdl_BinaryLearners_addr" fromId="41" toId="28">
</dataflow>
<dataflow id="105" from="StgValue_77" to="Mdl_BinaryLearners_addr" fromId="77" toId="28">
</dataflow>
<dataflow id="106" from="p_cast26_cast_cast" to="Mdl_BinaryLearners_addr" fromId="27" toId="28">
</dataflow>
<dataflow id="108" from="_ssdm_op_Write.bram.i64" to="store_ln0" fromId="107" toId="29">
</dataflow>
<dataflow id="109" from="Mdl_BinaryLearners_addr" to="store_ln0" fromId="28" toId="29">
</dataflow>
<dataflow id="110" from="empty_67" to="store_ln0" fromId="24" toId="29">
</dataflow>
<dataflow id="112" from="StgValue_111" to="store_ln0" fromId="111" toId="29">
</dataflow>
<dataflow id="113" from="exitcond1" to="StgValue_2" fromId="11" toId="2">
</dataflow>
</dataflows>


</stg>
