/*
 * Data version: 000000_000000
 *
 * Copyright (C) 2017-2023 Texas Instruments Incorporated - http://www.ti.com/
 * ALL RIGHTS RESERVED
 */
#ifndef SOC_AM6_DEVICES_H
#define SOC_AM6_DEVICES_H

#define AM6_DEV_MCU_ADC0 0U
#define AM6_DEV_MCU_ADC1 1U
#define AM6_DEV_CAL0 2U
#define AM6_DEV_CMPEVENT_INTRTR0 3U
#define AM6_DEV_MCU_CPSW0 5U
#define AM6_DEV_CPT2_AGGR0 6U
#define AM6_DEV_MCU_CPT2_AGGR0 7U
#define AM6_DEV_STM0 8U
#define AM6_DEV_DCC0 9U
#define AM6_DEV_DCC1 10U
#define AM6_DEV_DCC2 11U
#define AM6_DEV_DCC3 12U
#define AM6_DEV_DCC4 13U
#define AM6_DEV_DCC5 14U
#define AM6_DEV_DCC6 15U
#define AM6_DEV_DCC7 16U
#define AM6_DEV_MCU_DCC0 17U
#define AM6_DEV_MCU_DCC1 18U
#define AM6_DEV_MCU_DCC2 19U
#define AM6_DEV_DDRSS0 20U
#define AM6_DEV_DEBUGSS_WRAP0 21U
#define AM6_DEV_WKUP_DMSC0 22U
#define AM6_DEV_TIMER0 23U
#define AM6_DEV_TIMER1 24U
#define AM6_DEV_TIMER10 25U
#define AM6_DEV_TIMER11 26U
#define AM6_DEV_TIMER2 27U
#define AM6_DEV_TIMER3 28U
#define AM6_DEV_TIMER4 29U
#define AM6_DEV_TIMER5 30U
#define AM6_DEV_TIMER6 31U
#define AM6_DEV_TIMER7 32U
#define AM6_DEV_TIMER8 33U
#define AM6_DEV_TIMER9 34U
#define AM6_DEV_MCU_TIMER0 35U
#define AM6_DEV_MCU_TIMER1 36U
#define AM6_DEV_MCU_TIMER2 37U
#define AM6_DEV_MCU_TIMER3 38U
#define AM6_DEV_ECAP0 39U
#define AM6_DEV_EHRPWM0 40U
#define AM6_DEV_EHRPWM1 41U
#define AM6_DEV_EHRPWM2 42U
#define AM6_DEV_EHRPWM3 43U
#define AM6_DEV_EHRPWM4 44U
#define AM6_DEV_EHRPWM5 45U
#define AM6_DEV_ELM0 46U
#define AM6_DEV_MMCSD0 47U
#define AM6_DEV_MMCSD1 48U
#define AM6_DEV_EQEP0 49U
#define AM6_DEV_EQEP1 50U
#define AM6_DEV_EQEP2 51U
#define AM6_DEV_ESM0 52U
#define AM6_DEV_MCU_ESM0 53U
#define AM6_DEV_WKUP_ESM0 54U
#define AM6_DEV_FSS_MCU_0 55U
#define AM6_DEV_GIC0 56U
#define AM6_DEV_GPIO0 57U
#define AM6_DEV_GPIO1 58U
#define AM6_DEV_WKUP_GPIO0 59U
#define AM6_DEV_GPMC0 60U
#define AM6_DEV_GTC0 61U
#define AM6_DEV_PRU_ICSSG0 62U
#define AM6_DEV_PRU_ICSSG1 63U
#define AM6_DEV_PRU_ICSSG2 64U
#define AM6_DEV_GPU0 65U
#define AM6_DEV_CCDEBUGSS0 66U
#define AM6_DEV_DSS0 67U
#define AM6_DEV_DEBUGSS0 68U
#define AM6_DEV_EFUSE0 69U
#define AM6_DEV_PSC0 70U
#define AM6_DEV_MCU_DEBUGSS0 71U
#define AM6_DEV_MCU_EFUSE0 72U
#define AM6_DEV_PBIST0 73U
#define AM6_DEV_PBIST1 74U
#define AM6_DEV_MCU_PBIST0 75U
#define AM6_DEV_PLLCTRL0 76U
#define AM6_DEV_WKUP_PLLCTRL0 77U
#define AM6_DEV_MCU_ROM0 78U
#define AM6_DEV_WKUP_PSC0 79U
#define AM6_DEV_WKUP_VTM0 80U
#define AM6_DEV_DEBUGSUSPENDRTR0 81U
#define AM6_DEV_CBASS0 82U
#define AM6_DEV_CBASS_DEBUG0 83U
#define AM6_DEV_CBASS_FW0 84U
#define AM6_DEV_CBASS_INFRA0 85U
#define AM6_DEV_ECC_AGGR0 86U
#define AM6_DEV_ECC_AGGR1 87U
#define AM6_DEV_ECC_AGGR2 88U
#define AM6_DEV_MCU_CBASS0 89U
#define AM6_DEV_MCU_CBASS_DEBUG0 90U
#define AM6_DEV_MCU_CBASS_FW0 91U
#define AM6_DEV_MCU_ECC_AGGR0 92U
#define AM6_DEV_MCU_ECC_AGGR1 93U
#define AM6_DEV_WKUP_CBASS0 94U
#define AM6_DEV_WKUP_ECC_AGGR0 95U
#define AM6_DEV_WKUP_CBASS_FW0 96U
#define AM6_DEV_MAIN2MCU_LVL_INTRTR0 97U
#define AM6_DEV_MAIN2MCU_PLS_INTRTR0 98U
#define AM6_DEV_CTRL_MMR0 99U
#define AM6_DEV_GPIOMUX_INTRTR0 100U
#define AM6_DEV_PLL_MMR0 101U
#define AM6_DEV_MCU_MCAN0 102U
#define AM6_DEV_MCU_MCAN1 103U
#define AM6_DEV_MCASP0 104U
#define AM6_DEV_MCASP1 105U
#define AM6_DEV_MCASP2 106U
#define AM6_DEV_MCU_CTRL_MMR0 107U
#define AM6_DEV_MCU_PLL_MMR0 108U
#define AM6_DEV_MCU_SEC_MMR0 109U
#define AM6_DEV_I2C0 110U
#define AM6_DEV_I2C1 111U
#define AM6_DEV_I2C2 112U
#define AM6_DEV_I2C3 113U
#define AM6_DEV_MCU_I2C0 114U
#define AM6_DEV_WKUP_I2C0 115U
#define AM6_DEV_MCU_MSRAM0 116U
#define AM6_DEV_DFTSS0 117U
#define AM6_DEV_NAVSS0 118U
#define AM6_DEV_MCU_NAVSS0 119U
#define AM6_DEV_PCIE0 120U
#define AM6_DEV_PCIE1 121U
#define AM6_DEV_PDMA_DEBUG0 122U
#define AM6_DEV_PDMA0 123U
#define AM6_DEV_PDMA1 124U
#define AM6_DEV_MCU_PDMA0 125U
#define AM6_DEV_MCU_PDMA1 126U
#define AM6_DEV_MCU_PSRAM0 127U
#define AM6_DEV_PSRAMECC0 128U
#define AM6_DEV_MCU_ARMSS0 129U
#define AM6_DEV_RTI0 130U
#define AM6_DEV_RTI1 131U
#define AM6_DEV_RTI2 132U
#define AM6_DEV_RTI3 133U
#define AM6_DEV_MCU_RTI0 134U
#define AM6_DEV_MCU_RTI1 135U
#define AM6_DEV_SA2_UL0 136U
#define AM6_DEV_MCSPI0 137U
#define AM6_DEV_MCSPI1 138U
#define AM6_DEV_MCSPI2 139U
#define AM6_DEV_MCSPI3 140U
#define AM6_DEV_MCSPI4 141U
#define AM6_DEV_MCU_MCSPI0 142U
#define AM6_DEV_MCU_MCSPI1 143U
#define AM6_DEV_MCU_MCSPI2 144U
#define AM6_DEV_TIMESYNC_INTRTR0 145U
#define AM6_DEV_UART0 146U
#define AM6_DEV_UART1 147U
#define AM6_DEV_UART2 148U
#define AM6_DEV_MCU_UART0 149U
#define AM6_DEV_WKUP_UART0 150U
#define AM6_DEV_USB3SS0 151U
#define AM6_DEV_USB3SS1 152U
#define AM6_DEV_SERDES0 153U
#define AM6_DEV_SERDES1 154U
#define AM6_DEV_WKUP_CTRL_MMR0 155U
#define AM6_DEV_WKUP_GPIOMUX_INTRTR0 156U
#define AM6_DEV_BOARD0 157U
#define AM6_DEV_MCU_ARMSS0_CPU0 159U
#define AM6_DEV_WKUP_DMSC0_CORTEX_M3_0 161U
#define AM6_DEV_NAVSS0_CPTS0 163U
#define AM6_DEV_NAVSS0_MAILBOX0_CLUSTER0 164U
#define AM6_DEV_NAVSS0_MAILBOX0_CLUSTER1 165U
#define AM6_DEV_NAVSS0_MAILBOX0_CLUSTER2 166U
#define AM6_DEV_NAVSS0_MAILBOX0_CLUSTER3 167U
#define AM6_DEV_NAVSS0_MAILBOX0_CLUSTER4 168U
#define AM6_DEV_NAVSS0_MAILBOX0_CLUSTER5 169U
#define AM6_DEV_NAVSS0_MAILBOX0_CLUSTER6 170U
#define AM6_DEV_NAVSS0_MAILBOX0_CLUSTER7 171U
#define AM6_DEV_NAVSS0_MAILBOX0_CLUSTER8 172U
#define AM6_DEV_NAVSS0_MAILBOX0_CLUSTER9 173U
#define AM6_DEV_NAVSS0_MAILBOX0_CLUSTER10 174U
#define AM6_DEV_NAVSS0_MAILBOX0_CLUSTER11 175U
#define AM6_DEV_NAVSS0_MCRC0 176U
#define AM6_DEV_NAVSS0_PVU0 177U
#define AM6_DEV_NAVSS0_PVU1 178U
#define AM6_DEV_NAVSS0_UDMASS_INTA0 179U
#define AM6_DEV_NAVSS0_MODSS_INTA0 180U
#define AM6_DEV_NAVSS0_MODSS_INTA1 181U
#define AM6_DEV_NAVSS0_INTR_ROUTER_0 182U
#define AM6_DEV_NAVSS0_TIMER_MGR0 183U
#define AM6_DEV_NAVSS0_TIMER_MGR1 184U
#define AM6_DEV_NAVSS0_PROXY0 185U
#define AM6_DEV_NAVSS0_RINGACC0 187U
#define AM6_DEV_NAVSS0_UDMAP0 188U
#define AM6_DEV_MCU_NAVSS0_INTR_AGGR_0 189U
#define AM6_DEV_MCU_NAVSS0_INTR_ROUTER_0 190U
#define AM6_DEV_MCU_NAVSS0_PROXY0 191U
#define AM6_DEV_MCU_NAVSS0_MCRC0 193U
#define AM6_DEV_MCU_NAVSS0_UDMAP0 194U
#define AM6_DEV_MCU_NAVSS0_RINGACC0 195U
#define AM6_DEV_COMPUTE_CLUSTER_MSMC0 196U
#define AM6_DEV_COMPUTE_CLUSTER_PBIST0 197U
#define AM6_DEV_COMPUTE_CLUSTER_CPAC0 198U
#define AM6_DEV_COMPUTE_CLUSTER_CPAC_PBIST0 199U
#define AM6_DEV_COMPUTE_CLUSTER_CPAC1 200U
#define AM6_DEV_COMPUTE_CLUSTER_CPAC_PBIST1 201U
#define AM6_DEV_COMPUTE_CLUSTER_A53_0 202U
#define AM6_DEV_COMPUTE_CLUSTER_A53_1 203U
#define AM6_DEV_COMPUTE_CLUSTER_A53_2 204U
#define AM6_DEV_COMPUTE_CLUSTER_A53_3 205U
#define AM6_DEV_CPT2_PROBE_VBUSM_MAIN_NAVSRAMLO_4 206U
#define AM6_DEV_CPT2_PROBE_VBUSM_MCU_FSS_S1_3 207U
#define AM6_DEV_CPT2_PROBE_VBUSM_MCU_EXPORT_SLV_0 208U
#define AM6_DEV_CPT2_PROBE_VBUSM_MAIN_NAVSRAMHI_3 209U
#define AM6_DEV_CPT2_PROBE_VBUSM_MCU_SRAM_SLV_1 210U
#define AM6_DEV_CPT2_PROBE_VBUSM_MAIN_NAVDDRHI_5 211U
#define AM6_DEV_CPT2_PROBE_VBUSM_MAIN_NAVDDRLO_6 212U
#define AM6_DEV_CPT2_PROBE_VBUSM_MAIN_CAL0_0 213U
#define AM6_DEV_CPT2_PROBE_VBUSM_MAIN_DSS_2 214U
#define AM6_DEV_CPT2_PROBE_VBUSM_MCU_FSS_S0_2 215U
#define AM6_DEV_OLDI_TX_CORE_MAIN_0 216U
#define AM6_DEV_K3_ARM_ATB_FUNNEL_3_32_MCU_0 217U
#define AM6_DEV_ICEMELTER_WKUP_0 218U
#define AM6_DEV_K3_LED_MAIN_0 219U
#define AM6_DEV_VDC_DATA_VBUSM_32B_REF_WKUP2MCU 220U
#define AM6_DEV_VDC_DATA_VBUSM_32B_REF_MCU2WKUP 221U
#define AM6_DEV_VDC_DATA_VBUSM_64B_REF_MAIN2MCU 222U
#define AM6_DEV_VDC_DATA_VBUSM_64B_REF_MCU2MAIN 223U
#define AM6_DEV_VDC_DMSC_DBG_VBUSP_32B_REF_DBG2DMSC 224U
#define AM6_DEV_VDC_INFRA_VBUSP_32B_REF_WKUP2MAIN_INFRA 225U
#define AM6_DEV_VDC_INFRA_VBUSP_32B_REF_MCU2MAIN_INFRA 226U
#define AM6_DEV_VDC_SOC_FW_VBUSP_32B_REF_FWWKUP2MCU 227U
#define AM6_DEV_VDC_SOC_FW_VBUSP_32B_REF_FWMCU2MAIN 228U
#define AM6_DEV_VDC_MCU_DBG_VBUSP_32B_REF_DBGMAIN2MCU 229U
#define AM6_DEV_VDC_NAV_PSIL_128B_REF_MAIN2MCU 230U
#define AM6_DEV_GS80PRG_SOC_WRAP_WKUP_0 231U
#define AM6_DEV_GS80PRG_MCU_WRAP_WKUP_0 232U
#define AM6_DEV_MX_WAKEUP_RESET_SYNC_WKUP_0 233U
#define AM6_DEV_MX_EFUSE_MAIN_CHAIN_MAIN_0 234U
#define AM6_DEV_MX_EFUSE_MCU_CHAIN_MCU_0 235U
#define AM6_DEV_DUMMY_IP_LPSC_WKUP2MCU_VD 236U
#define AM6_DEV_DUMMY_IP_LPSC_WKUP2MAIN_INFRA_VD 237U
#define AM6_DEV_DUMMY_IP_LPSC_DEBUG2DMSC_VD 238U
#define AM6_DEV_DUMMY_IP_LPSC_DMSC_VD 239U
#define AM6_DEV_DUMMY_IP_LPSC_MCU2MAIN_INFRA_VD 240U
#define AM6_DEV_DUMMY_IP_LPSC_MCU2MAIN_VD 241U
#define AM6_DEV_DUMMY_IP_LPSC_MCU2WKUP_VD 242U
#define AM6_DEV_DUMMY_IP_LPSC_MAIN2MCU_VD 243U
#define AM6_DEV_DUMMY_IP_LPSC_EMIF_DATA_VD 244U
#define AM6_DEV_MCU_ARMSS0_CPU1 245U
#define AM6_DEV_MCU_FSS0_FSAS_0 246U
#define AM6_DEV_MCU_FSS0_HYPERBUS0 247U
#define AM6_DEV_MCU_FSS0_OSPI_0 248U
#define AM6_DEV_MCU_FSS0_OSPI_1 249U

#endif /* SOC_AM6_DEVICES_H */
