[schef@neotux stm32]$ git diff boards/NUCLEO_F746ZG/mpconfigboard.mk
diff --git a/ports/stm32/boards/NUCLEO_F746ZG/mpconfigboard.mk b/ports/stm32/boards/NUCLEO_F746ZG/mpconfigboard.mk
index 20acc63f1..918ebd056 100644
--- a/ports/stm32/boards/NUCLEO_F746ZG/mpconfigboard.mk
+++ b/ports/stm32/boards/NUCLEO_F746ZG/mpconfigboard.mk
@@ -3,7 +3,7 @@ CMSIS_MCU = STM32F746xx
 AF_FILE = boards/stm32f746_af.csv
 LD_FILES = boards/stm32f746.ld boards/common_ifs.ld
 TEXT0_ADDR = 0x08000000
-TEXT1_ADDR = 0x08020000
+TEXT1_ADDR = 0x08040000
 
 # MicroPython settings
 MICROPY_PY_LWIP = 1
[schef@neotux stm32]$ git diff boards/stm32f746.ld
diff --git a/ports/stm32/boards/stm32f746.ld b/ports/stm32/boards/stm32f746.ld
index 854b95463..c982f1792 100644
--- a/ports/stm32/boards/stm32f746.ld
+++ b/ports/stm32/boards/stm32f746.ld
@@ -7,8 +7,8 @@ MEMORY
 {
     FLASH (rx)      : ORIGIN = 0x08000000, LENGTH = 1024K
     FLASH_ISR (rx)  : ORIGIN = 0x08000000, LENGTH = 32K     /* sector 0, 32K */
-    FLASH_FS (r)    : ORIGIN = 0x08008000, LENGTH = 96K     /* sectors 1, 2, 3 (32K each) */
-    FLASH_TEXT (rx) : ORIGIN = 0x08020000, LENGTH = 896K    /* sectors 4-7 1*128Kib 3*256KiB = 896K */
+    FLASH_FS (r)    : ORIGIN = 0x08008000, LENGTH = 224K    /* sectors 1-3 3*32KiB + 4 1*128Kib */
+    FLASH_TEXT (rx) : ORIGIN = 0x08040000, LENGTH = 768K    /* sectors 5-7 3*256KiB */
     DTCM (xrw)      : ORIGIN = 0x20000000, LENGTH = 64K     /* Used for storage cache */
     RAM (xrw)       : ORIGIN = 0x20010000, LENGTH = 256K    /* SRAM1 = 240K, SRAM2 = 16K */
 }
