0.6
2019.2
Nov  6 2019
21:57:16
E:/Memristor_testboard/CLS_frontend/stimrec_simu/stimrec_simu.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
E:/Memristor_testboard/CLS_frontend/stimrec_simu/stimrec_simu.srcs/sim_1/new/tb.v,1629221594,verilog,,,,tb,,,,,,,,
E:/Memristor_testboard/CLS_frontend/stimrec_simu/stimrec_simu.srcs/sources_1/new/stimrec.v,1629472777,verilog,,E:/Memristor_testboard/CLS_frontend/stimrec_simu/stimrec_simu.srcs/sim_1/new/tb.v,,PSI;stimrec,,,,,,,,
