
\documentclass[twoside,twocolumn]{article}

% ------
% Fonts and typesetting settings
\usepackage[sc]{mathpazo}
\usepackage[T1]{fontenc}
\linespread{1.05} % Palatino needs more space between lines
\usepackage{microtype}
\usepackage{amsmath}
\usepackage{svg}
\usepackage{listings}
\usepackage{tikz}
\tikzstyle{na} = [baseline=-.5ex]
\usetikzlibrary{shapes,graphs,graphs.standard,quotes,shapes.geometric,arrows,fit,calc,positioning,automata,chains,snakes,decorations.pathreplacing}

% special tikz commands for instruction drawings
\newcommand{\tikzmark}[2]{\tikz[remember picture,baseline=(#1.base)]{\node[inner sep=2pt] (#1) {#2};}}
\tikzset{
    instrtext/.style = {font=\fontsize{25}{22.4}\selectfont},
    instrbit/.style = {font=\fontsize{20}{22.4}\selectfont}
}

%% VHDL listings
\lstdefinelanguage{VHDL}{
   morekeywords={
     library,use,all,entity,is,port,in,out,end,architecture,of,
     begin,and
   },
   morecomment=[l]--
}
\lstdefinestyle{vhdl}{
   language     = VHDL,
   basicstyle   = \ttfamily,
   keywordstyle = \color{keyword}\bfseries,
   commentstyle = \color{comment}
}
\lstset {
    basicstyle=\fontsize{7}{8}\ttfamily
}

%% caption skip
\setlength{\belowcaptionskip}{-5pt}

%% code in text
\newcommand{\code}[1]{\texttt{#1}}


% ------
% Page layout
\usepackage[hmarginratio=1:1,top=32mm,bottom=40mm,columnsep=20pt]{geometry}
\usepackage[font=it]{caption}
\usepackage{paralist}
%\usepackage{multicol}

\usepackage{graphicx}


% ------
% Lettrines
\usepackage{lettrine}

% ------
% Abstract
\usepackage{abstract}
	\renewcommand{\abstractnamefont}{\normalfont\bfseries}
	\renewcommand{\abstracttextfont}{\normalfont\small\itshape}


% ------
% Titling (section/subsection)
\usepackage{titlesec}
\renewcommand\thesection{\Roman{section}}
\titleformat{\section}[block]{\large\scshape\centering}{\thesection.}{1em}{}


% ------
% Header/footer
%\usepackage{fancyhdr}
%	\pagestyle{fancy}
%	\fancyhead{}
%	\fancyfoot{}
%	\fancyhead[C]{}
%	\fancyfoot[RO,LE]{\thepage}


\usepackage{color}

% ------
% Maketitle metadata
\title{\vspace{-7mm}%
	\fontsize{24pt}{10pt}\selectfont
	\textbf{CCOPI: Implementing a custom coprocessor interface for
    VexRiscv}
	}	
\author{%
	\large
	\textsc{Jens Nazarenus, Dominik Swierzy} \\[2mm]
	\normalsize	RheinMain University of Applied Sciences \\
    \normalsize	jens.nazarenus@hs-rm.de, dominik.swierzy@hs-rm.de
	%\vspace{-5mm}
	}
\date{\today}

\usepackage[utf8]{inputenc}

\usepackage{hyperref}


%%%%%%%%%%%%%%%%%%%%%%%%
\begin{document}

\maketitle
%\thispagestyle{fancy}

\begin{abstract}
\noindent In this paper we introduce CCOPI, a custom coprocessor interface for the
RISC-V implementation VexRiscv. CCOPI as well as VexRiscv is written in
the hardware description language SpinalHDL. The interface is responsible 
for the communication between the coprocessor and the core CPU pipeline of 
VexRiscv and thus helps hardware developers in the designing process of 
a coprocessor with a custom instruction-set extension.

CCOPI uses the flexibility of the RISC-V implementation VexRiscv to create 
the interface. This paper also shows how VexRiscv is designed particularly with 
regard to modifications and custom extensions. 
\end{abstract}

\section{Introduction}
Coprocessors in general are used to support the core CPU(s) with the
calculation of specific mathematical operations. A coprocessor aims to
accelerate this specific task over a software implementation of the same
task.

Former coprocessors like the Intel 80387 or Motorolas 68881 were used to
execute IEEE 754 compliant floating point operations and could be
bought as independent components~\cite{motorola, intel198780387}. To use the coprocessors new
instructions were included in the instruction stream of the core CPU.

Today the logic of coprocessors are often included inside the CPU
itself as an instruction-set extension. Well-known examples are the
Intel\textregistered{} x87 
floating point unit (FPU) or the Intel\textregistered{} Advanced Encryption Standard New 
Instructions (AES-NI)~\cite{x87, aesni}. Both modules introduce new instructions which can
be used by developers.
CCOPI is designed to produce coprocessors which resides inside the core
RISC-V CPU named VexRiscv similar to x87 or AES-NI discussed above.

Before approaching the main topic CCOPI and its implementation, this paper
gives an introductional overview of the topics RISC-V and the used
hardware description language SpinalHDL.
\section{RISC-V}
RISC-V is the name of an open source instruction-set architecture (ISA)
which has been developed at the University of California,
Berkeley~\cite{riscv}.
The ISA describes the instructions any RISC-V implementation must
implement, plus optional extensions. The required minimum is specified in
the ``Base Integer Instruction Set'' of the User Level ISA.

A RISC-V instruction $instr$ is always decoded in 32 bits.

       \begin{figure}[h]
        \centering
        \resizebox{7.25cm}{!}{
            \begin{tikzpicture}[]
                %% R-type
                \draw[] (0,6) -- (31,6);
                \draw[] (0,7) -- (31, 7);
                \draw[] (0,6) -- (0,7);
                \draw[] (31,6) -- (31,7);

                \draw[] (31-7,6) --(31-7,7);
                \draw[] (31-12,6) --(31-12,7);
                \draw[] (31-15,6) --(31-15,7);
                \draw[] (31-20,6) --(31-20,7);
                \draw[] (31-25,6) --(31-25,7);

                \node[instrtext] at (31-25-3,6.5) {funct7};
                \node[instrtext] at (31-19-3.5,6.5) {rs2};
                \node[instrtext] at (31-15-2.5,6.5) {rs1};
                \node[instrtext] at (31-12-1.5,6.5) {funct3};
                \node[instrtext] at (31-7-2.5,6.5) {rd};
                \node[instrtext] at (31-0-3.5,6.5) {opcode};

                %% bit header
                \node[instrbit] at (0+0.3,7+0.5) {31};
                \node[instrbit] at (31-7-0.3, 7+0.5) {7};
                \node[instrbit] at (31-12-0.5, 7+0.5) {12};
                \node[instrbit] at (31-12+0.5, 7+0.5) {11};
                \node[instrbit] at (31-15-0.5, 7+0.5) {15};
                \node[instrbit] at (31-15+0.5, 7+0.5) {14};
                \node[instrbit] at (31-20+0.5, 7+0.5) {20};
                \node[instrbit] at (31-20-0.5, 7+0.5) {19};
                \node[instrbit] at (31-25+0.5, 7+0.5) {24};
                \node[instrbit] at (31-25-0.5, 7+0.5) {25};
                \node[instrbit] at (31-7+0.3, 7+0.5) {6};
                \node[instrbit] at (31-0.3, 7+0.5) {0};

                %%\node[instrtext] at (33, 6.4) {R-Type};

            \end{tikzpicture}
        }

        \caption[Instruktionstypen]{R-Type instruction format}      
        \label{fig:riscv_r_type}
    \end{figure}

\noindent The notation $instr[fromBit:toBit]$ is used to extract information from
the instruction. In Figure \ref*{fig:riscv_r_type} $instr[6:0]$
represents the opcode, which is the identification code for a machine
instruction. Depending on the opcode $instr[31:7]$ is decoded in
different ways. In Figure \ref*{fig:riscv_r_type} the ``R-Type''
instruction format is shown, which is responsible for Integer-Register-Register
operations, where the operands are located in the registers specified by
$rs1$ and $rs2$. With $instr[11:7]$ the destination register $rd$ is
specified. $funct7$ and $funct3$ defines the exact sub operation of the
instruction.

       \begin{figure}[h]
        \centering
        \resizebox{7.25cm}{!}{
            \begin{tikzpicture}[]
                % ADD
                \draw[] (0,6) -- (31,6);
                \draw[] (0,7) -- (31, 7);
                \draw[] (0,6) -- (0,7);
                \draw[] (31,6) -- (31,7);

                \draw[] (31-7,6) --(31-7,7);
                \draw[] (31-12,6) --(31-12,7);
                \draw[] (31-15,6) --(31-15,7);
                \draw[] (31-20,6) --(31-20,7);
                \draw[] (31-25,6) --(31-25,7);

                \node[instrtext] at (31-25-3,6.5) {0000000};
                \node[instrtext] at (31-19-3.5,6.5) {rs2};
                \node[instrtext] at (31-15-2.5,6.5) {rs1};
                \node[instrtext] at (31-12-1.5,6.5) {000};
                \node[instrtext] at (31-7-2.5,6.5) {rd};
                \node[instrtext] at (31-0-3.5,6.5) {0110011};

                % SUB
                \draw[] (0,4) -- (31,4);
                \draw[] (0,5) -- (31, 5);
                \draw[] (0,4) -- (0,5);
                \draw[] (31,4) -- (31,5);

                \draw[] (31-7,4) --(31-7,5);
                \draw[] (31-12,4) --(31-12,5);
                \draw[] (31-15,4) --(31-15,5);
                \draw[] (31-20,4) --(31-20,5);
                \draw[] (31-25,4) --(31-25,5);

                \node[instrtext] at (31-25-3,4.5) {0100000};
                \node[instrtext] at (31-19-3.5,4.5) {rs2};
                \node[instrtext] at (31-15-2.5,4.5) {rs1};
                \node[instrtext] at (31-12-1.5,4.5) {000};
                \node[instrtext] at (31-7-2.5,4.5) {rd};
                \node[instrtext] at (31-0-3.5,4.5) {0110011};


                %% bit header
                \node[instrbit] at (0+0.3,7+0.5) {31};
                \node[instrbit] at (31-7-0.3, 7+0.5) {7};
                \node[instrbit] at (31-12-0.5, 7+0.5) {12};
                \node[instrbit] at (31-12+0.5, 7+0.5) {11};
                \node[instrbit] at (31-15-0.5, 7+0.5) {15};
                \node[instrbit] at (31-15+0.5, 7+0.5) {14};
                \node[instrbit] at (31-20+0.5, 7+0.5) {20};
                \node[instrbit] at (31-20-0.5, 7+0.5) {19};
                \node[instrbit] at (31-25+0.5, 7+0.5) {24};
                \node[instrbit] at (31-25-0.5, 7+0.5) {25};
                \node[instrbit] at (31-7+0.3, 7+0.5) {6};
                \node[instrbit] at (31-0.3, 7+0.5) {0};




                \node[instrtext] at (33, 6.4) {ADD};
                \node[instrtext] at (33, 4.4) {SUB};

            \end{tikzpicture}
        }

        \caption[Instruktionstypen]{ADD, SUB operation}      
        \label{fig:add_sub}
    \end{figure}

\noindent Figure \ref*{fig:add_sub} shows that both the ADD and the SUB
operation share the opcode $0110011$. The field $funct7$, which is
decoded in $instr[31:25]$, exposes the exact type of operation:
\begin{itemize}
    \item 0000000 : ADD operation
    \item 0100000 : SUB operation
\end{itemize}
$rs1$, $rs2$ and $rd$ are always encoded at the same positions
in $instr$ to simplify the decoding process in an implementation of
RISC-V~\cite[p. 11]{riscv}.

The ISA also defines opcodes which will not be used by future extensions
and can be used for custom instruction-set extensions:
    \begin{itemize}
        \item $0001011$ : custom-0
        \item $0101011$ : custom-1
        \item $1011011$ : custom-2
        \item $1111011$ : custom-3
    \end{itemize}
The opcodes of custom-2/3 may not be used in RISC-V implementations where the
integer registers are extended to 128 bits (RV128I)~\cite[p. 103]{riscv}. With CCOPI it is
possible to create instruction-set extensions with one or more of the described 
custom opcodes.
\section{SpinalHDL}
The CPU implementation VexRiscv and CCOPI are implemented in the
language ``SpinalHDL'', which is a ``high level hardware description
language'' to describe digital hardware as part of register-transfer
level design~\cite{spinal_doc1}. The output of a compilation process is VHDL or
Verilog code. For this reason SpinalHDL is a transcompiler which takes
Scala code and transforms it into Verilog or VHDL.  

In the following example a Component named ``Comp'' is created. The
design adds the two input signals ``a'' and ``b'' with an additional
``x'' which is specified as a Scala class constructor parameter: 
\begin{lstlisting}[language=scala]
class Comp(x: Int) extends Component {
    val io = new Bundle {
        val a, b = in UInt(8 bits)
        val result = out UInt(8 bits)
    }
    io.result := io.a + io.b + x
}
\end{lstlisting}
To generate the module, the compiler of SpinalHDL gets called with one of
the functions \code{SpinalVerilog(component)} or
\code{SpinalVhdl(component)}. The variable ``x'' is set to $15$:
\begin{lstlisting}[language=scala]
object MyComponentGen {
  def main(a: Array[String]): Unit = {
    SpinalVerilog(new Comp(15))
  }
}
\end{lstlisting}
Afterwards the following Verilog code gets emitted in the file
``Comp.v'', where $15$ is resolved to \code{8â€™b00001111} by the
SpinalHDL compiler.
\begin{lstlisting}[language=verilog]
module Comp (
      input  [7:0] io_a,
      input  [7:0] io_b,
      output [7:0] io_result);
  wire [7:0] zz_1;
  assign zz_1 = (io_a + io_b);
  assign io_result = (zz_1 + 
                     (8'b00001111));
endmodule
\end{lstlisting}
With the combination of Scala and SpinalHDL it is possible to create
more abstract hardware designs. It is also possible to use object
oriented software patterns like inheritance, polymorphism or type
parametrization. Even higher-order functions like Scalas ``map''
function will get evaluated during the compilation.

The following SpinalHDL code initializes a ROM with predefined values in
a Scala list:
\begin{lstlisting}[language=scala]
def sbox = List(0x63, 0x7C, ...)
val romsbox = Mem(Bits(8 bits), 
                  sbox.map(B(_, 8 bits)))
\end{lstlisting}

\noindent The generated code looks as follows:
\begin{lstlisting}[language=verilog]
module Comp ();
  reg [7:0] romsbox [0:1];
  initial begin
    romsbox[0] = 'b01100011;
    romsbox[1] = 'b01111100;
    ...
  end
endmodule
\end{lstlisting}
SpinalHDL also introduces data types which are divided in Composite
types and Base types. The available Base types are:
\begin{itemize}
    \item Bool (True, False)
    \item Bits (A vector of Bits, like \code{B"0011"})
    \item UInt/SInt (Unsigned/Signed Integer, used for integer
        arithmetic)
\end{itemize}
Composite types are supposed to group Base types. A \code{Bundle} for
example may be used to group the available input/output signals of a
component under a single name:
\begin{lstlisting}[language=scala]
val io = new Bundle {
    val a, b = in UInt(8 bits)
    val result = out UInt(8 bits)
}
\end{lstlisting}
Since SpinalHDL is based on Scala, build tools like SBT can be used to
manage dependencies and compile a SpinalHDL based hardware project. The
dependencies \code{spinalhdl-core} and \code{spinalhdl-lib} are required
to use language features discussed above.
\begin{lstlisting}[language=scala]
libraryDependencies ++= Seq(
  "com.github.spinalhdl" % "spinalhdl-core_2.11" 
    % "0.10.15",
  "com.github.spinalhdl" % "spinalhdl-lib_2.11" 
    % "0.10.15",
)
\end{lstlisting}

Both VexRiscv and CCOPI use the object oriented design pattern paired
with functional programming elements to describe the hardware in an
abstract way. The next chapter gives a more detailed overview of the
RISC-V implementation named VexRiscv.

\section{VexRiscv}
CCOPI uses VexRiscv as its underlying RISC-V implementation. VexRiscv 
implements the ``RV32IM'' instruction set, which means that it contains:
\begin{itemize}
    \item 32 Bit registers
    \item Base Integer instruction set
    \item Standard Extension for Integer
Multiplication and Division
\end{itemize}
The CPU is pipelined on a five-stage RISC pipeline like the MIPS
architecture. The \textbf{Instruction Fetch} stage
copies the next 32-bit instruction in the register ``pc''. Once the
instruction is present the \textbf{Decode} stage analyzes the instruction. 
Based on the opcode
the Decode stage knows how to interpret $instr[31:7]$ of the instruction
which is stored in ``pc''. The \textbf{Execute} stage computes a result
based on the operands which were determined in the Decode stage. The
Execute stage consists of multiple Arithmetic Logical Units (ALU) to
perform arithmetic or logical operations. The \textbf{Memory} stage
handles the Load/Store operations of RISC-V. The last pipeline stage,
the \textbf{Write Back} stage, copies the result of the Execute stage in
the destination register ``rd'', which is specified in $instr[11:7]$ of
the instruction.
\subsection{Plugin mechanism}
A CPU in general consists of a large number of modules, for example:
\begin{itemize}
    \item Arithmetic Logical Units
    \item Branch prediction module
    \item Pipeline-hazard management module
\end{itemize}
In VexRiscv each module is designed as a \textbf{plugin} which describes how the
pipeline should behave, when the plugin is active. For this purpose
a module (or plugin) can modify every single pipeline stage. The
compilation process of SpinalHDL resolves the plugins and creates a
pipeline which contains the plugin-specific pipeline
modifications.

A VexRiscv plugin must be programmed against the Trait \code{Plugin}:
\begin{lstlisting}[language=scala]
class SomePlugin extends Plugin[VexRiscv] {

  /** Configure plugin */
  override def setup(p: VexRiscv): Unit = {
  
  }
  
  /** Change pipeline */
  override def build(p: VexRiscv): Unit = {
  
  }
}
\end{lstlisting}
\noindent Once ``\code{extends Plugin[VexRiscv]}'' is defined the two
functions \code{setup()} and \code{build()} must be implemented. The
configuration of the plugin takes place in the \code{setup()} function.
In the \code{build()} function pipeline modifications can be defined.
For this purpose it is possible to plug into the different pipeline
stanges:
\begin{lstlisting}[language=scala]
override def build(p: VexRiscv): Unit = {
  import pipeline._
  import pipeline.config._

  execute plug new Area {
    // Execute Stage code
  }

  memory plug new Area {
    // Memory Stage code
  }
}
\end{lstlisting}
In the listing above, pipeline specific code can be defined in the
corresponding stage area. With CCOPI a new instruction-set extension
will be defined in the \code{setup()} function. The communication
between VexRiscv and the coprocessor takes place in the execute- and
memory-stage specific pipeline areas.

\section{CCOPI}
CCOPI is the name of the custom coprocessor interface for the RISC-V
implementation VexRiscv. It is designed to statisfy the following basic
principles:
\begin{itemize}
    \item A coprocessor is a VexRiscv plugin
    \item A designed coprocessor can also be used without VexRiscv
\end{itemize}
A CCOPI based coprocessor contains one or more ``instruction
functions'', which are hardware operations bound to distinct
instruction patterns. For example a coprocessor named
``SymmetricCryptoCoProcessor'' can be created with the following two
instruction functions:
\begin{itemize}
    \item AES, with the pattern:\\ \code{"-{}-{}-{}-{}-{}-{}-{}-{}-{}-{}-{}-{}-{}-{}-{}-{}-{}000-{}-{}-{}-{}-{}0001011"} 
    \item DES, with the pattern: \\ \code{"-{}-{}-{}-{}-{}-{}-{}-{}-{}-{}-{}-{}-{}-{}-{}-{}-{}001-{}-{}-{}-{}-{}0001011"}
\end{itemize}
Both instruction functions uses the custom-0 opcode, but the patterns
differ at $instr[14:12]$ (funct3).

\paragraph{Decoder registration.} Since CCOPI is a VexRiscv plugin it is possible to register the
instruction patterns at the decoder service of the CPU implementation.
This can be done in the \code{setup()} function of the CCOPI plugin:
\begin{lstlisting}[language=scala]
val decoder = pipeline.service(
                      classOf[DecoderService])
decoder.add(...)
\end{lstlisting}
Once the patterns are registered the decoder of VexRiscv is able to
decode the instruction functions of CCOPI.

\begin{figure}[ht]
    \includegraphics[scale=0.68]{ccopi_plugin}
    \caption{Component structure}
    \label{fig:component_structure}
\end{figure}

\paragraph{Pipeline modifications.}
Figure \ref*{fig:component_structure} shows that the coprocessor 
is connected with the CCOPI plugin. The communication between the 
two is controlled
by a handshake-based protocol named ``Ready/Valid interface''. The
corresponding implementation in SpinalHDL is called ``Stream bus''. 

If one of the registered instruction functions gets decoded in the
Decode stage, the CCOPI plugin sends a command (cmd) to the
coprocessor and waits for its response (rsp).
\begin{figure}
    \includesvg{ready_valid}
    \caption{Ready/Valid interface example communication for cmd.}
    \label{fig:ready_valid}
\end{figure}

Figure \ref*{fig:ready_valid} shows the communication of a command,
which is specified in the Execute stage of the CCOPI plugin:
\begin{itemize}
    \item cmd.valid -- set by the CCOPI plugin to indicate that new data
        is available
    \item cmd.payload -- holds the content of the command
    \item cmd.ready -- set by the coprocessor to signal that the data
        transfer is complete.
\end{itemize}
The payload of a command is 96 bits wide and contains the following
three 32 bit values:
\begin{itemize}
    \item The current instruction $instr[31:0]$
    \item Register content of rs1, which is specified in $instr[20:15]$
    \item Register content of rs2, which is specified in $instr[24:19]$
\end{itemize}
CCOPI uses inheritance to define the command as SpinalHDL Bundles:
\begin{lstlisting}[language=scala]
class InputBundle extends Bundle {
  val cpuRS1 = Bits(32 bits)
  val cpuRS2 = Bits(32 bits)
}

case class Cmd() extends InputBundle {
  val opcode = Bits(7 bits)
  val rd = Bits(5 bits)
  val tags = Bits(3 bits)
  val rs1 = Bits(5 bits)
  val rs2 = Bits(5 bits)
  val funct = Bits(7 bits)
}
\end{lstlisting}
Note that the Bundle \code{Cmd} represents the introduced R-instruction type from Figure \ref*{fig:riscv_r_type}. The coprocessor
however is not limited to the predefined types, which means
that other interpretations of $instr[31:0]$ are possible.
The response payload is 32 bits wide and will be written to the register
specified in ``rd''.

As an example the emitted Verilog code for a coprocessor with an instruction 
function ``AES'' looks as follows:
\begin{lstlisting}[language=Verilog]
module Coprocessor (
  input aes_comm_cmd_valid,
  output reg aes_comm_cmd_ready,
  input [31:0] aes_comm_cmd_payload_cpuRS1,
  input [31:0] aes_comm_cmd_payload_cpuRS2,
  input [6:0] aes_comm_cmd_payload_opcode,
  input [4:0] aes_comm_cmd_payload_rd,
  input [2:0] aes_comm_cmd_payload_tags,
  input [4:0] aes_comm_cmd_payload_rs1,
  input [4:0] aes_comm_cmd_payload_rs2,
  input [6:0] aes_comm_cmd_payload_funct,
  output aes_comm_rsp_valid,
  input aes_comm_rsp_ready,
  output reg [31:0] aes_comm_rsp_payload_data,
  input clk,
  input reset);

  [...]
endmodule
\end{lstlisting}
The signals which start with \code{aes\_comm\_cmd} control the
communication from the CCOPI plugin to the coprocessor (command). The
response signals start with the pattern \code{aes\_comm\_rsp}.

In addition the CCOPI plugin adds the three signals \code{\{decode,
execute, memory\}\_cocpu\_aes} to the VexRiscv component. These signals are
set to ``high'' when the pipeline executes an instruction for the
coprocessor.

\paragraph{CPU generation.} In SpinalHDL a class which inherits
\code{Component} can be used to generate Verilog or VHDL code. In the
CPU implementation the class \code{VexRiscv} can be used for this
purpose. The list of plugins must be passed as a parameter:
\begin{lstlisting}
def cpu() = new VexRiscv(
  config = VexRiscvConfig(plugins = List(
      [...]
      new CoProcessorPlugin(new Cocpu1())
      new CoProcessorPlugin(new Cocpu2())
  ))
)
\end{lstlisting}
The CPU can be generated with the following command and will generate
the file \code{VexRiscv.v}:
\begin{lstlisting}
SpinalVerilog(cpu()) // VexRiscv.v
\end{lstlisting}

\subsection{Coprocessors}
In the previous chapter the plugin mechanism of VexRiscv and the
communication of the CCOPI plugin was shown. With CCOPI it is possible
create coprocessors and instruction functions in an object oriented way.

A coprocessor is a class which inherits the class
\code{CoProcessor}.
Inside this class it is possible to create instruction functions which are
bound to a specific instruction pattern.

\begin{lstlisting}[language=scala]
def aes = new InstructionFunction[Cmd, Rsp]
          (new Cmd(), new Rsp()) {
  val pattern: String = s"-----------------" +
                         "000-----${custom0}"
  val name: String = "aes"
  val description: String = "AES impl."

  def build(c: EventController): Unit = {
    /** AES implementation */
  }
}

def setup(): Unit = {
  activate(aes)
}
\end{lstlisting}
The code example above shows an instruction function named ``aes'' which
is bound to the custom0 opcode. The function \code{build()} must be
implemented and contains the hardware specific code of the instruction
function. Each of them must be activated in the \code{setup()} method 
of the coprocessor to indicate SpinalHDL to generate the corresponding
Verilog code.

\begin{table}[h]
\centering
\begin{tabular}{lll}
    Signal name & Type & Mode \\
    \hline
    command & \code{Cmd} & Read-Only \\
    response & \code{Rsp} & Read/Write\\
    done & \code{Bool} & Read-Only\\
    flush & \code{Bool} & Read/Write
\end{tabular}
    \caption{Automatically included signals in \code{build()}}
    \label{tab:signals}
\end{table}
Table \ref*{tab:signals} shows four signals which gets automatically
included in every \code{build()} function. The signal type of
``command''
and ``response'' depends on the definition of
\code{InstructionFunction}. To control the state of the coprocessor,
``done'' and ``flush'' can be used:
\begin{itemize}
    \item done -- False, if the instruction function is busy, True
        otherwise
    \item flush -- User-settable Bool value to signal that the response
        can be transferred to the CPU.
\end{itemize}

\section{Outlook}
\section{Conclusion}

\bibliographystyle{unsrt}
\bibliography{literature}

\end{document}
