module processor;
reg [31:0] pc; //32-bit prograom counter
reg clk; //clock
reg [7:0] datmem[0:31],mem[0:31]; //32-size data and instruction memory (8 bit(1 byte) for each location)
wire [31:0] 
dataa,	//Read data 1 output of Register File
datab,	//Read data 2 output of Register File
out2,		//Output of mux with ALUSrc control-mult2
out3,		//Output of mux with MemToReg control-mult3
out4,		//Output of mux with (Branch&ALUZero) control-mult4
sum,		//ALU result
extad,	//Output of sign-extend unit
adder1out,	//Output of adder which adds PC and 4-add1
adder2out,	//Output of adder which adds PC+4 and 2 shifted sign-extend result-add2
sextad;	//Output of shift left 2 unit
wire [1:0] status;
wire [5:0] inst31_26;	//31-26 bits of instruction
wire [4:0] 
inst25_21,	//25-21 bits of instruction
inst20_16,	//20-16 bits of instruction
inst15_11,	//15-11 bits of instruction
out1;		//Write data input of Register File

wire [15:0] inst15_0;	//15-0 bits of instruction

//
wire [4:0] inst10_6;  //10-6 bits of instruction
wire[5:0] inst5_0;    //5-0 bits of instruction
wire[31:0] out5;       //Output of Sll_instruction component
wire[31:0] out6;      //Output of ori_instruction component
wire[2:0] WD_Mux_Signal;  //Multiplex signal of the write data port of register files
wire[31:0] out7;      //Output of the Write Data multiplexer
wire[4:0] rd_31;      //For fix value of register31
assign rd_31 = 5'b11111;  
wire[1:0] regdest;    //Control signal of RegDes
//


wire [31:0] instruc,	//current instruction
dpack;	//Read data output of memory (data read from memory)
wire [1:0] pcsrc;
wire [2:0] gout;	//Output of ALU control unit

wire zout,	//Zero output of ALU
	//Output of AND gate with Branch and ZeroOut inputs
//Control signals
//regdest
alusrc,memtoreg,regwrite,memread,memwrite,branch,aluop1,aluop0;
//
//instruction signal
wire bneal, balrn, jrs, ori, jmsub, sll;
//
//32-size register file (32 bit(1 word) for each register)
reg [31:0] registerfile[0:31];

integer i;

// datamemory connections

always @(posedge clk)
//write data to memory
if (memwrite)
begin 
//sum stores address,datab stores the value to be written
datmem[sum[4:0]+3]=datab[7:0];
datmem[sum[4:0]+2]=datab[15:8];
datmem[sum[4:0]+1]=datab[23:16];
datmem[sum[4:0]]=datab[31:24];
end

//instruction memory
//4-byte instruction
 assign instruc={mem[pc[4:0]],mem[pc[4:0]+1],mem[pc[4:0]+2],mem[pc[4:0]+3]};
 assign inst31_26=instruc[31:26];
 assign inst25_21=instruc[25:21];
 assign inst20_16=instruc[20:16];
 assign inst15_11=instruc[15:11];
 assign inst15_0=instruc[15:0];

//
assign inst5_0 = instruc[5:0];
assign inst10_6 = instruc[10:6];
//

// registers
assign dataa=registerfile[inst25_21];//Read register 1
assign datab=registerfile[inst20_16];//Read register 2


//read data from memory, sum stores address
assign dpack={datmem[sum[5:0]],datmem[sum[5:0]+1],datmem[sum[5:0]+2],datmem[sum[5:0]+3]};

//multiplexers
//mux with RegDst control
mult2_to_1_5  mult1(out1, instruc[20:16],instruc[15:11], rd_31, regdest);
//mult2_to_1_5  mult1(out1, instruc[20:16],instruc[15:11],regdest);

//mux with ALUSrc control
mult2_to_1_32 mult2(out2, datab,extad,alusrc);

//mux with MemToReg control
mult2_to_1_32 mult3(out3, sum,dpack,memtoreg);

//mux with (Branch&ALUZero) control
JandBcon JandBcon1(status,jmsub,balrn,bneal,beq,jrs,pcsrc);

mult2_to_32 mult4(out4,adder1out,adder2out,dpack,pcsrc,dataa); 



//
//mux in front ot write data input of register files
mult3_32_1 mult5(out7, out3, out5, out6, adder1out, adder1out, adder1out, WD_Mux_Signal);
//
always @(posedge clk)
registerfile[out1]= regwrite ? out7:registerfile[out1];//Write data to register

// load pc
always @(negedge clk)
pc=out4;

//
alu_32 alu1(sum,dataa,out2,status,gout,out5,out6,sll,ori,balrn);
sll_instruction sll_component(out5, inst31_26, inst5_0, datab, inst10_6);
ori_instruction ori_component(out6, dataa, inst15_0);

//


// alu, adder and control logic connections

//ALU unit


//adder which adds PC and 4
adder add1(pc,32'h4,adder1out);

//adder which adds PC+4 and 2 shifted sign-extend result
adder add2(adder1out,sextad,adder2out);

//Control unit
control cont(instruc[31:26], instruc[5:0], regdest,alusrc,memtoreg,regwrite,memread,memwrite,branch,
  aluop1,aluop0, bneal, balrn, jrs, ori, jmsub, sll, WD_Mux_Signal,status,beq);

//Sign extend unit
signext sext(instruc[15:0],extad);

//ALU control unit
alucont acont(aluop1,aluop0,instruc[3],instruc[2], instruc[1], instruc[0] ,gout);

//Shift-left 2 unit
shift shift2(sextad,extad);

//AND gate


//initialize datamemory,instruction memory and registers
//read initial data from files given in hex
initial
begin
$readmemh("initDm.dat",datmem); //read Data Memory
$readmemh("initIM.dat",mem);//read Instruction Memory
$readmemh("initReg.dat",registerfile);//read Register File

	for(i=0; i<31; i=i+1)
	$display("Instruction Memory[%0d]= %h  ",i,mem[i],"Data Memory[%0d]= %h   ",i,datmem[i],
	"Register[%0d]= %h",i,registerfile[i]);
end

initial
begin
pc=0;
#800 $finish;
end
initial
begin
clk=0;
//40 time unit for each cycle
forever #20  clk=~clk;
end
initial 
begin
  $monitor($time,"PC %h",pc,"  SUM %h",sum,"   INST %h",instruc[31:0],
"   REGISTER %h %h %h %h ",registerfile[4],registerfile[5], registerfile[6],registerfile[1] );
end
endmodule

