[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': "Give me information about the component of STM32G030C8T6 production of ST MICROELECTRONICS from the text:This is information on a product in full production. January 2022 DS12991 Rev 4 1/94STM32G030x6/x8\nArm® Cortex®-M0+ 32-bit MCU, up to 64 KB Flash, 8 KB RAM,  \n 2x USART, timers, ADC, comm. I/Fs, 2.0-3.6V\nDatasheet - production data\nFeatures\n•Core: Arm® 32-bit Cortex®-M0+ CPU, \nfrequency up to 64 MHz\n•-40°C to 85°C operating temperature\n•Memories\n– Up to 64 Kbytes of Flash memory with \nprotection\n– 8 Kbytes of SRAM with HW parity check\n•CRC calculation unit\n•Reset and power management\n– Voltage range: 2.0 V to 3.6 V\n– Power-on/Power-down reset (POR/PDR)\n– Low-power modes:  \nSleep, Stop, Standby\n–VBAT supply for RTC and backup registers\n•Clock management\n– 4 to 48 MHz crystal oscillator– 32 kHz crystal oscillator with calibration\n– Internal 16 MHz RC with PLL option\n– Internal 32 kHz RC oscillator (±5 %)\n•Up to 44 fast I/Os\n– All mappable on external interrupt vectors\n– Multiple 5 V-tolerant I/Os\n•5-channel DMA controller with flexible mapping\n•12-bit, 0.4 µs ADC (up to 16 ext. channels)\n– Up to 16-bit with hardware oversampling– Conversion range: 0 to 3.6V\n•8 timers: 16-bit for ad vanced motor control, \nfour 16-bit general-purpose, two watchdogs, SysTick timer\n•Calendar RTC with alarm and periodic wakeup \nfrom Stop/Standby•Communication interfaces\n–T w o  I\n2C-bus interfaces supporting Fast-\nmode Plus (1 Mbit/s) with extra current sink, one supporting SMBus/PMBus and wakeup from Stop mode\n– Two USARTs with master/slave \nsynchronous SPI; one supporting ISO7816 interface, LIN, IrDA capability, auto baud \nrate detection and wakeup feature\n– Two SPIs (32 Mbit/s) with 4- to 16-bit \nprogrammable bitframe, one multiplexed with I\n2S interface\n•Development support: serial wire debug (SWD)\n•All packages ECOPACK 2 compliant\n          Table 1. Device summary\nReference Part number\nSTM32G030x6STM32G030C6, STM32G030F6,\n STM32G030J6, STM32G030K6\nSTM32G030x8 STM32G030C8, STM32G030K8LQFP48LQFP32\n7×7 mm7×7 mmTSSOP20\n6.4×4.4 mmSO8N\n4.9×6 mm\nwww.st.com\nContents STM32G030x6/x8\n2/94 DS12991 Rev 4Contents\n1 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8\n2 Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9\n3 Functional overview  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12\n3.1 Arm® Cortex®-M0+ core with MPU  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12\n3.2 Memory protection unit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12\n3.3 Embedded Flash memory  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12\n3.4 Embedded SRAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 133.5 Boot modes  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14\n3.6 Cyclic redundancy check calculation unit (CRC)  . . . . . . . . . . . . . . . . . . . 14\n3.7 Power supply management  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14\n3.7.1 Power supply schemes  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14\n3.7.2 Power supply supervisor  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15\n3.7.3 Voltage regulator  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15\n3.7.4 Low-power modes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 163.7.5 Reset mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16\n3.7.6 VBAT operation  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17\n3.8 Interconnect of peripherals . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17\n3.9 Clocks and startup  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18\n3.10 General-purpose inputs/outputs (GPIOs) . . . . . . . . . . . . . . . . . . . . . . . . . 19\n3.11 Direct memory access controller (DMA) . . . . . . . . . . . . . . . . . . . . . . . . . . 193.12 DMA request multiplexer (DMAMUX) . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20\n3.13 Interrupts and events  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20\n3.13.1 Nested vectored interrupt controller (NVIC)  . . . . . . . . . . . . . . . . . . . . . . 20\n3.13.2 Extended interrupt/event controller (EXTI)  . . . . . . . . . . . . . . . . . . . . . . 21\n3.14 Analog-to-digital converter (ADC)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21\n3.14.1 Temperature sensor . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22\n3.14.2 Internal volt age reference (VREFINT )  . . . . . . . . . . . . . . . . . . . . . . . . . . . 22\n3.14.3 VBAT battery voltage monitoring . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22\n3.15 Timers and watchdogs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22\n3.15.1 Advanced-control timer (TIM1)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23\n3.15.2 General-purpose timers (TIM3, 14, 16, 17 ) . . . . . . . . . . . . . . . . . . . . . . 23\nDS12991 Rev 4 3/94STM32G030x6/x8 Contents\n43.15.3 Independent watchdog (IWDG) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24\n3.15.4 System window watchdog (WWDG)  . . . . . . . . . . . . . . . . . . . . . . . . . . . 243.15.5 SysTick timer . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24\n3.16 Real-time clock (RTC), tamper (TAMP) and backup registers . . . . . . . . . 24\n3.17 Inter-integrated circuit interface (I2C) . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25\n3.18 Universal synchronous/asynchronous re ceiver transmitter (USART)  . . . 26\n3.19 Serial peripheral interface (SPI) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27\n3.20 Development support . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28\n3.20.1 Serial wire debug port (SW-DP) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28\n4 Pinouts, pin descripti on and alternate functions . . . . . . . . . . . . . . . . . 29\n5 Electrical characteristi cs  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38\n5.1 Parameter conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38\n5.1.1 Minimum and maximum values . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38\n5.1.2 Typical values  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38\n5.1.3 Typical curves  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38\n5.1.4 Loading capacitor  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 385.1.5 Pin input voltage  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38\n5.1.6 Power supply scheme  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39\n5.1.7 Current consumption measurement  . . . . . . . . . . . . . . . . . . . . . . . . . . . 39\n5.2 Absolute maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40\n5.3 Operating conditions  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 41\n5.3.1 General operating conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 41\n5.3.2 Operating conditions at power-up / powe r-down . . . . . . . . . . . . . . . . . . 41\n5.3.3 Embedded reset and power control bloc k characteristics . . . . . . . . . . . 41\n5.3.4 Embedded voltage reference . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 42\n5.3.5 Supply current characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 435.3.6 Wakeup time from low-power modes and voltage scaling  \ntransition times . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 49\n5.3.7 External clock source characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . 50\n5.3.8 Internal clock source charac teristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . 54\n5.3.9 PLL characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 55\n5.3.10 Flash memory characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 56\n5.3.11 EMC characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 57\n5.3.12 Electrical sensitivity characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . 58\n5.3.13 I/O current injection characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . 59\nContents STM32G030x6/x8\n4/94 DS12991 Rev 45.3.14 I/O port characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 60\n5.3.15 NRST input characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 655.3.16 Analog switch booster  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 66\n5.3.17 Analog-to-digital converter characteristics . . . . . . . . . . . . . . . . . . . . . . . 66\n5.3.18 Temperature sensor characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . 71\n5.3.19 V\nBAT monitoring characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 71\n5.3.20 Timer characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 715.3.21 Characteristics of communication interfac es . . . . . . . . . . . . . . . . . . . . . 72\n6 Package information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 80\n6.1 SO8N package information  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 80\n6.2 TSSOP20 package information  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 83\n6.3 LQFP32 package information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 856.4 LQFP48 package information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 88\n6.5 Thermal characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 91\n6.5.1 Reference document . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 91\n7 Ordering information  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 92\n8 Revision history  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 93\nDS12991 Rev 4 5/94STM32G030x6/x8 List of tables\n6List of tables\nTable 1. Device summary . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . 1\nTable 2. STM32G030x6/x8 family device features and peripheral counts . . . . . . . . . . . . . . . . . . . . 10\nTable 3. Access status versus readout protection level and execution modes. . . . . . . . . . . . . . . . . 13\nTable 4. Interconnect of peripherals . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17\nTable 5. Temperature sensor calibration values. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22\nTable 6. Internal voltage reference calibrati on values  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22\nTable 7. Timer feature comparison. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . 23\nTable 8. I2C implementation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2 6\nTable 9. USART implementation  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27\nTable 10. SPI/I2S implementation  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . 28\nTable 11. Terms and symbols used in Table 12 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30\nTable 12. Pin assignment and description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . 31\nTable 13. Port A alternate function mapping  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35\nTable 14. Port B alternate function mapping  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36\nTable 15. Port C alternate function mapping  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37\nTable 16. Port D alternate function mapping  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37\nTable 17. Port F alternate function mapping. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . 37\nTable 18. Voltage characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40\nTable 19. Current characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40\nTable 20. Thermal characteristics.  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . 40\nTable 21. General operating conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . 41\nTable 22. Operating conditions at power-up / power-down  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 41Table 23. Embedded reset and power control block characterist ics. . . . . . . . . . . . . . . . . . . . . . . . . . 41\nTable 24. Embedded internal voltage reference. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4 2\nTable 25. Current consumption in Run and Low-power run modes  \n at different die temperatures . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 44\nTable 26. Current consumption in Sleep and Low-power slee p modes . . . . . . . . . . . . . . . . . . . . . . . 45\nTable 27. Current consumption in Stop 0 mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 45Table 28. Current consumption in Stop 1 mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 46Table 29. Current consumption in Standby mode  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 46Table 30. Current consumption in VBAT mode  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 46Table 31. Current consumption of peripherals . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  48\nTable 32. Low-power mode wakeup times . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4 9\nTable 33. Regulator mode transition times .  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . 50\nTable 34. High-speed external user clock characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50\nTable 35. Low-speed external user clock characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 51\nTable 36. HSE oscillator characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 51\nTable 37. LSE oscillator characteristics (f\nLSE = 32.768 kHz) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 53\nTable 38. HSI16 oscillator characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 54\nTable 39. LSI oscillator characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 55\nTable 40. PLL characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . 55\nTable 41. Flash memory characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 56\nTable 42. Flash memory endurance and data  retention . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 56\nTable 43. EMS characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 57\nTable 44. EMI characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . 58\nTable 45. ESD absolute maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 58\nTable 46. Electrical sensitivity. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 59\nTable 47. I/O current injection susceptibility . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 59\nList of tables STM32G030x6/x8\n6/94 DS12991 Rev 4Table 48. I/O static characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . 60\nTable 49. Input characteristics of FT_e I/Os. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 61\nTable 50. Output voltage characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . 63\nTable 51. I/O AC characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 63\nTable 52. NRST pin characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . 65\nTable 53. Analog switch booster characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  66\nTable 54. ADC characteristics   . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 66\nTable 55. Maximum ADC RAIN . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 68\nTable 56. ADC accuracy. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 69\nTable 57. TS characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 71\nTable 58. VBAT monitoring characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 71\nTable 59. VBAT charging characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 71\nTable 60. TIMx characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . 72\nTable 61. IWDG min/max timeout period at 32 kHz LSI clock . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 72\nTable 62. Minimum I2CCLK frequency. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 73\nTable 63. I2C analog filter characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . 73\nTable 64. SPI characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 74\nTable 65. I2S characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 76\nTable 66. USART characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 78\nTable 67. SO8N package mechanical data  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8 0\nTable 68. TSSOP20 package mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 83Table 69. LQFP32 mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 86\nTable 70. LQFP48 mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 88\nTable 71. Package thermal characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . 91\nTable 72. Document revision history  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 93\nDS12991 Rev 4 7/94STM32G030x6/x8 List of figures\n7List of figures\nFigure 1. Block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . 11\nFigure 2. Power supply overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . 15\nFigure 3. STM32G030CxT LQFP48 pinout . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29Figure 4. STM32G030KxT LQFP32 pinout . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29Figure 5. STM32G030Fx TSSOP20 pinout . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30\nFigure 6. STM32G030Jx SO8N pinout  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30\nFigure 7. Pin loading conditions. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38\nFigure 8. Pin input voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . 38\nFigure 9. Power supply scheme. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . 39\nFigure 10. Current consumption measurement scheme . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39\nFigure 11. V\nREFINT  vs. temperature . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 43\nFigure 12. High-speed external clock source AC timing diagra m  . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50\nFigure 13. Low-speed external clock source AC timing diagram.  . . . . . . . . . . . . . . . . . . . . . . . . . . . . 51\nFigure 14. Typical application with an 8 MHz crystal . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 53\nFigure 15. Typical application with a 32.768 kHz crystal . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 54\nFigure 16. I/O input characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . 61\nFigure 17. Current injection into FT_e input with diode active . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 62\nFigure 18. I/O AC characteristics definition(1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 65\nFigure 19. Recommended NRST pin protection  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 66\nFigure 20. ADC accuracy characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . 70\nFigure 21. Typical connection diagram using the ADC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 70Figure 22. SPI timing diagram - slave mode and CPHA = 0 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 75Figure 23. SPI timing diagram - slave mode and CPHA = 1 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 75Figure 24. SPI timing diagram - master mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  76\nFigure 25. I\n2S slave timing diagram (Philips protocol) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 77\nFigure 26. I2S master timing diagram (Ph ilips protocol). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 78\nFigure 27. SO8N package outline . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 80\nFigure 28. SO8N package recommended footpr int . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 81\nFigure 29. SO8N package marking example . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8 2\nFigure 30. TSSOP20 package outline . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 83\nFigure 31. TSSOP20 package footprint . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 84\nFigure 32. TSSOP20 package marking example. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 84Figure 33. LQFP32 package outline  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 85\nFigure 34. Recommended footprint for LQFP32 package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 86\nFigure 35. LQFP32 package marking example . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 87\nFigure 36. LQFP48 package outline  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 88\nFigure 37. Recommended footprint for LQFP48 package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 89\nFigure 38. LQFP48 package marking example . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 90\nIntroduction STM32G030x6/x8\n8/94 DS12991 Rev 41 Introduction\nThis document provides information on STM32G030x6/x8 microcontrollers, such as \ndescription, functional overview, pin assignment  and definition, electr ical characteristics, \npackaging, and ordering codes.\nInformation on memory mapping and control re gisters is object of reference manual.\nInformation on Arm®(a) Cortex®-M0+ core is available from  the www.arm.com website.\n          \na. Arm is a registered trademark of Arm Limited (o r its subsidiaries) in the US and/or elsewhere.\nDS12991 Rev 4 9/94STM32G030x6/x8 Description\n282 Description\nThe STM32G030x6/x8 mainstream microcontrollers are based on high-performance \nArm® Cortex®-M0+ 32-bit RISC core operating at up to 64 MHz frequency. Offering a high \nlevel of integration, they are suitable for a wide range of app lications in consumer, industrial \nand appliance domains and ready for the Internet of Things (IoT) solutions.\nThe devices incorporate a memory protection unit (MPU), high-speed embedded memories \n(8 Kbytes of SRAM and up to 64 Kbytes of Flash program memory with read protection, \nwrite protection), DMA, an extensive range of system functions, enhanced I/Os, and \nperipherals. The devices offer standard communication interfaces (two I2Cs, two SPIs / one \nI2S, and two USARTs), one 12-bit ADC (2.5 MSps) with up to 19 channels, a low-power \nRTC, an advanced control PWM timer, four general-purpose 16-bit timers, two watchdog \ntimers, and a SysTick timer.\nThe devices operate within ambient temperatures  from -40 to 85°C and with supply voltages \nfrom 2.0 V to 3.6 V. Optimized dynamic cons umption combined with a comprehensive set of \npower-saving modes allows the design of low-power applications.\nVBAT direct battery input allows keeping RTC and backup registers powered.The devices come in packages with 8 to 48 pins.\nDescription STM32G030x6/x8\n10/94 DS12991 Rev 4          Table 2. STM32G030x6/x8 family device features and peripheral counts \nPeripheralSTM32G030_\n_J6 _F6 _K6 _K8 _C6 _C8\nFlash memory (Kbyte) 32 32 32 64 32 64\nSRAM (Kbyte) 8 with parityTimersAdvanced control 1 (16-bit)\nGeneral-purpose 4 (16-bit)\nSysTick 1\nWatchdog 2Comm. \ninterfacesSPI [I2S](1)2 [1]\nI2C 2\nUSART 2\nRTC Yes\nTamper pins 2\nRandom number generator No\nAES No\nGPIOs 5 17 29 43\nWakeup pins 3 4\n12-bit ADC channels\n(external + internal)5 + 2 14 + 2 16 + 2 16 + 3\nInternal voltage reference buffer No\nMax. CPU frequency 64 MHz\nOperating voltage 2.0 to 3.6 V\nOperating temperature(2) Ambient: -40 to 85 °C\nJunction: -40 to 105 °C\nNumber of pins 8 20 32 48\n1. The numbers in brackets denote the count of SPI interfaces configurable as I2S interface.\n2. Depends on order code. Refer to Section 7: Ordering information  for details.\nDS12991 Rev 4 11/94STM32G030x6/x8 Description\n28Figure 1. Block diagram\nMSv47958V1TIMER 16/17\nPower domain of analog blocks : VBAT4 channels\nBK, BK2, ETRSystem and \nperipheral \nclocksPAx\nPBx\nPCx\nPFx\nMOSI/SD\nMISO/MCK\nSCK/CK\nNSS/WSSWCLK\nSWDIO\n16x INOSC_IN\nOSC_OUT\nVBAT\nOSC32_IN  \nOSC32_OUT\nRTC_OUT \nRTC_REFIN\nRTC_TS\nMOSI, MISO \nSCK, NSSHSI16\nLSIPLLPCLK\nVDD \n1 channel\nBK1 channel4 channels\nETRCPU\nCORTEX-M0+\nfmax = 56 MHzSWD\nNVIC\nEXTI  \nSPI1/I2S\nSPI2AHB-to-APBRCC\nReset & clock controlI/FXTAL OSC\n4-48 MHz\nIWDGSRAM\n8 KB\nI/F ADCRTC, TAMP\nBackup regs\nI/FRC 16 MHz\nRC 32 kHzPLLdecoder\nXTAL32 kHzBus matrixI/F\nVDDRX, TX\nCTS, RTS, CKRX, TX\nCTS, RTS, CKPort DPort CPort BPort A\nVDDASUPPLY \nSUPERVISIONPOWER\nVCORE \nPOR\nReset\nIntVDD/VDDA\nVSS/VSSA \nNRSTPORVoltage\nregulator\nUSART2USART1TIM16 & 17TIM14TIM3TIM1GPIOsIOPORT\nHSEPLLRCLK\nLSE\nLSET sensor\nTAMP_INAPB\nAPBAHBCRC\nVREF+\nSCL, SDASCL, SDA, SMBA I2C1\nI2C2DBGMCUWWDGPWRCTRLSYSCFGDMADMAMUX\nPort FPDxVDDA VDDIO1 \nLow-voltage \ndetector VDD \nParityFlash memory \nup to 64 KB\nVDDIO1from peripherals\nFunctional overview STM32G030x6/x8\n12/94 DS12991 Rev 43 Functional overview\n3.1 Arm® Cortex®-M0+ core with MPU\nThe Cortex-M0+ is an entry-leve l 32-bit Arm Cortex processor designed for a broad range of \nembedded applications. It offers signifi cant benefits to developers, including:\n• a simple architecture, easy to learn and program\n• ultra-low power, energy-efficient operation\n• excellent code density\n• deterministic, high-performance interrupt handling\n• upward compatibility with Cortex-M processor family\n• platform security robustness, with integrated Memory Protection Unit (MPU).\nThe Cortex-M0+ processor is built  on a highly area- and power-optimized 32-bit core, with a \n2-stage pipeline Von Neumann architecture. The processor delivers exceptional energy \nefficiency through a small but powerful instru ction set and extensiv ely optimized design, \nproviding high-end processing hardware including a single-cycle multiplier.\nThe Cortex-M0+ processor provides the exce ptional performance expected of a modern \n32-bit architecture, with a higher code densit y than other 8-bit and 16-bit microcontrollers.\nOwing to embedded Arm core, the STM32G030x6/ x8 devices are compatible with Arm tools \nand software.\nThe Cortex-M0+ is tightly coupled with a nest ed vectored interrupt controller (NVIC) \ndescribed in Section 3.13.1 .\n3.2 Memory protection unit\nThe memory protection unit (MPU) is used to manage the CPU accesses to memory to \nprevent one task to accidentally corrupt the me mory or resources used by any other active \ntask.\nThe MPU is especially helpful for applications where some critical or certified code has to be \nprotected against the misbehavior of other task s. It is usually managed by an RTOS (real-\ntime operating system). If a prog ram accesses a memory location  that is prohibited by the \nMPU, the RTOS can detect it and take action . In an RTOS environment, the kernel can \ndynamically update the MPU area setting, based on the process to be executed.\nThe MPU is optional and can be bypasse d for applications that do not need it.\n3.3 Embedded Flash memory\nSTM32G030x6/x8 devices feature up to 64 Kb ytes of embedded Flash memory available \nfor storing code and data.\nDS12991 Rev 4 13/94STM32G030x6/x8 Functional overview\n28Flexible protections can be configured thanks to option bytes:\n• Readout protection (RDP) to protect the wh ole memory. Three levels are available:\n– Level 0: no readout protection– Level 1: memory readout protection: th e Flash memory cannot be read from or \nwritten to if either debug features are co nnected, boot in RAM or bootloader is \nselected\n– Level 2: chip readout protection: debug fe atures (Cortex-M0+ serial wire), boot in \nRAM and bootloader selection are disabled. This selection is irreversible.\n          \n• Write protection (WRP): the protected ar ea is protected against erasing and \nprogramming. Two areas per bank can be selected, with 2-Kbyte granularity.\nThe whole non-volatile memory embeds the error correction code (ECC) feature supporting:\n• single error detection and correction\n• double error detection\n• readout of the ECC fail address from the ECC register\n3.4 Embedded SRAM\nSTM32G030x6/x8 devices have 8 Kbytes of embedded SRAM with parity. Hardware parity \ncheck allows memory data errors to be detect ed, which contributes to increasing functional \nsafety of applications.\nThe memory can be read/write-accessed at CPU clock speed, with 0 wait states.Table 3. Access status versus readout protection level and execution modes \nAreaProtection \nlevelUser executionDebug, boot from RAM or boot \nfrom system memory (loader)\nRead Write Erase Read Write Erase\nUser \nmemory1 Yes Yes Yes No No No\n2 Yes Yes Yes N/A N/A N/A\nSystem \nmemory1 Yes No No Yes No No\n2 Yes No No N/A N/A N/A\nOption \nbytes1 Yes Yes Yes Yes Yes Yes\n2 Yes No No N/A N/A N/A\nBackup \nregisters1Y e s Y e s N / A(1)\n1. Erased upon RDP change from Level 1 to Level 0.No No N/A(1)\n2 Yes Yes N/A N/A N/A N/A\nFunctional overview STM32G030x6/x8\n14/94 DS12991 Rev 43.5 Boot modes\nAt startup, the boot pin and boo t selector option bit are used to select one of the three boot \noptions:\n• boot from User Flash memory\n• boot from System memory\n• boot from embedded SRAM\nThe boot pin is shared with a standard GPIO and can be enabled through the boot selector \noption bit. The boot loader is located in System memory. It manages the Flash memory \nreprogramming through one of the following interfaces:\n• USART on pins PA9/PA10 or PA2/PA3\n• I2C-bus on pins PB6/PB7 or PB10/PB11\n3.6 Cyclic redundancy che ck calculation unit (CRC)\nThe CRC (cyclic redundancy check) calculati on unit is used to get a CRC code using a \nconfigurable generator polynomial value and size.\nAmong other applications, CRC-based techniques  are used to verify data transmission or \nstorage integrity. In the scope of the EN/I EC 60335-1 standard, they offer a means of \nverifying the Flash memory integrity. The CRC calculation unit helps compute a signature of \nthe software during runtime, to be compared with a reference signature generated at link time and stored at a given memory location.\n3.7 Power supply management\n3.7.1 Power supply schemes\nThe STM32G030x6/x8 devices require a 2.0 V to 3.6 V operating supply voltage (VDD). \nSeveral different power supplies are provided to specific peripherals:\n• VDD = 2.0 to 3.6 V\nVDD is the external power supply for the internal regulator and the system analog such \nas reset, power management and internal clocks. It is provided externally through \nVDD/VDDA pin.\n• VDDA = 2.0 V to 3.6 V\nVDDA is the analog power supply for the A/D converter. VDDA voltage level is identical to \nVDD voltage as it is provided externally through VDD/VDDA pin.\n• VDDIO1 = VDD\nVDDIO1  is the power supply for the I/Os. VDDIO1  voltage level is identical to VDD voltage \nas it is provided externally through VDD/VDDA pin.\n• VBAT = 1.55 V to 3.6 V. VBAT is the power supply (through a power switch) for RTC, \nTAMP, low-speed external 32.768 kHz oscillator and backup registers when VDD is not \npresent. VBAT is provided externally through VBAT pin. When this pin is not available \non the package, VBAT bonding pad is internally bonded to the VDD/VDDA pin.\n• VREF+ is the analog peripheral input reference voltage. When VDDA < 2 V, VREF+ must \nbe equal to VDDA. When VDDA ≥ 2 V, VREF+ must be between 2 V and VDDA. It can be \ngrounded when the analog peripherals using VREF+ are not active.\nDS12991 Rev 4 15/94STM32G030x6/x8 Functional overview\n28VREF+ is delivered through VREF+ pin. On packages without VREF+ pin, VREF+ is \ninternally connected with VDD.\n• VCORE \nAn embedded linear voltage regulator is used to supply the VCORE internal digital \npower. VCORE is the power supply for digital peripherals, SRAM and Flash memory. \nThe Flash memory is also supplied with VDD.\nFigure 2. Power supply overview\n3.7.2 Power supply supervisor\nThe device has an integrated power-on/power-down (POR/PDR) reset active in all power \nmodes and ensuring proper operation upon po wer-on and power-down. It maintains the \ndevice in reset when the supply voltage is below VPOR/PDR  threshold, without the need for \nan external reset circuit.\n3.7.3 Voltage regulator\nTwo embedded linear voltage regulators, main regulator (MR) and low-power regulator (LPR), supply most of digital circuitry in the device.\nThe MR is used in Run and Sleep modes. The LPR is used in Low-power run, Low-power \nsleep and Stop modes.\nIn Standby mode, both regulators are powered down and their outputs set in high-\nimpedance state, such as to bring their current consumption close to zero.MSv47920V1VDDA domain\nRTC domainA/D converter\nStandby circuitry  \n(Wakeup, IWDG)\nVoltage \nregulatorCore\nSRAM\nDigital\nperipherals\nLow-voltage \ndetector\nLSE crystal 32.768 kHz oscBKP registers\nRCC BDCR register\nRTC and TAMPI/O ring\nVCORE domain Temp. sensorReset block\nPLL, HSI\nFlash memoryVDDIO1VREF+\nVDD domain\nVCOREVSS/VSSA\nVDD/VDDA\nVBATVDDAVREF+\nVSSA\nVSS\nVDDVDDIO1 domain\nFunctional overview STM32G030x6/x8\n16/94 DS12991 Rev 43.7.4 Low-power modes\nBy default, the microcontroller is in Run mode af ter system or power re set. It is up to the \nuser to select one of the low-power modes described below:\n• Sleep  mode\nIn Sleep mode, only the CPU is stopped. All peripherals continue to operate and can \nwake up the CPU when an interrupt/event occurs.\n• Low-power run  mode\nThis mode is achieved with VCORE  supplied by the low-power regulator to minimize the \nregulator's operating current. The code can be executed from SRAM or from Flash, and the CPU frequency is limited to 2 MHz. The peripherals with independent clock can \nbe clocked by HSI16.\n• Low-power sleep  mode\nThis mode is entered from the low-power run mode. Only the CPU clock is stopped. \nWhen wakeup is triggered by an event or an interrupt, the system reverts to the Low-power run mode.\n• Stop 0 and Stop 1  modes\nIn Stop 0 and Stop 1 modes, the device ac hieves the lowest po wer consumption while \nretaining the SRAM and register contents. All clocks in the V\nCORE  domain are stopped. \nThe PLL, as well as the HSI16 RC osc illator and the HSE crystal oscillator are \ndisabled. The LSE or LSI keep running. The RTC can remain active (Stop mode with RTC, Stop mode without RTC).\nSome peripherals with wakeup  capability can enable the HS I16 RC during Stop mode, \nso as to get clock for processing the wakeup  event. The main regulator remains active \nin Stop 0 mode while it is turned off in Stop 1 mode.\n• Standby  mode\nThe Standby mode is used to achieve the lowest power consum ption, with POR/PDR \nalways active in this mode. The main regulator is switched off to power down V\nCORE  \ndomain. The low-power regula tor is switched off. The PLL, as well as the HSI16 RC \noscillator and the HSE crysta l oscillator are also powered  down. The RTC can remain \nactive (Standby mode with RT C, Standby mode without RTC).\nFor each I/O, the software can determine whethe r a pull-up, a pull-down or no resistor \nshall be applied to that I/O during Standby mode.\nUpon entering Standby mode, regi ster contents are lost except for registers in the RTC \ndomain and standby circuitry.\nThe device exits Standby mode  upon external reset event (NRST pin), IWDG reset \nevent, wakeup event (WKUP pi n, configurable rising or  falling edge) or RTC event \n(alarm, periodic wakeup, timestamp, tamper),  or when a failure is detected on LSE \n(CSS on LSE).\n3.7.5 Reset mode \nDuring and upon exiting reset, the schmitt triggers of I/Os are disabled so as to reduce power consumption. In addition, when the reset source is internal, the built-in pull-up resistor on NRST pin is deactivated.\nDS12991 Rev 4 17/94STM32G030x6/x8 Functional overview\n283.7.6 VBAT operation\nThe VBAT power domain, consum ing very little energy, includes  RTC, and LSE oscillator and \nbackup registers.\nIn VBAT mode, the RTC domain is supplied from VBAT pin. The power source can be, for \nexample, an external battery or an external supercapacitor. Two anti-tamper detection pins \nare available. \nThe RTC domain can also be supplied from VDD/VDDA pin.By means of a built-in switch, an internal volt age supervisor allows automatic switching of \nRTC domain powering between V\nDD and voltage from VBAT pin to ensure that the supply \nvoltage of the RTC domain (VBAT) remains within valid operating conditions. If both voltages \nare valid, the RTC domain is supplied from VDD/VDDA pin.\nAn internal circuit for charging the battery on VBAT pin can be activated if the VDD voltage is \nwithin a valid range.\nNote: External interrupts and RTC alarm/events can not cause the microcontroller to exit the VBAT \nmode, as in that mode the VDD is not within a valid range.\n3.8 Interconnect of peripherals\nSeveral peripherals have direct connecti ons between them. This allows autonomous \ncommunication between peripherals, savi ng CPU resources thus power supply \nconsumption. In addition, these hardware co nnections allow fast and predictable latency.\nDepending on peripherals, these interconnections can operate in Run, Sleep and Stop \nmodes.\n          Table 4. Interconnect of peripherals \n Interconnect sourceInterconnect \ndestinationInterconnect action\nRun \nLow-power run\nSleep\nLow-power sleep\nStop\nTIMxTIMx Timer synchronization or chaining Y Y -\nADCx Conversion triggers Y Y -\nDMA Memory-to-memory transfer trigger Y Y -\nADCx TIM1 Timer triggered by analog watchdog Y Y -\nRTC TIM16 Timer input channel from RTC events Y Y -\nAll clock sources (internal and \nexternal)TIM14,16,17Clock source used as input channel for \nRC measurement and trimmingYY -\nCSS\nRAM (parity error)\nFlash memory (ECC error)TIM1,16,17 Timer break Y Y -\nFunctional overview STM32G030x6/x8\n18/94 DS12991 Rev 43.9 Clocks and startup\nThe clock controller distributes the clocks coming  from different oscillators to the core and \nthe peripherals. It also manages clock gating for low-power modes and ensures clock robustness. It features:\n• Clock prescaler:  to get the best trade-off between speed and current consumption, \nthe clock frequency to the CPU and peripherals can be adjusted by a programmable prescaler\n• Safe clock switching:  clock sources can be changed safely on the fly in run mode \nthrough a configuration register.\n• Clock management:  to reduce power consumption, the clock controller can stop the \nclock to the core, individual peripherals or memory.\n• System clock source:  three different so urces can deliver SYSCLK system clock:\n– 4-48 MHz high-speed oscillator with external crystal or ceramic reso nator (HSE). It \ncan supply clock to system PLL. The HSE can also be configured in bypass mode for an external clock.\n– 16 MHz high-speed internal RC oscillator (H SI16), trimmable by  software. It can \nsupply clock to system PLL.\n– System PLL with maximum output frequency of 64 MHz. It can be fed with HSE or \nHSI16 clocks.\n• Auxiliary clock source:  two ultra-low-power clock sources for the real-time clock \n(RTC):\n– 32.768 kHz low-speed oscillator with exte rnal crystal (LSE), supporting four drive \ncapability modes. The LSE can also be configured in bypass mode for using an \nexternal clock.\n– 32 kHz low-speed internal RC oscillator (LSI) with ±5% accuracy, also used to \nclock an independent watchdog.\n• Peripheral clock sources:  several peripherals ( I2S, USARTs, I2Cs, ADC) have their \nown clock independent of the system clock.\n• Clock security system (CSS):  in the event of HSE clock failure, the system clock is \nautomatically switched to HSI1 6 and, if enabled, a software  interrupt is generated. LSE CPU (hard fault) TIM1,16,17 Timer break Y - -\nGPIOTIMx External trigger Y Y -\nADC Conversion external trigger Y Y -Table 4. Interconnect of peripherals (continued)\n Interconnect sourceInterconnect \ndestinationInterconnect action\nRun \nLow-power run\nSleep\nLow-power sleep\nStop\nDS12991 Rev 4 19/94STM32G030x6/x8 Functional overview\n28clock failure can also be detected and generate an interrupt. The CCS feature can be \nenabled by software.\n• Clock output: \n– MCO (microcontroller clock output)  provides one of the internal clocks for \nexternal use by the application\n– LSCO (low speed clock output) provides LSI or LSE in all low-power modes \n(except in VBAT operation).\nSeveral prescalers allow t he application to configur e AHB and APB domain clock \nfrequencies, 64 MHz at maximum.\n3.10 General-purpose in puts/outputs (GPIOs)\nEach of the GPIO pins can be configured by so ftware as output (push-pull or open-drain), as \ninput (with or without pull-up or pull-down) or as  peripheral alternate function (AF). Most of \nthe GPIO pins are shared with spec ial digital or analog functions.\nThrough a specific sequence, this special functi on configuration of I/Os can be locked, such \nas to avoid spurious writing to I/O control registers.\n3.11 Direct memory a ccess controller (DMA)\nThe direct memory access (DMA) controller is a bus master and system peripheral with \nsingle-AHB architecture.\nWith 5 channels, it performs data transfer s between memory-mapped peripherals and/or \nmemories, to offload the CPU.\nEach channel is dedicated to managing me mory access requests from one or more \nperipherals. The unit includes an arbiter for handling the priority between DMA requests.\nMain features of the DMA controller:\n• Single-AHB master\n• Peripheral-to-memory, memory-to-periphera l, memory-to-memory and peripheral-to-\nperipheral data transfers\n• Access, as source and destination, to on-chip memory-mapped devices such as Flash \nmemory, SRAM, and AH B and APB peripherals\n• All DMA channels independently configurable:\n– Each channel is associated either with a DMA request signal coming from a \nperipheral, or with a softwa re trigger in memory-to-memory transfers. This \nconfiguration is done by software.\n– Priority between the requests is programmable by software (four levels per \nchannel: very high, high, medium, low) an d by hardware in case of equality (such \nas request to channel 1 has priority over request to channel 2).\n– Transfer size of source and destination are independent (byte, half-word, word), \nemulating packing and unpacking. Source  and destination addresses must be \naligned on the data size.\n– Support of transfers from/to peripherals to/from memory with circular buffer \nmanagement\nFunctional overview STM32G030x6/x8\n20/94 DS12991 Rev 4– Programmable number of data to be transferred: 0 to 216 - 1\n• Generation of an interrupt request per channel. Each interrupt request originates from \nany of the three DMA events: transfer comp lete, half transfer , or transfer error.\n3.12 DMA request mu ltiplexer (DMAMUX)\nThe DMAMUX request multiplexer enables routing a DMA request line between the \nperipherals and the DMA controller. Each channel selects a unique DMA request line, unconditionally or synchronously with events from its DMAMUX synchronization inputs. DMAMUX may also be used as a DMA request generator from programmable events on its input trigger signals.\n3.13 Interrupts and events\nThe device flexibly manages events causing interrupts of linear program execution, called exceptions. The Cortex-M0+ processor core, a nested vectored interr upt controller (NVIC) \nand an extended interrupt/event controller (EXTI) are the assets contributing to handling the exceptions. Exceptions include core-internal events such as, for example, a division by zero and, core-external events such as logical leve l changes on physical lines. Exceptions result \nin interrupting the program flow, executing an interrupt service routine (ISR) then resuming \nthe original program flow.\nThe processor context (contents of program poi nter and status registers) is stacked upon \nprogram interrupt and unstacked upon program resume, by hardware. This avoids context stacking and unstacking in the interrupt service routines (ISRs) by software, thus saving \ntime, code and power. The ab ility to abandon and re start load-multiple and store-multiple \noperations significantly increases the device ’s responsiveness in processing exceptions.\n3.13.1 Nested vectored inte rrupt controller (NVIC)\nThe configurable nested vectored interrupt controller is tightly coupled with the core. It \nhandles physical line events associated with a non-maskable interrupt (NMI) and maskable \ninterrupts, and Cortex-M0+ exceptions. It provides flexible priority management.\nThe tight coupling of the processor core with NV IC significantly reduces the latency between \ninterrupt events and start of corresponding interrupt service routines (ISRs). The ISR \nvectors are listed in a vector table, stored in  the NVIC at a base address. The vector \naddress of an ISR to execute is hardware-built from the vector table base address and the ISR order number used as offset.\nIf a higher-priority interrupt event happens while a lower-priority interrupt event occurring \njust before is waiting for being served, the la ter-arriving higher-priori ty interrupt event is \nserved first. Another optimization is called tail-ch aining. Upon a return from a higher-priority \nISR then start of a pending lower-priority ISR, the unnecessary processor context unstacking and stacking is skipped. This reduces latency and contributes to power \nefficiency.\nDS12991 Rev 4 21/94STM32G030x6/x8 Functional overview\n28Features of the NVIC:\n• Low-latency interrupt processing\n• 4 priority levels\n• Handling of a non-maskable interrupt (NMI)\n• Handling of 32 mask able interrupt lines\n• Handling of 10 Cortex-M0+ exceptions\n• Later-arriving higher-priorit y interrupt processed first\n• Tail-chaining\n• Interrupt vector re trieval by hardware\n3.13.2 Extended interrupt/event controller (EXTI)\nThe extended in terrupt/event contro ller adds flexibility in handlin g physical line events and \nallows identifying wake-up events at  processor wakeup from Stop mode.\nThe EXTI controller has a number of channels, of which some wi th rising, falling or rising, \nand falling edge dete ctor capability. Any GPIO and a few peripheral signals can be \nconnected to these channels.\nThe channels can be independently masked.The EXTI controller can capture pulses shorter than the internal clock period.A register in the EXTI controller latches ever y event even in Stop mode, which allows the \nsoftware to identify the or igin of the processor's wake-up from Stop mode or, to identify the \nGPIO and the edge event having caused an interrupt.\n3.14 Analog-to-digital converter (ADC)\nA native 12-bit analog-to-digital converter is embedded into STM32G030x6/x8 devices. It \ncan be extended to 16-bit resolution through ha rdware oversampling. The ADC has up to 16 \nexternal channels and 3 internal channels (temperature sensor, voltage reference, VBAT \nmonitoring). It performs conversions in single-shot or scan mode. In scan mode, automatic conversion is performed on a selected group of analog inputs.\nThe ADC frequency is independent from th e CPU frequency, allo wing maximum sampling \nrate of ~2 MSps even with a low CPU speed. An auto-shutdown function guarantees that the ADC is powered off except during the active conversion phase.\nThe ADC can be served by the DMA cont roller. It can operate in the whole V\nDD supply \nrange.\nThe ADC features a hardware oversampler up to 256 samples, improving the resolution to \n16 bits (refer to AN2668).\nAn analog watchdog feature allows very precise monitoring of the converted voltage of one, \nsome or all scanned channels. An interrupt is generated when the converted voltage is \noutside the programmed thresholds.\nThe events generated by the general-purpose ti mers (TIMx) can be internally connected to \nthe ADC start triggers, to allo w the application to synchronize A/D conversions with timers.\nFunctional overview STM32G030x6/x8\n22/94 DS12991 Rev 43.14.1 Temperature sensor\nThe temperature sensor (TS) generates a voltage VTS that varies linearly with temperature. \nThe temperature sensor is internally connec ted to an ADC input to convert the sensor \noutput voltage into a digital value.\nThe sensor provides good linearity but it has to be calibrated to obtain good overall \naccuracy of the temperature measurement. As the offset of the temperature sensor may \nvary from part to part due to process variation, the uncalibrated internal temperature sensor is suitable only for relative temperature measurements.\nTo improve the accuracy of the temperature sensor, each part is individually factory-\ncalibrated by ST. The resulting calibration data are stored in the part’s engineering bytes, \naccessible in read-only mode.\n          \n3.14.2 Internal voltage reference (VREFINT )\nThe internal voltage reference (VREFINT ) provides a stable (bandgap) voltage output for the \nADC. VREFINT  is internally connected to an ADC input. The VREFINT  voltage is individually \nprecisely measured for each part by ST during production test and stored in the part’s engineering bytes. It is accessible in read-only mode.\n          \n3.14.3 VBAT battery voltage monitoring\nThis embedded hardware feature allows the application to measure the VBAT battery voltage \nusing an internal ADC input. As the VBAT voltage may be higher than VDDA and thus outside \nthe ADC input range, the VBAT pin is internally connected to a bridge divider by three. As a consequence, the converted digital value is one third the V\nBAT voltage.\n3.15 Timers and watchdogs\nThe device includes an advanced-control time r, four general-purpose timers, two watchdog \ntimers and a SysTick timer. Table 7  compares features of the advanced-control, general-\npurpose and basic timers.Table 5. Temperature sensor calibration values \nCalibration value name Description Memory address\nTS_CAL1TS ADC raw data acquired at a \ntemperature of 30 °C (± 5 °C), \nVDDA = VREF+ = 3.0 V (± 10 mV)0x1FFF 75A8 - 0x1FFF 75A9\nTable 6. Internal voltage reference calibration values \nCalibration value name Description Memory address\nVREFINTRaw data acquired at a \ntemperature of 30 °C (± 5 °C), \nVDDA = VREF+ = 3.0 V (± 10 mV)0x1FFF 75AA - 0x1FFF 75AB\nDS12991 Rev 4 23/94STM32G030x6/x8 Functional overview\n28          \n3.15.1 Advanced-control timer (TIM1)\nThe advanced-control timer can be seen as a three-phase PWM unit multiplexed on 6 \nchannels. It has complementary PWM output s with programmable inserted dead-times. It \ncan also be seen as a complete general-purpose timer. The four independent channels can be used for:\n• input capture\n• output compare\n• PWM output (edge or center-aligned mode s) with full modulati on capability (0-100%)\n• one-pulse mode output\nIn debug mode, the advanced-control timer counter can be frozen and the PWM outputs \ndisabled, so as to turn off any po wer switches driven by these outputs.\nMany features are shared with those of the general-purpose TIMx timers (described in \nSection 3.15.2 ) using the same architecture, so the advanced-control timers can work \ntogether with the TIMx timers via the Time r Link feature for synchronization or event \nchaining.\n3.15.2 General-purpose time rs (TIM3, 14, 16, 17)\nThere are four synchronizable general-purpose timers embedded in the device (refer to \nTable 7  for comparison). Each general-purpose ti mer can be used to generate PWM outputs \nor act as a simple timebase.\n• TIM3\nThis is a full-featured general-purpose ti mer with 16-bit auto-reload up/downcounter \nand 16-bit prescaler.\nIt has four independent channels for input capture/output compare, PWM or one-pulse \nmode output. It can operate in combination with other general-purpose timers via the Timer Link feature for synchronization or ev ent chaining. It can generate independent Table 7. Timer feature comparison \nTimer type TimerCounter \nresolutionCounter \ntypeMaximum \noperating \nfrequencyPrescaler \nfactorDMA \nrequest \ngenerationCapture/\ncompare \nchannelsComple-\nmentary \noutputs\nAdvanced- \ncontrolTIM1 16-bitUp, down, \nup/down64 MHzInteger from \n1 to 216 Yes 4 3\nGeneral-\npurposeTIM3 16-bitUp, down, \nup/down64 MHzInteger from \n1 to 216 Yes 4 -\nTIM14 16-bit Up 64 MHzInteger from \n1 to 216 No 1 -\nTIM16\nTIM1716-bit Up 64 MHzInteger from \n1 to 216 Yes 1 1\nFunctional overview STM32G030x6/x8\n24/94 DS12991 Rev 4DMA request and support quadrature encoders.  Its counter can be frozen in debug \nmode.\n• TIM14\nThis timer is based on a 16-bit auto-reload upcounter and a 16-bit prescaler. It has one \nchannel for input capture/output compare, PWM output or one-pulse mode output. Its \ncounter can be frozen in debug mode.\n• TIM16, TIM17\nThese are general-purpose timers featuring:– 16-bit auto-reload upcounter and 16-bit prescaler– 1 channel and 1 complementary channelAll channels can be used for input captur e/output compare, PWM or one-pulse mode \noutput. The timers can operate together via the Timer Link feature for synchronization \nor event chaining. They can generate inde pendent DMA request. Their counters can \nbe frozen in debug mode.\n3.15.3 Independent watchdog (IWDG)\nThe independent watchdog is based on an 8-bit prescaler and 12-bit downcounter with user-defined refresh window. It is clocked from an independent 32 kHz internal RC (LSI). Independent of the main clock, it can operat e in Stop and Standby modes. It can be used \neither as a watchdog to reset the device when a problem occurs, or as a free-running timer for application timeout management. It is hardware- or software-configurable through the option bytes. Its co unter can be frozen in debug mode.\n3.15.4 System window watchdog (WWDG)\nThe window watchdog is based on a 7-bit downcounter that can be set as free-running. It \ncan be used as a watchdog to reset the device when a problem occurs. It is clocked by the system clock. It has an early-wa rning interrupt capab ility. Its counter can be frozen in debug \nmode.\n3.15.5 SysTick timer\nThis timer is dedicated to real-time operating sys tems, but it can also be used as a standard \ndown counter.\nFeatures of SysTick timer:\n• 24-bit down counter\n• Autoreload capability\n• Maskable system interrupt generation when the counter reaches 0\n• Programmable clock source\n3.16 Real-time clock (RTC), tamp er (TAMP) and backup registers\nThe device embeds an RTC and five 32-bit ba ckup registers, located in the RTC domain of \nthe silicon die.\nThe ways of powering the RTC domain are described in Section 3.7.6 .\nThe RTC is an independent BCD timer/counter.\nDS12991 Rev 4 25/94STM32G030x6/x8 Functional overview\n28Features of the RTC:\n• Calendar with subsecond, seconds, minutes, hours (12 or 24 format), week day, date, \nmonth, year, in BCD (binary-coded decimal) format \n• Automatic correction for 28, 29 (leap year), 30, and 31 days of the month\n• Programmable alarm\n• On-the-fly correction from 1 to 32767 RTC cl ock pulses, usable for synchronization with \na master clock\n• Reference clock detection - a more precise second-source clock (50 or 60 Hz) can be \nused to improve the calendar precision\n• Digital calibration circuit with 0.95 ppm re solution, to compensate for quartz crystal \ninaccuracy\n• Two anti-tamper detection pi ns with programmable filter\n• Timestamp feature to save a calendar snapshot, triggered by an event on the \ntimestamp pin or a tamper event, or by switching to VBAT mode\n• 17-bit auto-reload wakeup timer (WUT) for periodic events, with programmable \nresolution and period\n• Multiple clock sources and references:\n– A 32.768 kHz external crystal (LSE)– An external resonator  or oscillator (LSE)\n– The internal low-power RC oscillator (LSI, with typi cal frequency of 32 kHz)\n– The high-speed external clock (HSE) divided by 32\nWhen clocked by LSE, the RTC operates in VBAT mode and in all low-power modes. When \nclocked by LSI, the RTC does not operate in VBAT mode, but it does in low-power modes.\nAll RTC events (Alarm, WakeUp Timer, Timestamp or Tamper) can generate an interrupt \nand wake the device up from the low-power modes.\nThe backup registers allow keeping 20 bytes of user application data in the event of V\nDD \nfailure, if a valid backup supply voltage is provided on VBAT pin. They are not affected by the system reset, power reset, and upon the device’s wakeup from Standby mode.\n3.17 Inter-integrated ci rcuit interface (I2C)\nThe device embeds two I2C peripherals. Refer to Table 8  for the features.\nThe I2C-bus interface handles communication between the microcontroller and the serial \nI2C-bus. It controls all I2C-bus-specific sequencing, protocol, arbitration and timing.\nFunctional overview STM32G030x6/x8\n26/94 DS12991 Rev 4Features of the I2C peripheral:\n• I2C-bus specification and user manual rev. 5 compatibility:\n– Slave and master modes , multimaster capability\n– Standard-mode (Sm), with a bitrate up to 100 kbit/s– Fast-mode (Fm), with a bitrate up to 400 kbit/s – Fast-mode Plus (Fm+), with a bitrate up to 1 Mbit/s and extra output drive I/Os\n– 7-bit and 10-bit addressing mode, multiple 7-bit slave addresses– Programmable setup and hold times– Clock stretching\n• SMBus specification re v 3.0 compatibility:\n– Hardware PEC (packet error checking) generation and verification with ACK \ncontrol\n– Command and data acknowledge control– Address resolution protocol (ARP) support– Host and Device support– SMBus alert– Timeouts and idle condition detection\n• PMBus rev 1.3 stand ard compatibility\n• Independent clock: a choice of independent clock sources allowing the I2C \ncommunication speed to be independent of the PCLK reprogramming\n• Wakeup from Stop mode on address match\n• Programmable analog and digital noise filters\n• 1-byte buffer with DMA capability\n          \n3.18 Universal synchronous/asynch ronous receiver transmitter \n(USART)\nThe device embeds universal synchronous/a synchronous receivers/transmitters that \ncommunicate at speeds of up to 8 Mbit/s.\nThey provide hardware management of the CTS, RTS and RS485 DE signals, \nmultiprocessor communication mode, master synchronous communication and single-wire Table 8. I2C implementation \nI2C features(1)\n1. X: supportedI2C1 I2C2\nStandard mode (up to 100 kbit/s) X X\nFast mode (up to 400 kbit/s) X X\nFast Mode Plus (up to 1 Mbit/s) with extra output  drive I/Os X X\nProgrammable analog and digital noise filters X XSMBus/PMBus hardware support X -Independent clock X -Wakeup from Stop mode on address match X -\nDS12991 Rev 4 27/94STM32G030x6/x8 Functional overview\n28half-duplex communication mode. Some can also support SmartCard communication (ISO \n7816), IrDA SIR ENDEC, LIN Master/Slave ca pability and auto baud ra te feature,  and have \na clock domain independent of the CPU clock, which allows them to wake up the MCU from Stop mode. The wakeup events from Stop mode are programmable and can be: \n• start bit detection\n• any received data frame\n• a specific programmed data frame\nAll USART interfaces can be served by the DMA controller.\n          \n3.19 Serial peripheral interface (SPI)\nThe device contains two SPIs running at up to 32 Mbits/s in master and slave modes. It \nsupports half-duplex, full-duplex and simplex communications. A 3-bit prescaler gives eight \nmaster mode frequencies. The frame size is co nfigurable from 4 bits  to 16 bits. The SPI \nperipherals support NSS pulse mode, TI  mode and hardware CRC calculation.\nThe SPI peripherals can be served by the DMA controller.The I\n2S interface mode of the SPI peripheral (if su pported, see the followi ng table) supports \nfour different audio standards can operate as master or slave, in half-duplex communication mode. It can be configured to transfer 16 and 24 or 32 bits with 16-bit or 32-bit data resolution and synchronized by a specific signa l. Audio sampling frequency from 8 kHz up to \n192 kHz can be set by an 8-bit programmable linear prescaler. When operating in master mode, it can output a clock for an external audio component at 256 times the sampling frequency.Table 9. USART implementation \nUSART modes/features(1)\n1. X: supportedUSART1 USART2\nHardware flow control for modem X X\nContinuous communication using DMA X X\nMultiprocessor communication X XSynchronous mode X X\nSmartcard mode X -\nSingle-wire half-duplex communication X X\nIrDA SIR ENDEC block X -\nLIN mode X -Dual clock domain and wakeup from Stop mode X -\nReceiver timeout interrupt X -\nModbus communication X -Auto baud rate detection X -\nDriver Enable X X\nFunctional overview STM32G030x6/x8\n28/94 DS12991 Rev 4          \n3.20 Development support\n3.20.1 Serial wire debug port (SW-DP)\nAn Arm SW-DP interface is provided to allow a serial wire debugging tool to be connected to \nthe MCU.Table 10. SPI/I2S implementation\nSPI features(1)\n1. X = supported.SPI1 SPI2\nHardware CRC calculation X X\nRx/Tx FIFO X XNSS pulse mode X X\nI\n2S mode X -\nTI mode X X\nDS12991 Rev 4 29/94STM32G030x6/x8 Pinouts, pin desc ription and alternate functions\n344 Pinouts, pin description and alternate functions\nFigure 3. STM32G030CxT LQFP48 pinout\nFigure 4. STM32G030KxT LQFP32 pinout          \n          \nPA2\nPA3\nPA4\nPA5PA6\nPA7\nPB0PB1\nPB2\nPB10PB11\nPB12PC13\nPC14-OSC32_IN\nPC15-OSC32_OUT\nVBAT\nVREF+\nVDD/VDDA\nVSS/VSSA\nNRSTPF0-OSC_IN\nPF1-OSC_OUT\nPA0\nPA1PA14-BOOT0\nPA13PA12 [PA10]PA11 [PA9]\nPA10\nPC7PC6\nPA9\nPA8PB15\nPB14\nPB13PA15PD0PD1PD2PD3PB3PB4PB5PB6PB7PB8PB9Top view\nLQFP481\n2\n34\n5\n6\n7\n8\n9\n1011\n123635\n3433\n32\n31\n30\n29\n28\n2726\n2539\n3740\n3845\n434148\n47\n46\n4442\n22\n2421\n2316\n182013\n14\n15\n1719\nPA2\nPA3\nPA4\nPA5\nPA6\nPA7\nPB0\nPB1PB9\nPC14-OSC32_IN\nPC15-OSC32_OUT\nVDD/VDDA\nVSS/VSSA\nNRST\nPA0PA1PA13\nPA12 [PA10]PA11 [PA9]PA10PC6PA9PA8\nPB2PA14-BOOT0PA15PB3PB4PB5PB6PB7PB8 Top view\nLQFP321\n2\n345\n6\n7824\n23\n222120\n19\n181729\n27\n2532\n31\n30\n28\n2612\n14\n169\n10\n11\n13\n15\nPinouts, pin description and al ternate functions STM32G030x6/x8\n30/94 DS12991 Rev 4Figure 5. STM32G030Fx TSSOP20 pinout\nFigure 6. STM32G030Jx SO8N pinout\n                    \n          MSv47963V120\n19\n181716\n15\n14131\n23456\n7\n8PB7/PB8\nVDD/VDDA\nPA1NRSTPB3/PB4/PB5/PB6\nPA13\nPA5PA6PA7PB0/PB1/PB2/PA8\n12\n119\n10 PA3PA15/PA14-BOOT0\nVSS/VSSA\nPA4PB9/PC14-OSC32_IN\nPC15-OSC32_OUT\nPA11[PA9]PA12[PA10]\nPA0\nPA2Top view\nMSv47964V11\n23\n48\n76\n5PB7/PB8/PB9/PC14-OSC32_IN\nPA0/PA1/PA2/NRSTPB5/PB6/PA14-BOOT0/PA15\nPA12[PA10]PA13 VDD/VDDA\nVSS/VSSA\nPA8/PA11[PA9]/PB0/PB1Top view\nTable 11. Terms and symbols used in Table 12  \nColumn Symbol Definition\nPin nameTerminal name corresponds to its by-default func tion at reset, unless otherwise specified in \nparenthesis under the pin name.\nPin typeS Supply pin\nI Input only pin\nI/O Input / output pin\nI/O structureFT 5 V tolerant I/O\nRST Bidirectional reset pin with embedded weak pull-up resistor\nOptions for FT I/Os\n_f I/O, Fm+ capable\n_a I/O, with analog switch function\n_e I/O, with switchable diode to VDDIOx\nNote Upon reset, all I/Os are set as analog inputs, unless otherwise specified.\nDS12991 Rev 4 31/94STM32G030x6/x8 Pinouts, pin desc ription and alternate functions\n34          Pin \nfunctionsAlternate \nfunctionsFunctions selected through GPIOx_AFR registers\nAdditional \nfunctionsFunctions directly selected/enabled through peripheral registersTable 11. Terms and symbols used in Table 12  (continued)\nColumn Symbol Definition\nTable 12. Pin assignment and description \nPin\nPin name\n(function \nupon reset)\nPin type\nI/O structure\nNoteAlternate\nfunctionsAdditional\nfunctionsSO8N\nTSSOP20\nLQFP32\nLQFP48\n---1 P C 1 3 I / O F T(1)(2)TIM1_BKTAMP_IN1, RTC_TS, \nRTC_OUT1, WKUP2\n---2PC14-\nOSC32_IN\n(PC14)I/O FT(1)(2)TIM1_BK2 OSC32_IN\n122 -PC14-\nOSC32_IN\n(PC14)I/O FT(1)(2)TIM1_BK2 OSC32_IN, OSC_IN\n-333PC15-\nOSC32_OUT\n(PC15)I/O FT(1)(2)OSC32_EN, OSC_EN OSC32_OUT\n- - - 4 VBAT S - - - VBAT\n- - - 5 VREF+ S - - - -\n2 4 4 6 VDD/VDDA S - - - -\n3 5 5 7 VSS/VSSA S - - - -\n---8PF0-OSC_IN\n(PF0)I/O FT - TIM14_CH1 OSC_IN\n---9PF1-\nOSC_OUT\n(PF1)I/O FT - OSC_EN OSC_OUT\n4 6 6 10 NRST I/O FT - - NRST\n4771 1 P A 0 I / O FT_a(3)SPI2_SCK, USART2_CTS, ADC_IN0,  \nTAMP_IN2,WKUP1\n4881 2 P A 1 I / O FT_ea(3)SPI1_SCK/I2S1_CK, \nUSART2_RTS_DE_CK, \nI2C1_SMBA, EVENTOUTADC_IN1\nPinouts, pin description and al ternate functions STM32G030x6/x8\n32/94 DS12991 Rev 44991 3 P A 2 I / O FT_a(3) SPI1_MOSI/I2S1_SD, \nUSART2_TX, ADC_IN2,  \nWKUP4,LSCO\n-1 0 1 0 1 4 P A 3 I / O FT_ea -SPI2_MISO, USART2_RX, \nEVENTOUTADC_IN3\n--- 1 5 P A 4 I / O FT_a -SPI1_NSS/I2S1_WS, \nSPI2_MOSI, TIM14_CH1, \nEVENTOUTADC_IN4, RTC_OUT2\n-1 1 1 1 - P A 4 I / O FT_a -SPI1_NSS/I2S1_WS, \nSPI2_MOSI, TIM14_CH1, \nEVENTOUTADC_IN4, \nTAMP_IN1, RTC_TS, \nRTC_OUT1, WKUP2\n-1 2 1 2 1 6 P A 5 I / O FT_ea -SPI1_SCK/I2S1_CK, \nEVENTOUTADC_IN5\n-1 3 1 3 1 7 P A 6 I / O FT_ea -SPI1_MISO/I2S1_MCK, \nTIM3_CH1, TIM1_BK, \nTIM16_CH1ADC_IN6\n-1 4 1 4 1 8 P A 7 I / O FT_a -SPI1_MOSI/I2S1_SD, \nTIM3_CH2, TIM1_CH1N, \nTIM14_CH1, TIM17_CH1ADC_IN7\n5 15 15 19 PB0 I/O FT_ea -SPI1_NSS/I2S1_WS, \nTIM3_CH3, TIM1_CH2NADC_IN8\n5 15 16 20 PB1 I/O FT_ea -TIM14_CH1, TIM3_CH4, \nTIM1_CH3N, EVENTOUTADC_IN9\n- 15 17 21 PB2 I/O FT_ea - SPI2_MISO, EVENTOUT ADC_IN10\n- - - 22 PB10 I/O FT_fa - SPI2_SCK, I2C2_SCL ADC_IN11\n--- 2 3 P B 1 1 I / O FT_fa - SPI2_MOSI, I2C2_SDA ADC_IN15\n- - - 24 PB12 I/O FT_a -SPI2_NSS, TIM1_BK, \nEVENTOUTADC_IN16\n- - - 25 PB13 I/O FT_f -SPI2_SCK, TIM1_CH1N, \nI2C2_SCL, EVENTOUT-\n- - - 26 PB14 I/O FT_f -SPI2_MISO, TIM1_CH2N, \nI2C2_SDA, EVENTOUT-\n- - - 27 PB15 I/O FT -SPI2_MOSI, TIM1_CH3N, \nEVENTOUTRTC_REFIN\n51 5 1 82 8 P A 8 I / O FT -MCO, SPI2_NSS, TIM1_CH1, \nEVENTOUT-Table 12. Pin assignment and description (continued)\nPin\nPin name\n(function \nupon reset)\nPin type\nI/O structure\nNoteAlternate\nfunctionsAdditional\nfunctionsSO8N\nTSSOP20\nLQFP32\nLQFP48\nDS12991 Rev 4 33/94STM32G030x6/x8 Pinouts, pin desc ription and alternate functions\n34- - 19 29 PA9 I/O FT_f -MCO, USART1_TX, \nTIM1_CH2, SPI2_MISO, \nI2C1_SCL, EVENTOUT-\n- - 20 30 PC6 I/O FT - TIM3_CH1 -\n--- 3 1 P C 7 I / O FT - TIM3_CH2 -\n- - 21 32 PA10 I/O FT_f -SPI2_MOSI, USART1_RX, \nTIM1_CH3, TIM17_BK, \nI2C1_SDA, EVENTOUT-\n--- 3 3 P A 1 1  [ P A 9 ]I / O FT_f(4)SPI1_MISO/I2S1_MCK, \nUSART1_CTS, TIM1_CH4, \nTIM1_BK2, I2C2_SCL-\n5 16 22 - PA11 [PA9] I/O FT_fa(4)SPI1_MISO/I2S1_MCK, \nUSART1_CTS, TIM1_CH4, \nTIM1_BK2, I2C2_SCLADC_IN15\n- - - 34 PA12 [PA10] I/O FT_f(4)SPI1_MOSI/I2S1_SD, \nUSART1_RTS_DE_CK, \nTIM1_ETR, I2S_CKIN, \nI2C2_SDA-\n6 17 23 - PA12 [PA10] I/O FT_fa(4)SPI1_MOSI/I2S1_SD, \nUSART1_RTS_DE_CK, \nTIM1_ETR, I2S_CKIN, \nI2C2_SDAADC_IN16\n71 8 2 43 5 P A 1 3 I / O FT_ea(5)SWDIO, IR_OUT, EVENTOUT ADC_IN17\n8 19 25 36 PA14-BOOT0 I/O FT_a(5) SWCLK, USART2_TX, \nEVENTOUTADC_IN18, BOOT0\n81 9 2 63 7 P A 1 5 I / O FT -SPI1_NSS/I2S1_WS, \nUSART2_RX, EVENTOUT-\n--- 3 8 P D 0 I / O FT -EVENTOUT, SPI2_NSS, \nTIM16_CH1-\n--- 3 9 P D 1 I / O FT -EVENTOUT, SPI2_SCK, \nTIM17_CH1-\n--- 4 0 P D 2 I / O FT - TIM3_ETR, TIM1_CH1N -\n--- 4 1 P D 3 I / O FT -USART2_CTS, SPI2_MISO, \nTIM1_CH2N-Table 12. Pin assignment and description (continued)\nPin\nPin name\n(function \nupon reset)\nPin type\nI/O structure\nNoteAlternate\nfunctionsAdditional\nfunctionsSO8N\nTSSOP20\nLQFP32\nLQFP48\nPinouts, pin description and al ternate functions STM32G030x6/x8\n34/94 DS12991 Rev 4- 20 27 42 PB3 I/O FT -SPI1_SCK/I2S1_CK, \nTIM1_CH2, \nUSART1_RTS_DE_CK, \nEVENTOUT-\n- 20 28 43 PB4 I/O FT -SPI1_MISO/I2S1_MCK, \nTIM3_CH1, USART1_CTS, \nTIM17_BK, EVENTOUT-\n8 20 29 44 PB5 I/O FT -SPI1_MOSI/I2S1_SD, \nTIM3_CH2, TIM16_BK, \nI2C1_SMBAWKUP6\n8 20 30 45 PB6 I/O FT_f -USART1_TX, TIM1_CH3, \nTIM16_CH1N, SPI2_MISO, \nI2C1_SCL, EVENTOUT-\n- - - 46 PB7 I/O FT_f -USART1_RX, SPI2_MOSI, \nTIM17_CH1N, I2C1_SDA, \nEVENTOUT-\n1 1 31 - PB7 I/O FT_fa -USART1_RX, SPI2_MOSI, \nTIM17_CH1N, I2C1_SDA, \nEVENTOUTADC_IN11\n1 1 32 47 PB8 I/O FT_f -SPI2_SCK, TIM16_CH1, \nI2C1_SCL, EVENTOUT-\n1 2 1 48 PB9 I/O FT_f -IR_OUT, TIM17_CH1, \nSPI2_NSS, I2C1_SDA, \nEVENTOUT-\n1. PC13, PC14 and PC15 are supplied through the power swit ch. Since the switch only sinks a limited amount of \ncurrent (3 mA), the use of GPIOs PC13 to PC15 in output mode is limited:  \n- The speed should not exceed 2 MHz with a maximum load of 30 pF  \n- These GPIOs must not be used as current sources (for example to drive a LED).\n2. After an RTC domain power-up, PC13, PC14 and PC15 operate as GPIOs. Their function then depends on the \ncontent of the RTC registers. The RTC registers are not reset upon system reset. For details on how to manage \nthese GPIOs, refer to the RTC domain and RTC regi ster descriptions in the RM0444 reference manual.\n3. As in SO8N device, the PA0, PA1, and PA2 GPIOs are bonded with NRST on the pin 4, low level applied to any of \nthese GPIOs provokes the device reset. To prevent the risk  of spurious resets, keep these GPIOs configured at all \ntimes as analog or digital inputs (as oppo sed to output or alternate function).\n4. Pins PA9 and PA10 can be remapped in place of pins PA11 and PA12 (default mapping), using SYSCFG_CFGR1 \nregister.\n5. Upon reset, these pins are configured as SW debug alte rnate functions, and the internal pull-up on PA13 pin and the \ninternal pull-down on PA14 pin are activated.Table 12. Pin assignment and description (continued)\nPin\nPin name\n(function \nupon reset)\nPin type\nI/O structure\nNoteAlternate\nfunctionsAdditional\nfunctionsSO8N\nTSSOP20\nLQFP32\nLQFP48\nSTM32G030x6/x8\nDS12991 Rev 4 35/94          Table 13. Port A alternate function mapping \nPort AF0 AF1 AF2 AF3 AF4 AF5 AF6 AF7\nPA0 SPI2_SCK USART2_CTS - - - - - -\nPA1SPI1_SCK/\nI2S1_CKUSART2_RTS\n_DE_CK- - - - I2C1_SMBA EVENTOUT\nPA2SPI1_MOSI/\nI2S1_SDU S A R T 2 _ T X ------\nPA3 SPI2_MISO USART2_RX - - - - - EVENTOUT\nPA4SPI1_NSS/\nI2S1_WSSPI2_MOSI - - TIM14_CH1 - - EVENTOUT\nPA5SPI1_SCK/\nI2S1_CK------ E V E N T O U T\nPA6SPI1_MISO/\nI2S1_MCKTIM3_CH1 TIM1_BKIN - - TIM16_CH1 - -\nPA7SPI1_MOSI/\nI2S1_SDTIM3_CH2 TIM1_CH1N-TIM14_CH1 TIM17_CH1 - -\nPA8 MCO SPI2_NSS TIM1_CH1 - - - - EVENTOUT\nPA9 MCO USART1_TX TIM1_CH2 - SPI2_MISO - I2C1_SCL EVENTOUT\nPA10 SPI2_MOSI USART1_RX TIM1_CH3 - - TIM17_BKIN I2C1_SDA EVENTOUT\nPA11SPI1_MISO/\nI2S1_MCKUSART1_CTS TIM1_CH4 - - TIM1_BKIN2 I2C2_SCL -\nPA12SPI1_MOSI/\nI2S1_SDUSART1_RTS\n_DE_CKTIM1_ETR - - I2S_CKIN I2C2_SDA -\nP A 1 3 S W D I O I R _ O U T ----- E V E N T O U T\nP A 1 4 S W C L K U S A R T 2 _ T X ----- E V E N T O U T\nPA15SPI1_NSS/\nI2S1_WSUSART2_RX - - - - - EVENTOUT\nSTM32G030x6/x8\n36/94 DS12991 Rev 4          Table 14. Port B alternate function mapping \nPort AF0 AF1 AF2 AF3 AF4 AF5 AF6 AF7\nPB0SPI1_NSS/\nI2S1_WSTIM3_CH3 TIM1_CH2N - - - - -\nPB1 TIM14_CH1 TIM3_CH4 TIM1_CH3N - - - - EVENTOUT\nPB2 - SPI2_MISO - - - - - EVENTOUT\nPB3SPI1_SCK/\nI2S1_CKTIM1_CH2 - -USART1_RTS\n_DE_CK- - EVENTOUT\nPB4SPI1_MISO/\nI2S1_MCKTIM3_CH1 - - USART1_CTS TIM17_BKIN - EVENTOUT\nPB5SPI1_MOSI/\nI2S1_SDTIM3_CH2 TIM16_BKIN - - - I2C1_SMBA -\nPB6 USART1_TX TIM1_CH3 TIM16_CH1N - SPI2_MISO - I2C1_SCL EVENTOUT\nPB7 USART1_RX SPI2_MOSI TIM1 7_CH1N - - - I2C1_SDA EVENTOUT\nPB8 - SPI2_SCK TIM16_CH1 - - - I2C1_SCL EVENTOUTPB9 IR_OUT - TIM17_CH1 - - SPI2_NSS I2C1_SDA EVENTOUT\nPB10 - - - - - SPI2_SCK I2C2_SCL -\nPB11 SPI2_MOSI - - - - - I2C2_SDA -\nPB12 SPI2_NSS - TIM1_BKIN - - - - EVENTOUTPB13 SPI2_SCK - TIM1_CH1N - - - I2C2_SCL EVENTOUTPB14 SPI2_MISO - TIM1_CH2N - - - I2C2_SDA EVENTOUTPB15 SPI2_MOSI - TIM1_CH3N - - - - EVENTOUT\nSTM32G030x6/x8\nDS12991 Rev 4 37/94          \n          *\n          Table 15. Port C alternate function mapping \nPort AF0 AF1 AF2 AF3 AF4 AF5 AF6 AF7\nP C 6 - T I M 3 _ C H 1 ------\nP C 7 - T I M 3 _ C H 2 ------\nPC13 - - TIM1_BKIN - - - - -PC14 - - TIM1_BKIN2 - - - - -P C 1 5 O S C 3 2 _ E N O S C _ E N ------\nTable 16. Port D alternate function mapping \nPort AF0 AF1 AF2 AF3 AF4 AF5 AF6 AF7\nPD0 EVENTOUT SPI2_NSS TIM16_CH1 - - - - -PD1 EVENTOUT SPI2_SCK TIM17_CH1 - - - - -PD2 - TIM3_ETR TIM1_CH1N - - - - -PD3 USART2_CTS SPI2_MISO TIM1_CH2N - - - - -\nTable 17. Port F alternate function mapping \nPort AF0 AF1 AF2 AF3 AF4 AF5 AF6 AF7\nPF0 - - TIM14_CH1 - - - - -P F 1 O S C _ E N -------\nElectrical characteristics STM32G030x6/x8\n38/94 DS12991 Rev 45 Electrical characteristics\n5.1 Parameter conditions\nUnless otherwise specified, a ll voltages are referenced to VSS.\nParameter values defined at temperatures or in temperature ranges out of the ordering \ninformation scope are to be ignored.\nPackages used for characterizing certain electrical parameters may differ from the \ncommercial packages as per the ordering information.\n5.1.1 Minimum and maximum values\nUnless otherwise specified, the minimum and maximum values are guaranteed in the worst \nconditions of ambient temperature, supply vo ltage and frequencies by tests in production on \n100% of the devices with an  ambient temperature at TA = 25 °C and TA = TA(max) (given by \nthe selected temperature range).\nData based on characterization results, desig n simulation and/or technology characteristics \nare indicated in the table footnotes and are not tested in production. Based on characterization, the minimum and maximum valu es refer to sample tests and represent the \nmean value plus or minus three times the standard deviation (mean ±3 σ).\n5.1.2 Typical values\nUnless otherwise specified, typical data are based on TA = 25 °C, VDD = VDDA = 3 V. They \nare given only as design guidelines and are not tested.\nTypical ADC accuracy values are determined by ch aracterization of a batch of samples from \na standard diffusion lot over the full temperat ure range, where 95% of the devices have an \nerror less than or equal to the value indicated  (mean ±2 σ).\n5.1.3 Typical curves\nUnless otherwise specified, all typical curves  are given only as design guidelines and are \nnot tested.\n5.1.4 Loading capacitor\nThe loading conditions used for pin parameter measurement are shown in Figure 7 .\n5.1.5 Pin input voltage\nThe input voltage measurement on a pin of the device is described in Figure 8 .\n          \nFigure 7. Pin loading conditions Figure 8. Pin input voltage\nMCU pin\nC = 50 pFMCU pin\nVIN\nDS12991 Rev 4 39/94STM32G030x6/x8 Electrical characteristics\n795.1.6 Power supply scheme\nFigure 9. Power supply scheme\nCaution: Power supply pin pair (VDD /VDDA and VSS/VSSA) must be decoupled with filtering \nceramic capacitors as shown abov e. These capacitors must be placed as close as possible \nto, or below, the appropriate pins on the underside of the PCB to ensure the good functionality of the device.\n5.1.7 Current consumption measurement\n          MSv47984V1VDDBackup circuitry\n(LSE, RTC and\nbackup registers)\nKernel logic\n(CPU, digital and \nmemories)Level shifterIO\nlogicINOUTRegulator\nGPIOs1.55 V to 3.6 V\n1 x 100 nF\n+ 1 x 4.7 μFVDD/VDDAVBAT\nVCOREPower \nswitch\nVDDIO1\nADCVREF+\nVREF-\nVSS/VSSAVREF\n100 nFVSS\nVSSAVDDAVDD\nVREF+\nFigure 10. Current consum ption measurement scheme\nMSv47901V1IDDVBAT\nVBAT\nIDDVDD\n(VDDA)VBAT\nVDD/VDDA\nElectrical characteristics STM32G030x6/x8\n40/94 DS12991 Rev 45.2 Absolute maximum ratings\nStresses above the absolute maximum ratings listed in Table 18 , Table 19  and Table 20  \nmay cause permanent damage to the device. These are stress ratings only and functional operation of the device at these conditions is  not implied. Exposure to maximum rating \nconditions for extend ed periods may affect device reliability.\nAll voltages are defined with respect to V\nSS.\n          \n          \n          Table 18. Voltage characteristics \nSymbol Ratings Min Max Unit\nVDD External supply voltage - 0.3 4.0\nVVBAT External supply voltage on VBAT pin - 0.3 4.0\nVREF+ External voltage on VREF+ pin - 0.3 Min( VDD + 0.4, 4.0)\nVIN(1)Input voltage on FT_xx - 0.3  VDD + 4.0(2)\nInput voltage on any other pin - 0.3 4.0\n1. Refer to Table 19  for the maximum allowed injected current values.\n2. To sustain a voltage higher than 4 V the inte rnal pull-up/pull-down resistors must be disabled.\nTable 19. Current characteristics \nSymbol Ratings Max Unit\nIVDD/VDDA Current into VDD/VDDA power pin (source)(1)100\nmAIVSS/VSSA Current out of VSS/VSSA ground pin (sink)(1)100\nIIO(PIN)Output current sunk by any I/O and control pin except FT_f 15\nOutput current sunk by any FT_f pin 20\nOutput current sourced by any I/O and control pin 15\n∑IIO(PIN)Total output current sunk by sum of all I/Os and control pins 80\nTotal output current sourced by su m of all I/Os and control pins 80\nIINJ(PIN)(2)Injected current on a FT_xx pin -5 / NA(3)\n∑|IINJ(PIN) |Total injected current (sum of  all I/Os and control pins)(4)25\n1. All main power (VDD/VDDA, VBAT) and ground (VSS/VSSA) pins must always be connect ed to the external power \nsupplies, in the permitted range.\n2. A positive injection is induced by VIN > VDDIOx  while a negative injection is induced by VIN < VSS. IINJ(PIN)  must never be \nexceeded. Refer also to Table 18: Voltage characteristics  for the maximum allowed input voltage values.\n3. Positive injection is not possible on these I/Os and does not  occur for input voltages lower than the specified maximum \nvalue.\n4. When several inputs are submitted to a current injection, the maximum ∑|IINJ(PIN) | is the absolute sum of the negative \ninjected currents (instantaneous values).\nTable 20. Thermal characteristics \nSymbol Ratings  Value Unit\nTSTG Storage temperature range –65 to +150 °C\nTJ Maximum junction temperature 150 °C\nDS12991 Rev 4 41/94STM32G030x6/x8 Electrical characteristics\n795.3 Operating conditions\n5.3.1 General operating conditions\n           \n5.3.2 Operating conditions at power-up / power-down\nThe parameters given in Table 22  are derived from tests performed under the ambient \ntemperature condition summarized in Table 21 .\n          \n5.3.3 Embedded reset and power control block characteristics\nThe parameters given in Table 23  are derived from tests performed under the ambient \ntemperature conditions summarized in Table 21 .\n           Table 21. General operating conditions \nSymbol Parameter  Conditions Min Max Unit\nfHCLK Internal AHB clock frequency - 0 64\nMHz\nfPCLK Internal APB clock frequency - 0 64\nVDD/DDA Supply voltage - 2.0(1)3.6 V\nVBAT Backup operating voltage - 1.55 3.6 V\nVIN I/O input voltage - -0.3 Min(VDD + 3.6, 5.5)(2)V\nTA Ambient temperature(3)- -40 85 °C\nTJ Junction temperature - -40 105 °C\n1. When RESET is released func tionality is guaranteed down to VPDR min.\n2. For operation with voltage higher than VDD +0.3 V, the internal pull-up and pull-down resistors must be disabled.\n3. The TA(max) applies to PD(max). At PD < PD(max) the ambient temperature is allowed to go higher than TA(max) provided \nthat the junction temperature TJ does not exceed TJ(max). Refer to Section 6.5: Thermal characteristics .\nTable 22. Operating conditions at power-up / power-down \nSymbol Parameter Conditions Min Max Unit\ntVDD VDD slew rateVDD rising - ∞\nµs/V\nVDD falling 10 ∞\nTable 23. Embedded reset and power control block characteristics \nSymbol Parameter Conditions(1)Min Typ Max Unit\ntRSTTEMPO(2)POR temporization when VDD crosses VPOR VDD rising - 250 400 μs\nVPOR(2)Power-on reset threshold - 2.06 2.10 2.14 V\nVPDR(2)Power-down reset threshold - 1.960 2.00 2.04 V\nVhyst_POR_PDR Hysteresis of VPOR and VPDRHysteresis in \ncontinuous \nmode-2 0-\nmV\nHysteresis in \nother mode-3 0-\nElectrical characteristics STM32G030x6/x8\n42/94 DS12991 Rev 45.3.4 Embedded voltage reference\nThe parameters given in Table 24  are derived from tests performed under the ambient \ntemperature and supply voltage conditions summarized in Table 21: General operating \nconditions .\n           1. Continuous mode means Run/Sleep modes, or temperatur e sensor enable in Low-power run/Low-power sleep modes.\n2. Guaranteed by design.\nTable 24. Embedded internal voltage reference \nSymbol Parameter Conditions Min Typ Max Unit\nVREFINT Internal reference voltage -40°C < TJ < 105°C 1.182 1.212 1.232 V\ntS_vrefint  (1) ADC sampling time when reading \nthe internal reference voltage-4(2)--µ s\ntstart_vrefintStart time of reference voltage \nbuffer when ADC is enable-- 8 1 2(2)µs\n IDD(VREFINTBUF)VREFINT  buffer consumption from \nVDD when converted by ADC- - 12.5 20(2)µA\n∆VREFINTInternal reference voltage spread \nover the temperature rangeVDD = 3 V - 5 7.5(2)mV\nTCoeff_vrefint Temperature coefficient - - 30 50(2)ppm/°C\nACoeff Long term stability 1000 hours, T = 25 °C - 300 1000(2)ppm\nVDDCoeff Voltage coefficient 3.0 V < VDD < 3.6 V - 250 1200(2)ppm/V\nVREFINT_DIV1 1/4 reference voltage\n-24 25 26\n% \nVREFINTVREFINT_DIV2 1/2 reference voltage 49 50 51\nVREFINT_DIV3 3/4 reference voltage 74 75 76\n1. The shortest sampling time can be determined in the application by multiple iterations.\n2. Guaranteed by design.\nDS12991 Rev 4 43/94STM32G030x6/x8 Electrical characteristics\n79Figure 11. VREFINT  vs. temperature\n5.3.5 Supply current characteristics\nThe current consumption is a function of se veral parameters and factors such as the \noperating voltage, ambient temperature, I/O pin loading, device software configuration, \noperating frequencies, I/O pin switching rate, program location in memory and executed binary code.\nThe current consumption is measured as described in Figure 10: Current consumption \nmeasurement scheme .\nTypical and maximum current consumption\nThe MCU is placed under the following conditions:\n• All I/O pins are in analog input mode\n• All peripherals are disabled ex cept when explicitly mentioned\n• The Flash memory access time is adjusted  with the minimum wait states number, \ndepending on the fHCLK  frequency (refer to the table “Number of wait states according \nto CPU clock (HCLK) frequency” available in the RM0454 reference manual).\n• When the peripherals are enabled fPCLK  = fHCLK\n• For Flash memory and shared peripherals fPCLK  = fHCLK  = fHCLKS\nUnless otherwise stated, values given in Table 25  through Table 31  are derived from tests \nperformed under ambient temperature and supply voltage conditions summarized in Table 21: General operating conditions .MSv40169V11.1851.191.1951.21.2051.211.2151.221.2251.231.235\n-40 -20 0 20 40 60 80 100 120V\n°C\nMean Min Max\nElectrical characteristics STM32G030x6/x8\n44/94 DS12991 Rev 4          Table 25. Current consumption in Run and Low-power run modes\n at different die temperatures \nSymbol ParameterConditions Typ Max(1)\nUnit\nGeneral fHCLKFetch \nfrom(2) 25°C 85°C 25°C 85°C\nIDD(Run)Supply \ncurrent in Run \nmodeRange 1;\nPLL enabled;\nfHCLK  = fHSI bypass\n(≤16 MHz), \nfHCLK  = fPLLRCLK  \n(>16 MHz);\n(3)64 MHz\nFlash \nmemory5.7 5.9 8.0 8.3\nmA56 MHz 5.1 5.2 7.1 7.1\n48 MHz 4.6 4.7 5.7 6.0\n32 MHz 3.2 3.3 4.6 4.924 MHz 2.5 2.6 3.5 3.8\n16 MHz 1.6 1.7 2.5 2.9\n64 MHz\nSRAM4.7 4.8 7.2 7.5\n56 MHz 4.2 4.3 6.5 6.7\n48 MHz 3.7 3.9 5.7 6.0\n32 MHz 2.6 2.7 4.1 4.3\n24 MHz 2.0 2.1 3.2 3.5\n16 MHz 1.3 1.3 2.3 2.4\nRange 2;\nPLL enabled;\nf\nHCLK  = fHSI bypass\n(≤16 MHz), \nfHCLK  = fPLLRCLK  \n(>16 MHz);\n(3)16 MHz\nFlash \nmemory1.3 1.3 2.0 2.3\n8 MHz 0.7 0.8 1.4 1.5\n2 MHz 0.3 0.3 0.6 0.9\n16 MHz\nSRAM1.1 1.1 1.9 2.1\n8 MHz 0.6 0.6 1.2 1.4\n2 MHz 0.2 0.3 0.6 0.9\nIDD(LPRun)Supply \ncurrent in \nLow-power \nrun modePLL disabled;\nfHCLK  = fHSE bypass \n(> 32 kHz),\nfHCLK  = fLSE bypass \n(= 32 kHz);\n(3)2 MHz\nFlash \nmemory182 226 570 790\nµA1 MHz 99 132 480 700\n500 kHz 58 89 430 630125 kHz 25 56 370 600\n32 kHz 17 47 330 480\n2 MHz\nSRAM161 191 550 800\n1 MHz 91 114 470 750\n500 kHz 48 81 410 710\n125 kHz 21 51 360 500\n32 kHz 15 37 310 400\n1. Based on characterization results, not tested in production.\n2. Prefetch and cache enabled when fetching from Flash. Code compiled with high optimization for space in SRAM. \n3. VDD = 3.0 V for values in Typ columns and 3.6 V for values  in Max columns, all peripherals disabled, cache enabled, \nprefetch disabled for code and data fetch from Flash and enabled from SRAM\nDS12991 Rev 4 45/94STM32G030x6/x8 Electrical characteristics\n79          \n           \n           Table 26. Current consumption in Sleep and Low-power sleep modes \nSymbol ParameterConditions Typ Max(1)\nUnit\nGeneralVoltage \nscalingfHCLK 25°C 85°C 25°C 85°C\nIDD(Sleep)Supply \ncurrent in \nSleep modeFlash memory enabled;  \nfHCLK  = fHSE bypass \n(≤16 MHz; PLL disabled),  \nfHCLK  = fPLLRCLK  \n(>16 MHz; PLL enabled);  \nAll peripherals disabledRange 164 MHz 1.4 1.5 2.2 2.4\nmA56 MHz 1.3 1.4 1.9 2.1\n48 MHz 1.2 1.2 1.9 1.9\n32 MHz 0.9 0.9 1.4 1.5\n24 MHz 0.7 0.8 1.1 1.316 MHz 0.4 0.4 0.7 0.8\nRange 216 MHz 0.3 0.4 0.6 0.7\n8 MHz 0.2 0.3 0.3 0.62 MHz 0.1 0.2 0.2 0.5\nI\nDD(LPSleep)Supply \ncurrent in \nLow-power \nsleep modeFlash memory disabled;  \nPLL disabled;  \nfHCLK  = fHSE bypass (> 32 kHz),  \nfHCLK  = fLSE bypass (= 32 kHz);  \nAll peripherals disabled2 MHz 43 77 175 410\nµA1 MHz 29 60 150 375\n500 kHz 23 52 145 285125 kHz 16 46 130 270\n32 kHz 13 44 125 260\n1. Based on characterization results, not tested in production.\nTable 27. Current consumption in Stop 0 mode \nSymbol ParameterConditions Typ Max(1)\nUnit\nVDD 25°C 85°C 25°C 85°C\nIDD(Stop 0)Supply current \nin Stop 0 modeHSI kernel ON2.4 V 290 320 395 540\nµA3 V 295 325 415 580\n3.6 V 295 325 445 595\nHSI kernel OFF2.4 V 105 145 145 265\n3 V 105 150 150 285\n3.6 V 110 150 150 295\n1. Based on characterization results, not tested in production.\nElectrical characteristics STM32G030x6/x8\n46/94 DS12991 Rev 4           \n           \n           \nI/O system current consumption\nThe current consumption of the I/O system  has two components: static and dynamic.\nI/O static current consumptionAll the I/Os used as inputs with pull-up generate current consumption when the pin is \nexternally held low. The value of this curren t consumption can be simply computed by using \nthe pull-up/pull-down resi stors values given in Table 48: I/O static characteristics .\nFor the output pins, any external pull-down or external load must also be considered to \nestimate the current consumption.Table 28. Current consumption in Stop 1 mode \nSymbol ParameterConditions Typ Max(1)\nUnit\nRTC VDD 25°C 85°C 25°C 85°C\nIDD(Stop 1)Supply \ncurrent in \nStop 1 modeFlash \nmemory not \npoweredDisabled2.4 V 3.4 28 17 130\nµA3 V 3.6 28 22 140\n3.6 V 3.9 29 28 155\nEnabled\n(clocked by \nLSE \nbypass)2.4 V 3.9 28 22 140\n3 V 4.1 29 23 155\n3.6 V 4.6 29 28 160\n1. Based on characterization results, not tested in production.\nTable 29. Current consumption in Standby mode \nSymbol ParameterConditions Typ Max(1)\nUnit\nGeneral VDD 25°C 85°C 25°C 85°C\nIDD(Standby)Supply current in \nStandby modeRTC disabled2.4 V 1.0 1.8 2.1 14\nµA3.0 V 1.2 2.1 2.7 16\n3.6 V 1.4 2.5 3.0 19\nRTC enabled, \nclocked by LSI2.4 V 1.3 2.1 2.2 17\n3.0 V 1.7 2.5 2.9 193.6 V 2.1 3.0 3.8 19\n1. Based on characterization results, not tested in production.\nTable 30. Current consumption in VBAT mode \nSymbol ParameterConditions Typ\nUnit\nRTC VBAT 25°C 85°C\nIDD_VBATSupply current in \nVBAT modeEnabled, clocked by \nLSE bypass at \n32.768 kHz2.4 V 270 360\nnA3.0 V 360 460\n3.6 V 470 600\nEnabled, clocked by \nLSE crystal at\n32.768 kHz2.4 V 410 440\n3.0 V 510 5303.6 V 630 770\nDS12991 Rev 4 47/94STM32G030x6/x8 Electrical characteristics\n79Additional I/O current consumption is due to I/Os  configured as inputs if an intermediate \nvoltage level is externally app lied. This current consumption is  caused by the input Schmitt \ntrigger circuits used to discriminate the inpu t value. Unless this specific configuration is \nrequired by the application, this supply curr ent consumption can be avoided by configuring \nthese I/Os in analog mode. This is notably th e case of ADC input pins which should be \nconfigured as analog inputs.\nCaution: Any floating input pin can also settle to an intermediate voltage level or switch inadvertently, \nas a result of external electromagnetic nois e. To avoid current consumption related to \nfloating pins, they must either be configured in analog mode, or forced internally to a definite \ndigital value. This can be done either by usin g pull-up/down resistors or by configuring the \npins in output mode.\nI/O dynamic current consumptionIn addition to the internal peripheral current consumption measured previously (see \nTable 31: Current consumption of peripherals ), the I/Os used by an application also \ncontribute to the current consumption. When an  I/O pin switches, it uses the current from \nthe I/O supply voltage to supply the I/O pin ci rcuitry and to charge/discharge the capacitive \nload (internal or external) connected to the pin:\nwhere\nI\nSW is the current sunk by a switching I/ O to charge/discharge the capacitive load\nVDDIO1  is the I/O supply voltage\nfSW is the I/O switching frequency\nC is the total capacitance seen by the I/O pin: C = CINT+ CEXT + CS \nCS is the PCB board capacita nce including the pad pin. \nThe test pin is configured in push-pull output  mode and is toggled by software at a fixed \nfrequency.\nOn-chip peripheral current consumption\nThe current consumption of the on-chip periphera ls is given in the following table. The MCU \nis placed under the following conditions:\n• All I/O pins are in Analog mode\n• The given value is calculated by measuring the difference of the current consumptions:\n– when the peripheral is clocked on– when the peripheral is clocked off\n• Ambient operating temperature and supply voltage conditions summarized in Table 18: \nVoltage characteristics\n• The power consumption of the digital part of  the on-chip peripherals is given in the \nfollowing table. The power consumption of th e analog part of the peripherals (where \napplicable) is indicated in each related section of the datasheet. ISW VDDIO1 fSW C× × =\nElectrical characteristics STM32G030x6/x8\n48/94 DS12991 Rev 4          Table 31. Current consumption of peripherals \nPeripheral BusConsumption in µA/MHz\nRange 1 Range 2Low-power run \nand sleep\nIOPORT Bus IOPORT 0.5 0.4 0.3\nGPIOA IOPORT 3.1 2.4 3.0\nGPIOB IOPORT 2.9 2.3 3.0\nGPIOC IOPORT 0.9 0.8 1.0GPIOD IOPORT 0.7 0.6 1.0\nGPIOF IOPORT 0.5 0.5 1.0\nBus matrix AHB 3.2 2.2 2.8\nAll AHB Peripherals AHB 9.8 8.2 8.5\nDMA1/DMAMUX AHB 3.4 2.9 3.0\nCRC AHB 0.5 0.4 0.5\nFLASH AHB 4.3 3.6 3.5\nAll APB peripherals APB 23.5 20.0 20.5\nAHB to APB bridge\n(1)APB 0.2 0.2 0.1\nPWR APB 0.4 0.3 0.5\nSYSCFG APB 0.4 0.4 0.5\nWWDG APB 0.2 0.3 0.5\nTIM1 APB 7.0 5.9 6.5\nTIM3 APB 3.6 3.1 3.5\nTIM14 APB 1.5 1.3 1.5TIM16 APB 2.3 2.0 2.5TIM17 APB 1.0 0.8 0.3\nI2C1 APB 3.2 2.7 3.0I2C2 APB 0.7 0.6 1.0\nSPI1 APB 2.2 1.8 2.0\nSPI2 APB 1.3 1.1 1.5\nUSART1 APB 6.6 5.6 6.0USART2 APB 1.8 1.5 2.0\nADC APB 1.6 1.5 1.5\n1. The AHB to APB Bridge is automatically active  when at least one peripheral is ON on the APB.\nDS12991 Rev 4 49/94STM32G030x6/x8 Electrical characteristics\n795.3.6 Wakeup time from low-power modes and voltage scaling  \ntransition times\nThe wakeup times given in Table 32  are the latency between the event and the execution of \nthe first user instruction.\n          Table 32. Low-power mode wakeup times(1) \nSymbol Parameter Conditions Typ Max Unit\ntWUSLEEPWakeup time from \nSleep to Run mode-1 1 1 1\nCPU\ncycles\nt\nWULPSLEEPWakeup time from \nLow-power sleep modeTransiting to Low-power-run-mode execution in Flash \nmemory not powered in Low-power sleep mode;\nHCLK = HSI16 / 8 = 2 MHz11 14\nt\nWUSTOP0Wakeup time from \nStop 0Transiting to Run-mode execution in Flash memory not \npowered in Stop 0 mode;\nHCLK = HSI16 = 16 MHz;\nRegulator in Range 1 or Range 25.6 6\nµs\nTransiting to Run-mode execution in SRAM or in Flash \nmemory powered in Stop 0 mode;\nHCLK = HSI16 = 16 MHz;\nRegulator in Range 1 or Range 222 . 4\ntWUSTOP1Wakeup time from \nStop 1Transiting to Run-mode execution in Flash memory not \npowered in Stop 1 mode;\nHCLK = HSI16 = 16 MHz;\nRegulator in Range 1 or Range 29.0 11.2\nµsTransiting to Run-mode execution in SRAM or in Flash \nmemory powered in Stop 1 mode;\nHCLK = HSI16 = 16 MHz;\nRegulator in Range 1 or Range 257 . 5\nTransiting to Low-power-run-mode execution in Flash \nmemory not powered in Stop 1 mode;\nHCLK = HSI16/8 = 2 MHz;\nRegulator in low-power mode (LPR = 1 in PWR_CR1)22 25.3\nTransiting to Low-power-run-mode execution in SRAM or \nin Flash memory powered in Stop 1 mode;\nHCLK = HSI16 / 8 = 2 MHz;Regulator in low-power mode (LPR = 1 in PWR_CR1)18 23.5\nt\nWUSTBYWakeup time from \nStandby modeTransiting to Run mode;\nHCLK = HSI16 = 16 MHz;\nRegulator in Range 114.5 30 µs\ntWULPRUNWakeup time from \nLow-power run mode\n(2)Transiting to Run mode;\nHSISYS = HSI16/8 = 2 MHz57µ s\n1. Based on characterization results, not tested in production.\n2. Time until REGLPF flag is cleared in PWR_SR2.\nElectrical characteristics STM32G030x6/x8\n50/94 DS12991 Rev 4          \n5.3.7 External clock source characteristics\nHigh-speed external user clock generated from an external source\nIn bypass mode the HSE oscilla tor is switched off and the in put pin is a standard GPIO.\nThe external clock signal has to respect the I/O characteristics in Section 5.3.14 . See \nFigure 12  for recommended clock input waveform.\n          \nFigure 12. High-speed external clock source AC timing diagramTable 33. Regulator mode transition times(1) \nSymbol Parameter Conditions Typ Max Unit\ntVOSTTransition times between regulator \nRange 1 and Range 2(2) HSISYS = HSI16 20 40 µs\n1. Based on characterization results, not tested in production.\n2. Time until VOSF flag is cleared in PWR_SR2.\nTable 34. High-speed external user clock characteristics(1) \nSymbol Parameter Conditions Min Typ Max Unit\nfHSE_ext User external clock source frequencyVoltage scaling \nRange 1-8 4 8\nMHz\nVoltage scaling \nRange 2-8 2 6\nVHSEH OSC_IN input pin high level voltage - 0.7 VDDIO1 -VDDIO1V\nVHSEL OSC_IN input pin low level voltage - VSS -0 . 3  VDDIO1\ntw(HSEH)\ntw(HSEL)OSC_IN high or low timeVoltage scaling \nRange 17- -\nns\nVoltage scaling \nRange 218 - -\n1. Guaranteed by design.\nMS19214V2VHSEH\ntf(HSE)90%\n10%\nTHSEttr(HSE)VHSELtw(HSEH)\ntw(HSEL)\nDS12991 Rev 4 51/94STM32G030x6/x8 Electrical characteristics\n79Low-speed external user clock generated from an external source\nIn bypass mode the LSE oscillator is switched  off and the input pin is a standard GPIO.\nThe external clock signal has to respect the I/O characteristics in Section 5.3.14 . See \nFigure 13  for recommended clock input waveform.\n          \nFigure 13. Low-speed external cl ock source AC timing diagram\nHigh-speed external clock generated from a crystal/ceramic resonator\nThe high-speed external (HSE) clock can be  supplied with a 4 to 48 MHz crystal/ceramic \nresonator oscillator. All the information given in this pa ragraph are base d on design \nsimulation results obtained  with typical external components specified in Table 36 . In the \napplication, the resonator and the load capacito rs have to be placed as  close as possible to \nthe oscillator pins in order to minimize outpu t distortion and startup stabilization time. Refer \nto the crystal resonator manufa cturer for more details on the resonator characteristics \n(frequency, package, accuracy).\n          Table 35. Low-speed external user clock characteristics(1) \nSymbol Parameter Conditions Min Typ Max Unit\nfLSE_ext User external clock source frequency - - 32.768 1000 kHz\nVLSEH OSC32_IN input pin high level voltage - 0.7 VDDIO1 -VDDIO1V\nVLSEL OSC32_IN input pin low level voltage - VSS - 0.3 VDDIO1\ntw(LSEH)\ntw(LSEL)OSC32_IN high or low time - 250 - - ns\n1. Guaranteed by design.\nMS19215V2VLSEH\ntf(LSE)90%\n10%\nTLSEttr(LSE)VLSELtw(LSEH)\ntw(LSEL)\nTable 36. HSE oscillator characteristics(1) \nSymbol Parameter Conditions(2)Min Typ Max Unit\nfOSC_IN Oscillator frequency - 4 8 48 MHz\nRF Feedback resistor - - 200 - k Ω \nElectrical characteristics STM32G030x6/x8\n52/94 DS12991 Rev 4For CL1 and CL2, it is recommended to use high-qualit y external ceramic capacitors in the \n5 pF to 20 pF range (typ.), designed for high- frequency applications, and selected to match \nthe requirements of the crystal or resonator (see Figure 14 ). CL1 and CL2 are usually the \nsame size. The crystal manufac turer typically specifies a lo ad capacitance which is the \nseries combination of CL1 and CL2. PCB and MCU pin capacitance must be included (10 pF \ncan be used as a rough estimate of the comb ined pin and board capacitance) when sizing \nCL1 and CL2.\nNote: For information on selectin g the crystal, refer to the ap plication note AN2867 “Oscillator \ndesign guide for ST microcontrollers” available from the ST website www.st.com .IDD(HSE) HSE current consumptionDuring startup(3)-- 5 . 5\nmAVDD = 3 V,  \nRm = 30 Ω,  \nCL = 10 pF@8 MHz-0 . 5 8-\nVDD = 3 V,  \nRm = 45 Ω,  \nCL = 10 pF@8 MHz-0 . 5 9-\nVDD = 3 V,  \nRm = 30 Ω,  \nCL = 5 pF@48 MHz-0 . 8 9-\nVDD = 3 V,  \nRm = 30 Ω, \nCL = 10 pF@48 MHz-1 . 1 4-\nVDD = 3 V,  \nRm = 30 Ω,  \nCL = 20 pF@48 MHz-1 . 9 4-\nGm Maximum critical crystal \ntransconductanceStartup - - 1.5 mA/V\ntSU(HSE)(4)Startup time  VDD is stabilized - 2 - ms\n1. Guaranteed by design.\n2. Resonator characteristics given by the crystal/ceramic resonator manufacturer.\n3. This consumption level occurs during the first 2/3 of the tSU(HSE) startup time \n4. tSU(HSE)  is the startup time measured from the moment it is  enabled (by software) to a stab ilized 8 MHz os cillation is \nreached. This value is measured for a standar d crystal resonator and it can vary signi ficantly with the crystal manufacturerTable 36. HSE oscillator characteristics(1) (continued)\nSymbol Parameter Conditions(2)Min Typ Max Unit\nDS12991 Rev 4 53/94STM32G030x6/x8 Electrical characteristics\n79Figure 14. Typical application with an 8 MHz crystal\n1. REXT value depends on the cr ystal characteristics.\nLow-speed external clock generated from a crystal resonator\nThe low-speed external (LSE) clock can be supplied with a 32.768 kHz crystal resonator \noscillator. All the info rmation given in this paragraph ar e based on design simulation results \nobtained with typical external components specified in Table 37 . In the application, the \nresonator and the load capacitors  have to be placed as close as possible to the oscillator \npins in order to minimize output distortion a nd startup stabilization time . Refer to the crystal \nresonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).\n          MS19876V1(1)OSC_IN\nOSC_OUTRFBias \ncontrolled \ngainfHSE\nREXT8 MHz \nresonatorResonator with integrated \ncapacitors\nCL1\nCL2\nTable 37. LSE oscillator characteristics (fLSE = 32.768 kHz)(1) \nSymbol Parameter Conditions(2)Min Typ Max Unit\nIDD(LSE) LSE current consumptionLSEDRV[1:0] = 00  \nLow drive capability-2 5 0-\nnALSEDRV[1:0] = 01  \nMedium low drive capability-3 1 5-\nLSEDRV[1:0] = 10  \nMedium high drive capability-5 0 0-\nLSEDRV[1:0] = 11  \nHigh drive capability-6 3 0-\nGmcritmaxMaximum critical crystal \ngmLSEDRV[1:0] = 00  \nLow drive capability-- 0 . 5\nµA/VLSEDRV[1:0] = 01  \nMedium low drive capability- - 0.75\nLSEDRV[1:0] = 10  \nMedium high drive capability-- 1 . 7\nLSEDRV[1:0] = 11  \nHigh drive capability-- 2 . 7\ntSU(LSE)(3)Startup time  VDD is stabilized - 2 - s\n1. Guaranteed by design.\n2. Refer to the note and caution paragraphs below the table, and to the application note AN2867 “Oscillator design guide for \nST microcontrollers”.\nElectrical characteristics STM32G030x6/x8\n54/94 DS12991 Rev 4Note: For information on selectin g the crystal, refer to the ap plication note AN2867 “Oscillator \ndesign guide for ST microcontrollers” available from the ST website www.st.com .\nFigure 15. Typical application with a 32.768 kHz crystal\nNote: An external resistor is not required between OSC32_IN and OSC32_OUT and it is forbidden \nto add one.\n5.3.8 Internal clock source characteristics\nThe parameters given in Table 38  are derived from tests performed under ambient \ntemperature and supply voltage conditions summarized in Table 21: General operating \nconditions . The provided curves are characterization results, not tested in production.\nHigh-speed internal (HSI16) RC oscillator\n          3.  tSU(LSE)  is the startup time measured from the moment it is enab led (by software) to a stabiliz ed 32.768 kHz oscillation is \nreached. This value is measured for a standard crystal and it  can vary significantly with the crystal manufacturer\nMS30253V2OSC32_IN\nOSC32_OUTDrive \nprogrammable \namplifierfLSE\n32.768 kHz \nresonatorResonator with integrated \ncapacitors\nCL1\nCL2\nTable 38. HSI16 oscillator characteristics(1) \nSymbol Parameter Condi tions Min Typ Max Unit\nfHSI16 HSI16 Frequency VDD=3.0 V, TA=30 °C 15.88 - 16.08 MHz\n∆Temp(HSI16)HSI16 oscillator fr equency drift over \ntemperatureTA= 0 to 85 °C -1 - 1 %\nTA= -40 to 85 °C -2 - 1.5 %\n∆VDD(HSI16)HSI16 oscillator fr equency drift over \nVDDVDD=VDD(min) to 3.6 V -0.1 - 0.05 %\nTRIM HSI16 frequency user trimming stepFrom code 127 to 128 -8 -6 -4\n%From code 63 to 64 \nFrom code 191 to 192-5.8 -3.8 -1.8\nFor all other code \nincrements0.2 0.3 0.4\nDHSI16(2)Duty Cycle - 45 - 55 %\ntsu(HSI16)(2)HSI16 oscillator st art-up time - - 0.8 1.2 μs\nDS12991 Rev 4 55/94STM32G030x6/x8 Electrical characteristics\n79Low-speed internal (LSI) RC oscillator\n          \n5.3.9 PLL characteristics\nThe parameters given in Table 40  are derived from tests performed under temperature and \nVDD supply voltage conditions summarized in Table 21: General operating conditions .\n          tstab(HSI16)(2)HSI16 oscillator st abilization time - - 3 5 μs\nIDD(HSI16)(2)HSI16 oscillator power consumption - - 155 190 μA\n1. Based on characterization results, not tested in production.\n2. Guaranteed by design.Table 38. HSI16 oscillator characteristics(1) (continued)\nSymbol Parameter Condi tions Min Typ Max Unit\nTable 39. LSI oscillator characteristics(1) \nSymbol Parameter Conditions Min Typ Max Unit\nfLSI LSI frequencyVDD = 3.0 V, TA = 30 °C 31.04 - 32.96\nkHzVDD = VDD(min) to 3.6 V, TA = -40 to \n85 °C29.5 - 34\ntSU(LSI)(2)LSI oscillator start-up time - - 80 130 μs\ntSTAB(LSI)(2)LSI oscillator stabilization time 5% of final frequency - 125 180 μs\nIDD(LSI)(2) LSI oscillator power \nconsumption- - 110 180 nA\n1. Based on characterization results, not tested in production.\n2. Guaranteed by design.\nTable 40. PLL characteristics(1) \nSymbol Parameter Conditions Min Typ Max Unit\nfPLL_IN PLL input clock frequency(2)-2 . 6 6 - 1 6 M H z\nDPLL_INPLL input clock duty cycle - 45 - 55 %\nfPLL_P_OUT PLL multiplier output clock PVoltage scaling Range 1 3.09 - 122\nMHz\nVoltage scaling Range 2 3.09 - 40\nfPLL_R_OUT PLL multiplier output clock RVoltage scaling Range 1 12 - 64\nMHz\nVoltage scaling Range 2 12 - 16\nfVCO_OUT PLL VCO outputVoltage scaling Range 1 96 - 344\nMHz\nVoltage scaling Range 2 96 - 128\ntLOCK PLL lock time - - 15 40 μs\nJitterRMS cycle-to-cycle jitter\nSystem clock 56 MHz-5 0 -\n±ps\nRMS period jitter - 40 -\nElectrical characteristics STM32G030x6/x8\n56/94 DS12991 Rev 45.3.10 Flash memory characteristics\n          \n          IDD(PLL)PLL power consumption  \non VDD(1)VCO freq = 96 MHz - 200 260\nμA VCO freq = 192 MHz - 300 380\nVCO freq = 344 MHz - 520 650\n1. Guaranteed by design.\n2. Make sure to use the appropriate division factor M to obtain the specified PLL input clock values.Table 40. PLL characteristics(1) (continued)\nSymbol Parameter Conditions Min Typ Max Unit\nTable 41. Flash memory characteristics(1) \nSymbol Parameter  Conditions Typ Max Unit\ntprog 64-bit programming time - 85 125 µs\ntprog_row Row (32 double word) programming timeNormal programming 2.7 4.6\nmsFast programming 1.7 2.8\ntprog_page Page (2 Kbyte) programming timeNormal programming 21.8 36.6\nFast programming 13.7 22.4\ntERASE Page (2 Kbyte) erase time - 22.0 40.0\ntprog_bank Bank (64 Kbyte(2)) programming timeNormal programming 0.7 1.2\ns\nFast programming 0.4 0.7\ntME Mass erase time - 22.1 40.1 ms\nIDD(FlashA) Average consumption from VDDProgramming 3 -\nmA Page erase 3 -\nMass erase 5 -\nIDD(FlashP) Maximum current (peak)Programming, 2 µs peak \nduration7-\nmA\nErase, 41 µs peak duration 7 -\n1. Guaranteed by design.\n2. Values provided also apply  to devices with less Flas h memory than one 64 Kbyte bank\nTable 42. Flash memory endurance and data retention \nSymbol Parameter  Conditions Min(1)Unit\nNEND Endurance TA = -40 to +85 °C 1 kcycles\ntRET Data retention 1 kcycle(2) at TA = 85 °C 15 Years\n1. Guaranteed by characterization results.\n2. Cycling performed over the whole temperature range.\nDS12991 Rev 4 57/94STM32G030x6/x8 Electrical characteristics\n795.3.11 EMC characteristics\nSusceptibility tests ar e performed on a sample basis during device characterization.\nFunctional EMS (electromagnetic susceptibility)\nWhile a simple application is executed on t he device (toggling 2 LEDs through I/O ports). \nthe device is stressed by two electromagnetic events until a failure occurs. The failure is indicated by the LEDs:\n• Electrostatic discharge (ESD) (positive and negative) is applied to all device pins until \na functional disturbance occurs. This test is compliant with the IEC 61000-4-2 standard.\n• FTB: A Burst of Fast Transient voltage (positive and negative) is applied to V\nDD and \nVSS through a 100 pF capacitor, until a func tional disturbance occurs. This test is \ncompliant with the IEC 61000-4-4 standard.\nA device reset allows normal operations to be resumed. The test results are given in Table 43 . They are based on the EMS levels and classes \ndefined in application note AN1709.\n          \nDesigning hardened software to avoid noise problems\nEMC characterization and optimization are per formed at component level with a typical \napplication environment and simplified MCU so ftware. It should be noted that good EMC \nperformance is highly dependent on the user application and the software in particular.\nTherefore it is recommended that the us er applies EMC software optimization and \nprequalification tests in re lation with the EMC level requ ested for his application.\nSoftware recommendationsThe software flowchart must include the management of runaway conditions such as:\n• corrupted program counter\n• unexpected reset\n• critical data corruption (for example control registers)Table 43. EMS characteristics \nSymbol Parameter ConditionsLevel/\nClass\nVFESDVoltage limits to be applied on any I/O pin to \ninduce a functional disturbanceVDD = 3.3 V, TA = +25 °C,  \nfHCLK  = 64 MHz, LQFP48,  \nconforming to IEC 61000-4-22B\nVEFTBFast transient voltage burst limits to be applied \nthrough 100 pF on VDD and VSS pins to induce a \nfunctional disturbanceVDD = 3.3 V, TA = +25 °C,  \nfHCLK  = 64 MHz, LQFP48,  \nconforming to IEC 61000-4-45A\nElectrical characteristics STM32G030x6/x8\n58/94 DS12991 Rev 4Prequalification trials\nMost of the common failures (unexpected reset and program counter corruption) can be \nreproduced by manually forc ing a low state on the NRST pin or the Oscillator pins for 1 \nsecond.\nTo complete these trials, ESD stress can be applie d directly on the device, over the range of \nspecification values. When une xpected behavior is detected, the software can be hardened \nto prevent unrecoverable errors occurring (see application note AN1015).\nElectromagnetic Interference (EMI)\nThe electromagnetic field emitted by the device are monitored while a simple application is executed (toggling 2 LEDs through the I/O ports). This emission test is compliant with IEC 61967-2 standard which specifies the test board and the pin loading.\n          \n5.3.12 Electrical sens itivity characteristics\nBased on three different tests (ESD, LU) using specific measurement me thods, the device is \nstressed in order to determine its performance in terms of electrical sensitivity.\nElectrostatic discharge (ESD)\nElectrostatic discharges (a positive then a n egative pulse separated by 1 second) are \napplied to the pins of each sample according to each pin combinati on. The sample size \ndepends on the number of supply pins in the devi ce (3 parts × (n+1) supply pins). This test \nconforms to the ANSI/JEDEC standard.\n           Table 44. EMI characteristics \nSymbol Parameter ConditionsMonitored\nfrequency bandMax vs. \n[fHSE/fHCLK ]Unit\n8  MHz / 64 MHz\nSEMI Peak levelVDD = 3.6 V, TA = 25 °C,  \nLQFP64 package  \ncompliant with IEC 61967-20.1 MHz to 30 MHz -4\ndBµV30 MHz to 130 MHz 1\n130 MHz to 1 GHz 31 GHz to 2 GHz 8\nEMI level 2.5 -\nTable 45. ESD absolute maximum ratings \nSymbol Ratings Conditions ClassMaximum \nvalue(1) Unit\nVESD(HBM)Electrostatic discharge voltage \n(human body model)TA = +25 °C, conforming to \nANSI/ESDA/JEDEC JS-0012 2000\nV\nVESD(CDM)Electrostatic discharge voltage \n(charge device model)TA = +25 °C, conforming to \nANSI/ESDA/JEDEC JS-002C2a 500\n1. Based on characterization results, not tested in production.\nDS12991 Rev 4 59/94STM32G030x6/x8 Electrical characteristics\n79Static latch-up\nTwo complementary static tests are required  on six parts to assess the latch-up \nperformance: \n• A supply overvoltage is applied to each power supply pin.\n• A current is injected to each input, output and configurable I/O pin.\nThese tests are compliant with EI A/JESD 78A IC latch-up standard.\n          \n5.3.13 I/O current in jection characteristics\nAs a general rule, current injection to the I/O pins, due to external voltage below VSS or \nabove VDDIO1  (for standard, 3.3 V-capable I/O pi ns) should be avoided during normal \nproduct operation. However, in order to gi ve an indication of the robustness of the \nmicrocontroller in cases when abnormal injection a ccidentally happens, susceptibility tests \nare performed on a sample basis during device characterization.\nFunctional susceptibility to I/O current injection\nWhile a simple application is executed on the device, the device is stressed by injecting \ncurrent into the I/O pins  programmed in floating input mode . While current is  injected into \nthe I/O pin, one at a time, the device is checked for functional failures. \nThe failure is indicated by an out-of-range parameter: ADC error above a certain limit \n(higher than 5 LSB TUE), induced leakage current on adjacent pins out of conventional limits (-5 µA/+0 µA range) or other functional  failure (for example reset occurrence or \noscillator freque ncy deviation).\nNegative induced leakage current is caused by negative injection and positive induced \nleakage current is caused by positive injection.\n          Table 46. Electrical sensitivity \nSymbol Parameter Conditions Class\nLU Static latch-up class TA = +85 °C conforming to JESD78 II Level A\nTable 47. I/O current injection susceptibility(1) \nSymbol DescriptionFunctional susceptibility\nUnitNegative \ninjectionPositive \ninjection\nIINJInjected current on \npinAll except PA1, PA3, PA5, PA6, \nPA13, PB0, PB1, PB2, and PB8-5 N/A\nmAPA1, PA5, PA13, PB1, PB2 0 +5 / N/A(2)\nPA3, PA6, PB0 -5 +5 / N/A(2)\nPB8 0 N/A\n1. Based on characterization results, not tested in production.\n2. The injection current value is applicable when the sw itchable diode is activated, N/A when not activated.\nElectrical characteristics STM32G030x6/x8\n60/94 DS12991 Rev 45.3.14 I/O port characteristics\nGeneral input/output characteristics\nUnless otherwise specified,  the parameters given in Table 48  are derived from tests \nperformed under the conditions summarized in Table 21: General operating conditions . All \nI/Os are designed as CMOS- and TTL-compliant. \n          Table 48. I/O static characteristics \nSymbol Parameter Condi tions Min Typ Max Unit\nVIL(1) I/O input low level \nvoltageAll VDD(min) < VDDIO1 < 3.6 V - -0.3 x VDDIO1 (2) V\n0.39 x VDDIO1\n- 0.06 (3)\nVIH(1) I/O input high level \nvoltageAll VDD(min) < VDDIO1  < 3.6 V0.7 x VDDIO1(\n2) --\nV\n0.49 x VDDIO1\n+ 0.26(3) --\nVhys(3)I/O input hysteresisFT_xx, \nNRSTVDD(min) < VDDIO1  < 3.6 V - 200 - mV\nIlkgInput leakage \ncurrent(3)All except \nFT_e0 < V\nIN ≤ VDDIO1 -- ± 7 0\nnAVDDIO1  ≤ VIN ≤ VDDIO1 +1 V - - 600(4)\nVDDIO1  +1 V < VIN ≤ \n5.5 V(3) - - 150(4)\nFT_e\n(5) 0 < V IN < VDDIO1 --5 µ A\nRPUWeak pull-up \nequivalent resistor \n(6)VIN = VSS 25 40 55 k Ω\nRPDWeak pull-down \nequivalent resistor(6)VIN = V DDIO1 25 40 55 k Ω\nCIO I/O pin capacitance - - 5 - pF\n1. Refer to Figure 16: I/O input characteristics .\n2. Tested in production.3. Guaranteed by design.4. This value represents the pad leakage of the I/O itself. The total product pad leakage is provided by this formula:  \nI\nTotal_Ileak_max = 10 µA + [number of I/Os where VIN is applied on the pad] ₓ Ilkg(Max).\n5. FT_e with diode enabled. Input leakage current of FT_e I/O s with the diode disabled is the same as standard I/Os.\n6. Pull-up and pull-down resistor s are designed with a true resistance in seri es with a switchable PMOS/NMOS. This \nPMOS/NMOS contribution to the series  resistance is minimal (~10% order).\nDS12991 Rev 4 61/94STM32G030x6/x8 Electrical characteristics\n79All I/Os are CMOS- and TTL-compliant (no software configuration required). Their \ncharacteristics cover more than the strict CMOS-technology or TTL parameters, as shown in Figure 16 .\nFigure 16. I/O input characteristics\nCharacteristics of FT_e I/Os\nThe following table and figure specify input characteristics of FT_e I/Os.\n          MSv47926V12.0 2.2 2.4 2.6 2.8 3.0 3.2 3.4 3.600.511.522.53\nMinimum required \nlogic level 1 zone\nMinimum required \nlogic level 0 zoneVIHmin = 0.7 VDDIO          (CMOS standard requirement)\nVILmax = 0.3 VDDIO          (CMOS standard requirement)Undefined input range VIHmin = 0.49 VDDIO + 0.26\nVILmax = 0.39 VDDIO - 0.06VIN (V)\nVDDIO (V)TTL standard requirement\nTTL standard requirement\nDevice characteristics\nTest thresholds\nTable 49. Input characteristics of FT_e I/Os \nSymbol Parameter Conditions Min Typ Max Unit\nIINJ Injected current on pin - - - 5 mA\nVDDIO1 -VIN Voltage over VDDIO1 IINJ = 5 mA - - 2 V\nRd Diode dynamic serial resistor IINJ = 5 mA - - 300 Ω\nElectrical characteristics STM32G030x6/x8\n62/94 DS12991 Rev 4Figure 17. Current injection into FT_e input with diode active\nOutput driving current\nThe GPIOs (general purpose input/outputs) can sink or source up to ±6 mA, and up to \n±15 mA with relaxed VOL/VOH.\nIn the user application, the number of I/O pi ns which can drive curr ent must be limited to \nrespect the absolute maximum rating specified in Section 5.2 :\n• The sum of the currents sourced by all the I/Os on VDDIO1, plus the maximum \nconsumption of the MCU sourced on VDD, cannot exceed the absolute maximum rating \nIVDD (see Table 18: Voltage characteristics ).\n• The sum of the currents sunk by all the I/Os on VSS, plus the maximum consumption of \nthe MCU sunk on VSS, cannot exceed the absolute maximum rating IVSS (see Table 18: \nVoltage characteristics ). \nOutput voltage levels\nUnless otherwise specified, th e parameters given in the table below are derived from tests \nperformed under the ambient temperature and supply voltage conditions summarized in Table 21: General operating conditions . All I/Os are CMOS- and TTL-compliant (FT OR TT \nunless otherwise specified).MSv63112V10 0.2 0.4 0.6 0.8 1.0 1.2 1.4 1.6 1.8 2012345IINJ (mA)\nVIN – V DDIO1 (V)-40°C 25°C 125°C\nDS12991 Rev 4 63/94STM32G030x6/x8 Electrical characteristics\n79          \nInput/output AC characteristics\nThe definition and values of input/output AC characteristics are given in Figure 18  and \nTable 51 , respectively.\nUnless otherwise specified, th e parameters given are derived from tests performed under \nthe ambient temperature and supply voltage conditions summarized in Table 21: General \noperating conditions .\n          Table 50. Output voltage characteristics(1) \nSymbol Parameter Conditions Min Max Unit\nVOL Output low level voltage for an I/O pin CMOS port(2)  \n|IIO| 6 mA  \nVDDIO1 ≥ 2.7 V-0 . 4\nVVOH Output high level voltage for an I/O pin VDDIO1  - 0.4 -\nVOL(3)Output low level voltage for an I/O pin TTL port(2)  \n|IIO| = 6 mA  \nVDDIO1 ≥ 2.7 V-0 . 4\nVOH(3)Output high level voltage for an I/O pin 2.4 -\nVOL(3)Output low level voltage for an I/O pin All I/Os  \n|IIO| = 15 mA  \nVDDIO1 ≥ 2.7 V-1 . 3\nVOH(3)Output high level voltage for an I/O pin VDDIO1 - 1.3 -\nVOL(3)Output low level voltage for an I/O pin\n|IIO| = 3 mAVDDIO1-0 . 4\nVOH(3)Output high level voltage for an I/O pin VDDIO1  - 0.45 -\nVOLFM+(3)Output low level voltage for an FT I/O \npin in FM+ mode (FT I/O with _f option)|IIO| = 20 mA  \nVDDIO1 ≥ 2.7 V-0 . 4\n|IIO| = 9 mAVDDIO1 -0 . 4\n1. The IIO current sourced or sunk by the device must always respect the abs olute maximum rating specified in Table 18: \nVoltage characteristics , and the sum of the currents sourced or sunk by all the I/O s (I/O ports and control pins) must always \nrespect the absolute maximum ratings ΣIIO.\n2. TTL and CMOS outputs are compatible with JEDEC standards JESD36 and JESD52.3. Guaranteed by design.\nTable 51. I/O AC characteristics(1)(2) \nSpeed Symbol Parameter Conditions Min Max Unit\n00Fmax Maximum frequencyC=50 pF, 2.7 V ≤ VDDIO1  ≤ 3.6 V - 2\nMHzC=50 pF, 2.0 V ≤ VDDIO1  ≤ 2.7 V - 0.35\nC=10 pF, 2.7 V ≤ VDDIO1  ≤ 3.6 V - 3\nC=10 pF, 2.0 V ≤ VDDIO1  ≤ 2.7 V - 0.45\nTr/Tf Output rise and fall timeC=50 pF, 2.7 V ≤ VDDIO1  ≤ 3.6 V - 100\nnsC=50 pF, 2.0 V ≤ VDDIO1  ≤ 2.7 V - 225\nC=10 pF, 2.7 V ≤ VDDIO1  ≤ 3.6 V - 75\nC=10 pF, 2.0 V ≤ VDDIO1  ≤ 2.7 V - 150\nElectrical characteristics STM32G030x6/x8\n64/94 DS12991 Rev 401Fmax Maximum frequencyC=50 pF, 2.7 V ≤ VDDIO1  ≤ 3.6 V - 10\nMHzC=50 pF, 1.6 V ≤ VDDIO1  ≤ 2.7 V - 2\nC=10 pF, 2.7 V ≤ VDDIO1  ≤ 3.6 V - 15\nC=10 pF, 1.6 V ≤ VDDIO1  ≤ 2.7 V - 2.5\nTr/Tf Output rise and fall timeC=50 pF, 2.7 V ≤ VDDIO1  ≤ 3.6 V - 30\nnsC=50 pF, 1.6 V ≤ VDDIO1  ≤ 2.7 V - 60\nC=10 pF, 2.7 V ≤ VDDIO1  ≤ 3.6 V - 15\nC=10 pF, 1.6 V ≤ VDDIO1  ≤ 2.7 V - 30\n10Fmax Maximum frequencyC=50 pF, 2.7 V ≤ VDDIO1  ≤ 3.6 V - 30\nMHzC=50 pF, 1.6 V ≤ VDDIO1  ≤ 2.7 V - 15\nC=10 pF, 2.7 V ≤ VDDIO1  ≤ 3.6 V - 60\nC=10 pF, 1.6 V ≤ VDDIO1  ≤ 2.7 V - 30\nTr/Tf Output rise and fall timeC=50 pF, 2.7 V ≤ VDDIO1  ≤ 3.6 V - 11\nnsC=50 pF, 1.6 V ≤ VDDIO1  ≤ 2.7 V - 22\nC=10 pF, 2.7 V ≤ VDDIO1  ≤ 3.6 V - 4\nC=10 pF, 1.6 V ≤ VDDIO1  ≤ 2.7 V - 8\n11Fmax Maximum frequencyC=30 pF, 2.7 V ≤ VDDIO1  ≤ 3.6 V - 60\nMHzC=30 pF, 1.6 V ≤ VDDIO1  ≤ 2.7 V - 30\nC=10 pF, 2.7 V ≤ VDDIO1  ≤ 3.6 V - 80(3)\nC=10 pF, 1.6 V ≤ VDDIO1  ≤ 2.7 V - 40\nTr/Tf Output rise and fall timeC=30 pF, 2.7 V ≤ VDDIO1  ≤ 3.6 V - 5.5\nnsC=30 pF, 1.6 V ≤ VDDIO1  ≤ 2.7 V - 11\nC=10 pF, 2.7 V ≤ VDDIO1  ≤ 3.6 V - 2.5\nC=10 pF, 1.6 V ≤ VDDIO1  ≤ 2.7 V - 5\nFm+Fmax Maximum frequencyC=50 pF, 1.6 V ≤ VDDIO1  ≤ 3.6 V-1 M H z\nTf Output fall time(4)-5 n s\n1. The I/O speed is configured using the OSPEEDRy[1:0] bits. The Fm+ mode is conf igured in the SYSCFG_CFGR1 register. \nRefer to the RM0454 reference manual for a descr iption of GPIO Port configuration register.\n2. Guaranteed by design.\n3. This value represents the I/O c apability but the maximum system frequency is limited to 64 MHz.\n4. The fall time is defined between 70% and 30% of the output waveform, according to I2C specification.Table 51. I/O AC characteristics(1)(2) (continued)\nSpeed Symbol Parameter Conditions Min Max Unit\nDS12991 Rev 4 65/94STM32G030x6/x8 Electrical characteristics\n79Figure 18. I/O AC characteristics definition(1)\n1. Refer to Table 51: I/O AC characteristics .\n5.3.15 NRST input characteristics\nThe NRST input driver uses CMOS technology. It is connected to a permanent  \npull-up resistor, RPU.\nUnless otherwise specified, th e parameters given in the following table are derived from \ntests performed under the ambient temperature and supply voltage conditions summarized in Table 21: General operating conditions .\n          MS32132V2T10%50%90% 10%\n50%\n90%\nMaximum frequency is achieved if (t  + t  (≤ 2/3)T and if the duty cycle is (45-55%)\nwhen loaded by the specified capacitance.rfr(IO)outtf(IO)outt\nTable 52. NRST pin characteristics(1) \nSymbol Parameter Conditions Min Typ Max Unit\nVIL(NRST)NRST input low level \nvoltage- - - 0.3 x VDDIO1\nV\nVIH(NRST)NRST input high level \nvoltage- 0.7 x VDDIO1 --\nVhys(NRST)NRST Schmitt trigger \nvoltage hysteresis -- 2 0 0 - m V\nRPUWeak pull-up \nequivalent resistor(2) VIN = VSS 25 40 55 k Ω\nVF(NRST) NRST input filtered \npulse-- - 7 0 n s\nVNF(NRST)NRST input not filtered \npulse2.0 V ≤ VDD ≤ 3.6 V 350 - - ns\n1.  Guaranteed by design.\n2. The pull-up is designed with a true re sistance in series with a switchable PMOS . This PMOS contribution to the series \nresistance is minimal (~10% order) .\nElectrical characteristics STM32G030x6/x8\n66/94 DS12991 Rev 4Figure 19. Recommended NRST pin protection \n1. The reset network protects t he device against par asitic resets.\n2. The user must ensure that the level on the NRST pin can go below the VIL(NRST)  max level specified in \nTable 52: NRST pin characteristics . Otherwise the reset will not be taken into account by the device.\n3. The external capacitor on NRST must be placed as close as pos sible to the device.\n5.3.16 Analog switch booster\n          \n5.3.17 Analog-to-digital converter characteristics\nUnless otherwise specified,  the parameters given in Table 54  are preliminary values derived \nfrom tests performed under ambient temperature, fPCLK frequency and VDDA supply voltage \nconditions su mmarized in Table 21: General operating conditions .\nNote: It is recommended to perform a calibration after each power-up.\n          MS19878V3RPUVDD\nInternal resetExternal\nreset circuit(1)\nNRST(2)\nFilter\n0.1 μF\nTable 53. Analog switch booster characteristics(1) \n1. Guaranteed by design.Symbol Parameter Min Typ Max Unit\nVDD Supply voltage VDD(min) - 3.6 V\ntSU(BOOST) Booster startup time - - 240 µsBooster consumption for  \nV\nDD ≤ 2.7 V-- 5 0 0\nBooster consumption for  \n2.7 V ≤ VDD ≤ 3.6 V-- 9 0 0\nTable 54. ADC characteristics(1)  \nSymbol Parameter Conditions(2)Min Typ Max Unit\nVDDA Analog supply voltage - 2.0 - 3.6 V\nVREF+ Positive reference \nvoltage-2 - VDDA V\nfADC ADC clock frequencyRange 1 0.14 - 35\nMHz\nRange 2 0.14 - 16\nDS12991 Rev 4 67/94STM32G030x6/x8 Electrical characteristics\n79fs Sampling rate12 bits - - 2.50\nMSps10 bits - - 2.92\n8 bits - - 3.506 bits - - 4.38\nf\nTRIGExternal trigger \nfrequencyfADC = 35 MHz; 12 bits - - 2.33\nMHz\n12 bits - - fADC/15\nVAIN (3) Conversion voltage \nrange-VSSA -VREF+ V\nRAINExternal input \nimpedance-- - 5 0 k Ω\nCADCInternal sample and \nhold capacitor-- 5 - p F\ntSTAB ADC power-up time - 2Conversion \ncycle\ntCAL Calibration timefADC = 35 MHz 2.35 µs\n-8 2 1 / fADC\ntLATRTrigger conversion \nlatencyCKMODE = 00 2 - 3 1/fADC\nCKMODE = 01 6.5\n1/fPCLK CKMODE = 10 12.5\nCKMODE = 11 3.5\nts Sampling timefADC = 35 MHz0.043 - 4.59 µs\n1.5 - 160.5 1/fADC\ntADCVREG_STUPADC voltage regulator \nstart-up time-- - 2 0 µ s\ntCONVTotal conversion time  \n(including sampling \ntime)fADC = 35 MHz\nResolution = 12 bits0.40 - 4.95 µs\nResolution = 12 bitsts + 12.5 cycles for successive \napproximation\n= 14 to 1731/fADC\ntIDLELaps of time allowed \nbetween two \nconversions without rearm- - - 100 µs\nI\nDDA(ADC)ADC consumption \nfrom VDDAfs = 2.5 MSps - 410 -\nµA fs = 1 MSps - 164 -\nfs = 10 kSps - 17 -\nIDDV(ADC)ADC consumption \nfrom VREF+fs = 2.5 MSps - 65 -\nµA fs = 1 MSps - 26 -\nfs = 10 kSps - 0.26 -Table 54. ADC characteristics(1)  (continued)\nSymbol Parameter Conditions(2)Min Typ Max Unit\nElectrical characteristics STM32G030x6/x8\n68/94 DS12991 Rev 4          1. Guaranteed by design\n2. I/O analog switch voltage booster must be enabled (BOOSTEN = 1 in the SYSCFG_CFGR1) when VDDA < 2.4 V and \ndisabled when VDDA ≥ 2.4 V.\n3.VREF+  is internally connected to VDDA on some packages.Refer to Section 4: Pinouts, pin description and alternate \nfunctions  for further details.\nTable 55. Maximum ADC RAIN . \nResolution Sampling cycle at 35 MHzSampling time at 35 MHz\n[ns]Max. RAIN(1)(2) \n(Ω)\n12 bits1.5 43 50\n3.5 100 6807.5 214 2200\n12.5 357 4700\n19.5 557 820039.5 1129 15000\n79.5 2271 33000\n160.5 4586 50000\n10 bits1.5 43 68\n3.5 100 820\n7.5 214 3300\n12.5 357 5600\n19.5 557 10000\n39.5 1129 2200079.5 2271 39000\n160.5 4586 50000\n8 bits1.5 43 82\n3.5 100 1500\n7.5 214 3900\n12.5 357 680019.5 557 12000\n39.5 1129 27000\n79.5 2271 50000\n160.5 4586 50000\nDS12991 Rev 4 69/94STM32G030x6/x8 Electrical characteristics\n79          6 bits1.5 43 390\n3.5 100 22007.5 214 5600\n12.5 357 10000\n19.5 557 1500039.5 1129 33000\n79.5 2271 50000\n160.5 4586 50000\n1. Guaranteed by design.\n2. I/O analog switch voltage booster must be enabled (BOOSTEN = 1 in the SYSCFG_CFGR1) when VDDA < 2.4 V and \ndisabled when VDDA ≥ 2.4 V.Table 55. Maximum ADC RAIN . (continued)\nResolution Sampling cycle at 35 MHzSampling time at 35 MHz\n[ns]Max. RAIN(1)(2) \n(Ω)\nTable 56. ADC accuracy(1)(2)(3) \nSymbol Parameter Conditions(4)Min Typ Max Unit\nETTotal \nunadjusted \nerrorVDDA=VREF+ < 3.6 V;  \nfADC = 35 MHz; fs ≤ 2.5 MSps;  \nTA = entire range-3 6 . 5 L S B\nEO Offset errorVDDA=VREF+ < 3.6 V;  \nfADC = 35 MHz; fs ≤ 2.5 MSps;  \nTA = entire range-1 . 5 4 . 5 L S B\nEG Gain errorVDDA=VREF+ < 3.6 V;  \nfADC = 35 MHz; fs ≤ 2.5 MSps;  \nTA = entire range-35 L S B\nEDDifferential \nlinearity errorVDDA=VREF+ < 3.6 V;  \nfADC = 35 MHz; fs ≤ 2.5 MSps;  \nTA = entire range-1 . 2 1 . 5 L S B\nELIntegral linearity \nerrorVDDA=VREF+ < 3.6 V;  \nfADC = 35 MHz; fs ≤ 2.5 MSps;  \nTA = entire range-2 . 53 L S B\nENOBEffective \nnumber of bitsVDDA=VREF+ < 3.6 V;  \nfADC = 35 MHz; fs ≤ 2.5 MSps;  \nTA = entire range9.6 10.2 - bit\nSINADSignal-to-noise \nand distortion \nratioVDDA=VREF+ < 3.6 V;  \nfADC = 35 MHz; fs ≤ 2.5 MSps;  \nTA = entire range59.5 63 - dB\nSNRSignal-to-noise \nratioVDDA=VREF+ < 3.6 V;  \nfADC = 35 MHz; fs ≤ 2.5 MSps;  \nTA = entire range60 64 - dB\nTHDTotal harmonic \ndistortionVDDA=VREF+ < 3.6 V;  \nfADC = 35 MHz; fs ≤ 2.5 MSps;  \nTA = entire range-- 7 4 - 7 0 d B\nElectrical characteristics STM32G030x6/x8\n70/94 DS12991 Rev 4Figure 20. ADC accuracy characteristics\nFigure 21. Typical connection diagram using the ADC\n1. Refer to Table 54: ADC characteristics  for the values of RAIN and CADC.\n2. Cparasitic  represents the capacitance of the PCB (dependent on soldering and PCB layout quality) plus the \npad capacitance (refer to Table 48: I/O static characteristics  for the value of the pad capacitance). A high \nCparasitic  value will downgrade conversion a ccuracy. To remedy this, fADC should be reduced.\n3. Refer to Table 48: I/O static characteristics  for the values of Ilkg.\nGeneral PCB design guidelines\nPower supply decoupling should be performed as shown in Figure 9: Power supply scheme . \nThe 100 nF capacitor should be ceramic (good quality) and it should be placed as close as \npossible to the chip.1. Based on characterization results, not tested in production.\n2. ADC DC accuracy values are measured after internal calibration.3. Injecting negative current on any anal og input pin significantly reduces t he accuracy of A-to-D conversion \nof signal on another analog input. It is recommended to  add a Schottky diode (pin to ground) to analog pins \nsusceptible to receive negative current.\n4. I/O analog switch voltage booster enabled (BOOSTEN = 1 in the SYSCFG_CFGR1) when V\nDDA < 2.4 V \nand disabled when VDDA ≥ 2.4 V.\nMSv19880V3(1)  Example of an actual transfer curve\n(2)  Ideal transfer curve\n(3)  End point correlation line4095\n4094\n4093\n7\n6\n5\n4\n32\n1\n0\n2 345 6\n1 7 4093 4094 4095ED\n1 LSB  ideal(1)(3)(2)\nELETEG\nEOCode\n(VAIN / VREF+)*4095ETtotal unadjusted error:  maximum deviation \nbetween the actual and ideal transfer curves.\nEGgain error:  deviation between the last ideal \ntransition and the last actual one.\nEDdifferential linearity error:  maximum deviation \nbetween actual steps and the ideal ones.\nELintegral linearity error:  maximum deviation between \nany actual transition and the end point correlation line.EOoffset error:  maximum deviation between the \nfirst actual transition and the first ideal one.\nMS33900V5Sample and hold ADC converter\n12-bit \nconverter\nCparasitic(2)Ilkg (3) VT CADCVDDA\nRAIN(1)\nVAINVT\nAINxRADC\nDS12991 Rev 4 71/94STM32G030x6/x8 Electrical characteristics\n795.3.18 Temperature sensor characteristics\n          \n5.3.19 VBAT monitoring characteristics\n          \n          \n5.3.20 Timer characteristics\nThe parameters given in the following tables are guaranteed by design. Refer to \nSection 5.3.14: I/O po rt characteristics  for details on the input/ output alternate function \ncharacteristics (output compare, input capture, external clock, PWM output).Table 57. TS characteristics \nSymbol Parameter Min Typ Max Unit\nTL(1)VTS linearity with temperature - ±1 ±2 °C\nAvg_Slope(2)Average slope 2.3 2.5 2.7 mV/°C\nV30 Voltage at 30°C (±5 °C)(3)0.742 0.76 0.785 V\ntSTART(TS_BUF)(1)Sensor Buffer Start-up time in continuous mode(4)-8 1 5 µ s\ntSTART(1)Start-up time when entering in continuous mode(4)- 70 120 µs\ntS_temp(1)ADC sampling time when reading the temperature 5 - - µs\nIDD(TS)(1) Temperature sensor consumption from VDD, when \nselected by ADC-4 . 77µ A\n1. Guaranteed by design.\n2. Based on characterization results, not tested in production.3. Measured at V\nDDA = 3.0 V ±10 mV. The V30 ADC conversion result is stored in the TS_CAL1 byte.\n4.  Continuous mode means Run/Sleep modes, or temperature sensor enable in Low-power run/Low-power sleep modes.\nTable 58. VBAT monitoring characteristics \nSymbol Parameter Min Typ Max Unit\nR Resistor bridge for VBAT -3 9-k Ω\nQ Ratio on VBAT measurement - 3 - -\nEr(1)Error on Q -10 - 10 %\ntS_vbat(1)ADC sampling time when reading the VBAT 12 - - µs\n1. Guaranteed by design.\nTable 59. VBAT charging characteristics \nSymbol Parameter Conditions Min Typ Max Unit\nRBCBattery \ncharging resistor VBRS = 0 - 5 -\nkΩ\nVBRS = 1 - 1.5 -\nElectrical characteristics STM32G030x6/x8\n72/94 DS12991 Rev 4          \n          \n5.3.21 Characteristics of  communication interfaces\nI2C-bus interface  characteristics\nThe I2C-bus interface meets timing requirements of the I2C-bus specification and user \nmanual rev. 03 for: \n• Standard-mode (Sm): with a bit rate up to 100 kbit/s \n• Fast-mode (Fm): with a bit rate up to 400 kbit/s \n• Fast-mode Plus (Fm+): with a bit rate up to 1 Mbit/s. \nThe timings are guaranteed by design as long as the I2C peripheral is  properly configured \n(refer to the reference manual RM0454) and when the I2CCLK frequency is greater than the minimum shown in the following table.Table 60. TIMx\n(1) characteristics \nSymbol Parameter Conditions Min Max Unit\ntres(TIM) Timer resolution time-1 - tTIMxCLK\nfTIMxCLK  = 64 MHz 15.625 - ns\nfEXTTimer external clock frequency \non CH1 to CH4-0 fTIMxCLK /2\nMHz\nfTIMxCLK  = 64 MHz 0 40\nResTIM Timer resolution TIMx - 16 bit\ntCOUNTER 16-bit counter clock period- 1 65536 tTIMxCLK\nfTIMxCLK  = 64 MHz 0.015625 1024 µs\ntMAX_COUNTMaximum possible count with \n32-bit counter- - 65536 × 65536 tTIMxCLK\nfTIMxCLK  = 64 MHz - 67.10 s\n1. TIMx, is used as a general term in which x stands for 1,, 3, 4, 5, 6, 7, 8, 15, 16 or 17.\nTable 61. IWDG min/max timeout  period at 32 kHz LSI clock(1) \nPrescaler divider PR[2:0] bits Min timeout RL [11:0]= 0x000 Max timeout RL[11:0]= 0xFFF Unit\n/4 0 0.125 512\nms/8 1 0.250 1024\n/16 2 0.500 2048/32 3 1.0 4096\n/64 4 2.0 8192\n/128 5 4.0 16384/256 6 or 7 8.0 32768\n1. The exact timings further depend on the phase of the APB inte rface clock versus the LS I clock, which causes an \nuncertainty of one RC period.\nDS12991 Rev 4 73/94STM32G030x6/x8 Electrical characteristics\n79          \nThe SDA and SCL I/O requirements are met with the following restrictions: the SDA and \nSCL I/O pins are not “true” open-drain. Wh en configured as open-drain, the PMOS \nconnected between the I/O pin and VDDIO1  is disabled, but is still pr esent. Only FT_f I/O pins \nsupport Fm+ low-level output current maximum requirement. Refer to Section 5.3.14: I/O \nport characteristics  for the I2C I/Os  characteristics.\nAll I2C SDA and SCL I/Os embed an analog filt er. Refer to the follo wing table for its \ncharacteristics: \n          \nSPI/I2S characteristics\nUnless otherwise specified, the parameters given in Table 64  for SPI are derived from tests \nperformed under the ambient temperature, fPCLKx frequency and supply voltage conditions \nsummarized in Table 21: General operating conditions . The additional general conditions \nare:\n• OSPEEDRy[1:0] set to 11 (output speed)\n• capacitive load C = 30 pF\n• measurement points at CMOS levels: 0.5 x VDD\nRefer to Section 5.3.14: I/O port characteristics  for more details on the input/output alternate \nfunction characteristics (NSS,  SCK, MOSI, MISO for SPI).Table 62. Minimum I2CCLK frequency\nSymbol Parameter Condition Typ Unit\nfI2CCLK(min)Minimum I2CCLK \nfrequency for correct \noperation of I2C \nperipheralStandard-mode 2\nMHzFast-modeAnalog filter enabled\n9\nDNF = 0\nAnalog filter disabled\n9\nDNF = 1\nFast-mode PlusAnalog filter enabled\n18\nDNF = 0\nAnalog filter disabled\n16\nDNF = 1\nTable 63. I2C analog filter characteristics(1) \nSymbol Parameter Min Max Unit\ntAFLimiting duration of spikes suppressed \nby the filter(2) 50 260 ns\n1. Based on characterization results, not tested in production.\n2. Spikes shorter than the limiting duration are suppressed.\nElectrical characteristics STM32G030x6/x8\n74/94 DS12991 Rev 4          Table 64. SPI characteristics(1) \nSymbol Parameter Conditions Min Typ Max Unit\n    fSCK\n1/tc(SCK)SPI clock frequencyMaster mode  \nVDD(min) < VDD < 3.6 V  \nRange 1\n--32\nMHzMaster transmitter  \nVDD(min) < VDD < 3.6 V  \nRange 132\nSlave receiver  \nVDD(min) < VDD < 3.6 V  \nRange 132\nSlave transmitter/full duplex  \n2.7 < VDD < 3.6 V  \nRange 132\nSlave transmitter/full duplex  \nVDD(min) < VDD < 3.6 V  \nRange 125\nVDD(min) < VDD < 3.6 V  \nRange 28\ntsu(NSS) NSS setup time Slave mode, SPI prescaler = 2 4 ₓ TPCLK -- n s\nth(NSS) NSS hold time Slave mode, SPI prescaler = 2 2 ₓ TPCLK -- n s\ntw(SCKH) SCK high time Master mode TPCLK\n- 1.5TPCLKTPCLK\n+ 1ns\ntw(SCKL) SCK low time Master mode TPCLK\n- 1.5TPCLKTPCLK\n+ 1ns\ntsu(MI)Master data input setup \ntime-1 - - n s\ntsu(SI)Slave data input setup \ntime-3 - - n s\nth(MI)Master data input hold \ntime-5 - - n s\nth(SI)Slave data input hold \ntime-2 - - n s\nta(SO) Data output access time Slave mode 9 - 34 ns\ntdis(SO) Data output disable time Slave mode 9 - 16 ns\ntv(SO)Slave data output valid \ntime2.7 < VDD < 3.6 V  \nRange 1-9 1 2\nnsVDD(min) < VDD < 3.6 V  \nRange 1- 9 19.5\nVDD(min) < VDD < 3.6 V  \nVoltage Range 2-1 1 2 4\ntv(MO)Master data output valid \ntime-- 3 5 n s\nDS12991 Rev 4 75/94STM32G030x6/x8 Electrical characteristics\n79Figure 22. SPI timing diagram - slave mode and CPHA = 0\nFigure 23. SPI timing diagram - slave mode and CPHA = 1\n1. Measurement points are done at CMOS levels: 0.3 VDD and 0.7 VDD.th(SO)Slave data output hold \ntime-5 - - n s\nth(MO)Master data output hold \ntime-1 - - n s\n1. Based on characterization results, not tested in production.Table 64. SPI characteristics(1) (continued)\nSymbol Parameter Conditions Min Typ Max Unit\nMSv41658V1NSS input\nCPHA=0\nCPOL=0SCK inputCPHA=0\nCPOL=1\nMISO output\nMOSI inputtsu(SI)th(SI)tw(SCKL)tw(SCKH)tc(SCK)\ntr(SCK)th(NSS)\ntdis(SO)tsu(NSS)\nta(SO) tv(SO)\nNext bits INLast bit OUT\nFirst bit INFirst bit OUT Next bits OUTth(SO) tf(SCK)\nLast bit IN\nMSv41659V1NSS input\nCPHA=1\nCPOL=0SCK inputCPHA=1\nCPOL=1\nMISO output\nMOSI inputtsu(SI) th(SI)tw(SCKL)tw(SCKH) tsu(NSS)tc(SCK)\nta(SO) tv(SO)\nFirst bit OUT Next bits OUT\nNext bits INLast bit OUTth(SO) tr(SCK)tf(SCK) th(NSS)\ntdis(SO)\nFirst bit IN Last bit IN\nElectrical characteristics STM32G030x6/x8\n76/94 DS12991 Rev 4Figure 24. SPI timing diagram - master mode\n1. Measurement points are set at CMOS levels: 0.3 VDD and 0.7 VDD.\n          ai14136cSCK OutputCPHA=0\nMOSI\nOUTPUTMISO\nINPUTCPHA=0\nLSB OUTLSB INCPOL=0\nCPOL=1\nBIT1 OUTNSS input\ntc(SCK)\ntw(SCKH)\ntw(SCKL)tr(SCK)\ntf(SCK)\nth(MI)HighSCK OutputCPHA=1\nCPHA=1CPOL=0\nCPOL=1\ntsu(MI)\ntv(MO) th(MO)MSB IN BIT6 IN\nMSB OUT\nTable 65. I2S characteristics(1) \nSymbol Parameter Con ditions Min Max Unit\nfMCK I2S main clock output fMCK= 256 x Fs; (Fs = audio sampling \nfrequency)  \nFsmin = 8 kHz; Fsmax = 192 kHz;2.048 49.152 MHz\nfCK I2S clock frequency Master data - 64xFs\nMHz\nSlave data - 64xFs\nDCKI2S clock frequency duty \ncycle Slave receiver 30 70 %\nDS12991 Rev 4 77/94STM32G030x6/x8 Electrical characteristics\n79Figure 25. I2S slave timing diagram (Philips protocol)\n1. Measurement points are done at CMOS levels: 0.3 VDDIO1  and 0.7 VDDIO1 .\n2. LSB transmit/receive of the previ ously transmitted byte. No LSB transmi t/receive is sent before the first \nbyte.tv(WS) WS valid time Master mode - 6\nnsth(WS) WS hold time Master mode 3 -\ntsu(WS) WS setup time Slave mode 3 -\nth(WS) WS hold time Slave mode 2 -\ntsu(SD_MR)Data input setup timeMaster receiver 4 -\ntsu(SD_SR) Slave receiver 5 -\nth(SD_MR)Data input hold time Master receiver 4.5 -\nth(SD_SR) Slave receiver 2 -\ntv(SD_ST)Data output valid time - \nslave transmitter after enable edge; 2.7 < VDD < 3.6V \n-10\nafter enable edge; \nVDD(min) < VDD < 3.6V15\ntv(SD_MT)Data output valid time -\nmaster transmitterafter enable edge - 5.5\nth(SD_ST)Data output hold time - \nslave transmitterafter enable edge 7 -\nth(SD_MT)Data output hold time - \nmaster transmitterafter enable edge 1 -\n1. Based on characterization results, not tested in production.Table 65. I2S characteristics(1) (continued)\nSymbol Parameter Con ditions Min Max Unit\nMSv39721V1CK InputCPOL = 0\nCPOL = 1tc(CK)\nWS input\nSDtransmit\nSDreceivetw(CKH) tw(CKL)\ntsu(WS) tv(SD_ST) th(SD_ST)th(WS)\ntsu(SD_SR) th(SD_SR)\nMSB receive Bitn receive LSB receiveMSB transmit Bitn transmit\nLSB receive(2)LSB transmit(2)\nElectrical characteristics STM32G030x6/x8\n78/94 DS12991 Rev 4Figure 26. I2S master timing diagram (Philips protocol)\n1. Based on characterization results, not tested in production.\n2. LSB transmit/receive of the previ ously transmitted byte. No LSB transmi t/receive is sent before the first \nbyte.\nUSART characteristics\nUnless otherwise specified,  the parameters given in Table 66  for USART are derived from \ntests performed under the ambient temperature, fPCLKx frequency and supply voltage \nconditions su mmarized in Table 21: General operating conditions . The additional general \nconditions are:\n• OSPEEDRy[1:0] set to 10 (output speed)\n• capacitive load C = 30 pF\n• measurement points at CMOS levels: 0.5 x VDD\nRefer to Section 5.3.14: I/O port characteristics  for more details on the input/output alternate \nfunction characteristics (NSS, CK, TX, and RX for USART).\n          MSv39720V1CK outputCPOL = 0\nCPOL = 1tc(CK)\nWS output\nSDreceiveSDtransmittw(CKH)\ntw(CKL)\ntsu(SD_MR)tv(SD_MT) th(SD_MT)th(WS)\nth(SD_MR)\nMSB receive Bitn receive LSB receiveMSB transmit Bitn transmit LSB transmittf(CK) tr(CK)\ntv(WS)\nLSB receive(2)LSB transmit(2)10%90%\nTable 66. USART characteristics\nSymbol Parameter Conditions Min Typ Max Unit\nfCK USART clock frequencyMaster mode - - 8\nMHz\nSlave mode - - 21\nDS12991 Rev 4 79/94STM32G030x6/x8 Electrical characteristics\n79          tsu(NSS) NSS setup time Slave mode tker + 2 - -\nnsth(NSS) NSS hold time Slave mode 2 - -\ntw(CKH) CK high time\nMaster mode1 / fCK / 2\n - 11 / fCK / 21 / fCK / 2\n + 1tw(CKL) CK low time\ntsu(RX) Data input setup timeMaster mode tker + 2 - -\nSlave mode 3 - -\nth(RX) Data input hold timeMaster mode 2 - -\nSlave mode 1 - -\ntv(TX) Data output valid timeMaster mode - 1 2\nSlave mode - 10 19\nth(TX) Data output hold timeMaster mode 0 - -\nSlave mode 7 - -Table 66. USART characteristics\nSymbol Parameter Conditions Min Typ Max Unit\nPackage information STM32G030x6/x8\n80/94 DS12991 Rev 46 Package information\nIn order to meet environmental requirements, ST offers these devices in different grades of \nECOPACK packages, depending on their level of environmental compliance. ECOPACK \nspecifications, grade definitions a nd product status are available at: www.st.com . \nECOPACK is an ST trademark.\n6.1 SO8N package information\nSO8N is an 8-lead 4.9 x 6 mm plastic small- outline package with 150 mils body width.\nFigure 27. SO8N package outline\n1. Drawing is not to scale.\n          Table 67. SO8N package mechanical data \nSymbolmillimeters inches(1)\nMin. Typ. Max. Min. Typ. Max.\nA - - 1.750 - - 0.0689\nA1 0.100 - 0.250 0.0039 - 0.0098\nA2 1.250 - - 0.0492 - -\nb 0.280 - 0.480 0.0110 - 0.0189\nc 0.170 - 0.230 0.0067 - 0.0091\nD 4.800 4.900 5.000 0.1890 0.1929 0.1969\nE 5.800 6.000 6.200 0.2283 0.2362 0.2441\nE1 3.800 3.900 4.000 0.1496 0.1535 0.1575\ne - 1.270 - - 0.0500 -h 0.250 - 0.500 0.0098 - 0.0197\nk 0° - 8° 0° - 8°\nL 0.400 - 1.270 0.0157 - 0.0500SO-A_V2E18ccc\nb\nDc\n1Eh x 45˚\nA2\nk0.25 mm\nLA1GAUGE PLANEeA\nL1\nDS12991 Rev 4 81/94STM32G030x6/x8 Package information\n90Figure 28. SO8N package recommended footprint\n1. Dimensions are expr essed in millimeters.L1 - 1.040 - - 0.0409 -\nccc - - 0.100 - - 0.0039\n1. Values in inches are converted fr om mm and rounded to four decimal digits.Table 67. SO8N package mechanical data (continued)\nSymbolmillimeters inches(1)\nMin. Typ. Max. Min. Typ. Max.\nO7_FP_V1\n1.270.6 (x8)\n3.9\n6.7\nPackage information STM32G030x6/x8\n82/94 DS12991 Rev 4Device marking\nThe following figure gives an example of topside marking orientation versus pin 1 identifier \nlocation.\nThe printed markings may differ depending on the supply chain.Other optional marking or inse t/upset marks that identify the parts throughout supply chain \noperations, are not indicated below.\nFigure 29. SO8N package marking example\n1. Parts marked as ES or E or accompanied by an Engi neering Sample notification letter are not yet qualified \nand therefore not approved for use in production. ST is not responsible for any consequences resulting \nfrom such use. In no event will ST be liable for t he customer using any of these engineering samples in \nproduction. ST's Quality department must be contac ted prior to any decision to use these engineering \nsamples to run a qualification activity.          \nMSv63117V1Pin 1 \nindentifier\nRevision codeDate codeProduct \nidentification(1)\n32G030J6\nYWWR\nDS12991 Rev 4 83/94STM32G030x6/x8 Package information\n906.2 TSSOP20 pac kage information\nTSSOP20 is a 20-lead, 6.5 x 4.4 mm thin small-outline package with 0.65 mm pitch.\nFigure 30. TSSOP20 package outline\n1. Drawing is not to scale.\n          Table 68. TSSOP20 package mechanical data \nSymbolmillimeters inches(1)\n1. Values in inches are converted fr om mm and rounded to four decimal digits.Min. Typ. Max. Min. Typ. Max.\nA - - 1.200 - - 0.0472\nA1 0.050 - 0.150 0.0020 - 0.0059\nA2 0.800 1.000 1.050 0.0315 0.0394 0.0413\nb 0.190 - 0.300 0.0075 - 0.0118\nc 0.090 - 0.200 0.0035 - 0.0079\nD(2)\n2. Dimension “D” does not include mold fl ash, protrusions or gate burrs. Mold  flash, protrusions or gate burrs \nshall not exceed 0.15mm per side.6.400 6.500 6.600 0.2520 0.2559 0.2598\nE 6.200 6.400 6.600 0.2441 0.2520 0.2598\nE1(3)\n3. Dimension “E1” does not include interlead flash or pr otrusions. Interlead flash or protrusions shall not \nexceed 0.25mm per side.4.300 4.400 4.500 0.1693 0.1732 0.1772\ne - 0.650 - - 0.0256 -\nL 0.450 0.600 0.750 0.0177 0.0236 0.0295\nL1 - 1.000 - - 0.0394 -\nk 0° - 8° 0° - 8°\naaa - - 0.100 - - 0.0039YA_ME_V3120\nCc\nLE E1D\nA2 Ak\ne b1011\nA1\nL1aaaSEATING\nPLANE\nCGAUGE PLANE0.25 mm\nPIN 1\nIDENTIFICATION\nPackage information STM32G030x6/x8\n84/94 DS12991 Rev 4          \nFigure 31. TSSOP20 package footprint\n1. Dimensions are expr essed in millimeters.\nDevice marking\nThe following figure gives an example of topside marking orientation versus pin 1 identifier \nlocation.\nThe printed markings may differ depending on the supply chain.Other optional marking or inse t/upset marks that identify the parts throughout supply chain \noperations, are not indicated below.\nFigure 32. TSSOP20 package marking example\n1. Parts marked as ES or E or accompanied by an Engi neering Sample notification letter are not yet qualified \nand therefore not approved for use in production. ST is not responsible for any consequences resulting \nfrom such use. In no event will ST be liable for t he customer using any of these engineering samples in \nproduction. ST's Quality department must be contac ted prior to any decision to use these engineering           YA_FP_V17.10 4.400.250.25\n6.25\n1.35\n0.400.651.35\n120 11\n10\nMSv47962V2Pin 1 \nindentifier\nRevision code Date codeProduct \nidentification(1)\n32G030F6P6\nYWWR\nDS12991 Rev 4 85/94STM32G030x6/x8 Package information\n90samples to run a qualification activity.\n6.3 LQFP32 package information\nLQFP32 is a 32-pin, 7 x 7 mm low-profile quad flat package.\nFigure 33. LQFP32 package outline\n1. Drawing is not to scale.D\nD1\nD3\nE3\nE1\nE\n1 891617 24\n25\n32\nA1\nL1LKA1A2A\ncbGAUGE PLANE0.25 mmSEATING\nPLANE\nC\nPIN 1\nIDENTIFICATIONccc C\n5V_ME_V2e\nPackage information STM32G030x6/x8\n86/94 DS12991 Rev 4          \nFigure 34. Recommended footprint for LQFP32 package\n1. Dimensions are expr essed in millimeters.Table 69. LQFP32 mechanical data \nSymbolmillimeters inches(1)\n1. Values in inches are converted from mm and rounded to 4 decimal digits.Min Typ Max Min Typ Max\nA  -  - 1.600  -  - 0.0630\nA1 0.050  - 0.150 0.0020  - 0.0059A2 1.350 1.400 1.450 0.0531 0.0551 0.0571\nb 0.300 0.370 0.450 0.0118 0.0146 0.0177\nc 0.090  - 0.200 0.0035  - 0.0079\nD 8.800 9.000 9.200 0.3465 0.3543 0.3622\nD1 6.800 7.000 7.200 0.2677 0.2756 0.2835\nD3  - 5.600  -  - 0.2205  -\nE 8.800 9.000 9.200 0.3465 0.3543 0.3622\nE1 6.800 7.000 7.200 0.2677 0.2756 0.2835\nE3  - 5.600  -  - 0.2205  -\ne  - 0.800  -  - 0.0315  -\nL 0.450 0.600 0.750 0.0177 0.0236 0.0295\nL1  - 1.000  -  - 0.0394  -\nk 0 °3 . 5 °7 ° 0 °3 . 5 °7 °\nccc - - 0.100 - - 0.0039\n5V_FP_V21 891617 24\n25\n329.707.30\n7.30\n1.200.300.501.20\n6.10\n9.700.80\n6.10\nDS12991 Rev 4 87/94STM32G030x6/x8 Package information\n90Device marking\nThe following figure gives an example of topside marking orientation versus pin 1 identifier \nlocation.\nThe printed markings may differ depending on the supply chain.Other optional marking or inse t/upset marks, which identify the parts throughout supply \nchain operations, are not indicated below.\nFigure 35. LQFP32 package marking example\n1. Parts marked as ES or E or accompanied by an Engi neering Sample notification letter are not yet qualified \nand therefore not approved for use in production. ST is not responsible for any consequences resulting \nfrom such use. In no event will ST be liable for t he customer using any of these engineering samples in \nproduction. ST's Quality department must be contac ted prior to any decision to use these engineering \nsamples to run a qualification activity.          \nSTM32G\nMSv47961V2030K6T6\nRYW WProduct identification (1)\nRevision codeDate code\nPin 1 identifier\nPackage information STM32G030x6/x8\n88/94 DS12991 Rev 46.4 LQFP48 package information\nLQFP48 is a 48-pin, 7 x 7 mm low-profile quad flat package.\nFigure 36. LQFP48 package outline\n1. Drawing is not to scale.\n          Table 70. LQFP48 mechanical data \nSymbolmillimeters inches(1)\nMin Typ Max Min Typ Max\nA  -  - 1.600  -  - 0.0630\nA1 0.050  - 0.150 0.0020 - 0.0059\nA2 1.350 1.400 1.450 0.0531 0.0551 0.0571\nb 0.170 0.220 0.270 0.0067 0.0087 0.0106\nc 0.090  - 0.200 0.0035 - 0.0079\nD 8.800 9.000 9.200 0.3465 0.3543 0.3622\nD1 6.800 7.000 7.200 0.2677 0.2756 0.2835\nD3  - 5.500  -  - 0.2165 - 5B_ME_V2PIN 1\nIDENTIFICATIONccc CC\nD30.25 mm\nGAUGE PLANE\nb\nA1A\nA2\nc\nA1\nL1LD\nD1\nE3\nE1\nE\ne12 1132425 36\n37\n48SEATING\nPLANE\nK\nDS12991 Rev 4 89/94STM32G030x6/x8 Package information\n90Figure 37. Recommended footprint for LQFP48 package\n1. Dimensions are expr essed in millimeters.E 8.800 9.000 9.200 0.3465 0.3543 0.3622\nE1 6.800 7.000 7.200 0.2677 0.2756 0.2835\nE3  - 5.500  -  - 0.2165  -\ne  - 0.500  -  - 0.0197  -\nL 0.450 0.600 0.750 0.0177 0.0236 0.0295\nL1  - 1.000  -  - 0.0394  -\nk 0 °3 . 5 °7 ° 0 °3 . 5 °7 °\nccc - - 0.080 - - 0.0031\n1. Values in inches are converted from mm and rounded to 4 decimal digits.Table 70. LQFP48 mechanical data (continued)\nSymbolmillimeters inches(1)\nMin Typ Max Min Typ Max\n9.70 5.807.30\n1224\n0.20\n7.30\n13736\n1.20\n5.80\n9.700.30251.200.50\nai14911d13 48\nPackage information STM32G030x6/x8\n90/94 DS12991 Rev 4Device marking\nThe following figure gives an example of topside marking orientation versus pin 1 identifier \nlocation.\nThe printed markings may differ depending on the supply chain.Other optional marking or inse t/upset marks, which identify the parts throughout supply \nchain operations, are not indicated below.\nFigure 38. LQFP48 package marking example\n1. Parts marked as ES or E or accompanied by an Engi neering Sample notification letter are not yet qualified \nand therefore not approved for use in production. ST is not responsible for any consequences resulting \nfrom such use. In no event will ST be liable for t he customer using any of these engineering samples in \nproduction. ST's Quality department must be contac ted prior to any decision to use these engineering \nsamples to run a qualification activity.          \nSTM32G030\nMSv47960V2C6T6\nRYW WProduct identification (1)\nRevision codeDate code\nPin 1 identifier\nDS12991 Rev 4 91/94STM32G030x6/x8\n916.5 Thermal characteristics\nThe operating junction temperature TJ must never exceed the maximum given in \nThe maximum junction temperature in °C t hat the device can reach if respecting the \noperating conditions, is:\nTJ(max) = TA(max) + PD(max) x ΘJA\nwhere:\n• TA(max) is the maximum operating ambient temperature in °C,\n•ΘJA is the package junction-to-ambi ent thermal resistance, in °C/W,\n• PD = PINT + PI/O,\n–PINT is power dissipation contri bution from product of IDD and VDD\n–PI/O is power dissipation contributi on from output ports where:\nPI/O = Σ (VOL × IOL) + Σ ((VDDIO1 – VOH) × IOH),\ntaking into acco unt the actual VOL / IOL and VOH / IOH of the I/Os at low and high \nlevel in the application.\n          \n6.5.1 Reference document\nJESD51-2 Integrated Circuits Thermal Test  Method Environment Conditions - Natural \nConvection (still air). Ava ilable from ww w.jedec.org.Table 21: General operating conditions\nTable 71. Package thermal characteristics\nSymbol Parameter PackageValue\nUnitJunction-\nto-ambientJunction-\nto-boardJunction-\nto-case\nΘ Thermal resistanceLQFP48 7 × 7 mm 84 76 42\n°C/WLQFP32 7 × 7 mm 84 76 42\nTSSOP20 6.4 × 4.4 mm 88 57 19\nSO8N 4.9 × 6 mm 134 86 30\nOrdering information STM32G030x6/x8\n92/94 DS12991 Rev 47 Ordering information\n          \nFor a list of available options (memory, package, and so on) or for further information on any \naspect of this device, please contact your nearest ST sales office.Example STM32 G 030 K 8 T 6 xyy\nDevice family\nSTM32 = Arm® based 32-bit microcontroller\nProduct type\nG = general-purpose\nDevice subfamily\n030 = STM32G030\nPin count\nJ = 8F = 20\nK = 32\nC = 48\nFlash memory size\n6 = 32 Kbytes\n8 = 64 Kbytes\nPackage type\nT = LQFPP = TSSOP\nM = SO˽N\nTemperature range\n6 = -40 to 85°C (105°C junction)\nOptions\n˽TR = tape and reel packing\n˽˽˽  = tray packing\nother = 3-character ID incl. custom Flash code and packing information\nDS12991 Rev 4 93/94STM32G030x6/x8 Revision history\n938 Revision history\n          Table 72. Document revision history \nDate Revision Changes\n26-Jun-2019 1 Initial release\n09-Dec-2019 2Added Section 3.12: DMA request multiplexer \n(DMAMUX) .\nCorrected figures with package marking examples.\nCorrected I/O numbers in Table 2: STM32G030x6/x8 \nfamily device features and peripheral counts .\nAdded I/O types in Table 12: Pin assignment and \ndescription .\n22-Apr-2020 3Cover page updated;\nSection 2: Description  updated;\nTable 18: Voltage characteristics  updated;\nTable 19: Current characteristics : Note 2 removed;\nTable 54: ADC characteristics : major update;\n20-Jan-2022 4Footnote 3. of Table 12: Pin assignment and description  \nupdated;\nVESD(HBM) updated in Table 45: ESD absolute maximum \nratings .\nPackages in Section 6: Package information  re-ordered \nfrom lowest to highest pin count.\nSTM32G030x6/x8\n94/94 DS12991 Rev 4IMPORTANT NOTICE – PLEASE READ CAREFULLY\nSTMicroelectronics NV and its subsidiaries (“ST”) reserve the right to make changes, corrections, enhancements, modifications, and \nimprovements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant in formation on \nST products before placing orders. ST products are sold pursuant to ST’s terms and conditions of sale in place at the time of o rder \nacknowledgement.\nPurchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application  assistance or \nthe design of Purchasers’ products.\nNo license, express or implied, to any intellectual property right is granted by ST herein.\nResale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for  such product.\nST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to www.st.com/trademarks . All other \nproduct or service names are the property of their respective owners.\nInformation in this document supersedes and replaces information previously supplied in any prior versions of this document.\n© 2022 STMicroelectronics – All rights reserved\n"}]
!==============================================================================!
### Component Summary: STM32G030C8T6

**Key Characteristics and Specifications:**

- **Voltage Ratings:**
  - Operating Voltage: 2.0 V to 3.6 V
  - VBAT Supply Voltage: 1.55 V to 3.6 V

- **Current Ratings:**
  - Supply Current in Run Mode: Up to 8.3 mA (at 64 MHz)
  - Supply Current in Low-Power Run Mode: 570 µA (at 2 MHz)
  - Supply Current in Sleep Mode: 2.4 mA (at 64 MHz)
  - Supply Current in Stop Mode: 290 µA (Stop 0)

- **Power Consumption:**
  - Typical consumption varies based on operating mode and frequency, with maximum values reaching up to 8.3 mA in active mode.

- **Operating Temperature Range:**
  - Ambient Temperature: -40°C to 85°C
  - Junction Temperature: -40°C to 105°C

- **Package Type:**
  - Available in LQFP48, LQFP32, TSSOP20, and SO8N packages.

- **Special Features:**
  - Arm® Cortex®-M0+ core with a maximum frequency of 64 MHz.
  - Up to 64 KB Flash memory and 8 KB SRAM with hardware parity check.
  - Integrated peripherals including ADC, timers, and communication interfaces (I2C, USART, SPI).
  - Low-power modes: Sleep, Stop, and Standby.
  - Memory Protection Unit (MPU) for enhanced security.
  - CRC calculation unit for data integrity checks.
  - Development support via Serial Wire Debug (SWD).

- **Moisture Sensitive Level (MSL):**
  - MSL according to JEDEC J-STD-020E is not specified in the provided data.

**Description:**
The STM32G030C8T6 is a 32-bit microcontroller based on the Arm Cortex-M0+ architecture. It operates at frequencies up to 64 MHz and is designed for low-power applications, making it suitable for a variety of consumer, industrial, and IoT applications. The microcontroller features a rich set of peripherals, including timers, ADCs, and communication interfaces, which enhance its versatility in embedded systems.

**Typical Applications:**
- **Consumer Electronics:** Used in devices requiring efficient processing and low power consumption.
- **Industrial Automation:** Suitable for control systems and sensor management.
- **IoT Solutions:** Ideal for smart devices that require connectivity and low power operation.
- **Motor Control:** The advanced timers and PWM capabilities make it suitable for motor control applications.
- **Data Acquisition:** The integrated ADC allows for precise data collection from sensors.

This microcontroller is particularly advantageous in applications where power efficiency and performance are critical, making it a popular choice among developers in various fields.