module hi_fanout (clk1,
    in,
    net0);
 input clk1;
 input in;
 output net0;

 wire net8;
 wire net7;
 wire net6;
 wire net4;
 wire net3;
 wire net1;
 wire net5;

 BUF_X1 fanout8 (.A(net5),
    .Z(net8));
 BUF_X1 fanout7 (.A(net8),
    .Z(net7));
 BUF_X1 fanout6 (.A(net8),
    .Z(net6));
 BUF_X1 fanout5 (.A(net6),
    .Z(net0));
 BUF_X1 fanout4 (.A(net5),
    .Z(net4));
 BUF_X1 fanout3 (.A(net4),
    .Z(net3));
 BUF_X1 fanout1 (.A(net4),
    .Z(net1));
 DFF_X1 drvr (.D(in),
    .CK(clk1),
    .Q(net5));
 hi_fanout_child hi_fanout_inst1 (.net5_i_0(net6),
    .net5_i(net0),
    .net0_i_1(net4),
    .net0_i_0(net3),
    .net0_i(net1),
    .net0(net7),
    .clk1(clk1));
 hi_fanout_child_hi_fanout_inst2 hi_fanout_inst2 (.net5_i_1(net8),
    .net5_i_0(net7),
    .net5_i(net6),
    .net0_i_1(net4),
    .net0_i_0(net3),
    .net0_i(net1),
    .net0(net5),
    .clk1(clk1));
endmodule
module hi_fanout_child (net5_i_0,
    net5_i,
    net0_i_1,
    net0_i_0,
    net0_i,
    net0,
    clk1);
 input net5_i_0;
 input net5_i;
 input net0_i_1;
 input net0_i_0;
 input net0_i;
 input net0;
 input clk1;

 wire net2;

 BUF_X1 fanout2 (.A(net0_i_0),
    .Z(net2));
 DFF_X1 load0 (.D(net2),
    .CK(clk1));
 DFF_X1 load1 (.D(net2),
    .CK(clk1));
 DFF_X1 load10 (.D(net5_i),
    .CK(clk1));
 DFF_X1 load11 (.D(net2),
    .CK(clk1));
 DFF_X1 load12 (.D(net5_i),
    .CK(clk1));
 DFF_X1 load13 (.D(net2),
    .CK(clk1));
 DFF_X1 load14 (.D(net2),
    .CK(clk1));
 DFF_X1 load15 (.D(net5_i),
    .CK(clk1));
 DFF_X1 load16 (.D(net5_i),
    .CK(clk1));
 DFF_X1 load17 (.D(net0_i_0),
    .CK(clk1));
 DFF_X1 load18 (.D(net5_i),
    .CK(clk1));
 DFF_X1 load19 (.D(net2),
    .CK(clk1));
 DFF_X1 load2 (.D(net0_i_0),
    .CK(clk1));
 DFF_X1 load20 (.D(net5_i),
    .CK(clk1));
 DFF_X1 load21 (.D(net0_i_0),
    .CK(clk1));
 DFF_X1 load22 (.D(net5_i),
    .CK(clk1));
 DFF_X1 load23 (.D(net2),
    .CK(clk1));
 DFF_X1 load24 (.D(net5_i),
    .CK(clk1));
 DFF_X1 load25 (.D(net2),
    .CK(clk1));
 DFF_X1 load26 (.D(net5_i_0),
    .CK(clk1));
 DFF_X1 load27 (.D(net0_i_0),
    .CK(clk1));
 DFF_X1 load28 (.D(net0_i),
    .CK(clk1));
 DFF_X1 load29 (.D(net0),
    .CK(clk1));
 DFF_X1 load3 (.D(net5_i),
    .CK(clk1));
 DFF_X1 load30 (.D(net2),
    .CK(clk1));
 DFF_X1 load31 (.D(net5_i_0),
    .CK(clk1));
 DFF_X1 load32 (.D(net0_i_0),
    .CK(clk1));
 DFF_X1 load33 (.D(net0_i_1),
    .CK(clk1));
 DFF_X1 load34 (.D(net0_i),
    .CK(clk1));
 DFF_X1 load4 (.D(net0),
    .CK(clk1));
 DFF_X1 load5 (.D(net5_i_0),
    .CK(clk1));
 DFF_X1 load6 (.D(net2),
    .CK(clk1));
 DFF_X1 load7 (.D(net5_i_0),
    .CK(clk1));
 DFF_X1 load8 (.D(net0_i_0),
    .CK(clk1));
 DFF_X1 load9 (.D(net0_i_1),
    .CK(clk1));
endmodule
module hi_fanout_child_hi_fanout_inst2 (net5_i_1,
    net5_i_0,
    net5_i,
    net0_i_1,
    net0_i_0,
    net0_i,
    net0,
    clk1);
 input net5_i_1;
 input net5_i_0;
 input net5_i;
 input net0_i_1;
 input net0_i_0;
 input net0_i;
 input net0;
 input clk1;


 DFF_X1 load0 (.D(net5_i_1),
    .CK(clk1));
 DFF_X1 load1 (.D(net0_i),
    .CK(clk1));
 DFF_X1 load10 (.D(net5_i_0),
    .CK(clk1));
 DFF_X1 load11 (.D(net5_i_0),
    .CK(clk1));
 DFF_X1 load12 (.D(net0_i),
    .CK(clk1));
 DFF_X1 load13 (.D(net5_i),
    .CK(clk1));
 DFF_X1 load14 (.D(net0_i_0),
    .CK(clk1));
 DFF_X1 load15 (.D(net0_i_1),
    .CK(clk1));
 DFF_X1 load16 (.D(net5_i_1),
    .CK(clk1));
 DFF_X1 load17 (.D(net5_i_0),
    .CK(clk1));
 DFF_X1 load18 (.D(net0_i),
    .CK(clk1));
 DFF_X1 load19 (.D(net0_i_1),
    .CK(clk1));
 DFF_X1 load2 (.D(net5_i_0),
    .CK(clk1));
 DFF_X1 load20 (.D(net0_i),
    .CK(clk1));
 DFF_X1 load21 (.D(net5_i),
    .CK(clk1));
 DFF_X1 load22 (.D(net0_i_0),
    .CK(clk1));
 DFF_X1 load23 (.D(net5_i_1),
    .CK(clk1));
 DFF_X1 load24 (.D(net0_i_1),
    .CK(clk1));
 DFF_X1 load25 (.D(net5_i_0),
    .CK(clk1));
 DFF_X1 load26 (.D(net0_i),
    .CK(clk1));
 DFF_X1 load27 (.D(net5_i_1),
    .CK(clk1));
 DFF_X1 load28 (.D(net0_i_1),
    .CK(clk1));
 DFF_X1 load29 (.D(net5_i_0),
    .CK(clk1));
 DFF_X1 load3 (.D(net0_i),
    .CK(clk1));
 DFF_X1 load30 (.D(net5_i_1),
    .CK(clk1));
 DFF_X1 load31 (.D(net0_i_1),
    .CK(clk1));
 DFF_X1 load32 (.D(net5_i_1),
    .CK(clk1));
 DFF_X1 load33 (.D(net0_i_1),
    .CK(clk1));
 DFF_X1 load34 (.D(net5_i_0),
    .CK(clk1));
 DFF_X1 load4 (.D(net0_i),
    .CK(clk1));
 DFF_X1 load5 (.D(net0),
    .CK(clk1));
 DFF_X1 load6 (.D(net5_i_0),
    .CK(clk1));
 DFF_X1 load7 (.D(net0_i),
    .CK(clk1));
 DFF_X1 load8 (.D(net5_i_1),
    .CK(clk1));
 DFF_X1 load9 (.D(net0),
    .CK(clk1));
endmodule
