{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1699054986770 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1699054986770 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "up_and_down_counter EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"up_and_down_counter\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1699054986776 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1699054986831 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1699054986831 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1699054987138 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1699054987143 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1699054987261 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1699054987261 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1699054987261 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1699054987261 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1699054987261 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1699054987261 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1699054987261 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1699054987261 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1699054987261 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1699054987261 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "d:/users/rafaelparisi/documents/unifesp/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/users/rafaelparisi/documents/unifesp/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/" { { 0 { 0 ""} 0 231 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1699054987263 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "d:/users/rafaelparisi/documents/unifesp/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/users/rafaelparisi/documents/unifesp/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/" { { 0 { 0 ""} 0 233 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1699054987263 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "d:/users/rafaelparisi/documents/unifesp/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/users/rafaelparisi/documents/unifesp/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/" { { 0 { 0 ""} 0 235 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1699054987263 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "d:/users/rafaelparisi/documents/unifesp/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/users/rafaelparisi/documents/unifesp/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/" { { 0 { 0 ""} 0 237 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1699054987263 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "d:/users/rafaelparisi/documents/unifesp/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/users/rafaelparisi/documents/unifesp/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/" { { 0 { 0 ""} 0 239 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1699054987263 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1699054987263 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1699054987264 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "TimeQuest Timing Analyzer is analyzing 8 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1699054988049 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "up_and_down_counter.sdc " "Synopsys Design Constraints File file not found: 'up_and_down_counter.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1699054988050 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1699054988050 ""}
{ "Warning" "WSTA_SCC_LOOP" "58 " "Found combinational loop of 58 nodes" { { "Warning" "WSTA_SCC_NODE" "inst4\|inst5~2\|combout " "Node \"inst4\|inst5~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699054988053 ""} { "Warning" "WSTA_SCC_NODE" "inst4\|inst29\|inst5~0\|datac " "Node \"inst4\|inst29\|inst5~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699054988053 ""} { "Warning" "WSTA_SCC_NODE" "inst4\|inst29\|inst5~0\|combout " "Node \"inst4\|inst29\|inst5~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699054988053 ""} { "Warning" "WSTA_SCC_NODE" "inst4\|inst29\|inst5~1\|dataa " "Node \"inst4\|inst29\|inst5~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699054988053 ""} { "Warning" "WSTA_SCC_NODE" "inst4\|inst29\|inst5~1\|combout " "Node \"inst4\|inst29\|inst5~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699054988053 ""} { "Warning" "WSTA_SCC_NODE" "inst4\|inst3~2\|datac " "Node \"inst4\|inst3~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699054988053 ""} { "Warning" "WSTA_SCC_NODE" "inst4\|inst3~2\|combout " "Node \"inst4\|inst3~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699054988053 ""} { "Warning" "WSTA_SCC_NODE" "inst4\|inst29\|inst5~0\|dataa " "Node \"inst4\|inst29\|inst5~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699054988053 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|inst\|datab " "Node \"inst1\|inst\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699054988053 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|inst\|combout " "Node \"inst1\|inst\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699054988053 ""} { "Warning" "WSTA_SCC_NODE" "inst4\|inst30\|inst5~2\|datab " "Node \"inst4\|inst30\|inst5~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699054988053 ""} { "Warning" "WSTA_SCC_NODE" "inst4\|inst30\|inst5~2\|combout " "Node \"inst4\|inst30\|inst5~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699054988053 ""} { "Warning" "WSTA_SCC_NODE" "inst4\|inst5~2\|datac " "Node \"inst4\|inst5~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699054988053 ""} { "Warning" "WSTA_SCC_NODE" "inst4\|inst37\|inst5~0\|datad " "Node \"inst4\|inst37\|inst5~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699054988053 ""} { "Warning" "WSTA_SCC_NODE" "inst4\|inst37\|inst5~0\|combout " "Node \"inst4\|inst37\|inst5~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699054988053 ""} { "Warning" "WSTA_SCC_NODE" "inst4\|inst8~2\|datac " "Node \"inst4\|inst8~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699054988053 ""} { "Warning" "WSTA_SCC_NODE" "inst4\|inst8~2\|combout " "Node \"inst4\|inst8~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699054988053 ""} { "Warning" "WSTA_SCC_NODE" "inst4\|inst29\|inst5~0\|datab " "Node \"inst4\|inst29\|inst5~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699054988053 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|inst2~0\|datab " "Node \"inst1\|inst2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699054988053 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|inst2~0\|combout " "Node \"inst1\|inst2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699054988053 ""} { "Warning" "WSTA_SCC_NODE" "inst4\|inst30\|inst5~2\|dataa " "Node \"inst4\|inst30\|inst5~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699054988053 ""} { "Warning" "WSTA_SCC_NODE" "inst4\|inst31\|inst5~2\|dataa " "Node \"inst4\|inst31\|inst5~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699054988053 ""} { "Warning" "WSTA_SCC_NODE" "inst4\|inst31\|inst5~2\|combout " "Node \"inst4\|inst31\|inst5~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699054988053 ""} { "Warning" "WSTA_SCC_NODE" "inst4\|inst6~2\|datac " "Node \"inst4\|inst6~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699054988053 ""} { "Warning" "WSTA_SCC_NODE" "inst4\|inst6~2\|combout " "Node \"inst4\|inst6~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699054988053 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|inst\|datac " "Node \"inst1\|inst\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699054988053 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|inst2~0\|datad " "Node \"inst1\|inst2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699054988053 ""} { "Warning" "WSTA_SCC_NODE" "inst4\|inst42~2\|datad " "Node \"inst4\|inst42~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699054988053 ""} { "Warning" "WSTA_SCC_NODE" "inst4\|inst42~2\|combout " "Node \"inst4\|inst42~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699054988053 ""} { "Warning" "WSTA_SCC_NODE" "inst4\|inst31\|inst5~2\|datac " "Node \"inst4\|inst31\|inst5~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699054988053 ""} { "Warning" "WSTA_SCC_NODE" "inst4\|inst16\|inst9\|datab " "Node \"inst4\|inst16\|inst9\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699054988053 ""} { "Warning" "WSTA_SCC_NODE" "inst4\|inst16\|inst9\|combout " "Node \"inst4\|inst16\|inst9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699054988053 ""} { "Warning" "WSTA_SCC_NODE" "inst4\|inst6~2\|datad " "Node \"inst4\|inst6~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699054988053 ""} { "Warning" "WSTA_SCC_NODE" "inst4\|inst29\|inst5~0\|datad " "Node \"inst4\|inst29\|inst5~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699054988053 ""} { "Warning" "WSTA_SCC_NODE" "inst4\|inst37\|inst5~0\|dataa " "Node \"inst4\|inst37\|inst5~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699054988053 ""} { "Warning" "WSTA_SCC_NODE" "inst4\|inst97~2\|datad " "Node \"inst4\|inst97~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699054988053 ""} { "Warning" "WSTA_SCC_NODE" "inst4\|inst97~2\|combout " "Node \"inst4\|inst97~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699054988053 ""} { "Warning" "WSTA_SCC_NODE" "inst4\|inst37\|inst5~0\|datab " "Node \"inst4\|inst37\|inst5~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699054988053 ""} { "Warning" "WSTA_SCC_NODE" "inst4\|inst18\|inst9\|datab " "Node \"inst4\|inst18\|inst9\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699054988053 ""} { "Warning" "WSTA_SCC_NODE" "inst4\|inst18\|inst9\|combout " "Node \"inst4\|inst18\|inst9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699054988053 ""} { "Warning" "WSTA_SCC_NODE" "inst4\|inst8~2\|datad " "Node \"inst4\|inst8~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699054988053 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|inst\|datad " "Node \"inst1\|inst\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699054988053 ""} { "Warning" "WSTA_SCC_NODE" "inst4\|inst31\|inst5~2\|datab " "Node \"inst4\|inst31\|inst5~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699054988053 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|inst2~0\|dataa " "Node \"inst1\|inst2~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699054988053 ""} { "Warning" "WSTA_SCC_NODE" "inst4\|inst99~2\|datad " "Node \"inst4\|inst99~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699054988053 ""} { "Warning" "WSTA_SCC_NODE" "inst4\|inst99~2\|combout " "Node \"inst4\|inst99~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699054988053 ""} { "Warning" "WSTA_SCC_NODE" "inst4\|inst29\|inst5~1\|datab " "Node \"inst4\|inst29\|inst5~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699054988053 ""} { "Warning" "WSTA_SCC_NODE" "inst4\|inst7\|inst9\|datab " "Node \"inst4\|inst7\|inst9\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699054988053 ""} { "Warning" "WSTA_SCC_NODE" "inst4\|inst7\|inst9\|combout " "Node \"inst4\|inst7\|inst9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699054988053 ""} { "Warning" "WSTA_SCC_NODE" "inst4\|inst3~2\|datad " "Node \"inst4\|inst3~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699054988053 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|inst\|dataa " "Node \"inst1\|inst\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699054988053 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|inst2~0\|datac " "Node \"inst1\|inst2~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699054988053 ""} { "Warning" "WSTA_SCC_NODE" "inst4\|inst34~2\|datad " "Node \"inst4\|inst34~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699054988053 ""} { "Warning" "WSTA_SCC_NODE" "inst4\|inst34~2\|combout " "Node \"inst4\|inst34~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699054988053 ""} { "Warning" "WSTA_SCC_NODE" "inst4\|inst30\|inst5~2\|datac " "Node \"inst4\|inst30\|inst5~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699054988053 ""} { "Warning" "WSTA_SCC_NODE" "inst4\|inst10\|inst9\|datab " "Node \"inst4\|inst10\|inst9\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699054988053 ""} { "Warning" "WSTA_SCC_NODE" "inst4\|inst10\|inst9\|combout " "Node \"inst4\|inst10\|inst9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699054988053 ""} { "Warning" "WSTA_SCC_NODE" "inst4\|inst5~2\|datad " "Node \"inst4\|inst5~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699054988053 ""}  } { { "up_and_down_counter_box.bdf" "" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/up_and_down_counter_box.bdf" { { -8 -184 -120 72 "inst5" "" } } } } { "preup_mux.bdf" "" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/preup_mux.bdf" { { 216 936 1000 264 "inst5" "" } } } } { "up_and_down_counter_box.bdf" "" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/up_and_down_counter_box.bdf" { { -8 -408 -344 72 "inst3" "" } } } } { "load_box.bdf" "" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/load_box.bdf" { { 128 672 736 208 "inst" "" } } } } { "msb_mux.bdf" "" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/msb_mux.bdf" { { 264 944 1008 312 "inst5" "" } } } } { "up_and_down_counter_box.bdf" "" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/up_and_down_counter_box.bdf" { { -8 168 232 72 "inst8" "" } } } } { "load_box.bdf" "" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/load_box.bdf" { { 280 672 736 360 "inst2" "" } } } } { "up_and_down_counter_box.bdf" "" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/up_and_down_counter_box.bdf" { { -8 -16 48 72 "inst6" "" } } } } { "up_and_down_counter_box.bdf" "" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/up_and_down_counter_box.bdf" { { 224 -24 40 304 "inst42" "" } } } } { "CLRup.bdf" "" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/CLRup.bdf" { { 256 640 704 304 "inst9" "" } } } } { "up_and_down_counter_box.bdf" "" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/up_and_down_counter_box.bdf" { { 224 168 232 304 "inst97" "" } } } } { "up_and_down_counter_box.bdf" "" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/up_and_down_counter_box.bdf" { { 224 -408 -344 304 "inst99" "" } } } } { "up_and_down_counter_box.bdf" "" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/up_and_down_counter_box.bdf" { { 224 -184 -120 304 "inst34" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1699054988053 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst4\|inst10\|inst9\|dataa  to: inst4\|inst7\|inst9\|combout " "From: inst4\|inst10\|inst9\|dataa  to: inst4\|inst7\|inst9\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1699054988142 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst4\|inst16\|inst9\|dataa  to: inst4\|inst10\|inst9\|combout " "From: inst4\|inst16\|inst9\|dataa  to: inst4\|inst10\|inst9\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1699054988142 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst4\|inst18\|inst9\|dataa  to: inst4\|inst10\|inst9\|combout " "From: inst4\|inst18\|inst9\|dataa  to: inst4\|inst10\|inst9\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1699054988142 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst4\|inst29\|inst5~1\|datad  to: inst4\|inst10\|inst9\|combout " "From: inst4\|inst29\|inst5~1\|datad  to: inst4\|inst10\|inst9\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1699054988142 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst4\|inst30\|inst5~2\|datad  to: inst4\|inst7\|inst9\|combout " "From: inst4\|inst30\|inst5~2\|datad  to: inst4\|inst7\|inst9\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1699054988142 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst4\|inst31\|inst5~2\|datad  to: inst4\|inst10\|inst9\|combout " "From: inst4\|inst31\|inst5~2\|datad  to: inst4\|inst10\|inst9\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1699054988142 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst4\|inst34~2\|datac  to: inst4\|inst10\|inst9\|combout " "From: inst4\|inst34~2\|datac  to: inst4\|inst10\|inst9\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1699054988142 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst4\|inst37\|inst5~0\|datac  to: inst4\|inst10\|inst9\|combout " "From: inst4\|inst37\|inst5~0\|datac  to: inst4\|inst10\|inst9\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1699054988142 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst4\|inst42~2\|datac  to: inst4\|inst10\|inst9\|combout " "From: inst4\|inst42~2\|datac  to: inst4\|inst10\|inst9\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1699054988142 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst4\|inst7\|inst9\|dataa  to: inst4\|inst10\|inst9\|combout " "From: inst4\|inst7\|inst9\|dataa  to: inst4\|inst10\|inst9\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1699054988142 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst4\|inst97~2\|datac  to: inst4\|inst10\|inst9\|combout " "From: inst4\|inst97~2\|datac  to: inst4\|inst10\|inst9\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1699054988142 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst4\|inst99~2\|datac  to: inst4\|inst10\|inst9\|combout " "From: inst4\|inst99~2\|datac  to: inst4\|inst10\|inst9\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1699054988142 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1699054988142 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1699054988144 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1699054988151 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1699054988152 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clock~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1699054988173 ""}  } { { "up_and_down_counter.bdf" "" { Schematic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/up_and_down_counter.bdf" { { 192 -360 -184 208 "clock" "" } } } } { "temporary_test_loc" "" { Generic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/" { { 0 { 0 ""} 0 226 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1699054988173 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1699054988476 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1699054988476 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1699054988476 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1699054988477 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1699054988477 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1699054988477 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1699054988477 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1699054988478 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1699054988478 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1699054988478 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1699054988478 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW16 " "Node \"SW16\" is assigned to location or region, but does not exist in design" {  } { { "d:/users/rafaelparisi/documents/unifesp/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/users/rafaelparisi/documents/unifesp/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW16" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1699054988515 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1699054988515 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1699054988515 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1699054988518 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1699054990680 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1699054990880 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1699054990915 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1699054997498 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:07 " "Fitter placement operations ending: elapsed time is 00:00:07" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1699054997498 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1699054997809 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X92_Y61 X103_Y73 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X92_Y61 to location X103_Y73" {  } { { "loc" "" { Generic "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X92_Y61 to location X103_Y73"} { { 12 { 0 ""} 92 61 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1699055003426 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1699055003426 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1699055005118 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1699055005118 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1699055005124 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 4.33 " "Total time spent on timing analysis during the Fitter is 4.33 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1699055005242 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1699055005250 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1699055005461 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1699055005461 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1699055005652 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1699055006283 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1699055006565 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/output_files/up_and_down_counter.fit.smsg " "Generated suppressed messages file D:/Users/RafaelParisi/Documents/UNIFESP/7 termo/LabCD/state_machine/output_files/up_and_down_counter.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1699055006614 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 67 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 67 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5699 " "Peak virtual memory: 5699 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699055006861 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 03 20:43:26 2023 " "Processing ended: Fri Nov 03 20:43:26 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699055006861 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699055006861 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699055006861 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1699055006861 ""}
