$date
	Wed Jan 16 11:52:26 2019
$end

$version
	Synopsys VCS version M-2017.03-SP2-3_Full64
$end

$timescale
	1ps
$end

$comment Csum: 1 b28aa8f05f73a566 $end


$scope module test_bench $end
$var reg 1 ! clk $end
$var reg 1 " rst $end
$var reg 2 # sel [0:1] $end
$var reg 8 $ in1 [0:7] $end
$var reg 8 % in2 [0:7] $end
$var reg 8 & in3 [0:7] $end
$var reg 8 ' in4 [0:7] $end
$var wire 8 ( out [0:7] $end

$scope module U2 $end
$var wire 1 ! clk [0:0] $end
$var wire 1 " rst [0:0] $end
$var wire 2 # sel [1:0] $end
$var wire 8 $ in1 [7:0] $end
$var wire 8 % in2 [7:0] $end
$var wire 8 & in3 [7:0] $end
$var wire 8 ' in4 [7:0] $end
$var reg 8 ( out [7:0] $end
$upscope $end

$upscope $end

$enddefinitions $end

#0
$dumpvars
1!
0"
b00000000 $
b00000110 %
b00001110 &
b00010010 '
b00000000 (
b00 #
$end
#50000
0!
#100000
b11 #
1!
b00010010 (
#150000
0!
#200000
b10 #
1!
b00001110 (
#250000
0!
#300000
1"
1!
b00000000 (
#350000
0!
#400000
1!
#450000
0!
#500000
1!
#550000
0!
