
reading lef ...

units:       1000
#layers:     13
#macros:     437
#vias:       25
#viarulegen: 25

reading def ...

design:      ycell
die area:    ( 0 0 ) ( 67490 78210 )
trackPts:    12
defvias:     3
#components: 412
#terminals:  28
#snets:      2
#nets:       121

reading guide ...

#guides:     879
Warning: met2 does not have viaDef align with layer direction, generating new viaDef via2_FR...
Warning: met4 does not have viaDef align with layer direction, generating new viaDef via4_FR...
done initConstraintLayerIdx
List of default vias:
  Layer mcon
    default via: L1M1_PR_MR
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: via2_FR
  Layer via3
    default via: M3M4_PR_M
  Layer via4
    default via: via4_FR
Writing reference output def...

libcell analysis ...

instance analysis ...
#unique instances = 54

init region query ...
  complete FR_MASTERSLICE
  complete FR_VIA
  complete li1
  complete mcon
  complete met1
  complete via
  complete met2
  complete via2
  complete met3
  complete via3
  complete met4
  complete via4
  complete met5

FR_MASTERSLICE shape region query size = 0
FR_VIA shape region query size = 0
li1 shape region query size = 4276
mcon shape region query size = 4898
met1 shape region query size = 940
via shape region query size = 212
met2 shape region query size = 121
via2 shape region query size = 212
met3 shape region query size = 117
via3 shape region query size = 212
met4 shape region query size = 60
via4 shape region query size = 0
met5 shape region query size = 0


start pin access
  complete 100 pins
Error: no ap for PIN/VGND
Error: no ap for PIN/VPWR
  complete 127 pins
  complete 48 unique inst patterns
  complete 106 groups
Expt1 runtime (pin-level access point gen): 0.212001
Expt2 runtime (design-level access pattern gen): 0.0358895
#scanned instances     = 412
#unique  instances     = 54
#stdCellGenAp          = 832
#stdCellValidPlanarAp  = 0
#stdCellValidViaAp     = 569
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 333
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0

complete pin access
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 13.50 (MB), peak = 13.91 (MB)

post process guides ...
GCELLGRID X -1 DO 11 STEP 6900 ;
GCELLGRID Y -1 DO 9 STEP 6900 ;
  complete FR_MASTERSLICE
  complete FR_VIA
  complete li1
  complete mcon
  complete met1
  complete via
  complete met2
  complete via2
  complete met3
  complete via3
  complete met4
  complete via4
  complete met5

building cmap ... 

init guide query ...
  complete FR_MASTERSLICE (guide)
  complete FR_VIA (guide)
  complete li1 (guide)
  complete mcon (guide)
  complete met1 (guide)
  complete via (guide)
  complete met2 (guide)
  complete via2 (guide)
  complete met3 (guide)
  complete via3 (guide)
  complete met4 (guide)
  complete via4 (guide)
  complete met5 (guide)

FR_MASTERSLICE guide region query size = 0
FR_VIA guide region query size = 0
li1 guide region query size = 310
mcon guide region query size = 0
met1 guide region query size = 282
via guide region query size = 0
met2 guide region query size = 165
via2 guide region query size = 0
met3 guide region query size = 14
via3 guide region query size = 0
met4 guide region query size = 0
via4 guide region query size = 0
met5 guide region query size = 0

init gr pin query ...


start track assignment
Done with 475 vertical wires in 1 frboxes and 296 horizontal wires in 1 frboxes.
Done with 75 vertical wires in 1 frboxes and 123 horizontal wires in 1 frboxes.

complete track assignment
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 14.66 (MB), peak = 15.84 (MB)

post processing ...

start routing data preparation
initVia2ViaMinLen_minSpc li1 (d2d, d2u, u2d, u2u) = (0, 0, 0, 370)
initVia2ViaMinLen_minSpc met1 (d2d, d2u, u2d, u2u) = (430, 445, 445, 460)
initVia2ViaMinLen_minSpc met2 (d2d, d2u, u2d, u2u) = (460, 485, 485, 630)
initVia2ViaMinLen_minSpc met3 (d2d, d2u, u2d, u2u) = (630, 655, 655, 680)
initVia2ViaMinLen_minSpc met4 (d2d, d2u, u2d, u2u) = (630, 1055, 1055, 3020)
initVia2ViaMinLen_minSpc met5 (d2d, d2u, u2d, u2u) = (1480, 0, 0, 0)
initVia2ViaMinLen_minimumcut li1 (d2d, d2u, u2d, u2u) = (0, 0, 0, 370)
initVia2ViaMinLen_minimumcut li1 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met1 (d2d, d2u, u2d, u2u) = (430, 445, 445, 460)
initVia2ViaMinLen_minimumcut met1 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met2 (d2d, d2u, u2d, u2u) = (460, 485, 485, 630)
initVia2ViaMinLen_minimumcut met2 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met3 (d2d, d2u, u2d, u2u) = (630, 655, 655, 680)
initVia2ViaMinLen_minimumcut met3 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met4 (d2d, d2u, u2d, u2u) = (630, 1055, 1055, 3020)
initVia2ViaMinLen_minimumcut met4 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met5 (d2d, d2u, u2d, u2u) = (1480, 0, 0, 0)
initVia2ViaMinLen_minimumcut met5 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLenNew_minSpc li1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (0, 0, 0, 0, 0, 0, 430, 370)
initVia2ViaMinLenNew_minSpc met1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (430, 370, 445, 385, 445, 385, 460, 460)
initVia2ViaMinLenNew_minSpc met2 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (460, 460, 410, 485, 410, 485, 630, 630)
initVia2ViaMinLenNew_minSpc met3 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (630, 630, 655, 625, 655, 625, 680, 630)
initVia2ViaMinLenNew_minSpc met4 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (680, 630, 1055, 1055, 1055, 1055, 3020, 3020)
initVia2ViaMinLenNew_minSpc met5 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1480, 1480, 0, 0, 0, 0, 0, 0)
initVia2ViaMinLenNew_minimumcut li1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (0, 0, 0, 0, 0, 0, 430, 370)
initVia2ViaMinLenNew_minimumcut met1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (430, 370, 445, 385, 445, 385, 460, 460)
initVia2ViaMinLenNew_minimumcut met2 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (460, 460, 410, 485, 410, 485, 630, 630)
initVia2ViaMinLenNew_minimumcut met3 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (630, 630, 655, 625, 655, 625, 680, 630)
initVia2ViaMinLenNew_minimumcut met4 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (680, 630, 1055, 1055, 1055, 1055, 3020, 3020)
initVia2ViaMinLenNew_minimumcut met5 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1480, 1480, 0, 0, 0, 0, 0, 0)
initVia2ViaMinLenNew_cutSpc li1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (0, 0, 0, 0, 0, 0, 430, 370)
initVia2ViaMinLenNew_cutSpc met1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (430, 370, 445, 385, 445, 385, 460, 460)
initVia2ViaMinLenNew_cutSpc met2 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (460, 460, 410, 485, 410, 485, 630, 630)
initVia2ViaMinLenNew_cutSpc met3 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (630, 630, 655, 625, 655, 625, 680, 630)
initVia2ViaMinLenNew_cutSpc met4 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (680, 630, 1055, 1055, 1055, 1055, 3020, 3020)
initVia2ViaMinLenNew_cutSpc met5 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1600, 1600, 0, 0, 0, 0, 0, 0)
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 14.79 (MB), peak = 15.84 (MB)

start detail routing ...
start 0th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 25.30 (MB)
    completing 20% with 86 violations
    elapsed time = 00:00:01, memory = 23.78 (MB)
    completing 30% with 106 violations
    elapsed time = 00:00:01, memory = 20.70 (MB)
    completing 40% with 116 violations
    elapsed time = 00:00:01, memory = 17.88 (MB)
  number of violations = 116
cpu time = 00:00:01, elapsed time = 00:00:01, memory = 335.80 (MB), peak = 379.60 (MB)
total wire length = 3882 um
total wire length on LAYER li1 = 1 um
total wire length on LAYER met1 = 1803 um
total wire length on LAYER met2 = 1782 um
total wire length on LAYER met3 = 295 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 798
up-via summary (total 798):

----------------------
 FR_MASTERSLICE      0
            li1    336
           met1    427
           met2     35
           met3      0
           met4      0
----------------------
                   798


start 1st optimization iteration ...
    completing 10% with 116 violations
    elapsed time = 00:00:00, memory = 335.80 (MB)
    completing 20% with 116 violations
    elapsed time = 00:00:00, memory = 346.18 (MB)
    completing 30% with 117 violations
    elapsed time = 00:00:00, memory = 342.16 (MB)
    completing 40% with 126 violations
    elapsed time = 00:00:01, memory = 345.81 (MB)
  number of violations = 114
cpu time = 00:00:01, elapsed time = 00:00:01, memory = 335.96 (MB), peak = 379.66 (MB)
total wire length = 3864 um
total wire length on LAYER li1 = 0 um
total wire length on LAYER met1 = 1803 um
total wire length on LAYER met2 = 1762 um
total wire length on LAYER met3 = 297 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 794
up-via summary (total 794):

----------------------
 FR_MASTERSLICE      0
            li1    335
           met1    419
           met2     40
           met3      0
           met4      0
----------------------
                   794


start 2nd optimization iteration ...
    completing 10% with 114 violations
    elapsed time = 00:00:00, memory = 335.96 (MB)
    completing 20% with 114 violations
    elapsed time = 00:00:00, memory = 335.98 (MB)
    completing 30% with 114 violations
    elapsed time = 00:00:00, memory = 337.82 (MB)
    completing 40% with 114 violations
    elapsed time = 00:00:00, memory = 339.30 (MB)
    completing 50% with 114 violations
    elapsed time = 00:00:00, memory = 339.34 (MB)
    completing 60% with 114 violations
    elapsed time = 00:00:01, memory = 360.03 (MB)
  number of violations = 47
cpu time = 00:00:02, elapsed time = 00:00:02, memory = 338.61 (MB), peak = 382.18 (MB)
total wire length = 3812 um
total wire length on LAYER li1 = 0 um
total wire length on LAYER met1 = 1789 um
total wire length on LAYER met2 = 1763 um
total wire length on LAYER met3 = 258 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 771
up-via summary (total 771):

----------------------
 FR_MASTERSLICE      0
            li1    335
           met1    399
           met2     37
           met3      0
           met4      0
----------------------
                   771


start 3rd optimization iteration ...
    completing 10% with 47 violations
    elapsed time = 00:00:00, memory = 338.61 (MB)
    completing 20% with 23 violations
    elapsed time = 00:00:00, memory = 345.48 (MB)
    completing 30% with 3 violations
    elapsed time = 00:00:00, memory = 338.98 (MB)
    completing 40% with 3 violations
    elapsed time = 00:00:00, memory = 337.89 (MB)
  number of violations = 3
cpu time = 00:00:01, elapsed time = 00:00:01, memory = 337.89 (MB), peak = 382.18 (MB)
total wire length = 3808 um
total wire length on LAYER li1 = 0 um
total wire length on LAYER met1 = 1661 um
total wire length on LAYER met2 = 1746 um
total wire length on LAYER met3 = 394 um
total wire length on LAYER met4 = 5 um
total wire length on LAYER met5 = 0 um
total number of vias = 794
up-via summary (total 794):

----------------------
 FR_MASTERSLICE      0
            li1    335
           met1    400
           met2     57
           met3      2
           met4      0
----------------------
                   794


start 4th optimization iteration ...
    completing 10% with 3 violations
    elapsed time = 00:00:00, memory = 337.89 (MB)
    completing 20% with 2 violations
    elapsed time = 00:00:00, memory = 347.55 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 339.34 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 339.05 (MB)
  number of violations = 0
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 339.05 (MB), peak = 382.18 (MB)
total wire length = 3805 um
total wire length on LAYER li1 = 0 um
total wire length on LAYER met1 = 1650 um
total wire length on LAYER met2 = 1723 um
total wire length on LAYER met3 = 402 um
total wire length on LAYER met4 = 27 um
total wire length on LAYER met5 = 0 um
total number of vias = 798
up-via summary (total 798):

----------------------
 FR_MASTERSLICE      0
            li1    335
           met1    396
           met2     59
           met3      8
           met4      0
----------------------
                   798


start 17th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 339.05 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 341.89 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 341.86 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 347.53 (MB)
  number of violations = 0
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 347.53 (MB), peak = 382.18 (MB)
total wire length = 3805 um
total wire length on LAYER li1 = 0 um
total wire length on LAYER met1 = 1650 um
total wire length on LAYER met2 = 1723 um
total wire length on LAYER met3 = 402 um
total wire length on LAYER met4 = 27 um
total wire length on LAYER met5 = 0 um
total number of vias = 798
up-via summary (total 798):

----------------------
 FR_MASTERSLICE      0
            li1    335
           met1    396
           met2     59
           met3      8
           met4      0
----------------------
                   798


start 25th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 341.77 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 341.75 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 342.47 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 336.82 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 338.91 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 339.78 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 340.68 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 340.57 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 345.26 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 345.26 (MB)
  number of violations = 0
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 345.26 (MB), peak = 382.18 (MB)
total wire length = 3805 um
total wire length on LAYER li1 = 0 um
total wire length on LAYER met1 = 1650 um
total wire length on LAYER met2 = 1723 um
total wire length on LAYER met3 = 402 um
total wire length on LAYER met4 = 27 um
total wire length on LAYER met5 = 0 um
total number of vias = 798
up-via summary (total 798):

----------------------
 FR_MASTERSLICE      0
            li1    335
           met1    396
           met2     59
           met3      8
           met4      0
----------------------
                   798


start 33rd optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 337.77 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 338.27 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 336.66 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 338.22 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 338.22 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 336.89 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 339.48 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 336.69 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 338.86 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 339.68 (MB)
  number of violations = 0
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 339.68 (MB), peak = 382.18 (MB)
total wire length = 3805 um
total wire length on LAYER li1 = 0 um
total wire length on LAYER met1 = 1650 um
total wire length on LAYER met2 = 1723 um
total wire length on LAYER met3 = 402 um
total wire length on LAYER met4 = 27 um
total wire length on LAYER met5 = 0 um
total number of vias = 798
up-via summary (total 798):

----------------------
 FR_MASTERSLICE      0
            li1    335
           met1    396
           met2     59
           met3      8
           met4      0
----------------------
                   798


start 41st optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 339.68 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 339.68 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 336.79 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 337.05 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 338.60 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 338.60 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 338.60 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 340.70 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 340.36 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 340.12 (MB)
  number of violations = 0
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 340.12 (MB), peak = 382.18 (MB)
total wire length = 3805 um
total wire length on LAYER li1 = 0 um
total wire length on LAYER met1 = 1650 um
total wire length on LAYER met2 = 1723 um
total wire length on LAYER met3 = 402 um
total wire length on LAYER met4 = 27 um
total wire length on LAYER met5 = 0 um
total number of vias = 798
up-via summary (total 798):

----------------------
 FR_MASTERSLICE      0
            li1    335
           met1    396
           met2     59
           met3      8
           met4      0
----------------------
                   798


start 49th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 337.40 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 339.24 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 339.74 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 338.26 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 338.53 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 338.55 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 340.30 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 341.94 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 338.14 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 339.93 (MB)
  number of violations = 0
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 339.93 (MB), peak = 382.18 (MB)
total wire length = 3805 um
total wire length on LAYER li1 = 0 um
total wire length on LAYER met1 = 1650 um
total wire length on LAYER met2 = 1723 um
total wire length on LAYER met3 = 402 um
total wire length on LAYER met4 = 27 um
total wire length on LAYER met5 = 0 um
total number of vias = 798
up-via summary (total 798):

----------------------
 FR_MASTERSLICE      0
            li1    335
           met1    396
           met2     59
           met3      8
           met4      0
----------------------
                   798


start 57th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 337.09 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 340.06 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 336.75 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 337.93 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 339.38 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 337.22 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 339.96 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 339.56 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 338.63 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 339.44 (MB)
  number of violations = 0
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 339.44 (MB), peak = 382.18 (MB)
total wire length = 3805 um
total wire length on LAYER li1 = 0 um
total wire length on LAYER met1 = 1650 um
total wire length on LAYER met2 = 1723 um
total wire length on LAYER met3 = 402 um
total wire length on LAYER met4 = 27 um
total wire length on LAYER met5 = 0 um
total number of vias = 798
up-via summary (total 798):

----------------------
 FR_MASTERSLICE      0
            li1    335
           met1    396
           met2     59
           met3      8
           met4      0
----------------------
                   798


complete detail routing
total wire length = 3805 um
total wire length on LAYER li1 = 0 um
total wire length on LAYER met1 = 1650 um
total wire length on LAYER met2 = 1723 um
total wire length on LAYER met3 = 402 um
total wire length on LAYER met4 = 27 um
total wire length on LAYER met5 = 0 um
total number of vias = 798
up-via summary (total 798):

----------------------
 FR_MASTERSLICE      0
            li1    335
           met1    396
           met2     59
           met3      8
           met4      0
----------------------
                   798

cpu time = 00:00:09, elapsed time = 00:00:07, memory = 339.44 (MB), peak = 382.18 (MB)

post processing ...

Runtime taken (hrt): 8.77187
