v 4
file / "/home/pedro-zoz/Materiais/SD/neander/sim/tb_as_ram.vhdl" "bfefe731229ad8ce9415f071d736bf321b0ab039" "20220706181901.518":
  entity tb_as_ram at 1( 0) + 0 on 803;
  architecture tb_behavior of tb_as_ram at 9( 126) + 0 on 804;
file / "/home/pedro-zoz/Materiais/SD/neander/sim/tb_memory.vhdl" "89a2f2b018c34655f30507127c71393ac76e4261" "20220706181901.519":
  entity tb_memory at 1( 0) + 0 on 807;
  architecture zaz of tb_memory at 7( 77) + 0 on 808;
file / "/home/pedro-zoz/Materiais/SD/neander/sim/pc.vhdl" "05125a5ea165dc01d59b021a465deb565076e220" "20220706181901.517":
  entity pc at 1( 0) + 0 on 795;
  architecture brigadeiros of pc at 14( 282) + 0 on 796;
file / "/home/pedro-zoz/Materiais/SD/neander/sim/decoder.vhdl" "56cd534e6aeb58b948d09605fefe5c4aa73f627d" "20220706181901.514":
  entity decoder at 1( 0) + 0 on 781;
  architecture minipizzas of decoder at 9( 55) + 0 on 782;
file / "/home/pedro-zoz/Materiais/SD/neander/sim/ANDmod.vhdl" "e50dff938cba3e69e3a00915144299af87868432" "20220706181901.510":
  entity andmod at 1( 0) + 0 on 769;
  architecture comuta of andmod at 12( 222) + 0 on 770;
file / "/home/pedro-zoz/Materiais/SD/neander/sim/ORmod.vhdl" "b8283a5f2e50fed4c5cd0b4f693e238bfdcdea6c" "20220706181901.512":
  entity ormod at 1( 0) + 0 on 777;
  architecture comuta of ormod at 12( 220) + 0 on 778;
file / "/home/pedro-zoz/Materiais/SD/neander/sim/NOTmod.vhdl" "e90d8f1bedac989c857754d6b6cf47cd97ae954a" "20220706181901.511":
  entity notmod at 1( 0) + 0 on 775;
  architecture comuta of notmod at 11( 177) + 0 on 776;
file / "/home/pedro-zoz/Materiais/SD/neander/sim/ulaalu.vhdl" "9e2250c9748faeb908863fc85ab4b210905281c0" "20220706181901.522":
  entity ulaalu at 2( 15) + 0 on 819;
  architecture super_calculator of ulaalu at 16( 337) + 0 on 820;
file / "/home/pedro-zoz/Materiais/SD/neander/sim/regCarga2bit.vhdl" "49b76756429ac8314fd90cd747c93dbbf24063ff" "20220706181901.517":
  entity regcarga2bit at 1( 0) + 0 on 799;
  architecture reg2bit of regcarga2bit at 14( 270) + 0 on 800;
file / "/home/pedro-zoz/Materiais/SD/neander/sim/tb_ula.vhdl" "21a3cf587b4817a54f429b74c483e711390276f8" "20220706181901.520":
  entity tb_ula at 1( 0) + 0 on 811;
  architecture rogerio of tb_ula at 7( 74) + 0 on 812;
file / "/home/pedro-zoz/Materiais/SD/neander/sim/tb_mem2ula.vhdl" "15c94b7ceda978db0a68525c2cdade9b5afa904e" "20220706181901.519":
  entity tb_mem2ula at 1( 0) + 0 on 805;
  architecture moteldogarzon of tb_mem2ula at 7( 78) + 0 on 806;
file / "/home/pedro-zoz/Materiais/SD/neander/sim/regCarga8bit.vhdl" "a9e011fd5fe316356aeff805ca20253bafa2a683" "20220706181901.518":
  entity regcarga8bit at 1( 0) + 0 on 801;
  architecture reg1bit of regcarga8bit at 14( 270) + 0 on 802;
file / "/home/pedro-zoz/Materiais/SD/neander/sim/FFD.vhdl" "23bf764b8c32ff789a871977b3736a22df8387d5" "20220706181901.511":
  entity ffd at 1( 0) + 0 on 771;
  architecture ff of ffd at 13( 182) + 0 on 772;
file / "/home/pedro-zoz/Materiais/SD/neander/sim/mux2x1.vhdl" "18ee76e5afaea3914efbafad72a1450274ce37bc" "20220706181901.515":
  entity mux2x1 at 1( 0) + 0 on 787;
  architecture bhvr of mux2x1 at 13( 186) + 0 on 788;
file / "/home/pedro-zoz/Materiais/SD/neander/sim/FFJK.vhdl" "90a92bcaa8e58c254ccc1efc34a749061c7a66e0" "20220706181901.511":
  entity ffjk at 1( 0) + 0 on 773;
  architecture ff of ffjk at 13( 184) + 0 on 774;
file / "/home/pedro-zoz/Materiais/SD/neander/sim/regCarga1bit.vhdl" "c2b1467db0f8cb86075d80342d85badd65e03e92" "20220706181901.517":
  entity regcarga1bit at 1( 0) + 0 on 797;
  architecture reg1bit of regcarga1bit at 14( 223) + 0 on 798;
file / "/home/pedro-zoz/Materiais/SD/neander/sim/neander.vhdl" "90f52fbbc32a086eeaba1774c0207620468d19dc" "20220706181901.516":
  entity neander at 1( 0) + 0 on 793;
  architecture cha_mate of neander at 10( 123) + 0 on 794;
file / "/home/pedro-zoz/Materiais/SD/neander/sim/ula.vhdl" "8851cb1c57a7de078aea2df809dad94b29bc518b" "20220706181901.521":
  entity ula at 2( 15) + 0 on 817;
  architecture calculator of ula at 20( 395) + 0 on 818;
file / "/home/pedro-zoz/Materiais/SD/neander/sim/tb_ulaalu.vhdl" "9a537afce6981300879cc2e1762dcd782082f937" "20220706181901.521":
  entity tb_ulaalu at 1( 0) + 0 on 813;
  architecture banana of tb_ulaalu at 7( 77) + 0 on 814;
file / "/home/pedro-zoz/Materiais/SD/neander/sim/ADDmod.vhdl" "fe5770b4715730b8c16d6c7668e9437eb220a1bf" "20220706181901.510":
  entity addmod at 1( 0) + 0 on 767;
  architecture comuta of addmod at 14( 256) + 0 on 768;
file / "/home/pedro-zoz/Materiais/SD/neander/sim/mux5x8.vhdl" "13a44eb72089a52c6b3c3d3d5ed8550f75cd8fac" "20220706181901.516":
  entity mux5x8 at 1( 0) + 0 on 791;
  architecture jorge of mux5x8 at 16( 392) + 0 on 792;
file / "/home/pedro-zoz/Materiais/SD/neander/sim/f_ADDER.vhdl" "d91313bfb7270e44cee463604ea3b271f67f3723" "20220706181901.514":
  entity f_adder at 1( 0) + 0 on 783;
  architecture comuta of f_adder at 14( 185) + 0 on 784;
file / "/home/pedro-zoz/Materiais/SD/neander/sim/uc_control.vhdl" "3e095e65ff6bb26b7885e8542d481ba0dd848b84" "20220706181901.521":
  entity uc_control at 1( 0) + 0 on 815;
  architecture hohoho_o_cacetinho of uc_control at 7( 56) + 0 on 816;
file / "/home/pedro-zoz/Materiais/SD/neander/sim/tb_pc.vhdl" "86ff5cbc1b8b6d02aba45cb0da5f0010fe708491" "20220706181901.520":
  entity tb_pc at 1( 0) + 0 on 809;
  architecture chalaranja of tb_pc at 7( 73) + 0 on 810;
file / "/home/pedro-zoz/Materiais/SD/neander/sim/memory.vhdl" "a5ffc531a3668b665c34c8682ec2e416f53c9460" "20220706181901.515":
  entity memory at 1( 0) + 0 on 785;
  architecture george of memory at 18( 414) + 0 on 786;
file / "/home/pedro-zoz/Materiais/SD/neander/sim/as_ram.vhdl" "3f73ba77f28abe495e9836860db5e4964f04d021" "20220706181901.514":
  entity as_ram at 2( 42) + 0 on 779;
  architecture behavior of as_ram at 16( 325) + 0 on 780;
file / "/home/pedro-zoz/Materiais/SD/neander/sim/mux2x8.vhdl" "67d3fc69d4d70eb0db45124d106e36f84ea6afe3" "20220706181901.515":
  entity mux2x8 at 1( 0) + 0 on 789;
  architecture roger of mux2x8 at 13( 260) + 0 on 790;
