{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1571011905435 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1571011905444 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 13 18:11:45 2019 " "Processing started: Sun Oct 13 18:11:45 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1571011905444 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571011905444 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ktane_mem -c ktane_mem " "Command: quartus_map --read_settings_files=on --write_settings_files=off ktane_mem -c ktane_mem" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571011905444 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1571011906784 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1571011906785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_to_sevseg.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd_to_sevseg.v" { { "Info" "ISGN_ENTITY_NAME" "1 sevseg " "Found entity 1: sevseg" {  } { { "bcd_to_sevseg.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/bcd_to_sevseg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571011926321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571011926321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extras_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file extras_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 extras_mem " "Found entity 1: extras_mem" {  } { { "extras_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/extras_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571011926330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571011926330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "button_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file button_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 button_mem " "Found entity 1: button_mem" {  } { { "button_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/button_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571011926339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571011926339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keypad_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file keypad_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 keypad_mem " "Found entity 1: keypad_mem" {  } { { "keypad_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/keypad_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571011926348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571011926348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "morse_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file morse_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 morse_mem " "Found entity 1: morse_mem" {  } { { "morse_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/morse_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571011926357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571011926357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wire_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file wire_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 wire_mem " "Found entity 1: wire_mem" {  } { { "wire_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/wire_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571011926365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571011926365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ktane_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file ktane_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 ktane_mem " "Found entity 1: ktane_mem" {  } { { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571011926375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571011926375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dual_port_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file dual_port_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 dual_port_ram " "Found entity 1: dual_port_ram" {  } { { "dual_port_ram.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/dual_port_ram.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571011926383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571011926383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rgb_led.v 1 1 " "Found 1 design units, including 1 entities, in source file rgb_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 rgb_led " "Found entity 1: rgb_led" {  } { { "rgb_led.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/rgb_led.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571011926392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571011926392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux5.v 1 1 " "Found 1 design units, including 1 entities, in source file mux5.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux5 " "Found entity 1: mux5" {  } { { "mux5.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/mux5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571011926401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571011926401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/18.1/timer/timer.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/18.1/timer/timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "../timer/timer.v" "" { Text "C:/intelFPGA_lite/18.1/timer/timer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571011926410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571011926410 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ktane_mem " "Elaborating entity \"ktane_mem\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1571011926607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dual_port_ram dual_port_ram:ram " "Elaborating entity \"dual_port_ram\" for hierarchy \"dual_port_ram:ram\"" {  } { { "ktane_mem.v" "ram" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571011926612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "button_mem button_mem:button_mem " "Elaborating entity \"button_mem\" for hierarchy \"button_mem:button_mem\"" {  } { { "ktane_mem.v" "button_mem" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571011926616 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "setWord button_mem.v(15) " "Verilog HDL or VHDL warning at button_mem.v(15): object \"setWord\" assigned a value but never read" {  } { { "button_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/button_mem.v" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1571011926618 "|ktane_mem|button_mem:button_mem"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "scl button_mem.v(11) " "Output port \"scl\" at button_mem.v(11) has no driver" {  } { { "button_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/button_mem.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1571011926618 "|ktane_mem|button_mem:button_mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rgb_led button_mem:button_mem\|rgb_led:l1 " "Elaborating entity \"rgb_led\" for hierarchy \"button_mem:button_mem\|rgb_led:l1\"" {  } { { "button_mem.v" "l1" { Text "C:/intelFPGA_lite/18.1/ktane_mem/button_mem.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571011926620 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 rgb_led.v(17) " "Verilog HDL assignment warning at rgb_led.v(17): truncated value with size 32 to match size of target (5)" {  } { { "rgb_led.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/rgb_led.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1571011926621 "|ktane_mem|button_mem:button_mem|rgb_led:l1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keypad_mem keypad_mem:keypad_mem " "Elaborating entity \"keypad_mem\" for hierarchy \"keypad_mem:keypad_mem\"" {  } { { "ktane_mem.v" "keypad_mem" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571011926626 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "setGlyph1 keypad_mem.v(15) " "Verilog HDL or VHDL warning at keypad_mem.v(15): object \"setGlyph1\" assigned a value but never read" {  } { { "keypad_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/keypad_mem.v" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1571011926627 "|ktane_mem|keypad_mem:keypad_mem"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "setGlyph2 keypad_mem.v(15) " "Verilog HDL or VHDL warning at keypad_mem.v(15): object \"setGlyph2\" assigned a value but never read" {  } { { "keypad_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/keypad_mem.v" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1571011926627 "|ktane_mem|keypad_mem:keypad_mem"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "setGlyph3 keypad_mem.v(15) " "Verilog HDL or VHDL warning at keypad_mem.v(15): object \"setGlyph3\" assigned a value but never read" {  } { { "keypad_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/keypad_mem.v" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1571011926627 "|ktane_mem|keypad_mem:keypad_mem"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "setGlyph4 keypad_mem.v(15) " "Verilog HDL or VHDL warning at keypad_mem.v(15): object \"setGlyph4\" assigned a value but never read" {  } { { "keypad_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/keypad_mem.v" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1571011926628 "|ktane_mem|keypad_mem:keypad_mem"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "scl keypad_mem.v(12) " "Output port \"scl\" at keypad_mem.v(12) has no driver" {  } { { "keypad_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/keypad_mem.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1571011926628 "|ktane_mem|keypad_mem:keypad_mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "morse_mem morse_mem:morse_mem " "Elaborating entity \"morse_mem\" for hierarchy \"morse_mem:morse_mem\"" {  } { { "ktane_mem.v" "morse_mem" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571011926630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevseg morse_mem:morse_mem\|sevseg:s1 " "Elaborating entity \"sevseg\" for hierarchy \"morse_mem:morse_mem\|sevseg:s1\"" {  } { { "morse_mem.v" "s1" { Text "C:/intelFPGA_lite/18.1/ktane_mem/morse_mem.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571011926633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wire_mem wire_mem:wires_mem " "Elaborating entity \"wire_mem\" for hierarchy \"wire_mem:wires_mem\"" {  } { { "ktane_mem.v" "wires_mem" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571011926637 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "val1 wire_mem.v(12) " "Verilog HDL warning at wire_mem.v(12): object val1 used but never assigned" {  } { { "wire_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/wire_mem.v" 12 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1571011926639 "|ktane_mem|wire_mem:wires_mem"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "val2 wire_mem.v(12) " "Verilog HDL warning at wire_mem.v(12): object val2 used but never assigned" {  } { { "wire_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/wire_mem.v" 12 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1571011926639 "|ktane_mem|wire_mem:wires_mem"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "val3 wire_mem.v(12) " "Verilog HDL warning at wire_mem.v(12): object val3 used but never assigned" {  } { { "wire_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/wire_mem.v" 12 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1571011926639 "|ktane_mem|wire_mem:wires_mem"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "val4 wire_mem.v(12) " "Verilog HDL warning at wire_mem.v(12): object val4 used but never assigned" {  } { { "wire_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/wire_mem.v" 12 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1571011926639 "|ktane_mem|wire_mem:wires_mem"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "val5 wire_mem.v(12) " "Verilog HDL warning at wire_mem.v(12): object val5 used but never assigned" {  } { { "wire_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/wire_mem.v" 12 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1571011926639 "|ktane_mem|wire_mem:wires_mem"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "val6 wire_mem.v(12) " "Verilog HDL warning at wire_mem.v(12): object val6 used but never assigned" {  } { { "wire_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/wire_mem.v" 12 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1571011926639 "|ktane_mem|wire_mem:wires_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "val1 0 wire_mem.v(12) " "Net \"val1\" at wire_mem.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "wire_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/wire_mem.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1571011926639 "|ktane_mem|wire_mem:wires_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "val2 0 wire_mem.v(12) " "Net \"val2\" at wire_mem.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "wire_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/wire_mem.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1571011926639 "|ktane_mem|wire_mem:wires_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "val3 0 wire_mem.v(12) " "Net \"val3\" at wire_mem.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "wire_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/wire_mem.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1571011926639 "|ktane_mem|wire_mem:wires_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "val4 0 wire_mem.v(12) " "Net \"val4\" at wire_mem.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "wire_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/wire_mem.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1571011926639 "|ktane_mem|wire_mem:wires_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "val5 0 wire_mem.v(12) " "Net \"val5\" at wire_mem.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "wire_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/wire_mem.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1571011926640 "|ktane_mem|wire_mem:wires_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "val6 0 wire_mem.v(12) " "Net \"val6\" at wire_mem.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "wire_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/wire_mem.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1571011926640 "|ktane_mem|wire_mem:wires_mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extras_mem extras_mem:extras_mem " "Elaborating entity \"extras_mem\" for hierarchy \"extras_mem:extras_mem\"" {  } { { "ktane_mem.v" "extras_mem" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571011926642 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "setStrikes extras_mem.v(14) " "Verilog HDL or VHDL warning at extras_mem.v(14): object \"setStrikes\" assigned a value but never read" {  } { { "extras_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/extras_mem.v" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1571011926643 "|ktane_mem|extras_mem:extras_mem"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "numStrikes extras_mem.v(16) " "Verilog HDL warning at extras_mem.v(16): object numStrikes used but never assigned" {  } { { "extras_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/extras_mem.v" 16 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1571011926643 "|ktane_mem|extras_mem:extras_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "numStrikes 0 extras_mem.v(16) " "Net \"numStrikes\" at extras_mem.v(16) has no driver or initial value, using a default initial value '0'" {  } { { "extras_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/extras_mem.v" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1571011926644 "|ktane_mem|extras_mem:extras_mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer extras_mem:extras_mem\|timer:t1 " "Elaborating entity \"timer\" for hierarchy \"extras_mem:extras_mem\|timer:t1\"" {  } { { "extras_mem.v" "t1" { Text "C:/intelFPGA_lite/18.1/ktane_mem/extras_mem.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571011926677 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 timer.v(25) " "Verilog HDL assignment warning at timer.v(25): truncated value with size 32 to match size of target (17)" {  } { { "../timer/timer.v" "" { Text "C:/intelFPGA_lite/18.1/timer/timer.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1571011926678 "|ktane_mem|extras_mem:extras_mem|timer:t1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux5 mux5:output_mux " "Elaborating entity \"mux5\" for hierarchy \"mux5:output_mux\"" {  } { { "ktane_mem.v" "output_mux" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571011926776 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "s1 sec_to_sevseg " "Node instance \"s1\" instantiates undefined entity \"sec_to_sevseg\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../timer/timer.v" "s1" { Text "C:/intelFPGA_lite/18.1/timer/timer.v" 13 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1571011927011 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  25 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 25 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4795 " "Peak virtual memory: 4795 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1571011927453 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Oct 13 18:12:07 2019 " "Processing ended: Sun Oct 13 18:12:07 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1571011927453 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1571011927453 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1571011927453 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1571011927453 ""}
