\documentclass{report}

\title{Lab6\_Ripple Carry Adder design}
\author{201704150 Kangjun Heo}


\begin{document}
    \maketitle
    \tableofcontents

    \chapter{Purpose of the lab}

        \paragraph{This lab aims to design 8-bit Ripple Carry Adder with Verilog language. This report contains Truth table, Boolean equation, Karnaugh map and Logic diagram.}
    
        \section{Ripple Carry Adder}

    \chapter{Design Procedure}

        \section{Truth table and Karnaugh Map}

        \section{Logic Diagram}

    \chapter{Simulation}
        \section{Source Code}
            \subsection{Structural Type}
            \subsection{Dataflow Type}
            \subsection{Behavioral Type}
        \section{Test Benchmark}
        \section{Simulation Result}
    \chapter{Evaluation}

    \chapter{Discussions}
        \section{Key Part of This Lab}
        \section{Mistakes}
        \section{Expected Improvements}
\end{document}