// Seed: 912504367
`timescale 1ps / 1ps
module module_0 (
    output id_0,
    output id_1,
    output logic id_2
);
  assign id_2 = id_3;
endmodule
