# Reading D:/altera/91sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do pllnrst_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying D:\altera\91sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied D:\altera\91sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+E:/module\ maintenance/pllnrst {E:/module maintenance/pllnrst/pllnrst.v}
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module pllnrst
# 
# Top level modules:
# 	pllnrst
# vlog -vlog01compat -work work +incdir+E:/module\ maintenance/pllnrst {E:/module maintenance/pllnrst/pll.v}
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# vlog -vlog01compat -work work +incdir+E:/module\ maintenance/pllnrst/db {E:/module maintenance/pllnrst/db/pll_altpll.v}
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module pll_altpll
# 
# Top level modules:
# 	pll_altpll
# 
# vlog -vlog01compat -work work +incdir+E:/module\ maintenance/pllnrst/simulation/modelsim {E:/module maintenance/pllnrst/simulation/modelsim/pllnrst.vt}
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module pllnrst_vlg_tst
# 
# Top level modules:
# 	pllnrst_vlg_tst
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L cycloneiii_ver -L rtl_work -L work -voptargs="+acc" pllnrst_vlg_tst
# vsim -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L cycloneiii_ver -L rtl_work -L work -voptargs=\"+acc\" -t 1ps pllnrst_vlg_tst 
# Loading work.pllnrst_vlg_tst
# Loading work.pllnrst
# ** Warning: (vsim-3009) [TSCALE] - Module 'pllnrst' does not have a `timescale directive in effect, but previous modules do.
#         Region: /pllnrst_vlg_tst/pllnrst_tb
# Loading work.pll
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.MF_stratix_pll
# Loading altera_mf_ver.stx_m_cntr
# Loading altera_mf_ver.stx_n_cntr
# Loading altera_mf_ver.stx_scale_cntr
# Loading altera_mf_ver.MF_pll_reg
# Loading altera_mf_ver.dffp
# Loading altera_mf_ver.MF_stratixii_pll
# Loading altera_mf_ver.arm_m_cntr
# Loading altera_mf_ver.arm_n_cntr
# Loading altera_mf_ver.arm_scale_cntr
# Loading altera_mf_ver.MF_stratixiii_pll
# Loading altera_mf_ver.ttn_m_cntr
# Loading altera_mf_ver.ttn_n_cntr
# Loading altera_mf_ver.ttn_scale_cntr
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# Loading altera_mf_ver.MF_cycloneiiigl_pll
# Loading altera_mf_ver.MF_cycloneiiigl_m_cntr
# Loading altera_mf_ver.MF_cycloneiiigl_n_cntr
# Loading altera_mf_ver.cycloneiiigl_post_divider
# Loading altera_mf_ver.MF_cycloneiiigl_scale_cntr
# Loading altera_mf_ver.pll_iobuf
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body
# run -all
#  Note : Cyclone III PLL locked to incoming clock
# Time: 90000  Instance: pllnrst_vlg_tst.pllnrst_tb.pll_inst.altpll_component.pll3
#  Note : Cyclone III PLL was reset
# Time: 2030000  Instance: pllnrst_vlg_tst.pllnrst_tb.pll_inst.altpll_component.pll3
# Break key hit 
# Simulation stop requested.
# Simulation Breakpoint: Simulation stop requested.
# MACRO ./pllnrst_run_msim_rtl_verilog.do PAUSED at line 19
do pllnrst_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+E:/module\ maintenance/pllnrst {E:/module maintenance/pllnrst/pllnrst.v}
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module pllnrst
# 
# Top level modules:
# 	pllnrst
# vlog -vlog01compat -work work +incdir+E:/module\ maintenance/pllnrst {E:/module maintenance/pllnrst/pll.v}
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# vlog -vlog01compat -work work +incdir+E:/module\ maintenance/pllnrst/db {E:/module maintenance/pllnrst/db/pll_altpll.v}
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module pll_altpll
# 
# Top level modules:
# 	pll_altpll
# 
# vlog -vlog01compat -work work +incdir+E:/module\ maintenance/pllnrst/simulation/modelsim {E:/module maintenance/pllnrst/simulation/modelsim/pllnrst.vt}
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module pllnrst_vlg_tst
# 
# Top level modules:
# 	pllnrst_vlg_tst
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L cycloneiii_ver -L rtl_work -L work -voptargs="+acc" pllnrst_vlg_tst
# vsim -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L cycloneiii_ver -L rtl_work -L work -voptargs=\"+acc\" -t 1ps pllnrst_vlg_tst 
# Loading work.pllnrst_vlg_tst
# Loading work.pllnrst
# ** Warning: (vsim-3009) [TSCALE] - Module 'pllnrst' does not have a `timescale directive in effect, but previous modules do.
#         Region: /pllnrst_vlg_tst/pllnrst_tb
# Loading work.pll
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.MF_stratix_pll
# Loading altera_mf_ver.stx_m_cntr
# Loading altera_mf_ver.stx_n_cntr
# Loading altera_mf_ver.stx_scale_cntr
# Loading altera_mf_ver.MF_pll_reg
# Loading altera_mf_ver.dffp
# Loading altera_mf_ver.MF_stratixii_pll
# Loading altera_mf_ver.arm_m_cntr
# Loading altera_mf_ver.arm_n_cntr
# Loading altera_mf_ver.arm_scale_cntr
# Loading altera_mf_ver.MF_stratixiii_pll
# Loading altera_mf_ver.ttn_m_cntr
# Loading altera_mf_ver.ttn_n_cntr
# Loading altera_mf_ver.ttn_scale_cntr
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# Loading altera_mf_ver.MF_cycloneiiigl_pll
# Loading altera_mf_ver.MF_cycloneiiigl_m_cntr
# Loading altera_mf_ver.MF_cycloneiiigl_n_cntr
# Loading altera_mf_ver.cycloneiiigl_post_divider
# Loading altera_mf_ver.MF_cycloneiiigl_scale_cntr
# Loading altera_mf_ver.pll_iobuf
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body
# run -all
#  Note : Cyclone III PLL locked to incoming clock
# Time: 90000  Instance: pllnrst_vlg_tst.pllnrst_tb.pll_inst.altpll_component.pll3
#  Note : Cyclone III PLL was reset
# Time: 2030000  Instance: pllnrst_vlg_tst.pllnrst_tb.pll_inst.altpll_component.pll3
# Break key hit 
# Break in Module pllnrst_vlg_tst at E:/module maintenance/pllnrst/simulation/modelsim/pllnrst.vt line 45
# Simulation Breakpoint: Break in Module pllnrst_vlg_tst at E:/module maintenance/pllnrst/simulation/modelsim/pllnrst.vt line 45
# MACRO ./pllnrst_run_msim_rtl_verilog.do PAUSED at line 19
restart
# ** Warning: (vsim-3009) [TSCALE] - Module 'pllnrst' does not have a `timescale directive in effect, but previous modules do.
#         Region: /pllnrst_vlg_tst/pllnrst_tb
run
run -all
#  Note : Cyclone III PLL locked to incoming clock
# Time: 90000  Instance: pllnrst_vlg_tst.pllnrst_tb.pll_inst.altpll_component.pll3
#  Note : Cyclone III PLL was reset
# Time: 2030000  Instance: pllnrst_vlg_tst.pllnrst_tb.pll_inst.altpll_component.pll3
# Break key hit 
# Simulation stop requested.
do pllnrst_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+E:/module\ maintenance/pllnrst {E:/module maintenance/pllnrst/pllnrst.v}
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module pllnrst
# 
# Top level modules:
# 	pllnrst
# vlog -vlog01compat -work work +incdir+E:/module\ maintenance/pllnrst {E:/module maintenance/pllnrst/pll.v}
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# vlog -vlog01compat -work work +incdir+E:/module\ maintenance/pllnrst/db {E:/module maintenance/pllnrst/db/pll_altpll.v}
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module pll_altpll
# 
# Top level modules:
# 	pll_altpll
# 
# vlog -vlog01compat -work work +incdir+E:/module\ maintenance/pllnrst/simulation/modelsim {E:/module maintenance/pllnrst/simulation/modelsim/pllnrst.vt}
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module pllnrst_vlg_tst
# 
# Top level modules:
# 	pllnrst_vlg_tst
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L cycloneiii_ver -L rtl_work -L work -voptargs="+acc" pllnrst_vlg_tst
# vsim -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L cycloneiii_ver -L rtl_work -L work -voptargs=\"+acc\" -t 1ps pllnrst_vlg_tst 
# Loading work.pllnrst_vlg_tst
# Loading work.pllnrst
# ** Warning: (vsim-3009) [TSCALE] - Module 'pllnrst' does not have a `timescale directive in effect, but previous modules do.
#         Region: /pllnrst_vlg_tst/pllnrst_tb
# Loading work.pll
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.MF_stratix_pll
# Loading altera_mf_ver.stx_m_cntr
# Loading altera_mf_ver.stx_n_cntr
# Loading altera_mf_ver.stx_scale_cntr
# Loading altera_mf_ver.MF_pll_reg
# Loading altera_mf_ver.dffp
# Loading altera_mf_ver.MF_stratixii_pll
# Loading altera_mf_ver.arm_m_cntr
# Loading altera_mf_ver.arm_n_cntr
# Loading altera_mf_ver.arm_scale_cntr
# Loading altera_mf_ver.MF_stratixiii_pll
# Loading altera_mf_ver.ttn_m_cntr
# Loading altera_mf_ver.ttn_n_cntr
# Loading altera_mf_ver.ttn_scale_cntr
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# Loading altera_mf_ver.MF_cycloneiiigl_pll
# Loading altera_mf_ver.MF_cycloneiiigl_m_cntr
# Loading altera_mf_ver.MF_cycloneiiigl_n_cntr
# Loading altera_mf_ver.cycloneiiigl_post_divider
# Loading altera_mf_ver.MF_cycloneiiigl_scale_cntr
# Loading altera_mf_ver.pll_iobuf
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body
# run -all
#  Note : Cyclone III PLL locked to incoming clock
# Time: 90000  Instance: pllnrst_vlg_tst.pllnrst_tb.pll_inst.altpll_component.pll3
#  Note : Cyclone III PLL was reset
# Time: 2030000  Instance: pllnrst_vlg_tst.pllnrst_tb.pll_inst.altpll_component.pll3
# Break key hit 
# Break in Module pllnrst_vlg_tst in file E:/module maintenance/pllnrst/simulation/modelsim/pllnrst.vt
# Simulation Breakpoint: Break in Module pllnrst_vlg_tst in file E:/module maintenance/pllnrst/simulation/modelsim/pllnrst.vt
# MACRO ./pllnrst_run_msim_rtl_verilog.do PAUSED at line 19
restart
# ** Warning: (vsim-3009) [TSCALE] - Module 'pllnrst' does not have a `timescale directive in effect, but previous modules do.
#         Region: /pllnrst_vlg_tst/pllnrst_tb
run -all
#  Note : Cyclone III PLL locked to incoming clock
# Time: 90000  Instance: pllnrst_vlg_tst.pllnrst_tb.pll_inst.altpll_component.pll3
#  Note : Cyclone III PLL was reset
# Time: 2030000  Instance: pllnrst_vlg_tst.pllnrst_tb.pll_inst.altpll_component.pll3
# Break key hit 
# Simulation stop requested.
do pllnrst_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+E:/module\ maintenance/pllnrst {E:/module maintenance/pllnrst/pllnrst.v}
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module pllnrst
# 
# Top level modules:
# 	pllnrst
# vlog -vlog01compat -work work +incdir+E:/module\ maintenance/pllnrst {E:/module maintenance/pllnrst/pll.v}
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# vlog -vlog01compat -work work +incdir+E:/module\ maintenance/pllnrst/db {E:/module maintenance/pllnrst/db/pll_altpll.v}
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module pll_altpll
# 
# Top level modules:
# 	pll_altpll
# 
# vlog -vlog01compat -work work +incdir+E:/module\ maintenance/pllnrst/simulation/modelsim {E:/module maintenance/pllnrst/simulation/modelsim/pllnrst.vt}
# Model Technology ModelSim ALTERA vlog 6.5b Compiler 2009.10 Oct  1 2009
# -- Compiling module pllnrst_vlg_tst
# 
# Top level modules:
# 	pllnrst_vlg_tst
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L cycloneiii_ver -L rtl_work -L work -voptargs="+acc" pllnrst_vlg_tst
# vsim -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L cycloneiii_ver -L rtl_work -L work -voptargs=\"+acc\" -t 1ps pllnrst_vlg_tst 
# Loading work.pllnrst_vlg_tst
# Loading work.pllnrst
# ** Warning: (vsim-3009) [TSCALE] - Module 'pllnrst' does not have a `timescale directive in effect, but previous modules do.
#         Region: /pllnrst_vlg_tst/pllnrst_tb
# Loading work.pll
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.MF_stratix_pll
# Loading altera_mf_ver.stx_m_cntr
# Loading altera_mf_ver.stx_n_cntr
# Loading altera_mf_ver.stx_scale_cntr
# Loading altera_mf_ver.MF_pll_reg
# Loading altera_mf_ver.dffp
# Loading altera_mf_ver.MF_stratixii_pll
# Loading altera_mf_ver.arm_m_cntr
# Loading altera_mf_ver.arm_n_cntr
# Loading altera_mf_ver.arm_scale_cntr
# Loading altera_mf_ver.MF_stratixiii_pll
# Loading altera_mf_ver.ttn_m_cntr
# Loading altera_mf_ver.ttn_n_cntr
# Loading altera_mf_ver.ttn_scale_cntr
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# Loading altera_mf_ver.MF_cycloneiiigl_pll
# Loading altera_mf_ver.MF_cycloneiiigl_m_cntr
# Loading altera_mf_ver.MF_cycloneiiigl_n_cntr
# Loading altera_mf_ver.cycloneiiigl_post_divider
# Loading altera_mf_ver.MF_cycloneiiigl_scale_cntr
# Loading altera_mf_ver.pll_iobuf
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body
# run -all
#  Note : Cyclone III PLL was reset
# Time: 0  Instance: pllnrst_vlg_tst.pllnrst_tb.pll_inst.altpll_component.pll3
#  Note : Cyclone III PLL locked to incoming clock
# Time: 2110000  Instance: pllnrst_vlg_tst.pllnrst_tb.pll_inst.altpll_component.pll3
# Break key hit 
# Simulation stop requested.
# Simulation Breakpoint: Simulation stop requested.
# MACRO ./pllnrst_run_msim_rtl_verilog.do PAUSED at line 19
restart
# ** Warning: (vsim-3009) [TSCALE] - Module 'pllnrst' does not have a `timescale directive in effect, but previous modules do.
#         Region: /pllnrst_vlg_tst/pllnrst_tb
run -all
#  Note : Cyclone III PLL was reset
# Time: 0  Instance: pllnrst_vlg_tst.pllnrst_tb.pll_inst.altpll_component.pll3
#  Note : Cyclone III PLL locked to incoming clock
# Time: 2110000  Instance: pllnrst_vlg_tst.pllnrst_tb.pll_inst.altpll_component.pll3
# Break key hit 
# Simulation stop requested.
