{"vcs1":{"timestamp_begin":1681301774.128341448, "rt":0.69, "ut":0.20, "st":0.12}}
{"vcselab":{"timestamp_begin":1681301774.849732379, "rt":0.79, "ut":0.20, "st":0.13}}
{"link":{"timestamp_begin":1681301775.666299358, "rt":0.86, "ut":0.06, "st":0.48}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681301773.834208848}
{"VCS_COMP_START_TIME": 1681301773.834208848}
{"VCS_COMP_END_TIME": 1681301777.097079389}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338288}}
{"stitch_vcselab": {"peak_mem": 222604}}
