{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 25 20:41:46 2015 " "Info: Processing started: Wed Mar 25 20:41:46 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DDS_top -c DDS_top " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DDS_top -c DDS_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DDS_top.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file DDS_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DDS_top-behave " "Info: Found design unit 1: DDS_top-behave" {  } { { "DDS_top.vhd" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/DDS_top.vhd" 33 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 DDS_top " "Info: Found entity 1: DDS_top" {  } { { "DDS_top.vhd" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/DDS_top.vhd" 19 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DDS.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file DDS.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DDS-behave " "Info: Found design unit 1: DDS-behave" {  } { { "DDS.vhd" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/DDS.vhd" 29 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 DDS " "Info: Found entity 1: DDS" {  } { { "DDS.vhd" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/DDS.vhd" 19 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TLC615.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file TLC615.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TLC5615-BEHAVE " "Info: Found design unit 1: TLC5615-BEHAVE" {  } { { "TLC615.vhd" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/TLC615.vhd" 30 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 TLC5615 " "Info: Found entity 1: TLC5615" {  } { { "TLC615.vhd" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/TLC615.vhd" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file key.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 key-behave " "Info: Found design unit 1: key-behave" {  } { { "key.vhd" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/key.vhd" 26 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 key " "Info: Found entity 1: key" {  } { { "key.vhd" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/key.vhd" 19 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key_coding.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file key_coding.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 key_coding-behave " "Info: Found design unit 1: key_coding-behave" {  } { { "key_coding.vhd" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/key_coding.vhd" 33 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 key_coding " "Info: Found entity 1: key_coding" {  } { { "key_coding.vhd" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/key_coding.vhd" 19 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_10bus.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file register_10bus.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_10bus-regi_behave " "Info: Found design unit 1: register_10bus-regi_behave" {  } { { "register_10bus.vhd" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/register_10bus.vhd" 23 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 register_10bus " "Info: Found entity 1: register_10bus" {  } { { "register_10bus.vhd" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/register_10bus.vhd" 16 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_10bus.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file adder_10bus.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder_10bus-adder_behave " "Info: Found design unit 1: adder_10bus-adder_behave" {  } { { "adder_10bus.vhd" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/adder_10bus.vhd" 23 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 adder_10bus " "Info: Found entity 1: adder_10bus" {  } { { "adder_10bus.vhd" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/adder_10bus.vhd" 16 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_32bus.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file register_32bus.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_32bus-regi_behave " "Info: Found design unit 1: register_32bus-regi_behave" {  } { { "register_32bus.vhd" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/register_32bus.vhd" 23 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 register_32bus " "Info: Found entity 1: register_32bus" {  } { { "register_32bus.vhd" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/register_32bus.vhd" 16 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_32bus.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file adder_32bus.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder_32bus-adder_behave " "Info: Found design unit 1: adder_32bus-adder_behave" {  } { { "adder_32bus.vhd" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/adder_32bus.vhd" 23 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 adder_32bus " "Info: Found entity 1: adder_32bus" {  } { { "adder_32bus.vhd" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/adder_32bus.vhd" 16 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sin.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file sin.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sin-SYN " "Info: Found design unit 1: sin-SYN" {  } { { "sin.vhd" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/sin.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 sin " "Info: Found entity 1: sin" {  } { { "sin.vhd" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/sin.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "squ.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file squ.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 squ-SYN " "Info: Found design unit 1: squ-SYN" {  } { { "squ.vhd" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/squ.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 squ " "Info: Found entity 1: squ" {  } { { "squ.vhd" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/squ.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tri_rom.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file tri_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tri_rom-SYN " "Info: Found design unit 1: tri_rom-SYN" {  } { { "tri_rom.vhd" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/tri_rom.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 tri_rom " "Info: Found entity 1: tri_rom" {  } { { "tri_rom.vhd" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/tri_rom.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "DDS_top " "Info: Elaborating entity \"DDS_top\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DDS DDS:DDS_1 " "Info: Elaborating entity \"DDS\" for hierarchy \"DDS:DDS_1\"" {  } { { "DDS_top.vhd" "DDS_1" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/DDS_top.vhd" 92 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_32bus DDS:DDS_1\|adder_32bus:u1 " "Info: Elaborating entity \"adder_32bus\" for hierarchy \"DDS:DDS_1\|adder_32bus:u1\"" {  } { { "DDS.vhd" "u1" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/DDS.vhd" 105 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_32bus DDS:DDS_1\|register_32bus:u2 " "Info: Elaborating entity \"register_32bus\" for hierarchy \"DDS:DDS_1\|register_32bus:u2\"" {  } { { "DDS.vhd" "u2" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/DDS.vhd" 106 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_10bus DDS:DDS_1\|adder_10bus:u3 " "Info: Elaborating entity \"adder_10bus\" for hierarchy \"DDS:DDS_1\|adder_10bus:u3\"" {  } { { "DDS.vhd" "u3" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/DDS.vhd" 107 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_10bus DDS:DDS_1\|register_10bus:u4 " "Info: Elaborating entity \"register_10bus\" for hierarchy \"DDS:DDS_1\|register_10bus:u4\"" {  } { { "DDS.vhd" "u4" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/DDS.vhd" 108 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sin DDS:DDS_1\|sin:u5 " "Info: Elaborating entity \"sin\" for hierarchy \"DDS:DDS_1\|sin:u5\"" {  } { { "DDS.vhd" "u5" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/DDS.vhd" 110 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DDS:DDS_1\|sin:u5\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"DDS:DDS_1\|sin:u5\|altsyncram:altsyncram_component\"" {  } { { "sin.vhd" "altsyncram_component" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/sin.vhd" 84 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "DDS:DDS_1\|sin:u5\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"DDS:DDS_1\|sin:u5\|altsyncram:altsyncram_component\"" {  } { { "sin.vhd" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/sin.vhd" 84 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DDS:DDS_1\|sin:u5\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"DDS:DDS_1\|sin:u5\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file sin.mif " "Info: Parameter \"init_file\" = \"sin.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Info: Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info: Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Info: Parameter \"widthad_a\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 10 " "Info: Parameter \"width_a\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "sin.vhd" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/sin.vhd" 84 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hk71.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_hk71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hk71 " "Info: Found entity 1: altsyncram_hk71" {  } { { "db/altsyncram_hk71.tdf" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/db/altsyncram_hk71.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hk71 DDS:DDS_1\|sin:u5\|altsyncram:altsyncram_component\|altsyncram_hk71:auto_generated " "Info: Elaborating entity \"altsyncram_hk71\" for hierarchy \"DDS:DDS_1\|sin:u5\|altsyncram:altsyncram_component\|altsyncram_hk71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/altera/90sp2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tri_rom DDS:DDS_1\|tri_rom:u6 " "Info: Elaborating entity \"tri_rom\" for hierarchy \"DDS:DDS_1\|tri_rom:u6\"" {  } { { "DDS.vhd" "u6" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/DDS.vhd" 111 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DDS:DDS_1\|tri_rom:u6\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"DDS:DDS_1\|tri_rom:u6\|altsyncram:altsyncram_component\"" {  } { { "tri_rom.vhd" "altsyncram_component" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/tri_rom.vhd" 84 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "DDS:DDS_1\|tri_rom:u6\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"DDS:DDS_1\|tri_rom:u6\|altsyncram:altsyncram_component\"" {  } { { "tri_rom.vhd" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/tri_rom.vhd" 84 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DDS:DDS_1\|tri_rom:u6\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"DDS:DDS_1\|tri_rom:u6\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file tri_rom.mif " "Info: Parameter \"init_file\" = \"tri_rom.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Info: Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info: Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Info: Parameter \"widthad_a\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 10 " "Info: Parameter \"width_a\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "tri_rom.vhd" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/tri_rom.vhd" 84 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3281.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_3281.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3281 " "Info: Found entity 1: altsyncram_3281" {  } { { "db/altsyncram_3281.tdf" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/db/altsyncram_3281.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3281 DDS:DDS_1\|tri_rom:u6\|altsyncram:altsyncram_component\|altsyncram_3281:auto_generated " "Info: Elaborating entity \"altsyncram_3281\" for hierarchy \"DDS:DDS_1\|tri_rom:u6\|altsyncram:altsyncram_component\|altsyncram_3281:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/altera/90sp2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "squ DDS:DDS_1\|squ:u7 " "Info: Elaborating entity \"squ\" for hierarchy \"DDS:DDS_1\|squ:u7\"" {  } { { "DDS.vhd" "u7" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/DDS.vhd" 112 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DDS:DDS_1\|squ:u7\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"DDS:DDS_1\|squ:u7\|altsyncram:altsyncram_component\"" {  } { { "squ.vhd" "altsyncram_component" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/squ.vhd" 84 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "DDS:DDS_1\|squ:u7\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"DDS:DDS_1\|squ:u7\|altsyncram:altsyncram_component\"" {  } { { "squ.vhd" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/squ.vhd" 84 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DDS:DDS_1\|squ:u7\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"DDS:DDS_1\|squ:u7\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file squ_rom.mif " "Info: Parameter \"init_file\" = \"squ_rom.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Info: Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info: Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Info: Parameter \"widthad_a\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 10 " "Info: Parameter \"width_a\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "squ.vhd" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/squ.vhd" 84 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d281.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_d281.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d281 " "Info: Found entity 1: altsyncram_d281" {  } { { "db/altsyncram_d281.tdf" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/db/altsyncram_d281.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_d281 DDS:DDS_1\|squ:u7\|altsyncram:altsyncram_component\|altsyncram_d281:auto_generated " "Info: Elaborating entity \"altsyncram_d281\" for hierarchy \"DDS:DDS_1\|squ:u7\|altsyncram:altsyncram_component\|altsyncram_d281:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/altera/90sp2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TLC5615 TLC5615:TLC5615_1 " "Info: Elaborating entity \"TLC5615\" for hierarchy \"TLC5615:TLC5615_1\"" {  } { { "DDS_top.vhd" "TLC5615_1" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/DDS_top.vhd" 100 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key key:key_1 " "Info: Elaborating entity \"key\" for hierarchy \"key:key_1\"" {  } { { "DDS_top.vhd" "key_1" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/DDS_top.vhd" 107 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_coding key_coding:key_coding_1 " "Info: Elaborating entity \"key_coding\" for hierarchy \"key_coding:key_coding_1\"" {  } { { "DDS_top.vhd" "key_coding_1" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/DDS_top.vhd" 111 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Info: Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "DDS:DDS_1\|Mult0 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DDS:DDS_1\|Mult0\"" {  } { { "DDS.vhd" "Mult0" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/DDS.vhd" 133 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "DDS:DDS_1\|Div0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"DDS:DDS_1\|Div0\"" {  } { { "DDS.vhd" "Div0" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/DDS.vhd" 133 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "DDS:DDS_1\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"DDS:DDS_1\|lpm_mult:Mult0\"" {  } { { "DDS.vhd" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/DDS.vhd" 133 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DDS:DDS_1\|lpm_mult:Mult0 " "Info: Instantiated megafunction \"DDS:DDS_1\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Info: Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 4 " "Info: Parameter \"LPM_WIDTHB\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 14 " "Info: Parameter \"LPM_WIDTHP\" = \"14\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 14 " "Info: Parameter \"LPM_WIDTHR\" = \"14\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Info: Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Info: Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Info: Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY AUTO " "Info: Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "DDS.vhd" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/DDS.vhd" 133 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_gt01.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_gt01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_gt01 " "Info: Found entity 1: mult_gt01" {  } { { "db/mult_gt01.tdf" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/db/mult_gt01.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "DDS:DDS_1\|lpm_divide:Div0 " "Info: Elaborated megafunction instantiation \"DDS:DDS_1\|lpm_divide:Div0\"" {  } { { "DDS.vhd" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/DDS.vhd" 133 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DDS:DDS_1\|lpm_divide:Div0 " "Info: Instantiated megafunction \"DDS:DDS_1\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Info: Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Info: Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "DDS.vhd" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/DDS.vhd" 133 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_eem.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_eem.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_eem " "Info: Found entity 1: lpm_divide_eem" {  } { { "db/lpm_divide_eem.tdf" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/db/lpm_divide_eem.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Info: Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/db/sign_div_unsign_olh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_i2f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_i2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_i2f " "Info: Found entity 1: alt_u_div_i2f" {  } { { "db/alt_u_div_i2f.tdf" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/db/alt_u_div_i2f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Info: Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Info: Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Warning: Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Warning: Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DDS:DDS_1\|lpm_mult:Mult0\|mult_gt01:auto_generated\|le5a\[10\] " "Warning (14320): Synthesized away node \"DDS:DDS_1\|lpm_mult:Mult0\|mult_gt01:auto_generated\|le5a\[10\]\"" {  } { { "db/mult_gt01.tdf" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/db/mult_gt01.tdf" 42 6 0 } } { "lpm_mult.tdf" "" { Text "f:/altera/90sp2/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "DDS.vhd" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/DDS.vhd" 133 -1 0 } } { "DDS_top.vhd" "" { Text "G:/project/one/基于fpga的波形发生器设计/基于FPGA的任意波形发生器/project_VHDL/DDS_top.vhd" 92 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following node(s):" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_IGNORED_SUMMARY" "83 " "Info: Ignored 83 buffer(s)" { { "Info" "IOPT_MLS_IGNORED_CARRY_SUM" "4 " "Info: Ignored 4 CARRY_SUM buffer(s)" {  } {  } 0 0 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "" 0 -1} { "Info" "IOPT_MLS_IGNORED_SOFT" "79 " "Info: Ignored 79 SOFT buffer(s)" {  } {  } 0 0 "Ignored %1!d! SOFT buffer(s)" 0 0 "" 0 -1}  } {  } 0 0 "Ignored %1!d! buffer(s)" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "414 " "Info: Implemented 414 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Info: Implemented 6 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Info: Implemented 13 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "365 " "Info: Implemented 365 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "30 " "Info: Implemented 30 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "203 " "Info: Peak virtual memory: 203 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 25 20:41:59 2015 " "Info: Processing ended: Wed Mar 25 20:41:59 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Info: Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Info: Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
