<!DOCTYPE html>
<html>
<head>
  <meta charset="utf-8"/>
  <style>
    table.head, table.foot { width: 100%; }
    td.head-rtitle, td.foot-os { text-align: right; }
    td.head-vol { text-align: center; }
    div.Pp { margin: 1ex 0ex; }
  </style>
  <title>GVHDL(1)</title>
</head>
<body>
<table class="head">
  <tr>
    <td class="head-ltitle">GVHDL(1)</td>
    <td class="head-vol">User Commands</td>
    <td class="head-rtitle">GVHDL(1)</td>
  </tr>
</table>
<div class="manual-text">
<h1 class="Sh" title="Sh" id="NAME"><a class="selflink" href="#NAME">NAME</a></h1>
gvhdl - Frontend to the VHDL compiler/simulator FreeHDL.
<h1 class="Sh" title="Sh" id="SYNOPSIS"><a class="selflink" href="#SYNOPSIS">SYNOPSIS</a></h1>
<b>gvhdl</b> [ <i>OPTION</i>] ... [<i>VHDL_FILES</i>] ... [<i>OBJECT_FILES</i>]
  ...
<h1 class="Sh" title="Sh" id="DESCRIPTION"><a class="selflink" href="#DESCRIPTION">DESCRIPTION</a></h1>
<b>FreeHDL</b> is a compiler/simulator suite for the hardware description
  language VHDL. VHDL'93 as well as VHDL'87 standards are supported.
<div style="height: 1.00em;">&#x00A0;</div>
<b>FreeHDL</b> translates the original VHDL source FILEs into C++. Then, the C++
  source can be compiled and linked to the kernel to build the simulation
  program. Starting the generated executable will simulate the corresponding
  VHDL model. The actual build process to generate the simulator from the VHDL
  source is a complex process which is handled by the <b>gvhdl</b> script.
<div style="height: 1.00em;">&#x00A0;</div>
<i>VHDL_FILES</i> is a list of VHDL source file names that must end with .vhdl
  or .vhd. The first VHDL file name also determines the name of the simulator
  executable. This is, the final executable will be named after the first VHDL
  file without the .vhdl or .vhd extension. Note that the object files as well
  as the simulator will be created in the current directory.
<div style="height: 1.00em;">&#x00A0;</div>
<i>OBJECT_FILES</i> specifies a list of object files that are linked to the
  simulator executable. <b>gvhdl</b> considers all files that end with .o to be
  object files. Typically, these object files are generated previously (using
  option -c) from VHDL source code during a separate compilation step.
<h1 class="Sh" title="Sh" id="OPTIONS"><a class="selflink" href="#OPTIONS">OPTIONS</a></h1>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-L</b> VHDLLIB</dt>
  <dd class="It-tag">Path to VHDL library root directory. Within this directory
      the compiler search for a file named <i>v2cc.libs</i>. The mapping file
      <i>v2cc.libs</i> translates library unit names to directories. Note that
      more than one VHDLLIB may be provided.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-g</b></dt>
  <dd class="It-tag">Adds debug information to the executable. In detail, this
      options associates the generated machine code to the corresponding lines
      in the VHDL source files.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-G</b></dt>
  <dd class="It-tag">Adds debug information to the executable but does not
      associate machine code to VHDL source lines. This option is actually used
      to debug the generated C++ code.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-c</b></dt>
  <dd class="It-tag">Do not generate simulator executable. Using this option,
      the compiler translated VHDL source into executables and compiles them
      into object code but does not generate a final simulator executable. This
      option is especially useful to compile VHDL packages.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>-l</b> LIBNAME</dt>
  <dd class="It-tag">Associate the VHDL source code to VHDL library LIBNAME. As
      default the library name WORK is used. This option is especially important
      if VHDL components from several VHDL libraries shall be build into the
      simulator. Note that in order to successfully use a VHDL component from
      another than the current working library, the corresponding VHDL files
      must be found by the compiler using the mechanisms described in v2cc.libs.
      Further, components must be compiled with the appropriate -l LIBNAME
      option.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>--relaxed-component-visibility</b></dt>
  <dd class="It-tag">Allows invisible default bindings from <i>WORK</i>.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag"><b>--libieee</b></dt>
  <dd class="It-tag">Add the IEEE standard library files to the simulation
      executable.</dd>
</dl>
<h1 class="Sh" title="Sh" id="ENVIRONMENT_VARIABLES"><a class="selflink" href="#ENVIRONMENT_VARIABLES">ENVIRONMENT
  VARIABLES</a></h1>
<dl class="Bl-tag">
  <dt class="It-tag">V2CC_LIBRARY_PATH</dt>
  <dd class="It-tag">The variable V2CC_LIBRARY_PATH consists of &quot;:&quot;
      separated filenames. In addition to the environment variable, you can use
      the &quot;-L libdir&quot; command line option with v2cc. The directories
      specified with &quot;-L&quot; are added in front of the ones specified by
      V2CC_LIBRARY_PATH. In the final library path, they appear in the same
      order as on the command line.</dd>
</dl>
<h1 class="Sh" title="Sh" id="SUPPORTED_VHDL_SUBSET"><a class="selflink" href="#SUPPORTED_VHDL_SUBSET">SUPPORTED
  VHDL SUBSET</a></h1>
Currently, FreeHDL does not support the entire VHDL'93 standard. The following
  incomplete list gives an overview on what is currently not supported:
<div style="height: 1.00em;">&#x00A0;</div>
- Individual association of formals of composite type are not supported.
<div style="height: 1.00em;">&#x00A0;</div>
- Shared variables are not supported.
<div style="height: 1.00em;">&#x00A0;</div>
- Attributes transaction, quiet, stable and delayed are not supported.
<div style="height: 1.00em;">&#x00A0;</div>
- User defined attributes are not supported.
<div style="height: 1.00em;">&#x00A0;</div>
- Groups are not supported.
<div style="height: 1.00em;">&#x00A0;</div>
- Guarded signal assignments are not supported.
<div style="height: 1.00em;">&#x00A0;</div>
- Configurations are not supported.
<div style="height: 1.00em;">&#x00A0;</div>
- Currently, drivers cannot be switched off.
<h1 class="Sh" title="Sh" id="EXAMPLES"><a class="selflink" href="#EXAMPLES">EXAMPLES</a></h1>
Use
<div style="height: 1.00em;">&#x00A0;</div>
<br/>
 gvhdl -c adder.vhdl
<div style="height: 1.00em;">&#x00A0;</div>
to build an object file for adder.vhdl. Note that adder.vhdl may contain several
  VHDL models.
<div style="height: 1.00em;">&#x00A0;</div>
<br/>
 gvhdl adder.vhdl
<div style="height: 1.00em;">&#x00A0;</div>
will generate a simulator for the <b>last</b> VHDL model found in adder.vhdl.
  However, in this case, all VHDL components that area required to build the
  simulator must be included in the VHDL source file.
<div style="height: 1.00em;">&#x00A0;</div>
<br/>
 gvhdl top.vhdl adder.o --libieee
<div style="height: 1.00em;">&#x00A0;</div>
generates a simulator for the last VHDL model found in top.vhdl by compiling all
  models in top.vhdl and linking (the previously generated) adder.o object file
  and the IEEE standard libraries to the executable.
<div style="height: 1.00em;">&#x00A0;</div>
<br/>
 gvhdl -c -l mylib adder.vhdl
<div style="height: 1.00em;">&#x00A0;</div>
will build an object file including all components provided in adder.vhdl.
  However, in this case the components will be associated with library mylib
  instead of the default library name work. Note that option -l does only effect
  the generated C++ source code but does not alter the place where the object
  files or executables are stored.
<h1 class="Sh" title="Sh" id="SIMULATION_COMMANDS"><a class="selflink" href="#SIMULATION_COMMANDS">SIMULATION
  COMMANDS</a></h1>
After the simulator has been started a short summary of the available commands
  is printed to the screen:
<div style="height: 1.00em;">&#x00A0;</div>
<br/>
 c &lt;number&gt; : execute cycles = execute &lt;number&gt; simulation cycles
<br/>
 n : next = execute next simulation cycle
<br/>
 q : quit = quit simulation
<br/>
 r &lt;time&gt; : run = execute simulation for &lt;time&gt;
<br/>
 d : dump = dump signals
<br/>
 doff : dump off = stop dumping signals
<br/>
 don : dump on = continue dumping signals
<br/>
 s : show = show signal values
<br/>
 dv : dump var = dump a signal from the signal lists
<br/>
 ds : dump show = shows the list of dumped signals
<br/>
 nds : number show = shows the number of dumped signals
<br/>
 dc [-f &lt;filename&gt;] [-t &lt;timescale&gt; &lt;time unit&gt;] [-cfg
  &lt;translation file&gt;] [-q]
<br/>
 : configures dump process
<div style="height: 1.00em;">&#x00A0;</div>
Note that signals are dumped into a file (default file name is
  &quot;wave.dmp&quot;) in VCD format. This file format should be accepted by
  each VCD waveform viewer. The file name is set to &quot;wave.dmp&quot; but may
  be changed using &quot;dc -f &lt;new_file_name&gt;&quot;. However, make sure
  to execute &quot;dc -f ...&quot; before executing &quot;d&quot;.
<h1 class="Sh" title="Sh" id="SIMULATOR_COMMAND_LINE_OPTIONS"><a class="selflink" href="#SIMULATOR_COMMAND_LINE_OPTIONS">SIMULATOR
  COMMAND LINE OPTIONS</a></h1>
Simulation can be controlled via the command line parameter '-cmd &quot;cmd1;
  cmd2; ...&quot;' where 'cmd1', 'cmd2', ... are simulation commands as
  described in the previous section. Note that each command must be separated by
  ';'. E.g., executing
<div style="height: 1.00em;">&#x00A0;</div>
<br/>
 ./top -cmd &quot;d;run 1000 ns;q;&quot;
<div style="height: 1.00em;">&#x00A0;</div>
will start simulation program 'top', dump all signals and run simulation for
  1000 ns. Finally, simulation is terminated. Actually, the last command 'q;' is
  optional as the simulator automatically terminates as soon as the last command
  has been executed.
<h1 class="Sh" title="Sh" id="SEE_ALSO"><a class="selflink" href="#SEE_ALSO">SEE
  ALSO</a></h1>
freehdl-v2cc(1), freehdl-config(1), v2cc.libs(5)
<h1 class="Sh" title="Sh" id="AVAILABILITY"><a class="selflink" href="#AVAILABILITY">AVAILABILITY</a></h1>
The latest version of FreeHDL can always be obtained from
  <b>www.freehdl.seul.org</b>
<h1 class="Sh" title="Sh" id="REPORTING_BUGS"><a class="selflink" href="#REPORTING_BUGS">REPORTING
  BUGS</a></h1>
Known bugs are documented within the BUGS file. If your report addresses a
  parser related topic then contact Marius Vollmer &lt;mvo@zagadka.ping.de&gt;.
  If it is related to the code generator or compiler then send an email to Edwin
  Naroska &lt;edwin@ds.e-technik.uni-dortmund.de&gt;. If your are not sure send
  it to Edwin. He will take care of forwarding your report to the appropriate
  recipient.
<h1 class="Sh" title="Sh" id="COPYRIGHT"><a class="selflink" href="#COPYRIGHT">COPYRIGHT</a></h1>
Edwin Naroska &#x00A9; 1999, 2000, 2001, 2002, 2003, 2004, 2005
  &lt;edwin@ds.e-technik.uni-dortmund.de&gt;
<div class="Pp"></div>
This is free software; see the source for copying conditions. There is NO
  warranty; not even for MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.
<h1 class="Sh" title="Sh" id="AUTHORS"><a class="selflink" href="#AUTHORS">AUTHORS</a></h1>
Written by Marius Vollmer &lt;mvo@zagadka.ping.de&gt; and Edwin Naroska
  &lt;edwin@ds.e-technik.uni-dortmund.de&gt;.</div>
<table class="foot">
  <tr>
    <td class="foot-date">December 2005</td>
    <td class="foot-os">Debian/GNU Linux</td>
  </tr>
</table>
</body>
</html>
